<!-- This comment will put IE 6, 7 and 8 in quirks mode -->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>gem5: ArmISA Namespace Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
<!-- Generated by Doxygen 1.6.1 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <img id="MSearchSelect" src="search/search.png"
             onmouseover="return searchBox.OnSearchSelectShow()"
             onmouseout="return searchBox.OnSearchSelectHide()"
             alt=""/>
        <input type="text" id="MSearchField" value="Search" accesskey="S"
             onfocus="searchBox.OnSearchFieldFocus(true)" 
             onblur="searchBox.OnSearchFieldFocus(false)" 
             onkeyup="searchBox.OnSearchFieldChange(event)"/>
        <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
        </div>
      </li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="namespaces.html"><span>Namespace&nbsp;List</span></a></li>
      <li><a href="namespacemembers.html"><span>Namespace&nbsp;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>ArmISA Namespace Reference</h1><table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Namespaces</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">namespace &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA_1_1Kernel.html">Kernel</a></td></tr>
<tr><td colspan="2"><h2>Classes</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1Decoder.html">Decoder</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmFault.html">ArmFault</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmFaultVals.html">ArmFaultVals</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1Reset.html">Reset</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1UndefinedInstruction.html">UndefinedInstruction</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1SupervisorCall.html">SupervisorCall</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1SecureMonitorCall.html">SecureMonitorCall</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1SupervisorTrap.html">SupervisorTrap</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1SecureMonitorTrap.html">SecureMonitorTrap</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1HypervisorCall.html">HypervisorCall</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1HypervisorTrap.html">HypervisorTrap</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1AbortFault.html">AbortFault</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1PrefetchAbort.html">PrefetchAbort</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1DataAbort.html">DataAbort</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1VirtualDataAbort.html">VirtualDataAbort</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1Interrupt.html">Interrupt</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1VirtualInterrupt.html">VirtualInterrupt</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1FastInterrupt.html">FastInterrupt</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1VirtualFastInterrupt.html">VirtualFastInterrupt</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1PCAlignmentFault.html">PCAlignmentFault</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PC alignment fault (AArch64 only).  <a href="classArmISA_1_1PCAlignmentFault.html#_details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1SPAlignmentFault.html">SPAlignmentFault</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Stack pointer alignment fault (AArch64 only).  <a href="classArmISA_1_1SPAlignmentFault.html#_details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1SystemError.html">SystemError</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><a class="el" href="classSystem.html">System</a> error (AArch64 only).  <a href="classArmISA_1_1SystemError.html#_details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1FlushPipe.html">FlushPipe</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmSev.html">ArmSev</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1IllegalInstSetStateFault.html">IllegalInstSetStateFault</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Illegal Instruction <a class="el" href="classSet.html">Set</a> State fault (AArch64 only).  <a href="classArmISA_1_1IllegalInstSetStateFault.html#_details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1BranchImm.html">BranchImm</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1BranchImmCond.html">BranchImmCond</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1BranchReg.html">BranchReg</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1BranchRegCond.html">BranchRegCond</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1BranchRegReg.html">BranchRegReg</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1BranchImmReg.html">BranchImmReg</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1BranchImm64.html">BranchImm64</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1BranchImmCond64.html">BranchImmCond64</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1BranchReg64.html">BranchReg64</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1BranchRet64.html">BranchRet64</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1BranchEret64.html">BranchEret64</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1BranchImmReg64.html">BranchImmReg64</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1BranchImmImmReg64.html">BranchImmImmReg64</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1DataXImmOp.html">DataXImmOp</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1DataXImmOnlyOp.html">DataXImmOnlyOp</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1DataXSRegOp.html">DataXSRegOp</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1DataXERegOp.html">DataXERegOp</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1DataX1RegOp.html">DataX1RegOp</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1DataX1RegImmOp.html">DataX1RegImmOp</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1DataX1Reg2ImmOp.html">DataX1Reg2ImmOp</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1DataX2RegOp.html">DataX2RegOp</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1DataX2RegImmOp.html">DataX2RegImmOp</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1DataX3RegOp.html">DataX3RegOp</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1DataXCondCompImmOp.html">DataXCondCompImmOp</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1DataXCondCompRegOp.html">DataXCondCompRegOp</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1DataXCondSelOp.html">DataXCondSelOp</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1MicroOp.html">MicroOp</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Base class for <a class="el" href="classArmISA_1_1Memory.html">Memory</a> microops.  <a href="classArmISA_1_1MicroOp.html#_details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1MicroOpX.html">MicroOpX</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1MicroNeonMemOp.html">MicroNeonMemOp</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Microops for Neon loads/stores.  <a href="classArmISA_1_1MicroNeonMemOp.html#_details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1MicroNeonMixOp.html">MicroNeonMixOp</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Microops for Neon load/store (de)interleaving.  <a href="classArmISA_1_1MicroNeonMixOp.html#_details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1MicroNeonMixLaneOp.html">MicroNeonMixLaneOp</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1MicroNeonMixOp64.html">MicroNeonMixOp64</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Microops for AArch64 NEON load/store (de)interleaving.  <a href="classArmISA_1_1MicroNeonMixOp64.html#_details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1MicroNeonMixLaneOp64.html">MicroNeonMixLaneOp64</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1VldMultOp64.html">VldMultOp64</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Base classes for microcoded AArch64 NEON memory instructions.  <a href="classArmISA_1_1VldMultOp64.html#_details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1VstMultOp64.html">VstMultOp64</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1VldSingleOp64.html">VldSingleOp64</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1VstSingleOp64.html">VstSingleOp64</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1MicroSetPCCPSR.html">MicroSetPCCPSR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Microops of the form PC = IntRegA CPSR = IntRegB.  <a href="classArmISA_1_1MicroSetPCCPSR.html#_details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1MicroIntMov.html">MicroIntMov</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Microops of the form IntRegA = IntRegB.  <a href="classArmISA_1_1MicroIntMov.html#_details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1MicroIntImmOp.html">MicroIntImmOp</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Microops of the form IntRegA = IntRegB op Imm.  <a href="classArmISA_1_1MicroIntImmOp.html#_details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1MicroIntImmXOp.html">MicroIntImmXOp</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1MicroIntOp.html">MicroIntOp</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Microops of the form IntRegA = IntRegB op IntRegC.  <a href="classArmISA_1_1MicroIntOp.html#_details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1MicroIntRegXOp.html">MicroIntRegXOp</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1MicroIntRegOp.html">MicroIntRegOp</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Microops of the form IntRegA = IntRegB op shifted IntRegC.  <a href="classArmISA_1_1MicroIntRegOp.html#_details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1MicroMemOp.html">MicroMemOp</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><a class="el" href="classArmISA_1_1Memory.html">Memory</a> microops which use IntReg + Imm addressing.  <a href="classArmISA_1_1MicroMemOp.html#_details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1MicroMemPairOp.html">MicroMemPairOp</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1MacroMemOp.html">MacroMemOp</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Base class for microcoded integer memory instructions.  <a href="classArmISA_1_1MacroMemOp.html#_details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1PairMemOp.html">PairMemOp</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Base class for pair load/store instructions.  <a href="classArmISA_1_1PairMemOp.html#_details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1BigFpMemImmOp.html">BigFpMemImmOp</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1BigFpMemPostOp.html">BigFpMemPostOp</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1BigFpMemPreOp.html">BigFpMemPreOp</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1BigFpMemRegOp.html">BigFpMemRegOp</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1BigFpMemLitOp.html">BigFpMemLitOp</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1VldMultOp.html">VldMultOp</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Base classes for microcoded integer memory instructions.  <a href="classArmISA_1_1VldMultOp.html#_details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1VldSingleOp.html">VldSingleOp</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1VstMultOp.html">VstMultOp</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Base class for microcoded integer memory instructions.  <a href="classArmISA_1_1VstMultOp.html#_details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1VstSingleOp.html">VstSingleOp</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1MacroVFPMemOp.html">MacroVFPMemOp</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Base class for microcoded floating point memory instructions.  <a href="classArmISA_1_1MacroVFPMemOp.html#_details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1Swap.html">Swap</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1MightBeMicro.html">MightBeMicro</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1RfeOp.html">RfeOp</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1SrsOp.html">SrsOp</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1Memory.html">Memory</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1MemoryImm.html">MemoryImm</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1MemoryExImm.html">MemoryExImm</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1MemoryDImm.html">MemoryDImm</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1MemoryExDImm.html">MemoryExDImm</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1MemoryReg.html">MemoryReg</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1MemoryDReg.html">MemoryDReg</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1MemoryOffset.html">MemoryOffset</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1MemoryPreIndex.html">MemoryPreIndex</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1MemoryPostIndex.html">MemoryPostIndex</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1SysDC64.html">SysDC64</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1MightBeMicro64.html">MightBeMicro64</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1Memory64.html">Memory64</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1MemoryImm64.html">MemoryImm64</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1MemoryDImm64.html">MemoryDImm64</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1MemoryDImmEx64.html">MemoryDImmEx64</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1MemoryPreIndex64.html">MemoryPreIndex64</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1MemoryPostIndex64.html">MemoryPostIndex64</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1MemoryReg64.html">MemoryReg64</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1MemoryRaw64.html">MemoryRaw64</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1MemoryEx64.html">MemoryEx64</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1MemoryLiteral64.html">MemoryLiteral64</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1Mult3.html">Mult3</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Base class for multipy instructions using three registers.  <a href="classArmISA_1_1Mult3.html#_details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1Mult4.html">Mult4</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Base class for multipy instructions using four registers.  <a href="classArmISA_1_1Mult4.html#_details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structArmISA_1_1VReg.html">VReg</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">128-bit NEON vector register.  <a href="structArmISA_1_1VReg.html#_details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1PredOp.html">PredOp</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Base class for predicated integer operations.  <a href="classArmISA_1_1PredOp.html#_details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1PredImmOp.html">PredImmOp</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Base class for predicated immediate operations.  <a href="classArmISA_1_1PredImmOp.html#_details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1PredIntOp.html">PredIntOp</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Base class for predicated integer operations.  <a href="classArmISA_1_1PredIntOp.html#_details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1DataImmOp.html">DataImmOp</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1DataRegOp.html">DataRegOp</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1DataRegRegOp.html">DataRegRegOp</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1PredMacroOp.html">PredMacroOp</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Base class for predicated macro-operations.  <a href="classArmISA_1_1PredMacroOp.html#_details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1PredMicroop.html">PredMicroop</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Base class for predicated micro-operations.  <a href="classArmISA_1_1PredMicroop.html#_details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmStaticInst.html">ArmStaticInst</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1VfpMacroOp.html">VfpMacroOp</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1FpOp.html">FpOp</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1FpCondCompRegOp.html">FpCondCompRegOp</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1FpCondSelOp.html">FpCondSelOp</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1FpRegRegOp.html">FpRegRegOp</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1FpRegImmOp.html">FpRegImmOp</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1FpRegRegImmOp.html">FpRegRegImmOp</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1FpRegRegRegOp.html">FpRegRegRegOp</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1FpRegRegRegRegOp.html">FpRegRegRegRegOp</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1FpRegRegRegImmOp.html">FpRegRegRegImmOp</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1Interrupts.html">Interrupts</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structArmISA_1_1ISA.html">ISA</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Some registers aliase with others, and therefore need to be translated.  <a href="structArmISA_1_1ISA.html#_details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1BaseISADevice.html">BaseISADevice</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Base class for devices that use the MiscReg interfaces.  <a href="classArmISA_1_1BaseISADevice.html#_details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1DummyISADevice.html">DummyISADevice</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Dummy device that prints a warning when it is accessed.  <a href="classArmISA_1_1DummyISADevice.html#_details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structArmISA_1_1VAddr.html">VAddr</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structArmISA_1_1PTE.html">PTE</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structArmISA_1_1TlbEntry.html">TlbEntry</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1PMU.html">PMU</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Model of an ARM <a class="el" href="classArmISA_1_1PMU.html" title="Model of an ARM PMU version 3.">PMU</a> version 3.  <a href="classArmISA_1_1PMU.html#_details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">union &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionArmISA_1_1AnyReg.html">AnyReg</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1RemoteGDB.html">RemoteGDB</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ProcessInfo.html">ProcessInfo</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1StackTrace.html">StackTrace</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1Stage2LookUp.html">Stage2LookUp</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1Stage2MMU.html">Stage2MMU</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TableWalker.html">TableWalker</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html">TLB</a></td></tr>
<tr><td colspan="2"><h2>Typedefs</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a89aa1b34ddfee74fa801f6510aa82d15">FaultOffset</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a141b82638784c86e05cb062575ea850a">XReg</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aa4bdd4dc4a14c32c25d7ac85c1429880">VfpSavedState</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#adfa4383a15e8d717cff2a67c57059d6f">IntRegMap</a> [NUM_ARCH_INTREGS]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef uint16_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a4b440977e68a34a12ed0a2dd37e63879">RegIndex</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aec7636f67d483069291a9000a9d86131">IntReg</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a09d847770eae29d6fb61e67d42445cd6">FloatRegBits</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef float&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ade3f88ca095fba032829e1cf61ad855a">FloatReg</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ae6de70120f06c08f390947f9e5cf7f7a">MiscReg</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a609be91105e5d052b843946e16f5edab">CCReg</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ac24a19fc8c1c73e2fe34a8702696b8d0">MachInst</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a990b4a50975c7c9ad483541075ec838e">LargestRead</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a22c791f30f21bc6bdd507a12564c5294">RegContextParam</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aae09700313049a69ee04461da32b5fce">RegContextVal</a></td></tr>
<tr><td colspan="2"><h2>Enumerations</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#afbab0e7d68feea024ad3248f7ad74375">ccRegIndex</a> { <br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#afbab0e7d68feea024ad3248f7ad74375a6caf2afe46c16a29dcbdc5718ae95463">CCREG_NZ</a>, 
<a class="el" href="namespaceArmISA.html#afbab0e7d68feea024ad3248f7ad74375af4aad7c6308575281c1a92a5a7ae3504">CCREG_C</a>, 
<a class="el" href="namespaceArmISA.html#afbab0e7d68feea024ad3248f7ad74375a06d5ab8df8dab970d45cfe16408262bc">CCREG_V</a>, 
<a class="el" href="namespaceArmISA.html#afbab0e7d68feea024ad3248f7ad74375a7f9d4587271dd31f76e51d2ae56fb317">CCREG_GE</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#afbab0e7d68feea024ad3248f7ad74375a1cf791afbfad527bf4df45171dabe798">CCREG_FP</a>, 
<a class="el" href="namespaceArmISA.html#afbab0e7d68feea024ad3248f7ad74375a4c4df99bb3d107d981ab4ff74c4620af">CCREG_ZERO</a>, 
<a class="el" href="namespaceArmISA.html#afbab0e7d68feea024ad3248f7ad74375a3b96bc8caa06e9de3e69d1b10b06c709">NUM_CCREGS</a>
<br/>
 }</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a579034b38a29d99f94233b886eaeca64">ConditionCode</a> { <br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a579034b38a29d99f94233b886eaeca64a07216c6179e4fd49a03d6ffa3f6aef70">COND_EQ</a> =  0, 
<a class="el" href="namespaceArmISA.html#a579034b38a29d99f94233b886eaeca64abc12b398964d9ebbd9f7b8bdb5fe184f">COND_NE</a>, 
<a class="el" href="namespaceArmISA.html#a579034b38a29d99f94233b886eaeca64a72dff715536b9c7b5ac561a92feab9d2">COND_CS</a>, 
<a class="el" href="namespaceArmISA.html#a579034b38a29d99f94233b886eaeca64a4f5b62941425ae12f56280ca66699f6c">COND_CC</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a579034b38a29d99f94233b886eaeca64af630f69c524a4615fae386eecfe1a89e">COND_MI</a>, 
<a class="el" href="namespaceArmISA.html#a579034b38a29d99f94233b886eaeca64a4524d7f0fd6aeff4a811f5c66c4dfc76">COND_PL</a>, 
<a class="el" href="namespaceArmISA.html#a579034b38a29d99f94233b886eaeca64a963e579f1fd3de581a867034ee512c57">COND_VS</a>, 
<a class="el" href="namespaceArmISA.html#a579034b38a29d99f94233b886eaeca64ad010a181d25e1aa3912d517adaf87537">COND_VC</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a579034b38a29d99f94233b886eaeca64abe203ff98a0053f5a903582e7a6b26e4">COND_HI</a>, 
<a class="el" href="namespaceArmISA.html#a579034b38a29d99f94233b886eaeca64a65cc8d0105e14c6251575dc1f9e911e4">COND_LS</a>, 
<a class="el" href="namespaceArmISA.html#a579034b38a29d99f94233b886eaeca64ab85dd8a0f8c0297f48cbb5eafca04296">COND_GE</a>, 
<a class="el" href="namespaceArmISA.html#a579034b38a29d99f94233b886eaeca64a89c019f39ccd06964feb2aed0734277a">COND_LT</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a579034b38a29d99f94233b886eaeca64a0d28c5172e64189debd2eb61b0ef7801">COND_GT</a>, 
<a class="el" href="namespaceArmISA.html#a579034b38a29d99f94233b886eaeca64ad0d1215e01f27f170486371a40831127">COND_LE</a>, 
<a class="el" href="namespaceArmISA.html#a579034b38a29d99f94233b886eaeca64a8c3cd729ab103fd9af09c79c1cd3df7d">COND_AL</a>, 
<a class="el" href="namespaceArmISA.html#a579034b38a29d99f94233b886eaeca64aa70d927da179eb57d3aadf6ecc27898e">COND_UC</a>
<br/>
 }</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a07ad256fb288410cced38c60101221fd">FPRounding</a> { <br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a07ad256fb288410cced38c60101221fda1c7ce6822031c9512b99c53031586cf5">FPRounding_TIEEVEN</a> =  0, 
<a class="el" href="namespaceArmISA.html#a07ad256fb288410cced38c60101221fdaf71f5494d776a26aa48baffdbe7c7841">FPRounding_POSINF</a> =  1, 
<a class="el" href="namespaceArmISA.html#a07ad256fb288410cced38c60101221fda9fd77bb12388d1c90dcbb69e0fe496b8">FPRounding_NEGINF</a> =  2, 
<a class="el" href="namespaceArmISA.html#a07ad256fb288410cced38c60101221fda107dcf1a12f5b69030b73345de9ecbf8">FPRounding_ZERO</a> =  3, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a07ad256fb288410cced38c60101221fda1fde7a64fcf152f280e2e382c1df50f8">FPRounding_TIEAWAY</a> =  4, 
<a class="el" href="namespaceArmISA.html#a07ad256fb288410cced38c60101221fdac5254c552d513575d10fa2ec7236ad48">FPRounding_ODD</a> =  5
<br/>
 }</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a7144dcba1336f514c5b9cce66fd4b318">VfpMicroMode</a> { <a class="el" href="namespaceArmISA.html#a7144dcba1336f514c5b9cce66fd4b318a6858431a39d090d300b6be13c457ebae">VfpNotAMicroop</a>, 
<a class="el" href="namespaceArmISA.html#a7144dcba1336f514c5b9cce66fd4b318a7135a1b0fda35baa3d1502cb718885c7">VfpMicroop</a>, 
<a class="el" href="namespaceArmISA.html#a7144dcba1336f514c5b9cce66fd4b318abcacc884ebc5d4243f613d40a93eb843">VfpFirstMicroop</a>, 
<a class="el" href="namespaceArmISA.html#a7144dcba1336f514c5b9cce66fd4b318a91d7f9fa6a9e0d853791a3eabfcf471c">VfpLastMicroop</a>
 }</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a4a799572117142b00b7c1840363f331d">FeExceptionBit</a> { <br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a4a799572117142b00b7c1840363f331dac0158a13c1237d83a46e0dd9b5bae710">FeDivByZero</a> =  FE_DIVBYZERO, 
<a class="el" href="namespaceArmISA.html#a4a799572117142b00b7c1840363f331dae74afddd36fe92ecfc6fcece0b57452e">FeInexact</a> =  FE_INEXACT, 
<a class="el" href="namespaceArmISA.html#a4a799572117142b00b7c1840363f331da2336125dcae7b4ec5c4b10a2c786d6f3">FeInvalid</a> =  FE_INVALID, 
<a class="el" href="namespaceArmISA.html#a4a799572117142b00b7c1840363f331dabc7a6e711c7c5c39b20be9147a6d0dc7">FeOverflow</a> =  FE_OVERFLOW, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a4a799572117142b00b7c1840363f331da198afd3ab8f46c65b4a830064356bb59">FeUnderflow</a> =  FE_UNDERFLOW, 
<a class="el" href="namespaceArmISA.html#a4a799572117142b00b7c1840363f331da9b93b7076b4c56d62db5defc0d9ca716">FeAllExceptions</a> =  FE_ALL_EXCEPT
<br/>
 }</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#afbc381359eec27ffc1b211343bebfcd0">FeRoundingMode</a> { <a class="el" href="namespaceArmISA.html#afbc381359eec27ffc1b211343bebfcd0a1287b4be5e0d5360d13b290ab9e76f75">FeRoundDown</a> =  FE_DOWNWARD, 
<a class="el" href="namespaceArmISA.html#afbc381359eec27ffc1b211343bebfcd0ad085545f370a4e79fb05cb5bb16e1ef7">FeRoundNearest</a> =  FE_TONEAREST, 
<a class="el" href="namespaceArmISA.html#afbc381359eec27ffc1b211343bebfcd0acf7d85a93febfe8751d8c5e54c490c46">FeRoundZero</a> =  FE_TOWARDZERO, 
<a class="el" href="namespaceArmISA.html#afbc381359eec27ffc1b211343bebfcd0a236da094fd14ded45f75715791e7fd52">FeRoundUpward</a> =  FE_UPWARD
 }</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a6c875ad90a1fb8c2d1a1150f874244ef">VfpRoundingMode</a> { <br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a6c875ad90a1fb8c2d1a1150f874244efa0c9b4030ac762edcbe7af419a85e8a4b">VfpRoundNearest</a> =  0, 
<a class="el" href="namespaceArmISA.html#a6c875ad90a1fb8c2d1a1150f874244efa9df7c56206ed014eab29454ccd017516">VfpRoundUpward</a> =  1, 
<a class="el" href="namespaceArmISA.html#a6c875ad90a1fb8c2d1a1150f874244efab55b454c67a9b85612e5b923e0283471">VfpRoundDown</a> =  2, 
<a class="el" href="namespaceArmISA.html#a6c875ad90a1fb8c2d1a1150f874244efa0f0dc9dd6aa221282eb2d2a150bb0cf4">VfpRoundZero</a> =  3, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a6c875ad90a1fb8c2d1a1150f874244efa489294c4b00d4da069965210ae7c4c0c">VfpRoundAway</a> =  4
<br/>
 }</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> { <br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa795d26fae230cf254fdd4f77edad9551">INTREG_R0</a>, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fab86d52254a113157e481b4f5fda8d7ee">INTREG_R1</a>, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fac4b0181d6ba7e4db1e7d94f6e59cf6dc">INTREG_R2</a>, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fad97b0731b6e4679fb684f7bc788d69d8">INTREG_R3</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa9242a7c30f693553a9d5307897c7a132">INTREG_R4</a>, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faefa8f209bf4d479e04e030e8cf113dca">INTREG_R5</a>, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fad81588966893f91133b667280c0b277f">INTREG_R6</a>, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa5e8603adbb320e6674263514671c3517">INTREG_R7</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fad10819b6bd885a49f7137cf51757b538">INTREG_R8</a>, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fac775e2c9b04247028c487f7a1c17dcf7">INTREG_R9</a>, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa0804f8af4744d137a629e639236cbb42">INTREG_R10</a>, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa3df97295c35e7422970c64a3425976c1">INTREG_R11</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faa87fdb5d229712c6bccdf7760a80df25">INTREG_R12</a>, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa0f08e8c1819f191e46de90d44365e072">INTREG_R13</a>, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa4aef21dcf232a31bb9308dbe24350188">INTREG_SP</a> =  INTREG_R13, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa30d0654f15d5bc84f2c3bf5c86cacbe3">INTREG_R14</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa39bbaff29cdc1f5ae5f3779c85c0630b">INTREG_LR</a> =  INTREG_R14, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa65067348a53e65a155ca20d07fd6ef40">INTREG_R15</a>, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa60c694ab8d2ee0db7f93e5f408aae9ff">INTREG_PC</a> =  INTREG_R15, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa17e99fa2491800d8a120768c94b3b319">INTREG_R13_SVC</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fab6fff5b334286774f1e5b917de6875b1">INTREG_SP_SVC</a> =  INTREG_R13_SVC, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faae37161fcde032c6d3e0148c829a7997">INTREG_R14_SVC</a>, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa5afa525410446c2a4e6d6f8a22f59362">INTREG_LR_SVC</a> =  INTREG_R14_SVC, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa0683f8e7bc06cc01104df1ad117f9a22">INTREG_R13_MON</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faa378e038668be1f199952a8c6bfca88a">INTREG_SP_MON</a> =  INTREG_R13_MON, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa8d4424ffe6ea7fbed6e1e7fe1902fe1f">INTREG_R14_MON</a>, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa2ea9d06483bb2f534396bed9161a3656">INTREG_LR_MON</a> =  INTREG_R14_MON, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa6e7a059a73881b7ae9dbde7bf6afa2f2">INTREG_R13_HYP</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa5c6ea3068afed69a3b63d044991946ca">INTREG_SP_HYP</a> =  INTREG_R13_HYP, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa06a7e8b810ae195220681ff33b0d16f3">INTREG_R13_ABT</a>, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa261e29325c8e9e8156483452c4702346">INTREG_SP_ABT</a> =  INTREG_R13_ABT, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa1b85106f23d41d37cf5a8d9ad370d140">INTREG_R14_ABT</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa100ee5f4a4b15bc243eb15fef969b0e8">INTREG_LR_ABT</a> =  INTREG_R14_ABT, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fafc6d80c5248dd98dc561c83891678ccd">INTREG_R13_UND</a>, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa8d2068cf3eada6761e4dc303546615b8">INTREG_SP_UND</a> =  INTREG_R13_UND, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa211dcd7433181152f0df6e457ce66adb">INTREG_R14_UND</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa24efc441c7104a3ec9a627299518b727">INTREG_LR_UND</a> =  INTREG_R14_UND, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa854785cd61620c8155780a019587dbe6">INTREG_R13_IRQ</a>, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faacfcd44691bd848bffea29dbe4ce7eb4">INTREG_SP_IRQ</a> =  INTREG_R13_IRQ, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa2590f7bcdc5e15ede411995b95c22acb">INTREG_R14_IRQ</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fae29b8fbe835bbaba4f463fb19676f966">INTREG_LR_IRQ</a> =  INTREG_R14_IRQ, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fad249b418489f64b734b23bf091cbbe77">INTREG_R8_FIQ</a>, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faade65cabf1d76da2635f7cd74a6de8f8">INTREG_R9_FIQ</a>, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa549da86b9fb9587893297f03873c5165">INTREG_R10_FIQ</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa4e7cdf95aab53b3ca9b5d08bf0571994">INTREG_R11_FIQ</a>, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa7090d919b9d77cdc36dffadd735b70fd">INTREG_R12_FIQ</a>, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fadc1058c1e9e569ce5441a0bf2e2c6c53">INTREG_R13_FIQ</a>, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa85f18d4dc9b91325c04ae3c86312283f">INTREG_SP_FIQ</a> =  INTREG_R13_FIQ, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa6a69d5abf048b2db4be26a4bdb77b86f">INTREG_R14_FIQ</a>, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa2950a9c60ed946c54bccdcbde26b7bf1">INTREG_LR_FIQ</a> =  INTREG_R14_FIQ, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">INTREG_ZERO</a>, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faca0182ed59d485cb2be3ed1cf2adbc5e">INTREG_UREG0</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa8b7115a944f599ee5b73cc532c9e8be8">INTREG_UREG1</a>, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faef9e339f357340dc9b166162b8b05fce">INTREG_UREG2</a>, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa5ffd8f174f93ce584c127c5ac65d86b9">INTREG_DUMMY</a>, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa21fa949889362c27926c1965bb2073aa">INTREG_SP0</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faebb0b7237f827c636a9b4dcb78697c51">INTREG_SP1</a>, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa47d7f27a4ebfdf0d925d7e413a376243">INTREG_SP2</a>, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fab9cfebf5426e4b906daf98a086725f41">INTREG_SP3</a>, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fab990b90bc019cc6243d6c2b87f86c1b0">NUM_INTREGS</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa075af058689aac6155d11b49ee9529eb">NUM_ARCH_INTREGS</a> =  32, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa11667ebec0cf6e51f06c9afd1ac321a8">INTREG_X0</a> =  0, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa72e9584a5bcf36c0c6807f70a780703d">INTREG_X1</a>, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fab6a07069db4c8339b8783f2f05c0f2b9">INTREG_X2</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa91a71b4e2718b8d68cae3d0360391617">INTREG_X3</a>, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa145c8e94dae27b80afb92f88ea3f660c">INTREG_X4</a>, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fac48f9c756ef4d3faaa14db6cb6a34ac3">INTREG_X5</a>, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faf94cdb1965c8c1e683852276a68ea88a">INTREG_X6</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faf274b1e03b25a482fd22652e58688f56">INTREG_X7</a>, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa70b3a95c291f0c8f60389cff3803725b">INTREG_X8</a>, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa8cc83f64b8bc5c501c6eb8db0a8cb31b">INTREG_X9</a>, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa27c11a411147cfc4d1ad67c0e2052523">INTREG_X10</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa1146bbf221995e1b112865c13ce1997b">INTREG_X11</a>, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fade3f7cb1af10ac73ab0369b916e50c1e">INTREG_X12</a>, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5face5cd8b84c66c979c5700efee0d705eb">INTREG_X13</a>, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faeb183bee58f7c49b908bcca07681a6f2">INTREG_X14</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5facc6549302b9b4414b15a3c80d2ff9c1b">INTREG_X15</a>, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faec63bcea0ee5a673d650b4f35fe2df25">INTREG_X16</a>, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa9bc6d7c4e6cff9e64d031120b284d273">INTREG_X17</a>, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faad79498a4941ed8317607c36503c476d">INTREG_X18</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fac693208abb43d3b2d3c91e3417bed95b">INTREG_X19</a>, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa59d159c2e897d3a8bfbf83acd8c13752">INTREG_X20</a>, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa6c3733ad34cb1f45c0847c9b901b3dcc">INTREG_X21</a>, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa65c4099f8266341c4c7b91b4e54e689f">INTREG_X22</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa99bd4e79f31f68d55e53f39d4ef6ee07">INTREG_X23</a>, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fadcb563774c5d1340abbc5742872bcd36">INTREG_X24</a>, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa149fdeef30afff64167abdc7775af622">INTREG_X25</a>, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa42a223c89ba713dc35a5ea2b268415f5">INTREG_X26</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa52b429d19699b2ae8d95adb8e34e132d">INTREG_X27</a>, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faab69f0371928619b6e80c964e82504e3">INTREG_X28</a>, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa3929de4e5fd328ceb3a5f797a0e0e4f9">INTREG_X29</a>, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fabafdd3dbc6d6ee3fc05507f59ac36d81">INTREG_X30</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fac6174e1543018b24068f89d05ad6fc18">INTREG_X31</a>, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa67276c4a4871dba4b747f626c22ab01f">INTREG_SPX</a> =  NUM_INTREGS, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faa6b4eff7fb9d641124980406c410c675">INTREG_R0_USR</a> =  INTREG_R0, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa2d37b89d8ff28124efcc743edddef09f">INTREG_R1_USR</a> =  INTREG_R1, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faa477bc030d579c9920b1927baa5abc68">INTREG_R2_USR</a> =  INTREG_R2, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa47ecdb30e87120804ae09a6e42d82966">INTREG_R3_USR</a> =  INTREG_R3, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa12fcc33a8c858487d5b79ba7cd70dc90">INTREG_R4_USR</a> =  INTREG_R4, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5facaf5a3f5e41e77fa78aa3688462579a6">INTREG_R5_USR</a> =  INTREG_R5, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa030b8785cb795082ff79896932273963">INTREG_R6_USR</a> =  INTREG_R6, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa13dc9add076c6aba2fb7fb0c45990711">INTREG_R7_USR</a> =  INTREG_R7, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faccf83262b7d94823ef68b821cc2cbfb9">INTREG_R8_USR</a> =  INTREG_R8, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faafed189778663d1f41b93829339771f1">INTREG_R9_USR</a> =  INTREG_R9, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa1deb7b2fa95f327f7c233e9967335c6a">INTREG_R10_USR</a> =  INTREG_R10, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fad5468c10be570252205b1bcf4b6613fb">INTREG_R11_USR</a> =  INTREG_R11, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa3cdfb067c91ea38ca945abc0b2c4ad09">INTREG_R12_USR</a> =  INTREG_R12, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fae2c9df187178821cd2e767df926b1300">INTREG_R13_USR</a> =  INTREG_R13, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa2fd6e4f69786e7681ca27ff458e49c4d">INTREG_SP_USR</a> =  INTREG_SP, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faf5574685405f67d403956dc1eec4a163">INTREG_R14_USR</a> =  INTREG_R14, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fada8ffff55eda66556fcb1216209a22b4">INTREG_LR_USR</a> =  INTREG_LR, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa297f9a31328d7d5b5991c3bed2a91eda">INTREG_R15_USR</a> =  INTREG_R15, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fae260022ab3e71a250666de0b5db9d25d">INTREG_PC_USR</a> =  INTREG_PC, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa4cce7777e431331168ab5928e9718930">INTREG_R0_SVC</a> =  INTREG_R0, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fab8c48c451fcefd986e0eb6fb21533f3e">INTREG_R1_SVC</a> =  INTREG_R1, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fad8736059ea97c23d1909bdeb14de9bb7">INTREG_R2_SVC</a> =  INTREG_R2, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faca9a4bc6b64ac8e886f55250ee22f393">INTREG_R3_SVC</a> =  INTREG_R3, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faca5696205147cb274e41a2fdbb435a51">INTREG_R4_SVC</a> =  INTREG_R4, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fae2dd7eae2c0b992089f31161c8294563">INTREG_R5_SVC</a> =  INTREG_R5, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa778da4a4de4433d7f4c6bcc96c9b5d8f">INTREG_R6_SVC</a> =  INTREG_R6, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faf67c2b4daab74726df4b73ac37954e39">INTREG_R7_SVC</a> =  INTREG_R7, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fad4003fd65b029ee1de55d7ffa5a79808">INTREG_R8_SVC</a> =  INTREG_R8, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa5282e0ea550467f6bcb3d1ab381a73cb">INTREG_R9_SVC</a> =  INTREG_R9, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa5a00367367233ae06fca53e9c72dfd46">INTREG_R10_SVC</a> =  INTREG_R10, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa043c73d2a0530f48d5a60583e4720855">INTREG_R11_SVC</a> =  INTREG_R11, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa3398a3aa23d3138a0ea241b6d3fee709">INTREG_R12_SVC</a> =  INTREG_R12, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa5cf4aee076b7f52a74c3fc771b37903b">INTREG_PC_SVC</a> =  INTREG_PC, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa0f5d735d140c1fa2f04bd2440ff78daa">INTREG_R15_SVC</a> =  INTREG_R15, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa027a7ad645774c09e352106ea6e452ea">INTREG_R0_MON</a> =  INTREG_R0, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fad6b699347cdf09ea86768f47b7ba50b9">INTREG_R1_MON</a> =  INTREG_R1, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faa8b23abab82da404cbb1b1fee6a6f5cd">INTREG_R2_MON</a> =  INTREG_R2, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fad404710e257948ada8d4b18af5bd523f">INTREG_R3_MON</a> =  INTREG_R3, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa826cd293caee6f8ea9ada6314e1fe069">INTREG_R4_MON</a> =  INTREG_R4, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa90760b47e401d9e0ddffa868bdb9b267">INTREG_R5_MON</a> =  INTREG_R5, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faf2fff3f773501d8807db60caf19561e8">INTREG_R6_MON</a> =  INTREG_R6, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faaf85783998bc4ea8d285073d081c5ed2">INTREG_R7_MON</a> =  INTREG_R7, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faf2c135f72d85e51a4d3901e927500f3f">INTREG_R8_MON</a> =  INTREG_R8, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5facb731dc688b6452016b515fff5caa625">INTREG_R9_MON</a> =  INTREG_R9, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fab60d5a9de1cf28565f66ae0ace8a18be">INTREG_R10_MON</a> =  INTREG_R10, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa3fb1c008d7f906feeb2cc46d76c8b5f7">INTREG_R11_MON</a> =  INTREG_R11, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faf854ee94d7cd8dd05270237f1d1d9442">INTREG_R12_MON</a> =  INTREG_R12, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa0d056ba6b4964cc762c38405f1a0e0b5">INTREG_PC_MON</a> =  INTREG_PC, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa1354185bf2dc8a119798e61a32aa26b3">INTREG_R15_MON</a> =  INTREG_R15, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fae21cb4c2b23ef34e42873ee078b5aa7b">INTREG_R0_ABT</a> =  INTREG_R0, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa254a7192d5ce53152de6adfe5e8a399d">INTREG_R1_ABT</a> =  INTREG_R1, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fae69fe108d0fd718c6ab8c05492c74116">INTREG_R2_ABT</a> =  INTREG_R2, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa7aeb68ba42b8d82dd4e20bad4687ffbd">INTREG_R3_ABT</a> =  INTREG_R3, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa4367d2fcd56528ca2d4fca437ce93895">INTREG_R4_ABT</a> =  INTREG_R4, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fabb6d154d7b5f64b9c761ba07a0dfd9d7">INTREG_R5_ABT</a> =  INTREG_R5, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa4c09e73ed88468d239a409fc859095be">INTREG_R6_ABT</a> =  INTREG_R6, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa9b2b583d56531f72285790f9e63969a1">INTREG_R7_ABT</a> =  INTREG_R7, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa07c75ae52968f3deb58e7625c248bb87">INTREG_R8_ABT</a> =  INTREG_R8, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fabf6baa1e3c198fd45bcab6c6496802d5">INTREG_R9_ABT</a> =  INTREG_R9, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa940874385fa44e00da3fc39b4626ed2e">INTREG_R10_ABT</a> =  INTREG_R10, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa6eb63b8d6304d7cebf854055de6552f9">INTREG_R11_ABT</a> =  INTREG_R11, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5facbcd4c6b249af9cd830a0c2ff60e91cc">INTREG_R12_ABT</a> =  INTREG_R12, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa5e5e7e98566630677820a95e01674495">INTREG_PC_ABT</a> =  INTREG_PC, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fad625e68c84cc02205bf30fef80c67549">INTREG_R15_ABT</a> =  INTREG_R15, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa631ce2c82fc65edc5e9c1f819360085a">INTREG_R0_HYP</a> =  INTREG_R0, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fad7df65668772c52582aa7aac475aec15">INTREG_R1_HYP</a> =  INTREG_R1, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa742b885ee88a37b3643cad384e5438be">INTREG_R2_HYP</a> =  INTREG_R2, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faef3703d10575af8c4c9357e6319651c9">INTREG_R3_HYP</a> =  INTREG_R3, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa3cfde9763473f043d789e59c2dde8619">INTREG_R4_HYP</a> =  INTREG_R4, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fab1f528fe33af8902f681e87a7efc52df">INTREG_R5_HYP</a> =  INTREG_R5, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa3839f3a6b33de0caba5d663d99db6972">INTREG_R6_HYP</a> =  INTREG_R6, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa7db354053046f4fee51f4f1d93483534">INTREG_R7_HYP</a> =  INTREG_R7, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa2a48c8f11d6ddabba12997f307e1ff8f">INTREG_R8_HYP</a> =  INTREG_R8, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa6cbfd6f390427297e19441a1f87270f4">INTREG_R9_HYP</a> =  INTREG_R9, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa498b757e971f96f2c7b9211cb542d0f1">INTREG_R10_HYP</a> =  INTREG_R10, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faaf33cc30a6278737378b6817934f372d">INTREG_R11_HYP</a> =  INTREG_R11, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa67112ad7210f08b6b16f679fe2ab7a4e">INTREG_R12_HYP</a> =  INTREG_R12, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa8e7a0f82e693199c9dce1dcc071ab1e8">INTREG_LR_HYP</a> =  INTREG_LR, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa399d6f5f86827ffeaccd35a999f8c7df">INTREG_R14_HYP</a> =  INTREG_R14, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa353f3d180ed602c67844d6e65c19089d">INTREG_PC_HYP</a> =  INTREG_PC, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faf9f02847d6e58b84dabcc3e37d878461">INTREG_R15_HYP</a> =  INTREG_R15, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa15af2b278f5f5f7d8e09912db9e20351">INTREG_R0_UND</a> =  INTREG_R0, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa41c1248ea41d1cbea1b2f6345f9c6571">INTREG_R1_UND</a> =  INTREG_R1, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa3957df7461c55dea05ee2f1751295b18">INTREG_R2_UND</a> =  INTREG_R2, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa0b27cefd0c310f3444b81f57208bab2a">INTREG_R3_UND</a> =  INTREG_R3, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa963a040ec33352ed71baea27948f0613">INTREG_R4_UND</a> =  INTREG_R4, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fae652f587ddf8ed3c5952322bf67a1d92">INTREG_R5_UND</a> =  INTREG_R5, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa5b1b2c30f9a96ade22d7d257dde8e979">INTREG_R6_UND</a> =  INTREG_R6, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa37405399fcf570ec8166fdc62e1bb4e6">INTREG_R7_UND</a> =  INTREG_R7, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fab9ecabfd1035a29ed2a8ed4537a6a274">INTREG_R8_UND</a> =  INTREG_R8, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa381fce4ca41439b2ed057278322cfc7d">INTREG_R9_UND</a> =  INTREG_R9, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa128a5a742880ed26ac4111e59131d987">INTREG_R10_UND</a> =  INTREG_R10, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa3ff6a9d12f2ce754cb276ebcb4dcabc3">INTREG_R11_UND</a> =  INTREG_R11, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa275d98a4fb104ad0f7d2e038438fdf54">INTREG_R12_UND</a> =  INTREG_R12, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa0a1789b5ec8329d7484b5bd6186050d7">INTREG_PC_UND</a> =  INTREG_PC, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa1b1d1f7d6434306bf73ddd8fe66ba855">INTREG_R15_UND</a> =  INTREG_R15, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faea27a3bcff3fe016ffc812bdf8a33d9b">INTREG_R0_IRQ</a> =  INTREG_R0, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa68f8cccea17aba18fa7075b55babeabe">INTREG_R1_IRQ</a> =  INTREG_R1, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa2ee8351b4a3be9c41f6da02b1fed1b47">INTREG_R2_IRQ</a> =  INTREG_R2, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fab865345c8e271f63ebcc4dc4b836141b">INTREG_R3_IRQ</a> =  INTREG_R3, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa7d1cc5cd53f62105da3bf0584585838d">INTREG_R4_IRQ</a> =  INTREG_R4, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa5f00a81633df3d7f3b7a5ad56f87c9c2">INTREG_R5_IRQ</a> =  INTREG_R5, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fab1ca7f3b61b9f7292cf7f331ff3fa17a">INTREG_R6_IRQ</a> =  INTREG_R6, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fabb7affc0f89424ba6f8544f11fff4de3">INTREG_R7_IRQ</a> =  INTREG_R7, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fab4f0a3135a82aacd15b22ad49cf2f17c">INTREG_R8_IRQ</a> =  INTREG_R8, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa4d915f346871d6142a2f26960035da83">INTREG_R9_IRQ</a> =  INTREG_R9, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa0905d6cd940c2090be1163008fdcfed0">INTREG_R10_IRQ</a> =  INTREG_R10, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa6999e9d3c3a8974cf7e0170e6519f844">INTREG_R11_IRQ</a> =  INTREG_R11, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa9576d5a28426dfd093afcb8546e896e9">INTREG_R12_IRQ</a> =  INTREG_R12, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa2d24be3df1ae409e7dae81d759c3ba81">INTREG_PC_IRQ</a> =  INTREG_PC, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa67e074352ccf92607d9538362c6e7b3e">INTREG_R15_IRQ</a> =  INTREG_R15, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa23498ebf0cd35db7ae8196f08857b2d3">INTREG_R0_FIQ</a> =  INTREG_R0, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa10476d72d620f63638765adfa08c2bd5">INTREG_R1_FIQ</a> =  INTREG_R1, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa55abf531548c5b5ab786f3351f0489e8">INTREG_R2_FIQ</a> =  INTREG_R2, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa0f024c247e2e39c4862478c828aa4769">INTREG_R3_FIQ</a> =  INTREG_R3, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa3f312cc29898384df0115930dc74ed0e">INTREG_R4_FIQ</a> =  INTREG_R4, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa7dafea16ce483a5cfc993dc7f7ff065c">INTREG_R5_FIQ</a> =  INTREG_R5, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa1b520a8797a5d9f6d21cb7bc1df0960b">INTREG_R6_FIQ</a> =  INTREG_R6, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa1ba922e3a430d558a15e1a298e5fcb39">INTREG_R7_FIQ</a> =  INTREG_R7, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa21015ddc5a53bf809c8426d08d48be09">INTREG_PC_FIQ</a> =  INTREG_PC, 
<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa1046ebf585a0f289b4e651ddb2758138">INTREG_R15_FIQ</a> =  INTREG_R15
<br/>
 }</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ad3418b128d81f0799645ae004435eef8">translateTable</a> { <br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#ad3418b128d81f0799645ae004435eef8a8b951aa72a064f839d3cbf0867a1e396">miscRegTranslateCSSELR_EL1</a>, 
<a class="el" href="namespaceArmISA.html#ad3418b128d81f0799645ae004435eef8aad7ee88ba7250867a8a983f3901f25e8">miscRegTranslateSCTLR_EL1</a>, 
<a class="el" href="namespaceArmISA.html#ad3418b128d81f0799645ae004435eef8a5ecd52d95b5f60a570a7405d21611124">miscRegTranslateSCTLR_EL2</a>, 
<a class="el" href="namespaceArmISA.html#ad3418b128d81f0799645ae004435eef8a1d67c75701f67fe32adc36b73191df9f">miscRegTranslateACTLR_EL1</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#ad3418b128d81f0799645ae004435eef8a4afc6538874581ba3a47f7f9dfa3e750">miscRegTranslateACTLR_EL2</a>, 
<a class="el" href="namespaceArmISA.html#ad3418b128d81f0799645ae004435eef8a8b288f153da818582c43bdbb5d82fe23">miscRegTranslateCPACR_EL1</a>, 
<a class="el" href="namespaceArmISA.html#ad3418b128d81f0799645ae004435eef8a21a77ca87dac184e521e7cf28be1b636">miscRegTranslateCPTR_EL2</a>, 
<a class="el" href="namespaceArmISA.html#ad3418b128d81f0799645ae004435eef8a4a06dac128bb75eb0a2b89bdada364c6">miscRegTranslateHCR_EL2</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#ad3418b128d81f0799645ae004435eef8a3d6fda80fb8e997fc0063e267ca1e376">miscRegTranslateMDCR_EL2</a>, 
<a class="el" href="namespaceArmISA.html#ad3418b128d81f0799645ae004435eef8aba8e7ab32800c7ae1f5bc92a18dc8898">miscRegTranslateHSTR_EL2</a>, 
<a class="el" href="namespaceArmISA.html#ad3418b128d81f0799645ae004435eef8a925aa86ed23cfc86e887cab9f1024d80">miscRegTranslateHACR_EL2</a>, 
<a class="el" href="namespaceArmISA.html#ad3418b128d81f0799645ae004435eef8a3bc3fd5adad65717b238baa94d562455">miscRegTranslateTTBR0_EL1</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#ad3418b128d81f0799645ae004435eef8a6f0344dad31709d1dc8b78c6d9be2104">miscRegTranslateTTBR1_EL1</a>, 
<a class="el" href="namespaceArmISA.html#ad3418b128d81f0799645ae004435eef8a48caee9f54eda88459e79e97323c0bc8">miscRegTranslateTTBR0_EL2</a>, 
<a class="el" href="namespaceArmISA.html#ad3418b128d81f0799645ae004435eef8a113cc28f0fa0067850b8b8e018eba7a8">miscRegTranslateVTTBR_EL2</a>, 
<a class="el" href="namespaceArmISA.html#ad3418b128d81f0799645ae004435eef8ae54d449251ea0131114e202bc88242da">miscRegTranslateTCR_EL1</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#ad3418b128d81f0799645ae004435eef8abea22a164a724f5e77541b1a5f46f7db">miscRegTranslateTCR_EL2</a>, 
<a class="el" href="namespaceArmISA.html#ad3418b128d81f0799645ae004435eef8a2b63af6f61c02a542fb81a242c9ee220">miscRegTranslateVTCR_EL2</a>, 
<a class="el" href="namespaceArmISA.html#ad3418b128d81f0799645ae004435eef8a36de89b9b70ae8c49922a65f98aba74c">miscRegTranslateAFSR0_EL1</a>, 
<a class="el" href="namespaceArmISA.html#ad3418b128d81f0799645ae004435eef8abff9a2d093a56701fe3ebb21dd111b7c">miscRegTranslateAFSR1_EL1</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#ad3418b128d81f0799645ae004435eef8ad1621aab16149adace1290a165579f77">miscRegTranslateAFSR0_EL2</a>, 
<a class="el" href="namespaceArmISA.html#ad3418b128d81f0799645ae004435eef8abf054bb8d1417676e0078a486401f01a">miscRegTranslateAFSR1_EL2</a>, 
<a class="el" href="namespaceArmISA.html#ad3418b128d81f0799645ae004435eef8ab9c8d6e637ed3774c684dcd740498a7e">miscRegTranslateESR_EL2</a>, 
<a class="el" href="namespaceArmISA.html#ad3418b128d81f0799645ae004435eef8adfad5f5342372bec20450aa66d2cff94">miscRegTranslateFAR_EL1</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#ad3418b128d81f0799645ae004435eef8aff3b2740ef14dca6ebf8a29a2f7a180f">miscRegTranslateFAR_EL2</a>, 
<a class="el" href="namespaceArmISA.html#ad3418b128d81f0799645ae004435eef8a748bb08487e4e349cfc53649d6d53081">miscRegTranslateHPFAR_EL2</a>, 
<a class="el" href="namespaceArmISA.html#ad3418b128d81f0799645ae004435eef8a1041b24c121d1cf87d05f4a9625e1dc0">miscRegTranslatePAR_EL1</a>, 
<a class="el" href="namespaceArmISA.html#ad3418b128d81f0799645ae004435eef8a96d8654e1555ee5a9a5e652977a92b57">miscRegTranslateMAIR_EL1</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#ad3418b128d81f0799645ae004435eef8ae9bec1b98d5d39dbe4cf5e78cf43ee21">miscRegTranslateMAIR_EL2</a>, 
<a class="el" href="namespaceArmISA.html#ad3418b128d81f0799645ae004435eef8a8fd52f6ac9d65810d2e1a929bbabcf5c">miscRegTranslateAMAIR_EL1</a>, 
<a class="el" href="namespaceArmISA.html#ad3418b128d81f0799645ae004435eef8a16409b04eb02fe5561a57512e99c6619">miscRegTranslateVBAR_EL1</a>, 
<a class="el" href="namespaceArmISA.html#ad3418b128d81f0799645ae004435eef8a88ae1c51fc6bccb6d40cbd7c49dbd350">miscRegTranslateVBAR_EL2</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#ad3418b128d81f0799645ae004435eef8aebbb63ff3422319c9cb97c666f96d82f">miscRegTranslateCONTEXTIDR_EL1</a>, 
<a class="el" href="namespaceArmISA.html#ad3418b128d81f0799645ae004435eef8a0d454cb732c10912498bc5319bb0be97">miscRegTranslateTPIDR_EL0</a>, 
<a class="el" href="namespaceArmISA.html#ad3418b128d81f0799645ae004435eef8ae81346ce5e51a9ce827a2d8c610cceb2">miscRegTranslateTPIDRRO_EL0</a>, 
<a class="el" href="namespaceArmISA.html#ad3418b128d81f0799645ae004435eef8af7a9c049d8cb2ea4b983b7ad292008f8">miscRegTranslateTPIDR_EL1</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#ad3418b128d81f0799645ae004435eef8abf97e5879f549f7162ef865c9ac16335">miscRegTranslateTPIDR_EL2</a>, 
<a class="el" href="namespaceArmISA.html#ad3418b128d81f0799645ae004435eef8acd9b37d7325947318a320f8374de0137">miscRegTranslateTEECR32_EL1</a>, 
<a class="el" href="namespaceArmISA.html#ad3418b128d81f0799645ae004435eef8a9b780566f5c4540840a44296ecc93ec8">miscRegTranslateCNTFRQ_EL0</a>, 
<a class="el" href="namespaceArmISA.html#ad3418b128d81f0799645ae004435eef8ad348a2f42d10d28eb6b1d829e8f43b25">miscRegTranslateCNTPCT_EL0</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#ad3418b128d81f0799645ae004435eef8a5448d23e8a875cc53983bfbef51c8f6d">miscRegTranslateCNTVCT_EL0</a>, 
<a class="el" href="namespaceArmISA.html#ad3418b128d81f0799645ae004435eef8acf8d1597fd364b0230d319ac26a4665f">miscRegTranslateCNTVOFF_EL2</a>, 
<a class="el" href="namespaceArmISA.html#ad3418b128d81f0799645ae004435eef8a3834bb0bfb85a7a6f94817d106c6a854">miscRegTranslateCNTKCTL_EL1</a>, 
<a class="el" href="namespaceArmISA.html#ad3418b128d81f0799645ae004435eef8a81951e1116a729834c9364a068de008f">miscRegTranslateCNTHCTL_EL2</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#ad3418b128d81f0799645ae004435eef8aa059d66970c00acb54ebaa6c8338cd79">miscRegTranslateCNTP_TVAL_EL0</a>, 
<a class="el" href="namespaceArmISA.html#ad3418b128d81f0799645ae004435eef8a961618b6f58faef9b961b272ebb25717">miscRegTranslateCNTP_CTL_EL0</a>, 
<a class="el" href="namespaceArmISA.html#ad3418b128d81f0799645ae004435eef8a40bb3d0c2004832feb3c70e71dd21666">miscRegTranslateCNTP_CVAL_EL0</a>, 
<a class="el" href="namespaceArmISA.html#ad3418b128d81f0799645ae004435eef8abce548a1b10876d3dab1d681ce97bbb5">miscRegTranslateCNTV_TVAL_EL0</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#ad3418b128d81f0799645ae004435eef8a7b6353bbd10fa8f2bc3758cf9f2ae21c">miscRegTranslateCNTV_CTL_EL0</a>, 
<a class="el" href="namespaceArmISA.html#ad3418b128d81f0799645ae004435eef8aa99fe598a05fd2c324eff416525f8245">miscRegTranslateCNTV_CVAL_EL0</a>, 
<a class="el" href="namespaceArmISA.html#ad3418b128d81f0799645ae004435eef8a70b9a08d1b1408324546905e8fccb3dc">miscRegTranslateCNTHP_TVAL_EL2</a>, 
<a class="el" href="namespaceArmISA.html#ad3418b128d81f0799645ae004435eef8ab380b4880840076308772619fdfe6c96">miscRegTranslateCNTHP_CTL_EL2</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#ad3418b128d81f0799645ae004435eef8a9ce4fa6f9225e4d772ae301cf5f7524c">miscRegTranslateCNTHP_CVAL_EL2</a>, 
<a class="el" href="namespaceArmISA.html#ad3418b128d81f0799645ae004435eef8a7606593014b3d9df08760cec95e38aba">miscRegTranslateDACR32_EL2</a>, 
<a class="el" href="namespaceArmISA.html#ad3418b128d81f0799645ae004435eef8ac2800ca6177736909a79a5a15c29162d">miscRegTranslateIFSR32_EL2</a>, 
<a class="el" href="namespaceArmISA.html#ad3418b128d81f0799645ae004435eef8a451fdf99591b09ec4772d411c8dddfe0">miscRegTranslateTEEHBR32_EL1</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#ad3418b128d81f0799645ae004435eef8afaaff415771e36f6bd3a85a1272dd97b">miscRegTranslateSDER32_EL3</a>, 
<a class="el" href="namespaceArmISA.html#ad3418b128d81f0799645ae004435eef8a0406eeca96d67444d889e3f2fff862a7">miscRegTranslateMax</a>
<br/>
 }</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><p>At the moment there are 57 registers which need to be aliased/ translated with other registers in the ISA. </p>
 <a href="namespaceArmISA.html#ad3418b128d81f0799645ae004435eef8">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a5944639e8d6a3ef3fd6a51234896148a">InterruptTypes</a> { <br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a5944639e8d6a3ef3fd6a51234896148aa31f7e7de796c9ad975b49e7b67b9cb0b">INT_RST</a>, 
<a class="el" href="namespaceArmISA.html#a5944639e8d6a3ef3fd6a51234896148aa174c01e09b28d57161a9d13a619514ba">INT_ABT</a>, 
<a class="el" href="namespaceArmISA.html#a5944639e8d6a3ef3fd6a51234896148aa191006dfb22bb0de6321f02394154cf5">INT_IRQ</a>, 
<a class="el" href="namespaceArmISA.html#a5944639e8d6a3ef3fd6a51234896148aa1a8d6650c6b7cd450171b19c2ae5806b">INT_FIQ</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a5944639e8d6a3ef3fd6a51234896148aa397eab29ef44121fc27ae29a330fc03a">INT_SEV</a>, 
<a class="el" href="namespaceArmISA.html#a5944639e8d6a3ef3fd6a51234896148aacb28e5b9567a3c4b6327c35656abc3e4">INT_VIRT_IRQ</a>, 
<a class="el" href="namespaceArmISA.html#a5944639e8d6a3ef3fd6a51234896148aabcbcef9d4e51912d719e90e374f057cc">INT_VIRT_FIQ</a>, 
<a class="el" href="namespaceArmISA.html#a5944639e8d6a3ef3fd6a51234896148aa154f10fecd8bf0fe22e0b52255d27832">NumInterruptTypes</a>
<br/>
 }</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919c">MiscRegIndex</a> { <br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1d2df46d160cfa336591aaebdd6f99ba">MISCREG_CPSR</a> =  0, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca629c5a91c7c38b30701184fd3e8c19b8">MISCREG_SPSR</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cad3cdb1317a25175044b454f01a85e080">MISCREG_SPSR_FIQ</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca5882c3c544025702f76f0045efa5ec31">MISCREG_SPSR_IRQ</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cade4b60cfb1d5a208ea54f119692adc2a">MISCREG_SPSR_SVC</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca523fc954142987a41e0ce0f88662fa0a">MISCREG_SPSR_MON</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca7ac1b2166841b17fab9db5286276a3fe">MISCREG_SPSR_ABT</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cad22e1e056516ed04bc079c3a3237878f">MISCREG_SPSR_HYP</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca0cddb533c7dccbe89da87203c21f5cc7">MISCREG_SPSR_UND</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2b9c16e2c454c387c4c34f4e185c55f2">MISCREG_ELR_HYP</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca782403f98b3f18d1c87433562a046a27">MISCREG_FPSID</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2c4f71a64cf54679d41471a7e0ca7664">MISCREG_FPSCR</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca95c008bfb7e9778da090ead9cce7aeee">MISCREG_MVFR1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca8b23d147e2f3f690f1b9468c67554e13">MISCREG_MVFR0</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca48af8eafc532123e001df274b82f2de9">MISCREG_FPEXC</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cacd17b179bd7743948fb23339a9ab0262">MISCREG_CPSR_MODE</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca433dee61bef8154a3532959bc919a16b">MISCREG_CPSR_Q</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca06562c3508fb0a2743cb7dd85b217a84">MISCREG_FPSCR_EXC</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caeed16351097472c356b961608e012a0e">MISCREG_FPSCR_QC</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caebc102a10019b30f1d434acc08b044c9">MISCREG_LOCKADDR</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca523823ba497da588d45310898fe14b52">MISCREG_LOCKFLAG</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca7d5f4af092d0d6f1cdf5b1e256ec7ffa">MISCREG_PRRR_MAIR0</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6f2acf31e5ca5e8e6ae9d102f107e6a9">MISCREG_PRRR_MAIR0_NS</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caffb0275b290309b0b571ee1003c6d2fb">MISCREG_PRRR_MAIR0_S</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cab50f4edb6db6434a1b44ea5df597f4ed">MISCREG_NMRR_MAIR1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca17f17b1cd6d633386e5a20ba434b1099">MISCREG_NMRR_MAIR1_NS</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca809e7378a36f758b44d41dd5bda5ad88">MISCREG_NMRR_MAIR1_S</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caeef899821c19dd5493d8bd98acffd4e4">MISCREG_PMXEVTYPER_PMCCFILTR</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cace4697875a688fbf366db1453175e3c1">MISCREG_SCTLR_RST</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca309489dd7ba7778d15ee0407215a20a4">MISCREG_SEV_MAILBOX</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cafd6a9968c82040c289a1e8df818da64f">MISCREG_DBGDIDR</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cad0c33d11314b76e0a32fd3fbe22cdd80">MISCREG_DBGDSCRint</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca478b8a28fe36eb44486d23ff8dcbb3e1">MISCREG_DBGDCCINT</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca961be58b8c0b6b5bc2ca04949e7679b6">MISCREG_DBGDTRTXint</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca8d07bae39efc0b9c68da735683f516be">MISCREG_DBGDTRRXint</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cafc5fe7a8a67c23ea341d8f37663fbd61">MISCREG_DBGWFAR</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca625a3d7760fdb6f7e1dbe7afb7b6533a">MISCREG_DBGVCR</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caf3a7952e077e31f4a675d079b0fee469">MISCREG_DBGDTRRXext</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caddf7727958b9d1e8208be986fabc2edf">MISCREG_DBGDSCRext</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca3f67a83a03acadc124a5d4b792737b75">MISCREG_DBGDTRTXext</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cad8aa3ad8cc13c4373855ab9af86bace3">MISCREG_DBGOSECCR</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca01fe07e33d61aa7ad08b13ebf16b2c96">MISCREG_DBGBVR0</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca5a632247658595cb525254dbaad4e207">MISCREG_DBGBVR1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca258fd4409311220f2f4cb87850a49b2a">MISCREG_DBGBVR2</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca17ee93911b58f3768f3c18c6902b1ccb">MISCREG_DBGBVR3</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca998c821161911d42793e6277561fca05">MISCREG_DBGBVR4</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca4a27d265bd9b93ba58c7314d382b4677">MISCREG_DBGBVR5</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cae9bb6f44ba0c38b197c3e1cc43b1facc">MISCREG_DBGBCR0</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cadd69d0d9d5cdb26dc95d4cdc00201589">MISCREG_DBGBCR1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1c54dcc82d20ee17f0230e6804d857db">MISCREG_DBGBCR2</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca00f0962c4d775b1a0766fd8e95091f57">MISCREG_DBGBCR3</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca4f18d35db8882fd43f143ceca18c2a09">MISCREG_DBGBCR4</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca4b0104f4827c6731ebad1a824e435d79">MISCREG_DBGBCR5</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cae1f72674a222210575779f5cac3347a9">MISCREG_DBGWVR0</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca51e3d284a017d451a682113ff2b4dc7c">MISCREG_DBGWVR1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca610e55bccf2dc30f506faa5a6d35dbe5">MISCREG_DBGWVR2</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca75479d76b5a01de3376731957bfed9c0">MISCREG_DBGWVR3</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cabb516cf688d7b455bc3f8bf82a9a5002">MISCREG_DBGWCR0</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cab503d28882a4a55d063d95c8279f5862">MISCREG_DBGWCR1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca425351e8e603ee3de1861c4740b5ede5">MISCREG_DBGWCR2</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cacbeb6a30a69aadff4c1ef8aee710a362">MISCREG_DBGWCR3</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca14edc3740760601da02a2466a682f0b8">MISCREG_DBGDRAR</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca11933c1152123a14de04c67c71849e5e">MISCREG_DBGBXVR4</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cae488d1f7f7b3e2e615f752b8a7f1b45d">MISCREG_DBGBXVR5</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca741b75e42d5645b3b6338a49a5b089ea">MISCREG_DBGOSLAR</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca50eda57820b2c08f648c12a1fc2c08a8">MISCREG_DBGOSLSR</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caf3209ab5f28cda42e64acc21f5af2252">MISCREG_DBGOSDLR</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2ce8e4657177df47174237b894564f19">MISCREG_DBGPRCR</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cadac3dcd7aa8414cee69738a65d6962a8">MISCREG_DBGDSAR</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cafa7d062f7ae2b5bd5e5f0bfc08b21a8e">MISCREG_DBGCLAIMSET</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6f1aa0ca6aae6ef3e624c2de4c54bd94">MISCREG_DBGCLAIMCLR</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca95e3c9658146365b976bb16d331b2584">MISCREG_DBGAUTHSTATUS</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caa425566f70528c1fbc52a173be93dac4">MISCREG_DBGDEVID2</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca7b0d05ca6d9bc6e14df98eed301a471e">MISCREG_DBGDEVID1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caa721f49c0676640923ce02ffb5682ec8">MISCREG_DBGDEVID0</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca83575b0ef8d6e228a8871db4e726740b">MISCREG_TEECR</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cab113c71592638c5ee446fb6619cdff1d">MISCREG_JIDR</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cafbcd03563973ad7b8180c82b286381a4">MISCREG_TEEHBR</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caa2af19acb96e1a0d8eb8626bebdfb26e">MISCREG_JOSCR</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca4d826882684c582e3d48bc29e86be523">MISCREG_JMCR</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cadc608e04cb976f686af795b444bc6832">MISCREG_MIDR</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caad24ccdd262d2fda58c5818c16ce9d52">MISCREG_CTR</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caa6fd30cedd3f1cd6138bc919dfb16399">MISCREG_TCMTR</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cace40afc520e485c32007d226062894b5">MISCREG_TLBTR</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cadd221dda6f7809c358100c45f0724020">MISCREG_MPIDR</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca8aac71cc6d5777ddb1a51ae04972bae3">MISCREG_REVIDR</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cae3ff6125f3635480b95f7cc4eea900ff">MISCREG_ID_PFR0</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cacdd627b13d30f6f82676f789b0e0c44c">MISCREG_ID_PFR1</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2d551ec7da0544e4816550f590cb6801">MISCREG_ID_DFR0</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca5c98c3088aaac33f27695e1e71fe7cb3">MISCREG_ID_AFR0</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca344b758a27d1db96e5bce041a14a4ed7">MISCREG_ID_MMFR0</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cab9036bd4d98170cbdbc70125a8ba9397">MISCREG_ID_MMFR1</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca17ae208709284d34c21f53edb7d46aea">MISCREG_ID_MMFR2</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cac3c9dfa10bb5aa634e1df2f7d7d9adb0">MISCREG_ID_MMFR3</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca68fe3af92534b9a943a114580b3c9d39">MISCREG_ID_ISAR0</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caf4cef18dbef50885e187adddd1327d9e">MISCREG_ID_ISAR1</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca30812347ebd4dd4acb50048b317e9ed7">MISCREG_ID_ISAR2</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caa4e546048874cb8aeb47584175559326">MISCREG_ID_ISAR3</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cab58b694aa4d1972b88a238c813f87173">MISCREG_ID_ISAR4</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca097734a5fdc6fce17ce5caa5606af525">MISCREG_ID_ISAR5</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cae77eb577ec63504b8bcdab694febc75f">MISCREG_CCSIDR</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2feec33736b14518adcfe04c6528c522">MISCREG_CLIDR</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caabcef3978aa7e1d659b66d0456565ac2">MISCREG_AIDR</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca3c709b276a04ec5ca9ee382b797dfcc5">MISCREG_CSSELR</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6a9b9c30060af89bcd822272c01d492a">MISCREG_CSSELR_NS</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca4c370f735051c043ba9ab26b11272874">MISCREG_CSSELR_S</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca132fc3bf23dbf11e3469c5793f36746a">MISCREG_VPIDR</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cac71e99c4e6f9de9760e1ea474af349d7">MISCREG_VMPIDR</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca540af25d1d321d1891bf4d9292c227c1">MISCREG_SCTLR</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca360b79ced0619e6a76eace131cf7c1b9">MISCREG_SCTLR_NS</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caad47953fcca722f8446003f5e293569f">MISCREG_SCTLR_S</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6827da006da460886fdcd488c3a119a0">MISCREG_ACTLR</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cadbfabfcfa5cd72d9318f1182698371ee">MISCREG_ACTLR_NS</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caf0a6dfdeac78e2beb9ca7200cac44510">MISCREG_ACTLR_S</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca56f5859b27c49381dd9e0d7f3310565d">MISCREG_CPACR</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6ec2fd6368d4b6668ee8155fc93d93b8">MISCREG_SCR</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca5026f0ba544d51e04a56157937c96c42">MISCREG_SDER</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca227ca1dc43b4cc7be618d433e8e9bf07">MISCREG_NSACR</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca5a527cd4f6298497a08d3a0b3ecc9e99">MISCREG_HSCTLR</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca5f2a71fb19040159bd7f06d1ac4f2b18">MISCREG_HACTLR</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cacc6c0d54b3de785d3e9bd57250007f71">MISCREG_HCR</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca97eecbdef114ffd3a77f279c034d909d">MISCREG_HDCR</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cae4a87918573b1f768605e2b9d9d8997f">MISCREG_HCPTR</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6b82a84c0a0b651d68df7a89ad8d9509">MISCREG_HSTR</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca86bba169e8dae53bfbcf575cb86b8c9b">MISCREG_HACR</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6a636c5129391c23216bcea3bde6f0f8">MISCREG_TTBR0</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cadbdb28603fbdfc058f41deb1d137ba91">MISCREG_TTBR0_NS</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca5d890479a542f2574d272d72236a6087">MISCREG_TTBR0_S</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cac0d0e5ddda9dea55e2ae3223a5f1c9fc">MISCREG_TTBR1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cad4863ab6b44c7e15eb931f699a77f038">MISCREG_TTBR1_NS</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca228d5d98d7495fd276a3c00da13afa20">MISCREG_TTBR1_S</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca5bfc9d84a913f4403092c34f4fdb68f0">MISCREG_TTBCR</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca16206c90c6020addfc5855ddc0edf038">MISCREG_TTBCR_NS</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca37fffb602030144c098b21feae5e242f">MISCREG_TTBCR_S</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caaec739922d29ac6e2180c87616914737">MISCREG_HTCR</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca0323c35822c34ca5d438f8b9459bb21d">MISCREG_VTCR</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca75883e1c671c8d333ef80bbb64c09233">MISCREG_DACR</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca91fd3899e4e3f3937f45d72d6a82ff36">MISCREG_DACR_NS</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caf530d0b280efe4972eb3e8938cb5d4e5">MISCREG_DACR_S</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca20a213d7fbe0563819180bb2de4914e4">MISCREG_DFSR</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca9e3593f2e94df1ec8b573b5526da3dee">MISCREG_DFSR_NS</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caebd4a8d7d38551eb6d4fe7415b0502a9">MISCREG_DFSR_S</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cac2645bfecf67b4eff0518ae7a7f8e95e">MISCREG_IFSR</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca3b75c42dd690680acb1f372d3d50a828">MISCREG_IFSR_NS</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1ee3e4aa78afdfddc8a1c9e3b78f1de6">MISCREG_IFSR_S</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca96b0c3b1461ade48e19adb577bb93cd4">MISCREG_ADFSR</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca30713d3a2ed09756107eb6ae1fcd339a">MISCREG_ADFSR_NS</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cadf1d91acb54a893cb24e02738f55456c">MISCREG_ADFSR_S</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6d627cfe11c273e094f6cd72cde19ba9">MISCREG_AIFSR</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cafb8ef96aa6f2191899bc591f2e91e46a">MISCREG_AIFSR_NS</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca0acc7fa3cb5614a5496c5312cb399287">MISCREG_AIFSR_S</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca9de3dc5ae4c2c1c385a91aa9c337c710">MISCREG_HADFSR</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2391321765440382f2cd26252cfca0fc">MISCREG_HAIFSR</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caed4f4a6f8aae9686c22ae8d180f40ab8">MISCREG_HSR</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca02fa0575976eba48928d8d99abe26a5a">MISCREG_DFAR</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1e2fceaadd37053e716236ddd71e596d">MISCREG_DFAR_NS</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca70221da844bfb51ee592e571c59d8499">MISCREG_DFAR_S</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca26989c87e432f012c3f2a5ae1c8a369f">MISCREG_IFAR</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caeda63a65627f494779809ca66ad3c9b6">MISCREG_IFAR_NS</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca3c24661983e158c2111c319db6fd4259">MISCREG_IFAR_S</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca52f0ff1daa8b976035d238029243ec9a">MISCREG_HDFAR</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca52a41307defcb5fb997785be15877013">MISCREG_HIFAR</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6bb1943e82738f9d9ad7b6b9fea703b1">MISCREG_HPFAR</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cac520849cda3e57dafe97deb268f51eea">MISCREG_ICIALLUIS</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca09c2fb4dc38b9e741541a0cfbe304d22">MISCREG_BPIALLIS</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2963346f87bf29113a2fabb125b43f7a">MISCREG_PAR</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cacc6c9003eba7e8809559c98fdab88523">MISCREG_PAR_NS</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caa0d4562221fd93a8e87245f4a6d7b4af">MISCREG_PAR_S</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca19b17f0b68316dea03aeabe1d2f3fa3f">MISCREG_ICIALLU</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca9e7bfa12f74d473450463db1e33d741b">MISCREG_ICIMVAU</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca3c32ca201c154253d03eebfb0d91542f">MISCREG_CP15ISB</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca930bf07d8e21a5f8c14ab7a7f4f51a19">MISCREG_BPIALL</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca105aed9c7e2f2e16133553c3a196c444">MISCREG_BPIMVA</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca4c504a6482a2fce359e5444b953d7855">MISCREG_DCIMVAC</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca4621addc92a17409cd39ea8a3a56e945">MISCREG_DCISW</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1ba962a047972a6f2f7dad79de7be02a">MISCREG_ATS1CPR</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca0e72be333ef1543cc001ca9ae9f63445">MISCREG_ATS1CPW</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca24475198501dbf7113f730a6333b2718">MISCREG_ATS1CUR</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca0e4fb818ffdf772cc11e4caa0543538b">MISCREG_ATS1CUW</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cab9d125d426080bcc1d3499276d52e417">MISCREG_ATS12NSOPR</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caa38f0b5aad0a2e942e7ff6852395674b">MISCREG_ATS12NSOPW</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca3d31459809ae96d11b5f52bca0671ef3">MISCREG_ATS12NSOUR</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caf62e36359ee757b41e53c409ba9bfc69">MISCREG_ATS12NSOUW</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca5f8c34a72d98f59b94c2f3240a27d249">MISCREG_DCCMVAC</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca526b5d91a26031db9be2c378d6d49b1f">MISCREG_DCCSW</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca8993ca0a3d88818ee3ba6d818c7389b8">MISCREG_CP15DSB</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cad5f944d0e42a8a775062bf09da6e2044">MISCREG_CP15DMB</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca4140ce7be1e3e8798bd4d8751658cbfd">MISCREG_DCCMVAU</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca494bf0d57bf385f3390e316e04cf78ae">MISCREG_DCCIMVAC</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca96687d142f592ea8af69b94e729d349c">MISCREG_DCCISW</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca20c0c15b945aded913fccb58caa31112">MISCREG_ATS1HR</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caafd2fc15216221de638c65ab6deeb9ff">MISCREG_ATS1HW</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cad33f7d3ef73f518dba36b6cc5c881627">MISCREG_TLBIALLIS</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca4d06fd3e9f671633ce1d5b151c5d3455">MISCREG_TLBIMVAIS</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caf6b27f38425b6c7e5b13119c1a5b1754">MISCREG_TLBIASIDIS</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca11b8f3d7eb754bba1890b23ac9267a73">MISCREG_TLBIMVAAIS</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cac925f522cf9fe7db42f30941a2845ad9">MISCREG_TLBIMVALIS</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca614e290a75dfe812ebc6b0854d0b9e64">MISCREG_TLBIMVAALIS</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cad570b36e9185493a099894f58018fac0">MISCREG_ITLBIALL</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca3f3bdac3de8737bd96516a00f0a24e2b">MISCREG_ITLBIMVA</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca8e66b41d02fe712ea99dc3560cc01537">MISCREG_ITLBIASID</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca055d59fa0781ac72026b011dea0490cf">MISCREG_DTLBIALL</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2bc0f84891bd9bced655f99817c7d73a">MISCREG_DTLBIMVA</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cabe867f0cb674ef1a887da582894ea161">MISCREG_DTLBIASID</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca0272e4641b1c33ec30a95b8d5b5b7274">MISCREG_TLBIALL</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cab0d3898aa2aaf2fffd4953283d284b88">MISCREG_TLBIMVA</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caacb8cbb1c501ab158fedd21b52fa2220">MISCREG_TLBIASID</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca7c70c1eac0935c3d1c30e66f5061b063">MISCREG_TLBIMVAA</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca39a4d42042f5ad9406036e86161f2387">MISCREG_TLBIMVAL</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cab7ae914e1dccd2d93763a75ead2e4569">MISCREG_TLBIMVAAL</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6420877bd761c21ac477798a2ea02e62">MISCREG_TLBIIPAS2IS</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caef63881c3b7a8da8f95f61673ddb8e90">MISCREG_TLBIIPAS2LIS</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca4150e901d1d2e854c6cf9acb17e393f1">MISCREG_TLBIALLHIS</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cabb07e768de8f795296ebe9016671de9e">MISCREG_TLBIMVAHIS</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cac7e1f92dfd7376c6f131741bc378213a">MISCREG_TLBIALLNSNHIS</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2d2a0da4d7c159212d976b8d91bb8d94">MISCREG_TLBIMVALHIS</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caeb357d06b7dc27fb1102ecf3087eda61">MISCREG_TLBIIPAS2</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cab389cff3fc3d7724ff3bcd0f96c48efc">MISCREG_TLBIIPAS2L</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca983e18aec06c285abd5bd897534dd48c">MISCREG_TLBIALLH</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cafd10239b4680f6b68b0956c00f29f82d">MISCREG_TLBIMVAH</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca69a89ff15c69327578136c4d1cbeac4b">MISCREG_TLBIALLNSNH</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caf6e99558b5b893424f9adb0706aa5122">MISCREG_TLBIMVALH</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6c0878622bb5a09bfd8c9c2e2aee6ae7">MISCREG_PMCR</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca321cd68d20e446a5e1a55c74e76fc6de">MISCREG_PMCNTENSET</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caea436a3e430f315b9d1d7a6acda490ca">MISCREG_PMCNTENCLR</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca8f51cb9d87fda471d6ac27e0e7ed913e">MISCREG_PMOVSR</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caf61d2a797d4a236a4e30dfce469e7012">MISCREG_PMSWINC</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca4f5156e0329d8e4f9679e5ffbcf0dd24">MISCREG_PMSELR</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6098b290b2acb54d08ee1edf6e744cdc">MISCREG_PMCEID0</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca9c15ee0be44959a35f9bcbf89cdfe860">MISCREG_PMCEID1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caea053362393cd899b0be0b89d3303b88">MISCREG_PMCCNTR</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1795a5b53662203982bd6cf652fdc4e2">MISCREG_PMXEVTYPER</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cafd4d09e4411c008eea38ee2f1c7fa73f">MISCREG_PMCCFILTR</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca7c205f86d838cf3a43c3b01a770a1069">MISCREG_PMXEVCNTR</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca9d02d13e284353bcfa07166b9232c2b2">MISCREG_PMUSERENR</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cab2349af53dbd391bd4122bd23c41e2a6">MISCREG_PMINTENSET</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca8ffaa3d3de1b9320a204347feb465258">MISCREG_PMINTENCLR</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca5c4a6fba359353a9ce354a9a1d36ee6a">MISCREG_PMOVSSET</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca4c0eb4a6ce76f0de03e15a2152f190ac">MISCREG_L2CTLR</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caa56a3db1e493ee0a195e0e928d3618ca">MISCREG_L2ECTLR</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca558657ebddea41bb1fc2cf61e725f6a9">MISCREG_PRRR</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caf1c70bb7740522e70853ddcccadcafd2">MISCREG_PRRR_NS</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca7ba24512a6aab95e9a1e763094e58768">MISCREG_PRRR_S</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca4f258252d52941bc7a97300ab7fd967e">MISCREG_MAIR0</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca637951971f3b1c324a1252dc8400e25f">MISCREG_MAIR0_NS</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca7688d9a9027880be557ecc4a4a44f850">MISCREG_MAIR0_S</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cac979e506d9ce19425eb582d6acd8cee0">MISCREG_NMRR</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caa5cd859db6e65607457beba177f35f1a">MISCREG_NMRR_NS</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cadb5195e5ac00cd47d7fc05f07ac1bf44">MISCREG_NMRR_S</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca890e14915a3e3da7c6637e71f8884633">MISCREG_MAIR1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6e343b2629395f8381a99dc0b568b5b7">MISCREG_MAIR1_NS</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caa9ff1304279ff33defd2825565693a27">MISCREG_MAIR1_S</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca0797215d149dd6d506aa742e4bddabc1">MISCREG_AMAIR0</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cabdc26bc927a78f7676608b0df499c452">MISCREG_AMAIR0_NS</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6f30922fe5c4bed97f82b8a4e2de95f8">MISCREG_AMAIR0_S</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca81deed498a989d6b3bf8739c22e3bdf0">MISCREG_AMAIR1</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca9b1e431b1deb229ca867f62f2cfc804b">MISCREG_AMAIR1_NS</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caf89176d0db6dc593e97f9e2260da8e60">MISCREG_AMAIR1_S</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cacb4f149cac7b3dde2aa3e97a1d1a2fc6">MISCREG_HMAIR0</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1a81addb4a201f2a0d39f636b094bc23">MISCREG_HMAIR1</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca74933780e70d0bdef84b7904095afa76">MISCREG_HAMAIR0</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caaec2daa7bbbb3428af2f6008e9fd2cca">MISCREG_HAMAIR1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca7c75d790c0b82fa49e3891e5fa334e1e">MISCREG_VBAR</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca8c7c94809ec7620e5e3b759d871349cb">MISCREG_VBAR_NS</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6d7e11b1bdc559e11bd2ca9ff1bb9634">MISCREG_VBAR_S</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cac81ed598242aa264e2a1ae14f8eb8710">MISCREG_MVBAR</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca5bbbdc2d64664758f481261aa5707d07">MISCREG_RMR</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caf84c258967a8d4832795785a8ac961b5">MISCREG_ISR</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cad31e9d4cb740f361765b5604985f048f">MISCREG_HVBAR</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cade4d2d07245f7d11114d07de45d87ab7">MISCREG_FCSEIDR</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cac2263aa3fc056992a20bdd9dce32c61c">MISCREG_CONTEXTIDR</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca5d614118e4e4da7dcf6dd0fc0a67273c">MISCREG_CONTEXTIDR_NS</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca5727d2d818f2238d0a4f8f8ad423b4e4">MISCREG_CONTEXTIDR_S</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cab6caebec784f3ce62f3b9a8f9980b923">MISCREG_TPIDRURW</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca734118a5dc5edb5ab5354deb9ff7a54f">MISCREG_TPIDRURW_NS</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca04d2b7195db0e6d54cc763768235ce2c">MISCREG_TPIDRURW_S</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6b74e3f18bf8eacd7b5a7881b97a2733">MISCREG_TPIDRURO</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca5e01f5588ce5af1923fe2c9b9396388e">MISCREG_TPIDRURO_NS</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cae12ab3dca3c9ad7115bce2fdfeac2d26">MISCREG_TPIDRURO_S</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caacad0c4dbe020a85e34a289c36f5ed24">MISCREG_TPIDRPRW</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2233dd0b61574c4fb8a10954c7b69dce">MISCREG_TPIDRPRW_NS</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caeb8baab86dc23b0107ef21ada2f9218a">MISCREG_TPIDRPRW_S</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca3ed1d63b8da44a9df605f926d2202a7c">MISCREG_HTPIDR</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca0f74fcabaec0585fa64fdd5320ac8460">MISCREG_CNTFRQ</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caed93090a1aa63572ce90982348465372">MISCREG_CNTKCTL</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cab242418e6715eb2d32569a483e006167">MISCREG_CNTP_TVAL</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca164be448aa87f27c9759f6f7dda14f58">MISCREG_CNTP_TVAL_NS</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca932d20409b9d7e492fcdd2f87bb24322">MISCREG_CNTP_TVAL_S</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca204a6d2cd0a99834e0d6e537bfc620b8">MISCREG_CNTP_CTL</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cad5a770f276896a6ef69653e5a89af9ce">MISCREG_CNTP_CTL_NS</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca8582718fbcafca74cccd4080525803f1">MISCREG_CNTP_CTL_S</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca653e9ff9c2a68888f026be73522561e5">MISCREG_CNTV_TVAL</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca7dff860856caeb9e32f0a69f5c81c2dd">MISCREG_CNTV_CTL</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca5c78e264cbf6b3f4975f5d40f327d1f0">MISCREG_CNTHCTL</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca267abed97aec857351e10aec7e93159a">MISCREG_CNTHP_TVAL</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca145142160e70a4a7f8201eb06236a6db">MISCREG_CNTHP_CTL</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca9d7c7b073cd97ad75189f18954f6cf38">MISCREG_IL1DATA0</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca78cf2711978db55fa370dd476f50f185">MISCREG_IL1DATA1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cae244898bc52407953b578115213b95d1">MISCREG_IL1DATA2</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca5fc8fc03dfc2bfa95c4795a32af3558e">MISCREG_IL1DATA3</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca589a2bbecb770361048051107af9b2e8">MISCREG_DL1DATA0</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca9444f992a8ec635c1bc4ca690b712c07">MISCREG_DL1DATA1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca7b3d239a9ac0a5c10dabdd0c0e149715">MISCREG_DL1DATA2</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca02711b638e935162da0c9fc1020a372b">MISCREG_DL1DATA3</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca0acf71b9c9e299b4b2b0b6f0b933f92b">MISCREG_DL1DATA4</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca5c4c3a121ae62bc47d81eb1d02afa35c">MISCREG_RAMINDEX</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca348f7979425530dfc3e3f5feb6f80e99">MISCREG_L2ACTLR</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caff51c37c27515037f51b65ae34a358c6">MISCREG_CBAR</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6f17e06a75d4a8dd7543708ac3cff02a">MISCREG_HTTBR</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caeb8a6ed844e484a42d84318742e9ad1d">MISCREG_VTTBR</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca5b48045b79595b2d016c3d11c39f4882">MISCREG_CNTPCT</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caeb45e6814275b8ce1dece3fd413849ff">MISCREG_CNTVCT</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca5235ab07f4e67209c7410ffc44205f58">MISCREG_CNTP_CVAL</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cafeaa4e0c78938b56d14b10733cfd6b3a">MISCREG_CNTP_CVAL_NS</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cacc713877fe0164c48eab522d12585334">MISCREG_CNTP_CVAL_S</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca0f4f807da435a90439a6f345fc410947">MISCREG_CNTV_CVAL</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca384f75e1bfc9f600f494e201aa41e21e">MISCREG_CNTVOFF</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cada0a86c3391596b18b194e09c8d34c69">MISCREG_CNTHP_CVAL</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2e79d1b20a6e03d1802ed28e27f02074">MISCREG_CPUMERRSR</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca0c9c55d3b980183f00c586e739aa25b9">MISCREG_L2MERRSR</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca8bbac5b442fa15033f9b4e32526f82c8">MISCREG_MDCCINT_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caae533e48f793f5139763d4638528b556">MISCREG_OSDTRRX_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca317697326270d47155260c40ce6259e5">MISCREG_MDSCR_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca3d963376ed236c4d861be28535838e90">MISCREG_OSDTRTX_EL1</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca0b184633975c07ad39099d7efb72041c">MISCREG_OSECCR_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6af09afeaba6fa626e24892228928664">MISCREG_DBGBVR0_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cab48099f22a354b77f683dc444bf7e990">MISCREG_DBGBVR1_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca20d2f3714736bc458cb269533ece56fe">MISCREG_DBGBVR2_EL1</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca3a8fb90a0f508211ddc61b997445ce11">MISCREG_DBGBVR3_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca0624985dbb340347015088b416ceecc6">MISCREG_DBGBVR4_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca8669378819cd9e8dd80fde892d183438">MISCREG_DBGBVR5_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca442a2aa8e1aad5b50b7a661fa1f517e2">MISCREG_DBGBCR0_EL1</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cad37433b705a35844eb2cb5f838afd1e8">MISCREG_DBGBCR1_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caa14d98ff17624f2ec3b723354c52e2a6">MISCREG_DBGBCR2_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca5fb91fd431c6a4e0be458c90e6a29adb">MISCREG_DBGBCR3_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cac8a05bc7f1ad90c6c5cc7b4da917d2f6">MISCREG_DBGBCR4_EL1</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca3e71c39530c65cca0801a0fa32871c19">MISCREG_DBGBCR5_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cab455203167877789126afb18202d4064">MISCREG_DBGWVR0_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caa71539e0fd351ee495eb07a9617ae926">MISCREG_DBGWVR1_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca274cf462218c66557b33b553700857f3">MISCREG_DBGWVR2_EL1</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caf6b331250e6c5857b3e545c425cfb4c6">MISCREG_DBGWVR3_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caf298f3fb770fe84c684af6e11595505e">MISCREG_DBGWCR0_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cad943c32f0c3c41495ef83e147f2752a6">MISCREG_DBGWCR1_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca75abb870489ba7dba8d18a8a1cbcc680">MISCREG_DBGWCR2_EL1</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caca959f0f0c5785fe8a50a5e34db70e7d">MISCREG_DBGWCR3_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca8e1432da438477b842146740ffb0c9c7">MISCREG_MDCCSR_EL0</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca3293d81dda2ea964a65e2c0dcc610451">MISCREG_MDDTR_EL0</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2497af90801e9f0a82ed930f802cc037">MISCREG_MDDTRTX_EL0</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca94e6980de92a64f21f81f5c874cdf371">MISCREG_MDDTRRX_EL0</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cad3b5c9e30645641773f0e908ca6204d3">MISCREG_DBGVCR32_EL2</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca84d2ad3caaee9bc2e98a55dd0d5c33a1">MISCREG_MDRAR_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca4325d838577e354057a77074c9477e30">MISCREG_OSLAR_EL1</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca55010240f53c04300fbe302ad91dbc7e">MISCREG_OSLSR_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca47be45c7e49a6509d835e74c335b662a">MISCREG_OSDLR_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cac70ccdf761a3ba0d6cd0df6a14f5453d">MISCREG_DBGPRCR_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cae2f3fab5215967ec68911492d6f7a29c">MISCREG_DBGCLAIMSET_EL1</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cac1828660bcc74c7f3439fb6974e06c6f">MISCREG_DBGCLAIMCLR_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca0dd3718f96f8b90b6d74a1077bfbd30e">MISCREG_DBGAUTHSTATUS_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6e789b8daadca7673a3490bd44b1e6e9">MISCREG_TEECR32_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca8cd5c111cd6a409e3c21804ae740e9c2">MISCREG_TEEHBR32_EL1</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca87c650300c5e82bd513de83eafa1cd20">MISCREG_MIDR_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cac35c2c26bf6a839a1844bd85c46b2e83">MISCREG_MPIDR_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca50526cd630e5e08a859f6d813e08f454">MISCREG_REVIDR_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca836bcadf67c2d6d974fbcba5cddf3fa8">MISCREG_ID_PFR0_EL1</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca962c74969b7bb73ee12333c3bbd67648">MISCREG_ID_PFR1_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca12b84daa436a1291c54089e563bfe62b">MISCREG_ID_DFR0_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca4fcdcf5d42b038aec56245b26f336970">MISCREG_ID_AFR0_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca33d14b57ec8b269c5c409096bb74cda1">MISCREG_ID_MMFR0_EL1</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca79222ec543bb810d3637020c4749f7d5">MISCREG_ID_MMFR1_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caeb02a081492ecb47ea1d668cd44e235b">MISCREG_ID_MMFR2_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cad8c0cb8d02a6667fbef6a6d3465b1fcf">MISCREG_ID_MMFR3_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca27d52077fda3009c61f6232af71e6a6d">MISCREG_ID_ISAR0_EL1</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1fb28a1636c89fab4e493cb9a2d35b37">MISCREG_ID_ISAR1_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca546a387dad3b59fcf44338573016a30d">MISCREG_ID_ISAR2_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca48c8ccd2ccfec6ae009c048e71a382ad">MISCREG_ID_ISAR3_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca263ee57b033cd71a1f1746e85671b0b0">MISCREG_ID_ISAR4_EL1</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca75f4260c445fea4c3a1473d21d37ad27">MISCREG_ID_ISAR5_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca917109c17558734db7fa082430fea9dd">MISCREG_MVFR0_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2a2656eef92d8b63a6d68b1c9d9c6224">MISCREG_MVFR1_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca7459cf43acd64df686ae0f108f031849">MISCREG_MVFR2_EL1</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1f67b0b70cd63a9d580183f96e302c25">MISCREG_ID_AA64PFR0_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cad4624483d0fde58150bac9a05d2d93c2">MISCREG_ID_AA64PFR1_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca257ebe5fbd21331eeacf40de02b9c869">MISCREG_ID_AA64DFR0_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca88c1e000248c4359e401304f2c4de082">MISCREG_ID_AA64DFR1_EL1</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cab8b39010cdc0fe971922aefa57837d23">MISCREG_ID_AA64AFR0_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca8797f004798df47a089e9c3f2e81d2f2">MISCREG_ID_AA64AFR1_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2e4c38994591183a2a4f9824c2f04de1">MISCREG_ID_AA64ISAR0_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca30e718528af33a5acae4bb80df269b0e">MISCREG_ID_AA64ISAR1_EL1</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca094617d2658838c1f5ad737b50608112">MISCREG_ID_AA64MMFR0_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cacc1a75c0a4b9ecbfe29cddd1176f7a3f">MISCREG_ID_AA64MMFR1_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca51232111a3a05dd0adcf7492c786f31b">MISCREG_CCSIDR_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cae4136d47b37a7b84f9dc6fbf963f90aa">MISCREG_CLIDR_EL1</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca199c3b2b3631bebbf5f15d646b3c5e9e">MISCREG_AIDR_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca64bea1b1a9ee2b02db32ffb4b636f429">MISCREG_CSSELR_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca851a9dfc7dcf2531ece00994dfa38736">MISCREG_CTR_EL0</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caa2ee3b8cc1e57624465775ccb4b83a51">MISCREG_DCZID_EL0</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caee803ffb0726cffa288c74617aa43265">MISCREG_VPIDR_EL2</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca63d2a38c0aca156fe162a9a108067697">MISCREG_VMPIDR_EL2</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6a053ea48f0a33993f665a3583be7cce">MISCREG_SCTLR_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cacf7366ade0a8b66d2c31487f60f7d5db">MISCREG_ACTLR_EL1</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6314fd451148954c2a66286c04cefdaf">MISCREG_CPACR_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca4750c028a717da1f74e34035b16b9848">MISCREG_SCTLR_EL2</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cadf3846c4440e1c5556623e405c322724">MISCREG_ACTLR_EL2</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caf7b3320067d0141f9d3e408adb3200ea">MISCREG_HCR_EL2</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2838d0aa9c391efb59ffd8ffd1182060">MISCREG_MDCR_EL2</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca47def05a9be0494d6ad9553885cc09c5">MISCREG_CPTR_EL2</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cae55f13d525fb8764f84e3b3585716b30">MISCREG_HSTR_EL2</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca22053ae2e96c47efca477ea6c27af7c6">MISCREG_HACR_EL2</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca0b410ff413a02c9b8979d026cb151bcc">MISCREG_SCTLR_EL3</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca14b2d8f8ff08949724dcd1a7b1723ed4">MISCREG_ACTLR_EL3</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca25e01e2437793648b59e468b134153e4">MISCREG_SCR_EL3</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caaa7759d8b49ebe71e14b0bda9bbcf539">MISCREG_SDER32_EL3</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca682e050ac376ea746a94e3f0be8768f9">MISCREG_CPTR_EL3</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca5a2486501a8548d70ef78d0ef539d619">MISCREG_MDCR_EL3</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca8445c66a08413a3565f5796bd9ac2d56">MISCREG_TTBR0_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca50ff79a603fadbd7cac516d7bbf28ee3">MISCREG_TTBR1_EL1</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca483fe08e0ab9e0d7dccba21804547878">MISCREG_TCR_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca0eb9b86d344a323006d673c55417e9fd">MISCREG_TTBR0_EL2</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caca13cb1ca00fd3bd2130da500c0b92bf">MISCREG_TCR_EL2</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2697fc0a230c6d30c694645d31874b58">MISCREG_VTTBR_EL2</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca4c268d118638b812382607d175623814">MISCREG_VTCR_EL2</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca59c8029c0336f282ed909147d6ad376e">MISCREG_TTBR0_EL3</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cab0af73c5db0f641c99bcdf88b9ad7a60">MISCREG_TCR_EL3</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caeb586fac4da352f4940bb43ee8e3743b">MISCREG_DACR32_EL2</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cabf77dd155ddd1020a03a9f11e2c44803">MISCREG_SPSR_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca23432fcb06b63bbbdf0f10bae2d73748">MISCREG_ELR_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cabb4600ac78743974130ebf8581b9beba">MISCREG_SP_EL0</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cab2cbf3e305339d4934cb3c5972ccb16e">MISCREG_SPSEL</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cac2a12012517b99ae0a5e437c08abf980">MISCREG_CURRENTEL</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca087f90f8a16dcee78371adcf2462d8d2">MISCREG_NZCV</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca91c269465cc875f5528de43581f3901a">MISCREG_DAIF</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2b7a9afa7586c3f1bb44289b2aeba619">MISCREG_FPCR</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca41f3fa5f2b85d9748ee5d4264f67d6c3">MISCREG_FPSR</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cae533d0b2a93243879334775499d5cac8">MISCREG_DSPSR_EL0</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cae64a6f34ceddc018ec7e952e8c82205e">MISCREG_DLR_EL0</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cab05fb75ce53c570d46d8707a58e5444d">MISCREG_SPSR_EL2</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cadb86c08f9847cb18703b0fceeee1c030">MISCREG_ELR_EL2</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cab42e1e8c6b691bc52dd4144ac05377d3">MISCREG_SP_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cade4e3e6e24220da37071d5dccd2bdee0">MISCREG_SPSR_IRQ_AA64</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca7a5f2b9f80f012ec2c021ed2548ebd72">MISCREG_SPSR_ABT_AA64</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca748096e78d75d3cb73956ff9f7fe3b8f">MISCREG_SPSR_UND_AA64</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caf1bc2380739cbbb9438f4eeb4627eeef">MISCREG_SPSR_FIQ_AA64</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca896e0f9942a14136d8bac636196fbc26">MISCREG_SPSR_EL3</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca50b87b4279dc2c1133ed81214b2f482f">MISCREG_ELR_EL3</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caf5674665a5a4c9d27f6b42d0f34a2f6e">MISCREG_SP_EL2</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caa8b9c34c699cef0ef241121a77c820fc">MISCREG_AFSR0_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca537d2e4752810da7ed76836270629426">MISCREG_AFSR1_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca9c3fbdad885dc58484a15fbb7efbb88a">MISCREG_ESR_EL1</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cae701c72f04b7748ee82dcd21d43dcdbf">MISCREG_IFSR32_EL2</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca99c2f5f69dc43f1d9ad31db321c21efa">MISCREG_AFSR0_EL2</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caa78709f79eece6533d7d3385f3ed4b72">MISCREG_AFSR1_EL2</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca852880390e7b97cca94dd92985898c2b">MISCREG_ESR_EL2</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca543633d2ae5058c46a604506266f0ac3">MISCREG_FPEXC32_EL2</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca9c677463af9453afa434ba7adb2991c6">MISCREG_AFSR0_EL3</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2eb950a465ac8f64db85214c8820a1a1">MISCREG_AFSR1_EL3</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cadfb1a0b52fdcd6e03f8182bd45af4d77">MISCREG_ESR_EL3</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6e1c29f8f88c8befb0737028c053d3c4">MISCREG_FAR_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caa29f08635f388d3c388635bd77940829">MISCREG_FAR_EL2</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cac1d11d41fbfc2bd28293d43e1ad85b60">MISCREG_HPFAR_EL2</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca947307fca8bc903a3786a606758e4a41">MISCREG_FAR_EL3</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca4c39392af40955e10076e9c57ef45422">MISCREG_IC_IALLUIS</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cab0068d369cc2c322740d26568643ef24">MISCREG_PAR_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca82bd02f02ae3d3816e1862c9282b1b25">MISCREG_IC_IALLU</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cabae1a433f5933f7696c34689a805edb6">MISCREG_DC_IVAC_Xt</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cad5a6209252b624e3cb16e97119a4ecc0">MISCREG_DC_ISW_Xt</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca0bc74310160b9a89f9c0e3564ad68a4f">MISCREG_AT_S1E1R_Xt</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cad6357a936aeea919b0f95fde5f0a0e77">MISCREG_AT_S1E1W_Xt</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca567dd5a736bb8621d9cc7fc4f5a7fc43">MISCREG_AT_S1E0R_Xt</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caa8932b2f0aa24944298fa3a6a9b52ea5">MISCREG_AT_S1E0W_Xt</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caa5a09e5e2a61f55528a3547f1a018f87">MISCREG_DC_CSW_Xt</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cae050015de16a85601c76494abb747ea4">MISCREG_DC_CISW_Xt</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca67e1cf2bf863f32eaddb0b0597f48099">MISCREG_DC_ZVA_Xt</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cac9b836e08048e388e5cded8daad9c9e1">MISCREG_IC_IVAU_Xt</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca106deb4fade8c5159a7ee9127050128a">MISCREG_DC_CVAC_Xt</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca678cfd52617a9311c18531ea6f3c1643">MISCREG_DC_CVAU_Xt</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca24b6793aba8e5d83666ab29890bdbfda">MISCREG_DC_CIVAC_Xt</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cae9640f4ea488e0c0261b721e2325ef90">MISCREG_AT_S1E2R_Xt</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca429302703f6f489e9681c006252684ad">MISCREG_AT_S1E2W_Xt</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca35dc49aa33c2f270cbc89fff4103332f">MISCREG_AT_S12E1R_Xt</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caaf2bf1eeec24c007e19e9a995a47bac6">MISCREG_AT_S12E1W_Xt</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cae9ab8840c265e86bd339868d028298b5">MISCREG_AT_S12E0R_Xt</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca19955b37138e16426a27b51244498e8a">MISCREG_AT_S12E0W_Xt</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca4ba9662fe232e634ae52438fed010087">MISCREG_AT_S1E3R_Xt</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caabb39224602d449b6816124c7825d103">MISCREG_AT_S1E3W_Xt</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca29476e31e75583e33d2fdf6da8adb762">MISCREG_TLBI_VMALLE1IS</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca91cba30f8a939d27f1e3a54ccc6f44ce">MISCREG_TLBI_VAE1IS_Xt</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6835186a9dd53568756680ebf622e2f1">MISCREG_TLBI_ASIDE1IS_Xt</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cab534432dcce55c6ce03b514e4a898067">MISCREG_TLBI_VAAE1IS_Xt</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cab429365aa2f1fbb96d053348fa39fdd0">MISCREG_TLBI_VALE1IS_Xt</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cad74b554719c6c9c0140b23023b86f754">MISCREG_TLBI_VAALE1IS_Xt</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca0942371ca40142865a823c0112fa6052">MISCREG_TLBI_VMALLE1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca74286deb81ace4783a59e67b8c39add0">MISCREG_TLBI_VAE1_Xt</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca78a101d810b6100f2353bc7a0b978e82">MISCREG_TLBI_ASIDE1_Xt</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caca12d96085a6e1c6bbeaff01525915ba">MISCREG_TLBI_VAAE1_Xt</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca9d5a38f35665d1d75d544cdef2ba7ec6">MISCREG_TLBI_VALE1_Xt</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca044b02f827e33c3580341dbe0608ea85">MISCREG_TLBI_VAALE1_Xt</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cabe9fe1e4bd6a11d5d2336fc494848c23">MISCREG_TLBI_IPAS2E1IS_Xt</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca583bc22cfa68a367339a8febfc90333c">MISCREG_TLBI_IPAS2LE1IS_Xt</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca8ed947a13c8dedd4baafa1a9b2dd1a10">MISCREG_TLBI_ALLE2IS</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca0e00b864ccb2996916f03458d6beb524">MISCREG_TLBI_VAE2IS_Xt</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caabcfd2d3aa33833f3f6e689e09b3b32a">MISCREG_TLBI_ALLE1IS</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca79b7c034d50297edd462f13fa1bf9f35">MISCREG_TLBI_VALE2IS_Xt</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca52f9b4f972970a240dbfc63eadb65758">MISCREG_TLBI_VMALLS12E1IS</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cabf8dcf93a14c9520db4efa7ccb68b93f">MISCREG_TLBI_IPAS2E1_Xt</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cad410a81c26fddedb1c1429a334214075">MISCREG_TLBI_IPAS2LE1_Xt</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca5d161abbbb3fa9963e493ef60415a88b">MISCREG_TLBI_ALLE2</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6863ce533fb25783fe16f79f0c9532b2">MISCREG_TLBI_VAE2_Xt</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caaa8ef27b2eb541cac70af31c99b7336c">MISCREG_TLBI_ALLE1</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caa60b933f31788dd242b58ab0f56ca079">MISCREG_TLBI_VALE2_Xt</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2020033f494d46cd3d9fac2025c5b850">MISCREG_TLBI_VMALLS12E1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca0260e987b120bb2f05c477786bd7f353">MISCREG_TLBI_ALLE3IS</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca4c2f57562968c37f3e2b89063a5a4b1f">MISCREG_TLBI_VAE3IS_Xt</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca76cfd2fa228ef3bc799330eabed1e827">MISCREG_TLBI_VALE3IS_Xt</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca77b6e2b589383064719584e8556d67de">MISCREG_TLBI_ALLE3</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca7b4f324456a33edcb78c9da5d75df68b">MISCREG_TLBI_VAE3_Xt</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca59b4af0370b3394a76f59883801e7643">MISCREG_TLBI_VALE3_Xt</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2085b2b651e11b2a29ef484a21f88173">MISCREG_PMINTENSET_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cae21143876547224dec3d71f2172220bd">MISCREG_PMINTENCLR_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca7b80d2de3574389c3d824679cecf3985">MISCREG_PMCR_EL0</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca32b006b22169c23c1da0d04341361570">MISCREG_PMCNTENSET_EL0</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca0f6422ba8c5cd115e6499f6618e616fb">MISCREG_PMCNTENCLR_EL0</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca58db3553c6bea41209e0ee824b6a2f73">MISCREG_PMOVSCLR_EL0</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caf8ddc3f0919e5d274e55a77a98b7046a">MISCREG_PMSWINC_EL0</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cad4320d9bfdae9515f0015a45a91e6148">MISCREG_PMSELR_EL0</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caa6623a5c528b804398c4cf0eb2af9856">MISCREG_PMCEID0_EL0</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca428318a55f52fbdcc0f7b4fdb9a75ca1">MISCREG_PMCEID1_EL0</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cad3b64b09862fa8f3204ce0849174702a">MISCREG_PMCCNTR_EL0</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca046de629b0199d9f43d5ebd82ad5f8db">MISCREG_PMXEVTYPER_EL0</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca0bc006018c0edd2c705843e2f46269a6">MISCREG_PMCCFILTR_EL0</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca48e13f82b3d52b4809ecf1e0d9d5a2bd">MISCREG_PMXEVCNTR_EL0</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cacf892147e493baae6f82fb937da1f418">MISCREG_PMUSERENR_EL0</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cabc94068b71b9fc4fb93b1eb56beea516">MISCREG_PMOVSSET_EL0</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca5c4454017ba7645808043123511c41ed">MISCREG_MAIR_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caf6c8263390075c367e32d1c93f4de3d7">MISCREG_AMAIR_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca0c52c4f593a472a21dbf9d8acbbe1fc9">MISCREG_MAIR_EL2</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca199141c5267c9b9a81eee3638091dc9b">MISCREG_AMAIR_EL2</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca0efeda85b80dabb2cdd3611a04f5eea1">MISCREG_MAIR_EL3</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cafbb4fc848e553e9d40c0233761dd5b33">MISCREG_AMAIR_EL3</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cabc1f20e86b0a3bf219c4bcdd9919cfd0">MISCREG_L2CTLR_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6088f134f65abf3f502fe36820c23b8f">MISCREG_L2ECTLR_EL1</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca4d415fa145a5b12231d0ceeb4c910e32">MISCREG_VBAR_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cad3f4001caae3a6c7e0153dc413483668">MISCREG_RVBAR_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cab29ca10d20ebdb11baa47750b1fdde80">MISCREG_ISR_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca374ecc2ab96831f90c813f7cc9b9c06c">MISCREG_VBAR_EL2</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca027dd496fd4bef2bbe03585c8c7ee46f">MISCREG_RVBAR_EL2</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca7c66ffd5b1be0a9bdeacff320694a62f">MISCREG_VBAR_EL3</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca8cb9b57dddbd676a068f8dfd3556f0c2">MISCREG_RVBAR_EL3</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca4e88ee3cce0c64d8cfa7e9fe56da518a">MISCREG_RMR_EL3</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1992f8149f4bdf313042a26b47b56670">MISCREG_CONTEXTIDR_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca7f399d597ca2b0b789ede6f2c1908c2d">MISCREG_TPIDR_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caa46e6bad32d64ae244bde882a78afeef">MISCREG_TPIDR_EL0</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca16c8681391a73928edeeed7c5286522d">MISCREG_TPIDRRO_EL0</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cac6d0adf24fa3748adfc982c8343481ab">MISCREG_TPIDR_EL2</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca578856b5334ff6c2d7415746d889e95e">MISCREG_TPIDR_EL3</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca7aee5179ce9c4ec339670c2ee5c09fb5">MISCREG_CNTKCTL_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cafd4f2dc13098a69749546fa0aa65f084">MISCREG_CNTFRQ_EL0</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1bdf4578a5e265d32a55d0f8ab9abab9">MISCREG_CNTPCT_EL0</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca31f837eb4eeabffb98e02a8ec370a4e2">MISCREG_CNTVCT_EL0</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca8b8ba12391888855aa8c6ee4f0d95fbf">MISCREG_CNTP_TVAL_EL0</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca0dd783ae59dea6ad152d870ec5ddd425">MISCREG_CNTP_CTL_EL0</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca8ce7ffd2641bac06cf038d4e05660a85">MISCREG_CNTP_CVAL_EL0</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca32dc548ab83e879ea9072d5515b967fd">MISCREG_CNTV_TVAL_EL0</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca10c5d74680a2aaf6f75ff2e3f7ae7b15">MISCREG_CNTV_CTL_EL0</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca255138f5bb2c4542e7a935eef561dd5c">MISCREG_CNTV_CVAL_EL0</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca23ff27da919b86d96764817c6e17da90">MISCREG_PMEVCNTR0_EL0</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cafe6c1ba0d0f026df65695c3538072942">MISCREG_PMEVCNTR1_EL0</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca9602843182a29b5f92b3782e7164afda">MISCREG_PMEVCNTR2_EL0</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1848f7e765af88017f44e10212a85150">MISCREG_PMEVCNTR3_EL0</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca28e00ee60ae8b6e33ed9bcd99aa6d2fd">MISCREG_PMEVCNTR4_EL0</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca50f9f3d278068e87c1f5982cedc43ce1">MISCREG_PMEVCNTR5_EL0</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caab5d0e72909482c05d23217f9f051b1b">MISCREG_PMEVTYPER0_EL0</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cac5deb10c936f1302c3a7810d21459f06">MISCREG_PMEVTYPER1_EL0</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca9f4889927a9cc1cc96a74e839f5cbf0a">MISCREG_PMEVTYPER2_EL0</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca7c5d7da9954cb1e9d79b37ac0b7e0c08">MISCREG_PMEVTYPER3_EL0</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cae26b24af19219032d5d2cbb339597383">MISCREG_PMEVTYPER4_EL0</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca9b4952560e9bd7ca38f5d510282937f6">MISCREG_PMEVTYPER5_EL0</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caed2d1d95ea9004de926f3e66e14be983">MISCREG_CNTVOFF_EL2</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca7030299ddc28f6e8a58c8e7932443517">MISCREG_CNTHCTL_EL2</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca0af8aed45e49e6ea4b4f08428adb30bc">MISCREG_CNTHP_TVAL_EL2</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca43538e54f94540ee41ee0456f0334b48">MISCREG_CNTHP_CTL_EL2</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca03430ce753cc40fd1ebfeed326a505bf">MISCREG_CNTHP_CVAL_EL2</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cad5b17bcc3dfeb7790aa8ae91e1d59866">MISCREG_CNTPS_TVAL_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca08e72431fe6e2d9156f95fc2b911f00a">MISCREG_CNTPS_CTL_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2ee954daabf9280f901a7ff40f55123c">MISCREG_CNTPS_CVAL_EL1</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca0e1c6bc29956aa03a626d3a15913693b">MISCREG_IL1DATA0_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cae9075b8b5251674d4ac4010e6ee4a7d4">MISCREG_IL1DATA1_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca0c439225cd8d0449e19616e2ea34e286">MISCREG_IL1DATA2_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2cf3c867493dbb71fef00252823733d6">MISCREG_IL1DATA3_EL1</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca50815e3bdbd5a9d7d26dceb2881a6589">MISCREG_DL1DATA0_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca71d5ab4926fd2a7d5ef211d651a84630">MISCREG_DL1DATA1_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca9420eccf840141a41c4949db2debc9cf">MISCREG_DL1DATA2_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caba25fc606ba6b8a0730e3cc60ec49d63">MISCREG_DL1DATA3_EL1</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca61339ea2774a2f06cc62a3e4750debd7">MISCREG_DL1DATA4_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca767e88e9a0684361bb5cb8c7e332f894">MISCREG_L2ACTLR_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cab15a382f9bb9fbee746740e308514834">MISCREG_CPUACTLR_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1888433112259db724e80ec0040857f4">MISCREG_CPUECTLR_EL1</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca5e29ddb41342f7a920d98dfbf92741f8">MISCREG_CPUMERRSR_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca938c0d440637ea157e1bb3698cd65e88">MISCREG_L2MERRSR_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cae129950e10cda5d27da70defbefe3ba0">MISCREG_CBAR_EL1</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca4c2b74e35d2356251ade97301ba53989">MISCREG_CONTEXTIDR_EL2</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca80275b654c5e644f823d29839dc80cda">MISCREG_NOP</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6ec4fd515302465cb5054dc08c18c22d">MISCREG_RAZ</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca447d9ec05dcd29c709f5895312fe8440">MISCREG_CP14_UNIMPL</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca3d217b55acbe213efadcf8ed7a709cf3">MISCREG_CP15_UNIMPL</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cac269eb51dd7c18c37640f5d6602524bb">MISCREG_A64_UNIMPL</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca3630feb173a375b0f1eddb4e74c6aabc">MISCREG_UNKNOWN</a>, 
<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca60265248cffe34ad11fbddc732234970">NUM_MISCREGS</a>
<br/>
 }</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#acbfe4414fa174a85a2473fcdcd7b829a">MiscRegInfo</a> { <br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#acbfe4414fa174a85a2473fcdcd7b829aafd6bee87a898b977c42b81ce84df3c48">MISCREG_IMPLEMENTED</a>, 
<a class="el" href="namespaceArmISA.html#acbfe4414fa174a85a2473fcdcd7b829aa315f9c279bd79a143845b62e17536e73">MISCREG_UNVERIFIABLE</a>, 
<a class="el" href="namespaceArmISA.html#acbfe4414fa174a85a2473fcdcd7b829aad1d3caec9105e35f8e05448a4724b016">MISCREG_WARN_NOT_FAIL</a>, 
<a class="el" href="namespaceArmISA.html#acbfe4414fa174a85a2473fcdcd7b829aa11c78d202ace6d3b39452c4cfe46511a">MISCREG_MUTEX</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#acbfe4414fa174a85a2473fcdcd7b829aa34bae398d9e59ee03978294b8a3bcb61">MISCREG_BANKED</a>, 
<a class="el" href="namespaceArmISA.html#acbfe4414fa174a85a2473fcdcd7b829aaff47c694ba6354840a8fa95ea2bd879e">MISCREG_BANKED_CHILD</a>, 
<a class="el" href="namespaceArmISA.html#acbfe4414fa174a85a2473fcdcd7b829aa6556607fea719f97fadb502c5c06fc52">MISCREG_USR_NS_RD</a>, 
<a class="el" href="namespaceArmISA.html#acbfe4414fa174a85a2473fcdcd7b829aa9e862c2191adc37fe47d9058c11fe1f9">MISCREG_USR_NS_WR</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#acbfe4414fa174a85a2473fcdcd7b829aa3b67cec7b75f67be6ddc3105ac4c3c89">MISCREG_USR_S_RD</a>, 
<a class="el" href="namespaceArmISA.html#acbfe4414fa174a85a2473fcdcd7b829aa15794884e1952d420be6834b237344b7">MISCREG_USR_S_WR</a>, 
<a class="el" href="namespaceArmISA.html#acbfe4414fa174a85a2473fcdcd7b829aa79d77a69c4804cf0d0a466665ec436f4">MISCREG_PRI_NS_RD</a>, 
<a class="el" href="namespaceArmISA.html#acbfe4414fa174a85a2473fcdcd7b829aaf75440e1d43702ec106e0567bcb61a60">MISCREG_PRI_NS_WR</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#acbfe4414fa174a85a2473fcdcd7b829aa54478441f2eea3adf6c322a718571dd1">MISCREG_PRI_S_RD</a>, 
<a class="el" href="namespaceArmISA.html#acbfe4414fa174a85a2473fcdcd7b829aa39266f1f413296016df38e86adf75d0c">MISCREG_PRI_S_WR</a>, 
<a class="el" href="namespaceArmISA.html#acbfe4414fa174a85a2473fcdcd7b829aa33d185596dbeaabc66aa5044343394d4">MISCREG_HYP_RD</a>, 
<a class="el" href="namespaceArmISA.html#acbfe4414fa174a85a2473fcdcd7b829aa309967c12a6738370049c2564d0acc84">MISCREG_HYP_WR</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#acbfe4414fa174a85a2473fcdcd7b829aad9a508ebf7a875d349244d594a9bbe5c">MISCREG_MON_NS0_RD</a>, 
<a class="el" href="namespaceArmISA.html#acbfe4414fa174a85a2473fcdcd7b829aa4887ef41fd2292581c2da2bc9ed489b6">MISCREG_MON_NS0_WR</a>, 
<a class="el" href="namespaceArmISA.html#acbfe4414fa174a85a2473fcdcd7b829aa9a6d05752b0cb28ebf57b589251df87d">MISCREG_MON_NS1_RD</a>, 
<a class="el" href="namespaceArmISA.html#acbfe4414fa174a85a2473fcdcd7b829aaea520d2a66138d5419924c635da57fc4">MISCREG_MON_NS1_WR</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#acbfe4414fa174a85a2473fcdcd7b829aa5f1ac739249c6d8619e97a9f9e4b99e5">NUM_MISCREG_INFOS</a>
<br/>
 }</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a61e59682673124232fb275589cac9136">LookupLevel</a> { <br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a61e59682673124232fb275589cac9136a7fc5a1f88601963a363cf5210c745707">L0</a> =  0, 
<a class="el" href="namespaceArmISA.html#a61e59682673124232fb275589cac9136a7f8bbd24717b53877dba856d54062202">L1</a>, 
<a class="el" href="namespaceArmISA.html#a61e59682673124232fb275589cac9136ae25498139c7c639ad31bf3a04b171754">L2</a>, 
<a class="el" href="namespaceArmISA.html#a61e59682673124232fb275589cac9136ae1e033c5e7f83ac3be01e3bdd98be0bb">L3</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a61e59682673124232fb275589cac9136affd18e7cd3e6b81c8c83ba1bbc94155f">MAX_LOOKUP_LEVELS</a>
<br/>
 }</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom">{ <br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a7a92878ed906693c44b8c52a08cb45cbae42dbf87f5d267711887288242f6a1d3">GDB32_R0</a> =  0, 
<a class="el" href="namespaceArmISA.html#a7a92878ed906693c44b8c52a08cb45cba1781343daa72db9db2ecf24ed4e59460">GDB32_CPSR</a> =  16, 
<a class="el" href="namespaceArmISA.html#a7a92878ed906693c44b8c52a08cb45cba712a7793b5b7023ac2eb20670309d58b">GDB32_F0</a> =  17, 
<a class="el" href="namespaceArmISA.html#a7a92878ed906693c44b8c52a08cb45cba103121fc7002d6cac4cc6c3af6bb2630">GDB32_FPSCR</a> =  81, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a7a92878ed906693c44b8c52a08cb45cba56ef75944a396f1e2658a5b5aa1e5ec7">GDB32_NUMREGS</a> =  82
<br/>
 }</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom">{ <br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#aa71c7f22884ee91a02e24711b360d04aa914a3ae317738129d151840746902dbf">GDB64_X0</a> =  0, 
<a class="el" href="namespaceArmISA.html#aa71c7f22884ee91a02e24711b360d04aa9dc468c8aeeb5457f6f030f6e7a40a97">GDB64_SPX</a> =  31, 
<a class="el" href="namespaceArmISA.html#aa71c7f22884ee91a02e24711b360d04aa6de864dc650c4969a2b85120b5d42db7">GDB64_PC</a> =  32, 
<a class="el" href="namespaceArmISA.html#aa71c7f22884ee91a02e24711b360d04aa8db14a2761873fa4c75cc89ac8cd0bc4">GDB64_CPSR</a> =  33, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#aa71c7f22884ee91a02e24711b360d04aa575883cf0c148ba9d555ce2a0cdca79a">GDB64_V0</a> =  34, 
<a class="el" href="namespaceArmISA.html#aa71c7f22884ee91a02e24711b360d04aa58f6379cda1084e85a3c47b2c36ea766">GDB64_V0_32</a> =  2 * GDB64_V0, 
<a class="el" href="namespaceArmISA.html#aa71c7f22884ee91a02e24711b360d04aa4a96a2a4a9798a00629d28655cf4943d">GDB64_NUMREGS</a> =  98
<br/>
 }</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aa2f84de7c24134154dbfb1cdab44b329">ArmShiftType</a> { <a class="el" href="namespaceArmISA.html#aa2f84de7c24134154dbfb1cdab44b329ad07fe055d93ce6992688447592639277">LSL</a> =  0, 
<a class="el" href="namespaceArmISA.html#aa2f84de7c24134154dbfb1cdab44b329ae0c22b98e6e977dba3ff8795a8ffa890">LSR</a>, 
<a class="el" href="namespaceArmISA.html#aa2f84de7c24134154dbfb1cdab44b329a20f201776045f4e3ec27d8b5c13d1fa2">ASR</a>, 
<a class="el" href="namespaceArmISA.html#aa2f84de7c24134154dbfb1cdab44b329ab5da7c160991671bf093538933c45f79">ROR</a>
 }</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ae824a80e2dd6fde2404cbc0a23624e85">ArmExtendType</a> { <br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#ae824a80e2dd6fde2404cbc0a23624e85aef8bfb52222d017dd6e996bda0c385ae">UXTB</a> =  0, 
<a class="el" href="namespaceArmISA.html#ae824a80e2dd6fde2404cbc0a23624e85ab1c3f97757ae75f0eaa35912117ec05e">UXTH</a> =  1, 
<a class="el" href="namespaceArmISA.html#ae824a80e2dd6fde2404cbc0a23624e85a00982934eaa994de86635ea0dbe0668c">UXTW</a> =  2, 
<a class="el" href="namespaceArmISA.html#ae824a80e2dd6fde2404cbc0a23624e85aa37519fe63dd8a6f1693cf516196865a">UXTX</a> =  3, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#ae824a80e2dd6fde2404cbc0a23624e85adc06d50f4cfb43f583658b60264ec7c8">SXTB</a> =  4, 
<a class="el" href="namespaceArmISA.html#ae824a80e2dd6fde2404cbc0a23624e85a0d91f42e5538fa94386518a1ba6ea285">SXTH</a> =  5, 
<a class="el" href="namespaceArmISA.html#ae824a80e2dd6fde2404cbc0a23624e85ae3b95017f56486ee43a7c0ea0709d925">SXTW</a> =  6, 
<a class="el" href="namespaceArmISA.html#ae824a80e2dd6fde2404cbc0a23624e85a6d6430d082e156bca127216f7b46727f">SXTX</a> =  7
<br/>
 }</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#adbdee757fb0decf1c2a0fd1a4c6499de">ConvertType</a> { <br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#adbdee757fb0decf1c2a0fd1a4c6499dea62faec709a02f0b8536a7ad4faa860f1">SINGLE_TO_DOUBLE</a>, 
<a class="el" href="namespaceArmISA.html#adbdee757fb0decf1c2a0fd1a4c6499dea6305094101cff960bc0a2db6e8050c6f">SINGLE_TO_WORD</a>, 
<a class="el" href="namespaceArmISA.html#adbdee757fb0decf1c2a0fd1a4c6499dea766fae92abcaa5302d4ba4a767c341f7">SINGLE_TO_LONG</a>, 
<a class="el" href="namespaceArmISA.html#adbdee757fb0decf1c2a0fd1a4c6499dea84968213a1b058cec24a87cd37ffa327">DOUBLE_TO_SINGLE</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#adbdee757fb0decf1c2a0fd1a4c6499deaec581436ed0e7e4117c14b7f91605a21">DOUBLE_TO_WORD</a>, 
<a class="el" href="namespaceArmISA.html#adbdee757fb0decf1c2a0fd1a4c6499dea591802bf76a2567e0f18e849d22040dc">DOUBLE_TO_LONG</a>, 
<a class="el" href="namespaceArmISA.html#adbdee757fb0decf1c2a0fd1a4c6499dea63fe36cca1dfcbb0283bdec54b3e2b08">LONG_TO_SINGLE</a>, 
<a class="el" href="namespaceArmISA.html#adbdee757fb0decf1c2a0fd1a4c6499dea6829d38cdedb8a3b1cdd422a20b53f42">LONG_TO_DOUBLE</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#adbdee757fb0decf1c2a0fd1a4c6499deaffe762b1120a7b9e86ef1eaa3cf00372">LONG_TO_WORD</a>, 
<a class="el" href="namespaceArmISA.html#adbdee757fb0decf1c2a0fd1a4c6499dea8c0d74c316992a218a2cb00267c30d3b">LONG_TO_PS</a>, 
<a class="el" href="namespaceArmISA.html#adbdee757fb0decf1c2a0fd1a4c6499deae2f480b485d2711688b55e5dcc29002a">WORD_TO_SINGLE</a>, 
<a class="el" href="namespaceArmISA.html#adbdee757fb0decf1c2a0fd1a4c6499dea8759ad329386e607f98140d18efa2994">WORD_TO_DOUBLE</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#adbdee757fb0decf1c2a0fd1a4c6499dea41c9adca4ef8e0d97fd75ff5de72980c">WORD_TO_LONG</a>, 
<a class="el" href="namespaceArmISA.html#adbdee757fb0decf1c2a0fd1a4c6499dead90b15eed8049690f3e21fad34dcb8ff">WORD_TO_PS</a>, 
<a class="el" href="namespaceArmISA.html#adbdee757fb0decf1c2a0fd1a4c6499deaf85edf1de77a9830512655e6ce91d327">PL_TO_SINGLE</a>, 
<a class="el" href="namespaceArmISA.html#adbdee757fb0decf1c2a0fd1a4c6499dea7508b3923ce4384a3da49b587c24bb42">PU_TO_SINGLE</a>
<br/>
 }</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a2679a43a1afec327cbbac2e4c258f4ad">RoundMode</a> { <a class="el" href="namespaceArmISA.html#a2679a43a1afec327cbbac2e4c258f4adad5700dc580865590136fc28dc9340e55">RND_ZERO</a>, 
<a class="el" href="namespaceArmISA.html#a2679a43a1afec327cbbac2e4c258f4adafe37a25c3bb91e82c15b4b00bb91267c">RND_DOWN</a>, 
<a class="el" href="namespaceArmISA.html#a2679a43a1afec327cbbac2e4c258f4ada3db266fd4ade65e04c7ff2b1a4d86749">RND_UP</a>, 
<a class="el" href="namespaceArmISA.html#a2679a43a1afec327cbbac2e4c258f4ada865f8a7552456c1f02beaa031202efa1">RND_NEAREST</a>
 }</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98d">ExceptionLevel</a> { <a class="el" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98daec94daab9638b134b5dcc5b226c7c9c8">EL0</a> =  0, 
<a class="el" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98dad1b4a69ba239877df9def4576845dfe5">EL1</a>, 
<a class="el" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98daa4c3712f2de98a3c6557776ed120b2ed">EL2</a>, 
<a class="el" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98da3dcb0a3ebc6bb1438051b3e943ae5325">EL3</a>
 }</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990ca">OperatingMode</a> { <br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caaaa7a1bafeb682721069f072132e90d59">MODE_EL0T</a> =  0x0, 
<a class="el" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caa5fc68351f8134ae978ff8c3d1a8860b5">MODE_EL1T</a> =  0x4, 
<a class="el" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caa28de6045ec325526e6b101c46115bcf0">MODE_EL1H</a> =  0x5, 
<a class="el" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caa5f8d23b722ebb29fb899be9e033726f0">MODE_EL2T</a> =  0x8, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caa14db321486ae70478159f1b474897d6d">MODE_EL2H</a> =  0x9, 
<a class="el" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caa668e9d3bfd96d9e2e2d6ae2b4a5f5a72">MODE_EL3T</a> =  0xC, 
<a class="el" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caa0ad2586bf3231bb4f0a257eb300b989b">MODE_EL3H</a> =  0xD, 
<a class="el" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caad87337169ced79741200c7319ef71811">MODE_USER</a> =  16, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caa86013c5c3682ecc03deaf42c249be495">MODE_FIQ</a> =  17, 
<a class="el" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caa8b093879d9c3d3c53b43dc742fefb20d">MODE_IRQ</a> =  18, 
<a class="el" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caa3662f11aa86d9652a2b2f1db80d33525">MODE_SVC</a> =  19, 
<a class="el" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caaedd810eb5d1b0c2632821f8b7abc0fe0">MODE_MON</a> =  22, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caa30dcc6cd75f082e88b37560c616eb085">MODE_ABORT</a> =  23, 
<a class="el" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caabe7248ed532124da7df4c82944df7225">MODE_HYP</a> =  26, 
<a class="el" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caa10cc39a52b92ebf858ea22641d4b8f67">MODE_UNDEFINED</a> =  27, 
<a class="el" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caa61076748f70e41542620a98f4e424dc9">MODE_SYSTEM</a> =  31, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caa30042e7163d6b8693ae3f0ed6fa86faf">MODE_MAXMODE</a> =  MODE_SYSTEM
<br/>
 }</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112b">ExceptionClass</a> { <br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112ba18b36571f7d7d1cf72985b30e587769c">EC_INVALID</a> =  -1, 
<a class="el" href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112baff6f23bdc4017d09e11399e5068b1b4b">EC_UNKNOWN</a> =  0x0, 
<a class="el" href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112ba70f2efd8933d26ce54e3ff106ae37130">EC_TRAPPED_WFI_WFE</a> =  0x1, 
<a class="el" href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112ba6b6a2901c5dcc388a446c53a1c30169d">EC_TRAPPED_CP15_MCR_MRC</a> =  0x3, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112bae21b8ed7f5f04b5de5922a25ee6cb321">EC_TRAPPED_CP15_MCRR_MRRC</a> =  0x4, 
<a class="el" href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112ba777c048599f099b075d277af7d383a86">EC_TRAPPED_CP14_MCR_MRC</a> =  0x5, 
<a class="el" href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112bad03a221dbfb44a44bacf30901820a705">EC_TRAPPED_CP14_LDC_STC</a> =  0x6, 
<a class="el" href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112bac3113347d09c480039a4184f3b5c0b6a">EC_TRAPPED_HCPTR</a> =  0x7, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112ba191ab131eb389ab9b27647ba4d295a7b">EC_TRAPPED_SIMD_FP</a> =  0x7, 
<a class="el" href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112ba6710bcb37b062e3301e3b2ccd8f1e129">EC_TRAPPED_CP10_MRC_VMRS</a> =  0x8, 
<a class="el" href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112ba80d9310ff47e719876f9ce6099131e8e">EC_TRAPPED_BXJ</a> =  0xA, 
<a class="el" href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112ba8c840b89342cb681b75e086f2cfb2d46">EC_TRAPPED_CP14_MCRR_MRRC</a> =  0xC, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112bacfa38b9658aa17d558dd31ffab819131">EC_ILLEGAL_INST</a> =  0xE, 
<a class="el" href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112ba8b9c891cbcd7341a3cd18b3d5484ec49">EC_SVC_TO_HYP</a> =  0x11, 
<a class="el" href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112bada2c94ec3aa167837aa0b309378aec16">EC_SVC</a> =  0x11, 
<a class="el" href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112ba6a1cd84fc308ea5817b0513b81373415">EC_HVC</a> =  0x12, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112bac3172217def2d8d02c3d60972a46d44b">EC_SMC_TO_HYP</a> =  0x13, 
<a class="el" href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112ba00b0b2221bee47923d892f95b894c902">EC_SMC</a> =  0x13, 
<a class="el" href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112badd54423ae2ad1e3336a44cc191f67443">EC_SVC_64</a> =  0x15, 
<a class="el" href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112ba4d8f21a15826f89e00b2aaa0a70bac8e">EC_HVC_64</a> =  0x16, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112ba089bbab6b0a13b88a06d4e2c92d1cad0">EC_SMC_64</a> =  0x17, 
<a class="el" href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112ba400c09d1a60845430e03396d45423b33">EC_TRAPPED_MSR_MRS_64</a> =  0x18, 
<a class="el" href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112baae117f9fa8045e0433602fa6caf1da6d">EC_PREFETCH_ABORT_TO_HYP</a> =  0x20, 
<a class="el" href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112baee7b100b3afcb907c0280241cea737f9">EC_PREFETCH_ABORT_LOWER_EL</a> =  0x20, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112badaabd5985ab0e5966af60d1fe6b5d398">EC_PREFETCH_ABORT_FROM_HYP</a> =  0x21, 
<a class="el" href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112ba2f186e48fc132ed25f5400ff5c35e048">EC_PREFETCH_ABORT_CURR_EL</a> =  0x21, 
<a class="el" href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112bacf75ea90cbb99d13fa8344000072d9dc">EC_PC_ALIGNMENT</a> =  0x22, 
<a class="el" href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112ba92c71c02cfb0508f02f719812b05921f">EC_DATA_ABORT_TO_HYP</a> =  0x24, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112ba72a9356904e83cc880d2965452107d7f">EC_DATA_ABORT_LOWER_EL</a> =  0x24, 
<a class="el" href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112ba25eaf1b0d1aa10885e092e2e513cf68f">EC_DATA_ABORT_FROM_HYP</a> =  0x25, 
<a class="el" href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112baea9493060dcd2006da7506910c195ba5">EC_DATA_ABORT_CURR_EL</a> =  0x25, 
<a class="el" href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112ba785d14726adf8fcf1c62e9c78be7e612">EC_STACK_PTR_ALIGNMENT</a> =  0x26, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112bac5c90fc60a7c44dfd99efc33bdef0819">EC_FP_EXCEPTION</a> =  0x28, 
<a class="el" href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112ba0923c6b477acd123b960496e540b0a58">EC_FP_EXCEPTION_64</a> =  0x2C, 
<a class="el" href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112bab6d9ddb9c9c9ef45b02ae4a62aa03f9a">EC_SERROR</a> =  0x2F
<br/>
 }</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a5930cc5820fa6701406fe103169c8fd3">DecoderFault</a> { <a class="el" href="namespaceArmISA.html#a5930cc5820fa6701406fe103169c8fd3a063369a47cac45174bbc9f10056dd3e3">OK</a> =  0x0, 
<a class="el" href="namespaceArmISA.html#a5930cc5820fa6701406fe103169c8fd3a2d2f4272ce4a016c05e19d4cb26524ed">UNALIGNED</a> =  0x1, 
<a class="el" href="namespaceArmISA.html#a5930cc5820fa6701406fe103169c8fd3aa3f349f44fcdb00e74dda29425369525">PANIC</a> =  0x3
 }</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><p>Instruction decoder fault codes in ExtMachInst. </p>
 <a href="namespaceArmISA.html#a5930cc5820fa6701406fe103169c8fd3">More...</a><br/></td></tr>
<tr><td colspan="2"><h2>Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a807a31461864ef4e3306fb6879fe34b5">static_assert</a> (sizeof(<a class="el" href="classArmISA_1_1ArmFault.html#acc16bc2426ca96300dedc803a8b24ce2">ArmFault::shortDescFaultSources</a>)==ArmFault::NumFaultSources,&quot;Invalid size of <a class="el" href="classArmISA_1_1ArmFault.html#acc16bc2426ca96300dedc803a8b24ce2">ArmFault::shortDescFaultSources</a>[]&quot;)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#af738c14d2d56e186e02d730c4bec25b6">static_assert</a> (sizeof(<a class="el" href="classArmISA_1_1ArmFault.html#a6d42bb90e15863fb1c45a7c1f2dfa3b2">ArmFault::longDescFaultSources</a>)==ArmFault::NumFaultSources,&quot;Invalid size of <a class="el" href="classArmISA_1_1ArmFault.html#a6d42bb90e15863fb1c45a7c1f2dfa3b2">ArmFault::longDescFaultSources</a>[]&quot;)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a4b70aa3c7a44d4a808a64a0ba4854e04">static_assert</a> (sizeof(<a class="el" href="classArmISA_1_1ArmFault.html#a1d068459d7b3f859b562a7a009f6cde6">ArmFault::aarch64FaultSources</a>)==ArmFault::NumFaultSources,&quot;Invalid size of <a class="el" href="classArmISA_1_1ArmFault.html#a1d068459d7b3f859b562a7a009f6cde6">ArmFault::aarch64FaultSources</a>[]&quot;)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static uint16_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a3f2bebd0800ceab7d723ecb4e4807bfa">lsl16</a> (uint16_t x, uint32_t <a class="el" href="namespaceArmISA.html#a1f1168cf4450bbca9df080baf8bc763c">shift</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static uint16_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a7a55e96c1aef3b877b49ea9538212db8">lsr16</a> (uint16_t x, uint32_t <a class="el" href="namespaceArmISA.html#a1f1168cf4450bbca9df080baf8bc763c">shift</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a71d93bda14830af64207b1f2dea2eab2">lsl32</a> (uint32_t x, uint32_t <a class="el" href="namespaceArmISA.html#a1f1168cf4450bbca9df080baf8bc763c">shift</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ab4fbf21928a27d1f50b0dc92749dd2df">lsr32</a> (uint32_t x, uint32_t <a class="el" href="namespaceArmISA.html#a1f1168cf4450bbca9df080baf8bc763c">shift</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a57e74c93da68bdc01fc5ab4cb5b044b9">lsl64</a> (uint64_t x, uint32_t <a class="el" href="namespaceArmISA.html#a1f1168cf4450bbca9df080baf8bc763c">shift</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a897838a7cb2a88c7eeffabf0f3abf1e3">lsr64</a> (uint64_t x, uint32_t <a class="el" href="namespaceArmISA.html#a1f1168cf4450bbca9df080baf8bc763c">shift</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a78bfaf633ceb494c46bdc2a31fc5fa54">lsl128</a> (uint64_t *r0, uint64_t *r1, uint64_t x0, uint64_t x1, uint32_t <a class="el" href="namespaceArmISA.html#a1f1168cf4450bbca9df080baf8bc763c">shift</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ab6c8acd748b6383ec4a2b57648743abf">lsr128</a> (uint64_t *r0, uint64_t *r1, uint64_t x0, uint64_t x1, uint32_t <a class="el" href="namespaceArmISA.html#a1f1168cf4450bbca9df080baf8bc763c">shift</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a44d599b211aa5e91f0000d3b3ef3bf4a">mul62x62</a> (uint64_t *x0, uint64_t *x1, uint64_t <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>, uint64_t <a class="el" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a2b5ddc0fe60837b86e4f3fc41f8a9262">mul64x32</a> (uint64_t *x0, uint64_t *x1, uint64_t <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>, uint32_t <a class="el" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aede6956d6ef94b5e0dd0158758984dd7">add128</a> (uint64_t *x0, uint64_t *x1, uint64_t a0, uint64_t <a class="el" href="namespaceArmISA.html#aa9c06d113899e4649a4086ad0b04d7fa">a1</a>, uint64_t b0, uint64_t b1)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a5ad7069d0244427c7070e7fa0a2ab2d8">sub128</a> (uint64_t *x0, uint64_t *x1, uint64_t a0, uint64_t <a class="el" href="namespaceArmISA.html#aa9c06d113899e4649a4086ad0b04d7fa">a1</a>, uint64_t b0, uint64_t b1)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a43ce4bbd1e046d6a63b9278cb0a94114">cmp128</a> (uint64_t a0, uint64_t <a class="el" href="namespaceArmISA.html#aa9c06d113899e4649a4086ad0b04d7fa">a1</a>, uint64_t b0, uint64_t b1)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static uint16_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a749a24f52da4b6d5921deee8bf3e1e1e">fp16_normalise</a> (uint16_t mnt, int *exp)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a0f0175cc1ffefa8b7dd1d25399920f68">fp32_normalise</a> (uint32_t mnt, int *exp)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a6e521a1a69a167e5cc052698276cd389">fp64_normalise</a> (uint64_t mnt, int *exp)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a1d26db9e95ea1c03f1ab1b8ed8a21bb2">fp128_normalise</a> (uint64_t *mnt0, uint64_t *mnt1, int *exp)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static uint16_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ab6f84164387dce83d73da19855f0ce55">fp16_pack</a> (uint16_t sgn, uint16_t exp, uint16_t mnt)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a51dae660987a028ea6b7953786c2c8f1">fp32_pack</a> (uint32_t sgn, uint32_t exp, uint32_t mnt)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a2ffb5c4b69562b5111fd2311a849aced">fp64_pack</a> (uint64_t sgn, uint64_t exp, uint64_t mnt)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static uint16_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a9ec5a5c04b6968d231219613bb6bc73d">fp16_zero</a> (int sgn)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a3235c4c8ffc8407fd032ec075e83d25f">fp32_zero</a> (int sgn)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aa9d065b3e75869d6f3ea069ff0025f83">fp64_zero</a> (int sgn)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static uint16_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a69949a201750e85d95d4baaa97466bf7">fp16_max_normal</a> (int sgn)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ac7adcec7f724838db7fca917259af849">fp32_max_normal</a> (int sgn)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a4e0a83f00ff6716257b9b7456a7b9e63">fp64_max_normal</a> (int sgn)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static uint16_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#affaff9cee567acdfd57a465fbe0ebc52">fp16_infinity</a> (int sgn)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a3950353d885b32c3beef97ba81749c63">fp32_infinity</a> (int sgn)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a689cd18e720f9d0de81bd47ac27656ac">fp64_infinity</a> (int sgn)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static uint16_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ad771a4e2f62b55efe4d43d33967e3683">fp16_defaultNaN</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a744a967d263a7a69461681a089de4383">fp32_defaultNaN</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a1df89d29e8f8494c15bcf6b73f951f07">fp64_defaultNaN</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ab3b1186e91c9ca0cb77ce3a29592f593">fp16_unpack</a> (int *sgn, int *exp, uint16_t *mnt, uint16_t x, int <a class="el" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>, int *flags)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a7f28321088b54d70ac77541e3b53fad2">fp32_unpack</a> (int *sgn, int *exp, uint32_t *mnt, uint32_t x, int <a class="el" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>, int *flags)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a78e8d1dbfd88dd684f8d337e19b6ba3e">fp64_unpack</a> (int *sgn, int *exp, uint64_t *mnt, uint64_t x, int <a class="el" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>, int *flags)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aab3026b127392cac1141f9635b7061c7">fp32_process_NaN</a> (uint32_t <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>, int <a class="el" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>, int *flags)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a79c2352db3e640f4e726a9721317bf2e">fp64_process_NaN</a> (uint64_t <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>, int <a class="el" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>, int *flags)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aa2831fbb45bc79c2023efc3c629be1d9">fp32_process_NaNs</a> (uint32_t <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>, uint32_t <a class="el" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a>, int <a class="el" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>, int *flags)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a894944319edcbb19550d80c61a710b6e">fp64_process_NaNs</a> (uint64_t <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>, uint64_t <a class="el" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a>, int <a class="el" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>, int *flags)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#adc48b9139e94c05b70eb7b9b5f850823">fp32_process_NaNs3</a> (uint32_t <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>, uint32_t <a class="el" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a>, uint32_t <a class="el" href="namespaceArmISA.html#a21f7b327cbedf079597394ec2c3f2a6d">c</a>, int <a class="el" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>, int *flags)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a400b96f57a2199f06a1271e14bdec3a0">fp64_process_NaNs3</a> (uint64_t <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>, uint64_t <a class="el" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a>, uint64_t <a class="el" href="namespaceArmISA.html#a21f7b327cbedf079597394ec2c3f2a6d">c</a>, int <a class="el" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>, int *flags)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static uint16_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a992373a3d5f9f5f84bd2312aee5bf8c0">fp16_round_</a> (int sgn, int exp, uint16_t mnt, int <a class="el" href="namespaceArmISA.html#a5cc244c12e01dc5f49d25a5c28c45b91">rm</a>, int <a class="el" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>, int *flags)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a8367571b220ba0fd6b89370fe8a4e88a">fp32_round_</a> (int sgn, int exp, uint32_t mnt, int <a class="el" href="namespaceArmISA.html#a5cc244c12e01dc5f49d25a5c28c45b91">rm</a>, int <a class="el" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>, int *flags)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a4a2ee16c400754d6aa2cf9d312a5a7d6">fp32_round</a> (int sgn, int exp, uint32_t mnt, int <a class="el" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>, int *flags)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a43a7c959e25a25b2375569b5b070df42">fp64_round_</a> (int sgn, int exp, uint64_t mnt, int <a class="el" href="namespaceArmISA.html#a5cc244c12e01dc5f49d25a5c28c45b91">rm</a>, int <a class="el" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>, int *flags)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a5d644a548e05a126b14ae65c098a5ee8">fp64_round</a> (int sgn, int exp, uint64_t mnt, int <a class="el" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>, int *flags)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a9ec3f44f5eae523887ea383f5d84c595">fp32_compare_eq</a> (uint32_t <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>, uint32_t <a class="el" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a>, int <a class="el" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>, int *flags)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a37e6f39c075030d8a79a850f86af24d3">fp32_compare_ge</a> (uint32_t <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>, uint32_t <a class="el" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a>, int <a class="el" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>, int *flags)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ad5f4beb0355cf4985250b9b1e2011f5c">fp32_compare_gt</a> (uint32_t <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>, uint32_t <a class="el" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a>, int <a class="el" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>, int *flags)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a38cd12db3de8effd8646a98431895108">fp64_compare_eq</a> (uint64_t <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>, uint64_t <a class="el" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a>, int <a class="el" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>, int *flags)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aa131c989793b7e094e9f9eef8b0a63a0">fp64_compare_ge</a> (uint64_t <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>, uint64_t <a class="el" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a>, int <a class="el" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>, int *flags)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#af768cd1d844b2c1756ce269683b6f4fe">fp64_compare_gt</a> (uint64_t <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>, uint64_t <a class="el" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a>, int <a class="el" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>, int *flags)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a2ef4d816d12148977cc8da316aa42a2f">fp32_add</a> (uint32_t <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>, uint32_t <a class="el" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a>, int neg, int <a class="el" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>, int *flags)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a7da0526d3b13d6740343f4cae0fd870e">fp64_add</a> (uint64_t <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>, uint64_t <a class="el" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a>, int neg, int <a class="el" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>, int *flags)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ad42a701a273f60bd6ce8b7765cf9279c">fp32_mul</a> (uint32_t <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>, uint32_t <a class="el" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a>, int <a class="el" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>, int *flags)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ab67232cd2fe148375855e99279adef77">fp64_mul</a> (uint64_t <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>, uint64_t <a class="el" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a>, int <a class="el" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>, int *flags)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ae872f7924ec5f1fcd0185f300089ce35">fp32_muladd</a> (uint32_t <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>, uint32_t <a class="el" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a>, uint32_t <a class="el" href="namespaceArmISA.html#a21f7b327cbedf079597394ec2c3f2a6d">c</a>, int scale, int <a class="el" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>, int *flags)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ade746f157f34075e21edf09d596d0618">fp64_muladd</a> (uint64_t <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>, uint64_t <a class="el" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a>, uint64_t <a class="el" href="namespaceArmISA.html#a21f7b327cbedf079597394ec2c3f2a6d">c</a>, int scale, int <a class="el" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>, int *flags)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a537b6182055a57e6e1ccc63b97d4db9f">fp32_div</a> (uint32_t <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>, uint32_t <a class="el" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a>, int <a class="el" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>, int *flags)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#acae0edcd60b561117099bbd354ad9f81">fp64_div</a> (uint64_t <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>, uint64_t <a class="el" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a>, int <a class="el" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>, int *flags)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a99e96196dcebe9286646b4280be3697b">set_fpscr0</a> (FPSCR &amp;fpscr, int flags)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a7764b9e2865e8bd5f5a9dd12f34944f5">fp32_sqrt</a> (uint32_t <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>, int <a class="el" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>, int *flags)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a359653c1ecbfc310fe3dd888a1b91f67">fp64_sqrt</a> (uint64_t <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>, int <a class="el" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>, int *flags)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a5adf9b53f4e6d99df44aea6f48614304">modeConv</a> (FPSCR fpscr)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ac9cf136b2982661d47b0cbde89ce41f2">set_fpscr</a> (FPSCR &amp;fpscr, int flags)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a34b678d52d5c512b53b22a5b6f8f1e48">fplibCompareEQ</a> (uint32_t <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>, uint32_t <a class="el" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a>, FPSCR &amp;fpscr)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a14965528c1c6aae3e000b9c1a6741458">fplibCompareGE</a> (uint32_t <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>, uint32_t <a class="el" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a>, FPSCR &amp;fpscr)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a003466ffa9c6fcff002f3a850f4c8f36">fplibCompareGT</a> (uint32_t <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>, uint32_t <a class="el" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a>, FPSCR &amp;fpscr)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a8d2774286a5960c54a5c9c322e1418a0">fplibCompareEQ</a> (uint64_t <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>, uint64_t <a class="el" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a>, FPSCR &amp;fpscr)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a9814d7d8df2b1020ef43e95dfbb4a498">fplibCompareGE</a> (uint64_t <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>, uint64_t <a class="el" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a>, FPSCR &amp;fpscr)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#abcf1b0a2dc19b2e55f005d9830f0038e">fplibCompareGT</a> (uint64_t <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>, uint64_t <a class="el" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a>, FPSCR &amp;fpscr)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">uint32_t&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ac4d49861374d225e2fac4005c0f11ac5">fplibAbs</a> (uint32_t op)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a32b625dce7de2d7e4825a5c9e35e2817">fplibAbs</a> (uint64_t op)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">uint32_t&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ad3c49e418545bfa73e5eba0aae8e296e">fplibAdd</a> (uint32_t op1, uint32_t op2, FPSCR &amp;fpscr)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a9ee70a5e470995b25b4226e7dc3b0bf0">fplibAdd</a> (uint64_t op1, uint64_t op2, FPSCR &amp;fpscr)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">int&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a2643c95e2b95cd97ed2289d8480102d9">fplibCompare</a> (uint32_t op1, uint32_t op2, bool signal_nans, FPSCR &amp;fpscr)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">int&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a3d249cdd95a5a4e9e60cf8922f2d6c89">fplibCompare</a> (uint64_t op1, uint64_t op2, bool signal_nans, FPSCR &amp;fpscr)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static uint16_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#afd64391e3b66ec1b56d03f0c30dec24d">fp16_FPConvertNaN_32</a> (uint32_t op)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static uint16_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#afe109e05907e2fe9a706650f46a6f95a">fp16_FPConvertNaN_64</a> (uint64_t op)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#afce3d743c8f2bfaeebbe1a335f4fa862">fp32_FPConvertNaN_16</a> (uint16_t op)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#adb02356b4b618be88d97ed2679af6d31">fp32_FPConvertNaN_64</a> (uint64_t op)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a03afbc4e9dc26053a3db706c8ed73a3f">fp64_FPConvertNaN_16</a> (uint16_t op)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a7419352958e1c1b64d3c7bbf750ff86f">fp64_FPConvertNaN_32</a> (uint32_t op)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ae61503a9d238fabe514ac0357cf2f52d">fp32_FPOnePointFive</a> (int sgn)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aaefe15a4f5b0a88adeb21d7f5f243772">fp64_FPOnePointFive</a> (int sgn)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a66ac3624ab6a67f0e8d07d689c67b41e">fp32_FPThree</a> (int sgn)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a2578d84fef4931203fbe690a2379b979">fp64_FPThree</a> (int sgn)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ae7b0a2fcc9b21c0bfb6a14798e4ec4be">fp32_FPTwo</a> (int sgn)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a46b4fab290db7566ed6f3f6b36093dd8">fp64_FPTwo</a> (int sgn)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">uint16_t&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a9a5416e10b9ef6e50442cf941b1c2199">fplibConvert</a> (uint32_t op, <a class="el" href="namespaceArmISA.html#a07ad256fb288410cced38c60101221fd">FPRounding</a> rounding, FPSCR &amp;fpscr)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">uint16_t&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aec17e86fd34248570282aff18e9cdbdf">fplibConvert</a> (uint64_t op, <a class="el" href="namespaceArmISA.html#a07ad256fb288410cced38c60101221fd">FPRounding</a> rounding, FPSCR &amp;fpscr)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">uint32_t&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a047ca0a983aa74b41a43afaa3b0fa26c">fplibConvert</a> (uint16_t op, <a class="el" href="namespaceArmISA.html#a07ad256fb288410cced38c60101221fd">FPRounding</a> rounding, FPSCR &amp;fpscr)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">uint32_t&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a8ee0a10e76f8d4a23fd5873b0f0cb996">fplibMulAdd</a> (uint32_t addend, uint32_t op1, uint32_t op2, FPSCR &amp;fpscr)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aa165390268649909eb05905f48fb0869">fplibMulAdd</a> (uint64_t addend, uint64_t op1, uint64_t op2, FPSCR &amp;fpscr)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">uint32_t&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a88d9c4b24acb042011e157dcccc4ba07">fplibDiv</a> (uint32_t op1, uint32_t op2, FPSCR &amp;fpscr)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aa2b779a10f1c453947df937def2f99c2">fplibDiv</a> (uint64_t op1, uint64_t op2, FPSCR &amp;fpscr)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aa29ec5552ed7e4a279bf959a3fbb186b">fp32_repack</a> (int sgn, int exp, uint32_t mnt)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#acfd39932e5ccac2b08bf586b9764a4f1">fp64_repack</a> (int sgn, int exp, uint64_t mnt)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a0e040723f1cd29efe0bcf69b6b6821bd">fp32_minmaxnum</a> (uint32_t *op1, uint32_t *op2, int sgn)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aa6b91ce317bd9e4f692b9f756c123a17">fp64_minmaxnum</a> (uint64_t *op1, uint64_t *op2, int sgn)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">uint32_t&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a7b0dcfd54d005a03b3ca266d1d7f18fa">fplibMax</a> (uint32_t op1, uint32_t op2, FPSCR &amp;fpscr)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ac6aad668aba384542b0443f2b2d98ef2">fplibMax</a> (uint64_t op1, uint64_t op2, FPSCR &amp;fpscr)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">uint32_t&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aa0b03d1a1fe642addbe431472b921ab0">fplibMaxNum</a> (uint32_t op1, uint32_t op2, FPSCR &amp;fpscr)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aa6118b0b224ae4005a63f4885e871cd8">fplibMaxNum</a> (uint64_t op1, uint64_t op2, FPSCR &amp;fpscr)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">uint32_t&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aee832db3514d0d90a201e6ab1ac47071">fplibMin</a> (uint32_t op1, uint32_t op2, FPSCR &amp;fpscr)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a49e6a8e2c3f32c918246fadb0c3f8265">fplibMin</a> (uint64_t op1, uint64_t op2, FPSCR &amp;fpscr)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">uint32_t&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#af01126c656da22ce7d85d6cc78e422f9">fplibMinNum</a> (uint32_t op1, uint32_t op2, FPSCR &amp;fpscr)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a9ee9f77aae928cc315e1b7318b38983a">fplibMinNum</a> (uint64_t op1, uint64_t op2, FPSCR &amp;fpscr)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">uint32_t&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a5535a7a8fe5527c31d4a1e77e72766f6">fplibMul</a> (uint32_t op1, uint32_t op2, FPSCR &amp;fpscr)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aa6f29cfbd939ec83a0bbf82bc0a4af6d">fplibMul</a> (uint64_t op1, uint64_t op2, FPSCR &amp;fpscr)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">uint32_t&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aadb081105fc3351603f12e6b0242d94b">fplibMulX</a> (uint32_t op1, uint32_t op2, FPSCR &amp;fpscr)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a5530fb1dea45300d8474d742ebf6ee58">fplibMulX</a> (uint64_t op1, uint64_t op2, FPSCR &amp;fpscr)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">uint32_t&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ade0f37a7554147e3d0edf65333af9228">fplibNeg</a> (uint32_t op)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aa6da0adc07a8907ba6008e870cd03bb2">fplibNeg</a> (uint64_t op)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">uint32_t&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#adb8087646bc3fc4c69495053af0c8876">fplibRSqrtEstimate</a> (uint32_t op, FPSCR &amp;fpscr)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#acee40fea8850aafaaf7cb8ea5734e289">fplibRSqrtEstimate</a> (uint64_t op, FPSCR &amp;fpscr)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">uint32_t&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aa21fb1b04643e9b256ecce4f2e9f8fa5">fplibRSqrtStepFused</a> (uint32_t op1, uint32_t op2, FPSCR &amp;fpscr)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aa17fc9f9b17e8c1378f3791ad807c285">fplibRSqrtStepFused</a> (uint64_t op1, uint64_t op2, FPSCR &amp;fpscr)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">uint32_t&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a6ac9c829e988021413823774fbbc008b">fplibRecipStepFused</a> (uint32_t op1, uint32_t op2, FPSCR &amp;fpscr)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">uint32_t&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#acb1d5ceb4d06111c69bc379ab3cc53d8">fplibRecipEstimate</a> (uint32_t op, FPSCR &amp;fpscr)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a79909a4d2a776744c8db5de8b7e958b3">fplibRecipEstimate</a> (uint64_t op, FPSCR &amp;fpscr)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a1ac4abaf084ce9439de85bd68de38d23">fplibRecipStepFused</a> (uint64_t op1, uint64_t op2, FPSCR &amp;fpscr)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">uint32_t&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a3d3836588f80ff0f33ef6fe6d6d2bedd">fplibRecpX</a> (uint32_t op, FPSCR &amp;fpscr)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ad6cc94e8be981324cbb8f0676d8eb845">fplibRecpX</a> (uint64_t op, FPSCR &amp;fpscr)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">uint32_t&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aa2b38b71046d1a51c068911d6c05295f">fplibRoundInt</a> (uint32_t op, <a class="el" href="namespaceArmISA.html#a07ad256fb288410cced38c60101221fd">FPRounding</a> rounding, bool exact, FPSCR &amp;fpscr)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a1f1fe2ce4131ee3ad8950c119b7aca31">fplibRoundInt</a> (uint64_t op, <a class="el" href="namespaceArmISA.html#a07ad256fb288410cced38c60101221fd">FPRounding</a> rounding, bool exact, FPSCR &amp;fpscr)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">uint32_t&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a6baf9db01fd720e3746c35408701382e">fplibSqrt</a> (uint32_t op, FPSCR &amp;fpscr)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a5a06ea6123eef5d625fbcf221a0ab93f">fplibSqrt</a> (uint64_t op, FPSCR &amp;fpscr)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">uint32_t&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a58a857990f1915bdbbe6ee27ea23e4f0">fplibSub</a> (uint32_t op1, uint32_t op2, FPSCR &amp;fpscr)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a227f92fd75c843b39d62cbd2b42bfe4c">fplibSub</a> (uint64_t op1, uint64_t op2, FPSCR &amp;fpscr)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ae6d9a5bd40d0a4b1030775b467dedf6b">FPToFixed_64</a> (int sgn, int exp, uint64_t mnt, bool <a class="el" href="namespaceArmISA.html#a06c82f57153f292d690981e84c1343fa">u</a>, <a class="el" href="namespaceArmISA.html#a07ad256fb288410cced38c60101221fd">FPRounding</a> rounding, int *flags)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#af7989b3febafc8cea57edeaf96a97fcf">FPToFixed_32</a> (int sgn, int exp, uint64_t mnt, bool <a class="el" href="namespaceArmISA.html#a06c82f57153f292d690981e84c1343fa">u</a>, <a class="el" href="namespaceArmISA.html#a07ad256fb288410cced38c60101221fd">FPRounding</a> rounding, int *flags)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">uint32_t&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a5c976dc9947a568293fc67b1e7817957">fplibFPToFixed</a> (uint32_t op, int fbits, bool <a class="el" href="namespaceArmISA.html#a06c82f57153f292d690981e84c1343fa">u</a>, <a class="el" href="namespaceArmISA.html#a07ad256fb288410cced38c60101221fd">FPRounding</a> rounding, FPSCR &amp;fpscr)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">uint32_t&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ab68ef670e63bab845034a1a852d88ea5">fplibFPToFixed</a> (uint64_t op, int fbits, bool <a class="el" href="namespaceArmISA.html#a06c82f57153f292d690981e84c1343fa">u</a>, <a class="el" href="namespaceArmISA.html#a07ad256fb288410cced38c60101221fd">FPRounding</a> rounding, FPSCR &amp;fpscr)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a4c009a1f0d9c0818cbea6e3f948fa616">fp32_cvtf</a> (uint64_t <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>, int fbits, int <a class="el" href="namespaceArmISA.html#a06c82f57153f292d690981e84c1343fa">u</a>, int <a class="el" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>, int *flags)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a2eefa51d1a6e12c7f177146c640f0345">fp64_cvtf</a> (uint64_t <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>, int fbits, int <a class="el" href="namespaceArmISA.html#a06c82f57153f292d690981e84c1343fa">u</a>, int <a class="el" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>, int *flags)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">uint32_t&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a1bda937d7caa4f419dc6261f02494086">fplibFixedToFP</a> (uint64_t op, int fbits, bool <a class="el" href="namespaceArmISA.html#a06c82f57153f292d690981e84c1343fa">u</a>, <a class="el" href="namespaceArmISA.html#a07ad256fb288410cced38c60101221fd">FPRounding</a> rounding, FPSCR &amp;fpscr)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Floating-point convert from fixed-point.  <a href="#a1bda937d7caa4f419dc6261f02494086"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static <a class="el" href="namespaceArmISA.html#a07ad256fb288410cced38c60101221fd">FPRounding</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ac3868bde2da2b545550e434e63ec639d">FPCRRounding</a> (FPSCR &amp;fpscr)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;class T &gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">T&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a888bd6abac5be37569c1be05c211950a">fplibAbs</a> (T op)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Floating-point absolute value.  <a href="#a888bd6abac5be37569c1be05c211950a"></a><br/></td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;class T &gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">T&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ab73a401eddcaa9e4dc9f2f288cdc2b7a">fplibAdd</a> (T op1, T op2, FPSCR &amp;fpscr)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Floating-point add.  <a href="#ab73a401eddcaa9e4dc9f2f288cdc2b7a"></a><br/></td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;class T &gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">int&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a27a358780589526383b6db4e16b745cd">fplibCompare</a> (T op1, T op2, bool signal_nans, FPSCR &amp;fpscr)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Floating-point compare (quiet and signaling).  <a href="#a27a358780589526383b6db4e16b745cd"></a><br/></td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;class T &gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ab1db62fd53aa91385df2d302e2624e66">fplibCompareEQ</a> (T op1, T op2, FPSCR &amp;fpscr)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Floating-point compare equal.  <a href="#ab1db62fd53aa91385df2d302e2624e66"></a><br/></td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;class T &gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a1d57df170677640bd336eb5d18eb90bb">fplibCompareGE</a> (T op1, T op2, FPSCR &amp;fpscr)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Floating-point compare greater than or equal.  <a href="#a1d57df170677640bd336eb5d18eb90bb"></a><br/></td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;class T &gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#af8bf41a06c3abd7396711e548bceacd4">fplibCompareGT</a> (T op1, T op2, FPSCR &amp;fpscr)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Floating-point compare greater than.  <a href="#af8bf41a06c3abd7396711e548bceacd4"></a><br/></td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;class T1 , class T2 &gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">T2&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#adc1596c73e52fbe5ef29e9bc8d8ba3c5">fplibConvert</a> (T1 op, <a class="el" href="namespaceArmISA.html#a07ad256fb288410cced38c60101221fd">FPRounding</a> rounding, FPSCR &amp;fpscr)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Floating-point convert precision.  <a href="#adc1596c73e52fbe5ef29e9bc8d8ba3c5"></a><br/></td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;class T &gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">T&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a0060cb6f390a8bb09eac101b7cf152a3">fplibDiv</a> (T op1, T op2, FPSCR &amp;fpscr)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Floating-point division.  <a href="#a0060cb6f390a8bb09eac101b7cf152a3"></a><br/></td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;class T &gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">T&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ad4280642b8a01e5575a1e42f3992f248">fplibMax</a> (T op1, T op2, FPSCR &amp;fpscr)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Floating-point maximum.  <a href="#ad4280642b8a01e5575a1e42f3992f248"></a><br/></td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;class T &gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">T&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a6e2ac16cb240b3fb44750b434c96d3dc">fplibMaxNum</a> (T op1, T op2, FPSCR &amp;fpscr)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Floating-point maximum number.  <a href="#a6e2ac16cb240b3fb44750b434c96d3dc"></a><br/></td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;class T &gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">T&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a67beae0f92dc6bcb3cd1c38d26265390">fplibMin</a> (T op1, T op2, FPSCR &amp;fpscr)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Floating-point minimum.  <a href="#a67beae0f92dc6bcb3cd1c38d26265390"></a><br/></td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;class T &gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">T&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a0603d9eb4ccf0dc512e43adb6f4649c1">fplibMinNum</a> (T op1, T op2, FPSCR &amp;fpscr)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Floating-point minimum number.  <a href="#a0603d9eb4ccf0dc512e43adb6f4649c1"></a><br/></td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;class T &gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">T&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a174265ad6a6053a7da475ad194bd2c0f">fplibMul</a> (T op1, T op2, FPSCR &amp;fpscr)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Floating-point multiply.  <a href="#a174265ad6a6053a7da475ad194bd2c0f"></a><br/></td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;class T &gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">T&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a6a5b0d51e8d25a3473e402f4d1ed325c">fplibMulAdd</a> (T addend, T op1, T op2, FPSCR &amp;fpscr)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Floating-point multiply-add.  <a href="#a6a5b0d51e8d25a3473e402f4d1ed325c"></a><br/></td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;class T &gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">T&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a18f7fa6967a9f299c8a1f6f3c7744c0a">fplibMulX</a> (T op1, T op2, FPSCR &amp;fpscr)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Floating-point multiply extended.  <a href="#a18f7fa6967a9f299c8a1f6f3c7744c0a"></a><br/></td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;class T &gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">T&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aac4fe516ce5f34eea0b52c2699653787">fplibNeg</a> (T op)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Floating-point negate.  <a href="#aac4fe516ce5f34eea0b52c2699653787"></a><br/></td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;class T &gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">T&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a4beff8d3fe80e352c5c2c5140464a764">fplibRSqrtEstimate</a> (T op, FPSCR &amp;fpscr)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Floating-point reciprocal square root estimate.  <a href="#a4beff8d3fe80e352c5c2c5140464a764"></a><br/></td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;class T &gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">T&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a8cb7f151ff242af9be800dc20581efa0">fplibRSqrtStepFused</a> (T op1, T op2, FPSCR &amp;fpscr)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Floating-point reciprocal square root step.  <a href="#a8cb7f151ff242af9be800dc20581efa0"></a><br/></td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;class T &gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">T&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#acdf022cf0182b670183c7e784ee9ab4d">fplibRecipEstimate</a> (T op, FPSCR &amp;fpscr)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Floating-point reciprocal estimate.  <a href="#acdf022cf0182b670183c7e784ee9ab4d"></a><br/></td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;class T &gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">T&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a723e6dd081ffeae26d68f3a337e6b613">fplibRecipStepFused</a> (T op1, T op2, FPSCR &amp;fpscr)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Floating-point reciprocal step.  <a href="#a723e6dd081ffeae26d68f3a337e6b613"></a><br/></td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;class T &gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">T&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a8b97f022fbe4068ed0ac1aee8bbabc03">fplibRecpX</a> (T op, FPSCR &amp;fpscr)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Floating-point reciprocal exponent.  <a href="#a8b97f022fbe4068ed0ac1aee8bbabc03"></a><br/></td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;class T &gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">T&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#acbff4129231b5fde47b44645b9aa9cc7">fplibRoundInt</a> (T op, <a class="el" href="namespaceArmISA.html#a07ad256fb288410cced38c60101221fd">FPRounding</a> rounding, bool exact, FPSCR &amp;fpscr)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Floating-point convert to integer.  <a href="#acbff4129231b5fde47b44645b9aa9cc7"></a><br/></td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;class T &gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">T&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a8646271a6c71610d417bf3e00f5dfdad">fplibSqrt</a> (T op, FPSCR &amp;fpscr)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Floating-point square root.  <a href="#a8646271a6c71610d417bf3e00f5dfdad"></a><br/></td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;class T &gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">T&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aae2fc2a943d32c1fa631731b827322e1">fplibSub</a> (T op1, T op2, FPSCR &amp;fpscr)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Floating-point subtract.  <a href="#aae2fc2a943d32c1fa631731b827322e1"></a><br/></td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;class T1 , class T2 &gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">T2&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aee22b90d54d8f518c006d4f23057465d">fplibFPToFixed</a> (T1 op, int fbits, bool <a class="el" href="namespaceArmISA.html#a06c82f57153f292d690981e84c1343fa">u</a>, <a class="el" href="namespaceArmISA.html#a07ad256fb288410cced38c60101221fd">FPRounding</a> rounding, FPSCR &amp;fpscr)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Floating-point convert to fixed-point.  <a href="#aee22b90d54d8f518c006d4f23057465d"></a><br/></td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;class T &gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">T&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a4003e2ce5ab8d3923852099c02f0b0aa">fplibFixedToFP</a> (uint64_t op, int fbits, bool <a class="el" href="namespaceArmISA.html#a06c82f57153f292d690981e84c1343fa">u</a>, <a class="el" href="namespaceArmISA.html#a07ad256fb288410cced38c60101221fd">FPRounding</a> rounding, FPSCR &amp;fpscr)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Floating-point convert from fixed-point.  <a href="#a4003e2ce5ab8d3923852099c02f0b0aa"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static unsigned int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a294787b82a4a15394e65702f8e8cde80">number_of_ones</a> (int32_t val)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ab2bd1fb8f7f2025cb5ca645c82c04ae8">writeVecElem</a> (<a class="el" href="structArmISA_1_1VReg.html">VReg</a> *dest, <a class="el" href="namespaceArmISA.html#a141b82638784c86e05cb062575ea850a">XReg</a> src, int index, int eSize)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Write a single NEON vector element leaving the others untouched.  <a href="#ab2bd1fb8f7f2025cb5ca645c82c04ae8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespaceArmISA.html#a141b82638784c86e05cb062575ea850a">XReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aac5e33d403e152b3b7c22d359c8d3bf4">readVecElem</a> (<a class="el" href="structArmISA_1_1VReg.html">VReg</a> src, int index, int eSize)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Read a single NEON vector element.  <a href="#aac5e33d403e152b3b7c22d359c8d3bf4"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a0fbdcab8babbd450e4db213cd5d94d2b">rotate_imm</a> (uint32_t immValue, uint32_t rotateValue)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aeff4669771cc7bfaf7953423b8565c04">modified_imm</a> (uint8_t ctrlImm, uint8_t dataImm)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a09d2d595e35b6cdf8e1819b84460bbad">simd_modified_imm</a> (bool op, uint8_t cmode, uint8_t data, bool &amp;immValid, bool isAarch64=false)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a1a3df5ced6cfdc1b70badc3d48949216">vfp_modified_imm</a> (uint8_t data, bool wide)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespaceArmISA.html#aa4bdd4dc4a14c32c25d7ac85c1429880">VfpSavedState</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a26885c3f61071389a4e5fb11b27523d9">prepFpState</a> (uint32_t <a class="el" href="namespaceArmISA.html#a25c34669be64f74a117a7390cd148d65">rMode</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a3ff669578cb962f024252cef5d473a56">finishVfp</a> (FPSCR &amp;fpscr, <a class="el" href="namespaceArmISA.html#aa4bdd4dc4a14c32c25d7ac85c1429880">VfpSavedState</a> state, bool flush, FPSCR <a class="el" href="namespaceArmISA.html#aedf8742bbf65a60cf102a4b3f9ba3d68">mask</a>)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;class fpType &gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">fpType&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a73f03e0f3e0c4e7045a7b0fbb144f0bb">fixDest</a> (bool flush, bool defaultNan, fpType val, fpType op1)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">template float&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a9323412dec359bbfa8235cf2b6a3c266">fixDest&lt; float &gt;</a> (bool flush, bool defaultNan, float val, float op1)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">template double&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a1da241df7232d03946548a998687a5ec">fixDest&lt; double &gt;</a> (bool flush, bool defaultNan, double val, double op1)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;class fpType &gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">fpType&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ae0fee17d394b368367f716bc632c3467">fixDest</a> (bool flush, bool defaultNan, fpType val, fpType op1, fpType op2)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">template float&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#adf7f98aa9153b168ea491c8dbf5dbad0">fixDest&lt; float &gt;</a> (bool flush, bool defaultNan, float val, float op1, float op2)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">template double&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ade928229b79c1245779183e3bd7bddea">fixDest&lt; double &gt;</a> (bool flush, bool defaultNan, double val, double op1, double op2)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;class fpType &gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">fpType&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#af111856ccee905578ec39ac8e24297db">fixDivDest</a> (bool flush, bool defaultNan, fpType val, fpType op1, fpType op2)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">template float&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a42679829dd25343b8ddd2b7743740829">fixDivDest&lt; float &gt;</a> (bool flush, bool defaultNan, float val, float op1, float op2)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">template double&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a8a037a54a196ce7060d2c3b986008c0d">fixDivDest&lt; double &gt;</a> (bool flush, bool defaultNan, double val, double op1, double op2)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">float&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a599f440ad1cddeff9ca7e18927b2611a">fixFpDFpSDest</a> (FPSCR fpscr, double val)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">double&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a1a2bee32ed1eb7b42772cb7bc53c2fcd">fixFpSFpDDest</a> (FPSCR fpscr, float val)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static uint16_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a34ac3d768df562f35803807bdd65da2d">vcvtFpFpH</a> (FPSCR &amp;fpscr, bool flush, bool defaultNan, uint32_t <a class="el" href="namespaceArmISA.html#a25c34669be64f74a117a7390cd148d65">rMode</a>, bool <a class="el" href="namespaceArmISA.html#ac004a1b7f5618380e9acae7a8b5a7b8f">ahp</a>, uint64_t opBits, bool isDouble)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint16_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a0963238992972950288734e7f6891cae">vcvtFpSFpH</a> (FPSCR &amp;fpscr, bool flush, bool defaultNan, uint32_t <a class="el" href="namespaceArmISA.html#a25c34669be64f74a117a7390cd148d65">rMode</a>, bool <a class="el" href="namespaceArmISA.html#ac004a1b7f5618380e9acae7a8b5a7b8f">ahp</a>, float op)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint16_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a6f4d9a1ca6d23a3aa4a96e9ba7630dc9">vcvtFpDFpH</a> (FPSCR &amp;fpscr, bool flush, bool defaultNan, uint32_t <a class="el" href="namespaceArmISA.html#a25c34669be64f74a117a7390cd148d65">rMode</a>, bool <a class="el" href="namespaceArmISA.html#ac004a1b7f5618380e9acae7a8b5a7b8f">ahp</a>, double op)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a3a178def6e2edd2779d329586ee2746f">vcvtFpHFp</a> (FPSCR &amp;fpscr, bool defaultNan, bool <a class="el" href="namespaceArmISA.html#ac004a1b7f5618380e9acae7a8b5a7b8f">ahp</a>, uint16_t op, bool isDouble)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">double&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a7483ebfd9eaca6f6378861a8d2926bde">vcvtFpHFpD</a> (FPSCR &amp;fpscr, bool defaultNan, bool <a class="el" href="namespaceArmISA.html#ac004a1b7f5618380e9acae7a8b5a7b8f">ahp</a>, uint16_t op)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">float&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a46d8df7001c4ca11ce504e5fd0e3dd08">vcvtFpHFpS</a> (FPSCR &amp;fpscr, bool defaultNan, bool <a class="el" href="namespaceArmISA.html#ac004a1b7f5618380e9acae7a8b5a7b8f">ahp</a>, uint16_t op)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">float&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aad316680e98a6e9b4716109350e13913">vfpUFixedToFpS</a> (bool flush, bool defaultNan, uint64_t val, uint8_t <a class="el" href="namespaceArmISA.html#abc9d5266b21d878b506e99288cd73da8">width</a>, uint8_t <a class="el" href="namespaceArmISA.html#a6fcf5d70f200e4511a440bf788ea99e8">imm</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">float&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a933171e1bbfe85524c0e71d062f818d1">vfpSFixedToFpS</a> (bool flush, bool defaultNan, int64_t val, uint8_t <a class="el" href="namespaceArmISA.html#abc9d5266b21d878b506e99288cd73da8">width</a>, uint8_t <a class="el" href="namespaceArmISA.html#a6fcf5d70f200e4511a440bf788ea99e8">imm</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">double&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a412bc88bf2f6d3a16ef180a01059c9ca">vfpUFixedToFpD</a> (bool flush, bool defaultNan, uint64_t val, uint8_t <a class="el" href="namespaceArmISA.html#abc9d5266b21d878b506e99288cd73da8">width</a>, uint8_t <a class="el" href="namespaceArmISA.html#a6fcf5d70f200e4511a440bf788ea99e8">imm</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">double&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#adb14fcae01a7c5c1ab1a9d86947ba870">vfpSFixedToFpD</a> (bool flush, bool defaultNan, int64_t val, uint8_t <a class="el" href="namespaceArmISA.html#abc9d5266b21d878b506e99288cd73da8">width</a>, uint8_t <a class="el" href="namespaceArmISA.html#a6fcf5d70f200e4511a440bf788ea99e8">imm</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static double&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a75c15401101295bb13e044edddc6d51d">recipSqrtEstimate</a> (double <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">float&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a08c5dc710494831493840256875d9958">fprSqrtEstimate</a> (FPSCR &amp;fpscr, float op)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aa62b39367d5be97961d8c14b455e1939">unsignedRSqrtEstimate</a> (uint32_t op)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static double&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a4b8e4722b1101d8284c8fdac27f7d1a2">recipEstimate</a> (double <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">float&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a0d30a9a3f1d728e257db150465e630f1">fpRecipEstimate</a> (FPSCR &amp;fpscr, float op)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#af7e70e440dd9cc03c06a1d7f4b73488c">unsignedRecipEstimate</a> (uint32_t op)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;class T &gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">static void&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a19228cef06a6ad400f39e5e0fb35d0f2">setVfpMicroFlags</a> (<a class="el" href="namespaceArmISA.html#a7144dcba1336f514c5b9cce66fd4b318">VfpMicroMode</a> <a class="el" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>, T &amp;flags)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static float&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aceb639ae873d192ed0a1adfeedb88d42">bitsToFp</a> (uint64_t, float)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static double&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a445c1280ad9dbdc9e7b9796c47dcd13b">bitsToFp</a> (uint64_t, double)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a8819dbfd1e19d44a180ae650e65fddf5">fpToBits</a> (float)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aae54a170a7d47c48e367a922c5b00ec7">fpToBits</a> (double)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;class fpType &gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">static bool&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a5b5e82a1922deef85d739eeb218cd370">flushToZero</a> (fpType &amp;op)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;class fpType &gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">static bool&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a9374729560224ba063a5cbbeb9c87da5">flushToZero</a> (fpType &amp;op1, fpType &amp;op2)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;class fpType &gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">static void&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a30b60f75a099a8618ac9761c28cbd7d6">vfpFlushToZero</a> (FPSCR &amp;fpscr, fpType &amp;op)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;class fpType &gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">static void&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a5d463b83c95a56432db92ea8a5050390">vfpFlushToZero</a> (FPSCR &amp;fpscr, fpType &amp;op1, fpType &amp;op2)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;class fpType &gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">static bool&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a4992cc3ca09ea31ebe62564d8141b43a">isSnan</a> (fpType val)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;class fpType &gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">fpType&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ac239772262541bc963f961d90179ee89">fixDest</a> (FPSCR fpscr, fpType val, fpType op1)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;class fpType &gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">fpType&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a8b64a4b5487a8af272ec369378bf173a">fixDest</a> (FPSCR fpscr, fpType val, fpType op1, fpType op2)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;class fpType &gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">fpType&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ad729dc35a47c59e5026ecd7b9d3f4000">fixDivDest</a> (FPSCR fpscr, fpType val, fpType op1, fpType op2)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static double&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#af137cb7ee089dc64b0a2fe0134301e3b">makeDouble</a> (uint32_t low, uint32_t high)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#abe3eb6506a3b096d7c74162d3e32c3a4">lowFromDouble</a> (double val)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a438b7674ff80ebfbdd1f6a769702f2b1">highFromDouble</a> (double val)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ad838c0ca7d57f7fc21e22e71b43ad41d">setFPExceptions</a> (int exceptions)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;typename T &gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a7487fef67499f3837452ca24f8793cd9">vfpFpToFixed</a> (T val, bool isSigned, uint8_t <a class="el" href="namespaceArmISA.html#abc9d5266b21d878b506e99288cd73da8">width</a>, uint8_t <a class="el" href="namespaceArmISA.html#a6fcf5d70f200e4511a440bf788ea99e8">imm</a>, bool useRmode=true, <a class="el" href="namespaceArmISA.html#a6c875ad90a1fb8c2d1a1150f874244ef">VfpRoundingMode</a> roundMode=VfpRoundZero, bool <a class="el" href="namespaceArmISA.html#a79293aabe9972f917d751c5072e55a48">aarch64</a>=false)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;typename T &gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">static T&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a43f38e5edcb0f6f4f36317b53135e35f">fpAdd</a> (T <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>, T <a class="el" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a>)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;typename T &gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">static T&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a2ba43e7b3d2d0c18c02228809d56eef4">fpSub</a> (T <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>, T <a class="el" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static float&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a30d928e550eec7b1e060695cd23cc775">fpAddS</a> (float <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>, float <a class="el" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static double&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a7555a577746b606b35fe2aecd1030008">fpAddD</a> (double <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>, double <a class="el" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static float&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a8d714d2cfd87ec8cd08863e48dbed215">fpSubS</a> (float <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>, float <a class="el" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static double&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a146bef01a3d1b1d6099b506a969ca740">fpSubD</a> (double <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>, double <a class="el" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static float&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a9ce23f6d7f92886b3f294ce377a9689b">fpDivS</a> (float <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>, float <a class="el" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static double&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ac1f5d84bf5f7004c05f07dc492cf6733">fpDivD</a> (double <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>, double <a class="el" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a>)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;typename T &gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">static T&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a941c796adcf6bf2bdf58c1e15f986e50">fpDiv</a> (T <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>, T <a class="el" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a>)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;typename T &gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">static T&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a81ca9d9e862be25da649b1fd6fa3c271">fpMulX</a> (T <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>, T <a class="el" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a>)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;typename T &gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">static T&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a5569d803a7d16590d6b80fcd795bfa5f">fpMul</a> (T <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>, T <a class="el" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static float&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ab42c2c2188079a87ea44af3e76a32f7a">fpMulS</a> (float <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>, float <a class="el" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static double&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a31f18bd00d9f444faade55185aa3f281">fpMulD</a> (double <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>, double <a class="el" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a>)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;typename T &gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">static T&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a50b8f77c6301d581ec423d7401c10716">fpMulAdd</a> (T op1, T op2, T addend)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;typename T &gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">static T&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a8654f55b0af7a967f62c30c2eaade245">fpRIntX</a> (T <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>, FPSCR &amp;fpscr)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;typename T &gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">static T&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a359c10260d96388baa04be97176d0825">fpMaxNum</a> (T <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>, T <a class="el" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a>)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;typename T &gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">static T&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#af47523076a7130f86062fb4b8c452399">fpMax</a> (T <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>, T <a class="el" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a>)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;typename T &gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">static T&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#adc0d52cefffcbf5f5e0af3469baf3c1d">fpMinNum</a> (T <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>, T <a class="el" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a>)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;typename T &gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">static T&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a2dd245129701960816560cda7081c7c7">fpMin</a> (T <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>, T <a class="el" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a>)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;typename T &gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">static T&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a246364de2f51b991bc4f5ea894526eca">fpRSqrts</a> (T <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>, T <a class="el" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a>)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;typename T &gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">static T&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aa8d76e24c8658a4c2c26e00181b6b16a">fpRecps</a> (T <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>, T <a class="el" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static float&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a94d34edffafa1fe4db6afca7ab02b69e">fpRSqrtsS</a> (float <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>, float <a class="el" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static float&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a32b8b68ba6ed887428827a1d2516ec30">fpRecpsS</a> (float <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>, float <a class="el" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a>)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;typename T &gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">static T&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#adb69d905177727cb68e6c1784571a288">roundNEven</a> (T <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static <a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#afcf51b62b293f8265519c2c1f0aa763b">INTREG_USR</a> (unsigned index)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static <a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a1ed0993c3868062aa01eac54ef9c26f0">INTREG_HYP</a> (unsigned index)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static <a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a80b294215a228696fd380d538824e2e3">INTREG_SVC</a> (unsigned index)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static <a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a9b7e821f71bd0f07e3379b5f6c20191d">INTREG_MON</a> (unsigned index)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static <a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#acf41a748939193489ce8060a12a4e156">INTREG_ABT</a> (unsigned index)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static <a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a8eb60ace4091dc891b1af3d4a2d29a2d">INTREG_UND</a> (unsigned index)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static <a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a31a9edd8c4d9b73d6b0e98a37c4aad74">INTREG_IRQ</a> (unsigned index)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static <a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a69779ea18ee35b2b4da8e2da6dfc5df2">INTREG_FIQ</a> (unsigned index)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ae0b6544f6aae9f75f1a985b3c947100a">intRegInMode</a> (<a class="el" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990ca">OperatingMode</a> <a class="el" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>, int reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a5145cdbf9c033da6bf91afd54198ae2f">flattenIntRegModeIndex</a> (int reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static <a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#af91dabb3b6fd9b8ed4e27d5bccaeb563">makeSP</a> (<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static <a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a11b451a94c2ea1876af6a64fba2a89f7">makeZero</a> (<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a83caf036b07c97d2eba6a475430ceeb7">isSP</a> (<a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ad22532ea07dba2e61c4a0e5f31831b13">VAddrImpl</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a5faed722f41c670ce3f4b0c95d8c10c5">VAddrVPN</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a0b4f98a8a9a38c145dabccb9eaabc12e">VAddrOffset</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;class XC &gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">void&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a8ff51dd8329a9d73fa3f696ba2459b53">handleLockedSnoop</a> (XC *xc, <a class="el" href="classPacket.html">PacketPtr</a> pkt, <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> cacheBlockMask)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;class XC &gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">void&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a366732c079bc222778d2dd75d28e0c37">handleLockedRead</a> (XC *xc, <a class="el" href="classRequest.html">Request</a> *req)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;class XC &gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">void&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a87d0d22ac86177c45484fa875900fa32">handleLockedSnoopHit</a> (XC *xc)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;class XC &gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aca61775d408552ba4837ee45f484dd39">handleLockedWrite</a> (XC *xc, <a class="el" href="classRequest.html">Request</a> *req, <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> cacheBlockMask)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919c">MiscRegIndex</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a7a239826ec4c8da295489b6c287eb5c7">decodeCP14Reg</a> (unsigned crn, unsigned opc1, unsigned crm, unsigned <a class="el" href="namespaceArmISA.html#ab3a6b3d101b6013c030bff3a498df5ea">opc2</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919c">MiscRegIndex</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a5e6d4f525dbe24bd1bc07c6861b9eb5f">decodeCP15Reg</a> (unsigned crn, unsigned opc1, unsigned crm, unsigned <a class="el" href="namespaceArmISA.html#ab3a6b3d101b6013c030bff3a498df5ea">opc2</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919c">MiscRegIndex</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a86d5561ce7cd036495d45a96f0d59639">decodeCP15Reg64</a> (unsigned crm, unsigned opc1)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#af955a81fde83bdbd5fb06ebf8d7fd611">canReadCoprocReg</a> (<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919c">MiscRegIndex</a> reg, SCR <a class="el" href="namespaceArmISA.html#a4982970a6e14df1bcdec992e13010ea6">scr</a>, CPSR <a class="el" href="namespaceArmISA.html#a28eb434b8e612e94308a551ad1ece71a">cpsr</a>, <a class="el" href="classThreadContext.html">ThreadContext</a> *<a class="el" href="namespaceArmISA.html#ad231afd8f3ee15e80991d6fbd5ba2e9a">tc</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ae96329c4f7b149853ea682ad81dd46f9">canWriteCoprocReg</a> (<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919c">MiscRegIndex</a> reg, SCR <a class="el" href="namespaceArmISA.html#a4982970a6e14df1bcdec992e13010ea6">scr</a>, CPSR <a class="el" href="namespaceArmISA.html#a28eb434b8e612e94308a551ad1ece71a">cpsr</a>, <a class="el" href="classThreadContext.html">ThreadContext</a> *<a class="el" href="namespaceArmISA.html#ad231afd8f3ee15e80991d6fbd5ba2e9a">tc</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a908483b73bfb72e4438766e973b6f837">flattenMiscRegNsBanked</a> (<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919c">MiscRegIndex</a> reg, <a class="el" href="classThreadContext.html">ThreadContext</a> *<a class="el" href="namespaceArmISA.html#ad231afd8f3ee15e80991d6fbd5ba2e9a">tc</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a6b36654002897c8f40c8666106641611">flattenMiscRegNsBanked</a> (<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919c">MiscRegIndex</a> reg, <a class="el" href="classThreadContext.html">ThreadContext</a> *<a class="el" href="namespaceArmISA.html#ad231afd8f3ee15e80991d6fbd5ba2e9a">tc</a>, bool <a class="el" href="namespaceArmISA.html#a0929e6a0471942ee7968c26aa92d15ff">ns</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#abf802f16fbf0845b6ec7f191189b8fff">preUnflattenMiscReg</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aed4783414a4ae046bb75551deff7e829">unflattenMiscReg</a> (int reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a57182d9292f190aca26f1af6496ef3e4">canReadAArch64SysReg</a> (<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919c">MiscRegIndex</a> reg, SCR <a class="el" href="namespaceArmISA.html#a4982970a6e14df1bcdec992e13010ea6">scr</a>, CPSR <a class="el" href="namespaceArmISA.html#a28eb434b8e612e94308a551ad1ece71a">cpsr</a>, <a class="el" href="classThreadContext.html">ThreadContext</a> *<a class="el" href="namespaceArmISA.html#ad231afd8f3ee15e80991d6fbd5ba2e9a">tc</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aedd26882022959246730ea24d1d4b35c">canWriteAArch64SysReg</a> (<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919c">MiscRegIndex</a> reg, SCR <a class="el" href="namespaceArmISA.html#a4982970a6e14df1bcdec992e13010ea6">scr</a>, CPSR <a class="el" href="namespaceArmISA.html#a28eb434b8e612e94308a551ad1ece71a">cpsr</a>, <a class="el" href="classThreadContext.html">ThreadContext</a> *<a class="el" href="namespaceArmISA.html#ad231afd8f3ee15e80991d6fbd5ba2e9a">tc</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919c">MiscRegIndex</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aa997a57492cbf2204c7b0ec435873edb">decodeAArch64SysReg</a> (unsigned op0, unsigned op1, unsigned crn, unsigned crm, unsigned op2)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a76c990bcb3826d0f4322c96b8be3370d">aarch64SysRegReadOnly</a> (<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919c">MiscRegIndex</a> miscReg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a7689d3de2443015338a63378c7aa6182">static_assert</a> (sizeof(<a class="el" href="namespaceArmISA.html#a86b05be1092b70a38660616b2b7e6793">miscRegName</a>)/sizeof(*<a class="el" href="namespaceArmISA.html#a86b05be1092b70a38660616b2b7e6793">miscRegName</a>)==NUM_MISCREGS,&quot;The <a class="el" href="namespaceArmISA.html#a86b05be1092b70a38660616b2b7e6793">miscRegName</a> array and NUM_MISCREGS are inconsistent.&quot;)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a34b7283592d851f9ab2edabde0dd27ea">BitUnion32</a> (CPSR) Bitfield&lt; 31</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#abc95554b803bcebcaafe59415fcb5225">EndBitUnion</a> (CPSR) static const uint32_t CondCodesMask=0xF00F0000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a21dd0b0eb60d2184ca00a5431505b9d7">BitUnion32</a> (HDCR) Bitfield&lt; 11 &gt; tdra</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a9ddcb65e66c8d8f74321fff84d2314c4">EndBitUnion</a> (HDCR) BitUnion32(HCPTR) Bitfield&lt; 31 &gt; tcpac</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a96da1c484eecc0f8ef22c940148cc969">EndBitUnion</a> (HCPTR) BitUnion32(HSTR) Bitfield&lt; 17 &gt; tjdbx</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ac3f0dd77c011d06ec72a256094d41f2d">EndBitUnion</a> (HSTR) BitUnion64(HCR) Bitfield&lt; 33 &gt; id</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a8b8adc627a3a2c30d582bb2e5619e65b">EndBitUnion</a> (HCR) BitUnion32(NSACR) Bitfield&lt; 20 &gt; nstrcdis</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a3d3f62a8ec68a8c5bccb723ddf390033">EndBitUnion</a> (NSACR) BitUnion32(SCR) Bitfield&lt; 13 &gt; <a class="el" href="namespaceArmISA.html#a7c1363cf8698f50bfa707a372427fe24">twe</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a5dde7a10c5652538a443b2ec2195996d">EndBitUnion</a> (SCR) BitUnion32(SCTLR) Bitfield&lt; 30 &gt; te</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ae7c049db984dcd08a79bc7d606be543d">EndBitUnion</a> (SCTLR) BitUnion32(CPACR) Bitfield&lt;1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a376c6f292d310fc6d7f2f375e5d4c779">EndBitUnion</a> (CPACR) BitUnion32(FSR) Bitfield&lt;3</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a98c7c8e647ac73572d2d7356a134eda7">EndBitUnion</a> (FSR) BitUnion32(FPSCR) Bitfield&lt; 0 &gt; ioc</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a68a2c0b11bafc7e76b9407c09fdb4564">EndBitUnion</a> (FPSCR) static const uint32_t FpCondCodesMask=0xF0000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a36c3fdf294c433d6787237236370c946">BitUnion32</a> (FPEXC) Bitfield&lt; 31 &gt; ex</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a465d31436d8ae77cfa4dfa5f36be8658">EndBitUnion</a> (FPEXC) BitUnion32(MVFR0) Bitfield&lt;3</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a0a27564bcd95fcac0bbc3d9e117a1bad">EndBitUnion</a> (MVFR0) BitUnion32(MVFR1) Bitfield&lt;3</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a9012e5eacb952480b12545631eff3210">EndBitUnion</a> (MVFR1) BitUnion64(TTBCR) Bitfield&lt;2</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ab380e7ed1bc9ba07ff675a6a578ce981">EndBitUnion</a> (TTBCR) BitUnion64(TCR) Bitfield&lt;5</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aa17af79aee0d8771411c6c246c3c09f2">EndBitUnion</a> (TCR) BitUnion32(HTCR) Bitfield&lt;2</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ae7e5181ed52badae308aec1d61654b69">EndBitUnion</a> (HTCR) BitUnion32(VTCR_t) Bitfield&lt;3</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a47e12d424b562f8a1052a006df692308">EndBitUnion</a> (VTCR_t) BitUnion32(PRRR) Bitfield&lt;1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a20bc68fb524ee4dd8c8c81335a79dc1f">EndBitUnion</a> (PRRR) BitUnion32(NMRR) Bitfield&lt;1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a4a682fe9946455390291a57d880494b8">EndBitUnion</a> (NMRR) BitUnion32(CONTEXTIDR) Bitfield&lt;7</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a17dea589f7193542435c779f086c3aeb">EndBitUnion</a> (CONTEXTIDR) BitUnion32(L2CTLR) Bitfield&lt;2</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a8323eeba8649b76b067550bd064b1b66">EndBitUnion</a> (L2CTLR) BitUnion32(CTR) Bitfield&lt;3</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a6c853d07ef34ab3a6d9c93960f1fe8dc">EndBitUnion</a> (CTR) BitUnion32(PMSELR) Bitfield&lt;4</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a9ac38e4e19b3a4b329b4a932f26e2e80">EndBitUnion</a> (PMSELR) BitUnion64(PAR) Bitfield&lt; 63</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a3c06d6bc35bdac0fbd0e84fe6ccb89e1">EndBitUnion</a> (PAR) BitUnion32(ESR) Bitfield&lt; 31</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a64622fb5c4eb20a958d7ae4f4278e77a">EndBitUnion</a> (ESR) BitUnion32(CPTR) Bitfield&lt; 31 &gt; tcpac</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a1cf76e328311605ff42b23e309741864">EndBitUnion</a> (CPTR) bool canReadCoprocReg(<a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919c">MiscRegIndex</a> reg</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a8d22f8d86837d09931b821de285dc6ea">BitUnion8</a> (ITSTATE) Bitfield&lt;7</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#acc4caeebf1448a486f3606b1f30d5038">EndBitUnion</a> (ITSTATE) BitUnion64(ExtMachInst) Bitfield&lt; 63</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a4ab39df15aceedf3ce389901eefb412a">SubBitUnion</a> (puswl, 24, 20) Bitfield&lt; 24 &gt; prepost</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a7f6e4fdae4b138ed14d15d5d0b7252db">EndSubBitUnion</a> (puswl) Bitfield&lt; 24</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a26d1e8dd426431157c92b38071bbc3e9">EndBitUnion</a> (ExtMachInst) class PCState</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a36638228058bc2f783ba5fda95fe9005">BitUnion8</a> (OperatingMode64) Bitfield&lt; 0 &gt; spX</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ab3d1fca016cabbd197ed33355167bc1b">EndBitUnion</a> (OperatingMode64) static bool inline opModeIs64(<a class="el" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990ca">OperatingMode</a> <a class="el" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a2c101793cf1c8dba7ec918ffb441ce8f">opModeIsH</a> (<a class="el" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990ca">OperatingMode</a> <a class="el" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ac235340b5f554a5f3b60ae1360b6a71f">opModeIsT</a> (<a class="el" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990ca">OperatingMode</a> <a class="el" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static <a class="el" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98d">ExceptionLevel</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a39510b1c2b9a3bc190a62447a036237e">opModeToEL</a> (<a class="el" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990ca">OperatingMode</a> <a class="el" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ac753a7ae3018771649a66cbd269008fe">badMode</a> (<a class="el" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990ca">OperatingMode</a> <a class="el" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a574f1acd8db0b6b71da5aad0865de915">badMode32</a> (<a class="el" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990ca">OperatingMode</a> <a class="el" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a9d47fac71b0f1177d1bccd36a134d08d">initCPU</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *<a class="el" href="namespaceArmISA.html#ad231afd8f3ee15e80991d6fbd5ba2e9a">tc</a>, int cpuId)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a9d6a8a495fda3a18828c10e9f22d4fd1">getArgument</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *<a class="el" href="namespaceArmISA.html#ad231afd8f3ee15e80991d6fbd5ba2e9a">tc</a>, int &amp;number, uint16_t size, bool fp)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a0301c1ac34ba4e44346f4e9af386b7ab">skipFunction</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *<a class="el" href="namespaceArmISA.html#ad231afd8f3ee15e80991d6fbd5ba2e9a">tc</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a704e27d64f779615b5ec5141b94b2711">copyRegs</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *src, <a class="el" href="classThreadContext.html">ThreadContext</a> *dest)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#abb263f4ec2a2852ac26b5c33c6f5897b">inSecureState</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *<a class="el" href="namespaceArmISA.html#ad231afd8f3ee15e80991d6fbd5ba2e9a">tc</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a24a144e8bb48dfc6573d7027cafd199b">inAArch64</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *<a class="el" href="namespaceArmISA.html#ad231afd8f3ee15e80991d6fbd5ba2e9a">tc</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a55fd78a34f452df0391bc46926724034">longDescFormatInUse</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *<a class="el" href="namespaceArmISA.html#ad231afd8f3ee15e80991d6fbd5ba2e9a">tc</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ae8ed317b90403e645f829663ecce4173">getMPIDR</a> (<a class="el" href="classArmSystem.html">ArmSystem</a> *arm_sys, <a class="el" href="classThreadContext.html">ThreadContext</a> *<a class="el" href="namespaceArmISA.html#ad231afd8f3ee15e80991d6fbd5ba2e9a">tc</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#af131e4106f967b76540fcbdd084da71b">ELIs64</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *<a class="el" href="namespaceArmISA.html#ad231afd8f3ee15e80991d6fbd5ba2e9a">tc</a>, <a class="el" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98d">ExceptionLevel</a> <a class="el" href="namespaceArmISA.html#a536bb38d0b4534415c908e6796c9685b">el</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a9adbdb041402388cfee2d82cb8721cca">isBigEndian64</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *<a class="el" href="namespaceArmISA.html#ad231afd8f3ee15e80991d6fbd5ba2e9a">tc</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a17830702f2a3c01ca77252e146d45bba">purifyTaggedAddr</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> addr, <a class="el" href="classThreadContext.html">ThreadContext</a> *<a class="el" href="namespaceArmISA.html#ad231afd8f3ee15e80991d6fbd5ba2e9a">tc</a>, <a class="el" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98d">ExceptionLevel</a> <a class="el" href="namespaceArmISA.html#a536bb38d0b4534415c908e6796c9685b">el</a>, TTBCR tcr)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Removes the tag from tagged addresses if that mode is enabled.  <a href="#a17830702f2a3c01ca77252e146d45bba"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a363ace8a3f845d1a7bd51a1ded27cf10">purifyTaggedAddr</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> addr, <a class="el" href="classThreadContext.html">ThreadContext</a> *<a class="el" href="namespaceArmISA.html#ad231afd8f3ee15e80991d6fbd5ba2e9a">tc</a>, <a class="el" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98d">ExceptionLevel</a> <a class="el" href="namespaceArmISA.html#a536bb38d0b4534415c908e6796c9685b">el</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ad7da21b854bc88fc9ec3555260035fdc">truncPage</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> addr)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#add919c3c82c275f23f2d3ceef8b1da81">roundPage</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> addr)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ac1458031f71d1696c06d16624ed43230">mcrMrc15TrapToHyp</a> (const <a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919c">MiscRegIndex</a> miscReg, HCR hcr, CPSR <a class="el" href="namespaceArmISA.html#a28eb434b8e612e94308a551ad1ece71a">cpsr</a>, SCR <a class="el" href="namespaceArmISA.html#a4982970a6e14df1bcdec992e13010ea6">scr</a>, HDCR hdcr, HSTR hstr, HCPTR hcptr, uint32_t iss)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a51ebf9d4aab953d8b2f0172e3cfc94b4">mcrMrc14TrapToHyp</a> (const <a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919c">MiscRegIndex</a> miscReg, HCR hcr, CPSR <a class="el" href="namespaceArmISA.html#a28eb434b8e612e94308a551ad1ece71a">cpsr</a>, SCR <a class="el" href="namespaceArmISA.html#a4982970a6e14df1bcdec992e13010ea6">scr</a>, HDCR hdcr, HSTR hstr, HCPTR hcptr, uint32_t iss)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a758cfd5e7d73e55a0a4630e2ce846d71">mcrrMrrc15TrapToHyp</a> (const <a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919c">MiscRegIndex</a> miscReg, CPSR <a class="el" href="namespaceArmISA.html#a28eb434b8e612e94308a551ad1ece71a">cpsr</a>, SCR <a class="el" href="namespaceArmISA.html#a4982970a6e14df1bcdec992e13010ea6">scr</a>, HSTR hstr, HCR hcr, uint32_t iss)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a319fc2bce80b9996c8d8ffefda3871a8">msrMrs64TrapToSup</a> (const <a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919c">MiscRegIndex</a> miscReg, <a class="el" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98d">ExceptionLevel</a> <a class="el" href="namespaceArmISA.html#a536bb38d0b4534415c908e6796c9685b">el</a>, CPACR cpacr)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a1b51bfa956e2d9f025b9a2d2993b6eb1">msrMrs64TrapToHyp</a> (const <a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919c">MiscRegIndex</a> miscReg, bool isRead, CPTR cptr, HCR hcr, bool *isVfpNeon)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a888ce5a52de0a095367951a3edf22e4d">msrMrs64TrapToMon</a> (const <a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919c">MiscRegIndex</a> miscReg, CPTR cptr, <a class="el" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98d">ExceptionLevel</a> <a class="el" href="namespaceArmISA.html#a536bb38d0b4534415c908e6796c9685b">el</a>, bool *isVfpNeon)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a48a1577b2026e48e360623cc68617f80">decodeMrsMsrBankedReg</a> (uint8_t sysM, bool r, bool &amp;isIntReg, int &amp;regIdx, CPSR <a class="el" href="namespaceArmISA.html#a28eb434b8e612e94308a551ad1ece71a">cpsr</a>, SCR <a class="el" href="namespaceArmISA.html#a4982970a6e14df1bcdec992e13010ea6">scr</a>, NSACR nsacr, bool checkSecurity)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a60b58643cc87d9c8c44895d0f7710668">vfpNeonEnabled</a> (uint32_t &amp;seq, HCPTR hcptr, NSACR nsacr, CPACR cpacr, CPSR <a class="el" href="namespaceArmISA.html#a28eb434b8e612e94308a551ad1ece71a">cpsr</a>, uint32_t &amp;iss, bool &amp;trap, <a class="el" href="classThreadContext.html">ThreadContext</a> *<a class="el" href="namespaceArmISA.html#ad231afd8f3ee15e80991d6fbd5ba2e9a">tc</a>, FPEXC fpexc, bool isSIMD)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a3c9b3cd33220cee7318a078ea20ba1a3">SPAlignmentCheckEnabled</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *<a class="el" href="namespaceArmISA.html#ad231afd8f3ee15e80991d6fbd5ba2e9a">tc</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a04b1f3d49e59abbe94e52e84ceffcf06">decodePhysAddrRange64</a> (uint8_t pa_enc)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Returns the n.  <a href="#a04b1f3d49e59abbe94e52e84ceffcf06"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a74e39019e6d3d3cc122fc34d99503141">encodePhysAddrRange64</a> (int pa_size)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Returns the encoding corresponding to the specified n.  <a href="#a74e39019e6d3d3cc122fc34d99503141"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">PCState&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a0e2815b0803df8ce2136b60016c753e7">buildRetPC</a> (const PCState &amp;curPC, const PCState &amp;callPC)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a848b73b2c927bdbdbbdb755e9cc46920">testPredicate</a> (uint32_t <a class="el" href="namespaceArmISA.html#a732e891fe8a81bc654829db063f8a548">nz</a>, uint32_t <a class="el" href="namespaceArmISA.html#a21f7b327cbedf079597394ec2c3f2a6d">c</a>, uint32_t <a class="el" href="namespaceArmISA.html#ab5a71200b0a7550ed87398d38b7aedc6">v</a>, <a class="el" href="namespaceArmISA.html#a579034b38a29d99f94233b886eaeca64">ConditionCode</a> code)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;class TC &gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">void&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#afd00c2a64f1425c1fbdf9314b359f65c">zeroRegisters</a> (TC *<a class="el" href="namespaceArmISA.html#ad231afd8f3ee15e80991d6fbd5ba2e9a">tc</a>)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Function to insure <a class="el" href="structArmISA_1_1ISA.html" title="Some registers aliase with others, and therefore need to be translated.">ISA</a> semantics about 0 registers.  <a href="#afd00c2a64f1425c1fbdf9314b359f65c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ab6f04850c6d48b5a79fd721d012df057">startupCPU</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *<a class="el" href="namespaceArmISA.html#ad231afd8f3ee15e80991d6fbd5ba2e9a">tc</a>, int cpuId)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a515eb33a0f75168399abe82a660c1de8">copyMiscRegs</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *src, <a class="el" href="classThreadContext.html">ThreadContext</a> *dest)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a6bb93acc2115e64547dbfefaf7b56059">inUserMode</a> (CPSR <a class="el" href="namespaceArmISA.html#a28eb434b8e612e94308a551ad1ece71a">cpsr</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a48d2a96d7eabb140175bd62f0d7aea5e">inUserMode</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *<a class="el" href="namespaceArmISA.html#ad231afd8f3ee15e80991d6fbd5ba2e9a">tc</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a7e5eb3a6661fbae4f48cefbc26acace5">inPrivilegedMode</a> (CPSR <a class="el" href="namespaceArmISA.html#a28eb434b8e612e94308a551ad1ece71a">cpsr</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a345174a59872ced0db7dcd698b1dbed7">inPrivilegedMode</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *<a class="el" href="namespaceArmISA.html#ad231afd8f3ee15e80991d6fbd5ba2e9a">tc</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static <a class="el" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990ca">OperatingMode</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a89bff2ee523d372c456087b77df1a43b">currOpMode</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *<a class="el" href="namespaceArmISA.html#ad231afd8f3ee15e80991d6fbd5ba2e9a">tc</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static <a class="el" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98d">ExceptionLevel</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a7d0efb0cabf7164c98bf8eddda31c1a8">currEL</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *<a class="el" href="namespaceArmISA.html#ad231afd8f3ee15e80991d6fbd5ba2e9a">tc</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a67cdf174e80dad7cea5b81cd045ba3b3">inSecureState</a> (SCR <a class="el" href="namespaceArmISA.html#a4982970a6e14df1bcdec992e13010ea6">scr</a>, CPSR <a class="el" href="namespaceArmISA.html#a28eb434b8e612e94308a551ad1ece71a">cpsr</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a9231e0af46835e612b3e5492ff29220b">mcrMrcIssBuild</a> (bool isRead, uint32_t crm, <a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="el" href="namespaceArmISA.html#a31087ac9a3b292028c4ad67325c10f42">rt</a>, uint32_t crn, uint32_t opc1, uint32_t <a class="el" href="namespaceArmISA.html#ab3a6b3d101b6013c030bff3a498df5ea">opc2</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a77aa2bfbf7d8b7a89dce050b9d3c164a">mcrMrcIssExtract</a> (uint32_t iss, bool &amp;isRead, uint32_t &amp;crm, <a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> &amp;<a class="el" href="namespaceArmISA.html#a31087ac9a3b292028c4ad67325c10f42">rt</a>, uint32_t &amp;crn, uint32_t &amp;opc1, uint32_t &amp;<a class="el" href="namespaceArmISA.html#ab3a6b3d101b6013c030bff3a498df5ea">opc2</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#afcdb894a2fb8b250bdb65111b6475c1e">mcrrMrrcIssBuild</a> (bool isRead, uint32_t crm, <a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="el" href="namespaceArmISA.html#a31087ac9a3b292028c4ad67325c10f42">rt</a>, <a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> rt2, uint32_t opc1)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aa7fe8a12c57d83bfdf8f226a670f24e3">msrMrs64IssBuild</a> (bool isRead, uint32_t op0, uint32_t op1, uint32_t crn, uint32_t crm, uint32_t op2, <a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="el" href="namespaceArmISA.html#a31087ac9a3b292028c4ad67325c10f42">rt</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a08b9060b98998cf4cba82dfc3d903858">vfpNeon64Enabled</a> (CPACR cpacr, <a class="el" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98d">ExceptionLevel</a> <a class="el" href="namespaceArmISA.html#a536bb38d0b4534415c908e6796c9685b">el</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aea2dba739c66ca577044be29b03d4aae">advancePC</a> (PCState &amp;pc, const <a class="el" href="classRefCountingPtr.html">StaticInstPtr</a> &amp;inst)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a277f16254a40dea78dd28b3ae0d7f641">getExecutingAsid</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *<a class="el" href="namespaceArmISA.html#ad231afd8f3ee15e80991d6fbd5ba2e9a">tc</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a1b1e3eb6c94c999f4a770af53577cd65">decodeMrsMsrBankedIntRegIndex</a> (uint8_t sysM, bool r)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a70891b952f128e8e59bdf1d974dcb020">PteAddr</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a20218e65060ae190a898b26aaefc467d">vtophys</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> vaddr)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a29e7c04a0c09d8666fdd63ca2dd2fda3">vtophys</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *<a class="el" href="namespaceArmISA.html#ad231afd8f3ee15e80991d6fbd5ba2e9a">tc</a>, <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> vaddr)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a36d997acf205055516cd9186ba7036ab">virtvalid</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *<a class="el" href="namespaceArmISA.html#ad231afd8f3ee15e80991d6fbd5ba2e9a">tc</a>, <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> vaddr)</td></tr>
<tr><td colspan="2"><h2>Variables</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const char *const&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aede31f577faadaee6841f8cbb2ba0bde">ccRegName</a> [NUM_CCREGS]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static const uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a45369daf162bfcb8fbb12c22ca75a24b">recip_sqrt_estimate</a> [256]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="namespaceArmISA.html#adfa4383a15e8d717cff2a67c57059d6f">IntRegMap</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a5d848cad81d3286f60d5719a01a4c85d">IntReg64Map</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="namespaceArmISA.html#adfa4383a15e8d717cff2a67c57059d6f">IntRegMap</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a776ef4bfaac9d0d062260e97718175fa">IntRegUsrMap</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="namespaceArmISA.html#adfa4383a15e8d717cff2a67c57059d6f">IntRegMap</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a5574cc0c8dfd0302100caad4a52cfa77">IntRegHypMap</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="namespaceArmISA.html#adfa4383a15e8d717cff2a67c57059d6f">IntRegMap</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a409355e6f9ebd23d406471d4085da1ad">IntRegSvcMap</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="namespaceArmISA.html#adfa4383a15e8d717cff2a67c57059d6f">IntRegMap</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a8a03861444ff15276b7d87832770c358">IntRegMonMap</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="namespaceArmISA.html#adfa4383a15e8d717cff2a67c57059d6f">IntRegMap</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aaeb465b32610088b5accd7f971ed3733">IntRegAbtMap</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="namespaceArmISA.html#adfa4383a15e8d717cff2a67c57059d6f">IntRegMap</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a65d778530e6e3d4eee2d5fb0307c6c57">IntRegUndMap</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="namespaceArmISA.html#adfa4383a15e8d717cff2a67c57059d6f">IntRegMap</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ae4929d89195e29ff228f7976884f7515">IntRegIrqMap</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="namespaceArmISA.html#adfa4383a15e8d717cff2a67c57059d6f">IntRegMap</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a65d39019ed657a0fcd8106401b1c5d7f">IntRegFiqMap</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static const unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a84437668638771a2fcccd69e27818415">intRegsPerMode</a> = NUM_INTREGS</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRefCountingPtr.html">StaticInstPtr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a45200a9fb8407c96197e76e23ddcc70d">decodeInst</a> (ExtMachInst)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aa9c3fc1797013f8e00684f22fa07315d">PageShift</a> = 12</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a7a6f56fb5890f57e694afbb604e9fb90">PageBytes</a> = ULL(1) &lt;&lt; <a class="el" href="namespaceArmISA.html#aa9c3fc1797013f8e00684f22fa07315d">PageShift</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a07a627ba286210abd9074a47c77a54b1">Page_Mask</a> = ~(<a class="el" href="namespaceArmISA.html#a7a6f56fb5890f57e694afbb604e9fb90">PageBytes</a> - 1)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a08d727046ebc7f00112c2f8bf3b6800e">PageOffset</a> = <a class="el" href="namespaceArmISA.html#a7a6f56fb5890f57e694afbb604e9fb90">PageBytes</a> - 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a71715d7d17858999281c2d4ff8fe8a04">PteShift</a> = 3</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a641c83fcd304bf9f8dc75541a1e5d08a">NPtePageShift</a> = <a class="el" href="namespaceArmISA.html#aa9c3fc1797013f8e00684f22fa07315d">PageShift</a> - <a class="el" href="namespaceArmISA.html#a71715d7d17858999281c2d4ff8fe8a04">PteShift</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ae709965dd7fcb64c16246b300f316afa">NPtePage</a> = ULL(1) &lt;&lt; <a class="el" href="namespaceArmISA.html#a641c83fcd304bf9f8dc75541a1e5d08a">NPtePageShift</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ad975bf3b58174e885967f6c21ba2a7e4">PteMask</a> = <a class="el" href="namespaceArmISA.html#ae709965dd7fcb64c16246b300f316afa">NPtePage</a> - 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a572fa77aaa45ddfb9159e2cc0decef23">USegBase</a> = ULL(0x0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a51960133d774efca8cdfae5d69a9925c">USegEnd</a> = ULL(0x7FFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#abcdaadef1aa651a4c38ad6991761de0b">VABits</a> = 32</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a71a425e7860bbb3ed6f33c2ad182c8d0">PABits</a> = 32</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a9df305729f5db1791dbc53dac732bfc6">VAddrImplMask</a> = (ULL(1) &lt;&lt; <a class="el" href="namespaceArmISA.html#abcdaadef1aa651a4c38ad6991761de0b">VABits</a>) - 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a1c9b1866607949b615383481925e7b2d">VAddrUnImplMask</a> = ~<a class="el" href="namespaceArmISA.html#a9df305729f5db1791dbc53dac732bfc6">VAddrImplMask</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#af88008c04e056065defb609b86b631d6">PAddrImplMask</a> = (ULL(1) &lt;&lt; <a class="el" href="namespaceArmISA.html#a71a425e7860bbb3ed6f33c2ad182c8d0">PABits</a>) - 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ad7e8163108d9586a120f9c11fc1cd2d8">MaxPhysAddrRange</a> = 48</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const ExtMachInst&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ac5c6d5a3f618c2afdd2b89edc2270e95">NoopMachInst</a> = 0x01E320F000ULL</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a8aee566332322d614d91755eba76bbd7">MachineBytes</a> = 4</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a77e6fd49ff51fff04b662beb0a5f2f33">HighVecs</a> = 0xFFFF0000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aea0516063d7f9678acee5bfb1c711e11">HasUnalignedMemAcc</a> = true</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a5f2a149beacf50df975a174c782cdcca">CurThreadInfoImplemented</a> = false</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a8eab7997d10cf9cd5280faf6a2cd2b05">CurThreadInfoReg</a> = -1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bitset&lt; NUM_MISCREG_INFOS &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a5acac006216a2ea59125ca03fe16de1c">miscRegInfo</a> [NUM_MISCREGS]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a46505a47acd328c59d45f22feff36c26">unflattenResultMiscReg</a> [NUM_MISCREGS]</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">If the reg is a child reg of a banked set, then the parent is the last banked one in the list.  <a href="#a46505a47acd328c59d45f22feff36c26"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const char *const&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a86b05be1092b70a38660616b2b7e6793">miscRegName</a> []</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a732e891fe8a81bc654829db063f8a548">nz</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 29 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a21f7b327cbedf079597394ec2c3f2a6d">c</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 28 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ab5a71200b0a7550ed87398d38b7aedc6">v</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 27 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aaedae291a5a9fc742b17b8876516d767">q</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 26, 25 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a2e4d6fb34ceb247ce7c3dae374baf8a0">it1</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 24 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ac843bf7761bca8cf5315375942a0c25b">j</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 23, 22 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a40bff70536b92895f0f36100dcd82608">res0_23_22</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 21 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ab1b18e0fb80cdb5c2246e2ebcfb325db">ss</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 20 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a7ebff870bb6dcd9f65af282d2b770f41">il</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 19, 16 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a1461de710c3725e97f5003ef8ca174d0">ge</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 15, 10 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a6a53fb9372ba8bf2ca24445d6a04f2a2">it2</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 9 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ab3be624d2ce2e84d65a45d2b81a9828c">d</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 9 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a300e2be8a75f735b68e3d6c321c28cd2">e</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 8 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 7 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 6 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a4b35d507a9016b299505ac92e2c05c12">f</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 9, 6 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ab94f7a6415286a6dcb0c58e3fe4f191e">daif</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 5 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aff45985b1b166a9f9a61198992af819f">t</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 4 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#abc9d5266b21d878b506e99288cd73da8">width</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 3, 2 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a536bb38d0b4534415c908e6796c9685b">el</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 4, 0 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 0 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a374fc69ddc2f21b9b13d2dcdcad3531f">sp</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static const uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#afc6f213ea883270c5134042145dc46ab">CpsrMaskQ</a> = 0x08000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 10 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aa2831803381e4bad578b0e50dfea7e0e">tdosa</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 9 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#adb04ef2fe7e4ca8e441739012c99cec7">tda</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 8 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ad2109a3ef3cb5b4f04a82fcc443c0c50">tde</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 7 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aa7b6922450408fb66d3b3e662ded193c">hpme</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 6 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a54001a5a3c8d983d1d831b3118f4ef6b">tpm</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 5 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a49486ab75d9a2bcec55df2f315ba0873">tpmcr</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 4, 0 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ab9e35ba640c304ad58620cf92cdef815">hpmn</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 20 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aed367f964a466bb44138a8bad44308e8">tta</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 15 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a1884d611a9a470a7d20751cb7d678a8b">tase</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 13 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#acc9a7d22ca88d78344cfb58e5c1c30de">tcp13</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 12 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a95ee919cf3d54c40d208956b58bb5353">tcp12</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 11 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a31b4243c0535a08ebe1a7e347b26dce9">tcp11</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 10 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aa80930ac299a3eece3121d687cb43040">tcp10</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 10 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ad46c9aa03e93059a1bc132032c909db2">tfp</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 9 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a1e2f483e878e4fc5008d1345c526a819">tcp9</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 8 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aeb76aadc2c9af5e99669ac9ddf0f3768">tcp8</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 7 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ad01f93a3b3138ada143ab0f51f03f64b">tcp7</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 6 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a405170812dd7e096489138f765e6e993">tcp6</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 5 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aafadc494e56d09b91252441c7ed20575">tcp5</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 4 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a4545b6a7d5dfc768d97f082f24ebc128">tcp4</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 3 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a8e4ca135f6fd323c8f2a23ae2a6b0f67">tcp3</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 2 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ac9ddbb1a6b9ba2f06b8eec66017e40c6">tcp2</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 1 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a20337fb8c15f947c8ddccdbb719aca22">tcp1</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 0 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a9474decc596adb9f798ff6a1471013d5">tcp0</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 16 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a1fd4acb8456dcb57fea4fe8fcbb38a3f">ttee</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 15 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aea284631793b214e3463a62fa6f2c2e6">t15</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 13 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#abb427cdb91194ee38d1e60d0c79d8a64">t13</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 12 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a8c86cd08caa229a46d252b20ace12927">t12</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 11 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a1cd4352d5aab0810bf99e313072d4a20">t11</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 10 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ae860b8391d0992d68f56e5fd6c6a8495">t10</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 9 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a753265f7292c49bc5523174912dfa1c3">t9</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 8 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a2a530743b762ef23d1c32dbc04a85a84">t8</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 7 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a92858a039c2bb13ff90e01d137a8b7ad">t7</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 6 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ae9250329d9f836add11234938c273a14">t6</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 5 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a55478b85a5356f02a91d61754b3a9527">t5</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 4 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a08f42452507369496ef6567235b37306">t4</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 3 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a4b436eb6c67374ed9ba2888134fa50f0">t3</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 2 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a9a91fdd4cf609b09e92f36103256fc99">t2</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 1 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a9df1907798e29b325c0f370a147b234d">t1</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 0 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a765baba33895f9a78b00190ab490cfa6">t0</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 32 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ac8d6b87c18b3441e38105459936d5f8a">cd</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 31 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#abf8cb03cd66e324202243eba8b804f0b">rw</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 30 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#abc4ea2b9b07a94c4f08d73d4cf569ea1">trvm</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 29 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ab7d9e639b11c7938e414f7d9ec445c90">hcd</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 28 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a014d91e7beb9481facf55547bbb2b8c1">tdz</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 27 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aedc1b3f79dcc2632081f3bf0acee51a5">tge</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 26 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a1fea9b360c9c776cc7dc39a5b7b96d6e">tvm</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 25 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ac4c70fe770341b28c2b0191aced5b95b">ttlb</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 24 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a2d5e9614651baf3954148b168adb3c2b">tpu</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 23 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a994739ac34581f728c1b0b9e05088da9">tpc</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 22 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a5cf4c6152bb76e735017fa61e974f0ac">tsw</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 21 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a6a80a5cfc08cb945355c42e75cf802ee">tac</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 21 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a9689518b4bcf1b181fe8c64860252afe">tacr</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 20 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a55c2b98719bc2d1be9c3568bddd8e055">tidcp</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 19 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a5fcef446962325344626f890eda1a703">tsc</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 18 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aceafee47931c7defaf7256c60301a677">tid3</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 17 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a368f2ca4012f0f0cca7ca0ca7c695040">tid2</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 16 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a4764c55f03e588413deb72c8ca54f177">tid1</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 15 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aa5a0e9d90e5c45fcdfe3b3f00d751c4d">tid0</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 14 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a7c1363cf8698f50bfa707a372427fe24">twe</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 13 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a54d4d6d83bec8a11acbd287a67884380">twi</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 12 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ad45796d4066f669a6fdd7c5ee0ac4158">dc</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 11, 10 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a68fbf8dfc41949d528a52a73463757ed">bsu</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 9 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ac21fef9158a94a240cdb130733db7031">fb</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 8 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aa9331aab1c34d5babc25ea53e521b708">va</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 8 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aea102f4a9a87d5c5ff68f50e329fbc83">vse</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 7 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a50d97ad5355488caa8cdf04c07d16c9c">vi</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 6 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#afd73f0623142a3ff8384827e694907f5">vf</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 5 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a0218c19cdf1635bc86071cbc6535d352">amo</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 4 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a3996b7984e71484320866e6ce6e58bc9">imo</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 3 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#af2a28d45e63092a1d811f2d9a61a5a86">fmo</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 2 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aed5336e8160b982f8b5bcb4b77d87c16">ptw</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 1 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#af01e82142f01d3e426562898c0850e96">swio</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 0 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ad4d02da4aea0e2c4684ca936a31a814d">vm</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 19 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a72e9544b3687e59b8623c3838223ef45">rfr</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 15 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a3b3ef57ee3f4848b68ec75203da90bea">nsasedis</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 14 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a7b58fc86c4319c5dd764f2604844c688">nsd32dis</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 13 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#adf03b156cafbceef5007647da91a2ff3">cp13</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 12 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a8c5f9c516e81704a669d882feab0bcf2">cp12</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 11 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#af503e4575c8d3bcaaa7ea177e5209926">cp11</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 10 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a8d48129403f6ed3ab9db9bce7bd7d6f1">cp10</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 9 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a21341a58f7ecd23d1dbecf69a3335fb7">cp9</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 8 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#afe8e8b21557f9ff4b70029d802985e31">cp8</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 7 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a3985c5aee64f9862d691ed3a6723ff1d">cp7</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 6 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ac10aad30be858ed59dfe93d368a08306">cp6</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 5 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a22744b315223e5b1470e8332276edcef">cp5</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 4 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a19dbe2e7a57939c08772657131d63108">cp4</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 3 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a46aec12018deb0e76b03206038f219db">cp3</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 2 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ae1229999257957a81a8b91dd7885af37">cp2</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 1 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#afa9872cb5ba1de61f62e912b2143683b">cp1</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 0 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#adaf371c9e03f8de368e4284bce7d4192">cp0</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 11 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a722e2e7c5fe435d5ce088ab002cd9653">st</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 9 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ae8ba8d63b5beaa2dae7e934b07f0bd82">sif</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 8 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a1d0f5e30e87149bcbaed26d0bb78857e">hce</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 7 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ac87c0e4c282cf57b5f6a466934c9802d">scd</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 7 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a6a1845b850037f140ad2805857487ebd">smd</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 6 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ab3dade6b2e3945e6e7d54b76db162dcd">nEt</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 5 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a681a09b095a83c45c15e96687e5ecaa3">aw</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 4 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ab0f7215def6b1960b78eef764351cb5a">fw</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 3 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a80a2ed8a967611c54d6dff963f53ac97">ea</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 2 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#acc2aac3b73ae5a1d8571caf28c452585">fiq</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 1 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a336f97db02d28a5fa6bd0da0820e235b">irq</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 0 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a0929e6a0471942ee7968c26aa92d15ff">ns</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 29 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ac94a24b9835c2023b09a190233209c1c">afe</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 28 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aba0b4c8697e283a91fd2b66b4fb1672a">tre</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 27 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a1e2e2ee4ddd793196769ceafc5203864">nmfi</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 26 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a7c3c0220014fd68379eba2be18391263">uci</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 25 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#acfda2ffd77850b534d363293a2fabe59">ee</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 24 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ad1a6b222d7e4342e1fdb437588901eab">ve</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 24 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a128e4c2efced9cb82ecc051ae9333096">e0e</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 23 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a418c214c758f4c8c671a6cc789218c42">xp</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 22 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a06c82f57153f292d690981e84c1343fa">u</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 21 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ad6b684aceb88077c8a4a6aa21d84c110">fi</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 20 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a8bdfb8681f7e4defc37e28a9e0609bf2">uwxn</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 19 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a2dcfb502c05cd69edfe4cf7f2925d357">dz</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 19 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a748acb02a2512b14dd1c820b6b97048f">wxn</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 18 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ad3795c32a167d936f673e747047d9715">ntwe</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 18 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ac57cdaf10aca505af83cb1fff1a3f4af">rao2</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 16 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ad3543489a046c39721a7b83be49d0b1c">ntwi</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 16 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ae6e3a7922c7938d4c00c326e25bc4f38">rao3</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 15 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#af4f2a254c908b62140a1e9a7652f71a7">uct</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 14 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a4d6633367bb930bb68dfb469166a212a">rr</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 14 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a0914b5d49070e610629b0593134d0326">dze</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 11 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a0db110357447336365bed71ad6b740f0">z</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 10 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a6c2ec4c078786d1376330f84cee7af6a">sw</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 9, 8 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a4bad5cc5c9b261061b70f032741fb163">rs</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 9 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a1488ead076cbff60ea8cdeadb843318c">uma</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 8 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ac098387905d705c299fbfbd3db0e701c">sed</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 7 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 7 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a0510f55b07d77b88749e7aed1663dd98">itd</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 6, 3 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a620dbc977d3e9341051c9e517fb8876f">rao4</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 6 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a654acbedffe80b1c6fd756da880a1521">thee</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 5 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ac4ec1d383ec8e20f2ec2cea4c4c6b560">cp15ben</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 4 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#acf3c87fbcd28d47ff53cbae2a40d2d30">sa0</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 3 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a6af00826021005760b36569412ed04c6">sa</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 0 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ab3b9e641a2a1f7851dbd51bd3af42069">m</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 21, 20 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ad483fbcd13fd7b9600a7fb2ee4bb3b20">fpen</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 29, 28 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a6a5137ad692d487e4762ee7a38e2609c">rsvd</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 30 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a46b2ab8ca1027fa6916e90b96deba0b3">d32dis</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 31 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a3d22c3e39c64566fa3b07711acf3a493">asedis</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a560e6d79cd7be057ff32b8ee9d02133b">fsLow</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 5, 0 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ab7583452c2328b9aaf5982ce3225554a">status</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 7, 4 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a08ca08e977abd83ab95c7c4251ddf90d">domain</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 9 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a04058beb3da82f5a8d0002c2937c3e5d">lpae</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 10 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a150ddb4a1c6fa6080755a43aa1f47b82">fsHigh</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 11 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a0c17218636e64bf866e9f767f77b9bd6">wnr</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 12 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a8ea36925f406e594e0e00a1a3f34ded1">ext</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 13 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ab6e295e5f4536aeac757625b9bdeffa9">cm</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 1 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aba73f78b9d808358500aed1858f93826">dzc</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 2 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a6513f12c53f48040dcf64766b17d948d">ofc</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 3 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a622425fbda35c119e73310e52804ab47">ufc</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 4 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a0da138685d32e03ec6c3b63c2cfe57e7">ixc</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 7 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a089365a2b94eba582cfb89abc4412be8">idc</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 8 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#afac4d2c9eecfa882c55bc592bfafe383">ioe</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 10 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ab957aacfe050a046d44b0bfe2e4a6235">ofe</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 11 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aa8d4e731f552967fb286dce5557aabb2">ufe</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 12 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a8872d77b19be854525f7591f52072ca8">ixe</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 15 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a32fca069e9c7efd2c4cad0c9a9514b79">ide</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 18, 16 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a66ba49a199b7663294cb7eaba4654127">len</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 21, 20 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ad5edb3e90eed952adc814cb7720efd92">stride</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 23, 22 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a25c34669be64f74a117a7390cd148d65">rMode</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 24 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a1c2f50ca008393786262fdc75fcdf8f1">fz</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 25 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a2d4eab7c9ab6cfc389dadc4bb6d5eb48">dn</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 26 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ac004a1b7f5618380e9acae7a8b5a7b8f">ahp</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 27 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a0b8a50528e847cbecc2ba4d5ad4fbbaa">qc</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 31 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#acfba495c8a299a0b25c8db39ebf39d45">n</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static const uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a22037edf537f6b1d2d9156efa0726172">FpscrExcMask</a> = 0x0000009F</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static const uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a7e1718dd34f5135e284d42af8e3aa26d">FpscrQcMask</a> = 0x08000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 30 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aa981dd0c8aac6756827b571023703ee7">en</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 29, 0 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ae27d7c10d7e843a615e46e95d27b1fb2">subArchDefined</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aa50bb95a6c7e283a7ae43340c635f808">advSimdRegisters</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 7, 4 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a821637eed8edfa7cf6d2ae82e2000933">singlePrecision</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 11, 8 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a7c1b9145562e970c79704887548503e8">doublePrecision</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 15, 12 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a6d9502d214bade5dee773c3fa2c1434a">vfpExceptionTrapping</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 19, 16 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a79f84f35a8f1365ae1538bd35728f0bf">divide</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 23, 20 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a8ef8fc36b5eeeeb8b014b25d70f487fb">squareRoot</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 27, 24 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aa1eee0eec0da3ce0907ff255df711689">shortVectors</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 31, 28 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aa1185da2e5234a1a6b319a9c91638571">roundingModes</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a827cefc8f0403659e3a5c6cae6ca238b">flushToZero</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 7, 4 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a1373c76bc21e42825948fdbf8c998db7">defaultNaN</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 11, 8 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#acf082f5ed60dd8842de820e4ef3357b5">advSimdLoadStore</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 15, 12 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a945a4846cd2b59d0fcc04848b7015179">advSimdInteger</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 19, 16 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a4feb0de0c7c142f4c2ddc442725f785c">advSimdSinglePrecision</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 23, 20 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aa0ba98a18c67a4d2fcf9bd3a5161f837">advSimdHalfPrecision</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 27, 24 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#afc33f4c02aa9a46e7e862ea7dad34ee2">vfpHalfPrecision</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 31, 28 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a068d3b30e68fe23c297e726a2bbb349a">raz</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 4 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aab032cb40aba5560512ad326bb2eebea">pd0</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 5 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a47763275c81aaedfbc9aa1386f142e55">pd1</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 5, 0 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#afeb1e83c611e9d944cd8eed733bdc181">t0sz</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 7 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ac6f41a79b9896ca23030528c14f07f60">epd0</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 9, 8 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ac1a5a20e34ac8f52779317674835bdc1">irgn0</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 11, 10 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a9ae03fc893ebb870f39e5036fa505054">orgn0</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 13, 12 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a5c42f41daf16716d469a7b074ba3a5d7">sh0</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 14 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a712d913d5b977620cf28e4a3d33b8f71">tg0</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 21, 16 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a7bc480704815ecea9ca4cd4893a6ccf7">t1sz</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 22 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aa9c06d113899e4649a4086ad0b04d7fa">a1</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 23 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#adf3ee82c502b35d72c8d60d7579128d8">epd1</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 25, 24 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aca2fd4ce5dc53cb5188c28a8be622c8e">irgn1</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 27, 26 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a23f04a8d51642a770e4a6c3deba0d512">orgn1</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 29, 28 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a9eea1cf6d53e3c2efcd1a1672c531124">sh1</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 30 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a1dbd15c860a04e0240ca64dc86b04ad2">tg1</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 34, 32 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aea04627a5956cc301f38221d6da36f29">ips</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 36 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#abda77ef82f39c85290b32b74bb61cab9">as</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 37 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a417c541c68c8fb921e654e863bb245e1">tbi0</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 38 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a8dfa6ff96013c247982e9e2f0878bad7">tbi1</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 31 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ac9e47ee984a56d1f1ea7afbf003c85d8">eae</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 18, 16 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a89ee62e7a5b4c441608f6e6def5eaca1">ps</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 20 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ac0fb4d4fe7ea370c10ef0fdf9f625709">tbi</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 4 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ae32c8ef7b61b7855b3a47485974d0e2f">s</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 7, 6 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a984eca3b4417335d47761228b03d43c4">sl0</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a042ec08533e5a3b96df0d20b3783ab3b">tr0</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 3, 2 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a4206391b1e650556f73f50b595e2cf96">tr1</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 5, 4 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a43493bfaa4eaea4138a06fe753b0ac44">tr2</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 7, 6 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#afc1b590f6b0a520425533ba534a9ab0e">tr3</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 9, 8 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aa94bfe5122e99e44d2e3e6bd3365a6f5">tr4</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 11, 10 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a8d9ef0208728b662d75fa686253a19cc">tr5</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 13, 12 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a0cc80229b7159af450ff98ffed58d849">tr6</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 15, 14 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#af0fb422990abdad60e008a1f4c6de306">tr7</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 16 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a20413376a98d62a4aac191c93797e222">ds0</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 17 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a17af3813b4c6d9904bbed94a1e0ba33e">ds1</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 18 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a484c253bd3439bbbd6948f8f1100145c">ns0</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 19 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#af92245097fead45d50a2237bbf759c19">ns1</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 24 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a0c4a11e8752493ecbb359f5a12474f70">nos0</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 25 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a9eb8dcf6c3720e5b6ac8d2adfa203bec">nos1</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 26 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a392bf93c41c6bcf4e1fc63a777e7b8af">nos2</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 27 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a371465d6e4f21d3bfc37fe7e1c1dff96">nos3</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 28 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ac60dc2a73b5d44a33538afef1fc076d4">nos4</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 29 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#af58d9a2a63c222c3cbd19eac51e69cd9">nos5</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 30 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#af6d89f4f192784a60520735c055df1c9">nos6</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 31 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a94353b4f572c8df93f2e692e21109289">nos7</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a22ab9bf6c050c19e98113f9110ef58b7">ir0</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 3, 2 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a4bd7cbe4b961be56ce83f4d4b42127c1">ir1</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 5, 4 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a74e63107c41fca3f2d51d4ebbcc57331">ir2</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 7, 6 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a486df8c676ab8b74f9bf03c9a1719122">ir3</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 9, 8 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a4f9d1d7d40a281ce68beccb3a2902769">ir4</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 11, 10 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aba139f6a2ce339476048580f60a9b4fb">ir5</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 13, 12 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a00bc86babfae3178ed9c9d253e9e60ab">ir6</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 15, 14 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a8c41d3470bc6f72663e285d975cffbd1">ir7</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 17, 16 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#af302b204e09be07be182bd8683193a7f">or0</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 19, 18 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a54efec8380bf721cfeb8798cb4f8ffac">or1</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 21, 20 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a5f540665cdbc17173e12e097beb4ffb5">or2</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 23, 22 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ab604ec72b49c0459ed0e31fd82c675c9">or3</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 25, 24 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a535a375c855f8dd6647dcc2a933ab4d2">or4</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 27, 26 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a53ca0e02e7ce79006c1c78c271290276">or5</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 29, 28 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aa3d83925e786d24d4e08e665fe478eeb">or6</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 31, 30 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a68f5f061e2db315edb054e4ea2ed85be">or7</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aaff4c7c57057268242cad9e94c8ff5d7">asid</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 31, 8 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a2e847d70121ca6718d4fe276626d27b7">procid</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a41f9511176cc830dac60bdcf44592f31">sataRAMLatency</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 4, 3 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a27c3d19c132d3cc2f6bbf7b2342c10fe">reserved_4_3</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 5 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#af659a9b1bd5f192f9fc8815af6cb84be">dataRAMSetup</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 8, 6 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ad043fd291b80f14894b225ee272be49d">tagRAMLatency</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 9 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a0606a8dc9dd482c77cf0633582ac3994">tagRAMSetup</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 11, 10 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#af48cad86526673ec26afa48f7cee33e2">dataRAMSlice</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 12 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aa80197e061975ad757e326738edf052f">tagRAMSlice</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 20, 13 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a6fe3281f4fb5e74300d02bc1d5ead520">reserved_20_13</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 21 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a1e4d3e730590f492202aa9f16bbf5c7f">eccandParityEnable</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 22 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a99cf50c7323ee48fe37282b57d20a1bc">reserved_22</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 23 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a342121a0f13504beda1e03b05b9c018d">interptCtrlPresent</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 25, 24 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aaa6f583d9c03a397dacc9d0122e86f89">numCPUs</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 30, 26 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a2d999c0635599fcd84b4ea82e5cebabf">reserved_30_26</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 31 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a0913d275b1f0cc066aa8bf79de56a8f0">l2rstDISABLE_monitor</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#abf77eebb81167931c5acff43ded534f2">iCacheLineSize</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 13, 4 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#abdb3894c66cb19f6909623305b156ead">raz_13_4</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 15, 14 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a94d70f7bb4435ef389cdc4b57f781b9b">l1IndexPolicy</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 19, 16 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a6472572fef5680bb154376be1075e200">dCacheLineSize</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 23, 20 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aebc5795eb1d5e1832c421a49d7c77bb2">erg</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 27, 24 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a63cb5f979cb3ed051d30f81eff79afe2">cwg</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 28 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#af52edcab9531c17e54365f627d2ccc7c">raz_28</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 31, 29 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aa57feb9d0edc773433110d4bde26d124">format</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a349e0b397ad4a56b612a61f767bae0ce">sel</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a0ff9290207eddeb5cf7bfc3fa0c9cd14">attr</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 39, 12 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a669a5d9343209851e234d5f2f7c573d5">pa</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 8, 7 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aa4732a9f802bdb386b8d76cb02a6df60">sh</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a1520b306f878abbc3839924817332b47">ec</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 15, 0 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a117688ed05fea81d469dc839ef164710">imm16</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 13, 12 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#abac5ffe79f8253b40fd749257bbd48dc">res1_13_12_el2</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 9, 0 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#af0ea83f52f1a1a0732fe7e25003c2be0">res1_9_0_el2</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">SCR&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a4982970a6e14df1bcdec992e13010ea6">scr</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">SCR CPSR&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a28eb434b8e612e94308a551ad1ece71a">cpsr</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">SCR CPSR <a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ad231afd8f3ee15e80991d6fbd5ba2e9a">tc</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#abdd8d87f45e3e642b35d255fbb142607">MaxInstSrcRegs</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aad482bd13da71e59c1ad006b9e752dda">NumIntArchRegs</a> = NUM_ARCH_INTREGS</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a89b232bddc21cd1c382ba6987b0875b8">NumFloatV7ArchRegs</a> = 64</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aae26e57c88e6b2f9dd23dc9452774feb">NumFloatV8ArchRegs</a> = 128</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a65a248ccc2e106405ff1d1de4a1939f6">NumFloatSpecialRegs</a> = 32</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a806ce965bc2fe1e6989928de7d63b733">NumIntRegs</a> = NUM_INTREGS</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#abec5e2109198c6625b3d4952db153fff">NumFloatRegs</a> = <a class="el" href="namespaceArmISA.html#aae26e57c88e6b2f9dd23dc9452774feb">NumFloatV8ArchRegs</a> + <a class="el" href="namespaceArmISA.html#a65a248ccc2e106405ff1d1de4a1939f6">NumFloatSpecialRegs</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a9c8cc0ef93d80b0a0e44d4189d29b6ec">NumCCRegs</a> = NUM_CCREGS</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#af51c226f6d8f413a1d210ea0c9ece771">NumMiscRegs</a> = NUM_MISCREGS</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a4a2880e3974270b242cd84ef2885446e">TotalNumRegs</a> = <a class="el" href="namespaceArmISA.html#a806ce965bc2fe1e6989928de7d63b733">NumIntRegs</a> + <a class="el" href="namespaceArmISA.html#abec5e2109198c6625b3d4952db153fff">NumFloatRegs</a> + <a class="el" href="namespaceArmISA.html#af51c226f6d8f413a1d210ea0c9ece771">NumMiscRegs</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aa3065d71878af65ec94620d80115072d">ReturnValueReg</a> = 0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ac35c9b70bc7bca5391552a5d573014d3">ReturnValueReg1</a> = 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ad4ec6fc850e433286f71acc33498dae1">ReturnValueReg2</a> = 2</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a2be5f0fc62327c298d9b7b646772cd7b">NumArgumentRegs</a> = 4</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#addbecc8722f5bf4a15cebcfdda31035a">NumArgumentRegs64</a> = 8</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ad505c1fded4c260b0e96e86fac7e7a89">ArgumentReg0</a> = 0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a140cfd1abc4c6a5b8ac7e593f4ebcd74">ArgumentReg1</a> = 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a151af159205abf8eb8c8cf69c1081362">ArgumentReg2</a> = 2</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aa75bea08f99542e3491612ffaa50aec4">ArgumentReg3</a> = 3</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a21175136e57519247885a7fe5d643abf">FramePointerReg</a> = 11</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a5f2fa736ead4cd563dc7856cf712464f">StackPointerReg</a> = INTREG_SP</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a5f2b34918bd01003c015f3609a4cca14">ReturnAddressReg</a> = INTREG_LR</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a36afeec57f9529c30ce7dc2e6d7b41c1">PCReg</a> = INTREG_PC</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a489ec7c96a6c6e4f5401e91d8c623e2b">ZeroReg</a> = INTREG_ZERO</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a5dcb819969d201873a1dddaf124fd587">SyscallNumReg</a> = <a class="el" href="namespaceArmISA.html#aa3065d71878af65ec94620d80115072d">ReturnValueReg</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a6fd82dbf1492273d3319906497dd7f23">SyscallPseudoReturnReg</a> = <a class="el" href="namespaceArmISA.html#aa3065d71878af65ec94620d80115072d">ReturnValueReg</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a094ef26f832e64d56cfe12ccf3a17823">SyscallSuccessReg</a> = <a class="el" href="namespaceArmISA.html#aa3065d71878af65ec94620d80115072d">ReturnValueReg</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a6f7a0b91774bef93b6244a3f1be5a013">FP_Reg_Base</a> = <a class="el" href="namespaceArmISA.html#a806ce965bc2fe1e6989928de7d63b733">NumIntRegs</a> * (MODE_MAXMODE + 1)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a0346cbbd2dd9a03b2c329706e9605b19">CC_Reg_Base</a> = <a class="el" href="namespaceArmISA.html#a6f7a0b91774bef93b6244a3f1be5a013">FP_Reg_Base</a> + <a class="el" href="namespaceArmISA.html#abec5e2109198c6625b3d4952db153fff">NumFloatRegs</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a85458265a2798a71b905b8c3404d302b">Misc_Reg_Base</a> = <a class="el" href="namespaceArmISA.html#a0346cbbd2dd9a03b2c329706e9605b19">CC_Reg_Base</a> + <a class="el" href="namespaceArmISA.html#a9c8cc0ef93d80b0a0e44d4189d29b6ec">NumCCRegs</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a90f732192817e23359d9494628ce4faa">Max_Reg_Index</a> = <a class="el" href="namespaceArmISA.html#a85458265a2798a71b905b8c3404d302b">Misc_Reg_Base</a> + <a class="el" href="namespaceArmISA.html#af51c226f6d8f413a1d210ea0c9ece771">NumMiscRegs</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const int GDB_REG_BYTES&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a7bca404a37e7db0156c4b14dad12c18f">M5_VAR_USED</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a997e13ea56e791849c1c12d7d5369798">cond</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 3, 0 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aedf8742bbf65a60cf102a4b3f9ba3d68">mask</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 7, 2 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a58dcc100553d60e799062860a67bf076">top6</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 1, 0 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a570e8d0eac614364447cacd0952355ff">bottom2</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a3d1cdcdc326e4ab9da63ac956613c1e5">decoderFault</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 55, 48 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a683bc4d34bcd90ff65dd6a2dd777fd24">itstate</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 55, 52 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aa36d1a4972bd3dfd6000e73592e19500">itstateCond</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 51, 48 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a4a7e278d9f50df4420a93ef82a58c938">itstateMask</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 41, 40 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a076ad3f55fa030711b7faf0ae52d094e">fpscrStride</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 39, 37 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a4e07af2c48df623125cd492d3bf7cf2e">fpscrLen</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 36 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a9f7ae72f642ea90a8b22f8cd59e774d1">thumb</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 35 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a06ebed7c0342827d3993960402b173fe">bigThumb</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 34 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a79293aabe9972f917d751c5072e55a48">aarch64</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 33 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a87eb437bca4f99b6b20ed07c6ae64f48">sevenAndFour</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 32 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a61dea9169857d9d9d839f01916aae386">isMisc</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#abdb35c5f2e5a7fe539702a8d9caf70a0">instBits</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 27, 25 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ace5471290648d600af8f1bad2c3990bf">encoding</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 25 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a3dec0eaa1e81dd161ebd5e7efcbbffc3">useImm</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 24, 21 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a7e6ae5d5e0561c3c3948cb6089b73eb0">opcode</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 24, 20 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a84040578ddc3f8d8eac99c3e5bc81aa9">mediaOpcode</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 24 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aca53a21b51589688af27cf930598cc16">opcode24</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 24, 23 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ae1ab9e3be23281720533054e89a53234">opcode24_23</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 23, 20 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a863fd7dca7ec3ee732a5796156cdd9dd">opcode23_20</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 23, 21 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a35a6c8d8982a18d524cfd5ecaa51f674">opcode23_21</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 20 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#abba7614d6d4032b268f94b5fdb3f2723">opcode20</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 22 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a147377a670c656c53109eac1b507e7f7">opcode22</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 19, 16 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ab05b075f885fa8f9fe696d1391dbe262">opcode19_16</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 19 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a80e5669fadfd26481ac26309c95704df">opcode19</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 18 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a8b2332851c3bae645a1117b6e477f003">opcode18</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 15, 12 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ac4687167c0cd45e72b6e56c98e97fda5">opcode15_12</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 15 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a51bdc09d5eb196bf63861905c94667cf">opcode15</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 7, 4 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ac926d24338395b2bf33fd0a53a2541f9">miscOpcode</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 7, 5 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ab3a6b3d101b6013c030bff3a498df5ea">opc2</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 7 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a5eb73ded03238e5a5fb1baf102999dff">opcode7</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 6 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ad6f8df35055c90a9b0196aa47553e236">opcode6</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 4 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ad761a0a39c55fd6e2697d0a8db349f74">opcode4</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 31, 28 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a148177ccc2986c83dd4a609b6f384d07">condCode</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 20 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a149b44b40a39b59880ff549cd3f76f08">sField</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 19, 16 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ae0fcbaa83545f8509301d6dee28c0775">rn</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 15, 12 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ada4e065139ef501b35aaec37db4a76cb">rd</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 15, 12 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a31087ac9a3b292028c4ad67325c10f42">rt</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 11, 7 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a35b416a868dddc1a40eaa24e0c8a0fed">shiftSize</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 6, 5 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a1f1168cf4450bbca9df080baf8bc763c">shift</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 3, 0 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a5cc244c12e01dc5f49d25a5c28c45b91">rm</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 23 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ada1c544cde4504a8678c1ef37e06e4c3">up</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 22 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a8b3e69649fab94ed6c08d7ba3da4c8f6">psruser</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 21 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a31a577e5d458b463ab6c796507845dc0">writeback</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 20 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#afa6d7b8db808c1107ddbccebf436a63d">loadOp</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a37aaffadefd170b80aef79cd5d716782">pubwl</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 7, 0 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a6fcf5d70f200e4511a440bf788ea99e8">imm</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 11, 8 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a5073825d20fe175b2e501f434294843d">rotate</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 11, 0 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a28574bba0dd55f9cef74c99b10872aa1">immed11_0</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 7, 0 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a8f2ddc5d85ac5133337e868b0353b79c">immed7_0</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 11, 8 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a2a8671620eb9548f17dcde17730c7704">immedHi11_8</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 3, 0 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a788070cbd82f18fba35dd38f484a3a5f">immedLo3_0</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 15, 0 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ab37888ec570d47cd773b7fbcea081e76">regList</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 23, 0 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a19e4a68ca5c93c6136351d804b432b09">offset</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 23, 0 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ae23a41aa58f7f5fa15596e2bb8260101">immed23_0</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 11, 8 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a664d171927fcaea0586d5e07a842d0ed">cpNum</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 18, 16 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a0581dada61afa573e874673f32c0e21f">fn</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 14, 12 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a6bb1dd177dcfe2a8a54a396f8942a098">fd</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 3 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aacb3d9cdeadd83c1e0f761fd93e41bed">fpRegImm</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 3, 0 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a83afc96fce969a3ca7bf5b9a0814192f">fm</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 2, 0 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ad63095f7f8401aa65b72d4ad470ed251">fpImm</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 24, 20 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a05de74247d1f83954775c8ab622d308d">punwl</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 15, 8 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ad0fd46367ffa22b8c551ce416b1af635">m5Func</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 15, 13 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a6b6832b48483f17e2fa17657b65b5681">topcode15_13</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 13, 11 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a54618ab41d22eff82f262c7ec9eaa248">topcode13_11</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 12, 11 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a56b555ac8f00e1c3d511cb5093991829">topcode12_11</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 12, 10 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#afb373112f14ae3ac9ee1547ea8796c71">topcode12_10</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 11, 9 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a1d5cbd7b71aad450deb3cf5173951dd5">topcode11_9</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 11, 8 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#af2070ecffe70efd10bf4a16484a44568">topcode11_8</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 10, 9 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aba3263a29997941fff1ea45979e1fc74">topcode10_9</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 10, 8 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a784cc09beeed701ee1ee16a5d3c88ba8">topcode10_8</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 9, 6 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a053c550818d3d7c69c6a8613818d0b02">topcode9_6</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 7 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a7a2ec9248141bbc832da5b3ae71f3d89">topcode7</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 7, 6 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#afc3120ee7635983b898f78a3e4847a31">topcode7_6</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 7, 5 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a0408d1ed6aabf6aef3dbee132dff0fbe">topcode7_5</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 7, 4 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a8169e52d0897c78d6ad7c6baa2137fde">topcode7_4</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 3, 0 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a600aa8a456fe1c296b0637bd42b0856a">topcode3_0</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 28, 27 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#acea866606ca9154d79edb51b54ba56d9">htopcode12_11</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 26, 25 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#aafd66a6cc31b25c1866bd20544b0d410">htopcode10_9</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 25 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a054e7e05b6cec229bc2a25cb28ee8e35">htopcode9</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 25, 24 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a77ff09a354c030c636ffb317fba6a72f">htopcode9_8</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 25, 21 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a32e7d08483d50980b886f47038aa70c2">htopcode9_5</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 25, 20 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ad7ec82d65806291eef9e912b929d41b6">htopcode9_4</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 24 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#abcd75db3471df074ab27c0a4029bec43">htopcode8</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 24, 23 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a696d35a1424e6984c8048035002c02ff">htopcode8_7</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 24, 22 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a8d2a96213e66e9d114c8b0f06d8782f6">htopcode8_6</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 24, 21 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a3e4fbdb5708f89ab3d33b2f92783e611">htopcode8_5</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 23 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a622bda0e5299394342b03248fe940c4a">htopcode7</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 23, 21 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#afe8f19e472f4d984bd7a15191406fcc4">htopcode7_5</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 22 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ad497a847b64c09cf284e6bc712d12a06">htopcode6</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 22, 21 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#afe4390c6a5722859ef1e14d8d4c1e1ed">htopcode6_5</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 21, 20 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ae85b791769fb12961ac8a88d908d2b49">htopcode5_4</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 20 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#acef4c96a8fc70513e9df91b39b6e5a93">htopcode4</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 19, 16 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a2f32bf73472250daddaae754de01fe18">htrn</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 20 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a0b9a55ca80a9dcd2a18533561c516f72">hts</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 15 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#ac3e4dbf55b82d4276e426334d24b2213">ltopcode15</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 11, 8 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a1ea1c6d88ebd138e329034c7f4655171">ltopcode11_8</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 7, 6 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a201d1cf402bf626b894060b5ad1f3197">ltopcode7_6</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 7, 4 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a00d93855456ce62bde2d0694da903ac9">ltopcode7_4</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 4 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#af41cda76c6c37be2ad95775a8a5ba41f">ltopcode4</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 11, 8 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a85049a375e052b8b07b995fc06b5b221">ltrd</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 11, 8 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArmISA.html#a7cbf80597984fd27f74eb6ca71511b3d">ltcoproc</a></td></tr>
</table>
<hr/><h2>Typedef Documentation</h2>
<a class="anchor" id="a609be91105e5d052b843946e16f5edab"></a><!-- doxytag: member="ArmISA::CCReg" ref="a609be91105e5d052b843946e16f5edab" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef uint64_t <a class="el" href="namespaceArmISA.html#a609be91105e5d052b843946e16f5edab">ArmISA::CCReg</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2registers_8hh_source.html#l00073">73</a> of file <a class="el" href="arm_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a89aa1b34ddfee74fa801f6510aa82d15"></a><!-- doxytag: member="ArmISA::FaultOffset" ref="a89aa1b34ddfee74fa801f6510aa82d15" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="el" href="namespaceArmISA.html#a89aa1b34ddfee74fa801f6510aa82d15">ArmISA::FaultOffset</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2faults_8hh_source.html#l00061">61</a> of file <a class="el" href="arch_2arm_2faults_8hh_source.html">faults.hh</a>.</p>

</div>
</div>
<a class="anchor" id="ade3f88ca095fba032829e1cf61ad855a"></a><!-- doxytag: member="ArmISA::FloatReg" ref="ade3f88ca095fba032829e1cf61ad855a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef float <a class="el" href="namespaceArmISA.html#ade3f88ca095fba032829e1cf61ad855a">ArmISA::FloatReg</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2registers_8hh_source.html#l00067">67</a> of file <a class="el" href="arm_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a09d847770eae29d6fb61e67d42445cd6"></a><!-- doxytag: member="ArmISA::FloatRegBits" ref="a09d847770eae29d6fb61e67d42445cd6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef uint32_t <a class="el" href="namespaceArmISA.html#a09d847770eae29d6fb61e67d42445cd6">ArmISA::FloatRegBits</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2registers_8hh_source.html#l00066">66</a> of file <a class="el" href="arm_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a class="anchor" id="aec7636f67d483069291a9000a9d86131"></a><!-- doxytag: member="ArmISA::IntReg" ref="aec7636f67d483069291a9000a9d86131" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef uint64_t <a class="el" href="namespaceArmISA.html#aec7636f67d483069291a9000a9d86131">ArmISA::IntReg</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2registers_8hh_source.html#l00063">63</a> of file <a class="el" href="arm_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a class="anchor" id="adfa4383a15e8d717cff2a67c57059d6f"></a><!-- doxytag: member="ArmISA::IntRegMap" ref="adfa4383a15e8d717cff2a67c57059d6f" args="[NUM_ARCH_INTREGS]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="el" href="namespaceArmISA.html#adfa4383a15e8d717cff2a67c57059d6f">ArmISA::IntRegMap</a>[NUM_ARCH_INTREGS]</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="intregs_8hh_source.html#l00304">304</a> of file <a class="el" href="intregs_8hh_source.html">intregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a990b4a50975c7c9ad483541075ec838e"></a><!-- doxytag: member="ArmISA::LargestRead" ref="a990b4a50975c7c9ad483541075ec838e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef uint64_t <a class="el" href="namespaceArmISA.html#a990b4a50975c7c9ad483541075ec838e">ArmISA::LargestRead</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00528">528</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a class="anchor" id="ac24a19fc8c1c73e2fe34a8702696b8d0"></a><!-- doxytag: member="ArmISA::MachInst" ref="ac24a19fc8c1c73e2fe34a8702696b8d0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef uint32_t <a class="el" href="namespaceArmISA.html#ac24a19fc8c1c73e2fe34a8702696b8d0">ArmISA::MachInst</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00055">55</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a class="anchor" id="ae6de70120f06c08f390947f9e5cf7f7a"></a><!-- doxytag: member="ArmISA::MiscReg" ref="ae6de70120f06c08f390947f9e5cf7f7a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef uint64_t <a class="el" href="namespaceArmISA.html#ae6de70120f06c08f390947f9e5cf7f7a">ArmISA::MiscReg</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2registers_8hh_source.html#l00070">70</a> of file <a class="el" href="arm_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a22c791f30f21bc6bdd507a12564c5294"></a><!-- doxytag: member="ArmISA::RegContextParam" ref="a22c791f30f21bc6bdd507a12564c5294" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef int <a class="el" href="namespaceArmISA.html#a22c791f30f21bc6bdd507a12564c5294">ArmISA::RegContextParam</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00531">531</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a class="anchor" id="aae09700313049a69ee04461da32b5fce"></a><!-- doxytag: member="ArmISA::RegContextVal" ref="aae09700313049a69ee04461da32b5fce" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef int <a class="el" href="namespaceArmISA.html#aae09700313049a69ee04461da32b5fce">ArmISA::RegContextVal</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00532">532</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a4b440977e68a34a12ed0a2dd37e63879"></a><!-- doxytag: member="ArmISA::RegIndex" ref="a4b440977e68a34a12ed0a2dd37e63879" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef uint16_t <a class="el" href="namespaceArmISA.html#a4b440977e68a34a12ed0a2dd37e63879">ArmISA::RegIndex</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2registers_8hh_source.html#l00061">61</a> of file <a class="el" href="arm_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a class="anchor" id="aa4bdd4dc4a14c32c25d7ac85c1429880"></a><!-- doxytag: member="ArmISA::VfpSavedState" ref="aa4bdd4dc4a14c32c25d7ac85c1429880" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef int <a class="el" href="namespaceArmISA.html#aa4bdd4dc4a14c32c25d7ac85c1429880">ArmISA::VfpSavedState</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="vfp_8hh_source.html#l00213">213</a> of file <a class="el" href="vfp_8hh_source.html">vfp.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a141b82638784c86e05cb062575ea850a"></a><!-- doxytag: member="ArmISA::XReg" ref="a141b82638784c86e05cb062575ea850a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef uint64_t <a class="el" href="namespaceArmISA.html#a141b82638784c86e05cb062575ea850a">ArmISA::XReg</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="neon64__mem_8hh_source.html#l00050">50</a> of file <a class="el" href="neon64__mem_8hh_source.html">neon64_mem.hh</a>.</p>

</div>
</div>
<hr/><h2>Enumeration Type Documentation</h2>
<a class="anchor" id="a7a92878ed906693c44b8c52a08cb45cb"></a><!-- doxytag: member="ArmISA::@5" ref="a7a92878ed906693c44b8c52a08cb45cb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">anonymous enum</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="a7a92878ed906693c44b8c52a08cb45cbae42dbf87f5d267711887288242f6a1d3"></a><!-- doxytag: member="GDB32_R0" ref="a7a92878ed906693c44b8c52a08cb45cbae42dbf87f5d267711887288242f6a1d3" args="" -->GDB32_R0</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a7a92878ed906693c44b8c52a08cb45cba1781343daa72db9db2ecf24ed4e59460"></a><!-- doxytag: member="GDB32_CPSR" ref="a7a92878ed906693c44b8c52a08cb45cba1781343daa72db9db2ecf24ed4e59460" args="" -->GDB32_CPSR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a7a92878ed906693c44b8c52a08cb45cba712a7793b5b7023ac2eb20670309d58b"></a><!-- doxytag: member="GDB32_F0" ref="a7a92878ed906693c44b8c52a08cb45cba712a7793b5b7023ac2eb20670309d58b" args="" -->GDB32_F0</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a7a92878ed906693c44b8c52a08cb45cba103121fc7002d6cac4cc6c3af6bb2630"></a><!-- doxytag: member="GDB32_FPSCR" ref="a7a92878ed906693c44b8c52a08cb45cba103121fc7002d6cac4cc6c3af6bb2630" args="" -->GDB32_FPSCR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a7a92878ed906693c44b8c52a08cb45cba56ef75944a396f1e2658a5b5aa1e5ec7"></a><!-- doxytag: member="GDB32_NUMREGS" ref="a7a92878ed906693c44b8c52a08cb45cba56ef75944a396f1e2658a5b5aa1e5ec7" args="" -->GDB32_NUMREGS</em>&nbsp;</td><td>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="arch_2arm_2remote__gdb_8hh_source.html#l00060">60</a> of file <a class="el" href="arch_2arm_2remote__gdb_8hh_source.html">remote_gdb.hh</a>.</p>

</div>
</div>
<a class="anchor" id="aa71c7f22884ee91a02e24711b360d04a"></a><!-- doxytag: member="ArmISA::@6" ref="aa71c7f22884ee91a02e24711b360d04a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">anonymous enum</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="aa71c7f22884ee91a02e24711b360d04aa914a3ae317738129d151840746902dbf"></a><!-- doxytag: member="GDB64_X0" ref="aa71c7f22884ee91a02e24711b360d04aa914a3ae317738129d151840746902dbf" args="" -->GDB64_X0</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aa71c7f22884ee91a02e24711b360d04aa9dc468c8aeeb5457f6f030f6e7a40a97"></a><!-- doxytag: member="GDB64_SPX" ref="aa71c7f22884ee91a02e24711b360d04aa9dc468c8aeeb5457f6f030f6e7a40a97" args="" -->GDB64_SPX</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aa71c7f22884ee91a02e24711b360d04aa6de864dc650c4969a2b85120b5d42db7"></a><!-- doxytag: member="GDB64_PC" ref="aa71c7f22884ee91a02e24711b360d04aa6de864dc650c4969a2b85120b5d42db7" args="" -->GDB64_PC</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aa71c7f22884ee91a02e24711b360d04aa8db14a2761873fa4c75cc89ac8cd0bc4"></a><!-- doxytag: member="GDB64_CPSR" ref="aa71c7f22884ee91a02e24711b360d04aa8db14a2761873fa4c75cc89ac8cd0bc4" args="" -->GDB64_CPSR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aa71c7f22884ee91a02e24711b360d04aa575883cf0c148ba9d555ce2a0cdca79a"></a><!-- doxytag: member="GDB64_V0" ref="aa71c7f22884ee91a02e24711b360d04aa575883cf0c148ba9d555ce2a0cdca79a" args="" -->GDB64_V0</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aa71c7f22884ee91a02e24711b360d04aa58f6379cda1084e85a3c47b2c36ea766"></a><!-- doxytag: member="GDB64_V0_32" ref="aa71c7f22884ee91a02e24711b360d04aa58f6379cda1084e85a3c47b2c36ea766" args="" -->GDB64_V0_32</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aa71c7f22884ee91a02e24711b360d04aa4a96a2a4a9798a00629d28655cf4943d"></a><!-- doxytag: member="GDB64_NUMREGS" ref="aa71c7f22884ee91a02e24711b360d04aa4a96a2a4a9798a00629d28655cf4943d" args="" -->GDB64_NUMREGS</em>&nbsp;</td><td>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="arch_2arm_2remote__gdb_8hh_source.html#l00069">69</a> of file <a class="el" href="arch_2arm_2remote__gdb_8hh_source.html">remote_gdb.hh</a>.</p>

</div>
</div>
<a class="anchor" id="ae824a80e2dd6fde2404cbc0a23624e85"></a><!-- doxytag: member="ArmISA::ArmExtendType" ref="ae824a80e2dd6fde2404cbc0a23624e85" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespaceArmISA.html#ae824a80e2dd6fde2404cbc0a23624e85">ArmISA::ArmExtendType</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="ae824a80e2dd6fde2404cbc0a23624e85aef8bfb52222d017dd6e996bda0c385ae"></a><!-- doxytag: member="UXTB" ref="ae824a80e2dd6fde2404cbc0a23624e85aef8bfb52222d017dd6e996bda0c385ae" args="" -->UXTB</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ae824a80e2dd6fde2404cbc0a23624e85ab1c3f97757ae75f0eaa35912117ec05e"></a><!-- doxytag: member="UXTH" ref="ae824a80e2dd6fde2404cbc0a23624e85ab1c3f97757ae75f0eaa35912117ec05e" args="" -->UXTH</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ae824a80e2dd6fde2404cbc0a23624e85a00982934eaa994de86635ea0dbe0668c"></a><!-- doxytag: member="UXTW" ref="ae824a80e2dd6fde2404cbc0a23624e85a00982934eaa994de86635ea0dbe0668c" args="" -->UXTW</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ae824a80e2dd6fde2404cbc0a23624e85aa37519fe63dd8a6f1693cf516196865a"></a><!-- doxytag: member="UXTX" ref="ae824a80e2dd6fde2404cbc0a23624e85aa37519fe63dd8a6f1693cf516196865a" args="" -->UXTX</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ae824a80e2dd6fde2404cbc0a23624e85adc06d50f4cfb43f583658b60264ec7c8"></a><!-- doxytag: member="SXTB" ref="ae824a80e2dd6fde2404cbc0a23624e85adc06d50f4cfb43f583658b60264ec7c8" args="" -->SXTB</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ae824a80e2dd6fde2404cbc0a23624e85a0d91f42e5538fa94386518a1ba6ea285"></a><!-- doxytag: member="SXTH" ref="ae824a80e2dd6fde2404cbc0a23624e85a0d91f42e5538fa94386518a1ba6ea285" args="" -->SXTH</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ae824a80e2dd6fde2404cbc0a23624e85ae3b95017f56486ee43a7c0ea0709d925"></a><!-- doxytag: member="SXTW" ref="ae824a80e2dd6fde2404cbc0a23624e85ae3b95017f56486ee43a7c0ea0709d925" args="" -->SXTW</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ae824a80e2dd6fde2404cbc0a23624e85a6d6430d082e156bca127216f7b46727f"></a><!-- doxytag: member="SXTX" ref="ae824a80e2dd6fde2404cbc0a23624e85a6d6430d082e156bca127216f7b46727f" args="" -->SXTX</em>&nbsp;</td><td>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00517">517</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a class="anchor" id="aa2f84de7c24134154dbfb1cdab44b329"></a><!-- doxytag: member="ArmISA::ArmShiftType" ref="aa2f84de7c24134154dbfb1cdab44b329" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespaceArmISA.html#aa2f84de7c24134154dbfb1cdab44b329">ArmISA::ArmShiftType</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="aa2f84de7c24134154dbfb1cdab44b329ad07fe055d93ce6992688447592639277"></a><!-- doxytag: member="LSL" ref="aa2f84de7c24134154dbfb1cdab44b329ad07fe055d93ce6992688447592639277" args="" -->LSL</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aa2f84de7c24134154dbfb1cdab44b329ae0c22b98e6e977dba3ff8795a8ffa890"></a><!-- doxytag: member="LSR" ref="aa2f84de7c24134154dbfb1cdab44b329ae0c22b98e6e977dba3ff8795a8ffa890" args="" -->LSR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aa2f84de7c24134154dbfb1cdab44b329a20f201776045f4e3ec27d8b5c13d1fa2"></a><!-- doxytag: member="ASR" ref="aa2f84de7c24134154dbfb1cdab44b329a20f201776045f4e3ec27d8b5c13d1fa2" args="" -->ASR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aa2f84de7c24134154dbfb1cdab44b329ab5da7c160991671bf093538933c45f79"></a><!-- doxytag: member="ROR" ref="aa2f84de7c24134154dbfb1cdab44b329ab5da7c160991671bf093538933c45f79" args="" -->ROR</em>&nbsp;</td><td>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00509">509</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a class="anchor" id="afbab0e7d68feea024ad3248f7ad74375"></a><!-- doxytag: member="ArmISA::ccRegIndex" ref="afbab0e7d68feea024ad3248f7ad74375" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespaceArmISA.html#afbab0e7d68feea024ad3248f7ad74375">ArmISA::ccRegIndex</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="afbab0e7d68feea024ad3248f7ad74375a6caf2afe46c16a29dcbdc5718ae95463"></a><!-- doxytag: member="CCREG_NZ" ref="afbab0e7d68feea024ad3248f7ad74375a6caf2afe46c16a29dcbdc5718ae95463" args="" -->CCREG_NZ</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="afbab0e7d68feea024ad3248f7ad74375af4aad7c6308575281c1a92a5a7ae3504"></a><!-- doxytag: member="CCREG_C" ref="afbab0e7d68feea024ad3248f7ad74375af4aad7c6308575281c1a92a5a7ae3504" args="" -->CCREG_C</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="afbab0e7d68feea024ad3248f7ad74375a06d5ab8df8dab970d45cfe16408262bc"></a><!-- doxytag: member="CCREG_V" ref="afbab0e7d68feea024ad3248f7ad74375a06d5ab8df8dab970d45cfe16408262bc" args="" -->CCREG_V</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="afbab0e7d68feea024ad3248f7ad74375a7f9d4587271dd31f76e51d2ae56fb317"></a><!-- doxytag: member="CCREG_GE" ref="afbab0e7d68feea024ad3248f7ad74375a7f9d4587271dd31f76e51d2ae56fb317" args="" -->CCREG_GE</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="afbab0e7d68feea024ad3248f7ad74375a1cf791afbfad527bf4df45171dabe798"></a><!-- doxytag: member="CCREG_FP" ref="afbab0e7d68feea024ad3248f7ad74375a1cf791afbfad527bf4df45171dabe798" args="" -->CCREG_FP</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="afbab0e7d68feea024ad3248f7ad74375a4c4df99bb3d107d981ab4ff74c4620af"></a><!-- doxytag: member="CCREG_ZERO" ref="afbab0e7d68feea024ad3248f7ad74375a4c4df99bb3d107d981ab4ff74c4620af" args="" -->CCREG_ZERO</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="afbab0e7d68feea024ad3248f7ad74375a3b96bc8caa06e9de3e69d1b10b06c709"></a><!-- doxytag: member="NUM_CCREGS" ref="afbab0e7d68feea024ad3248f7ad74375a3b96bc8caa06e9de3e69d1b10b06c709" args="" -->NUM_CCREGS</em>&nbsp;</td><td>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="ccregs_8hh_source.html#l00045">45</a> of file <a class="el" href="ccregs_8hh_source.html">ccregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a579034b38a29d99f94233b886eaeca64"></a><!-- doxytag: member="ArmISA::ConditionCode" ref="a579034b38a29d99f94233b886eaeca64" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespaceArmISA.html#a579034b38a29d99f94233b886eaeca64">ArmISA::ConditionCode</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="a579034b38a29d99f94233b886eaeca64a07216c6179e4fd49a03d6ffa3f6aef70"></a><!-- doxytag: member="COND_EQ" ref="a579034b38a29d99f94233b886eaeca64a07216c6179e4fd49a03d6ffa3f6aef70" args="" -->COND_EQ</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a579034b38a29d99f94233b886eaeca64abc12b398964d9ebbd9f7b8bdb5fe184f"></a><!-- doxytag: member="COND_NE" ref="a579034b38a29d99f94233b886eaeca64abc12b398964d9ebbd9f7b8bdb5fe184f" args="" -->COND_NE</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a579034b38a29d99f94233b886eaeca64a72dff715536b9c7b5ac561a92feab9d2"></a><!-- doxytag: member="COND_CS" ref="a579034b38a29d99f94233b886eaeca64a72dff715536b9c7b5ac561a92feab9d2" args="" -->COND_CS</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a579034b38a29d99f94233b886eaeca64a4f5b62941425ae12f56280ca66699f6c"></a><!-- doxytag: member="COND_CC" ref="a579034b38a29d99f94233b886eaeca64a4f5b62941425ae12f56280ca66699f6c" args="" -->COND_CC</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a579034b38a29d99f94233b886eaeca64af630f69c524a4615fae386eecfe1a89e"></a><!-- doxytag: member="COND_MI" ref="a579034b38a29d99f94233b886eaeca64af630f69c524a4615fae386eecfe1a89e" args="" -->COND_MI</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a579034b38a29d99f94233b886eaeca64a4524d7f0fd6aeff4a811f5c66c4dfc76"></a><!-- doxytag: member="COND_PL" ref="a579034b38a29d99f94233b886eaeca64a4524d7f0fd6aeff4a811f5c66c4dfc76" args="" -->COND_PL</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a579034b38a29d99f94233b886eaeca64a963e579f1fd3de581a867034ee512c57"></a><!-- doxytag: member="COND_VS" ref="a579034b38a29d99f94233b886eaeca64a963e579f1fd3de581a867034ee512c57" args="" -->COND_VS</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a579034b38a29d99f94233b886eaeca64ad010a181d25e1aa3912d517adaf87537"></a><!-- doxytag: member="COND_VC" ref="a579034b38a29d99f94233b886eaeca64ad010a181d25e1aa3912d517adaf87537" args="" -->COND_VC</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a579034b38a29d99f94233b886eaeca64abe203ff98a0053f5a903582e7a6b26e4"></a><!-- doxytag: member="COND_HI" ref="a579034b38a29d99f94233b886eaeca64abe203ff98a0053f5a903582e7a6b26e4" args="" -->COND_HI</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a579034b38a29d99f94233b886eaeca64a65cc8d0105e14c6251575dc1f9e911e4"></a><!-- doxytag: member="COND_LS" ref="a579034b38a29d99f94233b886eaeca64a65cc8d0105e14c6251575dc1f9e911e4" args="" -->COND_LS</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a579034b38a29d99f94233b886eaeca64ab85dd8a0f8c0297f48cbb5eafca04296"></a><!-- doxytag: member="COND_GE" ref="a579034b38a29d99f94233b886eaeca64ab85dd8a0f8c0297f48cbb5eafca04296" args="" -->COND_GE</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a579034b38a29d99f94233b886eaeca64a89c019f39ccd06964feb2aed0734277a"></a><!-- doxytag: member="COND_LT" ref="a579034b38a29d99f94233b886eaeca64a89c019f39ccd06964feb2aed0734277a" args="" -->COND_LT</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a579034b38a29d99f94233b886eaeca64a0d28c5172e64189debd2eb61b0ef7801"></a><!-- doxytag: member="COND_GT" ref="a579034b38a29d99f94233b886eaeca64a0d28c5172e64189debd2eb61b0ef7801" args="" -->COND_GT</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a579034b38a29d99f94233b886eaeca64ad0d1215e01f27f170486371a40831127"></a><!-- doxytag: member="COND_LE" ref="a579034b38a29d99f94233b886eaeca64ad0d1215e01f27f170486371a40831127" args="" -->COND_LE</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a579034b38a29d99f94233b886eaeca64a8c3cd729ab103fd9af09c79c1cd3df7d"></a><!-- doxytag: member="COND_AL" ref="a579034b38a29d99f94233b886eaeca64a8c3cd729ab103fd9af09c79c1cd3df7d" args="" -->COND_AL</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a579034b38a29d99f94233b886eaeca64aa70d927da179eb57d3aadf6ecc27898e"></a><!-- doxytag: member="COND_UC" ref="a579034b38a29d99f94233b886eaeca64aa70d927da179eb57d3aadf6ecc27898e" args="" -->COND_UC</em>&nbsp;</td><td>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="ccregs_8hh_source.html#l00064">64</a> of file <a class="el" href="ccregs_8hh_source.html">ccregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="adbdee757fb0decf1c2a0fd1a4c6499de"></a><!-- doxytag: member="ArmISA::ConvertType" ref="adbdee757fb0decf1c2a0fd1a4c6499de" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespaceArmISA.html#adbdee757fb0decf1c2a0fd1a4c6499de">ArmISA::ConvertType</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="adbdee757fb0decf1c2a0fd1a4c6499dea62faec709a02f0b8536a7ad4faa860f1"></a><!-- doxytag: member="SINGLE_TO_DOUBLE" ref="adbdee757fb0decf1c2a0fd1a4c6499dea62faec709a02f0b8536a7ad4faa860f1" args="" -->SINGLE_TO_DOUBLE</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="adbdee757fb0decf1c2a0fd1a4c6499dea6305094101cff960bc0a2db6e8050c6f"></a><!-- doxytag: member="SINGLE_TO_WORD" ref="adbdee757fb0decf1c2a0fd1a4c6499dea6305094101cff960bc0a2db6e8050c6f" args="" -->SINGLE_TO_WORD</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="adbdee757fb0decf1c2a0fd1a4c6499dea766fae92abcaa5302d4ba4a767c341f7"></a><!-- doxytag: member="SINGLE_TO_LONG" ref="adbdee757fb0decf1c2a0fd1a4c6499dea766fae92abcaa5302d4ba4a767c341f7" args="" -->SINGLE_TO_LONG</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="adbdee757fb0decf1c2a0fd1a4c6499dea84968213a1b058cec24a87cd37ffa327"></a><!-- doxytag: member="DOUBLE_TO_SINGLE" ref="adbdee757fb0decf1c2a0fd1a4c6499dea84968213a1b058cec24a87cd37ffa327" args="" -->DOUBLE_TO_SINGLE</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="adbdee757fb0decf1c2a0fd1a4c6499deaec581436ed0e7e4117c14b7f91605a21"></a><!-- doxytag: member="DOUBLE_TO_WORD" ref="adbdee757fb0decf1c2a0fd1a4c6499deaec581436ed0e7e4117c14b7f91605a21" args="" -->DOUBLE_TO_WORD</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="adbdee757fb0decf1c2a0fd1a4c6499dea591802bf76a2567e0f18e849d22040dc"></a><!-- doxytag: member="DOUBLE_TO_LONG" ref="adbdee757fb0decf1c2a0fd1a4c6499dea591802bf76a2567e0f18e849d22040dc" args="" -->DOUBLE_TO_LONG</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="adbdee757fb0decf1c2a0fd1a4c6499dea63fe36cca1dfcbb0283bdec54b3e2b08"></a><!-- doxytag: member="LONG_TO_SINGLE" ref="adbdee757fb0decf1c2a0fd1a4c6499dea63fe36cca1dfcbb0283bdec54b3e2b08" args="" -->LONG_TO_SINGLE</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="adbdee757fb0decf1c2a0fd1a4c6499dea6829d38cdedb8a3b1cdd422a20b53f42"></a><!-- doxytag: member="LONG_TO_DOUBLE" ref="adbdee757fb0decf1c2a0fd1a4c6499dea6829d38cdedb8a3b1cdd422a20b53f42" args="" -->LONG_TO_DOUBLE</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="adbdee757fb0decf1c2a0fd1a4c6499deaffe762b1120a7b9e86ef1eaa3cf00372"></a><!-- doxytag: member="LONG_TO_WORD" ref="adbdee757fb0decf1c2a0fd1a4c6499deaffe762b1120a7b9e86ef1eaa3cf00372" args="" -->LONG_TO_WORD</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="adbdee757fb0decf1c2a0fd1a4c6499dea8c0d74c316992a218a2cb00267c30d3b"></a><!-- doxytag: member="LONG_TO_PS" ref="adbdee757fb0decf1c2a0fd1a4c6499dea8c0d74c316992a218a2cb00267c30d3b" args="" -->LONG_TO_PS</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="adbdee757fb0decf1c2a0fd1a4c6499deae2f480b485d2711688b55e5dcc29002a"></a><!-- doxytag: member="WORD_TO_SINGLE" ref="adbdee757fb0decf1c2a0fd1a4c6499deae2f480b485d2711688b55e5dcc29002a" args="" -->WORD_TO_SINGLE</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="adbdee757fb0decf1c2a0fd1a4c6499dea8759ad329386e607f98140d18efa2994"></a><!-- doxytag: member="WORD_TO_DOUBLE" ref="adbdee757fb0decf1c2a0fd1a4c6499dea8759ad329386e607f98140d18efa2994" args="" -->WORD_TO_DOUBLE</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="adbdee757fb0decf1c2a0fd1a4c6499dea41c9adca4ef8e0d97fd75ff5de72980c"></a><!-- doxytag: member="WORD_TO_LONG" ref="adbdee757fb0decf1c2a0fd1a4c6499dea41c9adca4ef8e0d97fd75ff5de72980c" args="" -->WORD_TO_LONG</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="adbdee757fb0decf1c2a0fd1a4c6499dead90b15eed8049690f3e21fad34dcb8ff"></a><!-- doxytag: member="WORD_TO_PS" ref="adbdee757fb0decf1c2a0fd1a4c6499dead90b15eed8049690f3e21fad34dcb8ff" args="" -->WORD_TO_PS</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="adbdee757fb0decf1c2a0fd1a4c6499deaf85edf1de77a9830512655e6ce91d327"></a><!-- doxytag: member="PL_TO_SINGLE" ref="adbdee757fb0decf1c2a0fd1a4c6499deaf85edf1de77a9830512655e6ce91d327" args="" -->PL_TO_SINGLE</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="adbdee757fb0decf1c2a0fd1a4c6499dea7508b3923ce4384a3da49b587c24bb42"></a><!-- doxytag: member="PU_TO_SINGLE" ref="adbdee757fb0decf1c2a0fd1a4c6499dea7508b3923ce4384a3da49b587c24bb42" args="" -->PU_TO_SINGLE</em>&nbsp;</td><td>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00535">535</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a5930cc5820fa6701406fe103169c8fd3"></a><!-- doxytag: member="ArmISA::DecoderFault" ref="a5930cc5820fa6701406fe103169c8fd3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespaceArmISA.html#a5930cc5820fa6701406fe103169c8fd3">ArmISA::DecoderFault</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Instruction decoder fault codes in ExtMachInst. </p>
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="a5930cc5820fa6701406fe103169c8fd3a063369a47cac45174bbc9f10056dd3e3"></a><!-- doxytag: member="OK" ref="a5930cc5820fa6701406fe103169c8fd3a063369a47cac45174bbc9f10056dd3e3" args="" -->OK</em>&nbsp;</td><td>
<p>No fault. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a5930cc5820fa6701406fe103169c8fd3a2d2f4272ce4a016c05e19d4cb26524ed"></a><!-- doxytag: member="UNALIGNED" ref="a5930cc5820fa6701406fe103169c8fd3a2d2f4272ce4a016c05e19d4cb26524ed" args="" -->UNALIGNED</em>&nbsp;</td><td>
<p>Unaligned instruction fault. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a5930cc5820fa6701406fe103169c8fd3aa3f349f44fcdb00e74dda29425369525"></a><!-- doxytag: member="PANIC" ref="a5930cc5820fa6701406fe103169c8fd3aa3f349f44fcdb00e74dda29425369525" args="" -->PANIC</em>&nbsp;</td><td>
<p>Internal gem5 error. </p>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00634">634</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a9134983853f4df163bc2c9603220112b"></a><!-- doxytag: member="ArmISA::ExceptionClass" ref="a9134983853f4df163bc2c9603220112b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112b">ArmISA::ExceptionClass</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="a9134983853f4df163bc2c9603220112ba18b36571f7d7d1cf72985b30e587769c"></a><!-- doxytag: member="EC_INVALID" ref="a9134983853f4df163bc2c9603220112ba18b36571f7d7d1cf72985b30e587769c" args="" -->EC_INVALID</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a9134983853f4df163bc2c9603220112baff6f23bdc4017d09e11399e5068b1b4b"></a><!-- doxytag: member="EC_UNKNOWN" ref="a9134983853f4df163bc2c9603220112baff6f23bdc4017d09e11399e5068b1b4b" args="" -->EC_UNKNOWN</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a9134983853f4df163bc2c9603220112ba70f2efd8933d26ce54e3ff106ae37130"></a><!-- doxytag: member="EC_TRAPPED_WFI_WFE" ref="a9134983853f4df163bc2c9603220112ba70f2efd8933d26ce54e3ff106ae37130" args="" -->EC_TRAPPED_WFI_WFE</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a9134983853f4df163bc2c9603220112ba6b6a2901c5dcc388a446c53a1c30169d"></a><!-- doxytag: member="EC_TRAPPED_CP15_MCR_MRC" ref="a9134983853f4df163bc2c9603220112ba6b6a2901c5dcc388a446c53a1c30169d" args="" -->EC_TRAPPED_CP15_MCR_MRC</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a9134983853f4df163bc2c9603220112bae21b8ed7f5f04b5de5922a25ee6cb321"></a><!-- doxytag: member="EC_TRAPPED_CP15_MCRR_MRRC" ref="a9134983853f4df163bc2c9603220112bae21b8ed7f5f04b5de5922a25ee6cb321" args="" -->EC_TRAPPED_CP15_MCRR_MRRC</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a9134983853f4df163bc2c9603220112ba777c048599f099b075d277af7d383a86"></a><!-- doxytag: member="EC_TRAPPED_CP14_MCR_MRC" ref="a9134983853f4df163bc2c9603220112ba777c048599f099b075d277af7d383a86" args="" -->EC_TRAPPED_CP14_MCR_MRC</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a9134983853f4df163bc2c9603220112bad03a221dbfb44a44bacf30901820a705"></a><!-- doxytag: member="EC_TRAPPED_CP14_LDC_STC" ref="a9134983853f4df163bc2c9603220112bad03a221dbfb44a44bacf30901820a705" args="" -->EC_TRAPPED_CP14_LDC_STC</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a9134983853f4df163bc2c9603220112bac3113347d09c480039a4184f3b5c0b6a"></a><!-- doxytag: member="EC_TRAPPED_HCPTR" ref="a9134983853f4df163bc2c9603220112bac3113347d09c480039a4184f3b5c0b6a" args="" -->EC_TRAPPED_HCPTR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a9134983853f4df163bc2c9603220112ba191ab131eb389ab9b27647ba4d295a7b"></a><!-- doxytag: member="EC_TRAPPED_SIMD_FP" ref="a9134983853f4df163bc2c9603220112ba191ab131eb389ab9b27647ba4d295a7b" args="" -->EC_TRAPPED_SIMD_FP</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a9134983853f4df163bc2c9603220112ba6710bcb37b062e3301e3b2ccd8f1e129"></a><!-- doxytag: member="EC_TRAPPED_CP10_MRC_VMRS" ref="a9134983853f4df163bc2c9603220112ba6710bcb37b062e3301e3b2ccd8f1e129" args="" -->EC_TRAPPED_CP10_MRC_VMRS</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a9134983853f4df163bc2c9603220112ba80d9310ff47e719876f9ce6099131e8e"></a><!-- doxytag: member="EC_TRAPPED_BXJ" ref="a9134983853f4df163bc2c9603220112ba80d9310ff47e719876f9ce6099131e8e" args="" -->EC_TRAPPED_BXJ</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a9134983853f4df163bc2c9603220112ba8c840b89342cb681b75e086f2cfb2d46"></a><!-- doxytag: member="EC_TRAPPED_CP14_MCRR_MRRC" ref="a9134983853f4df163bc2c9603220112ba8c840b89342cb681b75e086f2cfb2d46" args="" -->EC_TRAPPED_CP14_MCRR_MRRC</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a9134983853f4df163bc2c9603220112bacfa38b9658aa17d558dd31ffab819131"></a><!-- doxytag: member="EC_ILLEGAL_INST" ref="a9134983853f4df163bc2c9603220112bacfa38b9658aa17d558dd31ffab819131" args="" -->EC_ILLEGAL_INST</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a9134983853f4df163bc2c9603220112ba8b9c891cbcd7341a3cd18b3d5484ec49"></a><!-- doxytag: member="EC_SVC_TO_HYP" ref="a9134983853f4df163bc2c9603220112ba8b9c891cbcd7341a3cd18b3d5484ec49" args="" -->EC_SVC_TO_HYP</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a9134983853f4df163bc2c9603220112bada2c94ec3aa167837aa0b309378aec16"></a><!-- doxytag: member="EC_SVC" ref="a9134983853f4df163bc2c9603220112bada2c94ec3aa167837aa0b309378aec16" args="" -->EC_SVC</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a9134983853f4df163bc2c9603220112ba6a1cd84fc308ea5817b0513b81373415"></a><!-- doxytag: member="EC_HVC" ref="a9134983853f4df163bc2c9603220112ba6a1cd84fc308ea5817b0513b81373415" args="" -->EC_HVC</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a9134983853f4df163bc2c9603220112bac3172217def2d8d02c3d60972a46d44b"></a><!-- doxytag: member="EC_SMC_TO_HYP" ref="a9134983853f4df163bc2c9603220112bac3172217def2d8d02c3d60972a46d44b" args="" -->EC_SMC_TO_HYP</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a9134983853f4df163bc2c9603220112ba00b0b2221bee47923d892f95b894c902"></a><!-- doxytag: member="EC_SMC" ref="a9134983853f4df163bc2c9603220112ba00b0b2221bee47923d892f95b894c902" args="" -->EC_SMC</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a9134983853f4df163bc2c9603220112badd54423ae2ad1e3336a44cc191f67443"></a><!-- doxytag: member="EC_SVC_64" ref="a9134983853f4df163bc2c9603220112badd54423ae2ad1e3336a44cc191f67443" args="" -->EC_SVC_64</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a9134983853f4df163bc2c9603220112ba4d8f21a15826f89e00b2aaa0a70bac8e"></a><!-- doxytag: member="EC_HVC_64" ref="a9134983853f4df163bc2c9603220112ba4d8f21a15826f89e00b2aaa0a70bac8e" args="" -->EC_HVC_64</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a9134983853f4df163bc2c9603220112ba089bbab6b0a13b88a06d4e2c92d1cad0"></a><!-- doxytag: member="EC_SMC_64" ref="a9134983853f4df163bc2c9603220112ba089bbab6b0a13b88a06d4e2c92d1cad0" args="" -->EC_SMC_64</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a9134983853f4df163bc2c9603220112ba400c09d1a60845430e03396d45423b33"></a><!-- doxytag: member="EC_TRAPPED_MSR_MRS_64" ref="a9134983853f4df163bc2c9603220112ba400c09d1a60845430e03396d45423b33" args="" -->EC_TRAPPED_MSR_MRS_64</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a9134983853f4df163bc2c9603220112baae117f9fa8045e0433602fa6caf1da6d"></a><!-- doxytag: member="EC_PREFETCH_ABORT_TO_HYP" ref="a9134983853f4df163bc2c9603220112baae117f9fa8045e0433602fa6caf1da6d" args="" -->EC_PREFETCH_ABORT_TO_HYP</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a9134983853f4df163bc2c9603220112baee7b100b3afcb907c0280241cea737f9"></a><!-- doxytag: member="EC_PREFETCH_ABORT_LOWER_EL" ref="a9134983853f4df163bc2c9603220112baee7b100b3afcb907c0280241cea737f9" args="" -->EC_PREFETCH_ABORT_LOWER_EL</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a9134983853f4df163bc2c9603220112badaabd5985ab0e5966af60d1fe6b5d398"></a><!-- doxytag: member="EC_PREFETCH_ABORT_FROM_HYP" ref="a9134983853f4df163bc2c9603220112badaabd5985ab0e5966af60d1fe6b5d398" args="" -->EC_PREFETCH_ABORT_FROM_HYP</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a9134983853f4df163bc2c9603220112ba2f186e48fc132ed25f5400ff5c35e048"></a><!-- doxytag: member="EC_PREFETCH_ABORT_CURR_EL" ref="a9134983853f4df163bc2c9603220112ba2f186e48fc132ed25f5400ff5c35e048" args="" -->EC_PREFETCH_ABORT_CURR_EL</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a9134983853f4df163bc2c9603220112bacf75ea90cbb99d13fa8344000072d9dc"></a><!-- doxytag: member="EC_PC_ALIGNMENT" ref="a9134983853f4df163bc2c9603220112bacf75ea90cbb99d13fa8344000072d9dc" args="" -->EC_PC_ALIGNMENT</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a9134983853f4df163bc2c9603220112ba92c71c02cfb0508f02f719812b05921f"></a><!-- doxytag: member="EC_DATA_ABORT_TO_HYP" ref="a9134983853f4df163bc2c9603220112ba92c71c02cfb0508f02f719812b05921f" args="" -->EC_DATA_ABORT_TO_HYP</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a9134983853f4df163bc2c9603220112ba72a9356904e83cc880d2965452107d7f"></a><!-- doxytag: member="EC_DATA_ABORT_LOWER_EL" ref="a9134983853f4df163bc2c9603220112ba72a9356904e83cc880d2965452107d7f" args="" -->EC_DATA_ABORT_LOWER_EL</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a9134983853f4df163bc2c9603220112ba25eaf1b0d1aa10885e092e2e513cf68f"></a><!-- doxytag: member="EC_DATA_ABORT_FROM_HYP" ref="a9134983853f4df163bc2c9603220112ba25eaf1b0d1aa10885e092e2e513cf68f" args="" -->EC_DATA_ABORT_FROM_HYP</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a9134983853f4df163bc2c9603220112baea9493060dcd2006da7506910c195ba5"></a><!-- doxytag: member="EC_DATA_ABORT_CURR_EL" ref="a9134983853f4df163bc2c9603220112baea9493060dcd2006da7506910c195ba5" args="" -->EC_DATA_ABORT_CURR_EL</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a9134983853f4df163bc2c9603220112ba785d14726adf8fcf1c62e9c78be7e612"></a><!-- doxytag: member="EC_STACK_PTR_ALIGNMENT" ref="a9134983853f4df163bc2c9603220112ba785d14726adf8fcf1c62e9c78be7e612" args="" -->EC_STACK_PTR_ALIGNMENT</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a9134983853f4df163bc2c9603220112bac5c90fc60a7c44dfd99efc33bdef0819"></a><!-- doxytag: member="EC_FP_EXCEPTION" ref="a9134983853f4df163bc2c9603220112bac5c90fc60a7c44dfd99efc33bdef0819" args="" -->EC_FP_EXCEPTION</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a9134983853f4df163bc2c9603220112ba0923c6b477acd123b960496e540b0a58"></a><!-- doxytag: member="EC_FP_EXCEPTION_64" ref="a9134983853f4df163bc2c9603220112ba0923c6b477acd123b960496e540b0a58" args="" -->EC_FP_EXCEPTION_64</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a9134983853f4df163bc2c9603220112bab6d9ddb9c9c9ef45b02ae4a62aa03f9a"></a><!-- doxytag: member="EC_SERROR" ref="a9134983853f4df163bc2c9603220112bab6d9ddb9c9c9ef45b02ae4a62aa03f9a" args="" -->EC_SERROR</em>&nbsp;</td><td>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00593">593</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a6b7c17b7a5b9b9b5c8f8610bd27ba98d"></a><!-- doxytag: member="ArmISA::ExceptionLevel" ref="a6b7c17b7a5b9b9b5c8f8610bd27ba98d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98d">ArmISA::ExceptionLevel</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="a6b7c17b7a5b9b9b5c8f8610bd27ba98daec94daab9638b134b5dcc5b226c7c9c8"></a><!-- doxytag: member="EL0" ref="a6b7c17b7a5b9b9b5c8f8610bd27ba98daec94daab9638b134b5dcc5b226c7c9c8" args="" -->EL0</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a6b7c17b7a5b9b9b5c8f8610bd27ba98dad1b4a69ba239877df9def4576845dfe5"></a><!-- doxytag: member="EL1" ref="a6b7c17b7a5b9b9b5c8f8610bd27ba98dad1b4a69ba239877df9def4576845dfe5" args="" -->EL1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a6b7c17b7a5b9b9b5c8f8610bd27ba98daa4c3712f2de98a3c6557776ed120b2ed"></a><!-- doxytag: member="EL2" ref="a6b7c17b7a5b9b9b5c8f8610bd27ba98daa4c3712f2de98a3c6557776ed120b2ed" args="" -->EL2</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a6b7c17b7a5b9b9b5c8f8610bd27ba98da3dcb0a3ebc6bb1438051b3e943ae5325"></a><!-- doxytag: member="EL3" ref="a6b7c17b7a5b9b9b5c8f8610bd27ba98da3dcb0a3ebc6bb1438051b3e943ae5325" args="" -->EL3</em>&nbsp;</td><td>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00566">566</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a4a799572117142b00b7c1840363f331d"></a><!-- doxytag: member="ArmISA::FeExceptionBit" ref="a4a799572117142b00b7c1840363f331d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespaceArmISA.html#a4a799572117142b00b7c1840363f331d">ArmISA::FeExceptionBit</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="a4a799572117142b00b7c1840363f331dac0158a13c1237d83a46e0dd9b5bae710"></a><!-- doxytag: member="FeDivByZero" ref="a4a799572117142b00b7c1840363f331dac0158a13c1237d83a46e0dd9b5bae710" args="" -->FeDivByZero</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a4a799572117142b00b7c1840363f331dae74afddd36fe92ecfc6fcece0b57452e"></a><!-- doxytag: member="FeInexact" ref="a4a799572117142b00b7c1840363f331dae74afddd36fe92ecfc6fcece0b57452e" args="" -->FeInexact</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a4a799572117142b00b7c1840363f331da2336125dcae7b4ec5c4b10a2c786d6f3"></a><!-- doxytag: member="FeInvalid" ref="a4a799572117142b00b7c1840363f331da2336125dcae7b4ec5c4b10a2c786d6f3" args="" -->FeInvalid</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a4a799572117142b00b7c1840363f331dabc7a6e711c7c5c39b20be9147a6d0dc7"></a><!-- doxytag: member="FeOverflow" ref="a4a799572117142b00b7c1840363f331dabc7a6e711c7c5c39b20be9147a6d0dc7" args="" -->FeOverflow</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a4a799572117142b00b7c1840363f331da198afd3ab8f46c65b4a830064356bb59"></a><!-- doxytag: member="FeUnderflow" ref="a4a799572117142b00b7c1840363f331da198afd3ab8f46c65b4a830064356bb59" args="" -->FeUnderflow</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a4a799572117142b00b7c1840363f331da9b93b7076b4c56d62db5defc0d9ca716"></a><!-- doxytag: member="FeAllExceptions" ref="a4a799572117142b00b7c1840363f331da9b93b7076b4c56d62db5defc0d9ca716" args="" -->FeAllExceptions</em>&nbsp;</td><td>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="vfp_8hh_source.html#l00084">84</a> of file <a class="el" href="vfp_8hh_source.html">vfp.hh</a>.</p>

</div>
</div>
<a class="anchor" id="afbc381359eec27ffc1b211343bebfcd0"></a><!-- doxytag: member="ArmISA::FeRoundingMode" ref="afbc381359eec27ffc1b211343bebfcd0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespaceArmISA.html#afbc381359eec27ffc1b211343bebfcd0">ArmISA::FeRoundingMode</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="afbc381359eec27ffc1b211343bebfcd0a1287b4be5e0d5360d13b290ab9e76f75"></a><!-- doxytag: member="FeRoundDown" ref="afbc381359eec27ffc1b211343bebfcd0a1287b4be5e0d5360d13b290ab9e76f75" args="" -->FeRoundDown</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="afbc381359eec27ffc1b211343bebfcd0ad085545f370a4e79fb05cb5bb16e1ef7"></a><!-- doxytag: member="FeRoundNearest" ref="afbc381359eec27ffc1b211343bebfcd0ad085545f370a4e79fb05cb5bb16e1ef7" args="" -->FeRoundNearest</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="afbc381359eec27ffc1b211343bebfcd0acf7d85a93febfe8751d8c5e54c490c46"></a><!-- doxytag: member="FeRoundZero" ref="afbc381359eec27ffc1b211343bebfcd0acf7d85a93febfe8751d8c5e54c490c46" args="" -->FeRoundZero</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="afbc381359eec27ffc1b211343bebfcd0a236da094fd14ded45f75715791e7fd52"></a><!-- doxytag: member="FeRoundUpward" ref="afbc381359eec27ffc1b211343bebfcd0a236da094fd14ded45f75715791e7fd52" args="" -->FeRoundUpward</em>&nbsp;</td><td>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="vfp_8hh_source.html#l00094">94</a> of file <a class="el" href="vfp_8hh_source.html">vfp.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a07ad256fb288410cced38c60101221fd"></a><!-- doxytag: member="ArmISA::FPRounding" ref="a07ad256fb288410cced38c60101221fd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespaceArmISA.html#a07ad256fb288410cced38c60101221fd">ArmISA::FPRounding</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="a07ad256fb288410cced38c60101221fda1c7ce6822031c9512b99c53031586cf5"></a><!-- doxytag: member="FPRounding_TIEEVEN" ref="a07ad256fb288410cced38c60101221fda1c7ce6822031c9512b99c53031586cf5" args="" -->FPRounding_TIEEVEN</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a07ad256fb288410cced38c60101221fdaf71f5494d776a26aa48baffdbe7c7841"></a><!-- doxytag: member="FPRounding_POSINF" ref="a07ad256fb288410cced38c60101221fdaf71f5494d776a26aa48baffdbe7c7841" args="" -->FPRounding_POSINF</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a07ad256fb288410cced38c60101221fda9fd77bb12388d1c90dcbb69e0fe496b8"></a><!-- doxytag: member="FPRounding_NEGINF" ref="a07ad256fb288410cced38c60101221fda9fd77bb12388d1c90dcbb69e0fe496b8" args="" -->FPRounding_NEGINF</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a07ad256fb288410cced38c60101221fda107dcf1a12f5b69030b73345de9ecbf8"></a><!-- doxytag: member="FPRounding_ZERO" ref="a07ad256fb288410cced38c60101221fda107dcf1a12f5b69030b73345de9ecbf8" args="" -->FPRounding_ZERO</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a07ad256fb288410cced38c60101221fda1fde7a64fcf152f280e2e382c1df50f8"></a><!-- doxytag: member="FPRounding_TIEAWAY" ref="a07ad256fb288410cced38c60101221fda1fde7a64fcf152f280e2e382c1df50f8" args="" -->FPRounding_TIEAWAY</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a07ad256fb288410cced38c60101221fdac5254c552d513575d10fa2ec7236ad48"></a><!-- doxytag: member="FPRounding_ODD" ref="a07ad256fb288410cced38c60101221fdac5254c552d513575d10fa2ec7236ad48" args="" -->FPRounding_ODD</em>&nbsp;</td><td>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="fplib_8hh_source.html#l00059">59</a> of file <a class="el" href="fplib_8hh_source.html">fplib.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a5944639e8d6a3ef3fd6a51234896148a"></a><!-- doxytag: member="ArmISA::InterruptTypes" ref="a5944639e8d6a3ef3fd6a51234896148a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespaceArmISA.html#a5944639e8d6a3ef3fd6a51234896148a">ArmISA::InterruptTypes</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="a5944639e8d6a3ef3fd6a51234896148aa31f7e7de796c9ad975b49e7b67b9cb0b"></a><!-- doxytag: member="INT_RST" ref="a5944639e8d6a3ef3fd6a51234896148aa31f7e7de796c9ad975b49e7b67b9cb0b" args="" -->INT_RST</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a5944639e8d6a3ef3fd6a51234896148aa174c01e09b28d57161a9d13a619514ba"></a><!-- doxytag: member="INT_ABT" ref="a5944639e8d6a3ef3fd6a51234896148aa174c01e09b28d57161a9d13a619514ba" args="" -->INT_ABT</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a5944639e8d6a3ef3fd6a51234896148aa191006dfb22bb0de6321f02394154cf5"></a><!-- doxytag: member="INT_IRQ" ref="a5944639e8d6a3ef3fd6a51234896148aa191006dfb22bb0de6321f02394154cf5" args="" -->INT_IRQ</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a5944639e8d6a3ef3fd6a51234896148aa1a8d6650c6b7cd450171b19c2ae5806b"></a><!-- doxytag: member="INT_FIQ" ref="a5944639e8d6a3ef3fd6a51234896148aa1a8d6650c6b7cd450171b19c2ae5806b" args="" -->INT_FIQ</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a5944639e8d6a3ef3fd6a51234896148aa397eab29ef44121fc27ae29a330fc03a"></a><!-- doxytag: member="INT_SEV" ref="a5944639e8d6a3ef3fd6a51234896148aa397eab29ef44121fc27ae29a330fc03a" args="" -->INT_SEV</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a5944639e8d6a3ef3fd6a51234896148aacb28e5b9567a3c4b6327c35656abc3e4"></a><!-- doxytag: member="INT_VIRT_IRQ" ref="a5944639e8d6a3ef3fd6a51234896148aacb28e5b9567a3c4b6327c35656abc3e4" args="" -->INT_VIRT_IRQ</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a5944639e8d6a3ef3fd6a51234896148aabcbcef9d4e51912d719e90e374f057cc"></a><!-- doxytag: member="INT_VIRT_FIQ" ref="a5944639e8d6a3ef3fd6a51234896148aabcbcef9d4e51912d719e90e374f057cc" args="" -->INT_VIRT_FIQ</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a5944639e8d6a3ef3fd6a51234896148aa154f10fecd8bf0fe22e0b52255d27832"></a><!-- doxytag: member="NumInterruptTypes" ref="a5944639e8d6a3ef3fd6a51234896148aa154f10fecd8bf0fe22e0b52255d27832" args="" -->NumInterruptTypes</em>&nbsp;</td><td>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="arm_2isa__traits_8hh_source.html#l00112">112</a> of file <a class="el" href="arm_2isa__traits_8hh_source.html">isa_traits.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5f"></a><!-- doxytag: member="ArmISA::IntRegIndex" ref="a28f9c55fc1ae496fd36bca4b09be4a5f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">ArmISA::IntRegIndex</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fa795d26fae230cf254fdd4f77edad9551"></a><!-- doxytag: member="INTREG_R0" ref="a28f9c55fc1ae496fd36bca4b09be4a5fa795d26fae230cf254fdd4f77edad9551" args="" -->INTREG_R0</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fab86d52254a113157e481b4f5fda8d7ee"></a><!-- doxytag: member="INTREG_R1" ref="a28f9c55fc1ae496fd36bca4b09be4a5fab86d52254a113157e481b4f5fda8d7ee" args="" -->INTREG_R1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fac4b0181d6ba7e4db1e7d94f6e59cf6dc"></a><!-- doxytag: member="INTREG_R2" ref="a28f9c55fc1ae496fd36bca4b09be4a5fac4b0181d6ba7e4db1e7d94f6e59cf6dc" args="" -->INTREG_R2</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fad97b0731b6e4679fb684f7bc788d69d8"></a><!-- doxytag: member="INTREG_R3" ref="a28f9c55fc1ae496fd36bca4b09be4a5fad97b0731b6e4679fb684f7bc788d69d8" args="" -->INTREG_R3</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fa9242a7c30f693553a9d5307897c7a132"></a><!-- doxytag: member="INTREG_R4" ref="a28f9c55fc1ae496fd36bca4b09be4a5fa9242a7c30f693553a9d5307897c7a132" args="" -->INTREG_R4</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5faefa8f209bf4d479e04e030e8cf113dca"></a><!-- doxytag: member="INTREG_R5" ref="a28f9c55fc1ae496fd36bca4b09be4a5faefa8f209bf4d479e04e030e8cf113dca" args="" -->INTREG_R5</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fad81588966893f91133b667280c0b277f"></a><!-- doxytag: member="INTREG_R6" ref="a28f9c55fc1ae496fd36bca4b09be4a5fad81588966893f91133b667280c0b277f" args="" -->INTREG_R6</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fa5e8603adbb320e6674263514671c3517"></a><!-- doxytag: member="INTREG_R7" ref="a28f9c55fc1ae496fd36bca4b09be4a5fa5e8603adbb320e6674263514671c3517" args="" -->INTREG_R7</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fad10819b6bd885a49f7137cf51757b538"></a><!-- doxytag: member="INTREG_R8" ref="a28f9c55fc1ae496fd36bca4b09be4a5fad10819b6bd885a49f7137cf51757b538" args="" -->INTREG_R8</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fac775e2c9b04247028c487f7a1c17dcf7"></a><!-- doxytag: member="INTREG_R9" ref="a28f9c55fc1ae496fd36bca4b09be4a5fac775e2c9b04247028c487f7a1c17dcf7" args="" -->INTREG_R9</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fa0804f8af4744d137a629e639236cbb42"></a><!-- doxytag: member="INTREG_R10" ref="a28f9c55fc1ae496fd36bca4b09be4a5fa0804f8af4744d137a629e639236cbb42" args="" -->INTREG_R10</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fa3df97295c35e7422970c64a3425976c1"></a><!-- doxytag: member="INTREG_R11" ref="a28f9c55fc1ae496fd36bca4b09be4a5fa3df97295c35e7422970c64a3425976c1" args="" -->INTREG_R11</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5faa87fdb5d229712c6bccdf7760a80df25"></a><!-- doxytag: member="INTREG_R12" ref="a28f9c55fc1ae496fd36bca4b09be4a5faa87fdb5d229712c6bccdf7760a80df25" args="" -->INTREG_R12</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fa0f08e8c1819f191e46de90d44365e072"></a><!-- doxytag: member="INTREG_R13" ref="a28f9c55fc1ae496fd36bca4b09be4a5fa0f08e8c1819f191e46de90d44365e072" args="" -->INTREG_R13</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fa4aef21dcf232a31bb9308dbe24350188"></a><!-- doxytag: member="INTREG_SP" ref="a28f9c55fc1ae496fd36bca4b09be4a5fa4aef21dcf232a31bb9308dbe24350188" args="" -->INTREG_SP</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fa30d0654f15d5bc84f2c3bf5c86cacbe3"></a><!-- doxytag: member="INTREG_R14" ref="a28f9c55fc1ae496fd36bca4b09be4a5fa30d0654f15d5bc84f2c3bf5c86cacbe3" args="" -->INTREG_R14</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fa39bbaff29cdc1f5ae5f3779c85c0630b"></a><!-- doxytag: member="INTREG_LR" ref="a28f9c55fc1ae496fd36bca4b09be4a5fa39bbaff29cdc1f5ae5f3779c85c0630b" args="" -->INTREG_LR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fa65067348a53e65a155ca20d07fd6ef40"></a><!-- doxytag: member="INTREG_R15" ref="a28f9c55fc1ae496fd36bca4b09be4a5fa65067348a53e65a155ca20d07fd6ef40" args="" -->INTREG_R15</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fa60c694ab8d2ee0db7f93e5f408aae9ff"></a><!-- doxytag: member="INTREG_PC" ref="a28f9c55fc1ae496fd36bca4b09be4a5fa60c694ab8d2ee0db7f93e5f408aae9ff" args="" -->INTREG_PC</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fa17e99fa2491800d8a120768c94b3b319"></a><!-- doxytag: member="INTREG_R13_SVC" ref="a28f9c55fc1ae496fd36bca4b09be4a5fa17e99fa2491800d8a120768c94b3b319" args="" -->INTREG_R13_SVC</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fab6fff5b334286774f1e5b917de6875b1"></a><!-- doxytag: member="INTREG_SP_SVC" ref="a28f9c55fc1ae496fd36bca4b09be4a5fab6fff5b334286774f1e5b917de6875b1" args="" -->INTREG_SP_SVC</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5faae37161fcde032c6d3e0148c829a7997"></a><!-- doxytag: member="INTREG_R14_SVC" ref="a28f9c55fc1ae496fd36bca4b09be4a5faae37161fcde032c6d3e0148c829a7997" args="" -->INTREG_R14_SVC</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fa5afa525410446c2a4e6d6f8a22f59362"></a><!-- doxytag: member="INTREG_LR_SVC" ref="a28f9c55fc1ae496fd36bca4b09be4a5fa5afa525410446c2a4e6d6f8a22f59362" args="" -->INTREG_LR_SVC</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fa0683f8e7bc06cc01104df1ad117f9a22"></a><!-- doxytag: member="INTREG_R13_MON" ref="a28f9c55fc1ae496fd36bca4b09be4a5fa0683f8e7bc06cc01104df1ad117f9a22" args="" -->INTREG_R13_MON</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5faa378e038668be1f199952a8c6bfca88a"></a><!-- doxytag: member="INTREG_SP_MON" ref="a28f9c55fc1ae496fd36bca4b09be4a5faa378e038668be1f199952a8c6bfca88a" args="" -->INTREG_SP_MON</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fa8d4424ffe6ea7fbed6e1e7fe1902fe1f"></a><!-- doxytag: member="INTREG_R14_MON" ref="a28f9c55fc1ae496fd36bca4b09be4a5fa8d4424ffe6ea7fbed6e1e7fe1902fe1f" args="" -->INTREG_R14_MON</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fa2ea9d06483bb2f534396bed9161a3656"></a><!-- doxytag: member="INTREG_LR_MON" ref="a28f9c55fc1ae496fd36bca4b09be4a5fa2ea9d06483bb2f534396bed9161a3656" args="" -->INTREG_LR_MON</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fa6e7a059a73881b7ae9dbde7bf6afa2f2"></a><!-- doxytag: member="INTREG_R13_HYP" ref="a28f9c55fc1ae496fd36bca4b09be4a5fa6e7a059a73881b7ae9dbde7bf6afa2f2" args="" -->INTREG_R13_HYP</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fa5c6ea3068afed69a3b63d044991946ca"></a><!-- doxytag: member="INTREG_SP_HYP" ref="a28f9c55fc1ae496fd36bca4b09be4a5fa5c6ea3068afed69a3b63d044991946ca" args="" -->INTREG_SP_HYP</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fa06a7e8b810ae195220681ff33b0d16f3"></a><!-- doxytag: member="INTREG_R13_ABT" ref="a28f9c55fc1ae496fd36bca4b09be4a5fa06a7e8b810ae195220681ff33b0d16f3" args="" -->INTREG_R13_ABT</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fa261e29325c8e9e8156483452c4702346"></a><!-- doxytag: member="INTREG_SP_ABT" ref="a28f9c55fc1ae496fd36bca4b09be4a5fa261e29325c8e9e8156483452c4702346" args="" -->INTREG_SP_ABT</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fa1b85106f23d41d37cf5a8d9ad370d140"></a><!-- doxytag: member="INTREG_R14_ABT" ref="a28f9c55fc1ae496fd36bca4b09be4a5fa1b85106f23d41d37cf5a8d9ad370d140" args="" -->INTREG_R14_ABT</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fa100ee5f4a4b15bc243eb15fef969b0e8"></a><!-- doxytag: member="INTREG_LR_ABT" ref="a28f9c55fc1ae496fd36bca4b09be4a5fa100ee5f4a4b15bc243eb15fef969b0e8" args="" -->INTREG_LR_ABT</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fafc6d80c5248dd98dc561c83891678ccd"></a><!-- doxytag: member="INTREG_R13_UND" ref="a28f9c55fc1ae496fd36bca4b09be4a5fafc6d80c5248dd98dc561c83891678ccd" args="" -->INTREG_R13_UND</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fa8d2068cf3eada6761e4dc303546615b8"></a><!-- doxytag: member="INTREG_SP_UND" ref="a28f9c55fc1ae496fd36bca4b09be4a5fa8d2068cf3eada6761e4dc303546615b8" args="" -->INTREG_SP_UND</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fa211dcd7433181152f0df6e457ce66adb"></a><!-- doxytag: member="INTREG_R14_UND" ref="a28f9c55fc1ae496fd36bca4b09be4a5fa211dcd7433181152f0df6e457ce66adb" args="" -->INTREG_R14_UND</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fa24efc441c7104a3ec9a627299518b727"></a><!-- doxytag: member="INTREG_LR_UND" ref="a28f9c55fc1ae496fd36bca4b09be4a5fa24efc441c7104a3ec9a627299518b727" args="" -->INTREG_LR_UND</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fa854785cd61620c8155780a019587dbe6"></a><!-- doxytag: member="INTREG_R13_IRQ" ref="a28f9c55fc1ae496fd36bca4b09be4a5fa854785cd61620c8155780a019587dbe6" args="" -->INTREG_R13_IRQ</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5faacfcd44691bd848bffea29dbe4ce7eb4"></a><!-- doxytag: member="INTREG_SP_IRQ" ref="a28f9c55fc1ae496fd36bca4b09be4a5faacfcd44691bd848bffea29dbe4ce7eb4" args="" -->INTREG_SP_IRQ</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fa2590f7bcdc5e15ede411995b95c22acb"></a><!-- doxytag: member="INTREG_R14_IRQ" ref="a28f9c55fc1ae496fd36bca4b09be4a5fa2590f7bcdc5e15ede411995b95c22acb" args="" -->INTREG_R14_IRQ</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fae29b8fbe835bbaba4f463fb19676f966"></a><!-- doxytag: member="INTREG_LR_IRQ" ref="a28f9c55fc1ae496fd36bca4b09be4a5fae29b8fbe835bbaba4f463fb19676f966" args="" -->INTREG_LR_IRQ</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fad249b418489f64b734b23bf091cbbe77"></a><!-- doxytag: member="INTREG_R8_FIQ" ref="a28f9c55fc1ae496fd36bca4b09be4a5fad249b418489f64b734b23bf091cbbe77" args="" -->INTREG_R8_FIQ</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5faade65cabf1d76da2635f7cd74a6de8f8"></a><!-- doxytag: member="INTREG_R9_FIQ" ref="a28f9c55fc1ae496fd36bca4b09be4a5faade65cabf1d76da2635f7cd74a6de8f8" args="" -->INTREG_R9_FIQ</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fa549da86b9fb9587893297f03873c5165"></a><!-- doxytag: member="INTREG_R10_FIQ" ref="a28f9c55fc1ae496fd36bca4b09be4a5fa549da86b9fb9587893297f03873c5165" args="" -->INTREG_R10_FIQ</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fa4e7cdf95aab53b3ca9b5d08bf0571994"></a><!-- doxytag: member="INTREG_R11_FIQ" ref="a28f9c55fc1ae496fd36bca4b09be4a5fa4e7cdf95aab53b3ca9b5d08bf0571994" args="" -->INTREG_R11_FIQ</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fa7090d919b9d77cdc36dffadd735b70fd"></a><!-- doxytag: member="INTREG_R12_FIQ" ref="a28f9c55fc1ae496fd36bca4b09be4a5fa7090d919b9d77cdc36dffadd735b70fd" args="" -->INTREG_R12_FIQ</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fadc1058c1e9e569ce5441a0bf2e2c6c53"></a><!-- doxytag: member="INTREG_R13_FIQ" ref="a28f9c55fc1ae496fd36bca4b09be4a5fadc1058c1e9e569ce5441a0bf2e2c6c53" args="" -->INTREG_R13_FIQ</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fa85f18d4dc9b91325c04ae3c86312283f"></a><!-- doxytag: member="INTREG_SP_FIQ" ref="a28f9c55fc1ae496fd36bca4b09be4a5fa85f18d4dc9b91325c04ae3c86312283f" args="" -->INTREG_SP_FIQ</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fa6a69d5abf048b2db4be26a4bdb77b86f"></a><!-- doxytag: member="INTREG_R14_FIQ" ref="a28f9c55fc1ae496fd36bca4b09be4a5fa6a69d5abf048b2db4be26a4bdb77b86f" args="" -->INTREG_R14_FIQ</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fa2950a9c60ed946c54bccdcbde26b7bf1"></a><!-- doxytag: member="INTREG_LR_FIQ" ref="a28f9c55fc1ae496fd36bca4b09be4a5fa2950a9c60ed946c54bccdcbde26b7bf1" args="" -->INTREG_LR_FIQ</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f"></a><!-- doxytag: member="INTREG_ZERO" ref="a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f" args="" -->INTREG_ZERO</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5faca0182ed59d485cb2be3ed1cf2adbc5e"></a><!-- doxytag: member="INTREG_UREG0" ref="a28f9c55fc1ae496fd36bca4b09be4a5faca0182ed59d485cb2be3ed1cf2adbc5e" args="" -->INTREG_UREG0</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fa8b7115a944f599ee5b73cc532c9e8be8"></a><!-- doxytag: member="INTREG_UREG1" ref="a28f9c55fc1ae496fd36bca4b09be4a5fa8b7115a944f599ee5b73cc532c9e8be8" args="" -->INTREG_UREG1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5faef9e339f357340dc9b166162b8b05fce"></a><!-- doxytag: member="INTREG_UREG2" ref="a28f9c55fc1ae496fd36bca4b09be4a5faef9e339f357340dc9b166162b8b05fce" args="" -->INTREG_UREG2</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fa5ffd8f174f93ce584c127c5ac65d86b9"></a><!-- doxytag: member="INTREG_DUMMY" ref="a28f9c55fc1ae496fd36bca4b09be4a5fa5ffd8f174f93ce584c127c5ac65d86b9" args="" -->INTREG_DUMMY</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fa21fa949889362c27926c1965bb2073aa"></a><!-- doxytag: member="INTREG_SP0" ref="a28f9c55fc1ae496fd36bca4b09be4a5fa21fa949889362c27926c1965bb2073aa" args="" -->INTREG_SP0</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5faebb0b7237f827c636a9b4dcb78697c51"></a><!-- doxytag: member="INTREG_SP1" ref="a28f9c55fc1ae496fd36bca4b09be4a5faebb0b7237f827c636a9b4dcb78697c51" args="" -->INTREG_SP1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fa47d7f27a4ebfdf0d925d7e413a376243"></a><!-- doxytag: member="INTREG_SP2" ref="a28f9c55fc1ae496fd36bca4b09be4a5fa47d7f27a4ebfdf0d925d7e413a376243" args="" -->INTREG_SP2</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fab9cfebf5426e4b906daf98a086725f41"></a><!-- doxytag: member="INTREG_SP3" ref="a28f9c55fc1ae496fd36bca4b09be4a5fab9cfebf5426e4b906daf98a086725f41" args="" -->INTREG_SP3</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fab990b90bc019cc6243d6c2b87f86c1b0"></a><!-- doxytag: member="NUM_INTREGS" ref="a28f9c55fc1ae496fd36bca4b09be4a5fab990b90bc019cc6243d6c2b87f86c1b0" args="" -->NUM_INTREGS</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fa075af058689aac6155d11b49ee9529eb"></a><!-- doxytag: member="NUM_ARCH_INTREGS" ref="a28f9c55fc1ae496fd36bca4b09be4a5fa075af058689aac6155d11b49ee9529eb" args="" -->NUM_ARCH_INTREGS</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fa11667ebec0cf6e51f06c9afd1ac321a8"></a><!-- doxytag: member="INTREG_X0" ref="a28f9c55fc1ae496fd36bca4b09be4a5fa11667ebec0cf6e51f06c9afd1ac321a8" args="" -->INTREG_X0</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fa72e9584a5bcf36c0c6807f70a780703d"></a><!-- doxytag: member="INTREG_X1" ref="a28f9c55fc1ae496fd36bca4b09be4a5fa72e9584a5bcf36c0c6807f70a780703d" args="" -->INTREG_X1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fab6a07069db4c8339b8783f2f05c0f2b9"></a><!-- doxytag: member="INTREG_X2" ref="a28f9c55fc1ae496fd36bca4b09be4a5fab6a07069db4c8339b8783f2f05c0f2b9" args="" -->INTREG_X2</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fa91a71b4e2718b8d68cae3d0360391617"></a><!-- doxytag: member="INTREG_X3" ref="a28f9c55fc1ae496fd36bca4b09be4a5fa91a71b4e2718b8d68cae3d0360391617" args="" -->INTREG_X3</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fa145c8e94dae27b80afb92f88ea3f660c"></a><!-- doxytag: member="INTREG_X4" ref="a28f9c55fc1ae496fd36bca4b09be4a5fa145c8e94dae27b80afb92f88ea3f660c" args="" -->INTREG_X4</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fac48f9c756ef4d3faaa14db6cb6a34ac3"></a><!-- doxytag: member="INTREG_X5" ref="a28f9c55fc1ae496fd36bca4b09be4a5fac48f9c756ef4d3faaa14db6cb6a34ac3" args="" -->INTREG_X5</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5faf94cdb1965c8c1e683852276a68ea88a"></a><!-- doxytag: member="INTREG_X6" ref="a28f9c55fc1ae496fd36bca4b09be4a5faf94cdb1965c8c1e683852276a68ea88a" args="" -->INTREG_X6</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5faf274b1e03b25a482fd22652e58688f56"></a><!-- doxytag: member="INTREG_X7" ref="a28f9c55fc1ae496fd36bca4b09be4a5faf274b1e03b25a482fd22652e58688f56" args="" -->INTREG_X7</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fa70b3a95c291f0c8f60389cff3803725b"></a><!-- doxytag: member="INTREG_X8" ref="a28f9c55fc1ae496fd36bca4b09be4a5fa70b3a95c291f0c8f60389cff3803725b" args="" -->INTREG_X8</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fa8cc83f64b8bc5c501c6eb8db0a8cb31b"></a><!-- doxytag: member="INTREG_X9" ref="a28f9c55fc1ae496fd36bca4b09be4a5fa8cc83f64b8bc5c501c6eb8db0a8cb31b" args="" -->INTREG_X9</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fa27c11a411147cfc4d1ad67c0e2052523"></a><!-- doxytag: member="INTREG_X10" ref="a28f9c55fc1ae496fd36bca4b09be4a5fa27c11a411147cfc4d1ad67c0e2052523" args="" -->INTREG_X10</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fa1146bbf221995e1b112865c13ce1997b"></a><!-- doxytag: member="INTREG_X11" ref="a28f9c55fc1ae496fd36bca4b09be4a5fa1146bbf221995e1b112865c13ce1997b" args="" -->INTREG_X11</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fade3f7cb1af10ac73ab0369b916e50c1e"></a><!-- doxytag: member="INTREG_X12" ref="a28f9c55fc1ae496fd36bca4b09be4a5fade3f7cb1af10ac73ab0369b916e50c1e" args="" -->INTREG_X12</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5face5cd8b84c66c979c5700efee0d705eb"></a><!-- doxytag: member="INTREG_X13" ref="a28f9c55fc1ae496fd36bca4b09be4a5face5cd8b84c66c979c5700efee0d705eb" args="" -->INTREG_X13</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5faeb183bee58f7c49b908bcca07681a6f2"></a><!-- doxytag: member="INTREG_X14" ref="a28f9c55fc1ae496fd36bca4b09be4a5faeb183bee58f7c49b908bcca07681a6f2" args="" -->INTREG_X14</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5facc6549302b9b4414b15a3c80d2ff9c1b"></a><!-- doxytag: member="INTREG_X15" ref="a28f9c55fc1ae496fd36bca4b09be4a5facc6549302b9b4414b15a3c80d2ff9c1b" args="" -->INTREG_X15</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5faec63bcea0ee5a673d650b4f35fe2df25"></a><!-- doxytag: member="INTREG_X16" ref="a28f9c55fc1ae496fd36bca4b09be4a5faec63bcea0ee5a673d650b4f35fe2df25" args="" -->INTREG_X16</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fa9bc6d7c4e6cff9e64d031120b284d273"></a><!-- doxytag: member="INTREG_X17" ref="a28f9c55fc1ae496fd36bca4b09be4a5fa9bc6d7c4e6cff9e64d031120b284d273" args="" -->INTREG_X17</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5faad79498a4941ed8317607c36503c476d"></a><!-- doxytag: member="INTREG_X18" ref="a28f9c55fc1ae496fd36bca4b09be4a5faad79498a4941ed8317607c36503c476d" args="" -->INTREG_X18</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fac693208abb43d3b2d3c91e3417bed95b"></a><!-- doxytag: member="INTREG_X19" ref="a28f9c55fc1ae496fd36bca4b09be4a5fac693208abb43d3b2d3c91e3417bed95b" args="" -->INTREG_X19</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fa59d159c2e897d3a8bfbf83acd8c13752"></a><!-- doxytag: member="INTREG_X20" ref="a28f9c55fc1ae496fd36bca4b09be4a5fa59d159c2e897d3a8bfbf83acd8c13752" args="" -->INTREG_X20</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fa6c3733ad34cb1f45c0847c9b901b3dcc"></a><!-- doxytag: member="INTREG_X21" ref="a28f9c55fc1ae496fd36bca4b09be4a5fa6c3733ad34cb1f45c0847c9b901b3dcc" args="" -->INTREG_X21</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fa65c4099f8266341c4c7b91b4e54e689f"></a><!-- doxytag: member="INTREG_X22" ref="a28f9c55fc1ae496fd36bca4b09be4a5fa65c4099f8266341c4c7b91b4e54e689f" args="" -->INTREG_X22</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fa99bd4e79f31f68d55e53f39d4ef6ee07"></a><!-- doxytag: member="INTREG_X23" ref="a28f9c55fc1ae496fd36bca4b09be4a5fa99bd4e79f31f68d55e53f39d4ef6ee07" args="" -->INTREG_X23</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fadcb563774c5d1340abbc5742872bcd36"></a><!-- doxytag: member="INTREG_X24" ref="a28f9c55fc1ae496fd36bca4b09be4a5fadcb563774c5d1340abbc5742872bcd36" args="" -->INTREG_X24</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fa149fdeef30afff64167abdc7775af622"></a><!-- doxytag: member="INTREG_X25" ref="a28f9c55fc1ae496fd36bca4b09be4a5fa149fdeef30afff64167abdc7775af622" args="" -->INTREG_X25</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fa42a223c89ba713dc35a5ea2b268415f5"></a><!-- doxytag: member="INTREG_X26" ref="a28f9c55fc1ae496fd36bca4b09be4a5fa42a223c89ba713dc35a5ea2b268415f5" args="" -->INTREG_X26</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fa52b429d19699b2ae8d95adb8e34e132d"></a><!-- doxytag: member="INTREG_X27" ref="a28f9c55fc1ae496fd36bca4b09be4a5fa52b429d19699b2ae8d95adb8e34e132d" args="" -->INTREG_X27</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5faab69f0371928619b6e80c964e82504e3"></a><!-- doxytag: member="INTREG_X28" ref="a28f9c55fc1ae496fd36bca4b09be4a5faab69f0371928619b6e80c964e82504e3" args="" -->INTREG_X28</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fa3929de4e5fd328ceb3a5f797a0e0e4f9"></a><!-- doxytag: member="INTREG_X29" ref="a28f9c55fc1ae496fd36bca4b09be4a5fa3929de4e5fd328ceb3a5f797a0e0e4f9" args="" -->INTREG_X29</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fabafdd3dbc6d6ee3fc05507f59ac36d81"></a><!-- doxytag: member="INTREG_X30" ref="a28f9c55fc1ae496fd36bca4b09be4a5fabafdd3dbc6d6ee3fc05507f59ac36d81" args="" -->INTREG_X30</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fac6174e1543018b24068f89d05ad6fc18"></a><!-- doxytag: member="INTREG_X31" ref="a28f9c55fc1ae496fd36bca4b09be4a5fac6174e1543018b24068f89d05ad6fc18" args="" -->INTREG_X31</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fa67276c4a4871dba4b747f626c22ab01f"></a><!-- doxytag: member="INTREG_SPX" ref="a28f9c55fc1ae496fd36bca4b09be4a5fa67276c4a4871dba4b747f626c22ab01f" args="" -->INTREG_SPX</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5faa6b4eff7fb9d641124980406c410c675"></a><!-- doxytag: member="INTREG_R0_USR" ref="a28f9c55fc1ae496fd36bca4b09be4a5faa6b4eff7fb9d641124980406c410c675" args="" -->INTREG_R0_USR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fa2d37b89d8ff28124efcc743edddef09f"></a><!-- doxytag: member="INTREG_R1_USR" ref="a28f9c55fc1ae496fd36bca4b09be4a5fa2d37b89d8ff28124efcc743edddef09f" args="" -->INTREG_R1_USR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5faa477bc030d579c9920b1927baa5abc68"></a><!-- doxytag: member="INTREG_R2_USR" ref="a28f9c55fc1ae496fd36bca4b09be4a5faa477bc030d579c9920b1927baa5abc68" args="" -->INTREG_R2_USR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fa47ecdb30e87120804ae09a6e42d82966"></a><!-- doxytag: member="INTREG_R3_USR" ref="a28f9c55fc1ae496fd36bca4b09be4a5fa47ecdb30e87120804ae09a6e42d82966" args="" -->INTREG_R3_USR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fa12fcc33a8c858487d5b79ba7cd70dc90"></a><!-- doxytag: member="INTREG_R4_USR" ref="a28f9c55fc1ae496fd36bca4b09be4a5fa12fcc33a8c858487d5b79ba7cd70dc90" args="" -->INTREG_R4_USR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5facaf5a3f5e41e77fa78aa3688462579a6"></a><!-- doxytag: member="INTREG_R5_USR" ref="a28f9c55fc1ae496fd36bca4b09be4a5facaf5a3f5e41e77fa78aa3688462579a6" args="" -->INTREG_R5_USR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fa030b8785cb795082ff79896932273963"></a><!-- doxytag: member="INTREG_R6_USR" ref="a28f9c55fc1ae496fd36bca4b09be4a5fa030b8785cb795082ff79896932273963" args="" -->INTREG_R6_USR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fa13dc9add076c6aba2fb7fb0c45990711"></a><!-- doxytag: member="INTREG_R7_USR" ref="a28f9c55fc1ae496fd36bca4b09be4a5fa13dc9add076c6aba2fb7fb0c45990711" args="" -->INTREG_R7_USR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5faccf83262b7d94823ef68b821cc2cbfb9"></a><!-- doxytag: member="INTREG_R8_USR" ref="a28f9c55fc1ae496fd36bca4b09be4a5faccf83262b7d94823ef68b821cc2cbfb9" args="" -->INTREG_R8_USR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5faafed189778663d1f41b93829339771f1"></a><!-- doxytag: member="INTREG_R9_USR" ref="a28f9c55fc1ae496fd36bca4b09be4a5faafed189778663d1f41b93829339771f1" args="" -->INTREG_R9_USR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fa1deb7b2fa95f327f7c233e9967335c6a"></a><!-- doxytag: member="INTREG_R10_USR" ref="a28f9c55fc1ae496fd36bca4b09be4a5fa1deb7b2fa95f327f7c233e9967335c6a" args="" -->INTREG_R10_USR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fad5468c10be570252205b1bcf4b6613fb"></a><!-- doxytag: member="INTREG_R11_USR" ref="a28f9c55fc1ae496fd36bca4b09be4a5fad5468c10be570252205b1bcf4b6613fb" args="" -->INTREG_R11_USR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fa3cdfb067c91ea38ca945abc0b2c4ad09"></a><!-- doxytag: member="INTREG_R12_USR" ref="a28f9c55fc1ae496fd36bca4b09be4a5fa3cdfb067c91ea38ca945abc0b2c4ad09" args="" -->INTREG_R12_USR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fae2c9df187178821cd2e767df926b1300"></a><!-- doxytag: member="INTREG_R13_USR" ref="a28f9c55fc1ae496fd36bca4b09be4a5fae2c9df187178821cd2e767df926b1300" args="" -->INTREG_R13_USR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fa2fd6e4f69786e7681ca27ff458e49c4d"></a><!-- doxytag: member="INTREG_SP_USR" ref="a28f9c55fc1ae496fd36bca4b09be4a5fa2fd6e4f69786e7681ca27ff458e49c4d" args="" -->INTREG_SP_USR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5faf5574685405f67d403956dc1eec4a163"></a><!-- doxytag: member="INTREG_R14_USR" ref="a28f9c55fc1ae496fd36bca4b09be4a5faf5574685405f67d403956dc1eec4a163" args="" -->INTREG_R14_USR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fada8ffff55eda66556fcb1216209a22b4"></a><!-- doxytag: member="INTREG_LR_USR" ref="a28f9c55fc1ae496fd36bca4b09be4a5fada8ffff55eda66556fcb1216209a22b4" args="" -->INTREG_LR_USR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fa297f9a31328d7d5b5991c3bed2a91eda"></a><!-- doxytag: member="INTREG_R15_USR" ref="a28f9c55fc1ae496fd36bca4b09be4a5fa297f9a31328d7d5b5991c3bed2a91eda" args="" -->INTREG_R15_USR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fae260022ab3e71a250666de0b5db9d25d"></a><!-- doxytag: member="INTREG_PC_USR" ref="a28f9c55fc1ae496fd36bca4b09be4a5fae260022ab3e71a250666de0b5db9d25d" args="" -->INTREG_PC_USR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fa4cce7777e431331168ab5928e9718930"></a><!-- doxytag: member="INTREG_R0_SVC" ref="a28f9c55fc1ae496fd36bca4b09be4a5fa4cce7777e431331168ab5928e9718930" args="" -->INTREG_R0_SVC</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fab8c48c451fcefd986e0eb6fb21533f3e"></a><!-- doxytag: member="INTREG_R1_SVC" ref="a28f9c55fc1ae496fd36bca4b09be4a5fab8c48c451fcefd986e0eb6fb21533f3e" args="" -->INTREG_R1_SVC</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fad8736059ea97c23d1909bdeb14de9bb7"></a><!-- doxytag: member="INTREG_R2_SVC" ref="a28f9c55fc1ae496fd36bca4b09be4a5fad8736059ea97c23d1909bdeb14de9bb7" args="" -->INTREG_R2_SVC</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5faca9a4bc6b64ac8e886f55250ee22f393"></a><!-- doxytag: member="INTREG_R3_SVC" ref="a28f9c55fc1ae496fd36bca4b09be4a5faca9a4bc6b64ac8e886f55250ee22f393" args="" -->INTREG_R3_SVC</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5faca5696205147cb274e41a2fdbb435a51"></a><!-- doxytag: member="INTREG_R4_SVC" ref="a28f9c55fc1ae496fd36bca4b09be4a5faca5696205147cb274e41a2fdbb435a51" args="" -->INTREG_R4_SVC</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fae2dd7eae2c0b992089f31161c8294563"></a><!-- doxytag: member="INTREG_R5_SVC" ref="a28f9c55fc1ae496fd36bca4b09be4a5fae2dd7eae2c0b992089f31161c8294563" args="" -->INTREG_R5_SVC</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fa778da4a4de4433d7f4c6bcc96c9b5d8f"></a><!-- doxytag: member="INTREG_R6_SVC" ref="a28f9c55fc1ae496fd36bca4b09be4a5fa778da4a4de4433d7f4c6bcc96c9b5d8f" args="" -->INTREG_R6_SVC</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5faf67c2b4daab74726df4b73ac37954e39"></a><!-- doxytag: member="INTREG_R7_SVC" ref="a28f9c55fc1ae496fd36bca4b09be4a5faf67c2b4daab74726df4b73ac37954e39" args="" -->INTREG_R7_SVC</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fad4003fd65b029ee1de55d7ffa5a79808"></a><!-- doxytag: member="INTREG_R8_SVC" ref="a28f9c55fc1ae496fd36bca4b09be4a5fad4003fd65b029ee1de55d7ffa5a79808" args="" -->INTREG_R8_SVC</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fa5282e0ea550467f6bcb3d1ab381a73cb"></a><!-- doxytag: member="INTREG_R9_SVC" ref="a28f9c55fc1ae496fd36bca4b09be4a5fa5282e0ea550467f6bcb3d1ab381a73cb" args="" -->INTREG_R9_SVC</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fa5a00367367233ae06fca53e9c72dfd46"></a><!-- doxytag: member="INTREG_R10_SVC" ref="a28f9c55fc1ae496fd36bca4b09be4a5fa5a00367367233ae06fca53e9c72dfd46" args="" -->INTREG_R10_SVC</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fa043c73d2a0530f48d5a60583e4720855"></a><!-- doxytag: member="INTREG_R11_SVC" ref="a28f9c55fc1ae496fd36bca4b09be4a5fa043c73d2a0530f48d5a60583e4720855" args="" -->INTREG_R11_SVC</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fa3398a3aa23d3138a0ea241b6d3fee709"></a><!-- doxytag: member="INTREG_R12_SVC" ref="a28f9c55fc1ae496fd36bca4b09be4a5fa3398a3aa23d3138a0ea241b6d3fee709" args="" -->INTREG_R12_SVC</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fa5cf4aee076b7f52a74c3fc771b37903b"></a><!-- doxytag: member="INTREG_PC_SVC" ref="a28f9c55fc1ae496fd36bca4b09be4a5fa5cf4aee076b7f52a74c3fc771b37903b" args="" -->INTREG_PC_SVC</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fa0f5d735d140c1fa2f04bd2440ff78daa"></a><!-- doxytag: member="INTREG_R15_SVC" ref="a28f9c55fc1ae496fd36bca4b09be4a5fa0f5d735d140c1fa2f04bd2440ff78daa" args="" -->INTREG_R15_SVC</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fa027a7ad645774c09e352106ea6e452ea"></a><!-- doxytag: member="INTREG_R0_MON" ref="a28f9c55fc1ae496fd36bca4b09be4a5fa027a7ad645774c09e352106ea6e452ea" args="" -->INTREG_R0_MON</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fad6b699347cdf09ea86768f47b7ba50b9"></a><!-- doxytag: member="INTREG_R1_MON" ref="a28f9c55fc1ae496fd36bca4b09be4a5fad6b699347cdf09ea86768f47b7ba50b9" args="" -->INTREG_R1_MON</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5faa8b23abab82da404cbb1b1fee6a6f5cd"></a><!-- doxytag: member="INTREG_R2_MON" ref="a28f9c55fc1ae496fd36bca4b09be4a5faa8b23abab82da404cbb1b1fee6a6f5cd" args="" -->INTREG_R2_MON</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fad404710e257948ada8d4b18af5bd523f"></a><!-- doxytag: member="INTREG_R3_MON" ref="a28f9c55fc1ae496fd36bca4b09be4a5fad404710e257948ada8d4b18af5bd523f" args="" -->INTREG_R3_MON</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fa826cd293caee6f8ea9ada6314e1fe069"></a><!-- doxytag: member="INTREG_R4_MON" ref="a28f9c55fc1ae496fd36bca4b09be4a5fa826cd293caee6f8ea9ada6314e1fe069" args="" -->INTREG_R4_MON</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fa90760b47e401d9e0ddffa868bdb9b267"></a><!-- doxytag: member="INTREG_R5_MON" ref="a28f9c55fc1ae496fd36bca4b09be4a5fa90760b47e401d9e0ddffa868bdb9b267" args="" -->INTREG_R5_MON</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5faf2fff3f773501d8807db60caf19561e8"></a><!-- doxytag: member="INTREG_R6_MON" ref="a28f9c55fc1ae496fd36bca4b09be4a5faf2fff3f773501d8807db60caf19561e8" args="" -->INTREG_R6_MON</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5faaf85783998bc4ea8d285073d081c5ed2"></a><!-- doxytag: member="INTREG_R7_MON" ref="a28f9c55fc1ae496fd36bca4b09be4a5faaf85783998bc4ea8d285073d081c5ed2" args="" -->INTREG_R7_MON</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5faf2c135f72d85e51a4d3901e927500f3f"></a><!-- doxytag: member="INTREG_R8_MON" ref="a28f9c55fc1ae496fd36bca4b09be4a5faf2c135f72d85e51a4d3901e927500f3f" args="" -->INTREG_R8_MON</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5facb731dc688b6452016b515fff5caa625"></a><!-- doxytag: member="INTREG_R9_MON" ref="a28f9c55fc1ae496fd36bca4b09be4a5facb731dc688b6452016b515fff5caa625" args="" -->INTREG_R9_MON</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fab60d5a9de1cf28565f66ae0ace8a18be"></a><!-- doxytag: member="INTREG_R10_MON" ref="a28f9c55fc1ae496fd36bca4b09be4a5fab60d5a9de1cf28565f66ae0ace8a18be" args="" -->INTREG_R10_MON</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fa3fb1c008d7f906feeb2cc46d76c8b5f7"></a><!-- doxytag: member="INTREG_R11_MON" ref="a28f9c55fc1ae496fd36bca4b09be4a5fa3fb1c008d7f906feeb2cc46d76c8b5f7" args="" -->INTREG_R11_MON</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5faf854ee94d7cd8dd05270237f1d1d9442"></a><!-- doxytag: member="INTREG_R12_MON" ref="a28f9c55fc1ae496fd36bca4b09be4a5faf854ee94d7cd8dd05270237f1d1d9442" args="" -->INTREG_R12_MON</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fa0d056ba6b4964cc762c38405f1a0e0b5"></a><!-- doxytag: member="INTREG_PC_MON" ref="a28f9c55fc1ae496fd36bca4b09be4a5fa0d056ba6b4964cc762c38405f1a0e0b5" args="" -->INTREG_PC_MON</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fa1354185bf2dc8a119798e61a32aa26b3"></a><!-- doxytag: member="INTREG_R15_MON" ref="a28f9c55fc1ae496fd36bca4b09be4a5fa1354185bf2dc8a119798e61a32aa26b3" args="" -->INTREG_R15_MON</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fae21cb4c2b23ef34e42873ee078b5aa7b"></a><!-- doxytag: member="INTREG_R0_ABT" ref="a28f9c55fc1ae496fd36bca4b09be4a5fae21cb4c2b23ef34e42873ee078b5aa7b" args="" -->INTREG_R0_ABT</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fa254a7192d5ce53152de6adfe5e8a399d"></a><!-- doxytag: member="INTREG_R1_ABT" ref="a28f9c55fc1ae496fd36bca4b09be4a5fa254a7192d5ce53152de6adfe5e8a399d" args="" -->INTREG_R1_ABT</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fae69fe108d0fd718c6ab8c05492c74116"></a><!-- doxytag: member="INTREG_R2_ABT" ref="a28f9c55fc1ae496fd36bca4b09be4a5fae69fe108d0fd718c6ab8c05492c74116" args="" -->INTREG_R2_ABT</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fa7aeb68ba42b8d82dd4e20bad4687ffbd"></a><!-- doxytag: member="INTREG_R3_ABT" ref="a28f9c55fc1ae496fd36bca4b09be4a5fa7aeb68ba42b8d82dd4e20bad4687ffbd" args="" -->INTREG_R3_ABT</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fa4367d2fcd56528ca2d4fca437ce93895"></a><!-- doxytag: member="INTREG_R4_ABT" ref="a28f9c55fc1ae496fd36bca4b09be4a5fa4367d2fcd56528ca2d4fca437ce93895" args="" -->INTREG_R4_ABT</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fabb6d154d7b5f64b9c761ba07a0dfd9d7"></a><!-- doxytag: member="INTREG_R5_ABT" ref="a28f9c55fc1ae496fd36bca4b09be4a5fabb6d154d7b5f64b9c761ba07a0dfd9d7" args="" -->INTREG_R5_ABT</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fa4c09e73ed88468d239a409fc859095be"></a><!-- doxytag: member="INTREG_R6_ABT" ref="a28f9c55fc1ae496fd36bca4b09be4a5fa4c09e73ed88468d239a409fc859095be" args="" -->INTREG_R6_ABT</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fa9b2b583d56531f72285790f9e63969a1"></a><!-- doxytag: member="INTREG_R7_ABT" ref="a28f9c55fc1ae496fd36bca4b09be4a5fa9b2b583d56531f72285790f9e63969a1" args="" -->INTREG_R7_ABT</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fa07c75ae52968f3deb58e7625c248bb87"></a><!-- doxytag: member="INTREG_R8_ABT" ref="a28f9c55fc1ae496fd36bca4b09be4a5fa07c75ae52968f3deb58e7625c248bb87" args="" -->INTREG_R8_ABT</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fabf6baa1e3c198fd45bcab6c6496802d5"></a><!-- doxytag: member="INTREG_R9_ABT" ref="a28f9c55fc1ae496fd36bca4b09be4a5fabf6baa1e3c198fd45bcab6c6496802d5" args="" -->INTREG_R9_ABT</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fa940874385fa44e00da3fc39b4626ed2e"></a><!-- doxytag: member="INTREG_R10_ABT" ref="a28f9c55fc1ae496fd36bca4b09be4a5fa940874385fa44e00da3fc39b4626ed2e" args="" -->INTREG_R10_ABT</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fa6eb63b8d6304d7cebf854055de6552f9"></a><!-- doxytag: member="INTREG_R11_ABT" ref="a28f9c55fc1ae496fd36bca4b09be4a5fa6eb63b8d6304d7cebf854055de6552f9" args="" -->INTREG_R11_ABT</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5facbcd4c6b249af9cd830a0c2ff60e91cc"></a><!-- doxytag: member="INTREG_R12_ABT" ref="a28f9c55fc1ae496fd36bca4b09be4a5facbcd4c6b249af9cd830a0c2ff60e91cc" args="" -->INTREG_R12_ABT</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fa5e5e7e98566630677820a95e01674495"></a><!-- doxytag: member="INTREG_PC_ABT" ref="a28f9c55fc1ae496fd36bca4b09be4a5fa5e5e7e98566630677820a95e01674495" args="" -->INTREG_PC_ABT</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fad625e68c84cc02205bf30fef80c67549"></a><!-- doxytag: member="INTREG_R15_ABT" ref="a28f9c55fc1ae496fd36bca4b09be4a5fad625e68c84cc02205bf30fef80c67549" args="" -->INTREG_R15_ABT</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fa631ce2c82fc65edc5e9c1f819360085a"></a><!-- doxytag: member="INTREG_R0_HYP" ref="a28f9c55fc1ae496fd36bca4b09be4a5fa631ce2c82fc65edc5e9c1f819360085a" args="" -->INTREG_R0_HYP</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fad7df65668772c52582aa7aac475aec15"></a><!-- doxytag: member="INTREG_R1_HYP" ref="a28f9c55fc1ae496fd36bca4b09be4a5fad7df65668772c52582aa7aac475aec15" args="" -->INTREG_R1_HYP</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fa742b885ee88a37b3643cad384e5438be"></a><!-- doxytag: member="INTREG_R2_HYP" ref="a28f9c55fc1ae496fd36bca4b09be4a5fa742b885ee88a37b3643cad384e5438be" args="" -->INTREG_R2_HYP</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5faef3703d10575af8c4c9357e6319651c9"></a><!-- doxytag: member="INTREG_R3_HYP" ref="a28f9c55fc1ae496fd36bca4b09be4a5faef3703d10575af8c4c9357e6319651c9" args="" -->INTREG_R3_HYP</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fa3cfde9763473f043d789e59c2dde8619"></a><!-- doxytag: member="INTREG_R4_HYP" ref="a28f9c55fc1ae496fd36bca4b09be4a5fa3cfde9763473f043d789e59c2dde8619" args="" -->INTREG_R4_HYP</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fab1f528fe33af8902f681e87a7efc52df"></a><!-- doxytag: member="INTREG_R5_HYP" ref="a28f9c55fc1ae496fd36bca4b09be4a5fab1f528fe33af8902f681e87a7efc52df" args="" -->INTREG_R5_HYP</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fa3839f3a6b33de0caba5d663d99db6972"></a><!-- doxytag: member="INTREG_R6_HYP" ref="a28f9c55fc1ae496fd36bca4b09be4a5fa3839f3a6b33de0caba5d663d99db6972" args="" -->INTREG_R6_HYP</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fa7db354053046f4fee51f4f1d93483534"></a><!-- doxytag: member="INTREG_R7_HYP" ref="a28f9c55fc1ae496fd36bca4b09be4a5fa7db354053046f4fee51f4f1d93483534" args="" -->INTREG_R7_HYP</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fa2a48c8f11d6ddabba12997f307e1ff8f"></a><!-- doxytag: member="INTREG_R8_HYP" ref="a28f9c55fc1ae496fd36bca4b09be4a5fa2a48c8f11d6ddabba12997f307e1ff8f" args="" -->INTREG_R8_HYP</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fa6cbfd6f390427297e19441a1f87270f4"></a><!-- doxytag: member="INTREG_R9_HYP" ref="a28f9c55fc1ae496fd36bca4b09be4a5fa6cbfd6f390427297e19441a1f87270f4" args="" -->INTREG_R9_HYP</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fa498b757e971f96f2c7b9211cb542d0f1"></a><!-- doxytag: member="INTREG_R10_HYP" ref="a28f9c55fc1ae496fd36bca4b09be4a5fa498b757e971f96f2c7b9211cb542d0f1" args="" -->INTREG_R10_HYP</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5faaf33cc30a6278737378b6817934f372d"></a><!-- doxytag: member="INTREG_R11_HYP" ref="a28f9c55fc1ae496fd36bca4b09be4a5faaf33cc30a6278737378b6817934f372d" args="" -->INTREG_R11_HYP</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fa67112ad7210f08b6b16f679fe2ab7a4e"></a><!-- doxytag: member="INTREG_R12_HYP" ref="a28f9c55fc1ae496fd36bca4b09be4a5fa67112ad7210f08b6b16f679fe2ab7a4e" args="" -->INTREG_R12_HYP</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fa8e7a0f82e693199c9dce1dcc071ab1e8"></a><!-- doxytag: member="INTREG_LR_HYP" ref="a28f9c55fc1ae496fd36bca4b09be4a5fa8e7a0f82e693199c9dce1dcc071ab1e8" args="" -->INTREG_LR_HYP</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fa399d6f5f86827ffeaccd35a999f8c7df"></a><!-- doxytag: member="INTREG_R14_HYP" ref="a28f9c55fc1ae496fd36bca4b09be4a5fa399d6f5f86827ffeaccd35a999f8c7df" args="" -->INTREG_R14_HYP</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fa353f3d180ed602c67844d6e65c19089d"></a><!-- doxytag: member="INTREG_PC_HYP" ref="a28f9c55fc1ae496fd36bca4b09be4a5fa353f3d180ed602c67844d6e65c19089d" args="" -->INTREG_PC_HYP</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5faf9f02847d6e58b84dabcc3e37d878461"></a><!-- doxytag: member="INTREG_R15_HYP" ref="a28f9c55fc1ae496fd36bca4b09be4a5faf9f02847d6e58b84dabcc3e37d878461" args="" -->INTREG_R15_HYP</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fa15af2b278f5f5f7d8e09912db9e20351"></a><!-- doxytag: member="INTREG_R0_UND" ref="a28f9c55fc1ae496fd36bca4b09be4a5fa15af2b278f5f5f7d8e09912db9e20351" args="" -->INTREG_R0_UND</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fa41c1248ea41d1cbea1b2f6345f9c6571"></a><!-- doxytag: member="INTREG_R1_UND" ref="a28f9c55fc1ae496fd36bca4b09be4a5fa41c1248ea41d1cbea1b2f6345f9c6571" args="" -->INTREG_R1_UND</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fa3957df7461c55dea05ee2f1751295b18"></a><!-- doxytag: member="INTREG_R2_UND" ref="a28f9c55fc1ae496fd36bca4b09be4a5fa3957df7461c55dea05ee2f1751295b18" args="" -->INTREG_R2_UND</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fa0b27cefd0c310f3444b81f57208bab2a"></a><!-- doxytag: member="INTREG_R3_UND" ref="a28f9c55fc1ae496fd36bca4b09be4a5fa0b27cefd0c310f3444b81f57208bab2a" args="" -->INTREG_R3_UND</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fa963a040ec33352ed71baea27948f0613"></a><!-- doxytag: member="INTREG_R4_UND" ref="a28f9c55fc1ae496fd36bca4b09be4a5fa963a040ec33352ed71baea27948f0613" args="" -->INTREG_R4_UND</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fae652f587ddf8ed3c5952322bf67a1d92"></a><!-- doxytag: member="INTREG_R5_UND" ref="a28f9c55fc1ae496fd36bca4b09be4a5fae652f587ddf8ed3c5952322bf67a1d92" args="" -->INTREG_R5_UND</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fa5b1b2c30f9a96ade22d7d257dde8e979"></a><!-- doxytag: member="INTREG_R6_UND" ref="a28f9c55fc1ae496fd36bca4b09be4a5fa5b1b2c30f9a96ade22d7d257dde8e979" args="" -->INTREG_R6_UND</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fa37405399fcf570ec8166fdc62e1bb4e6"></a><!-- doxytag: member="INTREG_R7_UND" ref="a28f9c55fc1ae496fd36bca4b09be4a5fa37405399fcf570ec8166fdc62e1bb4e6" args="" -->INTREG_R7_UND</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fab9ecabfd1035a29ed2a8ed4537a6a274"></a><!-- doxytag: member="INTREG_R8_UND" ref="a28f9c55fc1ae496fd36bca4b09be4a5fab9ecabfd1035a29ed2a8ed4537a6a274" args="" -->INTREG_R8_UND</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fa381fce4ca41439b2ed057278322cfc7d"></a><!-- doxytag: member="INTREG_R9_UND" ref="a28f9c55fc1ae496fd36bca4b09be4a5fa381fce4ca41439b2ed057278322cfc7d" args="" -->INTREG_R9_UND</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fa128a5a742880ed26ac4111e59131d987"></a><!-- doxytag: member="INTREG_R10_UND" ref="a28f9c55fc1ae496fd36bca4b09be4a5fa128a5a742880ed26ac4111e59131d987" args="" -->INTREG_R10_UND</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fa3ff6a9d12f2ce754cb276ebcb4dcabc3"></a><!-- doxytag: member="INTREG_R11_UND" ref="a28f9c55fc1ae496fd36bca4b09be4a5fa3ff6a9d12f2ce754cb276ebcb4dcabc3" args="" -->INTREG_R11_UND</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fa275d98a4fb104ad0f7d2e038438fdf54"></a><!-- doxytag: member="INTREG_R12_UND" ref="a28f9c55fc1ae496fd36bca4b09be4a5fa275d98a4fb104ad0f7d2e038438fdf54" args="" -->INTREG_R12_UND</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fa0a1789b5ec8329d7484b5bd6186050d7"></a><!-- doxytag: member="INTREG_PC_UND" ref="a28f9c55fc1ae496fd36bca4b09be4a5fa0a1789b5ec8329d7484b5bd6186050d7" args="" -->INTREG_PC_UND</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fa1b1d1f7d6434306bf73ddd8fe66ba855"></a><!-- doxytag: member="INTREG_R15_UND" ref="a28f9c55fc1ae496fd36bca4b09be4a5fa1b1d1f7d6434306bf73ddd8fe66ba855" args="" -->INTREG_R15_UND</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5faea27a3bcff3fe016ffc812bdf8a33d9b"></a><!-- doxytag: member="INTREG_R0_IRQ" ref="a28f9c55fc1ae496fd36bca4b09be4a5faea27a3bcff3fe016ffc812bdf8a33d9b" args="" -->INTREG_R0_IRQ</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fa68f8cccea17aba18fa7075b55babeabe"></a><!-- doxytag: member="INTREG_R1_IRQ" ref="a28f9c55fc1ae496fd36bca4b09be4a5fa68f8cccea17aba18fa7075b55babeabe" args="" -->INTREG_R1_IRQ</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fa2ee8351b4a3be9c41f6da02b1fed1b47"></a><!-- doxytag: member="INTREG_R2_IRQ" ref="a28f9c55fc1ae496fd36bca4b09be4a5fa2ee8351b4a3be9c41f6da02b1fed1b47" args="" -->INTREG_R2_IRQ</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fab865345c8e271f63ebcc4dc4b836141b"></a><!-- doxytag: member="INTREG_R3_IRQ" ref="a28f9c55fc1ae496fd36bca4b09be4a5fab865345c8e271f63ebcc4dc4b836141b" args="" -->INTREG_R3_IRQ</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fa7d1cc5cd53f62105da3bf0584585838d"></a><!-- doxytag: member="INTREG_R4_IRQ" ref="a28f9c55fc1ae496fd36bca4b09be4a5fa7d1cc5cd53f62105da3bf0584585838d" args="" -->INTREG_R4_IRQ</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fa5f00a81633df3d7f3b7a5ad56f87c9c2"></a><!-- doxytag: member="INTREG_R5_IRQ" ref="a28f9c55fc1ae496fd36bca4b09be4a5fa5f00a81633df3d7f3b7a5ad56f87c9c2" args="" -->INTREG_R5_IRQ</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fab1ca7f3b61b9f7292cf7f331ff3fa17a"></a><!-- doxytag: member="INTREG_R6_IRQ" ref="a28f9c55fc1ae496fd36bca4b09be4a5fab1ca7f3b61b9f7292cf7f331ff3fa17a" args="" -->INTREG_R6_IRQ</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fabb7affc0f89424ba6f8544f11fff4de3"></a><!-- doxytag: member="INTREG_R7_IRQ" ref="a28f9c55fc1ae496fd36bca4b09be4a5fabb7affc0f89424ba6f8544f11fff4de3" args="" -->INTREG_R7_IRQ</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fab4f0a3135a82aacd15b22ad49cf2f17c"></a><!-- doxytag: member="INTREG_R8_IRQ" ref="a28f9c55fc1ae496fd36bca4b09be4a5fab4f0a3135a82aacd15b22ad49cf2f17c" args="" -->INTREG_R8_IRQ</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fa4d915f346871d6142a2f26960035da83"></a><!-- doxytag: member="INTREG_R9_IRQ" ref="a28f9c55fc1ae496fd36bca4b09be4a5fa4d915f346871d6142a2f26960035da83" args="" -->INTREG_R9_IRQ</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fa0905d6cd940c2090be1163008fdcfed0"></a><!-- doxytag: member="INTREG_R10_IRQ" ref="a28f9c55fc1ae496fd36bca4b09be4a5fa0905d6cd940c2090be1163008fdcfed0" args="" -->INTREG_R10_IRQ</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fa6999e9d3c3a8974cf7e0170e6519f844"></a><!-- doxytag: member="INTREG_R11_IRQ" ref="a28f9c55fc1ae496fd36bca4b09be4a5fa6999e9d3c3a8974cf7e0170e6519f844" args="" -->INTREG_R11_IRQ</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fa9576d5a28426dfd093afcb8546e896e9"></a><!-- doxytag: member="INTREG_R12_IRQ" ref="a28f9c55fc1ae496fd36bca4b09be4a5fa9576d5a28426dfd093afcb8546e896e9" args="" -->INTREG_R12_IRQ</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fa2d24be3df1ae409e7dae81d759c3ba81"></a><!-- doxytag: member="INTREG_PC_IRQ" ref="a28f9c55fc1ae496fd36bca4b09be4a5fa2d24be3df1ae409e7dae81d759c3ba81" args="" -->INTREG_PC_IRQ</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fa67e074352ccf92607d9538362c6e7b3e"></a><!-- doxytag: member="INTREG_R15_IRQ" ref="a28f9c55fc1ae496fd36bca4b09be4a5fa67e074352ccf92607d9538362c6e7b3e" args="" -->INTREG_R15_IRQ</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fa23498ebf0cd35db7ae8196f08857b2d3"></a><!-- doxytag: member="INTREG_R0_FIQ" ref="a28f9c55fc1ae496fd36bca4b09be4a5fa23498ebf0cd35db7ae8196f08857b2d3" args="" -->INTREG_R0_FIQ</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fa10476d72d620f63638765adfa08c2bd5"></a><!-- doxytag: member="INTREG_R1_FIQ" ref="a28f9c55fc1ae496fd36bca4b09be4a5fa10476d72d620f63638765adfa08c2bd5" args="" -->INTREG_R1_FIQ</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fa55abf531548c5b5ab786f3351f0489e8"></a><!-- doxytag: member="INTREG_R2_FIQ" ref="a28f9c55fc1ae496fd36bca4b09be4a5fa55abf531548c5b5ab786f3351f0489e8" args="" -->INTREG_R2_FIQ</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fa0f024c247e2e39c4862478c828aa4769"></a><!-- doxytag: member="INTREG_R3_FIQ" ref="a28f9c55fc1ae496fd36bca4b09be4a5fa0f024c247e2e39c4862478c828aa4769" args="" -->INTREG_R3_FIQ</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fa3f312cc29898384df0115930dc74ed0e"></a><!-- doxytag: member="INTREG_R4_FIQ" ref="a28f9c55fc1ae496fd36bca4b09be4a5fa3f312cc29898384df0115930dc74ed0e" args="" -->INTREG_R4_FIQ</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fa7dafea16ce483a5cfc993dc7f7ff065c"></a><!-- doxytag: member="INTREG_R5_FIQ" ref="a28f9c55fc1ae496fd36bca4b09be4a5fa7dafea16ce483a5cfc993dc7f7ff065c" args="" -->INTREG_R5_FIQ</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fa1b520a8797a5d9f6d21cb7bc1df0960b"></a><!-- doxytag: member="INTREG_R6_FIQ" ref="a28f9c55fc1ae496fd36bca4b09be4a5fa1b520a8797a5d9f6d21cb7bc1df0960b" args="" -->INTREG_R6_FIQ</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fa1ba922e3a430d558a15e1a298e5fcb39"></a><!-- doxytag: member="INTREG_R7_FIQ" ref="a28f9c55fc1ae496fd36bca4b09be4a5fa1ba922e3a430d558a15e1a298e5fcb39" args="" -->INTREG_R7_FIQ</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fa21015ddc5a53bf809c8426d08d48be09"></a><!-- doxytag: member="INTREG_PC_FIQ" ref="a28f9c55fc1ae496fd36bca4b09be4a5fa21015ddc5a53bf809c8426d08d48be09" args="" -->INTREG_PC_FIQ</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a28f9c55fc1ae496fd36bca4b09be4a5fa1046ebf585a0f289b4e651ddb2758138"></a><!-- doxytag: member="INTREG_R15_FIQ" ref="a28f9c55fc1ae496fd36bca4b09be4a5fa1046ebf585a0f289b4e651ddb2758138" args="" -->INTREG_R15_FIQ</em>&nbsp;</td><td>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="intregs_8hh_source.html#l00053">53</a> of file <a class="el" href="intregs_8hh_source.html">intregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a61e59682673124232fb275589cac9136"></a><!-- doxytag: member="ArmISA::LookupLevel" ref="a61e59682673124232fb275589cac9136" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespaceArmISA.html#a61e59682673124232fb275589cac9136">ArmISA::LookupLevel</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="a61e59682673124232fb275589cac9136a7fc5a1f88601963a363cf5210c745707"></a><!-- doxytag: member="L0" ref="a61e59682673124232fb275589cac9136a7fc5a1f88601963a363cf5210c745707" args="" -->L0</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a61e59682673124232fb275589cac9136a7f8bbd24717b53877dba856d54062202"></a><!-- doxytag: member="L1" ref="a61e59682673124232fb275589cac9136a7f8bbd24717b53877dba856d54062202" args="" -->L1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a61e59682673124232fb275589cac9136ae25498139c7c639ad31bf3a04b171754"></a><!-- doxytag: member="L2" ref="a61e59682673124232fb275589cac9136ae25498139c7c639ad31bf3a04b171754" args="" -->L2</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a61e59682673124232fb275589cac9136ae1e033c5e7f83ac3be01e3bdd98be0bb"></a><!-- doxytag: member="L3" ref="a61e59682673124232fb275589cac9136ae1e033c5e7f83ac3be01e3bdd98be0bb" args="" -->L3</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a61e59682673124232fb275589cac9136affd18e7cd3e6b81c8c83ba1bbc94155f"></a><!-- doxytag: member="MAX_LOOKUP_LEVELS" ref="a61e59682673124232fb275589cac9136affd18e7cd3e6b81c8c83ba1bbc94155f" args="" -->MAX_LOOKUP_LEVELS</em>&nbsp;</td><td>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="arm_2pagetable_8hh_source.html#l00077">77</a> of file <a class="el" href="arm_2pagetable_8hh_source.html">pagetable.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919c"></a><!-- doxytag: member="ArmISA::MiscRegIndex" ref="a95c4749b8e05d58cf7536163a9ce919c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919c">ArmISA::MiscRegIndex</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca1d2df46d160cfa336591aaebdd6f99ba"></a><!-- doxytag: member="MISCREG_CPSR" ref="a95c4749b8e05d58cf7536163a9ce919ca1d2df46d160cfa336591aaebdd6f99ba" args="" -->MISCREG_CPSR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca629c5a91c7c38b30701184fd3e8c19b8"></a><!-- doxytag: member="MISCREG_SPSR" ref="a95c4749b8e05d58cf7536163a9ce919ca629c5a91c7c38b30701184fd3e8c19b8" args="" -->MISCREG_SPSR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919cad3cdb1317a25175044b454f01a85e080"></a><!-- doxytag: member="MISCREG_SPSR_FIQ" ref="a95c4749b8e05d58cf7536163a9ce919cad3cdb1317a25175044b454f01a85e080" args="" -->MISCREG_SPSR_FIQ</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca5882c3c544025702f76f0045efa5ec31"></a><!-- doxytag: member="MISCREG_SPSR_IRQ" ref="a95c4749b8e05d58cf7536163a9ce919ca5882c3c544025702f76f0045efa5ec31" args="" -->MISCREG_SPSR_IRQ</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919cade4b60cfb1d5a208ea54f119692adc2a"></a><!-- doxytag: member="MISCREG_SPSR_SVC" ref="a95c4749b8e05d58cf7536163a9ce919cade4b60cfb1d5a208ea54f119692adc2a" args="" -->MISCREG_SPSR_SVC</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca523fc954142987a41e0ce0f88662fa0a"></a><!-- doxytag: member="MISCREG_SPSR_MON" ref="a95c4749b8e05d58cf7536163a9ce919ca523fc954142987a41e0ce0f88662fa0a" args="" -->MISCREG_SPSR_MON</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca7ac1b2166841b17fab9db5286276a3fe"></a><!-- doxytag: member="MISCREG_SPSR_ABT" ref="a95c4749b8e05d58cf7536163a9ce919ca7ac1b2166841b17fab9db5286276a3fe" args="" -->MISCREG_SPSR_ABT</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919cad22e1e056516ed04bc079c3a3237878f"></a><!-- doxytag: member="MISCREG_SPSR_HYP" ref="a95c4749b8e05d58cf7536163a9ce919cad22e1e056516ed04bc079c3a3237878f" args="" -->MISCREG_SPSR_HYP</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca0cddb533c7dccbe89da87203c21f5cc7"></a><!-- doxytag: member="MISCREG_SPSR_UND" ref="a95c4749b8e05d58cf7536163a9ce919ca0cddb533c7dccbe89da87203c21f5cc7" args="" -->MISCREG_SPSR_UND</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca2b9c16e2c454c387c4c34f4e185c55f2"></a><!-- doxytag: member="MISCREG_ELR_HYP" ref="a95c4749b8e05d58cf7536163a9ce919ca2b9c16e2c454c387c4c34f4e185c55f2" args="" -->MISCREG_ELR_HYP</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca782403f98b3f18d1c87433562a046a27"></a><!-- doxytag: member="MISCREG_FPSID" ref="a95c4749b8e05d58cf7536163a9ce919ca782403f98b3f18d1c87433562a046a27" args="" -->MISCREG_FPSID</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca2c4f71a64cf54679d41471a7e0ca7664"></a><!-- doxytag: member="MISCREG_FPSCR" ref="a95c4749b8e05d58cf7536163a9ce919ca2c4f71a64cf54679d41471a7e0ca7664" args="" -->MISCREG_FPSCR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca95c008bfb7e9778da090ead9cce7aeee"></a><!-- doxytag: member="MISCREG_MVFR1" ref="a95c4749b8e05d58cf7536163a9ce919ca95c008bfb7e9778da090ead9cce7aeee" args="" -->MISCREG_MVFR1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca8b23d147e2f3f690f1b9468c67554e13"></a><!-- doxytag: member="MISCREG_MVFR0" ref="a95c4749b8e05d58cf7536163a9ce919ca8b23d147e2f3f690f1b9468c67554e13" args="" -->MISCREG_MVFR0</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca48af8eafc532123e001df274b82f2de9"></a><!-- doxytag: member="MISCREG_FPEXC" ref="a95c4749b8e05d58cf7536163a9ce919ca48af8eafc532123e001df274b82f2de9" args="" -->MISCREG_FPEXC</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919cacd17b179bd7743948fb23339a9ab0262"></a><!-- doxytag: member="MISCREG_CPSR_MODE" ref="a95c4749b8e05d58cf7536163a9ce919cacd17b179bd7743948fb23339a9ab0262" args="" -->MISCREG_CPSR_MODE</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca433dee61bef8154a3532959bc919a16b"></a><!-- doxytag: member="MISCREG_CPSR_Q" ref="a95c4749b8e05d58cf7536163a9ce919ca433dee61bef8154a3532959bc919a16b" args="" -->MISCREG_CPSR_Q</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca06562c3508fb0a2743cb7dd85b217a84"></a><!-- doxytag: member="MISCREG_FPSCR_EXC" ref="a95c4749b8e05d58cf7536163a9ce919ca06562c3508fb0a2743cb7dd85b217a84" args="" -->MISCREG_FPSCR_EXC</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919caeed16351097472c356b961608e012a0e"></a><!-- doxytag: member="MISCREG_FPSCR_QC" ref="a95c4749b8e05d58cf7536163a9ce919caeed16351097472c356b961608e012a0e" args="" -->MISCREG_FPSCR_QC</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919caebc102a10019b30f1d434acc08b044c9"></a><!-- doxytag: member="MISCREG_LOCKADDR" ref="a95c4749b8e05d58cf7536163a9ce919caebc102a10019b30f1d434acc08b044c9" args="" -->MISCREG_LOCKADDR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca523823ba497da588d45310898fe14b52"></a><!-- doxytag: member="MISCREG_LOCKFLAG" ref="a95c4749b8e05d58cf7536163a9ce919ca523823ba497da588d45310898fe14b52" args="" -->MISCREG_LOCKFLAG</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca7d5f4af092d0d6f1cdf5b1e256ec7ffa"></a><!-- doxytag: member="MISCREG_PRRR_MAIR0" ref="a95c4749b8e05d58cf7536163a9ce919ca7d5f4af092d0d6f1cdf5b1e256ec7ffa" args="" -->MISCREG_PRRR_MAIR0</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca6f2acf31e5ca5e8e6ae9d102f107e6a9"></a><!-- doxytag: member="MISCREG_PRRR_MAIR0_NS" ref="a95c4749b8e05d58cf7536163a9ce919ca6f2acf31e5ca5e8e6ae9d102f107e6a9" args="" -->MISCREG_PRRR_MAIR0_NS</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919caffb0275b290309b0b571ee1003c6d2fb"></a><!-- doxytag: member="MISCREG_PRRR_MAIR0_S" ref="a95c4749b8e05d58cf7536163a9ce919caffb0275b290309b0b571ee1003c6d2fb" args="" -->MISCREG_PRRR_MAIR0_S</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919cab50f4edb6db6434a1b44ea5df597f4ed"></a><!-- doxytag: member="MISCREG_NMRR_MAIR1" ref="a95c4749b8e05d58cf7536163a9ce919cab50f4edb6db6434a1b44ea5df597f4ed" args="" -->MISCREG_NMRR_MAIR1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca17f17b1cd6d633386e5a20ba434b1099"></a><!-- doxytag: member="MISCREG_NMRR_MAIR1_NS" ref="a95c4749b8e05d58cf7536163a9ce919ca17f17b1cd6d633386e5a20ba434b1099" args="" -->MISCREG_NMRR_MAIR1_NS</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca809e7378a36f758b44d41dd5bda5ad88"></a><!-- doxytag: member="MISCREG_NMRR_MAIR1_S" ref="a95c4749b8e05d58cf7536163a9ce919ca809e7378a36f758b44d41dd5bda5ad88" args="" -->MISCREG_NMRR_MAIR1_S</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919caeef899821c19dd5493d8bd98acffd4e4"></a><!-- doxytag: member="MISCREG_PMXEVTYPER_PMCCFILTR" ref="a95c4749b8e05d58cf7536163a9ce919caeef899821c19dd5493d8bd98acffd4e4" args="" -->MISCREG_PMXEVTYPER_PMCCFILTR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919cace4697875a688fbf366db1453175e3c1"></a><!-- doxytag: member="MISCREG_SCTLR_RST" ref="a95c4749b8e05d58cf7536163a9ce919cace4697875a688fbf366db1453175e3c1" args="" -->MISCREG_SCTLR_RST</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca309489dd7ba7778d15ee0407215a20a4"></a><!-- doxytag: member="MISCREG_SEV_MAILBOX" ref="a95c4749b8e05d58cf7536163a9ce919ca309489dd7ba7778d15ee0407215a20a4" args="" -->MISCREG_SEV_MAILBOX</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919cafd6a9968c82040c289a1e8df818da64f"></a><!-- doxytag: member="MISCREG_DBGDIDR" ref="a95c4749b8e05d58cf7536163a9ce919cafd6a9968c82040c289a1e8df818da64f" args="" -->MISCREG_DBGDIDR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919cad0c33d11314b76e0a32fd3fbe22cdd80"></a><!-- doxytag: member="MISCREG_DBGDSCRint" ref="a95c4749b8e05d58cf7536163a9ce919cad0c33d11314b76e0a32fd3fbe22cdd80" args="" -->MISCREG_DBGDSCRint</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca478b8a28fe36eb44486d23ff8dcbb3e1"></a><!-- doxytag: member="MISCREG_DBGDCCINT" ref="a95c4749b8e05d58cf7536163a9ce919ca478b8a28fe36eb44486d23ff8dcbb3e1" args="" -->MISCREG_DBGDCCINT</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca961be58b8c0b6b5bc2ca04949e7679b6"></a><!-- doxytag: member="MISCREG_DBGDTRTXint" ref="a95c4749b8e05d58cf7536163a9ce919ca961be58b8c0b6b5bc2ca04949e7679b6" args="" -->MISCREG_DBGDTRTXint</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca8d07bae39efc0b9c68da735683f516be"></a><!-- doxytag: member="MISCREG_DBGDTRRXint" ref="a95c4749b8e05d58cf7536163a9ce919ca8d07bae39efc0b9c68da735683f516be" args="" -->MISCREG_DBGDTRRXint</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919cafc5fe7a8a67c23ea341d8f37663fbd61"></a><!-- doxytag: member="MISCREG_DBGWFAR" ref="a95c4749b8e05d58cf7536163a9ce919cafc5fe7a8a67c23ea341d8f37663fbd61" args="" -->MISCREG_DBGWFAR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca625a3d7760fdb6f7e1dbe7afb7b6533a"></a><!-- doxytag: member="MISCREG_DBGVCR" ref="a95c4749b8e05d58cf7536163a9ce919ca625a3d7760fdb6f7e1dbe7afb7b6533a" args="" -->MISCREG_DBGVCR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919caf3a7952e077e31f4a675d079b0fee469"></a><!-- doxytag: member="MISCREG_DBGDTRRXext" ref="a95c4749b8e05d58cf7536163a9ce919caf3a7952e077e31f4a675d079b0fee469" args="" -->MISCREG_DBGDTRRXext</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919caddf7727958b9d1e8208be986fabc2edf"></a><!-- doxytag: member="MISCREG_DBGDSCRext" ref="a95c4749b8e05d58cf7536163a9ce919caddf7727958b9d1e8208be986fabc2edf" args="" -->MISCREG_DBGDSCRext</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca3f67a83a03acadc124a5d4b792737b75"></a><!-- doxytag: member="MISCREG_DBGDTRTXext" ref="a95c4749b8e05d58cf7536163a9ce919ca3f67a83a03acadc124a5d4b792737b75" args="" -->MISCREG_DBGDTRTXext</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919cad8aa3ad8cc13c4373855ab9af86bace3"></a><!-- doxytag: member="MISCREG_DBGOSECCR" ref="a95c4749b8e05d58cf7536163a9ce919cad8aa3ad8cc13c4373855ab9af86bace3" args="" -->MISCREG_DBGOSECCR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca01fe07e33d61aa7ad08b13ebf16b2c96"></a><!-- doxytag: member="MISCREG_DBGBVR0" ref="a95c4749b8e05d58cf7536163a9ce919ca01fe07e33d61aa7ad08b13ebf16b2c96" args="" -->MISCREG_DBGBVR0</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca5a632247658595cb525254dbaad4e207"></a><!-- doxytag: member="MISCREG_DBGBVR1" ref="a95c4749b8e05d58cf7536163a9ce919ca5a632247658595cb525254dbaad4e207" args="" -->MISCREG_DBGBVR1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca258fd4409311220f2f4cb87850a49b2a"></a><!-- doxytag: member="MISCREG_DBGBVR2" ref="a95c4749b8e05d58cf7536163a9ce919ca258fd4409311220f2f4cb87850a49b2a" args="" -->MISCREG_DBGBVR2</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca17ee93911b58f3768f3c18c6902b1ccb"></a><!-- doxytag: member="MISCREG_DBGBVR3" ref="a95c4749b8e05d58cf7536163a9ce919ca17ee93911b58f3768f3c18c6902b1ccb" args="" -->MISCREG_DBGBVR3</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca998c821161911d42793e6277561fca05"></a><!-- doxytag: member="MISCREG_DBGBVR4" ref="a95c4749b8e05d58cf7536163a9ce919ca998c821161911d42793e6277561fca05" args="" -->MISCREG_DBGBVR4</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca4a27d265bd9b93ba58c7314d382b4677"></a><!-- doxytag: member="MISCREG_DBGBVR5" ref="a95c4749b8e05d58cf7536163a9ce919ca4a27d265bd9b93ba58c7314d382b4677" args="" -->MISCREG_DBGBVR5</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919cae9bb6f44ba0c38b197c3e1cc43b1facc"></a><!-- doxytag: member="MISCREG_DBGBCR0" ref="a95c4749b8e05d58cf7536163a9ce919cae9bb6f44ba0c38b197c3e1cc43b1facc" args="" -->MISCREG_DBGBCR0</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919cadd69d0d9d5cdb26dc95d4cdc00201589"></a><!-- doxytag: member="MISCREG_DBGBCR1" ref="a95c4749b8e05d58cf7536163a9ce919cadd69d0d9d5cdb26dc95d4cdc00201589" args="" -->MISCREG_DBGBCR1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca1c54dcc82d20ee17f0230e6804d857db"></a><!-- doxytag: member="MISCREG_DBGBCR2" ref="a95c4749b8e05d58cf7536163a9ce919ca1c54dcc82d20ee17f0230e6804d857db" args="" -->MISCREG_DBGBCR2</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca00f0962c4d775b1a0766fd8e95091f57"></a><!-- doxytag: member="MISCREG_DBGBCR3" ref="a95c4749b8e05d58cf7536163a9ce919ca00f0962c4d775b1a0766fd8e95091f57" args="" -->MISCREG_DBGBCR3</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca4f18d35db8882fd43f143ceca18c2a09"></a><!-- doxytag: member="MISCREG_DBGBCR4" ref="a95c4749b8e05d58cf7536163a9ce919ca4f18d35db8882fd43f143ceca18c2a09" args="" -->MISCREG_DBGBCR4</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca4b0104f4827c6731ebad1a824e435d79"></a><!-- doxytag: member="MISCREG_DBGBCR5" ref="a95c4749b8e05d58cf7536163a9ce919ca4b0104f4827c6731ebad1a824e435d79" args="" -->MISCREG_DBGBCR5</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919cae1f72674a222210575779f5cac3347a9"></a><!-- doxytag: member="MISCREG_DBGWVR0" ref="a95c4749b8e05d58cf7536163a9ce919cae1f72674a222210575779f5cac3347a9" args="" -->MISCREG_DBGWVR0</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca51e3d284a017d451a682113ff2b4dc7c"></a><!-- doxytag: member="MISCREG_DBGWVR1" ref="a95c4749b8e05d58cf7536163a9ce919ca51e3d284a017d451a682113ff2b4dc7c" args="" -->MISCREG_DBGWVR1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca610e55bccf2dc30f506faa5a6d35dbe5"></a><!-- doxytag: member="MISCREG_DBGWVR2" ref="a95c4749b8e05d58cf7536163a9ce919ca610e55bccf2dc30f506faa5a6d35dbe5" args="" -->MISCREG_DBGWVR2</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca75479d76b5a01de3376731957bfed9c0"></a><!-- doxytag: member="MISCREG_DBGWVR3" ref="a95c4749b8e05d58cf7536163a9ce919ca75479d76b5a01de3376731957bfed9c0" args="" -->MISCREG_DBGWVR3</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919cabb516cf688d7b455bc3f8bf82a9a5002"></a><!-- doxytag: member="MISCREG_DBGWCR0" ref="a95c4749b8e05d58cf7536163a9ce919cabb516cf688d7b455bc3f8bf82a9a5002" args="" -->MISCREG_DBGWCR0</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919cab503d28882a4a55d063d95c8279f5862"></a><!-- doxytag: member="MISCREG_DBGWCR1" ref="a95c4749b8e05d58cf7536163a9ce919cab503d28882a4a55d063d95c8279f5862" args="" -->MISCREG_DBGWCR1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca425351e8e603ee3de1861c4740b5ede5"></a><!-- doxytag: member="MISCREG_DBGWCR2" ref="a95c4749b8e05d58cf7536163a9ce919ca425351e8e603ee3de1861c4740b5ede5" args="" -->MISCREG_DBGWCR2</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919cacbeb6a30a69aadff4c1ef8aee710a362"></a><!-- doxytag: member="MISCREG_DBGWCR3" ref="a95c4749b8e05d58cf7536163a9ce919cacbeb6a30a69aadff4c1ef8aee710a362" args="" -->MISCREG_DBGWCR3</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca14edc3740760601da02a2466a682f0b8"></a><!-- doxytag: member="MISCREG_DBGDRAR" ref="a95c4749b8e05d58cf7536163a9ce919ca14edc3740760601da02a2466a682f0b8" args="" -->MISCREG_DBGDRAR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca11933c1152123a14de04c67c71849e5e"></a><!-- doxytag: member="MISCREG_DBGBXVR4" ref="a95c4749b8e05d58cf7536163a9ce919ca11933c1152123a14de04c67c71849e5e" args="" -->MISCREG_DBGBXVR4</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919cae488d1f7f7b3e2e615f752b8a7f1b45d"></a><!-- doxytag: member="MISCREG_DBGBXVR5" ref="a95c4749b8e05d58cf7536163a9ce919cae488d1f7f7b3e2e615f752b8a7f1b45d" args="" -->MISCREG_DBGBXVR5</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca741b75e42d5645b3b6338a49a5b089ea"></a><!-- doxytag: member="MISCREG_DBGOSLAR" ref="a95c4749b8e05d58cf7536163a9ce919ca741b75e42d5645b3b6338a49a5b089ea" args="" -->MISCREG_DBGOSLAR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca50eda57820b2c08f648c12a1fc2c08a8"></a><!-- doxytag: member="MISCREG_DBGOSLSR" ref="a95c4749b8e05d58cf7536163a9ce919ca50eda57820b2c08f648c12a1fc2c08a8" args="" -->MISCREG_DBGOSLSR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919caf3209ab5f28cda42e64acc21f5af2252"></a><!-- doxytag: member="MISCREG_DBGOSDLR" ref="a95c4749b8e05d58cf7536163a9ce919caf3209ab5f28cda42e64acc21f5af2252" args="" -->MISCREG_DBGOSDLR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca2ce8e4657177df47174237b894564f19"></a><!-- doxytag: member="MISCREG_DBGPRCR" ref="a95c4749b8e05d58cf7536163a9ce919ca2ce8e4657177df47174237b894564f19" args="" -->MISCREG_DBGPRCR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919cadac3dcd7aa8414cee69738a65d6962a8"></a><!-- doxytag: member="MISCREG_DBGDSAR" ref="a95c4749b8e05d58cf7536163a9ce919cadac3dcd7aa8414cee69738a65d6962a8" args="" -->MISCREG_DBGDSAR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919cafa7d062f7ae2b5bd5e5f0bfc08b21a8e"></a><!-- doxytag: member="MISCREG_DBGCLAIMSET" ref="a95c4749b8e05d58cf7536163a9ce919cafa7d062f7ae2b5bd5e5f0bfc08b21a8e" args="" -->MISCREG_DBGCLAIMSET</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca6f1aa0ca6aae6ef3e624c2de4c54bd94"></a><!-- doxytag: member="MISCREG_DBGCLAIMCLR" ref="a95c4749b8e05d58cf7536163a9ce919ca6f1aa0ca6aae6ef3e624c2de4c54bd94" args="" -->MISCREG_DBGCLAIMCLR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca95e3c9658146365b976bb16d331b2584"></a><!-- doxytag: member="MISCREG_DBGAUTHSTATUS" ref="a95c4749b8e05d58cf7536163a9ce919ca95e3c9658146365b976bb16d331b2584" args="" -->MISCREG_DBGAUTHSTATUS</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919caa425566f70528c1fbc52a173be93dac4"></a><!-- doxytag: member="MISCREG_DBGDEVID2" ref="a95c4749b8e05d58cf7536163a9ce919caa425566f70528c1fbc52a173be93dac4" args="" -->MISCREG_DBGDEVID2</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca7b0d05ca6d9bc6e14df98eed301a471e"></a><!-- doxytag: member="MISCREG_DBGDEVID1" ref="a95c4749b8e05d58cf7536163a9ce919ca7b0d05ca6d9bc6e14df98eed301a471e" args="" -->MISCREG_DBGDEVID1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919caa721f49c0676640923ce02ffb5682ec8"></a><!-- doxytag: member="MISCREG_DBGDEVID0" ref="a95c4749b8e05d58cf7536163a9ce919caa721f49c0676640923ce02ffb5682ec8" args="" -->MISCREG_DBGDEVID0</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca83575b0ef8d6e228a8871db4e726740b"></a><!-- doxytag: member="MISCREG_TEECR" ref="a95c4749b8e05d58cf7536163a9ce919ca83575b0ef8d6e228a8871db4e726740b" args="" -->MISCREG_TEECR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919cab113c71592638c5ee446fb6619cdff1d"></a><!-- doxytag: member="MISCREG_JIDR" ref="a95c4749b8e05d58cf7536163a9ce919cab113c71592638c5ee446fb6619cdff1d" args="" -->MISCREG_JIDR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919cafbcd03563973ad7b8180c82b286381a4"></a><!-- doxytag: member="MISCREG_TEEHBR" ref="a95c4749b8e05d58cf7536163a9ce919cafbcd03563973ad7b8180c82b286381a4" args="" -->MISCREG_TEEHBR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919caa2af19acb96e1a0d8eb8626bebdfb26e"></a><!-- doxytag: member="MISCREG_JOSCR" ref="a95c4749b8e05d58cf7536163a9ce919caa2af19acb96e1a0d8eb8626bebdfb26e" args="" -->MISCREG_JOSCR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca4d826882684c582e3d48bc29e86be523"></a><!-- doxytag: member="MISCREG_JMCR" ref="a95c4749b8e05d58cf7536163a9ce919ca4d826882684c582e3d48bc29e86be523" args="" -->MISCREG_JMCR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919cadc608e04cb976f686af795b444bc6832"></a><!-- doxytag: member="MISCREG_MIDR" ref="a95c4749b8e05d58cf7536163a9ce919cadc608e04cb976f686af795b444bc6832" args="" -->MISCREG_MIDR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919caad24ccdd262d2fda58c5818c16ce9d52"></a><!-- doxytag: member="MISCREG_CTR" ref="a95c4749b8e05d58cf7536163a9ce919caad24ccdd262d2fda58c5818c16ce9d52" args="" -->MISCREG_CTR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919caa6fd30cedd3f1cd6138bc919dfb16399"></a><!-- doxytag: member="MISCREG_TCMTR" ref="a95c4749b8e05d58cf7536163a9ce919caa6fd30cedd3f1cd6138bc919dfb16399" args="" -->MISCREG_TCMTR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919cace40afc520e485c32007d226062894b5"></a><!-- doxytag: member="MISCREG_TLBTR" ref="a95c4749b8e05d58cf7536163a9ce919cace40afc520e485c32007d226062894b5" args="" -->MISCREG_TLBTR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919cadd221dda6f7809c358100c45f0724020"></a><!-- doxytag: member="MISCREG_MPIDR" ref="a95c4749b8e05d58cf7536163a9ce919cadd221dda6f7809c358100c45f0724020" args="" -->MISCREG_MPIDR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca8aac71cc6d5777ddb1a51ae04972bae3"></a><!-- doxytag: member="MISCREG_REVIDR" ref="a95c4749b8e05d58cf7536163a9ce919ca8aac71cc6d5777ddb1a51ae04972bae3" args="" -->MISCREG_REVIDR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919cae3ff6125f3635480b95f7cc4eea900ff"></a><!-- doxytag: member="MISCREG_ID_PFR0" ref="a95c4749b8e05d58cf7536163a9ce919cae3ff6125f3635480b95f7cc4eea900ff" args="" -->MISCREG_ID_PFR0</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919cacdd627b13d30f6f82676f789b0e0c44c"></a><!-- doxytag: member="MISCREG_ID_PFR1" ref="a95c4749b8e05d58cf7536163a9ce919cacdd627b13d30f6f82676f789b0e0c44c" args="" -->MISCREG_ID_PFR1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca2d551ec7da0544e4816550f590cb6801"></a><!-- doxytag: member="MISCREG_ID_DFR0" ref="a95c4749b8e05d58cf7536163a9ce919ca2d551ec7da0544e4816550f590cb6801" args="" -->MISCREG_ID_DFR0</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca5c98c3088aaac33f27695e1e71fe7cb3"></a><!-- doxytag: member="MISCREG_ID_AFR0" ref="a95c4749b8e05d58cf7536163a9ce919ca5c98c3088aaac33f27695e1e71fe7cb3" args="" -->MISCREG_ID_AFR0</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca344b758a27d1db96e5bce041a14a4ed7"></a><!-- doxytag: member="MISCREG_ID_MMFR0" ref="a95c4749b8e05d58cf7536163a9ce919ca344b758a27d1db96e5bce041a14a4ed7" args="" -->MISCREG_ID_MMFR0</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919cab9036bd4d98170cbdbc70125a8ba9397"></a><!-- doxytag: member="MISCREG_ID_MMFR1" ref="a95c4749b8e05d58cf7536163a9ce919cab9036bd4d98170cbdbc70125a8ba9397" args="" -->MISCREG_ID_MMFR1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca17ae208709284d34c21f53edb7d46aea"></a><!-- doxytag: member="MISCREG_ID_MMFR2" ref="a95c4749b8e05d58cf7536163a9ce919ca17ae208709284d34c21f53edb7d46aea" args="" -->MISCREG_ID_MMFR2</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919cac3c9dfa10bb5aa634e1df2f7d7d9adb0"></a><!-- doxytag: member="MISCREG_ID_MMFR3" ref="a95c4749b8e05d58cf7536163a9ce919cac3c9dfa10bb5aa634e1df2f7d7d9adb0" args="" -->MISCREG_ID_MMFR3</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca68fe3af92534b9a943a114580b3c9d39"></a><!-- doxytag: member="MISCREG_ID_ISAR0" ref="a95c4749b8e05d58cf7536163a9ce919ca68fe3af92534b9a943a114580b3c9d39" args="" -->MISCREG_ID_ISAR0</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919caf4cef18dbef50885e187adddd1327d9e"></a><!-- doxytag: member="MISCREG_ID_ISAR1" ref="a95c4749b8e05d58cf7536163a9ce919caf4cef18dbef50885e187adddd1327d9e" args="" -->MISCREG_ID_ISAR1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca30812347ebd4dd4acb50048b317e9ed7"></a><!-- doxytag: member="MISCREG_ID_ISAR2" ref="a95c4749b8e05d58cf7536163a9ce919ca30812347ebd4dd4acb50048b317e9ed7" args="" -->MISCREG_ID_ISAR2</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919caa4e546048874cb8aeb47584175559326"></a><!-- doxytag: member="MISCREG_ID_ISAR3" ref="a95c4749b8e05d58cf7536163a9ce919caa4e546048874cb8aeb47584175559326" args="" -->MISCREG_ID_ISAR3</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919cab58b694aa4d1972b88a238c813f87173"></a><!-- doxytag: member="MISCREG_ID_ISAR4" ref="a95c4749b8e05d58cf7536163a9ce919cab58b694aa4d1972b88a238c813f87173" args="" -->MISCREG_ID_ISAR4</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca097734a5fdc6fce17ce5caa5606af525"></a><!-- doxytag: member="MISCREG_ID_ISAR5" ref="a95c4749b8e05d58cf7536163a9ce919ca097734a5fdc6fce17ce5caa5606af525" args="" -->MISCREG_ID_ISAR5</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919cae77eb577ec63504b8bcdab694febc75f"></a><!-- doxytag: member="MISCREG_CCSIDR" ref="a95c4749b8e05d58cf7536163a9ce919cae77eb577ec63504b8bcdab694febc75f" args="" -->MISCREG_CCSIDR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca2feec33736b14518adcfe04c6528c522"></a><!-- doxytag: member="MISCREG_CLIDR" ref="a95c4749b8e05d58cf7536163a9ce919ca2feec33736b14518adcfe04c6528c522" args="" -->MISCREG_CLIDR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919caabcef3978aa7e1d659b66d0456565ac2"></a><!-- doxytag: member="MISCREG_AIDR" ref="a95c4749b8e05d58cf7536163a9ce919caabcef3978aa7e1d659b66d0456565ac2" args="" -->MISCREG_AIDR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca3c709b276a04ec5ca9ee382b797dfcc5"></a><!-- doxytag: member="MISCREG_CSSELR" ref="a95c4749b8e05d58cf7536163a9ce919ca3c709b276a04ec5ca9ee382b797dfcc5" args="" -->MISCREG_CSSELR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca6a9b9c30060af89bcd822272c01d492a"></a><!-- doxytag: member="MISCREG_CSSELR_NS" ref="a95c4749b8e05d58cf7536163a9ce919ca6a9b9c30060af89bcd822272c01d492a" args="" -->MISCREG_CSSELR_NS</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca4c370f735051c043ba9ab26b11272874"></a><!-- doxytag: member="MISCREG_CSSELR_S" ref="a95c4749b8e05d58cf7536163a9ce919ca4c370f735051c043ba9ab26b11272874" args="" -->MISCREG_CSSELR_S</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca132fc3bf23dbf11e3469c5793f36746a"></a><!-- doxytag: member="MISCREG_VPIDR" ref="a95c4749b8e05d58cf7536163a9ce919ca132fc3bf23dbf11e3469c5793f36746a" args="" -->MISCREG_VPIDR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919cac71e99c4e6f9de9760e1ea474af349d7"></a><!-- doxytag: member="MISCREG_VMPIDR" ref="a95c4749b8e05d58cf7536163a9ce919cac71e99c4e6f9de9760e1ea474af349d7" args="" -->MISCREG_VMPIDR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca540af25d1d321d1891bf4d9292c227c1"></a><!-- doxytag: member="MISCREG_SCTLR" ref="a95c4749b8e05d58cf7536163a9ce919ca540af25d1d321d1891bf4d9292c227c1" args="" -->MISCREG_SCTLR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca360b79ced0619e6a76eace131cf7c1b9"></a><!-- doxytag: member="MISCREG_SCTLR_NS" ref="a95c4749b8e05d58cf7536163a9ce919ca360b79ced0619e6a76eace131cf7c1b9" args="" -->MISCREG_SCTLR_NS</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919caad47953fcca722f8446003f5e293569f"></a><!-- doxytag: member="MISCREG_SCTLR_S" ref="a95c4749b8e05d58cf7536163a9ce919caad47953fcca722f8446003f5e293569f" args="" -->MISCREG_SCTLR_S</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca6827da006da460886fdcd488c3a119a0"></a><!-- doxytag: member="MISCREG_ACTLR" ref="a95c4749b8e05d58cf7536163a9ce919ca6827da006da460886fdcd488c3a119a0" args="" -->MISCREG_ACTLR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919cadbfabfcfa5cd72d9318f1182698371ee"></a><!-- doxytag: member="MISCREG_ACTLR_NS" ref="a95c4749b8e05d58cf7536163a9ce919cadbfabfcfa5cd72d9318f1182698371ee" args="" -->MISCREG_ACTLR_NS</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919caf0a6dfdeac78e2beb9ca7200cac44510"></a><!-- doxytag: member="MISCREG_ACTLR_S" ref="a95c4749b8e05d58cf7536163a9ce919caf0a6dfdeac78e2beb9ca7200cac44510" args="" -->MISCREG_ACTLR_S</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca56f5859b27c49381dd9e0d7f3310565d"></a><!-- doxytag: member="MISCREG_CPACR" ref="a95c4749b8e05d58cf7536163a9ce919ca56f5859b27c49381dd9e0d7f3310565d" args="" -->MISCREG_CPACR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca6ec2fd6368d4b6668ee8155fc93d93b8"></a><!-- doxytag: member="MISCREG_SCR" ref="a95c4749b8e05d58cf7536163a9ce919ca6ec2fd6368d4b6668ee8155fc93d93b8" args="" -->MISCREG_SCR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca5026f0ba544d51e04a56157937c96c42"></a><!-- doxytag: member="MISCREG_SDER" ref="a95c4749b8e05d58cf7536163a9ce919ca5026f0ba544d51e04a56157937c96c42" args="" -->MISCREG_SDER</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca227ca1dc43b4cc7be618d433e8e9bf07"></a><!-- doxytag: member="MISCREG_NSACR" ref="a95c4749b8e05d58cf7536163a9ce919ca227ca1dc43b4cc7be618d433e8e9bf07" args="" -->MISCREG_NSACR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca5a527cd4f6298497a08d3a0b3ecc9e99"></a><!-- doxytag: member="MISCREG_HSCTLR" ref="a95c4749b8e05d58cf7536163a9ce919ca5a527cd4f6298497a08d3a0b3ecc9e99" args="" -->MISCREG_HSCTLR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca5f2a71fb19040159bd7f06d1ac4f2b18"></a><!-- doxytag: member="MISCREG_HACTLR" ref="a95c4749b8e05d58cf7536163a9ce919ca5f2a71fb19040159bd7f06d1ac4f2b18" args="" -->MISCREG_HACTLR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919cacc6c0d54b3de785d3e9bd57250007f71"></a><!-- doxytag: member="MISCREG_HCR" ref="a95c4749b8e05d58cf7536163a9ce919cacc6c0d54b3de785d3e9bd57250007f71" args="" -->MISCREG_HCR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca97eecbdef114ffd3a77f279c034d909d"></a><!-- doxytag: member="MISCREG_HDCR" ref="a95c4749b8e05d58cf7536163a9ce919ca97eecbdef114ffd3a77f279c034d909d" args="" -->MISCREG_HDCR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919cae4a87918573b1f768605e2b9d9d8997f"></a><!-- doxytag: member="MISCREG_HCPTR" ref="a95c4749b8e05d58cf7536163a9ce919cae4a87918573b1f768605e2b9d9d8997f" args="" -->MISCREG_HCPTR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca6b82a84c0a0b651d68df7a89ad8d9509"></a><!-- doxytag: member="MISCREG_HSTR" ref="a95c4749b8e05d58cf7536163a9ce919ca6b82a84c0a0b651d68df7a89ad8d9509" args="" -->MISCREG_HSTR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca86bba169e8dae53bfbcf575cb86b8c9b"></a><!-- doxytag: member="MISCREG_HACR" ref="a95c4749b8e05d58cf7536163a9ce919ca86bba169e8dae53bfbcf575cb86b8c9b" args="" -->MISCREG_HACR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca6a636c5129391c23216bcea3bde6f0f8"></a><!-- doxytag: member="MISCREG_TTBR0" ref="a95c4749b8e05d58cf7536163a9ce919ca6a636c5129391c23216bcea3bde6f0f8" args="" -->MISCREG_TTBR0</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919cadbdb28603fbdfc058f41deb1d137ba91"></a><!-- doxytag: member="MISCREG_TTBR0_NS" ref="a95c4749b8e05d58cf7536163a9ce919cadbdb28603fbdfc058f41deb1d137ba91" args="" -->MISCREG_TTBR0_NS</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca5d890479a542f2574d272d72236a6087"></a><!-- doxytag: member="MISCREG_TTBR0_S" ref="a95c4749b8e05d58cf7536163a9ce919ca5d890479a542f2574d272d72236a6087" args="" -->MISCREG_TTBR0_S</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919cac0d0e5ddda9dea55e2ae3223a5f1c9fc"></a><!-- doxytag: member="MISCREG_TTBR1" ref="a95c4749b8e05d58cf7536163a9ce919cac0d0e5ddda9dea55e2ae3223a5f1c9fc" args="" -->MISCREG_TTBR1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919cad4863ab6b44c7e15eb931f699a77f038"></a><!-- doxytag: member="MISCREG_TTBR1_NS" ref="a95c4749b8e05d58cf7536163a9ce919cad4863ab6b44c7e15eb931f699a77f038" args="" -->MISCREG_TTBR1_NS</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca228d5d98d7495fd276a3c00da13afa20"></a><!-- doxytag: member="MISCREG_TTBR1_S" ref="a95c4749b8e05d58cf7536163a9ce919ca228d5d98d7495fd276a3c00da13afa20" args="" -->MISCREG_TTBR1_S</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca5bfc9d84a913f4403092c34f4fdb68f0"></a><!-- doxytag: member="MISCREG_TTBCR" ref="a95c4749b8e05d58cf7536163a9ce919ca5bfc9d84a913f4403092c34f4fdb68f0" args="" -->MISCREG_TTBCR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca16206c90c6020addfc5855ddc0edf038"></a><!-- doxytag: member="MISCREG_TTBCR_NS" ref="a95c4749b8e05d58cf7536163a9ce919ca16206c90c6020addfc5855ddc0edf038" args="" -->MISCREG_TTBCR_NS</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca37fffb602030144c098b21feae5e242f"></a><!-- doxytag: member="MISCREG_TTBCR_S" ref="a95c4749b8e05d58cf7536163a9ce919ca37fffb602030144c098b21feae5e242f" args="" -->MISCREG_TTBCR_S</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919caaec739922d29ac6e2180c87616914737"></a><!-- doxytag: member="MISCREG_HTCR" ref="a95c4749b8e05d58cf7536163a9ce919caaec739922d29ac6e2180c87616914737" args="" -->MISCREG_HTCR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca0323c35822c34ca5d438f8b9459bb21d"></a><!-- doxytag: member="MISCREG_VTCR" ref="a95c4749b8e05d58cf7536163a9ce919ca0323c35822c34ca5d438f8b9459bb21d" args="" -->MISCREG_VTCR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca75883e1c671c8d333ef80bbb64c09233"></a><!-- doxytag: member="MISCREG_DACR" ref="a95c4749b8e05d58cf7536163a9ce919ca75883e1c671c8d333ef80bbb64c09233" args="" -->MISCREG_DACR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca91fd3899e4e3f3937f45d72d6a82ff36"></a><!-- doxytag: member="MISCREG_DACR_NS" ref="a95c4749b8e05d58cf7536163a9ce919ca91fd3899e4e3f3937f45d72d6a82ff36" args="" -->MISCREG_DACR_NS</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919caf530d0b280efe4972eb3e8938cb5d4e5"></a><!-- doxytag: member="MISCREG_DACR_S" ref="a95c4749b8e05d58cf7536163a9ce919caf530d0b280efe4972eb3e8938cb5d4e5" args="" -->MISCREG_DACR_S</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca20a213d7fbe0563819180bb2de4914e4"></a><!-- doxytag: member="MISCREG_DFSR" ref="a95c4749b8e05d58cf7536163a9ce919ca20a213d7fbe0563819180bb2de4914e4" args="" -->MISCREG_DFSR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca9e3593f2e94df1ec8b573b5526da3dee"></a><!-- doxytag: member="MISCREG_DFSR_NS" ref="a95c4749b8e05d58cf7536163a9ce919ca9e3593f2e94df1ec8b573b5526da3dee" args="" -->MISCREG_DFSR_NS</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919caebd4a8d7d38551eb6d4fe7415b0502a9"></a><!-- doxytag: member="MISCREG_DFSR_S" ref="a95c4749b8e05d58cf7536163a9ce919caebd4a8d7d38551eb6d4fe7415b0502a9" args="" -->MISCREG_DFSR_S</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919cac2645bfecf67b4eff0518ae7a7f8e95e"></a><!-- doxytag: member="MISCREG_IFSR" ref="a95c4749b8e05d58cf7536163a9ce919cac2645bfecf67b4eff0518ae7a7f8e95e" args="" -->MISCREG_IFSR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca3b75c42dd690680acb1f372d3d50a828"></a><!-- doxytag: member="MISCREG_IFSR_NS" ref="a95c4749b8e05d58cf7536163a9ce919ca3b75c42dd690680acb1f372d3d50a828" args="" -->MISCREG_IFSR_NS</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca1ee3e4aa78afdfddc8a1c9e3b78f1de6"></a><!-- doxytag: member="MISCREG_IFSR_S" ref="a95c4749b8e05d58cf7536163a9ce919ca1ee3e4aa78afdfddc8a1c9e3b78f1de6" args="" -->MISCREG_IFSR_S</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca96b0c3b1461ade48e19adb577bb93cd4"></a><!-- doxytag: member="MISCREG_ADFSR" ref="a95c4749b8e05d58cf7536163a9ce919ca96b0c3b1461ade48e19adb577bb93cd4" args="" -->MISCREG_ADFSR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca30713d3a2ed09756107eb6ae1fcd339a"></a><!-- doxytag: member="MISCREG_ADFSR_NS" ref="a95c4749b8e05d58cf7536163a9ce919ca30713d3a2ed09756107eb6ae1fcd339a" args="" -->MISCREG_ADFSR_NS</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919cadf1d91acb54a893cb24e02738f55456c"></a><!-- doxytag: member="MISCREG_ADFSR_S" ref="a95c4749b8e05d58cf7536163a9ce919cadf1d91acb54a893cb24e02738f55456c" args="" -->MISCREG_ADFSR_S</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca6d627cfe11c273e094f6cd72cde19ba9"></a><!-- doxytag: member="MISCREG_AIFSR" ref="a95c4749b8e05d58cf7536163a9ce919ca6d627cfe11c273e094f6cd72cde19ba9" args="" -->MISCREG_AIFSR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919cafb8ef96aa6f2191899bc591f2e91e46a"></a><!-- doxytag: member="MISCREG_AIFSR_NS" ref="a95c4749b8e05d58cf7536163a9ce919cafb8ef96aa6f2191899bc591f2e91e46a" args="" -->MISCREG_AIFSR_NS</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca0acc7fa3cb5614a5496c5312cb399287"></a><!-- doxytag: member="MISCREG_AIFSR_S" ref="a95c4749b8e05d58cf7536163a9ce919ca0acc7fa3cb5614a5496c5312cb399287" args="" -->MISCREG_AIFSR_S</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca9de3dc5ae4c2c1c385a91aa9c337c710"></a><!-- doxytag: member="MISCREG_HADFSR" ref="a95c4749b8e05d58cf7536163a9ce919ca9de3dc5ae4c2c1c385a91aa9c337c710" args="" -->MISCREG_HADFSR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca2391321765440382f2cd26252cfca0fc"></a><!-- doxytag: member="MISCREG_HAIFSR" ref="a95c4749b8e05d58cf7536163a9ce919ca2391321765440382f2cd26252cfca0fc" args="" -->MISCREG_HAIFSR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919caed4f4a6f8aae9686c22ae8d180f40ab8"></a><!-- doxytag: member="MISCREG_HSR" ref="a95c4749b8e05d58cf7536163a9ce919caed4f4a6f8aae9686c22ae8d180f40ab8" args="" -->MISCREG_HSR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca02fa0575976eba48928d8d99abe26a5a"></a><!-- doxytag: member="MISCREG_DFAR" ref="a95c4749b8e05d58cf7536163a9ce919ca02fa0575976eba48928d8d99abe26a5a" args="" -->MISCREG_DFAR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca1e2fceaadd37053e716236ddd71e596d"></a><!-- doxytag: member="MISCREG_DFAR_NS" ref="a95c4749b8e05d58cf7536163a9ce919ca1e2fceaadd37053e716236ddd71e596d" args="" -->MISCREG_DFAR_NS</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca70221da844bfb51ee592e571c59d8499"></a><!-- doxytag: member="MISCREG_DFAR_S" ref="a95c4749b8e05d58cf7536163a9ce919ca70221da844bfb51ee592e571c59d8499" args="" -->MISCREG_DFAR_S</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca26989c87e432f012c3f2a5ae1c8a369f"></a><!-- doxytag: member="MISCREG_IFAR" ref="a95c4749b8e05d58cf7536163a9ce919ca26989c87e432f012c3f2a5ae1c8a369f" args="" -->MISCREG_IFAR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919caeda63a65627f494779809ca66ad3c9b6"></a><!-- doxytag: member="MISCREG_IFAR_NS" ref="a95c4749b8e05d58cf7536163a9ce919caeda63a65627f494779809ca66ad3c9b6" args="" -->MISCREG_IFAR_NS</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca3c24661983e158c2111c319db6fd4259"></a><!-- doxytag: member="MISCREG_IFAR_S" ref="a95c4749b8e05d58cf7536163a9ce919ca3c24661983e158c2111c319db6fd4259" args="" -->MISCREG_IFAR_S</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca52f0ff1daa8b976035d238029243ec9a"></a><!-- doxytag: member="MISCREG_HDFAR" ref="a95c4749b8e05d58cf7536163a9ce919ca52f0ff1daa8b976035d238029243ec9a" args="" -->MISCREG_HDFAR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca52a41307defcb5fb997785be15877013"></a><!-- doxytag: member="MISCREG_HIFAR" ref="a95c4749b8e05d58cf7536163a9ce919ca52a41307defcb5fb997785be15877013" args="" -->MISCREG_HIFAR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca6bb1943e82738f9d9ad7b6b9fea703b1"></a><!-- doxytag: member="MISCREG_HPFAR" ref="a95c4749b8e05d58cf7536163a9ce919ca6bb1943e82738f9d9ad7b6b9fea703b1" args="" -->MISCREG_HPFAR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919cac520849cda3e57dafe97deb268f51eea"></a><!-- doxytag: member="MISCREG_ICIALLUIS" ref="a95c4749b8e05d58cf7536163a9ce919cac520849cda3e57dafe97deb268f51eea" args="" -->MISCREG_ICIALLUIS</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca09c2fb4dc38b9e741541a0cfbe304d22"></a><!-- doxytag: member="MISCREG_BPIALLIS" ref="a95c4749b8e05d58cf7536163a9ce919ca09c2fb4dc38b9e741541a0cfbe304d22" args="" -->MISCREG_BPIALLIS</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca2963346f87bf29113a2fabb125b43f7a"></a><!-- doxytag: member="MISCREG_PAR" ref="a95c4749b8e05d58cf7536163a9ce919ca2963346f87bf29113a2fabb125b43f7a" args="" -->MISCREG_PAR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919cacc6c9003eba7e8809559c98fdab88523"></a><!-- doxytag: member="MISCREG_PAR_NS" ref="a95c4749b8e05d58cf7536163a9ce919cacc6c9003eba7e8809559c98fdab88523" args="" -->MISCREG_PAR_NS</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919caa0d4562221fd93a8e87245f4a6d7b4af"></a><!-- doxytag: member="MISCREG_PAR_S" ref="a95c4749b8e05d58cf7536163a9ce919caa0d4562221fd93a8e87245f4a6d7b4af" args="" -->MISCREG_PAR_S</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca19b17f0b68316dea03aeabe1d2f3fa3f"></a><!-- doxytag: member="MISCREG_ICIALLU" ref="a95c4749b8e05d58cf7536163a9ce919ca19b17f0b68316dea03aeabe1d2f3fa3f" args="" -->MISCREG_ICIALLU</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca9e7bfa12f74d473450463db1e33d741b"></a><!-- doxytag: member="MISCREG_ICIMVAU" ref="a95c4749b8e05d58cf7536163a9ce919ca9e7bfa12f74d473450463db1e33d741b" args="" -->MISCREG_ICIMVAU</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca3c32ca201c154253d03eebfb0d91542f"></a><!-- doxytag: member="MISCREG_CP15ISB" ref="a95c4749b8e05d58cf7536163a9ce919ca3c32ca201c154253d03eebfb0d91542f" args="" -->MISCREG_CP15ISB</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca930bf07d8e21a5f8c14ab7a7f4f51a19"></a><!-- doxytag: member="MISCREG_BPIALL" ref="a95c4749b8e05d58cf7536163a9ce919ca930bf07d8e21a5f8c14ab7a7f4f51a19" args="" -->MISCREG_BPIALL</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca105aed9c7e2f2e16133553c3a196c444"></a><!-- doxytag: member="MISCREG_BPIMVA" ref="a95c4749b8e05d58cf7536163a9ce919ca105aed9c7e2f2e16133553c3a196c444" args="" -->MISCREG_BPIMVA</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca4c504a6482a2fce359e5444b953d7855"></a><!-- doxytag: member="MISCREG_DCIMVAC" ref="a95c4749b8e05d58cf7536163a9ce919ca4c504a6482a2fce359e5444b953d7855" args="" -->MISCREG_DCIMVAC</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca4621addc92a17409cd39ea8a3a56e945"></a><!-- doxytag: member="MISCREG_DCISW" ref="a95c4749b8e05d58cf7536163a9ce919ca4621addc92a17409cd39ea8a3a56e945" args="" -->MISCREG_DCISW</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca1ba962a047972a6f2f7dad79de7be02a"></a><!-- doxytag: member="MISCREG_ATS1CPR" ref="a95c4749b8e05d58cf7536163a9ce919ca1ba962a047972a6f2f7dad79de7be02a" args="" -->MISCREG_ATS1CPR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca0e72be333ef1543cc001ca9ae9f63445"></a><!-- doxytag: member="MISCREG_ATS1CPW" ref="a95c4749b8e05d58cf7536163a9ce919ca0e72be333ef1543cc001ca9ae9f63445" args="" -->MISCREG_ATS1CPW</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca24475198501dbf7113f730a6333b2718"></a><!-- doxytag: member="MISCREG_ATS1CUR" ref="a95c4749b8e05d58cf7536163a9ce919ca24475198501dbf7113f730a6333b2718" args="" -->MISCREG_ATS1CUR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca0e4fb818ffdf772cc11e4caa0543538b"></a><!-- doxytag: member="MISCREG_ATS1CUW" ref="a95c4749b8e05d58cf7536163a9ce919ca0e4fb818ffdf772cc11e4caa0543538b" args="" -->MISCREG_ATS1CUW</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919cab9d125d426080bcc1d3499276d52e417"></a><!-- doxytag: member="MISCREG_ATS12NSOPR" ref="a95c4749b8e05d58cf7536163a9ce919cab9d125d426080bcc1d3499276d52e417" args="" -->MISCREG_ATS12NSOPR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919caa38f0b5aad0a2e942e7ff6852395674b"></a><!-- doxytag: member="MISCREG_ATS12NSOPW" ref="a95c4749b8e05d58cf7536163a9ce919caa38f0b5aad0a2e942e7ff6852395674b" args="" -->MISCREG_ATS12NSOPW</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca3d31459809ae96d11b5f52bca0671ef3"></a><!-- doxytag: member="MISCREG_ATS12NSOUR" ref="a95c4749b8e05d58cf7536163a9ce919ca3d31459809ae96d11b5f52bca0671ef3" args="" -->MISCREG_ATS12NSOUR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919caf62e36359ee757b41e53c409ba9bfc69"></a><!-- doxytag: member="MISCREG_ATS12NSOUW" ref="a95c4749b8e05d58cf7536163a9ce919caf62e36359ee757b41e53c409ba9bfc69" args="" -->MISCREG_ATS12NSOUW</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca5f8c34a72d98f59b94c2f3240a27d249"></a><!-- doxytag: member="MISCREG_DCCMVAC" ref="a95c4749b8e05d58cf7536163a9ce919ca5f8c34a72d98f59b94c2f3240a27d249" args="" -->MISCREG_DCCMVAC</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca526b5d91a26031db9be2c378d6d49b1f"></a><!-- doxytag: member="MISCREG_DCCSW" ref="a95c4749b8e05d58cf7536163a9ce919ca526b5d91a26031db9be2c378d6d49b1f" args="" -->MISCREG_DCCSW</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca8993ca0a3d88818ee3ba6d818c7389b8"></a><!-- doxytag: member="MISCREG_CP15DSB" ref="a95c4749b8e05d58cf7536163a9ce919ca8993ca0a3d88818ee3ba6d818c7389b8" args="" -->MISCREG_CP15DSB</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919cad5f944d0e42a8a775062bf09da6e2044"></a><!-- doxytag: member="MISCREG_CP15DMB" ref="a95c4749b8e05d58cf7536163a9ce919cad5f944d0e42a8a775062bf09da6e2044" args="" -->MISCREG_CP15DMB</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca4140ce7be1e3e8798bd4d8751658cbfd"></a><!-- doxytag: member="MISCREG_DCCMVAU" ref="a95c4749b8e05d58cf7536163a9ce919ca4140ce7be1e3e8798bd4d8751658cbfd" args="" -->MISCREG_DCCMVAU</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca494bf0d57bf385f3390e316e04cf78ae"></a><!-- doxytag: member="MISCREG_DCCIMVAC" ref="a95c4749b8e05d58cf7536163a9ce919ca494bf0d57bf385f3390e316e04cf78ae" args="" -->MISCREG_DCCIMVAC</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca96687d142f592ea8af69b94e729d349c"></a><!-- doxytag: member="MISCREG_DCCISW" ref="a95c4749b8e05d58cf7536163a9ce919ca96687d142f592ea8af69b94e729d349c" args="" -->MISCREG_DCCISW</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca20c0c15b945aded913fccb58caa31112"></a><!-- doxytag: member="MISCREG_ATS1HR" ref="a95c4749b8e05d58cf7536163a9ce919ca20c0c15b945aded913fccb58caa31112" args="" -->MISCREG_ATS1HR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919caafd2fc15216221de638c65ab6deeb9ff"></a><!-- doxytag: member="MISCREG_ATS1HW" ref="a95c4749b8e05d58cf7536163a9ce919caafd2fc15216221de638c65ab6deeb9ff" args="" -->MISCREG_ATS1HW</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919cad33f7d3ef73f518dba36b6cc5c881627"></a><!-- doxytag: member="MISCREG_TLBIALLIS" ref="a95c4749b8e05d58cf7536163a9ce919cad33f7d3ef73f518dba36b6cc5c881627" args="" -->MISCREG_TLBIALLIS</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca4d06fd3e9f671633ce1d5b151c5d3455"></a><!-- doxytag: member="MISCREG_TLBIMVAIS" ref="a95c4749b8e05d58cf7536163a9ce919ca4d06fd3e9f671633ce1d5b151c5d3455" args="" -->MISCREG_TLBIMVAIS</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919caf6b27f38425b6c7e5b13119c1a5b1754"></a><!-- doxytag: member="MISCREG_TLBIASIDIS" ref="a95c4749b8e05d58cf7536163a9ce919caf6b27f38425b6c7e5b13119c1a5b1754" args="" -->MISCREG_TLBIASIDIS</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca11b8f3d7eb754bba1890b23ac9267a73"></a><!-- doxytag: member="MISCREG_TLBIMVAAIS" ref="a95c4749b8e05d58cf7536163a9ce919ca11b8f3d7eb754bba1890b23ac9267a73" args="" -->MISCREG_TLBIMVAAIS</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919cac925f522cf9fe7db42f30941a2845ad9"></a><!-- doxytag: member="MISCREG_TLBIMVALIS" ref="a95c4749b8e05d58cf7536163a9ce919cac925f522cf9fe7db42f30941a2845ad9" args="" -->MISCREG_TLBIMVALIS</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca614e290a75dfe812ebc6b0854d0b9e64"></a><!-- doxytag: member="MISCREG_TLBIMVAALIS" ref="a95c4749b8e05d58cf7536163a9ce919ca614e290a75dfe812ebc6b0854d0b9e64" args="" -->MISCREG_TLBIMVAALIS</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919cad570b36e9185493a099894f58018fac0"></a><!-- doxytag: member="MISCREG_ITLBIALL" ref="a95c4749b8e05d58cf7536163a9ce919cad570b36e9185493a099894f58018fac0" args="" -->MISCREG_ITLBIALL</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca3f3bdac3de8737bd96516a00f0a24e2b"></a><!-- doxytag: member="MISCREG_ITLBIMVA" ref="a95c4749b8e05d58cf7536163a9ce919ca3f3bdac3de8737bd96516a00f0a24e2b" args="" -->MISCREG_ITLBIMVA</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca8e66b41d02fe712ea99dc3560cc01537"></a><!-- doxytag: member="MISCREG_ITLBIASID" ref="a95c4749b8e05d58cf7536163a9ce919ca8e66b41d02fe712ea99dc3560cc01537" args="" -->MISCREG_ITLBIASID</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca055d59fa0781ac72026b011dea0490cf"></a><!-- doxytag: member="MISCREG_DTLBIALL" ref="a95c4749b8e05d58cf7536163a9ce919ca055d59fa0781ac72026b011dea0490cf" args="" -->MISCREG_DTLBIALL</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca2bc0f84891bd9bced655f99817c7d73a"></a><!-- doxytag: member="MISCREG_DTLBIMVA" ref="a95c4749b8e05d58cf7536163a9ce919ca2bc0f84891bd9bced655f99817c7d73a" args="" -->MISCREG_DTLBIMVA</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919cabe867f0cb674ef1a887da582894ea161"></a><!-- doxytag: member="MISCREG_DTLBIASID" ref="a95c4749b8e05d58cf7536163a9ce919cabe867f0cb674ef1a887da582894ea161" args="" -->MISCREG_DTLBIASID</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca0272e4641b1c33ec30a95b8d5b5b7274"></a><!-- doxytag: member="MISCREG_TLBIALL" ref="a95c4749b8e05d58cf7536163a9ce919ca0272e4641b1c33ec30a95b8d5b5b7274" args="" -->MISCREG_TLBIALL</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919cab0d3898aa2aaf2fffd4953283d284b88"></a><!-- doxytag: member="MISCREG_TLBIMVA" ref="a95c4749b8e05d58cf7536163a9ce919cab0d3898aa2aaf2fffd4953283d284b88" args="" -->MISCREG_TLBIMVA</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919caacb8cbb1c501ab158fedd21b52fa2220"></a><!-- doxytag: member="MISCREG_TLBIASID" ref="a95c4749b8e05d58cf7536163a9ce919caacb8cbb1c501ab158fedd21b52fa2220" args="" -->MISCREG_TLBIASID</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca7c70c1eac0935c3d1c30e66f5061b063"></a><!-- doxytag: member="MISCREG_TLBIMVAA" ref="a95c4749b8e05d58cf7536163a9ce919ca7c70c1eac0935c3d1c30e66f5061b063" args="" -->MISCREG_TLBIMVAA</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca39a4d42042f5ad9406036e86161f2387"></a><!-- doxytag: member="MISCREG_TLBIMVAL" ref="a95c4749b8e05d58cf7536163a9ce919ca39a4d42042f5ad9406036e86161f2387" args="" -->MISCREG_TLBIMVAL</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919cab7ae914e1dccd2d93763a75ead2e4569"></a><!-- doxytag: member="MISCREG_TLBIMVAAL" ref="a95c4749b8e05d58cf7536163a9ce919cab7ae914e1dccd2d93763a75ead2e4569" args="" -->MISCREG_TLBIMVAAL</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca6420877bd761c21ac477798a2ea02e62"></a><!-- doxytag: member="MISCREG_TLBIIPAS2IS" ref="a95c4749b8e05d58cf7536163a9ce919ca6420877bd761c21ac477798a2ea02e62" args="" -->MISCREG_TLBIIPAS2IS</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919caef63881c3b7a8da8f95f61673ddb8e90"></a><!-- doxytag: member="MISCREG_TLBIIPAS2LIS" ref="a95c4749b8e05d58cf7536163a9ce919caef63881c3b7a8da8f95f61673ddb8e90" args="" -->MISCREG_TLBIIPAS2LIS</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca4150e901d1d2e854c6cf9acb17e393f1"></a><!-- doxytag: member="MISCREG_TLBIALLHIS" ref="a95c4749b8e05d58cf7536163a9ce919ca4150e901d1d2e854c6cf9acb17e393f1" args="" -->MISCREG_TLBIALLHIS</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919cabb07e768de8f795296ebe9016671de9e"></a><!-- doxytag: member="MISCREG_TLBIMVAHIS" ref="a95c4749b8e05d58cf7536163a9ce919cabb07e768de8f795296ebe9016671de9e" args="" -->MISCREG_TLBIMVAHIS</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919cac7e1f92dfd7376c6f131741bc378213a"></a><!-- doxytag: member="MISCREG_TLBIALLNSNHIS" ref="a95c4749b8e05d58cf7536163a9ce919cac7e1f92dfd7376c6f131741bc378213a" args="" -->MISCREG_TLBIALLNSNHIS</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca2d2a0da4d7c159212d976b8d91bb8d94"></a><!-- doxytag: member="MISCREG_TLBIMVALHIS" ref="a95c4749b8e05d58cf7536163a9ce919ca2d2a0da4d7c159212d976b8d91bb8d94" args="" -->MISCREG_TLBIMVALHIS</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919caeb357d06b7dc27fb1102ecf3087eda61"></a><!-- doxytag: member="MISCREG_TLBIIPAS2" ref="a95c4749b8e05d58cf7536163a9ce919caeb357d06b7dc27fb1102ecf3087eda61" args="" -->MISCREG_TLBIIPAS2</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919cab389cff3fc3d7724ff3bcd0f96c48efc"></a><!-- doxytag: member="MISCREG_TLBIIPAS2L" ref="a95c4749b8e05d58cf7536163a9ce919cab389cff3fc3d7724ff3bcd0f96c48efc" args="" -->MISCREG_TLBIIPAS2L</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca983e18aec06c285abd5bd897534dd48c"></a><!-- doxytag: member="MISCREG_TLBIALLH" ref="a95c4749b8e05d58cf7536163a9ce919ca983e18aec06c285abd5bd897534dd48c" args="" -->MISCREG_TLBIALLH</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919cafd10239b4680f6b68b0956c00f29f82d"></a><!-- doxytag: member="MISCREG_TLBIMVAH" ref="a95c4749b8e05d58cf7536163a9ce919cafd10239b4680f6b68b0956c00f29f82d" args="" -->MISCREG_TLBIMVAH</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca69a89ff15c69327578136c4d1cbeac4b"></a><!-- doxytag: member="MISCREG_TLBIALLNSNH" ref="a95c4749b8e05d58cf7536163a9ce919ca69a89ff15c69327578136c4d1cbeac4b" args="" -->MISCREG_TLBIALLNSNH</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919caf6e99558b5b893424f9adb0706aa5122"></a><!-- doxytag: member="MISCREG_TLBIMVALH" ref="a95c4749b8e05d58cf7536163a9ce919caf6e99558b5b893424f9adb0706aa5122" args="" -->MISCREG_TLBIMVALH</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca6c0878622bb5a09bfd8c9c2e2aee6ae7"></a><!-- doxytag: member="MISCREG_PMCR" ref="a95c4749b8e05d58cf7536163a9ce919ca6c0878622bb5a09bfd8c9c2e2aee6ae7" args="" -->MISCREG_PMCR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca321cd68d20e446a5e1a55c74e76fc6de"></a><!-- doxytag: member="MISCREG_PMCNTENSET" ref="a95c4749b8e05d58cf7536163a9ce919ca321cd68d20e446a5e1a55c74e76fc6de" args="" -->MISCREG_PMCNTENSET</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919caea436a3e430f315b9d1d7a6acda490ca"></a><!-- doxytag: member="MISCREG_PMCNTENCLR" ref="a95c4749b8e05d58cf7536163a9ce919caea436a3e430f315b9d1d7a6acda490ca" args="" -->MISCREG_PMCNTENCLR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca8f51cb9d87fda471d6ac27e0e7ed913e"></a><!-- doxytag: member="MISCREG_PMOVSR" ref="a95c4749b8e05d58cf7536163a9ce919ca8f51cb9d87fda471d6ac27e0e7ed913e" args="" -->MISCREG_PMOVSR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919caf61d2a797d4a236a4e30dfce469e7012"></a><!-- doxytag: member="MISCREG_PMSWINC" ref="a95c4749b8e05d58cf7536163a9ce919caf61d2a797d4a236a4e30dfce469e7012" args="" -->MISCREG_PMSWINC</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca4f5156e0329d8e4f9679e5ffbcf0dd24"></a><!-- doxytag: member="MISCREG_PMSELR" ref="a95c4749b8e05d58cf7536163a9ce919ca4f5156e0329d8e4f9679e5ffbcf0dd24" args="" -->MISCREG_PMSELR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca6098b290b2acb54d08ee1edf6e744cdc"></a><!-- doxytag: member="MISCREG_PMCEID0" ref="a95c4749b8e05d58cf7536163a9ce919ca6098b290b2acb54d08ee1edf6e744cdc" args="" -->MISCREG_PMCEID0</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca9c15ee0be44959a35f9bcbf89cdfe860"></a><!-- doxytag: member="MISCREG_PMCEID1" ref="a95c4749b8e05d58cf7536163a9ce919ca9c15ee0be44959a35f9bcbf89cdfe860" args="" -->MISCREG_PMCEID1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919caea053362393cd899b0be0b89d3303b88"></a><!-- doxytag: member="MISCREG_PMCCNTR" ref="a95c4749b8e05d58cf7536163a9ce919caea053362393cd899b0be0b89d3303b88" args="" -->MISCREG_PMCCNTR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca1795a5b53662203982bd6cf652fdc4e2"></a><!-- doxytag: member="MISCREG_PMXEVTYPER" ref="a95c4749b8e05d58cf7536163a9ce919ca1795a5b53662203982bd6cf652fdc4e2" args="" -->MISCREG_PMXEVTYPER</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919cafd4d09e4411c008eea38ee2f1c7fa73f"></a><!-- doxytag: member="MISCREG_PMCCFILTR" ref="a95c4749b8e05d58cf7536163a9ce919cafd4d09e4411c008eea38ee2f1c7fa73f" args="" -->MISCREG_PMCCFILTR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca7c205f86d838cf3a43c3b01a770a1069"></a><!-- doxytag: member="MISCREG_PMXEVCNTR" ref="a95c4749b8e05d58cf7536163a9ce919ca7c205f86d838cf3a43c3b01a770a1069" args="" -->MISCREG_PMXEVCNTR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca9d02d13e284353bcfa07166b9232c2b2"></a><!-- doxytag: member="MISCREG_PMUSERENR" ref="a95c4749b8e05d58cf7536163a9ce919ca9d02d13e284353bcfa07166b9232c2b2" args="" -->MISCREG_PMUSERENR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919cab2349af53dbd391bd4122bd23c41e2a6"></a><!-- doxytag: member="MISCREG_PMINTENSET" ref="a95c4749b8e05d58cf7536163a9ce919cab2349af53dbd391bd4122bd23c41e2a6" args="" -->MISCREG_PMINTENSET</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca8ffaa3d3de1b9320a204347feb465258"></a><!-- doxytag: member="MISCREG_PMINTENCLR" ref="a95c4749b8e05d58cf7536163a9ce919ca8ffaa3d3de1b9320a204347feb465258" args="" -->MISCREG_PMINTENCLR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca5c4a6fba359353a9ce354a9a1d36ee6a"></a><!-- doxytag: member="MISCREG_PMOVSSET" ref="a95c4749b8e05d58cf7536163a9ce919ca5c4a6fba359353a9ce354a9a1d36ee6a" args="" -->MISCREG_PMOVSSET</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca4c0eb4a6ce76f0de03e15a2152f190ac"></a><!-- doxytag: member="MISCREG_L2CTLR" ref="a95c4749b8e05d58cf7536163a9ce919ca4c0eb4a6ce76f0de03e15a2152f190ac" args="" -->MISCREG_L2CTLR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919caa56a3db1e493ee0a195e0e928d3618ca"></a><!-- doxytag: member="MISCREG_L2ECTLR" ref="a95c4749b8e05d58cf7536163a9ce919caa56a3db1e493ee0a195e0e928d3618ca" args="" -->MISCREG_L2ECTLR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca558657ebddea41bb1fc2cf61e725f6a9"></a><!-- doxytag: member="MISCREG_PRRR" ref="a95c4749b8e05d58cf7536163a9ce919ca558657ebddea41bb1fc2cf61e725f6a9" args="" -->MISCREG_PRRR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919caf1c70bb7740522e70853ddcccadcafd2"></a><!-- doxytag: member="MISCREG_PRRR_NS" ref="a95c4749b8e05d58cf7536163a9ce919caf1c70bb7740522e70853ddcccadcafd2" args="" -->MISCREG_PRRR_NS</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca7ba24512a6aab95e9a1e763094e58768"></a><!-- doxytag: member="MISCREG_PRRR_S" ref="a95c4749b8e05d58cf7536163a9ce919ca7ba24512a6aab95e9a1e763094e58768" args="" -->MISCREG_PRRR_S</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca4f258252d52941bc7a97300ab7fd967e"></a><!-- doxytag: member="MISCREG_MAIR0" ref="a95c4749b8e05d58cf7536163a9ce919ca4f258252d52941bc7a97300ab7fd967e" args="" -->MISCREG_MAIR0</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca637951971f3b1c324a1252dc8400e25f"></a><!-- doxytag: member="MISCREG_MAIR0_NS" ref="a95c4749b8e05d58cf7536163a9ce919ca637951971f3b1c324a1252dc8400e25f" args="" -->MISCREG_MAIR0_NS</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca7688d9a9027880be557ecc4a4a44f850"></a><!-- doxytag: member="MISCREG_MAIR0_S" ref="a95c4749b8e05d58cf7536163a9ce919ca7688d9a9027880be557ecc4a4a44f850" args="" -->MISCREG_MAIR0_S</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919cac979e506d9ce19425eb582d6acd8cee0"></a><!-- doxytag: member="MISCREG_NMRR" ref="a95c4749b8e05d58cf7536163a9ce919cac979e506d9ce19425eb582d6acd8cee0" args="" -->MISCREG_NMRR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919caa5cd859db6e65607457beba177f35f1a"></a><!-- doxytag: member="MISCREG_NMRR_NS" ref="a95c4749b8e05d58cf7536163a9ce919caa5cd859db6e65607457beba177f35f1a" args="" -->MISCREG_NMRR_NS</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919cadb5195e5ac00cd47d7fc05f07ac1bf44"></a><!-- doxytag: member="MISCREG_NMRR_S" ref="a95c4749b8e05d58cf7536163a9ce919cadb5195e5ac00cd47d7fc05f07ac1bf44" args="" -->MISCREG_NMRR_S</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca890e14915a3e3da7c6637e71f8884633"></a><!-- doxytag: member="MISCREG_MAIR1" ref="a95c4749b8e05d58cf7536163a9ce919ca890e14915a3e3da7c6637e71f8884633" args="" -->MISCREG_MAIR1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca6e343b2629395f8381a99dc0b568b5b7"></a><!-- doxytag: member="MISCREG_MAIR1_NS" ref="a95c4749b8e05d58cf7536163a9ce919ca6e343b2629395f8381a99dc0b568b5b7" args="" -->MISCREG_MAIR1_NS</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919caa9ff1304279ff33defd2825565693a27"></a><!-- doxytag: member="MISCREG_MAIR1_S" ref="a95c4749b8e05d58cf7536163a9ce919caa9ff1304279ff33defd2825565693a27" args="" -->MISCREG_MAIR1_S</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca0797215d149dd6d506aa742e4bddabc1"></a><!-- doxytag: member="MISCREG_AMAIR0" ref="a95c4749b8e05d58cf7536163a9ce919ca0797215d149dd6d506aa742e4bddabc1" args="" -->MISCREG_AMAIR0</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919cabdc26bc927a78f7676608b0df499c452"></a><!-- doxytag: member="MISCREG_AMAIR0_NS" ref="a95c4749b8e05d58cf7536163a9ce919cabdc26bc927a78f7676608b0df499c452" args="" -->MISCREG_AMAIR0_NS</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca6f30922fe5c4bed97f82b8a4e2de95f8"></a><!-- doxytag: member="MISCREG_AMAIR0_S" ref="a95c4749b8e05d58cf7536163a9ce919ca6f30922fe5c4bed97f82b8a4e2de95f8" args="" -->MISCREG_AMAIR0_S</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca81deed498a989d6b3bf8739c22e3bdf0"></a><!-- doxytag: member="MISCREG_AMAIR1" ref="a95c4749b8e05d58cf7536163a9ce919ca81deed498a989d6b3bf8739c22e3bdf0" args="" -->MISCREG_AMAIR1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca9b1e431b1deb229ca867f62f2cfc804b"></a><!-- doxytag: member="MISCREG_AMAIR1_NS" ref="a95c4749b8e05d58cf7536163a9ce919ca9b1e431b1deb229ca867f62f2cfc804b" args="" -->MISCREG_AMAIR1_NS</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919caf89176d0db6dc593e97f9e2260da8e60"></a><!-- doxytag: member="MISCREG_AMAIR1_S" ref="a95c4749b8e05d58cf7536163a9ce919caf89176d0db6dc593e97f9e2260da8e60" args="" -->MISCREG_AMAIR1_S</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919cacb4f149cac7b3dde2aa3e97a1d1a2fc6"></a><!-- doxytag: member="MISCREG_HMAIR0" ref="a95c4749b8e05d58cf7536163a9ce919cacb4f149cac7b3dde2aa3e97a1d1a2fc6" args="" -->MISCREG_HMAIR0</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca1a81addb4a201f2a0d39f636b094bc23"></a><!-- doxytag: member="MISCREG_HMAIR1" ref="a95c4749b8e05d58cf7536163a9ce919ca1a81addb4a201f2a0d39f636b094bc23" args="" -->MISCREG_HMAIR1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca74933780e70d0bdef84b7904095afa76"></a><!-- doxytag: member="MISCREG_HAMAIR0" ref="a95c4749b8e05d58cf7536163a9ce919ca74933780e70d0bdef84b7904095afa76" args="" -->MISCREG_HAMAIR0</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919caaec2daa7bbbb3428af2f6008e9fd2cca"></a><!-- doxytag: member="MISCREG_HAMAIR1" ref="a95c4749b8e05d58cf7536163a9ce919caaec2daa7bbbb3428af2f6008e9fd2cca" args="" -->MISCREG_HAMAIR1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca7c75d790c0b82fa49e3891e5fa334e1e"></a><!-- doxytag: member="MISCREG_VBAR" ref="a95c4749b8e05d58cf7536163a9ce919ca7c75d790c0b82fa49e3891e5fa334e1e" args="" -->MISCREG_VBAR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca8c7c94809ec7620e5e3b759d871349cb"></a><!-- doxytag: member="MISCREG_VBAR_NS" ref="a95c4749b8e05d58cf7536163a9ce919ca8c7c94809ec7620e5e3b759d871349cb" args="" -->MISCREG_VBAR_NS</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca6d7e11b1bdc559e11bd2ca9ff1bb9634"></a><!-- doxytag: member="MISCREG_VBAR_S" ref="a95c4749b8e05d58cf7536163a9ce919ca6d7e11b1bdc559e11bd2ca9ff1bb9634" args="" -->MISCREG_VBAR_S</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919cac81ed598242aa264e2a1ae14f8eb8710"></a><!-- doxytag: member="MISCREG_MVBAR" ref="a95c4749b8e05d58cf7536163a9ce919cac81ed598242aa264e2a1ae14f8eb8710" args="" -->MISCREG_MVBAR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca5bbbdc2d64664758f481261aa5707d07"></a><!-- doxytag: member="MISCREG_RMR" ref="a95c4749b8e05d58cf7536163a9ce919ca5bbbdc2d64664758f481261aa5707d07" args="" -->MISCREG_RMR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919caf84c258967a8d4832795785a8ac961b5"></a><!-- doxytag: member="MISCREG_ISR" ref="a95c4749b8e05d58cf7536163a9ce919caf84c258967a8d4832795785a8ac961b5" args="" -->MISCREG_ISR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919cad31e9d4cb740f361765b5604985f048f"></a><!-- doxytag: member="MISCREG_HVBAR" ref="a95c4749b8e05d58cf7536163a9ce919cad31e9d4cb740f361765b5604985f048f" args="" -->MISCREG_HVBAR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919cade4d2d07245f7d11114d07de45d87ab7"></a><!-- doxytag: member="MISCREG_FCSEIDR" ref="a95c4749b8e05d58cf7536163a9ce919cade4d2d07245f7d11114d07de45d87ab7" args="" -->MISCREG_FCSEIDR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919cac2263aa3fc056992a20bdd9dce32c61c"></a><!-- doxytag: member="MISCREG_CONTEXTIDR" ref="a95c4749b8e05d58cf7536163a9ce919cac2263aa3fc056992a20bdd9dce32c61c" args="" -->MISCREG_CONTEXTIDR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca5d614118e4e4da7dcf6dd0fc0a67273c"></a><!-- doxytag: member="MISCREG_CONTEXTIDR_NS" ref="a95c4749b8e05d58cf7536163a9ce919ca5d614118e4e4da7dcf6dd0fc0a67273c" args="" -->MISCREG_CONTEXTIDR_NS</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca5727d2d818f2238d0a4f8f8ad423b4e4"></a><!-- doxytag: member="MISCREG_CONTEXTIDR_S" ref="a95c4749b8e05d58cf7536163a9ce919ca5727d2d818f2238d0a4f8f8ad423b4e4" args="" -->MISCREG_CONTEXTIDR_S</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919cab6caebec784f3ce62f3b9a8f9980b923"></a><!-- doxytag: member="MISCREG_TPIDRURW" ref="a95c4749b8e05d58cf7536163a9ce919cab6caebec784f3ce62f3b9a8f9980b923" args="" -->MISCREG_TPIDRURW</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca734118a5dc5edb5ab5354deb9ff7a54f"></a><!-- doxytag: member="MISCREG_TPIDRURW_NS" ref="a95c4749b8e05d58cf7536163a9ce919ca734118a5dc5edb5ab5354deb9ff7a54f" args="" -->MISCREG_TPIDRURW_NS</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca04d2b7195db0e6d54cc763768235ce2c"></a><!-- doxytag: member="MISCREG_TPIDRURW_S" ref="a95c4749b8e05d58cf7536163a9ce919ca04d2b7195db0e6d54cc763768235ce2c" args="" -->MISCREG_TPIDRURW_S</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca6b74e3f18bf8eacd7b5a7881b97a2733"></a><!-- doxytag: member="MISCREG_TPIDRURO" ref="a95c4749b8e05d58cf7536163a9ce919ca6b74e3f18bf8eacd7b5a7881b97a2733" args="" -->MISCREG_TPIDRURO</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca5e01f5588ce5af1923fe2c9b9396388e"></a><!-- doxytag: member="MISCREG_TPIDRURO_NS" ref="a95c4749b8e05d58cf7536163a9ce919ca5e01f5588ce5af1923fe2c9b9396388e" args="" -->MISCREG_TPIDRURO_NS</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919cae12ab3dca3c9ad7115bce2fdfeac2d26"></a><!-- doxytag: member="MISCREG_TPIDRURO_S" ref="a95c4749b8e05d58cf7536163a9ce919cae12ab3dca3c9ad7115bce2fdfeac2d26" args="" -->MISCREG_TPIDRURO_S</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919caacad0c4dbe020a85e34a289c36f5ed24"></a><!-- doxytag: member="MISCREG_TPIDRPRW" ref="a95c4749b8e05d58cf7536163a9ce919caacad0c4dbe020a85e34a289c36f5ed24" args="" -->MISCREG_TPIDRPRW</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca2233dd0b61574c4fb8a10954c7b69dce"></a><!-- doxytag: member="MISCREG_TPIDRPRW_NS" ref="a95c4749b8e05d58cf7536163a9ce919ca2233dd0b61574c4fb8a10954c7b69dce" args="" -->MISCREG_TPIDRPRW_NS</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919caeb8baab86dc23b0107ef21ada2f9218a"></a><!-- doxytag: member="MISCREG_TPIDRPRW_S" ref="a95c4749b8e05d58cf7536163a9ce919caeb8baab86dc23b0107ef21ada2f9218a" args="" -->MISCREG_TPIDRPRW_S</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca3ed1d63b8da44a9df605f926d2202a7c"></a><!-- doxytag: member="MISCREG_HTPIDR" ref="a95c4749b8e05d58cf7536163a9ce919ca3ed1d63b8da44a9df605f926d2202a7c" args="" -->MISCREG_HTPIDR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca0f74fcabaec0585fa64fdd5320ac8460"></a><!-- doxytag: member="MISCREG_CNTFRQ" ref="a95c4749b8e05d58cf7536163a9ce919ca0f74fcabaec0585fa64fdd5320ac8460" args="" -->MISCREG_CNTFRQ</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919caed93090a1aa63572ce90982348465372"></a><!-- doxytag: member="MISCREG_CNTKCTL" ref="a95c4749b8e05d58cf7536163a9ce919caed93090a1aa63572ce90982348465372" args="" -->MISCREG_CNTKCTL</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919cab242418e6715eb2d32569a483e006167"></a><!-- doxytag: member="MISCREG_CNTP_TVAL" ref="a95c4749b8e05d58cf7536163a9ce919cab242418e6715eb2d32569a483e006167" args="" -->MISCREG_CNTP_TVAL</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca164be448aa87f27c9759f6f7dda14f58"></a><!-- doxytag: member="MISCREG_CNTP_TVAL_NS" ref="a95c4749b8e05d58cf7536163a9ce919ca164be448aa87f27c9759f6f7dda14f58" args="" -->MISCREG_CNTP_TVAL_NS</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca932d20409b9d7e492fcdd2f87bb24322"></a><!-- doxytag: member="MISCREG_CNTP_TVAL_S" ref="a95c4749b8e05d58cf7536163a9ce919ca932d20409b9d7e492fcdd2f87bb24322" args="" -->MISCREG_CNTP_TVAL_S</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca204a6d2cd0a99834e0d6e537bfc620b8"></a><!-- doxytag: member="MISCREG_CNTP_CTL" ref="a95c4749b8e05d58cf7536163a9ce919ca204a6d2cd0a99834e0d6e537bfc620b8" args="" -->MISCREG_CNTP_CTL</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919cad5a770f276896a6ef69653e5a89af9ce"></a><!-- doxytag: member="MISCREG_CNTP_CTL_NS" ref="a95c4749b8e05d58cf7536163a9ce919cad5a770f276896a6ef69653e5a89af9ce" args="" -->MISCREG_CNTP_CTL_NS</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca8582718fbcafca74cccd4080525803f1"></a><!-- doxytag: member="MISCREG_CNTP_CTL_S" ref="a95c4749b8e05d58cf7536163a9ce919ca8582718fbcafca74cccd4080525803f1" args="" -->MISCREG_CNTP_CTL_S</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca653e9ff9c2a68888f026be73522561e5"></a><!-- doxytag: member="MISCREG_CNTV_TVAL" ref="a95c4749b8e05d58cf7536163a9ce919ca653e9ff9c2a68888f026be73522561e5" args="" -->MISCREG_CNTV_TVAL</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca7dff860856caeb9e32f0a69f5c81c2dd"></a><!-- doxytag: member="MISCREG_CNTV_CTL" ref="a95c4749b8e05d58cf7536163a9ce919ca7dff860856caeb9e32f0a69f5c81c2dd" args="" -->MISCREG_CNTV_CTL</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca5c78e264cbf6b3f4975f5d40f327d1f0"></a><!-- doxytag: member="MISCREG_CNTHCTL" ref="a95c4749b8e05d58cf7536163a9ce919ca5c78e264cbf6b3f4975f5d40f327d1f0" args="" -->MISCREG_CNTHCTL</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca267abed97aec857351e10aec7e93159a"></a><!-- doxytag: member="MISCREG_CNTHP_TVAL" ref="a95c4749b8e05d58cf7536163a9ce919ca267abed97aec857351e10aec7e93159a" args="" -->MISCREG_CNTHP_TVAL</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca145142160e70a4a7f8201eb06236a6db"></a><!-- doxytag: member="MISCREG_CNTHP_CTL" ref="a95c4749b8e05d58cf7536163a9ce919ca145142160e70a4a7f8201eb06236a6db" args="" -->MISCREG_CNTHP_CTL</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca9d7c7b073cd97ad75189f18954f6cf38"></a><!-- doxytag: member="MISCREG_IL1DATA0" ref="a95c4749b8e05d58cf7536163a9ce919ca9d7c7b073cd97ad75189f18954f6cf38" args="" -->MISCREG_IL1DATA0</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca78cf2711978db55fa370dd476f50f185"></a><!-- doxytag: member="MISCREG_IL1DATA1" ref="a95c4749b8e05d58cf7536163a9ce919ca78cf2711978db55fa370dd476f50f185" args="" -->MISCREG_IL1DATA1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919cae244898bc52407953b578115213b95d1"></a><!-- doxytag: member="MISCREG_IL1DATA2" ref="a95c4749b8e05d58cf7536163a9ce919cae244898bc52407953b578115213b95d1" args="" -->MISCREG_IL1DATA2</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca5fc8fc03dfc2bfa95c4795a32af3558e"></a><!-- doxytag: member="MISCREG_IL1DATA3" ref="a95c4749b8e05d58cf7536163a9ce919ca5fc8fc03dfc2bfa95c4795a32af3558e" args="" -->MISCREG_IL1DATA3</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca589a2bbecb770361048051107af9b2e8"></a><!-- doxytag: member="MISCREG_DL1DATA0" ref="a95c4749b8e05d58cf7536163a9ce919ca589a2bbecb770361048051107af9b2e8" args="" -->MISCREG_DL1DATA0</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca9444f992a8ec635c1bc4ca690b712c07"></a><!-- doxytag: member="MISCREG_DL1DATA1" ref="a95c4749b8e05d58cf7536163a9ce919ca9444f992a8ec635c1bc4ca690b712c07" args="" -->MISCREG_DL1DATA1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca7b3d239a9ac0a5c10dabdd0c0e149715"></a><!-- doxytag: member="MISCREG_DL1DATA2" ref="a95c4749b8e05d58cf7536163a9ce919ca7b3d239a9ac0a5c10dabdd0c0e149715" args="" -->MISCREG_DL1DATA2</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca02711b638e935162da0c9fc1020a372b"></a><!-- doxytag: member="MISCREG_DL1DATA3" ref="a95c4749b8e05d58cf7536163a9ce919ca02711b638e935162da0c9fc1020a372b" args="" -->MISCREG_DL1DATA3</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca0acf71b9c9e299b4b2b0b6f0b933f92b"></a><!-- doxytag: member="MISCREG_DL1DATA4" ref="a95c4749b8e05d58cf7536163a9ce919ca0acf71b9c9e299b4b2b0b6f0b933f92b" args="" -->MISCREG_DL1DATA4</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca5c4c3a121ae62bc47d81eb1d02afa35c"></a><!-- doxytag: member="MISCREG_RAMINDEX" ref="a95c4749b8e05d58cf7536163a9ce919ca5c4c3a121ae62bc47d81eb1d02afa35c" args="" -->MISCREG_RAMINDEX</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca348f7979425530dfc3e3f5feb6f80e99"></a><!-- doxytag: member="MISCREG_L2ACTLR" ref="a95c4749b8e05d58cf7536163a9ce919ca348f7979425530dfc3e3f5feb6f80e99" args="" -->MISCREG_L2ACTLR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919caff51c37c27515037f51b65ae34a358c6"></a><!-- doxytag: member="MISCREG_CBAR" ref="a95c4749b8e05d58cf7536163a9ce919caff51c37c27515037f51b65ae34a358c6" args="" -->MISCREG_CBAR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca6f17e06a75d4a8dd7543708ac3cff02a"></a><!-- doxytag: member="MISCREG_HTTBR" ref="a95c4749b8e05d58cf7536163a9ce919ca6f17e06a75d4a8dd7543708ac3cff02a" args="" -->MISCREG_HTTBR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919caeb8a6ed844e484a42d84318742e9ad1d"></a><!-- doxytag: member="MISCREG_VTTBR" ref="a95c4749b8e05d58cf7536163a9ce919caeb8a6ed844e484a42d84318742e9ad1d" args="" -->MISCREG_VTTBR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca5b48045b79595b2d016c3d11c39f4882"></a><!-- doxytag: member="MISCREG_CNTPCT" ref="a95c4749b8e05d58cf7536163a9ce919ca5b48045b79595b2d016c3d11c39f4882" args="" -->MISCREG_CNTPCT</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919caeb45e6814275b8ce1dece3fd413849ff"></a><!-- doxytag: member="MISCREG_CNTVCT" ref="a95c4749b8e05d58cf7536163a9ce919caeb45e6814275b8ce1dece3fd413849ff" args="" -->MISCREG_CNTVCT</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca5235ab07f4e67209c7410ffc44205f58"></a><!-- doxytag: member="MISCREG_CNTP_CVAL" ref="a95c4749b8e05d58cf7536163a9ce919ca5235ab07f4e67209c7410ffc44205f58" args="" -->MISCREG_CNTP_CVAL</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919cafeaa4e0c78938b56d14b10733cfd6b3a"></a><!-- doxytag: member="MISCREG_CNTP_CVAL_NS" ref="a95c4749b8e05d58cf7536163a9ce919cafeaa4e0c78938b56d14b10733cfd6b3a" args="" -->MISCREG_CNTP_CVAL_NS</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919cacc713877fe0164c48eab522d12585334"></a><!-- doxytag: member="MISCREG_CNTP_CVAL_S" ref="a95c4749b8e05d58cf7536163a9ce919cacc713877fe0164c48eab522d12585334" args="" -->MISCREG_CNTP_CVAL_S</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca0f4f807da435a90439a6f345fc410947"></a><!-- doxytag: member="MISCREG_CNTV_CVAL" ref="a95c4749b8e05d58cf7536163a9ce919ca0f4f807da435a90439a6f345fc410947" args="" -->MISCREG_CNTV_CVAL</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca384f75e1bfc9f600f494e201aa41e21e"></a><!-- doxytag: member="MISCREG_CNTVOFF" ref="a95c4749b8e05d58cf7536163a9ce919ca384f75e1bfc9f600f494e201aa41e21e" args="" -->MISCREG_CNTVOFF</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919cada0a86c3391596b18b194e09c8d34c69"></a><!-- doxytag: member="MISCREG_CNTHP_CVAL" ref="a95c4749b8e05d58cf7536163a9ce919cada0a86c3391596b18b194e09c8d34c69" args="" -->MISCREG_CNTHP_CVAL</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca2e79d1b20a6e03d1802ed28e27f02074"></a><!-- doxytag: member="MISCREG_CPUMERRSR" ref="a95c4749b8e05d58cf7536163a9ce919ca2e79d1b20a6e03d1802ed28e27f02074" args="" -->MISCREG_CPUMERRSR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca0c9c55d3b980183f00c586e739aa25b9"></a><!-- doxytag: member="MISCREG_L2MERRSR" ref="a95c4749b8e05d58cf7536163a9ce919ca0c9c55d3b980183f00c586e739aa25b9" args="" -->MISCREG_L2MERRSR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca8bbac5b442fa15033f9b4e32526f82c8"></a><!-- doxytag: member="MISCREG_MDCCINT_EL1" ref="a95c4749b8e05d58cf7536163a9ce919ca8bbac5b442fa15033f9b4e32526f82c8" args="" -->MISCREG_MDCCINT_EL1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919caae533e48f793f5139763d4638528b556"></a><!-- doxytag: member="MISCREG_OSDTRRX_EL1" ref="a95c4749b8e05d58cf7536163a9ce919caae533e48f793f5139763d4638528b556" args="" -->MISCREG_OSDTRRX_EL1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca317697326270d47155260c40ce6259e5"></a><!-- doxytag: member="MISCREG_MDSCR_EL1" ref="a95c4749b8e05d58cf7536163a9ce919ca317697326270d47155260c40ce6259e5" args="" -->MISCREG_MDSCR_EL1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca3d963376ed236c4d861be28535838e90"></a><!-- doxytag: member="MISCREG_OSDTRTX_EL1" ref="a95c4749b8e05d58cf7536163a9ce919ca3d963376ed236c4d861be28535838e90" args="" -->MISCREG_OSDTRTX_EL1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca0b184633975c07ad39099d7efb72041c"></a><!-- doxytag: member="MISCREG_OSECCR_EL1" ref="a95c4749b8e05d58cf7536163a9ce919ca0b184633975c07ad39099d7efb72041c" args="" -->MISCREG_OSECCR_EL1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca6af09afeaba6fa626e24892228928664"></a><!-- doxytag: member="MISCREG_DBGBVR0_EL1" ref="a95c4749b8e05d58cf7536163a9ce919ca6af09afeaba6fa626e24892228928664" args="" -->MISCREG_DBGBVR0_EL1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919cab48099f22a354b77f683dc444bf7e990"></a><!-- doxytag: member="MISCREG_DBGBVR1_EL1" ref="a95c4749b8e05d58cf7536163a9ce919cab48099f22a354b77f683dc444bf7e990" args="" -->MISCREG_DBGBVR1_EL1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca20d2f3714736bc458cb269533ece56fe"></a><!-- doxytag: member="MISCREG_DBGBVR2_EL1" ref="a95c4749b8e05d58cf7536163a9ce919ca20d2f3714736bc458cb269533ece56fe" args="" -->MISCREG_DBGBVR2_EL1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca3a8fb90a0f508211ddc61b997445ce11"></a><!-- doxytag: member="MISCREG_DBGBVR3_EL1" ref="a95c4749b8e05d58cf7536163a9ce919ca3a8fb90a0f508211ddc61b997445ce11" args="" -->MISCREG_DBGBVR3_EL1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca0624985dbb340347015088b416ceecc6"></a><!-- doxytag: member="MISCREG_DBGBVR4_EL1" ref="a95c4749b8e05d58cf7536163a9ce919ca0624985dbb340347015088b416ceecc6" args="" -->MISCREG_DBGBVR4_EL1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca8669378819cd9e8dd80fde892d183438"></a><!-- doxytag: member="MISCREG_DBGBVR5_EL1" ref="a95c4749b8e05d58cf7536163a9ce919ca8669378819cd9e8dd80fde892d183438" args="" -->MISCREG_DBGBVR5_EL1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca442a2aa8e1aad5b50b7a661fa1f517e2"></a><!-- doxytag: member="MISCREG_DBGBCR0_EL1" ref="a95c4749b8e05d58cf7536163a9ce919ca442a2aa8e1aad5b50b7a661fa1f517e2" args="" -->MISCREG_DBGBCR0_EL1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919cad37433b705a35844eb2cb5f838afd1e8"></a><!-- doxytag: member="MISCREG_DBGBCR1_EL1" ref="a95c4749b8e05d58cf7536163a9ce919cad37433b705a35844eb2cb5f838afd1e8" args="" -->MISCREG_DBGBCR1_EL1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919caa14d98ff17624f2ec3b723354c52e2a6"></a><!-- doxytag: member="MISCREG_DBGBCR2_EL1" ref="a95c4749b8e05d58cf7536163a9ce919caa14d98ff17624f2ec3b723354c52e2a6" args="" -->MISCREG_DBGBCR2_EL1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca5fb91fd431c6a4e0be458c90e6a29adb"></a><!-- doxytag: member="MISCREG_DBGBCR3_EL1" ref="a95c4749b8e05d58cf7536163a9ce919ca5fb91fd431c6a4e0be458c90e6a29adb" args="" -->MISCREG_DBGBCR3_EL1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919cac8a05bc7f1ad90c6c5cc7b4da917d2f6"></a><!-- doxytag: member="MISCREG_DBGBCR4_EL1" ref="a95c4749b8e05d58cf7536163a9ce919cac8a05bc7f1ad90c6c5cc7b4da917d2f6" args="" -->MISCREG_DBGBCR4_EL1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca3e71c39530c65cca0801a0fa32871c19"></a><!-- doxytag: member="MISCREG_DBGBCR5_EL1" ref="a95c4749b8e05d58cf7536163a9ce919ca3e71c39530c65cca0801a0fa32871c19" args="" -->MISCREG_DBGBCR5_EL1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919cab455203167877789126afb18202d4064"></a><!-- doxytag: member="MISCREG_DBGWVR0_EL1" ref="a95c4749b8e05d58cf7536163a9ce919cab455203167877789126afb18202d4064" args="" -->MISCREG_DBGWVR0_EL1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919caa71539e0fd351ee495eb07a9617ae926"></a><!-- doxytag: member="MISCREG_DBGWVR1_EL1" ref="a95c4749b8e05d58cf7536163a9ce919caa71539e0fd351ee495eb07a9617ae926" args="" -->MISCREG_DBGWVR1_EL1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca274cf462218c66557b33b553700857f3"></a><!-- doxytag: member="MISCREG_DBGWVR2_EL1" ref="a95c4749b8e05d58cf7536163a9ce919ca274cf462218c66557b33b553700857f3" args="" -->MISCREG_DBGWVR2_EL1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919caf6b331250e6c5857b3e545c425cfb4c6"></a><!-- doxytag: member="MISCREG_DBGWVR3_EL1" ref="a95c4749b8e05d58cf7536163a9ce919caf6b331250e6c5857b3e545c425cfb4c6" args="" -->MISCREG_DBGWVR3_EL1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919caf298f3fb770fe84c684af6e11595505e"></a><!-- doxytag: member="MISCREG_DBGWCR0_EL1" ref="a95c4749b8e05d58cf7536163a9ce919caf298f3fb770fe84c684af6e11595505e" args="" -->MISCREG_DBGWCR0_EL1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919cad943c32f0c3c41495ef83e147f2752a6"></a><!-- doxytag: member="MISCREG_DBGWCR1_EL1" ref="a95c4749b8e05d58cf7536163a9ce919cad943c32f0c3c41495ef83e147f2752a6" args="" -->MISCREG_DBGWCR1_EL1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca75abb870489ba7dba8d18a8a1cbcc680"></a><!-- doxytag: member="MISCREG_DBGWCR2_EL1" ref="a95c4749b8e05d58cf7536163a9ce919ca75abb870489ba7dba8d18a8a1cbcc680" args="" -->MISCREG_DBGWCR2_EL1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919caca959f0f0c5785fe8a50a5e34db70e7d"></a><!-- doxytag: member="MISCREG_DBGWCR3_EL1" ref="a95c4749b8e05d58cf7536163a9ce919caca959f0f0c5785fe8a50a5e34db70e7d" args="" -->MISCREG_DBGWCR3_EL1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca8e1432da438477b842146740ffb0c9c7"></a><!-- doxytag: member="MISCREG_MDCCSR_EL0" ref="a95c4749b8e05d58cf7536163a9ce919ca8e1432da438477b842146740ffb0c9c7" args="" -->MISCREG_MDCCSR_EL0</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca3293d81dda2ea964a65e2c0dcc610451"></a><!-- doxytag: member="MISCREG_MDDTR_EL0" ref="a95c4749b8e05d58cf7536163a9ce919ca3293d81dda2ea964a65e2c0dcc610451" args="" -->MISCREG_MDDTR_EL0</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca2497af90801e9f0a82ed930f802cc037"></a><!-- doxytag: member="MISCREG_MDDTRTX_EL0" ref="a95c4749b8e05d58cf7536163a9ce919ca2497af90801e9f0a82ed930f802cc037" args="" -->MISCREG_MDDTRTX_EL0</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca94e6980de92a64f21f81f5c874cdf371"></a><!-- doxytag: member="MISCREG_MDDTRRX_EL0" ref="a95c4749b8e05d58cf7536163a9ce919ca94e6980de92a64f21f81f5c874cdf371" args="" -->MISCREG_MDDTRRX_EL0</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919cad3b5c9e30645641773f0e908ca6204d3"></a><!-- doxytag: member="MISCREG_DBGVCR32_EL2" ref="a95c4749b8e05d58cf7536163a9ce919cad3b5c9e30645641773f0e908ca6204d3" args="" -->MISCREG_DBGVCR32_EL2</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca84d2ad3caaee9bc2e98a55dd0d5c33a1"></a><!-- doxytag: member="MISCREG_MDRAR_EL1" ref="a95c4749b8e05d58cf7536163a9ce919ca84d2ad3caaee9bc2e98a55dd0d5c33a1" args="" -->MISCREG_MDRAR_EL1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca4325d838577e354057a77074c9477e30"></a><!-- doxytag: member="MISCREG_OSLAR_EL1" ref="a95c4749b8e05d58cf7536163a9ce919ca4325d838577e354057a77074c9477e30" args="" -->MISCREG_OSLAR_EL1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca55010240f53c04300fbe302ad91dbc7e"></a><!-- doxytag: member="MISCREG_OSLSR_EL1" ref="a95c4749b8e05d58cf7536163a9ce919ca55010240f53c04300fbe302ad91dbc7e" args="" -->MISCREG_OSLSR_EL1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca47be45c7e49a6509d835e74c335b662a"></a><!-- doxytag: member="MISCREG_OSDLR_EL1" ref="a95c4749b8e05d58cf7536163a9ce919ca47be45c7e49a6509d835e74c335b662a" args="" -->MISCREG_OSDLR_EL1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919cac70ccdf761a3ba0d6cd0df6a14f5453d"></a><!-- doxytag: member="MISCREG_DBGPRCR_EL1" ref="a95c4749b8e05d58cf7536163a9ce919cac70ccdf761a3ba0d6cd0df6a14f5453d" args="" -->MISCREG_DBGPRCR_EL1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919cae2f3fab5215967ec68911492d6f7a29c"></a><!-- doxytag: member="MISCREG_DBGCLAIMSET_EL1" ref="a95c4749b8e05d58cf7536163a9ce919cae2f3fab5215967ec68911492d6f7a29c" args="" -->MISCREG_DBGCLAIMSET_EL1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919cac1828660bcc74c7f3439fb6974e06c6f"></a><!-- doxytag: member="MISCREG_DBGCLAIMCLR_EL1" ref="a95c4749b8e05d58cf7536163a9ce919cac1828660bcc74c7f3439fb6974e06c6f" args="" -->MISCREG_DBGCLAIMCLR_EL1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca0dd3718f96f8b90b6d74a1077bfbd30e"></a><!-- doxytag: member="MISCREG_DBGAUTHSTATUS_EL1" ref="a95c4749b8e05d58cf7536163a9ce919ca0dd3718f96f8b90b6d74a1077bfbd30e" args="" -->MISCREG_DBGAUTHSTATUS_EL1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca6e789b8daadca7673a3490bd44b1e6e9"></a><!-- doxytag: member="MISCREG_TEECR32_EL1" ref="a95c4749b8e05d58cf7536163a9ce919ca6e789b8daadca7673a3490bd44b1e6e9" args="" -->MISCREG_TEECR32_EL1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca8cd5c111cd6a409e3c21804ae740e9c2"></a><!-- doxytag: member="MISCREG_TEEHBR32_EL1" ref="a95c4749b8e05d58cf7536163a9ce919ca8cd5c111cd6a409e3c21804ae740e9c2" args="" -->MISCREG_TEEHBR32_EL1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca87c650300c5e82bd513de83eafa1cd20"></a><!-- doxytag: member="MISCREG_MIDR_EL1" ref="a95c4749b8e05d58cf7536163a9ce919ca87c650300c5e82bd513de83eafa1cd20" args="" -->MISCREG_MIDR_EL1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919cac35c2c26bf6a839a1844bd85c46b2e83"></a><!-- doxytag: member="MISCREG_MPIDR_EL1" ref="a95c4749b8e05d58cf7536163a9ce919cac35c2c26bf6a839a1844bd85c46b2e83" args="" -->MISCREG_MPIDR_EL1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca50526cd630e5e08a859f6d813e08f454"></a><!-- doxytag: member="MISCREG_REVIDR_EL1" ref="a95c4749b8e05d58cf7536163a9ce919ca50526cd630e5e08a859f6d813e08f454" args="" -->MISCREG_REVIDR_EL1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca836bcadf67c2d6d974fbcba5cddf3fa8"></a><!-- doxytag: member="MISCREG_ID_PFR0_EL1" ref="a95c4749b8e05d58cf7536163a9ce919ca836bcadf67c2d6d974fbcba5cddf3fa8" args="" -->MISCREG_ID_PFR0_EL1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca962c74969b7bb73ee12333c3bbd67648"></a><!-- doxytag: member="MISCREG_ID_PFR1_EL1" ref="a95c4749b8e05d58cf7536163a9ce919ca962c74969b7bb73ee12333c3bbd67648" args="" -->MISCREG_ID_PFR1_EL1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca12b84daa436a1291c54089e563bfe62b"></a><!-- doxytag: member="MISCREG_ID_DFR0_EL1" ref="a95c4749b8e05d58cf7536163a9ce919ca12b84daa436a1291c54089e563bfe62b" args="" -->MISCREG_ID_DFR0_EL1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca4fcdcf5d42b038aec56245b26f336970"></a><!-- doxytag: member="MISCREG_ID_AFR0_EL1" ref="a95c4749b8e05d58cf7536163a9ce919ca4fcdcf5d42b038aec56245b26f336970" args="" -->MISCREG_ID_AFR0_EL1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca33d14b57ec8b269c5c409096bb74cda1"></a><!-- doxytag: member="MISCREG_ID_MMFR0_EL1" ref="a95c4749b8e05d58cf7536163a9ce919ca33d14b57ec8b269c5c409096bb74cda1" args="" -->MISCREG_ID_MMFR0_EL1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca79222ec543bb810d3637020c4749f7d5"></a><!-- doxytag: member="MISCREG_ID_MMFR1_EL1" ref="a95c4749b8e05d58cf7536163a9ce919ca79222ec543bb810d3637020c4749f7d5" args="" -->MISCREG_ID_MMFR1_EL1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919caeb02a081492ecb47ea1d668cd44e235b"></a><!-- doxytag: member="MISCREG_ID_MMFR2_EL1" ref="a95c4749b8e05d58cf7536163a9ce919caeb02a081492ecb47ea1d668cd44e235b" args="" -->MISCREG_ID_MMFR2_EL1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919cad8c0cb8d02a6667fbef6a6d3465b1fcf"></a><!-- doxytag: member="MISCREG_ID_MMFR3_EL1" ref="a95c4749b8e05d58cf7536163a9ce919cad8c0cb8d02a6667fbef6a6d3465b1fcf" args="" -->MISCREG_ID_MMFR3_EL1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca27d52077fda3009c61f6232af71e6a6d"></a><!-- doxytag: member="MISCREG_ID_ISAR0_EL1" ref="a95c4749b8e05d58cf7536163a9ce919ca27d52077fda3009c61f6232af71e6a6d" args="" -->MISCREG_ID_ISAR0_EL1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca1fb28a1636c89fab4e493cb9a2d35b37"></a><!-- doxytag: member="MISCREG_ID_ISAR1_EL1" ref="a95c4749b8e05d58cf7536163a9ce919ca1fb28a1636c89fab4e493cb9a2d35b37" args="" -->MISCREG_ID_ISAR1_EL1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca546a387dad3b59fcf44338573016a30d"></a><!-- doxytag: member="MISCREG_ID_ISAR2_EL1" ref="a95c4749b8e05d58cf7536163a9ce919ca546a387dad3b59fcf44338573016a30d" args="" -->MISCREG_ID_ISAR2_EL1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca48c8ccd2ccfec6ae009c048e71a382ad"></a><!-- doxytag: member="MISCREG_ID_ISAR3_EL1" ref="a95c4749b8e05d58cf7536163a9ce919ca48c8ccd2ccfec6ae009c048e71a382ad" args="" -->MISCREG_ID_ISAR3_EL1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca263ee57b033cd71a1f1746e85671b0b0"></a><!-- doxytag: member="MISCREG_ID_ISAR4_EL1" ref="a95c4749b8e05d58cf7536163a9ce919ca263ee57b033cd71a1f1746e85671b0b0" args="" -->MISCREG_ID_ISAR4_EL1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca75f4260c445fea4c3a1473d21d37ad27"></a><!-- doxytag: member="MISCREG_ID_ISAR5_EL1" ref="a95c4749b8e05d58cf7536163a9ce919ca75f4260c445fea4c3a1473d21d37ad27" args="" -->MISCREG_ID_ISAR5_EL1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca917109c17558734db7fa082430fea9dd"></a><!-- doxytag: member="MISCREG_MVFR0_EL1" ref="a95c4749b8e05d58cf7536163a9ce919ca917109c17558734db7fa082430fea9dd" args="" -->MISCREG_MVFR0_EL1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca2a2656eef92d8b63a6d68b1c9d9c6224"></a><!-- doxytag: member="MISCREG_MVFR1_EL1" ref="a95c4749b8e05d58cf7536163a9ce919ca2a2656eef92d8b63a6d68b1c9d9c6224" args="" -->MISCREG_MVFR1_EL1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca7459cf43acd64df686ae0f108f031849"></a><!-- doxytag: member="MISCREG_MVFR2_EL1" ref="a95c4749b8e05d58cf7536163a9ce919ca7459cf43acd64df686ae0f108f031849" args="" -->MISCREG_MVFR2_EL1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca1f67b0b70cd63a9d580183f96e302c25"></a><!-- doxytag: member="MISCREG_ID_AA64PFR0_EL1" ref="a95c4749b8e05d58cf7536163a9ce919ca1f67b0b70cd63a9d580183f96e302c25" args="" -->MISCREG_ID_AA64PFR0_EL1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919cad4624483d0fde58150bac9a05d2d93c2"></a><!-- doxytag: member="MISCREG_ID_AA64PFR1_EL1" ref="a95c4749b8e05d58cf7536163a9ce919cad4624483d0fde58150bac9a05d2d93c2" args="" -->MISCREG_ID_AA64PFR1_EL1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca257ebe5fbd21331eeacf40de02b9c869"></a><!-- doxytag: member="MISCREG_ID_AA64DFR0_EL1" ref="a95c4749b8e05d58cf7536163a9ce919ca257ebe5fbd21331eeacf40de02b9c869" args="" -->MISCREG_ID_AA64DFR0_EL1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca88c1e000248c4359e401304f2c4de082"></a><!-- doxytag: member="MISCREG_ID_AA64DFR1_EL1" ref="a95c4749b8e05d58cf7536163a9ce919ca88c1e000248c4359e401304f2c4de082" args="" -->MISCREG_ID_AA64DFR1_EL1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919cab8b39010cdc0fe971922aefa57837d23"></a><!-- doxytag: member="MISCREG_ID_AA64AFR0_EL1" ref="a95c4749b8e05d58cf7536163a9ce919cab8b39010cdc0fe971922aefa57837d23" args="" -->MISCREG_ID_AA64AFR0_EL1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca8797f004798df47a089e9c3f2e81d2f2"></a><!-- doxytag: member="MISCREG_ID_AA64AFR1_EL1" ref="a95c4749b8e05d58cf7536163a9ce919ca8797f004798df47a089e9c3f2e81d2f2" args="" -->MISCREG_ID_AA64AFR1_EL1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca2e4c38994591183a2a4f9824c2f04de1"></a><!-- doxytag: member="MISCREG_ID_AA64ISAR0_EL1" ref="a95c4749b8e05d58cf7536163a9ce919ca2e4c38994591183a2a4f9824c2f04de1" args="" -->MISCREG_ID_AA64ISAR0_EL1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca30e718528af33a5acae4bb80df269b0e"></a><!-- doxytag: member="MISCREG_ID_AA64ISAR1_EL1" ref="a95c4749b8e05d58cf7536163a9ce919ca30e718528af33a5acae4bb80df269b0e" args="" -->MISCREG_ID_AA64ISAR1_EL1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca094617d2658838c1f5ad737b50608112"></a><!-- doxytag: member="MISCREG_ID_AA64MMFR0_EL1" ref="a95c4749b8e05d58cf7536163a9ce919ca094617d2658838c1f5ad737b50608112" args="" -->MISCREG_ID_AA64MMFR0_EL1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919cacc1a75c0a4b9ecbfe29cddd1176f7a3f"></a><!-- doxytag: member="MISCREG_ID_AA64MMFR1_EL1" ref="a95c4749b8e05d58cf7536163a9ce919cacc1a75c0a4b9ecbfe29cddd1176f7a3f" args="" -->MISCREG_ID_AA64MMFR1_EL1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca51232111a3a05dd0adcf7492c786f31b"></a><!-- doxytag: member="MISCREG_CCSIDR_EL1" ref="a95c4749b8e05d58cf7536163a9ce919ca51232111a3a05dd0adcf7492c786f31b" args="" -->MISCREG_CCSIDR_EL1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919cae4136d47b37a7b84f9dc6fbf963f90aa"></a><!-- doxytag: member="MISCREG_CLIDR_EL1" ref="a95c4749b8e05d58cf7536163a9ce919cae4136d47b37a7b84f9dc6fbf963f90aa" args="" -->MISCREG_CLIDR_EL1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca199c3b2b3631bebbf5f15d646b3c5e9e"></a><!-- doxytag: member="MISCREG_AIDR_EL1" ref="a95c4749b8e05d58cf7536163a9ce919ca199c3b2b3631bebbf5f15d646b3c5e9e" args="" -->MISCREG_AIDR_EL1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca64bea1b1a9ee2b02db32ffb4b636f429"></a><!-- doxytag: member="MISCREG_CSSELR_EL1" ref="a95c4749b8e05d58cf7536163a9ce919ca64bea1b1a9ee2b02db32ffb4b636f429" args="" -->MISCREG_CSSELR_EL1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca851a9dfc7dcf2531ece00994dfa38736"></a><!-- doxytag: member="MISCREG_CTR_EL0" ref="a95c4749b8e05d58cf7536163a9ce919ca851a9dfc7dcf2531ece00994dfa38736" args="" -->MISCREG_CTR_EL0</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919caa2ee3b8cc1e57624465775ccb4b83a51"></a><!-- doxytag: member="MISCREG_DCZID_EL0" ref="a95c4749b8e05d58cf7536163a9ce919caa2ee3b8cc1e57624465775ccb4b83a51" args="" -->MISCREG_DCZID_EL0</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919caee803ffb0726cffa288c74617aa43265"></a><!-- doxytag: member="MISCREG_VPIDR_EL2" ref="a95c4749b8e05d58cf7536163a9ce919caee803ffb0726cffa288c74617aa43265" args="" -->MISCREG_VPIDR_EL2</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca63d2a38c0aca156fe162a9a108067697"></a><!-- doxytag: member="MISCREG_VMPIDR_EL2" ref="a95c4749b8e05d58cf7536163a9ce919ca63d2a38c0aca156fe162a9a108067697" args="" -->MISCREG_VMPIDR_EL2</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca6a053ea48f0a33993f665a3583be7cce"></a><!-- doxytag: member="MISCREG_SCTLR_EL1" ref="a95c4749b8e05d58cf7536163a9ce919ca6a053ea48f0a33993f665a3583be7cce" args="" -->MISCREG_SCTLR_EL1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919cacf7366ade0a8b66d2c31487f60f7d5db"></a><!-- doxytag: member="MISCREG_ACTLR_EL1" ref="a95c4749b8e05d58cf7536163a9ce919cacf7366ade0a8b66d2c31487f60f7d5db" args="" -->MISCREG_ACTLR_EL1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca6314fd451148954c2a66286c04cefdaf"></a><!-- doxytag: member="MISCREG_CPACR_EL1" ref="a95c4749b8e05d58cf7536163a9ce919ca6314fd451148954c2a66286c04cefdaf" args="" -->MISCREG_CPACR_EL1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca4750c028a717da1f74e34035b16b9848"></a><!-- doxytag: member="MISCREG_SCTLR_EL2" ref="a95c4749b8e05d58cf7536163a9ce919ca4750c028a717da1f74e34035b16b9848" args="" -->MISCREG_SCTLR_EL2</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919cadf3846c4440e1c5556623e405c322724"></a><!-- doxytag: member="MISCREG_ACTLR_EL2" ref="a95c4749b8e05d58cf7536163a9ce919cadf3846c4440e1c5556623e405c322724" args="" -->MISCREG_ACTLR_EL2</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919caf7b3320067d0141f9d3e408adb3200ea"></a><!-- doxytag: member="MISCREG_HCR_EL2" ref="a95c4749b8e05d58cf7536163a9ce919caf7b3320067d0141f9d3e408adb3200ea" args="" -->MISCREG_HCR_EL2</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca2838d0aa9c391efb59ffd8ffd1182060"></a><!-- doxytag: member="MISCREG_MDCR_EL2" ref="a95c4749b8e05d58cf7536163a9ce919ca2838d0aa9c391efb59ffd8ffd1182060" args="" -->MISCREG_MDCR_EL2</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca47def05a9be0494d6ad9553885cc09c5"></a><!-- doxytag: member="MISCREG_CPTR_EL2" ref="a95c4749b8e05d58cf7536163a9ce919ca47def05a9be0494d6ad9553885cc09c5" args="" -->MISCREG_CPTR_EL2</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919cae55f13d525fb8764f84e3b3585716b30"></a><!-- doxytag: member="MISCREG_HSTR_EL2" ref="a95c4749b8e05d58cf7536163a9ce919cae55f13d525fb8764f84e3b3585716b30" args="" -->MISCREG_HSTR_EL2</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca22053ae2e96c47efca477ea6c27af7c6"></a><!-- doxytag: member="MISCREG_HACR_EL2" ref="a95c4749b8e05d58cf7536163a9ce919ca22053ae2e96c47efca477ea6c27af7c6" args="" -->MISCREG_HACR_EL2</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca0b410ff413a02c9b8979d026cb151bcc"></a><!-- doxytag: member="MISCREG_SCTLR_EL3" ref="a95c4749b8e05d58cf7536163a9ce919ca0b410ff413a02c9b8979d026cb151bcc" args="" -->MISCREG_SCTLR_EL3</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca14b2d8f8ff08949724dcd1a7b1723ed4"></a><!-- doxytag: member="MISCREG_ACTLR_EL3" ref="a95c4749b8e05d58cf7536163a9ce919ca14b2d8f8ff08949724dcd1a7b1723ed4" args="" -->MISCREG_ACTLR_EL3</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca25e01e2437793648b59e468b134153e4"></a><!-- doxytag: member="MISCREG_SCR_EL3" ref="a95c4749b8e05d58cf7536163a9ce919ca25e01e2437793648b59e468b134153e4" args="" -->MISCREG_SCR_EL3</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919caaa7759d8b49ebe71e14b0bda9bbcf539"></a><!-- doxytag: member="MISCREG_SDER32_EL3" ref="a95c4749b8e05d58cf7536163a9ce919caaa7759d8b49ebe71e14b0bda9bbcf539" args="" -->MISCREG_SDER32_EL3</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca682e050ac376ea746a94e3f0be8768f9"></a><!-- doxytag: member="MISCREG_CPTR_EL3" ref="a95c4749b8e05d58cf7536163a9ce919ca682e050ac376ea746a94e3f0be8768f9" args="" -->MISCREG_CPTR_EL3</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca5a2486501a8548d70ef78d0ef539d619"></a><!-- doxytag: member="MISCREG_MDCR_EL3" ref="a95c4749b8e05d58cf7536163a9ce919ca5a2486501a8548d70ef78d0ef539d619" args="" -->MISCREG_MDCR_EL3</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca8445c66a08413a3565f5796bd9ac2d56"></a><!-- doxytag: member="MISCREG_TTBR0_EL1" ref="a95c4749b8e05d58cf7536163a9ce919ca8445c66a08413a3565f5796bd9ac2d56" args="" -->MISCREG_TTBR0_EL1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca50ff79a603fadbd7cac516d7bbf28ee3"></a><!-- doxytag: member="MISCREG_TTBR1_EL1" ref="a95c4749b8e05d58cf7536163a9ce919ca50ff79a603fadbd7cac516d7bbf28ee3" args="" -->MISCREG_TTBR1_EL1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca483fe08e0ab9e0d7dccba21804547878"></a><!-- doxytag: member="MISCREG_TCR_EL1" ref="a95c4749b8e05d58cf7536163a9ce919ca483fe08e0ab9e0d7dccba21804547878" args="" -->MISCREG_TCR_EL1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca0eb9b86d344a323006d673c55417e9fd"></a><!-- doxytag: member="MISCREG_TTBR0_EL2" ref="a95c4749b8e05d58cf7536163a9ce919ca0eb9b86d344a323006d673c55417e9fd" args="" -->MISCREG_TTBR0_EL2</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919caca13cb1ca00fd3bd2130da500c0b92bf"></a><!-- doxytag: member="MISCREG_TCR_EL2" ref="a95c4749b8e05d58cf7536163a9ce919caca13cb1ca00fd3bd2130da500c0b92bf" args="" -->MISCREG_TCR_EL2</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca2697fc0a230c6d30c694645d31874b58"></a><!-- doxytag: member="MISCREG_VTTBR_EL2" ref="a95c4749b8e05d58cf7536163a9ce919ca2697fc0a230c6d30c694645d31874b58" args="" -->MISCREG_VTTBR_EL2</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca4c268d118638b812382607d175623814"></a><!-- doxytag: member="MISCREG_VTCR_EL2" ref="a95c4749b8e05d58cf7536163a9ce919ca4c268d118638b812382607d175623814" args="" -->MISCREG_VTCR_EL2</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca59c8029c0336f282ed909147d6ad376e"></a><!-- doxytag: member="MISCREG_TTBR0_EL3" ref="a95c4749b8e05d58cf7536163a9ce919ca59c8029c0336f282ed909147d6ad376e" args="" -->MISCREG_TTBR0_EL3</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919cab0af73c5db0f641c99bcdf88b9ad7a60"></a><!-- doxytag: member="MISCREG_TCR_EL3" ref="a95c4749b8e05d58cf7536163a9ce919cab0af73c5db0f641c99bcdf88b9ad7a60" args="" -->MISCREG_TCR_EL3</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919caeb586fac4da352f4940bb43ee8e3743b"></a><!-- doxytag: member="MISCREG_DACR32_EL2" ref="a95c4749b8e05d58cf7536163a9ce919caeb586fac4da352f4940bb43ee8e3743b" args="" -->MISCREG_DACR32_EL2</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919cabf77dd155ddd1020a03a9f11e2c44803"></a><!-- doxytag: member="MISCREG_SPSR_EL1" ref="a95c4749b8e05d58cf7536163a9ce919cabf77dd155ddd1020a03a9f11e2c44803" args="" -->MISCREG_SPSR_EL1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca23432fcb06b63bbbdf0f10bae2d73748"></a><!-- doxytag: member="MISCREG_ELR_EL1" ref="a95c4749b8e05d58cf7536163a9ce919ca23432fcb06b63bbbdf0f10bae2d73748" args="" -->MISCREG_ELR_EL1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919cabb4600ac78743974130ebf8581b9beba"></a><!-- doxytag: member="MISCREG_SP_EL0" ref="a95c4749b8e05d58cf7536163a9ce919cabb4600ac78743974130ebf8581b9beba" args="" -->MISCREG_SP_EL0</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919cab2cbf3e305339d4934cb3c5972ccb16e"></a><!-- doxytag: member="MISCREG_SPSEL" ref="a95c4749b8e05d58cf7536163a9ce919cab2cbf3e305339d4934cb3c5972ccb16e" args="" -->MISCREG_SPSEL</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919cac2a12012517b99ae0a5e437c08abf980"></a><!-- doxytag: member="MISCREG_CURRENTEL" ref="a95c4749b8e05d58cf7536163a9ce919cac2a12012517b99ae0a5e437c08abf980" args="" -->MISCREG_CURRENTEL</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca087f90f8a16dcee78371adcf2462d8d2"></a><!-- doxytag: member="MISCREG_NZCV" ref="a95c4749b8e05d58cf7536163a9ce919ca087f90f8a16dcee78371adcf2462d8d2" args="" -->MISCREG_NZCV</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca91c269465cc875f5528de43581f3901a"></a><!-- doxytag: member="MISCREG_DAIF" ref="a95c4749b8e05d58cf7536163a9ce919ca91c269465cc875f5528de43581f3901a" args="" -->MISCREG_DAIF</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca2b7a9afa7586c3f1bb44289b2aeba619"></a><!-- doxytag: member="MISCREG_FPCR" ref="a95c4749b8e05d58cf7536163a9ce919ca2b7a9afa7586c3f1bb44289b2aeba619" args="" -->MISCREG_FPCR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca41f3fa5f2b85d9748ee5d4264f67d6c3"></a><!-- doxytag: member="MISCREG_FPSR" ref="a95c4749b8e05d58cf7536163a9ce919ca41f3fa5f2b85d9748ee5d4264f67d6c3" args="" -->MISCREG_FPSR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919cae533d0b2a93243879334775499d5cac8"></a><!-- doxytag: member="MISCREG_DSPSR_EL0" ref="a95c4749b8e05d58cf7536163a9ce919cae533d0b2a93243879334775499d5cac8" args="" -->MISCREG_DSPSR_EL0</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919cae64a6f34ceddc018ec7e952e8c82205e"></a><!-- doxytag: member="MISCREG_DLR_EL0" ref="a95c4749b8e05d58cf7536163a9ce919cae64a6f34ceddc018ec7e952e8c82205e" args="" -->MISCREG_DLR_EL0</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919cab05fb75ce53c570d46d8707a58e5444d"></a><!-- doxytag: member="MISCREG_SPSR_EL2" ref="a95c4749b8e05d58cf7536163a9ce919cab05fb75ce53c570d46d8707a58e5444d" args="" -->MISCREG_SPSR_EL2</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919cadb86c08f9847cb18703b0fceeee1c030"></a><!-- doxytag: member="MISCREG_ELR_EL2" ref="a95c4749b8e05d58cf7536163a9ce919cadb86c08f9847cb18703b0fceeee1c030" args="" -->MISCREG_ELR_EL2</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919cab42e1e8c6b691bc52dd4144ac05377d3"></a><!-- doxytag: member="MISCREG_SP_EL1" ref="a95c4749b8e05d58cf7536163a9ce919cab42e1e8c6b691bc52dd4144ac05377d3" args="" -->MISCREG_SP_EL1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919cade4e3e6e24220da37071d5dccd2bdee0"></a><!-- doxytag: member="MISCREG_SPSR_IRQ_AA64" ref="a95c4749b8e05d58cf7536163a9ce919cade4e3e6e24220da37071d5dccd2bdee0" args="" -->MISCREG_SPSR_IRQ_AA64</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca7a5f2b9f80f012ec2c021ed2548ebd72"></a><!-- doxytag: member="MISCREG_SPSR_ABT_AA64" ref="a95c4749b8e05d58cf7536163a9ce919ca7a5f2b9f80f012ec2c021ed2548ebd72" args="" -->MISCREG_SPSR_ABT_AA64</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca748096e78d75d3cb73956ff9f7fe3b8f"></a><!-- doxytag: member="MISCREG_SPSR_UND_AA64" ref="a95c4749b8e05d58cf7536163a9ce919ca748096e78d75d3cb73956ff9f7fe3b8f" args="" -->MISCREG_SPSR_UND_AA64</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919caf1bc2380739cbbb9438f4eeb4627eeef"></a><!-- doxytag: member="MISCREG_SPSR_FIQ_AA64" ref="a95c4749b8e05d58cf7536163a9ce919caf1bc2380739cbbb9438f4eeb4627eeef" args="" -->MISCREG_SPSR_FIQ_AA64</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca896e0f9942a14136d8bac636196fbc26"></a><!-- doxytag: member="MISCREG_SPSR_EL3" ref="a95c4749b8e05d58cf7536163a9ce919ca896e0f9942a14136d8bac636196fbc26" args="" -->MISCREG_SPSR_EL3</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca50b87b4279dc2c1133ed81214b2f482f"></a><!-- doxytag: member="MISCREG_ELR_EL3" ref="a95c4749b8e05d58cf7536163a9ce919ca50b87b4279dc2c1133ed81214b2f482f" args="" -->MISCREG_ELR_EL3</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919caf5674665a5a4c9d27f6b42d0f34a2f6e"></a><!-- doxytag: member="MISCREG_SP_EL2" ref="a95c4749b8e05d58cf7536163a9ce919caf5674665a5a4c9d27f6b42d0f34a2f6e" args="" -->MISCREG_SP_EL2</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919caa8b9c34c699cef0ef241121a77c820fc"></a><!-- doxytag: member="MISCREG_AFSR0_EL1" ref="a95c4749b8e05d58cf7536163a9ce919caa8b9c34c699cef0ef241121a77c820fc" args="" -->MISCREG_AFSR0_EL1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca537d2e4752810da7ed76836270629426"></a><!-- doxytag: member="MISCREG_AFSR1_EL1" ref="a95c4749b8e05d58cf7536163a9ce919ca537d2e4752810da7ed76836270629426" args="" -->MISCREG_AFSR1_EL1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca9c3fbdad885dc58484a15fbb7efbb88a"></a><!-- doxytag: member="MISCREG_ESR_EL1" ref="a95c4749b8e05d58cf7536163a9ce919ca9c3fbdad885dc58484a15fbb7efbb88a" args="" -->MISCREG_ESR_EL1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919cae701c72f04b7748ee82dcd21d43dcdbf"></a><!-- doxytag: member="MISCREG_IFSR32_EL2" ref="a95c4749b8e05d58cf7536163a9ce919cae701c72f04b7748ee82dcd21d43dcdbf" args="" -->MISCREG_IFSR32_EL2</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca99c2f5f69dc43f1d9ad31db321c21efa"></a><!-- doxytag: member="MISCREG_AFSR0_EL2" ref="a95c4749b8e05d58cf7536163a9ce919ca99c2f5f69dc43f1d9ad31db321c21efa" args="" -->MISCREG_AFSR0_EL2</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919caa78709f79eece6533d7d3385f3ed4b72"></a><!-- doxytag: member="MISCREG_AFSR1_EL2" ref="a95c4749b8e05d58cf7536163a9ce919caa78709f79eece6533d7d3385f3ed4b72" args="" -->MISCREG_AFSR1_EL2</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca852880390e7b97cca94dd92985898c2b"></a><!-- doxytag: member="MISCREG_ESR_EL2" ref="a95c4749b8e05d58cf7536163a9ce919ca852880390e7b97cca94dd92985898c2b" args="" -->MISCREG_ESR_EL2</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca543633d2ae5058c46a604506266f0ac3"></a><!-- doxytag: member="MISCREG_FPEXC32_EL2" ref="a95c4749b8e05d58cf7536163a9ce919ca543633d2ae5058c46a604506266f0ac3" args="" -->MISCREG_FPEXC32_EL2</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca9c677463af9453afa434ba7adb2991c6"></a><!-- doxytag: member="MISCREG_AFSR0_EL3" ref="a95c4749b8e05d58cf7536163a9ce919ca9c677463af9453afa434ba7adb2991c6" args="" -->MISCREG_AFSR0_EL3</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca2eb950a465ac8f64db85214c8820a1a1"></a><!-- doxytag: member="MISCREG_AFSR1_EL3" ref="a95c4749b8e05d58cf7536163a9ce919ca2eb950a465ac8f64db85214c8820a1a1" args="" -->MISCREG_AFSR1_EL3</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919cadfb1a0b52fdcd6e03f8182bd45af4d77"></a><!-- doxytag: member="MISCREG_ESR_EL3" ref="a95c4749b8e05d58cf7536163a9ce919cadfb1a0b52fdcd6e03f8182bd45af4d77" args="" -->MISCREG_ESR_EL3</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca6e1c29f8f88c8befb0737028c053d3c4"></a><!-- doxytag: member="MISCREG_FAR_EL1" ref="a95c4749b8e05d58cf7536163a9ce919ca6e1c29f8f88c8befb0737028c053d3c4" args="" -->MISCREG_FAR_EL1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919caa29f08635f388d3c388635bd77940829"></a><!-- doxytag: member="MISCREG_FAR_EL2" ref="a95c4749b8e05d58cf7536163a9ce919caa29f08635f388d3c388635bd77940829" args="" -->MISCREG_FAR_EL2</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919cac1d11d41fbfc2bd28293d43e1ad85b60"></a><!-- doxytag: member="MISCREG_HPFAR_EL2" ref="a95c4749b8e05d58cf7536163a9ce919cac1d11d41fbfc2bd28293d43e1ad85b60" args="" -->MISCREG_HPFAR_EL2</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca947307fca8bc903a3786a606758e4a41"></a><!-- doxytag: member="MISCREG_FAR_EL3" ref="a95c4749b8e05d58cf7536163a9ce919ca947307fca8bc903a3786a606758e4a41" args="" -->MISCREG_FAR_EL3</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca4c39392af40955e10076e9c57ef45422"></a><!-- doxytag: member="MISCREG_IC_IALLUIS" ref="a95c4749b8e05d58cf7536163a9ce919ca4c39392af40955e10076e9c57ef45422" args="" -->MISCREG_IC_IALLUIS</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919cab0068d369cc2c322740d26568643ef24"></a><!-- doxytag: member="MISCREG_PAR_EL1" ref="a95c4749b8e05d58cf7536163a9ce919cab0068d369cc2c322740d26568643ef24" args="" -->MISCREG_PAR_EL1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca82bd02f02ae3d3816e1862c9282b1b25"></a><!-- doxytag: member="MISCREG_IC_IALLU" ref="a95c4749b8e05d58cf7536163a9ce919ca82bd02f02ae3d3816e1862c9282b1b25" args="" -->MISCREG_IC_IALLU</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919cabae1a433f5933f7696c34689a805edb6"></a><!-- doxytag: member="MISCREG_DC_IVAC_Xt" ref="a95c4749b8e05d58cf7536163a9ce919cabae1a433f5933f7696c34689a805edb6" args="" -->MISCREG_DC_IVAC_Xt</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919cad5a6209252b624e3cb16e97119a4ecc0"></a><!-- doxytag: member="MISCREG_DC_ISW_Xt" ref="a95c4749b8e05d58cf7536163a9ce919cad5a6209252b624e3cb16e97119a4ecc0" args="" -->MISCREG_DC_ISW_Xt</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca0bc74310160b9a89f9c0e3564ad68a4f"></a><!-- doxytag: member="MISCREG_AT_S1E1R_Xt" ref="a95c4749b8e05d58cf7536163a9ce919ca0bc74310160b9a89f9c0e3564ad68a4f" args="" -->MISCREG_AT_S1E1R_Xt</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919cad6357a936aeea919b0f95fde5f0a0e77"></a><!-- doxytag: member="MISCREG_AT_S1E1W_Xt" ref="a95c4749b8e05d58cf7536163a9ce919cad6357a936aeea919b0f95fde5f0a0e77" args="" -->MISCREG_AT_S1E1W_Xt</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca567dd5a736bb8621d9cc7fc4f5a7fc43"></a><!-- doxytag: member="MISCREG_AT_S1E0R_Xt" ref="a95c4749b8e05d58cf7536163a9ce919ca567dd5a736bb8621d9cc7fc4f5a7fc43" args="" -->MISCREG_AT_S1E0R_Xt</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919caa8932b2f0aa24944298fa3a6a9b52ea5"></a><!-- doxytag: member="MISCREG_AT_S1E0W_Xt" ref="a95c4749b8e05d58cf7536163a9ce919caa8932b2f0aa24944298fa3a6a9b52ea5" args="" -->MISCREG_AT_S1E0W_Xt</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919caa5a09e5e2a61f55528a3547f1a018f87"></a><!-- doxytag: member="MISCREG_DC_CSW_Xt" ref="a95c4749b8e05d58cf7536163a9ce919caa5a09e5e2a61f55528a3547f1a018f87" args="" -->MISCREG_DC_CSW_Xt</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919cae050015de16a85601c76494abb747ea4"></a><!-- doxytag: member="MISCREG_DC_CISW_Xt" ref="a95c4749b8e05d58cf7536163a9ce919cae050015de16a85601c76494abb747ea4" args="" -->MISCREG_DC_CISW_Xt</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca67e1cf2bf863f32eaddb0b0597f48099"></a><!-- doxytag: member="MISCREG_DC_ZVA_Xt" ref="a95c4749b8e05d58cf7536163a9ce919ca67e1cf2bf863f32eaddb0b0597f48099" args="" -->MISCREG_DC_ZVA_Xt</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919cac9b836e08048e388e5cded8daad9c9e1"></a><!-- doxytag: member="MISCREG_IC_IVAU_Xt" ref="a95c4749b8e05d58cf7536163a9ce919cac9b836e08048e388e5cded8daad9c9e1" args="" -->MISCREG_IC_IVAU_Xt</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca106deb4fade8c5159a7ee9127050128a"></a><!-- doxytag: member="MISCREG_DC_CVAC_Xt" ref="a95c4749b8e05d58cf7536163a9ce919ca106deb4fade8c5159a7ee9127050128a" args="" -->MISCREG_DC_CVAC_Xt</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca678cfd52617a9311c18531ea6f3c1643"></a><!-- doxytag: member="MISCREG_DC_CVAU_Xt" ref="a95c4749b8e05d58cf7536163a9ce919ca678cfd52617a9311c18531ea6f3c1643" args="" -->MISCREG_DC_CVAU_Xt</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca24b6793aba8e5d83666ab29890bdbfda"></a><!-- doxytag: member="MISCREG_DC_CIVAC_Xt" ref="a95c4749b8e05d58cf7536163a9ce919ca24b6793aba8e5d83666ab29890bdbfda" args="" -->MISCREG_DC_CIVAC_Xt</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919cae9640f4ea488e0c0261b721e2325ef90"></a><!-- doxytag: member="MISCREG_AT_S1E2R_Xt" ref="a95c4749b8e05d58cf7536163a9ce919cae9640f4ea488e0c0261b721e2325ef90" args="" -->MISCREG_AT_S1E2R_Xt</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca429302703f6f489e9681c006252684ad"></a><!-- doxytag: member="MISCREG_AT_S1E2W_Xt" ref="a95c4749b8e05d58cf7536163a9ce919ca429302703f6f489e9681c006252684ad" args="" -->MISCREG_AT_S1E2W_Xt</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca35dc49aa33c2f270cbc89fff4103332f"></a><!-- doxytag: member="MISCREG_AT_S12E1R_Xt" ref="a95c4749b8e05d58cf7536163a9ce919ca35dc49aa33c2f270cbc89fff4103332f" args="" -->MISCREG_AT_S12E1R_Xt</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919caaf2bf1eeec24c007e19e9a995a47bac6"></a><!-- doxytag: member="MISCREG_AT_S12E1W_Xt" ref="a95c4749b8e05d58cf7536163a9ce919caaf2bf1eeec24c007e19e9a995a47bac6" args="" -->MISCREG_AT_S12E1W_Xt</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919cae9ab8840c265e86bd339868d028298b5"></a><!-- doxytag: member="MISCREG_AT_S12E0R_Xt" ref="a95c4749b8e05d58cf7536163a9ce919cae9ab8840c265e86bd339868d028298b5" args="" -->MISCREG_AT_S12E0R_Xt</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca19955b37138e16426a27b51244498e8a"></a><!-- doxytag: member="MISCREG_AT_S12E0W_Xt" ref="a95c4749b8e05d58cf7536163a9ce919ca19955b37138e16426a27b51244498e8a" args="" -->MISCREG_AT_S12E0W_Xt</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca4ba9662fe232e634ae52438fed010087"></a><!-- doxytag: member="MISCREG_AT_S1E3R_Xt" ref="a95c4749b8e05d58cf7536163a9ce919ca4ba9662fe232e634ae52438fed010087" args="" -->MISCREG_AT_S1E3R_Xt</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919caabb39224602d449b6816124c7825d103"></a><!-- doxytag: member="MISCREG_AT_S1E3W_Xt" ref="a95c4749b8e05d58cf7536163a9ce919caabb39224602d449b6816124c7825d103" args="" -->MISCREG_AT_S1E3W_Xt</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca29476e31e75583e33d2fdf6da8adb762"></a><!-- doxytag: member="MISCREG_TLBI_VMALLE1IS" ref="a95c4749b8e05d58cf7536163a9ce919ca29476e31e75583e33d2fdf6da8adb762" args="" -->MISCREG_TLBI_VMALLE1IS</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca91cba30f8a939d27f1e3a54ccc6f44ce"></a><!-- doxytag: member="MISCREG_TLBI_VAE1IS_Xt" ref="a95c4749b8e05d58cf7536163a9ce919ca91cba30f8a939d27f1e3a54ccc6f44ce" args="" -->MISCREG_TLBI_VAE1IS_Xt</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca6835186a9dd53568756680ebf622e2f1"></a><!-- doxytag: member="MISCREG_TLBI_ASIDE1IS_Xt" ref="a95c4749b8e05d58cf7536163a9ce919ca6835186a9dd53568756680ebf622e2f1" args="" -->MISCREG_TLBI_ASIDE1IS_Xt</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919cab534432dcce55c6ce03b514e4a898067"></a><!-- doxytag: member="MISCREG_TLBI_VAAE1IS_Xt" ref="a95c4749b8e05d58cf7536163a9ce919cab534432dcce55c6ce03b514e4a898067" args="" -->MISCREG_TLBI_VAAE1IS_Xt</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919cab429365aa2f1fbb96d053348fa39fdd0"></a><!-- doxytag: member="MISCREG_TLBI_VALE1IS_Xt" ref="a95c4749b8e05d58cf7536163a9ce919cab429365aa2f1fbb96d053348fa39fdd0" args="" -->MISCREG_TLBI_VALE1IS_Xt</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919cad74b554719c6c9c0140b23023b86f754"></a><!-- doxytag: member="MISCREG_TLBI_VAALE1IS_Xt" ref="a95c4749b8e05d58cf7536163a9ce919cad74b554719c6c9c0140b23023b86f754" args="" -->MISCREG_TLBI_VAALE1IS_Xt</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca0942371ca40142865a823c0112fa6052"></a><!-- doxytag: member="MISCREG_TLBI_VMALLE1" ref="a95c4749b8e05d58cf7536163a9ce919ca0942371ca40142865a823c0112fa6052" args="" -->MISCREG_TLBI_VMALLE1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca74286deb81ace4783a59e67b8c39add0"></a><!-- doxytag: member="MISCREG_TLBI_VAE1_Xt" ref="a95c4749b8e05d58cf7536163a9ce919ca74286deb81ace4783a59e67b8c39add0" args="" -->MISCREG_TLBI_VAE1_Xt</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca78a101d810b6100f2353bc7a0b978e82"></a><!-- doxytag: member="MISCREG_TLBI_ASIDE1_Xt" ref="a95c4749b8e05d58cf7536163a9ce919ca78a101d810b6100f2353bc7a0b978e82" args="" -->MISCREG_TLBI_ASIDE1_Xt</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919caca12d96085a6e1c6bbeaff01525915ba"></a><!-- doxytag: member="MISCREG_TLBI_VAAE1_Xt" ref="a95c4749b8e05d58cf7536163a9ce919caca12d96085a6e1c6bbeaff01525915ba" args="" -->MISCREG_TLBI_VAAE1_Xt</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca9d5a38f35665d1d75d544cdef2ba7ec6"></a><!-- doxytag: member="MISCREG_TLBI_VALE1_Xt" ref="a95c4749b8e05d58cf7536163a9ce919ca9d5a38f35665d1d75d544cdef2ba7ec6" args="" -->MISCREG_TLBI_VALE1_Xt</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca044b02f827e33c3580341dbe0608ea85"></a><!-- doxytag: member="MISCREG_TLBI_VAALE1_Xt" ref="a95c4749b8e05d58cf7536163a9ce919ca044b02f827e33c3580341dbe0608ea85" args="" -->MISCREG_TLBI_VAALE1_Xt</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919cabe9fe1e4bd6a11d5d2336fc494848c23"></a><!-- doxytag: member="MISCREG_TLBI_IPAS2E1IS_Xt" ref="a95c4749b8e05d58cf7536163a9ce919cabe9fe1e4bd6a11d5d2336fc494848c23" args="" -->MISCREG_TLBI_IPAS2E1IS_Xt</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca583bc22cfa68a367339a8febfc90333c"></a><!-- doxytag: member="MISCREG_TLBI_IPAS2LE1IS_Xt" ref="a95c4749b8e05d58cf7536163a9ce919ca583bc22cfa68a367339a8febfc90333c" args="" -->MISCREG_TLBI_IPAS2LE1IS_Xt</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca8ed947a13c8dedd4baafa1a9b2dd1a10"></a><!-- doxytag: member="MISCREG_TLBI_ALLE2IS" ref="a95c4749b8e05d58cf7536163a9ce919ca8ed947a13c8dedd4baafa1a9b2dd1a10" args="" -->MISCREG_TLBI_ALLE2IS</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca0e00b864ccb2996916f03458d6beb524"></a><!-- doxytag: member="MISCREG_TLBI_VAE2IS_Xt" ref="a95c4749b8e05d58cf7536163a9ce919ca0e00b864ccb2996916f03458d6beb524" args="" -->MISCREG_TLBI_VAE2IS_Xt</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919caabcfd2d3aa33833f3f6e689e09b3b32a"></a><!-- doxytag: member="MISCREG_TLBI_ALLE1IS" ref="a95c4749b8e05d58cf7536163a9ce919caabcfd2d3aa33833f3f6e689e09b3b32a" args="" -->MISCREG_TLBI_ALLE1IS</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca79b7c034d50297edd462f13fa1bf9f35"></a><!-- doxytag: member="MISCREG_TLBI_VALE2IS_Xt" ref="a95c4749b8e05d58cf7536163a9ce919ca79b7c034d50297edd462f13fa1bf9f35" args="" -->MISCREG_TLBI_VALE2IS_Xt</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca52f9b4f972970a240dbfc63eadb65758"></a><!-- doxytag: member="MISCREG_TLBI_VMALLS12E1IS" ref="a95c4749b8e05d58cf7536163a9ce919ca52f9b4f972970a240dbfc63eadb65758" args="" -->MISCREG_TLBI_VMALLS12E1IS</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919cabf8dcf93a14c9520db4efa7ccb68b93f"></a><!-- doxytag: member="MISCREG_TLBI_IPAS2E1_Xt" ref="a95c4749b8e05d58cf7536163a9ce919cabf8dcf93a14c9520db4efa7ccb68b93f" args="" -->MISCREG_TLBI_IPAS2E1_Xt</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919cad410a81c26fddedb1c1429a334214075"></a><!-- doxytag: member="MISCREG_TLBI_IPAS2LE1_Xt" ref="a95c4749b8e05d58cf7536163a9ce919cad410a81c26fddedb1c1429a334214075" args="" -->MISCREG_TLBI_IPAS2LE1_Xt</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca5d161abbbb3fa9963e493ef60415a88b"></a><!-- doxytag: member="MISCREG_TLBI_ALLE2" ref="a95c4749b8e05d58cf7536163a9ce919ca5d161abbbb3fa9963e493ef60415a88b" args="" -->MISCREG_TLBI_ALLE2</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca6863ce533fb25783fe16f79f0c9532b2"></a><!-- doxytag: member="MISCREG_TLBI_VAE2_Xt" ref="a95c4749b8e05d58cf7536163a9ce919ca6863ce533fb25783fe16f79f0c9532b2" args="" -->MISCREG_TLBI_VAE2_Xt</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919caaa8ef27b2eb541cac70af31c99b7336c"></a><!-- doxytag: member="MISCREG_TLBI_ALLE1" ref="a95c4749b8e05d58cf7536163a9ce919caaa8ef27b2eb541cac70af31c99b7336c" args="" -->MISCREG_TLBI_ALLE1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919caa60b933f31788dd242b58ab0f56ca079"></a><!-- doxytag: member="MISCREG_TLBI_VALE2_Xt" ref="a95c4749b8e05d58cf7536163a9ce919caa60b933f31788dd242b58ab0f56ca079" args="" -->MISCREG_TLBI_VALE2_Xt</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca2020033f494d46cd3d9fac2025c5b850"></a><!-- doxytag: member="MISCREG_TLBI_VMALLS12E1" ref="a95c4749b8e05d58cf7536163a9ce919ca2020033f494d46cd3d9fac2025c5b850" args="" -->MISCREG_TLBI_VMALLS12E1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca0260e987b120bb2f05c477786bd7f353"></a><!-- doxytag: member="MISCREG_TLBI_ALLE3IS" ref="a95c4749b8e05d58cf7536163a9ce919ca0260e987b120bb2f05c477786bd7f353" args="" -->MISCREG_TLBI_ALLE3IS</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca4c2f57562968c37f3e2b89063a5a4b1f"></a><!-- doxytag: member="MISCREG_TLBI_VAE3IS_Xt" ref="a95c4749b8e05d58cf7536163a9ce919ca4c2f57562968c37f3e2b89063a5a4b1f" args="" -->MISCREG_TLBI_VAE3IS_Xt</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca76cfd2fa228ef3bc799330eabed1e827"></a><!-- doxytag: member="MISCREG_TLBI_VALE3IS_Xt" ref="a95c4749b8e05d58cf7536163a9ce919ca76cfd2fa228ef3bc799330eabed1e827" args="" -->MISCREG_TLBI_VALE3IS_Xt</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca77b6e2b589383064719584e8556d67de"></a><!-- doxytag: member="MISCREG_TLBI_ALLE3" ref="a95c4749b8e05d58cf7536163a9ce919ca77b6e2b589383064719584e8556d67de" args="" -->MISCREG_TLBI_ALLE3</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca7b4f324456a33edcb78c9da5d75df68b"></a><!-- doxytag: member="MISCREG_TLBI_VAE3_Xt" ref="a95c4749b8e05d58cf7536163a9ce919ca7b4f324456a33edcb78c9da5d75df68b" args="" -->MISCREG_TLBI_VAE3_Xt</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca59b4af0370b3394a76f59883801e7643"></a><!-- doxytag: member="MISCREG_TLBI_VALE3_Xt" ref="a95c4749b8e05d58cf7536163a9ce919ca59b4af0370b3394a76f59883801e7643" args="" -->MISCREG_TLBI_VALE3_Xt</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca2085b2b651e11b2a29ef484a21f88173"></a><!-- doxytag: member="MISCREG_PMINTENSET_EL1" ref="a95c4749b8e05d58cf7536163a9ce919ca2085b2b651e11b2a29ef484a21f88173" args="" -->MISCREG_PMINTENSET_EL1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919cae21143876547224dec3d71f2172220bd"></a><!-- doxytag: member="MISCREG_PMINTENCLR_EL1" ref="a95c4749b8e05d58cf7536163a9ce919cae21143876547224dec3d71f2172220bd" args="" -->MISCREG_PMINTENCLR_EL1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca7b80d2de3574389c3d824679cecf3985"></a><!-- doxytag: member="MISCREG_PMCR_EL0" ref="a95c4749b8e05d58cf7536163a9ce919ca7b80d2de3574389c3d824679cecf3985" args="" -->MISCREG_PMCR_EL0</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca32b006b22169c23c1da0d04341361570"></a><!-- doxytag: member="MISCREG_PMCNTENSET_EL0" ref="a95c4749b8e05d58cf7536163a9ce919ca32b006b22169c23c1da0d04341361570" args="" -->MISCREG_PMCNTENSET_EL0</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca0f6422ba8c5cd115e6499f6618e616fb"></a><!-- doxytag: member="MISCREG_PMCNTENCLR_EL0" ref="a95c4749b8e05d58cf7536163a9ce919ca0f6422ba8c5cd115e6499f6618e616fb" args="" -->MISCREG_PMCNTENCLR_EL0</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca58db3553c6bea41209e0ee824b6a2f73"></a><!-- doxytag: member="MISCREG_PMOVSCLR_EL0" ref="a95c4749b8e05d58cf7536163a9ce919ca58db3553c6bea41209e0ee824b6a2f73" args="" -->MISCREG_PMOVSCLR_EL0</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919caf8ddc3f0919e5d274e55a77a98b7046a"></a><!-- doxytag: member="MISCREG_PMSWINC_EL0" ref="a95c4749b8e05d58cf7536163a9ce919caf8ddc3f0919e5d274e55a77a98b7046a" args="" -->MISCREG_PMSWINC_EL0</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919cad4320d9bfdae9515f0015a45a91e6148"></a><!-- doxytag: member="MISCREG_PMSELR_EL0" ref="a95c4749b8e05d58cf7536163a9ce919cad4320d9bfdae9515f0015a45a91e6148" args="" -->MISCREG_PMSELR_EL0</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919caa6623a5c528b804398c4cf0eb2af9856"></a><!-- doxytag: member="MISCREG_PMCEID0_EL0" ref="a95c4749b8e05d58cf7536163a9ce919caa6623a5c528b804398c4cf0eb2af9856" args="" -->MISCREG_PMCEID0_EL0</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca428318a55f52fbdcc0f7b4fdb9a75ca1"></a><!-- doxytag: member="MISCREG_PMCEID1_EL0" ref="a95c4749b8e05d58cf7536163a9ce919ca428318a55f52fbdcc0f7b4fdb9a75ca1" args="" -->MISCREG_PMCEID1_EL0</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919cad3b64b09862fa8f3204ce0849174702a"></a><!-- doxytag: member="MISCREG_PMCCNTR_EL0" ref="a95c4749b8e05d58cf7536163a9ce919cad3b64b09862fa8f3204ce0849174702a" args="" -->MISCREG_PMCCNTR_EL0</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca046de629b0199d9f43d5ebd82ad5f8db"></a><!-- doxytag: member="MISCREG_PMXEVTYPER_EL0" ref="a95c4749b8e05d58cf7536163a9ce919ca046de629b0199d9f43d5ebd82ad5f8db" args="" -->MISCREG_PMXEVTYPER_EL0</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca0bc006018c0edd2c705843e2f46269a6"></a><!-- doxytag: member="MISCREG_PMCCFILTR_EL0" ref="a95c4749b8e05d58cf7536163a9ce919ca0bc006018c0edd2c705843e2f46269a6" args="" -->MISCREG_PMCCFILTR_EL0</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca48e13f82b3d52b4809ecf1e0d9d5a2bd"></a><!-- doxytag: member="MISCREG_PMXEVCNTR_EL0" ref="a95c4749b8e05d58cf7536163a9ce919ca48e13f82b3d52b4809ecf1e0d9d5a2bd" args="" -->MISCREG_PMXEVCNTR_EL0</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919cacf892147e493baae6f82fb937da1f418"></a><!-- doxytag: member="MISCREG_PMUSERENR_EL0" ref="a95c4749b8e05d58cf7536163a9ce919cacf892147e493baae6f82fb937da1f418" args="" -->MISCREG_PMUSERENR_EL0</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919cabc94068b71b9fc4fb93b1eb56beea516"></a><!-- doxytag: member="MISCREG_PMOVSSET_EL0" ref="a95c4749b8e05d58cf7536163a9ce919cabc94068b71b9fc4fb93b1eb56beea516" args="" -->MISCREG_PMOVSSET_EL0</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca5c4454017ba7645808043123511c41ed"></a><!-- doxytag: member="MISCREG_MAIR_EL1" ref="a95c4749b8e05d58cf7536163a9ce919ca5c4454017ba7645808043123511c41ed" args="" -->MISCREG_MAIR_EL1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919caf6c8263390075c367e32d1c93f4de3d7"></a><!-- doxytag: member="MISCREG_AMAIR_EL1" ref="a95c4749b8e05d58cf7536163a9ce919caf6c8263390075c367e32d1c93f4de3d7" args="" -->MISCREG_AMAIR_EL1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca0c52c4f593a472a21dbf9d8acbbe1fc9"></a><!-- doxytag: member="MISCREG_MAIR_EL2" ref="a95c4749b8e05d58cf7536163a9ce919ca0c52c4f593a472a21dbf9d8acbbe1fc9" args="" -->MISCREG_MAIR_EL2</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca199141c5267c9b9a81eee3638091dc9b"></a><!-- doxytag: member="MISCREG_AMAIR_EL2" ref="a95c4749b8e05d58cf7536163a9ce919ca199141c5267c9b9a81eee3638091dc9b" args="" -->MISCREG_AMAIR_EL2</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca0efeda85b80dabb2cdd3611a04f5eea1"></a><!-- doxytag: member="MISCREG_MAIR_EL3" ref="a95c4749b8e05d58cf7536163a9ce919ca0efeda85b80dabb2cdd3611a04f5eea1" args="" -->MISCREG_MAIR_EL3</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919cafbb4fc848e553e9d40c0233761dd5b33"></a><!-- doxytag: member="MISCREG_AMAIR_EL3" ref="a95c4749b8e05d58cf7536163a9ce919cafbb4fc848e553e9d40c0233761dd5b33" args="" -->MISCREG_AMAIR_EL3</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919cabc1f20e86b0a3bf219c4bcdd9919cfd0"></a><!-- doxytag: member="MISCREG_L2CTLR_EL1" ref="a95c4749b8e05d58cf7536163a9ce919cabc1f20e86b0a3bf219c4bcdd9919cfd0" args="" -->MISCREG_L2CTLR_EL1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca6088f134f65abf3f502fe36820c23b8f"></a><!-- doxytag: member="MISCREG_L2ECTLR_EL1" ref="a95c4749b8e05d58cf7536163a9ce919ca6088f134f65abf3f502fe36820c23b8f" args="" -->MISCREG_L2ECTLR_EL1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca4d415fa145a5b12231d0ceeb4c910e32"></a><!-- doxytag: member="MISCREG_VBAR_EL1" ref="a95c4749b8e05d58cf7536163a9ce919ca4d415fa145a5b12231d0ceeb4c910e32" args="" -->MISCREG_VBAR_EL1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919cad3f4001caae3a6c7e0153dc413483668"></a><!-- doxytag: member="MISCREG_RVBAR_EL1" ref="a95c4749b8e05d58cf7536163a9ce919cad3f4001caae3a6c7e0153dc413483668" args="" -->MISCREG_RVBAR_EL1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919cab29ca10d20ebdb11baa47750b1fdde80"></a><!-- doxytag: member="MISCREG_ISR_EL1" ref="a95c4749b8e05d58cf7536163a9ce919cab29ca10d20ebdb11baa47750b1fdde80" args="" -->MISCREG_ISR_EL1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca374ecc2ab96831f90c813f7cc9b9c06c"></a><!-- doxytag: member="MISCREG_VBAR_EL2" ref="a95c4749b8e05d58cf7536163a9ce919ca374ecc2ab96831f90c813f7cc9b9c06c" args="" -->MISCREG_VBAR_EL2</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca027dd496fd4bef2bbe03585c8c7ee46f"></a><!-- doxytag: member="MISCREG_RVBAR_EL2" ref="a95c4749b8e05d58cf7536163a9ce919ca027dd496fd4bef2bbe03585c8c7ee46f" args="" -->MISCREG_RVBAR_EL2</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca7c66ffd5b1be0a9bdeacff320694a62f"></a><!-- doxytag: member="MISCREG_VBAR_EL3" ref="a95c4749b8e05d58cf7536163a9ce919ca7c66ffd5b1be0a9bdeacff320694a62f" args="" -->MISCREG_VBAR_EL3</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca8cb9b57dddbd676a068f8dfd3556f0c2"></a><!-- doxytag: member="MISCREG_RVBAR_EL3" ref="a95c4749b8e05d58cf7536163a9ce919ca8cb9b57dddbd676a068f8dfd3556f0c2" args="" -->MISCREG_RVBAR_EL3</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca4e88ee3cce0c64d8cfa7e9fe56da518a"></a><!-- doxytag: member="MISCREG_RMR_EL3" ref="a95c4749b8e05d58cf7536163a9ce919ca4e88ee3cce0c64d8cfa7e9fe56da518a" args="" -->MISCREG_RMR_EL3</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca1992f8149f4bdf313042a26b47b56670"></a><!-- doxytag: member="MISCREG_CONTEXTIDR_EL1" ref="a95c4749b8e05d58cf7536163a9ce919ca1992f8149f4bdf313042a26b47b56670" args="" -->MISCREG_CONTEXTIDR_EL1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca7f399d597ca2b0b789ede6f2c1908c2d"></a><!-- doxytag: member="MISCREG_TPIDR_EL1" ref="a95c4749b8e05d58cf7536163a9ce919ca7f399d597ca2b0b789ede6f2c1908c2d" args="" -->MISCREG_TPIDR_EL1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919caa46e6bad32d64ae244bde882a78afeef"></a><!-- doxytag: member="MISCREG_TPIDR_EL0" ref="a95c4749b8e05d58cf7536163a9ce919caa46e6bad32d64ae244bde882a78afeef" args="" -->MISCREG_TPIDR_EL0</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca16c8681391a73928edeeed7c5286522d"></a><!-- doxytag: member="MISCREG_TPIDRRO_EL0" ref="a95c4749b8e05d58cf7536163a9ce919ca16c8681391a73928edeeed7c5286522d" args="" -->MISCREG_TPIDRRO_EL0</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919cac6d0adf24fa3748adfc982c8343481ab"></a><!-- doxytag: member="MISCREG_TPIDR_EL2" ref="a95c4749b8e05d58cf7536163a9ce919cac6d0adf24fa3748adfc982c8343481ab" args="" -->MISCREG_TPIDR_EL2</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca578856b5334ff6c2d7415746d889e95e"></a><!-- doxytag: member="MISCREG_TPIDR_EL3" ref="a95c4749b8e05d58cf7536163a9ce919ca578856b5334ff6c2d7415746d889e95e" args="" -->MISCREG_TPIDR_EL3</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca7aee5179ce9c4ec339670c2ee5c09fb5"></a><!-- doxytag: member="MISCREG_CNTKCTL_EL1" ref="a95c4749b8e05d58cf7536163a9ce919ca7aee5179ce9c4ec339670c2ee5c09fb5" args="" -->MISCREG_CNTKCTL_EL1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919cafd4f2dc13098a69749546fa0aa65f084"></a><!-- doxytag: member="MISCREG_CNTFRQ_EL0" ref="a95c4749b8e05d58cf7536163a9ce919cafd4f2dc13098a69749546fa0aa65f084" args="" -->MISCREG_CNTFRQ_EL0</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca1bdf4578a5e265d32a55d0f8ab9abab9"></a><!-- doxytag: member="MISCREG_CNTPCT_EL0" ref="a95c4749b8e05d58cf7536163a9ce919ca1bdf4578a5e265d32a55d0f8ab9abab9" args="" -->MISCREG_CNTPCT_EL0</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca31f837eb4eeabffb98e02a8ec370a4e2"></a><!-- doxytag: member="MISCREG_CNTVCT_EL0" ref="a95c4749b8e05d58cf7536163a9ce919ca31f837eb4eeabffb98e02a8ec370a4e2" args="" -->MISCREG_CNTVCT_EL0</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca8b8ba12391888855aa8c6ee4f0d95fbf"></a><!-- doxytag: member="MISCREG_CNTP_TVAL_EL0" ref="a95c4749b8e05d58cf7536163a9ce919ca8b8ba12391888855aa8c6ee4f0d95fbf" args="" -->MISCREG_CNTP_TVAL_EL0</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca0dd783ae59dea6ad152d870ec5ddd425"></a><!-- doxytag: member="MISCREG_CNTP_CTL_EL0" ref="a95c4749b8e05d58cf7536163a9ce919ca0dd783ae59dea6ad152d870ec5ddd425" args="" -->MISCREG_CNTP_CTL_EL0</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca8ce7ffd2641bac06cf038d4e05660a85"></a><!-- doxytag: member="MISCREG_CNTP_CVAL_EL0" ref="a95c4749b8e05d58cf7536163a9ce919ca8ce7ffd2641bac06cf038d4e05660a85" args="" -->MISCREG_CNTP_CVAL_EL0</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca32dc548ab83e879ea9072d5515b967fd"></a><!-- doxytag: member="MISCREG_CNTV_TVAL_EL0" ref="a95c4749b8e05d58cf7536163a9ce919ca32dc548ab83e879ea9072d5515b967fd" args="" -->MISCREG_CNTV_TVAL_EL0</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca10c5d74680a2aaf6f75ff2e3f7ae7b15"></a><!-- doxytag: member="MISCREG_CNTV_CTL_EL0" ref="a95c4749b8e05d58cf7536163a9ce919ca10c5d74680a2aaf6f75ff2e3f7ae7b15" args="" -->MISCREG_CNTV_CTL_EL0</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca255138f5bb2c4542e7a935eef561dd5c"></a><!-- doxytag: member="MISCREG_CNTV_CVAL_EL0" ref="a95c4749b8e05d58cf7536163a9ce919ca255138f5bb2c4542e7a935eef561dd5c" args="" -->MISCREG_CNTV_CVAL_EL0</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca23ff27da919b86d96764817c6e17da90"></a><!-- doxytag: member="MISCREG_PMEVCNTR0_EL0" ref="a95c4749b8e05d58cf7536163a9ce919ca23ff27da919b86d96764817c6e17da90" args="" -->MISCREG_PMEVCNTR0_EL0</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919cafe6c1ba0d0f026df65695c3538072942"></a><!-- doxytag: member="MISCREG_PMEVCNTR1_EL0" ref="a95c4749b8e05d58cf7536163a9ce919cafe6c1ba0d0f026df65695c3538072942" args="" -->MISCREG_PMEVCNTR1_EL0</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca9602843182a29b5f92b3782e7164afda"></a><!-- doxytag: member="MISCREG_PMEVCNTR2_EL0" ref="a95c4749b8e05d58cf7536163a9ce919ca9602843182a29b5f92b3782e7164afda" args="" -->MISCREG_PMEVCNTR2_EL0</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca1848f7e765af88017f44e10212a85150"></a><!-- doxytag: member="MISCREG_PMEVCNTR3_EL0" ref="a95c4749b8e05d58cf7536163a9ce919ca1848f7e765af88017f44e10212a85150" args="" -->MISCREG_PMEVCNTR3_EL0</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca28e00ee60ae8b6e33ed9bcd99aa6d2fd"></a><!-- doxytag: member="MISCREG_PMEVCNTR4_EL0" ref="a95c4749b8e05d58cf7536163a9ce919ca28e00ee60ae8b6e33ed9bcd99aa6d2fd" args="" -->MISCREG_PMEVCNTR4_EL0</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca50f9f3d278068e87c1f5982cedc43ce1"></a><!-- doxytag: member="MISCREG_PMEVCNTR5_EL0" ref="a95c4749b8e05d58cf7536163a9ce919ca50f9f3d278068e87c1f5982cedc43ce1" args="" -->MISCREG_PMEVCNTR5_EL0</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919caab5d0e72909482c05d23217f9f051b1b"></a><!-- doxytag: member="MISCREG_PMEVTYPER0_EL0" ref="a95c4749b8e05d58cf7536163a9ce919caab5d0e72909482c05d23217f9f051b1b" args="" -->MISCREG_PMEVTYPER0_EL0</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919cac5deb10c936f1302c3a7810d21459f06"></a><!-- doxytag: member="MISCREG_PMEVTYPER1_EL0" ref="a95c4749b8e05d58cf7536163a9ce919cac5deb10c936f1302c3a7810d21459f06" args="" -->MISCREG_PMEVTYPER1_EL0</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca9f4889927a9cc1cc96a74e839f5cbf0a"></a><!-- doxytag: member="MISCREG_PMEVTYPER2_EL0" ref="a95c4749b8e05d58cf7536163a9ce919ca9f4889927a9cc1cc96a74e839f5cbf0a" args="" -->MISCREG_PMEVTYPER2_EL0</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca7c5d7da9954cb1e9d79b37ac0b7e0c08"></a><!-- doxytag: member="MISCREG_PMEVTYPER3_EL0" ref="a95c4749b8e05d58cf7536163a9ce919ca7c5d7da9954cb1e9d79b37ac0b7e0c08" args="" -->MISCREG_PMEVTYPER3_EL0</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919cae26b24af19219032d5d2cbb339597383"></a><!-- doxytag: member="MISCREG_PMEVTYPER4_EL0" ref="a95c4749b8e05d58cf7536163a9ce919cae26b24af19219032d5d2cbb339597383" args="" -->MISCREG_PMEVTYPER4_EL0</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca9b4952560e9bd7ca38f5d510282937f6"></a><!-- doxytag: member="MISCREG_PMEVTYPER5_EL0" ref="a95c4749b8e05d58cf7536163a9ce919ca9b4952560e9bd7ca38f5d510282937f6" args="" -->MISCREG_PMEVTYPER5_EL0</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919caed2d1d95ea9004de926f3e66e14be983"></a><!-- doxytag: member="MISCREG_CNTVOFF_EL2" ref="a95c4749b8e05d58cf7536163a9ce919caed2d1d95ea9004de926f3e66e14be983" args="" -->MISCREG_CNTVOFF_EL2</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca7030299ddc28f6e8a58c8e7932443517"></a><!-- doxytag: member="MISCREG_CNTHCTL_EL2" ref="a95c4749b8e05d58cf7536163a9ce919ca7030299ddc28f6e8a58c8e7932443517" args="" -->MISCREG_CNTHCTL_EL2</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca0af8aed45e49e6ea4b4f08428adb30bc"></a><!-- doxytag: member="MISCREG_CNTHP_TVAL_EL2" ref="a95c4749b8e05d58cf7536163a9ce919ca0af8aed45e49e6ea4b4f08428adb30bc" args="" -->MISCREG_CNTHP_TVAL_EL2</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca43538e54f94540ee41ee0456f0334b48"></a><!-- doxytag: member="MISCREG_CNTHP_CTL_EL2" ref="a95c4749b8e05d58cf7536163a9ce919ca43538e54f94540ee41ee0456f0334b48" args="" -->MISCREG_CNTHP_CTL_EL2</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca03430ce753cc40fd1ebfeed326a505bf"></a><!-- doxytag: member="MISCREG_CNTHP_CVAL_EL2" ref="a95c4749b8e05d58cf7536163a9ce919ca03430ce753cc40fd1ebfeed326a505bf" args="" -->MISCREG_CNTHP_CVAL_EL2</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919cad5b17bcc3dfeb7790aa8ae91e1d59866"></a><!-- doxytag: member="MISCREG_CNTPS_TVAL_EL1" ref="a95c4749b8e05d58cf7536163a9ce919cad5b17bcc3dfeb7790aa8ae91e1d59866" args="" -->MISCREG_CNTPS_TVAL_EL1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca08e72431fe6e2d9156f95fc2b911f00a"></a><!-- doxytag: member="MISCREG_CNTPS_CTL_EL1" ref="a95c4749b8e05d58cf7536163a9ce919ca08e72431fe6e2d9156f95fc2b911f00a" args="" -->MISCREG_CNTPS_CTL_EL1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca2ee954daabf9280f901a7ff40f55123c"></a><!-- doxytag: member="MISCREG_CNTPS_CVAL_EL1" ref="a95c4749b8e05d58cf7536163a9ce919ca2ee954daabf9280f901a7ff40f55123c" args="" -->MISCREG_CNTPS_CVAL_EL1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca0e1c6bc29956aa03a626d3a15913693b"></a><!-- doxytag: member="MISCREG_IL1DATA0_EL1" ref="a95c4749b8e05d58cf7536163a9ce919ca0e1c6bc29956aa03a626d3a15913693b" args="" -->MISCREG_IL1DATA0_EL1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919cae9075b8b5251674d4ac4010e6ee4a7d4"></a><!-- doxytag: member="MISCREG_IL1DATA1_EL1" ref="a95c4749b8e05d58cf7536163a9ce919cae9075b8b5251674d4ac4010e6ee4a7d4" args="" -->MISCREG_IL1DATA1_EL1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca0c439225cd8d0449e19616e2ea34e286"></a><!-- doxytag: member="MISCREG_IL1DATA2_EL1" ref="a95c4749b8e05d58cf7536163a9ce919ca0c439225cd8d0449e19616e2ea34e286" args="" -->MISCREG_IL1DATA2_EL1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca2cf3c867493dbb71fef00252823733d6"></a><!-- doxytag: member="MISCREG_IL1DATA3_EL1" ref="a95c4749b8e05d58cf7536163a9ce919ca2cf3c867493dbb71fef00252823733d6" args="" -->MISCREG_IL1DATA3_EL1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca50815e3bdbd5a9d7d26dceb2881a6589"></a><!-- doxytag: member="MISCREG_DL1DATA0_EL1" ref="a95c4749b8e05d58cf7536163a9ce919ca50815e3bdbd5a9d7d26dceb2881a6589" args="" -->MISCREG_DL1DATA0_EL1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca71d5ab4926fd2a7d5ef211d651a84630"></a><!-- doxytag: member="MISCREG_DL1DATA1_EL1" ref="a95c4749b8e05d58cf7536163a9ce919ca71d5ab4926fd2a7d5ef211d651a84630" args="" -->MISCREG_DL1DATA1_EL1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca9420eccf840141a41c4949db2debc9cf"></a><!-- doxytag: member="MISCREG_DL1DATA2_EL1" ref="a95c4749b8e05d58cf7536163a9ce919ca9420eccf840141a41c4949db2debc9cf" args="" -->MISCREG_DL1DATA2_EL1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919caba25fc606ba6b8a0730e3cc60ec49d63"></a><!-- doxytag: member="MISCREG_DL1DATA3_EL1" ref="a95c4749b8e05d58cf7536163a9ce919caba25fc606ba6b8a0730e3cc60ec49d63" args="" -->MISCREG_DL1DATA3_EL1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca61339ea2774a2f06cc62a3e4750debd7"></a><!-- doxytag: member="MISCREG_DL1DATA4_EL1" ref="a95c4749b8e05d58cf7536163a9ce919ca61339ea2774a2f06cc62a3e4750debd7" args="" -->MISCREG_DL1DATA4_EL1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca767e88e9a0684361bb5cb8c7e332f894"></a><!-- doxytag: member="MISCREG_L2ACTLR_EL1" ref="a95c4749b8e05d58cf7536163a9ce919ca767e88e9a0684361bb5cb8c7e332f894" args="" -->MISCREG_L2ACTLR_EL1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919cab15a382f9bb9fbee746740e308514834"></a><!-- doxytag: member="MISCREG_CPUACTLR_EL1" ref="a95c4749b8e05d58cf7536163a9ce919cab15a382f9bb9fbee746740e308514834" args="" -->MISCREG_CPUACTLR_EL1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca1888433112259db724e80ec0040857f4"></a><!-- doxytag: member="MISCREG_CPUECTLR_EL1" ref="a95c4749b8e05d58cf7536163a9ce919ca1888433112259db724e80ec0040857f4" args="" -->MISCREG_CPUECTLR_EL1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca5e29ddb41342f7a920d98dfbf92741f8"></a><!-- doxytag: member="MISCREG_CPUMERRSR_EL1" ref="a95c4749b8e05d58cf7536163a9ce919ca5e29ddb41342f7a920d98dfbf92741f8" args="" -->MISCREG_CPUMERRSR_EL1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca938c0d440637ea157e1bb3698cd65e88"></a><!-- doxytag: member="MISCREG_L2MERRSR_EL1" ref="a95c4749b8e05d58cf7536163a9ce919ca938c0d440637ea157e1bb3698cd65e88" args="" -->MISCREG_L2MERRSR_EL1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919cae129950e10cda5d27da70defbefe3ba0"></a><!-- doxytag: member="MISCREG_CBAR_EL1" ref="a95c4749b8e05d58cf7536163a9ce919cae129950e10cda5d27da70defbefe3ba0" args="" -->MISCREG_CBAR_EL1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca4c2b74e35d2356251ade97301ba53989"></a><!-- doxytag: member="MISCREG_CONTEXTIDR_EL2" ref="a95c4749b8e05d58cf7536163a9ce919ca4c2b74e35d2356251ade97301ba53989" args="" -->MISCREG_CONTEXTIDR_EL2</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca80275b654c5e644f823d29839dc80cda"></a><!-- doxytag: member="MISCREG_NOP" ref="a95c4749b8e05d58cf7536163a9ce919ca80275b654c5e644f823d29839dc80cda" args="" -->MISCREG_NOP</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca6ec4fd515302465cb5054dc08c18c22d"></a><!-- doxytag: member="MISCREG_RAZ" ref="a95c4749b8e05d58cf7536163a9ce919ca6ec4fd515302465cb5054dc08c18c22d" args="" -->MISCREG_RAZ</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca447d9ec05dcd29c709f5895312fe8440"></a><!-- doxytag: member="MISCREG_CP14_UNIMPL" ref="a95c4749b8e05d58cf7536163a9ce919ca447d9ec05dcd29c709f5895312fe8440" args="" -->MISCREG_CP14_UNIMPL</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca3d217b55acbe213efadcf8ed7a709cf3"></a><!-- doxytag: member="MISCREG_CP15_UNIMPL" ref="a95c4749b8e05d58cf7536163a9ce919ca3d217b55acbe213efadcf8ed7a709cf3" args="" -->MISCREG_CP15_UNIMPL</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919cac269eb51dd7c18c37640f5d6602524bb"></a><!-- doxytag: member="MISCREG_A64_UNIMPL" ref="a95c4749b8e05d58cf7536163a9ce919cac269eb51dd7c18c37640f5d6602524bb" args="" -->MISCREG_A64_UNIMPL</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca3630feb173a375b0f1eddb4e74c6aabc"></a><!-- doxytag: member="MISCREG_UNKNOWN" ref="a95c4749b8e05d58cf7536163a9ce919ca3630feb173a375b0f1eddb4e74c6aabc" args="" -->MISCREG_UNKNOWN</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95c4749b8e05d58cf7536163a9ce919ca60265248cffe34ad11fbddc732234970"></a><!-- doxytag: member="NUM_MISCREGS" ref="a95c4749b8e05d58cf7536163a9ce919ca60265248cffe34ad11fbddc732234970" args="" -->NUM_MISCREGS</em>&nbsp;</td><td>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l00056">56</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="acbfe4414fa174a85a2473fcdcd7b829a"></a><!-- doxytag: member="ArmISA::MiscRegInfo" ref="acbfe4414fa174a85a2473fcdcd7b829a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespaceArmISA.html#acbfe4414fa174a85a2473fcdcd7b829a">ArmISA::MiscRegInfo</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="acbfe4414fa174a85a2473fcdcd7b829aafd6bee87a898b977c42b81ce84df3c48"></a><!-- doxytag: member="MISCREG_IMPLEMENTED" ref="acbfe4414fa174a85a2473fcdcd7b829aafd6bee87a898b977c42b81ce84df3c48" args="" -->MISCREG_IMPLEMENTED</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="acbfe4414fa174a85a2473fcdcd7b829aa315f9c279bd79a143845b62e17536e73"></a><!-- doxytag: member="MISCREG_UNVERIFIABLE" ref="acbfe4414fa174a85a2473fcdcd7b829aa315f9c279bd79a143845b62e17536e73" args="" -->MISCREG_UNVERIFIABLE</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="acbfe4414fa174a85a2473fcdcd7b829aad1d3caec9105e35f8e05448a4724b016"></a><!-- doxytag: member="MISCREG_WARN_NOT_FAIL" ref="acbfe4414fa174a85a2473fcdcd7b829aad1d3caec9105e35f8e05448a4724b016" args="" -->MISCREG_WARN_NOT_FAIL</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="acbfe4414fa174a85a2473fcdcd7b829aa11c78d202ace6d3b39452c4cfe46511a"></a><!-- doxytag: member="MISCREG_MUTEX" ref="acbfe4414fa174a85a2473fcdcd7b829aa11c78d202ace6d3b39452c4cfe46511a" args="" -->MISCREG_MUTEX</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="acbfe4414fa174a85a2473fcdcd7b829aa34bae398d9e59ee03978294b8a3bcb61"></a><!-- doxytag: member="MISCREG_BANKED" ref="acbfe4414fa174a85a2473fcdcd7b829aa34bae398d9e59ee03978294b8a3bcb61" args="" -->MISCREG_BANKED</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="acbfe4414fa174a85a2473fcdcd7b829aaff47c694ba6354840a8fa95ea2bd879e"></a><!-- doxytag: member="MISCREG_BANKED_CHILD" ref="acbfe4414fa174a85a2473fcdcd7b829aaff47c694ba6354840a8fa95ea2bd879e" args="" -->MISCREG_BANKED_CHILD</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="acbfe4414fa174a85a2473fcdcd7b829aa6556607fea719f97fadb502c5c06fc52"></a><!-- doxytag: member="MISCREG_USR_NS_RD" ref="acbfe4414fa174a85a2473fcdcd7b829aa6556607fea719f97fadb502c5c06fc52" args="" -->MISCREG_USR_NS_RD</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="acbfe4414fa174a85a2473fcdcd7b829aa9e862c2191adc37fe47d9058c11fe1f9"></a><!-- doxytag: member="MISCREG_USR_NS_WR" ref="acbfe4414fa174a85a2473fcdcd7b829aa9e862c2191adc37fe47d9058c11fe1f9" args="" -->MISCREG_USR_NS_WR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="acbfe4414fa174a85a2473fcdcd7b829aa3b67cec7b75f67be6ddc3105ac4c3c89"></a><!-- doxytag: member="MISCREG_USR_S_RD" ref="acbfe4414fa174a85a2473fcdcd7b829aa3b67cec7b75f67be6ddc3105ac4c3c89" args="" -->MISCREG_USR_S_RD</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="acbfe4414fa174a85a2473fcdcd7b829aa15794884e1952d420be6834b237344b7"></a><!-- doxytag: member="MISCREG_USR_S_WR" ref="acbfe4414fa174a85a2473fcdcd7b829aa15794884e1952d420be6834b237344b7" args="" -->MISCREG_USR_S_WR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="acbfe4414fa174a85a2473fcdcd7b829aa79d77a69c4804cf0d0a466665ec436f4"></a><!-- doxytag: member="MISCREG_PRI_NS_RD" ref="acbfe4414fa174a85a2473fcdcd7b829aa79d77a69c4804cf0d0a466665ec436f4" args="" -->MISCREG_PRI_NS_RD</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="acbfe4414fa174a85a2473fcdcd7b829aaf75440e1d43702ec106e0567bcb61a60"></a><!-- doxytag: member="MISCREG_PRI_NS_WR" ref="acbfe4414fa174a85a2473fcdcd7b829aaf75440e1d43702ec106e0567bcb61a60" args="" -->MISCREG_PRI_NS_WR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="acbfe4414fa174a85a2473fcdcd7b829aa54478441f2eea3adf6c322a718571dd1"></a><!-- doxytag: member="MISCREG_PRI_S_RD" ref="acbfe4414fa174a85a2473fcdcd7b829aa54478441f2eea3adf6c322a718571dd1" args="" -->MISCREG_PRI_S_RD</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="acbfe4414fa174a85a2473fcdcd7b829aa39266f1f413296016df38e86adf75d0c"></a><!-- doxytag: member="MISCREG_PRI_S_WR" ref="acbfe4414fa174a85a2473fcdcd7b829aa39266f1f413296016df38e86adf75d0c" args="" -->MISCREG_PRI_S_WR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="acbfe4414fa174a85a2473fcdcd7b829aa33d185596dbeaabc66aa5044343394d4"></a><!-- doxytag: member="MISCREG_HYP_RD" ref="acbfe4414fa174a85a2473fcdcd7b829aa33d185596dbeaabc66aa5044343394d4" args="" -->MISCREG_HYP_RD</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="acbfe4414fa174a85a2473fcdcd7b829aa309967c12a6738370049c2564d0acc84"></a><!-- doxytag: member="MISCREG_HYP_WR" ref="acbfe4414fa174a85a2473fcdcd7b829aa309967c12a6738370049c2564d0acc84" args="" -->MISCREG_HYP_WR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="acbfe4414fa174a85a2473fcdcd7b829aad9a508ebf7a875d349244d594a9bbe5c"></a><!-- doxytag: member="MISCREG_MON_NS0_RD" ref="acbfe4414fa174a85a2473fcdcd7b829aad9a508ebf7a875d349244d594a9bbe5c" args="" -->MISCREG_MON_NS0_RD</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="acbfe4414fa174a85a2473fcdcd7b829aa4887ef41fd2292581c2da2bc9ed489b6"></a><!-- doxytag: member="MISCREG_MON_NS0_WR" ref="acbfe4414fa174a85a2473fcdcd7b829aa4887ef41fd2292581c2da2bc9ed489b6" args="" -->MISCREG_MON_NS0_WR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="acbfe4414fa174a85a2473fcdcd7b829aa9a6d05752b0cb28ebf57b589251df87d"></a><!-- doxytag: member="MISCREG_MON_NS1_RD" ref="acbfe4414fa174a85a2473fcdcd7b829aa9a6d05752b0cb28ebf57b589251df87d" args="" -->MISCREG_MON_NS1_RD</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="acbfe4414fa174a85a2473fcdcd7b829aaea520d2a66138d5419924c635da57fc4"></a><!-- doxytag: member="MISCREG_MON_NS1_WR" ref="acbfe4414fa174a85a2473fcdcd7b829aaea520d2a66138d5419924c635da57fc4" args="" -->MISCREG_MON_NS1_WR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="acbfe4414fa174a85a2473fcdcd7b829aa5f1ac739249c6d8619e97a9f9e4b99e5"></a><!-- doxytag: member="NUM_MISCREG_INFOS" ref="acbfe4414fa174a85a2473fcdcd7b829aa5f1ac739249c6d8619e97a9f9e4b99e5" args="" -->NUM_MISCREG_INFOS</em>&nbsp;</td><td>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l00679">679</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a5e5caf7b8ca343e256c2ac66262990ca"></a><!-- doxytag: member="ArmISA::OperatingMode" ref="a5e5caf7b8ca343e256c2ac66262990ca" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990ca">ArmISA::OperatingMode</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="a5e5caf7b8ca343e256c2ac66262990caaaa7a1bafeb682721069f072132e90d59"></a><!-- doxytag: member="MODE_EL0T" ref="a5e5caf7b8ca343e256c2ac66262990caaaa7a1bafeb682721069f072132e90d59" args="" -->MODE_EL0T</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a5e5caf7b8ca343e256c2ac66262990caa5fc68351f8134ae978ff8c3d1a8860b5"></a><!-- doxytag: member="MODE_EL1T" ref="a5e5caf7b8ca343e256c2ac66262990caa5fc68351f8134ae978ff8c3d1a8860b5" args="" -->MODE_EL1T</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a5e5caf7b8ca343e256c2ac66262990caa28de6045ec325526e6b101c46115bcf0"></a><!-- doxytag: member="MODE_EL1H" ref="a5e5caf7b8ca343e256c2ac66262990caa28de6045ec325526e6b101c46115bcf0" args="" -->MODE_EL1H</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a5e5caf7b8ca343e256c2ac66262990caa5f8d23b722ebb29fb899be9e033726f0"></a><!-- doxytag: member="MODE_EL2T" ref="a5e5caf7b8ca343e256c2ac66262990caa5f8d23b722ebb29fb899be9e033726f0" args="" -->MODE_EL2T</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a5e5caf7b8ca343e256c2ac66262990caa14db321486ae70478159f1b474897d6d"></a><!-- doxytag: member="MODE_EL2H" ref="a5e5caf7b8ca343e256c2ac66262990caa14db321486ae70478159f1b474897d6d" args="" -->MODE_EL2H</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a5e5caf7b8ca343e256c2ac66262990caa668e9d3bfd96d9e2e2d6ae2b4a5f5a72"></a><!-- doxytag: member="MODE_EL3T" ref="a5e5caf7b8ca343e256c2ac66262990caa668e9d3bfd96d9e2e2d6ae2b4a5f5a72" args="" -->MODE_EL3T</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a5e5caf7b8ca343e256c2ac66262990caa0ad2586bf3231bb4f0a257eb300b989b"></a><!-- doxytag: member="MODE_EL3H" ref="a5e5caf7b8ca343e256c2ac66262990caa0ad2586bf3231bb4f0a257eb300b989b" args="" -->MODE_EL3H</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a5e5caf7b8ca343e256c2ac66262990caad87337169ced79741200c7319ef71811"></a><!-- doxytag: member="MODE_USER" ref="a5e5caf7b8ca343e256c2ac66262990caad87337169ced79741200c7319ef71811" args="" -->MODE_USER</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a5e5caf7b8ca343e256c2ac66262990caa86013c5c3682ecc03deaf42c249be495"></a><!-- doxytag: member="MODE_FIQ" ref="a5e5caf7b8ca343e256c2ac66262990caa86013c5c3682ecc03deaf42c249be495" args="" -->MODE_FIQ</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a5e5caf7b8ca343e256c2ac66262990caa8b093879d9c3d3c53b43dc742fefb20d"></a><!-- doxytag: member="MODE_IRQ" ref="a5e5caf7b8ca343e256c2ac66262990caa8b093879d9c3d3c53b43dc742fefb20d" args="" -->MODE_IRQ</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a5e5caf7b8ca343e256c2ac66262990caa3662f11aa86d9652a2b2f1db80d33525"></a><!-- doxytag: member="MODE_SVC" ref="a5e5caf7b8ca343e256c2ac66262990caa3662f11aa86d9652a2b2f1db80d33525" args="" -->MODE_SVC</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a5e5caf7b8ca343e256c2ac66262990caaedd810eb5d1b0c2632821f8b7abc0fe0"></a><!-- doxytag: member="MODE_MON" ref="a5e5caf7b8ca343e256c2ac66262990caaedd810eb5d1b0c2632821f8b7abc0fe0" args="" -->MODE_MON</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a5e5caf7b8ca343e256c2ac66262990caa30dcc6cd75f082e88b37560c616eb085"></a><!-- doxytag: member="MODE_ABORT" ref="a5e5caf7b8ca343e256c2ac66262990caa30dcc6cd75f082e88b37560c616eb085" args="" -->MODE_ABORT</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a5e5caf7b8ca343e256c2ac66262990caabe7248ed532124da7df4c82944df7225"></a><!-- doxytag: member="MODE_HYP" ref="a5e5caf7b8ca343e256c2ac66262990caabe7248ed532124da7df4c82944df7225" args="" -->MODE_HYP</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a5e5caf7b8ca343e256c2ac66262990caa10cc39a52b92ebf858ea22641d4b8f67"></a><!-- doxytag: member="MODE_UNDEFINED" ref="a5e5caf7b8ca343e256c2ac66262990caa10cc39a52b92ebf858ea22641d4b8f67" args="" -->MODE_UNDEFINED</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a5e5caf7b8ca343e256c2ac66262990caa61076748f70e41542620a98f4e424dc9"></a><!-- doxytag: member="MODE_SYSTEM" ref="a5e5caf7b8ca343e256c2ac66262990caa61076748f70e41542620a98f4e424dc9" args="" -->MODE_SYSTEM</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a5e5caf7b8ca343e256c2ac66262990caa30042e7163d6b8693ae3f0ed6fa86faf"></a><!-- doxytag: member="MODE_MAXMODE" ref="a5e5caf7b8ca343e256c2ac66262990caa30042e7163d6b8693ae3f0ed6fa86faf" args="" -->MODE_MAXMODE</em>&nbsp;</td><td>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00573">573</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a2679a43a1afec327cbbac2e4c258f4ad"></a><!-- doxytag: member="ArmISA::RoundMode" ref="a2679a43a1afec327cbbac2e4c258f4ad" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespaceArmISA.html#a2679a43a1afec327cbbac2e4c258f4ad">ArmISA::RoundMode</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="a2679a43a1afec327cbbac2e4c258f4adad5700dc580865590136fc28dc9340e55"></a><!-- doxytag: member="RND_ZERO" ref="a2679a43a1afec327cbbac2e4c258f4adad5700dc580865590136fc28dc9340e55" args="" -->RND_ZERO</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2679a43a1afec327cbbac2e4c258f4adafe37a25c3bb91e82c15b4b00bb91267c"></a><!-- doxytag: member="RND_DOWN" ref="a2679a43a1afec327cbbac2e4c258f4adafe37a25c3bb91e82c15b4b00bb91267c" args="" -->RND_DOWN</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2679a43a1afec327cbbac2e4c258f4ada3db266fd4ade65e04c7ff2b1a4d86749"></a><!-- doxytag: member="RND_UP" ref="a2679a43a1afec327cbbac2e4c258f4ada3db266fd4ade65e04c7ff2b1a4d86749" args="" -->RND_UP</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2679a43a1afec327cbbac2e4c258f4ada865f8a7552456c1f02beaa031202efa1"></a><!-- doxytag: member="RND_NEAREST" ref="a2679a43a1afec327cbbac2e4c258f4ada865f8a7552456c1f02beaa031202efa1" args="" -->RND_NEAREST</em>&nbsp;</td><td>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00559">559</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a class="anchor" id="ad3418b128d81f0799645ae004435eef8"></a><!-- doxytag: member="ArmISA::translateTable" ref="ad3418b128d81f0799645ae004435eef8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespaceArmISA.html#ad3418b128d81f0799645ae004435eef8">ArmISA::translateTable</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>At the moment there are 57 registers which need to be aliased/ translated with other registers in the <a class="el" href="structArmISA_1_1ISA.html" title="Some registers aliase with others, and therefore need to be translated.">ISA</a>. </p>
<p>This enum helps with that translation. </p>
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="ad3418b128d81f0799645ae004435eef8a8b951aa72a064f839d3cbf0867a1e396"></a><!-- doxytag: member="miscRegTranslateCSSELR_EL1" ref="ad3418b128d81f0799645ae004435eef8a8b951aa72a064f839d3cbf0867a1e396" args="" -->miscRegTranslateCSSELR_EL1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ad3418b128d81f0799645ae004435eef8aad7ee88ba7250867a8a983f3901f25e8"></a><!-- doxytag: member="miscRegTranslateSCTLR_EL1" ref="ad3418b128d81f0799645ae004435eef8aad7ee88ba7250867a8a983f3901f25e8" args="" -->miscRegTranslateSCTLR_EL1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ad3418b128d81f0799645ae004435eef8a5ecd52d95b5f60a570a7405d21611124"></a><!-- doxytag: member="miscRegTranslateSCTLR_EL2" ref="ad3418b128d81f0799645ae004435eef8a5ecd52d95b5f60a570a7405d21611124" args="" -->miscRegTranslateSCTLR_EL2</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ad3418b128d81f0799645ae004435eef8a1d67c75701f67fe32adc36b73191df9f"></a><!-- doxytag: member="miscRegTranslateACTLR_EL1" ref="ad3418b128d81f0799645ae004435eef8a1d67c75701f67fe32adc36b73191df9f" args="" -->miscRegTranslateACTLR_EL1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ad3418b128d81f0799645ae004435eef8a4afc6538874581ba3a47f7f9dfa3e750"></a><!-- doxytag: member="miscRegTranslateACTLR_EL2" ref="ad3418b128d81f0799645ae004435eef8a4afc6538874581ba3a47f7f9dfa3e750" args="" -->miscRegTranslateACTLR_EL2</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ad3418b128d81f0799645ae004435eef8a8b288f153da818582c43bdbb5d82fe23"></a><!-- doxytag: member="miscRegTranslateCPACR_EL1" ref="ad3418b128d81f0799645ae004435eef8a8b288f153da818582c43bdbb5d82fe23" args="" -->miscRegTranslateCPACR_EL1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ad3418b128d81f0799645ae004435eef8a21a77ca87dac184e521e7cf28be1b636"></a><!-- doxytag: member="miscRegTranslateCPTR_EL2" ref="ad3418b128d81f0799645ae004435eef8a21a77ca87dac184e521e7cf28be1b636" args="" -->miscRegTranslateCPTR_EL2</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ad3418b128d81f0799645ae004435eef8a4a06dac128bb75eb0a2b89bdada364c6"></a><!-- doxytag: member="miscRegTranslateHCR_EL2" ref="ad3418b128d81f0799645ae004435eef8a4a06dac128bb75eb0a2b89bdada364c6" args="" -->miscRegTranslateHCR_EL2</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ad3418b128d81f0799645ae004435eef8a3d6fda80fb8e997fc0063e267ca1e376"></a><!-- doxytag: member="miscRegTranslateMDCR_EL2" ref="ad3418b128d81f0799645ae004435eef8a3d6fda80fb8e997fc0063e267ca1e376" args="" -->miscRegTranslateMDCR_EL2</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ad3418b128d81f0799645ae004435eef8aba8e7ab32800c7ae1f5bc92a18dc8898"></a><!-- doxytag: member="miscRegTranslateHSTR_EL2" ref="ad3418b128d81f0799645ae004435eef8aba8e7ab32800c7ae1f5bc92a18dc8898" args="" -->miscRegTranslateHSTR_EL2</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ad3418b128d81f0799645ae004435eef8a925aa86ed23cfc86e887cab9f1024d80"></a><!-- doxytag: member="miscRegTranslateHACR_EL2" ref="ad3418b128d81f0799645ae004435eef8a925aa86ed23cfc86e887cab9f1024d80" args="" -->miscRegTranslateHACR_EL2</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ad3418b128d81f0799645ae004435eef8a3bc3fd5adad65717b238baa94d562455"></a><!-- doxytag: member="miscRegTranslateTTBR0_EL1" ref="ad3418b128d81f0799645ae004435eef8a3bc3fd5adad65717b238baa94d562455" args="" -->miscRegTranslateTTBR0_EL1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ad3418b128d81f0799645ae004435eef8a6f0344dad31709d1dc8b78c6d9be2104"></a><!-- doxytag: member="miscRegTranslateTTBR1_EL1" ref="ad3418b128d81f0799645ae004435eef8a6f0344dad31709d1dc8b78c6d9be2104" args="" -->miscRegTranslateTTBR1_EL1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ad3418b128d81f0799645ae004435eef8a48caee9f54eda88459e79e97323c0bc8"></a><!-- doxytag: member="miscRegTranslateTTBR0_EL2" ref="ad3418b128d81f0799645ae004435eef8a48caee9f54eda88459e79e97323c0bc8" args="" -->miscRegTranslateTTBR0_EL2</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ad3418b128d81f0799645ae004435eef8a113cc28f0fa0067850b8b8e018eba7a8"></a><!-- doxytag: member="miscRegTranslateVTTBR_EL2" ref="ad3418b128d81f0799645ae004435eef8a113cc28f0fa0067850b8b8e018eba7a8" args="" -->miscRegTranslateVTTBR_EL2</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ad3418b128d81f0799645ae004435eef8ae54d449251ea0131114e202bc88242da"></a><!-- doxytag: member="miscRegTranslateTCR_EL1" ref="ad3418b128d81f0799645ae004435eef8ae54d449251ea0131114e202bc88242da" args="" -->miscRegTranslateTCR_EL1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ad3418b128d81f0799645ae004435eef8abea22a164a724f5e77541b1a5f46f7db"></a><!-- doxytag: member="miscRegTranslateTCR_EL2" ref="ad3418b128d81f0799645ae004435eef8abea22a164a724f5e77541b1a5f46f7db" args="" -->miscRegTranslateTCR_EL2</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ad3418b128d81f0799645ae004435eef8a2b63af6f61c02a542fb81a242c9ee220"></a><!-- doxytag: member="miscRegTranslateVTCR_EL2" ref="ad3418b128d81f0799645ae004435eef8a2b63af6f61c02a542fb81a242c9ee220" args="" -->miscRegTranslateVTCR_EL2</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ad3418b128d81f0799645ae004435eef8a36de89b9b70ae8c49922a65f98aba74c"></a><!-- doxytag: member="miscRegTranslateAFSR0_EL1" ref="ad3418b128d81f0799645ae004435eef8a36de89b9b70ae8c49922a65f98aba74c" args="" -->miscRegTranslateAFSR0_EL1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ad3418b128d81f0799645ae004435eef8abff9a2d093a56701fe3ebb21dd111b7c"></a><!-- doxytag: member="miscRegTranslateAFSR1_EL1" ref="ad3418b128d81f0799645ae004435eef8abff9a2d093a56701fe3ebb21dd111b7c" args="" -->miscRegTranslateAFSR1_EL1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ad3418b128d81f0799645ae004435eef8ad1621aab16149adace1290a165579f77"></a><!-- doxytag: member="miscRegTranslateAFSR0_EL2" ref="ad3418b128d81f0799645ae004435eef8ad1621aab16149adace1290a165579f77" args="" -->miscRegTranslateAFSR0_EL2</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ad3418b128d81f0799645ae004435eef8abf054bb8d1417676e0078a486401f01a"></a><!-- doxytag: member="miscRegTranslateAFSR1_EL2" ref="ad3418b128d81f0799645ae004435eef8abf054bb8d1417676e0078a486401f01a" args="" -->miscRegTranslateAFSR1_EL2</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ad3418b128d81f0799645ae004435eef8ab9c8d6e637ed3774c684dcd740498a7e"></a><!-- doxytag: member="miscRegTranslateESR_EL2" ref="ad3418b128d81f0799645ae004435eef8ab9c8d6e637ed3774c684dcd740498a7e" args="" -->miscRegTranslateESR_EL2</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ad3418b128d81f0799645ae004435eef8adfad5f5342372bec20450aa66d2cff94"></a><!-- doxytag: member="miscRegTranslateFAR_EL1" ref="ad3418b128d81f0799645ae004435eef8adfad5f5342372bec20450aa66d2cff94" args="" -->miscRegTranslateFAR_EL1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ad3418b128d81f0799645ae004435eef8aff3b2740ef14dca6ebf8a29a2f7a180f"></a><!-- doxytag: member="miscRegTranslateFAR_EL2" ref="ad3418b128d81f0799645ae004435eef8aff3b2740ef14dca6ebf8a29a2f7a180f" args="" -->miscRegTranslateFAR_EL2</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ad3418b128d81f0799645ae004435eef8a748bb08487e4e349cfc53649d6d53081"></a><!-- doxytag: member="miscRegTranslateHPFAR_EL2" ref="ad3418b128d81f0799645ae004435eef8a748bb08487e4e349cfc53649d6d53081" args="" -->miscRegTranslateHPFAR_EL2</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ad3418b128d81f0799645ae004435eef8a1041b24c121d1cf87d05f4a9625e1dc0"></a><!-- doxytag: member="miscRegTranslatePAR_EL1" ref="ad3418b128d81f0799645ae004435eef8a1041b24c121d1cf87d05f4a9625e1dc0" args="" -->miscRegTranslatePAR_EL1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ad3418b128d81f0799645ae004435eef8a96d8654e1555ee5a9a5e652977a92b57"></a><!-- doxytag: member="miscRegTranslateMAIR_EL1" ref="ad3418b128d81f0799645ae004435eef8a96d8654e1555ee5a9a5e652977a92b57" args="" -->miscRegTranslateMAIR_EL1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ad3418b128d81f0799645ae004435eef8ae9bec1b98d5d39dbe4cf5e78cf43ee21"></a><!-- doxytag: member="miscRegTranslateMAIR_EL2" ref="ad3418b128d81f0799645ae004435eef8ae9bec1b98d5d39dbe4cf5e78cf43ee21" args="" -->miscRegTranslateMAIR_EL2</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ad3418b128d81f0799645ae004435eef8a8fd52f6ac9d65810d2e1a929bbabcf5c"></a><!-- doxytag: member="miscRegTranslateAMAIR_EL1" ref="ad3418b128d81f0799645ae004435eef8a8fd52f6ac9d65810d2e1a929bbabcf5c" args="" -->miscRegTranslateAMAIR_EL1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ad3418b128d81f0799645ae004435eef8a16409b04eb02fe5561a57512e99c6619"></a><!-- doxytag: member="miscRegTranslateVBAR_EL1" ref="ad3418b128d81f0799645ae004435eef8a16409b04eb02fe5561a57512e99c6619" args="" -->miscRegTranslateVBAR_EL1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ad3418b128d81f0799645ae004435eef8a88ae1c51fc6bccb6d40cbd7c49dbd350"></a><!-- doxytag: member="miscRegTranslateVBAR_EL2" ref="ad3418b128d81f0799645ae004435eef8a88ae1c51fc6bccb6d40cbd7c49dbd350" args="" -->miscRegTranslateVBAR_EL2</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ad3418b128d81f0799645ae004435eef8aebbb63ff3422319c9cb97c666f96d82f"></a><!-- doxytag: member="miscRegTranslateCONTEXTIDR_EL1" ref="ad3418b128d81f0799645ae004435eef8aebbb63ff3422319c9cb97c666f96d82f" args="" -->miscRegTranslateCONTEXTIDR_EL1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ad3418b128d81f0799645ae004435eef8a0d454cb732c10912498bc5319bb0be97"></a><!-- doxytag: member="miscRegTranslateTPIDR_EL0" ref="ad3418b128d81f0799645ae004435eef8a0d454cb732c10912498bc5319bb0be97" args="" -->miscRegTranslateTPIDR_EL0</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ad3418b128d81f0799645ae004435eef8ae81346ce5e51a9ce827a2d8c610cceb2"></a><!-- doxytag: member="miscRegTranslateTPIDRRO_EL0" ref="ad3418b128d81f0799645ae004435eef8ae81346ce5e51a9ce827a2d8c610cceb2" args="" -->miscRegTranslateTPIDRRO_EL0</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ad3418b128d81f0799645ae004435eef8af7a9c049d8cb2ea4b983b7ad292008f8"></a><!-- doxytag: member="miscRegTranslateTPIDR_EL1" ref="ad3418b128d81f0799645ae004435eef8af7a9c049d8cb2ea4b983b7ad292008f8" args="" -->miscRegTranslateTPIDR_EL1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ad3418b128d81f0799645ae004435eef8abf97e5879f549f7162ef865c9ac16335"></a><!-- doxytag: member="miscRegTranslateTPIDR_EL2" ref="ad3418b128d81f0799645ae004435eef8abf97e5879f549f7162ef865c9ac16335" args="" -->miscRegTranslateTPIDR_EL2</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ad3418b128d81f0799645ae004435eef8acd9b37d7325947318a320f8374de0137"></a><!-- doxytag: member="miscRegTranslateTEECR32_EL1" ref="ad3418b128d81f0799645ae004435eef8acd9b37d7325947318a320f8374de0137" args="" -->miscRegTranslateTEECR32_EL1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ad3418b128d81f0799645ae004435eef8a9b780566f5c4540840a44296ecc93ec8"></a><!-- doxytag: member="miscRegTranslateCNTFRQ_EL0" ref="ad3418b128d81f0799645ae004435eef8a9b780566f5c4540840a44296ecc93ec8" args="" -->miscRegTranslateCNTFRQ_EL0</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ad3418b128d81f0799645ae004435eef8ad348a2f42d10d28eb6b1d829e8f43b25"></a><!-- doxytag: member="miscRegTranslateCNTPCT_EL0" ref="ad3418b128d81f0799645ae004435eef8ad348a2f42d10d28eb6b1d829e8f43b25" args="" -->miscRegTranslateCNTPCT_EL0</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ad3418b128d81f0799645ae004435eef8a5448d23e8a875cc53983bfbef51c8f6d"></a><!-- doxytag: member="miscRegTranslateCNTVCT_EL0" ref="ad3418b128d81f0799645ae004435eef8a5448d23e8a875cc53983bfbef51c8f6d" args="" -->miscRegTranslateCNTVCT_EL0</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ad3418b128d81f0799645ae004435eef8acf8d1597fd364b0230d319ac26a4665f"></a><!-- doxytag: member="miscRegTranslateCNTVOFF_EL2" ref="ad3418b128d81f0799645ae004435eef8acf8d1597fd364b0230d319ac26a4665f" args="" -->miscRegTranslateCNTVOFF_EL2</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ad3418b128d81f0799645ae004435eef8a3834bb0bfb85a7a6f94817d106c6a854"></a><!-- doxytag: member="miscRegTranslateCNTKCTL_EL1" ref="ad3418b128d81f0799645ae004435eef8a3834bb0bfb85a7a6f94817d106c6a854" args="" -->miscRegTranslateCNTKCTL_EL1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ad3418b128d81f0799645ae004435eef8a81951e1116a729834c9364a068de008f"></a><!-- doxytag: member="miscRegTranslateCNTHCTL_EL2" ref="ad3418b128d81f0799645ae004435eef8a81951e1116a729834c9364a068de008f" args="" -->miscRegTranslateCNTHCTL_EL2</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ad3418b128d81f0799645ae004435eef8aa059d66970c00acb54ebaa6c8338cd79"></a><!-- doxytag: member="miscRegTranslateCNTP_TVAL_EL0" ref="ad3418b128d81f0799645ae004435eef8aa059d66970c00acb54ebaa6c8338cd79" args="" -->miscRegTranslateCNTP_TVAL_EL0</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ad3418b128d81f0799645ae004435eef8a961618b6f58faef9b961b272ebb25717"></a><!-- doxytag: member="miscRegTranslateCNTP_CTL_EL0" ref="ad3418b128d81f0799645ae004435eef8a961618b6f58faef9b961b272ebb25717" args="" -->miscRegTranslateCNTP_CTL_EL0</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ad3418b128d81f0799645ae004435eef8a40bb3d0c2004832feb3c70e71dd21666"></a><!-- doxytag: member="miscRegTranslateCNTP_CVAL_EL0" ref="ad3418b128d81f0799645ae004435eef8a40bb3d0c2004832feb3c70e71dd21666" args="" -->miscRegTranslateCNTP_CVAL_EL0</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ad3418b128d81f0799645ae004435eef8abce548a1b10876d3dab1d681ce97bbb5"></a><!-- doxytag: member="miscRegTranslateCNTV_TVAL_EL0" ref="ad3418b128d81f0799645ae004435eef8abce548a1b10876d3dab1d681ce97bbb5" args="" -->miscRegTranslateCNTV_TVAL_EL0</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ad3418b128d81f0799645ae004435eef8a7b6353bbd10fa8f2bc3758cf9f2ae21c"></a><!-- doxytag: member="miscRegTranslateCNTV_CTL_EL0" ref="ad3418b128d81f0799645ae004435eef8a7b6353bbd10fa8f2bc3758cf9f2ae21c" args="" -->miscRegTranslateCNTV_CTL_EL0</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ad3418b128d81f0799645ae004435eef8aa99fe598a05fd2c324eff416525f8245"></a><!-- doxytag: member="miscRegTranslateCNTV_CVAL_EL0" ref="ad3418b128d81f0799645ae004435eef8aa99fe598a05fd2c324eff416525f8245" args="" -->miscRegTranslateCNTV_CVAL_EL0</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ad3418b128d81f0799645ae004435eef8a70b9a08d1b1408324546905e8fccb3dc"></a><!-- doxytag: member="miscRegTranslateCNTHP_TVAL_EL2" ref="ad3418b128d81f0799645ae004435eef8a70b9a08d1b1408324546905e8fccb3dc" args="" -->miscRegTranslateCNTHP_TVAL_EL2</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ad3418b128d81f0799645ae004435eef8ab380b4880840076308772619fdfe6c96"></a><!-- doxytag: member="miscRegTranslateCNTHP_CTL_EL2" ref="ad3418b128d81f0799645ae004435eef8ab380b4880840076308772619fdfe6c96" args="" -->miscRegTranslateCNTHP_CTL_EL2</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ad3418b128d81f0799645ae004435eef8a9ce4fa6f9225e4d772ae301cf5f7524c"></a><!-- doxytag: member="miscRegTranslateCNTHP_CVAL_EL2" ref="ad3418b128d81f0799645ae004435eef8a9ce4fa6f9225e4d772ae301cf5f7524c" args="" -->miscRegTranslateCNTHP_CVAL_EL2</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ad3418b128d81f0799645ae004435eef8a7606593014b3d9df08760cec95e38aba"></a><!-- doxytag: member="miscRegTranslateDACR32_EL2" ref="ad3418b128d81f0799645ae004435eef8a7606593014b3d9df08760cec95e38aba" args="" -->miscRegTranslateDACR32_EL2</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ad3418b128d81f0799645ae004435eef8ac2800ca6177736909a79a5a15c29162d"></a><!-- doxytag: member="miscRegTranslateIFSR32_EL2" ref="ad3418b128d81f0799645ae004435eef8ac2800ca6177736909a79a5a15c29162d" args="" -->miscRegTranslateIFSR32_EL2</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ad3418b128d81f0799645ae004435eef8a451fdf99591b09ec4772d411c8dddfe0"></a><!-- doxytag: member="miscRegTranslateTEEHBR32_EL1" ref="ad3418b128d81f0799645ae004435eef8a451fdf99591b09ec4772d411c8dddfe0" args="" -->miscRegTranslateTEEHBR32_EL1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ad3418b128d81f0799645ae004435eef8afaaff415771e36f6bd3a85a1272dd97b"></a><!-- doxytag: member="miscRegTranslateSDER32_EL3" ref="ad3418b128d81f0799645ae004435eef8afaaff415771e36f6bd3a85a1272dd97b" args="" -->miscRegTranslateSDER32_EL3</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ad3418b128d81f0799645ae004435eef8a0406eeca96d67444d889e3f2fff862a7"></a><!-- doxytag: member="miscRegTranslateMax" ref="ad3418b128d81f0799645ae004435eef8a0406eeca96d67444d889e3f2fff862a7" args="" -->miscRegTranslateMax</em>&nbsp;</td><td>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="arm_2isa_8hh_source.html#l00068">68</a> of file <a class="el" href="arm_2isa_8hh_source.html">isa.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a7144dcba1336f514c5b9cce66fd4b318"></a><!-- doxytag: member="ArmISA::VfpMicroMode" ref="a7144dcba1336f514c5b9cce66fd4b318" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespaceArmISA.html#a7144dcba1336f514c5b9cce66fd4b318">ArmISA::VfpMicroMode</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="a7144dcba1336f514c5b9cce66fd4b318a6858431a39d090d300b6be13c457ebae"></a><!-- doxytag: member="VfpNotAMicroop" ref="a7144dcba1336f514c5b9cce66fd4b318a6858431a39d090d300b6be13c457ebae" args="" -->VfpNotAMicroop</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a7144dcba1336f514c5b9cce66fd4b318a7135a1b0fda35baa3d1502cb718885c7"></a><!-- doxytag: member="VfpMicroop" ref="a7144dcba1336f514c5b9cce66fd4b318a7135a1b0fda35baa3d1502cb718885c7" args="" -->VfpMicroop</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a7144dcba1336f514c5b9cce66fd4b318abcacc884ebc5d4243f613d40a93eb843"></a><!-- doxytag: member="VfpFirstMicroop" ref="a7144dcba1336f514c5b9cce66fd4b318abcacc884ebc5d4243f613d40a93eb843" args="" -->VfpFirstMicroop</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a7144dcba1336f514c5b9cce66fd4b318a91d7f9fa6a9e0d853791a3eabfcf471c"></a><!-- doxytag: member="VfpLastMicroop" ref="a7144dcba1336f514c5b9cce66fd4b318a91d7f9fa6a9e0d853791a3eabfcf471c" args="" -->VfpLastMicroop</em>&nbsp;</td><td>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="vfp_8hh_source.html#l00053">53</a> of file <a class="el" href="vfp_8hh_source.html">vfp.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a6c875ad90a1fb8c2d1a1150f874244ef"></a><!-- doxytag: member="ArmISA::VfpRoundingMode" ref="a6c875ad90a1fb8c2d1a1150f874244ef" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespaceArmISA.html#a6c875ad90a1fb8c2d1a1150f874244ef">ArmISA::VfpRoundingMode</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="a6c875ad90a1fb8c2d1a1150f874244efa0c9b4030ac762edcbe7af419a85e8a4b"></a><!-- doxytag: member="VfpRoundNearest" ref="a6c875ad90a1fb8c2d1a1150f874244efa0c9b4030ac762edcbe7af419a85e8a4b" args="" -->VfpRoundNearest</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a6c875ad90a1fb8c2d1a1150f874244efa9df7c56206ed014eab29454ccd017516"></a><!-- doxytag: member="VfpRoundUpward" ref="a6c875ad90a1fb8c2d1a1150f874244efa9df7c56206ed014eab29454ccd017516" args="" -->VfpRoundUpward</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a6c875ad90a1fb8c2d1a1150f874244efab55b454c67a9b85612e5b923e0283471"></a><!-- doxytag: member="VfpRoundDown" ref="a6c875ad90a1fb8c2d1a1150f874244efab55b454c67a9b85612e5b923e0283471" args="" -->VfpRoundDown</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a6c875ad90a1fb8c2d1a1150f874244efa0f0dc9dd6aa221282eb2d2a150bb0cf4"></a><!-- doxytag: member="VfpRoundZero" ref="a6c875ad90a1fb8c2d1a1150f874244efa0f0dc9dd6aa221282eb2d2a150bb0cf4" args="" -->VfpRoundZero</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a6c875ad90a1fb8c2d1a1150f874244efa489294c4b00d4da069965210ae7c4c0c"></a><!-- doxytag: member="VfpRoundAway" ref="a6c875ad90a1fb8c2d1a1150f874244efa489294c4b00d4da069965210ae7c4c0c" args="" -->VfpRoundAway</em>&nbsp;</td><td>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="vfp_8hh_source.html#l00102">102</a> of file <a class="el" href="vfp_8hh_source.html">vfp.hh</a>.</p>

</div>
</div>
<hr/><h2>Function Documentation</h2>
<a class="anchor" id="a76c990bcb3826d0f4322c96b8be3370d"></a><!-- doxytag: member="ArmISA::aarch64SysRegReadOnly" ref="a76c990bcb3826d0f4322c96b8be3370d" args="(MiscRegIndex miscReg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool ArmISA::aarch64SysRegReadOnly </td>
          <td>(</td>
          <td class="paramtype">MiscRegIndex&nbsp;</td>
          <td class="paramname"> <em>miscReg</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aede6956d6ef94b5e0dd0158758984dd7"></a><!-- doxytag: member="ArmISA::add128" ref="aede6956d6ef94b5e0dd0158758984dd7" args="(uint64_t *x0, uint64_t *x1, uint64_t a0, uint64_t a1, uint64_t b0, uint64_t b1)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static void ArmISA::add128 </td>
          <td>(</td>
          <td class="paramtype">uint64_t *&nbsp;</td>
          <td class="paramname"> <em>x0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t *&nbsp;</td>
          <td class="paramname"> <em>x1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>a0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>a1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>b0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>b1</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="fplib_8cc_source.html#l00159">159</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p>Referenced by <a class="el" href="fplib_8cc_source.html#l01172">fp64_muladd()</a>.</p>

</div>
</div>
<a class="anchor" id="aea2dba739c66ca577044be29b03d4aae"></a><!-- doxytag: member="ArmISA::advancePC" ref="aea2dba739c66ca577044be29b03d4aae" args="(PCState &amp;pc, const StaticInstPtr &amp;inst)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ArmISA::advancePC </td>
          <td>(</td>
          <td class="paramtype">PCState &amp;&nbsp;</td>
          <td class="paramname"> <em>pc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classRefCountingPtr.html">StaticInstPtr</a> &amp;&nbsp;</td>
          <td class="paramname"> <em>inst</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2utility_8hh_source.html#l00284">284</a> of file <a class="el" href="arm_2utility_8hh_source.html">utility.hh</a>.</p>

</div>
</div>
<a class="anchor" id="ac753a7ae3018771649a66cbd269008fe"></a><!-- doxytag: member="ArmISA::badMode" ref="ac753a7ae3018771649a66cbd269008fe" args="(OperatingMode mode)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static bool ArmISA::badMode </td>
          <td>(</td>
          <td class="paramtype">OperatingMode&nbsp;</td>
          <td class="paramname"> <em>mode</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00696">696</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

<p>References <a class="el" href="arch_2arm_2types_8hh_source.html#l00586">MODE_ABORT</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00574">MODE_EL0T</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00576">MODE_EL1H</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00575">MODE_EL1T</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00578">MODE_EL2H</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00577">MODE_EL2T</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00580">MODE_EL3H</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00579">MODE_EL3T</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00582">MODE_FIQ</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00587">MODE_HYP</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00583">MODE_IRQ</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00585">MODE_MON</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00584">MODE_SVC</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00589">MODE_SYSTEM</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00588">MODE_UNDEFINED</a>, and <a class="el" href="arch_2arm_2types_8hh_source.html#l00581">MODE_USER</a>.</p>

<p>Referenced by <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html#l00194">ArmISA::ArmStaticInst::cpsrWriteByInstr()</a>.</p>

</div>
</div>
<a class="anchor" id="a574f1acd8db0b6b71da5aad0865de915"></a><!-- doxytag: member="ArmISA::badMode32" ref="a574f1acd8db0b6b71da5aad0865de915" args="(OperatingMode mode)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static bool ArmISA::badMode32 </td>
          <td>(</td>
          <td class="paramtype">OperatingMode&nbsp;</td>
          <td class="paramname"> <em>mode</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00723">723</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

<p>References <a class="el" href="arch_2arm_2types_8hh_source.html#l00586">MODE_ABORT</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00582">MODE_FIQ</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00587">MODE_HYP</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00583">MODE_IRQ</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00585">MODE_MON</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00584">MODE_SVC</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00589">MODE_SYSTEM</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00588">MODE_UNDEFINED</a>, and <a class="el" href="arch_2arm_2types_8hh_source.html#l00581">MODE_USER</a>.</p>

</div>
</div>
<a class="anchor" id="a445c1280ad9dbdc9e7b9796c47dcd13b"></a><!-- doxytag: member="ArmISA::bitsToFp" ref="a445c1280ad9dbdc9e7b9796c47dcd13b" args="(uint64_t, double)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static double ArmISA::bitsToFp </td>
          <td>(</td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>bits</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">double&nbsp;</td>
          <td class="paramname"> <em>junk</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="vfp_8hh_source.html#l00192">192</a> of file <a class="el" href="vfp_8hh_source.html">vfp.hh</a>.</p>

<p>References <a class="el" href="pra__constants_8hh_source.html#l00246">MipsISA::fp</a>, and <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00761">X86ISA::val</a>.</p>

</div>
</div>
<a class="anchor" id="aceb639ae873d192ed0a1adfeedb88d42"></a><!-- doxytag: member="ArmISA::bitsToFp" ref="aceb639ae873d192ed0a1adfeedb88d42" args="(uint64_t, float)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static float ArmISA::bitsToFp </td>
          <td>(</td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>bits</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">float&nbsp;</td>
          <td class="paramname"> <em>junk</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="vfp_8hh_source.html#l00180">180</a> of file <a class="el" href="vfp_8hh_source.html">vfp.hh</a>.</p>

<p>References <a class="el" href="pra__constants_8hh_source.html#l00246">MipsISA::fp</a>, and <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00761">X86ISA::val</a>.</p>

<p>Referenced by <a class="el" href="vfp_8cc_source.html#l01003">ArmISA::FpOp::binaryOp()</a>, <a class="el" href="vfp_8hh_source.html#l00809">ArmISA::FpOp::dbl()</a>, <a class="el" href="vfp_8cc_source.html#l00206">fixDest()</a>, <a class="el" href="vfp_8cc_source.html#l00277">fixDivDest()</a>, <a class="el" href="vfp_8hh_source.html#l00118">flushToZero()</a>, <a class="el" href="vfp_8hh_source.html#l00586">fpMulAdd()</a>, <a class="el" href="vfp_8hh_source.html#l00239">makeDouble()</a>, <a class="el" href="vfp_8cc_source.html#l00881">ArmISA::FpOp::processNans()</a>, <a class="el" href="vfp_8cc_source.html#l00925">ArmISA::FpOp::ternaryOp()</a>, and <a class="el" href="vfp_8cc_source.html#l01074">ArmISA::FpOp::unaryOp()</a>.</p>

</div>
</div>
<a class="anchor" id="a36c3fdf294c433d6787237236370c946"></a><!-- doxytag: member="ArmISA::BitUnion32" ref="a36c3fdf294c433d6787237236370c946" args="(FPEXC) Bitfield&lt; 31 &gt; ex" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ArmISA::BitUnion32 </td>
          <td>(</td>
          <td class="paramtype">FPEXC&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a21dd0b0eb60d2184ca00a5431505b9d7"></a><!-- doxytag: member="ArmISA::BitUnion32" ref="a21dd0b0eb60d2184ca00a5431505b9d7" args="(HDCR) Bitfield&lt; 11 &gt; tdra" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ArmISA::BitUnion32 </td>
          <td>(</td>
          <td class="paramtype">HDCR&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a34b7283592d851f9ab2edabde0dd27ea"></a><!-- doxytag: member="ArmISA::BitUnion32" ref="a34b7283592d851f9ab2edabde0dd27ea" args="(CPSR) Bitfield&lt; 31" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ArmISA::BitUnion32 </td>
          <td>(</td>
          <td class="paramtype">CPSR&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a36638228058bc2f783ba5fda95fe9005"></a><!-- doxytag: member="ArmISA::BitUnion8" ref="a36638228058bc2f783ba5fda95fe9005" args="(OperatingMode64) Bitfield&lt; 0 &gt; spX" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ArmISA::BitUnion8 </td>
          <td>(</td>
          <td class="paramtype">OperatingMode64&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a8d22f8d86837d09931b821de285dc6ea"></a><!-- doxytag: member="ArmISA::BitUnion8" ref="a8d22f8d86837d09931b821de285dc6ea" args="(ITSTATE) Bitfield&lt;7" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ArmISA::BitUnion8 </td>
          <td>(</td>
          <td class="paramtype">ITSTATE&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a0e2815b0803df8ce2136b60016c753e7"></a><!-- doxytag: member="ArmISA::buildRetPC" ref="a0e2815b0803df8ce2136b60016c753e7" args="(const PCState &amp;curPC, const PCState &amp;callPC)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PCState ArmISA::buildRetPC </td>
          <td>(</td>
          <td class="paramtype">const PCState &amp;&nbsp;</td>
          <td class="paramname"> <em>curPC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const PCState &amp;&nbsp;</td>
          <td class="paramname"> <em>callPC</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2utility_8hh_source.html#l00062">62</a> of file <a class="el" href="arm_2utility_8hh_source.html">utility.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a57182d9292f190aca26f1af6496ef3e4"></a><!-- doxytag: member="ArmISA::canReadAArch64SysReg" ref="a57182d9292f190aca26f1af6496ef3e4" args="(MiscRegIndex reg, SCR scr, CPSR cpsr, ThreadContext *tc)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool ArmISA::canReadAArch64SysReg </td>
          <td>(</td>
          <td class="paramtype">MiscRegIndex&nbsp;</td>
          <td class="paramname"> <em>reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">SCR&nbsp;</td>
          <td class="paramname"> <em>scr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">CPSR&nbsp;</td>
          <td class="paramname"> <em>cpsr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="af955a81fde83bdbd5fb06ebf8d7fd611"></a><!-- doxytag: member="ArmISA::canReadCoprocReg" ref="af955a81fde83bdbd5fb06ebf8d7fd611" args="(MiscRegIndex reg, SCR scr, CPSR cpsr, ThreadContext *tc)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool ArmISA::canReadCoprocReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919c">MiscRegIndex</a>&nbsp;</td>
          <td class="paramname"> <em>reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">SCR&nbsp;</td>
          <td class="paramname"> <em>scr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">CPSR&nbsp;</td>
          <td class="paramname"> <em>cpsr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="miscregs_8cc_source.html#l01970">1970</a> of file <a class="el" href="miscregs_8cc_source.html">miscregs.cc</a>.</p>

<p>References <a class="el" href="arm_2miscregs_8hh_source.html#l00688">MISCREG_BANKED</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00707">MISCREG_HYP_RD</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00710">MISCREG_MON_NS0_RD</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00713">MISCREG_MON_NS1_RD</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00702">MISCREG_PRI_NS_RD</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00704">MISCREG_PRI_S_RD</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00697">MISCREG_USR_NS_RD</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00699">MISCREG_USR_S_RD</a>, <a class="el" href="miscregs_8cc_source.html#l00128">miscRegInfo</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00586">MODE_ABORT</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00582">MODE_FIQ</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00587">MODE_HYP</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00583">MODE_IRQ</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00585">MODE_MON</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00584">MODE_SVC</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00589">MODE_SYSTEM</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00588">MODE_UNDEFINED</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00581">MODE_USER</a>, and <a class="el" href="base_2misc_8hh_source.html#l00104">panic</a>.</p>

</div>
</div>
<a class="anchor" id="aedd26882022959246730ea24d1d4b35c"></a><!-- doxytag: member="ArmISA::canWriteAArch64SysReg" ref="aedd26882022959246730ea24d1d4b35c" args="(MiscRegIndex reg, SCR scr, CPSR cpsr, ThreadContext *tc)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool ArmISA::canWriteAArch64SysReg </td>
          <td>(</td>
          <td class="paramtype">MiscRegIndex&nbsp;</td>
          <td class="paramname"> <em>reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">SCR&nbsp;</td>
          <td class="paramname"> <em>scr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">CPSR&nbsp;</td>
          <td class="paramname"> <em>cpsr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ae96329c4f7b149853ea682ad81dd46f9"></a><!-- doxytag: member="ArmISA::canWriteCoprocReg" ref="ae96329c4f7b149853ea682ad81dd46f9" args="(MiscRegIndex reg, SCR scr, CPSR cpsr, ThreadContext *tc)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool ArmISA::canWriteCoprocReg </td>
          <td>(</td>
          <td class="paramtype">MiscRegIndex&nbsp;</td>
          <td class="paramname"> <em>reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">SCR&nbsp;</td>
          <td class="paramname"> <em>scr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">CPSR&nbsp;</td>
          <td class="paramname"> <em>cpsr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a43ce4bbd1e046d6a63b9278cb0a94114"></a><!-- doxytag: member="ArmISA::cmp128" ref="a43ce4bbd1e046d6a63b9278cb0a94114" args="(uint64_t a0, uint64_t a1, uint64_t b0, uint64_t b1)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static int ArmISA::cmp128 </td>
          <td>(</td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>a0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>a1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>b0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>b1</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="fplib_8cc_source.html#l00175">175</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p>Referenced by <a class="el" href="fplib_8cc_source.html#l01303">fp64_div()</a>, <a class="el" href="fplib_8cc_source.html#l01172">fp64_muladd()</a>, and <a class="el" href="fplib_8cc_source.html#l01437">fp64_sqrt()</a>.</p>

</div>
</div>
<a class="anchor" id="a515eb33a0f75168399abe82a660c1de8"></a><!-- doxytag: member="ArmISA::copyMiscRegs" ref="a515eb33a0f75168399abe82a660c1de8" args="(ThreadContext *src, ThreadContext *dest)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static void ArmISA::copyMiscRegs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>src</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>dest</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2utility_8hh_source.html#l00113">113</a> of file <a class="el" href="arm_2utility_8hh_source.html">utility.hh</a>.</p>

<p>References <a class="el" href="base_2misc_8hh_source.html#l00104">panic</a>.</p>

</div>
</div>
<a class="anchor" id="a704e27d64f779615b5ec5141b94b2711"></a><!-- doxytag: member="ArmISA::copyRegs" ref="a704e27d64f779615b5ec5141b94b2711" args="(ThreadContext *src, ThreadContext *dest)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ArmISA::copyRegs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>src</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>dest</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a7d0efb0cabf7164c98bf8eddda31c1a8"></a><!-- doxytag: member="ArmISA::currEL" ref="a7d0efb0cabf7164c98bf8eddda31c1a8" args="(ThreadContext *tc)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98d">ExceptionLevel</a> ArmISA::currEL </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2utility_8hh_source.html#l00154">154</a> of file <a class="el" href="arm_2utility_8hh_source.html">utility.hh</a>.</p>

<p>References <a class="el" href="arm_2miscregs_8hh_source.html#l01848">cpsr</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00057">MISCREG_CPSR</a>, and <a class="el" href="classThreadContext.html#a49de25575586f1e9bb3c72c2c4178c72">ThreadContext::readMiscReg()</a>.</p>

<p>Referenced by <a class="el" href="table__walker_8cc_source.html#l00355">ArmISA::TableWalker::processWalkWrapper()</a>, and <a class="el" href="table__walker_8cc_source.html#l00189">ArmISA::TableWalker::walk()</a>.</p>

</div>
</div>
<a class="anchor" id="a89bff2ee523d372c456087b77df1a43b"></a><!-- doxytag: member="ArmISA::currOpMode" ref="a89bff2ee523d372c456087b77df1a43b" args="(ThreadContext *tc)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990ca">OperatingMode</a> ArmISA::currOpMode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2utility_8hh_source.html#l00147">147</a> of file <a class="el" href="arm_2utility_8hh_source.html">utility.hh</a>.</p>

<p>References <a class="el" href="arm_2miscregs_8hh_source.html#l01848">cpsr</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00057">MISCREG_CPSR</a>, and <a class="el" href="classThreadContext.html#a49de25575586f1e9bb3c72c2c4178c72">ThreadContext::readMiscReg()</a>.</p>

<p>Referenced by <a class="el" href="table__walker_8cc_source.html#l00189">ArmISA::TableWalker::walk()</a>.</p>

</div>
</div>
<a class="anchor" id="aa997a57492cbf2204c7b0ec435873edb"></a><!-- doxytag: member="ArmISA::decodeAArch64SysReg" ref="aa997a57492cbf2204c7b0ec435873edb" args="(unsigned op0, unsigned op1, unsigned crn, unsigned crm, unsigned op2)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919c">MiscRegIndex</a> ArmISA::decodeAArch64SysReg </td>
          <td>(</td>
          <td class="paramtype">unsigned&nbsp;</td>
          <td class="paramname"> <em>op0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&nbsp;</td>
          <td class="paramname"> <em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&nbsp;</td>
          <td class="paramname"> <em>crn</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&nbsp;</td>
          <td class="paramname"> <em>crm</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&nbsp;</td>
          <td class="paramname"> <em>op2</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Referenced by <a class="el" href="armv8__cpu_8cc_source.html#l00126">ArmV8KvmCPU::dump()</a>, and <a class="el" href="armv8__cpu_8cc_source.html#l00283">ArmV8KvmCPU::getSysRegMap()</a>.</p>

</div>
</div>
<a class="anchor" id="a7a239826ec4c8da295489b6c287eb5c7"></a><!-- doxytag: member="ArmISA::decodeCP14Reg" ref="a7a239826ec4c8da295489b6c287eb5c7" args="(unsigned crn, unsigned opc1, unsigned crm, unsigned opc2)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919c">MiscRegIndex</a> ArmISA::decodeCP14Reg </td>
          <td>(</td>
          <td class="paramtype">unsigned&nbsp;</td>
          <td class="paramname"> <em>crn</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&nbsp;</td>
          <td class="paramname"> <em>opc1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&nbsp;</td>
          <td class="paramname"> <em>crm</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&nbsp;</td>
          <td class="paramname"> <em>opc2</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Referenced by <a class="el" href="arm__cpu_8cc_source.html#l00376">ArmKvmCPU::decodeCoProcReg()</a>.</p>

</div>
</div>
<a class="anchor" id="a5e6d4f525dbe24bd1bc07c6861b9eb5f"></a><!-- doxytag: member="ArmISA::decodeCP15Reg" ref="a5e6d4f525dbe24bd1bc07c6861b9eb5f" args="(unsigned crn, unsigned opc1, unsigned crm, unsigned opc2)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919c">MiscRegIndex</a> ArmISA::decodeCP15Reg </td>
          <td>(</td>
          <td class="paramtype">unsigned&nbsp;</td>
          <td class="paramname"> <em>crn</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&nbsp;</td>
          <td class="paramname"> <em>opc1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&nbsp;</td>
          <td class="paramname"> <em>crm</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&nbsp;</td>
          <td class="paramname"> <em>opc2</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Referenced by <a class="el" href="arm__cpu_8cc_source.html#l00376">ArmKvmCPU::decodeCoProcReg()</a>.</p>

</div>
</div>
<a class="anchor" id="a86d5561ce7cd036495d45a96f0d59639"></a><!-- doxytag: member="ArmISA::decodeCP15Reg64" ref="a86d5561ce7cd036495d45a96f0d59639" args="(unsigned crm, unsigned opc1)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919c">MiscRegIndex</a> ArmISA::decodeCP15Reg64 </td>
          <td>(</td>
          <td class="paramtype">unsigned&nbsp;</td>
          <td class="paramname"> <em>crm</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&nbsp;</td>
          <td class="paramname"> <em>opc1</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a1b1e3eb6c94c999f4a770af53577cd65"></a><!-- doxytag: member="ArmISA::decodeMrsMsrBankedIntRegIndex" ref="a1b1e3eb6c94c999f4a770af53577cd65" args="(uint8_t sysM, bool r)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static int ArmISA::decodeMrsMsrBankedIntRegIndex </td>
          <td>(</td>
          <td class="paramtype">uint8_t&nbsp;</td>
          <td class="paramname"> <em>sysM</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>r</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2utility_8hh_source.html#l00308">308</a> of file <a class="el" href="arm_2utility_8hh_source.html">utility.hh</a>.</p>

<p>References <a class="el" href="namespaceArmISA.html#a48a1577b2026e48e360623cc68617f80">decodeMrsMsrBankedReg()</a>, and <a class="el" href="intregs_8hh_source.html#l00118">INTREG_DUMMY</a>.</p>

</div>
</div>
<a class="anchor" id="a48a1577b2026e48e360623cc68617f80"></a><!-- doxytag: member="ArmISA::decodeMrsMsrBankedReg" ref="a48a1577b2026e48e360623cc68617f80" args="(uint8_t sysM, bool r, bool &amp;isIntReg, int &amp;regIdx, CPSR cpsr, SCR scr, NSACR nsacr, bool checkSecurity)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool ArmISA::decodeMrsMsrBankedReg </td>
          <td>(</td>
          <td class="paramtype">uint8_t&nbsp;</td>
          <td class="paramname"> <em>sysM</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>r</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool &amp;&nbsp;</td>
          <td class="paramname"> <em>isIntReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int &amp;&nbsp;</td>
          <td class="paramname"> <em>regIdx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">CPSR&nbsp;</td>
          <td class="paramname"> <em>cpsr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">SCR&nbsp;</td>
          <td class="paramname"> <em>scr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">NSACR&nbsp;</td>
          <td class="paramname"> <em>nsacr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>checkSecurity</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Referenced by <a class="el" href="arm_2utility_8hh_source.html#l00308">decodeMrsMsrBankedIntRegIndex()</a>.</p>

</div>
</div>
<a class="anchor" id="a04b1f3d49e59abbe94e52e84ceffcf06"></a><!-- doxytag: member="ArmISA::decodePhysAddrRange64" ref="a04b1f3d49e59abbe94e52e84ceffcf06" args="(uint8_t pa_enc)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int ArmISA::decodePhysAddrRange64 </td>
          <td>(</td>
          <td class="paramtype">uint8_t&nbsp;</td>
          <td class="paramname"> <em>pa_enc</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Returns the n. </p>
<p>of PA bits corresponding to the specified encoding. </p>

<p>Referenced by <a class="el" href="table__walker_8cc_source.html#l00734">ArmISA::TableWalker::processWalkAArch64()</a>.</p>

</div>
</div>
<a class="anchor" id="af131e4106f967b76540fcbdd084da71b"></a><!-- doxytag: member="ArmISA::ELIs64" ref="af131e4106f967b76540fcbdd084da71b" args="(ThreadContext *tc, ExceptionLevel el)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool ArmISA::ELIs64 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98d">ExceptionLevel</a>&nbsp;</td>
          <td class="paramname"> <em>el</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Referenced by <a class="el" href="arch_2arm_2faults_8cc_source.html#l00429">ArmISA::ArmFault::invoke()</a>.</p>

</div>
</div>
<a class="anchor" id="a74e39019e6d3d3cc122fc34d99503141"></a><!-- doxytag: member="ArmISA::encodePhysAddrRange64" ref="a74e39019e6d3d3cc122fc34d99503141" args="(int pa_size)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t ArmISA::encodePhysAddrRange64 </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>pa_size</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Returns the encoding corresponding to the specified n. </p>
<p>of PA bits. </p>

</div>
</div>
<a class="anchor" id="ab3d1fca016cabbd197ed33355167bc1b"></a><!-- doxytag: member="ArmISA::EndBitUnion" ref="ab3d1fca016cabbd197ed33355167bc1b" args="(OperatingMode64) static bool inline opModeIs64(OperatingMode mode)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ArmISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">OperatingMode64&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00645">645</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a26d1e8dd426431157c92b38071bbc3e9"></a><!-- doxytag: member="ArmISA::EndBitUnion" ref="a26d1e8dd426431157c92b38071bbc3e9" args="(ExtMachInst) class PCState" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ArmISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">ExtMachInst&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00209">209</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

<p>References <a class="el" href="arch_2arm_2types_8hh_source.html#l00087">aarch64</a>, <a class="el" href="bitfield_8hh_source.html#l00055">bits()</a>, <a class="el" href="base_2trace_8hh_source.html#l00211">DPRINTF</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00076">itstate</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00065">mask</a>, <a class="el" href="refcnt_8hh_source.html#l00215">operator!=()</a>, <a class="el" href="arch_2x86_2types_8hh_source.html#l00206">X86ISA::operator==()</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00795">X86ISA::os</a>, <a class="el" href="pra__constants_8hh_source.html#l00242">MipsISA::pc</a>, <a class="el" href="bitfield_8hh_source.html#l00133">replaceBits()</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l01736">s</a>, <a class="el" href="thread__context_8cc_source.html#l00107">serialize()</a>, <a class="el" href="serialize_8hh_source.html#l00142">SERIALIZE_SCALAR</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00085">thumb</a>, <a class="el" href="thread__context_8cc_source.html#l00136">unserialize()</a>, <a class="el" href="serialize_8hh_source.html#l00144">UNSERIALIZE_SCALAR</a>, and <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00761">X86ISA::val</a>.</p>

</div>
</div>
<a class="anchor" id="acc4caeebf1448a486f3606b1f30d5038"></a><!-- doxytag: member="ArmISA::EndBitUnion" ref="acc4caeebf1448a486f3606b1f30d5038" args="(ITSTATE) BitUnion64(ExtMachInst) Bitfield&lt; 63" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ArmISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">ITSTATE&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a1cf76e328311605ff42b23e309741864"></a><!-- doxytag: member="ArmISA::EndBitUnion" ref="a1cf76e328311605ff42b23e309741864" args="(CPTR) bool canReadCoprocReg(MiscRegIndex reg" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ArmISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">CPTR&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a64622fb5c4eb20a958d7ae4f4278e77a"></a><!-- doxytag: member="ArmISA::EndBitUnion" ref="a64622fb5c4eb20a958d7ae4f4278e77a" args="(ESR) BitUnion32(CPTR) Bitfield&lt; 31 &gt; tcpac" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ArmISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">ESR&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a3c06d6bc35bdac0fbd0e84fe6ccb89e1"></a><!-- doxytag: member="ArmISA::EndBitUnion" ref="a3c06d6bc35bdac0fbd0e84fe6ccb89e1" args="(PAR) BitUnion32(ESR) Bitfield&lt; 31" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ArmISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">PAR&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a9ac38e4e19b3a4b329b4a932f26e2e80"></a><!-- doxytag: member="ArmISA::EndBitUnion" ref="a9ac38e4e19b3a4b329b4a932f26e2e80" args="(PMSELR) BitUnion64(PAR) Bitfield&lt; 63" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ArmISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">PMSELR&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a6c853d07ef34ab3a6d9c93960f1fe8dc"></a><!-- doxytag: member="ArmISA::EndBitUnion" ref="a6c853d07ef34ab3a6d9c93960f1fe8dc" args="(CTR) BitUnion32(PMSELR) Bitfield&lt;4" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ArmISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">CTR&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a8323eeba8649b76b067550bd064b1b66"></a><!-- doxytag: member="ArmISA::EndBitUnion" ref="a8323eeba8649b76b067550bd064b1b66" args="(L2CTLR) BitUnion32(CTR) Bitfield&lt;3" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ArmISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">L2CTLR&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a17dea589f7193542435c779f086c3aeb"></a><!-- doxytag: member="ArmISA::EndBitUnion" ref="a17dea589f7193542435c779f086c3aeb" args="(CONTEXTIDR) BitUnion32(L2CTLR) Bitfield&lt;2" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ArmISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">CONTEXTIDR&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a4a682fe9946455390291a57d880494b8"></a><!-- doxytag: member="ArmISA::EndBitUnion" ref="a4a682fe9946455390291a57d880494b8" args="(NMRR) BitUnion32(CONTEXTIDR) Bitfield&lt;7" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ArmISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">NMRR&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a20bc68fb524ee4dd8c8c81335a79dc1f"></a><!-- doxytag: member="ArmISA::EndBitUnion" ref="a20bc68fb524ee4dd8c8c81335a79dc1f" args="(PRRR) BitUnion32(NMRR) Bitfield&lt;1" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ArmISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">PRRR&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a47e12d424b562f8a1052a006df692308"></a><!-- doxytag: member="ArmISA::EndBitUnion" ref="a47e12d424b562f8a1052a006df692308" args="(VTCR_t) BitUnion32(PRRR) Bitfield&lt;1" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ArmISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">VTCR_t&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ae7e5181ed52badae308aec1d61654b69"></a><!-- doxytag: member="ArmISA::EndBitUnion" ref="ae7e5181ed52badae308aec1d61654b69" args="(HTCR) BitUnion32(VTCR_t) Bitfield&lt;3" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ArmISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">HTCR&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aa17af79aee0d8771411c6c246c3c09f2"></a><!-- doxytag: member="ArmISA::EndBitUnion" ref="aa17af79aee0d8771411c6c246c3c09f2" args="(TCR) BitUnion32(HTCR) Bitfield&lt;2" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ArmISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">TCR&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ab380e7ed1bc9ba07ff675a6a578ce981"></a><!-- doxytag: member="ArmISA::EndBitUnion" ref="ab380e7ed1bc9ba07ff675a6a578ce981" args="(TTBCR) BitUnion64(TCR) Bitfield&lt;5" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ArmISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">TTBCR&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a9012e5eacb952480b12545631eff3210"></a><!-- doxytag: member="ArmISA::EndBitUnion" ref="a9012e5eacb952480b12545631eff3210" args="(MVFR1) BitUnion64(TTBCR) Bitfield&lt;2" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ArmISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">MVFR1&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a0a27564bcd95fcac0bbc3d9e117a1bad"></a><!-- doxytag: member="ArmISA::EndBitUnion" ref="a0a27564bcd95fcac0bbc3d9e117a1bad" args="(MVFR0) BitUnion32(MVFR1) Bitfield&lt;3" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ArmISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">MVFR0&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a465d31436d8ae77cfa4dfa5f36be8658"></a><!-- doxytag: member="ArmISA::EndBitUnion" ref="a465d31436d8ae77cfa4dfa5f36be8658" args="(FPEXC) BitUnion32(MVFR0) Bitfield&lt;3" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ArmISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">FPEXC&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a68a2c0b11bafc7e76b9407c09fdb4564"></a><!-- doxytag: member="ArmISA::EndBitUnion" ref="a68a2c0b11bafc7e76b9407c09fdb4564" args="(FPSCR) static const uint32_t FpCondCodesMask=0xF0000000" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ArmISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">FPSCR&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [pure virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a98c7c8e647ac73572d2d7356a134eda7"></a><!-- doxytag: member="ArmISA::EndBitUnion" ref="a98c7c8e647ac73572d2d7356a134eda7" args="(FSR) BitUnion32(FPSCR) Bitfield&lt; 0 &gt; ioc" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ArmISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">FSR&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a376c6f292d310fc6d7f2f375e5d4c779"></a><!-- doxytag: member="ArmISA::EndBitUnion" ref="a376c6f292d310fc6d7f2f375e5d4c779" args="(CPACR) BitUnion32(FSR) Bitfield&lt;3" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ArmISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">CPACR&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ae7c049db984dcd08a79bc7d606be543d"></a><!-- doxytag: member="ArmISA::EndBitUnion" ref="ae7c049db984dcd08a79bc7d606be543d" args="(SCTLR) BitUnion32(CPACR) Bitfield&lt;1" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ArmISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">SCTLR&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a5dde7a10c5652538a443b2ec2195996d"></a><!-- doxytag: member="ArmISA::EndBitUnion" ref="a5dde7a10c5652538a443b2ec2195996d" args="(SCR) BitUnion32(SCTLR) Bitfield&lt; 30 &gt; te" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ArmISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">SCR&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a3d3f62a8ec68a8c5bccb723ddf390033"></a><!-- doxytag: member="ArmISA::EndBitUnion" ref="a3d3f62a8ec68a8c5bccb723ddf390033" args="(NSACR) BitUnion32(SCR) Bitfield&lt; 13 &gt; twe" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ArmISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">NSACR&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a8b8adc627a3a2c30d582bb2e5619e65b"></a><!-- doxytag: member="ArmISA::EndBitUnion" ref="a8b8adc627a3a2c30d582bb2e5619e65b" args="(HCR) BitUnion32(NSACR) Bitfield&lt; 20 &gt; nstrcdis" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ArmISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">HCR&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ac3f0dd77c011d06ec72a256094d41f2d"></a><!-- doxytag: member="ArmISA::EndBitUnion" ref="ac3f0dd77c011d06ec72a256094d41f2d" args="(HSTR) BitUnion64(HCR) Bitfield&lt; 33 &gt; id" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ArmISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">HSTR&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a96da1c484eecc0f8ef22c940148cc969"></a><!-- doxytag: member="ArmISA::EndBitUnion" ref="a96da1c484eecc0f8ef22c940148cc969" args="(HCPTR) BitUnion32(HSTR) Bitfield&lt; 17 &gt; tjdbx" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ArmISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">HCPTR&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a9ddcb65e66c8d8f74321fff84d2314c4"></a><!-- doxytag: member="ArmISA::EndBitUnion" ref="a9ddcb65e66c8d8f74321fff84d2314c4" args="(HDCR) BitUnion32(HCPTR) Bitfield&lt; 31 &gt; tcpac" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ArmISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">HDCR&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="abc95554b803bcebcaafe59415fcb5225"></a><!-- doxytag: member="ArmISA::EndBitUnion" ref="abc95554b803bcebcaafe59415fcb5225" args="(CPSR) static const uint32_t CondCodesMask=0xF00F0000" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ArmISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">CPSR&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [pure virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a7f6e4fdae4b138ed14d15d5d0b7252db"></a><!-- doxytag: member="ArmISA::EndSubBitUnion" ref="a7f6e4fdae4b138ed14d15d5d0b7252db" args="(puswl) Bitfield&lt; 24" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ArmISA::EndSubBitUnion </td>
          <td>(</td>
          <td class="paramtype">puswl&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a3ff669578cb962f024252cef5d473a56"></a><!-- doxytag: member="ArmISA::finishVfp" ref="a3ff669578cb962f024252cef5d473a56" args="(FPSCR &amp;fpscr, VfpSavedState state, bool flush, FPSCR mask)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ArmISA::finishVfp </td>
          <td>(</td>
          <td class="paramtype">FPSCR &amp;&nbsp;</td>
          <td class="paramname"> <em>fpscr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">VfpSavedState&nbsp;</td>
          <td class="paramname"> <em>state</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>flush</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR&nbsp;</td>
          <td class="paramname"> <em>mask</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Referenced by <a class="el" href="vfp_8cc_source.html#l01003">ArmISA::FpOp::binaryOp()</a>, <a class="el" href="vfp_8cc_source.html#l00925">ArmISA::FpOp::ternaryOp()</a>, and <a class="el" href="vfp_8cc_source.html#l01074">ArmISA::FpOp::unaryOp()</a>.</p>

</div>
</div>
<a class="anchor" id="a8b64a4b5487a8af272ec369378bf173a"></a><!-- doxytag: member="ArmISA::fixDest" ref="a8b64a4b5487a8af272ec369378bf173a" args="(FPSCR fpscr, fpType val, fpType op1, fpType op2)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class fpType &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">fpType ArmISA::fixDest </td>
          <td>(</td>
          <td class="paramtype">FPSCR&nbsp;</td>
          <td class="paramname"> <em>fpscr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">fpType&nbsp;</td>
          <td class="paramname"> <em>val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">fpType&nbsp;</td>
          <td class="paramname"> <em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">fpType&nbsp;</td>
          <td class="paramname"> <em>op2</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ac239772262541bc963f961d90179ee89"></a><!-- doxytag: member="ArmISA::fixDest" ref="ac239772262541bc963f961d90179ee89" args="(FPSCR fpscr, fpType val, fpType op1)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class fpType &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">fpType ArmISA::fixDest </td>
          <td>(</td>
          <td class="paramtype">FPSCR&nbsp;</td>
          <td class="paramname"> <em>fpscr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">fpType&nbsp;</td>
          <td class="paramname"> <em>val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">fpType&nbsp;</td>
          <td class="paramname"> <em>op1</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ae0fee17d394b368367f716bc632c3467"></a><!-- doxytag: member="ArmISA::fixDest" ref="ae0fee17d394b368367f716bc632c3467" args="(bool flush, bool defaultNan, fpType val, fpType op1, fpType op2)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class fpType &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">fpType ArmISA::fixDest </td>
          <td>(</td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>flush</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>defaultNan</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">fpType&nbsp;</td>
          <td class="paramname"> <em>val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">fpType&nbsp;</td>
          <td class="paramname"> <em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">fpType&nbsp;</td>
          <td class="paramname"> <em>op2</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="vfp_8cc_source.html#l00236">236</a> of file <a class="el" href="vfp_8cc_source.html">vfp.cc</a>.</p>

<p>References <a class="el" href="vfp_8hh_source.html#l00180">bitsToFp()</a>, <a class="el" href="vfp_8hh_source.html#l00156">fpToBits()</a>, and <a class="el" href="base_2types_8hh_source.html#l00049">ULL</a>.</p>

</div>
</div>
<a class="anchor" id="a73f03e0f3e0c4e7045a7b0fbb144f0bb"></a><!-- doxytag: member="ArmISA::fixDest" ref="a73f03e0f3e0c4e7045a7b0fbb144f0bb" args="(bool flush, bool defaultNan, fpType val, fpType op1)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class fpType &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">fpType ArmISA::fixDest </td>
          <td>(</td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>flush</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>defaultNan</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">fpType&nbsp;</td>
          <td class="paramname"> <em>val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">fpType&nbsp;</td>
          <td class="paramname"> <em>op1</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="vfp_8cc_source.html#l00206">206</a> of file <a class="el" href="vfp_8cc_source.html">vfp.cc</a>.</p>

<p>References <a class="el" href="vfp_8hh_source.html#l00180">bitsToFp()</a>, <a class="el" href="vfp_8hh_source.html#l00156">fpToBits()</a>, and <a class="el" href="base_2types_8hh_source.html#l00049">ULL</a>.</p>

<p>Referenced by <a class="el" href="vfp_8cc_source.html#l00277">fixDivDest()</a>.</p>

</div>
</div>
<a class="anchor" id="ade928229b79c1245779183e3bd7bddea"></a><!-- doxytag: member="ArmISA::fixDest&lt; double &gt;" ref="ade928229b79c1245779183e3bd7bddea" args="(bool flush, bool defaultNan, double val, double op1, double op2)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">template double ArmISA::fixDest&lt; double &gt; </td>
          <td>(</td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>flush</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>defaultNan</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">double&nbsp;</td>
          <td class="paramname"> <em>val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">double&nbsp;</td>
          <td class="paramname"> <em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">double&nbsp;</td>
          <td class="paramname"> <em>op2</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a1da241df7232d03946548a998687a5ec"></a><!-- doxytag: member="ArmISA::fixDest&lt; double &gt;" ref="a1da241df7232d03946548a998687a5ec" args="(bool flush, bool defaultNan, double val, double op1)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">template double ArmISA::fixDest&lt; double &gt; </td>
          <td>(</td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>flush</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>defaultNan</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">double&nbsp;</td>
          <td class="paramname"> <em>val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">double&nbsp;</td>
          <td class="paramname"> <em>op1</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="adf7f98aa9153b168ea491c8dbf5dbad0"></a><!-- doxytag: member="ArmISA::fixDest&lt; float &gt;" ref="adf7f98aa9153b168ea491c8dbf5dbad0" args="(bool flush, bool defaultNan, float val, float op1, float op2)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">template float ArmISA::fixDest&lt; float &gt; </td>
          <td>(</td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>flush</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>defaultNan</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">float&nbsp;</td>
          <td class="paramname"> <em>val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">float&nbsp;</td>
          <td class="paramname"> <em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">float&nbsp;</td>
          <td class="paramname"> <em>op2</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a9323412dec359bbfa8235cf2b6a3c266"></a><!-- doxytag: member="ArmISA::fixDest&lt; float &gt;" ref="a9323412dec359bbfa8235cf2b6a3c266" args="(bool flush, bool defaultNan, float val, float op1)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">template float ArmISA::fixDest&lt; float &gt; </td>
          <td>(</td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>flush</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>defaultNan</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">float&nbsp;</td>
          <td class="paramname"> <em>val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">float&nbsp;</td>
          <td class="paramname"> <em>op1</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ad729dc35a47c59e5026ecd7b9d3f4000"></a><!-- doxytag: member="ArmISA::fixDivDest" ref="ad729dc35a47c59e5026ecd7b9d3f4000" args="(FPSCR fpscr, fpType val, fpType op1, fpType op2)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class fpType &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">fpType ArmISA::fixDivDest </td>
          <td>(</td>
          <td class="paramtype">FPSCR&nbsp;</td>
          <td class="paramname"> <em>fpscr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">fpType&nbsp;</td>
          <td class="paramname"> <em>val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">fpType&nbsp;</td>
          <td class="paramname"> <em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">fpType&nbsp;</td>
          <td class="paramname"> <em>op2</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="af111856ccee905578ec39ac8e24297db"></a><!-- doxytag: member="ArmISA::fixDivDest" ref="af111856ccee905578ec39ac8e24297db" args="(bool flush, bool defaultNan, fpType val, fpType op1, fpType op2)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class fpType &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">fpType ArmISA::fixDivDest </td>
          <td>(</td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>flush</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>defaultNan</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">fpType&nbsp;</td>
          <td class="paramname"> <em>val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">fpType&nbsp;</td>
          <td class="paramname"> <em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">fpType&nbsp;</td>
          <td class="paramname"> <em>op2</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="vfp_8cc_source.html#l00277">277</a> of file <a class="el" href="vfp_8cc_source.html">vfp.cc</a>.</p>

<p>References <a class="el" href="vfp_8hh_source.html#l00180">bitsToFp()</a>, <a class="el" href="vfp_8hh_source.html#l00098">FeRoundZero</a>, <a class="el" href="vfp_8cc_source.html#l00206">fixDest()</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l01663">flushToZero</a>, and <a class="el" href="base_2types_8hh_source.html#l00049">ULL</a>.</p>

</div>
</div>
<a class="anchor" id="a8a037a54a196ce7060d2c3b986008c0d"></a><!-- doxytag: member="ArmISA::fixDivDest&lt; double &gt;" ref="a8a037a54a196ce7060d2c3b986008c0d" args="(bool flush, bool defaultNan, double val, double op1, double op2)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">template double ArmISA::fixDivDest&lt; double &gt; </td>
          <td>(</td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>flush</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>defaultNan</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">double&nbsp;</td>
          <td class="paramname"> <em>val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">double&nbsp;</td>
          <td class="paramname"> <em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">double&nbsp;</td>
          <td class="paramname"> <em>op2</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a42679829dd25343b8ddd2b7743740829"></a><!-- doxytag: member="ArmISA::fixDivDest&lt; float &gt;" ref="a42679829dd25343b8ddd2b7743740829" args="(bool flush, bool defaultNan, float val, float op1, float op2)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">template float ArmISA::fixDivDest&lt; float &gt; </td>
          <td>(</td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>flush</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>defaultNan</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">float&nbsp;</td>
          <td class="paramname"> <em>val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">float&nbsp;</td>
          <td class="paramname"> <em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">float&nbsp;</td>
          <td class="paramname"> <em>op2</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a599f440ad1cddeff9ca7e18927b2611a"></a><!-- doxytag: member="ArmISA::fixFpDFpSDest" ref="a599f440ad1cddeff9ca7e18927b2611a" args="(FPSCR fpscr, double val)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">float ArmISA::fixFpDFpSDest </td>
          <td>(</td>
          <td class="paramtype">FPSCR&nbsp;</td>
          <td class="paramname"> <em>fpscr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">double&nbsp;</td>
          <td class="paramname"> <em>val</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a1a2bee32ed1eb7b42772cb7bc53c2fcd"></a><!-- doxytag: member="ArmISA::fixFpSFpDDest" ref="a1a2bee32ed1eb7b42772cb7bc53c2fcd" args="(FPSCR fpscr, float val)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">double ArmISA::fixFpSFpDDest </td>
          <td>(</td>
          <td class="paramtype">FPSCR&nbsp;</td>
          <td class="paramname"> <em>fpscr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">float&nbsp;</td>
          <td class="paramname"> <em>val</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a5145cdbf9c033da6bf91afd54198ae2f"></a><!-- doxytag: member="ArmISA::flattenIntRegModeIndex" ref="a5145cdbf9c033da6bf91afd54198ae2f" args="(int reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static int ArmISA::flattenIntRegModeIndex </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>reg</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="intregs_8hh_source.html#l00471">471</a> of file <a class="el" href="intregs_8hh_source.html">intregs.hh</a>.</p>

<p>References <a class="el" href="core_8hh_source.html#l00047">curTick()</a>, <a class="el" href="intregs_8hh_source.html#l00401">INTREG_ABT()</a>, <a class="el" href="intregs_8hh_source.html#l00455">INTREG_FIQ()</a>, <a class="el" href="intregs_8hh_source.html#l00347">INTREG_HYP()</a>, <a class="el" href="intregs_8hh_source.html#l00437">INTREG_IRQ()</a>, <a class="el" href="intregs_8hh_source.html#l00383">INTREG_MON()</a>, <a class="el" href="intregs_8hh_source.html#l00365">INTREG_SVC()</a>, <a class="el" href="intregs_8hh_source.html#l00419">INTREG_UND()</a>, <a class="el" href="intregs_8hh_source.html#l00329">INTREG_USR()</a>, <a class="el" href="intregs_8hh_source.html#l00461">intRegsPerMode</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l01383">mode</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00586">MODE_ABORT</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00582">MODE_FIQ</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00587">MODE_HYP</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00583">MODE_IRQ</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00585">MODE_MON</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00584">MODE_SVC</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00589">MODE_SYSTEM</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00588">MODE_UNDEFINED</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00581">MODE_USER</a>, and <a class="el" href="base_2misc_8hh_source.html#l00104">panic</a>.</p>

<p>Referenced by <a class="el" href="arm_2isa_8hh_source.html#l00244">ArmISA::ISA::flattenIntIndex()</a>.</p>

</div>
</div>
<a class="anchor" id="a6b36654002897c8f40c8666106641611"></a><!-- doxytag: member="ArmISA::flattenMiscRegNsBanked" ref="a6b36654002897c8f40c8666106641611" args="(MiscRegIndex reg, ThreadContext *tc, bool ns)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int ArmISA::flattenMiscRegNsBanked </td>
          <td>(</td>
          <td class="paramtype">MiscRegIndex&nbsp;</td>
          <td class="paramname"> <em>reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>ns</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a908483b73bfb72e4438766e973b6f837"></a><!-- doxytag: member="ArmISA::flattenMiscRegNsBanked" ref="a908483b73bfb72e4438766e973b6f837" args="(MiscRegIndex reg, ThreadContext *tc)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int ArmISA::flattenMiscRegNsBanked </td>
          <td>(</td>
          <td class="paramtype">MiscRegIndex&nbsp;</td>
          <td class="paramname"> <em>reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Referenced by <a class="el" href="table__walker_8cc_source.html#l00998">ArmISA::TableWalker::memAttrs()</a>, <a class="el" href="table__walker_8cc_source.html#l01205">ArmISA::TableWalker::memAttrsLPAE()</a>, <a class="el" href="table__walker_8cc_source.html#l00451">ArmISA::TableWalker::processWalk()</a>, <a class="el" href="table__walker_8cc_source.html#l00546">ArmISA::TableWalker::processWalkLPAE()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l01215">ArmISA::TLB::updateMiscReg()</a>, and <a class="el" href="table__walker_8cc_source.html#l00189">ArmISA::TableWalker::walk()</a>.</p>

</div>
</div>
<a class="anchor" id="a9374729560224ba063a5cbbeb9c87da5"></a><!-- doxytag: member="ArmISA::flushToZero" ref="a9374729560224ba063a5cbbeb9c87da5" args="(fpType &amp;op1, fpType &amp;op2)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class fpType &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">static bool <a class="el" href="namespaceArmISA.html#a827cefc8f0403659e3a5c6cae6ca238b">ArmISA::flushToZero</a> </td>
          <td>(</td>
          <td class="paramtype">fpType &amp;&nbsp;</td>
          <td class="paramname"> <em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">fpType &amp;&nbsp;</td>
          <td class="paramname"> <em>op2</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="vfp_8hh_source.html#l00131">131</a> of file <a class="el" href="vfp_8hh_source.html">vfp.hh</a>.</p>

<p>References <a class="el" href="arm_2miscregs_8hh_source.html#l01663">flushToZero</a>.</p>

</div>
</div>
<a class="anchor" id="a5b5e82a1922deef85d739eeb218cd370"></a><!-- doxytag: member="ArmISA::flushToZero" ref="a5b5e82a1922deef85d739eeb218cd370" args="(fpType &amp;op)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class fpType &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">static bool <a class="el" href="namespaceArmISA.html#a827cefc8f0403659e3a5c6cae6ca238b">ArmISA::flushToZero</a> </td>
          <td>(</td>
          <td class="paramtype">fpType &amp;&nbsp;</td>
          <td class="paramname"> <em>op</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="vfp_8hh_source.html#l00118">118</a> of file <a class="el" href="vfp_8hh_source.html">vfp.hh</a>.</p>

<p>References <a class="el" href="vfp_8hh_source.html#l00180">bitsToFp()</a>, <a class="el" href="vfp_8hh_source.html#l00156">fpToBits()</a>, and <a class="el" href="base_2types_8hh_source.html#l00049">ULL</a>.</p>

</div>
</div>
<a class="anchor" id="a1d26db9e95ea1c03f1ab1b8ed8a21bb2"></a><!-- doxytag: member="ArmISA::fp128_normalise" ref="a1d26db9e95ea1c03f1ab1b8ed8a21bb2" args="(uint64_t *mnt0, uint64_t *mnt1, int *exp)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static void ArmISA::fp128_normalise </td>
          <td>(</td>
          <td class="paramtype">uint64_t *&nbsp;</td>
          <td class="paramname"> <em>mnt0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t *&nbsp;</td>
          <td class="paramname"> <em>mnt1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int *&nbsp;</td>
          <td class="paramname"> <em>exp</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="fplib_8cc_source.html#l00235">235</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p>References <a class="el" href="arch_2arm_2types_8hh_source.html#l00123">shift</a>.</p>

<p>Referenced by <a class="el" href="fplib_8cc_source.html#l01052">fp64_mul()</a>, and <a class="el" href="fplib_8cc_source.html#l01172">fp64_muladd()</a>.</p>

</div>
</div>
<a class="anchor" id="ad771a4e2f62b55efe4d43d33967e3683"></a><!-- doxytag: member="ArmISA::fp16_defaultNaN" ref="ad771a4e2f62b55efe4d43d33967e3683" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static uint16_t ArmISA::fp16_defaultNaN </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="fplib_8cc_source.html#l00336">336</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p>References <a class="el" href="fplib_8cc_source.html#l00264">fp16_pack()</a>.</p>

</div>
</div>
<a class="anchor" id="afd64391e3b66ec1b56d03f0c30dec24d"></a><!-- doxytag: member="ArmISA::fp16_FPConvertNaN_32" ref="afd64391e3b66ec1b56d03f0c30dec24d" args="(uint32_t op)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static uint16_t ArmISA::fp16_FPConvertNaN_32 </td>
          <td>(</td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>op</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="fplib_8cc_source.html#l01706">1706</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p>References <a class="el" href="fplib_8cc_source.html#l00264">fp16_pack()</a>.</p>

</div>
</div>
<a class="anchor" id="afe109e05907e2fe9a706650f46a6f95a"></a><!-- doxytag: member="ArmISA::fp16_FPConvertNaN_64" ref="afe109e05907e2fe9a706650f46a6f95a" args="(uint64_t op)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static uint16_t ArmISA::fp16_FPConvertNaN_64 </td>
          <td>(</td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>op</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="fplib_8cc_source.html#l01712">1712</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p>References <a class="el" href="fplib_8cc_source.html#l00264">fp16_pack()</a>.</p>

</div>
</div>
<a class="anchor" id="affaff9cee567acdfd57a465fbe0ebc52"></a><!-- doxytag: member="ArmISA::fp16_infinity" ref="affaff9cee567acdfd57a465fbe0ebc52" args="(int sgn)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static uint16_t ArmISA::fp16_infinity </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>sgn</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="fplib_8cc_source.html#l00318">318</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p>References <a class="el" href="fplib_8cc_source.html#l00264">fp16_pack()</a>.</p>

<p>Referenced by <a class="el" href="fplib_8cc_source.html#l00535">fp16_round_()</a>.</p>

</div>
</div>
<a class="anchor" id="a69949a201750e85d95d4baaa97466bf7"></a><!-- doxytag: member="ArmISA::fp16_max_normal" ref="a69949a201750e85d95d4baaa97466bf7" args="(int sgn)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static uint16_t ArmISA::fp16_max_normal </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>sgn</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="fplib_8cc_source.html#l00300">300</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p>References <a class="el" href="fplib_8cc_source.html#l00264">fp16_pack()</a>.</p>

<p>Referenced by <a class="el" href="fplib_8cc_source.html#l00535">fp16_round_()</a>.</p>

</div>
</div>
<a class="anchor" id="a749a24f52da4b6d5921deee8bf3e1e1e"></a><!-- doxytag: member="ArmISA::fp16_normalise" ref="a749a24f52da4b6d5921deee8bf3e1e1e" args="(uint16_t mnt, int *exp)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static uint16_t ArmISA::fp16_normalise </td>
          <td>(</td>
          <td class="paramtype">uint16_t&nbsp;</td>
          <td class="paramname"> <em>mnt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int *&nbsp;</td>
          <td class="paramname"> <em>exp</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="fplib_8cc_source.html#l00181">181</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p>References <a class="el" href="arch_2arm_2types_8hh_source.html#l00123">shift</a>.</p>

<p>Referenced by <a class="el" href="fplib_8cc_source.html#l01944">fplibConvert()</a>.</p>

</div>
</div>
<a class="anchor" id="ab6f84164387dce83d73da19855f0ce55"></a><!-- doxytag: member="ArmISA::fp16_pack" ref="ab6f84164387dce83d73da19855f0ce55" args="(uint16_t sgn, uint16_t exp, uint16_t mnt)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static uint16_t ArmISA::fp16_pack </td>
          <td>(</td>
          <td class="paramtype">uint16_t&nbsp;</td>
          <td class="paramname"> <em>sgn</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&nbsp;</td>
          <td class="paramname"> <em>exp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&nbsp;</td>
          <td class="paramname"> <em>mnt</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="fplib_8cc_source.html#l00264">264</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p>Referenced by <a class="el" href="fplib_8cc_source.html#l00336">fp16_defaultNaN()</a>, <a class="el" href="fplib_8cc_source.html#l01706">fp16_FPConvertNaN_32()</a>, <a class="el" href="fplib_8cc_source.html#l01712">fp16_FPConvertNaN_64()</a>, <a class="el" href="fplib_8cc_source.html#l00318">fp16_infinity()</a>, <a class="el" href="fplib_8cc_source.html#l00300">fp16_max_normal()</a>, <a class="el" href="fplib_8cc_source.html#l00535">fp16_round_()</a>, and <a class="el" href="fplib_8cc_source.html#l00282">fp16_zero()</a>.</p>

</div>
</div>
<a class="anchor" id="a992373a3d5f9f5f84bd2312aee5bf8c0"></a><!-- doxytag: member="ArmISA::fp16_round_" ref="a992373a3d5f9f5f84bd2312aee5bf8c0" args="(int sgn, int exp, uint16_t mnt, int rm, int mode, int *flags)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static uint16_t ArmISA::fp16_round_ </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>sgn</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>exp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&nbsp;</td>
          <td class="paramname"> <em>mnt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>rm</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>mode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int *&nbsp;</td>
          <td class="paramname"> <em>flags</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="fplib_8cc_source.html#l00535">535</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p>References <a class="el" href="fplib_8cc_source.html#l00318">fp16_infinity()</a>, <a class="el" href="fplib_8cc_source.html#l00300">fp16_max_normal()</a>, <a class="el" href="fplib_8cc_source.html#l00264">fp16_pack()</a>, <a class="el" href="fplib_8cc_source.html#l00056">FPLIB_AHP</a>, <a class="el" href="fplib_8cc_source.html#l00063">FPLIB_IOC</a>, <a class="el" href="fplib_8cc_source.html#l00059">FPLIB_IXC</a>, <a class="el" href="fplib_8cc_source.html#l00061">FPLIB_OFC</a>, <a class="el" href="fplib_8cc_source.html#l00052">FPLIB_RM</a>, <a class="el" href="fplib_8cc_source.html#l00050">FPLIB_RN</a>, <a class="el" href="fplib_8cc_source.html#l00051">FPLIB_RP</a>, <a class="el" href="fplib_8cc_source.html#l00060">FPLIB_UFC</a>, <a class="el" href="fplib_8hh_source.html#l00065">FPRounding_ODD</a>, <a class="el" href="fplib_8hh_source.html#l00064">FPRounding_TIEAWAY</a>, <a class="el" href="fplib_8cc_source.html#l00066">lsl16()</a>, and <a class="el" href="fplib_8cc_source.html#l00072">lsr16()</a>.</p>

</div>
</div>
<a class="anchor" id="ab3b1186e91c9ca0cb77ce3a29592f593"></a><!-- doxytag: member="ArmISA::fp16_unpack" ref="ab3b1186e91c9ca0cb77ce3a29592f593" args="(int *sgn, int *exp, uint16_t *mnt, uint16_t x, int mode, int *flags)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static void ArmISA::fp16_unpack </td>
          <td>(</td>
          <td class="paramtype">int *&nbsp;</td>
          <td class="paramname"> <em>sgn</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int *&nbsp;</td>
          <td class="paramname"> <em>exp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t *&nbsp;</td>
          <td class="paramname"> <em>mnt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&nbsp;</td>
          <td class="paramname"> <em>x</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>mode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int *&nbsp;</td>
          <td class="paramname"> <em>flags</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="fplib_8cc_source.html#l00354">354</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p>Referenced by <a class="el" href="fplib_8cc_source.html#l01944">fplibConvert()</a>.</p>

</div>
</div>
<a class="anchor" id="a9ec5a5c04b6968d231219613bb6bc73d"></a><!-- doxytag: member="ArmISA::fp16_zero" ref="a9ec5a5c04b6968d231219613bb6bc73d" args="(int sgn)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static uint16_t ArmISA::fp16_zero </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>sgn</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="fplib_8cc_source.html#l00282">282</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p>References <a class="el" href="fplib_8cc_source.html#l00264">fp16_pack()</a>.</p>

</div>
</div>
<a class="anchor" id="a2ef4d816d12148977cc8da316aa42a2f"></a><!-- doxytag: member="ArmISA::fp32_add" ref="a2ef4d816d12148977cc8da316aa42a2f" args="(uint32_t a, uint32_t b, int neg, int mode, int *flags)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static uint32_t ArmISA::fp32_add </td>
          <td>(</td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>neg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>mode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int *&nbsp;</td>
          <td class="paramname"> <em>flags</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="fplib_8cc_source.html#l00898">898</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p>References <a class="el" href="fplib_8cc_source.html#l00342">fp32_defaultNaN()</a>, <a class="el" href="fplib_8cc_source.html#l00324">fp32_infinity()</a>, <a class="el" href="fplib_8cc_source.html#l00199">fp32_normalise()</a>, <a class="el" href="fplib_8cc_source.html#l00431">fp32_process_NaNs()</a>, <a class="el" href="fplib_8cc_source.html#l00678">fp32_round()</a>, <a class="el" href="fplib_8cc_source.html#l00371">fp32_unpack()</a>, <a class="el" href="fplib_8cc_source.html#l00288">fp32_zero()</a>, <a class="el" href="fplib_8cc_source.html#l00063">FPLIB_IOC</a>, <a class="el" href="fplib_8cc_source.html#l00078">lsl32()</a>, <a class="el" href="fplib_8cc_source.html#l00084">lsr32()</a>, and <a class="el" href="arch_2x86_2types_8hh_source.html#l00103">X86ISA::x</a>.</p>

</div>
</div>
<a class="anchor" id="a9ec3f44f5eae523887ea383f5d84c595"></a><!-- doxytag: member="ArmISA::fp32_compare_eq" ref="a9ec3f44f5eae523887ea383f5d84c595" args="(uint32_t a, uint32_t b, int mode, int *flags)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static int ArmISA::fp32_compare_eq </td>
          <td>(</td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>mode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int *&nbsp;</td>
          <td class="paramname"> <em>flags</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="fplib_8cc_source.html#l00760">760</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p>References <a class="el" href="fplib_8cc_source.html#l00371">fp32_unpack()</a>, and <a class="el" href="fplib_8cc_source.html#l00063">FPLIB_IOC</a>.</p>

</div>
</div>
<a class="anchor" id="a37e6f39c075030d8a79a850f86af24d3"></a><!-- doxytag: member="ArmISA::fp32_compare_ge" ref="a37e6f39c075030d8a79a850f86af24d3" args="(uint32_t a, uint32_t b, int mode, int *flags)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static int ArmISA::fp32_compare_ge </td>
          <td>(</td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>mode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int *&nbsp;</td>
          <td class="paramname"> <em>flags</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="fplib_8cc_source.html#l00779">779</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p>References <a class="el" href="fplib_8cc_source.html#l00371">fp32_unpack()</a>, and <a class="el" href="fplib_8cc_source.html#l00063">FPLIB_IOC</a>.</p>

</div>
</div>
<a class="anchor" id="ad5f4beb0355cf4985250b9b1e2011f5c"></a><!-- doxytag: member="ArmISA::fp32_compare_gt" ref="ad5f4beb0355cf4985250b9b1e2011f5c" args="(uint32_t a, uint32_t b, int mode, int *flags)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static int ArmISA::fp32_compare_gt </td>
          <td>(</td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>mode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int *&nbsp;</td>
          <td class="paramname"> <em>flags</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="fplib_8cc_source.html#l00804">804</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p>References <a class="el" href="fplib_8cc_source.html#l00371">fp32_unpack()</a>, and <a class="el" href="fplib_8cc_source.html#l00063">FPLIB_IOC</a>.</p>

</div>
</div>
<a class="anchor" id="a4c009a1f0d9c0818cbea6e3f948fa616"></a><!-- doxytag: member="ArmISA::fp32_cvtf" ref="a4c009a1f0d9c0818cbea6e3f948fa616" args="(uint64_t a, int fbits, int u, int mode, int *flags)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static uint32_t ArmISA::fp32_cvtf </td>
          <td>(</td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>fbits</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>u</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>mode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int *&nbsp;</td>
          <td class="paramname"> <em>flags</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="fplib_8cc_source.html#l03010">3010</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p>References <a class="el" href="fplib_8cc_source.html#l00678">fp32_round()</a>, <a class="el" href="fplib_8cc_source.html#l00288">fp32_zero()</a>, and <a class="el" href="fplib_8cc_source.html#l00217">fp64_normalise()</a>.</p>

</div>
</div>
<a class="anchor" id="a744a967d263a7a69461681a089de4383"></a><!-- doxytag: member="ArmISA::fp32_defaultNaN" ref="a744a967d263a7a69461681a089de4383" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static uint32_t ArmISA::fp32_defaultNaN </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="fplib_8cc_source.html#l00342">342</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p>References <a class="el" href="fplib_8cc_source.html#l00270">fp32_pack()</a>.</p>

<p>Referenced by <a class="el" href="fplib_8cc_source.html#l00898">fp32_add()</a>, <a class="el" href="fplib_8cc_source.html#l01263">fp32_div()</a>, <a class="el" href="fplib_8cc_source.html#l01016">fp32_mul()</a>, <a class="el" href="fplib_8cc_source.html#l01088">fp32_muladd()</a>, <a class="el" href="fplib_8cc_source.html#l00411">fp32_process_NaN()</a>, <a class="el" href="fplib_8cc_source.html#l01380">fp32_sqrt()</a>, and <a class="el" href="fplib_8cc_source.html#l01907">fplibConvert()</a>.</p>

</div>
</div>
<a class="anchor" id="a537b6182055a57e6e1ccc63b97d4db9f"></a><!-- doxytag: member="ArmISA::fp32_div" ref="a537b6182055a57e6e1ccc63b97d4db9f" args="(uint32_t a, uint32_t b, int mode, int *flags)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static uint32_t ArmISA::fp32_div </td>
          <td>(</td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>mode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int *&nbsp;</td>
          <td class="paramname"> <em>flags</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="fplib_8cc_source.html#l01263">1263</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p>References <a class="el" href="fplib_8cc_source.html#l00342">fp32_defaultNaN()</a>, <a class="el" href="fplib_8cc_source.html#l00324">fp32_infinity()</a>, <a class="el" href="fplib_8cc_source.html#l00199">fp32_normalise()</a>, <a class="el" href="fplib_8cc_source.html#l00431">fp32_process_NaNs()</a>, <a class="el" href="fplib_8cc_source.html#l00678">fp32_round()</a>, <a class="el" href="fplib_8cc_source.html#l00371">fp32_unpack()</a>, <a class="el" href="fplib_8cc_source.html#l00288">fp32_zero()</a>, <a class="el" href="fplib_8cc_source.html#l00217">fp64_normalise()</a>, <a class="el" href="fplib_8cc_source.html#l00062">FPLIB_DZC</a>, <a class="el" href="fplib_8cc_source.html#l00063">FPLIB_IOC</a>, and <a class="el" href="arch_2x86_2types_8hh_source.html#l00103">X86ISA::x</a>.</p>

</div>
</div>
<a class="anchor" id="afce3d743c8f2bfaeebbe1a335f4fa862"></a><!-- doxytag: member="ArmISA::fp32_FPConvertNaN_16" ref="afce3d743c8f2bfaeebbe1a335f4fa862" args="(uint16_t op)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static uint32_t ArmISA::fp32_FPConvertNaN_16 </td>
          <td>(</td>
          <td class="paramtype">uint16_t&nbsp;</td>
          <td class="paramname"> <em>op</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="fplib_8cc_source.html#l01718">1718</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p>References <a class="el" href="fplib_8cc_source.html#l00270">fp32_pack()</a>.</p>

</div>
</div>
<a class="anchor" id="adb02356b4b618be88d97ed2679af6d31"></a><!-- doxytag: member="ArmISA::fp32_FPConvertNaN_64" ref="adb02356b4b618be88d97ed2679af6d31" args="(uint64_t op)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static uint32_t ArmISA::fp32_FPConvertNaN_64 </td>
          <td>(</td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>op</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="fplib_8cc_source.html#l01724">1724</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p>References <a class="el" href="fplib_8cc_source.html#l00270">fp32_pack()</a>.</p>

<p>Referenced by <a class="el" href="fplib_8cc_source.html#l01907">fplibConvert()</a>.</p>

</div>
</div>
<a class="anchor" id="ae61503a9d238fabe514ac0357cf2f52d"></a><!-- doxytag: member="ArmISA::fp32_FPOnePointFive" ref="ae61503a9d238fabe514ac0357cf2f52d" args="(int sgn)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static uint32_t ArmISA::fp32_FPOnePointFive </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>sgn</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="fplib_8cc_source.html#l01742">1742</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p>References <a class="el" href="fplib_8cc_source.html#l00270">fp32_pack()</a>.</p>

</div>
</div>
<a class="anchor" id="a66ac3624ab6a67f0e8d07d689c67b41e"></a><!-- doxytag: member="ArmISA::fp32_FPThree" ref="a66ac3624ab6a67f0e8d07d689c67b41e" args="(int sgn)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static uint32_t ArmISA::fp32_FPThree </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>sgn</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="fplib_8cc_source.html#l01754">1754</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p>References <a class="el" href="fplib_8cc_source.html#l00270">fp32_pack()</a>.</p>

</div>
</div>
<a class="anchor" id="ae7b0a2fcc9b21c0bfb6a14798e4ec4be"></a><!-- doxytag: member="ArmISA::fp32_FPTwo" ref="ae7b0a2fcc9b21c0bfb6a14798e4ec4be" args="(int sgn)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static uint32_t ArmISA::fp32_FPTwo </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>sgn</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="fplib_8cc_source.html#l01766">1766</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p>References <a class="el" href="fplib_8cc_source.html#l00270">fp32_pack()</a>.</p>

</div>
</div>
<a class="anchor" id="a3950353d885b32c3beef97ba81749c63"></a><!-- doxytag: member="ArmISA::fp32_infinity" ref="a3950353d885b32c3beef97ba81749c63" args="(int sgn)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static uint32_t ArmISA::fp32_infinity </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>sgn</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="fplib_8cc_source.html#l00324">324</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p>References <a class="el" href="fplib_8cc_source.html#l00270">fp32_pack()</a>.</p>

<p>Referenced by <a class="el" href="fplib_8cc_source.html#l00898">fp32_add()</a>, <a class="el" href="fplib_8cc_source.html#l01263">fp32_div()</a>, <a class="el" href="fplib_8cc_source.html#l02067">fp32_minmaxnum()</a>, <a class="el" href="fplib_8cc_source.html#l01016">fp32_mul()</a>, <a class="el" href="fplib_8cc_source.html#l01088">fp32_muladd()</a>, <a class="el" href="fplib_8cc_source.html#l00608">fp32_round_()</a>, <a class="el" href="fplib_8cc_source.html#l01380">fp32_sqrt()</a>, and <a class="el" href="fplib_8cc_source.html#l01907">fplibConvert()</a>.</p>

</div>
</div>
<a class="anchor" id="ac7adcec7f724838db7fca917259af849"></a><!-- doxytag: member="ArmISA::fp32_max_normal" ref="ac7adcec7f724838db7fca917259af849" args="(int sgn)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static uint32_t ArmISA::fp32_max_normal </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>sgn</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="fplib_8cc_source.html#l00306">306</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p>References <a class="el" href="fplib_8cc_source.html#l00270">fp32_pack()</a>.</p>

<p>Referenced by <a class="el" href="fplib_8cc_source.html#l00608">fp32_round_()</a>.</p>

</div>
</div>
<a class="anchor" id="a0e040723f1cd29efe0bcf69b6b6821bd"></a><!-- doxytag: member="ArmISA::fp32_minmaxnum" ref="a0e040723f1cd29efe0bcf69b6b6821bd" args="(uint32_t *op1, uint32_t *op2, int sgn)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static void ArmISA::fp32_minmaxnum </td>
          <td>(</td>
          <td class="paramtype">uint32_t *&nbsp;</td>
          <td class="paramname"> <em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t *&nbsp;</td>
          <td class="paramname"> <em>op2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>sgn</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="fplib_8cc_source.html#l02067">2067</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p>References <a class="el" href="fplib_8cc_source.html#l00324">fp32_infinity()</a>.</p>

</div>
</div>
<a class="anchor" id="ad42a701a273f60bd6ce8b7765cf9279c"></a><!-- doxytag: member="ArmISA::fp32_mul" ref="ad42a701a273f60bd6ce8b7765cf9279c" args="(uint32_t a, uint32_t b, int mode, int *flags)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static uint32_t ArmISA::fp32_mul </td>
          <td>(</td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>mode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int *&nbsp;</td>
          <td class="paramname"> <em>flags</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="fplib_8cc_source.html#l01016">1016</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p>References <a class="el" href="fplib_8cc_source.html#l00342">fp32_defaultNaN()</a>, <a class="el" href="fplib_8cc_source.html#l00324">fp32_infinity()</a>, <a class="el" href="fplib_8cc_source.html#l00431">fp32_process_NaNs()</a>, <a class="el" href="fplib_8cc_source.html#l00678">fp32_round()</a>, <a class="el" href="fplib_8cc_source.html#l00371">fp32_unpack()</a>, <a class="el" href="fplib_8cc_source.html#l00288">fp32_zero()</a>, <a class="el" href="fplib_8cc_source.html#l00217">fp64_normalise()</a>, <a class="el" href="fplib_8cc_source.html#l00063">FPLIB_IOC</a>, <a class="el" href="fplib_8cc_source.html#l00090">lsl64()</a>, <a class="el" href="fplib_8cc_source.html#l00096">lsr64()</a>, and <a class="el" href="arch_2x86_2types_8hh_source.html#l00103">X86ISA::x</a>.</p>

</div>
</div>
<a class="anchor" id="ae872f7924ec5f1fcd0185f300089ce35"></a><!-- doxytag: member="ArmISA::fp32_muladd" ref="ae872f7924ec5f1fcd0185f300089ce35" args="(uint32_t a, uint32_t b, uint32_t c, int scale, int mode, int *flags)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static uint32_t ArmISA::fp32_muladd </td>
          <td>(</td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>c</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>scale</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>mode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int *&nbsp;</td>
          <td class="paramname"> <em>flags</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="fplib_8cc_source.html#l01088">1088</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p>References <a class="el" href="fplib_8cc_source.html#l00342">fp32_defaultNaN()</a>, <a class="el" href="fplib_8cc_source.html#l00324">fp32_infinity()</a>, <a class="el" href="fplib_8cc_source.html#l00477">fp32_process_NaNs3()</a>, <a class="el" href="fplib_8cc_source.html#l00678">fp32_round()</a>, <a class="el" href="fplib_8cc_source.html#l00371">fp32_unpack()</a>, <a class="el" href="fplib_8cc_source.html#l00288">fp32_zero()</a>, <a class="el" href="fplib_8cc_source.html#l00217">fp64_normalise()</a>, <a class="el" href="fplib_8cc_source.html#l00063">FPLIB_IOC</a>, <a class="el" href="fplib_8cc_source.html#l00090">lsl64()</a>, <a class="el" href="fplib_8cc_source.html#l00096">lsr64()</a>, and <a class="el" href="arch_2x86_2types_8hh_source.html#l00103">X86ISA::x</a>.</p>

</div>
</div>
<a class="anchor" id="a0f0175cc1ffefa8b7dd1d25399920f68"></a><!-- doxytag: member="ArmISA::fp32_normalise" ref="a0f0175cc1ffefa8b7dd1d25399920f68" args="(uint32_t mnt, int *exp)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static uint32_t ArmISA::fp32_normalise </td>
          <td>(</td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>mnt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int *&nbsp;</td>
          <td class="paramname"> <em>exp</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="fplib_8cc_source.html#l00199">199</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p>References <a class="el" href="arch_2arm_2types_8hh_source.html#l00123">shift</a>.</p>

<p>Referenced by <a class="el" href="fplib_8cc_source.html#l00898">fp32_add()</a>, <a class="el" href="fplib_8cc_source.html#l01263">fp32_div()</a>, <a class="el" href="fplib_8cc_source.html#l01380">fp32_sqrt()</a>, and <a class="el" href="fplib_8cc_source.html#l01980">fplibConvert()</a>.</p>

</div>
</div>
<a class="anchor" id="a51dae660987a028ea6b7953786c2c8f1"></a><!-- doxytag: member="ArmISA::fp32_pack" ref="a51dae660987a028ea6b7953786c2c8f1" args="(uint32_t sgn, uint32_t exp, uint32_t mnt)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static uint32_t ArmISA::fp32_pack </td>
          <td>(</td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>sgn</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>exp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>mnt</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="fplib_8cc_source.html#l00270">270</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p>Referenced by <a class="el" href="fplib_8cc_source.html#l00342">fp32_defaultNaN()</a>, <a class="el" href="fplib_8cc_source.html#l01718">fp32_FPConvertNaN_16()</a>, <a class="el" href="fplib_8cc_source.html#l01724">fp32_FPConvertNaN_64()</a>, <a class="el" href="fplib_8cc_source.html#l01742">fp32_FPOnePointFive()</a>, <a class="el" href="fplib_8cc_source.html#l01754">fp32_FPThree()</a>, <a class="el" href="fplib_8cc_source.html#l01766">fp32_FPTwo()</a>, <a class="el" href="fplib_8cc_source.html#l00324">fp32_infinity()</a>, <a class="el" href="fplib_8cc_source.html#l00306">fp32_max_normal()</a>, <a class="el" href="fplib_8cc_source.html#l02055">fp32_repack()</a>, <a class="el" href="fplib_8cc_source.html#l00608">fp32_round_()</a>, and <a class="el" href="fplib_8cc_source.html#l00288">fp32_zero()</a>.</p>

</div>
</div>
<a class="anchor" id="aab3026b127392cac1141f9635b7061c7"></a><!-- doxytag: member="ArmISA::fp32_process_NaN" ref="aab3026b127392cac1141f9635b7061c7" args="(uint32_t a, int mode, int *flags)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static uint32_t ArmISA::fp32_process_NaN </td>
          <td>(</td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>mode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int *&nbsp;</td>
          <td class="paramname"> <em>flags</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="fplib_8cc_source.html#l00411">411</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p>References <a class="el" href="fplib_8cc_source.html#l00342">fp32_defaultNaN()</a>, <a class="el" href="fplib_8cc_source.html#l00055">FPLIB_DN</a>, and <a class="el" href="fplib_8cc_source.html#l00063">FPLIB_IOC</a>.</p>

<p>Referenced by <a class="el" href="fplib_8cc_source.html#l00431">fp32_process_NaNs()</a>, <a class="el" href="fplib_8cc_source.html#l00477">fp32_process_NaNs3()</a>, and <a class="el" href="fplib_8cc_source.html#l01380">fp32_sqrt()</a>.</p>

</div>
</div>
<a class="anchor" id="aa2831fbb45bc79c2023efc3c629be1d9"></a><!-- doxytag: member="ArmISA::fp32_process_NaNs" ref="aa2831fbb45bc79c2023efc3c629be1d9" args="(uint32_t a, uint32_t b, int mode, int *flags)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static uint32_t ArmISA::fp32_process_NaNs </td>
          <td>(</td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>mode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int *&nbsp;</td>
          <td class="paramname"> <em>flags</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="fplib_8cc_source.html#l00431">431</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p>References <a class="el" href="fplib_8cc_source.html#l00411">fp32_process_NaN()</a>.</p>

<p>Referenced by <a class="el" href="fplib_8cc_source.html#l00898">fp32_add()</a>, <a class="el" href="fplib_8cc_source.html#l01263">fp32_div()</a>, and <a class="el" href="fplib_8cc_source.html#l01016">fp32_mul()</a>.</p>

</div>
</div>
<a class="anchor" id="adc48b9139e94c05b70eb7b9b5f850823"></a><!-- doxytag: member="ArmISA::fp32_process_NaNs3" ref="adc48b9139e94c05b70eb7b9b5f850823" args="(uint32_t a, uint32_t b, uint32_t c, int mode, int *flags)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static uint32_t ArmISA::fp32_process_NaNs3 </td>
          <td>(</td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>c</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>mode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int *&nbsp;</td>
          <td class="paramname"> <em>flags</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="fplib_8cc_source.html#l00477">477</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p>References <a class="el" href="fplib_8cc_source.html#l00411">fp32_process_NaN()</a>.</p>

<p>Referenced by <a class="el" href="fplib_8cc_source.html#l01088">fp32_muladd()</a>.</p>

</div>
</div>
<a class="anchor" id="aa29ec5552ed7e4a279bf959a3fbb186b"></a><!-- doxytag: member="ArmISA::fp32_repack" ref="aa29ec5552ed7e4a279bf959a3fbb186b" args="(int sgn, int exp, uint32_t mnt)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static uint32_t ArmISA::fp32_repack </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>sgn</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>exp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>mnt</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="fplib_8cc_source.html#l02055">2055</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p>References <a class="el" href="fplib_8cc_source.html#l00270">fp32_pack()</a>.</p>

</div>
</div>
<a class="anchor" id="a4a2ee16c400754d6aa2cf9d312a5a7d6"></a><!-- doxytag: member="ArmISA::fp32_round" ref="a4a2ee16c400754d6aa2cf9d312a5a7d6" args="(int sgn, int exp, uint32_t mnt, int mode, int *flags)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static uint32_t ArmISA::fp32_round </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>sgn</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>exp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>mnt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>mode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int *&nbsp;</td>
          <td class="paramname"> <em>flags</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="fplib_8cc_source.html#l00678">678</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p>References <a class="el" href="fplib_8cc_source.html#l00608">fp32_round_()</a>.</p>

<p>Referenced by <a class="el" href="fplib_8cc_source.html#l00898">fp32_add()</a>, <a class="el" href="fplib_8cc_source.html#l03010">fp32_cvtf()</a>, <a class="el" href="fplib_8cc_source.html#l01263">fp32_div()</a>, <a class="el" href="fplib_8cc_source.html#l01016">fp32_mul()</a>, <a class="el" href="fplib_8cc_source.html#l01088">fp32_muladd()</a>, and <a class="el" href="fplib_8cc_source.html#l01380">fp32_sqrt()</a>.</p>

</div>
</div>
<a class="anchor" id="a8367571b220ba0fd6b89370fe8a4e88a"></a><!-- doxytag: member="ArmISA::fp32_round_" ref="a8367571b220ba0fd6b89370fe8a4e88a" args="(int sgn, int exp, uint32_t mnt, int rm, int mode, int *flags)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static uint32_t ArmISA::fp32_round_ </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>sgn</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>exp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>mnt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>rm</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>mode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int *&nbsp;</td>
          <td class="paramname"> <em>flags</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="fplib_8cc_source.html#l00608">608</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p>References <a class="el" href="fplib_8cc_source.html#l00324">fp32_infinity()</a>, <a class="el" href="fplib_8cc_source.html#l00306">fp32_max_normal()</a>, <a class="el" href="fplib_8cc_source.html#l00270">fp32_pack()</a>, <a class="el" href="fplib_8cc_source.html#l00288">fp32_zero()</a>, <a class="el" href="fplib_8cc_source.html#l00054">FPLIB_FZ</a>, <a class="el" href="fplib_8cc_source.html#l00059">FPLIB_IXC</a>, <a class="el" href="fplib_8cc_source.html#l00061">FPLIB_OFC</a>, <a class="el" href="fplib_8cc_source.html#l00052">FPLIB_RM</a>, <a class="el" href="fplib_8cc_source.html#l00050">FPLIB_RN</a>, <a class="el" href="fplib_8cc_source.html#l00051">FPLIB_RP</a>, <a class="el" href="fplib_8cc_source.html#l00060">FPLIB_UFC</a>, <a class="el" href="fplib_8hh_source.html#l00065">FPRounding_ODD</a>, <a class="el" href="fplib_8hh_source.html#l00064">FPRounding_TIEAWAY</a>, <a class="el" href="fplib_8cc_source.html#l00078">lsl32()</a>, and <a class="el" href="fplib_8cc_source.html#l00084">lsr32()</a>.</p>

<p>Referenced by <a class="el" href="fplib_8cc_source.html#l00678">fp32_round()</a>, and <a class="el" href="fplib_8cc_source.html#l01907">fplibConvert()</a>.</p>

</div>
</div>
<a class="anchor" id="a7764b9e2865e8bd5f5a9dd12f34944f5"></a><!-- doxytag: member="ArmISA::fp32_sqrt" ref="a7764b9e2865e8bd5f5a9dd12f34944f5" args="(uint32_t a, int mode, int *flags)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static uint32_t ArmISA::fp32_sqrt </td>
          <td>(</td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>mode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int *&nbsp;</td>
          <td class="paramname"> <em>flags</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="fplib_8cc_source.html#l01380">1380</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p>References <a class="el" href="fplib_8cc_source.html#l00342">fp32_defaultNaN()</a>, <a class="el" href="fplib_8cc_source.html#l00324">fp32_infinity()</a>, <a class="el" href="fplib_8cc_source.html#l00199">fp32_normalise()</a>, <a class="el" href="fplib_8cc_source.html#l00411">fp32_process_NaN()</a>, <a class="el" href="fplib_8cc_source.html#l00678">fp32_round()</a>, <a class="el" href="fplib_8cc_source.html#l00371">fp32_unpack()</a>, <a class="el" href="fplib_8cc_source.html#l00288">fp32_zero()</a>, <a class="el" href="fplib_8cc_source.html#l00063">FPLIB_IOC</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l01441">t0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l01440">t1</a>, and <a class="el" href="arch_2x86_2types_8hh_source.html#l00103">X86ISA::x</a>.</p>

</div>
</div>
<a class="anchor" id="a7f28321088b54d70ac77541e3b53fad2"></a><!-- doxytag: member="ArmISA::fp32_unpack" ref="a7f28321088b54d70ac77541e3b53fad2" args="(int *sgn, int *exp, uint32_t *mnt, uint32_t x, int mode, int *flags)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static void ArmISA::fp32_unpack </td>
          <td>(</td>
          <td class="paramtype">int *&nbsp;</td>
          <td class="paramname"> <em>sgn</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int *&nbsp;</td>
          <td class="paramname"> <em>exp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t *&nbsp;</td>
          <td class="paramname"> <em>mnt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>x</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>mode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int *&nbsp;</td>
          <td class="paramname"> <em>flags</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="fplib_8cc_source.html#l00371">371</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p>References <a class="el" href="fplib_8cc_source.html#l00054">FPLIB_FZ</a>, and <a class="el" href="fplib_8cc_source.html#l00058">FPLIB_IDC</a>.</p>

<p>Referenced by <a class="el" href="fplib_8cc_source.html#l00898">fp32_add()</a>, <a class="el" href="fplib_8cc_source.html#l00760">fp32_compare_eq()</a>, <a class="el" href="fplib_8cc_source.html#l00779">fp32_compare_ge()</a>, <a class="el" href="fplib_8cc_source.html#l00804">fp32_compare_gt()</a>, <a class="el" href="fplib_8cc_source.html#l01263">fp32_div()</a>, <a class="el" href="fplib_8cc_source.html#l01016">fp32_mul()</a>, <a class="el" href="fplib_8cc_source.html#l01088">fp32_muladd()</a>, <a class="el" href="fplib_8cc_source.html#l01380">fp32_sqrt()</a>, <a class="el" href="fplib_8cc_source.html#l01980">fplibConvert()</a>, and <a class="el" href="fplib_8cc_source.html#l02961">fplibFPToFixed()</a>.</p>

</div>
</div>
<a class="anchor" id="a3235c4c8ffc8407fd032ec075e83d25f"></a><!-- doxytag: member="ArmISA::fp32_zero" ref="a3235c4c8ffc8407fd032ec075e83d25f" args="(int sgn)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static uint32_t ArmISA::fp32_zero </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>sgn</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="fplib_8cc_source.html#l00288">288</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p>References <a class="el" href="fplib_8cc_source.html#l00270">fp32_pack()</a>.</p>

<p>Referenced by <a class="el" href="fplib_8cc_source.html#l00898">fp32_add()</a>, <a class="el" href="fplib_8cc_source.html#l03010">fp32_cvtf()</a>, <a class="el" href="fplib_8cc_source.html#l01263">fp32_div()</a>, <a class="el" href="fplib_8cc_source.html#l01016">fp32_mul()</a>, <a class="el" href="fplib_8cc_source.html#l01088">fp32_muladd()</a>, <a class="el" href="fplib_8cc_source.html#l00608">fp32_round_()</a>, <a class="el" href="fplib_8cc_source.html#l01380">fp32_sqrt()</a>, and <a class="el" href="fplib_8cc_source.html#l01907">fplibConvert()</a>.</p>

</div>
</div>
<a class="anchor" id="a7da0526d3b13d6740343f4cae0fd870e"></a><!-- doxytag: member="ArmISA::fp64_add" ref="a7da0526d3b13d6740343f4cae0fd870e" args="(uint64_t a, uint64_t b, int neg, int mode, int *flags)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static uint64_t ArmISA::fp64_add </td>
          <td>(</td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>neg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>mode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int *&nbsp;</td>
          <td class="paramname"> <em>flags</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="fplib_8cc_source.html#l00957">957</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p>References <a class="el" href="fplib_8cc_source.html#l00348">fp64_defaultNaN()</a>, <a class="el" href="fplib_8cc_source.html#l00330">fp64_infinity()</a>, <a class="el" href="fplib_8cc_source.html#l00217">fp64_normalise()</a>, <a class="el" href="fplib_8cc_source.html#l00454">fp64_process_NaNs()</a>, <a class="el" href="fplib_8cc_source.html#l00754">fp64_round()</a>, <a class="el" href="fplib_8cc_source.html#l00391">fp64_unpack()</a>, <a class="el" href="fplib_8cc_source.html#l00294">fp64_zero()</a>, <a class="el" href="fplib_8cc_source.html#l00063">FPLIB_IOC</a>, <a class="el" href="fplib_8cc_source.html#l00090">lsl64()</a>, <a class="el" href="fplib_8cc_source.html#l00096">lsr64()</a>, and <a class="el" href="arch_2x86_2types_8hh_source.html#l00103">X86ISA::x</a>.</p>

</div>
</div>
<a class="anchor" id="a38cd12db3de8effd8646a98431895108"></a><!-- doxytag: member="ArmISA::fp64_compare_eq" ref="a38cd12db3de8effd8646a98431895108" args="(uint64_t a, uint64_t b, int mode, int *flags)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static int ArmISA::fp64_compare_eq </td>
          <td>(</td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>mode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int *&nbsp;</td>
          <td class="paramname"> <em>flags</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="fplib_8cc_source.html#l00829">829</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p>References <a class="el" href="fplib_8cc_source.html#l00391">fp64_unpack()</a>, and <a class="el" href="fplib_8cc_source.html#l00063">FPLIB_IOC</a>.</p>

</div>
</div>
<a class="anchor" id="aa131c989793b7e094e9f9eef8b0a63a0"></a><!-- doxytag: member="ArmISA::fp64_compare_ge" ref="aa131c989793b7e094e9f9eef8b0a63a0" args="(uint64_t a, uint64_t b, int mode, int *flags)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static int ArmISA::fp64_compare_ge </td>
          <td>(</td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>mode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int *&nbsp;</td>
          <td class="paramname"> <em>flags</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="fplib_8cc_source.html#l00848">848</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p>References <a class="el" href="fplib_8cc_source.html#l00391">fp64_unpack()</a>, and <a class="el" href="fplib_8cc_source.html#l00063">FPLIB_IOC</a>.</p>

</div>
</div>
<a class="anchor" id="af768cd1d844b2c1756ce269683b6f4fe"></a><!-- doxytag: member="ArmISA::fp64_compare_gt" ref="af768cd1d844b2c1756ce269683b6f4fe" args="(uint64_t a, uint64_t b, int mode, int *flags)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static int ArmISA::fp64_compare_gt </td>
          <td>(</td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>mode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int *&nbsp;</td>
          <td class="paramname"> <em>flags</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="fplib_8cc_source.html#l00873">873</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p>References <a class="el" href="fplib_8cc_source.html#l00391">fp64_unpack()</a>, and <a class="el" href="fplib_8cc_source.html#l00063">FPLIB_IOC</a>.</p>

</div>
</div>
<a class="anchor" id="a2eefa51d1a6e12c7f177146c640f0345"></a><!-- doxytag: member="ArmISA::fp64_cvtf" ref="a2eefa51d1a6e12c7f177146c640f0345" args="(uint64_t a, int fbits, int u, int mode, int *flags)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static uint64_t ArmISA::fp64_cvtf </td>
          <td>(</td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>fbits</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>u</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>mode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int *&nbsp;</td>
          <td class="paramname"> <em>flags</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="fplib_8cc_source.html#l03029">3029</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p>References <a class="el" href="fplib_8cc_source.html#l00217">fp64_normalise()</a>, <a class="el" href="fplib_8cc_source.html#l00754">fp64_round()</a>, and <a class="el" href="fplib_8cc_source.html#l00294">fp64_zero()</a>.</p>

<p>Referenced by <a class="el" href="fplib_8cc_source.html#l03059">fplibFixedToFP()</a>.</p>

</div>
</div>
<a class="anchor" id="a1df89d29e8f8494c15bcf6b73f951f07"></a><!-- doxytag: member="ArmISA::fp64_defaultNaN" ref="a1df89d29e8f8494c15bcf6b73f951f07" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static uint64_t ArmISA::fp64_defaultNaN </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="fplib_8cc_source.html#l00348">348</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p>References <a class="el" href="fplib_8cc_source.html#l00276">fp64_pack()</a>.</p>

<p>Referenced by <a class="el" href="fplib_8cc_source.html#l00957">fp64_add()</a>, <a class="el" href="fplib_8cc_source.html#l01303">fp64_div()</a>, <a class="el" href="fplib_8cc_source.html#l01052">fp64_mul()</a>, <a class="el" href="fplib_8cc_source.html#l01172">fp64_muladd()</a>, <a class="el" href="fplib_8cc_source.html#l00421">fp64_process_NaN()</a>, <a class="el" href="fplib_8cc_source.html#l01437">fp64_sqrt()</a>, and <a class="el" href="fplib_8cc_source.html#l01944">fplibConvert()</a>.</p>

</div>
</div>
<a class="anchor" id="acae0edcd60b561117099bbd354ad9f81"></a><!-- doxytag: member="ArmISA::fp64_div" ref="acae0edcd60b561117099bbd354ad9f81" args="(uint64_t a, uint64_t b, int mode, int *flags)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static uint64_t ArmISA::fp64_div </td>
          <td>(</td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>mode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int *&nbsp;</td>
          <td class="paramname"> <em>flags</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="fplib_8cc_source.html#l01303">1303</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p>References <a class="el" href="arm_2miscregs_8hh_source.html#l01364">c</a>, <a class="el" href="fplib_8cc_source.html#l00175">cmp128()</a>, <a class="el" href="fplib_8cc_source.html#l00348">fp64_defaultNaN()</a>, <a class="el" href="fplib_8cc_source.html#l00330">fp64_infinity()</a>, <a class="el" href="fplib_8cc_source.html#l00217">fp64_normalise()</a>, <a class="el" href="fplib_8cc_source.html#l00454">fp64_process_NaNs()</a>, <a class="el" href="fplib_8cc_source.html#l00754">fp64_round()</a>, <a class="el" href="fplib_8cc_source.html#l00391">fp64_unpack()</a>, <a class="el" href="fplib_8cc_source.html#l00294">fp64_zero()</a>, <a class="el" href="fplib_8cc_source.html#l00062">FPLIB_DZC</a>, <a class="el" href="fplib_8cc_source.html#l00063">FPLIB_IOC</a>, <a class="el" href="fplib_8cc_source.html#l00117">lsr128()</a>, <a class="el" href="fplib_8cc_source.html#l00132">mul62x62()</a>, <a class="el" href="fplib_8cc_source.html#l00150">mul64x32()</a>, <a class="el" href="fplib_8cc_source.html#l00167">sub128()</a>, and <a class="el" href="arch_2x86_2types_8hh_source.html#l00103">X86ISA::x</a>.</p>

</div>
</div>
<a class="anchor" id="a03afbc4e9dc26053a3db706c8ed73a3f"></a><!-- doxytag: member="ArmISA::fp64_FPConvertNaN_16" ref="a03afbc4e9dc26053a3db706c8ed73a3f" args="(uint16_t op)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static uint64_t ArmISA::fp64_FPConvertNaN_16 </td>
          <td>(</td>
          <td class="paramtype">uint16_t&nbsp;</td>
          <td class="paramname"> <em>op</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="fplib_8cc_source.html#l01730">1730</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p>References <a class="el" href="fplib_8cc_source.html#l00276">fp64_pack()</a>.</p>

<p>Referenced by <a class="el" href="fplib_8cc_source.html#l01944">fplibConvert()</a>.</p>

</div>
</div>
<a class="anchor" id="a7419352958e1c1b64d3c7bbf750ff86f"></a><!-- doxytag: member="ArmISA::fp64_FPConvertNaN_32" ref="a7419352958e1c1b64d3c7bbf750ff86f" args="(uint32_t op)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static uint64_t ArmISA::fp64_FPConvertNaN_32 </td>
          <td>(</td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>op</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="fplib_8cc_source.html#l01736">1736</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p>References <a class="el" href="fplib_8cc_source.html#l00276">fp64_pack()</a>.</p>

<p>Referenced by <a class="el" href="fplib_8cc_source.html#l01980">fplibConvert()</a>.</p>

</div>
</div>
<a class="anchor" id="aaefe15a4f5b0a88adeb21d7f5f243772"></a><!-- doxytag: member="ArmISA::fp64_FPOnePointFive" ref="aaefe15a4f5b0a88adeb21d7f5f243772" args="(int sgn)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static uint64_t ArmISA::fp64_FPOnePointFive </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>sgn</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="fplib_8cc_source.html#l01748">1748</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p>References <a class="el" href="fplib_8cc_source.html#l00276">fp64_pack()</a>.</p>

</div>
</div>
<a class="anchor" id="a2578d84fef4931203fbe690a2379b979"></a><!-- doxytag: member="ArmISA::fp64_FPThree" ref="a2578d84fef4931203fbe690a2379b979" args="(int sgn)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static uint64_t ArmISA::fp64_FPThree </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>sgn</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="fplib_8cc_source.html#l01760">1760</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p>References <a class="el" href="fplib_8cc_source.html#l00276">fp64_pack()</a>.</p>

</div>
</div>
<a class="anchor" id="a46b4fab290db7566ed6f3f6b36093dd8"></a><!-- doxytag: member="ArmISA::fp64_FPTwo" ref="a46b4fab290db7566ed6f3f6b36093dd8" args="(int sgn)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static uint64_t ArmISA::fp64_FPTwo </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>sgn</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="fplib_8cc_source.html#l01772">1772</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p>References <a class="el" href="fplib_8cc_source.html#l00276">fp64_pack()</a>.</p>

</div>
</div>
<a class="anchor" id="a689cd18e720f9d0de81bd47ac27656ac"></a><!-- doxytag: member="ArmISA::fp64_infinity" ref="a689cd18e720f9d0de81bd47ac27656ac" args="(int sgn)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static uint64_t ArmISA::fp64_infinity </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>sgn</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="fplib_8cc_source.html#l00330">330</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p>References <a class="el" href="fplib_8cc_source.html#l00276">fp64_pack()</a>.</p>

<p>Referenced by <a class="el" href="fplib_8cc_source.html#l00957">fp64_add()</a>, <a class="el" href="fplib_8cc_source.html#l01303">fp64_div()</a>, <a class="el" href="fplib_8cc_source.html#l02077">fp64_minmaxnum()</a>, <a class="el" href="fplib_8cc_source.html#l01052">fp64_mul()</a>, <a class="el" href="fplib_8cc_source.html#l01172">fp64_muladd()</a>, <a class="el" href="fplib_8cc_source.html#l00684">fp64_round_()</a>, <a class="el" href="fplib_8cc_source.html#l01437">fp64_sqrt()</a>, and <a class="el" href="fplib_8cc_source.html#l01944">fplibConvert()</a>.</p>

</div>
</div>
<a class="anchor" id="a4e0a83f00ff6716257b9b7456a7b9e63"></a><!-- doxytag: member="ArmISA::fp64_max_normal" ref="a4e0a83f00ff6716257b9b7456a7b9e63" args="(int sgn)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static uint64_t ArmISA::fp64_max_normal </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>sgn</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="fplib_8cc_source.html#l00312">312</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p>References <a class="el" href="fplib_8cc_source.html#l00276">fp64_pack()</a>.</p>

<p>Referenced by <a class="el" href="fplib_8cc_source.html#l00684">fp64_round_()</a>.</p>

</div>
</div>
<a class="anchor" id="aa6b91ce317bd9e4f692b9f756c123a17"></a><!-- doxytag: member="ArmISA::fp64_minmaxnum" ref="aa6b91ce317bd9e4f692b9f756c123a17" args="(uint64_t *op1, uint64_t *op2, int sgn)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static void ArmISA::fp64_minmaxnum </td>
          <td>(</td>
          <td class="paramtype">uint64_t *&nbsp;</td>
          <td class="paramname"> <em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t *&nbsp;</td>
          <td class="paramname"> <em>op2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>sgn</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="fplib_8cc_source.html#l02077">2077</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p>References <a class="el" href="fplib_8cc_source.html#l00330">fp64_infinity()</a>.</p>

</div>
</div>
<a class="anchor" id="ab67232cd2fe148375855e99279adef77"></a><!-- doxytag: member="ArmISA::fp64_mul" ref="ab67232cd2fe148375855e99279adef77" args="(uint64_t a, uint64_t b, int mode, int *flags)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static uint64_t ArmISA::fp64_mul </td>
          <td>(</td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>mode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int *&nbsp;</td>
          <td class="paramname"> <em>flags</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="fplib_8cc_source.html#l01052">1052</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p>References <a class="el" href="fplib_8cc_source.html#l00235">fp128_normalise()</a>, <a class="el" href="fplib_8cc_source.html#l00348">fp64_defaultNaN()</a>, <a class="el" href="fplib_8cc_source.html#l00330">fp64_infinity()</a>, <a class="el" href="fplib_8cc_source.html#l00454">fp64_process_NaNs()</a>, <a class="el" href="fplib_8cc_source.html#l00754">fp64_round()</a>, <a class="el" href="fplib_8cc_source.html#l00391">fp64_unpack()</a>, <a class="el" href="fplib_8cc_source.html#l00294">fp64_zero()</a>, <a class="el" href="fplib_8cc_source.html#l00063">FPLIB_IOC</a>, <a class="el" href="fplib_8cc_source.html#l00132">mul62x62()</a>, and <a class="el" href="arch_2x86_2types_8hh_source.html#l00103">X86ISA::x</a>.</p>

</div>
</div>
<a class="anchor" id="ade746f157f34075e21edf09d596d0618"></a><!-- doxytag: member="ArmISA::fp64_muladd" ref="ade746f157f34075e21edf09d596d0618" args="(uint64_t a, uint64_t b, uint64_t c, int scale, int mode, int *flags)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static uint64_t ArmISA::fp64_muladd </td>
          <td>(</td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>c</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>scale</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>mode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int *&nbsp;</td>
          <td class="paramname"> <em>flags</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="fplib_8cc_source.html#l01172">1172</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p>References <a class="el" href="fplib_8cc_source.html#l00159">add128()</a>, <a class="el" href="fplib_8cc_source.html#l00175">cmp128()</a>, <a class="el" href="fplib_8cc_source.html#l00235">fp128_normalise()</a>, <a class="el" href="fplib_8cc_source.html#l00348">fp64_defaultNaN()</a>, <a class="el" href="fplib_8cc_source.html#l00330">fp64_infinity()</a>, <a class="el" href="fplib_8cc_source.html#l00506">fp64_process_NaNs3()</a>, <a class="el" href="fplib_8cc_source.html#l00754">fp64_round()</a>, <a class="el" href="fplib_8cc_source.html#l00391">fp64_unpack()</a>, <a class="el" href="fplib_8cc_source.html#l00294">fp64_zero()</a>, <a class="el" href="fplib_8cc_source.html#l00063">FPLIB_IOC</a>, <a class="el" href="fplib_8cc_source.html#l00102">lsl128()</a>, <a class="el" href="fplib_8cc_source.html#l00117">lsr128()</a>, <a class="el" href="fplib_8cc_source.html#l00132">mul62x62()</a>, <a class="el" href="fplib_8cc_source.html#l00167">sub128()</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l01441">t0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l01440">t1</a>, and <a class="el" href="arch_2x86_2types_8hh_source.html#l00103">X86ISA::x</a>.</p>

</div>
</div>
<a class="anchor" id="a6e521a1a69a167e5cc052698276cd389"></a><!-- doxytag: member="ArmISA::fp64_normalise" ref="a6e521a1a69a167e5cc052698276cd389" args="(uint64_t mnt, int *exp)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static uint64_t ArmISA::fp64_normalise </td>
          <td>(</td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>mnt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int *&nbsp;</td>
          <td class="paramname"> <em>exp</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="fplib_8cc_source.html#l00217">217</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p>References <a class="el" href="arch_2arm_2types_8hh_source.html#l00123">shift</a>.</p>

<p>Referenced by <a class="el" href="fplib_8cc_source.html#l03010">fp32_cvtf()</a>, <a class="el" href="fplib_8cc_source.html#l01263">fp32_div()</a>, <a class="el" href="fplib_8cc_source.html#l01016">fp32_mul()</a>, <a class="el" href="fplib_8cc_source.html#l01088">fp32_muladd()</a>, <a class="el" href="fplib_8cc_source.html#l00957">fp64_add()</a>, <a class="el" href="fplib_8cc_source.html#l03029">fp64_cvtf()</a>, <a class="el" href="fplib_8cc_source.html#l01303">fp64_div()</a>, and <a class="el" href="fplib_8cc_source.html#l01437">fp64_sqrt()</a>.</p>

</div>
</div>
<a class="anchor" id="a2ffb5c4b69562b5111fd2311a849aced"></a><!-- doxytag: member="ArmISA::fp64_pack" ref="a2ffb5c4b69562b5111fd2311a849aced" args="(uint64_t sgn, uint64_t exp, uint64_t mnt)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static uint64_t ArmISA::fp64_pack </td>
          <td>(</td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>sgn</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>exp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>mnt</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="fplib_8cc_source.html#l00276">276</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p>Referenced by <a class="el" href="fplib_8cc_source.html#l00348">fp64_defaultNaN()</a>, <a class="el" href="fplib_8cc_source.html#l01730">fp64_FPConvertNaN_16()</a>, <a class="el" href="fplib_8cc_source.html#l01736">fp64_FPConvertNaN_32()</a>, <a class="el" href="fplib_8cc_source.html#l01748">fp64_FPOnePointFive()</a>, <a class="el" href="fplib_8cc_source.html#l01760">fp64_FPThree()</a>, <a class="el" href="fplib_8cc_source.html#l01772">fp64_FPTwo()</a>, <a class="el" href="fplib_8cc_source.html#l00330">fp64_infinity()</a>, <a class="el" href="fplib_8cc_source.html#l00312">fp64_max_normal()</a>, <a class="el" href="fplib_8cc_source.html#l02061">fp64_repack()</a>, <a class="el" href="fplib_8cc_source.html#l00684">fp64_round_()</a>, <a class="el" href="fplib_8cc_source.html#l00294">fp64_zero()</a>, and <a class="el" href="fplib_8cc_source.html#l01944">fplibConvert()</a>.</p>

</div>
</div>
<a class="anchor" id="a79c2352db3e640f4e726a9721317bf2e"></a><!-- doxytag: member="ArmISA::fp64_process_NaN" ref="a79c2352db3e640f4e726a9721317bf2e" args="(uint64_t a, int mode, int *flags)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static uint64_t ArmISA::fp64_process_NaN </td>
          <td>(</td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>mode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int *&nbsp;</td>
          <td class="paramname"> <em>flags</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="fplib_8cc_source.html#l00421">421</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p>References <a class="el" href="fplib_8cc_source.html#l00348">fp64_defaultNaN()</a>, <a class="el" href="fplib_8cc_source.html#l00055">FPLIB_DN</a>, and <a class="el" href="fplib_8cc_source.html#l00063">FPLIB_IOC</a>.</p>

<p>Referenced by <a class="el" href="fplib_8cc_source.html#l00454">fp64_process_NaNs()</a>, <a class="el" href="fplib_8cc_source.html#l00506">fp64_process_NaNs3()</a>, and <a class="el" href="fplib_8cc_source.html#l01437">fp64_sqrt()</a>.</p>

</div>
</div>
<a class="anchor" id="a894944319edcbb19550d80c61a710b6e"></a><!-- doxytag: member="ArmISA::fp64_process_NaNs" ref="a894944319edcbb19550d80c61a710b6e" args="(uint64_t a, uint64_t b, int mode, int *flags)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static uint64_t ArmISA::fp64_process_NaNs </td>
          <td>(</td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>mode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int *&nbsp;</td>
          <td class="paramname"> <em>flags</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="fplib_8cc_source.html#l00454">454</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p>References <a class="el" href="fplib_8cc_source.html#l00421">fp64_process_NaN()</a>.</p>

<p>Referenced by <a class="el" href="fplib_8cc_source.html#l00957">fp64_add()</a>, <a class="el" href="fplib_8cc_source.html#l01303">fp64_div()</a>, and <a class="el" href="fplib_8cc_source.html#l01052">fp64_mul()</a>.</p>

</div>
</div>
<a class="anchor" id="a400b96f57a2199f06a1271e14bdec3a0"></a><!-- doxytag: member="ArmISA::fp64_process_NaNs3" ref="a400b96f57a2199f06a1271e14bdec3a0" args="(uint64_t a, uint64_t b, uint64_t c, int mode, int *flags)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static uint64_t ArmISA::fp64_process_NaNs3 </td>
          <td>(</td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>c</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>mode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int *&nbsp;</td>
          <td class="paramname"> <em>flags</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="fplib_8cc_source.html#l00506">506</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p>References <a class="el" href="fplib_8cc_source.html#l00421">fp64_process_NaN()</a>.</p>

<p>Referenced by <a class="el" href="fplib_8cc_source.html#l01172">fp64_muladd()</a>.</p>

</div>
</div>
<a class="anchor" id="acfd39932e5ccac2b08bf586b9764a4f1"></a><!-- doxytag: member="ArmISA::fp64_repack" ref="acfd39932e5ccac2b08bf586b9764a4f1" args="(int sgn, int exp, uint64_t mnt)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static uint64_t ArmISA::fp64_repack </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>sgn</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>exp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>mnt</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="fplib_8cc_source.html#l02061">2061</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p>References <a class="el" href="fplib_8cc_source.html#l00276">fp64_pack()</a>.</p>

</div>
</div>
<a class="anchor" id="a5d644a548e05a126b14ae65c098a5ee8"></a><!-- doxytag: member="ArmISA::fp64_round" ref="a5d644a548e05a126b14ae65c098a5ee8" args="(int sgn, int exp, uint64_t mnt, int mode, int *flags)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static uint64_t ArmISA::fp64_round </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>sgn</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>exp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>mnt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>mode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int *&nbsp;</td>
          <td class="paramname"> <em>flags</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="fplib_8cc_source.html#l00754">754</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p>References <a class="el" href="fplib_8cc_source.html#l00684">fp64_round_()</a>.</p>

<p>Referenced by <a class="el" href="fplib_8cc_source.html#l00957">fp64_add()</a>, <a class="el" href="fplib_8cc_source.html#l03029">fp64_cvtf()</a>, <a class="el" href="fplib_8cc_source.html#l01303">fp64_div()</a>, <a class="el" href="fplib_8cc_source.html#l01052">fp64_mul()</a>, <a class="el" href="fplib_8cc_source.html#l01172">fp64_muladd()</a>, and <a class="el" href="fplib_8cc_source.html#l01437">fp64_sqrt()</a>.</p>

</div>
</div>
<a class="anchor" id="a43a7c959e25a25b2375569b5b070df42"></a><!-- doxytag: member="ArmISA::fp64_round_" ref="a43a7c959e25a25b2375569b5b070df42" args="(int sgn, int exp, uint64_t mnt, int rm, int mode, int *flags)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static uint64_t ArmISA::fp64_round_ </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>sgn</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>exp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>mnt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>rm</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>mode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int *&nbsp;</td>
          <td class="paramname"> <em>flags</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="fplib_8cc_source.html#l00684">684</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p>References <a class="el" href="fplib_8cc_source.html#l00330">fp64_infinity()</a>, <a class="el" href="fplib_8cc_source.html#l00312">fp64_max_normal()</a>, <a class="el" href="fplib_8cc_source.html#l00276">fp64_pack()</a>, <a class="el" href="fplib_8cc_source.html#l00294">fp64_zero()</a>, <a class="el" href="fplib_8cc_source.html#l00054">FPLIB_FZ</a>, <a class="el" href="fplib_8cc_source.html#l00059">FPLIB_IXC</a>, <a class="el" href="fplib_8cc_source.html#l00061">FPLIB_OFC</a>, <a class="el" href="fplib_8cc_source.html#l00052">FPLIB_RM</a>, <a class="el" href="fplib_8cc_source.html#l00050">FPLIB_RN</a>, <a class="el" href="fplib_8cc_source.html#l00051">FPLIB_RP</a>, <a class="el" href="fplib_8cc_source.html#l00060">FPLIB_UFC</a>, <a class="el" href="fplib_8hh_source.html#l00065">FPRounding_ODD</a>, <a class="el" href="fplib_8hh_source.html#l00064">FPRounding_TIEAWAY</a>, <a class="el" href="fplib_8cc_source.html#l00090">lsl64()</a>, and <a class="el" href="fplib_8cc_source.html#l00096">lsr64()</a>.</p>

<p>Referenced by <a class="el" href="fplib_8cc_source.html#l00754">fp64_round()</a>.</p>

</div>
</div>
<a class="anchor" id="a359653c1ecbfc310fe3dd888a1b91f67"></a><!-- doxytag: member="ArmISA::fp64_sqrt" ref="a359653c1ecbfc310fe3dd888a1b91f67" args="(uint64_t a, int mode, int *flags)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static uint64_t ArmISA::fp64_sqrt </td>
          <td>(</td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>mode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int *&nbsp;</td>
          <td class="paramname"> <em>flags</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="fplib_8cc_source.html#l01437">1437</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p>References <a class="el" href="arm_2miscregs_8hh_source.html#l01364">c</a>, <a class="el" href="fplib_8cc_source.html#l00175">cmp128()</a>, <a class="el" href="fplib_8cc_source.html#l00348">fp64_defaultNaN()</a>, <a class="el" href="fplib_8cc_source.html#l00330">fp64_infinity()</a>, <a class="el" href="fplib_8cc_source.html#l00217">fp64_normalise()</a>, <a class="el" href="fplib_8cc_source.html#l00421">fp64_process_NaN()</a>, <a class="el" href="fplib_8cc_source.html#l00754">fp64_round()</a>, <a class="el" href="fplib_8cc_source.html#l00391">fp64_unpack()</a>, <a class="el" href="fplib_8cc_source.html#l00294">fp64_zero()</a>, <a class="el" href="fplib_8cc_source.html#l00063">FPLIB_IOC</a>, <a class="el" href="fplib_8cc_source.html#l00102">lsl128()</a>, <a class="el" href="fplib_8cc_source.html#l00117">lsr128()</a>, <a class="el" href="fplib_8cc_source.html#l00132">mul62x62()</a>, <a class="el" href="fplib_8cc_source.html#l00150">mul64x32()</a>, <a class="el" href="pra__constants_8hh_source.html#l00097">MipsISA::r</a>, and <a class="el" href="arch_2x86_2types_8hh_source.html#l00103">X86ISA::x</a>.</p>

</div>
</div>
<a class="anchor" id="a78e8d1dbfd88dd684f8d337e19b6ba3e"></a><!-- doxytag: member="ArmISA::fp64_unpack" ref="a78e8d1dbfd88dd684f8d337e19b6ba3e" args="(int *sgn, int *exp, uint64_t *mnt, uint64_t x, int mode, int *flags)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static void ArmISA::fp64_unpack </td>
          <td>(</td>
          <td class="paramtype">int *&nbsp;</td>
          <td class="paramname"> <em>sgn</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int *&nbsp;</td>
          <td class="paramname"> <em>exp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t *&nbsp;</td>
          <td class="paramname"> <em>mnt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>x</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>mode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int *&nbsp;</td>
          <td class="paramname"> <em>flags</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="fplib_8cc_source.html#l00391">391</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p>References <a class="el" href="fplib_8cc_source.html#l00054">FPLIB_FZ</a>, and <a class="el" href="fplib_8cc_source.html#l00058">FPLIB_IDC</a>.</p>

<p>Referenced by <a class="el" href="fplib_8cc_source.html#l00957">fp64_add()</a>, <a class="el" href="fplib_8cc_source.html#l00829">fp64_compare_eq()</a>, <a class="el" href="fplib_8cc_source.html#l00848">fp64_compare_ge()</a>, <a class="el" href="fplib_8cc_source.html#l00873">fp64_compare_gt()</a>, <a class="el" href="fplib_8cc_source.html#l01303">fp64_div()</a>, <a class="el" href="fplib_8cc_source.html#l01052">fp64_mul()</a>, <a class="el" href="fplib_8cc_source.html#l01172">fp64_muladd()</a>, <a class="el" href="fplib_8cc_source.html#l01437">fp64_sqrt()</a>, <a class="el" href="fplib_8cc_source.html#l01907">fplibConvert()</a>, and <a class="el" href="fplib_8cc_source.html#l02987">fplibFPToFixed()</a>.</p>

</div>
</div>
<a class="anchor" id="aa9d065b3e75869d6f3ea069ff0025f83"></a><!-- doxytag: member="ArmISA::fp64_zero" ref="aa9d065b3e75869d6f3ea069ff0025f83" args="(int sgn)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static uint64_t ArmISA::fp64_zero </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>sgn</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="fplib_8cc_source.html#l00294">294</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p>References <a class="el" href="fplib_8cc_source.html#l00276">fp64_pack()</a>.</p>

<p>Referenced by <a class="el" href="fplib_8cc_source.html#l00957">fp64_add()</a>, <a class="el" href="fplib_8cc_source.html#l03029">fp64_cvtf()</a>, <a class="el" href="fplib_8cc_source.html#l01303">fp64_div()</a>, <a class="el" href="fplib_8cc_source.html#l01052">fp64_mul()</a>, <a class="el" href="fplib_8cc_source.html#l01172">fp64_muladd()</a>, <a class="el" href="fplib_8cc_source.html#l00684">fp64_round_()</a>, <a class="el" href="fplib_8cc_source.html#l01437">fp64_sqrt()</a>, and <a class="el" href="fplib_8cc_source.html#l01944">fplibConvert()</a>.</p>

</div>
</div>
<a class="anchor" id="a43f38e5edcb0f6f4f36317b53135e35f"></a><!-- doxytag: member="ArmISA::fpAdd" ref="a43f38e5edcb0f6f4f36317b53135e35f" args="(T a, T b)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename T &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">static T ArmISA::fpAdd </td>
          <td>(</td>
          <td class="paramtype">T&nbsp;</td>
          <td class="paramname"> <em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">T&nbsp;</td>
          <td class="paramname"> <em>b</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="vfp_8hh_source.html#l00475">475</a> of file <a class="el" href="vfp_8hh_source.html">vfp.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a7555a577746b606b35fe2aecd1030008"></a><!-- doxytag: member="ArmISA::fpAddD" ref="a7555a577746b606b35fe2aecd1030008" args="(double a, double b)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static double ArmISA::fpAddD </td>
          <td>(</td>
          <td class="paramtype">double&nbsp;</td>
          <td class="paramname"> <em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">double&nbsp;</td>
          <td class="paramname"> <em>b</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="vfp_8hh_source.html#l00494">494</a> of file <a class="el" href="vfp_8hh_source.html">vfp.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a30d928e550eec7b1e060695cd23cc775"></a><!-- doxytag: member="ArmISA::fpAddS" ref="a30d928e550eec7b1e060695cd23cc775" args="(float a, float b)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static float ArmISA::fpAddS </td>
          <td>(</td>
          <td class="paramtype">float&nbsp;</td>
          <td class="paramname"> <em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">float&nbsp;</td>
          <td class="paramname"> <em>b</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="vfp_8hh_source.html#l00488">488</a> of file <a class="el" href="vfp_8hh_source.html">vfp.hh</a>.</p>

</div>
</div>
<a class="anchor" id="ac3868bde2da2b545550e434e63ec639d"></a><!-- doxytag: member="ArmISA::FPCRRounding" ref="ac3868bde2da2b545550e434e63ec639d" args="(FPSCR &amp;fpscr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="namespaceArmISA.html#a07ad256fb288410cced38c60101221fd">FPRounding</a> ArmISA::FPCRRounding </td>
          <td>(</td>
          <td class="paramtype">FPSCR &amp;&nbsp;</td>
          <td class="paramname"> <em>fpscr</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="fplib_8hh_source.html#l00069">69</a> of file <a class="el" href="fplib_8hh_source.html">fplib.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a941c796adcf6bf2bdf58c1e15f986e50"></a><!-- doxytag: member="ArmISA::fpDiv" ref="a941c796adcf6bf2bdf58c1e15f986e50" args="(T a, T b)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename T &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">static T ArmISA::fpDiv </td>
          <td>(</td>
          <td class="paramtype">T&nbsp;</td>
          <td class="paramname"> <em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">T&nbsp;</td>
          <td class="paramname"> <em>b</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="vfp_8hh_source.html#l00525">525</a> of file <a class="el" href="vfp_8hh_source.html">vfp.hh</a>.</p>

</div>
</div>
<a class="anchor" id="ac1f5d84bf5f7004c05f07dc492cf6733"></a><!-- doxytag: member="ArmISA::fpDivD" ref="ac1f5d84bf5f7004c05f07dc492cf6733" args="(double a, double b)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static double ArmISA::fpDivD </td>
          <td>(</td>
          <td class="paramtype">double&nbsp;</td>
          <td class="paramname"> <em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">double&nbsp;</td>
          <td class="paramname"> <em>b</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="vfp_8hh_source.html#l00518">518</a> of file <a class="el" href="vfp_8hh_source.html">vfp.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a9ce23f6d7f92886b3f294ce377a9689b"></a><!-- doxytag: member="ArmISA::fpDivS" ref="a9ce23f6d7f92886b3f294ce377a9689b" args="(float a, float b)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static float ArmISA::fpDivS </td>
          <td>(</td>
          <td class="paramtype">float&nbsp;</td>
          <td class="paramname"> <em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">float&nbsp;</td>
          <td class="paramname"> <em>b</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="vfp_8hh_source.html#l00512">512</a> of file <a class="el" href="vfp_8hh_source.html">vfp.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a888bd6abac5be37569c1be05c211950a"></a><!-- doxytag: member="ArmISA::fplibAbs" ref="a888bd6abac5be37569c1be05c211950a" args="(T op)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class T &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">T ArmISA::fplibAbs </td>
          <td>(</td>
          <td class="paramtype">T&nbsp;</td>
          <td class="paramname"> <em>op</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Floating-point absolute value. </p>

</div>
</div>
<a class="anchor" id="a32b625dce7de2d7e4825a5c9e35e2817"></a><!-- doxytag: member="ArmISA::fplibAbs" ref="a32b625dce7de2d7e4825a5c9e35e2817" args="(uint64_t op)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint64_t ArmISA::fplibAbs </td>
          <td>(</td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>op</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ac4d49861374d225e2fac4005c0f11ac5"></a><!-- doxytag: member="ArmISA::fplibAbs" ref="ac4d49861374d225e2fac4005c0f11ac5" args="(uint32_t op)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ArmISA::fplibAbs </td>
          <td>(</td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>op</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ab73a401eddcaa9e4dc9f2f288cdc2b7a"></a><!-- doxytag: member="ArmISA::fplibAdd" ref="ab73a401eddcaa9e4dc9f2f288cdc2b7a" args="(T op1, T op2, FPSCR &amp;fpscr)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class T &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">T ArmISA::fplibAdd </td>
          <td>(</td>
          <td class="paramtype">T&nbsp;</td>
          <td class="paramname"> <em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">T&nbsp;</td>
          <td class="paramname"> <em>op2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&nbsp;</td>
          <td class="paramname"> <em>fpscr</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Floating-point add. </p>

</div>
</div>
<a class="anchor" id="a9ee70a5e470995b25b4226e7dc3b0bf0"></a><!-- doxytag: member="ArmISA::fplibAdd" ref="a9ee70a5e470995b25b4226e7dc3b0bf0" args="(uint64_t op1, uint64_t op2, FPSCR &amp;fpscr)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint64_t ArmISA::fplibAdd </td>
          <td>(</td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>op2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&nbsp;</td>
          <td class="paramname"> <em>fpscr</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ad3c49e418545bfa73e5eba0aae8e296e"></a><!-- doxytag: member="ArmISA::fplibAdd" ref="ad3c49e418545bfa73e5eba0aae8e296e" args="(uint32_t op1, uint32_t op2, FPSCR &amp;fpscr)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ArmISA::fplibAdd </td>
          <td>(</td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>op2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&nbsp;</td>
          <td class="paramname"> <em>fpscr</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a27a358780589526383b6db4e16b745cd"></a><!-- doxytag: member="ArmISA::fplibCompare" ref="a27a358780589526383b6db4e16b745cd" args="(T op1, T op2, bool signal_nans, FPSCR &amp;fpscr)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class T &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">int ArmISA::fplibCompare </td>
          <td>(</td>
          <td class="paramtype">T&nbsp;</td>
          <td class="paramname"> <em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">T&nbsp;</td>
          <td class="paramname"> <em>op2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>signal_nans</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&nbsp;</td>
          <td class="paramname"> <em>fpscr</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Floating-point compare (quiet and signaling). </p>

</div>
</div>
<a class="anchor" id="a3d249cdd95a5a4e9e60cf8922f2d6c89"></a><!-- doxytag: member="ArmISA::fplibCompare" ref="a3d249cdd95a5a4e9e60cf8922f2d6c89" args="(uint64_t op1, uint64_t op2, bool signal_nans, FPSCR &amp;fpscr)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">int ArmISA::fplibCompare </td>
          <td>(</td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>op2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>signal_nans</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&nbsp;</td>
          <td class="paramname"> <em>fpscr</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a2643c95e2b95cd97ed2289d8480102d9"></a><!-- doxytag: member="ArmISA::fplibCompare" ref="a2643c95e2b95cd97ed2289d8480102d9" args="(uint32_t op1, uint32_t op2, bool signal_nans, FPSCR &amp;fpscr)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">int ArmISA::fplibCompare </td>
          <td>(</td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>op2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>signal_nans</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&nbsp;</td>
          <td class="paramname"> <em>fpscr</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ab1db62fd53aa91385df2d302e2624e66"></a><!-- doxytag: member="ArmISA::fplibCompareEQ" ref="ab1db62fd53aa91385df2d302e2624e66" args="(T op1, T op2, FPSCR &amp;fpscr)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class T &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">bool ArmISA::fplibCompareEQ </td>
          <td>(</td>
          <td class="paramtype">T&nbsp;</td>
          <td class="paramname"> <em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">T&nbsp;</td>
          <td class="paramname"> <em>op2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&nbsp;</td>
          <td class="paramname"> <em>fpscr</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Floating-point compare equal. </p>

</div>
</div>
<a class="anchor" id="a8d2774286a5960c54a5c9c322e1418a0"></a><!-- doxytag: member="ArmISA::fplibCompareEQ" ref="a8d2774286a5960c54a5c9c322e1418a0" args="(uint64_t a, uint64_t b, FPSCR &amp;fpscr)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">bool ArmISA::fplibCompareEQ </td>
          <td>(</td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&nbsp;</td>
          <td class="paramname"> <em>fpscr</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a34b678d52d5c512b53b22a5b6f8f1e48"></a><!-- doxytag: member="ArmISA::fplibCompareEQ" ref="a34b678d52d5c512b53b22a5b6f8f1e48" args="(uint32_t a, uint32_t b, FPSCR &amp;fpscr)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">bool ArmISA::fplibCompareEQ </td>
          <td>(</td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&nbsp;</td>
          <td class="paramname"> <em>fpscr</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a1d57df170677640bd336eb5d18eb90bb"></a><!-- doxytag: member="ArmISA::fplibCompareGE" ref="a1d57df170677640bd336eb5d18eb90bb" args="(T op1, T op2, FPSCR &amp;fpscr)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class T &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">bool ArmISA::fplibCompareGE </td>
          <td>(</td>
          <td class="paramtype">T&nbsp;</td>
          <td class="paramname"> <em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">T&nbsp;</td>
          <td class="paramname"> <em>op2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&nbsp;</td>
          <td class="paramname"> <em>fpscr</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Floating-point compare greater than or equal. </p>

</div>
</div>
<a class="anchor" id="a9814d7d8df2b1020ef43e95dfbb4a498"></a><!-- doxytag: member="ArmISA::fplibCompareGE" ref="a9814d7d8df2b1020ef43e95dfbb4a498" args="(uint64_t a, uint64_t b, FPSCR &amp;fpscr)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">bool ArmISA::fplibCompareGE </td>
          <td>(</td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&nbsp;</td>
          <td class="paramname"> <em>fpscr</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a14965528c1c6aae3e000b9c1a6741458"></a><!-- doxytag: member="ArmISA::fplibCompareGE" ref="a14965528c1c6aae3e000b9c1a6741458" args="(uint32_t a, uint32_t b, FPSCR &amp;fpscr)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">bool ArmISA::fplibCompareGE </td>
          <td>(</td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&nbsp;</td>
          <td class="paramname"> <em>fpscr</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="af8bf41a06c3abd7396711e548bceacd4"></a><!-- doxytag: member="ArmISA::fplibCompareGT" ref="af8bf41a06c3abd7396711e548bceacd4" args="(T op1, T op2, FPSCR &amp;fpscr)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class T &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">bool ArmISA::fplibCompareGT </td>
          <td>(</td>
          <td class="paramtype">T&nbsp;</td>
          <td class="paramname"> <em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">T&nbsp;</td>
          <td class="paramname"> <em>op2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&nbsp;</td>
          <td class="paramname"> <em>fpscr</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Floating-point compare greater than. </p>

</div>
</div>
<a class="anchor" id="abcf1b0a2dc19b2e55f005d9830f0038e"></a><!-- doxytag: member="ArmISA::fplibCompareGT" ref="abcf1b0a2dc19b2e55f005d9830f0038e" args="(uint64_t a, uint64_t b, FPSCR &amp;fpscr)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">bool ArmISA::fplibCompareGT </td>
          <td>(</td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&nbsp;</td>
          <td class="paramname"> <em>fpscr</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a003466ffa9c6fcff002f3a850f4c8f36"></a><!-- doxytag: member="ArmISA::fplibCompareGT" ref="a003466ffa9c6fcff002f3a850f4c8f36" args="(uint32_t a, uint32_t b, FPSCR &amp;fpscr)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">bool ArmISA::fplibCompareGT </td>
          <td>(</td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&nbsp;</td>
          <td class="paramname"> <em>fpscr</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="adc1596c73e52fbe5ef29e9bc8d8ba3c5"></a><!-- doxytag: member="ArmISA::fplibConvert" ref="adc1596c73e52fbe5ef29e9bc8d8ba3c5" args="(T1 op, FPRounding rounding, FPSCR &amp;fpscr)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class T1 , class T2 &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">T2 ArmISA::fplibConvert </td>
          <td>(</td>
          <td class="paramtype">T1&nbsp;</td>
          <td class="paramname"> <em>op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPRounding&nbsp;</td>
          <td class="paramname"> <em>rounding</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&nbsp;</td>
          <td class="paramname"> <em>fpscr</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Floating-point convert precision. </p>

</div>
</div>
<a class="anchor" id="a047ca0a983aa74b41a43afaa3b0fa26c"></a><!-- doxytag: member="ArmISA::fplibConvert" ref="a047ca0a983aa74b41a43afaa3b0fa26c" args="(uint16_t op, FPRounding rounding, FPSCR &amp;fpscr)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint64_t ArmISA::fplibConvert </td>
          <td>(</td>
          <td class="paramtype">uint16_t&nbsp;</td>
          <td class="paramname"> <em>op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPRounding&nbsp;</td>
          <td class="paramname"> <em>rounding</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&nbsp;</td>
          <td class="paramname"> <em>fpscr</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="fplib_8cc_source.html#l01944">1944</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p>References <a class="el" href="fplib_8cc_source.html#l00181">fp16_normalise()</a>, <a class="el" href="fplib_8cc_source.html#l00354">fp16_unpack()</a>, <a class="el" href="fplib_8cc_source.html#l00348">fp64_defaultNaN()</a>, <a class="el" href="fplib_8cc_source.html#l01730">fp64_FPConvertNaN_16()</a>, <a class="el" href="fplib_8cc_source.html#l00330">fp64_infinity()</a>, <a class="el" href="fplib_8cc_source.html#l00276">fp64_pack()</a>, <a class="el" href="fplib_8cc_source.html#l00294">fp64_zero()</a>, <a class="el" href="fplib_8cc_source.html#l00063">FPLIB_IOC</a>, <a class="el" href="fplib_8cc_source.html#l01508">modeConv()</a>, and <a class="el" href="fplib_8cc_source.html#l01357">set_fpscr0()</a>.</p>

</div>
</div>
<a class="anchor" id="aec17e86fd34248570282aff18e9cdbdf"></a><!-- doxytag: member="ArmISA::fplibConvert" ref="aec17e86fd34248570282aff18e9cdbdf" args="(uint64_t op, FPRounding rounding, FPSCR &amp;fpscr)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ArmISA::fplibConvert </td>
          <td>(</td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPRounding&nbsp;</td>
          <td class="paramname"> <em>rounding</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&nbsp;</td>
          <td class="paramname"> <em>fpscr</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="fplib_8cc_source.html#l01907">1907</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p>References <a class="el" href="fplib_8cc_source.html#l00342">fp32_defaultNaN()</a>, <a class="el" href="fplib_8cc_source.html#l01724">fp32_FPConvertNaN_64()</a>, <a class="el" href="fplib_8cc_source.html#l00324">fp32_infinity()</a>, <a class="el" href="fplib_8cc_source.html#l00608">fp32_round_()</a>, <a class="el" href="fplib_8cc_source.html#l00288">fp32_zero()</a>, <a class="el" href="fplib_8cc_source.html#l00391">fp64_unpack()</a>, <a class="el" href="fplib_8cc_source.html#l00063">FPLIB_IOC</a>, <a class="el" href="fplib_8cc_source.html#l01508">modeConv()</a>, and <a class="el" href="fplib_8cc_source.html#l01357">set_fpscr0()</a>.</p>

</div>
</div>
<a class="anchor" id="a9a5416e10b9ef6e50442cf941b1c2199"></a><!-- doxytag: member="ArmISA::fplibConvert" ref="a9a5416e10b9ef6e50442cf941b1c2199" args="(uint32_t op, FPRounding rounding, FPSCR &amp;fpscr)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint64_t ArmISA::fplibConvert </td>
          <td>(</td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPRounding&nbsp;</td>
          <td class="paramname"> <em>rounding</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&nbsp;</td>
          <td class="paramname"> <em>fpscr</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="fplib_8cc_source.html#l01980">1980</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p>References <a class="el" href="fplib_8cc_source.html#l00199">fp32_normalise()</a>, <a class="el" href="fplib_8cc_source.html#l00371">fp32_unpack()</a>, <a class="el" href="fplib_8cc_source.html#l00348">fp64_defaultNaN()</a>, <a class="el" href="fplib_8cc_source.html#l01736">fp64_FPConvertNaN_32()</a>, <a class="el" href="fplib_8cc_source.html#l00330">fp64_infinity()</a>, <a class="el" href="fplib_8cc_source.html#l00276">fp64_pack()</a>, <a class="el" href="fplib_8cc_source.html#l00294">fp64_zero()</a>, <a class="el" href="fplib_8cc_source.html#l00063">FPLIB_IOC</a>, <a class="el" href="fplib_8cc_source.html#l01508">modeConv()</a>, and <a class="el" href="fplib_8cc_source.html#l01357">set_fpscr0()</a>.</p>

</div>
</div>
<a class="anchor" id="a0060cb6f390a8bb09eac101b7cf152a3"></a><!-- doxytag: member="ArmISA::fplibDiv" ref="a0060cb6f390a8bb09eac101b7cf152a3" args="(T op1, T op2, FPSCR &amp;fpscr)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class T &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">T ArmISA::fplibDiv </td>
          <td>(</td>
          <td class="paramtype">T&nbsp;</td>
          <td class="paramname"> <em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">T&nbsp;</td>
          <td class="paramname"> <em>op2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&nbsp;</td>
          <td class="paramname"> <em>fpscr</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Floating-point division. </p>

</div>
</div>
<a class="anchor" id="aa2b779a10f1c453947df937def2f99c2"></a><!-- doxytag: member="ArmISA::fplibDiv" ref="aa2b779a10f1c453947df937def2f99c2" args="(uint64_t op1, uint64_t op2, FPSCR &amp;fpscr)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint64_t ArmISA::fplibDiv </td>
          <td>(</td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>op2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&nbsp;</td>
          <td class="paramname"> <em>fpscr</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a88d9c4b24acb042011e157dcccc4ba07"></a><!-- doxytag: member="ArmISA::fplibDiv" ref="a88d9c4b24acb042011e157dcccc4ba07" args="(uint32_t op1, uint32_t op2, FPSCR &amp;fpscr)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ArmISA::fplibDiv </td>
          <td>(</td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>op2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&nbsp;</td>
          <td class="paramname"> <em>fpscr</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a4003e2ce5ab8d3923852099c02f0b0aa"></a><!-- doxytag: member="ArmISA::fplibFixedToFP" ref="a4003e2ce5ab8d3923852099c02f0b0aa" args="(uint64_t op, int fbits, bool u, FPRounding rounding, FPSCR &amp;fpscr)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class T &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">T ArmISA::fplibFixedToFP </td>
          <td>(</td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>fbits</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>u</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPRounding&nbsp;</td>
          <td class="paramname"> <em>rounding</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&nbsp;</td>
          <td class="paramname"> <em>fpscr</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Floating-point convert from fixed-point. </p>

<p>Definition at line <a class="el" href="fplib_8cc_source.html#l03059">3059</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p>References <a class="el" href="fplib_8cc_source.html#l03029">fp64_cvtf()</a>, and <a class="el" href="fplib_8cc_source.html#l01357">set_fpscr0()</a>.</p>

</div>
</div>
<a class="anchor" id="a1bda937d7caa4f419dc6261f02494086"></a><!-- doxytag: member="ArmISA::fplibFixedToFP" ref="a1bda937d7caa4f419dc6261f02494086" args="(uint64_t op, int fbits, bool u, FPRounding rounding, FPSCR &amp;fpscr)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint64_t ArmISA::fplibFixedToFP </td>
          <td>(</td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>fbits</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>u</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPRounding&nbsp;</td>
          <td class="paramname"> <em>rounding</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&nbsp;</td>
          <td class="paramname"> <em>fpscr</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Floating-point convert from fixed-point. </p>

<p>Definition at line <a class="el" href="fplib_8cc_source.html#l03059">3059</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p>References <a class="el" href="fplib_8cc_source.html#l03029">fp64_cvtf()</a>, and <a class="el" href="fplib_8cc_source.html#l01357">set_fpscr0()</a>.</p>

</div>
</div>
<a class="anchor" id="aee22b90d54d8f518c006d4f23057465d"></a><!-- doxytag: member="ArmISA::fplibFPToFixed" ref="aee22b90d54d8f518c006d4f23057465d" args="(T1 op, int fbits, bool u, FPRounding rounding, FPSCR &amp;fpscr)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class T1 , class T2 &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">T2 ArmISA::fplibFPToFixed </td>
          <td>(</td>
          <td class="paramtype">T1&nbsp;</td>
          <td class="paramname"> <em>op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>fbits</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>u</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPRounding&nbsp;</td>
          <td class="paramname"> <em>rounding</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&nbsp;</td>
          <td class="paramname"> <em>fpscr</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Floating-point convert to fixed-point. </p>

</div>
</div>
<a class="anchor" id="ab68ef670e63bab845034a1a852d88ea5"></a><!-- doxytag: member="ArmISA::fplibFPToFixed" ref="ab68ef670e63bab845034a1a852d88ea5" args="(uint64_t op, int fbits, bool u, FPRounding rounding, FPSCR &amp;fpscr)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint64_t ArmISA::fplibFPToFixed </td>
          <td>(</td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>fbits</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>u</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPRounding&nbsp;</td>
          <td class="paramname"> <em>rounding</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&nbsp;</td>
          <td class="paramname"> <em>fpscr</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="fplib_8cc_source.html#l02987">2987</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p>References <a class="el" href="fplib_8cc_source.html#l00391">fp64_unpack()</a>, <a class="el" href="fplib_8cc_source.html#l00063">FPLIB_IOC</a>, <a class="el" href="fplib_8cc_source.html#l02848">FPToFixed_64()</a>, <a class="el" href="fplib_8cc_source.html#l01508">modeConv()</a>, and <a class="el" href="fplib_8cc_source.html#l01357">set_fpscr0()</a>.</p>

</div>
</div>
<a class="anchor" id="a5c976dc9947a568293fc67b1e7817957"></a><!-- doxytag: member="ArmISA::fplibFPToFixed" ref="a5c976dc9947a568293fc67b1e7817957" args="(uint32_t op, int fbits, bool u, FPRounding rounding, FPSCR &amp;fpscr)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint64_t ArmISA::fplibFPToFixed </td>
          <td>(</td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>fbits</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>u</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPRounding&nbsp;</td>
          <td class="paramname"> <em>rounding</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&nbsp;</td>
          <td class="paramname"> <em>fpscr</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="fplib_8cc_source.html#l02961">2961</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p>References <a class="el" href="fplib_8cc_source.html#l00371">fp32_unpack()</a>, <a class="el" href="fplib_8cc_source.html#l00063">FPLIB_IOC</a>, <a class="el" href="fplib_8cc_source.html#l02848">FPToFixed_64()</a>, <a class="el" href="fplib_8cc_source.html#l01508">modeConv()</a>, and <a class="el" href="fplib_8cc_source.html#l01357">set_fpscr0()</a>.</p>

</div>
</div>
<a class="anchor" id="ad4280642b8a01e5575a1e42f3992f248"></a><!-- doxytag: member="ArmISA::fplibMax" ref="ad4280642b8a01e5575a1e42f3992f248" args="(T op1, T op2, FPSCR &amp;fpscr)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class T &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">T ArmISA::fplibMax </td>
          <td>(</td>
          <td class="paramtype">T&nbsp;</td>
          <td class="paramname"> <em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">T&nbsp;</td>
          <td class="paramname"> <em>op2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&nbsp;</td>
          <td class="paramname"> <em>fpscr</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Floating-point maximum. </p>

</div>
</div>
<a class="anchor" id="ac6aad668aba384542b0443f2b2d98ef2"></a><!-- doxytag: member="ArmISA::fplibMax" ref="ac6aad668aba384542b0443f2b2d98ef2" args="(uint64_t op1, uint64_t op2, FPSCR &amp;fpscr)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint64_t ArmISA::fplibMax </td>
          <td>(</td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>op2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&nbsp;</td>
          <td class="paramname"> <em>fpscr</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a7b0dcfd54d005a03b3ca266d1d7f18fa"></a><!-- doxytag: member="ArmISA::fplibMax" ref="a7b0dcfd54d005a03b3ca266d1d7f18fa" args="(uint32_t op1, uint32_t op2, FPSCR &amp;fpscr)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ArmISA::fplibMax </td>
          <td>(</td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>op2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&nbsp;</td>
          <td class="paramname"> <em>fpscr</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a6e2ac16cb240b3fb44750b434c96d3dc"></a><!-- doxytag: member="ArmISA::fplibMaxNum" ref="a6e2ac16cb240b3fb44750b434c96d3dc" args="(T op1, T op2, FPSCR &amp;fpscr)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class T &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">T ArmISA::fplibMaxNum </td>
          <td>(</td>
          <td class="paramtype">T&nbsp;</td>
          <td class="paramname"> <em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">T&nbsp;</td>
          <td class="paramname"> <em>op2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&nbsp;</td>
          <td class="paramname"> <em>fpscr</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Floating-point maximum number. </p>

</div>
</div>
<a class="anchor" id="aa6118b0b224ae4005a63f4885e871cd8"></a><!-- doxytag: member="ArmISA::fplibMaxNum" ref="aa6118b0b224ae4005a63f4885e871cd8" args="(uint64_t op1, uint64_t op2, FPSCR &amp;fpscr)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint64_t ArmISA::fplibMaxNum </td>
          <td>(</td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>op2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&nbsp;</td>
          <td class="paramname"> <em>fpscr</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aa0b03d1a1fe642addbe431472b921ab0"></a><!-- doxytag: member="ArmISA::fplibMaxNum" ref="aa0b03d1a1fe642addbe431472b921ab0" args="(uint32_t op1, uint32_t op2, FPSCR &amp;fpscr)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ArmISA::fplibMaxNum </td>
          <td>(</td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>op2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&nbsp;</td>
          <td class="paramname"> <em>fpscr</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a67beae0f92dc6bcb3cd1c38d26265390"></a><!-- doxytag: member="ArmISA::fplibMin" ref="a67beae0f92dc6bcb3cd1c38d26265390" args="(T op1, T op2, FPSCR &amp;fpscr)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class T &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">T ArmISA::fplibMin </td>
          <td>(</td>
          <td class="paramtype">T&nbsp;</td>
          <td class="paramname"> <em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">T&nbsp;</td>
          <td class="paramname"> <em>op2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&nbsp;</td>
          <td class="paramname"> <em>fpscr</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Floating-point minimum. </p>

</div>
</div>
<a class="anchor" id="a49e6a8e2c3f32c918246fadb0c3f8265"></a><!-- doxytag: member="ArmISA::fplibMin" ref="a49e6a8e2c3f32c918246fadb0c3f8265" args="(uint64_t op1, uint64_t op2, FPSCR &amp;fpscr)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint64_t ArmISA::fplibMin </td>
          <td>(</td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>op2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&nbsp;</td>
          <td class="paramname"> <em>fpscr</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aee832db3514d0d90a201e6ab1ac47071"></a><!-- doxytag: member="ArmISA::fplibMin" ref="aee832db3514d0d90a201e6ab1ac47071" args="(uint32_t op1, uint32_t op2, FPSCR &amp;fpscr)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ArmISA::fplibMin </td>
          <td>(</td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>op2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&nbsp;</td>
          <td class="paramname"> <em>fpscr</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a0603d9eb4ccf0dc512e43adb6f4649c1"></a><!-- doxytag: member="ArmISA::fplibMinNum" ref="a0603d9eb4ccf0dc512e43adb6f4649c1" args="(T op1, T op2, FPSCR &amp;fpscr)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class T &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">T ArmISA::fplibMinNum </td>
          <td>(</td>
          <td class="paramtype">T&nbsp;</td>
          <td class="paramname"> <em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">T&nbsp;</td>
          <td class="paramname"> <em>op2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&nbsp;</td>
          <td class="paramname"> <em>fpscr</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Floating-point minimum number. </p>

</div>
</div>
<a class="anchor" id="a9ee9f77aae928cc315e1b7318b38983a"></a><!-- doxytag: member="ArmISA::fplibMinNum" ref="a9ee9f77aae928cc315e1b7318b38983a" args="(uint64_t op1, uint64_t op2, FPSCR &amp;fpscr)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint64_t ArmISA::fplibMinNum </td>
          <td>(</td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>op2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&nbsp;</td>
          <td class="paramname"> <em>fpscr</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="af01126c656da22ce7d85d6cc78e422f9"></a><!-- doxytag: member="ArmISA::fplibMinNum" ref="af01126c656da22ce7d85d6cc78e422f9" args="(uint32_t op1, uint32_t op2, FPSCR &amp;fpscr)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ArmISA::fplibMinNum </td>
          <td>(</td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>op2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&nbsp;</td>
          <td class="paramname"> <em>fpscr</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a174265ad6a6053a7da475ad194bd2c0f"></a><!-- doxytag: member="ArmISA::fplibMul" ref="a174265ad6a6053a7da475ad194bd2c0f" args="(T op1, T op2, FPSCR &amp;fpscr)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class T &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">T ArmISA::fplibMul </td>
          <td>(</td>
          <td class="paramtype">T&nbsp;</td>
          <td class="paramname"> <em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">T&nbsp;</td>
          <td class="paramname"> <em>op2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&nbsp;</td>
          <td class="paramname"> <em>fpscr</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Floating-point multiply. </p>

</div>
</div>
<a class="anchor" id="aa6f29cfbd939ec83a0bbf82bc0a4af6d"></a><!-- doxytag: member="ArmISA::fplibMul" ref="aa6f29cfbd939ec83a0bbf82bc0a4af6d" args="(uint64_t op1, uint64_t op2, FPSCR &amp;fpscr)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint64_t ArmISA::fplibMul </td>
          <td>(</td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>op2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&nbsp;</td>
          <td class="paramname"> <em>fpscr</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a5535a7a8fe5527c31d4a1e77e72766f6"></a><!-- doxytag: member="ArmISA::fplibMul" ref="a5535a7a8fe5527c31d4a1e77e72766f6" args="(uint32_t op1, uint32_t op2, FPSCR &amp;fpscr)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ArmISA::fplibMul </td>
          <td>(</td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>op2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&nbsp;</td>
          <td class="paramname"> <em>fpscr</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a6a5b0d51e8d25a3473e402f4d1ed325c"></a><!-- doxytag: member="ArmISA::fplibMulAdd" ref="a6a5b0d51e8d25a3473e402f4d1ed325c" args="(T addend, T op1, T op2, FPSCR &amp;fpscr)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class T &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">T ArmISA::fplibMulAdd </td>
          <td>(</td>
          <td class="paramtype">T&nbsp;</td>
          <td class="paramname"> <em>addend</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">T&nbsp;</td>
          <td class="paramname"> <em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">T&nbsp;</td>
          <td class="paramname"> <em>op2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&nbsp;</td>
          <td class="paramname"> <em>fpscr</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Floating-point multiply-add. </p>

</div>
</div>
<a class="anchor" id="aa165390268649909eb05905f48fb0869"></a><!-- doxytag: member="ArmISA::fplibMulAdd" ref="aa165390268649909eb05905f48fb0869" args="(uint64_t addend, uint64_t op1, uint64_t op2, FPSCR &amp;fpscr)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint64_t ArmISA::fplibMulAdd </td>
          <td>(</td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>addend</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>op2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&nbsp;</td>
          <td class="paramname"> <em>fpscr</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a8ee0a10e76f8d4a23fd5873b0f0cb996"></a><!-- doxytag: member="ArmISA::fplibMulAdd" ref="a8ee0a10e76f8d4a23fd5873b0f0cb996" args="(uint32_t addend, uint32_t op1, uint32_t op2, FPSCR &amp;fpscr)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ArmISA::fplibMulAdd </td>
          <td>(</td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>addend</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>op2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&nbsp;</td>
          <td class="paramname"> <em>fpscr</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a18f7fa6967a9f299c8a1f6f3c7744c0a"></a><!-- doxytag: member="ArmISA::fplibMulX" ref="a18f7fa6967a9f299c8a1f6f3c7744c0a" args="(T op1, T op2, FPSCR &amp;fpscr)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class T &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">T ArmISA::fplibMulX </td>
          <td>(</td>
          <td class="paramtype">T&nbsp;</td>
          <td class="paramname"> <em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">T&nbsp;</td>
          <td class="paramname"> <em>op2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&nbsp;</td>
          <td class="paramname"> <em>fpscr</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Floating-point multiply extended. </p>

</div>
</div>
<a class="anchor" id="a5530fb1dea45300d8474d742ebf6ee58"></a><!-- doxytag: member="ArmISA::fplibMulX" ref="a5530fb1dea45300d8474d742ebf6ee58" args="(uint64_t op1, uint64_t op2, FPSCR &amp;fpscr)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint64_t ArmISA::fplibMulX </td>
          <td>(</td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>op2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&nbsp;</td>
          <td class="paramname"> <em>fpscr</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aadb081105fc3351603f12e6b0242d94b"></a><!-- doxytag: member="ArmISA::fplibMulX" ref="aadb081105fc3351603f12e6b0242d94b" args="(uint32_t op1, uint32_t op2, FPSCR &amp;fpscr)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ArmISA::fplibMulX </td>
          <td>(</td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>op2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&nbsp;</td>
          <td class="paramname"> <em>fpscr</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aac4fe516ce5f34eea0b52c2699653787"></a><!-- doxytag: member="ArmISA::fplibNeg" ref="aac4fe516ce5f34eea0b52c2699653787" args="(T op)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class T &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">T ArmISA::fplibNeg </td>
          <td>(</td>
          <td class="paramtype">T&nbsp;</td>
          <td class="paramname"> <em>op</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Floating-point negate. </p>

</div>
</div>
<a class="anchor" id="aa6da0adc07a8907ba6008e870cd03bb2"></a><!-- doxytag: member="ArmISA::fplibNeg" ref="aa6da0adc07a8907ba6008e870cd03bb2" args="(uint64_t op)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint64_t ArmISA::fplibNeg </td>
          <td>(</td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>op</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ade0f37a7554147e3d0edf65333af9228"></a><!-- doxytag: member="ArmISA::fplibNeg" ref="ade0f37a7554147e3d0edf65333af9228" args="(uint32_t op)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ArmISA::fplibNeg </td>
          <td>(</td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>op</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="acdf022cf0182b670183c7e784ee9ab4d"></a><!-- doxytag: member="ArmISA::fplibRecipEstimate" ref="acdf022cf0182b670183c7e784ee9ab4d" args="(T op, FPSCR &amp;fpscr)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class T &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">T ArmISA::fplibRecipEstimate </td>
          <td>(</td>
          <td class="paramtype">T&nbsp;</td>
          <td class="paramname"> <em>op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&nbsp;</td>
          <td class="paramname"> <em>fpscr</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Floating-point reciprocal estimate. </p>

</div>
</div>
<a class="anchor" id="a79909a4d2a776744c8db5de8b7e958b3"></a><!-- doxytag: member="ArmISA::fplibRecipEstimate" ref="a79909a4d2a776744c8db5de8b7e958b3" args="(uint64_t op, FPSCR &amp;fpscr)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint64_t ArmISA::fplibRecipEstimate </td>
          <td>(</td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&nbsp;</td>
          <td class="paramname"> <em>fpscr</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="acb1d5ceb4d06111c69bc379ab3cc53d8"></a><!-- doxytag: member="ArmISA::fplibRecipEstimate" ref="acb1d5ceb4d06111c69bc379ab3cc53d8" args="(uint32_t op, FPSCR &amp;fpscr)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ArmISA::fplibRecipEstimate </td>
          <td>(</td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&nbsp;</td>
          <td class="paramname"> <em>fpscr</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a723e6dd081ffeae26d68f3a337e6b613"></a><!-- doxytag: member="ArmISA::fplibRecipStepFused" ref="a723e6dd081ffeae26d68f3a337e6b613" args="(T op1, T op2, FPSCR &amp;fpscr)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class T &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">T ArmISA::fplibRecipStepFused </td>
          <td>(</td>
          <td class="paramtype">T&nbsp;</td>
          <td class="paramname"> <em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">T&nbsp;</td>
          <td class="paramname"> <em>op2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&nbsp;</td>
          <td class="paramname"> <em>fpscr</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Floating-point reciprocal step. </p>

</div>
</div>
<a class="anchor" id="a1ac4abaf084ce9439de85bd68de38d23"></a><!-- doxytag: member="ArmISA::fplibRecipStepFused" ref="a1ac4abaf084ce9439de85bd68de38d23" args="(uint64_t op1, uint64_t op2, FPSCR &amp;fpscr)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint64_t ArmISA::fplibRecipStepFused </td>
          <td>(</td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>op2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&nbsp;</td>
          <td class="paramname"> <em>fpscr</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a6ac9c829e988021413823774fbbc008b"></a><!-- doxytag: member="ArmISA::fplibRecipStepFused" ref="a6ac9c829e988021413823774fbbc008b" args="(uint32_t op1, uint32_t op2, FPSCR &amp;fpscr)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ArmISA::fplibRecipStepFused </td>
          <td>(</td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>op2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&nbsp;</td>
          <td class="paramname"> <em>fpscr</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a8b97f022fbe4068ed0ac1aee8bbabc03"></a><!-- doxytag: member="ArmISA::fplibRecpX" ref="a8b97f022fbe4068ed0ac1aee8bbabc03" args="(T op, FPSCR &amp;fpscr)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class T &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">T ArmISA::fplibRecpX </td>
          <td>(</td>
          <td class="paramtype">T&nbsp;</td>
          <td class="paramname"> <em>op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&nbsp;</td>
          <td class="paramname"> <em>fpscr</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Floating-point reciprocal exponent. </p>

</div>
</div>
<a class="anchor" id="ad6cc94e8be981324cbb8f0676d8eb845"></a><!-- doxytag: member="ArmISA::fplibRecpX" ref="ad6cc94e8be981324cbb8f0676d8eb845" args="(uint64_t op, FPSCR &amp;fpscr)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint64_t ArmISA::fplibRecpX </td>
          <td>(</td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&nbsp;</td>
          <td class="paramname"> <em>fpscr</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a3d3836588f80ff0f33ef6fe6d6d2bedd"></a><!-- doxytag: member="ArmISA::fplibRecpX" ref="a3d3836588f80ff0f33ef6fe6d6d2bedd" args="(uint32_t op, FPSCR &amp;fpscr)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ArmISA::fplibRecpX </td>
          <td>(</td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&nbsp;</td>
          <td class="paramname"> <em>fpscr</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="acbff4129231b5fde47b44645b9aa9cc7"></a><!-- doxytag: member="ArmISA::fplibRoundInt" ref="acbff4129231b5fde47b44645b9aa9cc7" args="(T op, FPRounding rounding, bool exact, FPSCR &amp;fpscr)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class T &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">T ArmISA::fplibRoundInt </td>
          <td>(</td>
          <td class="paramtype">T&nbsp;</td>
          <td class="paramname"> <em>op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPRounding&nbsp;</td>
          <td class="paramname"> <em>rounding</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>exact</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&nbsp;</td>
          <td class="paramname"> <em>fpscr</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Floating-point convert to integer. </p>

</div>
</div>
<a class="anchor" id="a1f1fe2ce4131ee3ad8950c119b7aca31"></a><!-- doxytag: member="ArmISA::fplibRoundInt" ref="a1f1fe2ce4131ee3ad8950c119b7aca31" args="(uint64_t op, FPRounding rounding, bool exact, FPSCR &amp;fpscr)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint64_t ArmISA::fplibRoundInt </td>
          <td>(</td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPRounding&nbsp;</td>
          <td class="paramname"> <em>rounding</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>exact</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&nbsp;</td>
          <td class="paramname"> <em>fpscr</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aa2b38b71046d1a51c068911d6c05295f"></a><!-- doxytag: member="ArmISA::fplibRoundInt" ref="aa2b38b71046d1a51c068911d6c05295f" args="(uint32_t op, FPRounding rounding, bool exact, FPSCR &amp;fpscr)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ArmISA::fplibRoundInt </td>
          <td>(</td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPRounding&nbsp;</td>
          <td class="paramname"> <em>rounding</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>exact</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&nbsp;</td>
          <td class="paramname"> <em>fpscr</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a4beff8d3fe80e352c5c2c5140464a764"></a><!-- doxytag: member="ArmISA::fplibRSqrtEstimate" ref="a4beff8d3fe80e352c5c2c5140464a764" args="(T op, FPSCR &amp;fpscr)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class T &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">T ArmISA::fplibRSqrtEstimate </td>
          <td>(</td>
          <td class="paramtype">T&nbsp;</td>
          <td class="paramname"> <em>op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&nbsp;</td>
          <td class="paramname"> <em>fpscr</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Floating-point reciprocal square root estimate. </p>

</div>
</div>
<a class="anchor" id="acee40fea8850aafaaf7cb8ea5734e289"></a><!-- doxytag: member="ArmISA::fplibRSqrtEstimate" ref="acee40fea8850aafaaf7cb8ea5734e289" args="(uint64_t op, FPSCR &amp;fpscr)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint64_t ArmISA::fplibRSqrtEstimate </td>
          <td>(</td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&nbsp;</td>
          <td class="paramname"> <em>fpscr</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="adb8087646bc3fc4c69495053af0c8876"></a><!-- doxytag: member="ArmISA::fplibRSqrtEstimate" ref="adb8087646bc3fc4c69495053af0c8876" args="(uint32_t op, FPSCR &amp;fpscr)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ArmISA::fplibRSqrtEstimate </td>
          <td>(</td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&nbsp;</td>
          <td class="paramname"> <em>fpscr</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a8cb7f151ff242af9be800dc20581efa0"></a><!-- doxytag: member="ArmISA::fplibRSqrtStepFused" ref="a8cb7f151ff242af9be800dc20581efa0" args="(T op1, T op2, FPSCR &amp;fpscr)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class T &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">T ArmISA::fplibRSqrtStepFused </td>
          <td>(</td>
          <td class="paramtype">T&nbsp;</td>
          <td class="paramname"> <em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">T&nbsp;</td>
          <td class="paramname"> <em>op2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&nbsp;</td>
          <td class="paramname"> <em>fpscr</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Floating-point reciprocal square root step. </p>

</div>
</div>
<a class="anchor" id="aa17fc9f9b17e8c1378f3791ad807c285"></a><!-- doxytag: member="ArmISA::fplibRSqrtStepFused" ref="aa17fc9f9b17e8c1378f3791ad807c285" args="(uint64_t op1, uint64_t op2, FPSCR &amp;fpscr)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint64_t ArmISA::fplibRSqrtStepFused </td>
          <td>(</td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>op2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&nbsp;</td>
          <td class="paramname"> <em>fpscr</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aa21fb1b04643e9b256ecce4f2e9f8fa5"></a><!-- doxytag: member="ArmISA::fplibRSqrtStepFused" ref="aa21fb1b04643e9b256ecce4f2e9f8fa5" args="(uint32_t op1, uint32_t op2, FPSCR &amp;fpscr)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ArmISA::fplibRSqrtStepFused </td>
          <td>(</td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>op2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&nbsp;</td>
          <td class="paramname"> <em>fpscr</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a8646271a6c71610d417bf3e00f5dfdad"></a><!-- doxytag: member="ArmISA::fplibSqrt" ref="a8646271a6c71610d417bf3e00f5dfdad" args="(T op, FPSCR &amp;fpscr)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class T &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">T ArmISA::fplibSqrt </td>
          <td>(</td>
          <td class="paramtype">T&nbsp;</td>
          <td class="paramname"> <em>op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&nbsp;</td>
          <td class="paramname"> <em>fpscr</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Floating-point square root. </p>

</div>
</div>
<a class="anchor" id="a5a06ea6123eef5d625fbcf221a0ab93f"></a><!-- doxytag: member="ArmISA::fplibSqrt" ref="a5a06ea6123eef5d625fbcf221a0ab93f" args="(uint64_t op, FPSCR &amp;fpscr)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint64_t ArmISA::fplibSqrt </td>
          <td>(</td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&nbsp;</td>
          <td class="paramname"> <em>fpscr</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a6baf9db01fd720e3746c35408701382e"></a><!-- doxytag: member="ArmISA::fplibSqrt" ref="a6baf9db01fd720e3746c35408701382e" args="(uint32_t op, FPSCR &amp;fpscr)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ArmISA::fplibSqrt </td>
          <td>(</td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&nbsp;</td>
          <td class="paramname"> <em>fpscr</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aae2fc2a943d32c1fa631731b827322e1"></a><!-- doxytag: member="ArmISA::fplibSub" ref="aae2fc2a943d32c1fa631731b827322e1" args="(T op1, T op2, FPSCR &amp;fpscr)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class T &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">T ArmISA::fplibSub </td>
          <td>(</td>
          <td class="paramtype">T&nbsp;</td>
          <td class="paramname"> <em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">T&nbsp;</td>
          <td class="paramname"> <em>op2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&nbsp;</td>
          <td class="paramname"> <em>fpscr</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Floating-point subtract. </p>

</div>
</div>
<a class="anchor" id="a227f92fd75c843b39d62cbd2b42bfe4c"></a><!-- doxytag: member="ArmISA::fplibSub" ref="a227f92fd75c843b39d62cbd2b42bfe4c" args="(uint64_t op1, uint64_t op2, FPSCR &amp;fpscr)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint64_t ArmISA::fplibSub </td>
          <td>(</td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>op2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&nbsp;</td>
          <td class="paramname"> <em>fpscr</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a58a857990f1915bdbbe6ee27ea23e4f0"></a><!-- doxytag: member="ArmISA::fplibSub" ref="a58a857990f1915bdbbe6ee27ea23e4f0" args="(uint32_t op1, uint32_t op2, FPSCR &amp;fpscr)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ArmISA::fplibSub </td>
          <td>(</td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>op2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&nbsp;</td>
          <td class="paramname"> <em>fpscr</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="af47523076a7130f86062fb4b8c452399"></a><!-- doxytag: member="ArmISA::fpMax" ref="af47523076a7130f86062fb4b8c452399" args="(T a, T b)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename T &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">static T ArmISA::fpMax </td>
          <td>(</td>
          <td class="paramtype">T&nbsp;</td>
          <td class="paramname"> <em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">T&nbsp;</td>
          <td class="paramname"> <em>b</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="vfp_8hh_source.html#l00636">636</a> of file <a class="el" href="vfp_8hh_source.html">vfp.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a359c10260d96388baa04be97176d0825"></a><!-- doxytag: member="ArmISA::fpMaxNum" ref="a359c10260d96388baa04be97176d0825" args="(T a, T b)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename T &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">static T ArmISA::fpMaxNum </td>
          <td>(</td>
          <td class="paramtype">T&nbsp;</td>
          <td class="paramname"> <em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">T&nbsp;</td>
          <td class="paramname"> <em>b</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="vfp_8hh_source.html#l00619">619</a> of file <a class="el" href="vfp_8hh_source.html">vfp.hh</a>.</p>

<p>References <a class="el" href="vfp_8hh_source.html#l00156">fpToBits()</a>, and <a class="el" href="base_2types_8hh_source.html#l00049">ULL</a>.</p>

</div>
</div>
<a class="anchor" id="a2dd245129701960816560cda7081c7c7"></a><!-- doxytag: member="ArmISA::fpMin" ref="a2dd245129701960816560cda7081c7c7" args="(T a, T b)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename T &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">static T ArmISA::fpMin </td>
          <td>(</td>
          <td class="paramtype">T&nbsp;</td>
          <td class="paramname"> <em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">T&nbsp;</td>
          <td class="paramname"> <em>b</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="vfp_8hh_source.html#l00664">664</a> of file <a class="el" href="vfp_8hh_source.html">vfp.hh</a>.</p>

</div>
</div>
<a class="anchor" id="adc0d52cefffcbf5f5e0af3469baf3c1d"></a><!-- doxytag: member="ArmISA::fpMinNum" ref="adc0d52cefffcbf5f5e0af3469baf3c1d" args="(T a, T b)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename T &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">static T ArmISA::fpMinNum </td>
          <td>(</td>
          <td class="paramtype">T&nbsp;</td>
          <td class="paramname"> <em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">T&nbsp;</td>
          <td class="paramname"> <em>b</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="vfp_8hh_source.html#l00647">647</a> of file <a class="el" href="vfp_8hh_source.html">vfp.hh</a>.</p>

<p>References <a class="el" href="vfp_8hh_source.html#l00156">fpToBits()</a>, and <a class="el" href="base_2types_8hh_source.html#l00049">ULL</a>.</p>

</div>
</div>
<a class="anchor" id="a5569d803a7d16590d6b80fcd795bfa5f"></a><!-- doxytag: member="ArmISA::fpMul" ref="a5569d803a7d16590d6b80fcd795bfa5f" args="(T a, T b)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename T &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">static T ArmISA::fpMul </td>
          <td>(</td>
          <td class="paramtype">T&nbsp;</td>
          <td class="paramname"> <em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">T&nbsp;</td>
          <td class="paramname"> <em>b</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="vfp_8hh_source.html#l00566">566</a> of file <a class="el" href="vfp_8hh_source.html">vfp.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a50b8f77c6301d581ec423d7401c10716"></a><!-- doxytag: member="ArmISA::fpMulAdd" ref="a50b8f77c6301d581ec423d7401c10716" args="(T op1, T op2, T addend)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename T &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">static T ArmISA::fpMulAdd </td>
          <td>(</td>
          <td class="paramtype">T&nbsp;</td>
          <td class="paramname"> <em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">T&nbsp;</td>
          <td class="paramname"> <em>op2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">T&nbsp;</td>
          <td class="paramname"> <em>addend</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="vfp_8hh_source.html#l00586">586</a> of file <a class="el" href="vfp_8hh_source.html">vfp.hh</a>.</p>

<p>References <a class="el" href="vfp_8hh_source.html#l00180">bitsToFp()</a>, <a class="el" href="vfp_8hh_source.html#l00156">fpToBits()</a>, and <a class="el" href="base_2types_8hh_source.html#l00049">ULL</a>.</p>

</div>
</div>
<a class="anchor" id="a31f18bd00d9f444faade55185aa3f281"></a><!-- doxytag: member="ArmISA::fpMulD" ref="a31f18bd00d9f444faade55185aa3f281" args="(double a, double b)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static double ArmISA::fpMulD </td>
          <td>(</td>
          <td class="paramtype">double&nbsp;</td>
          <td class="paramname"> <em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">double&nbsp;</td>
          <td class="paramname"> <em>b</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="vfp_8hh_source.html#l00578">578</a> of file <a class="el" href="vfp_8hh_source.html">vfp.hh</a>.</p>

</div>
</div>
<a class="anchor" id="ab42c2c2188079a87ea44af3e76a32f7a"></a><!-- doxytag: member="ArmISA::fpMulS" ref="ab42c2c2188079a87ea44af3e76a32f7a" args="(float a, float b)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static float ArmISA::fpMulS </td>
          <td>(</td>
          <td class="paramtype">float&nbsp;</td>
          <td class="paramname"> <em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">float&nbsp;</td>
          <td class="paramname"> <em>b</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="vfp_8hh_source.html#l00572">572</a> of file <a class="el" href="vfp_8hh_source.html">vfp.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a81ca9d9e862be25da649b1fd6fa3c271"></a><!-- doxytag: member="ArmISA::fpMulX" ref="a81ca9d9e862be25da649b1fd6fa3c271" args="(T a, T b)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename T &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">static T ArmISA::fpMulX </td>
          <td>(</td>
          <td class="paramtype">T&nbsp;</td>
          <td class="paramname"> <em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">T&nbsp;</td>
          <td class="paramname"> <em>b</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="vfp_8hh_source.html#l00532">532</a> of file <a class="el" href="vfp_8hh_source.html">vfp.hh</a>.</p>

<p>References <a class="el" href="vfp_8hh_source.html#l00156">fpToBits()</a>.</p>

</div>
</div>
<a class="anchor" id="a0d30a9a3f1d728e257db150465e630f1"></a><!-- doxytag: member="ArmISA::fpRecipEstimate" ref="a0d30a9a3f1d728e257db150465e630f1" args="(FPSCR &amp;fpscr, float op)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">float ArmISA::fpRecipEstimate </td>
          <td>(</td>
          <td class="paramtype">FPSCR &amp;&nbsp;</td>
          <td class="paramname"> <em>fpscr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">float&nbsp;</td>
          <td class="paramname"> <em>op</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aa8d76e24c8658a4c2c26e00181b6b16a"></a><!-- doxytag: member="ArmISA::fpRecps" ref="aa8d76e24c8658a4c2c26e00181b6b16a" args="(T a, T b)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename T &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">static T ArmISA::fpRecps </td>
          <td>(</td>
          <td class="paramtype">T&nbsp;</td>
          <td class="paramname"> <em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">T&nbsp;</td>
          <td class="paramname"> <em>b</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="vfp_8hh_source.html#l00697">697</a> of file <a class="el" href="vfp_8hh_source.html">vfp.hh</a>.</p>

<p>References <a class="el" href="vfp_8hh_source.html#l00090">FeUnderflow</a>.</p>

</div>
</div>
<a class="anchor" id="a32b8b68ba6ed887428827a1d2516ec30"></a><!-- doxytag: member="ArmISA::fpRecpsS" ref="a32b8b68ba6ed887428827a1d2516ec30" args="(float a, float b)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static float ArmISA::fpRecpsS </td>
          <td>(</td>
          <td class="paramtype">float&nbsp;</td>
          <td class="paramname"> <em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">float&nbsp;</td>
          <td class="paramname"> <em>b</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="vfp_8hh_source.html#l00740">740</a> of file <a class="el" href="vfp_8hh_source.html">vfp.hh</a>.</p>

<p>References <a class="el" href="vfp_8hh_source.html#l00090">FeUnderflow</a>.</p>

</div>
</div>
<a class="anchor" id="a8654f55b0af7a967f62c30c2eaade245"></a><!-- doxytag: member="ArmISA::fpRIntX" ref="a8654f55b0af7a967f62c30c2eaade245" args="(T a, FPSCR &amp;fpscr)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename T &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">static T ArmISA::fpRIntX </td>
          <td>(</td>
          <td class="paramtype">T&nbsp;</td>
          <td class="paramname"> <em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPSCR &amp;&nbsp;</td>
          <td class="paramname"> <em>fpscr</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="vfp_8hh_source.html#l00607">607</a> of file <a class="el" href="vfp_8hh_source.html">vfp.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a08c5dc710494831493840256875d9958"></a><!-- doxytag: member="ArmISA::fprSqrtEstimate" ref="a08c5dc710494831493840256875d9958" args="(FPSCR &amp;fpscr, float op)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">float ArmISA::fprSqrtEstimate </td>
          <td>(</td>
          <td class="paramtype">FPSCR &amp;&nbsp;</td>
          <td class="paramname"> <em>fpscr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">float&nbsp;</td>
          <td class="paramname"> <em>op</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a246364de2f51b991bc4f5ea894526eca"></a><!-- doxytag: member="ArmISA::fpRSqrts" ref="a246364de2f51b991bc4f5ea894526eca" args="(T a, T b)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename T &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">static T ArmISA::fpRSqrts </td>
          <td>(</td>
          <td class="paramtype">T&nbsp;</td>
          <td class="paramname"> <em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">T&nbsp;</td>
          <td class="paramname"> <em>b</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="vfp_8hh_source.html#l00675">675</a> of file <a class="el" href="vfp_8hh_source.html">vfp.hh</a>.</p>

<p>References <a class="el" href="vfp_8hh_source.html#l00090">FeUnderflow</a>.</p>

</div>
</div>
<a class="anchor" id="a94d34edffafa1fe4db6afca7ab02b69e"></a><!-- doxytag: member="ArmISA::fpRSqrtsS" ref="a94d34edffafa1fe4db6afca7ab02b69e" args="(float a, float b)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static float ArmISA::fpRSqrtsS </td>
          <td>(</td>
          <td class="paramtype">float&nbsp;</td>
          <td class="paramname"> <em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">float&nbsp;</td>
          <td class="paramname"> <em>b</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="vfp_8hh_source.html#l00719">719</a> of file <a class="el" href="vfp_8hh_source.html">vfp.hh</a>.</p>

<p>References <a class="el" href="vfp_8hh_source.html#l00090">FeUnderflow</a>.</p>

</div>
</div>
<a class="anchor" id="a2ba43e7b3d2d0c18c02228809d56eef4"></a><!-- doxytag: member="ArmISA::fpSub" ref="a2ba43e7b3d2d0c18c02228809d56eef4" args="(T a, T b)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename T &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">static T ArmISA::fpSub </td>
          <td>(</td>
          <td class="paramtype">T&nbsp;</td>
          <td class="paramname"> <em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">T&nbsp;</td>
          <td class="paramname"> <em>b</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="vfp_8hh_source.html#l00482">482</a> of file <a class="el" href="vfp_8hh_source.html">vfp.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a146bef01a3d1b1d6099b506a969ca740"></a><!-- doxytag: member="ArmISA::fpSubD" ref="a146bef01a3d1b1d6099b506a969ca740" args="(double a, double b)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static double ArmISA::fpSubD </td>
          <td>(</td>
          <td class="paramtype">double&nbsp;</td>
          <td class="paramname"> <em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">double&nbsp;</td>
          <td class="paramname"> <em>b</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="vfp_8hh_source.html#l00506">506</a> of file <a class="el" href="vfp_8hh_source.html">vfp.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a8d714d2cfd87ec8cd08863e48dbed215"></a><!-- doxytag: member="ArmISA::fpSubS" ref="a8d714d2cfd87ec8cd08863e48dbed215" args="(float a, float b)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static float ArmISA::fpSubS </td>
          <td>(</td>
          <td class="paramtype">float&nbsp;</td>
          <td class="paramname"> <em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">float&nbsp;</td>
          <td class="paramname"> <em>b</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="vfp_8hh_source.html#l00500">500</a> of file <a class="el" href="vfp_8hh_source.html">vfp.hh</a>.</p>

</div>
</div>
<a class="anchor" id="aae54a170a7d47c48e367a922c5b00ec7"></a><!-- doxytag: member="ArmISA::fpToBits" ref="aae54a170a7d47c48e367a922c5b00ec7" args="(double)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static uint64_t ArmISA::fpToBits </td>
          <td>(</td>
          <td class="paramtype">double&nbsp;</td>
          <td class="paramname"> <em>fp</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="vfp_8hh_source.html#l00168">168</a> of file <a class="el" href="vfp_8hh_source.html">vfp.hh</a>.</p>

<p>References <a class="el" href="bitfield_8hh_source.html#l00055">bits()</a>, and <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00761">X86ISA::val</a>.</p>

</div>
</div>
<a class="anchor" id="a8819dbfd1e19d44a180ae650e65fddf5"></a><!-- doxytag: member="ArmISA::fpToBits" ref="a8819dbfd1e19d44a180ae650e65fddf5" args="(float)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static uint32_t ArmISA::fpToBits </td>
          <td>(</td>
          <td class="paramtype">float&nbsp;</td>
          <td class="paramname"> <em>fp</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="vfp_8hh_source.html#l00156">156</a> of file <a class="el" href="vfp_8hh_source.html">vfp.hh</a>.</p>

<p>References <a class="el" href="bitfield_8hh_source.html#l00055">bits()</a>, and <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00761">X86ISA::val</a>.</p>

<p>Referenced by <a class="el" href="vfp_8cc_source.html#l01003">ArmISA::FpOp::binaryOp()</a>, <a class="el" href="vfp_8hh_source.html#l00822">ArmISA::FpOp::dblHi()</a>, <a class="el" href="vfp_8hh_source.html#l00816">ArmISA::FpOp::dblLow()</a>, <a class="el" href="vfp_8cc_source.html#l00206">fixDest()</a>, <a class="el" href="vfp_8hh_source.html#l00118">flushToZero()</a>, <a class="el" href="vfp_8hh_source.html#l00619">fpMaxNum()</a>, <a class="el" href="vfp_8hh_source.html#l00647">fpMinNum()</a>, <a class="el" href="vfp_8hh_source.html#l00586">fpMulAdd()</a>, <a class="el" href="vfp_8hh_source.html#l00532">fpMulX()</a>, <a class="el" href="vfp_8hh_source.html#l00252">highFromDouble()</a>, <a class="el" href="vfp_8hh_source.html#l00205">isSnan()</a>, <a class="el" href="vfp_8hh_source.html#l00246">lowFromDouble()</a>, <a class="el" href="vfp_8cc_source.html#l00881">ArmISA::FpOp::processNans()</a>, <a class="el" href="vfp_8cc_source.html#l00925">ArmISA::FpOp::ternaryOp()</a>, and <a class="el" href="vfp_8cc_source.html#l01074">ArmISA::FpOp::unaryOp()</a>.</p>

</div>
</div>
<a class="anchor" id="af7989b3febafc8cea57edeaf96a97fcf"></a><!-- doxytag: member="ArmISA::FPToFixed_32" ref="af7989b3febafc8cea57edeaf96a97fcf" args="(int sgn, int exp, uint64_t mnt, bool u, FPRounding rounding, int *flags)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static uint32_t ArmISA::FPToFixed_32 </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>sgn</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>exp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>mnt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>u</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPRounding&nbsp;</td>
          <td class="paramname"> <em>rounding</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int *&nbsp;</td>
          <td class="paramname"> <em>flags</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="fplib_8cc_source.html#l02896">2896</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p>References <a class="el" href="fplib_8cc_source.html#l00063">FPLIB_IOC</a>, and <a class="el" href="fplib_8cc_source.html#l02848">FPToFixed_64()</a>.</p>

</div>
</div>
<a class="anchor" id="ae6d9a5bd40d0a4b1030775b467dedf6b"></a><!-- doxytag: member="ArmISA::FPToFixed_64" ref="ae6d9a5bd40d0a4b1030775b467dedf6b" args="(int sgn, int exp, uint64_t mnt, bool u, FPRounding rounding, int *flags)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static uint64_t ArmISA::FPToFixed_64 </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>sgn</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>exp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>mnt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>u</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPRounding&nbsp;</td>
          <td class="paramname"> <em>rounding</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int *&nbsp;</td>
          <td class="paramname"> <em>flags</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="fplib_8cc_source.html#l02848">2848</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p>References <a class="el" href="fplib_8cc_source.html#l00063">FPLIB_IOC</a>, <a class="el" href="fplib_8cc_source.html#l00059">FPLIB_IXC</a>, <a class="el" href="fplib_8hh_source.html#l00062">FPRounding_NEGINF</a>, <a class="el" href="fplib_8hh_source.html#l00061">FPRounding_POSINF</a>, <a class="el" href="fplib_8hh_source.html#l00064">FPRounding_TIEAWAY</a>, <a class="el" href="fplib_8hh_source.html#l00060">FPRounding_TIEEVEN</a>, <a class="el" href="fplib_8hh_source.html#l00063">FPRounding_ZERO</a>, <a class="el" href="fplib_8cc_source.html#l00090">lsl64()</a>, and <a class="el" href="fplib_8cc_source.html#l00096">lsr64()</a>.</p>

<p>Referenced by <a class="el" href="fplib_8cc_source.html#l02961">fplibFPToFixed()</a>, and <a class="el" href="fplib_8cc_source.html#l02896">FPToFixed_32()</a>.</p>

</div>
</div>
<a class="anchor" id="a9d6a8a495fda3a18828c10e9f22d4fd1"></a><!-- doxytag: member="ArmISA::getArgument" ref="a9d6a8a495fda3a18828c10e9f22d4fd1" args="(ThreadContext *tc, int &amp;number, uint16_t size, bool fp)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t ArmISA::getArgument </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int &amp;&nbsp;</td>
          <td class="paramname"> <em>number</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&nbsp;</td>
          <td class="paramname"> <em>size</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>fp</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a277f16254a40dea78dd28b3ae0d7f641"></a><!-- doxytag: member="ArmISA::getExecutingAsid" ref="a277f16254a40dea78dd28b3ae0d7f641" args="(ThreadContext *tc)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t ArmISA::getExecutingAsid </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2utility_8hh_source.html#l00293">293</a> of file <a class="el" href="arm_2utility_8hh_source.html">utility.hh</a>.</p>

<p>References <a class="el" href="arm_2miscregs_8hh_source.html#l00333">MISCREG_CONTEXTIDR</a>, and <a class="el" href="classThreadContext.html#a49de25575586f1e9bb3c72c2c4178c72">ThreadContext::readMiscReg()</a>.</p>

</div>
</div>
<a class="anchor" id="ae8ed317b90403e645f829663ecce4173"></a><!-- doxytag: member="ArmISA::getMPIDR" ref="ae8ed317b90403e645f829663ecce4173" args="(ArmSystem *arm_sys, ThreadContext *tc)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ArmISA::getMPIDR </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classArmSystem.html">ArmSystem</a> *&nbsp;</td>
          <td class="paramname"> <em>arm_sys</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Referenced by <a class="el" href="arch_2arm_2faults_8cc_source.html#l00681">ArmISA::Reset::invoke()</a>.</p>

</div>
</div>
<a class="anchor" id="a366732c079bc222778d2dd75d28e0c37"></a><!-- doxytag: member="ArmISA::handleLockedRead" ref="a366732c079bc222778d2dd75d28e0c37" args="(XC *xc, Request *req)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class XC &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">void ArmISA::handleLockedRead </td>
          <td>(</td>
          <td class="paramtype">XC *&nbsp;</td>
          <td class="paramname"> <em>xc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classRequest.html">Request</a> *&nbsp;</td>
          <td class="paramname"> <em>req</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2locked__mem_8hh_source.html#l00091">91</a> of file <a class="el" href="arm_2locked__mem_8hh_source.html">locked_mem.hh</a>.</p>

<p>References <a class="el" href="base_2trace_8hh_source.html#l00211">DPRINTF</a>, <a class="el" href="request_8hh_source.html#l00427">Request::getPaddr()</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00078">MISCREG_LOCKADDR</a>, and <a class="el" href="arm_2miscregs_8hh_source.html#l00079">MISCREG_LOCKFLAG</a>.</p>

</div>
</div>
<a class="anchor" id="a8ff51dd8329a9d73fa3f696ba2459b53"></a><!-- doxytag: member="ArmISA::handleLockedSnoop" ref="a8ff51dd8329a9d73fa3f696ba2459b53" args="(XC *xc, PacketPtr pkt, Addr cacheBlockMask)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class XC &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">void ArmISA::handleLockedSnoop </td>
          <td>(</td>
          <td class="paramtype">XC *&nbsp;</td>
          <td class="paramname"> <em>xc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classPacket.html">PacketPtr</a>&nbsp;</td>
          <td class="paramname"> <em>pkt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>cacheBlockMask</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2locked__mem_8hh_source.html#l00065">65</a> of file <a class="el" href="arm_2locked__mem_8hh_source.html">locked_mem.hh</a>.</p>

<p>References <a class="el" href="base_2trace_8hh_source.html#l00211">DPRINTF</a>, <a class="el" href="packet_8hh_source.html#l00525">Packet::getAddr()</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00078">MISCREG_LOCKADDR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00079">MISCREG_LOCKFLAG</a>, and <a class="el" href="arm_2miscregs_8hh_source.html#l00088">MISCREG_SEV_MAILBOX</a>.</p>

</div>
</div>
<a class="anchor" id="a87d0d22ac86177c45484fa875900fa32"></a><!-- doxytag: member="ArmISA::handleLockedSnoopHit" ref="a87d0d22ac86177c45484fa875900fa32" args="(XC *xc)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class XC &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">void ArmISA::handleLockedSnoopHit </td>
          <td>(</td>
          <td class="paramtype">XC *&nbsp;</td>
          <td class="paramname"> <em>xc</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2locked__mem_8hh_source.html#l00101">101</a> of file <a class="el" href="arm_2locked__mem_8hh_source.html">locked_mem.hh</a>.</p>

<p>References <a class="el" href="base_2trace_8hh_source.html#l00211">DPRINTF</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00078">MISCREG_LOCKADDR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00079">MISCREG_LOCKFLAG</a>, and <a class="el" href="arm_2miscregs_8hh_source.html#l00088">MISCREG_SEV_MAILBOX</a>.</p>

</div>
</div>
<a class="anchor" id="aca61775d408552ba4837ee45f484dd39"></a><!-- doxytag: member="ArmISA::handleLockedWrite" ref="aca61775d408552ba4837ee45f484dd39" args="(XC *xc, Request *req, Addr cacheBlockMask)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class XC &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">bool ArmISA::handleLockedWrite </td>
          <td>(</td>
          <td class="paramtype">XC *&nbsp;</td>
          <td class="paramname"> <em>xc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classRequest.html">Request</a> *&nbsp;</td>
          <td class="paramname"> <em>req</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>cacheBlockMask</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2locked__mem_8hh_source.html#l00111">111</a> of file <a class="el" href="arm_2locked__mem_8hh_source.html">locked_mem.hh</a>.</p>

<p>References <a class="el" href="base_2trace_8hh_source.html#l00211">DPRINTF</a>, <a class="el" href="request_8hh_source.html#l00427">Request::getPaddr()</a>, <a class="el" href="request_8hh_source.html#l00643">Request::isSwap()</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00078">MISCREG_LOCKADDR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00079">MISCREG_LOCKFLAG</a>, <a class="el" href="request_8hh_source.html#l00565">Request::setExtraData()</a>, and <a class="el" href="base_2misc_8hh_source.html#l00207">warn</a>.</p>

</div>
</div>
<a class="anchor" id="a438b7674ff80ebfbdd1f6a769702f2b1"></a><!-- doxytag: member="ArmISA::highFromDouble" ref="a438b7674ff80ebfbdd1f6a769702f2b1" args="(double val)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static uint32_t ArmISA::highFromDouble </td>
          <td>(</td>
          <td class="paramtype">double&nbsp;</td>
          <td class="paramname"> <em>val</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="vfp_8hh_source.html#l00252">252</a> of file <a class="el" href="vfp_8hh_source.html">vfp.hh</a>.</p>

<p>References <a class="el" href="vfp_8hh_source.html#l00156">fpToBits()</a>.</p>

</div>
</div>
<a class="anchor" id="a24a144e8bb48dfc6573d7027cafd199b"></a><!-- doxytag: member="ArmISA::inAArch64" ref="a24a144e8bb48dfc6573d7027cafd199b" args="(ThreadContext *tc)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool ArmISA::inAArch64 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Referenced by <a class="el" href="arch_2arm_2remote__gdb_8cc_source.html#l00200">ArmISA::RemoteGDB::getregs()</a>, <a class="el" href="arch_2arm_2remote__gdb_8cc_source.html#l00261">ArmISA::RemoteGDB::setregs()</a>, and <a class="el" href="armv8__cpu_8cc_source.html#l00230">ArmV8KvmCPU::updateThreadContext()</a>.</p>

</div>
</div>
<a class="anchor" id="a9d47fac71b0f1177d1bccd36a134d08d"></a><!-- doxytag: member="ArmISA::initCPU" ref="a9d47fac71b0f1177d1bccd36a134d08d" args="(ThreadContext *tc, int cpuId)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ArmISA::initCPU </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>cpuId</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a345174a59872ced0db7dcd698b1dbed7"></a><!-- doxytag: member="ArmISA::inPrivilegedMode" ref="a345174a59872ced0db7dcd698b1dbed7" args="(ThreadContext *tc)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static bool ArmISA::inPrivilegedMode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2utility_8hh_source.html#l00139">139</a> of file <a class="el" href="arm_2utility_8hh_source.html">utility.hh</a>.</p>

<p>References <a class="el" href="arm_2utility_8hh_source.html#l00121">inUserMode()</a>.</p>

</div>
</div>
<a class="anchor" id="a7e5eb3a6661fbae4f48cefbc26acace5"></a><!-- doxytag: member="ArmISA::inPrivilegedMode" ref="a7e5eb3a6661fbae4f48cefbc26acace5" args="(CPSR cpsr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static bool ArmISA::inPrivilegedMode </td>
          <td>(</td>
          <td class="paramtype">CPSR&nbsp;</td>
          <td class="paramname"> <em>cpsr</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2utility_8hh_source.html#l00133">133</a> of file <a class="el" href="arm_2utility_8hh_source.html">utility.hh</a>.</p>

<p>References <a class="el" href="arm_2utility_8hh_source.html#l00121">inUserMode()</a>.</p>

</div>
</div>
<a class="anchor" id="a67cdf174e80dad7cea5b81cd045ba3b3"></a><!-- doxytag: member="ArmISA::inSecureState" ref="a67cdf174e80dad7cea5b81cd045ba3b3" args="(SCR scr, CPSR cpsr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static bool ArmISA::inSecureState </td>
          <td>(</td>
          <td class="paramtype">SCR&nbsp;</td>
          <td class="paramname"> <em>scr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">CPSR&nbsp;</td>
          <td class="paramname"> <em>cpsr</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2utility_8hh_source.html#l00176">176</a> of file <a class="el" href="arm_2utility_8hh_source.html">utility.hh</a>.</p>

<p>References <a class="el" href="arch_2arm_2types_8hh_source.html#l00578">MODE_EL2H</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00577">MODE_EL2T</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00580">MODE_EL3H</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00579">MODE_EL3T</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00587">MODE_HYP</a>, and <a class="el" href="arch_2arm_2types_8hh_source.html#l00585">MODE_MON</a>.</p>

</div>
</div>
<a class="anchor" id="abb263f4ec2a2852ac26b5c33c6f5897b"></a><!-- doxytag: member="ArmISA::inSecureState" ref="abb263f4ec2a2852ac26b5c33c6f5897b" args="(ThreadContext *tc)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool ArmISA::inSecureState </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Referenced by <a class="el" href="arm_2interrupts_8hh_source.html#l00136">ArmISA::Interrupts::checkInterrupts()</a>, <a class="el" href="arm_2interrupts_8hh_source.html#l00173">ArmISA::Interrupts::checkWfiWake()</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html#l00194">ArmISA::ArmStaticInst::cpsrWriteByInstr()</a>, <a class="el" href="arm_2isa_8hh_source.html#l00291">ArmISA::ISA::flattenMiscIndex()</a>, <a class="el" href="arm_2interrupts_8hh_source.html#l00222">ArmISA::Interrupts::getInterrupt()</a>, <a class="el" href="arm_2interrupts_8hh_source.html#l00188">ArmISA::Interrupts::getISR()</a>, <a class="el" href="pmu_8cc_source.html#l00356">ArmISA::PMU::isFiltered()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l01370">ArmISA::SystemError::routeToHyp()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l01300">ArmISA::FastInterrupt::routeToHyp()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l01261">ArmISA::Interrupt::routeToHyp()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l01159">ArmISA::DataAbort::routeToHyp()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l01098">ArmISA::PrefetchAbort::routeToHyp()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l00796">ArmISA::SupervisorCall::routeToHyp()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l00731">ArmISA::UndefinedInstruction::routeToHyp()</a>, <a class="el" href="arm_2interrupts_8cc_source.html#l00050">ArmISA::Interrupts::takeInt()</a>, and <a class="el" href="arm_2tlb_8cc_source.html#l01215">ArmISA::TLB::updateMiscReg()</a>.</p>

</div>
</div>
<a class="anchor" id="acf41a748939193489ce8060a12a4e156"></a><!-- doxytag: member="ArmISA::INTREG_ABT" ref="acf41a748939193489ce8060a12a4e156" args="(unsigned index)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> ArmISA::INTREG_ABT </td>
          <td>(</td>
          <td class="paramtype">unsigned&nbsp;</td>
          <td class="paramname"> <em>index</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="intregs_8hh_source.html#l00401">401</a> of file <a class="el" href="intregs_8hh_source.html">intregs.hh</a>.</p>

<p>References <a class="el" href="intregs_8hh_source.html#l00389">IntRegAbtMap</a>, and <a class="el" href="intregs_8hh_source.html#l00126">NUM_ARCH_INTREGS</a>.</p>

<p>Referenced by <a class="el" href="intregs_8hh_source.html#l00471">flattenIntRegModeIndex()</a>.</p>

</div>
</div>
<a class="anchor" id="a69779ea18ee35b2b4da8e2da6dfc5df2"></a><!-- doxytag: member="ArmISA::INTREG_FIQ" ref="a69779ea18ee35b2b4da8e2da6dfc5df2" args="(unsigned index)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> ArmISA::INTREG_FIQ </td>
          <td>(</td>
          <td class="paramtype">unsigned&nbsp;</td>
          <td class="paramname"> <em>index</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="intregs_8hh_source.html#l00455">455</a> of file <a class="el" href="intregs_8hh_source.html">intregs.hh</a>.</p>

<p>References <a class="el" href="intregs_8hh_source.html#l00443">IntRegFiqMap</a>, and <a class="el" href="intregs_8hh_source.html#l00126">NUM_ARCH_INTREGS</a>.</p>

<p>Referenced by <a class="el" href="intregs_8hh_source.html#l00471">flattenIntRegModeIndex()</a>.</p>

</div>
</div>
<a class="anchor" id="a1ed0993c3868062aa01eac54ef9c26f0"></a><!-- doxytag: member="ArmISA::INTREG_HYP" ref="a1ed0993c3868062aa01eac54ef9c26f0" args="(unsigned index)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> ArmISA::INTREG_HYP </td>
          <td>(</td>
          <td class="paramtype">unsigned&nbsp;</td>
          <td class="paramname"> <em>index</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="intregs_8hh_source.html#l00347">347</a> of file <a class="el" href="intregs_8hh_source.html">intregs.hh</a>.</p>

<p>References <a class="el" href="intregs_8hh_source.html#l00335">IntRegHypMap</a>, and <a class="el" href="intregs_8hh_source.html#l00126">NUM_ARCH_INTREGS</a>.</p>

<p>Referenced by <a class="el" href="intregs_8hh_source.html#l00471">flattenIntRegModeIndex()</a>.</p>

</div>
</div>
<a class="anchor" id="a31a9edd8c4d9b73d6b0e98a37c4aad74"></a><!-- doxytag: member="ArmISA::INTREG_IRQ" ref="a31a9edd8c4d9b73d6b0e98a37c4aad74" args="(unsigned index)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> ArmISA::INTREG_IRQ </td>
          <td>(</td>
          <td class="paramtype">unsigned&nbsp;</td>
          <td class="paramname"> <em>index</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="intregs_8hh_source.html#l00437">437</a> of file <a class="el" href="intregs_8hh_source.html">intregs.hh</a>.</p>

<p>References <a class="el" href="intregs_8hh_source.html#l00425">IntRegIrqMap</a>, and <a class="el" href="intregs_8hh_source.html#l00126">NUM_ARCH_INTREGS</a>.</p>

<p>Referenced by <a class="el" href="intregs_8hh_source.html#l00471">flattenIntRegModeIndex()</a>.</p>

</div>
</div>
<a class="anchor" id="a9b7e821f71bd0f07e3379b5f6c20191d"></a><!-- doxytag: member="ArmISA::INTREG_MON" ref="a9b7e821f71bd0f07e3379b5f6c20191d" args="(unsigned index)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> ArmISA::INTREG_MON </td>
          <td>(</td>
          <td class="paramtype">unsigned&nbsp;</td>
          <td class="paramname"> <em>index</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="intregs_8hh_source.html#l00383">383</a> of file <a class="el" href="intregs_8hh_source.html">intregs.hh</a>.</p>

<p>References <a class="el" href="intregs_8hh_source.html#l00371">IntRegMonMap</a>, and <a class="el" href="intregs_8hh_source.html#l00126">NUM_ARCH_INTREGS</a>.</p>

<p>Referenced by <a class="el" href="intregs_8hh_source.html#l00471">flattenIntRegModeIndex()</a>.</p>

</div>
</div>
<a class="anchor" id="a80b294215a228696fd380d538824e2e3"></a><!-- doxytag: member="ArmISA::INTREG_SVC" ref="a80b294215a228696fd380d538824e2e3" args="(unsigned index)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> ArmISA::INTREG_SVC </td>
          <td>(</td>
          <td class="paramtype">unsigned&nbsp;</td>
          <td class="paramname"> <em>index</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="intregs_8hh_source.html#l00365">365</a> of file <a class="el" href="intregs_8hh_source.html">intregs.hh</a>.</p>

<p>References <a class="el" href="intregs_8hh_source.html#l00353">IntRegSvcMap</a>, and <a class="el" href="intregs_8hh_source.html#l00126">NUM_ARCH_INTREGS</a>.</p>

<p>Referenced by <a class="el" href="intregs_8hh_source.html#l00471">flattenIntRegModeIndex()</a>.</p>

</div>
</div>
<a class="anchor" id="a8eb60ace4091dc891b1af3d4a2d29a2d"></a><!-- doxytag: member="ArmISA::INTREG_UND" ref="a8eb60ace4091dc891b1af3d4a2d29a2d" args="(unsigned index)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> ArmISA::INTREG_UND </td>
          <td>(</td>
          <td class="paramtype">unsigned&nbsp;</td>
          <td class="paramname"> <em>index</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="intregs_8hh_source.html#l00419">419</a> of file <a class="el" href="intregs_8hh_source.html">intregs.hh</a>.</p>

<p>References <a class="el" href="intregs_8hh_source.html#l00407">IntRegUndMap</a>, and <a class="el" href="intregs_8hh_source.html#l00126">NUM_ARCH_INTREGS</a>.</p>

<p>Referenced by <a class="el" href="intregs_8hh_source.html#l00471">flattenIntRegModeIndex()</a>.</p>

</div>
</div>
<a class="anchor" id="afcf51b62b293f8265519c2c1f0aa763b"></a><!-- doxytag: member="ArmISA::INTREG_USR" ref="afcf51b62b293f8265519c2c1f0aa763b" args="(unsigned index)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> ArmISA::INTREG_USR </td>
          <td>(</td>
          <td class="paramtype">unsigned&nbsp;</td>
          <td class="paramname"> <em>index</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="intregs_8hh_source.html#l00329">329</a> of file <a class="el" href="intregs_8hh_source.html">intregs.hh</a>.</p>

<p>References <a class="el" href="intregs_8hh_source.html#l00317">IntRegUsrMap</a>, and <a class="el" href="intregs_8hh_source.html#l00126">NUM_ARCH_INTREGS</a>.</p>

<p>Referenced by <a class="el" href="intregs_8hh_source.html#l00471">flattenIntRegModeIndex()</a>.</p>

</div>
</div>
<a class="anchor" id="ae0b6544f6aae9f75f1a985b3c947100a"></a><!-- doxytag: member="ArmISA::intRegInMode" ref="ae0b6544f6aae9f75f1a985b3c947100a" args="(OperatingMode mode, int reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static int ArmISA::intRegInMode </td>
          <td>(</td>
          <td class="paramtype">OperatingMode&nbsp;</td>
          <td class="paramname"> <em>mode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>reg</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="intregs_8hh_source.html#l00464">464</a> of file <a class="el" href="intregs_8hh_source.html">intregs.hh</a>.</p>

<p>References <a class="el" href="intregs_8hh_source.html#l00461">intRegsPerMode</a>, and <a class="el" href="intregs_8hh_source.html#l00126">NUM_ARCH_INTREGS</a>.</p>

<p>Referenced by <a class="el" href="macromem_8cc_source.html#l00056">ArmISA::MacroMemOp::MacroMemOp()</a>.</p>

</div>
</div>
<a class="anchor" id="a48d2a96d7eabb140175bd62f0d7aea5e"></a><!-- doxytag: member="ArmISA::inUserMode" ref="a48d2a96d7eabb140175bd62f0d7aea5e" args="(ThreadContext *tc)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static bool ArmISA::inUserMode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2utility_8hh_source.html#l00127">127</a> of file <a class="el" href="arm_2utility_8hh_source.html">utility.hh</a>.</p>

<p>References <a class="el" href="arm_2utility_8hh_source.html#l00121">inUserMode()</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00057">MISCREG_CPSR</a>, and <a class="el" href="classThreadContext.html#ab3e3af9cdb680faad903612b9733d068">ThreadContext::readMiscRegNoEffect()</a>.</p>

</div>
</div>
<a class="anchor" id="a6bb93acc2115e64547dbfefaf7b56059"></a><!-- doxytag: member="ArmISA::inUserMode" ref="a6bb93acc2115e64547dbfefaf7b56059" args="(CPSR cpsr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static bool ArmISA::inUserMode </td>
          <td>(</td>
          <td class="paramtype">CPSR&nbsp;</td>
          <td class="paramname"> <em>cpsr</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2utility_8hh_source.html#l00121">121</a> of file <a class="el" href="arm_2utility_8hh_source.html">utility.hh</a>.</p>

<p>References <a class="el" href="arch_2arm_2types_8hh_source.html#l00574">MODE_EL0T</a>, and <a class="el" href="arch_2arm_2types_8hh_source.html#l00581">MODE_USER</a>.</p>

<p>Referenced by <a class="el" href="arm_2utility_8hh_source.html#l00133">inPrivilegedMode()</a>, and <a class="el" href="arm_2utility_8hh_source.html#l00127">inUserMode()</a>.</p>

</div>
</div>
<a class="anchor" id="a9adbdb041402388cfee2d82cb8721cca"></a><!-- doxytag: member="ArmISA::isBigEndian64" ref="a9adbdb041402388cfee2d82cb8721cca" args="(ThreadContext *tc)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool ArmISA::isBigEndian64 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a4992cc3ca09ea31ebe62564d8141b43a"></a><!-- doxytag: member="ArmISA::isSnan" ref="a4992cc3ca09ea31ebe62564d8141b43a" args="(fpType val)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class fpType &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">static bool ArmISA::isSnan </td>
          <td>(</td>
          <td class="paramtype">fpType&nbsp;</td>
          <td class="paramname"> <em>val</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="vfp_8hh_source.html#l00205">205</a> of file <a class="el" href="vfp_8hh_source.html">vfp.hh</a>.</p>

<p>References <a class="el" href="vfp_8hh_source.html#l00156">fpToBits()</a>, and <a class="el" href="base_2types_8hh_source.html#l00049">ULL</a>.</p>

</div>
</div>
<a class="anchor" id="a83caf036b07c97d2eba6a475430ceeb7"></a><!-- doxytag: member="ArmISA::isSP" ref="a83caf036b07c97d2eba6a475430ceeb7" args="(IntRegIndex reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static bool ArmISA::isSP </td>
          <td>(</td>
          <td class="paramtype">IntRegIndex&nbsp;</td>
          <td class="paramname"> <em>reg</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="intregs_8hh_source.html#l00517">517</a> of file <a class="el" href="intregs_8hh_source.html">intregs.hh</a>.</p>

<p>References <a class="el" href="intregs_8hh_source.html#l00162">INTREG_SPX</a>.</p>

<p>Referenced by <a class="el" href="mem64_8hh_source.html#l00101">ArmISA::Memory64::Memory64()</a>, <a class="el" href="macromem_8cc_source.html#l01120">ArmISA::VldMultOp64::VldMultOp64()</a>, <a class="el" href="macromem_8cc_source.html#l01290">ArmISA::VldSingleOp64::VldSingleOp64()</a>, <a class="el" href="macromem_8cc_source.html#l01205">ArmISA::VstMultOp64::VstMultOp64()</a>, and <a class="el" href="macromem_8cc_source.html#l01364">ArmISA::VstSingleOp64::VstSingleOp64()</a>.</p>

</div>
</div>
<a class="anchor" id="a55fd78a34f452df0391bc46926724034"></a><!-- doxytag: member="ArmISA::longDescFormatInUse" ref="a55fd78a34f452df0391bc46926724034" args="(ThreadContext *tc)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool ArmISA::longDescFormatInUse </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Referenced by <a class="el" href="arch_2arm_2faults_8cc_source.html#l00916">ArmISA::AbortFault&lt; T &gt;::invoke()</a>.</p>

</div>
</div>
<a class="anchor" id="abe3eb6506a3b096d7c74162d3e32c3a4"></a><!-- doxytag: member="ArmISA::lowFromDouble" ref="abe3eb6506a3b096d7c74162d3e32c3a4" args="(double val)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static uint32_t ArmISA::lowFromDouble </td>
          <td>(</td>
          <td class="paramtype">double&nbsp;</td>
          <td class="paramname"> <em>val</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="vfp_8hh_source.html#l00246">246</a> of file <a class="el" href="vfp_8hh_source.html">vfp.hh</a>.</p>

<p>References <a class="el" href="vfp_8hh_source.html#l00156">fpToBits()</a>.</p>

</div>
</div>
<a class="anchor" id="a78bfaf633ceb494c46bdc2a31fc5fa54"></a><!-- doxytag: member="ArmISA::lsl128" ref="a78bfaf633ceb494c46bdc2a31fc5fa54" args="(uint64_t *r0, uint64_t *r1, uint64_t x0, uint64_t x1, uint32_t shift)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static void ArmISA::lsl128 </td>
          <td>(</td>
          <td class="paramtype">uint64_t *&nbsp;</td>
          <td class="paramname"> <em>r0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t *&nbsp;</td>
          <td class="paramname"> <em>r1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>x0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>x1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>shift</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="fplib_8cc_source.html#l00102">102</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p>Referenced by <a class="el" href="fplib_8cc_source.html#l01172">fp64_muladd()</a>, and <a class="el" href="fplib_8cc_source.html#l01437">fp64_sqrt()</a>.</p>

</div>
</div>
<a class="anchor" id="a3f2bebd0800ceab7d723ecb4e4807bfa"></a><!-- doxytag: member="ArmISA::lsl16" ref="a3f2bebd0800ceab7d723ecb4e4807bfa" args="(uint16_t x, uint32_t shift)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static uint16_t ArmISA::lsl16 </td>
          <td>(</td>
          <td class="paramtype">uint16_t&nbsp;</td>
          <td class="paramname"> <em>x</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>shift</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="fplib_8cc_source.html#l00066">66</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p>Referenced by <a class="el" href="fplib_8cc_source.html#l00535">fp16_round_()</a>.</p>

</div>
</div>
<a class="anchor" id="a71d93bda14830af64207b1f2dea2eab2"></a><!-- doxytag: member="ArmISA::lsl32" ref="a71d93bda14830af64207b1f2dea2eab2" args="(uint32_t x, uint32_t shift)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static uint32_t ArmISA::lsl32 </td>
          <td>(</td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>x</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>shift</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="fplib_8cc_source.html#l00078">78</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p>Referenced by <a class="el" href="fplib_8cc_source.html#l00898">fp32_add()</a>, and <a class="el" href="fplib_8cc_source.html#l00608">fp32_round_()</a>.</p>

</div>
</div>
<a class="anchor" id="a57e74c93da68bdc01fc5ab4cb5b044b9"></a><!-- doxytag: member="ArmISA::lsl64" ref="a57e74c93da68bdc01fc5ab4cb5b044b9" args="(uint64_t x, uint32_t shift)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static uint64_t ArmISA::lsl64 </td>
          <td>(</td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>x</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>shift</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="fplib_8cc_source.html#l00090">90</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p>Referenced by <a class="el" href="fplib_8cc_source.html#l01016">fp32_mul()</a>, <a class="el" href="fplib_8cc_source.html#l01088">fp32_muladd()</a>, <a class="el" href="fplib_8cc_source.html#l00957">fp64_add()</a>, <a class="el" href="fplib_8cc_source.html#l00684">fp64_round_()</a>, and <a class="el" href="fplib_8cc_source.html#l02848">FPToFixed_64()</a>.</p>

</div>
</div>
<a class="anchor" id="ab6c8acd748b6383ec4a2b57648743abf"></a><!-- doxytag: member="ArmISA::lsr128" ref="ab6c8acd748b6383ec4a2b57648743abf" args="(uint64_t *r0, uint64_t *r1, uint64_t x0, uint64_t x1, uint32_t shift)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static void ArmISA::lsr128 </td>
          <td>(</td>
          <td class="paramtype">uint64_t *&nbsp;</td>
          <td class="paramname"> <em>r0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t *&nbsp;</td>
          <td class="paramname"> <em>r1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>x0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>x1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>shift</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="fplib_8cc_source.html#l00117">117</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p>Referenced by <a class="el" href="fplib_8cc_source.html#l01303">fp64_div()</a>, <a class="el" href="fplib_8cc_source.html#l01172">fp64_muladd()</a>, and <a class="el" href="fplib_8cc_source.html#l01437">fp64_sqrt()</a>.</p>

</div>
</div>
<a class="anchor" id="a7a55e96c1aef3b877b49ea9538212db8"></a><!-- doxytag: member="ArmISA::lsr16" ref="a7a55e96c1aef3b877b49ea9538212db8" args="(uint16_t x, uint32_t shift)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static uint16_t ArmISA::lsr16 </td>
          <td>(</td>
          <td class="paramtype">uint16_t&nbsp;</td>
          <td class="paramname"> <em>x</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>shift</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="fplib_8cc_source.html#l00072">72</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p>Referenced by <a class="el" href="fplib_8cc_source.html#l00535">fp16_round_()</a>.</p>

</div>
</div>
<a class="anchor" id="ab4fbf21928a27d1f50b0dc92749dd2df"></a><!-- doxytag: member="ArmISA::lsr32" ref="ab4fbf21928a27d1f50b0dc92749dd2df" args="(uint32_t x, uint32_t shift)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static uint32_t ArmISA::lsr32 </td>
          <td>(</td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>x</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>shift</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="fplib_8cc_source.html#l00084">84</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p>Referenced by <a class="el" href="fplib_8cc_source.html#l00898">fp32_add()</a>, and <a class="el" href="fplib_8cc_source.html#l00608">fp32_round_()</a>.</p>

</div>
</div>
<a class="anchor" id="a897838a7cb2a88c7eeffabf0f3abf1e3"></a><!-- doxytag: member="ArmISA::lsr64" ref="a897838a7cb2a88c7eeffabf0f3abf1e3" args="(uint64_t x, uint32_t shift)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static uint64_t ArmISA::lsr64 </td>
          <td>(</td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>x</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>shift</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="fplib_8cc_source.html#l00096">96</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p>Referenced by <a class="el" href="fplib_8cc_source.html#l01016">fp32_mul()</a>, <a class="el" href="fplib_8cc_source.html#l01088">fp32_muladd()</a>, <a class="el" href="fplib_8cc_source.html#l00957">fp64_add()</a>, <a class="el" href="fplib_8cc_source.html#l00684">fp64_round_()</a>, and <a class="el" href="fplib_8cc_source.html#l02848">FPToFixed_64()</a>.</p>

</div>
</div>
<a class="anchor" id="af137cb7ee089dc64b0a2fe0134301e3b"></a><!-- doxytag: member="ArmISA::makeDouble" ref="af137cb7ee089dc64b0a2fe0134301e3b" args="(uint32_t low, uint32_t high)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static double ArmISA::makeDouble </td>
          <td>(</td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>low</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>high</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="vfp_8hh_source.html#l00239">239</a> of file <a class="el" href="vfp_8hh_source.html">vfp.hh</a>.</p>

<p>References <a class="el" href="vfp_8hh_source.html#l00180">bitsToFp()</a>.</p>

</div>
</div>
<a class="anchor" id="af91dabb3b6fd9b8ed4e27d5bccaeb563"></a><!-- doxytag: member="ArmISA::makeSP" ref="af91dabb3b6fd9b8ed4e27d5bccaeb563" args="(IntRegIndex reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> ArmISA::makeSP </td>
          <td>(</td>
          <td class="paramtype">IntRegIndex&nbsp;</td>
          <td class="paramname"> <em>reg</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="intregs_8hh_source.html#l00501">501</a> of file <a class="el" href="intregs_8hh_source.html">intregs.hh</a>.</p>

<p>References <a class="el" href="intregs_8hh_source.html#l00162">INTREG_SPX</a>, and <a class="el" href="intregs_8hh_source.html#l00160">INTREG_X31</a>.</p>

<p>Referenced by <a class="el" href="macromem_8cc_source.html#l00242">ArmISA::PairMemOp::PairMemOp()</a>, <a class="el" href="macromem_8cc_source.html#l01120">ArmISA::VldMultOp64::VldMultOp64()</a>, <a class="el" href="macromem_8cc_source.html#l01290">ArmISA::VldSingleOp64::VldSingleOp64()</a>, <a class="el" href="macromem_8cc_source.html#l01205">ArmISA::VstMultOp64::VstMultOp64()</a>, and <a class="el" href="macromem_8cc_source.html#l01364">ArmISA::VstSingleOp64::VstSingleOp64()</a>.</p>

</div>
</div>
<a class="anchor" id="a11b451a94c2ea1876af6a64fba2a89f7"></a><!-- doxytag: member="ArmISA::makeZero" ref="a11b451a94c2ea1876af6a64fba2a89f7" args="(IntRegIndex reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> ArmISA::makeZero </td>
          <td>(</td>
          <td class="paramtype">IntRegIndex&nbsp;</td>
          <td class="paramname"> <em>reg</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="intregs_8hh_source.html#l00509">509</a> of file <a class="el" href="intregs_8hh_source.html">intregs.hh</a>.</p>

<p>References <a class="el" href="intregs_8hh_source.html#l00160">INTREG_X31</a>, and <a class="el" href="intregs_8hh_source.html#l00114">INTREG_ZERO</a>.</p>

</div>
</div>
<a class="anchor" id="a51ebf9d4aab953d8b2f0172e3cfc94b4"></a><!-- doxytag: member="ArmISA::mcrMrc14TrapToHyp" ref="a51ebf9d4aab953d8b2f0172e3cfc94b4" args="(const MiscRegIndex miscReg, HCR hcr, CPSR cpsr, SCR scr, HDCR hdcr, HSTR hstr, HCPTR hcptr, uint32_t iss)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool ArmISA::mcrMrc14TrapToHyp </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919c">MiscRegIndex</a>&nbsp;</td>
          <td class="paramname"> <em>miscReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">HCR&nbsp;</td>
          <td class="paramname"> <em>hcr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">CPSR&nbsp;</td>
          <td class="paramname"> <em>cpsr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">SCR&nbsp;</td>
          <td class="paramname"> <em>scr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">HDCR&nbsp;</td>
          <td class="paramname"> <em>hdcr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">HSTR&nbsp;</td>
          <td class="paramname"> <em>hstr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">HCPTR&nbsp;</td>
          <td class="paramname"> <em>hcptr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>iss</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ac1458031f71d1696c06d16624ed43230"></a><!-- doxytag: member="ArmISA::mcrMrc15TrapToHyp" ref="ac1458031f71d1696c06d16624ed43230" args="(const MiscRegIndex miscReg, HCR hcr, CPSR cpsr, SCR scr, HDCR hdcr, HSTR hstr, HCPTR hcptr, uint32_t iss)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool ArmISA::mcrMrc15TrapToHyp </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919c">MiscRegIndex</a>&nbsp;</td>
          <td class="paramname"> <em>miscReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">HCR&nbsp;</td>
          <td class="paramname"> <em>hcr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">CPSR&nbsp;</td>
          <td class="paramname"> <em>cpsr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">SCR&nbsp;</td>
          <td class="paramname"> <em>scr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">HDCR&nbsp;</td>
          <td class="paramname"> <em>hdcr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">HSTR&nbsp;</td>
          <td class="paramname"> <em>hstr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">HCPTR&nbsp;</td>
          <td class="paramname"> <em>hcptr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>iss</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a9231e0af46835e612b3e5492ff29220b"></a><!-- doxytag: member="ArmISA::mcrMrcIssBuild" ref="a9231e0af46835e612b3e5492ff29220b" args="(bool isRead, uint32_t crm, IntRegIndex rt, uint32_t crn, uint32_t opc1, uint32_t opc2)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static uint32_t ArmISA::mcrMrcIssBuild </td>
          <td>(</td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>isRead</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>crm</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a>&nbsp;</td>
          <td class="paramname"> <em>rt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>crn</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>opc1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>opc2</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2utility_8hh_source.html#l00199">199</a> of file <a class="el" href="arm_2utility_8hh_source.html">utility.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a77aa2bfbf7d8b7a89dce050b9d3c164a"></a><!-- doxytag: member="ArmISA::mcrMrcIssExtract" ref="a77aa2bfbf7d8b7a89dce050b9d3c164a" args="(uint32_t iss, bool &amp;isRead, uint32_t &amp;crm, IntRegIndex &amp;rt, uint32_t &amp;crn, uint32_t &amp;opc1, uint32_t &amp;opc2)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static void ArmISA::mcrMrcIssExtract </td>
          <td>(</td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>iss</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool &amp;&nbsp;</td>
          <td class="paramname"> <em>isRead</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t &amp;&nbsp;</td>
          <td class="paramname"> <em>crm</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> &amp;&nbsp;</td>
          <td class="paramname"> <em>rt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t &amp;&nbsp;</td>
          <td class="paramname"> <em>crn</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t &amp;&nbsp;</td>
          <td class="paramname"> <em>opc1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t &amp;&nbsp;</td>
          <td class="paramname"> <em>opc2</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2utility_8hh_source.html#l00211">211</a> of file <a class="el" href="arm_2utility_8hh_source.html">utility.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a758cfd5e7d73e55a0a4630e2ce846d71"></a><!-- doxytag: member="ArmISA::mcrrMrrc15TrapToHyp" ref="a758cfd5e7d73e55a0a4630e2ce846d71" args="(const MiscRegIndex miscReg, CPSR cpsr, SCR scr, HSTR hstr, HCR hcr, uint32_t iss)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool ArmISA::mcrrMrrc15TrapToHyp </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919c">MiscRegIndex</a>&nbsp;</td>
          <td class="paramname"> <em>miscReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">CPSR&nbsp;</td>
          <td class="paramname"> <em>cpsr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">SCR&nbsp;</td>
          <td class="paramname"> <em>scr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">HSTR&nbsp;</td>
          <td class="paramname"> <em>hstr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">HCR&nbsp;</td>
          <td class="paramname"> <em>hcr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>iss</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="afcdb894a2fb8b250bdb65111b6475c1e"></a><!-- doxytag: member="ArmISA::mcrrMrrcIssBuild" ref="afcdb894a2fb8b250bdb65111b6475c1e" args="(bool isRead, uint32_t crm, IntRegIndex rt, IntRegIndex rt2, uint32_t opc1)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static uint32_t ArmISA::mcrrMrrcIssBuild </td>
          <td>(</td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>isRead</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>crm</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a>&nbsp;</td>
          <td class="paramname"> <em>rt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a>&nbsp;</td>
          <td class="paramname"> <em>rt2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>opc1</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2utility_8hh_source.html#l00223">223</a> of file <a class="el" href="arm_2utility_8hh_source.html">utility.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a5adf9b53f4e6d99df44aea6f48614304"></a><!-- doxytag: member="ArmISA::modeConv" ref="a5adf9b53f4e6d99df44aea6f48614304" args="(FPSCR fpscr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static int ArmISA::modeConv </td>
          <td>(</td>
          <td class="paramtype">FPSCR&nbsp;</td>
          <td class="paramname"> <em>fpscr</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="fplib_8cc_source.html#l01508">1508</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p>Referenced by <a class="el" href="fplib_8cc_source.html#l01907">fplibConvert()</a>, and <a class="el" href="fplib_8cc_source.html#l02961">fplibFPToFixed()</a>.</p>

</div>
</div>
<a class="anchor" id="aeff4669771cc7bfaf7953423b8565c04"></a><!-- doxytag: member="ArmISA::modified_imm" ref="aeff4669771cc7bfaf7953423b8565c04" args="(uint8_t ctrlImm, uint8_t dataImm)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static uint32_t ArmISA::modified_imm </td>
          <td>(</td>
          <td class="paramtype">uint8_t&nbsp;</td>
          <td class="paramname"> <em>ctrlImm</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&nbsp;</td>
          <td class="paramname"> <em>dataImm</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="pred__inst_8hh_source.html#l00059">59</a> of file <a class="el" href="pred__inst_8hh_source.html">pred_inst.hh</a>.</p>

</div>
</div>
<a class="anchor" id="aa7fe8a12c57d83bfdf8f226a670f24e3"></a><!-- doxytag: member="ArmISA::msrMrs64IssBuild" ref="aa7fe8a12c57d83bfdf8f226a670f24e3" args="(bool isRead, uint32_t op0, uint32_t op1, uint32_t crn, uint32_t crm, uint32_t op2, IntRegIndex rt)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static uint32_t ArmISA::msrMrs64IssBuild </td>
          <td>(</td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>isRead</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>op0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>crn</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>crm</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>op2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a>&nbsp;</td>
          <td class="paramname"> <em>rt</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2utility_8hh_source.html#l00234">234</a> of file <a class="el" href="arm_2utility_8hh_source.html">utility.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a1b51bfa956e2d9f025b9a2d2993b6eb1"></a><!-- doxytag: member="ArmISA::msrMrs64TrapToHyp" ref="a1b51bfa956e2d9f025b9a2d2993b6eb1" args="(const MiscRegIndex miscReg, bool isRead, CPTR cptr, HCR hcr, bool *isVfpNeon)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool ArmISA::msrMrs64TrapToHyp </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919c">MiscRegIndex</a>&nbsp;</td>
          <td class="paramname"> <em>miscReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>isRead</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">CPTR&nbsp;</td>
          <td class="paramname"> <em>cptr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">HCR&nbsp;</td>
          <td class="paramname"> <em>hcr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool *&nbsp;</td>
          <td class="paramname"> <em>isVfpNeon</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a888ce5a52de0a095367951a3edf22e4d"></a><!-- doxytag: member="ArmISA::msrMrs64TrapToMon" ref="a888ce5a52de0a095367951a3edf22e4d" args="(const MiscRegIndex miscReg, CPTR cptr, ExceptionLevel el, bool *isVfpNeon)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool ArmISA::msrMrs64TrapToMon </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919c">MiscRegIndex</a>&nbsp;</td>
          <td class="paramname"> <em>miscReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">CPTR&nbsp;</td>
          <td class="paramname"> <em>cptr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98d">ExceptionLevel</a>&nbsp;</td>
          <td class="paramname"> <em>el</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool *&nbsp;</td>
          <td class="paramname"> <em>isVfpNeon</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a319fc2bce80b9996c8d8ffefda3871a8"></a><!-- doxytag: member="ArmISA::msrMrs64TrapToSup" ref="a319fc2bce80b9996c8d8ffefda3871a8" args="(const MiscRegIndex miscReg, ExceptionLevel el, CPACR cpacr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool ArmISA::msrMrs64TrapToSup </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919c">MiscRegIndex</a>&nbsp;</td>
          <td class="paramname"> <em>miscReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98d">ExceptionLevel</a>&nbsp;</td>
          <td class="paramname"> <em>el</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">CPACR&nbsp;</td>
          <td class="paramname"> <em>cpacr</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a44d599b211aa5e91f0000d3b3ef3bf4a"></a><!-- doxytag: member="ArmISA::mul62x62" ref="a44d599b211aa5e91f0000d3b3ef3bf4a" args="(uint64_t *x0, uint64_t *x1, uint64_t a, uint64_t b)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static void ArmISA::mul62x62 </td>
          <td>(</td>
          <td class="paramtype">uint64_t *&nbsp;</td>
          <td class="paramname"> <em>x0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t *&nbsp;</td>
          <td class="paramname"> <em>x1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>b</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="fplib_8cc_source.html#l00132">132</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p>References <a class="el" href="mt__constants_8hh_source.html#l00079">MipsISA::a0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l01686">a1</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00639">X86ISA::b1</a>, and <a class="el" href="arch_2arm_2types_8hh_source.html#l00065">mask</a>.</p>

<p>Referenced by <a class="el" href="fplib_8cc_source.html#l01303">fp64_div()</a>, <a class="el" href="fplib_8cc_source.html#l01052">fp64_mul()</a>, <a class="el" href="fplib_8cc_source.html#l01172">fp64_muladd()</a>, and <a class="el" href="fplib_8cc_source.html#l01437">fp64_sqrt()</a>.</p>

</div>
</div>
<a class="anchor" id="a2b5ddc0fe60837b86e4f3fc41f8a9262"></a><!-- doxytag: member="ArmISA::mul64x32" ref="a2b5ddc0fe60837b86e4f3fc41f8a9262" args="(uint64_t *x0, uint64_t *x1, uint64_t a, uint32_t b)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static void ArmISA::mul64x32 </td>
          <td>(</td>
          <td class="paramtype">uint64_t *&nbsp;</td>
          <td class="paramname"> <em>x0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t *&nbsp;</td>
          <td class="paramname"> <em>x1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>b</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="fplib_8cc_source.html#l00150">150</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p>References <a class="el" href="arm_2miscregs_8hh_source.html#l01441">t0</a>, and <a class="el" href="arm_2miscregs_8hh_source.html#l01440">t1</a>.</p>

<p>Referenced by <a class="el" href="fplib_8cc_source.html#l01303">fp64_div()</a>, and <a class="el" href="fplib_8cc_source.html#l01437">fp64_sqrt()</a>.</p>

</div>
</div>
<a class="anchor" id="a294787b82a4a15394e65702f8e8cde80"></a><!-- doxytag: member="ArmISA::number_of_ones" ref="a294787b82a4a15394e65702f8e8cde80" args="(int32_t val)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static unsigned int ArmISA::number_of_ones </td>
          <td>(</td>
          <td class="paramtype">int32_t&nbsp;</td>
          <td class="paramname"> <em>val</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="macromem_8hh_source.html#l00052">52</a> of file <a class="el" href="macromem_8hh_source.html">macromem.hh</a>.</p>

<p>References <a class="el" href="arm_2miscregs_8hh_source.html#l01377">i</a>.</p>

<p>Referenced by <a class="el" href="macromem_8cc_source.html#l00056">ArmISA::MacroMemOp::MacroMemOp()</a>.</p>

</div>
</div>
<a class="anchor" id="a2c101793cf1c8dba7ec918ffb441ce8f"></a><!-- doxytag: member="ArmISA::opModeIsH" ref="a2c101793cf1c8dba7ec918ffb441ce8f" args="(OperatingMode mode)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static bool ArmISA::opModeIsH </td>
          <td>(</td>
          <td class="paramtype">OperatingMode&nbsp;</td>
          <td class="paramname"> <em>mode</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00654">654</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

<p>References <a class="el" href="arch_2arm_2types_8hh_source.html#l00576">MODE_EL1H</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00578">MODE_EL2H</a>, and <a class="el" href="arch_2arm_2types_8hh_source.html#l00580">MODE_EL3H</a>.</p>

</div>
</div>
<a class="anchor" id="ac235340b5f554a5f3b60ae1360b6a71f"></a><!-- doxytag: member="ArmISA::opModeIsT" ref="ac235340b5f554a5f3b60ae1360b6a71f" args="(OperatingMode mode)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static bool ArmISA::opModeIsT </td>
          <td>(</td>
          <td class="paramtype">OperatingMode&nbsp;</td>
          <td class="paramname"> <em>mode</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00660">660</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

<p>References <a class="el" href="arch_2arm_2types_8hh_source.html#l00574">MODE_EL0T</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00575">MODE_EL1T</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00577">MODE_EL2T</a>, and <a class="el" href="arch_2arm_2types_8hh_source.html#l00579">MODE_EL3T</a>.</p>

<p>Referenced by <a class="el" href="arch_2arm_2faults_8hh_source.html#l00223">ArmISA::ArmFaultVals&lt; FastInterrupt &gt;::offset64()</a>.</p>

</div>
</div>
<a class="anchor" id="a39510b1c2b9a3bc190a62447a036237e"></a><!-- doxytag: member="ArmISA::opModeToEL" ref="a39510b1c2b9a3bc190a62447a036237e" args="(OperatingMode mode)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98d">ExceptionLevel</a> ArmISA::opModeToEL </td>
          <td>(</td>
          <td class="paramtype">OperatingMode&nbsp;</td>
          <td class="paramname"> <em>mode</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00667">667</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

<p>References <a class="el" href="arch_2arm_2types_8hh_source.html#l00567">EL0</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00568">EL1</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00569">EL2</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00570">EL3</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00586">MODE_ABORT</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00582">MODE_FIQ</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00587">MODE_HYP</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00583">MODE_IRQ</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00585">MODE_MON</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00584">MODE_SVC</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00589">MODE_SYSTEM</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00588">MODE_UNDEFINED</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00581">MODE_USER</a>, and <a class="el" href="base_2misc_8hh_source.html#l00104">panic</a>.</p>

<p>Referenced by <a class="el" href="arm_2isa_8hh_source.html#l00244">ArmISA::ISA::flattenIntIndex()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l00429">ArmISA::ArmFault::invoke()</a>, and <a class="el" href="pmu_8cc_source.html#l00356">ArmISA::PMU::isFiltered()</a>.</p>

</div>
</div>
<a class="anchor" id="a26885c3f61071389a4e5fb11b27523d9"></a><!-- doxytag: member="ArmISA::prepFpState" ref="a26885c3f61071389a4e5fb11b27523d9" args="(uint32_t rMode)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespaceArmISA.html#aa4bdd4dc4a14c32c25d7ac85c1429880">VfpSavedState</a> ArmISA::prepFpState </td>
          <td>(</td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>rMode</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Referenced by <a class="el" href="vfp_8cc_source.html#l01003">ArmISA::FpOp::binaryOp()</a>, <a class="el" href="vfp_8cc_source.html#l00925">ArmISA::FpOp::ternaryOp()</a>, and <a class="el" href="vfp_8cc_source.html#l01074">ArmISA::FpOp::unaryOp()</a>.</p>

</div>
</div>
<a class="anchor" id="abf802f16fbf0845b6ec7f191189b8fff"></a><!-- doxytag: member="ArmISA::preUnflattenMiscReg" ref="abf802f16fbf0845b6ec7f191189b8fff" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ArmISA::preUnflattenMiscReg </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a70891b952f128e8e59bdf1d974dcb020"></a><!-- doxytag: member="ArmISA::PteAddr" ref="a70891b952f128e8e59bdf1d974dcb020" args="(Addr a)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> ArmISA::PteAddr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>a</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2vtophys_8hh_source.html#l00043">43</a> of file <a class="el" href="arm_2vtophys_8hh_source.html">vtophys.hh</a>.</p>

<p>References <a class="el" href="arm_2isa__traits_8hh_source.html#l00077">PteMask</a>, and <a class="el" href="arm_2isa__traits_8hh_source.html#l00074">PteShift</a>.</p>

</div>
</div>
<a class="anchor" id="a363ace8a3f845d1a7bd51a1ded27cf10"></a><!-- doxytag: member="ArmISA::purifyTaggedAddr" ref="a363ace8a3f845d1a7bd51a1ded27cf10" args="(Addr addr, ThreadContext *tc, ExceptionLevel el)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> ArmISA::purifyTaggedAddr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98d">ExceptionLevel</a>&nbsp;</td>
          <td class="paramname"> <em>el</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a17830702f2a3c01ca77252e146d45bba"></a><!-- doxytag: member="ArmISA::purifyTaggedAddr" ref="a17830702f2a3c01ca77252e146d45bba" args="(Addr addr, ThreadContext *tc, ExceptionLevel el, TTBCR tcr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> ArmISA::purifyTaggedAddr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98d">ExceptionLevel</a>&nbsp;</td>
          <td class="paramname"> <em>el</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">TTBCR&nbsp;</td>
          <td class="paramname"> <em>tcr</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Removes the tag from tagged addresses if that mode is enabled. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>addr</em>&nbsp;</td><td>The address to be purified. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>tc</em>&nbsp;</td><td>The thread context. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>el</em>&nbsp;</td><td>The controlled exception level. </td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>The purified address. </dd></dl>

<p>Referenced by <a class="el" href="arm_2tlb_8cc_source.html#l00763">ArmISA::TLB::checkPermissions64()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l01320">ArmISA::TLB::getTE()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l00590">ArmISA::ArmFault::invoke64()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l00951">ArmISA::TLB::translateFs()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l00543">ArmISA::TLB::translateSe()</a>, and <a class="el" href="table__walker_8cc_source.html#l00189">ArmISA::TableWalker::walk()</a>.</p>

</div>
</div>
<a class="anchor" id="aac5e33d403e152b3b7c22d359c8d3bf4"></a><!-- doxytag: member="ArmISA::readVecElem" ref="aac5e33d403e152b3b7c22d359c8d3bf4" args="(VReg src, int index, int eSize)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespaceArmISA.html#a141b82638784c86e05cb062575ea850a">XReg</a> ArmISA::readVecElem </td>
          <td>(</td>
          <td class="paramtype">VReg&nbsp;</td>
          <td class="paramname"> <em>src</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>index</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>eSize</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Read a single NEON vector element. </p>

<p>Definition at line <a class="el" href="neon64__mem_8hh_source.html#l00094">94</a> of file <a class="el" href="neon64__mem_8hh_source.html">neon64_mem.hh</a>.</p>

<p>References <a class="el" href="neon64__mem_8hh_source.html#l00054">ArmISA::VReg::hi</a>, and <a class="el" href="neon64__mem_8hh_source.html#l00055">ArmISA::VReg::lo</a>.</p>

</div>
</div>
<a class="anchor" id="a4b8e4722b1101d8284c8fdac27f7d1a2"></a><!-- doxytag: member="ArmISA::recipEstimate" ref="a4b8e4722b1101d8284c8fdac27f7d1a2" args="(double a)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static double ArmISA::recipEstimate </td>
          <td>(</td>
          <td class="paramtype">double&nbsp;</td>
          <td class="paramname"> <em>a</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="vfp_8cc_source.html#l00815">815</a> of file <a class="el" href="vfp_8cc_source.html">vfp.cc</a>.</p>

<p>References <a class="el" href="arm_2miscregs_8hh_source.html#l01366">q</a>, <a class="el" href="pra__constants_8hh_source.html#l00097">MipsISA::r</a>, and <a class="el" href="arm_2miscregs_8hh_source.html#l01736">s</a>.</p>

</div>
</div>
<a class="anchor" id="a75c15401101295bb13e044edddc6d51d"></a><!-- doxytag: member="ArmISA::recipSqrtEstimate" ref="a75c15401101295bb13e044edddc6d51d" args="(double a)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static double ArmISA::recipSqrtEstimate </td>
          <td>(</td>
          <td class="paramtype">double&nbsp;</td>
          <td class="paramname"> <em>a</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="vfp_8cc_source.html#l00728">728</a> of file <a class="el" href="vfp_8cc_source.html">vfp.cc</a>.</p>

<p>References <a class="el" href="pra__constants_8hh_source.html#l00097">MipsISA::r</a>, and <a class="el" href="arm_2miscregs_8hh_source.html#l01736">s</a>.</p>

</div>
</div>
<a class="anchor" id="a0fbdcab8babbd450e4db213cd5d94d2b"></a><!-- doxytag: member="ArmISA::rotate_imm" ref="a0fbdcab8babbd450e4db213cd5d94d2b" args="(uint32_t immValue, uint32_t rotateValue)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static uint32_t ArmISA::rotate_imm </td>
          <td>(</td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>immValue</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>rotateValue</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="pred__inst_8hh_source.html#l00051">51</a> of file <a class="el" href="pred__inst_8hh_source.html">pred_inst.hh</a>.</p>

<p>Referenced by <a class="el" href="pred__inst_8hh_source.html#l00216">ArmISA::PredImmOp::PredImmOp()</a>.</p>

</div>
</div>
<a class="anchor" id="adb69d905177727cb68e6c1784571a288"></a><!-- doxytag: member="ArmISA::roundNEven" ref="adb69d905177727cb68e6c1784571a288" args="(T a)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename T &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">static T ArmISA::roundNEven </td>
          <td>(</td>
          <td class="paramtype">T&nbsp;</td>
          <td class="paramname"> <em>a</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="vfp_8hh_source.html#l00762">762</a> of file <a class="el" href="vfp_8hh_source.html">vfp.hh</a>.</p>

<p>References <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00761">X86ISA::val</a>.</p>

</div>
</div>
<a class="anchor" id="add919c3c82c275f23f2d3ceef8b1da81"></a><!-- doxytag: member="ArmISA::roundPage" ref="add919c3c82c275f23f2d3ceef8b1da81" args="(Addr addr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> ArmISA::roundPage </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>addr</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ac9cf136b2982661d47b0cbde89ce41f2"></a><!-- doxytag: member="ArmISA::set_fpscr" ref="ac9cf136b2982661d47b0cbde89ce41f2" args="(FPSCR &amp;fpscr, int flags)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static void ArmISA::set_fpscr </td>
          <td>(</td>
          <td class="paramtype">FPSCR &amp;&nbsp;</td>
          <td class="paramname"> <em>fpscr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>flags</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="fplib_8cc_source.html#l01514">1514</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p>References <a class="el" href="fplib_8cc_source.html#l00062">FPLIB_DZC</a>, <a class="el" href="fplib_8cc_source.html#l00058">FPLIB_IDC</a>, <a class="el" href="fplib_8cc_source.html#l00063">FPLIB_IOC</a>, <a class="el" href="fplib_8cc_source.html#l00059">FPLIB_IXC</a>, <a class="el" href="fplib_8cc_source.html#l00061">FPLIB_OFC</a>, and <a class="el" href="fplib_8cc_source.html#l00060">FPLIB_UFC</a>.</p>

</div>
</div>
<a class="anchor" id="a99e96196dcebe9286646b4280be3697b"></a><!-- doxytag: member="ArmISA::set_fpscr0" ref="a99e96196dcebe9286646b4280be3697b" args="(FPSCR &amp;fpscr, int flags)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static void ArmISA::set_fpscr0 </td>
          <td>(</td>
          <td class="paramtype">FPSCR &amp;&nbsp;</td>
          <td class="paramname"> <em>fpscr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>flags</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="fplib_8cc_source.html#l01357">1357</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p>References <a class="el" href="fplib_8cc_source.html#l00062">FPLIB_DZC</a>, <a class="el" href="fplib_8cc_source.html#l00058">FPLIB_IDC</a>, <a class="el" href="fplib_8cc_source.html#l00063">FPLIB_IOC</a>, <a class="el" href="fplib_8cc_source.html#l00059">FPLIB_IXC</a>, <a class="el" href="fplib_8cc_source.html#l00061">FPLIB_OFC</a>, and <a class="el" href="fplib_8cc_source.html#l00060">FPLIB_UFC</a>.</p>

<p>Referenced by <a class="el" href="fplib_8cc_source.html#l01907">fplibConvert()</a>, <a class="el" href="fplib_8cc_source.html#l03059">fplibFixedToFP()</a>, and <a class="el" href="fplib_8cc_source.html#l02961">fplibFPToFixed()</a>.</p>

</div>
</div>
<a class="anchor" id="ad838c0ca7d57f7fc21e22e71b43ad41d"></a><!-- doxytag: member="ArmISA::setFPExceptions" ref="ad838c0ca7d57f7fc21e22e71b43ad41d" args="(int exceptions)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static void ArmISA::setFPExceptions </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>exceptions</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="vfp_8hh_source.html#l00258">258</a> of file <a class="el" href="vfp_8hh_source.html">vfp.hh</a>.</p>

<p>References <a class="el" href="vfp_8hh_source.html#l00091">FeAllExceptions</a>.</p>

<p>Referenced by <a class="el" href="vfp_8hh_source.html#l00265">vfpFpToFixed()</a>.</p>

</div>
</div>
<a class="anchor" id="a19228cef06a6ad400f39e5e0fb35d0f2"></a><!-- doxytag: member="ArmISA::setVfpMicroFlags" ref="a19228cef06a6ad400f39e5e0fb35d0f2" args="(VfpMicroMode mode, T &amp;flags)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class T &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">static void ArmISA::setVfpMicroFlags </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespaceArmISA.html#a7144dcba1336f514c5b9cce66fd4b318">VfpMicroMode</a>&nbsp;</td>
          <td class="paramname"> <em>mode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">T &amp;&nbsp;</td>
          <td class="paramname"> <em>flags</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="vfp_8hh_source.html#l00062">62</a> of file <a class="el" href="vfp_8hh_source.html">vfp.hh</a>.</p>

<p>References <a class="el" href="vfp_8hh_source.html#l00056">VfpFirstMicroop</a>, <a class="el" href="vfp_8hh_source.html#l00057">VfpLastMicroop</a>, <a class="el" href="vfp_8hh_source.html#l00055">VfpMicroop</a>, and <a class="el" href="vfp_8hh_source.html#l00054">VfpNotAMicroop</a>.</p>

<p>Referenced by <a class="el" href="vfp_8hh_source.html#l00935">ArmISA::FpRegImmOp::FpRegImmOp()</a>, <a class="el" href="vfp_8hh_source.html#l00953">ArmISA::FpRegRegImmOp::FpRegRegImmOp()</a>, <a class="el" href="vfp_8hh_source.html#l00918">ArmISA::FpRegRegOp::FpRegRegOp()</a>, <a class="el" href="vfp_8hh_source.html#l01010">ArmISA::FpRegRegRegImmOp::FpRegRegRegImmOp()</a>, <a class="el" href="vfp_8hh_source.html#l00971">ArmISA::FpRegRegRegOp::FpRegRegRegOp()</a>, and <a class="el" href="vfp_8hh_source.html#l00990">ArmISA::FpRegRegRegRegOp::FpRegRegRegRegOp()</a>.</p>

</div>
</div>
<a class="anchor" id="a09d2d595e35b6cdf8e1819b84460bbad"></a><!-- doxytag: member="ArmISA::simd_modified_imm" ref="a09d2d595e35b6cdf8e1819b84460bbad" args="(bool op, uint8_t cmode, uint8_t data, bool &amp;immValid, bool isAarch64=false)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static uint64_t ArmISA::simd_modified_imm </td>
          <td>(</td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&nbsp;</td>
          <td class="paramname"> <em>cmode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&nbsp;</td>
          <td class="paramname"> <em>data</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool &amp;&nbsp;</td>
          <td class="paramname"> <em>immValid</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>isAarch64</em> = <code>false</code></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="pred__inst_8hh_source.html#l00082">82</a> of file <a class="el" href="pred__inst_8hh_source.html">pred_inst.hh</a>.</p>

<p>References <a class="el" href="bitfield_8hh_source.html#l00055">bits()</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l01377">i</a>, and <a class="el" href="base_2types_8hh_source.html#l00049">ULL</a>.</p>

</div>
</div>
<a class="anchor" id="a0301c1ac34ba4e44346f4e9af386b7ab"></a><!-- doxytag: member="ArmISA::skipFunction" ref="a0301c1ac34ba4e44346f4e9af386b7ab" args="(ThreadContext *tc)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ArmISA::skipFunction </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a3c9b3cd33220cee7318a078ea20ba1a3"></a><!-- doxytag: member="ArmISA::SPAlignmentCheckEnabled" ref="a3c9b3cd33220cee7318a078ea20ba1a3" args="(ThreadContext *tc)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool ArmISA::SPAlignmentCheckEnabled </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ab6f04850c6d48b5a79fd721d012df057"></a><!-- doxytag: member="ArmISA::startupCPU" ref="ab6f04850c6d48b5a79fd721d012df057" args="(ThreadContext *tc, int cpuId)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ArmISA::startupCPU </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>cpuId</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2utility_8hh_source.html#l00105">105</a> of file <a class="el" href="arm_2utility_8hh_source.html">utility.hh</a>.</p>

<p>References <a class="el" href="classThreadContext.html#a6a55099a666cbd6711cf317acc0e3e80">ThreadContext::activate()</a>.</p>

</div>
</div>
<a class="anchor" id="a7689d3de2443015338a63378c7aa6182"></a><!-- doxytag: member="ArmISA::static_assert" ref="a7689d3de2443015338a63378c7aa6182" args="(sizeof(miscRegName)/sizeof(*miscRegName)==NUM_MISCREGS,&quot;The miscRegName array and NUM_MISCREGS are inconsistent.&quot;)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ArmISA::static_assert </td>
          <td>(</td>
          <td class="paramtype">sizeof(miscRegName)/sizeof *&nbsp;</td>
          <td class="paramname"> <em>miscRegName</em> = <code>=NUM_MISCREGS</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;The miscRegName array and NUM_MISCREGS are inconsistent.&quot;&nbsp;</td>
          <td class="paramname"></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a4b70aa3c7a44d4a808a64a0ba4854e04"></a><!-- doxytag: member="ArmISA::static_assert" ref="a4b70aa3c7a44d4a808a64a0ba4854e04" args="(sizeof(ArmFault::aarch64FaultSources)==ArmFault::NumFaultSources,&quot;Invalid size of ArmFault::aarch64FaultSources[]&quot;)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ArmISA::static_assert </td>
          <td>(</td>
          <td class="paramtype">sizeof(ArmFault::aarch64FaultSources)&nbsp;</td>
          <td class="paramname"> = <code>=ArmFault::NumFaultSources</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;Invalid size of ArmFault::aarch64FaultSources&quot;&nbsp;</td>
          <td class="paramname">[]</td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="af738c14d2d56e186e02d730c4bec25b6"></a><!-- doxytag: member="ArmISA::static_assert" ref="af738c14d2d56e186e02d730c4bec25b6" args="(sizeof(ArmFault::longDescFaultSources)==ArmFault::NumFaultSources,&quot;Invalid size of ArmFault::longDescFaultSources[]&quot;)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ArmISA::static_assert </td>
          <td>(</td>
          <td class="paramtype">sizeof(ArmFault::longDescFaultSources)&nbsp;</td>
          <td class="paramname"> = <code>=ArmFault::NumFaultSources</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;Invalid size of ArmFault::longDescFaultSources&quot;&nbsp;</td>
          <td class="paramname">[]</td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a807a31461864ef4e3306fb6879fe34b5"></a><!-- doxytag: member="ArmISA::static_assert" ref="a807a31461864ef4e3306fb6879fe34b5" args="(sizeof(ArmFault::shortDescFaultSources)==ArmFault::NumFaultSources,&quot;Invalid size of ArmFault::shortDescFaultSources[]&quot;)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ArmISA::static_assert </td>
          <td>(</td>
          <td class="paramtype">sizeof(ArmFault::shortDescFaultSources)&nbsp;</td>
          <td class="paramname"> = <code>=ArmFault::NumFaultSources</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;Invalid size of ArmFault::shortDescFaultSources&quot;&nbsp;</td>
          <td class="paramname">[]</td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Referenced by <a class="el" href="x86__cpu_8cc_source.html#l00819">updateKvmStateFPUCommon()</a>, and <a class="el" href="x86__cpu_8cc_source.html#l01041">updateThreadContextFPUCommon()</a>.</p>

</div>
</div>
<a class="anchor" id="a5ad7069d0244427c7070e7fa0a2ab2d8"></a><!-- doxytag: member="ArmISA::sub128" ref="a5ad7069d0244427c7070e7fa0a2ab2d8" args="(uint64_t *x0, uint64_t *x1, uint64_t a0, uint64_t a1, uint64_t b0, uint64_t b1)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static void ArmISA::sub128 </td>
          <td>(</td>
          <td class="paramtype">uint64_t *&nbsp;</td>
          <td class="paramname"> <em>x0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t *&nbsp;</td>
          <td class="paramname"> <em>x1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>a0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>a1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>b0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>b1</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="fplib_8cc_source.html#l00167">167</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

<p>Referenced by <a class="el" href="fplib_8cc_source.html#l01303">fp64_div()</a>, and <a class="el" href="fplib_8cc_source.html#l01172">fp64_muladd()</a>.</p>

</div>
</div>
<a class="anchor" id="a4ab39df15aceedf3ce389901eefb412a"></a><!-- doxytag: member="ArmISA::SubBitUnion" ref="a4ab39df15aceedf3ce389901eefb412a" args="(puswl, 24, 20) Bitfield&lt; 24 &gt; prepost" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ArmISA::SubBitUnion </td>
          <td>(</td>
          <td class="paramtype">puswl&nbsp;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">24&nbsp;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">20&nbsp;</td>
          <td class="paramname"></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a848b73b2c927bdbdbbdb755e9cc46920"></a><!-- doxytag: member="ArmISA::testPredicate" ref="a848b73b2c927bdbdbbdb755e9cc46920" args="(uint32_t nz, uint32_t c, uint32_t v, ConditionCode code)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool ArmISA::testPredicate </td>
          <td>(</td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>nz</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>c</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>v</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceArmISA.html#a579034b38a29d99f94233b886eaeca64">ConditionCode</a>&nbsp;</td>
          <td class="paramname"> <em>code</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2utility_8hh_source.html#l00070">70</a> of file <a class="el" href="arm_2utility_8hh_source.html">utility.hh</a>.</p>

<p>References <a class="el" href="ccregs_8hh_source.html#l00079">COND_AL</a>, <a class="el" href="ccregs_8hh_source.html#l00068">COND_CC</a>, <a class="el" href="ccregs_8hh_source.html#l00067">COND_CS</a>, <a class="el" href="ccregs_8hh_source.html#l00065">COND_EQ</a>, <a class="el" href="ccregs_8hh_source.html#l00075">COND_GE</a>, <a class="el" href="ccregs_8hh_source.html#l00077">COND_GT</a>, <a class="el" href="ccregs_8hh_source.html#l00073">COND_HI</a>, <a class="el" href="ccregs_8hh_source.html#l00078">COND_LE</a>, <a class="el" href="ccregs_8hh_source.html#l00074">COND_LS</a>, <a class="el" href="ccregs_8hh_source.html#l00076">COND_LT</a>, <a class="el" href="ccregs_8hh_source.html#l00069">COND_MI</a>, <a class="el" href="ccregs_8hh_source.html#l00066">COND_NE</a>, <a class="el" href="ccregs_8hh_source.html#l00070">COND_PL</a>, <a class="el" href="ccregs_8hh_source.html#l00080">COND_UC</a>, <a class="el" href="ccregs_8hh_source.html#l00072">COND_VC</a>, <a class="el" href="ccregs_8hh_source.html#l00071">COND_VS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l01634">n</a>, <a class="el" href="base_2misc_8hh_source.html#l00104">panic</a>, and <a class="el" href="arm_2miscregs_8hh_source.html#l01556">z</a>.</p>

</div>
</div>
<a class="anchor" id="ad7da21b854bc88fc9ec3555260035fdc"></a><!-- doxytag: member="ArmISA::truncPage" ref="ad7da21b854bc88fc9ec3555260035fdc" args="(Addr addr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> ArmISA::truncPage </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>addr</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aed4783414a4ae046bb75551deff7e829"></a><!-- doxytag: member="ArmISA::unflattenMiscReg" ref="aed4783414a4ae046bb75551deff7e829" args="(int reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int ArmISA::unflattenMiscReg </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>reg</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Referenced by <a class="el" href="pmu_8cc_source.html#l00222">ArmISA::PMU::readMiscReg()</a>, <a class="el" href="pmu_8cc_source.html#l00231">ArmISA::PMU::readMiscRegInt()</a>, and <a class="el" href="pmu_8cc_source.html#l00111">ArmISA::PMU::setMiscReg()</a>.</p>

</div>
</div>
<a class="anchor" id="af7e70e440dd9cc03c06a1d7f4b73488c"></a><!-- doxytag: member="ArmISA::unsignedRecipEstimate" ref="af7e70e440dd9cc03c06a1d7f4b73488c" args="(uint32_t op)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ArmISA::unsignedRecipEstimate </td>
          <td>(</td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>op</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aa62b39367d5be97961d8c14b455e1939"></a><!-- doxytag: member="ArmISA::unsignedRSqrtEstimate" ref="aa62b39367d5be97961d8c14b455e1939" args="(uint32_t op)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ArmISA::unsignedRSqrtEstimate </td>
          <td>(</td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>op</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ad22532ea07dba2e61c4a0e5f31831b13"></a><!-- doxytag: member="ArmISA::VAddrImpl" ref="ad22532ea07dba2e61c4a0e5f31831b13" args="(Addr a)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> ArmISA::VAddrImpl </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>a</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2isa__traits_8hh_source.html#l00090">90</a> of file <a class="el" href="arm_2isa__traits_8hh_source.html">isa_traits.hh</a>.</p>

<p>References <a class="el" href="arm_2isa__traits_8hh_source.html#l00088">VAddrImplMask</a>.</p>

</div>
</div>
<a class="anchor" id="a0b4f98a8a9a38c145dabccb9eaabc12e"></a><!-- doxytag: member="ArmISA::VAddrOffset" ref="a0b4f98a8a9a38c145dabccb9eaabc12e" args="(Addr a)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> ArmISA::VAddrOffset </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>a</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2isa__traits_8hh_source.html#l00092">92</a> of file <a class="el" href="arm_2isa__traits_8hh_source.html">isa_traits.hh</a>.</p>

<p>References <a class="el" href="arm_2isa__traits_8hh_source.html#l00066">PageOffset</a>.</p>

</div>
</div>
<a class="anchor" id="a5faed722f41c670ce3f4b0c95d8c10c5"></a><!-- doxytag: member="ArmISA::VAddrVPN" ref="a5faed722f41c670ce3f4b0c95d8c10c5" args="(Addr a)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> ArmISA::VAddrVPN </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>a</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2isa__traits_8hh_source.html#l00091">91</a> of file <a class="el" href="arm_2isa__traits_8hh_source.html">isa_traits.hh</a>.</p>

<p>References <a class="el" href="arm_2isa__traits_8hh_source.html#l00063">PageShift</a>.</p>

</div>
</div>
<a class="anchor" id="a6f4d9a1ca6d23a3aa4a96e9ba7630dc9"></a><!-- doxytag: member="ArmISA::vcvtFpDFpH" ref="a6f4d9a1ca6d23a3aa4a96e9ba7630dc9" args="(FPSCR &amp;fpscr, bool flush, bool defaultNan, uint32_t rMode, bool ahp, double op)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t ArmISA::vcvtFpDFpH </td>
          <td>(</td>
          <td class="paramtype">FPSCR &amp;&nbsp;</td>
          <td class="paramname"> <em>fpscr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>flush</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>defaultNan</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>rMode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>ahp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">double&nbsp;</td>
          <td class="paramname"> <em>op</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a34ac3d768df562f35803807bdd65da2d"></a><!-- doxytag: member="ArmISA::vcvtFpFpH" ref="a34ac3d768df562f35803807bdd65da2d" args="(FPSCR &amp;fpscr, bool flush, bool defaultNan, uint32_t rMode, bool ahp, uint64_t opBits, bool isDouble)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static uint16_t ArmISA::vcvtFpFpH </td>
          <td>(</td>
          <td class="paramtype">FPSCR &amp;&nbsp;</td>
          <td class="paramname"> <em>fpscr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>flush</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>defaultNan</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>rMode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>ahp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>opBits</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>isDouble</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="vfp_8cc_source.html#l00380">380</a> of file <a class="el" href="vfp_8cc_source.html">vfp.cc</a>.</p>

<p>References <a class="el" href="bitfield_8hh_source.html#l00055">bits()</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00065">mask</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l01383">mode</a>, <a class="el" href="bitfield_8hh_source.html#l00133">replaceBits()</a>, <a class="el" href="vfp_8hh_source.html#l00106">VfpRoundDown</a>, <a class="el" href="vfp_8hh_source.html#l00104">VfpRoundNearest</a>, and <a class="el" href="vfp_8hh_source.html#l00105">VfpRoundUpward</a>.</p>

</div>
</div>
<a class="anchor" id="a3a178def6e2edd2779d329586ee2746f"></a><!-- doxytag: member="ArmISA::vcvtFpHFp" ref="a3a178def6e2edd2779d329586ee2746f" args="(FPSCR &amp;fpscr, bool defaultNan, bool ahp, uint16_t op, bool isDouble)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static uint64_t ArmISA::vcvtFpHFp </td>
          <td>(</td>
          <td class="paramtype">FPSCR &amp;&nbsp;</td>
          <td class="paramname"> <em>fpscr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>defaultNan</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>ahp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&nbsp;</td>
          <td class="paramname"> <em>op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>isDouble</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="vfp_8cc_source.html#l00568">568</a> of file <a class="el" href="vfp_8cc_source.html">vfp.cc</a>.</p>

<p>References <a class="el" href="bitfield_8hh_source.html#l00055">bits()</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00065">mask</a>, and <a class="el" href="bitfield_8hh_source.html#l00133">replaceBits()</a>.</p>

</div>
</div>
<a class="anchor" id="a7483ebfd9eaca6f6378861a8d2926bde"></a><!-- doxytag: member="ArmISA::vcvtFpHFpD" ref="a7483ebfd9eaca6f6378861a8d2926bde" args="(FPSCR &amp;fpscr, bool defaultNan, bool ahp, uint16_t op)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">double ArmISA::vcvtFpHFpD </td>
          <td>(</td>
          <td class="paramtype">FPSCR &amp;&nbsp;</td>
          <td class="paramname"> <em>fpscr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>defaultNan</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>ahp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&nbsp;</td>
          <td class="paramname"> <em>op</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a46d8df7001c4ca11ce504e5fd0e3dd08"></a><!-- doxytag: member="ArmISA::vcvtFpHFpS" ref="a46d8df7001c4ca11ce504e5fd0e3dd08" args="(FPSCR &amp;fpscr, bool defaultNan, bool ahp, uint16_t op)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">float ArmISA::vcvtFpHFpS </td>
          <td>(</td>
          <td class="paramtype">FPSCR &amp;&nbsp;</td>
          <td class="paramname"> <em>fpscr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>defaultNan</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>ahp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&nbsp;</td>
          <td class="paramname"> <em>op</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a0963238992972950288734e7f6891cae"></a><!-- doxytag: member="ArmISA::vcvtFpSFpH" ref="a0963238992972950288734e7f6891cae" args="(FPSCR &amp;fpscr, bool flush, bool defaultNan, uint32_t rMode, bool ahp, float op)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t ArmISA::vcvtFpSFpH </td>
          <td>(</td>
          <td class="paramtype">FPSCR &amp;&nbsp;</td>
          <td class="paramname"> <em>fpscr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>flush</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>defaultNan</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>rMode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>ahp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">float&nbsp;</td>
          <td class="paramname"> <em>op</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a1a3df5ced6cfdc1b70badc3d48949216"></a><!-- doxytag: member="ArmISA::vfp_modified_imm" ref="a1a3df5ced6cfdc1b70badc3d48949216" args="(uint8_t data, bool wide)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static uint64_t ArmISA::vfp_modified_imm </td>
          <td>(</td>
          <td class="paramtype">uint8_t&nbsp;</td>
          <td class="paramname"> <em>data</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>wide</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="pred__inst_8hh_source.html#l00162">162</a> of file <a class="el" href="pred__inst_8hh_source.html">pred_inst.hh</a>.</p>

<p>References <a class="el" href="bitfield_8hh_source.html#l00055">bits()</a>.</p>

</div>
</div>
<a class="anchor" id="a5d463b83c95a56432db92ea8a5050390"></a><!-- doxytag: member="ArmISA::vfpFlushToZero" ref="a5d463b83c95a56432db92ea8a5050390" args="(FPSCR &amp;fpscr, fpType &amp;op1, fpType &amp;op2)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class fpType &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">static void ArmISA::vfpFlushToZero </td>
          <td>(</td>
          <td class="paramtype">FPSCR &amp;&nbsp;</td>
          <td class="paramname"> <em>fpscr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">fpType &amp;&nbsp;</td>
          <td class="paramname"> <em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">fpType &amp;&nbsp;</td>
          <td class="paramname"> <em>op2</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="vfp_8hh_source.html#l00149">149</a> of file <a class="el" href="vfp_8hh_source.html">vfp.hh</a>.</p>

<p>References <a class="el" href="vfp_8hh_source.html#l00140">vfpFlushToZero()</a>.</p>

</div>
</div>
<a class="anchor" id="a30b60f75a099a8618ac9761c28cbd7d6"></a><!-- doxytag: member="ArmISA::vfpFlushToZero" ref="a30b60f75a099a8618ac9761c28cbd7d6" args="(FPSCR &amp;fpscr, fpType &amp;op)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class fpType &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">static void ArmISA::vfpFlushToZero </td>
          <td>(</td>
          <td class="paramtype">FPSCR &amp;&nbsp;</td>
          <td class="paramname"> <em>fpscr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">fpType &amp;&nbsp;</td>
          <td class="paramname"> <em>op</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="vfp_8hh_source.html#l00140">140</a> of file <a class="el" href="vfp_8hh_source.html">vfp.hh</a>.</p>

<p>References <a class="el" href="arm_2miscregs_8hh_source.html#l01663">flushToZero</a>.</p>

<p>Referenced by <a class="el" href="vfp_8hh_source.html#l00149">vfpFlushToZero()</a>.</p>

</div>
</div>
<a class="anchor" id="a7487fef67499f3837452ca24f8793cd9"></a><!-- doxytag: member="ArmISA::vfpFpToFixed" ref="a7487fef67499f3837452ca24f8793cd9" args="(T val, bool isSigned, uint8_t width, uint8_t imm, bool useRmode=true, VfpRoundingMode roundMode=VfpRoundZero, bool aarch64=false)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename T &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint64_t ArmISA::vfpFpToFixed </td>
          <td>(</td>
          <td class="paramtype">T&nbsp;</td>
          <td class="paramname"> <em>val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>isSigned</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&nbsp;</td>
          <td class="paramname"> <em>width</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&nbsp;</td>
          <td class="paramname"> <em>imm</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>useRmode</em> = <code>true</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceArmISA.html#a6c875ad90a1fb8c2d1a1150f874244ef">VfpRoundingMode</a>&nbsp;</td>
          <td class="paramname"> <em>roundMode</em> = <code>VfpRoundZero</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>aarch64</em> = <code>false</code></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="vfp_8hh_source.html#l00265">265</a> of file <a class="el" href="vfp_8hh_source.html">vfp.hh</a>.</p>

<p>References <a class="el" href="arch_2arm_2types_8hh_source.html#l00087">aarch64</a>, <a class="el" href="vfp_8hh_source.html#l00091">FeAllExceptions</a>, <a class="el" href="vfp_8hh_source.html#l00087">FeInexact</a>, <a class="el" href="vfp_8hh_source.html#l00088">FeInvalid</a>, <a class="el" href="vfp_8hh_source.html#l00096">FeRoundDown</a>, <a class="el" href="vfp_8hh_source.html#l00097">FeRoundNearest</a>, <a class="el" href="vfp_8hh_source.html#l00099">FeRoundUpward</a>, <a class="el" href="vfp_8hh_source.html#l00098">FeRoundZero</a>, <a class="el" href="base_2types_8hh_source.html#l00051">LL</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00065">mask</a>, <a class="el" href="base_2misc_8hh_source.html#l00104">panic</a>, <a class="el" href="vfp_8hh_source.html#l00258">setFPExceptions()</a>, <a class="el" href="vfp_8hh_source.html#l00108">VfpRoundAway</a>, <a class="el" href="vfp_8hh_source.html#l00106">VfpRoundDown</a>, <a class="el" href="vfp_8hh_source.html#l00104">VfpRoundNearest</a>, <a class="el" href="vfp_8hh_source.html#l00105">VfpRoundUpward</a>, and <a class="el" href="vfp_8hh_source.html#l00107">VfpRoundZero</a>.</p>

</div>
</div>
<a class="anchor" id="a08b9060b98998cf4cba82dfc3d903858"></a><!-- doxytag: member="ArmISA::vfpNeon64Enabled" ref="a08b9060b98998cf4cba82dfc3d903858" args="(CPACR cpacr, ExceptionLevel el)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static bool ArmISA::vfpNeon64Enabled </td>
          <td>(</td>
          <td class="paramtype">CPACR&nbsp;</td>
          <td class="paramname"> <em>cpacr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98d">ExceptionLevel</a>&nbsp;</td>
          <td class="paramname"> <em>el</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2utility_8hh_source.html#l00269">269</a> of file <a class="el" href="arm_2utility_8hh_source.html">utility.hh</a>.</p>

<p>References <a class="el" href="arch_2arm_2types_8hh_source.html#l00567">EL0</a>, and <a class="el" href="arch_2arm_2types_8hh_source.html#l00568">EL1</a>.</p>

</div>
</div>
<a class="anchor" id="a60b58643cc87d9c8c44895d0f7710668"></a><!-- doxytag: member="ArmISA::vfpNeonEnabled" ref="a60b58643cc87d9c8c44895d0f7710668" args="(uint32_t &amp;seq, HCPTR hcptr, NSACR nsacr, CPACR cpacr, CPSR cpsr, uint32_t &amp;iss, bool &amp;trap, ThreadContext *tc, FPEXC fpexc, bool isSIMD)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool ArmISA::vfpNeonEnabled </td>
          <td>(</td>
          <td class="paramtype">uint32_t &amp;&nbsp;</td>
          <td class="paramname"> <em>seq</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">HCPTR&nbsp;</td>
          <td class="paramname"> <em>hcptr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">NSACR&nbsp;</td>
          <td class="paramname"> <em>nsacr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">CPACR&nbsp;</td>
          <td class="paramname"> <em>cpacr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">CPSR&nbsp;</td>
          <td class="paramname"> <em>cpsr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t &amp;&nbsp;</td>
          <td class="paramname"> <em>iss</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool &amp;&nbsp;</td>
          <td class="paramname"> <em>trap</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FPEXC&nbsp;</td>
          <td class="paramname"> <em>fpexc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>isSIMD</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="adb14fcae01a7c5c1ab1a9d86947ba870"></a><!-- doxytag: member="ArmISA::vfpSFixedToFpD" ref="adb14fcae01a7c5c1ab1a9d86947ba870" args="(bool flush, bool defaultNan, int64_t val, uint8_t width, uint8_t imm)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">double ArmISA::vfpSFixedToFpD </td>
          <td>(</td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>flush</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>defaultNan</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t&nbsp;</td>
          <td class="paramname"> <em>val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&nbsp;</td>
          <td class="paramname"> <em>width</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&nbsp;</td>
          <td class="paramname"> <em>imm</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a933171e1bbfe85524c0e71d062f818d1"></a><!-- doxytag: member="ArmISA::vfpSFixedToFpS" ref="a933171e1bbfe85524c0e71d062f818d1" args="(bool flush, bool defaultNan, int64_t val, uint8_t width, uint8_t imm)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">float ArmISA::vfpSFixedToFpS </td>
          <td>(</td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>flush</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>defaultNan</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t&nbsp;</td>
          <td class="paramname"> <em>val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&nbsp;</td>
          <td class="paramname"> <em>width</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&nbsp;</td>
          <td class="paramname"> <em>imm</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a412bc88bf2f6d3a16ef180a01059c9ca"></a><!-- doxytag: member="ArmISA::vfpUFixedToFpD" ref="a412bc88bf2f6d3a16ef180a01059c9ca" args="(bool flush, bool defaultNan, uint64_t val, uint8_t width, uint8_t imm)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">double ArmISA::vfpUFixedToFpD </td>
          <td>(</td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>flush</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>defaultNan</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&nbsp;</td>
          <td class="paramname"> <em>width</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&nbsp;</td>
          <td class="paramname"> <em>imm</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aad316680e98a6e9b4716109350e13913"></a><!-- doxytag: member="ArmISA::vfpUFixedToFpS" ref="aad316680e98a6e9b4716109350e13913" args="(bool flush, bool defaultNan, uint64_t val, uint8_t width, uint8_t imm)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">float ArmISA::vfpUFixedToFpS </td>
          <td>(</td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>flush</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>defaultNan</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&nbsp;</td>
          <td class="paramname"> <em>width</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&nbsp;</td>
          <td class="paramname"> <em>imm</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a36d997acf205055516cd9186ba7036ab"></a><!-- doxytag: member="ArmISA::virtvalid" ref="a36d997acf205055516cd9186ba7036ab" args="(ThreadContext *tc, Addr vaddr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool ArmISA::virtvalid </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>vaddr</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2vtophys_8cc_source.html#l00107">107</a> of file <a class="el" href="arm_2vtophys_8cc_source.html">vtophys.cc</a>.</p>

<p>References <a class="el" href="arm_2vtophys_8cc_source.html#l00067">try_translate()</a>.</p>

<p>Referenced by <a class="el" href="arch_2arm_2remote__gdb_8cc_source.html#l00173">ArmISA::RemoteGDB::acc()</a>.</p>

</div>
</div>
<a class="anchor" id="a29e7c04a0c09d8666fdd63ca2dd2fda3"></a><!-- doxytag: member="ArmISA::vtophys" ref="a29e7c04a0c09d8666fdd63ca2dd2fda3" args="(ThreadContext *tc, Addr vaddr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> ArmISA::vtophys </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>vaddr</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2vtophys_8cc_source.html#l00096">96</a> of file <a class="el" href="arm_2vtophys_8cc_source.html">vtophys.cc</a>.</p>

</div>
</div>
<a class="anchor" id="a20218e65060ae190a898b26aaefc467d"></a><!-- doxytag: member="ArmISA::vtophys" ref="a20218e65060ae190a898b26aaefc467d" args="(Addr vaddr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> ArmISA::vtophys </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>vaddr</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2vtophys_8cc_source.html#l00061">61</a> of file <a class="el" href="arm_2vtophys_8cc_source.html">vtophys.cc</a>.</p>

</div>
</div>
<a class="anchor" id="ab2bd1fb8f7f2025cb5ca645c82c04ae8"></a><!-- doxytag: member="ArmISA::writeVecElem" ref="ab2bd1fb8f7f2025cb5ca645c82c04ae8" args="(VReg *dest, XReg src, int index, int eSize)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ArmISA::writeVecElem </td>
          <td>(</td>
          <td class="paramtype">VReg *&nbsp;</td>
          <td class="paramname"> <em>dest</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">XReg&nbsp;</td>
          <td class="paramname"> <em>src</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>index</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>eSize</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Write a single NEON vector element leaving the others untouched. </p>

<p>Definition at line <a class="el" href="neon64__mem_8hh_source.html#l00060">60</a> of file <a class="el" href="neon64__mem_8hh_source.html">neon64_mem.hh</a>.</p>

<p>References <a class="el" href="neon64__mem_8hh_source.html#l00054">ArmISA::VReg::hi</a>, and <a class="el" href="neon64__mem_8hh_source.html#l00055">ArmISA::VReg::lo</a>.</p>

</div>
</div>
<a class="anchor" id="afd00c2a64f1425c1fbdf9314b359f65c"></a><!-- doxytag: member="ArmISA::zeroRegisters" ref="afd00c2a64f1425c1fbdf9314b359f65c" args="(TC *tc)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class TC &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">void ArmISA::zeroRegisters </td>
          <td>(</td>
          <td class="paramtype">TC *&nbsp;</td>
          <td class="paramname"> <em>tc</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Function to insure <a class="el" href="structArmISA_1_1ISA.html" title="Some registers aliase with others, and therefore need to be translated.">ISA</a> semantics about 0 registers. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>tc</em>&nbsp;</td><td>The thread context. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<hr/><h2>Variable Documentation</h2>
<a class="anchor" id="a6f0a7b59bfa9544f3d21fb56433497cc"></a><!-- doxytag: member="ArmISA::a" ref="a6f0a7b59bfa9544f3d21fb56433497cc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 1 &gt; <a class="el" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">ArmISA::a</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01376">1376</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

<p>Referenced by <a class="el" href="mem__dep__unit_8hh_source.html#l00056">SNHash::operator()()</a>, <a class="el" href="inet_8cc_source.html#l00131">Net::operator&lt;&lt;()</a>, <a class="el" href="stack__dist__calc_8cc_source.html#l00600">StackDistCalc::printStack()</a>, <a class="el" href="Topology_8cc_source.html#l00059">Topology::Topology()</a>, and <a class="el" href="stack__dist__calc_8cc_source.html#l00569">StackDistCalc::verifyStackDist()</a>.</p>

</div>
</div>
<a class="anchor" id="aa9c06d113899e4649a4086ad0b04d7fa"></a><!-- doxytag: member="ArmISA::a1" ref="aa9c06d113899e4649a4086ad0b04d7fa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 22 &gt; <a class="el" href="namespaceArmISA.html#aa9c06d113899e4649a4086ad0b04d7fa">ArmISA::a1</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01686">1686</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

<p>Referenced by <a class="el" href="fplib_8cc_source.html#l00132">mul62x62()</a>.</p>

</div>
</div>
<a class="anchor" id="a79293aabe9972f917d751c5072e55a48"></a><!-- doxytag: member="ArmISA::aarch64" ref="a79293aabe9972f917d751c5072e55a48" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;34&gt; <a class="el" href="namespaceArmISA.html#a79293aabe9972f917d751c5072e55a48">ArmISA::aarch64</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00087">87</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

<p>Referenced by <a class="el" href="arch_2arm_2types_8hh_source.html#l00209">EndBitUnion()</a>, and <a class="el" href="vfp_8hh_source.html#l00265">vfpFpToFixed()</a>.</p>

</div>
</div>
<a class="anchor" id="aa0ba98a18c67a4d2fcf9bd3a5161f837"></a><!-- doxytag: member="ArmISA::advSimdHalfPrecision" ref="aa0ba98a18c67a4d2fcf9bd3a5161f837" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;23, 20&gt; <a class="el" href="namespaceArmISA.html#aa0ba98a18c67a4d2fcf9bd3a5161f837">ArmISA::advSimdHalfPrecision</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01668">1668</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a945a4846cd2b59d0fcc04848b7015179"></a><!-- doxytag: member="ArmISA::advSimdInteger" ref="a945a4846cd2b59d0fcc04848b7015179" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;15, 12&gt; <a class="el" href="namespaceArmISA.html#a945a4846cd2b59d0fcc04848b7015179">ArmISA::advSimdInteger</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01666">1666</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="acf082f5ed60dd8842de820e4ef3357b5"></a><!-- doxytag: member="ArmISA::advSimdLoadStore" ref="acf082f5ed60dd8842de820e4ef3357b5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;11, 8&gt; <a class="el" href="namespaceArmISA.html#acf082f5ed60dd8842de820e4ef3357b5">ArmISA::advSimdLoadStore</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01665">1665</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="aa50bb95a6c7e283a7ae43340c635f808"></a><!-- doxytag: member="ArmISA::advSimdRegisters" ref="aa50bb95a6c7e283a7ae43340c635f808" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespaceArmISA.html#aa50bb95a6c7e283a7ae43340c635f808">ArmISA::advSimdRegisters</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01652">1652</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a4feb0de0c7c142f4c2ddc442725f785c"></a><!-- doxytag: member="ArmISA::advSimdSinglePrecision" ref="a4feb0de0c7c142f4c2ddc442725f785c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;19, 16&gt; <a class="el" href="namespaceArmISA.html#a4feb0de0c7c142f4c2ddc442725f785c">ArmISA::advSimdSinglePrecision</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01667">1667</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="ac94a24b9835c2023b09a190233209c1c"></a><!-- doxytag: member="ArmISA::afe" ref="ac94a24b9835c2023b09a190233209c1c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;29&gt; <a class="el" href="namespaceArmISA.html#ac94a24b9835c2023b09a190233209c1c">ArmISA::afe</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01524">1524</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="ac004a1b7f5618380e9acae7a8b5a7b8f"></a><!-- doxytag: member="ArmISA::ahp" ref="ac004a1b7f5618380e9acae7a8b5a7b8f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;26&gt; <a class="el" href="namespaceArmISA.html#ac004a1b7f5618380e9acae7a8b5a7b8f">ArmISA::ahp</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01629">1629</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a0218c19cdf1635bc86071cbc6535d352"></a><!-- doxytag: member="ArmISA::amo" ref="a0218c19cdf1635bc86071cbc6535d352" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;5&gt; <a class="el" href="namespaceArmISA.html#a0218c19cdf1635bc86071cbc6535d352">ArmISA::amo</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01475">1475</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="ad505c1fded4c260b0e96e86fac7e7a89"></a><!-- doxytag: member="ArmISA::ArgumentReg0" ref="ad505c1fded4c260b0e96e86fac7e7a89" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int <a class="el" href="namespaceArmISA.html#ad505c1fded4c260b0e96e86fac7e7a89">ArmISA::ArgumentReg0</a> = 0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2registers_8hh_source.html#l00097">97</a> of file <a class="el" href="arm_2registers_8hh_source.html">registers.hh</a>.</p>

<p>Referenced by <a class="el" href="arch_2arm_2process_8cc_source.html#l00143">ArmLiveProcess::argsInit()</a>, <a class="el" href="arch_2power_2process_8cc_source.html#l00265">PowerLiveProcess::getSyscallArg()</a>, <a class="el" href="arch_2power_2linux_2process_8cc_source.html#l00439">PowerLinuxProcess::getSyscallArg()</a>, <a class="el" href="arch_2arm_2process_8cc_source.html#l00410">ArmLiveProcess64::getSyscallArg()</a>, <a class="el" href="arch_2arm_2process_8cc_source.html#l00403">ArmLiveProcess32::getSyscallArg()</a>, <a class="el" href="arch_2power_2process_8cc_source.html#l00272">PowerLiveProcess::setSyscallArg()</a>, <a class="el" href="arch_2power_2linux_2process_8cc_source.html#l00448">PowerLinuxProcess::setSyscallArg()</a>, <a class="el" href="arch_2arm_2process_8cc_source.html#l00450">ArmLiveProcess64::setSyscallArg()</a>, and <a class="el" href="arch_2arm_2process_8cc_source.html#l00443">ArmLiveProcess32::setSyscallArg()</a>.</p>

</div>
</div>
<a class="anchor" id="a140cfd1abc4c6a5b8ac7e593f4ebcd74"></a><!-- doxytag: member="ArmISA::ArgumentReg1" ref="a140cfd1abc4c6a5b8ac7e593f4ebcd74" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int <a class="el" href="namespaceArmISA.html#a140cfd1abc4c6a5b8ac7e593f4ebcd74">ArmISA::ArgumentReg1</a> = 1</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2registers_8hh_source.html#l00098">98</a> of file <a class="el" href="arm_2registers_8hh_source.html">registers.hh</a>.</p>

<p>Referenced by <a class="el" href="arch_2arm_2process_8cc_source.html#l00143">ArmLiveProcess::argsInit()</a>.</p>

</div>
</div>
<a class="anchor" id="a151af159205abf8eb8c8cf69c1081362"></a><!-- doxytag: member="ArmISA::ArgumentReg2" ref="a151af159205abf8eb8c8cf69c1081362" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int <a class="el" href="namespaceArmISA.html#a151af159205abf8eb8c8cf69c1081362">ArmISA::ArgumentReg2</a> = 2</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2registers_8hh_source.html#l00099">99</a> of file <a class="el" href="arm_2registers_8hh_source.html">registers.hh</a>.</p>

<p>Referenced by <a class="el" href="arch_2arm_2process_8cc_source.html#l00143">ArmLiveProcess::argsInit()</a>.</p>

</div>
</div>
<a class="anchor" id="aa75bea08f99542e3491612ffaa50aec4"></a><!-- doxytag: member="ArmISA::ArgumentReg3" ref="aa75bea08f99542e3491612ffaa50aec4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int <a class="el" href="namespaceArmISA.html#aa75bea08f99542e3491612ffaa50aec4">ArmISA::ArgumentReg3</a> = 3</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2registers_8hh_source.html#l00100">100</a> of file <a class="el" href="arm_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a class="anchor" id="abda77ef82f39c85290b32b74bb61cab9"></a><!-- doxytag: member="ArmISA::as" ref="abda77ef82f39c85290b32b74bb61cab9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 36 &gt; <a class="el" href="namespaceArmISA.html#abda77ef82f39c85290b32b74bb61cab9">ArmISA::as</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01693">1693</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a3d22c3e39c64566fa3b07711acf3a493"></a><!-- doxytag: member="ArmISA::asedis" ref="a3d22c3e39c64566fa3b07711acf3a493" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;31&gt; <a class="el" href="namespaceArmISA.html#a3d22c3e39c64566fa3b07711acf3a493">ArmISA::asedis</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01597">1597</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="aaff4c7c57057268242cad9e94c8ff5d7"></a><!-- doxytag: member="ArmISA::asid" ref="aaff4c7c57057268242cad9e94c8ff5d7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespaceArmISA.html#aaff4c7c57057268242cad9e94c8ff5d7">ArmISA::asid</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01786">1786</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

<p>Referenced by <a class="el" href="timing_8cc_source.html#l00393">TimingSimpleCPU::readMem()</a>, and <a class="el" href="timing_8cc_source.html#l00461">TimingSimpleCPU::writeMem()</a>.</p>

</div>
</div>
<a class="anchor" id="a0ff9290207eddeb5cf7bfc3fa0c9cd14"></a><!-- doxytag: member="ArmISA::attr" ref="a0ff9290207eddeb5cf7bfc3fa0c9cd14" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespaceArmISA.html#a0ff9290207eddeb5cf7bfc3fa0c9cd14">ArmISA::attr</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01824">1824</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

<p>Referenced by <a class="el" href="arch_2x86_2system_8cc_source.html#l00067">X86ISA::installSegDesc()</a>, <a class="el" href="table__walker_8cc_source.html#l01331">ArmISA::TableWalker::memAttrsAArch64()</a>, <a class="el" href="table__walker_8cc_source.html#l01205">ArmISA::TableWalker::memAttrsLPAE()</a>, <a class="el" href="x86__cpu_8cc_source.html#l00987">setContextSegment()</a>, <a class="el" href="x86__cpu_8cc_source.html#l00705">setKvmSegmentReg()</a>, and <a class="el" href="x86_2tlb_8cc_source.html#l00274">X86ISA::TLB::translate()</a>.</p>

</div>
</div>
<a class="anchor" id="a681a09b095a83c45c15e96687e5ecaa3"></a><!-- doxytag: member="ArmISA::aw" ref="a681a09b095a83c45c15e96687e5ecaa3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;5&gt; <a class="el" href="namespaceArmISA.html#a681a09b095a83c45c15e96687e5ecaa3">ArmISA::aw</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01514">1514</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a29719d011b23c89180048e7a7d13542e"></a><!-- doxytag: member="ArmISA::b" ref="a29719d011b23c89180048e7a7d13542e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;7&gt; <a class="el" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">ArmISA::b</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01562">1562</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

<p>Referenced by <a class="el" href="pyobject_8cc_source.html#l00076">connectPorts()</a>, <a class="el" href="dram__ctrl_8cc_source.html#l00058">DRAMCtrl::DRAMCtrl()</a>, <a class="el" href="pcidev_8hh_source.html#l00182">PciDevice::getBAR()</a>, <a class="el" href="base_2remote__gdb_8cc_source.html#l00364">BaseRemoteGDB::getbyte()</a>, <a class="el" href="dram__ctrl_8cc_source.html#l01618">DRAMCtrl::Rank::processRefreshEvent()</a>, <a class="el" href="Topology_8cc_source.html#l00059">Topology::Topology()</a>, <a class="el" href="NetworkInterface_8cc_source.html#l00242">NetworkInterface::wakeup()</a>, and <a class="el" href="NetworkInterface__d_8cc_source.html#l00221">NetworkInterface_d::wakeup()</a>.</p>

</div>
</div>
<a class="anchor" id="a06ebed7c0342827d3993960402b173fe"></a><!-- doxytag: member="ArmISA::bigThumb" ref="a06ebed7c0342827d3993960402b173fe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;35&gt; <a class="el" href="namespaceArmISA.html#a06ebed7c0342827d3993960402b173fe">ArmISA::bigThumb</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00086">86</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a570e8d0eac614364447cacd0952355ff"></a><!-- doxytag: member="ArmISA::bottom2" ref="a570e8d0eac614364447cacd0952355ff" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;1, 0&gt; <a class="el" href="namespaceArmISA.html#a570e8d0eac614364447cacd0952355ff">ArmISA::bottom2</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00068">68</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a68fbf8dfc41949d528a52a73463757ed"></a><!-- doxytag: member="ArmISA::bsu" ref="a68fbf8dfc41949d528a52a73463757ed" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;11, 10&gt; <a class="el" href="namespaceArmISA.html#a68fbf8dfc41949d528a52a73463757ed">ArmISA::bsu</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01469">1469</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a21f7b327cbedf079597394ec2c3f2a6d"></a><!-- doxytag: member="ArmISA::c" ref="a21f7b327cbedf079597394ec2c3f2a6d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 29 &gt; <a class="el" href="namespaceArmISA.html#a21f7b327cbedf079597394ec2c3f2a6d">ArmISA::c</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01364">1364</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

<p>Referenced by <a class="el" href="clock__domain_8cc_source.html#l00111">SrcClockDomain::clockPeriod()</a>, <a class="el" href="trace_8cc_source.html#l00093">Trace::Logger::dump()</a>, <a class="el" href="fplib_8cc_source.html#l01303">fp64_div()</a>, <a class="el" href="fplib_8cc_source.html#l01437">fp64_sqrt()</a>, <a class="el" href="fu__pool_8cc_source.html#l00083">FUPool::FUPool()</a>, <a class="el" href="terminal_8cc_source.html#l00285">Terminal::in()</a>, <a class="el" href="integer_8hh_source.html#l00070">PowerISA::IntOp::makeCRField()</a>, <a class="el" href="floating_8hh_source.html#l00138">PowerISA::FloatOp::makeCRField()</a>, <a class="el" href="printk_8cc_source.html#l00045">Printk()</a>, <a class="el" href="base_2remote__gdb_8cc_source.html#l00409">BaseRemoteGDB::recv()</a>, <a class="el" href="base_2remote__gdb_8cc_source.html#l00381">BaseRemoteGDB::send()</a>, <a class="el" href="str_8hh_source.html#l00068">to_lower()</a>, <a class="el" href="se__translating__port__proxy_8cc_source.html#l00189">SETranslatingPortProxy::tryReadString()</a>, <a class="el" href="se__translating__port__proxy_8cc_source.html#l00162">SETranslatingPortProxy::tryWriteString()</a>, <a class="el" href="clock__domain_8cc_source.html#l00206">DerivedClockDomain::updateClockPeriod()</a>, <a class="el" href="statistics_8cc_source.html#l00140">Stats::validateStatName()</a>, and <a class="el" href="vgic_8cc_source.html#l00049">VGic::VGic()</a>.</p>

</div>
</div>
<a class="anchor" id="a0346cbbd2dd9a03b2c329706e9605b19"></a><!-- doxytag: member="ArmISA::CC_Reg_Base" ref="a0346cbbd2dd9a03b2c329706e9605b19" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int <a class="el" href="namespaceArmISA.html#a0346cbbd2dd9a03b2c329706e9605b19">ArmISA::CC_Reg_Base</a> = <a class="el" href="namespaceArmISA.html#a6f7a0b91774bef93b6244a3f1be5a013">FP_Reg_Base</a> + <a class="el" href="namespaceArmISA.html#abec5e2109198c6625b3d4952db153fff">NumFloatRegs</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2registers_8hh_source.html#l00114">114</a> of file <a class="el" href="arm_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a class="anchor" id="aede31f577faadaee6841f8cbb2ba0bde"></a><!-- doxytag: member="ArmISA::ccRegName" ref="aede31f577faadaee6841f8cbb2ba0bde" args="[NUM_CCREGS]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const char* const <a class="el" href="namespaceArmISA.html#aede31f577faadaee6841f8cbb2ba0bde">ArmISA::ccRegName</a>[NUM_CCREGS]</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Initial value:</b><div class="fragment"><pre class="fragment"> {
    <span class="stringliteral">&quot;nz&quot;</span>,
    <span class="stringliteral">&quot;c&quot;</span>,
    <span class="stringliteral">&quot;v&quot;</span>,
    <span class="stringliteral">&quot;ge&quot;</span>,
    <span class="stringliteral">&quot;fp&quot;</span>,
    <span class="stringliteral">&quot;zero&quot;</span>
}
</pre></div>
<p>Definition at line <a class="el" href="ccregs_8hh_source.html#l00055">55</a> of file <a class="el" href="ccregs_8hh_source.html">ccregs.hh</a>.</p>

<p>Referenced by <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00295">ArmISA::ArmStaticInst::printReg()</a>.</p>

</div>
</div>
<a class="anchor" id="ac8d6b87c18b3441e38105459936d5f8a"></a><!-- doxytag: member="ArmISA::cd" ref="ac8d6b87c18b3441e38105459936d5f8a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;32&gt; <a class="el" href="namespaceArmISA.html#ac8d6b87c18b3441e38105459936d5f8a">ArmISA::cd</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01446">1446</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="ab6e295e5f4536aeac757625b9bdeffa9"></a><!-- doxytag: member="ArmISA::cm" ref="ab6e295e5f4536aeac757625b9bdeffa9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;13&gt; <a class="el" href="namespaceArmISA.html#ab6e295e5f4536aeac757625b9bdeffa9">ArmISA::cm</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01608">1608</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a997e13ea56e791849c1c12d7d5369798"></a><!-- doxytag: member="ArmISA::cond" ref="a997e13ea56e791849c1c12d7d5369798" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespaceArmISA.html#a997e13ea56e791849c1c12d7d5369798">ArmISA::cond</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00064">64</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

<p>Referenced by <a class="el" href="arch_2arm_2faults_8cc_source.html#l00389">ArmISA::ArmFault::setSyndrome()</a>.</p>

</div>
</div>
<a class="anchor" id="a148177ccc2986c83dd4a609b6f384d07"></a><!-- doxytag: member="ArmISA::condCode" ref="a148177ccc2986c83dd4a609b6f384d07" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;31, 28&gt; <a class="el" href="namespaceArmISA.html#a148177ccc2986c83dd4a609b6f384d07">ArmISA::condCode</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00117">117</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

<p>Referenced by <a class="el" href="arch_2arm_2faults_8cc_source.html#l00389">ArmISA::ArmFault::setSyndrome()</a>.</p>

</div>
</div>
<a class="anchor" id="adaf371c9e03f8de368e4284bce7d4192"></a><!-- doxytag: member="ArmISA::cp0" ref="adaf371c9e03f8de368e4284bce7d4192" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespaceArmISA.html#adaf371c9e03f8de368e4284bce7d4192">ArmISA::cp0</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01501">1501</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="afa9872cb5ba1de61f62e912b2143683b"></a><!-- doxytag: member="ArmISA::cp1" ref="afa9872cb5ba1de61f62e912b2143683b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 3, 2 &gt; <a class="el" href="namespaceArmISA.html#afa9872cb5ba1de61f62e912b2143683b">ArmISA::cp1</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01500">1500</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a8d48129403f6ed3ab9db9bce7bd7d6f1"></a><!-- doxytag: member="ArmISA::cp10" ref="a8d48129403f6ed3ab9db9bce7bd7d6f1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 21, 20 &gt; <a class="el" href="namespaceArmISA.html#a8d48129403f6ed3ab9db9bce7bd7d6f1">ArmISA::cp10</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01491">1491</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="af503e4575c8d3bcaaa7ea177e5209926"></a><!-- doxytag: member="ArmISA::cp11" ref="af503e4575c8d3bcaaa7ea177e5209926" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 23, 22 &gt; <a class="el" href="namespaceArmISA.html#af503e4575c8d3bcaaa7ea177e5209926">ArmISA::cp11</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01490">1490</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a8c5f9c516e81704a669d882feab0bcf2"></a><!-- doxytag: member="ArmISA::cp12" ref="a8c5f9c516e81704a669d882feab0bcf2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 25, 24 &gt; <a class="el" href="namespaceArmISA.html#a8c5f9c516e81704a669d882feab0bcf2">ArmISA::cp12</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01489">1489</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="adf03b156cafbceef5007647da91a2ff3"></a><!-- doxytag: member="ArmISA::cp13" ref="adf03b156cafbceef5007647da91a2ff3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 27, 26 &gt; <a class="el" href="namespaceArmISA.html#adf03b156cafbceef5007647da91a2ff3">ArmISA::cp13</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01488">1488</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="ac4ec1d383ec8e20f2ec2cea4c4c6b560"></a><!-- doxytag: member="ArmISA::cp15ben" ref="ac4ec1d383ec8e20f2ec2cea4c4c6b560" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;5&gt; <a class="el" href="namespaceArmISA.html#ac4ec1d383ec8e20f2ec2cea4c4c6b560">ArmISA::cp15ben</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01568">1568</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="ae1229999257957a81a8b91dd7885af37"></a><!-- doxytag: member="ArmISA::cp2" ref="ae1229999257957a81a8b91dd7885af37" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 5, 4 &gt; <a class="el" href="namespaceArmISA.html#ae1229999257957a81a8b91dd7885af37">ArmISA::cp2</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01499">1499</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a46aec12018deb0e76b03206038f219db"></a><!-- doxytag: member="ArmISA::cp3" ref="a46aec12018deb0e76b03206038f219db" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 7, 6 &gt; <a class="el" href="namespaceArmISA.html#a46aec12018deb0e76b03206038f219db">ArmISA::cp3</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01498">1498</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a19dbe2e7a57939c08772657131d63108"></a><!-- doxytag: member="ArmISA::cp4" ref="a19dbe2e7a57939c08772657131d63108" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 9, 8 &gt; <a class="el" href="namespaceArmISA.html#a19dbe2e7a57939c08772657131d63108">ArmISA::cp4</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01497">1497</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a22744b315223e5b1470e8332276edcef"></a><!-- doxytag: member="ArmISA::cp5" ref="a22744b315223e5b1470e8332276edcef" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 11, 10 &gt; <a class="el" href="namespaceArmISA.html#a22744b315223e5b1470e8332276edcef">ArmISA::cp5</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01496">1496</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="ac10aad30be858ed59dfe93d368a08306"></a><!-- doxytag: member="ArmISA::cp6" ref="ac10aad30be858ed59dfe93d368a08306" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 13, 12 &gt; <a class="el" href="namespaceArmISA.html#ac10aad30be858ed59dfe93d368a08306">ArmISA::cp6</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01495">1495</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a3985c5aee64f9862d691ed3a6723ff1d"></a><!-- doxytag: member="ArmISA::cp7" ref="a3985c5aee64f9862d691ed3a6723ff1d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 15, 14 &gt; <a class="el" href="namespaceArmISA.html#a3985c5aee64f9862d691ed3a6723ff1d">ArmISA::cp7</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01494">1494</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="afe8e8b21557f9ff4b70029d802985e31"></a><!-- doxytag: member="ArmISA::cp8" ref="afe8e8b21557f9ff4b70029d802985e31" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 17, 16 &gt; <a class="el" href="namespaceArmISA.html#afe8e8b21557f9ff4b70029d802985e31">ArmISA::cp8</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01493">1493</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a21341a58f7ecd23d1dbecf69a3335fb7"></a><!-- doxytag: member="ArmISA::cp9" ref="a21341a58f7ecd23d1dbecf69a3335fb7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 19, 18 &gt; <a class="el" href="namespaceArmISA.html#a21341a58f7ecd23d1dbecf69a3335fb7">ArmISA::cp9</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01492">1492</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a664d171927fcaea0586d5e07a842d0ed"></a><!-- doxytag: member="ArmISA::cpNum" ref="a664d171927fcaea0586d5e07a842d0ed" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;11, 8&gt; <a class="el" href="namespaceArmISA.html#a664d171927fcaea0586d5e07a842d0ed">ArmISA::cpNum</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00154">154</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a28eb434b8e612e94308a551ad1ece71a"></a><!-- doxytag: member="ArmISA::cpsr" ref="a28eb434b8e612e94308a551ad1ece71a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SCR CPSR <a class="el" href="namespaceArmISA.html#a28eb434b8e612e94308a551ad1ece71a">ArmISA::cpsr</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01848">1848</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

<p>Referenced by <a class="el" href="arm_2isa_8hh_source.html#l00214">ArmISA::ISA::assert32()</a>, <a class="el" href="arm_2isa_8hh_source.html#l00219">ArmISA::ISA::assert64()</a>, <a class="el" href="arm_2interrupts_8hh_source.html#l00136">ArmISA::Interrupts::checkInterrupts()</a>, <a class="el" href="arm_2utility_8hh_source.html#l00154">currEL()</a>, <a class="el" href="arm_2utility_8hh_source.html#l00147">currOpMode()</a>, <a class="el" href="arm_2isa_8hh_source.html#l00244">ArmISA::ISA::flattenIntIndex()</a>, <a class="el" href="arm_2isa_8hh_source.html#l00291">ArmISA::ISA::flattenMiscIndex()</a>, <a class="el" href="arm_2interrupts_8hh_source.html#l00222">ArmISA::Interrupts::getInterrupt()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l00297">ArmISA::ArmFault::getVector()</a>, <a class="el" href="arch_2arm_2process_8cc_source.html#l00120">ArmLiveProcess64::initState()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l00916">ArmISA::AbortFault&lt; T &gt;::invoke()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l00770">ArmISA::SupervisorCall::invoke()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l00681">ArmISA::Reset::invoke()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l00429">ArmISA::ArmFault::invoke()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l00590">ArmISA::ArmFault::invoke64()</a>, <a class="el" href="pmu_8cc_source.html#l00356">ArmISA::PMU::isFiltered()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l00853">ArmISA::ArmFaultVals&lt; T &gt;::offset()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l01370">ArmISA::SystemError::routeToHyp()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l01300">ArmISA::FastInterrupt::routeToHyp()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l01261">ArmISA::Interrupt::routeToHyp()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l01159">ArmISA::DataAbort::routeToHyp()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l01098">ArmISA::PrefetchAbort::routeToHyp()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l00796">ArmISA::SupervisorCall::routeToHyp()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l00731">ArmISA::UndefinedInstruction::routeToHyp()</a>, <a class="el" href="arm_2interrupts_8cc_source.html#l00050">ArmISA::Interrupts::takeInt()</a>, <a class="el" href="arch_2arm_2nativetrace_8cc_source.html#l00101">Trace::ArmNativeTrace::ThreadState::update()</a>, and <a class="el" href="armv8__cpu_8cc_source.html#l00230">ArmV8KvmCPU::updateThreadContext()</a>.</p>

</div>
</div>
<a class="anchor" id="afc6f213ea883270c5134042145dc46ab"></a><!-- doxytag: member="ArmISA::CpsrMaskQ" ref="afc6f213ea883270c5134042145dc46ab" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const uint32_t <a class="el" href="namespaceArmISA.html#afc6f213ea883270c5134042145dc46ab">ArmISA::CpsrMaskQ</a> = 0x08000000<code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01390">1390</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a5f2a149beacf50df975a174c782cdcca"></a><!-- doxytag: member="ArmISA::CurThreadInfoImplemented" ref="a5f2a149beacf50df975a174c782cdcca" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const bool <a class="el" href="namespaceArmISA.html#a5f2a149beacf50df975a174c782cdcca">ArmISA::CurThreadInfoImplemented</a> = false</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2isa__traits_8hh_source.html#l00109">109</a> of file <a class="el" href="arm_2isa__traits_8hh_source.html">isa_traits.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a8eab7997d10cf9cd5280faf6a2cd2b05"></a><!-- doxytag: member="ArmISA::CurThreadInfoReg" ref="a8eab7997d10cf9cd5280faf6a2cd2b05" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int <a class="el" href="namespaceArmISA.html#a8eab7997d10cf9cd5280faf6a2cd2b05">ArmISA::CurThreadInfoReg</a> = -1</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2isa__traits_8hh_source.html#l00110">110</a> of file <a class="el" href="arm_2isa__traits_8hh_source.html">isa_traits.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a63cb5f979cb3ed051d30f81eff79afe2"></a><!-- doxytag: member="ArmISA::cwg" ref="a63cb5f979cb3ed051d30f81eff79afe2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;27,24&gt; <a class="el" href="namespaceArmISA.html#a63cb5f979cb3ed051d30f81eff79afe2">ArmISA::cwg</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01813">1813</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="ab3be624d2ce2e84d65a45d2b81a9828c"></a><!-- doxytag: member="ArmISA::d" ref="ab3be624d2ce2e84d65a45d2b81a9828c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;9&gt; <a class="el" href="namespaceArmISA.html#ab3be624d2ce2e84d65a45d2b81a9828c">ArmISA::d</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01374">1374</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

<p>Referenced by <a class="el" href="tagged_8cc_source.html#l00045">TaggedPrefetcher::calculatePrefetch()</a>, <a class="el" href="stride_8cc_source.html#l00100">StridePrefetcher::calculatePrefetch()</a>, <a class="el" href="dvfs__handler_8hh_source.html#l00138">DVFSHandler::clkPeriodAtPerfLevel()</a>, <a class="el" href="dev_2virtio_2base_8cc_source.html#l00269">VirtQueue::consumeDescriptor()</a>, <a class="el" href="dev_2virtio_2base_8cc_source.html#l00302">VirtQueue::dump()</a>, <a class="el" href="dvfs__handler_8cc_source.html#l00058">DVFSHandler::DVFSHandler()</a>, <a class="el" href="sim_2process_8cc_source.html#l00618">LiveProcess::findDriver()</a>, <a class="el" href="checker_2cpu_8hh_source.html#l00151">CheckerCPU::Result::get()</a>, <a class="el" href="base__dyn__inst_8hh_source.html#l00105">BaseDynInst&lt; Impl &gt;::Result::get()</a>, <a class="el" href="i2cbus_8cc_source.html#l00054">I2CBus::I2CBus()</a>, <a class="el" href="dev_2virtio_2base_8cc_source.html#l00312">VirtQueue::onNotify()</a>, <a class="el" href="arguments_8hh_source.html#l00132">Arguments::operator T()</a>, <a class="el" href="dvfs__handler_8cc_source.html#l00118">DVFSHandler::perfLevel()</a>, <a class="el" href="voltage__domain_8cc_source.html#l00081">VoltageDomain::sanitiseVoltages()</a>, <a class="el" href="checker_2cpu_8hh_source.html#l00149">CheckerCPU::Result::set()</a>, <a class="el" href="base__dyn__inst_8hh_source.html#l00103">BaseDynInst&lt; Impl &gt;::Result::set()</a>, <a class="el" href="refcnt_8hh_source.html#l00143">RefCountingPtr&lt; MinorDynInst &gt;::set()</a>, <a class="el" href="Topology_8cc_source.html#l00299">shortest_path_to_node()</a>, <a class="el" href="console_8cc_source.html#l00076">VirtIOConsole::TermRecvQueue::trySend()</a>, <a class="el" href="dvfs__handler_8cc_source.html#l00158">DVFSHandler::UpdateEvent::updatePerfLevel()</a>, <a class="el" href="dvfs__handler_8hh_source.html#l00159">DVFSHandler::voltageAtPerfLevel()</a>, <a class="el" href="i2cbus_8cc_source.html#l00089">I2CBus::write()</a>, and <a class="el" href="vgic_8cc_source.html#l00277">VGic::writeCtrl()</a>.</p>

</div>
</div>
<a class="anchor" id="a46b2ab8ca1027fa6916e90b96deba0b3"></a><!-- doxytag: member="ArmISA::d32dis" ref="a46b2ab8ca1027fa6916e90b96deba0b3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;30&gt; <a class="el" href="namespaceArmISA.html#a46b2ab8ca1027fa6916e90b96deba0b3">ArmISA::d32dis</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01596">1596</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="ab94f7a6415286a6dcb0c58e3fe4f191e"></a><!-- doxytag: member="ArmISA::daif" ref="ab94f7a6415286a6dcb0c58e3fe4f191e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;9, 6&gt; <a class="el" href="namespaceArmISA.html#ab94f7a6415286a6dcb0c58e3fe4f191e">ArmISA::daif</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01379">1379</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="af659a9b1bd5f192f9fc8815af6cb84be"></a><!-- doxytag: member="ArmISA::dataRAMSetup" ref="af659a9b1bd5f192f9fc8815af6cb84be" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;5&gt; <a class="el" href="namespaceArmISA.html#af659a9b1bd5f192f9fc8815af6cb84be">ArmISA::dataRAMSetup</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01793">1793</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="af48cad86526673ec26afa48f7cee33e2"></a><!-- doxytag: member="ArmISA::dataRAMSlice" ref="af48cad86526673ec26afa48f7cee33e2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;11,10&gt; <a class="el" href="namespaceArmISA.html#af48cad86526673ec26afa48f7cee33e2">ArmISA::dataRAMSlice</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01796">1796</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="ad45796d4066f669a6fdd7c5ee0ac4158"></a><!-- doxytag: member="ArmISA::dc" ref="ad45796d4066f669a6fdd7c5ee0ac4158" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;12&gt; <a class="el" href="namespaceArmISA.html#ad45796d4066f669a6fdd7c5ee0ac4158">ArmISA::dc</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01468">1468</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a6472572fef5680bb154376be1075e200"></a><!-- doxytag: member="ArmISA::dCacheLineSize" ref="a6472572fef5680bb154376be1075e200" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;19,16&gt; <a class="el" href="namespaceArmISA.html#a6472572fef5680bb154376be1075e200">ArmISA::dCacheLineSize</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01811">1811</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a45200a9fb8407c96197e76e23ddcc70d"></a><!-- doxytag: member="ArmISA::decodeInst" ref="a45200a9fb8407c96197e76e23ddcc70d" args="(ExtMachInst)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRefCountingPtr.html">StaticInstPtr</a> <a class="el" href="namespaceArmISA.html#a45200a9fb8407c96197e76e23ddcc70d">ArmISA::decodeInst</a>(ExtMachInst)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a3d1cdcdc326e4ab9da63ac956613c1e5"></a><!-- doxytag: member="ArmISA::decoderFault" ref="a3d1cdcdc326e4ab9da63ac956613c1e5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespaceArmISA.html#a3d1cdcdc326e4ab9da63ac956613c1e5">ArmISA::decoderFault</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00073">73</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a1373c76bc21e42825948fdbf8c998db7"></a><!-- doxytag: member="ArmISA::defaultNaN" ref="a1373c76bc21e42825948fdbf8c998db7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;7, 4&gt; <a class="el" href="namespaceArmISA.html#a1373c76bc21e42825948fdbf8c998db7">ArmISA::defaultNaN</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01664">1664</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a79f84f35a8f1365ae1538bd35728f0bf"></a><!-- doxytag: member="ArmISA::divide" ref="a79f84f35a8f1365ae1538bd35728f0bf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;19, 16&gt; <a class="el" href="namespaceArmISA.html#a79f84f35a8f1365ae1538bd35728f0bf">ArmISA::divide</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01656">1656</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a2d4eab7c9ab6cfc389dadc4bb6d5eb48"></a><!-- doxytag: member="ArmISA::dn" ref="a2d4eab7c9ab6cfc389dadc4bb6d5eb48" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;25&gt; <a class="el" href="namespaceArmISA.html#a2d4eab7c9ab6cfc389dadc4bb6d5eb48">ArmISA::dn</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01628">1628</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a08ca08e977abd83ab95c7c4251ddf90d"></a><!-- doxytag: member="ArmISA::domain" ref="a08ca08e977abd83ab95c7c4251ddf90d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;7, 4&gt; <a class="el" href="namespaceArmISA.html#a08ca08e977abd83ab95c7c4251ddf90d">ArmISA::domain</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01603">1603</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a7c1b9145562e970c79704887548503e8"></a><!-- doxytag: member="ArmISA::doublePrecision" ref="a7c1b9145562e970c79704887548503e8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;11, 8&gt; <a class="el" href="namespaceArmISA.html#a7c1b9145562e970c79704887548503e8">ArmISA::doublePrecision</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01654">1654</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a20413376a98d62a4aac191c93797e222"></a><!-- doxytag: member="ArmISA::ds0" ref="a20413376a98d62a4aac191c93797e222" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;16&gt; <a class="el" href="namespaceArmISA.html#a20413376a98d62a4aac191c93797e222">ArmISA::ds0</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01752">1752</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a17af3813b4c6d9904bbed94a1e0ba33e"></a><!-- doxytag: member="ArmISA::ds1" ref="a17af3813b4c6d9904bbed94a1e0ba33e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;17&gt; <a class="el" href="namespaceArmISA.html#a17af3813b4c6d9904bbed94a1e0ba33e">ArmISA::ds1</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01753">1753</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a2dcfb502c05cd69edfe4cf7f2925d357"></a><!-- doxytag: member="ArmISA::dz" ref="a2dcfb502c05cd69edfe4cf7f2925d357" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;19&gt; <a class="el" href="namespaceArmISA.html#a2dcfb502c05cd69edfe4cf7f2925d357">ArmISA::dz</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01540">1540</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="aba73f78b9d808358500aed1858f93826"></a><!-- doxytag: member="ArmISA::dzc" ref="aba73f78b9d808358500aed1858f93826" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;1&gt; <a class="el" href="namespaceArmISA.html#aba73f78b9d808358500aed1858f93826">ArmISA::dzc</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01613">1613</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a0914b5d49070e610629b0593134d0326"></a><!-- doxytag: member="ArmISA::dze" ref="a0914b5d49070e610629b0593134d0326" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 9 &gt; <a class="el" href="namespaceArmISA.html#a0914b5d49070e610629b0593134d0326">ArmISA::dze</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01552">1552</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a300e2be8a75f735b68e3d6c321c28cd2"></a><!-- doxytag: member="ArmISA::e" ref="a300e2be8a75f735b68e3d6c321c28cd2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;9&gt; <a class="el" href="namespaceArmISA.html#a300e2be8a75f735b68e3d6c321c28cd2">ArmISA::e</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01375">1375</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

<p>Referenced by <a class="el" href="sim_2system_8hh_source.html#l00431">System::addFuncEventOrPanic()</a>, <a class="el" href="sim_2system_8hh_source.html#l00464">System::addKernelFuncEventOrPanic()</a>, <a class="el" href="pc__event_8cc_source.html#l00114">PCEventQueue::dump()</a>, <a class="el" href="x86__cpu_8cc_source.html#l00323">dumpKvm()</a>, <a class="el" href="x86__cpu_8cc_source.html#l00650">X86KvmCPU::dumpMSRs()</a>, <a class="el" href="System_8hh_source.html#l00106">RubySystem::enqueueRubyEvent()</a>, <a class="el" href="time_8hh_source.html#l00154">Time::operator double()</a>, <a class="el" href="dev_2virtio_2base_8cc_source.html#l00288">VirtQueue::produceDescriptor()</a>, <a class="el" href="sparc_2tlb_8cc_source.html#l00530">SparcISA::TLB::translateData()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l00111">ArmISA::TLB::translateFunctional()</a>, and <a class="el" href="sparc_2tlb_8cc_source.html#l00416">SparcISA::TLB::translateInst()</a>.</p>

</div>
</div>
<a class="anchor" id="a128e4c2efced9cb82ecc051ae9333096"></a><!-- doxytag: member="ArmISA::e0e" ref="a128e4c2efced9cb82ecc051ae9333096" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;24&gt; <a class="el" href="namespaceArmISA.html#a128e4c2efced9cb82ecc051ae9333096">ArmISA::e0e</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01532">1532</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a80a2ed8a967611c54d6dff963f53ac97"></a><!-- doxytag: member="ArmISA::ea" ref="a80a2ed8a967611c54d6dff963f53ac97" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;3&gt; <a class="el" href="namespaceArmISA.html#a80a2ed8a967611c54d6dff963f53ac97">ArmISA::ea</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01516">1516</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

<p>Referenced by <a class="el" href="inet_8cc_source.html#l00063">Net::EthAddr::EthAddr()</a>.</p>

</div>
</div>
<a class="anchor" id="ac9e47ee984a56d1f1ea7afbf003c85d8"></a><!-- doxytag: member="ArmISA::eae" ref="ac9e47ee984a56d1f1ea7afbf003c85d8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;31&gt; <a class="el" href="namespaceArmISA.html#ac9e47ee984a56d1f1ea7afbf003c85d8">ArmISA::eae</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01697">1697</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a1520b306f878abbc3839924817332b47"></a><!-- doxytag: member="ArmISA::ec" ref="a1520b306f878abbc3839924817332b47" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespaceArmISA.html#a1520b306f878abbc3839924817332b47">ArmISA::ec</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01833">1833</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a1e4d3e730590f492202aa9f16bbf5c7f"></a><!-- doxytag: member="ArmISA::eccandParityEnable" ref="a1e4d3e730590f492202aa9f16bbf5c7f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;21&gt; <a class="el" href="namespaceArmISA.html#a1e4d3e730590f492202aa9f16bbf5c7f">ArmISA::eccandParityEnable</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01799">1799</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="acfda2ffd77850b534d363293a2fabe59"></a><!-- doxytag: member="ArmISA::ee" ref="acfda2ffd77850b534d363293a2fabe59" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;25&gt; <a class="el" href="namespaceArmISA.html#acfda2ffd77850b534d363293a2fabe59">ArmISA::ee</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01530">1530</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a536bb38d0b4534415c908e6796c9685b"></a><!-- doxytag: member="ArmISA::el" ref="a536bb38d0b4534415c908e6796c9685b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 3, 2 &gt; <a class="el" href="namespaceArmISA.html#a536bb38d0b4534415c908e6796c9685b">ArmISA::el</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01382">1382</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

<p>Referenced by <a class="el" href="arm_2isa_8hh_source.html#l00244">ArmISA::ISA::flattenIntIndex()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l00178">ArmISA::TLB::insert()</a>, <a class="el" href="pmu_8cc_source.html#l00356">ArmISA::PMU::isFiltered()</a>, and <a class="el" href="arm_2interrupts_8cc_source.html#l00050">ArmISA::Interrupts::takeInt()</a>.</p>

</div>
</div>
<a class="anchor" id="aa981dd0c8aac6756827b571023703ee7"></a><!-- doxytag: member="ArmISA::en" ref="aa981dd0c8aac6756827b571023703ee7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;30&gt; <a class="el" href="namespaceArmISA.html#aa981dd0c8aac6756827b571023703ee7">ArmISA::en</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01647">1647</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

<p>Referenced by <a class="el" href="root_8cc_source.html#l00089">Root::timeSyncPeriod()</a>, and <a class="el" href="root_8cc_source.html#l00099">Root::timeSyncSpinThreshold()</a>.</p>

</div>
</div>
<a class="anchor" id="ace5471290648d600af8f1bad2c3990bf"></a><!-- doxytag: member="ArmISA::encoding" ref="ace5471290648d600af8f1bad2c3990bf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;27, 25&gt; <a class="el" href="namespaceArmISA.html#ace5471290648d600af8f1bad2c3990bf">ArmISA::encoding</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00096">96</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

<p>Referenced by <a class="el" href="vncserver_8cc_source.html#l00512">VncServer::setEncodings()</a>.</p>

</div>
</div>
<a class="anchor" id="ac6f41a79b9896ca23030528c14f07f60"></a><!-- doxytag: member="ArmISA::epd0" ref="ac6f41a79b9896ca23030528c14f07f60" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 7 &gt; <a class="el" href="namespaceArmISA.html#ac6f41a79b9896ca23030528c14f07f60">ArmISA::epd0</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01680">1680</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="adf3ee82c502b35d72c8d60d7579128d8"></a><!-- doxytag: member="ArmISA::epd1" ref="adf3ee82c502b35d72c8d60d7579128d8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 23 &gt; <a class="el" href="namespaceArmISA.html#adf3ee82c502b35d72c8d60d7579128d8">ArmISA::epd1</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01687">1687</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="aebc5795eb1d5e1832c421a49d7c77bb2"></a><!-- doxytag: member="ArmISA::erg" ref="aebc5795eb1d5e1832c421a49d7c77bb2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;23,20&gt; <a class="el" href="namespaceArmISA.html#aebc5795eb1d5e1832c421a49d7c77bb2">ArmISA::erg</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01812">1812</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a8ea36925f406e594e0e00a1a3f34ded1"></a><!-- doxytag: member="ArmISA::ext" ref="a8ea36925f406e594e0e00a1a3f34ded1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;12&gt; <a class="el" href="namespaceArmISA.html#a8ea36925f406e594e0e00a1a3f34ded1">ArmISA::ext</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01607">1607</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

<p>Referenced by <a class="el" href="inet_8cc_source.html#l00291">Net::Ip6Hdr::extensionLength()</a>, and <a class="el" href="inet_8cc_source.html#l00340">Net::Ip6Hdr::proto()</a>.</p>

</div>
</div>
<a class="anchor" id="a4b35d507a9016b299505ac92e2c05c12"></a><!-- doxytag: member="ArmISA::f" ref="a4b35d507a9016b299505ac92e2c05c12" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 0 &gt; <a class="el" href="namespaceArmISA.html#a4b35d507a9016b299505ac92e2c05c12">ArmISA::f</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01378">1378</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

<p>Referenced by <a class="el" href="text_8cc_source.html#l00067">__nan()</a>, <a class="el" href="base_2debug_8cc_source.html#l00172">dumpDebugFlags()</a>, <a class="el" href="eventq_8hh_source.html#l00290">Event::Event()</a>, <a class="el" href="flitBuffer_8cc_source.html#l00077">flitBuffer::getTopFlit()</a>, <a class="el" href="flitBuffer__d_8hh_source.html#l00054">flitBuffer_d::getTopFlit()</a>, <a class="el" href="cprintftest_8cc_source.html#l00042">main()</a>, <a class="el" href="kern_2linux_2linux_8cc_source.html#l00041">Linux::openSpecialFile()</a>, <a class="el" href="table__walker_8cc_source.html#l00451">ArmISA::TableWalker::processWalk()</a>, <a class="el" href="table__walker_8cc_source.html#l00734">ArmISA::TableWalker::processWalkAArch64()</a>, <a class="el" href="table__walker_8cc_source.html#l00546">ArmISA::TableWalker::processWalkLPAE()</a>, <a class="el" href="table__walker_8cc_source.html#l00355">ArmISA::TableWalker::processWalkWrapper()</a>, and <a class="el" href="flags_8hh_source.html#l00071">Flags&lt; FlagsType &gt;&lt; FlagsType &gt;::set()</a>.</p>

</div>
</div>
<a class="anchor" id="ac21fef9158a94a240cdb130733db7031"></a><!-- doxytag: member="ArmISA::fb" ref="ac21fef9158a94a240cdb130733db7031" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;9&gt; <a class="el" href="namespaceArmISA.html#ac21fef9158a94a240cdb130733db7031">ArmISA::fb</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01470">1470</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a6bb1dd177dcfe2a8a54a396f8942a098"></a><!-- doxytag: member="ArmISA::fd" ref="a6bb1dd177dcfe2a8a54a396f8942a098" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;14, 12&gt; <a class="el" href="namespaceArmISA.html#a6bb1dd177dcfe2a8a54a396f8942a098">ArmISA::fd</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00156">156</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

<p>Referenced by <a class="el" href="syscall__emul_8cc_source.html#l00277">_llseekFunc()</a>, <a class="el" href="terminal_8cc_source.html#l00181">Terminal::accept()</a>, <a class="el" href="vncserver_8cc_source.html#l00190">VncServer::accept()</a>, <a class="el" href="vm_8cc_source.html#l00506">KvmVM::createVCPU()</a>, <a class="el" href="syscall__emul_8hh_source.html#l00808">fchmodFunc()</a>, <a class="el" href="syscall__emul_8cc_source.html#l00572">fchownFunc()</a>, <a class="el" href="syscall__emul_8cc_source.html#l00652">fcntl64Func()</a>, <a class="el" href="syscall__emul_8cc_source.html#l00609">fcntlFunc()</a>, <a class="el" href="dtb__object_8cc_source.html#l00159">DtbObject::findReleaseAddr()</a>, <a class="el" href="syscall__emul_8hh_source.html#l01002">fstat64Func()</a>, <a class="el" href="syscall__emul_8hh_source.html#l01153">fstatfsFunc()</a>, <a class="el" href="syscall__emul_8hh_source.html#l01096">fstatFunc()</a>, <a class="el" href="syscall__emul_8cc_source.html#l00519">ftruncate64Func()</a>, <a class="el" href="syscall__emul_8cc_source.html#l00480">ftruncateFunc()</a>, <a class="el" href="kern_2tru64_2tru64_8hh_source.html#l00432">Tru64::getdirentriesFunc()</a>, <a class="el" href="syscall__emul_8hh_source.html#l00552">ioctlFunc()</a>, <a class="el" href="syscall__emul_8cc_source.html#l00262">lseekFunc()</a>, <a class="el" href="syscall__emul_8hh_source.html#l00583">openFunc()</a>, <a class="el" href="kern_2linux_2linux_8cc_source.html#l00041">Linux::openSpecialFile()</a>, <a class="el" href="syscall__emul_8cc_source.html#l00225">readFunc()</a>, <a class="el" href="syscall__emul_8cc_source.html#l00243">writeFunc()</a>, <a class="el" href="syscall__emul_8hh_source.html#l01178">writevFunc()</a>, and <a class="el" href="pollevent_8cc_source.html#l00112">PollQueue::~PollQueue()</a>.</p>

</div>
</div>
<a class="anchor" id="ad6b684aceb88077c8a4a6aa21d84c110"></a><!-- doxytag: member="ArmISA::fi" ref="ad6b684aceb88077c8a4a6aa21d84c110" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;21&gt; <a class="el" href="namespaceArmISA.html#ad6b684aceb88077c8a4a6aa21d84c110">ArmISA::fi</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01536">1536</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="acc2aac3b73ae5a1d8571caf28c452585"></a><!-- doxytag: member="ArmISA::fiq" ref="acc2aac3b73ae5a1d8571caf28c452585" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;2&gt; <a class="el" href="namespaceArmISA.html#acc2aac3b73ae5a1d8571caf28c452585">ArmISA::fiq</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01517">1517</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a827cefc8f0403659e3a5c6cae6ca238b"></a><!-- doxytag: member="ArmISA::flushToZero" ref="a827cefc8f0403659e3a5c6cae6ca238b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespaceArmISA.html#a827cefc8f0403659e3a5c6cae6ca238b">ArmISA::flushToZero</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01663">1663</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

<p>Referenced by <a class="el" href="vfp_8cc_source.html#l01003">ArmISA::FpOp::binaryOp()</a>, <a class="el" href="vfp_8cc_source.html#l00277">fixDivDest()</a>, <a class="el" href="vfp_8hh_source.html#l00131">flushToZero()</a>, <a class="el" href="vfp_8cc_source.html#l00925">ArmISA::FpOp::ternaryOp()</a>, <a class="el" href="vfp_8cc_source.html#l01074">ArmISA::FpOp::unaryOp()</a>, and <a class="el" href="vfp_8hh_source.html#l00140">vfpFlushToZero()</a>.</p>

</div>
</div>
<a class="anchor" id="a83afc96fce969a3ca7bf5b9a0814192f"></a><!-- doxytag: member="ArmISA::fm" ref="a83afc96fce969a3ca7bf5b9a0814192f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;3, 0&gt; <a class="el" href="namespaceArmISA.html#a83afc96fce969a3ca7bf5b9a0814192f">ArmISA::fm</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00158">158</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a class="anchor" id="af2a28d45e63092a1d811f2d9a61a5a86"></a><!-- doxytag: member="ArmISA::fmo" ref="af2a28d45e63092a1d811f2d9a61a5a86" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;3&gt; <a class="el" href="namespaceArmISA.html#af2a28d45e63092a1d811f2d9a61a5a86">ArmISA::fmo</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01477">1477</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a0581dada61afa573e874673f32c0e21f"></a><!-- doxytag: member="ArmISA::fn" ref="a0581dada61afa573e874673f32c0e21f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;18, 16&gt; <a class="el" href="namespaceArmISA.html#a0581dada61afa573e874673f32c0e21f">ArmISA::fn</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00155">155</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a class="anchor" id="aa57feb9d0edc773433110d4bde26d124"></a><!-- doxytag: member="ArmISA::format" ref="aa57feb9d0edc773433110d4bde26d124" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;31,29&gt; <a class="el" href="namespaceArmISA.html#aa57feb9d0edc773433110d4bde26d124">ArmISA::format</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01815">1815</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

<p>Referenced by <a class="el" href="printk_8cc_source.html#l00045">Printk()</a>, and <a class="el" href="hostinfo_8cc_source.html#l00071">procInfo()</a>.</p>

</div>
</div>
<a class="anchor" id="a6f7a0b91774bef93b6244a3f1be5a013"></a><!-- doxytag: member="ArmISA::FP_Reg_Base" ref="a6f7a0b91774bef93b6244a3f1be5a013" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int <a class="el" href="namespaceArmISA.html#a6f7a0b91774bef93b6244a3f1be5a013">ArmISA::FP_Reg_Base</a> = <a class="el" href="namespaceArmISA.html#a806ce965bc2fe1e6989928de7d63b733">NumIntRegs</a> * (MODE_MAXMODE + 1)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2registers_8hh_source.html#l00113">113</a> of file <a class="el" href="arm_2registers_8hh_source.html">registers.hh</a>.</p>

<p>Referenced by <a class="el" href="vfp_8cc_source.html#l00141">ArmISA::FpRegRegRegImmOp::generateDisassembly()</a>, <a class="el" href="vfp_8cc_source.html#l00126">ArmISA::FpRegRegRegRegOp::generateDisassembly()</a>, <a class="el" href="vfp_8cc_source.html#l00113">ArmISA::FpRegRegRegOp::generateDisassembly()</a>, <a class="el" href="vfp_8cc_source.html#l00101">ArmISA::FpRegRegImmOp::generateDisassembly()</a>, <a class="el" href="vfp_8cc_source.html#l00091">ArmISA::FpRegImmOp::generateDisassembly()</a>, <a class="el" href="vfp_8cc_source.html#l00080">ArmISA::FpRegRegOp::generateDisassembly()</a>, and <a class="el" href="macromem_8cc_source.html#l01595">ArmISA::MicroMemOp::generateDisassembly()</a>.</p>

</div>
</div>
<a class="anchor" id="ad483fbcd13fd7b9600a7fb2ee4bb3b20"></a><!-- doxytag: member="ArmISA::fpen" ref="ad483fbcd13fd7b9600a7fb2ee4bb3b20" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;21, 20&gt; <a class="el" href="namespaceArmISA.html#ad483fbcd13fd7b9600a7fb2ee4bb3b20">ArmISA::fpen</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01590">1590</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="ad63095f7f8401aa65b72d4ad470ed251"></a><!-- doxytag: member="ArmISA::fpImm" ref="ad63095f7f8401aa65b72d4ad470ed251" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;2, 0&gt; <a class="el" href="namespaceArmISA.html#ad63095f7f8401aa65b72d4ad470ed251">ArmISA::fpImm</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00159">159</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a class="anchor" id="aacb3d9cdeadd83c1e0f761fd93e41bed"></a><!-- doxytag: member="ArmISA::fpRegImm" ref="aacb3d9cdeadd83c1e0f761fd93e41bed" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;3&gt; <a class="el" href="namespaceArmISA.html#aacb3d9cdeadd83c1e0f761fd93e41bed">ArmISA::fpRegImm</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00157">157</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a22037edf537f6b1d2d9156efa0726172"></a><!-- doxytag: member="ArmISA::FpscrExcMask" ref="a22037edf537f6b1d2d9156efa0726172" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const uint32_t <a class="el" href="namespaceArmISA.html#a22037edf537f6b1d2d9156efa0726172">ArmISA::FpscrExcMask</a> = 0x0000009F<code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01641">1641</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a4e07af2c48df623125cd492d3bf7cf2e"></a><!-- doxytag: member="ArmISA::fpscrLen" ref="a4e07af2c48df623125cd492d3bf7cf2e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;39, 37&gt; <a class="el" href="namespaceArmISA.html#a4e07af2c48df623125cd492d3bf7cf2e">ArmISA::fpscrLen</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00082">82</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a7e1718dd34f5135e284d42af8e3aa26d"></a><!-- doxytag: member="ArmISA::FpscrQcMask" ref="a7e1718dd34f5135e284d42af8e3aa26d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const uint32_t <a class="el" href="namespaceArmISA.html#a7e1718dd34f5135e284d42af8e3aa26d">ArmISA::FpscrQcMask</a> = 0x08000000<code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01643">1643</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a076ad3f55fa030711b7faf0ae52d094e"></a><!-- doxytag: member="ArmISA::fpscrStride" ref="a076ad3f55fa030711b7faf0ae52d094e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;41, 40&gt; <a class="el" href="namespaceArmISA.html#a076ad3f55fa030711b7faf0ae52d094e">ArmISA::fpscrStride</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00081">81</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a21175136e57519247885a7fe5d643abf"></a><!-- doxytag: member="ArmISA::FramePointerReg" ref="a21175136e57519247885a7fe5d643abf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int <a class="el" href="namespaceArmISA.html#a21175136e57519247885a7fe5d643abf">ArmISA::FramePointerReg</a> = 11</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2registers_8hh_source.html#l00101">101</a> of file <a class="el" href="arm_2registers_8hh_source.html">registers.hh</a>.</p>

<p>Referenced by <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00295">ArmISA::ArmStaticInst::printReg()</a>.</p>

</div>
</div>
<a class="anchor" id="a150ddb4a1c6fa6080755a43aa1f47b82"></a><!-- doxytag: member="ArmISA::fsHigh" ref="a150ddb4a1c6fa6080755a43aa1f47b82" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;10&gt; <a class="el" href="namespaceArmISA.html#a150ddb4a1c6fa6080755a43aa1f47b82">ArmISA::fsHigh</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01605">1605</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a560e6d79cd7be057ff32b8ee9d02133b"></a><!-- doxytag: member="ArmISA::fsLow" ref="a560e6d79cd7be057ff32b8ee9d02133b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespaceArmISA.html#a560e6d79cd7be057ff32b8ee9d02133b">ArmISA::fsLow</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01601">1601</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="ab0f7215def6b1960b78eef764351cb5a"></a><!-- doxytag: member="ArmISA::fw" ref="ab0f7215def6b1960b78eef764351cb5a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;4&gt; <a class="el" href="namespaceArmISA.html#ab0f7215def6b1960b78eef764351cb5a">ArmISA::fw</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01515">1515</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a1c2f50ca008393786262fdc75fcdf8f1"></a><!-- doxytag: member="ArmISA::fz" ref="a1c2f50ca008393786262fdc75fcdf8f1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;24&gt; <a class="el" href="namespaceArmISA.html#a1c2f50ca008393786262fdc75fcdf8f1">ArmISA::fz</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01627">1627</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a1461de710c3725e97f5003ef8ca174d0"></a><!-- doxytag: member="ArmISA::ge" ref="a1461de710c3725e97f5003ef8ca174d0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;19, 16&gt; <a class="el" href="namespaceArmISA.html#a1461de710c3725e97f5003ef8ca174d0">ArmISA::ge</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01372">1372</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="aea0516063d7f9678acee5bfb1c711e11"></a><!-- doxytag: member="ArmISA::HasUnalignedMemAcc" ref="aea0516063d7f9678acee5bfb1c711e11" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const bool <a class="el" href="namespaceArmISA.html#aea0516063d7f9678acee5bfb1c711e11">ArmISA::HasUnalignedMemAcc</a> = true</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2isa__traits_8hh_source.html#l00107">107</a> of file <a class="el" href="arm_2isa__traits_8hh_source.html">isa_traits.hh</a>.</p>

</div>
</div>
<a class="anchor" id="ab7d9e639b11c7938e414f7d9ec445c90"></a><!-- doxytag: member="ArmISA::hcd" ref="ab7d9e639b11c7938e414f7d9ec445c90" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;29&gt; <a class="el" href="namespaceArmISA.html#ab7d9e639b11c7938e414f7d9ec445c90">ArmISA::hcd</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01449">1449</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a1d0f5e30e87149bcbaed26d0bb78857e"></a><!-- doxytag: member="ArmISA::hce" ref="a1d0f5e30e87149bcbaed26d0bb78857e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;8&gt; <a class="el" href="namespaceArmISA.html#a1d0f5e30e87149bcbaed26d0bb78857e">ArmISA::hce</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01510">1510</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a77e6fd49ff51fff04b662beb0a5f2f33"></a><!-- doxytag: member="ArmISA::HighVecs" ref="a77e6fd49ff51fff04b662beb0a5f2f33" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const uint32_t <a class="el" href="namespaceArmISA.html#a77e6fd49ff51fff04b662beb0a5f2f33">ArmISA::HighVecs</a> = 0xFFFF0000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2isa__traits_8hh_source.html#l00104">104</a> of file <a class="el" href="arm_2isa__traits_8hh_source.html">isa_traits.hh</a>.</p>

<p>Referenced by <a class="el" href="arch_2arm_2faults_8cc_source.html#l00297">ArmISA::ArmFault::getVector()</a>.</p>

</div>
</div>
<a class="anchor" id="aa7b6922450408fb66d3b3e662ded193c"></a><!-- doxytag: member="ArmISA::hpme" ref="aa7b6922450408fb66d3b3e662ded193c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;7&gt; <a class="el" href="namespaceArmISA.html#aa7b6922450408fb66d3b3e662ded193c">ArmISA::hpme</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01397">1397</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="ab9e35ba640c304ad58620cf92cdef815"></a><!-- doxytag: member="ArmISA::hpmn" ref="ab9e35ba640c304ad58620cf92cdef815" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;4, 0&gt; <a class="el" href="namespaceArmISA.html#ab9e35ba640c304ad58620cf92cdef815">ArmISA::hpmn</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01400">1400</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="aafd66a6cc31b25c1866bd20544b0d410"></a><!-- doxytag: member="ArmISA::htopcode10_9" ref="aafd66a6cc31b25c1866bd20544b0d410" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;26, 25&gt; <a class="el" href="namespaceArmISA.html#aafd66a6cc31b25c1866bd20544b0d410">ArmISA::htopcode10_9</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00182">182</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a class="anchor" id="acea866606ca9154d79edb51b54ba56d9"></a><!-- doxytag: member="ArmISA::htopcode12_11" ref="acea866606ca9154d79edb51b54ba56d9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;28, 27&gt; <a class="el" href="namespaceArmISA.html#acea866606ca9154d79edb51b54ba56d9">ArmISA::htopcode12_11</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00181">181</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a class="anchor" id="acef4c96a8fc70513e9df91b39b6e5a93"></a><!-- doxytag: member="ArmISA::htopcode4" ref="acef4c96a8fc70513e9df91b39b6e5a93" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;20&gt; <a class="el" href="namespaceArmISA.html#acef4c96a8fc70513e9df91b39b6e5a93">ArmISA::htopcode4</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00196">196</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a class="anchor" id="ae85b791769fb12961ac8a88d908d2b49"></a><!-- doxytag: member="ArmISA::htopcode5_4" ref="ae85b791769fb12961ac8a88d908d2b49" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;21, 20&gt; <a class="el" href="namespaceArmISA.html#ae85b791769fb12961ac8a88d908d2b49">ArmISA::htopcode5_4</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00195">195</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a class="anchor" id="ad497a847b64c09cf284e6bc712d12a06"></a><!-- doxytag: member="ArmISA::htopcode6" ref="ad497a847b64c09cf284e6bc712d12a06" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;22&gt; <a class="el" href="namespaceArmISA.html#ad497a847b64c09cf284e6bc712d12a06">ArmISA::htopcode6</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00193">193</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a class="anchor" id="afe4390c6a5722859ef1e14d8d4c1e1ed"></a><!-- doxytag: member="ArmISA::htopcode6_5" ref="afe4390c6a5722859ef1e14d8d4c1e1ed" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;22, 21&gt; <a class="el" href="namespaceArmISA.html#afe4390c6a5722859ef1e14d8d4c1e1ed">ArmISA::htopcode6_5</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00194">194</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a622bda0e5299394342b03248fe940c4a"></a><!-- doxytag: member="ArmISA::htopcode7" ref="a622bda0e5299394342b03248fe940c4a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;23&gt; <a class="el" href="namespaceArmISA.html#a622bda0e5299394342b03248fe940c4a">ArmISA::htopcode7</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00191">191</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a class="anchor" id="afe8f19e472f4d984bd7a15191406fcc4"></a><!-- doxytag: member="ArmISA::htopcode7_5" ref="afe8f19e472f4d984bd7a15191406fcc4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;23, 21&gt; <a class="el" href="namespaceArmISA.html#afe8f19e472f4d984bd7a15191406fcc4">ArmISA::htopcode7_5</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00192">192</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a class="anchor" id="abcd75db3471df074ab27c0a4029bec43"></a><!-- doxytag: member="ArmISA::htopcode8" ref="abcd75db3471df074ab27c0a4029bec43" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;24&gt; <a class="el" href="namespaceArmISA.html#abcd75db3471df074ab27c0a4029bec43">ArmISA::htopcode8</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00187">187</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a3e4fbdb5708f89ab3d33b2f92783e611"></a><!-- doxytag: member="ArmISA::htopcode8_5" ref="a3e4fbdb5708f89ab3d33b2f92783e611" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;24, 21&gt; <a class="el" href="namespaceArmISA.html#a3e4fbdb5708f89ab3d33b2f92783e611">ArmISA::htopcode8_5</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00190">190</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a8d2a96213e66e9d114c8b0f06d8782f6"></a><!-- doxytag: member="ArmISA::htopcode8_6" ref="a8d2a96213e66e9d114c8b0f06d8782f6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;24, 22&gt; <a class="el" href="namespaceArmISA.html#a8d2a96213e66e9d114c8b0f06d8782f6">ArmISA::htopcode8_6</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00189">189</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a696d35a1424e6984c8048035002c02ff"></a><!-- doxytag: member="ArmISA::htopcode8_7" ref="a696d35a1424e6984c8048035002c02ff" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;24, 23&gt; <a class="el" href="namespaceArmISA.html#a696d35a1424e6984c8048035002c02ff">ArmISA::htopcode8_7</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00188">188</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a054e7e05b6cec229bc2a25cb28ee8e35"></a><!-- doxytag: member="ArmISA::htopcode9" ref="a054e7e05b6cec229bc2a25cb28ee8e35" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;25&gt; <a class="el" href="namespaceArmISA.html#a054e7e05b6cec229bc2a25cb28ee8e35">ArmISA::htopcode9</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00183">183</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a class="anchor" id="ad7ec82d65806291eef9e912b929d41b6"></a><!-- doxytag: member="ArmISA::htopcode9_4" ref="ad7ec82d65806291eef9e912b929d41b6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;25, 20&gt; <a class="el" href="namespaceArmISA.html#ad7ec82d65806291eef9e912b929d41b6">ArmISA::htopcode9_4</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00186">186</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a32e7d08483d50980b886f47038aa70c2"></a><!-- doxytag: member="ArmISA::htopcode9_5" ref="a32e7d08483d50980b886f47038aa70c2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;25, 21&gt; <a class="el" href="namespaceArmISA.html#a32e7d08483d50980b886f47038aa70c2">ArmISA::htopcode9_5</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00185">185</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a77ff09a354c030c636ffb317fba6a72f"></a><!-- doxytag: member="ArmISA::htopcode9_8" ref="a77ff09a354c030c636ffb317fba6a72f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;25, 24&gt; <a class="el" href="namespaceArmISA.html#a77ff09a354c030c636ffb317fba6a72f">ArmISA::htopcode9_8</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00184">184</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a2f32bf73472250daddaae754de01fe18"></a><!-- doxytag: member="ArmISA::htrn" ref="a2f32bf73472250daddaae754de01fe18" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;19, 16&gt; <a class="el" href="namespaceArmISA.html#a2f32bf73472250daddaae754de01fe18">ArmISA::htrn</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00198">198</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a0b9a55ca80a9dcd2a18533561c516f72"></a><!-- doxytag: member="ArmISA::hts" ref="a0b9a55ca80a9dcd2a18533561c516f72" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;20&gt; <a class="el" href="namespaceArmISA.html#a0b9a55ca80a9dcd2a18533561c516f72">ArmISA::hts</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00199">199</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a07402644ed55c19e1a116116c548c2ac"></a><!-- doxytag: member="ArmISA::i" ref="a07402644ed55c19e1a116116c548c2ac" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 12 &gt; <a class="el" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">ArmISA::i</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01377">1377</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

<p>Referenced by <a class="el" href="dev_2virtio_2base_8cc_source.html#l00228">_last_avail()</a>, <a class="el" href="mem__checker_8hh_source.html#l00557">MemChecker::abortWrite()</a>, <a class="el" href="AbstractReplacementPolicy_8hh_source.html#l00056">AbstractReplacementPolicy::AbstractReplacementPolicy()</a>, <a class="el" href="socket_8cc_source.html#l00123">ListenSocket::accept()</a>, <a class="el" href="mem_2cache_2tags_2prof_2base_8hh_source.html#l00057">ProfilerComposite::access()</a>, <a class="el" href="fa__lru_8cc_source.html#l00177">FALRU::accessBlock()</a>, <a class="el" href="Prefetcher_8cc_source.html#l00379">Prefetcher::accessNonunitFilter()</a>, <a class="el" href="Prefetcher_8cc_source.html#l00346">Prefetcher::accessUnitFilter()</a>, <a class="el" href="kern_2tru64_2tru64_8hh_source.html#l00912">Tru64::activate_waiting_context()</a>, <a class="el" href="dram__ctrl_8cc_source.html#l00904">DRAMCtrl::activateBank()</a>, <a class="el" href="Histogram_8cc_source.html#l00122">Histogram::add()</a>, <a class="el" href="statistics_8cc_source.html#l00356">Stats::HistStor::add()</a>, <a class="el" href="CheckTable_8cc_source.html#l00082">CheckTable::addCheck()</a>, <a class="el" href="PerfectSwitch_8cc_source.html#l00071">PerfectSwitch::addInPort()</a>, <a class="el" href="Router_8cc_source.html#l00068">Router::addInPort()</a>, <a class="el" href="NetDest_8cc_source.html#l00046">NetDest::addNetDest()</a>, <a class="el" href="Switch_8cc_source.html#l00079">Switch::addOutPort()</a>, <a class="el" href="Router_8cc_source.html#l00086">Router::addOutPort()</a>, <a class="el" href="Set_8cc_source.html#l00098">Set::addSet()</a>, <a class="el" href="dram__ctrl_8cc_source.html#l00415">DRAMCtrl::addToReadQueue()</a>, <a class="el" href="mshr__queue_8cc_source.html#l00131">MSHRQueue::addToReadyList()</a>, <a class="el" href="CacheRecorder_8cc_source.html#l00162">CacheRecorder::aggregateRecords()</a>, <a class="el" href="CacheMemory_8cc_source.html#l00237">CacheMemory::allocate()</a>, <a class="el" href="Set_8cc_source.html#l00253">Set::AND()</a>, <a class="el" href="NetDest_8cc_source.html#l00204">NetDest::AND()</a>, <a class="el" href="arch_2x86_2process_8cc_source.html#l00729">X86ISA::X86LiveProcess::argsInit()</a>, <a class="el" href="arch_2sparc_2process_8cc_source.html#l00188">SparcLiveProcess::argsInit()</a>, <a class="el" href="arch_2power_2process_8cc_source.html#l00074">PowerLiveProcess::argsInit()</a>, <a class="el" href="arch_2mips_2process_8cc_source.html#l00077">MipsLiveProcess::argsInit()</a>, <a class="el" href="arch_2arm_2process_8cc_source.html#l00143">ArmLiveProcess::argsInit()</a>, <a class="el" href="arch_2alpha_2process_8cc_source.html#l00068">AlphaLiveProcess::argsInit()</a>, <a class="el" href="serialize_8cc_source.html#l00249">arrayParamIn()</a>, <a class="el" href="serialize_8cc_source.html#l00178">arrayParamOut()</a>, <a class="el" href="BaseGarnetNetwork_8cc_source.html#l00036">BaseGarnetNetwork::BaseGarnetNetwork()</a>, <a class="el" href="global__event_8hh_source.html#l00158">BaseGlobalEventTemplate&lt; GlobalSyncEvent &gt;::BaseGlobalEventTemplate()</a>, <a class="el" href="base__set__assoc_8cc_source.html#l00056">BaseSetAssoc::BaseSetAssoc()</a>, <a class="el" href="bi__mode_8cc_source.html#l00039">BiModeBP::BiModeBP()</a>, <a class="el" href="cxx__manager_8cc_source.html#l00446">CxxConfigManager::bindAllPorts()</a>, <a class="el" href="cxx__manager_8cc_source.html#l00539">CxxConfigManager::bindObjectPorts()</a>, <a class="el" href="RubySlicc__ComponentMapping_8hh_source.html#l00057">broadcast()</a>, <a class="el" href="Set_8cc_source.html#l00120">Set::broadcast()</a>, <a class="el" href="NetDest_8cc_source.html#l00096">NetDest::broadcast()</a>, <a class="el" href="inet_8hh_source.html#l00098">Net::EthAddr::broadcast()</a>, <a class="el" href="pipe__data_8cc_source.html#l00260">Minor::ForwardInstData::bubbleFill()</a>, <a class="el" href="CacheMemory_8cc_source.html#l00215">CacheMemory::cacheAvail()</a>, <a class="el" href="NetworkInterface_8cc_source.html#l00210">NetworkInterface::calculateVC()</a>, <a class="el" href="NetworkInterface__d_8cc_source.html#l00194">NetworkInterface_d::calculateVC()</a>, <a class="el" href="minor_2lsq_8cc_source.html#l00667">Minor::LSQ::StoreBuffer::canForwardDataToLoad()</a>, <a class="el" href="pktfifo_8hh_source.html#l00190">PacketFifo::check()</a>, <a class="el" href="arch_2sparc_2nativetrace_8cc_source.html#l00052">Trace::SparcNativeTrace::check()</a>, <a class="el" href="arch_2arm_2nativetrace_8cc_source.html#l00137">Trace::ArmNativeTrace::check()</a>, <a class="el" href="VCallocator__d_8cc_source.html#l00257">VCallocator_d::check_for_wakeup()</a>, <a class="el" href="SWallocator__d_8cc_source.html#l00219">SWallocator_d::check_for_wakeup()</a>, <a class="el" href="dip_8cc_source.html#l00022">DIP::checkConstituency()</a>, <a class="el" href="packet__queue_8cc_source.html#l00083">PacketQueue::checkFunctional()</a>, <a class="el" href="packet_8cc_source.html#l00176">Packet::checkFunctional()</a>, <a class="el" href="bridge_8cc_source.html#l00363">Bridge::BridgeMasterPort::checkFunctional()</a>, <a class="el" href="abstract__mem_8cc_source.html#l00227">AbstractMemory::checkLockedAddrList()</a>, <a class="el" href="CheckTable_8cc_source.html#l00036">CheckTable::CheckTable()</a>, <a class="el" href="blk_8hh_source.html#l00354">CacheBlk::checkWrite()</a>, <a class="el" href="dram__ctrl_8cc_source.html#l00756">DRAMCtrl::chooseNext()</a>, <a class="el" href="base__set__assoc_8cc_source.html#l00157">BaseSetAssoc::cleanupRefs()</a>, <a class="el" href="NonCountingBloomFilter_8cc_source.html#l00059">NonCountingBloomFilter::clear()</a>, <a class="el" href="MultiGrainBloomFilter_8cc_source.html#l00064">MultiGrainBloomFilter::clear()</a>, <a class="el" href="MultiBitSelBloomFilter_8cc_source.html#l00071">MultiBitSelBloomFilter::clear()</a>, <a class="el" href="LSB__CountingBloomFilter_8cc_source.html#l00060">LSB_CountingBloomFilter::clear()</a>, <a class="el" href="H3BloomFilter_8cc_source.html#l00411">H3BloomFilter::clear()</a>, <a class="el" href="BulkBloomFilter_8cc_source.html#l00068">BulkBloomFilter::clear()</a>, <a class="el" href="BlockBloomFilter_8cc_source.html#l00060">BlockBloomFilter::clear()</a>, <a class="el" href="Set_8hh_source.html#l00103">Set::clear()</a>, <a class="el" href="NetDest_8cc_source.html#l00079">NetDest::clear()</a>, <a class="el" href="Histogram_8cc_source.html#l00055">Histogram::clear()</a>, <a class="el" href="pktfifo_8hh_source.html#l00147">PacketFifo::clear()</a>, <a class="el" href="store__set_8cc_source.html#l00340">StoreSet::clear()</a>, <a class="el" href="VCallocator__d_8cc_source.html#l00096">VCallocator_d::clear_request_vector()</a>, <a class="el" href="SWallocator__d_8cc_source.html#l00242">SWallocator_d::clear_request_vector()</a>, <a class="el" href="sparc_2interrupts_8hh_source.html#l00113">SparcISA::Interrupts::clearAll()</a>, <a class="el" href="tsunami__cchip_8cc_source.html#l00485">TsunamiCChip::clearDRIR()</a>, <a class="el" href="malta__cchip_8cc_source.html#l00489">MaltaCChip::clearIntr()</a>, <a class="el" href="tsunami__cchip_8cc_source.html#l00403">TsunamiCChip::clearITI()</a>, <a class="el" href="fa__lru_8cc_source.html#l00312">FALRU::clearLocks()</a>, <a class="el" href="base__set__assoc_8cc_source.html#l00132">BaseSetAssoc::clearLocks()</a>, <a class="el" href="sparc_2tlb_8cc_source.html#l00080">SparcISA::TLB::clearUsedBits()</a>, <a class="el" href="coherent__xbar_8cc_source.html#l00057">CoherentXBar::CoherentXBar()</a>, <a class="el" href="Profiler_8cc_source.html#l00244">Profiler::collateStats()</a>, <a class="el" href="Switch_8cc_source.html#l00171">Switch::collateStats()</a>, <a class="el" href="SimpleNetwork_8cc_source.html#l00206">SimpleNetwork::collateStats()</a>, <a class="el" href="GarnetNetwork_8cc_source.html#l00228">GarnetNetwork::collateStats()</a>, <a class="el" href="Router__d_8cc_source.html#l00186">Router_d::collateStats()</a>, <a class="el" href="GarnetNetwork__d_8cc_source.html#l00224">GarnetNetwork_d::collateStats()</a>, <a class="el" href="commit__impl_8hh_source.html#l01131">DefaultCommit&lt; Impl &gt;::commitHead()</a>, <a class="el" href="thread__context_8cc_source.html#l00054">ThreadContext::compare()</a>, <a class="el" href="mem__checker_8cc_source.html#l00298">MemChecker::completeRead()</a>, <a class="el" href="mem__checker_8hh_source.html#l00544">MemChecker::completeWrite()</a>, <a class="el" href="base__set__assoc_8cc_source.html#l00168">BaseSetAssoc::computeStats()</a>, <a class="el" href="pollevent_8cc_source.html#l00121">PollQueue::copy()</a>, <a class="el" href="pktfifo_8cc_source.html#l00037">PacketFifo::copyout()</a>, <a class="el" href="cpu__impl_8hh_source.html#l00593">Checker&lt; Impl &gt;::copyResult()</a>, <a class="el" href="process__impl_8hh_source.html#l00044">copyStringArray()</a>, <a class="el" href="Set_8cc_source.html#l00132">Set::count()</a>, <a class="el" href="NetDest_8cc_source.html#l00122">NetDest::count()</a>, <a class="el" href="PersistentTable_8cc_source.html#l00204">PersistentTable::countReadStarvingForAddress()</a>, <a class="el" href="PersistentTable_8cc_source.html#l00192">PersistentTable::countStarvingForAddress()</a>, <a class="el" href="timer__cpulocal_8cc_source.html#l00050">CpuLocalTimer::CpuLocalTimer()</a>, <a class="el" href="Topology_8cc_source.html#l00124">Topology::createLinks()</a>, <a class="el" href="generic__timer_8cc_source.html#l00297">GenericTimer::createTimers()</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html#l00318">ArmISA::ArmStaticInst::cSwap()</a>, <a class="el" href="LSB__CountingBloomFilter_8cc_source.html#l00077">LSB_CountingBloomFilter::decrement()</a>, <a class="el" href="btb_8cc_source.html#l00036">DefaultBTB::DefaultBTB()</a>, <a class="el" href="fetch__impl_8hh_source.html#l00079">DefaultFetch&lt; Impl &gt;::DefaultFetch()</a>, <a class="el" href="cxx__manager_8cc_source.html#l00681">CxxConfigManager::deleteObjects()</a>, <a class="el" href="sparc_2tlb_8cc_source.html#l00253">SparcISA::TLB::demapPage()</a>, <a class="el" href="global__event_8cc_source.html#l00084">BaseGlobalEvent::deschedule()</a>, <a class="el" href="dram__ctrl_8cc_source.html#l01051">DRAMCtrl::doDRAMAccess()</a>, <a class="el" href="statistics_8hh_source.html#l01920">Stats::VectorDistBase&lt; VectorAverageDeviation, AvgSampleStor &gt;::doInit()</a>, <a class="el" href="statistics_8hh_source.html#l01024">Stats::VectorBase&lt; Vector, StatStor &gt;::doInit()</a>, <a class="el" href="pc__event_8cc_source.html#l00088">PCEventQueue::doService()</a>, <a class="el" href="syscall__emul_8cc_source.html#l00056">SyscallDesc::doSyscall()</a>, <a class="el" href="Histogram_8cc_source.html#l00071">Histogram::doubleBinSize()</a>, <a class="el" href="cxx__manager_8cc_source.html#l00647">CxxConfigManager::drain()</a>, <a class="el" href="o3_2cpu_8cc_source.html#l01004">FullO3CPU&lt; Impl &gt;::drain()</a>, <a class="el" href="table__walker_8cc_source.html#l00150">ArmISA::TableWalker::drain()</a>, <a class="el" href="fetch__impl_8hh_source.html#l00420">DefaultFetch&lt; Impl &gt;::drainResume()</a>, <a class="el" href="o3_2cpu_8cc_source.html#l01134">FullO3CPU&lt; Impl &gt;::drainResume()</a>, <a class="el" href="mem__dep__unit__impl_8hh_source.html#l00145">MemDepUnit&lt; MemDepPred, Impl &gt;::drainSanityCheck()</a>, <a class="el" href="lsq__unit__impl_8hh_source.html#l00284">LSQUnit&lt; Impl &gt;::drainSanityCheck()</a>, <a class="el" href="fetch__impl_8hh_source.html#l00428">DefaultFetch&lt; Impl &gt;::drainSanityCheck()</a>, <a class="el" href="dram__ctrl_8cc_source.html#l00058">DRAMCtrl::DRAMCtrl()</a>, <a class="el" href="sdp__counter_8hh_source.html#l00108">StackDistanceCounterArray::dump()</a>, <a class="el" href="sdp__counter_8hh_source.html#l00057">StackDistanceCounter::dump()</a>, <a class="el" href="bpred__unit_8cc_source.html#l00534">BPredUnit::dump()</a>, <a class="el" href="pc__event_8cc_source.html#l00114">PCEventQueue::dump()</a>, <a class="el" href="fu__pool_8cc_source.html#l00207">FUPool::dump()</a>, <a class="el" href="dep__graph_8hh_source.html#l00271">DependencyGraph&lt; DynInstPtr &gt;::dump()</a>, <a class="el" href="mem_2cache_2tags_2prof_2base_8hh_source.html#l00062">ProfilerComposite::dump()</a>, <a class="el" href="activity_8cc_source.html#l00134">ActivityRecorder::dump()</a>, <a class="el" href="trie_8hh_source.html#l00085">Trie&lt; Key, Value &gt;::Node::dump()</a>, <a class="el" href="trace_8cc_source.html#l00093">Trace::Logger::dump()</a>, <a class="el" href="armv8__cpu_8cc_source.html#l00126">ArmV8KvmCPU::dump()</a>, <a class="el" href="sparc_2tlb_8cc_source.html#l00239">SparcISA::TLB::dumpAll()</a>, <a class="el" href="x86__cpu_8cc_source.html#l00259">dumpFpuCommon()</a>, <a class="el" href="x86__cpu_8cc_source.html#l00202">dumpKvm()</a>, <a class="el" href="inst__queue__impl_8hh_source.html#l01448">InstructionQueue&lt; Impl &gt;::dumpLists()</a>, <a class="el" href="eventq_8cc_source.html#l00415">dumpMainQueue()</a>, <a class="el" href="x86__cpu_8cc_source.html#l00650">X86KvmCPU::dumpMSRs()</a>, <a class="el" href="base__dyn__inst__impl_8hh_source.html#l00222">BaseDynInst&lt; Impl &gt;::eaSrcsReady()</a>, <a class="el" href="dep__graph_8hh_source.html#l00260">DependencyGraph&lt; DynInstPtr &gt;::empty()</a>, <a class="el" href="buffers_8hh_source.html#l00171">Minor::MinorBuffer&lt; Data &gt;::empty()</a>, <a class="el" href="inet_8cc_source.html#l00063">Net::EthAddr::EthAddr()</a>, <a class="el" href="execute_8cc_source.html#l01377">Minor::Execute::evaluate()</a>, <a class="el" href="sim_2debug_8cc_source.html#l00102">eventqDump()</a>, <a class="el" href="x86_2tlb_8cc_source.html#l00083">X86ISA::TLB::evictLRU()</a>, <a class="el" href="execute_8cc_source.html#l00061">Minor::Execute::Execute()</a>, <a class="el" href="RubyMemoryControl_8cc_source.html#l00542">RubyMemoryControl::executeCycle()</a>, <a class="el" href="syscall__emul_8cc_source.html#l00138">exitGroupFunc()</a>, <a class="el" href="Topology_8cc_source.html#l00246">extend_shortest_path()</a>, <a class="el" href="fa__lru_8cc_source.html#l00057">FALRU::FALRU()</a>, <a class="el" href="FaultModel_8cc_source.html#l00211">FaultModel::fault_prob()</a>, <a class="el" href="FaultModel_8cc_source.html#l00176">FaultModel::fault_vector()</a>, <a class="el" href="FaultModel_8cc_source.html#l00055">FaultModel::FaultModel()</a>, <a class="el" href="addr__range__map_8hh_source.html#l00069">AddrRangeMap&lt; AbstractMemory * &gt;::find()</a>, <a class="el" href="tlb__map_8hh_source.html#l00051">SparcISA::TlbMap::find()</a>, <a class="el" href="symtab_8hh_source.html#l00096">SymbolTable::findAddress()</a>, <a class="el" href="cxx__manager_8cc_source.html#l00411">CxxConfigManager::findAllObjects()</a>, <a class="el" href="cacheset_8hh_source.html#l00097">CacheSet&lt; Blktype &gt;::findBlk()</a>, <a class="el" href="sim_2process_8cc_source.html#l00233">Process::findFreeContext()</a>, <a class="el" href="vgic_8hh_source.html#l00237">VGic::findHighestPendingLR()</a>, <a class="el" href="vgic_8hh_source.html#l00250">VGic::findLRForVIRQ()</a>, <a class="el" href="symtab_8hh_source.html#l00146">SymbolTable::findNearestAddr()</a>, <a class="el" href="symtab_8hh_source.html#l00115">SymbolTable::findNearestSymbol()</a>, <a class="el" href="cxx__manager_8cc_source.html#l00129">CxxConfigManager::findObject()</a>, <a class="el" href="cxx__manager_8cc_source.html#l00263">CxxConfigManager::findObjectParams()</a>, <a class="el" href="xbar_8cc_source.html#l00325">BaseXBar::findPort()</a>, <a class="el" href="PersistentTable_8cc_source.html#l00141">PersistentTable::findSmallest()</a>, <a class="el" href="symtab_8hh_source.html#l00085">SymbolTable::findSymbol()</a>, <a class="el" href="minor_2func__unit_8cc_source.html#l00202">Minor::FUPipeline::findTiming()</a>, <a class="el" href="cxx__manager_8cc_source.html#l00429">CxxConfigManager::findTraversalOrder()</a>, <a class="el" href="base__set__assoc_8hh_source.html#l00224">BaseSetAssoc::findVictim()</a>, <a class="el" href="NetworkInterface_8cc_source.html#l00121">NetworkInterface::flitisizeMessage()</a>, <a class="el" href="NetworkInterface__d_8cc_source.html#l00130">NetworkInterface_d::flitisizeMessage()</a>, <a class="el" href="alpha_2tlb_8cc_source.html#l00318">AlphaISA::TLB::flushAddr()</a>, <a class="el" href="x86_2tlb_8cc_source.html#l00134">X86ISA::TLB::flushAll()</a>, <a class="el" href="x86_2tlb_8cc_source.html#l00153">X86ISA::TLB::flushNonGlobal()</a>, <a class="el" href="alpha_2tlb_8cc_source.html#l00293">AlphaISA::TLB::flushProcesses()</a>, <a class="el" href="fa__lru_8hh_source.html#l00303">FALRU::forEachBlk()</a>, <a class="el" href="base__set__assoc_8hh_source.html#l00368">BaseSetAssoc::forEachBlk()</a>, <a class="el" href="cxx__manager_8cc_source.html#l00605">CxxConfigManager::forEachObject()</a>, <a class="el" href="cxx__manager_8cc_source.html#l00108">formatParamList()</a>, <a class="el" href="gic__v2m_8cc_source.html#l00163">Gicv2m::frameFromAddr()</a>, <a class="el" href="Switch_8cc_source.html#l00187">Switch::functionalRead()</a>, <a class="el" href="SimpleNetwork_8cc_source.html#l00231">SimpleNetwork::functionalRead()</a>, <a class="el" href="MessageBuffer_8cc_source.html#l00367">MessageBuffer::functionalRead()</a>, <a class="el" href="Router_8cc_source.html#l00413">Router::functionalRead()</a>, <a class="el" href="NetworkInterface_8cc_source.html#l00353">NetworkInterface::functionalRead()</a>, <a class="el" href="GarnetNetwork_8cc_source.html#l00164">GarnetNetwork::functionalRead()</a>, <a class="el" href="flitBuffer_8cc_source.html#l00106">flitBuffer::functionalRead()</a>, <a class="el" href="RubyRequest_8cc_source.html#l00061">RubyRequest::functionalWrite()</a>, <a class="el" href="Switch_8cc_source.html#l00199">Switch::functionalWrite()</a>, <a class="el" href="SimpleNetwork_8cc_source.html#l00249">SimpleNetwork::functionalWrite()</a>, <a class="el" href="MessageBuffer_8cc_source.html#l00393">MessageBuffer::functionalWrite()</a>, <a class="el" href="Router_8cc_source.html#l00434">Router::functionalWrite()</a>, <a class="el" href="NetworkInterface_8cc_source.html#l00371">NetworkInterface::functionalWrite()</a>, <a class="el" href="GarnetNetwork_8cc_source.html#l00188">GarnetNetwork::functionalWrite()</a>, <a class="el" href="flitBuffer_8cc_source.html#l00117">flitBuffer::functionalWrite()</a>, <a class="el" href="Switch__d_8cc_source.html#l00102">Switch_d::functionalWrite()</a>, <a class="el" href="Router__d_8cc_source.html#l00243">Router_d::functionalWrite()</a>, <a class="el" href="NetworkInterface__d_8cc_source.html#l00388">NetworkInterface_d::functionalWrite()</a>, <a class="el" href="InputUnit__d_8cc_source.html#l00099">InputUnit_d::functionalWrite()</a>, <a class="el" href="GarnetNetwork__d_8cc_source.html#l00257">GarnetNetwork_d::functionalWrite()</a>, <a class="el" href="flitBuffer__d_8cc_source.html#l00079">flitBuffer_d::functionalWrite()</a>, <a class="el" href="func__unit_8cc_source.html#l00050">FuncUnit::FuncUnit()</a>, <a class="el" href="minor_2func__unit_8cc_source.html#l00112">Minor::FUPipeline::FUPipeline()</a>, <a class="el" href="fu__pool_8cc_source.html#l00083">FUPool::FUPool()</a>, <a class="el" href="GarnetNetwork_8cc_source.html#l00047">GarnetNetwork::GarnetNetwork()</a>, <a class="el" href="GarnetNetwork__d_8cc_source.html#l00047">GarnetNetwork_d::GarnetNetwork_d()</a>, <a class="el" href="arch_2arm_2insts_2misc_8cc_source.html#l00045">MrsOp::generateDisassembly()</a>, <a class="el" href="checker_2cpu_8hh_source.html#l00150">CheckerCPU::Result::get()</a>, <a class="el" href="base__dyn__inst_8hh_source.html#l00104">BaseDynInst&lt; Impl &gt;::Result::get()</a>, <a class="el" href="NetworkInterface__d_8cc_source.html#l00349">NetworkInterface_d::get_vnet()</a>, <a class="el" href="RubyPort_8cc_source.html#l00519">RubyPort::PioSlavePort::getAddrRanges()</a>, <a class="el" href="gic__v2m_8cc_source.html#l00097">Gicv2m::getAddrRanges()</a>, <a class="el" href="NetDest_8cc_source.html#l00106">NetDest::getAllDest()</a>, <a class="el" href="pcidev_8hh_source.html#l00163">PciDevice::getBAR()</a>, <a class="el" href="CheckTable_8cc_source.html#l00115">CheckTable::getCheck()</a>, <a class="el" href="etherlink_8cc_source.html#l00079">EtherLink::getEthPort()</a>, <a class="el" href="arch_2arm_2freebsd_2process_8cc_source.html#l01233">ArmFreebsdProcessBits::getFreebsdDesc()</a>, <a class="el" href="alpha_2interrupts_8hh_source.html#l00144">AlphaISA::Interrupts::getInterrupt()</a>, <a class="el" href="arch_2arm_2linux_2process_8cc_source.html#l01631">ArmLinuxProcessBits::getLinuxDesc()</a>, <a class="el" href="Prefetcher_8cc_source.html#l00258">Prefetcher::getLRUindex()</a>, <a class="el" href="sim_2system_8cc_source.html#l00453">System::getMasterId()</a>, <a class="el" href="cxx__config__ini_8cc_source.html#l00088">CxxIniFile::getObjectChildren()</a>, <a class="el" href="Prefetcher_8cc_source.html#l00328">Prefetcher::getPrefetchEntry()</a>, <a class="el" href="arm__cpu_8cc_source.html#l00336">ArmKvmCPU::getRegList()</a>, <a class="el" href="arch_2arm_2remote__gdb_8cc_source.html#l00200">ArmISA::RemoteGDB::getregs()</a>, <a class="el" href="arch_2alpha_2remote__gdb_8cc_source.html#l00211">AlphaISA::RemoteGDB::getregs()</a>, <a class="el" href="NonCountingBloomFilter_8cc_source.html#l00117">NonCountingBloomFilter::getTotalCount()</a>, <a class="el" href="MultiGrainBloomFilter_8cc_source.html#l00128">MultiGrainBloomFilter::getTotalCount()</a>, <a class="el" href="MultiBitSelBloomFilter_8cc_source.html#l00153">MultiBitSelBloomFilter::getTotalCount()</a>, <a class="el" href="LSB__CountingBloomFilter_8cc_source.html#l00116">LSB_CountingBloomFilter::getTotalCount()</a>, <a class="el" href="H3BloomFilter_8cc_source.html#l00492">H3BloomFilter::getTotalCount()</a>, <a class="el" href="BulkBloomFilter_8cc_source.html#l00183">BulkBloomFilter::getTotalCount()</a>, <a class="el" href="BlockBloomFilter_8cc_source.html#l00113">BlockBloomFilter::getTotalCount()</a>, <a class="el" href="PseudoLRUPolicy_8hh_source.html#l00118">PseudoLRUPolicy::getVictim()</a>, <a class="el" href="LRUPolicy_8hh_source.html#l00067">LRUPolicy::getVictim()</a>, <a class="el" href="gic__v2m_8cc_source.html#l00081">Gicv2m::Gicv2m()</a>, <a class="el" href="statistics_8cc_source.html#l00312">Stats::HistStor::grow_convert()</a>, <a class="el" href="statistics_8cc_source.html#l00273">Stats::HistStor::grow_out()</a>, <a class="el" href="statistics_8cc_source.html#l00334">Stats::HistStor::grow_up()</a>, <a class="el" href="x86__cpu_8cc_source.html#l01307">X86KvmCPU::handleKvmExitIO()</a>, <a class="el" href="MultiBitSelBloomFilter_8cc_source.html#l00186">MultiBitSelBloomFilter::hash_bitsel()</a>, <a class="el" href="H3BloomFilter_8cc_source.html#l00522">H3BloomFilter::hash_H3()</a>, <a class="el" href="inst__queue__impl_8hh_source.html#l00548">InstructionQueue&lt; Impl &gt;::hasReadyInsts()</a>, <a class="el" href="hdlcd_8cc_source.html#l00057">HDLcd::HDLcd()</a>, <a class="el" href="i82094aa_8cc_source.html#l00041">X86ISA::I82094AA::I82094AA()</a>, <a class="el" href="i8259_8cc_source.html#l00038">X86ISA::I8259::I8259()</a>, <a class="el" href="ide__ctrl_8cc_source.html#l00094">IdeController::IdeController()</a>, <a class="el" href="LSB__CountingBloomFilter_8cc_source.html#l00068">LSB_CountingBloomFilter::increment()</a>, <a class="el" href="kern_2tru64_2tru64_8hh_source.html#l01098">Tru64::indirectSyscallFunc()</a>, <a class="el" href="statistics_8cc_source.html#l00097">Stats::InfoAccess::info()</a>, <a class="el" href="RubyMemoryControl_8cc_source.html#l00177">RubyMemoryControl::init()</a>, <a class="el" href="DirectoryMemory_8cc_source.html#l00054">DirectoryMemory::init()</a>, <a class="el" href="CacheMemory_8cc_source.html#l00069">CacheMemory::init()</a>, <a class="el" href="AbstractController_8cc_source.html#l00060">AbstractController::init()</a>, <a class="el" href="PerfectSwitch_8cc_source.html#l00061">PerfectSwitch::init()</a>, <a class="el" href="GarnetNetwork_8cc_source.html#l00067">GarnetNetwork::init()</a>, <a class="el" href="VCallocator__d_8cc_source.html#l00053">VCallocator_d::init()</a>, <a class="el" href="Switch__d_8cc_source.html#l00053">Switch_d::init()</a>, <a class="el" href="SWallocator__d_8cc_source.html#l00049">SWallocator_d::init()</a>, <a class="el" href="NetworkInterface__d_8cc_source.html#l00071">NetworkInterface_d::init()</a>, <a class="el" href="GarnetNetwork__d_8cc_source.html#l00078">GarnetNetwork_d::init()</a>, <a class="el" href="RubyTester_8cc_source.html#l00102">RubyTester::init()</a>, <a class="el" href="timing_8cc_source.html#l00068">TimingSimpleCPU::init()</a>, <a class="el" href="atomic_8cc_source.html#l00085">AtomicSimpleCPU::init()</a>, <a class="el" href="store__set_8cc_source.html#l00080">StoreSet::init()</a>, <a class="el" href="statistics_8hh_source.html#l01249">Stats::Vector2dBase&lt; Vector2d, StatStor &gt;::init()</a>, <a class="el" href="init_8cc_source.html#l00165">EmbeddedSwig::initAll()</a>, <a class="el" href="init_8cc_source.html#l00130">EmbeddedPython::initAll()</a>, <a class="el" href="arch_2x86_2process_8cc_source.html#l00609">X86ISA::I386LiveProcess::initState()</a>, <a class="el" href="arch_2x86_2process_8cc_source.html#l00165">X86ISA::X86_64LiveProcess::initState()</a>, <a class="el" href="arch_2arm_2process_8cc_source.html#l00120">ArmLiveProcess64::initState()</a>, <a class="el" href="arch_2arm_2process_8cc_source.html#l00101">ArmLiveProcess32::initState()</a>, <a class="el" href="sim_2system_8cc_source.html#l00271">System::initState()</a>, <a class="el" href="arch_2arm_2system_8cc_source.html#l00098">ArmSystem::initState()</a>, <a class="el" href="arch_2arm_2linux_2system_8cc_source.html#l00101">LinuxArmSystem::initState()</a>, <a class="el" href="arch_2arm_2freebsd_2system_8cc_source.html#l00077">FreebsdArmSystem::initState()</a>, <a class="el" href="dyn__inst__impl_8hh_source.html#l00107">BaseO3DynInst&lt; Impl &gt;::initVars()</a>, <a class="el" href="InputUnit__d_8cc_source.html#l00038">InputUnit_d::InputUnit_d()</a>, <a class="el" href="mem_2cache_2tags_2prof_2base_8hh_source.html#l00056">ProfilerComposite::insert()</a>, <a class="el" href="trie_8hh_source.html#l00186">Trie&lt; Addr, X86ISA::TlbEntry &gt;::insert()</a>, <a class="el" href="sparc_2tlb_8cc_source.html#l00094">SparcISA::TLB::insert()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l00178">ArmISA::TLB::insert()</a>, <a class="el" href="alpha_2tlb_8cc_source.html#l00248">AlphaISA::TLB::insert()</a>, <a class="el" href="power_2tlb_8cc_source.html#l00159">PowerISA::TLB::insertAt()</a>, <a class="el" href="Sequencer_8cc_source.html#l00211">Sequencer::insertRequest()</a>, <a class="el" href="sparc_2isa_8cc_source.html#l00103">SparcISA::ISA::installGlobals()</a>, <a class="el" href="sparc_2isa_8cc_source.html#l00093">SparcISA::ISA::installWindow()</a>, <a class="el" href="SubBlock_8cc_source.html#l00044">SubBlock::internalMergeFrom()</a>, <a class="el" href="SubBlock_8cc_source.html#l00055">SubBlock::internalMergeTo()</a>, <a class="el" href="tlb__map_8hh_source.html#l00085">SparcISA::TlbMap::intersect()</a>, <a class="el" href="Set_8hh_source.html#l00121">Set::intersectionIsEmpty()</a>, <a class="el" href="NetDest_8cc_source.html#l00216">NetDest::intersectionIsNotEmpty()</a>, <a class="el" href="Sequencer_8cc_source.html#l00317">Sequencer::invalidateSC()</a>, <a class="el" href="Set_8cc_source.html#l00198">Set::isBroadcast()</a>, <a class="el" href="NetDest_8cc_source.html#l00168">NetDest::isBroadcast()</a>, <a class="el" href="mem__dep__unit__impl_8hh_source.html#l00132">MemDepUnit&lt; MemDepPred, Impl &gt;::isDrained()</a>, <a class="el" href="fu__pool_8cc_source.html#l00241">FUPool::isDrained()</a>, <a class="el" href="fetch__impl_8hh_source.html#l00446">DefaultFetch&lt; Impl &gt;::isDrained()</a>, <a class="el" href="Set_8cc_source.html#l00228">Set::isEmpty()</a>, <a class="el" href="NetDest_8cc_source.html#l00180">NetDest::isEmpty()</a>, <a class="el" href="Set_8cc_source.html#l00156">Set::isEqual()</a>, <a class="el" href="NetDest_8cc_source.html#l00272">NetDest::isEqual()</a>, <a class="el" href="intmath_8hh_source.html#l00045">isPrime()</a>, <a class="el" href="NonCountingBloomFilter_8cc_source.html#l00103">NonCountingBloomFilter::isSet()</a>, <a class="el" href="MultiGrainBloomFilter_8cc_source.html#l00111">MultiGrainBloomFilter::isSet()</a>, <a class="el" href="MultiBitSelBloomFilter_8cc_source.html#l00118">MultiBitSelBloomFilter::isSet()</a>, <a class="el" href="H3BloomFilter_8cc_source.html#l00457">H3BloomFilter::isSet()</a>, <a class="el" href="BulkBloomFilter_8cc_source.html#l00120">BulkBloomFilter::isSet()</a>, <a class="el" href="BlockBloomFilter_8cc_source.html#l00100">BlockBloomFilter::isSet()</a>, <a class="el" href="Set_8cc_source.html#l00270">Set::isSuperset()</a>, <a class="el" href="NetDest_8cc_source.html#l00228">NetDest::isSuperset()</a>, <a class="el" href="vm_8cc_source.html#l00292">KvmVM::KvmVM()</a>, <a class="el" href="statistics_8cc_source.html#l00192">Stats::Info::less()</a>, <a class="el" href="socket_8cc_source.html#l00078">ListenSocket::listen()</a>, <a class="el" href="ecoff__object_8cc_source.html#l00095">EcoffObject::loadGlobalSymbols()</a>, <a class="el" href="ecoff__object_8cc_source.html#l00124">EcoffObject::loadLocalSymbols()</a>, <a class="el" href="cxx__manager_8cc_source.html#l00674">CxxConfigManager::loadState()</a>, <a class="el" href="2bit__local_8cc_source.html#l00037">LocalBP::LocalBP()</a>, <a class="el" href="sparc_2tlb_8cc_source.html#l00195">SparcISA::TLB::lookup()</a>, <a class="el" href="power_2tlb_8cc_source.html#l00082">PowerISA::TLB::lookup()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l00135">ArmISA::TLB::lookup()</a>, <a class="el" href="alpha_2tlb_8cc_source.html#l00164">AlphaISA::TLB::lookup()</a>, <a class="el" href="AddressProfiler_8cc_source.html#l00044">lookupTraceForAddress()</a>, <a class="el" href="intdev_8hh_source.html#l00214">X86ISA::IntSourcePin::lower()</a>, <a class="el" href="vgic_8hh_source.html#l00217">VGic::lrPending()</a>, <a class="el" href="vgic_8hh_source.html#l00226">VGic::lrValid()</a>, <a class="el" href="macromem_8cc_source.html#l01437">ArmISA::MacroVFPMemOp::MacroVFPMemOp()</a>, <a class="el" href="bitvectest_8cc_source.html#l00037">main()</a>, <a class="el" href="SimpleNetwork_8cc_source.html#l00115">SimpleNetwork::makeInternalLink()</a>, <a class="el" href="malta_8cc_source.html#l00054">Malta::Malta()</a>, <a class="el" href="malta__pchip_8cc_source.html#l00053">MaltaPChip::MaltaPChip()</a>, <a class="el" href="PersistentTable_8cc_source.html#l00166">PersistentTable::markEntries()</a>, <a class="el" href="sim_2system_8hh_source.html#l00364">System::markWorkItem()</a>, <a class="el" href="NonCountingBloomFilter_8cc_source.html#l00079">NonCountingBloomFilter::merge()</a>, <a class="el" href="MultiBitSelBloomFilter_8cc_source.html#l00092">MultiBitSelBloomFilter::merge()</a>, <a class="el" href="H3BloomFilter_8cc_source.html#l00431">H3BloomFilter::merge()</a>, <a class="el" href="dram__ctrl_8cc_source.html#l01455">DRAMCtrl::minBankPrep()</a>, <a class="el" href="minor_2func__unit_8cc_source.html#l00078">MinorOpClassSet::MinorOpClassSet()</a>, <a class="el" href="minor_2scoreboard_8cc_source.html#l00292">Minor::Scoreboard::minorTrace()</a>, <a class="el" href="minor_2lsq_8cc_source.html#l00829">Minor::LSQ::StoreBuffer::minorTrace()</a>, <a class="el" href="execute_8cc_source.html#l01602">Minor::Execute::minorTrace()</a>, <a class="el" href="buffers_8hh_source.html#l00188">Minor::MinorBuffer&lt; Data &gt;::minorTrace()</a>, <a class="el" href="cacheset_8hh_source.html#l00174">CacheSet&lt; Blktype &gt;::moveTo()</a>, <a class="el" href="fa__lru_8cc_source.html#l00257">FALRU::moveToHead()</a>, <a class="el" href="cacheset_8hh_source.html#l00124">CacheSet&lt; Blktype &gt;::moveToHead()</a>, <a class="el" href="cacheset_8hh_source.html#l00149">CacheSet&lt; Blktype &gt;::moveToTail()</a>, <a class="el" href="mshr__queue_8cc_source.html#l00054">MSHRQueue::MSHRQueue()</a>, <a class="el" href="Network_8cc_source.html#l00038">Network::Network()</a>, <a class="el" href="NetworkInterface_8cc_source.html#l00045">NetworkInterface::NetworkInterface()</a>, <a class="el" href="NetworkInterface__d_8cc_source.html#l00045">NetworkInterface_d::NetworkInterface_d()</a>, <a class="el" href="NetworkLink_8cc_source.html#l00034">NetworkLink::NetworkLink()</a>, <a class="el" href="NetworkLink__d_8cc_source.html#l00034">NetworkLink_d::NetworkLink_d()</a>, <a class="el" href="noncoherent__xbar_8cc_source.html#l00056">NoncoherentXBar::NoncoherentXBar()</a>, <a class="el" href="macromem_8hh_source.html#l00052">number_of_ones()</a>, <a class="el" href="sim_2system_8cc_source.html#l00260">System::numRunningContexts()</a>, <a class="el" href="kern_2tru64_2tru64_8hh_source.html#l00577">Tru64::nxm_task_initFunc()</a>, <a class="el" href="PersistentTable_8cc_source.html#l00118">PersistentTable::okToIssueStarving()</a>, <a class="el" href="console_8cc_source.html#l00100">VirtIOConsole::TermTransQueue::onNotifyDescriptor()</a>, <a class="el" href="syscall__emul_8hh_source.html#l00583">openFunc()</a>, <a class="el" href="PerfectSwitch_8cc_source.html#l00112">PerfectSwitch::operateVnet()</a>, <a class="el" href="timebuf_8hh_source.html#l00115">TimeBuffer&lt; T &gt;::wire::operator++()</a>, <a class="el" href="timebuf_8hh_source.html#l00128">TimeBuffer&lt; T &gt;::wire::operator--()</a>, <a class="el" href="Sequencer_8cc_source.html#l00710">operator&lt;&lt;()</a>, <a class="el" href="Set_8cc_source.html#l00314">Set::operator=()</a>, <a class="el" href="pipe__data_8cc_source.html#l00243">Minor::ForwardInstData::operator=()</a>, <a class="el" href="Set_8cc_source.html#l00241">Set::OR()</a>, <a class="el" href="NetDest_8cc_source.html#l00192">NetDest::OR()</a>, <a class="el" href="OutputUnit__d_8cc_source.html#l00038">OutputUnit_d::OutputUnit_d()</a>, <a class="el" href="inet_8cc_source.html#l00095">Net::EthAddr::parse()</a>, <a class="el" href="traffic__gen_8cc_source.html#l00220">TrafficGen::parseConfig()</a>, <a class="el" href="hex__file_8cc_source.html#l00083">HexFile::parseLine()</a>, <a class="el" href="pcidev_8cc_source.html#l00097">PciDevice::PciDevice()</a>, <a class="el" href="PersistentTable_8cc_source.html#l00050">PersistentTable::persistentRequestLock()</a>, <a class="el" href="pl111_8cc_source.html#l00058">Pl111::Pl111()</a>, <a class="el" href="gic__pl390_8cc_source.html#l00054">Pl390::Pl390()</a>, <a class="el" href="tsunami__cchip_8cc_source.html#l00467">TsunamiCChip::postDRIR()</a>, <a class="el" href="malta__cchip_8cc_source.html#l00474">MaltaCChip::postIntr()</a>, <a class="el" href="tsunami__cchip_8cc_source.html#l00450">TsunamiCChip::postRTC()</a>, <a class="el" href="Prefetcher_8cc_source.html#l00040">Prefetcher::Prefetcher()</a>, <a class="el" href="statistics_8hh_source.html#l01973">Stats::VectorDistBase&lt; VectorAverageDeviation, AvgSampleStor &gt;::prepare()</a>, <a class="el" href="statistics_8hh_source.html#l01597">Stats::HistStor::prepare()</a>, <a class="el" href="statistics_8hh_source.html#l01447">Stats::DistStor::prepare()</a>, <a class="el" href="statistics_8hh_source.html#l01302">Stats::Vector2dBase&lt; Vector2d, StatStor &gt;::prepare()</a>, <a class="el" href="statistics_8hh_source.html#l00391">Stats::DataWrapVec&lt; VectorStandardDeviation, VectorDistInfoProxy &gt;::prepare()</a>, <a class="el" href="Prefetcher_8cc_source.html#l00440">Prefetcher::print()</a>, <a class="el" href="Set_8cc_source.html#l00329">Set::print()</a>, <a class="el" href="NetDest_8cc_source.html#l00258">NetDest::print()</a>, <a class="el" href="DataBlock_8cc_source.html#l00060">DataBlock::print()</a>, <a class="el" href="base__set__assoc_8cc_source.html#l00140">BaseSetAssoc::print()</a>, <a class="el" href="tlb__map_8hh_source.html#l00153">SparcISA::TlbMap::print()</a>, <a class="el" href="packet_8cc_source.html#l00368">Packet::PrintReqState::printLabels()</a>, <a class="el" href="arch_2arm_2insts_2misc_8cc_source.html#l00076">MsrBase::printMsrBase()</a>, <a class="el" href="dram__ctrl_8cc_source.html#l00618">DRAMCtrl::printQs()</a>, <a class="el" href="AddressProfiler_8cc_source.html#l00066">printSorted()</a>, <a class="el" href="sim_2system_8cc_source.html#l00432">System::printSystems()</a>, <a class="el" href="power_2tlb_8cc_source.html#l00119">PowerISA::TLB::probeEntry()</a>, <a class="el" href="callback_8hh_source.html#l00135">CallbackQueue::process()</a>, <a class="el" href="sim_2process_8cc_source.html#l00106">Process::Process()</a>, <a class="el" href="table__walker_8cc_source.html#l00734">ArmISA::TableWalker::processWalkAArch64()</a>, <a class="el" href="PseudoLRUPolicy_8hh_source.html#l00064">PseudoLRUPolicy::PseudoLRUPolicy()</a>, <a class="el" href="intdev_8hh_source.html#l00205">X86ISA::IntSourcePin::raise()</a>, <a class="el" href="simple__disk_8cc_source.html#l00063">SimpleDisk::read()</a>, <a class="el" href="disk__image_8cc_source.html#l00367">CowDiskImage::read()</a>, <a class="el" href="dev_2virtio_2base_8hh_source.html#l00507">VirtQueue::VirtRing&lt; struct vring_used_elem &gt;::read()</a>, <a class="el" href="Sequencer_8cc_source.html#l00469">Sequencer::readCallback()</a>, <a class="el" href="vgic_8cc_source.html#l00136">VGic::readCtrl()</a>, <a class="el" href="vgic_8cc_source.html#l00092">VGic::readVCpu()</a>, <a class="el" href="framebuffer_8cc_source.html#l00079">PixelConverter::readWord()</a>, <a class="el" href="CacheMemory_8cc_source.html#l00326">CacheMemory::recordCacheContents()</a>, <a class="el" href="dramsim2_8cc_source.html#l00169">DRAMSim2::recvFunctional()</a>, <a class="el" href="bridge_8cc_source.html#l00339">Bridge::BridgeSlavePort::recvFunctional()</a>, <a class="el" href="RubyPort_8cc_source.html#l00205">RubyPort::PioSlavePort::recvTimingReq()</a>, <a class="el" href="xbar_8cc_source.html#l00544">BaseXBar::regStats()</a>, <a class="el" href="Sequencer_8cc_source.html#l00758">Sequencer::regStats()</a>, <a class="el" href="CacheMemory_8cc_source.html#l00424">CacheMemory::regStats()</a>, <a class="el" href="Profiler_8cc_source.html#l00085">Profiler::regStats()</a>, <a class="el" href="MemCntrlProfiler_8cc_source.html#l00138">MemCntrlProfiler::regStats()</a>, <a class="el" href="Switch_8cc_source.html#l00128">Switch::regStats()</a>, <a class="el" href="SimpleNetwork_8cc_source.html#l00180">SimpleNetwork::regStats()</a>, <a class="el" href="GarnetNetwork_8cc_source.html#l00208">GarnetNetwork::regStats()</a>, <a class="el" href="BaseGarnetNetwork_8cc_source.html#l00092">BaseGarnetNetwork::regStats()</a>, <a class="el" href="flip_8cc_source.html#l00039">FLIP::regStats()</a>, <a class="el" href="fa__lru_8cc_source.html#l00119">FALRU::regStats()</a>, <a class="el" href="abstract__mem_8cc_source.html#l00080">AbstractMemory::regStats()</a>, <a class="el" href="inst__queue__impl_8hh_source.html#l00186">InstructionQueue&lt; Impl &gt;::regStats()</a>, <a class="el" href="mem_2cache_2tags_2prof_2base_8hh_source.html#l00054">ProfilerComposite::regStats()</a>, <a class="el" href="mem_2cache_2tags_2base_8cc_source.html#l00071">BaseTags::regStats()</a>, <a class="el" href="mem_2cache_2base_8cc_source.html#l00168">BaseCache::regStats()</a>, <a class="el" href="cpu_2simple_2base_8cc_source.html#l00145">BaseSimpleCPU::regStats()</a>, <a class="el" href="sparc_2isa_8cc_source.html#l00079">SparcISA::ISA::reloadRegMap()</a>, <a class="el" href="addr__mapper_8cc_source.html#l00237">RangeAddrMapper::remapAddr()</a>, <a class="el" href="pktfifo_8hh_source.html#l00156">PacketFifo::remove()</a>, <a class="el" href="pc__event_8cc_source.html#l00054">PCEventQueue::remove()</a>, <a class="el" href="pollevent_8cc_source.html#l00136">PollQueue::remove()</a>, <a class="el" href="base_2remote__gdb_8cc_source.html#l00634">BaseRemoteGDB::removeHardBreak()</a>, <a class="el" href="NetDest_8cc_source.html#l00070">NetDest::removeNetDest()</a>, <a class="el" href="Set_8cc_source.html#l00109">Set::removeSet()</a>, <a class="el" href="cxx__manager_8cc_source.html#l00078">CxxConfigManager::rename()</a>, <a class="el" href="dram__ctrl_8cc_source.html#l00797">DRAMCtrl::reorderQueue()</a>, <a class="el" href="cpuevent_8cc_source.html#l00051">CpuEvent::replaceThreadContext()</a>, <a class="el" href="pipe__data_8cc_source.html#l00276">Minor::ForwardInstData::reportData()</a>, <a class="el" href="global__event_8cc_source.html#l00097">BaseGlobalEvent::reschedule()</a>, <a class="el" href="RubyMemoryControl_8cc_source.html#l00236">RubyMemoryControl::reset()</a>, <a class="el" href="mem__checker_8cc_source.html#l00343">MemChecker::reset()</a>, <a class="el" href="sdp__counter_8hh_source.html#l00052">StackDistanceCounter::reset()</a>, <a class="el" href="reusability_8hh_source.html#l00044">OverflowVector&lt; Tick &gt;::reset()</a>, <a class="el" href="sinic_8cc_source.html#l00630">Sinic::Device::reset()</a>, <a class="el" href="ras_8cc_source.html#l00042">ReturnAddrStack::reset()</a>, <a class="el" href="btb_8cc_source.html#l00063">DefaultBTB::reset()</a>, <a class="el" href="2bit__local_8cc_source.html#l00073">LocalBP::reset()</a>, <a class="el" href="dep__graph_8hh_source.html#l00156">DependencyGraph&lt; DynInstPtr &gt;::reset()</a>, <a class="el" href="mem_2cache_2tags_2prof_2base_8hh_source.html#l00063">ProfilerComposite::reset()</a>, <a class="el" href="dev_2virtio_2base_8cc_source.html#l00363">VirtIODeviceBase::reset()</a>, <a class="el" href="activity_8cc_source.html#l00125">ActivityRecorder::reset()</a>, <a class="el" href="statistics_8hh_source.html#l01625">Stats::HistStor::reset()</a>, <a class="el" href="statistics_8hh_source.html#l01475">Stats::DistStor::reset()</a>, <a class="el" href="statistics_8hh_source.html#l01319">Stats::Vector2dBase&lt; Vector2d, StatStor &gt;::reset()</a>, <a class="el" href="statistics_8hh_source.html#l00402">Stats::DataWrapVec&lt; VectorStandardDeviation, VectorDistInfoProxy &gt;::reset()</a>, <a class="el" href="inst__queue__impl_8hh_source.html#l00383">InstructionQueue&lt; Impl &gt;::resetState()</a>, <a class="el" href="Sequencer_8cc_source.html#l00129">Sequencer::resetStats()</a>, <a class="el" href="AbstractController_8cc_source.html#l00072">AbstractController::resetStats()</a>, <a class="el" href="Switch_8cc_source.html#l00162">Switch::resetStats()</a>, <a class="el" href="Router__d_8cc_source.html#l00204">Router_d::resetStats()</a>, <a class="el" href="NetDest_8cc_source.html#l00247">NetDest::resize()</a>, <a class="el" href="statistics_8hh_source.html#l02402">Stats::SumNode&lt; Op &gt;::result()</a>, <a class="el" href="statistics_8hh_source.html#l02306">Stats::BinaryNode&lt; Op &gt;::result()</a>, <a class="el" href="statistics_8hh_source.html#l02260">Stats::UnaryNode&lt; Op &gt;::result()</a>, <a class="el" href="statistics_8hh_source.html#l01161">Stats::VectorProxy&lt; Stat &gt;::result()</a>, <a class="el" href="statistics_8hh_source.html#l01053">Stats::VectorBase&lt; Vector, StatStor &gt;::result()</a>, <a class="el" href="snap__mem__ctrl_8cc_source.html#l00250">SnapMemCtrl::resumeCPUs()</a>, <a class="el" href="RubyPort_8cc_source.html#l00340">RubyPort::ruby_hit_callback()</a>, <a class="el" href="RubyDirectedTester_8cc_source.html#l00047">RubyDirectedTester::RubyDirectedTester()</a>, <a class="el" href="RubyPort_8cc_source.html#l00053">RubyPort::RubyPort()</a>, <a class="el" href="RubyTester_8cc_source.html#l00052">RubyTester::RubyTester()</a>, <a class="el" href="stattest_8cc_source.html#l00404">StatTest::run()</a>, <a class="el" href="sinic_8cc_source.html#l00716">Sinic::Device::rxKick()</a>, <a class="el" href="flip_8cc_source.html#l00167">FLIP::samplePriorityPointer()</a>, <a class="el" href="mem_2cache_2tags_2prof_2base_8hh_source.html#l00060">ProfilerComposite::sampling()</a>, <a class="el" href="stack__dist__calc_8cc_source.html#l00549">StackDistCalc::sanityCheckTree()</a>, <a class="el" href="packet__queue_8cc_source.html#l00103">PacketQueue::schedSendTiming()</a>, <a class="el" href="global__event_8cc_source.html#l00053">BaseGlobalEvent::schedule()</a>, <a class="el" href="global__event_8hh_source.html#l00128">BaseGlobalEvent::scheduled()</a>, <a class="el" href="NetworkInterface_8cc_source.html#l00301">NetworkInterface::scheduleOutputLink()</a>, <a class="el" href="NetworkInterface__d_8cc_source.html#l00296">NetworkInterface_d::scheduleOutputLink()</a>, <a class="el" href="Router_8cc_source.html#l00335">Router::scheduleOutputLinks()</a>, <a class="el" href="buffers_8hh_source.html#l00300">Minor::SelfStallingPipeline&lt; QueuedInst, ReportTraitsAdaptor&lt; QueuedInst &gt; &gt;::SelfStallingPipeline()</a>, <a class="el" href="serialize_8cc_source.html#l00441">Globals::serialize()</a>, <a class="el" href="cxx__manager_8cc_source.html#l00664">CxxConfigManager::serialize()</a>, <a class="el" href="i8042_8cc_source.html#l00533">X86ISA::PS2Mouse::serialize()</a>, <a class="el" href="i8042_8cc_source.html#l00501">X86ISA::PS2Keyboard::serialize()</a>, <a class="el" href="sinic_8cc_source.html#l01306">Sinic::Device::serialize()</a>, <a class="el" href="pcidev_8cc_source.html#l00476">PciDevice::serialize()</a>, <a class="el" href="vgic_8cc_source.html#l00440">VGic::serialize()</a>, <a class="el" href="timer__cpulocal_8cc_source.html#l00419">CpuLocalTimer::serialize()</a>, <a class="el" href="generic__timer_8cc_source.html#l00243">GenericTimer::serialize()</a>, <a class="el" href="thread__context_8cc_source.html#l00107">serialize()</a>, <a class="el" href="dev_2virtio_2base_8cc_source.html#l00339">VirtIODeviceBase::serialize()</a>, <a class="el" href="pmu_8cc_source.html#l00516">ArmISA::PMU::serialize()</a>, <a class="el" href="sparc_2tlb_8cc_source.html#l01356">SparcISA::TLB::serialize()</a>, <a class="el" href="pollevent_8cc_source.html#l00183">PollQueue::service()</a>, <a class="el" href="NonCountingBloomFilter_8cc_source.html#l00089">NonCountingBloomFilter::set()</a>, <a class="el" href="MultiGrainBloomFilter_8cc_source.html#l00094">MultiGrainBloomFilter::set()</a>, <a class="el" href="MultiBitSelBloomFilter_8cc_source.html#l00102">MultiBitSelBloomFilter::set()</a>, <a class="el" href="H3BloomFilter_8cc_source.html#l00441">H3BloomFilter::set()</a>, <a class="el" href="BlockBloomFilter_8cc_source.html#l00086">BlockBloomFilter::set()</a>, <a class="el" href="Set_8cc_source.html#l00045">Set::Set()</a>, <a class="el" href="checker_2cpu_8hh_source.html#l00148">CheckerCPU::Result::set()</a>, <a class="el" href="base__dyn__inst_8hh_source.html#l00102">BaseDynInst&lt; Impl &gt;::Result::set()</a>, <a class="el" href="pmu_8cc_source.html#l00111">ArmISA::PMU::setMiscReg()</a>, <a class="el" href="x86_2interrupts_8cc_source.html#l00423">X86ISA::Interrupts::setReg()</a>, <a class="el" href="arch_2arm_2remote__gdb_8cc_source.html#l00261">ArmISA::RemoteGDB::setregs()</a>, <a class="el" href="arch_2alpha_2remote__gdb_8cc_source.html#l00237">AlphaISA::RemoteGDB::setregs()</a>, <a class="el" href="arch_2x86_2linux_2process_8cc_source.html#l00139">setThreadArea32Func()</a>, <a class="el" href="Topology_8cc_source.html#l00299">shortest_path_to_node()</a>, <a class="el" href="i82094aa_8cc_source.html#l00179">X86ISA::I82094AA::signalInterrupt()</a>, <a class="el" href="kern_2tru64_2tru64_8hh_source.html#l00494">Tru64::sigreturnFunc()</a>, <a class="el" href="pred__inst_8hh_source.html#l00082">simd_modified_imm()</a>, <a class="el" href="SimpleNetwork_8cc_source.html#l00046">SimpleNetwork::SimpleNetwork()</a>, <a class="el" href="simulate_8cc_source.html#l00082">simulate()</a>, <a class="el" href="Set_8cc_source.html#l00171">Set::smallestElement()</a>, <a class="el" href="NetDest_8cc_source.html#l00138">NetDest::smallestElement()</a>, <a class="el" href="gic__pl390_8cc_source.html#l00549">Pl390::softInt()</a>, <a class="el" href="rename__impl_8hh_source.html#l00770">DefaultRename&lt; Impl &gt;::sortInsts()</a>, <a class="el" href="iew__impl_8hh_source.html#l00835">DefaultIEW&lt; Impl &gt;::sortInsts()</a>, <a class="el" href="decode__impl_8hh_source.html#l00469">DefaultDecode&lt; Impl &gt;::sortInsts()</a>, <a class="el" href="mshr__queue_8cc_source.html#l00245">MSHRQueue::squash()</a>, <a class="el" href="rename__impl_8hh_source.html#l00325">DefaultRename&lt; Impl &gt;::squash()</a>, <a class="el" href="decode__impl_8hh_source.html#l00290">DefaultDecode&lt; Impl &gt;::squash()</a>, <a class="el" href="sdp__counter_8hh_source.html#l00080">StackDistanceCounterArray::StackDistanceCounterArray()</a>, <a class="el" href="mem__checker_8hh_source.html#l00516">MemChecker::startRead()</a>, <a class="el" href="minor_2cpu_8cc_source.html#l00185">MinorCPU::startup()</a>, <a class="el" href="arch_2arm_2linux_2system_8cc_source.html#l00231">LinuxArmSystem::startup()</a>, <a class="el" href="mem__checker_8hh_source.html#l00530">MemChecker::startWrite()</a>, <a class="el" href="minor_2lsq_8cc_source.html#l00742">Minor::LSQ::StoreBuffer::step()</a>, <a class="el" href="store__set_8cc_source.html#l00037">StoreSet::StoreSet()</a>, <a class="el" href="statistics_8hh_source.html#l02199">Stats::ConstVectorNode&lt; T &gt;::str()</a>, <a class="el" href="SubBlock_8cc_source.html#l00034">SubBlock::SubBlock()</a>, <a class="el" href="snap__mem__ctrl_8cc_source.html#l00235">SnapMemCtrl::suspendCPUs()</a>, <a class="el" href="iew__impl_8hh_source.html#l00420">DefaultIEW&lt; Impl &gt;::takeOverFrom()</a>, <a class="el" href="RubySlicc__Util_8hh_source.html#l00101">testAndRead()</a>, <a class="el" href="RubySlicc__Util_8hh_source.html#l00129">testAndWrite()</a>, <a class="el" href="arch_2arm_2nativetrace_8hh_source.html#l00084">Trace::ArmNativeTrace::ThreadState::ThreadState()</a>, <a class="el" href="atomic_8cc_source.html#l00521">AtomicSimpleCPU::tick()</a>, <a class="el" href="fetch__impl_8hh_source.html#l00879">DefaultFetch&lt; Impl &gt;::tick()</a>, <a class="el" href="reusability_8cc_source.html#l00094">ReusabilityProfiler::tick_to_block()</a>, <a class="el" href="timebuf_8hh_source.html#l00140">TimeBuffer&lt; DecodeStruct &gt;::TimeBuffer()</a>, <a class="el" href="Topology_8cc_source.html#l00059">Topology::Topology()</a>, <a class="el" href="statistics_8hh_source.html#l02418">Stats::SumNode&lt; Op &gt;::total()</a>, <a class="el" href="statistics_8hh_source.html#l02338">Stats::BinaryNode&lt; Op &gt;::total()</a>, <a class="el" href="statistics_8hh_source.html#l02276">Stats::UnaryNode&lt; Op &gt;::total()</a>, <a class="el" href="statistics_8hh_source.html#l02188">Stats::ConstVectorNode&lt; T &gt;::total()</a>, <a class="el" href="statistics_8hh_source.html#l01172">Stats::VectorProxy&lt; Stat &gt;::total()</a>, <a class="el" href="statistics_8hh_source.html#l01065">Stats::VectorBase&lt; Vector, StatStor &gt;::total()</a>, <a class="el" href="o3_2cpu_8cc_source.html#l00679">FullO3CPU&lt; Impl &gt;::totalInsts()</a>, <a class="el" href="minor_2cpu_8cc_source.html#l00333">MinorCPU::totalInsts()</a>, <a class="el" href="o3_2cpu_8cc_source.html#l00692">FullO3CPU&lt; Impl &gt;::totalOps()</a>, <a class="el" href="minor_2cpu_8cc_source.html#l00344">MinorCPU::totalOps()</a>, <a class="el" href="PseudoLRUPolicy_8hh_source.html#l00099">PseudoLRUPolicy::touch()</a>, <a class="el" href="tournament_8cc_source.html#l00047">TournamentBP::TournamentBP()</a>, <a class="el" href="abstract__mem_8cc_source.html#l00196">AbstractMemory::trackLoadLocked()</a>, <a class="el" href="traffic__gen_8cc_source.html#l00442">TrafficGen::transition()</a>, <a class="el" href="malta__pchip_8cc_source.html#l00229">MaltaPChip::translatePciToDma()</a>, <a class="el" href="tsunami__pchip_8cc_source.html#l00230">TsunamiPChip::translatePciToDma()</a>, <a class="el" href="tsunami_8cc_source.html#l00052">Tsunami::Tsunami()</a>, <a class="el" href="tsunami__pchip_8cc_source.html#l00054">TsunamiPChip::TsunamiPChip()</a>, <a class="el" href="etherbus_8cc_source.html#l00059">EtherBus::txDone()</a>, <a class="el" href="PersistentTable_8cc_source.html#l00151">PersistentTable::typeOfSmallest()</a>, <a class="el" href="cxx__manager_8cc_source.html#l00093">CxxConfigManager::unRename()</a>, <a class="el" href="serialize_8cc_source.html#l00455">Globals::unserialize()</a>, <a class="el" href="eventq_8cc_source.html#l00324">EventQueue::unserialize()</a>, <a class="el" href="dvfs__handler_8cc_source.html#l00201">DVFSHandler::unserialize()</a>, <a class="el" href="page__table_8cc_source.html#l00220">FuncPageTable::unserialize()</a>, <a class="el" href="i82094aa_8cc_source.html#l00276">X86ISA::I82094AA::unserialize()</a>, <a class="el" href="i8042_8cc_source.html#l00553">X86ISA::PS2Mouse::unserialize()</a>, <a class="el" href="i8042_8cc_source.html#l00517">X86ISA::PS2Keyboard::unserialize()</a>, <a class="el" href="sinic_8cc_source.html#l01421">Sinic::Device::unserialize()</a>, <a class="el" href="pcidev_8cc_source.html#l00541">PciDevice::unserialize()</a>, <a class="el" href="vgic_8cc_source.html#l00495">VGic::unserialize()</a>, <a class="el" href="timer__cpulocal_8cc_source.html#l00428">CpuLocalTimer::unserialize()</a>, <a class="el" href="generic__timer_8cc_source.html#l00262">GenericTimer::unserialize()</a>, <a class="el" href="thread__context_8cc_source.html#l00136">unserialize()</a>, <a class="el" href="dev_2virtio_2base_8cc_source.html#l00351">VirtIODeviceBase::unserialize()</a>, <a class="el" href="pmu_8cc_source.html#l00538">ArmISA::PMU::unserialize()</a>, <a class="el" href="NonCountingBloomFilter_8cc_source.html#l00096">NonCountingBloomFilter::unset()</a>, <a class="el" href="BlockBloomFilter_8cc_source.html#l00093">BlockBloomFilter::unset()</a>, <a class="el" href="arch_2x86_2nativetrace_8cc_source.html#l00043">Trace::X86NativeTrace::ThreadState::update()</a>, <a class="el" href="arch_2arm_2nativetrace_8cc_source.html#l00066">Trace::ArmNativeTrace::ThreadState::update()</a>, <a class="el" href="pmu_8cc_source.html#l00335">ArmISA::PMU::updateAllCounters()</a>, <a class="el" href="vgic_8cc_source.html#l00386">VGic::updateIntState()</a>, <a class="el" href="armv8__cpu_8cc_source.html#l00188">ArmV8KvmCPU::updateKvmState()</a>, <a class="el" href="x86__cpu_8cc_source.html#l00819">updateKvmStateFPUCommon()</a>, <a class="el" href="o3_2dyn__inst_8hh_source.html#l00191">BaseO3DynInst&lt; Impl &gt;::updateMiscRegs()</a>, <a class="el" href="TimerTable_8cc_source.html#l00107">TimerTable::updateNext()</a>, <a class="el" href="flip_8cc_source.html#l00144">FLIP::updatePriorityPointer()</a>, <a class="el" href="gic__pl390_8cc_source.html#l00664">Pl390::updateRunPri()</a>, <a class="el" href="armv8__cpu_8cc_source.html#l00230">ArmV8KvmCPU::updateThreadContext()</a>, <a class="el" href="x86__cpu_8cc_source.html#l01041">updateThreadContextFPUCommon()</a>, <a class="el" href="x86__cpu_8cc_source.html#l01103">X86KvmCPU::updateThreadContextMSRs()</a>, <a class="el" href="stack__dist__calc_8cc_source.html#l00281">StackDistCalc::updateTree()</a>, <a class="el" href="syscall__emul_8hh_source.html#l01381">utimesFunc()</a>, <a class="el" href="activity_8cc_source.html#l00152">ActivityRecorder::validate()</a>, <a class="el" href="cpu__impl_8hh_source.html#l00483">Checker&lt; Impl &gt;::validateExecution()</a>, <a class="el" href="rename__impl_8hh_source.html#l01180">DefaultRename&lt; Impl &gt;::validInsts()</a>, <a class="el" href="iew__impl_8hh_source.html#l00633">DefaultIEW&lt; Impl &gt;::validInstsFromRename()</a>, <a class="el" href="statistics_8hh_source.html#l01041">Stats::VectorBase&lt; Vector, StatStor &gt;::value()</a>, <a class="el" href="VCallocator__d_8cc_source.html#l00037">VCallocator_d::VCallocator_d()</a>, <a class="el" href="mem_2cache_2tags_2prof_2base_8hh_source.html#l00058">ProfilerComposite::victim()</a>, <a class="el" href="macromem_8cc_source.html#l00459">ArmISA::VldMultOp::VldMultOp()</a>, <a class="el" href="macromem_8cc_source.html#l01120">ArmISA::VldMultOp64::VldMultOp64()</a>, <a class="el" href="macromem_8cc_source.html#l00554">ArmISA::VldSingleOp::VldSingleOp()</a>, <a class="el" href="macromem_8cc_source.html#l01290">ArmISA::VldSingleOp64::VldSingleOp64()</a>, <a class="el" href="macromem_8cc_source.html#l00822">ArmISA::VstMultOp::VstMultOp()</a>, <a class="el" href="macromem_8cc_source.html#l01205">ArmISA::VstMultOp64::VstMultOp64()</a>, <a class="el" href="macromem_8cc_source.html#l00917">ArmISA::VstSingleOp::VstSingleOp()</a>, <a class="el" href="macromem_8cc_source.html#l01364">ArmISA::VstSingleOp64::VstSingleOp64()</a>, <a class="el" href="mem__dep__unit__impl_8hh_source.html#l00452">MemDepUnit&lt; MemDepPred, Impl &gt;::wakeDependents()</a>, <a class="el" href="minor_2cpu_8cc_source.html#l00172">MinorCPU::wakeup()</a>, <a class="el" href="multi__level__page__table__impl_8hh_source.html#l00090">MultiLevelPageTable&lt; ISAOps &gt;::walk()</a>, <a class="el" href="disk__image_8cc_source.html#l00387">CowDiskImage::write()</a>, <a class="el" href="dev_2virtio_2base_8hh_source.html#l00518">VirtQueue::VirtRing&lt; struct vring_used_elem &gt;::write()</a>, <a class="el" href="disk__image_8cc_source.html#l00351">CowDiskImage::writeback()</a>, <a class="el" href="iew__impl_8hh_source.html#l01402">DefaultIEW&lt; Impl &gt;::writebackInsts()</a>, <a class="el" href="Sequencer_8cc_source.html#l00422">Sequencer::writeCallback()</a>, <a class="el" href="smbios_8cc_source.html#l00217">X86ISA::SMBios::SMBiosTable::writeOut()</a>, <a class="el" href="intelmp_8cc_source.html#l00192">X86ISA::IntelMP::ConfigTable::writeOut()</a>, <a class="el" href="intelmp_8cc_source.html#l00110">X86ISA::IntelMP::FloatingPointer::writeOut()</a>, <a class="el" href="intelmp_8cc_source.html#l00087">writeOutString()</a>, <a class="el" href="e820_8cc_source.html#l00056">X86ISA::E820Table::writeTo()</a>, <a class="el" href="vgic_8cc_source.html#l00230">VGic::writeVCpu()</a>, <a class="el" href="syscall__emul_8hh_source.html#l01178">writevFunc()</a>, <a class="el" href="framebuffer_8cc_source.html#l00095">PixelConverter::writeWord()</a>, <a class="el" href="microop_8hh_source.html#l00097">X86ISA::X86MicroopBase::X86MicroopBase()</a>, <a class="el" href="statistics_8hh_source.html#l00424">Stats::DataWrapVec2d&lt; Derived, Vector2dInfoProxy &gt;::ysubnames()</a>, <a class="el" href="statistics_8hh_source.html#l01964">Stats::VectorDistBase&lt; VectorAverageDeviation, AvgSampleStor &gt;::zero()</a>, <a class="el" href="statistics_8hh_source.html#l01290">Stats::Vector2dBase&lt; Vector2d, StatStor &gt;::zero()</a>, <a class="el" href="statistics_8hh_source.html#l01079">Stats::VectorBase&lt; Vector, StatStor &gt;::zero()</a>, <a class="el" href="statistics_8cc_source.html#l00449">Stats::Formula::zero()</a>, <a class="el" href="AbstractReplacementPolicy_8hh_source.html#l00071">AbstractReplacementPolicy::~AbstractReplacementPolicy()</a>, <a class="el" href="global__event_8cc_source.html#l00043">BaseGlobalEvent::~BaseGlobalEvent()</a>, <a class="el" href="CacheMemory_8cc_source.html#l00095">CacheMemory::~CacheMemory()</a>, <a class="el" href="callback_8cc_source.html#l00033">CallbackQueue::~CallbackQueue()</a>, <a class="el" href="CheckTable_8cc_source.html#l00074">CheckTable::~CheckTable()</a>, <a class="el" href="disk__image_8cc_source.html#l00188">CowDiskImage::~CowDiskImage()</a>, <a class="el" href="cpuevent_8cc_source.html#l00037">CpuEvent::~CpuEvent()</a>, <a class="el" href="DirectoryMemory_8cc_source.html#l00071">DirectoryMemory::~DirectoryMemory()</a>, <a class="el" href="execute_8cc_source.html#l01708">Minor::Execute::~Execute()</a>, <a class="el" href="fu__pool_8cc_source.html#l00073">FUPool::~FUPool()</a>, <a class="el" href="inifile_8cc_source.html#l00046">IniFile::~IniFile()</a>, <a class="el" href="mem__dep__unit_8hh_source.html#l00192">MemDepUnit&lt; MemDepPred, Impl &gt;::MemDepEntry::~MemDepEntry()</a>, <a class="el" href="output_8cc_source.html#l00058">OutputDirectory::~OutputDirectory()</a>, <a class="el" href="pollevent_8cc_source.html#l00112">PollQueue::~PollQueue()</a>, <a class="el" href="mem_2cache_2tags_2prof_2base_8hh_source.html#l00050">ProfilerComposite::~ProfilerComposite()</a>, <a class="el" href="Router_8cc_source.html#l00054">Router::~Router()</a>, <a class="el" href="RubyDirectedTester_8cc_source.html#l00064">RubyDirectedTester::~RubyDirectedTester()</a>, <a class="el" href="RubyTester_8cc_source.html#l00093">RubyTester::~RubyTester()</a>, <a class="el" href="minor_2lsq_8cc_source.html#l00335">Minor::LSQ::SplitDataRequest::~SplitDataRequest()</a>, <a class="el" href="timebuf_8hh_source.html#l00161">TimeBuffer&lt; DecodeStruct &gt;::~TimeBuffer()</a>, <a class="el" href="statistics_8hh_source.html#l01238">Stats::Vector2dBase&lt; Vector2d, StatStor &gt;::~Vector2dBase()</a>, <a class="el" href="statistics_8hh_source.html#l01098">Stats::VectorBase&lt; Vector, StatStor &gt;::~VectorBase()</a>, and <a class="el" href="statistics_8hh_source.html#l01941">Stats::VectorDistBase&lt; VectorAverageDeviation, AvgSampleStor &gt;::~VectorDistBase()</a>.</p>

</div>
</div>
<a class="anchor" id="abf77eebb81167931c5acff43ded534f2"></a><!-- doxytag: member="ArmISA::iCacheLineSize" ref="abf77eebb81167931c5acff43ded534f2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespaceArmISA.html#abf77eebb81167931c5acff43ded534f2">ArmISA::iCacheLineSize</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01808">1808</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a089365a2b94eba582cfb89abc4412be8"></a><!-- doxytag: member="ArmISA::idc" ref="a089365a2b94eba582cfb89abc4412be8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;7&gt; <a class="el" href="namespaceArmISA.html#a089365a2b94eba582cfb89abc4412be8">ArmISA::idc</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01617">1617</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a32fca069e9c7efd2c4cad0c9a9514b79"></a><!-- doxytag: member="ArmISA::ide" ref="a32fca069e9c7efd2c4cad0c9a9514b79" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;15&gt; <a class="el" href="namespaceArmISA.html#a32fca069e9c7efd2c4cad0c9a9514b79">ArmISA::ide</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01623">1623</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

<p>Referenced by <a class="el" href="i8254xGBe_8cc_source.html#l01750">IGbE::TxDescCache::pktComplete()</a>.</p>

</div>
</div>
<a class="anchor" id="a7ebff870bb6dcd9f65af282d2b770f41"></a><!-- doxytag: member="ArmISA::il" ref="a7ebff870bb6dcd9f65af282d2b770f41" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 25 &gt; <a class="el" href="namespaceArmISA.html#a7ebff870bb6dcd9f65af282d2b770f41">ArmISA::il</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01371">1371</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a6fcf5d70f200e4511a440bf788ea99e8"></a><!-- doxytag: member="ArmISA::imm" ref="a6fcf5d70f200e4511a440bf788ea99e8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;7, 0&gt; <a class="el" href="namespaceArmISA.html#a6fcf5d70f200e4511a440bf788ea99e8">ArmISA::imm</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00138">138</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

<p>Referenced by <a class="el" href="pred__inst_8cc_source.html#l00048">ArmISA::PredIntOp::generateDisassembly()</a>.</p>

</div>
</div>
<a class="anchor" id="a117688ed05fea81d469dc839ef164710"></a><!-- doxytag: member="ArmISA::imm16" ref="a117688ed05fea81d469dc839ef164710" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;15, 0&gt; <a class="el" href="namespaceArmISA.html#a117688ed05fea81d469dc839ef164710">ArmISA::imm16</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01835">1835</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a28574bba0dd55f9cef74c99b10872aa1"></a><!-- doxytag: member="ArmISA::immed11_0" ref="a28574bba0dd55f9cef74c99b10872aa1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;11, 0&gt; <a class="el" href="namespaceArmISA.html#a28574bba0dd55f9cef74c99b10872aa1">ArmISA::immed11_0</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00142">142</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a class="anchor" id="ae23a41aa58f7f5fa15596e2bb8260101"></a><!-- doxytag: member="ArmISA::immed23_0" ref="ae23a41aa58f7f5fa15596e2bb8260101" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;23, 0&gt; <a class="el" href="namespaceArmISA.html#ae23a41aa58f7f5fa15596e2bb8260101">ArmISA::immed23_0</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00152">152</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a8f2ddc5d85ac5133337e868b0353b79c"></a><!-- doxytag: member="ArmISA::immed7_0" ref="a8f2ddc5d85ac5133337e868b0353b79c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;7, 0&gt; <a class="el" href="namespaceArmISA.html#a8f2ddc5d85ac5133337e868b0353b79c">ArmISA::immed7_0</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00143">143</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a2a8671620eb9548f17dcde17730c7704"></a><!-- doxytag: member="ArmISA::immedHi11_8" ref="a2a8671620eb9548f17dcde17730c7704" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;11, 8&gt; <a class="el" href="namespaceArmISA.html#a2a8671620eb9548f17dcde17730c7704">ArmISA::immedHi11_8</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00145">145</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a788070cbd82f18fba35dd38f484a3a5f"></a><!-- doxytag: member="ArmISA::immedLo3_0" ref="a788070cbd82f18fba35dd38f484a3a5f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;3, 0&gt; <a class="el" href="namespaceArmISA.html#a788070cbd82f18fba35dd38f484a3a5f">ArmISA::immedLo3_0</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00146">146</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a3996b7984e71484320866e6ce6e58bc9"></a><!-- doxytag: member="ArmISA::imo" ref="a3996b7984e71484320866e6ce6e58bc9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;4&gt; <a class="el" href="namespaceArmISA.html#a3996b7984e71484320866e6ce6e58bc9">ArmISA::imo</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01476">1476</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="abdb35c5f2e5a7fe539702a8d9caf70a0"></a><!-- doxytag: member="ArmISA::instBits" ref="abdb35c5f2e5a7fe539702a8d9caf70a0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="namespaceArmISA.html#abdb35c5f2e5a7fe539702a8d9caf70a0">ArmISA::instBits</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00093">93</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a342121a0f13504beda1e03b05b9c018d"></a><!-- doxytag: member="ArmISA::interptCtrlPresent" ref="a342121a0f13504beda1e03b05b9c018d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;23&gt; <a class="el" href="namespaceArmISA.html#a342121a0f13504beda1e03b05b9c018d">ArmISA::interptCtrlPresent</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01801">1801</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a5d848cad81d3286f60d5719a01a4c85d"></a><!-- doxytag: member="ArmISA::IntReg64Map" ref="a5d848cad81d3286f60d5719a01a4c85d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="namespaceArmISA.html#adfa4383a15e8d717cff2a67c57059d6f">IntRegMap</a> <a class="el" href="namespaceArmISA.html#a5d848cad81d3286f60d5719a01a4c85d">ArmISA::IntReg64Map</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Initial value:</b><div class="fragment"><pre class="fragment"> {
    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa795d26fae230cf254fdd4f77edad9551">INTREG_R0</a>,      <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fab86d52254a113157e481b4f5fda8d7ee">INTREG_R1</a>,      <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fac4b0181d6ba7e4db1e7d94f6e59cf6dc">INTREG_R2</a>,      <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fad97b0731b6e4679fb684f7bc788d69d8">INTREG_R3</a>,
    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa9242a7c30f693553a9d5307897c7a132">INTREG_R4</a>,      <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faefa8f209bf4d479e04e030e8cf113dca">INTREG_R5</a>,      <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fad81588966893f91133b667280c0b277f">INTREG_R6</a>,      <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa5e8603adbb320e6674263514671c3517">INTREG_R7</a>,
    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faccf83262b7d94823ef68b821cc2cbfb9">INTREG_R8_USR</a>,  <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faafed189778663d1f41b93829339771f1">INTREG_R9_USR</a>,  <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa1deb7b2fa95f327f7c233e9967335c6a">INTREG_R10_USR</a>, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fad5468c10be570252205b1bcf4b6613fb">INTREG_R11_USR</a>,
    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa3cdfb067c91ea38ca945abc0b2c4ad09">INTREG_R12_USR</a>, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fae2c9df187178821cd2e767df926b1300">INTREG_R13_USR</a>, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faf5574685405f67d403956dc1eec4a163">INTREG_R14_USR</a>, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa6e7a059a73881b7ae9dbde7bf6afa2f2">INTREG_R13_HYP</a>,
    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa2590f7bcdc5e15ede411995b95c22acb">INTREG_R14_IRQ</a>, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa854785cd61620c8155780a019587dbe6">INTREG_R13_IRQ</a>, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faae37161fcde032c6d3e0148c829a7997">INTREG_R14_SVC</a>, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa17e99fa2491800d8a120768c94b3b319">INTREG_R13_SVC</a>,
    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa1b85106f23d41d37cf5a8d9ad370d140">INTREG_R14_ABT</a>, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa06a7e8b810ae195220681ff33b0d16f3">INTREG_R13_ABT</a>, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa211dcd7433181152f0df6e457ce66adb">INTREG_R14_UND</a>, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fafc6d80c5248dd98dc561c83891678ccd">INTREG_R13_UND</a>,
    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fad249b418489f64b734b23bf091cbbe77">INTREG_R8_FIQ</a>,  <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faade65cabf1d76da2635f7cd74a6de8f8">INTREG_R9_FIQ</a>,  <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa549da86b9fb9587893297f03873c5165">INTREG_R10_FIQ</a>, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa4e7cdf95aab53b3ca9b5d08bf0571994">INTREG_R11_FIQ</a>,
    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa7090d919b9d77cdc36dffadd735b70fd">INTREG_R12_FIQ</a>, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fadc1058c1e9e569ce5441a0bf2e2c6c53">INTREG_R13_FIQ</a>, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa6a69d5abf048b2db4be26a4bdb77b86f">INTREG_R14_FIQ</a>, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">INTREG_ZERO</a>
}
</pre></div>
<p>Definition at line <a class="el" href="intregs_8hh_source.html#l00306">306</a> of file <a class="el" href="intregs_8hh_source.html">intregs.hh</a>.</p>

<p>Referenced by <a class="el" href="arm_2isa_8hh_source.html#l00173">ArmISA::ISA::updateRegMap()</a>.</p>

</div>
</div>
<a class="anchor" id="aaeb465b32610088b5accd7f971ed3733"></a><!-- doxytag: member="ArmISA::IntRegAbtMap" ref="aaeb465b32610088b5accd7f971ed3733" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="namespaceArmISA.html#adfa4383a15e8d717cff2a67c57059d6f">IntRegMap</a> <a class="el" href="namespaceArmISA.html#aaeb465b32610088b5accd7f971ed3733">ArmISA::IntRegAbtMap</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Initial value:</b><div class="fragment"><pre class="fragment"> {
    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fae21cb4c2b23ef34e42873ee078b5aa7b">INTREG_R0_ABT</a>,  <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa254a7192d5ce53152de6adfe5e8a399d">INTREG_R1_ABT</a>,  <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fae69fe108d0fd718c6ab8c05492c74116">INTREG_R2_ABT</a>,  <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa7aeb68ba42b8d82dd4e20bad4687ffbd">INTREG_R3_ABT</a>,
    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa4367d2fcd56528ca2d4fca437ce93895">INTREG_R4_ABT</a>,  <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fabb6d154d7b5f64b9c761ba07a0dfd9d7">INTREG_R5_ABT</a>,  <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa4c09e73ed88468d239a409fc859095be">INTREG_R6_ABT</a>,  <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa9b2b583d56531f72285790f9e63969a1">INTREG_R7_ABT</a>,
    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa07c75ae52968f3deb58e7625c248bb87">INTREG_R8_ABT</a>,  <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fabf6baa1e3c198fd45bcab6c6496802d5">INTREG_R9_ABT</a>,  <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa940874385fa44e00da3fc39b4626ed2e">INTREG_R10_ABT</a>, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa6eb63b8d6304d7cebf854055de6552f9">INTREG_R11_ABT</a>,
    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5facbcd4c6b249af9cd830a0c2ff60e91cc">INTREG_R12_ABT</a>, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa06a7e8b810ae195220681ff33b0d16f3">INTREG_R13_ABT</a>, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa1b85106f23d41d37cf5a8d9ad370d140">INTREG_R14_ABT</a>, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fad625e68c84cc02205bf30fef80c67549">INTREG_R15_ABT</a>,
    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">INTREG_ZERO</a>,    INTREG_ZERO,    INTREG_ZERO,    INTREG_ZERO,
    INTREG_ZERO,    INTREG_ZERO,    INTREG_ZERO,    INTREG_ZERO,
    INTREG_ZERO,    INTREG_ZERO,    INTREG_ZERO,    INTREG_ZERO,
    INTREG_ZERO,    INTREG_ZERO,    INTREG_ZERO,    INTREG_ZERO
}
</pre></div>
<p>Definition at line <a class="el" href="intregs_8hh_source.html#l00389">389</a> of file <a class="el" href="intregs_8hh_source.html">intregs.hh</a>.</p>

<p>Referenced by <a class="el" href="intregs_8hh_source.html#l00401">INTREG_ABT()</a>, and <a class="el" href="arm_2isa_8hh_source.html#l00173">ArmISA::ISA::updateRegMap()</a>.</p>

</div>
</div>
<a class="anchor" id="a65d39019ed657a0fcd8106401b1c5d7f"></a><!-- doxytag: member="ArmISA::IntRegFiqMap" ref="a65d39019ed657a0fcd8106401b1c5d7f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="namespaceArmISA.html#adfa4383a15e8d717cff2a67c57059d6f">IntRegMap</a> <a class="el" href="namespaceArmISA.html#a65d39019ed657a0fcd8106401b1c5d7f">ArmISA::IntRegFiqMap</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Initial value:</b><div class="fragment"><pre class="fragment"> {
    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa23498ebf0cd35db7ae8196f08857b2d3">INTREG_R0_FIQ</a>,  <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa10476d72d620f63638765adfa08c2bd5">INTREG_R1_FIQ</a>,  <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa55abf531548c5b5ab786f3351f0489e8">INTREG_R2_FIQ</a>,  <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa0f024c247e2e39c4862478c828aa4769">INTREG_R3_FIQ</a>,
    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa3f312cc29898384df0115930dc74ed0e">INTREG_R4_FIQ</a>,  <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa7dafea16ce483a5cfc993dc7f7ff065c">INTREG_R5_FIQ</a>,  <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa1b520a8797a5d9f6d21cb7bc1df0960b">INTREG_R6_FIQ</a>,  <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa1ba922e3a430d558a15e1a298e5fcb39">INTREG_R7_FIQ</a>,
    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fad249b418489f64b734b23bf091cbbe77">INTREG_R8_FIQ</a>,  <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faade65cabf1d76da2635f7cd74a6de8f8">INTREG_R9_FIQ</a>,  <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa549da86b9fb9587893297f03873c5165">INTREG_R10_FIQ</a>, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa4e7cdf95aab53b3ca9b5d08bf0571994">INTREG_R11_FIQ</a>,
    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa7090d919b9d77cdc36dffadd735b70fd">INTREG_R12_FIQ</a>, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fadc1058c1e9e569ce5441a0bf2e2c6c53">INTREG_R13_FIQ</a>, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa6a69d5abf048b2db4be26a4bdb77b86f">INTREG_R14_FIQ</a>, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa1046ebf585a0f289b4e651ddb2758138">INTREG_R15_FIQ</a>,
    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">INTREG_ZERO</a>,    INTREG_ZERO,    INTREG_ZERO,    INTREG_ZERO,
    INTREG_ZERO,    INTREG_ZERO,    INTREG_ZERO,    INTREG_ZERO,
    INTREG_ZERO,    INTREG_ZERO,    INTREG_ZERO,    INTREG_ZERO,
    INTREG_ZERO,    INTREG_ZERO,    INTREG_ZERO,    INTREG_ZERO
}
</pre></div>
<p>Definition at line <a class="el" href="intregs_8hh_source.html#l00443">443</a> of file <a class="el" href="intregs_8hh_source.html">intregs.hh</a>.</p>

<p>Referenced by <a class="el" href="intregs_8hh_source.html#l00455">INTREG_FIQ()</a>, and <a class="el" href="arm_2isa_8hh_source.html#l00173">ArmISA::ISA::updateRegMap()</a>.</p>

</div>
</div>
<a class="anchor" id="a5574cc0c8dfd0302100caad4a52cfa77"></a><!-- doxytag: member="ArmISA::IntRegHypMap" ref="a5574cc0c8dfd0302100caad4a52cfa77" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="namespaceArmISA.html#adfa4383a15e8d717cff2a67c57059d6f">IntRegMap</a> <a class="el" href="namespaceArmISA.html#a5574cc0c8dfd0302100caad4a52cfa77">ArmISA::IntRegHypMap</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Initial value:</b><div class="fragment"><pre class="fragment"> {
    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa631ce2c82fc65edc5e9c1f819360085a">INTREG_R0_HYP</a>,  <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fad7df65668772c52582aa7aac475aec15">INTREG_R1_HYP</a>,  <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa742b885ee88a37b3643cad384e5438be">INTREG_R2_HYP</a>,  <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faef3703d10575af8c4c9357e6319651c9">INTREG_R3_HYP</a>,
    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa3cfde9763473f043d789e59c2dde8619">INTREG_R4_HYP</a>,  <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fab1f528fe33af8902f681e87a7efc52df">INTREG_R5_HYP</a>,  <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa3839f3a6b33de0caba5d663d99db6972">INTREG_R6_HYP</a>,  <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa7db354053046f4fee51f4f1d93483534">INTREG_R7_HYP</a>,
    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa2a48c8f11d6ddabba12997f307e1ff8f">INTREG_R8_HYP</a>,  <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa6cbfd6f390427297e19441a1f87270f4">INTREG_R9_HYP</a>,  <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa498b757e971f96f2c7b9211cb542d0f1">INTREG_R10_HYP</a>, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faaf33cc30a6278737378b6817934f372d">INTREG_R11_HYP</a>,
    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa67112ad7210f08b6b16f679fe2ab7a4e">INTREG_R12_HYP</a>, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa6e7a059a73881b7ae9dbde7bf6afa2f2">INTREG_R13_HYP</a>, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa399d6f5f86827ffeaccd35a999f8c7df">INTREG_R14_HYP</a>, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faf9f02847d6e58b84dabcc3e37d878461">INTREG_R15_HYP</a>,
    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">INTREG_ZERO</a>,    INTREG_ZERO,    INTREG_ZERO,    INTREG_ZERO,
    INTREG_ZERO,    INTREG_ZERO,    INTREG_ZERO,    INTREG_ZERO,
    INTREG_ZERO,    INTREG_ZERO,    INTREG_ZERO,    INTREG_ZERO,
    INTREG_ZERO,    INTREG_ZERO,    INTREG_ZERO,    INTREG_ZERO
}
</pre></div>
<p>Definition at line <a class="el" href="intregs_8hh_source.html#l00335">335</a> of file <a class="el" href="intregs_8hh_source.html">intregs.hh</a>.</p>

<p>Referenced by <a class="el" href="intregs_8hh_source.html#l00347">INTREG_HYP()</a>, and <a class="el" href="arm_2isa_8hh_source.html#l00173">ArmISA::ISA::updateRegMap()</a>.</p>

</div>
</div>
<a class="anchor" id="ae4929d89195e29ff228f7976884f7515"></a><!-- doxytag: member="ArmISA::IntRegIrqMap" ref="ae4929d89195e29ff228f7976884f7515" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="namespaceArmISA.html#adfa4383a15e8d717cff2a67c57059d6f">IntRegMap</a> <a class="el" href="namespaceArmISA.html#ae4929d89195e29ff228f7976884f7515">ArmISA::IntRegIrqMap</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Initial value:</b><div class="fragment"><pre class="fragment"> {
    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faea27a3bcff3fe016ffc812bdf8a33d9b">INTREG_R0_IRQ</a>,  <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa68f8cccea17aba18fa7075b55babeabe">INTREG_R1_IRQ</a>,  <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa2ee8351b4a3be9c41f6da02b1fed1b47">INTREG_R2_IRQ</a>,  <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fab865345c8e271f63ebcc4dc4b836141b">INTREG_R3_IRQ</a>,
    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa7d1cc5cd53f62105da3bf0584585838d">INTREG_R4_IRQ</a>,  <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa5f00a81633df3d7f3b7a5ad56f87c9c2">INTREG_R5_IRQ</a>,  <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fab1ca7f3b61b9f7292cf7f331ff3fa17a">INTREG_R6_IRQ</a>,  <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fabb7affc0f89424ba6f8544f11fff4de3">INTREG_R7_IRQ</a>,
    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fab4f0a3135a82aacd15b22ad49cf2f17c">INTREG_R8_IRQ</a>,  <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa4d915f346871d6142a2f26960035da83">INTREG_R9_IRQ</a>,  <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa0905d6cd940c2090be1163008fdcfed0">INTREG_R10_IRQ</a>, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa6999e9d3c3a8974cf7e0170e6519f844">INTREG_R11_IRQ</a>,
    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa9576d5a28426dfd093afcb8546e896e9">INTREG_R12_IRQ</a>, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa854785cd61620c8155780a019587dbe6">INTREG_R13_IRQ</a>, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa2590f7bcdc5e15ede411995b95c22acb">INTREG_R14_IRQ</a>, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa67e074352ccf92607d9538362c6e7b3e">INTREG_R15_IRQ</a>,
    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">INTREG_ZERO</a>,    INTREG_ZERO,    INTREG_ZERO,    INTREG_ZERO,
    INTREG_ZERO,    INTREG_ZERO,    INTREG_ZERO,    INTREG_ZERO,
    INTREG_ZERO,    INTREG_ZERO,    INTREG_ZERO,    INTREG_ZERO,
    INTREG_ZERO,    INTREG_ZERO,    INTREG_ZERO,    INTREG_ZERO
}
</pre></div>
<p>Definition at line <a class="el" href="intregs_8hh_source.html#l00425">425</a> of file <a class="el" href="intregs_8hh_source.html">intregs.hh</a>.</p>

<p>Referenced by <a class="el" href="intregs_8hh_source.html#l00437">INTREG_IRQ()</a>, and <a class="el" href="arm_2isa_8hh_source.html#l00173">ArmISA::ISA::updateRegMap()</a>.</p>

</div>
</div>
<a class="anchor" id="a8a03861444ff15276b7d87832770c358"></a><!-- doxytag: member="ArmISA::IntRegMonMap" ref="a8a03861444ff15276b7d87832770c358" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="namespaceArmISA.html#adfa4383a15e8d717cff2a67c57059d6f">IntRegMap</a> <a class="el" href="namespaceArmISA.html#a8a03861444ff15276b7d87832770c358">ArmISA::IntRegMonMap</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Initial value:</b><div class="fragment"><pre class="fragment"> {
    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa027a7ad645774c09e352106ea6e452ea">INTREG_R0_MON</a>,  <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fad6b699347cdf09ea86768f47b7ba50b9">INTREG_R1_MON</a>,  <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faa8b23abab82da404cbb1b1fee6a6f5cd">INTREG_R2_MON</a>,  <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fad404710e257948ada8d4b18af5bd523f">INTREG_R3_MON</a>,
    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa826cd293caee6f8ea9ada6314e1fe069">INTREG_R4_MON</a>,  <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa90760b47e401d9e0ddffa868bdb9b267">INTREG_R5_MON</a>,  <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faf2fff3f773501d8807db60caf19561e8">INTREG_R6_MON</a>,  <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faaf85783998bc4ea8d285073d081c5ed2">INTREG_R7_MON</a>,
    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faf2c135f72d85e51a4d3901e927500f3f">INTREG_R8_MON</a>,  <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5facb731dc688b6452016b515fff5caa625">INTREG_R9_MON</a>,  <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fab60d5a9de1cf28565f66ae0ace8a18be">INTREG_R10_MON</a>, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa3fb1c008d7f906feeb2cc46d76c8b5f7">INTREG_R11_MON</a>,
    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faf854ee94d7cd8dd05270237f1d1d9442">INTREG_R12_MON</a>, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa0683f8e7bc06cc01104df1ad117f9a22">INTREG_R13_MON</a>, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa8d4424ffe6ea7fbed6e1e7fe1902fe1f">INTREG_R14_MON</a>, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa1354185bf2dc8a119798e61a32aa26b3">INTREG_R15_MON</a>,
    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">INTREG_ZERO</a>,    INTREG_ZERO,    INTREG_ZERO,    INTREG_ZERO,
    INTREG_ZERO,    INTREG_ZERO,    INTREG_ZERO,    INTREG_ZERO,
    INTREG_ZERO,    INTREG_ZERO,    INTREG_ZERO,    INTREG_ZERO,
    INTREG_ZERO,    INTREG_ZERO,    INTREG_ZERO,    INTREG_ZERO
}
</pre></div>
<p>Definition at line <a class="el" href="intregs_8hh_source.html#l00371">371</a> of file <a class="el" href="intregs_8hh_source.html">intregs.hh</a>.</p>

<p>Referenced by <a class="el" href="intregs_8hh_source.html#l00383">INTREG_MON()</a>, and <a class="el" href="arm_2isa_8hh_source.html#l00173">ArmISA::ISA::updateRegMap()</a>.</p>

</div>
</div>
<a class="anchor" id="a84437668638771a2fcccd69e27818415"></a><!-- doxytag: member="ArmISA::intRegsPerMode" ref="a84437668638771a2fcccd69e27818415" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const unsigned <a class="el" href="namespaceArmISA.html#a84437668638771a2fcccd69e27818415">ArmISA::intRegsPerMode</a> = NUM_INTREGS<code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="intregs_8hh_source.html#l00461">461</a> of file <a class="el" href="intregs_8hh_source.html">intregs.hh</a>.</p>

<p>Referenced by <a class="el" href="intregs_8hh_source.html#l00471">flattenIntRegModeIndex()</a>, and <a class="el" href="intregs_8hh_source.html#l00464">intRegInMode()</a>.</p>

</div>
</div>
<a class="anchor" id="a409355e6f9ebd23d406471d4085da1ad"></a><!-- doxytag: member="ArmISA::IntRegSvcMap" ref="a409355e6f9ebd23d406471d4085da1ad" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="namespaceArmISA.html#adfa4383a15e8d717cff2a67c57059d6f">IntRegMap</a> <a class="el" href="namespaceArmISA.html#a409355e6f9ebd23d406471d4085da1ad">ArmISA::IntRegSvcMap</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Initial value:</b><div class="fragment"><pre class="fragment"> {
    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa4cce7777e431331168ab5928e9718930">INTREG_R0_SVC</a>,  <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fab8c48c451fcefd986e0eb6fb21533f3e">INTREG_R1_SVC</a>,  <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fad8736059ea97c23d1909bdeb14de9bb7">INTREG_R2_SVC</a>,  <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faca9a4bc6b64ac8e886f55250ee22f393">INTREG_R3_SVC</a>,
    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faca5696205147cb274e41a2fdbb435a51">INTREG_R4_SVC</a>,  <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fae2dd7eae2c0b992089f31161c8294563">INTREG_R5_SVC</a>,  <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa778da4a4de4433d7f4c6bcc96c9b5d8f">INTREG_R6_SVC</a>,  <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faf67c2b4daab74726df4b73ac37954e39">INTREG_R7_SVC</a>,
    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fad4003fd65b029ee1de55d7ffa5a79808">INTREG_R8_SVC</a>,  <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa5282e0ea550467f6bcb3d1ab381a73cb">INTREG_R9_SVC</a>,  <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa5a00367367233ae06fca53e9c72dfd46">INTREG_R10_SVC</a>, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa043c73d2a0530f48d5a60583e4720855">INTREG_R11_SVC</a>,
    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa3398a3aa23d3138a0ea241b6d3fee709">INTREG_R12_SVC</a>, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa17e99fa2491800d8a120768c94b3b319">INTREG_R13_SVC</a>, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faae37161fcde032c6d3e0148c829a7997">INTREG_R14_SVC</a>, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa0f5d735d140c1fa2f04bd2440ff78daa">INTREG_R15_SVC</a>,
    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">INTREG_ZERO</a>,    INTREG_ZERO,    INTREG_ZERO,    INTREG_ZERO,
    INTREG_ZERO,    INTREG_ZERO,    INTREG_ZERO,    INTREG_ZERO,
    INTREG_ZERO,    INTREG_ZERO,    INTREG_ZERO,    INTREG_ZERO,
    INTREG_ZERO,    INTREG_ZERO,    INTREG_ZERO,    INTREG_ZERO
}
</pre></div>
<p>Definition at line <a class="el" href="intregs_8hh_source.html#l00353">353</a> of file <a class="el" href="intregs_8hh_source.html">intregs.hh</a>.</p>

<p>Referenced by <a class="el" href="intregs_8hh_source.html#l00365">INTREG_SVC()</a>, and <a class="el" href="arm_2isa_8hh_source.html#l00173">ArmISA::ISA::updateRegMap()</a>.</p>

</div>
</div>
<a class="anchor" id="a65d778530e6e3d4eee2d5fb0307c6c57"></a><!-- doxytag: member="ArmISA::IntRegUndMap" ref="a65d778530e6e3d4eee2d5fb0307c6c57" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="namespaceArmISA.html#adfa4383a15e8d717cff2a67c57059d6f">IntRegMap</a> <a class="el" href="namespaceArmISA.html#a65d778530e6e3d4eee2d5fb0307c6c57">ArmISA::IntRegUndMap</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Initial value:</b><div class="fragment"><pre class="fragment"> {
    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa15af2b278f5f5f7d8e09912db9e20351">INTREG_R0_UND</a>,  <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa41c1248ea41d1cbea1b2f6345f9c6571">INTREG_R1_UND</a>,  <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa3957df7461c55dea05ee2f1751295b18">INTREG_R2_UND</a>,  <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa0b27cefd0c310f3444b81f57208bab2a">INTREG_R3_UND</a>,
    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa963a040ec33352ed71baea27948f0613">INTREG_R4_UND</a>,  <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fae652f587ddf8ed3c5952322bf67a1d92">INTREG_R5_UND</a>,  <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa5b1b2c30f9a96ade22d7d257dde8e979">INTREG_R6_UND</a>,  <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa37405399fcf570ec8166fdc62e1bb4e6">INTREG_R7_UND</a>,
    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fab9ecabfd1035a29ed2a8ed4537a6a274">INTREG_R8_UND</a>,  <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa381fce4ca41439b2ed057278322cfc7d">INTREG_R9_UND</a>,  <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa128a5a742880ed26ac4111e59131d987">INTREG_R10_UND</a>, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa3ff6a9d12f2ce754cb276ebcb4dcabc3">INTREG_R11_UND</a>,
    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa275d98a4fb104ad0f7d2e038438fdf54">INTREG_R12_UND</a>, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fafc6d80c5248dd98dc561c83891678ccd">INTREG_R13_UND</a>, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa211dcd7433181152f0df6e457ce66adb">INTREG_R14_UND</a>, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa1b1d1f7d6434306bf73ddd8fe66ba855">INTREG_R15_UND</a>,
    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">INTREG_ZERO</a>,    INTREG_ZERO,    INTREG_ZERO,    INTREG_ZERO,
    INTREG_ZERO,    INTREG_ZERO,    INTREG_ZERO,    INTREG_ZERO,
    INTREG_ZERO,    INTREG_ZERO,    INTREG_ZERO,    INTREG_ZERO,
    INTREG_ZERO,    INTREG_ZERO,    INTREG_ZERO,    INTREG_ZERO
}
</pre></div>
<p>Definition at line <a class="el" href="intregs_8hh_source.html#l00407">407</a> of file <a class="el" href="intregs_8hh_source.html">intregs.hh</a>.</p>

<p>Referenced by <a class="el" href="intregs_8hh_source.html#l00419">INTREG_UND()</a>, and <a class="el" href="arm_2isa_8hh_source.html#l00173">ArmISA::ISA::updateRegMap()</a>.</p>

</div>
</div>
<a class="anchor" id="a776ef4bfaac9d0d062260e97718175fa"></a><!-- doxytag: member="ArmISA::IntRegUsrMap" ref="a776ef4bfaac9d0d062260e97718175fa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="namespaceArmISA.html#adfa4383a15e8d717cff2a67c57059d6f">IntRegMap</a> <a class="el" href="namespaceArmISA.html#a776ef4bfaac9d0d062260e97718175fa">ArmISA::IntRegUsrMap</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Initial value:</b><div class="fragment"><pre class="fragment"> {
    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faa6b4eff7fb9d641124980406c410c675">INTREG_R0_USR</a>,  <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa2d37b89d8ff28124efcc743edddef09f">INTREG_R1_USR</a>,  <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faa477bc030d579c9920b1927baa5abc68">INTREG_R2_USR</a>,  <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa47ecdb30e87120804ae09a6e42d82966">INTREG_R3_USR</a>,
    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa12fcc33a8c858487d5b79ba7cd70dc90">INTREG_R4_USR</a>,  <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5facaf5a3f5e41e77fa78aa3688462579a6">INTREG_R5_USR</a>,  <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa030b8785cb795082ff79896932273963">INTREG_R6_USR</a>,  <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa13dc9add076c6aba2fb7fb0c45990711">INTREG_R7_USR</a>,
    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faccf83262b7d94823ef68b821cc2cbfb9">INTREG_R8_USR</a>,  <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faafed189778663d1f41b93829339771f1">INTREG_R9_USR</a>,  <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa1deb7b2fa95f327f7c233e9967335c6a">INTREG_R10_USR</a>, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fad5468c10be570252205b1bcf4b6613fb">INTREG_R11_USR</a>,
    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa3cdfb067c91ea38ca945abc0b2c4ad09">INTREG_R12_USR</a>, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fae2c9df187178821cd2e767df926b1300">INTREG_R13_USR</a>, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faf5574685405f67d403956dc1eec4a163">INTREG_R14_USR</a>, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa297f9a31328d7d5b5991c3bed2a91eda">INTREG_R15_USR</a>,
    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">INTREG_ZERO</a>,    INTREG_ZERO,    INTREG_ZERO,    INTREG_ZERO,
    INTREG_ZERO,    INTREG_ZERO,    INTREG_ZERO,    INTREG_ZERO,
    INTREG_ZERO,    INTREG_ZERO,    INTREG_ZERO,    INTREG_ZERO,
    INTREG_ZERO,    INTREG_ZERO,    INTREG_ZERO,    INTREG_ZERO
}
</pre></div>
<p>Definition at line <a class="el" href="intregs_8hh_source.html#l00317">317</a> of file <a class="el" href="intregs_8hh_source.html">intregs.hh</a>.</p>

<p>Referenced by <a class="el" href="intregs_8hh_source.html#l00329">INTREG_USR()</a>, and <a class="el" href="arm_2isa_8hh_source.html#l00173">ArmISA::ISA::updateRegMap()</a>.</p>

</div>
</div>
<a class="anchor" id="afac4d2c9eecfa882c55bc592bfafe383"></a><!-- doxytag: member="ArmISA::ioe" ref="afac4d2c9eecfa882c55bc592bfafe383" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;8&gt; <a class="el" href="namespaceArmISA.html#afac4d2c9eecfa882c55bc592bfafe383">ArmISA::ioe</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01618">1618</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="aea04627a5956cc301f38221d6da36f29"></a><!-- doxytag: member="ArmISA::ips" ref="aea04627a5956cc301f38221d6da36f29" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 34, 32 &gt; <a class="el" href="namespaceArmISA.html#aea04627a5956cc301f38221d6da36f29">ArmISA::ips</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01692">1692</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a22ab9bf6c050c19e98113f9110ef58b7"></a><!-- doxytag: member="ArmISA::ir0" ref="a22ab9bf6c050c19e98113f9110ef58b7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespaceArmISA.html#a22ab9bf6c050c19e98113f9110ef58b7">ArmISA::ir0</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01767">1767</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a4bd7cbe4b961be56ce83f4d4b42127c1"></a><!-- doxytag: member="ArmISA::ir1" ref="a4bd7cbe4b961be56ce83f4d4b42127c1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;3,2&gt; <a class="el" href="namespaceArmISA.html#a4bd7cbe4b961be56ce83f4d4b42127c1">ArmISA::ir1</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01768">1768</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a74e63107c41fca3f2d51d4ebbcc57331"></a><!-- doxytag: member="ArmISA::ir2" ref="a74e63107c41fca3f2d51d4ebbcc57331" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;5,4&gt; <a class="el" href="namespaceArmISA.html#a74e63107c41fca3f2d51d4ebbcc57331">ArmISA::ir2</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01769">1769</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a486df8c676ab8b74f9bf03c9a1719122"></a><!-- doxytag: member="ArmISA::ir3" ref="a486df8c676ab8b74f9bf03c9a1719122" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;7,6&gt; <a class="el" href="namespaceArmISA.html#a486df8c676ab8b74f9bf03c9a1719122">ArmISA::ir3</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01770">1770</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a4f9d1d7d40a281ce68beccb3a2902769"></a><!-- doxytag: member="ArmISA::ir4" ref="a4f9d1d7d40a281ce68beccb3a2902769" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;9,8&gt; <a class="el" href="namespaceArmISA.html#a4f9d1d7d40a281ce68beccb3a2902769">ArmISA::ir4</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01771">1771</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="aba139f6a2ce339476048580f60a9b4fb"></a><!-- doxytag: member="ArmISA::ir5" ref="aba139f6a2ce339476048580f60a9b4fb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;11,10&gt; <a class="el" href="namespaceArmISA.html#aba139f6a2ce339476048580f60a9b4fb">ArmISA::ir5</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01772">1772</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a00bc86babfae3178ed9c9d253e9e60ab"></a><!-- doxytag: member="ArmISA::ir6" ref="a00bc86babfae3178ed9c9d253e9e60ab" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;13,12&gt; <a class="el" href="namespaceArmISA.html#a00bc86babfae3178ed9c9d253e9e60ab">ArmISA::ir6</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01773">1773</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a8c41d3470bc6f72663e285d975cffbd1"></a><!-- doxytag: member="ArmISA::ir7" ref="a8c41d3470bc6f72663e285d975cffbd1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;15,14&gt; <a class="el" href="namespaceArmISA.html#a8c41d3470bc6f72663e285d975cffbd1">ArmISA::ir7</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01774">1774</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="ac1a5a20e34ac8f52779317674835bdc1"></a><!-- doxytag: member="ArmISA::irgn0" ref="ac1a5a20e34ac8f52779317674835bdc1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 9, 8 &gt; <a class="el" href="namespaceArmISA.html#ac1a5a20e34ac8f52779317674835bdc1">ArmISA::irgn0</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01681">1681</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="aca2fd4ce5dc53cb5188c28a8be622c8e"></a><!-- doxytag: member="ArmISA::irgn1" ref="aca2fd4ce5dc53cb5188c28a8be622c8e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 25, 24 &gt; <a class="el" href="namespaceArmISA.html#aca2fd4ce5dc53cb5188c28a8be622c8e">ArmISA::irgn1</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01688">1688</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a336f97db02d28a5fa6bd0da0820e235b"></a><!-- doxytag: member="ArmISA::irq" ref="a336f97db02d28a5fa6bd0da0820e235b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;1&gt; <a class="el" href="namespaceArmISA.html#a336f97db02d28a5fa6bd0da0820e235b">ArmISA::irq</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01518">1518</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a61dea9169857d9d9d839f01916aae386"></a><!-- doxytag: member="ArmISA::isMisc" ref="a61dea9169857d9d9d839f01916aae386" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;32&gt; <a class="el" href="namespaceArmISA.html#a61dea9169857d9d9d839f01916aae386">ArmISA::isMisc</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00091">91</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a2e4d6fb34ceb247ce7c3dae374baf8a0"></a><!-- doxytag: member="ArmISA::it1" ref="a2e4d6fb34ceb247ce7c3dae374baf8a0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;26, 25&gt; <a class="el" href="namespaceArmISA.html#a2e4d6fb34ceb247ce7c3dae374baf8a0">ArmISA::it1</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01367">1367</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a6a53fb9372ba8bf2ca24445d6a04f2a2"></a><!-- doxytag: member="ArmISA::it2" ref="a6a53fb9372ba8bf2ca24445d6a04f2a2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;15, 10&gt; <a class="el" href="namespaceArmISA.html#a6a53fb9372ba8bf2ca24445d6a04f2a2">ArmISA::it2</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01373">1373</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a0510f55b07d77b88749e7aed1663dd98"></a><!-- doxytag: member="ArmISA::itd" ref="a0510f55b07d77b88749e7aed1663dd98" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;7&gt; <a class="el" href="namespaceArmISA.html#a0510f55b07d77b88749e7aed1663dd98">ArmISA::itd</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01563">1563</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a683bc4d34bcd90ff65dd6a2dd777fd24"></a><!-- doxytag: member="ArmISA::itstate" ref="a683bc4d34bcd90ff65dd6a2dd777fd24" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;55, 48&gt; <a class="el" href="namespaceArmISA.html#a683bc4d34bcd90ff65dd6a2dd777fd24">ArmISA::itstate</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00076">76</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

<p>Referenced by <a class="el" href="arch_2arm_2types_8hh_source.html#l00209">EndBitUnion()</a>.</p>

</div>
</div>
<a class="anchor" id="aa36d1a4972bd3dfd6000e73592e19500"></a><!-- doxytag: member="ArmISA::itstateCond" ref="aa36d1a4972bd3dfd6000e73592e19500" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;55, 52&gt; <a class="el" href="namespaceArmISA.html#aa36d1a4972bd3dfd6000e73592e19500">ArmISA::itstateCond</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00077">77</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a4a7e278d9f50df4420a93ef82a58c938"></a><!-- doxytag: member="ArmISA::itstateMask" ref="a4a7e278d9f50df4420a93ef82a58c938" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;51, 48&gt; <a class="el" href="namespaceArmISA.html#a4a7e278d9f50df4420a93ef82a58c938">ArmISA::itstateMask</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00078">78</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a0da138685d32e03ec6c3b63c2cfe57e7"></a><!-- doxytag: member="ArmISA::ixc" ref="a0da138685d32e03ec6c3b63c2cfe57e7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;4&gt; <a class="el" href="namespaceArmISA.html#a0da138685d32e03ec6c3b63c2cfe57e7">ArmISA::ixc</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01616">1616</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a8872d77b19be854525f7591f52072ca8"></a><!-- doxytag: member="ArmISA::ixe" ref="a8872d77b19be854525f7591f52072ca8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;12&gt; <a class="el" href="namespaceArmISA.html#a8872d77b19be854525f7591f52072ca8">ArmISA::ixe</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01622">1622</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="ac843bf7761bca8cf5315375942a0c25b"></a><!-- doxytag: member="ArmISA::j" ref="ac843bf7761bca8cf5315375942a0c25b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;24&gt; <a class="el" href="namespaceArmISA.html#ac843bf7761bca8cf5315375942a0c25b">ArmISA::j</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01368">1368</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

<p>Referenced by <a class="el" href="AbstractReplacementPolicy_8hh_source.html#l00056">AbstractReplacementPolicy::AbstractReplacementPolicy()</a>, <a class="el" href="dram__ctrl_8cc_source.html#l00904">DRAMCtrl::activateBank()</a>, <a class="el" href="Histogram_8cc_source.html#l00122">Histogram::add()</a>, <a class="el" href="base__set__assoc_8cc_source.html#l00056">BaseSetAssoc::BaseSetAssoc()</a>, <a class="el" href="fa__lru_8cc_source.html#l00286">FALRU::check()</a>, <a class="el" href="VCallocator__d_8cc_source.html#l00257">VCallocator_d::check_for_wakeup()</a>, <a class="el" href="SWallocator__d_8cc_source.html#l00219">SWallocator_d::check_for_wakeup()</a>, <a class="el" href="mips_2isa_8cc_source.html#l00151">MipsISA::ISA::clear()</a>, <a class="el" href="VCallocator__d_8cc_source.html#l00096">VCallocator_d::clear_request_vector()</a>, <a class="el" href="SWallocator__d_8cc_source.html#l00242">SWallocator_d::clear_request_vector()</a>, <a class="el" href="Set_8cc_source.html#l00072">Set::clearExcess()</a>, <a class="el" href="Profiler_8cc_source.html#l00244">Profiler::collateStats()</a>, <a class="el" href="GarnetNetwork_8cc_source.html#l00228">GarnetNetwork::collateStats()</a>, <a class="el" href="Router__d_8cc_source.html#l00186">Router_d::collateStats()</a>, <a class="el" href="GarnetNetwork__d_8cc_source.html#l00224">GarnetNetwork_d::collateStats()</a>, <a class="el" href="mem__checker_8cc_source.html#l00298">MemChecker::completeRead()</a>, <a class="el" href="base__set__assoc_8cc_source.html#l00168">BaseSetAssoc::computeStats()</a>, <a class="el" href="Set_8cc_source.html#l00132">Set::count()</a>, <a class="el" href="Topology_8cc_source.html#l00124">Topology::createLinks()</a>, <a class="el" href="dram__ctrl_8cc_source.html#l01051">DRAMCtrl::doDRAMAccess()</a>, <a class="el" href="trace_8cc_source.html#l00093">Trace::Logger::dump()</a>, <a class="el" href="x86__cpu_8cc_source.html#l00259">dumpFpuCommon()</a>, <a class="el" href="Topology_8cc_source.html#l00246">extend_shortest_path()</a>, <a class="el" href="fa__lru_8cc_source.html#l00057">FALRU::FALRU()</a>, <a class="el" href="Router_8cc_source.html#l00413">Router::functionalRead()</a>, <a class="el" href="Router_8cc_source.html#l00434">Router::functionalWrite()</a>, <a class="el" href="minor_2func__unit_8cc_source.html#l00112">Minor::FUPipeline::FUPipeline()</a>, <a class="el" href="fu__pool_8cc_source.html#l00083">FUPool::FUPool()</a>, <a class="el" href="NetDest_8cc_source.html#l00106">NetDest::getAllDest()</a>, <a class="el" href="Prefetcher_8cc_source.html#l00328">Prefetcher::getPrefetchEntry()</a>, <a class="el" href="CacheMemory_8cc_source.html#l00069">CacheMemory::init()</a>, <a class="el" href="VCallocator__d_8cc_source.html#l00053">VCallocator_d::init()</a>, <a class="el" href="SWallocator__d_8cc_source.html#l00049">SWallocator_d::init()</a>, <a class="el" href="Set_8cc_source.html#l00198">Set::isBroadcast()</a>, <a class="el" href="ecoff__object_8cc_source.html#l00124">EcoffObject::loadLocalSymbols()</a>, <a class="el" href="macromem_8cc_source.html#l01437">ArmISA::MacroVFPMemOp::MacroVFPMemOp()</a>, <a class="el" href="dram__ctrl_8cc_source.html#l01455">DRAMCtrl::minBankPrep()</a>, <a class="el" href="traffic__gen_8cc_source.html#l00220">TrafficGen::parseConfig()</a>, <a class="el" href="gic__pl390_8cc_source.html#l00054">Pl390::Pl390()</a>, <a class="el" href="NetDest_8cc_source.html#l00258">NetDest::print()</a>, <a class="el" href="base__set__assoc_8cc_source.html#l00140">BaseSetAssoc::print()</a>, <a class="el" href="AddressProfiler_8cc_source.html#l00066">printSorted()</a>, <a class="el" href="simple__disk_8cc_source.html#l00063">SimpleDisk::read()</a>, <a class="el" href="CacheMemory_8cc_source.html#l00326">CacheMemory::recordCacheContents()</a>, <a class="el" href="xbar_8cc_source.html#l00544">BaseXBar::regStats()</a>, <a class="el" href="Sequencer_8cc_source.html#l00758">Sequencer::regStats()</a>, <a class="el" href="Profiler_8cc_source.html#l00085">Profiler::regStats()</a>, <a class="el" href="sim_2system_8cc_source.html#l00401">System::regStats()</a>, <a class="el" href="Sequencer_8cc_source.html#l00129">Sequencer::resetStats()</a>, <a class="el" href="Router__d_8cc_source.html#l00204">Router_d::resetStats()</a>, <a class="el" href="InputUnit__d_8cc_source.html#l00110">InputUnit_d::resetStats()</a>, <a class="el" href="snap__mem__ctrl_8cc_source.html#l00250">SnapMemCtrl::resumeCPUs()</a>, <a class="el" href="Set_8cc_source.html#l00171">Set::smallestElement()</a>, <a class="el" href="NetDest_8cc_source.html#l00138">NetDest::smallestElement()</a>, <a class="el" href="snap__mem__ctrl_8cc_source.html#l00235">SnapMemCtrl::suspendCPUs()</a>, <a class="el" href="armv8__cpu_8cc_source.html#l00188">ArmV8KvmCPU::updateKvmState()</a>, <a class="el" href="armv8__cpu_8cc_source.html#l00230">ArmV8KvmCPU::updateThreadContext()</a>, <a class="el" href="text_8cc_source.html#l00562">Stats::Text::visit()</a>, <a class="el" href="CacheMemory_8cc_source.html#l00095">CacheMemory::~CacheMemory()</a>, and <a class="el" href="sim_2system_8cc_source.html#l00167">System::~System()</a>.</p>

</div>
</div>
<a class="anchor" id="a94d70f7bb4435ef389cdc4b57f781b9b"></a><!-- doxytag: member="ArmISA::l1IndexPolicy" ref="a94d70f7bb4435ef389cdc4b57f781b9b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;15,14&gt; <a class="el" href="namespaceArmISA.html#a94d70f7bb4435ef389cdc4b57f781b9b">ArmISA::l1IndexPolicy</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01810">1810</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a0913d275b1f0cc066aa8bf79de56a8f0"></a><!-- doxytag: member="ArmISA::l2rstDISABLE_monitor" ref="a0913d275b1f0cc066aa8bf79de56a8f0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;31&gt; <a class="el" href="namespaceArmISA.html#a0913d275b1f0cc066aa8bf79de56a8f0">ArmISA::l2rstDISABLE_monitor</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01804">1804</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a66ba49a199b7663294cb7eaba4654127"></a><!-- doxytag: member="ArmISA::len" ref="a66ba49a199b7663294cb7eaba4654127" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;18, 16&gt; <a class="el" href="namespaceArmISA.html#a66ba49a199b7663294cb7eaba4654127">ArmISA::len</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01624">1624</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

<p>Referenced by <a class="el" href="vncserver_8cc_source.html#l00385">VncServer::checkProtocolVersion()</a>, <a class="el" href="vncserver_8cc_source.html#l00432">VncServer::checkSecurity()</a>, <a class="el" href="atag_8hh_source.html#l00149">AtagCmdline::cmdline()</a>, <a class="el" href="terminal_8cc_source.html#l00228">Terminal::data()</a>, <a class="el" href="vncserver_8cc_source.html#l00224">VncServer::data()</a>, <a class="el" href="DMASequencer_8cc_source.html#l00337">DMASequencer::dataCallback()</a>, <a class="el" href="cprintf_8cc_source.html#l00272">cp::Print::end_args()</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00129">ArmISA::ArmStaticInst::extendReg64()</a>, <a class="el" href="inet_8cc_source.html#l00291">Net::Ip6Hdr::extensionLength()</a>, <a class="el" href="DMASequencer_8cc_source.html#l00240">DMASequencer::makeRequest()</a>, <a class="el" href="inet_8cc_source.html#l00357">Net::TcpHdr::options()</a>, <a class="el" href="printk_8cc_source.html#l00045">Printk()</a>, <a class="el" href="ethertap_8cc_source.html#l00209">EtherTap::process()</a>, <a class="el" href="cprintf_8cc_source.html#l00063">cp::Print::process()</a>, <a class="el" href="base_2remote__gdb_8cc_source.html#l00409">BaseRemoteGDB::recv()</a>, <a class="el" href="vncserver_8cc_source.html#l00597">VncServer::recvCutText()</a>, <a class="el" href="ethertap_8cc_source.html#l00184">EtherTap::recvPacket()</a>, <a class="el" href="pktfifo_8hh_source.html#l00106">PacketFifo::reserve()</a>, <a class="el" href="vncserver_8cc_source.html#l00377">VncServer::sendError()</a>, <a class="el" href="vncserver_8cc_source.html#l00512">VncServer::setEncodings()</a>, <a class="el" href="str_8hh_source.html#l00068">to_lower()</a>, <a class="el" href="base_2remote__gdb_8cc_source.html#l00688">BaseRemoteGDB::trap()</a>, and <a class="el" href="console_8cc_source.html#l00076">VirtIOConsole::TermRecvQueue::trySend()</a>.</p>

</div>
</div>
<a class="anchor" id="afa6d7b8db808c1107ddbccebf436a63d"></a><!-- doxytag: member="ArmISA::loadOp" ref="afa6d7b8db808c1107ddbccebf436a63d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;20&gt; <a class="el" href="namespaceArmISA.html#afa6d7b8db808c1107ddbccebf436a63d">ArmISA::loadOp</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00133">133</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a04058beb3da82f5a8d0002c2937c3e5d"></a><!-- doxytag: member="ArmISA::lpae" ref="a04058beb3da82f5a8d0002c2937c3e5d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 11 &gt; <a class="el" href="namespaceArmISA.html#a04058beb3da82f5a8d0002c2937c3e5d">ArmISA::lpae</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01604">1604</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a7cbf80597984fd27f74eb6ca71511b3d"></a><!-- doxytag: member="ArmISA::ltcoproc" ref="a7cbf80597984fd27f74eb6ca71511b3d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;11, 8&gt; <a class="el" href="namespaceArmISA.html#a7cbf80597984fd27f74eb6ca71511b3d">ArmISA::ltcoproc</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00208">208</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a1ea1c6d88ebd138e329034c7f4655171"></a><!-- doxytag: member="ArmISA::ltopcode11_8" ref="a1ea1c6d88ebd138e329034c7f4655171" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;11, 8&gt; <a class="el" href="namespaceArmISA.html#a1ea1c6d88ebd138e329034c7f4655171">ArmISA::ltopcode11_8</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00202">202</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a class="anchor" id="ac3e4dbf55b82d4276e426334d24b2213"></a><!-- doxytag: member="ArmISA::ltopcode15" ref="ac3e4dbf55b82d4276e426334d24b2213" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;15&gt; <a class="el" href="namespaceArmISA.html#ac3e4dbf55b82d4276e426334d24b2213">ArmISA::ltopcode15</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00201">201</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a class="anchor" id="af41cda76c6c37be2ad95775a8a5ba41f"></a><!-- doxytag: member="ArmISA::ltopcode4" ref="af41cda76c6c37be2ad95775a8a5ba41f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;4&gt; <a class="el" href="namespaceArmISA.html#af41cda76c6c37be2ad95775a8a5ba41f">ArmISA::ltopcode4</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00205">205</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a00d93855456ce62bde2d0694da903ac9"></a><!-- doxytag: member="ArmISA::ltopcode7_4" ref="a00d93855456ce62bde2d0694da903ac9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;7, 4&gt; <a class="el" href="namespaceArmISA.html#a00d93855456ce62bde2d0694da903ac9">ArmISA::ltopcode7_4</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00204">204</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a201d1cf402bf626b894060b5ad1f3197"></a><!-- doxytag: member="ArmISA::ltopcode7_6" ref="a201d1cf402bf626b894060b5ad1f3197" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;7, 6&gt; <a class="el" href="namespaceArmISA.html#a201d1cf402bf626b894060b5ad1f3197">ArmISA::ltopcode7_6</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00203">203</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a85049a375e052b8b07b995fc06b5b221"></a><!-- doxytag: member="ArmISA::ltrd" ref="a85049a375e052b8b07b995fc06b5b221" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;11, 8&gt; <a class="el" href="namespaceArmISA.html#a85049a375e052b8b07b995fc06b5b221">ArmISA::ltrd</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00207">207</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a class="anchor" id="ab3b9e641a2a1f7851dbd51bd3af42069"></a><!-- doxytag: member="ArmISA::m" ref="ab3b9e641a2a1f7851dbd51bd3af42069" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;0&gt; <a class="el" href="namespaceArmISA.html#ab3b9e641a2a1f7851dbd51bd3af42069">ArmISA::m</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01575">1575</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

<p>Referenced by <a class="el" href="physical_8cc_source.html#l00260">PhysicalMemory::access()</a>, <a class="el" href="clock__domain_8cc_source.html#l00111">SrcClockDomain::clockPeriod()</a>, <a class="el" href="physical_8cc_source.html#l00157">PhysicalMemory::createBackingStore()</a>, <a class="el" href="NetworkInterface_8cc_source.html#l00121">NetworkInterface::flitisizeMessage()</a>, <a class="el" href="NetworkInterface__d_8cc_source.html#l00130">NetworkInterface_d::flitisizeMessage()</a>, <a class="el" href="physical_8cc_source.html#l00276">PhysicalMemory::functionalAccess()</a>, <a class="el" href="snoop__filter_8hh_source.html#l00254">SnoopFilter::portListToMask()</a>, <a class="el" href="Topology_8cc_source.html#l00299">shortest_path_to_node()</a>, <a class="el" href="clock__domain_8cc_source.html#l00206">DerivedClockDomain::updateClockPeriod()</a>, <a class="el" href="gic__v2m_8cc_source.html#l00137">Gicv2m::write()</a>, and <a class="el" href="xbar_8cc_source.html#l00069">BaseXBar::~BaseXBar()</a>.</p>

</div>
</div>
<a class="anchor" id="a7bca404a37e7db0156c4b14dad12c18f"></a><!-- doxytag: member="ArmISA::M5_VAR_USED" ref="a7bca404a37e7db0156c4b14dad12c18f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int GDB_REG_BYTES <a class="el" href="namespaceArmISA.html#a7bca404a37e7db0156c4b14dad12c18f">ArmISA::M5_VAR_USED</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Initial value:</b><div class="fragment"><pre class="fragment">
    std::max(<a class="code" href="namespaceArmISA.html#aa71c7f22884ee91a02e24711b360d04aa4a96a2a4a9798a00629d28655cf4943d">GDB64_NUMREGS</a> * <span class="keyword">sizeof</span>(uint64_t),
             <a class="code" href="namespaceArmISA.html#a7a92878ed906693c44b8c52a08cb45cba56ef75944a396f1e2658a5b5aa1e5ec7">GDB32_NUMREGS</a> * <span class="keyword">sizeof</span>(uint32_t))
</pre></div>
<p>Definition at line <a class="el" href="arch_2arm_2remote__gdb_8hh_source.html#l00079">79</a> of file <a class="el" href="arch_2arm_2remote__gdb_8hh_source.html">remote_gdb.hh</a>.</p>

<p>Referenced by <a class="el" href="sim_2system_8hh_source.html#l00408">System::addFuncEvent()</a>, <a class="el" href="arm_2isa_8hh_source.html#l00214">ArmISA::ISA::assert32()</a>, <a class="el" href="arm_2isa_8hh_source.html#l00219">ArmISA::ISA::assert64()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l00763">ArmISA::TLB::checkPermissions64()</a>, <a class="el" href="vncserver_8cc_source.html#l00385">VncServer::checkProtocolVersion()</a>, <a class="el" href="vncserver_8cc_source.html#l00432">VncServer::checkSecurity()</a>, <a class="el" href="syscall__emul_8cc_source.html#l00056">SyscallDesc::doSyscall()</a>, <a class="el" href="bpred__unit_8cc_source.html#l00138">BPredUnit::drainSanityCheck()</a>, <a class="el" href="dramsim2__wrapper_8cc_source.html#l00183">DRAMSim2Wrapper::enqueue()</a>, <a class="el" href="minor_2lsq_8cc_source.html#l00276">Minor::LSQ::SplitDataRequest::finish()</a>, <a class="el" href="RubyPort_8cc_source.html#l00519">RubyPort::PioSlavePort::getAddrRanges()</a>, <a class="el" href="cache__impl_8hh_source.html#l01615">Cache::handleSnoop()</a>, <a class="el" href="GarnetNetwork__d_8cc_source.html#l00078">GarnetNetwork_d::init()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l00916">ArmISA::AbortFault&lt; T &gt;::invoke()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l00429">ArmISA::ArmFault::invoke()</a>, <a class="el" href="minor_2lsq_8cc_source.html#l00351">Minor::LSQ::SplitDataRequest::makeFragmentRequests()</a>, <a class="el" href="fetch1_8cc_source.html#l00364">Minor::Fetch1::minorTraceResponseLine()</a>, <a class="el" href="kern_2linux_2linux_8cc_source.html#l00041">Linux::openSpecialFile()</a>, <a class="el" href="system__events_8cc_source.html#l00043">SkipFuncEvent::process()</a>, <a class="el" href="pci_8cc_source.html#l00061">PciVirtIO::read()</a>, <a class="el" href="sinic_8cc_source.html#l00218">Sinic::Device::read()</a>, <a class="el" href="vncserver_8cc_source.html#l00310">VncServer::read1()</a>, <a class="el" href="CacheMemory_8cc_source.html#l00326">CacheMemory::recordCacheContents()</a>, <a class="el" href="external__slave_8cc_source.html#l00104">StubSlavePort::recvAtomic()</a>, <a class="el" href="RubyPort_8cc_source.html#l00286">RubyPort::MemSlavePort::recvFunctional()</a>, <a class="el" href="RubyPort_8cc_source.html#l00205">RubyPort::PioSlavePort::recvTimingReq()</a>, <a class="el" href="cache__impl_8hh_source.html#l02124">Cache::CpuSidePort::recvTimingReq()</a>, <a class="el" href="cache__impl_8hh_source.html#l00467">Cache::recvTimingReq()</a>, <a class="el" href="noncoherent__xbar_8cc_source.html#l00184">NoncoherentXBar::recvTimingResp()</a>, <a class="el" href="coherent__xbar_8cc_source.html#l00287">CoherentXBar::recvTimingResp()</a>, <a class="el" href="coherent__xbar_8cc_source.html#l00396">CoherentXBar::recvTimingSnoopResp()</a>, <a class="el" href="vncserver_8cc_source.html#l00512">VncServer::setEncodings()</a>, <a class="el" href="sim_2system_8cc_source.html#l00080">System::System()</a>, <a class="el" href="memtest_8cc_source.html#l00214">MemTest::tick()</a>, <a class="el" href="tournament_8cc_source.html#l00266">TournamentBP::update()</a>, <a class="el" href="snoop__filter_8cc_source.html#l00244">SnoopFilter::updateSnoopForward()</a>, <a class="el" href="hdlcd_8cc_source.html#l00316">HDLcd::updateVideoParams()</a>, <a class="el" href="macromem_8cc_source.html#l00554">ArmISA::VldSingleOp::VldSingleOp()</a>, <a class="el" href="macromem_8cc_source.html#l00917">ArmISA::VstSingleOp::VstSingleOp()</a>, <a class="el" href="pci_8cc_source.html#l00142">PciVirtIO::write()</a>, <a class="el" href="copy__engine_8cc_source.html#l00289">CopyEngine::write()</a>, and <a class="el" href="gic__pl390_8cc_source.html#l00354">Pl390::writeDistributor()</a>.</p>

</div>
</div>
<a class="anchor" id="ad0fd46367ffa22b8c551ce416b1af635"></a><!-- doxytag: member="ArmISA::m5Func" ref="ad0fd46367ffa22b8c551ce416b1af635" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;15, 8&gt; <a class="el" href="namespaceArmISA.html#ad0fd46367ffa22b8c551ce416b1af635">ArmISA::m5Func</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00162">162</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a8aee566332322d614d91755eba76bbd7"></a><!-- doxytag: member="ArmISA::MachineBytes" ref="a8aee566332322d614d91755eba76bbd7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int <a class="el" href="namespaceArmISA.html#a8aee566332322d614d91755eba76bbd7">ArmISA::MachineBytes</a> = 4</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2isa__traits_8hh_source.html#l00102">102</a> of file <a class="el" href="arm_2isa__traits_8hh_source.html">isa_traits.hh</a>.</p>

</div>
</div>
<a class="anchor" id="aedf8742bbf65a60cf102a4b3f9ba3d68"></a><!-- doxytag: member="ArmISA::mask" ref="aedf8742bbf65a60cf102a4b3f9ba3d68" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;3, 0&gt; <a class="el" href="namespaceArmISA.html#aedf8742bbf65a60cf102a4b3f9ba3d68">ArmISA::mask</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00065">65</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

<p>Referenced by <a class="el" href="arch_2arm_2process_8cc_source.html#l00143">ArmLiveProcess::argsInit()</a>, <a class="el" href="bi__mode_8cc_source.html#l00039">BiModeBP::BiModeBP()</a>, <a class="el" href="Address_8hh_source.html#l00145">Address::bitRemove()</a>, <a class="el" href="bitfield_8hh_source.html#l00055">bits()</a>, <a class="el" href="Address_8hh_source.html#l00128">Address::bitSelect()</a>, <a class="el" href="sparc_2isa_8cc_source.html#l00046">SparcISA::buildPstateMask()</a>, <a class="el" href="abstract__mem_8cc_source.html#l00227">AbstractMemory::checkLockedAddrList()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l00596">ArmISA::TLB::checkPermissions()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l00763">ArmISA::TLB::checkPermissions64()</a>, <a class="el" href="Set_8cc_source.html#l00072">Set::clearExcess()</a>, <a class="el" href="Set_8cc_source.html#l00132">Set::count()</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html#l00194">ArmISA::ArmStaticInst::cpsrWriteByInstr()</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00209">EndBitUnion()</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00129">ArmISA::ArmStaticInst::extendReg64()</a>, <a class="el" href="condcodes_8hh_source.html#l00065">findParity()</a>, <a class="el" href="condcodes_8hh_source.html#l00090">findZero()</a>, <a class="el" href="MultiBitSelBloomFilter_8cc_source.html#l00186">MultiBitSelBloomFilter::hash_bitsel()</a>, <a class="el" href="H3BloomFilter_8cc_source.html#l00522">H3BloomFilter::hash_H3()</a>, <a class="el" href="bitfield_8hh_source.html#l00108">insertBits()</a>, <a class="el" href="arch_2power_2insts_2static__inst_8hh_source.html#l00052">PowerISA::PowerStaticInst::insertCRField()</a>, <a class="el" href="integer_8hh_source.html#l00152">PowerISA::IntRotateOp::IntRotateOp()</a>, <a class="el" href="Set_8cc_source.html#l00198">Set::isBroadcast()</a>, <a class="el" href="sparc_2tlb_8cc_source.html#l01329">SparcISA::TLB::MakeTsbPtr()</a>, <a class="el" href="Address_8hh_source.html#l00184">Address::maskHighOrderBits()</a>, <a class="el" href="Address_8hh_source.html#l00171">Address::maskLowOrderBits()</a>, <a class="el" href="bitfield_8hh_source.html#l00079">mbits()</a>, <a class="el" href="fplib_8cc_source.html#l00132">mul62x62()</a>, <a class="el" href="arch_2arm_2system_8hh_source.html#l00201">ArmSystem::physAddrMask()</a>, <a class="el" href="printk_8cc_source.html#l00045">Printk()</a>, <a class="el" href="ua2005_8cc_source.html#l00349">SparcISA::ISA::processHSTickCompare()</a>, <a class="el" href="ua2005_8cc_source.html#l00325">SparcISA::ISA::processSTickCompare()</a>, <a class="el" href="table__walker_8cc_source.html#l00734">ArmISA::TableWalker::processWalkAArch64()</a>, <a class="el" href="i8254xGBe_8cc_source.html#l00170">IGbE::read()</a>, <a class="el" href="iob_8cc_source.html#l00260">Iob::receiveDeviceInterrupt()</a>, <a class="el" href="ufs__device_8cc_source.html#l01230">UFSHostDevice::requestHandler()</a>, <a class="el" href="intmath_8hh_source.html#l00213">roundDown()</a>, <a class="el" href="intmath_8hh_source.html#l00205">roundUp()</a>, <a class="el" href="iob_8cc_source.html#l00337">Iob::serialize()</a>, <a class="el" href="ua2005_8cc_source.html#l00091">SparcISA::ISA::setFSReg()</a>, <a class="el" href="bitfield_8hh_source.html#l00096">sext()</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00090">ArmISA::ArmStaticInst::shiftReg64()</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html#l00272">ArmISA::ArmStaticInst::spsrWriteByInstr()</a>, <a class="el" href="arm_2interrupts_8cc_source.html#l00050">ArmISA::Interrupts::takeInt()</a>, <a class="el" href="tournament_8cc_source.html#l00047">TournamentBP::TournamentBP()</a>, <a class="el" href="abstract__mem_8cc_source.html#l00196">AbstractMemory::trackLoadLocked()</a>, <a class="el" href="sparc_2pagetable_8hh_source.html#l00175">SparcISA::PageTableEntry::translate()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l00951">ArmISA::TLB::translateFs()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l00543">ArmISA::TLB::translateSe()</a>, <a class="el" href="iob_8cc_source.html#l00358">Iob::unserialize()</a>, <a class="el" href="arm_2pagetable_8hh_source.html#l00230">ArmISA::TlbEntry::updateAttributes()</a>, <a class="el" href="vfp_8cc_source.html#l00380">vcvtFpFpH()</a>, <a class="el" href="vfp_8cc_source.html#l00568">vcvtFpHFp()</a>, <a class="el" href="vfp_8hh_source.html#l00265">vfpFpToFixed()</a>, and <a class="el" href="i8254xGBe_8cc_source.html#l00356">IGbE::write()</a>.</p>

</div>
</div>
<a class="anchor" id="a90f732192817e23359d9494628ce4faa"></a><!-- doxytag: member="ArmISA::Max_Reg_Index" ref="a90f732192817e23359d9494628ce4faa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int <a class="el" href="namespaceArmISA.html#a90f732192817e23359d9494628ce4faa">ArmISA::Max_Reg_Index</a> = <a class="el" href="namespaceArmISA.html#a85458265a2798a71b905b8c3404d302b">Misc_Reg_Base</a> + <a class="el" href="namespaceArmISA.html#af51c226f6d8f413a1d210ea0c9ece771">NumMiscRegs</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2registers_8hh_source.html#l00116">116</a> of file <a class="el" href="arm_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a class="anchor" id="abdd8d87f45e3e642b35d255fbb142607"></a><!-- doxytag: member="ArmISA::MaxInstSrcRegs" ref="abdd8d87f45e3e642b35d255fbb142607" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int <a class="el" href="namespaceArmISA.html#abdd8d87f45e3e642b35d255fbb142607">ArmISA::MaxInstSrcRegs</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Initial value:</b><div class="fragment"><pre class="fragment"> ArmISAInst::MaxInstDestRegs +
    <a class="code" href="namespaceArmISA.html#abdd8d87f45e3e642b35d255fbb142607">ArmISAInst::MaxInstSrcRegs</a>
</pre></div>
<p>Definition at line <a class="el" href="arm_2registers_8hh_source.html#l00056">56</a> of file <a class="el" href="arm_2registers_8hh_source.html">registers.hh</a>.</p>

<p>Referenced by <a class="el" href="base__dyn__inst_8hh_source.html#l00374">BaseDynInst&lt; Impl &gt;::renamedSrcRegIdx()</a>.</p>

</div>
</div>
<a class="anchor" id="ad7e8163108d9586a120f9c11fc1cd2d8"></a><!-- doxytag: member="ArmISA::MaxPhysAddrRange" ref="ad7e8163108d9586a120f9c11fc1cd2d8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const unsigned <a class="el" href="namespaceArmISA.html#ad7e8163108d9586a120f9c11fc1cd2d8">ArmISA::MaxPhysAddrRange</a> = 48</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2isa__traits_8hh_source.html#l00097">97</a> of file <a class="el" href="arm_2isa__traits_8hh_source.html">isa_traits.hh</a>.</p>

<p>Referenced by <a class="el" href="table__walker_8cc_source.html#l00727">ArmISA::TableWalker::checkAddrSizeFaultAArch64()</a>, and <a class="el" href="table__walker_8cc_source.html#l01477">ArmISA::TableWalker::doLongDescriptor()</a>.</p>

</div>
</div>
<a class="anchor" id="a84040578ddc3f8d8eac99c3e5bc81aa9"></a><!-- doxytag: member="ArmISA::mediaOpcode" ref="a84040578ddc3f8d8eac99c3e5bc81aa9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;24, 20&gt; <a class="el" href="namespaceArmISA.html#a84040578ddc3f8d8eac99c3e5bc81aa9">ArmISA::mediaOpcode</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00099">99</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a85458265a2798a71b905b8c3404d302b"></a><!-- doxytag: member="ArmISA::Misc_Reg_Base" ref="a85458265a2798a71b905b8c3404d302b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int <a class="el" href="namespaceArmISA.html#a85458265a2798a71b905b8c3404d302b">ArmISA::Misc_Reg_Base</a> = <a class="el" href="namespaceArmISA.html#a0346cbbd2dd9a03b2c329706e9605b19">CC_Reg_Base</a> + <a class="el" href="namespaceArmISA.html#a9c8cc0ef93d80b0a0e44d4189d29b6ec">NumCCRegs</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2registers_8hh_source.html#l00115">115</a> of file <a class="el" href="arm_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a class="anchor" id="ac926d24338395b2bf33fd0a53a2541f9"></a><!-- doxytag: member="ArmISA::miscOpcode" ref="ac926d24338395b2bf33fd0a53a2541f9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;7, 4&gt; <a class="el" href="namespaceArmISA.html#ac926d24338395b2bf33fd0a53a2541f9">ArmISA::miscOpcode</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00111">111</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a5acac006216a2ea59125ca03fe16de1c"></a><!-- doxytag: member="ArmISA::miscRegInfo" ref="a5acac006216a2ea59125ca03fe16de1c" args="[NUM_MISCREGS]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::bitset&lt; NUM_MISCREG_INFOS &gt; <a class="el" href="namespaceArmISA.html#a5acac006216a2ea59125ca03fe16de1c">ArmISA::miscRegInfo</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="miscregs_8cc_source.html#l00128">128</a> of file <a class="el" href="miscregs_8cc_source.html">miscregs.cc</a>.</p>

<p>Referenced by <a class="el" href="miscregs_8cc_source.html#l01970">canReadCoprocReg()</a>, <a class="el" href="arm_2isa_8hh_source.html#l00291">ArmISA::ISA::flattenMiscIndex()</a>, and <a class="el" href="armv8__cpu_8cc_source.html#l00283">ArmV8KvmCPU::getSysRegMap()</a>.</p>

</div>
</div>
<a class="anchor" id="a86b05be1092b70a38660616b2b7e6793"></a><!-- doxytag: member="ArmISA::miscRegName" ref="a86b05be1092b70a38660616b2b7e6793" args="[]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const char* const <a class="el" href="namespaceArmISA.html#a86b05be1092b70a38660616b2b7e6793">ArmISA::miscRegName</a>[]</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l00738">738</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

<p>Referenced by <a class="el" href="armv8__cpu_8cc_source.html#l00126">ArmV8KvmCPU::dump()</a>, <a class="el" href="arm__cpu_8cc_source.html#l00523">ArmKvmCPU::dumpKvmStateCoProc()</a>, <a class="el" href="arm__cpu_8cc_source.html#l00462">ArmKvmCPU::dumpKvmStateCore()</a>, <a class="el" href="arm__cpu_8cc_source.html#l00565">ArmKvmCPU::dumpKvmStateVFP()</a>, <a class="el" href="ua2005_8cc_source.html#l00071">getMiscRegName()</a>, <a class="el" href="armv8__cpu_8cc_source.html#l00283">ArmV8KvmCPU::getSysRegMap()</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00295">ArmISA::ArmStaticInst::printReg()</a>, <a class="el" href="minor_2dyn__inst_8cc_source.html#l00129">Minor::printRegName()</a>, <a class="el" href="generic__timer_8cc_source.html#l00403">GenericTimer::readMiscReg()</a>, <a class="el" href="pmu_8cc_source.html#l00222">ArmISA::PMU::readMiscReg()</a>, <a class="el" href="isa__device_8cc_source.html#l00067">ArmISA::DummyISADevice::readMiscReg()</a>, <a class="el" href="pmu_8cc_source.html#l00231">ArmISA::PMU::readMiscRegInt()</a>, <a class="el" href="pmu_8cc_source.html#l00111">ArmISA::PMU::setMiscReg()</a>, <a class="el" href="isa__device_8cc_source.html#l00061">ArmISA::DummyISADevice::setMiscReg()</a>, <a class="el" href="arm__cpu_8cc_source.html#l00650">ArmKvmCPU::updateKvmStateCoProc()</a>, <a class="el" href="arm__cpu_8cc_source.html#l00684">ArmKvmCPU::updateKvmStateVFP()</a>, <a class="el" href="arm__cpu_8cc_source.html#l00789">ArmKvmCPU::updateTCStateCoProc()</a>, and <a class="el" href="arm__cpu_8cc_source.html#l00825">ArmKvmCPU::updateTCStateVFP()</a>.</p>

</div>
</div>
<a class="anchor" id="aab42c0db74065d35a4e8809e56f72f97"></a><!-- doxytag: member="ArmISA::mode" ref="aab42c0db74065d35a4e8809e56f72f97" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;4, 0&gt; <a class="el" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">ArmISA::mode</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01383">1383</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

<p>Referenced by <a class="el" href="syscall__emul_8cc_source.html#l00881">accessFunc()</a>, <a class="el" href="syscall__emul_8hh_source.html#l00776">chmodFunc()</a>, <a class="el" href="intmessage_8hh_source.html#l00050">X86ISA::EndBitUnion()</a>, <a class="el" href="syscall__emul_8hh_source.html#l00808">fchmodFunc()</a>, <a class="el" href="intregs_8hh_source.html#l00471">flattenIntRegModeIndex()</a>, <a class="el" href="vfp_8hh_source.html#l00935">ArmISA::FpRegImmOp::FpRegImmOp()</a>, <a class="el" href="vfp_8hh_source.html#l00953">ArmISA::FpRegRegImmOp::FpRegRegImmOp()</a>, <a class="el" href="vfp_8hh_source.html#l00918">ArmISA::FpRegRegOp::FpRegRegOp()</a>, <a class="el" href="vfp_8hh_source.html#l01010">ArmISA::FpRegRegRegImmOp::FpRegRegRegImmOp()</a>, <a class="el" href="vfp_8hh_source.html#l00971">ArmISA::FpRegRegRegOp::FpRegRegRegOp()</a>, <a class="el" href="vfp_8hh_source.html#l00990">ArmISA::FpRegRegRegRegOp::FpRegRegRegRegOp()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l00770">ArmISA::SupervisorCall::invoke()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l00590">ArmISA::ArmFault::invoke64()</a>, <a class="el" href="syscall__emul_8cc_source.html#l00422">mkdirFunc()</a>, <a class="el" href="syscall__emul_8hh_source.html#l00583">openFunc()</a>, <a class="el" href="traffic__gen_8cc_source.html#l00220">TrafficGen::parseConfig()</a>, <a class="el" href="timing_8cc_source.html#l00393">TimingSimpleCPU::readMem()</a>, <a class="el" href="alpha_2tlb_8cc_source.html#l00451">AlphaISA::TLB::translateData()</a>, <a class="el" href="vfp_8cc_source.html#l00380">vcvtFpFpH()</a>, and <a class="el" href="timing_8cc_source.html#l00461">TimingSimpleCPU::writeMem()</a>.</p>

</div>
</div>
<a class="anchor" id="acfba495c8a299a0b25c8db39ebf39d45"></a><!-- doxytag: member="ArmISA::n" ref="acfba495c8a299a0b25c8db39ebf39d45" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespaceArmISA.html#acfba495c8a299a0b25c8db39ebf39d45">ArmISA::n</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01634">1634</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

<p>Referenced by <a class="el" href="dvfs__handler_8hh_source.html#l00138">DVFSHandler::clkPeriodAtPerfLevel()</a>, <a class="el" href="mem_2cache_2tags_2sat__counter_8hh_source.html#l00081">ConservativeSaturatingCounter::decrement()</a>, <a class="el" href="mem_2cache_2tags_2sat__counter_8hh_source.html#l00024">SaturatingCounter::decrement()</a>, <a class="el" href="cxx__manager_8cc_source.html#l00129">CxxConfigManager::findObject()</a>, <a class="el" href="addr__tables_8hh_source.html#l00041">AddressCountTable::increment()</a>, <a class="el" href="mem_2cache_2tags_2sat__counter_8hh_source.html#l00076">ConservativeSaturatingCounter::increment()</a>, <a class="el" href="mem_2cache_2tags_2sat__counter_8hh_source.html#l00020">SaturatingCounter::increment()</a>, <a class="el" href="stl__tables_8hh_source.html#l00032">AddressCounterTable::insert()</a>, <a class="el" href="addr__tables_8hh_source.html#l00048">AddressCountTable::insert()</a>, <a class="el" href="table__walker_8hh_source.html#l00478">ArmISA::TableWalker::LongDescriptor::paddr()</a>, <a class="el" href="table__walker_8cc_source.html#l02087">ArmISA::TableWalker::pendingChange()</a>, <a class="el" href="printk_8cc_source.html#l00045">Printk()</a>, <a class="el" href="table__walker_8cc_source.html#l00546">ArmISA::TableWalker::processWalkLPAE()</a>, <a class="el" href="integer_8hh_source.html#l00165">PowerISA::IntRotateOp::rotateValue()</a>, <a class="el" href="statistics_8hh_source.html#l02749">Stats::SparseHistBase&lt; SparseHistogram, SparseHistStor &gt;::sample()</a>, <a class="el" href="statistics_8hh_source.html#l02020">Stats::DistProxy&lt; Stat &gt;::sample()</a>, <a class="el" href="statistics_8hh_source.html#l01852">Stats::DistBase&lt; Distribution, DistStor &gt;::sample()</a>, <a class="el" href="arm_2utility_8hh_source.html#l00070">testPredicate()</a>, and <a class="el" href="dvfs__handler_8hh_source.html#l00159">DVFSHandler::voltageAtPerfLevel()</a>.</p>

</div>
</div>
<a class="anchor" id="ab3dade6b2e3945e6e7d54b76db162dcd"></a><!-- doxytag: member="ArmISA::nEt" ref="ab3dade6b2e3945e6e7d54b76db162dcd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;6&gt; <a class="el" href="namespaceArmISA.html#ab3dade6b2e3945e6e7d54b76db162dcd">ArmISA::nEt</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01513">1513</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a1e2e2ee4ddd793196769ceafc5203864"></a><!-- doxytag: member="ArmISA::nmfi" ref="a1e2e2ee4ddd793196769ceafc5203864" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;27&gt; <a class="el" href="namespaceArmISA.html#a1e2e2ee4ddd793196769ceafc5203864">ArmISA::nmfi</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01526">1526</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="ac5c6d5a3f618c2afdd2b89edc2270e95"></a><!-- doxytag: member="ArmISA::NoopMachInst" ref="ac5c6d5a3f618c2afdd2b89edc2270e95" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const ExtMachInst <a class="el" href="namespaceArmISA.html#ac5c6d5a3f618c2afdd2b89edc2270e95">ArmISA::NoopMachInst</a> = 0x01E320F000ULL</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2isa__traits_8hh_source.html#l00100">100</a> of file <a class="el" href="arm_2isa__traits_8hh_source.html">isa_traits.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a0c4a11e8752493ecbb359f5a12474f70"></a><!-- doxytag: member="ArmISA::nos0" ref="a0c4a11e8752493ecbb359f5a12474f70" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;24&gt; <a class="el" href="namespaceArmISA.html#a0c4a11e8752493ecbb359f5a12474f70">ArmISA::nos0</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01756">1756</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a9eb8dcf6c3720e5b6ac8d2adfa203bec"></a><!-- doxytag: member="ArmISA::nos1" ref="a9eb8dcf6c3720e5b6ac8d2adfa203bec" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;25&gt; <a class="el" href="namespaceArmISA.html#a9eb8dcf6c3720e5b6ac8d2adfa203bec">ArmISA::nos1</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01757">1757</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a392bf93c41c6bcf4e1fc63a777e7b8af"></a><!-- doxytag: member="ArmISA::nos2" ref="a392bf93c41c6bcf4e1fc63a777e7b8af" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;26&gt; <a class="el" href="namespaceArmISA.html#a392bf93c41c6bcf4e1fc63a777e7b8af">ArmISA::nos2</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01758">1758</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a371465d6e4f21d3bfc37fe7e1c1dff96"></a><!-- doxytag: member="ArmISA::nos3" ref="a371465d6e4f21d3bfc37fe7e1c1dff96" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;27&gt; <a class="el" href="namespaceArmISA.html#a371465d6e4f21d3bfc37fe7e1c1dff96">ArmISA::nos3</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01759">1759</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="ac60dc2a73b5d44a33538afef1fc076d4"></a><!-- doxytag: member="ArmISA::nos4" ref="ac60dc2a73b5d44a33538afef1fc076d4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;28&gt; <a class="el" href="namespaceArmISA.html#ac60dc2a73b5d44a33538afef1fc076d4">ArmISA::nos4</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01760">1760</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="af58d9a2a63c222c3cbd19eac51e69cd9"></a><!-- doxytag: member="ArmISA::nos5" ref="af58d9a2a63c222c3cbd19eac51e69cd9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;29&gt; <a class="el" href="namespaceArmISA.html#af58d9a2a63c222c3cbd19eac51e69cd9">ArmISA::nos5</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01761">1761</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="af6d89f4f192784a60520735c055df1c9"></a><!-- doxytag: member="ArmISA::nos6" ref="af6d89f4f192784a60520735c055df1c9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;30&gt; <a class="el" href="namespaceArmISA.html#af6d89f4f192784a60520735c055df1c9">ArmISA::nos6</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01762">1762</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a94353b4f572c8df93f2e692e21109289"></a><!-- doxytag: member="ArmISA::nos7" ref="a94353b4f572c8df93f2e692e21109289" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;31&gt; <a class="el" href="namespaceArmISA.html#a94353b4f572c8df93f2e692e21109289">ArmISA::nos7</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01763">1763</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="ae709965dd7fcb64c16246b300f316afa"></a><!-- doxytag: member="ArmISA::NPtePage" ref="ae709965dd7fcb64c16246b300f316afa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="el" href="namespaceArmISA.html#ae709965dd7fcb64c16246b300f316afa">ArmISA::NPtePage</a> = ULL(1) &lt;&lt; <a class="el" href="namespaceArmISA.html#a641c83fcd304bf9f8dc75541a1e5d08a">NPtePageShift</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2isa__traits_8hh_source.html#l00076">76</a> of file <a class="el" href="arm_2isa__traits_8hh_source.html">isa_traits.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a641c83fcd304bf9f8dc75541a1e5d08a"></a><!-- doxytag: member="ArmISA::NPtePageShift" ref="a641c83fcd304bf9f8dc75541a1e5d08a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="el" href="namespaceArmISA.html#a641c83fcd304bf9f8dc75541a1e5d08a">ArmISA::NPtePageShift</a> = <a class="el" href="namespaceArmISA.html#aa9c3fc1797013f8e00684f22fa07315d">PageShift</a> - <a class="el" href="namespaceArmISA.html#a71715d7d17858999281c2d4ff8fe8a04">PteShift</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2isa__traits_8hh_source.html#l00075">75</a> of file <a class="el" href="arm_2isa__traits_8hh_source.html">isa_traits.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a0929e6a0471942ee7968c26aa92d15ff"></a><!-- doxytag: member="ArmISA::ns" ref="a0929e6a0471942ee7968c26aa92d15ff" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 9 &gt; <a class="el" href="namespaceArmISA.html#a0929e6a0471942ee7968c26aa92d15ff">ArmISA::ns</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01519">1519</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

<p>Referenced by <a class="el" href="arm_2tlb_8cc_source.html#l00178">ArmISA::TLB::insert()</a>, and <a class="el" href="core_8cc_source.html#l00072">setClockFrequency()</a>.</p>

</div>
</div>
<a class="anchor" id="a484c253bd3439bbbd6948f8f1100145c"></a><!-- doxytag: member="ArmISA::ns0" ref="a484c253bd3439bbbd6948f8f1100145c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;18&gt; <a class="el" href="namespaceArmISA.html#a484c253bd3439bbbd6948f8f1100145c">ArmISA::ns0</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01754">1754</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="af92245097fead45d50a2237bbf759c19"></a><!-- doxytag: member="ArmISA::ns1" ref="af92245097fead45d50a2237bbf759c19" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;19&gt; <a class="el" href="namespaceArmISA.html#af92245097fead45d50a2237bbf759c19">ArmISA::ns1</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01755">1755</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a3b3ef57ee3f4848b68ec75203da90bea"></a><!-- doxytag: member="ArmISA::nsasedis" ref="a3b3ef57ee3f4848b68ec75203da90bea" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;15&gt; <a class="el" href="namespaceArmISA.html#a3b3ef57ee3f4848b68ec75203da90bea">ArmISA::nsasedis</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01486">1486</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a7b58fc86c4319c5dd764f2604844c688"></a><!-- doxytag: member="ArmISA::nsd32dis" ref="a7b58fc86c4319c5dd764f2604844c688" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;14&gt; <a class="el" href="namespaceArmISA.html#a7b58fc86c4319c5dd764f2604844c688">ArmISA::nsd32dis</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01487">1487</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="ad3795c32a167d936f673e747047d9715"></a><!-- doxytag: member="ArmISA::ntwe" ref="ad3795c32a167d936f673e747047d9715" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;18&gt; <a class="el" href="namespaceArmISA.html#ad3795c32a167d936f673e747047d9715">ArmISA::ntwe</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01543">1543</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="ad3543489a046c39721a7b83be49d0b1c"></a><!-- doxytag: member="ArmISA::ntwi" ref="ad3543489a046c39721a7b83be49d0b1c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;16&gt; <a class="el" href="namespaceArmISA.html#ad3543489a046c39721a7b83be49d0b1c">ArmISA::ntwi</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01546">1546</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a2be5f0fc62327c298d9b7b646772cd7b"></a><!-- doxytag: member="ArmISA::NumArgumentRegs" ref="a2be5f0fc62327c298d9b7b646772cd7b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int <a class="el" href="namespaceArmISA.html#a2be5f0fc62327c298d9b7b646772cd7b">ArmISA::NumArgumentRegs</a> = 4</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2registers_8hh_source.html#l00095">95</a> of file <a class="el" href="arm_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a class="anchor" id="addbecc8722f5bf4a15cebcfdda31035a"></a><!-- doxytag: member="ArmISA::NumArgumentRegs64" ref="addbecc8722f5bf4a15cebcfdda31035a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int <a class="el" href="namespaceArmISA.html#addbecc8722f5bf4a15cebcfdda31035a">ArmISA::NumArgumentRegs64</a> = 8</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2registers_8hh_source.html#l00096">96</a> of file <a class="el" href="arm_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a9c8cc0ef93d80b0a0e44d4189d29b6ec"></a><!-- doxytag: member="ArmISA::NumCCRegs" ref="a9c8cc0ef93d80b0a0e44d4189d29b6ec" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int <a class="el" href="namespaceArmISA.html#a9c8cc0ef93d80b0a0e44d4189d29b6ec">ArmISA::NumCCRegs</a> = NUM_CCREGS</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2registers_8hh_source.html#l00084">84</a> of file <a class="el" href="arm_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a class="anchor" id="aaa6f583d9c03a397dacc9d0122e86f89"></a><!-- doxytag: member="ArmISA::numCPUs" ref="aaa6f583d9c03a397dacc9d0122e86f89" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;25,24&gt; <a class="el" href="namespaceArmISA.html#aaa6f583d9c03a397dacc9d0122e86f89">ArmISA::numCPUs</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01802">1802</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

<p>Referenced by <a class="el" href="backdoor_8cc_source.html#l00102">AlphaBackdoor::read()</a>.</p>

</div>
</div>
<a class="anchor" id="abec5e2109198c6625b3d4952db153fff"></a><!-- doxytag: member="ArmISA::NumFloatRegs" ref="abec5e2109198c6625b3d4952db153fff" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int <a class="el" href="namespaceArmISA.html#abec5e2109198c6625b3d4952db153fff">ArmISA::NumFloatRegs</a> = <a class="el" href="namespaceArmISA.html#aae26e57c88e6b2f9dd23dc9452774feb">NumFloatV8ArchRegs</a> + <a class="el" href="namespaceArmISA.html#a65a248ccc2e106405ff1d1de4a1939f6">NumFloatSpecialRegs</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2registers_8hh_source.html#l00083">83</a> of file <a class="el" href="arm_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a65a248ccc2e106405ff1d1de4a1939f6"></a><!-- doxytag: member="ArmISA::NumFloatSpecialRegs" ref="a65a248ccc2e106405ff1d1de4a1939f6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int <a class="el" href="namespaceArmISA.html#a65a248ccc2e106405ff1d1de4a1939f6">ArmISA::NumFloatSpecialRegs</a> = 32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2registers_8hh_source.html#l00080">80</a> of file <a class="el" href="arm_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a89b232bddc21cd1c382ba6987b0875b8"></a><!-- doxytag: member="ArmISA::NumFloatV7ArchRegs" ref="a89b232bddc21cd1c382ba6987b0875b8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int <a class="el" href="namespaceArmISA.html#a89b232bddc21cd1c382ba6987b0875b8">ArmISA::NumFloatV7ArchRegs</a> = 64</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2registers_8hh_source.html#l00078">78</a> of file <a class="el" href="arm_2registers_8hh_source.html">registers.hh</a>.</p>

<p>Referenced by <a class="el" href="arch_2arm_2remote__gdb_8cc_source.html#l00200">ArmISA::RemoteGDB::getregs()</a>, <a class="el" href="macromem_8cc_source.html#l01437">ArmISA::MacroVFPMemOp::MacroVFPMemOp()</a>, <a class="el" href="arch_2arm_2remote__gdb_8cc_source.html#l00261">ArmISA::RemoteGDB::setregs()</a>, <a class="el" href="arch_2arm_2nativetrace_8cc_source.html#l00101">Trace::ArmNativeTrace::ThreadState::update()</a>, <a class="el" href="macromem_8cc_source.html#l00459">ArmISA::VldMultOp::VldMultOp()</a>, <a class="el" href="macromem_8cc_source.html#l00554">ArmISA::VldSingleOp::VldSingleOp()</a>, <a class="el" href="macromem_8cc_source.html#l00822">ArmISA::VstMultOp::VstMultOp()</a>, and <a class="el" href="macromem_8cc_source.html#l00917">ArmISA::VstSingleOp::VstSingleOp()</a>.</p>

</div>
</div>
<a class="anchor" id="aae26e57c88e6b2f9dd23dc9452774feb"></a><!-- doxytag: member="ArmISA::NumFloatV8ArchRegs" ref="aae26e57c88e6b2f9dd23dc9452774feb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int <a class="el" href="namespaceArmISA.html#aae26e57c88e6b2f9dd23dc9452774feb">ArmISA::NumFloatV8ArchRegs</a> = 128</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2registers_8hh_source.html#l00079">79</a> of file <a class="el" href="arm_2registers_8hh_source.html">registers.hh</a>.</p>

<p>Referenced by <a class="el" href="macromem_8cc_source.html#l01120">ArmISA::VldMultOp64::VldMultOp64()</a>, <a class="el" href="macromem_8cc_source.html#l01290">ArmISA::VldSingleOp64::VldSingleOp64()</a>, <a class="el" href="macromem_8cc_source.html#l01205">ArmISA::VstMultOp64::VstMultOp64()</a>, and <a class="el" href="macromem_8cc_source.html#l01364">ArmISA::VstSingleOp64::VstSingleOp64()</a>.</p>

</div>
</div>
<a class="anchor" id="aad482bd13da71e59c1ad006b9e752dda"></a><!-- doxytag: member="ArmISA::NumIntArchRegs" ref="aad482bd13da71e59c1ad006b9e752dda" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int <a class="el" href="namespaceArmISA.html#aad482bd13da71e59c1ad006b9e752dda">ArmISA::NumIntArchRegs</a> = NUM_ARCH_INTREGS</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2registers_8hh_source.html#l00076">76</a> of file <a class="el" href="arm_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a806ce965bc2fe1e6989928de7d63b733"></a><!-- doxytag: member="ArmISA::NumIntRegs" ref="a806ce965bc2fe1e6989928de7d63b733" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int <a class="el" href="namespaceArmISA.html#a806ce965bc2fe1e6989928de7d63b733">ArmISA::NumIntRegs</a> = NUM_INTREGS</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2registers_8hh_source.html#l00082">82</a> of file <a class="el" href="arm_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a class="anchor" id="af51c226f6d8f413a1d210ea0c9ece771"></a><!-- doxytag: member="ArmISA::NumMiscRegs" ref="af51c226f6d8f413a1d210ea0c9ece771" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int <a class="el" href="namespaceArmISA.html#af51c226f6d8f413a1d210ea0c9ece771">ArmISA::NumMiscRegs</a> = NUM_MISCREGS</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2registers_8hh_source.html#l00085">85</a> of file <a class="el" href="arm_2registers_8hh_source.html">registers.hh</a>.</p>

<p>Referenced by <a class="el" href="arm_2isa_8hh_source.html#l00405">ArmISA::ISA::serialize()</a>, and <a class="el" href="arm_2isa_8hh_source.html#l00416">ArmISA::ISA::unserialize()</a>.</p>

</div>
</div>
<a class="anchor" id="a732e891fe8a81bc654829db063f8a548"></a><!-- doxytag: member="ArmISA::nz" ref="a732e891fe8a81bc654829db063f8a548" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespaceArmISA.html#a732e891fe8a81bc654829db063f8a548">ArmISA::nz</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01363">1363</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a6513f12c53f48040dcf64766b17d948d"></a><!-- doxytag: member="ArmISA::ofc" ref="a6513f12c53f48040dcf64766b17d948d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;2&gt; <a class="el" href="namespaceArmISA.html#a6513f12c53f48040dcf64766b17d948d">ArmISA::ofc</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01614">1614</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="ab957aacfe050a046d44b0bfe2e4a6235"></a><!-- doxytag: member="ArmISA::ofe" ref="ab957aacfe050a046d44b0bfe2e4a6235" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;10&gt; <a class="el" href="namespaceArmISA.html#ab957aacfe050a046d44b0bfe2e4a6235">ArmISA::ofe</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01620">1620</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a19e4a68ca5c93c6136351d804b432b09"></a><!-- doxytag: member="ArmISA::offset" ref="a19e4a68ca5c93c6136351d804b432b09" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;23, 0&gt; <a class="el" href="namespaceArmISA.html#a19e4a68ca5c93c6136351d804b432b09">ArmISA::offset</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00150">150</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

<p>Referenced by <a class="el" href="syscall__emul_8cc_source.html#l00277">_llseekFunc()</a>, <a class="el" href="inifile_8cc_source.html#l00100">IniFile::Section::add()</a>, <a class="el" href="dtb__object_8cc_source.html#l00093">DtbObject::addBootCmdLine()</a>, <a class="el" href="vfp_8cc_source.html#l01131">ArmISA::VfpMacroOp::addStride()</a>, <a class="el" href="xbar_8cc_source.html#l00108">BaseXBar::calcPacketTiming()</a>, <a class="el" href="packet_8cc_source.html#l00176">Packet::checkFunctional()</a>, <a class="el" href="cache__impl_8hh_source.html#l00119">Cache::cmpAndSwap()</a>, <a class="el" href="linux_2threadinfo_8hh_source.html#l00096">Linux::ThreadInfo::curTaskInfo()</a>, <a class="el" href="linux_2threadinfo_8hh_source.html#l00171">Linux::ThreadInfo::curTaskMm()</a>, <a class="el" href="linux_2threadinfo_8hh_source.html#l00153">Linux::ThreadInfo::curTaskName()</a>, <a class="el" href="linux_2threadinfo_8hh_source.html#l00112">Linux::ThreadInfo::curTaskPID()</a>, <a class="el" href="linux_2threadinfo_8hh_source.html#l00138">Linux::ThreadInfo::curTaskStart()</a>, <a class="el" href="linux_2threadinfo_8hh_source.html#l00125">Linux::ThreadInfo::curTaskTGID()</a>, <a class="el" href="DMASequencer_8cc_source.html#l00337">DMASequencer::dataCallback()</a>, <a class="el" href="ide__ctrl_8hh_source.html#l00067">IdeController::EndBitUnion()</a>, <a class="el" href="dtb__object_8cc_source.html#l00159">DtbObject::findReleaseAddr()</a>, <a class="el" href="BlockBloomFilter_8cc_source.html#l00149">BlockBloomFilter::get_index()</a>, <a class="el" href="Router_8cc_source.html#l00207">Router::get_valid_vcs()</a>, <a class="el" href="arch_2arm_2linux_2process_8cc_source.html#l01645">ArmLinuxProcessBits::SyscallTable::getDesc()</a>, <a class="el" href="arch_2arm_2freebsd_2process_8cc_source.html#l01245">ArmFreebsdProcessBits::SyscallTable::getDesc()</a>, <a class="el" href="mmapped__ipr_8cc_source.html#l00039">handlePseudoInst()</a>, <a class="el" href="arch_2x86_2system_8cc_source.html#l00113">X86System::initState()</a>, <a class="el" href="arch_2arm_2linux_2system_8cc_source.html#l00101">LinuxArmSystem::initState()</a>, <a class="el" href="SubBlock_8cc_source.html#l00044">SubBlock::internalMergeFrom()</a>, <a class="el" href="SubBlock_8cc_source.html#l00055">SubBlock::internalMergeTo()</a>, <a class="el" href="dip_8cc_source.html#l00095">DIP::isDedicatedBIP()</a>, <a class="el" href="dip_8cc_source.html#l00080">DIP::isDedicatedLRU()</a>, <a class="el" href="set__sample_8hh_source.html#l00024">SampledSetIdentifier::isSampledSet()</a>, <a class="el" href="set__sample_8hh_source.html#l00033">SampledSetIdentifier::isSampledSetInverted()</a>, <a class="el" href="DMASequencer_8cc_source.html#l00240">DMASequencer::makeRequest()</a>, <a class="el" href="syscall__emul_8hh_source.html#l01224">mmapFunc()</a>, <a class="el" href="statistics_8hh_source.html#l01275">Stats::Vector2dBase&lt; Vector2d, StatStor &gt;::operator[]()</a>, <a class="el" href="pci_8cc_source.html#l00061">PciVirtIO::read()</a>, <a class="el" href="block_8cc_source.html#l00070">VirtIOBlock::read()</a>, <a class="el" href="gic__v2m_8cc_source.html#l00107">Gicv2m::read()</a>, <a class="el" href="pcidev_8cc_source.html#l00271">PciDevice::readConfig()</a>, <a class="el" href="ide__ctrl_8cc_source.html#l00168">IdeController::readConfig()</a>, <a class="el" href="dram__ctrl_8cc_source.html#l00634">DRAMCtrl::recvTimingReq()</a>, <a class="el" href="reg__class_8hh_source.html#l00066">regIdxToClass()</a>, <a class="el" href="addr__mapper_8cc_source.html#l00237">RangeAddrMapper::remapAddr()</a>, <a class="el" href="inet_8hh_source.html#l00637">Net::UdpPtr::set()</a>, <a class="el" href="inet_8hh_source.html#l00541">Net::TcpPtr::set()</a>, <a class="el" href="str_8cc_source.html#l00039">split_first()</a>, <a class="el" href="str_8cc_source.html#l00054">split_last()</a>, <a class="el" href="memtest_8cc_source.html#l00214">MemTest::tick()</a>, <a class="el" href="alpha_2tlb_8cc_source.html#l00451">AlphaISA::TLB::translateData()</a>, <a class="el" href="alpha_2tlb_8cc_source.html#l00374">AlphaISA::TLB::translateInst()</a>, <a class="el" href="macromem_8cc_source.html#l00554">ArmISA::VldSingleOp::VldSingleOp()</a>, <a class="el" href="macromem_8cc_source.html#l00917">ArmISA::VstSingleOp::VstSingleOp()</a>, <a class="el" href="pci_8cc_source.html#l00142">PciVirtIO::write()</a>, <a class="el" href="block_8cc_source.html#l00096">VirtIOBlock::write()</a>, <a class="el" href="gic__v2m_8cc_source.html#l00137">Gicv2m::write()</a>, <a class="el" href="pcidev_8cc_source.html#l00339">PciDevice::writeConfig()</a>, <a class="el" href="ns__gige_8cc_source.html#l00146">NSGigE::writeConfig()</a>, <a class="el" href="ide__ctrl_8cc_source.html#l00250">IdeController::writeConfig()</a>, and <a class="el" href="i8254xGBe_8cc_source.html#l00151">IGbE::writeConfig()</a>.</p>

</div>
</div>
<a class="anchor" id="ab3a6b3d101b6013c030bff3a498df5ea"></a><!-- doxytag: member="ArmISA::opc2" ref="ab3a6b3d101b6013c030bff3a498df5ea" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;7,5&gt; <a class="el" href="namespaceArmISA.html#ab3a6b3d101b6013c030bff3a498df5ea">ArmISA::opc2</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00112">112</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

<p>Referenced by <a class="el" href="arm__cpu_8cc_source.html#l00376">ArmKvmCPU::decodeCoProcReg()</a>.</p>

</div>
</div>
<a class="anchor" id="a7e6ae5d5e0561c3c3948cb6089b73eb0"></a><!-- doxytag: member="ArmISA::opcode" ref="a7e6ae5d5e0561c3c3948cb6089b73eb0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;24, 21&gt; <a class="el" href="namespaceArmISA.html#a7e6ae5d5e0561c3c3948cb6089b73eb0">ArmISA::opcode</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00098">98</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

<p>Referenced by <a class="el" href="x86_2decoder_8cc_source.html#l00293">X86ISA::Decoder::processOpcode()</a>.</p>

</div>
</div>
<a class="anchor" id="a51bdc09d5eb196bf63861905c94667cf"></a><!-- doxytag: member="ArmISA::opcode15" ref="a51bdc09d5eb196bf63861905c94667cf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;15&gt; <a class="el" href="namespaceArmISA.html#a51bdc09d5eb196bf63861905c94667cf">ArmISA::opcode15</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00110">110</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a class="anchor" id="ac4687167c0cd45e72b6e56c98e97fda5"></a><!-- doxytag: member="ArmISA::opcode15_12" ref="ac4687167c0cd45e72b6e56c98e97fda5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;15, 12&gt; <a class="el" href="namespaceArmISA.html#ac4687167c0cd45e72b6e56c98e97fda5">ArmISA::opcode15_12</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00109">109</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a8b2332851c3bae645a1117b6e477f003"></a><!-- doxytag: member="ArmISA::opcode18" ref="a8b2332851c3bae645a1117b6e477f003" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;18&gt; <a class="el" href="namespaceArmISA.html#a8b2332851c3bae645a1117b6e477f003">ArmISA::opcode18</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00108">108</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a80e5669fadfd26481ac26309c95704df"></a><!-- doxytag: member="ArmISA::opcode19" ref="a80e5669fadfd26481ac26309c95704df" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;19&gt; <a class="el" href="namespaceArmISA.html#a80e5669fadfd26481ac26309c95704df">ArmISA::opcode19</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00107">107</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a class="anchor" id="ab05b075f885fa8f9fe696d1391dbe262"></a><!-- doxytag: member="ArmISA::opcode19_16" ref="ab05b075f885fa8f9fe696d1391dbe262" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;19, 16&gt; <a class="el" href="namespaceArmISA.html#ab05b075f885fa8f9fe696d1391dbe262">ArmISA::opcode19_16</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00106">106</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a class="anchor" id="abba7614d6d4032b268f94b5fdb3f2723"></a><!-- doxytag: member="ArmISA::opcode20" ref="abba7614d6d4032b268f94b5fdb3f2723" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;20&gt; <a class="el" href="namespaceArmISA.html#abba7614d6d4032b268f94b5fdb3f2723">ArmISA::opcode20</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00104">104</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a147377a670c656c53109eac1b507e7f7"></a><!-- doxytag: member="ArmISA::opcode22" ref="a147377a670c656c53109eac1b507e7f7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;22&gt; <a class="el" href="namespaceArmISA.html#a147377a670c656c53109eac1b507e7f7">ArmISA::opcode22</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00105">105</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a863fd7dca7ec3ee732a5796156cdd9dd"></a><!-- doxytag: member="ArmISA::opcode23_20" ref="a863fd7dca7ec3ee732a5796156cdd9dd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;23, 20&gt; <a class="el" href="namespaceArmISA.html#a863fd7dca7ec3ee732a5796156cdd9dd">ArmISA::opcode23_20</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00102">102</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a35a6c8d8982a18d524cfd5ecaa51f674"></a><!-- doxytag: member="ArmISA::opcode23_21" ref="a35a6c8d8982a18d524cfd5ecaa51f674" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;23, 21&gt; <a class="el" href="namespaceArmISA.html#a35a6c8d8982a18d524cfd5ecaa51f674">ArmISA::opcode23_21</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00103">103</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a class="anchor" id="aca53a21b51589688af27cf930598cc16"></a><!-- doxytag: member="ArmISA::opcode24" ref="aca53a21b51589688af27cf930598cc16" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;24&gt; <a class="el" href="namespaceArmISA.html#aca53a21b51589688af27cf930598cc16">ArmISA::opcode24</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00100">100</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a class="anchor" id="ae1ab9e3be23281720533054e89a53234"></a><!-- doxytag: member="ArmISA::opcode24_23" ref="ae1ab9e3be23281720533054e89a53234" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;24, 23&gt; <a class="el" href="namespaceArmISA.html#ae1ab9e3be23281720533054e89a53234">ArmISA::opcode24_23</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00101">101</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a class="anchor" id="ad761a0a39c55fd6e2697d0a8db349f74"></a><!-- doxytag: member="ArmISA::opcode4" ref="ad761a0a39c55fd6e2697d0a8db349f74" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;4&gt; <a class="el" href="namespaceArmISA.html#ad761a0a39c55fd6e2697d0a8db349f74">ArmISA::opcode4</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00115">115</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a class="anchor" id="ad6f8df35055c90a9b0196aa47553e236"></a><!-- doxytag: member="ArmISA::opcode6" ref="ad6f8df35055c90a9b0196aa47553e236" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;6&gt; <a class="el" href="namespaceArmISA.html#ad6f8df35055c90a9b0196aa47553e236">ArmISA::opcode6</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00114">114</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a5eb73ded03238e5a5fb1baf102999dff"></a><!-- doxytag: member="ArmISA::opcode7" ref="a5eb73ded03238e5a5fb1baf102999dff" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;7&gt; <a class="el" href="namespaceArmISA.html#a5eb73ded03238e5a5fb1baf102999dff">ArmISA::opcode7</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00113">113</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a class="anchor" id="af302b204e09be07be182bd8683193a7f"></a><!-- doxytag: member="ArmISA::or0" ref="af302b204e09be07be182bd8683193a7f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;17,16&gt; <a class="el" href="namespaceArmISA.html#af302b204e09be07be182bd8683193a7f">ArmISA::or0</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01775">1775</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a54efec8380bf721cfeb8798cb4f8ffac"></a><!-- doxytag: member="ArmISA::or1" ref="a54efec8380bf721cfeb8798cb4f8ffac" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;19,18&gt; <a class="el" href="namespaceArmISA.html#a54efec8380bf721cfeb8798cb4f8ffac">ArmISA::or1</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01776">1776</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a5f540665cdbc17173e12e097beb4ffb5"></a><!-- doxytag: member="ArmISA::or2" ref="a5f540665cdbc17173e12e097beb4ffb5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;21,20&gt; <a class="el" href="namespaceArmISA.html#a5f540665cdbc17173e12e097beb4ffb5">ArmISA::or2</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01777">1777</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="ab604ec72b49c0459ed0e31fd82c675c9"></a><!-- doxytag: member="ArmISA::or3" ref="ab604ec72b49c0459ed0e31fd82c675c9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;23,22&gt; <a class="el" href="namespaceArmISA.html#ab604ec72b49c0459ed0e31fd82c675c9">ArmISA::or3</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01778">1778</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a535a375c855f8dd6647dcc2a933ab4d2"></a><!-- doxytag: member="ArmISA::or4" ref="a535a375c855f8dd6647dcc2a933ab4d2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;25,24&gt; <a class="el" href="namespaceArmISA.html#a535a375c855f8dd6647dcc2a933ab4d2">ArmISA::or4</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01779">1779</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a53ca0e02e7ce79006c1c78c271290276"></a><!-- doxytag: member="ArmISA::or5" ref="a53ca0e02e7ce79006c1c78c271290276" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;27,26&gt; <a class="el" href="namespaceArmISA.html#a53ca0e02e7ce79006c1c78c271290276">ArmISA::or5</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01780">1780</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="aa3d83925e786d24d4e08e665fe478eeb"></a><!-- doxytag: member="ArmISA::or6" ref="aa3d83925e786d24d4e08e665fe478eeb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;29,28&gt; <a class="el" href="namespaceArmISA.html#aa3d83925e786d24d4e08e665fe478eeb">ArmISA::or6</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01781">1781</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a68f5f061e2db315edb054e4ea2ed85be"></a><!-- doxytag: member="ArmISA::or7" ref="a68f5f061e2db315edb054e4ea2ed85be" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;31,30&gt; <a class="el" href="namespaceArmISA.html#a68f5f061e2db315edb054e4ea2ed85be">ArmISA::or7</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01782">1782</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a9ae03fc893ebb870f39e5036fa505054"></a><!-- doxytag: member="ArmISA::orgn0" ref="a9ae03fc893ebb870f39e5036fa505054" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 11, 10 &gt; <a class="el" href="namespaceArmISA.html#a9ae03fc893ebb870f39e5036fa505054">ArmISA::orgn0</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01682">1682</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a23f04a8d51642a770e4a6c3deba0d512"></a><!-- doxytag: member="ArmISA::orgn1" ref="a23f04a8d51642a770e4a6c3deba0d512" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 27, 26 &gt; <a class="el" href="namespaceArmISA.html#a23f04a8d51642a770e4a6c3deba0d512">ArmISA::orgn1</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01689">1689</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a669a5d9343209851e234d5f2f7c573d5"></a><!-- doxytag: member="ArmISA::pa" ref="a669a5d9343209851e234d5f2f7c573d5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;39, 12&gt; <a class="el" href="namespaceArmISA.html#a669a5d9343209851e234d5f2f7c573d5">ArmISA::pa</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01825">1825</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

<p>Referenced by <a class="el" href="table__walker_8hh_source.html#l00505">ArmISA::TableWalker::LongDescriptor::nextDescAddr()</a>, and <a class="el" href="arm_2tlb_8cc_source.html#l00951">ArmISA::TLB::translateFs()</a>.</p>

</div>
</div>
<a class="anchor" id="a71a425e7860bbb3ed6f33c2ad182c8d0"></a><!-- doxytag: member="ArmISA::PABits" ref="a71a425e7860bbb3ed6f33c2ad182c8d0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const unsigned <a class="el" href="namespaceArmISA.html#a71a425e7860bbb3ed6f33c2ad182c8d0">ArmISA::PABits</a> = 32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2isa__traits_8hh_source.html#l00087">87</a> of file <a class="el" href="arm_2isa__traits_8hh_source.html">isa_traits.hh</a>.</p>

</div>
</div>
<a class="anchor" id="af88008c04e056065defb609b86b631d6"></a><!-- doxytag: member="ArmISA::PAddrImplMask" ref="af88008c04e056065defb609b86b631d6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="el" href="namespaceArmISA.html#af88008c04e056065defb609b86b631d6">ArmISA::PAddrImplMask</a> = (ULL(1) &lt;&lt; <a class="el" href="namespaceArmISA.html#a71a425e7860bbb3ed6f33c2ad182c8d0">PABits</a>) - 1</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2isa__traits_8hh_source.html#l00094">94</a> of file <a class="el" href="arm_2isa__traits_8hh_source.html">isa_traits.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a07a627ba286210abd9074a47c77a54b1"></a><!-- doxytag: member="ArmISA::Page_Mask" ref="a07a627ba286210abd9074a47c77a54b1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="el" href="namespaceArmISA.html#a07a627ba286210abd9074a47c77a54b1">ArmISA::Page_Mask</a> = ~(<a class="el" href="namespaceArmISA.html#a7a6f56fb5890f57e694afbb604e9fb90">PageBytes</a> - 1)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2isa__traits_8hh_source.html#l00065">65</a> of file <a class="el" href="arm_2isa__traits_8hh_source.html">isa_traits.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a7a6f56fb5890f57e694afbb604e9fb90"></a><!-- doxytag: member="ArmISA::PageBytes" ref="a7a6f56fb5890f57e694afbb604e9fb90" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="el" href="namespaceArmISA.html#a7a6f56fb5890f57e694afbb604e9fb90">ArmISA::PageBytes</a> = ULL(1) &lt;&lt; <a class="el" href="namespaceArmISA.html#aa9c3fc1797013f8e00684f22fa07315d">PageShift</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2isa__traits_8hh_source.html#l00064">64</a> of file <a class="el" href="arm_2isa__traits_8hh_source.html">isa_traits.hh</a>.</p>

<p>Referenced by <a class="el" href="arch_2arm_2remote__gdb_8cc_source.html#l00173">ArmISA::RemoteGDB::acc()</a>, and <a class="el" href="arch_2arm_2process_8cc_source.html#l00143">ArmLiveProcess::argsInit()</a>.</p>

</div>
</div>
<a class="anchor" id="a08d727046ebc7f00112c2f8bf3b6800e"></a><!-- doxytag: member="ArmISA::PageOffset" ref="a08d727046ebc7f00112c2f8bf3b6800e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="el" href="namespaceArmISA.html#a08d727046ebc7f00112c2f8bf3b6800e">ArmISA::PageOffset</a> = <a class="el" href="namespaceArmISA.html#a7a6f56fb5890f57e694afbb604e9fb90">PageBytes</a> - 1</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2isa__traits_8hh_source.html#l00066">66</a> of file <a class="el" href="arm_2isa__traits_8hh_source.html">isa_traits.hh</a>.</p>

<p>Referenced by <a class="el" href="arm_2isa__traits_8hh_source.html#l00092">VAddrOffset()</a>.</p>

</div>
</div>
<a class="anchor" id="aa9c3fc1797013f8e00684f22fa07315d"></a><!-- doxytag: member="ArmISA::PageShift" ref="aa9c3fc1797013f8e00684f22fa07315d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="el" href="namespaceArmISA.html#aa9c3fc1797013f8e00684f22fa07315d">ArmISA::PageShift</a> = 12</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2isa__traits_8hh_source.html#l00063">63</a> of file <a class="el" href="arm_2isa__traits_8hh_source.html">isa_traits.hh</a>.</p>

<p>Referenced by <a class="el" href="arm_2pagetable_8hh_source.html#l00187">ArmISA::TlbEntry::pageStart()</a>, <a class="el" href="arm_2pagetable_8hh_source.html#l00181">ArmISA::TlbEntry::updateVaddr()</a>, and <a class="el" href="arm_2isa__traits_8hh_source.html#l00091">VAddrVPN()</a>.</p>

</div>
</div>
<a class="anchor" id="a36afeec57f9529c30ce7dc2e6d7b41c1"></a><!-- doxytag: member="ArmISA::PCReg" ref="a36afeec57f9529c30ce7dc2e6d7b41c1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int <a class="el" href="namespaceArmISA.html#a36afeec57f9529c30ce7dc2e6d7b41c1">ArmISA::PCReg</a> = INTREG_PC</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2registers_8hh_source.html#l00104">104</a> of file <a class="el" href="arm_2registers_8hh_source.html">registers.hh</a>.</p>

<p>Referenced by <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00295">ArmISA::ArmStaticInst::printReg()</a>.</p>

</div>
</div>
<a class="anchor" id="aab032cb40aba5560512ad326bb2eebea"></a><!-- doxytag: member="ArmISA::pd0" ref="aab032cb40aba5560512ad326bb2eebea" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;4&gt; <a class="el" href="namespaceArmISA.html#aab032cb40aba5560512ad326bb2eebea">ArmISA::pd0</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01676">1676</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a47763275c81aaedfbc9aa1386f142e55"></a><!-- doxytag: member="ArmISA::pd1" ref="a47763275c81aaedfbc9aa1386f142e55" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;5&gt; <a class="el" href="namespaceArmISA.html#a47763275c81aaedfbc9aa1386f142e55">ArmISA::pd1</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01677">1677</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a2e847d70121ca6718d4fe276626d27b7"></a><!-- doxytag: member="ArmISA::procid" ref="a2e847d70121ca6718d4fe276626d27b7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;31,8&gt; <a class="el" href="namespaceArmISA.html#a2e847d70121ca6718d4fe276626d27b7">ArmISA::procid</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01787">1787</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a89ee62e7a5b4c441608f6e6def5eaca1"></a><!-- doxytag: member="ArmISA::ps" ref="a89ee62e7a5b4c441608f6e6def5eaca1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 18, 16 &gt; <a class="el" href="namespaceArmISA.html#a89ee62e7a5b4c441608f6e6def5eaca1">ArmISA::ps</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01699">1699</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

<p>Referenced by <a class="el" href="table__walker_8cc_source.html#l00734">ArmISA::TableWalker::processWalkAArch64()</a>, and <a class="el" href="core_8cc_source.html#l00072">setClockFrequency()</a>.</p>

</div>
</div>
<a class="anchor" id="a8b3e69649fab94ed6c08d7ba3da4c8f6"></a><!-- doxytag: member="ArmISA::psruser" ref="a8b3e69649fab94ed6c08d7ba3da4c8f6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;22&gt; <a class="el" href="namespaceArmISA.html#a8b3e69649fab94ed6c08d7ba3da4c8f6">ArmISA::psruser</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00131">131</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a class="anchor" id="ad975bf3b58174e885967f6c21ba2a7e4"></a><!-- doxytag: member="ArmISA::PteMask" ref="ad975bf3b58174e885967f6c21ba2a7e4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="el" href="namespaceArmISA.html#ad975bf3b58174e885967f6c21ba2a7e4">ArmISA::PteMask</a> = <a class="el" href="namespaceArmISA.html#ae709965dd7fcb64c16246b300f316afa">NPtePage</a> - 1</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2isa__traits_8hh_source.html#l00077">77</a> of file <a class="el" href="arm_2isa__traits_8hh_source.html">isa_traits.hh</a>.</p>

<p>Referenced by <a class="el" href="arm_2vtophys_8hh_source.html#l00043">PteAddr()</a>.</p>

</div>
</div>
<a class="anchor" id="a71715d7d17858999281c2d4ff8fe8a04"></a><!-- doxytag: member="ArmISA::PteShift" ref="a71715d7d17858999281c2d4ff8fe8a04" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="el" href="namespaceArmISA.html#a71715d7d17858999281c2d4ff8fe8a04">ArmISA::PteShift</a> = 3</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2isa__traits_8hh_source.html#l00074">74</a> of file <a class="el" href="arm_2isa__traits_8hh_source.html">isa_traits.hh</a>.</p>

<p>Referenced by <a class="el" href="arm_2vtophys_8hh_source.html#l00043">PteAddr()</a>.</p>

</div>
</div>
<a class="anchor" id="aed5336e8160b982f8b5bcb4b77d87c16"></a><!-- doxytag: member="ArmISA::ptw" ref="aed5336e8160b982f8b5bcb4b77d87c16" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;2&gt; <a class="el" href="namespaceArmISA.html#aed5336e8160b982f8b5bcb4b77d87c16">ArmISA::ptw</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01478">1478</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a37aaffadefd170b80aef79cd5d716782"></a><!-- doxytag: member="ArmISA::pubwl" ref="a37aaffadefd170b80aef79cd5d716782" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespaceArmISA.html#a37aaffadefd170b80aef79cd5d716782">ArmISA::pubwl</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00136">136</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a05de74247d1f83954775c8ab622d308d"></a><!-- doxytag: member="ArmISA::punwl" ref="a05de74247d1f83954775c8ab622d308d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;24, 20&gt; <a class="el" href="namespaceArmISA.html#a05de74247d1f83954775c8ab622d308d">ArmISA::punwl</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00160">160</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a class="anchor" id="aaedae291a5a9fc742b17b8876516d767"></a><!-- doxytag: member="ArmISA::q" ref="aaedae291a5a9fc742b17b8876516d767" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;27&gt; <a class="el" href="namespaceArmISA.html#aaedae291a5a9fc742b17b8876516d767">ArmISA::q</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01366">1366</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

<p>Referenced by <a class="el" href="global__event_8cc_source.html#l00084">BaseGlobalEvent::deschedule()</a>, <a class="el" href="stattest_8cc_source.html#l00138">StatTest::init()</a>, <a class="el" href="regfile_8hh_source.html#l00168">PhysRegFile::readFloatReg()</a>, and <a class="el" href="vfp_8cc_source.html#l00815">recipEstimate()</a>.</p>

</div>
</div>
<a class="anchor" id="a0b8a50528e847cbecc2ba4d5ad4fbbaa"></a><!-- doxytag: member="ArmISA::qc" ref="a0b8a50528e847cbecc2ba4d5ad4fbbaa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;27&gt; <a class="el" href="namespaceArmISA.html#a0b8a50528e847cbecc2ba4d5ad4fbbaa">ArmISA::qc</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01630">1630</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="ac57cdaf10aca505af83cb1fff1a3f4af"></a><!-- doxytag: member="ArmISA::rao2" ref="ac57cdaf10aca505af83cb1fff1a3f4af" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;18&gt; <a class="el" href="namespaceArmISA.html#ac57cdaf10aca505af83cb1fff1a3f4af">ArmISA::rao2</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01545">1545</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="ae6e3a7922c7938d4c00c326e25bc4f38"></a><!-- doxytag: member="ArmISA::rao3" ref="ae6e3a7922c7938d4c00c326e25bc4f38" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;16&gt; <a class="el" href="namespaceArmISA.html#ae6e3a7922c7938d4c00c326e25bc4f38">ArmISA::rao3</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01548">1548</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a620dbc977d3e9341051c9e517fb8876f"></a><!-- doxytag: member="ArmISA::rao4" ref="a620dbc977d3e9341051c9e517fb8876f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;6, 3&gt; <a class="el" href="namespaceArmISA.html#a620dbc977d3e9341051c9e517fb8876f">ArmISA::rao4</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01565">1565</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a068d3b30e68fe23c297e726a2bbb349a"></a><!-- doxytag: member="ArmISA::raz" ref="a068d3b30e68fe23c297e726a2bbb349a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;31, 28&gt; <a class="el" href="namespaceArmISA.html#a068d3b30e68fe23c297e726a2bbb349a">ArmISA::raz</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01670">1670</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="abdb3894c66cb19f6909623305b156ead"></a><!-- doxytag: member="ArmISA::raz_13_4" ref="abdb3894c66cb19f6909623305b156ead" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;13,4&gt; <a class="el" href="namespaceArmISA.html#abdb3894c66cb19f6909623305b156ead">ArmISA::raz_13_4</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01809">1809</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="af52edcab9531c17e54365f627d2ccc7c"></a><!-- doxytag: member="ArmISA::raz_28" ref="af52edcab9531c17e54365f627d2ccc7c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;28&gt; <a class="el" href="namespaceArmISA.html#af52edcab9531c17e54365f627d2ccc7c">ArmISA::raz_28</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01814">1814</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="ada4e065139ef501b35aaec37db4a76cb"></a><!-- doxytag: member="ArmISA::rd" ref="ada4e065139ef501b35aaec37db4a76cb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;15, 12&gt; <a class="el" href="namespaceArmISA.html#ada4e065139ef501b35aaec37db4a76cb">ArmISA::rd</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00120">120</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

<p>Referenced by <a class="el" href="printk_8cc_source.html#l00045">Printk()</a>.</p>

</div>
</div>
<a class="anchor" id="a45369daf162bfcb8fbb12c22ca75a24b"></a><!-- doxytag: member="ArmISA::recip_sqrt_estimate" ref="a45369daf162bfcb8fbb12c22ca75a24b" args="[256]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const uint8_t <a class="el" href="namespaceArmISA.html#a45369daf162bfcb8fbb12c22ca75a24b">ArmISA::recip_sqrt_estimate</a>[256]<code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Initial value:</b><div class="fragment"><pre class="fragment"> {
    255, 253, 251, 249, 247, 245, 243, 242, 240, 238, 236, 234, 233, 231, 229, 228,
    226, 224, 223, 221, 219, 218, 216, 215, 213, 212, 210, 209, 207, 206, 204, 203,
    201, 200, 198, 197, 196, 194, 193, 192, 190, 189, 188, 186, 185, 184, 183, 181,
    180, 179, 178, 176, 175, 174, 173, 172, 170, 169, 168, 167, 166, 165, 164, 163,
    162, 160, 159, 158, 157, 156, 155, 154, 153, 152, 151, 150, 149, 148, 147, 146,
    145, 144, 143, 142, 141, 140, 140, 139, 138, 137, 136, 135, 134, 133, 132, 131,
    131, 130, 129, 128, 127, 126, 126, 125, 124, 123, 122, 121, 121, 120, 119, 118,
    118, 117, 116, 115, 114, 114, 113, 112, 111, 111, 110, 109, 109, 108, 107, 106,
    105, 104, 103, 101, 100,  99,  97,  96,  95,  93,  92,  91,  90,  88,  87,  86,
    85,  84,  82,  81,  80,  79,  78,  77,  76,  75,  74,  72,  71,  70,  69,  68,
    67,  66,  65,  64,  63,  62,  61,  60,  60,  59,  58,  57,  56,  55,  54,  53,
    52,  51,  51,  50,  49,  48,  47,  46,  46,  45,  44,  43,  42,  42,  41,  40,
    39,  38,  38,  37,  36,  35,  35,  34,  33,  33,  32,  31,  30,  30,  29,  28,
    28,  27,  26,  26,  25,  24,  24,  23,  22,  22,  21,  20,  20,  19,  19,  18,
    17,  17,  16,  16,  15,  14,  14,  13,  13,  12,  11,  11,  10,  10,   9,   9,
    8,   8,   7,   6,   6,   5,   5,   4,   4,   3,   3,   2,   2,   1,   1,   0
}
</pre></div>
<p>Definition at line <a class="el" href="fplib_8cc_source.html#l02304">2304</a> of file <a class="el" href="fplib_8cc_source.html">fplib.cc</a>.</p>

</div>
</div>
<a class="anchor" id="ab37888ec570d47cd773b7fbcea081e76"></a><!-- doxytag: member="ArmISA::regList" ref="ab37888ec570d47cd773b7fbcea081e76" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;15, 0&gt; <a class="el" href="namespaceArmISA.html#ab37888ec570d47cd773b7fbcea081e76">ArmISA::regList</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00148">148</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a40bff70536b92895f0f36100dcd82608"></a><!-- doxytag: member="ArmISA::res0_23_22" ref="a40bff70536b92895f0f36100dcd82608" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;23, 22&gt; <a class="el" href="namespaceArmISA.html#a40bff70536b92895f0f36100dcd82608">ArmISA::res0_23_22</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01369">1369</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="abac5ffe79f8253b40fd749257bbd48dc"></a><!-- doxytag: member="ArmISA::res1_13_12_el2" ref="abac5ffe79f8253b40fd749257bbd48dc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;13, 12&gt; <a class="el" href="namespaceArmISA.html#abac5ffe79f8253b40fd749257bbd48dc">ArmISA::res1_13_12_el2</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01841">1841</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="af0ea83f52f1a1a0732fe7e25003c2be0"></a><!-- doxytag: member="ArmISA::res1_9_0_el2" ref="af0ea83f52f1a1a0732fe7e25003c2be0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;9, 0&gt; <a class="el" href="namespaceArmISA.html#af0ea83f52f1a1a0732fe7e25003c2be0">ArmISA::res1_9_0_el2</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01843">1843</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a6fe3281f4fb5e74300d02bc1d5ead520"></a><!-- doxytag: member="ArmISA::reserved_20_13" ref="a6fe3281f4fb5e74300d02bc1d5ead520" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;20,13&gt; <a class="el" href="namespaceArmISA.html#a6fe3281f4fb5e74300d02bc1d5ead520">ArmISA::reserved_20_13</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01798">1798</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a99cf50c7323ee48fe37282b57d20a1bc"></a><!-- doxytag: member="ArmISA::reserved_22" ref="a99cf50c7323ee48fe37282b57d20a1bc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;22&gt; <a class="el" href="namespaceArmISA.html#a99cf50c7323ee48fe37282b57d20a1bc">ArmISA::reserved_22</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01800">1800</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a2d999c0635599fcd84b4ea82e5cebabf"></a><!-- doxytag: member="ArmISA::reserved_30_26" ref="a2d999c0635599fcd84b4ea82e5cebabf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;30,26&gt; <a class="el" href="namespaceArmISA.html#a2d999c0635599fcd84b4ea82e5cebabf">ArmISA::reserved_30_26</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01803">1803</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a27c3d19c132d3cc2f6bbf7b2342c10fe"></a><!-- doxytag: member="ArmISA::reserved_4_3" ref="a27c3d19c132d3cc2f6bbf7b2342c10fe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;4,3&gt; <a class="el" href="namespaceArmISA.html#a27c3d19c132d3cc2f6bbf7b2342c10fe">ArmISA::reserved_4_3</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01792">1792</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a5f2b34918bd01003c015f3609a4cca14"></a><!-- doxytag: member="ArmISA::ReturnAddressReg" ref="a5f2b34918bd01003c015f3609a4cca14" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int <a class="el" href="namespaceArmISA.html#a5f2b34918bd01003c015f3609a4cca14">ArmISA::ReturnAddressReg</a> = INTREG_LR</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2registers_8hh_source.html#l00103">103</a> of file <a class="el" href="arm_2registers_8hh_source.html">registers.hh</a>.</p>

<p>Referenced by <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00295">ArmISA::ArmStaticInst::printReg()</a>.</p>

</div>
</div>
<a class="anchor" id="aa3065d71878af65ec94620d80115072d"></a><!-- doxytag: member="ArmISA::ReturnValueReg" ref="aa3065d71878af65ec94620d80115072d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int <a class="el" href="namespaceArmISA.html#aa3065d71878af65ec94620d80115072d">ArmISA::ReturnValueReg</a> = 0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2registers_8hh_source.html#l00092">92</a> of file <a class="el" href="arm_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a class="anchor" id="ac35c9b70bc7bca5391552a5d573014d3"></a><!-- doxytag: member="ArmISA::ReturnValueReg1" ref="ac35c9b70bc7bca5391552a5d573014d3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int <a class="el" href="namespaceArmISA.html#ac35c9b70bc7bca5391552a5d573014d3">ArmISA::ReturnValueReg1</a> = 1</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2registers_8hh_source.html#l00093">93</a> of file <a class="el" href="arm_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a class="anchor" id="ad4ec6fc850e433286f71acc33498dae1"></a><!-- doxytag: member="ArmISA::ReturnValueReg2" ref="ad4ec6fc850e433286f71acc33498dae1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int <a class="el" href="namespaceArmISA.html#ad4ec6fc850e433286f71acc33498dae1">ArmISA::ReturnValueReg2</a> = 2</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2registers_8hh_source.html#l00094">94</a> of file <a class="el" href="arm_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a72e9544b3687e59b8623c3838223ef45"></a><!-- doxytag: member="ArmISA::rfr" ref="a72e9544b3687e59b8623c3838223ef45" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;19&gt; <a class="el" href="namespaceArmISA.html#a72e9544b3687e59b8623c3838223ef45">ArmISA::rfr</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01485">1485</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a5cc244c12e01dc5f49d25a5c28c45b91"></a><!-- doxytag: member="ArmISA::rm" ref="a5cc244c12e01dc5f49d25a5c28c45b91" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;3, 0&gt; <a class="el" href="namespaceArmISA.html#a5cc244c12e01dc5f49d25a5c28c45b91">ArmISA::rm</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00124">124</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

<p>Referenced by <a class="el" href="fenv_8c_source.html#l00046">m5_fegetround()</a>.</p>

</div>
</div>
<a class="anchor" id="a25c34669be64f74a117a7390cd148d65"></a><!-- doxytag: member="ArmISA::rMode" ref="a25c34669be64f74a117a7390cd148d65" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;23, 22&gt; <a class="el" href="namespaceArmISA.html#a25c34669be64f74a117a7390cd148d65">ArmISA::rMode</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01626">1626</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="ae0fcbaa83545f8509301d6dee28c0775"></a><!-- doxytag: member="ArmISA::rn" ref="ae0fcbaa83545f8509301d6dee28c0775" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;19, 16&gt; <a class="el" href="namespaceArmISA.html#ae0fcbaa83545f8509301d6dee28c0775">ArmISA::rn</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00119">119</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a5073825d20fe175b2e501f434294843d"></a><!-- doxytag: member="ArmISA::rotate" ref="a5073825d20fe175b2e501f434294843d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;11, 8&gt; <a class="el" href="namespaceArmISA.html#a5073825d20fe175b2e501f434294843d">ArmISA::rotate</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00140">140</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

<p>Referenced by <a class="el" href="pred__inst_8cc_source.html#l00048">ArmISA::PredIntOp::generateDisassembly()</a>.</p>

</div>
</div>
<a class="anchor" id="aa1185da2e5234a1a6b319a9c91638571"></a><!-- doxytag: member="ArmISA::roundingModes" ref="aa1185da2e5234a1a6b319a9c91638571" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;31, 28&gt; <a class="el" href="namespaceArmISA.html#aa1185da2e5234a1a6b319a9c91638571">ArmISA::roundingModes</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01659">1659</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a4d6633367bb930bb68dfb469166a212a"></a><!-- doxytag: member="ArmISA::rr" ref="a4d6633367bb930bb68dfb469166a212a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;14&gt; <a class="el" href="namespaceArmISA.html#a4d6633367bb930bb68dfb469166a212a">ArmISA::rr</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01551">1551</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a4bad5cc5c9b261061b70f032741fb163"></a><!-- doxytag: member="ArmISA::rs" ref="a4bad5cc5c9b261061b70f032741fb163" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 11, 8 &gt; <a class="el" href="namespaceArmISA.html#a4bad5cc5c9b261061b70f032741fb163">ArmISA::rs</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01558">1558</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

<p>Referenced by <a class="el" href="i8254xGBe_8cc_source.html#l01750">IGbE::TxDescCache::pktComplete()</a>, and <a class="el" href="statistics_8hh_source.html#l02370">Stats::BinaryNode&lt; Op &gt;::size()</a>.</p>

</div>
</div>
<a class="anchor" id="a6a5137ad692d487e4762ee7a38e2609c"></a><!-- doxytag: member="ArmISA::rsvd" ref="a6a5137ad692d487e4762ee7a38e2609c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;29, 28&gt; <a class="el" href="namespaceArmISA.html#a6a5137ad692d487e4762ee7a38e2609c">ArmISA::rsvd</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01594">1594</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a31087ac9a3b292028c4ad67325c10f42"></a><!-- doxytag: member="ArmISA::rt" ref="a31087ac9a3b292028c4ad67325c10f42" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;15, 12&gt; <a class="el" href="namespaceArmISA.html#a31087ac9a3b292028c4ad67325c10f42">ArmISA::rt</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00121">121</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a class="anchor" id="abf8cb03cd66e324202243eba8b804f0b"></a><!-- doxytag: member="ArmISA::rw" ref="abf8cb03cd66e324202243eba8b804f0b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 10 &gt; <a class="el" href="namespaceArmISA.html#abf8cb03cd66e324202243eba8b804f0b">ArmISA::rw</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01447">1447</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

<p>Referenced by <a class="el" href="pl111_8cc_source.html#l00383">Pl111::pixelConverter()</a>.</p>

</div>
</div>
<a class="anchor" id="ae32c8ef7b61b7855b3a47485974d0e2f"></a><!-- doxytag: member="ArmISA::s" ref="ae32c8ef7b61b7855b3a47485974d0e2f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;4&gt; <a class="el" href="namespaceArmISA.html#ae32c8ef7b61b7855b3a47485974d0e2f">ArmISA::s</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01736">1736</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

<p>Referenced by <a class="el" href="stride_8cc_source.html#l00072">StridePrefetcher::PCTable::allocateNewContext()</a>, <a class="el" href="base__dyn__inst__impl_8hh_source.html#l00191">BaseDynInst&lt; Impl &gt;::dump()</a>, <a class="el" href="statistics_8cc_source.html#l00252">Stats::VectorDistInfo::enable()</a>, <a class="el" href="statistics_8cc_source.html#l00242">Stats::VectorInfo::enable()</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00209">EndBitUnion()</a>, <a class="el" href="fu__pool_8cc_source.html#l00083">FUPool::FUPool()</a>, <a class="el" href="strnumtest_8cc_source.html#l00040">main()</a>, <a class="el" href="mshr_8cc_source.html#l00175">MSHR::TargetList::print()</a>, <a class="el" href="blk_8hh_source.html#l00319">CacheBlk::print()</a>, <a class="el" href="printk_8cc_source.html#l00045">Printk()</a>, <a class="el" href="AbstractController_8cc_source.html#l00206">AbstractController::queueMemoryRead()</a>, <a class="el" href="AbstractController_8cc_source.html#l00231">AbstractController::queueMemoryWrite()</a>, <a class="el" href="AbstractController_8cc_source.html#l00259">AbstractController::queueMemoryWritePartial()</a>, <a class="el" href="vfp_8cc_source.html#l00815">recipEstimate()</a>, <a class="el" href="vfp_8cc_source.html#l00728">recipSqrtEstimate()</a>, <a class="el" href="xbar_8cc_source.html#l00365">BaseXBar::recvRangeChange()</a>, <a class="el" href="AbstractController_8cc_source.html#l00304">AbstractController::recvTimingResp()</a>, <a class="el" href="syscallreturn_8hh_source.html#l00071">SyscallReturn::retry()</a>, <a class="el" href="core_8cc_source.html#l00072">setClockFrequency()</a>, <a class="el" href="SimpleNetwork_8cc_source.html#l00046">SimpleNetwork::SimpleNetwork()</a>, <a class="el" href="str_8hh_source.html#l00167">to_bool()</a>, <a class="el" href="xbar_8cc_source.html#l00069">BaseXBar::~BaseXBar()</a>, <a class="el" href="stride_8cc_source.html#l00090">StridePrefetcher::PCTable::~PCTable()</a>, and <a class="el" href="physical_8cc_source.html#l00197">PhysicalMemory::~PhysicalMemory()</a>.</p>

</div>
</div>
<a class="anchor" id="a6af00826021005760b36569412ed04c6"></a><!-- doxytag: member="ArmISA::sa" ref="a6af00826021005760b36569412ed04c6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;3&gt; <a class="el" href="namespaceArmISA.html#a6af00826021005760b36569412ed04c6">ArmISA::sa</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01572">1572</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="acf3c87fbcd28d47ff53cbae2a40d2d30"></a><!-- doxytag: member="ArmISA::sa0" ref="acf3c87fbcd28d47ff53cbae2a40d2d30" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;4&gt; <a class="el" href="namespaceArmISA.html#acf3c87fbcd28d47ff53cbae2a40d2d30">ArmISA::sa0</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01570">1570</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a41f9511176cc830dac60bdcf44592f31"></a><!-- doxytag: member="ArmISA::sataRAMLatency" ref="a41f9511176cc830dac60bdcf44592f31" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespaceArmISA.html#a41f9511176cc830dac60bdcf44592f31">ArmISA::sataRAMLatency</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01791">1791</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="ac87c0e4c282cf57b5f6a466934c9802d"></a><!-- doxytag: member="ArmISA::scd" ref="ac87c0e4c282cf57b5f6a466934c9802d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;7&gt; <a class="el" href="namespaceArmISA.html#ac87c0e4c282cf57b5f6a466934c9802d">ArmISA::scd</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01511">1511</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a4982970a6e14df1bcdec992e13010ea6"></a><!-- doxytag: member="ArmISA::scr" ref="a4982970a6e14df1bcdec992e13010ea6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SCR <a class="el" href="namespaceArmISA.html#a4982970a6e14df1bcdec992e13010ea6">ArmISA::scr</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01848">1848</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

<p>Referenced by <a class="el" href="arch_2arm_2faults_8cc_source.html#l01314">ArmISA::FastInterrupt::abortDisable()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l01275">ArmISA::Interrupt::abortDisable()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l01003">ArmISA::AbortFault&lt; T &gt;::abortDisable()</a>, <a class="el" href="arm_2interrupts_8hh_source.html#l00136">ArmISA::Interrupts::checkInterrupts()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l01324">ArmISA::FastInterrupt::fiqDisable()</a>, <a class="el" href="arm_2interrupts_8hh_source.html#l00222">ArmISA::Interrupts::getInterrupt()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l00429">ArmISA::ArmFault::invoke()</a>, <a class="el" href="pmu_8cc_source.html#l00356">ArmISA::PMU::isFiltered()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l01370">ArmISA::SystemError::routeToHyp()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l01300">ArmISA::FastInterrupt::routeToHyp()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l01261">ArmISA::Interrupt::routeToHyp()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l01159">ArmISA::DataAbort::routeToHyp()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l01098">ArmISA::PrefetchAbort::routeToHyp()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l00796">ArmISA::SupervisorCall::routeToHyp()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l00731">ArmISA::UndefinedInstruction::routeToHyp()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l01361">ArmISA::SystemError::routeToMonitor()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l01288">ArmISA::FastInterrupt::routeToMonitor()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l01249">ArmISA::Interrupt::routeToMonitor()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l01147">ArmISA::DataAbort::routeToMonitor()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l01086">ArmISA::PrefetchAbort::routeToMonitor()</a>, and <a class="el" href="arm_2interrupts_8cc_source.html#l00050">ArmISA::Interrupts::takeInt()</a>.</p>

</div>
</div>
<a class="anchor" id="ac098387905d705c299fbfbd3db0e701c"></a><!-- doxytag: member="ArmISA::sed" ref="ac098387905d705c299fbfbd3db0e701c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;8&gt; <a class="el" href="namespaceArmISA.html#ac098387905d705c299fbfbd3db0e701c">ArmISA::sed</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01560">1560</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a349e0b397ad4a56b612a61f767bae0ce"></a><!-- doxytag: member="ArmISA::sel" ref="a349e0b397ad4a56b612a61f767bae0ce" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespaceArmISA.html#a349e0b397ad4a56b612a61f767bae0ce">ArmISA::sel</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01819">1819</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a87eb437bca4f99b6b20ed07c6ae64f48"></a><!-- doxytag: member="ArmISA::sevenAndFour" ref="a87eb437bca4f99b6b20ed07c6ae64f48" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;33&gt; <a class="el" href="namespaceArmISA.html#a87eb437bca4f99b6b20ed07c6ae64f48">ArmISA::sevenAndFour</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00090">90</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a149b44b40a39b59880ff549cd3f76f08"></a><!-- doxytag: member="ArmISA::sField" ref="a149b44b40a39b59880ff549cd3f76f08" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;20&gt; <a class="el" href="namespaceArmISA.html#a149b44b40a39b59880ff549cd3f76f08">ArmISA::sField</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00118">118</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a class="anchor" id="aa4732a9f802bdb386b8d76cb02a6df60"></a><!-- doxytag: member="ArmISA::sh" ref="aa4732a9f802bdb386b8d76cb02a6df60" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;8, 7&gt; <a class="el" href="namespaceArmISA.html#aa4732a9f802bdb386b8d76cb02a6df60">ArmISA::sh</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01828">1828</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

<p>Referenced by <a class="el" href="table__walker_8cc_source.html#l01205">ArmISA::TableWalker::memAttrsLPAE()</a>.</p>

</div>
</div>
<a class="anchor" id="a5c42f41daf16716d469a7b074ba3a5d7"></a><!-- doxytag: member="ArmISA::sh0" ref="a5c42f41daf16716d469a7b074ba3a5d7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 13, 12 &gt; <a class="el" href="namespaceArmISA.html#a5c42f41daf16716d469a7b074ba3a5d7">ArmISA::sh0</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01683">1683</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a9eea1cf6d53e3c2efcd1a1672c531124"></a><!-- doxytag: member="ArmISA::sh1" ref="a9eea1cf6d53e3c2efcd1a1672c531124" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 29, 28 &gt; <a class="el" href="namespaceArmISA.html#a9eea1cf6d53e3c2efcd1a1672c531124">ArmISA::sh1</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01690">1690</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a1f1168cf4450bbca9df080baf8bc763c"></a><!-- doxytag: member="ArmISA::shift" ref="a1f1168cf4450bbca9df080baf8bc763c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;6, 5&gt; <a class="el" href="namespaceArmISA.html#a1f1168cf4450bbca9df080baf8bc763c">ArmISA::shift</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00123">123</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

<p>Referenced by <a class="el" href="dsp_8cc_source.html#l00042">MipsISA::bitrev()</a>, <a class="el" href="x86_2interrupts_8cc_source.html#l00067">divideFromConf()</a>, <a class="el" href="condcodes_8hh_source.html#l00043">findCarry()</a>, <a class="el" href="condcodes_8hh_source.html#l00055">findOverflow()</a>, <a class="el" href="fplib_8cc_source.html#l00235">fp128_normalise()</a>, <a class="el" href="fplib_8cc_source.html#l00181">fp16_normalise()</a>, <a class="el" href="fplib_8cc_source.html#l00199">fp32_normalise()</a>, <a class="el" href="fplib_8cc_source.html#l00217">fp64_normalise()</a>, <a class="el" href="ps2_8cc_source.html#l00081">Ps2::keySymToPs2()</a>, and <a class="el" href="microop_8hh_source.html#l00097">X86ISA::X86MicroopBase::X86MicroopBase()</a>.</p>

</div>
</div>
<a class="anchor" id="a35b416a868dddc1a40eaa24e0c8a0fed"></a><!-- doxytag: member="ArmISA::shiftSize" ref="a35b416a868dddc1a40eaa24e0c8a0fed" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;11, 7&gt; <a class="el" href="namespaceArmISA.html#a35b416a868dddc1a40eaa24e0c8a0fed">ArmISA::shiftSize</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00122">122</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a class="anchor" id="aa1eee0eec0da3ce0907ff255df711689"></a><!-- doxytag: member="ArmISA::shortVectors" ref="aa1eee0eec0da3ce0907ff255df711689" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;27, 24&gt; <a class="el" href="namespaceArmISA.html#aa1eee0eec0da3ce0907ff255df711689">ArmISA::shortVectors</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01658">1658</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="ae8ba8d63b5beaa2dae7e934b07f0bd82"></a><!-- doxytag: member="ArmISA::sif" ref="ae8ba8d63b5beaa2dae7e934b07f0bd82" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;9&gt; <a class="el" href="namespaceArmISA.html#ae8ba8d63b5beaa2dae7e934b07f0bd82">ArmISA::sif</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01509">1509</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a821637eed8edfa7cf6d2ae82e2000933"></a><!-- doxytag: member="ArmISA::singlePrecision" ref="a821637eed8edfa7cf6d2ae82e2000933" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;7, 4&gt; <a class="el" href="namespaceArmISA.html#a821637eed8edfa7cf6d2ae82e2000933">ArmISA::singlePrecision</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01653">1653</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a984eca3b4417335d47761228b03d43c4"></a><!-- doxytag: member="ArmISA::sl0" ref="a984eca3b4417335d47761228b03d43c4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;7, 6&gt; <a class="el" href="namespaceArmISA.html#a984eca3b4417335d47761228b03d43c4">ArmISA::sl0</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01737">1737</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a6a1845b850037f140ad2805857487ebd"></a><!-- doxytag: member="ArmISA::smd" ref="a6a1845b850037f140ad2805857487ebd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;7&gt; <a class="el" href="namespaceArmISA.html#a6a1845b850037f140ad2805857487ebd">ArmISA::smd</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01512">1512</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a374fc69ddc2f21b9b13d2dcdcad3531f"></a><!-- doxytag: member="ArmISA::sp" ref="a374fc69ddc2f21b9b13d2dcdcad3531f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;0&gt; <a class="el" href="namespaceArmISA.html#a374fc69ddc2f21b9b13d2dcdcad3531f">ArmISA::sp</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01384">1384</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

<p>Referenced by <a class="el" href="linux_2threadinfo_8hh_source.html#l00078">Linux::ThreadInfo::curThreadInfo()</a>, <a class="el" href="arch_2sparc_2process_8cc_source.html#l00472">Sparc64LiveProcess::flushWindows()</a>, and <a class="el" href="arch_2sparc_2process_8cc_source.html#l00437">Sparc32LiveProcess::flushWindows()</a>.</p>

</div>
</div>
<a class="anchor" id="a8ef8fc36b5eeeeb8b014b25d70f487fb"></a><!-- doxytag: member="ArmISA::squareRoot" ref="a8ef8fc36b5eeeeb8b014b25d70f487fb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;23, 20&gt; <a class="el" href="namespaceArmISA.html#a8ef8fc36b5eeeeb8b014b25d70f487fb">ArmISA::squareRoot</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01657">1657</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="ab1b18e0fb80cdb5c2246e2ebcfb325db"></a><!-- doxytag: member="ArmISA::ss" ref="ab1b18e0fb80cdb5c2246e2ebcfb325db" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;21&gt; <a class="el" href="namespaceArmISA.html#ab1b18e0fb80cdb5c2246e2ebcfb325db">ArmISA::ss</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01370">1370</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

<p>Referenced by <a class="el" href="arch_2x86_2faults_8cc_source.html#l00165">X86ISA::PageFault::describe()</a>, <a class="el" href="arch_2x86_2faults_8cc_source.html#l00096">X86ISA::X86FaultBase::describe()</a>, <a class="el" href="microop_8hh_source.html#l00114">X86ISA::X86MicroopBase::generateDisassembly()</a>, <a class="el" href="integer_8cc_source.html#l00147">PowerISA::IntRotateOp::generateDisassembly()</a>, <a class="el" href="integer_8cc_source.html#l00120">PowerISA::IntShiftOp::generateDisassembly()</a>, <a class="el" href="integer_8cc_source.html#l00084">PowerISA::IntImmOp::generateDisassembly()</a>, <a class="el" href="integer_8cc_source.html#l00037">PowerISA::IntOp::generateDisassembly()</a>, <a class="el" href="floating_8cc_source.html#l00036">PowerISA::FloatOp::generateDisassembly()</a>, <a class="el" href="condition_8cc_source.html#l00049">PowerISA::CondMoveOp::generateDisassembly()</a>, <a class="el" href="condition_8cc_source.html#l00036">PowerISA::CondLogicOp::generateDisassembly()</a>, <a class="el" href="branch_8cc_source.html#l00160">PowerISA::BranchRegCond::generateDisassembly()</a>, <a class="el" href="branch_8cc_source.html#l00134">PowerISA::BranchNonPCRelCond::generateDisassembly()</a>, <a class="el" href="branch_8cc_source.html#l00108">PowerISA::BranchPCRelCond::generateDisassembly()</a>, <a class="el" href="branch_8cc_source.html#l00086">PowerISA::BranchNonPCRel::generateDisassembly()</a>, <a class="el" href="branch_8cc_source.html#l00062">PowerISA::BranchPCRel::generateDisassembly()</a>, <a class="el" href="vfp_8cc_source.html#l00141">ArmISA::FpRegRegRegImmOp::generateDisassembly()</a>, <a class="el" href="vfp_8cc_source.html#l00126">ArmISA::FpRegRegRegRegOp::generateDisassembly()</a>, <a class="el" href="vfp_8cc_source.html#l00113">ArmISA::FpRegRegRegOp::generateDisassembly()</a>, <a class="el" href="vfp_8cc_source.html#l00101">ArmISA::FpRegRegImmOp::generateDisassembly()</a>, <a class="el" href="vfp_8cc_source.html#l00091">ArmISA::FpRegImmOp::generateDisassembly()</a>, <a class="el" href="vfp_8cc_source.html#l00080">ArmISA::FpRegRegOp::generateDisassembly()</a>, <a class="el" href="vfp_8cc_source.html#l00064">ArmISA::FpCondSelOp::generateDisassembly()</a>, <a class="el" href="vfp_8cc_source.html#l00049">ArmISA::FpCondCompRegOp::generateDisassembly()</a>, <a class="el" href="arch_2x86_2insts_2static__inst_8cc_source.html#l00275">X86ISA::X86StaticInst::generateDisassembly()</a>, <a class="el" href="arch_2power_2insts_2static__inst_8cc_source.html#l00064">PowerISA::PowerStaticInst::generateDisassembly()</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00591">ArmISA::ArmStaticInst::generateDisassembly()</a>, <a class="el" href="pred__inst_8cc_source.html#l00106">ArmISA::PredMacroOp::generateDisassembly()</a>, <a class="el" href="pred__inst_8cc_source.html#l00097">ArmISA::DataRegRegOp::generateDisassembly()</a>, <a class="el" href="pred__inst_8cc_source.html#l00088">ArmISA::DataRegOp::generateDisassembly()</a>, <a class="el" href="pred__inst_8cc_source.html#l00079">ArmISA::DataImmOp::generateDisassembly()</a>, <a class="el" href="pred__inst_8cc_source.html#l00065">ArmISA::PredImmOp::generateDisassembly()</a>, <a class="el" href="pred__inst_8cc_source.html#l00048">ArmISA::PredIntOp::generateDisassembly()</a>, <a class="el" href="misc64_8cc_source.html#l00055">RegRegRegImmOp64::generateDisassembly()</a>, <a class="el" href="misc64_8cc_source.html#l00043">RegRegImmImmOp64::generateDisassembly()</a>, <a class="el" href="arch_2power_2insts_2misc_8cc_source.html#l00036">PowerISA::MiscOp::generateDisassembly()</a>, <a class="el" href="arch_2arm_2insts_2misc_8cc_source.html#l00316">RegImmRegShiftOp::generateDisassembly()</a>, <a class="el" href="arch_2arm_2insts_2misc_8cc_source.html#l00305">RegImmRegOp::generateDisassembly()</a>, <a class="el" href="arch_2arm_2insts_2misc_8cc_source.html#l00293">RegRegImmImmOp::generateDisassembly()</a>, <a class="el" href="arch_2arm_2insts_2misc_8cc_source.html#l00283">RegImmImmOp::generateDisassembly()</a>, <a class="el" href="arch_2arm_2insts_2misc_8cc_source.html#l00271">RegMiscRegImmOp::generateDisassembly()</a>, <a class="el" href="arch_2arm_2insts_2misc_8cc_source.html#l00259">MiscRegRegImmOp::generateDisassembly()</a>, <a class="el" href="arch_2arm_2insts_2misc_8cc_source.html#l00247">RegRegImmOp::generateDisassembly()</a>, <a class="el" href="arch_2arm_2insts_2misc_8cc_source.html#l00234">RegRegRegOp::generateDisassembly()</a>, <a class="el" href="arch_2arm_2insts_2misc_8cc_source.html#l00219">RegRegRegRegOp::generateDisassembly()</a>, <a class="el" href="arch_2arm_2insts_2misc_8cc_source.html#l00205">RegRegRegImmOp::generateDisassembly()</a>, <a class="el" href="arch_2arm_2insts_2misc_8cc_source.html#l00194">RegRegOp::generateDisassembly()</a>, <a class="el" href="arch_2arm_2insts_2misc_8cc_source.html#l00184">RegImmOp::generateDisassembly()</a>, <a class="el" href="arch_2arm_2insts_2misc_8cc_source.html#l00175">ImmOp::generateDisassembly()</a>, <a class="el" href="arch_2arm_2insts_2misc_8cc_source.html#l00162">McrrOp::generateDisassembly()</a>, <a class="el" href="arch_2arm_2insts_2misc_8cc_source.html#l00149">MrrcOp::generateDisassembly()</a>, <a class="el" href="arch_2arm_2insts_2misc_8cc_source.html#l00139">MsrRegOp::generateDisassembly()</a>, <a class="el" href="arch_2arm_2insts_2misc_8cc_source.html#l00130">MsrImmOp::generateDisassembly()</a>, <a class="el" href="arch_2arm_2insts_2misc_8cc_source.html#l00045">MrsOp::generateDisassembly()</a>, <a class="el" href="mem64_8cc_source.html#l00185">ArmISA::MemoryLiteral64::generateDisassembly()</a>, <a class="el" href="mem64_8cc_source.html#l00171">ArmISA::MemoryEx64::generateDisassembly()</a>, <a class="el" href="mem64_8cc_source.html#l00162">ArmISA::MemoryRaw64::generateDisassembly()</a>, <a class="el" href="mem64_8cc_source.html#l00152">ArmISA::MemoryReg64::generateDisassembly()</a>, <a class="el" href="mem64_8cc_source.html#l00141">ArmISA::MemoryPostIndex64::generateDisassembly()</a>, <a class="el" href="mem64_8cc_source.html#l00132">ArmISA::MemoryPreIndex64::generateDisassembly()</a>, <a class="el" href="mem64_8cc_source.html#l00114">ArmISA::MemoryDImmEx64::generateDisassembly()</a>, <a class="el" href="mem64_8cc_source.html#l00098">ArmISA::MemoryDImm64::generateDisassembly()</a>, <a class="el" href="mem64_8cc_source.html#l00087">ArmISA::MemoryImm64::generateDisassembly()</a>, <a class="el" href="mem64_8cc_source.html#l00051">ArmISA::SysDC64::generateDisassembly()</a>, <a class="el" href="arm_2insts_2mem_8hh_source.html#l00490">ArmISA::MemoryPostIndex&lt; Base &gt;::generateDisassembly()</a>, <a class="el" href="arm_2insts_2mem_8hh_source.html#l00440">ArmISA::MemoryPreIndex&lt; Base &gt;::generateDisassembly()</a>, <a class="el" href="arm_2insts_2mem_8hh_source.html#l00390">ArmISA::MemoryOffset&lt; Base &gt;::generateDisassembly()</a>, <a class="el" href="power_2insts_2mem_8cc_source.html#l00043">PowerISA::MemDispOp::generateDisassembly()</a>, <a class="el" href="arm_2insts_2mem_8cc_source.html#l00119">ArmISA::SrsOp::generateDisassembly()</a>, <a class="el" href="arm_2insts_2mem_8cc_source.html#l00094">ArmISA::RfeOp::generateDisassembly()</a>, <a class="el" href="arm_2insts_2mem_8cc_source.html#l00080">ArmISA::Swap::generateDisassembly()</a>, <a class="el" href="macromem_8cc_source.html#l01612">ArmISA::MicroMemPairOp::generateDisassembly()</a>, <a class="el" href="macromem_8cc_source.html#l01595">ArmISA::MicroMemOp::generateDisassembly()</a>, <a class="el" href="macromem_8cc_source.html#l01582">ArmISA::MicroIntOp::generateDisassembly()</a>, <a class="el" href="macromem_8cc_source.html#l01571">ArmISA::MicroIntMov::generateDisassembly()</a>, <a class="el" href="macromem_8cc_source.html#l01559">ArmISA::MicroIntRegXOp::generateDisassembly()</a>, <a class="el" href="macromem_8cc_source.html#l01550">ArmISA::MicroSetPCCPSR::generateDisassembly()</a>, <a class="el" href="macromem_8cc_source.html#l01537">ArmISA::MicroIntImmXOp::generateDisassembly()</a>, <a class="el" href="macromem_8cc_source.html#l01524">ArmISA::MicroIntImmOp::generateDisassembly()</a>, <a class="el" href="data64_8cc_source.html#l00188">ArmISA::DataXCondSelOp::generateDisassembly()</a>, <a class="el" href="data64_8cc_source.html#l00173">ArmISA::DataXCondCompRegOp::generateDisassembly()</a>, <a class="el" href="data64_8cc_source.html#l00160">ArmISA::DataXCondCompImmOp::generateDisassembly()</a>, <a class="el" href="data64_8cc_source.html#l00145">ArmISA::DataX3RegOp::generateDisassembly()</a>, <a class="el" href="data64_8cc_source.html#l00131">ArmISA::DataX2RegImmOp::generateDisassembly()</a>, <a class="el" href="data64_8cc_source.html#l00118">ArmISA::DataX2RegOp::generateDisassembly()</a>, <a class="el" href="data64_8cc_source.html#l00106">ArmISA::DataX1Reg2ImmOp::generateDisassembly()</a>, <a class="el" href="data64_8cc_source.html#l00094">ArmISA::DataX1RegImmOp::generateDisassembly()</a>, <a class="el" href="data64_8cc_source.html#l00083">ArmISA::DataX1RegOp::generateDisassembly()</a>, <a class="el" href="data64_8cc_source.html#l00074">ArmISA::DataXERegOp::generateDisassembly()</a>, <a class="el" href="data64_8cc_source.html#l00065">ArmISA::DataXSRegOp::generateDisassembly()</a>, <a class="el" href="data64_8cc_source.html#l00055">ArmISA::DataXImmOnlyOp::generateDisassembly()</a>, <a class="el" href="data64_8cc_source.html#l00046">ArmISA::DataXImmOp::generateDisassembly()</a>, <a class="el" href="branch64_8cc_source.html#l00135">ArmISA::BranchImmImmReg64::generateDisassembly()</a>, <a class="el" href="branch64_8cc_source.html#l00123">ArmISA::BranchImmReg64::generateDisassembly()</a>, <a class="el" href="branch64_8cc_source.html#l00114">ArmISA::BranchEret64::generateDisassembly()</a>, <a class="el" href="branch64_8cc_source.html#l00103">ArmISA::BranchRet64::generateDisassembly()</a>, <a class="el" href="branch64_8cc_source.html#l00093">ArmISA::BranchReg64::generateDisassembly()</a>, <a class="el" href="branch64_8cc_source.html#l00083">ArmISA::BranchImm64::generateDisassembly()</a>, <a class="el" href="branch64_8cc_source.html#l00073">ArmISA::BranchImmCond64::generateDisassembly()</a>, <a class="el" href="cpu_2kvm_2base_8cc_source.html#l00813">BaseKvmCPU::getAndFormatOneReg()</a>, and <a class="el" href="linux_2events_8cc_source.html#l00060">Linux::DebugPrintkEvent::process()</a>.</p>

</div>
</div>
<a class="anchor" id="a722e2e7c5fe435d5ce088ab002cd9653"></a><!-- doxytag: member="ArmISA::st" ref="a722e2e7c5fe435d5ce088ab002cd9653" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;11&gt; <a class="el" href="namespaceArmISA.html#a722e2e7c5fe435d5ce088ab002cd9653">ArmISA::st</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01507">1507</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

<p>Referenced by <a class="el" href="stattest_8cc_source.html#l00119">__stattest()</a>, and <a class="el" href="ecoff__object_8cc_source.html#l00124">EcoffObject::loadLocalSymbols()</a>.</p>

</div>
</div>
<a class="anchor" id="a5f2fa736ead4cd563dc7856cf712464f"></a><!-- doxytag: member="ArmISA::StackPointerReg" ref="a5f2fa736ead4cd563dc7856cf712464f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int <a class="el" href="namespaceArmISA.html#a5f2fa736ead4cd563dc7856cf712464f">ArmISA::StackPointerReg</a> = INTREG_SP</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2registers_8hh_source.html#l00102">102</a> of file <a class="el" href="arm_2registers_8hh_source.html">registers.hh</a>.</p>

<p>Referenced by <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00295">ArmISA::ArmStaticInst::printReg()</a>.</p>

</div>
</div>
<a class="anchor" id="ab7583452c2328b9aaf5982ce3225554a"></a><!-- doxytag: member="ArmISA::status" ref="ab7583452c2328b9aaf5982ce3225554a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;5, 0&gt; <a class="el" href="namespaceArmISA.html#ab7583452c2328b9aaf5982ce3225554a">ArmISA::status</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01602">1602</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

<p>Referenced by <a class="el" href="arch_2mips_2faults_8hh_source.html#l00090">MipsISA::MipsFaultBase::base()</a>, <a class="el" href="syscall__emul_8cc_source.html#l00210">closeFunc()</a>, <a class="el" href="mips_2isa_8cc_source.html#l00164">MipsISA::ISA::configCP()</a>, <a class="el" href="o3_2cpu_8cc_source.html#l01134">FullO3CPU&lt; Impl &gt;::drainResume()</a>, <a class="el" href="ide__ctrl_8hh_source.html#l00067">IdeController::EndBitUnion()</a>, <a class="el" href="mips_2mt_8hh_source.html#l00108">MipsISA::forkThread()</a>, <a class="el" href="mips_2interrupts_8cc_source.html#l00110">MipsISA::Interrupts::getInterrupt()</a>, <a class="el" href="arch_2mips_2faults_8cc_source.html#l00146">MipsISA::ResetFault::invoke()</a>, <a class="el" href="Sequencer_8cc_source.html#l00580">Sequencer::makeRequest()</a>, <a class="el" href="sim_2system_8cc_source.html#l00260">System::numRunningContexts()</a>, <a class="el" href="arch_2mips_2faults_8hh_source.html#l00281">MipsISA::TlbRefillFault::offset()</a>, <a class="el" href="block_8cc_source.html#l00124">VirtIOBlock::RequestQueue::onNotifyDescriptor()</a>, <a class="el" href="i8254xGBe_8cc_source.html#l01332">IGbE::RxDescCache::pktComplete()</a>, <a class="el" href="i8042_8cc_source.html#l00210">X86ISA::PS2Mouse::processData()</a>, <a class="el" href="kmi_8cc_source.html#l00067">Pl050::read()</a>, <a class="el" href="sinic_8cc_source.html#l00716">Sinic::Device::rxKick()</a>, <a class="el" href="i8042_8cc_source.html#l00533">X86ISA::PS2Mouse::serialize()</a>, <a class="el" href="kmi_8cc_source.html#l00311">Pl050::serialize()</a>, <a class="el" href="arch_2mips_2faults_8cc_source.html#l00102">MipsISA::MipsFaultBase::setExceptionState()</a>, <a class="el" href="i8042_8cc_source.html#l00553">X86ISA::PS2Mouse::unserialize()</a>, <a class="el" href="kmi_8cc_source.html#l00334">Pl050::unserialize()</a>, <a class="el" href="dev_2virtio_2base_8cc_source.html#l00351">VirtIODeviceBase::unserialize()</a>, <a class="el" href="mips_2mt_8hh_source.html#l00241">MipsISA::updateStatusView()</a>, <a class="el" href="mips_2mt_8hh_source.html#l00259">MipsISA::updateTCStatusView()</a>, <a class="el" href="o3_2cpu_8cc_source.html#l01645">FullO3CPU&lt; Impl &gt;::wakeup()</a>, and <a class="el" href="pci_8cc_source.html#l00142">PciVirtIO::write()</a>.</p>

</div>
</div>
<a class="anchor" id="ad5edb3e90eed952adc814cb7720efd92"></a><!-- doxytag: member="ArmISA::stride" ref="ad5edb3e90eed952adc814cb7720efd92" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;21, 20&gt; <a class="el" href="namespaceArmISA.html#ad5edb3e90eed952adc814cb7720efd92">ArmISA::stride</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01625">1625</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

<p>Referenced by <a class="el" href="table__walker_8hh_source.html#l00505">ArmISA::TableWalker::LongDescriptor::nextDescAddr()</a>, <a class="el" href="vfp_8cc_source.html#l01144">ArmISA::VfpMacroOp::nextIdxs()</a>, <a class="el" href="Prefetcher_8cc_source.html#l00136">Prefetcher::observeMiss()</a>, and <a class="el" href="table__walker_8cc_source.html#l00734">ArmISA::TableWalker::processWalkAArch64()</a>.</p>

</div>
</div>
<a class="anchor" id="ae27d7c10d7e843a615e46e95d27b1fb2"></a><!-- doxytag: member="ArmISA::subArchDefined" ref="ae27d7c10d7e843a615e46e95d27b1fb2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;29, 0&gt; <a class="el" href="namespaceArmISA.html#ae27d7c10d7e843a615e46e95d27b1fb2">ArmISA::subArchDefined</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01648">1648</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a6c2ec4c078786d1376330f84cee7af6a"></a><!-- doxytag: member="ArmISA::sw" ref="a6c2ec4c078786d1376330f84cee7af6a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;10&gt; <a class="el" href="namespaceArmISA.html#a6c2ec4c078786d1376330f84cee7af6a">ArmISA::sw</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01557">1557</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="af01e82142f01d3e426562898c0850e96"></a><!-- doxytag: member="ArmISA::swio" ref="af01e82142f01d3e426562898c0850e96" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;1&gt; <a class="el" href="namespaceArmISA.html#af01e82142f01d3e426562898c0850e96">ArmISA::swio</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01479">1479</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a5dcb819969d201873a1dddaf124fd587"></a><!-- doxytag: member="ArmISA::SyscallNumReg" ref="a5dcb819969d201873a1dddaf124fd587" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int <a class="el" href="namespaceArmISA.html#a5dcb819969d201873a1dddaf124fd587">ArmISA::SyscallNumReg</a> = <a class="el" href="namespaceArmISA.html#aa3065d71878af65ec94620d80115072d">ReturnValueReg</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2registers_8hh_source.html#l00108">108</a> of file <a class="el" href="arm_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a6fd82dbf1492273d3319906497dd7f23"></a><!-- doxytag: member="ArmISA::SyscallPseudoReturnReg" ref="a6fd82dbf1492273d3319906497dd7f23" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int <a class="el" href="namespaceArmISA.html#a6fd82dbf1492273d3319906497dd7f23">ArmISA::SyscallPseudoReturnReg</a> = <a class="el" href="namespaceArmISA.html#aa3065d71878af65ec94620d80115072d">ReturnValueReg</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2registers_8hh_source.html#l00109">109</a> of file <a class="el" href="arm_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a094ef26f832e64d56cfe12ccf3a17823"></a><!-- doxytag: member="ArmISA::SyscallSuccessReg" ref="a094ef26f832e64d56cfe12ccf3a17823" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int <a class="el" href="namespaceArmISA.html#a094ef26f832e64d56cfe12ccf3a17823">ArmISA::SyscallSuccessReg</a> = <a class="el" href="namespaceArmISA.html#aa3065d71878af65ec94620d80115072d">ReturnValueReg</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2registers_8hh_source.html#l00110">110</a> of file <a class="el" href="arm_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a class="anchor" id="aff45985b1b166a9f9a61198992af819f"></a><!-- doxytag: member="ArmISA::t" ref="aff45985b1b166a9f9a61198992af819f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;5&gt; <a class="el" href="namespaceArmISA.html#aff45985b1b166a9f9a61198992af819f">ArmISA::t</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01380">1380</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

<p>Referenced by <a class="el" href="mshr_8cc_source.html#l00162">MSHR::TargetList::checkFunctional()</a>, <a class="el" href="i8254xGBe_8cc_source.html#l00787">IGbE::chkInterrupt()</a>, <a class="el" href="mshr_8cc_source.html#l00142">MSHR::TargetList::clearDownstreamPending()</a>, <a class="el" href="sparc_2tlb_8cc_source.html#l00080">SparcISA::TLB::clearUsedBits()</a>, <a class="el" href="packet_8hh_source.html#l00457">Packet::findNextSenderState()</a>, <a class="el" href="sparc_2tlb_8cc_source.html#l00195">SparcISA::TLB::lookup()</a>, <a class="el" href="traffic__gen_8cc_source.html#l00220">TrafficGen::parseConfig()</a>, <a class="el" href="sparc_2pagetable_8hh_source.html#l00098">SparcISA::PageTableEntry::populate()</a>, <a class="el" href="mshr_8cc_source.html#l00175">MSHR::TargetList::print()</a>, <a class="el" href="eventq_8cc_source.html#l00407">EventQueue::replaceHead()</a>, <a class="el" href="mshr_8cc_source.html#l00128">MSHR::TargetList::replaceUpgrades()</a>, <a class="el" href="Consumer_8cc_source.html#l00040">Consumer::scheduleEventAbsolute()</a>, and <a class="el" href="syscall__emul_8hh_source.html#l01494">timeFunc()</a>.</p>

</div>
</div>
<a class="anchor" id="a765baba33895f9a78b00190ab490cfa6"></a><!-- doxytag: member="ArmISA::t0" ref="a765baba33895f9a78b00190ab490cfa6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;0&gt; <a class="el" href="namespaceArmISA.html#a765baba33895f9a78b00190ab490cfa6">ArmISA::t0</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01441">1441</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

<p>Referenced by <a class="el" href="fplib_8cc_source.html#l01380">fp32_sqrt()</a>, <a class="el" href="fplib_8cc_source.html#l01172">fp64_muladd()</a>, and <a class="el" href="fplib_8cc_source.html#l00150">mul64x32()</a>.</p>

</div>
</div>
<a class="anchor" id="afeb1e83c611e9d944cd8eed733bdc181"></a><!-- doxytag: member="ArmISA::t0sz" ref="afeb1e83c611e9d944cd8eed733bdc181" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespaceArmISA.html#afeb1e83c611e9d944cd8eed733bdc181">ArmISA::t0sz</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01679">1679</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a9df1907798e29b325c0f370a147b234d"></a><!-- doxytag: member="ArmISA::t1" ref="a9df1907798e29b325c0f370a147b234d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;1&gt; <a class="el" href="namespaceArmISA.html#a9df1907798e29b325c0f370a147b234d">ArmISA::t1</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01440">1440</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

<p>Referenced by <a class="el" href="thread__context_8cc_source.html#l00054">ThreadContext::compare()</a>, <a class="el" href="fplib_8cc_source.html#l01380">fp32_sqrt()</a>, <a class="el" href="fplib_8cc_source.html#l01172">fp64_muladd()</a>, and <a class="el" href="fplib_8cc_source.html#l00150">mul64x32()</a>.</p>

</div>
</div>
<a class="anchor" id="ae860b8391d0992d68f56e5fd6c6a8495"></a><!-- doxytag: member="ArmISA::t10" ref="ae860b8391d0992d68f56e5fd6c6a8495" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;10&gt; <a class="el" href="namespaceArmISA.html#ae860b8391d0992d68f56e5fd6c6a8495">ArmISA::t10</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01431">1431</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a1cd4352d5aab0810bf99e313072d4a20"></a><!-- doxytag: member="ArmISA::t11" ref="a1cd4352d5aab0810bf99e313072d4a20" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;11&gt; <a class="el" href="namespaceArmISA.html#a1cd4352d5aab0810bf99e313072d4a20">ArmISA::t11</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01430">1430</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a8c86cd08caa229a46d252b20ace12927"></a><!-- doxytag: member="ArmISA::t12" ref="a8c86cd08caa229a46d252b20ace12927" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;12&gt; <a class="el" href="namespaceArmISA.html#a8c86cd08caa229a46d252b20ace12927">ArmISA::t12</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01429">1429</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="abb427cdb91194ee38d1e60d0c79d8a64"></a><!-- doxytag: member="ArmISA::t13" ref="abb427cdb91194ee38d1e60d0c79d8a64" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;13&gt; <a class="el" href="namespaceArmISA.html#abb427cdb91194ee38d1e60d0c79d8a64">ArmISA::t13</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01428">1428</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="aea284631793b214e3463a62fa6f2c2e6"></a><!-- doxytag: member="ArmISA::t15" ref="aea284631793b214e3463a62fa6f2c2e6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;15&gt; <a class="el" href="namespaceArmISA.html#aea284631793b214e3463a62fa6f2c2e6">ArmISA::t15</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01427">1427</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a7bc480704815ecea9ca4cd4893a6ccf7"></a><!-- doxytag: member="ArmISA::t1sz" ref="a7bc480704815ecea9ca4cd4893a6ccf7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 21, 16 &gt; <a class="el" href="namespaceArmISA.html#a7bc480704815ecea9ca4cd4893a6ccf7">ArmISA::t1sz</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01685">1685</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a9a91fdd4cf609b09e92f36103256fc99"></a><!-- doxytag: member="ArmISA::t2" ref="a9a91fdd4cf609b09e92f36103256fc99" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;2&gt; <a class="el" href="namespaceArmISA.html#a9a91fdd4cf609b09e92f36103256fc99">ArmISA::t2</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01439">1439</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

<p>Referenced by <a class="el" href="thread__context_8cc_source.html#l00054">ThreadContext::compare()</a>.</p>

</div>
</div>
<a class="anchor" id="a4b436eb6c67374ed9ba2888134fa50f0"></a><!-- doxytag: member="ArmISA::t3" ref="a4b436eb6c67374ed9ba2888134fa50f0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;3&gt; <a class="el" href="namespaceArmISA.html#a4b436eb6c67374ed9ba2888134fa50f0">ArmISA::t3</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01438">1438</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a08f42452507369496ef6567235b37306"></a><!-- doxytag: member="ArmISA::t4" ref="a08f42452507369496ef6567235b37306" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;4&gt; <a class="el" href="namespaceArmISA.html#a08f42452507369496ef6567235b37306">ArmISA::t4</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01437">1437</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a55478b85a5356f02a91d61754b3a9527"></a><!-- doxytag: member="ArmISA::t5" ref="a55478b85a5356f02a91d61754b3a9527" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;5&gt; <a class="el" href="namespaceArmISA.html#a55478b85a5356f02a91d61754b3a9527">ArmISA::t5</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01436">1436</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="ae9250329d9f836add11234938c273a14"></a><!-- doxytag: member="ArmISA::t6" ref="ae9250329d9f836add11234938c273a14" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;6&gt; <a class="el" href="namespaceArmISA.html#ae9250329d9f836add11234938c273a14">ArmISA::t6</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01435">1435</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a92858a039c2bb13ff90e01d137a8b7ad"></a><!-- doxytag: member="ArmISA::t7" ref="a92858a039c2bb13ff90e01d137a8b7ad" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;7&gt; <a class="el" href="namespaceArmISA.html#a92858a039c2bb13ff90e01d137a8b7ad">ArmISA::t7</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01434">1434</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a2a530743b762ef23d1c32dbc04a85a84"></a><!-- doxytag: member="ArmISA::t8" ref="a2a530743b762ef23d1c32dbc04a85a84" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;8&gt; <a class="el" href="namespaceArmISA.html#a2a530743b762ef23d1c32dbc04a85a84">ArmISA::t8</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01433">1433</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a753265f7292c49bc5523174912dfa1c3"></a><!-- doxytag: member="ArmISA::t9" ref="a753265f7292c49bc5523174912dfa1c3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;9&gt; <a class="el" href="namespaceArmISA.html#a753265f7292c49bc5523174912dfa1c3">ArmISA::t9</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01432">1432</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a6a80a5cfc08cb945355c42e75cf802ee"></a><!-- doxytag: member="ArmISA::tac" ref="a6a80a5cfc08cb945355c42e75cf802ee" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;21&gt; <a class="el" href="namespaceArmISA.html#a6a80a5cfc08cb945355c42e75cf802ee">ArmISA::tac</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01458">1458</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a9689518b4bcf1b181fe8c64860252afe"></a><!-- doxytag: member="ArmISA::tacr" ref="a9689518b4bcf1b181fe8c64860252afe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;21&gt; <a class="el" href="namespaceArmISA.html#a9689518b4bcf1b181fe8c64860252afe">ArmISA::tacr</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01459">1459</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="ad043fd291b80f14894b225ee272be49d"></a><!-- doxytag: member="ArmISA::tagRAMLatency" ref="ad043fd291b80f14894b225ee272be49d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;8,6&gt; <a class="el" href="namespaceArmISA.html#ad043fd291b80f14894b225ee272be49d">ArmISA::tagRAMLatency</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01794">1794</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a0606a8dc9dd482c77cf0633582ac3994"></a><!-- doxytag: member="ArmISA::tagRAMSetup" ref="a0606a8dc9dd482c77cf0633582ac3994" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;9&gt; <a class="el" href="namespaceArmISA.html#a0606a8dc9dd482c77cf0633582ac3994">ArmISA::tagRAMSetup</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01795">1795</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="aa80197e061975ad757e326738edf052f"></a><!-- doxytag: member="ArmISA::tagRAMSlice" ref="aa80197e061975ad757e326738edf052f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;12&gt; <a class="el" href="namespaceArmISA.html#aa80197e061975ad757e326738edf052f">ArmISA::tagRAMSlice</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01797">1797</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a1884d611a9a470a7d20751cb7d678a8b"></a><!-- doxytag: member="ArmISA::tase" ref="a1884d611a9a470a7d20751cb7d678a8b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;15&gt; <a class="el" href="namespaceArmISA.html#a1884d611a9a470a7d20751cb7d678a8b">ArmISA::tase</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01406">1406</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="ac0fb4d4fe7ea370c10ef0fdf9f625709"></a><!-- doxytag: member="ArmISA::tbi" ref="ac0fb4d4fe7ea370c10ef0fdf9f625709" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 20 &gt; <a class="el" href="namespaceArmISA.html#ac0fb4d4fe7ea370c10ef0fdf9f625709">ArmISA::tbi</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01700">1700</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a417c541c68c8fb921e654e863bb245e1"></a><!-- doxytag: member="ArmISA::tbi0" ref="a417c541c68c8fb921e654e863bb245e1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 37 &gt; <a class="el" href="namespaceArmISA.html#a417c541c68c8fb921e654e863bb245e1">ArmISA::tbi0</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01694">1694</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a8dfa6ff96013c247982e9e2f0878bad7"></a><!-- doxytag: member="ArmISA::tbi1" ref="a8dfa6ff96013c247982e9e2f0878bad7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 38 &gt; <a class="el" href="namespaceArmISA.html#a8dfa6ff96013c247982e9e2f0878bad7">ArmISA::tbi1</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01695">1695</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="ad231afd8f3ee15e80991d6fbd5ba2e9a"></a><!-- doxytag: member="ArmISA::tc" ref="ad231afd8f3ee15e80991d6fbd5ba2e9a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SCR CPSR <a class="el" href="classThreadContext.html">ThreadContext</a>* <a class="el" href="namespaceArmISA.html#ad231afd8f3ee15e80991d6fbd5ba2e9a">ArmISA::tc</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01848">1848</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

<p>Referenced by <a class="el" href="arch_2x86_2process_8cc_source.html#l00729">X86ISA::X86LiveProcess::argsInit()</a>, <a class="el" href="arch_2sparc_2process_8cc_source.html#l00188">SparcLiveProcess::argsInit()</a>, <a class="el" href="arch_2power_2process_8cc_source.html#l00074">PowerLiveProcess::argsInit()</a>, <a class="el" href="arch_2mips_2process_8cc_source.html#l00077">MipsLiveProcess::argsInit()</a>, <a class="el" href="arch_2arm_2process_8cc_source.html#l00143">ArmLiveProcess::argsInit()</a>, <a class="el" href="arch_2alpha_2process_8cc_source.html#l00068">AlphaLiveProcess::argsInit()</a>, <a class="el" href="arch_2sparc_2nativetrace_8cc_source.html#l00052">Trace::SparcNativeTrace::check()</a>, <a class="el" href="arch_2arm_2nativetrace_8cc_source.html#l00137">Trace::ArmNativeTrace::check()</a>, <a class="el" href="lsq__unit__impl_8hh_source.html#l00435">LSQUnit&lt; Impl &gt;::checkSnoop()</a>, <a class="el" href="commit__impl_8hh_source.html#l01131">DefaultCommit&lt; Impl &gt;::commitHead()</a>, <a class="el" href="linux_2threadinfo_8hh_source.html#l00096">Linux::ThreadInfo::curTaskInfo()</a>, <a class="el" href="linux_2threadinfo_8hh_source.html#l00171">Linux::ThreadInfo::curTaskMm()</a>, <a class="el" href="linux_2threadinfo_8hh_source.html#l00153">Linux::ThreadInfo::curTaskName()</a>, <a class="el" href="linux_2threadinfo_8hh_source.html#l00112">Linux::ThreadInfo::curTaskPID()</a>, <a class="el" href="linux_2threadinfo_8hh_source.html#l00138">Linux::ThreadInfo::curTaskStart()</a>, <a class="el" href="linux_2threadinfo_8hh_source.html#l00125">Linux::ThreadInfo::curTaskTGID()</a>, <a class="el" href="linux_2threadinfo_8hh_source.html#l00078">Linux::ThreadInfo::curThreadInfo()</a>, <a class="el" href="sim_2process_8cc_source.html#l00233">Process::findFreeContext()</a>, <a class="el" href="o3_2cpu_8cc_source.html#l00156">FullO3CPU&lt; Impl &gt;::FullO3CPU()</a>, <a class="el" href="linux_2threadinfo_8hh_source.html#l00051">Linux::ThreadInfo::get_data()</a>, <a class="el" href="dyn__inst__impl_8hh_source.html#l00200">BaseO3DynInst&lt; Impl &gt;::hwrei()</a>, <a class="el" href="minor_2cpu_8cc_source.html#l00093">MinorCPU::init()</a>, <a class="el" href="sim_2process_8cc_source.html#l00248">Process::initState()</a>, <a class="el" href="arch_2x86_2process_8cc_source.html#l00609">X86ISA::I386LiveProcess::initState()</a>, <a class="el" href="arch_2x86_2process_8cc_source.html#l00165">X86ISA::X86_64LiveProcess::initState()</a>, <a class="el" href="arch_2sparc_2process_8cc_source.html#l00173">Sparc64LiveProcess::initState()</a>, <a class="el" href="arch_2sparc_2process_8cc_source.html#l00158">Sparc32LiveProcess::initState()</a>, <a class="el" href="arch_2sparc_2process_8cc_source.html#l00112">SparcLiveProcess::initState()</a>, <a class="el" href="arch_2arm_2process_8cc_source.html#l00120">ArmLiveProcess64::initState()</a>, <a class="el" href="arch_2arm_2process_8cc_source.html#l00101">ArmLiveProcess32::initState()</a>, <a class="el" href="arch_2arm_2linux_2process_8cc_source.html#l01666">ArmLinuxProcess32::initState()</a>, <a class="el" href="arch_2alpha_2process_8cc_source.html#l00188">AlphaLiveProcess::initState()</a>, <a class="el" href="arch_2x86_2system_8cc_source.html#l00113">X86System::initState()</a>, <a class="el" href="minor_2cpu_8cc_source.html#l00049">MinorCPU::MinorCPU()</a>, <a class="el" href="table__walker_8cc_source.html#l00355">ArmISA::TableWalker::processWalkWrapper()</a>, <a class="el" href="rename__impl_8hh_source.html#l01052">DefaultRename&lt; Impl &gt;::renameDestRegs()</a>, <a class="el" href="rename__impl_8hh_source.html#l00987">DefaultRename&lt; Impl &gt;::renameSrcRegs()</a>, <a class="el" href="sparc_2isa_8cc_source.html#l00641">SparcISA::ISA::serialize()</a>, <a class="el" href="arch_2alpha_2process_8cc_source.html#l00170">AlphaLiveProcess::setupASNReg()</a>, <a class="el" href="arch_2arm_2linux_2system_8cc_source.html#l00231">LinuxArmSystem::startup()</a>, and <a class="el" href="sparc_2isa_8cc_source.html#l00717">SparcISA::ISA::unserialize()</a>.</p>

</div>
</div>
<a class="anchor" id="a9474decc596adb9f798ff6a1471013d5"></a><!-- doxytag: member="ArmISA::tcp0" ref="a9474decc596adb9f798ff6a1471013d5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;0&gt; <a class="el" href="namespaceArmISA.html#a9474decc596adb9f798ff6a1471013d5">ArmISA::tcp0</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01421">1421</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a20337fb8c15f947c8ddccdbb719aca22"></a><!-- doxytag: member="ArmISA::tcp1" ref="a20337fb8c15f947c8ddccdbb719aca22" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;1&gt; <a class="el" href="namespaceArmISA.html#a20337fb8c15f947c8ddccdbb719aca22">ArmISA::tcp1</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01420">1420</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="aa80930ac299a3eece3121d687cb43040"></a><!-- doxytag: member="ArmISA::tcp10" ref="aa80930ac299a3eece3121d687cb43040" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;10&gt; <a class="el" href="namespaceArmISA.html#aa80930ac299a3eece3121d687cb43040">ArmISA::tcp10</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01410">1410</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a31b4243c0535a08ebe1a7e347b26dce9"></a><!-- doxytag: member="ArmISA::tcp11" ref="a31b4243c0535a08ebe1a7e347b26dce9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;11&gt; <a class="el" href="namespaceArmISA.html#a31b4243c0535a08ebe1a7e347b26dce9">ArmISA::tcp11</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01409">1409</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a95ee919cf3d54c40d208956b58bb5353"></a><!-- doxytag: member="ArmISA::tcp12" ref="a95ee919cf3d54c40d208956b58bb5353" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;12&gt; <a class="el" href="namespaceArmISA.html#a95ee919cf3d54c40d208956b58bb5353">ArmISA::tcp12</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01408">1408</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="acc9a7d22ca88d78344cfb58e5c1c30de"></a><!-- doxytag: member="ArmISA::tcp13" ref="acc9a7d22ca88d78344cfb58e5c1c30de" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;13&gt; <a class="el" href="namespaceArmISA.html#acc9a7d22ca88d78344cfb58e5c1c30de">ArmISA::tcp13</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01407">1407</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="ac9ddbb1a6b9ba2f06b8eec66017e40c6"></a><!-- doxytag: member="ArmISA::tcp2" ref="ac9ddbb1a6b9ba2f06b8eec66017e40c6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;2&gt; <a class="el" href="namespaceArmISA.html#ac9ddbb1a6b9ba2f06b8eec66017e40c6">ArmISA::tcp2</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01419">1419</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a8e4ca135f6fd323c8f2a23ae2a6b0f67"></a><!-- doxytag: member="ArmISA::tcp3" ref="a8e4ca135f6fd323c8f2a23ae2a6b0f67" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;3&gt; <a class="el" href="namespaceArmISA.html#a8e4ca135f6fd323c8f2a23ae2a6b0f67">ArmISA::tcp3</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01418">1418</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a4545b6a7d5dfc768d97f082f24ebc128"></a><!-- doxytag: member="ArmISA::tcp4" ref="a4545b6a7d5dfc768d97f082f24ebc128" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;4&gt; <a class="el" href="namespaceArmISA.html#a4545b6a7d5dfc768d97f082f24ebc128">ArmISA::tcp4</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01417">1417</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="aafadc494e56d09b91252441c7ed20575"></a><!-- doxytag: member="ArmISA::tcp5" ref="aafadc494e56d09b91252441c7ed20575" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;5&gt; <a class="el" href="namespaceArmISA.html#aafadc494e56d09b91252441c7ed20575">ArmISA::tcp5</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01416">1416</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a405170812dd7e096489138f765e6e993"></a><!-- doxytag: member="ArmISA::tcp6" ref="a405170812dd7e096489138f765e6e993" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;6&gt; <a class="el" href="namespaceArmISA.html#a405170812dd7e096489138f765e6e993">ArmISA::tcp6</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01415">1415</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="ad01f93a3b3138ada143ab0f51f03f64b"></a><!-- doxytag: member="ArmISA::tcp7" ref="ad01f93a3b3138ada143ab0f51f03f64b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;7&gt; <a class="el" href="namespaceArmISA.html#ad01f93a3b3138ada143ab0f51f03f64b">ArmISA::tcp7</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01414">1414</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="aeb76aadc2c9af5e99669ac9ddf0f3768"></a><!-- doxytag: member="ArmISA::tcp8" ref="aeb76aadc2c9af5e99669ac9ddf0f3768" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;8&gt; <a class="el" href="namespaceArmISA.html#aeb76aadc2c9af5e99669ac9ddf0f3768">ArmISA::tcp8</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01413">1413</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a1e2f483e878e4fc5008d1345c526a819"></a><!-- doxytag: member="ArmISA::tcp9" ref="a1e2f483e878e4fc5008d1345c526a819" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;9&gt; <a class="el" href="namespaceArmISA.html#a1e2f483e878e4fc5008d1345c526a819">ArmISA::tcp9</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01412">1412</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="adb04ef2fe7e4ca8e441739012c99cec7"></a><!-- doxytag: member="ArmISA::tda" ref="adb04ef2fe7e4ca8e441739012c99cec7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;9&gt; <a class="el" href="namespaceArmISA.html#adb04ef2fe7e4ca8e441739012c99cec7">ArmISA::tda</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01395">1395</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="ad2109a3ef3cb5b4f04a82fcc443c0c50"></a><!-- doxytag: member="ArmISA::tde" ref="ad2109a3ef3cb5b4f04a82fcc443c0c50" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;8&gt; <a class="el" href="namespaceArmISA.html#ad2109a3ef3cb5b4f04a82fcc443c0c50">ArmISA::tde</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01396">1396</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="aa2831803381e4bad578b0e50dfea7e0e"></a><!-- doxytag: member="ArmISA::tdosa" ref="aa2831803381e4bad578b0e50dfea7e0e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;10&gt; <a class="el" href="namespaceArmISA.html#aa2831803381e4bad578b0e50dfea7e0e">ArmISA::tdosa</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01394">1394</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a014d91e7beb9481facf55547bbb2b8c1"></a><!-- doxytag: member="ArmISA::tdz" ref="a014d91e7beb9481facf55547bbb2b8c1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;28&gt; <a class="el" href="namespaceArmISA.html#a014d91e7beb9481facf55547bbb2b8c1">ArmISA::tdz</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01450">1450</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="ad46c9aa03e93059a1bc132032c909db2"></a><!-- doxytag: member="ArmISA::tfp" ref="ad46c9aa03e93059a1bc132032c909db2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 10 &gt; <a class="el" href="namespaceArmISA.html#ad46c9aa03e93059a1bc132032c909db2">ArmISA::tfp</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01411">1411</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a712d913d5b977620cf28e4a3d33b8f71"></a><!-- doxytag: member="ArmISA::tg0" ref="a712d913d5b977620cf28e4a3d33b8f71" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 15, 14 &gt; <a class="el" href="namespaceArmISA.html#a712d913d5b977620cf28e4a3d33b8f71">ArmISA::tg0</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01684">1684</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a1dbd15c860a04e0240ca64dc86b04ad2"></a><!-- doxytag: member="ArmISA::tg1" ref="a1dbd15c860a04e0240ca64dc86b04ad2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 31, 30 &gt; <a class="el" href="namespaceArmISA.html#a1dbd15c860a04e0240ca64dc86b04ad2">ArmISA::tg1</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01691">1691</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="aedc1b3f79dcc2632081f3bf0acee51a5"></a><!-- doxytag: member="ArmISA::tge" ref="aedc1b3f79dcc2632081f3bf0acee51a5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;27&gt; <a class="el" href="namespaceArmISA.html#aedc1b3f79dcc2632081f3bf0acee51a5">ArmISA::tge</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01452">1452</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a654acbedffe80b1c6fd756da880a1521"></a><!-- doxytag: member="ArmISA::thee" ref="a654acbedffe80b1c6fd756da880a1521" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;6&gt; <a class="el" href="namespaceArmISA.html#a654acbedffe80b1c6fd756da880a1521">ArmISA::thee</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01566">1566</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a9f7ae72f642ea90a8b22f8cd59e774d1"></a><!-- doxytag: member="ArmISA::thumb" ref="a9f7ae72f642ea90a8b22f8cd59e774d1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;36&gt; <a class="el" href="namespaceArmISA.html#a9f7ae72f642ea90a8b22f8cd59e774d1">ArmISA::thumb</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00085">85</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

<p>Referenced by <a class="el" href="arch_2arm_2types_8hh_source.html#l00209">EndBitUnion()</a>.</p>

</div>
</div>
<a class="anchor" id="aa5a0e9d90e5c45fcdfe3b3f00d751c4d"></a><!-- doxytag: member="ArmISA::tid0" ref="aa5a0e9d90e5c45fcdfe3b3f00d751c4d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;15&gt; <a class="el" href="namespaceArmISA.html#aa5a0e9d90e5c45fcdfe3b3f00d751c4d">ArmISA::tid0</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01465">1465</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a4764c55f03e588413deb72c8ca54f177"></a><!-- doxytag: member="ArmISA::tid1" ref="a4764c55f03e588413deb72c8ca54f177" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;16&gt; <a class="el" href="namespaceArmISA.html#a4764c55f03e588413deb72c8ca54f177">ArmISA::tid1</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01464">1464</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a368f2ca4012f0f0cca7ca0ca7c695040"></a><!-- doxytag: member="ArmISA::tid2" ref="a368f2ca4012f0f0cca7ca0ca7c695040" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;17&gt; <a class="el" href="namespaceArmISA.html#a368f2ca4012f0f0cca7ca0ca7c695040">ArmISA::tid2</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01463">1463</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="aceafee47931c7defaf7256c60301a677"></a><!-- doxytag: member="ArmISA::tid3" ref="aceafee47931c7defaf7256c60301a677" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;18&gt; <a class="el" href="namespaceArmISA.html#aceafee47931c7defaf7256c60301a677">ArmISA::tid3</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01462">1462</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a55c2b98719bc2d1be9c3568bddd8e055"></a><!-- doxytag: member="ArmISA::tidcp" ref="a55c2b98719bc2d1be9c3568bddd8e055" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;20&gt; <a class="el" href="namespaceArmISA.html#a55c2b98719bc2d1be9c3568bddd8e055">ArmISA::tidcp</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01460">1460</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a58dcc100553d60e799062860a67bf076"></a><!-- doxytag: member="ArmISA::top6" ref="a58dcc100553d60e799062860a67bf076" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;7, 2&gt; <a class="el" href="namespaceArmISA.html#a58dcc100553d60e799062860a67bf076">ArmISA::top6</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00067">67</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a784cc09beeed701ee1ee16a5d3c88ba8"></a><!-- doxytag: member="ArmISA::topcode10_8" ref="a784cc09beeed701ee1ee16a5d3c88ba8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;10, 8&gt; <a class="el" href="namespaceArmISA.html#a784cc09beeed701ee1ee16a5d3c88ba8">ArmISA::topcode10_8</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00172">172</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a class="anchor" id="aba3263a29997941fff1ea45979e1fc74"></a><!-- doxytag: member="ArmISA::topcode10_9" ref="aba3263a29997941fff1ea45979e1fc74" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;10, 9&gt; <a class="el" href="namespaceArmISA.html#aba3263a29997941fff1ea45979e1fc74">ArmISA::topcode10_9</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00171">171</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a class="anchor" id="af2070ecffe70efd10bf4a16484a44568"></a><!-- doxytag: member="ArmISA::topcode11_8" ref="af2070ecffe70efd10bf4a16484a44568" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;11, 8&gt; <a class="el" href="namespaceArmISA.html#af2070ecffe70efd10bf4a16484a44568">ArmISA::topcode11_8</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00170">170</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a1d5cbd7b71aad450deb3cf5173951dd5"></a><!-- doxytag: member="ArmISA::topcode11_9" ref="a1d5cbd7b71aad450deb3cf5173951dd5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;11, 9&gt; <a class="el" href="namespaceArmISA.html#a1d5cbd7b71aad450deb3cf5173951dd5">ArmISA::topcode11_9</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00169">169</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a class="anchor" id="afb373112f14ae3ac9ee1547ea8796c71"></a><!-- doxytag: member="ArmISA::topcode12_10" ref="afb373112f14ae3ac9ee1547ea8796c71" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;12, 10&gt; <a class="el" href="namespaceArmISA.html#afb373112f14ae3ac9ee1547ea8796c71">ArmISA::topcode12_10</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00168">168</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a56b555ac8f00e1c3d511cb5093991829"></a><!-- doxytag: member="ArmISA::topcode12_11" ref="a56b555ac8f00e1c3d511cb5093991829" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;12, 11&gt; <a class="el" href="namespaceArmISA.html#a56b555ac8f00e1c3d511cb5093991829">ArmISA::topcode12_11</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00167">167</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a54618ab41d22eff82f262c7ec9eaa248"></a><!-- doxytag: member="ArmISA::topcode13_11" ref="a54618ab41d22eff82f262c7ec9eaa248" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;13, 11&gt; <a class="el" href="namespaceArmISA.html#a54618ab41d22eff82f262c7ec9eaa248">ArmISA::topcode13_11</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00166">166</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a6b6832b48483f17e2fa17657b65b5681"></a><!-- doxytag: member="ArmISA::topcode15_13" ref="a6b6832b48483f17e2fa17657b65b5681" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;15, 13&gt; <a class="el" href="namespaceArmISA.html#a6b6832b48483f17e2fa17657b65b5681">ArmISA::topcode15_13</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00165">165</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a600aa8a456fe1c296b0637bd42b0856a"></a><!-- doxytag: member="ArmISA::topcode3_0" ref="a600aa8a456fe1c296b0637bd42b0856a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;3, 0&gt; <a class="el" href="namespaceArmISA.html#a600aa8a456fe1c296b0637bd42b0856a">ArmISA::topcode3_0</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00178">178</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a7a2ec9248141bbc832da5b3ae71f3d89"></a><!-- doxytag: member="ArmISA::topcode7" ref="a7a2ec9248141bbc832da5b3ae71f3d89" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;7&gt; <a class="el" href="namespaceArmISA.html#a7a2ec9248141bbc832da5b3ae71f3d89">ArmISA::topcode7</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00174">174</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a8169e52d0897c78d6ad7c6baa2137fde"></a><!-- doxytag: member="ArmISA::topcode7_4" ref="a8169e52d0897c78d6ad7c6baa2137fde" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;7, 4&gt; <a class="el" href="namespaceArmISA.html#a8169e52d0897c78d6ad7c6baa2137fde">ArmISA::topcode7_4</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00177">177</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a0408d1ed6aabf6aef3dbee132dff0fbe"></a><!-- doxytag: member="ArmISA::topcode7_5" ref="a0408d1ed6aabf6aef3dbee132dff0fbe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;7, 5&gt; <a class="el" href="namespaceArmISA.html#a0408d1ed6aabf6aef3dbee132dff0fbe">ArmISA::topcode7_5</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00176">176</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a class="anchor" id="afc3120ee7635983b898f78a3e4847a31"></a><!-- doxytag: member="ArmISA::topcode7_6" ref="afc3120ee7635983b898f78a3e4847a31" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;7, 6&gt; <a class="el" href="namespaceArmISA.html#afc3120ee7635983b898f78a3e4847a31">ArmISA::topcode7_6</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00175">175</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a053c550818d3d7c69c6a8613818d0b02"></a><!-- doxytag: member="ArmISA::topcode9_6" ref="a053c550818d3d7c69c6a8613818d0b02" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;9, 6&gt; <a class="el" href="namespaceArmISA.html#a053c550818d3d7c69c6a8613818d0b02">ArmISA::topcode9_6</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00173">173</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a4a2880e3974270b242cd84ef2885446e"></a><!-- doxytag: member="ArmISA::TotalNumRegs" ref="a4a2880e3974270b242cd84ef2885446e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int <a class="el" href="namespaceArmISA.html#a4a2880e3974270b242cd84ef2885446e">ArmISA::TotalNumRegs</a> = <a class="el" href="namespaceArmISA.html#a806ce965bc2fe1e6989928de7d63b733">NumIntRegs</a> + <a class="el" href="namespaceArmISA.html#abec5e2109198c6625b3d4952db153fff">NumFloatRegs</a> + <a class="el" href="namespaceArmISA.html#af51c226f6d8f413a1d210ea0c9ece771">NumMiscRegs</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2registers_8hh_source.html#l00089">89</a> of file <a class="el" href="arm_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a994739ac34581f728c1b0b9e05088da9"></a><!-- doxytag: member="ArmISA::tpc" ref="a994739ac34581f728c1b0b9e05088da9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;23&gt; <a class="el" href="namespaceArmISA.html#a994739ac34581f728c1b0b9e05088da9">ArmISA::tpc</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01456">1456</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a54001a5a3c8d983d1d831b3118f4ef6b"></a><!-- doxytag: member="ArmISA::tpm" ref="a54001a5a3c8d983d1d831b3118f4ef6b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;6&gt; <a class="el" href="namespaceArmISA.html#a54001a5a3c8d983d1d831b3118f4ef6b">ArmISA::tpm</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01398">1398</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a49486ab75d9a2bcec55df2f315ba0873"></a><!-- doxytag: member="ArmISA::tpmcr" ref="a49486ab75d9a2bcec55df2f315ba0873" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;5&gt; <a class="el" href="namespaceArmISA.html#a49486ab75d9a2bcec55df2f315ba0873">ArmISA::tpmcr</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01399">1399</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a2d5e9614651baf3954148b168adb3c2b"></a><!-- doxytag: member="ArmISA::tpu" ref="a2d5e9614651baf3954148b168adb3c2b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;24&gt; <a class="el" href="namespaceArmISA.html#a2d5e9614651baf3954148b168adb3c2b">ArmISA::tpu</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01455">1455</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a042ec08533e5a3b96df0d20b3783ab3b"></a><!-- doxytag: member="ArmISA::tr0" ref="a042ec08533e5a3b96df0d20b3783ab3b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespaceArmISA.html#a042ec08533e5a3b96df0d20b3783ab3b">ArmISA::tr0</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01744">1744</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a4206391b1e650556f73f50b595e2cf96"></a><!-- doxytag: member="ArmISA::tr1" ref="a4206391b1e650556f73f50b595e2cf96" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;3,2&gt; <a class="el" href="namespaceArmISA.html#a4206391b1e650556f73f50b595e2cf96">ArmISA::tr1</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01745">1745</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a43493bfaa4eaea4138a06fe753b0ac44"></a><!-- doxytag: member="ArmISA::tr2" ref="a43493bfaa4eaea4138a06fe753b0ac44" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;5,4&gt; <a class="el" href="namespaceArmISA.html#a43493bfaa4eaea4138a06fe753b0ac44">ArmISA::tr2</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01746">1746</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="afc1b590f6b0a520425533ba534a9ab0e"></a><!-- doxytag: member="ArmISA::tr3" ref="afc1b590f6b0a520425533ba534a9ab0e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;7,6&gt; <a class="el" href="namespaceArmISA.html#afc1b590f6b0a520425533ba534a9ab0e">ArmISA::tr3</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01747">1747</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="aa94bfe5122e99e44d2e3e6bd3365a6f5"></a><!-- doxytag: member="ArmISA::tr4" ref="aa94bfe5122e99e44d2e3e6bd3365a6f5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;9,8&gt; <a class="el" href="namespaceArmISA.html#aa94bfe5122e99e44d2e3e6bd3365a6f5">ArmISA::tr4</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01748">1748</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a8d9ef0208728b662d75fa686253a19cc"></a><!-- doxytag: member="ArmISA::tr5" ref="a8d9ef0208728b662d75fa686253a19cc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;11,10&gt; <a class="el" href="namespaceArmISA.html#a8d9ef0208728b662d75fa686253a19cc">ArmISA::tr5</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01749">1749</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a0cc80229b7159af450ff98ffed58d849"></a><!-- doxytag: member="ArmISA::tr6" ref="a0cc80229b7159af450ff98ffed58d849" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;13,12&gt; <a class="el" href="namespaceArmISA.html#a0cc80229b7159af450ff98ffed58d849">ArmISA::tr6</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01750">1750</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="af0fb422990abdad60e008a1f4c6de306"></a><!-- doxytag: member="ArmISA::tr7" ref="af0fb422990abdad60e008a1f4c6de306" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;15,14&gt; <a class="el" href="namespaceArmISA.html#af0fb422990abdad60e008a1f4c6de306">ArmISA::tr7</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01751">1751</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="aba0b4c8697e283a91fd2b66b4fb1672a"></a><!-- doxytag: member="ArmISA::tre" ref="aba0b4c8697e283a91fd2b66b4fb1672a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;28&gt; <a class="el" href="namespaceArmISA.html#aba0b4c8697e283a91fd2b66b4fb1672a">ArmISA::tre</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01525">1525</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="abc4ea2b9b07a94c4f08d73d4cf569ea1"></a><!-- doxytag: member="ArmISA::trvm" ref="abc4ea2b9b07a94c4f08d73d4cf569ea1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;30&gt; <a class="el" href="namespaceArmISA.html#abc4ea2b9b07a94c4f08d73d4cf569ea1">ArmISA::trvm</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01448">1448</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a5fcef446962325344626f890eda1a703"></a><!-- doxytag: member="ArmISA::tsc" ref="a5fcef446962325344626f890eda1a703" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;19&gt; <a class="el" href="namespaceArmISA.html#a5fcef446962325344626f890eda1a703">ArmISA::tsc</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01461">1461</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a5cf4c6152bb76e735017fa61e974f0ac"></a><!-- doxytag: member="ArmISA::tsw" ref="a5cf4c6152bb76e735017fa61e974f0ac" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;22&gt; <a class="el" href="namespaceArmISA.html#a5cf4c6152bb76e735017fa61e974f0ac">ArmISA::tsw</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01457">1457</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="aed367f964a466bb44138a8bad44308e8"></a><!-- doxytag: member="ArmISA::tta" ref="aed367f964a466bb44138a8bad44308e8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 20 &gt; <a class="el" href="namespaceArmISA.html#aed367f964a466bb44138a8bad44308e8">ArmISA::tta</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01405">1405</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a1fd4acb8456dcb57fea4fe8fcbb38a3f"></a><!-- doxytag: member="ArmISA::ttee" ref="a1fd4acb8456dcb57fea4fe8fcbb38a3f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;16&gt; <a class="el" href="namespaceArmISA.html#a1fd4acb8456dcb57fea4fe8fcbb38a3f">ArmISA::ttee</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01426">1426</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="ac4c70fe770341b28c2b0191aced5b95b"></a><!-- doxytag: member="ArmISA::ttlb" ref="ac4c70fe770341b28c2b0191aced5b95b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;25&gt; <a class="el" href="namespaceArmISA.html#ac4c70fe770341b28c2b0191aced5b95b">ArmISA::ttlb</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01454">1454</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a1fea9b360c9c776cc7dc39a5b7b96d6e"></a><!-- doxytag: member="ArmISA::tvm" ref="a1fea9b360c9c776cc7dc39a5b7b96d6e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;26&gt; <a class="el" href="namespaceArmISA.html#a1fea9b360c9c776cc7dc39a5b7b96d6e">ArmISA::tvm</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01453">1453</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a7c1363cf8698f50bfa707a372427fe24"></a><!-- doxytag: member="ArmISA::twe" ref="a7c1363cf8698f50bfa707a372427fe24" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;14&gt; <a class="el" href="namespaceArmISA.html#a7c1363cf8698f50bfa707a372427fe24">ArmISA::twe</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01466">1466</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a54d4d6d83bec8a11acbd287a67884380"></a><!-- doxytag: member="ArmISA::twi" ref="a54d4d6d83bec8a11acbd287a67884380" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 12 &gt; <a class="el" href="namespaceArmISA.html#a54d4d6d83bec8a11acbd287a67884380">ArmISA::twi</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01467">1467</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a06c82f57153f292d690981e84c1343fa"></a><!-- doxytag: member="ArmISA::u" ref="a06c82f57153f292d690981e84c1343fa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;22&gt; <a class="el" href="namespaceArmISA.html#a06c82f57153f292d690981e84c1343fa">ArmISA::u</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01535">1535</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a7c3c0220014fd68379eba2be18391263"></a><!-- doxytag: member="ArmISA::uci" ref="a7c3c0220014fd68379eba2be18391263" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;26&gt; <a class="el" href="namespaceArmISA.html#a7c3c0220014fd68379eba2be18391263">ArmISA::uci</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01527">1527</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="af4f2a254c908b62140a1e9a7652f71a7"></a><!-- doxytag: member="ArmISA::uct" ref="af4f2a254c908b62140a1e9a7652f71a7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;15&gt; <a class="el" href="namespaceArmISA.html#af4f2a254c908b62140a1e9a7652f71a7">ArmISA::uct</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01549">1549</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a622425fbda35c119e73310e52804ab47"></a><!-- doxytag: member="ArmISA::ufc" ref="a622425fbda35c119e73310e52804ab47" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;3&gt; <a class="el" href="namespaceArmISA.html#a622425fbda35c119e73310e52804ab47">ArmISA::ufc</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01615">1615</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="aa8d4e731f552967fb286dce5557aabb2"></a><!-- doxytag: member="ArmISA::ufe" ref="aa8d4e731f552967fb286dce5557aabb2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;11&gt; <a class="el" href="namespaceArmISA.html#aa8d4e731f552967fb286dce5557aabb2">ArmISA::ufe</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01621">1621</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a1488ead076cbff60ea8cdeadb843318c"></a><!-- doxytag: member="ArmISA::uma" ref="a1488ead076cbff60ea8cdeadb843318c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;9&gt; <a class="el" href="namespaceArmISA.html#a1488ead076cbff60ea8cdeadb843318c">ArmISA::uma</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01559">1559</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a46505a47acd328c59d45f22feff36c26"></a><!-- doxytag: member="ArmISA::unflattenResultMiscReg" ref="a46505a47acd328c59d45f22feff36c26" args="[NUM_MISCREGS]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int <a class="el" href="namespaceArmISA.html#a46505a47acd328c59d45f22feff36c26">ArmISA::unflattenResultMiscReg</a>[NUM_MISCREGS]</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>If the reg is a child reg of a banked set, then the parent is the last banked one in the list. </p>
<p>This is messy, and the wish is to eventually have the bitmap replaced with a better data structure. the preUnflatten function initializes a lookup table to speed up the search for these banked registers. </p>

<p>Definition at line <a class="el" href="miscregs_8cc_source.html#l02069">2069</a> of file <a class="el" href="miscregs_8cc_source.html">miscregs.cc</a>.</p>

</div>
</div>
<a class="anchor" id="ada1c544cde4504a8678c1ef37e06e4c3"></a><!-- doxytag: member="ArmISA::up" ref="ada1c544cde4504a8678c1ef37e06e4c3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;23&gt; <a class="el" href="namespaceArmISA.html#ada1c544cde4504a8678c1ef37e06e4c3">ArmISA::up</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00130">130</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a572fa77aaa45ddfb9159e2cc0decef23"></a><!-- doxytag: member="ArmISA::USegBase" ref="a572fa77aaa45ddfb9159e2cc0decef23" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="el" href="namespaceArmISA.html#a572fa77aaa45ddfb9159e2cc0decef23">ArmISA::USegBase</a> = ULL(0x0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2isa__traits_8hh_source.html#l00083">83</a> of file <a class="el" href="arm_2isa__traits_8hh_source.html">isa_traits.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a51960133d774efca8cdfae5d69a9925c"></a><!-- doxytag: member="ArmISA::USegEnd" ref="a51960133d774efca8cdfae5d69a9925c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="el" href="namespaceArmISA.html#a51960133d774efca8cdfae5d69a9925c">ArmISA::USegEnd</a> = ULL(0x7FFFFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2isa__traits_8hh_source.html#l00084">84</a> of file <a class="el" href="arm_2isa__traits_8hh_source.html">isa_traits.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a3dec0eaa1e81dd161ebd5e7efcbbffc3"></a><!-- doxytag: member="ArmISA::useImm" ref="a3dec0eaa1e81dd161ebd5e7efcbbffc3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;25&gt; <a class="el" href="namespaceArmISA.html#a3dec0eaa1e81dd161ebd5e7efcbbffc3">ArmISA::useImm</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00097">97</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a8bdfb8681f7e4defc37e28a9e0609bf2"></a><!-- doxytag: member="ArmISA::uwxn" ref="a8bdfb8681f7e4defc37e28a9e0609bf2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;20&gt; <a class="el" href="namespaceArmISA.html#a8bdfb8681f7e4defc37e28a9e0609bf2">ArmISA::uwxn</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01538">1538</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="ab5a71200b0a7550ed87398d38b7aedc6"></a><!-- doxytag: member="ArmISA::v" ref="ab5a71200b0a7550ed87398d38b7aedc6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 28 &gt; <a class="el" href="namespaceArmISA.html#ab5a71200b0a7550ed87398d38b7aedc6">ArmISA::v</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01365">1365</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

<p>Referenced by <a class="el" href="arm_2pagetable_8hh_source.html#l00200">ArmISA::TlbEntry::match()</a>, and <a class="el" href="PerfectSwitch_8cc_source.html#l00112">PerfectSwitch::operateVnet()</a>.</p>

</div>
</div>
<a class="anchor" id="aa9331aab1c34d5babc25ea53e521b708"></a><!-- doxytag: member="ArmISA::va" ref="aa9331aab1c34d5babc25ea53e521b708" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;8&gt; <a class="el" href="namespaceArmISA.html#aa9331aab1c34d5babc25ea53e521b708">ArmISA::va</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01471">1471</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

<p>Referenced by <a class="el" href="sparc_2tlb_8cc_source.html#l00864">SparcISA::TLB::doMmuRegRead()</a>, <a class="el" href="sparc_2tlb_8cc_source.html#l01049">SparcISA::TLB::doMmuRegWrite()</a>, <a class="el" href="mmapped__ipr_8cc_source.html#l00053">GenericISA::handleGenericIprRead()</a>, and <a class="el" href="mmapped__ipr_8cc_source.html#l00070">GenericISA::handleGenericIprWrite()</a>.</p>

</div>
</div>
<a class="anchor" id="abcdaadef1aa651a4c38ad6991761de0b"></a><!-- doxytag: member="ArmISA::VABits" ref="abcdaadef1aa651a4c38ad6991761de0b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const unsigned <a class="el" href="namespaceArmISA.html#abcdaadef1aa651a4c38ad6991761de0b">ArmISA::VABits</a> = 32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2isa__traits_8hh_source.html#l00086">86</a> of file <a class="el" href="arm_2isa__traits_8hh_source.html">isa_traits.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a9df305729f5db1791dbc53dac732bfc6"></a><!-- doxytag: member="ArmISA::VAddrImplMask" ref="a9df305729f5db1791dbc53dac732bfc6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="el" href="namespaceArmISA.html#a9df305729f5db1791dbc53dac732bfc6">ArmISA::VAddrImplMask</a> = (ULL(1) &lt;&lt; <a class="el" href="namespaceArmISA.html#abcdaadef1aa651a4c38ad6991761de0b">VABits</a>) - 1</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2isa__traits_8hh_source.html#l00088">88</a> of file <a class="el" href="arm_2isa__traits_8hh_source.html">isa_traits.hh</a>.</p>

<p>Referenced by <a class="el" href="arm_2isa__traits_8hh_source.html#l00090">VAddrImpl()</a>.</p>

</div>
</div>
<a class="anchor" id="a1c9b1866607949b615383481925e7b2d"></a><!-- doxytag: member="ArmISA::VAddrUnImplMask" ref="a1c9b1866607949b615383481925e7b2d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="el" href="namespaceArmISA.html#a1c9b1866607949b615383481925e7b2d">ArmISA::VAddrUnImplMask</a> = ~<a class="el" href="namespaceArmISA.html#a9df305729f5db1791dbc53dac732bfc6">VAddrImplMask</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2isa__traits_8hh_source.html#l00089">89</a> of file <a class="el" href="arm_2isa__traits_8hh_source.html">isa_traits.hh</a>.</p>

</div>
</div>
<a class="anchor" id="ad1a6b222d7e4342e1fdb437588901eab"></a><!-- doxytag: member="ArmISA::ve" ref="ad1a6b222d7e4342e1fdb437588901eab" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;24&gt; <a class="el" href="namespaceArmISA.html#ad1a6b222d7e4342e1fdb437588901eab">ArmISA::ve</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01531">1531</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="afd73f0623142a3ff8384827e694907f5"></a><!-- doxytag: member="ArmISA::vf" ref="afd73f0623142a3ff8384827e694907f5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;6&gt; <a class="el" href="namespaceArmISA.html#afd73f0623142a3ff8384827e694907f5">ArmISA::vf</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01474">1474</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a6d9502d214bade5dee773c3fa2c1434a"></a><!-- doxytag: member="ArmISA::vfpExceptionTrapping" ref="a6d9502d214bade5dee773c3fa2c1434a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;15, 12&gt; <a class="el" href="namespaceArmISA.html#a6d9502d214bade5dee773c3fa2c1434a">ArmISA::vfpExceptionTrapping</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01655">1655</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="afc33f4c02aa9a46e7e862ea7dad34ee2"></a><!-- doxytag: member="ArmISA::vfpHalfPrecision" ref="afc33f4c02aa9a46e7e862ea7dad34ee2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;27, 24&gt; <a class="el" href="namespaceArmISA.html#afc33f4c02aa9a46e7e862ea7dad34ee2">ArmISA::vfpHalfPrecision</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01669">1669</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a50d97ad5355488caa8cdf04c07d16c9c"></a><!-- doxytag: member="ArmISA::vi" ref="a50d97ad5355488caa8cdf04c07d16c9c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;7&gt; <a class="el" href="namespaceArmISA.html#a50d97ad5355488caa8cdf04c07d16c9c">ArmISA::vi</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01473">1473</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="ad4d02da4aea0e2c4684ca936a31a814d"></a><!-- doxytag: member="ArmISA::vm" ref="ad4d02da4aea0e2c4684ca936a31a814d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;0&gt; <a class="el" href="namespaceArmISA.html#ad4d02da4aea0e2c4684ca936a31a814d">ArmISA::vm</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01480">1480</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="aea102f4a9a87d5c5ff68f50e329fbc83"></a><!-- doxytag: member="ArmISA::vse" ref="aea102f4a9a87d5c5ff68f50e329fbc83" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;8&gt; <a class="el" href="namespaceArmISA.html#aea102f4a9a87d5c5ff68f50e329fbc83">ArmISA::vse</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01472">1472</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="abc9d5266b21d878b506e99288cd73da8"></a><!-- doxytag: member="ArmISA::width" ref="abc9d5266b21d878b506e99288cd73da8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 4 &gt; <a class="el" href="namespaceArmISA.html#abc9d5266b21d878b506e99288cd73da8">ArmISA::width</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01381">1381</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

<p>Referenced by <a class="el" href="minor_2decode_8cc_source.html#l00118">Minor::Decode::evaluate()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l00972">ArmISA::AbortFault&lt; T &gt;::getFsr()</a>, <a class="el" href="execute_8cc_source.html#l00509">Minor::Execute::issue()</a>, <a class="el" href="printk_8cc_source.html#l00045">Printk()</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html#l00081">ArmISA::ArmStaticInst::saturateOp()</a>, <a class="el" href="vncinput_8cc_source.html#l00089">VncInput::setDirty()</a>, and <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html#l00114">ArmISA::ArmStaticInst::uSaturateOp()</a>.</p>

</div>
</div>
<a class="anchor" id="a0c17218636e64bf866e9f767f77b9bd6"></a><!-- doxytag: member="ArmISA::wnr" ref="a0c17218636e64bf866e9f767f77b9bd6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;11&gt; <a class="el" href="namespaceArmISA.html#a0c17218636e64bf866e9f767f77b9bd6">ArmISA::wnr</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01606">1606</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a31a577e5d458b463ab6c796507845dc0"></a><!-- doxytag: member="ArmISA::writeback" ref="a31a577e5d458b463ab6c796507845dc0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;21&gt; <a class="el" href="namespaceArmISA.html#a31a577e5d458b463ab6c796507845dc0">ArmISA::writeback</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2types_8hh_source.html#l00132">132</a> of file <a class="el" href="arch_2arm_2types_8hh_source.html">types.hh</a>.</p>

<p>Referenced by <a class="el" href="macromem_8cc_source.html#l00242">ArmISA::PairMemOp::PairMemOp()</a>, and <a class="el" href="cache__impl_8hh_source.html#l01350">Cache::writebackBlk()</a>.</p>

</div>
</div>
<a class="anchor" id="a748acb02a2512b14dd1c820b6b97048f"></a><!-- doxytag: member="ArmISA::wxn" ref="a748acb02a2512b14dd1c820b6b97048f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;19&gt; <a class="el" href="namespaceArmISA.html#a748acb02a2512b14dd1c820b6b97048f">ArmISA::wxn</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01542">1542</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a418c214c758f4c8c671a6cc789218c42"></a><!-- doxytag: member="ArmISA::xp" ref="a418c214c758f4c8c671a6cc789218c42" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;23&gt; <a class="el" href="namespaceArmISA.html#a418c214c758f4c8c671a6cc789218c42">ArmISA::xp</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01534">1534</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a0db110357447336365bed71ad6b740f0"></a><!-- doxytag: member="ArmISA::z" ref="a0db110357447336365bed71ad6b740f0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 30 &gt; <a class="el" href="namespaceArmISA.html#a0db110357447336365bed71ad6b740f0">ArmISA::z</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2miscregs_8hh_source.html#l01556">1556</a> of file <a class="el" href="arm_2miscregs_8hh_source.html">miscregs.hh</a>.</p>

<p>Referenced by <a class="el" href="arm_2utility_8hh_source.html#l00070">testPredicate()</a>.</p>

</div>
</div>
<a class="anchor" id="a489ec7c96a6c6e4f5401e91d8c623e2b"></a><!-- doxytag: member="ArmISA::ZeroReg" ref="a489ec7c96a6c6e4f5401e91d8c623e2b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int <a class="el" href="namespaceArmISA.html#a489ec7c96a6c6e4f5401e91d8c623e2b">ArmISA::ZeroReg</a> = INTREG_ZERO</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2registers_8hh_source.html#l00106">106</a> of file <a class="el" href="arm_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
</div>
<!--- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&nbsp;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&nbsp;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&nbsp;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&nbsp;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&nbsp;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&nbsp;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&nbsp;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&nbsp;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&nbsp;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&nbsp;</span>Friends</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&nbsp;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr size="1"><address style="align: right;"><small>
Generated on Mon Dec 7 02:33:23 2015 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.6.1</small></address>

</body>
</html>
