
*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/getz/Downloads/digilentip/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/getz/Xilinx/Vivado/2020.2/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint '/home/getz/dev/pmod_spi/pmod_spi.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_2/design_1_axi_gpio_0_2.dcp' for cell 'design_1_i/ADC_1'
INFO: [Project 1-454] Reading design checkpoint '/home/getz/dev/pmod_spi/pmod_spi.gen/sources_1/bd/design_1/ip/design_1_ADC_1_3/design_1_ADC_1_3.dcp' for cell 'design_1_i/ADC_2'
INFO: [Project 1-454] Reading design checkpoint '/home/getz/dev/pmod_spi/pmod_spi.gen/sources_1/bd/design_1/ip/design_1_ADC_1_4/design_1_ADC_1_4.dcp' for cell 'design_1_i/ADC_3'
INFO: [Project 1-454] Reading design checkpoint '/home/getz/dev/pmod_spi/pmod_spi.gen/sources_1/bd/design_1/ip/design_1_ADC_1_5/design_1_ADC_1_5.dcp' for cell 'design_1_i/ADC_4'
INFO: [Project 1-454] Reading design checkpoint '/home/getz/dev/pmod_spi/pmod_spi.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.dcp' for cell 'design_1_i/CTRL_NORTH'
INFO: [Project 1-454] Reading design checkpoint '/home/getz/dev/pmod_spi/pmod_spi.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.dcp' for cell 'design_1_i/CTRL_WEST'
INFO: [Project 1-454] Reading design checkpoint '/home/getz/dev/pmod_spi/pmod_spi.gen/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0_2/design_1_axi_quad_spi_0_0.dcp' for cell 'design_1_i/axi_quad_spi_0'
INFO: [Project 1-454] Reading design checkpoint '/home/getz/dev/pmod_spi/pmod_spi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0_2/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/getz/dev/pmod_spi/pmod_spi.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0_1/design_1_rst_ps7_0_100M_0.dcp' for cell 'design_1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/getz/dev/pmod_spi/pmod_spi.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/getz/dev/pmod_spi/pmod_spi.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0_2/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2534.938 ; gain = 0.000 ; free physical = 3733 ; free virtual = 17802
INFO: [Netlist 29-17] Analyzing 30 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/getz/dev/pmod_spi/pmod_spi.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.xdc] for cell 'design_1_i/CTRL_NORTH/U0'
Finished Parsing XDC File [/home/getz/dev/pmod_spi/pmod_spi.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.xdc] for cell 'design_1_i/CTRL_NORTH/U0'
Parsing XDC File [/home/getz/dev/pmod_spi/pmod_spi.gen/sources_1/bd/design_1/ip/design_1_ADC_1_5/design_1_ADC_1_5.xdc] for cell 'design_1_i/ADC_4/U0'
Finished Parsing XDC File [/home/getz/dev/pmod_spi/pmod_spi.gen/sources_1/bd/design_1/ip/design_1_ADC_1_5/design_1_ADC_1_5.xdc] for cell 'design_1_i/ADC_4/U0'
Parsing XDC File [/home/getz/dev/pmod_spi/pmod_spi.gen/sources_1/bd/design_1/ip/design_1_ADC_1_5/design_1_ADC_1_5_board.xdc] for cell 'design_1_i/ADC_4/U0'
Finished Parsing XDC File [/home/getz/dev/pmod_spi/pmod_spi.gen/sources_1/bd/design_1/ip/design_1_ADC_1_5/design_1_ADC_1_5_board.xdc] for cell 'design_1_i/ADC_4/U0'
Parsing XDC File [/home/getz/dev/pmod_spi/pmod_spi.gen/sources_1/bd/design_1/ip/design_1_ADC_1_4/design_1_ADC_1_4.xdc] for cell 'design_1_i/ADC_3/U0'
Finished Parsing XDC File [/home/getz/dev/pmod_spi/pmod_spi.gen/sources_1/bd/design_1/ip/design_1_ADC_1_4/design_1_ADC_1_4.xdc] for cell 'design_1_i/ADC_3/U0'
Parsing XDC File [/home/getz/dev/pmod_spi/pmod_spi.gen/sources_1/bd/design_1/ip/design_1_ADC_1_4/design_1_ADC_1_4_board.xdc] for cell 'design_1_i/ADC_3/U0'
Finished Parsing XDC File [/home/getz/dev/pmod_spi/pmod_spi.gen/sources_1/bd/design_1/ip/design_1_ADC_1_4/design_1_ADC_1_4_board.xdc] for cell 'design_1_i/ADC_3/U0'
Parsing XDC File [/home/getz/dev/pmod_spi/pmod_spi.gen/sources_1/bd/design_1/ip/design_1_ADC_1_3/design_1_ADC_1_3.xdc] for cell 'design_1_i/ADC_2/U0'
Finished Parsing XDC File [/home/getz/dev/pmod_spi/pmod_spi.gen/sources_1/bd/design_1/ip/design_1_ADC_1_3/design_1_ADC_1_3.xdc] for cell 'design_1_i/ADC_2/U0'
Parsing XDC File [/home/getz/dev/pmod_spi/pmod_spi.gen/sources_1/bd/design_1/ip/design_1_ADC_1_3/design_1_ADC_1_3_board.xdc] for cell 'design_1_i/ADC_2/U0'
Finished Parsing XDC File [/home/getz/dev/pmod_spi/pmod_spi.gen/sources_1/bd/design_1/ip/design_1_ADC_1_3/design_1_ADC_1_3_board.xdc] for cell 'design_1_i/ADC_2/U0'
Parsing XDC File [/home/getz/dev/pmod_spi/pmod_spi.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_2/design_1_axi_gpio_0_2.xdc] for cell 'design_1_i/ADC_1/U0'
Finished Parsing XDC File [/home/getz/dev/pmod_spi/pmod_spi.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_2/design_1_axi_gpio_0_2.xdc] for cell 'design_1_i/ADC_1/U0'
Parsing XDC File [/home/getz/dev/pmod_spi/pmod_spi.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_2/design_1_axi_gpio_0_2_board.xdc] for cell 'design_1_i/ADC_1/U0'
Finished Parsing XDC File [/home/getz/dev/pmod_spi/pmod_spi.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_2/design_1_axi_gpio_0_2_board.xdc] for cell 'design_1_i/ADC_1/U0'
Parsing XDC File [/home/getz/dev/pmod_spi/pmod_spi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0_2/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/getz/dev/pmod_spi/pmod_spi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0_2/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/getz/dev/pmod_spi/pmod_spi.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_board.xdc] for cell 'design_1_i/CTRL_NORTH/U0'
Finished Parsing XDC File [/home/getz/dev/pmod_spi/pmod_spi.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_board.xdc] for cell 'design_1_i/CTRL_NORTH/U0'
Parsing XDC File [/home/getz/dev/pmod_spi/pmod_spi.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/CTRL_WEST/U0'
Finished Parsing XDC File [/home/getz/dev/pmod_spi/pmod_spi.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/CTRL_WEST/U0'
Parsing XDC File [/home/getz/dev/pmod_spi/pmod_spi.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/CTRL_WEST/U0'
Finished Parsing XDC File [/home/getz/dev/pmod_spi/pmod_spi.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/CTRL_WEST/U0'
Parsing XDC File [/home/getz/dev/pmod_spi/pmod_spi.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0_1/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/getz/dev/pmod_spi/pmod_spi.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0_1/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/getz/dev/pmod_spi/pmod_spi.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0_1/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/getz/dev/pmod_spi/pmod_spi.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0_1/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/getz/dev/pmod_spi/pmod_spi.gen/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0_2/design_1_axi_quad_spi_0_0.xdc] for cell 'design_1_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [/home/getz/dev/pmod_spi/pmod_spi.gen/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0_2/design_1_axi_quad_spi_0_0.xdc] for cell 'design_1_i/axi_quad_spi_0/U0'
Parsing XDC File [/home/getz/dev/pmod_spi/pmod_spi.gen/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0_2/design_1_axi_quad_spi_0_0_board.xdc] for cell 'design_1_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [/home/getz/dev/pmod_spi/pmod_spi.gen/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0_2/design_1_axi_quad_spi_0_0_board.xdc] for cell 'design_1_i/axi_quad_spi_0/U0'
Parsing XDC File [/home/getz/dev/pmod_spi/pmod_spi.srcs/constrs_1/new/zedboard.xdc]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 33]]'. [/home/getz/dev/pmod_spi/pmod_spi.srcs/constrs_1/new/zedboard.xdc:387]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/getz/dev/pmod_spi/pmod_spi.srcs/constrs_1/new/zedboard.xdc:387]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/getz/dev/pmod_spi/pmod_spi.srcs/constrs_1/new/zedboard.xdc]
Parsing XDC File [/home/getz/dev/pmod_spi/pmod_spi.gen/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0_2/design_1_axi_quad_spi_0_0_clocks.xdc] for cell 'design_1_i/axi_quad_spi_0/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/getz/dev/pmod_spi/pmod_spi.gen/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0_2/design_1_axi_quad_spi_0_0_clocks.xdc:50]
get_clocks: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2757.688 ; gain = 198.828 ; free physical = 3132 ; free virtual = 17235
Finished Parsing XDC File [/home/getz/dev/pmod_spi/pmod_spi.gen/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0_2/design_1_axi_quad_spi_0_0_clocks.xdc] for cell 'design_1_i/axi_quad_spi_0/U0'
INFO: [Project 1-1715] 3 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
WARNING: [Constraints 18-5572] Instance design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2773.707 ; gain = 0.000 ; free physical = 3105 ; free virtual = 17283
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 12 instances

23 Infos, 3 Warnings, 1 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2773.707 ; gain = 238.859 ; free physical = 3105 ; free virtual = 17283
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2789.703 ; gain = 15.996 ; free physical = 3102 ; free virtual = 17242

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 15911e6c2

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2789.703 ; gain = 0.000 ; free physical = 3102 ; free virtual = 17241

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1ca2334cf

Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2917.703 ; gain = 0.000 ; free physical = 2982 ; free virtual = 17138
INFO: [Opt 31-389] Phase Retarget created 15 cells and removed 67 cells
INFO: [Opt 31-1021] In phase Retarget, 48 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 234c8e352

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2917.703 ; gain = 0.000 ; free physical = 2982 ; free virtual = 17138
INFO: [Opt 31-389] Phase Constant propagation created 1 cells and removed 9 cells
INFO: [Opt 31-1021] In phase Constant propagation, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 2687582b0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2917.703 ; gain = 0.000 ; free physical = 2981 ; free virtual = 17138
INFO: [Opt 31-389] Phase Sweep created 8 cells and removed 274 cells
INFO: [Opt 31-1021] In phase Sweep, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 2687582b0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2917.703 ; gain = 0.000 ; free physical = 2981 ; free virtual = 17138
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 2687582b0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2917.703 ; gain = 0.000 ; free physical = 2981 ; free virtual = 17138
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 20a51167b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2917.703 ; gain = 0.000 ; free physical = 2981 ; free virtual = 17138
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              15  |              67  |                                             48  |
|  Constant propagation         |               1  |               9  |                                              1  |
|  Sweep                        |               8  |             274  |                                              1  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              1  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2917.703 ; gain = 0.000 ; free physical = 2981 ; free virtual = 17138
Ending Logic Optimization Task | Checksum: 15f92c31e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2917.703 ; gain = 0.000 ; free physical = 2981 ; free virtual = 17138

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 15f92c31e

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2917.703 ; gain = 0.000 ; free physical = 2981 ; free virtual = 17138

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 15f92c31e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2917.703 ; gain = 0.000 ; free physical = 2981 ; free virtual = 17138

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2917.703 ; gain = 0.000 ; free physical = 2981 ; free virtual = 17138
Ending Netlist Obfuscation Task | Checksum: 15f92c31e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2917.703 ; gain = 0.000 ; free physical = 2981 ; free virtual = 17138
INFO: [Common 17-83] Releasing license: Implementation
44 Infos, 3 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2917.703 ; gain = 143.996 ; free physical = 2981 ; free virtual = 17138
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2949.520 ; gain = 0.000 ; free physical = 2995 ; free virtual = 17135
INFO: [Common 17-1381] The checkpoint '/home/getz/dev/pmod_spi/pmod_spi.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/getz/dev/pmod_spi/pmod_spi.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3079.055 ; gain = 0.000 ; free physical = 2954 ; free virtual = 17083
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1089b8206

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3079.055 ; gain = 0.000 ; free physical = 2954 ; free virtual = 17083
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3079.055 ; gain = 0.000 ; free physical = 2954 ; free virtual = 17083

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 18b130dc1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.99 . Memory (MB): peak = 3079.055 ; gain = 0.000 ; free physical = 2965 ; free virtual = 17114

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 10b4cff61

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3079.055 ; gain = 0.000 ; free physical = 2967 ; free virtual = 17104

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 10b4cff61

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3079.055 ; gain = 0.000 ; free physical = 2967 ; free virtual = 17104
Phase 1 Placer Initialization | Checksum: 10b4cff61

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3079.055 ; gain = 0.000 ; free physical = 2967 ; free virtual = 17104

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 101151e55

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3079.055 ; gain = 0.000 ; free physical = 2956 ; free virtual = 17106

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 178c70f0f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3079.055 ; gain = 0.000 ; free physical = 2956 ; free virtual = 17106

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 96 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 41 nets or cells. Created 0 new cell, deleted 41 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3079.055 ; gain = 0.000 ; free physical = 2972 ; free virtual = 17107

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             41  |                    41  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             41  |                    41  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 18da9ce16

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 3079.055 ; gain = 0.000 ; free physical = 2972 ; free virtual = 17107
Phase 2.3 Global Placement Core | Checksum: 24fee28bb

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 3079.055 ; gain = 0.000 ; free physical = 2972 ; free virtual = 17107
Phase 2 Global Placement | Checksum: 24fee28bb

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 3079.055 ; gain = 0.000 ; free physical = 2972 ; free virtual = 17107

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1cefd19e8

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 3079.055 ; gain = 0.000 ; free physical = 2972 ; free virtual = 17107

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1675ce8e3

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 3079.055 ; gain = 0.000 ; free physical = 2972 ; free virtual = 17107

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1e06e22bc

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 3079.055 ; gain = 0.000 ; free physical = 2972 ; free virtual = 17107

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2128fcf45

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 3079.055 ; gain = 0.000 ; free physical = 2972 ; free virtual = 17107

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 2244e7c78

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 3079.055 ; gain = 0.000 ; free physical = 2963 ; free virtual = 17107

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 21aeac751

Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 3079.055 ; gain = 0.000 ; free physical = 2965 ; free virtual = 17109

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 24141d28f

Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 3079.055 ; gain = 0.000 ; free physical = 2965 ; free virtual = 17109
Phase 3 Detail Placement | Checksum: 24141d28f

Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 3079.055 ; gain = 0.000 ; free physical = 2965 ; free virtual = 17109

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1418d730e

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.212 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: ad4d0d10

Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3079.055 ; gain = 0.000 ; free physical = 2973 ; free virtual = 17111
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 144e80b1f

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.20 . Memory (MB): peak = 3079.055 ; gain = 0.000 ; free physical = 2973 ; free virtual = 17111
Phase 4.1.1.1 BUFG Insertion | Checksum: 1418d730e

Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 3079.055 ; gain = 0.000 ; free physical = 2973 ; free virtual = 17111
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.212. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 3079.055 ; gain = 0.000 ; free physical = 2973 ; free virtual = 17111
Phase 4.1 Post Commit Optimization | Checksum: f930ef52

Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 3079.055 ; gain = 0.000 ; free physical = 2973 ; free virtual = 17111

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: f930ef52

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 3079.055 ; gain = 0.000 ; free physical = 2973 ; free virtual = 17111

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: f930ef52

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 3079.055 ; gain = 0.000 ; free physical = 2973 ; free virtual = 17111
Phase 4.3 Placer Reporting | Checksum: f930ef52

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 3079.055 ; gain = 0.000 ; free physical = 2973 ; free virtual = 17111

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3079.055 ; gain = 0.000 ; free physical = 2973 ; free virtual = 17111

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 3079.055 ; gain = 0.000 ; free physical = 2973 ; free virtual = 17111
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 16234a60b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 3079.055 ; gain = 0.000 ; free physical = 2973 ; free virtual = 17111
Ending Placer Task | Checksum: 156f480c0

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 3079.055 ; gain = 0.000 ; free physical = 2973 ; free virtual = 17111
INFO: [Common 17-83] Releasing license: Implementation
79 Infos, 3 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:13 . Memory (MB): peak = 3079.055 ; gain = 0.000 ; free physical = 2987 ; free virtual = 17125
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.47 . Memory (MB): peak = 3079.055 ; gain = 0.000 ; free physical = 2982 ; free virtual = 17127
INFO: [Common 17-1381] The checkpoint '/home/getz/dev/pmod_spi/pmod_spi.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.32 . Memory (MB): peak = 3079.055 ; gain = 0.000 ; free physical = 2964 ; free virtual = 17110
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3079.055 ; gain = 0.000 ; free physical = 2978 ; free virtual = 17126
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
88 Infos, 3 Warnings, 1 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.47 . Memory (MB): peak = 3079.055 ; gain = 0.000 ; free physical = 3032 ; free virtual = 17183
INFO: [Common 17-1381] The checkpoint '/home/getz/dev/pmod_spi/pmod_spi.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: eb37a716 ConstDB: 0 ShapeSum: 6bbcd9aa RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 20ede013

Time (s): cpu = 00:00:31 ; elapsed = 00:00:25 . Memory (MB): peak = 3133.332 ; gain = 54.277 ; free physical = 2670 ; free virtual = 16822
Post Restoration Checksum: NetGraph: 9a82b24 NumContArr: 1745b4ef Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 20ede013

Time (s): cpu = 00:00:31 ; elapsed = 00:00:25 . Memory (MB): peak = 3133.332 ; gain = 54.277 ; free physical = 2669 ; free virtual = 16822

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 20ede013

Time (s): cpu = 00:00:31 ; elapsed = 00:00:25 . Memory (MB): peak = 3140.328 ; gain = 61.273 ; free physical = 2653 ; free virtual = 16805

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 20ede013

Time (s): cpu = 00:00:31 ; elapsed = 00:00:25 . Memory (MB): peak = 3140.328 ; gain = 61.273 ; free physical = 2653 ; free virtual = 16805
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 126cf25c2

Time (s): cpu = 00:00:34 ; elapsed = 00:00:27 . Memory (MB): peak = 3169.211 ; gain = 90.156 ; free physical = 2632 ; free virtual = 16785
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.313  | TNS=0.000  | WHS=-0.172 | THS=-75.889|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 147ab3642

Time (s): cpu = 00:00:36 ; elapsed = 00:00:28 . Memory (MB): peak = 3169.211 ; gain = 90.156 ; free physical = 2633 ; free virtual = 16781
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.313  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 137c41436

Time (s): cpu = 00:00:36 ; elapsed = 00:00:28 . Memory (MB): peak = 3185.211 ; gain = 106.156 ; free physical = 2633 ; free virtual = 16781
Phase 2 Router Initialization | Checksum: 167568639

Time (s): cpu = 00:00:36 ; elapsed = 00:00:28 . Memory (MB): peak = 3185.211 ; gain = 106.156 ; free physical = 2633 ; free virtual = 16781

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 3234
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 3234
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 167568639

Time (s): cpu = 00:00:36 ; elapsed = 00:00:28 . Memory (MB): peak = 3185.211 ; gain = 106.156 ; free physical = 2635 ; free virtual = 16783
Phase 3 Initial Routing | Checksum: 1d2215882

Time (s): cpu = 00:00:38 ; elapsed = 00:00:28 . Memory (MB): peak = 3185.211 ; gain = 106.156 ; free physical = 2635 ; free virtual = 16783

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 259
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.829  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 128914a10

Time (s): cpu = 00:00:40 ; elapsed = 00:00:30 . Memory (MB): peak = 3185.211 ; gain = 106.156 ; free physical = 2635 ; free virtual = 16789

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.829  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 147286224

Time (s): cpu = 00:00:41 ; elapsed = 00:00:30 . Memory (MB): peak = 3185.211 ; gain = 106.156 ; free physical = 2635 ; free virtual = 16789
Phase 4 Rip-up And Reroute | Checksum: 147286224

Time (s): cpu = 00:00:41 ; elapsed = 00:00:30 . Memory (MB): peak = 3185.211 ; gain = 106.156 ; free physical = 2635 ; free virtual = 16789

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 14865eea1

Time (s): cpu = 00:00:41 ; elapsed = 00:00:30 . Memory (MB): peak = 3185.211 ; gain = 106.156 ; free physical = 2639 ; free virtual = 16793
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.843  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1b55b75cc

Time (s): cpu = 00:00:41 ; elapsed = 00:00:30 . Memory (MB): peak = 3185.211 ; gain = 106.156 ; free physical = 2639 ; free virtual = 16793

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1b55b75cc

Time (s): cpu = 00:00:41 ; elapsed = 00:00:30 . Memory (MB): peak = 3185.211 ; gain = 106.156 ; free physical = 2639 ; free virtual = 16793
Phase 5 Delay and Skew Optimization | Checksum: 1b55b75cc

Time (s): cpu = 00:00:41 ; elapsed = 00:00:30 . Memory (MB): peak = 3185.211 ; gain = 106.156 ; free physical = 2639 ; free virtual = 16793

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1d317beda

Time (s): cpu = 00:00:42 ; elapsed = 00:00:31 . Memory (MB): peak = 3185.211 ; gain = 106.156 ; free physical = 2639 ; free virtual = 16793
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.843  | TNS=0.000  | WHS=0.025  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1c8745bc8

Time (s): cpu = 00:00:42 ; elapsed = 00:00:31 . Memory (MB): peak = 3185.211 ; gain = 106.156 ; free physical = 2639 ; free virtual = 16793
Phase 6 Post Hold Fix | Checksum: 1c8745bc8

Time (s): cpu = 00:00:42 ; elapsed = 00:00:31 . Memory (MB): peak = 3185.211 ; gain = 106.156 ; free physical = 2639 ; free virtual = 16793

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.476235 %
  Global Horizontal Routing Utilization  = 0.69836 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 12564cd40

Time (s): cpu = 00:00:42 ; elapsed = 00:00:31 . Memory (MB): peak = 3185.211 ; gain = 106.156 ; free physical = 2632 ; free virtual = 16786

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 12564cd40

Time (s): cpu = 00:00:42 ; elapsed = 00:00:31 . Memory (MB): peak = 3185.211 ; gain = 106.156 ; free physical = 2632 ; free virtual = 16786

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 18bbb8457

Time (s): cpu = 00:00:42 ; elapsed = 00:00:31 . Memory (MB): peak = 3185.211 ; gain = 106.156 ; free physical = 2632 ; free virtual = 16786

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.843  | TNS=0.000  | WHS=0.025  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 18bbb8457

Time (s): cpu = 00:00:42 ; elapsed = 00:00:31 . Memory (MB): peak = 3185.211 ; gain = 106.156 ; free physical = 2632 ; free virtual = 16786
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:42 ; elapsed = 00:00:31 . Memory (MB): peak = 3185.211 ; gain = 106.156 ; free physical = 2642 ; free virtual = 16796

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
105 Infos, 3 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:34 . Memory (MB): peak = 3185.211 ; gain = 106.156 ; free physical = 2642 ; free virtual = 16796
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.49 . Memory (MB): peak = 3193.215 ; gain = 0.000 ; free physical = 2640 ; free virtual = 16802
INFO: [Common 17-1381] The checkpoint '/home/getz/dev/pmod_spi/pmod_spi.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/getz/dev/pmod_spi/pmod_spi.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/getz/dev/pmod_spi/pmod_spi.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
118 Infos, 3 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 3550.801 ; gain = 317.797 ; free physical = 2682 ; free virtual = 16830
INFO: [Common 17-206] Exiting Vivado at Tue Feb  6 16:34:51 2024...
