Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/2025.1/Vivado/bin/unwrapped/lnx64.o/xelab -top connection_manager_wrapper -snapshot pybound_sim work.cocotb_vivado_dump -L xpm -L secureip -dll -debug wave 
Multi-threading is on. Using 14 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by AMD, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's00_axis_fw_lookup_key' [/home/msubhi_a/Documents/zeus-rpc/src/hdl/connection_manager_wrapper.sv:61]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 18 for port 'm00_axis_fw_lookup_resp' [/home/msubhi_a/Documents/zeus-rpc/src/hdl/connection_manager_wrapper.sv:67]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package work.$unit_connection_manager_sv
Compiling module xpm.xpm_memory_base(MEMORY_SIZE=2097...
Compiling module xpm.xpm_memory_tdpram(MEMORY_SIZE=20...
Compiling module work.dual_port_bram(DATA_WIDTH=32,DAT...
Compiling module xpm.xpm_memory_base(MEMORY_SIZE=6553...
Compiling module xpm.xpm_memory_tdpram(MEMORY_SIZE=65...
Compiling module work.dual_port_bram(DATA_WIDTH=1,DATA...
Compiling module work.connection_manager_default
Compiling module work.connection_manager_wrapper
Compiling module work.cocotb_vivado_dump
Built XSI simulation shared library xsim.dir/pybound_sim/xsimk.so
