

================================================================
== Vitis HLS Report for 'tiled_conv'
================================================================
* Date:           Tue Mar 28 08:45:50 2023

* Version:        2020.2.2 (Build 3118627 on Tue Feb  9 05:13:49 MST 2021)
* Project:        proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.260 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |    Latency (cycles)   |   Latency (absolute)  |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |  260552193|  260552193|  2.606 sec|  2.606 sec|  260552194|  260552194|     none|
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------+-----------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                                         |                             |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |                 Instance                |            Module           |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +-----------------------------------------+-----------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_conv_7x7_fu_1275                     |conv_7x7                     |    29464|    29464|   0.295 ms|   0.295 ms|  29464|  29464|     none|
        |grp_store_output_tile_to_DRAM_fu_1340    |store_output_tile_to_DRAM    |     1850|     1850|  18.500 us|  18.500 us|   1850|   1850|     none|
        |grp_load_layer_params_from_DRAM_fu_1370  |load_layer_params_from_DRAM  |      612|      612|   6.120 us|   6.120 us|    612|    612|     none|
        +-----------------------------------------+-----------------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        +--------------------------------------------------------------+-----------+-----------+----------+-----------+-----------+------+----------+
        |                                                              |    Latency (cycles)   | Iteration|  Initiation Interval  | Trip |          |
        |                           Loop Name                          |    min    |    max    |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------------------------------------+-----------+-----------+----------+-----------+-----------+------+----------+
        |- TILE_ROW_TILE_COL                                           |  260552192|  260552192|    508891|          -|          -|   512|        no|
        | + INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH  |       7186|       7186|        12|          1|          1|  7176|       yes|
        +--------------------------------------------------------------+-----------+-----------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    2|       -|      -|    -|
|Expression       |        -|    -|       0|    549|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        4|  148|   26286|  59618|    -|
|Memory           |       57|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|   2939|    -|
|Register         |        -|    -|    1202|    128|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       61|  150|   27488|  63234|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       21|   68|      25|    118|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------+-----------------------------+---------+-----+-------+-------+-----+
    |                 Instance                |            Module           | BRAM_18K| DSP |   FF  |  LUT  | URAM|
    +-----------------------------------------+-----------------------------+---------+-----+-------+-------+-----+
    |control_s_axi_U                          |control_s_axi                |        0|    0|    316|    552|    0|
    |grp_conv_7x7_fu_1275                     |conv_7x7                     |        0|  147|  24220|  56039|    0|
    |fm_m_axi_U                               |fm_m_axi                     |        2|    0|    537|    677|    0|
    |grp_load_layer_params_from_DRAM_fu_1370  |load_layer_params_from_DRAM  |        0|    0|    317|    810|    0|
    |mul_2ns_22ns_23_1_1_U392                 |mul_2ns_22ns_23_1_1          |        0|    0|      0|     24|    0|
    |grp_store_output_tile_to_DRAM_fu_1340    |store_output_tile_to_DRAM    |        0|    1|    359|    839|    0|
    |wt_m_axi_U                               |wt_m_axi                     |        2|    0|    537|    677|    0|
    +-----------------------------------------+-----------------------------+---------+-----+-------+-------+-----+
    |Total                                    |                             |        4|  148|  26286|  59618|    0|
    +-----------------------------------------+-----------------------------+---------+-----+-------+-------+-----+

    * DSP: 
    +-----------------------------------+------------------------------+--------------+
    |              Instance             |            Module            |  Expression  |
    +-----------------------------------+------------------------------+--------------+
    |mac_muladd_2ns_7ns_6ns_8_1_1_U394  |mac_muladd_2ns_7ns_6ns_8_1_1  |  i0 * i1 + i2|
    |mac_muladd_5ns_7ns_3s_11_1_1_U393  |mac_muladd_5ns_7ns_3s_11_1_1  |  i0 * i1 + i2|
    +-----------------------------------+------------------------------+--------------+

    * Memory: 
    +--------------------+------------------+---------+---+----+-----+------+-----+------+-------------+
    |       Memory       |      Module      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------+------------------+---------+---+----+-----+------+-----+------+-------------+
    |conv_in_buf_V_0_U   |conv_in_buf_V_0   |        1|  0|   0|    0|   156|   16|     1|         2496|
    |conv_in_buf_V_1_U   |conv_in_buf_V_0   |        1|  0|   0|    0|   156|   16|     1|         2496|
    |conv_in_buf_V_2_U   |conv_in_buf_V_0   |        1|  0|   0|    0|   156|   16|     1|         2496|
    |conv_in_buf_V_3_U   |conv_in_buf_V_0   |        1|  0|   0|    0|   156|   16|     1|         2496|
    |conv_in_buf_V_4_U   |conv_in_buf_V_0   |        1|  0|   0|    0|   156|   16|     1|         2496|
    |conv_in_buf_V_5_U   |conv_in_buf_V_0   |        1|  0|   0|    0|   156|   16|     1|         2496|
    |conv_in_buf_V_6_U   |conv_in_buf_V_0   |        1|  0|   0|    0|   156|   16|     1|         2496|
    |conv_in_buf_V_7_U   |conv_in_buf_V_0   |        1|  0|   0|    0|   156|   16|     1|         2496|
    |conv_in_buf_V_8_U   |conv_in_buf_V_0   |        1|  0|   0|    0|   156|   16|     1|         2496|
    |conv_in_buf_V_9_U   |conv_in_buf_V_0   |        1|  0|   0|    0|   156|   16|     1|         2496|
    |conv_in_buf_V_10_U  |conv_in_buf_V_0   |        1|  0|   0|    0|   156|   16|     1|         2496|
    |conv_in_buf_V_11_U  |conv_in_buf_V_0   |        1|  0|   0|    0|   156|   16|     1|         2496|
    |conv_in_buf_V_12_U  |conv_in_buf_V_0   |        1|  0|   0|    0|   156|   16|     1|         2496|
    |conv_in_buf_V_13_U  |conv_in_buf_V_0   |        1|  0|   0|    0|   156|   16|     1|         2496|
    |conv_in_buf_V_14_U  |conv_in_buf_V_0   |        1|  0|   0|    0|   156|   16|     1|         2496|
    |conv_in_buf_V_15_U  |conv_in_buf_V_0   |        1|  0|   0|    0|   156|   16|     1|         2496|
    |conv_in_buf_V_16_U  |conv_in_buf_V_0   |        1|  0|   0|    0|   156|   16|     1|         2496|
    |conv_in_buf_V_17_U  |conv_in_buf_V_0   |        1|  0|   0|    0|   156|   16|     1|         2496|
    |conv_in_buf_V_18_U  |conv_in_buf_V_0   |        1|  0|   0|    0|   156|   16|     1|         2496|
    |conv_in_buf_V_19_U  |conv_in_buf_V_0   |        1|  0|   0|    0|   156|   16|     1|         2496|
    |conv_in_buf_V_20_U  |conv_in_buf_V_0   |        1|  0|   0|    0|   156|   16|     1|         2496|
    |conv_in_buf_V_21_U  |conv_in_buf_V_0   |        1|  0|   0|    0|   156|   16|     1|         2496|
    |conv_in_buf_V_22_U  |conv_in_buf_V_0   |        1|  0|   0|    0|   156|   16|     1|         2496|
    |conv_in_buf_V_23_U  |conv_in_buf_V_0   |        1|  0|   0|    0|   156|   16|     1|         2496|
    |conv_in_buf_V_24_U  |conv_in_buf_V_0   |        1|  0|   0|    0|   156|   16|     1|         2496|
    |conv_in_buf_V_25_U  |conv_in_buf_V_0   |        1|  0|   0|    0|   156|   16|     1|         2496|
    |conv_in_buf_V_26_U  |conv_in_buf_V_0   |        1|  0|   0|    0|   156|   16|     1|         2496|
    |conv_in_buf_V_27_U  |conv_in_buf_V_0   |        1|  0|   0|    0|   156|   16|     1|         2496|
    |conv_in_buf_V_28_U  |conv_in_buf_V_0   |        1|  0|   0|    0|   156|   16|     1|         2496|
    |conv_in_buf_V_29_U  |conv_in_buf_V_0   |        1|  0|   0|    0|   156|   16|     1|         2496|
    |conv_in_buf_V_30_U  |conv_in_buf_V_0   |        1|  0|   0|    0|   156|   16|     1|         2496|
    |conv_in_buf_V_31_U  |conv_in_buf_V_0   |        1|  0|   0|    0|   156|   16|     1|         2496|
    |conv_in_buf_V_32_U  |conv_in_buf_V_0   |        1|  0|   0|    0|   156|   16|     1|         2496|
    |conv_in_buf_V_33_U  |conv_in_buf_V_0   |        1|  0|   0|    0|   156|   16|     1|         2496|
    |conv_in_buf_V_34_U  |conv_in_buf_V_0   |        1|  0|   0|    0|   156|   16|     1|         2496|
    |conv_in_buf_V_35_U  |conv_in_buf_V_0   |        1|  0|   0|    0|   156|   16|     1|         2496|
    |conv_in_buf_V_36_U  |conv_in_buf_V_0   |        1|  0|   0|    0|   156|   16|     1|         2496|
    |conv_in_buf_V_37_U  |conv_in_buf_V_0   |        1|  0|   0|    0|   156|   16|     1|         2496|
    |conv_in_buf_V_38_U  |conv_in_buf_V_0   |        1|  0|   0|    0|   156|   16|     1|         2496|
    |conv_in_buf_V_39_U  |conv_in_buf_V_0   |        1|  0|   0|    0|   156|   16|     1|         2496|
    |conv_in_buf_V_40_U  |conv_in_buf_V_0   |        1|  0|   0|    0|   156|   16|     1|         2496|
    |conv_in_buf_V_41_U  |conv_in_buf_V_0   |        1|  0|   0|    0|   156|   16|     1|         2496|
    |conv_in_buf_V_42_U  |conv_in_buf_V_0   |        1|  0|   0|    0|   156|   16|     1|         2496|
    |conv_in_buf_V_43_U  |conv_in_buf_V_0   |        1|  0|   0|    0|   156|   16|     1|         2496|
    |conv_in_buf_V_44_U  |conv_in_buf_V_0   |        1|  0|   0|    0|   156|   16|     1|         2496|
    |conv_in_buf_V_45_U  |conv_in_buf_V_0   |        1|  0|   0|    0|   156|   16|     1|         2496|
    |conv_out_buf_0_V_U  |conv_out_buf_0_V  |        1|  0|   0|    0|   460|   16|     1|         7360|
    |conv_out_buf_1_V_U  |conv_out_buf_0_V  |        1|  0|   0|    0|   460|   16|     1|         7360|
    |conv_out_buf_2_V_U  |conv_out_buf_0_V  |        1|  0|   0|    0|   460|   16|     1|         7360|
    |conv_out_buf_3_V_U  |conv_out_buf_0_V  |        1|  0|   0|    0|   460|   16|     1|         7360|
    |conv_wt_buf_V_0_U   |conv_wt_buf_V_0   |        1|  0|   0|    0|    84|   16|     1|         1344|
    |conv_wt_buf_V_1_U   |conv_wt_buf_V_0   |        1|  0|   0|    0|    84|   16|     1|         1344|
    |conv_wt_buf_V_2_U   |conv_wt_buf_V_0   |        1|  0|   0|    0|    84|   16|     1|         1344|
    |conv_wt_buf_V_3_U   |conv_wt_buf_V_0   |        1|  0|   0|    0|    84|   16|     1|         1344|
    |conv_wt_buf_V_4_U   |conv_wt_buf_V_0   |        1|  0|   0|    0|    84|   16|     1|         1344|
    |conv_wt_buf_V_5_U   |conv_wt_buf_V_0   |        1|  0|   0|    0|    84|   16|     1|         1344|
    |conv_wt_buf_V_6_U   |conv_wt_buf_V_0   |        1|  0|   0|    0|    84|   16|     1|         1344|
    +--------------------+------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total               |                  |       57|  0|   0|    0|  9604|  912|    57|       153664|
    +--------------------+------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln34_1_fu_1787_p2               |         +|   0|  0|  71|          64|          64|
    |add_ln34_2_fu_1535_p2               |         +|   0|  0|  14|          13|           1|
    |add_ln34_fu_1562_p2                 |         +|   0|  0|  10|           2|           1|
    |add_ln37_1_fu_1652_p2               |         +|   0|  0|  12|          12|           1|
    |add_ln37_fu_1608_p2                 |         +|   0|  0|  14|           6|           1|
    |add_ln39_1_fu_1688_p2               |         +|   0|  0|  12|          11|          11|
    |add_ln39_fu_1545_p2                 |         +|   0|  0|  12|          11|          11|
    |add_ln42_fu_1646_p2                 |         +|   0|  0|  14|           6|           1|
    |add_ln46_1_fu_1520_p2               |         +|   0|  0|  12|          11|          11|
    |add_ln46_2_fu_1640_p2               |         +|   0|  0|  14|           7|           3|
    |add_ln46_fu_1740_p2                 |         +|   0|  0|  12|          12|          12|
    |add_ln49_1_fu_1775_p2               |         +|   0|  0|  23|          23|          23|
    |add_ln49_2_fu_1798_p2               |         +|   0|  0|  71|          64|          64|
    |add_ln49_fu_1769_p2                 |         +|   0|  0|  23|          23|          23|
    |add_ln52_2_fu_1446_p2               |         +|   0|  0|  13|          10|           1|
    |add_ln52_fu_1458_p2                 |         +|   0|  0|  13|           5|           1|
    |add_ln55_fu_1889_p2                 |         +|   0|  0|  14|           6|           1|
    |and_ln34_fu_1602_p2                 |       and|   0|  0|   2|           1|           1|
    |ap_block_state14_pp0_stage0_iter10  |       and|   0|  0|   2|           1|           1|
    |ap_block_state7_io                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_2012                   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op254_readreq_state7   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op261_read_state14     |       and|   0|  0|   2|           1|           1|
    |empty_fu_1550_p2                    |      icmp|   0|  0|  11|          11|          10|
    |icmp_ln34_fu_1556_p2                |      icmp|   0|  0|  12|          13|          11|
    |icmp_ln37_fu_1568_p2                |      icmp|   0|  0|  12|          12|          12|
    |icmp_ln42_fu_1596_p2                |      icmp|   0|  0|  10|           6|           6|
    |icmp_ln46_fu_1745_p2                |      icmp|   0|  0|  12|          12|          11|
    |icmp_ln52_fu_1452_p2                |      icmp|   0|  0|  11|          10|          11|
    |icmp_ln55_fu_1464_p2                |      icmp|   0|  0|  10|           6|           7|
    |p_mid149_fu_1693_p2                 |      icmp|   0|  0|  11|          11|          10|
    |p_mid172_fu_1530_p2                 |      icmp|   0|  0|  11|          11|          10|
    |ap_block_pp0_stage0_11001           |        or|   0|  0|   2|           1|           1|
    |ap_block_state21_on_subcall_done    |        or|   0|  0|   2|           1|           1|
    |or_ln37_fu_1614_p2                  |        or|   0|  0|   2|           1|           1|
    |or_ln46_fu_1751_p2                  |        or|   0|  0|   2|           1|           1|
    |select_ln34_1_fu_1582_p3            |    select|   0|  0|   2|           1|           2|
    |select_ln34_2_fu_1675_p3            |    select|   0|  0|   2|           1|           1|
    |select_ln34_3_fu_1680_p3            |    select|   0|  0|  11|           1|          11|
    |select_ln34_fu_1574_p3              |    select|   0|  0|   6|           1|           1|
    |select_ln37_1_fu_1628_p3            |    select|   0|  0|   6|           1|           6|
    |select_ln37_2_fu_1699_p3            |    select|   0|  0|   2|           1|           1|
    |select_ln37_3_fu_1706_p3            |    select|   0|  0|  11|           1|          11|
    |select_ln37_4_fu_1658_p3            |    select|   0|  0|  12|           1|           1|
    |select_ln37_fu_1620_p3              |    select|   0|  0|   6|           1|           1|
    |select_ln52_1_fu_1470_p3            |    select|   0|  0|   5|           1|           5|
    |select_ln52_fu_1482_p3              |    select|   0|  0|   6|           1|           1|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1             |       xor|   0|  0|   2|           2|           1|
    |xor_ln34_fu_1590_p2                 |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 549|         403|         374|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------------------+-----+-----------+-----+-----------+
    |                             Name                            | LUT | Input Size| Bits| Total Bits|
    +-------------------------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                                    |  329|         71|    1|         71|
    |ap_enable_reg_pp0_iter1                                      |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter11                                     |    9|          2|    1|          2|
    |ap_phi_mux_c_phi_fu_1178_p4                                  |    9|          2|    2|          4|
    |ap_phi_mux_i_phi_fu_1200_p4                                  |    9|          2|    6|         12|
    |ap_phi_mux_storemerge_phi_fu_1222_p4                         |    9|          2|   16|         32|
    |ap_phi_reg_pp0_iter2_storemerge_reg_1218                     |    9|          2|   16|         32|
    |c_reg_1174                                                   |    9|          2|    2|          4|
    |conv_in_buf_V_0_address0                                     |   14|          3|    8|         24|
    |conv_in_buf_V_0_ce0                                          |   14|          3|    1|          3|
    |conv_in_buf_V_0_ce1                                          |    9|          2|    1|          2|
    |conv_in_buf_V_10_address0                                    |   14|          3|    8|         24|
    |conv_in_buf_V_10_ce0                                         |   14|          3|    1|          3|
    |conv_in_buf_V_10_ce1                                         |    9|          2|    1|          2|
    |conv_in_buf_V_11_address0                                    |   14|          3|    8|         24|
    |conv_in_buf_V_11_ce0                                         |   14|          3|    1|          3|
    |conv_in_buf_V_11_ce1                                         |    9|          2|    1|          2|
    |conv_in_buf_V_12_address0                                    |   14|          3|    8|         24|
    |conv_in_buf_V_12_ce0                                         |   14|          3|    1|          3|
    |conv_in_buf_V_12_ce1                                         |    9|          2|    1|          2|
    |conv_in_buf_V_13_address0                                    |   14|          3|    8|         24|
    |conv_in_buf_V_13_ce0                                         |   14|          3|    1|          3|
    |conv_in_buf_V_13_ce1                                         |    9|          2|    1|          2|
    |conv_in_buf_V_14_address0                                    |   14|          3|    8|         24|
    |conv_in_buf_V_14_ce0                                         |   14|          3|    1|          3|
    |conv_in_buf_V_14_ce1                                         |    9|          2|    1|          2|
    |conv_in_buf_V_15_address0                                    |   14|          3|    8|         24|
    |conv_in_buf_V_15_ce0                                         |   14|          3|    1|          3|
    |conv_in_buf_V_15_ce1                                         |    9|          2|    1|          2|
    |conv_in_buf_V_16_address0                                    |   14|          3|    8|         24|
    |conv_in_buf_V_16_ce0                                         |   14|          3|    1|          3|
    |conv_in_buf_V_16_ce1                                         |    9|          2|    1|          2|
    |conv_in_buf_V_17_address0                                    |   14|          3|    8|         24|
    |conv_in_buf_V_17_ce0                                         |   14|          3|    1|          3|
    |conv_in_buf_V_17_ce1                                         |    9|          2|    1|          2|
    |conv_in_buf_V_18_address0                                    |   14|          3|    8|         24|
    |conv_in_buf_V_18_ce0                                         |   14|          3|    1|          3|
    |conv_in_buf_V_18_ce1                                         |    9|          2|    1|          2|
    |conv_in_buf_V_19_address0                                    |   14|          3|    8|         24|
    |conv_in_buf_V_19_ce0                                         |   14|          3|    1|          3|
    |conv_in_buf_V_19_ce1                                         |    9|          2|    1|          2|
    |conv_in_buf_V_1_address0                                     |   14|          3|    8|         24|
    |conv_in_buf_V_1_ce0                                          |   14|          3|    1|          3|
    |conv_in_buf_V_1_ce1                                          |    9|          2|    1|          2|
    |conv_in_buf_V_20_address0                                    |   14|          3|    8|         24|
    |conv_in_buf_V_20_ce0                                         |   14|          3|    1|          3|
    |conv_in_buf_V_20_ce1                                         |    9|          2|    1|          2|
    |conv_in_buf_V_21_address0                                    |   14|          3|    8|         24|
    |conv_in_buf_V_21_ce0                                         |   14|          3|    1|          3|
    |conv_in_buf_V_21_ce1                                         |    9|          2|    1|          2|
    |conv_in_buf_V_22_address0                                    |   14|          3|    8|         24|
    |conv_in_buf_V_22_ce0                                         |   14|          3|    1|          3|
    |conv_in_buf_V_22_ce1                                         |    9|          2|    1|          2|
    |conv_in_buf_V_23_address0                                    |   14|          3|    8|         24|
    |conv_in_buf_V_23_ce0                                         |   14|          3|    1|          3|
    |conv_in_buf_V_23_ce1                                         |    9|          2|    1|          2|
    |conv_in_buf_V_24_address0                                    |   14|          3|    8|         24|
    |conv_in_buf_V_24_ce0                                         |   14|          3|    1|          3|
    |conv_in_buf_V_24_ce1                                         |    9|          2|    1|          2|
    |conv_in_buf_V_25_address0                                    |   14|          3|    8|         24|
    |conv_in_buf_V_25_ce0                                         |   14|          3|    1|          3|
    |conv_in_buf_V_25_ce1                                         |    9|          2|    1|          2|
    |conv_in_buf_V_26_address0                                    |   14|          3|    8|         24|
    |conv_in_buf_V_26_ce0                                         |   14|          3|    1|          3|
    |conv_in_buf_V_26_ce1                                         |    9|          2|    1|          2|
    |conv_in_buf_V_27_address0                                    |   14|          3|    8|         24|
    |conv_in_buf_V_27_ce0                                         |   14|          3|    1|          3|
    |conv_in_buf_V_27_ce1                                         |    9|          2|    1|          2|
    |conv_in_buf_V_28_address0                                    |   14|          3|    8|         24|
    |conv_in_buf_V_28_ce0                                         |   14|          3|    1|          3|
    |conv_in_buf_V_28_ce1                                         |    9|          2|    1|          2|
    |conv_in_buf_V_29_address0                                    |   14|          3|    8|         24|
    |conv_in_buf_V_29_ce0                                         |   14|          3|    1|          3|
    |conv_in_buf_V_29_ce1                                         |    9|          2|    1|          2|
    |conv_in_buf_V_2_address0                                     |   14|          3|    8|         24|
    |conv_in_buf_V_2_ce0                                          |   14|          3|    1|          3|
    |conv_in_buf_V_2_ce1                                          |    9|          2|    1|          2|
    |conv_in_buf_V_30_address0                                    |   14|          3|    8|         24|
    |conv_in_buf_V_30_ce0                                         |   14|          3|    1|          3|
    |conv_in_buf_V_30_ce1                                         |    9|          2|    1|          2|
    |conv_in_buf_V_31_address0                                    |   14|          3|    8|         24|
    |conv_in_buf_V_31_ce0                                         |   14|          3|    1|          3|
    |conv_in_buf_V_31_ce1                                         |    9|          2|    1|          2|
    |conv_in_buf_V_32_address0                                    |   14|          3|    8|         24|
    |conv_in_buf_V_32_ce0                                         |   14|          3|    1|          3|
    |conv_in_buf_V_32_ce1                                         |    9|          2|    1|          2|
    |conv_in_buf_V_33_address0                                    |   14|          3|    8|         24|
    |conv_in_buf_V_33_ce0                                         |   14|          3|    1|          3|
    |conv_in_buf_V_33_ce1                                         |    9|          2|    1|          2|
    |conv_in_buf_V_34_address0                                    |   14|          3|    8|         24|
    |conv_in_buf_V_34_ce0                                         |   14|          3|    1|          3|
    |conv_in_buf_V_34_ce1                                         |    9|          2|    1|          2|
    |conv_in_buf_V_35_address0                                    |   14|          3|    8|         24|
    |conv_in_buf_V_35_ce0                                         |   14|          3|    1|          3|
    |conv_in_buf_V_35_ce1                                         |    9|          2|    1|          2|
    |conv_in_buf_V_36_address0                                    |   14|          3|    8|         24|
    |conv_in_buf_V_36_ce0                                         |   14|          3|    1|          3|
    |conv_in_buf_V_36_ce1                                         |    9|          2|    1|          2|
    |conv_in_buf_V_37_address0                                    |   14|          3|    8|         24|
    |conv_in_buf_V_37_ce0                                         |   14|          3|    1|          3|
    |conv_in_buf_V_37_ce1                                         |    9|          2|    1|          2|
    |conv_in_buf_V_38_address0                                    |   14|          3|    8|         24|
    |conv_in_buf_V_38_ce0                                         |   14|          3|    1|          3|
    |conv_in_buf_V_38_ce1                                         |    9|          2|    1|          2|
    |conv_in_buf_V_39_address0                                    |   14|          3|    8|         24|
    |conv_in_buf_V_39_ce0                                         |   14|          3|    1|          3|
    |conv_in_buf_V_39_ce1                                         |    9|          2|    1|          2|
    |conv_in_buf_V_3_address0                                     |   14|          3|    8|         24|
    |conv_in_buf_V_3_ce0                                          |   14|          3|    1|          3|
    |conv_in_buf_V_3_ce1                                          |    9|          2|    1|          2|
    |conv_in_buf_V_40_address0                                    |   14|          3|    8|         24|
    |conv_in_buf_V_40_ce0                                         |   14|          3|    1|          3|
    |conv_in_buf_V_40_ce1                                         |    9|          2|    1|          2|
    |conv_in_buf_V_41_address0                                    |   14|          3|    8|         24|
    |conv_in_buf_V_41_ce0                                         |   14|          3|    1|          3|
    |conv_in_buf_V_41_ce1                                         |    9|          2|    1|          2|
    |conv_in_buf_V_42_address0                                    |   14|          3|    8|         24|
    |conv_in_buf_V_42_ce0                                         |   14|          3|    1|          3|
    |conv_in_buf_V_42_ce1                                         |    9|          2|    1|          2|
    |conv_in_buf_V_43_address0                                    |   14|          3|    8|         24|
    |conv_in_buf_V_43_ce0                                         |   14|          3|    1|          3|
    |conv_in_buf_V_43_ce1                                         |    9|          2|    1|          2|
    |conv_in_buf_V_44_address0                                    |   14|          3|    8|         24|
    |conv_in_buf_V_44_ce0                                         |   14|          3|    1|          3|
    |conv_in_buf_V_44_ce1                                         |    9|          2|    1|          2|
    |conv_in_buf_V_45_address0                                    |   14|          3|    8|         24|
    |conv_in_buf_V_45_ce0                                         |   14|          3|    1|          3|
    |conv_in_buf_V_45_ce1                                         |    9|          2|    1|          2|
    |conv_in_buf_V_4_address0                                     |   14|          3|    8|         24|
    |conv_in_buf_V_4_ce0                                          |   14|          3|    1|          3|
    |conv_in_buf_V_4_ce1                                          |    9|          2|    1|          2|
    |conv_in_buf_V_5_address0                                     |   14|          3|    8|         24|
    |conv_in_buf_V_5_ce0                                          |   14|          3|    1|          3|
    |conv_in_buf_V_5_ce1                                          |    9|          2|    1|          2|
    |conv_in_buf_V_6_address0                                     |   14|          3|    8|         24|
    |conv_in_buf_V_6_ce0                                          |   14|          3|    1|          3|
    |conv_in_buf_V_6_ce1                                          |    9|          2|    1|          2|
    |conv_in_buf_V_7_address0                                     |   14|          3|    8|         24|
    |conv_in_buf_V_7_ce0                                          |   14|          3|    1|          3|
    |conv_in_buf_V_7_ce1                                          |    9|          2|    1|          2|
    |conv_in_buf_V_8_address0                                     |   14|          3|    8|         24|
    |conv_in_buf_V_8_ce0                                          |   14|          3|    1|          3|
    |conv_in_buf_V_8_ce1                                          |    9|          2|    1|          2|
    |conv_in_buf_V_9_address0                                     |   14|          3|    8|         24|
    |conv_in_buf_V_9_ce0                                          |   14|          3|    1|          3|
    |conv_in_buf_V_9_ce1                                          |    9|          2|    1|          2|
    |conv_out_buf_0_V_address0                                    |   20|          4|    9|         36|
    |conv_out_buf_0_V_ce0                                         |   20|          4|    1|          4|
    |conv_out_buf_0_V_d0                                          |   14|          3|   16|         48|
    |conv_out_buf_0_V_we0                                         |   14|          3|    1|          3|
    |conv_out_buf_1_V_address0                                    |   14|          3|    9|         27|
    |conv_out_buf_1_V_ce0                                         |   14|          3|    1|          3|
    |conv_out_buf_1_V_we0                                         |    9|          2|    1|          2|
    |conv_out_buf_2_V_address0                                    |   14|          3|    9|         27|
    |conv_out_buf_2_V_ce0                                         |   14|          3|    1|          3|
    |conv_out_buf_2_V_we0                                         |    9|          2|    1|          2|
    |conv_out_buf_3_V_address0                                    |   14|          3|    9|         27|
    |conv_out_buf_3_V_ce0                                         |   14|          3|    1|          3|
    |conv_out_buf_3_V_we0                                         |    9|          2|    1|          2|
    |conv_wt_buf_V_0_address0                                     |   14|          3|    7|         21|
    |conv_wt_buf_V_0_ce0                                          |   14|          3|    1|          3|
    |conv_wt_buf_V_0_ce1                                          |    9|          2|    1|          2|
    |conv_wt_buf_V_0_we0                                          |    9|          2|    1|          2|
    |conv_wt_buf_V_1_address0                                     |   14|          3|    7|         21|
    |conv_wt_buf_V_1_ce0                                          |   14|          3|    1|          3|
    |conv_wt_buf_V_1_ce1                                          |    9|          2|    1|          2|
    |conv_wt_buf_V_1_we0                                          |    9|          2|    1|          2|
    |conv_wt_buf_V_2_address0                                     |   14|          3|    7|         21|
    |conv_wt_buf_V_2_ce0                                          |   14|          3|    1|          3|
    |conv_wt_buf_V_2_ce1                                          |    9|          2|    1|          2|
    |conv_wt_buf_V_2_we0                                          |    9|          2|    1|          2|
    |conv_wt_buf_V_3_address0                                     |   14|          3|    7|         21|
    |conv_wt_buf_V_3_ce0                                          |   14|          3|    1|          3|
    |conv_wt_buf_V_3_ce1                                          |    9|          2|    1|          2|
    |conv_wt_buf_V_3_we0                                          |    9|          2|    1|          2|
    |conv_wt_buf_V_4_address0                                     |   14|          3|    7|         21|
    |conv_wt_buf_V_4_ce0                                          |   14|          3|    1|          3|
    |conv_wt_buf_V_4_ce1                                          |    9|          2|    1|          2|
    |conv_wt_buf_V_4_we0                                          |    9|          2|    1|          2|
    |conv_wt_buf_V_5_address0                                     |   14|          3|    7|         21|
    |conv_wt_buf_V_5_ce0                                          |   14|          3|    1|          3|
    |conv_wt_buf_V_5_ce1                                          |    9|          2|    1|          2|
    |conv_wt_buf_V_5_we0                                          |    9|          2|    1|          2|
    |conv_wt_buf_V_6_address0                                     |   14|          3|    7|         21|
    |conv_wt_buf_V_6_ce0                                          |   14|          3|    1|          3|
    |conv_wt_buf_V_6_ce1                                          |    9|          2|    1|          2|
    |conv_wt_buf_V_6_we0                                          |    9|          2|    1|          2|
    |fm_AWVALID                                                   |    9|          2|    1|          2|
    |fm_BREADY                                                    |    9|          2|    1|          2|
    |fm_WVALID                                                    |    9|          2|    1|          2|
    |fm_blk_n_AR                                                  |    9|          2|    1|          2|
    |fm_blk_n_R                                                   |    9|          2|    1|          2|
    |grp_load_layer_params_from_DRAM_fu_1370_kernel_group_offset  |   81|         17|    4|         68|
    |grp_load_layer_params_from_DRAM_fu_1370_p_read               |   14|          3|   16|         48|
    |grp_load_layer_params_from_DRAM_fu_1370_p_read1              |   14|          3|   16|         48|
    |grp_load_layer_params_from_DRAM_fu_1370_p_read2              |   14|          3|   16|         48|
    |grp_load_layer_params_from_DRAM_fu_1370_p_read3              |   14|          3|   16|         48|
    |grp_store_output_tile_to_DRAM_fu_1340_kernel_group           |   81|         17|    4|         68|
    |i_reg_1196                                                   |    9|          2|    6|         12|
    |indvar_flatten84_reg_1163                                    |    9|          2|   13|         26|
    |indvar_flatten95_reg_1129                                    |    9|          2|   10|         20|
    |indvar_flatten_reg_1185                                      |    9|          2|   12|         24|
    |j_reg_1207                                                   |    9|          2|    6|         12|
    |ti_reg_1140                                                  |    9|          2|    5|         10|
    |tj_reg_1151                                                  |    9|          2|    6|         12|
    |wt_ARVALID                                                   |    9|          2|    1|          2|
    |wt_RREADY                                                    |    9|          2|    1|          2|
    +-------------------------------------------------------------+-----+-----------+-----+-----------+
    |Total                                                        | 2939|        635|  772|       2334|
    +-------------------------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------+----+----+-----+-----------+
    |                         Name                         | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------+----+----+-----+-----------+
    |add_ln37_reg_2064                                     |   6|   0|    6|          0|
    |add_ln39_reg_2031                                     |  11|   0|   11|          0|
    |add_ln46_2_reg_2079                                   |   7|   0|    7|          0|
    |add_ln47_reg_2108                                     |   8|   0|    8|          0|
    |add_ln49_1_reg_2103                                   |  22|   0|   23|          1|
    |add_ln52_1_reg_2004                                   |  11|   0|   11|          0|
    |add_ln52_2_reg_1975                                   |  10|   0|   10|          0|
    |add_ln55_reg_2136                                     |   6|   0|    6|          0|
    |and_ln34_reg_2058                                     |   1|   0|    1|          0|
    |ap_CS_fsm                                             |  70|   0|   70|          0|
    |ap_enable_reg_pp0_iter0                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                               |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter10_storemerge_reg_1218             |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter11_storemerge_reg_1218             |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter1_storemerge_reg_1218              |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter2_storemerge_reg_1218              |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter3_storemerge_reg_1218              |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter4_storemerge_reg_1218              |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter5_storemerge_reg_1218              |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter6_storemerge_reg_1218              |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter7_storemerge_reg_1218              |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter8_storemerge_reg_1218              |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter9_storemerge_reg_1218              |  16|   0|   16|          0|
    |c_reg_1174                                            |   2|   0|    2|          0|
    |conv_bias_buf_V_0_1_fu_282                            |  16|   0|   16|          0|
    |conv_bias_buf_V_1_1_fu_286                            |  16|   0|   16|          0|
    |conv_bias_buf_V_2_1_fu_290                            |  16|   0|   16|          0|
    |conv_bias_buf_V_3_1_fu_294                            |  16|   0|   16|          0|
    |empty_reg_2036                                        |   1|   0|    1|          0|
    |fm_addr_read_reg_2119                                 |  16|   0|   16|          0|
    |fm_addr_reg_2113                                      |  64|   0|   64|          0|
    |grp_conv_7x7_fu_1275_ap_start_reg                     |   1|   0|    1|          0|
    |grp_load_layer_params_from_DRAM_fu_1370_ap_start_reg  |   1|   0|    1|          0|
    |grp_store_output_tile_to_DRAM_fu_1340_ap_start_reg    |   1|   0|    1|          0|
    |i_reg_1196                                            |   6|   0|    6|          0|
    |icmp_ln34_reg_2041                                    |   1|   0|    1|          0|
    |icmp_ln37_reg_2045                                    |   1|   0|    1|          0|
    |icmp_ln55_reg_1983                                    |   1|   0|    1|          0|
    |indvar_flatten84_reg_1163                             |  13|   0|   13|          0|
    |indvar_flatten95_reg_1129                             |  10|   0|   10|          0|
    |indvar_flatten_reg_1185                               |  12|   0|   12|          0|
    |input_feature_map_read_reg_1970                       |  64|   0|   64|          0|
    |j_reg_1207                                            |   6|   0|    6|          0|
    |layer_bias_read_reg_1960                              |  64|   0|   64|          0|
    |layer_weights_read_reg_1965                           |  64|   0|   64|          0|
    |mul_ln34_reg_2094                                     |  23|   0|   23|          0|
    |or_ln46_reg_2099                                      |   1|   0|    1|          0|
    |output_feature_map_read_reg_1955                      |  64|   0|   64|          0|
    |p_mid172_reg_2021                                     |   1|   0|    1|          0|
    |reg_1422                                              |  16|   0|   16|          0|
    |reg_1428                                              |  16|   0|   16|          0|
    |reg_1434                                              |  16|   0|   16|          0|
    |reg_1440                                              |  16|   0|   16|          0|
    |select_ln34_1_reg_2051                                |   2|   0|    2|          0|
    |select_ln34_1_reg_2051_pp0_iter1_reg                  |   2|   0|    2|          0|
    |select_ln37_1_reg_2073                                |   6|   0|    6|          0|
    |select_ln37_1_reg_2073_pp0_iter1_reg                  |   6|   0|    6|          0|
    |select_ln37_reg_2069                                  |   6|   0|    6|          0|
    |select_ln52_1_reg_1988                                |   5|   0|    5|          0|
    |select_ln52_reg_1999                                  |   6|   0|    6|          0|
    |ti_reg_1140                                           |   5|   0|    5|          0|
    |tj_reg_1151                                           |   6|   0|    6|          0|
    |trunc_ln28_reg_2011                                   |   5|   0|    5|          0|
    |trunc_ln52_reg_1994                                   |   4|   0|    4|          0|
    |zext_ln46_reg_2016                                    |   8|   0|   12|          4|
    |add_ln47_reg_2108                                     |  64|  32|    8|          0|
    |icmp_ln34_reg_2041                                    |  64|  32|    1|          0|
    |or_ln46_reg_2099                                      |  64|  32|    1|          0|
    |select_ln37_reg_2069                                  |  64|  32|    6|          0|
    +------------------------------------------------------+----+----+-----+-----------+
    |Total                                                 |1202| 128|  967|          5|
    +------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|    tiled_conv|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|    tiled_conv|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|    tiled_conv|  return value|
|m_axi_fm_AWVALID       |  out|    1|       m_axi|            fm|       pointer|
|m_axi_fm_AWREADY       |   in|    1|       m_axi|            fm|       pointer|
|m_axi_fm_AWADDR        |  out|   64|       m_axi|            fm|       pointer|
|m_axi_fm_AWID          |  out|    1|       m_axi|            fm|       pointer|
|m_axi_fm_AWLEN         |  out|    8|       m_axi|            fm|       pointer|
|m_axi_fm_AWSIZE        |  out|    3|       m_axi|            fm|       pointer|
|m_axi_fm_AWBURST       |  out|    2|       m_axi|            fm|       pointer|
|m_axi_fm_AWLOCK        |  out|    2|       m_axi|            fm|       pointer|
|m_axi_fm_AWCACHE       |  out|    4|       m_axi|            fm|       pointer|
|m_axi_fm_AWPROT        |  out|    3|       m_axi|            fm|       pointer|
|m_axi_fm_AWQOS         |  out|    4|       m_axi|            fm|       pointer|
|m_axi_fm_AWREGION      |  out|    4|       m_axi|            fm|       pointer|
|m_axi_fm_AWUSER        |  out|    1|       m_axi|            fm|       pointer|
|m_axi_fm_WVALID        |  out|    1|       m_axi|            fm|       pointer|
|m_axi_fm_WREADY        |   in|    1|       m_axi|            fm|       pointer|
|m_axi_fm_WDATA         |  out|   32|       m_axi|            fm|       pointer|
|m_axi_fm_WSTRB         |  out|    4|       m_axi|            fm|       pointer|
|m_axi_fm_WLAST         |  out|    1|       m_axi|            fm|       pointer|
|m_axi_fm_WID           |  out|    1|       m_axi|            fm|       pointer|
|m_axi_fm_WUSER         |  out|    1|       m_axi|            fm|       pointer|
|m_axi_fm_ARVALID       |  out|    1|       m_axi|            fm|       pointer|
|m_axi_fm_ARREADY       |   in|    1|       m_axi|            fm|       pointer|
|m_axi_fm_ARADDR        |  out|   64|       m_axi|            fm|       pointer|
|m_axi_fm_ARID          |  out|    1|       m_axi|            fm|       pointer|
|m_axi_fm_ARLEN         |  out|    8|       m_axi|            fm|       pointer|
|m_axi_fm_ARSIZE        |  out|    3|       m_axi|            fm|       pointer|
|m_axi_fm_ARBURST       |  out|    2|       m_axi|            fm|       pointer|
|m_axi_fm_ARLOCK        |  out|    2|       m_axi|            fm|       pointer|
|m_axi_fm_ARCACHE       |  out|    4|       m_axi|            fm|       pointer|
|m_axi_fm_ARPROT        |  out|    3|       m_axi|            fm|       pointer|
|m_axi_fm_ARQOS         |  out|    4|       m_axi|            fm|       pointer|
|m_axi_fm_ARREGION      |  out|    4|       m_axi|            fm|       pointer|
|m_axi_fm_ARUSER        |  out|    1|       m_axi|            fm|       pointer|
|m_axi_fm_RVALID        |   in|    1|       m_axi|            fm|       pointer|
|m_axi_fm_RREADY        |  out|    1|       m_axi|            fm|       pointer|
|m_axi_fm_RDATA         |   in|   32|       m_axi|            fm|       pointer|
|m_axi_fm_RLAST         |   in|    1|       m_axi|            fm|       pointer|
|m_axi_fm_RID           |   in|    1|       m_axi|            fm|       pointer|
|m_axi_fm_RUSER         |   in|    1|       m_axi|            fm|       pointer|
|m_axi_fm_RRESP         |   in|    2|       m_axi|            fm|       pointer|
|m_axi_fm_BVALID        |   in|    1|       m_axi|            fm|       pointer|
|m_axi_fm_BREADY        |  out|    1|       m_axi|            fm|       pointer|
|m_axi_fm_BRESP         |   in|    2|       m_axi|            fm|       pointer|
|m_axi_fm_BID           |   in|    1|       m_axi|            fm|       pointer|
|m_axi_fm_BUSER         |   in|    1|       m_axi|            fm|       pointer|
|m_axi_wt_AWVALID       |  out|    1|       m_axi|            wt|       pointer|
|m_axi_wt_AWREADY       |   in|    1|       m_axi|            wt|       pointer|
|m_axi_wt_AWADDR        |  out|   64|       m_axi|            wt|       pointer|
|m_axi_wt_AWID          |  out|    1|       m_axi|            wt|       pointer|
|m_axi_wt_AWLEN         |  out|    8|       m_axi|            wt|       pointer|
|m_axi_wt_AWSIZE        |  out|    3|       m_axi|            wt|       pointer|
|m_axi_wt_AWBURST       |  out|    2|       m_axi|            wt|       pointer|
|m_axi_wt_AWLOCK        |  out|    2|       m_axi|            wt|       pointer|
|m_axi_wt_AWCACHE       |  out|    4|       m_axi|            wt|       pointer|
|m_axi_wt_AWPROT        |  out|    3|       m_axi|            wt|       pointer|
|m_axi_wt_AWQOS         |  out|    4|       m_axi|            wt|       pointer|
|m_axi_wt_AWREGION      |  out|    4|       m_axi|            wt|       pointer|
|m_axi_wt_AWUSER        |  out|    1|       m_axi|            wt|       pointer|
|m_axi_wt_WVALID        |  out|    1|       m_axi|            wt|       pointer|
|m_axi_wt_WREADY        |   in|    1|       m_axi|            wt|       pointer|
|m_axi_wt_WDATA         |  out|   32|       m_axi|            wt|       pointer|
|m_axi_wt_WSTRB         |  out|    4|       m_axi|            wt|       pointer|
|m_axi_wt_WLAST         |  out|    1|       m_axi|            wt|       pointer|
|m_axi_wt_WID           |  out|    1|       m_axi|            wt|       pointer|
|m_axi_wt_WUSER         |  out|    1|       m_axi|            wt|       pointer|
|m_axi_wt_ARVALID       |  out|    1|       m_axi|            wt|       pointer|
|m_axi_wt_ARREADY       |   in|    1|       m_axi|            wt|       pointer|
|m_axi_wt_ARADDR        |  out|   64|       m_axi|            wt|       pointer|
|m_axi_wt_ARID          |  out|    1|       m_axi|            wt|       pointer|
|m_axi_wt_ARLEN         |  out|    8|       m_axi|            wt|       pointer|
|m_axi_wt_ARSIZE        |  out|    3|       m_axi|            wt|       pointer|
|m_axi_wt_ARBURST       |  out|    2|       m_axi|            wt|       pointer|
|m_axi_wt_ARLOCK        |  out|    2|       m_axi|            wt|       pointer|
|m_axi_wt_ARCACHE       |  out|    4|       m_axi|            wt|       pointer|
|m_axi_wt_ARPROT        |  out|    3|       m_axi|            wt|       pointer|
|m_axi_wt_ARQOS         |  out|    4|       m_axi|            wt|       pointer|
|m_axi_wt_ARREGION      |  out|    4|       m_axi|            wt|       pointer|
|m_axi_wt_ARUSER        |  out|    1|       m_axi|            wt|       pointer|
|m_axi_wt_RVALID        |   in|    1|       m_axi|            wt|       pointer|
|m_axi_wt_RREADY        |  out|    1|       m_axi|            wt|       pointer|
|m_axi_wt_RDATA         |   in|   32|       m_axi|            wt|       pointer|
|m_axi_wt_RLAST         |   in|    1|       m_axi|            wt|       pointer|
|m_axi_wt_RID           |   in|    1|       m_axi|            wt|       pointer|
|m_axi_wt_RUSER         |   in|    1|       m_axi|            wt|       pointer|
|m_axi_wt_RRESP         |   in|    2|       m_axi|            wt|       pointer|
|m_axi_wt_BVALID        |   in|    1|       m_axi|            wt|       pointer|
|m_axi_wt_BREADY        |  out|    1|       m_axi|            wt|       pointer|
|m_axi_wt_BRESP         |   in|    2|       m_axi|            wt|       pointer|
|m_axi_wt_BID           |   in|    1|       m_axi|            wt|       pointer|
|m_axi_wt_BUSER         |   in|    1|       m_axi|            wt|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+

