// Seed: 1811777451
module module_0 (
    input wand id_0,
    input supply1 id_1,
    input supply0 id_2,
    input supply1 id_3,
    input tri id_4
);
  assign module_1.id_12 = 0;
endmodule
module module_1 (
    output tri0 id_0,
    output logic id_1,
    input supply1 id_2,
    output wor id_3,
    output supply1 id_4,
    input supply1 id_5,
    output supply0 id_6,
    inout supply0 id_7,
    output supply1 id_8,
    input uwire id_9,
    input wire id_10,
    input supply0 id_11,
    input wire id_12,
    input uwire id_13,
    output wand id_14,
    input wand id_15
);
  parameter id_17 = 1;
  module_0 modCall_1 (
      id_13,
      id_11,
      id_13,
      id_5,
      id_15
  );
  always_ff @(negedge 1'b0)
    @(-1) begin : LABEL_0
      $signed(45);
      ;
      id_1 <= 1;
    end
endmodule
