Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Tue Nov 26 12:31:36 2024
| Host         : eecs-digital-15 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_utilization -file obj/post_synth_util.rpt -hierarchical -hierarchical_depth 4
| Design       : top_level
| Device       : xc7s50csga324-1
| Speed File   : -1
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+---------------------------+-----------------------------------------------------+------------+------------+---------+------+-----+--------+--------+------------+
|          Instance         |                        Module                       | Total LUTs | Logic LUTs | LUTRAMs | SRLs | FFs | RAMB36 | RAMB18 | DSP Blocks |
+---------------------------+-----------------------------------------------------+------------+------------+---------+------+-----+--------+--------+------------+
| top_level                 |                                               (top) |        337 |        337 |       0 |    0 | 139 |     64 |      2 |          1 |
|   (top_level)             |                                               (top) |          7 |          7 |       0 |    0 |  10 |      0 |      0 |          0 |
|   blue_ser                |                                     tmds_serializer |          0 |          0 |       0 |    0 |   0 |      0 |      0 |          0 |
|   dda_out_fifo_emulator   |                   xilinx_single_port_ram_read_first |          0 |          0 |       0 |    0 |   0 |      0 |      2 |          0 |
|   flattening_module       |                                      transformation |         68 |         68 |       0 |    0 |  40 |      0 |      0 |          1 |
|   frame_buffer_module     |                                        frame_buffer |        143 |        143 |       0 |    0 |   3 |     64 |      0 |          0 |
|     (frame_buffer_module) |                                        frame_buffer |         11 |         11 |       0 |    0 |   3 |      0 |      0 |          0 |
|     framebuffer_1         |   xilinx_single_port_ram_read_first__parameterized0 |         79 |         79 |       0 |    0 |   0 |     32 |      0 |          0 |
|     framebuffer_2         | xilinx_single_port_ram_read_first__parameterized0_4 |         53 |         53 |       0 |    0 |   0 |     32 |      0 |          0 |
|   green_ser               |                                   tmds_serializer_0 |          0 |          0 |       0 |    0 |   0 |      0 |      0 |          0 |
|   mhdmicw                 |                                   hdmi_clk_wiz_720p |          0 |          0 |       0 |    0 |   0 |      0 |      0 |          0 |
|   mvg                     |                                       video_sig_gen |         78 |         78 |       0 |    0 |  23 |      0 |      0 |          0 |
|   red_ser                 |                                   tmds_serializer_1 |          1 |          1 |       0 |    0 |   1 |      0 |      0 |          0 |
|   tmds_blue               |                                        tmds_encoder |         14 |         14 |       0 |    0 |  21 |      0 |      0 |          0 |
|   tmds_green              |                                      tmds_encoder_2 |         13 |         13 |       0 |    0 |  21 |      0 |      0 |          0 |
|   tmds_red                |                                      tmds_encoder_3 |         13 |         13 |       0 |    0 |  20 |      0 |      0 |          0 |
+---------------------------+-----------------------------------------------------+------------+------------+---------+------+-----+--------+--------+------------+


