# This file was automatically generated by SWIG (http://www.swig.org).
# Version 4.0.1
#
# Do not make changes to this file unless you know what you are doing--modify
# the SWIG interface file instead.

from sys import version_info as _swig_python_version_info
if _swig_python_version_info < (2, 7, 0):
    raise RuntimeError("Python 2.7 or later required")

# Import the low-level C/C++ module
if __package__ or "." in __name__:
    from . import _limesdr_fpga_swig
else:
    import _limesdr_fpga_swig

try:
    import builtins as __builtin__
except ImportError:
    import __builtin__

def _swig_repr(self):
    try:
        strthis = "proxy of " + self.this.__repr__()
    except __builtin__.Exception:
        strthis = ""
    return "<%s.%s; %s >" % (self.__class__.__module__, self.__class__.__name__, strthis,)


def _swig_setattr_nondynamic_instance_variable(set):
    def set_instance_attr(self, name, value):
        if name == "thisown":
            self.this.own(value)
        elif name == "this":
            set(self, name, value)
        elif hasattr(self, name) and isinstance(getattr(type(self), name), property):
            set(self, name, value)
        else:
            raise AttributeError("You cannot add instance attributes to %s" % self)
    return set_instance_attr


def _swig_setattr_nondynamic_class_variable(set):
    def set_class_attr(cls, name, value):
        if hasattr(cls, name) and not isinstance(getattr(cls, name), property):
            set(cls, name, value)
        else:
            raise AttributeError("You cannot add class attributes to %s" % cls)
    return set_class_attr


def _swig_add_metaclass(metaclass):
    """Class decorator for adding a metaclass to a SWIG wrapped class - a slimmed down version of six.add_metaclass"""
    def wrapper(cls):
        return metaclass(cls.__name__, cls.__bases__, cls.__dict__.copy())
    return wrapper


class _SwigNonDynamicMeta(type):
    """Meta class to enforce nondynamic attributes (no new attributes) for a class"""
    __setattr__ = _swig_setattr_nondynamic_class_variable(type.__setattr__)



def high_res_timer_now() -> "gr::high_res_timer_type":
    r"""high_res_timer_now() -> gr::high_res_timer_type"""
    return _limesdr_fpga_swig.high_res_timer_now()

def high_res_timer_now_perfmon() -> "gr::high_res_timer_type":
    r"""high_res_timer_now_perfmon() -> gr::high_res_timer_type"""
    return _limesdr_fpga_swig.high_res_timer_now_perfmon()

def high_res_timer_tps() -> "gr::high_res_timer_type":
    r"""high_res_timer_tps() -> gr::high_res_timer_type"""
    return _limesdr_fpga_swig.high_res_timer_tps()

def high_res_timer_epoch() -> "gr::high_res_timer_type":
    r"""high_res_timer_epoch() -> gr::high_res_timer_type"""
    return _limesdr_fpga_swig.high_res_timer_epoch()
class sink(object):
    r"""Proxy of C++ gr::limesdr_fpga::sink class."""

    thisown = property(lambda x: x.this.own(), lambda x, v: x.this.own(v), doc="The membership flag")

    def __init__(self, *args, **kwargs):
        raise AttributeError("No constructor defined - class is abstract")
    __repr__ = _swig_repr

    @staticmethod
    def make(serial: "std::string", channel_mode: "int", filename: "std::string const &", length_tag_name: "std::string const &") -> "gr::limesdr_fpga::sink::sptr":
        r"""make(std::string serial, int channel_mode, std::string const & filename, std::string const & length_tag_name) -> sink_sptr"""
        return _limesdr_fpga_swig.sink_make(serial, channel_mode, filename, length_tag_name)

    def set_center_freq(self, freq: "double", chan: "size_t"=0) -> "double":
        r"""set_center_freq(sink self, double freq, size_t chan=0) -> double"""
        return _limesdr_fpga_swig.sink_set_center_freq(self, freq, chan)

    def set_antenna(self, antenna: "int", channel: "int"=0) -> "void":
        r"""set_antenna(sink self, int antenna, int channel=0)"""
        return _limesdr_fpga_swig.sink_set_antenna(self, antenna, channel)

    def set_nco(self, nco_freq: "float", channel: "int") -> "void":
        r"""set_nco(sink self, float nco_freq, int channel)"""
        return _limesdr_fpga_swig.sink_set_nco(self, nco_freq, channel)

    def set_bandwidth(self, analog_bandw: "double", channel: "int"=0) -> "double":
        r"""set_bandwidth(sink self, double analog_bandw, int channel=0) -> double"""
        return _limesdr_fpga_swig.sink_set_bandwidth(self, analog_bandw, channel)

    def set_digital_filter(self, digital_bandw: "double", channel: "int") -> "void":
        r"""set_digital_filter(sink self, double digital_bandw, int channel)"""
        return _limesdr_fpga_swig.sink_set_digital_filter(self, digital_bandw, channel)

    def set_gain(self, gain_dB: "unsigned int", channel: "int"=0) -> "unsigned int":
        r"""set_gain(sink self, unsigned int gain_dB, int channel=0) -> unsigned int"""
        return _limesdr_fpga_swig.sink_set_gain(self, gain_dB, channel)

    def set_sample_rate(self, rate: "double") -> "double":
        r"""set_sample_rate(sink self, double rate) -> double"""
        return _limesdr_fpga_swig.sink_set_sample_rate(self, rate)

    def set_oversampling(self, oversample: "int") -> "void":
        r"""set_oversampling(sink self, int oversample)"""
        return _limesdr_fpga_swig.sink_set_oversampling(self, oversample)

    def calibrate(self, bandw: "double", channel: "int"=0) -> "void":
        r"""calibrate(sink self, double bandw, int channel=0)"""
        return _limesdr_fpga_swig.sink_calibrate(self, bandw, channel)

    def set_buffer_size(self, size: "uint32_t") -> "void":
        r"""set_buffer_size(sink self, uint32_t size)"""
        return _limesdr_fpga_swig.sink_set_buffer_size(self, size)

    def set_tcxo_dac(self, dacVal: "uint16_t"=125) -> "void":
        r"""set_tcxo_dac(sink self, uint16_t dacVal=125)"""
        return _limesdr_fpga_swig.sink_set_tcxo_dac(self, dacVal)

    def write_lms_reg(self, address: "uint32_t", val: "uint16_t") -> "void":
        r"""write_lms_reg(sink self, uint32_t address, uint16_t val)"""
        return _limesdr_fpga_swig.sink_write_lms_reg(self, address, val)
    __swig_destroy__ = _limesdr_fpga_swig.delete_sink

# Register sink in _limesdr_fpga_swig:
_limesdr_fpga_swig.sink_swigregister(sink)

def sink_make(serial: "std::string", channel_mode: "int", filename: "std::string const &", length_tag_name: "std::string const &") -> "gr::limesdr_fpga::sink::sptr":
    r"""sink_make(std::string serial, int channel_mode, std::string const & filename, std::string const & length_tag_name) -> sink_sptr"""
    return _limesdr_fpga_swig.sink_make(serial, channel_mode, filename, length_tag_name)

class sink_sptr(object):
    r"""Proxy of C++ boost::shared_ptr< gr::limesdr_fpga::sink > class."""

    thisown = property(lambda x: x.this.own(), lambda x, v: x.this.own(v), doc="The membership flag")
    __repr__ = _swig_repr

    def __init__(self, *args):
        r"""
        __init__(sink_sptr self) -> sink_sptr
        __init__(sink_sptr self, sink p) -> sink_sptr
        """
        _limesdr_fpga_swig.sink_sptr_swiginit(self, _limesdr_fpga_swig.new_sink_sptr(*args))

    def __deref__(self) -> "gr::limesdr_fpga::sink *":
        r"""__deref__(sink_sptr self) -> sink"""
        return _limesdr_fpga_swig.sink_sptr___deref__(self)
    __swig_destroy__ = _limesdr_fpga_swig.delete_sink_sptr

    def make(self, serial: "std::string", channel_mode: "int", filename: "std::string const &", length_tag_name: "std::string const &") -> "gr::limesdr_fpga::sink::sptr":
        r"""make(sink_sptr self, std::string serial, int channel_mode, std::string const & filename, std::string const & length_tag_name) -> sink_sptr"""
        return _limesdr_fpga_swig.sink_sptr_make(self, serial, channel_mode, filename, length_tag_name)

    def set_center_freq(self, freq: "double", chan: "size_t"=0) -> "double":
        r"""set_center_freq(sink_sptr self, double freq, size_t chan=0) -> double"""
        return _limesdr_fpga_swig.sink_sptr_set_center_freq(self, freq, chan)

    def set_antenna(self, antenna: "int", channel: "int"=0) -> "void":
        r"""set_antenna(sink_sptr self, int antenna, int channel=0)"""
        return _limesdr_fpga_swig.sink_sptr_set_antenna(self, antenna, channel)

    def set_nco(self, nco_freq: "float", channel: "int") -> "void":
        r"""set_nco(sink_sptr self, float nco_freq, int channel)"""
        return _limesdr_fpga_swig.sink_sptr_set_nco(self, nco_freq, channel)

    def set_bandwidth(self, analog_bandw: "double", channel: "int"=0) -> "double":
        r"""set_bandwidth(sink_sptr self, double analog_bandw, int channel=0) -> double"""
        return _limesdr_fpga_swig.sink_sptr_set_bandwidth(self, analog_bandw, channel)

    def set_digital_filter(self, digital_bandw: "double", channel: "int") -> "void":
        r"""set_digital_filter(sink_sptr self, double digital_bandw, int channel)"""
        return _limesdr_fpga_swig.sink_sptr_set_digital_filter(self, digital_bandw, channel)

    def set_gain(self, gain_dB: "unsigned int", channel: "int"=0) -> "unsigned int":
        r"""set_gain(sink_sptr self, unsigned int gain_dB, int channel=0) -> unsigned int"""
        return _limesdr_fpga_swig.sink_sptr_set_gain(self, gain_dB, channel)

    def set_sample_rate(self, rate: "double") -> "double":
        r"""set_sample_rate(sink_sptr self, double rate) -> double"""
        return _limesdr_fpga_swig.sink_sptr_set_sample_rate(self, rate)

    def set_oversampling(self, oversample: "int") -> "void":
        r"""set_oversampling(sink_sptr self, int oversample)"""
        return _limesdr_fpga_swig.sink_sptr_set_oversampling(self, oversample)

    def calibrate(self, bandw: "double", channel: "int"=0) -> "void":
        r"""calibrate(sink_sptr self, double bandw, int channel=0)"""
        return _limesdr_fpga_swig.sink_sptr_calibrate(self, bandw, channel)

    def set_buffer_size(self, size: "uint32_t") -> "void":
        r"""set_buffer_size(sink_sptr self, uint32_t size)"""
        return _limesdr_fpga_swig.sink_sptr_set_buffer_size(self, size)

    def set_tcxo_dac(self, dacVal: "uint16_t"=125) -> "void":
        r"""set_tcxo_dac(sink_sptr self, uint16_t dacVal=125)"""
        return _limesdr_fpga_swig.sink_sptr_set_tcxo_dac(self, dacVal)

    def write_lms_reg(self, address: "uint32_t", val: "uint16_t") -> "void":
        r"""write_lms_reg(sink_sptr self, uint32_t address, uint16_t val)"""
        return _limesdr_fpga_swig.sink_sptr_write_lms_reg(self, address, val)

    def history(self) -> "unsigned int":
        r"""history(sink_sptr self) -> unsigned int"""
        return _limesdr_fpga_swig.sink_sptr_history(self)

    def declare_sample_delay(self, *args) -> "void":
        r"""
        declare_sample_delay(sink_sptr self, int which, int delay)
        declare_sample_delay(sink_sptr self, unsigned int delay)
        """
        return _limesdr_fpga_swig.sink_sptr_declare_sample_delay(self, *args)

    def sample_delay(self, which: "int") -> "unsigned int":
        r"""sample_delay(sink_sptr self, int which) -> unsigned int"""
        return _limesdr_fpga_swig.sink_sptr_sample_delay(self, which)

    def set_output_multiple(self, multiple: "int") -> "void":
        r"""set_output_multiple(sink_sptr self, int multiple)"""
        return _limesdr_fpga_swig.sink_sptr_set_output_multiple(self, multiple)

    def output_multiple(self) -> "int":
        r"""output_multiple(sink_sptr self) -> int"""
        return _limesdr_fpga_swig.sink_sptr_output_multiple(self)

    def relative_rate(self) -> "double":
        r"""relative_rate(sink_sptr self) -> double"""
        return _limesdr_fpga_swig.sink_sptr_relative_rate(self)

    def relative_rate_i(self) -> "uint64_t":
        r"""relative_rate_i(sink_sptr self) -> uint64_t"""
        return _limesdr_fpga_swig.sink_sptr_relative_rate_i(self)

    def relative_rate_d(self) -> "uint64_t":
        r"""relative_rate_d(sink_sptr self) -> uint64_t"""
        return _limesdr_fpga_swig.sink_sptr_relative_rate_d(self)

    def start(self) -> "bool":
        r"""start(sink_sptr self) -> bool"""
        return _limesdr_fpga_swig.sink_sptr_start(self)

    def stop(self) -> "bool":
        r"""stop(sink_sptr self) -> bool"""
        return _limesdr_fpga_swig.sink_sptr_stop(self)

    def nitems_read(self, which_input: "unsigned int") -> "uint64_t":
        r"""nitems_read(sink_sptr self, unsigned int which_input) -> uint64_t"""
        return _limesdr_fpga_swig.sink_sptr_nitems_read(self, which_input)

    def nitems_written(self, which_output: "unsigned int") -> "uint64_t":
        r"""nitems_written(sink_sptr self, unsigned int which_output) -> uint64_t"""
        return _limesdr_fpga_swig.sink_sptr_nitems_written(self, which_output)

    def set_log_level(self, level: "std::string") -> "void":
        r"""set_log_level(sink_sptr self, std::string level)"""
        return _limesdr_fpga_swig.sink_sptr_set_log_level(self, level)

    def log_level(self) -> "std::string":
        r"""log_level(sink_sptr self) -> std::string"""
        return _limesdr_fpga_swig.sink_sptr_log_level(self)

    def max_noutput_items(self) -> "int":
        r"""max_noutput_items(sink_sptr self) -> int"""
        return _limesdr_fpga_swig.sink_sptr_max_noutput_items(self)

    def set_max_noutput_items(self, m: "int") -> "void":
        r"""set_max_noutput_items(sink_sptr self, int m)"""
        return _limesdr_fpga_swig.sink_sptr_set_max_noutput_items(self, m)

    def unset_max_noutput_items(self) -> "void":
        r"""unset_max_noutput_items(sink_sptr self)"""
        return _limesdr_fpga_swig.sink_sptr_unset_max_noutput_items(self)

    def is_set_max_noutput_items(self) -> "bool":
        r"""is_set_max_noutput_items(sink_sptr self) -> bool"""
        return _limesdr_fpga_swig.sink_sptr_is_set_max_noutput_items(self)

    def set_min_noutput_items(self, m: "int") -> "void":
        r"""set_min_noutput_items(sink_sptr self, int m)"""
        return _limesdr_fpga_swig.sink_sptr_set_min_noutput_items(self, m)

    def min_noutput_items(self) -> "int":
        r"""min_noutput_items(sink_sptr self) -> int"""
        return _limesdr_fpga_swig.sink_sptr_min_noutput_items(self)

    def max_output_buffer(self, i: "int") -> "long":
        r"""max_output_buffer(sink_sptr self, int i) -> long"""
        return _limesdr_fpga_swig.sink_sptr_max_output_buffer(self, i)

    def set_max_output_buffer(self, *args) -> "void":
        r"""
        set_max_output_buffer(sink_sptr self, long max_output_buffer)
        set_max_output_buffer(sink_sptr self, int port, long max_output_buffer)
        """
        return _limesdr_fpga_swig.sink_sptr_set_max_output_buffer(self, *args)

    def min_output_buffer(self, i: "int") -> "long":
        r"""min_output_buffer(sink_sptr self, int i) -> long"""
        return _limesdr_fpga_swig.sink_sptr_min_output_buffer(self, i)

    def set_min_output_buffer(self, *args) -> "void":
        r"""
        set_min_output_buffer(sink_sptr self, long min_output_buffer)
        set_min_output_buffer(sink_sptr self, int port, long min_output_buffer)
        """
        return _limesdr_fpga_swig.sink_sptr_set_min_output_buffer(self, *args)

    def pc_noutput_items(self) -> "float":
        r"""pc_noutput_items(sink_sptr self) -> float"""
        return _limesdr_fpga_swig.sink_sptr_pc_noutput_items(self)

    def pc_noutput_items_avg(self) -> "float":
        r"""pc_noutput_items_avg(sink_sptr self) -> float"""
        return _limesdr_fpga_swig.sink_sptr_pc_noutput_items_avg(self)

    def pc_noutput_items_var(self) -> "float":
        r"""pc_noutput_items_var(sink_sptr self) -> float"""
        return _limesdr_fpga_swig.sink_sptr_pc_noutput_items_var(self)

    def pc_nproduced(self) -> "float":
        r"""pc_nproduced(sink_sptr self) -> float"""
        return _limesdr_fpga_swig.sink_sptr_pc_nproduced(self)

    def pc_nproduced_avg(self) -> "float":
        r"""pc_nproduced_avg(sink_sptr self) -> float"""
        return _limesdr_fpga_swig.sink_sptr_pc_nproduced_avg(self)

    def pc_nproduced_var(self) -> "float":
        r"""pc_nproduced_var(sink_sptr self) -> float"""
        return _limesdr_fpga_swig.sink_sptr_pc_nproduced_var(self)

    def pc_input_buffers_full(self, *args) -> "std::vector< float,std::allocator< float > >":
        r"""
        pc_input_buffers_full(sink_sptr self, int which) -> float
        pc_input_buffers_full(sink_sptr self) -> pmt_vector_float
        """
        return _limesdr_fpga_swig.sink_sptr_pc_input_buffers_full(self, *args)

    def pc_input_buffers_full_avg(self, *args) -> "std::vector< float,std::allocator< float > >":
        r"""
        pc_input_buffers_full_avg(sink_sptr self, int which) -> float
        pc_input_buffers_full_avg(sink_sptr self) -> pmt_vector_float
        """
        return _limesdr_fpga_swig.sink_sptr_pc_input_buffers_full_avg(self, *args)

    def pc_input_buffers_full_var(self, *args) -> "std::vector< float,std::allocator< float > >":
        r"""
        pc_input_buffers_full_var(sink_sptr self, int which) -> float
        pc_input_buffers_full_var(sink_sptr self) -> pmt_vector_float
        """
        return _limesdr_fpga_swig.sink_sptr_pc_input_buffers_full_var(self, *args)

    def pc_output_buffers_full(self, *args) -> "std::vector< float,std::allocator< float > >":
        r"""
        pc_output_buffers_full(sink_sptr self, int which) -> float
        pc_output_buffers_full(sink_sptr self) -> pmt_vector_float
        """
        return _limesdr_fpga_swig.sink_sptr_pc_output_buffers_full(self, *args)

    def pc_output_buffers_full_avg(self, *args) -> "std::vector< float,std::allocator< float > >":
        r"""
        pc_output_buffers_full_avg(sink_sptr self, int which) -> float
        pc_output_buffers_full_avg(sink_sptr self) -> pmt_vector_float
        """
        return _limesdr_fpga_swig.sink_sptr_pc_output_buffers_full_avg(self, *args)

    def pc_output_buffers_full_var(self, *args) -> "std::vector< float,std::allocator< float > >":
        r"""
        pc_output_buffers_full_var(sink_sptr self, int which) -> float
        pc_output_buffers_full_var(sink_sptr self) -> pmt_vector_float
        """
        return _limesdr_fpga_swig.sink_sptr_pc_output_buffers_full_var(self, *args)

    def pc_work_time(self) -> "float":
        r"""pc_work_time(sink_sptr self) -> float"""
        return _limesdr_fpga_swig.sink_sptr_pc_work_time(self)

    def pc_work_time_avg(self) -> "float":
        r"""pc_work_time_avg(sink_sptr self) -> float"""
        return _limesdr_fpga_swig.sink_sptr_pc_work_time_avg(self)

    def pc_work_time_var(self) -> "float":
        r"""pc_work_time_var(sink_sptr self) -> float"""
        return _limesdr_fpga_swig.sink_sptr_pc_work_time_var(self)

    def pc_work_time_total(self) -> "float":
        r"""pc_work_time_total(sink_sptr self) -> float"""
        return _limesdr_fpga_swig.sink_sptr_pc_work_time_total(self)

    def pc_throughput_avg(self) -> "float":
        r"""pc_throughput_avg(sink_sptr self) -> float"""
        return _limesdr_fpga_swig.sink_sptr_pc_throughput_avg(self)

    def set_processor_affinity(self, mask: "std::vector< int,std::allocator< int > > const &") -> "void":
        r"""set_processor_affinity(sink_sptr self, std::vector< int,std::allocator< int > > const & mask)"""
        return _limesdr_fpga_swig.sink_sptr_set_processor_affinity(self, mask)

    def unset_processor_affinity(self) -> "void":
        r"""unset_processor_affinity(sink_sptr self)"""
        return _limesdr_fpga_swig.sink_sptr_unset_processor_affinity(self)

    def processor_affinity(self) -> "std::vector< int,std::allocator< int > >":
        r"""processor_affinity(sink_sptr self) -> std::vector< int,std::allocator< int > >"""
        return _limesdr_fpga_swig.sink_sptr_processor_affinity(self)

    def active_thread_priority(self) -> "int":
        r"""active_thread_priority(sink_sptr self) -> int"""
        return _limesdr_fpga_swig.sink_sptr_active_thread_priority(self)

    def thread_priority(self) -> "int":
        r"""thread_priority(sink_sptr self) -> int"""
        return _limesdr_fpga_swig.sink_sptr_thread_priority(self)

    def set_thread_priority(self, priority: "int") -> "int":
        r"""set_thread_priority(sink_sptr self, int priority) -> int"""
        return _limesdr_fpga_swig.sink_sptr_set_thread_priority(self, priority)

    def name(self) -> "std::string":
        r"""name(sink_sptr self) -> std::string"""
        return _limesdr_fpga_swig.sink_sptr_name(self)

    def symbol_name(self) -> "std::string":
        r"""symbol_name(sink_sptr self) -> std::string"""
        return _limesdr_fpga_swig.sink_sptr_symbol_name(self)

    def input_signature(self) -> "gr::io_signature::sptr":
        r"""input_signature(sink_sptr self) -> io_signature_sptr"""
        return _limesdr_fpga_swig.sink_sptr_input_signature(self)

    def output_signature(self) -> "gr::io_signature::sptr":
        r"""output_signature(sink_sptr self) -> io_signature_sptr"""
        return _limesdr_fpga_swig.sink_sptr_output_signature(self)

    def unique_id(self) -> "long":
        r"""unique_id(sink_sptr self) -> long"""
        return _limesdr_fpga_swig.sink_sptr_unique_id(self)

    def to_basic_block(self) -> "gr::basic_block_sptr":
        r"""to_basic_block(sink_sptr self) -> basic_block_sptr"""
        return _limesdr_fpga_swig.sink_sptr_to_basic_block(self)

    def check_topology(self, ninputs: "int", noutputs: "int") -> "bool":
        r"""check_topology(sink_sptr self, int ninputs, int noutputs) -> bool"""
        return _limesdr_fpga_swig.sink_sptr_check_topology(self, ninputs, noutputs)

    def alias(self) -> "std::string":
        r"""alias(sink_sptr self) -> std::string"""
        return _limesdr_fpga_swig.sink_sptr_alias(self)

    def set_block_alias(self, name: "std::string") -> "void":
        r"""set_block_alias(sink_sptr self, std::string name)"""
        return _limesdr_fpga_swig.sink_sptr_set_block_alias(self, name)

    def _post(self, which_port: "swig_pmt_ptr", msg: "swig_pmt_ptr") -> "void":
        r"""_post(sink_sptr self, swig_pmt_ptr which_port, swig_pmt_ptr msg)"""
        return _limesdr_fpga_swig.sink_sptr__post(self, which_port, msg)

    def message_ports_in(self) -> "pmt::pmt_t":
        r"""message_ports_in(sink_sptr self) -> swig_pmt_ptr"""
        return _limesdr_fpga_swig.sink_sptr_message_ports_in(self)

    def message_ports_out(self) -> "pmt::pmt_t":
        r"""message_ports_out(sink_sptr self) -> swig_pmt_ptr"""
        return _limesdr_fpga_swig.sink_sptr_message_ports_out(self)

    def message_subscribers(self, which_port: "swig_pmt_ptr") -> "pmt::pmt_t":
        r"""message_subscribers(sink_sptr self, swig_pmt_ptr which_port) -> swig_pmt_ptr"""
        return _limesdr_fpga_swig.sink_sptr_message_subscribers(self, which_port)

# Register sink_sptr in _limesdr_fpga_swig:
_limesdr_fpga_swig.sink_sptr_swigregister(sink_sptr)


sink_sptr.__repr__ = lambda self: "<gr_block %s (%d)>" % (self.name(), self.unique_id())
sink = sink.make;

class source(object):
    r"""Proxy of C++ gr::limesdr_fpga::source class."""

    thisown = property(lambda x: x.this.own(), lambda x, v: x.this.own(v), doc="The membership flag")

    def __init__(self, *args, **kwargs):
        raise AttributeError("No constructor defined - class is abstract")
    __repr__ = _swig_repr

    @staticmethod
    def make(serial: "std::string", channel_mode: "int", filename: "std::string const &", align_ch_phase: "bool") -> "gr::limesdr_fpga::source::sptr":
        r"""make(std::string serial, int channel_mode, std::string const & filename, bool align_ch_phase) -> source_sptr"""
        return _limesdr_fpga_swig.source_make(serial, channel_mode, filename, align_ch_phase)

    def set_center_freq(self, freq: "double", chan: "size_t"=0) -> "double":
        r"""set_center_freq(source self, double freq, size_t chan=0) -> double"""
        return _limesdr_fpga_swig.source_set_center_freq(self, freq, chan)

    def set_antenna(self, antenna: "int", channel: "int"=0) -> "void":
        r"""set_antenna(source self, int antenna, int channel=0)"""
        return _limesdr_fpga_swig.source_set_antenna(self, antenna, channel)

    def set_nco(self, nco_freq: "float", channel: "int") -> "void":
        r"""set_nco(source self, float nco_freq, int channel)"""
        return _limesdr_fpga_swig.source_set_nco(self, nco_freq, channel)

    def set_bandwidth(self, analog_bandw: "double", channel: "int"=0) -> "double":
        r"""set_bandwidth(source self, double analog_bandw, int channel=0) -> double"""
        return _limesdr_fpga_swig.source_set_bandwidth(self, analog_bandw, channel)

    def set_digital_filter(self, digital_bandw: "double", channel: "int") -> "void":
        r"""set_digital_filter(source self, double digital_bandw, int channel)"""
        return _limesdr_fpga_swig.source_set_digital_filter(self, digital_bandw, channel)

    def set_gain(self, gain_dB: "unsigned int", channel: "int"=0) -> "unsigned int":
        r"""set_gain(source self, unsigned int gain_dB, int channel=0) -> unsigned int"""
        return _limesdr_fpga_swig.source_set_gain(self, gain_dB, channel)

    def set_sample_rate(self, rate: "double") -> "double":
        r"""set_sample_rate(source self, double rate) -> double"""
        return _limesdr_fpga_swig.source_set_sample_rate(self, rate)

    def set_oversampling(self, oversample: "int") -> "void":
        r"""set_oversampling(source self, int oversample)"""
        return _limesdr_fpga_swig.source_set_oversampling(self, oversample)

    def calibrate(self, bandw: "double", channel: "int"=0) -> "void":
        r"""calibrate(source self, double bandw, int channel=0)"""
        return _limesdr_fpga_swig.source_calibrate(self, bandw, channel)

    def set_buffer_size(self, size: "uint32_t") -> "void":
        r"""set_buffer_size(source self, uint32_t size)"""
        return _limesdr_fpga_swig.source_set_buffer_size(self, size)

    def set_tcxo_dac(self, dacVal: "uint16_t"=125) -> "void":
        r"""set_tcxo_dac(source self, uint16_t dacVal=125)"""
        return _limesdr_fpga_swig.source_set_tcxo_dac(self, dacVal)

    def write_lms_reg(self, address: "uint32_t", val: "uint16_t") -> "void":
        r"""write_lms_reg(source self, uint32_t address, uint16_t val)"""
        return _limesdr_fpga_swig.source_write_lms_reg(self, address, val)

    def set_dspcfg_preamble(self, dspcfg_PASSTHROUGH_LEN: "uint16_t"=100, dspcfg_THRESHOLD: "uint16_t"=100, dspcfg_preamble_en: "int"=0) -> "void":
        r"""set_dspcfg_preamble(source self, uint16_t dspcfg_PASSTHROUGH_LEN=100, uint16_t dspcfg_THRESHOLD=100, int dspcfg_preamble_en=0)"""
        return _limesdr_fpga_swig.source_set_dspcfg_preamble(self, dspcfg_PASSTHROUGH_LEN, dspcfg_THRESHOLD, dspcfg_preamble_en)

    def get_dspcfg_long_sum(self) -> "uint32_t":
        r"""get_dspcfg_long_sum(source self) -> uint32_t"""
        return _limesdr_fpga_swig.source_get_dspcfg_long_sum(self)

    def get_dspcfg_short_sum(self) -> "uint32_t":
        r"""get_dspcfg_short_sum(source self) -> uint32_t"""
        return _limesdr_fpga_swig.source_get_dspcfg_short_sum(self)
    __swig_destroy__ = _limesdr_fpga_swig.delete_source

# Register source in _limesdr_fpga_swig:
_limesdr_fpga_swig.source_swigregister(source)

def source_make(serial: "std::string", channel_mode: "int", filename: "std::string const &", align_ch_phase: "bool") -> "gr::limesdr_fpga::source::sptr":
    r"""source_make(std::string serial, int channel_mode, std::string const & filename, bool align_ch_phase) -> source_sptr"""
    return _limesdr_fpga_swig.source_make(serial, channel_mode, filename, align_ch_phase)

class source_sptr(object):
    r"""Proxy of C++ boost::shared_ptr< gr::limesdr_fpga::source > class."""

    thisown = property(lambda x: x.this.own(), lambda x, v: x.this.own(v), doc="The membership flag")
    __repr__ = _swig_repr

    def __init__(self, *args):
        r"""
        __init__(source_sptr self) -> source_sptr
        __init__(source_sptr self, source p) -> source_sptr
        """
        _limesdr_fpga_swig.source_sptr_swiginit(self, _limesdr_fpga_swig.new_source_sptr(*args))

    def __deref__(self) -> "gr::limesdr_fpga::source *":
        r"""__deref__(source_sptr self) -> source"""
        return _limesdr_fpga_swig.source_sptr___deref__(self)
    __swig_destroy__ = _limesdr_fpga_swig.delete_source_sptr

    def make(self, serial: "std::string", channel_mode: "int", filename: "std::string const &", align_ch_phase: "bool") -> "gr::limesdr_fpga::source::sptr":
        r"""make(source_sptr self, std::string serial, int channel_mode, std::string const & filename, bool align_ch_phase) -> source_sptr"""
        return _limesdr_fpga_swig.source_sptr_make(self, serial, channel_mode, filename, align_ch_phase)

    def set_center_freq(self, freq: "double", chan: "size_t"=0) -> "double":
        r"""set_center_freq(source_sptr self, double freq, size_t chan=0) -> double"""
        return _limesdr_fpga_swig.source_sptr_set_center_freq(self, freq, chan)

    def set_antenna(self, antenna: "int", channel: "int"=0) -> "void":
        r"""set_antenna(source_sptr self, int antenna, int channel=0)"""
        return _limesdr_fpga_swig.source_sptr_set_antenna(self, antenna, channel)

    def set_nco(self, nco_freq: "float", channel: "int") -> "void":
        r"""set_nco(source_sptr self, float nco_freq, int channel)"""
        return _limesdr_fpga_swig.source_sptr_set_nco(self, nco_freq, channel)

    def set_bandwidth(self, analog_bandw: "double", channel: "int"=0) -> "double":
        r"""set_bandwidth(source_sptr self, double analog_bandw, int channel=0) -> double"""
        return _limesdr_fpga_swig.source_sptr_set_bandwidth(self, analog_bandw, channel)

    def set_digital_filter(self, digital_bandw: "double", channel: "int") -> "void":
        r"""set_digital_filter(source_sptr self, double digital_bandw, int channel)"""
        return _limesdr_fpga_swig.source_sptr_set_digital_filter(self, digital_bandw, channel)

    def set_gain(self, gain_dB: "unsigned int", channel: "int"=0) -> "unsigned int":
        r"""set_gain(source_sptr self, unsigned int gain_dB, int channel=0) -> unsigned int"""
        return _limesdr_fpga_swig.source_sptr_set_gain(self, gain_dB, channel)

    def set_sample_rate(self, rate: "double") -> "double":
        r"""set_sample_rate(source_sptr self, double rate) -> double"""
        return _limesdr_fpga_swig.source_sptr_set_sample_rate(self, rate)

    def set_oversampling(self, oversample: "int") -> "void":
        r"""set_oversampling(source_sptr self, int oversample)"""
        return _limesdr_fpga_swig.source_sptr_set_oversampling(self, oversample)

    def calibrate(self, bandw: "double", channel: "int"=0) -> "void":
        r"""calibrate(source_sptr self, double bandw, int channel=0)"""
        return _limesdr_fpga_swig.source_sptr_calibrate(self, bandw, channel)

    def set_buffer_size(self, size: "uint32_t") -> "void":
        r"""set_buffer_size(source_sptr self, uint32_t size)"""
        return _limesdr_fpga_swig.source_sptr_set_buffer_size(self, size)

    def set_tcxo_dac(self, dacVal: "uint16_t"=125) -> "void":
        r"""set_tcxo_dac(source_sptr self, uint16_t dacVal=125)"""
        return _limesdr_fpga_swig.source_sptr_set_tcxo_dac(self, dacVal)

    def write_lms_reg(self, address: "uint32_t", val: "uint16_t") -> "void":
        r"""write_lms_reg(source_sptr self, uint32_t address, uint16_t val)"""
        return _limesdr_fpga_swig.source_sptr_write_lms_reg(self, address, val)

    def set_dspcfg_preamble(self, dspcfg_PASSTHROUGH_LEN: "uint16_t"=100, dspcfg_THRESHOLD: "uint16_t"=100, dspcfg_preamble_en: "int"=0) -> "void":
        r"""set_dspcfg_preamble(source_sptr self, uint16_t dspcfg_PASSTHROUGH_LEN=100, uint16_t dspcfg_THRESHOLD=100, int dspcfg_preamble_en=0)"""
        return _limesdr_fpga_swig.source_sptr_set_dspcfg_preamble(self, dspcfg_PASSTHROUGH_LEN, dspcfg_THRESHOLD, dspcfg_preamble_en)

    def get_dspcfg_long_sum(self) -> "uint32_t":
        r"""get_dspcfg_long_sum(source_sptr self) -> uint32_t"""
        return _limesdr_fpga_swig.source_sptr_get_dspcfg_long_sum(self)

    def get_dspcfg_short_sum(self) -> "uint32_t":
        r"""get_dspcfg_short_sum(source_sptr self) -> uint32_t"""
        return _limesdr_fpga_swig.source_sptr_get_dspcfg_short_sum(self)

    def history(self) -> "unsigned int":
        r"""history(source_sptr self) -> unsigned int"""
        return _limesdr_fpga_swig.source_sptr_history(self)

    def declare_sample_delay(self, *args) -> "void":
        r"""
        declare_sample_delay(source_sptr self, int which, int delay)
        declare_sample_delay(source_sptr self, unsigned int delay)
        """
        return _limesdr_fpga_swig.source_sptr_declare_sample_delay(self, *args)

    def sample_delay(self, which: "int") -> "unsigned int":
        r"""sample_delay(source_sptr self, int which) -> unsigned int"""
        return _limesdr_fpga_swig.source_sptr_sample_delay(self, which)

    def set_output_multiple(self, multiple: "int") -> "void":
        r"""set_output_multiple(source_sptr self, int multiple)"""
        return _limesdr_fpga_swig.source_sptr_set_output_multiple(self, multiple)

    def output_multiple(self) -> "int":
        r"""output_multiple(source_sptr self) -> int"""
        return _limesdr_fpga_swig.source_sptr_output_multiple(self)

    def relative_rate(self) -> "double":
        r"""relative_rate(source_sptr self) -> double"""
        return _limesdr_fpga_swig.source_sptr_relative_rate(self)

    def relative_rate_i(self) -> "uint64_t":
        r"""relative_rate_i(source_sptr self) -> uint64_t"""
        return _limesdr_fpga_swig.source_sptr_relative_rate_i(self)

    def relative_rate_d(self) -> "uint64_t":
        r"""relative_rate_d(source_sptr self) -> uint64_t"""
        return _limesdr_fpga_swig.source_sptr_relative_rate_d(self)

    def start(self) -> "bool":
        r"""start(source_sptr self) -> bool"""
        return _limesdr_fpga_swig.source_sptr_start(self)

    def stop(self) -> "bool":
        r"""stop(source_sptr self) -> bool"""
        return _limesdr_fpga_swig.source_sptr_stop(self)

    def nitems_read(self, which_input: "unsigned int") -> "uint64_t":
        r"""nitems_read(source_sptr self, unsigned int which_input) -> uint64_t"""
        return _limesdr_fpga_swig.source_sptr_nitems_read(self, which_input)

    def nitems_written(self, which_output: "unsigned int") -> "uint64_t":
        r"""nitems_written(source_sptr self, unsigned int which_output) -> uint64_t"""
        return _limesdr_fpga_swig.source_sptr_nitems_written(self, which_output)

    def set_log_level(self, level: "std::string") -> "void":
        r"""set_log_level(source_sptr self, std::string level)"""
        return _limesdr_fpga_swig.source_sptr_set_log_level(self, level)

    def log_level(self) -> "std::string":
        r"""log_level(source_sptr self) -> std::string"""
        return _limesdr_fpga_swig.source_sptr_log_level(self)

    def max_noutput_items(self) -> "int":
        r"""max_noutput_items(source_sptr self) -> int"""
        return _limesdr_fpga_swig.source_sptr_max_noutput_items(self)

    def set_max_noutput_items(self, m: "int") -> "void":
        r"""set_max_noutput_items(source_sptr self, int m)"""
        return _limesdr_fpga_swig.source_sptr_set_max_noutput_items(self, m)

    def unset_max_noutput_items(self) -> "void":
        r"""unset_max_noutput_items(source_sptr self)"""
        return _limesdr_fpga_swig.source_sptr_unset_max_noutput_items(self)

    def is_set_max_noutput_items(self) -> "bool":
        r"""is_set_max_noutput_items(source_sptr self) -> bool"""
        return _limesdr_fpga_swig.source_sptr_is_set_max_noutput_items(self)

    def set_min_noutput_items(self, m: "int") -> "void":
        r"""set_min_noutput_items(source_sptr self, int m)"""
        return _limesdr_fpga_swig.source_sptr_set_min_noutput_items(self, m)

    def min_noutput_items(self) -> "int":
        r"""min_noutput_items(source_sptr self) -> int"""
        return _limesdr_fpga_swig.source_sptr_min_noutput_items(self)

    def max_output_buffer(self, i: "int") -> "long":
        r"""max_output_buffer(source_sptr self, int i) -> long"""
        return _limesdr_fpga_swig.source_sptr_max_output_buffer(self, i)

    def set_max_output_buffer(self, *args) -> "void":
        r"""
        set_max_output_buffer(source_sptr self, long max_output_buffer)
        set_max_output_buffer(source_sptr self, int port, long max_output_buffer)
        """
        return _limesdr_fpga_swig.source_sptr_set_max_output_buffer(self, *args)

    def min_output_buffer(self, i: "int") -> "long":
        r"""min_output_buffer(source_sptr self, int i) -> long"""
        return _limesdr_fpga_swig.source_sptr_min_output_buffer(self, i)

    def set_min_output_buffer(self, *args) -> "void":
        r"""
        set_min_output_buffer(source_sptr self, long min_output_buffer)
        set_min_output_buffer(source_sptr self, int port, long min_output_buffer)
        """
        return _limesdr_fpga_swig.source_sptr_set_min_output_buffer(self, *args)

    def pc_noutput_items(self) -> "float":
        r"""pc_noutput_items(source_sptr self) -> float"""
        return _limesdr_fpga_swig.source_sptr_pc_noutput_items(self)

    def pc_noutput_items_avg(self) -> "float":
        r"""pc_noutput_items_avg(source_sptr self) -> float"""
        return _limesdr_fpga_swig.source_sptr_pc_noutput_items_avg(self)

    def pc_noutput_items_var(self) -> "float":
        r"""pc_noutput_items_var(source_sptr self) -> float"""
        return _limesdr_fpga_swig.source_sptr_pc_noutput_items_var(self)

    def pc_nproduced(self) -> "float":
        r"""pc_nproduced(source_sptr self) -> float"""
        return _limesdr_fpga_swig.source_sptr_pc_nproduced(self)

    def pc_nproduced_avg(self) -> "float":
        r"""pc_nproduced_avg(source_sptr self) -> float"""
        return _limesdr_fpga_swig.source_sptr_pc_nproduced_avg(self)

    def pc_nproduced_var(self) -> "float":
        r"""pc_nproduced_var(source_sptr self) -> float"""
        return _limesdr_fpga_swig.source_sptr_pc_nproduced_var(self)

    def pc_input_buffers_full(self, *args) -> "std::vector< float,std::allocator< float > >":
        r"""
        pc_input_buffers_full(source_sptr self, int which) -> float
        pc_input_buffers_full(source_sptr self) -> pmt_vector_float
        """
        return _limesdr_fpga_swig.source_sptr_pc_input_buffers_full(self, *args)

    def pc_input_buffers_full_avg(self, *args) -> "std::vector< float,std::allocator< float > >":
        r"""
        pc_input_buffers_full_avg(source_sptr self, int which) -> float
        pc_input_buffers_full_avg(source_sptr self) -> pmt_vector_float
        """
        return _limesdr_fpga_swig.source_sptr_pc_input_buffers_full_avg(self, *args)

    def pc_input_buffers_full_var(self, *args) -> "std::vector< float,std::allocator< float > >":
        r"""
        pc_input_buffers_full_var(source_sptr self, int which) -> float
        pc_input_buffers_full_var(source_sptr self) -> pmt_vector_float
        """
        return _limesdr_fpga_swig.source_sptr_pc_input_buffers_full_var(self, *args)

    def pc_output_buffers_full(self, *args) -> "std::vector< float,std::allocator< float > >":
        r"""
        pc_output_buffers_full(source_sptr self, int which) -> float
        pc_output_buffers_full(source_sptr self) -> pmt_vector_float
        """
        return _limesdr_fpga_swig.source_sptr_pc_output_buffers_full(self, *args)

    def pc_output_buffers_full_avg(self, *args) -> "std::vector< float,std::allocator< float > >":
        r"""
        pc_output_buffers_full_avg(source_sptr self, int which) -> float
        pc_output_buffers_full_avg(source_sptr self) -> pmt_vector_float
        """
        return _limesdr_fpga_swig.source_sptr_pc_output_buffers_full_avg(self, *args)

    def pc_output_buffers_full_var(self, *args) -> "std::vector< float,std::allocator< float > >":
        r"""
        pc_output_buffers_full_var(source_sptr self, int which) -> float
        pc_output_buffers_full_var(source_sptr self) -> pmt_vector_float
        """
        return _limesdr_fpga_swig.source_sptr_pc_output_buffers_full_var(self, *args)

    def pc_work_time(self) -> "float":
        r"""pc_work_time(source_sptr self) -> float"""
        return _limesdr_fpga_swig.source_sptr_pc_work_time(self)

    def pc_work_time_avg(self) -> "float":
        r"""pc_work_time_avg(source_sptr self) -> float"""
        return _limesdr_fpga_swig.source_sptr_pc_work_time_avg(self)

    def pc_work_time_var(self) -> "float":
        r"""pc_work_time_var(source_sptr self) -> float"""
        return _limesdr_fpga_swig.source_sptr_pc_work_time_var(self)

    def pc_work_time_total(self) -> "float":
        r"""pc_work_time_total(source_sptr self) -> float"""
        return _limesdr_fpga_swig.source_sptr_pc_work_time_total(self)

    def pc_throughput_avg(self) -> "float":
        r"""pc_throughput_avg(source_sptr self) -> float"""
        return _limesdr_fpga_swig.source_sptr_pc_throughput_avg(self)

    def set_processor_affinity(self, mask: "std::vector< int,std::allocator< int > > const &") -> "void":
        r"""set_processor_affinity(source_sptr self, std::vector< int,std::allocator< int > > const & mask)"""
        return _limesdr_fpga_swig.source_sptr_set_processor_affinity(self, mask)

    def unset_processor_affinity(self) -> "void":
        r"""unset_processor_affinity(source_sptr self)"""
        return _limesdr_fpga_swig.source_sptr_unset_processor_affinity(self)

    def processor_affinity(self) -> "std::vector< int,std::allocator< int > >":
        r"""processor_affinity(source_sptr self) -> std::vector< int,std::allocator< int > >"""
        return _limesdr_fpga_swig.source_sptr_processor_affinity(self)

    def active_thread_priority(self) -> "int":
        r"""active_thread_priority(source_sptr self) -> int"""
        return _limesdr_fpga_swig.source_sptr_active_thread_priority(self)

    def thread_priority(self) -> "int":
        r"""thread_priority(source_sptr self) -> int"""
        return _limesdr_fpga_swig.source_sptr_thread_priority(self)

    def set_thread_priority(self, priority: "int") -> "int":
        r"""set_thread_priority(source_sptr self, int priority) -> int"""
        return _limesdr_fpga_swig.source_sptr_set_thread_priority(self, priority)

    def name(self) -> "std::string":
        r"""name(source_sptr self) -> std::string"""
        return _limesdr_fpga_swig.source_sptr_name(self)

    def symbol_name(self) -> "std::string":
        r"""symbol_name(source_sptr self) -> std::string"""
        return _limesdr_fpga_swig.source_sptr_symbol_name(self)

    def input_signature(self) -> "gr::io_signature::sptr":
        r"""input_signature(source_sptr self) -> io_signature_sptr"""
        return _limesdr_fpga_swig.source_sptr_input_signature(self)

    def output_signature(self) -> "gr::io_signature::sptr":
        r"""output_signature(source_sptr self) -> io_signature_sptr"""
        return _limesdr_fpga_swig.source_sptr_output_signature(self)

    def unique_id(self) -> "long":
        r"""unique_id(source_sptr self) -> long"""
        return _limesdr_fpga_swig.source_sptr_unique_id(self)

    def to_basic_block(self) -> "gr::basic_block_sptr":
        r"""to_basic_block(source_sptr self) -> basic_block_sptr"""
        return _limesdr_fpga_swig.source_sptr_to_basic_block(self)

    def check_topology(self, ninputs: "int", noutputs: "int") -> "bool":
        r"""check_topology(source_sptr self, int ninputs, int noutputs) -> bool"""
        return _limesdr_fpga_swig.source_sptr_check_topology(self, ninputs, noutputs)

    def alias(self) -> "std::string":
        r"""alias(source_sptr self) -> std::string"""
        return _limesdr_fpga_swig.source_sptr_alias(self)

    def set_block_alias(self, name: "std::string") -> "void":
        r"""set_block_alias(source_sptr self, std::string name)"""
        return _limesdr_fpga_swig.source_sptr_set_block_alias(self, name)

    def _post(self, which_port: "swig_pmt_ptr", msg: "swig_pmt_ptr") -> "void":
        r"""_post(source_sptr self, swig_pmt_ptr which_port, swig_pmt_ptr msg)"""
        return _limesdr_fpga_swig.source_sptr__post(self, which_port, msg)

    def message_ports_in(self) -> "pmt::pmt_t":
        r"""message_ports_in(source_sptr self) -> swig_pmt_ptr"""
        return _limesdr_fpga_swig.source_sptr_message_ports_in(self)

    def message_ports_out(self) -> "pmt::pmt_t":
        r"""message_ports_out(source_sptr self) -> swig_pmt_ptr"""
        return _limesdr_fpga_swig.source_sptr_message_ports_out(self)

    def message_subscribers(self, which_port: "swig_pmt_ptr") -> "pmt::pmt_t":
        r"""message_subscribers(source_sptr self, swig_pmt_ptr which_port) -> swig_pmt_ptr"""
        return _limesdr_fpga_swig.source_sptr_message_subscribers(self, which_port)

# Register source_sptr in _limesdr_fpga_swig:
_limesdr_fpga_swig.source_sptr_swigregister(source_sptr)


source_sptr.__repr__ = lambda self: "<gr_block %s (%d)>" % (self.name(), self.unique_id())
source = source.make;



