
*** Running vivado
    with args -log design_1_calculator_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_calculator_0_0.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_calculator_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/vivado_project/ip_repo/memory_ctrl_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/vivado_project/calculator'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/vivado_project/mem'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top design_1_calculator_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 224 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 395.570 ; gain = 98.273
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_calculator_0_0' [c:/vivado_project/hw5_6/hw5_6.srcs/sources_1/bd/design_1/ip/design_1_calculator_0_0/synth/design_1_calculator_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'calculator' [c:/vivado_project/hw5_6/hw5_6.srcs/sources_1/bd/design_1/ipshared/67fe/sources_1/imports/hw5_new/calculator.v:1]
	Parameter s_reset bound to: 0 - type: integer 
	Parameter read_ps bound to: 1 - type: integer 
	Parameter read_instr bound to: 2 - type: integer 
	Parameter calculate bound to: 3 - type: integer 
	Parameter write_pl bound to: 4 - type: integer 
	Parameter read_pl bound to: 5 - type: integer 
	Parameter result_output bound to: 6 - type: integer 
	Parameter done bound to: 7 - type: integer 
	Parameter mul bound to: 0 - type: integer 
	Parameter add bound to: 1 - type: integer 
	Parameter sub bound to: 2 - type: integer 
	Parameter tr bound to: 3 - type: integer 
	Parameter det bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/vivado_project/hw5_6/hw5_6.srcs/sources_1/bd/design_1/ipshared/67fe/sources_1/imports/hw5_new/calculator.v:233]
INFO: [Synth 8-155] case statement is not full and has no default [c:/vivado_project/hw5_6/hw5_6.srcs/sources_1/bd/design_1/ipshared/67fe/sources_1/imports/hw5_new/calculator.v:51]
INFO: [Synth 8-6155] done synthesizing module 'calculator' (1#1) [c:/vivado_project/hw5_6/hw5_6.srcs/sources_1/bd/design_1/ipshared/67fe/sources_1/imports/hw5_new/calculator.v:1]
INFO: [Synth 8-6155] done synthesizing module 'design_1_calculator_0_0' (2#1) [c:/vivado_project/hw5_6/hw5_6.srcs/sources_1/bd/design_1/ip/design_1_calculator_0_0/synth/design_1_calculator_0_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 452.246 ; gain = 154.949
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 452.246 ; gain = 154.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 452.246 ; gain = 154.949
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/vivado_project/hw5_6/hw5_6.srcs/sources_1/bd/design_1/ip/design_1_calculator_0_0/constrs_1/imports/hw5_new/calculator_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/vivado_project/hw5_6/hw5_6.srcs/sources_1/bd/design_1/ip/design_1_calculator_0_0/constrs_1/imports/hw5_new/calculator_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/vivado_project/hw5_6/hw5_6.runs/design_1_calculator_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/vivado_project/hw5_6/hw5_6.runs/design_1_calculator_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 813.371 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 813.371 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 814.688 ; gain = 1.316
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 814.688 ; gain = 517.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 814.688 ; gain = 517.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  C:/vivado_project/hw5_6/hw5_6.runs/design_1_calculator_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 814.688 ; gain = 517.391
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "data" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "nstate0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "nstate0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "nstate0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "nstate0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nstate0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_to_ps1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "data_to_ps10" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "data_to_ps2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_to_ps3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_to_ps4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_to_ps5" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "instruction" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ps" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "result_addr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'nstate_reg' [c:/vivado_project/hw5_6/hw5_6.srcs/sources_1/bd/design_1/ipshared/67fe/sources_1/imports/hw5_new/calculator.v:38]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 814.688 ; gain = 517.391
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 4     
	   3 Input      4 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 7     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 21    
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   8 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   8 Input      1 Bit        Muxes := 8     
	  14 Input      1 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module calculator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 4     
	   3 Input      4 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 7     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 21    
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   8 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   8 Input      1 Bit        Muxes := 8     
	  14 Input      1 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'data_reg[2][3:0]' into 'data_reg[2][3:0]' [c:/vivado_project/hw5_6/hw5_6.srcs/sources_1/bd/design_1/ipshared/67fe/sources_1/imports/hw5_new/calculator.v:65]
INFO: [Synth 8-4471] merging register 'data_reg[3][3:0]' into 'data_reg[3][3:0]' [c:/vivado_project/hw5_6/hw5_6.srcs/sources_1/bd/design_1/ipshared/67fe/sources_1/imports/hw5_new/calculator.v:65]
INFO: [Synth 8-4471] merging register 'data_reg[4][3:0]' into 'data_reg[4][3:0]' [c:/vivado_project/hw5_6/hw5_6.srcs/sources_1/bd/design_1/ipshared/67fe/sources_1/imports/hw5_new/calculator.v:65]
INFO: [Synth 8-4471] merging register 'data_reg[5][3:0]' into 'data_reg[5][3:0]' [c:/vivado_project/hw5_6/hw5_6.srcs/sources_1/bd/design_1/ipshared/67fe/sources_1/imports/hw5_new/calculator.v:65]
INFO: [Synth 8-4471] merging register 'data_reg[1][3:0]' into 'data_reg[1][3:0]' [c:/vivado_project/hw5_6/hw5_6.srcs/sources_1/bd/design_1/ipshared/67fe/sources_1/imports/hw5_new/calculator.v:65]
INFO: [Synth 8-4471] merging register 'data_reg[2][3:0]' into 'data_reg[2][3:0]' [c:/vivado_project/hw5_6/hw5_6.srcs/sources_1/bd/design_1/ipshared/67fe/sources_1/imports/hw5_new/calculator.v:65]
INFO: [Synth 8-4471] merging register 'data_reg[7][3:0]' into 'data_reg[7][3:0]' [c:/vivado_project/hw5_6/hw5_6.srcs/sources_1/bd/design_1/ipshared/67fe/sources_1/imports/hw5_new/calculator.v:65]
INFO: [Synth 8-4471] merging register 'data_reg[3][3:0]' into 'data_reg[3][3:0]' [c:/vivado_project/hw5_6/hw5_6.srcs/sources_1/bd/design_1/ipshared/67fe/sources_1/imports/hw5_new/calculator.v:65]
INFO: [Synth 8-4471] merging register 'data_reg[3][3:0]' into 'data_reg[3][3:0]' [c:/vivado_project/hw5_6/hw5_6.srcs/sources_1/bd/design_1/ipshared/67fe/sources_1/imports/hw5_new/calculator.v:65]
INFO: [Synth 8-4471] merging register 'data_reg[2][3:0]' into 'data_reg[2][3:0]' [c:/vivado_project/hw5_6/hw5_6.srcs/sources_1/bd/design_1/ipshared/67fe/sources_1/imports/hw5_new/calculator.v:65]
INFO: [Synth 8-4471] merging register 'data_reg[4][3:0]' into 'data_reg[4][3:0]' [c:/vivado_project/hw5_6/hw5_6.srcs/sources_1/bd/design_1/ipshared/67fe/sources_1/imports/hw5_new/calculator.v:65]
INFO: [Synth 8-4471] merging register 'data_reg[5][3:0]' into 'data_reg[5][3:0]' [c:/vivado_project/hw5_6/hw5_6.srcs/sources_1/bd/design_1/ipshared/67fe/sources_1/imports/hw5_new/calculator.v:65]
INFO: [Synth 8-4471] merging register 'data_reg[0][3:0]' into 'data_reg[0][3:0]' [c:/vivado_project/hw5_6/hw5_6.srcs/sources_1/bd/design_1/ipshared/67fe/sources_1/imports/hw5_new/calculator.v:65]
INFO: [Synth 8-4471] merging register 'data_reg[6][3:0]' into 'data_reg[6][3:0]' [c:/vivado_project/hw5_6/hw5_6.srcs/sources_1/bd/design_1/ipshared/67fe/sources_1/imports/hw5_new/calculator.v:65]
INFO: [Synth 8-4471] merging register 'data_reg[0][3:0]' into 'data_reg[0][3:0]' [c:/vivado_project/hw5_6/hw5_6.srcs/sources_1/bd/design_1/ipshared/67fe/sources_1/imports/hw5_new/calculator.v:65]
INFO: [Synth 8-4471] merging register 'data_reg[1][3:0]' into 'data_reg[1][3:0]' [c:/vivado_project/hw5_6/hw5_6.srcs/sources_1/bd/design_1/ipshared/67fe/sources_1/imports/hw5_new/calculator.v:65]
INFO: [Synth 8-4471] merging register 'data_reg[4][3:0]' into 'data_reg[4][3:0]' [c:/vivado_project/hw5_6/hw5_6.srcs/sources_1/bd/design_1/ipshared/67fe/sources_1/imports/hw5_new/calculator.v:65]
INFO: [Synth 8-4471] merging register 'data_reg[6][3:0]' into 'data_reg[6][3:0]' [c:/vivado_project/hw5_6/hw5_6.srcs/sources_1/bd/design_1/ipshared/67fe/sources_1/imports/hw5_new/calculator.v:65]
INFO: [Synth 8-4471] merging register 'data_reg[5][3:0]' into 'data_reg[5][3:0]' [c:/vivado_project/hw5_6/hw5_6.srcs/sources_1/bd/design_1/ipshared/67fe/sources_1/imports/hw5_new/calculator.v:65]
INFO: [Synth 8-4471] merging register 'data_reg[7][3:0]' into 'data_reg[7][3:0]' [c:/vivado_project/hw5_6/hw5_6.srcs/sources_1/bd/design_1/ipshared/67fe/sources_1/imports/hw5_new/calculator.v:65]
INFO: [Synth 8-4471] merging register 'data_reg[0][3:0]' into 'data_reg[0][3:0]' [c:/vivado_project/hw5_6/hw5_6.srcs/sources_1/bd/design_1/ipshared/67fe/sources_1/imports/hw5_new/calculator.v:65]
INFO: [Synth 8-4471] merging register 'data_reg[1][3:0]' into 'data_reg[1][3:0]' [c:/vivado_project/hw5_6/hw5_6.srcs/sources_1/bd/design_1/ipshared/67fe/sources_1/imports/hw5_new/calculator.v:65]
INFO: [Synth 8-4471] merging register 'data_reg[7][3:0]' into 'data_reg[7][3:0]' [c:/vivado_project/hw5_6/hw5_6.srcs/sources_1/bd/design_1/ipshared/67fe/sources_1/imports/hw5_new/calculator.v:65]
INFO: [Synth 8-4471] merging register 'data_reg[6][3:0]' into 'data_reg[6][3:0]' [c:/vivado_project/hw5_6/hw5_6.srcs/sources_1/bd/design_1/ipshared/67fe/sources_1/imports/hw5_new/calculator.v:65]
INFO: [Synth 8-5544] ROM "data_to_ps10" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "nstate0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "nstate0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "nstate0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "nstate0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "nstate0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\nstate_reg[3] )
WARNING: [Synth 8-3332] Sequential element (nstate_reg[3]) is unused and will be removed from module calculator.
WARNING: [Synth 8-3332] Sequential element (nstate_reg[2]) is unused and will be removed from module calculator.
WARNING: [Synth 8-3332] Sequential element (nstate_reg[1]) is unused and will be removed from module calculator.
WARNING: [Synth 8-3332] Sequential element (nstate_reg[0]) is unused and will be removed from module calculator.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 814.688 ; gain = 517.391
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 814.688 ; gain = 517.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 870.156 ; gain = 572.859
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 871.168 ; gain = 573.871
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 871.168 ; gain = 573.871
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 871.168 ; gain = 573.871
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 871.168 ; gain = 573.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 871.168 ; gain = 573.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 871.168 ; gain = 573.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 871.168 ; gain = 573.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    44|
|2     |LUT1   |    15|
|3     |LUT2   |    56|
|4     |LUT3   |    37|
|5     |LUT4   |    82|
|6     |LUT5   |    44|
|7     |LUT6   |   175|
|8     |FDRE   |   287|
|9     |FDSE   |     3|
+------+-------+------+

Report Instance Areas: 
+------+---------+-----------+------+
|      |Instance |Module     |Cells |
+------+---------+-----------+------+
|1     |top      |           |   743|
|2     |  inst   |calculator |   743|
+------+---------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 871.168 ; gain = 573.871
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 871.168 ; gain = 211.430
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 871.168 ; gain = 573.871
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 44 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 871.168 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
68 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 871.168 ; gain = 582.930
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 871.168 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/vivado_project/hw5_6/hw5_6.runs/design_1_calculator_0_0_synth_1/design_1_calculator_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_calculator_0_0, cache-ID = 0ea83a7916e2a1e0
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 871.168 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/vivado_project/hw5_6/hw5_6.runs/design_1_calculator_0_0_synth_1/design_1_calculator_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_calculator_0_0_utilization_synth.rpt -pb design_1_calculator_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Nov 30 13:19:34 2019...
