 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : Core
Version: K-2015.06-SP5-6
Date   : Mon Dec  2 13:34:13 2019
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: PVT_1P8V_25C   Library: sclib_tsmc180_ss
Wire Load Model Mode: top

  Startpoint: _btb/btb_prediction_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: _btb/next_target_reg[0]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  _btb/btb_prediction_reg/CLK (DFFQX1)                    0.00 #     0.00 r
  _btb/btb_prediction_reg/Q (DFFQX1)                      0.34       0.34 r
  _btb/btb_prediction (btb)                               0.00       0.34 r
  _InstructionFetch/target_en_bp (InstructionFetch)       0.00       0.34 r
  _InstructionFetch/U50/Z (NOR2X1)                        0.35       0.69 f
  _InstructionFetch/U49/Z (NAND2X1)                       0.16       0.85 r
  _InstructionFetch/U48/Z (NAND2X1)                       0.16       1.01 f
  _InstructionFetch/add_30/A[0] (InstructionFetch_DW01_inc_0)
                                                          0.00       1.01 f
  _InstructionFetch/add_30/U36/Z (NAND3X1)                0.15       1.17 r
  _InstructionFetch/add_30/U5/Z (INVX2)                   0.09       1.26 f
  _InstructionFetch/add_30/U35/Z (NAND3X1)                0.12       1.37 r
  _InstructionFetch/add_30/U4/Z (INVX2)                   0.09       1.47 f
  _InstructionFetch/add_30/U34/Z (NAND3X1)                0.12       1.58 r
  _InstructionFetch/add_30/U3/Z (INVX2)                   0.09       1.68 f
  _InstructionFetch/add_30/U33/Z (NAND3X1)                0.12       1.79 r
  _InstructionFetch/add_30/U1/Z (INVX2)                   0.09       1.89 f
  _InstructionFetch/add_30/U30/Z (NAND3X1)                0.09       1.98 r
  _InstructionFetch/add_30/U2/Z (INVX2)                   0.09       2.07 f
  _InstructionFetch/add_30/U25/Z (NAND3X1)                0.19       2.26 r
  _InstructionFetch/add_30/U24/Z (XOR2X1)                 0.98       3.24 r
  _InstructionFetch/add_30/SUM[13] (InstructionFetch_DW01_inc_0)
                                                          0.00       3.24 r
  _InstructionFetch/next_program_counter_if_to_bp[13] (InstructionFetch)
                                                          0.00       3.24 r
  _btb/fetch_pc[13] (btb)                                 0.00       3.24 r
  _btb/W2/current_pc[13] (btb_way_2)                      0.00       3.24 r
  _btb/W2/U12/Z (INVX2)                                   0.10       3.34 f
  _btb/W2/U3/Z (INVX1)                                    0.62       3.96 r
  _btb/W2/U1285/Z (OR2X1)                                 0.17       4.13 r
  _btb/W2/U1284/Z (NOR2X1)                                0.06       4.18 f
  _btb/W2/U1278/Z (NAND3X1)                               0.16       4.35 r
  _btb/W2/U178/Z (INVX2)                                  0.07       4.42 f
  _btb/W2/U1216/Z (NAND3X1)                               0.13       4.54 r
  _btb/W2/U177/Z (INVX2)                                  0.09       4.64 f
  _btb/W2/U1190/Z (NAND2X1)                               0.39       5.03 r
  _btb/W2/U176/Z (INVX2)                                  0.08       5.11 f
  _btb/W2/U1189/Z (NAND2X1)                               0.09       5.20 r
  _btb/W2/U1188/Z (AND2X1)                                0.09       5.29 r
  _btb/W2/U1187/Z (NAND3X1)                               0.06       5.36 f
  _btb/W2/U1176/Z (NOR2X1)                                0.08       5.43 r
  _btb/W2/U1175/Z (AND2X1)                                0.09       5.52 r
  _btb/W2/U1174/Z (NAND3X1)                               0.09       5.61 f
  _btb/W2/way_hit (btb_way_2)                             0.00       5.61 f
  _btb/U328/Z (NOR2X1)                                    0.09       5.70 r
  _btb/U327/Z (NAND3X1)                                   0.08       5.78 f
  _btb/U304/Z (NOR2X1)                                    0.31       6.09 r
  _btb/U303/Z (NAND2X1)                                   0.07       6.16 f
  _btb/U302/Z (AND2X1)                                    0.12       6.28 f
  _btb/U276/Z (NAND3X1)                                   0.12       6.41 r
  _btb/next_target_reg[0]/D (DFFQX1)                      0.00       6.41 r
  data arrival time                                                  6.41

  clock clk' (rise edge)                                  7.50       7.50
  clock network delay (ideal)                             0.00       7.50
  _btb/next_target_reg[0]/CLK (DFFQX1)                    0.00       7.50 r
  library setup time                                     -0.13       7.37
  data required time                                                 7.37
  --------------------------------------------------------------------------
  data required time                                                 7.37
  data arrival time                                                 -6.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.96


1
