<stg><name>conv1</name>


<trans_list>

<trans id="695" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="805" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="806" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="807" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="860" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="808" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="809" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="810" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="811" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="812" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="813" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="814" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="815" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="816" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="817" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="818" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="819" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="820" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="821" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="822" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="823" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="824" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="825" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="826" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="827" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="828" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="829" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="830" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="831" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="832" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="833" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="834" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="835" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="836" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="837" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="838" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="839" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="840" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="841" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="842" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="843" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="844" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="845" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="846" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="847" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="848" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="849" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="850" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="851" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="852" from="50" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="854" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="855" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="856" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="857" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="853" from="56" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32">
<![CDATA[
entry:0 %convolution = alloca i32 1

]]></Node>
<StgValue><ssdm name="convolution"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="4" op_0_bw="32">
<![CDATA[
entry:1 %kernel_x = alloca i32 1

]]></Node>
<StgValue><ssdm name="kernel_x"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="8" op_0_bw="32">
<![CDATA[
entry:2 %out_feat_x = alloca i32 1

]]></Node>
<StgValue><ssdm name="out_feat_x"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="12" op_0_bw="32">
<![CDATA[
entry:3 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="8" op_0_bw="32">
<![CDATA[
entry:4 %out_feat_y = alloca i32 1

]]></Node>
<StgValue><ssdm name="out_feat_y"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="20" op_0_bw="32">
<![CDATA[
entry:5 %indvar_flatten15 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten15"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="7" op_0_bw="32">
<![CDATA[
entry:6 %out_feat = alloca i32 1

]]></Node>
<StgValue><ssdm name="out_feat"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="26" op_0_bw="32">
<![CDATA[
entry:7 %indvar_flatten48 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten48"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv1_biases, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv1_weights, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_ftmap, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:11 %store_ln14 = store i26 0, i26 %indvar_flatten48

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry:12 %store_ln14 = store i7 0, i7 %out_feat

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry:13 %store_ln14 = store i20 0, i20 %indvar_flatten15

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:14 %store_ln14 = store i8 0, i8 %out_feat_y

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:15 %store_ln14 = store i12 0, i12 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:16 %store_ln14 = store i8 0, i8 %out_feat_x

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:17 %store_ln14 = store i4 0, i4 %kernel_x

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:18 %store_ln14 = store i32 0, i32 %convolution

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0">
<![CDATA[
entry:19 %br_ln14 = br void %VITIS_LOOP_34_6

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
VITIS_LOOP_34_6:0 %indvar_flatten_load = load i12 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
VITIS_LOOP_34_6:1 %out_feat_y_2 = load i8 %out_feat_y

]]></Node>
<StgValue><ssdm name="out_feat_y_2"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="20" op_0_bw="20" op_1_bw="0">
<![CDATA[
VITIS_LOOP_34_6:2 %indvar_flatten15_load = load i20 %indvar_flatten15

]]></Node>
<StgValue><ssdm name="indvar_flatten15_load"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="26" op_0_bw="26" op_1_bw="0">
<![CDATA[
VITIS_LOOP_34_6:3 %indvar_flatten48_load = load i26 %indvar_flatten48

]]></Node>
<StgValue><ssdm name="indvar_flatten48_load"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_34_6:4 %zext_ln39 = zext i8 %out_feat_y_2

]]></Node>
<StgValue><ssdm name="zext_ln39"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="4" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_34_6:5 %x_assign_15_4 = sitodp i32 %zext_ln39

]]></Node>
<StgValue><ssdm name="x_assign_15_4"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_34_6:7 %icmp_ln14 = icmp_eq  i26 %indvar_flatten48_load, i26 37454400

]]></Node>
<StgValue><ssdm name="icmp_ln14"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_34_6:9 %br_ln14 = br i1 %icmp_ln14, void %for.inc61, void %for.end63

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc61:1 %kernel_x_load = load i4 %kernel_x

]]></Node>
<StgValue><ssdm name="kernel_x_load"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc61:2 %out_feat_x_load = load i8 %out_feat_x

]]></Node>
<StgValue><ssdm name="out_feat_x_load"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc61:3 %out_feat_load = load i7 %out_feat

]]></Node>
<StgValue><ssdm name="out_feat_load"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc61:4 %add_ln14 = add i7 %out_feat_load, i7 1

]]></Node>
<StgValue><ssdm name="add_ln14"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
for.inc61:7 %icmp_ln16 = icmp_eq  i20 %indvar_flatten15_load, i20 585225

]]></Node>
<StgValue><ssdm name="icmp_ln16"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc61:9 %select_ln14_1 = select i1 %icmp_ln16, i7 %add_ln14, i7 %out_feat_load

]]></Node>
<StgValue><ssdm name="select_ln14_1"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="13" op_0_bw="7">
<![CDATA[
for.inc61:11 %zext_ln42 = zext i7 %select_ln14_1

]]></Node>
<StgValue><ssdm name="zext_ln42"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc61:17 %mul_ln42 = mul i13 %zext_ln42, i13 81

]]></Node>
<StgValue><ssdm name="mul_ln42"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc61:18 %add_ln42 = add i13 %mul_ln42, i13 9

]]></Node>
<StgValue><ssdm name="add_ln42"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc61:31 %xor_ln14 = xor i1 %icmp_ln16, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln14"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc61:32 %icmp_ln31 = icmp_eq  i4 %kernel_x_load, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln31"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc61:33 %and_ln14 = and i1 %icmp_ln31, i1 %xor_ln14

]]></Node>
<StgValue><ssdm name="and_ln14"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc61:34 %icmp_ln18 = icmp_eq  i12 %indvar_flatten_load, i12 2295

]]></Node>
<StgValue><ssdm name="icmp_ln18"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc61:35 %and_ln14_1 = and i1 %icmp_ln18, i1 %xor_ln14

]]></Node>
<StgValue><ssdm name="and_ln14_1"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc61:38 %or_ln16 = or i1 %and_ln14_1, i1 %icmp_ln16

]]></Node>
<StgValue><ssdm name="or_ln16"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc61:39 %select_ln16 = select i1 %or_ln16, i8 0, i8 %out_feat_x_load

]]></Node>
<StgValue><ssdm name="select_ln16"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc61:52 %xor_ln16 = xor i1 %icmp_ln18, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln16"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc61:53 %or_ln16_1 = or i1 %icmp_ln16, i1 %xor_ln16

]]></Node>
<StgValue><ssdm name="or_ln16_1"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc61:54 %and_ln16 = and i1 %and_ln14, i1 %or_ln16_1

]]></Node>
<StgValue><ssdm name="and_ln16"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc61:55 %add_ln18 = add i8 %select_ln16, i8 1

]]></Node>
<StgValue><ssdm name="add_ln18"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc61:57 %or_ln18 = or i1 %and_ln16, i1 %and_ln14_1

]]></Node>
<StgValue><ssdm name="or_ln18"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc61:58 %or_ln18_15 = or i1 %or_ln18, i1 %icmp_ln16

]]></Node>
<StgValue><ssdm name="or_ln18_15"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc61:59 %select_ln18_12 = select i1 %or_ln18_15, i4 0, i4 %kernel_x_load

]]></Node>
<StgValue><ssdm name="select_ln18_12"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc61:61 %select_ln18_16 = select i1 %and_ln16, i8 %add_ln18, i8 %select_ln16

]]></Node>
<StgValue><ssdm name="select_ln18_16"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="13" op_0_bw="4">
<![CDATA[
for.inc61:68 %zext_ln42_1 = zext i4 %select_ln18_12

]]></Node>
<StgValue><ssdm name="zext_ln42_1"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc61:69 %add_ln42_8 = add i13 %mul_ln42, i13 %zext_ln42_1

]]></Node>
<StgValue><ssdm name="add_ln42_8"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="13">
<![CDATA[
for.inc61:70 %zext_ln42_2 = zext i13 %add_ln42_8

]]></Node>
<StgValue><ssdm name="zext_ln42_2"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:71 %conv1_weights_addr = getelementptr i32 %conv1_weights, i64 0, i64 %zext_ln42_2

]]></Node>
<StgValue><ssdm name="conv1_weights_addr"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc61:72 %add_ln42_9 = add i13 %add_ln42, i13 %zext_ln42_1

]]></Node>
<StgValue><ssdm name="add_ln42_9"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="13">
<![CDATA[
for.inc61:73 %zext_ln42_3 = zext i13 %add_ln42_9

]]></Node>
<StgValue><ssdm name="zext_ln42_3"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:74 %conv1_weights_addr_1 = getelementptr i32 %conv1_weights, i64 0, i64 %zext_ln42_3

]]></Node>
<StgValue><ssdm name="conv1_weights_addr_1"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="13">
<![CDATA[
for.inc61:154 %conv1_weights_load = load i13 %conv1_weights_addr

]]></Node>
<StgValue><ssdm name="conv1_weights_load"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="13">
<![CDATA[
for.inc61:193 %conv1_weights_load_1 = load i13 %conv1_weights_addr_1

]]></Node>
<StgValue><ssdm name="conv1_weights_load_1"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
ifFalse:2 %add_ln16_1 = add i20 %indvar_flatten15_load, i20 1

]]></Node>
<StgValue><ssdm name="add_ln16_1"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
ifFalse:3 %select_ln16_3 = select i1 %icmp_ln16, i20 1, i20 %add_ln16_1

]]></Node>
<StgValue><ssdm name="select_ln16_3"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
ifFalse:5 %store_ln14 = store i7 %select_ln14_1, i7 %out_feat

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="0" op_0_bw="20" op_1_bw="20" op_2_bw="0" op_3_bw="0">
<![CDATA[
ifFalse:6 %store_ln16 = store i20 %select_ln16_3, i20 %indvar_flatten15

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
ifFalse:9 %store_ln18 = store i8 %select_ln18_16, i8 %out_feat_x

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="123" st_id="3" stage="3" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_34_6:5 %x_assign_15_4 = sitodp i32 %zext_ln39

]]></Node>
<StgValue><ssdm name="x_assign_15_4"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc61:8 %select_ln14 = select i1 %icmp_ln16, i8 0, i8 %out_feat_y_2

]]></Node>
<StgValue><ssdm name="select_ln14"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc61:19 %add_ln42_1 = add i13 %mul_ln42, i13 18

]]></Node>
<StgValue><ssdm name="add_ln42_1"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc61:20 %add_ln42_2 = add i13 %mul_ln42, i13 27

]]></Node>
<StgValue><ssdm name="add_ln42_2"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc61:36 %add_ln16 = add i8 %select_ln14, i8 1

]]></Node>
<StgValue><ssdm name="add_ln16"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="9" op_0_bw="8">
<![CDATA[
for.inc61:66 %select_ln18_18_cast = zext i8 %select_ln18_16

]]></Node>
<StgValue><ssdm name="select_ln18_18_cast"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc61:75 %add_ln42_10 = add i13 %add_ln42_1, i13 %zext_ln42_1

]]></Node>
<StgValue><ssdm name="add_ln42_10"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="13">
<![CDATA[
for.inc61:76 %zext_ln42_4 = zext i13 %add_ln42_10

]]></Node>
<StgValue><ssdm name="zext_ln42_4"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:77 %conv1_weights_addr_2 = getelementptr i32 %conv1_weights, i64 0, i64 %zext_ln42_4

]]></Node>
<StgValue><ssdm name="conv1_weights_addr_2"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc61:78 %add_ln42_11 = add i13 %add_ln42_2, i13 %zext_ln42_1

]]></Node>
<StgValue><ssdm name="add_ln42_11"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="13">
<![CDATA[
for.inc61:79 %zext_ln42_5 = zext i13 %add_ln42_11

]]></Node>
<StgValue><ssdm name="zext_ln42_5"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:80 %conv1_weights_addr_3 = getelementptr i32 %conv1_weights, i64 0, i64 %zext_ln42_5

]]></Node>
<StgValue><ssdm name="conv1_weights_addr_3"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="10" op_0_bw="4">
<![CDATA[
for.inc61:97 %zext_ln1432_2 = zext i4 %select_ln18_12

]]></Node>
<StgValue><ssdm name="zext_ln1432_2"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc61:98 %add_ln1432_13 = add i9 %select_ln18_18_cast, i9 508

]]></Node>
<StgValue><ssdm name="add_ln1432_13"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="10" op_0_bw="9">
<![CDATA[
for.inc61:99 %sext_ln1432 = sext i9 %add_ln1432_13

]]></Node>
<StgValue><ssdm name="sext_ln1432"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc61:100 %add_ln1432 = add i10 %sext_ln1432, i10 %zext_ln1432_2

]]></Node>
<StgValue><ssdm name="add_ln1432"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="10">
<![CDATA[
for.inc61:101 %sext_ln1432_4 = sext i10 %add_ln1432

]]></Node>
<StgValue><ssdm name="sext_ln1432_4"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="4" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="32">
<![CDATA[
for.inc61:102 %x_assign = sitodp i32 %sext_ln1432_4

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="13">
<![CDATA[
for.inc61:154 %conv1_weights_load = load i13 %conv1_weights_addr

]]></Node>
<StgValue><ssdm name="conv1_weights_load"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="13">
<![CDATA[
for.inc61:193 %conv1_weights_load_1 = load i13 %conv1_weights_addr_1

]]></Node>
<StgValue><ssdm name="conv1_weights_load_1"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="13">
<![CDATA[
for.inc61:232 %conv1_weights_load_2 = load i13 %conv1_weights_addr_2

]]></Node>
<StgValue><ssdm name="conv1_weights_load_2"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="13">
<![CDATA[
for.inc61:271 %conv1_weights_load_3 = load i13 %conv1_weights_addr_3

]]></Node>
<StgValue><ssdm name="conv1_weights_load_3"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="145" st_id="4" stage="2" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_34_6:5 %x_assign_15_4 = sitodp i32 %zext_ln39

]]></Node>
<StgValue><ssdm name="x_assign_15_4"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc61:21 %add_ln42_3 = add i13 %mul_ln42, i13 36

]]></Node>
<StgValue><ssdm name="add_ln42_3"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc61:22 %add_ln42_4 = add i13 %mul_ln42, i13 45

]]></Node>
<StgValue><ssdm name="add_ln42_4"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc61:40 %select_ln16_1 = select i1 %and_ln14_1, i8 %add_ln16, i8 %select_ln14

]]></Node>
<StgValue><ssdm name="select_ln16_1"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="9" op_0_bw="8">
<![CDATA[
for.inc61:48 %zext_ln1432 = zext i8 %select_ln16_1

]]></Node>
<StgValue><ssdm name="zext_ln1432"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc61:81 %add_ln42_12 = add i13 %add_ln42_3, i13 %zext_ln42_1

]]></Node>
<StgValue><ssdm name="add_ln42_12"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="13">
<![CDATA[
for.inc61:82 %zext_ln42_6 = zext i13 %add_ln42_12

]]></Node>
<StgValue><ssdm name="zext_ln42_6"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:83 %conv1_weights_addr_4 = getelementptr i32 %conv1_weights, i64 0, i64 %zext_ln42_6

]]></Node>
<StgValue><ssdm name="conv1_weights_addr_4"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc61:84 %add_ln42_13 = add i13 %add_ln42_4, i13 %zext_ln42_1

]]></Node>
<StgValue><ssdm name="add_ln42_13"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="13">
<![CDATA[
for.inc61:85 %zext_ln42_7 = zext i13 %add_ln42_13

]]></Node>
<StgValue><ssdm name="zext_ln42_7"/></StgValue>
</operation>

<operation id="155" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:86 %conv1_weights_addr_5 = getelementptr i32 %conv1_weights, i64 0, i64 %zext_ln42_7

]]></Node>
<StgValue><ssdm name="conv1_weights_addr_5"/></StgValue>
</operation>

<operation id="156" st_id="4" stage="3" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="32">
<![CDATA[
for.inc61:102 %x_assign = sitodp i32 %sext_ln1432_4

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc61:127 %add_ln1432_5 = add i9 %zext_ln1432, i9 508

]]></Node>
<StgValue><ssdm name="add_ln1432_5"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="9">
<![CDATA[
for.inc61:128 %sext_ln1432_5 = sext i9 %add_ln1432_5

]]></Node>
<StgValue><ssdm name="sext_ln1432_5"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="4" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="32">
<![CDATA[
for.inc61:129 %x_assign_s = sitodp i32 %sext_ln1432_5

]]></Node>
<StgValue><ssdm name="x_assign_s"/></StgValue>
</operation>

<operation id="160" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="13">
<![CDATA[
for.inc61:232 %conv1_weights_load_2 = load i13 %conv1_weights_addr_2

]]></Node>
<StgValue><ssdm name="conv1_weights_load_2"/></StgValue>
</operation>

<operation id="161" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="13">
<![CDATA[
for.inc61:271 %conv1_weights_load_3 = load i13 %conv1_weights_addr_3

]]></Node>
<StgValue><ssdm name="conv1_weights_load_3"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="13">
<![CDATA[
for.inc61:307 %conv1_weights_load_4 = load i13 %conv1_weights_addr_4

]]></Node>
<StgValue><ssdm name="conv1_weights_load_4"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="13">
<![CDATA[
for.inc61:346 %conv1_weights_load_5 = load i13 %conv1_weights_addr_5

]]></Node>
<StgValue><ssdm name="conv1_weights_load_5"/></StgValue>
</operation>

<operation id="164" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
ifFalse:7 %store_ln16 = store i8 %select_ln16_1, i8 %out_feat_y

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="165" st_id="5" stage="1" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_34_6:5 %x_assign_15_4 = sitodp i32 %zext_ln39

]]></Node>
<StgValue><ssdm name="x_assign_15_4"/></StgValue>
</operation>

<operation id="166" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_34_6:6 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="167" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_34_6:8 %add_ln14_1 = add i26 %indvar_flatten48_load, i26 1

]]></Node>
<StgValue><ssdm name="add_ln14_1"/></StgValue>
</operation>

<operation id="168" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc61:23 %add_ln42_5 = add i13 %mul_ln42, i13 54

]]></Node>
<StgValue><ssdm name="add_ln42_5"/></StgValue>
</operation>

<operation id="169" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc61:24 %add_ln42_6 = add i13 %mul_ln42, i13 63

]]></Node>
<StgValue><ssdm name="add_ln42_6"/></StgValue>
</operation>

<operation id="170" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc61:25 %add_ln42_7 = add i13 %mul_ln42, i13 72

]]></Node>
<StgValue><ssdm name="add_ln42_7"/></StgValue>
</operation>

<operation id="171" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc61:87 %add_ln42_14 = add i13 %add_ln42_5, i13 %zext_ln42_1

]]></Node>
<StgValue><ssdm name="add_ln42_14"/></StgValue>
</operation>

<operation id="172" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="13">
<![CDATA[
for.inc61:88 %zext_ln42_8 = zext i13 %add_ln42_14

]]></Node>
<StgValue><ssdm name="zext_ln42_8"/></StgValue>
</operation>

<operation id="173" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:89 %conv1_weights_addr_6 = getelementptr i32 %conv1_weights, i64 0, i64 %zext_ln42_8

]]></Node>
<StgValue><ssdm name="conv1_weights_addr_6"/></StgValue>
</operation>

<operation id="174" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc61:90 %add_ln42_15 = add i13 %add_ln42_6, i13 %zext_ln42_1

]]></Node>
<StgValue><ssdm name="add_ln42_15"/></StgValue>
</operation>

<operation id="175" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="13">
<![CDATA[
for.inc61:91 %zext_ln42_9 = zext i13 %add_ln42_15

]]></Node>
<StgValue><ssdm name="zext_ln42_9"/></StgValue>
</operation>

<operation id="176" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:92 %conv1_weights_addr_7 = getelementptr i32 %conv1_weights, i64 0, i64 %zext_ln42_9

]]></Node>
<StgValue><ssdm name="conv1_weights_addr_7"/></StgValue>
</operation>

<operation id="177" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc61:93 %add_ln42_16 = add i13 %add_ln42_7, i13 %zext_ln42_1

]]></Node>
<StgValue><ssdm name="add_ln42_16"/></StgValue>
</operation>

<operation id="178" st_id="5" stage="2" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="32">
<![CDATA[
for.inc61:102 %x_assign = sitodp i32 %sext_ln1432_4

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="179" st_id="5" stage="3" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="32">
<![CDATA[
for.inc61:129 %x_assign_s = sitodp i32 %sext_ln1432_5

]]></Node>
<StgValue><ssdm name="x_assign_s"/></StgValue>
</operation>

<operation id="180" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc61:166 %add_ln1432_6 = add i9 %zext_ln1432, i9 509

]]></Node>
<StgValue><ssdm name="add_ln1432_6"/></StgValue>
</operation>

<operation id="181" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="9">
<![CDATA[
for.inc61:167 %sext_ln1432_6 = sext i9 %add_ln1432_6

]]></Node>
<StgValue><ssdm name="sext_ln1432_6"/></StgValue>
</operation>

<operation id="182" st_id="5" stage="4" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="32">
<![CDATA[
for.inc61:168 %x_assign_15_1 = sitodp i32 %sext_ln1432_6

]]></Node>
<StgValue><ssdm name="x_assign_15_1"/></StgValue>
</operation>

<operation id="183" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="13">
<![CDATA[
for.inc61:307 %conv1_weights_load_4 = load i13 %conv1_weights_addr_4

]]></Node>
<StgValue><ssdm name="conv1_weights_load_4"/></StgValue>
</operation>

<operation id="184" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="13">
<![CDATA[
for.inc61:346 %conv1_weights_load_5 = load i13 %conv1_weights_addr_5

]]></Node>
<StgValue><ssdm name="conv1_weights_load_5"/></StgValue>
</operation>

<operation id="185" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="13">
<![CDATA[
for.inc61:385 %conv1_weights_load_6 = load i13 %conv1_weights_addr_6

]]></Node>
<StgValue><ssdm name="conv1_weights_load_6"/></StgValue>
</operation>

<operation id="186" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="13">
<![CDATA[
for.inc61:424 %conv1_weights_load_7 = load i13 %conv1_weights_addr_7

]]></Node>
<StgValue><ssdm name="conv1_weights_load_7"/></StgValue>
</operation>

<operation id="187" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="0" op_0_bw="26" op_1_bw="26" op_2_bw="0" op_3_bw="0">
<![CDATA[
ifFalse:4 %store_ln14 = store i26 %add_ln14_1, i26 %indvar_flatten48

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="188" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="13">
<![CDATA[
for.inc61:94 %zext_ln42_10 = zext i13 %add_ln42_16

]]></Node>
<StgValue><ssdm name="zext_ln42_10"/></StgValue>
</operation>

<operation id="189" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:95 %conv1_weights_addr_8 = getelementptr i32 %conv1_weights, i64 0, i64 %zext_ln42_10

]]></Node>
<StgValue><ssdm name="conv1_weights_addr_8"/></StgValue>
</operation>

<operation id="190" st_id="6" stage="1" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="32">
<![CDATA[
for.inc61:102 %x_assign = sitodp i32 %sext_ln1432_4

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="191" st_id="6" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc61:103 %p_x_assign = call i64 @generic_fmax<double>, i64 %x_assign

]]></Node>
<StgValue><ssdm name="p_x_assign"/></StgValue>
</operation>

<operation id="192" st_id="6" stage="2" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="32">
<![CDATA[
for.inc61:129 %x_assign_s = sitodp i32 %sext_ln1432_5

]]></Node>
<StgValue><ssdm name="x_assign_s"/></StgValue>
</operation>

<operation id="193" st_id="6" stage="3" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="32">
<![CDATA[
for.inc61:168 %x_assign_15_1 = sitodp i32 %sext_ln1432_6

]]></Node>
<StgValue><ssdm name="x_assign_15_1"/></StgValue>
</operation>

<operation id="194" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc61:205 %add_ln1432_7 = add i9 %zext_ln1432, i9 510

]]></Node>
<StgValue><ssdm name="add_ln1432_7"/></StgValue>
</operation>

<operation id="195" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="9">
<![CDATA[
for.inc61:206 %sext_ln1432_7 = sext i9 %add_ln1432_7

]]></Node>
<StgValue><ssdm name="sext_ln1432_7"/></StgValue>
</operation>

<operation id="196" st_id="6" stage="4" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="64" op_0_bw="32">
<![CDATA[
for.inc61:207 %x_assign_15_2 = sitodp i32 %sext_ln1432_7

]]></Node>
<StgValue><ssdm name="x_assign_15_2"/></StgValue>
</operation>

<operation id="197" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="13">
<![CDATA[
for.inc61:385 %conv1_weights_load_6 = load i13 %conv1_weights_addr_6

]]></Node>
<StgValue><ssdm name="conv1_weights_load_6"/></StgValue>
</operation>

<operation id="198" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="13">
<![CDATA[
for.inc61:424 %conv1_weights_load_7 = load i13 %conv1_weights_addr_7

]]></Node>
<StgValue><ssdm name="conv1_weights_load_7"/></StgValue>
</operation>

<operation id="199" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="32" op_0_bw="13">
<![CDATA[
for.inc61:463 %conv1_weights_load_8 = load i13 %conv1_weights_addr_8

]]></Node>
<StgValue><ssdm name="conv1_weights_load_8"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="200" st_id="7" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc61:104 %dc = call i64 @generic_fmin<double>, i64 %p_x_assign

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>

<operation id="201" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64">
<![CDATA[
for.inc61:105 %data = bitcast i64 %dc

]]></Node>
<StgValue><ssdm name="data"/></StgValue>
</operation>

<operation id="202" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.inc61:106 %xs_sign = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data, i32 63

]]></Node>
<StgValue><ssdm name="xs_sign"/></StgValue>
</operation>

<operation id="203" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc61:107 %xs_exp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="xs_exp"/></StgValue>
</operation>

<operation id="204" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="52" op_0_bw="64">
<![CDATA[
for.inc61:108 %trunc_ln534 = trunc i64 %data

]]></Node>
<StgValue><ssdm name="trunc_ln534"/></StgValue>
</operation>

<operation id="205" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="54" op_0_bw="54" op_1_bw="1" op_2_bw="52" op_3_bw="1">
<![CDATA[
for.inc61:109 %mantissa = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %trunc_ln534, i1 0

]]></Node>
<StgValue><ssdm name="mantissa"/></StgValue>
</operation>

<operation id="206" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="137" op_0_bw="54">
<![CDATA[
for.inc61:110 %zext_ln15 = zext i54 %mantissa

]]></Node>
<StgValue><ssdm name="zext_ln15"/></StgValue>
</operation>

<operation id="207" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="12" op_0_bw="11">
<![CDATA[
for.inc61:111 %zext_ln515 = zext i11 %xs_exp

]]></Node>
<StgValue><ssdm name="zext_ln515"/></StgValue>
</operation>

<operation id="208" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc61:112 %add_ln515 = add i12 %zext_ln515, i12 3073

]]></Node>
<StgValue><ssdm name="add_ln515"/></StgValue>
</operation>

<operation id="209" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
for.inc61:113 %tmp_40 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln515, i32 11

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="210" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc61:114 %sub_ln18 = sub i11 1023, i11 %xs_exp

]]></Node>
<StgValue><ssdm name="sub_ln18"/></StgValue>
</operation>

<operation id="211" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="12" op_0_bw="11">
<![CDATA[
for.inc61:115 %sext_ln18 = sext i11 %sub_ln18

]]></Node>
<StgValue><ssdm name="sext_ln18"/></StgValue>
</operation>

<operation id="212" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc61:116 %select_ln18 = select i1 %tmp_40, i12 %sext_ln18, i12 %add_ln515

]]></Node>
<StgValue><ssdm name="select_ln18"/></StgValue>
</operation>

<operation id="213" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="12">
<![CDATA[
for.inc61:117 %sext_ln18_12 = sext i12 %select_ln18

]]></Node>
<StgValue><ssdm name="sext_ln18_12"/></StgValue>
</operation>

<operation id="214" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="137" op_0_bw="32">
<![CDATA[
for.inc61:118 %zext_ln18 = zext i32 %sext_ln18_12

]]></Node>
<StgValue><ssdm name="zext_ln18"/></StgValue>
</operation>

<operation id="215" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="137" op_0_bw="137" op_1_bw="137">
<![CDATA[
for.inc61:119 %lshr_ln18 = lshr i137 %zext_ln15, i137 %zext_ln18

]]></Node>
<StgValue><ssdm name="lshr_ln18"/></StgValue>
</operation>

<operation id="216" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="1" op_1_bw="137" op_2_bw="32">
<![CDATA[
for.inc61:121 %tmp_41 = bitselect i1 @_ssdm_op_BitSelect.i1.i137.i32, i137 %lshr_ln18, i32 53

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="217" st_id="7" stage="1" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="32">
<![CDATA[
for.inc61:129 %x_assign_s = sitodp i32 %sext_ln1432_5

]]></Node>
<StgValue><ssdm name="x_assign_s"/></StgValue>
</operation>

<operation id="218" st_id="7" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc61:130 %p_x_assign_5 = call i64 @generic_fmax<double>, i64 %x_assign_s

]]></Node>
<StgValue><ssdm name="p_x_assign_5"/></StgValue>
</operation>

<operation id="219" st_id="7" stage="2" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="32">
<![CDATA[
for.inc61:168 %x_assign_15_1 = sitodp i32 %sext_ln1432_6

]]></Node>
<StgValue><ssdm name="x_assign_15_1"/></StgValue>
</operation>

<operation id="220" st_id="7" stage="3" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="64" op_0_bw="32">
<![CDATA[
for.inc61:207 %x_assign_15_2 = sitodp i32 %sext_ln1432_7

]]></Node>
<StgValue><ssdm name="x_assign_15_2"/></StgValue>
</operation>

<operation id="221" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc61:244 %add_ln1432_8 = add i9 %zext_ln1432, i9 511

]]></Node>
<StgValue><ssdm name="add_ln1432_8"/></StgValue>
</operation>

<operation id="222" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="9">
<![CDATA[
for.inc61:245 %sext_ln1432_8 = sext i9 %add_ln1432_8

]]></Node>
<StgValue><ssdm name="sext_ln1432_8"/></StgValue>
</operation>

<operation id="223" st_id="7" stage="4" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="64" op_0_bw="32">
<![CDATA[
for.inc61:246 %x_assign_15_3 = sitodp i32 %sext_ln1432_8

]]></Node>
<StgValue><ssdm name="x_assign_15_3"/></StgValue>
</operation>

<operation id="224" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="32" op_0_bw="13">
<![CDATA[
for.inc61:463 %conv1_weights_load_8 = load i13 %conv1_weights_addr_8

]]></Node>
<StgValue><ssdm name="conv1_weights_load_8"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="225" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
<literal name="and_ln14_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="8">
<![CDATA[
for.inc61:47 %zext_ln39_1 = zext i8 %add_ln16

]]></Node>
<StgValue><ssdm name="zext_ln39_1"/></StgValue>
</operation>

<operation id="226" st_id="8" stage="4" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
<literal name="and_ln14_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="32">
<![CDATA[
for.inc61:49 %x_assign_15_4_mid1 = sitodp i32 %zext_ln39_1

]]></Node>
<StgValue><ssdm name="x_assign_15_4_mid1"/></StgValue>
</operation>

<operation id="227" st_id="8" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
<literal name="tmp_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="137" op_0_bw="137" op_1_bw="137">
<![CDATA[
for.inc61:120 %shl_ln18 = shl i137 %zext_ln15, i137 %zext_ln18

]]></Node>
<StgValue><ssdm name="shl_ln18"/></StgValue>
</operation>

<operation id="228" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
<literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="16" op_0_bw="1">
<![CDATA[
for.inc61:122 %zext_ln21 = zext i1 %tmp_41

]]></Node>
<StgValue><ssdm name="zext_ln21"/></StgValue>
</operation>

<operation id="229" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
<literal name="tmp_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="16" op_0_bw="16" op_1_bw="137" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc61:123 %tmp_s = partselect i16 @_ssdm_op_PartSelect.i16.i137.i32.i32, i137 %shl_ln18, i32 53, i32 68

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="230" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc61:124 %val = select i1 %tmp_40, i16 %zext_ln21, i16 %tmp_s

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>

<operation id="231" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
<literal name="xs_sign" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc61:125 %result_10 = sub i16 0, i16 %val

]]></Node>
<StgValue><ssdm name="result_10"/></StgValue>
</operation>

<operation id="232" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc61:126 %result = select i1 %xs_sign, i16 %result_10, i16 %val

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>

<operation id="233" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc61:131 %x_assign_1 = call i64 @generic_fmin<double>, i64 %p_x_assign_5

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="234" st_id="8" stage="1" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="32">
<![CDATA[
for.inc61:168 %x_assign_15_1 = sitodp i32 %sext_ln1432_6

]]></Node>
<StgValue><ssdm name="x_assign_15_1"/></StgValue>
</operation>

<operation id="235" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc61:169 %p_x_assign_5_1 = call i64 @generic_fmax<double>, i64 %x_assign_15_1

]]></Node>
<StgValue><ssdm name="p_x_assign_5_1"/></StgValue>
</operation>

<operation id="236" st_id="8" stage="2" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="64" op_0_bw="32">
<![CDATA[
for.inc61:207 %x_assign_15_2 = sitodp i32 %sext_ln1432_7

]]></Node>
<StgValue><ssdm name="x_assign_15_2"/></StgValue>
</operation>

<operation id="237" st_id="8" stage="3" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="64" op_0_bw="32">
<![CDATA[
for.inc61:246 %x_assign_15_3 = sitodp i32 %sext_ln1432_8

]]></Node>
<StgValue><ssdm name="x_assign_15_3"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="238" st_id="9" stage="3" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
<literal name="and_ln14_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="32">
<![CDATA[
for.inc61:49 %x_assign_15_4_mid1 = sitodp i32 %zext_ln39_1

]]></Node>
<StgValue><ssdm name="x_assign_15_4_mid1"/></StgValue>
</operation>

<operation id="239" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="64">
<![CDATA[
for.inc61:132 %bitcast_ln488 = bitcast i64 %x_assign_1

]]></Node>
<StgValue><ssdm name="bitcast_ln488"/></StgValue>
</operation>

<operation id="240" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.inc61:133 %tmp_42 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln488, i32 63

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="241" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc61:134 %xs_exp_s = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln488, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="xs_exp_s"/></StgValue>
</operation>

<operation id="242" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="52" op_0_bw="64">
<![CDATA[
for.inc61:135 %trunc_ln534_8 = trunc i64 %bitcast_ln488

]]></Node>
<StgValue><ssdm name="trunc_ln534_8"/></StgValue>
</operation>

<operation id="243" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="54" op_0_bw="54" op_1_bw="1" op_2_bw="52" op_3_bw="1">
<![CDATA[
for.inc61:136 %zext_ln515_11_cast = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %trunc_ln534_8, i1 0

]]></Node>
<StgValue><ssdm name="zext_ln515_11_cast"/></StgValue>
</operation>

<operation id="244" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="137" op_0_bw="54">
<![CDATA[
for.inc61:137 %zext_ln515_11 = zext i54 %zext_ln515_11_cast

]]></Node>
<StgValue><ssdm name="zext_ln515_11"/></StgValue>
</operation>

<operation id="245" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="12" op_0_bw="11">
<![CDATA[
for.inc61:138 %zext_ln515_12 = zext i11 %xs_exp_s

]]></Node>
<StgValue><ssdm name="zext_ln515_12"/></StgValue>
</operation>

<operation id="246" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc61:139 %add_ln515_6 = add i12 %zext_ln515_12, i12 3073

]]></Node>
<StgValue><ssdm name="add_ln515_6"/></StgValue>
</operation>

<operation id="247" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
for.inc61:140 %tmp_43 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln515_6, i32 11

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="248" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc61:141 %sub_ln18_6 = sub i11 1023, i11 %xs_exp_s

]]></Node>
<StgValue><ssdm name="sub_ln18_6"/></StgValue>
</operation>

<operation id="249" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="12" op_0_bw="11">
<![CDATA[
for.inc61:142 %sext_ln18_13 = sext i11 %sub_ln18_6

]]></Node>
<StgValue><ssdm name="sext_ln18_13"/></StgValue>
</operation>

<operation id="250" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc61:143 %select_ln18_13 = select i1 %tmp_43, i12 %sext_ln18_13, i12 %add_ln515_6

]]></Node>
<StgValue><ssdm name="select_ln18_13"/></StgValue>
</operation>

<operation id="251" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="12">
<![CDATA[
for.inc61:144 %sext_ln18_14 = sext i12 %select_ln18_13

]]></Node>
<StgValue><ssdm name="sext_ln18_14"/></StgValue>
</operation>

<operation id="252" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="137" op_0_bw="32">
<![CDATA[
for.inc61:145 %zext_ln18_6 = zext i32 %sext_ln18_14

]]></Node>
<StgValue><ssdm name="zext_ln18_6"/></StgValue>
</operation>

<operation id="253" st_id="9" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="137" op_0_bw="137" op_1_bw="137">
<![CDATA[
for.inc61:146 %lshr_ln18_6 = lshr i137 %zext_ln515_11, i137 %zext_ln18_6

]]></Node>
<StgValue><ssdm name="lshr_ln18_6"/></StgValue>
</operation>

<operation id="254" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="1" op_1_bw="137" op_2_bw="32">
<![CDATA[
for.inc61:148 %tmp_44 = bitselect i1 @_ssdm_op_BitSelect.i1.i137.i32, i137 %lshr_ln18_6, i32 53

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="255" st_id="9" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc61:170 %x_assign_19_1 = call i64 @generic_fmin<double>, i64 %p_x_assign_5_1

]]></Node>
<StgValue><ssdm name="x_assign_19_1"/></StgValue>
</operation>

<operation id="256" st_id="9" stage="1" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="64" op_0_bw="32">
<![CDATA[
for.inc61:207 %x_assign_15_2 = sitodp i32 %sext_ln1432_7

]]></Node>
<StgValue><ssdm name="x_assign_15_2"/></StgValue>
</operation>

<operation id="257" st_id="9" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc61:208 %p_x_assign_5_2 = call i64 @generic_fmax<double>, i64 %x_assign_15_2

]]></Node>
<StgValue><ssdm name="p_x_assign_5_2"/></StgValue>
</operation>

<operation id="258" st_id="9" stage="2" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="64" op_0_bw="32">
<![CDATA[
for.inc61:246 %x_assign_15_3 = sitodp i32 %sext_ln1432_8

]]></Node>
<StgValue><ssdm name="x_assign_15_3"/></StgValue>
</operation>

<operation id="259" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc61:319 %add_ln1432_9 = add i8 %select_ln16_1, i8 1

]]></Node>
<StgValue><ssdm name="add_ln1432_9"/></StgValue>
</operation>

<operation id="260" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="8">
<![CDATA[
for.inc61:320 %zext_ln1432_3 = zext i8 %add_ln1432_9

]]></Node>
<StgValue><ssdm name="zext_ln1432_3"/></StgValue>
</operation>

<operation id="261" st_id="9" stage="4" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="64" op_0_bw="32">
<![CDATA[
for.inc61:321 %x_assign_15_5 = sitodp i32 %zext_ln1432_3

]]></Node>
<StgValue><ssdm name="x_assign_15_5"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="262" st_id="10" stage="2" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
<literal name="and_ln14_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="32">
<![CDATA[
for.inc61:49 %x_assign_15_4_mid1 = sitodp i32 %zext_ln39_1

]]></Node>
<StgValue><ssdm name="x_assign_15_4_mid1"/></StgValue>
</operation>

<operation id="263" st_id="10" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
<literal name="tmp_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="137" op_0_bw="137" op_1_bw="137">
<![CDATA[
for.inc61:147 %shl_ln18_6 = shl i137 %zext_ln515_11, i137 %zext_ln18_6

]]></Node>
<StgValue><ssdm name="shl_ln18_6"/></StgValue>
</operation>

<operation id="264" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
<literal name="tmp_43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="8" op_0_bw="1">
<![CDATA[
for.inc61:149 %zext_ln21_6 = zext i1 %tmp_44

]]></Node>
<StgValue><ssdm name="zext_ln21_6"/></StgValue>
</operation>

<operation id="265" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
<literal name="tmp_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="8" op_0_bw="8" op_1_bw="137" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc61:150 %tmp_15 = partselect i8 @_ssdm_op_PartSelect.i8.i137.i32.i32, i137 %shl_ln18_6, i32 53, i32 60

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="266" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc61:151 %select_ln18_20 = select i1 %tmp_43, i8 %zext_ln21_6, i8 %tmp_15

]]></Node>
<StgValue><ssdm name="select_ln18_20"/></StgValue>
</operation>

<operation id="267" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
<literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc61:152 %sub_ln59 = sub i8 0, i8 %select_ln18_20

]]></Node>
<StgValue><ssdm name="sub_ln59"/></StgValue>
</operation>

<operation id="268" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc61:153 %select_ln59 = select i1 %tmp_42, i8 %sub_ln59, i8 %select_ln18_20

]]></Node>
<StgValue><ssdm name="select_ln59"/></StgValue>
</operation>

<operation id="269" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="16" op_0_bw="8">
<![CDATA[
for.inc61:156 %zext_ln42_11 = zext i8 %select_ln59

]]></Node>
<StgValue><ssdm name="zext_ln42_11"/></StgValue>
</operation>

<operation id="270" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc61:157 %tmp_16 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln59, i8 0

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="271" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc61:158 %sub_ln42 = sub i16 %tmp_16, i16 %zext_ln42_11

]]></Node>
<StgValue><ssdm name="sub_ln42"/></StgValue>
</operation>

<operation id="272" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc61:159 %add_ln42_17 = add i16 %sub_ln42, i16 %result

]]></Node>
<StgValue><ssdm name="add_ln42_17"/></StgValue>
</operation>

<operation id="273" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="16">
<![CDATA[
for.inc61:160 %zext_ln42_12 = zext i16 %add_ln42_17

]]></Node>
<StgValue><ssdm name="zext_ln42_12"/></StgValue>
</operation>

<operation id="274" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:161 %input_ftmap_addr = getelementptr i32 %input_ftmap, i64 0, i64 %zext_ln42_12

]]></Node>
<StgValue><ssdm name="input_ftmap_addr"/></StgValue>
</operation>

<operation id="275" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="16">
<![CDATA[
for.inc61:162 %input_ftmap_load = load i16 %input_ftmap_addr

]]></Node>
<StgValue><ssdm name="input_ftmap_load"/></StgValue>
</operation>

<operation id="276" st_id="10" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc61:209 %x_assign_19_2 = call i64 @generic_fmin<double>, i64 %p_x_assign_5_2

]]></Node>
<StgValue><ssdm name="x_assign_19_2"/></StgValue>
</operation>

<operation id="277" st_id="10" stage="1" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="64" op_0_bw="32">
<![CDATA[
for.inc61:246 %x_assign_15_3 = sitodp i32 %sext_ln1432_8

]]></Node>
<StgValue><ssdm name="x_assign_15_3"/></StgValue>
</operation>

<operation id="278" st_id="10" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc61:247 %p_x_assign_5_3 = call i64 @generic_fmax<double>, i64 %x_assign_15_3

]]></Node>
<StgValue><ssdm name="p_x_assign_5_3"/></StgValue>
</operation>

<operation id="279" st_id="10" stage="3" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="64" op_0_bw="32">
<![CDATA[
for.inc61:321 %x_assign_15_5 = sitodp i32 %zext_ln1432_3

]]></Node>
<StgValue><ssdm name="x_assign_15_5"/></StgValue>
</operation>

<operation id="280" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc61:358 %add_ln1432_10 = add i9 %zext_ln1432, i9 2

]]></Node>
<StgValue><ssdm name="add_ln1432_10"/></StgValue>
</operation>

<operation id="281" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="9">
<![CDATA[
for.inc61:359 %zext_ln1432_4 = zext i9 %add_ln1432_10

]]></Node>
<StgValue><ssdm name="zext_ln1432_4"/></StgValue>
</operation>

<operation id="282" st_id="10" stage="4" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="64" op_0_bw="32">
<![CDATA[
for.inc61:360 %x_assign_15_6 = sitodp i32 %zext_ln1432_4

]]></Node>
<StgValue><ssdm name="x_assign_15_6"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="283" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
<literal name="and_ln14_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:29 %select_ln14_2 = select i1 %icmp_ln16, i64 0, i64 %x_assign_15_4

]]></Node>
<StgValue><ssdm name="select_ln14_2"/></StgValue>
</operation>

<operation id="284" st_id="11" stage="1" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
<literal name="and_ln14_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="32">
<![CDATA[
for.inc61:49 %x_assign_15_4_mid1 = sitodp i32 %zext_ln39_1

]]></Node>
<StgValue><ssdm name="x_assign_15_4_mid1"/></StgValue>
</operation>

<operation id="285" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:50 %select_ln16_2 = select i1 %and_ln14_1, i64 %x_assign_15_4_mid1, i64 %select_ln14_2

]]></Node>
<StgValue><ssdm name="select_ln16_2"/></StgValue>
</operation>

<operation id="286" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="16">
<![CDATA[
for.inc61:162 %input_ftmap_load = load i16 %input_ftmap_addr

]]></Node>
<StgValue><ssdm name="input_ftmap_load"/></StgValue>
</operation>

<operation id="287" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="64">
<![CDATA[
for.inc61:171 %bitcast_ln488_3 = bitcast i64 %x_assign_19_1

]]></Node>
<StgValue><ssdm name="bitcast_ln488_3"/></StgValue>
</operation>

<operation id="288" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.inc61:172 %tmp_45 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln488_3, i32 63

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="289" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc61:173 %xs_exp_3_s = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln488_3, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="xs_exp_3_s"/></StgValue>
</operation>

<operation id="290" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="52" op_0_bw="64">
<![CDATA[
for.inc61:174 %trunc_ln534_9 = trunc i64 %bitcast_ln488_3

]]></Node>
<StgValue><ssdm name="trunc_ln534_9"/></StgValue>
</operation>

<operation id="291" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="54" op_0_bw="54" op_1_bw="1" op_2_bw="52" op_3_bw="1">
<![CDATA[
for.inc61:175 %zext_ln515_13_cast = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %trunc_ln534_9, i1 0

]]></Node>
<StgValue><ssdm name="zext_ln515_13_cast"/></StgValue>
</operation>

<operation id="292" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="137" op_0_bw="54">
<![CDATA[
for.inc61:176 %zext_ln515_13 = zext i54 %zext_ln515_13_cast

]]></Node>
<StgValue><ssdm name="zext_ln515_13"/></StgValue>
</operation>

<operation id="293" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="12" op_0_bw="11">
<![CDATA[
for.inc61:177 %zext_ln515_14 = zext i11 %xs_exp_3_s

]]></Node>
<StgValue><ssdm name="zext_ln515_14"/></StgValue>
</operation>

<operation id="294" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc61:178 %add_ln515_7 = add i12 %zext_ln515_14, i12 3073

]]></Node>
<StgValue><ssdm name="add_ln515_7"/></StgValue>
</operation>

<operation id="295" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
for.inc61:179 %tmp_46 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln515_7, i32 11

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="296" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc61:180 %sub_ln18_7 = sub i11 1023, i11 %xs_exp_3_s

]]></Node>
<StgValue><ssdm name="sub_ln18_7"/></StgValue>
</operation>

<operation id="297" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="12" op_0_bw="11">
<![CDATA[
for.inc61:181 %sext_ln18_15 = sext i11 %sub_ln18_7

]]></Node>
<StgValue><ssdm name="sext_ln18_15"/></StgValue>
</operation>

<operation id="298" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc61:182 %select_ln18_15 = select i1 %tmp_46, i12 %sext_ln18_15, i12 %add_ln515_7

]]></Node>
<StgValue><ssdm name="select_ln18_15"/></StgValue>
</operation>

<operation id="299" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="12">
<![CDATA[
for.inc61:183 %sext_ln18_16 = sext i12 %select_ln18_15

]]></Node>
<StgValue><ssdm name="sext_ln18_16"/></StgValue>
</operation>

<operation id="300" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="137" op_0_bw="32">
<![CDATA[
for.inc61:184 %zext_ln18_7 = zext i32 %sext_ln18_16

]]></Node>
<StgValue><ssdm name="zext_ln18_7"/></StgValue>
</operation>

<operation id="301" st_id="11" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="137" op_0_bw="137" op_1_bw="137">
<![CDATA[
for.inc61:185 %lshr_ln18_7 = lshr i137 %zext_ln515_13, i137 %zext_ln18_7

]]></Node>
<StgValue><ssdm name="lshr_ln18_7"/></StgValue>
</operation>

<operation id="302" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="1" op_1_bw="137" op_2_bw="32">
<![CDATA[
for.inc61:187 %tmp_47 = bitselect i1 @_ssdm_op_BitSelect.i1.i137.i32, i137 %lshr_ln18_7, i32 53

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="303" st_id="11" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc61:248 %x_assign_19_3 = call i64 @generic_fmin<double>, i64 %p_x_assign_5_3

]]></Node>
<StgValue><ssdm name="x_assign_19_3"/></StgValue>
</operation>

<operation id="304" st_id="11" stage="2" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="64" op_0_bw="32">
<![CDATA[
for.inc61:321 %x_assign_15_5 = sitodp i32 %zext_ln1432_3

]]></Node>
<StgValue><ssdm name="x_assign_15_5"/></StgValue>
</operation>

<operation id="305" st_id="11" stage="3" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="64" op_0_bw="32">
<![CDATA[
for.inc61:360 %x_assign_15_6 = sitodp i32 %zext_ln1432_4

]]></Node>
<StgValue><ssdm name="x_assign_15_6"/></StgValue>
</operation>

<operation id="306" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc61:397 %add_ln1432_11 = add i9 %zext_ln1432, i9 3

]]></Node>
<StgValue><ssdm name="add_ln1432_11"/></StgValue>
</operation>

<operation id="307" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="9">
<![CDATA[
for.inc61:398 %zext_ln1432_5 = zext i9 %add_ln1432_11

]]></Node>
<StgValue><ssdm name="zext_ln1432_5"/></StgValue>
</operation>

<operation id="308" st_id="11" stage="4" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="64" op_0_bw="32">
<![CDATA[
for.inc61:399 %x_assign_15_7 = sitodp i32 %zext_ln1432_5

]]></Node>
<StgValue><ssdm name="x_assign_15_7"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="309" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32">
<![CDATA[
for.inc61:155 %bitcast_ln42 = bitcast i32 %conv1_weights_load

]]></Node>
<StgValue><ssdm name="bitcast_ln42"/></StgValue>
</operation>

<operation id="310" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32">
<![CDATA[
for.inc61:163 %bitcast_ln42_1 = bitcast i32 %input_ftmap_load

]]></Node>
<StgValue><ssdm name="bitcast_ln42_1"/></StgValue>
</operation>

<operation id="311" st_id="12" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:164 %mul = fmul i32 %bitcast_ln42, i32 %bitcast_ln42_1

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="312" st_id="12" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
<literal name="tmp_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="137" op_0_bw="137" op_1_bw="137">
<![CDATA[
for.inc61:186 %shl_ln18_7 = shl i137 %zext_ln515_13, i137 %zext_ln18_7

]]></Node>
<StgValue><ssdm name="shl_ln18_7"/></StgValue>
</operation>

<operation id="313" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
<literal name="tmp_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="8" op_0_bw="1">
<![CDATA[
for.inc61:188 %zext_ln21_7 = zext i1 %tmp_47

]]></Node>
<StgValue><ssdm name="zext_ln21_7"/></StgValue>
</operation>

<operation id="314" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
<literal name="tmp_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="8" op_0_bw="8" op_1_bw="137" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc61:189 %tmp_17 = partselect i8 @_ssdm_op_PartSelect.i8.i137.i32.i32, i137 %shl_ln18_7, i32 53, i32 60

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="315" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc61:190 %select_ln18_22 = select i1 %tmp_46, i8 %zext_ln21_7, i8 %tmp_17

]]></Node>
<StgValue><ssdm name="select_ln18_22"/></StgValue>
</operation>

<operation id="316" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
<literal name="tmp_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc61:191 %sub_ln59_5 = sub i8 0, i8 %select_ln18_22

]]></Node>
<StgValue><ssdm name="sub_ln59_5"/></StgValue>
</operation>

<operation id="317" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc61:192 %select_ln59_5 = select i1 %tmp_45, i8 %sub_ln59_5, i8 %select_ln18_22

]]></Node>
<StgValue><ssdm name="select_ln59_5"/></StgValue>
</operation>

<operation id="318" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="16" op_0_bw="8">
<![CDATA[
for.inc61:195 %zext_ln42_13 = zext i8 %select_ln59_5

]]></Node>
<StgValue><ssdm name="zext_ln42_13"/></StgValue>
</operation>

<operation id="319" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc61:196 %tmp_18 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln59_5, i8 0

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="320" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc61:197 %sub_ln42_1 = sub i16 %tmp_18, i16 %zext_ln42_13

]]></Node>
<StgValue><ssdm name="sub_ln42_1"/></StgValue>
</operation>

<operation id="321" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc61:198 %add_ln42_18 = add i16 %sub_ln42_1, i16 %result

]]></Node>
<StgValue><ssdm name="add_ln42_18"/></StgValue>
</operation>

<operation id="322" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="16">
<![CDATA[
for.inc61:199 %zext_ln42_14 = zext i16 %add_ln42_18

]]></Node>
<StgValue><ssdm name="zext_ln42_14"/></StgValue>
</operation>

<operation id="323" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:200 %input_ftmap_addr_1 = getelementptr i32 %input_ftmap, i64 0, i64 %zext_ln42_14

]]></Node>
<StgValue><ssdm name="input_ftmap_addr_1"/></StgValue>
</operation>

<operation id="324" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="16">
<![CDATA[
for.inc61:201 %input_ftmap_load_1 = load i16 %input_ftmap_addr_1

]]></Node>
<StgValue><ssdm name="input_ftmap_load_1"/></StgValue>
</operation>

<operation id="325" st_id="12" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc61:283 %p_x_assign_5_4 = call i64 @generic_fmax<double>, i64 %select_ln16_2

]]></Node>
<StgValue><ssdm name="p_x_assign_5_4"/></StgValue>
</operation>

<operation id="326" st_id="12" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc61:284 %x_assign_19_4 = call i64 @generic_fmin<double>, i64 %p_x_assign_5_4

]]></Node>
<StgValue><ssdm name="x_assign_19_4"/></StgValue>
</operation>

<operation id="327" st_id="12" stage="1" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="64" op_0_bw="32">
<![CDATA[
for.inc61:321 %x_assign_15_5 = sitodp i32 %zext_ln1432_3

]]></Node>
<StgValue><ssdm name="x_assign_15_5"/></StgValue>
</operation>

<operation id="328" st_id="12" stage="2" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="64" op_0_bw="32">
<![CDATA[
for.inc61:360 %x_assign_15_6 = sitodp i32 %zext_ln1432_4

]]></Node>
<StgValue><ssdm name="x_assign_15_6"/></StgValue>
</operation>

<operation id="329" st_id="12" stage="3" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="64" op_0_bw="32">
<![CDATA[
for.inc61:399 %x_assign_15_7 = sitodp i32 %zext_ln1432_5

]]></Node>
<StgValue><ssdm name="x_assign_15_7"/></StgValue>
</operation>

<operation id="330" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc61:436 %add_ln1432_12 = add i9 %zext_ln1432, i9 4

]]></Node>
<StgValue><ssdm name="add_ln1432_12"/></StgValue>
</operation>

<operation id="331" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="9">
<![CDATA[
for.inc61:437 %zext_ln1432_6 = zext i9 %add_ln1432_12

]]></Node>
<StgValue><ssdm name="zext_ln1432_6"/></StgValue>
</operation>

<operation id="332" st_id="12" stage="4" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="64" op_0_bw="32">
<![CDATA[
for.inc61:438 %x_assign_15_8 = sitodp i32 %zext_ln1432_6

]]></Node>
<StgValue><ssdm name="x_assign_15_8"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="333" st_id="13" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:164 %mul = fmul i32 %bitcast_ln42, i32 %bitcast_ln42_1

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="334" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="16">
<![CDATA[
for.inc61:201 %input_ftmap_load_1 = load i16 %input_ftmap_addr_1

]]></Node>
<StgValue><ssdm name="input_ftmap_load_1"/></StgValue>
</operation>

<operation id="335" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="64" op_0_bw="64">
<![CDATA[
for.inc61:210 %bitcast_ln488_4 = bitcast i64 %x_assign_19_2

]]></Node>
<StgValue><ssdm name="bitcast_ln488_4"/></StgValue>
</operation>

<operation id="336" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.inc61:211 %tmp_48 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln488_4, i32 63

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="337" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc61:212 %xs_exp_3_1 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln488_4, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="xs_exp_3_1"/></StgValue>
</operation>

<operation id="338" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="52" op_0_bw="64">
<![CDATA[
for.inc61:213 %trunc_ln534_10 = trunc i64 %bitcast_ln488_4

]]></Node>
<StgValue><ssdm name="trunc_ln534_10"/></StgValue>
</operation>

<operation id="339" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="54" op_0_bw="54" op_1_bw="1" op_2_bw="52" op_3_bw="1">
<![CDATA[
for.inc61:214 %zext_ln515_15_cast = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %trunc_ln534_10, i1 0

]]></Node>
<StgValue><ssdm name="zext_ln515_15_cast"/></StgValue>
</operation>

<operation id="340" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="137" op_0_bw="54">
<![CDATA[
for.inc61:215 %zext_ln515_15 = zext i54 %zext_ln515_15_cast

]]></Node>
<StgValue><ssdm name="zext_ln515_15"/></StgValue>
</operation>

<operation id="341" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="12" op_0_bw="11">
<![CDATA[
for.inc61:216 %zext_ln515_16 = zext i11 %xs_exp_3_1

]]></Node>
<StgValue><ssdm name="zext_ln515_16"/></StgValue>
</operation>

<operation id="342" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc61:217 %add_ln515_8 = add i12 %zext_ln515_16, i12 3073

]]></Node>
<StgValue><ssdm name="add_ln515_8"/></StgValue>
</operation>

<operation id="343" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
for.inc61:218 %tmp_49 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln515_8, i32 11

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="344" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc61:219 %sub_ln18_8 = sub i11 1023, i11 %xs_exp_3_1

]]></Node>
<StgValue><ssdm name="sub_ln18_8"/></StgValue>
</operation>

<operation id="345" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="12" op_0_bw="11">
<![CDATA[
for.inc61:220 %sext_ln18_17 = sext i11 %sub_ln18_8

]]></Node>
<StgValue><ssdm name="sext_ln18_17"/></StgValue>
</operation>

<operation id="346" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc61:221 %select_ln18_17 = select i1 %tmp_49, i12 %sext_ln18_17, i12 %add_ln515_8

]]></Node>
<StgValue><ssdm name="select_ln18_17"/></StgValue>
</operation>

<operation id="347" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="12">
<![CDATA[
for.inc61:222 %sext_ln18_18 = sext i12 %select_ln18_17

]]></Node>
<StgValue><ssdm name="sext_ln18_18"/></StgValue>
</operation>

<operation id="348" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="137" op_0_bw="32">
<![CDATA[
for.inc61:223 %zext_ln18_8 = zext i32 %sext_ln18_18

]]></Node>
<StgValue><ssdm name="zext_ln18_8"/></StgValue>
</operation>

<operation id="349" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="137" op_0_bw="137" op_1_bw="137">
<![CDATA[
for.inc61:224 %lshr_ln18_8 = lshr i137 %zext_ln515_15, i137 %zext_ln18_8

]]></Node>
<StgValue><ssdm name="lshr_ln18_8"/></StgValue>
</operation>

<operation id="350" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="1" op_1_bw="137" op_2_bw="32">
<![CDATA[
for.inc61:226 %tmp_50 = bitselect i1 @_ssdm_op_BitSelect.i1.i137.i32, i137 %lshr_ln18_8, i32 53

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="351" st_id="13" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc61:322 %p_x_assign_5_5 = call i64 @generic_fmax<double>, i64 %x_assign_15_5

]]></Node>
<StgValue><ssdm name="p_x_assign_5_5"/></StgValue>
</operation>

<operation id="352" st_id="13" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc61:323 %x_assign_19_5 = call i64 @generic_fmin<double>, i64 %p_x_assign_5_5

]]></Node>
<StgValue><ssdm name="x_assign_19_5"/></StgValue>
</operation>

<operation id="353" st_id="13" stage="1" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="64" op_0_bw="32">
<![CDATA[
for.inc61:360 %x_assign_15_6 = sitodp i32 %zext_ln1432_4

]]></Node>
<StgValue><ssdm name="x_assign_15_6"/></StgValue>
</operation>

<operation id="354" st_id="13" stage="2" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="64" op_0_bw="32">
<![CDATA[
for.inc61:399 %x_assign_15_7 = sitodp i32 %zext_ln1432_5

]]></Node>
<StgValue><ssdm name="x_assign_15_7"/></StgValue>
</operation>

<operation id="355" st_id="13" stage="3" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="64" op_0_bw="32">
<![CDATA[
for.inc61:438 %x_assign_15_8 = sitodp i32 %zext_ln1432_6

]]></Node>
<StgValue><ssdm name="x_assign_15_8"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="356" st_id="14" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:164 %mul = fmul i32 %bitcast_ln42, i32 %bitcast_ln42_1

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="357" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32">
<![CDATA[
for.inc61:194 %bitcast_ln42_9 = bitcast i32 %conv1_weights_load_1

]]></Node>
<StgValue><ssdm name="bitcast_ln42_9"/></StgValue>
</operation>

<operation id="358" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32">
<![CDATA[
for.inc61:202 %bitcast_ln42_10 = bitcast i32 %input_ftmap_load_1

]]></Node>
<StgValue><ssdm name="bitcast_ln42_10"/></StgValue>
</operation>

<operation id="359" st_id="14" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:203 %mul_1 = fmul i32 %bitcast_ln42_9, i32 %bitcast_ln42_10

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="360" st_id="14" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
<literal name="tmp_49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="137" op_0_bw="137" op_1_bw="137">
<![CDATA[
for.inc61:225 %shl_ln18_8 = shl i137 %zext_ln515_15, i137 %zext_ln18_8

]]></Node>
<StgValue><ssdm name="shl_ln18_8"/></StgValue>
</operation>

<operation id="361" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
<literal name="tmp_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="8" op_0_bw="1">
<![CDATA[
for.inc61:227 %zext_ln21_8 = zext i1 %tmp_50

]]></Node>
<StgValue><ssdm name="zext_ln21_8"/></StgValue>
</operation>

<operation id="362" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
<literal name="tmp_49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="8" op_0_bw="8" op_1_bw="137" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc61:228 %tmp_19 = partselect i8 @_ssdm_op_PartSelect.i8.i137.i32.i32, i137 %shl_ln18_8, i32 53, i32 60

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="363" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc61:229 %select_ln18_24 = select i1 %tmp_49, i8 %zext_ln21_8, i8 %tmp_19

]]></Node>
<StgValue><ssdm name="select_ln18_24"/></StgValue>
</operation>

<operation id="364" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
<literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc61:230 %sub_ln59_6 = sub i8 0, i8 %select_ln18_24

]]></Node>
<StgValue><ssdm name="sub_ln59_6"/></StgValue>
</operation>

<operation id="365" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc61:231 %select_ln59_6 = select i1 %tmp_48, i8 %sub_ln59_6, i8 %select_ln18_24

]]></Node>
<StgValue><ssdm name="select_ln59_6"/></StgValue>
</operation>

<operation id="366" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="16" op_0_bw="8">
<![CDATA[
for.inc61:234 %zext_ln42_15 = zext i8 %select_ln59_6

]]></Node>
<StgValue><ssdm name="zext_ln42_15"/></StgValue>
</operation>

<operation id="367" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc61:235 %tmp_20 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln59_6, i8 0

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="368" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc61:236 %sub_ln42_2 = sub i16 %tmp_20, i16 %zext_ln42_15

]]></Node>
<StgValue><ssdm name="sub_ln42_2"/></StgValue>
</operation>

<operation id="369" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc61:237 %add_ln42_19 = add i16 %sub_ln42_2, i16 %result

]]></Node>
<StgValue><ssdm name="add_ln42_19"/></StgValue>
</operation>

<operation id="370" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="16">
<![CDATA[
for.inc61:238 %zext_ln42_16 = zext i16 %add_ln42_19

]]></Node>
<StgValue><ssdm name="zext_ln42_16"/></StgValue>
</operation>

<operation id="371" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:239 %input_ftmap_addr_2 = getelementptr i32 %input_ftmap, i64 0, i64 %zext_ln42_16

]]></Node>
<StgValue><ssdm name="input_ftmap_addr_2"/></StgValue>
</operation>

<operation id="372" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="16">
<![CDATA[
for.inc61:240 %input_ftmap_load_2 = load i16 %input_ftmap_addr_2

]]></Node>
<StgValue><ssdm name="input_ftmap_load_2"/></StgValue>
</operation>

<operation id="373" st_id="14" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc61:361 %p_x_assign_5_6 = call i64 @generic_fmax<double>, i64 %x_assign_15_6

]]></Node>
<StgValue><ssdm name="p_x_assign_5_6"/></StgValue>
</operation>

<operation id="374" st_id="14" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc61:362 %x_assign_19_6 = call i64 @generic_fmin<double>, i64 %p_x_assign_5_6

]]></Node>
<StgValue><ssdm name="x_assign_19_6"/></StgValue>
</operation>

<operation id="375" st_id="14" stage="1" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="64" op_0_bw="32">
<![CDATA[
for.inc61:399 %x_assign_15_7 = sitodp i32 %zext_ln1432_5

]]></Node>
<StgValue><ssdm name="x_assign_15_7"/></StgValue>
</operation>

<operation id="376" st_id="14" stage="2" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="64" op_0_bw="32">
<![CDATA[
for.inc61:438 %x_assign_15_8 = sitodp i32 %zext_ln1432_6

]]></Node>
<StgValue><ssdm name="x_assign_15_8"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="377" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
<literal name="or_ln18_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc61:0 %convolution_load = load i32 %convolution

]]></Node>
<StgValue><ssdm name="convolution_load"/></StgValue>
</operation>

<operation id="378" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc61:60 %select_ln18_14 = select i1 %or_ln18_15, i32 0, i32 %convolution_load

]]></Node>
<StgValue><ssdm name="select_ln18_14"/></StgValue>
</operation>

<operation id="379" st_id="15" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:165 %convolution2 = fadd i32 %select_ln18_14, i32 %mul

]]></Node>
<StgValue><ssdm name="convolution2"/></StgValue>
</operation>

<operation id="380" st_id="15" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:203 %mul_1 = fmul i32 %bitcast_ln42_9, i32 %bitcast_ln42_10

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="381" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="16">
<![CDATA[
for.inc61:240 %input_ftmap_load_2 = load i16 %input_ftmap_addr_2

]]></Node>
<StgValue><ssdm name="input_ftmap_load_2"/></StgValue>
</operation>

<operation id="382" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="64" op_0_bw="64">
<![CDATA[
for.inc61:249 %bitcast_ln488_5 = bitcast i64 %x_assign_19_3

]]></Node>
<StgValue><ssdm name="bitcast_ln488_5"/></StgValue>
</operation>

<operation id="383" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.inc61:250 %tmp_51 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln488_5, i32 63

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="384" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc61:251 %xs_exp_3_2 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln488_5, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="xs_exp_3_2"/></StgValue>
</operation>

<operation id="385" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="52" op_0_bw="64">
<![CDATA[
for.inc61:252 %trunc_ln534_11 = trunc i64 %bitcast_ln488_5

]]></Node>
<StgValue><ssdm name="trunc_ln534_11"/></StgValue>
</operation>

<operation id="386" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="54" op_0_bw="54" op_1_bw="1" op_2_bw="52" op_3_bw="1">
<![CDATA[
for.inc61:253 %zext_ln515_17_cast = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %trunc_ln534_11, i1 0

]]></Node>
<StgValue><ssdm name="zext_ln515_17_cast"/></StgValue>
</operation>

<operation id="387" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="137" op_0_bw="54">
<![CDATA[
for.inc61:254 %zext_ln515_17 = zext i54 %zext_ln515_17_cast

]]></Node>
<StgValue><ssdm name="zext_ln515_17"/></StgValue>
</operation>

<operation id="388" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="12" op_0_bw="11">
<![CDATA[
for.inc61:255 %zext_ln515_18 = zext i11 %xs_exp_3_2

]]></Node>
<StgValue><ssdm name="zext_ln515_18"/></StgValue>
</operation>

<operation id="389" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc61:256 %add_ln515_9 = add i12 %zext_ln515_18, i12 3073

]]></Node>
<StgValue><ssdm name="add_ln515_9"/></StgValue>
</operation>

<operation id="390" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
for.inc61:257 %tmp_52 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln515_9, i32 11

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="391" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc61:258 %sub_ln18_9 = sub i11 1023, i11 %xs_exp_3_2

]]></Node>
<StgValue><ssdm name="sub_ln18_9"/></StgValue>
</operation>

<operation id="392" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="12" op_0_bw="11">
<![CDATA[
for.inc61:259 %sext_ln18_19 = sext i11 %sub_ln18_9

]]></Node>
<StgValue><ssdm name="sext_ln18_19"/></StgValue>
</operation>

<operation id="393" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc61:260 %select_ln18_19 = select i1 %tmp_52, i12 %sext_ln18_19, i12 %add_ln515_9

]]></Node>
<StgValue><ssdm name="select_ln18_19"/></StgValue>
</operation>

<operation id="394" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="12">
<![CDATA[
for.inc61:261 %sext_ln18_20 = sext i12 %select_ln18_19

]]></Node>
<StgValue><ssdm name="sext_ln18_20"/></StgValue>
</operation>

<operation id="395" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="137" op_0_bw="32">
<![CDATA[
for.inc61:262 %zext_ln18_9 = zext i32 %sext_ln18_20

]]></Node>
<StgValue><ssdm name="zext_ln18_9"/></StgValue>
</operation>

<operation id="396" st_id="15" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="137" op_0_bw="137" op_1_bw="137">
<![CDATA[
for.inc61:263 %lshr_ln18_9 = lshr i137 %zext_ln515_17, i137 %zext_ln18_9

]]></Node>
<StgValue><ssdm name="lshr_ln18_9"/></StgValue>
</operation>

<operation id="397" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="1" op_1_bw="137" op_2_bw="32">
<![CDATA[
for.inc61:265 %tmp_53 = bitselect i1 @_ssdm_op_BitSelect.i1.i137.i32, i137 %lshr_ln18_9, i32 53

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="398" st_id="15" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc61:400 %p_x_assign_5_7 = call i64 @generic_fmax<double>, i64 %x_assign_15_7

]]></Node>
<StgValue><ssdm name="p_x_assign_5_7"/></StgValue>
</operation>

<operation id="399" st_id="15" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc61:401 %x_assign_19_7 = call i64 @generic_fmin<double>, i64 %p_x_assign_5_7

]]></Node>
<StgValue><ssdm name="x_assign_19_7"/></StgValue>
</operation>

<operation id="400" st_id="15" stage="1" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="64" op_0_bw="32">
<![CDATA[
for.inc61:438 %x_assign_15_8 = sitodp i32 %zext_ln1432_6

]]></Node>
<StgValue><ssdm name="x_assign_15_8"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="401" st_id="16" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:165 %convolution2 = fadd i32 %select_ln18_14, i32 %mul

]]></Node>
<StgValue><ssdm name="convolution2"/></StgValue>
</operation>

<operation id="402" st_id="16" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:203 %mul_1 = fmul i32 %bitcast_ln42_9, i32 %bitcast_ln42_10

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="403" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32">
<![CDATA[
for.inc61:233 %bitcast_ln42_2 = bitcast i32 %conv1_weights_load_2

]]></Node>
<StgValue><ssdm name="bitcast_ln42_2"/></StgValue>
</operation>

<operation id="404" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32">
<![CDATA[
for.inc61:241 %bitcast_ln42_11 = bitcast i32 %input_ftmap_load_2

]]></Node>
<StgValue><ssdm name="bitcast_ln42_11"/></StgValue>
</operation>

<operation id="405" st_id="16" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:242 %mul_2 = fmul i32 %bitcast_ln42_2, i32 %bitcast_ln42_11

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>

<operation id="406" st_id="16" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
<literal name="tmp_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="137" op_0_bw="137" op_1_bw="137">
<![CDATA[
for.inc61:264 %shl_ln18_9 = shl i137 %zext_ln515_17, i137 %zext_ln18_9

]]></Node>
<StgValue><ssdm name="shl_ln18_9"/></StgValue>
</operation>

<operation id="407" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
<literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="8" op_0_bw="1">
<![CDATA[
for.inc61:266 %zext_ln21_9 = zext i1 %tmp_53

]]></Node>
<StgValue><ssdm name="zext_ln21_9"/></StgValue>
</operation>

<operation id="408" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
<literal name="tmp_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="8" op_0_bw="8" op_1_bw="137" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc61:267 %tmp_21 = partselect i8 @_ssdm_op_PartSelect.i8.i137.i32.i32, i137 %shl_ln18_9, i32 53, i32 60

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="409" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc61:268 %select_ln18_26 = select i1 %tmp_52, i8 %zext_ln21_9, i8 %tmp_21

]]></Node>
<StgValue><ssdm name="select_ln18_26"/></StgValue>
</operation>

<operation id="410" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
<literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc61:269 %sub_ln59_7 = sub i8 0, i8 %select_ln18_26

]]></Node>
<StgValue><ssdm name="sub_ln59_7"/></StgValue>
</operation>

<operation id="411" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc61:270 %select_ln59_7 = select i1 %tmp_51, i8 %sub_ln59_7, i8 %select_ln18_26

]]></Node>
<StgValue><ssdm name="select_ln59_7"/></StgValue>
</operation>

<operation id="412" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="16" op_0_bw="8">
<![CDATA[
for.inc61:273 %zext_ln42_17 = zext i8 %select_ln59_7

]]></Node>
<StgValue><ssdm name="zext_ln42_17"/></StgValue>
</operation>

<operation id="413" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc61:274 %tmp_22 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln59_7, i8 0

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="414" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc61:275 %sub_ln42_3 = sub i16 %tmp_22, i16 %zext_ln42_17

]]></Node>
<StgValue><ssdm name="sub_ln42_3"/></StgValue>
</operation>

<operation id="415" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc61:276 %add_ln42_20 = add i16 %sub_ln42_3, i16 %result

]]></Node>
<StgValue><ssdm name="add_ln42_20"/></StgValue>
</operation>

<operation id="416" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="64" op_0_bw="16">
<![CDATA[
for.inc61:277 %zext_ln42_18 = zext i16 %add_ln42_20

]]></Node>
<StgValue><ssdm name="zext_ln42_18"/></StgValue>
</operation>

<operation id="417" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:278 %input_ftmap_addr_3 = getelementptr i32 %input_ftmap, i64 0, i64 %zext_ln42_18

]]></Node>
<StgValue><ssdm name="input_ftmap_addr_3"/></StgValue>
</operation>

<operation id="418" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="16">
<![CDATA[
for.inc61:279 %input_ftmap_load_3 = load i16 %input_ftmap_addr_3

]]></Node>
<StgValue><ssdm name="input_ftmap_load_3"/></StgValue>
</operation>

<operation id="419" st_id="16" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc61:439 %p_x_assign_5_8 = call i64 @generic_fmax<double>, i64 %x_assign_15_8

]]></Node>
<StgValue><ssdm name="p_x_assign_5_8"/></StgValue>
</operation>

<operation id="420" st_id="16" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc61:440 %x_assign_19_8 = call i64 @generic_fmin<double>, i64 %p_x_assign_5_8

]]></Node>
<StgValue><ssdm name="x_assign_19_8"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="421" st_id="17" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:165 %convolution2 = fadd i32 %select_ln18_14, i32 %mul

]]></Node>
<StgValue><ssdm name="convolution2"/></StgValue>
</operation>

<operation id="422" st_id="17" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:242 %mul_2 = fmul i32 %bitcast_ln42_2, i32 %bitcast_ln42_11

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>

<operation id="423" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="16">
<![CDATA[
for.inc61:279 %input_ftmap_load_3 = load i16 %input_ftmap_addr_3

]]></Node>
<StgValue><ssdm name="input_ftmap_load_3"/></StgValue>
</operation>

<operation id="424" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="64" op_0_bw="64">
<![CDATA[
for.inc61:285 %bitcast_ln488_6 = bitcast i64 %x_assign_19_4

]]></Node>
<StgValue><ssdm name="bitcast_ln488_6"/></StgValue>
</operation>

<operation id="425" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.inc61:286 %tmp_54 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln488_6, i32 63

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="426" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc61:287 %xs_exp_3_3 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln488_6, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="xs_exp_3_3"/></StgValue>
</operation>

<operation id="427" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="52" op_0_bw="64">
<![CDATA[
for.inc61:288 %trunc_ln534_12 = trunc i64 %bitcast_ln488_6

]]></Node>
<StgValue><ssdm name="trunc_ln534_12"/></StgValue>
</operation>

<operation id="428" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="54" op_0_bw="54" op_1_bw="1" op_2_bw="52" op_3_bw="1">
<![CDATA[
for.inc61:289 %zext_ln515_19_cast = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %trunc_ln534_12, i1 0

]]></Node>
<StgValue><ssdm name="zext_ln515_19_cast"/></StgValue>
</operation>

<operation id="429" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="137" op_0_bw="54">
<![CDATA[
for.inc61:290 %zext_ln515_19 = zext i54 %zext_ln515_19_cast

]]></Node>
<StgValue><ssdm name="zext_ln515_19"/></StgValue>
</operation>

<operation id="430" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="12" op_0_bw="11">
<![CDATA[
for.inc61:291 %zext_ln515_20 = zext i11 %xs_exp_3_3

]]></Node>
<StgValue><ssdm name="zext_ln515_20"/></StgValue>
</operation>

<operation id="431" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc61:292 %add_ln515_10 = add i12 %zext_ln515_20, i12 3073

]]></Node>
<StgValue><ssdm name="add_ln515_10"/></StgValue>
</operation>

<operation id="432" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
for.inc61:293 %tmp_55 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln515_10, i32 11

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="433" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc61:294 %sub_ln18_10 = sub i11 1023, i11 %xs_exp_3_3

]]></Node>
<StgValue><ssdm name="sub_ln18_10"/></StgValue>
</operation>

<operation id="434" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="12" op_0_bw="11">
<![CDATA[
for.inc61:295 %sext_ln18_21 = sext i11 %sub_ln18_10

]]></Node>
<StgValue><ssdm name="sext_ln18_21"/></StgValue>
</operation>

<operation id="435" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc61:296 %select_ln18_21 = select i1 %tmp_55, i12 %sext_ln18_21, i12 %add_ln515_10

]]></Node>
<StgValue><ssdm name="select_ln18_21"/></StgValue>
</operation>

<operation id="436" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="12">
<![CDATA[
for.inc61:297 %sext_ln18_22 = sext i12 %select_ln18_21

]]></Node>
<StgValue><ssdm name="sext_ln18_22"/></StgValue>
</operation>

<operation id="437" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="137" op_0_bw="32">
<![CDATA[
for.inc61:298 %zext_ln18_10 = zext i32 %sext_ln18_22

]]></Node>
<StgValue><ssdm name="zext_ln18_10"/></StgValue>
</operation>

<operation id="438" st_id="17" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="137" op_0_bw="137" op_1_bw="137">
<![CDATA[
for.inc61:299 %lshr_ln18_10 = lshr i137 %zext_ln515_19, i137 %zext_ln18_10

]]></Node>
<StgValue><ssdm name="lshr_ln18_10"/></StgValue>
</operation>

<operation id="439" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="1" op_1_bw="137" op_2_bw="32">
<![CDATA[
for.inc61:301 %tmp_56 = bitselect i1 @_ssdm_op_BitSelect.i1.i137.i32, i137 %lshr_ln18_10, i32 53

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="440" st_id="18" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:165 %convolution2 = fadd i32 %select_ln18_14, i32 %mul

]]></Node>
<StgValue><ssdm name="convolution2"/></StgValue>
</operation>

<operation id="441" st_id="18" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:242 %mul_2 = fmul i32 %bitcast_ln42_2, i32 %bitcast_ln42_11

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>

<operation id="442" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="32">
<![CDATA[
for.inc61:272 %bitcast_ln42_3 = bitcast i32 %conv1_weights_load_3

]]></Node>
<StgValue><ssdm name="bitcast_ln42_3"/></StgValue>
</operation>

<operation id="443" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32">
<![CDATA[
for.inc61:280 %bitcast_ln42_12 = bitcast i32 %input_ftmap_load_3

]]></Node>
<StgValue><ssdm name="bitcast_ln42_12"/></StgValue>
</operation>

<operation id="444" st_id="18" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:281 %mul_3 = fmul i32 %bitcast_ln42_3, i32 %bitcast_ln42_12

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>

<operation id="445" st_id="18" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
<literal name="tmp_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="137" op_0_bw="137" op_1_bw="137">
<![CDATA[
for.inc61:300 %shl_ln18_10 = shl i137 %zext_ln515_19, i137 %zext_ln18_10

]]></Node>
<StgValue><ssdm name="shl_ln18_10"/></StgValue>
</operation>

<operation id="446" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
<literal name="tmp_55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="8" op_0_bw="1">
<![CDATA[
for.inc61:302 %zext_ln21_10 = zext i1 %tmp_56

]]></Node>
<StgValue><ssdm name="zext_ln21_10"/></StgValue>
</operation>

<operation id="447" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
<literal name="tmp_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="8" op_0_bw="8" op_1_bw="137" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc61:303 %tmp_23 = partselect i8 @_ssdm_op_PartSelect.i8.i137.i32.i32, i137 %shl_ln18_10, i32 53, i32 60

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="448" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc61:304 %select_ln18_28 = select i1 %tmp_55, i8 %zext_ln21_10, i8 %tmp_23

]]></Node>
<StgValue><ssdm name="select_ln18_28"/></StgValue>
</operation>

<operation id="449" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
<literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc61:305 %sub_ln59_8 = sub i8 0, i8 %select_ln18_28

]]></Node>
<StgValue><ssdm name="sub_ln59_8"/></StgValue>
</operation>

<operation id="450" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc61:306 %select_ln59_8 = select i1 %tmp_54, i8 %sub_ln59_8, i8 %select_ln18_28

]]></Node>
<StgValue><ssdm name="select_ln59_8"/></StgValue>
</operation>

<operation id="451" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="16" op_0_bw="8">
<![CDATA[
for.inc61:309 %zext_ln42_19 = zext i8 %select_ln59_8

]]></Node>
<StgValue><ssdm name="zext_ln42_19"/></StgValue>
</operation>

<operation id="452" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc61:310 %tmp_24 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln59_8, i8 0

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="453" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc61:311 %sub_ln42_4 = sub i16 %tmp_24, i16 %zext_ln42_19

]]></Node>
<StgValue><ssdm name="sub_ln42_4"/></StgValue>
</operation>

<operation id="454" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc61:312 %add_ln42_21 = add i16 %sub_ln42_4, i16 %result

]]></Node>
<StgValue><ssdm name="add_ln42_21"/></StgValue>
</operation>

<operation id="455" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="64" op_0_bw="16">
<![CDATA[
for.inc61:313 %zext_ln42_20 = zext i16 %add_ln42_21

]]></Node>
<StgValue><ssdm name="zext_ln42_20"/></StgValue>
</operation>

<operation id="456" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:314 %input_ftmap_addr_4 = getelementptr i32 %input_ftmap, i64 0, i64 %zext_ln42_20

]]></Node>
<StgValue><ssdm name="input_ftmap_addr_4"/></StgValue>
</operation>

<operation id="457" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="16">
<![CDATA[
for.inc61:315 %input_ftmap_load_4 = load i16 %input_ftmap_addr_4

]]></Node>
<StgValue><ssdm name="input_ftmap_load_4"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="458" st_id="19" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:204 %convolution_1 = fadd i32 %convolution2, i32 %mul_1

]]></Node>
<StgValue><ssdm name="convolution_1"/></StgValue>
</operation>

<operation id="459" st_id="19" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:281 %mul_3 = fmul i32 %bitcast_ln42_3, i32 %bitcast_ln42_12

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>

<operation id="460" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="16">
<![CDATA[
for.inc61:315 %input_ftmap_load_4 = load i16 %input_ftmap_addr_4

]]></Node>
<StgValue><ssdm name="input_ftmap_load_4"/></StgValue>
</operation>

<operation id="461" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="64" op_0_bw="64">
<![CDATA[
for.inc61:324 %bitcast_ln488_7 = bitcast i64 %x_assign_19_5

]]></Node>
<StgValue><ssdm name="bitcast_ln488_7"/></StgValue>
</operation>

<operation id="462" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.inc61:325 %tmp_57 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln488_7, i32 63

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="463" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc61:326 %xs_exp_3_4 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln488_7, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="xs_exp_3_4"/></StgValue>
</operation>

<operation id="464" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="52" op_0_bw="64">
<![CDATA[
for.inc61:327 %trunc_ln534_13 = trunc i64 %bitcast_ln488_7

]]></Node>
<StgValue><ssdm name="trunc_ln534_13"/></StgValue>
</operation>

<operation id="465" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="54" op_0_bw="54" op_1_bw="1" op_2_bw="52" op_3_bw="1">
<![CDATA[
for.inc61:328 %zext_ln515_21_cast = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %trunc_ln534_13, i1 0

]]></Node>
<StgValue><ssdm name="zext_ln515_21_cast"/></StgValue>
</operation>

<operation id="466" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="137" op_0_bw="54">
<![CDATA[
for.inc61:329 %zext_ln515_21 = zext i54 %zext_ln515_21_cast

]]></Node>
<StgValue><ssdm name="zext_ln515_21"/></StgValue>
</operation>

<operation id="467" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="12" op_0_bw="11">
<![CDATA[
for.inc61:330 %zext_ln515_22 = zext i11 %xs_exp_3_4

]]></Node>
<StgValue><ssdm name="zext_ln515_22"/></StgValue>
</operation>

<operation id="468" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc61:331 %add_ln515_11 = add i12 %zext_ln515_22, i12 3073

]]></Node>
<StgValue><ssdm name="add_ln515_11"/></StgValue>
</operation>

<operation id="469" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
for.inc61:332 %tmp_58 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln515_11, i32 11

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="470" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc61:333 %sub_ln18_11 = sub i11 1023, i11 %xs_exp_3_4

]]></Node>
<StgValue><ssdm name="sub_ln18_11"/></StgValue>
</operation>

<operation id="471" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="12" op_0_bw="11">
<![CDATA[
for.inc61:334 %sext_ln18_23 = sext i11 %sub_ln18_11

]]></Node>
<StgValue><ssdm name="sext_ln18_23"/></StgValue>
</operation>

<operation id="472" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc61:335 %select_ln18_23 = select i1 %tmp_58, i12 %sext_ln18_23, i12 %add_ln515_11

]]></Node>
<StgValue><ssdm name="select_ln18_23"/></StgValue>
</operation>

<operation id="473" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="12">
<![CDATA[
for.inc61:336 %sext_ln18_24 = sext i12 %select_ln18_23

]]></Node>
<StgValue><ssdm name="sext_ln18_24"/></StgValue>
</operation>

<operation id="474" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="137" op_0_bw="32">
<![CDATA[
for.inc61:337 %zext_ln18_11 = zext i32 %sext_ln18_24

]]></Node>
<StgValue><ssdm name="zext_ln18_11"/></StgValue>
</operation>

<operation id="475" st_id="19" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="137" op_0_bw="137" op_1_bw="137">
<![CDATA[
for.inc61:338 %lshr_ln18_11 = lshr i137 %zext_ln515_21, i137 %zext_ln18_11

]]></Node>
<StgValue><ssdm name="lshr_ln18_11"/></StgValue>
</operation>

<operation id="476" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="1" op_0_bw="1" op_1_bw="137" op_2_bw="32">
<![CDATA[
for.inc61:340 %tmp_59 = bitselect i1 @_ssdm_op_BitSelect.i1.i137.i32, i137 %lshr_ln18_11, i32 53

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="477" st_id="20" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:204 %convolution_1 = fadd i32 %convolution2, i32 %mul_1

]]></Node>
<StgValue><ssdm name="convolution_1"/></StgValue>
</operation>

<operation id="478" st_id="20" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:281 %mul_3 = fmul i32 %bitcast_ln42_3, i32 %bitcast_ln42_12

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>

<operation id="479" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32">
<![CDATA[
for.inc61:308 %bitcast_ln42_4 = bitcast i32 %conv1_weights_load_4

]]></Node>
<StgValue><ssdm name="bitcast_ln42_4"/></StgValue>
</operation>

<operation id="480" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="32">
<![CDATA[
for.inc61:316 %bitcast_ln42_13 = bitcast i32 %input_ftmap_load_4

]]></Node>
<StgValue><ssdm name="bitcast_ln42_13"/></StgValue>
</operation>

<operation id="481" st_id="20" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:317 %mul_4 = fmul i32 %bitcast_ln42_4, i32 %bitcast_ln42_13

]]></Node>
<StgValue><ssdm name="mul_4"/></StgValue>
</operation>

<operation id="482" st_id="20" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
<literal name="tmp_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="137" op_0_bw="137" op_1_bw="137">
<![CDATA[
for.inc61:339 %shl_ln18_11 = shl i137 %zext_ln515_21, i137 %zext_ln18_11

]]></Node>
<StgValue><ssdm name="shl_ln18_11"/></StgValue>
</operation>

<operation id="483" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
<literal name="tmp_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="8" op_0_bw="1">
<![CDATA[
for.inc61:341 %zext_ln21_11 = zext i1 %tmp_59

]]></Node>
<StgValue><ssdm name="zext_ln21_11"/></StgValue>
</operation>

<operation id="484" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
<literal name="tmp_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="8" op_0_bw="8" op_1_bw="137" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc61:342 %tmp_25 = partselect i8 @_ssdm_op_PartSelect.i8.i137.i32.i32, i137 %shl_ln18_11, i32 53, i32 60

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="485" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc61:343 %select_ln18_30 = select i1 %tmp_58, i8 %zext_ln21_11, i8 %tmp_25

]]></Node>
<StgValue><ssdm name="select_ln18_30"/></StgValue>
</operation>

<operation id="486" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
<literal name="tmp_57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc61:344 %sub_ln59_9 = sub i8 0, i8 %select_ln18_30

]]></Node>
<StgValue><ssdm name="sub_ln59_9"/></StgValue>
</operation>

<operation id="487" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc61:345 %select_ln59_9 = select i1 %tmp_57, i8 %sub_ln59_9, i8 %select_ln18_30

]]></Node>
<StgValue><ssdm name="select_ln59_9"/></StgValue>
</operation>

<operation id="488" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="16" op_0_bw="8">
<![CDATA[
for.inc61:348 %zext_ln42_21 = zext i8 %select_ln59_9

]]></Node>
<StgValue><ssdm name="zext_ln42_21"/></StgValue>
</operation>

<operation id="489" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc61:349 %tmp_26 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln59_9, i8 0

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="490" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc61:350 %sub_ln42_5 = sub i16 %tmp_26, i16 %zext_ln42_21

]]></Node>
<StgValue><ssdm name="sub_ln42_5"/></StgValue>
</operation>

<operation id="491" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc61:351 %add_ln42_22 = add i16 %sub_ln42_5, i16 %result

]]></Node>
<StgValue><ssdm name="add_ln42_22"/></StgValue>
</operation>

<operation id="492" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="64" op_0_bw="16">
<![CDATA[
for.inc61:352 %zext_ln42_22 = zext i16 %add_ln42_22

]]></Node>
<StgValue><ssdm name="zext_ln42_22"/></StgValue>
</operation>

<operation id="493" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:353 %input_ftmap_addr_5 = getelementptr i32 %input_ftmap, i64 0, i64 %zext_ln42_22

]]></Node>
<StgValue><ssdm name="input_ftmap_addr_5"/></StgValue>
</operation>

<operation id="494" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="16">
<![CDATA[
for.inc61:354 %input_ftmap_load_5 = load i16 %input_ftmap_addr_5

]]></Node>
<StgValue><ssdm name="input_ftmap_load_5"/></StgValue>
</operation>

<operation id="694" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="0">
<![CDATA[
for.end63:0 %ret_ln51 = ret

]]></Node>
<StgValue><ssdm name="ret_ln51"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="495" st_id="21" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:204 %convolution_1 = fadd i32 %convolution2, i32 %mul_1

]]></Node>
<StgValue><ssdm name="convolution_1"/></StgValue>
</operation>

<operation id="496" st_id="21" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:317 %mul_4 = fmul i32 %bitcast_ln42_4, i32 %bitcast_ln42_13

]]></Node>
<StgValue><ssdm name="mul_4"/></StgValue>
</operation>

<operation id="497" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="16">
<![CDATA[
for.inc61:354 %input_ftmap_load_5 = load i16 %input_ftmap_addr_5

]]></Node>
<StgValue><ssdm name="input_ftmap_load_5"/></StgValue>
</operation>

<operation id="498" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="64" op_0_bw="64">
<![CDATA[
for.inc61:363 %bitcast_ln488_8 = bitcast i64 %x_assign_19_6

]]></Node>
<StgValue><ssdm name="bitcast_ln488_8"/></StgValue>
</operation>

<operation id="499" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.inc61:364 %tmp_60 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln488_8, i32 63

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="500" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc61:365 %xs_exp_3_5 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln488_8, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="xs_exp_3_5"/></StgValue>
</operation>

<operation id="501" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="52" op_0_bw="64">
<![CDATA[
for.inc61:366 %trunc_ln534_14 = trunc i64 %bitcast_ln488_8

]]></Node>
<StgValue><ssdm name="trunc_ln534_14"/></StgValue>
</operation>

<operation id="502" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="54" op_0_bw="54" op_1_bw="1" op_2_bw="52" op_3_bw="1">
<![CDATA[
for.inc61:367 %zext_ln515_23_cast = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %trunc_ln534_14, i1 0

]]></Node>
<StgValue><ssdm name="zext_ln515_23_cast"/></StgValue>
</operation>

<operation id="503" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="137" op_0_bw="54">
<![CDATA[
for.inc61:368 %zext_ln515_23 = zext i54 %zext_ln515_23_cast

]]></Node>
<StgValue><ssdm name="zext_ln515_23"/></StgValue>
</operation>

<operation id="504" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="12" op_0_bw="11">
<![CDATA[
for.inc61:369 %zext_ln515_24 = zext i11 %xs_exp_3_5

]]></Node>
<StgValue><ssdm name="zext_ln515_24"/></StgValue>
</operation>

<operation id="505" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc61:370 %add_ln515_12 = add i12 %zext_ln515_24, i12 3073

]]></Node>
<StgValue><ssdm name="add_ln515_12"/></StgValue>
</operation>

<operation id="506" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
for.inc61:371 %tmp_61 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln515_12, i32 11

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="507" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc61:372 %sub_ln18_12 = sub i11 1023, i11 %xs_exp_3_5

]]></Node>
<StgValue><ssdm name="sub_ln18_12"/></StgValue>
</operation>

<operation id="508" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="12" op_0_bw="11">
<![CDATA[
for.inc61:373 %sext_ln18_25 = sext i11 %sub_ln18_12

]]></Node>
<StgValue><ssdm name="sext_ln18_25"/></StgValue>
</operation>

<operation id="509" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc61:374 %select_ln18_25 = select i1 %tmp_61, i12 %sext_ln18_25, i12 %add_ln515_12

]]></Node>
<StgValue><ssdm name="select_ln18_25"/></StgValue>
</operation>

<operation id="510" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="12">
<![CDATA[
for.inc61:375 %sext_ln18_26 = sext i12 %select_ln18_25

]]></Node>
<StgValue><ssdm name="sext_ln18_26"/></StgValue>
</operation>

<operation id="511" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="137" op_0_bw="32">
<![CDATA[
for.inc61:376 %zext_ln18_12 = zext i32 %sext_ln18_26

]]></Node>
<StgValue><ssdm name="zext_ln18_12"/></StgValue>
</operation>

<operation id="512" st_id="21" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="137" op_0_bw="137" op_1_bw="137">
<![CDATA[
for.inc61:377 %lshr_ln18_12 = lshr i137 %zext_ln515_23, i137 %zext_ln18_12

]]></Node>
<StgValue><ssdm name="lshr_ln18_12"/></StgValue>
</operation>

<operation id="513" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="1" op_0_bw="1" op_1_bw="137" op_2_bw="32">
<![CDATA[
for.inc61:379 %tmp_62 = bitselect i1 @_ssdm_op_BitSelect.i1.i137.i32, i137 %lshr_ln18_12, i32 53

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="514" st_id="22" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:204 %convolution_1 = fadd i32 %convolution2, i32 %mul_1

]]></Node>
<StgValue><ssdm name="convolution_1"/></StgValue>
</operation>

<operation id="515" st_id="22" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:317 %mul_4 = fmul i32 %bitcast_ln42_4, i32 %bitcast_ln42_13

]]></Node>
<StgValue><ssdm name="mul_4"/></StgValue>
</operation>

<operation id="516" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32">
<![CDATA[
for.inc61:347 %bitcast_ln42_5 = bitcast i32 %conv1_weights_load_5

]]></Node>
<StgValue><ssdm name="bitcast_ln42_5"/></StgValue>
</operation>

<operation id="517" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32">
<![CDATA[
for.inc61:355 %bitcast_ln42_14 = bitcast i32 %input_ftmap_load_5

]]></Node>
<StgValue><ssdm name="bitcast_ln42_14"/></StgValue>
</operation>

<operation id="518" st_id="22" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:356 %mul_5 = fmul i32 %bitcast_ln42_5, i32 %bitcast_ln42_14

]]></Node>
<StgValue><ssdm name="mul_5"/></StgValue>
</operation>

<operation id="519" st_id="22" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
<literal name="tmp_61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="137" op_0_bw="137" op_1_bw="137">
<![CDATA[
for.inc61:378 %shl_ln18_12 = shl i137 %zext_ln515_23, i137 %zext_ln18_12

]]></Node>
<StgValue><ssdm name="shl_ln18_12"/></StgValue>
</operation>

<operation id="520" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
<literal name="tmp_61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="8" op_0_bw="1">
<![CDATA[
for.inc61:380 %zext_ln21_12 = zext i1 %tmp_62

]]></Node>
<StgValue><ssdm name="zext_ln21_12"/></StgValue>
</operation>

<operation id="521" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
<literal name="tmp_61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="8" op_0_bw="8" op_1_bw="137" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc61:381 %tmp_27 = partselect i8 @_ssdm_op_PartSelect.i8.i137.i32.i32, i137 %shl_ln18_12, i32 53, i32 60

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="522" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc61:382 %select_ln18_31 = select i1 %tmp_61, i8 %zext_ln21_12, i8 %tmp_27

]]></Node>
<StgValue><ssdm name="select_ln18_31"/></StgValue>
</operation>

<operation id="523" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
<literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc61:383 %sub_ln59_10 = sub i8 0, i8 %select_ln18_31

]]></Node>
<StgValue><ssdm name="sub_ln59_10"/></StgValue>
</operation>

<operation id="524" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc61:384 %select_ln59_10 = select i1 %tmp_60, i8 %sub_ln59_10, i8 %select_ln18_31

]]></Node>
<StgValue><ssdm name="select_ln59_10"/></StgValue>
</operation>

<operation id="525" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="16" op_0_bw="8">
<![CDATA[
for.inc61:387 %zext_ln42_23 = zext i8 %select_ln59_10

]]></Node>
<StgValue><ssdm name="zext_ln42_23"/></StgValue>
</operation>

<operation id="526" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc61:388 %tmp_28 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln59_10, i8 0

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="527" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc61:389 %sub_ln42_6 = sub i16 %tmp_28, i16 %zext_ln42_23

]]></Node>
<StgValue><ssdm name="sub_ln42_6"/></StgValue>
</operation>

<operation id="528" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc61:390 %add_ln42_23 = add i16 %sub_ln42_6, i16 %result

]]></Node>
<StgValue><ssdm name="add_ln42_23"/></StgValue>
</operation>

<operation id="529" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="64" op_0_bw="16">
<![CDATA[
for.inc61:391 %zext_ln42_24 = zext i16 %add_ln42_23

]]></Node>
<StgValue><ssdm name="zext_ln42_24"/></StgValue>
</operation>

<operation id="530" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:392 %input_ftmap_addr_6 = getelementptr i32 %input_ftmap, i64 0, i64 %zext_ln42_24

]]></Node>
<StgValue><ssdm name="input_ftmap_addr_6"/></StgValue>
</operation>

<operation id="531" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="16">
<![CDATA[
for.inc61:393 %input_ftmap_load_6 = load i16 %input_ftmap_addr_6

]]></Node>
<StgValue><ssdm name="input_ftmap_load_6"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="532" st_id="23" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:243 %convolution_2 = fadd i32 %convolution_1, i32 %mul_2

]]></Node>
<StgValue><ssdm name="convolution_2"/></StgValue>
</operation>

<operation id="533" st_id="23" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:356 %mul_5 = fmul i32 %bitcast_ln42_5, i32 %bitcast_ln42_14

]]></Node>
<StgValue><ssdm name="mul_5"/></StgValue>
</operation>

<operation id="534" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="16">
<![CDATA[
for.inc61:393 %input_ftmap_load_6 = load i16 %input_ftmap_addr_6

]]></Node>
<StgValue><ssdm name="input_ftmap_load_6"/></StgValue>
</operation>

<operation id="535" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="64" op_0_bw="64">
<![CDATA[
for.inc61:402 %bitcast_ln488_9 = bitcast i64 %x_assign_19_7

]]></Node>
<StgValue><ssdm name="bitcast_ln488_9"/></StgValue>
</operation>

<operation id="536" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.inc61:403 %tmp_63 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln488_9, i32 63

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="537" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc61:404 %xs_exp_3_6 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln488_9, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="xs_exp_3_6"/></StgValue>
</operation>

<operation id="538" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="52" op_0_bw="64">
<![CDATA[
for.inc61:405 %trunc_ln534_15 = trunc i64 %bitcast_ln488_9

]]></Node>
<StgValue><ssdm name="trunc_ln534_15"/></StgValue>
</operation>

<operation id="539" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="54" op_0_bw="54" op_1_bw="1" op_2_bw="52" op_3_bw="1">
<![CDATA[
for.inc61:406 %zext_ln515_25_cast = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %trunc_ln534_15, i1 0

]]></Node>
<StgValue><ssdm name="zext_ln515_25_cast"/></StgValue>
</operation>

<operation id="540" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="137" op_0_bw="54">
<![CDATA[
for.inc61:407 %zext_ln515_25 = zext i54 %zext_ln515_25_cast

]]></Node>
<StgValue><ssdm name="zext_ln515_25"/></StgValue>
</operation>

<operation id="541" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="12" op_0_bw="11">
<![CDATA[
for.inc61:408 %zext_ln515_26 = zext i11 %xs_exp_3_6

]]></Node>
<StgValue><ssdm name="zext_ln515_26"/></StgValue>
</operation>

<operation id="542" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc61:409 %add_ln515_13 = add i12 %zext_ln515_26, i12 3073

]]></Node>
<StgValue><ssdm name="add_ln515_13"/></StgValue>
</operation>

<operation id="543" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
for.inc61:410 %tmp_64 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln515_13, i32 11

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="544" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc61:411 %sub_ln18_13 = sub i11 1023, i11 %xs_exp_3_6

]]></Node>
<StgValue><ssdm name="sub_ln18_13"/></StgValue>
</operation>

<operation id="545" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="12" op_0_bw="11">
<![CDATA[
for.inc61:412 %sext_ln18_27 = sext i11 %sub_ln18_13

]]></Node>
<StgValue><ssdm name="sext_ln18_27"/></StgValue>
</operation>

<operation id="546" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc61:413 %select_ln18_27 = select i1 %tmp_64, i12 %sext_ln18_27, i12 %add_ln515_13

]]></Node>
<StgValue><ssdm name="select_ln18_27"/></StgValue>
</operation>

<operation id="547" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="12">
<![CDATA[
for.inc61:414 %sext_ln18_28 = sext i12 %select_ln18_27

]]></Node>
<StgValue><ssdm name="sext_ln18_28"/></StgValue>
</operation>

<operation id="548" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="137" op_0_bw="32">
<![CDATA[
for.inc61:415 %zext_ln18_13 = zext i32 %sext_ln18_28

]]></Node>
<StgValue><ssdm name="zext_ln18_13"/></StgValue>
</operation>

<operation id="549" st_id="23" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="137" op_0_bw="137" op_1_bw="137">
<![CDATA[
for.inc61:416 %lshr_ln18_13 = lshr i137 %zext_ln515_25, i137 %zext_ln18_13

]]></Node>
<StgValue><ssdm name="lshr_ln18_13"/></StgValue>
</operation>

<operation id="550" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="1" op_0_bw="1" op_1_bw="137" op_2_bw="32">
<![CDATA[
for.inc61:418 %tmp_65 = bitselect i1 @_ssdm_op_BitSelect.i1.i137.i32, i137 %lshr_ln18_13, i32 53

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="551" st_id="24" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:243 %convolution_2 = fadd i32 %convolution_1, i32 %mul_2

]]></Node>
<StgValue><ssdm name="convolution_2"/></StgValue>
</operation>

<operation id="552" st_id="24" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:356 %mul_5 = fmul i32 %bitcast_ln42_5, i32 %bitcast_ln42_14

]]></Node>
<StgValue><ssdm name="mul_5"/></StgValue>
</operation>

<operation id="553" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="32">
<![CDATA[
for.inc61:386 %bitcast_ln42_6 = bitcast i32 %conv1_weights_load_6

]]></Node>
<StgValue><ssdm name="bitcast_ln42_6"/></StgValue>
</operation>

<operation id="554" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="32">
<![CDATA[
for.inc61:394 %bitcast_ln42_15 = bitcast i32 %input_ftmap_load_6

]]></Node>
<StgValue><ssdm name="bitcast_ln42_15"/></StgValue>
</operation>

<operation id="555" st_id="24" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:395 %mul_6 = fmul i32 %bitcast_ln42_6, i32 %bitcast_ln42_15

]]></Node>
<StgValue><ssdm name="mul_6"/></StgValue>
</operation>

<operation id="556" st_id="24" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
<literal name="tmp_64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="137" op_0_bw="137" op_1_bw="137">
<![CDATA[
for.inc61:417 %shl_ln18_13 = shl i137 %zext_ln515_25, i137 %zext_ln18_13

]]></Node>
<StgValue><ssdm name="shl_ln18_13"/></StgValue>
</operation>

<operation id="557" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
<literal name="tmp_64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="8" op_0_bw="1">
<![CDATA[
for.inc61:419 %zext_ln21_13 = zext i1 %tmp_65

]]></Node>
<StgValue><ssdm name="zext_ln21_13"/></StgValue>
</operation>

<operation id="558" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
<literal name="tmp_64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="8" op_0_bw="8" op_1_bw="137" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc61:420 %tmp_29 = partselect i8 @_ssdm_op_PartSelect.i8.i137.i32.i32, i137 %shl_ln18_13, i32 53, i32 60

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="559" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc61:421 %select_ln18_32 = select i1 %tmp_64, i8 %zext_ln21_13, i8 %tmp_29

]]></Node>
<StgValue><ssdm name="select_ln18_32"/></StgValue>
</operation>

<operation id="560" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
<literal name="tmp_63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc61:422 %sub_ln59_11 = sub i8 0, i8 %select_ln18_32

]]></Node>
<StgValue><ssdm name="sub_ln59_11"/></StgValue>
</operation>

<operation id="561" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc61:423 %select_ln59_11 = select i1 %tmp_63, i8 %sub_ln59_11, i8 %select_ln18_32

]]></Node>
<StgValue><ssdm name="select_ln59_11"/></StgValue>
</operation>

<operation id="562" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="16" op_0_bw="8">
<![CDATA[
for.inc61:426 %zext_ln42_25 = zext i8 %select_ln59_11

]]></Node>
<StgValue><ssdm name="zext_ln42_25"/></StgValue>
</operation>

<operation id="563" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc61:427 %tmp_30 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln59_11, i8 0

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="564" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc61:428 %sub_ln42_7 = sub i16 %tmp_30, i16 %zext_ln42_25

]]></Node>
<StgValue><ssdm name="sub_ln42_7"/></StgValue>
</operation>

<operation id="565" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc61:429 %add_ln42_24 = add i16 %sub_ln42_7, i16 %result

]]></Node>
<StgValue><ssdm name="add_ln42_24"/></StgValue>
</operation>

<operation id="566" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="64" op_0_bw="16">
<![CDATA[
for.inc61:430 %zext_ln42_26 = zext i16 %add_ln42_24

]]></Node>
<StgValue><ssdm name="zext_ln42_26"/></StgValue>
</operation>

<operation id="567" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:431 %input_ftmap_addr_7 = getelementptr i32 %input_ftmap, i64 0, i64 %zext_ln42_26

]]></Node>
<StgValue><ssdm name="input_ftmap_addr_7"/></StgValue>
</operation>

<operation id="568" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="16">
<![CDATA[
for.inc61:432 %input_ftmap_load_7 = load i16 %input_ftmap_addr_7

]]></Node>
<StgValue><ssdm name="input_ftmap_load_7"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="569" st_id="25" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:243 %convolution_2 = fadd i32 %convolution_1, i32 %mul_2

]]></Node>
<StgValue><ssdm name="convolution_2"/></StgValue>
</operation>

<operation id="570" st_id="25" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:395 %mul_6 = fmul i32 %bitcast_ln42_6, i32 %bitcast_ln42_15

]]></Node>
<StgValue><ssdm name="mul_6"/></StgValue>
</operation>

<operation id="571" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="16">
<![CDATA[
for.inc61:432 %input_ftmap_load_7 = load i16 %input_ftmap_addr_7

]]></Node>
<StgValue><ssdm name="input_ftmap_load_7"/></StgValue>
</operation>

<operation id="572" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="64" op_0_bw="64">
<![CDATA[
for.inc61:441 %bitcast_ln488_10 = bitcast i64 %x_assign_19_8

]]></Node>
<StgValue><ssdm name="bitcast_ln488_10"/></StgValue>
</operation>

<operation id="573" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.inc61:442 %tmp_66 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln488_10, i32 63

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="574" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc61:443 %xs_exp_3_7 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln488_10, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="xs_exp_3_7"/></StgValue>
</operation>

<operation id="575" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="52" op_0_bw="64">
<![CDATA[
for.inc61:444 %trunc_ln534_16 = trunc i64 %bitcast_ln488_10

]]></Node>
<StgValue><ssdm name="trunc_ln534_16"/></StgValue>
</operation>

<operation id="576" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="54" op_0_bw="54" op_1_bw="1" op_2_bw="52" op_3_bw="1">
<![CDATA[
for.inc61:445 %zext_ln515_27_cast = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %trunc_ln534_16, i1 0

]]></Node>
<StgValue><ssdm name="zext_ln515_27_cast"/></StgValue>
</operation>

<operation id="577" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="137" op_0_bw="54">
<![CDATA[
for.inc61:446 %zext_ln515_27 = zext i54 %zext_ln515_27_cast

]]></Node>
<StgValue><ssdm name="zext_ln515_27"/></StgValue>
</operation>

<operation id="578" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="12" op_0_bw="11">
<![CDATA[
for.inc61:447 %zext_ln515_28 = zext i11 %xs_exp_3_7

]]></Node>
<StgValue><ssdm name="zext_ln515_28"/></StgValue>
</operation>

<operation id="579" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc61:448 %add_ln515_14 = add i12 %zext_ln515_28, i12 3073

]]></Node>
<StgValue><ssdm name="add_ln515_14"/></StgValue>
</operation>

<operation id="580" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
for.inc61:449 %tmp_67 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln515_14, i32 11

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="581" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc61:450 %sub_ln18_14 = sub i11 1023, i11 %xs_exp_3_7

]]></Node>
<StgValue><ssdm name="sub_ln18_14"/></StgValue>
</operation>

<operation id="582" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="12" op_0_bw="11">
<![CDATA[
for.inc61:451 %sext_ln18_29 = sext i11 %sub_ln18_14

]]></Node>
<StgValue><ssdm name="sext_ln18_29"/></StgValue>
</operation>

<operation id="583" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc61:452 %select_ln18_29 = select i1 %tmp_67, i12 %sext_ln18_29, i12 %add_ln515_14

]]></Node>
<StgValue><ssdm name="select_ln18_29"/></StgValue>
</operation>

<operation id="584" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="12">
<![CDATA[
for.inc61:453 %sext_ln18_30 = sext i12 %select_ln18_29

]]></Node>
<StgValue><ssdm name="sext_ln18_30"/></StgValue>
</operation>

<operation id="585" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="137" op_0_bw="32">
<![CDATA[
for.inc61:454 %zext_ln18_14 = zext i32 %sext_ln18_30

]]></Node>
<StgValue><ssdm name="zext_ln18_14"/></StgValue>
</operation>

<operation id="586" st_id="25" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="137" op_0_bw="137" op_1_bw="137">
<![CDATA[
for.inc61:455 %lshr_ln18_14 = lshr i137 %zext_ln515_27, i137 %zext_ln18_14

]]></Node>
<StgValue><ssdm name="lshr_ln18_14"/></StgValue>
</operation>

<operation id="587" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="1" op_0_bw="1" op_1_bw="137" op_2_bw="32">
<![CDATA[
for.inc61:457 %tmp_68 = bitselect i1 @_ssdm_op_BitSelect.i1.i137.i32, i137 %lshr_ln18_14, i32 53

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="588" st_id="26" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:243 %convolution_2 = fadd i32 %convolution_1, i32 %mul_2

]]></Node>
<StgValue><ssdm name="convolution_2"/></StgValue>
</operation>

<operation id="589" st_id="26" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:395 %mul_6 = fmul i32 %bitcast_ln42_6, i32 %bitcast_ln42_15

]]></Node>
<StgValue><ssdm name="mul_6"/></StgValue>
</operation>

<operation id="590" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32">
<![CDATA[
for.inc61:425 %bitcast_ln42_7 = bitcast i32 %conv1_weights_load_7

]]></Node>
<StgValue><ssdm name="bitcast_ln42_7"/></StgValue>
</operation>

<operation id="591" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="32">
<![CDATA[
for.inc61:433 %bitcast_ln42_16 = bitcast i32 %input_ftmap_load_7

]]></Node>
<StgValue><ssdm name="bitcast_ln42_16"/></StgValue>
</operation>

<operation id="592" st_id="26" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:434 %mul_7 = fmul i32 %bitcast_ln42_7, i32 %bitcast_ln42_16

]]></Node>
<StgValue><ssdm name="mul_7"/></StgValue>
</operation>

<operation id="593" st_id="26" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
<literal name="tmp_67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="137" op_0_bw="137" op_1_bw="137">
<![CDATA[
for.inc61:456 %shl_ln18_14 = shl i137 %zext_ln515_27, i137 %zext_ln18_14

]]></Node>
<StgValue><ssdm name="shl_ln18_14"/></StgValue>
</operation>

<operation id="594" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
<literal name="tmp_67" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="8" op_0_bw="1">
<![CDATA[
for.inc61:458 %zext_ln21_14 = zext i1 %tmp_68

]]></Node>
<StgValue><ssdm name="zext_ln21_14"/></StgValue>
</operation>

<operation id="595" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
<literal name="tmp_67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="8" op_0_bw="8" op_1_bw="137" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc61:459 %tmp_31 = partselect i8 @_ssdm_op_PartSelect.i8.i137.i32.i32, i137 %shl_ln18_14, i32 53, i32 60

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="596" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc61:460 %select_ln18_33 = select i1 %tmp_67, i8 %zext_ln21_14, i8 %tmp_31

]]></Node>
<StgValue><ssdm name="select_ln18_33"/></StgValue>
</operation>

<operation id="597" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
<literal name="tmp_66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc61:461 %sub_ln59_12 = sub i8 0, i8 %select_ln18_33

]]></Node>
<StgValue><ssdm name="sub_ln59_12"/></StgValue>
</operation>

<operation id="598" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc61:462 %select_ln59_12 = select i1 %tmp_66, i8 %sub_ln59_12, i8 %select_ln18_33

]]></Node>
<StgValue><ssdm name="select_ln59_12"/></StgValue>
</operation>

<operation id="599" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="16" op_0_bw="8">
<![CDATA[
for.inc61:465 %zext_ln42_27 = zext i8 %select_ln59_12

]]></Node>
<StgValue><ssdm name="zext_ln42_27"/></StgValue>
</operation>

<operation id="600" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc61:466 %tmp_32 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln59_12, i8 0

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="601" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc61:467 %sub_ln42_8 = sub i16 %tmp_32, i16 %zext_ln42_27

]]></Node>
<StgValue><ssdm name="sub_ln42_8"/></StgValue>
</operation>

<operation id="602" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc61:468 %add_ln42_25 = add i16 %sub_ln42_8, i16 %result

]]></Node>
<StgValue><ssdm name="add_ln42_25"/></StgValue>
</operation>

<operation id="603" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="64" op_0_bw="16">
<![CDATA[
for.inc61:469 %zext_ln42_28 = zext i16 %add_ln42_25

]]></Node>
<StgValue><ssdm name="zext_ln42_28"/></StgValue>
</operation>

<operation id="604" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:470 %input_ftmap_addr_8 = getelementptr i32 %input_ftmap, i64 0, i64 %zext_ln42_28

]]></Node>
<StgValue><ssdm name="input_ftmap_addr_8"/></StgValue>
</operation>

<operation id="605" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="16">
<![CDATA[
for.inc61:471 %input_ftmap_load_8 = load i16 %input_ftmap_addr_8

]]></Node>
<StgValue><ssdm name="input_ftmap_load_8"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="606" st_id="27" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:282 %convolution_3 = fadd i32 %convolution_2, i32 %mul_3

]]></Node>
<StgValue><ssdm name="convolution_3"/></StgValue>
</operation>

<operation id="607" st_id="27" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:434 %mul_7 = fmul i32 %bitcast_ln42_7, i32 %bitcast_ln42_16

]]></Node>
<StgValue><ssdm name="mul_7"/></StgValue>
</operation>

<operation id="608" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="16">
<![CDATA[
for.inc61:471 %input_ftmap_load_8 = load i16 %input_ftmap_addr_8

]]></Node>
<StgValue><ssdm name="input_ftmap_load_8"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="609" st_id="28" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:282 %convolution_3 = fadd i32 %convolution_2, i32 %mul_3

]]></Node>
<StgValue><ssdm name="convolution_3"/></StgValue>
</operation>

<operation id="610" st_id="28" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:434 %mul_7 = fmul i32 %bitcast_ln42_7, i32 %bitcast_ln42_16

]]></Node>
<StgValue><ssdm name="mul_7"/></StgValue>
</operation>

<operation id="611" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="32">
<![CDATA[
for.inc61:464 %bitcast_ln42_8 = bitcast i32 %conv1_weights_load_8

]]></Node>
<StgValue><ssdm name="bitcast_ln42_8"/></StgValue>
</operation>

<operation id="612" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="32" op_0_bw="32">
<![CDATA[
for.inc61:472 %bitcast_ln42_17 = bitcast i32 %input_ftmap_load_8

]]></Node>
<StgValue><ssdm name="bitcast_ln42_17"/></StgValue>
</operation>

<operation id="613" st_id="28" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:473 %mul_8 = fmul i32 %bitcast_ln42_8, i32 %bitcast_ln42_17

]]></Node>
<StgValue><ssdm name="mul_8"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="614" st_id="29" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:282 %convolution_3 = fadd i32 %convolution_2, i32 %mul_3

]]></Node>
<StgValue><ssdm name="convolution_3"/></StgValue>
</operation>

<operation id="615" st_id="29" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:473 %mul_8 = fmul i32 %bitcast_ln42_8, i32 %bitcast_ln42_17

]]></Node>
<StgValue><ssdm name="mul_8"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="616" st_id="30" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:282 %convolution_3 = fadd i32 %convolution_2, i32 %mul_3

]]></Node>
<StgValue><ssdm name="convolution_3"/></StgValue>
</operation>

<operation id="617" st_id="30" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:473 %mul_8 = fmul i32 %bitcast_ln42_8, i32 %bitcast_ln42_17

]]></Node>
<StgValue><ssdm name="mul_8"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="618" st_id="31" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:318 %convolution_4 = fadd i32 %convolution_3, i32 %mul_4

]]></Node>
<StgValue><ssdm name="convolution_4"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="619" st_id="32" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:318 %convolution_4 = fadd i32 %convolution_3, i32 %mul_4

]]></Node>
<StgValue><ssdm name="convolution_4"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="620" st_id="33" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:318 %convolution_4 = fadd i32 %convolution_3, i32 %mul_4

]]></Node>
<StgValue><ssdm name="convolution_4"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="621" st_id="34" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:318 %convolution_4 = fadd i32 %convolution_3, i32 %mul_4

]]></Node>
<StgValue><ssdm name="convolution_4"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="622" st_id="35" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:357 %convolution_s = fadd i32 %convolution_4, i32 %mul_5

]]></Node>
<StgValue><ssdm name="convolution_s"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="623" st_id="36" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:357 %convolution_s = fadd i32 %convolution_4, i32 %mul_5

]]></Node>
<StgValue><ssdm name="convolution_s"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="624" st_id="37" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:357 %convolution_s = fadd i32 %convolution_4, i32 %mul_5

]]></Node>
<StgValue><ssdm name="convolution_s"/></StgValue>
</operation>

<operation id="625" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc61:475 %add_ln31 = add i4 %select_ln18_12, i4 1

]]></Node>
<StgValue><ssdm name="add_ln31"/></StgValue>
</operation>

<operation id="626" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc61:476 %ifzero = icmp_eq  i4 %add_ln31, i4 9

]]></Node>
<StgValue><ssdm name="ifzero"/></StgValue>
</operation>

<operation id="627" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc61:477 %br_ln31 = br i1 %ifzero, void %ifFalse, void %ifTrue

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="628" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
<literal name="or_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
ifFalse:0 %add_ln18_1 = add i12 %indvar_flatten_load, i12 1

]]></Node>
<StgValue><ssdm name="add_ln18_1"/></StgValue>
</operation>

<operation id="629" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
ifFalse:1 %select_ln18_35 = select i1 %or_ln16, i12 1, i12 %add_ln18_1

]]></Node>
<StgValue><ssdm name="select_ln18_35"/></StgValue>
</operation>

<operation id="630" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
ifFalse:8 %store_ln18 = store i12 %select_ln18_35, i12 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="631" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
ifFalse:10 %store_ln31 = store i4 %add_ln31, i4 %kernel_x

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="632" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="7">
<![CDATA[
for.inc61:10 %zext_ln14 = zext i7 %select_ln14_1

]]></Node>
<StgValue><ssdm name="zext_ln14"/></StgValue>
</operation>

<operation id="633" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="7">
<![CDATA[
for.inc61:12 %zext_ln47 = zext i7 %select_ln14_1

]]></Node>
<StgValue><ssdm name="zext_ln47"/></StgValue>
</operation>

<operation id="634" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="15" op_0_bw="15" op_1_bw="7" op_2_bw="8">
<![CDATA[
for.inc61:13 %tmp = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i7.i8, i7 %select_ln14_1, i8 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="635" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="15">
<![CDATA[
for.inc61:14 %zext_ln47_1 = zext i15 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln47_1"/></StgValue>
</operation>

<operation id="636" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc61:15 %sub_ln47 = sub i16 %zext_ln47_1, i16 %zext_ln47

]]></Node>
<StgValue><ssdm name="sub_ln47"/></StgValue>
</operation>

<operation id="637" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="17" op_0_bw="16">
<![CDATA[
for.inc61:16 %sext_ln42 = sext i16 %sub_ln47

]]></Node>
<StgValue><ssdm name="sext_ln42"/></StgValue>
</operation>

<operation id="638" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:26 %conv1_biases_addr = getelementptr i32 %conv1_biases, i64 0, i64 %zext_ln14

]]></Node>
<StgValue><ssdm name="conv1_biases_addr"/></StgValue>
</operation>

<operation id="639" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="6">
<![CDATA[
for.inc61:27 %conv1_biases_load = load i6 %conv1_biases_addr

]]></Node>
<StgValue><ssdm name="conv1_biases_load"/></StgValue>
</operation>

<operation id="640" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="17" op_0_bw="8">
<![CDATA[
for.inc61:41 %zext_ln47_2 = zext i8 %select_ln16_1

]]></Node>
<StgValue><ssdm name="zext_ln47_2"/></StgValue>
</operation>

<operation id="641" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc61:42 %add_ln47 = add i17 %sext_ln42, i17 %zext_ln47_2

]]></Node>
<StgValue><ssdm name="add_ln47"/></StgValue>
</operation>

<operation id="642" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="22" op_0_bw="17">
<![CDATA[
for.inc61:43 %sext_ln47 = sext i17 %add_ln47

]]></Node>
<StgValue><ssdm name="sext_ln47"/></StgValue>
</operation>

<operation id="643" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="14" op_0_bw="17">
<![CDATA[
for.inc61:44 %trunc_ln47 = trunc i17 %add_ln47

]]></Node>
<StgValue><ssdm name="trunc_ln47"/></StgValue>
</operation>

<operation id="644" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
for.inc61:45 %p_shl1 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i14.i8, i14 %trunc_ln47, i8 0

]]></Node>
<StgValue><ssdm name="p_shl1"/></StgValue>
</operation>

<operation id="645" st_id="38" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc61:46 %sub_ln47_1 = sub i22 %p_shl1, i22 %sext_ln47

]]></Node>
<StgValue><ssdm name="sub_ln47_1"/></StgValue>
</operation>

<operation id="646" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="22" op_0_bw="8">
<![CDATA[
for.inc61:62 %zext_ln47_3 = zext i8 %select_ln18_16

]]></Node>
<StgValue><ssdm name="zext_ln47_3"/></StgValue>
</operation>

<operation id="647" st_id="38" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc61:63 %add_ln47_1 = add i22 %sub_ln47_1, i22 %zext_ln47_3

]]></Node>
<StgValue><ssdm name="add_ln47_1"/></StgValue>
</operation>

<operation id="648" st_id="38" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:357 %convolution_s = fadd i32 %convolution_4, i32 %mul_5

]]></Node>
<StgValue><ssdm name="convolution_s"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="649" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="6">
<![CDATA[
for.inc61:27 %conv1_biases_load = load i6 %conv1_biases_addr

]]></Node>
<StgValue><ssdm name="conv1_biases_load"/></StgValue>
</operation>

<operation id="650" st_id="39" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:396 %convolution_5 = fadd i32 %convolution_s, i32 %mul_6

]]></Node>
<StgValue><ssdm name="convolution_5"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="651" st_id="40" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:396 %convolution_5 = fadd i32 %convolution_s, i32 %mul_6

]]></Node>
<StgValue><ssdm name="convolution_5"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="652" st_id="41" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:396 %convolution_5 = fadd i32 %convolution_s, i32 %mul_6

]]></Node>
<StgValue><ssdm name="convolution_5"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="653" st_id="42" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:396 %convolution_5 = fadd i32 %convolution_s, i32 %mul_6

]]></Node>
<StgValue><ssdm name="convolution_5"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="654" st_id="43" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:435 %convolution_7 = fadd i32 %convolution_5, i32 %mul_7

]]></Node>
<StgValue><ssdm name="convolution_7"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="655" st_id="44" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:435 %convolution_7 = fadd i32 %convolution_5, i32 %mul_7

]]></Node>
<StgValue><ssdm name="convolution_7"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="656" st_id="45" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:435 %convolution_7 = fadd i32 %convolution_5, i32 %mul_7

]]></Node>
<StgValue><ssdm name="convolution_7"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="657" st_id="46" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:435 %convolution_7 = fadd i32 %convolution_5, i32 %mul_7

]]></Node>
<StgValue><ssdm name="convolution_7"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="658" st_id="47" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:474 %convolution_8 = fadd i32 %convolution_7, i32 %mul_8

]]></Node>
<StgValue><ssdm name="convolution_8"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="659" st_id="48" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:474 %convolution_8 = fadd i32 %convolution_7, i32 %mul_8

]]></Node>
<StgValue><ssdm name="convolution_8"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="660" st_id="49" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:474 %convolution_8 = fadd i32 %convolution_7, i32 %mul_8

]]></Node>
<StgValue><ssdm name="convolution_8"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="661" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc61:5 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_14_1_VITIS_LOOP_18_3_VITIS_LOOP_31_5_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="662" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc61:6 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 37454400, i64 37454400, i64 37454400

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="663" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32">
<![CDATA[
for.inc61:28 %bitcast_ln14 = bitcast i32 %conv1_biases_load

]]></Node>
<StgValue><ssdm name="bitcast_ln14"/></StgValue>
</operation>

<operation id="664" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc61:30 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="665" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc61:37 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_16_2_VITIS_LOOP_18_3_VITIS_LOOP_31_5_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="666" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc61:51 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="667" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc61:56 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_18_3_VITIS_LOOP_31_5_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="668" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="22">
<![CDATA[
for.inc61:64 %zext_ln47_4 = zext i22 %add_ln47_1

]]></Node>
<StgValue><ssdm name="zext_ln47_4"/></StgValue>
</operation>

<operation id="669" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="22" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:65 %layer1_output_addr = getelementptr i32 %layer1_output, i64 0, i64 %zext_ln47_4

]]></Node>
<StgValue><ssdm name="layer1_output_addr"/></StgValue>
</operation>

<operation id="670" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc61:67 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="671" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc61:96 %specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln31"/></StgValue>
</operation>

<operation id="672" st_id="50" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:474 %convolution_8 = fadd i32 %convolution_7, i32 %mul_8

]]></Node>
<StgValue><ssdm name="convolution_8"/></StgValue>
</operation>

<operation id="673" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
ifFalse:11 %store_ln42 = store i32 %convolution_8, i32 %convolution

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="674" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="0" op_0_bw="0">
<![CDATA[
ifFalse:12 %br_ln0 = br void %VITIS_LOOP_34_6

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="675" st_id="51" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ifTrue:0 %y_assign = fadd i32 %convolution_8, i32 %bitcast_ln14

]]></Node>
<StgValue><ssdm name="y_assign"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="676" st_id="52" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ifTrue:0 %y_assign = fadd i32 %convolution_8, i32 %bitcast_ln14

]]></Node>
<StgValue><ssdm name="y_assign"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="677" st_id="53" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ifTrue:0 %y_assign = fadd i32 %convolution_8, i32 %bitcast_ln14

]]></Node>
<StgValue><ssdm name="y_assign"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="678" st_id="54" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ifTrue:0 %y_assign = fadd i32 %convolution_8, i32 %bitcast_ln14

]]></Node>
<StgValue><ssdm name="y_assign"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="679" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="32">
<![CDATA[
ifTrue:1 %data_28 = bitcast i32 %y_assign

]]></Node>
<StgValue><ssdm name="data_28"/></StgValue>
</operation>

<operation id="680" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
ifTrue:2 %y_fp_exp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_28, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="y_fp_exp"/></StgValue>
</operation>

<operation id="681" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="23" op_0_bw="32">
<![CDATA[
ifTrue:3 %y_fp_sig = trunc i32 %data_28

]]></Node>
<StgValue><ssdm name="y_fp_sig"/></StgValue>
</operation>

<operation id="682" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
ifTrue:4 %icmp_ln25 = icmp_eq  i8 %y_fp_exp, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln25"/></StgValue>
</operation>

<operation id="683" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
ifTrue:5 %icmp_ln25_8 = icmp_eq  i23 %y_fp_sig, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln25_8"/></StgValue>
</operation>

<operation id="684" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ifTrue:6 %and_ln25 = and i1 %icmp_ln25, i1 %icmp_ln25_8

]]></Node>
<StgValue><ssdm name="and_ln25"/></StgValue>
</operation>

<operation id="685" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
ifTrue:7 %icmp_ln18_16 = icmp_eq  i8 %y_fp_exp, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln18_16"/></StgValue>
</operation>

<operation id="686" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ifTrue:8 %xor_ln18 = xor i1 %icmp_ln25_8, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln18"/></StgValue>
</operation>

<operation id="687" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
ifTrue:9 %ymaggreater = icmp_sgt  i32 %data_28, i32 0

]]></Node>
<StgValue><ssdm name="ymaggreater"/></StgValue>
</operation>

<operation id="688" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
ifTrue:10 %res = select i1 %ymaggreater, i32 %y_assign, i32 0

]]></Node>
<StgValue><ssdm name="res"/></StgValue>
</operation>

<operation id="689" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
ifTrue:11 %select_ln25 = select i1 %and_ln25, i32 %y_assign, i32 %res

]]></Node>
<StgValue><ssdm name="select_ln25"/></StgValue>
</operation>

<operation id="690" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ifTrue:12 %and_ln18 = and i1 %icmp_ln18_16, i1 %xor_ln18

]]></Node>
<StgValue><ssdm name="and_ln18"/></StgValue>
</operation>

<operation id="691" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
ifTrue:13 %res_3 = select i1 %and_ln18, i32 0, i32 %select_ln25

]]></Node>
<StgValue><ssdm name="res_3"/></StgValue>
</operation>

<operation id="692" st_id="55" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="0" op_0_bw="32" op_1_bw="22">
<![CDATA[
ifTrue:14 %store_ln47 = store i32 %res_3, i22 %layer1_output_addr

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="693" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="0" op_0_bw="0">
<![CDATA[
ifTrue:15 %br_ln0 = br void %ifFalse

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="56" st_id="804">
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
