#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xcd0370 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xd328f0 .scope module, "tb" "tb" 3 220;
 .timescale -12 -12;
L_0xcce430 .functor NOT 1, L_0xd70660, C4<0>, C4<0>, C4<0>;
L_0xccf3d0 .functor XOR 4, L_0xd70100, L_0xd703e0, C4<0000>, C4<0000>;
L_0xd080e0 .functor XOR 4, L_0xccf3d0, L_0xd70520, C4<0000>, C4<0000>;
v0xd5da20_0 .net *"_ivl_10", 3 0, L_0xd70520;  1 drivers
v0xd5db20_0 .net *"_ivl_12", 3 0, L_0xd080e0;  1 drivers
v0xd5dc00_0 .net *"_ivl_2", 3 0, L_0xd70060;  1 drivers
v0xd5dcc0_0 .net *"_ivl_4", 3 0, L_0xd70100;  1 drivers
v0xd5dda0_0 .net *"_ivl_6", 3 0, L_0xd703e0;  1 drivers
v0xd5ded0_0 .net *"_ivl_8", 3 0, L_0xccf3d0;  1 drivers
v0xd5dfb0_0 .net "aaah_dut", 0 0, v0xd5c9d0_0;  1 drivers
v0xd5e050_0 .net "aaah_ref", 0 0, L_0xcce8d0;  1 drivers
v0xd5e0f0_0 .net "areset", 0 0, L_0xcce670;  1 drivers
v0xd5e220_0 .net "bump_left", 0 0, v0xd5bbc0_0;  1 drivers
v0xd5e2c0_0 .net "bump_right", 0 0, v0xd5bc60_0;  1 drivers
v0xd5e360_0 .var "clk", 0 0;
v0xd5e400_0 .net "dig", 0 0, v0xd5bdd0_0;  1 drivers
v0xd5e4a0_0 .net "digging_dut", 0 0, v0xd5d070_0;  1 drivers
v0xd5e540_0 .net "digging_ref", 0 0, L_0xcceed0;  1 drivers
v0xd5e5e0_0 .net "ground", 0 0, v0xd5bec0_0;  1 drivers
v0xd5e680_0 .var/2u "stats1", 351 0;
v0xd5e720_0 .var/2u "strobe", 0 0;
v0xd5e7c0_0 .net "tb_match", 0 0, L_0xd70660;  1 drivers
v0xd5e860_0 .net "tb_mismatch", 0 0, L_0xcce430;  1 drivers
v0xd5e900_0 .net "walk_left_dut", 0 0, v0xd5d4e0_0;  1 drivers
v0xd5e9a0_0 .net "walk_left_ref", 0 0, L_0xd6ef50;  1 drivers
v0xd5ea70_0 .net "walk_right_dut", 0 0, v0xd5d5a0_0;  1 drivers
v0xd5eb40_0 .net "walk_right_ref", 0 0, L_0xd6f220;  1 drivers
v0xd5ec10_0 .net "wavedrom_enable", 0 0, v0xd5c0d0_0;  1 drivers
v0xd5ece0_0 .net "wavedrom_title", 511 0, v0xd5c170_0;  1 drivers
L_0xd70060 .concat [ 1 1 1 1], L_0xcceed0, L_0xcce8d0, L_0xd6f220, L_0xd6ef50;
L_0xd70100 .concat [ 1 1 1 1], L_0xcceed0, L_0xcce8d0, L_0xd6f220, L_0xd6ef50;
L_0xd703e0 .concat [ 1 1 1 1], v0xd5d070_0, v0xd5c9d0_0, v0xd5d5a0_0, v0xd5d4e0_0;
L_0xd70520 .concat [ 1 1 1 1], L_0xcceed0, L_0xcce8d0, L_0xd6f220, L_0xd6ef50;
L_0xd70660 .cmp/eeq 4, L_0xd70060, L_0xd080e0;
S_0xcc7ef0 .scope module, "good1" "reference_module" 3 279, 3 4 0, S_0xd328f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "bump_left";
    .port_info 3 /INPUT 1 "bump_right";
    .port_info 4 /INPUT 1 "ground";
    .port_info 5 /INPUT 1 "dig";
    .port_info 6 /OUTPUT 1 "walk_left";
    .port_info 7 /OUTPUT 1 "walk_right";
    .port_info 8 /OUTPUT 1 "aaah";
    .port_info 9 /OUTPUT 1 "digging";
P_0xcb1f50 .param/l "DEAD" 0 3 16, +C4<00000000000000000000000000000110>;
P_0xcb1f90 .param/l "DIGL" 0 3 16, +C4<00000000000000000000000000000100>;
P_0xcb1fd0 .param/l "DIGR" 0 3 16, +C4<00000000000000000000000000000101>;
P_0xcb2010 .param/l "FALLL" 0 3 16, +C4<00000000000000000000000000000010>;
P_0xcb2050 .param/l "FALLR" 0 3 16, +C4<00000000000000000000000000000011>;
P_0xcb2090 .param/l "WL" 0 3 16, +C4<00000000000000000000000000000000>;
P_0xcb20d0 .param/l "WR" 0 3 16, +C4<00000000000000000000000000000001>;
L_0xcce8d0 .functor OR 1, L_0xd6f520, L_0xd6f7d0, C4<0>, C4<0>;
L_0xcceed0 .functor OR 1, L_0xd6fbd0, L_0xd6fdc0, C4<0>, C4<0>;
v0xd1d8c0_0 .net *"_ivl_0", 31 0, L_0xd5ede0;  1 drivers
L_0x7f2bbf36a0a8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xd1dee0_0 .net *"_ivl_11", 28 0, L_0x7f2bbf36a0a8;  1 drivers
L_0x7f2bbf36a0f0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xcce4a0_0 .net/2u *"_ivl_12", 31 0, L_0x7f2bbf36a0f0;  1 drivers
v0xcce6e0_0 .net *"_ivl_16", 31 0, L_0xd6f3e0;  1 drivers
L_0x7f2bbf36a138 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xcce940_0 .net *"_ivl_19", 28 0, L_0x7f2bbf36a138;  1 drivers
L_0x7f2bbf36a180 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xccf020_0 .net/2u *"_ivl_20", 31 0, L_0x7f2bbf36a180;  1 drivers
v0xccf4e0_0 .net *"_ivl_22", 0 0, L_0xd6f520;  1 drivers
v0xd596e0_0 .net *"_ivl_24", 31 0, L_0xd6f6a0;  1 drivers
L_0x7f2bbf36a1c8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xd597c0_0 .net *"_ivl_27", 28 0, L_0x7f2bbf36a1c8;  1 drivers
L_0x7f2bbf36a210 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0xd598a0_0 .net/2u *"_ivl_28", 31 0, L_0x7f2bbf36a210;  1 drivers
L_0x7f2bbf36a018 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xd59980_0 .net *"_ivl_3", 28 0, L_0x7f2bbf36a018;  1 drivers
v0xd59a60_0 .net *"_ivl_30", 0 0, L_0xd6f7d0;  1 drivers
v0xd59b20_0 .net *"_ivl_34", 31 0, L_0xd6fa50;  1 drivers
L_0x7f2bbf36a258 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xd59c00_0 .net *"_ivl_37", 28 0, L_0x7f2bbf36a258;  1 drivers
L_0x7f2bbf36a2a0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xd59ce0_0 .net/2u *"_ivl_38", 31 0, L_0x7f2bbf36a2a0;  1 drivers
L_0x7f2bbf36a060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xd59dc0_0 .net/2u *"_ivl_4", 31 0, L_0x7f2bbf36a060;  1 drivers
v0xd59ea0_0 .net *"_ivl_40", 0 0, L_0xd6fbd0;  1 drivers
v0xd59f60_0 .net *"_ivl_42", 31 0, L_0xd6fd20;  1 drivers
L_0x7f2bbf36a2e8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xd5a040_0 .net *"_ivl_45", 28 0, L_0x7f2bbf36a2e8;  1 drivers
L_0x7f2bbf36a330 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0xd5a120_0 .net/2u *"_ivl_46", 31 0, L_0x7f2bbf36a330;  1 drivers
v0xd5a200_0 .net *"_ivl_48", 0 0, L_0xd6fdc0;  1 drivers
v0xd5a2c0_0 .net *"_ivl_8", 31 0, L_0xd6f0e0;  1 drivers
v0xd5a3a0_0 .net "aaah", 0 0, L_0xcce8d0;  alias, 1 drivers
v0xd5a460_0 .net "areset", 0 0, L_0xcce670;  alias, 1 drivers
v0xd5a520_0 .net "bump_left", 0 0, v0xd5bbc0_0;  alias, 1 drivers
v0xd5a5e0_0 .net "bump_right", 0 0, v0xd5bc60_0;  alias, 1 drivers
v0xd5a6a0_0 .net "clk", 0 0, v0xd5e360_0;  1 drivers
v0xd5a760_0 .net "dig", 0 0, v0xd5bdd0_0;  alias, 1 drivers
v0xd5a820_0 .net "digging", 0 0, L_0xcceed0;  alias, 1 drivers
v0xd5a8e0_0 .var "fall_counter", 4 0;
v0xd5a9c0_0 .net "ground", 0 0, v0xd5bec0_0;  alias, 1 drivers
v0xd5aa80_0 .var "next", 2 0;
v0xd5ab60_0 .var "state", 2 0;
v0xd5ac40_0 .net "walk_left", 0 0, L_0xd6ef50;  alias, 1 drivers
v0xd5ad00_0 .net "walk_right", 0 0, L_0xd6f220;  alias, 1 drivers
E_0xce97a0 .event posedge, v0xd5a6a0_0;
E_0xce8270 .event posedge, v0xd5a460_0, v0xd5a6a0_0;
E_0xce84c0/0 .event anyedge, v0xd5ab60_0, v0xd5a9c0_0, v0xd5a760_0, v0xd5a520_0;
E_0xce84c0/1 .event anyedge, v0xd5a5e0_0, v0xd5a8e0_0;
E_0xce84c0 .event/or E_0xce84c0/0, E_0xce84c0/1;
L_0xd5ede0 .concat [ 3 29 0 0], v0xd5ab60_0, L_0x7f2bbf36a018;
L_0xd6ef50 .cmp/eq 32, L_0xd5ede0, L_0x7f2bbf36a060;
L_0xd6f0e0 .concat [ 3 29 0 0], v0xd5ab60_0, L_0x7f2bbf36a0a8;
L_0xd6f220 .cmp/eq 32, L_0xd6f0e0, L_0x7f2bbf36a0f0;
L_0xd6f3e0 .concat [ 3 29 0 0], v0xd5ab60_0, L_0x7f2bbf36a138;
L_0xd6f520 .cmp/eq 32, L_0xd6f3e0, L_0x7f2bbf36a180;
L_0xd6f6a0 .concat [ 3 29 0 0], v0xd5ab60_0, L_0x7f2bbf36a1c8;
L_0xd6f7d0 .cmp/eq 32, L_0xd6f6a0, L_0x7f2bbf36a210;
L_0xd6fa50 .concat [ 3 29 0 0], v0xd5ab60_0, L_0x7f2bbf36a258;
L_0xd6fbd0 .cmp/eq 32, L_0xd6fa50, L_0x7f2bbf36a2a0;
L_0xd6fd20 .concat [ 3 29 0 0], v0xd5ab60_0, L_0x7f2bbf36a2e8;
L_0xd6fdc0 .cmp/eq 32, L_0xd6fd20, L_0x7f2bbf36a330;
S_0xd5af00 .scope module, "stim1" "stimulus_gen" 3 271, 3 63 0, S_0xd328f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "bump_left";
    .port_info 3 /OUTPUT 1 "bump_right";
    .port_info 4 /OUTPUT 1 "dig";
    .port_info 5 /OUTPUT 1 "ground";
    .port_info 6 /OUTPUT 512 "wavedrom_title";
    .port_info 7 /OUTPUT 1 "wavedrom_enable";
    .port_info 8 /INPUT 1 "tb_match";
L_0xcce670 .functor BUFZ 1, v0xd5bf90_0, C4<0>, C4<0>, C4<0>;
v0xd5bb20_0 .net "areset", 0 0, L_0xcce670;  alias, 1 drivers
v0xd5bbc0_0 .var "bump_left", 0 0;
v0xd5bc60_0 .var "bump_right", 0 0;
v0xd5bd00_0 .net "clk", 0 0, v0xd5e360_0;  alias, 1 drivers
v0xd5bdd0_0 .var "dig", 0 0;
v0xd5bec0_0 .var "ground", 0 0;
v0xd5bf90_0 .var "reset", 0 0;
v0xd5c030_0 .net "tb_match", 0 0, L_0xd70660;  alias, 1 drivers
v0xd5c0d0_0 .var "wavedrom_enable", 0 0;
v0xd5c170_0 .var "wavedrom_title", 511 0;
E_0xd0cc50/0 .event negedge, v0xd5a6a0_0;
E_0xd0cc50/1 .event posedge, v0xd5a6a0_0;
E_0xd0cc50 .event/or E_0xd0cc50/0, E_0xd0cc50/1;
S_0xd5b120 .scope task, "reset_test" "reset_test" 3 78, 3 78 0, S_0xd5af00;
 .timescale -12 -12;
v0xd5b360_0 .var/2u "arfail", 0 0;
v0xd5b440_0 .var "async", 0 0;
v0xd5b500_0 .var/2u "datafail", 0 0;
v0xd5b5a0_0 .var/2u "srfail", 0 0;
E_0xd0d880 .event negedge, v0xd5a6a0_0;
TD_tb.stim1.reset_test ;
    %wait E_0xce97a0;
    %wait E_0xce97a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd5bf90_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xce97a0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0xd0d880;
    %load/vec4 v0xd5c030_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xd5b500_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd5bf90_0, 0;
    %wait E_0xce97a0;
    %load/vec4 v0xd5c030_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xd5b360_0, 0, 1;
    %wait E_0xce97a0;
    %load/vec4 v0xd5c030_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xd5b5a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd5bf90_0, 0;
    %load/vec4 v0xd5b5a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 92 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0xd5b360_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0xd5b440_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0xd5b500_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0xd5b440_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 94 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0xd5b660 .scope task, "wavedrom_start" "wavedrom_start" 3 105, 3 105 0, S_0xd5af00;
 .timescale -12 -12;
v0xd5b860_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xd5b940 .scope task, "wavedrom_stop" "wavedrom_stop" 3 108, 3 108 0, S_0xd5af00;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xd5c2f0 .scope module, "top_module1" "top_module" 3 291, 4 1 0, S_0xd328f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "bump_left";
    .port_info 3 /INPUT 1 "bump_right";
    .port_info 4 /INPUT 1 "ground";
    .port_info 5 /INPUT 1 "dig";
    .port_info 6 /OUTPUT 1 "walk_left";
    .port_info 7 /OUTPUT 1 "walk_right";
    .port_info 8 /OUTPUT 1 "aaah";
    .port_info 9 /OUTPUT 1 "digging";
P_0xd5c4b0 .param/l "DIG" 0 4 22, C4<01000>;
P_0xd5c4f0 .param/l "FALL" 0 4 21, C4<00100>;
P_0xd5c530 .param/l "SPLATTER" 0 4 23, C4<10000>;
P_0xd5c570 .param/l "WALK_LEFT" 0 4 19, C4<00001>;
P_0xd5c5b0 .param/l "WALK_RIGHT" 0 4 20, C4<00010>;
v0xd5c9d0_0 .var "aaah", 0 0;
v0xd5cab0_0 .net "areset", 0 0, L_0xcce670;  alias, 1 drivers
v0xd5cbc0_0 .net "bump_left", 0 0, v0xd5bbc0_0;  alias, 1 drivers
v0xd5ccb0_0 .net "bump_right", 0 0, v0xd5bc60_0;  alias, 1 drivers
v0xd5cda0_0 .net "clk", 0 0, v0xd5e360_0;  alias, 1 drivers
v0xd5cee0_0 .var "count", 6 0;
v0xd5cf80_0 .net "dig", 0 0, v0xd5bdd0_0;  alias, 1 drivers
v0xd5d070_0 .var "digging", 0 0;
v0xd5d130_0 .net "ground", 0 0, v0xd5bec0_0;  alias, 1 drivers
v0xd5d260_0 .var "next_state", 4 0;
v0xd5d340_0 .var "splat", 0 0;
v0xd5d400_0 .var "state", 4 0;
v0xd5d4e0_0 .var "walk_left", 0 0;
v0xd5d5a0_0 .var "walk_right", 0 0;
E_0xcd1440 .event anyedge, v0xd5d400_0;
E_0xcd16f0/0 .event anyedge, v0xd5a760_0, v0xd5a9c0_0, v0xd5a5e0_0, v0xd5a520_0;
E_0xcd16f0/1 .event anyedge, v0xd5d400_0;
E_0xcd16f0 .event/or E_0xcd16f0/0, E_0xcd16f0/1;
S_0xd5d800 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 305, 3 305 0, S_0xd328f0;
 .timescale -12 -12;
E_0xcc29f0 .event anyedge, v0xd5e720_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xd5e720_0;
    %nor/r;
    %assign/vec4 v0xd5e720_0, 0;
    %wait E_0xcc29f0;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0xd5af00;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd5bf90_0, 0;
    %wait E_0xce97a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd5bf90_0, 0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd5bdd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd5bec0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd5bc60_0, 0;
    %assign/vec4 v0xd5bbc0_0, 0;
    %pushi/vec4 2, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xce97a0;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %pushi/vec4 3, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd5bdd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd5bec0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd5bc60_0, 0;
    %assign/vec4 v0xd5bbc0_0, 0;
    %wait E_0xce97a0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd5bdd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd5bec0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd5bc60_0, 0;
    %assign/vec4 v0xd5bbc0_0, 0;
    %wait E_0xce97a0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd5bdd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd5bec0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd5bc60_0, 0;
    %assign/vec4 v0xd5bbc0_0, 0;
    %wait E_0xce97a0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd5bdd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd5bec0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd5bc60_0, 0;
    %assign/vec4 v0xd5bbc0_0, 0;
    %wait E_0xce97a0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd5bdd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd5bec0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd5bc60_0, 0;
    %assign/vec4 v0xd5bbc0_0, 0;
    %pushi/vec4 3, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xce97a0;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %pushi/vec4 3, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd5bdd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd5bec0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd5bc60_0, 0;
    %assign/vec4 v0xd5bbc0_0, 0;
    %wait E_0xce97a0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd5bdd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd5bec0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd5bc60_0, 0;
    %assign/vec4 v0xd5bbc0_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.5, 5;
    %jmp/1 T_4.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xce97a0;
    %jmp T_4.4;
T_4.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd5bdd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd5bec0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd5bc60_0, 0;
    %assign/vec4 v0xd5bbc0_0, 0;
    %pushi/vec4 20, 0, 32;
T_4.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.7, 5;
    %jmp/1 T_4.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xce97a0;
    %jmp T_4.6;
T_4.7 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd5bdd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd5bec0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd5bc60_0, 0;
    %assign/vec4 v0xd5bbc0_0, 0;
    %wait E_0xce97a0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd5bdd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd5bec0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd5bc60_0, 0;
    %assign/vec4 v0xd5bbc0_0, 0;
    %pushi/vec4 21, 0, 32;
T_4.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.9, 5;
    %jmp/1 T_4.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xce97a0;
    %jmp T_4.8;
T_4.9 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd5bdd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd5bec0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd5bc60_0, 0;
    %assign/vec4 v0xd5bbc0_0, 0;
    %pushi/vec4 20, 0, 32;
T_4.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.11, 5;
    %jmp/1 T_4.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xce97a0;
    %vpi_func 3 144 "$random" 32 {0 0 0};
    %vpi_func 3 144 "$random" 32 {0 0 0};
    %and;
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0xd5bbc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd5bc60_0, 0;
    %assign/vec4 v0xd5bdd0_0, 0;
    %vpi_func 3 145 "$random" 32 {0 0 0};
    %pushi/vec4 7, 0, 32;
    %and;
    %or/r;
    %assign/vec4 v0xd5bec0_0, 0;
    %jmp T_4.10;
T_4.11 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd5bf90_0, 0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd5bdd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd5bec0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd5bc60_0, 0;
    %assign/vec4 v0xd5bbc0_0, 0;
    %wait E_0xce97a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd5bf90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd5bbc0_0, 0;
    %pushi/vec4 5, 0, 32;
T_4.12 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.13, 5;
    %jmp/1 T_4.13, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xce97a0;
    %jmp T_4.12;
T_4.13 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd5bdd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd5bec0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd5bc60_0, 0;
    %assign/vec4 v0xd5bbc0_0, 0;
    %pushi/vec4 21, 0, 32;
T_4.14 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.15, 5;
    %jmp/1 T_4.15, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xce97a0;
    %jmp T_4.14;
T_4.15 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd5bdd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd5bec0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd5bc60_0, 0;
    %assign/vec4 v0xd5bbc0_0, 0;
    %pushi/vec4 20, 0, 32;
T_4.16 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.17, 5;
    %jmp/1 T_4.17, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xce97a0;
    %vpi_func 3 159 "$random" 32 {0 0 0};
    %vpi_func 3 159 "$random" 32 {0 0 0};
    %and;
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0xd5bbc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd5bc60_0, 0;
    %assign/vec4 v0xd5bdd0_0, 0;
    %vpi_func 3 160 "$random" 32 {0 0 0};
    %pushi/vec4 7, 0, 32;
    %and;
    %or/r;
    %assign/vec4 v0xd5bec0_0, 0;
    %jmp T_4.16;
T_4.17 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd5bf90_0, 0;
    %wait E_0xce97a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd5bf90_0, 0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd5bdd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd5bec0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd5bc60_0, 0;
    %assign/vec4 v0xd5bbc0_0, 0;
    %wait E_0xce97a0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd5bdd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd5bec0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd5bc60_0, 0;
    %assign/vec4 v0xd5bbc0_0, 0;
    %pushi/vec4 24, 0, 32;
T_4.18 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.19, 5;
    %jmp/1 T_4.19, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xce97a0;
    %jmp T_4.18;
T_4.19 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd5bdd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd5bec0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd5bc60_0, 0;
    %assign/vec4 v0xd5bbc0_0, 0;
    %pushi/vec4 2, 0, 32;
T_4.20 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.21, 5;
    %jmp/1 T_4.21, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xce97a0;
    %jmp T_4.20;
T_4.21 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0xd5b940;
    %join;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd5bf90_0, 0;
    %wait E_0xce97a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd5bf90_0, 0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd5bdd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd5bec0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd5bc60_0, 0;
    %assign/vec4 v0xd5bbc0_0, 0;
    %wait E_0xce97a0;
    %wait E_0xce97a0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd5bdd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd5bec0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd5bc60_0, 0;
    %assign/vec4 v0xd5bbc0_0, 0;
    %pushi/vec4 35, 0, 32;
T_4.22 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.23, 5;
    %jmp/1 T_4.23, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xce97a0;
    %jmp T_4.22;
T_4.23 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd5bdd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd5bec0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd5bc60_0, 0;
    %assign/vec4 v0xd5bbc0_0, 0;
    %pushi/vec4 2, 0, 32;
T_4.24 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.25, 5;
    %jmp/1 T_4.25, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xce97a0;
    %jmp T_4.24;
T_4.25 ;
    %pop/vec4 1;
    %pushi/vec4 20, 0, 32;
T_4.26 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.27, 5;
    %jmp/1 T_4.27, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xce97a0;
    %vpi_func 3 186 "$random" 32 {0 0 0};
    %vpi_func 3 186 "$random" 32 {0 0 0};
    %and;
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0xd5bbc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd5bc60_0, 0;
    %assign/vec4 v0xd5bdd0_0, 0;
    %vpi_func 3 187 "$random" 32 {0 0 0};
    %pushi/vec4 7, 0, 32;
    %and;
    %or/r;
    %assign/vec4 v0xd5bec0_0, 0;
    %jmp T_4.26;
T_4.27 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd5bf90_0, 0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd5bdd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd5bec0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd5bc60_0, 0;
    %assign/vec4 v0xd5bbc0_0, 0;
    %wait E_0xce97a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd5bf90_0, 0;
    %wait E_0xce97a0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd5bdd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd5bec0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd5bc60_0, 0;
    %assign/vec4 v0xd5bbc0_0, 0;
    %pushi/vec4 67, 0, 32;
T_4.28 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.29, 5;
    %jmp/1 T_4.29, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xce97a0;
    %jmp T_4.28;
T_4.29 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd5bdd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd5bec0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd5bc60_0, 0;
    %assign/vec4 v0xd5bbc0_0, 0;
    %pushi/vec4 20, 0, 32;
T_4.30 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.31, 5;
    %jmp/1 T_4.31, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xce97a0;
    %vpi_func 3 199 "$random" 32 {0 0 0};
    %vpi_func 3 199 "$random" 32 {0 0 0};
    %and;
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0xd5bbc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd5bc60_0, 0;
    %assign/vec4 v0xd5bdd0_0, 0;
    %vpi_func 3 200 "$random" 32 {0 0 0};
    %pushi/vec4 7, 0, 32;
    %and;
    %or/r;
    %assign/vec4 v0xd5bec0_0, 0;
    %jmp T_4.30;
T_4.31 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd5bf90_0, 0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd5bdd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd5bec0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd5bc60_0, 0;
    %assign/vec4 v0xd5bbc0_0, 0;
    %wait E_0xce97a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd5bf90_0, 0;
    %pushi/vec4 400, 0, 32;
T_4.32 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.33, 5;
    %jmp/1 T_4.33, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xd0cc50;
    %vpi_func 3 210 "$random" 32 {0 0 0};
    %vpi_func 3 210 "$random" 32 {0 0 0};
    %and;
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0xd5bbc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd5bc60_0, 0;
    %assign/vec4 v0xd5bdd0_0, 0;
    %vpi_func 3 211 "$random" 32 {0 0 0};
    %pushi/vec4 7, 0, 32;
    %and;
    %or/r;
    %assign/vec4 v0xd5bec0_0, 0;
    %vpi_func 3 212 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0xd5bf90_0, 0;
    %jmp T_4.32;
T_4.33 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 215 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0xcc7ef0;
T_5 ;
Ewait_0 .event/or E_0xce84c0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0xd5ab60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %jmp T_5.7;
T_5.0 ;
    %load/vec4 v0xd5a9c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.8, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0xd5aa80_0, 0, 3;
    %jmp T_5.9;
T_5.8 ;
    %load/vec4 v0xd5a760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.10, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0xd5aa80_0, 0, 3;
    %jmp T_5.11;
T_5.10 ;
    %load/vec4 v0xd5a520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0xd5aa80_0, 0, 3;
    %jmp T_5.13;
T_5.12 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0xd5aa80_0, 0, 3;
T_5.13 ;
T_5.11 ;
T_5.9 ;
    %jmp T_5.7;
T_5.1 ;
    %load/vec4 v0xd5a9c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.14, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0xd5aa80_0, 0, 3;
    %jmp T_5.15;
T_5.14 ;
    %load/vec4 v0xd5a760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.16, 8;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0xd5aa80_0, 0, 3;
    %jmp T_5.17;
T_5.16 ;
    %load/vec4 v0xd5a5e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.18, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0xd5aa80_0, 0, 3;
    %jmp T_5.19;
T_5.18 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0xd5aa80_0, 0, 3;
T_5.19 ;
T_5.17 ;
T_5.15 ;
    %jmp T_5.7;
T_5.2 ;
    %load/vec4 v0xd5a9c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.20, 8;
    %load/vec4 v0xd5a8e0_0;
    %pad/u 32;
    %cmpi/u 20, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_mov 9, 5;
    %jmp/0 T_5.22, 9;
    %pushi/vec4 6, 0, 32;
    %jmp/1 T_5.23, 9;
T_5.22 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.23, 9;
 ; End of false expr.
    %blend;
T_5.23;
    %jmp/1 T_5.21, 8;
T_5.20 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_5.21, 8;
 ; End of false expr.
    %blend;
T_5.21;
    %pad/s 3;
    %store/vec4 v0xd5aa80_0, 0, 3;
    %jmp T_5.7;
T_5.3 ;
    %load/vec4 v0xd5a9c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.24, 8;
    %load/vec4 v0xd5a8e0_0;
    %pad/u 32;
    %cmpi/u 20, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_mov 9, 5;
    %jmp/0 T_5.26, 9;
    %pushi/vec4 6, 0, 32;
    %jmp/1 T_5.27, 9;
T_5.26 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_5.27, 9;
 ; End of false expr.
    %blend;
T_5.27;
    %jmp/1 T_5.25, 8;
T_5.24 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_5.25, 8;
 ; End of false expr.
    %blend;
T_5.25;
    %pad/s 3;
    %store/vec4 v0xd5aa80_0, 0, 3;
    %jmp T_5.7;
T_5.4 ;
    %load/vec4 v0xd5a9c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.28, 8;
    %pushi/vec4 4, 0, 32;
    %jmp/1 T_5.29, 8;
T_5.28 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_5.29, 8;
 ; End of false expr.
    %blend;
T_5.29;
    %pad/s 3;
    %store/vec4 v0xd5aa80_0, 0, 3;
    %jmp T_5.7;
T_5.5 ;
    %load/vec4 v0xd5a9c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.30, 8;
    %pushi/vec4 5, 0, 32;
    %jmp/1 T_5.31, 8;
T_5.30 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_5.31, 8;
 ; End of false expr.
    %blend;
T_5.31;
    %pad/s 3;
    %store/vec4 v0xd5aa80_0, 0, 3;
    %jmp T_5.7;
T_5.6 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0xd5aa80_0, 0, 3;
    %jmp T_5.7;
T_5.7 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0xcc7ef0;
T_6 ;
    %wait E_0xce8270;
    %load/vec4 v0xd5a460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xd5ab60_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0xd5aa80_0;
    %assign/vec4 v0xd5ab60_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0xcc7ef0;
T_7 ;
    %wait E_0xce97a0;
    %load/vec4 v0xd5ab60_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0xd5ab60_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0xd5a8e0_0;
    %pad/u 32;
    %cmpi/u 20, 0, 32;
    %jmp/0xz  T_7.3, 5;
    %load/vec4 v0xd5a8e0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0xd5a8e0_0, 0;
T_7.3 ;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0xd5a8e0_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0xd5c2f0;
T_8 ;
    %wait E_0xce8270;
    %load/vec4 v0xd5cab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0xd5d400_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0xd5d260_0;
    %assign/vec4 v0xd5d400_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0xd5c2f0;
T_9 ;
    %wait E_0xcd16f0;
    %load/vec4 v0xd5cee0_0;
    %addi 1, 0, 7;
    %assign/vec4 v0xd5cee0_0, 0;
    %load/vec4 v0xd5d400_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0xd5d260_0, 0, 5;
    %jmp T_9.6;
T_9.0 ;
    %load/vec4 v0xd5ccb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.7, 8;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0xd5d260_0, 0, 5;
    %jmp T_9.8;
T_9.7 ;
    %load/vec4 v0xd5d130_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.9, 4;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0xd5d260_0, 0, 5;
    %jmp T_9.10;
T_9.9 ;
    %load/vec4 v0xd5cf80_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.13, 9;
    %load/vec4 v0xd5d130_0;
    %and;
T_9.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.11, 8;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0xd5d260_0, 0, 5;
    %jmp T_9.12;
T_9.11 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0xd5d260_0, 0, 5;
T_9.12 ;
T_9.10 ;
T_9.8 ;
    %jmp T_9.6;
T_9.1 ;
    %load/vec4 v0xd5cbc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.14, 8;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0xd5d260_0, 0, 5;
    %jmp T_9.15;
T_9.14 ;
    %load/vec4 v0xd5d130_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.16, 4;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0xd5d260_0, 0, 5;
    %jmp T_9.17;
T_9.16 ;
    %load/vec4 v0xd5cf80_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.20, 9;
    %load/vec4 v0xd5d130_0;
    %and;
T_9.20;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.18, 8;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0xd5d260_0, 0, 5;
    %jmp T_9.19;
T_9.18 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0xd5d260_0, 0, 5;
T_9.19 ;
T_9.17 ;
T_9.15 ;
    %jmp T_9.6;
T_9.2 ;
    %load/vec4 v0xd5d130_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.21, 4;
    %load/vec4 v0xd5d400_0;
    %parti/s 4, 0, 2;
    %pad/u 5;
    %store/vec4 v0xd5d260_0, 0, 5;
    %jmp T_9.22;
T_9.21 ;
    %load/vec4 v0xd5cee0_0;
    %pad/u 32;
    %cmpi/u 20, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_9.23, 5;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0xd5d260_0, 0, 5;
    %jmp T_9.24;
T_9.23 ;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0xd5d260_0, 0, 5;
T_9.24 ;
T_9.22 ;
    %jmp T_9.6;
T_9.3 ;
    %load/vec4 v0xd5d130_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.25, 4;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0xd5d260_0, 0, 5;
    %jmp T_9.26;
T_9.25 ;
    %load/vec4 v0xd5cbc0_0;
    %flag_set/vec4 8;
    %jmp/1 T_9.29, 8;
    %load/vec4 v0xd5ccb0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_9.29;
    %jmp/0xz  T_9.27, 8;
    %load/vec4 v0xd5d400_0;
    %store/vec4 v0xd5d260_0, 0, 5;
    %jmp T_9.28;
T_9.27 ;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0xd5d260_0, 0, 5;
T_9.28 ;
T_9.26 ;
    %jmp T_9.6;
T_9.4 ;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0xd5d260_0, 0, 5;
    %jmp T_9.6;
T_9.6 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0xd5c2f0;
T_10 ;
    %wait E_0xcd1440;
    %load/vec4 v0xd5d400_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xd5d4e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd5d5a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd5c9d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd5d070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd5d340_0, 0, 1;
    %jmp T_10.6;
T_10.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xd5d4e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd5d5a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd5c9d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd5d070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd5d340_0, 0, 1;
    %jmp T_10.6;
T_10.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd5d4e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xd5d5a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd5c9d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd5d070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd5d340_0, 0, 1;
    %jmp T_10.6;
T_10.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd5d4e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd5d5a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xd5c9d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd5d070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd5d340_0, 0, 1;
    %jmp T_10.6;
T_10.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd5d4e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd5d5a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd5c9d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xd5d070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd5d340_0, 0, 1;
    %jmp T_10.6;
T_10.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd5d4e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd5d5a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd5c9d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd5d070_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xd5d340_0, 0, 1;
    %jmp T_10.6;
T_10.6 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0xd5c2f0;
T_11 ;
    %wait E_0xce8270;
    %load/vec4 v0xd5cab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0xd5cee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd5d340_0, 0;
    %load/vec4 v0xd5cab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0xd5d400_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0xd5d260_0;
    %assign/vec4 v0xd5d400_0, 0;
T_11.3 ;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0xd5d400_0;
    %load/vec4 v0xd5d260_0;
    %cmp/ne;
    %jmp/0xz  T_11.4, 4;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0xd5cee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd5d340_0, 0;
    %load/vec4 v0xd5d260_0;
    %assign/vec4 v0xd5d400_0, 0;
    %jmp T_11.5;
T_11.4 ;
    %load/vec4 v0xd5d400_0;
    %cmpi/e 4, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_11.8, 4;
    %load/vec4 v0xd5d130_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_11.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %load/vec4 v0xd5cee0_0;
    %addi 1, 0, 7;
    %assign/vec4 v0xd5cee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd5d340_0, 0;
    %jmp T_11.7;
T_11.6 ;
    %load/vec4 v0xd5cee0_0;
    %pad/u 32;
    %cmpi/u 20, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_11.9, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd5d340_0, 0;
    %jmp T_11.10;
T_11.9 ;
    %load/vec4 v0xd5d340_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_11.13, 4;
    %load/vec4 v0xd5d130_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_11.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.11, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd5d340_0, 0;
    %jmp T_11.12;
T_11.11 ;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0xd5cee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd5d340_0, 0;
T_11.12 ;
T_11.10 ;
T_11.7 ;
T_11.5 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0xd328f0;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd5e360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd5e720_0, 0, 1;
    %end;
    .thread T_12, $init;
    .scope S_0xd328f0;
T_13 ;
T_13.0 ;
    %delay 5, 0;
    %load/vec4 v0xd5e360_0;
    %inv;
    %store/vec4 v0xd5e360_0, 0, 1;
    %jmp T_13.0;
T_13.1 ;
    %end;
    .thread T_13;
    .scope S_0xd328f0;
T_14 ;
    %vpi_call/w 3 263 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 264 "$dumpvars", 32'sb00000000000000000000000000000001, v0xd5bd00_0, v0xd5e860_0, v0xd5e360_0, v0xd5e0f0_0, v0xd5e220_0, v0xd5e2c0_0, v0xd5e5e0_0, v0xd5e400_0, v0xd5e9a0_0, v0xd5e900_0, v0xd5eb40_0, v0xd5ea70_0, v0xd5e050_0, v0xd5dfb0_0, v0xd5e540_0, v0xd5e4a0_0 {0 0 0};
    %end;
    .thread T_14;
    .scope S_0xd328f0;
T_15 ;
    %load/vec4 v0xd5e680_0;
    %parti/u 32, 256, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_15.0, 4;
    %load/vec4 v0xd5e680_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0xd5e680_0;
    %parti/u 32, 224, 32;
    %vpi_call/w 3 314 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "walk_left", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_15.1;
T_15.0 ;
    %vpi_call/w 3 315 "$display", "Hint: Output '%s' has no mismatches.", "walk_left" {0 0 0};
T_15.1 ;
    %load/vec4 v0xd5e680_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_15.2, 4;
    %load/vec4 v0xd5e680_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xd5e680_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 316 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "walk_right", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_15.3;
T_15.2 ;
    %vpi_call/w 3 317 "$display", "Hint: Output '%s' has no mismatches.", "walk_right" {0 0 0};
T_15.3 ;
    %load/vec4 v0xd5e680_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_15.4, 4;
    %load/vec4 v0xd5e680_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xd5e680_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 318 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "aaah", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_15.5;
T_15.4 ;
    %vpi_call/w 3 319 "$display", "Hint: Output '%s' has no mismatches.", "aaah" {0 0 0};
T_15.5 ;
    %load/vec4 v0xd5e680_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_15.6, 4;
    %load/vec4 v0xd5e680_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xd5e680_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 320 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "digging", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_15.7;
T_15.6 ;
    %vpi_call/w 3 321 "$display", "Hint: Output '%s' has no mismatches.", "digging" {0 0 0};
T_15.7 ;
    %load/vec4 v0xd5e680_0;
    %parti/u 32, 320, 32;
    %load/vec4 v0xd5e680_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 323 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 324 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xd5e680_0;
    %parti/u 32, 320, 32;
    %load/vec4 v0xd5e680_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 325 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_15, $final;
    .scope S_0xd328f0;
T_16 ;
    %wait E_0xd0cc50;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xd5e680_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd5e680_0, 4, 32;
    %load/vec4 v0xd5e7c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0xd5e680_0;
    %parti/u 32, 320, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_16.2, 4;
    %vpi_func 3 336 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 288, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd5e680_0, 4, 32;
T_16.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xd5e680_0;
    %pushi/vec4 320, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 320, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd5e680_0, 4, 32;
T_16.0 ;
    %load/vec4 v0xd5e9a0_0;
    %load/vec4 v0xd5e9a0_0;
    %load/vec4 v0xd5e900_0;
    %xor;
    %load/vec4 v0xd5e9a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_16.4, 6;
    %load/vec4 v0xd5e680_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_16.6, 4;
    %vpi_func 3 340 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd5e680_0, 4, 32;
T_16.6 ;
    %load/vec4 v0xd5e680_0;
    %parti/u 32, 256, 32;
    %addi 1, 0, 32;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd5e680_0, 4, 32;
T_16.4 ;
    %load/vec4 v0xd5eb40_0;
    %load/vec4 v0xd5eb40_0;
    %load/vec4 v0xd5ea70_0;
    %xor;
    %load/vec4 v0xd5eb40_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_16.8, 6;
    %load/vec4 v0xd5e680_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_16.10, 4;
    %vpi_func 3 343 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd5e680_0, 4, 32;
T_16.10 ;
    %load/vec4 v0xd5e680_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd5e680_0, 4, 32;
T_16.8 ;
    %load/vec4 v0xd5e050_0;
    %load/vec4 v0xd5e050_0;
    %load/vec4 v0xd5dfb0_0;
    %xor;
    %load/vec4 v0xd5e050_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_16.12, 6;
    %load/vec4 v0xd5e680_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_16.14, 4;
    %vpi_func 3 346 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd5e680_0, 4, 32;
T_16.14 ;
    %load/vec4 v0xd5e680_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd5e680_0, 4, 32;
T_16.12 ;
    %load/vec4 v0xd5e540_0;
    %load/vec4 v0xd5e540_0;
    %load/vec4 v0xd5e4a0_0;
    %xor;
    %load/vec4 v0xd5e540_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_16.16, 6;
    %load/vec4 v0xd5e680_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_16.18, 4;
    %vpi_func 3 349 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd5e680_0, 4, 32;
T_16.18 ;
    %load/vec4 v0xd5e680_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd5e680_0, 4, 32;
T_16.16 ;
    %jmp T_16;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/lemmings4/lemmings4_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth5/human/lemmings4/iter4/response3/top_module.sv";
