// Seed: 3328316315
module module_0 (
    input wand id_0,
    input wor id_1,
    input supply0 id_2,
    input tri1 id_3,
    output uwire id_4,
    output wand id_5,
    output tri1 id_6,
    input wor id_7,
    input supply1 id_8,
    output wand id_9,
    input wor id_10,
    output tri id_11,
    input uwire id_12,
    input supply0 id_13,
    input supply0 id_14,
    input supply1 id_15
);
  logic [1 : -1] id_17;
  ;
  wire id_18;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input tri id_0,
    output tri1 id_1,
    output tri1 id_2,
    input supply1 id_3,
    input tri1 id_4,
    output supply0 id_5,
    output wor id_6,
    output wor id_7,
    input tri0 id_8,
    output supply1 id_9,
    output uwire id_10,
    output tri1 id_11,
    inout supply1 id_12,
    input tri1 id_13,
    output wor id_14,
    input tri id_15,
    input tri1 id_16,
    input supply0 id_17,
    output supply0 id_18
);
  logic [-1 : 1] id_20;
  ;
  module_0 modCall_1 (
      id_15,
      id_16,
      id_15,
      id_4,
      id_6,
      id_6,
      id_6,
      id_12,
      id_15,
      id_9,
      id_12,
      id_5,
      id_3,
      id_12,
      id_16,
      id_0
  );
endmodule
