#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu Apr 26 20:47:27 2018
# Process ID: 29849
# Current directory: /home/dakre/dpr_rt/hw/Sources/lab/managed_ip_project/managed_ip_project.runs/prc_synth_1
# Command line: vivado -log prc.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source prc.tcl
# Log file: /home/dakre/dpr_rt/hw/Sources/lab/managed_ip_project/managed_ip_project.runs/prc_synth_1/prc.vds
# Journal file: /home/dakre/dpr_rt/hw/Sources/lab/managed_ip_project/managed_ip_project.runs/prc_synth_1/vivado.jou
#-----------------------------------------------------------
Sourcing tcl script '/home/dakre/.Xilinx/Vivado/Vivado_init.tcl'
42 Beta devices matching pattern found, 0 enabled.
source prc.tcl -notrace
Command: synth_design -top prc -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 29869 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1330.375 ; gain = 100.000 ; free physical = 3428 ; free virtual = 13576
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'prc' [/home/dakre/dpr_rt/hw/Sources/lab/prc/synth/prc.vhd:112]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
INFO: [Synth 8-3491] module 'prc_prc' declared at '/home/dakre/dpr_rt/hw/Sources/lab/prc/prc_prc.vhd:77' bound to instance 'U0' of component 'prc_prc' [/home/dakre/dpr_rt/hw/Sources/lab/prc/synth/prc.vhd:232]
INFO: [Synth 8-638] synthesizing module 'prc_prc' [/home/dakre/dpr_rt/hw/Sources/lab/prc/prc_prc.vhd:192]
	Parameter C_RESET_ACTIVE_LEVEL bound to: 1'b1 
	Parameter C_NUM_VIRTUAL_SOCKETS bound to: 1 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'prc_prc_vsm_vs_main' [/home/dakre/dpr_rt/hw/Sources/lab/prc/prc_prc_vsm_vs_main.vhd:188]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_VS_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_RM_ID_WIDTH bound to: 5 - type: integer 
	Parameter C_BS_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_VS_ID bound to: 0 - type: integer 
	Parameter C_RM_REQUIRES_UNLOAD_BITSTREAM bound to: 1 - type: integer 
	Parameter C_NUM_RMS bound to: 13 - type: integer 
	Parameter C_NUM_RMS_ALLOCATED bound to: 32 - type: integer 
	Parameter C_NUM_TRIGGERS_ALLOCATED bound to: 32 - type: integer 
	Parameter C_NUM_HW_TRIGGERS bound to: 12 - type: integer 
	Parameter C_NUM_BITSTREAMS_ALLOCATED bound to: 32 - type: integer 
	Parameter C_RESET_ACTIVE_LEVEL bound to: 1'b1 
	Parameter C_AXI_REG_ADDRESS_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_REG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TABLE_SELECT_MSB bound to: 10 - type: integer 
	Parameter C_TABLE_SELECT_LSB bound to: 9 - type: integer 
	Parameter C_REG_SELECT_MSB bound to: 8 - type: integer 
	Parameter C_REG_SELECT_LSB bound to: 2 - type: integer 
	Parameter C_HAS_AXI_LITE bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_STATUS bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_CONTROL bound to: 0 - type: integer 
	Parameter C_SHUTDOWN_ON_ERROR bound to: 1 - type: integer 
	Parameter C_START_IN_SHUTDOWN bound to: 0 - type: integer 
	Parameter C_HAS_DEFAULT_RM bound to: 1'b1 
	Parameter C_SKIP_RM_STARTUP_AFTER_RESET bound to: 1'b0 
	Parameter C_DEFAULT_RM_ID bound to: 0 - type: integer 
	Parameter C_DEFAULT_SHUTDOWN_REQUIRED bound to: 2'b00 
	Parameter C_DEFAULT_RESET_REQUIRED bound to: 2'b11 
	Parameter C_DEFAULT_RESET_DURATION bound to: 8'b00000000 
	Parameter C_DEFAULT_SW_STARTUP_REQUIRED bound to: 1'b0 
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/dakre/dpr_rt/hw/Sources/lab/prc/prc_prc_vsm_vs_main.vhd:375]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/dakre/dpr_rt/hw/Sources/lab/prc/prc_prc_vsm_vs_main.vhd:375]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/dakre/dpr_rt/hw/Sources/lab/prc/prc_prc_vsm_vs_main.vhd:433]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/dakre/dpr_rt/hw/Sources/lab/prc/prc_prc_vsm_vs_main.vhd:433]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/dakre/dpr_rt/hw/Sources/lab/prc/prc_prc_vsm_vs_main.vhd:555]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/dakre/dpr_rt/hw/Sources/lab/prc/prc_prc_vsm_vs_main.vhd:555]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "false" *) [/home/dakre/dpr_rt/hw/Sources/lab/prc/prc_prc_vsm_vs_main.vhd:601]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/dakre/dpr_rt/hw/Sources/lab/prc/prc_prc_vsm_vs_main.vhd:601]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/dakre/dpr_rt/hw/Sources/lab/prc/prc_prc_vsm_vs_main.vhd:652]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/dakre/dpr_rt/hw/Sources/lab/prc/prc_prc_vsm_vs_main.vhd:652]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/dakre/dpr_rt/hw/Sources/lab/prc/prc_prc_vsm_vs_main.vhd:700]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/dakre/dpr_rt/hw/Sources/lab/prc/prc_prc_vsm_vs_main.vhd:700]
INFO: [Synth 8-3919] null assignment ignored [/home/dakre/dpr_rt/hw/Sources/lab/prc/prc_prc_vsm_vs_main.vhd:2179]
INFO: [Synth 8-3919] null assignment ignored [/home/dakre/dpr_rt/hw/Sources/lab/prc/prc_prc_vsm_vs_main.vhd:3882]
WARNING: [Synth 8-6026] Ignoring keep related attribute (keep/mark_debug/dont_touch) applied on memory [/home/dakre/dpr_rt/hw/Sources/lab/prc/prc_prc_vsm_vs_main.vhd:375]
WARNING: [Synth 8-6026] Ignoring keep related attribute (keep/mark_debug/dont_touch) applied on memory [/home/dakre/dpr_rt/hw/Sources/lab/prc/prc_prc_vsm_vs_main.vhd:555]
WARNING: [Synth 8-6026] Ignoring keep related attribute (keep/mark_debug/dont_touch) applied on memory [/home/dakre/dpr_rt/hw/Sources/lab/prc/prc_prc_vsm_vs_main.vhd:433]
WARNING: [Synth 8-6026] Ignoring keep related attribute (keep/mark_debug/dont_touch) applied on memory [/home/dakre/dpr_rt/hw/Sources/lab/prc/prc_prc_vsm_vs_main.vhd:652]
WARNING: [Synth 8-6026] Ignoring keep related attribute (keep/mark_debug/dont_touch) applied on memory [/home/dakre/dpr_rt/hw/Sources/lab/prc/prc_prc_vsm_vs_main.vhd:700]
WARNING: [Synth 8-6014] Unused sequential element v_cp_error_reg was removed.  [/home/dakre/dpr_rt/hw/Sources/lab/prc/prc_prc_vsm_vs_main.vhd:2976]
WARNING: [Synth 8-6014] Unused sequential element v_cp_lost_error_reg was removed.  [/home/dakre/dpr_rt/hw/Sources/lab/prc/prc_prc_vsm_vs_main.vhd:2977]
INFO: [Synth 8-256] done synthesizing module 'prc_prc_vsm_vs_main' (9#1) [/home/dakre/dpr_rt/hw/Sources/lab/prc/prc_prc_vsm_vs_main.vhd:188]
INFO: [Synth 8-638] synthesizing module 'prc_prc_fetch' [/home/dakre/dpr_rt/hw/Sources/lab/prc/prc_prc_fetch.vhd:180]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_VS_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_RM_ID_WIDTH bound to: 5 - type: integer 
	Parameter C_BS_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_CFG_PORT_ID bound to: 0 - type: integer 
	Parameter C_NUM_VIRTUAL_SOCKETS bound to: 1 - type: integer 
	Parameter C_RESET_ACTIVE_LEVEL bound to: 1'b1 
	Parameter C_ADDR_WIDTH_CFG_MEM bound to: 32 - type: integer 
	Parameter C_DATA_WIDTH_CFG_MEM bound to: 32 - type: integer 
	Parameter C_SIZE_WIDTH bound to: 32 - type: integer 
	Parameter C_LOWER_SEGMENT_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-3919] null assignment ignored [/home/dakre/dpr_rt/hw/Sources/lab/prc/prc_prc_fetch.vhd:347]
INFO: [Synth 8-3491] module 'glb_srl_fifo' declared at '/home/dakre/dpr_rt/hw/Sources/lab/prc/hdl/axi_utils_v2_0_vh_rfs.vhd:2360' bound to instance 'i_req_fifo' of component 'glb_srl_fifo' [/home/dakre/dpr_rt/hw/Sources/lab/prc/prc_prc_fetch.vhd:856]
INFO: [Synth 8-3491] module 'glb_srl_fifo' declared at '/home/dakre/dpr_rt/hw/Sources/lab/prc/hdl/axi_utils_v2_0_vh_rfs.vhd:2360' bound to instance 'i_id_fifo' of component 'glb_srl_fifo' [/home/dakre/dpr_rt/hw/Sources/lab/prc/prc_prc_fetch.vhd:1014]
INFO: [Synth 8-3491] module 'glb_srl_fifo' declared at '/home/dakre/dpr_rt/hw/Sources/lab/prc/hdl/axi_utils_v2_0_vh_rfs.vhd:2360' bound to instance 'i_cmd_fifo' of component 'glb_srl_fifo' [/home/dakre/dpr_rt/hw/Sources/lab/prc/prc_prc_fetch.vhd:1267]
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_M_AXI_MM2S_ARID bound to: 0 - type: integer 
	Parameter C_M_AXI_MM2S_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MM2S_USER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S_STSFIFO bound to: 1 - type: integer 
	Parameter C_MM2S_STSCMD_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_MM2S_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_MM2S_BURST_SIZE bound to: 256 - type: integer 
	Parameter C_MM2S_BTT_USED bound to: 23 - type: integer 
	Parameter C_MM2S_ADDR_PIPE_DEPTH bound to: 3 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 0 - type: integer 
	Parameter C_M_AXI_S2MM_AWID bound to: 1 - type: integer 
	Parameter C_M_AXI_S2MM_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_S2MM_STSFIFO bound to: 0 - type: integer 
	Parameter C_S2MM_STSCMD_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_S2MM_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_S2MM_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_S2MM_BTT_USED bound to: 16 - type: integer 
	Parameter C_S2MM_SUPPORT_INDET_BTT bound to: 0 - type: integer 
	Parameter C_S2MM_ADDR_PIPE_DEPTH bound to: 3 - type: integer 
	Parameter C_FAMILY bound to: kintexuplus - type: string 
	Parameter C_MM2S_INCLUDE_SF bound to: 0 - type: integer 
	Parameter C_S2MM_INCLUDE_SF bound to: 0 - type: integer 
	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
	Parameter C_ENABLE_MM2S_TKEEP bound to: 1 - type: integer 
	Parameter C_ENABLE_S2MM_TKEEP bound to: 1 - type: integer 
	Parameter C_ENABLE_SKID_BUF bound to: 11111 - type: string 
	Parameter C_ENABLE_S2MM_ADV_SIG bound to: 0 - type: integer 
	Parameter C_ENABLE_MM2S_ADV_SIG bound to: 0 - type: integer 
	Parameter C_CMD_WIDTH bound to: 72 - type: integer 
INFO: [Synth 8-3491] module 'prc_dma' declared at '/home/dakre/dpr_rt/hw/Sources/lab/prc/hdl/prc_v1_2_rfs.vhd:19333' bound to instance 'i_dma' of component 'prc_dma' [/home/dakre/dpr_rt/hw/Sources/lab/prc/prc_prc_fetch.vhd:1343]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f' [/home/dakre/dpr_rt/hw/Sources/lab/prc/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f' [/home/dakre/dpr_rt/hw/Sources/lab/prc/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 59 - type: integer 
	Parameter C_DEPTH bound to: 3 - type: integer 
	Parameter C_FAMILY bound to: kintexuplus - type: string 
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f' [/home/dakre/dpr_rt/hw/Sources/lab/prc/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
	Parameter C_SIZE bound to: 3 - type: integer 
	Parameter C_FAMILY bound to: kintexuplus - type: string 
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f' (16#1) [/home/dakre/dpr_rt/hw/Sources/lab/prc/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f' [/home/dakre/dpr_rt/hw/Sources/lab/prc/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 3 - type: integer 
	Parameter C_DWIDTH bound to: 59 - type: integer 
	Parameter C_FAMILY bound to: kintexuplus - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f' (17#1) [/home/dakre/dpr_rt/hw/Sources/lab/prc/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f' (18#1) [/home/dakre/dpr_rt/hw/Sources/lab/prc/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f' (19#1) [/home/dakre/dpr_rt/hw/Sources/lab/prc/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized0' [/home/dakre/dpr_rt/hw/Sources/lab/prc/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized0' [/home/dakre/dpr_rt/hw/Sources/lab/prc/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 29 - type: integer 
	Parameter C_DEPTH bound to: 3 - type: integer 
	Parameter C_FAMILY bound to: kintexuplus - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized0' [/home/dakre/dpr_rt/hw/Sources/lab/prc/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 3 - type: integer 
	Parameter C_DWIDTH bound to: 29 - type: integer 
	Parameter C_FAMILY bound to: kintexuplus - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized0' (21#1) [/home/dakre/dpr_rt/hw/Sources/lab/prc/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized0' (21#1) [/home/dakre/dpr_rt/hw/Sources/lab/prc/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized0' (21#1) [/home/dakre/dpr_rt/hw/Sources/lab/prc/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
WARNING: [Synth 8-6014] Unused sequential element rechecked_id_reg_source_used_reg was removed.  [/home/dakre/dpr_rt/hw/Sources/lab/prc/prc_prc_fetch.vhd:1101]
INFO: [Synth 8-4471] merging register 'dma_size_reg[31:0]' into 'v_dma_size_reg[31:0]' [/home/dakre/dpr_rt/hw/Sources/lab/prc/prc_prc_fetch.vhd:1198]
WARNING: [Synth 8-6014] Unused sequential element dma_size_reg was removed.  [/home/dakre/dpr_rt/hw/Sources/lab/prc/prc_prc_fetch.vhd:1198]
INFO: [Synth 8-256] done synthesizing module 'prc_prc_fetch' (27#1) [/home/dakre/dpr_rt/hw/Sources/lab/prc/prc_prc_fetch.vhd:180]
INFO: [Synth 8-638] synthesizing module 'prc_prc_icap_if_0' [/home/dakre/dpr_rt/hw/Sources/lab/prc/prc_prc_icap_if_0.vhd:140]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_RESET_ACTIVE_LEVEL bound to: 1'b1 
	Parameter C_DATA_WIDTH_CFG_MEM bound to: 32 - type: integer 
	Parameter C_ICAP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_VS_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_RM_ID_WIDTH bound to: 5 - type: integer 
	Parameter C_BS_ID_WIDTH bound to: 1 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: distributed - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 32 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 34 - type: integer 
	Parameter READ_MODE bound to: std - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_DATA_WIDTH bound to: 34 - type: integer 
	Parameter CDC_SYNC_STAGES bound to: 2 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 5 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 3 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_async' declared at '/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1988' bound to instance 'i_bs_fifo' of component 'xpm_fifo_async' [/home/dakre/dpr_rt/hw/Sources/lab/prc/prc_prc_icap_if_0.vhd:466]
INFO: [Synth 8-638] synthesizing module 'xpm_fifo_async' [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1988]
	Parameter FIFO_MEMORY_TYPE bound to: distributed - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 32 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 34 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 5 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: std - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 34 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 3 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_SYNC_STAGES bound to: 2 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter P_FIFO_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xpm_fifo_base' [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
	Parameter COMMON_CLOCK bound to: 0 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 32 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 34 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 5 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: 0 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 34 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 3 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 1 - type: integer 
	Parameter RD_MODE bound to: 0 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 32 - type: integer 
	Parameter FIFO_SIZE bound to: 1088 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b0 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 5 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 3 - type: integer 
	Parameter PF_THRESH_MIN bound to: 5 - type: integer 
	Parameter PF_THRESH_MAX bound to: 29 - type: integer 
	Parameter PE_THRESH_MIN bound to: 3 - type: integer 
	Parameter PE_THRESH_MAX bound to: 29 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 6 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 6 - type: integer 
	Parameter RD_LATENCY bound to: 0 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0000011100000111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b0 
	Parameter EN_WACK bound to: 1'b0 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b0 
	Parameter EN_DVLD bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base' [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 1088 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 1 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 34 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 34 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 34 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 34 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 34 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 34 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 0 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 34 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 34 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 34 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 34 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 34 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 34 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 34 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:458]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base' (29#1) [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_gray' [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:300]
	Parameter DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter REG_OUTPUT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:390]
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:449]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_gray' (30#1) [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:300]
INFO: [Synth 8-638] synthesizing module 'xpm_fifo_reg_vec' [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1778]
	Parameter REG_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_fifo_reg_vec' (31#1) [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1778]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_gray__parameterized0' [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:300]
	Parameter DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter REG_OUTPUT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 6 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:449]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_gray__parameterized0' (31#1) [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:300]
INFO: [Synth 8-638] synthesizing module 'xpm_fifo_reg_vec__parameterized0' [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1778]
	Parameter REG_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_fifo_reg_vec__parameterized0' (31#1) [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1778]
INFO: [Synth 8-638] synthesizing module 'xpm_fifo_rst' [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1609]
	Parameter COMMON_CLOCK bound to: 0 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xpm_reg_pipe_bit' [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1819]
	Parameter PIPE_STAGES bound to: 2 - type: integer 
	Parameter RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xpm_fifo_reg_bit' [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
	Parameter RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_fifo_reg_bit' (32#1) [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
INFO: [Synth 8-256] done synthesizing module 'xpm_reg_pipe_bit' (33#1) [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1819]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_sync_rst' [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1045]
	Parameter DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter INIT bound to: 32'sb00000000000000000000000000000000 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 1 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter DEF_VAL bound to: 1'b0 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1097]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_sync_rst' (34#1) [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1045]
INFO: [Synth 8-638] synthesizing module 'xpm_reg_pipe_bit__parameterized0' [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1819]
	Parameter PIPE_STAGES bound to: 3 - type: integer 
	Parameter RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_reg_pipe_bit__parameterized0' (34#1) [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1819]
INFO: [Synth 8-256] done synthesizing module 'xpm_fifo_rst' (35#1) [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1609]
INFO: [Synth 8-638] synthesizing module 'xpm_counter_updn' [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1752]
	Parameter COUNTER_WIDTH bound to: 6 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_counter_updn' (36#1) [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1752]
INFO: [Synth 8-638] synthesizing module 'xpm_counter_updn__parameterized0' [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1752]
	Parameter COUNTER_WIDTH bound to: 5 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_counter_updn__parameterized0' (36#1) [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1752]
INFO: [Synth 8-638] synthesizing module 'xpm_counter_updn__parameterized1' [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1752]
	Parameter COUNTER_WIDTH bound to: 5 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_counter_updn__parameterized1' (36#1) [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1752]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-3848] Net invalid_state in module/entity xpm_fifo_base does not have driver. [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:230]
WARNING: [Synth 8-3848] Net ram_regce_pipe in module/entity xpm_fifo_base does not have driver. [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:254]
INFO: [Synth 8-256] done synthesizing module 'xpm_fifo_base' (37#1) [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'xpm_fifo_async' (38#1) [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1988]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/dakre/dpr_rt/hw/Sources/lab/prc/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 0 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 1 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 1 - type: integer 
	Parameter C_MTBF_STAGES bound to: 2 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'REG_P_IN_cdc_from' to cell 'FDR' [/home/dakre/dpr_rt/hw/Sources/lab/prc/hdl/lib_cdc_v1_0_rfs.vhd:219]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'REG_P_IN2_cdc_to' to cell 'FDR' [/home/dakre/dpr_rt/hw/Sources/lab/prc/hdl/lib_cdc_v1_0_rfs.vhd:232]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d2' to cell 'FDR' [/home/dakre/dpr_rt/hw/Sources/lab/prc/hdl/lib_cdc_v1_0_rfs.vhd:269]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d3' to cell 'FDR' [/home/dakre/dpr_rt/hw/Sources/lab/prc/hdl/lib_cdc_v1_0_rfs.vhd:279]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d4' to cell 'FDR' [/home/dakre/dpr_rt/hw/Sources/lab/prc/hdl/lib_cdc_v1_0_rfs.vhd:289]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d5' to cell 'FDR' [/home/dakre/dpr_rt/hw/Sources/lab/prc/hdl/lib_cdc_v1_0_rfs.vhd:299]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d6' to cell 'FDR' [/home/dakre/dpr_rt/hw/Sources/lab/prc/hdl/lib_cdc_v1_0_rfs.vhd:309]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d7' to cell 'FDR' [/home/dakre/dpr_rt/hw/Sources/lab/prc/hdl/lib_cdc_v1_0_rfs.vhd:320]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_scndry_out' to cell 'FDR' [/home/dakre/dpr_rt/hw/Sources/lab/prc/hdl/lib_cdc_v1_0_rfs.vhd:330]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 's_rst_d1' to cell 'FDR' [/home/dakre/dpr_rt/hw/Sources/lab/prc/hdl/lib_cdc_v1_0_rfs.vhd:339]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 's_rst_d2' to cell 'FDR' [/home/dakre/dpr_rt/hw/Sources/lab/prc/hdl/lib_cdc_v1_0_rfs.vhd:347]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 's_rst_d3' to cell 'FDR' [/home/dakre/dpr_rt/hw/Sources/lab/prc/hdl/lib_cdc_v1_0_rfs.vhd:355]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 's_rst_d4' to cell 'FDR' [/home/dakre/dpr_rt/hw/Sources/lab/prc/hdl/lib_cdc_v1_0_rfs.vhd:364]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 's_rst_d5' to cell 'FDR' [/home/dakre/dpr_rt/hw/Sources/lab/prc/hdl/lib_cdc_v1_0_rfs.vhd:374]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 's_rst_d6' to cell 'FDR' [/home/dakre/dpr_rt/hw/Sources/lab/prc/hdl/lib_cdc_v1_0_rfs.vhd:383]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 's_rst_d7' to cell 'FDR' [/home/dakre/dpr_rt/hw/Sources/lab/prc/hdl/lib_cdc_v1_0_rfs.vhd:392]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (39#1) [/home/dakre/dpr_rt/hw/Sources/lab/prc/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter FIFO_MEMORY_TYPE bound to: distributed - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 7 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 7 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 11 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 7 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_sync' declared at '/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1845' bound to instance 'xpm_fifo_sync_inst' of component 'xpm_fifo_sync' [/home/dakre/dpr_rt/hw/Sources/lab/prc/prc_prc_icap_if_0.vhd:751]
INFO: [Synth 8-638] synthesizing module 'xpm_fifo_sync' [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1845]
	Parameter FIFO_MEMORY_TYPE bound to: distributed - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 7 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 11 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 7 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 7 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter P_FIFO_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 1 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xpm_fifo_base__parameterized0' [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 7 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 11 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 7 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 7 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 1 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 16 - type: integer 
	Parameter FIFO_SIZE bound to: 112 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b0 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 9 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 5 - type: integer 
	Parameter PF_THRESH_MIN bound to: 7 - type: integer 
	Parameter PF_THRESH_MAX bound to: 11 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 11 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 5 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 5 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0000011100000111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b0 
	Parameter EN_WACK bound to: 1'b0 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b0 
	Parameter EN_DVLD bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized0' [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 112 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 7 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 7 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 7 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 4 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 7 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 7 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 7 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 4 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 7 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 7 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 7 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 7 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 16 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 7 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 7 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 7 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:458]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2577]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized0' (39#1) [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-226] default block is never used [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1146]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1145]
INFO: [Synth 8-226] default block is never used [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1193]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1192]
INFO: [Synth 8-226] default block is never used [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1204]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1203]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1235]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1242]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1249]
INFO: [Synth 8-638] synthesizing module 'xpm_counter_updn__parameterized2' [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1752]
	Parameter COUNTER_WIDTH bound to: 2 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_counter_updn__parameterized2' (39#1) [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1752]
INFO: [Synth 8-638] synthesizing module 'xpm_fifo_rst__parameterized0' [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1609]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_fifo_rst__parameterized0' (39#1) [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1609]
INFO: [Synth 8-638] synthesizing module 'xpm_counter_updn__parameterized3' [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1752]
	Parameter COUNTER_WIDTH bound to: 5 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_counter_updn__parameterized3' (39#1) [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1752]
INFO: [Synth 8-638] synthesizing module 'xpm_counter_updn__parameterized4' [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1752]
	Parameter COUNTER_WIDTH bound to: 4 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_counter_updn__parameterized4' (39#1) [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1752]
INFO: [Synth 8-638] synthesizing module 'xpm_counter_updn__parameterized5' [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1752]
	Parameter COUNTER_WIDTH bound to: 4 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_counter_updn__parameterized5' (39#1) [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1752]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-4471] merging register 'gen_fwft.empty_fwft_fb_reg' into 'gen_fwft.empty_fwft_i_reg' [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1259]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1259]
INFO: [Synth 8-256] done synthesizing module 'xpm_fifo_base__parameterized0' (39#1) [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'xpm_fifo_sync' (40#1) [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1845]
WARNING: [Synth 8-6014] Unused sequential element cfg_error_seen_cmb_d1_reg was removed.  [/home/dakre/dpr_rt/hw/Sources/lab/prc/prc_prc_icap_if_0.vhd:1016]
WARNING: [Synth 8-6014] Unused sequential element lost_error_seen_cmb_d1_reg was removed.  [/home/dakre/dpr_rt/hw/Sources/lab/prc/prc_prc_icap_if_0.vhd:1047]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'prc_prc_icap_if_0' (41#1) [/home/dakre/dpr_rt/hw/Sources/lab/prc/prc_prc_icap_if_0.vhd:140]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'prc_prc' (42#1) [/home/dakre/dpr_rt/hw/Sources/lab/prc/prc_prc.vhd:192]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'prc' (43#1) [/home/dakre/dpr_rt/hw/Sources/lab/prc/synth/prc.vhd:112]
WARNING: [Synth 8-3331] design xpm_fifo_rst__parameterized0 has unconnected port rd_clk
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port sleep
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port rsta
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port regcea
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port injectsbiterra
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port injectdbiterra
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port clkb
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port web[0]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[6]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[5]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[4]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[3]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[2]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[1]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[0]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port injectsbiterrb
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port injectdbiterrb
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_resetn
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[0]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port scndry_resetn
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port sleep
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port rsta
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port regcea
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectsbiterra
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectdbiterra
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port clkb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port rstb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port enb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port regceb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port web[0]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[33]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[32]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[31]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[30]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[29]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[28]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[27]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[26]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[25]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[24]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[23]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[22]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[21]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[20]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[19]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[18]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[17]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[16]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[15]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[14]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[13]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[12]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[11]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[10]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[9]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[8]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[7]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[6]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[5]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[4]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[3]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[2]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[1]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[0]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectsbiterrb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectdbiterrb
WARNING: [Synth 8-3331] design prc_prc_icap_if_0 has unconnected port icap_i[31]
WARNING: [Synth 8-3331] design prc_prc_icap_if_0 has unconnected port icap_i[30]
WARNING: [Synth 8-3331] design prc_prc_icap_if_0 has unconnected port icap_i[29]
WARNING: [Synth 8-3331] design prc_prc_icap_if_0 has unconnected port icap_i[28]
WARNING: [Synth 8-3331] design prc_prc_icap_if_0 has unconnected port icap_i[27]
WARNING: [Synth 8-3331] design prc_prc_icap_if_0 has unconnected port icap_i[26]
WARNING: [Synth 8-3331] design prc_prc_icap_if_0 has unconnected port icap_i[25]
WARNING: [Synth 8-3331] design prc_prc_icap_if_0 has unconnected port icap_i[24]
WARNING: [Synth 8-3331] design prc_prc_icap_if_0 has unconnected port icap_i[23]
WARNING: [Synth 8-3331] design prc_prc_icap_if_0 has unconnected port icap_i[22]
WARNING: [Synth 8-3331] design prc_prc_icap_if_0 has unconnected port icap_i[21]
WARNING: [Synth 8-3331] design prc_prc_icap_if_0 has unconnected port icap_i[20]
WARNING: [Synth 8-3331] design prc_prc_icap_if_0 has unconnected port icap_i[19]
WARNING: [Synth 8-3331] design prc_prc_icap_if_0 has unconnected port icap_i[18]
WARNING: [Synth 8-3331] design prc_prc_icap_if_0 has unconnected port icap_i[17]
WARNING: [Synth 8-3331] design prc_prc_icap_if_0 has unconnected port icap_i[16]
WARNING: [Synth 8-3331] design prc_prc_icap_if_0 has unconnected port icap_i[15]
WARNING: [Synth 8-3331] design prc_prc_icap_if_0 has unconnected port icap_i[14]
WARNING: [Synth 8-3331] design prc_prc_icap_if_0 has unconnected port icap_i[13]
WARNING: [Synth 8-3331] design prc_prc_icap_if_0 has unconnected port icap_i[12]
WARNING: [Synth 8-3331] design prc_prc_icap_if_0 has unconnected port icap_i[11]
WARNING: [Synth 8-3331] design prc_prc_icap_if_0 has unconnected port icap_i[10]
WARNING: [Synth 8-3331] design prc_prc_icap_if_0 has unconnected port icap_i[9]
WARNING: [Synth 8-3331] design prc_prc_icap_if_0 has unconnected port icap_i[8]
WARNING: [Synth 8-3331] design prc_prc_icap_if_0 has unconnected port icap_i[5]
WARNING: [Synth 8-3331] design prc_prc_icap_if_0 has unconnected port icap_i[4]
WARNING: [Synth 8-3331] design prc_prc_icap_if_0 has unconnected port icap_i[3]
WARNING: [Synth 8-3331] design prc_prc_icap_if_0 has unconnected port icap_i[2]
WARNING: [Synth 8-3331] design prc_prc_icap_if_0 has unconnected port icap_i[1]
WARNING: [Synth 8-3331] design prc_prc_icap_if_0 has unconnected port icap_i[0]
WARNING: [Synth 8-3331] design decompress has unconnected port clk
WARNING: [Synth 8-3331] design decompress has unconnected port reset_n
WARNING: [Synth 8-3331] design prc_dma_s2mm_omit_wrap has unconnected port s2mm_aclk
WARNING: [Synth 8-3331] design prc_dma_s2mm_omit_wrap has unconnected port s2mm_aresetn
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 1411.906 ; gain = 181.531 ; free physical = 3413 ; free virtual = 13562
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-3295] tying undriven pin i_dma:s_axis_mm2s_cmd_tdata[71] to constant 0 [/home/dakre/dpr_rt/hw/Sources/lab/prc/prc_prc_fetch.vhd:1343]
INFO: [Synth 8-3295] tying undriven pin i_dma:s_axis_mm2s_cmd_tdata[70] to constant 0 [/home/dakre/dpr_rt/hw/Sources/lab/prc/prc_prc_fetch.vhd:1343]
INFO: [Synth 8-3295] tying undriven pin i_dma:s_axis_mm2s_cmd_tdata[69] to constant 0 [/home/dakre/dpr_rt/hw/Sources/lab/prc/prc_prc_fetch.vhd:1343]
INFO: [Synth 8-3295] tying undriven pin i_dma:s_axis_mm2s_cmd_tdata[68] to constant 0 [/home/dakre/dpr_rt/hw/Sources/lab/prc/prc_prc_fetch.vhd:1343]
INFO: [Synth 8-3295] tying undriven pin i_dma:s_axis_mm2s_cmd_tdata[67] to constant 0 [/home/dakre/dpr_rt/hw/Sources/lab/prc/prc_prc_fetch.vhd:1343]
INFO: [Synth 8-3295] tying undriven pin i_dma:s_axis_mm2s_cmd_tdata[66] to constant 0 [/home/dakre/dpr_rt/hw/Sources/lab/prc/prc_prc_fetch.vhd:1343]
INFO: [Synth 8-3295] tying undriven pin i_dma:s_axis_mm2s_cmd_tdata[65] to constant 0 [/home/dakre/dpr_rt/hw/Sources/lab/prc/prc_prc_fetch.vhd:1343]
INFO: [Synth 8-3295] tying undriven pin i_dma:s_axis_mm2s_cmd_tdata[64] to constant 0 [/home/dakre/dpr_rt/hw/Sources/lab/prc/prc_prc_fetch.vhd:1343]
INFO: [Synth 8-3295] tying undriven pin i_dma:s_axis_mm2s_cmd_tdata[31] to constant 0 [/home/dakre/dpr_rt/hw/Sources/lab/prc/prc_prc_fetch.vhd:1343]
INFO: [Synth 8-3295] tying undriven pin i_dma:s_axis_mm2s_cmd_tdata[29] to constant 0 [/home/dakre/dpr_rt/hw/Sources/lab/prc/prc_prc_fetch.vhd:1343]
INFO: [Synth 8-3295] tying undriven pin i_dma:s_axis_mm2s_cmd_tdata[28] to constant 0 [/home/dakre/dpr_rt/hw/Sources/lab/prc/prc_prc_fetch.vhd:1343]
INFO: [Synth 8-3295] tying undriven pin i_dma:s_axis_mm2s_cmd_tdata[27] to constant 0 [/home/dakre/dpr_rt/hw/Sources/lab/prc/prc_prc_fetch.vhd:1343]
INFO: [Synth 8-3295] tying undriven pin i_dma:s_axis_mm2s_cmd_tdata[26] to constant 0 [/home/dakre/dpr_rt/hw/Sources/lab/prc/prc_prc_fetch.vhd:1343]
INFO: [Synth 8-3295] tying undriven pin i_dma:s_axis_mm2s_cmd_tdata[25] to constant 0 [/home/dakre/dpr_rt/hw/Sources/lab/prc/prc_prc_fetch.vhd:1343]
INFO: [Synth 8-3295] tying undriven pin i_dma:s_axis_mm2s_cmd_tdata[24] to constant 0 [/home/dakre/dpr_rt/hw/Sources/lab/prc/prc_prc_fetch.vhd:1343]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 1411.906 ; gain = 181.531 ; free physical = 3419 ; free virtual = 13568
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 54 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/dakre/dpr_rt/hw/Sources/lab/prc/prc_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/dakre/dpr_rt/hw/Sources/lab/prc/prc_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/dakre/dpr_rt/hw/Sources/lab/prc/prc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/dakre/dpr_rt/hw/Sources/lab/prc/prc.xdc] for cell 'U0'
Parsing XDC File [/home/dakre/dpr_rt/hw/Sources/lab/managed_ip_project/managed_ip_project.runs/prc_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/dakre/dpr_rt/hw/Sources/lab/managed_ip_project/managed_ip_project.runs/prc_synth_1/dont_touch.xdc]
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/i_cp0/i_bs_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/i_cp0/i_bs_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/i_cp0/i_bs_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/i_cp0/i_bs_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/i_cp0/i_bs_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/i_cp0/i_bs_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/i_cp0/i_bs_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/i_cp0/i_bs_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/prc_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/prc_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'U0/i_cp0/i_bs_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'U0/i_cp0/i_bs_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'U0/i_cp0/i_bs_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'U0/i_cp0/i_bs_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'U0/i_cp0/i_bs_fifo/gnuram_async_fifo.xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'U0/i_cp0/i_bs_fifo/gnuram_async_fifo.xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'U0/i_cp0/blk_id_fifo.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'U0/i_cp0/blk_id_fifo.xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/prc_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/prc_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 51 instances were transformed.
  FDE => FDRE: 3 instances
  FDR => FDRE: 48 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1749.898 ; gain = 0.000 ; free physical = 3117 ; free virtual = 13267
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:46 ; elapsed = 00:01:22 . Memory (MB): peak = 1749.898 ; gain = 519.523 ; free physical = 3224 ; free virtual = 13374
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:46 ; elapsed = 00:01:22 . Memory (MB): peak = 1749.898 ; gain = 519.523 ; free physical = 3224 ; free virtual = 13374
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  /home/dakre/dpr_rt/hw/Sources/lab/managed_ip_project/managed_ip_project.runs/prc_synth_1/dont_touch.xdc, line 9).
Applied set_property DONT_TOUCH = true for U0/i_cp0/\blk_id_fifo.xpm_fifo_sync_inst /xpm_fifo_base_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/i_cp0/i_bs_fifo/\gnuram_async_fifo.xpm_fifo_base_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/i_cp0/i_bs_fifo/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_dc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/i_cp0/i_bs_fifo/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/i_cp0/i_bs_fifo/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_dc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/i_cp0/i_bs_fifo/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/i_cp0/i_bs_fifo/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.rrst_wr_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/i_cp0/i_bs_fifo/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.wrst_rd_inst . (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:46 ; elapsed = 00:01:22 . Memory (MB): peak = 1749.898 ; gain = 519.523 ; free physical = 3225 ; free virtual = 13375
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'axi_lite_if'
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "one_hot_rom". This will be implemented in logic
INFO: [Synth 8-5544] ROM "bad_bs_info_addr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axis_ctrl_tready_i" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "start_fetching_all" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "can_exit_ST_RESET_RM" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "rm_shutdown_req_i" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "in_post_reset_startup" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bad_bs_info_addr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axis_ctrl_tready_i" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "start_fetching_all" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "can_exit_ST_RESET_RM" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "rm_shutdown_req_i" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "in_post_reset_startup" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bs_address_table" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bs_size_table" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_rdata_bs_table_id" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lsig_length_adjust_us" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "var_start_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "var_end_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "var_start_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "var_end_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'sig_pcc_sm_state_reg' in module 'prc_dma_pcc'
INFO: [Synth 8-5546] ROM "sig_btt_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_xfer_len_eq_0_im2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_addr_aligned_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_brst_cnt_eq_zero_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_brst_cnt_eq_one_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_no_btt_residue_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sig_sm_ld_calc3_reg_ns" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_sm_ld_calc2_reg_ns" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_sm_ld_xfer_reg_ns" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_pcc_sm_state_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_pcc_sm_state_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_pcc_sm_state_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[0] was removed.  [/home/dakre/dpr_rt/hw/Sources/lab/prc/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[1] was removed.  [/home/dakre/dpr_rt/hw/Sources/lab/prc/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[2] was removed.  [/home/dakre/dpr_rt/hw/Sources/lab/prc/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[0] was removed.  [/home/dakre/dpr_rt/hw/Sources/lab/prc/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[1] was removed.  [/home/dakre/dpr_rt/hw/Sources/lab/prc/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[2] was removed.  [/home/dakre/dpr_rt/hw/Sources/lab/prc/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_eq_0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_max" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sig_new_len_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_dbeat_cntr_eq_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_dbeat_cntr_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'b_fsm.fsm_cs_reg' in module 'prc_prc_fetch'
INFO: [Synth 8-5546] ROM "upper_segment_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "bad_config_error_i" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element v_dma_size_reg was removed.  [/home/dakre/dpr_rt/hw/Sources/lab/prc/prc_prc_fetch.vhd:1195]
WARNING: [Synth 8-6014] Unused sequential element dma_addr_reg was removed.  [/home/dakre/dpr_rt/hw/Sources/lab/prc/prc_prc_fetch.vhd:1196]
INFO: [Synth 8-5546] ROM "upper_segment_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "bad_config_error_i" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:818]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1021]
INFO: [Synth 8-5544] ROM "gen_fwft.leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 st_idle |                            00001 |                              000
                 st_read |                            00010 |                              001
            st_read_resp |                            01000 |                              011
                st_write |                            00100 |                              010
           st_write_resp |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'axi_lite_if'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                              000 |                              000
            wait_for_cmd |                              001 |                              001
                  calc_1 |                              010 |                              010
                  calc_2 |                              011 |                              011
                  calc_3 |                              100 |                              100
       wait_on_xfer_push |                              101 |                              101
             chk_if_done |                              110 |                              110
              error_trap |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_pcc_sm_state_reg' using encoding 'sequential' in module 'prc_dma_pcc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  st_por |                              000 |                              000
         st_wait_for_req |                              001 |                              001
    st_bad_config_error1 |                              010 |                              010
st_bad_config_error_wait |                              101 |                              100
st_bad_config_error_done |                              100 |                              011
             st_load_dma |                              011 |                              101
 st_wait_for_tx_to_start |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'b_fsm.fsm_cs_reg' using encoding 'sequential' in module 'prc_prc_fetch'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:49 ; elapsed = 00:01:26 . Memory (MB): peak = 1749.898 ; gain = 519.523 ; free physical = 3215 ; free virtual = 13365
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'U0/i_vsm_vs_main/b_read_from_vsm_registers_cmb_del.i_read_from_vsm_registers_cmb_del' (delay) to 'U0/i_vsm_vs_main/b_reg_rdata.b_reg_read_complete_vsm_registers_cmb_del.i_reg_read_complete_vsm_registers_cmb_del'
INFO: [Synth 8-223] decloning instance 'U0/i_vsm_vs_main/b_trigger_table.b_in_shutdown_del.i_in_shutdown_del' (delay__parameterized2) to 'U0/i_vsm_vs_main/b_rm_info.b_in_shutdown_del.i_in_shutdown_del'
INFO: [Synth 8-223] decloning instance 'U0/i_vsm_vs_main/b_trigger_table.b_in_shutdown_del.i_in_shutdown_del' (delay__parameterized2) to 'U0/i_vsm_vs_main/b_bs_info.b_in_shutdown_del.i_in_shutdown_del'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6026] Ignoring keep related attribute (keep/mark_debug/dont_touch) applied on memory
WARNING: [Synth 8-6026] Ignoring keep related attribute (keep/mark_debug/dont_touch) applied on memory
WARNING: [Synth 8-6026] Ignoring keep related attribute (keep/mark_debug/dont_touch) applied on memory
WARNING: [Synth 8-6026] Ignoring keep related attribute (keep/mark_debug/dont_touch) applied on memory
WARNING: [Synth 8-6026] Ignoring keep related attribute (keep/mark_debug/dont_touch) applied on memory
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "can_exit_ST_RESET_RM" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_brst_cnt_eq_zero_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_no_btt_residue_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_brst_cnt_eq_one_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_aligned_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_len_eq_0_im2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_dbeat_cntr_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_dbeat_cntr_eq_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_new_len_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "upper_segment_is_zero" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element v_dma_size_reg was removed.  [/home/dakre/dpr_rt/hw/Sources/lab/prc/prc_prc_fetch.vhd:1195]
WARNING: [Synth 8-6014] Unused sequential element dma_addr_reg was removed.  [/home/dakre/dpr_rt/hw/Sources/lab/prc/prc_prc_fetch.vhd:1196]
WARNING: [Synth 8-6014] Unused sequential element rst_d2_inst/d_out_reg was removed.  [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1811]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.next_state_d1_inst/d_out_reg was removed.  [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1811]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_d1_inst/d_out_reg was removed.  [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1811]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.ge_fwft_d1_inst/d_out_reg was removed.  [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1811]
WARNING: [Synth 8-6014] Unused sequential element rst_d2_inst/d_out_reg was removed.  [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1811]
WARNING: [Synth 8-6014] Unused sequential element wrpp2_inst/count_value_i_reg was removed.  [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1765]
INFO: [Synth 8-3886] merging instance 'U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_incr_ireg2_reg[11]' (FDRE) to 'U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_incr_ireg2_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_incr_ireg2_reg[12]' (FDRE) to 'U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_incr_ireg2_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_incr_ireg2_reg[13]' (FDRE) to 'U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_incr_ireg2_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_incr_ireg2_reg[14]' (FDRE) to 'U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_incr_ireg2_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\i_fetch0/i_dma /\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_incr_ireg2_reg[15] )
INFO: [Synth 8-3886] merging instance 'U0/i_vsm_vs_main/b_bs_info.reg_rdata_bs_table_id_reg[0]' (FDRE) to 'U0/i_vsm_vs_main/b_bs_info.reg_rdata_bs_table_id_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/i_vsm_vs_main/b_bs_info.reg_rdata_bs_table_id_reg[1]' (FDRE) to 'U0/i_vsm_vs_main/b_bs_info.reg_rdata_bs_table_id_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/i_vsm_vs_main/b_bs_info.reg_rdata_bs_table_id_reg[2]' (FDRE) to 'U0/i_vsm_vs_main/b_bs_info.reg_rdata_bs_table_id_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/i_vsm_vs_main/b_bs_info.reg_rdata_bs_table_id_reg[3]' (FDRE) to 'U0/i_vsm_vs_main/b_bs_info.reg_rdata_bs_table_id_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/i_vsm_vs_main/b_bs_info.reg_rdata_bs_table_id_reg[4]' (FDRE) to 'U0/i_vsm_vs_main/b_bs_info.reg_rdata_bs_table_id_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/i_vsm_vs_main/b_bs_info.reg_rdata_bs_table_id_reg[5]' (FDRE) to 'U0/i_vsm_vs_main/b_bs_info.reg_rdata_bs_table_id_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/i_vsm_vs_main/b_bs_info.reg_rdata_bs_table_id_reg[6]' (FDRE) to 'U0/i_vsm_vs_main/b_bs_info.reg_rdata_bs_table_id_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/i_vsm_vs_main/b_bs_info.reg_rdata_bs_table_id_reg[7]' (FDRE) to 'U0/i_vsm_vs_main/b_bs_info.reg_rdata_bs_table_id_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/i_vsm_vs_main/b_bs_info.reg_rdata_bs_table_id_reg[8]' (FDRE) to 'U0/i_vsm_vs_main/b_bs_info.reg_rdata_bs_table_id_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/i_vsm_vs_main/b_bs_info.reg_rdata_bs_table_id_reg[9]' (FDRE) to 'U0/i_vsm_vs_main/b_bs_info.reg_rdata_bs_table_id_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/i_vsm_vs_main/b_bs_info.reg_rdata_bs_table_id_reg[10]' (FDRE) to 'U0/i_vsm_vs_main/b_bs_info.reg_rdata_bs_table_id_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/i_vsm_vs_main/b_bs_info.reg_rdata_bs_table_id_reg[11]' (FDRE) to 'U0/i_vsm_vs_main/b_bs_info.reg_rdata_bs_table_id_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/i_vsm_vs_main/b_bs_info.reg_rdata_bs_table_id_reg[12]' (FDRE) to 'U0/i_vsm_vs_main/b_bs_info.reg_rdata_bs_table_id_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/i_vsm_vs_main/b_bs_info.reg_rdata_bs_table_id_reg[13]' (FDRE) to 'U0/i_vsm_vs_main/b_bs_info.reg_rdata_bs_table_id_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/i_vsm_vs_main/b_bs_info.reg_rdata_bs_table_id_reg[14]' (FDRE) to 'U0/i_vsm_vs_main/b_bs_info.reg_rdata_bs_table_id_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/i_vsm_vs_main/b_bs_info.reg_rdata_bs_table_id_reg[15]' (FDRE) to 'U0/i_vsm_vs_main/b_bs_info.reg_rdata_bs_table_id_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/i_vsm_vs_main/b_bs_info.reg_rdata_bs_table_id_reg[16]' (FDRE) to 'U0/i_vsm_vs_main/b_bs_info.reg_rdata_bs_table_id_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/i_vsm_vs_main/b_bs_info.reg_rdata_bs_table_id_reg[17]' (FDRE) to 'U0/i_vsm_vs_main/b_bs_info.reg_rdata_bs_table_id_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/i_vsm_vs_main/b_bs_info.reg_rdata_bs_table_id_reg[18]' (FDRE) to 'U0/i_vsm_vs_main/b_bs_info.reg_rdata_bs_table_id_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/i_vsm_vs_main/b_bs_info.reg_rdata_bs_table_id_reg[19]' (FDRE) to 'U0/i_vsm_vs_main/b_bs_info.reg_rdata_bs_table_id_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/i_vsm_vs_main/b_bs_info.reg_rdata_bs_table_id_reg[20]' (FDRE) to 'U0/i_vsm_vs_main/b_bs_info.reg_rdata_bs_table_id_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/i_vsm_vs_main/b_bs_info.reg_rdata_bs_table_id_reg[21]' (FDRE) to 'U0/i_vsm_vs_main/b_bs_info.reg_rdata_bs_table_id_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/i_vsm_vs_main/b_bs_info.reg_rdata_bs_table_id_reg[22]' (FDRE) to 'U0/i_vsm_vs_main/b_bs_info.reg_rdata_bs_table_id_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/i_vsm_vs_main/b_bs_info.reg_rdata_bs_table_id_reg[23]' (FDRE) to 'U0/i_vsm_vs_main/b_bs_info.reg_rdata_bs_table_id_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/i_vsm_vs_main/b_bs_info.reg_rdata_bs_table_id_reg[24]' (FDRE) to 'U0/i_vsm_vs_main/b_bs_info.reg_rdata_bs_table_id_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/i_vsm_vs_main/b_bs_info.reg_rdata_bs_table_id_reg[25]' (FDRE) to 'U0/i_vsm_vs_main/b_bs_info.reg_rdata_bs_table_id_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/i_vsm_vs_main/b_bs_info.reg_rdata_bs_table_id_reg[26]' (FDRE) to 'U0/i_vsm_vs_main/b_bs_info.reg_rdata_bs_table_id_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/i_vsm_vs_main/b_bs_info.reg_rdata_bs_table_id_reg[27]' (FDRE) to 'U0/i_vsm_vs_main/b_bs_info.reg_rdata_bs_table_id_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/i_vsm_vs_main/b_bs_info.reg_rdata_bs_table_id_reg[28]' (FDRE) to 'U0/i_vsm_vs_main/b_bs_info.reg_rdata_bs_table_id_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/i_vsm_vs_main/b_bs_info.reg_rdata_bs_table_id_reg[29]' (FDRE) to 'U0/i_vsm_vs_main/b_bs_info.reg_rdata_bs_table_id_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/i_vsm_vs_main/b_bs_info.reg_rdata_bs_table_id_reg[30]' (FDRE) to 'U0/i_vsm_vs_main/b_bs_info.reg_rdata_bs_table_id_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\i_vsm_vs_main/b_bs_info.reg_rdata_bs_table_id_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\i_fetch0/i_dma /\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_s_h_halt_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\i_cp0/lost_error_seen_reg )
INFO: [Synth 8-3886] merging instance 'U0/i_vsm_vs_main/decompress_bad_format_error_flag_reg' (FDSE) to 'U0/i_vsm_vs_main/decompress_bad_size_error_flag_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\i_vsm_vs_main/decompress_bad_size_error_flag_reg )
INFO: [Synth 8-3886] merging instance 'U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_halt_reg_reg' (FDRE) to 'U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_s_h_halt_reg_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\i_axi_lite_if/bad_transfer_done_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\i_vsm_vs_main/b_bs_info.bs_id_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\i_cp0/cc_lost_error_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\i_fetch0/i_dma /\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_s_h_halt_reg_reg )
INFO: [Synth 8-3886] merging instance 'U0/i_vsm_vs_main/decompress_bad_size_error_flag_reg' (FDSE) to 'U0/i_vsm_vs_main/cp_lost_error_flag_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\i_vsm_vs_main/cp_lost_error_flag_reg )
INFO: [Synth 8-3332] Sequential element (i_axi_lite_if/bad_transfer_done_reg) is unused and will be removed from module prc_prc.
INFO: [Synth 8-3332] Sequential element (i_axi_lite_if/vsm_addr_reg[31]) is unused and will be removed from module prc_prc.
INFO: [Synth 8-3332] Sequential element (i_axi_lite_if/vsm_addr_reg[30]) is unused and will be removed from module prc_prc.
INFO: [Synth 8-3332] Sequential element (i_axi_lite_if/vsm_addr_reg[29]) is unused and will be removed from module prc_prc.
INFO: [Synth 8-3332] Sequential element (i_axi_lite_if/vsm_addr_reg[28]) is unused and will be removed from module prc_prc.
INFO: [Synth 8-3332] Sequential element (i_axi_lite_if/vsm_addr_reg[27]) is unused and will be removed from module prc_prc.
INFO: [Synth 8-3332] Sequential element (i_axi_lite_if/vsm_addr_reg[26]) is unused and will be removed from module prc_prc.
INFO: [Synth 8-3332] Sequential element (i_axi_lite_if/vsm_addr_reg[25]) is unused and will be removed from module prc_prc.
INFO: [Synth 8-3332] Sequential element (i_axi_lite_if/vsm_addr_reg[24]) is unused and will be removed from module prc_prc.
INFO: [Synth 8-3332] Sequential element (i_axi_lite_if/vsm_addr_reg[23]) is unused and will be removed from module prc_prc.
INFO: [Synth 8-3332] Sequential element (i_axi_lite_if/vsm_addr_reg[22]) is unused and will be removed from module prc_prc.
INFO: [Synth 8-3332] Sequential element (i_axi_lite_if/vsm_addr_reg[21]) is unused and will be removed from module prc_prc.
INFO: [Synth 8-3332] Sequential element (i_axi_lite_if/vsm_addr_reg[20]) is unused and will be removed from module prc_prc.
INFO: [Synth 8-3332] Sequential element (i_axi_lite_if/vsm_addr_reg[19]) is unused and will be removed from module prc_prc.
INFO: [Synth 8-3332] Sequential element (i_axi_lite_if/vsm_addr_reg[18]) is unused and will be removed from module prc_prc.
INFO: [Synth 8-3332] Sequential element (i_axi_lite_if/vsm_addr_reg[17]) is unused and will be removed from module prc_prc.
INFO: [Synth 8-3332] Sequential element (i_axi_lite_if/vsm_addr_reg[16]) is unused and will be removed from module prc_prc.
INFO: [Synth 8-3332] Sequential element (i_axi_lite_if/vsm_addr_reg[15]) is unused and will be removed from module prc_prc.
INFO: [Synth 8-3332] Sequential element (i_axi_lite_if/vsm_addr_reg[14]) is unused and will be removed from module prc_prc.
INFO: [Synth 8-3332] Sequential element (i_axi_lite_if/vsm_addr_reg[13]) is unused and will be removed from module prc_prc.
INFO: [Synth 8-3332] Sequential element (i_axi_lite_if/vsm_addr_reg[12]) is unused and will be removed from module prc_prc.
INFO: [Synth 8-3332] Sequential element (i_axi_lite_if/vsm_addr_reg[11]) is unused and will be removed from module prc_prc.
INFO: [Synth 8-3332] Sequential element (i_axi_lite_if/vsm_addr_reg[1]) is unused and will be removed from module prc_prc.
INFO: [Synth 8-3332] Sequential element (i_axi_lite_if/vsm_addr_reg[0]) is unused and will be removed from module prc_prc.
INFO: [Synth 8-3332] Sequential element (i_vsm_vs_main/b_rm_info.gen_address_reg.access_address_del_reg[30]) is unused and will be removed from module prc_prc.
INFO: [Synth 8-3332] Sequential element (i_vsm_vs_main/b_rm_info.gen_address_reg.access_address_del_reg[29]) is unused and will be removed from module prc_prc.
INFO: [Synth 8-3332] Sequential element (i_vsm_vs_main/b_rm_info.gen_address_reg.access_address_del_reg[28]) is unused and will be removed from module prc_prc.
INFO: [Synth 8-3332] Sequential element (i_vsm_vs_main/b_rm_info.gen_address_reg.access_address_del_reg[27]) is unused and will be removed from module prc_prc.
INFO: [Synth 8-3332] Sequential element (i_vsm_vs_main/b_rm_info.gen_address_reg.access_address_del_reg[26]) is unused and will be removed from module prc_prc.
INFO: [Synth 8-3332] Sequential element (i_vsm_vs_main/b_rm_info.gen_address_reg.access_address_del_reg[25]) is unused and will be removed from module prc_prc.
INFO: [Synth 8-3332] Sequential element (i_vsm_vs_main/b_rm_info.gen_address_reg.access_address_del_reg[24]) is unused and will be removed from module prc_prc.
INFO: [Synth 8-3332] Sequential element (i_vsm_vs_main/b_rm_info.gen_address_reg.access_address_del_reg[23]) is unused and will be removed from module prc_prc.
INFO: [Synth 8-3332] Sequential element (i_vsm_vs_main/b_rm_info.gen_address_reg.access_address_del_reg[22]) is unused and will be removed from module prc_prc.
INFO: [Synth 8-3332] Sequential element (i_vsm_vs_main/b_rm_info.gen_address_reg.access_address_del_reg[21]) is unused and will be removed from module prc_prc.
INFO: [Synth 8-3332] Sequential element (i_vsm_vs_main/b_rm_info.gen_address_reg.access_address_del_reg[20]) is unused and will be removed from module prc_prc.
INFO: [Synth 8-3332] Sequential element (i_vsm_vs_main/b_rm_info.gen_address_reg.access_address_del_reg[19]) is unused and will be removed from module prc_prc.
INFO: [Synth 8-3332] Sequential element (i_vsm_vs_main/b_rm_info.gen_address_reg.access_address_del_reg[18]) is unused and will be removed from module prc_prc.
INFO: [Synth 8-3332] Sequential element (i_vsm_vs_main/b_rm_info.gen_address_reg.access_address_del_reg[17]) is unused and will be removed from module prc_prc.
INFO: [Synth 8-3332] Sequential element (i_vsm_vs_main/b_rm_info.gen_address_reg.access_address_del_reg[16]) is unused and will be removed from module prc_prc.
INFO: [Synth 8-3332] Sequential element (i_vsm_vs_main/b_rm_info.gen_address_reg.access_address_del_reg[15]) is unused and will be removed from module prc_prc.
INFO: [Synth 8-3332] Sequential element (i_vsm_vs_main/b_rm_info.gen_address_reg.access_address_del_reg[14]) is unused and will be removed from module prc_prc.
INFO: [Synth 8-3332] Sequential element (i_vsm_vs_main/b_rm_info.gen_address_reg.access_address_del_reg[13]) is unused and will be removed from module prc_prc.
INFO: [Synth 8-3332] Sequential element (i_vsm_vs_main/b_rm_info.gen_address_reg.access_address_del_reg[12]) is unused and will be removed from module prc_prc.
INFO: [Synth 8-3332] Sequential element (i_vsm_vs_main/b_rm_info.gen_address_reg.access_address_del_reg[11]) is unused and will be removed from module prc_prc.
INFO: [Synth 8-3332] Sequential element (i_vsm_vs_main/b_rm_info.gen_address_reg.access_address_del_reg[10]) is unused and will be removed from module prc_prc.
INFO: [Synth 8-3332] Sequential element (i_vsm_vs_main/b_rm_info.gen_address_reg.access_address_del_reg[9]) is unused and will be removed from module prc_prc.
INFO: [Synth 8-3332] Sequential element (i_vsm_vs_main/b_rm_info.gen_address_reg.access_address_del_reg[8]) is unused and will be removed from module prc_prc.
INFO: [Synth 8-3332] Sequential element (i_vsm_vs_main/b_rm_info.gen_address_reg.access_address_del_reg[7]) is unused and will be removed from module prc_prc.
INFO: [Synth 8-3332] Sequential element (i_vsm_vs_main/b_rm_info.gen_address_reg.access_address_del_reg[6]) is unused and will be removed from module prc_prc.
INFO: [Synth 8-3332] Sequential element (i_vsm_vs_main/b_rm_info.gen_address_reg.access_address_del_reg[5]) is unused and will be removed from module prc_prc.
INFO: [Synth 8-3332] Sequential element (i_vsm_vs_main/b_bs_info.gen_address_reg.access_address_del_reg[30]) is unused and will be removed from module prc_prc.
INFO: [Synth 8-3332] Sequential element (i_vsm_vs_main/b_bs_info.gen_address_reg.access_address_del_reg[29]) is unused and will be removed from module prc_prc.
INFO: [Synth 8-3332] Sequential element (i_vsm_vs_main/b_bs_info.gen_address_reg.access_address_del_reg[28]) is unused and will be removed from module prc_prc.
INFO: [Synth 8-3332] Sequential element (i_vsm_vs_main/b_bs_info.gen_address_reg.access_address_del_reg[27]) is unused and will be removed from module prc_prc.
INFO: [Synth 8-3332] Sequential element (i_vsm_vs_main/b_bs_info.gen_address_reg.access_address_del_reg[26]) is unused and will be removed from module prc_prc.
INFO: [Synth 8-3332] Sequential element (i_vsm_vs_main/b_bs_info.gen_address_reg.access_address_del_reg[25]) is unused and will be removed from module prc_prc.
INFO: [Synth 8-3332] Sequential element (i_vsm_vs_main/b_bs_info.gen_address_reg.access_address_del_reg[24]) is unused and will be removed from module prc_prc.
INFO: [Synth 8-3332] Sequential element (i_vsm_vs_main/b_bs_info.gen_address_reg.access_address_del_reg[23]) is unused and will be removed from module prc_prc.
INFO: [Synth 8-3332] Sequential element (i_vsm_vs_main/b_bs_info.gen_address_reg.access_address_del_reg[22]) is unused and will be removed from module prc_prc.
INFO: [Synth 8-3332] Sequential element (i_vsm_vs_main/b_bs_info.gen_address_reg.access_address_del_reg[21]) is unused and will be removed from module prc_prc.
INFO: [Synth 8-3332] Sequential element (i_vsm_vs_main/b_bs_info.gen_address_reg.access_address_del_reg[20]) is unused and will be removed from module prc_prc.
INFO: [Synth 8-3332] Sequential element (i_vsm_vs_main/b_bs_info.gen_address_reg.access_address_del_reg[19]) is unused and will be removed from module prc_prc.
INFO: [Synth 8-3332] Sequential element (i_vsm_vs_main/b_bs_info.gen_address_reg.access_address_del_reg[18]) is unused and will be removed from module prc_prc.
INFO: [Synth 8-3332] Sequential element (i_vsm_vs_main/b_bs_info.gen_address_reg.access_address_del_reg[17]) is unused and will be removed from module prc_prc.
INFO: [Synth 8-3332] Sequential element (i_vsm_vs_main/b_bs_info.gen_address_reg.access_address_del_reg[16]) is unused and will be removed from module prc_prc.
INFO: [Synth 8-3332] Sequential element (i_vsm_vs_main/b_bs_info.gen_address_reg.access_address_del_reg[15]) is unused and will be removed from module prc_prc.
INFO: [Synth 8-3332] Sequential element (i_vsm_vs_main/b_bs_info.gen_address_reg.access_address_del_reg[14]) is unused and will be removed from module prc_prc.
INFO: [Synth 8-3332] Sequential element (i_vsm_vs_main/b_bs_info.gen_address_reg.access_address_del_reg[13]) is unused and will be removed from module prc_prc.
INFO: [Synth 8-3332] Sequential element (i_vsm_vs_main/b_bs_info.gen_address_reg.access_address_del_reg[12]) is unused and will be removed from module prc_prc.
INFO: [Synth 8-3332] Sequential element (i_vsm_vs_main/b_bs_info.gen_address_reg.access_address_del_reg[11]) is unused and will be removed from module prc_prc.
INFO: [Synth 8-3332] Sequential element (i_vsm_vs_main/b_bs_info.gen_address_reg.access_address_del_reg[10]) is unused and will be removed from module prc_prc.
INFO: [Synth 8-3332] Sequential element (i_vsm_vs_main/b_bs_info.gen_address_reg.access_address_del_reg[9]) is unused and will be removed from module prc_prc.
INFO: [Synth 8-3332] Sequential element (i_vsm_vs_main/b_bs_info.gen_address_reg.access_address_del_reg[8]) is unused and will be removed from module prc_prc.
INFO: [Synth 8-3332] Sequential element (i_vsm_vs_main/b_bs_info.gen_address_reg.access_address_del_reg[7]) is unused and will be removed from module prc_prc.
INFO: [Synth 8-3332] Sequential element (i_vsm_vs_main/b_bs_info.gen_address_reg.access_address_del_reg[6]) is unused and will be removed from module prc_prc.
INFO: [Synth 8-3332] Sequential element (i_vsm_vs_main/b_bs_info.gen_address_reg.access_address_del_reg[5]) is unused and will be removed from module prc_prc.
INFO: [Synth 8-3332] Sequential element (i_vsm_vs_main/b_trigger_table.gen_address_reg.access_address_del_reg[30]) is unused and will be removed from module prc_prc.
INFO: [Synth 8-3332] Sequential element (i_vsm_vs_main/b_trigger_table.gen_address_reg.access_address_del_reg[29]) is unused and will be removed from module prc_prc.
INFO: [Synth 8-3332] Sequential element (i_vsm_vs_main/b_trigger_table.gen_address_reg.access_address_del_reg[28]) is unused and will be removed from module prc_prc.
INFO: [Synth 8-3332] Sequential element (i_vsm_vs_main/b_trigger_table.gen_address_reg.access_address_del_reg[27]) is unused and will be removed from module prc_prc.
INFO: [Synth 8-3332] Sequential element (i_vsm_vs_main/b_trigger_table.gen_address_reg.access_address_del_reg[26]) is unused and will be removed from module prc_prc.
INFO: [Synth 8-3332] Sequential element (i_vsm_vs_main/b_trigger_table.gen_address_reg.access_address_del_reg[25]) is unused and will be removed from module prc_prc.
INFO: [Synth 8-3332] Sequential element (i_vsm_vs_main/b_trigger_table.gen_address_reg.access_address_del_reg[24]) is unused and will be removed from module prc_prc.
INFO: [Synth 8-3332] Sequential element (i_vsm_vs_main/b_trigger_table.gen_address_reg.access_address_del_reg[23]) is unused and will be removed from module prc_prc.
INFO: [Synth 8-3332] Sequential element (i_vsm_vs_main/b_trigger_table.gen_address_reg.access_address_del_reg[22]) is unused and will be removed from module prc_prc.
INFO: [Synth 8-3332] Sequential element (i_vsm_vs_main/b_trigger_table.gen_address_reg.access_address_del_reg[21]) is unused and will be removed from module prc_prc.
INFO: [Synth 8-3332] Sequential element (i_vsm_vs_main/b_trigger_table.gen_address_reg.access_address_del_reg[20]) is unused and will be removed from module prc_prc.
INFO: [Synth 8-3332] Sequential element (i_vsm_vs_main/b_trigger_table.gen_address_reg.access_address_del_reg[19]) is unused and will be removed from module prc_prc.
INFO: [Synth 8-3332] Sequential element (i_vsm_vs_main/b_trigger_table.gen_address_reg.access_address_del_reg[18]) is unused and will be removed from module prc_prc.
INFO: [Synth 8-3332] Sequential element (i_vsm_vs_main/b_trigger_table.gen_address_reg.access_address_del_reg[17]) is unused and will be removed from module prc_prc.
INFO: [Synth 8-3332] Sequential element (i_vsm_vs_main/b_trigger_table.gen_address_reg.access_address_del_reg[16]) is unused and will be removed from module prc_prc.
INFO: [Synth 8-3332] Sequential element (i_vsm_vs_main/b_trigger_table.gen_address_reg.access_address_del_reg[15]) is unused and will be removed from module prc_prc.
INFO: [Synth 8-3332] Sequential element (i_vsm_vs_main/b_trigger_table.gen_address_reg.access_address_del_reg[14]) is unused and will be removed from module prc_prc.
INFO: [Synth 8-3332] Sequential element (i_vsm_vs_main/b_trigger_table.gen_address_reg.access_address_del_reg[13]) is unused and will be removed from module prc_prc.
INFO: [Synth 8-3332] Sequential element (i_vsm_vs_main/b_trigger_table.gen_address_reg.access_address_del_reg[12]) is unused and will be removed from module prc_prc.
INFO: [Synth 8-3332] Sequential element (i_vsm_vs_main/b_trigger_table.gen_address_reg.access_address_del_reg[11]) is unused and will be removed from module prc_prc.
INFO: [Synth 8-3332] Sequential element (i_vsm_vs_main/b_trigger_table.gen_address_reg.access_address_del_reg[10]) is unused and will be removed from module prc_prc.
INFO: [Synth 8-3332] Sequential element (i_vsm_vs_main/b_trigger_table.gen_address_reg.access_address_del_reg[9]) is unused and will be removed from module prc_prc.
INFO: [Synth 8-3332] Sequential element (i_vsm_vs_main/b_trigger_table.gen_address_reg.access_address_del_reg[8]) is unused and will be removed from module prc_prc.
INFO: [Synth 8-3332] Sequential element (i_vsm_vs_main/b_trigger_table.gen_address_reg.access_address_del_reg[7]) is unused and will be removed from module prc_prc.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'U0/i_fetch0/i_req_fifo/fifo_2_reg[65]' (FD) to 'U0/i_fetch0/i_req_fifo/fifo_2_reg[71]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\i_fetch0/i_req_fifo/fifo_2_reg[71] )
INFO: [Synth 8-3886] merging instance 'U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_burst_reg_reg[1]' (FDRE) to 'U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_size_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_size_reg_reg[0]' (FDRE) to 'U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_size_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/i_fetch0/i_id_fifo/fifo_2_reg[0]' (FD) to 'U0/i_fetch0/i_id_fifo/fifo_2_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\i_fetch0/i_id_fifo/fifo_2_reg[6] )
INFO: [Synth 8-3886] merging instance 'U0/i_fetch0/bs_id_o_reg[0]' (FDE) to 'U0/i_fetch0/vs_id_o_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\i_fetch0/i_dma /\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_size_reg_reg[2] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:58 ; elapsed = 00:01:37 . Memory (MB): peak = 1749.898 ; gain = 519.523 ; free physical = 3183 ; free virtual = 13333
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:08 ; elapsed = 00:01:52 . Memory (MB): peak = 1749.898 ; gain = 519.523 ; free physical = 3057 ; free virtual = 13207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:09 ; elapsed = 00:01:53 . Memory (MB): peak = 1749.898 ; gain = 519.523 ; free physical = 3052 ; free virtual = 13202
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_bytes_to_mbaa_ireg1_reg[10]' (FDRE) to 'U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_aligned_ireg1_reg'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:11 ; elapsed = 00:01:55 . Memory (MB): peak = 1758.906 ; gain = 528.531 ; free physical = 3047 ; free virtual = 13197
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:13 ; elapsed = 00:01:57 . Memory (MB): peak = 1758.906 ; gain = 528.531 ; free physical = 3046 ; free virtual = 13196
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:13 ; elapsed = 00:01:57 . Memory (MB): peak = 1758.906 ; gain = 528.531 ; free physical = 3046 ; free virtual = 13196
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:13 ; elapsed = 00:01:58 . Memory (MB): peak = 1758.906 ; gain = 528.531 ; free physical = 3046 ; free virtual = 13196
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:13 ; elapsed = 00:01:58 . Memory (MB): peak = 1758.906 ; gain = 528.531 ; free physical = 3046 ; free virtual = 13196
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:13 ; elapsed = 00:01:58 . Memory (MB): peak = 1758.906 ; gain = 528.531 ; free physical = 3046 ; free virtual = 13196
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:13 ; elapsed = 00:01:58 . Memory (MB): peak = 1758.906 ; gain = 528.531 ; free physical = 3046 ; free virtual = 13196
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    50|
|2     |LUT1     |    29|
|3     |LUT2     |   140|
|4     |LUT3     |   238|
|5     |LUT4     |   181|
|6     |LUT5     |   162|
|7     |LUT6     |   386|
|8     |MUXCY    |     3|
|9     |MUXF7    |     2|
|10    |RAM32M   |     8|
|11    |RAM32X1S |    87|
|12    |SRL16E   |   190|
|13    |FDE      |     3|
|14    |FDR      |    16|
|15    |FDRE     |  1302|
|16    |FDSE     |    41|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:13 ; elapsed = 00:01:58 . Memory (MB): peak = 1758.906 ; gain = 528.531 ; free physical = 3046 ; free virtual = 13196
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 372 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:56 ; elapsed = 00:01:13 . Memory (MB): peak = 1758.906 ; gain = 190.539 ; free physical = 3104 ; free virtual = 13254
Synthesis Optimization Complete : Time (s): cpu = 00:01:13 ; elapsed = 00:01:58 . Memory (MB): peak = 1758.914 ; gain = 528.531 ; free physical = 3106 ; free virtual = 13256
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 169 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/i_cp0/i_bs_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/i_cp0/i_bs_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/i_cp0/i_bs_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/i_cp0/i_bs_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/i_cp0/i_bs_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/i_cp0/i_bs_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/i_cp0/i_bs_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/i_cp0/i_bs_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'U0/i_cp0/i_bs_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'U0/i_cp0/i_bs_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'U0/i_cp0/i_bs_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'U0/i_cp0/i_bs_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'U0/i_cp0/i_bs_fifo/gnuram_async_fifo.xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'U0/i_cp0/i_bs_fifo/gnuram_async_fifo.xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'U0/i_cp0/blk_id_fifo.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'U0/i_cp0/blk_id_fifo.xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 116 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 2 instances
  FDE => FDRE: 3 instances
  FDR => FDRE: 16 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 8 instances
  RAM32X1S => RAM32X1S (RAMS32): 87 instances

INFO: [Common 17-83] Releasing license: Synthesis
408 Infos, 144 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:23 ; elapsed = 00:02:22 . Memory (MB): peak = 2180.062 ; gain = 949.688 ; free physical = 2795 ; free virtual = 12945
INFO: [Common 17-1381] The checkpoint '/home/dakre/dpr_rt/hw/Sources/lab/managed_ip_project/managed_ip_project.runs/prc_synth_1/prc.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /home/dakre/dpr_rt/hw/Sources/lab/prc/prc.xci
INFO: [Coretcl 2-1174] Renamed 116 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/dakre/dpr_rt/hw/Sources/lab/managed_ip_project/managed_ip_project.runs/prc_synth_1/prc.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file prc_utilization_synth.rpt -pb prc_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2204.074 ; gain = 0.000 ; free physical = 2790 ; free virtual = 12944
INFO: [Common 17-206] Exiting Vivado at Thu Apr 26 20:50:19 2018...
