Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Oct 10 09:28:48 2025
| Host         : DESKTOP-2GF0LO4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 115 register/latch pins with no clock driven by root clock pin: taskP/clk6p25m_reg/Q (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: taskQ/scr/screen_reg/Q (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: taskR/clk_6p25MHz_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: taskR/disp/frame_counter_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: taskR/disp/frame_counter_reg[10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: taskR/disp/frame_counter_reg[11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: taskR/disp/frame_counter_reg[12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: taskR/disp/frame_counter_reg[13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: taskR/disp/frame_counter_reg[14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: taskR/disp/frame_counter_reg[15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: taskR/disp/frame_counter_reg[16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: taskR/disp/frame_counter_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: taskR/disp/frame_counter_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: taskR/disp/frame_counter_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: taskR/disp/frame_counter_reg[4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: taskR/disp/frame_counter_reg[5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: taskR/disp/frame_counter_reg[6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: taskR/disp/frame_counter_reg[7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: taskR/disp/frame_counter_reg[8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: taskR/disp/frame_counter_reg[9]/Q (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: taskS/clk6p25m_inst/slow_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1152 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -9.802     -147.321                     17                  852        0.154        0.000                      0                  852        4.500        0.000                       0                   348  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -9.802     -147.321                     17                  754        0.154        0.000                      0                  754        4.500        0.000                       0                   348  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              2.045        0.000                      0                   98        1.573        0.000                      0                   98  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           17  Failing Endpoints,  Worst Slack       -9.802ns,  Total Violation     -147.321ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -9.802ns  (required time - arrival time)
  Source:                 taskS/task_s_inst/dir_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            taskS/task_s_inst/circle_centre_x_reg[4]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.526ns  (logic 7.084ns (36.281%)  route 12.442ns (63.719%))
  Logic Levels:           25  (CARRY4=9 LUT2=1 LUT3=2 LUT4=4 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.561     5.082    taskS/task_s_inst/clk
    SLICE_X42Y35         FDCE                                         r  taskS/task_s_inst/dir_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDCE (Prop_fdce_C_Q)         0.518     5.600 r  taskS/task_s_inst/dir_reg[0]/Q
                         net (fo=15, routed)          0.674     6.274    taskS/task_s_inst/dir[0]
    SLICE_X43Y37         LUT3 (Prop_lut3_I0_O)        0.124     6.398 r  taskS/task_s_inst/dist2_to_rect2_return0__0_carry_i_19/O
                         net (fo=1, routed)           0.000     6.398    taskS/task_s_inst/dist2_to_rect2_return0__0_carry_i_19_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.038 r  taskS/task_s_inst/dist2_to_rect2_return0__0_carry_i_7/O[3]
                         net (fo=45, routed)          0.907     7.945    taskS/task_s_inst/check_collision_inst/circle_centre_y_reg[4][2]
    SLICE_X41Y37         LUT4 (Prop_lut4_I2_O)        0.306     8.251 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry_i_8/O
                         net (fo=21, routed)          0.387     8.638    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry_i_8_n_0
    SLICE_X41Y36         LUT4 (Prop_lut4_I3_O)        0.124     8.762 f  taskS/task_s_inst/check_collision_inst/dist2_to_rect_return0__0_carry_i_11/O
                         net (fo=8, routed)           0.194     8.957    taskS/task_s_inst/check_collision_inst/dist2_to_rect_return0__0_carry_i_11_n_0
    SLICE_X41Y36         LUT6 (Prop_lut6_I0_O)        0.124     9.081 f  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__21_carry__0_i_8/O
                         net (fo=7, routed)           0.578     9.658    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__21_carry__0_i_8_n_0
    SLICE_X42Y35         LUT5 (Prop_lut5_I0_O)        0.124     9.782 f  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_7/O
                         net (fo=11, routed)          0.634    10.416    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_7_n_0
    SLICE_X43Y36         LUT5 (Prop_lut5_I3_O)        0.124    10.540 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_2/O
                         net (fo=2, routed)           0.530    11.070    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_2_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.577 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0/CO[3]
                         net (fo=2, routed)           1.138    12.715    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_n_0
    SLICE_X45Y35         LUT4 (Prop_lut4_I2_O)        0.124    12.839 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__0_i_4/O
                         net (fo=1, routed)           0.000    12.839    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__0_i_4_n_0
    SLICE_X45Y35         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.419 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__0/O[2]
                         net (fo=1, routed)           0.636    14.055    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0[9]
    SLICE_X48Y34         LUT2 (Prop_lut2_I1_O)        0.302    14.357 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__0_i_1/O
                         net (fo=1, routed)           0.000    14.357    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__0_i_1_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.758 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.758    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__0_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.092 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__1/O[1]
                         net (fo=6, routed)           1.004    16.095    taskS/task_s_inst/check_collision_inst/d[11]
    SLICE_X51Y38         LUT4 (Prop_lut4_I1_O)        0.303    16.398 r  taskS/task_s_inst/check_collision_inst/min4_return4_carry__0_i_7/O
                         net (fo=1, routed)           0.000    16.398    taskS/task_s_inst/check_collision_inst/min4_return4_carry__0_i_7_n_0
    SLICE_X51Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.948 r  taskS/task_s_inst/check_collision_inst/min4_return4_carry__0/CO[3]
                         net (fo=54, routed)          1.307    18.256    taskS/task_s_inst/check_collision_inst/min4_return4_carry__0_n_0
    SLICE_X50Y41         LUT3 (Prop_lut3_I1_O)        0.124    18.380 r  taskS/task_s_inst/check_collision_inst/i__carry__0_i_9/O
                         net (fo=3, routed)           0.512    18.891    taskS/task_s_inst/check_collision_inst/i__carry__0_i_9_n_0
    SLICE_X53Y40         LUT6 (Prop_lut6_I1_O)        0.124    19.015 r  taskS/task_s_inst/check_collision_inst/i__carry__0_i_1__2/O
                         net (fo=1, routed)           0.463    19.478    taskS/task_s_inst/check_collision_inst/i__carry__0_i_1__2_n_0
    SLICE_X51Y40         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.863 r  taskS/task_s_inst/check_collision_inst/_inferred__1/i__carry__0/CO[3]
                         net (fo=11, routed)          0.913    20.776    taskS/task_s_inst/check_collision_inst/_inferred__1/i__carry__0_n_0
    SLICE_X46Y40         LUT5 (Prop_lut5_I2_O)        0.124    20.900 r  taskS/task_s_inst/check_collision_inst/hits_next_carry_i_14/O
                         net (fo=1, routed)           0.643    21.543    taskS/task_s_inst/check_collision_inst/hits_next_carry_i_14_n_0
    SLICE_X47Y40         LUT6 (Prop_lut6_I5_O)        0.124    21.667 r  taskS/task_s_inst/check_collision_inst/hits_next_carry_i_6/O
                         net (fo=1, routed)           0.000    21.667    taskS/task_s_inst/check_collision_inst/hits_next_carry_i_6_n_0
    SLICE_X47Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.199 r  taskS/task_s_inst/check_collision_inst/hits_next_carry/CO[3]
                         net (fo=1, routed)           0.000    22.199    taskS/task_s_inst/check_collision_inst/hits_next_carry_n_0
    SLICE_X47Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.313 f  taskS/task_s_inst/check_collision_inst/hits_next_carry__0/CO[3]
                         net (fo=1, routed)           0.596    22.909    taskS/task_s_inst/check_collision_inst/hits_next
    SLICE_X45Y41         LUT5 (Prop_lut5_I4_O)        0.124    23.033 f  taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_11/O
                         net (fo=1, routed)           0.303    23.335    taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_11_n_0
    SLICE_X44Y40         LUT6 (Prop_lut6_I1_O)        0.124    23.459 f  taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_5/O
                         net (fo=1, routed)           0.300    23.759    taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_5_n_0
    SLICE_X44Y39         LUT6 (Prop_lut6_I5_O)        0.124    23.883 r  taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_1/O
                         net (fo=14, routed)          0.725    24.608    taskS/task_s_inst/check_collision_inst_n_12
    SLICE_X44Y38         FDPE                                         r  taskS/task_s_inst/circle_centre_x_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.445    14.786    taskS/task_s_inst/clk
    SLICE_X44Y38         FDPE                                         r  taskS/task_s_inst/circle_centre_x_reg[4]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X44Y38         FDPE (Setup_fdpe_C_CE)      -0.205    14.806    taskS/task_s_inst/circle_centre_x_reg[4]
  -------------------------------------------------------------------
                         required time                         14.806    
                         arrival time                         -24.608    
  -------------------------------------------------------------------
                         slack                                 -9.802    

Slack (VIOLATED) :        -9.802ns  (required time - arrival time)
  Source:                 taskS/task_s_inst/dir_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            taskS/task_s_inst/circle_centre_x_reg[5]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.526ns  (logic 7.084ns (36.281%)  route 12.442ns (63.719%))
  Logic Levels:           25  (CARRY4=9 LUT2=1 LUT3=2 LUT4=4 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.561     5.082    taskS/task_s_inst/clk
    SLICE_X42Y35         FDCE                                         r  taskS/task_s_inst/dir_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDCE (Prop_fdce_C_Q)         0.518     5.600 r  taskS/task_s_inst/dir_reg[0]/Q
                         net (fo=15, routed)          0.674     6.274    taskS/task_s_inst/dir[0]
    SLICE_X43Y37         LUT3 (Prop_lut3_I0_O)        0.124     6.398 r  taskS/task_s_inst/dist2_to_rect2_return0__0_carry_i_19/O
                         net (fo=1, routed)           0.000     6.398    taskS/task_s_inst/dist2_to_rect2_return0__0_carry_i_19_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.038 r  taskS/task_s_inst/dist2_to_rect2_return0__0_carry_i_7/O[3]
                         net (fo=45, routed)          0.907     7.945    taskS/task_s_inst/check_collision_inst/circle_centre_y_reg[4][2]
    SLICE_X41Y37         LUT4 (Prop_lut4_I2_O)        0.306     8.251 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry_i_8/O
                         net (fo=21, routed)          0.387     8.638    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry_i_8_n_0
    SLICE_X41Y36         LUT4 (Prop_lut4_I3_O)        0.124     8.762 f  taskS/task_s_inst/check_collision_inst/dist2_to_rect_return0__0_carry_i_11/O
                         net (fo=8, routed)           0.194     8.957    taskS/task_s_inst/check_collision_inst/dist2_to_rect_return0__0_carry_i_11_n_0
    SLICE_X41Y36         LUT6 (Prop_lut6_I0_O)        0.124     9.081 f  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__21_carry__0_i_8/O
                         net (fo=7, routed)           0.578     9.658    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__21_carry__0_i_8_n_0
    SLICE_X42Y35         LUT5 (Prop_lut5_I0_O)        0.124     9.782 f  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_7/O
                         net (fo=11, routed)          0.634    10.416    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_7_n_0
    SLICE_X43Y36         LUT5 (Prop_lut5_I3_O)        0.124    10.540 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_2/O
                         net (fo=2, routed)           0.530    11.070    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_2_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.577 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0/CO[3]
                         net (fo=2, routed)           1.138    12.715    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_n_0
    SLICE_X45Y35         LUT4 (Prop_lut4_I2_O)        0.124    12.839 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__0_i_4/O
                         net (fo=1, routed)           0.000    12.839    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__0_i_4_n_0
    SLICE_X45Y35         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.419 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__0/O[2]
                         net (fo=1, routed)           0.636    14.055    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0[9]
    SLICE_X48Y34         LUT2 (Prop_lut2_I1_O)        0.302    14.357 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__0_i_1/O
                         net (fo=1, routed)           0.000    14.357    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__0_i_1_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.758 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.758    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__0_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.092 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__1/O[1]
                         net (fo=6, routed)           1.004    16.095    taskS/task_s_inst/check_collision_inst/d[11]
    SLICE_X51Y38         LUT4 (Prop_lut4_I1_O)        0.303    16.398 r  taskS/task_s_inst/check_collision_inst/min4_return4_carry__0_i_7/O
                         net (fo=1, routed)           0.000    16.398    taskS/task_s_inst/check_collision_inst/min4_return4_carry__0_i_7_n_0
    SLICE_X51Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.948 r  taskS/task_s_inst/check_collision_inst/min4_return4_carry__0/CO[3]
                         net (fo=54, routed)          1.307    18.256    taskS/task_s_inst/check_collision_inst/min4_return4_carry__0_n_0
    SLICE_X50Y41         LUT3 (Prop_lut3_I1_O)        0.124    18.380 r  taskS/task_s_inst/check_collision_inst/i__carry__0_i_9/O
                         net (fo=3, routed)           0.512    18.891    taskS/task_s_inst/check_collision_inst/i__carry__0_i_9_n_0
    SLICE_X53Y40         LUT6 (Prop_lut6_I1_O)        0.124    19.015 r  taskS/task_s_inst/check_collision_inst/i__carry__0_i_1__2/O
                         net (fo=1, routed)           0.463    19.478    taskS/task_s_inst/check_collision_inst/i__carry__0_i_1__2_n_0
    SLICE_X51Y40         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.863 r  taskS/task_s_inst/check_collision_inst/_inferred__1/i__carry__0/CO[3]
                         net (fo=11, routed)          0.913    20.776    taskS/task_s_inst/check_collision_inst/_inferred__1/i__carry__0_n_0
    SLICE_X46Y40         LUT5 (Prop_lut5_I2_O)        0.124    20.900 r  taskS/task_s_inst/check_collision_inst/hits_next_carry_i_14/O
                         net (fo=1, routed)           0.643    21.543    taskS/task_s_inst/check_collision_inst/hits_next_carry_i_14_n_0
    SLICE_X47Y40         LUT6 (Prop_lut6_I5_O)        0.124    21.667 r  taskS/task_s_inst/check_collision_inst/hits_next_carry_i_6/O
                         net (fo=1, routed)           0.000    21.667    taskS/task_s_inst/check_collision_inst/hits_next_carry_i_6_n_0
    SLICE_X47Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.199 r  taskS/task_s_inst/check_collision_inst/hits_next_carry/CO[3]
                         net (fo=1, routed)           0.000    22.199    taskS/task_s_inst/check_collision_inst/hits_next_carry_n_0
    SLICE_X47Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.313 f  taskS/task_s_inst/check_collision_inst/hits_next_carry__0/CO[3]
                         net (fo=1, routed)           0.596    22.909    taskS/task_s_inst/check_collision_inst/hits_next
    SLICE_X45Y41         LUT5 (Prop_lut5_I4_O)        0.124    23.033 f  taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_11/O
                         net (fo=1, routed)           0.303    23.335    taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_11_n_0
    SLICE_X44Y40         LUT6 (Prop_lut6_I1_O)        0.124    23.459 f  taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_5/O
                         net (fo=1, routed)           0.300    23.759    taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_5_n_0
    SLICE_X44Y39         LUT6 (Prop_lut6_I5_O)        0.124    23.883 r  taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_1/O
                         net (fo=14, routed)          0.725    24.608    taskS/task_s_inst/check_collision_inst_n_12
    SLICE_X44Y38         FDPE                                         r  taskS/task_s_inst/circle_centre_x_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.445    14.786    taskS/task_s_inst/clk
    SLICE_X44Y38         FDPE                                         r  taskS/task_s_inst/circle_centre_x_reg[5]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X44Y38         FDPE (Setup_fdpe_C_CE)      -0.205    14.806    taskS/task_s_inst/circle_centre_x_reg[5]
  -------------------------------------------------------------------
                         required time                         14.806    
                         arrival time                         -24.608    
  -------------------------------------------------------------------
                         slack                                 -9.802    

Slack (VIOLATED) :        -9.802ns  (required time - arrival time)
  Source:                 taskS/task_s_inst/dir_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            taskS/task_s_inst/circle_centre_x_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.526ns  (logic 7.084ns (36.281%)  route 12.442ns (63.719%))
  Logic Levels:           25  (CARRY4=9 LUT2=1 LUT3=2 LUT4=4 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.561     5.082    taskS/task_s_inst/clk
    SLICE_X42Y35         FDCE                                         r  taskS/task_s_inst/dir_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDCE (Prop_fdce_C_Q)         0.518     5.600 r  taskS/task_s_inst/dir_reg[0]/Q
                         net (fo=15, routed)          0.674     6.274    taskS/task_s_inst/dir[0]
    SLICE_X43Y37         LUT3 (Prop_lut3_I0_O)        0.124     6.398 r  taskS/task_s_inst/dist2_to_rect2_return0__0_carry_i_19/O
                         net (fo=1, routed)           0.000     6.398    taskS/task_s_inst/dist2_to_rect2_return0__0_carry_i_19_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.038 r  taskS/task_s_inst/dist2_to_rect2_return0__0_carry_i_7/O[3]
                         net (fo=45, routed)          0.907     7.945    taskS/task_s_inst/check_collision_inst/circle_centre_y_reg[4][2]
    SLICE_X41Y37         LUT4 (Prop_lut4_I2_O)        0.306     8.251 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry_i_8/O
                         net (fo=21, routed)          0.387     8.638    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry_i_8_n_0
    SLICE_X41Y36         LUT4 (Prop_lut4_I3_O)        0.124     8.762 f  taskS/task_s_inst/check_collision_inst/dist2_to_rect_return0__0_carry_i_11/O
                         net (fo=8, routed)           0.194     8.957    taskS/task_s_inst/check_collision_inst/dist2_to_rect_return0__0_carry_i_11_n_0
    SLICE_X41Y36         LUT6 (Prop_lut6_I0_O)        0.124     9.081 f  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__21_carry__0_i_8/O
                         net (fo=7, routed)           0.578     9.658    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__21_carry__0_i_8_n_0
    SLICE_X42Y35         LUT5 (Prop_lut5_I0_O)        0.124     9.782 f  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_7/O
                         net (fo=11, routed)          0.634    10.416    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_7_n_0
    SLICE_X43Y36         LUT5 (Prop_lut5_I3_O)        0.124    10.540 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_2/O
                         net (fo=2, routed)           0.530    11.070    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_2_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.577 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0/CO[3]
                         net (fo=2, routed)           1.138    12.715    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_n_0
    SLICE_X45Y35         LUT4 (Prop_lut4_I2_O)        0.124    12.839 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__0_i_4/O
                         net (fo=1, routed)           0.000    12.839    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__0_i_4_n_0
    SLICE_X45Y35         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.419 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__0/O[2]
                         net (fo=1, routed)           0.636    14.055    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0[9]
    SLICE_X48Y34         LUT2 (Prop_lut2_I1_O)        0.302    14.357 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__0_i_1/O
                         net (fo=1, routed)           0.000    14.357    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__0_i_1_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.758 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.758    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__0_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.092 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__1/O[1]
                         net (fo=6, routed)           1.004    16.095    taskS/task_s_inst/check_collision_inst/d[11]
    SLICE_X51Y38         LUT4 (Prop_lut4_I1_O)        0.303    16.398 r  taskS/task_s_inst/check_collision_inst/min4_return4_carry__0_i_7/O
                         net (fo=1, routed)           0.000    16.398    taskS/task_s_inst/check_collision_inst/min4_return4_carry__0_i_7_n_0
    SLICE_X51Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.948 r  taskS/task_s_inst/check_collision_inst/min4_return4_carry__0/CO[3]
                         net (fo=54, routed)          1.307    18.256    taskS/task_s_inst/check_collision_inst/min4_return4_carry__0_n_0
    SLICE_X50Y41         LUT3 (Prop_lut3_I1_O)        0.124    18.380 r  taskS/task_s_inst/check_collision_inst/i__carry__0_i_9/O
                         net (fo=3, routed)           0.512    18.891    taskS/task_s_inst/check_collision_inst/i__carry__0_i_9_n_0
    SLICE_X53Y40         LUT6 (Prop_lut6_I1_O)        0.124    19.015 r  taskS/task_s_inst/check_collision_inst/i__carry__0_i_1__2/O
                         net (fo=1, routed)           0.463    19.478    taskS/task_s_inst/check_collision_inst/i__carry__0_i_1__2_n_0
    SLICE_X51Y40         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.863 r  taskS/task_s_inst/check_collision_inst/_inferred__1/i__carry__0/CO[3]
                         net (fo=11, routed)          0.913    20.776    taskS/task_s_inst/check_collision_inst/_inferred__1/i__carry__0_n_0
    SLICE_X46Y40         LUT5 (Prop_lut5_I2_O)        0.124    20.900 r  taskS/task_s_inst/check_collision_inst/hits_next_carry_i_14/O
                         net (fo=1, routed)           0.643    21.543    taskS/task_s_inst/check_collision_inst/hits_next_carry_i_14_n_0
    SLICE_X47Y40         LUT6 (Prop_lut6_I5_O)        0.124    21.667 r  taskS/task_s_inst/check_collision_inst/hits_next_carry_i_6/O
                         net (fo=1, routed)           0.000    21.667    taskS/task_s_inst/check_collision_inst/hits_next_carry_i_6_n_0
    SLICE_X47Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.199 r  taskS/task_s_inst/check_collision_inst/hits_next_carry/CO[3]
                         net (fo=1, routed)           0.000    22.199    taskS/task_s_inst/check_collision_inst/hits_next_carry_n_0
    SLICE_X47Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.313 f  taskS/task_s_inst/check_collision_inst/hits_next_carry__0/CO[3]
                         net (fo=1, routed)           0.596    22.909    taskS/task_s_inst/check_collision_inst/hits_next
    SLICE_X45Y41         LUT5 (Prop_lut5_I4_O)        0.124    23.033 f  taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_11/O
                         net (fo=1, routed)           0.303    23.335    taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_11_n_0
    SLICE_X44Y40         LUT6 (Prop_lut6_I1_O)        0.124    23.459 f  taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_5/O
                         net (fo=1, routed)           0.300    23.759    taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_5_n_0
    SLICE_X44Y39         LUT6 (Prop_lut6_I5_O)        0.124    23.883 r  taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_1/O
                         net (fo=14, routed)          0.725    24.608    taskS/task_s_inst/check_collision_inst_n_12
    SLICE_X44Y38         FDCE                                         r  taskS/task_s_inst/circle_centre_x_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.445    14.786    taskS/task_s_inst/clk
    SLICE_X44Y38         FDCE                                         r  taskS/task_s_inst/circle_centre_x_reg[6]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X44Y38         FDCE (Setup_fdce_C_CE)      -0.205    14.806    taskS/task_s_inst/circle_centre_x_reg[6]
  -------------------------------------------------------------------
                         required time                         14.806    
                         arrival time                         -24.608    
  -------------------------------------------------------------------
                         slack                                 -9.802    

Slack (VIOLATED) :        -9.594ns  (required time - arrival time)
  Source:                 taskS/task_s_inst/dir_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            taskS/task_s_inst/circle_centre_y_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.317ns  (logic 7.084ns (36.672%)  route 12.233ns (63.328%))
  Logic Levels:           25  (CARRY4=9 LUT2=1 LUT3=2 LUT4=4 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.561     5.082    taskS/task_s_inst/clk
    SLICE_X42Y35         FDCE                                         r  taskS/task_s_inst/dir_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDCE (Prop_fdce_C_Q)         0.518     5.600 r  taskS/task_s_inst/dir_reg[0]/Q
                         net (fo=15, routed)          0.674     6.274    taskS/task_s_inst/dir[0]
    SLICE_X43Y37         LUT3 (Prop_lut3_I0_O)        0.124     6.398 r  taskS/task_s_inst/dist2_to_rect2_return0__0_carry_i_19/O
                         net (fo=1, routed)           0.000     6.398    taskS/task_s_inst/dist2_to_rect2_return0__0_carry_i_19_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.038 r  taskS/task_s_inst/dist2_to_rect2_return0__0_carry_i_7/O[3]
                         net (fo=45, routed)          0.907     7.945    taskS/task_s_inst/check_collision_inst/circle_centre_y_reg[4][2]
    SLICE_X41Y37         LUT4 (Prop_lut4_I2_O)        0.306     8.251 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry_i_8/O
                         net (fo=21, routed)          0.387     8.638    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry_i_8_n_0
    SLICE_X41Y36         LUT4 (Prop_lut4_I3_O)        0.124     8.762 f  taskS/task_s_inst/check_collision_inst/dist2_to_rect_return0__0_carry_i_11/O
                         net (fo=8, routed)           0.194     8.957    taskS/task_s_inst/check_collision_inst/dist2_to_rect_return0__0_carry_i_11_n_0
    SLICE_X41Y36         LUT6 (Prop_lut6_I0_O)        0.124     9.081 f  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__21_carry__0_i_8/O
                         net (fo=7, routed)           0.578     9.658    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__21_carry__0_i_8_n_0
    SLICE_X42Y35         LUT5 (Prop_lut5_I0_O)        0.124     9.782 f  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_7/O
                         net (fo=11, routed)          0.634    10.416    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_7_n_0
    SLICE_X43Y36         LUT5 (Prop_lut5_I3_O)        0.124    10.540 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_2/O
                         net (fo=2, routed)           0.530    11.070    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_2_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.577 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0/CO[3]
                         net (fo=2, routed)           1.138    12.715    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_n_0
    SLICE_X45Y35         LUT4 (Prop_lut4_I2_O)        0.124    12.839 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__0_i_4/O
                         net (fo=1, routed)           0.000    12.839    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__0_i_4_n_0
    SLICE_X45Y35         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.419 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__0/O[2]
                         net (fo=1, routed)           0.636    14.055    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0[9]
    SLICE_X48Y34         LUT2 (Prop_lut2_I1_O)        0.302    14.357 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__0_i_1/O
                         net (fo=1, routed)           0.000    14.357    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__0_i_1_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.758 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.758    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__0_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.092 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__1/O[1]
                         net (fo=6, routed)           1.004    16.095    taskS/task_s_inst/check_collision_inst/d[11]
    SLICE_X51Y38         LUT4 (Prop_lut4_I1_O)        0.303    16.398 r  taskS/task_s_inst/check_collision_inst/min4_return4_carry__0_i_7/O
                         net (fo=1, routed)           0.000    16.398    taskS/task_s_inst/check_collision_inst/min4_return4_carry__0_i_7_n_0
    SLICE_X51Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.948 r  taskS/task_s_inst/check_collision_inst/min4_return4_carry__0/CO[3]
                         net (fo=54, routed)          1.307    18.256    taskS/task_s_inst/check_collision_inst/min4_return4_carry__0_n_0
    SLICE_X50Y41         LUT3 (Prop_lut3_I1_O)        0.124    18.380 r  taskS/task_s_inst/check_collision_inst/i__carry__0_i_9/O
                         net (fo=3, routed)           0.512    18.891    taskS/task_s_inst/check_collision_inst/i__carry__0_i_9_n_0
    SLICE_X53Y40         LUT6 (Prop_lut6_I1_O)        0.124    19.015 r  taskS/task_s_inst/check_collision_inst/i__carry__0_i_1__2/O
                         net (fo=1, routed)           0.463    19.478    taskS/task_s_inst/check_collision_inst/i__carry__0_i_1__2_n_0
    SLICE_X51Y40         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.863 r  taskS/task_s_inst/check_collision_inst/_inferred__1/i__carry__0/CO[3]
                         net (fo=11, routed)          0.913    20.776    taskS/task_s_inst/check_collision_inst/_inferred__1/i__carry__0_n_0
    SLICE_X46Y40         LUT5 (Prop_lut5_I2_O)        0.124    20.900 r  taskS/task_s_inst/check_collision_inst/hits_next_carry_i_14/O
                         net (fo=1, routed)           0.643    21.543    taskS/task_s_inst/check_collision_inst/hits_next_carry_i_14_n_0
    SLICE_X47Y40         LUT6 (Prop_lut6_I5_O)        0.124    21.667 r  taskS/task_s_inst/check_collision_inst/hits_next_carry_i_6/O
                         net (fo=1, routed)           0.000    21.667    taskS/task_s_inst/check_collision_inst/hits_next_carry_i_6_n_0
    SLICE_X47Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.199 r  taskS/task_s_inst/check_collision_inst/hits_next_carry/CO[3]
                         net (fo=1, routed)           0.000    22.199    taskS/task_s_inst/check_collision_inst/hits_next_carry_n_0
    SLICE_X47Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.313 f  taskS/task_s_inst/check_collision_inst/hits_next_carry__0/CO[3]
                         net (fo=1, routed)           0.596    22.909    taskS/task_s_inst/check_collision_inst/hits_next
    SLICE_X45Y41         LUT5 (Prop_lut5_I4_O)        0.124    23.033 f  taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_11/O
                         net (fo=1, routed)           0.303    23.335    taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_11_n_0
    SLICE_X44Y40         LUT6 (Prop_lut6_I1_O)        0.124    23.459 f  taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_5/O
                         net (fo=1, routed)           0.300    23.759    taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_5_n_0
    SLICE_X44Y39         LUT6 (Prop_lut6_I5_O)        0.124    23.883 r  taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_1/O
                         net (fo=14, routed)          0.517    24.400    taskS/task_s_inst/check_collision_inst_n_12
    SLICE_X45Y38         FDCE                                         r  taskS/task_s_inst/circle_centre_y_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.445    14.786    taskS/task_s_inst/clk
    SLICE_X45Y38         FDCE                                         r  taskS/task_s_inst/circle_centre_y_reg[4]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X45Y38         FDCE (Setup_fdce_C_CE)      -0.205    14.806    taskS/task_s_inst/circle_centre_y_reg[4]
  -------------------------------------------------------------------
                         required time                         14.806    
                         arrival time                         -24.400    
  -------------------------------------------------------------------
                         slack                                 -9.594    

Slack (VIOLATED) :        -9.594ns  (required time - arrival time)
  Source:                 taskS/task_s_inst/dir_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            taskS/task_s_inst/circle_centre_y_reg[5]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.317ns  (logic 7.084ns (36.672%)  route 12.233ns (63.328%))
  Logic Levels:           25  (CARRY4=9 LUT2=1 LUT3=2 LUT4=4 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.561     5.082    taskS/task_s_inst/clk
    SLICE_X42Y35         FDCE                                         r  taskS/task_s_inst/dir_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDCE (Prop_fdce_C_Q)         0.518     5.600 r  taskS/task_s_inst/dir_reg[0]/Q
                         net (fo=15, routed)          0.674     6.274    taskS/task_s_inst/dir[0]
    SLICE_X43Y37         LUT3 (Prop_lut3_I0_O)        0.124     6.398 r  taskS/task_s_inst/dist2_to_rect2_return0__0_carry_i_19/O
                         net (fo=1, routed)           0.000     6.398    taskS/task_s_inst/dist2_to_rect2_return0__0_carry_i_19_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.038 r  taskS/task_s_inst/dist2_to_rect2_return0__0_carry_i_7/O[3]
                         net (fo=45, routed)          0.907     7.945    taskS/task_s_inst/check_collision_inst/circle_centre_y_reg[4][2]
    SLICE_X41Y37         LUT4 (Prop_lut4_I2_O)        0.306     8.251 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry_i_8/O
                         net (fo=21, routed)          0.387     8.638    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry_i_8_n_0
    SLICE_X41Y36         LUT4 (Prop_lut4_I3_O)        0.124     8.762 f  taskS/task_s_inst/check_collision_inst/dist2_to_rect_return0__0_carry_i_11/O
                         net (fo=8, routed)           0.194     8.957    taskS/task_s_inst/check_collision_inst/dist2_to_rect_return0__0_carry_i_11_n_0
    SLICE_X41Y36         LUT6 (Prop_lut6_I0_O)        0.124     9.081 f  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__21_carry__0_i_8/O
                         net (fo=7, routed)           0.578     9.658    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__21_carry__0_i_8_n_0
    SLICE_X42Y35         LUT5 (Prop_lut5_I0_O)        0.124     9.782 f  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_7/O
                         net (fo=11, routed)          0.634    10.416    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_7_n_0
    SLICE_X43Y36         LUT5 (Prop_lut5_I3_O)        0.124    10.540 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_2/O
                         net (fo=2, routed)           0.530    11.070    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_2_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.577 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0/CO[3]
                         net (fo=2, routed)           1.138    12.715    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_n_0
    SLICE_X45Y35         LUT4 (Prop_lut4_I2_O)        0.124    12.839 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__0_i_4/O
                         net (fo=1, routed)           0.000    12.839    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__0_i_4_n_0
    SLICE_X45Y35         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.419 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__0/O[2]
                         net (fo=1, routed)           0.636    14.055    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0[9]
    SLICE_X48Y34         LUT2 (Prop_lut2_I1_O)        0.302    14.357 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__0_i_1/O
                         net (fo=1, routed)           0.000    14.357    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__0_i_1_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.758 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.758    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__0_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.092 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__1/O[1]
                         net (fo=6, routed)           1.004    16.095    taskS/task_s_inst/check_collision_inst/d[11]
    SLICE_X51Y38         LUT4 (Prop_lut4_I1_O)        0.303    16.398 r  taskS/task_s_inst/check_collision_inst/min4_return4_carry__0_i_7/O
                         net (fo=1, routed)           0.000    16.398    taskS/task_s_inst/check_collision_inst/min4_return4_carry__0_i_7_n_0
    SLICE_X51Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.948 r  taskS/task_s_inst/check_collision_inst/min4_return4_carry__0/CO[3]
                         net (fo=54, routed)          1.307    18.256    taskS/task_s_inst/check_collision_inst/min4_return4_carry__0_n_0
    SLICE_X50Y41         LUT3 (Prop_lut3_I1_O)        0.124    18.380 r  taskS/task_s_inst/check_collision_inst/i__carry__0_i_9/O
                         net (fo=3, routed)           0.512    18.891    taskS/task_s_inst/check_collision_inst/i__carry__0_i_9_n_0
    SLICE_X53Y40         LUT6 (Prop_lut6_I1_O)        0.124    19.015 r  taskS/task_s_inst/check_collision_inst/i__carry__0_i_1__2/O
                         net (fo=1, routed)           0.463    19.478    taskS/task_s_inst/check_collision_inst/i__carry__0_i_1__2_n_0
    SLICE_X51Y40         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.863 r  taskS/task_s_inst/check_collision_inst/_inferred__1/i__carry__0/CO[3]
                         net (fo=11, routed)          0.913    20.776    taskS/task_s_inst/check_collision_inst/_inferred__1/i__carry__0_n_0
    SLICE_X46Y40         LUT5 (Prop_lut5_I2_O)        0.124    20.900 r  taskS/task_s_inst/check_collision_inst/hits_next_carry_i_14/O
                         net (fo=1, routed)           0.643    21.543    taskS/task_s_inst/check_collision_inst/hits_next_carry_i_14_n_0
    SLICE_X47Y40         LUT6 (Prop_lut6_I5_O)        0.124    21.667 r  taskS/task_s_inst/check_collision_inst/hits_next_carry_i_6/O
                         net (fo=1, routed)           0.000    21.667    taskS/task_s_inst/check_collision_inst/hits_next_carry_i_6_n_0
    SLICE_X47Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.199 r  taskS/task_s_inst/check_collision_inst/hits_next_carry/CO[3]
                         net (fo=1, routed)           0.000    22.199    taskS/task_s_inst/check_collision_inst/hits_next_carry_n_0
    SLICE_X47Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.313 f  taskS/task_s_inst/check_collision_inst/hits_next_carry__0/CO[3]
                         net (fo=1, routed)           0.596    22.909    taskS/task_s_inst/check_collision_inst/hits_next
    SLICE_X45Y41         LUT5 (Prop_lut5_I4_O)        0.124    23.033 f  taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_11/O
                         net (fo=1, routed)           0.303    23.335    taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_11_n_0
    SLICE_X44Y40         LUT6 (Prop_lut6_I1_O)        0.124    23.459 f  taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_5/O
                         net (fo=1, routed)           0.300    23.759    taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_5_n_0
    SLICE_X44Y39         LUT6 (Prop_lut6_I5_O)        0.124    23.883 r  taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_1/O
                         net (fo=14, routed)          0.517    24.400    taskS/task_s_inst/check_collision_inst_n_12
    SLICE_X45Y38         FDPE                                         r  taskS/task_s_inst/circle_centre_y_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.445    14.786    taskS/task_s_inst/clk
    SLICE_X45Y38         FDPE                                         r  taskS/task_s_inst/circle_centre_y_reg[5]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X45Y38         FDPE (Setup_fdpe_C_CE)      -0.205    14.806    taskS/task_s_inst/circle_centre_y_reg[5]
  -------------------------------------------------------------------
                         required time                         14.806    
                         arrival time                         -24.400    
  -------------------------------------------------------------------
                         slack                                 -9.594    

Slack (VIOLATED) :        -9.594ns  (required time - arrival time)
  Source:                 taskS/task_s_inst/dir_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            taskS/task_s_inst/circle_centre_y_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.317ns  (logic 7.084ns (36.672%)  route 12.233ns (63.328%))
  Logic Levels:           25  (CARRY4=9 LUT2=1 LUT3=2 LUT4=4 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.561     5.082    taskS/task_s_inst/clk
    SLICE_X42Y35         FDCE                                         r  taskS/task_s_inst/dir_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDCE (Prop_fdce_C_Q)         0.518     5.600 r  taskS/task_s_inst/dir_reg[0]/Q
                         net (fo=15, routed)          0.674     6.274    taskS/task_s_inst/dir[0]
    SLICE_X43Y37         LUT3 (Prop_lut3_I0_O)        0.124     6.398 r  taskS/task_s_inst/dist2_to_rect2_return0__0_carry_i_19/O
                         net (fo=1, routed)           0.000     6.398    taskS/task_s_inst/dist2_to_rect2_return0__0_carry_i_19_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.038 r  taskS/task_s_inst/dist2_to_rect2_return0__0_carry_i_7/O[3]
                         net (fo=45, routed)          0.907     7.945    taskS/task_s_inst/check_collision_inst/circle_centre_y_reg[4][2]
    SLICE_X41Y37         LUT4 (Prop_lut4_I2_O)        0.306     8.251 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry_i_8/O
                         net (fo=21, routed)          0.387     8.638    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry_i_8_n_0
    SLICE_X41Y36         LUT4 (Prop_lut4_I3_O)        0.124     8.762 f  taskS/task_s_inst/check_collision_inst/dist2_to_rect_return0__0_carry_i_11/O
                         net (fo=8, routed)           0.194     8.957    taskS/task_s_inst/check_collision_inst/dist2_to_rect_return0__0_carry_i_11_n_0
    SLICE_X41Y36         LUT6 (Prop_lut6_I0_O)        0.124     9.081 f  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__21_carry__0_i_8/O
                         net (fo=7, routed)           0.578     9.658    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__21_carry__0_i_8_n_0
    SLICE_X42Y35         LUT5 (Prop_lut5_I0_O)        0.124     9.782 f  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_7/O
                         net (fo=11, routed)          0.634    10.416    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_7_n_0
    SLICE_X43Y36         LUT5 (Prop_lut5_I3_O)        0.124    10.540 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_2/O
                         net (fo=2, routed)           0.530    11.070    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_2_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.577 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0/CO[3]
                         net (fo=2, routed)           1.138    12.715    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_n_0
    SLICE_X45Y35         LUT4 (Prop_lut4_I2_O)        0.124    12.839 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__0_i_4/O
                         net (fo=1, routed)           0.000    12.839    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__0_i_4_n_0
    SLICE_X45Y35         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.419 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__0/O[2]
                         net (fo=1, routed)           0.636    14.055    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0[9]
    SLICE_X48Y34         LUT2 (Prop_lut2_I1_O)        0.302    14.357 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__0_i_1/O
                         net (fo=1, routed)           0.000    14.357    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__0_i_1_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.758 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.758    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__0_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.092 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__1/O[1]
                         net (fo=6, routed)           1.004    16.095    taskS/task_s_inst/check_collision_inst/d[11]
    SLICE_X51Y38         LUT4 (Prop_lut4_I1_O)        0.303    16.398 r  taskS/task_s_inst/check_collision_inst/min4_return4_carry__0_i_7/O
                         net (fo=1, routed)           0.000    16.398    taskS/task_s_inst/check_collision_inst/min4_return4_carry__0_i_7_n_0
    SLICE_X51Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.948 r  taskS/task_s_inst/check_collision_inst/min4_return4_carry__0/CO[3]
                         net (fo=54, routed)          1.307    18.256    taskS/task_s_inst/check_collision_inst/min4_return4_carry__0_n_0
    SLICE_X50Y41         LUT3 (Prop_lut3_I1_O)        0.124    18.380 r  taskS/task_s_inst/check_collision_inst/i__carry__0_i_9/O
                         net (fo=3, routed)           0.512    18.891    taskS/task_s_inst/check_collision_inst/i__carry__0_i_9_n_0
    SLICE_X53Y40         LUT6 (Prop_lut6_I1_O)        0.124    19.015 r  taskS/task_s_inst/check_collision_inst/i__carry__0_i_1__2/O
                         net (fo=1, routed)           0.463    19.478    taskS/task_s_inst/check_collision_inst/i__carry__0_i_1__2_n_0
    SLICE_X51Y40         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.863 r  taskS/task_s_inst/check_collision_inst/_inferred__1/i__carry__0/CO[3]
                         net (fo=11, routed)          0.913    20.776    taskS/task_s_inst/check_collision_inst/_inferred__1/i__carry__0_n_0
    SLICE_X46Y40         LUT5 (Prop_lut5_I2_O)        0.124    20.900 r  taskS/task_s_inst/check_collision_inst/hits_next_carry_i_14/O
                         net (fo=1, routed)           0.643    21.543    taskS/task_s_inst/check_collision_inst/hits_next_carry_i_14_n_0
    SLICE_X47Y40         LUT6 (Prop_lut6_I5_O)        0.124    21.667 r  taskS/task_s_inst/check_collision_inst/hits_next_carry_i_6/O
                         net (fo=1, routed)           0.000    21.667    taskS/task_s_inst/check_collision_inst/hits_next_carry_i_6_n_0
    SLICE_X47Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.199 r  taskS/task_s_inst/check_collision_inst/hits_next_carry/CO[3]
                         net (fo=1, routed)           0.000    22.199    taskS/task_s_inst/check_collision_inst/hits_next_carry_n_0
    SLICE_X47Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.313 f  taskS/task_s_inst/check_collision_inst/hits_next_carry__0/CO[3]
                         net (fo=1, routed)           0.596    22.909    taskS/task_s_inst/check_collision_inst/hits_next
    SLICE_X45Y41         LUT5 (Prop_lut5_I4_O)        0.124    23.033 f  taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_11/O
                         net (fo=1, routed)           0.303    23.335    taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_11_n_0
    SLICE_X44Y40         LUT6 (Prop_lut6_I1_O)        0.124    23.459 f  taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_5/O
                         net (fo=1, routed)           0.300    23.759    taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_5_n_0
    SLICE_X44Y39         LUT6 (Prop_lut6_I5_O)        0.124    23.883 r  taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_1/O
                         net (fo=14, routed)          0.517    24.400    taskS/task_s_inst/check_collision_inst_n_12
    SLICE_X45Y38         FDCE                                         r  taskS/task_s_inst/circle_centre_y_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.445    14.786    taskS/task_s_inst/clk
    SLICE_X45Y38         FDCE                                         r  taskS/task_s_inst/circle_centre_y_reg[6]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X45Y38         FDCE (Setup_fdce_C_CE)      -0.205    14.806    taskS/task_s_inst/circle_centre_y_reg[6]
  -------------------------------------------------------------------
                         required time                         14.806    
                         arrival time                         -24.400    
  -------------------------------------------------------------------
                         slack                                 -9.594    

Slack (VIOLATED) :        -9.454ns  (required time - arrival time)
  Source:                 taskS/task_s_inst/dir_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            taskS/task_s_inst/circle_centre_x_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.177ns  (logic 7.084ns (36.941%)  route 12.093ns (63.059%))
  Logic Levels:           25  (CARRY4=9 LUT2=1 LUT3=2 LUT4=4 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.561     5.082    taskS/task_s_inst/clk
    SLICE_X42Y35         FDCE                                         r  taskS/task_s_inst/dir_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDCE (Prop_fdce_C_Q)         0.518     5.600 r  taskS/task_s_inst/dir_reg[0]/Q
                         net (fo=15, routed)          0.674     6.274    taskS/task_s_inst/dir[0]
    SLICE_X43Y37         LUT3 (Prop_lut3_I0_O)        0.124     6.398 r  taskS/task_s_inst/dist2_to_rect2_return0__0_carry_i_19/O
                         net (fo=1, routed)           0.000     6.398    taskS/task_s_inst/dist2_to_rect2_return0__0_carry_i_19_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.038 r  taskS/task_s_inst/dist2_to_rect2_return0__0_carry_i_7/O[3]
                         net (fo=45, routed)          0.907     7.945    taskS/task_s_inst/check_collision_inst/circle_centre_y_reg[4][2]
    SLICE_X41Y37         LUT4 (Prop_lut4_I2_O)        0.306     8.251 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry_i_8/O
                         net (fo=21, routed)          0.387     8.638    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry_i_8_n_0
    SLICE_X41Y36         LUT4 (Prop_lut4_I3_O)        0.124     8.762 f  taskS/task_s_inst/check_collision_inst/dist2_to_rect_return0__0_carry_i_11/O
                         net (fo=8, routed)           0.194     8.957    taskS/task_s_inst/check_collision_inst/dist2_to_rect_return0__0_carry_i_11_n_0
    SLICE_X41Y36         LUT6 (Prop_lut6_I0_O)        0.124     9.081 f  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__21_carry__0_i_8/O
                         net (fo=7, routed)           0.578     9.658    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__21_carry__0_i_8_n_0
    SLICE_X42Y35         LUT5 (Prop_lut5_I0_O)        0.124     9.782 f  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_7/O
                         net (fo=11, routed)          0.634    10.416    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_7_n_0
    SLICE_X43Y36         LUT5 (Prop_lut5_I3_O)        0.124    10.540 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_2/O
                         net (fo=2, routed)           0.530    11.070    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_2_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.577 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0/CO[3]
                         net (fo=2, routed)           1.138    12.715    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_n_0
    SLICE_X45Y35         LUT4 (Prop_lut4_I2_O)        0.124    12.839 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__0_i_4/O
                         net (fo=1, routed)           0.000    12.839    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__0_i_4_n_0
    SLICE_X45Y35         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.419 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__0/O[2]
                         net (fo=1, routed)           0.636    14.055    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0[9]
    SLICE_X48Y34         LUT2 (Prop_lut2_I1_O)        0.302    14.357 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__0_i_1/O
                         net (fo=1, routed)           0.000    14.357    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__0_i_1_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.758 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.758    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__0_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.092 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__1/O[1]
                         net (fo=6, routed)           1.004    16.095    taskS/task_s_inst/check_collision_inst/d[11]
    SLICE_X51Y38         LUT4 (Prop_lut4_I1_O)        0.303    16.398 r  taskS/task_s_inst/check_collision_inst/min4_return4_carry__0_i_7/O
                         net (fo=1, routed)           0.000    16.398    taskS/task_s_inst/check_collision_inst/min4_return4_carry__0_i_7_n_0
    SLICE_X51Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.948 r  taskS/task_s_inst/check_collision_inst/min4_return4_carry__0/CO[3]
                         net (fo=54, routed)          1.307    18.256    taskS/task_s_inst/check_collision_inst/min4_return4_carry__0_n_0
    SLICE_X50Y41         LUT3 (Prop_lut3_I1_O)        0.124    18.380 r  taskS/task_s_inst/check_collision_inst/i__carry__0_i_9/O
                         net (fo=3, routed)           0.512    18.891    taskS/task_s_inst/check_collision_inst/i__carry__0_i_9_n_0
    SLICE_X53Y40         LUT6 (Prop_lut6_I1_O)        0.124    19.015 r  taskS/task_s_inst/check_collision_inst/i__carry__0_i_1__2/O
                         net (fo=1, routed)           0.463    19.478    taskS/task_s_inst/check_collision_inst/i__carry__0_i_1__2_n_0
    SLICE_X51Y40         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.863 r  taskS/task_s_inst/check_collision_inst/_inferred__1/i__carry__0/CO[3]
                         net (fo=11, routed)          0.913    20.776    taskS/task_s_inst/check_collision_inst/_inferred__1/i__carry__0_n_0
    SLICE_X46Y40         LUT5 (Prop_lut5_I2_O)        0.124    20.900 r  taskS/task_s_inst/check_collision_inst/hits_next_carry_i_14/O
                         net (fo=1, routed)           0.643    21.543    taskS/task_s_inst/check_collision_inst/hits_next_carry_i_14_n_0
    SLICE_X47Y40         LUT6 (Prop_lut6_I5_O)        0.124    21.667 r  taskS/task_s_inst/check_collision_inst/hits_next_carry_i_6/O
                         net (fo=1, routed)           0.000    21.667    taskS/task_s_inst/check_collision_inst/hits_next_carry_i_6_n_0
    SLICE_X47Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.199 r  taskS/task_s_inst/check_collision_inst/hits_next_carry/CO[3]
                         net (fo=1, routed)           0.000    22.199    taskS/task_s_inst/check_collision_inst/hits_next_carry_n_0
    SLICE_X47Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.313 f  taskS/task_s_inst/check_collision_inst/hits_next_carry__0/CO[3]
                         net (fo=1, routed)           0.596    22.909    taskS/task_s_inst/check_collision_inst/hits_next
    SLICE_X45Y41         LUT5 (Prop_lut5_I4_O)        0.124    23.033 f  taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_11/O
                         net (fo=1, routed)           0.303    23.335    taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_11_n_0
    SLICE_X44Y40         LUT6 (Prop_lut6_I1_O)        0.124    23.459 f  taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_5/O
                         net (fo=1, routed)           0.300    23.759    taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_5_n_0
    SLICE_X44Y39         LUT6 (Prop_lut6_I5_O)        0.124    23.883 r  taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_1/O
                         net (fo=14, routed)          0.376    24.259    taskS/task_s_inst/check_collision_inst_n_12
    SLICE_X44Y37         FDCE                                         r  taskS/task_s_inst/circle_centre_x_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.444    14.785    taskS/task_s_inst/clk
    SLICE_X44Y37         FDCE                                         r  taskS/task_s_inst/circle_centre_x_reg[1]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X44Y37         FDCE (Setup_fdce_C_CE)      -0.205    14.805    taskS/task_s_inst/circle_centre_x_reg[1]
  -------------------------------------------------------------------
                         required time                         14.805    
                         arrival time                         -24.259    
  -------------------------------------------------------------------
                         slack                                 -9.454    

Slack (VIOLATED) :        -9.454ns  (required time - arrival time)
  Source:                 taskS/task_s_inst/dir_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            taskS/task_s_inst/circle_centre_x_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.177ns  (logic 7.084ns (36.941%)  route 12.093ns (63.059%))
  Logic Levels:           25  (CARRY4=9 LUT2=1 LUT3=2 LUT4=4 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.561     5.082    taskS/task_s_inst/clk
    SLICE_X42Y35         FDCE                                         r  taskS/task_s_inst/dir_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDCE (Prop_fdce_C_Q)         0.518     5.600 r  taskS/task_s_inst/dir_reg[0]/Q
                         net (fo=15, routed)          0.674     6.274    taskS/task_s_inst/dir[0]
    SLICE_X43Y37         LUT3 (Prop_lut3_I0_O)        0.124     6.398 r  taskS/task_s_inst/dist2_to_rect2_return0__0_carry_i_19/O
                         net (fo=1, routed)           0.000     6.398    taskS/task_s_inst/dist2_to_rect2_return0__0_carry_i_19_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.038 r  taskS/task_s_inst/dist2_to_rect2_return0__0_carry_i_7/O[3]
                         net (fo=45, routed)          0.907     7.945    taskS/task_s_inst/check_collision_inst/circle_centre_y_reg[4][2]
    SLICE_X41Y37         LUT4 (Prop_lut4_I2_O)        0.306     8.251 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry_i_8/O
                         net (fo=21, routed)          0.387     8.638    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry_i_8_n_0
    SLICE_X41Y36         LUT4 (Prop_lut4_I3_O)        0.124     8.762 f  taskS/task_s_inst/check_collision_inst/dist2_to_rect_return0__0_carry_i_11/O
                         net (fo=8, routed)           0.194     8.957    taskS/task_s_inst/check_collision_inst/dist2_to_rect_return0__0_carry_i_11_n_0
    SLICE_X41Y36         LUT6 (Prop_lut6_I0_O)        0.124     9.081 f  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__21_carry__0_i_8/O
                         net (fo=7, routed)           0.578     9.658    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__21_carry__0_i_8_n_0
    SLICE_X42Y35         LUT5 (Prop_lut5_I0_O)        0.124     9.782 f  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_7/O
                         net (fo=11, routed)          0.634    10.416    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_7_n_0
    SLICE_X43Y36         LUT5 (Prop_lut5_I3_O)        0.124    10.540 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_2/O
                         net (fo=2, routed)           0.530    11.070    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_2_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.577 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0/CO[3]
                         net (fo=2, routed)           1.138    12.715    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_n_0
    SLICE_X45Y35         LUT4 (Prop_lut4_I2_O)        0.124    12.839 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__0_i_4/O
                         net (fo=1, routed)           0.000    12.839    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__0_i_4_n_0
    SLICE_X45Y35         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.419 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__0/O[2]
                         net (fo=1, routed)           0.636    14.055    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0[9]
    SLICE_X48Y34         LUT2 (Prop_lut2_I1_O)        0.302    14.357 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__0_i_1/O
                         net (fo=1, routed)           0.000    14.357    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__0_i_1_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.758 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.758    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__0_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.092 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__1/O[1]
                         net (fo=6, routed)           1.004    16.095    taskS/task_s_inst/check_collision_inst/d[11]
    SLICE_X51Y38         LUT4 (Prop_lut4_I1_O)        0.303    16.398 r  taskS/task_s_inst/check_collision_inst/min4_return4_carry__0_i_7/O
                         net (fo=1, routed)           0.000    16.398    taskS/task_s_inst/check_collision_inst/min4_return4_carry__0_i_7_n_0
    SLICE_X51Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.948 r  taskS/task_s_inst/check_collision_inst/min4_return4_carry__0/CO[3]
                         net (fo=54, routed)          1.307    18.256    taskS/task_s_inst/check_collision_inst/min4_return4_carry__0_n_0
    SLICE_X50Y41         LUT3 (Prop_lut3_I1_O)        0.124    18.380 r  taskS/task_s_inst/check_collision_inst/i__carry__0_i_9/O
                         net (fo=3, routed)           0.512    18.891    taskS/task_s_inst/check_collision_inst/i__carry__0_i_9_n_0
    SLICE_X53Y40         LUT6 (Prop_lut6_I1_O)        0.124    19.015 r  taskS/task_s_inst/check_collision_inst/i__carry__0_i_1__2/O
                         net (fo=1, routed)           0.463    19.478    taskS/task_s_inst/check_collision_inst/i__carry__0_i_1__2_n_0
    SLICE_X51Y40         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.863 r  taskS/task_s_inst/check_collision_inst/_inferred__1/i__carry__0/CO[3]
                         net (fo=11, routed)          0.913    20.776    taskS/task_s_inst/check_collision_inst/_inferred__1/i__carry__0_n_0
    SLICE_X46Y40         LUT5 (Prop_lut5_I2_O)        0.124    20.900 r  taskS/task_s_inst/check_collision_inst/hits_next_carry_i_14/O
                         net (fo=1, routed)           0.643    21.543    taskS/task_s_inst/check_collision_inst/hits_next_carry_i_14_n_0
    SLICE_X47Y40         LUT6 (Prop_lut6_I5_O)        0.124    21.667 r  taskS/task_s_inst/check_collision_inst/hits_next_carry_i_6/O
                         net (fo=1, routed)           0.000    21.667    taskS/task_s_inst/check_collision_inst/hits_next_carry_i_6_n_0
    SLICE_X47Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.199 r  taskS/task_s_inst/check_collision_inst/hits_next_carry/CO[3]
                         net (fo=1, routed)           0.000    22.199    taskS/task_s_inst/check_collision_inst/hits_next_carry_n_0
    SLICE_X47Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.313 f  taskS/task_s_inst/check_collision_inst/hits_next_carry__0/CO[3]
                         net (fo=1, routed)           0.596    22.909    taskS/task_s_inst/check_collision_inst/hits_next
    SLICE_X45Y41         LUT5 (Prop_lut5_I4_O)        0.124    23.033 f  taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_11/O
                         net (fo=1, routed)           0.303    23.335    taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_11_n_0
    SLICE_X44Y40         LUT6 (Prop_lut6_I1_O)        0.124    23.459 f  taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_5/O
                         net (fo=1, routed)           0.300    23.759    taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_5_n_0
    SLICE_X44Y39         LUT6 (Prop_lut6_I5_O)        0.124    23.883 r  taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_1/O
                         net (fo=14, routed)          0.376    24.259    taskS/task_s_inst/check_collision_inst_n_12
    SLICE_X44Y37         FDCE                                         r  taskS/task_s_inst/circle_centre_x_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.444    14.785    taskS/task_s_inst/clk
    SLICE_X44Y37         FDCE                                         r  taskS/task_s_inst/circle_centre_x_reg[2]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X44Y37         FDCE (Setup_fdce_C_CE)      -0.205    14.805    taskS/task_s_inst/circle_centre_x_reg[2]
  -------------------------------------------------------------------
                         required time                         14.805    
                         arrival time                         -24.259    
  -------------------------------------------------------------------
                         slack                                 -9.454    

Slack (VIOLATED) :        -9.454ns  (required time - arrival time)
  Source:                 taskS/task_s_inst/dir_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            taskS/task_s_inst/circle_centre_x_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.177ns  (logic 7.084ns (36.941%)  route 12.093ns (63.059%))
  Logic Levels:           25  (CARRY4=9 LUT2=1 LUT3=2 LUT4=4 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.561     5.082    taskS/task_s_inst/clk
    SLICE_X42Y35         FDCE                                         r  taskS/task_s_inst/dir_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDCE (Prop_fdce_C_Q)         0.518     5.600 r  taskS/task_s_inst/dir_reg[0]/Q
                         net (fo=15, routed)          0.674     6.274    taskS/task_s_inst/dir[0]
    SLICE_X43Y37         LUT3 (Prop_lut3_I0_O)        0.124     6.398 r  taskS/task_s_inst/dist2_to_rect2_return0__0_carry_i_19/O
                         net (fo=1, routed)           0.000     6.398    taskS/task_s_inst/dist2_to_rect2_return0__0_carry_i_19_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.038 r  taskS/task_s_inst/dist2_to_rect2_return0__0_carry_i_7/O[3]
                         net (fo=45, routed)          0.907     7.945    taskS/task_s_inst/check_collision_inst/circle_centre_y_reg[4][2]
    SLICE_X41Y37         LUT4 (Prop_lut4_I2_O)        0.306     8.251 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry_i_8/O
                         net (fo=21, routed)          0.387     8.638    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry_i_8_n_0
    SLICE_X41Y36         LUT4 (Prop_lut4_I3_O)        0.124     8.762 f  taskS/task_s_inst/check_collision_inst/dist2_to_rect_return0__0_carry_i_11/O
                         net (fo=8, routed)           0.194     8.957    taskS/task_s_inst/check_collision_inst/dist2_to_rect_return0__0_carry_i_11_n_0
    SLICE_X41Y36         LUT6 (Prop_lut6_I0_O)        0.124     9.081 f  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__21_carry__0_i_8/O
                         net (fo=7, routed)           0.578     9.658    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__21_carry__0_i_8_n_0
    SLICE_X42Y35         LUT5 (Prop_lut5_I0_O)        0.124     9.782 f  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_7/O
                         net (fo=11, routed)          0.634    10.416    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_7_n_0
    SLICE_X43Y36         LUT5 (Prop_lut5_I3_O)        0.124    10.540 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_2/O
                         net (fo=2, routed)           0.530    11.070    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_2_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.577 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0/CO[3]
                         net (fo=2, routed)           1.138    12.715    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_n_0
    SLICE_X45Y35         LUT4 (Prop_lut4_I2_O)        0.124    12.839 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__0_i_4/O
                         net (fo=1, routed)           0.000    12.839    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__0_i_4_n_0
    SLICE_X45Y35         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.419 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__0/O[2]
                         net (fo=1, routed)           0.636    14.055    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0[9]
    SLICE_X48Y34         LUT2 (Prop_lut2_I1_O)        0.302    14.357 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__0_i_1/O
                         net (fo=1, routed)           0.000    14.357    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__0_i_1_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.758 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.758    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__0_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.092 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__1/O[1]
                         net (fo=6, routed)           1.004    16.095    taskS/task_s_inst/check_collision_inst/d[11]
    SLICE_X51Y38         LUT4 (Prop_lut4_I1_O)        0.303    16.398 r  taskS/task_s_inst/check_collision_inst/min4_return4_carry__0_i_7/O
                         net (fo=1, routed)           0.000    16.398    taskS/task_s_inst/check_collision_inst/min4_return4_carry__0_i_7_n_0
    SLICE_X51Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.948 r  taskS/task_s_inst/check_collision_inst/min4_return4_carry__0/CO[3]
                         net (fo=54, routed)          1.307    18.256    taskS/task_s_inst/check_collision_inst/min4_return4_carry__0_n_0
    SLICE_X50Y41         LUT3 (Prop_lut3_I1_O)        0.124    18.380 r  taskS/task_s_inst/check_collision_inst/i__carry__0_i_9/O
                         net (fo=3, routed)           0.512    18.891    taskS/task_s_inst/check_collision_inst/i__carry__0_i_9_n_0
    SLICE_X53Y40         LUT6 (Prop_lut6_I1_O)        0.124    19.015 r  taskS/task_s_inst/check_collision_inst/i__carry__0_i_1__2/O
                         net (fo=1, routed)           0.463    19.478    taskS/task_s_inst/check_collision_inst/i__carry__0_i_1__2_n_0
    SLICE_X51Y40         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.863 r  taskS/task_s_inst/check_collision_inst/_inferred__1/i__carry__0/CO[3]
                         net (fo=11, routed)          0.913    20.776    taskS/task_s_inst/check_collision_inst/_inferred__1/i__carry__0_n_0
    SLICE_X46Y40         LUT5 (Prop_lut5_I2_O)        0.124    20.900 r  taskS/task_s_inst/check_collision_inst/hits_next_carry_i_14/O
                         net (fo=1, routed)           0.643    21.543    taskS/task_s_inst/check_collision_inst/hits_next_carry_i_14_n_0
    SLICE_X47Y40         LUT6 (Prop_lut6_I5_O)        0.124    21.667 r  taskS/task_s_inst/check_collision_inst/hits_next_carry_i_6/O
                         net (fo=1, routed)           0.000    21.667    taskS/task_s_inst/check_collision_inst/hits_next_carry_i_6_n_0
    SLICE_X47Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.199 r  taskS/task_s_inst/check_collision_inst/hits_next_carry/CO[3]
                         net (fo=1, routed)           0.000    22.199    taskS/task_s_inst/check_collision_inst/hits_next_carry_n_0
    SLICE_X47Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.313 f  taskS/task_s_inst/check_collision_inst/hits_next_carry__0/CO[3]
                         net (fo=1, routed)           0.596    22.909    taskS/task_s_inst/check_collision_inst/hits_next
    SLICE_X45Y41         LUT5 (Prop_lut5_I4_O)        0.124    23.033 f  taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_11/O
                         net (fo=1, routed)           0.303    23.335    taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_11_n_0
    SLICE_X44Y40         LUT6 (Prop_lut6_I1_O)        0.124    23.459 f  taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_5/O
                         net (fo=1, routed)           0.300    23.759    taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_5_n_0
    SLICE_X44Y39         LUT6 (Prop_lut6_I5_O)        0.124    23.883 r  taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_1/O
                         net (fo=14, routed)          0.376    24.259    taskS/task_s_inst/check_collision_inst_n_12
    SLICE_X44Y37         FDCE                                         r  taskS/task_s_inst/circle_centre_x_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.444    14.785    taskS/task_s_inst/clk
    SLICE_X44Y37         FDCE                                         r  taskS/task_s_inst/circle_centre_x_reg[3]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X44Y37         FDCE (Setup_fdce_C_CE)      -0.205    14.805    taskS/task_s_inst/circle_centre_x_reg[3]
  -------------------------------------------------------------------
                         required time                         14.805    
                         arrival time                         -24.259    
  -------------------------------------------------------------------
                         slack                                 -9.454    

Slack (VIOLATED) :        -9.454ns  (required time - arrival time)
  Source:                 taskS/task_s_inst/dir_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            taskS/task_s_inst/circle_centre_y_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.177ns  (logic 7.084ns (36.941%)  route 12.093ns (63.059%))
  Logic Levels:           25  (CARRY4=9 LUT2=1 LUT3=2 LUT4=4 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.561     5.082    taskS/task_s_inst/clk
    SLICE_X42Y35         FDCE                                         r  taskS/task_s_inst/dir_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDCE (Prop_fdce_C_Q)         0.518     5.600 r  taskS/task_s_inst/dir_reg[0]/Q
                         net (fo=15, routed)          0.674     6.274    taskS/task_s_inst/dir[0]
    SLICE_X43Y37         LUT3 (Prop_lut3_I0_O)        0.124     6.398 r  taskS/task_s_inst/dist2_to_rect2_return0__0_carry_i_19/O
                         net (fo=1, routed)           0.000     6.398    taskS/task_s_inst/dist2_to_rect2_return0__0_carry_i_19_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.038 r  taskS/task_s_inst/dist2_to_rect2_return0__0_carry_i_7/O[3]
                         net (fo=45, routed)          0.907     7.945    taskS/task_s_inst/check_collision_inst/circle_centre_y_reg[4][2]
    SLICE_X41Y37         LUT4 (Prop_lut4_I2_O)        0.306     8.251 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry_i_8/O
                         net (fo=21, routed)          0.387     8.638    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry_i_8_n_0
    SLICE_X41Y36         LUT4 (Prop_lut4_I3_O)        0.124     8.762 f  taskS/task_s_inst/check_collision_inst/dist2_to_rect_return0__0_carry_i_11/O
                         net (fo=8, routed)           0.194     8.957    taskS/task_s_inst/check_collision_inst/dist2_to_rect_return0__0_carry_i_11_n_0
    SLICE_X41Y36         LUT6 (Prop_lut6_I0_O)        0.124     9.081 f  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__21_carry__0_i_8/O
                         net (fo=7, routed)           0.578     9.658    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__21_carry__0_i_8_n_0
    SLICE_X42Y35         LUT5 (Prop_lut5_I0_O)        0.124     9.782 f  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_7/O
                         net (fo=11, routed)          0.634    10.416    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_7_n_0
    SLICE_X43Y36         LUT5 (Prop_lut5_I3_O)        0.124    10.540 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_2/O
                         net (fo=2, routed)           0.530    11.070    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_2_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.577 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0/CO[3]
                         net (fo=2, routed)           1.138    12.715    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_n_0
    SLICE_X45Y35         LUT4 (Prop_lut4_I2_O)        0.124    12.839 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__0_i_4/O
                         net (fo=1, routed)           0.000    12.839    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__0_i_4_n_0
    SLICE_X45Y35         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.419 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__0/O[2]
                         net (fo=1, routed)           0.636    14.055    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0[9]
    SLICE_X48Y34         LUT2 (Prop_lut2_I1_O)        0.302    14.357 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__0_i_1/O
                         net (fo=1, routed)           0.000    14.357    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__0_i_1_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.758 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.758    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__0_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.092 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__1/O[1]
                         net (fo=6, routed)           1.004    16.095    taskS/task_s_inst/check_collision_inst/d[11]
    SLICE_X51Y38         LUT4 (Prop_lut4_I1_O)        0.303    16.398 r  taskS/task_s_inst/check_collision_inst/min4_return4_carry__0_i_7/O
                         net (fo=1, routed)           0.000    16.398    taskS/task_s_inst/check_collision_inst/min4_return4_carry__0_i_7_n_0
    SLICE_X51Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.948 r  taskS/task_s_inst/check_collision_inst/min4_return4_carry__0/CO[3]
                         net (fo=54, routed)          1.307    18.256    taskS/task_s_inst/check_collision_inst/min4_return4_carry__0_n_0
    SLICE_X50Y41         LUT3 (Prop_lut3_I1_O)        0.124    18.380 r  taskS/task_s_inst/check_collision_inst/i__carry__0_i_9/O
                         net (fo=3, routed)           0.512    18.891    taskS/task_s_inst/check_collision_inst/i__carry__0_i_9_n_0
    SLICE_X53Y40         LUT6 (Prop_lut6_I1_O)        0.124    19.015 r  taskS/task_s_inst/check_collision_inst/i__carry__0_i_1__2/O
                         net (fo=1, routed)           0.463    19.478    taskS/task_s_inst/check_collision_inst/i__carry__0_i_1__2_n_0
    SLICE_X51Y40         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.863 r  taskS/task_s_inst/check_collision_inst/_inferred__1/i__carry__0/CO[3]
                         net (fo=11, routed)          0.913    20.776    taskS/task_s_inst/check_collision_inst/_inferred__1/i__carry__0_n_0
    SLICE_X46Y40         LUT5 (Prop_lut5_I2_O)        0.124    20.900 r  taskS/task_s_inst/check_collision_inst/hits_next_carry_i_14/O
                         net (fo=1, routed)           0.643    21.543    taskS/task_s_inst/check_collision_inst/hits_next_carry_i_14_n_0
    SLICE_X47Y40         LUT6 (Prop_lut6_I5_O)        0.124    21.667 r  taskS/task_s_inst/check_collision_inst/hits_next_carry_i_6/O
                         net (fo=1, routed)           0.000    21.667    taskS/task_s_inst/check_collision_inst/hits_next_carry_i_6_n_0
    SLICE_X47Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.199 r  taskS/task_s_inst/check_collision_inst/hits_next_carry/CO[3]
                         net (fo=1, routed)           0.000    22.199    taskS/task_s_inst/check_collision_inst/hits_next_carry_n_0
    SLICE_X47Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.313 f  taskS/task_s_inst/check_collision_inst/hits_next_carry__0/CO[3]
                         net (fo=1, routed)           0.596    22.909    taskS/task_s_inst/check_collision_inst/hits_next
    SLICE_X45Y41         LUT5 (Prop_lut5_I4_O)        0.124    23.033 f  taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_11/O
                         net (fo=1, routed)           0.303    23.335    taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_11_n_0
    SLICE_X44Y40         LUT6 (Prop_lut6_I1_O)        0.124    23.459 f  taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_5/O
                         net (fo=1, routed)           0.300    23.759    taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_5_n_0
    SLICE_X44Y39         LUT6 (Prop_lut6_I5_O)        0.124    23.883 r  taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_1/O
                         net (fo=14, routed)          0.376    24.259    taskS/task_s_inst/check_collision_inst_n_12
    SLICE_X45Y37         FDCE                                         r  taskS/task_s_inst/circle_centre_y_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.444    14.785    taskS/task_s_inst/clk
    SLICE_X45Y37         FDCE                                         r  taskS/task_s_inst/circle_centre_y_reg[1]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X45Y37         FDCE (Setup_fdce_C_CE)      -0.205    14.805    taskS/task_s_inst/circle_centre_y_reg[1]
  -------------------------------------------------------------------
                         required time                         14.805    
                         arrival time                         -24.259    
  -------------------------------------------------------------------
                         slack                                 -9.454    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 taskP/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            taskP/clk_div_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.189ns (63.357%)  route 0.109ns (36.643%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.552     1.435    taskP/clk
    SLICE_X35Y28         FDCE                                         r  taskP/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDCE (Prop_fdce_C_Q)         0.141     1.576 f  taskP/clk_div_counter_reg[0]/Q
                         net (fo=5, routed)           0.109     1.685    taskP/clk_div_counter[0]
    SLICE_X34Y28         LUT4 (Prop_lut4_I3_O)        0.048     1.733 r  taskP/clk_div_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.733    taskP/clk_div_counter[3]_i_1_n_0
    SLICE_X34Y28         FDCE                                         r  taskP/clk_div_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.819     1.946    taskP/clk
    SLICE_X34Y28         FDCE                                         r  taskP/clk_div_counter_reg[3]/C
                         clock pessimism             -0.498     1.448    
    SLICE_X34Y28         FDCE (Hold_fdce_C_D)         0.131     1.579    taskP/clk_div_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 taskP/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            taskP/clk_div_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.189ns (62.518%)  route 0.113ns (37.482%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.552     1.435    taskP/clk
    SLICE_X35Y28         FDCE                                         r  taskP/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDCE (Prop_fdce_C_Q)         0.141     1.576 r  taskP/clk_div_counter_reg[0]/Q
                         net (fo=5, routed)           0.113     1.689    taskP/clk_div_counter[0]
    SLICE_X34Y28         LUT3 (Prop_lut3_I2_O)        0.048     1.737 r  taskP/clk_div_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.737    taskP/clk_div_counter[2]_i_1_n_0
    SLICE_X34Y28         FDCE                                         r  taskP/clk_div_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.819     1.946    taskP/clk
    SLICE_X34Y28         FDCE                                         r  taskP/clk_div_counter_reg[2]/C
                         clock pessimism             -0.498     1.448    
    SLICE_X34Y28         FDCE (Hold_fdce_C_D)         0.131     1.579    taskP/clk_div_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 taskP/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            taskP/clk6p25m_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (62.984%)  route 0.109ns (37.016%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.552     1.435    taskP/clk
    SLICE_X35Y28         FDCE                                         r  taskP/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDCE (Prop_fdce_C_Q)         0.141     1.576 r  taskP/clk_div_counter_reg[0]/Q
                         net (fo=5, routed)           0.109     1.685    taskP/clk_div_counter[0]
    SLICE_X34Y28         LUT5 (Prop_lut5_I1_O)        0.045     1.730 r  taskP/clk6p25m_i_1/O
                         net (fo=1, routed)           0.000     1.730    taskP/clk6p25m_i_1_n_0
    SLICE_X34Y28         FDCE                                         r  taskP/clk6p25m_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.819     1.946    taskP/clk
    SLICE_X34Y28         FDCE                                         r  taskP/clk6p25m_reg/C
                         clock pessimism             -0.498     1.448    
    SLICE_X34Y28         FDCE (Hold_fdce_C_D)         0.120     1.568    taskP/clk6p25m_reg
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 taskP/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            taskP/clk_div_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.143%)  route 0.113ns (37.857%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.552     1.435    taskP/clk
    SLICE_X35Y28         FDCE                                         r  taskP/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDCE (Prop_fdce_C_Q)         0.141     1.576 r  taskP/clk_div_counter_reg[0]/Q
                         net (fo=5, routed)           0.113     1.689    taskP/clk_div_counter[0]
    SLICE_X34Y28         LUT2 (Prop_lut2_I1_O)        0.045     1.734 r  taskP/clk_div_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.734    taskP/clk_div_counter[1]_i_1_n_0
    SLICE_X34Y28         FDCE                                         r  taskP/clk_div_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.819     1.946    taskP/clk
    SLICE_X34Y28         FDCE                                         r  taskP/clk_div_counter_reg[1]/C
                         clock pessimism             -0.498     1.448    
    SLICE_X34Y28         FDCE (Hold_fdce_C_D)         0.121     1.569    taskP/clk_div_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 taskS/task_s_inst/frame_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            taskS/task_s_inst/frame_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.598%)  route 0.131ns (41.402%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.562     1.445    taskS/task_s_inst/clk
    SLICE_X37Y40         FDCE                                         r  taskS/task_s_inst/frame_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  taskS/task_s_inst/frame_count_reg[0]/Q
                         net (fo=7, routed)           0.131     1.718    taskS/task_s_inst/frame_count_reg_n_0_[0]
    SLICE_X38Y40         LUT6 (Prop_lut6_I2_O)        0.045     1.763 r  taskS/task_s_inst/frame_count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.763    taskS/task_s_inst/frame_count[5]
    SLICE_X38Y40         FDCE                                         r  taskS/task_s_inst/frame_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.831     1.958    taskS/task_s_inst/clk
    SLICE_X38Y40         FDCE                                         r  taskS/task_s_inst/frame_count_reg[5]/C
                         clock pessimism             -0.497     1.461    
    SLICE_X38Y40         FDCE (Hold_fdce_C_D)         0.121     1.582    taskS/task_s_inst/frame_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 taskR/offset_zero_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            taskR/offset_zero_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.189ns (61.161%)  route 0.120ns (38.839%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.562     1.445    taskR/clk
    SLICE_X32Y7          FDRE                                         r  taskR/offset_zero_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y7          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  taskR/offset_zero_reg[1]/Q
                         net (fo=8, routed)           0.120     1.706    taskR/offset_zero_reg__0[1]
    SLICE_X33Y7          LUT5 (Prop_lut5_I2_O)        0.048     1.754 r  taskR/offset_zero[3]_i_1/O
                         net (fo=1, routed)           0.000     1.754    taskR/p_0_in__0[3]
    SLICE_X33Y7          FDRE                                         r  taskR/offset_zero_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.831     1.958    taskR/clk
    SLICE_X33Y7          FDRE                                         r  taskR/offset_zero_reg[3]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X33Y7          FDRE (Hold_fdre_C_D)         0.107     1.565    taskR/offset_zero_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 taskR/offset_zero_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            taskR/offset_zero_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.189ns (59.050%)  route 0.131ns (40.950%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.562     1.445    taskR/clk
    SLICE_X33Y7          FDRE                                         r  taskR/offset_zero_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  taskR/offset_zero_reg[2]/Q
                         net (fo=8, routed)           0.131     1.717    taskR/offset_zero_reg__0[2]
    SLICE_X32Y7          LUT5 (Prop_lut5_I2_O)        0.048     1.765 r  taskR/offset_zero[4]_i_1/O
                         net (fo=1, routed)           0.000     1.765    taskR/p_0_in__0[4]
    SLICE_X32Y7          FDRE                                         r  taskR/offset_zero_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.831     1.958    taskR/clk
    SLICE_X32Y7          FDRE                                         r  taskR/offset_zero_reg[4]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X32Y7          FDRE (Hold_fdre_C_D)         0.107     1.565    taskR/offset_zero_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 taskR/offset_zero_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            taskR/offset_zero_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.780%)  route 0.120ns (39.220%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.562     1.445    taskR/clk
    SLICE_X32Y7          FDRE                                         r  taskR/offset_zero_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y7          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  taskR/offset_zero_reg[1]/Q
                         net (fo=8, routed)           0.120     1.706    taskR/offset_zero_reg__0[1]
    SLICE_X33Y7          LUT4 (Prop_lut4_I2_O)        0.045     1.751 r  taskR/offset_zero[2]_i_1/O
                         net (fo=1, routed)           0.000     1.751    taskR/p_0_in__0[2]
    SLICE_X33Y7          FDRE                                         r  taskR/offset_zero_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.831     1.958    taskR/clk
    SLICE_X33Y7          FDRE                                         r  taskR/offset_zero_reg[2]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X33Y7          FDRE (Hold_fdre_C_D)         0.091     1.549    taskR/offset_zero_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 taskQ/bC/hold_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            taskQ/bC/db_btn_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (59.068%)  route 0.129ns (40.932%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.550     1.433    taskQ/bC/clk
    SLICE_X40Y24         FDRE                                         r  taskQ/bC/hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.141     1.574 f  taskQ/bC/hold_reg/Q
                         net (fo=4, routed)           0.129     1.703    taskQ/bC/hold_reg_n_0
    SLICE_X41Y24         LUT5 (Prop_lut5_I0_O)        0.045     1.748 r  taskQ/bC/db_btn_i_1/O
                         net (fo=1, routed)           0.000     1.748    taskQ/bC/db_btn_i_1_n_0
    SLICE_X41Y24         FDRE                                         r  taskQ/bC/db_btn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.817     1.944    taskQ/bC/clk
    SLICE_X41Y24         FDRE                                         r  taskQ/bC/db_btn_reg/C
                         clock pessimism             -0.498     1.446    
    SLICE_X41Y24         FDRE (Hold_fdre_C_D)         0.091     1.537    taskQ/bC/db_btn_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 taskP/btnR_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            taskP/btnR_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.293ns (83.979%)  route 0.056ns (16.021%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.557     1.440    taskP/clk
    SLICE_X12Y29         FDCE                                         r  taskP/btnR_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y29         FDCE (Prop_fdce_C_Q)         0.164     1.604 r  taskP/btnR_counter_reg[4]/Q
                         net (fo=3, routed)           0.056     1.660    taskP/btnR_counter_reg[4]
    SLICE_X12Y29         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.789 r  taskP/btnR_counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.789    taskP/btnR_counter_reg[4]_i_1_n_6
    SLICE_X12Y29         FDCE                                         r  taskP/btnR_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.825     1.952    taskP/clk
    SLICE_X12Y29         FDCE                                         r  taskP/btnR_counter_reg[5]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X12Y29         FDCE (Hold_fdce_C_D)         0.134     1.574    taskP/btnR_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.215    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y38   count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y28   taskP/clk6p25m_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y28   taskP/clk_div_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y28   taskP/clk_div_counter_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y28   taskP/clk_div_counter_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y28   taskP/clk_div_counter_reg[3]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X15Y22   taskP/left_toggle_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y40   count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y40   count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y41   count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y41   count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y41   count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y41   count_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y42   count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y42   count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y42   count_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y42   count_reg[19]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X45Y40   taskS/task_s_inst/circle_centre_x_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X45Y39   taskS/task_s_inst/circle_centre_y_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y28   taskP/clk6p25m_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y28   taskP/clk_div_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y28   taskP/clk_div_counter_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y28   taskP/clk_div_counter_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y28   taskP/clk_div_counter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22   ss/counter_381hz_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22   ss/counter_381hz_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22   ss/counter_381hz_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22   ss/counter_381hz_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   ss/counter_381hz_reg[16]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.045ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.573ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.045ns  (required time - arrival time)
  Source:                 sw15_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            taskP/btnR_counter_reg[24]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.488ns  (logic 0.642ns (8.573%)  route 6.846ns (91.427%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.564     5.085    clk_IBUF_BUFG
    SLICE_X42Y40         FDRE                                         r  sw15_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDRE (Prop_fdre_C_Q)         0.518     5.603 f  sw15_reg/Q
                         net (fo=30, routed)          3.273     8.876    taskP/oled_inst/sw15_reg
    SLICE_X34Y19         LUT4 (Prop_lut4_I1_O)        0.124     9.000 f  taskP/oled_inst/FSM_onehot_state[31]_i_1__1/O
                         net (fo=128, routed)         3.573    12.574    taskP/reset0
    SLICE_X12Y34         FDCE                                         f  taskP/btnR_counter_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.444    14.785    taskP/clk
    SLICE_X12Y34         FDCE                                         r  taskP/btnR_counter_reg[24]/C
                         clock pessimism              0.188    14.973    
                         clock uncertainty           -0.035    14.938    
    SLICE_X12Y34         FDCE (Recov_fdce_C_CLR)     -0.319    14.619    taskP/btnR_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.619    
                         arrival time                         -12.574    
  -------------------------------------------------------------------
                         slack                                  2.045    

Slack (MET) :             2.183ns  (required time - arrival time)
  Source:                 sw15_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            taskP/btnR_counter_reg[20]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.350ns  (logic 0.642ns (8.735%)  route 6.708ns (91.265%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.564     5.085    clk_IBUF_BUFG
    SLICE_X42Y40         FDRE                                         r  sw15_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDRE (Prop_fdre_C_Q)         0.518     5.603 f  sw15_reg/Q
                         net (fo=30, routed)          3.273     8.876    taskP/oled_inst/sw15_reg
    SLICE_X34Y19         LUT4 (Prop_lut4_I1_O)        0.124     9.000 f  taskP/oled_inst/FSM_onehot_state[31]_i_1__1/O
                         net (fo=128, routed)         3.435    12.435    taskP/reset0
    SLICE_X12Y33         FDCE                                         f  taskP/btnR_counter_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.443    14.784    taskP/clk
    SLICE_X12Y33         FDCE                                         r  taskP/btnR_counter_reg[20]/C
                         clock pessimism              0.188    14.972    
                         clock uncertainty           -0.035    14.937    
    SLICE_X12Y33         FDCE (Recov_fdce_C_CLR)     -0.319    14.618    taskP/btnR_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         14.618    
                         arrival time                         -12.435    
  -------------------------------------------------------------------
                         slack                                  2.183    

Slack (MET) :             2.183ns  (required time - arrival time)
  Source:                 sw15_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            taskP/btnR_counter_reg[21]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.350ns  (logic 0.642ns (8.735%)  route 6.708ns (91.265%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.564     5.085    clk_IBUF_BUFG
    SLICE_X42Y40         FDRE                                         r  sw15_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDRE (Prop_fdre_C_Q)         0.518     5.603 f  sw15_reg/Q
                         net (fo=30, routed)          3.273     8.876    taskP/oled_inst/sw15_reg
    SLICE_X34Y19         LUT4 (Prop_lut4_I1_O)        0.124     9.000 f  taskP/oled_inst/FSM_onehot_state[31]_i_1__1/O
                         net (fo=128, routed)         3.435    12.435    taskP/reset0
    SLICE_X12Y33         FDCE                                         f  taskP/btnR_counter_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.443    14.784    taskP/clk
    SLICE_X12Y33         FDCE                                         r  taskP/btnR_counter_reg[21]/C
                         clock pessimism              0.188    14.972    
                         clock uncertainty           -0.035    14.937    
    SLICE_X12Y33         FDCE (Recov_fdce_C_CLR)     -0.319    14.618    taskP/btnR_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.618    
                         arrival time                         -12.435    
  -------------------------------------------------------------------
                         slack                                  2.183    

Slack (MET) :             2.183ns  (required time - arrival time)
  Source:                 sw15_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            taskP/btnR_counter_reg[22]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.350ns  (logic 0.642ns (8.735%)  route 6.708ns (91.265%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.564     5.085    clk_IBUF_BUFG
    SLICE_X42Y40         FDRE                                         r  sw15_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDRE (Prop_fdre_C_Q)         0.518     5.603 f  sw15_reg/Q
                         net (fo=30, routed)          3.273     8.876    taskP/oled_inst/sw15_reg
    SLICE_X34Y19         LUT4 (Prop_lut4_I1_O)        0.124     9.000 f  taskP/oled_inst/FSM_onehot_state[31]_i_1__1/O
                         net (fo=128, routed)         3.435    12.435    taskP/reset0
    SLICE_X12Y33         FDCE                                         f  taskP/btnR_counter_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.443    14.784    taskP/clk
    SLICE_X12Y33         FDCE                                         r  taskP/btnR_counter_reg[22]/C
                         clock pessimism              0.188    14.972    
                         clock uncertainty           -0.035    14.937    
    SLICE_X12Y33         FDCE (Recov_fdce_C_CLR)     -0.319    14.618    taskP/btnR_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         14.618    
                         arrival time                         -12.435    
  -------------------------------------------------------------------
                         slack                                  2.183    

Slack (MET) :             2.183ns  (required time - arrival time)
  Source:                 sw15_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            taskP/btnR_counter_reg[23]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.350ns  (logic 0.642ns (8.735%)  route 6.708ns (91.265%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.564     5.085    clk_IBUF_BUFG
    SLICE_X42Y40         FDRE                                         r  sw15_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDRE (Prop_fdre_C_Q)         0.518     5.603 f  sw15_reg/Q
                         net (fo=30, routed)          3.273     8.876    taskP/oled_inst/sw15_reg
    SLICE_X34Y19         LUT4 (Prop_lut4_I1_O)        0.124     9.000 f  taskP/oled_inst/FSM_onehot_state[31]_i_1__1/O
                         net (fo=128, routed)         3.435    12.435    taskP/reset0
    SLICE_X12Y33         FDCE                                         f  taskP/btnR_counter_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.443    14.784    taskP/clk
    SLICE_X12Y33         FDCE                                         r  taskP/btnR_counter_reg[23]/C
                         clock pessimism              0.188    14.972    
                         clock uncertainty           -0.035    14.937    
    SLICE_X12Y33         FDCE (Recov_fdce_C_CLR)     -0.319    14.618    taskP/btnR_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         14.618    
                         arrival time                         -12.435    
  -------------------------------------------------------------------
                         slack                                  2.183    

Slack (MET) :             2.330ns  (required time - arrival time)
  Source:                 sw15_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            taskP/btnR_counter_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.202ns  (logic 0.642ns (8.915%)  route 6.560ns (91.085%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.564     5.085    clk_IBUF_BUFG
    SLICE_X42Y40         FDRE                                         r  sw15_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDRE (Prop_fdre_C_Q)         0.518     5.603 f  sw15_reg/Q
                         net (fo=30, routed)          3.273     8.876    taskP/oled_inst/sw15_reg
    SLICE_X34Y19         LUT4 (Prop_lut4_I1_O)        0.124     9.000 f  taskP/oled_inst/FSM_onehot_state[31]_i_1__1/O
                         net (fo=128, routed)         3.286    12.287    taskP/reset0
    SLICE_X12Y32         FDCE                                         f  taskP/btnR_counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.442    14.783    taskP/clk
    SLICE_X12Y32         FDCE                                         r  taskP/btnR_counter_reg[16]/C
                         clock pessimism              0.188    14.971    
                         clock uncertainty           -0.035    14.936    
    SLICE_X12Y32         FDCE (Recov_fdce_C_CLR)     -0.319    14.617    taskP/btnR_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.617    
                         arrival time                         -12.287    
  -------------------------------------------------------------------
                         slack                                  2.330    

Slack (MET) :             2.330ns  (required time - arrival time)
  Source:                 sw15_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            taskP/btnR_counter_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.202ns  (logic 0.642ns (8.915%)  route 6.560ns (91.085%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.564     5.085    clk_IBUF_BUFG
    SLICE_X42Y40         FDRE                                         r  sw15_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDRE (Prop_fdre_C_Q)         0.518     5.603 f  sw15_reg/Q
                         net (fo=30, routed)          3.273     8.876    taskP/oled_inst/sw15_reg
    SLICE_X34Y19         LUT4 (Prop_lut4_I1_O)        0.124     9.000 f  taskP/oled_inst/FSM_onehot_state[31]_i_1__1/O
                         net (fo=128, routed)         3.286    12.287    taskP/reset0
    SLICE_X12Y32         FDCE                                         f  taskP/btnR_counter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.442    14.783    taskP/clk
    SLICE_X12Y32         FDCE                                         r  taskP/btnR_counter_reg[17]/C
                         clock pessimism              0.188    14.971    
                         clock uncertainty           -0.035    14.936    
    SLICE_X12Y32         FDCE (Recov_fdce_C_CLR)     -0.319    14.617    taskP/btnR_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.617    
                         arrival time                         -12.287    
  -------------------------------------------------------------------
                         slack                                  2.330    

Slack (MET) :             2.330ns  (required time - arrival time)
  Source:                 sw15_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            taskP/btnR_counter_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.202ns  (logic 0.642ns (8.915%)  route 6.560ns (91.085%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.564     5.085    clk_IBUF_BUFG
    SLICE_X42Y40         FDRE                                         r  sw15_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDRE (Prop_fdre_C_Q)         0.518     5.603 f  sw15_reg/Q
                         net (fo=30, routed)          3.273     8.876    taskP/oled_inst/sw15_reg
    SLICE_X34Y19         LUT4 (Prop_lut4_I1_O)        0.124     9.000 f  taskP/oled_inst/FSM_onehot_state[31]_i_1__1/O
                         net (fo=128, routed)         3.286    12.287    taskP/reset0
    SLICE_X12Y32         FDCE                                         f  taskP/btnR_counter_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.442    14.783    taskP/clk
    SLICE_X12Y32         FDCE                                         r  taskP/btnR_counter_reg[18]/C
                         clock pessimism              0.188    14.971    
                         clock uncertainty           -0.035    14.936    
    SLICE_X12Y32         FDCE (Recov_fdce_C_CLR)     -0.319    14.617    taskP/btnR_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.617    
                         arrival time                         -12.287    
  -------------------------------------------------------------------
                         slack                                  2.330    

Slack (MET) :             2.330ns  (required time - arrival time)
  Source:                 sw15_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            taskP/btnR_counter_reg[19]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.202ns  (logic 0.642ns (8.915%)  route 6.560ns (91.085%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.564     5.085    clk_IBUF_BUFG
    SLICE_X42Y40         FDRE                                         r  sw15_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDRE (Prop_fdre_C_Q)         0.518     5.603 f  sw15_reg/Q
                         net (fo=30, routed)          3.273     8.876    taskP/oled_inst/sw15_reg
    SLICE_X34Y19         LUT4 (Prop_lut4_I1_O)        0.124     9.000 f  taskP/oled_inst/FSM_onehot_state[31]_i_1__1/O
                         net (fo=128, routed)         3.286    12.287    taskP/reset0
    SLICE_X12Y32         FDCE                                         f  taskP/btnR_counter_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.442    14.783    taskP/clk
    SLICE_X12Y32         FDCE                                         r  taskP/btnR_counter_reg[19]/C
                         clock pessimism              0.188    14.971    
                         clock uncertainty           -0.035    14.936    
    SLICE_X12Y32         FDCE (Recov_fdce_C_CLR)     -0.319    14.617    taskP/btnR_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         14.617    
                         arrival time                         -12.287    
  -------------------------------------------------------------------
                         slack                                  2.330    

Slack (MET) :             2.476ns  (required time - arrival time)
  Source:                 sw15_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            taskP/btnR_counter_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.053ns  (logic 0.642ns (9.102%)  route 6.411ns (90.898%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.564     5.085    clk_IBUF_BUFG
    SLICE_X42Y40         FDRE                                         r  sw15_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDRE (Prop_fdre_C_Q)         0.518     5.603 f  sw15_reg/Q
                         net (fo=30, routed)          3.273     8.876    taskP/oled_inst/sw15_reg
    SLICE_X34Y19         LUT4 (Prop_lut4_I1_O)        0.124     9.000 f  taskP/oled_inst/FSM_onehot_state[31]_i_1__1/O
                         net (fo=128, routed)         3.138    12.139    taskP/reset0
    SLICE_X12Y31         FDCE                                         f  taskP/btnR_counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.440    14.781    taskP/clk
    SLICE_X12Y31         FDCE                                         r  taskP/btnR_counter_reg[12]/C
                         clock pessimism              0.188    14.969    
                         clock uncertainty           -0.035    14.934    
    SLICE_X12Y31         FDCE (Recov_fdce_C_CLR)     -0.319    14.615    taskP/btnR_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.615    
                         arrival time                         -12.139    
  -------------------------------------------------------------------
                         slack                                  2.476    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.573ns  (arrival time - required time)
  Source:                 sw15_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            taskS/task_s_inst/pix_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.741ns  (logic 0.209ns (12.004%)  route 1.532ns (87.996%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.562     1.445    clk_IBUF_BUFG
    SLICE_X42Y40         FDRE                                         r  sw15_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  sw15_reg/Q
                         net (fo=30, routed)          1.003     2.612    taskS/oled_display_inst/sw15_reg
    SLICE_X28Y28         LUT1 (Prop_lut1_I0_O)        0.045     2.657 f  taskS/oled_display_inst/COUNT[2]_i_1/O
                         net (fo=100, routed)         0.530     3.186    taskS/task_s_inst/AR[0]
    SLICE_X32Y35         FDCE                                         f  taskS/task_s_inst/pix_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.827     1.954    taskS/task_s_inst/clk
    SLICE_X32Y35         FDCE                                         r  taskS/task_s_inst/pix_reg[10]/C
                         clock pessimism             -0.249     1.705    
    SLICE_X32Y35         FDCE (Remov_fdce_C_CLR)     -0.092     1.613    taskS/task_s_inst/pix_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           3.186    
  -------------------------------------------------------------------
                         slack                                  1.573    

Slack (MET) :             1.573ns  (arrival time - required time)
  Source:                 sw15_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            taskS/task_s_inst/pix_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.741ns  (logic 0.209ns (12.004%)  route 1.532ns (87.996%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.562     1.445    clk_IBUF_BUFG
    SLICE_X42Y40         FDRE                                         r  sw15_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  sw15_reg/Q
                         net (fo=30, routed)          1.003     2.612    taskS/oled_display_inst/sw15_reg
    SLICE_X28Y28         LUT1 (Prop_lut1_I0_O)        0.045     2.657 f  taskS/oled_display_inst/COUNT[2]_i_1/O
                         net (fo=100, routed)         0.530     3.186    taskS/task_s_inst/AR[0]
    SLICE_X32Y35         FDCE                                         f  taskS/task_s_inst/pix_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.827     1.954    taskS/task_s_inst/clk
    SLICE_X32Y35         FDCE                                         r  taskS/task_s_inst/pix_reg[15]/C
                         clock pessimism             -0.249     1.705    
    SLICE_X32Y35         FDCE (Remov_fdce_C_CLR)     -0.092     1.613    taskS/task_s_inst/pix_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           3.186    
  -------------------------------------------------------------------
                         slack                                  1.573    

Slack (MET) :             1.573ns  (arrival time - required time)
  Source:                 sw15_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            taskS/task_s_inst/pix_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.741ns  (logic 0.209ns (12.004%)  route 1.532ns (87.996%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.562     1.445    clk_IBUF_BUFG
    SLICE_X42Y40         FDRE                                         r  sw15_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  sw15_reg/Q
                         net (fo=30, routed)          1.003     2.612    taskS/oled_display_inst/sw15_reg
    SLICE_X28Y28         LUT1 (Prop_lut1_I0_O)        0.045     2.657 f  taskS/oled_display_inst/COUNT[2]_i_1/O
                         net (fo=100, routed)         0.530     3.186    taskS/task_s_inst/AR[0]
    SLICE_X32Y35         FDCE                                         f  taskS/task_s_inst/pix_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.827     1.954    taskS/task_s_inst/clk
    SLICE_X32Y35         FDCE                                         r  taskS/task_s_inst/pix_reg[4]/C
                         clock pessimism             -0.249     1.705    
    SLICE_X32Y35         FDCE (Remov_fdce_C_CLR)     -0.092     1.613    taskS/task_s_inst/pix_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           3.186    
  -------------------------------------------------------------------
                         slack                                  1.573    

Slack (MET) :             1.626ns  (arrival time - required time)
  Source:                 sw14_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            taskP/btnL_counter_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.816ns  (logic 0.209ns (11.511%)  route 1.607ns (88.489%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.562     1.445    clk_IBUF_BUFG
    SLICE_X42Y40         FDRE                                         r  sw14_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDRE (Prop_fdre_C_Q)         0.164     1.609 f  sw14_reg/Q
                         net (fo=30, routed)          0.950     2.559    taskP/oled_inst/sw14
    SLICE_X34Y19         LUT4 (Prop_lut4_I0_O)        0.045     2.604 f  taskP/oled_inst/FSM_onehot_state[31]_i_1__1/O
                         net (fo=128, routed)         0.657     3.261    taskP/reset0
    SLICE_X14Y21         FDCE                                         f  taskP/btnL_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.824     1.951    taskP/clk
    SLICE_X14Y21         FDCE                                         r  taskP/btnL_counter_reg[0]/C
                         clock pessimism             -0.249     1.702    
    SLICE_X14Y21         FDCE (Remov_fdce_C_CLR)     -0.067     1.635    taskP/btnL_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           3.261    
  -------------------------------------------------------------------
                         slack                                  1.626    

Slack (MET) :             1.626ns  (arrival time - required time)
  Source:                 sw14_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            taskP/btnL_counter_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.816ns  (logic 0.209ns (11.511%)  route 1.607ns (88.489%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.562     1.445    clk_IBUF_BUFG
    SLICE_X42Y40         FDRE                                         r  sw14_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDRE (Prop_fdre_C_Q)         0.164     1.609 f  sw14_reg/Q
                         net (fo=30, routed)          0.950     2.559    taskP/oled_inst/sw14
    SLICE_X34Y19         LUT4 (Prop_lut4_I0_O)        0.045     2.604 f  taskP/oled_inst/FSM_onehot_state[31]_i_1__1/O
                         net (fo=128, routed)         0.657     3.261    taskP/reset0
    SLICE_X14Y21         FDCE                                         f  taskP/btnL_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.824     1.951    taskP/clk
    SLICE_X14Y21         FDCE                                         r  taskP/btnL_counter_reg[1]/C
                         clock pessimism             -0.249     1.702    
    SLICE_X14Y21         FDCE (Remov_fdce_C_CLR)     -0.067     1.635    taskP/btnL_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           3.261    
  -------------------------------------------------------------------
                         slack                                  1.626    

Slack (MET) :             1.626ns  (arrival time - required time)
  Source:                 sw14_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            taskP/btnL_counter_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.816ns  (logic 0.209ns (11.511%)  route 1.607ns (88.489%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.562     1.445    clk_IBUF_BUFG
    SLICE_X42Y40         FDRE                                         r  sw14_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDRE (Prop_fdre_C_Q)         0.164     1.609 f  sw14_reg/Q
                         net (fo=30, routed)          0.950     2.559    taskP/oled_inst/sw14
    SLICE_X34Y19         LUT4 (Prop_lut4_I0_O)        0.045     2.604 f  taskP/oled_inst/FSM_onehot_state[31]_i_1__1/O
                         net (fo=128, routed)         0.657     3.261    taskP/reset0
    SLICE_X14Y21         FDCE                                         f  taskP/btnL_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.824     1.951    taskP/clk
    SLICE_X14Y21         FDCE                                         r  taskP/btnL_counter_reg[2]/C
                         clock pessimism             -0.249     1.702    
    SLICE_X14Y21         FDCE (Remov_fdce_C_CLR)     -0.067     1.635    taskP/btnL_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           3.261    
  -------------------------------------------------------------------
                         slack                                  1.626    

Slack (MET) :             1.626ns  (arrival time - required time)
  Source:                 sw14_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            taskP/btnL_counter_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.816ns  (logic 0.209ns (11.511%)  route 1.607ns (88.489%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.562     1.445    clk_IBUF_BUFG
    SLICE_X42Y40         FDRE                                         r  sw14_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDRE (Prop_fdre_C_Q)         0.164     1.609 f  sw14_reg/Q
                         net (fo=30, routed)          0.950     2.559    taskP/oled_inst/sw14
    SLICE_X34Y19         LUT4 (Prop_lut4_I0_O)        0.045     2.604 f  taskP/oled_inst/FSM_onehot_state[31]_i_1__1/O
                         net (fo=128, routed)         0.657     3.261    taskP/reset0
    SLICE_X14Y21         FDCE                                         f  taskP/btnL_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.824     1.951    taskP/clk
    SLICE_X14Y21         FDCE                                         r  taskP/btnL_counter_reg[3]/C
                         clock pessimism             -0.249     1.702    
    SLICE_X14Y21         FDCE (Remov_fdce_C_CLR)     -0.067     1.635    taskP/btnL_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           3.261    
  -------------------------------------------------------------------
                         slack                                  1.626    

Slack (MET) :             1.685ns  (arrival time - required time)
  Source:                 sw14_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            taskQ/left_state_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.615ns  (logic 0.209ns (12.940%)  route 1.406ns (87.060%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.562     1.445    clk_IBUF_BUFG
    SLICE_X42Y40         FDRE                                         r  sw14_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDRE (Prop_fdre_C_Q)         0.164     1.609 f  sw14_reg/Q
                         net (fo=30, routed)          0.819     2.428    taskQ/oled/sw14
    SLICE_X36Y22         LUT3 (Prop_lut3_I0_O)        0.045     2.473 f  taskQ/oled/FSM_onehot_state[31]_i_1__2/O
                         net (fo=95, routed)          0.587     3.060    taskQ/sw_rst0
    SLICE_X45Y24         FDCE                                         f  taskQ/left_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.818     1.945    taskQ/clk
    SLICE_X45Y24         FDCE                                         r  taskQ/left_state_reg[0]/C
                         clock pessimism             -0.478     1.467    
    SLICE_X45Y24         FDCE (Remov_fdce_C_CLR)     -0.092     1.375    taskQ/left_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.375    
                         arrival time                           3.060    
  -------------------------------------------------------------------
                         slack                                  1.685    

Slack (MET) :             1.685ns  (arrival time - required time)
  Source:                 sw14_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            taskQ/left_state_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.615ns  (logic 0.209ns (12.940%)  route 1.406ns (87.060%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.562     1.445    clk_IBUF_BUFG
    SLICE_X42Y40         FDRE                                         r  sw14_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDRE (Prop_fdre_C_Q)         0.164     1.609 f  sw14_reg/Q
                         net (fo=30, routed)          0.819     2.428    taskQ/oled/sw14
    SLICE_X36Y22         LUT3 (Prop_lut3_I0_O)        0.045     2.473 f  taskQ/oled/FSM_onehot_state[31]_i_1__2/O
                         net (fo=95, routed)          0.587     3.060    taskQ/sw_rst0
    SLICE_X45Y24         FDCE                                         f  taskQ/left_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.818     1.945    taskQ/clk
    SLICE_X45Y24         FDCE                                         r  taskQ/left_state_reg[1]/C
                         clock pessimism             -0.478     1.467    
    SLICE_X45Y24         FDCE (Remov_fdce_C_CLR)     -0.092     1.375    taskQ/left_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.375    
                         arrival time                           3.060    
  -------------------------------------------------------------------
                         slack                                  1.685    

Slack (MET) :             1.685ns  (arrival time - required time)
  Source:                 sw14_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            taskQ/left_state_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.615ns  (logic 0.209ns (12.940%)  route 1.406ns (87.060%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.562     1.445    clk_IBUF_BUFG
    SLICE_X42Y40         FDRE                                         r  sw14_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDRE (Prop_fdre_C_Q)         0.164     1.609 f  sw14_reg/Q
                         net (fo=30, routed)          0.819     2.428    taskQ/oled/sw14
    SLICE_X36Y22         LUT3 (Prop_lut3_I0_O)        0.045     2.473 f  taskQ/oled/FSM_onehot_state[31]_i_1__2/O
                         net (fo=95, routed)          0.587     3.060    taskQ/sw_rst0
    SLICE_X45Y24         FDCE                                         f  taskQ/left_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.818     1.945    taskQ/clk
    SLICE_X45Y24         FDCE                                         r  taskQ/left_state_reg[2]/C
                         clock pessimism             -0.478     1.467    
    SLICE_X45Y24         FDCE (Remov_fdce_C_CLR)     -0.092     1.375    taskQ/left_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.375    
                         arrival time                           3.060    
  -------------------------------------------------------------------
                         slack                                  1.685    





