Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Mon Mar 14 23:24:36 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc1_40/report/timing-summary-post-place.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.759      -12.659                     24                 2897       -0.087       -0.489                     28                 2897        1.725        0.000                       0                  2898  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)         Period(ns)      Frequency(MHz)
-----          ------------         ----------      --------------
virtual_clock  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
virtual_clock       -0.759      -12.659                     24                 2897       -0.087       -0.489                     28                 2897        1.725        0.000                       0                  2898  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  virtual_clock
  To Clock:  virtual_clock

Setup :           24  Failing Endpoints,  Worst Slack       -0.759ns,  Total Violation      -12.659ns
Hold  :           28  Failing Endpoints,  Worst Slack       -0.087ns,  Total Violation       -0.489ns
PW    :            0  Failing Endpoints,  Worst Slack        1.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.759ns  (required time - arrival time)
  Source:                 genblk1[76].reg_in/reg_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            reg_out/reg_out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (virtual_clock rise@4.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        4.644ns  (logic 2.042ns (43.971%)  route 2.602ns (56.029%))
  Logic Levels:           21  (CARRY8=12 LUT1=1 LUT2=7 LUT3=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.369ns = ( 6.369 - 4.000 ) 
    Source Clock Delay      (SCD):    2.915ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.954ns (routing 1.111ns, distribution 0.843ns)
  Clock Net Delay (Destination): 1.699ns (routing 1.010ns, distribution 0.689ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.323     0.933    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=2897, estimated)     1.954     2.915    genblk1[76].reg_in/CLK
    SLICE_X123Y412       FDRE                                         r  genblk1[76].reg_in/reg_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y412       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.991 f  genblk1[76].reg_in/reg_out_reg[1]/Q
                         net (fo=4, estimated)        0.161     3.152    genblk1[76].reg_in/x_reg[76][1]
    SLICE_X123Y412       LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.051     3.203 r  genblk1[76].reg_in/reg_out[7]_i_951/O
                         net (fo=1, routed)           0.021     3.224    conv/mul40/reg_out[7]_i_475_0[0]
    SLICE_X123Y412       CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[4])
                                                      0.167     3.391 r  conv/mul40/reg_out_reg[7]_i_467/O[4]
                         net (fo=2, estimated)        0.220     3.611    genblk1[81].reg_in/reg_out_reg[23]_i_751[0]
    SLICE_X122Y412       LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.036     3.647 r  genblk1[81].reg_in/reg_out[7]_i_939/O
                         net (fo=1, routed)           0.009     3.656    conv/add000176/reg_out_reg[7]_i_193_0[0]
    SLICE_X122Y412       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.233     3.889 r  conv/add000176/reg_out_reg[7]_i_465/O[5]
                         net (fo=2, estimated)        0.400     4.289    conv/add000176/reg_out_reg[7]_i_465_n_10
    SLICE_X121Y407       LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     4.342 r  conv/add000176/reg_out[7]_i_468/O
                         net (fo=1, routed)           0.015     4.357    conv/add000176/reg_out[7]_i_468_n_0
    SLICE_X121Y407       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     4.474 r  conv/add000176/reg_out_reg[7]_i_193/CO[7]
                         net (fo=1, estimated)        0.026     4.500    conv/add000176/reg_out_reg[7]_i_193_n_0
    SLICE_X121Y408       CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.067     4.567 r  conv/add000176/reg_out_reg[23]_i_523/O[2]
                         net (fo=2, estimated)        0.367     4.934    conv/add000176/reg_out_reg[23]_i_523_n_13
    SLICE_X122Y406       LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     4.984 r  conv/add000176/reg_out[23]_i_529/O
                         net (fo=1, routed)           0.009     4.993    conv/add000176/reg_out[23]_i_529_n_0
    SLICE_X122Y406       CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[5])
                                                      0.180     5.173 r  conv/add000176/reg_out_reg[23]_i_333/O[5]
                         net (fo=1, estimated)        0.241     5.414    conv/add000176/reg_out_reg[23]_i_333_n_10
    SLICE_X125Y406       LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.052     5.466 r  conv/add000176/reg_out[23]_i_214/O
                         net (fo=1, routed)           0.016     5.482    conv/add000176/reg_out[23]_i_214_n_0
    SLICE_X125Y406       CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117     5.599 r  conv/add000176/reg_out_reg[23]_i_117/CO[7]
                         net (fo=1, estimated)        0.026     5.625    conv/add000176/reg_out_reg[23]_i_117_n_0
    SLICE_X125Y407       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     5.681 r  conv/add000176/reg_out_reg[23]_i_103/O[0]
                         net (fo=2, estimated)        0.187     5.868    conv/add000176/reg_out_reg[23]_i_103_n_15
    SLICE_X127Y405       LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     5.907 r  conv/add000176/reg_out[23]_i_118/O
                         net (fo=1, routed)           0.015     5.922    conv/add000176/reg_out[23]_i_118_n_0
    SLICE_X127Y405       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     6.039 r  conv/add000176/reg_out_reg[23]_i_66/CO[7]
                         net (fo=1, estimated)        0.026     6.065    conv/add000176/reg_out_reg[23]_i_66_n_0
    SLICE_X127Y406       CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     6.141 r  conv/add000176/reg_out_reg[23]_i_56/O[1]
                         net (fo=1, estimated)        0.223     6.364    conv/add000176/reg_out_reg[23]_i_56_n_14
    SLICE_X126Y406       LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.036     6.400 r  conv/add000176/reg_out[23]_i_24/O
                         net (fo=1, routed)           0.009     6.409    conv/add000176/reg_out[23]_i_24_n_0
    SLICE_X126Y406       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[2])
                                                      0.114     6.523 r  conv/add000176/reg_out_reg[23]_i_11/O[2]
                         net (fo=2, estimated)        0.310     6.833    conv/add000176/reg_out_reg[23]_i_11_n_13
    SLICE_X126Y416       LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     6.883 r  conv/add000176/reg_out[23]_i_15/O
                         net (fo=1, routed)           0.009     6.892    conv/add000176/reg_out[23]_i_15_n_0
    SLICE_X126Y416       CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[5])
                                                      0.180     7.072 r  conv/add000176/reg_out_reg[23]_i_3/O[5]
                         net (fo=2, estimated)        0.264     7.336    conv/add000177/tmp07[0]_48[21]
    SLICE_X127Y419       LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.037     7.373 r  conv/add000177/reg_out[23]_i_5/O
                         net (fo=1, routed)           0.022     7.395    conv/add000177/reg_out[23]_i_5_n_0
    SLICE_X127Y419       CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[7])
                                                      0.138     7.533 r  conv/add000177/reg_out_reg[23]_i_1/O[7]
                         net (fo=1, routed)           0.026     7.559    reg_out/D[23]
    SLICE_X127Y419       FDRE                                         r  reg_out/reg_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     4.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.287     4.646    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.670 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=2897, estimated)     1.699     6.369    reg_out/CLK
    SLICE_X127Y419       FDRE                                         r  reg_out/reg_out_reg[23]/C
                         clock pessimism              0.441     6.810    
                         clock uncertainty           -0.035     6.775    
    SLICE_X127Y419       FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     6.800    reg_out/reg_out_reg[23]
  -------------------------------------------------------------------
                         required time                          6.800    
                         arrival time                          -7.559    
  -------------------------------------------------------------------
                         slack                                 -0.759    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.087ns  (arrival time - required time)
  Source:                 demux/genblk1[154].z_reg[154][3]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            genblk1[154].reg_in/reg_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.058ns (34.731%)  route 0.109ns (65.269%))
  Logic Levels:           0  
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.987ns
    Source Clock Delay      (SCD):    2.401ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Net Delay (Source):      1.731ns (routing 1.010ns, distribution 0.721ns)
  Clock Net Delay (Destination): 2.026ns (routing 1.111ns, distribution 0.915ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     0.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.287     0.646    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.670 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=2897, estimated)     1.731     2.401    demux/CLK
    SLICE_X120Y419       FDRE                                         r  demux/genblk1[154].z_reg[154][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y419       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     2.459 r  demux/genblk1[154].z_reg[154][3]/Q
                         net (fo=1, estimated)        0.109     2.568    genblk1[154].reg_in/D[3]
    SLICE_X120Y422       FDRE                                         r  genblk1[154].reg_in/reg_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.323     0.933    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=2897, estimated)     2.026     2.987    genblk1[154].reg_in/CLK
    SLICE_X120Y422       FDRE                                         r  genblk1[154].reg_in/reg_out_reg[3]/C
                         clock pessimism             -0.392     2.595    
    SLICE_X120Y422       FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.060     2.655    genblk1[154].reg_in/reg_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.655    
                         arrival time                           2.568    
  -------------------------------------------------------------------
                         slack                                 -0.087    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         virtual_clock
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.000       2.710      BUFGCE_X1Y212   clk_IBUF_BUFG_inst/I
Low Pulse Width   Fast    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X131Y459  demux/genblk1[333].z_reg[333][4]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X123Y468  demux/genblk1[317].z_reg[317][4]/C



