// Seed: 3072409529
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  inout tri0 id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_5 = 1;
endmodule
module module_1 #(
    parameter id_6 = 32'd53
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  inout wire _id_6;
  input wire id_5;
  inout tri id_4;
  output wand id_3;
  inout logic [7:0] id_2;
  module_0 modCall_1 (
      id_4,
      id_7,
      id_8,
      id_4,
      id_4,
      id_4,
      id_7
  );
  output wire id_1;
  assign id_3 = -1;
  assign id_4 = 1;
  assign id_2[~id_6] = id_7;
  assign id_2 = id_7;
endmodule
