#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue Oct  3 22:05:08 2023
# Process ID: 14004
# Current directory: C:/Users/paras/Documents/GitHub/knapsack/project_9/project_9.runs/synth_1
# Command line: vivado.exe -log circuit.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source circuit.tcl
# Log file: C:/Users/paras/Documents/GitHub/knapsack/project_9/project_9.runs/synth_1/circuit.vds
# Journal file: C:/Users/paras/Documents/GitHub/knapsack/project_9/project_9.runs/synth_1\vivado.jou
# Running On: DESKTOP-R5C9152, OS: Windows, CPU Frequency: 2296 MHz, CPU Physical cores: 8, Host memory: 14946 MB
#-----------------------------------------------------------
source circuit.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1001.395 ; gain = 117.766
Command: synth_design -top circuit -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7108
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1829.043 ; gain = 408.438
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'circuit' [C:/Users/paras/Documents/GitHub/knapsack/project_9/project_9.srcs/sources_1/new/circuit.v:23]
INFO: [Synth 8-6157] synthesizing module 'debouncer' [C:/Users/paras/.Xilinx/project_8/project_8.srcs/sources_1/imports/new/debouncer.v:1]
	Parameter p bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/paras/.Xilinx/project_8/project_8.srcs/sources_1/imports/new/counter.v:1]
	Parameter mod bound to: 6 - type: integer 
	Parameter step bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [C:/Users/paras/.Xilinx/project_8/project_8.srcs/sources_1/imports/new/counter.v:1]
INFO: [Synth 8-6157] synthesizing module 'synchronizer' [C:/Users/paras/.Xilinx/project_8/project_8.srcs/sources_1/imports/new/synchronizer.v:1]
INFO: [Synth 8-6155] done synthesizing module 'synchronizer' (0#1) [C:/Users/paras/.Xilinx/project_8/project_8.srcs/sources_1/imports/new/synchronizer.v:1]
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (0#1) [C:/Users/paras/.Xilinx/project_8/project_8.srcs/sources_1/imports/new/debouncer.v:1]
INFO: [Synth 8-6157] synthesizing module 'fsm' [C:/Users/paras/Documents/GitHub/knapsack/project_9/project_9.srcs/sources_1/new/fsm.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fsm' (0#1) [C:/Users/paras/Documents/GitHub/knapsack/project_9/project_9.srcs/sources_1/new/fsm.v:23]
INFO: [Synth 8-6157] synthesizing module 'indicator_control' [C:/Users/paras/Documents/GitHub/knapsack/project_9/project_9.srcs/sources_1/new/indicator_control.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/paras/Documents/GitHub/knapsack/project_9/project_9.srcs/sources_1/new/indicator_control.v:58]
INFO: [Synth 8-6157] synthesizing module 'counter__parameterized0' [C:/Users/paras/.Xilinx/project_8/project_8.srcs/sources_1/imports/new/counter.v:1]
	Parameter mod bound to: 8 - type: integer 
	Parameter step bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter__parameterized0' (0#1) [C:/Users/paras/.Xilinx/project_8/project_8.srcs/sources_1/imports/new/counter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'indicator_control' (0#1) [C:/Users/paras/Documents/GitHub/knapsack/project_9/project_9.srcs/sources_1/new/indicator_control.v:23]
INFO: [Synth 8-6155] done synthesizing module 'circuit' (0#1) [C:/Users/paras/Documents/GitHub/knapsack/project_9/project_9.srcs/sources_1/new/circuit.v:23]
WARNING: [Synth 8-6014] Unused sequential element temp_reg was removed.  [C:/Users/paras/.Xilinx/project_8/project_8.srcs/sources_1/imports/new/counter.v:19]
WARNING: [Synth 8-6014] Unused sequential element total_weight_reg was removed.  [C:/Users/paras/Documents/GitHub/knapsack/project_9/project_9.srcs/sources_1/new/fsm.v:194]
WARNING: [Synth 8-3848] Net Error in module/entity fsm does not have driver. [C:/Users/paras/Documents/GitHub/knapsack/project_9/project_9.srcs/sources_1/new/fsm.v:25]
WARNING: [Synth 8-6014] Unused sequential element temp_reg was removed.  [C:/Users/paras/.Xilinx/project_8/project_8.srcs/sources_1/imports/new/counter.v:19]
WARNING: [Synth 8-7129] Port clk_enable in module indicator_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Error in module fsm is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2114.234 ; gain = 693.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2114.234 ; gain = 693.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2114.234 ; gain = 693.629
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.243 . Memory (MB): peak = 2114.234 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/paras/Documents/GitHub/knapsack/project_9/project_9.srcs/constrs_1/new/constr.xdc]
Finished Parsing XDC File [C:/Users/paras/Documents/GitHub/knapsack/project_9/project_9.srcs/constrs_1/new/constr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/paras/Documents/GitHub/knapsack/project_9/project_9.srcs/constrs_1/new/constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/circuit_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/circuit_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2195.266 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.081 . Memory (MB): peak = 2195.266 ; gain = 0.000
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2195.266 ; gain = 774.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2195.266 ; gain = 774.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2195.266 ; gain = 774.660
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 's1_a_reg' and it is trimmed from '8' to '5' bits. [C:/Users/paras/Documents/GitHub/knapsack/project_9/project_9.srcs/sources_1/new/fsm.v:121]
WARNING: [Synth 8-3936] Found unconnected internal register 'loc_inc_reg' and it is trimmed from '8' to '5' bits. [C:/Users/paras/Documents/GitHub/knapsack/project_9/project_9.srcs/sources_1/new/fsm.v:115]
WARNING: [Synth 8-3936] Found unconnected internal register 'loc_inc1_reg' and it is trimmed from '8' to '5' bits. [C:/Users/paras/Documents/GitHub/knapsack/project_9/project_9.srcs/sources_1/new/fsm.v:117]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 2195.266 ; gain = 774.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 9     
	   3 Input   32 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 1     
	   3 Input    7 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 5     
	   3 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 14    
	   3 Input    4 Bit       Adders := 3     
	   2 Input    3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 5     
	                8 Bit    Registers := 7     
	                7 Bit    Registers := 291   
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 10    
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 17    
	   2 Input    8 Bit        Muxes := 10    
	   2 Input    7 Bit        Muxes := 2349  
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 7     
	   2 Input    4 Bit        Muxes := 29    
	   8 Input    4 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 2     
	   3 Input    4 Bit        Muxes := 1     
	  16 Input    3 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 2     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   5 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 2376  
	   4 Input    1 Bit        Muxes := 4     
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port clk_enable in module indicator_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Error in module fsm is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:11 ; elapsed = 00:01:14 . Memory (MB): peak = 2195.266 ; gain = 774.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:19 ; elapsed = 00:01:22 . Memory (MB): peak = 2195.266 ; gain = 774.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:25 ; elapsed = 00:01:28 . Memory (MB): peak = 2195.266 ; gain = 774.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:32 ; elapsed = 00:01:35 . Memory (MB): peak = 2195.266 ; gain = 774.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:40 ; elapsed = 00:01:42 . Memory (MB): peak = 2195.266 ; gain = 774.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:40 ; elapsed = 00:01:42 . Memory (MB): peak = 2195.266 ; gain = 774.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:41 ; elapsed = 00:01:44 . Memory (MB): peak = 2195.266 ; gain = 774.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:41 ; elapsed = 00:01:44 . Memory (MB): peak = 2195.266 ; gain = 774.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:43 ; elapsed = 00:01:45 . Memory (MB): peak = 2195.266 ; gain = 774.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:43 ; elapsed = 00:01:45 . Memory (MB): peak = 2195.266 ; gain = 774.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   132|
|3     |LUT1   |   300|
|4     |LUT2   |   242|
|5     |LUT3   |   127|
|6     |LUT4   |   240|
|7     |LUT5   |  2752|
|8     |LUT6   |  4529|
|9     |MUXF7  |  1040|
|10    |MUXF8  |   437|
|11    |FDRE   |  2418|
|12    |FDSE   |    12|
|13    |IBUF   |     8|
|14    |OBUF   |    15|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:43 ; elapsed = 00:01:45 . Memory (MB): peak = 2195.266 ; gain = 774.660
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:21 ; elapsed = 00:01:39 . Memory (MB): peak = 2195.266 ; gain = 693.629
Synthesis Optimization Complete : Time (s): cpu = 00:01:43 ; elapsed = 00:01:45 . Memory (MB): peak = 2195.266 ; gain = 774.660
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.130 . Memory (MB): peak = 2195.266 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1609 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'circuit' is not ideal for floorplanning, since the cellview 'fsm' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2195.266 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 977c4f4d
INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:50 ; elapsed = 00:02:02 . Memory (MB): peak = 2195.266 ; gain = 1193.871
INFO: [Common 17-1381] The checkpoint 'C:/Users/paras/Documents/GitHub/knapsack/project_9/project_9.runs/synth_1/circuit.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file circuit_utilization_synth.rpt -pb circuit_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Oct  3 22:07:31 2023...
