
stm32f7xx_drivers.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000b30  080001c8  080001c8  000011c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000014  08000cf8  08000cf8  00001cf8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08000d0c  08000d0c  00001d1c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08000d0c  08000d0c  00001d0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08000d14  08000d1c  00001d1c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000d14  08000d14  00001d14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08000d18  08000d18  00001d18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000000  20000000  20000000  00001d1c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000000  08000d1c  00002000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000001c  08000d1c  0000201c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00001d1c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000120e  00000000  00000000  00001d4c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000410  00000000  00000000  00002f5a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000148  00000000  00000000  00003370  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000000e8  00000000  00000000  000034b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00002a2b  00000000  00000000  000035a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00001ad3  00000000  00000000  00005fcb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00009967  00000000  00000000  00007a9e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00011405  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000047c  00000000  00000000  00011448  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004f  00000000  00000000  000118c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c8 <__do_global_dtors_aux>:
 80001c8:	b510      	push	{r4, lr}
 80001ca:	4c05      	ldr	r4, [pc, #20]	@ (80001e0 <__do_global_dtors_aux+0x18>)
 80001cc:	7823      	ldrb	r3, [r4, #0]
 80001ce:	b933      	cbnz	r3, 80001de <__do_global_dtors_aux+0x16>
 80001d0:	4b04      	ldr	r3, [pc, #16]	@ (80001e4 <__do_global_dtors_aux+0x1c>)
 80001d2:	b113      	cbz	r3, 80001da <__do_global_dtors_aux+0x12>
 80001d4:	4804      	ldr	r0, [pc, #16]	@ (80001e8 <__do_global_dtors_aux+0x20>)
 80001d6:	f3af 8000 	nop.w
 80001da:	2301      	movs	r3, #1
 80001dc:	7023      	strb	r3, [r4, #0]
 80001de:	bd10      	pop	{r4, pc}
 80001e0:	20000000 	.word	0x20000000
 80001e4:	00000000 	.word	0x00000000
 80001e8:	08000ce0 	.word	0x08000ce0

080001ec <frame_dummy>:
 80001ec:	b508      	push	{r3, lr}
 80001ee:	4b03      	ldr	r3, [pc, #12]	@ (80001fc <frame_dummy+0x10>)
 80001f0:	b11b      	cbz	r3, 80001fa <frame_dummy+0xe>
 80001f2:	4903      	ldr	r1, [pc, #12]	@ (8000200 <frame_dummy+0x14>)
 80001f4:	4803      	ldr	r0, [pc, #12]	@ (8000204 <frame_dummy+0x18>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	bd08      	pop	{r3, pc}
 80001fc:	00000000 	.word	0x00000000
 8000200:	20000004 	.word	0x20000004
 8000204:	08000ce0 	.word	0x08000ce0

08000208 <strlen>:
 8000208:	4603      	mov	r3, r0
 800020a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800020e:	2a00      	cmp	r2, #0
 8000210:	d1fb      	bne.n	800020a <strlen+0x2>
 8000212:	1a18      	subs	r0, r3, r0
 8000214:	3801      	subs	r0, #1
 8000216:	4770      	bx	lr

08000218 <Delay>:
 * PA7--->MOSI
 */
void SPI_GpioInit();
void SPI1_Inits();

void Delay() {
 8000218:	b480      	push	{r7}
 800021a:	b083      	sub	sp, #12
 800021c:	af00      	add	r7, sp, #0
    for (uint32_t i = 0; i < 500000; i++) {
 800021e:	2300      	movs	r3, #0
 8000220:	607b      	str	r3, [r7, #4]
 8000222:	e002      	b.n	800022a <Delay+0x12>
 8000224:	687b      	ldr	r3, [r7, #4]
 8000226:	3301      	adds	r3, #1
 8000228:	607b      	str	r3, [r7, #4]
 800022a:	687b      	ldr	r3, [r7, #4]
 800022c:	4a04      	ldr	r2, [pc, #16]	@ (8000240 <Delay+0x28>)
 800022e:	4293      	cmp	r3, r2
 8000230:	d9f8      	bls.n	8000224 <Delay+0xc>
        // Simple delay loop
    }
}
 8000232:	bf00      	nop
 8000234:	bf00      	nop
 8000236:	370c      	adds	r7, #12
 8000238:	46bd      	mov	sp, r7
 800023a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800023e:	4770      	bx	lr
 8000240:	0007a11f 	.word	0x0007a11f

08000244 <main>:

int main(void) {
 8000244:	b5b0      	push	{r4, r5, r7, lr}
 8000246:	b086      	sub	sp, #24
 8000248:	af00      	add	r7, sp, #0

    char user_data[] = "Hello world.....";
 800024a:	4b1a      	ldr	r3, [pc, #104]	@ (80002b4 <main+0x70>)
 800024c:	1d3c      	adds	r4, r7, #4
 800024e:	461d      	mov	r5, r3
 8000250:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000252:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000254:	682b      	ldr	r3, [r5, #0]
 8000256:	7023      	strb	r3, [r4, #0]

    SPI_GpioInit();
 8000258:	f000 f830 	bl	80002bc <SPI_GpioInit>
    SPI1_Inits();
 800025c:	f000 f85c 	bl	8000318 <SPI1_Inits>

    SPI_SSOEConfig(SPI1, ENABLE);
 8000260:	2101      	movs	r1, #1
 8000262:	4815      	ldr	r0, [pc, #84]	@ (80002b8 <main+0x74>)
 8000264:	f000 fcfc 	bl	8000c60 <SPI_SSOEConfig>

    SPI_PeripheralControl(SPI1, ENABLE);
 8000268:	2101      	movs	r1, #1
 800026a:	4813      	ldr	r0, [pc, #76]	@ (80002b8 <main+0x74>)
 800026c:	f000 fcdc 	bl	8000c28 <SPI_PeripheralControl>

    while(1){


    uint8_t data_length = strlen(user_data);
 8000270:	1d3b      	adds	r3, r7, #4
 8000272:	4618      	mov	r0, r3
 8000274:	f7ff ffc8 	bl	8000208 <strlen>
 8000278:	4603      	mov	r3, r0
 800027a:	b2db      	uxtb	r3, r3
 800027c:	70fb      	strb	r3, [r7, #3]
    SPI_SendData(SPI1, &data_length, 1);
 800027e:	1cfb      	adds	r3, r7, #3
 8000280:	2201      	movs	r2, #1
 8000282:	4619      	mov	r1, r3
 8000284:	480c      	ldr	r0, [pc, #48]	@ (80002b8 <main+0x74>)
 8000286:	f000 fc97 	bl	8000bb8 <SPI_SendData>
   // Delay();
    SPI_SendData(SPI1, ((uint8_t*)user_data), strlen(user_data));
 800028a:	1d3b      	adds	r3, r7, #4
 800028c:	4618      	mov	r0, r3
 800028e:	f7ff ffbb 	bl	8000208 <strlen>
 8000292:	4602      	mov	r2, r0
 8000294:	1d3b      	adds	r3, r7, #4
 8000296:	4619      	mov	r1, r3
 8000298:	4807      	ldr	r0, [pc, #28]	@ (80002b8 <main+0x74>)
 800029a:	f000 fc8d 	bl	8000bb8 <SPI_SendData>

	//lets confirm SPI is not busy
	while( SPI_GetFlagStatus(SPI1,SPI_BUSY_FLAG) );
 800029e:	bf00      	nop
 80002a0:	2180      	movs	r1, #128	@ 0x80
 80002a2:	4805      	ldr	r0, [pc, #20]	@ (80002b8 <main+0x74>)
 80002a4:	f000 fc74 	bl	8000b90 <SPI_GetFlagStatus>
 80002a8:	4603      	mov	r3, r0
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	d1f8      	bne.n	80002a0 <main+0x5c>

	//Disable the SPI2 peripheral
	//SPI_PeripheralControl(SPI1,DISABLE);
	Delay();
 80002ae:	f7ff ffb3 	bl	8000218 <Delay>
    while(1){
 80002b2:	e7dd      	b.n	8000270 <main+0x2c>
 80002b4:	08000cf8 	.word	0x08000cf8
 80002b8:	40013000 	.word	0x40013000

080002bc <SPI_GpioInit>:

 //   while(1);

}

void SPI_GpioInit() {
 80002bc:	b580      	push	{r7, lr}
 80002be:	b084      	sub	sp, #16
 80002c0:	af00      	add	r7, sp, #0

    GPIO_Handle_t SPIPins;

    SPIPins.pGPIOx = GPIOA; // Use GPIOA for SPI1
 80002c2:	4b14      	ldr	r3, [pc, #80]	@ (8000314 <SPI_GpioInit+0x58>)
 80002c4:	607b      	str	r3, [r7, #4]
    SPIPins.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_ALT; // Set to alternate function mode
 80002c6:	2302      	movs	r3, #2
 80002c8:	727b      	strb	r3, [r7, #9]
    SPIPins.GPIO_PinConfig.GPIO_PinAltFunMode = 5; // Alternate function for SPI1
 80002ca:	2305      	movs	r3, #5
 80002cc:	737b      	strb	r3, [r7, #13]
    SPIPins.GPIO_PinConfig.GPIO_PinOPType = GPIO_OP_TYPE_PP; // Push-pull output type
 80002ce:	2300      	movs	r3, #0
 80002d0:	733b      	strb	r3, [r7, #12]
    SPIPins.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_NO_PUPD; // No pull-up or pull-down
 80002d2:	2300      	movs	r3, #0
 80002d4:	72fb      	strb	r3, [r7, #11]
    SPIPins.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_FAST; // Fast speed
 80002d6:	2302      	movs	r3, #2
 80002d8:	72bb      	strb	r3, [r7, #10]

    // Configure SPI1 pins
    SPIPins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_4; // NSS
 80002da:	2304      	movs	r3, #4
 80002dc:	723b      	strb	r3, [r7, #8]
    GPIO_Init(&SPIPins);
 80002de:	1d3b      	adds	r3, r7, #4
 80002e0:	4618      	mov	r0, r3
 80002e2:	f000 f979 	bl	80005d8 <GPIO_Init>

    SPIPins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_5; // SCK
 80002e6:	2305      	movs	r3, #5
 80002e8:	723b      	strb	r3, [r7, #8]
    GPIO_Init(&SPIPins);
 80002ea:	1d3b      	adds	r3, r7, #4
 80002ec:	4618      	mov	r0, r3
 80002ee:	f000 f973 	bl	80005d8 <GPIO_Init>

     SPIPins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_6; // MISO
 80002f2:	2306      	movs	r3, #6
 80002f4:	723b      	strb	r3, [r7, #8]
     GPIO_Init(&SPIPins);
 80002f6:	1d3b      	adds	r3, r7, #4
 80002f8:	4618      	mov	r0, r3
 80002fa:	f000 f96d 	bl	80005d8 <GPIO_Init>

    SPIPins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_7; // MOSI
 80002fe:	2307      	movs	r3, #7
 8000300:	723b      	strb	r3, [r7, #8]
    GPIO_Init(&SPIPins);
 8000302:	1d3b      	adds	r3, r7, #4
 8000304:	4618      	mov	r0, r3
 8000306:	f000 f967 	bl	80005d8 <GPIO_Init>
}
 800030a:	bf00      	nop
 800030c:	3710      	adds	r7, #16
 800030e:	46bd      	mov	sp, r7
 8000310:	bd80      	pop	{r7, pc}
 8000312:	bf00      	nop
 8000314:	40020000 	.word	0x40020000

08000318 <SPI1_Inits>:

void SPI1_Inits() {
 8000318:	b580      	push	{r7, lr}
 800031a:	b084      	sub	sp, #16
 800031c:	af00      	add	r7, sp, #0
    SPI_Handle_t SPI1Handle;

    SPI1Handle.pSPIx = SPI1;
 800031e:	4b0c      	ldr	r3, [pc, #48]	@ (8000350 <SPI1_Inits+0x38>)
 8000320:	607b      	str	r3, [r7, #4]
    SPI1Handle.SPIConfig.SPI_BusConfig = SPI_BUS_CONFIG_FD;
 8000322:	2301      	movs	r3, #1
 8000324:	727b      	strb	r3, [r7, #9]
    SPI1Handle.SPIConfig.SPI_DeviceMode = SPI_DEVICE_MODE_MASTER;
 8000326:	2301      	movs	r3, #1
 8000328:	723b      	strb	r3, [r7, #8]
    SPI1Handle.SPIConfig.SPI_SclkSpeed = SPI_SCLK_SPEED_DIV32;
 800032a:	2304      	movs	r3, #4
 800032c:	72bb      	strb	r3, [r7, #10]
    SPI1Handle.SPIConfig.SPI_DS = SPI_DS_8BITS;
 800032e:	2307      	movs	r3, #7
 8000330:	72fb      	strb	r3, [r7, #11]
    SPI1Handle.SPIConfig.SPI_CPOL = SPI_CPOL_LOW;
 8000332:	2300      	movs	r3, #0
 8000334:	733b      	strb	r3, [r7, #12]
    SPI1Handle.SPIConfig.SPI_CPHA = SPI_CPHA_LOW;
 8000336:	2300      	movs	r3, #0
 8000338:	737b      	strb	r3, [r7, #13]
    SPI1Handle.SPIConfig.SPI_SSM = SPI_SSM_DI; // Disable software slave management
 800033a:	2300      	movs	r3, #0
 800033c:	73bb      	strb	r3, [r7, #14]

    SPI_Init(&SPI1Handle);
 800033e:	1d3b      	adds	r3, r7, #4
 8000340:	4618      	mov	r0, r3
 8000342:	f000 fbc7 	bl	8000ad4 <SPI_Init>
}
 8000346:	bf00      	nop
 8000348:	3710      	adds	r7, #16
 800034a:	46bd      	mov	sp, r7
 800034c:	bd80      	pop	{r7, pc}
 800034e:	bf00      	nop
 8000350:	40013000 	.word	0x40013000

08000354 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000354:	480d      	ldr	r0, [pc, #52]	@ (800038c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000356:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000358:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800035c:	480c      	ldr	r0, [pc, #48]	@ (8000390 <LoopForever+0x6>)
  ldr r1, =_edata
 800035e:	490d      	ldr	r1, [pc, #52]	@ (8000394 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000360:	4a0d      	ldr	r2, [pc, #52]	@ (8000398 <LoopForever+0xe>)
  movs r3, #0
 8000362:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000364:	e002      	b.n	800036c <LoopCopyDataInit>

08000366 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000366:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000368:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800036a:	3304      	adds	r3, #4

0800036c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800036c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800036e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000370:	d3f9      	bcc.n	8000366 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000372:	4a0a      	ldr	r2, [pc, #40]	@ (800039c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000374:	4c0a      	ldr	r4, [pc, #40]	@ (80003a0 <LoopForever+0x16>)
  movs r3, #0
 8000376:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000378:	e001      	b.n	800037e <LoopFillZerobss>

0800037a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800037a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800037c:	3204      	adds	r2, #4

0800037e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800037e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000380:	d3fb      	bcc.n	800037a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000382:	f000 fc89 	bl	8000c98 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000386:	f7ff ff5d 	bl	8000244 <main>

0800038a <LoopForever>:

LoopForever:
  b LoopForever
 800038a:	e7fe      	b.n	800038a <LoopForever>
  ldr   r0, =_estack
 800038c:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8000390:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000394:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 8000398:	08000d1c 	.word	0x08000d1c
  ldr r2, =_sbss
 800039c:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 80003a0:	2000001c 	.word	0x2000001c

080003a4 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80003a4:	e7fe      	b.n	80003a4 <ADC_IRQHandler>
	...

080003a8 <GPIO_PeriClockControl>:
 * @brief  Enables or disables the peripheral clock for the given GPIO port.
 * @param  pGPIOx: Pointer to the GPIO port base address.
 * @param  EnorDi: ENABLE to enable the clock, DISABLE to disable the clock.
 * @retval None
 */
void GPIO_PeriClockControl(GPIO_RegDef_t *pGPIOx, uint8_t EnorDi) {
 80003a8:	b480      	push	{r7}
 80003aa:	b083      	sub	sp, #12
 80003ac:	af00      	add	r7, sp, #0
 80003ae:	6078      	str	r0, [r7, #4]
 80003b0:	460b      	mov	r3, r1
 80003b2:	70fb      	strb	r3, [r7, #3]

    if(EnorDi == ENABLE){
 80003b4:	78fb      	ldrb	r3, [r7, #3]
 80003b6:	2b01      	cmp	r3, #1
 80003b8:	d178      	bne.n	80004ac <GPIO_PeriClockControl+0x104>

      if (pGPIOx == GPIOA) {
 80003ba:	687b      	ldr	r3, [r7, #4]
 80003bc:	4a7a      	ldr	r2, [pc, #488]	@ (80005a8 <GPIO_PeriClockControl+0x200>)
 80003be:	4293      	cmp	r3, r2
 80003c0:	d106      	bne.n	80003d0 <GPIO_PeriClockControl+0x28>

          GPIOA_PCLK_EN();
 80003c2:	4b7a      	ldr	r3, [pc, #488]	@ (80005ac <GPIO_PeriClockControl+0x204>)
 80003c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80003c6:	4a79      	ldr	r2, [pc, #484]	@ (80005ac <GPIO_PeriClockControl+0x204>)
 80003c8:	f043 0301 	orr.w	r3, r3, #1
 80003cc:	6313      	str	r3, [r2, #48]	@ 0x30
      else if(pGPIOx == GPIOK) {

          GPIOK_PCLK_DI();
      }
  }
}
 80003ce:	e0e5      	b.n	800059c <GPIO_PeriClockControl+0x1f4>
      else if(pGPIOx == GPIOB) {
 80003d0:	687b      	ldr	r3, [r7, #4]
 80003d2:	4a77      	ldr	r2, [pc, #476]	@ (80005b0 <GPIO_PeriClockControl+0x208>)
 80003d4:	4293      	cmp	r3, r2
 80003d6:	d106      	bne.n	80003e6 <GPIO_PeriClockControl+0x3e>
          GPIOB_PCLK_EN();
 80003d8:	4b74      	ldr	r3, [pc, #464]	@ (80005ac <GPIO_PeriClockControl+0x204>)
 80003da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80003dc:	4a73      	ldr	r2, [pc, #460]	@ (80005ac <GPIO_PeriClockControl+0x204>)
 80003de:	f043 0302 	orr.w	r3, r3, #2
 80003e2:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80003e4:	e0da      	b.n	800059c <GPIO_PeriClockControl+0x1f4>
      else if(pGPIOx == GPIOC) {
 80003e6:	687b      	ldr	r3, [r7, #4]
 80003e8:	4a72      	ldr	r2, [pc, #456]	@ (80005b4 <GPIO_PeriClockControl+0x20c>)
 80003ea:	4293      	cmp	r3, r2
 80003ec:	d106      	bne.n	80003fc <GPIO_PeriClockControl+0x54>
          GPIOC_PCLK_EN();
 80003ee:	4b6f      	ldr	r3, [pc, #444]	@ (80005ac <GPIO_PeriClockControl+0x204>)
 80003f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80003f2:	4a6e      	ldr	r2, [pc, #440]	@ (80005ac <GPIO_PeriClockControl+0x204>)
 80003f4:	f043 0304 	orr.w	r3, r3, #4
 80003f8:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80003fa:	e0cf      	b.n	800059c <GPIO_PeriClockControl+0x1f4>
      else if(pGPIOx == GPIOD) {
 80003fc:	687b      	ldr	r3, [r7, #4]
 80003fe:	4a6e      	ldr	r2, [pc, #440]	@ (80005b8 <GPIO_PeriClockControl+0x210>)
 8000400:	4293      	cmp	r3, r2
 8000402:	d106      	bne.n	8000412 <GPIO_PeriClockControl+0x6a>
          GPIOD_PCLK_EN();
 8000404:	4b69      	ldr	r3, [pc, #420]	@ (80005ac <GPIO_PeriClockControl+0x204>)
 8000406:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000408:	4a68      	ldr	r2, [pc, #416]	@ (80005ac <GPIO_PeriClockControl+0x204>)
 800040a:	f043 0308 	orr.w	r3, r3, #8
 800040e:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000410:	e0c4      	b.n	800059c <GPIO_PeriClockControl+0x1f4>
      else if(pGPIOx == GPIOE) {
 8000412:	687b      	ldr	r3, [r7, #4]
 8000414:	4a69      	ldr	r2, [pc, #420]	@ (80005bc <GPIO_PeriClockControl+0x214>)
 8000416:	4293      	cmp	r3, r2
 8000418:	d106      	bne.n	8000428 <GPIO_PeriClockControl+0x80>
          GPIOE_PCLK_EN();
 800041a:	4b64      	ldr	r3, [pc, #400]	@ (80005ac <GPIO_PeriClockControl+0x204>)
 800041c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800041e:	4a63      	ldr	r2, [pc, #396]	@ (80005ac <GPIO_PeriClockControl+0x204>)
 8000420:	f043 0310 	orr.w	r3, r3, #16
 8000424:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000426:	e0b9      	b.n	800059c <GPIO_PeriClockControl+0x1f4>
      else if(pGPIOx == GPIOF) {
 8000428:	687b      	ldr	r3, [r7, #4]
 800042a:	4a65      	ldr	r2, [pc, #404]	@ (80005c0 <GPIO_PeriClockControl+0x218>)
 800042c:	4293      	cmp	r3, r2
 800042e:	d106      	bne.n	800043e <GPIO_PeriClockControl+0x96>
          GPIOF_PCLK_EN();
 8000430:	4b5e      	ldr	r3, [pc, #376]	@ (80005ac <GPIO_PeriClockControl+0x204>)
 8000432:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000434:	4a5d      	ldr	r2, [pc, #372]	@ (80005ac <GPIO_PeriClockControl+0x204>)
 8000436:	f043 0320 	orr.w	r3, r3, #32
 800043a:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800043c:	e0ae      	b.n	800059c <GPIO_PeriClockControl+0x1f4>
      else if(pGPIOx == GPIOG) {
 800043e:	687b      	ldr	r3, [r7, #4]
 8000440:	4a60      	ldr	r2, [pc, #384]	@ (80005c4 <GPIO_PeriClockControl+0x21c>)
 8000442:	4293      	cmp	r3, r2
 8000444:	d106      	bne.n	8000454 <GPIO_PeriClockControl+0xac>
          GPIOG_PCLK_EN();
 8000446:	4b59      	ldr	r3, [pc, #356]	@ (80005ac <GPIO_PeriClockControl+0x204>)
 8000448:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800044a:	4a58      	ldr	r2, [pc, #352]	@ (80005ac <GPIO_PeriClockControl+0x204>)
 800044c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000450:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000452:	e0a3      	b.n	800059c <GPIO_PeriClockControl+0x1f4>
      else if(pGPIOx == GPIOH) {
 8000454:	687b      	ldr	r3, [r7, #4]
 8000456:	4a5c      	ldr	r2, [pc, #368]	@ (80005c8 <GPIO_PeriClockControl+0x220>)
 8000458:	4293      	cmp	r3, r2
 800045a:	d106      	bne.n	800046a <GPIO_PeriClockControl+0xc2>
          GPIOH_PCLK_EN();
 800045c:	4b53      	ldr	r3, [pc, #332]	@ (80005ac <GPIO_PeriClockControl+0x204>)
 800045e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000460:	4a52      	ldr	r2, [pc, #328]	@ (80005ac <GPIO_PeriClockControl+0x204>)
 8000462:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000466:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000468:	e098      	b.n	800059c <GPIO_PeriClockControl+0x1f4>
      else if(pGPIOx == GPIOI) {
 800046a:	687b      	ldr	r3, [r7, #4]
 800046c:	4a57      	ldr	r2, [pc, #348]	@ (80005cc <GPIO_PeriClockControl+0x224>)
 800046e:	4293      	cmp	r3, r2
 8000470:	d106      	bne.n	8000480 <GPIO_PeriClockControl+0xd8>
          GPIOI_PCLK_EN();
 8000472:	4b4e      	ldr	r3, [pc, #312]	@ (80005ac <GPIO_PeriClockControl+0x204>)
 8000474:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000476:	4a4d      	ldr	r2, [pc, #308]	@ (80005ac <GPIO_PeriClockControl+0x204>)
 8000478:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800047c:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800047e:	e08d      	b.n	800059c <GPIO_PeriClockControl+0x1f4>
      else if(pGPIOx == GPIOJ) {
 8000480:	687b      	ldr	r3, [r7, #4]
 8000482:	4a53      	ldr	r2, [pc, #332]	@ (80005d0 <GPIO_PeriClockControl+0x228>)
 8000484:	4293      	cmp	r3, r2
 8000486:	d106      	bne.n	8000496 <GPIO_PeriClockControl+0xee>
          GPIOJ_PCLK_EN();
 8000488:	4b48      	ldr	r3, [pc, #288]	@ (80005ac <GPIO_PeriClockControl+0x204>)
 800048a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800048c:	4a47      	ldr	r2, [pc, #284]	@ (80005ac <GPIO_PeriClockControl+0x204>)
 800048e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000492:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000494:	e082      	b.n	800059c <GPIO_PeriClockControl+0x1f4>
      else if(pGPIOx == GPIOK) {
 8000496:	687b      	ldr	r3, [r7, #4]
 8000498:	4a4e      	ldr	r2, [pc, #312]	@ (80005d4 <GPIO_PeriClockControl+0x22c>)
 800049a:	4293      	cmp	r3, r2
 800049c:	d17e      	bne.n	800059c <GPIO_PeriClockControl+0x1f4>
          GPIOK_PCLK_EN();
 800049e:	4b43      	ldr	r3, [pc, #268]	@ (80005ac <GPIO_PeriClockControl+0x204>)
 80004a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80004a2:	4a42      	ldr	r2, [pc, #264]	@ (80005ac <GPIO_PeriClockControl+0x204>)
 80004a4:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80004a8:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80004aa:	e077      	b.n	800059c <GPIO_PeriClockControl+0x1f4>
      if (pGPIOx == GPIOA) {
 80004ac:	687b      	ldr	r3, [r7, #4]
 80004ae:	4a3e      	ldr	r2, [pc, #248]	@ (80005a8 <GPIO_PeriClockControl+0x200>)
 80004b0:	4293      	cmp	r3, r2
 80004b2:	d106      	bne.n	80004c2 <GPIO_PeriClockControl+0x11a>
          GPIOA_PCLK_DI();
 80004b4:	4b3d      	ldr	r3, [pc, #244]	@ (80005ac <GPIO_PeriClockControl+0x204>)
 80004b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80004b8:	4a3c      	ldr	r2, [pc, #240]	@ (80005ac <GPIO_PeriClockControl+0x204>)
 80004ba:	f023 0301 	bic.w	r3, r3, #1
 80004be:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80004c0:	e06c      	b.n	800059c <GPIO_PeriClockControl+0x1f4>
      else if(pGPIOx == GPIOB) {
 80004c2:	687b      	ldr	r3, [r7, #4]
 80004c4:	4a3a      	ldr	r2, [pc, #232]	@ (80005b0 <GPIO_PeriClockControl+0x208>)
 80004c6:	4293      	cmp	r3, r2
 80004c8:	d106      	bne.n	80004d8 <GPIO_PeriClockControl+0x130>
          GPIOB_PCLK_DI();
 80004ca:	4b38      	ldr	r3, [pc, #224]	@ (80005ac <GPIO_PeriClockControl+0x204>)
 80004cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80004ce:	4a37      	ldr	r2, [pc, #220]	@ (80005ac <GPIO_PeriClockControl+0x204>)
 80004d0:	f023 0302 	bic.w	r3, r3, #2
 80004d4:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80004d6:	e061      	b.n	800059c <GPIO_PeriClockControl+0x1f4>
      else if(pGPIOx == GPIOC) {
 80004d8:	687b      	ldr	r3, [r7, #4]
 80004da:	4a36      	ldr	r2, [pc, #216]	@ (80005b4 <GPIO_PeriClockControl+0x20c>)
 80004dc:	4293      	cmp	r3, r2
 80004de:	d106      	bne.n	80004ee <GPIO_PeriClockControl+0x146>
          GPIOC_PCLK_DI();
 80004e0:	4b32      	ldr	r3, [pc, #200]	@ (80005ac <GPIO_PeriClockControl+0x204>)
 80004e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80004e4:	4a31      	ldr	r2, [pc, #196]	@ (80005ac <GPIO_PeriClockControl+0x204>)
 80004e6:	f023 0304 	bic.w	r3, r3, #4
 80004ea:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80004ec:	e056      	b.n	800059c <GPIO_PeriClockControl+0x1f4>
      else if(pGPIOx == GPIOD) {
 80004ee:	687b      	ldr	r3, [r7, #4]
 80004f0:	4a31      	ldr	r2, [pc, #196]	@ (80005b8 <GPIO_PeriClockControl+0x210>)
 80004f2:	4293      	cmp	r3, r2
 80004f4:	d106      	bne.n	8000504 <GPIO_PeriClockControl+0x15c>
          GPIOD_PCLK_DI();
 80004f6:	4b2d      	ldr	r3, [pc, #180]	@ (80005ac <GPIO_PeriClockControl+0x204>)
 80004f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80004fa:	4a2c      	ldr	r2, [pc, #176]	@ (80005ac <GPIO_PeriClockControl+0x204>)
 80004fc:	f023 0308 	bic.w	r3, r3, #8
 8000500:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000502:	e04b      	b.n	800059c <GPIO_PeriClockControl+0x1f4>
      else if(pGPIOx == GPIOE) {
 8000504:	687b      	ldr	r3, [r7, #4]
 8000506:	4a2d      	ldr	r2, [pc, #180]	@ (80005bc <GPIO_PeriClockControl+0x214>)
 8000508:	4293      	cmp	r3, r2
 800050a:	d106      	bne.n	800051a <GPIO_PeriClockControl+0x172>
          GPIOE_PCLK_DI();
 800050c:	4b27      	ldr	r3, [pc, #156]	@ (80005ac <GPIO_PeriClockControl+0x204>)
 800050e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000510:	4a26      	ldr	r2, [pc, #152]	@ (80005ac <GPIO_PeriClockControl+0x204>)
 8000512:	f023 0310 	bic.w	r3, r3, #16
 8000516:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000518:	e040      	b.n	800059c <GPIO_PeriClockControl+0x1f4>
      else if(pGPIOx == GPIOF) {
 800051a:	687b      	ldr	r3, [r7, #4]
 800051c:	4a28      	ldr	r2, [pc, #160]	@ (80005c0 <GPIO_PeriClockControl+0x218>)
 800051e:	4293      	cmp	r3, r2
 8000520:	d106      	bne.n	8000530 <GPIO_PeriClockControl+0x188>
          GPIOF_PCLK_DI();
 8000522:	4b22      	ldr	r3, [pc, #136]	@ (80005ac <GPIO_PeriClockControl+0x204>)
 8000524:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000526:	4a21      	ldr	r2, [pc, #132]	@ (80005ac <GPIO_PeriClockControl+0x204>)
 8000528:	f023 0320 	bic.w	r3, r3, #32
 800052c:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800052e:	e035      	b.n	800059c <GPIO_PeriClockControl+0x1f4>
      else if(pGPIOx == GPIOG) {
 8000530:	687b      	ldr	r3, [r7, #4]
 8000532:	4a24      	ldr	r2, [pc, #144]	@ (80005c4 <GPIO_PeriClockControl+0x21c>)
 8000534:	4293      	cmp	r3, r2
 8000536:	d106      	bne.n	8000546 <GPIO_PeriClockControl+0x19e>
          GPIOG_PCLK_DI();
 8000538:	4b1c      	ldr	r3, [pc, #112]	@ (80005ac <GPIO_PeriClockControl+0x204>)
 800053a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800053c:	4a1b      	ldr	r2, [pc, #108]	@ (80005ac <GPIO_PeriClockControl+0x204>)
 800053e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8000542:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000544:	e02a      	b.n	800059c <GPIO_PeriClockControl+0x1f4>
      else if(pGPIOx == GPIOH) {
 8000546:	687b      	ldr	r3, [r7, #4]
 8000548:	4a1f      	ldr	r2, [pc, #124]	@ (80005c8 <GPIO_PeriClockControl+0x220>)
 800054a:	4293      	cmp	r3, r2
 800054c:	d106      	bne.n	800055c <GPIO_PeriClockControl+0x1b4>
          GPIOH_PCLK_DI();
 800054e:	4b17      	ldr	r3, [pc, #92]	@ (80005ac <GPIO_PeriClockControl+0x204>)
 8000550:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000552:	4a16      	ldr	r2, [pc, #88]	@ (80005ac <GPIO_PeriClockControl+0x204>)
 8000554:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8000558:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800055a:	e01f      	b.n	800059c <GPIO_PeriClockControl+0x1f4>
      else if(pGPIOx == GPIOI) {
 800055c:	687b      	ldr	r3, [r7, #4]
 800055e:	4a1b      	ldr	r2, [pc, #108]	@ (80005cc <GPIO_PeriClockControl+0x224>)
 8000560:	4293      	cmp	r3, r2
 8000562:	d106      	bne.n	8000572 <GPIO_PeriClockControl+0x1ca>
          GPIOI_PCLK_DI();
 8000564:	4b11      	ldr	r3, [pc, #68]	@ (80005ac <GPIO_PeriClockControl+0x204>)
 8000566:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000568:	4a10      	ldr	r2, [pc, #64]	@ (80005ac <GPIO_PeriClockControl+0x204>)
 800056a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800056e:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000570:	e014      	b.n	800059c <GPIO_PeriClockControl+0x1f4>
      else if(pGPIOx == GPIOJ) {
 8000572:	687b      	ldr	r3, [r7, #4]
 8000574:	4a16      	ldr	r2, [pc, #88]	@ (80005d0 <GPIO_PeriClockControl+0x228>)
 8000576:	4293      	cmp	r3, r2
 8000578:	d106      	bne.n	8000588 <GPIO_PeriClockControl+0x1e0>
          GPIOJ_PCLK_DI();
 800057a:	4b0c      	ldr	r3, [pc, #48]	@ (80005ac <GPIO_PeriClockControl+0x204>)
 800057c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800057e:	4a0b      	ldr	r2, [pc, #44]	@ (80005ac <GPIO_PeriClockControl+0x204>)
 8000580:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8000584:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000586:	e009      	b.n	800059c <GPIO_PeriClockControl+0x1f4>
      else if(pGPIOx == GPIOK) {
 8000588:	687b      	ldr	r3, [r7, #4]
 800058a:	4a12      	ldr	r2, [pc, #72]	@ (80005d4 <GPIO_PeriClockControl+0x22c>)
 800058c:	4293      	cmp	r3, r2
 800058e:	d105      	bne.n	800059c <GPIO_PeriClockControl+0x1f4>
          GPIOK_PCLK_DI();
 8000590:	4b06      	ldr	r3, [pc, #24]	@ (80005ac <GPIO_PeriClockControl+0x204>)
 8000592:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000594:	4a05      	ldr	r2, [pc, #20]	@ (80005ac <GPIO_PeriClockControl+0x204>)
 8000596:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800059a:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800059c:	bf00      	nop
 800059e:	370c      	adds	r7, #12
 80005a0:	46bd      	mov	sp, r7
 80005a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005a6:	4770      	bx	lr
 80005a8:	40020000 	.word	0x40020000
 80005ac:	40023800 	.word	0x40023800
 80005b0:	40020400 	.word	0x40020400
 80005b4:	40020800 	.word	0x40020800
 80005b8:	40020c00 	.word	0x40020c00
 80005bc:	40021000 	.word	0x40021000
 80005c0:	40021400 	.word	0x40021400
 80005c4:	40021800 	.word	0x40021800
 80005c8:	40021c00 	.word	0x40021c00
 80005cc:	40022000 	.word	0x40022000
 80005d0:	40022400 	.word	0x40022400
 80005d4:	40022800 	.word	0x40022800

080005d8 <GPIO_Init>:
/**
 * @brief  Initializes the GPIO pin with the specified configuration.
 * @param  pGPIOHandle: Pointer to the GPIO handle structure containing pin configuration.
 * @retval None
 */
void GPIO_Init(GPIO_Handle_t *pGPIOHandle) {
 80005d8:	b580      	push	{r7, lr}
 80005da:	b084      	sub	sp, #16
 80005dc:	af00      	add	r7, sp, #0
 80005de:	6078      	str	r0, [r7, #4]

    GPIO_PeriClockControl(pGPIOHandle->pGPIOx,ENABLE);
 80005e0:	687b      	ldr	r3, [r7, #4]
 80005e2:	681b      	ldr	r3, [r3, #0]
 80005e4:	2101      	movs	r1, #1
 80005e6:	4618      	mov	r0, r3
 80005e8:	f7ff fede 	bl	80003a8 <GPIO_PeriClockControl>
    uint32_t temp = 0;
 80005ec:	2300      	movs	r3, #0
 80005ee:	60fb      	str	r3, [r7, #12]

    if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode <=GPIO_MODE_ANALOG) {
 80005f0:	687b      	ldr	r3, [r7, #4]
 80005f2:	795b      	ldrb	r3, [r3, #5]
 80005f4:	2b03      	cmp	r3, #3
 80005f6:	d820      	bhi.n	800063a <GPIO_Init+0x62>

        temp = pGPIOHandle->GPIO_PinConfig.GPIO_PinMode <<(2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80005f8:	687b      	ldr	r3, [r7, #4]
 80005fa:	795b      	ldrb	r3, [r3, #5]
 80005fc:	461a      	mov	r2, r3
 80005fe:	687b      	ldr	r3, [r7, #4]
 8000600:	791b      	ldrb	r3, [r3, #4]
 8000602:	005b      	lsls	r3, r3, #1
 8000604:	fa02 f303 	lsl.w	r3, r2, r3
 8000608:	60fb      	str	r3, [r7, #12]
        pGPIOHandle->pGPIOx->MODER &= ~(0x3 << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)); // Clear the bits
 800060a:	687b      	ldr	r3, [r7, #4]
 800060c:	681b      	ldr	r3, [r3, #0]
 800060e:	681a      	ldr	r2, [r3, #0]
 8000610:	687b      	ldr	r3, [r7, #4]
 8000612:	791b      	ldrb	r3, [r3, #4]
 8000614:	005b      	lsls	r3, r3, #1
 8000616:	2103      	movs	r1, #3
 8000618:	fa01 f303 	lsl.w	r3, r1, r3
 800061c:	43db      	mvns	r3, r3
 800061e:	4619      	mov	r1, r3
 8000620:	687b      	ldr	r3, [r7, #4]
 8000622:	681b      	ldr	r3, [r3, #0]
 8000624:	400a      	ands	r2, r1
 8000626:	601a      	str	r2, [r3, #0]

        pGPIOHandle->pGPIOx->MODER |= temp;
 8000628:	687b      	ldr	r3, [r7, #4]
 800062a:	681b      	ldr	r3, [r3, #0]
 800062c:	6819      	ldr	r1, [r3, #0]
 800062e:	687b      	ldr	r3, [r7, #4]
 8000630:	681b      	ldr	r3, [r3, #0]
 8000632:	68fa      	ldr	r2, [r7, #12]
 8000634:	430a      	orrs	r2, r1
 8000636:	601a      	str	r2, [r3, #0]
 8000638:	e0f3      	b.n	8000822 <GPIO_Init+0x24a>
    }
    else {

        if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_FT) {
 800063a:	687b      	ldr	r3, [r7, #4]
 800063c:	795b      	ldrb	r3, [r3, #5]
 800063e:	2b04      	cmp	r3, #4
 8000640:	d117      	bne.n	8000672 <GPIO_Init+0x9a>

            // Configure FTSR
            EXTI->RTSR &=~ (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000642:	4b58      	ldr	r3, [pc, #352]	@ (80007a4 <GPIO_Init+0x1cc>)
 8000644:	689b      	ldr	r3, [r3, #8]
 8000646:	687a      	ldr	r2, [r7, #4]
 8000648:	7912      	ldrb	r2, [r2, #4]
 800064a:	4611      	mov	r1, r2
 800064c:	2201      	movs	r2, #1
 800064e:	408a      	lsls	r2, r1
 8000650:	43d2      	mvns	r2, r2
 8000652:	4611      	mov	r1, r2
 8000654:	4a53      	ldr	r2, [pc, #332]	@ (80007a4 <GPIO_Init+0x1cc>)
 8000656:	400b      	ands	r3, r1
 8000658:	6093      	str	r3, [r2, #8]
            EXTI->FTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800065a:	4b52      	ldr	r3, [pc, #328]	@ (80007a4 <GPIO_Init+0x1cc>)
 800065c:	68db      	ldr	r3, [r3, #12]
 800065e:	687a      	ldr	r2, [r7, #4]
 8000660:	7912      	ldrb	r2, [r2, #4]
 8000662:	4611      	mov	r1, r2
 8000664:	2201      	movs	r2, #1
 8000666:	408a      	lsls	r2, r1
 8000668:	4611      	mov	r1, r2
 800066a:	4a4e      	ldr	r2, [pc, #312]	@ (80007a4 <GPIO_Init+0x1cc>)
 800066c:	430b      	orrs	r3, r1
 800066e:	60d3      	str	r3, [r2, #12]
 8000670:	e031      	b.n	80006d6 <GPIO_Init+0xfe>

        }
        else if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_RT) {
 8000672:	687b      	ldr	r3, [r7, #4]
 8000674:	795b      	ldrb	r3, [r3, #5]
 8000676:	2b05      	cmp	r3, #5
 8000678:	d117      	bne.n	80006aa <GPIO_Init+0xd2>

            // Configure RTSR
            EXTI->FTSR &=~ (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800067a:	4b4a      	ldr	r3, [pc, #296]	@ (80007a4 <GPIO_Init+0x1cc>)
 800067c:	68db      	ldr	r3, [r3, #12]
 800067e:	687a      	ldr	r2, [r7, #4]
 8000680:	7912      	ldrb	r2, [r2, #4]
 8000682:	4611      	mov	r1, r2
 8000684:	2201      	movs	r2, #1
 8000686:	408a      	lsls	r2, r1
 8000688:	43d2      	mvns	r2, r2
 800068a:	4611      	mov	r1, r2
 800068c:	4a45      	ldr	r2, [pc, #276]	@ (80007a4 <GPIO_Init+0x1cc>)
 800068e:	400b      	ands	r3, r1
 8000690:	60d3      	str	r3, [r2, #12]
            EXTI->RTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000692:	4b44      	ldr	r3, [pc, #272]	@ (80007a4 <GPIO_Init+0x1cc>)
 8000694:	689b      	ldr	r3, [r3, #8]
 8000696:	687a      	ldr	r2, [r7, #4]
 8000698:	7912      	ldrb	r2, [r2, #4]
 800069a:	4611      	mov	r1, r2
 800069c:	2201      	movs	r2, #1
 800069e:	408a      	lsls	r2, r1
 80006a0:	4611      	mov	r1, r2
 80006a2:	4a40      	ldr	r2, [pc, #256]	@ (80007a4 <GPIO_Init+0x1cc>)
 80006a4:	430b      	orrs	r3, r1
 80006a6:	6093      	str	r3, [r2, #8]
 80006a8:	e015      	b.n	80006d6 <GPIO_Init+0xfe>
        }
        else {

            // Configure Both  FTSR, RTSR
            EXTI->RTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80006aa:	4b3e      	ldr	r3, [pc, #248]	@ (80007a4 <GPIO_Init+0x1cc>)
 80006ac:	689b      	ldr	r3, [r3, #8]
 80006ae:	687a      	ldr	r2, [r7, #4]
 80006b0:	7912      	ldrb	r2, [r2, #4]
 80006b2:	4611      	mov	r1, r2
 80006b4:	2201      	movs	r2, #1
 80006b6:	408a      	lsls	r2, r1
 80006b8:	4611      	mov	r1, r2
 80006ba:	4a3a      	ldr	r2, [pc, #232]	@ (80007a4 <GPIO_Init+0x1cc>)
 80006bc:	430b      	orrs	r3, r1
 80006be:	6093      	str	r3, [r2, #8]
            EXTI->FTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80006c0:	4b38      	ldr	r3, [pc, #224]	@ (80007a4 <GPIO_Init+0x1cc>)
 80006c2:	68db      	ldr	r3, [r3, #12]
 80006c4:	687a      	ldr	r2, [r7, #4]
 80006c6:	7912      	ldrb	r2, [r2, #4]
 80006c8:	4611      	mov	r1, r2
 80006ca:	2201      	movs	r2, #1
 80006cc:	408a      	lsls	r2, r1
 80006ce:	4611      	mov	r1, r2
 80006d0:	4a34      	ldr	r2, [pc, #208]	@ (80007a4 <GPIO_Init+0x1cc>)
 80006d2:	430b      	orrs	r3, r1
 80006d4:	60d3      	str	r3, [r2, #12]
        }

        EXTI->IMR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber); // Unmask the interrupt for the pin
 80006d6:	4b33      	ldr	r3, [pc, #204]	@ (80007a4 <GPIO_Init+0x1cc>)
 80006d8:	681b      	ldr	r3, [r3, #0]
 80006da:	687a      	ldr	r2, [r7, #4]
 80006dc:	7912      	ldrb	r2, [r2, #4]
 80006de:	4611      	mov	r1, r2
 80006e0:	2201      	movs	r2, #1
 80006e2:	408a      	lsls	r2, r1
 80006e4:	4611      	mov	r1, r2
 80006e6:	4a2f      	ldr	r2, [pc, #188]	@ (80007a4 <GPIO_Init+0x1cc>)
 80006e8:	430b      	orrs	r3, r1
 80006ea:	6013      	str	r3, [r2, #0]

        uint8_t temp1 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber / 4; // Determine the EXTI line register (0-3)
 80006ec:	687b      	ldr	r3, [r7, #4]
 80006ee:	791b      	ldrb	r3, [r3, #4]
 80006f0:	089b      	lsrs	r3, r3, #2
 80006f2:	72fb      	strb	r3, [r7, #11]
        uint8_t temp2 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber % 4; // Determine the bit position within the register
 80006f4:	687b      	ldr	r3, [r7, #4]
 80006f6:	791b      	ldrb	r3, [r3, #4]
 80006f8:	f003 0303 	and.w	r3, r3, #3
 80006fc:	72bb      	strb	r3, [r7, #10]
        SYSCFG_PCLK_EN();
 80006fe:	4b2a      	ldr	r3, [pc, #168]	@ (80007a8 <GPIO_Init+0x1d0>)
 8000700:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000702:	4a29      	ldr	r2, [pc, #164]	@ (80007a8 <GPIO_Init+0x1d0>)
 8000704:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000708:	6453      	str	r3, [r2, #68]	@ 0x44
        uint8_t port_code = GPIO_BASEADDR_TO_CODE(pGPIOHandle->pGPIOx);
 800070a:	687b      	ldr	r3, [r7, #4]
 800070c:	681b      	ldr	r3, [r3, #0]
 800070e:	4a27      	ldr	r2, [pc, #156]	@ (80007ac <GPIO_Init+0x1d4>)
 8000710:	4293      	cmp	r3, r2
 8000712:	d061      	beq.n	80007d8 <GPIO_Init+0x200>
 8000714:	687b      	ldr	r3, [r7, #4]
 8000716:	681b      	ldr	r3, [r3, #0]
 8000718:	4a25      	ldr	r2, [pc, #148]	@ (80007b0 <GPIO_Init+0x1d8>)
 800071a:	4293      	cmp	r3, r2
 800071c:	d040      	beq.n	80007a0 <GPIO_Init+0x1c8>
 800071e:	687b      	ldr	r3, [r7, #4]
 8000720:	681b      	ldr	r3, [r3, #0]
 8000722:	4a24      	ldr	r2, [pc, #144]	@ (80007b4 <GPIO_Init+0x1dc>)
 8000724:	4293      	cmp	r3, r2
 8000726:	d039      	beq.n	800079c <GPIO_Init+0x1c4>
 8000728:	687b      	ldr	r3, [r7, #4]
 800072a:	681b      	ldr	r3, [r3, #0]
 800072c:	4a22      	ldr	r2, [pc, #136]	@ (80007b8 <GPIO_Init+0x1e0>)
 800072e:	4293      	cmp	r3, r2
 8000730:	d032      	beq.n	8000798 <GPIO_Init+0x1c0>
 8000732:	687b      	ldr	r3, [r7, #4]
 8000734:	681b      	ldr	r3, [r3, #0]
 8000736:	4a21      	ldr	r2, [pc, #132]	@ (80007bc <GPIO_Init+0x1e4>)
 8000738:	4293      	cmp	r3, r2
 800073a:	d02b      	beq.n	8000794 <GPIO_Init+0x1bc>
 800073c:	687b      	ldr	r3, [r7, #4]
 800073e:	681b      	ldr	r3, [r3, #0]
 8000740:	4a1f      	ldr	r2, [pc, #124]	@ (80007c0 <GPIO_Init+0x1e8>)
 8000742:	4293      	cmp	r3, r2
 8000744:	d024      	beq.n	8000790 <GPIO_Init+0x1b8>
 8000746:	687b      	ldr	r3, [r7, #4]
 8000748:	681b      	ldr	r3, [r3, #0]
 800074a:	4a1e      	ldr	r2, [pc, #120]	@ (80007c4 <GPIO_Init+0x1ec>)
 800074c:	4293      	cmp	r3, r2
 800074e:	d01d      	beq.n	800078c <GPIO_Init+0x1b4>
 8000750:	687b      	ldr	r3, [r7, #4]
 8000752:	681b      	ldr	r3, [r3, #0]
 8000754:	4a1c      	ldr	r2, [pc, #112]	@ (80007c8 <GPIO_Init+0x1f0>)
 8000756:	4293      	cmp	r3, r2
 8000758:	d016      	beq.n	8000788 <GPIO_Init+0x1b0>
 800075a:	687b      	ldr	r3, [r7, #4]
 800075c:	681b      	ldr	r3, [r3, #0]
 800075e:	4a1b      	ldr	r2, [pc, #108]	@ (80007cc <GPIO_Init+0x1f4>)
 8000760:	4293      	cmp	r3, r2
 8000762:	d00f      	beq.n	8000784 <GPIO_Init+0x1ac>
 8000764:	687b      	ldr	r3, [r7, #4]
 8000766:	681b      	ldr	r3, [r3, #0]
 8000768:	4a19      	ldr	r2, [pc, #100]	@ (80007d0 <GPIO_Init+0x1f8>)
 800076a:	4293      	cmp	r3, r2
 800076c:	d008      	beq.n	8000780 <GPIO_Init+0x1a8>
 800076e:	687b      	ldr	r3, [r7, #4]
 8000770:	681b      	ldr	r3, [r3, #0]
 8000772:	4a18      	ldr	r2, [pc, #96]	@ (80007d4 <GPIO_Init+0x1fc>)
 8000774:	4293      	cmp	r3, r2
 8000776:	d101      	bne.n	800077c <GPIO_Init+0x1a4>
 8000778:	230a      	movs	r3, #10
 800077a:	e02e      	b.n	80007da <GPIO_Init+0x202>
 800077c:	2300      	movs	r3, #0
 800077e:	e02c      	b.n	80007da <GPIO_Init+0x202>
 8000780:	2309      	movs	r3, #9
 8000782:	e02a      	b.n	80007da <GPIO_Init+0x202>
 8000784:	2308      	movs	r3, #8
 8000786:	e028      	b.n	80007da <GPIO_Init+0x202>
 8000788:	2307      	movs	r3, #7
 800078a:	e026      	b.n	80007da <GPIO_Init+0x202>
 800078c:	2306      	movs	r3, #6
 800078e:	e024      	b.n	80007da <GPIO_Init+0x202>
 8000790:	2305      	movs	r3, #5
 8000792:	e022      	b.n	80007da <GPIO_Init+0x202>
 8000794:	2304      	movs	r3, #4
 8000796:	e020      	b.n	80007da <GPIO_Init+0x202>
 8000798:	2303      	movs	r3, #3
 800079a:	e01e      	b.n	80007da <GPIO_Init+0x202>
 800079c:	2302      	movs	r3, #2
 800079e:	e01c      	b.n	80007da <GPIO_Init+0x202>
 80007a0:	2301      	movs	r3, #1
 80007a2:	e01a      	b.n	80007da <GPIO_Init+0x202>
 80007a4:	40013c00 	.word	0x40013c00
 80007a8:	40023800 	.word	0x40023800
 80007ac:	40020000 	.word	0x40020000
 80007b0:	40020400 	.word	0x40020400
 80007b4:	40020800 	.word	0x40020800
 80007b8:	40020c00 	.word	0x40020c00
 80007bc:	40021000 	.word	0x40021000
 80007c0:	40021400 	.word	0x40021400
 80007c4:	40021800 	.word	0x40021800
 80007c8:	40021c00 	.word	0x40021c00
 80007cc:	40022000 	.word	0x40022000
 80007d0:	40022400 	.word	0x40022400
 80007d4:	40022800 	.word	0x40022800
 80007d8:	2300      	movs	r3, #0
 80007da:	727b      	strb	r3, [r7, #9]
        SYSCFG->EXTICR[temp1] &= ~(0xF << (4 * temp2)); // Clear bits
 80007dc:	4a6c      	ldr	r2, [pc, #432]	@ (8000990 <GPIO_Init+0x3b8>)
 80007de:	7afb      	ldrb	r3, [r7, #11]
 80007e0:	3302      	adds	r3, #2
 80007e2:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80007e6:	7abb      	ldrb	r3, [r7, #10]
 80007e8:	009b      	lsls	r3, r3, #2
 80007ea:	210f      	movs	r1, #15
 80007ec:	fa01 f303 	lsl.w	r3, r1, r3
 80007f0:	43db      	mvns	r3, r3
 80007f2:	4618      	mov	r0, r3
 80007f4:	4966      	ldr	r1, [pc, #408]	@ (8000990 <GPIO_Init+0x3b8>)
 80007f6:	7afb      	ldrb	r3, [r7, #11]
 80007f8:	4002      	ands	r2, r0
 80007fa:	3302      	adds	r3, #2
 80007fc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        SYSCFG->EXTICR[temp1] |= port_code << (4 *temp2);
 8000800:	4a63      	ldr	r2, [pc, #396]	@ (8000990 <GPIO_Init+0x3b8>)
 8000802:	7afb      	ldrb	r3, [r7, #11]
 8000804:	3302      	adds	r3, #2
 8000806:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800080a:	7a79      	ldrb	r1, [r7, #9]
 800080c:	7abb      	ldrb	r3, [r7, #10]
 800080e:	009b      	lsls	r3, r3, #2
 8000810:	fa01 f303 	lsl.w	r3, r1, r3
 8000814:	4618      	mov	r0, r3
 8000816:	495e      	ldr	r1, [pc, #376]	@ (8000990 <GPIO_Init+0x3b8>)
 8000818:	7afb      	ldrb	r3, [r7, #11]
 800081a:	4302      	orrs	r2, r0
 800081c:	3302      	adds	r3, #2
 800081e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

    }

    temp = 0;
 8000822:	2300      	movs	r3, #0
 8000824:	60fb      	str	r3, [r7, #12]

    temp = pGPIOHandle->GPIO_PinConfig.GPIO_PinOPType << (pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000826:	687b      	ldr	r3, [r7, #4]
 8000828:	7a1b      	ldrb	r3, [r3, #8]
 800082a:	461a      	mov	r2, r3
 800082c:	687b      	ldr	r3, [r7, #4]
 800082e:	791b      	ldrb	r3, [r3, #4]
 8000830:	fa02 f303 	lsl.w	r3, r2, r3
 8000834:	60fb      	str	r3, [r7, #12]
    pGPIOHandle->pGPIOx->OTYPER &= ~(0x1 << (pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)); // Clear the bit
 8000836:	687b      	ldr	r3, [r7, #4]
 8000838:	681b      	ldr	r3, [r3, #0]
 800083a:	685a      	ldr	r2, [r3, #4]
 800083c:	687b      	ldr	r3, [r7, #4]
 800083e:	791b      	ldrb	r3, [r3, #4]
 8000840:	4619      	mov	r1, r3
 8000842:	2301      	movs	r3, #1
 8000844:	408b      	lsls	r3, r1
 8000846:	43db      	mvns	r3, r3
 8000848:	4619      	mov	r1, r3
 800084a:	687b      	ldr	r3, [r7, #4]
 800084c:	681b      	ldr	r3, [r3, #0]
 800084e:	400a      	ands	r2, r1
 8000850:	605a      	str	r2, [r3, #4]
    pGPIOHandle->pGPIOx->OTYPER |= temp;
 8000852:	687b      	ldr	r3, [r7, #4]
 8000854:	681b      	ldr	r3, [r3, #0]
 8000856:	6859      	ldr	r1, [r3, #4]
 8000858:	687b      	ldr	r3, [r7, #4]
 800085a:	681b      	ldr	r3, [r3, #0]
 800085c:	68fa      	ldr	r2, [r7, #12]
 800085e:	430a      	orrs	r2, r1
 8000860:	605a      	str	r2, [r3, #4]

    temp = 0;
 8000862:	2300      	movs	r3, #0
 8000864:	60fb      	str	r3, [r7, #12]

    temp =pGPIOHandle->GPIO_PinConfig.GPIO_PinSpeed << (2* pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000866:	687b      	ldr	r3, [r7, #4]
 8000868:	799b      	ldrb	r3, [r3, #6]
 800086a:	461a      	mov	r2, r3
 800086c:	687b      	ldr	r3, [r7, #4]
 800086e:	791b      	ldrb	r3, [r3, #4]
 8000870:	005b      	lsls	r3, r3, #1
 8000872:	fa02 f303 	lsl.w	r3, r2, r3
 8000876:	60fb      	str	r3, [r7, #12]
    pGPIOHandle->pGPIOx->OSPEEDR &= ~(0x3 << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)); // Clear the bits
 8000878:	687b      	ldr	r3, [r7, #4]
 800087a:	681b      	ldr	r3, [r3, #0]
 800087c:	689a      	ldr	r2, [r3, #8]
 800087e:	687b      	ldr	r3, [r7, #4]
 8000880:	791b      	ldrb	r3, [r3, #4]
 8000882:	005b      	lsls	r3, r3, #1
 8000884:	2103      	movs	r1, #3
 8000886:	fa01 f303 	lsl.w	r3, r1, r3
 800088a:	43db      	mvns	r3, r3
 800088c:	4619      	mov	r1, r3
 800088e:	687b      	ldr	r3, [r7, #4]
 8000890:	681b      	ldr	r3, [r3, #0]
 8000892:	400a      	ands	r2, r1
 8000894:	609a      	str	r2, [r3, #8]
    pGPIOHandle->pGPIOx->OSPEEDR |= temp;
 8000896:	687b      	ldr	r3, [r7, #4]
 8000898:	681b      	ldr	r3, [r3, #0]
 800089a:	6899      	ldr	r1, [r3, #8]
 800089c:	687b      	ldr	r3, [r7, #4]
 800089e:	681b      	ldr	r3, [r3, #0]
 80008a0:	68fa      	ldr	r2, [r7, #12]
 80008a2:	430a      	orrs	r2, r1
 80008a4:	609a      	str	r2, [r3, #8]

    temp = 0;
 80008a6:	2300      	movs	r3, #0
 80008a8:	60fb      	str	r3, [r7, #12]

    temp = pGPIOHandle->GPIO_PinConfig.GPIO_PinPuPdControl << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80008aa:	687b      	ldr	r3, [r7, #4]
 80008ac:	79db      	ldrb	r3, [r3, #7]
 80008ae:	461a      	mov	r2, r3
 80008b0:	687b      	ldr	r3, [r7, #4]
 80008b2:	791b      	ldrb	r3, [r3, #4]
 80008b4:	005b      	lsls	r3, r3, #1
 80008b6:	fa02 f303 	lsl.w	r3, r2, r3
 80008ba:	60fb      	str	r3, [r7, #12]
    pGPIOHandle->pGPIOx->PUPDR &= ~(0x3 << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)); // Clear the bits
 80008bc:	687b      	ldr	r3, [r7, #4]
 80008be:	681b      	ldr	r3, [r3, #0]
 80008c0:	68da      	ldr	r2, [r3, #12]
 80008c2:	687b      	ldr	r3, [r7, #4]
 80008c4:	791b      	ldrb	r3, [r3, #4]
 80008c6:	005b      	lsls	r3, r3, #1
 80008c8:	2103      	movs	r1, #3
 80008ca:	fa01 f303 	lsl.w	r3, r1, r3
 80008ce:	43db      	mvns	r3, r3
 80008d0:	4619      	mov	r1, r3
 80008d2:	687b      	ldr	r3, [r7, #4]
 80008d4:	681b      	ldr	r3, [r3, #0]
 80008d6:	400a      	ands	r2, r1
 80008d8:	60da      	str	r2, [r3, #12]
    pGPIOHandle->pGPIOx->PUPDR |= temp;
 80008da:	687b      	ldr	r3, [r7, #4]
 80008dc:	681b      	ldr	r3, [r3, #0]
 80008de:	68d9      	ldr	r1, [r3, #12]
 80008e0:	687b      	ldr	r3, [r7, #4]
 80008e2:	681b      	ldr	r3, [r3, #0]
 80008e4:	68fa      	ldr	r2, [r7, #12]
 80008e6:	430a      	orrs	r2, r1
 80008e8:	60da      	str	r2, [r3, #12]

    temp = 0;
 80008ea:	2300      	movs	r3, #0
 80008ec:	60fb      	str	r3, [r7, #12]
    if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_ALT) {
 80008ee:	687b      	ldr	r3, [r7, #4]
 80008f0:	795b      	ldrb	r3, [r3, #5]
 80008f2:	2b02      	cmp	r3, #2
 80008f4:	d148      	bne.n	8000988 <GPIO_Init+0x3b0>
        if ((pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber) < 8) {
 80008f6:	687b      	ldr	r3, [r7, #4]
 80008f8:	791b      	ldrb	r3, [r3, #4]
 80008fa:	2b07      	cmp	r3, #7
 80008fc:	d822      	bhi.n	8000944 <GPIO_Init+0x36c>
            temp = pGPIOHandle->GPIO_PinConfig.GPIO_PinAltFunMode << (4 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80008fe:	687b      	ldr	r3, [r7, #4]
 8000900:	7a5b      	ldrb	r3, [r3, #9]
 8000902:	461a      	mov	r2, r3
 8000904:	687b      	ldr	r3, [r7, #4]
 8000906:	791b      	ldrb	r3, [r3, #4]
 8000908:	009b      	lsls	r3, r3, #2
 800090a:	fa02 f303 	lsl.w	r3, r2, r3
 800090e:	60fb      	str	r3, [r7, #12]
            pGPIOHandle->pGPIOx->AFR[0] &= ~(0xF << (4 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)); // Clear the bits
 8000910:	687b      	ldr	r3, [r7, #4]
 8000912:	681b      	ldr	r3, [r3, #0]
 8000914:	6a1a      	ldr	r2, [r3, #32]
 8000916:	687b      	ldr	r3, [r7, #4]
 8000918:	791b      	ldrb	r3, [r3, #4]
 800091a:	009b      	lsls	r3, r3, #2
 800091c:	210f      	movs	r1, #15
 800091e:	fa01 f303 	lsl.w	r3, r1, r3
 8000922:	43db      	mvns	r3, r3
 8000924:	4619      	mov	r1, r3
 8000926:	687b      	ldr	r3, [r7, #4]
 8000928:	681b      	ldr	r3, [r3, #0]
 800092a:	400a      	ands	r2, r1
 800092c:	621a      	str	r2, [r3, #32]
            pGPIOHandle->pGPIOx->AFR[0] |= temp;
 800092e:	687b      	ldr	r3, [r7, #4]
 8000930:	681b      	ldr	r3, [r3, #0]
 8000932:	6a19      	ldr	r1, [r3, #32]
 8000934:	687b      	ldr	r3, [r7, #4]
 8000936:	681b      	ldr	r3, [r3, #0]
 8000938:	68fa      	ldr	r2, [r7, #12]
 800093a:	430a      	orrs	r2, r1
 800093c:	621a      	str	r2, [r3, #32]
            temp = 0;
 800093e:	2300      	movs	r3, #0
 8000940:	60fb      	str	r3, [r7, #12]
            temp = pGPIOHandle->GPIO_PinConfig.GPIO_PinAltFunMode << (4 * (pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber - 8));
            pGPIOHandle->pGPIOx->AFR[1] &= ~(0xF << (4 * (pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber - 8))); // Clear the bits
            pGPIOHandle->pGPIOx->AFR[1] |= temp;
        }
    }
}
 8000942:	e021      	b.n	8000988 <GPIO_Init+0x3b0>
            temp = pGPIOHandle->GPIO_PinConfig.GPIO_PinAltFunMode << (4 * (pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber - 8));
 8000944:	687b      	ldr	r3, [r7, #4]
 8000946:	7a5b      	ldrb	r3, [r3, #9]
 8000948:	461a      	mov	r2, r3
 800094a:	687b      	ldr	r3, [r7, #4]
 800094c:	791b      	ldrb	r3, [r3, #4]
 800094e:	3b08      	subs	r3, #8
 8000950:	009b      	lsls	r3, r3, #2
 8000952:	fa02 f303 	lsl.w	r3, r2, r3
 8000956:	60fb      	str	r3, [r7, #12]
            pGPIOHandle->pGPIOx->AFR[1] &= ~(0xF << (4 * (pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber - 8))); // Clear the bits
 8000958:	687b      	ldr	r3, [r7, #4]
 800095a:	681b      	ldr	r3, [r3, #0]
 800095c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800095e:	687b      	ldr	r3, [r7, #4]
 8000960:	791b      	ldrb	r3, [r3, #4]
 8000962:	3b08      	subs	r3, #8
 8000964:	009b      	lsls	r3, r3, #2
 8000966:	210f      	movs	r1, #15
 8000968:	fa01 f303 	lsl.w	r3, r1, r3
 800096c:	43db      	mvns	r3, r3
 800096e:	4619      	mov	r1, r3
 8000970:	687b      	ldr	r3, [r7, #4]
 8000972:	681b      	ldr	r3, [r3, #0]
 8000974:	400a      	ands	r2, r1
 8000976:	625a      	str	r2, [r3, #36]	@ 0x24
            pGPIOHandle->pGPIOx->AFR[1] |= temp;
 8000978:	687b      	ldr	r3, [r7, #4]
 800097a:	681b      	ldr	r3, [r3, #0]
 800097c:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800097e:	687b      	ldr	r3, [r7, #4]
 8000980:	681b      	ldr	r3, [r3, #0]
 8000982:	68fa      	ldr	r2, [r7, #12]
 8000984:	430a      	orrs	r2, r1
 8000986:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8000988:	bf00      	nop
 800098a:	3710      	adds	r7, #16
 800098c:	46bd      	mov	sp, r7
 800098e:	bd80      	pop	{r7, pc}
 8000990:	40013800 	.word	0x40013800

08000994 <SPI_PeriClockControl>:
#include "stm32f746xx_spi_driver.h"

#include <stdlib.h>


void SPI_PeriClockControl(SPI_RegDef_t *pSPIx, uint8_t EnorDi) {
 8000994:	b480      	push	{r7}
 8000996:	b083      	sub	sp, #12
 8000998:	af00      	add	r7, sp, #0
 800099a:	6078      	str	r0, [r7, #4]
 800099c:	460b      	mov	r3, r1
 800099e:	70fb      	strb	r3, [r7, #3]
    if(EnorDi == ENABLE) {
 80009a0:	78fb      	ldrb	r3, [r7, #3]
 80009a2:	2b01      	cmp	r3, #1
 80009a4:	d141      	bne.n	8000a2a <SPI_PeriClockControl+0x96>
        if(pSPIx == SPI1) {
 80009a6:	687b      	ldr	r3, [r7, #4]
 80009a8:	4a43      	ldr	r2, [pc, #268]	@ (8000ab8 <SPI_PeriClockControl+0x124>)
 80009aa:	4293      	cmp	r3, r2
 80009ac:	d106      	bne.n	80009bc <SPI_PeriClockControl+0x28>
            SPI1_PCLK_EN();
 80009ae:	4b43      	ldr	r3, [pc, #268]	@ (8000abc <SPI_PeriClockControl+0x128>)
 80009b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80009b2:	4a42      	ldr	r2, [pc, #264]	@ (8000abc <SPI_PeriClockControl+0x128>)
 80009b4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80009b8:	6453      	str	r3, [r2, #68]	@ 0x44
            SPI5_PCLK_DI();
        } else if(pSPIx == SPI6) {
            SPI6_PCLK_DI();
        }
    }
}
 80009ba:	e077      	b.n	8000aac <SPI_PeriClockControl+0x118>
        } else if(pSPIx == SPI2) {
 80009bc:	687b      	ldr	r3, [r7, #4]
 80009be:	4a40      	ldr	r2, [pc, #256]	@ (8000ac0 <SPI_PeriClockControl+0x12c>)
 80009c0:	4293      	cmp	r3, r2
 80009c2:	d106      	bne.n	80009d2 <SPI_PeriClockControl+0x3e>
            SPI2_PCLK_EN();
 80009c4:	4b3d      	ldr	r3, [pc, #244]	@ (8000abc <SPI_PeriClockControl+0x128>)
 80009c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009c8:	4a3c      	ldr	r2, [pc, #240]	@ (8000abc <SPI_PeriClockControl+0x128>)
 80009ca:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80009ce:	6413      	str	r3, [r2, #64]	@ 0x40
}
 80009d0:	e06c      	b.n	8000aac <SPI_PeriClockControl+0x118>
        } else if(pSPIx == SPI3) {
 80009d2:	687b      	ldr	r3, [r7, #4]
 80009d4:	4a3b      	ldr	r2, [pc, #236]	@ (8000ac4 <SPI_PeriClockControl+0x130>)
 80009d6:	4293      	cmp	r3, r2
 80009d8:	d106      	bne.n	80009e8 <SPI_PeriClockControl+0x54>
            SPI3_PCLK_EN();
 80009da:	4b38      	ldr	r3, [pc, #224]	@ (8000abc <SPI_PeriClockControl+0x128>)
 80009dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009de:	4a37      	ldr	r2, [pc, #220]	@ (8000abc <SPI_PeriClockControl+0x128>)
 80009e0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80009e4:	6413      	str	r3, [r2, #64]	@ 0x40
}
 80009e6:	e061      	b.n	8000aac <SPI_PeriClockControl+0x118>
        } else if(pSPIx == SPI4) {
 80009e8:	687b      	ldr	r3, [r7, #4]
 80009ea:	4a37      	ldr	r2, [pc, #220]	@ (8000ac8 <SPI_PeriClockControl+0x134>)
 80009ec:	4293      	cmp	r3, r2
 80009ee:	d106      	bne.n	80009fe <SPI_PeriClockControl+0x6a>
            SPI4_PCLK_EN();
 80009f0:	4b32      	ldr	r3, [pc, #200]	@ (8000abc <SPI_PeriClockControl+0x128>)
 80009f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80009f4:	4a31      	ldr	r2, [pc, #196]	@ (8000abc <SPI_PeriClockControl+0x128>)
 80009f6:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80009fa:	6453      	str	r3, [r2, #68]	@ 0x44
}
 80009fc:	e056      	b.n	8000aac <SPI_PeriClockControl+0x118>
        } else if(pSPIx == SPI5) {
 80009fe:	687b      	ldr	r3, [r7, #4]
 8000a00:	4a32      	ldr	r2, [pc, #200]	@ (8000acc <SPI_PeriClockControl+0x138>)
 8000a02:	4293      	cmp	r3, r2
 8000a04:	d106      	bne.n	8000a14 <SPI_PeriClockControl+0x80>
            SPI5_PCLK_EN();
 8000a06:	4b2d      	ldr	r3, [pc, #180]	@ (8000abc <SPI_PeriClockControl+0x128>)
 8000a08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a0a:	4a2c      	ldr	r2, [pc, #176]	@ (8000abc <SPI_PeriClockControl+0x128>)
 8000a0c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000a10:	6453      	str	r3, [r2, #68]	@ 0x44
}
 8000a12:	e04b      	b.n	8000aac <SPI_PeriClockControl+0x118>
        } else if(pSPIx == SPI6) {
 8000a14:	687b      	ldr	r3, [r7, #4]
 8000a16:	4a2e      	ldr	r2, [pc, #184]	@ (8000ad0 <SPI_PeriClockControl+0x13c>)
 8000a18:	4293      	cmp	r3, r2
 8000a1a:	d147      	bne.n	8000aac <SPI_PeriClockControl+0x118>
            SPI6_PCLK_EN();
 8000a1c:	4b27      	ldr	r3, [pc, #156]	@ (8000abc <SPI_PeriClockControl+0x128>)
 8000a1e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a20:	4a26      	ldr	r2, [pc, #152]	@ (8000abc <SPI_PeriClockControl+0x128>)
 8000a22:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000a26:	6453      	str	r3, [r2, #68]	@ 0x44
}
 8000a28:	e040      	b.n	8000aac <SPI_PeriClockControl+0x118>
        if(pSPIx == SPI1) {
 8000a2a:	687b      	ldr	r3, [r7, #4]
 8000a2c:	4a22      	ldr	r2, [pc, #136]	@ (8000ab8 <SPI_PeriClockControl+0x124>)
 8000a2e:	4293      	cmp	r3, r2
 8000a30:	d106      	bne.n	8000a40 <SPI_PeriClockControl+0xac>
            SPI1_PCLK_DI();
 8000a32:	4b22      	ldr	r3, [pc, #136]	@ (8000abc <SPI_PeriClockControl+0x128>)
 8000a34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a36:	4a21      	ldr	r2, [pc, #132]	@ (8000abc <SPI_PeriClockControl+0x128>)
 8000a38:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000a3c:	6453      	str	r3, [r2, #68]	@ 0x44
}
 8000a3e:	e035      	b.n	8000aac <SPI_PeriClockControl+0x118>
        } else if(pSPIx == SPI2) {
 8000a40:	687b      	ldr	r3, [r7, #4]
 8000a42:	4a1f      	ldr	r2, [pc, #124]	@ (8000ac0 <SPI_PeriClockControl+0x12c>)
 8000a44:	4293      	cmp	r3, r2
 8000a46:	d106      	bne.n	8000a56 <SPI_PeriClockControl+0xc2>
            SPI2_PCLK_DI();
 8000a48:	4b1c      	ldr	r3, [pc, #112]	@ (8000abc <SPI_PeriClockControl+0x128>)
 8000a4a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a4c:	4a1b      	ldr	r2, [pc, #108]	@ (8000abc <SPI_PeriClockControl+0x128>)
 8000a4e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8000a52:	6453      	str	r3, [r2, #68]	@ 0x44
}
 8000a54:	e02a      	b.n	8000aac <SPI_PeriClockControl+0x118>
        } else if(pSPIx == SPI3) {
 8000a56:	687b      	ldr	r3, [r7, #4]
 8000a58:	4a1a      	ldr	r2, [pc, #104]	@ (8000ac4 <SPI_PeriClockControl+0x130>)
 8000a5a:	4293      	cmp	r3, r2
 8000a5c:	d106      	bne.n	8000a6c <SPI_PeriClockControl+0xd8>
            SPI3_PCLK_DI();
 8000a5e:	4b17      	ldr	r3, [pc, #92]	@ (8000abc <SPI_PeriClockControl+0x128>)
 8000a60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a62:	4a16      	ldr	r2, [pc, #88]	@ (8000abc <SPI_PeriClockControl+0x128>)
 8000a64:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8000a68:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8000a6a:	e01f      	b.n	8000aac <SPI_PeriClockControl+0x118>
        } else if(pSPIx == SPI4) {
 8000a6c:	687b      	ldr	r3, [r7, #4]
 8000a6e:	4a16      	ldr	r2, [pc, #88]	@ (8000ac8 <SPI_PeriClockControl+0x134>)
 8000a70:	4293      	cmp	r3, r2
 8000a72:	d106      	bne.n	8000a82 <SPI_PeriClockControl+0xee>
            SPI4_PCLK_DI();
 8000a74:	4b11      	ldr	r3, [pc, #68]	@ (8000abc <SPI_PeriClockControl+0x128>)
 8000a76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a78:	4a10      	ldr	r2, [pc, #64]	@ (8000abc <SPI_PeriClockControl+0x128>)
 8000a7a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8000a7e:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8000a80:	e014      	b.n	8000aac <SPI_PeriClockControl+0x118>
        } else if(pSPIx == SPI5) {
 8000a82:	687b      	ldr	r3, [r7, #4]
 8000a84:	4a11      	ldr	r2, [pc, #68]	@ (8000acc <SPI_PeriClockControl+0x138>)
 8000a86:	4293      	cmp	r3, r2
 8000a88:	d106      	bne.n	8000a98 <SPI_PeriClockControl+0x104>
            SPI5_PCLK_DI();
 8000a8a:	4b0c      	ldr	r3, [pc, #48]	@ (8000abc <SPI_PeriClockControl+0x128>)
 8000a8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a8e:	4a0b      	ldr	r2, [pc, #44]	@ (8000abc <SPI_PeriClockControl+0x128>)
 8000a90:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8000a94:	6453      	str	r3, [r2, #68]	@ 0x44
}
 8000a96:	e009      	b.n	8000aac <SPI_PeriClockControl+0x118>
        } else if(pSPIx == SPI6) {
 8000a98:	687b      	ldr	r3, [r7, #4]
 8000a9a:	4a0d      	ldr	r2, [pc, #52]	@ (8000ad0 <SPI_PeriClockControl+0x13c>)
 8000a9c:	4293      	cmp	r3, r2
 8000a9e:	d105      	bne.n	8000aac <SPI_PeriClockControl+0x118>
            SPI6_PCLK_DI();
 8000aa0:	4b06      	ldr	r3, [pc, #24]	@ (8000abc <SPI_PeriClockControl+0x128>)
 8000aa2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000aa4:	4a05      	ldr	r2, [pc, #20]	@ (8000abc <SPI_PeriClockControl+0x128>)
 8000aa6:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8000aaa:	6453      	str	r3, [r2, #68]	@ 0x44
}
 8000aac:	bf00      	nop
 8000aae:	370c      	adds	r7, #12
 8000ab0:	46bd      	mov	sp, r7
 8000ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ab6:	4770      	bx	lr
 8000ab8:	40013000 	.word	0x40013000
 8000abc:	40023800 	.word	0x40023800
 8000ac0:	40003800 	.word	0x40003800
 8000ac4:	40003c00 	.word	0x40003c00
 8000ac8:	40013400 	.word	0x40013400
 8000acc:	40015000 	.word	0x40015000
 8000ad0:	40015400 	.word	0x40015400

08000ad4 <SPI_Init>:

void SPI_Init(SPI_Handle_t *pSPIHandle) {
 8000ad4:	b580      	push	{r7, lr}
 8000ad6:	b084      	sub	sp, #16
 8000ad8:	af00      	add	r7, sp, #0
 8000ada:	6078      	str	r0, [r7, #4]

    uint32_t tempreg = 0;
 8000adc:	2300      	movs	r3, #0
 8000ade:	60fb      	str	r3, [r7, #12]
    uint32_t tempreg2 = 0;
 8000ae0:	2300      	movs	r3, #0
 8000ae2:	60bb      	str	r3, [r7, #8]
    // Enable the peripheral clock
    SPI_PeriClockControl(pSPIHandle->pSPIx, ENABLE);
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	681b      	ldr	r3, [r3, #0]
 8000ae8:	2101      	movs	r1, #1
 8000aea:	4618      	mov	r0, r3
 8000aec:	f7ff ff52 	bl	8000994 <SPI_PeriClockControl>

    // Configure the SPI device mode
    tempreg |= pSPIHandle->SPIConfig.SPI_DeviceMode << SPI_CR1_MSTR;
 8000af0:	687b      	ldr	r3, [r7, #4]
 8000af2:	791b      	ldrb	r3, [r3, #4]
 8000af4:	009b      	lsls	r3, r3, #2
 8000af6:	68fa      	ldr	r2, [r7, #12]
 8000af8:	4313      	orrs	r3, r2
 8000afa:	60fb      	str	r3, [r7, #12]
    // Configure the SPI bus configuration
    if(pSPIHandle->SPIConfig.SPI_BusConfig == SPI_BUS_CONFIG_FD) {
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	795b      	ldrb	r3, [r3, #5]
 8000b00:	2b01      	cmp	r3, #1
 8000b02:	d108      	bne.n	8000b16 <SPI_Init+0x42>

        tempreg &= ~ (pSPIHandle->SPIConfig.SPI_BusConfig << SPI_CR1_BIDIMODE);
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	795b      	ldrb	r3, [r3, #5]
 8000b08:	03db      	lsls	r3, r3, #15
 8000b0a:	43db      	mvns	r3, r3
 8000b0c:	461a      	mov	r2, r3
 8000b0e:	68fb      	ldr	r3, [r7, #12]
 8000b10:	4013      	ands	r3, r2
 8000b12:	60fb      	str	r3, [r7, #12]
 8000b14:	e014      	b.n	8000b40 <SPI_Init+0x6c>
    }
    else if(pSPIHandle->SPIConfig.SPI_BusConfig == SPI_BUS_CONFIG_HD) {
 8000b16:	687b      	ldr	r3, [r7, #4]
 8000b18:	795b      	ldrb	r3, [r3, #5]
 8000b1a:	2b02      	cmp	r3, #2
 8000b1c:	d104      	bne.n	8000b28 <SPI_Init+0x54>

        tempreg |= (1 << SPI_CR1_BIDIMODE);
 8000b1e:	68fb      	ldr	r3, [r7, #12]
 8000b20:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000b24:	60fb      	str	r3, [r7, #12]
 8000b26:	e00b      	b.n	8000b40 <SPI_Init+0x6c>
    }
    else if(pSPIHandle->SPIConfig.SPI_BusConfig == SPI_BUS_CONFIG_SIMPLEX_RXONLY) {
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	795b      	ldrb	r3, [r3, #5]
 8000b2c:	2b03      	cmp	r3, #3
 8000b2e:	d107      	bne.n	8000b40 <SPI_Init+0x6c>

        tempreg &= ~(1 << SPI_CR1_BIDIOE);
 8000b30:	68fb      	ldr	r3, [r7, #12]
 8000b32:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8000b36:	60fb      	str	r3, [r7, #12]
        tempreg |= (1 << SPI_CR1_RXONLY);
 8000b38:	68fb      	ldr	r3, [r7, #12]
 8000b3a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000b3e:	60fb      	str	r3, [r7, #12]
    }
    // Configure the SPI clock speed
    tempreg |= (pSPIHandle->SPIConfig.SPI_SclkSpeed << SPI_CR1_BR);
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	799b      	ldrb	r3, [r3, #6]
 8000b44:	00db      	lsls	r3, r3, #3
 8000b46:	68fa      	ldr	r2, [r7, #12]
 8000b48:	4313      	orrs	r3, r2
 8000b4a:	60fb      	str	r3, [r7, #12]

    // Configure the SPI data frame format
    tempreg2 |=(pSPIHandle->SPIConfig.SPI_DS << SPI_CR2_DS);
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	79db      	ldrb	r3, [r3, #7]
 8000b50:	021b      	lsls	r3, r3, #8
 8000b52:	68ba      	ldr	r2, [r7, #8]
 8000b54:	4313      	orrs	r3, r2
 8000b56:	60bb      	str	r3, [r7, #8]

    // Configure the SPI software slave management
    tempreg |= (pSPIHandle->SPIConfig.SPI_CPOL << SPI_CR1_CPOL);
 8000b58:	687b      	ldr	r3, [r7, #4]
 8000b5a:	7a1b      	ldrb	r3, [r3, #8]
 8000b5c:	005b      	lsls	r3, r3, #1
 8000b5e:	68fa      	ldr	r2, [r7, #12]
 8000b60:	4313      	orrs	r3, r2
 8000b62:	60fb      	str	r3, [r7, #12]

    // Configure the SPI clock polarity
    tempreg |= (pSPIHandle->SPIConfig.SPI_CPHA << SPI_CR1_CPHA);
 8000b64:	687b      	ldr	r3, [r7, #4]
 8000b66:	7a5b      	ldrb	r3, [r3, #9]
 8000b68:	461a      	mov	r2, r3
 8000b6a:	68fb      	ldr	r3, [r7, #12]
 8000b6c:	4313      	orrs	r3, r2
 8000b6e:	60fb      	str	r3, [r7, #12]

    pSPIHandle->pSPIx->CR1 = tempreg;
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	681b      	ldr	r3, [r3, #0]
 8000b74:	68fa      	ldr	r2, [r7, #12]
 8000b76:	601a      	str	r2, [r3, #0]
    pSPIHandle->pSPIx->CR2 |= tempreg2;
 8000b78:	687b      	ldr	r3, [r7, #4]
 8000b7a:	681b      	ldr	r3, [r3, #0]
 8000b7c:	6859      	ldr	r1, [r3, #4]
 8000b7e:	687b      	ldr	r3, [r7, #4]
 8000b80:	681b      	ldr	r3, [r3, #0]
 8000b82:	68ba      	ldr	r2, [r7, #8]
 8000b84:	430a      	orrs	r2, r1
 8000b86:	605a      	str	r2, [r3, #4]

}
 8000b88:	bf00      	nop
 8000b8a:	3710      	adds	r7, #16
 8000b8c:	46bd      	mov	sp, r7
 8000b8e:	bd80      	pop	{r7, pc}

08000b90 <SPI_GetFlagStatus>:

void SPI_DeInit(SPI_RegDef_t *pSPIx) {
    pSPIx->CR1 = 0; // Reset the control register
}

uint8_t SPI_GetFlagStatus(SPI_RegDef_t *pSPIx,uint32_t FlagName) {
 8000b90:	b480      	push	{r7}
 8000b92:	b083      	sub	sp, #12
 8000b94:	af00      	add	r7, sp, #0
 8000b96:	6078      	str	r0, [r7, #4]
 8000b98:	6039      	str	r1, [r7, #0]

    if (pSPIx->SR & FlagName) {
 8000b9a:	687b      	ldr	r3, [r7, #4]
 8000b9c:	689a      	ldr	r2, [r3, #8]
 8000b9e:	683b      	ldr	r3, [r7, #0]
 8000ba0:	4013      	ands	r3, r2
 8000ba2:	2b00      	cmp	r3, #0
 8000ba4:	d001      	beq.n	8000baa <SPI_GetFlagStatus+0x1a>
        return FLAGSET;
 8000ba6:	2301      	movs	r3, #1
 8000ba8:	e000      	b.n	8000bac <SPI_GetFlagStatus+0x1c>
    }
    return FLAGRESET ;
 8000baa:	2300      	movs	r3, #0
}
 8000bac:	4618      	mov	r0, r3
 8000bae:	370c      	adds	r7, #12
 8000bb0:	46bd      	mov	sp, r7
 8000bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb6:	4770      	bx	lr

08000bb8 <SPI_SendData>:

void SPI_SendData(SPI_RegDef_t *pSPIx, uint8_t *pTxBuffer, uint32_t Len) {
 8000bb8:	b580      	push	{r7, lr}
 8000bba:	b084      	sub	sp, #16
 8000bbc:	af00      	add	r7, sp, #0
 8000bbe:	60f8      	str	r0, [r7, #12]
 8000bc0:	60b9      	str	r1, [r7, #8]
 8000bc2:	607a      	str	r2, [r7, #4]
                // Loop until all data is sent
                while (Len > 0) {
 8000bc4:	e028      	b.n	8000c18 <SPI_SendData+0x60>

                    // Wait until TXE (Transmit buffer empty) flag is set
                    while (SPI_GetFlagStatus(pSPIx, SPI_TXE_FLAG) == FLAGRESET);
 8000bc6:	bf00      	nop
 8000bc8:	2102      	movs	r1, #2
 8000bca:	68f8      	ldr	r0, [r7, #12]
 8000bcc:	f7ff ffe0 	bl	8000b90 <SPI_GetFlagStatus>
 8000bd0:	4603      	mov	r3, r0
 8000bd2:	2b00      	cmp	r3, #0
 8000bd4:	d0f8      	beq.n	8000bc8 <SPI_SendData+0x10>

                    // Check if DS (Data Frame Format) is 16-bit
                    if(((pSPIx->CR2 >> SPI_CR2_DS) & 0xF) == SPI_DS_16BITS) {
 8000bd6:	68fb      	ldr	r3, [r7, #12]
 8000bd8:	685b      	ldr	r3, [r3, #4]
 8000bda:	0a1b      	lsrs	r3, r3, #8
 8000bdc:	f003 030f 	and.w	r3, r3, #15
 8000be0:	2b0f      	cmp	r3, #15
 8000be2:	d10e      	bne.n	8000c02 <SPI_SendData+0x4a>

                        // Load 16 bits of data into the data register
                        pSPIx->DR = *(uint16_t*)pTxBuffer;
 8000be4:	68bb      	ldr	r3, [r7, #8]
 8000be6:	881b      	ldrh	r3, [r3, #0]
 8000be8:	461a      	mov	r2, r3
 8000bea:	68fb      	ldr	r3, [r7, #12]
 8000bec:	60da      	str	r2, [r3, #12]
                        // Decrement length by 2 bytes
                        Len--;
 8000bee:	687b      	ldr	r3, [r7, #4]
 8000bf0:	3b01      	subs	r3, #1
 8000bf2:	607b      	str	r3, [r7, #4]
                        Len--;
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	3b01      	subs	r3, #1
 8000bf8:	607b      	str	r3, [r7, #4]
                        // Increment buffer pointer by 2 bytes
                        (uint16_t*)pTxBuffer++;
 8000bfa:	68bb      	ldr	r3, [r7, #8]
 8000bfc:	3301      	adds	r3, #1
 8000bfe:	60bb      	str	r3, [r7, #8]
 8000c00:	e00a      	b.n	8000c18 <SPI_SendData+0x60>
                    }
                    else {
                        // Load 8 bits of data into the data register
                        // Note: The data register is 16 bits wide, so we can write 8 bits directly
                      *((__vo uint8_t*)&pSPIx->DR) = *pTxBuffer;
 8000c02:	68fb      	ldr	r3, [r7, #12]
 8000c04:	330c      	adds	r3, #12
 8000c06:	68ba      	ldr	r2, [r7, #8]
 8000c08:	7812      	ldrb	r2, [r2, #0]
 8000c0a:	701a      	strb	r2, [r3, #0]

                        // Decrement length by 1 byte
                        Len--;
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	3b01      	subs	r3, #1
 8000c10:	607b      	str	r3, [r7, #4]
                        // Increment buffer pointer by 1 byte
                        pTxBuffer++;
 8000c12:	68bb      	ldr	r3, [r7, #8]
 8000c14:	3301      	adds	r3, #1
 8000c16:	60bb      	str	r3, [r7, #8]
                while (Len > 0) {
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	2b00      	cmp	r3, #0
 8000c1c:	d1d3      	bne.n	8000bc6 <SPI_SendData+0xe>
                    }
                }

            }
 8000c1e:	bf00      	nop
 8000c20:	bf00      	nop
 8000c22:	3710      	adds	r7, #16
 8000c24:	46bd      	mov	sp, r7
 8000c26:	bd80      	pop	{r7, pc}

08000c28 <SPI_PeripheralControl>:
void SPI_IRQHandling(SPI_Handle_t *pSPIHandle) {
    // Implementation for handling SPI interrupts
    // This function should check the status of the SPI peripheral and handle the interrupt accordingly
}

void SPI_PeripheralControl(SPI_RegDef_t *pSPIx, uint8_t EnorDi) {
 8000c28:	b480      	push	{r7}
 8000c2a:	b083      	sub	sp, #12
 8000c2c:	af00      	add	r7, sp, #0
 8000c2e:	6078      	str	r0, [r7, #4]
 8000c30:	460b      	mov	r3, r1
 8000c32:	70fb      	strb	r3, [r7, #3]

    if (EnorDi == ENABLE) {
 8000c34:	78fb      	ldrb	r3, [r7, #3]
 8000c36:	2b01      	cmp	r3, #1
 8000c38:	d106      	bne.n	8000c48 <SPI_PeripheralControl+0x20>
        pSPIx->CR1 |= (1 << SPI_CR1_SPE); // Set the SPE bit to enable the SPI peripheral
 8000c3a:	687b      	ldr	r3, [r7, #4]
 8000c3c:	681b      	ldr	r3, [r3, #0]
 8000c3e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8000c42:	687b      	ldr	r3, [r7, #4]
 8000c44:	601a      	str	r2, [r3, #0]
    } else {
        pSPIx->CR1 &= ~(1 << SPI_CR1_SPE); // Clear the SPE bit to disable the SPI peripheral
    }
}
 8000c46:	e005      	b.n	8000c54 <SPI_PeripheralControl+0x2c>
        pSPIx->CR1 &= ~(1 << SPI_CR1_SPE); // Clear the SPE bit to disable the SPI peripheral
 8000c48:	687b      	ldr	r3, [r7, #4]
 8000c4a:	681b      	ldr	r3, [r3, #0]
 8000c4c:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	601a      	str	r2, [r3, #0]
}
 8000c54:	bf00      	nop
 8000c56:	370c      	adds	r7, #12
 8000c58:	46bd      	mov	sp, r7
 8000c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c5e:	4770      	bx	lr

08000c60 <SPI_SSOEConfig>:
    } else {
        pSPIx->CR1 &= ~(1 << SPI_CR1_SSI); // Clear the SSI bit to disable internal slave select
    }
}

void SPI_SSOEConfig(SPI_RegDef_t *pSPIx, uint8_t EnorDi) {
 8000c60:	b480      	push	{r7}
 8000c62:	b083      	sub	sp, #12
 8000c64:	af00      	add	r7, sp, #0
 8000c66:	6078      	str	r0, [r7, #4]
 8000c68:	460b      	mov	r3, r1
 8000c6a:	70fb      	strb	r3, [r7, #3]
    if (EnorDi == ENABLE) {
 8000c6c:	78fb      	ldrb	r3, [r7, #3]
 8000c6e:	2b01      	cmp	r3, #1
 8000c70:	d106      	bne.n	8000c80 <SPI_SSOEConfig+0x20>
        pSPIx->CR2 |= (1 << SPI_CR2_SSOE); // Set the SSOE bit to enable software slave management
 8000c72:	687b      	ldr	r3, [r7, #4]
 8000c74:	685b      	ldr	r3, [r3, #4]
 8000c76:	f043 0204 	orr.w	r2, r3, #4
 8000c7a:	687b      	ldr	r3, [r7, #4]
 8000c7c:	605a      	str	r2, [r3, #4]
    } else {
        pSPIx->CR2 &= ~(1 << SPI_CR2_SSOE); // Clear the SSOE bit to disable software slave management
    }
}
 8000c7e:	e005      	b.n	8000c8c <SPI_SSOEConfig+0x2c>
        pSPIx->CR2 &= ~(1 << SPI_CR2_SSOE); // Clear the SSOE bit to disable software slave management
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	685b      	ldr	r3, [r3, #4]
 8000c84:	f023 0204 	bic.w	r2, r3, #4
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	605a      	str	r2, [r3, #4]
}
 8000c8c:	bf00      	nop
 8000c8e:	370c      	adds	r7, #12
 8000c90:	46bd      	mov	sp, r7
 8000c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c96:	4770      	bx	lr

08000c98 <__libc_init_array>:
 8000c98:	b570      	push	{r4, r5, r6, lr}
 8000c9a:	4d0d      	ldr	r5, [pc, #52]	@ (8000cd0 <__libc_init_array+0x38>)
 8000c9c:	4c0d      	ldr	r4, [pc, #52]	@ (8000cd4 <__libc_init_array+0x3c>)
 8000c9e:	1b64      	subs	r4, r4, r5
 8000ca0:	10a4      	asrs	r4, r4, #2
 8000ca2:	2600      	movs	r6, #0
 8000ca4:	42a6      	cmp	r6, r4
 8000ca6:	d109      	bne.n	8000cbc <__libc_init_array+0x24>
 8000ca8:	4d0b      	ldr	r5, [pc, #44]	@ (8000cd8 <__libc_init_array+0x40>)
 8000caa:	4c0c      	ldr	r4, [pc, #48]	@ (8000cdc <__libc_init_array+0x44>)
 8000cac:	f000 f818 	bl	8000ce0 <_init>
 8000cb0:	1b64      	subs	r4, r4, r5
 8000cb2:	10a4      	asrs	r4, r4, #2
 8000cb4:	2600      	movs	r6, #0
 8000cb6:	42a6      	cmp	r6, r4
 8000cb8:	d105      	bne.n	8000cc6 <__libc_init_array+0x2e>
 8000cba:	bd70      	pop	{r4, r5, r6, pc}
 8000cbc:	f855 3b04 	ldr.w	r3, [r5], #4
 8000cc0:	4798      	blx	r3
 8000cc2:	3601      	adds	r6, #1
 8000cc4:	e7ee      	b.n	8000ca4 <__libc_init_array+0xc>
 8000cc6:	f855 3b04 	ldr.w	r3, [r5], #4
 8000cca:	4798      	blx	r3
 8000ccc:	3601      	adds	r6, #1
 8000cce:	e7f2      	b.n	8000cb6 <__libc_init_array+0x1e>
 8000cd0:	08000d14 	.word	0x08000d14
 8000cd4:	08000d14 	.word	0x08000d14
 8000cd8:	08000d14 	.word	0x08000d14
 8000cdc:	08000d18 	.word	0x08000d18

08000ce0 <_init>:
 8000ce0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000ce2:	bf00      	nop
 8000ce4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000ce6:	bc08      	pop	{r3}
 8000ce8:	469e      	mov	lr, r3
 8000cea:	4770      	bx	lr

08000cec <_fini>:
 8000cec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000cee:	bf00      	nop
 8000cf0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000cf2:	bc08      	pop	{r3}
 8000cf4:	469e      	mov	lr, r3
 8000cf6:	4770      	bx	lr
