Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot router_test_top_behav xil_defaultlib.router_test_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9175] modport 'TB' should not be used in a hierarchical reference [C:/Users/LENOVO/Desktop/CE409/PRACTICE/NguyenGiaBaoNgoc_21520366_LAB02_Vivado/Router/Router.srcs/sim_1/new/router_test_top.sv:123]
WARNING: [VRFC 10-9175] modport 'TB' should not be used in a hierarchical reference [C:/Users/LENOVO/Desktop/CE409/PRACTICE/NguyenGiaBaoNgoc_21520366_LAB02_Vivado/Router/Router.srcs/sim_1/new/router_test_top.sv:129]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
