Source Block: hdl/library/util_dacfifo/util_dacfifo.v@105:128@HdlStmProcess
      dma_ready <= 1'b1;                                // Fifo is always ready
      dma_xfer_req_ff <= dma_xfer_req;
    end
  end

  always @(posedge dma_clk) begin
    if(dma_rst == 1'b1) begin
      dma_waddr <= 'b0;
      dma_lastaddr <= {ADDRESS_WIDTH{1'b1}};
    end else begin
      if (dma_valid && dma_xfer_req) begin
        dma_waddr <= dma_waddr + 1;
      end
      if (dma_xfer_last) begin
        dma_lastaddr <= dma_waddr;
        dma_waddr <= 'b0;
      end
    end
  end

  assign dma_wren = dma_valid & dma_xfer_req;

  // read interface


Diff Content:
- 113       dma_lastaddr <= {ADDRESS_WIDTH{1'b1}};
+ 113       dma_lastaddr <= 'b0;

Clone Blocks:
