<?xml version="1.0" encoding="UTF-8"?>
<module id="TCP2" HW_revision="" XML_version="1" description="Turbo-decoder Coprocessor (TCP) has designed to meet requirement of high bit rate data decoding as in IS2000 and 3GPP wireless standards.TCP provides very low processing delay because of the highly paralleled architechure. Processing delay can be further reduced by enabling stopping criteria algorithm. TCP reduces board space and power consumption by performing turbo decoding on-chip. TCP is high flexibility to cope with standard evolutions. Accepts any frame length from 40 (3GPP minimum frame size) up to 20730 (IS2000 maximum frame size).   ">
     <register id="PID" acronym="PID" offset="0x00" width="32" description="PID contains the ID and ID revision of the peripheral.">
<bitfield id="_RESV_1" width="8" begin="31" end="24" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TYPE" width="8" begin="23" end="16" resetval="2" description="Peripheral type" range="" rwaccess="R"></bitfield>
<bitfield id="CLASS" width="8" begin="15" end="8" resetval="17" description="Identifies the peripheral class" range="" rwaccess="R"></bitfield>
<bitfield id="REV" width="8" begin="7" end="0" resetval="5" description="Peripheral revision" range="" rwaccess="R"></bitfield>
</register>
     <register id="TCPEXE" acronym="TCPEXE" offset="0x4C" width="32" description="TCPEXE is an execution register">
<bitfield id="_RESV_1" width="29" begin="31" end="3" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="EXECUTION_INSTR" width="3" begin="2" end="0" resetval="0" description="Execution instruction" range="" rwaccess="W">
<bitenum id="NO" value="0" token="NO" description="No instruction" />
<bitenum id="START" value="1" token="START" description="Start TCP" />
<bitenum id="DEBUG0" value="4" token="DEBUG0" description="Debug mode; Normal initialization's and wait in MAP  state 0" />
<bitenum id="DEBUG6" value="5" token="DEBUG6" description="Debug mode; execute one MAP decode and wait in MAP  state 6" />
<bitenum id="DEBUG" value="6" token="DEBUG" description="Debug mode; execute remaining MAP decodes and complete normal ending" />
<bitenum id="SOFTRESET" value="7" token="SOFTRESET" description="Soft reset all TCP registers except for the execution register, Indian register and other internal registers  " />
</bitfield>
</register>
     <register id="TCPEND" acronym="TCPEND" offset="0x50" width="32" description="TCPEND should only be used when the DSP is set to big-endian mode">
<bitfield id="_RESV_1" width="30" begin="31" end="2" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="ENDIAN_EXTR" width="1" begin="1" end="1" resetval="0" description="Endianess view of extrinsic data" range="" rwaccess="RW">
<bitenum id="32BITS" value="0" token="32BITS" description="Packed on 32 bits" />
<bitenum id="NATIVE8" value="1" token="NATIVE8" description="8 bits native format" />
</bitfield>
<bitfield id="ENDIAN_INTR" width="1" begin="0" end="0" resetval="0" description="Endianess view of interleaver table" range="" rwaccess="RW">
<bitenum id="32BITS" value="0" token="32BITS" description="Packed on 32 bits" />
<bitenum id="NATIVE16" value="1" token="NATIVE16" description="16 bits native format" />
</bitfield>
</register>
     <register id="TCPERR" acronym="TCPERR" offset="0x60" width="32" description="TCPERR provided error status of TCP">
<bitfield id="_RESV_1" width="17" begin="31" end="15" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="MAXMINITER" width="1" begin="14" end="14" resetval="0" description="Maximum / minimum iteration error" range="" rwaccess="R"></bitfield>
<bitfield id="_RESV_3" width="2" begin="13" end="12" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="ACC" width="1" begin="11" end="11" resetval="0" description="Spurious TCP memory access" range="" rwaccess="R"></bitfield>
<bitfield id="OP" width="1" begin="10" end="10" resetval="0" description="Output parameters load for shared processing" range="" rwaccess="R"></bitfield>
<bitfield id="INT" width="1" begin="9" end="9" resetval="0" description="Interleaver table load for shared processing" range="" rwaccess="R"></bitfield>
<bitfield id="SNR" width="1" begin="8" end="8" resetval="0" description="SNR Threshold Check" range="" rwaccess="R"></bitfield>
<bitfield id="R" width="1" begin="7" end="7" resetval="0" description="Reliability Length" range="" rwaccess="R"></bitfield>
<bitfield id="_RESV_9" width="2" begin="6" end="5" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="SF" width="1" begin="4" end="4" resetval="0" description="Sub-frame length" range="" rwaccess="R"></bitfield>
<bitfield id="_RESV_11" width="1" begin="3" end="3" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="P" width="1" begin="2" end="2" resetval="0" description="Prolog length" range="" rwaccess="R"></bitfield>
<bitfield id="F" width="1" begin="1" end="1" resetval="0" description="Frame length" range="" rwaccess="R"></bitfield>
<bitfield id="ERR" width="1" begin="0" end="0" resetval="0" description="Error Status" range="" rwaccess="R"></bitfield>
</register>
     <register id="TCPSTAT" acronym="TCPSTAT" offset="0x68" width="32" description="TCPSTAT provided status of TCP">
<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCP_STATE" width="4" begin="27" end="24" resetval="0" description="TCP top level state of the state machine" range="" rwaccess="R"></bitfield>
<bitfield id="CRC_PASS" width="1" begin="23" end="23" resetval="0" description="CRC Status" range="" rwaccess="R">
<bitenum id="FAILED" value="0" token="FAILED" description="" />
<bitenum id="PASSED" value="1" token="PASSED" description="" />
</bitfield>
<bitfield id="SNR_EXCEED" width="2" begin="22" end="21" resetval="0" description="SNR status" range="" rwaccess="R">
<bitenum id="MAP01_FAIL" value="0" token="MAP01_FAIL" description="MAP0/1 failed SNR" />
<bitenum id="MAP01_PASS" value="1" token="MAP01_PASS" description="MAP0/1 passed SNR" />
</bitfield>
<bitfield id="ACTIVE_ITER" width="5" begin="20" end="16" resetval="0" description="Active iteration status" range="" rwaccess="R"></bitfield>
<bitfield id="ACTIVE_STATE" width="4" begin="15" end="12" resetval="0" description="Active MAP decoder state" range="0x00 to 0x8" rwaccess="R"></bitfield>
<bitfield id="ACTIVE_MAP" width="1" begin="11" end="11" resetval="0" description="Active MAP status" range="" rwaccess="R">
<bitenum id="MAP0" value="0" token="MAP0" description="Processing MAP0" />
<bitenum id="MAP1" value="1" token="MAP1" description="Processing MAP1" />
</bitfield>
<bitfield id="EMUHALT" width="1" begin="10" end="10" resetval="0" description="Defines if the TCP is halt due to emulation" range="" rwaccess="R">
<bitenum id="NOT_HALTED" value="0" token="NOT_HALTED" description="Not halted due to emulation" />
<bitenum id="HALTED" value="1" token="HALTED" description="Halted due to emulation" />
</bitfield>
<bitfield id="ROP" width="1" begin="9" end="9" resetval="0" description="Defines if the TCP is waiting for output parameter data to be read" range="" rwaccess="R">
<bitenum id="NOT_WAITING" value="0" token="NOT_WAITING" description="Not waiting" />
<bitenum id="WAITING" value="1" token="WAITING" description="Waiting for RAM output registers to be read" />
</bitfield>
<bitfield id="RHD" width="1" begin="8" end="8" resetval="0" description="Defines if the TCP is waiting for hard decision data to be read" range="" rwaccess="R">
<bitenum id="NOT_WAITING" value="0" token="NOT_WAITING" description="Not waiting" />
<bitenum id="WAITING" value="1" token="WAITING" description="Waiting for RAM output/decision memory to be read" />
</bitfield>
<bitfield id="REXT" width="1" begin="7" end="7" resetval="0" description="Defines if the TCP is waiting for w0 data to be read" range="" rwaccess="R">
<bitenum id="NOT_WAITING" value="0" token="NOT_WAITING" description="Not waiting" />
<bitenum id="WAITING" value="1" token="WAITING" description="Waiting for RAM extrinsic memory 0 to be read" />
</bitfield>
<bitfield id="WAP" width="1" begin="6" end="6" resetval="0" description="Defines if the TCP is waiting for w1 data to be written" range="" rwaccess="R">
<bitenum id="NOT_WAITING" value="0" token="NOT_WAITING" description="Not waiting" />
<bitenum id="WAITING" value="1" token="WAITING" description="Waiting for RAM extrinsic memory 1 to be loaded" />
</bitfield>
<bitfield id="WSP" width="1" begin="5" end="5" resetval="0" description="Defines if the TCP is waiting for systematic and parity data to be written" range="" rwaccess="R">
<bitenum id="NOT_WAITING" value="0" token="NOT_WAITING" description="Not waiting" />
<bitenum id="WAITING" value="1" token="WAITING" description="Waiting for RAM data/system and parity memory to be loaded" />
</bitfield>
<bitfield id="WINT" width="1" begin="4" end="4" resetval="0" description="Defines if the TCP is waiting for interleaver indexes to be written" range="" rwaccess="R">
<bitenum id="NOT_WAITING" value="0" token="NOT_WAITING" description="Not waiting" />
<bitenum id="WAITING" value="1" token="WAITING" description="Waiting for RAM interleaver memory to be loaded" />
</bitfield>
<bitfield id="WIC" width="1" begin="3" end="3" resetval="0" description="Defines if the TCP is waiting for input control words to be written." range="" rwaccess="R">
<bitenum id="NOT_WAITING" value="0" token="NOT_WAITING" description="Not waiting" />
<bitenum id="WAITING" value="1" token="WAITING" description="Waiting for input register to be loaded" />
</bitfield>
<bitfield id="ERR" width="1" begin="2" end="2" resetval="0" description="Defines if the TCP has encountered an error" range="" rwaccess="R">
<bitenum id="NO_INPUT_REG" value="0" token="NO_INPUT_REG" description="No input register error" />
<bitenum id="INPUT_REG" value="1" token="INPUT_REG" description="Input register error" />
</bitfield>
<bitfield id="DEC_BUSY" width="1" begin="1" end="1" resetval="0" description="Decoder status" range="" rwaccess="R">
<bitenum id="STATE0" value="0" token="STATE0" description="MAP decoder is in state 0" />
<bitenum id="STATE1_8" value="1" token="STATE1_8" description="MAP decoder is in state 1 to 8" />
</bitfield>
<bitfield id="_RESV_18" width="1" begin="0" end="0" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
</register>
     <register id="TCPEMU" acronym="TCPEMU" offset="0x70" width="32" description="TCPEMU Emulation support helps in system debug.">
<bitfield id="_RESV_1" width="30" begin="31" end="2" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="SOFT" width="1" begin="1" end="1" resetval="0" description="Programmable emulation mode" range="" rwaccess="RW">
<bitenum id="HALT_EITHER_END" value="0" token="HALT_EITHER_END" description="Emulation halt at either end of MAP decode or at end of decode prior to last XEVT. Stop at the end" />
<bitenum id="HALT_XEVT" value="1" token="HALT_XEVT" description="of MAP decode has priority." />
</bitfield>
<bitfield id="FREE" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="RW">
<bitenum id="SOFT_EMUL" value="0" token="SOFT_EMUL" description="Soft emulation bit takes effect" />
<bitenum id="COMPLETE" value="1" token="COMPLETE" description="TCP2 ignores emulation halt and runs to completion" />
</bitfield>
</register>
</module>
