#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Nov 13 11:00:57 2022
# Process ID: 4048
# Current directory: C:/win_ham
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9628 C:\win_ham\win_ham.xpr
# Log file: C:/win_ham/vivado.log
# Journal file: C:/win_ham\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/win_ham/win_ham.xpr
INFO: [Project 1-313] Project file moved from 'C:/Lab_work/win_ham' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 750.938 ; gain = 96.020
update_compile_order -fileset sources_1
open_bd_design {C:/win_ham/win_ham.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:floating_point:7.1 - fix_to_float_re
Adding component instance block -- xilinx.com:ip:floating_point:7.1 - fix_to_float_im
Adding component instance block -- xilinx.com:ip:c_counter_binary:12.0 - c_counter_binary_0
Adding component instance block -- xilinx.com:ip:floating_point:7.1 - fix_float_counter
Adding component instance block -- xilinx.com:ip:floating_point:7.1 - mult_2PI_div_N
Adding component instance block -- xilinx.com:ip:floating_point:7.1 - subtract_0_54
Adding component instance block -- xilinx.com:ip:cordic:6.0 - cordic_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - log_1
Adding component instance block -- xilinx.com:ip:floating_point:7.1 - float_to_fix_before_cordic
Adding component instance block -- xilinx.com:ip:floating_point:7.1 - fixed_to_float_after_cordic
Adding component instance block -- xilinx.com:ip:floating_point:7.1 - re_mult
Adding component instance block -- xilinx.com:ip:floating_point:7.1 - im_mult
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - subtrackt_054
Adding component instance block -- xilinx.com:ip:floating_point:7.1 - mult_0_46
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_1
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_2
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - cont_mult_0_46
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - const_2PI_Div_N
Adding component instance block -- xilinx.com:ip:fifo_generator:13.2 - fifo_generator_0
INFO: [xilinx.com:ip:fifo_generator:13.2-5968] /fifo_generator_0Executing the post_config_ip from bd
Adding component instance block -- xilinx.com:ip:fifo_generator:13.2 - fifo_generator_1
INFO: [xilinx.com:ip:fifo_generator:13.2-5968] /fifo_generator_1Executing the post_config_ip from bd
Successfully read diagram <design_1> from BD file <C:/win_ham/win_ham.srcs/sources_1/bd/design_1/design_1.bd>
delete_bd_objs [get_bd_intf_nets fixed_to_float_after_cordic_M_AXIS_RESULT]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:floating_point:7.1 floating_point_0
endgroup
set_property -dict [list CONFIG.Operation_Type {Multiply} CONFIG.C_Mult_Usage {Full_Usage} CONFIG.Has_ARESETn {true} CONFIG.Has_A_TLAST {true} CONFIG.Result_Precision_Type {Single} CONFIG.C_Result_Exponent_Width {8} CONFIG.C_Result_Fraction_Width {24} CONFIG.C_Latency {9} CONFIG.C_Rate {1} CONFIG.RESULT_TLAST_Behv {Pass_A_TLAST}] [get_bd_cells floating_point_0]
set_property location {8 2512 650} [get_bd_cells floating_point_0]
connect_bd_net [get_bd_ports aresetn] [get_bd_pins floating_point_0/aresetn]
connect_bd_net [get_bd_ports aclk] [get_bd_pins floating_point_0/aclk]
connect_bd_intf_net [get_bd_intf_pins floating_point_0/S_AXIS_B] [get_bd_intf_pins fixed_to_float_after_cordic/M_AXIS_RESULT]
delete_bd_objs [get_bd_intf_nets fixed_to_float_after_cordic_M_AXIS_RESULT]
connect_bd_net [get_bd_pins floating_point_0/s_axis_a_tdata] [get_bd_pins fixed_to_float_after_cordic/m_axis_result_tdata]
WARNING: [BD 41-1306] The connection to interface pin /floating_point_0/s_axis_a_tdata is being overridden by the user. This pin will not be connected as a part of interface connection S_AXIS_A
WARNING: [BD 41-1306] The connection to interface pin /fixed_to_float_after_cordic/m_axis_result_tdata is being overridden by the user. This pin will not be connected as a part of interface connection M_AXIS_RESULT
connect_bd_net [get_bd_pins floating_point_0/s_axis_b_tdata] [get_bd_pins fixed_to_float_after_cordic/m_axis_result_tdata]
WARNING: [BD 41-1306] The connection to interface pin /floating_point_0/s_axis_b_tdata is being overridden by the user. This pin will not be connected as a part of interface connection S_AXIS_B
connect_bd_net [get_bd_pins floating_point_0/s_axis_b_tvalid] [get_bd_pins fixed_to_float_after_cordic/m_axis_result_tvalid]
WARNING: [BD 41-1306] The connection to interface pin /floating_point_0/s_axis_b_tvalid is being overridden by the user. This pin will not be connected as a part of interface connection S_AXIS_B
WARNING: [BD 41-1306] The connection to interface pin /fixed_to_float_after_cordic/m_axis_result_tvalid is being overridden by the user. This pin will not be connected as a part of interface connection M_AXIS_RESULT
connect_bd_net [get_bd_pins floating_point_0/s_axis_a_tvalid] [get_bd_pins fixed_to_float_after_cordic/m_axis_result_tvalid]
WARNING: [BD 41-1306] The connection to interface pin /floating_point_0/s_axis_a_tvalid is being overridden by the user. This pin will not be connected as a part of interface connection S_AXIS_A
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 util_vector_logic_3
endgroup
set_property -dict [list CONFIG.C_SIZE {1}] [get_bd_cells util_vector_logic_3]
connect_bd_net [get_bd_pins floating_point_0/s_axis_a_tready] [get_bd_pins util_vector_logic_3/Op2]
WARNING: [BD 41-1306] The connection to interface pin /floating_point_0/s_axis_a_tready is being overridden by the user. This pin will not be connected as a part of interface connection S_AXIS_A
connect_bd_net [get_bd_pins floating_point_0/s_axis_b_tready] [get_bd_pins util_vector_logic_3/Op1]
WARNING: [BD 41-1306] The connection to interface pin /floating_point_0/s_axis_b_tready is being overridden by the user. This pin will not be connected as a part of interface connection S_AXIS_B
connect_bd_net [get_bd_pins util_vector_logic_3/Res] [get_bd_pins fixed_to_float_after_cordic/m_axis_result_tready]
WARNING: [BD 41-1306] The connection to interface pin /fixed_to_float_after_cordic/m_axis_result_tready is being overridden by the user. This pin will not be connected as a part of interface connection M_AXIS_RESULT
startgroup
set_property -dict [list CONFIG.Has_A_TLAST {true} CONFIG.RESULT_TLAST_Behv {Pass_A_TLAST}] [get_bd_cells fixed_to_float_after_cordic]
endgroup
connect_bd_net [get_bd_pins fixed_to_float_after_cordic/m_axis_result_tlast] [get_bd_pins floating_point_0/s_axis_a_tlast]
WARNING: [BD 41-1306] The connection to interface pin /fixed_to_float_after_cordic/m_axis_result_tlast is being overridden by the user. This pin will not be connected as a part of interface connection M_AXIS_RESULT
WARNING: [BD 41-1306] The connection to interface pin /floating_point_0/s_axis_a_tlast is being overridden by the user. This pin will not be connected as a part of interface connection S_AXIS_A
set_property name cos_cos [get_bd_cells floating_point_0]
set_property name mult_cos_cos [get_bd_cells cos_cos]
regenerate_bd_layout
save_bd_design
Wrote  : <C:\win_ham\win_ham.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/win_ham/win_ham.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:floating_point:7.1 floating_point_0
endgroup
set_property -dict [list CONFIG.Operation_Type {Multiply} CONFIG.Has_ARESETn {true} CONFIG.Has_A_TLAST {true} CONFIG.Result_Precision_Type {Single} CONFIG.C_Result_Exponent_Width {8} CONFIG.C_Result_Fraction_Width {24} CONFIG.C_Mult_Usage {Full_Usage} CONFIG.C_Latency {9} CONFIG.C_Rate {1} CONFIG.RESULT_TLAST_Behv {Pass_A_TLAST}] [get_bd_cells floating_point_0]
set_property location {10 3418 1133} [get_bd_cells floating_point_0]
connect_bd_net [get_bd_ports aresetn] [get_bd_pins floating_point_0/aresetn]
connect_bd_net [get_bd_ports aclk] [get_bd_pins floating_point_0/aclk]
set_property name cos_cos [get_bd_cells floating_point_0]
set_property name cos_cos_mult_2 [get_bd_cells cos_cos]
save_bd_design
Wrote  : <C:\win_ham\win_ham.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/win_ham/win_ham.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
startgroup
set_property -dict [list CONFIG.Operation_Type {Add_Subtract} CONFIG.Add_Sub_Value {Add} CONFIG.Result_Precision_Type {Single} CONFIG.C_Result_Exponent_Width {8} CONFIG.C_Result_Fraction_Width {24} CONFIG.C_Mult_Usage {Full_Usage} CONFIG.C_Latency {12} CONFIG.C_Rate {1}] [get_bd_cells cos_cos_mult_2]
endgroup
set_property location {10.5 3610 1095} [get_bd_cells cos_cos_mult_2]
connect_bd_net [get_bd_pins mult_cos_cos/m_axis_result_tdata] [get_bd_pins cos_cos_mult_2/s_axis_a_tdata]
WARNING: [BD 41-1306] The connection to interface pin /mult_cos_cos/m_axis_result_tdata is being overridden by the user. This pin will not be connected as a part of interface connection M_AXIS_RESULT
WARNING: [BD 41-1306] The connection to interface pin /cos_cos_mult_2/s_axis_a_tdata is being overridden by the user. This pin will not be connected as a part of interface connection S_AXIS_A
connect_bd_net [get_bd_pins cos_cos_mult_2/s_axis_b_tdata] [get_bd_pins mult_cos_cos/m_axis_result_tdata]
WARNING: [BD 41-1306] The connection to interface pin /cos_cos_mult_2/s_axis_b_tdata is being overridden by the user. This pin will not be connected as a part of interface connection S_AXIS_B
connect_bd_net [get_bd_pins mult_cos_cos/m_axis_result_tvalid] [get_bd_pins cos_cos_mult_2/s_axis_b_tvalid]
WARNING: [BD 41-1306] The connection to interface pin /mult_cos_cos/m_axis_result_tvalid is being overridden by the user. This pin will not be connected as a part of interface connection M_AXIS_RESULT
WARNING: [BD 41-1306] The connection to interface pin /cos_cos_mult_2/s_axis_b_tvalid is being overridden by the user. This pin will not be connected as a part of interface connection S_AXIS_B
connect_bd_net [get_bd_pins cos_cos_mult_2/s_axis_a_tvalid] [get_bd_pins mult_cos_cos/m_axis_result_tvalid]
WARNING: [BD 41-1306] The connection to interface pin /cos_cos_mult_2/s_axis_a_tvalid is being overridden by the user. This pin will not be connected as a part of interface connection S_AXIS_A
connect_bd_net [get_bd_pins cos_cos_mult_2/s_axis_a_tlast] [get_bd_pins mult_cos_cos/m_axis_result_tlast]
WARNING: [BD 41-1306] The connection to interface pin /cos_cos_mult_2/s_axis_a_tlast is being overridden by the user. This pin will not be connected as a part of interface connection S_AXIS_A
WARNING: [BD 41-1306] The connection to interface pin /mult_cos_cos/m_axis_result_tlast is being overridden by the user. This pin will not be connected as a part of interface connection M_AXIS_RESULT
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 util_vector_logic_4
endgroup
set_property -dict [list CONFIG.C_SIZE {1}] [get_bd_cells util_vector_logic_4]
connect_bd_net [get_bd_pins util_vector_logic_4/Res] [get_bd_pins mult_cos_cos/m_axis_result_tready]
WARNING: [BD 41-1306] The connection to interface pin /mult_cos_cos/m_axis_result_tready is being overridden by the user. This pin will not be connected as a part of interface connection M_AXIS_RESULT
connect_bd_net [get_bd_pins util_vector_logic_4/Op2] [get_bd_pins cos_cos_mult_2/s_axis_b_tready]
WARNING: [BD 41-1306] The connection to interface pin /cos_cos_mult_2/s_axis_b_tready is being overridden by the user. This pin will not be connected as a part of interface connection S_AXIS_B
connect_bd_net [get_bd_pins util_vector_logic_4/Op1] [get_bd_pins cos_cos_mult_2/s_axis_a_tready]
WARNING: [BD 41-1306] The connection to interface pin /cos_cos_mult_2/s_axis_a_tready is being overridden by the user. This pin will not be connected as a part of interface connection S_AXIS_A
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:floating_point:7.1 floating_point_0
endgroup
set_property -dict [list CONFIG.Add_Sub_Value {Subtract} CONFIG.C_Mult_Usage {Full_Usage} CONFIG.Has_ARESETn {true} CONFIG.Has_A_TLAST {true} CONFIG.C_Latency {12} CONFIG.RESULT_TLAST_Behv {Pass_A_TLAST}] [get_bd_cells floating_point_0]
connect_bd_net [get_bd_ports aresetn] [get_bd_pins floating_point_0/aresetn]
connect_bd_net [get_bd_ports aclk] [get_bd_pins floating_point_0/aclk]
connect_bd_intf_net [get_bd_intf_pins floating_point_0/S_AXIS_A] [get_bd_intf_pins cos_cos_mult_2/M_AXIS_RESULT]
connect_bd_net [get_bd_pins floating_point_0/s_axis_b_tvalid] [get_bd_pins log_1/dout]
WARNING: [BD 41-1306] The connection to interface pin /floating_point_0/s_axis_b_tvalid is being overridden by the user. This pin will not be connected as a part of interface connection S_AXIS_B
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
set_property name f_1 [get_bd_cells xlconstant_0]
set_property -dict [list CONFIG.CONST_WIDTH {32} CONFIG.CONST_VAL {0x3f800000}] [get_bd_cells f_1]
connect_bd_net [get_bd_pins f_1/dout] [get_bd_pins floating_point_0/s_axis_b_tdata]
WARNING: [BD 41-1306] The connection to interface pin /floating_point_0/s_axis_b_tdata is being overridden by the user. This pin will not be connected as a part of interface connection S_AXIS_B
regenerate_bd_layout
set_property name cos_cos_minus_1 [get_bd_cells floating_point_0]
connect_bd_intf_net [get_bd_intf_pins mult_0_46/S_AXIS_A] [get_bd_intf_pins cos_cos_minus_1/M_AXIS_RESULT]
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
set_property location {10.5 4156 1131} [get_bd_cells mult_cos_cos]
set_property location {10.5 4728 1091} [get_bd_cells cos_cos_mult_2]
set_property location {11.5 5188 1132} [get_bd_cells cos_cos_minus_1]
set_property location {12.5 5645 1127} [get_bd_cells mult_0_46]
set_property location {13.5 6174 1148} [get_bd_cells subtract_0_54]
set_property location {14.5 6756 1019} [get_bd_cells re_mult]
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.CONST_VAL {0x3c49d9b4}] [get_bd_cells const_2PI_Div_N]
endgroup
save_bd_design
Wrote  : <C:\win_ham\win_ham.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/win_ham/win_ham.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
set_property name const_PI_Div_N [get_bd_cells const_2PI_Div_N]
save_bd_design
Wrote  : <C:\win_ham\win_ham.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/win_ham/win_ham.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
regenerate_bd_layout
validate_bd_design
INFO: [xilinx.com:ip:floating_point:7.1-913] /fix_float_counter A_Precision_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:floating_point:7.1-913] /fix_float_counter C_A_Exponent_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:cordic:6.0-7] /cordic_0 Setting Input Width to 32. S_AXIS_PHASE_TDATA input width: 32.
INFO: [xilinx.com:ip:cordic:6.0-913] /cordic_0 Input_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:cordic:6.0-308] /cordic_0 S_AXIS_PHASE-TDATA: Validating field: phase(32:0): fix32_29 against /float_to_fix_before_cordic M_AXIS_RESULT-TDATA: data(32:0): fix32_29.
WARNING: [xilinx.com:ip:floating_point:7.1-307] /fixed_to_float_after_cordic S_AXIS_A-TDATA: Bus sub-field mismatch. /fixed_to_float_after_cordic field count: 1. /cordic_0 M_AXIS_DOUT-TDATA field count: 2.
INFO: [xilinx.com:ip:floating_point:7.1-316] /fixed_to_float_after_cordic S_AXIS_A-TDATA: Sub-fields: data(32:0). /cordic_0 M_AXIS_DOUT-TDATA sub-fields: real(32:0), imag(64:32)
INFO: [xilinx.com:ip:floating_point:7.1-913] /fixed_to_float_after_cordic A_Precision_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:floating_point:7.1-913] /fixed_to_float_after_cordic C_A_Exponent_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:floating_point:7.1-913] /fixed_to_float_after_cordic C_A_Fraction_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:floating_point:7.1-913] /fix_to_float_re A_Precision_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:floating_point:7.1-913] /fix_to_float_re C_A_Exponent_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:floating_point:7.1-913] /fix_to_float_re C_A_Fraction_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:floating_point:7.1-913] /fix_to_float_im A_Precision_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:floating_point:7.1-913] /fix_to_float_im C_A_Exponent_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /fixed_to_float_after_cordic/S_AXIS_A(4) and /cordic_0/M_AXIS_DOUT(8)
generate_target all [get_files  C:/win_ham/win_ham.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\win_ham\win_ham.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/win_ham/win_ham.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/fixed_to_float_after_cordic/s_axis_a_tdata'(32) to net 'cordic_0_M_AXIS_DOUT_TDATA'(64) - Only lower order bits will be connected.
VHDL Output written to : C:/win_ham/win_ham.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/fixed_to_float_after_cordic/s_axis_a_tdata'(32) to net 'cordic_0_M_AXIS_DOUT_TDATA'(64) - Only lower order bits will be connected.
VHDL Output written to : C:/win_ham/win_ham.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/win_ham/win_ham.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block fix_to_float_re .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fix_to_float_im .
INFO: [BD 41-1029] Generation completed for the IP Integrator block c_counter_binary_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fix_float_counter .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mult_2PI_div_N .
INFO: [BD 41-1029] Generation completed for the IP Integrator block subtract_0_54 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block cordic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block log_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block float_to_fix_before_cordic .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fixed_to_float_after_cordic .
INFO: [BD 41-1029] Generation completed for the IP Integrator block re_mult .
INFO: [BD 41-1029] Generation completed for the IP Integrator block im_mult .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block subtrackt_054 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mult_0_46 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block cont_mult_0_46 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block const_PI_Div_N .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fifo_generator_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fifo_generator_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mult_cos_cos .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block cos_cos_mult_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block cos_cos_minus_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block f_1 .
Exporting to file C:/win_ham/win_ham.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/win_ham/win_ham.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/win_ham/win_ham.srcs/sources_1/bd/design_1/synth/design_1.hwdef
export_ip_user_files -of_objects [get_files C:/win_ham/win_ham.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/win_ham/win_ham.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/win_ham/win_ham.ip_user_files/sim_scripts -ip_user_files_dir C:/win_ham/win_ham.ip_user_files -ipstatic_source_dir C:/win_ham/win_ham.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/win_ham/win_ham.cache/compile_simlib/modelsim} {questa=C:/win_ham/win_ham.cache/compile_simlib/questa} {riviera=C:/win_ham/win_ham.cache/compile_simlib/riviera} {activehdl=C:/win_ham/win_ham.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/win_ham/win_ham.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/win_ham/win_ham.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ham_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/win_ham/win_ham.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ham_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/win_ham/win_ham.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/win_ham/win_ham.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_0/sim/design_1_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/win_ham/win_ham.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_1/sim/design_1_xlconstant_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/win_ham/win_ham.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_1_0/sim/design_1_util_vector_logic_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/win_ham/win_ham.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_2_0/sim/design_1_util_vector_logic_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/win_ham/win_ham.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_2/sim/design_1_xlconstant_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/win_ham/win_ham.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_3/sim/design_1_xlconstant_0_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_0_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/win_ham/win_ham.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/win_ham/win_ham.ip_user_files/bd/design_1/ip/design_1_fifo_generator_0_0/sim/design_1_fifo_generator_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_fifo_generator_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/win_ham/win_ham.ip_user_files/bd/design_1/ip/design_1_fifo_generator_1_0/sim/design_1_fifo_generator_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_fifo_generator_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/win_ham/win_ham.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_3_0/sim/design_1_util_vector_logic_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/win_ham/win_ham.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_4_0/sim/design_1_util_vector_logic_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/win_ham/win_ham.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_4/sim/design_1_xlconstant_0_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_0_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/win_ham/win_ham.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/win_ham/win_ham.srcs/sim_1/new/ham_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ham_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/win_ham/win_ham.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj ham_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/win_ham/win_ham.ip_user_files/bd/design_1/ip/design_1_floating_point_0_0/sim/design_1_floating_point_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_floating_point_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/win_ham/win_ham.ip_user_files/bd/design_1/ip/design_1_floating_point_1_0/sim/design_1_floating_point_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_floating_point_1_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/win_ham/win_ham.ip_user_files/bd/design_1/ip/design_1_c_counter_binary_0_0/sim/design_1_c_counter_binary_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_c_counter_binary_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/win_ham/win_ham.ip_user_files/bd/design_1/ip/design_1_floating_point_2_1/sim/design_1_floating_point_2_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_floating_point_2_1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/win_ham/win_ham.ip_user_files/bd/design_1/ip/design_1_floating_point_4_0/sim/design_1_floating_point_4_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_floating_point_4_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/win_ham/win_ham.ip_user_files/bd/design_1/ip/design_1_floating_point_3_3/sim/design_1_floating_point_3_3.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_floating_point_3_3'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/win_ham/win_ham.ip_user_files/bd/design_1/ip/design_1_cordic_0_0/sim/design_1_cordic_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_cordic_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/win_ham/win_ham.ip_user_files/bd/design_1/ip/design_1_floating_point_6_0/sim/design_1_floating_point_6_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_floating_point_6_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/win_ham/win_ham.ip_user_files/bd/design_1/ip/design_1_floating_point_7_0/sim/design_1_floating_point_7_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_floating_point_7_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/win_ham/win_ham.ip_user_files/bd/design_1/ip/design_1_floating_point_5_0/sim/design_1_floating_point_5_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_floating_point_5_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/win_ham/win_ham.ip_user_files/bd/design_1/ip/design_1_floating_point_8_0/sim/design_1_floating_point_8_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_floating_point_8_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/win_ham/win_ham.ip_user_files/bd/design_1/ip/design_1_floating_point_2_2/sim/design_1_floating_point_2_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_floating_point_2_2'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/win_ham/win_ham.ip_user_files/bd/design_1/ip/design_1_floating_point_0_1/sim/design_1_floating_point_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_floating_point_0_1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/win_ham/win_ham.ip_user_files/bd/design_1/ip/design_1_floating_point_0_2/sim/design_1_floating_point_0_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_floating_point_0_2'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/win_ham/win_ham.ip_user_files/bd/design_1/ip/design_1_floating_point_0_3/sim/design_1_floating_point_0_3.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_floating_point_0_3'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/win_ham/win_ham.sim/sim_1/behav/xsim'
"xelab -wto 001bf106f1c34b93b7ec69f05ea72d5a --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_15 -L floating_point_v7_1_8 -L xil_defaultlib -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_13 -L c_gate_bit_v12_0_6 -L xbip_counter_v3_0_6 -L c_counter_binary_v12_0_13 -L cordic_v6_0_15 -L xlconstant_v1_1_6 -L util_vector_logic_v2_0_1 -L fifo_generator_v13_2_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ham_tb_behav xil_defaultlib.ham_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 001bf106f1c34b93b7ec69f05ea72d5a --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_15 -L floating_point_v7_1_8 -L xil_defaultlib -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_13 -L c_gate_bit_v12_0_6 -L xbip_counter_v3_0_6 -L c_counter_binary_v12_0_13 -L cordic_v6_0_15 -L xlconstant_v1_1_6 -L util_vector_logic_v2_0_1 -L fifo_generator_v13_2_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ham_tb_behav xil_defaultlib.ham_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package c_counter_binary_v12_0_13.c_counter_binary_v12_0_13_viv_co...
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_counter_v3_0_6.xbip_counter_v3_0_6_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xbip_counter_v3_0_6.xbip_counter_v3_0_6_pkg
Compiling package c_counter_binary_v12_0_13.c_counter_binary_v12_0_13_pkg
Compiling package c_addsub_v12_0_13.c_addsub_v12_0_13_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package c_addsub_v12_0_13.c_addsub_v12_0_13_pkg
Compiling package unisim.vcomponents
Compiling package cordic_v6_0_15.cordic_v6_0_15_viv_comp
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package mult_gen_v12_0_15.mult_gen_v12_0_15_pkg
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_15.cordic_pack
Compiling package cordic_v6_0_15.cordic_hdl_comps
Compiling package c_addsub_v12_0_13.c_addsub_v12_0_13_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package floating_point_v7_1_8.floating_point_v7_1_8_viv_comp
Compiling package floating_point_v7_1_8.floating_point_v7_1_8_consts
Compiling package floating_point_v7_1_8.floating_point_v7_1_8_exp_table_...
Compiling package floating_point_v7_1_8.floating_point_v7_1_8_pkg
Compiling package floating_point_v7_1_8.flt_utils
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package floating_point_v7_1_8.vt2mutils
Compiling package floating_point_v7_1_8.vt2mcomps
Compiling package mult_gen_v12_0_15.dsp_pkg
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=16...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_13.c_addsub_v12_0_13_lut6_legacy [\c_addsub_v12_0_13_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_fabric_legacy [\c_addsub_v12_0_13_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_legacy [\c_addsub_v12_0_13_legacy(c_a_wi...]
Compiling architecture synth of entity c_counter_binary_v12_0_13.c_counter_binary_v12_0_13_legacy [\c_counter_binary_v12_0_13_legac...]
Compiling architecture synth of entity c_counter_binary_v12_0_13.c_counter_binary_v12_0_13_viv [\c_counter_binary_v12_0_13_viv(c...]
Compiling architecture xilinx of entity c_counter_binary_v12_0_13.c_counter_binary_v12_0_13 [\c_counter_binary_v12_0_13(c_xde...]
Compiling architecture design_1_c_counter_binary_0_0_arch of entity xil_defaultlib.design_1_c_counter_binary_0_0 [design_1_c_counter_binary_0_0_de...]
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.design_1_xlconstant_0_3
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.design_1_xlconstant_0_2
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.axi_slave_2to1 [\axi_slave_2to1(c_a_tdata_width=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_srl_fifo [\glb_srl_fifo(width=65,depth=64,...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_ifx_master [\glb_ifx_master(width=65,depth=6...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=38...]
Compiling architecture rtl of entity c_addsub_v12_0_13.c_addsub_v12_0_13_lut6_legacy [\c_addsub_v12_0_13_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_fabric_legacy [\c_addsub_v12_0_13_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_legacy [\c_addsub_v12_0_13_legacy(c_a_wi...]
Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_viv [\c_addsub_v12_0_13_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_15.addsub [\addsub(family="virtex7",add_mod...]
Compiling architecture struct_all of entity cordic_v6_0_15.delay [\delay(delay_len=1,family="virte...]
Compiling architecture struct_all of entity cordic_v6_0_15.delay [\delay(delay_len=1,family="virte...]
Compiling architecture struct_all of entity cordic_v6_0_15.delay_bit [\delay_bit(delay_len=2,family="v...]
Compiling architecture synth of entity cordic_v6_0_15.cordic_inp_config [\cordic_inp_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_15.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_15.cordic_pha_acc_slice_par [\cordic_pha_acc_slice_par(p_xdev...]
Compiling architecture struct_all of entity cordic_v6_0_15.delay [\delay(delay_len=1,family="virte...]
Compiling architecture struct_all of entity cordic_v6_0_15.delay_bit [\delay_bit(delay_len=1,family="v...]
Compiling architecture synth of entity cordic_v6_0_15.cordic_ctrl_slice_par [\cordic_ctrl_slice_par(p_xdevice...]
Compiling architecture synth of entity cordic_v6_0_15.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_15.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_15.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_15.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_15.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_15.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_15.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_15.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_15.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_15.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_15.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_15.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_15.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_15.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_15.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_15.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_15.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_15.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_15.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_15.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_15.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_15.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_15.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_15.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_15.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_15.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_15.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_15.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_15.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_15.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_15.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_15.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_15.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_15.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_15.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_15.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_15.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_15.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_15.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_15.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_15.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_15.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_15.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_15.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_15.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_15.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_15.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_15.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_15.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_15.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_15.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_15.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_15.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_15.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_15.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_15.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_15.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_15.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_15.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_15.cordic_eng [\cordic_eng(p_xdevicefamily="vir...]
Compiling architecture struct_all of entity cordic_v6_0_15.delay [\delay(delay_len=0,family="virte...]
Compiling architecture struct_all of entity cordic_v6_0_15.delay [\delay(delay_len=1,family="virte...]
Compiling architecture synth of entity cordic_v6_0_15.cordic_round [\cordic_round(p_xdevicefamily="v...]
Compiling architecture struct_all of entity cordic_v6_0_15.delay_bit [\delay_bit(delay_len=0,family="v...]
Compiling architecture synth of entity cordic_v6_0_15.cordic_out_config [\cordic_out_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_15.cordic_v6_0_15_synth [\cordic_v6_0_15_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_15.cordic_v6_0_15_viv [\cordic_v6_0_15_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_15.cordic_v6_0_15 [\cordic_v6_0_15(c_architecture=2...]
Compiling architecture design_1_cordic_0_0_arch of entity xil_defaultlib.design_1_cordic_0_0 [design_1_cordic_0_0_default]
Compiling architecture xilinx of entity axi_utils_v2_0_6.axi_slave_2to1 [\axi_slave_2to1(c_a_tdata_width=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(length=11)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_8.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=24,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=16)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=16,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111000000000...]
Compiling architecture rtl of entity floating_point_v7_1_8.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_8.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=5)\]
Compiling architecture rtl of entity floating_point_v7_1_8.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=25,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture rtl of entity floating_point_v7_1_8.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_8.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=9,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=4,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=8,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_8.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_8.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_8.compare_gt [\compare_gt(c_xdevicefamily="vir...]
Compiling architecture synth of entity floating_point_v7_1_8.compare [\compare(c_xdevicefamily="virtex...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=2,length=8,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(length=9,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(length=8,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(length=3,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=12)\]
Compiling architecture rtl of entity floating_point_v7_1_8.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=23)\]
Compiling architecture synth of entity floating_point_v7_1_8.flt_dec_op [\flt_dec_op(c_xdevicefamily="vir...]
Compiling architecture rtl of entity floating_point_v7_1_8.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="vi...]
Compiling architecture rtl of entity floating_point_v7_1_8.flt_add [\flt_add(c_xdevicefamily="virtex...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_8.floating_point_v7_1_8_viv [\floating_point_v7_1_8_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_8.floating_point_v7_1_8 [\floating_point_v7_1_8(c_xdevice...]
Compiling architecture design_1_floating_point_0_3_arch of entity xil_defaultlib.design_1_floating_point_0_3 [design_1_floating_point_0_3_defa...]
Compiling architecture rtl of entity floating_point_v7_1_8.flt_add [\flt_add(c_xdevicefamily="virtex...]
Compiling architecture xilinx of entity floating_point_v7_1_8.floating_point_v7_1_8_viv [\floating_point_v7_1_8_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_8.floating_point_v7_1_8 [\floating_point_v7_1_8(c_xdevice...]
Compiling architecture design_1_floating_point_0_2_arch of entity xil_defaultlib.design_1_floating_point_0_2 [design_1_floating_point_0_2_defa...]
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.design_1_xlconstant_0_4
Compiling module fifo_generator_v13_2_4.fifo_generator_v13_2_4_bhv_ver_s...
Compiling module fifo_generator_v13_2_4.fifo_generator_v13_2_4_bhv_ver_p...
Compiling module fifo_generator_v13_2_4.fifo_generator_v13_2_4_CONV_VER(...
Compiling module fifo_generator_v13_2_4.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.design_1_fifo_generator_0_0
Compiling module xil_defaultlib.design_1_fifo_generator_1_0
Compiling architecture xilinx of entity axi_utils_v2_0_6.axi_slave_2to1 [\axi_slave_2to1(c_a_tdata_width=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=15,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=2,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_8.mux4 [\mux4(c_xdevicefamily="virtex7",...]
Compiling architecture rtl of entity floating_point_v7_1_8.mux4 [\mux4(c_xdevicefamily="virtex7",...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=2)\]
Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture rtl of entity floating_point_v7_1_8.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_8.shift_msb_first [\shift_msb_first(a_width=16,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=11,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=11)\]
Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=2,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture rtl of entity floating_point_v7_1_8.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_8.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(length=5)\]
Compiling architecture synth of entity floating_point_v7_1_8.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture struct of entity floating_point_v7_1_8.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_8.floating_point_v7_1_8_viv [\floating_point_v7_1_8_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_8.floating_point_v7_1_8 [\floating_point_v7_1_8(c_xdevice...]
Compiling architecture design_1_floating_point_2_1_arch of entity xil_defaultlib.design_1_floating_point_2_1 [design_1_floating_point_2_1_defa...]
Compiling architecture design_1_floating_point_1_0_arch of entity xil_defaultlib.design_1_floating_point_1_0 [design_1_floating_point_1_0_defa...]
Compiling architecture design_1_floating_point_0_0_arch of entity xil_defaultlib.design_1_floating_point_0_0 [design_1_floating_point_0_0_defa...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(length=6)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=31,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=32)\]
Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture rtl of entity floating_point_v7_1_8.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture rtl of entity floating_point_v7_1_8.mux4 [\mux4(c_xdevicefamily="virtex7",...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture rtl of entity floating_point_v7_1_8.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_8.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture synth of entity floating_point_v7_1_8.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture struct of entity floating_point_v7_1_8.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling architecture xilinx of entity floating_point_v7_1_8.floating_point_v7_1_8_viv [\floating_point_v7_1_8_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_8.floating_point_v7_1_8 [\floating_point_v7_1_8(c_xdevice...]
Compiling architecture design_1_floating_point_7_0_arch of entity xil_defaultlib.design_1_floating_point_7_0 [design_1_floating_point_7_0_defa...]
Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_8.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_8.special_detect [\special_detect(a_fw=24)(1,7)\]
Compiling architecture rtl of entity floating_point_v7_1_8.delay_s [\delay_s(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(length=4,fast_input=true)...]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=6,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_8.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_8.zero_det_sel [\zero_det_sel(c_xdevicefamily="v...]
Compiling architecture rtl of entity floating_point_v7_1_8.shift_msb_first [\shift_msb_first(a_width=24,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=33,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=34)\]
Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_8.flt_to_fix_conv [\flt_to_fix_conv(c_xdevicefamily...]
Compiling architecture xilinx of entity floating_point_v7_1_8.floating_point_v7_1_8_viv [\floating_point_v7_1_8_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_8.floating_point_v7_1_8 [\floating_point_v7_1_8(c_xdevice...]
Compiling architecture design_1_floating_point_6_0_arch of entity xil_defaultlib.design_1_floating_point_6_0 [design_1_floating_point_6_0_defa...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.axi_slave_2to1 [\axi_slave_2to1(c_a_tdata_width=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=26,fast_input=true)...]
Compiling architecture xilinx of entity mult_gen_v12_0_15.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity mult_gen_v12_0_15.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity mult_gen_v12_0_15.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity mult_gen_v12_0_15.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_15.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(a_input="CASCADE",bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_15.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity mult_gen_v12_0_15.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity mult_gen_v12_0_15.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_15.dsp [\dsp(c_xdevicefamily="virtex7",c...]
Compiling architecture xilinx of entity mult_gen_v12_0_15.mult_gen_v12_0_15_viv [\mult_gen_v12_0_15_viv(c_verbosi...]
Compiling architecture rtl of entity floating_point_v7_1_8.fix_mult_xx [\fix_mult_xx(c_xdevicefamily="vi...]
Compiling architecture rtl of entity floating_point_v7_1_8.fix_mult [\fix_mult(c_xdevicefamily="virte...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=8,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(length=6,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=4,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=8,length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=3,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=4,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=14)\]
Compiling architecture rtl of entity floating_point_v7_1_8.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="v...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=8,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=12,length=2,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_8.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_8.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_8.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_8.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_8.flt_mult [\flt_mult(c_xdevicefamily="virte...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_8.floating_point_v7_1_8_viv [\floating_point_v7_1_8_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_8.floating_point_v7_1_8 [\floating_point_v7_1_8(c_xdevice...]
Compiling architecture design_1_floating_point_8_0_arch of entity xil_defaultlib.design_1_floating_point_8_0 [design_1_floating_point_8_0_defa...]
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.design_1_xlconstant_0_0
Compiling architecture design_1_floating_point_2_2_arch of entity xil_defaultlib.design_1_floating_point_2_2 [design_1_floating_point_2_2_defa...]
Compiling architecture design_1_floating_point_4_0_arch of entity xil_defaultlib.design_1_floating_point_4_0 [design_1_floating_point_4_0_defa...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(length=8)\]
Compiling architecture xilinx of entity floating_point_v7_1_8.floating_point_v7_1_8_viv [\floating_point_v7_1_8_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_8.floating_point_v7_1_8 [\floating_point_v7_1_8(c_xdevice...]
Compiling architecture design_1_floating_point_0_1_arch of entity xil_defaultlib.design_1_floating_point_0_1 [design_1_floating_point_0_1_defa...]
Compiling architecture design_1_floating_point_5_0_arch of entity xil_defaultlib.design_1_floating_point_5_0 [design_1_floating_point_5_0_defa...]
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.design_1_xlconstant_0_1
Compiling architecture xilinx of entity floating_point_v7_1_8.floating_point_v7_1_8_viv [\floating_point_v7_1_8_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_8.floating_point_v7_1_8 [\floating_point_v7_1_8(c_xdevice...]
Compiling architecture design_1_floating_point_3_3_arch of entity xil_defaultlib.design_1_floating_point_3_3 [design_1_floating_point_3_3_defa...]
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.design_1_util_vector_logic_0_0
Compiling module xil_defaultlib.design_1_util_vector_logic_1_0
Compiling module xil_defaultlib.design_1_util_vector_logic_2_0
Compiling module xil_defaultlib.design_1_util_vector_logic_3_0
Compiling module xil_defaultlib.design_1_util_vector_logic_4_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.ham_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ham_tb_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/win_ham/win_ham.sim/sim_1/behav/xsim/xsim.dir/ham_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/win_ham/win_ham.sim/sim_1/behav/xsim/xsim.dir/ham_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun Nov 13 11:24:16 2022. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun Nov 13 11:24:16 2022...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:53 . Memory (MB): peak = 1017.004 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '54' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/win_ham/win_ham.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ham_tb_behav -key {Behavioral:sim_1:Functional:ham_tb} -tclbatch {ham_tb.tcl} -protoinst "protoinst_files/design_1.protoinst" -view {C:/win_ham/ham_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /ham_tb/design_1_wrapper_inst/design_1_i//cordic_0/M_AXIS_DOUT
INFO: [Wavedata 42-564]   Found protocol instance at /ham_tb/design_1_wrapper_inst/design_1_i//cordic_0/S_AXIS_PHASE
INFO: [Wavedata 42-564]   Found protocol instance at /ham_tb/design_1_wrapper_inst/design_1_i//cos_cos_minus_1/M_AXIS_RESULT
INFO: [Wavedata 42-564]   Found protocol instance at /ham_tb/design_1_wrapper_inst/design_1_i//cos_cos_minus_1/S_AXIS_A
INFO: [Wavedata 42-564]   Found protocol instance at /ham_tb/design_1_wrapper_inst/design_1_i//cos_cos_mult_2/M_AXIS_RESULT
INFO: [Wavedata 42-564]   Found protocol instance at /ham_tb/design_1_wrapper_inst/design_1_i//fifo_generator_0/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /ham_tb/design_1_wrapper_inst/design_1_i//fifo_generator_0/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /ham_tb/design_1_wrapper_inst/design_1_i//fifo_generator_1/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /ham_tb/design_1_wrapper_inst/design_1_i//fifo_generator_1/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /ham_tb/design_1_wrapper_inst/design_1_i//fix_float_counter/M_AXIS_RESULT
INFO: [Wavedata 42-564]   Found protocol instance at /ham_tb/design_1_wrapper_inst/design_1_i//fix_to_float_im/M_AXIS_RESULT
INFO: [Wavedata 42-564]   Found protocol instance at /ham_tb/design_1_wrapper_inst/design_1_i//fix_to_float_re/M_AXIS_RESULT
INFO: [Wavedata 42-564]   Found protocol instance at /ham_tb/design_1_wrapper_inst/design_1_i//fixed_to_float_after_cordic/S_AXIS_A
INFO: [Wavedata 42-564]   Found protocol instance at /ham_tb/design_1_wrapper_inst/design_1_i//float_to_fix_before_cordic/M_AXIS_RESULT
INFO: [Wavedata 42-564]   Found protocol instance at /ham_tb/design_1_wrapper_inst/design_1_i//float_to_fix_before_cordic/S_AXIS_A
INFO: [Wavedata 42-564]   Found protocol instance at /ham_tb/design_1_wrapper_inst/design_1_i//im_mult/S_AXIS_B
INFO: [Wavedata 42-564]   Found protocol instance at /ham_tb/design_1_wrapper_inst/design_1_i//mult_0_46/M_AXIS_RESULT
INFO: [Wavedata 42-564]   Found protocol instance at /ham_tb/design_1_wrapper_inst/design_1_i//mult_0_46/S_AXIS_A
INFO: [Wavedata 42-564]   Found protocol instance at /ham_tb/design_1_wrapper_inst/design_1_i//mult_2PI_div_N/M_AXIS_RESULT
INFO: [Wavedata 42-564]   Found protocol instance at /ham_tb/design_1_wrapper_inst/design_1_i//mult_2PI_div_N/S_AXIS_A
INFO: [Wavedata 42-564]   Found protocol instance at /ham_tb/design_1_wrapper_inst/design_1_i//re_mult/S_AXIS_B
INFO: [Wavedata 42-564]   Found protocol instance at /ham_tb/design_1_wrapper_inst/design_1_i//subtract_0_54/S_AXIS_B
Time resolution is 1 ps
open_wave_config C:/win_ham/ham_tb_behav.wcfg
open_wave_config: Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 1028.629 ; gain = 0.000
source ham_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Begin verification of hamming windows ... 
$cos(0.000) = 0.077
$cos(0.025) = 0.077
$cos(0.049) = 0.077
$cos(0.074) = 0.078
$cos(0.099) = 0.079
$cos(0.123) = 0.080
$cos(0.148) = 0.082
$cos(0.172) = 0.084
$cos(0.197) = 0.086
$cos(0.222) = 0.088
$cos(0.246) = 0.091
$cos(0.271) = 0.094
$cos(0.296) = 0.097
$cos(0.320) = 0.100
$cos(0.345) = 0.104
$cos(0.370) = 0.108
$cos(0.394) = 0.112
$cos(0.419) = 0.117
$cos(0.444) = 0.121
$cos(0.468) = 0.126
$cos(0.493) = 0.132
$cos(0.517) = 0.137
$cos(0.542) = 0.143
$cos(0.567) = 0.149
$cos(0.591) = 0.155
$cos(0.616) = 0.162
$cos(0.641) = 0.168
$cos(0.665) = 0.175
$cos(0.690) = 0.182
$cos(0.715) = 0.190
$cos(0.739) = 0.197
$cos(0.764) = 0.205
$cos(0.788) = 0.213
$cos(0.813) = 0.221
$cos(0.838) = 0.229
$cos(0.862) = 0.238
$cos(0.887) = 0.247
$cos(0.912) = 0.256
$cos(0.936) = 0.265
$cos(0.961) = 0.274
$cos(0.986) = 0.283
$cos(1.010) = 0.293
$cos(1.035) = 0.303
$cos(1.059) = 0.312
$cos(1.084) = 0.322
$cos(1.109) = 0.333
$cos(1.133) = 0.343
$cos(1.158) = 0.353
$cos(1.183) = 0.364
$cos(1.207) = 0.374
$cos(1.232) = 0.385
$cos(1.257) = 0.396
$cos(1.281) = 0.407
$cos(1.306) = 0.417
$cos(1.331) = 0.429
$cos(1.355) = 0.440
$cos(1.380) = 0.451
$cos(1.404) = 0.462
$cos(1.429) = 0.473
$cos(1.454) = 0.484
$cos(1.478) = 0.496
$cos(1.503) = 0.507
$cos(1.528) = 0.518
$cos(1.552) = 0.530
$cos(1.577) = 0.541
$cos(1.602) = 0.553
$cos(1.626) = 0.564
$cos(1.651) = 0.575
$cos(1.675) = 0.587
$cos(1.700) = 0.598
$cos(1.725) = 0.609
$cos(1.749) = 0.620
$cos(1.774) = 0.632
$cos(1.799) = 0.643
$cos(1.823) = 0.654
$cos(1.848) = 0.665
$cos(1.873) = 0.676
$cos(1.897) = 0.686
$cos(1.922) = 0.697
$cos(1.946) = 0.708
$cos(1.971) = 0.718
$cos(1.996) = 0.729
$cos(2.020) = 0.739
$cos(2.045) = 0.749
$cos(2.070) = 0.759
$cos(2.094) = 0.769
$cos(2.119) = 0.779
$cos(2.144) = 0.789
$cos(2.168) = 0.798
$cos(2.193) = 0.807
$cos(2.218) = 0.817
$cos(2.242) = 0.826
$cos(2.267) = 0.834
$cos(2.291) = 0.843
$cos(2.316) = 0.851
$cos(2.341) = 0.860
$cos(2.365) = 0.868
$cos(2.390) = 0.876
$cos(2.415) = 0.883
$cos(2.439) = 0.891
$cos(2.464) = 0.898
$cos(2.489) = 0.905
$cos(2.513) = 0.912
$cos(2.538) = 0.918
$cos(2.562) = 0.925
$cos(2.587) = 0.931
$cos(2.612) = 0.937
$cos(2.636) = 0.942
$cos(2.661) = 0.948
$cos(2.686) = 0.953
$cos(2.710) = 0.958
$cos(2.735) = 0.962
$cos(2.760) = 0.967
$cos(2.784) = 0.971
$cos(2.809) = 0.975
$cos(2.834) = 0.978
$cos(2.858) = 0.982
$cos(2.883) = 0.985
$cos(2.907) = 0.987
$cos(2.932) = 0.990
$cos(2.957) = 0.992
$cos(2.981) = 0.994
$cos(3.006) = 0.996
$cos(3.031) = 0.997
$cos(3.055) = 0.998
$cos(3.080) = 0.999
$cos(3.105) = 1.000
$cos(3.129) = 1.000
$cos(3.154) = 1.000
$cos(3.178) = 1.000
$cos(3.203) = 0.999
$cos(3.228) = 0.998
$cos(3.252) = 0.997
$cos(3.277) = 0.996
$cos(3.302) = 0.994
$cos(3.326) = 0.992
$cos(3.351) = 0.990
$cos(3.376) = 0.987
$cos(3.400) = 0.985
$cos(3.425) = 0.982
$cos(3.449) = 0.978
$cos(3.474) = 0.975
$cos(3.499) = 0.971
$cos(3.523) = 0.967
$cos(3.548) = 0.962
$cos(3.573) = 0.958
$cos(3.597) = 0.953
$cos(3.622) = 0.948
$cos(3.647) = 0.942
$cos(3.671) = 0.937
$cos(3.696) = 0.931
$cos(3.721) = 0.925
$cos(3.745) = 0.918
$cos(3.770) = 0.912
$cos(3.794) = 0.905
$cos(3.819) = 0.898
$cos(3.844) = 0.891
$cos(3.868) = 0.883
$cos(3.893) = 0.876
$cos(3.918) = 0.868
$cos(3.942) = 0.860
$cos(3.967) = 0.852
$cos(3.992) = 0.843
$cos(4.016) = 0.834
$cos(4.041) = 0.826
$cos(4.065) = 0.817
$cos(4.090) = 0.807
$cos(4.115) = 0.798
$cos(4.139) = 0.789
$cos(4.164) = 0.779
$cos(4.189) = 0.769
$cos(4.213) = 0.759
$cos(4.238) = 0.749
$cos(4.263) = 0.739
$cos(4.287) = 0.729
$cos(4.312) = 0.718
$cos(4.337) = 0.708
$cos(4.361) = 0.697
$cos(4.386) = 0.686
$cos(4.410) = 0.676
$cos(4.435) = 0.665
$cos(4.460) = 0.654
$cos(4.484) = 0.643
$cos(4.509) = 0.632
$cos(4.534) = 0.620
$cos(4.558) = 0.609
$cos(4.583) = 0.598
$cos(4.608) = 0.587
$cos(4.632) = 0.575
$cos(4.657) = 0.564
$cos(4.681) = 0.553
$cos(4.706) = 0.541
$cos(4.731) = 0.530
$cos(4.755) = 0.519
$cos(4.780) = 0.507
$cos(4.805) = 0.496
$cos(4.829) = 0.485
$cos(4.854) = 0.473
$cos(4.879) = 0.462
$cos(4.903) = 0.451
$cos(4.928) = 0.440
$cos(4.952) = 0.429
$cos(4.977) = 0.418
$cos(5.002) = 0.407
$cos(5.026) = 0.396
$cos(5.051) = 0.385
$cos(5.076) = 0.374
$cos(5.100) = 0.364
$cos(5.125) = 0.353
$cos(5.150) = 0.343
$cos(5.174) = 0.333
$cos(5.199) = 0.323
$cos(5.224) = 0.313
$cos(5.248) = 0.303
$cos(5.273) = 0.293
$cos(5.297) = 0.283
$cos(5.322) = 0.274
$cos(5.347) = 0.265
$cos(5.371) = 0.256
$cos(5.396) = 0.247
$cos(5.421) = 0.238
$cos(5.445) = 0.230
$cos(5.470) = 0.221
$cos(5.495) = 0.213
$cos(5.519) = 0.205
$cos(5.544) = 0.197
$cos(5.568) = 0.190
$cos(5.593) = 0.182
$cos(5.618) = 0.175
$cos(5.642) = 0.168
$cos(5.667) = 0.162
$cos(5.692) = 0.155
$cos(5.716) = 0.149
$cos(5.741) = 0.143
$cos(5.766) = 0.137
$cos(5.790) = 0.132
$cos(5.815) = 0.126
$cos(5.839) = 0.121
$cos(5.864) = 0.117
$cos(5.889) = 0.112
$cos(5.913) = 0.108
$cos(5.938) = 0.104
$cos(5.963) = 0.100
$cos(5.987) = 0.097
$cos(6.012) = 0.094
$cos(6.037) = 0.091
$cos(6.061) = 0.088
$cos(6.086) = 0.086
$cos(6.111) = 0.084
$cos(6.135) = 0.082
$cos(6.160) = 0.080
$cos(6.184) = 0.079
$cos(6.209) = 0.078
$cos(6.234) = 0.077
$cos(6.258) = 0.077
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 135 ns  Iteration: 4  Process: /ham_tb/design_1_wrapper_inst/design_1_i/cos_cos_mult_2/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 135 ns  Iteration: 4  Process: /ham_tb/design_1_wrapper_inst/design_1_i/subtract_0_54/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd
xsim: Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 1079.562 ; gain = 58.621
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ham_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:29 ; elapsed = 00:01:22 . Memory (MB): peak = 1079.562 ; gain = 62.559
run 10 us
TEST PASSED
open_bd_design {C:/win_ham/win_ham.srcs/sources_1/bd/design_1/design_1.bd}
current_wave_config {ham_tb_behav.wcfg}
ham_tb_behav.wcfg
add_wave {{/ham_tb/design_1_wrapper_inst/design_1_i/mult_cos_cos}} 
current_wave_config {ham_tb_behav.wcfg}
ham_tb_behav.wcfg
add_wave {{/ham_tb/design_1_wrapper_inst/design_1_i/cos_cos_mult_2}} 
current_wave_config {ham_tb_behav.wcfg}
ham_tb_behav.wcfg
add_wave {{/ham_tb/design_1_wrapper_inst/design_1_i/cos_cos_minus_1}} 
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1305.883 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/win_ham/win_ham.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/win_ham/win_ham.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ham_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/win_ham/win_ham.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ham_tb_vlog.prj"
"xvhdl --incr --relax -prj ham_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/win_ham/win_ham.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/win_ham/win_ham.sim/sim_1/behav/xsim'
"xelab -wto 001bf106f1c34b93b7ec69f05ea72d5a --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_15 -L floating_point_v7_1_8 -L xil_defaultlib -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_13 -L c_gate_bit_v12_0_6 -L xbip_counter_v3_0_6 -L c_counter_binary_v12_0_13 -L cordic_v6_0_15 -L xlconstant_v1_1_6 -L util_vector_logic_v2_0_1 -L fifo_generator_v13_2_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ham_tb_behav xil_defaultlib.ham_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 001bf106f1c34b93b7ec69f05ea72d5a --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_15 -L floating_point_v7_1_8 -L xil_defaultlib -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_13 -L c_gate_bit_v12_0_6 -L xbip_counter_v3_0_6 -L c_counter_binary_v12_0_13 -L cordic_v6_0_15 -L xlconstant_v1_1_6 -L util_vector_logic_v2_0_1 -L fifo_generator_v13_2_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ham_tb_behav xil_defaultlib.ham_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 1305.883 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '20' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 1305.883 ; gain = 0.000
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /ham_tb/design_1_wrapper_inst/design_1_i//cordic_0/M_AXIS_DOUT
INFO: [Wavedata 42-564]   Found protocol instance at /ham_tb/design_1_wrapper_inst/design_1_i//cordic_0/S_AXIS_PHASE
INFO: [Wavedata 42-564]   Found protocol instance at /ham_tb/design_1_wrapper_inst/design_1_i//cos_cos_minus_1/M_AXIS_RESULT
INFO: [Wavedata 42-564]   Found protocol instance at /ham_tb/design_1_wrapper_inst/design_1_i//cos_cos_minus_1/S_AXIS_A
INFO: [Wavedata 42-564]   Found protocol instance at /ham_tb/design_1_wrapper_inst/design_1_i//cos_cos_mult_2/M_AXIS_RESULT
INFO: [Wavedata 42-564]   Found protocol instance at /ham_tb/design_1_wrapper_inst/design_1_i//fifo_generator_0/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /ham_tb/design_1_wrapper_inst/design_1_i//fifo_generator_0/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /ham_tb/design_1_wrapper_inst/design_1_i//fifo_generator_1/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /ham_tb/design_1_wrapper_inst/design_1_i//fifo_generator_1/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /ham_tb/design_1_wrapper_inst/design_1_i//fix_float_counter/M_AXIS_RESULT
INFO: [Wavedata 42-564]   Found protocol instance at /ham_tb/design_1_wrapper_inst/design_1_i//fix_to_float_im/M_AXIS_RESULT
INFO: [Wavedata 42-564]   Found protocol instance at /ham_tb/design_1_wrapper_inst/design_1_i//fix_to_float_re/M_AXIS_RESULT
INFO: [Wavedata 42-564]   Found protocol instance at /ham_tb/design_1_wrapper_inst/design_1_i//fixed_to_float_after_cordic/S_AXIS_A
INFO: [Wavedata 42-564]   Found protocol instance at /ham_tb/design_1_wrapper_inst/design_1_i//float_to_fix_before_cordic/M_AXIS_RESULT
INFO: [Wavedata 42-564]   Found protocol instance at /ham_tb/design_1_wrapper_inst/design_1_i//float_to_fix_before_cordic/S_AXIS_A
INFO: [Wavedata 42-564]   Found protocol instance at /ham_tb/design_1_wrapper_inst/design_1_i//im_mult/S_AXIS_B
INFO: [Wavedata 42-564]   Found protocol instance at /ham_tb/design_1_wrapper_inst/design_1_i//mult_0_46/M_AXIS_RESULT
INFO: [Wavedata 42-564]   Found protocol instance at /ham_tb/design_1_wrapper_inst/design_1_i//mult_0_46/S_AXIS_A
INFO: [Wavedata 42-564]   Found protocol instance at /ham_tb/design_1_wrapper_inst/design_1_i//mult_2PI_div_N/M_AXIS_RESULT
INFO: [Wavedata 42-564]   Found protocol instance at /ham_tb/design_1_wrapper_inst/design_1_i//mult_2PI_div_N/S_AXIS_A
INFO: [Wavedata 42-564]   Found protocol instance at /ham_tb/design_1_wrapper_inst/design_1_i//re_mult/S_AXIS_B
INFO: [Wavedata 42-564]   Found protocol instance at /ham_tb/design_1_wrapper_inst/design_1_i//subtract_0_54/S_AXIS_B
Time resolution is 1 ps
Begin verification of hamming windows ... 
$cos(0.000) = 0.077
$cos(0.025) = 0.077
$cos(0.049) = 0.077
$cos(0.074) = 0.078
$cos(0.099) = 0.079
$cos(0.123) = 0.080
$cos(0.148) = 0.082
$cos(0.172) = 0.084
$cos(0.197) = 0.086
$cos(0.222) = 0.088
$cos(0.246) = 0.091
$cos(0.271) = 0.094
$cos(0.296) = 0.097
$cos(0.320) = 0.100
$cos(0.345) = 0.104
$cos(0.370) = 0.108
$cos(0.394) = 0.112
$cos(0.419) = 0.117
$cos(0.444) = 0.121
$cos(0.468) = 0.126
$cos(0.493) = 0.132
$cos(0.517) = 0.137
$cos(0.542) = 0.143
$cos(0.567) = 0.149
$cos(0.591) = 0.155
$cos(0.616) = 0.162
$cos(0.641) = 0.168
$cos(0.665) = 0.175
$cos(0.690) = 0.182
$cos(0.715) = 0.190
$cos(0.739) = 0.197
$cos(0.764) = 0.205
$cos(0.788) = 0.213
$cos(0.813) = 0.221
$cos(0.838) = 0.229
$cos(0.862) = 0.238
$cos(0.887) = 0.247
$cos(0.912) = 0.256
$cos(0.936) = 0.265
$cos(0.961) = 0.274
$cos(0.986) = 0.283
$cos(1.010) = 0.293
$cos(1.035) = 0.303
$cos(1.059) = 0.312
$cos(1.084) = 0.322
$cos(1.109) = 0.333
$cos(1.133) = 0.343
$cos(1.158) = 0.353
$cos(1.183) = 0.364
$cos(1.207) = 0.374
$cos(1.232) = 0.385
$cos(1.257) = 0.396
$cos(1.281) = 0.407
$cos(1.306) = 0.417
$cos(1.331) = 0.429
$cos(1.355) = 0.440
$cos(1.380) = 0.451
$cos(1.404) = 0.462
$cos(1.429) = 0.473
$cos(1.454) = 0.484
$cos(1.478) = 0.496
$cos(1.503) = 0.507
$cos(1.528) = 0.518
$cos(1.552) = 0.530
$cos(1.577) = 0.541
$cos(1.602) = 0.553
$cos(1.626) = 0.564
$cos(1.651) = 0.575
$cos(1.675) = 0.587
$cos(1.700) = 0.598
$cos(1.725) = 0.609
$cos(1.749) = 0.620
$cos(1.774) = 0.632
$cos(1.799) = 0.643
$cos(1.823) = 0.654
$cos(1.848) = 0.665
$cos(1.873) = 0.676
$cos(1.897) = 0.686
$cos(1.922) = 0.697
$cos(1.946) = 0.708
$cos(1.971) = 0.718
$cos(1.996) = 0.729
$cos(2.020) = 0.739
$cos(2.045) = 0.749
$cos(2.070) = 0.759
$cos(2.094) = 0.769
$cos(2.119) = 0.779
$cos(2.144) = 0.789
$cos(2.168) = 0.798
$cos(2.193) = 0.807
$cos(2.218) = 0.817
$cos(2.242) = 0.826
$cos(2.267) = 0.834
$cos(2.291) = 0.843
$cos(2.316) = 0.851
$cos(2.341) = 0.860
$cos(2.365) = 0.868
$cos(2.390) = 0.876
$cos(2.415) = 0.883
$cos(2.439) = 0.891
$cos(2.464) = 0.898
$cos(2.489) = 0.905
$cos(2.513) = 0.912
$cos(2.538) = 0.918
$cos(2.562) = 0.925
$cos(2.587) = 0.931
$cos(2.612) = 0.937
$cos(2.636) = 0.942
$cos(2.661) = 0.948
$cos(2.686) = 0.953
$cos(2.710) = 0.958
$cos(2.735) = 0.962
$cos(2.760) = 0.967
$cos(2.784) = 0.971
$cos(2.809) = 0.975
$cos(2.834) = 0.978
$cos(2.858) = 0.982
$cos(2.883) = 0.985
$cos(2.907) = 0.987
$cos(2.932) = 0.990
$cos(2.957) = 0.992
$cos(2.981) = 0.994
$cos(3.006) = 0.996
$cos(3.031) = 0.997
$cos(3.055) = 0.998
$cos(3.080) = 0.999
$cos(3.105) = 1.000
$cos(3.129) = 1.000
$cos(3.154) = 1.000
$cos(3.178) = 1.000
$cos(3.203) = 0.999
$cos(3.228) = 0.998
$cos(3.252) = 0.997
$cos(3.277) = 0.996
$cos(3.302) = 0.994
$cos(3.326) = 0.992
$cos(3.351) = 0.990
$cos(3.376) = 0.987
$cos(3.400) = 0.985
$cos(3.425) = 0.982
$cos(3.449) = 0.978
$cos(3.474) = 0.975
$cos(3.499) = 0.971
$cos(3.523) = 0.967
$cos(3.548) = 0.962
$cos(3.573) = 0.958
$cos(3.597) = 0.953
$cos(3.622) = 0.948
$cos(3.647) = 0.942
$cos(3.671) = 0.937
$cos(3.696) = 0.931
$cos(3.721) = 0.925
$cos(3.745) = 0.918
$cos(3.770) = 0.912
$cos(3.794) = 0.905
$cos(3.819) = 0.898
$cos(3.844) = 0.891
$cos(3.868) = 0.883
$cos(3.893) = 0.876
$cos(3.918) = 0.868
$cos(3.942) = 0.860
$cos(3.967) = 0.852
$cos(3.992) = 0.843
$cos(4.016) = 0.834
$cos(4.041) = 0.826
$cos(4.065) = 0.817
$cos(4.090) = 0.807
$cos(4.115) = 0.798
$cos(4.139) = 0.789
$cos(4.164) = 0.779
$cos(4.189) = 0.769
$cos(4.213) = 0.759
$cos(4.238) = 0.749
$cos(4.263) = 0.739
$cos(4.287) = 0.729
$cos(4.312) = 0.718
$cos(4.337) = 0.708
$cos(4.361) = 0.697
$cos(4.386) = 0.686
$cos(4.410) = 0.676
$cos(4.435) = 0.665
$cos(4.460) = 0.654
$cos(4.484) = 0.643
$cos(4.509) = 0.632
$cos(4.534) = 0.620
$cos(4.558) = 0.609
$cos(4.583) = 0.598
$cos(4.608) = 0.587
$cos(4.632) = 0.575
$cos(4.657) = 0.564
$cos(4.681) = 0.553
$cos(4.706) = 0.541
$cos(4.731) = 0.530
$cos(4.755) = 0.519
$cos(4.780) = 0.507
$cos(4.805) = 0.496
$cos(4.829) = 0.485
$cos(4.854) = 0.473
$cos(4.879) = 0.462
$cos(4.903) = 0.451
$cos(4.928) = 0.440
$cos(4.952) = 0.429
$cos(4.977) = 0.418
$cos(5.002) = 0.407
$cos(5.026) = 0.396
$cos(5.051) = 0.385
$cos(5.076) = 0.374
$cos(5.100) = 0.364
$cos(5.125) = 0.353
$cos(5.150) = 0.343
$cos(5.174) = 0.333
$cos(5.199) = 0.323
$cos(5.224) = 0.313
$cos(5.248) = 0.303
$cos(5.273) = 0.293
$cos(5.297) = 0.283
$cos(5.322) = 0.274
$cos(5.347) = 0.265
$cos(5.371) = 0.256
$cos(5.396) = 0.247
$cos(5.421) = 0.238
$cos(5.445) = 0.230
$cos(5.470) = 0.221
$cos(5.495) = 0.213
$cos(5.519) = 0.205
$cos(5.544) = 0.197
$cos(5.568) = 0.190
$cos(5.593) = 0.182
$cos(5.618) = 0.175
$cos(5.642) = 0.168
$cos(5.667) = 0.162
$cos(5.692) = 0.155
$cos(5.716) = 0.149
$cos(5.741) = 0.143
$cos(5.766) = 0.137
$cos(5.790) = 0.132
$cos(5.815) = 0.126
$cos(5.839) = 0.121
$cos(5.864) = 0.117
$cos(5.889) = 0.112
$cos(5.913) = 0.108
$cos(5.938) = 0.104
$cos(5.963) = 0.100
$cos(5.987) = 0.097
$cos(6.012) = 0.094
$cos(6.037) = 0.091
$cos(6.061) = 0.088
$cos(6.086) = 0.086
$cos(6.111) = 0.084
$cos(6.135) = 0.082
$cos(6.160) = 0.080
$cos(6.184) = 0.079
$cos(6.209) = 0.078
$cos(6.234) = 0.077
$cos(6.258) = 0.077
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 135 ns  Iteration: 4  Process: /ham_tb/design_1_wrapper_inst/design_1_i/cos_cos_mult_2/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 135 ns  Iteration: 4  Process: /ham_tb/design_1_wrapper_inst/design_1_i/subtract_0_54/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd
relaunch_xsim_kernel: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1305.883 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:19 ; elapsed = 00:00:48 . Memory (MB): peak = 1305.883 ; gain = 0.000
run 10 us
TEST PASSED
save_wave_config {C:/win_ham/ham_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
regenerate_bd_layout
save_bd_design
Wrote  : <C:/win_ham/win_ham.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
exit
INFO: [Common 17-206] Exiting Vivado at Sun Nov 13 11:43:26 2022...
