

================================================================
== Vivado HLS Report for 'avgpool'
================================================================
* Date:           Sat Dec 15 03:40:54 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        acceleartor_hls_padding
* Solution:       naive
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.66|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  30209|  30209|  30209|  30209|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |                 |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1         |  30208|  30208|        59|          -|          -|   512|    no    |
        | + Loop 1.1      |     56|     56|        14|          -|          -|     4|    no    |
        |  ++ Loop 1.1.1  |     12|     12|         3|          -|          -|     4|    no    |
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|     273|    174|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     90|
|Register         |        -|      -|     103|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     376|    264|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+----+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+----+----+------------+------------+
    |co_25_fu_143_p2           |     +    |      0|  35|  15|          10|           1|
    |h_24_fu_171_p2            |     +    |      0|  14|   9|           3|           1|
    |p_Val2_110_fu_248_p2      |     +    |      0|  32|  14|           9|           9|
    |p_Val2_111_fu_262_p2      |     +    |      0|  29|  13|           8|           8|
    |tmp_364_fu_181_p2         |     +    |      0|  44|  18|          13|          13|
    |tmp_365_fu_230_p2         |     +    |      0|  50|  20|          15|          15|
    |w_24_fu_220_p2            |     +    |      0|  14|   9|           3|           1|
    |p_neg_fu_198_p2           |     -    |      0|  32|  14|           1|           9|
    |p_neg_t_fu_333_p2         |     -    |      0|  23|  11|           1|           6|
    |underflow_fu_281_p2       |    and   |      0|   0|   2|           1|           1|
    |exitcond7_fu_137_p2       |   icmp   |      0|   0|   6|          10|          11|
    |exitcond8_fu_165_p2       |   icmp   |      0|   0|   2|           3|           4|
    |exitcond_fu_214_p2        |   icmp   |      0|   0|   2|           3|           4|
    |brmerge_fu_295_p2         |    or    |      0|   0|   2|           1|           1|
    |p_Val2_118_mux_fu_300_p3  |  select  |      0|   0|   8|           1|           7|
    |p_Val2_1_fu_307_p3        |  select  |      0|   0|   9|           1|           9|
    |sum_V_fu_314_p3           |  select  |      0|   0|   8|           1|           8|
    |tmp_15_fu_357_p3          |  select  |      0|   0|   6|           1|           6|
    |brmerge_i_i_i_fu_286_p2   |    xor   |      0|   0|   2|           1|           1|
    |isneg_not_fu_290_p2       |    xor   |      0|   0|   2|           1|           2|
    |tmp_224_fu_276_p2         |    xor   |      0|   0|   2|           1|           2|
    +--------------------------+----------+-------+----+----+------------+------------+
    |Total                     |          |      0| 273| 174|          88|         119|
    +--------------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  45|          8|    1|          8|
    |co_reg_80           |   9|          2|   10|         20|
    |h_reg_103           |   9|          2|    3|          6|
    |p_Val2_108_reg_114  |   9|          2|    8|         16|
    |p_Val2_s_reg_91     |   9|          2|    8|         16|
    |w_reg_126           |   9|          2|    3|          6|
    +--------------------+----+-----------+-----+-----------+
    |Total               |  90|         18|   33|         72|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |ap_CS_fsm             |   7|   0|    7|          0|
    |co_25_reg_373         |  10|   0|   10|          0|
    |co_reg_80             |  10|   0|   10|          0|
    |h_24_reg_391          |   3|   0|    3|          0|
    |h_reg_103             |   3|   0|    3|          0|
    |isneg_reg_419         |   1|   0|    1|          0|
    |newsignbit_reg_432    |   1|   0|    1|          0|
    |p_Val2_108_reg_114    |   8|   0|    8|          0|
    |p_Val2_111_reg_426    |   8|   0|    8|          0|
    |p_Val2_s_reg_91       |   8|   0|    8|          0|
    |tmp_363_reg_401       |   5|   0|    5|          0|
    |tmp_460_cast_reg_383  |  10|   0|   13|          3|
    |tmp_464_cast_reg_396  |  13|   0|   15|          2|
    |tmp_reg_378           |  10|   0|   64|         54|
    |w_24_reg_409          |   3|   0|    3|          0|
    |w_reg_126             |   3|   0|    3|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 | 103|   0|  162|         59|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+--------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-----------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_hs |       avgpool      | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs |       avgpool      | return value |
|ap_start                     |  in |    1| ap_ctrl_hs |       avgpool      | return value |
|ap_done                      | out |    1| ap_ctrl_hs |       avgpool      | return value |
|ap_idle                      | out |    1| ap_ctrl_hs |       avgpool      | return value |
|ap_ready                     | out |    1| ap_ctrl_hs |       avgpool      | return value |
|output_V_address0            | out |    9|  ap_memory |      output_V      |     array    |
|output_V_ce0                 | out |    1|  ap_memory |      output_V      |     array    |
|output_V_we0                 | out |    1|  ap_memory |      output_V      |     array    |
|output_V_d0                  | out |    8|  ap_memory |      output_V      |     array    |
|conv_last_output_V_address0  | out |   13|  ap_memory | conv_last_output_V |     array    |
|conv_last_output_V_ce0       | out |    1|  ap_memory | conv_last_output_V |     array    |
|conv_last_output_V_q0        |  in |    8|  ap_memory | conv_last_output_V |     array    |
+-----------------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 7
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond7)
3 --> 
	7  / (exitcond8)
	4  / (!exitcond8)
4 --> 
	5  / (!exitcond)
	3  / (exitcond)
5 --> 
	6  / true
6 --> 
	4  / true
7 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_8 (3)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:662
:0  br label %1


 <State 2>: 3.02ns
ST_2: co (5)  [1/1] 0.00ns
:0  %co = phi i10 [ 0, %0 ], [ %co_25, %_ifconv1 ]

ST_2: exitcond7 (6)  [1/1] 3.02ns  loc: acceleartor_hls_padding/components.cpp:662
:1  %exitcond7 = icmp eq i10 %co, -512

ST_2: empty (7)  [1/1] 0.00ns
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)

ST_2: co_25 (8)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:662
:3  %co_25 = add i10 %co, 1

ST_2: StgValue_13 (9)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:662
:4  br i1 %exitcond7, label %2, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i

ST_2: tmp (11)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:666
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:0  %tmp = zext i10 %co to i64

ST_2: tmp_s (12)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:662
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:1  %tmp_s = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %co, i2 0)

ST_2: tmp_460_cast (13)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:664
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:2  %tmp_460_cast = zext i12 %tmp_s to i13

ST_2: StgValue_17 (14)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:664
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:3  br label %.loopexit

ST_2: StgValue_18 (73)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:671
:0  ret void


 <State 3>: 2.33ns
ST_3: p_Val2_s (16)  [1/1] 0.00ns
.loopexit:0  %p_Val2_s = phi i8 [ 0, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i ], [ %p_Val2_108, %.loopexit.loopexit ]

ST_3: h (17)  [1/1] 0.00ns
.loopexit:1  %h = phi i3 [ 0, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i ], [ %h_24, %.loopexit.loopexit ]

ST_3: exitcond8 (18)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:664
.loopexit:2  %exitcond8 = icmp eq i3 %h, -4

ST_3: empty_103 (19)  [1/1] 0.00ns
.loopexit:3  %empty_103 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_3: h_24 (20)  [1/1] 2.26ns  loc: acceleartor_hls_padding/components.cpp:664
.loopexit:4  %h_24 = add i3 %h, 1

ST_3: StgValue_24 (21)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:664
.loopexit:5  br i1 %exitcond8, label %_ifconv1, label %.preheader.preheader

ST_3: tmp_cast (23)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:666
.preheader.preheader:0  %tmp_cast = zext i3 %h to i13

ST_3: tmp_364 (24)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:666
.preheader.preheader:1  %tmp_364 = add i13 %tmp_cast, %tmp_460_cast

ST_3: tmp_464_cast (25)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:665
.preheader.preheader:2  %tmp_464_cast = call i15 @_ssdm_op_BitConcatenate.i15.i13.i2(i13 %tmp_364, i2 0)

ST_3: StgValue_28 (26)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:665
.preheader.preheader:3  br label %.preheader

ST_3: tmp_tr (58)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:669
_ifconv1:0  %tmp_tr = sext i8 %p_Val2_s to i9

ST_3: p_neg (60)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:669
_ifconv1:2  %p_neg = sub i9 0, %tmp_tr

ST_3: tmp_363 (61)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:669
_ifconv1:3  %tmp_363 = call i5 @_ssdm_op_PartSelect.i5.i9.i32.i32(i9 %p_neg, i32 4, i32 8)


 <State 4>: 5.61ns
ST_4: p_Val2_108 (28)  [1/1] 0.00ns
.preheader:0  %p_Val2_108 = phi i8 [ %p_Val2_s, %.preheader.preheader ], [ %sum_V, %_ifconv ]

ST_4: w (29)  [1/1] 0.00ns
.preheader:1  %w = phi i3 [ 0, %.preheader.preheader ], [ %w_24, %_ifconv ]

ST_4: exitcond (30)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:665
.preheader:2  %exitcond = icmp eq i3 %w, -4

ST_4: empty_104 (31)  [1/1] 0.00ns
.preheader:3  %empty_104 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_4: w_24 (32)  [1/1] 2.26ns  loc: acceleartor_hls_padding/components.cpp:665
.preheader:4  %w_24 = add i3 %w, 1

ST_4: StgValue_37 (33)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:665
.preheader:5  br i1 %exitcond, label %.loopexit.loopexit, label %_ifconv

ST_4: tmp_221_cast (35)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:666
_ifconv:0  %tmp_221_cast = zext i3 %w to i15

ST_4: tmp_365 (36)  [1/1] 2.35ns  loc: acceleartor_hls_padding/components.cpp:666
_ifconv:1  %tmp_365 = add i15 %tmp_464_cast, %tmp_221_cast

ST_4: tmp_465_cast (37)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:666
_ifconv:2  %tmp_465_cast = zext i15 %tmp_365 to i64

ST_4: conv_last_output_V_a (38)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:666
_ifconv:3  %conv_last_output_V_a = getelementptr [8192 x i8]* @conv_last_output_V, i64 0, i64 %tmp_465_cast

ST_4: p_Val2_109 (40)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:666
_ifconv:5  %p_Val2_109 = load i8* %conv_last_output_V_a, align 1

ST_4: StgValue_43 (56)  [1/1] 0.00ns
.loopexit.loopexit:0  br label %.loopexit


 <State 5>: 5.57ns
ST_5: tmp_222 (39)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:666
_ifconv:4  %tmp_222 = sext i8 %p_Val2_108 to i9

ST_5: p_Val2_109 (40)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:666
_ifconv:5  %p_Val2_109 = load i8* %conv_last_output_V_a, align 1

ST_5: tmp_223 (41)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:666
_ifconv:6  %tmp_223 = sext i8 %p_Val2_109 to i9

ST_5: p_Val2_110 (42)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:666
_ifconv:7  %p_Val2_110 = add i9 %tmp_222, %tmp_223

ST_5: isneg (43)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:666
_ifconv:8  %isneg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %p_Val2_110, i32 8)

ST_5: p_Val2_111 (44)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:666
_ifconv:9  %p_Val2_111 = add i8 %p_Val2_108, %p_Val2_109

ST_5: newsignbit (45)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:666
_ifconv:10  %newsignbit = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_111, i32 7)


 <State 6>: 4.14ns
ST_6: tmp_224 (46)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:666 (grouped into LUT with out node p_Val2_1)
_ifconv:11  %tmp_224 = xor i1 %newsignbit, true

ST_6: underflow (47)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:666 (grouped into LUT with out node p_Val2_1)
_ifconv:12  %underflow = and i1 %isneg, %tmp_224

ST_6: brmerge_i_i_i (48)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:666 (grouped into LUT with out node sum_V)
_ifconv:13  %brmerge_i_i_i = xor i1 %isneg, %newsignbit

ST_6: isneg_not (49)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:666 (grouped into LUT with out node sum_V)
_ifconv:14  %isneg_not = xor i1 %isneg, true

ST_6: brmerge (50)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:666 (grouped into LUT with out node sum_V)
_ifconv:15  %brmerge = or i1 %newsignbit, %isneg_not

ST_6: p_Val2_118_mux (51)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:666 (grouped into LUT with out node sum_V)
_ifconv:16  %p_Val2_118_mux = select i1 %brmerge_i_i_i, i8 127, i8 %p_Val2_111

ST_6: p_Val2_1 (52)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:666 (out node of the LUT)
_ifconv:17  %p_Val2_1 = select i1 %underflow, i8 -128, i8 %p_Val2_111

ST_6: sum_V (53)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:666 (out node of the LUT)
_ifconv:18  %sum_V = select i1 %brmerge, i8 %p_Val2_118_mux, i8 %p_Val2_1

ST_6: StgValue_59 (54)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:665
_ifconv:19  br label %.preheader


 <State 7>: 7.66ns
ST_7: tmp_310 (59)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:669
_ifconv1:1  %tmp_310 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_s, i32 7)

ST_7: p_lshr_cast (62)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:669
_ifconv1:4  %p_lshr_cast = zext i5 %tmp_363 to i6

ST_7: p_neg_t (63)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:669
_ifconv1:5  %p_neg_t = sub i6 0, %p_lshr_cast

ST_7: tmp_13 (64)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:669
_ifconv1:6  %tmp_13 = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %p_Val2_s, i32 4, i32 7)

ST_7: tmp_14 (65)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:669
_ifconv1:7  %tmp_14 = sext i4 %tmp_13 to i5

ST_7: p_lshr_f_cast (66)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:669
_ifconv1:8  %p_lshr_f_cast = zext i5 %tmp_14 to i6

ST_7: tmp_15 (67)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:669
_ifconv1:9  %tmp_15 = select i1 %tmp_310, i6 %p_neg_t, i6 %p_lshr_f_cast

ST_7: p_Val2_107 (68)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:669
_ifconv1:10  %p_Val2_107 = sext i6 %tmp_15 to i8

ST_7: output_V_addr (69)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:669
_ifconv1:11  %output_V_addr = getelementptr [512 x i8]* %output_V, i64 0, i64 %tmp

ST_7: StgValue_69 (70)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:669
_ifconv1:12  store i8 %p_Val2_107, i8* %output_V_addr, align 1

ST_7: StgValue_70 (71)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:662
_ifconv1:13  br label %1



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ output_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv_last_output_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_8           (br               ) [ 01111111]
co                   (phi              ) [ 00100000]
exitcond7            (icmp             ) [ 00111111]
empty                (speclooptripcount) [ 00000000]
co_25                (add              ) [ 01111111]
StgValue_13          (br               ) [ 00000000]
tmp                  (zext             ) [ 00011111]
tmp_s                (bitconcatenate   ) [ 00000000]
tmp_460_cast         (zext             ) [ 00011110]
StgValue_17          (br               ) [ 00111111]
StgValue_18          (ret              ) [ 00000000]
p_Val2_s             (phi              ) [ 00011111]
h                    (phi              ) [ 00010000]
exitcond8            (icmp             ) [ 00111111]
empty_103            (speclooptripcount) [ 00000000]
h_24                 (add              ) [ 00111111]
StgValue_24          (br               ) [ 00000000]
tmp_cast             (zext             ) [ 00000000]
tmp_364              (add              ) [ 00000000]
tmp_464_cast         (bitconcatenate   ) [ 00001110]
StgValue_28          (br               ) [ 00111111]
tmp_tr               (sext             ) [ 00000000]
p_neg                (sub              ) [ 00000000]
tmp_363              (partselect       ) [ 00000001]
p_Val2_108           (phi              ) [ 00111101]
w                    (phi              ) [ 00001000]
exitcond             (icmp             ) [ 00111111]
empty_104            (speclooptripcount) [ 00000000]
w_24                 (add              ) [ 00111111]
StgValue_37          (br               ) [ 00000000]
tmp_221_cast         (zext             ) [ 00000000]
tmp_365              (add              ) [ 00000000]
tmp_465_cast         (zext             ) [ 00000000]
conv_last_output_V_a (getelementptr    ) [ 00000100]
StgValue_43          (br               ) [ 00111111]
tmp_222              (sext             ) [ 00000000]
p_Val2_109           (load             ) [ 00000000]
tmp_223              (sext             ) [ 00000000]
p_Val2_110           (add              ) [ 00000000]
isneg                (bitselect        ) [ 00000010]
p_Val2_111           (add              ) [ 00000010]
newsignbit           (bitselect        ) [ 00000010]
tmp_224              (xor              ) [ 00000000]
underflow            (and              ) [ 00000000]
brmerge_i_i_i        (xor              ) [ 00000000]
isneg_not            (xor              ) [ 00000000]
brmerge              (or               ) [ 00000000]
p_Val2_118_mux       (select           ) [ 00000000]
p_Val2_1             (select           ) [ 00000000]
sum_V                (select           ) [ 00111111]
StgValue_59          (br               ) [ 00111111]
tmp_310              (bitselect        ) [ 00000000]
p_lshr_cast          (zext             ) [ 00000000]
p_neg_t              (sub              ) [ 00000000]
tmp_13               (partselect       ) [ 00000000]
tmp_14               (sext             ) [ 00000000]
p_lshr_f_cast        (zext             ) [ 00000000]
tmp_15               (select           ) [ 00000000]
p_Val2_107           (sext             ) [ 00000000]
output_V_addr        (getelementptr    ) [ 00000000]
StgValue_69          (store            ) [ 00000000]
StgValue_70          (br               ) [ 01111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="output_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv_last_output_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_last_output_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i10.i2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i13.i2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="conv_last_output_V_a_gep_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="8" slack="0"/>
<pin id="58" dir="0" index="1" bw="1" slack="0"/>
<pin id="59" dir="0" index="2" bw="15" slack="0"/>
<pin id="60" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_last_output_V_a/4 "/>
</bind>
</comp>

<comp id="63" class="1004" name="grp_access_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="13" slack="0"/>
<pin id="65" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="66" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_109/4 "/>
</bind>
</comp>

<comp id="68" class="1004" name="output_V_addr_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="8" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="10" slack="2"/>
<pin id="72" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_V_addr/7 "/>
</bind>
</comp>

<comp id="75" class="1004" name="StgValue_69_access_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="9" slack="0"/>
<pin id="77" dir="0" index="1" bw="8" slack="0"/>
<pin id="78" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_69/7 "/>
</bind>
</comp>

<comp id="80" class="1005" name="co_reg_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="10" slack="1"/>
<pin id="82" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="co (phireg) "/>
</bind>
</comp>

<comp id="84" class="1004" name="co_phi_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="1"/>
<pin id="86" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="87" dir="0" index="2" bw="10" slack="0"/>
<pin id="88" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="89" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="co/2 "/>
</bind>
</comp>

<comp id="91" class="1005" name="p_Val2_s_reg_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="8" slack="1"/>
<pin id="93" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="95" class="1004" name="p_Val2_s_phi_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="1" slack="1"/>
<pin id="97" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="98" dir="0" index="2" bw="8" slack="1"/>
<pin id="99" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="100" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/3 "/>
</bind>
</comp>

<comp id="103" class="1005" name="h_reg_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="3" slack="1"/>
<pin id="105" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="h (phireg) "/>
</bind>
</comp>

<comp id="107" class="1004" name="h_phi_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="1" slack="1"/>
<pin id="109" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="110" dir="0" index="2" bw="3" slack="0"/>
<pin id="111" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h/3 "/>
</bind>
</comp>

<comp id="114" class="1005" name="p_Val2_108_reg_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="8" slack="1"/>
<pin id="116" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_108 (phireg) "/>
</bind>
</comp>

<comp id="118" class="1004" name="p_Val2_108_phi_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="8" slack="1"/>
<pin id="120" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="121" dir="0" index="2" bw="8" slack="1"/>
<pin id="122" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="123" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_108/4 "/>
</bind>
</comp>

<comp id="126" class="1005" name="w_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="3" slack="1"/>
<pin id="128" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="w (phireg) "/>
</bind>
</comp>

<comp id="130" class="1004" name="w_phi_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="1"/>
<pin id="132" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="133" dir="0" index="2" bw="3" slack="0"/>
<pin id="134" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w/4 "/>
</bind>
</comp>

<comp id="137" class="1004" name="exitcond7_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="10" slack="0"/>
<pin id="139" dir="0" index="1" bw="10" slack="0"/>
<pin id="140" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond7/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="co_25_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="10" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="co_25/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="tmp_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="10" slack="0"/>
<pin id="151" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="tmp_s_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="12" slack="0"/>
<pin id="155" dir="0" index="1" bw="10" slack="0"/>
<pin id="156" dir="0" index="2" bw="1" slack="0"/>
<pin id="157" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="tmp_460_cast_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="12" slack="0"/>
<pin id="163" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_460_cast/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="exitcond8_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="3" slack="0"/>
<pin id="167" dir="0" index="1" bw="3" slack="0"/>
<pin id="168" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond8/3 "/>
</bind>
</comp>

<comp id="171" class="1004" name="h_24_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="3" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="h_24/3 "/>
</bind>
</comp>

<comp id="177" class="1004" name="tmp_cast_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="3" slack="0"/>
<pin id="179" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/3 "/>
</bind>
</comp>

<comp id="181" class="1004" name="tmp_364_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="3" slack="0"/>
<pin id="183" dir="0" index="1" bw="12" slack="1"/>
<pin id="184" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_364/3 "/>
</bind>
</comp>

<comp id="186" class="1004" name="tmp_464_cast_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="15" slack="0"/>
<pin id="188" dir="0" index="1" bw="13" slack="0"/>
<pin id="189" dir="0" index="2" bw="1" slack="0"/>
<pin id="190" dir="1" index="3" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_464_cast/3 "/>
</bind>
</comp>

<comp id="194" class="1004" name="tmp_tr_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="8" slack="0"/>
<pin id="196" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_tr/3 "/>
</bind>
</comp>

<comp id="198" class="1004" name="p_neg_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="0" index="1" bw="8" slack="0"/>
<pin id="201" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_neg/3 "/>
</bind>
</comp>

<comp id="204" class="1004" name="tmp_363_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="5" slack="0"/>
<pin id="206" dir="0" index="1" bw="9" slack="0"/>
<pin id="207" dir="0" index="2" bw="4" slack="0"/>
<pin id="208" dir="0" index="3" bw="5" slack="0"/>
<pin id="209" dir="1" index="4" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_363/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="exitcond_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="3" slack="0"/>
<pin id="216" dir="0" index="1" bw="3" slack="0"/>
<pin id="217" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/4 "/>
</bind>
</comp>

<comp id="220" class="1004" name="w_24_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="3" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="w_24/4 "/>
</bind>
</comp>

<comp id="226" class="1004" name="tmp_221_cast_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="3" slack="0"/>
<pin id="228" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_221_cast/4 "/>
</bind>
</comp>

<comp id="230" class="1004" name="tmp_365_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="15" slack="1"/>
<pin id="232" dir="0" index="1" bw="3" slack="0"/>
<pin id="233" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_365/4 "/>
</bind>
</comp>

<comp id="235" class="1004" name="tmp_465_cast_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="15" slack="0"/>
<pin id="237" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_465_cast/4 "/>
</bind>
</comp>

<comp id="240" class="1004" name="tmp_222_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="8" slack="1"/>
<pin id="242" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_222/5 "/>
</bind>
</comp>

<comp id="244" class="1004" name="tmp_223_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="8" slack="0"/>
<pin id="246" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_223/5 "/>
</bind>
</comp>

<comp id="248" class="1004" name="p_Val2_110_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="8" slack="0"/>
<pin id="250" dir="0" index="1" bw="8" slack="0"/>
<pin id="251" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_110/5 "/>
</bind>
</comp>

<comp id="254" class="1004" name="isneg_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="0" index="1" bw="9" slack="0"/>
<pin id="257" dir="0" index="2" bw="5" slack="0"/>
<pin id="258" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isneg/5 "/>
</bind>
</comp>

<comp id="262" class="1004" name="p_Val2_111_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="8" slack="1"/>
<pin id="264" dir="0" index="1" bw="8" slack="0"/>
<pin id="265" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_111/5 "/>
</bind>
</comp>

<comp id="268" class="1004" name="newsignbit_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="0" index="1" bw="8" slack="0"/>
<pin id="271" dir="0" index="2" bw="4" slack="0"/>
<pin id="272" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="newsignbit/5 "/>
</bind>
</comp>

<comp id="276" class="1004" name="tmp_224_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="1"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_224/6 "/>
</bind>
</comp>

<comp id="281" class="1004" name="underflow_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="1"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow/6 "/>
</bind>
</comp>

<comp id="286" class="1004" name="brmerge_i_i_i_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="1"/>
<pin id="288" dir="0" index="1" bw="1" slack="1"/>
<pin id="289" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="brmerge_i_i_i/6 "/>
</bind>
</comp>

<comp id="290" class="1004" name="isneg_not_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="1"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="isneg_not/6 "/>
</bind>
</comp>

<comp id="295" class="1004" name="brmerge_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="1"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge/6 "/>
</bind>
</comp>

<comp id="300" class="1004" name="p_Val2_118_mux_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="0"/>
<pin id="302" dir="0" index="1" bw="8" slack="0"/>
<pin id="303" dir="0" index="2" bw="8" slack="1"/>
<pin id="304" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_118_mux/6 "/>
</bind>
</comp>

<comp id="307" class="1004" name="p_Val2_1_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="0"/>
<pin id="309" dir="0" index="1" bw="8" slack="0"/>
<pin id="310" dir="0" index="2" bw="8" slack="1"/>
<pin id="311" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_1/6 "/>
</bind>
</comp>

<comp id="314" class="1004" name="sum_V_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="0"/>
<pin id="316" dir="0" index="1" bw="8" slack="0"/>
<pin id="317" dir="0" index="2" bw="8" slack="0"/>
<pin id="318" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sum_V/6 "/>
</bind>
</comp>

<comp id="322" class="1004" name="tmp_310_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="0"/>
<pin id="324" dir="0" index="1" bw="8" slack="1"/>
<pin id="325" dir="0" index="2" bw="4" slack="0"/>
<pin id="326" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_310/7 "/>
</bind>
</comp>

<comp id="330" class="1004" name="p_lshr_cast_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="5" slack="1"/>
<pin id="332" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_lshr_cast/7 "/>
</bind>
</comp>

<comp id="333" class="1004" name="p_neg_t_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1" slack="0"/>
<pin id="335" dir="0" index="1" bw="5" slack="0"/>
<pin id="336" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_neg_t/7 "/>
</bind>
</comp>

<comp id="339" class="1004" name="tmp_13_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="4" slack="0"/>
<pin id="341" dir="0" index="1" bw="8" slack="1"/>
<pin id="342" dir="0" index="2" bw="4" slack="0"/>
<pin id="343" dir="0" index="3" bw="4" slack="0"/>
<pin id="344" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_13/7 "/>
</bind>
</comp>

<comp id="349" class="1004" name="tmp_14_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="4" slack="0"/>
<pin id="351" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_14/7 "/>
</bind>
</comp>

<comp id="353" class="1004" name="p_lshr_f_cast_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="4" slack="0"/>
<pin id="355" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_lshr_f_cast/7 "/>
</bind>
</comp>

<comp id="357" class="1004" name="tmp_15_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="1" slack="0"/>
<pin id="359" dir="0" index="1" bw="6" slack="0"/>
<pin id="360" dir="0" index="2" bw="6" slack="0"/>
<pin id="361" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_15/7 "/>
</bind>
</comp>

<comp id="365" class="1004" name="p_Val2_107_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="6" slack="0"/>
<pin id="367" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_Val2_107/7 "/>
</bind>
</comp>

<comp id="373" class="1005" name="co_25_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="10" slack="0"/>
<pin id="375" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="co_25 "/>
</bind>
</comp>

<comp id="378" class="1005" name="tmp_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="64" slack="2"/>
<pin id="380" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="383" class="1005" name="tmp_460_cast_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="13" slack="1"/>
<pin id="385" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp_460_cast "/>
</bind>
</comp>

<comp id="391" class="1005" name="h_24_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="3" slack="0"/>
<pin id="393" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="h_24 "/>
</bind>
</comp>

<comp id="396" class="1005" name="tmp_464_cast_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="15" slack="1"/>
<pin id="398" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_464_cast "/>
</bind>
</comp>

<comp id="401" class="1005" name="tmp_363_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="5" slack="1"/>
<pin id="403" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_363 "/>
</bind>
</comp>

<comp id="409" class="1005" name="w_24_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="3" slack="0"/>
<pin id="411" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="w_24 "/>
</bind>
</comp>

<comp id="414" class="1005" name="conv_last_output_V_a_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="13" slack="1"/>
<pin id="416" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="conv_last_output_V_a "/>
</bind>
</comp>

<comp id="419" class="1005" name="isneg_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="1" slack="1"/>
<pin id="421" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isneg "/>
</bind>
</comp>

<comp id="426" class="1005" name="p_Val2_111_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="8" slack="1"/>
<pin id="428" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_111 "/>
</bind>
</comp>

<comp id="432" class="1005" name="newsignbit_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1" slack="1"/>
<pin id="434" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="newsignbit "/>
</bind>
</comp>

<comp id="439" class="1005" name="sum_V_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="8" slack="1"/>
<pin id="441" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sum_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="2" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="38" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="67"><net_src comp="56" pin="3"/><net_sink comp="63" pin=0"/></net>

<net id="73"><net_src comp="0" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="38" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="79"><net_src comp="68" pin="3"/><net_sink comp="75" pin=0"/></net>

<net id="83"><net_src comp="4" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="90"><net_src comp="80" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="94"><net_src comp="18" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="101"><net_src comp="91" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="102"><net_src comp="95" pin="4"/><net_sink comp="91" pin=0"/></net>

<net id="106"><net_src comp="20" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="113"><net_src comp="103" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="117"><net_src comp="114" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="124"><net_src comp="91" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="118" pin="4"/><net_sink comp="114" pin=0"/></net>

<net id="129"><net_src comp="20" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="136"><net_src comp="126" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="141"><net_src comp="84" pin="4"/><net_sink comp="137" pin=0"/></net>

<net id="142"><net_src comp="6" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="147"><net_src comp="84" pin="4"/><net_sink comp="143" pin=0"/></net>

<net id="148"><net_src comp="12" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="152"><net_src comp="84" pin="4"/><net_sink comp="149" pin=0"/></net>

<net id="158"><net_src comp="14" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="84" pin="4"/><net_sink comp="153" pin=1"/></net>

<net id="160"><net_src comp="16" pin="0"/><net_sink comp="153" pin=2"/></net>

<net id="164"><net_src comp="153" pin="3"/><net_sink comp="161" pin=0"/></net>

<net id="169"><net_src comp="107" pin="4"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="22" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="175"><net_src comp="107" pin="4"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="26" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="180"><net_src comp="107" pin="4"/><net_sink comp="177" pin=0"/></net>

<net id="185"><net_src comp="177" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="191"><net_src comp="28" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="181" pin="2"/><net_sink comp="186" pin=1"/></net>

<net id="193"><net_src comp="16" pin="0"/><net_sink comp="186" pin=2"/></net>

<net id="197"><net_src comp="95" pin="4"/><net_sink comp="194" pin=0"/></net>

<net id="202"><net_src comp="30" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="194" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="210"><net_src comp="32" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="198" pin="2"/><net_sink comp="204" pin=1"/></net>

<net id="212"><net_src comp="34" pin="0"/><net_sink comp="204" pin=2"/></net>

<net id="213"><net_src comp="36" pin="0"/><net_sink comp="204" pin=3"/></net>

<net id="218"><net_src comp="130" pin="4"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="22" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="130" pin="4"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="26" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="229"><net_src comp="130" pin="4"/><net_sink comp="226" pin=0"/></net>

<net id="234"><net_src comp="226" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="238"><net_src comp="230" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="243"><net_src comp="114" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="63" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="252"><net_src comp="240" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="244" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="259"><net_src comp="40" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="248" pin="2"/><net_sink comp="254" pin=1"/></net>

<net id="261"><net_src comp="36" pin="0"/><net_sink comp="254" pin=2"/></net>

<net id="266"><net_src comp="114" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="63" pin="2"/><net_sink comp="262" pin=1"/></net>

<net id="273"><net_src comp="42" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="262" pin="2"/><net_sink comp="268" pin=1"/></net>

<net id="275"><net_src comp="44" pin="0"/><net_sink comp="268" pin=2"/></net>

<net id="280"><net_src comp="46" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="285"><net_src comp="276" pin="2"/><net_sink comp="281" pin=1"/></net>

<net id="294"><net_src comp="46" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="299"><net_src comp="290" pin="2"/><net_sink comp="295" pin=1"/></net>

<net id="305"><net_src comp="286" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="306"><net_src comp="48" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="312"><net_src comp="281" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="313"><net_src comp="50" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="319"><net_src comp="295" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="320"><net_src comp="300" pin="3"/><net_sink comp="314" pin=1"/></net>

<net id="321"><net_src comp="307" pin="3"/><net_sink comp="314" pin=2"/></net>

<net id="327"><net_src comp="42" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="328"><net_src comp="91" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="329"><net_src comp="44" pin="0"/><net_sink comp="322" pin=2"/></net>

<net id="337"><net_src comp="52" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="330" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="345"><net_src comp="54" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="346"><net_src comp="91" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="347"><net_src comp="34" pin="0"/><net_sink comp="339" pin=2"/></net>

<net id="348"><net_src comp="44" pin="0"/><net_sink comp="339" pin=3"/></net>

<net id="352"><net_src comp="339" pin="4"/><net_sink comp="349" pin=0"/></net>

<net id="356"><net_src comp="349" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="362"><net_src comp="322" pin="3"/><net_sink comp="357" pin=0"/></net>

<net id="363"><net_src comp="333" pin="2"/><net_sink comp="357" pin=1"/></net>

<net id="364"><net_src comp="353" pin="1"/><net_sink comp="357" pin=2"/></net>

<net id="368"><net_src comp="357" pin="3"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="75" pin=1"/></net>

<net id="376"><net_src comp="143" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="381"><net_src comp="149" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="386"><net_src comp="161" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="394"><net_src comp="171" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="399"><net_src comp="186" pin="3"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="404"><net_src comp="204" pin="4"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="412"><net_src comp="220" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="417"><net_src comp="56" pin="3"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="63" pin=0"/></net>

<net id="422"><net_src comp="254" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="424"><net_src comp="419" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="425"><net_src comp="419" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="429"><net_src comp="262" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="300" pin=2"/></net>

<net id="431"><net_src comp="426" pin="1"/><net_sink comp="307" pin=2"/></net>

<net id="435"><net_src comp="268" pin="3"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="437"><net_src comp="432" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="438"><net_src comp="432" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="442"><net_src comp="314" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="118" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_V | {7 }
	Port: conv_last_output_V | {}
 - Input state : 
	Port: avgpool : output_V | {}
	Port: avgpool : conv_last_output_V | {4 5 }
  - Chain level:
	State 1
	State 2
		exitcond7 : 1
		co_25 : 1
		StgValue_13 : 2
		tmp : 1
		tmp_s : 1
		tmp_460_cast : 2
	State 3
		exitcond8 : 1
		h_24 : 1
		StgValue_24 : 2
		tmp_cast : 1
		tmp_364 : 2
		tmp_464_cast : 3
		tmp_tr : 1
		p_neg : 2
		tmp_363 : 3
	State 4
		exitcond : 1
		w_24 : 1
		StgValue_37 : 2
		tmp_221_cast : 1
		tmp_365 : 2
		tmp_465_cast : 3
		conv_last_output_V_a : 4
		p_Val2_109 : 5
	State 5
		tmp_223 : 1
		p_Val2_110 : 2
		isneg : 3
		p_Val2_111 : 1
		newsignbit : 2
	State 6
		sum_V : 1
	State 7
		p_neg_t : 1
		tmp_14 : 1
		p_lshr_f_cast : 2
		tmp_15 : 3
		p_Val2_107 : 4
		StgValue_69 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |      co_25_fu_143     |    35   |    15   |
|          |      h_24_fu_171      |    14   |    9    |
|          |     tmp_364_fu_181    |    41   |    17   |
|    add   |      w_24_fu_220      |    14   |    9    |
|          |     tmp_365_fu_230    |    50   |    20   |
|          |   p_Val2_110_fu_248   |    29   |    13   |
|          |   p_Val2_111_fu_262   |    29   |    13   |
|----------|-----------------------|---------|---------|
|    sub   |      p_neg_fu_198     |    29   |    13   |
|          |     p_neg_t_fu_333    |    20   |    10   |
|----------|-----------------------|---------|---------|
|          | p_Val2_118_mux_fu_300 |    0    |    8    |
|  select  |    p_Val2_1_fu_307    |    0    |    8    |
|          |      sum_V_fu_314     |    0    |    8    |
|          |     tmp_15_fu_357     |    0    |    6    |
|----------|-----------------------|---------|---------|
|          |    exitcond7_fu_137   |    0    |    5    |
|   icmp   |    exitcond8_fu_165   |    0    |    1    |
|          |    exitcond_fu_214    |    0    |    1    |
|----------|-----------------------|---------|---------|
|          |     tmp_224_fu_276    |    0    |    2    |
|    xor   |  brmerge_i_i_i_fu_286 |    0    |    2    |
|          |    isneg_not_fu_290   |    0    |    2    |
|----------|-----------------------|---------|---------|
|    and   |    underflow_fu_281   |    0    |    2    |
|----------|-----------------------|---------|---------|
|    or    |     brmerge_fu_295    |    0    |    2    |
|----------|-----------------------|---------|---------|
|          |       tmp_fu_149      |    0    |    0    |
|          |  tmp_460_cast_fu_161  |    0    |    0    |
|          |    tmp_cast_fu_177    |    0    |    0    |
|   zext   |  tmp_221_cast_fu_226  |    0    |    0    |
|          |  tmp_465_cast_fu_235  |    0    |    0    |
|          |   p_lshr_cast_fu_330  |    0    |    0    |
|          |  p_lshr_f_cast_fu_353 |    0    |    0    |
|----------|-----------------------|---------|---------|
|bitconcatenate|      tmp_s_fu_153     |    0    |    0    |
|          |  tmp_464_cast_fu_186  |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |     tmp_tr_fu_194     |    0    |    0    |
|          |     tmp_222_fu_240    |    0    |    0    |
|   sext   |     tmp_223_fu_244    |    0    |    0    |
|          |     tmp_14_fu_349     |    0    |    0    |
|          |   p_Val2_107_fu_365   |    0    |    0    |
|----------|-----------------------|---------|---------|
|partselect|     tmp_363_fu_204    |    0    |    0    |
|          |     tmp_13_fu_339     |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |      isneg_fu_254     |    0    |    0    |
| bitselect|   newsignbit_fu_268   |    0    |    0    |
|          |     tmp_310_fu_322    |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |   261   |   166   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|        co_25_reg_373       |   10   |
|          co_reg_80         |   10   |
|conv_last_output_V_a_reg_414|   13   |
|        h_24_reg_391        |    3   |
|          h_reg_103         |    3   |
|        isneg_reg_419       |    1   |
|     newsignbit_reg_432     |    1   |
|     p_Val2_108_reg_114     |    8   |
|     p_Val2_111_reg_426     |    8   |
|       p_Val2_s_reg_91      |    8   |
|        sum_V_reg_439       |    8   |
|       tmp_363_reg_401      |    5   |
|    tmp_460_cast_reg_383    |   13   |
|    tmp_464_cast_reg_396    |   15   |
|         tmp_reg_378        |   64   |
|        w_24_reg_409        |    3   |
|          w_reg_126         |    3   |
+----------------------------+--------+
|            Total           |   176  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_63 |  p0  |   2  |  13  |   26   ||    9    |
|  p_Val2_s_reg_91 |  p0  |   2  |   8  |   16   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   42   ||  3.176  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   261  |   166  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   18   |
|  Register |    -   |   176  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   437  |   184  |
+-----------+--------+--------+--------+
