# //  Questa Sim-64
# //  Version 10.4e win64 Apr  9 2016
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# do run.do
# QuestaSim-64 vlog 10.4e Compiler 2016.04 Apr  9 2016
# Start time: 03:21:52 on Feb 14,2026
# vlog -reportprogress 300 -cover bcstf "+acc" rtl/alu.sv tb/alu_tb.sv 
# -- Compiling module alu
# -- Compiling module alu_tb
# 
# Top level modules:
# 	alu_tb
# End time: 03:21:52 on Feb 14,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -coverage -voptargs=""+cover=bcstf"" work.alu_tb -onfinish stop 
# Start time: 03:21:52 on Feb 14,2026
# ** Note: (vsim-3812) Design is being optimized...
# 
# Loading sv_std.std
# Loading work.alu_tb(fast)
# Loading work.alu(fast)
# ============================================
#  ALU Coverage Demonstration - Starting Test
# ============================================
# 
# --- Phase 1: Directed Corner-Case Tests ---
# Phase 1 Coverage: 83.63%
# 
# --- Phase 2: Constrained-Random Stimulus (500 iterations) ---
# Phase 2 Coverage: 95.89%
# 
# --- Phase 3: Coverage-Driven Closing Loop (target: 98%) ---
#   Iteration 200, Coverage: 96.96%
#   Iteration 400, Coverage: 97.50%
#   Iteration 600, Coverage: 97.68%
#   Closing loop finished after 793 iterations
# 
# ============================================
#  FINAL COVERAGE RESULTS
# ============================================
#   Overall Coverage:    98.04%
#   cp_op Coverage:      100.00%
#   cp_a Coverage:       100.00%
#   cp_b Coverage:       100.00%
#   cp_result Coverage:  100.00%
#   cp_zero_flag:        100.00%
#   cp_carry_flag:       100.00%
#   cp_op_trans:         100.00%
#   op_x_a Cross:        87.50%
#   op_x_b Cross:        92.86%
#   op_x_zero Cross:     100.00%
# ============================================
# 
# ** Note: $finish    : tb/alu_tb.sv(305)
#    Time: 13326 ns  Iteration: 0  Instance: /alu_tb
# Break in Module alu_tb at tb/alu_tb.sv line 305
# Start time: 03:22:02 on Feb 14,2026
# QuestaSim-64 vcover 10.4e Coverage Utility 2016.04 Apr  9 2016
# vcover report -html -htmldir cov_html_report -verbose -source -details coverage.ucdb 
# New HTML report activated...
# Generating 'Scope 2955236285_1788661333_0 : /alu_tb/apply_stimulus'...
# Generating 'Statements'...
# Generating 'Scope 3803148327_2467046236_0 : /alu_tb/check_add'...
# Generating 'Statements'...
# Generating 'Assertions'...
# Generating 'Scope 3803166150_2467080247_0 : /alu_tb/check_sub'...
# Generating 'Statements'...
# Generating 'Assertions'...
# Generating 'Scope 1907492130_3141685112_0 : /alu_tb/#ublk#109295266#241'...
# Generating 'Assertions'...
# Generating 'Scope 3631024306_3857404498_0 : /alu_tb/#ublk#109295266#264/#ublk#109295266#266'...
# Generating 'Assertions'...
# Generating 'Scope 0033704103_2556522075_0 : work.alu'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Toggles'...
# Generating 'Scope 1548917059_3034328175_0 : /alu_tb/dut'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Toggles'...
# Generating 'Scope 1643348548_2504951754_0 : /alu_tb'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Conditions'...
# Generating 'Toggles'...
# Generating 'Statements'...
# Generating 'Scope 0413446956_2938969609_0 : work.alu_tb::apply_stimulus'...
# Generating 'Statements'...
# Generating 'Scope 3830116572_2976963856_0 : work.alu_tb::check_add'...
# Generating 'Statements'...
# Generating 'Assertions'...
# Generating 'Scope 3830134395_2976997867_0 : work.alu_tb::check_sub'...
# Generating 'Statements'...
# Generating 'Assertions'...
# Generating 'Scope 3351648659_2074319091_0 : work.alu_tb'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Conditions'...
# Generating 'Toggles'...
# Generating 'Statements'...
# Generating 'cov_html_report/testlist.html'...
# Generating 'cov_html_report/globattrlist.html'...
# Generating 'cov_html_report/dulist.html'...
# Generating 'cov_html_report/pages/__HDL_srcfile_2.htm'...
# Generating 'cov_html_report/pages/__HDL_srcfile_2.json'...
# Generating 'cov_html_report/pages/__HDL_srcfile_1.htm'...
# Generating 'cov_html_report/pages/__HDL_srcfile_1.json'...
# Generating 'cov_html_report/pages/__head.htm'...
# Generating 'cov_html_report/pages/__frametop.htm'...
# Generating 'cov_html_report/pages/__menu.htm'...
# Generating 'cov_html_report/legacy.html'...
# Generating 'cov_html_report/index.html'...
# Generating 'cov_html_report/pages/cvgview.html'...
# Generating 'cov_html_report/covsummary.html'...
# Report created in cov_html_report/index.html
# End time: 03:22:04 on Feb 14,2026, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# coverage read -dataset coverage coverage.ucdb
# coverage.ucdb opened as coverage dataset "coverage"
add wave -position insertpoint  \
coverage:/alu_tb/a \
coverage:/alu_tb/b \
coverage:/alu_tb/carry \
coverage:/alu_tb/clk \
coverage:/alu_tb/op \
coverage:/alu_tb/result \
coverage:/alu_tb/zero
run
run
run
add wave -position insertpoint  \
sim:/alu_tb/clk \
sim:/alu_tb/a \
sim:/alu_tb/b \
sim:/alu_tb/op \
sim:/alu_tb/result \
sim:/alu_tb/zero \
sim:/alu_tb/carry \
sim:/alu_tb/cg
# (vsim-4027) Logging is not supported for SVCovergroup item: /alu_tb/cg 
# Break key hit
# Break key hit
# Break key hit
# Break key hit
# Break key hit
# Break key hit
# Break key hit
# Break key hit
# Break key hit
# Break key hit
# Break key hit
# Break key hit
# End time: 15:51:32 on Feb 14,2026, Elapsed time: 12:29:40
# Errors: 1, Warnings: 0
