
ADC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00004660  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00404660  00404660  00014660  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009c0  20400000  00404668  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          00000218  204009c0  00405028  000209c0  2**2
                  ALLOC
  4 .stack        00002000  20400bd8  00405240  000209c0  2**0
                  ALLOC
  5 .heap         00000200  20402bd8  00407240  000209c0  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  000209c0  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  000209ee  2**0
                  CONTENTS, READONLY
  8 .debug_info   0001815a  00000000  00000000  00020a47  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00003322  00000000  00000000  00038ba1  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00005104  00000000  00000000  0003bec3  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000b68  00000000  00000000  00040fc7  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000b78  00000000  00000000  00041b2f  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  000201f0  00000000  00000000  000426a7  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000d0dd  00000000  00000000  00062897  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0008c67d  00000000  00000000  0006f974  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00002524  00000000  00000000  000fbff4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	d8 2b 40 20 49 11 40 00 47 11 40 00 47 11 40 00     .+@ I.@.G.@.G.@.
  400010:	47 11 40 00 47 11 40 00 47 11 40 00 00 00 00 00     G.@.G.@.G.@.....
	...
  40002c:	47 11 40 00 47 11 40 00 00 00 00 00 47 11 40 00     G.@.G.@.....G.@.
  40003c:	47 11 40 00 47 11 40 00 47 11 40 00 47 11 40 00     G.@.G.@.G.@.G.@.
  40004c:	47 11 40 00 47 11 40 00 47 11 40 00 47 11 40 00     G.@.G.@.G.@.G.@.
  40005c:	47 11 40 00 47 11 40 00 00 00 00 00 39 0e 40 00     G.@.G.@.....9.@.
  40006c:	4d 0e 40 00 61 0e 40 00 47 11 40 00 47 11 40 00     M.@.a.@.G.@.G.@.
  40007c:	47 11 40 00 75 0e 40 00 89 0e 40 00 47 11 40 00     G.@.u.@...@.G.@.
  40008c:	47 11 40 00 47 11 40 00 47 11 40 00 47 11 40 00     G.@.G.@.G.@.G.@.
  40009c:	8d 03 40 00 47 11 40 00 47 11 40 00 47 11 40 00     ..@.G.@.G.@.G.@.
  4000ac:	47 11 40 00 47 11 40 00 99 0c 40 00 47 11 40 00     G.@.G.@...@.G.@.
  4000bc:	47 11 40 00 47 11 40 00 47 11 40 00 47 11 40 00     G.@.G.@.G.@.G.@.
  4000cc:	47 11 40 00 00 00 00 00 47 11 40 00 00 00 00 00     G.@.....G.@.....
  4000dc:	47 11 40 00 ad 0c 40 00 47 11 40 00 47 11 40 00     G.@...@.G.@.G.@.
  4000ec:	47 11 40 00 47 11 40 00 47 11 40 00 47 11 40 00     G.@.G.@.G.@.G.@.
  4000fc:	47 11 40 00 47 11 40 00 47 11 40 00 47 11 40 00     G.@.G.@.G.@.G.@.
  40010c:	47 11 40 00 47 11 40 00 00 00 00 00 00 00 00 00     G.@.G.@.........
  40011c:	00 00 00 00 47 11 40 00 47 11 40 00 47 11 40 00     ....G.@.G.@.G.@.
  40012c:	47 11 40 00 47 11 40 00 00 00 00 00 47 11 40 00     G.@.G.@.....G.@.
  40013c:	47 11 40 00                                         G.@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	204009c0 	.word	0x204009c0
  40015c:	00000000 	.word	0x00000000
  400160:	00404668 	.word	0x00404668

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	00404668 	.word	0x00404668
  4001a0:	204009c4 	.word	0x204009c4
  4001a4:	00404668 	.word	0x00404668
  4001a8:	00000000 	.word	0x00000000

004001ac <AFEC_Temp_callback>:

/**
 * \brief AFEC interrupt callback function.
 */
static void AFEC_Temp_callback(void)
{
  4001ac:	b508      	push	{r3, lr}
static inline uint32_t afec_channel_get_value(Afec *const afec,
		enum afec_channel_num afec_ch)
{
	afec_ch_sanity_check(afec, afec_ch);

	afec->AFEC_CSELR = afec_ch;
  4001ae:	4b06      	ldr	r3, [pc, #24]	; (4001c8 <AFEC_Temp_callback+0x1c>)
  4001b0:	2200      	movs	r2, #0
  4001b2:	665a      	str	r2, [r3, #100]	; 0x64
	return afec->AFEC_CDR;
  4001b4:	6e9a      	ldr	r2, [r3, #104]	; 0x68
	g_ul_value = afec_channel_get_value(AFEC0, canal_generico_pino);
  4001b6:	4b05      	ldr	r3, [pc, #20]	; (4001cc <AFEC_Temp_callback+0x20>)
  4001b8:	601a      	str	r2, [r3, #0]
	printf("Entrou \n");
  4001ba:	4805      	ldr	r0, [pc, #20]	; (4001d0 <AFEC_Temp_callback+0x24>)
  4001bc:	4b05      	ldr	r3, [pc, #20]	; (4001d4 <AFEC_Temp_callback+0x28>)
  4001be:	4798      	blx	r3
	is_conversion_done = true;
  4001c0:	2201      	movs	r2, #1
  4001c2:	4b05      	ldr	r3, [pc, #20]	; (4001d8 <AFEC_Temp_callback+0x2c>)
  4001c4:	701a      	strb	r2, [r3, #0]
  4001c6:	bd08      	pop	{r3, pc}
  4001c8:	4003c000 	.word	0x4003c000
  4001cc:	204009e8 	.word	0x204009e8
  4001d0:	00404438 	.word	0x00404438
  4001d4:	00401449 	.word	0x00401449
  4001d8:	204009ec 	.word	0x204009ec

004001dc <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  4001dc:	b5f0      	push	{r4, r5, r6, r7, lr}
  4001de:	b083      	sub	sp, #12
  4001e0:	4605      	mov	r5, r0
  4001e2:	460c      	mov	r4, r1
	uint32_t val = 0;
  4001e4:	2300      	movs	r3, #0
  4001e6:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  4001e8:	4b2a      	ldr	r3, [pc, #168]	; (400294 <usart_serial_getchar+0xb8>)
  4001ea:	4298      	cmp	r0, r3
  4001ec:	d013      	beq.n	400216 <usart_serial_getchar+0x3a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  4001ee:	4b2a      	ldr	r3, [pc, #168]	; (400298 <usart_serial_getchar+0xbc>)
  4001f0:	4298      	cmp	r0, r3
  4001f2:	d018      	beq.n	400226 <usart_serial_getchar+0x4a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  4001f4:	4b29      	ldr	r3, [pc, #164]	; (40029c <usart_serial_getchar+0xc0>)
  4001f6:	4298      	cmp	r0, r3
  4001f8:	d01d      	beq.n	400236 <usart_serial_getchar+0x5a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  4001fa:	4b29      	ldr	r3, [pc, #164]	; (4002a0 <usart_serial_getchar+0xc4>)
  4001fc:	429d      	cmp	r5, r3
  4001fe:	d022      	beq.n	400246 <usart_serial_getchar+0x6a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  400200:	4b28      	ldr	r3, [pc, #160]	; (4002a4 <usart_serial_getchar+0xc8>)
  400202:	429d      	cmp	r5, r3
  400204:	d027      	beq.n	400256 <usart_serial_getchar+0x7a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  400206:	4b28      	ldr	r3, [pc, #160]	; (4002a8 <usart_serial_getchar+0xcc>)
  400208:	429d      	cmp	r5, r3
  40020a:	d02e      	beq.n	40026a <usart_serial_getchar+0x8e>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  40020c:	4b27      	ldr	r3, [pc, #156]	; (4002ac <usart_serial_getchar+0xd0>)
  40020e:	429d      	cmp	r5, r3
  400210:	d035      	beq.n	40027e <usart_serial_getchar+0xa2>
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  400212:	b003      	add	sp, #12
  400214:	bdf0      	pop	{r4, r5, r6, r7, pc}
		while (uart_read((Uart*)p_usart, data));
  400216:	461f      	mov	r7, r3
  400218:	4e25      	ldr	r6, [pc, #148]	; (4002b0 <usart_serial_getchar+0xd4>)
  40021a:	4621      	mov	r1, r4
  40021c:	4638      	mov	r0, r7
  40021e:	47b0      	blx	r6
  400220:	2800      	cmp	r0, #0
  400222:	d1fa      	bne.n	40021a <usart_serial_getchar+0x3e>
  400224:	e7e9      	b.n	4001fa <usart_serial_getchar+0x1e>
		while (uart_read((Uart*)p_usart, data));
  400226:	461f      	mov	r7, r3
  400228:	4e21      	ldr	r6, [pc, #132]	; (4002b0 <usart_serial_getchar+0xd4>)
  40022a:	4621      	mov	r1, r4
  40022c:	4638      	mov	r0, r7
  40022e:	47b0      	blx	r6
  400230:	2800      	cmp	r0, #0
  400232:	d1fa      	bne.n	40022a <usart_serial_getchar+0x4e>
  400234:	e7e4      	b.n	400200 <usart_serial_getchar+0x24>
		while (uart_read((Uart*)p_usart, data));
  400236:	461f      	mov	r7, r3
  400238:	4e1d      	ldr	r6, [pc, #116]	; (4002b0 <usart_serial_getchar+0xd4>)
  40023a:	4621      	mov	r1, r4
  40023c:	4638      	mov	r0, r7
  40023e:	47b0      	blx	r6
  400240:	2800      	cmp	r0, #0
  400242:	d1fa      	bne.n	40023a <usart_serial_getchar+0x5e>
  400244:	e7df      	b.n	400206 <usart_serial_getchar+0x2a>
		while (uart_read((Uart*)p_usart, data));
  400246:	461f      	mov	r7, r3
  400248:	4e19      	ldr	r6, [pc, #100]	; (4002b0 <usart_serial_getchar+0xd4>)
  40024a:	4621      	mov	r1, r4
  40024c:	4638      	mov	r0, r7
  40024e:	47b0      	blx	r6
  400250:	2800      	cmp	r0, #0
  400252:	d1fa      	bne.n	40024a <usart_serial_getchar+0x6e>
  400254:	e7da      	b.n	40020c <usart_serial_getchar+0x30>
		while (usart_read(p_usart, &val));
  400256:	461e      	mov	r6, r3
  400258:	4d16      	ldr	r5, [pc, #88]	; (4002b4 <usart_serial_getchar+0xd8>)
  40025a:	a901      	add	r1, sp, #4
  40025c:	4630      	mov	r0, r6
  40025e:	47a8      	blx	r5
  400260:	2800      	cmp	r0, #0
  400262:	d1fa      	bne.n	40025a <usart_serial_getchar+0x7e>
		*data = (uint8_t)(val & 0xFF);
  400264:	9b01      	ldr	r3, [sp, #4]
  400266:	7023      	strb	r3, [r4, #0]
  400268:	e7d3      	b.n	400212 <usart_serial_getchar+0x36>
		while (usart_read(p_usart, &val));
  40026a:	461e      	mov	r6, r3
  40026c:	4d11      	ldr	r5, [pc, #68]	; (4002b4 <usart_serial_getchar+0xd8>)
  40026e:	a901      	add	r1, sp, #4
  400270:	4630      	mov	r0, r6
  400272:	47a8      	blx	r5
  400274:	2800      	cmp	r0, #0
  400276:	d1fa      	bne.n	40026e <usart_serial_getchar+0x92>
		*data = (uint8_t)(val & 0xFF);
  400278:	9b01      	ldr	r3, [sp, #4]
  40027a:	7023      	strb	r3, [r4, #0]
  40027c:	e7c9      	b.n	400212 <usart_serial_getchar+0x36>
		while (usart_read(p_usart, &val));
  40027e:	461e      	mov	r6, r3
  400280:	4d0c      	ldr	r5, [pc, #48]	; (4002b4 <usart_serial_getchar+0xd8>)
  400282:	a901      	add	r1, sp, #4
  400284:	4630      	mov	r0, r6
  400286:	47a8      	blx	r5
  400288:	2800      	cmp	r0, #0
  40028a:	d1fa      	bne.n	400282 <usart_serial_getchar+0xa6>
		*data = (uint8_t)(val & 0xFF);
  40028c:	9b01      	ldr	r3, [sp, #4]
  40028e:	7023      	strb	r3, [r4, #0]
}
  400290:	e7bf      	b.n	400212 <usart_serial_getchar+0x36>
  400292:	bf00      	nop
  400294:	400e0800 	.word	0x400e0800
  400298:	400e0a00 	.word	0x400e0a00
  40029c:	400e1a00 	.word	0x400e1a00
  4002a0:	400e1c00 	.word	0x400e1c00
  4002a4:	40024000 	.word	0x40024000
  4002a8:	40028000 	.word	0x40028000
  4002ac:	4002c000 	.word	0x4002c000
  4002b0:	00401023 	.word	0x00401023
  4002b4:	0040112f 	.word	0x0040112f

004002b8 <usart_serial_putchar>:
{
  4002b8:	b570      	push	{r4, r5, r6, lr}
  4002ba:	460c      	mov	r4, r1
	if (UART0 == (Uart*)p_usart) {
  4002bc:	4b2a      	ldr	r3, [pc, #168]	; (400368 <usart_serial_putchar+0xb0>)
  4002be:	4298      	cmp	r0, r3
  4002c0:	d013      	beq.n	4002ea <usart_serial_putchar+0x32>
	if (UART1 == (Uart*)p_usart) {
  4002c2:	4b2a      	ldr	r3, [pc, #168]	; (40036c <usart_serial_putchar+0xb4>)
  4002c4:	4298      	cmp	r0, r3
  4002c6:	d019      	beq.n	4002fc <usart_serial_putchar+0x44>
	if (UART2 == (Uart*)p_usart) {
  4002c8:	4b29      	ldr	r3, [pc, #164]	; (400370 <usart_serial_putchar+0xb8>)
  4002ca:	4298      	cmp	r0, r3
  4002cc:	d01f      	beq.n	40030e <usart_serial_putchar+0x56>
	if (UART3 == (Uart*)p_usart) {
  4002ce:	4b29      	ldr	r3, [pc, #164]	; (400374 <usart_serial_putchar+0xbc>)
  4002d0:	4298      	cmp	r0, r3
  4002d2:	d025      	beq.n	400320 <usart_serial_putchar+0x68>
	if (USART0 == p_usart) {
  4002d4:	4b28      	ldr	r3, [pc, #160]	; (400378 <usart_serial_putchar+0xc0>)
  4002d6:	4298      	cmp	r0, r3
  4002d8:	d02b      	beq.n	400332 <usart_serial_putchar+0x7a>
	if (USART1 == p_usart) {
  4002da:	4b28      	ldr	r3, [pc, #160]	; (40037c <usart_serial_putchar+0xc4>)
  4002dc:	4298      	cmp	r0, r3
  4002de:	d031      	beq.n	400344 <usart_serial_putchar+0x8c>
	if (USART2 == p_usart) {
  4002e0:	4b27      	ldr	r3, [pc, #156]	; (400380 <usart_serial_putchar+0xc8>)
  4002e2:	4298      	cmp	r0, r3
  4002e4:	d037      	beq.n	400356 <usart_serial_putchar+0x9e>
	return 0;
  4002e6:	2000      	movs	r0, #0
}
  4002e8:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  4002ea:	461e      	mov	r6, r3
  4002ec:	4d25      	ldr	r5, [pc, #148]	; (400384 <usart_serial_putchar+0xcc>)
  4002ee:	4621      	mov	r1, r4
  4002f0:	4630      	mov	r0, r6
  4002f2:	47a8      	blx	r5
  4002f4:	2800      	cmp	r0, #0
  4002f6:	d1fa      	bne.n	4002ee <usart_serial_putchar+0x36>
		return 1;
  4002f8:	2001      	movs	r0, #1
  4002fa:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  4002fc:	461e      	mov	r6, r3
  4002fe:	4d21      	ldr	r5, [pc, #132]	; (400384 <usart_serial_putchar+0xcc>)
  400300:	4621      	mov	r1, r4
  400302:	4630      	mov	r0, r6
  400304:	47a8      	blx	r5
  400306:	2800      	cmp	r0, #0
  400308:	d1fa      	bne.n	400300 <usart_serial_putchar+0x48>
		return 1;
  40030a:	2001      	movs	r0, #1
  40030c:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  40030e:	461e      	mov	r6, r3
  400310:	4d1c      	ldr	r5, [pc, #112]	; (400384 <usart_serial_putchar+0xcc>)
  400312:	4621      	mov	r1, r4
  400314:	4630      	mov	r0, r6
  400316:	47a8      	blx	r5
  400318:	2800      	cmp	r0, #0
  40031a:	d1fa      	bne.n	400312 <usart_serial_putchar+0x5a>
		return 1;
  40031c:	2001      	movs	r0, #1
  40031e:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  400320:	461e      	mov	r6, r3
  400322:	4d18      	ldr	r5, [pc, #96]	; (400384 <usart_serial_putchar+0xcc>)
  400324:	4621      	mov	r1, r4
  400326:	4630      	mov	r0, r6
  400328:	47a8      	blx	r5
  40032a:	2800      	cmp	r0, #0
  40032c:	d1fa      	bne.n	400324 <usart_serial_putchar+0x6c>
		return 1;
  40032e:	2001      	movs	r0, #1
  400330:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  400332:	461e      	mov	r6, r3
  400334:	4d14      	ldr	r5, [pc, #80]	; (400388 <usart_serial_putchar+0xd0>)
  400336:	4621      	mov	r1, r4
  400338:	4630      	mov	r0, r6
  40033a:	47a8      	blx	r5
  40033c:	2800      	cmp	r0, #0
  40033e:	d1fa      	bne.n	400336 <usart_serial_putchar+0x7e>
		return 1;
  400340:	2001      	movs	r0, #1
  400342:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  400344:	461e      	mov	r6, r3
  400346:	4d10      	ldr	r5, [pc, #64]	; (400388 <usart_serial_putchar+0xd0>)
  400348:	4621      	mov	r1, r4
  40034a:	4630      	mov	r0, r6
  40034c:	47a8      	blx	r5
  40034e:	2800      	cmp	r0, #0
  400350:	d1fa      	bne.n	400348 <usart_serial_putchar+0x90>
		return 1;
  400352:	2001      	movs	r0, #1
  400354:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  400356:	461e      	mov	r6, r3
  400358:	4d0b      	ldr	r5, [pc, #44]	; (400388 <usart_serial_putchar+0xd0>)
  40035a:	4621      	mov	r1, r4
  40035c:	4630      	mov	r0, r6
  40035e:	47a8      	blx	r5
  400360:	2800      	cmp	r0, #0
  400362:	d1fa      	bne.n	40035a <usart_serial_putchar+0xa2>
		return 1;
  400364:	2001      	movs	r0, #1
  400366:	bd70      	pop	{r4, r5, r6, pc}
  400368:	400e0800 	.word	0x400e0800
  40036c:	400e0a00 	.word	0x400e0a00
  400370:	400e1a00 	.word	0x400e1a00
  400374:	400e1c00 	.word	0x400e1c00
  400378:	40024000 	.word	0x40024000
  40037c:	40028000 	.word	0x40028000
  400380:	4002c000 	.word	0x4002c000
  400384:	00401011 	.word	0x00401011
  400388:	00401119 	.word	0x00401119

0040038c <TC0_Handler>:
void TC0_Handler(void){
  40038c:	b500      	push	{lr}
  40038e:	b083      	sub	sp, #12
	ul_dummy = tc_get_status(TC0, 0);
  400390:	2100      	movs	r1, #0
  400392:	4805      	ldr	r0, [pc, #20]	; (4003a8 <TC0_Handler+0x1c>)
  400394:	4b05      	ldr	r3, [pc, #20]	; (4003ac <TC0_Handler+0x20>)
  400396:	4798      	blx	r3
  400398:	9001      	str	r0, [sp, #4]
	printf("kakaka \n");
  40039a:	4805      	ldr	r0, [pc, #20]	; (4003b0 <TC0_Handler+0x24>)
  40039c:	4b05      	ldr	r3, [pc, #20]	; (4003b4 <TC0_Handler+0x28>)
  40039e:	4798      	blx	r3
	UNUSED(ul_dummy);
  4003a0:	9b01      	ldr	r3, [sp, #4]
}
  4003a2:	b003      	add	sp, #12
  4003a4:	f85d fb04 	ldr.w	pc, [sp], #4
  4003a8:	4000c000 	.word	0x4000c000
  4003ac:	00400717 	.word	0x00400717
  4003b0:	00404444 	.word	0x00404444
  4003b4:	00401449 	.word	0x00401449

004003b8 <make_buffer>:
 * output: Temperature in celsius
 */
void make_buffer(uint32_t ADC_value){

	
	if(not_full){
  4003b8:	4b13      	ldr	r3, [pc, #76]	; (400408 <make_buffer+0x50>)
  4003ba:	f993 3000 	ldrsb.w	r3, [r3]
  4003be:	b18b      	cbz	r3, 4003e4 <make_buffer+0x2c>
		bufferA[buffer_line] = ADC_value;
  4003c0:	4a12      	ldr	r2, [pc, #72]	; (40040c <make_buffer+0x54>)
  4003c2:	6813      	ldr	r3, [r2, #0]
  4003c4:	4912      	ldr	r1, [pc, #72]	; (400410 <make_buffer+0x58>)
  4003c6:	f841 0023 	str.w	r0, [r1, r3, lsl #2]
//		printf("BufferA : %d \r\n", bufferA);
		buffer_line++;
  4003ca:	3301      	adds	r3, #1
  4003cc:	6013      	str	r3, [r2, #0]
		if (buffer_line == 15){
  4003ce:	2b0f      	cmp	r3, #15
  4003d0:	d000      	beq.n	4003d4 <make_buffer+0x1c>
  4003d2:	4770      	bx	lr
			not_full = 0;
  4003d4:	2300      	movs	r3, #0
  4003d6:	4a0c      	ldr	r2, [pc, #48]	; (400408 <make_buffer+0x50>)
  4003d8:	7013      	strb	r3, [r2, #0]
			buffer_line = 0;
  4003da:	4a0c      	ldr	r2, [pc, #48]	; (40040c <make_buffer+0x54>)
  4003dc:	6013      	str	r3, [r2, #0]
			full_B = 0;
  4003de:	4a0d      	ldr	r2, [pc, #52]	; (400414 <make_buffer+0x5c>)
  4003e0:	7013      	strb	r3, [r2, #0]
  4003e2:	4770      	bx	lr
		}
		
	} else{
		bufferB[buffer_line2] = ADC_value;
  4003e4:	4a0c      	ldr	r2, [pc, #48]	; (400418 <make_buffer+0x60>)
  4003e6:	6813      	ldr	r3, [r2, #0]
  4003e8:	490c      	ldr	r1, [pc, #48]	; (40041c <make_buffer+0x64>)
  4003ea:	f841 0023 	str.w	r0, [r1, r3, lsl #2]
		buffer_line2++;
  4003ee:	3301      	adds	r3, #1
  4003f0:	6013      	str	r3, [r2, #0]
		if (buffer_line2 ==15){
  4003f2:	2b0f      	cmp	r3, #15
  4003f4:	d1ed      	bne.n	4003d2 <make_buffer+0x1a>
			not_full = 1;
  4003f6:	2301      	movs	r3, #1
  4003f8:	4a03      	ldr	r2, [pc, #12]	; (400408 <make_buffer+0x50>)
  4003fa:	7013      	strb	r3, [r2, #0]
			buffer_line2 = 0;
  4003fc:	2100      	movs	r1, #0
  4003fe:	4a06      	ldr	r2, [pc, #24]	; (400418 <make_buffer+0x60>)
  400400:	6011      	str	r1, [r2, #0]
			full_B = 1;
  400402:	4a04      	ldr	r2, [pc, #16]	; (400414 <make_buffer+0x5c>)
  400404:	7013      	strb	r3, [r2, #0]
		}
		
	}
	
}
  400406:	e7e4      	b.n	4003d2 <make_buffer+0x1a>
  400408:	2040000a 	.word	0x2040000a
  40040c:	204009dc 	.word	0x204009dc
  400410:	20400adc 	.word	0x20400adc
  400414:	204009e4 	.word	0x204009e4
  400418:	204009e0 	.word	0x204009e0
  40041c:	20400a9c 	.word	0x20400a9c

00400420 <TC_init>:

/**
* Configura TimerCounter (TC) para gerar uma interrupcao no canal (ID_TC e TC_CHANNEL)
* na taxa de especificada em freq.
*/
void TC_init(Tc * TC, int ID_TC, int TC_CHANNEL, int freq){
  400420:	b5f0      	push	{r4, r5, r6, r7, lr}
  400422:	b085      	sub	sp, #20
  400424:	4605      	mov	r5, r0
  400426:	460c      	mov	r4, r1
  400428:	4616      	mov	r6, r2
  40042a:	461f      	mov	r7, r3
	o uC possui 3 TCs, cada TC possui 3 canais
	TC0 : ID_TC0, ID_TC1, ID_TC2
	TC1 : ID_TC3, ID_TC4, ID_TC5
	TC2 : ID_TC6, ID_TC7, ID_TC8
	*/
	pmc_enable_periph_clk(ID_TC);
  40042c:	4608      	mov	r0, r1
  40042e:	4b16      	ldr	r3, [pc, #88]	; (400488 <TC_init+0x68>)
  400430:	4798      	blx	r3

	/** Configura o TC para operar em  4Mhz e interrupçcão no RC compare */
	tc_find_mck_divisor(freq, ul_sysclk, &ul_div, &ul_tcclks, ul_sysclk);
  400432:	4916      	ldr	r1, [pc, #88]	; (40048c <TC_init+0x6c>)
  400434:	9100      	str	r1, [sp, #0]
  400436:	ab02      	add	r3, sp, #8
  400438:	aa03      	add	r2, sp, #12
  40043a:	4638      	mov	r0, r7
  40043c:	4f14      	ldr	r7, [pc, #80]	; (400490 <TC_init+0x70>)
  40043e:	47b8      	blx	r7
	
	tc_init(TC, TC_CHANNEL, ul_tcclks 
  400440:	9a02      	ldr	r2, [sp, #8]
  400442:	f442 221c 	orr.w	r2, r2, #638976	; 0x9c000
  400446:	4631      	mov	r1, r6
  400448:	4628      	mov	r0, r5
  40044a:	4b12      	ldr	r3, [pc, #72]	; (400494 <TC_init+0x74>)
  40044c:	4798      	blx	r3
							| TC_CMR_ACPA_SET /* RA Compare Effect: set */
							| TC_CMR_ACPC_CLEAR /* RC Compare Effect: clear */
							| TC_CMR_CPCTRG /* UP mode with automatic trigger on RC Compare */
	);
	
	tc_write_ra(TC, TC_CHANNEL, 2*65532/3);
  40044e:	f64a 22a8 	movw	r2, #43688	; 0xaaa8
  400452:	4631      	mov	r1, r6
  400454:	4628      	mov	r0, r5
  400456:	4b10      	ldr	r3, [pc, #64]	; (400498 <TC_init+0x78>)
  400458:	4798      	blx	r3
	tc_write_rc(TC, TC_CHANNEL, 3*65532/3);
  40045a:	f64f 72fc 	movw	r2, #65532	; 0xfffc
  40045e:	4631      	mov	r1, r6
  400460:	4628      	mov	r0, r5
  400462:	4b0e      	ldr	r3, [pc, #56]	; (40049c <TC_init+0x7c>)
  400464:	4798      	blx	r3
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  400466:	b263      	sxtb	r3, r4
  400468:	095b      	lsrs	r3, r3, #5
  40046a:	f004 041f 	and.w	r4, r4, #31
  40046e:	2201      	movs	r2, #1
  400470:	fa02 f404 	lsl.w	r4, r2, r4
  400474:	4a0a      	ldr	r2, [pc, #40]	; (4004a0 <TC_init+0x80>)
  400476:	f842 4023 	str.w	r4, [r2, r3, lsl #2]
	/* Interrupção no C */
	NVIC_EnableIRQ((IRQn_Type) ID_TC);
//	tc_enable_interrupt(TC, TC_CHANNEL, TC_IER_CPCS);

	/* Inicializa o canal 0 do TC */
	tc_start(TC, TC_CHANNEL);
  40047a:	4631      	mov	r1, r6
  40047c:	4628      	mov	r0, r5
  40047e:	4b09      	ldr	r3, [pc, #36]	; (4004a4 <TC_init+0x84>)
  400480:	4798      	blx	r3
}
  400482:	b005      	add	sp, #20
  400484:	bdf0      	pop	{r4, r5, r6, r7, pc}
  400486:	bf00      	nop
  400488:	00400fbd 	.word	0x00400fbd
  40048c:	11e1a300 	.word	0x11e1a300
  400490:	0040071f 	.word	0x0040071f
  400494:	004006e5 	.word	0x004006e5
  400498:	00400707 	.word	0x00400707
  40049c:	0040070f 	.word	0x0040070f
  4004a0:	e000e100 	.word	0xe000e100
  4004a4:	004006ff 	.word	0x004006ff

004004a8 <main>:
 * \brief Application entry point.
 *
 * \return Unused (ANSI-C compatibility).
 */
int main(void)
{
  4004a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4004ac:	b08d      	sub	sp, #52	; 0x34

	/* Initialize the SAM system. */
	sysclk_init();
  4004ae:	4b61      	ldr	r3, [pc, #388]	; (400634 <main+0x18c>)
  4004b0:	4798      	blx	r3
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  4004b2:	200a      	movs	r0, #10
  4004b4:	4e60      	ldr	r6, [pc, #384]	; (400638 <main+0x190>)
  4004b6:	47b0      	blx	r6
  4004b8:	200b      	movs	r0, #11
  4004ba:	47b0      	blx	r6
  4004bc:	200c      	movs	r0, #12
  4004be:	47b0      	blx	r6
  4004c0:	2010      	movs	r0, #16
  4004c2:	47b0      	blx	r6
  4004c4:	2011      	movs	r0, #17
  4004c6:	47b0      	blx	r6
	ioport_init();
	board_init();
  4004c8:	4b5c      	ldr	r3, [pc, #368]	; (40063c <main+0x194>)
  4004ca:	4798      	blx	r3
  4004cc:	200e      	movs	r0, #14
  4004ce:	47b0      	blx	r6
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
  4004d0:	4c5b      	ldr	r4, [pc, #364]	; (400640 <main+0x198>)
  4004d2:	4b5c      	ldr	r3, [pc, #368]	; (400644 <main+0x19c>)
  4004d4:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  4004d6:	4a5c      	ldr	r2, [pc, #368]	; (400648 <main+0x1a0>)
  4004d8:	4b5c      	ldr	r3, [pc, #368]	; (40064c <main+0x1a4>)
  4004da:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  4004dc:	4a5c      	ldr	r2, [pc, #368]	; (400650 <main+0x1a8>)
  4004de:	4b5d      	ldr	r3, [pc, #372]	; (400654 <main+0x1ac>)
  4004e0:	601a      	str	r2, [r3, #0]
	usart_settings.baudrate = opt->baudrate;
  4004e2:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  4004e6:	9306      	str	r3, [sp, #24]
	usart_settings.char_length = opt->charlength;
  4004e8:	23c0      	movs	r3, #192	; 0xc0
  4004ea:	9307      	str	r3, [sp, #28]
	usart_settings.parity_type = opt->paritytype;
  4004ec:	f44f 6300 	mov.w	r3, #2048	; 0x800
  4004f0:	9308      	str	r3, [sp, #32]
	usart_settings.stop_bits= opt->stopbits;
  4004f2:	2500      	movs	r5, #0
  4004f4:	9509      	str	r5, [sp, #36]	; 0x24
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  4004f6:	950a      	str	r5, [sp, #40]	; 0x28
  4004f8:	200e      	movs	r0, #14
  4004fa:	47b0      	blx	r6
		usart_init_rs232(p_usart, &usart_settings,
  4004fc:	4a56      	ldr	r2, [pc, #344]	; (400658 <main+0x1b0>)
  4004fe:	a906      	add	r1, sp, #24
  400500:	4620      	mov	r0, r4
  400502:	4b56      	ldr	r3, [pc, #344]	; (40065c <main+0x1b4>)
  400504:	4798      	blx	r3
		usart_enable_tx(p_usart);
  400506:	4620      	mov	r0, r4
  400508:	4b55      	ldr	r3, [pc, #340]	; (400660 <main+0x1b8>)
  40050a:	4798      	blx	r3
		usart_enable_rx(p_usart);
  40050c:	4620      	mov	r0, r4
  40050e:	4b55      	ldr	r3, [pc, #340]	; (400664 <main+0x1bc>)
  400510:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  400512:	4f55      	ldr	r7, [pc, #340]	; (400668 <main+0x1c0>)
  400514:	683b      	ldr	r3, [r7, #0]
  400516:	4629      	mov	r1, r5
  400518:	6898      	ldr	r0, [r3, #8]
  40051a:	4c54      	ldr	r4, [pc, #336]	; (40066c <main+0x1c4>)
  40051c:	47a0      	blx	r4
	setbuf(stdin, NULL);
  40051e:	683b      	ldr	r3, [r7, #0]
  400520:	4629      	mov	r1, r5
  400522:	6858      	ldr	r0, [r3, #4]
  400524:	47a0      	blx	r4
	afec_enable(AFEC0);
  400526:	4c52      	ldr	r4, [pc, #328]	; (400670 <main+0x1c8>)
  400528:	4620      	mov	r0, r4
  40052a:	4b52      	ldr	r3, [pc, #328]	; (400674 <main+0x1cc>)
  40052c:	4798      	blx	r3
	afec_get_config_defaults(&afec_cfg);
  40052e:	a806      	add	r0, sp, #24
  400530:	4b51      	ldr	r3, [pc, #324]	; (400678 <main+0x1d0>)
  400532:	4798      	blx	r3
	afec_init(AFEC0, &afec_cfg);
  400534:	a906      	add	r1, sp, #24
  400536:	4620      	mov	r0, r4
  400538:	4b50      	ldr	r3, [pc, #320]	; (40067c <main+0x1d4>)
  40053a:	4798      	blx	r3
	reg = afec->AFEC_MR;
  40053c:	6863      	ldr	r3, [r4, #4]
		reg &= ~(AFEC_MR_TRGSEL_Msk | AFEC_MR_TRGEN | AFEC_MR_FREERUN_ON);
  40053e:	f023 038f 	bic.w	r3, r3, #143	; 0x8f
		reg |= trigger;
  400542:	f043 0303 	orr.w	r3, r3, #3
	afec->AFEC_MR = reg;
  400546:	6063      	str	r3, [r4, #4]
	AFEC0->AFEC_MR |= 3;
  400548:	6863      	ldr	r3, [r4, #4]
  40054a:	f043 0303 	orr.w	r3, r3, #3
  40054e:	6063      	str	r3, [r4, #4]
	afec_set_callback(AFEC0, AFEC_INTERRUPT_EOC_0,	AFEC_Temp_callback, 1); 
  400550:	2301      	movs	r3, #1
  400552:	4a4b      	ldr	r2, [pc, #300]	; (400680 <main+0x1d8>)
  400554:	4629      	mov	r1, r5
  400556:	4620      	mov	r0, r4
  400558:	4f4a      	ldr	r7, [pc, #296]	; (400684 <main+0x1dc>)
  40055a:	47b8      	blx	r7
	afec_ch_get_config_defaults(&afec_ch_cfg);
  40055c:	a803      	add	r0, sp, #12
  40055e:	4b4a      	ldr	r3, [pc, #296]	; (400688 <main+0x1e0>)
  400560:	4798      	blx	r3
	afec_ch_cfg.gain = AFEC_GAINVALUE_0;
  400562:	f88d 500d 	strb.w	r5, [sp, #13]
	afec_ch_set_config(AFEC0, canal_generico_pino, &afec_ch_cfg);
  400566:	aa03      	add	r2, sp, #12
  400568:	4629      	mov	r1, r5
  40056a:	4620      	mov	r0, r4
  40056c:	4b47      	ldr	r3, [pc, #284]	; (40068c <main+0x1e4>)
  40056e:	4798      	blx	r3
static inline void afec_channel_set_analog_offset(Afec *const afec,
		enum afec_channel_num afec_ch, uint16_t aoffset)
{
	afec_ch_sanity_check(afec, afec_ch);

	afec->AFEC_CSELR = afec_ch;
  400570:	6665      	str	r5, [r4, #100]	; 0x64
	afec->AFEC_COCR = (aoffset & AFEC_COCR_AOFF_Msk);
  400572:	f44f 7300 	mov.w	r3, #512	; 0x200
  400576:	66e3      	str	r3, [r4, #108]	; 0x6c
	afec_temp_sensor_get_config_defaults(&afec_temp_sensor_cfg);
  400578:	a804      	add	r0, sp, #16
  40057a:	4b45      	ldr	r3, [pc, #276]	; (400690 <main+0x1e8>)
  40057c:	4798      	blx	r3
	afec_temp_sensor_set_config(AFEC0, &afec_temp_sensor_cfg);
  40057e:	a904      	add	r1, sp, #16
  400580:	4620      	mov	r0, r4
  400582:	4b44      	ldr	r3, [pc, #272]	; (400694 <main+0x1ec>)
  400584:	4798      	blx	r3
	afec->AFEC_CHER = (afec_ch == AFEC_CHANNEL_ALL) ?
  400586:	2701      	movs	r7, #1
  400588:	6167      	str	r7, [r4, #20]
	
	/* inicializa e configura adc */
	config_ADC_TEMP();
  
	/* Output example information. */
	puts(STRING_HEADER);
  40058a:	4843      	ldr	r0, [pc, #268]	; (400698 <main+0x1f0>)
  40058c:	4b43      	ldr	r3, [pc, #268]	; (40069c <main+0x1f4>)
  40058e:	4798      	blx	r3
	
	TC_init(TC0, ID_TC0, 0, 5);
  400590:	2305      	movs	r3, #5
  400592:	462a      	mov	r2, r5
  400594:	2117      	movs	r1, #23
  400596:	4842      	ldr	r0, [pc, #264]	; (4006a0 <main+0x1f8>)
  400598:	f8df 8138 	ldr.w	r8, [pc, #312]	; 4006d4 <main+0x22c>
  40059c:	47c0      	blx	r8
	
	pmc_enable_periph_clk(ID_PIOA);
  40059e:	200a      	movs	r0, #10
  4005a0:	47b0      	blx	r6
	pio_set_output(PIOA, 1, 0, 0, 0);
  4005a2:	4e40      	ldr	r6, [pc, #256]	; (4006a4 <main+0x1fc>)
  4005a4:	9500      	str	r5, [sp, #0]
  4005a6:	462b      	mov	r3, r5
  4005a8:	462a      	mov	r2, r5
  4005aa:	4639      	mov	r1, r7
  4005ac:	4630      	mov	r0, r6
  4005ae:	4d3e      	ldr	r5, [pc, #248]	; (4006a8 <main+0x200>)
  4005b0:	47a8      	blx	r5
	pio_set_peripheral(PIOA, PIO_PERIPH_B, 1);
  4005b2:	463a      	mov	r2, r7
  4005b4:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4005b8:	4630      	mov	r0, r6
  4005ba:	4b3c      	ldr	r3, [pc, #240]	; (4006ac <main+0x204>)
  4005bc:	4798      	blx	r3
	afec->AFEC_CR = AFEC_CR_START;
  4005be:	2302      	movs	r3, #2
  4005c0:	6023      	str	r3, [r4, #0]
  4005c2:	4b3b      	ldr	r3, [pc, #236]	; (4006b0 <main+0x208>)
  4005c4:	f103 0240 	add.w	r2, r3, #64	; 0x40
  4005c8:	4699      	mov	r9, r3
	
	/* incializa conversão ADC */
	afec_start_software_conversion(AFEC0);
	
	for (int i = 0; i < 16; i++){
		bufferA[i] = 0;
  4005ca:	2300      	movs	r3, #0
  4005cc:	f849 3f04 	str.w	r3, [r9, #4]!
	for (int i = 0; i < 16; i++){
  4005d0:	4591      	cmp	r9, r2
  4005d2:	d1fb      	bne.n	4005cc <main+0x124>
	}
	for (int i = 0; i < 16; i++){
		bufferB[i] = 0;
	}
  4005d4:	4d37      	ldr	r5, [pc, #220]	; (4006b4 <main+0x20c>)
	
	while (1) {
  4005d6:	f8df b100 	ldr.w	fp, [pc, #256]	; 4006d8 <main+0x230>
			if(full_B){
				for(uint32_t i = 0; i < 16; i++){
					printf("BufferB : %d \r\n", bufferB[i]);
				}
			}
			//printf("Temp : %d \r\n", convert_adc_to_temp(g_ul_value));
  4005da:	f8df a100 	ldr.w	sl, [pc, #256]	; 4006dc <main+0x234>
  4005de:	e002      	b.n	4005e6 <main+0x13e>
  4005e0:	4650      	mov	r0, sl
  4005e2:	4b35      	ldr	r3, [pc, #212]	; (4006b8 <main+0x210>)
  4005e4:	4798      	blx	r3
	}
  4005e6:	782b      	ldrb	r3, [r5, #0]
  4005e8:	2b00      	cmp	r3, #0
  4005ea:	d0fc      	beq.n	4005e6 <main+0x13e>
	
  4005ec:	2300      	movs	r3, #0
  4005ee:	702b      	strb	r3, [r5, #0]
	while (1) {
  4005f0:	f8db 0000 	ldr.w	r0, [fp]
  4005f4:	4b31      	ldr	r3, [pc, #196]	; (4006bc <main+0x214>)
  4005f6:	4798      	blx	r3
		if(is_conversion_done == true) {
  4005f8:	4b31      	ldr	r3, [pc, #196]	; (4006c0 <main+0x218>)
  4005fa:	f993 3000 	ldrsb.w	r3, [r3]
  4005fe:	b943      	cbnz	r3, 400612 <main+0x16a>
  400600:	4c2b      	ldr	r4, [pc, #172]	; (4006b0 <main+0x208>)
			make_buffer(g_ul_value);
  400602:	4f30      	ldr	r7, [pc, #192]	; (4006c4 <main+0x21c>)
  400604:	4e30      	ldr	r6, [pc, #192]	; (4006c8 <main+0x220>)
  400606:	f854 1f04 	ldr.w	r1, [r4, #4]!
  40060a:	4638      	mov	r0, r7
  40060c:	47b0      	blx	r6
			is_conversion_done = false;
  40060e:	45a1      	cmp	r9, r4
  400610:	d1f9      	bne.n	400606 <main+0x15e>
				}
  400612:	4b2e      	ldr	r3, [pc, #184]	; (4006cc <main+0x224>)
  400614:	f993 3000 	ldrsb.w	r3, [r3]
  400618:	2b00      	cmp	r3, #0
  40061a:	d0e1      	beq.n	4005e0 <main+0x138>
  40061c:	2410      	movs	r4, #16
			
  40061e:	f8df 80c0 	ldr.w	r8, [pc, #192]	; 4006e0 <main+0x238>
  400622:	4f2b      	ldr	r7, [pc, #172]	; (4006d0 <main+0x228>)
  400624:	4e28      	ldr	r6, [pc, #160]	; (4006c8 <main+0x220>)
  400626:	4641      	mov	r1, r8
  400628:	4638      	mov	r0, r7
  40062a:	47b0      	blx	r6
			}
  40062c:	3c01      	subs	r4, #1
  40062e:	d1fa      	bne.n	400626 <main+0x17e>
  400630:	e7d6      	b.n	4005e0 <main+0x138>
  400632:	bf00      	nop
  400634:	00400791 	.word	0x00400791
  400638:	00400fbd 	.word	0x00400fbd
  40063c:	0040088d 	.word	0x0040088d
  400640:	40028000 	.word	0x40028000
  400644:	20400b2c 	.word	0x20400b2c
  400648:	004002b9 	.word	0x004002b9
  40064c:	20400b28 	.word	0x20400b28
  400650:	004001dd 	.word	0x004001dd
  400654:	20400b24 	.word	0x20400b24
  400658:	08f0d180 	.word	0x08f0d180
  40065c:	004010b9 	.word	0x004010b9
  400660:	0040110d 	.word	0x0040110d
  400664:	00401113 	.word	0x00401113
  400668:	20400010 	.word	0x20400010
  40066c:	004015b9 	.word	0x004015b9
  400670:	4003c000 	.word	0x4003c000
  400674:	00400cc1 	.word	0x00400cc1
  400678:	00400af1 	.word	0x00400af1
  40067c:	00400b41 	.word	0x00400b41
  400680:	004001ad 	.word	0x004001ad
  400684:	00400c41 	.word	0x00400c41
  400688:	00400b21 	.word	0x00400b21
  40068c:	00400aad 	.word	0x00400aad
  400690:	00400b2b 	.word	0x00400b2b
  400694:	00400add 	.word	0x00400add
  400698:	00404450 	.word	0x00404450
  40069c:	004015a9 	.word	0x004015a9
  4006a0:	4000c000 	.word	0x4000c000
  4006a4:	400e0e00 	.word	0x400e0e00
  4006a8:	00400db7 	.word	0x00400db7
  4006ac:	00400d25 	.word	0x00400d25
  4006b0:	20400ad8 	.word	0x20400ad8
  4006b4:	204009ec 	.word	0x204009ec
  4006b8:	20400001 	.word	0x20400001
  4006bc:	004003b9 	.word	0x004003b9
  4006c0:	2040000a 	.word	0x2040000a
  4006c4:	004044b0 	.word	0x004044b0
  4006c8:	00401449 	.word	0x00401449
  4006cc:	204009e4 	.word	0x204009e4
  4006d0:	004044c0 	.word	0x004044c0
  4006d4:	00400421 	.word	0x00400421
  4006d8:	204009e8 	.word	0x204009e8
  4006dc:	0303af6b 	.word	0x0303af6b
  4006e0:	20400a9c 	.word	0x20400a9c

004006e4 <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
  4006e4:	b410      	push	{r4}

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  4006e6:	0189      	lsls	r1, r1, #6
  4006e8:	1843      	adds	r3, r0, r1

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  4006ea:	2402      	movs	r4, #2
  4006ec:	5044      	str	r4, [r0, r1]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
  4006ee:	f04f 31ff 	mov.w	r1, #4294967295
  4006f2:	6299      	str	r1, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
  4006f4:	6a19      	ldr	r1, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
  4006f6:	605a      	str	r2, [r3, #4]
}
  4006f8:	f85d 4b04 	ldr.w	r4, [sp], #4
  4006fc:	4770      	bx	lr

004006fe <tc_start>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
  4006fe:	0189      	lsls	r1, r1, #6
  400700:	2305      	movs	r3, #5
  400702:	5043      	str	r3, [r0, r1]
  400704:	4770      	bx	lr

00400706 <tc_write_ra>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RA = ul_value;
  400706:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  40070a:	614a      	str	r2, [r1, #20]
  40070c:	4770      	bx	lr

0040070e <tc_write_rc>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
  40070e:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  400712:	61ca      	str	r2, [r1, #28]
  400714:	4770      	bx	lr

00400716 <tc_get_status>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400716:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	return tc_channel->TC_SR;
  40071a:	6a08      	ldr	r0, [r1, #32]
}
  40071c:	4770      	bx	lr

0040071e <tc_find_mck_divisor>:
		uint32_t ul_freq,
		uint32_t ul_mck,
		uint32_t *p_uldiv,
		uint32_t *p_ultcclks,
		uint32_t ul_boardmck)
{
  40071e:	b4f0      	push	{r4, r5, r6, r7}
  400720:	b086      	sub	sp, #24
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  400722:	2402      	movs	r4, #2
  400724:	9401      	str	r4, [sp, #4]
  400726:	2408      	movs	r4, #8
  400728:	9402      	str	r4, [sp, #8]
  40072a:	2420      	movs	r4, #32
  40072c:	9403      	str	r4, [sp, #12]
  40072e:	2480      	movs	r4, #128	; 0x80
  400730:	9404      	str	r4, [sp, #16]
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
  400732:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  400734:	0be4      	lsrs	r4, r4, #15
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  400736:	9405      	str	r4, [sp, #20]
	for (ul_index = 0;
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
		ul_high = ul_mck / divisors[ul_index];
		ul_low  = ul_high / TC_DIV_FACTOR;
		if (ul_freq > ul_high) {
  400738:	ebb0 0f51 	cmp.w	r0, r1, lsr #1
  40073c:	d814      	bhi.n	400768 <tc_find_mck_divisor+0x4a>
  40073e:	0c4c      	lsrs	r4, r1, #17
			return 0;
		} else if (ul_freq >= ul_low) {
  400740:	42a0      	cmp	r0, r4
  400742:	d217      	bcs.n	400774 <tc_find_mck_divisor+0x56>
  400744:	2501      	movs	r5, #1
		ul_high = ul_mck / divisors[ul_index];
  400746:	af01      	add	r7, sp, #4
  400748:	f857 4025 	ldr.w	r4, [r7, r5, lsl #2]
  40074c:	fbb1 f4f4 	udiv	r4, r1, r4
		ul_low  = ul_high / TC_DIV_FACTOR;
  400750:	0c26      	lsrs	r6, r4, #16
		if (ul_freq > ul_high) {
  400752:	4284      	cmp	r4, r0
  400754:	d30a      	bcc.n	40076c <tc_find_mck_divisor+0x4e>
		} else if (ul_freq >= ul_low) {
  400756:	4286      	cmp	r6, r0
  400758:	d90d      	bls.n	400776 <tc_find_mck_divisor+0x58>
			ul_index++) {
  40075a:	3501      	adds	r5, #1
	for (ul_index = 0;
  40075c:	2d05      	cmp	r5, #5
  40075e:	d1f3      	bne.n	400748 <tc_find_mck_divisor+0x2a>
			break;
		}
	}
	if (ul_index >= (sizeof(divisors) / sizeof(divisors[0]))) {
		return 0;
  400760:	2000      	movs	r0, #0
	if (p_ultcclks) {
		*p_ultcclks = ul_index;
	}

	return 1;
}
  400762:	b006      	add	sp, #24
  400764:	bcf0      	pop	{r4, r5, r6, r7}
  400766:	4770      	bx	lr
			return 0;
  400768:	2000      	movs	r0, #0
  40076a:	e7fa      	b.n	400762 <tc_find_mck_divisor+0x44>
  40076c:	2000      	movs	r0, #0
  40076e:	e7f8      	b.n	400762 <tc_find_mck_divisor+0x44>
	return 1;
  400770:	2001      	movs	r0, #1
  400772:	e7f6      	b.n	400762 <tc_find_mck_divisor+0x44>
	for (ul_index = 0;
  400774:	2500      	movs	r5, #0
	if (p_uldiv) {
  400776:	b12a      	cbz	r2, 400784 <tc_find_mck_divisor+0x66>
		*p_uldiv = divisors[ul_index];
  400778:	a906      	add	r1, sp, #24
  40077a:	eb01 0185 	add.w	r1, r1, r5, lsl #2
  40077e:	f851 1c14 	ldr.w	r1, [r1, #-20]
  400782:	6011      	str	r1, [r2, #0]
	if (p_ultcclks) {
  400784:	2b00      	cmp	r3, #0
  400786:	d0f3      	beq.n	400770 <tc_find_mck_divisor+0x52>
		*p_ultcclks = ul_index;
  400788:	601d      	str	r5, [r3, #0]
	return 1;
  40078a:	2001      	movs	r0, #1
  40078c:	e7e9      	b.n	400762 <tc_find_mck_divisor+0x44>
	...

00400790 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400790:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  400792:	4810      	ldr	r0, [pc, #64]	; (4007d4 <sysclk_init+0x44>)
  400794:	4b10      	ldr	r3, [pc, #64]	; (4007d8 <sysclk_init+0x48>)
  400796:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400798:	213e      	movs	r1, #62	; 0x3e
  40079a:	2000      	movs	r0, #0
  40079c:	4b0f      	ldr	r3, [pc, #60]	; (4007dc <sysclk_init+0x4c>)
  40079e:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  4007a0:	4c0f      	ldr	r4, [pc, #60]	; (4007e0 <sysclk_init+0x50>)
  4007a2:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  4007a4:	2800      	cmp	r0, #0
  4007a6:	d0fc      	beq.n	4007a2 <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  4007a8:	4b0e      	ldr	r3, [pc, #56]	; (4007e4 <sysclk_init+0x54>)
  4007aa:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  4007ac:	4a0e      	ldr	r2, [pc, #56]	; (4007e8 <sysclk_init+0x58>)
  4007ae:	4b0f      	ldr	r3, [pc, #60]	; (4007ec <sysclk_init+0x5c>)
  4007b0:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
	return pmc_is_locked_pllack();
  4007b2:	4c0f      	ldr	r4, [pc, #60]	; (4007f0 <sysclk_init+0x60>)
  4007b4:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  4007b6:	2800      	cmp	r0, #0
  4007b8:	d0fc      	beq.n	4007b4 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  4007ba:	2002      	movs	r0, #2
  4007bc:	4b0d      	ldr	r3, [pc, #52]	; (4007f4 <sysclk_init+0x64>)
  4007be:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  4007c0:	2000      	movs	r0, #0
  4007c2:	4b0d      	ldr	r3, [pc, #52]	; (4007f8 <sysclk_init+0x68>)
  4007c4:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  4007c6:	4b0d      	ldr	r3, [pc, #52]	; (4007fc <sysclk_init+0x6c>)
  4007c8:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  4007ca:	4802      	ldr	r0, [pc, #8]	; (4007d4 <sysclk_init+0x44>)
  4007cc:	4b02      	ldr	r3, [pc, #8]	; (4007d8 <sysclk_init+0x48>)
  4007ce:	4798      	blx	r3
  4007d0:	bd10      	pop	{r4, pc}
  4007d2:	bf00      	nop
  4007d4:	11e1a300 	.word	0x11e1a300
  4007d8:	0040131d 	.word	0x0040131d
  4007dc:	00400f39 	.word	0x00400f39
  4007e0:	00400f8d 	.word	0x00400f8d
  4007e4:	00400f9d 	.word	0x00400f9d
  4007e8:	20183f01 	.word	0x20183f01
  4007ec:	400e0600 	.word	0x400e0600
  4007f0:	00400fad 	.word	0x00400fad
  4007f4:	00400e9d 	.word	0x00400e9d
  4007f8:	00400ed5 	.word	0x00400ed5
  4007fc:	00401211 	.word	0x00401211

00400800 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  400800:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int nChars = 0;

	if (file != 0) {
  400804:	b980      	cbnz	r0, 400828 <_read+0x28>
  400806:	460c      	mov	r4, r1
  400808:	4690      	mov	r8, r2
		return -1;
	}

	for (; len > 0; --len) {
  40080a:	2a00      	cmp	r2, #0
  40080c:	dd0f      	ble.n	40082e <_read+0x2e>
  40080e:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  400810:	4e08      	ldr	r6, [pc, #32]	; (400834 <_read+0x34>)
  400812:	4d09      	ldr	r5, [pc, #36]	; (400838 <_read+0x38>)
  400814:	6830      	ldr	r0, [r6, #0]
  400816:	4621      	mov	r1, r4
  400818:	682b      	ldr	r3, [r5, #0]
  40081a:	4798      	blx	r3
		ptr++;
  40081c:	3401      	adds	r4, #1
	for (; len > 0; --len) {
  40081e:	42bc      	cmp	r4, r7
  400820:	d1f8      	bne.n	400814 <_read+0x14>
		nChars++;
	}
	return nChars;
}
  400822:	4640      	mov	r0, r8
  400824:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  400828:	f04f 38ff 	mov.w	r8, #4294967295
  40082c:	e7f9      	b.n	400822 <_read+0x22>
	for (; len > 0; --len) {
  40082e:	4680      	mov	r8, r0
  400830:	e7f7      	b.n	400822 <_read+0x22>
  400832:	bf00      	nop
  400834:	20400b2c 	.word	0x20400b2c
  400838:	20400b24 	.word	0x20400b24

0040083c <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  40083c:	3801      	subs	r0, #1
  40083e:	2802      	cmp	r0, #2
  400840:	d815      	bhi.n	40086e <_write+0x32>
{
  400842:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400846:	460e      	mov	r6, r1
  400848:	4614      	mov	r4, r2
		return -1;
	}

	for (; len != 0; --len) {
  40084a:	b19a      	cbz	r2, 400874 <_write+0x38>
  40084c:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
  40084e:	f8df 8038 	ldr.w	r8, [pc, #56]	; 400888 <_write+0x4c>
  400852:	4f0c      	ldr	r7, [pc, #48]	; (400884 <_write+0x48>)
  400854:	f8d8 0000 	ldr.w	r0, [r8]
  400858:	f815 1b01 	ldrb.w	r1, [r5], #1
  40085c:	683b      	ldr	r3, [r7, #0]
  40085e:	4798      	blx	r3
  400860:	2800      	cmp	r0, #0
  400862:	db0a      	blt.n	40087a <_write+0x3e>
  400864:	1ba8      	subs	r0, r5, r6
	for (; len != 0; --len) {
  400866:	3c01      	subs	r4, #1
  400868:	d1f4      	bne.n	400854 <_write+0x18>
  40086a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  40086e:	f04f 30ff 	mov.w	r0, #4294967295
  400872:	4770      	bx	lr
	for (; len != 0; --len) {
  400874:	4610      	mov	r0, r2
  400876:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			return -1;
  40087a:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
  40087e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400882:	bf00      	nop
  400884:	20400b28 	.word	0x20400b28
  400888:	20400b2c 	.word	0x20400b2c

0040088c <board_init>:
	__ISB();
}
#endif

void board_init(void)
{
  40088c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  40088e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400892:	4b5c      	ldr	r3, [pc, #368]	; (400a04 <board_init+0x178>)
  400894:	605a      	str	r2, [r3, #4]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  400896:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  40089a:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache(void)
{
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;                       // invalidate I-Cache
  40089e:	4b5a      	ldr	r3, [pc, #360]	; (400a08 <board_init+0x17c>)
  4008a0:	2200      	movs	r2, #0
  4008a2:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
    SCB->CCR |=  SCB_CCR_IC_Msk;            // enable I-Cache
  4008a6:	695a      	ldr	r2, [r3, #20]
  4008a8:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
  4008ac:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb");
  4008ae:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4008b2:	f3bf 8f6f 	isb	sy
{
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  4008b6:	f8d3 7080 	ldr.w	r7, [r3, #128]	; 0x80
    sets    = CCSIDR_SETS(ccsidr);
  4008ba:	f3c7 364e 	ubfx	r6, r7, #13, #15
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  4008be:	f007 0007 	and.w	r0, r7, #7
  4008c2:	3004      	adds	r0, #4
    ways    = CCSIDR_WAYS(ccsidr);
  4008c4:	f3c7 07c9 	ubfx	r7, r7, #3, #10
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  4008c8:	fab7 fe87 	clz	lr, r7
    wshift  = __CLZ(ways) & 0x1f;
  4008cc:	f00e 0e1f 	and.w	lr, lr, #31
  __ASM volatile ("dsb");
  4008d0:	f3bf 8f4f 	dsb	sy
  4008d4:	f04f 34ff 	mov.w	r4, #4294967295
  4008d8:	fa04 fc00 	lsl.w	ip, r4, r0
  4008dc:	fa06 f000 	lsl.w	r0, r6, r0
  4008e0:	fa04 f40e 	lsl.w	r4, r4, lr
  4008e4:	fa07 fe0e 	lsl.w	lr, r7, lr

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
              SCB->DCISW = sw;
  4008e8:	461d      	mov	r5, r3
         int32_t tmpways = ways;
  4008ea:	463a      	mov	r2, r7
  4008ec:	4673      	mov	r3, lr
              sw = ((tmpways << wshift) | (sets << sshift));
  4008ee:	ea40 0103 	orr.w	r1, r0, r3
              SCB->DCISW = sw;
  4008f2:	f8c5 1260 	str.w	r1, [r5, #608]	; 0x260
            } while(tmpways--);
  4008f6:	3a01      	subs	r2, #1
  4008f8:	4423      	add	r3, r4
  4008fa:	f1b2 3fff 	cmp.w	r2, #4294967295
  4008fe:	d1f6      	bne.n	4008ee <board_init+0x62>
        } while(sets--);
  400900:	3e01      	subs	r6, #1
  400902:	4460      	add	r0, ip
  400904:	f1b6 3fff 	cmp.w	r6, #4294967295
  400908:	d1ef      	bne.n	4008ea <board_init+0x5e>
  40090a:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  SCB_CCR_DC_Msk;            // enable D-Cache
  40090e:	4b3e      	ldr	r3, [pc, #248]	; (400a08 <board_init+0x17c>)
  400910:	695a      	ldr	r2, [r3, #20]
  400912:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
  400916:	615a      	str	r2, [r3, #20]
  400918:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  40091c:	f3bf 8f6f 	isb	sy
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400920:	4a3a      	ldr	r2, [pc, #232]	; (400a0c <board_init+0x180>)
  400922:	493b      	ldr	r1, [pc, #236]	; (400a10 <board_init+0x184>)
  400924:	6051      	str	r1, [r2, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400926:	f5a1 7180 	sub.w	r1, r1, #256	; 0x100
  40092a:	6051      	str	r1, [r2, #4]
  __ASM volatile ("dsb");
  40092c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400930:	f3bf 8f6f 	isb	sy
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  400934:	f8d3 2290 	ldr.w	r2, [r3, #656]	; 0x290
  400938:	f022 0201 	bic.w	r2, r2, #1
  40093c:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  400940:	f8d3 2294 	ldr.w	r2, [r3, #660]	; 0x294
  400944:	f022 0201 	bic.w	r2, r2, #1
  400948:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  __ASM volatile ("dsb");
  40094c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400950:	f3bf 8f6f 	isb	sy
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  400954:	200a      	movs	r0, #10
  400956:	4c2f      	ldr	r4, [pc, #188]	; (400a14 <board_init+0x188>)
  400958:	47a0      	blx	r4
  40095a:	200b      	movs	r0, #11
  40095c:	47a0      	blx	r4
  40095e:	200c      	movs	r0, #12
  400960:	47a0      	blx	r4
  400962:	2010      	movs	r0, #16
  400964:	47a0      	blx	r4
  400966:	2011      	movs	r0, #17
  400968:	47a0      	blx	r4
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  40096a:	4b2b      	ldr	r3, [pc, #172]	; (400a18 <board_init+0x18c>)
  40096c:	f44f 7280 	mov.w	r2, #256	; 0x100
  400970:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400972:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400976:	631a      	str	r2, [r3, #48]	; 0x30
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  400978:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
  40097c:	f44f 6200 	mov.w	r2, #2048	; 0x800
  400980:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400982:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  400986:	665a      	str	r2, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  400988:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  40098c:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFER = mask;
  40098e:	621a      	str	r2, [r3, #32]
		base->PIO_IFSCER = mask;
  400990:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
		base->PIO_ABCDSR[0] &= ~mask;
  400994:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400996:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  40099a:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  40099c:	6f59      	ldr	r1, [r3, #116]	; 0x74
  40099e:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  4009a2:	6759      	str	r1, [r3, #116]	; 0x74
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
		base->PIO_FELLSR = mask;
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  4009a4:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  4009a8:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
		break;
	default:
		base->PIO_AIMDR = mask;
		return;
	}
	base->PIO_AIMER = mask;
  4009ac:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
		base->PIO_PUDR = mask;
  4009b0:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  4009b4:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  4009b6:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  4009ba:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  4009bc:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  4009be:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  4009c2:	6f19      	ldr	r1, [r3, #112]	; 0x70
  4009c4:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  4009c8:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  4009ca:	6f59      	ldr	r1, [r3, #116]	; 0x74
  4009cc:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  4009d0:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  4009d2:	605a      	str	r2, [r3, #4]
			GPIO_PUSH_BUTTON_1_SENSE);

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	ioport_set_pin_peripheral_mode(USART1_RXD_GPIO, USART1_RXD_FLAGS);
	MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  4009d4:	4a11      	ldr	r2, [pc, #68]	; (400a1c <board_init+0x190>)
  4009d6:	f8d2 3114 	ldr.w	r3, [r2, #276]	; 0x114
  4009da:	f043 0310 	orr.w	r3, r3, #16
  4009de:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
		base->PIO_PUDR = mask;
  4009e2:	4b0f      	ldr	r3, [pc, #60]	; (400a20 <board_init+0x194>)
  4009e4:	2210      	movs	r2, #16
  4009e6:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  4009e8:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  4009ec:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  4009ee:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  4009f0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] |= mask;
  4009f4:	6f19      	ldr	r1, [r3, #112]	; 0x70
  4009f6:	4311      	orrs	r1, r2
  4009f8:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] |= mask;
  4009fa:	6f59      	ldr	r1, [r3, #116]	; 0x74
  4009fc:	4311      	orrs	r1, r2
  4009fe:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400a00:	605a      	str	r2, [r3, #4]
  400a02:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400a04:	400e1850 	.word	0x400e1850
  400a08:	e000ed00 	.word	0xe000ed00
  400a0c:	400e0c00 	.word	0x400e0c00
  400a10:	5a00080c 	.word	0x5a00080c
  400a14:	00400fbd 	.word	0x00400fbd
  400a18:	400e1200 	.word	0x400e1200
  400a1c:	40088000 	.word	0x40088000
  400a20:	400e1000 	.word	0x400e1000

00400a24 <afec_process_callback>:
 * \brief Call the callback function if the corresponding interrupt is asserted
 *
 * \param afec  Base address of the AFEC.
 */
static void afec_process_callback(Afec *const afec)
{
  400a24:	b570      	push	{r4, r5, r6, lr}
  400a26:	b082      	sub	sp, #8
 *
 * \return The interrupt status value.
 */
static inline uint32_t afec_get_interrupt_status(Afec *const afec)
{
	return afec->AFEC_ISR;
  400a28:	6b02      	ldr	r2, [r0, #48]	; 0x30
 *
 * \return The interrupt mask value.
 */
static inline uint32_t afec_get_interrupt_mask(Afec *const afec)
{
	return afec->AFEC_IMR;
  400a2a:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
	volatile uint32_t status;
	uint32_t cnt, inst_num;

	status = afec_get_interrupt_status(afec) & afec_get_interrupt_mask(afec);
  400a2c:	4013      	ands	r3, r2
  400a2e:	9301      	str	r3, [sp, #4]
	inst_num = afec_find_inst_num(afec);

	for (cnt = 0; cnt < _AFEC_NUM_OF_INTERRUPT_SOURCE; cnt++) {
  400a30:	2400      	movs	r4, #0
	if (afec_callback_pointer[inst_num][source]) {
  400a32:	4e1c      	ldr	r6, [pc, #112]	; (400aa4 <afec_process_callback+0x80>)
  400a34:	4d1c      	ldr	r5, [pc, #112]	; (400aa8 <afec_process_callback+0x84>)
  400a36:	42a8      	cmp	r0, r5
  400a38:	bf14      	ite	ne
  400a3a:	2000      	movne	r0, #0
  400a3c:	2001      	moveq	r0, #1
  400a3e:	0105      	lsls	r5, r0, #4
  400a40:	e00b      	b.n	400a5a <afec_process_callback+0x36>
		#elif defined __SAM4E8E__  || defined __SAM4E16E__ || SAMV71 || SAMV70 || SAMS70 || SAME70
			if (status & (1 << cnt)) {
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
			}
		#endif
		} else if (cnt < AFEC_INTERRUPT_TEMP_CHANGE) {
  400a42:	2c0e      	cmp	r4, #14
  400a44:	d81e      	bhi.n	400a84 <afec_process_callback+0x60>
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1))) {
  400a46:	9a01      	ldr	r2, [sp, #4]
  400a48:	f104 010c 	add.w	r1, r4, #12
  400a4c:	2301      	movs	r3, #1
  400a4e:	408b      	lsls	r3, r1
  400a50:	4213      	tst	r3, r2
  400a52:	d110      	bne.n	400a76 <afec_process_callback+0x52>
	for (cnt = 0; cnt < _AFEC_NUM_OF_INTERRUPT_SOURCE; cnt++) {
  400a54:	3401      	adds	r4, #1
  400a56:	2c10      	cmp	r4, #16
  400a58:	d022      	beq.n	400aa0 <afec_process_callback+0x7c>
		if (cnt < AFEC_INTERRUPT_DATA_READY) {
  400a5a:	2c0b      	cmp	r4, #11
  400a5c:	d8f1      	bhi.n	400a42 <afec_process_callback+0x1e>
			if (status & (1 << cnt)) {
  400a5e:	9a01      	ldr	r2, [sp, #4]
  400a60:	2301      	movs	r3, #1
  400a62:	40a3      	lsls	r3, r4
  400a64:	4213      	tst	r3, r2
  400a66:	d0f5      	beq.n	400a54 <afec_process_callback+0x30>
	if (afec_callback_pointer[inst_num][source]) {
  400a68:	192b      	adds	r3, r5, r4
  400a6a:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
  400a6e:	2b00      	cmp	r3, #0
  400a70:	d0f0      	beq.n	400a54 <afec_process_callback+0x30>
		afec_callback_pointer[inst_num][source]();
  400a72:	4798      	blx	r3
  400a74:	e7ee      	b.n	400a54 <afec_process_callback+0x30>
	if (afec_callback_pointer[inst_num][source]) {
  400a76:	192b      	adds	r3, r5, r4
  400a78:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
  400a7c:	2b00      	cmp	r3, #0
  400a7e:	d0e9      	beq.n	400a54 <afec_process_callback+0x30>
		afec_callback_pointer[inst_num][source]();
  400a80:	4798      	blx	r3
  400a82:	e7e7      	b.n	400a54 <afec_process_callback+0x30>
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
			}
		} else {
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1 + AFEC_INTERRUPT_GAP2))) {
  400a84:	9a01      	ldr	r2, [sp, #4]
  400a86:	f104 010f 	add.w	r1, r4, #15
  400a8a:	2301      	movs	r3, #1
  400a8c:	408b      	lsls	r3, r1
  400a8e:	4213      	tst	r3, r2
  400a90:	d0e0      	beq.n	400a54 <afec_process_callback+0x30>
	if (afec_callback_pointer[inst_num][source]) {
  400a92:	192b      	adds	r3, r5, r4
  400a94:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
  400a98:	2b00      	cmp	r3, #0
  400a9a:	d0db      	beq.n	400a54 <afec_process_callback+0x30>
		afec_callback_pointer[inst_num][source]();
  400a9c:	4798      	blx	r3
  400a9e:	e7d9      	b.n	400a54 <afec_process_callback+0x30>
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
			}
		}
	}
}
  400aa0:	b002      	add	sp, #8
  400aa2:	bd70      	pop	{r4, r5, r6, pc}
  400aa4:	20400b30 	.word	0x20400b30
  400aa8:	40064000 	.word	0x40064000

00400aac <afec_ch_set_config>:
{
  400aac:	b430      	push	{r4, r5}
	reg = afec->AFEC_DIFFR;
  400aae:	6e04      	ldr	r4, [r0, #96]	; 0x60
	reg &= ~(0x1u << channel);
  400ab0:	2301      	movs	r3, #1
  400ab2:	408b      	lsls	r3, r1
  400ab4:	ea24 0403 	bic.w	r4, r4, r3
	reg |= (config->diff) ? (0x1u << channel) : 0;
  400ab8:	7815      	ldrb	r5, [r2, #0]
  400aba:	2d00      	cmp	r5, #0
  400abc:	bf08      	it	eq
  400abe:	2300      	moveq	r3, #0
  400ac0:	4323      	orrs	r3, r4
	afec->AFEC_DIFFR = reg;
  400ac2:	6603      	str	r3, [r0, #96]	; 0x60
	reg = afec->AFEC_CGR;
  400ac4:	6d44      	ldr	r4, [r0, #84]	; 0x54
	reg &= ~(0x03u << (2 * channel));
  400ac6:	004b      	lsls	r3, r1, #1
  400ac8:	2103      	movs	r1, #3
  400aca:	4099      	lsls	r1, r3
  400acc:	ea24 0401 	bic.w	r4, r4, r1
	reg |= (config->gain) << (2 * channel);
  400ad0:	7851      	ldrb	r1, [r2, #1]
  400ad2:	4099      	lsls	r1, r3
  400ad4:	4321      	orrs	r1, r4
	afec->AFEC_CGR = reg;
  400ad6:	6541      	str	r1, [r0, #84]	; 0x54
}
  400ad8:	bc30      	pop	{r4, r5}
  400ada:	4770      	bx	lr

00400adc <afec_temp_sensor_set_config>:
	reg = ((config->rctc) ? AFEC_TEMPMR_RTCT : 0) | (config->mode);
  400adc:	784b      	ldrb	r3, [r1, #1]
  400ade:	780a      	ldrb	r2, [r1, #0]
  400ae0:	4313      	orrs	r3, r2
	afec->AFEC_TEMPMR = reg;
  400ae2:	6703      	str	r3, [r0, #112]	; 0x70
			AFEC_TEMPCWR_THIGHTHRES(config->high_threshold);
  400ae4:	888a      	ldrh	r2, [r1, #4]
	afec->AFEC_TEMPCWR = AFEC_TEMPCWR_TLOWTHRES(config->low_threshold) |
  400ae6:	884b      	ldrh	r3, [r1, #2]
  400ae8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  400aec:	6743      	str	r3, [r0, #116]	; 0x74
  400aee:	4770      	bx	lr

00400af0 <afec_get_config_defaults>:
	cfg->resolution = AFEC_12_BITS;
  400af0:	2200      	movs	r2, #0
  400af2:	6002      	str	r2, [r0, #0]
	cfg->mck = sysclk_get_cpu_hz();
  400af4:	4b08      	ldr	r3, [pc, #32]	; (400b18 <afec_get_config_defaults+0x28>)
  400af6:	6043      	str	r3, [r0, #4]
		cfg->afec_clock = 6000000UL;
  400af8:	4b08      	ldr	r3, [pc, #32]	; (400b1c <afec_get_config_defaults+0x2c>)
  400afa:	6083      	str	r3, [r0, #8]
		cfg->startup_time = AFEC_STARTUP_TIME_4;
  400afc:	f44f 2380 	mov.w	r3, #262144	; 0x40000
  400b00:	60c3      	str	r3, [r0, #12]
		cfg->tracktim = 2;
  400b02:	2302      	movs	r3, #2
  400b04:	7403      	strb	r3, [r0, #16]
		cfg->transfer = 1;
  400b06:	2301      	movs	r3, #1
  400b08:	7443      	strb	r3, [r0, #17]
		cfg->anach = true;
  400b0a:	7483      	strb	r3, [r0, #18]
		cfg->useq = false;
  400b0c:	74c2      	strb	r2, [r0, #19]
		cfg->tag = true;
  400b0e:	7503      	strb	r3, [r0, #20]
		cfg->stm = true;
  400b10:	7543      	strb	r3, [r0, #21]
		cfg->ibctl = 1;
  400b12:	7583      	strb	r3, [r0, #22]
  400b14:	4770      	bx	lr
  400b16:	bf00      	nop
  400b18:	11e1a300 	.word	0x11e1a300
  400b1c:	005b8d80 	.word	0x005b8d80

00400b20 <afec_ch_get_config_defaults>:
	cfg->diff = false;
  400b20:	2300      	movs	r3, #0
  400b22:	7003      	strb	r3, [r0, #0]
   	cfg->gain = AFEC_GAINVALUE_1;
  400b24:	2301      	movs	r3, #1
  400b26:	7043      	strb	r3, [r0, #1]
  400b28:	4770      	bx	lr

00400b2a <afec_temp_sensor_get_config_defaults>:
	cfg->rctc = false;
  400b2a:	2300      	movs	r3, #0
  400b2c:	7003      	strb	r3, [r0, #0]
	cfg->mode= AFEC_TEMP_CMP_MODE_2;
  400b2e:	2320      	movs	r3, #32
  400b30:	7043      	strb	r3, [r0, #1]
	cfg->low_threshold= 0xFF;
  400b32:	23ff      	movs	r3, #255	; 0xff
  400b34:	8043      	strh	r3, [r0, #2]
	cfg->high_threshold= 0xFFF;
  400b36:	f640 73ff 	movw	r3, #4095	; 0xfff
  400b3a:	8083      	strh	r3, [r0, #4]
  400b3c:	4770      	bx	lr
	...

00400b40 <afec_init>:
	return afec->AFEC_ISR;
  400b40:	6b02      	ldr	r2, [r0, #48]	; 0x30
	if ((afec_get_interrupt_status(afec) & AFEC_ISR_DRDY) == AFEC_ISR_DRDY) {
  400b42:	f012 7280 	ands.w	r2, r2, #16777216	; 0x1000000
  400b46:	d001      	beq.n	400b4c <afec_init+0xc>
		return STATUS_ERR_BUSY;
  400b48:	2019      	movs	r0, #25
  400b4a:	4770      	bx	lr
{
  400b4c:	b410      	push	{r4}
	afec->AFEC_CR = AFEC_CR_SWRST;
  400b4e:	2301      	movs	r3, #1
  400b50:	6003      	str	r3, [r0, #0]
	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  400b52:	7ccb      	ldrb	r3, [r1, #19]
  400b54:	2b00      	cmp	r3, #0
  400b56:	bf18      	it	ne
  400b58:	f04f 4200 	movne.w	r2, #2147483648	; 0x80000000
			AFEC_MR_PRESCAL((config->mck / config->afec_clock )- 1) |
  400b5c:	684b      	ldr	r3, [r1, #4]
  400b5e:	688c      	ldr	r4, [r1, #8]
  400b60:	fbb3 f3f4 	udiv	r3, r3, r4
  400b64:	3b01      	subs	r3, #1
  400b66:	021b      	lsls	r3, r3, #8
  400b68:	b29b      	uxth	r3, r3
	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  400b6a:	68cc      	ldr	r4, [r1, #12]
  400b6c:	f444 0400 	orr.w	r4, r4, #8388608	; 0x800000
  400b70:	4323      	orrs	r3, r4
			AFEC_MR_TRACKTIM(config->tracktim) |
  400b72:	7c0c      	ldrb	r4, [r1, #16]
  400b74:	0624      	lsls	r4, r4, #24
  400b76:	f004 6470 	and.w	r4, r4, #251658240	; 0xf000000
	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  400b7a:	4323      	orrs	r3, r4
			AFEC_MR_TRANSFER(config->transfer) |
  400b7c:	7c4c      	ldrb	r4, [r1, #17]
  400b7e:	0724      	lsls	r4, r4, #28
  400b80:	f004 5440 	and.w	r4, r4, #805306368	; 0x30000000
	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  400b84:	4323      	orrs	r3, r4
  400b86:	4313      	orrs	r3, r2
	afec->AFEC_MR = reg;
  400b88:	6043      	str	r3, [r0, #4]
	afec->AFEC_EMR = (config->tag ? AFEC_EMR_TAG : 0) |
  400b8a:	7d0b      	ldrb	r3, [r1, #20]
  400b8c:	2b00      	cmp	r3, #0
  400b8e:	bf14      	ite	ne
  400b90:	f04f 7380 	movne.w	r3, #16777216	; 0x1000000
  400b94:	2300      	moveq	r3, #0
  400b96:	680a      	ldr	r2, [r1, #0]
  400b98:	4313      	orrs	r3, r2
			(config->stm ? AFEC_EMR_STM : 0);
  400b9a:	7d4a      	ldrb	r2, [r1, #21]
  400b9c:	2a00      	cmp	r2, #0
  400b9e:	bf14      	ite	ne
  400ba0:	f04f 7200 	movne.w	r2, #33554432	; 0x2000000
  400ba4:	2200      	moveq	r2, #0
			(config->resolution) |
  400ba6:	4313      	orrs	r3, r2
	afec->AFEC_EMR = (config->tag ? AFEC_EMR_TAG : 0) |
  400ba8:	6083      	str	r3, [r0, #8]
	afec->AFEC_ACR = AFEC_ACR_IBCTL(config->ibctl) | AFEC_ACR_PGA0EN | AFEC_ACR_PGA1EN;
  400baa:	7d8b      	ldrb	r3, [r1, #22]
  400bac:	021b      	lsls	r3, r3, #8
  400bae:	f403 7340 	and.w	r3, r3, #768	; 0x300
  400bb2:	f043 030c 	orr.w	r3, r3, #12
  400bb6:	f8c0 3094 	str.w	r3, [r0, #148]	; 0x94
	if(afec == AFEC0) {
  400bba:	4b0f      	ldr	r3, [pc, #60]	; (400bf8 <afec_init+0xb8>)
  400bbc:	4298      	cmp	r0, r3
  400bbe:	d006      	beq.n	400bce <afec_init+0x8e>
	if(afec == AFEC1) {
  400bc0:	4b0e      	ldr	r3, [pc, #56]	; (400bfc <afec_init+0xbc>)
  400bc2:	4298      	cmp	r0, r3
  400bc4:	d00d      	beq.n	400be2 <afec_init+0xa2>
	return STATUS_OK;
  400bc6:	2000      	movs	r0, #0
}
  400bc8:	f85d 4b04 	ldr.w	r4, [sp], #4
  400bcc:	4770      	bx	lr
  400bce:	4b0c      	ldr	r3, [pc, #48]	; (400c00 <afec_init+0xc0>)
  400bd0:	f103 0140 	add.w	r1, r3, #64	; 0x40
			afec_callback_pointer[0][i] = 0;
  400bd4:	2200      	movs	r2, #0
  400bd6:	f843 2f04 	str.w	r2, [r3, #4]!
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
  400bda:	428b      	cmp	r3, r1
  400bdc:	d1fb      	bne.n	400bd6 <afec_init+0x96>
	return STATUS_OK;
  400bde:	2000      	movs	r0, #0
  400be0:	e7f2      	b.n	400bc8 <afec_init+0x88>
  400be2:	4b08      	ldr	r3, [pc, #32]	; (400c04 <afec_init+0xc4>)
  400be4:	f103 0140 	add.w	r1, r3, #64	; 0x40
			afec_callback_pointer[1][i] = 0;
  400be8:	2200      	movs	r2, #0
  400bea:	f843 2b04 	str.w	r2, [r3], #4
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
  400bee:	428b      	cmp	r3, r1
  400bf0:	d1fb      	bne.n	400bea <afec_init+0xaa>
	return STATUS_OK;
  400bf2:	2000      	movs	r0, #0
  400bf4:	e7e8      	b.n	400bc8 <afec_init+0x88>
  400bf6:	bf00      	nop
  400bf8:	4003c000 	.word	0x4003c000
  400bfc:	40064000 	.word	0x40064000
  400c00:	20400b2c 	.word	0x20400b2c
  400c04:	20400b70 	.word	0x20400b70

00400c08 <afec_enable_interrupt>:
	if (interrupt_source == AFEC_INTERRUPT_ALL) {
  400c08:	4b0c      	ldr	r3, [pc, #48]	; (400c3c <afec_enable_interrupt+0x34>)
  400c0a:	4299      	cmp	r1, r3
  400c0c:	d007      	beq.n	400c1e <afec_enable_interrupt+0x16>
	if (interrupt_source < AFEC_INTERRUPT_DATA_READY) {
  400c0e:	290b      	cmp	r1, #11
  400c10:	d80b      	bhi.n	400c2a <afec_enable_interrupt+0x22>
		if (interrupt_source == AFEC_INTERRUPT_EOC_11) {
  400c12:	d006      	beq.n	400c22 <afec_enable_interrupt+0x1a>
			afec->AFEC_IER = 1 << interrupt_source;
  400c14:	2301      	movs	r3, #1
  400c16:	fa03 f101 	lsl.w	r1, r3, r1
  400c1a:	6241      	str	r1, [r0, #36]	; 0x24
  400c1c:	4770      	bx	lr
		afec->AFEC_IER = AFEC_INTERRUPT_ALL;
  400c1e:	6243      	str	r3, [r0, #36]	; 0x24
		return;
  400c20:	4770      	bx	lr
			afec->AFEC_IER = 1 << AFEC_TEMP_INT_SOURCE_NUM;
  400c22:	f44f 6300 	mov.w	r3, #2048	; 0x800
  400c26:	6243      	str	r3, [r0, #36]	; 0x24
  400c28:	4770      	bx	lr
	} else if (interrupt_source < AFEC_INTERRUPT_TEMP_CHANGE) {
  400c2a:	290e      	cmp	r1, #14
		afec->AFEC_IER = 1 << (interrupt_source + AFEC_INTERRUPT_GAP1);
  400c2c:	bf94      	ite	ls
  400c2e:	310c      	addls	r1, #12
				+ AFEC_INTERRUPT_GAP2);
  400c30:	310f      	addhi	r1, #15
		afec->AFEC_IER = 1 << (interrupt_source + AFEC_INTERRUPT_GAP1
  400c32:	2301      	movs	r3, #1
  400c34:	fa03 f101 	lsl.w	r1, r3, r1
  400c38:	6241      	str	r1, [r0, #36]	; 0x24
  400c3a:	4770      	bx	lr
  400c3c:	47000fff 	.word	0x47000fff

00400c40 <afec_set_callback>:
{
  400c40:	b538      	push	{r3, r4, r5, lr}
	if (afec == AFEC1) {
  400c42:	4c11      	ldr	r4, [pc, #68]	; (400c88 <afec_set_callback+0x48>)
  400c44:	42a0      	cmp	r0, r4
	afec_callback_pointer[i][source] = callback;
  400c46:	bf0c      	ite	eq
  400c48:	2410      	moveq	r4, #16
  400c4a:	2400      	movne	r4, #0
  400c4c:	440c      	add	r4, r1
  400c4e:	4d0f      	ldr	r5, [pc, #60]	; (400c8c <afec_set_callback+0x4c>)
  400c50:	f845 2024 	str.w	r2, [r5, r4, lsl #2]
	if (!i) {
  400c54:	d10a      	bne.n	400c6c <afec_set_callback+0x2c>
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  400c56:	4a0e      	ldr	r2, [pc, #56]	; (400c90 <afec_set_callback+0x50>)
  400c58:	f44f 7480 	mov.w	r4, #256	; 0x100
  400c5c:	f8c2 4184 	str.w	r4, [r2, #388]	; 0x184
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  400c60:	015b      	lsls	r3, r3, #5
  400c62:	b2db      	uxtb	r3, r3
  400c64:	f882 3328 	strb.w	r3, [r2, #808]	; 0x328
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  400c68:	6054      	str	r4, [r2, #4]
  400c6a:	e009      	b.n	400c80 <afec_set_callback+0x40>
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  400c6c:	4a08      	ldr	r2, [pc, #32]	; (400c90 <afec_set_callback+0x50>)
  400c6e:	f04f 5400 	mov.w	r4, #536870912	; 0x20000000
  400c72:	f8c2 4180 	str.w	r4, [r2, #384]	; 0x180
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  400c76:	015b      	lsls	r3, r3, #5
  400c78:	b2db      	uxtb	r3, r3
  400c7a:	f882 331d 	strb.w	r3, [r2, #797]	; 0x31d
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  400c7e:	6014      	str	r4, [r2, #0]
	afec_enable_interrupt(afec, source);
  400c80:	4b04      	ldr	r3, [pc, #16]	; (400c94 <afec_set_callback+0x54>)
  400c82:	4798      	blx	r3
  400c84:	bd38      	pop	{r3, r4, r5, pc}
  400c86:	bf00      	nop
  400c88:	40064000 	.word	0x40064000
  400c8c:	20400b30 	.word	0x20400b30
  400c90:	e000e100 	.word	0xe000e100
  400c94:	00400c09 	.word	0x00400c09

00400c98 <AFEC0_Handler>:

/**
 * \brief Interrupt handler for AFEC0.
 */
void AFEC0_Handler(void)
{
  400c98:	b508      	push	{r3, lr}
	afec_process_callback(AFEC0);
  400c9a:	4802      	ldr	r0, [pc, #8]	; (400ca4 <AFEC0_Handler+0xc>)
  400c9c:	4b02      	ldr	r3, [pc, #8]	; (400ca8 <AFEC0_Handler+0x10>)
  400c9e:	4798      	blx	r3
  400ca0:	bd08      	pop	{r3, pc}
  400ca2:	bf00      	nop
  400ca4:	4003c000 	.word	0x4003c000
  400ca8:	00400a25 	.word	0x00400a25

00400cac <AFEC1_Handler>:

/**
 * \brief Interrupt handler for AFEC1.
 */
void AFEC1_Handler(void)
{
  400cac:	b508      	push	{r3, lr}
	afec_process_callback(AFEC1);
  400cae:	4802      	ldr	r0, [pc, #8]	; (400cb8 <AFEC1_Handler+0xc>)
  400cb0:	4b02      	ldr	r3, [pc, #8]	; (400cbc <AFEC1_Handler+0x10>)
  400cb2:	4798      	blx	r3
  400cb4:	bd08      	pop	{r3, pc}
  400cb6:	bf00      	nop
  400cb8:	40064000 	.word	0x40064000
  400cbc:	00400a25 	.word	0x00400a25

00400cc0 <afec_enable>:
 * \brief Enable AFEC Module.
 *
 * \param afec  Base address of the AFEC
 */
void afec_enable(Afec *const afec)
{
  400cc0:	b500      	push	{lr}
  400cc2:	b083      	sub	sp, #12
	Assert(afec);
	uint32_t pid;

	pid = afec_find_pid(afec);
	/* Enable peripheral clock. */
	pmc_enable_periph_clk(pid);
  400cc4:	4b13      	ldr	r3, [pc, #76]	; (400d14 <afec_enable+0x54>)
  400cc6:	4298      	cmp	r0, r3
  400cc8:	bf0c      	ite	eq
  400cca:	2028      	moveq	r0, #40	; 0x28
  400ccc:	201d      	movne	r0, #29
  400cce:	4b12      	ldr	r3, [pc, #72]	; (400d18 <afec_enable+0x58>)
  400cd0:	4798      	blx	r3
static inline void sleepmgr_lock_mode(enum sleepmgr_mode mode)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] >= 0xff) {
  400cd2:	4b12      	ldr	r3, [pc, #72]	; (400d1c <afec_enable+0x5c>)
  400cd4:	789b      	ldrb	r3, [r3, #2]
  400cd6:	2bff      	cmp	r3, #255	; 0xff
  400cd8:	d01a      	beq.n	400d10 <afec_enable+0x50>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  400cda:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  400cde:	fab3 f383 	clz	r3, r3
  400ce2:	095b      	lsrs	r3, r3, #5
  400ce4:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  400ce6:	b672      	cpsid	i
  __ASM volatile ("dmb");
  400ce8:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  400cec:	2200      	movs	r2, #0
  400cee:	4b0c      	ldr	r3, [pc, #48]	; (400d20 <afec_enable+0x60>)
  400cf0:	701a      	strb	r2, [r3, #0]
	return flags;
  400cf2:	9901      	ldr	r1, [sp, #4]
	}

	// Enter a critical section
	flags = cpu_irq_save();

	++sleepmgr_locks[mode];
  400cf4:	4a09      	ldr	r2, [pc, #36]	; (400d1c <afec_enable+0x5c>)
  400cf6:	7893      	ldrb	r3, [r2, #2]
  400cf8:	3301      	adds	r3, #1
  400cfa:	7093      	strb	r3, [r2, #2]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  400cfc:	b129      	cbz	r1, 400d0a <afec_enable+0x4a>
		cpu_irq_enable();
  400cfe:	2201      	movs	r2, #1
  400d00:	4b07      	ldr	r3, [pc, #28]	; (400d20 <afec_enable+0x60>)
  400d02:	701a      	strb	r2, [r3, #0]
  400d04:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  400d08:	b662      	cpsie	i
	sleepmgr_lock_mode(SLEEPMGR_SLEEP_WFI);
}
  400d0a:	b003      	add	sp, #12
  400d0c:	f85d fb04 	ldr.w	pc, [sp], #4
  400d10:	e7fe      	b.n	400d10 <afec_enable+0x50>
  400d12:	bf00      	nop
  400d14:	40064000 	.word	0x40064000
  400d18:	00400fbd 	.word	0x00400fbd
  400d1c:	20400b1c 	.word	0x20400b1c
  400d20:	2040000b 	.word	0x2040000b

00400d24 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  400d24:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  400d26:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400d2a:	d03a      	beq.n	400da2 <pio_set_peripheral+0x7e>
  400d2c:	d813      	bhi.n	400d56 <pio_set_peripheral+0x32>
  400d2e:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400d32:	d025      	beq.n	400d80 <pio_set_peripheral+0x5c>
  400d34:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400d38:	d10a      	bne.n	400d50 <pio_set_peripheral+0x2c>

		ul_sr = p_pio->PIO_ABCDSR[1];
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
		break;
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400d3a:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400d3c:	4313      	orrs	r3, r2
  400d3e:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400d40:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400d42:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400d44:	400b      	ands	r3, r1
  400d46:	ea23 0302 	bic.w	r3, r3, r2
  400d4a:	6743      	str	r3, [r0, #116]	; 0x74
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  400d4c:	6042      	str	r2, [r0, #4]
  400d4e:	4770      	bx	lr
	switch (ul_type) {
  400d50:	2900      	cmp	r1, #0
  400d52:	d1fb      	bne.n	400d4c <pio_set_peripheral+0x28>
  400d54:	4770      	bx	lr
  400d56:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400d5a:	d021      	beq.n	400da0 <pio_set_peripheral+0x7c>
  400d5c:	d809      	bhi.n	400d72 <pio_set_peripheral+0x4e>
  400d5e:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  400d62:	d1f3      	bne.n	400d4c <pio_set_peripheral+0x28>
		ul_sr = p_pio->PIO_ABCDSR[0];
  400d64:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400d66:	4313      	orrs	r3, r2
  400d68:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400d6a:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400d6c:	4313      	orrs	r3, r2
  400d6e:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400d70:	e7ec      	b.n	400d4c <pio_set_peripheral+0x28>
	switch (ul_type) {
  400d72:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400d76:	d013      	beq.n	400da0 <pio_set_peripheral+0x7c>
  400d78:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400d7c:	d010      	beq.n	400da0 <pio_set_peripheral+0x7c>
  400d7e:	e7e5      	b.n	400d4c <pio_set_peripheral+0x28>
{
  400d80:	b410      	push	{r4}
		ul_sr = p_pio->PIO_ABCDSR[0];
  400d82:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400d84:	6f04      	ldr	r4, [r0, #112]	; 0x70
  400d86:	43d3      	mvns	r3, r2
  400d88:	4021      	ands	r1, r4
  400d8a:	461c      	mov	r4, r3
  400d8c:	4019      	ands	r1, r3
  400d8e:	6701      	str	r1, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400d90:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400d92:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400d94:	400b      	ands	r3, r1
  400d96:	4023      	ands	r3, r4
  400d98:	6743      	str	r3, [r0, #116]	; 0x74
	p_pio->PIO_PDR = ul_mask;
  400d9a:	6042      	str	r2, [r0, #4]
}
  400d9c:	f85d 4b04 	ldr.w	r4, [sp], #4
  400da0:	4770      	bx	lr
		ul_sr = p_pio->PIO_ABCDSR[0];
  400da2:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400da4:	6f01      	ldr	r1, [r0, #112]	; 0x70
  400da6:	400b      	ands	r3, r1
  400da8:	ea23 0302 	bic.w	r3, r3, r2
  400dac:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400dae:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400db0:	4313      	orrs	r3, r2
  400db2:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400db4:	e7ca      	b.n	400d4c <pio_set_peripheral+0x28>

00400db6 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  400db6:	b410      	push	{r4}
  400db8:	9c01      	ldr	r4, [sp, #4]
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  400dba:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  400dbc:	b94c      	cbnz	r4, 400dd2 <pio_set_output+0x1c>
		p_pio->PIO_PUDR = ul_mask;
  400dbe:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
  400dc0:	b14b      	cbz	r3, 400dd6 <pio_set_output+0x20>
		p_pio->PIO_MDER = ul_mask;
  400dc2:	6501      	str	r1, [r0, #80]	; 0x50
	if (ul_default_level) {
  400dc4:	b94a      	cbnz	r2, 400dda <pio_set_output+0x24>
		p_pio->PIO_CODR = ul_mask;
  400dc6:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
  400dc8:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  400dca:	6001      	str	r1, [r0, #0]
}
  400dcc:	f85d 4b04 	ldr.w	r4, [sp], #4
  400dd0:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
  400dd2:	6641      	str	r1, [r0, #100]	; 0x64
  400dd4:	e7f4      	b.n	400dc0 <pio_set_output+0xa>
		p_pio->PIO_MDDR = ul_mask;
  400dd6:	6541      	str	r1, [r0, #84]	; 0x54
  400dd8:	e7f4      	b.n	400dc4 <pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
  400dda:	6301      	str	r1, [r0, #48]	; 0x30
  400ddc:	e7f4      	b.n	400dc8 <pio_set_output+0x12>

00400dde <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  400dde:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  400de0:	4770      	bx	lr

00400de2 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  400de2:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  400de4:	4770      	bx	lr
	...

00400de8 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  400de8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400dec:	4604      	mov	r4, r0
  400dee:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400df0:	4b0e      	ldr	r3, [pc, #56]	; (400e2c <pio_handler_process+0x44>)
  400df2:	4798      	blx	r3
  400df4:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  400df6:	4620      	mov	r0, r4
  400df8:	4b0d      	ldr	r3, [pc, #52]	; (400e30 <pio_handler_process+0x48>)
  400dfa:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  400dfc:	4005      	ands	r5, r0
  400dfe:	d013      	beq.n	400e28 <pio_handler_process+0x40>
  400e00:	4c0c      	ldr	r4, [pc, #48]	; (400e34 <pio_handler_process+0x4c>)
  400e02:	f104 0660 	add.w	r6, r4, #96	; 0x60
  400e06:	e003      	b.n	400e10 <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  400e08:	42b4      	cmp	r4, r6
  400e0a:	d00d      	beq.n	400e28 <pio_handler_process+0x40>
  400e0c:	3410      	adds	r4, #16
		while (status != 0) {
  400e0e:	b15d      	cbz	r5, 400e28 <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  400e10:	6820      	ldr	r0, [r4, #0]
  400e12:	4540      	cmp	r0, r8
  400e14:	d1f8      	bne.n	400e08 <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  400e16:	6861      	ldr	r1, [r4, #4]
  400e18:	4229      	tst	r1, r5
  400e1a:	d0f5      	beq.n	400e08 <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  400e1c:	68e3      	ldr	r3, [r4, #12]
  400e1e:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  400e20:	6863      	ldr	r3, [r4, #4]
  400e22:	ea25 0503 	bic.w	r5, r5, r3
  400e26:	e7ef      	b.n	400e08 <pio_handler_process+0x20>
  400e28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400e2c:	00400ddf 	.word	0x00400ddf
  400e30:	00400de3 	.word	0x00400de3
  400e34:	204009f0 	.word	0x204009f0

00400e38 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  400e38:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  400e3a:	210a      	movs	r1, #10
  400e3c:	4801      	ldr	r0, [pc, #4]	; (400e44 <PIOA_Handler+0xc>)
  400e3e:	4b02      	ldr	r3, [pc, #8]	; (400e48 <PIOA_Handler+0x10>)
  400e40:	4798      	blx	r3
  400e42:	bd08      	pop	{r3, pc}
  400e44:	400e0e00 	.word	0x400e0e00
  400e48:	00400de9 	.word	0x00400de9

00400e4c <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  400e4c:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  400e4e:	210b      	movs	r1, #11
  400e50:	4801      	ldr	r0, [pc, #4]	; (400e58 <PIOB_Handler+0xc>)
  400e52:	4b02      	ldr	r3, [pc, #8]	; (400e5c <PIOB_Handler+0x10>)
  400e54:	4798      	blx	r3
  400e56:	bd08      	pop	{r3, pc}
  400e58:	400e1000 	.word	0x400e1000
  400e5c:	00400de9 	.word	0x00400de9

00400e60 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  400e60:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  400e62:	210c      	movs	r1, #12
  400e64:	4801      	ldr	r0, [pc, #4]	; (400e6c <PIOC_Handler+0xc>)
  400e66:	4b02      	ldr	r3, [pc, #8]	; (400e70 <PIOC_Handler+0x10>)
  400e68:	4798      	blx	r3
  400e6a:	bd08      	pop	{r3, pc}
  400e6c:	400e1200 	.word	0x400e1200
  400e70:	00400de9 	.word	0x00400de9

00400e74 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  400e74:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
  400e76:	2110      	movs	r1, #16
  400e78:	4801      	ldr	r0, [pc, #4]	; (400e80 <PIOD_Handler+0xc>)
  400e7a:	4b02      	ldr	r3, [pc, #8]	; (400e84 <PIOD_Handler+0x10>)
  400e7c:	4798      	blx	r3
  400e7e:	bd08      	pop	{r3, pc}
  400e80:	400e1400 	.word	0x400e1400
  400e84:	00400de9 	.word	0x00400de9

00400e88 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  400e88:	b508      	push	{r3, lr}
	pio_handler_process(PIOE, ID_PIOE);
  400e8a:	2111      	movs	r1, #17
  400e8c:	4801      	ldr	r0, [pc, #4]	; (400e94 <PIOE_Handler+0xc>)
  400e8e:	4b02      	ldr	r3, [pc, #8]	; (400e98 <PIOE_Handler+0x10>)
  400e90:	4798      	blx	r3
  400e92:	bd08      	pop	{r3, pc}
  400e94:	400e1600 	.word	0x400e1600
  400e98:	00400de9 	.word	0x00400de9

00400e9c <pmc_mck_set_division>:
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
	switch (ul_div) {
  400e9c:	2803      	cmp	r0, #3
  400e9e:	d011      	beq.n	400ec4 <pmc_mck_set_division+0x28>
  400ea0:	2804      	cmp	r0, #4
  400ea2:	d012      	beq.n	400eca <pmc_mck_set_division+0x2e>
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  400ea4:	2802      	cmp	r0, #2
  400ea6:	bf0c      	ite	eq
  400ea8:	f44f 7180 	moveq.w	r1, #256	; 0x100
  400eac:	2100      	movne	r1, #0
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  400eae:	4a08      	ldr	r2, [pc, #32]	; (400ed0 <pmc_mck_set_division+0x34>)
  400eb0:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400eb2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  400eb6:	430b      	orrs	r3, r1
	PMC->PMC_MCKR =
  400eb8:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  400eba:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400ebc:	f013 0f08 	tst.w	r3, #8
  400ec0:	d0fb      	beq.n	400eba <pmc_mck_set_division+0x1e>
}
  400ec2:	4770      	bx	lr
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  400ec4:	f44f 7140 	mov.w	r1, #768	; 0x300
			break;
  400ec8:	e7f1      	b.n	400eae <pmc_mck_set_division+0x12>
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  400eca:	f44f 7100 	mov.w	r1, #512	; 0x200
			break;
  400ece:	e7ee      	b.n	400eae <pmc_mck_set_division+0x12>
  400ed0:	400e0600 	.word	0x400e0600

00400ed4 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400ed4:	4a17      	ldr	r2, [pc, #92]	; (400f34 <pmc_switch_mck_to_pllack+0x60>)
  400ed6:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400ed8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  400edc:	4318      	orrs	r0, r3
  400ede:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400ee0:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400ee2:	f013 0f08 	tst.w	r3, #8
  400ee6:	d10a      	bne.n	400efe <pmc_switch_mck_to_pllack+0x2a>
  400ee8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400eec:	4911      	ldr	r1, [pc, #68]	; (400f34 <pmc_switch_mck_to_pllack+0x60>)
  400eee:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400ef0:	f012 0f08 	tst.w	r2, #8
  400ef4:	d103      	bne.n	400efe <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400ef6:	3b01      	subs	r3, #1
  400ef8:	d1f9      	bne.n	400eee <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  400efa:	2001      	movs	r0, #1
  400efc:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  400efe:	4a0d      	ldr	r2, [pc, #52]	; (400f34 <pmc_switch_mck_to_pllack+0x60>)
  400f00:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400f02:	f023 0303 	bic.w	r3, r3, #3
  400f06:	f043 0302 	orr.w	r3, r3, #2
  400f0a:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400f0c:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400f0e:	f013 0f08 	tst.w	r3, #8
  400f12:	d10a      	bne.n	400f2a <pmc_switch_mck_to_pllack+0x56>
  400f14:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400f18:	4906      	ldr	r1, [pc, #24]	; (400f34 <pmc_switch_mck_to_pllack+0x60>)
  400f1a:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400f1c:	f012 0f08 	tst.w	r2, #8
  400f20:	d105      	bne.n	400f2e <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400f22:	3b01      	subs	r3, #1
  400f24:	d1f9      	bne.n	400f1a <pmc_switch_mck_to_pllack+0x46>
			return 1;
  400f26:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  400f28:	4770      	bx	lr
	return 0;
  400f2a:	2000      	movs	r0, #0
  400f2c:	4770      	bx	lr
  400f2e:	2000      	movs	r0, #0
  400f30:	4770      	bx	lr
  400f32:	bf00      	nop
  400f34:	400e0600 	.word	0x400e0600

00400f38 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  400f38:	b9a0      	cbnz	r0, 400f64 <pmc_switch_mainck_to_xtal+0x2c>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400f3a:	480e      	ldr	r0, [pc, #56]	; (400f74 <pmc_switch_mainck_to_xtal+0x3c>)
  400f3c:	6a03      	ldr	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  400f3e:	0209      	lsls	r1, r1, #8
  400f40:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400f42:	4a0d      	ldr	r2, [pc, #52]	; (400f78 <pmc_switch_mainck_to_xtal+0x40>)
  400f44:	401a      	ands	r2, r3
  400f46:	4b0d      	ldr	r3, [pc, #52]	; (400f7c <pmc_switch_mainck_to_xtal+0x44>)
  400f48:	4313      	orrs	r3, r2
  400f4a:	4319      	orrs	r1, r3
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400f4c:	6201      	str	r1, [r0, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  400f4e:	4602      	mov	r2, r0
  400f50:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400f52:	f013 0f01 	tst.w	r3, #1
  400f56:	d0fb      	beq.n	400f50 <pmc_switch_mainck_to_xtal+0x18>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  400f58:	4a06      	ldr	r2, [pc, #24]	; (400f74 <pmc_switch_mainck_to_xtal+0x3c>)
  400f5a:	6a11      	ldr	r1, [r2, #32]
  400f5c:	4b08      	ldr	r3, [pc, #32]	; (400f80 <pmc_switch_mainck_to_xtal+0x48>)
  400f5e:	430b      	orrs	r3, r1
  400f60:	6213      	str	r3, [r2, #32]
  400f62:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400f64:	4903      	ldr	r1, [pc, #12]	; (400f74 <pmc_switch_mainck_to_xtal+0x3c>)
  400f66:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  400f68:	4a06      	ldr	r2, [pc, #24]	; (400f84 <pmc_switch_mainck_to_xtal+0x4c>)
  400f6a:	401a      	ands	r2, r3
  400f6c:	4b06      	ldr	r3, [pc, #24]	; (400f88 <pmc_switch_mainck_to_xtal+0x50>)
  400f6e:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400f70:	620b      	str	r3, [r1, #32]
  400f72:	4770      	bx	lr
  400f74:	400e0600 	.word	0x400e0600
  400f78:	ffc8fffc 	.word	0xffc8fffc
  400f7c:	00370001 	.word	0x00370001
  400f80:	01370000 	.word	0x01370000
  400f84:	fec8fffc 	.word	0xfec8fffc
  400f88:	01370002 	.word	0x01370002

00400f8c <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  400f8c:	4b02      	ldr	r3, [pc, #8]	; (400f98 <pmc_osc_is_ready_mainck+0xc>)
  400f8e:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400f90:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  400f94:	4770      	bx	lr
  400f96:	bf00      	nop
  400f98:	400e0600 	.word	0x400e0600

00400f9c <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  400f9c:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  400fa0:	4b01      	ldr	r3, [pc, #4]	; (400fa8 <pmc_disable_pllack+0xc>)
  400fa2:	629a      	str	r2, [r3, #40]	; 0x28
  400fa4:	4770      	bx	lr
  400fa6:	bf00      	nop
  400fa8:	400e0600 	.word	0x400e0600

00400fac <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  400fac:	4b02      	ldr	r3, [pc, #8]	; (400fb8 <pmc_is_locked_pllack+0xc>)
  400fae:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400fb0:	f000 0002 	and.w	r0, r0, #2
  400fb4:	4770      	bx	lr
  400fb6:	bf00      	nop
  400fb8:	400e0600 	.word	0x400e0600

00400fbc <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  400fbc:	283f      	cmp	r0, #63	; 0x3f
  400fbe:	d81e      	bhi.n	400ffe <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  400fc0:	281f      	cmp	r0, #31
  400fc2:	d80c      	bhi.n	400fde <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  400fc4:	4b11      	ldr	r3, [pc, #68]	; (40100c <pmc_enable_periph_clk+0x50>)
  400fc6:	699a      	ldr	r2, [r3, #24]
  400fc8:	2301      	movs	r3, #1
  400fca:	4083      	lsls	r3, r0
  400fcc:	4393      	bics	r3, r2
  400fce:	d018      	beq.n	401002 <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  400fd0:	2301      	movs	r3, #1
  400fd2:	fa03 f000 	lsl.w	r0, r3, r0
  400fd6:	4b0d      	ldr	r3, [pc, #52]	; (40100c <pmc_enable_periph_clk+0x50>)
  400fd8:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  400fda:	2000      	movs	r0, #0
  400fdc:	4770      	bx	lr
		ul_id -= 32;
  400fde:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  400fe0:	4b0a      	ldr	r3, [pc, #40]	; (40100c <pmc_enable_periph_clk+0x50>)
  400fe2:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  400fe6:	2301      	movs	r3, #1
  400fe8:	4083      	lsls	r3, r0
  400fea:	4393      	bics	r3, r2
  400fec:	d00b      	beq.n	401006 <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  400fee:	2301      	movs	r3, #1
  400ff0:	fa03 f000 	lsl.w	r0, r3, r0
  400ff4:	4b05      	ldr	r3, [pc, #20]	; (40100c <pmc_enable_periph_clk+0x50>)
  400ff6:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	return 0;
  400ffa:	2000      	movs	r0, #0
  400ffc:	4770      	bx	lr
		return 1;
  400ffe:	2001      	movs	r0, #1
  401000:	4770      	bx	lr
	return 0;
  401002:	2000      	movs	r0, #0
  401004:	4770      	bx	lr
  401006:	2000      	movs	r0, #0
}
  401008:	4770      	bx	lr
  40100a:	bf00      	nop
  40100c:	400e0600 	.word	0x400e0600

00401010 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  401010:	6943      	ldr	r3, [r0, #20]
  401012:	f013 0f02 	tst.w	r3, #2
  401016:	d002      	beq.n	40101e <uart_write+0xe>
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  401018:	61c1      	str	r1, [r0, #28]
	return 0;
  40101a:	2000      	movs	r0, #0
  40101c:	4770      	bx	lr
		return 1;
  40101e:	2001      	movs	r0, #1
}
  401020:	4770      	bx	lr

00401022 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  401022:	6943      	ldr	r3, [r0, #20]
  401024:	f013 0f01 	tst.w	r3, #1
  401028:	d003      	beq.n	401032 <uart_read+0x10>
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  40102a:	6983      	ldr	r3, [r0, #24]
  40102c:	700b      	strb	r3, [r1, #0]
	return 0;
  40102e:	2000      	movs	r0, #0
  401030:	4770      	bx	lr
		return 1;
  401032:	2001      	movs	r0, #1
}
  401034:	4770      	bx	lr

00401036 <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  401036:	b410      	push	{r4}
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  401038:	010b      	lsls	r3, r1, #4
  40103a:	4293      	cmp	r3, r2
  40103c:	d914      	bls.n	401068 <usart_set_async_baudrate+0x32>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  40103e:	00c9      	lsls	r1, r1, #3
  401040:	084b      	lsrs	r3, r1, #1
  401042:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
  401046:	fbb2 f2f1 	udiv	r2, r2, r1
	cd = cd_fp >> 3;
  40104a:	08d3      	lsrs	r3, r2, #3
	fp = cd_fp & 0x07;
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  40104c:	1e5c      	subs	r4, r3, #1
  40104e:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  401052:	428c      	cmp	r4, r1
  401054:	d901      	bls.n	40105a <usart_set_async_baudrate+0x24>
		return 1;
  401056:	2001      	movs	r0, #1
  401058:	e017      	b.n	40108a <usart_set_async_baudrate+0x54>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
		p_usart->US_MR |= US_MR_OVER;
  40105a:	6841      	ldr	r1, [r0, #4]
  40105c:	f441 2100 	orr.w	r1, r1, #524288	; 0x80000
  401060:	6041      	str	r1, [r0, #4]
  401062:	e00c      	b.n	40107e <usart_set_async_baudrate+0x48>
		return 1;
  401064:	2001      	movs	r0, #1
  401066:	e010      	b.n	40108a <usart_set_async_baudrate+0x54>
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  401068:	0859      	lsrs	r1, r3, #1
  40106a:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
  40106e:	fbb2 f2f3 	udiv	r2, r2, r3
	cd = cd_fp >> 3;
  401072:	08d3      	lsrs	r3, r2, #3
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  401074:	1e5c      	subs	r4, r3, #1
  401076:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  40107a:	428c      	cmp	r4, r1
  40107c:	d8f2      	bhi.n	401064 <usart_set_async_baudrate+0x2e>
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  40107e:	0412      	lsls	r2, r2, #16
  401080:	f402 22e0 	and.w	r2, r2, #458752	; 0x70000
  401084:	431a      	orrs	r2, r3
  401086:	6202      	str	r2, [r0, #32]

	return 0;
  401088:	2000      	movs	r0, #0
}
  40108a:	f85d 4b04 	ldr.w	r4, [sp], #4
  40108e:	4770      	bx	lr

00401090 <usart_reset>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  401090:	4b08      	ldr	r3, [pc, #32]	; (4010b4 <usart_reset+0x24>)
  401092:	f8c0 30e4 	str.w	r3, [r0, #228]	; 0xe4
	p_usart->US_MR = 0;
  401096:	2300      	movs	r3, #0
  401098:	6043      	str	r3, [r0, #4]
	p_usart->US_RTOR = 0;
  40109a:	6243      	str	r3, [r0, #36]	; 0x24
	p_usart->US_TTGR = 0;
  40109c:	6283      	str	r3, [r0, #40]	; 0x28
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  40109e:	2388      	movs	r3, #136	; 0x88
  4010a0:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  4010a2:	2324      	movs	r3, #36	; 0x24
  4010a4:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RSTSTA;
  4010a6:	f44f 7380 	mov.w	r3, #256	; 0x100
  4010aa:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RTSDIS;
  4010ac:	f44f 2300 	mov.w	r3, #524288	; 0x80000
  4010b0:	6003      	str	r3, [r0, #0]
  4010b2:	4770      	bx	lr
  4010b4:	55534100 	.word	0x55534100

004010b8 <usart_init_rs232>:
{
  4010b8:	b570      	push	{r4, r5, r6, lr}
  4010ba:	4605      	mov	r5, r0
  4010bc:	460c      	mov	r4, r1
  4010be:	4616      	mov	r6, r2
	usart_reset(p_usart);
  4010c0:	4b0f      	ldr	r3, [pc, #60]	; (401100 <usart_init_rs232+0x48>)
  4010c2:	4798      	blx	r3
	ul_reg_val = 0;
  4010c4:	2200      	movs	r2, #0
  4010c6:	4b0f      	ldr	r3, [pc, #60]	; (401104 <usart_init_rs232+0x4c>)
  4010c8:	601a      	str	r2, [r3, #0]
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  4010ca:	b1a4      	cbz	r4, 4010f6 <usart_init_rs232+0x3e>
  4010cc:	4632      	mov	r2, r6
  4010ce:	6821      	ldr	r1, [r4, #0]
  4010d0:	4628      	mov	r0, r5
  4010d2:	4b0d      	ldr	r3, [pc, #52]	; (401108 <usart_init_rs232+0x50>)
  4010d4:	4798      	blx	r3
  4010d6:	4602      	mov	r2, r0
  4010d8:	b978      	cbnz	r0, 4010fa <usart_init_rs232+0x42>
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  4010da:	6863      	ldr	r3, [r4, #4]
  4010dc:	68a1      	ldr	r1, [r4, #8]
  4010de:	430b      	orrs	r3, r1
  4010e0:	6921      	ldr	r1, [r4, #16]
  4010e2:	430b      	orrs	r3, r1
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  4010e4:	68e1      	ldr	r1, [r4, #12]
  4010e6:	430b      	orrs	r3, r1
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  4010e8:	4906      	ldr	r1, [pc, #24]	; (401104 <usart_init_rs232+0x4c>)
  4010ea:	600b      	str	r3, [r1, #0]
	p_usart->US_MR |= ul_reg_val;
  4010ec:	6869      	ldr	r1, [r5, #4]
  4010ee:	430b      	orrs	r3, r1
  4010f0:	606b      	str	r3, [r5, #4]
}
  4010f2:	4610      	mov	r0, r2
  4010f4:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
  4010f6:	2201      	movs	r2, #1
  4010f8:	e7fb      	b.n	4010f2 <usart_init_rs232+0x3a>
  4010fa:	2201      	movs	r2, #1
  4010fc:	e7f9      	b.n	4010f2 <usart_init_rs232+0x3a>
  4010fe:	bf00      	nop
  401100:	00401091 	.word	0x00401091
  401104:	20400a60 	.word	0x20400a60
  401108:	00401037 	.word	0x00401037

0040110c <usart_enable_tx>:
	p_usart->US_CR = US_CR_TXEN;
  40110c:	2340      	movs	r3, #64	; 0x40
  40110e:	6003      	str	r3, [r0, #0]
  401110:	4770      	bx	lr

00401112 <usart_enable_rx>:
	p_usart->US_CR = US_CR_RXEN;
  401112:	2310      	movs	r3, #16
  401114:	6003      	str	r3, [r0, #0]
  401116:	4770      	bx	lr

00401118 <usart_write>:
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  401118:	6943      	ldr	r3, [r0, #20]
  40111a:	f013 0f02 	tst.w	r3, #2
  40111e:	d004      	beq.n	40112a <usart_write+0x12>
	p_usart->US_THR = US_THR_TXCHR(c);
  401120:	f3c1 0108 	ubfx	r1, r1, #0, #9
  401124:	61c1      	str	r1, [r0, #28]
	return 0;
  401126:	2000      	movs	r0, #0
  401128:	4770      	bx	lr
		return 1;
  40112a:	2001      	movs	r0, #1
}
  40112c:	4770      	bx	lr

0040112e <usart_read>:
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  40112e:	6943      	ldr	r3, [r0, #20]
  401130:	f013 0f01 	tst.w	r3, #1
  401134:	d005      	beq.n	401142 <usart_read+0x14>
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  401136:	6983      	ldr	r3, [r0, #24]
  401138:	f3c3 0308 	ubfx	r3, r3, #0, #9
  40113c:	600b      	str	r3, [r1, #0]
	return 0;
  40113e:	2000      	movs	r0, #0
  401140:	4770      	bx	lr
		return 1;
  401142:	2001      	movs	r0, #1
}
  401144:	4770      	bx	lr

00401146 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  401146:	e7fe      	b.n	401146 <Dummy_Handler>

00401148 <Reset_Handler>:
{
  401148:	b500      	push	{lr}
  40114a:	b083      	sub	sp, #12
        if (pSrc != pDest) {
  40114c:	4b25      	ldr	r3, [pc, #148]	; (4011e4 <Reset_Handler+0x9c>)
  40114e:	4a26      	ldr	r2, [pc, #152]	; (4011e8 <Reset_Handler+0xa0>)
  401150:	429a      	cmp	r2, r3
  401152:	d010      	beq.n	401176 <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
  401154:	4b25      	ldr	r3, [pc, #148]	; (4011ec <Reset_Handler+0xa4>)
  401156:	4a23      	ldr	r2, [pc, #140]	; (4011e4 <Reset_Handler+0x9c>)
  401158:	429a      	cmp	r2, r3
  40115a:	d20c      	bcs.n	401176 <Reset_Handler+0x2e>
  40115c:	3b01      	subs	r3, #1
  40115e:	1a9b      	subs	r3, r3, r2
  401160:	f023 0303 	bic.w	r3, r3, #3
  401164:	3304      	adds	r3, #4
  401166:	4413      	add	r3, r2
  401168:	491f      	ldr	r1, [pc, #124]	; (4011e8 <Reset_Handler+0xa0>)
                        *pDest++ = *pSrc++;
  40116a:	f851 0b04 	ldr.w	r0, [r1], #4
  40116e:	f842 0b04 	str.w	r0, [r2], #4
                for (; pDest < &_erelocate;) {
  401172:	429a      	cmp	r2, r3
  401174:	d1f9      	bne.n	40116a <Reset_Handler+0x22>
        for (pDest = &_szero; pDest < &_ezero;) {
  401176:	4b1e      	ldr	r3, [pc, #120]	; (4011f0 <Reset_Handler+0xa8>)
  401178:	4a1e      	ldr	r2, [pc, #120]	; (4011f4 <Reset_Handler+0xac>)
  40117a:	429a      	cmp	r2, r3
  40117c:	d20a      	bcs.n	401194 <Reset_Handler+0x4c>
  40117e:	3b01      	subs	r3, #1
  401180:	1a9b      	subs	r3, r3, r2
  401182:	f023 0303 	bic.w	r3, r3, #3
  401186:	3304      	adds	r3, #4
  401188:	4413      	add	r3, r2
                *pDest++ = 0;
  40118a:	2100      	movs	r1, #0
  40118c:	f842 1b04 	str.w	r1, [r2], #4
        for (pDest = &_szero; pDest < &_ezero;) {
  401190:	4293      	cmp	r3, r2
  401192:	d1fb      	bne.n	40118c <Reset_Handler+0x44>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  401194:	4a18      	ldr	r2, [pc, #96]	; (4011f8 <Reset_Handler+0xb0>)
  401196:	4b19      	ldr	r3, [pc, #100]	; (4011fc <Reset_Handler+0xb4>)
  401198:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  40119c:	6093      	str	r3, [r2, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  40119e:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  4011a2:	fab3 f383 	clz	r3, r3
  4011a6:	095b      	lsrs	r3, r3, #5
  4011a8:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  4011aa:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  4011ac:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  4011b0:	2200      	movs	r2, #0
  4011b2:	4b13      	ldr	r3, [pc, #76]	; (401200 <Reset_Handler+0xb8>)
  4011b4:	701a      	strb	r2, [r3, #0]
	return flags;
  4011b6:	9901      	ldr	r1, [sp, #4]
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  4011b8:	4a12      	ldr	r2, [pc, #72]	; (401204 <Reset_Handler+0xbc>)
  4011ba:	6813      	ldr	r3, [r2, #0]
  4011bc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  4011c0:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  4011c2:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4011c6:	f3bf 8f6f 	isb	sy
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  4011ca:	b129      	cbz	r1, 4011d8 <Reset_Handler+0x90>
		cpu_irq_enable();
  4011cc:	2201      	movs	r2, #1
  4011ce:	4b0c      	ldr	r3, [pc, #48]	; (401200 <Reset_Handler+0xb8>)
  4011d0:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb");
  4011d2:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  4011d6:	b662      	cpsie	i
        __libc_init_array();
  4011d8:	4b0b      	ldr	r3, [pc, #44]	; (401208 <Reset_Handler+0xc0>)
  4011da:	4798      	blx	r3
        main();
  4011dc:	4b0b      	ldr	r3, [pc, #44]	; (40120c <Reset_Handler+0xc4>)
  4011de:	4798      	blx	r3
  4011e0:	e7fe      	b.n	4011e0 <Reset_Handler+0x98>
  4011e2:	bf00      	nop
  4011e4:	20400000 	.word	0x20400000
  4011e8:	00404668 	.word	0x00404668
  4011ec:	204009c0 	.word	0x204009c0
  4011f0:	20400bd8 	.word	0x20400bd8
  4011f4:	204009c0 	.word	0x204009c0
  4011f8:	e000ed00 	.word	0xe000ed00
  4011fc:	00400000 	.word	0x00400000
  401200:	2040000b 	.word	0x2040000b
  401204:	e000ed88 	.word	0xe000ed88
  401208:	004013f9 	.word	0x004013f9
  40120c:	004004a9 	.word	0x004004a9

00401210 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate( void )
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  401210:	4b3b      	ldr	r3, [pc, #236]	; (401300 <SystemCoreClockUpdate+0xf0>)
  401212:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401214:	f003 0303 	and.w	r3, r3, #3
  401218:	2b01      	cmp	r3, #1
  40121a:	d01d      	beq.n	401258 <SystemCoreClockUpdate+0x48>
  40121c:	b183      	cbz	r3, 401240 <SystemCoreClockUpdate+0x30>
  40121e:	2b02      	cmp	r3, #2
  401220:	d036      	beq.n	401290 <SystemCoreClockUpdate+0x80>

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  401222:	4b37      	ldr	r3, [pc, #220]	; (401300 <SystemCoreClockUpdate+0xf0>)
  401224:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401226:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40122a:	2b70      	cmp	r3, #112	; 0x70
  40122c:	d05f      	beq.n	4012ee <SystemCoreClockUpdate+0xde>
  {
    SystemCoreClock /= 3U;
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  40122e:	4b34      	ldr	r3, [pc, #208]	; (401300 <SystemCoreClockUpdate+0xf0>)
  401230:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  401232:	4934      	ldr	r1, [pc, #208]	; (401304 <SystemCoreClockUpdate+0xf4>)
  401234:	f3c2 1202 	ubfx	r2, r2, #4, #3
  401238:	680b      	ldr	r3, [r1, #0]
  40123a:	40d3      	lsrs	r3, r2
  40123c:	600b      	str	r3, [r1, #0]
  40123e:	4770      	bx	lr
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  401240:	4b31      	ldr	r3, [pc, #196]	; (401308 <SystemCoreClockUpdate+0xf8>)
  401242:	695b      	ldr	r3, [r3, #20]
  401244:	f013 0f80 	tst.w	r3, #128	; 0x80
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  401248:	bf14      	ite	ne
  40124a:	f44f 4200 	movne.w	r2, #32768	; 0x8000
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  40124e:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  401252:	4b2c      	ldr	r3, [pc, #176]	; (401304 <SystemCoreClockUpdate+0xf4>)
  401254:	601a      	str	r2, [r3, #0]
  401256:	e7e4      	b.n	401222 <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  401258:	4b29      	ldr	r3, [pc, #164]	; (401300 <SystemCoreClockUpdate+0xf0>)
  40125a:	6a1b      	ldr	r3, [r3, #32]
  40125c:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  401260:	d003      	beq.n	40126a <SystemCoreClockUpdate+0x5a>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  401262:	4a2a      	ldr	r2, [pc, #168]	; (40130c <SystemCoreClockUpdate+0xfc>)
  401264:	4b27      	ldr	r3, [pc, #156]	; (401304 <SystemCoreClockUpdate+0xf4>)
  401266:	601a      	str	r2, [r3, #0]
  401268:	e7db      	b.n	401222 <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40126a:	4a29      	ldr	r2, [pc, #164]	; (401310 <SystemCoreClockUpdate+0x100>)
  40126c:	4b25      	ldr	r3, [pc, #148]	; (401304 <SystemCoreClockUpdate+0xf4>)
  40126e:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  401270:	4b23      	ldr	r3, [pc, #140]	; (401300 <SystemCoreClockUpdate+0xf0>)
  401272:	6a1b      	ldr	r3, [r3, #32]
  401274:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401278:	2b10      	cmp	r3, #16
  40127a:	d005      	beq.n	401288 <SystemCoreClockUpdate+0x78>
  40127c:	2b20      	cmp	r3, #32
  40127e:	d1d0      	bne.n	401222 <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 3U;
  401280:	4a22      	ldr	r2, [pc, #136]	; (40130c <SystemCoreClockUpdate+0xfc>)
  401282:	4b20      	ldr	r3, [pc, #128]	; (401304 <SystemCoreClockUpdate+0xf4>)
  401284:	601a      	str	r2, [r3, #0]
          break;
  401286:	e7cc      	b.n	401222 <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 2U;
  401288:	4a22      	ldr	r2, [pc, #136]	; (401314 <SystemCoreClockUpdate+0x104>)
  40128a:	4b1e      	ldr	r3, [pc, #120]	; (401304 <SystemCoreClockUpdate+0xf4>)
  40128c:	601a      	str	r2, [r3, #0]
          break;
  40128e:	e7c8      	b.n	401222 <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  401290:	4b1b      	ldr	r3, [pc, #108]	; (401300 <SystemCoreClockUpdate+0xf0>)
  401292:	6a1b      	ldr	r3, [r3, #32]
  401294:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  401298:	d016      	beq.n	4012c8 <SystemCoreClockUpdate+0xb8>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  40129a:	4a1c      	ldr	r2, [pc, #112]	; (40130c <SystemCoreClockUpdate+0xfc>)
  40129c:	4b19      	ldr	r3, [pc, #100]	; (401304 <SystemCoreClockUpdate+0xf4>)
  40129e:	601a      	str	r2, [r3, #0]
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  4012a0:	4b17      	ldr	r3, [pc, #92]	; (401300 <SystemCoreClockUpdate+0xf0>)
  4012a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4012a4:	f003 0303 	and.w	r3, r3, #3
  4012a8:	2b02      	cmp	r3, #2
  4012aa:	d1ba      	bne.n	401222 <SystemCoreClockUpdate+0x12>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  4012ac:	4a14      	ldr	r2, [pc, #80]	; (401300 <SystemCoreClockUpdate+0xf0>)
  4012ae:	6a91      	ldr	r1, [r2, #40]	; 0x28
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  4012b0:	6a92      	ldr	r2, [r2, #40]	; 0x28
  4012b2:	4814      	ldr	r0, [pc, #80]	; (401304 <SystemCoreClockUpdate+0xf4>)
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  4012b4:	f3c1 410a 	ubfx	r1, r1, #16, #11
  4012b8:	6803      	ldr	r3, [r0, #0]
  4012ba:	fb01 3303 	mla	r3, r1, r3, r3
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  4012be:	b2d2      	uxtb	r2, r2
  4012c0:	fbb3 f3f2 	udiv	r3, r3, r2
  4012c4:	6003      	str	r3, [r0, #0]
  4012c6:	e7ac      	b.n	401222 <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4012c8:	4a11      	ldr	r2, [pc, #68]	; (401310 <SystemCoreClockUpdate+0x100>)
  4012ca:	4b0e      	ldr	r3, [pc, #56]	; (401304 <SystemCoreClockUpdate+0xf4>)
  4012cc:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  4012ce:	4b0c      	ldr	r3, [pc, #48]	; (401300 <SystemCoreClockUpdate+0xf0>)
  4012d0:	6a1b      	ldr	r3, [r3, #32]
  4012d2:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4012d6:	2b10      	cmp	r3, #16
  4012d8:	d005      	beq.n	4012e6 <SystemCoreClockUpdate+0xd6>
  4012da:	2b20      	cmp	r3, #32
  4012dc:	d1e0      	bne.n	4012a0 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 3U;
  4012de:	4a0b      	ldr	r2, [pc, #44]	; (40130c <SystemCoreClockUpdate+0xfc>)
  4012e0:	4b08      	ldr	r3, [pc, #32]	; (401304 <SystemCoreClockUpdate+0xf4>)
  4012e2:	601a      	str	r2, [r3, #0]
          break;
  4012e4:	e7dc      	b.n	4012a0 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 2U;
  4012e6:	4a0b      	ldr	r2, [pc, #44]	; (401314 <SystemCoreClockUpdate+0x104>)
  4012e8:	4b06      	ldr	r3, [pc, #24]	; (401304 <SystemCoreClockUpdate+0xf4>)
  4012ea:	601a      	str	r2, [r3, #0]
          break;
  4012ec:	e7d8      	b.n	4012a0 <SystemCoreClockUpdate+0x90>
    SystemCoreClock /= 3U;
  4012ee:	4a05      	ldr	r2, [pc, #20]	; (401304 <SystemCoreClockUpdate+0xf4>)
  4012f0:	6813      	ldr	r3, [r2, #0]
  4012f2:	4909      	ldr	r1, [pc, #36]	; (401318 <SystemCoreClockUpdate+0x108>)
  4012f4:	fba1 1303 	umull	r1, r3, r1, r3
  4012f8:	085b      	lsrs	r3, r3, #1
  4012fa:	6013      	str	r3, [r2, #0]
  4012fc:	4770      	bx	lr
  4012fe:	bf00      	nop
  401300:	400e0600 	.word	0x400e0600
  401304:	2040000c 	.word	0x2040000c
  401308:	400e1810 	.word	0x400e1810
  40130c:	00b71b00 	.word	0x00b71b00
  401310:	003d0900 	.word	0x003d0900
  401314:	007a1200 	.word	0x007a1200
  401318:	aaaaaaab 	.word	0xaaaaaaab

0040131c <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  40131c:	4b16      	ldr	r3, [pc, #88]	; (401378 <system_init_flash+0x5c>)
  40131e:	4298      	cmp	r0, r3
  401320:	d913      	bls.n	40134a <system_init_flash+0x2e>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  401322:	4b16      	ldr	r3, [pc, #88]	; (40137c <system_init_flash+0x60>)
  401324:	4298      	cmp	r0, r3
  401326:	d915      	bls.n	401354 <system_init_flash+0x38>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  401328:	4b15      	ldr	r3, [pc, #84]	; (401380 <system_init_flash+0x64>)
  40132a:	4298      	cmp	r0, r3
  40132c:	d916      	bls.n	40135c <system_init_flash+0x40>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  40132e:	4b15      	ldr	r3, [pc, #84]	; (401384 <system_init_flash+0x68>)
  401330:	4298      	cmp	r0, r3
  401332:	d917      	bls.n	401364 <system_init_flash+0x48>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  401334:	4b14      	ldr	r3, [pc, #80]	; (401388 <system_init_flash+0x6c>)
  401336:	4298      	cmp	r0, r3
  401338:	d918      	bls.n	40136c <system_init_flash+0x50>
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
          }
          else
          {
            if ( ul_clk < CHIP_FREQ_FWS_5 )
  40133a:	4b14      	ldr	r3, [pc, #80]	; (40138c <system_init_flash+0x70>)
  40133c:	4298      	cmp	r0, r3
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  40133e:	bf94      	ite	ls
  401340:	4a13      	ldrls	r2, [pc, #76]	; (401390 <system_init_flash+0x74>)
            }
            else
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(6)|EEFC_FMR_CLOE;
  401342:	4a14      	ldrhi	r2, [pc, #80]	; (401394 <system_init_flash+0x78>)
  401344:	4b14      	ldr	r3, [pc, #80]	; (401398 <system_init_flash+0x7c>)
  401346:	601a      	str	r2, [r3, #0]
  401348:	4770      	bx	lr
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  40134a:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  40134e:	4b12      	ldr	r3, [pc, #72]	; (401398 <system_init_flash+0x7c>)
  401350:	601a      	str	r2, [r3, #0]
  401352:	4770      	bx	lr
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  401354:	4a11      	ldr	r2, [pc, #68]	; (40139c <system_init_flash+0x80>)
  401356:	4b10      	ldr	r3, [pc, #64]	; (401398 <system_init_flash+0x7c>)
  401358:	601a      	str	r2, [r3, #0]
  40135a:	4770      	bx	lr
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  40135c:	4a10      	ldr	r2, [pc, #64]	; (4013a0 <system_init_flash+0x84>)
  40135e:	4b0e      	ldr	r3, [pc, #56]	; (401398 <system_init_flash+0x7c>)
  401360:	601a      	str	r2, [r3, #0]
  401362:	4770      	bx	lr
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  401364:	4a0f      	ldr	r2, [pc, #60]	; (4013a4 <system_init_flash+0x88>)
  401366:	4b0c      	ldr	r3, [pc, #48]	; (401398 <system_init_flash+0x7c>)
  401368:	601a      	str	r2, [r3, #0]
  40136a:	4770      	bx	lr
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  40136c:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  401370:	4b09      	ldr	r3, [pc, #36]	; (401398 <system_init_flash+0x7c>)
  401372:	601a      	str	r2, [r3, #0]
  401374:	4770      	bx	lr
  401376:	bf00      	nop
  401378:	015ef3bf 	.word	0x015ef3bf
  40137c:	02bde77f 	.word	0x02bde77f
  401380:	041cdb3f 	.word	0x041cdb3f
  401384:	057bceff 	.word	0x057bceff
  401388:	06dac2bf 	.word	0x06dac2bf
  40138c:	0839b67f 	.word	0x0839b67f
  401390:	04000500 	.word	0x04000500
  401394:	04000600 	.word	0x04000600
  401398:	400e0c00 	.word	0x400e0c00
  40139c:	04000100 	.word	0x04000100
  4013a0:	04000200 	.word	0x04000200
  4013a4:	04000300 	.word	0x04000300

004013a8 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  4013a8:	4b0a      	ldr	r3, [pc, #40]	; (4013d4 <_sbrk+0x2c>)
  4013aa:	681b      	ldr	r3, [r3, #0]
  4013ac:	b153      	cbz	r3, 4013c4 <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
  4013ae:	4b09      	ldr	r3, [pc, #36]	; (4013d4 <_sbrk+0x2c>)
  4013b0:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  4013b2:	181a      	adds	r2, r3, r0
  4013b4:	4908      	ldr	r1, [pc, #32]	; (4013d8 <_sbrk+0x30>)
  4013b6:	4291      	cmp	r1, r2
  4013b8:	db08      	blt.n	4013cc <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
  4013ba:	4610      	mov	r0, r2
  4013bc:	4a05      	ldr	r2, [pc, #20]	; (4013d4 <_sbrk+0x2c>)
  4013be:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  4013c0:	4618      	mov	r0, r3
  4013c2:	4770      	bx	lr
		heap = (unsigned char *)&_end;
  4013c4:	4a05      	ldr	r2, [pc, #20]	; (4013dc <_sbrk+0x34>)
  4013c6:	4b03      	ldr	r3, [pc, #12]	; (4013d4 <_sbrk+0x2c>)
  4013c8:	601a      	str	r2, [r3, #0]
  4013ca:	e7f0      	b.n	4013ae <_sbrk+0x6>
		return (caddr_t) -1;	
  4013cc:	f04f 30ff 	mov.w	r0, #4294967295
}
  4013d0:	4770      	bx	lr
  4013d2:	bf00      	nop
  4013d4:	20400a64 	.word	0x20400a64
  4013d8:	2045fffc 	.word	0x2045fffc
  4013dc:	20402dd8 	.word	0x20402dd8

004013e0 <_close>:
}

extern int _close(int file)
{
	return -1;
}
  4013e0:	f04f 30ff 	mov.w	r0, #4294967295
  4013e4:	4770      	bx	lr

004013e6 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  4013e6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  4013ea:	604b      	str	r3, [r1, #4]

	return 0;
}
  4013ec:	2000      	movs	r0, #0
  4013ee:	4770      	bx	lr

004013f0 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
  4013f0:	2001      	movs	r0, #1
  4013f2:	4770      	bx	lr

004013f4 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  4013f4:	2000      	movs	r0, #0
  4013f6:	4770      	bx	lr

004013f8 <__libc_init_array>:
  4013f8:	b570      	push	{r4, r5, r6, lr}
  4013fa:	4e0f      	ldr	r6, [pc, #60]	; (401438 <__libc_init_array+0x40>)
  4013fc:	4d0f      	ldr	r5, [pc, #60]	; (40143c <__libc_init_array+0x44>)
  4013fe:	1b76      	subs	r6, r6, r5
  401400:	10b6      	asrs	r6, r6, #2
  401402:	bf18      	it	ne
  401404:	2400      	movne	r4, #0
  401406:	d005      	beq.n	401414 <__libc_init_array+0x1c>
  401408:	3401      	adds	r4, #1
  40140a:	f855 3b04 	ldr.w	r3, [r5], #4
  40140e:	4798      	blx	r3
  401410:	42a6      	cmp	r6, r4
  401412:	d1f9      	bne.n	401408 <__libc_init_array+0x10>
  401414:	4e0a      	ldr	r6, [pc, #40]	; (401440 <__libc_init_array+0x48>)
  401416:	4d0b      	ldr	r5, [pc, #44]	; (401444 <__libc_init_array+0x4c>)
  401418:	1b76      	subs	r6, r6, r5
  40141a:	f003 f90f 	bl	40463c <_init>
  40141e:	10b6      	asrs	r6, r6, #2
  401420:	bf18      	it	ne
  401422:	2400      	movne	r4, #0
  401424:	d006      	beq.n	401434 <__libc_init_array+0x3c>
  401426:	3401      	adds	r4, #1
  401428:	f855 3b04 	ldr.w	r3, [r5], #4
  40142c:	4798      	blx	r3
  40142e:	42a6      	cmp	r6, r4
  401430:	d1f9      	bne.n	401426 <__libc_init_array+0x2e>
  401432:	bd70      	pop	{r4, r5, r6, pc}
  401434:	bd70      	pop	{r4, r5, r6, pc}
  401436:	bf00      	nop
  401438:	00404648 	.word	0x00404648
  40143c:	00404648 	.word	0x00404648
  401440:	00404650 	.word	0x00404650
  401444:	00404648 	.word	0x00404648

00401448 <iprintf>:
  401448:	b40f      	push	{r0, r1, r2, r3}
  40144a:	b500      	push	{lr}
  40144c:	4907      	ldr	r1, [pc, #28]	; (40146c <iprintf+0x24>)
  40144e:	b083      	sub	sp, #12
  401450:	ab04      	add	r3, sp, #16
  401452:	6808      	ldr	r0, [r1, #0]
  401454:	f853 2b04 	ldr.w	r2, [r3], #4
  401458:	6881      	ldr	r1, [r0, #8]
  40145a:	9301      	str	r3, [sp, #4]
  40145c:	f000 fa3e 	bl	4018dc <_vfiprintf_r>
  401460:	b003      	add	sp, #12
  401462:	f85d eb04 	ldr.w	lr, [sp], #4
  401466:	b004      	add	sp, #16
  401468:	4770      	bx	lr
  40146a:	bf00      	nop
  40146c:	20400010 	.word	0x20400010

00401470 <memset>:
  401470:	b470      	push	{r4, r5, r6}
  401472:	0786      	lsls	r6, r0, #30
  401474:	d046      	beq.n	401504 <memset+0x94>
  401476:	1e54      	subs	r4, r2, #1
  401478:	2a00      	cmp	r2, #0
  40147a:	d041      	beq.n	401500 <memset+0x90>
  40147c:	b2ca      	uxtb	r2, r1
  40147e:	4603      	mov	r3, r0
  401480:	e002      	b.n	401488 <memset+0x18>
  401482:	f114 34ff 	adds.w	r4, r4, #4294967295
  401486:	d33b      	bcc.n	401500 <memset+0x90>
  401488:	f803 2b01 	strb.w	r2, [r3], #1
  40148c:	079d      	lsls	r5, r3, #30
  40148e:	d1f8      	bne.n	401482 <memset+0x12>
  401490:	2c03      	cmp	r4, #3
  401492:	d92e      	bls.n	4014f2 <memset+0x82>
  401494:	b2cd      	uxtb	r5, r1
  401496:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  40149a:	2c0f      	cmp	r4, #15
  40149c:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  4014a0:	d919      	bls.n	4014d6 <memset+0x66>
  4014a2:	f103 0210 	add.w	r2, r3, #16
  4014a6:	4626      	mov	r6, r4
  4014a8:	3e10      	subs	r6, #16
  4014aa:	2e0f      	cmp	r6, #15
  4014ac:	f842 5c10 	str.w	r5, [r2, #-16]
  4014b0:	f842 5c0c 	str.w	r5, [r2, #-12]
  4014b4:	f842 5c08 	str.w	r5, [r2, #-8]
  4014b8:	f842 5c04 	str.w	r5, [r2, #-4]
  4014bc:	f102 0210 	add.w	r2, r2, #16
  4014c0:	d8f2      	bhi.n	4014a8 <memset+0x38>
  4014c2:	f1a4 0210 	sub.w	r2, r4, #16
  4014c6:	f022 020f 	bic.w	r2, r2, #15
  4014ca:	f004 040f 	and.w	r4, r4, #15
  4014ce:	3210      	adds	r2, #16
  4014d0:	2c03      	cmp	r4, #3
  4014d2:	4413      	add	r3, r2
  4014d4:	d90d      	bls.n	4014f2 <memset+0x82>
  4014d6:	461e      	mov	r6, r3
  4014d8:	4622      	mov	r2, r4
  4014da:	3a04      	subs	r2, #4
  4014dc:	2a03      	cmp	r2, #3
  4014de:	f846 5b04 	str.w	r5, [r6], #4
  4014e2:	d8fa      	bhi.n	4014da <memset+0x6a>
  4014e4:	1f22      	subs	r2, r4, #4
  4014e6:	f022 0203 	bic.w	r2, r2, #3
  4014ea:	3204      	adds	r2, #4
  4014ec:	4413      	add	r3, r2
  4014ee:	f004 0403 	and.w	r4, r4, #3
  4014f2:	b12c      	cbz	r4, 401500 <memset+0x90>
  4014f4:	b2c9      	uxtb	r1, r1
  4014f6:	441c      	add	r4, r3
  4014f8:	f803 1b01 	strb.w	r1, [r3], #1
  4014fc:	429c      	cmp	r4, r3
  4014fe:	d1fb      	bne.n	4014f8 <memset+0x88>
  401500:	bc70      	pop	{r4, r5, r6}
  401502:	4770      	bx	lr
  401504:	4614      	mov	r4, r2
  401506:	4603      	mov	r3, r0
  401508:	e7c2      	b.n	401490 <memset+0x20>
  40150a:	bf00      	nop

0040150c <_puts_r>:
  40150c:	b5f0      	push	{r4, r5, r6, r7, lr}
  40150e:	4605      	mov	r5, r0
  401510:	b089      	sub	sp, #36	; 0x24
  401512:	4608      	mov	r0, r1
  401514:	460c      	mov	r4, r1
  401516:	f000 f933 	bl	401780 <strlen>
  40151a:	6bab      	ldr	r3, [r5, #56]	; 0x38
  40151c:	4f21      	ldr	r7, [pc, #132]	; (4015a4 <_puts_r+0x98>)
  40151e:	9404      	str	r4, [sp, #16]
  401520:	2601      	movs	r6, #1
  401522:	1c44      	adds	r4, r0, #1
  401524:	a904      	add	r1, sp, #16
  401526:	2202      	movs	r2, #2
  401528:	9403      	str	r4, [sp, #12]
  40152a:	9005      	str	r0, [sp, #20]
  40152c:	68ac      	ldr	r4, [r5, #8]
  40152e:	9706      	str	r7, [sp, #24]
  401530:	9607      	str	r6, [sp, #28]
  401532:	9101      	str	r1, [sp, #4]
  401534:	9202      	str	r2, [sp, #8]
  401536:	b353      	cbz	r3, 40158e <_puts_r+0x82>
  401538:	6e63      	ldr	r3, [r4, #100]	; 0x64
  40153a:	f013 0f01 	tst.w	r3, #1
  40153e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  401542:	b29a      	uxth	r2, r3
  401544:	d101      	bne.n	40154a <_puts_r+0x3e>
  401546:	0590      	lsls	r0, r2, #22
  401548:	d525      	bpl.n	401596 <_puts_r+0x8a>
  40154a:	0491      	lsls	r1, r2, #18
  40154c:	d406      	bmi.n	40155c <_puts_r+0x50>
  40154e:	6e62      	ldr	r2, [r4, #100]	; 0x64
  401550:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  401554:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  401558:	81a3      	strh	r3, [r4, #12]
  40155a:	6662      	str	r2, [r4, #100]	; 0x64
  40155c:	4628      	mov	r0, r5
  40155e:	aa01      	add	r2, sp, #4
  401560:	4621      	mov	r1, r4
  401562:	f001 fbbd 	bl	402ce0 <__sfvwrite_r>
  401566:	6e63      	ldr	r3, [r4, #100]	; 0x64
  401568:	2800      	cmp	r0, #0
  40156a:	bf0c      	ite	eq
  40156c:	250a      	moveq	r5, #10
  40156e:	f04f 35ff 	movne.w	r5, #4294967295
  401572:	07da      	lsls	r2, r3, #31
  401574:	d402      	bmi.n	40157c <_puts_r+0x70>
  401576:	89a3      	ldrh	r3, [r4, #12]
  401578:	059b      	lsls	r3, r3, #22
  40157a:	d502      	bpl.n	401582 <_puts_r+0x76>
  40157c:	4628      	mov	r0, r5
  40157e:	b009      	add	sp, #36	; 0x24
  401580:	bdf0      	pop	{r4, r5, r6, r7, pc}
  401582:	6da0      	ldr	r0, [r4, #88]	; 0x58
  401584:	f001 fd62 	bl	40304c <__retarget_lock_release_recursive>
  401588:	4628      	mov	r0, r5
  40158a:	b009      	add	sp, #36	; 0x24
  40158c:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40158e:	4628      	mov	r0, r5
  401590:	f001 f99a 	bl	4028c8 <__sinit>
  401594:	e7d0      	b.n	401538 <_puts_r+0x2c>
  401596:	6da0      	ldr	r0, [r4, #88]	; 0x58
  401598:	f001 fd56 	bl	403048 <__retarget_lock_acquire_recursive>
  40159c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4015a0:	b29a      	uxth	r2, r3
  4015a2:	e7d2      	b.n	40154a <_puts_r+0x3e>
  4015a4:	004044d4 	.word	0x004044d4

004015a8 <puts>:
  4015a8:	4b02      	ldr	r3, [pc, #8]	; (4015b4 <puts+0xc>)
  4015aa:	4601      	mov	r1, r0
  4015ac:	6818      	ldr	r0, [r3, #0]
  4015ae:	f7ff bfad 	b.w	40150c <_puts_r>
  4015b2:	bf00      	nop
  4015b4:	20400010 	.word	0x20400010

004015b8 <setbuf>:
  4015b8:	2900      	cmp	r1, #0
  4015ba:	bf0c      	ite	eq
  4015bc:	2202      	moveq	r2, #2
  4015be:	2200      	movne	r2, #0
  4015c0:	f44f 6380 	mov.w	r3, #1024	; 0x400
  4015c4:	f000 b800 	b.w	4015c8 <setvbuf>

004015c8 <setvbuf>:
  4015c8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  4015cc:	4c61      	ldr	r4, [pc, #388]	; (401754 <setvbuf+0x18c>)
  4015ce:	6825      	ldr	r5, [r4, #0]
  4015d0:	b083      	sub	sp, #12
  4015d2:	4604      	mov	r4, r0
  4015d4:	460f      	mov	r7, r1
  4015d6:	4690      	mov	r8, r2
  4015d8:	461e      	mov	r6, r3
  4015da:	b115      	cbz	r5, 4015e2 <setvbuf+0x1a>
  4015dc:	6bab      	ldr	r3, [r5, #56]	; 0x38
  4015de:	2b00      	cmp	r3, #0
  4015e0:	d064      	beq.n	4016ac <setvbuf+0xe4>
  4015e2:	f1b8 0f02 	cmp.w	r8, #2
  4015e6:	d006      	beq.n	4015f6 <setvbuf+0x2e>
  4015e8:	f1b8 0f01 	cmp.w	r8, #1
  4015ec:	f200 809f 	bhi.w	40172e <setvbuf+0x166>
  4015f0:	2e00      	cmp	r6, #0
  4015f2:	f2c0 809c 	blt.w	40172e <setvbuf+0x166>
  4015f6:	6e63      	ldr	r3, [r4, #100]	; 0x64
  4015f8:	07d8      	lsls	r0, r3, #31
  4015fa:	d534      	bpl.n	401666 <setvbuf+0x9e>
  4015fc:	4621      	mov	r1, r4
  4015fe:	4628      	mov	r0, r5
  401600:	f001 f90a 	bl	402818 <_fflush_r>
  401604:	6b21      	ldr	r1, [r4, #48]	; 0x30
  401606:	b141      	cbz	r1, 40161a <setvbuf+0x52>
  401608:	f104 0340 	add.w	r3, r4, #64	; 0x40
  40160c:	4299      	cmp	r1, r3
  40160e:	d002      	beq.n	401616 <setvbuf+0x4e>
  401610:	4628      	mov	r0, r5
  401612:	f001 fa7f 	bl	402b14 <_free_r>
  401616:	2300      	movs	r3, #0
  401618:	6323      	str	r3, [r4, #48]	; 0x30
  40161a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40161e:	2200      	movs	r2, #0
  401620:	61a2      	str	r2, [r4, #24]
  401622:	6062      	str	r2, [r4, #4]
  401624:	061a      	lsls	r2, r3, #24
  401626:	d43a      	bmi.n	40169e <setvbuf+0xd6>
  401628:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  40162c:	f023 0303 	bic.w	r3, r3, #3
  401630:	f1b8 0f02 	cmp.w	r8, #2
  401634:	81a3      	strh	r3, [r4, #12]
  401636:	d01d      	beq.n	401674 <setvbuf+0xac>
  401638:	ab01      	add	r3, sp, #4
  40163a:	466a      	mov	r2, sp
  40163c:	4621      	mov	r1, r4
  40163e:	4628      	mov	r0, r5
  401640:	f001 fd06 	bl	403050 <__swhatbuf_r>
  401644:	89a3      	ldrh	r3, [r4, #12]
  401646:	4318      	orrs	r0, r3
  401648:	81a0      	strh	r0, [r4, #12]
  40164a:	2e00      	cmp	r6, #0
  40164c:	d132      	bne.n	4016b4 <setvbuf+0xec>
  40164e:	9e00      	ldr	r6, [sp, #0]
  401650:	4630      	mov	r0, r6
  401652:	f001 fd75 	bl	403140 <malloc>
  401656:	4607      	mov	r7, r0
  401658:	2800      	cmp	r0, #0
  40165a:	d06b      	beq.n	401734 <setvbuf+0x16c>
  40165c:	89a3      	ldrh	r3, [r4, #12]
  40165e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  401662:	81a3      	strh	r3, [r4, #12]
  401664:	e028      	b.n	4016b8 <setvbuf+0xf0>
  401666:	89a3      	ldrh	r3, [r4, #12]
  401668:	0599      	lsls	r1, r3, #22
  40166a:	d4c7      	bmi.n	4015fc <setvbuf+0x34>
  40166c:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40166e:	f001 fceb 	bl	403048 <__retarget_lock_acquire_recursive>
  401672:	e7c3      	b.n	4015fc <setvbuf+0x34>
  401674:	2500      	movs	r5, #0
  401676:	6e61      	ldr	r1, [r4, #100]	; 0x64
  401678:	2600      	movs	r6, #0
  40167a:	f104 0243 	add.w	r2, r4, #67	; 0x43
  40167e:	f043 0302 	orr.w	r3, r3, #2
  401682:	2001      	movs	r0, #1
  401684:	60a6      	str	r6, [r4, #8]
  401686:	07ce      	lsls	r6, r1, #31
  401688:	81a3      	strh	r3, [r4, #12]
  40168a:	6022      	str	r2, [r4, #0]
  40168c:	6122      	str	r2, [r4, #16]
  40168e:	6160      	str	r0, [r4, #20]
  401690:	d401      	bmi.n	401696 <setvbuf+0xce>
  401692:	0598      	lsls	r0, r3, #22
  401694:	d53e      	bpl.n	401714 <setvbuf+0x14c>
  401696:	4628      	mov	r0, r5
  401698:	b003      	add	sp, #12
  40169a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40169e:	6921      	ldr	r1, [r4, #16]
  4016a0:	4628      	mov	r0, r5
  4016a2:	f001 fa37 	bl	402b14 <_free_r>
  4016a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4016aa:	e7bd      	b.n	401628 <setvbuf+0x60>
  4016ac:	4628      	mov	r0, r5
  4016ae:	f001 f90b 	bl	4028c8 <__sinit>
  4016b2:	e796      	b.n	4015e2 <setvbuf+0x1a>
  4016b4:	2f00      	cmp	r7, #0
  4016b6:	d0cb      	beq.n	401650 <setvbuf+0x88>
  4016b8:	6bab      	ldr	r3, [r5, #56]	; 0x38
  4016ba:	2b00      	cmp	r3, #0
  4016bc:	d033      	beq.n	401726 <setvbuf+0x15e>
  4016be:	9b00      	ldr	r3, [sp, #0]
  4016c0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4016c4:	6027      	str	r7, [r4, #0]
  4016c6:	429e      	cmp	r6, r3
  4016c8:	bf1c      	itt	ne
  4016ca:	f442 6200 	orrne.w	r2, r2, #2048	; 0x800
  4016ce:	81a2      	strhne	r2, [r4, #12]
  4016d0:	f1b8 0f01 	cmp.w	r8, #1
  4016d4:	bf04      	itt	eq
  4016d6:	f042 0201 	orreq.w	r2, r2, #1
  4016da:	81a2      	strheq	r2, [r4, #12]
  4016dc:	b292      	uxth	r2, r2
  4016de:	f012 0308 	ands.w	r3, r2, #8
  4016e2:	6127      	str	r7, [r4, #16]
  4016e4:	6166      	str	r6, [r4, #20]
  4016e6:	d00e      	beq.n	401706 <setvbuf+0x13e>
  4016e8:	07d1      	lsls	r1, r2, #31
  4016ea:	d51a      	bpl.n	401722 <setvbuf+0x15a>
  4016ec:	6e65      	ldr	r5, [r4, #100]	; 0x64
  4016ee:	4276      	negs	r6, r6
  4016f0:	2300      	movs	r3, #0
  4016f2:	f015 0501 	ands.w	r5, r5, #1
  4016f6:	61a6      	str	r6, [r4, #24]
  4016f8:	60a3      	str	r3, [r4, #8]
  4016fa:	d009      	beq.n	401710 <setvbuf+0x148>
  4016fc:	2500      	movs	r5, #0
  4016fe:	4628      	mov	r0, r5
  401700:	b003      	add	sp, #12
  401702:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  401706:	60a3      	str	r3, [r4, #8]
  401708:	6e65      	ldr	r5, [r4, #100]	; 0x64
  40170a:	f015 0501 	ands.w	r5, r5, #1
  40170e:	d1f5      	bne.n	4016fc <setvbuf+0x134>
  401710:	0593      	lsls	r3, r2, #22
  401712:	d4c0      	bmi.n	401696 <setvbuf+0xce>
  401714:	6da0      	ldr	r0, [r4, #88]	; 0x58
  401716:	f001 fc99 	bl	40304c <__retarget_lock_release_recursive>
  40171a:	4628      	mov	r0, r5
  40171c:	b003      	add	sp, #12
  40171e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  401722:	60a6      	str	r6, [r4, #8]
  401724:	e7f0      	b.n	401708 <setvbuf+0x140>
  401726:	4628      	mov	r0, r5
  401728:	f001 f8ce 	bl	4028c8 <__sinit>
  40172c:	e7c7      	b.n	4016be <setvbuf+0xf6>
  40172e:	f04f 35ff 	mov.w	r5, #4294967295
  401732:	e7b0      	b.n	401696 <setvbuf+0xce>
  401734:	f8dd 9000 	ldr.w	r9, [sp]
  401738:	45b1      	cmp	r9, r6
  40173a:	d004      	beq.n	401746 <setvbuf+0x17e>
  40173c:	4648      	mov	r0, r9
  40173e:	f001 fcff 	bl	403140 <malloc>
  401742:	4607      	mov	r7, r0
  401744:	b920      	cbnz	r0, 401750 <setvbuf+0x188>
  401746:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40174a:	f04f 35ff 	mov.w	r5, #4294967295
  40174e:	e792      	b.n	401676 <setvbuf+0xae>
  401750:	464e      	mov	r6, r9
  401752:	e783      	b.n	40165c <setvbuf+0x94>
  401754:	20400010 	.word	0x20400010
	...

00401780 <strlen>:
  401780:	f890 f000 	pld	[r0]
  401784:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  401788:	f020 0107 	bic.w	r1, r0, #7
  40178c:	f06f 0c00 	mvn.w	ip, #0
  401790:	f010 0407 	ands.w	r4, r0, #7
  401794:	f891 f020 	pld	[r1, #32]
  401798:	f040 8049 	bne.w	40182e <strlen+0xae>
  40179c:	f04f 0400 	mov.w	r4, #0
  4017a0:	f06f 0007 	mvn.w	r0, #7
  4017a4:	e9d1 2300 	ldrd	r2, r3, [r1]
  4017a8:	f891 f040 	pld	[r1, #64]	; 0x40
  4017ac:	f100 0008 	add.w	r0, r0, #8
  4017b0:	fa82 f24c 	uadd8	r2, r2, ip
  4017b4:	faa4 f28c 	sel	r2, r4, ip
  4017b8:	fa83 f34c 	uadd8	r3, r3, ip
  4017bc:	faa2 f38c 	sel	r3, r2, ip
  4017c0:	bb4b      	cbnz	r3, 401816 <strlen+0x96>
  4017c2:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  4017c6:	fa82 f24c 	uadd8	r2, r2, ip
  4017ca:	f100 0008 	add.w	r0, r0, #8
  4017ce:	faa4 f28c 	sel	r2, r4, ip
  4017d2:	fa83 f34c 	uadd8	r3, r3, ip
  4017d6:	faa2 f38c 	sel	r3, r2, ip
  4017da:	b9e3      	cbnz	r3, 401816 <strlen+0x96>
  4017dc:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  4017e0:	fa82 f24c 	uadd8	r2, r2, ip
  4017e4:	f100 0008 	add.w	r0, r0, #8
  4017e8:	faa4 f28c 	sel	r2, r4, ip
  4017ec:	fa83 f34c 	uadd8	r3, r3, ip
  4017f0:	faa2 f38c 	sel	r3, r2, ip
  4017f4:	b97b      	cbnz	r3, 401816 <strlen+0x96>
  4017f6:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  4017fa:	f101 0120 	add.w	r1, r1, #32
  4017fe:	fa82 f24c 	uadd8	r2, r2, ip
  401802:	f100 0008 	add.w	r0, r0, #8
  401806:	faa4 f28c 	sel	r2, r4, ip
  40180a:	fa83 f34c 	uadd8	r3, r3, ip
  40180e:	faa2 f38c 	sel	r3, r2, ip
  401812:	2b00      	cmp	r3, #0
  401814:	d0c6      	beq.n	4017a4 <strlen+0x24>
  401816:	2a00      	cmp	r2, #0
  401818:	bf04      	itt	eq
  40181a:	3004      	addeq	r0, #4
  40181c:	461a      	moveq	r2, r3
  40181e:	ba12      	rev	r2, r2
  401820:	fab2 f282 	clz	r2, r2
  401824:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  401828:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  40182c:	4770      	bx	lr
  40182e:	e9d1 2300 	ldrd	r2, r3, [r1]
  401832:	f004 0503 	and.w	r5, r4, #3
  401836:	f1c4 0000 	rsb	r0, r4, #0
  40183a:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  40183e:	f014 0f04 	tst.w	r4, #4
  401842:	f891 f040 	pld	[r1, #64]	; 0x40
  401846:	fa0c f505 	lsl.w	r5, ip, r5
  40184a:	ea62 0205 	orn	r2, r2, r5
  40184e:	bf1c      	itt	ne
  401850:	ea63 0305 	ornne	r3, r3, r5
  401854:	4662      	movne	r2, ip
  401856:	f04f 0400 	mov.w	r4, #0
  40185a:	e7a9      	b.n	4017b0 <strlen+0x30>

0040185c <__sprint_r.part.0>:
  40185c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401860:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  401862:	049c      	lsls	r4, r3, #18
  401864:	4693      	mov	fp, r2
  401866:	d52f      	bpl.n	4018c8 <__sprint_r.part.0+0x6c>
  401868:	6893      	ldr	r3, [r2, #8]
  40186a:	6812      	ldr	r2, [r2, #0]
  40186c:	b353      	cbz	r3, 4018c4 <__sprint_r.part.0+0x68>
  40186e:	460e      	mov	r6, r1
  401870:	4607      	mov	r7, r0
  401872:	f102 0908 	add.w	r9, r2, #8
  401876:	e919 0420 	ldmdb	r9, {r5, sl}
  40187a:	ea5f 089a 	movs.w	r8, sl, lsr #2
  40187e:	d017      	beq.n	4018b0 <__sprint_r.part.0+0x54>
  401880:	3d04      	subs	r5, #4
  401882:	2400      	movs	r4, #0
  401884:	e001      	b.n	40188a <__sprint_r.part.0+0x2e>
  401886:	45a0      	cmp	r8, r4
  401888:	d010      	beq.n	4018ac <__sprint_r.part.0+0x50>
  40188a:	4632      	mov	r2, r6
  40188c:	f855 1f04 	ldr.w	r1, [r5, #4]!
  401890:	4638      	mov	r0, r7
  401892:	f001 f8bb 	bl	402a0c <_fputwc_r>
  401896:	1c43      	adds	r3, r0, #1
  401898:	f104 0401 	add.w	r4, r4, #1
  40189c:	d1f3      	bne.n	401886 <__sprint_r.part.0+0x2a>
  40189e:	2300      	movs	r3, #0
  4018a0:	f8cb 3008 	str.w	r3, [fp, #8]
  4018a4:	f8cb 3004 	str.w	r3, [fp, #4]
  4018a8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4018ac:	f8db 3008 	ldr.w	r3, [fp, #8]
  4018b0:	f02a 0a03 	bic.w	sl, sl, #3
  4018b4:	eba3 030a 	sub.w	r3, r3, sl
  4018b8:	f8cb 3008 	str.w	r3, [fp, #8]
  4018bc:	f109 0908 	add.w	r9, r9, #8
  4018c0:	2b00      	cmp	r3, #0
  4018c2:	d1d8      	bne.n	401876 <__sprint_r.part.0+0x1a>
  4018c4:	2000      	movs	r0, #0
  4018c6:	e7ea      	b.n	40189e <__sprint_r.part.0+0x42>
  4018c8:	f001 fa0a 	bl	402ce0 <__sfvwrite_r>
  4018cc:	2300      	movs	r3, #0
  4018ce:	f8cb 3008 	str.w	r3, [fp, #8]
  4018d2:	f8cb 3004 	str.w	r3, [fp, #4]
  4018d6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4018da:	bf00      	nop

004018dc <_vfiprintf_r>:
  4018dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4018e0:	b0ad      	sub	sp, #180	; 0xb4
  4018e2:	461d      	mov	r5, r3
  4018e4:	468b      	mov	fp, r1
  4018e6:	4690      	mov	r8, r2
  4018e8:	9307      	str	r3, [sp, #28]
  4018ea:	9006      	str	r0, [sp, #24]
  4018ec:	b118      	cbz	r0, 4018f6 <_vfiprintf_r+0x1a>
  4018ee:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4018f0:	2b00      	cmp	r3, #0
  4018f2:	f000 80f3 	beq.w	401adc <_vfiprintf_r+0x200>
  4018f6:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  4018fa:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  4018fe:	07df      	lsls	r7, r3, #31
  401900:	b281      	uxth	r1, r0
  401902:	d402      	bmi.n	40190a <_vfiprintf_r+0x2e>
  401904:	058e      	lsls	r6, r1, #22
  401906:	f140 80fc 	bpl.w	401b02 <_vfiprintf_r+0x226>
  40190a:	048c      	lsls	r4, r1, #18
  40190c:	d40a      	bmi.n	401924 <_vfiprintf_r+0x48>
  40190e:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  401912:	f440 5100 	orr.w	r1, r0, #8192	; 0x2000
  401916:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  40191a:	f8ab 100c 	strh.w	r1, [fp, #12]
  40191e:	f8cb 3064 	str.w	r3, [fp, #100]	; 0x64
  401922:	b289      	uxth	r1, r1
  401924:	0708      	lsls	r0, r1, #28
  401926:	f140 80b3 	bpl.w	401a90 <_vfiprintf_r+0x1b4>
  40192a:	f8db 3010 	ldr.w	r3, [fp, #16]
  40192e:	2b00      	cmp	r3, #0
  401930:	f000 80ae 	beq.w	401a90 <_vfiprintf_r+0x1b4>
  401934:	f001 031a 	and.w	r3, r1, #26
  401938:	2b0a      	cmp	r3, #10
  40193a:	f000 80b5 	beq.w	401aa8 <_vfiprintf_r+0x1cc>
  40193e:	2300      	movs	r3, #0
  401940:	f10d 0970 	add.w	r9, sp, #112	; 0x70
  401944:	930b      	str	r3, [sp, #44]	; 0x2c
  401946:	9311      	str	r3, [sp, #68]	; 0x44
  401948:	9310      	str	r3, [sp, #64]	; 0x40
  40194a:	9303      	str	r3, [sp, #12]
  40194c:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
  401950:	46ca      	mov	sl, r9
  401952:	f8cd b010 	str.w	fp, [sp, #16]
  401956:	f898 3000 	ldrb.w	r3, [r8]
  40195a:	4644      	mov	r4, r8
  40195c:	b1fb      	cbz	r3, 40199e <_vfiprintf_r+0xc2>
  40195e:	2b25      	cmp	r3, #37	; 0x25
  401960:	d102      	bne.n	401968 <_vfiprintf_r+0x8c>
  401962:	e01c      	b.n	40199e <_vfiprintf_r+0xc2>
  401964:	2b25      	cmp	r3, #37	; 0x25
  401966:	d003      	beq.n	401970 <_vfiprintf_r+0x94>
  401968:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  40196c:	2b00      	cmp	r3, #0
  40196e:	d1f9      	bne.n	401964 <_vfiprintf_r+0x88>
  401970:	eba4 0508 	sub.w	r5, r4, r8
  401974:	b19d      	cbz	r5, 40199e <_vfiprintf_r+0xc2>
  401976:	9b10      	ldr	r3, [sp, #64]	; 0x40
  401978:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40197a:	f8ca 8000 	str.w	r8, [sl]
  40197e:	3301      	adds	r3, #1
  401980:	442a      	add	r2, r5
  401982:	2b07      	cmp	r3, #7
  401984:	f8ca 5004 	str.w	r5, [sl, #4]
  401988:	9211      	str	r2, [sp, #68]	; 0x44
  40198a:	9310      	str	r3, [sp, #64]	; 0x40
  40198c:	dd7a      	ble.n	401a84 <_vfiprintf_r+0x1a8>
  40198e:	2a00      	cmp	r2, #0
  401990:	f040 84b0 	bne.w	4022f4 <_vfiprintf_r+0xa18>
  401994:	9b03      	ldr	r3, [sp, #12]
  401996:	9210      	str	r2, [sp, #64]	; 0x40
  401998:	442b      	add	r3, r5
  40199a:	46ca      	mov	sl, r9
  40199c:	9303      	str	r3, [sp, #12]
  40199e:	7823      	ldrb	r3, [r4, #0]
  4019a0:	2b00      	cmp	r3, #0
  4019a2:	f000 83e0 	beq.w	402166 <_vfiprintf_r+0x88a>
  4019a6:	2000      	movs	r0, #0
  4019a8:	f04f 0300 	mov.w	r3, #0
  4019ac:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
  4019b0:	f104 0801 	add.w	r8, r4, #1
  4019b4:	7862      	ldrb	r2, [r4, #1]
  4019b6:	4605      	mov	r5, r0
  4019b8:	4606      	mov	r6, r0
  4019ba:	4603      	mov	r3, r0
  4019bc:	f04f 34ff 	mov.w	r4, #4294967295
  4019c0:	f108 0801 	add.w	r8, r8, #1
  4019c4:	f1a2 0120 	sub.w	r1, r2, #32
  4019c8:	2958      	cmp	r1, #88	; 0x58
  4019ca:	f200 82de 	bhi.w	401f8a <_vfiprintf_r+0x6ae>
  4019ce:	e8df f011 	tbh	[pc, r1, lsl #1]
  4019d2:	0221      	.short	0x0221
  4019d4:	02dc02dc 	.word	0x02dc02dc
  4019d8:	02dc0229 	.word	0x02dc0229
  4019dc:	02dc02dc 	.word	0x02dc02dc
  4019e0:	02dc02dc 	.word	0x02dc02dc
  4019e4:	028902dc 	.word	0x028902dc
  4019e8:	02dc0295 	.word	0x02dc0295
  4019ec:	02bd00a2 	.word	0x02bd00a2
  4019f0:	019f02dc 	.word	0x019f02dc
  4019f4:	01a401a4 	.word	0x01a401a4
  4019f8:	01a401a4 	.word	0x01a401a4
  4019fc:	01a401a4 	.word	0x01a401a4
  401a00:	01a401a4 	.word	0x01a401a4
  401a04:	02dc01a4 	.word	0x02dc01a4
  401a08:	02dc02dc 	.word	0x02dc02dc
  401a0c:	02dc02dc 	.word	0x02dc02dc
  401a10:	02dc02dc 	.word	0x02dc02dc
  401a14:	02dc02dc 	.word	0x02dc02dc
  401a18:	01b202dc 	.word	0x01b202dc
  401a1c:	02dc02dc 	.word	0x02dc02dc
  401a20:	02dc02dc 	.word	0x02dc02dc
  401a24:	02dc02dc 	.word	0x02dc02dc
  401a28:	02dc02dc 	.word	0x02dc02dc
  401a2c:	02dc02dc 	.word	0x02dc02dc
  401a30:	02dc0197 	.word	0x02dc0197
  401a34:	02dc02dc 	.word	0x02dc02dc
  401a38:	02dc02dc 	.word	0x02dc02dc
  401a3c:	02dc019b 	.word	0x02dc019b
  401a40:	025302dc 	.word	0x025302dc
  401a44:	02dc02dc 	.word	0x02dc02dc
  401a48:	02dc02dc 	.word	0x02dc02dc
  401a4c:	02dc02dc 	.word	0x02dc02dc
  401a50:	02dc02dc 	.word	0x02dc02dc
  401a54:	02dc02dc 	.word	0x02dc02dc
  401a58:	021b025a 	.word	0x021b025a
  401a5c:	02dc02dc 	.word	0x02dc02dc
  401a60:	026e02dc 	.word	0x026e02dc
  401a64:	02dc021b 	.word	0x02dc021b
  401a68:	027302dc 	.word	0x027302dc
  401a6c:	01f502dc 	.word	0x01f502dc
  401a70:	02090182 	.word	0x02090182
  401a74:	02dc02d7 	.word	0x02dc02d7
  401a78:	02dc029a 	.word	0x02dc029a
  401a7c:	02dc00a7 	.word	0x02dc00a7
  401a80:	022e02dc 	.word	0x022e02dc
  401a84:	f10a 0a08 	add.w	sl, sl, #8
  401a88:	9b03      	ldr	r3, [sp, #12]
  401a8a:	442b      	add	r3, r5
  401a8c:	9303      	str	r3, [sp, #12]
  401a8e:	e786      	b.n	40199e <_vfiprintf_r+0xc2>
  401a90:	4659      	mov	r1, fp
  401a92:	9806      	ldr	r0, [sp, #24]
  401a94:	f000 fdac 	bl	4025f0 <__swsetup_r>
  401a98:	bb18      	cbnz	r0, 401ae2 <_vfiprintf_r+0x206>
  401a9a:	f8bb 100c 	ldrh.w	r1, [fp, #12]
  401a9e:	f001 031a 	and.w	r3, r1, #26
  401aa2:	2b0a      	cmp	r3, #10
  401aa4:	f47f af4b 	bne.w	40193e <_vfiprintf_r+0x62>
  401aa8:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
  401aac:	2b00      	cmp	r3, #0
  401aae:	f6ff af46 	blt.w	40193e <_vfiprintf_r+0x62>
  401ab2:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  401ab6:	07db      	lsls	r3, r3, #31
  401ab8:	d405      	bmi.n	401ac6 <_vfiprintf_r+0x1ea>
  401aba:	058f      	lsls	r7, r1, #22
  401abc:	d403      	bmi.n	401ac6 <_vfiprintf_r+0x1ea>
  401abe:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  401ac2:	f001 fac3 	bl	40304c <__retarget_lock_release_recursive>
  401ac6:	462b      	mov	r3, r5
  401ac8:	4642      	mov	r2, r8
  401aca:	4659      	mov	r1, fp
  401acc:	9806      	ldr	r0, [sp, #24]
  401ace:	f000 fd4d 	bl	40256c <__sbprintf>
  401ad2:	9003      	str	r0, [sp, #12]
  401ad4:	9803      	ldr	r0, [sp, #12]
  401ad6:	b02d      	add	sp, #180	; 0xb4
  401ad8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401adc:	f000 fef4 	bl	4028c8 <__sinit>
  401ae0:	e709      	b.n	4018f6 <_vfiprintf_r+0x1a>
  401ae2:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  401ae6:	07d9      	lsls	r1, r3, #31
  401ae8:	d404      	bmi.n	401af4 <_vfiprintf_r+0x218>
  401aea:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  401aee:	059a      	lsls	r2, r3, #22
  401af0:	f140 84aa 	bpl.w	402448 <_vfiprintf_r+0xb6c>
  401af4:	f04f 33ff 	mov.w	r3, #4294967295
  401af8:	9303      	str	r3, [sp, #12]
  401afa:	9803      	ldr	r0, [sp, #12]
  401afc:	b02d      	add	sp, #180	; 0xb4
  401afe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401b02:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  401b06:	f001 fa9f 	bl	403048 <__retarget_lock_acquire_recursive>
  401b0a:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  401b0e:	b281      	uxth	r1, r0
  401b10:	e6fb      	b.n	40190a <_vfiprintf_r+0x2e>
  401b12:	4276      	negs	r6, r6
  401b14:	9207      	str	r2, [sp, #28]
  401b16:	f043 0304 	orr.w	r3, r3, #4
  401b1a:	f898 2000 	ldrb.w	r2, [r8]
  401b1e:	e74f      	b.n	4019c0 <_vfiprintf_r+0xe4>
  401b20:	9608      	str	r6, [sp, #32]
  401b22:	069e      	lsls	r6, r3, #26
  401b24:	f100 8450 	bmi.w	4023c8 <_vfiprintf_r+0xaec>
  401b28:	9907      	ldr	r1, [sp, #28]
  401b2a:	06dd      	lsls	r5, r3, #27
  401b2c:	460a      	mov	r2, r1
  401b2e:	f100 83ef 	bmi.w	402310 <_vfiprintf_r+0xa34>
  401b32:	0658      	lsls	r0, r3, #25
  401b34:	f140 83ec 	bpl.w	402310 <_vfiprintf_r+0xa34>
  401b38:	880e      	ldrh	r6, [r1, #0]
  401b3a:	3104      	adds	r1, #4
  401b3c:	2700      	movs	r7, #0
  401b3e:	2201      	movs	r2, #1
  401b40:	9107      	str	r1, [sp, #28]
  401b42:	f04f 0100 	mov.w	r1, #0
  401b46:	f88d 1037 	strb.w	r1, [sp, #55]	; 0x37
  401b4a:	2500      	movs	r5, #0
  401b4c:	1c61      	adds	r1, r4, #1
  401b4e:	f000 8116 	beq.w	401d7e <_vfiprintf_r+0x4a2>
  401b52:	f023 0180 	bic.w	r1, r3, #128	; 0x80
  401b56:	9102      	str	r1, [sp, #8]
  401b58:	ea56 0107 	orrs.w	r1, r6, r7
  401b5c:	f040 8114 	bne.w	401d88 <_vfiprintf_r+0x4ac>
  401b60:	2c00      	cmp	r4, #0
  401b62:	f040 835c 	bne.w	40221e <_vfiprintf_r+0x942>
  401b66:	2a00      	cmp	r2, #0
  401b68:	f040 83b7 	bne.w	4022da <_vfiprintf_r+0x9fe>
  401b6c:	f013 0301 	ands.w	r3, r3, #1
  401b70:	9305      	str	r3, [sp, #20]
  401b72:	f000 8457 	beq.w	402424 <_vfiprintf_r+0xb48>
  401b76:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  401b7a:	2330      	movs	r3, #48	; 0x30
  401b7c:	f80b 3d41 	strb.w	r3, [fp, #-65]!
  401b80:	9b05      	ldr	r3, [sp, #20]
  401b82:	42a3      	cmp	r3, r4
  401b84:	bfb8      	it	lt
  401b86:	4623      	movlt	r3, r4
  401b88:	9301      	str	r3, [sp, #4]
  401b8a:	b10d      	cbz	r5, 401b90 <_vfiprintf_r+0x2b4>
  401b8c:	3301      	adds	r3, #1
  401b8e:	9301      	str	r3, [sp, #4]
  401b90:	9b02      	ldr	r3, [sp, #8]
  401b92:	f013 0302 	ands.w	r3, r3, #2
  401b96:	9309      	str	r3, [sp, #36]	; 0x24
  401b98:	d002      	beq.n	401ba0 <_vfiprintf_r+0x2c4>
  401b9a:	9b01      	ldr	r3, [sp, #4]
  401b9c:	3302      	adds	r3, #2
  401b9e:	9301      	str	r3, [sp, #4]
  401ba0:	9b02      	ldr	r3, [sp, #8]
  401ba2:	f013 0384 	ands.w	r3, r3, #132	; 0x84
  401ba6:	930a      	str	r3, [sp, #40]	; 0x28
  401ba8:	f040 8217 	bne.w	401fda <_vfiprintf_r+0x6fe>
  401bac:	9b08      	ldr	r3, [sp, #32]
  401bae:	9a01      	ldr	r2, [sp, #4]
  401bb0:	1a9d      	subs	r5, r3, r2
  401bb2:	2d00      	cmp	r5, #0
  401bb4:	f340 8211 	ble.w	401fda <_vfiprintf_r+0x6fe>
  401bb8:	2d10      	cmp	r5, #16
  401bba:	f340 8490 	ble.w	4024de <_vfiprintf_r+0xc02>
  401bbe:	9b10      	ldr	r3, [sp, #64]	; 0x40
  401bc0:	9a11      	ldr	r2, [sp, #68]	; 0x44
  401bc2:	4ec4      	ldr	r6, [pc, #784]	; (401ed4 <_vfiprintf_r+0x5f8>)
  401bc4:	46d6      	mov	lr, sl
  401bc6:	2710      	movs	r7, #16
  401bc8:	46a2      	mov	sl, r4
  401bca:	4619      	mov	r1, r3
  401bcc:	9c06      	ldr	r4, [sp, #24]
  401bce:	e007      	b.n	401be0 <_vfiprintf_r+0x304>
  401bd0:	f101 0c02 	add.w	ip, r1, #2
  401bd4:	f10e 0e08 	add.w	lr, lr, #8
  401bd8:	4601      	mov	r1, r0
  401bda:	3d10      	subs	r5, #16
  401bdc:	2d10      	cmp	r5, #16
  401bde:	dd11      	ble.n	401c04 <_vfiprintf_r+0x328>
  401be0:	1c48      	adds	r0, r1, #1
  401be2:	3210      	adds	r2, #16
  401be4:	2807      	cmp	r0, #7
  401be6:	9211      	str	r2, [sp, #68]	; 0x44
  401be8:	e88e 00c0 	stmia.w	lr, {r6, r7}
  401bec:	9010      	str	r0, [sp, #64]	; 0x40
  401bee:	ddef      	ble.n	401bd0 <_vfiprintf_r+0x2f4>
  401bf0:	2a00      	cmp	r2, #0
  401bf2:	f040 81e4 	bne.w	401fbe <_vfiprintf_r+0x6e2>
  401bf6:	3d10      	subs	r5, #16
  401bf8:	2d10      	cmp	r5, #16
  401bfa:	4611      	mov	r1, r2
  401bfc:	f04f 0c01 	mov.w	ip, #1
  401c00:	46ce      	mov	lr, r9
  401c02:	dced      	bgt.n	401be0 <_vfiprintf_r+0x304>
  401c04:	4654      	mov	r4, sl
  401c06:	4661      	mov	r1, ip
  401c08:	46f2      	mov	sl, lr
  401c0a:	442a      	add	r2, r5
  401c0c:	2907      	cmp	r1, #7
  401c0e:	9211      	str	r2, [sp, #68]	; 0x44
  401c10:	f8ca 6000 	str.w	r6, [sl]
  401c14:	f8ca 5004 	str.w	r5, [sl, #4]
  401c18:	9110      	str	r1, [sp, #64]	; 0x40
  401c1a:	f300 82ec 	bgt.w	4021f6 <_vfiprintf_r+0x91a>
  401c1e:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  401c22:	f10a 0a08 	add.w	sl, sl, #8
  401c26:	1c48      	adds	r0, r1, #1
  401c28:	2d00      	cmp	r5, #0
  401c2a:	f040 81de 	bne.w	401fea <_vfiprintf_r+0x70e>
  401c2e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  401c30:	2b00      	cmp	r3, #0
  401c32:	f000 81f8 	beq.w	402026 <_vfiprintf_r+0x74a>
  401c36:	3202      	adds	r2, #2
  401c38:	a90e      	add	r1, sp, #56	; 0x38
  401c3a:	2302      	movs	r3, #2
  401c3c:	2807      	cmp	r0, #7
  401c3e:	9211      	str	r2, [sp, #68]	; 0x44
  401c40:	9010      	str	r0, [sp, #64]	; 0x40
  401c42:	e88a 000a 	stmia.w	sl, {r1, r3}
  401c46:	f340 81ea 	ble.w	40201e <_vfiprintf_r+0x742>
  401c4a:	2a00      	cmp	r2, #0
  401c4c:	f040 838c 	bne.w	402368 <_vfiprintf_r+0xa8c>
  401c50:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  401c52:	2b80      	cmp	r3, #128	; 0x80
  401c54:	f04f 0001 	mov.w	r0, #1
  401c58:	4611      	mov	r1, r2
  401c5a:	46ca      	mov	sl, r9
  401c5c:	f040 81e7 	bne.w	40202e <_vfiprintf_r+0x752>
  401c60:	9b08      	ldr	r3, [sp, #32]
  401c62:	9d01      	ldr	r5, [sp, #4]
  401c64:	1b5e      	subs	r6, r3, r5
  401c66:	2e00      	cmp	r6, #0
  401c68:	f340 81e1 	ble.w	40202e <_vfiprintf_r+0x752>
  401c6c:	2e10      	cmp	r6, #16
  401c6e:	4d9a      	ldr	r5, [pc, #616]	; (401ed8 <_vfiprintf_r+0x5fc>)
  401c70:	f340 8450 	ble.w	402514 <_vfiprintf_r+0xc38>
  401c74:	46d4      	mov	ip, sl
  401c76:	2710      	movs	r7, #16
  401c78:	46a2      	mov	sl, r4
  401c7a:	9c06      	ldr	r4, [sp, #24]
  401c7c:	e007      	b.n	401c8e <_vfiprintf_r+0x3b2>
  401c7e:	f101 0e02 	add.w	lr, r1, #2
  401c82:	f10c 0c08 	add.w	ip, ip, #8
  401c86:	4601      	mov	r1, r0
  401c88:	3e10      	subs	r6, #16
  401c8a:	2e10      	cmp	r6, #16
  401c8c:	dd11      	ble.n	401cb2 <_vfiprintf_r+0x3d6>
  401c8e:	1c48      	adds	r0, r1, #1
  401c90:	3210      	adds	r2, #16
  401c92:	2807      	cmp	r0, #7
  401c94:	9211      	str	r2, [sp, #68]	; 0x44
  401c96:	e88c 00a0 	stmia.w	ip, {r5, r7}
  401c9a:	9010      	str	r0, [sp, #64]	; 0x40
  401c9c:	ddef      	ble.n	401c7e <_vfiprintf_r+0x3a2>
  401c9e:	2a00      	cmp	r2, #0
  401ca0:	f040 829d 	bne.w	4021de <_vfiprintf_r+0x902>
  401ca4:	3e10      	subs	r6, #16
  401ca6:	2e10      	cmp	r6, #16
  401ca8:	f04f 0e01 	mov.w	lr, #1
  401cac:	4611      	mov	r1, r2
  401cae:	46cc      	mov	ip, r9
  401cb0:	dced      	bgt.n	401c8e <_vfiprintf_r+0x3b2>
  401cb2:	4654      	mov	r4, sl
  401cb4:	46e2      	mov	sl, ip
  401cb6:	4432      	add	r2, r6
  401cb8:	f1be 0f07 	cmp.w	lr, #7
  401cbc:	9211      	str	r2, [sp, #68]	; 0x44
  401cbe:	e88a 0060 	stmia.w	sl, {r5, r6}
  401cc2:	f8cd e040 	str.w	lr, [sp, #64]	; 0x40
  401cc6:	f300 8369 	bgt.w	40239c <_vfiprintf_r+0xac0>
  401cca:	f10a 0a08 	add.w	sl, sl, #8
  401cce:	f10e 0001 	add.w	r0, lr, #1
  401cd2:	4671      	mov	r1, lr
  401cd4:	e1ab      	b.n	40202e <_vfiprintf_r+0x752>
  401cd6:	9608      	str	r6, [sp, #32]
  401cd8:	f013 0220 	ands.w	r2, r3, #32
  401cdc:	f040 838c 	bne.w	4023f8 <_vfiprintf_r+0xb1c>
  401ce0:	f013 0110 	ands.w	r1, r3, #16
  401ce4:	f040 831a 	bne.w	40231c <_vfiprintf_r+0xa40>
  401ce8:	f013 0240 	ands.w	r2, r3, #64	; 0x40
  401cec:	f000 8316 	beq.w	40231c <_vfiprintf_r+0xa40>
  401cf0:	9807      	ldr	r0, [sp, #28]
  401cf2:	460a      	mov	r2, r1
  401cf4:	4601      	mov	r1, r0
  401cf6:	3104      	adds	r1, #4
  401cf8:	8806      	ldrh	r6, [r0, #0]
  401cfa:	9107      	str	r1, [sp, #28]
  401cfc:	2700      	movs	r7, #0
  401cfe:	e720      	b.n	401b42 <_vfiprintf_r+0x266>
  401d00:	9608      	str	r6, [sp, #32]
  401d02:	f043 0310 	orr.w	r3, r3, #16
  401d06:	e7e7      	b.n	401cd8 <_vfiprintf_r+0x3fc>
  401d08:	9608      	str	r6, [sp, #32]
  401d0a:	f043 0310 	orr.w	r3, r3, #16
  401d0e:	e708      	b.n	401b22 <_vfiprintf_r+0x246>
  401d10:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  401d14:	f898 2000 	ldrb.w	r2, [r8]
  401d18:	e652      	b.n	4019c0 <_vfiprintf_r+0xe4>
  401d1a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  401d1e:	2600      	movs	r6, #0
  401d20:	f818 2b01 	ldrb.w	r2, [r8], #1
  401d24:	eb06 0686 	add.w	r6, r6, r6, lsl #2
  401d28:	eb01 0646 	add.w	r6, r1, r6, lsl #1
  401d2c:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  401d30:	2909      	cmp	r1, #9
  401d32:	d9f5      	bls.n	401d20 <_vfiprintf_r+0x444>
  401d34:	e646      	b.n	4019c4 <_vfiprintf_r+0xe8>
  401d36:	9608      	str	r6, [sp, #32]
  401d38:	2800      	cmp	r0, #0
  401d3a:	f040 8408 	bne.w	40254e <_vfiprintf_r+0xc72>
  401d3e:	f043 0310 	orr.w	r3, r3, #16
  401d42:	069e      	lsls	r6, r3, #26
  401d44:	f100 834c 	bmi.w	4023e0 <_vfiprintf_r+0xb04>
  401d48:	06dd      	lsls	r5, r3, #27
  401d4a:	f100 82f3 	bmi.w	402334 <_vfiprintf_r+0xa58>
  401d4e:	0658      	lsls	r0, r3, #25
  401d50:	f140 82f0 	bpl.w	402334 <_vfiprintf_r+0xa58>
  401d54:	9d07      	ldr	r5, [sp, #28]
  401d56:	f9b5 6000 	ldrsh.w	r6, [r5]
  401d5a:	462a      	mov	r2, r5
  401d5c:	17f7      	asrs	r7, r6, #31
  401d5e:	3204      	adds	r2, #4
  401d60:	4630      	mov	r0, r6
  401d62:	4639      	mov	r1, r7
  401d64:	9207      	str	r2, [sp, #28]
  401d66:	2800      	cmp	r0, #0
  401d68:	f171 0200 	sbcs.w	r2, r1, #0
  401d6c:	f2c0 835d 	blt.w	40242a <_vfiprintf_r+0xb4e>
  401d70:	1c61      	adds	r1, r4, #1
  401d72:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  401d76:	f04f 0201 	mov.w	r2, #1
  401d7a:	f47f aeea 	bne.w	401b52 <_vfiprintf_r+0x276>
  401d7e:	ea56 0107 	orrs.w	r1, r6, r7
  401d82:	f000 824d 	beq.w	402220 <_vfiprintf_r+0x944>
  401d86:	9302      	str	r3, [sp, #8]
  401d88:	2a01      	cmp	r2, #1
  401d8a:	f000 828c 	beq.w	4022a6 <_vfiprintf_r+0x9ca>
  401d8e:	2a02      	cmp	r2, #2
  401d90:	f040 825c 	bne.w	40224c <_vfiprintf_r+0x970>
  401d94:	980b      	ldr	r0, [sp, #44]	; 0x2c
  401d96:	46cb      	mov	fp, r9
  401d98:	0933      	lsrs	r3, r6, #4
  401d9a:	f006 010f 	and.w	r1, r6, #15
  401d9e:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
  401da2:	093a      	lsrs	r2, r7, #4
  401da4:	461e      	mov	r6, r3
  401da6:	4617      	mov	r7, r2
  401da8:	5c43      	ldrb	r3, [r0, r1]
  401daa:	f80b 3d01 	strb.w	r3, [fp, #-1]!
  401dae:	ea56 0307 	orrs.w	r3, r6, r7
  401db2:	d1f1      	bne.n	401d98 <_vfiprintf_r+0x4bc>
  401db4:	eba9 030b 	sub.w	r3, r9, fp
  401db8:	9305      	str	r3, [sp, #20]
  401dba:	e6e1      	b.n	401b80 <_vfiprintf_r+0x2a4>
  401dbc:	2800      	cmp	r0, #0
  401dbe:	f040 83c0 	bne.w	402542 <_vfiprintf_r+0xc66>
  401dc2:	0699      	lsls	r1, r3, #26
  401dc4:	f100 8367 	bmi.w	402496 <_vfiprintf_r+0xbba>
  401dc8:	06da      	lsls	r2, r3, #27
  401dca:	f100 80f1 	bmi.w	401fb0 <_vfiprintf_r+0x6d4>
  401dce:	065b      	lsls	r3, r3, #25
  401dd0:	f140 80ee 	bpl.w	401fb0 <_vfiprintf_r+0x6d4>
  401dd4:	9a07      	ldr	r2, [sp, #28]
  401dd6:	6813      	ldr	r3, [r2, #0]
  401dd8:	3204      	adds	r2, #4
  401dda:	9207      	str	r2, [sp, #28]
  401ddc:	f8bd 200c 	ldrh.w	r2, [sp, #12]
  401de0:	801a      	strh	r2, [r3, #0]
  401de2:	e5b8      	b.n	401956 <_vfiprintf_r+0x7a>
  401de4:	9807      	ldr	r0, [sp, #28]
  401de6:	4a3d      	ldr	r2, [pc, #244]	; (401edc <_vfiprintf_r+0x600>)
  401de8:	9608      	str	r6, [sp, #32]
  401dea:	920b      	str	r2, [sp, #44]	; 0x2c
  401dec:	6806      	ldr	r6, [r0, #0]
  401dee:	2278      	movs	r2, #120	; 0x78
  401df0:	2130      	movs	r1, #48	; 0x30
  401df2:	3004      	adds	r0, #4
  401df4:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  401df8:	f043 0302 	orr.w	r3, r3, #2
  401dfc:	9007      	str	r0, [sp, #28]
  401dfe:	2700      	movs	r7, #0
  401e00:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  401e04:	2202      	movs	r2, #2
  401e06:	e69c      	b.n	401b42 <_vfiprintf_r+0x266>
  401e08:	9608      	str	r6, [sp, #32]
  401e0a:	2800      	cmp	r0, #0
  401e0c:	d099      	beq.n	401d42 <_vfiprintf_r+0x466>
  401e0e:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  401e12:	e796      	b.n	401d42 <_vfiprintf_r+0x466>
  401e14:	f898 2000 	ldrb.w	r2, [r8]
  401e18:	2d00      	cmp	r5, #0
  401e1a:	f47f add1 	bne.w	4019c0 <_vfiprintf_r+0xe4>
  401e1e:	2001      	movs	r0, #1
  401e20:	2520      	movs	r5, #32
  401e22:	e5cd      	b.n	4019c0 <_vfiprintf_r+0xe4>
  401e24:	f043 0301 	orr.w	r3, r3, #1
  401e28:	f898 2000 	ldrb.w	r2, [r8]
  401e2c:	e5c8      	b.n	4019c0 <_vfiprintf_r+0xe4>
  401e2e:	9608      	str	r6, [sp, #32]
  401e30:	2800      	cmp	r0, #0
  401e32:	f040 8393 	bne.w	40255c <_vfiprintf_r+0xc80>
  401e36:	4929      	ldr	r1, [pc, #164]	; (401edc <_vfiprintf_r+0x600>)
  401e38:	910b      	str	r1, [sp, #44]	; 0x2c
  401e3a:	069f      	lsls	r7, r3, #26
  401e3c:	f100 82e8 	bmi.w	402410 <_vfiprintf_r+0xb34>
  401e40:	9807      	ldr	r0, [sp, #28]
  401e42:	06de      	lsls	r6, r3, #27
  401e44:	4601      	mov	r1, r0
  401e46:	f100 8270 	bmi.w	40232a <_vfiprintf_r+0xa4e>
  401e4a:	065d      	lsls	r5, r3, #25
  401e4c:	f140 826d 	bpl.w	40232a <_vfiprintf_r+0xa4e>
  401e50:	3104      	adds	r1, #4
  401e52:	8806      	ldrh	r6, [r0, #0]
  401e54:	9107      	str	r1, [sp, #28]
  401e56:	2700      	movs	r7, #0
  401e58:	07d8      	lsls	r0, r3, #31
  401e5a:	f140 8222 	bpl.w	4022a2 <_vfiprintf_r+0x9c6>
  401e5e:	ea56 0107 	orrs.w	r1, r6, r7
  401e62:	f000 821e 	beq.w	4022a2 <_vfiprintf_r+0x9c6>
  401e66:	2130      	movs	r1, #48	; 0x30
  401e68:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  401e6c:	f043 0302 	orr.w	r3, r3, #2
  401e70:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  401e74:	2202      	movs	r2, #2
  401e76:	e664      	b.n	401b42 <_vfiprintf_r+0x266>
  401e78:	9608      	str	r6, [sp, #32]
  401e7a:	2800      	cmp	r0, #0
  401e7c:	f040 836b 	bne.w	402556 <_vfiprintf_r+0xc7a>
  401e80:	4917      	ldr	r1, [pc, #92]	; (401ee0 <_vfiprintf_r+0x604>)
  401e82:	910b      	str	r1, [sp, #44]	; 0x2c
  401e84:	e7d9      	b.n	401e3a <_vfiprintf_r+0x55e>
  401e86:	9907      	ldr	r1, [sp, #28]
  401e88:	9608      	str	r6, [sp, #32]
  401e8a:	680a      	ldr	r2, [r1, #0]
  401e8c:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  401e90:	f04f 0000 	mov.w	r0, #0
  401e94:	460a      	mov	r2, r1
  401e96:	f88d 0037 	strb.w	r0, [sp, #55]	; 0x37
  401e9a:	3204      	adds	r2, #4
  401e9c:	2001      	movs	r0, #1
  401e9e:	9001      	str	r0, [sp, #4]
  401ea0:	9207      	str	r2, [sp, #28]
  401ea2:	9005      	str	r0, [sp, #20]
  401ea4:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  401ea8:	9302      	str	r3, [sp, #8]
  401eaa:	2400      	movs	r4, #0
  401eac:	e670      	b.n	401b90 <_vfiprintf_r+0x2b4>
  401eae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  401eb2:	f898 2000 	ldrb.w	r2, [r8]
  401eb6:	e583      	b.n	4019c0 <_vfiprintf_r+0xe4>
  401eb8:	f898 2000 	ldrb.w	r2, [r8]
  401ebc:	2a6c      	cmp	r2, #108	; 0x6c
  401ebe:	bf03      	ittte	eq
  401ec0:	f898 2001 	ldrbeq.w	r2, [r8, #1]
  401ec4:	f043 0320 	orreq.w	r3, r3, #32
  401ec8:	f108 0801 	addeq.w	r8, r8, #1
  401ecc:	f043 0310 	orrne.w	r3, r3, #16
  401ed0:	e576      	b.n	4019c0 <_vfiprintf_r+0xe4>
  401ed2:	bf00      	nop
  401ed4:	00404508 	.word	0x00404508
  401ed8:	00404518 	.word	0x00404518
  401edc:	004044ec 	.word	0x004044ec
  401ee0:	004044d8 	.word	0x004044d8
  401ee4:	9907      	ldr	r1, [sp, #28]
  401ee6:	680e      	ldr	r6, [r1, #0]
  401ee8:	460a      	mov	r2, r1
  401eea:	2e00      	cmp	r6, #0
  401eec:	f102 0204 	add.w	r2, r2, #4
  401ef0:	f6ff ae0f 	blt.w	401b12 <_vfiprintf_r+0x236>
  401ef4:	9207      	str	r2, [sp, #28]
  401ef6:	f898 2000 	ldrb.w	r2, [r8]
  401efa:	e561      	b.n	4019c0 <_vfiprintf_r+0xe4>
  401efc:	f898 2000 	ldrb.w	r2, [r8]
  401f00:	2001      	movs	r0, #1
  401f02:	252b      	movs	r5, #43	; 0x2b
  401f04:	e55c      	b.n	4019c0 <_vfiprintf_r+0xe4>
  401f06:	9907      	ldr	r1, [sp, #28]
  401f08:	9608      	str	r6, [sp, #32]
  401f0a:	f8d1 b000 	ldr.w	fp, [r1]
  401f0e:	f04f 0200 	mov.w	r2, #0
  401f12:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  401f16:	1d0e      	adds	r6, r1, #4
  401f18:	f1bb 0f00 	cmp.w	fp, #0
  401f1c:	f000 82e5 	beq.w	4024ea <_vfiprintf_r+0xc0e>
  401f20:	1c67      	adds	r7, r4, #1
  401f22:	f000 82c4 	beq.w	4024ae <_vfiprintf_r+0xbd2>
  401f26:	4622      	mov	r2, r4
  401f28:	2100      	movs	r1, #0
  401f2a:	4658      	mov	r0, fp
  401f2c:	9301      	str	r3, [sp, #4]
  401f2e:	f001 fbd7 	bl	4036e0 <memchr>
  401f32:	9b01      	ldr	r3, [sp, #4]
  401f34:	2800      	cmp	r0, #0
  401f36:	f000 82e5 	beq.w	402504 <_vfiprintf_r+0xc28>
  401f3a:	eba0 020b 	sub.w	r2, r0, fp
  401f3e:	9205      	str	r2, [sp, #20]
  401f40:	9607      	str	r6, [sp, #28]
  401f42:	9302      	str	r3, [sp, #8]
  401f44:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  401f48:	2400      	movs	r4, #0
  401f4a:	e619      	b.n	401b80 <_vfiprintf_r+0x2a4>
  401f4c:	f898 2000 	ldrb.w	r2, [r8]
  401f50:	2a2a      	cmp	r2, #42	; 0x2a
  401f52:	f108 0701 	add.w	r7, r8, #1
  401f56:	f000 82e9 	beq.w	40252c <_vfiprintf_r+0xc50>
  401f5a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  401f5e:	2909      	cmp	r1, #9
  401f60:	46b8      	mov	r8, r7
  401f62:	f04f 0400 	mov.w	r4, #0
  401f66:	f63f ad2d 	bhi.w	4019c4 <_vfiprintf_r+0xe8>
  401f6a:	f818 2b01 	ldrb.w	r2, [r8], #1
  401f6e:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  401f72:	eb01 0444 	add.w	r4, r1, r4, lsl #1
  401f76:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  401f7a:	2909      	cmp	r1, #9
  401f7c:	d9f5      	bls.n	401f6a <_vfiprintf_r+0x68e>
  401f7e:	e521      	b.n	4019c4 <_vfiprintf_r+0xe8>
  401f80:	f043 0320 	orr.w	r3, r3, #32
  401f84:	f898 2000 	ldrb.w	r2, [r8]
  401f88:	e51a      	b.n	4019c0 <_vfiprintf_r+0xe4>
  401f8a:	9608      	str	r6, [sp, #32]
  401f8c:	2800      	cmp	r0, #0
  401f8e:	f040 82db 	bne.w	402548 <_vfiprintf_r+0xc6c>
  401f92:	2a00      	cmp	r2, #0
  401f94:	f000 80e7 	beq.w	402166 <_vfiprintf_r+0x88a>
  401f98:	2101      	movs	r1, #1
  401f9a:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  401f9e:	f04f 0200 	mov.w	r2, #0
  401fa2:	9101      	str	r1, [sp, #4]
  401fa4:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  401fa8:	9105      	str	r1, [sp, #20]
  401faa:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  401fae:	e77b      	b.n	401ea8 <_vfiprintf_r+0x5cc>
  401fb0:	9a07      	ldr	r2, [sp, #28]
  401fb2:	6813      	ldr	r3, [r2, #0]
  401fb4:	3204      	adds	r2, #4
  401fb6:	9207      	str	r2, [sp, #28]
  401fb8:	9a03      	ldr	r2, [sp, #12]
  401fba:	601a      	str	r2, [r3, #0]
  401fbc:	e4cb      	b.n	401956 <_vfiprintf_r+0x7a>
  401fbe:	aa0f      	add	r2, sp, #60	; 0x3c
  401fc0:	9904      	ldr	r1, [sp, #16]
  401fc2:	4620      	mov	r0, r4
  401fc4:	f7ff fc4a 	bl	40185c <__sprint_r.part.0>
  401fc8:	2800      	cmp	r0, #0
  401fca:	f040 8139 	bne.w	402240 <_vfiprintf_r+0x964>
  401fce:	9910      	ldr	r1, [sp, #64]	; 0x40
  401fd0:	9a11      	ldr	r2, [sp, #68]	; 0x44
  401fd2:	f101 0c01 	add.w	ip, r1, #1
  401fd6:	46ce      	mov	lr, r9
  401fd8:	e5ff      	b.n	401bda <_vfiprintf_r+0x2fe>
  401fda:	9910      	ldr	r1, [sp, #64]	; 0x40
  401fdc:	9a11      	ldr	r2, [sp, #68]	; 0x44
  401fde:	1c48      	adds	r0, r1, #1
  401fe0:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  401fe4:	2d00      	cmp	r5, #0
  401fe6:	f43f ae22 	beq.w	401c2e <_vfiprintf_r+0x352>
  401fea:	3201      	adds	r2, #1
  401fec:	f10d 0537 	add.w	r5, sp, #55	; 0x37
  401ff0:	2101      	movs	r1, #1
  401ff2:	2807      	cmp	r0, #7
  401ff4:	9211      	str	r2, [sp, #68]	; 0x44
  401ff6:	9010      	str	r0, [sp, #64]	; 0x40
  401ff8:	f8ca 5000 	str.w	r5, [sl]
  401ffc:	f8ca 1004 	str.w	r1, [sl, #4]
  402000:	f340 8108 	ble.w	402214 <_vfiprintf_r+0x938>
  402004:	2a00      	cmp	r2, #0
  402006:	f040 81bc 	bne.w	402382 <_vfiprintf_r+0xaa6>
  40200a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40200c:	2b00      	cmp	r3, #0
  40200e:	f43f ae1f 	beq.w	401c50 <_vfiprintf_r+0x374>
  402012:	ab0e      	add	r3, sp, #56	; 0x38
  402014:	2202      	movs	r2, #2
  402016:	4608      	mov	r0, r1
  402018:	931c      	str	r3, [sp, #112]	; 0x70
  40201a:	921d      	str	r2, [sp, #116]	; 0x74
  40201c:	46ca      	mov	sl, r9
  40201e:	4601      	mov	r1, r0
  402020:	f10a 0a08 	add.w	sl, sl, #8
  402024:	3001      	adds	r0, #1
  402026:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402028:	2b80      	cmp	r3, #128	; 0x80
  40202a:	f43f ae19 	beq.w	401c60 <_vfiprintf_r+0x384>
  40202e:	9b05      	ldr	r3, [sp, #20]
  402030:	1ae4      	subs	r4, r4, r3
  402032:	2c00      	cmp	r4, #0
  402034:	dd2e      	ble.n	402094 <_vfiprintf_r+0x7b8>
  402036:	2c10      	cmp	r4, #16
  402038:	4db3      	ldr	r5, [pc, #716]	; (402308 <_vfiprintf_r+0xa2c>)
  40203a:	dd1e      	ble.n	40207a <_vfiprintf_r+0x79e>
  40203c:	46d6      	mov	lr, sl
  40203e:	2610      	movs	r6, #16
  402040:	9f06      	ldr	r7, [sp, #24]
  402042:	f8dd a010 	ldr.w	sl, [sp, #16]
  402046:	e006      	b.n	402056 <_vfiprintf_r+0x77a>
  402048:	1c88      	adds	r0, r1, #2
  40204a:	f10e 0e08 	add.w	lr, lr, #8
  40204e:	4619      	mov	r1, r3
  402050:	3c10      	subs	r4, #16
  402052:	2c10      	cmp	r4, #16
  402054:	dd10      	ble.n	402078 <_vfiprintf_r+0x79c>
  402056:	1c4b      	adds	r3, r1, #1
  402058:	3210      	adds	r2, #16
  40205a:	2b07      	cmp	r3, #7
  40205c:	9211      	str	r2, [sp, #68]	; 0x44
  40205e:	e88e 0060 	stmia.w	lr, {r5, r6}
  402062:	9310      	str	r3, [sp, #64]	; 0x40
  402064:	ddf0      	ble.n	402048 <_vfiprintf_r+0x76c>
  402066:	2a00      	cmp	r2, #0
  402068:	d165      	bne.n	402136 <_vfiprintf_r+0x85a>
  40206a:	3c10      	subs	r4, #16
  40206c:	2c10      	cmp	r4, #16
  40206e:	f04f 0001 	mov.w	r0, #1
  402072:	4611      	mov	r1, r2
  402074:	46ce      	mov	lr, r9
  402076:	dcee      	bgt.n	402056 <_vfiprintf_r+0x77a>
  402078:	46f2      	mov	sl, lr
  40207a:	4422      	add	r2, r4
  40207c:	2807      	cmp	r0, #7
  40207e:	9211      	str	r2, [sp, #68]	; 0x44
  402080:	f8ca 5000 	str.w	r5, [sl]
  402084:	f8ca 4004 	str.w	r4, [sl, #4]
  402088:	9010      	str	r0, [sp, #64]	; 0x40
  40208a:	f300 8085 	bgt.w	402198 <_vfiprintf_r+0x8bc>
  40208e:	f10a 0a08 	add.w	sl, sl, #8
  402092:	3001      	adds	r0, #1
  402094:	9905      	ldr	r1, [sp, #20]
  402096:	f8ca b000 	str.w	fp, [sl]
  40209a:	440a      	add	r2, r1
  40209c:	2807      	cmp	r0, #7
  40209e:	9211      	str	r2, [sp, #68]	; 0x44
  4020a0:	f8ca 1004 	str.w	r1, [sl, #4]
  4020a4:	9010      	str	r0, [sp, #64]	; 0x40
  4020a6:	f340 8082 	ble.w	4021ae <_vfiprintf_r+0x8d2>
  4020aa:	2a00      	cmp	r2, #0
  4020ac:	f040 8118 	bne.w	4022e0 <_vfiprintf_r+0xa04>
  4020b0:	9b02      	ldr	r3, [sp, #8]
  4020b2:	9210      	str	r2, [sp, #64]	; 0x40
  4020b4:	0758      	lsls	r0, r3, #29
  4020b6:	d535      	bpl.n	402124 <_vfiprintf_r+0x848>
  4020b8:	9b08      	ldr	r3, [sp, #32]
  4020ba:	9901      	ldr	r1, [sp, #4]
  4020bc:	1a5c      	subs	r4, r3, r1
  4020be:	2c00      	cmp	r4, #0
  4020c0:	f340 80e7 	ble.w	402292 <_vfiprintf_r+0x9b6>
  4020c4:	46ca      	mov	sl, r9
  4020c6:	2c10      	cmp	r4, #16
  4020c8:	f340 8218 	ble.w	4024fc <_vfiprintf_r+0xc20>
  4020cc:	9910      	ldr	r1, [sp, #64]	; 0x40
  4020ce:	4e8f      	ldr	r6, [pc, #572]	; (40230c <_vfiprintf_r+0xa30>)
  4020d0:	9f06      	ldr	r7, [sp, #24]
  4020d2:	f8dd b010 	ldr.w	fp, [sp, #16]
  4020d6:	2510      	movs	r5, #16
  4020d8:	e006      	b.n	4020e8 <_vfiprintf_r+0x80c>
  4020da:	1c88      	adds	r0, r1, #2
  4020dc:	f10a 0a08 	add.w	sl, sl, #8
  4020e0:	4619      	mov	r1, r3
  4020e2:	3c10      	subs	r4, #16
  4020e4:	2c10      	cmp	r4, #16
  4020e6:	dd11      	ble.n	40210c <_vfiprintf_r+0x830>
  4020e8:	1c4b      	adds	r3, r1, #1
  4020ea:	3210      	adds	r2, #16
  4020ec:	2b07      	cmp	r3, #7
  4020ee:	9211      	str	r2, [sp, #68]	; 0x44
  4020f0:	f8ca 6000 	str.w	r6, [sl]
  4020f4:	f8ca 5004 	str.w	r5, [sl, #4]
  4020f8:	9310      	str	r3, [sp, #64]	; 0x40
  4020fa:	ddee      	ble.n	4020da <_vfiprintf_r+0x7fe>
  4020fc:	bb42      	cbnz	r2, 402150 <_vfiprintf_r+0x874>
  4020fe:	3c10      	subs	r4, #16
  402100:	2c10      	cmp	r4, #16
  402102:	f04f 0001 	mov.w	r0, #1
  402106:	4611      	mov	r1, r2
  402108:	46ca      	mov	sl, r9
  40210a:	dced      	bgt.n	4020e8 <_vfiprintf_r+0x80c>
  40210c:	4422      	add	r2, r4
  40210e:	2807      	cmp	r0, #7
  402110:	9211      	str	r2, [sp, #68]	; 0x44
  402112:	f8ca 6000 	str.w	r6, [sl]
  402116:	f8ca 4004 	str.w	r4, [sl, #4]
  40211a:	9010      	str	r0, [sp, #64]	; 0x40
  40211c:	dd51      	ble.n	4021c2 <_vfiprintf_r+0x8e6>
  40211e:	2a00      	cmp	r2, #0
  402120:	f040 819b 	bne.w	40245a <_vfiprintf_r+0xb7e>
  402124:	9b03      	ldr	r3, [sp, #12]
  402126:	9a08      	ldr	r2, [sp, #32]
  402128:	9901      	ldr	r1, [sp, #4]
  40212a:	428a      	cmp	r2, r1
  40212c:	bfac      	ite	ge
  40212e:	189b      	addge	r3, r3, r2
  402130:	185b      	addlt	r3, r3, r1
  402132:	9303      	str	r3, [sp, #12]
  402134:	e04e      	b.n	4021d4 <_vfiprintf_r+0x8f8>
  402136:	aa0f      	add	r2, sp, #60	; 0x3c
  402138:	4651      	mov	r1, sl
  40213a:	4638      	mov	r0, r7
  40213c:	f7ff fb8e 	bl	40185c <__sprint_r.part.0>
  402140:	2800      	cmp	r0, #0
  402142:	f040 813f 	bne.w	4023c4 <_vfiprintf_r+0xae8>
  402146:	9910      	ldr	r1, [sp, #64]	; 0x40
  402148:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40214a:	1c48      	adds	r0, r1, #1
  40214c:	46ce      	mov	lr, r9
  40214e:	e77f      	b.n	402050 <_vfiprintf_r+0x774>
  402150:	aa0f      	add	r2, sp, #60	; 0x3c
  402152:	4659      	mov	r1, fp
  402154:	4638      	mov	r0, r7
  402156:	f7ff fb81 	bl	40185c <__sprint_r.part.0>
  40215a:	b960      	cbnz	r0, 402176 <_vfiprintf_r+0x89a>
  40215c:	9910      	ldr	r1, [sp, #64]	; 0x40
  40215e:	9a11      	ldr	r2, [sp, #68]	; 0x44
  402160:	1c48      	adds	r0, r1, #1
  402162:	46ca      	mov	sl, r9
  402164:	e7bd      	b.n	4020e2 <_vfiprintf_r+0x806>
  402166:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402168:	f8dd b010 	ldr.w	fp, [sp, #16]
  40216c:	2b00      	cmp	r3, #0
  40216e:	f040 81d4 	bne.w	40251a <_vfiprintf_r+0xc3e>
  402172:	2300      	movs	r3, #0
  402174:	9310      	str	r3, [sp, #64]	; 0x40
  402176:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  40217a:	f013 0f01 	tst.w	r3, #1
  40217e:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  402182:	d102      	bne.n	40218a <_vfiprintf_r+0x8ae>
  402184:	059a      	lsls	r2, r3, #22
  402186:	f140 80de 	bpl.w	402346 <_vfiprintf_r+0xa6a>
  40218a:	065b      	lsls	r3, r3, #25
  40218c:	f53f acb2 	bmi.w	401af4 <_vfiprintf_r+0x218>
  402190:	9803      	ldr	r0, [sp, #12]
  402192:	b02d      	add	sp, #180	; 0xb4
  402194:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402198:	2a00      	cmp	r2, #0
  40219a:	f040 8106 	bne.w	4023aa <_vfiprintf_r+0xace>
  40219e:	9a05      	ldr	r2, [sp, #20]
  4021a0:	921d      	str	r2, [sp, #116]	; 0x74
  4021a2:	2301      	movs	r3, #1
  4021a4:	9211      	str	r2, [sp, #68]	; 0x44
  4021a6:	f8cd b070 	str.w	fp, [sp, #112]	; 0x70
  4021aa:	9310      	str	r3, [sp, #64]	; 0x40
  4021ac:	46ca      	mov	sl, r9
  4021ae:	f10a 0a08 	add.w	sl, sl, #8
  4021b2:	9b02      	ldr	r3, [sp, #8]
  4021b4:	0759      	lsls	r1, r3, #29
  4021b6:	d504      	bpl.n	4021c2 <_vfiprintf_r+0x8e6>
  4021b8:	9b08      	ldr	r3, [sp, #32]
  4021ba:	9901      	ldr	r1, [sp, #4]
  4021bc:	1a5c      	subs	r4, r3, r1
  4021be:	2c00      	cmp	r4, #0
  4021c0:	dc81      	bgt.n	4020c6 <_vfiprintf_r+0x7ea>
  4021c2:	9b03      	ldr	r3, [sp, #12]
  4021c4:	9908      	ldr	r1, [sp, #32]
  4021c6:	9801      	ldr	r0, [sp, #4]
  4021c8:	4281      	cmp	r1, r0
  4021ca:	bfac      	ite	ge
  4021cc:	185b      	addge	r3, r3, r1
  4021ce:	181b      	addlt	r3, r3, r0
  4021d0:	9303      	str	r3, [sp, #12]
  4021d2:	bb72      	cbnz	r2, 402232 <_vfiprintf_r+0x956>
  4021d4:	2300      	movs	r3, #0
  4021d6:	9310      	str	r3, [sp, #64]	; 0x40
  4021d8:	46ca      	mov	sl, r9
  4021da:	f7ff bbbc 	b.w	401956 <_vfiprintf_r+0x7a>
  4021de:	aa0f      	add	r2, sp, #60	; 0x3c
  4021e0:	9904      	ldr	r1, [sp, #16]
  4021e2:	4620      	mov	r0, r4
  4021e4:	f7ff fb3a 	bl	40185c <__sprint_r.part.0>
  4021e8:	bb50      	cbnz	r0, 402240 <_vfiprintf_r+0x964>
  4021ea:	9910      	ldr	r1, [sp, #64]	; 0x40
  4021ec:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4021ee:	f101 0e01 	add.w	lr, r1, #1
  4021f2:	46cc      	mov	ip, r9
  4021f4:	e548      	b.n	401c88 <_vfiprintf_r+0x3ac>
  4021f6:	2a00      	cmp	r2, #0
  4021f8:	f040 8140 	bne.w	40247c <_vfiprintf_r+0xba0>
  4021fc:	f89d 1037 	ldrb.w	r1, [sp, #55]	; 0x37
  402200:	2900      	cmp	r1, #0
  402202:	f000 811b 	beq.w	40243c <_vfiprintf_r+0xb60>
  402206:	2201      	movs	r2, #1
  402208:	f10d 0137 	add.w	r1, sp, #55	; 0x37
  40220c:	4610      	mov	r0, r2
  40220e:	921d      	str	r2, [sp, #116]	; 0x74
  402210:	911c      	str	r1, [sp, #112]	; 0x70
  402212:	46ca      	mov	sl, r9
  402214:	4601      	mov	r1, r0
  402216:	f10a 0a08 	add.w	sl, sl, #8
  40221a:	3001      	adds	r0, #1
  40221c:	e507      	b.n	401c2e <_vfiprintf_r+0x352>
  40221e:	9b02      	ldr	r3, [sp, #8]
  402220:	2a01      	cmp	r2, #1
  402222:	f000 8098 	beq.w	402356 <_vfiprintf_r+0xa7a>
  402226:	2a02      	cmp	r2, #2
  402228:	d10d      	bne.n	402246 <_vfiprintf_r+0x96a>
  40222a:	9302      	str	r3, [sp, #8]
  40222c:	2600      	movs	r6, #0
  40222e:	2700      	movs	r7, #0
  402230:	e5b0      	b.n	401d94 <_vfiprintf_r+0x4b8>
  402232:	aa0f      	add	r2, sp, #60	; 0x3c
  402234:	9904      	ldr	r1, [sp, #16]
  402236:	9806      	ldr	r0, [sp, #24]
  402238:	f7ff fb10 	bl	40185c <__sprint_r.part.0>
  40223c:	2800      	cmp	r0, #0
  40223e:	d0c9      	beq.n	4021d4 <_vfiprintf_r+0x8f8>
  402240:	f8dd b010 	ldr.w	fp, [sp, #16]
  402244:	e797      	b.n	402176 <_vfiprintf_r+0x89a>
  402246:	9302      	str	r3, [sp, #8]
  402248:	2600      	movs	r6, #0
  40224a:	2700      	movs	r7, #0
  40224c:	4649      	mov	r1, r9
  40224e:	e000      	b.n	402252 <_vfiprintf_r+0x976>
  402250:	4659      	mov	r1, fp
  402252:	08f2      	lsrs	r2, r6, #3
  402254:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
  402258:	08f8      	lsrs	r0, r7, #3
  40225a:	f006 0307 	and.w	r3, r6, #7
  40225e:	4607      	mov	r7, r0
  402260:	4616      	mov	r6, r2
  402262:	3330      	adds	r3, #48	; 0x30
  402264:	ea56 0207 	orrs.w	r2, r6, r7
  402268:	f801 3c01 	strb.w	r3, [r1, #-1]
  40226c:	f101 3bff 	add.w	fp, r1, #4294967295
  402270:	d1ee      	bne.n	402250 <_vfiprintf_r+0x974>
  402272:	9a02      	ldr	r2, [sp, #8]
  402274:	07d6      	lsls	r6, r2, #31
  402276:	f57f ad9d 	bpl.w	401db4 <_vfiprintf_r+0x4d8>
  40227a:	2b30      	cmp	r3, #48	; 0x30
  40227c:	f43f ad9a 	beq.w	401db4 <_vfiprintf_r+0x4d8>
  402280:	3902      	subs	r1, #2
  402282:	2330      	movs	r3, #48	; 0x30
  402284:	f80b 3c01 	strb.w	r3, [fp, #-1]
  402288:	eba9 0301 	sub.w	r3, r9, r1
  40228c:	9305      	str	r3, [sp, #20]
  40228e:	468b      	mov	fp, r1
  402290:	e476      	b.n	401b80 <_vfiprintf_r+0x2a4>
  402292:	9b03      	ldr	r3, [sp, #12]
  402294:	9a08      	ldr	r2, [sp, #32]
  402296:	428a      	cmp	r2, r1
  402298:	bfac      	ite	ge
  40229a:	189b      	addge	r3, r3, r2
  40229c:	185b      	addlt	r3, r3, r1
  40229e:	9303      	str	r3, [sp, #12]
  4022a0:	e798      	b.n	4021d4 <_vfiprintf_r+0x8f8>
  4022a2:	2202      	movs	r2, #2
  4022a4:	e44d      	b.n	401b42 <_vfiprintf_r+0x266>
  4022a6:	2f00      	cmp	r7, #0
  4022a8:	bf08      	it	eq
  4022aa:	2e0a      	cmpeq	r6, #10
  4022ac:	d352      	bcc.n	402354 <_vfiprintf_r+0xa78>
  4022ae:	46cb      	mov	fp, r9
  4022b0:	4630      	mov	r0, r6
  4022b2:	4639      	mov	r1, r7
  4022b4:	220a      	movs	r2, #10
  4022b6:	2300      	movs	r3, #0
  4022b8:	f001 ff36 	bl	404128 <__aeabi_uldivmod>
  4022bc:	3230      	adds	r2, #48	; 0x30
  4022be:	f80b 2d01 	strb.w	r2, [fp, #-1]!
  4022c2:	4630      	mov	r0, r6
  4022c4:	4639      	mov	r1, r7
  4022c6:	2300      	movs	r3, #0
  4022c8:	220a      	movs	r2, #10
  4022ca:	f001 ff2d 	bl	404128 <__aeabi_uldivmod>
  4022ce:	4606      	mov	r6, r0
  4022d0:	460f      	mov	r7, r1
  4022d2:	ea56 0307 	orrs.w	r3, r6, r7
  4022d6:	d1eb      	bne.n	4022b0 <_vfiprintf_r+0x9d4>
  4022d8:	e56c      	b.n	401db4 <_vfiprintf_r+0x4d8>
  4022da:	9405      	str	r4, [sp, #20]
  4022dc:	46cb      	mov	fp, r9
  4022de:	e44f      	b.n	401b80 <_vfiprintf_r+0x2a4>
  4022e0:	aa0f      	add	r2, sp, #60	; 0x3c
  4022e2:	9904      	ldr	r1, [sp, #16]
  4022e4:	9806      	ldr	r0, [sp, #24]
  4022e6:	f7ff fab9 	bl	40185c <__sprint_r.part.0>
  4022ea:	2800      	cmp	r0, #0
  4022ec:	d1a8      	bne.n	402240 <_vfiprintf_r+0x964>
  4022ee:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4022f0:	46ca      	mov	sl, r9
  4022f2:	e75e      	b.n	4021b2 <_vfiprintf_r+0x8d6>
  4022f4:	aa0f      	add	r2, sp, #60	; 0x3c
  4022f6:	9904      	ldr	r1, [sp, #16]
  4022f8:	9806      	ldr	r0, [sp, #24]
  4022fa:	f7ff faaf 	bl	40185c <__sprint_r.part.0>
  4022fe:	2800      	cmp	r0, #0
  402300:	d19e      	bne.n	402240 <_vfiprintf_r+0x964>
  402302:	46ca      	mov	sl, r9
  402304:	f7ff bbc0 	b.w	401a88 <_vfiprintf_r+0x1ac>
  402308:	00404518 	.word	0x00404518
  40230c:	00404508 	.word	0x00404508
  402310:	3104      	adds	r1, #4
  402312:	6816      	ldr	r6, [r2, #0]
  402314:	9107      	str	r1, [sp, #28]
  402316:	2201      	movs	r2, #1
  402318:	2700      	movs	r7, #0
  40231a:	e412      	b.n	401b42 <_vfiprintf_r+0x266>
  40231c:	9807      	ldr	r0, [sp, #28]
  40231e:	4601      	mov	r1, r0
  402320:	3104      	adds	r1, #4
  402322:	6806      	ldr	r6, [r0, #0]
  402324:	9107      	str	r1, [sp, #28]
  402326:	2700      	movs	r7, #0
  402328:	e40b      	b.n	401b42 <_vfiprintf_r+0x266>
  40232a:	680e      	ldr	r6, [r1, #0]
  40232c:	3104      	adds	r1, #4
  40232e:	9107      	str	r1, [sp, #28]
  402330:	2700      	movs	r7, #0
  402332:	e591      	b.n	401e58 <_vfiprintf_r+0x57c>
  402334:	9907      	ldr	r1, [sp, #28]
  402336:	680e      	ldr	r6, [r1, #0]
  402338:	460a      	mov	r2, r1
  40233a:	17f7      	asrs	r7, r6, #31
  40233c:	3204      	adds	r2, #4
  40233e:	9207      	str	r2, [sp, #28]
  402340:	4630      	mov	r0, r6
  402342:	4639      	mov	r1, r7
  402344:	e50f      	b.n	401d66 <_vfiprintf_r+0x48a>
  402346:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  40234a:	f000 fe7f 	bl	40304c <__retarget_lock_release_recursive>
  40234e:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  402352:	e71a      	b.n	40218a <_vfiprintf_r+0x8ae>
  402354:	9b02      	ldr	r3, [sp, #8]
  402356:	9302      	str	r3, [sp, #8]
  402358:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  40235c:	3630      	adds	r6, #48	; 0x30
  40235e:	2301      	movs	r3, #1
  402360:	f80b 6d41 	strb.w	r6, [fp, #-65]!
  402364:	9305      	str	r3, [sp, #20]
  402366:	e40b      	b.n	401b80 <_vfiprintf_r+0x2a4>
  402368:	aa0f      	add	r2, sp, #60	; 0x3c
  40236a:	9904      	ldr	r1, [sp, #16]
  40236c:	9806      	ldr	r0, [sp, #24]
  40236e:	f7ff fa75 	bl	40185c <__sprint_r.part.0>
  402372:	2800      	cmp	r0, #0
  402374:	f47f af64 	bne.w	402240 <_vfiprintf_r+0x964>
  402378:	9910      	ldr	r1, [sp, #64]	; 0x40
  40237a:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40237c:	1c48      	adds	r0, r1, #1
  40237e:	46ca      	mov	sl, r9
  402380:	e651      	b.n	402026 <_vfiprintf_r+0x74a>
  402382:	aa0f      	add	r2, sp, #60	; 0x3c
  402384:	9904      	ldr	r1, [sp, #16]
  402386:	9806      	ldr	r0, [sp, #24]
  402388:	f7ff fa68 	bl	40185c <__sprint_r.part.0>
  40238c:	2800      	cmp	r0, #0
  40238e:	f47f af57 	bne.w	402240 <_vfiprintf_r+0x964>
  402392:	9910      	ldr	r1, [sp, #64]	; 0x40
  402394:	9a11      	ldr	r2, [sp, #68]	; 0x44
  402396:	1c48      	adds	r0, r1, #1
  402398:	46ca      	mov	sl, r9
  40239a:	e448      	b.n	401c2e <_vfiprintf_r+0x352>
  40239c:	2a00      	cmp	r2, #0
  40239e:	f040 8091 	bne.w	4024c4 <_vfiprintf_r+0xbe8>
  4023a2:	2001      	movs	r0, #1
  4023a4:	4611      	mov	r1, r2
  4023a6:	46ca      	mov	sl, r9
  4023a8:	e641      	b.n	40202e <_vfiprintf_r+0x752>
  4023aa:	aa0f      	add	r2, sp, #60	; 0x3c
  4023ac:	9904      	ldr	r1, [sp, #16]
  4023ae:	9806      	ldr	r0, [sp, #24]
  4023b0:	f7ff fa54 	bl	40185c <__sprint_r.part.0>
  4023b4:	2800      	cmp	r0, #0
  4023b6:	f47f af43 	bne.w	402240 <_vfiprintf_r+0x964>
  4023ba:	9810      	ldr	r0, [sp, #64]	; 0x40
  4023bc:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4023be:	3001      	adds	r0, #1
  4023c0:	46ca      	mov	sl, r9
  4023c2:	e667      	b.n	402094 <_vfiprintf_r+0x7b8>
  4023c4:	46d3      	mov	fp, sl
  4023c6:	e6d6      	b.n	402176 <_vfiprintf_r+0x89a>
  4023c8:	9e07      	ldr	r6, [sp, #28]
  4023ca:	3607      	adds	r6, #7
  4023cc:	f026 0207 	bic.w	r2, r6, #7
  4023d0:	f102 0108 	add.w	r1, r2, #8
  4023d4:	e9d2 6700 	ldrd	r6, r7, [r2]
  4023d8:	9107      	str	r1, [sp, #28]
  4023da:	2201      	movs	r2, #1
  4023dc:	f7ff bbb1 	b.w	401b42 <_vfiprintf_r+0x266>
  4023e0:	9e07      	ldr	r6, [sp, #28]
  4023e2:	3607      	adds	r6, #7
  4023e4:	f026 0607 	bic.w	r6, r6, #7
  4023e8:	e9d6 0100 	ldrd	r0, r1, [r6]
  4023ec:	f106 0208 	add.w	r2, r6, #8
  4023f0:	9207      	str	r2, [sp, #28]
  4023f2:	4606      	mov	r6, r0
  4023f4:	460f      	mov	r7, r1
  4023f6:	e4b6      	b.n	401d66 <_vfiprintf_r+0x48a>
  4023f8:	9e07      	ldr	r6, [sp, #28]
  4023fa:	3607      	adds	r6, #7
  4023fc:	f026 0207 	bic.w	r2, r6, #7
  402400:	f102 0108 	add.w	r1, r2, #8
  402404:	e9d2 6700 	ldrd	r6, r7, [r2]
  402408:	9107      	str	r1, [sp, #28]
  40240a:	2200      	movs	r2, #0
  40240c:	f7ff bb99 	b.w	401b42 <_vfiprintf_r+0x266>
  402410:	9e07      	ldr	r6, [sp, #28]
  402412:	3607      	adds	r6, #7
  402414:	f026 0107 	bic.w	r1, r6, #7
  402418:	f101 0008 	add.w	r0, r1, #8
  40241c:	9007      	str	r0, [sp, #28]
  40241e:	e9d1 6700 	ldrd	r6, r7, [r1]
  402422:	e519      	b.n	401e58 <_vfiprintf_r+0x57c>
  402424:	46cb      	mov	fp, r9
  402426:	f7ff bbab 	b.w	401b80 <_vfiprintf_r+0x2a4>
  40242a:	252d      	movs	r5, #45	; 0x2d
  40242c:	4276      	negs	r6, r6
  40242e:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
  402432:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  402436:	2201      	movs	r2, #1
  402438:	f7ff bb88 	b.w	401b4c <_vfiprintf_r+0x270>
  40243c:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40243e:	b9b3      	cbnz	r3, 40246e <_vfiprintf_r+0xb92>
  402440:	4611      	mov	r1, r2
  402442:	2001      	movs	r0, #1
  402444:	46ca      	mov	sl, r9
  402446:	e5f2      	b.n	40202e <_vfiprintf_r+0x752>
  402448:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  40244c:	f000 fdfe 	bl	40304c <__retarget_lock_release_recursive>
  402450:	f04f 33ff 	mov.w	r3, #4294967295
  402454:	9303      	str	r3, [sp, #12]
  402456:	f7ff bb50 	b.w	401afa <_vfiprintf_r+0x21e>
  40245a:	aa0f      	add	r2, sp, #60	; 0x3c
  40245c:	9904      	ldr	r1, [sp, #16]
  40245e:	9806      	ldr	r0, [sp, #24]
  402460:	f7ff f9fc 	bl	40185c <__sprint_r.part.0>
  402464:	2800      	cmp	r0, #0
  402466:	f47f aeeb 	bne.w	402240 <_vfiprintf_r+0x964>
  40246a:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40246c:	e6a9      	b.n	4021c2 <_vfiprintf_r+0x8e6>
  40246e:	ab0e      	add	r3, sp, #56	; 0x38
  402470:	2202      	movs	r2, #2
  402472:	931c      	str	r3, [sp, #112]	; 0x70
  402474:	921d      	str	r2, [sp, #116]	; 0x74
  402476:	2001      	movs	r0, #1
  402478:	46ca      	mov	sl, r9
  40247a:	e5d0      	b.n	40201e <_vfiprintf_r+0x742>
  40247c:	aa0f      	add	r2, sp, #60	; 0x3c
  40247e:	9904      	ldr	r1, [sp, #16]
  402480:	9806      	ldr	r0, [sp, #24]
  402482:	f7ff f9eb 	bl	40185c <__sprint_r.part.0>
  402486:	2800      	cmp	r0, #0
  402488:	f47f aeda 	bne.w	402240 <_vfiprintf_r+0x964>
  40248c:	9910      	ldr	r1, [sp, #64]	; 0x40
  40248e:	9a11      	ldr	r2, [sp, #68]	; 0x44
  402490:	1c48      	adds	r0, r1, #1
  402492:	46ca      	mov	sl, r9
  402494:	e5a4      	b.n	401fe0 <_vfiprintf_r+0x704>
  402496:	9a07      	ldr	r2, [sp, #28]
  402498:	9903      	ldr	r1, [sp, #12]
  40249a:	6813      	ldr	r3, [r2, #0]
  40249c:	17cd      	asrs	r5, r1, #31
  40249e:	4608      	mov	r0, r1
  4024a0:	3204      	adds	r2, #4
  4024a2:	4629      	mov	r1, r5
  4024a4:	9207      	str	r2, [sp, #28]
  4024a6:	e9c3 0100 	strd	r0, r1, [r3]
  4024aa:	f7ff ba54 	b.w	401956 <_vfiprintf_r+0x7a>
  4024ae:	4658      	mov	r0, fp
  4024b0:	9607      	str	r6, [sp, #28]
  4024b2:	9302      	str	r3, [sp, #8]
  4024b4:	f7ff f964 	bl	401780 <strlen>
  4024b8:	2400      	movs	r4, #0
  4024ba:	9005      	str	r0, [sp, #20]
  4024bc:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  4024c0:	f7ff bb5e 	b.w	401b80 <_vfiprintf_r+0x2a4>
  4024c4:	aa0f      	add	r2, sp, #60	; 0x3c
  4024c6:	9904      	ldr	r1, [sp, #16]
  4024c8:	9806      	ldr	r0, [sp, #24]
  4024ca:	f7ff f9c7 	bl	40185c <__sprint_r.part.0>
  4024ce:	2800      	cmp	r0, #0
  4024d0:	f47f aeb6 	bne.w	402240 <_vfiprintf_r+0x964>
  4024d4:	9910      	ldr	r1, [sp, #64]	; 0x40
  4024d6:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4024d8:	1c48      	adds	r0, r1, #1
  4024da:	46ca      	mov	sl, r9
  4024dc:	e5a7      	b.n	40202e <_vfiprintf_r+0x752>
  4024de:	9910      	ldr	r1, [sp, #64]	; 0x40
  4024e0:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4024e2:	4e20      	ldr	r6, [pc, #128]	; (402564 <_vfiprintf_r+0xc88>)
  4024e4:	3101      	adds	r1, #1
  4024e6:	f7ff bb90 	b.w	401c0a <_vfiprintf_r+0x32e>
  4024ea:	2c06      	cmp	r4, #6
  4024ec:	bf28      	it	cs
  4024ee:	2406      	movcs	r4, #6
  4024f0:	9405      	str	r4, [sp, #20]
  4024f2:	9607      	str	r6, [sp, #28]
  4024f4:	9401      	str	r4, [sp, #4]
  4024f6:	f8df b070 	ldr.w	fp, [pc, #112]	; 402568 <_vfiprintf_r+0xc8c>
  4024fa:	e4d5      	b.n	401ea8 <_vfiprintf_r+0x5cc>
  4024fc:	9810      	ldr	r0, [sp, #64]	; 0x40
  4024fe:	4e19      	ldr	r6, [pc, #100]	; (402564 <_vfiprintf_r+0xc88>)
  402500:	3001      	adds	r0, #1
  402502:	e603      	b.n	40210c <_vfiprintf_r+0x830>
  402504:	9405      	str	r4, [sp, #20]
  402506:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  40250a:	9607      	str	r6, [sp, #28]
  40250c:	9302      	str	r3, [sp, #8]
  40250e:	4604      	mov	r4, r0
  402510:	f7ff bb36 	b.w	401b80 <_vfiprintf_r+0x2a4>
  402514:	4686      	mov	lr, r0
  402516:	f7ff bbce 	b.w	401cb6 <_vfiprintf_r+0x3da>
  40251a:	9806      	ldr	r0, [sp, #24]
  40251c:	aa0f      	add	r2, sp, #60	; 0x3c
  40251e:	4659      	mov	r1, fp
  402520:	f7ff f99c 	bl	40185c <__sprint_r.part.0>
  402524:	2800      	cmp	r0, #0
  402526:	f43f ae24 	beq.w	402172 <_vfiprintf_r+0x896>
  40252a:	e624      	b.n	402176 <_vfiprintf_r+0x89a>
  40252c:	9907      	ldr	r1, [sp, #28]
  40252e:	f898 2001 	ldrb.w	r2, [r8, #1]
  402532:	680c      	ldr	r4, [r1, #0]
  402534:	3104      	adds	r1, #4
  402536:	ea44 74e4 	orr.w	r4, r4, r4, asr #31
  40253a:	46b8      	mov	r8, r7
  40253c:	9107      	str	r1, [sp, #28]
  40253e:	f7ff ba3f 	b.w	4019c0 <_vfiprintf_r+0xe4>
  402542:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  402546:	e43c      	b.n	401dc2 <_vfiprintf_r+0x4e6>
  402548:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  40254c:	e521      	b.n	401f92 <_vfiprintf_r+0x6b6>
  40254e:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  402552:	f7ff bbf4 	b.w	401d3e <_vfiprintf_r+0x462>
  402556:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  40255a:	e491      	b.n	401e80 <_vfiprintf_r+0x5a4>
  40255c:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  402560:	e469      	b.n	401e36 <_vfiprintf_r+0x55a>
  402562:	bf00      	nop
  402564:	00404508 	.word	0x00404508
  402568:	00404500 	.word	0x00404500

0040256c <__sbprintf>:
  40256c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  402570:	460c      	mov	r4, r1
  402572:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
  402576:	8989      	ldrh	r1, [r1, #12]
  402578:	6e66      	ldr	r6, [r4, #100]	; 0x64
  40257a:	89e5      	ldrh	r5, [r4, #14]
  40257c:	9619      	str	r6, [sp, #100]	; 0x64
  40257e:	f021 0102 	bic.w	r1, r1, #2
  402582:	4606      	mov	r6, r0
  402584:	69e0      	ldr	r0, [r4, #28]
  402586:	f8ad 100c 	strh.w	r1, [sp, #12]
  40258a:	4617      	mov	r7, r2
  40258c:	f44f 6180 	mov.w	r1, #1024	; 0x400
  402590:	6a62      	ldr	r2, [r4, #36]	; 0x24
  402592:	f8ad 500e 	strh.w	r5, [sp, #14]
  402596:	4698      	mov	r8, r3
  402598:	ad1a      	add	r5, sp, #104	; 0x68
  40259a:	2300      	movs	r3, #0
  40259c:	9007      	str	r0, [sp, #28]
  40259e:	a816      	add	r0, sp, #88	; 0x58
  4025a0:	9209      	str	r2, [sp, #36]	; 0x24
  4025a2:	9306      	str	r3, [sp, #24]
  4025a4:	9500      	str	r5, [sp, #0]
  4025a6:	9504      	str	r5, [sp, #16]
  4025a8:	9102      	str	r1, [sp, #8]
  4025aa:	9105      	str	r1, [sp, #20]
  4025ac:	f000 fd48 	bl	403040 <__retarget_lock_init_recursive>
  4025b0:	4643      	mov	r3, r8
  4025b2:	463a      	mov	r2, r7
  4025b4:	4669      	mov	r1, sp
  4025b6:	4630      	mov	r0, r6
  4025b8:	f7ff f990 	bl	4018dc <_vfiprintf_r>
  4025bc:	1e05      	subs	r5, r0, #0
  4025be:	db07      	blt.n	4025d0 <__sbprintf+0x64>
  4025c0:	4630      	mov	r0, r6
  4025c2:	4669      	mov	r1, sp
  4025c4:	f000 f928 	bl	402818 <_fflush_r>
  4025c8:	2800      	cmp	r0, #0
  4025ca:	bf18      	it	ne
  4025cc:	f04f 35ff 	movne.w	r5, #4294967295
  4025d0:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  4025d4:	065b      	lsls	r3, r3, #25
  4025d6:	d503      	bpl.n	4025e0 <__sbprintf+0x74>
  4025d8:	89a3      	ldrh	r3, [r4, #12]
  4025da:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4025de:	81a3      	strh	r3, [r4, #12]
  4025e0:	9816      	ldr	r0, [sp, #88]	; 0x58
  4025e2:	f000 fd2f 	bl	403044 <__retarget_lock_close_recursive>
  4025e6:	4628      	mov	r0, r5
  4025e8:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
  4025ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

004025f0 <__swsetup_r>:
  4025f0:	b538      	push	{r3, r4, r5, lr}
  4025f2:	4b30      	ldr	r3, [pc, #192]	; (4026b4 <__swsetup_r+0xc4>)
  4025f4:	681b      	ldr	r3, [r3, #0]
  4025f6:	4605      	mov	r5, r0
  4025f8:	460c      	mov	r4, r1
  4025fa:	b113      	cbz	r3, 402602 <__swsetup_r+0x12>
  4025fc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  4025fe:	2a00      	cmp	r2, #0
  402600:	d038      	beq.n	402674 <__swsetup_r+0x84>
  402602:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  402606:	b293      	uxth	r3, r2
  402608:	0718      	lsls	r0, r3, #28
  40260a:	d50c      	bpl.n	402626 <__swsetup_r+0x36>
  40260c:	6920      	ldr	r0, [r4, #16]
  40260e:	b1a8      	cbz	r0, 40263c <__swsetup_r+0x4c>
  402610:	f013 0201 	ands.w	r2, r3, #1
  402614:	d01e      	beq.n	402654 <__swsetup_r+0x64>
  402616:	6963      	ldr	r3, [r4, #20]
  402618:	2200      	movs	r2, #0
  40261a:	425b      	negs	r3, r3
  40261c:	61a3      	str	r3, [r4, #24]
  40261e:	60a2      	str	r2, [r4, #8]
  402620:	b1f0      	cbz	r0, 402660 <__swsetup_r+0x70>
  402622:	2000      	movs	r0, #0
  402624:	bd38      	pop	{r3, r4, r5, pc}
  402626:	06d9      	lsls	r1, r3, #27
  402628:	d53c      	bpl.n	4026a4 <__swsetup_r+0xb4>
  40262a:	0758      	lsls	r0, r3, #29
  40262c:	d426      	bmi.n	40267c <__swsetup_r+0x8c>
  40262e:	6920      	ldr	r0, [r4, #16]
  402630:	f042 0308 	orr.w	r3, r2, #8
  402634:	81a3      	strh	r3, [r4, #12]
  402636:	b29b      	uxth	r3, r3
  402638:	2800      	cmp	r0, #0
  40263a:	d1e9      	bne.n	402610 <__swsetup_r+0x20>
  40263c:	f403 7220 	and.w	r2, r3, #640	; 0x280
  402640:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  402644:	d0e4      	beq.n	402610 <__swsetup_r+0x20>
  402646:	4628      	mov	r0, r5
  402648:	4621      	mov	r1, r4
  40264a:	f000 fd2f 	bl	4030ac <__smakebuf_r>
  40264e:	89a3      	ldrh	r3, [r4, #12]
  402650:	6920      	ldr	r0, [r4, #16]
  402652:	e7dd      	b.n	402610 <__swsetup_r+0x20>
  402654:	0799      	lsls	r1, r3, #30
  402656:	bf58      	it	pl
  402658:	6962      	ldrpl	r2, [r4, #20]
  40265a:	60a2      	str	r2, [r4, #8]
  40265c:	2800      	cmp	r0, #0
  40265e:	d1e0      	bne.n	402622 <__swsetup_r+0x32>
  402660:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402664:	061a      	lsls	r2, r3, #24
  402666:	d5dd      	bpl.n	402624 <__swsetup_r+0x34>
  402668:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40266c:	81a3      	strh	r3, [r4, #12]
  40266e:	f04f 30ff 	mov.w	r0, #4294967295
  402672:	bd38      	pop	{r3, r4, r5, pc}
  402674:	4618      	mov	r0, r3
  402676:	f000 f927 	bl	4028c8 <__sinit>
  40267a:	e7c2      	b.n	402602 <__swsetup_r+0x12>
  40267c:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40267e:	b151      	cbz	r1, 402696 <__swsetup_r+0xa6>
  402680:	f104 0340 	add.w	r3, r4, #64	; 0x40
  402684:	4299      	cmp	r1, r3
  402686:	d004      	beq.n	402692 <__swsetup_r+0xa2>
  402688:	4628      	mov	r0, r5
  40268a:	f000 fa43 	bl	402b14 <_free_r>
  40268e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  402692:	2300      	movs	r3, #0
  402694:	6323      	str	r3, [r4, #48]	; 0x30
  402696:	2300      	movs	r3, #0
  402698:	6920      	ldr	r0, [r4, #16]
  40269a:	6063      	str	r3, [r4, #4]
  40269c:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  4026a0:	6020      	str	r0, [r4, #0]
  4026a2:	e7c5      	b.n	402630 <__swsetup_r+0x40>
  4026a4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  4026a8:	2309      	movs	r3, #9
  4026aa:	602b      	str	r3, [r5, #0]
  4026ac:	f04f 30ff 	mov.w	r0, #4294967295
  4026b0:	81a2      	strh	r2, [r4, #12]
  4026b2:	bd38      	pop	{r3, r4, r5, pc}
  4026b4:	20400010 	.word	0x20400010

004026b8 <register_fini>:
  4026b8:	4b02      	ldr	r3, [pc, #8]	; (4026c4 <register_fini+0xc>)
  4026ba:	b113      	cbz	r3, 4026c2 <register_fini+0xa>
  4026bc:	4802      	ldr	r0, [pc, #8]	; (4026c8 <register_fini+0x10>)
  4026be:	f000 b805 	b.w	4026cc <atexit>
  4026c2:	4770      	bx	lr
  4026c4:	00000000 	.word	0x00000000
  4026c8:	00402939 	.word	0x00402939

004026cc <atexit>:
  4026cc:	2300      	movs	r3, #0
  4026ce:	4601      	mov	r1, r0
  4026d0:	461a      	mov	r2, r3
  4026d2:	4618      	mov	r0, r3
  4026d4:	f001 bc00 	b.w	403ed8 <__register_exitproc>

004026d8 <__sflush_r>:
  4026d8:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  4026dc:	b29a      	uxth	r2, r3
  4026de:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4026e2:	460d      	mov	r5, r1
  4026e4:	0711      	lsls	r1, r2, #28
  4026e6:	4680      	mov	r8, r0
  4026e8:	d43a      	bmi.n	402760 <__sflush_r+0x88>
  4026ea:	686a      	ldr	r2, [r5, #4]
  4026ec:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  4026f0:	2a00      	cmp	r2, #0
  4026f2:	81ab      	strh	r3, [r5, #12]
  4026f4:	dd6f      	ble.n	4027d6 <__sflush_r+0xfe>
  4026f6:	6aac      	ldr	r4, [r5, #40]	; 0x28
  4026f8:	2c00      	cmp	r4, #0
  4026fa:	d049      	beq.n	402790 <__sflush_r+0xb8>
  4026fc:	2200      	movs	r2, #0
  4026fe:	b29b      	uxth	r3, r3
  402700:	f8d8 6000 	ldr.w	r6, [r8]
  402704:	f8c8 2000 	str.w	r2, [r8]
  402708:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
  40270c:	d067      	beq.n	4027de <__sflush_r+0x106>
  40270e:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  402710:	075f      	lsls	r7, r3, #29
  402712:	d505      	bpl.n	402720 <__sflush_r+0x48>
  402714:	6869      	ldr	r1, [r5, #4]
  402716:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  402718:	1a52      	subs	r2, r2, r1
  40271a:	b10b      	cbz	r3, 402720 <__sflush_r+0x48>
  40271c:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  40271e:	1ad2      	subs	r2, r2, r3
  402720:	2300      	movs	r3, #0
  402722:	69e9      	ldr	r1, [r5, #28]
  402724:	4640      	mov	r0, r8
  402726:	47a0      	blx	r4
  402728:	1c44      	adds	r4, r0, #1
  40272a:	d03c      	beq.n	4027a6 <__sflush_r+0xce>
  40272c:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  402730:	692a      	ldr	r2, [r5, #16]
  402732:	602a      	str	r2, [r5, #0]
  402734:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  402738:	2200      	movs	r2, #0
  40273a:	81ab      	strh	r3, [r5, #12]
  40273c:	04db      	lsls	r3, r3, #19
  40273e:	606a      	str	r2, [r5, #4]
  402740:	d447      	bmi.n	4027d2 <__sflush_r+0xfa>
  402742:	6b29      	ldr	r1, [r5, #48]	; 0x30
  402744:	f8c8 6000 	str.w	r6, [r8]
  402748:	b311      	cbz	r1, 402790 <__sflush_r+0xb8>
  40274a:	f105 0340 	add.w	r3, r5, #64	; 0x40
  40274e:	4299      	cmp	r1, r3
  402750:	d002      	beq.n	402758 <__sflush_r+0x80>
  402752:	4640      	mov	r0, r8
  402754:	f000 f9de 	bl	402b14 <_free_r>
  402758:	2000      	movs	r0, #0
  40275a:	6328      	str	r0, [r5, #48]	; 0x30
  40275c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402760:	692e      	ldr	r6, [r5, #16]
  402762:	b1ae      	cbz	r6, 402790 <__sflush_r+0xb8>
  402764:	682c      	ldr	r4, [r5, #0]
  402766:	602e      	str	r6, [r5, #0]
  402768:	0791      	lsls	r1, r2, #30
  40276a:	bf0c      	ite	eq
  40276c:	696b      	ldreq	r3, [r5, #20]
  40276e:	2300      	movne	r3, #0
  402770:	1ba4      	subs	r4, r4, r6
  402772:	60ab      	str	r3, [r5, #8]
  402774:	e00a      	b.n	40278c <__sflush_r+0xb4>
  402776:	4623      	mov	r3, r4
  402778:	4632      	mov	r2, r6
  40277a:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  40277c:	69e9      	ldr	r1, [r5, #28]
  40277e:	4640      	mov	r0, r8
  402780:	47b8      	blx	r7
  402782:	2800      	cmp	r0, #0
  402784:	eba4 0400 	sub.w	r4, r4, r0
  402788:	4406      	add	r6, r0
  40278a:	dd04      	ble.n	402796 <__sflush_r+0xbe>
  40278c:	2c00      	cmp	r4, #0
  40278e:	dcf2      	bgt.n	402776 <__sflush_r+0x9e>
  402790:	2000      	movs	r0, #0
  402792:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402796:	89ab      	ldrh	r3, [r5, #12]
  402798:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40279c:	81ab      	strh	r3, [r5, #12]
  40279e:	f04f 30ff 	mov.w	r0, #4294967295
  4027a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4027a6:	f8d8 4000 	ldr.w	r4, [r8]
  4027aa:	2c1d      	cmp	r4, #29
  4027ac:	d8f3      	bhi.n	402796 <__sflush_r+0xbe>
  4027ae:	4b19      	ldr	r3, [pc, #100]	; (402814 <__sflush_r+0x13c>)
  4027b0:	40e3      	lsrs	r3, r4
  4027b2:	43db      	mvns	r3, r3
  4027b4:	f013 0301 	ands.w	r3, r3, #1
  4027b8:	d1ed      	bne.n	402796 <__sflush_r+0xbe>
  4027ba:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
  4027be:	606b      	str	r3, [r5, #4]
  4027c0:	f422 6300 	bic.w	r3, r2, #2048	; 0x800
  4027c4:	6929      	ldr	r1, [r5, #16]
  4027c6:	81ab      	strh	r3, [r5, #12]
  4027c8:	04da      	lsls	r2, r3, #19
  4027ca:	6029      	str	r1, [r5, #0]
  4027cc:	d5b9      	bpl.n	402742 <__sflush_r+0x6a>
  4027ce:	2c00      	cmp	r4, #0
  4027d0:	d1b7      	bne.n	402742 <__sflush_r+0x6a>
  4027d2:	6528      	str	r0, [r5, #80]	; 0x50
  4027d4:	e7b5      	b.n	402742 <__sflush_r+0x6a>
  4027d6:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  4027d8:	2a00      	cmp	r2, #0
  4027da:	dc8c      	bgt.n	4026f6 <__sflush_r+0x1e>
  4027dc:	e7d8      	b.n	402790 <__sflush_r+0xb8>
  4027de:	2301      	movs	r3, #1
  4027e0:	69e9      	ldr	r1, [r5, #28]
  4027e2:	4640      	mov	r0, r8
  4027e4:	47a0      	blx	r4
  4027e6:	1c43      	adds	r3, r0, #1
  4027e8:	4602      	mov	r2, r0
  4027ea:	d002      	beq.n	4027f2 <__sflush_r+0x11a>
  4027ec:	89ab      	ldrh	r3, [r5, #12]
  4027ee:	6aac      	ldr	r4, [r5, #40]	; 0x28
  4027f0:	e78e      	b.n	402710 <__sflush_r+0x38>
  4027f2:	f8d8 3000 	ldr.w	r3, [r8]
  4027f6:	2b00      	cmp	r3, #0
  4027f8:	d0f8      	beq.n	4027ec <__sflush_r+0x114>
  4027fa:	2b1d      	cmp	r3, #29
  4027fc:	d001      	beq.n	402802 <__sflush_r+0x12a>
  4027fe:	2b16      	cmp	r3, #22
  402800:	d102      	bne.n	402808 <__sflush_r+0x130>
  402802:	f8c8 6000 	str.w	r6, [r8]
  402806:	e7c3      	b.n	402790 <__sflush_r+0xb8>
  402808:	89ab      	ldrh	r3, [r5, #12]
  40280a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40280e:	81ab      	strh	r3, [r5, #12]
  402810:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402814:	20400001 	.word	0x20400001

00402818 <_fflush_r>:
  402818:	b538      	push	{r3, r4, r5, lr}
  40281a:	460d      	mov	r5, r1
  40281c:	4604      	mov	r4, r0
  40281e:	b108      	cbz	r0, 402824 <_fflush_r+0xc>
  402820:	6b83      	ldr	r3, [r0, #56]	; 0x38
  402822:	b1bb      	cbz	r3, 402854 <_fflush_r+0x3c>
  402824:	f9b5 000c 	ldrsh.w	r0, [r5, #12]
  402828:	b188      	cbz	r0, 40284e <_fflush_r+0x36>
  40282a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  40282c:	07db      	lsls	r3, r3, #31
  40282e:	d401      	bmi.n	402834 <_fflush_r+0x1c>
  402830:	0581      	lsls	r1, r0, #22
  402832:	d517      	bpl.n	402864 <_fflush_r+0x4c>
  402834:	4620      	mov	r0, r4
  402836:	4629      	mov	r1, r5
  402838:	f7ff ff4e 	bl	4026d8 <__sflush_r>
  40283c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  40283e:	07da      	lsls	r2, r3, #31
  402840:	4604      	mov	r4, r0
  402842:	d402      	bmi.n	40284a <_fflush_r+0x32>
  402844:	89ab      	ldrh	r3, [r5, #12]
  402846:	059b      	lsls	r3, r3, #22
  402848:	d507      	bpl.n	40285a <_fflush_r+0x42>
  40284a:	4620      	mov	r0, r4
  40284c:	bd38      	pop	{r3, r4, r5, pc}
  40284e:	4604      	mov	r4, r0
  402850:	4620      	mov	r0, r4
  402852:	bd38      	pop	{r3, r4, r5, pc}
  402854:	f000 f838 	bl	4028c8 <__sinit>
  402858:	e7e4      	b.n	402824 <_fflush_r+0xc>
  40285a:	6da8      	ldr	r0, [r5, #88]	; 0x58
  40285c:	f000 fbf6 	bl	40304c <__retarget_lock_release_recursive>
  402860:	4620      	mov	r0, r4
  402862:	bd38      	pop	{r3, r4, r5, pc}
  402864:	6da8      	ldr	r0, [r5, #88]	; 0x58
  402866:	f000 fbef 	bl	403048 <__retarget_lock_acquire_recursive>
  40286a:	e7e3      	b.n	402834 <_fflush_r+0x1c>

0040286c <_cleanup_r>:
  40286c:	4901      	ldr	r1, [pc, #4]	; (402874 <_cleanup_r+0x8>)
  40286e:	f000 bbaf 	b.w	402fd0 <_fwalk_reent>
  402872:	bf00      	nop
  402874:	00403fc1 	.word	0x00403fc1

00402878 <std.isra.0>:
  402878:	b510      	push	{r4, lr}
  40287a:	2300      	movs	r3, #0
  40287c:	4604      	mov	r4, r0
  40287e:	8181      	strh	r1, [r0, #12]
  402880:	81c2      	strh	r2, [r0, #14]
  402882:	6003      	str	r3, [r0, #0]
  402884:	6043      	str	r3, [r0, #4]
  402886:	6083      	str	r3, [r0, #8]
  402888:	6643      	str	r3, [r0, #100]	; 0x64
  40288a:	6103      	str	r3, [r0, #16]
  40288c:	6143      	str	r3, [r0, #20]
  40288e:	6183      	str	r3, [r0, #24]
  402890:	4619      	mov	r1, r3
  402892:	2208      	movs	r2, #8
  402894:	305c      	adds	r0, #92	; 0x5c
  402896:	f7fe fdeb 	bl	401470 <memset>
  40289a:	4807      	ldr	r0, [pc, #28]	; (4028b8 <std.isra.0+0x40>)
  40289c:	4907      	ldr	r1, [pc, #28]	; (4028bc <std.isra.0+0x44>)
  40289e:	4a08      	ldr	r2, [pc, #32]	; (4028c0 <std.isra.0+0x48>)
  4028a0:	4b08      	ldr	r3, [pc, #32]	; (4028c4 <std.isra.0+0x4c>)
  4028a2:	6220      	str	r0, [r4, #32]
  4028a4:	61e4      	str	r4, [r4, #28]
  4028a6:	6261      	str	r1, [r4, #36]	; 0x24
  4028a8:	62a2      	str	r2, [r4, #40]	; 0x28
  4028aa:	62e3      	str	r3, [r4, #44]	; 0x2c
  4028ac:	f104 0058 	add.w	r0, r4, #88	; 0x58
  4028b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  4028b4:	f000 bbc4 	b.w	403040 <__retarget_lock_init_recursive>
  4028b8:	00403d05 	.word	0x00403d05
  4028bc:	00403d29 	.word	0x00403d29
  4028c0:	00403d65 	.word	0x00403d65
  4028c4:	00403d85 	.word	0x00403d85

004028c8 <__sinit>:
  4028c8:	b510      	push	{r4, lr}
  4028ca:	4604      	mov	r4, r0
  4028cc:	4812      	ldr	r0, [pc, #72]	; (402918 <__sinit+0x50>)
  4028ce:	f000 fbbb 	bl	403048 <__retarget_lock_acquire_recursive>
  4028d2:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  4028d4:	b9d2      	cbnz	r2, 40290c <__sinit+0x44>
  4028d6:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
  4028da:	4810      	ldr	r0, [pc, #64]	; (40291c <__sinit+0x54>)
  4028dc:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
  4028e0:	2103      	movs	r1, #3
  4028e2:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
  4028e6:	63e0      	str	r0, [r4, #60]	; 0x3c
  4028e8:	f8c4 12e4 	str.w	r1, [r4, #740]	; 0x2e4
  4028ec:	6860      	ldr	r0, [r4, #4]
  4028ee:	2104      	movs	r1, #4
  4028f0:	f7ff ffc2 	bl	402878 <std.isra.0>
  4028f4:	2201      	movs	r2, #1
  4028f6:	2109      	movs	r1, #9
  4028f8:	68a0      	ldr	r0, [r4, #8]
  4028fa:	f7ff ffbd 	bl	402878 <std.isra.0>
  4028fe:	2202      	movs	r2, #2
  402900:	2112      	movs	r1, #18
  402902:	68e0      	ldr	r0, [r4, #12]
  402904:	f7ff ffb8 	bl	402878 <std.isra.0>
  402908:	2301      	movs	r3, #1
  40290a:	63a3      	str	r3, [r4, #56]	; 0x38
  40290c:	4802      	ldr	r0, [pc, #8]	; (402918 <__sinit+0x50>)
  40290e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  402912:	f000 bb9b 	b.w	40304c <__retarget_lock_release_recursive>
  402916:	bf00      	nop
  402918:	20400bbc 	.word	0x20400bbc
  40291c:	0040286d 	.word	0x0040286d

00402920 <__sfp_lock_acquire>:
  402920:	4801      	ldr	r0, [pc, #4]	; (402928 <__sfp_lock_acquire+0x8>)
  402922:	f000 bb91 	b.w	403048 <__retarget_lock_acquire_recursive>
  402926:	bf00      	nop
  402928:	20400bd0 	.word	0x20400bd0

0040292c <__sfp_lock_release>:
  40292c:	4801      	ldr	r0, [pc, #4]	; (402934 <__sfp_lock_release+0x8>)
  40292e:	f000 bb8d 	b.w	40304c <__retarget_lock_release_recursive>
  402932:	bf00      	nop
  402934:	20400bd0 	.word	0x20400bd0

00402938 <__libc_fini_array>:
  402938:	b538      	push	{r3, r4, r5, lr}
  40293a:	4c0a      	ldr	r4, [pc, #40]	; (402964 <__libc_fini_array+0x2c>)
  40293c:	4d0a      	ldr	r5, [pc, #40]	; (402968 <__libc_fini_array+0x30>)
  40293e:	1b64      	subs	r4, r4, r5
  402940:	10a4      	asrs	r4, r4, #2
  402942:	d00a      	beq.n	40295a <__libc_fini_array+0x22>
  402944:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  402948:	3b01      	subs	r3, #1
  40294a:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  40294e:	3c01      	subs	r4, #1
  402950:	f855 3904 	ldr.w	r3, [r5], #-4
  402954:	4798      	blx	r3
  402956:	2c00      	cmp	r4, #0
  402958:	d1f9      	bne.n	40294e <__libc_fini_array+0x16>
  40295a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  40295e:	f001 be77 	b.w	404650 <_fini>
  402962:	bf00      	nop
  402964:	00404660 	.word	0x00404660
  402968:	0040465c 	.word	0x0040465c

0040296c <__fputwc>:
  40296c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  402970:	b082      	sub	sp, #8
  402972:	4680      	mov	r8, r0
  402974:	4689      	mov	r9, r1
  402976:	4614      	mov	r4, r2
  402978:	f000 fb54 	bl	403024 <__locale_mb_cur_max>
  40297c:	2801      	cmp	r0, #1
  40297e:	d036      	beq.n	4029ee <__fputwc+0x82>
  402980:	464a      	mov	r2, r9
  402982:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  402986:	a901      	add	r1, sp, #4
  402988:	4640      	mov	r0, r8
  40298a:	f001 fa57 	bl	403e3c <_wcrtomb_r>
  40298e:	1c42      	adds	r2, r0, #1
  402990:	4606      	mov	r6, r0
  402992:	d025      	beq.n	4029e0 <__fputwc+0x74>
  402994:	b3a8      	cbz	r0, 402a02 <__fputwc+0x96>
  402996:	f89d e004 	ldrb.w	lr, [sp, #4]
  40299a:	2500      	movs	r5, #0
  40299c:	f10d 0a04 	add.w	sl, sp, #4
  4029a0:	e009      	b.n	4029b6 <__fputwc+0x4a>
  4029a2:	6823      	ldr	r3, [r4, #0]
  4029a4:	1c5a      	adds	r2, r3, #1
  4029a6:	6022      	str	r2, [r4, #0]
  4029a8:	f883 e000 	strb.w	lr, [r3]
  4029ac:	3501      	adds	r5, #1
  4029ae:	42b5      	cmp	r5, r6
  4029b0:	d227      	bcs.n	402a02 <__fputwc+0x96>
  4029b2:	f815 e00a 	ldrb.w	lr, [r5, sl]
  4029b6:	68a3      	ldr	r3, [r4, #8]
  4029b8:	3b01      	subs	r3, #1
  4029ba:	2b00      	cmp	r3, #0
  4029bc:	60a3      	str	r3, [r4, #8]
  4029be:	daf0      	bge.n	4029a2 <__fputwc+0x36>
  4029c0:	69a7      	ldr	r7, [r4, #24]
  4029c2:	42bb      	cmp	r3, r7
  4029c4:	4671      	mov	r1, lr
  4029c6:	4622      	mov	r2, r4
  4029c8:	4640      	mov	r0, r8
  4029ca:	db02      	blt.n	4029d2 <__fputwc+0x66>
  4029cc:	f1be 0f0a 	cmp.w	lr, #10
  4029d0:	d1e7      	bne.n	4029a2 <__fputwc+0x36>
  4029d2:	f001 f9db 	bl	403d8c <__swbuf_r>
  4029d6:	1c43      	adds	r3, r0, #1
  4029d8:	d1e8      	bne.n	4029ac <__fputwc+0x40>
  4029da:	b002      	add	sp, #8
  4029dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4029e0:	89a3      	ldrh	r3, [r4, #12]
  4029e2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4029e6:	81a3      	strh	r3, [r4, #12]
  4029e8:	b002      	add	sp, #8
  4029ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4029ee:	f109 33ff 	add.w	r3, r9, #4294967295
  4029f2:	2bfe      	cmp	r3, #254	; 0xfe
  4029f4:	d8c4      	bhi.n	402980 <__fputwc+0x14>
  4029f6:	fa5f fe89 	uxtb.w	lr, r9
  4029fa:	4606      	mov	r6, r0
  4029fc:	f88d e004 	strb.w	lr, [sp, #4]
  402a00:	e7cb      	b.n	40299a <__fputwc+0x2e>
  402a02:	4648      	mov	r0, r9
  402a04:	b002      	add	sp, #8
  402a06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402a0a:	bf00      	nop

00402a0c <_fputwc_r>:
  402a0c:	b530      	push	{r4, r5, lr}
  402a0e:	6e53      	ldr	r3, [r2, #100]	; 0x64
  402a10:	f013 0f01 	tst.w	r3, #1
  402a14:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
  402a18:	4614      	mov	r4, r2
  402a1a:	b083      	sub	sp, #12
  402a1c:	4605      	mov	r5, r0
  402a1e:	b29a      	uxth	r2, r3
  402a20:	d101      	bne.n	402a26 <_fputwc_r+0x1a>
  402a22:	0590      	lsls	r0, r2, #22
  402a24:	d51c      	bpl.n	402a60 <_fputwc_r+0x54>
  402a26:	0490      	lsls	r0, r2, #18
  402a28:	d406      	bmi.n	402a38 <_fputwc_r+0x2c>
  402a2a:	6e62      	ldr	r2, [r4, #100]	; 0x64
  402a2c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  402a30:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  402a34:	81a3      	strh	r3, [r4, #12]
  402a36:	6662      	str	r2, [r4, #100]	; 0x64
  402a38:	4628      	mov	r0, r5
  402a3a:	4622      	mov	r2, r4
  402a3c:	f7ff ff96 	bl	40296c <__fputwc>
  402a40:	6e63      	ldr	r3, [r4, #100]	; 0x64
  402a42:	07da      	lsls	r2, r3, #31
  402a44:	4605      	mov	r5, r0
  402a46:	d402      	bmi.n	402a4e <_fputwc_r+0x42>
  402a48:	89a3      	ldrh	r3, [r4, #12]
  402a4a:	059b      	lsls	r3, r3, #22
  402a4c:	d502      	bpl.n	402a54 <_fputwc_r+0x48>
  402a4e:	4628      	mov	r0, r5
  402a50:	b003      	add	sp, #12
  402a52:	bd30      	pop	{r4, r5, pc}
  402a54:	6da0      	ldr	r0, [r4, #88]	; 0x58
  402a56:	f000 faf9 	bl	40304c <__retarget_lock_release_recursive>
  402a5a:	4628      	mov	r0, r5
  402a5c:	b003      	add	sp, #12
  402a5e:	bd30      	pop	{r4, r5, pc}
  402a60:	6da0      	ldr	r0, [r4, #88]	; 0x58
  402a62:	9101      	str	r1, [sp, #4]
  402a64:	f000 faf0 	bl	403048 <__retarget_lock_acquire_recursive>
  402a68:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402a6c:	9901      	ldr	r1, [sp, #4]
  402a6e:	b29a      	uxth	r2, r3
  402a70:	e7d9      	b.n	402a26 <_fputwc_r+0x1a>
  402a72:	bf00      	nop

00402a74 <_malloc_trim_r>:
  402a74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  402a76:	4f24      	ldr	r7, [pc, #144]	; (402b08 <_malloc_trim_r+0x94>)
  402a78:	460c      	mov	r4, r1
  402a7a:	4606      	mov	r6, r0
  402a7c:	f000 ff7e 	bl	40397c <__malloc_lock>
  402a80:	68bb      	ldr	r3, [r7, #8]
  402a82:	685d      	ldr	r5, [r3, #4]
  402a84:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  402a88:	310f      	adds	r1, #15
  402a8a:	f025 0503 	bic.w	r5, r5, #3
  402a8e:	4429      	add	r1, r5
  402a90:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  402a94:	f021 010f 	bic.w	r1, r1, #15
  402a98:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  402a9c:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  402aa0:	db07      	blt.n	402ab2 <_malloc_trim_r+0x3e>
  402aa2:	2100      	movs	r1, #0
  402aa4:	4630      	mov	r0, r6
  402aa6:	f001 f91b 	bl	403ce0 <_sbrk_r>
  402aaa:	68bb      	ldr	r3, [r7, #8]
  402aac:	442b      	add	r3, r5
  402aae:	4298      	cmp	r0, r3
  402ab0:	d004      	beq.n	402abc <_malloc_trim_r+0x48>
  402ab2:	4630      	mov	r0, r6
  402ab4:	f000 ff68 	bl	403988 <__malloc_unlock>
  402ab8:	2000      	movs	r0, #0
  402aba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402abc:	4261      	negs	r1, r4
  402abe:	4630      	mov	r0, r6
  402ac0:	f001 f90e 	bl	403ce0 <_sbrk_r>
  402ac4:	3001      	adds	r0, #1
  402ac6:	d00d      	beq.n	402ae4 <_malloc_trim_r+0x70>
  402ac8:	4b10      	ldr	r3, [pc, #64]	; (402b0c <_malloc_trim_r+0x98>)
  402aca:	68ba      	ldr	r2, [r7, #8]
  402acc:	6819      	ldr	r1, [r3, #0]
  402ace:	1b2d      	subs	r5, r5, r4
  402ad0:	f045 0501 	orr.w	r5, r5, #1
  402ad4:	4630      	mov	r0, r6
  402ad6:	1b09      	subs	r1, r1, r4
  402ad8:	6055      	str	r5, [r2, #4]
  402ada:	6019      	str	r1, [r3, #0]
  402adc:	f000 ff54 	bl	403988 <__malloc_unlock>
  402ae0:	2001      	movs	r0, #1
  402ae2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402ae4:	2100      	movs	r1, #0
  402ae6:	4630      	mov	r0, r6
  402ae8:	f001 f8fa 	bl	403ce0 <_sbrk_r>
  402aec:	68ba      	ldr	r2, [r7, #8]
  402aee:	1a83      	subs	r3, r0, r2
  402af0:	2b0f      	cmp	r3, #15
  402af2:	ddde      	ble.n	402ab2 <_malloc_trim_r+0x3e>
  402af4:	4c06      	ldr	r4, [pc, #24]	; (402b10 <_malloc_trim_r+0x9c>)
  402af6:	4905      	ldr	r1, [pc, #20]	; (402b0c <_malloc_trim_r+0x98>)
  402af8:	6824      	ldr	r4, [r4, #0]
  402afa:	f043 0301 	orr.w	r3, r3, #1
  402afe:	1b00      	subs	r0, r0, r4
  402b00:	6053      	str	r3, [r2, #4]
  402b02:	6008      	str	r0, [r1, #0]
  402b04:	e7d5      	b.n	402ab2 <_malloc_trim_r+0x3e>
  402b06:	bf00      	nop
  402b08:	204005b0 	.word	0x204005b0
  402b0c:	20400a68 	.word	0x20400a68
  402b10:	204009b8 	.word	0x204009b8

00402b14 <_free_r>:
  402b14:	2900      	cmp	r1, #0
  402b16:	d044      	beq.n	402ba2 <_free_r+0x8e>
  402b18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  402b1c:	460d      	mov	r5, r1
  402b1e:	4680      	mov	r8, r0
  402b20:	f000 ff2c 	bl	40397c <__malloc_lock>
  402b24:	f855 7c04 	ldr.w	r7, [r5, #-4]
  402b28:	4969      	ldr	r1, [pc, #420]	; (402cd0 <_free_r+0x1bc>)
  402b2a:	f027 0301 	bic.w	r3, r7, #1
  402b2e:	f1a5 0408 	sub.w	r4, r5, #8
  402b32:	18e2      	adds	r2, r4, r3
  402b34:	688e      	ldr	r6, [r1, #8]
  402b36:	6850      	ldr	r0, [r2, #4]
  402b38:	42b2      	cmp	r2, r6
  402b3a:	f020 0003 	bic.w	r0, r0, #3
  402b3e:	d05e      	beq.n	402bfe <_free_r+0xea>
  402b40:	07fe      	lsls	r6, r7, #31
  402b42:	6050      	str	r0, [r2, #4]
  402b44:	d40b      	bmi.n	402b5e <_free_r+0x4a>
  402b46:	f855 7c08 	ldr.w	r7, [r5, #-8]
  402b4a:	1be4      	subs	r4, r4, r7
  402b4c:	f101 0e08 	add.w	lr, r1, #8
  402b50:	68a5      	ldr	r5, [r4, #8]
  402b52:	4575      	cmp	r5, lr
  402b54:	443b      	add	r3, r7
  402b56:	d06d      	beq.n	402c34 <_free_r+0x120>
  402b58:	68e7      	ldr	r7, [r4, #12]
  402b5a:	60ef      	str	r7, [r5, #12]
  402b5c:	60bd      	str	r5, [r7, #8]
  402b5e:	1815      	adds	r5, r2, r0
  402b60:	686d      	ldr	r5, [r5, #4]
  402b62:	07ed      	lsls	r5, r5, #31
  402b64:	d53e      	bpl.n	402be4 <_free_r+0xd0>
  402b66:	f043 0201 	orr.w	r2, r3, #1
  402b6a:	6062      	str	r2, [r4, #4]
  402b6c:	50e3      	str	r3, [r4, r3]
  402b6e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  402b72:	d217      	bcs.n	402ba4 <_free_r+0x90>
  402b74:	08db      	lsrs	r3, r3, #3
  402b76:	1c58      	adds	r0, r3, #1
  402b78:	109a      	asrs	r2, r3, #2
  402b7a:	684d      	ldr	r5, [r1, #4]
  402b7c:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  402b80:	60a7      	str	r7, [r4, #8]
  402b82:	2301      	movs	r3, #1
  402b84:	4093      	lsls	r3, r2
  402b86:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  402b8a:	432b      	orrs	r3, r5
  402b8c:	3a08      	subs	r2, #8
  402b8e:	60e2      	str	r2, [r4, #12]
  402b90:	604b      	str	r3, [r1, #4]
  402b92:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  402b96:	60fc      	str	r4, [r7, #12]
  402b98:	4640      	mov	r0, r8
  402b9a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  402b9e:	f000 bef3 	b.w	403988 <__malloc_unlock>
  402ba2:	4770      	bx	lr
  402ba4:	0a5a      	lsrs	r2, r3, #9
  402ba6:	2a04      	cmp	r2, #4
  402ba8:	d852      	bhi.n	402c50 <_free_r+0x13c>
  402baa:	099a      	lsrs	r2, r3, #6
  402bac:	f102 0739 	add.w	r7, r2, #57	; 0x39
  402bb0:	00ff      	lsls	r7, r7, #3
  402bb2:	f102 0538 	add.w	r5, r2, #56	; 0x38
  402bb6:	19c8      	adds	r0, r1, r7
  402bb8:	59ca      	ldr	r2, [r1, r7]
  402bba:	3808      	subs	r0, #8
  402bbc:	4290      	cmp	r0, r2
  402bbe:	d04f      	beq.n	402c60 <_free_r+0x14c>
  402bc0:	6851      	ldr	r1, [r2, #4]
  402bc2:	f021 0103 	bic.w	r1, r1, #3
  402bc6:	428b      	cmp	r3, r1
  402bc8:	d232      	bcs.n	402c30 <_free_r+0x11c>
  402bca:	6892      	ldr	r2, [r2, #8]
  402bcc:	4290      	cmp	r0, r2
  402bce:	d1f7      	bne.n	402bc0 <_free_r+0xac>
  402bd0:	68c3      	ldr	r3, [r0, #12]
  402bd2:	60a0      	str	r0, [r4, #8]
  402bd4:	60e3      	str	r3, [r4, #12]
  402bd6:	609c      	str	r4, [r3, #8]
  402bd8:	60c4      	str	r4, [r0, #12]
  402bda:	4640      	mov	r0, r8
  402bdc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  402be0:	f000 bed2 	b.w	403988 <__malloc_unlock>
  402be4:	6895      	ldr	r5, [r2, #8]
  402be6:	4f3b      	ldr	r7, [pc, #236]	; (402cd4 <_free_r+0x1c0>)
  402be8:	42bd      	cmp	r5, r7
  402bea:	4403      	add	r3, r0
  402bec:	d040      	beq.n	402c70 <_free_r+0x15c>
  402bee:	68d0      	ldr	r0, [r2, #12]
  402bf0:	60e8      	str	r0, [r5, #12]
  402bf2:	f043 0201 	orr.w	r2, r3, #1
  402bf6:	6085      	str	r5, [r0, #8]
  402bf8:	6062      	str	r2, [r4, #4]
  402bfa:	50e3      	str	r3, [r4, r3]
  402bfc:	e7b7      	b.n	402b6e <_free_r+0x5a>
  402bfe:	07ff      	lsls	r7, r7, #31
  402c00:	4403      	add	r3, r0
  402c02:	d407      	bmi.n	402c14 <_free_r+0x100>
  402c04:	f855 2c08 	ldr.w	r2, [r5, #-8]
  402c08:	1aa4      	subs	r4, r4, r2
  402c0a:	4413      	add	r3, r2
  402c0c:	68a0      	ldr	r0, [r4, #8]
  402c0e:	68e2      	ldr	r2, [r4, #12]
  402c10:	60c2      	str	r2, [r0, #12]
  402c12:	6090      	str	r0, [r2, #8]
  402c14:	4a30      	ldr	r2, [pc, #192]	; (402cd8 <_free_r+0x1c4>)
  402c16:	6812      	ldr	r2, [r2, #0]
  402c18:	f043 0001 	orr.w	r0, r3, #1
  402c1c:	4293      	cmp	r3, r2
  402c1e:	6060      	str	r0, [r4, #4]
  402c20:	608c      	str	r4, [r1, #8]
  402c22:	d3b9      	bcc.n	402b98 <_free_r+0x84>
  402c24:	4b2d      	ldr	r3, [pc, #180]	; (402cdc <_free_r+0x1c8>)
  402c26:	4640      	mov	r0, r8
  402c28:	6819      	ldr	r1, [r3, #0]
  402c2a:	f7ff ff23 	bl	402a74 <_malloc_trim_r>
  402c2e:	e7b3      	b.n	402b98 <_free_r+0x84>
  402c30:	4610      	mov	r0, r2
  402c32:	e7cd      	b.n	402bd0 <_free_r+0xbc>
  402c34:	1811      	adds	r1, r2, r0
  402c36:	6849      	ldr	r1, [r1, #4]
  402c38:	07c9      	lsls	r1, r1, #31
  402c3a:	d444      	bmi.n	402cc6 <_free_r+0x1b2>
  402c3c:	6891      	ldr	r1, [r2, #8]
  402c3e:	68d2      	ldr	r2, [r2, #12]
  402c40:	60ca      	str	r2, [r1, #12]
  402c42:	4403      	add	r3, r0
  402c44:	f043 0001 	orr.w	r0, r3, #1
  402c48:	6091      	str	r1, [r2, #8]
  402c4a:	6060      	str	r0, [r4, #4]
  402c4c:	50e3      	str	r3, [r4, r3]
  402c4e:	e7a3      	b.n	402b98 <_free_r+0x84>
  402c50:	2a14      	cmp	r2, #20
  402c52:	d816      	bhi.n	402c82 <_free_r+0x16e>
  402c54:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  402c58:	00ff      	lsls	r7, r7, #3
  402c5a:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  402c5e:	e7aa      	b.n	402bb6 <_free_r+0xa2>
  402c60:	10aa      	asrs	r2, r5, #2
  402c62:	2301      	movs	r3, #1
  402c64:	684d      	ldr	r5, [r1, #4]
  402c66:	4093      	lsls	r3, r2
  402c68:	432b      	orrs	r3, r5
  402c6a:	604b      	str	r3, [r1, #4]
  402c6c:	4603      	mov	r3, r0
  402c6e:	e7b0      	b.n	402bd2 <_free_r+0xbe>
  402c70:	f043 0201 	orr.w	r2, r3, #1
  402c74:	614c      	str	r4, [r1, #20]
  402c76:	610c      	str	r4, [r1, #16]
  402c78:	60e5      	str	r5, [r4, #12]
  402c7a:	60a5      	str	r5, [r4, #8]
  402c7c:	6062      	str	r2, [r4, #4]
  402c7e:	50e3      	str	r3, [r4, r3]
  402c80:	e78a      	b.n	402b98 <_free_r+0x84>
  402c82:	2a54      	cmp	r2, #84	; 0x54
  402c84:	d806      	bhi.n	402c94 <_free_r+0x180>
  402c86:	0b1a      	lsrs	r2, r3, #12
  402c88:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  402c8c:	00ff      	lsls	r7, r7, #3
  402c8e:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  402c92:	e790      	b.n	402bb6 <_free_r+0xa2>
  402c94:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  402c98:	d806      	bhi.n	402ca8 <_free_r+0x194>
  402c9a:	0bda      	lsrs	r2, r3, #15
  402c9c:	f102 0778 	add.w	r7, r2, #120	; 0x78
  402ca0:	00ff      	lsls	r7, r7, #3
  402ca2:	f102 0577 	add.w	r5, r2, #119	; 0x77
  402ca6:	e786      	b.n	402bb6 <_free_r+0xa2>
  402ca8:	f240 5054 	movw	r0, #1364	; 0x554
  402cac:	4282      	cmp	r2, r0
  402cae:	d806      	bhi.n	402cbe <_free_r+0x1aa>
  402cb0:	0c9a      	lsrs	r2, r3, #18
  402cb2:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  402cb6:	00ff      	lsls	r7, r7, #3
  402cb8:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  402cbc:	e77b      	b.n	402bb6 <_free_r+0xa2>
  402cbe:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  402cc2:	257e      	movs	r5, #126	; 0x7e
  402cc4:	e777      	b.n	402bb6 <_free_r+0xa2>
  402cc6:	f043 0101 	orr.w	r1, r3, #1
  402cca:	6061      	str	r1, [r4, #4]
  402ccc:	6013      	str	r3, [r2, #0]
  402cce:	e763      	b.n	402b98 <_free_r+0x84>
  402cd0:	204005b0 	.word	0x204005b0
  402cd4:	204005b8 	.word	0x204005b8
  402cd8:	204009bc 	.word	0x204009bc
  402cdc:	20400a98 	.word	0x20400a98

00402ce0 <__sfvwrite_r>:
  402ce0:	6893      	ldr	r3, [r2, #8]
  402ce2:	2b00      	cmp	r3, #0
  402ce4:	d073      	beq.n	402dce <__sfvwrite_r+0xee>
  402ce6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402cea:	898b      	ldrh	r3, [r1, #12]
  402cec:	b083      	sub	sp, #12
  402cee:	460c      	mov	r4, r1
  402cf0:	0719      	lsls	r1, r3, #28
  402cf2:	9000      	str	r0, [sp, #0]
  402cf4:	4616      	mov	r6, r2
  402cf6:	d526      	bpl.n	402d46 <__sfvwrite_r+0x66>
  402cf8:	6922      	ldr	r2, [r4, #16]
  402cfa:	b322      	cbz	r2, 402d46 <__sfvwrite_r+0x66>
  402cfc:	f013 0002 	ands.w	r0, r3, #2
  402d00:	6835      	ldr	r5, [r6, #0]
  402d02:	d02c      	beq.n	402d5e <__sfvwrite_r+0x7e>
  402d04:	f04f 0900 	mov.w	r9, #0
  402d08:	4fb0      	ldr	r7, [pc, #704]	; (402fcc <__sfvwrite_r+0x2ec>)
  402d0a:	46c8      	mov	r8, r9
  402d0c:	46b2      	mov	sl, r6
  402d0e:	45b8      	cmp	r8, r7
  402d10:	4643      	mov	r3, r8
  402d12:	464a      	mov	r2, r9
  402d14:	bf28      	it	cs
  402d16:	463b      	movcs	r3, r7
  402d18:	9800      	ldr	r0, [sp, #0]
  402d1a:	f1b8 0f00 	cmp.w	r8, #0
  402d1e:	d050      	beq.n	402dc2 <__sfvwrite_r+0xe2>
  402d20:	69e1      	ldr	r1, [r4, #28]
  402d22:	6a66      	ldr	r6, [r4, #36]	; 0x24
  402d24:	47b0      	blx	r6
  402d26:	2800      	cmp	r0, #0
  402d28:	dd58      	ble.n	402ddc <__sfvwrite_r+0xfc>
  402d2a:	f8da 3008 	ldr.w	r3, [sl, #8]
  402d2e:	1a1b      	subs	r3, r3, r0
  402d30:	4481      	add	r9, r0
  402d32:	eba8 0800 	sub.w	r8, r8, r0
  402d36:	f8ca 3008 	str.w	r3, [sl, #8]
  402d3a:	2b00      	cmp	r3, #0
  402d3c:	d1e7      	bne.n	402d0e <__sfvwrite_r+0x2e>
  402d3e:	2000      	movs	r0, #0
  402d40:	b003      	add	sp, #12
  402d42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402d46:	4621      	mov	r1, r4
  402d48:	9800      	ldr	r0, [sp, #0]
  402d4a:	f7ff fc51 	bl	4025f0 <__swsetup_r>
  402d4e:	2800      	cmp	r0, #0
  402d50:	f040 8133 	bne.w	402fba <__sfvwrite_r+0x2da>
  402d54:	89a3      	ldrh	r3, [r4, #12]
  402d56:	6835      	ldr	r5, [r6, #0]
  402d58:	f013 0002 	ands.w	r0, r3, #2
  402d5c:	d1d2      	bne.n	402d04 <__sfvwrite_r+0x24>
  402d5e:	f013 0901 	ands.w	r9, r3, #1
  402d62:	d145      	bne.n	402df0 <__sfvwrite_r+0x110>
  402d64:	464f      	mov	r7, r9
  402d66:	9601      	str	r6, [sp, #4]
  402d68:	b337      	cbz	r7, 402db8 <__sfvwrite_r+0xd8>
  402d6a:	059a      	lsls	r2, r3, #22
  402d6c:	f8d4 8008 	ldr.w	r8, [r4, #8]
  402d70:	f140 8083 	bpl.w	402e7a <__sfvwrite_r+0x19a>
  402d74:	4547      	cmp	r7, r8
  402d76:	46c3      	mov	fp, r8
  402d78:	f0c0 80ab 	bcc.w	402ed2 <__sfvwrite_r+0x1f2>
  402d7c:	f413 6f90 	tst.w	r3, #1152	; 0x480
  402d80:	f040 80ac 	bne.w	402edc <__sfvwrite_r+0x1fc>
  402d84:	6820      	ldr	r0, [r4, #0]
  402d86:	46ba      	mov	sl, r7
  402d88:	465a      	mov	r2, fp
  402d8a:	4649      	mov	r1, r9
  402d8c:	f000 fd92 	bl	4038b4 <memmove>
  402d90:	68a2      	ldr	r2, [r4, #8]
  402d92:	6823      	ldr	r3, [r4, #0]
  402d94:	eba2 0208 	sub.w	r2, r2, r8
  402d98:	445b      	add	r3, fp
  402d9a:	60a2      	str	r2, [r4, #8]
  402d9c:	6023      	str	r3, [r4, #0]
  402d9e:	9a01      	ldr	r2, [sp, #4]
  402da0:	6893      	ldr	r3, [r2, #8]
  402da2:	eba3 030a 	sub.w	r3, r3, sl
  402da6:	44d1      	add	r9, sl
  402da8:	eba7 070a 	sub.w	r7, r7, sl
  402dac:	6093      	str	r3, [r2, #8]
  402dae:	2b00      	cmp	r3, #0
  402db0:	d0c5      	beq.n	402d3e <__sfvwrite_r+0x5e>
  402db2:	89a3      	ldrh	r3, [r4, #12]
  402db4:	2f00      	cmp	r7, #0
  402db6:	d1d8      	bne.n	402d6a <__sfvwrite_r+0x8a>
  402db8:	f8d5 9000 	ldr.w	r9, [r5]
  402dbc:	686f      	ldr	r7, [r5, #4]
  402dbe:	3508      	adds	r5, #8
  402dc0:	e7d2      	b.n	402d68 <__sfvwrite_r+0x88>
  402dc2:	f8d5 9000 	ldr.w	r9, [r5]
  402dc6:	f8d5 8004 	ldr.w	r8, [r5, #4]
  402dca:	3508      	adds	r5, #8
  402dcc:	e79f      	b.n	402d0e <__sfvwrite_r+0x2e>
  402dce:	2000      	movs	r0, #0
  402dd0:	4770      	bx	lr
  402dd2:	4621      	mov	r1, r4
  402dd4:	9800      	ldr	r0, [sp, #0]
  402dd6:	f7ff fd1f 	bl	402818 <_fflush_r>
  402dda:	b370      	cbz	r0, 402e3a <__sfvwrite_r+0x15a>
  402ddc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402de0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  402de4:	f04f 30ff 	mov.w	r0, #4294967295
  402de8:	81a3      	strh	r3, [r4, #12]
  402dea:	b003      	add	sp, #12
  402dec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402df0:	4681      	mov	r9, r0
  402df2:	4633      	mov	r3, r6
  402df4:	464e      	mov	r6, r9
  402df6:	46a8      	mov	r8, r5
  402df8:	469a      	mov	sl, r3
  402dfa:	464d      	mov	r5, r9
  402dfc:	b34e      	cbz	r6, 402e52 <__sfvwrite_r+0x172>
  402dfe:	b380      	cbz	r0, 402e62 <__sfvwrite_r+0x182>
  402e00:	6820      	ldr	r0, [r4, #0]
  402e02:	6923      	ldr	r3, [r4, #16]
  402e04:	6962      	ldr	r2, [r4, #20]
  402e06:	45b1      	cmp	r9, r6
  402e08:	46cb      	mov	fp, r9
  402e0a:	bf28      	it	cs
  402e0c:	46b3      	movcs	fp, r6
  402e0e:	4298      	cmp	r0, r3
  402e10:	465f      	mov	r7, fp
  402e12:	d904      	bls.n	402e1e <__sfvwrite_r+0x13e>
  402e14:	68a3      	ldr	r3, [r4, #8]
  402e16:	4413      	add	r3, r2
  402e18:	459b      	cmp	fp, r3
  402e1a:	f300 80a6 	bgt.w	402f6a <__sfvwrite_r+0x28a>
  402e1e:	4593      	cmp	fp, r2
  402e20:	db4b      	blt.n	402eba <__sfvwrite_r+0x1da>
  402e22:	4613      	mov	r3, r2
  402e24:	6a67      	ldr	r7, [r4, #36]	; 0x24
  402e26:	69e1      	ldr	r1, [r4, #28]
  402e28:	9800      	ldr	r0, [sp, #0]
  402e2a:	462a      	mov	r2, r5
  402e2c:	47b8      	blx	r7
  402e2e:	1e07      	subs	r7, r0, #0
  402e30:	ddd4      	ble.n	402ddc <__sfvwrite_r+0xfc>
  402e32:	ebb9 0907 	subs.w	r9, r9, r7
  402e36:	d0cc      	beq.n	402dd2 <__sfvwrite_r+0xf2>
  402e38:	2001      	movs	r0, #1
  402e3a:	f8da 3008 	ldr.w	r3, [sl, #8]
  402e3e:	1bdb      	subs	r3, r3, r7
  402e40:	443d      	add	r5, r7
  402e42:	1bf6      	subs	r6, r6, r7
  402e44:	f8ca 3008 	str.w	r3, [sl, #8]
  402e48:	2b00      	cmp	r3, #0
  402e4a:	f43f af78 	beq.w	402d3e <__sfvwrite_r+0x5e>
  402e4e:	2e00      	cmp	r6, #0
  402e50:	d1d5      	bne.n	402dfe <__sfvwrite_r+0x11e>
  402e52:	f108 0308 	add.w	r3, r8, #8
  402e56:	e913 0060 	ldmdb	r3, {r5, r6}
  402e5a:	4698      	mov	r8, r3
  402e5c:	3308      	adds	r3, #8
  402e5e:	2e00      	cmp	r6, #0
  402e60:	d0f9      	beq.n	402e56 <__sfvwrite_r+0x176>
  402e62:	4632      	mov	r2, r6
  402e64:	210a      	movs	r1, #10
  402e66:	4628      	mov	r0, r5
  402e68:	f000 fc3a 	bl	4036e0 <memchr>
  402e6c:	2800      	cmp	r0, #0
  402e6e:	f000 80a1 	beq.w	402fb4 <__sfvwrite_r+0x2d4>
  402e72:	3001      	adds	r0, #1
  402e74:	eba0 0905 	sub.w	r9, r0, r5
  402e78:	e7c2      	b.n	402e00 <__sfvwrite_r+0x120>
  402e7a:	6820      	ldr	r0, [r4, #0]
  402e7c:	6923      	ldr	r3, [r4, #16]
  402e7e:	4298      	cmp	r0, r3
  402e80:	d802      	bhi.n	402e88 <__sfvwrite_r+0x1a8>
  402e82:	6963      	ldr	r3, [r4, #20]
  402e84:	429f      	cmp	r7, r3
  402e86:	d25d      	bcs.n	402f44 <__sfvwrite_r+0x264>
  402e88:	45b8      	cmp	r8, r7
  402e8a:	bf28      	it	cs
  402e8c:	46b8      	movcs	r8, r7
  402e8e:	4642      	mov	r2, r8
  402e90:	4649      	mov	r1, r9
  402e92:	f000 fd0f 	bl	4038b4 <memmove>
  402e96:	68a3      	ldr	r3, [r4, #8]
  402e98:	6822      	ldr	r2, [r4, #0]
  402e9a:	eba3 0308 	sub.w	r3, r3, r8
  402e9e:	4442      	add	r2, r8
  402ea0:	60a3      	str	r3, [r4, #8]
  402ea2:	6022      	str	r2, [r4, #0]
  402ea4:	b10b      	cbz	r3, 402eaa <__sfvwrite_r+0x1ca>
  402ea6:	46c2      	mov	sl, r8
  402ea8:	e779      	b.n	402d9e <__sfvwrite_r+0xbe>
  402eaa:	4621      	mov	r1, r4
  402eac:	9800      	ldr	r0, [sp, #0]
  402eae:	f7ff fcb3 	bl	402818 <_fflush_r>
  402eb2:	2800      	cmp	r0, #0
  402eb4:	d192      	bne.n	402ddc <__sfvwrite_r+0xfc>
  402eb6:	46c2      	mov	sl, r8
  402eb8:	e771      	b.n	402d9e <__sfvwrite_r+0xbe>
  402eba:	465a      	mov	r2, fp
  402ebc:	4629      	mov	r1, r5
  402ebe:	f000 fcf9 	bl	4038b4 <memmove>
  402ec2:	68a2      	ldr	r2, [r4, #8]
  402ec4:	6823      	ldr	r3, [r4, #0]
  402ec6:	eba2 020b 	sub.w	r2, r2, fp
  402eca:	445b      	add	r3, fp
  402ecc:	60a2      	str	r2, [r4, #8]
  402ece:	6023      	str	r3, [r4, #0]
  402ed0:	e7af      	b.n	402e32 <__sfvwrite_r+0x152>
  402ed2:	6820      	ldr	r0, [r4, #0]
  402ed4:	46b8      	mov	r8, r7
  402ed6:	46ba      	mov	sl, r7
  402ed8:	46bb      	mov	fp, r7
  402eda:	e755      	b.n	402d88 <__sfvwrite_r+0xa8>
  402edc:	6962      	ldr	r2, [r4, #20]
  402ede:	6820      	ldr	r0, [r4, #0]
  402ee0:	6921      	ldr	r1, [r4, #16]
  402ee2:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  402ee6:	eba0 0a01 	sub.w	sl, r0, r1
  402eea:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  402eee:	f10a 0001 	add.w	r0, sl, #1
  402ef2:	ea4f 0868 	mov.w	r8, r8, asr #1
  402ef6:	4438      	add	r0, r7
  402ef8:	4540      	cmp	r0, r8
  402efa:	4642      	mov	r2, r8
  402efc:	bf84      	itt	hi
  402efe:	4680      	movhi	r8, r0
  402f00:	4642      	movhi	r2, r8
  402f02:	055b      	lsls	r3, r3, #21
  402f04:	d544      	bpl.n	402f90 <__sfvwrite_r+0x2b0>
  402f06:	4611      	mov	r1, r2
  402f08:	9800      	ldr	r0, [sp, #0]
  402f0a:	f000 f921 	bl	403150 <_malloc_r>
  402f0e:	4683      	mov	fp, r0
  402f10:	2800      	cmp	r0, #0
  402f12:	d055      	beq.n	402fc0 <__sfvwrite_r+0x2e0>
  402f14:	4652      	mov	r2, sl
  402f16:	6921      	ldr	r1, [r4, #16]
  402f18:	f000 fc32 	bl	403780 <memcpy>
  402f1c:	89a3      	ldrh	r3, [r4, #12]
  402f1e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  402f22:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  402f26:	81a3      	strh	r3, [r4, #12]
  402f28:	eb0b 000a 	add.w	r0, fp, sl
  402f2c:	eba8 030a 	sub.w	r3, r8, sl
  402f30:	f8c4 b010 	str.w	fp, [r4, #16]
  402f34:	f8c4 8014 	str.w	r8, [r4, #20]
  402f38:	6020      	str	r0, [r4, #0]
  402f3a:	60a3      	str	r3, [r4, #8]
  402f3c:	46b8      	mov	r8, r7
  402f3e:	46ba      	mov	sl, r7
  402f40:	46bb      	mov	fp, r7
  402f42:	e721      	b.n	402d88 <__sfvwrite_r+0xa8>
  402f44:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
  402f48:	42b9      	cmp	r1, r7
  402f4a:	bf28      	it	cs
  402f4c:	4639      	movcs	r1, r7
  402f4e:	464a      	mov	r2, r9
  402f50:	fb91 f1f3 	sdiv	r1, r1, r3
  402f54:	9800      	ldr	r0, [sp, #0]
  402f56:	6a66      	ldr	r6, [r4, #36]	; 0x24
  402f58:	fb03 f301 	mul.w	r3, r3, r1
  402f5c:	69e1      	ldr	r1, [r4, #28]
  402f5e:	47b0      	blx	r6
  402f60:	f1b0 0a00 	subs.w	sl, r0, #0
  402f64:	f73f af1b 	bgt.w	402d9e <__sfvwrite_r+0xbe>
  402f68:	e738      	b.n	402ddc <__sfvwrite_r+0xfc>
  402f6a:	461a      	mov	r2, r3
  402f6c:	4629      	mov	r1, r5
  402f6e:	9301      	str	r3, [sp, #4]
  402f70:	f000 fca0 	bl	4038b4 <memmove>
  402f74:	6822      	ldr	r2, [r4, #0]
  402f76:	9b01      	ldr	r3, [sp, #4]
  402f78:	9800      	ldr	r0, [sp, #0]
  402f7a:	441a      	add	r2, r3
  402f7c:	6022      	str	r2, [r4, #0]
  402f7e:	4621      	mov	r1, r4
  402f80:	f7ff fc4a 	bl	402818 <_fflush_r>
  402f84:	9b01      	ldr	r3, [sp, #4]
  402f86:	2800      	cmp	r0, #0
  402f88:	f47f af28 	bne.w	402ddc <__sfvwrite_r+0xfc>
  402f8c:	461f      	mov	r7, r3
  402f8e:	e750      	b.n	402e32 <__sfvwrite_r+0x152>
  402f90:	9800      	ldr	r0, [sp, #0]
  402f92:	f000 fcff 	bl	403994 <_realloc_r>
  402f96:	4683      	mov	fp, r0
  402f98:	2800      	cmp	r0, #0
  402f9a:	d1c5      	bne.n	402f28 <__sfvwrite_r+0x248>
  402f9c:	9d00      	ldr	r5, [sp, #0]
  402f9e:	6921      	ldr	r1, [r4, #16]
  402fa0:	4628      	mov	r0, r5
  402fa2:	f7ff fdb7 	bl	402b14 <_free_r>
  402fa6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402faa:	220c      	movs	r2, #12
  402fac:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  402fb0:	602a      	str	r2, [r5, #0]
  402fb2:	e715      	b.n	402de0 <__sfvwrite_r+0x100>
  402fb4:	f106 0901 	add.w	r9, r6, #1
  402fb8:	e722      	b.n	402e00 <__sfvwrite_r+0x120>
  402fba:	f04f 30ff 	mov.w	r0, #4294967295
  402fbe:	e6bf      	b.n	402d40 <__sfvwrite_r+0x60>
  402fc0:	9a00      	ldr	r2, [sp, #0]
  402fc2:	230c      	movs	r3, #12
  402fc4:	6013      	str	r3, [r2, #0]
  402fc6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402fca:	e709      	b.n	402de0 <__sfvwrite_r+0x100>
  402fcc:	7ffffc00 	.word	0x7ffffc00

00402fd0 <_fwalk_reent>:
  402fd0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  402fd4:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  402fd8:	d01f      	beq.n	40301a <_fwalk_reent+0x4a>
  402fda:	4688      	mov	r8, r1
  402fdc:	4606      	mov	r6, r0
  402fde:	f04f 0900 	mov.w	r9, #0
  402fe2:	687d      	ldr	r5, [r7, #4]
  402fe4:	68bc      	ldr	r4, [r7, #8]
  402fe6:	3d01      	subs	r5, #1
  402fe8:	d411      	bmi.n	40300e <_fwalk_reent+0x3e>
  402fea:	89a3      	ldrh	r3, [r4, #12]
  402fec:	2b01      	cmp	r3, #1
  402fee:	f105 35ff 	add.w	r5, r5, #4294967295
  402ff2:	d908      	bls.n	403006 <_fwalk_reent+0x36>
  402ff4:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  402ff8:	3301      	adds	r3, #1
  402ffa:	4621      	mov	r1, r4
  402ffc:	4630      	mov	r0, r6
  402ffe:	d002      	beq.n	403006 <_fwalk_reent+0x36>
  403000:	47c0      	blx	r8
  403002:	ea49 0900 	orr.w	r9, r9, r0
  403006:	1c6b      	adds	r3, r5, #1
  403008:	f104 0468 	add.w	r4, r4, #104	; 0x68
  40300c:	d1ed      	bne.n	402fea <_fwalk_reent+0x1a>
  40300e:	683f      	ldr	r7, [r7, #0]
  403010:	2f00      	cmp	r7, #0
  403012:	d1e6      	bne.n	402fe2 <_fwalk_reent+0x12>
  403014:	4648      	mov	r0, r9
  403016:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40301a:	46b9      	mov	r9, r7
  40301c:	4648      	mov	r0, r9
  40301e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  403022:	bf00      	nop

00403024 <__locale_mb_cur_max>:
  403024:	4b04      	ldr	r3, [pc, #16]	; (403038 <__locale_mb_cur_max+0x14>)
  403026:	4a05      	ldr	r2, [pc, #20]	; (40303c <__locale_mb_cur_max+0x18>)
  403028:	681b      	ldr	r3, [r3, #0]
  40302a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  40302c:	2b00      	cmp	r3, #0
  40302e:	bf08      	it	eq
  403030:	4613      	moveq	r3, r2
  403032:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
  403036:	4770      	bx	lr
  403038:	20400010 	.word	0x20400010
  40303c:	20400444 	.word	0x20400444

00403040 <__retarget_lock_init_recursive>:
  403040:	4770      	bx	lr
  403042:	bf00      	nop

00403044 <__retarget_lock_close_recursive>:
  403044:	4770      	bx	lr
  403046:	bf00      	nop

00403048 <__retarget_lock_acquire_recursive>:
  403048:	4770      	bx	lr
  40304a:	bf00      	nop

0040304c <__retarget_lock_release_recursive>:
  40304c:	4770      	bx	lr
  40304e:	bf00      	nop

00403050 <__swhatbuf_r>:
  403050:	b570      	push	{r4, r5, r6, lr}
  403052:	460c      	mov	r4, r1
  403054:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  403058:	2900      	cmp	r1, #0
  40305a:	b090      	sub	sp, #64	; 0x40
  40305c:	4615      	mov	r5, r2
  40305e:	461e      	mov	r6, r3
  403060:	db14      	blt.n	40308c <__swhatbuf_r+0x3c>
  403062:	aa01      	add	r2, sp, #4
  403064:	f001 f80e 	bl	404084 <_fstat_r>
  403068:	2800      	cmp	r0, #0
  40306a:	db0f      	blt.n	40308c <__swhatbuf_r+0x3c>
  40306c:	9a02      	ldr	r2, [sp, #8]
  40306e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  403072:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  403076:	fab2 f282 	clz	r2, r2
  40307a:	0952      	lsrs	r2, r2, #5
  40307c:	f44f 6380 	mov.w	r3, #1024	; 0x400
  403080:	f44f 6000 	mov.w	r0, #2048	; 0x800
  403084:	6032      	str	r2, [r6, #0]
  403086:	602b      	str	r3, [r5, #0]
  403088:	b010      	add	sp, #64	; 0x40
  40308a:	bd70      	pop	{r4, r5, r6, pc}
  40308c:	89a2      	ldrh	r2, [r4, #12]
  40308e:	2300      	movs	r3, #0
  403090:	f012 0080 	ands.w	r0, r2, #128	; 0x80
  403094:	6033      	str	r3, [r6, #0]
  403096:	d004      	beq.n	4030a2 <__swhatbuf_r+0x52>
  403098:	2240      	movs	r2, #64	; 0x40
  40309a:	4618      	mov	r0, r3
  40309c:	602a      	str	r2, [r5, #0]
  40309e:	b010      	add	sp, #64	; 0x40
  4030a0:	bd70      	pop	{r4, r5, r6, pc}
  4030a2:	f44f 6380 	mov.w	r3, #1024	; 0x400
  4030a6:	602b      	str	r3, [r5, #0]
  4030a8:	b010      	add	sp, #64	; 0x40
  4030aa:	bd70      	pop	{r4, r5, r6, pc}

004030ac <__smakebuf_r>:
  4030ac:	898a      	ldrh	r2, [r1, #12]
  4030ae:	0792      	lsls	r2, r2, #30
  4030b0:	460b      	mov	r3, r1
  4030b2:	d506      	bpl.n	4030c2 <__smakebuf_r+0x16>
  4030b4:	f101 0243 	add.w	r2, r1, #67	; 0x43
  4030b8:	2101      	movs	r1, #1
  4030ba:	601a      	str	r2, [r3, #0]
  4030bc:	611a      	str	r2, [r3, #16]
  4030be:	6159      	str	r1, [r3, #20]
  4030c0:	4770      	bx	lr
  4030c2:	b5f0      	push	{r4, r5, r6, r7, lr}
  4030c4:	b083      	sub	sp, #12
  4030c6:	ab01      	add	r3, sp, #4
  4030c8:	466a      	mov	r2, sp
  4030ca:	460c      	mov	r4, r1
  4030cc:	4606      	mov	r6, r0
  4030ce:	f7ff ffbf 	bl	403050 <__swhatbuf_r>
  4030d2:	9900      	ldr	r1, [sp, #0]
  4030d4:	4605      	mov	r5, r0
  4030d6:	4630      	mov	r0, r6
  4030d8:	f000 f83a 	bl	403150 <_malloc_r>
  4030dc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4030e0:	b1d8      	cbz	r0, 40311a <__smakebuf_r+0x6e>
  4030e2:	9a01      	ldr	r2, [sp, #4]
  4030e4:	4f15      	ldr	r7, [pc, #84]	; (40313c <__smakebuf_r+0x90>)
  4030e6:	9900      	ldr	r1, [sp, #0]
  4030e8:	63f7      	str	r7, [r6, #60]	; 0x3c
  4030ea:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4030ee:	81a3      	strh	r3, [r4, #12]
  4030f0:	6020      	str	r0, [r4, #0]
  4030f2:	6120      	str	r0, [r4, #16]
  4030f4:	6161      	str	r1, [r4, #20]
  4030f6:	b91a      	cbnz	r2, 403100 <__smakebuf_r+0x54>
  4030f8:	432b      	orrs	r3, r5
  4030fa:	81a3      	strh	r3, [r4, #12]
  4030fc:	b003      	add	sp, #12
  4030fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403100:	4630      	mov	r0, r6
  403102:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  403106:	f000 ffd1 	bl	4040ac <_isatty_r>
  40310a:	b1a0      	cbz	r0, 403136 <__smakebuf_r+0x8a>
  40310c:	89a3      	ldrh	r3, [r4, #12]
  40310e:	f023 0303 	bic.w	r3, r3, #3
  403112:	f043 0301 	orr.w	r3, r3, #1
  403116:	b21b      	sxth	r3, r3
  403118:	e7ee      	b.n	4030f8 <__smakebuf_r+0x4c>
  40311a:	059a      	lsls	r2, r3, #22
  40311c:	d4ee      	bmi.n	4030fc <__smakebuf_r+0x50>
  40311e:	f023 0303 	bic.w	r3, r3, #3
  403122:	f104 0243 	add.w	r2, r4, #67	; 0x43
  403126:	f043 0302 	orr.w	r3, r3, #2
  40312a:	2101      	movs	r1, #1
  40312c:	81a3      	strh	r3, [r4, #12]
  40312e:	6022      	str	r2, [r4, #0]
  403130:	6122      	str	r2, [r4, #16]
  403132:	6161      	str	r1, [r4, #20]
  403134:	e7e2      	b.n	4030fc <__smakebuf_r+0x50>
  403136:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40313a:	e7dd      	b.n	4030f8 <__smakebuf_r+0x4c>
  40313c:	0040286d 	.word	0x0040286d

00403140 <malloc>:
  403140:	4b02      	ldr	r3, [pc, #8]	; (40314c <malloc+0xc>)
  403142:	4601      	mov	r1, r0
  403144:	6818      	ldr	r0, [r3, #0]
  403146:	f000 b803 	b.w	403150 <_malloc_r>
  40314a:	bf00      	nop
  40314c:	20400010 	.word	0x20400010

00403150 <_malloc_r>:
  403150:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403154:	f101 060b 	add.w	r6, r1, #11
  403158:	2e16      	cmp	r6, #22
  40315a:	b083      	sub	sp, #12
  40315c:	4605      	mov	r5, r0
  40315e:	f240 809e 	bls.w	40329e <_malloc_r+0x14e>
  403162:	f036 0607 	bics.w	r6, r6, #7
  403166:	f100 80bd 	bmi.w	4032e4 <_malloc_r+0x194>
  40316a:	42b1      	cmp	r1, r6
  40316c:	f200 80ba 	bhi.w	4032e4 <_malloc_r+0x194>
  403170:	f000 fc04 	bl	40397c <__malloc_lock>
  403174:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  403178:	f0c0 8293 	bcc.w	4036a2 <_malloc_r+0x552>
  40317c:	0a73      	lsrs	r3, r6, #9
  40317e:	f000 80b8 	beq.w	4032f2 <_malloc_r+0x1a2>
  403182:	2b04      	cmp	r3, #4
  403184:	f200 8179 	bhi.w	40347a <_malloc_r+0x32a>
  403188:	09b3      	lsrs	r3, r6, #6
  40318a:	f103 0039 	add.w	r0, r3, #57	; 0x39
  40318e:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  403192:	00c3      	lsls	r3, r0, #3
  403194:	4fbf      	ldr	r7, [pc, #764]	; (403494 <_malloc_r+0x344>)
  403196:	443b      	add	r3, r7
  403198:	f1a3 0108 	sub.w	r1, r3, #8
  40319c:	685c      	ldr	r4, [r3, #4]
  40319e:	42a1      	cmp	r1, r4
  4031a0:	d106      	bne.n	4031b0 <_malloc_r+0x60>
  4031a2:	e00c      	b.n	4031be <_malloc_r+0x6e>
  4031a4:	2a00      	cmp	r2, #0
  4031a6:	f280 80aa 	bge.w	4032fe <_malloc_r+0x1ae>
  4031aa:	68e4      	ldr	r4, [r4, #12]
  4031ac:	42a1      	cmp	r1, r4
  4031ae:	d006      	beq.n	4031be <_malloc_r+0x6e>
  4031b0:	6863      	ldr	r3, [r4, #4]
  4031b2:	f023 0303 	bic.w	r3, r3, #3
  4031b6:	1b9a      	subs	r2, r3, r6
  4031b8:	2a0f      	cmp	r2, #15
  4031ba:	ddf3      	ble.n	4031a4 <_malloc_r+0x54>
  4031bc:	4670      	mov	r0, lr
  4031be:	693c      	ldr	r4, [r7, #16]
  4031c0:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 4034a8 <_malloc_r+0x358>
  4031c4:	4574      	cmp	r4, lr
  4031c6:	f000 81ab 	beq.w	403520 <_malloc_r+0x3d0>
  4031ca:	6863      	ldr	r3, [r4, #4]
  4031cc:	f023 0303 	bic.w	r3, r3, #3
  4031d0:	1b9a      	subs	r2, r3, r6
  4031d2:	2a0f      	cmp	r2, #15
  4031d4:	f300 8190 	bgt.w	4034f8 <_malloc_r+0x3a8>
  4031d8:	2a00      	cmp	r2, #0
  4031da:	f8c7 e014 	str.w	lr, [r7, #20]
  4031de:	f8c7 e010 	str.w	lr, [r7, #16]
  4031e2:	f280 809d 	bge.w	403320 <_malloc_r+0x1d0>
  4031e6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  4031ea:	f080 8161 	bcs.w	4034b0 <_malloc_r+0x360>
  4031ee:	08db      	lsrs	r3, r3, #3
  4031f0:	f103 0c01 	add.w	ip, r3, #1
  4031f4:	1099      	asrs	r1, r3, #2
  4031f6:	687a      	ldr	r2, [r7, #4]
  4031f8:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  4031fc:	f8c4 8008 	str.w	r8, [r4, #8]
  403200:	2301      	movs	r3, #1
  403202:	408b      	lsls	r3, r1
  403204:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  403208:	4313      	orrs	r3, r2
  40320a:	3908      	subs	r1, #8
  40320c:	60e1      	str	r1, [r4, #12]
  40320e:	607b      	str	r3, [r7, #4]
  403210:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  403214:	f8c8 400c 	str.w	r4, [r8, #12]
  403218:	1082      	asrs	r2, r0, #2
  40321a:	2401      	movs	r4, #1
  40321c:	4094      	lsls	r4, r2
  40321e:	429c      	cmp	r4, r3
  403220:	f200 808b 	bhi.w	40333a <_malloc_r+0x1ea>
  403224:	421c      	tst	r4, r3
  403226:	d106      	bne.n	403236 <_malloc_r+0xe6>
  403228:	f020 0003 	bic.w	r0, r0, #3
  40322c:	0064      	lsls	r4, r4, #1
  40322e:	421c      	tst	r4, r3
  403230:	f100 0004 	add.w	r0, r0, #4
  403234:	d0fa      	beq.n	40322c <_malloc_r+0xdc>
  403236:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  40323a:	46cc      	mov	ip, r9
  40323c:	4680      	mov	r8, r0
  40323e:	f8dc 300c 	ldr.w	r3, [ip, #12]
  403242:	459c      	cmp	ip, r3
  403244:	d107      	bne.n	403256 <_malloc_r+0x106>
  403246:	e16d      	b.n	403524 <_malloc_r+0x3d4>
  403248:	2a00      	cmp	r2, #0
  40324a:	f280 817b 	bge.w	403544 <_malloc_r+0x3f4>
  40324e:	68db      	ldr	r3, [r3, #12]
  403250:	459c      	cmp	ip, r3
  403252:	f000 8167 	beq.w	403524 <_malloc_r+0x3d4>
  403256:	6859      	ldr	r1, [r3, #4]
  403258:	f021 0103 	bic.w	r1, r1, #3
  40325c:	1b8a      	subs	r2, r1, r6
  40325e:	2a0f      	cmp	r2, #15
  403260:	ddf2      	ble.n	403248 <_malloc_r+0xf8>
  403262:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  403266:	f8d3 8008 	ldr.w	r8, [r3, #8]
  40326a:	9300      	str	r3, [sp, #0]
  40326c:	199c      	adds	r4, r3, r6
  40326e:	4628      	mov	r0, r5
  403270:	f046 0601 	orr.w	r6, r6, #1
  403274:	f042 0501 	orr.w	r5, r2, #1
  403278:	605e      	str	r6, [r3, #4]
  40327a:	f8c8 c00c 	str.w	ip, [r8, #12]
  40327e:	f8cc 8008 	str.w	r8, [ip, #8]
  403282:	617c      	str	r4, [r7, #20]
  403284:	613c      	str	r4, [r7, #16]
  403286:	f8c4 e00c 	str.w	lr, [r4, #12]
  40328a:	f8c4 e008 	str.w	lr, [r4, #8]
  40328e:	6065      	str	r5, [r4, #4]
  403290:	505a      	str	r2, [r3, r1]
  403292:	f000 fb79 	bl	403988 <__malloc_unlock>
  403296:	9b00      	ldr	r3, [sp, #0]
  403298:	f103 0408 	add.w	r4, r3, #8
  40329c:	e01e      	b.n	4032dc <_malloc_r+0x18c>
  40329e:	2910      	cmp	r1, #16
  4032a0:	d820      	bhi.n	4032e4 <_malloc_r+0x194>
  4032a2:	f000 fb6b 	bl	40397c <__malloc_lock>
  4032a6:	2610      	movs	r6, #16
  4032a8:	2318      	movs	r3, #24
  4032aa:	2002      	movs	r0, #2
  4032ac:	4f79      	ldr	r7, [pc, #484]	; (403494 <_malloc_r+0x344>)
  4032ae:	443b      	add	r3, r7
  4032b0:	f1a3 0208 	sub.w	r2, r3, #8
  4032b4:	685c      	ldr	r4, [r3, #4]
  4032b6:	4294      	cmp	r4, r2
  4032b8:	f000 813d 	beq.w	403536 <_malloc_r+0x3e6>
  4032bc:	6863      	ldr	r3, [r4, #4]
  4032be:	68e1      	ldr	r1, [r4, #12]
  4032c0:	68a6      	ldr	r6, [r4, #8]
  4032c2:	f023 0303 	bic.w	r3, r3, #3
  4032c6:	4423      	add	r3, r4
  4032c8:	4628      	mov	r0, r5
  4032ca:	685a      	ldr	r2, [r3, #4]
  4032cc:	60f1      	str	r1, [r6, #12]
  4032ce:	f042 0201 	orr.w	r2, r2, #1
  4032d2:	608e      	str	r6, [r1, #8]
  4032d4:	605a      	str	r2, [r3, #4]
  4032d6:	f000 fb57 	bl	403988 <__malloc_unlock>
  4032da:	3408      	adds	r4, #8
  4032dc:	4620      	mov	r0, r4
  4032de:	b003      	add	sp, #12
  4032e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4032e4:	2400      	movs	r4, #0
  4032e6:	230c      	movs	r3, #12
  4032e8:	4620      	mov	r0, r4
  4032ea:	602b      	str	r3, [r5, #0]
  4032ec:	b003      	add	sp, #12
  4032ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4032f2:	2040      	movs	r0, #64	; 0x40
  4032f4:	f44f 7300 	mov.w	r3, #512	; 0x200
  4032f8:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  4032fc:	e74a      	b.n	403194 <_malloc_r+0x44>
  4032fe:	4423      	add	r3, r4
  403300:	68e1      	ldr	r1, [r4, #12]
  403302:	685a      	ldr	r2, [r3, #4]
  403304:	68a6      	ldr	r6, [r4, #8]
  403306:	f042 0201 	orr.w	r2, r2, #1
  40330a:	60f1      	str	r1, [r6, #12]
  40330c:	4628      	mov	r0, r5
  40330e:	608e      	str	r6, [r1, #8]
  403310:	605a      	str	r2, [r3, #4]
  403312:	f000 fb39 	bl	403988 <__malloc_unlock>
  403316:	3408      	adds	r4, #8
  403318:	4620      	mov	r0, r4
  40331a:	b003      	add	sp, #12
  40331c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403320:	4423      	add	r3, r4
  403322:	4628      	mov	r0, r5
  403324:	685a      	ldr	r2, [r3, #4]
  403326:	f042 0201 	orr.w	r2, r2, #1
  40332a:	605a      	str	r2, [r3, #4]
  40332c:	f000 fb2c 	bl	403988 <__malloc_unlock>
  403330:	3408      	adds	r4, #8
  403332:	4620      	mov	r0, r4
  403334:	b003      	add	sp, #12
  403336:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40333a:	68bc      	ldr	r4, [r7, #8]
  40333c:	6863      	ldr	r3, [r4, #4]
  40333e:	f023 0803 	bic.w	r8, r3, #3
  403342:	45b0      	cmp	r8, r6
  403344:	d304      	bcc.n	403350 <_malloc_r+0x200>
  403346:	eba8 0306 	sub.w	r3, r8, r6
  40334a:	2b0f      	cmp	r3, #15
  40334c:	f300 8085 	bgt.w	40345a <_malloc_r+0x30a>
  403350:	f8df 9158 	ldr.w	r9, [pc, #344]	; 4034ac <_malloc_r+0x35c>
  403354:	4b50      	ldr	r3, [pc, #320]	; (403498 <_malloc_r+0x348>)
  403356:	f8d9 2000 	ldr.w	r2, [r9]
  40335a:	681b      	ldr	r3, [r3, #0]
  40335c:	3201      	adds	r2, #1
  40335e:	4433      	add	r3, r6
  403360:	eb04 0a08 	add.w	sl, r4, r8
  403364:	f000 8155 	beq.w	403612 <_malloc_r+0x4c2>
  403368:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  40336c:	330f      	adds	r3, #15
  40336e:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  403372:	f02b 0b0f 	bic.w	fp, fp, #15
  403376:	4659      	mov	r1, fp
  403378:	4628      	mov	r0, r5
  40337a:	f000 fcb1 	bl	403ce0 <_sbrk_r>
  40337e:	1c41      	adds	r1, r0, #1
  403380:	4602      	mov	r2, r0
  403382:	f000 80fc 	beq.w	40357e <_malloc_r+0x42e>
  403386:	4582      	cmp	sl, r0
  403388:	f200 80f7 	bhi.w	40357a <_malloc_r+0x42a>
  40338c:	4b43      	ldr	r3, [pc, #268]	; (40349c <_malloc_r+0x34c>)
  40338e:	6819      	ldr	r1, [r3, #0]
  403390:	4459      	add	r1, fp
  403392:	6019      	str	r1, [r3, #0]
  403394:	f000 814d 	beq.w	403632 <_malloc_r+0x4e2>
  403398:	f8d9 0000 	ldr.w	r0, [r9]
  40339c:	3001      	adds	r0, #1
  40339e:	bf1b      	ittet	ne
  4033a0:	eba2 0a0a 	subne.w	sl, r2, sl
  4033a4:	4451      	addne	r1, sl
  4033a6:	f8c9 2000 	streq.w	r2, [r9]
  4033aa:	6019      	strne	r1, [r3, #0]
  4033ac:	f012 0107 	ands.w	r1, r2, #7
  4033b0:	f000 8115 	beq.w	4035de <_malloc_r+0x48e>
  4033b4:	f1c1 0008 	rsb	r0, r1, #8
  4033b8:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  4033bc:	4402      	add	r2, r0
  4033be:	3108      	adds	r1, #8
  4033c0:	eb02 090b 	add.w	r9, r2, fp
  4033c4:	f3c9 090b 	ubfx	r9, r9, #0, #12
  4033c8:	eba1 0909 	sub.w	r9, r1, r9
  4033cc:	4649      	mov	r1, r9
  4033ce:	4628      	mov	r0, r5
  4033d0:	9301      	str	r3, [sp, #4]
  4033d2:	9200      	str	r2, [sp, #0]
  4033d4:	f000 fc84 	bl	403ce0 <_sbrk_r>
  4033d8:	1c43      	adds	r3, r0, #1
  4033da:	e89d 000c 	ldmia.w	sp, {r2, r3}
  4033de:	f000 8143 	beq.w	403668 <_malloc_r+0x518>
  4033e2:	1a80      	subs	r0, r0, r2
  4033e4:	4448      	add	r0, r9
  4033e6:	f040 0001 	orr.w	r0, r0, #1
  4033ea:	6819      	ldr	r1, [r3, #0]
  4033ec:	60ba      	str	r2, [r7, #8]
  4033ee:	4449      	add	r1, r9
  4033f0:	42bc      	cmp	r4, r7
  4033f2:	6050      	str	r0, [r2, #4]
  4033f4:	6019      	str	r1, [r3, #0]
  4033f6:	d017      	beq.n	403428 <_malloc_r+0x2d8>
  4033f8:	f1b8 0f0f 	cmp.w	r8, #15
  4033fc:	f240 80fb 	bls.w	4035f6 <_malloc_r+0x4a6>
  403400:	6860      	ldr	r0, [r4, #4]
  403402:	f1a8 020c 	sub.w	r2, r8, #12
  403406:	f022 0207 	bic.w	r2, r2, #7
  40340a:	eb04 0e02 	add.w	lr, r4, r2
  40340e:	f000 0001 	and.w	r0, r0, #1
  403412:	f04f 0c05 	mov.w	ip, #5
  403416:	4310      	orrs	r0, r2
  403418:	2a0f      	cmp	r2, #15
  40341a:	6060      	str	r0, [r4, #4]
  40341c:	f8ce c004 	str.w	ip, [lr, #4]
  403420:	f8ce c008 	str.w	ip, [lr, #8]
  403424:	f200 8117 	bhi.w	403656 <_malloc_r+0x506>
  403428:	4b1d      	ldr	r3, [pc, #116]	; (4034a0 <_malloc_r+0x350>)
  40342a:	68bc      	ldr	r4, [r7, #8]
  40342c:	681a      	ldr	r2, [r3, #0]
  40342e:	4291      	cmp	r1, r2
  403430:	bf88      	it	hi
  403432:	6019      	strhi	r1, [r3, #0]
  403434:	4b1b      	ldr	r3, [pc, #108]	; (4034a4 <_malloc_r+0x354>)
  403436:	681a      	ldr	r2, [r3, #0]
  403438:	4291      	cmp	r1, r2
  40343a:	6862      	ldr	r2, [r4, #4]
  40343c:	bf88      	it	hi
  40343e:	6019      	strhi	r1, [r3, #0]
  403440:	f022 0203 	bic.w	r2, r2, #3
  403444:	4296      	cmp	r6, r2
  403446:	eba2 0306 	sub.w	r3, r2, r6
  40344a:	d801      	bhi.n	403450 <_malloc_r+0x300>
  40344c:	2b0f      	cmp	r3, #15
  40344e:	dc04      	bgt.n	40345a <_malloc_r+0x30a>
  403450:	4628      	mov	r0, r5
  403452:	f000 fa99 	bl	403988 <__malloc_unlock>
  403456:	2400      	movs	r4, #0
  403458:	e740      	b.n	4032dc <_malloc_r+0x18c>
  40345a:	19a2      	adds	r2, r4, r6
  40345c:	f043 0301 	orr.w	r3, r3, #1
  403460:	f046 0601 	orr.w	r6, r6, #1
  403464:	6066      	str	r6, [r4, #4]
  403466:	4628      	mov	r0, r5
  403468:	60ba      	str	r2, [r7, #8]
  40346a:	6053      	str	r3, [r2, #4]
  40346c:	f000 fa8c 	bl	403988 <__malloc_unlock>
  403470:	3408      	adds	r4, #8
  403472:	4620      	mov	r0, r4
  403474:	b003      	add	sp, #12
  403476:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40347a:	2b14      	cmp	r3, #20
  40347c:	d971      	bls.n	403562 <_malloc_r+0x412>
  40347e:	2b54      	cmp	r3, #84	; 0x54
  403480:	f200 80a3 	bhi.w	4035ca <_malloc_r+0x47a>
  403484:	0b33      	lsrs	r3, r6, #12
  403486:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  40348a:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  40348e:	00c3      	lsls	r3, r0, #3
  403490:	e680      	b.n	403194 <_malloc_r+0x44>
  403492:	bf00      	nop
  403494:	204005b0 	.word	0x204005b0
  403498:	20400a98 	.word	0x20400a98
  40349c:	20400a68 	.word	0x20400a68
  4034a0:	20400a90 	.word	0x20400a90
  4034a4:	20400a94 	.word	0x20400a94
  4034a8:	204005b8 	.word	0x204005b8
  4034ac:	204009b8 	.word	0x204009b8
  4034b0:	0a5a      	lsrs	r2, r3, #9
  4034b2:	2a04      	cmp	r2, #4
  4034b4:	d95b      	bls.n	40356e <_malloc_r+0x41e>
  4034b6:	2a14      	cmp	r2, #20
  4034b8:	f200 80ae 	bhi.w	403618 <_malloc_r+0x4c8>
  4034bc:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  4034c0:	00c9      	lsls	r1, r1, #3
  4034c2:	325b      	adds	r2, #91	; 0x5b
  4034c4:	eb07 0c01 	add.w	ip, r7, r1
  4034c8:	5879      	ldr	r1, [r7, r1]
  4034ca:	f1ac 0c08 	sub.w	ip, ip, #8
  4034ce:	458c      	cmp	ip, r1
  4034d0:	f000 8088 	beq.w	4035e4 <_malloc_r+0x494>
  4034d4:	684a      	ldr	r2, [r1, #4]
  4034d6:	f022 0203 	bic.w	r2, r2, #3
  4034da:	4293      	cmp	r3, r2
  4034dc:	d273      	bcs.n	4035c6 <_malloc_r+0x476>
  4034de:	6889      	ldr	r1, [r1, #8]
  4034e0:	458c      	cmp	ip, r1
  4034e2:	d1f7      	bne.n	4034d4 <_malloc_r+0x384>
  4034e4:	f8dc 200c 	ldr.w	r2, [ip, #12]
  4034e8:	687b      	ldr	r3, [r7, #4]
  4034ea:	60e2      	str	r2, [r4, #12]
  4034ec:	f8c4 c008 	str.w	ip, [r4, #8]
  4034f0:	6094      	str	r4, [r2, #8]
  4034f2:	f8cc 400c 	str.w	r4, [ip, #12]
  4034f6:	e68f      	b.n	403218 <_malloc_r+0xc8>
  4034f8:	19a1      	adds	r1, r4, r6
  4034fa:	f046 0c01 	orr.w	ip, r6, #1
  4034fe:	f042 0601 	orr.w	r6, r2, #1
  403502:	f8c4 c004 	str.w	ip, [r4, #4]
  403506:	4628      	mov	r0, r5
  403508:	6179      	str	r1, [r7, #20]
  40350a:	6139      	str	r1, [r7, #16]
  40350c:	f8c1 e00c 	str.w	lr, [r1, #12]
  403510:	f8c1 e008 	str.w	lr, [r1, #8]
  403514:	604e      	str	r6, [r1, #4]
  403516:	50e2      	str	r2, [r4, r3]
  403518:	f000 fa36 	bl	403988 <__malloc_unlock>
  40351c:	3408      	adds	r4, #8
  40351e:	e6dd      	b.n	4032dc <_malloc_r+0x18c>
  403520:	687b      	ldr	r3, [r7, #4]
  403522:	e679      	b.n	403218 <_malloc_r+0xc8>
  403524:	f108 0801 	add.w	r8, r8, #1
  403528:	f018 0f03 	tst.w	r8, #3
  40352c:	f10c 0c08 	add.w	ip, ip, #8
  403530:	f47f ae85 	bne.w	40323e <_malloc_r+0xee>
  403534:	e02d      	b.n	403592 <_malloc_r+0x442>
  403536:	68dc      	ldr	r4, [r3, #12]
  403538:	42a3      	cmp	r3, r4
  40353a:	bf08      	it	eq
  40353c:	3002      	addeq	r0, #2
  40353e:	f43f ae3e 	beq.w	4031be <_malloc_r+0x6e>
  403542:	e6bb      	b.n	4032bc <_malloc_r+0x16c>
  403544:	4419      	add	r1, r3
  403546:	461c      	mov	r4, r3
  403548:	684a      	ldr	r2, [r1, #4]
  40354a:	68db      	ldr	r3, [r3, #12]
  40354c:	f854 6f08 	ldr.w	r6, [r4, #8]!
  403550:	f042 0201 	orr.w	r2, r2, #1
  403554:	604a      	str	r2, [r1, #4]
  403556:	4628      	mov	r0, r5
  403558:	60f3      	str	r3, [r6, #12]
  40355a:	609e      	str	r6, [r3, #8]
  40355c:	f000 fa14 	bl	403988 <__malloc_unlock>
  403560:	e6bc      	b.n	4032dc <_malloc_r+0x18c>
  403562:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  403566:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  40356a:	00c3      	lsls	r3, r0, #3
  40356c:	e612      	b.n	403194 <_malloc_r+0x44>
  40356e:	099a      	lsrs	r2, r3, #6
  403570:	f102 0139 	add.w	r1, r2, #57	; 0x39
  403574:	00c9      	lsls	r1, r1, #3
  403576:	3238      	adds	r2, #56	; 0x38
  403578:	e7a4      	b.n	4034c4 <_malloc_r+0x374>
  40357a:	42bc      	cmp	r4, r7
  40357c:	d054      	beq.n	403628 <_malloc_r+0x4d8>
  40357e:	68bc      	ldr	r4, [r7, #8]
  403580:	6862      	ldr	r2, [r4, #4]
  403582:	f022 0203 	bic.w	r2, r2, #3
  403586:	e75d      	b.n	403444 <_malloc_r+0x2f4>
  403588:	f859 3908 	ldr.w	r3, [r9], #-8
  40358c:	4599      	cmp	r9, r3
  40358e:	f040 8086 	bne.w	40369e <_malloc_r+0x54e>
  403592:	f010 0f03 	tst.w	r0, #3
  403596:	f100 30ff 	add.w	r0, r0, #4294967295
  40359a:	d1f5      	bne.n	403588 <_malloc_r+0x438>
  40359c:	687b      	ldr	r3, [r7, #4]
  40359e:	ea23 0304 	bic.w	r3, r3, r4
  4035a2:	607b      	str	r3, [r7, #4]
  4035a4:	0064      	lsls	r4, r4, #1
  4035a6:	429c      	cmp	r4, r3
  4035a8:	f63f aec7 	bhi.w	40333a <_malloc_r+0x1ea>
  4035ac:	2c00      	cmp	r4, #0
  4035ae:	f43f aec4 	beq.w	40333a <_malloc_r+0x1ea>
  4035b2:	421c      	tst	r4, r3
  4035b4:	4640      	mov	r0, r8
  4035b6:	f47f ae3e 	bne.w	403236 <_malloc_r+0xe6>
  4035ba:	0064      	lsls	r4, r4, #1
  4035bc:	421c      	tst	r4, r3
  4035be:	f100 0004 	add.w	r0, r0, #4
  4035c2:	d0fa      	beq.n	4035ba <_malloc_r+0x46a>
  4035c4:	e637      	b.n	403236 <_malloc_r+0xe6>
  4035c6:	468c      	mov	ip, r1
  4035c8:	e78c      	b.n	4034e4 <_malloc_r+0x394>
  4035ca:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  4035ce:	d815      	bhi.n	4035fc <_malloc_r+0x4ac>
  4035d0:	0bf3      	lsrs	r3, r6, #15
  4035d2:	f103 0078 	add.w	r0, r3, #120	; 0x78
  4035d6:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  4035da:	00c3      	lsls	r3, r0, #3
  4035dc:	e5da      	b.n	403194 <_malloc_r+0x44>
  4035de:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  4035e2:	e6ed      	b.n	4033c0 <_malloc_r+0x270>
  4035e4:	687b      	ldr	r3, [r7, #4]
  4035e6:	1092      	asrs	r2, r2, #2
  4035e8:	2101      	movs	r1, #1
  4035ea:	fa01 f202 	lsl.w	r2, r1, r2
  4035ee:	4313      	orrs	r3, r2
  4035f0:	607b      	str	r3, [r7, #4]
  4035f2:	4662      	mov	r2, ip
  4035f4:	e779      	b.n	4034ea <_malloc_r+0x39a>
  4035f6:	2301      	movs	r3, #1
  4035f8:	6053      	str	r3, [r2, #4]
  4035fa:	e729      	b.n	403450 <_malloc_r+0x300>
  4035fc:	f240 5254 	movw	r2, #1364	; 0x554
  403600:	4293      	cmp	r3, r2
  403602:	d822      	bhi.n	40364a <_malloc_r+0x4fa>
  403604:	0cb3      	lsrs	r3, r6, #18
  403606:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  40360a:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  40360e:	00c3      	lsls	r3, r0, #3
  403610:	e5c0      	b.n	403194 <_malloc_r+0x44>
  403612:	f103 0b10 	add.w	fp, r3, #16
  403616:	e6ae      	b.n	403376 <_malloc_r+0x226>
  403618:	2a54      	cmp	r2, #84	; 0x54
  40361a:	d829      	bhi.n	403670 <_malloc_r+0x520>
  40361c:	0b1a      	lsrs	r2, r3, #12
  40361e:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  403622:	00c9      	lsls	r1, r1, #3
  403624:	326e      	adds	r2, #110	; 0x6e
  403626:	e74d      	b.n	4034c4 <_malloc_r+0x374>
  403628:	4b20      	ldr	r3, [pc, #128]	; (4036ac <_malloc_r+0x55c>)
  40362a:	6819      	ldr	r1, [r3, #0]
  40362c:	4459      	add	r1, fp
  40362e:	6019      	str	r1, [r3, #0]
  403630:	e6b2      	b.n	403398 <_malloc_r+0x248>
  403632:	f3ca 000b 	ubfx	r0, sl, #0, #12
  403636:	2800      	cmp	r0, #0
  403638:	f47f aeae 	bne.w	403398 <_malloc_r+0x248>
  40363c:	eb08 030b 	add.w	r3, r8, fp
  403640:	68ba      	ldr	r2, [r7, #8]
  403642:	f043 0301 	orr.w	r3, r3, #1
  403646:	6053      	str	r3, [r2, #4]
  403648:	e6ee      	b.n	403428 <_malloc_r+0x2d8>
  40364a:	207f      	movs	r0, #127	; 0x7f
  40364c:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  403650:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  403654:	e59e      	b.n	403194 <_malloc_r+0x44>
  403656:	f104 0108 	add.w	r1, r4, #8
  40365a:	4628      	mov	r0, r5
  40365c:	9300      	str	r3, [sp, #0]
  40365e:	f7ff fa59 	bl	402b14 <_free_r>
  403662:	9b00      	ldr	r3, [sp, #0]
  403664:	6819      	ldr	r1, [r3, #0]
  403666:	e6df      	b.n	403428 <_malloc_r+0x2d8>
  403668:	2001      	movs	r0, #1
  40366a:	f04f 0900 	mov.w	r9, #0
  40366e:	e6bc      	b.n	4033ea <_malloc_r+0x29a>
  403670:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  403674:	d805      	bhi.n	403682 <_malloc_r+0x532>
  403676:	0bda      	lsrs	r2, r3, #15
  403678:	f102 0178 	add.w	r1, r2, #120	; 0x78
  40367c:	00c9      	lsls	r1, r1, #3
  40367e:	3277      	adds	r2, #119	; 0x77
  403680:	e720      	b.n	4034c4 <_malloc_r+0x374>
  403682:	f240 5154 	movw	r1, #1364	; 0x554
  403686:	428a      	cmp	r2, r1
  403688:	d805      	bhi.n	403696 <_malloc_r+0x546>
  40368a:	0c9a      	lsrs	r2, r3, #18
  40368c:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  403690:	00c9      	lsls	r1, r1, #3
  403692:	327c      	adds	r2, #124	; 0x7c
  403694:	e716      	b.n	4034c4 <_malloc_r+0x374>
  403696:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  40369a:	227e      	movs	r2, #126	; 0x7e
  40369c:	e712      	b.n	4034c4 <_malloc_r+0x374>
  40369e:	687b      	ldr	r3, [r7, #4]
  4036a0:	e780      	b.n	4035a4 <_malloc_r+0x454>
  4036a2:	08f0      	lsrs	r0, r6, #3
  4036a4:	f106 0308 	add.w	r3, r6, #8
  4036a8:	e600      	b.n	4032ac <_malloc_r+0x15c>
  4036aa:	bf00      	nop
  4036ac:	20400a68 	.word	0x20400a68

004036b0 <__ascii_mbtowc>:
  4036b0:	b082      	sub	sp, #8
  4036b2:	b149      	cbz	r1, 4036c8 <__ascii_mbtowc+0x18>
  4036b4:	b15a      	cbz	r2, 4036ce <__ascii_mbtowc+0x1e>
  4036b6:	b16b      	cbz	r3, 4036d4 <__ascii_mbtowc+0x24>
  4036b8:	7813      	ldrb	r3, [r2, #0]
  4036ba:	600b      	str	r3, [r1, #0]
  4036bc:	7812      	ldrb	r2, [r2, #0]
  4036be:	1c10      	adds	r0, r2, #0
  4036c0:	bf18      	it	ne
  4036c2:	2001      	movne	r0, #1
  4036c4:	b002      	add	sp, #8
  4036c6:	4770      	bx	lr
  4036c8:	a901      	add	r1, sp, #4
  4036ca:	2a00      	cmp	r2, #0
  4036cc:	d1f3      	bne.n	4036b6 <__ascii_mbtowc+0x6>
  4036ce:	4610      	mov	r0, r2
  4036d0:	b002      	add	sp, #8
  4036d2:	4770      	bx	lr
  4036d4:	f06f 0001 	mvn.w	r0, #1
  4036d8:	e7f4      	b.n	4036c4 <__ascii_mbtowc+0x14>
  4036da:	bf00      	nop
  4036dc:	0000      	movs	r0, r0
	...

004036e0 <memchr>:
  4036e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  4036e4:	2a10      	cmp	r2, #16
  4036e6:	db2b      	blt.n	403740 <memchr+0x60>
  4036e8:	f010 0f07 	tst.w	r0, #7
  4036ec:	d008      	beq.n	403700 <memchr+0x20>
  4036ee:	f810 3b01 	ldrb.w	r3, [r0], #1
  4036f2:	3a01      	subs	r2, #1
  4036f4:	428b      	cmp	r3, r1
  4036f6:	d02d      	beq.n	403754 <memchr+0x74>
  4036f8:	f010 0f07 	tst.w	r0, #7
  4036fc:	b342      	cbz	r2, 403750 <memchr+0x70>
  4036fe:	d1f6      	bne.n	4036ee <memchr+0xe>
  403700:	b4f0      	push	{r4, r5, r6, r7}
  403702:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  403706:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  40370a:	f022 0407 	bic.w	r4, r2, #7
  40370e:	f07f 0700 	mvns.w	r7, #0
  403712:	2300      	movs	r3, #0
  403714:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  403718:	3c08      	subs	r4, #8
  40371a:	ea85 0501 	eor.w	r5, r5, r1
  40371e:	ea86 0601 	eor.w	r6, r6, r1
  403722:	fa85 f547 	uadd8	r5, r5, r7
  403726:	faa3 f587 	sel	r5, r3, r7
  40372a:	fa86 f647 	uadd8	r6, r6, r7
  40372e:	faa5 f687 	sel	r6, r5, r7
  403732:	b98e      	cbnz	r6, 403758 <memchr+0x78>
  403734:	d1ee      	bne.n	403714 <memchr+0x34>
  403736:	bcf0      	pop	{r4, r5, r6, r7}
  403738:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  40373c:	f002 0207 	and.w	r2, r2, #7
  403740:	b132      	cbz	r2, 403750 <memchr+0x70>
  403742:	f810 3b01 	ldrb.w	r3, [r0], #1
  403746:	3a01      	subs	r2, #1
  403748:	ea83 0301 	eor.w	r3, r3, r1
  40374c:	b113      	cbz	r3, 403754 <memchr+0x74>
  40374e:	d1f8      	bne.n	403742 <memchr+0x62>
  403750:	2000      	movs	r0, #0
  403752:	4770      	bx	lr
  403754:	3801      	subs	r0, #1
  403756:	4770      	bx	lr
  403758:	2d00      	cmp	r5, #0
  40375a:	bf06      	itte	eq
  40375c:	4635      	moveq	r5, r6
  40375e:	3803      	subeq	r0, #3
  403760:	3807      	subne	r0, #7
  403762:	f015 0f01 	tst.w	r5, #1
  403766:	d107      	bne.n	403778 <memchr+0x98>
  403768:	3001      	adds	r0, #1
  40376a:	f415 7f80 	tst.w	r5, #256	; 0x100
  40376e:	bf02      	ittt	eq
  403770:	3001      	addeq	r0, #1
  403772:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  403776:	3001      	addeq	r0, #1
  403778:	bcf0      	pop	{r4, r5, r6, r7}
  40377a:	3801      	subs	r0, #1
  40377c:	4770      	bx	lr
  40377e:	bf00      	nop

00403780 <memcpy>:
  403780:	4684      	mov	ip, r0
  403782:	ea41 0300 	orr.w	r3, r1, r0
  403786:	f013 0303 	ands.w	r3, r3, #3
  40378a:	d16d      	bne.n	403868 <memcpy+0xe8>
  40378c:	3a40      	subs	r2, #64	; 0x40
  40378e:	d341      	bcc.n	403814 <memcpy+0x94>
  403790:	f851 3b04 	ldr.w	r3, [r1], #4
  403794:	f840 3b04 	str.w	r3, [r0], #4
  403798:	f851 3b04 	ldr.w	r3, [r1], #4
  40379c:	f840 3b04 	str.w	r3, [r0], #4
  4037a0:	f851 3b04 	ldr.w	r3, [r1], #4
  4037a4:	f840 3b04 	str.w	r3, [r0], #4
  4037a8:	f851 3b04 	ldr.w	r3, [r1], #4
  4037ac:	f840 3b04 	str.w	r3, [r0], #4
  4037b0:	f851 3b04 	ldr.w	r3, [r1], #4
  4037b4:	f840 3b04 	str.w	r3, [r0], #4
  4037b8:	f851 3b04 	ldr.w	r3, [r1], #4
  4037bc:	f840 3b04 	str.w	r3, [r0], #4
  4037c0:	f851 3b04 	ldr.w	r3, [r1], #4
  4037c4:	f840 3b04 	str.w	r3, [r0], #4
  4037c8:	f851 3b04 	ldr.w	r3, [r1], #4
  4037cc:	f840 3b04 	str.w	r3, [r0], #4
  4037d0:	f851 3b04 	ldr.w	r3, [r1], #4
  4037d4:	f840 3b04 	str.w	r3, [r0], #4
  4037d8:	f851 3b04 	ldr.w	r3, [r1], #4
  4037dc:	f840 3b04 	str.w	r3, [r0], #4
  4037e0:	f851 3b04 	ldr.w	r3, [r1], #4
  4037e4:	f840 3b04 	str.w	r3, [r0], #4
  4037e8:	f851 3b04 	ldr.w	r3, [r1], #4
  4037ec:	f840 3b04 	str.w	r3, [r0], #4
  4037f0:	f851 3b04 	ldr.w	r3, [r1], #4
  4037f4:	f840 3b04 	str.w	r3, [r0], #4
  4037f8:	f851 3b04 	ldr.w	r3, [r1], #4
  4037fc:	f840 3b04 	str.w	r3, [r0], #4
  403800:	f851 3b04 	ldr.w	r3, [r1], #4
  403804:	f840 3b04 	str.w	r3, [r0], #4
  403808:	f851 3b04 	ldr.w	r3, [r1], #4
  40380c:	f840 3b04 	str.w	r3, [r0], #4
  403810:	3a40      	subs	r2, #64	; 0x40
  403812:	d2bd      	bcs.n	403790 <memcpy+0x10>
  403814:	3230      	adds	r2, #48	; 0x30
  403816:	d311      	bcc.n	40383c <memcpy+0xbc>
  403818:	f851 3b04 	ldr.w	r3, [r1], #4
  40381c:	f840 3b04 	str.w	r3, [r0], #4
  403820:	f851 3b04 	ldr.w	r3, [r1], #4
  403824:	f840 3b04 	str.w	r3, [r0], #4
  403828:	f851 3b04 	ldr.w	r3, [r1], #4
  40382c:	f840 3b04 	str.w	r3, [r0], #4
  403830:	f851 3b04 	ldr.w	r3, [r1], #4
  403834:	f840 3b04 	str.w	r3, [r0], #4
  403838:	3a10      	subs	r2, #16
  40383a:	d2ed      	bcs.n	403818 <memcpy+0x98>
  40383c:	320c      	adds	r2, #12
  40383e:	d305      	bcc.n	40384c <memcpy+0xcc>
  403840:	f851 3b04 	ldr.w	r3, [r1], #4
  403844:	f840 3b04 	str.w	r3, [r0], #4
  403848:	3a04      	subs	r2, #4
  40384a:	d2f9      	bcs.n	403840 <memcpy+0xc0>
  40384c:	3204      	adds	r2, #4
  40384e:	d008      	beq.n	403862 <memcpy+0xe2>
  403850:	07d2      	lsls	r2, r2, #31
  403852:	bf1c      	itt	ne
  403854:	f811 3b01 	ldrbne.w	r3, [r1], #1
  403858:	f800 3b01 	strbne.w	r3, [r0], #1
  40385c:	d301      	bcc.n	403862 <memcpy+0xe2>
  40385e:	880b      	ldrh	r3, [r1, #0]
  403860:	8003      	strh	r3, [r0, #0]
  403862:	4660      	mov	r0, ip
  403864:	4770      	bx	lr
  403866:	bf00      	nop
  403868:	2a08      	cmp	r2, #8
  40386a:	d313      	bcc.n	403894 <memcpy+0x114>
  40386c:	078b      	lsls	r3, r1, #30
  40386e:	d08d      	beq.n	40378c <memcpy+0xc>
  403870:	f010 0303 	ands.w	r3, r0, #3
  403874:	d08a      	beq.n	40378c <memcpy+0xc>
  403876:	f1c3 0304 	rsb	r3, r3, #4
  40387a:	1ad2      	subs	r2, r2, r3
  40387c:	07db      	lsls	r3, r3, #31
  40387e:	bf1c      	itt	ne
  403880:	f811 3b01 	ldrbne.w	r3, [r1], #1
  403884:	f800 3b01 	strbne.w	r3, [r0], #1
  403888:	d380      	bcc.n	40378c <memcpy+0xc>
  40388a:	f831 3b02 	ldrh.w	r3, [r1], #2
  40388e:	f820 3b02 	strh.w	r3, [r0], #2
  403892:	e77b      	b.n	40378c <memcpy+0xc>
  403894:	3a04      	subs	r2, #4
  403896:	d3d9      	bcc.n	40384c <memcpy+0xcc>
  403898:	3a01      	subs	r2, #1
  40389a:	f811 3b01 	ldrb.w	r3, [r1], #1
  40389e:	f800 3b01 	strb.w	r3, [r0], #1
  4038a2:	d2f9      	bcs.n	403898 <memcpy+0x118>
  4038a4:	780b      	ldrb	r3, [r1, #0]
  4038a6:	7003      	strb	r3, [r0, #0]
  4038a8:	784b      	ldrb	r3, [r1, #1]
  4038aa:	7043      	strb	r3, [r0, #1]
  4038ac:	788b      	ldrb	r3, [r1, #2]
  4038ae:	7083      	strb	r3, [r0, #2]
  4038b0:	4660      	mov	r0, ip
  4038b2:	4770      	bx	lr

004038b4 <memmove>:
  4038b4:	4288      	cmp	r0, r1
  4038b6:	b5f0      	push	{r4, r5, r6, r7, lr}
  4038b8:	d90d      	bls.n	4038d6 <memmove+0x22>
  4038ba:	188b      	adds	r3, r1, r2
  4038bc:	4298      	cmp	r0, r3
  4038be:	d20a      	bcs.n	4038d6 <memmove+0x22>
  4038c0:	1884      	adds	r4, r0, r2
  4038c2:	2a00      	cmp	r2, #0
  4038c4:	d051      	beq.n	40396a <memmove+0xb6>
  4038c6:	4622      	mov	r2, r4
  4038c8:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  4038cc:	f802 4d01 	strb.w	r4, [r2, #-1]!
  4038d0:	4299      	cmp	r1, r3
  4038d2:	d1f9      	bne.n	4038c8 <memmove+0x14>
  4038d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4038d6:	2a0f      	cmp	r2, #15
  4038d8:	d948      	bls.n	40396c <memmove+0xb8>
  4038da:	ea41 0300 	orr.w	r3, r1, r0
  4038de:	079b      	lsls	r3, r3, #30
  4038e0:	d146      	bne.n	403970 <memmove+0xbc>
  4038e2:	f100 0410 	add.w	r4, r0, #16
  4038e6:	f101 0310 	add.w	r3, r1, #16
  4038ea:	4615      	mov	r5, r2
  4038ec:	f853 6c10 	ldr.w	r6, [r3, #-16]
  4038f0:	f844 6c10 	str.w	r6, [r4, #-16]
  4038f4:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  4038f8:	f844 6c0c 	str.w	r6, [r4, #-12]
  4038fc:	f853 6c08 	ldr.w	r6, [r3, #-8]
  403900:	f844 6c08 	str.w	r6, [r4, #-8]
  403904:	3d10      	subs	r5, #16
  403906:	f853 6c04 	ldr.w	r6, [r3, #-4]
  40390a:	f844 6c04 	str.w	r6, [r4, #-4]
  40390e:	2d0f      	cmp	r5, #15
  403910:	f103 0310 	add.w	r3, r3, #16
  403914:	f104 0410 	add.w	r4, r4, #16
  403918:	d8e8      	bhi.n	4038ec <memmove+0x38>
  40391a:	f1a2 0310 	sub.w	r3, r2, #16
  40391e:	f023 030f 	bic.w	r3, r3, #15
  403922:	f002 0e0f 	and.w	lr, r2, #15
  403926:	3310      	adds	r3, #16
  403928:	f1be 0f03 	cmp.w	lr, #3
  40392c:	4419      	add	r1, r3
  40392e:	4403      	add	r3, r0
  403930:	d921      	bls.n	403976 <memmove+0xc2>
  403932:	1f1e      	subs	r6, r3, #4
  403934:	460d      	mov	r5, r1
  403936:	4674      	mov	r4, lr
  403938:	3c04      	subs	r4, #4
  40393a:	f855 7b04 	ldr.w	r7, [r5], #4
  40393e:	f846 7f04 	str.w	r7, [r6, #4]!
  403942:	2c03      	cmp	r4, #3
  403944:	d8f8      	bhi.n	403938 <memmove+0x84>
  403946:	f1ae 0404 	sub.w	r4, lr, #4
  40394a:	f024 0403 	bic.w	r4, r4, #3
  40394e:	3404      	adds	r4, #4
  403950:	4421      	add	r1, r4
  403952:	4423      	add	r3, r4
  403954:	f002 0203 	and.w	r2, r2, #3
  403958:	b162      	cbz	r2, 403974 <memmove+0xc0>
  40395a:	3b01      	subs	r3, #1
  40395c:	440a      	add	r2, r1
  40395e:	f811 4b01 	ldrb.w	r4, [r1], #1
  403962:	f803 4f01 	strb.w	r4, [r3, #1]!
  403966:	428a      	cmp	r2, r1
  403968:	d1f9      	bne.n	40395e <memmove+0xaa>
  40396a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40396c:	4603      	mov	r3, r0
  40396e:	e7f3      	b.n	403958 <memmove+0xa4>
  403970:	4603      	mov	r3, r0
  403972:	e7f2      	b.n	40395a <memmove+0xa6>
  403974:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403976:	4672      	mov	r2, lr
  403978:	e7ee      	b.n	403958 <memmove+0xa4>
  40397a:	bf00      	nop

0040397c <__malloc_lock>:
  40397c:	4801      	ldr	r0, [pc, #4]	; (403984 <__malloc_lock+0x8>)
  40397e:	f7ff bb63 	b.w	403048 <__retarget_lock_acquire_recursive>
  403982:	bf00      	nop
  403984:	20400bc0 	.word	0x20400bc0

00403988 <__malloc_unlock>:
  403988:	4801      	ldr	r0, [pc, #4]	; (403990 <__malloc_unlock+0x8>)
  40398a:	f7ff bb5f 	b.w	40304c <__retarget_lock_release_recursive>
  40398e:	bf00      	nop
  403990:	20400bc0 	.word	0x20400bc0

00403994 <_realloc_r>:
  403994:	2900      	cmp	r1, #0
  403996:	f000 8095 	beq.w	403ac4 <_realloc_r+0x130>
  40399a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40399e:	460d      	mov	r5, r1
  4039a0:	4616      	mov	r6, r2
  4039a2:	b083      	sub	sp, #12
  4039a4:	4680      	mov	r8, r0
  4039a6:	f106 070b 	add.w	r7, r6, #11
  4039aa:	f7ff ffe7 	bl	40397c <__malloc_lock>
  4039ae:	f855 ec04 	ldr.w	lr, [r5, #-4]
  4039b2:	2f16      	cmp	r7, #22
  4039b4:	f02e 0403 	bic.w	r4, lr, #3
  4039b8:	f1a5 0908 	sub.w	r9, r5, #8
  4039bc:	d83c      	bhi.n	403a38 <_realloc_r+0xa4>
  4039be:	2210      	movs	r2, #16
  4039c0:	4617      	mov	r7, r2
  4039c2:	42be      	cmp	r6, r7
  4039c4:	d83d      	bhi.n	403a42 <_realloc_r+0xae>
  4039c6:	4294      	cmp	r4, r2
  4039c8:	da43      	bge.n	403a52 <_realloc_r+0xbe>
  4039ca:	4bc4      	ldr	r3, [pc, #784]	; (403cdc <_realloc_r+0x348>)
  4039cc:	6899      	ldr	r1, [r3, #8]
  4039ce:	eb09 0004 	add.w	r0, r9, r4
  4039d2:	4288      	cmp	r0, r1
  4039d4:	f000 80b4 	beq.w	403b40 <_realloc_r+0x1ac>
  4039d8:	6843      	ldr	r3, [r0, #4]
  4039da:	f023 0101 	bic.w	r1, r3, #1
  4039de:	4401      	add	r1, r0
  4039e0:	6849      	ldr	r1, [r1, #4]
  4039e2:	07c9      	lsls	r1, r1, #31
  4039e4:	d54c      	bpl.n	403a80 <_realloc_r+0xec>
  4039e6:	f01e 0f01 	tst.w	lr, #1
  4039ea:	f000 809b 	beq.w	403b24 <_realloc_r+0x190>
  4039ee:	4631      	mov	r1, r6
  4039f0:	4640      	mov	r0, r8
  4039f2:	f7ff fbad 	bl	403150 <_malloc_r>
  4039f6:	4606      	mov	r6, r0
  4039f8:	2800      	cmp	r0, #0
  4039fa:	d03a      	beq.n	403a72 <_realloc_r+0xde>
  4039fc:	f855 3c04 	ldr.w	r3, [r5, #-4]
  403a00:	f023 0301 	bic.w	r3, r3, #1
  403a04:	444b      	add	r3, r9
  403a06:	f1a0 0208 	sub.w	r2, r0, #8
  403a0a:	429a      	cmp	r2, r3
  403a0c:	f000 8121 	beq.w	403c52 <_realloc_r+0x2be>
  403a10:	1f22      	subs	r2, r4, #4
  403a12:	2a24      	cmp	r2, #36	; 0x24
  403a14:	f200 8107 	bhi.w	403c26 <_realloc_r+0x292>
  403a18:	2a13      	cmp	r2, #19
  403a1a:	f200 80db 	bhi.w	403bd4 <_realloc_r+0x240>
  403a1e:	4603      	mov	r3, r0
  403a20:	462a      	mov	r2, r5
  403a22:	6811      	ldr	r1, [r2, #0]
  403a24:	6019      	str	r1, [r3, #0]
  403a26:	6851      	ldr	r1, [r2, #4]
  403a28:	6059      	str	r1, [r3, #4]
  403a2a:	6892      	ldr	r2, [r2, #8]
  403a2c:	609a      	str	r2, [r3, #8]
  403a2e:	4629      	mov	r1, r5
  403a30:	4640      	mov	r0, r8
  403a32:	f7ff f86f 	bl	402b14 <_free_r>
  403a36:	e01c      	b.n	403a72 <_realloc_r+0xde>
  403a38:	f027 0707 	bic.w	r7, r7, #7
  403a3c:	2f00      	cmp	r7, #0
  403a3e:	463a      	mov	r2, r7
  403a40:	dabf      	bge.n	4039c2 <_realloc_r+0x2e>
  403a42:	2600      	movs	r6, #0
  403a44:	230c      	movs	r3, #12
  403a46:	4630      	mov	r0, r6
  403a48:	f8c8 3000 	str.w	r3, [r8]
  403a4c:	b003      	add	sp, #12
  403a4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403a52:	462e      	mov	r6, r5
  403a54:	1be3      	subs	r3, r4, r7
  403a56:	2b0f      	cmp	r3, #15
  403a58:	d81e      	bhi.n	403a98 <_realloc_r+0x104>
  403a5a:	f8d9 3004 	ldr.w	r3, [r9, #4]
  403a5e:	f003 0301 	and.w	r3, r3, #1
  403a62:	4323      	orrs	r3, r4
  403a64:	444c      	add	r4, r9
  403a66:	f8c9 3004 	str.w	r3, [r9, #4]
  403a6a:	6863      	ldr	r3, [r4, #4]
  403a6c:	f043 0301 	orr.w	r3, r3, #1
  403a70:	6063      	str	r3, [r4, #4]
  403a72:	4640      	mov	r0, r8
  403a74:	f7ff ff88 	bl	403988 <__malloc_unlock>
  403a78:	4630      	mov	r0, r6
  403a7a:	b003      	add	sp, #12
  403a7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403a80:	f023 0303 	bic.w	r3, r3, #3
  403a84:	18e1      	adds	r1, r4, r3
  403a86:	4291      	cmp	r1, r2
  403a88:	db1f      	blt.n	403aca <_realloc_r+0x136>
  403a8a:	68c3      	ldr	r3, [r0, #12]
  403a8c:	6882      	ldr	r2, [r0, #8]
  403a8e:	462e      	mov	r6, r5
  403a90:	60d3      	str	r3, [r2, #12]
  403a92:	460c      	mov	r4, r1
  403a94:	609a      	str	r2, [r3, #8]
  403a96:	e7dd      	b.n	403a54 <_realloc_r+0xc0>
  403a98:	f8d9 2004 	ldr.w	r2, [r9, #4]
  403a9c:	eb09 0107 	add.w	r1, r9, r7
  403aa0:	f002 0201 	and.w	r2, r2, #1
  403aa4:	444c      	add	r4, r9
  403aa6:	f043 0301 	orr.w	r3, r3, #1
  403aaa:	4317      	orrs	r7, r2
  403aac:	f8c9 7004 	str.w	r7, [r9, #4]
  403ab0:	604b      	str	r3, [r1, #4]
  403ab2:	6863      	ldr	r3, [r4, #4]
  403ab4:	f043 0301 	orr.w	r3, r3, #1
  403ab8:	3108      	adds	r1, #8
  403aba:	6063      	str	r3, [r4, #4]
  403abc:	4640      	mov	r0, r8
  403abe:	f7ff f829 	bl	402b14 <_free_r>
  403ac2:	e7d6      	b.n	403a72 <_realloc_r+0xde>
  403ac4:	4611      	mov	r1, r2
  403ac6:	f7ff bb43 	b.w	403150 <_malloc_r>
  403aca:	f01e 0f01 	tst.w	lr, #1
  403ace:	d18e      	bne.n	4039ee <_realloc_r+0x5a>
  403ad0:	f855 1c08 	ldr.w	r1, [r5, #-8]
  403ad4:	eba9 0a01 	sub.w	sl, r9, r1
  403ad8:	f8da 1004 	ldr.w	r1, [sl, #4]
  403adc:	f021 0103 	bic.w	r1, r1, #3
  403ae0:	440b      	add	r3, r1
  403ae2:	4423      	add	r3, r4
  403ae4:	4293      	cmp	r3, r2
  403ae6:	db25      	blt.n	403b34 <_realloc_r+0x1a0>
  403ae8:	68c2      	ldr	r2, [r0, #12]
  403aea:	6881      	ldr	r1, [r0, #8]
  403aec:	4656      	mov	r6, sl
  403aee:	60ca      	str	r2, [r1, #12]
  403af0:	6091      	str	r1, [r2, #8]
  403af2:	f8da 100c 	ldr.w	r1, [sl, #12]
  403af6:	f856 0f08 	ldr.w	r0, [r6, #8]!
  403afa:	1f22      	subs	r2, r4, #4
  403afc:	2a24      	cmp	r2, #36	; 0x24
  403afe:	60c1      	str	r1, [r0, #12]
  403b00:	6088      	str	r0, [r1, #8]
  403b02:	f200 8094 	bhi.w	403c2e <_realloc_r+0x29a>
  403b06:	2a13      	cmp	r2, #19
  403b08:	d96f      	bls.n	403bea <_realloc_r+0x256>
  403b0a:	6829      	ldr	r1, [r5, #0]
  403b0c:	f8ca 1008 	str.w	r1, [sl, #8]
  403b10:	6869      	ldr	r1, [r5, #4]
  403b12:	f8ca 100c 	str.w	r1, [sl, #12]
  403b16:	2a1b      	cmp	r2, #27
  403b18:	f200 80a2 	bhi.w	403c60 <_realloc_r+0x2cc>
  403b1c:	3508      	adds	r5, #8
  403b1e:	f10a 0210 	add.w	r2, sl, #16
  403b22:	e063      	b.n	403bec <_realloc_r+0x258>
  403b24:	f855 3c08 	ldr.w	r3, [r5, #-8]
  403b28:	eba9 0a03 	sub.w	sl, r9, r3
  403b2c:	f8da 1004 	ldr.w	r1, [sl, #4]
  403b30:	f021 0103 	bic.w	r1, r1, #3
  403b34:	1863      	adds	r3, r4, r1
  403b36:	4293      	cmp	r3, r2
  403b38:	f6ff af59 	blt.w	4039ee <_realloc_r+0x5a>
  403b3c:	4656      	mov	r6, sl
  403b3e:	e7d8      	b.n	403af2 <_realloc_r+0x15e>
  403b40:	6841      	ldr	r1, [r0, #4]
  403b42:	f021 0b03 	bic.w	fp, r1, #3
  403b46:	44a3      	add	fp, r4
  403b48:	f107 0010 	add.w	r0, r7, #16
  403b4c:	4583      	cmp	fp, r0
  403b4e:	da56      	bge.n	403bfe <_realloc_r+0x26a>
  403b50:	f01e 0f01 	tst.w	lr, #1
  403b54:	f47f af4b 	bne.w	4039ee <_realloc_r+0x5a>
  403b58:	f855 1c08 	ldr.w	r1, [r5, #-8]
  403b5c:	eba9 0a01 	sub.w	sl, r9, r1
  403b60:	f8da 1004 	ldr.w	r1, [sl, #4]
  403b64:	f021 0103 	bic.w	r1, r1, #3
  403b68:	448b      	add	fp, r1
  403b6a:	4558      	cmp	r0, fp
  403b6c:	dce2      	bgt.n	403b34 <_realloc_r+0x1a0>
  403b6e:	4656      	mov	r6, sl
  403b70:	f8da 100c 	ldr.w	r1, [sl, #12]
  403b74:	f856 0f08 	ldr.w	r0, [r6, #8]!
  403b78:	1f22      	subs	r2, r4, #4
  403b7a:	2a24      	cmp	r2, #36	; 0x24
  403b7c:	60c1      	str	r1, [r0, #12]
  403b7e:	6088      	str	r0, [r1, #8]
  403b80:	f200 808f 	bhi.w	403ca2 <_realloc_r+0x30e>
  403b84:	2a13      	cmp	r2, #19
  403b86:	f240 808a 	bls.w	403c9e <_realloc_r+0x30a>
  403b8a:	6829      	ldr	r1, [r5, #0]
  403b8c:	f8ca 1008 	str.w	r1, [sl, #8]
  403b90:	6869      	ldr	r1, [r5, #4]
  403b92:	f8ca 100c 	str.w	r1, [sl, #12]
  403b96:	2a1b      	cmp	r2, #27
  403b98:	f200 808a 	bhi.w	403cb0 <_realloc_r+0x31c>
  403b9c:	3508      	adds	r5, #8
  403b9e:	f10a 0210 	add.w	r2, sl, #16
  403ba2:	6829      	ldr	r1, [r5, #0]
  403ba4:	6011      	str	r1, [r2, #0]
  403ba6:	6869      	ldr	r1, [r5, #4]
  403ba8:	6051      	str	r1, [r2, #4]
  403baa:	68a9      	ldr	r1, [r5, #8]
  403bac:	6091      	str	r1, [r2, #8]
  403bae:	eb0a 0107 	add.w	r1, sl, r7
  403bb2:	ebab 0207 	sub.w	r2, fp, r7
  403bb6:	f042 0201 	orr.w	r2, r2, #1
  403bba:	6099      	str	r1, [r3, #8]
  403bbc:	604a      	str	r2, [r1, #4]
  403bbe:	f8da 3004 	ldr.w	r3, [sl, #4]
  403bc2:	f003 0301 	and.w	r3, r3, #1
  403bc6:	431f      	orrs	r7, r3
  403bc8:	4640      	mov	r0, r8
  403bca:	f8ca 7004 	str.w	r7, [sl, #4]
  403bce:	f7ff fedb 	bl	403988 <__malloc_unlock>
  403bd2:	e751      	b.n	403a78 <_realloc_r+0xe4>
  403bd4:	682b      	ldr	r3, [r5, #0]
  403bd6:	6003      	str	r3, [r0, #0]
  403bd8:	686b      	ldr	r3, [r5, #4]
  403bda:	6043      	str	r3, [r0, #4]
  403bdc:	2a1b      	cmp	r2, #27
  403bde:	d82d      	bhi.n	403c3c <_realloc_r+0x2a8>
  403be0:	f100 0308 	add.w	r3, r0, #8
  403be4:	f105 0208 	add.w	r2, r5, #8
  403be8:	e71b      	b.n	403a22 <_realloc_r+0x8e>
  403bea:	4632      	mov	r2, r6
  403bec:	6829      	ldr	r1, [r5, #0]
  403bee:	6011      	str	r1, [r2, #0]
  403bf0:	6869      	ldr	r1, [r5, #4]
  403bf2:	6051      	str	r1, [r2, #4]
  403bf4:	68a9      	ldr	r1, [r5, #8]
  403bf6:	6091      	str	r1, [r2, #8]
  403bf8:	461c      	mov	r4, r3
  403bfa:	46d1      	mov	r9, sl
  403bfc:	e72a      	b.n	403a54 <_realloc_r+0xc0>
  403bfe:	eb09 0107 	add.w	r1, r9, r7
  403c02:	ebab 0b07 	sub.w	fp, fp, r7
  403c06:	f04b 0201 	orr.w	r2, fp, #1
  403c0a:	6099      	str	r1, [r3, #8]
  403c0c:	604a      	str	r2, [r1, #4]
  403c0e:	f855 3c04 	ldr.w	r3, [r5, #-4]
  403c12:	f003 0301 	and.w	r3, r3, #1
  403c16:	431f      	orrs	r7, r3
  403c18:	4640      	mov	r0, r8
  403c1a:	f845 7c04 	str.w	r7, [r5, #-4]
  403c1e:	f7ff feb3 	bl	403988 <__malloc_unlock>
  403c22:	462e      	mov	r6, r5
  403c24:	e728      	b.n	403a78 <_realloc_r+0xe4>
  403c26:	4629      	mov	r1, r5
  403c28:	f7ff fe44 	bl	4038b4 <memmove>
  403c2c:	e6ff      	b.n	403a2e <_realloc_r+0x9a>
  403c2e:	4629      	mov	r1, r5
  403c30:	4630      	mov	r0, r6
  403c32:	461c      	mov	r4, r3
  403c34:	46d1      	mov	r9, sl
  403c36:	f7ff fe3d 	bl	4038b4 <memmove>
  403c3a:	e70b      	b.n	403a54 <_realloc_r+0xc0>
  403c3c:	68ab      	ldr	r3, [r5, #8]
  403c3e:	6083      	str	r3, [r0, #8]
  403c40:	68eb      	ldr	r3, [r5, #12]
  403c42:	60c3      	str	r3, [r0, #12]
  403c44:	2a24      	cmp	r2, #36	; 0x24
  403c46:	d017      	beq.n	403c78 <_realloc_r+0x2e4>
  403c48:	f100 0310 	add.w	r3, r0, #16
  403c4c:	f105 0210 	add.w	r2, r5, #16
  403c50:	e6e7      	b.n	403a22 <_realloc_r+0x8e>
  403c52:	f850 3c04 	ldr.w	r3, [r0, #-4]
  403c56:	f023 0303 	bic.w	r3, r3, #3
  403c5a:	441c      	add	r4, r3
  403c5c:	462e      	mov	r6, r5
  403c5e:	e6f9      	b.n	403a54 <_realloc_r+0xc0>
  403c60:	68a9      	ldr	r1, [r5, #8]
  403c62:	f8ca 1010 	str.w	r1, [sl, #16]
  403c66:	68e9      	ldr	r1, [r5, #12]
  403c68:	f8ca 1014 	str.w	r1, [sl, #20]
  403c6c:	2a24      	cmp	r2, #36	; 0x24
  403c6e:	d00c      	beq.n	403c8a <_realloc_r+0x2f6>
  403c70:	3510      	adds	r5, #16
  403c72:	f10a 0218 	add.w	r2, sl, #24
  403c76:	e7b9      	b.n	403bec <_realloc_r+0x258>
  403c78:	692b      	ldr	r3, [r5, #16]
  403c7a:	6103      	str	r3, [r0, #16]
  403c7c:	696b      	ldr	r3, [r5, #20]
  403c7e:	6143      	str	r3, [r0, #20]
  403c80:	f105 0218 	add.w	r2, r5, #24
  403c84:	f100 0318 	add.w	r3, r0, #24
  403c88:	e6cb      	b.n	403a22 <_realloc_r+0x8e>
  403c8a:	692a      	ldr	r2, [r5, #16]
  403c8c:	f8ca 2018 	str.w	r2, [sl, #24]
  403c90:	696a      	ldr	r2, [r5, #20]
  403c92:	f8ca 201c 	str.w	r2, [sl, #28]
  403c96:	3518      	adds	r5, #24
  403c98:	f10a 0220 	add.w	r2, sl, #32
  403c9c:	e7a6      	b.n	403bec <_realloc_r+0x258>
  403c9e:	4632      	mov	r2, r6
  403ca0:	e77f      	b.n	403ba2 <_realloc_r+0x20e>
  403ca2:	4629      	mov	r1, r5
  403ca4:	4630      	mov	r0, r6
  403ca6:	9301      	str	r3, [sp, #4]
  403ca8:	f7ff fe04 	bl	4038b4 <memmove>
  403cac:	9b01      	ldr	r3, [sp, #4]
  403cae:	e77e      	b.n	403bae <_realloc_r+0x21a>
  403cb0:	68a9      	ldr	r1, [r5, #8]
  403cb2:	f8ca 1010 	str.w	r1, [sl, #16]
  403cb6:	68e9      	ldr	r1, [r5, #12]
  403cb8:	f8ca 1014 	str.w	r1, [sl, #20]
  403cbc:	2a24      	cmp	r2, #36	; 0x24
  403cbe:	d003      	beq.n	403cc8 <_realloc_r+0x334>
  403cc0:	3510      	adds	r5, #16
  403cc2:	f10a 0218 	add.w	r2, sl, #24
  403cc6:	e76c      	b.n	403ba2 <_realloc_r+0x20e>
  403cc8:	692a      	ldr	r2, [r5, #16]
  403cca:	f8ca 2018 	str.w	r2, [sl, #24]
  403cce:	696a      	ldr	r2, [r5, #20]
  403cd0:	f8ca 201c 	str.w	r2, [sl, #28]
  403cd4:	3518      	adds	r5, #24
  403cd6:	f10a 0220 	add.w	r2, sl, #32
  403cda:	e762      	b.n	403ba2 <_realloc_r+0x20e>
  403cdc:	204005b0 	.word	0x204005b0

00403ce0 <_sbrk_r>:
  403ce0:	b538      	push	{r3, r4, r5, lr}
  403ce2:	4c07      	ldr	r4, [pc, #28]	; (403d00 <_sbrk_r+0x20>)
  403ce4:	2300      	movs	r3, #0
  403ce6:	4605      	mov	r5, r0
  403ce8:	4608      	mov	r0, r1
  403cea:	6023      	str	r3, [r4, #0]
  403cec:	f7fd fb5c 	bl	4013a8 <_sbrk>
  403cf0:	1c43      	adds	r3, r0, #1
  403cf2:	d000      	beq.n	403cf6 <_sbrk_r+0x16>
  403cf4:	bd38      	pop	{r3, r4, r5, pc}
  403cf6:	6823      	ldr	r3, [r4, #0]
  403cf8:	2b00      	cmp	r3, #0
  403cfa:	d0fb      	beq.n	403cf4 <_sbrk_r+0x14>
  403cfc:	602b      	str	r3, [r5, #0]
  403cfe:	bd38      	pop	{r3, r4, r5, pc}
  403d00:	20400bd4 	.word	0x20400bd4

00403d04 <__sread>:
  403d04:	b510      	push	{r4, lr}
  403d06:	460c      	mov	r4, r1
  403d08:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  403d0c:	f000 f9f6 	bl	4040fc <_read_r>
  403d10:	2800      	cmp	r0, #0
  403d12:	db03      	blt.n	403d1c <__sread+0x18>
  403d14:	6d23      	ldr	r3, [r4, #80]	; 0x50
  403d16:	4403      	add	r3, r0
  403d18:	6523      	str	r3, [r4, #80]	; 0x50
  403d1a:	bd10      	pop	{r4, pc}
  403d1c:	89a3      	ldrh	r3, [r4, #12]
  403d1e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  403d22:	81a3      	strh	r3, [r4, #12]
  403d24:	bd10      	pop	{r4, pc}
  403d26:	bf00      	nop

00403d28 <__swrite>:
  403d28:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  403d2c:	4616      	mov	r6, r2
  403d2e:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  403d32:	461f      	mov	r7, r3
  403d34:	05d3      	lsls	r3, r2, #23
  403d36:	460c      	mov	r4, r1
  403d38:	4605      	mov	r5, r0
  403d3a:	d507      	bpl.n	403d4c <__swrite+0x24>
  403d3c:	2200      	movs	r2, #0
  403d3e:	2302      	movs	r3, #2
  403d40:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  403d44:	f000 f9c4 	bl	4040d0 <_lseek_r>
  403d48:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  403d4c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  403d50:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  403d54:	81a2      	strh	r2, [r4, #12]
  403d56:	463b      	mov	r3, r7
  403d58:	4632      	mov	r2, r6
  403d5a:	4628      	mov	r0, r5
  403d5c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  403d60:	f000 b8a4 	b.w	403eac <_write_r>

00403d64 <__sseek>:
  403d64:	b510      	push	{r4, lr}
  403d66:	460c      	mov	r4, r1
  403d68:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  403d6c:	f000 f9b0 	bl	4040d0 <_lseek_r>
  403d70:	89a3      	ldrh	r3, [r4, #12]
  403d72:	1c42      	adds	r2, r0, #1
  403d74:	bf0e      	itee	eq
  403d76:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  403d7a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  403d7e:	6520      	strne	r0, [r4, #80]	; 0x50
  403d80:	81a3      	strh	r3, [r4, #12]
  403d82:	bd10      	pop	{r4, pc}

00403d84 <__sclose>:
  403d84:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  403d88:	f000 b908 	b.w	403f9c <_close_r>

00403d8c <__swbuf_r>:
  403d8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  403d8e:	460d      	mov	r5, r1
  403d90:	4614      	mov	r4, r2
  403d92:	4606      	mov	r6, r0
  403d94:	b110      	cbz	r0, 403d9c <__swbuf_r+0x10>
  403d96:	6b83      	ldr	r3, [r0, #56]	; 0x38
  403d98:	2b00      	cmp	r3, #0
  403d9a:	d04b      	beq.n	403e34 <__swbuf_r+0xa8>
  403d9c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  403da0:	69a3      	ldr	r3, [r4, #24]
  403da2:	60a3      	str	r3, [r4, #8]
  403da4:	b291      	uxth	r1, r2
  403da6:	0708      	lsls	r0, r1, #28
  403da8:	d539      	bpl.n	403e1e <__swbuf_r+0x92>
  403daa:	6923      	ldr	r3, [r4, #16]
  403dac:	2b00      	cmp	r3, #0
  403dae:	d036      	beq.n	403e1e <__swbuf_r+0x92>
  403db0:	b2ed      	uxtb	r5, r5
  403db2:	0489      	lsls	r1, r1, #18
  403db4:	462f      	mov	r7, r5
  403db6:	d515      	bpl.n	403de4 <__swbuf_r+0x58>
  403db8:	6822      	ldr	r2, [r4, #0]
  403dba:	6961      	ldr	r1, [r4, #20]
  403dbc:	1ad3      	subs	r3, r2, r3
  403dbe:	428b      	cmp	r3, r1
  403dc0:	da1c      	bge.n	403dfc <__swbuf_r+0x70>
  403dc2:	3301      	adds	r3, #1
  403dc4:	68a1      	ldr	r1, [r4, #8]
  403dc6:	1c50      	adds	r0, r2, #1
  403dc8:	3901      	subs	r1, #1
  403dca:	60a1      	str	r1, [r4, #8]
  403dcc:	6020      	str	r0, [r4, #0]
  403dce:	7015      	strb	r5, [r2, #0]
  403dd0:	6962      	ldr	r2, [r4, #20]
  403dd2:	429a      	cmp	r2, r3
  403dd4:	d01a      	beq.n	403e0c <__swbuf_r+0x80>
  403dd6:	89a3      	ldrh	r3, [r4, #12]
  403dd8:	07db      	lsls	r3, r3, #31
  403dda:	d501      	bpl.n	403de0 <__swbuf_r+0x54>
  403ddc:	2d0a      	cmp	r5, #10
  403dde:	d015      	beq.n	403e0c <__swbuf_r+0x80>
  403de0:	4638      	mov	r0, r7
  403de2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  403de4:	6e61      	ldr	r1, [r4, #100]	; 0x64
  403de6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  403dea:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  403dee:	81a2      	strh	r2, [r4, #12]
  403df0:	6822      	ldr	r2, [r4, #0]
  403df2:	6661      	str	r1, [r4, #100]	; 0x64
  403df4:	6961      	ldr	r1, [r4, #20]
  403df6:	1ad3      	subs	r3, r2, r3
  403df8:	428b      	cmp	r3, r1
  403dfa:	dbe2      	blt.n	403dc2 <__swbuf_r+0x36>
  403dfc:	4621      	mov	r1, r4
  403dfe:	4630      	mov	r0, r6
  403e00:	f7fe fd0a 	bl	402818 <_fflush_r>
  403e04:	b940      	cbnz	r0, 403e18 <__swbuf_r+0x8c>
  403e06:	6822      	ldr	r2, [r4, #0]
  403e08:	2301      	movs	r3, #1
  403e0a:	e7db      	b.n	403dc4 <__swbuf_r+0x38>
  403e0c:	4621      	mov	r1, r4
  403e0e:	4630      	mov	r0, r6
  403e10:	f7fe fd02 	bl	402818 <_fflush_r>
  403e14:	2800      	cmp	r0, #0
  403e16:	d0e3      	beq.n	403de0 <__swbuf_r+0x54>
  403e18:	f04f 37ff 	mov.w	r7, #4294967295
  403e1c:	e7e0      	b.n	403de0 <__swbuf_r+0x54>
  403e1e:	4621      	mov	r1, r4
  403e20:	4630      	mov	r0, r6
  403e22:	f7fe fbe5 	bl	4025f0 <__swsetup_r>
  403e26:	2800      	cmp	r0, #0
  403e28:	d1f6      	bne.n	403e18 <__swbuf_r+0x8c>
  403e2a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  403e2e:	6923      	ldr	r3, [r4, #16]
  403e30:	b291      	uxth	r1, r2
  403e32:	e7bd      	b.n	403db0 <__swbuf_r+0x24>
  403e34:	f7fe fd48 	bl	4028c8 <__sinit>
  403e38:	e7b0      	b.n	403d9c <__swbuf_r+0x10>
  403e3a:	bf00      	nop

00403e3c <_wcrtomb_r>:
  403e3c:	b5f0      	push	{r4, r5, r6, r7, lr}
  403e3e:	4606      	mov	r6, r0
  403e40:	b085      	sub	sp, #20
  403e42:	461f      	mov	r7, r3
  403e44:	b189      	cbz	r1, 403e6a <_wcrtomb_r+0x2e>
  403e46:	4c10      	ldr	r4, [pc, #64]	; (403e88 <_wcrtomb_r+0x4c>)
  403e48:	4d10      	ldr	r5, [pc, #64]	; (403e8c <_wcrtomb_r+0x50>)
  403e4a:	6824      	ldr	r4, [r4, #0]
  403e4c:	6b64      	ldr	r4, [r4, #52]	; 0x34
  403e4e:	2c00      	cmp	r4, #0
  403e50:	bf08      	it	eq
  403e52:	462c      	moveq	r4, r5
  403e54:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
  403e58:	47a0      	blx	r4
  403e5a:	1c43      	adds	r3, r0, #1
  403e5c:	d103      	bne.n	403e66 <_wcrtomb_r+0x2a>
  403e5e:	2200      	movs	r2, #0
  403e60:	238a      	movs	r3, #138	; 0x8a
  403e62:	603a      	str	r2, [r7, #0]
  403e64:	6033      	str	r3, [r6, #0]
  403e66:	b005      	add	sp, #20
  403e68:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403e6a:	460c      	mov	r4, r1
  403e6c:	4906      	ldr	r1, [pc, #24]	; (403e88 <_wcrtomb_r+0x4c>)
  403e6e:	4a07      	ldr	r2, [pc, #28]	; (403e8c <_wcrtomb_r+0x50>)
  403e70:	6809      	ldr	r1, [r1, #0]
  403e72:	6b49      	ldr	r1, [r1, #52]	; 0x34
  403e74:	2900      	cmp	r1, #0
  403e76:	bf08      	it	eq
  403e78:	4611      	moveq	r1, r2
  403e7a:	4622      	mov	r2, r4
  403e7c:	f8d1 40e0 	ldr.w	r4, [r1, #224]	; 0xe0
  403e80:	a901      	add	r1, sp, #4
  403e82:	47a0      	blx	r4
  403e84:	e7e9      	b.n	403e5a <_wcrtomb_r+0x1e>
  403e86:	bf00      	nop
  403e88:	20400010 	.word	0x20400010
  403e8c:	20400444 	.word	0x20400444

00403e90 <__ascii_wctomb>:
  403e90:	b121      	cbz	r1, 403e9c <__ascii_wctomb+0xc>
  403e92:	2aff      	cmp	r2, #255	; 0xff
  403e94:	d804      	bhi.n	403ea0 <__ascii_wctomb+0x10>
  403e96:	700a      	strb	r2, [r1, #0]
  403e98:	2001      	movs	r0, #1
  403e9a:	4770      	bx	lr
  403e9c:	4608      	mov	r0, r1
  403e9e:	4770      	bx	lr
  403ea0:	238a      	movs	r3, #138	; 0x8a
  403ea2:	6003      	str	r3, [r0, #0]
  403ea4:	f04f 30ff 	mov.w	r0, #4294967295
  403ea8:	4770      	bx	lr
  403eaa:	bf00      	nop

00403eac <_write_r>:
  403eac:	b570      	push	{r4, r5, r6, lr}
  403eae:	460d      	mov	r5, r1
  403eb0:	4c08      	ldr	r4, [pc, #32]	; (403ed4 <_write_r+0x28>)
  403eb2:	4611      	mov	r1, r2
  403eb4:	4606      	mov	r6, r0
  403eb6:	461a      	mov	r2, r3
  403eb8:	4628      	mov	r0, r5
  403eba:	2300      	movs	r3, #0
  403ebc:	6023      	str	r3, [r4, #0]
  403ebe:	f7fc fcbd 	bl	40083c <_write>
  403ec2:	1c43      	adds	r3, r0, #1
  403ec4:	d000      	beq.n	403ec8 <_write_r+0x1c>
  403ec6:	bd70      	pop	{r4, r5, r6, pc}
  403ec8:	6823      	ldr	r3, [r4, #0]
  403eca:	2b00      	cmp	r3, #0
  403ecc:	d0fb      	beq.n	403ec6 <_write_r+0x1a>
  403ece:	6033      	str	r3, [r6, #0]
  403ed0:	bd70      	pop	{r4, r5, r6, pc}
  403ed2:	bf00      	nop
  403ed4:	20400bd4 	.word	0x20400bd4

00403ed8 <__register_exitproc>:
  403ed8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  403edc:	4d2c      	ldr	r5, [pc, #176]	; (403f90 <__register_exitproc+0xb8>)
  403ede:	4606      	mov	r6, r0
  403ee0:	6828      	ldr	r0, [r5, #0]
  403ee2:	4698      	mov	r8, r3
  403ee4:	460f      	mov	r7, r1
  403ee6:	4691      	mov	r9, r2
  403ee8:	f7ff f8ae 	bl	403048 <__retarget_lock_acquire_recursive>
  403eec:	4b29      	ldr	r3, [pc, #164]	; (403f94 <__register_exitproc+0xbc>)
  403eee:	681c      	ldr	r4, [r3, #0]
  403ef0:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  403ef4:	2b00      	cmp	r3, #0
  403ef6:	d03e      	beq.n	403f76 <__register_exitproc+0x9e>
  403ef8:	685a      	ldr	r2, [r3, #4]
  403efa:	2a1f      	cmp	r2, #31
  403efc:	dc1c      	bgt.n	403f38 <__register_exitproc+0x60>
  403efe:	f102 0e01 	add.w	lr, r2, #1
  403f02:	b176      	cbz	r6, 403f22 <__register_exitproc+0x4a>
  403f04:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  403f08:	2401      	movs	r4, #1
  403f0a:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  403f0e:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  403f12:	4094      	lsls	r4, r2
  403f14:	4320      	orrs	r0, r4
  403f16:	2e02      	cmp	r6, #2
  403f18:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  403f1c:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  403f20:	d023      	beq.n	403f6a <__register_exitproc+0x92>
  403f22:	3202      	adds	r2, #2
  403f24:	f8c3 e004 	str.w	lr, [r3, #4]
  403f28:	6828      	ldr	r0, [r5, #0]
  403f2a:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  403f2e:	f7ff f88d 	bl	40304c <__retarget_lock_release_recursive>
  403f32:	2000      	movs	r0, #0
  403f34:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  403f38:	4b17      	ldr	r3, [pc, #92]	; (403f98 <__register_exitproc+0xc0>)
  403f3a:	b30b      	cbz	r3, 403f80 <__register_exitproc+0xa8>
  403f3c:	f44f 70c8 	mov.w	r0, #400	; 0x190
  403f40:	f7ff f8fe 	bl	403140 <malloc>
  403f44:	4603      	mov	r3, r0
  403f46:	b1d8      	cbz	r0, 403f80 <__register_exitproc+0xa8>
  403f48:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  403f4c:	6002      	str	r2, [r0, #0]
  403f4e:	2100      	movs	r1, #0
  403f50:	6041      	str	r1, [r0, #4]
  403f52:	460a      	mov	r2, r1
  403f54:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  403f58:	f04f 0e01 	mov.w	lr, #1
  403f5c:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  403f60:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  403f64:	2e00      	cmp	r6, #0
  403f66:	d0dc      	beq.n	403f22 <__register_exitproc+0x4a>
  403f68:	e7cc      	b.n	403f04 <__register_exitproc+0x2c>
  403f6a:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  403f6e:	430c      	orrs	r4, r1
  403f70:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  403f74:	e7d5      	b.n	403f22 <__register_exitproc+0x4a>
  403f76:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  403f7a:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  403f7e:	e7bb      	b.n	403ef8 <__register_exitproc+0x20>
  403f80:	6828      	ldr	r0, [r5, #0]
  403f82:	f7ff f863 	bl	40304c <__retarget_lock_release_recursive>
  403f86:	f04f 30ff 	mov.w	r0, #4294967295
  403f8a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  403f8e:	bf00      	nop
  403f90:	20400440 	.word	0x20400440
  403f94:	004044d0 	.word	0x004044d0
  403f98:	00403141 	.word	0x00403141

00403f9c <_close_r>:
  403f9c:	b538      	push	{r3, r4, r5, lr}
  403f9e:	4c07      	ldr	r4, [pc, #28]	; (403fbc <_close_r+0x20>)
  403fa0:	2300      	movs	r3, #0
  403fa2:	4605      	mov	r5, r0
  403fa4:	4608      	mov	r0, r1
  403fa6:	6023      	str	r3, [r4, #0]
  403fa8:	f7fd fa1a 	bl	4013e0 <_close>
  403fac:	1c43      	adds	r3, r0, #1
  403fae:	d000      	beq.n	403fb2 <_close_r+0x16>
  403fb0:	bd38      	pop	{r3, r4, r5, pc}
  403fb2:	6823      	ldr	r3, [r4, #0]
  403fb4:	2b00      	cmp	r3, #0
  403fb6:	d0fb      	beq.n	403fb0 <_close_r+0x14>
  403fb8:	602b      	str	r3, [r5, #0]
  403fba:	bd38      	pop	{r3, r4, r5, pc}
  403fbc:	20400bd4 	.word	0x20400bd4

00403fc0 <_fclose_r>:
  403fc0:	b570      	push	{r4, r5, r6, lr}
  403fc2:	b159      	cbz	r1, 403fdc <_fclose_r+0x1c>
  403fc4:	4605      	mov	r5, r0
  403fc6:	460c      	mov	r4, r1
  403fc8:	b110      	cbz	r0, 403fd0 <_fclose_r+0x10>
  403fca:	6b83      	ldr	r3, [r0, #56]	; 0x38
  403fcc:	2b00      	cmp	r3, #0
  403fce:	d03c      	beq.n	40404a <_fclose_r+0x8a>
  403fd0:	6e63      	ldr	r3, [r4, #100]	; 0x64
  403fd2:	07d8      	lsls	r0, r3, #31
  403fd4:	d505      	bpl.n	403fe2 <_fclose_r+0x22>
  403fd6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403fda:	b92b      	cbnz	r3, 403fe8 <_fclose_r+0x28>
  403fdc:	2600      	movs	r6, #0
  403fde:	4630      	mov	r0, r6
  403fe0:	bd70      	pop	{r4, r5, r6, pc}
  403fe2:	89a3      	ldrh	r3, [r4, #12]
  403fe4:	0599      	lsls	r1, r3, #22
  403fe6:	d53c      	bpl.n	404062 <_fclose_r+0xa2>
  403fe8:	4621      	mov	r1, r4
  403fea:	4628      	mov	r0, r5
  403fec:	f7fe fb74 	bl	4026d8 <__sflush_r>
  403ff0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  403ff2:	4606      	mov	r6, r0
  403ff4:	b133      	cbz	r3, 404004 <_fclose_r+0x44>
  403ff6:	69e1      	ldr	r1, [r4, #28]
  403ff8:	4628      	mov	r0, r5
  403ffa:	4798      	blx	r3
  403ffc:	2800      	cmp	r0, #0
  403ffe:	bfb8      	it	lt
  404000:	f04f 36ff 	movlt.w	r6, #4294967295
  404004:	89a3      	ldrh	r3, [r4, #12]
  404006:	061a      	lsls	r2, r3, #24
  404008:	d422      	bmi.n	404050 <_fclose_r+0x90>
  40400a:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40400c:	b141      	cbz	r1, 404020 <_fclose_r+0x60>
  40400e:	f104 0340 	add.w	r3, r4, #64	; 0x40
  404012:	4299      	cmp	r1, r3
  404014:	d002      	beq.n	40401c <_fclose_r+0x5c>
  404016:	4628      	mov	r0, r5
  404018:	f7fe fd7c 	bl	402b14 <_free_r>
  40401c:	2300      	movs	r3, #0
  40401e:	6323      	str	r3, [r4, #48]	; 0x30
  404020:	6c61      	ldr	r1, [r4, #68]	; 0x44
  404022:	b121      	cbz	r1, 40402e <_fclose_r+0x6e>
  404024:	4628      	mov	r0, r5
  404026:	f7fe fd75 	bl	402b14 <_free_r>
  40402a:	2300      	movs	r3, #0
  40402c:	6463      	str	r3, [r4, #68]	; 0x44
  40402e:	f7fe fc77 	bl	402920 <__sfp_lock_acquire>
  404032:	6e63      	ldr	r3, [r4, #100]	; 0x64
  404034:	2200      	movs	r2, #0
  404036:	07db      	lsls	r3, r3, #31
  404038:	81a2      	strh	r2, [r4, #12]
  40403a:	d50e      	bpl.n	40405a <_fclose_r+0x9a>
  40403c:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40403e:	f7ff f801 	bl	403044 <__retarget_lock_close_recursive>
  404042:	f7fe fc73 	bl	40292c <__sfp_lock_release>
  404046:	4630      	mov	r0, r6
  404048:	bd70      	pop	{r4, r5, r6, pc}
  40404a:	f7fe fc3d 	bl	4028c8 <__sinit>
  40404e:	e7bf      	b.n	403fd0 <_fclose_r+0x10>
  404050:	6921      	ldr	r1, [r4, #16]
  404052:	4628      	mov	r0, r5
  404054:	f7fe fd5e 	bl	402b14 <_free_r>
  404058:	e7d7      	b.n	40400a <_fclose_r+0x4a>
  40405a:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40405c:	f7fe fff6 	bl	40304c <__retarget_lock_release_recursive>
  404060:	e7ec      	b.n	40403c <_fclose_r+0x7c>
  404062:	6da0      	ldr	r0, [r4, #88]	; 0x58
  404064:	f7fe fff0 	bl	403048 <__retarget_lock_acquire_recursive>
  404068:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40406c:	2b00      	cmp	r3, #0
  40406e:	d1bb      	bne.n	403fe8 <_fclose_r+0x28>
  404070:	6e66      	ldr	r6, [r4, #100]	; 0x64
  404072:	f016 0601 	ands.w	r6, r6, #1
  404076:	d1b1      	bne.n	403fdc <_fclose_r+0x1c>
  404078:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40407a:	f7fe ffe7 	bl	40304c <__retarget_lock_release_recursive>
  40407e:	4630      	mov	r0, r6
  404080:	bd70      	pop	{r4, r5, r6, pc}
  404082:	bf00      	nop

00404084 <_fstat_r>:
  404084:	b538      	push	{r3, r4, r5, lr}
  404086:	460b      	mov	r3, r1
  404088:	4c07      	ldr	r4, [pc, #28]	; (4040a8 <_fstat_r+0x24>)
  40408a:	4605      	mov	r5, r0
  40408c:	4611      	mov	r1, r2
  40408e:	4618      	mov	r0, r3
  404090:	2300      	movs	r3, #0
  404092:	6023      	str	r3, [r4, #0]
  404094:	f7fd f9a7 	bl	4013e6 <_fstat>
  404098:	1c43      	adds	r3, r0, #1
  40409a:	d000      	beq.n	40409e <_fstat_r+0x1a>
  40409c:	bd38      	pop	{r3, r4, r5, pc}
  40409e:	6823      	ldr	r3, [r4, #0]
  4040a0:	2b00      	cmp	r3, #0
  4040a2:	d0fb      	beq.n	40409c <_fstat_r+0x18>
  4040a4:	602b      	str	r3, [r5, #0]
  4040a6:	bd38      	pop	{r3, r4, r5, pc}
  4040a8:	20400bd4 	.word	0x20400bd4

004040ac <_isatty_r>:
  4040ac:	b538      	push	{r3, r4, r5, lr}
  4040ae:	4c07      	ldr	r4, [pc, #28]	; (4040cc <_isatty_r+0x20>)
  4040b0:	2300      	movs	r3, #0
  4040b2:	4605      	mov	r5, r0
  4040b4:	4608      	mov	r0, r1
  4040b6:	6023      	str	r3, [r4, #0]
  4040b8:	f7fd f99a 	bl	4013f0 <_isatty>
  4040bc:	1c43      	adds	r3, r0, #1
  4040be:	d000      	beq.n	4040c2 <_isatty_r+0x16>
  4040c0:	bd38      	pop	{r3, r4, r5, pc}
  4040c2:	6823      	ldr	r3, [r4, #0]
  4040c4:	2b00      	cmp	r3, #0
  4040c6:	d0fb      	beq.n	4040c0 <_isatty_r+0x14>
  4040c8:	602b      	str	r3, [r5, #0]
  4040ca:	bd38      	pop	{r3, r4, r5, pc}
  4040cc:	20400bd4 	.word	0x20400bd4

004040d0 <_lseek_r>:
  4040d0:	b570      	push	{r4, r5, r6, lr}
  4040d2:	460d      	mov	r5, r1
  4040d4:	4c08      	ldr	r4, [pc, #32]	; (4040f8 <_lseek_r+0x28>)
  4040d6:	4611      	mov	r1, r2
  4040d8:	4606      	mov	r6, r0
  4040da:	461a      	mov	r2, r3
  4040dc:	4628      	mov	r0, r5
  4040de:	2300      	movs	r3, #0
  4040e0:	6023      	str	r3, [r4, #0]
  4040e2:	f7fd f987 	bl	4013f4 <_lseek>
  4040e6:	1c43      	adds	r3, r0, #1
  4040e8:	d000      	beq.n	4040ec <_lseek_r+0x1c>
  4040ea:	bd70      	pop	{r4, r5, r6, pc}
  4040ec:	6823      	ldr	r3, [r4, #0]
  4040ee:	2b00      	cmp	r3, #0
  4040f0:	d0fb      	beq.n	4040ea <_lseek_r+0x1a>
  4040f2:	6033      	str	r3, [r6, #0]
  4040f4:	bd70      	pop	{r4, r5, r6, pc}
  4040f6:	bf00      	nop
  4040f8:	20400bd4 	.word	0x20400bd4

004040fc <_read_r>:
  4040fc:	b570      	push	{r4, r5, r6, lr}
  4040fe:	460d      	mov	r5, r1
  404100:	4c08      	ldr	r4, [pc, #32]	; (404124 <_read_r+0x28>)
  404102:	4611      	mov	r1, r2
  404104:	4606      	mov	r6, r0
  404106:	461a      	mov	r2, r3
  404108:	4628      	mov	r0, r5
  40410a:	2300      	movs	r3, #0
  40410c:	6023      	str	r3, [r4, #0]
  40410e:	f7fc fb77 	bl	400800 <_read>
  404112:	1c43      	adds	r3, r0, #1
  404114:	d000      	beq.n	404118 <_read_r+0x1c>
  404116:	bd70      	pop	{r4, r5, r6, pc}
  404118:	6823      	ldr	r3, [r4, #0]
  40411a:	2b00      	cmp	r3, #0
  40411c:	d0fb      	beq.n	404116 <_read_r+0x1a>
  40411e:	6033      	str	r3, [r6, #0]
  404120:	bd70      	pop	{r4, r5, r6, pc}
  404122:	bf00      	nop
  404124:	20400bd4 	.word	0x20400bd4

00404128 <__aeabi_uldivmod>:
  404128:	b953      	cbnz	r3, 404140 <__aeabi_uldivmod+0x18>
  40412a:	b94a      	cbnz	r2, 404140 <__aeabi_uldivmod+0x18>
  40412c:	2900      	cmp	r1, #0
  40412e:	bf08      	it	eq
  404130:	2800      	cmpeq	r0, #0
  404132:	bf1c      	itt	ne
  404134:	f04f 31ff 	movne.w	r1, #4294967295
  404138:	f04f 30ff 	movne.w	r0, #4294967295
  40413c:	f000 b97a 	b.w	404434 <__aeabi_idiv0>
  404140:	f1ad 0c08 	sub.w	ip, sp, #8
  404144:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  404148:	f000 f806 	bl	404158 <__udivmoddi4>
  40414c:	f8dd e004 	ldr.w	lr, [sp, #4]
  404150:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  404154:	b004      	add	sp, #16
  404156:	4770      	bx	lr

00404158 <__udivmoddi4>:
  404158:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40415c:	468c      	mov	ip, r1
  40415e:	460d      	mov	r5, r1
  404160:	4604      	mov	r4, r0
  404162:	9e08      	ldr	r6, [sp, #32]
  404164:	2b00      	cmp	r3, #0
  404166:	d151      	bne.n	40420c <__udivmoddi4+0xb4>
  404168:	428a      	cmp	r2, r1
  40416a:	4617      	mov	r7, r2
  40416c:	d96d      	bls.n	40424a <__udivmoddi4+0xf2>
  40416e:	fab2 fe82 	clz	lr, r2
  404172:	f1be 0f00 	cmp.w	lr, #0
  404176:	d00b      	beq.n	404190 <__udivmoddi4+0x38>
  404178:	f1ce 0c20 	rsb	ip, lr, #32
  40417c:	fa01 f50e 	lsl.w	r5, r1, lr
  404180:	fa20 fc0c 	lsr.w	ip, r0, ip
  404184:	fa02 f70e 	lsl.w	r7, r2, lr
  404188:	ea4c 0c05 	orr.w	ip, ip, r5
  40418c:	fa00 f40e 	lsl.w	r4, r0, lr
  404190:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  404194:	0c25      	lsrs	r5, r4, #16
  404196:	fbbc f8fa 	udiv	r8, ip, sl
  40419a:	fa1f f987 	uxth.w	r9, r7
  40419e:	fb0a cc18 	mls	ip, sl, r8, ip
  4041a2:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  4041a6:	fb08 f309 	mul.w	r3, r8, r9
  4041aa:	42ab      	cmp	r3, r5
  4041ac:	d90a      	bls.n	4041c4 <__udivmoddi4+0x6c>
  4041ae:	19ed      	adds	r5, r5, r7
  4041b0:	f108 32ff 	add.w	r2, r8, #4294967295
  4041b4:	f080 8123 	bcs.w	4043fe <__udivmoddi4+0x2a6>
  4041b8:	42ab      	cmp	r3, r5
  4041ba:	f240 8120 	bls.w	4043fe <__udivmoddi4+0x2a6>
  4041be:	f1a8 0802 	sub.w	r8, r8, #2
  4041c2:	443d      	add	r5, r7
  4041c4:	1aed      	subs	r5, r5, r3
  4041c6:	b2a4      	uxth	r4, r4
  4041c8:	fbb5 f0fa 	udiv	r0, r5, sl
  4041cc:	fb0a 5510 	mls	r5, sl, r0, r5
  4041d0:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  4041d4:	fb00 f909 	mul.w	r9, r0, r9
  4041d8:	45a1      	cmp	r9, r4
  4041da:	d909      	bls.n	4041f0 <__udivmoddi4+0x98>
  4041dc:	19e4      	adds	r4, r4, r7
  4041de:	f100 33ff 	add.w	r3, r0, #4294967295
  4041e2:	f080 810a 	bcs.w	4043fa <__udivmoddi4+0x2a2>
  4041e6:	45a1      	cmp	r9, r4
  4041e8:	f240 8107 	bls.w	4043fa <__udivmoddi4+0x2a2>
  4041ec:	3802      	subs	r0, #2
  4041ee:	443c      	add	r4, r7
  4041f0:	eba4 0409 	sub.w	r4, r4, r9
  4041f4:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  4041f8:	2100      	movs	r1, #0
  4041fa:	2e00      	cmp	r6, #0
  4041fc:	d061      	beq.n	4042c2 <__udivmoddi4+0x16a>
  4041fe:	fa24 f40e 	lsr.w	r4, r4, lr
  404202:	2300      	movs	r3, #0
  404204:	6034      	str	r4, [r6, #0]
  404206:	6073      	str	r3, [r6, #4]
  404208:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40420c:	428b      	cmp	r3, r1
  40420e:	d907      	bls.n	404220 <__udivmoddi4+0xc8>
  404210:	2e00      	cmp	r6, #0
  404212:	d054      	beq.n	4042be <__udivmoddi4+0x166>
  404214:	2100      	movs	r1, #0
  404216:	e886 0021 	stmia.w	r6, {r0, r5}
  40421a:	4608      	mov	r0, r1
  40421c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  404220:	fab3 f183 	clz	r1, r3
  404224:	2900      	cmp	r1, #0
  404226:	f040 808e 	bne.w	404346 <__udivmoddi4+0x1ee>
  40422a:	42ab      	cmp	r3, r5
  40422c:	d302      	bcc.n	404234 <__udivmoddi4+0xdc>
  40422e:	4282      	cmp	r2, r0
  404230:	f200 80fa 	bhi.w	404428 <__udivmoddi4+0x2d0>
  404234:	1a84      	subs	r4, r0, r2
  404236:	eb65 0503 	sbc.w	r5, r5, r3
  40423a:	2001      	movs	r0, #1
  40423c:	46ac      	mov	ip, r5
  40423e:	2e00      	cmp	r6, #0
  404240:	d03f      	beq.n	4042c2 <__udivmoddi4+0x16a>
  404242:	e886 1010 	stmia.w	r6, {r4, ip}
  404246:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40424a:	b912      	cbnz	r2, 404252 <__udivmoddi4+0xfa>
  40424c:	2701      	movs	r7, #1
  40424e:	fbb7 f7f2 	udiv	r7, r7, r2
  404252:	fab7 fe87 	clz	lr, r7
  404256:	f1be 0f00 	cmp.w	lr, #0
  40425a:	d134      	bne.n	4042c6 <__udivmoddi4+0x16e>
  40425c:	1beb      	subs	r3, r5, r7
  40425e:	0c3a      	lsrs	r2, r7, #16
  404260:	fa1f fc87 	uxth.w	ip, r7
  404264:	2101      	movs	r1, #1
  404266:	fbb3 f8f2 	udiv	r8, r3, r2
  40426a:	0c25      	lsrs	r5, r4, #16
  40426c:	fb02 3318 	mls	r3, r2, r8, r3
  404270:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  404274:	fb0c f308 	mul.w	r3, ip, r8
  404278:	42ab      	cmp	r3, r5
  40427a:	d907      	bls.n	40428c <__udivmoddi4+0x134>
  40427c:	19ed      	adds	r5, r5, r7
  40427e:	f108 30ff 	add.w	r0, r8, #4294967295
  404282:	d202      	bcs.n	40428a <__udivmoddi4+0x132>
  404284:	42ab      	cmp	r3, r5
  404286:	f200 80d1 	bhi.w	40442c <__udivmoddi4+0x2d4>
  40428a:	4680      	mov	r8, r0
  40428c:	1aed      	subs	r5, r5, r3
  40428e:	b2a3      	uxth	r3, r4
  404290:	fbb5 f0f2 	udiv	r0, r5, r2
  404294:	fb02 5510 	mls	r5, r2, r0, r5
  404298:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  40429c:	fb0c fc00 	mul.w	ip, ip, r0
  4042a0:	45a4      	cmp	ip, r4
  4042a2:	d907      	bls.n	4042b4 <__udivmoddi4+0x15c>
  4042a4:	19e4      	adds	r4, r4, r7
  4042a6:	f100 33ff 	add.w	r3, r0, #4294967295
  4042aa:	d202      	bcs.n	4042b2 <__udivmoddi4+0x15a>
  4042ac:	45a4      	cmp	ip, r4
  4042ae:	f200 80b8 	bhi.w	404422 <__udivmoddi4+0x2ca>
  4042b2:	4618      	mov	r0, r3
  4042b4:	eba4 040c 	sub.w	r4, r4, ip
  4042b8:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  4042bc:	e79d      	b.n	4041fa <__udivmoddi4+0xa2>
  4042be:	4631      	mov	r1, r6
  4042c0:	4630      	mov	r0, r6
  4042c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4042c6:	f1ce 0420 	rsb	r4, lr, #32
  4042ca:	fa05 f30e 	lsl.w	r3, r5, lr
  4042ce:	fa07 f70e 	lsl.w	r7, r7, lr
  4042d2:	fa20 f804 	lsr.w	r8, r0, r4
  4042d6:	0c3a      	lsrs	r2, r7, #16
  4042d8:	fa25 f404 	lsr.w	r4, r5, r4
  4042dc:	ea48 0803 	orr.w	r8, r8, r3
  4042e0:	fbb4 f1f2 	udiv	r1, r4, r2
  4042e4:	ea4f 4518 	mov.w	r5, r8, lsr #16
  4042e8:	fb02 4411 	mls	r4, r2, r1, r4
  4042ec:	fa1f fc87 	uxth.w	ip, r7
  4042f0:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  4042f4:	fb01 f30c 	mul.w	r3, r1, ip
  4042f8:	42ab      	cmp	r3, r5
  4042fa:	fa00 f40e 	lsl.w	r4, r0, lr
  4042fe:	d909      	bls.n	404314 <__udivmoddi4+0x1bc>
  404300:	19ed      	adds	r5, r5, r7
  404302:	f101 30ff 	add.w	r0, r1, #4294967295
  404306:	f080 808a 	bcs.w	40441e <__udivmoddi4+0x2c6>
  40430a:	42ab      	cmp	r3, r5
  40430c:	f240 8087 	bls.w	40441e <__udivmoddi4+0x2c6>
  404310:	3902      	subs	r1, #2
  404312:	443d      	add	r5, r7
  404314:	1aeb      	subs	r3, r5, r3
  404316:	fa1f f588 	uxth.w	r5, r8
  40431a:	fbb3 f0f2 	udiv	r0, r3, r2
  40431e:	fb02 3310 	mls	r3, r2, r0, r3
  404322:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  404326:	fb00 f30c 	mul.w	r3, r0, ip
  40432a:	42ab      	cmp	r3, r5
  40432c:	d907      	bls.n	40433e <__udivmoddi4+0x1e6>
  40432e:	19ed      	adds	r5, r5, r7
  404330:	f100 38ff 	add.w	r8, r0, #4294967295
  404334:	d26f      	bcs.n	404416 <__udivmoddi4+0x2be>
  404336:	42ab      	cmp	r3, r5
  404338:	d96d      	bls.n	404416 <__udivmoddi4+0x2be>
  40433a:	3802      	subs	r0, #2
  40433c:	443d      	add	r5, r7
  40433e:	1aeb      	subs	r3, r5, r3
  404340:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  404344:	e78f      	b.n	404266 <__udivmoddi4+0x10e>
  404346:	f1c1 0720 	rsb	r7, r1, #32
  40434a:	fa22 f807 	lsr.w	r8, r2, r7
  40434e:	408b      	lsls	r3, r1
  404350:	fa05 f401 	lsl.w	r4, r5, r1
  404354:	ea48 0303 	orr.w	r3, r8, r3
  404358:	fa20 fe07 	lsr.w	lr, r0, r7
  40435c:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  404360:	40fd      	lsrs	r5, r7
  404362:	ea4e 0e04 	orr.w	lr, lr, r4
  404366:	fbb5 f9fc 	udiv	r9, r5, ip
  40436a:	ea4f 441e 	mov.w	r4, lr, lsr #16
  40436e:	fb0c 5519 	mls	r5, ip, r9, r5
  404372:	fa1f f883 	uxth.w	r8, r3
  404376:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  40437a:	fb09 f408 	mul.w	r4, r9, r8
  40437e:	42ac      	cmp	r4, r5
  404380:	fa02 f201 	lsl.w	r2, r2, r1
  404384:	fa00 fa01 	lsl.w	sl, r0, r1
  404388:	d908      	bls.n	40439c <__udivmoddi4+0x244>
  40438a:	18ed      	adds	r5, r5, r3
  40438c:	f109 30ff 	add.w	r0, r9, #4294967295
  404390:	d243      	bcs.n	40441a <__udivmoddi4+0x2c2>
  404392:	42ac      	cmp	r4, r5
  404394:	d941      	bls.n	40441a <__udivmoddi4+0x2c2>
  404396:	f1a9 0902 	sub.w	r9, r9, #2
  40439a:	441d      	add	r5, r3
  40439c:	1b2d      	subs	r5, r5, r4
  40439e:	fa1f fe8e 	uxth.w	lr, lr
  4043a2:	fbb5 f0fc 	udiv	r0, r5, ip
  4043a6:	fb0c 5510 	mls	r5, ip, r0, r5
  4043aa:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  4043ae:	fb00 f808 	mul.w	r8, r0, r8
  4043b2:	45a0      	cmp	r8, r4
  4043b4:	d907      	bls.n	4043c6 <__udivmoddi4+0x26e>
  4043b6:	18e4      	adds	r4, r4, r3
  4043b8:	f100 35ff 	add.w	r5, r0, #4294967295
  4043bc:	d229      	bcs.n	404412 <__udivmoddi4+0x2ba>
  4043be:	45a0      	cmp	r8, r4
  4043c0:	d927      	bls.n	404412 <__udivmoddi4+0x2ba>
  4043c2:	3802      	subs	r0, #2
  4043c4:	441c      	add	r4, r3
  4043c6:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  4043ca:	eba4 0408 	sub.w	r4, r4, r8
  4043ce:	fba0 8902 	umull	r8, r9, r0, r2
  4043d2:	454c      	cmp	r4, r9
  4043d4:	46c6      	mov	lr, r8
  4043d6:	464d      	mov	r5, r9
  4043d8:	d315      	bcc.n	404406 <__udivmoddi4+0x2ae>
  4043da:	d012      	beq.n	404402 <__udivmoddi4+0x2aa>
  4043dc:	b156      	cbz	r6, 4043f4 <__udivmoddi4+0x29c>
  4043de:	ebba 030e 	subs.w	r3, sl, lr
  4043e2:	eb64 0405 	sbc.w	r4, r4, r5
  4043e6:	fa04 f707 	lsl.w	r7, r4, r7
  4043ea:	40cb      	lsrs	r3, r1
  4043ec:	431f      	orrs	r7, r3
  4043ee:	40cc      	lsrs	r4, r1
  4043f0:	6037      	str	r7, [r6, #0]
  4043f2:	6074      	str	r4, [r6, #4]
  4043f4:	2100      	movs	r1, #0
  4043f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4043fa:	4618      	mov	r0, r3
  4043fc:	e6f8      	b.n	4041f0 <__udivmoddi4+0x98>
  4043fe:	4690      	mov	r8, r2
  404400:	e6e0      	b.n	4041c4 <__udivmoddi4+0x6c>
  404402:	45c2      	cmp	sl, r8
  404404:	d2ea      	bcs.n	4043dc <__udivmoddi4+0x284>
  404406:	ebb8 0e02 	subs.w	lr, r8, r2
  40440a:	eb69 0503 	sbc.w	r5, r9, r3
  40440e:	3801      	subs	r0, #1
  404410:	e7e4      	b.n	4043dc <__udivmoddi4+0x284>
  404412:	4628      	mov	r0, r5
  404414:	e7d7      	b.n	4043c6 <__udivmoddi4+0x26e>
  404416:	4640      	mov	r0, r8
  404418:	e791      	b.n	40433e <__udivmoddi4+0x1e6>
  40441a:	4681      	mov	r9, r0
  40441c:	e7be      	b.n	40439c <__udivmoddi4+0x244>
  40441e:	4601      	mov	r1, r0
  404420:	e778      	b.n	404314 <__udivmoddi4+0x1bc>
  404422:	3802      	subs	r0, #2
  404424:	443c      	add	r4, r7
  404426:	e745      	b.n	4042b4 <__udivmoddi4+0x15c>
  404428:	4608      	mov	r0, r1
  40442a:	e708      	b.n	40423e <__udivmoddi4+0xe6>
  40442c:	f1a8 0802 	sub.w	r8, r8, #2
  404430:	443d      	add	r5, r7
  404432:	e72b      	b.n	40428c <__udivmoddi4+0x134>

00404434 <__aeabi_idiv0>:
  404434:	4770      	bx	lr
  404436:	bf00      	nop
  404438:	72746e45 	.word	0x72746e45
  40443c:	0a20756f 	.word	0x0a20756f
  404440:	00000000 	.word	0x00000000
  404444:	616b616b 	.word	0x616b616b
  404448:	0a20616b 	.word	0x0a20616b
  40444c:	00000000 	.word	0x00000000
  404450:	41202d2d 	.word	0x41202d2d
  404454:	20434546 	.word	0x20434546
  404458:	706d6554 	.word	0x706d6554
  40445c:	74617265 	.word	0x74617265
  404460:	20657275 	.word	0x20657275
  404464:	736e6553 	.word	0x736e6553
  404468:	4520726f 	.word	0x4520726f
  40446c:	706d6178 	.word	0x706d6178
  404470:	2d20656c 	.word	0x2d20656c
  404474:	2d0a0d2d 	.word	0x2d0a0d2d
  404478:	4153202d 	.word	0x4153202d
  40447c:	3037454d 	.word	0x3037454d
  404480:	4c50582d 	.word	0x4c50582d
  404484:	2d2d2044 	.word	0x2d2d2044
  404488:	2d2d0a0d 	.word	0x2d2d0a0d
  40448c:	6d6f4320 	.word	0x6d6f4320
  404490:	656c6970 	.word	0x656c6970
  404494:	4d203a64 	.word	0x4d203a64
  404498:	31207961 	.word	0x31207961
  40449c:	30322034 	.word	0x30322034
  4044a0:	32203831 	.word	0x32203831
  4044a4:	30303a31 	.word	0x30303a31
  4044a8:	2033343a 	.word	0x2033343a
  4044ac:	000d2d2d 	.word	0x000d2d2d
  4044b0:	66667542 	.word	0x66667542
  4044b4:	20417265 	.word	0x20417265
  4044b8:	6425203a 	.word	0x6425203a
  4044bc:	000a0d20 	.word	0x000a0d20
  4044c0:	66667542 	.word	0x66667542
  4044c4:	20427265 	.word	0x20427265
  4044c8:	6425203a 	.word	0x6425203a
  4044cc:	000a0d20 	.word	0x000a0d20

004044d0 <_global_impure_ptr>:
  4044d0:	20400018 0000000a 33323130 37363534     ..@ ....01234567
  4044e0:	42413938 46454443 00000000 33323130     89ABCDEF....0123
  4044f0:	37363534 62613938 66656463 00000000     456789abcdef....
  404500:	6c756e28 0000296c                       (null)..

00404508 <blanks.7217>:
  404508:	20202020 20202020 20202020 20202020                     

00404518 <zeroes.7218>:
  404518:	30303030 30303030 30303030 30303030     0000000000000000
  404528:	00000043 49534f50 00000058 0000002e     C...POSIX.......

00404538 <_ctype_>:
  404538:	20202000 20202020 28282020 20282828     .         ((((( 
  404548:	20202020 20202020 20202020 20202020                     
  404558:	10108820 10101010 10101010 10101010      ...............
  404568:	04040410 04040404 10040404 10101010     ................
  404578:	41411010 41414141 01010101 01010101     ..AAAAAA........
  404588:	01010101 01010101 01010101 10101010     ................
  404598:	42421010 42424242 02020202 02020202     ..BBBBBB........
  4045a8:	02020202 02020202 02020202 10101010     ................
  4045b8:	00000020 00000000 00000000 00000000      ...............
	...

0040463c <_init>:
  40463c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40463e:	bf00      	nop
  404640:	bcf8      	pop	{r3, r4, r5, r6, r7}
  404642:	bc08      	pop	{r3}
  404644:	469e      	mov	lr, r3
  404646:	4770      	bx	lr

00404648 <__init_array_start>:
  404648:	004026b9 	.word	0x004026b9

0040464c <__frame_dummy_init_array_entry>:
  40464c:	00400165                                e.@.

00404650 <_fini>:
  404650:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  404652:	bf00      	nop
  404654:	bcf8      	pop	{r3, r4, r5, r6, r7}
  404656:	bc08      	pop	{r3}
  404658:	469e      	mov	lr, r3
  40465a:	4770      	bx	lr

0040465c <__fini_array_start>:
  40465c:	00400141 	.word	0x00400141

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr

2040000a <not_full>:
2040000a:	0101                                             .

2040000b <g_interrupt_enabled>:
2040000b:	0001                                             .

2040000c <SystemCoreClock>:
2040000c:	0900 003d                                   ..=.

20400010 <_impure_ptr>:
20400010:	0018 2040 0000 0000                         ..@ ....

20400018 <impure_data>:
20400018:	0000 0000 0304 2040 036c 2040 03d4 2040     ......@ l.@ ..@ 
	...
204000c0:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
204000d0:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20400440 <__atexit_recursive_mutex>:
20400440:	0bb0 2040                                   ..@ 

20400444 <__global_locale>:
20400444:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400464:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400484:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204004a4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204004c4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204004e4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400504:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400524:	3e91 0040 36b1 0040 0000 0000 4538 0040     .>@..6@.....8E@.
20400534:	4534 0040 444c 0040 444c 0040 444c 0040     4E@.LD@.LD@.LD@.
20400544:	444c 0040 444c 0040 444c 0040 444c 0040     LD@.LD@.LD@.LD@.
20400554:	444c 0040 444c 0040 ffff ffff ffff ffff     LD@.LD@.........
20400564:	ffff ffff ffff 0000 0001 5341 4943 0049     ..........ASCII.
	...
2040058c:	0000 5341 4943 0049 0000 0000 0000 0000     ..ASCII.........
	...

204005b0 <__malloc_av_>:
	...
204005b8:	05b0 2040 05b0 2040 05b8 2040 05b8 2040     ..@ ..@ ..@ ..@ 
204005c8:	05c0 2040 05c0 2040 05c8 2040 05c8 2040     ..@ ..@ ..@ ..@ 
204005d8:	05d0 2040 05d0 2040 05d8 2040 05d8 2040     ..@ ..@ ..@ ..@ 
204005e8:	05e0 2040 05e0 2040 05e8 2040 05e8 2040     ..@ ..@ ..@ ..@ 
204005f8:	05f0 2040 05f0 2040 05f8 2040 05f8 2040     ..@ ..@ ..@ ..@ 
20400608:	0600 2040 0600 2040 0608 2040 0608 2040     ..@ ..@ ..@ ..@ 
20400618:	0610 2040 0610 2040 0618 2040 0618 2040     ..@ ..@ ..@ ..@ 
20400628:	0620 2040 0620 2040 0628 2040 0628 2040      .@  .@ (.@ (.@ 
20400638:	0630 2040 0630 2040 0638 2040 0638 2040     0.@ 0.@ 8.@ 8.@ 
20400648:	0640 2040 0640 2040 0648 2040 0648 2040     @.@ @.@ H.@ H.@ 
20400658:	0650 2040 0650 2040 0658 2040 0658 2040     P.@ P.@ X.@ X.@ 
20400668:	0660 2040 0660 2040 0668 2040 0668 2040     `.@ `.@ h.@ h.@ 
20400678:	0670 2040 0670 2040 0678 2040 0678 2040     p.@ p.@ x.@ x.@ 
20400688:	0680 2040 0680 2040 0688 2040 0688 2040     ..@ ..@ ..@ ..@ 
20400698:	0690 2040 0690 2040 0698 2040 0698 2040     ..@ ..@ ..@ ..@ 
204006a8:	06a0 2040 06a0 2040 06a8 2040 06a8 2040     ..@ ..@ ..@ ..@ 
204006b8:	06b0 2040 06b0 2040 06b8 2040 06b8 2040     ..@ ..@ ..@ ..@ 
204006c8:	06c0 2040 06c0 2040 06c8 2040 06c8 2040     ..@ ..@ ..@ ..@ 
204006d8:	06d0 2040 06d0 2040 06d8 2040 06d8 2040     ..@ ..@ ..@ ..@ 
204006e8:	06e0 2040 06e0 2040 06e8 2040 06e8 2040     ..@ ..@ ..@ ..@ 
204006f8:	06f0 2040 06f0 2040 06f8 2040 06f8 2040     ..@ ..@ ..@ ..@ 
20400708:	0700 2040 0700 2040 0708 2040 0708 2040     ..@ ..@ ..@ ..@ 
20400718:	0710 2040 0710 2040 0718 2040 0718 2040     ..@ ..@ ..@ ..@ 
20400728:	0720 2040 0720 2040 0728 2040 0728 2040      .@  .@ (.@ (.@ 
20400738:	0730 2040 0730 2040 0738 2040 0738 2040     0.@ 0.@ 8.@ 8.@ 
20400748:	0740 2040 0740 2040 0748 2040 0748 2040     @.@ @.@ H.@ H.@ 
20400758:	0750 2040 0750 2040 0758 2040 0758 2040     P.@ P.@ X.@ X.@ 
20400768:	0760 2040 0760 2040 0768 2040 0768 2040     `.@ `.@ h.@ h.@ 
20400778:	0770 2040 0770 2040 0778 2040 0778 2040     p.@ p.@ x.@ x.@ 
20400788:	0780 2040 0780 2040 0788 2040 0788 2040     ..@ ..@ ..@ ..@ 
20400798:	0790 2040 0790 2040 0798 2040 0798 2040     ..@ ..@ ..@ ..@ 
204007a8:	07a0 2040 07a0 2040 07a8 2040 07a8 2040     ..@ ..@ ..@ ..@ 
204007b8:	07b0 2040 07b0 2040 07b8 2040 07b8 2040     ..@ ..@ ..@ ..@ 
204007c8:	07c0 2040 07c0 2040 07c8 2040 07c8 2040     ..@ ..@ ..@ ..@ 
204007d8:	07d0 2040 07d0 2040 07d8 2040 07d8 2040     ..@ ..@ ..@ ..@ 
204007e8:	07e0 2040 07e0 2040 07e8 2040 07e8 2040     ..@ ..@ ..@ ..@ 
204007f8:	07f0 2040 07f0 2040 07f8 2040 07f8 2040     ..@ ..@ ..@ ..@ 
20400808:	0800 2040 0800 2040 0808 2040 0808 2040     ..@ ..@ ..@ ..@ 
20400818:	0810 2040 0810 2040 0818 2040 0818 2040     ..@ ..@ ..@ ..@ 
20400828:	0820 2040 0820 2040 0828 2040 0828 2040      .@  .@ (.@ (.@ 
20400838:	0830 2040 0830 2040 0838 2040 0838 2040     0.@ 0.@ 8.@ 8.@ 
20400848:	0840 2040 0840 2040 0848 2040 0848 2040     @.@ @.@ H.@ H.@ 
20400858:	0850 2040 0850 2040 0858 2040 0858 2040     P.@ P.@ X.@ X.@ 
20400868:	0860 2040 0860 2040 0868 2040 0868 2040     `.@ `.@ h.@ h.@ 
20400878:	0870 2040 0870 2040 0878 2040 0878 2040     p.@ p.@ x.@ x.@ 
20400888:	0880 2040 0880 2040 0888 2040 0888 2040     ..@ ..@ ..@ ..@ 
20400898:	0890 2040 0890 2040 0898 2040 0898 2040     ..@ ..@ ..@ ..@ 
204008a8:	08a0 2040 08a0 2040 08a8 2040 08a8 2040     ..@ ..@ ..@ ..@ 
204008b8:	08b0 2040 08b0 2040 08b8 2040 08b8 2040     ..@ ..@ ..@ ..@ 
204008c8:	08c0 2040 08c0 2040 08c8 2040 08c8 2040     ..@ ..@ ..@ ..@ 
204008d8:	08d0 2040 08d0 2040 08d8 2040 08d8 2040     ..@ ..@ ..@ ..@ 
204008e8:	08e0 2040 08e0 2040 08e8 2040 08e8 2040     ..@ ..@ ..@ ..@ 
204008f8:	08f0 2040 08f0 2040 08f8 2040 08f8 2040     ..@ ..@ ..@ ..@ 
20400908:	0900 2040 0900 2040 0908 2040 0908 2040     ..@ ..@ ..@ ..@ 
20400918:	0910 2040 0910 2040 0918 2040 0918 2040     ..@ ..@ ..@ ..@ 
20400928:	0920 2040 0920 2040 0928 2040 0928 2040      .@  .@ (.@ (.@ 
20400938:	0930 2040 0930 2040 0938 2040 0938 2040     0.@ 0.@ 8.@ 8.@ 
20400948:	0940 2040 0940 2040 0948 2040 0948 2040     @.@ @.@ H.@ H.@ 
20400958:	0950 2040 0950 2040 0958 2040 0958 2040     P.@ P.@ X.@ X.@ 
20400968:	0960 2040 0960 2040 0968 2040 0968 2040     `.@ `.@ h.@ h.@ 
20400978:	0970 2040 0970 2040 0978 2040 0978 2040     p.@ p.@ x.@ x.@ 
20400988:	0980 2040 0980 2040 0988 2040 0988 2040     ..@ ..@ ..@ ..@ 
20400998:	0990 2040 0990 2040 0998 2040 0998 2040     ..@ ..@ ..@ ..@ 
204009a8:	09a0 2040 09a0 2040 09a8 2040 09a8 2040     ..@ ..@ ..@ ..@ 

204009b8 <__malloc_sbrk_base>:
204009b8:	ffff ffff                                   ....

204009bc <__malloc_trim_threshold>:
204009bc:	0000 0002                                   ....
