CAPI=2:

name: AD:common:ad_addsub:1.0.0
description: Analog Devices simple adder/substracter width preconfigured input ports width and turn-around value

filesets:
  src:
    files:
      - hdl/library/common/ad_addsub.v
    file_type: verilogSource

  dep:
    depend:
      - AD:repo:hdl:1.0.0

targets:
  default:
    filesets: [src, dep]

