Release 14.4 - xst P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.32 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.32 secs
 
--> Reading design: round.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "round.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "round"
Output Format                      : NGC
Target Device                      : xc6slx100t-2-fgg484

---- Source Options
Top Module Name                    : round
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"coregen" "ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\gustaf.bengtz\Documents\aes\aes\rtl\byte.vhd" into library work
Parsing package <byte>.
Parsing VHDL file "C:\Users\gustaf.bengtz\Documents\aes\aes\rtl\state_p.vhd" into library work
Parsing package <state>.
Parsing VHDL file "C:\Users\gustaf.bengtz\Documents\aes\aes\rtl\word_p.vhd" into library work
Parsing package <word>.
Parsing package <packet>.
Parsing VHDL file "C:\Users\gustaf.bengtz\Documents\aes\aes\rtl\mul.vhd" into library work
Parsing entity <mul_3>.
Parsing architecture <behav> of entity <mul_3>.
Parsing entity <mul_2>.
Parsing architecture <behav> of entity <mul_2>.
Parsing VHDL file "C:\Users\gustaf.bengtz\Documents\aes\aes\rtl\key_p.vhd" into library work
Parsing package <key>.
Parsing VHDL file "C:\Users\gustaf.bengtz\Documents\aes\aes\rtl\xor_b.vhd" into library work
Parsing entity <xor_k>.
Parsing architecture <behav> of entity <xor_k>.
Parsing entity <xor_b>.
Parsing architecture <behav> of entity <xor_b>.
Parsing entity <xor1>.
Parsing architecture <behav> of entity <xor1>.
Parsing entity <xor_iv>.
Parsing architecture <behav> of entity <xor_iv>.
Parsing VHDL file "C:\Users\gustaf.bengtz\Documents\aes\aes\rtl\sbox_p.vhd" into library work
Parsing package <sbox>.
Parsing VHDL file "C:\Users\gustaf.bengtz\Documents\aes\aes\rtl\mul_p.vhd" into library work
Parsing package <mul>.
Parsing VHDL file "C:\Users\gustaf.bengtz\Documents\aes\aes\rtl\mulblock.vhd" into library work
Parsing entity <mulblock>.
Parsing architecture <struct> of entity <mulblock>.
Parsing VHDL file "C:\Users\gustaf.bengtz\Documents\aes\aes\rtl\subbytes.vhd" into library work
Parsing entity <subbytes>.
Parsing architecture <behav> of entity <subbytes>.
Parsing VHDL file "C:\Users\gustaf.bengtz\Documents\aes\aes\rtl\shiftrows.vhd" into library work
Parsing entity <shiftrows>.
Parsing architecture <behav> of entity <shiftrows>.
Parsing VHDL file "C:\Users\gustaf.bengtz\Documents\aes\aes\rtl\mixcolumns.vhd" into library work
Parsing entity <mixcolumns>.
Parsing architecture <behav> of entity <mixcolumns>.
Parsing VHDL file "C:\Users\gustaf.bengtz\Documents\aes\aes\rtl\addroundkey.vhd" into library work
Parsing entity <addroundkey>.
Parsing architecture <behav> of entity <addroundkey>.
Parsing VHDL file "C:\Users\gustaf.bengtz\Documents\aes\aes\rtl\round.vhd" into library work
Parsing entity <round>.
Parsing architecture <behav> of entity <round>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <round> (architecture <behav>) from library <work>.

Elaborating entity <subbytes> (architecture <behav>) from library <work>.

Elaborating entity <shiftrows> (architecture <behav>) from library <work>.

Elaborating entity <mixcolumns> (architecture <behav>) from library <work>.

Elaborating entity <mulblock> (architecture <struct>) from library <work>.

Elaborating entity <mul_3> (architecture <behav>) from library <work>.

Elaborating entity <mul_2> (architecture <behav>) from library <work>.

Elaborating entity <addroundkey> (architecture <behav>) from library <work>.

Elaborating entity <xor_b> (architecture <behav>) from library <work>.

Elaborating entity <xor1> (architecture <behav>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <round>.
    Related source file is "C:\Users\gustaf.bengtz\Documents\aes\aes\rtl\round.vhd".
    Found 8-bit register for signal <temp<0><1>>.
    Found 8-bit register for signal <temp<0><2>>.
    Found 8-bit register for signal <temp<0><3>>.
    Found 8-bit register for signal <temp<1><0>>.
    Found 8-bit register for signal <temp<1><1>>.
    Found 8-bit register for signal <temp<1><2>>.
    Found 8-bit register for signal <temp<1><3>>.
    Found 8-bit register for signal <temp<2><0>>.
    Found 8-bit register for signal <temp<2><1>>.
    Found 8-bit register for signal <temp<2><2>>.
    Found 8-bit register for signal <temp<2><3>>.
    Found 8-bit register for signal <temp<3><0>>.
    Found 8-bit register for signal <temp<3><1>>.
    Found 8-bit register for signal <temp<3><2>>.
    Found 8-bit register for signal <temp<3><3>>.
    Found 1-bit register for signal <done>.
    Found 1-bit register for signal <start>.
    Found 8-bit register for signal <temp_output<0><0>>.
    Found 8-bit register for signal <temp_output<0><1>>.
    Found 8-bit register for signal <temp_output<0><2>>.
    Found 8-bit register for signal <temp_output<0><3>>.
    Found 8-bit register for signal <temp_output<1><0>>.
    Found 8-bit register for signal <temp_output<1><1>>.
    Found 8-bit register for signal <temp_output<1><2>>.
    Found 8-bit register for signal <temp_output<1><3>>.
    Found 8-bit register for signal <temp_output<2><0>>.
    Found 8-bit register for signal <temp_output<2><1>>.
    Found 8-bit register for signal <temp_output<2><2>>.
    Found 8-bit register for signal <temp_output<2><3>>.
    Found 8-bit register for signal <temp_output<3><0>>.
    Found 8-bit register for signal <temp_output<3><1>>.
    Found 8-bit register for signal <temp_output<3><2>>.
    Found 8-bit register for signal <temp_output<3><3>>.
    Found 8-bit register for signal <temp<0><0>>.
    Summary:
	inferred 258 D-type flip-flop(s).
	inferred  32 Multiplexer(s).
Unit <round> synthesized.

Synthesizing Unit <subbytes>.
    Related source file is "C:\Users\gustaf.bengtz\Documents\aes\aes\rtl\subbytes.vhd".
    Found 8-bit 16-to-1 multiplexer for signal <output<0><0>> created at line 289.
    Found 8-bit 16-to-1 multiplexer for signal <output<0><1>> created at line 289.
    Found 8-bit 16-to-1 multiplexer for signal <output<0><2>> created at line 289.
    Found 8-bit 16-to-1 multiplexer for signal <output<0><3>> created at line 289.
    Found 8-bit 16-to-1 multiplexer for signal <output<1><0>> created at line 289.
    Found 8-bit 16-to-1 multiplexer for signal <output<1><1>> created at line 289.
    Found 8-bit 16-to-1 multiplexer for signal <output<1><2>> created at line 289.
    Found 8-bit 16-to-1 multiplexer for signal <output<1><3>> created at line 289.
    Found 8-bit 16-to-1 multiplexer for signal <output<2><0>> created at line 289.
    Found 8-bit 16-to-1 multiplexer for signal <output<2><1>> created at line 289.
    Found 8-bit 16-to-1 multiplexer for signal <output<2><2>> created at line 289.
    Found 8-bit 16-to-1 multiplexer for signal <output<2><3>> created at line 289.
    Found 8-bit 16-to-1 multiplexer for signal <output<3><0>> created at line 289.
    Found 8-bit 16-to-1 multiplexer for signal <output<3><1>> created at line 289.
    Found 8-bit 16-to-1 multiplexer for signal <output<3><2>> created at line 289.
    Found 8-bit 16-to-1 multiplexer for signal <output<3><3>> created at line 289.
    Summary:
	inferred  16 Multiplexer(s).
Unit <subbytes> synthesized.

Synthesizing Unit <shiftrows>.
    Related source file is "C:\Users\gustaf.bengtz\Documents\aes\aes\rtl\shiftrows.vhd".
    Summary:
	no macro.
Unit <shiftrows> synthesized.

Synthesizing Unit <mixcolumns>.
    Related source file is "C:\Users\gustaf.bengtz\Documents\aes\aes\rtl\mixcolumns.vhd".
    Summary:
	no macro.
Unit <mixcolumns> synthesized.

Synthesizing Unit <mulblock>.
    Related source file is "C:\Users\gustaf.bengtz\Documents\aes\aes\rtl\mulblock.vhd".
    Summary:
Unit <mulblock> synthesized.

Synthesizing Unit <mul_3>.
    Related source file is "C:\Users\gustaf.bengtz\Documents\aes\aes\rtl\mul.vhd".
    Summary:
Unit <mul_3> synthesized.

Synthesizing Unit <mul_2>.
    Related source file is "C:\Users\gustaf.bengtz\Documents\aes\aes\rtl\mul.vhd".
    Summary:
Unit <mul_2> synthesized.

Synthesizing Unit <addroundkey>.
    Related source file is "C:\Users\gustaf.bengtz\Documents\aes\aes\rtl\addroundkey.vhd".
    Summary:
	no macro.
Unit <addroundkey> synthesized.

Synthesizing Unit <xor_b>.
    Related source file is "C:\Users\gustaf.bengtz\Documents\aes\aes\rtl\xor_b.vhd".
    Summary:
	no macro.
Unit <xor_b> synthesized.

Synthesizing Unit <xor1>.
    Related source file is "C:\Users\gustaf.bengtz\Documents\aes\aes\rtl\xor_b.vhd".
    Summary:
	no macro.
Unit <xor1> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 34
 1-bit register                                        : 2
 8-bit register                                        : 32
# Multiplexers                                         : 48
 8-bit 16-to-1 multiplexer                             : 16
 8-bit 2-to-1 multiplexer                              : 32
# Xors                                                 : 64
 8-bit xor2                                            : 48
 8-bit xor4                                            : 16

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 258
 Flip-Flops                                            : 258
# Multiplexers                                         : 48
 8-bit 16-to-1 multiplexer                             : 16
 8-bit 2-to-1 multiplexer                              : 32
# Xors                                                 : 64
 8-bit xor2                                            : 48
 8-bit xor4                                            : 16

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <round> ...

Optimizing unit <addroundkey> ...

Optimizing unit <subbytes> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block round, actual ratio is 6.
FlipFlop temp<0>_0_5 has been replicated 1 time(s)
FlipFlop temp<0>_1_5 has been replicated 1 time(s)
FlipFlop temp<0>_2_5 has been replicated 1 time(s)
FlipFlop temp<2>_0_4 has been replicated 1 time(s)
FlipFlop temp<2>_2_4 has been replicated 1 time(s)
FlipFlop temp<2>_2_5 has been replicated 1 time(s)
FlipFlop temp<3>_0_4 has been replicated 2 time(s)
FlipFlop temp<3>_0_5 has been replicated 1 time(s)
FlipFlop temp<3>_2_4 has been replicated 1 time(s)
FlipFlop temp<3>_2_5 has been replicated 1 time(s)
FlipFlop temp<3>_3_4 has been replicated 2 time(s)
FlipFlop temp<3>_3_5 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 272
 Flip-Flops                                            : 272

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : round.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1972
#      INV                         : 1
#      LUT2                        : 261
#      LUT3                        : 1
#      LUT4                        : 57
#      LUT5                        : 48
#      LUT6                        : 1167
#      MUXF7                       : 309
#      MUXF8                       : 128
# FlipFlops/Latches                : 272
#      FDE                         : 129
#      FDR                         : 143
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 387
#      IBUF                        : 259
#      OBUF                        : 128

Device utilization summary:
---------------------------

Selected Device : 6slx100tfgg484-2 


Slice Logic Utilization: 
 Number of Slice Registers:             272  out of  126576     0%  
 Number of Slice LUTs:                 1535  out of  63288     2%  
    Number used as Logic:              1535  out of  63288     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1550
   Number with an unused Flip Flop:    1278  out of   1550    82%  
   Number with an unused LUT:            15  out of   1550     0%  
   Number of fully used LUT-FF pairs:   257  out of   1550    16%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                         388
 Number of bonded IOBs:                 388  out of    296   131% (*) 

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 272   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 7.236ns (Maximum Frequency: 138.198MHz)
   Minimum input arrival time before clock: 8.467ns
   Maximum output required time after clock: 4.118ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 7.236ns (frequency: 138.198MHz)
  Total number of paths / destination ports: 45626 / 399
-------------------------------------------------------------------------
Delay:               7.236ns (Levels of Logic = 8)
  Source:            temp<1>_1_6 (FF)
  Destination:       temp<1>_0_3 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: temp<1>_1_6 to temp<1>_0_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              9   0.525   0.976  temp<1>_1_6 (temp<1>_1_6)
     LUT2:I1->O            3   0.254   0.874  akey/u5/U6/output1_1 (akey/u5/U6/output1)
     LUT6:I4->O            1   0.250   0.958  sbytes/_n0661<87>1 (sbytes/_n0661<87>)
     LUT6:I2->O            1   0.254   0.000  sbytes/Mmux_output<1><1>_514 (sbytes/Mmux_output<1><1>_514)
     MUXF7:I0->O           1   0.163   0.000  sbytes/Mmux_output<1><1>_3_f7_6 (sbytes/Mmux_output<1><1>_3_f77)
     MUXF8:I1->O          14   0.152   1.403  sbytes/Mmux_output<1><1>_2_f8_6 (pass1<1><1><7>)
     LUT6:I2->O            1   0.254   0.000  Mmux_pass3[1][0][7]_input[1][0][7]_mux_20_OUT4_SW0_SW0_F (N651)
     MUXF7:I0->O           1   0.163   0.682  Mmux_pass3[1][0][7]_input[1][0][7]_mux_20_OUT4_SW0_SW0 (N318)
     LUT6:I5->O            1   0.254   0.000  Mmux_pass3[1][0][7]_input[1][0][7]_mux_20_OUT4 (pass3[1][0][7]_input[1][0][7]_mux_20_OUT<3>)
     FDR:D                     0.074          temp<1>_0_3
    ----------------------------------------
    Total                      7.236ns (2.343ns logic, 4.893ns route)
                                       (32.4% logic, 67.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 46036 / 544
-------------------------------------------------------------------------
Offset:              8.467ns (Levels of Logic = 7)
  Source:            roundkey<5><4> (PAD)
  Destination:       temp<2>_0_1 (FF)
  Destination Clock: clk rising

  Data Path: roundkey<5><4> to temp<2>_0_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            35   1.328   1.678  roundkey_5__4_IBUF (roundkey_5__4_IBUF)
     LUT2:I0->O           33   0.250   1.813  akey/u10/U4/output1 (pass4<2><2><4>)
     LUT6:I2->O            1   0.254   0.000  sbytes/Mmux_output<2><2>_47 (sbytes/Mmux_output<2><2>_47)
     MUXF7:I1->O           1   0.175   0.000  sbytes/Mmux_output<2><2>_3_f7_6 (sbytes/Mmux_output<2><2>_3_f77)
     MUXF8:I1->O          13   0.152   1.553  sbytes/Mmux_output<2><2>_2_f8_6 (pass1<2><2><7>)
     LUT6:I0->O            1   0.254   0.682  Mmux_pass3[2][0][7]_input[2][0][7]_mux_24_OUT2_SW0 (N142)
     LUT6:I5->O            1   0.254   0.000  Mmux_pass3[2][0][7]_input[2][0][7]_mux_24_OUT2 (pass3[2][0][7]_input[2][0][7]_mux_24_OUT<1>)
     FDR:D                     0.074          temp<2>_0_1
    ----------------------------------------
    Total                      8.467ns (2.741ns logic, 5.726ns route)
                                       (32.4% logic, 67.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 128 / 128
-------------------------------------------------------------------------
Offset:              4.118ns (Levels of Logic = 1)
  Source:            temp_output<0>_0_7 (FF)
  Destination:       output<0><0><7> (PAD)
  Source Clock:      clk rising

  Data Path: temp_output<0>_0_7 to output<0><0><7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.525   0.681  temp_output<0>_0_7 (temp_output<0>_0_7)
     OBUF:I->O                 2.912          output_0__0__7_OBUF (output<0><0><7>)
    ----------------------------------------
    Total                      4.118ns (3.437ns logic, 0.681ns route)
                                       (83.5% logic, 16.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.236|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 59.00 secs
Total CPU time to Xst completion: 59.04 secs
 
--> 

Total memory usage is 348348 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    0 (   0 filtered)

