
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.033380                       # Number of seconds simulated
sim_ticks                                 33379576000                       # Number of ticks simulated
final_tick                                33379576000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 108291                       # Simulator instruction rate (inst/s)
host_op_rate                                   166956                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              251031082                       # Simulator tick rate (ticks/s)
host_mem_usage                                 660356                       # Number of bytes of host memory used
host_seconds                                   132.97                       # Real time elapsed on the host
sim_insts                                    14399456                       # Number of instructions simulated
sim_ops                                      22200087                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED  33379576000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           54848                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          288448                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              343296                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        54848                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          54848                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        18112                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            18112                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              857                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             4507                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 5364                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks           283                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                 283                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            1643160                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data            8641452                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               10284612                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       1643160                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           1643160                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks          542607                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                542607                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks          542607                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           1643160                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data           8641452                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              10827220                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples       566.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples      1714.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples      9014.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000019000                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.014506982000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds            30                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds            30                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                17190                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                 509                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         5364                       # Number of read requests accepted
system.mem_ctrl.writeReqs                         283                       # Number of write requests accepted
system.mem_ctrl.readBursts                      10728                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                       566                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                  343296                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                    17248                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   343296                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                 18112                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                642                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                650                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                648                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                694                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                688                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                704                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                674                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                698                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                634                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                656                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               668                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11               654                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               636                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               724                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               692                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               666                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                 16                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                 16                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                 26                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                 28                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                 28                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                 60                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                 58                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                 35                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                 10                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                 30                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                54                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                64                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                34                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                40                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                28                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                12                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                    33379537000                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                  10728                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                   566                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     5130                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                     5134                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                      221                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                      218                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                       13                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                       12                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                      30                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                      30                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                      31                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                      31                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                      31                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                      31                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                      31                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                      31                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                      31                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                      31                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                      31                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                      31                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                      30                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                      30                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                      30                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                      30                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                      30                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                      30                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples         2955                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     121.903215                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    102.645995                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev     90.036840                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-63             46      1.56%      1.56% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::64-127         1295     43.82%     45.38% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-191         1260     42.64%     88.02% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::192-255           84      2.84%     90.86% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-319          111      3.76%     94.62% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::320-383           34      1.15%     95.77% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-447           29      0.98%     96.75% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::448-511           25      0.85%     97.60% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-575           71      2.40%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total          2955                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples           30                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean      355.733333                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean     145.703584                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev     957.518306                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-255             27     90.00%     90.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::768-1023            2      6.67%     96.67% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::5120-5375            1      3.33%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total             30                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples           30                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       17.966667                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      17.961811                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       0.413841                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16                 1      3.33%      3.33% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18                28     93.33%     96.67% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::19                 1      3.33%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total             30                       # Writes before turning the bus around for reads
system.mem_ctrl.masterReadBytes::.cpu.inst        54848                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data       288448                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks        17248                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 1643160.476334390696                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 8641451.886626720428                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 516723.160294187081                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         1714                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data         9014                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks          566                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     76597000                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data    512650000                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks 707413417000                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     44689.03                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     56872.64                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks 1249847026.50                       # Per-master write average memory access latency
system.mem_ctrl.totQLat                     385415000                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                589247000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                    42912000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      35926.08                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     4000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 54926.08                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                         10.28                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.52                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      10.28                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.54                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                        8000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.14                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.13                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.01                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        2.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       23.57                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                      7995                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                      314                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  74.52                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 55.48                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                     5911021.25                       # Average gap between requests
system.mem_ctrl.pageHitRate                     73.57                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                         0                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                         0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                        0                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy                     0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy                     0                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy                     0                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy                0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy                0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy                 0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy                       0                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower                      0                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime           32900175500                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE      14559000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF      217620000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF   30118965000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN    496615500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT      247156500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN   2284660000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  33379576000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                      69                       # Number of BP lookups
system.cpu.branchPred.condPredicted                69                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect                26                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                   35                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups              35                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses               35                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted           11                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  33379576000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     5038276                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     2107156                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           197                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            18                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  33379576000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  33379576000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     2155511                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            68                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    27                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     33379576000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         33379576                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    14399456                       # Number of instructions committed
system.cpu.committedOps                      22200087                       # Number of ops (including micro ops) committed
system.cpu.discardedOps                       1298464                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.cpi                               2.318114                       # CPI: cycles per instruction
system.cpu.ipc                               0.431385                       # IPC: instructions per cycle
system.cpu.op_class_0::No_OpClass               34178      0.15%      0.15% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 7157225     32.24%     32.39% # Class of committed instruction
system.cpu.op_class_0::IntMult                     11      0.00%     32.39% # Class of committed instruction
system.cpu.op_class_0::IntDiv                    1083      0.00%     32.40% # Class of committed instruction
system.cpu.op_class_0::FloatAdd               4194322     18.89%     51.29% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     51.29% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     51.29% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     51.29% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     51.29% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     51.29% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     51.29% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     51.29% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                    284      0.00%     51.29% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     51.29% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                    403      0.00%     51.29% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      6      0.00%     51.29% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                    664      0.00%     51.30% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                   482      0.00%     51.30% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     51.30% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     51.30% # Class of committed instruction
system.cpu.op_class_0::SimdShift                  102      0.00%     51.30% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     51.30% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     51.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd           2097152      9.45%     60.75% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     60.75% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     60.75% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     60.75% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     60.75% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     60.75% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult          2097152      9.45%     70.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     70.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     70.19% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     70.19% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     70.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     70.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     70.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     70.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     70.19% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     70.19% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     70.19% # Class of committed instruction
system.cpu.op_class_0::MemRead                  52962      0.24%     70.43% # Class of committed instruction
system.cpu.op_class_0::MemWrite                  9463      0.04%     70.47% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead           4457110     20.08%     90.55% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite          2097488      9.45%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 22200087                       # Class of committed instruction
system.cpu.tickCycles                        31064339                       # Number of cycles that the object actually ticked
system.cpu.idleCycles                         2315237                       # Total number of cycles that the object has spent stopped
system.cpu.fetch2.int_instructions                 73                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.load_instructions                 0                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions                0                       # Number of memory store instructions successfully decoded
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  33379576000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.632011                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             7144699                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             96965                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             73.683277                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            239000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   255.632011                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998563                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998563                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          101                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           73                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          14386989                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         14386989                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  33379576000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      4941548                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         4941548                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      2106186                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2106186                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      7047734                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          7047734                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      7047734                       # number of overall hits
system.cpu.dcache.overall_hits::total         7047734                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        96513                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         96513                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          765                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          765                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        97278                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          97278                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        97278                       # number of overall misses
system.cpu.dcache.overall_misses::total         97278                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   2958924000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2958924000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     86248000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     86248000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   3045172000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3045172000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   3045172000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3045172000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      5038061                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      5038061                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      2106951                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2106951                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      7145012                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      7145012                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      7145012                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      7145012                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.019157                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.019157                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000363                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000363                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.013615                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013615                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.013615                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.013615                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 30658.294737                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 30658.294737                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 112742.483660                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 112742.483660                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 31303.809700                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 31303.809700                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 31303.809700                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 31303.809700                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        36314                       # number of writebacks
system.cpu.dcache.writebacks::total             36314                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           28                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           28                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          285                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          285                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data          313                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          313                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          313                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          313                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        96485                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        96485                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          480                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          480                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data        96965                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        96965                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        96965                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        96965                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2763802000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2763802000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     55253000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     55253000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2819055000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2819055000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2819055000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2819055000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.019151                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.019151                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000228                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000228                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.013571                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013571                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013571                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013571                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 28644.887806                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 28644.887806                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 115110.416667                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 115110.416667                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 29072.912907                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 29072.912907                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 29072.912907                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 29072.912907                       # average overall mshr miss latency
system.cpu.dcache.replacements                  96709                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  33379576000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           255.788278                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2155510                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1052                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2048.963878                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            113000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.788278                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999173                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999173                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          203                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4312074                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4312074                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  33379576000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      2154458                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2154458                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      2154458                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2154458                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2154458                       # number of overall hits
system.cpu.icache.overall_hits::total         2154458                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1053                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1053                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1053                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1053                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1053                       # number of overall misses
system.cpu.icache.overall_misses::total          1053                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    110376000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    110376000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    110376000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    110376000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    110376000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    110376000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2155511                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2155511                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      2155511                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2155511                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2155511                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2155511                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000489                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000489                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000489                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000489                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000489                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000489                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 104820.512821                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 104820.512821                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 104820.512821                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 104820.512821                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 104820.512821                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 104820.512821                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1053                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1053                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1053                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1053                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1053                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1053                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    108272000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    108272000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    108272000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    108272000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    108272000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    108272000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000489                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000489                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000489                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000489                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000489                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000489                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 102822.412156                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 102822.412156                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 102822.412156                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 102822.412156                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 102822.412156                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 102822.412156                       # average overall mshr miss latency
system.cpu.icache.replacements                    796                       # number of replacements
system.l2bus.snoop_filter.tot_requests         195523                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests        97506                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops              133                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops          133                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED  33379576000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               97537                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty         36597                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             62177                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                480                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               480                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          97538                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         2901                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side       290639                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                  293540                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        67328                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      8529856                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  8597184                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                              1269                       # Total snoops (count)
system.l2bus.snoopTraffic                       18112                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              99287                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.001380                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.037121                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    99150     99.86%     99.86% # Request fanout histogram
system.l2bus.snoop_fanout::1                      137      0.14%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                99287                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy            268151000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.8                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3156000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy           290895000                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.9                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  33379576000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3736.241925                       # Cycle average of tags in use
system.l2cache.tags.total_refs                 195485                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 5364                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                36.443885                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                92000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.cpu.inst   479.093405                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  3257.148519                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.116966                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.795202                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.912168                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         4095                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           65                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          256                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4         3774                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.999756                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses              1569524                       # Number of tag accesses
system.l2cache.tags.data_accesses             1569524                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED  33379576000                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::.writebacks        36314                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        36314                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::.cpu.data           43                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total               43                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::.cpu.inst          195                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data        92415                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        92610                       # number of ReadSharedReq hits
system.l2cache.demand_hits::.cpu.inst             195                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data           92458                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               92653                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            195                       # number of overall hits
system.l2cache.overall_hits::.cpu.data          92458                       # number of overall hits
system.l2cache.overall_hits::total              92653                       # number of overall hits
system.l2cache.ReadExReq_misses::.cpu.data          437                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            437                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::.cpu.inst          858                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         4070                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         4928                       # number of ReadSharedReq misses
system.l2cache.demand_misses::.cpu.inst           858                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          4507                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              5365                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          858                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         4507                       # number of overall misses
system.l2cache.overall_misses::total             5365                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     52899000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     52899000                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    101014000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    532596000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    633610000                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::.cpu.inst    101014000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    585495000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    686509000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    101014000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    585495000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    686509000                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::.writebacks        36314                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        36314                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu.data          480                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total          480                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.inst         1053                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        96485                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        97538                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::.cpu.inst         1053                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        96965                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           98018                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         1053                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        96965                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          98018                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.910417                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.910417                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.814815                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.042183                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.050524                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.814815                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.046481                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.054735                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.814815                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.046481                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.054735                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 121050.343249                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 121050.343249                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 117731.934732                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 130858.968059                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 128573.457792                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::.cpu.inst 117731.934732                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 129907.921012                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 127960.671016                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 117731.934732                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 129907.921012                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 127960.671016                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks            283                       # number of writebacks
system.l2cache.writebacks::total                  283                       # number of writebacks
system.l2cache.CleanEvict_mshr_misses::.writebacks           34                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           34                       # number of CleanEvict MSHR misses
system.l2cache.ReadExReq_mshr_misses::.cpu.data          437                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          437                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          858                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         4070                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         4928                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::.cpu.inst          858                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         4507                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         5365                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          858                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         4507                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         5365                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     44159000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     44159000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     83874000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    451196000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    535070000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.inst     83874000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    495355000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    579229000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     83874000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    495355000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    579229000                       # number of overall MSHR miss cycles
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.910417                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.910417                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.814815                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.042183                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.050524                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.814815                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.046481                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.054735                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.814815                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.046481                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.054735                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 101050.343249                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 101050.343249                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 97755.244755                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 110858.968059                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 108577.516234                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 97755.244755                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 109907.921012                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 107964.398882                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 97755.244755                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 109907.921012                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 107964.398882                       # average overall mshr miss latency
system.l2cache.replacements                      1269                       # number of replacements
system.membus.snoop_filter.tot_requests          6533                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         1169                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  33379576000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               4927                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          283                       # Transaction distribution
system.membus.trans_dist::CleanEvict              886                       # Transaction distribution
system.membus.trans_dist::ReadExReq               437                       # Transaction distribution
system.membus.trans_dist::ReadExResp              437                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4927                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        11897                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        11897                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  11897                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       361408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       361408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  361408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              5364                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5364    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                5364                       # Request fanout histogram
system.membus.reqLayer2.occupancy             7665000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           26829500                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
