Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Mon Apr 17 18:04:50 2023
| Host         : Deez running 64-bit Ubuntu 22.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_test_timing_summary_routed.rpt -pb main_test_timing_summary_routed.pb -rpx main_test_timing_summary_routed.rpx -warn_on_violation
| Design       : main_test
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.619        0.000                      0                  185        0.141        0.000                      0                  185        4.500        0.000                       0                   107  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.619        0.000                      0                  185        0.141        0.000                      0                  185        4.500        0.000                       0                   107  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.619ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.141ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.619ns  (required time - arrival time)
  Source:                 tx/clk_cnt_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/clk_cnt_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.418ns  (logic 2.190ns (49.566%)  route 2.228ns (50.434%))
  Logic Levels:           11  (CARRY4=9 LUT2=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.972ns = ( 13.972 - 10.000 ) 
    Source Clock Delay      (SCD):    4.222ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.291     4.222    tx/clk_IBUF_BUFG
    SLICE_X88Y128        FDRE                                         r  tx/clk_cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y128        FDRE (Prop_fdre_C_Q)         0.393     4.615 f  tx/clk_cnt_reg[26]/Q
                         net (fo=3, routed)           0.848     5.462    tx/clk_cnt_reg[26]
    SLICE_X89Y127        LUT2 (Prop_lut2_I0_O)        0.097     5.559 r  tx/state1_carry__2_i_7/O
                         net (fo=1, routed)           0.000     5.559    tx/state1_carry__2_i_7_n_0
    SLICE_X89Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.971 r  tx/state1_carry__2/CO[3]
                         net (fo=74, routed)          1.373     7.345    tx/state1_carry__2_n_0
    SLICE_X88Y122        LUT2 (Prop_lut2_I1_O)        0.097     7.442 r  tx/clk_cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     7.442    tx/clk_cnt[0]_i_6_n_0
    SLICE_X88Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     7.844 r  tx/clk_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.844    tx/clk_cnt_reg[0]_i_2_n_0
    SLICE_X88Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.936 r  tx/clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.936    tx/clk_cnt_reg[4]_i_1_n_0
    SLICE_X88Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.028 r  tx/clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.007     8.035    tx/clk_cnt_reg[8]_i_1_n_0
    SLICE_X88Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.127 r  tx/clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.127    tx/clk_cnt_reg[12]_i_1_n_0
    SLICE_X88Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.219 r  tx/clk_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.219    tx/clk_cnt_reg[16]_i_1_n_0
    SLICE_X88Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.311 r  tx/clk_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.311    tx/clk_cnt_reg[20]_i_1_n_0
    SLICE_X88Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.403 r  tx/clk_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.403    tx/clk_cnt_reg[24]_i_1_n_0
    SLICE_X88Y129        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     8.640 r  tx/clk_cnt_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.640    tx/clk_cnt_reg[28]_i_1_n_4
    SLICE_X88Y129        FDRE                                         r  tx/clk_cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.194    13.972    tx/clk_IBUF_BUFG
    SLICE_X88Y129        FDRE                                         r  tx/clk_cnt_reg[31]/C
                         clock pessimism              0.229    14.201    
                         clock uncertainty           -0.035    14.166    
    SLICE_X88Y129        FDRE (Setup_fdre_C_D)        0.094    14.260    tx/clk_cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         14.260    
                         arrival time                          -8.640    
  -------------------------------------------------------------------
                         slack                                  5.619    

Slack (MET) :             5.633ns  (required time - arrival time)
  Source:                 tx/clk_cnt_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/clk_cnt_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.404ns  (logic 2.176ns (49.406%)  route 2.228ns (50.594%))
  Logic Levels:           11  (CARRY4=9 LUT2=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.972ns = ( 13.972 - 10.000 ) 
    Source Clock Delay      (SCD):    4.222ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.291     4.222    tx/clk_IBUF_BUFG
    SLICE_X88Y128        FDRE                                         r  tx/clk_cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y128        FDRE (Prop_fdre_C_Q)         0.393     4.615 f  tx/clk_cnt_reg[26]/Q
                         net (fo=3, routed)           0.848     5.462    tx/clk_cnt_reg[26]
    SLICE_X89Y127        LUT2 (Prop_lut2_I0_O)        0.097     5.559 r  tx/state1_carry__2_i_7/O
                         net (fo=1, routed)           0.000     5.559    tx/state1_carry__2_i_7_n_0
    SLICE_X89Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.971 r  tx/state1_carry__2/CO[3]
                         net (fo=74, routed)          1.373     7.345    tx/state1_carry__2_n_0
    SLICE_X88Y122        LUT2 (Prop_lut2_I1_O)        0.097     7.442 r  tx/clk_cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     7.442    tx/clk_cnt[0]_i_6_n_0
    SLICE_X88Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     7.844 r  tx/clk_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.844    tx/clk_cnt_reg[0]_i_2_n_0
    SLICE_X88Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.936 r  tx/clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.936    tx/clk_cnt_reg[4]_i_1_n_0
    SLICE_X88Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.028 r  tx/clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.007     8.035    tx/clk_cnt_reg[8]_i_1_n_0
    SLICE_X88Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.127 r  tx/clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.127    tx/clk_cnt_reg[12]_i_1_n_0
    SLICE_X88Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.219 r  tx/clk_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.219    tx/clk_cnt_reg[16]_i_1_n_0
    SLICE_X88Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.311 r  tx/clk_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.311    tx/clk_cnt_reg[20]_i_1_n_0
    SLICE_X88Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.403 r  tx/clk_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.403    tx/clk_cnt_reg[24]_i_1_n_0
    SLICE_X88Y129        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     8.626 r  tx/clk_cnt_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.626    tx/clk_cnt_reg[28]_i_1_n_6
    SLICE_X88Y129        FDRE                                         r  tx/clk_cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.194    13.972    tx/clk_IBUF_BUFG
    SLICE_X88Y129        FDRE                                         r  tx/clk_cnt_reg[29]/C
                         clock pessimism              0.229    14.201    
                         clock uncertainty           -0.035    14.166    
    SLICE_X88Y129        FDRE (Setup_fdre_C_D)        0.094    14.260    tx/clk_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         14.260    
                         arrival time                          -8.626    
  -------------------------------------------------------------------
                         slack                                  5.633    

Slack (MET) :             5.676ns  (required time - arrival time)
  Source:                 tx/clk_cnt_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/clk_cnt_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.361ns  (logic 2.133ns (48.907%)  route 2.228ns (51.093%))
  Logic Levels:           11  (CARRY4=9 LUT2=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.972ns = ( 13.972 - 10.000 ) 
    Source Clock Delay      (SCD):    4.222ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.291     4.222    tx/clk_IBUF_BUFG
    SLICE_X88Y128        FDRE                                         r  tx/clk_cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y128        FDRE (Prop_fdre_C_Q)         0.393     4.615 f  tx/clk_cnt_reg[26]/Q
                         net (fo=3, routed)           0.848     5.462    tx/clk_cnt_reg[26]
    SLICE_X89Y127        LUT2 (Prop_lut2_I0_O)        0.097     5.559 r  tx/state1_carry__2_i_7/O
                         net (fo=1, routed)           0.000     5.559    tx/state1_carry__2_i_7_n_0
    SLICE_X89Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.971 r  tx/state1_carry__2/CO[3]
                         net (fo=74, routed)          1.373     7.345    tx/state1_carry__2_n_0
    SLICE_X88Y122        LUT2 (Prop_lut2_I1_O)        0.097     7.442 r  tx/clk_cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     7.442    tx/clk_cnt[0]_i_6_n_0
    SLICE_X88Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     7.844 r  tx/clk_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.844    tx/clk_cnt_reg[0]_i_2_n_0
    SLICE_X88Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.936 r  tx/clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.936    tx/clk_cnt_reg[4]_i_1_n_0
    SLICE_X88Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.028 r  tx/clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.007     8.035    tx/clk_cnt_reg[8]_i_1_n_0
    SLICE_X88Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.127 r  tx/clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.127    tx/clk_cnt_reg[12]_i_1_n_0
    SLICE_X88Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.219 r  tx/clk_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.219    tx/clk_cnt_reg[16]_i_1_n_0
    SLICE_X88Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.311 r  tx/clk_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.311    tx/clk_cnt_reg[20]_i_1_n_0
    SLICE_X88Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.403 r  tx/clk_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.403    tx/clk_cnt_reg[24]_i_1_n_0
    SLICE_X88Y129        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     8.583 r  tx/clk_cnt_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.583    tx/clk_cnt_reg[28]_i_1_n_5
    SLICE_X88Y129        FDRE                                         r  tx/clk_cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.194    13.972    tx/clk_IBUF_BUFG
    SLICE_X88Y129        FDRE                                         r  tx/clk_cnt_reg[30]/C
                         clock pessimism              0.229    14.201    
                         clock uncertainty           -0.035    14.166    
    SLICE_X88Y129        FDRE (Setup_fdre_C_D)        0.094    14.260    tx/clk_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         14.260    
                         arrival time                          -8.583    
  -------------------------------------------------------------------
                         slack                                  5.676    

Slack (MET) :             5.699ns  (required time - arrival time)
  Source:                 tx/clk_cnt_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/clk_cnt_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.338ns  (logic 2.110ns (48.636%)  route 2.228ns (51.364%))
  Logic Levels:           11  (CARRY4=9 LUT2=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.972ns = ( 13.972 - 10.000 ) 
    Source Clock Delay      (SCD):    4.222ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.291     4.222    tx/clk_IBUF_BUFG
    SLICE_X88Y128        FDRE                                         r  tx/clk_cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y128        FDRE (Prop_fdre_C_Q)         0.393     4.615 f  tx/clk_cnt_reg[26]/Q
                         net (fo=3, routed)           0.848     5.462    tx/clk_cnt_reg[26]
    SLICE_X89Y127        LUT2 (Prop_lut2_I0_O)        0.097     5.559 r  tx/state1_carry__2_i_7/O
                         net (fo=1, routed)           0.000     5.559    tx/state1_carry__2_i_7_n_0
    SLICE_X89Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.971 r  tx/state1_carry__2/CO[3]
                         net (fo=74, routed)          1.373     7.345    tx/state1_carry__2_n_0
    SLICE_X88Y122        LUT2 (Prop_lut2_I1_O)        0.097     7.442 r  tx/clk_cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     7.442    tx/clk_cnt[0]_i_6_n_0
    SLICE_X88Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     7.844 r  tx/clk_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.844    tx/clk_cnt_reg[0]_i_2_n_0
    SLICE_X88Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.936 r  tx/clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.936    tx/clk_cnt_reg[4]_i_1_n_0
    SLICE_X88Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.028 r  tx/clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.007     8.035    tx/clk_cnt_reg[8]_i_1_n_0
    SLICE_X88Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.127 r  tx/clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.127    tx/clk_cnt_reg[12]_i_1_n_0
    SLICE_X88Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.219 r  tx/clk_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.219    tx/clk_cnt_reg[16]_i_1_n_0
    SLICE_X88Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.311 r  tx/clk_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.311    tx/clk_cnt_reg[20]_i_1_n_0
    SLICE_X88Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.403 r  tx/clk_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.403    tx/clk_cnt_reg[24]_i_1_n_0
    SLICE_X88Y129        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     8.560 r  tx/clk_cnt_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.560    tx/clk_cnt_reg[28]_i_1_n_7
    SLICE_X88Y129        FDRE                                         r  tx/clk_cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.194    13.972    tx/clk_IBUF_BUFG
    SLICE_X88Y129        FDRE                                         r  tx/clk_cnt_reg[28]/C
                         clock pessimism              0.229    14.201    
                         clock uncertainty           -0.035    14.166    
    SLICE_X88Y129        FDRE (Setup_fdre_C_D)        0.094    14.260    tx/clk_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         14.260    
                         arrival time                          -8.560    
  -------------------------------------------------------------------
                         slack                                  5.699    

Slack (MET) :             5.715ns  (required time - arrival time)
  Source:                 tx/clk_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/clk_cnt_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.305ns  (logic 2.365ns (54.940%)  route 1.940ns (45.060%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.970ns = ( 13.970 - 10.000 ) 
    Source Clock Delay      (SCD):    4.221ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.290     4.221    tx/clk_IBUF_BUFG
    SLICE_X88Y122        FDRE                                         r  tx/clk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y122        FDRE (Prop_fdre_C_Q)         0.393     4.614 f  tx/clk_cnt_reg[2]/Q
                         net (fo=3, routed)           0.552     5.165    tx/clk_cnt_reg[2]
    SLICE_X89Y124        LUT2 (Prop_lut2_I0_O)        0.097     5.262 r  tx/state1_carry_i_7/O
                         net (fo=1, routed)           0.000     5.262    tx/state1_carry_i_7_n_0
    SLICE_X89Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.674 r  tx/state1_carry/CO[3]
                         net (fo=1, routed)           0.007     5.682    tx/state1_carry_n_0
    SLICE_X89Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.771 r  tx/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.771    tx/state1_carry__0_n_0
    SLICE_X89Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.860 r  tx/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.860    tx/state1_carry__1_n_0
    SLICE_X89Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.949 r  tx/state1_carry__2/CO[3]
                         net (fo=74, routed)          1.373     7.322    tx/state1_carry__2_n_0
    SLICE_X88Y122        LUT2 (Prop_lut2_I1_O)        0.097     7.419 r  tx/clk_cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     7.419    tx/clk_cnt[0]_i_6_n_0
    SLICE_X88Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     7.821 r  tx/clk_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.821    tx/clk_cnt_reg[0]_i_2_n_0
    SLICE_X88Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.913 r  tx/clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.913    tx/clk_cnt_reg[4]_i_1_n_0
    SLICE_X88Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.005 r  tx/clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.007     8.013    tx/clk_cnt_reg[8]_i_1_n_0
    SLICE_X88Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.105 r  tx/clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.105    tx/clk_cnt_reg[12]_i_1_n_0
    SLICE_X88Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.197 r  tx/clk_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.197    tx/clk_cnt_reg[16]_i_1_n_0
    SLICE_X88Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.289 r  tx/clk_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.289    tx/clk_cnt_reg[20]_i_1_n_0
    SLICE_X88Y128        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     8.526 r  tx/clk_cnt_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.526    tx/clk_cnt_reg[24]_i_1_n_4
    SLICE_X88Y128        FDRE                                         r  tx/clk_cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.192    13.970    tx/clk_IBUF_BUFG
    SLICE_X88Y128        FDRE                                         r  tx/clk_cnt_reg[27]/C
                         clock pessimism              0.212    14.182    
                         clock uncertainty           -0.035    14.147    
    SLICE_X88Y128        FDRE (Setup_fdre_C_D)        0.094    14.241    tx/clk_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         14.241    
                         arrival time                          -8.526    
  -------------------------------------------------------------------
                         slack                                  5.715    

Slack (MET) :             5.729ns  (required time - arrival time)
  Source:                 tx/clk_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/clk_cnt_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.291ns  (logic 2.351ns (54.793%)  route 1.940ns (45.207%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.970ns = ( 13.970 - 10.000 ) 
    Source Clock Delay      (SCD):    4.221ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.290     4.221    tx/clk_IBUF_BUFG
    SLICE_X88Y122        FDRE                                         r  tx/clk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y122        FDRE (Prop_fdre_C_Q)         0.393     4.614 f  tx/clk_cnt_reg[2]/Q
                         net (fo=3, routed)           0.552     5.165    tx/clk_cnt_reg[2]
    SLICE_X89Y124        LUT2 (Prop_lut2_I0_O)        0.097     5.262 r  tx/state1_carry_i_7/O
                         net (fo=1, routed)           0.000     5.262    tx/state1_carry_i_7_n_0
    SLICE_X89Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.674 r  tx/state1_carry/CO[3]
                         net (fo=1, routed)           0.007     5.682    tx/state1_carry_n_0
    SLICE_X89Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.771 r  tx/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.771    tx/state1_carry__0_n_0
    SLICE_X89Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.860 r  tx/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.860    tx/state1_carry__1_n_0
    SLICE_X89Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.949 r  tx/state1_carry__2/CO[3]
                         net (fo=74, routed)          1.373     7.322    tx/state1_carry__2_n_0
    SLICE_X88Y122        LUT2 (Prop_lut2_I1_O)        0.097     7.419 r  tx/clk_cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     7.419    tx/clk_cnt[0]_i_6_n_0
    SLICE_X88Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     7.821 r  tx/clk_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.821    tx/clk_cnt_reg[0]_i_2_n_0
    SLICE_X88Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.913 r  tx/clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.913    tx/clk_cnt_reg[4]_i_1_n_0
    SLICE_X88Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.005 r  tx/clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.007     8.013    tx/clk_cnt_reg[8]_i_1_n_0
    SLICE_X88Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.105 r  tx/clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.105    tx/clk_cnt_reg[12]_i_1_n_0
    SLICE_X88Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.197 r  tx/clk_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.197    tx/clk_cnt_reg[16]_i_1_n_0
    SLICE_X88Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.289 r  tx/clk_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.289    tx/clk_cnt_reg[20]_i_1_n_0
    SLICE_X88Y128        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     8.512 r  tx/clk_cnt_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.512    tx/clk_cnt_reg[24]_i_1_n_6
    SLICE_X88Y128        FDRE                                         r  tx/clk_cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.192    13.970    tx/clk_IBUF_BUFG
    SLICE_X88Y128        FDRE                                         r  tx/clk_cnt_reg[25]/C
                         clock pessimism              0.212    14.182    
                         clock uncertainty           -0.035    14.147    
    SLICE_X88Y128        FDRE (Setup_fdre_C_D)        0.094    14.241    tx/clk_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         14.241    
                         arrival time                          -8.512    
  -------------------------------------------------------------------
                         slack                                  5.729    

Slack (MET) :             5.772ns  (required time - arrival time)
  Source:                 tx/clk_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/clk_cnt_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.248ns  (logic 2.308ns (54.335%)  route 1.940ns (45.665%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.970ns = ( 13.970 - 10.000 ) 
    Source Clock Delay      (SCD):    4.221ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.290     4.221    tx/clk_IBUF_BUFG
    SLICE_X88Y122        FDRE                                         r  tx/clk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y122        FDRE (Prop_fdre_C_Q)         0.393     4.614 f  tx/clk_cnt_reg[2]/Q
                         net (fo=3, routed)           0.552     5.165    tx/clk_cnt_reg[2]
    SLICE_X89Y124        LUT2 (Prop_lut2_I0_O)        0.097     5.262 r  tx/state1_carry_i_7/O
                         net (fo=1, routed)           0.000     5.262    tx/state1_carry_i_7_n_0
    SLICE_X89Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.674 r  tx/state1_carry/CO[3]
                         net (fo=1, routed)           0.007     5.682    tx/state1_carry_n_0
    SLICE_X89Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.771 r  tx/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.771    tx/state1_carry__0_n_0
    SLICE_X89Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.860 r  tx/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.860    tx/state1_carry__1_n_0
    SLICE_X89Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.949 r  tx/state1_carry__2/CO[3]
                         net (fo=74, routed)          1.373     7.322    tx/state1_carry__2_n_0
    SLICE_X88Y122        LUT2 (Prop_lut2_I1_O)        0.097     7.419 r  tx/clk_cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     7.419    tx/clk_cnt[0]_i_6_n_0
    SLICE_X88Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     7.821 r  tx/clk_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.821    tx/clk_cnt_reg[0]_i_2_n_0
    SLICE_X88Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.913 r  tx/clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.913    tx/clk_cnt_reg[4]_i_1_n_0
    SLICE_X88Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.005 r  tx/clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.007     8.013    tx/clk_cnt_reg[8]_i_1_n_0
    SLICE_X88Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.105 r  tx/clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.105    tx/clk_cnt_reg[12]_i_1_n_0
    SLICE_X88Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.197 r  tx/clk_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.197    tx/clk_cnt_reg[16]_i_1_n_0
    SLICE_X88Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.289 r  tx/clk_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.289    tx/clk_cnt_reg[20]_i_1_n_0
    SLICE_X88Y128        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     8.469 r  tx/clk_cnt_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.469    tx/clk_cnt_reg[24]_i_1_n_5
    SLICE_X88Y128        FDRE                                         r  tx/clk_cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.192    13.970    tx/clk_IBUF_BUFG
    SLICE_X88Y128        FDRE                                         r  tx/clk_cnt_reg[26]/C
                         clock pessimism              0.212    14.182    
                         clock uncertainty           -0.035    14.147    
    SLICE_X88Y128        FDRE (Setup_fdre_C_D)        0.094    14.241    tx/clk_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         14.241    
                         arrival time                          -8.469    
  -------------------------------------------------------------------
                         slack                                  5.772    

Slack (MET) :             5.795ns  (required time - arrival time)
  Source:                 tx/clk_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/clk_cnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.225ns  (logic 2.285ns (54.087%)  route 1.940ns (45.913%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.970ns = ( 13.970 - 10.000 ) 
    Source Clock Delay      (SCD):    4.221ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.290     4.221    tx/clk_IBUF_BUFG
    SLICE_X88Y122        FDRE                                         r  tx/clk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y122        FDRE (Prop_fdre_C_Q)         0.393     4.614 f  tx/clk_cnt_reg[2]/Q
                         net (fo=3, routed)           0.552     5.165    tx/clk_cnt_reg[2]
    SLICE_X89Y124        LUT2 (Prop_lut2_I0_O)        0.097     5.262 r  tx/state1_carry_i_7/O
                         net (fo=1, routed)           0.000     5.262    tx/state1_carry_i_7_n_0
    SLICE_X89Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.674 r  tx/state1_carry/CO[3]
                         net (fo=1, routed)           0.007     5.682    tx/state1_carry_n_0
    SLICE_X89Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.771 r  tx/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.771    tx/state1_carry__0_n_0
    SLICE_X89Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.860 r  tx/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.860    tx/state1_carry__1_n_0
    SLICE_X89Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.949 r  tx/state1_carry__2/CO[3]
                         net (fo=74, routed)          1.373     7.322    tx/state1_carry__2_n_0
    SLICE_X88Y122        LUT2 (Prop_lut2_I1_O)        0.097     7.419 r  tx/clk_cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     7.419    tx/clk_cnt[0]_i_6_n_0
    SLICE_X88Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     7.821 r  tx/clk_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.821    tx/clk_cnt_reg[0]_i_2_n_0
    SLICE_X88Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.913 r  tx/clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.913    tx/clk_cnt_reg[4]_i_1_n_0
    SLICE_X88Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.005 r  tx/clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.007     8.013    tx/clk_cnt_reg[8]_i_1_n_0
    SLICE_X88Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.105 r  tx/clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.105    tx/clk_cnt_reg[12]_i_1_n_0
    SLICE_X88Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.197 r  tx/clk_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.197    tx/clk_cnt_reg[16]_i_1_n_0
    SLICE_X88Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.289 r  tx/clk_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.289    tx/clk_cnt_reg[20]_i_1_n_0
    SLICE_X88Y128        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     8.446 r  tx/clk_cnt_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.446    tx/clk_cnt_reg[24]_i_1_n_7
    SLICE_X88Y128        FDRE                                         r  tx/clk_cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.192    13.970    tx/clk_IBUF_BUFG
    SLICE_X88Y128        FDRE                                         r  tx/clk_cnt_reg[24]/C
                         clock pessimism              0.212    14.182    
                         clock uncertainty           -0.035    14.147    
    SLICE_X88Y128        FDRE (Setup_fdre_C_D)        0.094    14.241    tx/clk_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         14.241    
                         arrival time                          -8.446    
  -------------------------------------------------------------------
                         slack                                  5.795    

Slack (MET) :             5.801ns  (required time - arrival time)
  Source:                 tx/clk_cnt_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/clk_cnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.234ns  (logic 2.006ns (47.375%)  route 2.228ns (52.625%))
  Logic Levels:           9  (CARRY4=7 LUT2=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.970ns = ( 13.970 - 10.000 ) 
    Source Clock Delay      (SCD):    4.222ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.291     4.222    tx/clk_IBUF_BUFG
    SLICE_X88Y128        FDRE                                         r  tx/clk_cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y128        FDRE (Prop_fdre_C_Q)         0.393     4.615 f  tx/clk_cnt_reg[26]/Q
                         net (fo=3, routed)           0.848     5.462    tx/clk_cnt_reg[26]
    SLICE_X89Y127        LUT2 (Prop_lut2_I0_O)        0.097     5.559 r  tx/state1_carry__2_i_7/O
                         net (fo=1, routed)           0.000     5.559    tx/state1_carry__2_i_7_n_0
    SLICE_X89Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.971 r  tx/state1_carry__2/CO[3]
                         net (fo=74, routed)          1.373     7.345    tx/state1_carry__2_n_0
    SLICE_X88Y122        LUT2 (Prop_lut2_I1_O)        0.097     7.442 r  tx/clk_cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     7.442    tx/clk_cnt[0]_i_6_n_0
    SLICE_X88Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     7.844 r  tx/clk_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.844    tx/clk_cnt_reg[0]_i_2_n_0
    SLICE_X88Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.936 r  tx/clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.936    tx/clk_cnt_reg[4]_i_1_n_0
    SLICE_X88Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.028 r  tx/clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.007     8.035    tx/clk_cnt_reg[8]_i_1_n_0
    SLICE_X88Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.127 r  tx/clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.127    tx/clk_cnt_reg[12]_i_1_n_0
    SLICE_X88Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.219 r  tx/clk_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.219    tx/clk_cnt_reg[16]_i_1_n_0
    SLICE_X88Y127        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     8.456 r  tx/clk_cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.456    tx/clk_cnt_reg[20]_i_1_n_4
    SLICE_X88Y127        FDRE                                         r  tx/clk_cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.192    13.970    tx/clk_IBUF_BUFG
    SLICE_X88Y127        FDRE                                         r  tx/clk_cnt_reg[23]/C
                         clock pessimism              0.229    14.199    
                         clock uncertainty           -0.035    14.164    
    SLICE_X88Y127        FDRE (Setup_fdre_C_D)        0.094    14.258    tx/clk_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         14.258    
                         arrival time                          -8.456    
  -------------------------------------------------------------------
                         slack                                  5.801    

Slack (MET) :             5.815ns  (required time - arrival time)
  Source:                 tx/clk_cnt_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/clk_cnt_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.220ns  (logic 1.992ns (47.200%)  route 2.228ns (52.800%))
  Logic Levels:           9  (CARRY4=7 LUT2=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.970ns = ( 13.970 - 10.000 ) 
    Source Clock Delay      (SCD):    4.222ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.291     4.222    tx/clk_IBUF_BUFG
    SLICE_X88Y128        FDRE                                         r  tx/clk_cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y128        FDRE (Prop_fdre_C_Q)         0.393     4.615 f  tx/clk_cnt_reg[26]/Q
                         net (fo=3, routed)           0.848     5.462    tx/clk_cnt_reg[26]
    SLICE_X89Y127        LUT2 (Prop_lut2_I0_O)        0.097     5.559 r  tx/state1_carry__2_i_7/O
                         net (fo=1, routed)           0.000     5.559    tx/state1_carry__2_i_7_n_0
    SLICE_X89Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.971 r  tx/state1_carry__2/CO[3]
                         net (fo=74, routed)          1.373     7.345    tx/state1_carry__2_n_0
    SLICE_X88Y122        LUT2 (Prop_lut2_I1_O)        0.097     7.442 r  tx/clk_cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     7.442    tx/clk_cnt[0]_i_6_n_0
    SLICE_X88Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     7.844 r  tx/clk_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.844    tx/clk_cnt_reg[0]_i_2_n_0
    SLICE_X88Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.936 r  tx/clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.936    tx/clk_cnt_reg[4]_i_1_n_0
    SLICE_X88Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.028 r  tx/clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.007     8.035    tx/clk_cnt_reg[8]_i_1_n_0
    SLICE_X88Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.127 r  tx/clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.127    tx/clk_cnt_reg[12]_i_1_n_0
    SLICE_X88Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.219 r  tx/clk_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.219    tx/clk_cnt_reg[16]_i_1_n_0
    SLICE_X88Y127        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     8.442 r  tx/clk_cnt_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.442    tx/clk_cnt_reg[20]_i_1_n_6
    SLICE_X88Y127        FDRE                                         r  tx/clk_cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.192    13.970    tx/clk_IBUF_BUFG
    SLICE_X88Y127        FDRE                                         r  tx/clk_cnt_reg[21]/C
                         clock pessimism              0.229    14.199    
                         clock uncertainty           -0.035    14.164    
    SLICE_X88Y127        FDRE (Setup_fdre_C_D)        0.094    14.258    tx/clk_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         14.258    
                         arrival time                          -8.442    
  -------------------------------------------------------------------
                         slack                                  5.815    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 tmp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bytes_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.141ns (70.246%)  route 0.060ns (29.754%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.589     1.508    clk_IBUF_BUFG
    SLICE_X86Y123        FDRE                                         r  tmp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y123        FDRE (Prop_fdre_C_Q)         0.141     1.649 r  tmp_reg[2]/Q
                         net (fo=2, routed)           0.060     1.709    tmp[2]
    SLICE_X87Y123        FDRE                                         r  bytes_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.857     2.023    clk_IBUF_BUFG
    SLICE_X87Y123        FDRE                                         r  bytes_reg[2]/C
                         clock pessimism             -0.501     1.521    
    SLICE_X87Y123        FDRE (Hold_fdre_C_D)         0.047     1.568    bytes_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 tmp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bytes_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.404%)  route 0.123ns (46.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.589     1.508    clk_IBUF_BUFG
    SLICE_X86Y123        FDRE                                         r  tmp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y123        FDRE (Prop_fdre_C_Q)         0.141     1.649 r  tmp_reg[4]/Q
                         net (fo=2, routed)           0.123     1.772    tmp[4]
    SLICE_X87Y123        FDRE                                         r  bytes_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.857     2.023    clk_IBUF_BUFG
    SLICE_X87Y123        FDRE                                         r  bytes_reg[4]/C
                         clock pessimism             -0.501     1.521    
    SLICE_X87Y123        FDRE (Hold_fdre_C_D)         0.075     1.596    bytes_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 method/nfsr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            method/nfsr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.097%)  route 0.110ns (43.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.590     1.509    method/clk_IBUF_BUFG
    SLICE_X85Y127        FDRE                                         r  method/nfsr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y127        FDRE (Prop_fdre_C_Q)         0.141     1.650 r  method/nfsr_reg[3]/Q
                         net (fo=2, routed)           0.110     1.761    method/nfsr_reg_n_0_[3]
    SLICE_X85Y127        FDRE                                         r  method/nfsr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.859     2.024    method/clk_IBUF_BUFG
    SLICE_X85Y127        FDRE                                         r  method/nfsr_reg[2]/C
                         clock pessimism             -0.514     1.509    
    SLICE_X85Y127        FDRE (Hold_fdre_C_D)         0.075     1.584    method/nfsr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 tmp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bytes_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.007%)  route 0.125ns (46.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.589     1.508    clk_IBUF_BUFG
    SLICE_X86Y123        FDRE                                         r  tmp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y123        FDRE (Prop_fdre_C_Q)         0.141     1.649 r  tmp_reg[6]/Q
                         net (fo=2, routed)           0.125     1.774    tmp[6]
    SLICE_X87Y123        FDRE                                         r  bytes_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.857     2.023    clk_IBUF_BUFG
    SLICE_X87Y123        FDRE                                         r  bytes_reg[6]/C
                         clock pessimism             -0.501     1.521    
    SLICE_X87Y123        FDRE (Hold_fdre_C_D)         0.076     1.597    bytes_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 method/nfsr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            method/nfsr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.164ns (60.215%)  route 0.108ns (39.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.590     1.509    method/clk_IBUF_BUFG
    SLICE_X84Y127        FDRE                                         r  method/nfsr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y127        FDRE (Prop_fdre_C_Q)         0.164     1.673 r  method/nfsr_reg[9]/Q
                         net (fo=2, routed)           0.108     1.782    method/nfsr_reg_n_0_[9]
    SLICE_X83Y127        FDRE                                         r  method/nfsr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.859     2.024    method/clk_IBUF_BUFG
    SLICE_X83Y127        FDRE                                         r  method/nfsr_reg[8]/C
                         clock pessimism             -0.501     1.522    
    SLICE_X83Y127        FDRE (Hold_fdre_C_D)         0.072     1.594    method/nfsr_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 tx/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/sig_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.209ns (69.369%)  route 0.092ns (30.631%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.591     1.510    tx/clk_IBUF_BUFG
    SLICE_X88Y121        FDRE                                         r  tx/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y121        FDRE (Prop_fdre_C_Q)         0.164     1.674 r  tx/FSM_onehot_state_reg[1]/Q
                         net (fo=9, routed)           0.092     1.767    tx/FSM_onehot_state_reg_n_0_[1]
    SLICE_X89Y121        LUT6 (Prop_lut6_I2_O)        0.045     1.812 r  tx/sig_i_1/O
                         net (fo=1, routed)           0.000     1.812    tx/sig_i_1_n_0
    SLICE_X89Y121        FDSE                                         r  tx/sig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.860     2.026    tx/clk_IBUF_BUFG
    SLICE_X89Y121        FDSE                                         r  tx/sig_reg/C
                         clock pessimism             -0.502     1.523    
    SLICE_X89Y121        FDSE (Hold_fdse_C_D)         0.091     1.614    tx/sig_reg
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 tmp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bytes_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.903%)  route 0.116ns (45.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.589     1.508    clk_IBUF_BUFG
    SLICE_X86Y123        FDRE                                         r  tmp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y123        FDRE (Prop_fdre_C_Q)         0.141     1.649 r  tmp_reg[0]/Q
                         net (fo=2, routed)           0.116     1.765    tmp[0]
    SLICE_X87Y123        FDRE                                         r  bytes_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.857     2.023    clk_IBUF_BUFG
    SLICE_X87Y123        FDRE                                         r  bytes_reg[0]/C
                         clock pessimism             -0.501     1.521    
    SLICE_X87Y123        FDRE (Hold_fdre_C_D)         0.046     1.567    bytes_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 method/nfsr_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            method/nfsr_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.230%)  route 0.171ns (54.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.590     1.509    method/clk_IBUF_BUFG
    SLICE_X85Y127        FDRE                                         r  method/nfsr_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y127        FDRE (Prop_fdre_C_Q)         0.141     1.650 r  method/nfsr_reg[30]/Q
                         net (fo=2, routed)           0.171     1.821    method/nfsr_reg_n_0_[30]
    SLICE_X89Y127        FDRE                                         r  method/nfsr_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.859     2.025    method/clk_IBUF_BUFG
    SLICE_X89Y127        FDRE                                         r  method/nfsr_reg[29]/C
                         clock pessimism             -0.479     1.545    
    SLICE_X89Y127        FDRE (Hold_fdre_C_D)         0.072     1.617    method/nfsr_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 tmp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bytes_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.169%)  route 0.117ns (47.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.589     1.508    clk_IBUF_BUFG
    SLICE_X86Y123        FDRE                                         r  tmp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y123        FDRE (Prop_fdre_C_Q)         0.128     1.636 r  tmp_reg[7]/Q
                         net (fo=2, routed)           0.117     1.754    tmp[7]
    SLICE_X87Y123        FDRE                                         r  bytes_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.857     2.023    clk_IBUF_BUFG
    SLICE_X87Y123        FDRE                                         r  bytes_reg[7]/C
                         clock pessimism             -0.501     1.521    
    SLICE_X87Y123        FDRE (Hold_fdre_C_D)         0.025     1.546    bytes_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 method/nfsr_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            method/nfsr_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.302%)  route 0.157ns (52.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.590     1.509    method/clk_IBUF_BUFG
    SLICE_X83Y127        FDSE                                         r  method/nfsr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y127        FDSE (Prop_fdse_C_Q)         0.141     1.650 r  method/nfsr_reg[7]/Q
                         net (fo=2, routed)           0.157     1.808    method/nfsr_reg_n_0_[7]
    SLICE_X85Y127        FDSE                                         r  method/nfsr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.859     2.024    method/clk_IBUF_BUFG
    SLICE_X85Y127        FDSE                                         r  method/nfsr_reg[6]/C
                         clock pessimism             -0.501     1.522    
    SLICE_X85Y127        FDSE (Hold_fdse_C_D)         0.076     1.598    method/nfsr_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.209    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X84Y122   FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X84Y122   FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X84Y122   FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X85Y121   buffer_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y123   bytes_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y123   bytes_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y123   bytes_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y123   bytes_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y123   bytes_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y122   FSM_onehot_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y122   FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y122   FSM_onehot_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y122   FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y122   FSM_onehot_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y122   FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y121   buffer_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y121   buffer_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y123   bytes_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y123   bytes_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y122   FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y122   FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y122   FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y122   FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y122   FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y122   FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y121   buffer_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y121   buffer_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y123   bytes_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y123   bytes_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tx/sig_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_sig
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.909ns  (logic 3.519ns (71.674%)  route 1.391ns (28.326%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.291     4.222    tx/clk_IBUF_BUFG
    SLICE_X89Y121        FDSE                                         r  tx/sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y121        FDSE (Prop_fdse_C_Q)         0.341     4.563 r  tx/sig_reg/Q
                         net (fo=7, routed)           1.391     5.953    tx_sig_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.178     9.131 r  tx_sig_OBUF_inst/O
                         net (fo=0)                   0.000     9.131    tx_sig
    D4                                                                r  tx_sig (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tx/sig_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_sig
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.844ns  (logic 1.397ns (75.775%)  route 0.447ns (24.225%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.591     1.510    tx/clk_IBUF_BUFG
    SLICE_X89Y121        FDSE                                         r  tx/sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y121        FDSE (Prop_fdse_C_Q)         0.141     1.651 r  tx/sig_reg/Q
                         net (fo=7, routed)           0.447     2.098    tx_sig_OBUF
    D4                   OBUF (Prop_obuf_I_O)         1.256     3.354 r  tx_sig_OBUF_inst/O
                         net (fo=0)                   0.000     3.354    tx_sig
    D4                                                                r  tx_sig (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           115 Endpoints
Min Delay           115 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            tx/clk_cnt_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.171ns  (logic 1.423ns (23.053%)  route 4.749ns (76.947%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.972ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.972ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    J15                  IBUF (Prop_ibuf_I_O)         1.326     1.326 f  rstn_IBUF_inst/O
                         net (fo=14, routed)          3.035     4.361    tx/rstn_IBUF
    SLICE_X86Y122        LUT1 (Prop_lut1_I0_O)        0.097     4.458 r  tx/FSM_onehot_state[2]_i_1__0/O
                         net (fo=94, routed)          1.713     6.171    tx/rstn
    SLICE_X88Y129        FDRE                                         r  tx/clk_cnt_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.194     3.972    tx/clk_IBUF_BUFG
    SLICE_X88Y129        FDRE                                         r  tx/clk_cnt_reg[28]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            tx/clk_cnt_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.171ns  (logic 1.423ns (23.053%)  route 4.749ns (76.947%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.972ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.972ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    J15                  IBUF (Prop_ibuf_I_O)         1.326     1.326 f  rstn_IBUF_inst/O
                         net (fo=14, routed)          3.035     4.361    tx/rstn_IBUF
    SLICE_X86Y122        LUT1 (Prop_lut1_I0_O)        0.097     4.458 r  tx/FSM_onehot_state[2]_i_1__0/O
                         net (fo=94, routed)          1.713     6.171    tx/rstn
    SLICE_X88Y129        FDRE                                         r  tx/clk_cnt_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.194     3.972    tx/clk_IBUF_BUFG
    SLICE_X88Y129        FDRE                                         r  tx/clk_cnt_reg[29]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            tx/clk_cnt_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.171ns  (logic 1.423ns (23.053%)  route 4.749ns (76.947%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.972ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.972ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    J15                  IBUF (Prop_ibuf_I_O)         1.326     1.326 f  rstn_IBUF_inst/O
                         net (fo=14, routed)          3.035     4.361    tx/rstn_IBUF
    SLICE_X86Y122        LUT1 (Prop_lut1_I0_O)        0.097     4.458 r  tx/FSM_onehot_state[2]_i_1__0/O
                         net (fo=94, routed)          1.713     6.171    tx/rstn
    SLICE_X88Y129        FDRE                                         r  tx/clk_cnt_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.194     3.972    tx/clk_IBUF_BUFG
    SLICE_X88Y129        FDRE                                         r  tx/clk_cnt_reg[30]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            tx/clk_cnt_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.171ns  (logic 1.423ns (23.053%)  route 4.749ns (76.947%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.972ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.972ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    J15                  IBUF (Prop_ibuf_I_O)         1.326     1.326 f  rstn_IBUF_inst/O
                         net (fo=14, routed)          3.035     4.361    tx/rstn_IBUF
    SLICE_X86Y122        LUT1 (Prop_lut1_I0_O)        0.097     4.458 r  tx/FSM_onehot_state[2]_i_1__0/O
                         net (fo=94, routed)          1.713     6.171    tx/rstn
    SLICE_X88Y129        FDRE                                         r  tx/clk_cnt_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.194     3.972    tx/clk_IBUF_BUFG
    SLICE_X88Y129        FDRE                                         r  tx/clk_cnt_reg[31]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            tx/data_r_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.095ns  (logic 1.423ns (23.342%)  route 4.672ns (76.658%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.970ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.970ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    J15                  IBUF (Prop_ibuf_I_O)         1.326     1.326 f  rstn_IBUF_inst/O
                         net (fo=14, routed)          3.035     4.361    tx/rstn_IBUF
    SLICE_X86Y122        LUT1 (Prop_lut1_I0_O)        0.097     4.458 r  tx/FSM_onehot_state[2]_i_1__0/O
                         net (fo=94, routed)          1.637     6.095    tx/rstn
    SLICE_X87Y122        FDRE                                         r  tx/data_r_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.192     3.970    tx/clk_IBUF_BUFG
    SLICE_X87Y122        FDRE                                         r  tx/data_r_reg[2]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            tx/data_r_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.095ns  (logic 1.423ns (23.342%)  route 4.672ns (76.658%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.970ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.970ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    J15                  IBUF (Prop_ibuf_I_O)         1.326     1.326 f  rstn_IBUF_inst/O
                         net (fo=14, routed)          3.035     4.361    tx/rstn_IBUF
    SLICE_X86Y122        LUT1 (Prop_lut1_I0_O)        0.097     4.458 r  tx/FSM_onehot_state[2]_i_1__0/O
                         net (fo=94, routed)          1.637     6.095    tx/rstn
    SLICE_X87Y122        FDRE                                         r  tx/data_r_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.192     3.970    tx/clk_IBUF_BUFG
    SLICE_X87Y122        FDRE                                         r  tx/data_r_reg[3]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            tx/data_r_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.095ns  (logic 1.423ns (23.342%)  route 4.672ns (76.658%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.970ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.970ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    J15                  IBUF (Prop_ibuf_I_O)         1.326     1.326 f  rstn_IBUF_inst/O
                         net (fo=14, routed)          3.035     4.361    tx/rstn_IBUF
    SLICE_X86Y122        LUT1 (Prop_lut1_I0_O)        0.097     4.458 r  tx/FSM_onehot_state[2]_i_1__0/O
                         net (fo=94, routed)          1.637     6.095    tx/rstn
    SLICE_X87Y122        FDRE                                         r  tx/data_r_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.192     3.970    tx/clk_IBUF_BUFG
    SLICE_X87Y122        FDRE                                         r  tx/data_r_reg[5]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            tx/clk_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.966ns  (logic 1.423ns (23.848%)  route 4.543ns (76.152%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.967ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.967ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    J15                  IBUF (Prop_ibuf_I_O)         1.326     1.326 f  rstn_IBUF_inst/O
                         net (fo=14, routed)          3.035     4.361    tx/rstn_IBUF
    SLICE_X86Y122        LUT1 (Prop_lut1_I0_O)        0.097     4.458 r  tx/FSM_onehot_state[2]_i_1__0/O
                         net (fo=94, routed)          1.508     5.966    tx/rstn
    SLICE_X88Y124        FDRE                                         r  tx/clk_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.189     3.967    tx/clk_IBUF_BUFG
    SLICE_X88Y124        FDRE                                         r  tx/clk_cnt_reg[10]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            tx/clk_cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.966ns  (logic 1.423ns (23.848%)  route 4.543ns (76.152%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.967ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.967ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    J15                  IBUF (Prop_ibuf_I_O)         1.326     1.326 f  rstn_IBUF_inst/O
                         net (fo=14, routed)          3.035     4.361    tx/rstn_IBUF
    SLICE_X86Y122        LUT1 (Prop_lut1_I0_O)        0.097     4.458 r  tx/FSM_onehot_state[2]_i_1__0/O
                         net (fo=94, routed)          1.508     5.966    tx/rstn
    SLICE_X88Y124        FDRE                                         r  tx/clk_cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.189     3.967    tx/clk_IBUF_BUFG
    SLICE_X88Y124        FDRE                                         r  tx/clk_cnt_reg[11]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            tx/clk_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.966ns  (logic 1.423ns (23.848%)  route 4.543ns (76.152%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.967ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.967ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    J15                  IBUF (Prop_ibuf_I_O)         1.326     1.326 f  rstn_IBUF_inst/O
                         net (fo=14, routed)          3.035     4.361    tx/rstn_IBUF
    SLICE_X86Y122        LUT1 (Prop_lut1_I0_O)        0.097     4.458 r  tx/FSM_onehot_state[2]_i_1__0/O
                         net (fo=94, routed)          1.508     5.966    tx/rstn
    SLICE_X88Y124        FDRE                                         r  tx/clk_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.189     3.967    tx/clk_IBUF_BUFG
    SLICE_X88Y124        FDRE                                         r  tx/clk_cnt_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.090ns  (logic 0.290ns (13.894%)  route 1.800ns (86.106%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rstn_IBUF_inst/O
                         net (fo=14, routed)          1.800     2.045    tx/rstn_IBUF
    SLICE_X84Y122        LUT6 (Prop_lut6_I0_O)        0.045     2.090 r  tx/FSM_onehot_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     2.090    tx_n_4
    SLICE_X84Y122        FDRE                                         r  FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.859     2.024    clk_IBUF_BUFG
    SLICE_X84Y122        FDRE                                         r  FSM_onehot_state_reg[0]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.210ns  (logic 0.335ns (15.179%)  route 1.875ns (84.821%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rstn_IBUF_inst/O
                         net (fo=14, routed)          1.714     1.959    tx/rstn_IBUF
    SLICE_X84Y122        LUT6 (Prop_lut6_I0_O)        0.045     2.004 r  tx/FSM_onehot_state[2]_i_2__0/O
                         net (fo=2, routed)           0.161     2.165    tx/FSM_onehot_state[2]_i_2__0_n_0
    SLICE_X84Y122        LUT3 (Prop_lut3_I1_O)        0.045     2.210 r  tx/FSM_onehot_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     2.210    tx_n_3
    SLICE_X84Y122        FDRE                                         r  FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.859     2.024    clk_IBUF_BUFG
    SLICE_X84Y122        FDRE                                         r  FSM_onehot_state_reg[1]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.213ns  (logic 0.338ns (15.294%)  route 1.875ns (84.706%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rstn_IBUF_inst/O
                         net (fo=14, routed)          1.714     1.959    tx/rstn_IBUF
    SLICE_X84Y122        LUT6 (Prop_lut6_I0_O)        0.045     2.004 r  tx/FSM_onehot_state[2]_i_2__0/O
                         net (fo=2, routed)           0.161     2.165    tx/FSM_onehot_state[2]_i_2__0_n_0
    SLICE_X84Y122        LUT3 (Prop_lut3_I1_O)        0.048     2.213 r  tx/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000     2.213    tx_n_2
    SLICE_X84Y122        FDRE                                         r  FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.859     2.024    clk_IBUF_BUFG
    SLICE_X84Y122        FDRE                                         r  FSM_onehot_state_reg[2]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            method/obit_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.219ns  (logic 0.290ns (13.088%)  route 1.929ns (86.912%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rstn_IBUF_inst/O
                         net (fo=14, routed)          1.929     2.174    method/rstn_IBUF
    SLICE_X86Y124        LUT4 (Prop_lut4_I1_O)        0.045     2.219 r  method/obit_i_1/O
                         net (fo=1, routed)           0.000     2.219    method/obit_i_1_n_0
    SLICE_X86Y124        FDRE                                         r  method/obit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.856     2.022    method/clk_IBUF_BUFG
    SLICE_X86Y124        FDRE                                         r  method/obit_reg/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            tx/FSM_onehot_state_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.282ns  (logic 0.290ns (12.730%)  route 1.991ns (87.270%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rstn_IBUF_inst/O
                         net (fo=14, routed)          1.822     2.068    tx/rstn_IBUF
    SLICE_X86Y122        LUT1 (Prop_lut1_I0_O)        0.045     2.113 r  tx/FSM_onehot_state[2]_i_1__0/O
                         net (fo=94, routed)          0.169     2.282    tx/rstn
    SLICE_X88Y121        FDSE                                         r  tx/FSM_onehot_state_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.860     2.026    tx/clk_IBUF_BUFG
    SLICE_X88Y121        FDSE                                         r  tx/FSM_onehot_state_reg[0]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            tx/FSM_onehot_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.282ns  (logic 0.290ns (12.730%)  route 1.991ns (87.270%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rstn_IBUF_inst/O
                         net (fo=14, routed)          1.822     2.068    tx/rstn_IBUF
    SLICE_X86Y122        LUT1 (Prop_lut1_I0_O)        0.045     2.113 r  tx/FSM_onehot_state[2]_i_1__0/O
                         net (fo=94, routed)          0.169     2.282    tx/rstn
    SLICE_X88Y121        FDRE                                         r  tx/FSM_onehot_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.860     2.026    tx/clk_IBUF_BUFG
    SLICE_X88Y121        FDRE                                         r  tx/FSM_onehot_state_reg[1]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            tx/FSM_onehot_state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.282ns  (logic 0.290ns (12.730%)  route 1.991ns (87.270%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rstn_IBUF_inst/O
                         net (fo=14, routed)          1.822     2.068    tx/rstn_IBUF
    SLICE_X86Y122        LUT1 (Prop_lut1_I0_O)        0.045     2.113 r  tx/FSM_onehot_state[2]_i_1__0/O
                         net (fo=94, routed)          0.169     2.282    tx/rstn
    SLICE_X88Y121        FDRE                                         r  tx/FSM_onehot_state_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.860     2.026    tx/clk_IBUF_BUFG
    SLICE_X88Y121        FDRE                                         r  tx/FSM_onehot_state_reg[2]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            tx/sig_reg/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.282ns  (logic 0.290ns (12.730%)  route 1.991ns (87.270%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rstn_IBUF_inst/O
                         net (fo=14, routed)          1.822     2.068    tx/rstn_IBUF
    SLICE_X86Y122        LUT1 (Prop_lut1_I0_O)        0.045     2.113 r  tx/FSM_onehot_state[2]_i_1__0/O
                         net (fo=94, routed)          0.169     2.282    tx/rstn
    SLICE_X89Y121        FDSE                                         r  tx/sig_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.860     2.026    tx/clk_IBUF_BUFG
    SLICE_X89Y121        FDSE                                         r  tx/sig_reg/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            bytes_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.291ns  (logic 0.293ns (12.808%)  route 1.998ns (87.192%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rstn_IBUF_inst/O
                         net (fo=14, routed)          1.822     2.068    rstn_IBUF
    SLICE_X86Y122        LUT3 (Prop_lut3_I0_O)        0.048     2.116 r  bytes[7]_i_1/O
                         net (fo=8, routed)           0.175     2.291    bytes[7]_i_1_n_0
    SLICE_X87Y123        FDRE                                         r  bytes_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.857     2.023    clk_IBUF_BUFG
    SLICE_X87Y123        FDRE                                         r  bytes_reg[0]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            bytes_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.291ns  (logic 0.293ns (12.808%)  route 1.998ns (87.192%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rstn_IBUF_inst/O
                         net (fo=14, routed)          1.822     2.068    rstn_IBUF
    SLICE_X86Y122        LUT3 (Prop_lut3_I0_O)        0.048     2.116 r  bytes[7]_i_1/O
                         net (fo=8, routed)           0.175     2.291    bytes[7]_i_1_n_0
    SLICE_X87Y123        FDRE                                         r  bytes_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.857     2.023    clk_IBUF_BUFG
    SLICE_X87Y123        FDRE                                         r  bytes_reg[1]/C





