Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto f1cf46a54ed247419f3cdb1c024ef18c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.design_1_ALU_0_0
Compiling module xil_defaultlib.CLK_div1
Compiling module xil_defaultlib.design_1_CLK_div1_0_0
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.design_1_ControlUnit_0_0
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.design_1_DataMem_0_0
Compiling module xil_defaultlib.DisplayControl
Compiling module xil_defaultlib.design_1_DisplayControl_0_0
Compiling module xil_defaultlib.InsMemory
Compiling module xil_defaultlib.design_1_InsMemory_0_0
Compiling module xil_defaultlib.MuxForReadData1
Compiling module xil_defaultlib.design_1_MuxForReadData1_0_0
Compiling module xil_defaultlib.MuxForReadData2
Compiling module xil_defaultlib.design_1_MuxForReadData2_0_0
Compiling module xil_defaultlib.MuxForWriteData
Compiling module xil_defaultlib.design_1_MuxForWriteData_0_0
Compiling module xil_defaultlib.MuxForWriteReg
Compiling module xil_defaultlib.design_1_MuxForWriteReg_0_1
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.design_1_PC_0_0
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.design_1_RegisterFile_0_1
Compiling module xil_defaultlib.SignZeroExtend
Compiling module xil_defaultlib.design_1_SignZeroExtend_0_0
Compiling module xil_defaultlib.choose
Compiling module xil_defaultlib.design_1_choose_0_0
Compiling module xil_defaultlib.x7seg_msg
Compiling module xil_defaultlib.design_1_x7seg_msg_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.simulation
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulation_behav
