/*
 * Copyright (C) 2016 Freescale Semiconductor, Inc.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

/dts-v1/;

#include <dt-bindings/input/input.h>
#include "imx6ull.dtsi"

/ {
	model = "LoraWan Gateway 3G";
	compatible = "wirelessroad,gw-imx6ull", "fsl,imx6ull";

	chosen {
		stdout-path = &uart1;
		bootargs = "console=ttymxc0,115200 rootwait fixrtc quiet";
	};

	memory@80000000 {
        device_type = "memory";
		reg = <0x80000000 0x20000000>;
	};

	aliases {
		cpu0 = &cpu0;
		clks = &clks;
		fec1 = &fec1;
		ecspi3 = &ecspi3;
		ecspi4 = &ecspi4;
		gpc = &gpc;
		iomuxc = &iomuxc;
		usbotg1 = &usbotg1;
		wdog1 = &wdog1;
	};
	
	@aips3 {
		compatible = "fsl,aips-bus", "simple-bus";
		#address-cells = <1>;
		#size-cells = <1>;
		reg = <0x02200000 0x100000>;
		ranges;

		rngb: rngb@02284000 {
			compatible = "fsl,imx6sl-rng", "fsl,imx-rng", "imx-rng";
			reg = <0x02284000 0x4000>;
			interrupts = <GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH>;
			clocks =  <&clks IMX6UL_CLK_DUMMY>;
		};
	};

	leds {
		compatible = "gpio-leds";
		led_0 {
			label = "green:eth";
			gpios = <&gpio4 16 GPIO_ACTIVE_LOW>;
		};
		led_1 {
			label = "green:3g";
			gpios = <&gpio4 11 GPIO_ACTIVE_LOW>;
		};
		led_2 {
			label = "green:wifi";
			gpios = <&gpio4 14 GPIO_ACTIVE_LOW>;

		};
	};
};

#include "wr_cpu.dtsi"
#include "wr_partitions.dtsi"
#include "wr_ethernet.dtsi"
#include "wr_usb.dtsi"
#include "wr_watchdog.dtsi"


&clks {
	assigned-clocks = <&clks IMX6UL_CLK_PLL4_AUDIO_DIV>;
	assigned-clock-rates = <786432000>;
};

&fec1 {
	status = "okay";
};

&ecspi4 {
	fsl,spi-num-chipselects = <1>;
	cs-gpios = <&gpio4 9 0>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ecspi4_0>;
	status = "okay";

	dma-names = "rx", "tx";
	dmas = <&sdma 9 7 1>, <&sdma 10 7 2>;

	spidev1: spidev@1 {
		status = "okay";
		compatible = "semtech,sx1301";
		spi-max-frequency = <1000000>;
		reg = <0>;
	};
};

&gpc {
	fsl,cpu_pupscr_sw2iso = <0x1>;
	fsl,cpu_pupscr_sw = <0x0>;
	fsl,cpu_pdnscr_iso2sw = <0x1>;
	fsl,cpu_pdnscr_iso = <0x1>;
	fsl,ldo-bypass = <0>; /* DCDC, ldo-enable */
};

&iomuxc {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hog_1>;
	imx6ull-lwgw3g {
		pinctrl_hog_1: hoggrp-1 {
			fsl,pins = <
				MX6UL_PAD_NAND_CE1_B__GPIO4_IO14	0x11031	/* WiFi LED */
				MX6UL_PAD_NAND_DQS__GPIO4_IO16		0x11031	/* ETH LED */
				MX6UL_PAD_NAND_WP_B__GPIO4_IO11		0x11031	/* 3G LED */
				MX6UL_PAD_GPIO1_IO05__GPIO1_IO05	0x0f831	/* Modem Reset OD/pup 22k*/
				MX6UL_PAD_GPIO1_IO08__GPIO1_IO08	0x0f831	/* Modem Power OD/pup 22k*/
			>;
		};

		pinctrl_ecspi3_0: ecspi3grp-0 {
			fsl,pins = <
				MX6UL_PAD_UART2_CTS_B__ECSPI3_MOSI	0x110b1
				MX6UL_PAD_UART2_RTS_B__ECSPI3_MISO	0x110b1
				MX6UL_PAD_UART2_RX_DATA__ECSPI3_SCLK	0x110b1
				MX6UL_PAD_UART2_TX_DATA__GPIO1_IO20	0x10b0
			>;
		};

		pinctrl_ecspi4_0: ecspi4grp-0 {
			fsl,pins = <
				MX6UL_PAD_NAND_DATA05__ECSPI4_MOSI	0x110b1
				MX6UL_PAD_NAND_DATA06__ECSPI4_MISO	0x110b1
				MX6UL_PAD_NAND_DATA04__ECSPI4_SCLK	0x110b1
				MX6UL_PAD_NAND_DATA07__GPIO4_IO09	0x10b0
			>;
		};

		pinctrl_usb_otg1_id: usbotg1idgrp {
			fsl,pins = <
				MX6UL_PAD_GPIO1_IO00__ANATOP_OTG1_ID	0x17059
			>;
		};
		
		pinctrl_enet1: enet1grp {
			fsl,pins = <
				MX6UL_PAD_GPIO1_IO07__ENET1_MDC		0x1b0b0
				MX6UL_PAD_GPIO1_IO06__ENET1_MDIO	0x1b0b0
				MX6UL_PAD_ENET1_RX_EN__ENET1_RX_EN	0x1b0b0
				MX6UL_PAD_ENET1_RX_ER__ENET1_RX_ER	0x1b0b0
				MX6UL_PAD_ENET1_RX_DATA0__ENET1_RDATA00	0x1b0b0
				MX6UL_PAD_ENET1_RX_DATA1__ENET1_RDATA01	0x1b0b0
				MX6UL_PAD_ENET1_TX_EN__ENET1_TX_EN	0x1b0b0
				MX6UL_PAD_ENET1_TX_DATA0__ENET1_TDATA00	0x1b0b0
				MX6UL_PAD_ENET1_TX_DATA1__ENET1_TDATA01	0x1b0b0
				MX6UL_PAD_ENET1_TX_CLK__ENET1_REF_CLK1	0x4001b031
			>;
		};

		pinctrl_enet2: enet2grp {
			fsl,pins = <
				MX6UL_PAD_ENET2_RX_EN__ENET2_RX_EN      0x1b0b0
				MX6UL_PAD_ENET2_RX_ER__ENET2_RX_ER      0x1b0b0
				MX6UL_PAD_ENET2_RX_DATA0__ENET2_RDATA00 0x1b0b0
				MX6UL_PAD_ENET2_RX_DATA1__ENET2_RDATA01 0x1b0b0
				MX6UL_PAD_ENET2_TX_EN__ENET2_TX_EN      0x1b0b0
				MX6UL_PAD_ENET2_TX_DATA0__ENET2_TDATA00 0x1b0b0
				MX6UL_PAD_ENET2_TX_DATA1__ENET2_TDATA01 0x1b0b0
				MX6UL_PAD_ENET2_TX_CLK__ENET2_REF_CLK2  0x4001b031
			>;
		};
		
		pinctrl_uart1: uart1grp {
			fsl,pins = <
				MX6UL_PAD_UART1_TX_DATA__UART1_DCE_TX	0x1b0b1
				MX6UL_PAD_UART1_RX_DATA__UART1_DCE_RX	0x1b0b1
			>;
		};
	};
};

&uart1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart1>;
	status = "okay";
};

&usbotg1 {
	maximum-speed = "full-speed";
	status = "okay";
};
