Analysis & Synthesis report for net_encoder
Sun Jun 16 22:22:44 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Registers Protected by Synthesis
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component
 16. Source assignments for fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated
 17. Source assignments for fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_mh6:rdptr_g1p
 18. Source assignments for fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_ivb:wrptr_g1p
 19. Source assignments for fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_0la1:fifo_ram
 20. Source assignments for fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp
 21. Source assignments for fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12
 22. Source assignments for fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp
 23. Source assignments for fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15
 24. Source assignments for fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component
 25. Source assignments for fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated
 26. Source assignments for fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|a_graycounter_9g6:rdptr_g1p
 27. Source assignments for fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|a_graycounter_5ub:wrptr_g1p
 28. Source assignments for fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram
 29. Source assignments for fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|alt_synch_pipe_d9l:rs_dgwp
 30. Source assignments for fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|alt_synch_pipe_d9l:rs_dgwp|dffpipe_uu8:dffpipe10
 31. Source assignments for fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|alt_synch_pipe_e9l:ws_dgrp
 32. Source assignments for fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|alt_synch_pipe_e9l:ws_dgrp|dffpipe_vu8:dffpipe13
 33. Source assignments for fifo32x1024:\generate_mulfifos:0:fifo32x1024_mulfifos|dcfifo:dcfifo_component
 34. Source assignments for fifo32x1024:\generate_mulfifos:0:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated
 35. Source assignments for fifo32x1024:\generate_mulfifos:0:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_mh6:rdptr_g1p
 36. Source assignments for fifo32x1024:\generate_mulfifos:0:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_ivb:wrptr_g1p
 37. Source assignments for fifo32x1024:\generate_mulfifos:0:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_0la1:fifo_ram
 38. Source assignments for fifo32x1024:\generate_mulfifos:0:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp
 39. Source assignments for fifo32x1024:\generate_mulfifos:0:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12
 40. Source assignments for fifo32x1024:\generate_mulfifos:0:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp
 41. Source assignments for fifo32x1024:\generate_mulfifos:0:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15
 42. Source assignments for fifo32x1024:\generate_mulfifos:1:fifo32x1024_mulfifos|dcfifo:dcfifo_component
 43. Source assignments for fifo32x1024:\generate_mulfifos:1:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated
 44. Source assignments for fifo32x1024:\generate_mulfifos:1:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_mh6:rdptr_g1p
 45. Source assignments for fifo32x1024:\generate_mulfifos:1:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_ivb:wrptr_g1p
 46. Source assignments for fifo32x1024:\generate_mulfifos:1:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_0la1:fifo_ram
 47. Source assignments for fifo32x1024:\generate_mulfifos:1:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp
 48. Source assignments for fifo32x1024:\generate_mulfifos:1:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12
 49. Source assignments for fifo32x1024:\generate_mulfifos:1:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp
 50. Source assignments for fifo32x1024:\generate_mulfifos:1:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15
 51. Source assignments for fifo32x1024:\generate_mulfifos:2:fifo32x1024_mulfifos|dcfifo:dcfifo_component
 52. Source assignments for fifo32x1024:\generate_mulfifos:2:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated
 53. Source assignments for fifo32x1024:\generate_mulfifos:2:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_mh6:rdptr_g1p
 54. Source assignments for fifo32x1024:\generate_mulfifos:2:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_ivb:wrptr_g1p
 55. Source assignments for fifo32x1024:\generate_mulfifos:2:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_0la1:fifo_ram
 56. Source assignments for fifo32x1024:\generate_mulfifos:2:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp
 57. Source assignments for fifo32x1024:\generate_mulfifos:2:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12
 58. Source assignments for fifo32x1024:\generate_mulfifos:2:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp
 59. Source assignments for fifo32x1024:\generate_mulfifos:2:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15
 60. Source assignments for fifo32x1024:\generate_mulfifos:3:fifo32x1024_mulfifos|dcfifo:dcfifo_component
 61. Source assignments for fifo32x1024:\generate_mulfifos:3:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated
 62. Source assignments for fifo32x1024:\generate_mulfifos:3:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_mh6:rdptr_g1p
 63. Source assignments for fifo32x1024:\generate_mulfifos:3:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_ivb:wrptr_g1p
 64. Source assignments for fifo32x1024:\generate_mulfifos:3:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_0la1:fifo_ram
 65. Source assignments for fifo32x1024:\generate_mulfifos:3:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp
 66. Source assignments for fifo32x1024:\generate_mulfifos:3:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12
 67. Source assignments for fifo32x1024:\generate_mulfifos:3:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp
 68. Source assignments for fifo32x1024:\generate_mulfifos:3:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15
 69. Source assignments for fifo32x1024:\generate_mulfifos:4:fifo32x1024_mulfifos|dcfifo:dcfifo_component
 70. Source assignments for fifo32x1024:\generate_mulfifos:4:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated
 71. Source assignments for fifo32x1024:\generate_mulfifos:4:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_mh6:rdptr_g1p
 72. Source assignments for fifo32x1024:\generate_mulfifos:4:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_ivb:wrptr_g1p
 73. Source assignments for fifo32x1024:\generate_mulfifos:4:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_0la1:fifo_ram
 74. Source assignments for fifo32x1024:\generate_mulfifos:4:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp
 75. Source assignments for fifo32x1024:\generate_mulfifos:4:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12
 76. Source assignments for fifo32x1024:\generate_mulfifos:4:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp
 77. Source assignments for fifo32x1024:\generate_mulfifos:4:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15
 78. Source assignments for fifo32x1024:\generate_mulfifos:5:fifo32x1024_mulfifos|dcfifo:dcfifo_component
 79. Source assignments for fifo32x1024:\generate_mulfifos:5:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated
 80. Source assignments for fifo32x1024:\generate_mulfifos:5:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_mh6:rdptr_g1p
 81. Source assignments for fifo32x1024:\generate_mulfifos:5:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_ivb:wrptr_g1p
 82. Source assignments for fifo32x1024:\generate_mulfifos:5:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_0la1:fifo_ram
 83. Source assignments for fifo32x1024:\generate_mulfifos:5:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp
 84. Source assignments for fifo32x1024:\generate_mulfifos:5:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12
 85. Source assignments for fifo32x1024:\generate_mulfifos:5:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp
 86. Source assignments for fifo32x1024:\generate_mulfifos:5:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15
 87. Source assignments for fifo32x1024:\generate_mulfifos:6:fifo32x1024_mulfifos|dcfifo:dcfifo_component
 88. Source assignments for fifo32x1024:\generate_mulfifos:6:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated
 89. Source assignments for fifo32x1024:\generate_mulfifos:6:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_mh6:rdptr_g1p
 90. Source assignments for fifo32x1024:\generate_mulfifos:6:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_ivb:wrptr_g1p
 91. Source assignments for fifo32x1024:\generate_mulfifos:6:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_0la1:fifo_ram
 92. Source assignments for fifo32x1024:\generate_mulfifos:6:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp
 93. Source assignments for fifo32x1024:\generate_mulfifos:6:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12
 94. Source assignments for fifo32x1024:\generate_mulfifos:6:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp
 95. Source assignments for fifo32x1024:\generate_mulfifos:6:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15
 96. Parameter Settings for User Entity Instance: Top-level Entity: |net_encoder
 97. Parameter Settings for User Entity Instance: fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component
 98. Parameter Settings for User Entity Instance: fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component
 99. Parameter Settings for User Entity Instance: prngen:\generate_coeffs:0:prngen_1
100. Parameter Settings for User Entity Instance: prngen:\generate_coeffs:1:prngen_1
101. Parameter Settings for User Entity Instance: prngen:\generate_coeffs:2:prngen_1
102. Parameter Settings for User Entity Instance: prngen:\generate_coeffs:3:prngen_1
103. Parameter Settings for User Entity Instance: prngen:\generate_coeffs:4:prngen_1
104. Parameter Settings for User Entity Instance: prngen:\generate_coeffs:5:prngen_1
105. Parameter Settings for User Entity Instance: prngen:\generate_coeffs:6:prngen_1
106. Parameter Settings for User Entity Instance: gfmul:\generate_muls:0:gfmul_1
107. Parameter Settings for User Entity Instance: gfmul:\generate_muls:1:gfmul_1
108. Parameter Settings for User Entity Instance: gfmul:\generate_muls:2:gfmul_1
109. Parameter Settings for User Entity Instance: gfmul:\generate_muls:3:gfmul_1
110. Parameter Settings for User Entity Instance: gfmul:\generate_muls:4:gfmul_1
111. Parameter Settings for User Entity Instance: gfmul:\generate_muls:5:gfmul_1
112. Parameter Settings for User Entity Instance: gfmul:\generate_muls:6:gfmul_1
113. Parameter Settings for User Entity Instance: gfmul:\generate_muls:7:gfmul_1
114. Parameter Settings for User Entity Instance: gfmul:\generate_muls:8:gfmul_1
115. Parameter Settings for User Entity Instance: gfmul:\generate_muls:9:gfmul_1
116. Parameter Settings for User Entity Instance: gfmul:\generate_muls:10:gfmul_1
117. Parameter Settings for User Entity Instance: gfmul:\generate_muls:11:gfmul_1
118. Parameter Settings for User Entity Instance: gfmul:\generate_muls:12:gfmul_1
119. Parameter Settings for User Entity Instance: gfmul:\generate_muls:13:gfmul_1
120. Parameter Settings for User Entity Instance: gfmul:\generate_muls:14:gfmul_1
121. Parameter Settings for User Entity Instance: gfmul:\generate_muls:15:gfmul_1
122. Parameter Settings for User Entity Instance: gfmul:\generate_muls:16:gfmul_1
123. Parameter Settings for User Entity Instance: gfmul:\generate_muls:17:gfmul_1
124. Parameter Settings for User Entity Instance: gfmul:\generate_muls:18:gfmul_1
125. Parameter Settings for User Entity Instance: gfmul:\generate_muls:19:gfmul_1
126. Parameter Settings for User Entity Instance: gfmul:\generate_muls:20:gfmul_1
127. Parameter Settings for User Entity Instance: gfmul:\generate_muls:21:gfmul_1
128. Parameter Settings for User Entity Instance: gfmul:\generate_muls:22:gfmul_1
129. Parameter Settings for User Entity Instance: gfmul:\generate_muls:23:gfmul_1
130. Parameter Settings for User Entity Instance: gfmul:\generate_muls:24:gfmul_1
131. Parameter Settings for User Entity Instance: gfmul:\generate_muls:25:gfmul_1
132. Parameter Settings for User Entity Instance: gfmul:\generate_muls:26:gfmul_1
133. Parameter Settings for User Entity Instance: gfmul:\generate_muls:27:gfmul_1
134. Parameter Settings for User Entity Instance: fifo32x1024:\generate_mulfifos:0:fifo32x1024_mulfifos|dcfifo:dcfifo_component
135. Parameter Settings for User Entity Instance: fifo32x1024:\generate_mulfifos:1:fifo32x1024_mulfifos|dcfifo:dcfifo_component
136. Parameter Settings for User Entity Instance: fifo32x1024:\generate_mulfifos:2:fifo32x1024_mulfifos|dcfifo:dcfifo_component
137. Parameter Settings for User Entity Instance: fifo32x1024:\generate_mulfifos:3:fifo32x1024_mulfifos|dcfifo:dcfifo_component
138. Parameter Settings for User Entity Instance: fifo32x1024:\generate_mulfifos:4:fifo32x1024_mulfifos|dcfifo:dcfifo_component
139. Parameter Settings for User Entity Instance: fifo32x1024:\generate_mulfifos:5:fifo32x1024_mulfifos|dcfifo:dcfifo_component
140. Parameter Settings for User Entity Instance: fifo32x1024:\generate_mulfifos:6:fifo32x1024_mulfifos|dcfifo:dcfifo_component
141. dcfifo Parameter Settings by Entity Instance
142. Port Connectivity Checks: "fifo56x16:fifo56x16_pseudoin"
143. Post-Synthesis Netlist Statistics for Top Partition
144. Elapsed Time Per Partition
145. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun Jun 16 22:22:44 2019       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; net_encoder                                 ;
; Top-level Entity Name           ; net_encoder                                 ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 5388                                        ;
; Total pins                      ; 98                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 262,144                                     ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC9D6F27C7     ;                    ;
; Top-level entity name                                                           ; net_encoder        ; net_encoder        ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Maximum processors allowed for parallel compilation                             ; All                ;                    ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.4%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                      ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                  ; Library ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------------------+---------+
; ../fifo56x16/fifo56x16.vhd       ; yes             ; User Wizard-Generated File   ; /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd               ;         ;
; ../fifo32x1024/fifo32x1024.vhd   ; yes             ; User Wizard-Generated File   ; /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo32x1024/fifo32x1024.vhd           ;         ;
; ../prngen/prngen.vhd             ; yes             ; User VHDL File               ; /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/prngen/prngen.vhd                     ;         ;
; net_encoder.vhd                  ; yes             ; User VHDL File               ; /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd           ;         ;
; ../gfmul/gfmul.vhd               ; yes             ; User VHDL File               ; /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfmul/gfmul.vhd                       ;         ;
; dcfifo.tdf                       ; yes             ; Megafunction                 ; /home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf                          ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                 ; /home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_counter.inc                     ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; /home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                     ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; /home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                        ;         ;
; a_graycounter.inc                ; yes             ; Megafunction                 ; /home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/a_graycounter.inc                   ;         ;
; a_fefifo.inc                     ; yes             ; Megafunction                 ; /home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/a_fefifo.inc                        ;         ;
; a_gray2bin.inc                   ; yes             ; Megafunction                 ; /home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/a_gray2bin.inc                      ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                 ; /home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dffpipe.inc                         ;         ;
; alt_sync_fifo.inc                ; yes             ; Megafunction                 ; /home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/alt_sync_fifo.inc                   ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                 ; /home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_compare.inc                     ;         ;
; altsyncram_fifo.inc              ; yes             ; Megafunction                 ; /home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram_fifo.inc                 ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                 ; /home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                      ;         ;
; db/dcfifo_aol1.tdf               ; yes             ; Auto-Generated Megafunction  ; /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_aol1.tdf        ;         ;
; db/a_graycounter_mh6.tdf         ; yes             ; Auto-Generated Megafunction  ; /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/a_graycounter_mh6.tdf  ;         ;
; db/a_graycounter_ivb.tdf         ; yes             ; Auto-Generated Megafunction  ; /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/a_graycounter_ivb.tdf  ;         ;
; db/altsyncram_0la1.tdf           ; yes             ; Auto-Generated Megafunction  ; /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_0la1.tdf    ;         ;
; db/alt_synch_pipe_qal.tdf        ; yes             ; Auto-Generated Megafunction  ; /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/alt_synch_pipe_qal.tdf ;         ;
; db/dffpipe_b09.tdf               ; yes             ; Auto-Generated Megafunction  ; /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dffpipe_b09.tdf        ;         ;
; db/alt_synch_pipe_ral.tdf        ; yes             ; Auto-Generated Megafunction  ; /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/alt_synch_pipe_ral.tdf ;         ;
; db/dffpipe_c09.tdf               ; yes             ; Auto-Generated Megafunction  ; /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dffpipe_c09.tdf        ;         ;
; db/cmpr_a06.tdf                  ; yes             ; Auto-Generated Megafunction  ; /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/cmpr_a06.tdf           ;         ;
; db/dcfifo_sil1.tdf               ; yes             ; Auto-Generated Megafunction  ; /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf        ;         ;
; db/a_graycounter_9g6.tdf         ; yes             ; Auto-Generated Megafunction  ; /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/a_graycounter_9g6.tdf  ;         ;
; db/a_graycounter_5ub.tdf         ; yes             ; Auto-Generated Megafunction  ; /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/a_graycounter_5ub.tdf  ;         ;
; db/altsyncram_iia1.tdf           ; yes             ; Auto-Generated Megafunction  ; /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf    ;         ;
; db/alt_synch_pipe_d9l.tdf        ; yes             ; Auto-Generated Megafunction  ; /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/alt_synch_pipe_d9l.tdf ;         ;
; db/dffpipe_uu8.tdf               ; yes             ; Auto-Generated Megafunction  ; /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dffpipe_uu8.tdf        ;         ;
; db/alt_synch_pipe_e9l.tdf        ; yes             ; Auto-Generated Megafunction  ; /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/alt_synch_pipe_e9l.tdf ;         ;
; db/dffpipe_vu8.tdf               ; yes             ; Auto-Generated Megafunction  ; /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dffpipe_vu8.tdf        ;         ;
; db/cmpr_tu5.tdf                  ; yes             ; Auto-Generated Megafunction  ; /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/cmpr_tu5.tdf           ;         ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 3941      ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 3601      ;
;     -- 7 input functions                    ; 224       ;
;     -- 6 input functions                    ; 2531      ;
;     -- 5 input functions                    ; 363       ;
;     -- 4 input functions                    ; 84        ;
;     -- <=3 input functions                  ; 399       ;
;                                             ;           ;
; Dedicated logic registers                   ; 5388      ;
;                                             ;           ;
; I/O pins                                    ; 98        ;
; Total MLAB memory bits                      ; 0         ;
; Total block memory bits                     ; 262144    ;
;                                             ;           ;
; Total DSP Blocks                            ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 5644      ;
; Total fan-out                               ; 45773     ;
; Average fan-out                             ; 4.85      ;
+---------------------------------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                              ;
+------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; Compilation Hierarchy Node                                 ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                    ; Entity Name        ; Library Name ;
+------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; |net_encoder                                               ; 3601 (2625)         ; 5388 (4236)               ; 262144            ; 0          ; 98   ; 0            ; |net_encoder                                                                                                                                                           ; net_encoder        ; work         ;
;    |fifo32x1024:\generate_mulfifos:0:fifo32x1024_mulfifos| ; 53 (0)              ; 105 (0)                   ; 32768             ; 0          ; 0    ; 0            ; |net_encoder|fifo32x1024:\generate_mulfifos:0:fifo32x1024_mulfifos                                                                                                     ; fifo32x1024        ; work         ;
;       |dcfifo:dcfifo_component|                            ; 53 (0)              ; 105 (0)                   ; 32768             ; 0          ; 0    ; 0            ; |net_encoder|fifo32x1024:\generate_mulfifos:0:fifo32x1024_mulfifos|dcfifo:dcfifo_component                                                                             ; dcfifo             ; work         ;
;          |dcfifo_aol1:auto_generated|                      ; 53 (6)              ; 105 (33)                  ; 32768             ; 0          ; 0    ; 0            ; |net_encoder|fifo32x1024:\generate_mulfifos:0:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated                                                  ; dcfifo_aol1        ; work         ;
;             |a_graycounter_ivb:wrptr_g1p|                  ; 18 (18)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |net_encoder|fifo32x1024:\generate_mulfifos:0:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_ivb:wrptr_g1p                      ; a_graycounter_ivb  ; work         ;
;             |a_graycounter_mh6:rdptr_g1p|                  ; 19 (19)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |net_encoder|fifo32x1024:\generate_mulfifos:0:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_mh6:rdptr_g1p                      ; a_graycounter_mh6  ; work         ;
;             |alt_synch_pipe_qal:rs_dgwp|                   ; 0 (0)               ; 22 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |net_encoder|fifo32x1024:\generate_mulfifos:0:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp                       ; alt_synch_pipe_qal ; work         ;
;                |dffpipe_b09:dffpipe12|                     ; 0 (0)               ; 22 (22)                   ; 0                 ; 0          ; 0    ; 0            ; |net_encoder|fifo32x1024:\generate_mulfifos:0:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12 ; dffpipe_b09        ; work         ;
;             |alt_synch_pipe_ral:ws_dgrp|                   ; 0 (0)               ; 22 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |net_encoder|fifo32x1024:\generate_mulfifos:0:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp                       ; alt_synch_pipe_ral ; work         ;
;                |dffpipe_c09:dffpipe15|                     ; 0 (0)               ; 22 (22)                   ; 0                 ; 0          ; 0    ; 0            ; |net_encoder|fifo32x1024:\generate_mulfifos:0:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15 ; dffpipe_c09        ; work         ;
;             |altsyncram_0la1:fifo_ram|                     ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |net_encoder|fifo32x1024:\generate_mulfifos:0:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_0la1:fifo_ram                         ; altsyncram_0la1    ; work         ;
;             |cmpr_a06:rdempty_eq_comp|                     ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |net_encoder|fifo32x1024:\generate_mulfifos:0:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|cmpr_a06:rdempty_eq_comp                         ; cmpr_a06           ; work         ;
;             |cmpr_a06:wrfull_eq_comp|                      ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |net_encoder|fifo32x1024:\generate_mulfifos:0:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|cmpr_a06:wrfull_eq_comp                          ; cmpr_a06           ; work         ;
;    |fifo32x1024:\generate_mulfifos:1:fifo32x1024_mulfifos| ; 53 (0)              ; 105 (0)                   ; 32768             ; 0          ; 0    ; 0            ; |net_encoder|fifo32x1024:\generate_mulfifos:1:fifo32x1024_mulfifos                                                                                                     ; fifo32x1024        ; work         ;
;       |dcfifo:dcfifo_component|                            ; 53 (0)              ; 105 (0)                   ; 32768             ; 0          ; 0    ; 0            ; |net_encoder|fifo32x1024:\generate_mulfifos:1:fifo32x1024_mulfifos|dcfifo:dcfifo_component                                                                             ; dcfifo             ; work         ;
;          |dcfifo_aol1:auto_generated|                      ; 53 (6)              ; 105 (33)                  ; 32768             ; 0          ; 0    ; 0            ; |net_encoder|fifo32x1024:\generate_mulfifos:1:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated                                                  ; dcfifo_aol1        ; work         ;
;             |a_graycounter_ivb:wrptr_g1p|                  ; 18 (18)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |net_encoder|fifo32x1024:\generate_mulfifos:1:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_ivb:wrptr_g1p                      ; a_graycounter_ivb  ; work         ;
;             |a_graycounter_mh6:rdptr_g1p|                  ; 19 (19)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |net_encoder|fifo32x1024:\generate_mulfifos:1:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_mh6:rdptr_g1p                      ; a_graycounter_mh6  ; work         ;
;             |alt_synch_pipe_qal:rs_dgwp|                   ; 0 (0)               ; 22 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |net_encoder|fifo32x1024:\generate_mulfifos:1:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp                       ; alt_synch_pipe_qal ; work         ;
;                |dffpipe_b09:dffpipe12|                     ; 0 (0)               ; 22 (22)                   ; 0                 ; 0          ; 0    ; 0            ; |net_encoder|fifo32x1024:\generate_mulfifos:1:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12 ; dffpipe_b09        ; work         ;
;             |alt_synch_pipe_ral:ws_dgrp|                   ; 0 (0)               ; 22 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |net_encoder|fifo32x1024:\generate_mulfifos:1:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp                       ; alt_synch_pipe_ral ; work         ;
;                |dffpipe_c09:dffpipe15|                     ; 0 (0)               ; 22 (22)                   ; 0                 ; 0          ; 0    ; 0            ; |net_encoder|fifo32x1024:\generate_mulfifos:1:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15 ; dffpipe_c09        ; work         ;
;             |altsyncram_0la1:fifo_ram|                     ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |net_encoder|fifo32x1024:\generate_mulfifos:1:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_0la1:fifo_ram                         ; altsyncram_0la1    ; work         ;
;             |cmpr_a06:rdempty_eq_comp|                     ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |net_encoder|fifo32x1024:\generate_mulfifos:1:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|cmpr_a06:rdempty_eq_comp                         ; cmpr_a06           ; work         ;
;             |cmpr_a06:wrfull_eq_comp|                      ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |net_encoder|fifo32x1024:\generate_mulfifos:1:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|cmpr_a06:wrfull_eq_comp                          ; cmpr_a06           ; work         ;
;    |fifo32x1024:\generate_mulfifos:2:fifo32x1024_mulfifos| ; 53 (0)              ; 105 (0)                   ; 32768             ; 0          ; 0    ; 0            ; |net_encoder|fifo32x1024:\generate_mulfifos:2:fifo32x1024_mulfifos                                                                                                     ; fifo32x1024        ; work         ;
;       |dcfifo:dcfifo_component|                            ; 53 (0)              ; 105 (0)                   ; 32768             ; 0          ; 0    ; 0            ; |net_encoder|fifo32x1024:\generate_mulfifos:2:fifo32x1024_mulfifos|dcfifo:dcfifo_component                                                                             ; dcfifo             ; work         ;
;          |dcfifo_aol1:auto_generated|                      ; 53 (6)              ; 105 (33)                  ; 32768             ; 0          ; 0    ; 0            ; |net_encoder|fifo32x1024:\generate_mulfifos:2:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated                                                  ; dcfifo_aol1        ; work         ;
;             |a_graycounter_ivb:wrptr_g1p|                  ; 18 (18)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |net_encoder|fifo32x1024:\generate_mulfifos:2:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_ivb:wrptr_g1p                      ; a_graycounter_ivb  ; work         ;
;             |a_graycounter_mh6:rdptr_g1p|                  ; 19 (19)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |net_encoder|fifo32x1024:\generate_mulfifos:2:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_mh6:rdptr_g1p                      ; a_graycounter_mh6  ; work         ;
;             |alt_synch_pipe_qal:rs_dgwp|                   ; 0 (0)               ; 22 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |net_encoder|fifo32x1024:\generate_mulfifos:2:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp                       ; alt_synch_pipe_qal ; work         ;
;                |dffpipe_b09:dffpipe12|                     ; 0 (0)               ; 22 (22)                   ; 0                 ; 0          ; 0    ; 0            ; |net_encoder|fifo32x1024:\generate_mulfifos:2:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12 ; dffpipe_b09        ; work         ;
;             |alt_synch_pipe_ral:ws_dgrp|                   ; 0 (0)               ; 22 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |net_encoder|fifo32x1024:\generate_mulfifos:2:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp                       ; alt_synch_pipe_ral ; work         ;
;                |dffpipe_c09:dffpipe15|                     ; 0 (0)               ; 22 (22)                   ; 0                 ; 0          ; 0    ; 0            ; |net_encoder|fifo32x1024:\generate_mulfifos:2:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15 ; dffpipe_c09        ; work         ;
;             |altsyncram_0la1:fifo_ram|                     ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |net_encoder|fifo32x1024:\generate_mulfifos:2:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_0la1:fifo_ram                         ; altsyncram_0la1    ; work         ;
;             |cmpr_a06:rdempty_eq_comp|                     ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |net_encoder|fifo32x1024:\generate_mulfifos:2:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|cmpr_a06:rdempty_eq_comp                         ; cmpr_a06           ; work         ;
;             |cmpr_a06:wrfull_eq_comp|                      ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |net_encoder|fifo32x1024:\generate_mulfifos:2:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|cmpr_a06:wrfull_eq_comp                          ; cmpr_a06           ; work         ;
;    |fifo32x1024:\generate_mulfifos:3:fifo32x1024_mulfifos| ; 53 (0)              ; 105 (0)                   ; 32768             ; 0          ; 0    ; 0            ; |net_encoder|fifo32x1024:\generate_mulfifos:3:fifo32x1024_mulfifos                                                                                                     ; fifo32x1024        ; work         ;
;       |dcfifo:dcfifo_component|                            ; 53 (0)              ; 105 (0)                   ; 32768             ; 0          ; 0    ; 0            ; |net_encoder|fifo32x1024:\generate_mulfifos:3:fifo32x1024_mulfifos|dcfifo:dcfifo_component                                                                             ; dcfifo             ; work         ;
;          |dcfifo_aol1:auto_generated|                      ; 53 (6)              ; 105 (33)                  ; 32768             ; 0          ; 0    ; 0            ; |net_encoder|fifo32x1024:\generate_mulfifos:3:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated                                                  ; dcfifo_aol1        ; work         ;
;             |a_graycounter_ivb:wrptr_g1p|                  ; 18 (18)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |net_encoder|fifo32x1024:\generate_mulfifos:3:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_ivb:wrptr_g1p                      ; a_graycounter_ivb  ; work         ;
;             |a_graycounter_mh6:rdptr_g1p|                  ; 19 (19)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |net_encoder|fifo32x1024:\generate_mulfifos:3:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_mh6:rdptr_g1p                      ; a_graycounter_mh6  ; work         ;
;             |alt_synch_pipe_qal:rs_dgwp|                   ; 0 (0)               ; 22 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |net_encoder|fifo32x1024:\generate_mulfifos:3:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp                       ; alt_synch_pipe_qal ; work         ;
;                |dffpipe_b09:dffpipe12|                     ; 0 (0)               ; 22 (22)                   ; 0                 ; 0          ; 0    ; 0            ; |net_encoder|fifo32x1024:\generate_mulfifos:3:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12 ; dffpipe_b09        ; work         ;
;             |alt_synch_pipe_ral:ws_dgrp|                   ; 0 (0)               ; 22 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |net_encoder|fifo32x1024:\generate_mulfifos:3:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp                       ; alt_synch_pipe_ral ; work         ;
;                |dffpipe_c09:dffpipe15|                     ; 0 (0)               ; 22 (22)                   ; 0                 ; 0          ; 0    ; 0            ; |net_encoder|fifo32x1024:\generate_mulfifos:3:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15 ; dffpipe_c09        ; work         ;
;             |altsyncram_0la1:fifo_ram|                     ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |net_encoder|fifo32x1024:\generate_mulfifos:3:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_0la1:fifo_ram                         ; altsyncram_0la1    ; work         ;
;             |cmpr_a06:rdempty_eq_comp|                     ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |net_encoder|fifo32x1024:\generate_mulfifos:3:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|cmpr_a06:rdempty_eq_comp                         ; cmpr_a06           ; work         ;
;             |cmpr_a06:wrfull_eq_comp|                      ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |net_encoder|fifo32x1024:\generate_mulfifos:3:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|cmpr_a06:wrfull_eq_comp                          ; cmpr_a06           ; work         ;
;    |fifo32x1024:\generate_mulfifos:4:fifo32x1024_mulfifos| ; 53 (0)              ; 105 (0)                   ; 32768             ; 0          ; 0    ; 0            ; |net_encoder|fifo32x1024:\generate_mulfifos:4:fifo32x1024_mulfifos                                                                                                     ; fifo32x1024        ; work         ;
;       |dcfifo:dcfifo_component|                            ; 53 (0)              ; 105 (0)                   ; 32768             ; 0          ; 0    ; 0            ; |net_encoder|fifo32x1024:\generate_mulfifos:4:fifo32x1024_mulfifos|dcfifo:dcfifo_component                                                                             ; dcfifo             ; work         ;
;          |dcfifo_aol1:auto_generated|                      ; 53 (6)              ; 105 (33)                  ; 32768             ; 0          ; 0    ; 0            ; |net_encoder|fifo32x1024:\generate_mulfifos:4:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated                                                  ; dcfifo_aol1        ; work         ;
;             |a_graycounter_ivb:wrptr_g1p|                  ; 18 (18)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |net_encoder|fifo32x1024:\generate_mulfifos:4:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_ivb:wrptr_g1p                      ; a_graycounter_ivb  ; work         ;
;             |a_graycounter_mh6:rdptr_g1p|                  ; 19 (19)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |net_encoder|fifo32x1024:\generate_mulfifos:4:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_mh6:rdptr_g1p                      ; a_graycounter_mh6  ; work         ;
;             |alt_synch_pipe_qal:rs_dgwp|                   ; 0 (0)               ; 22 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |net_encoder|fifo32x1024:\generate_mulfifos:4:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp                       ; alt_synch_pipe_qal ; work         ;
;                |dffpipe_b09:dffpipe12|                     ; 0 (0)               ; 22 (22)                   ; 0                 ; 0          ; 0    ; 0            ; |net_encoder|fifo32x1024:\generate_mulfifos:4:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12 ; dffpipe_b09        ; work         ;
;             |alt_synch_pipe_ral:ws_dgrp|                   ; 0 (0)               ; 22 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |net_encoder|fifo32x1024:\generate_mulfifos:4:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp                       ; alt_synch_pipe_ral ; work         ;
;                |dffpipe_c09:dffpipe15|                     ; 0 (0)               ; 22 (22)                   ; 0                 ; 0          ; 0    ; 0            ; |net_encoder|fifo32x1024:\generate_mulfifos:4:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15 ; dffpipe_c09        ; work         ;
;             |altsyncram_0la1:fifo_ram|                     ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |net_encoder|fifo32x1024:\generate_mulfifos:4:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_0la1:fifo_ram                         ; altsyncram_0la1    ; work         ;
;             |cmpr_a06:rdempty_eq_comp|                     ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |net_encoder|fifo32x1024:\generate_mulfifos:4:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|cmpr_a06:rdempty_eq_comp                         ; cmpr_a06           ; work         ;
;             |cmpr_a06:wrfull_eq_comp|                      ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |net_encoder|fifo32x1024:\generate_mulfifos:4:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|cmpr_a06:wrfull_eq_comp                          ; cmpr_a06           ; work         ;
;    |fifo32x1024:\generate_mulfifos:5:fifo32x1024_mulfifos| ; 53 (0)              ; 105 (0)                   ; 32768             ; 0          ; 0    ; 0            ; |net_encoder|fifo32x1024:\generate_mulfifos:5:fifo32x1024_mulfifos                                                                                                     ; fifo32x1024        ; work         ;
;       |dcfifo:dcfifo_component|                            ; 53 (0)              ; 105 (0)                   ; 32768             ; 0          ; 0    ; 0            ; |net_encoder|fifo32x1024:\generate_mulfifos:5:fifo32x1024_mulfifos|dcfifo:dcfifo_component                                                                             ; dcfifo             ; work         ;
;          |dcfifo_aol1:auto_generated|                      ; 53 (6)              ; 105 (33)                  ; 32768             ; 0          ; 0    ; 0            ; |net_encoder|fifo32x1024:\generate_mulfifos:5:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated                                                  ; dcfifo_aol1        ; work         ;
;             |a_graycounter_ivb:wrptr_g1p|                  ; 18 (18)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |net_encoder|fifo32x1024:\generate_mulfifos:5:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_ivb:wrptr_g1p                      ; a_graycounter_ivb  ; work         ;
;             |a_graycounter_mh6:rdptr_g1p|                  ; 19 (19)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |net_encoder|fifo32x1024:\generate_mulfifos:5:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_mh6:rdptr_g1p                      ; a_graycounter_mh6  ; work         ;
;             |alt_synch_pipe_qal:rs_dgwp|                   ; 0 (0)               ; 22 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |net_encoder|fifo32x1024:\generate_mulfifos:5:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp                       ; alt_synch_pipe_qal ; work         ;
;                |dffpipe_b09:dffpipe12|                     ; 0 (0)               ; 22 (22)                   ; 0                 ; 0          ; 0    ; 0            ; |net_encoder|fifo32x1024:\generate_mulfifos:5:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12 ; dffpipe_b09        ; work         ;
;             |alt_synch_pipe_ral:ws_dgrp|                   ; 0 (0)               ; 22 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |net_encoder|fifo32x1024:\generate_mulfifos:5:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp                       ; alt_synch_pipe_ral ; work         ;
;                |dffpipe_c09:dffpipe15|                     ; 0 (0)               ; 22 (22)                   ; 0                 ; 0          ; 0    ; 0            ; |net_encoder|fifo32x1024:\generate_mulfifos:5:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15 ; dffpipe_c09        ; work         ;
;             |altsyncram_0la1:fifo_ram|                     ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |net_encoder|fifo32x1024:\generate_mulfifos:5:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_0la1:fifo_ram                         ; altsyncram_0la1    ; work         ;
;             |cmpr_a06:rdempty_eq_comp|                     ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |net_encoder|fifo32x1024:\generate_mulfifos:5:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|cmpr_a06:rdempty_eq_comp                         ; cmpr_a06           ; work         ;
;             |cmpr_a06:wrfull_eq_comp|                      ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |net_encoder|fifo32x1024:\generate_mulfifos:5:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|cmpr_a06:wrfull_eq_comp                          ; cmpr_a06           ; work         ;
;    |fifo32x1024:\generate_mulfifos:6:fifo32x1024_mulfifos| ; 53 (0)              ; 105 (0)                   ; 32768             ; 0          ; 0    ; 0            ; |net_encoder|fifo32x1024:\generate_mulfifos:6:fifo32x1024_mulfifos                                                                                                     ; fifo32x1024        ; work         ;
;       |dcfifo:dcfifo_component|                            ; 53 (0)              ; 105 (0)                   ; 32768             ; 0          ; 0    ; 0            ; |net_encoder|fifo32x1024:\generate_mulfifos:6:fifo32x1024_mulfifos|dcfifo:dcfifo_component                                                                             ; dcfifo             ; work         ;
;          |dcfifo_aol1:auto_generated|                      ; 53 (6)              ; 105 (33)                  ; 32768             ; 0          ; 0    ; 0            ; |net_encoder|fifo32x1024:\generate_mulfifos:6:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated                                                  ; dcfifo_aol1        ; work         ;
;             |a_graycounter_ivb:wrptr_g1p|                  ; 18 (18)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |net_encoder|fifo32x1024:\generate_mulfifos:6:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_ivb:wrptr_g1p                      ; a_graycounter_ivb  ; work         ;
;             |a_graycounter_mh6:rdptr_g1p|                  ; 19 (19)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |net_encoder|fifo32x1024:\generate_mulfifos:6:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_mh6:rdptr_g1p                      ; a_graycounter_mh6  ; work         ;
;             |alt_synch_pipe_qal:rs_dgwp|                   ; 0 (0)               ; 22 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |net_encoder|fifo32x1024:\generate_mulfifos:6:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp                       ; alt_synch_pipe_qal ; work         ;
;                |dffpipe_b09:dffpipe12|                     ; 0 (0)               ; 22 (22)                   ; 0                 ; 0          ; 0    ; 0            ; |net_encoder|fifo32x1024:\generate_mulfifos:6:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12 ; dffpipe_b09        ; work         ;
;             |alt_synch_pipe_ral:ws_dgrp|                   ; 0 (0)               ; 22 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |net_encoder|fifo32x1024:\generate_mulfifos:6:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp                       ; alt_synch_pipe_ral ; work         ;
;                |dffpipe_c09:dffpipe15|                     ; 0 (0)               ; 22 (22)                   ; 0                 ; 0          ; 0    ; 0            ; |net_encoder|fifo32x1024:\generate_mulfifos:6:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15 ; dffpipe_c09        ; work         ;
;             |altsyncram_0la1:fifo_ram|                     ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |net_encoder|fifo32x1024:\generate_mulfifos:6:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_0la1:fifo_ram                         ; altsyncram_0la1    ; work         ;
;             |cmpr_a06:rdempty_eq_comp|                     ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |net_encoder|fifo32x1024:\generate_mulfifos:6:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|cmpr_a06:rdempty_eq_comp                         ; cmpr_a06           ; work         ;
;             |cmpr_a06:wrfull_eq_comp|                      ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |net_encoder|fifo32x1024:\generate_mulfifos:6:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|cmpr_a06:wrfull_eq_comp                          ; cmpr_a06           ; work         ;
;    |fifo32x1024:fifo32x1024_datain|                        ; 52 (0)              ; 105 (0)                   ; 32768             ; 0          ; 0    ; 0            ; |net_encoder|fifo32x1024:fifo32x1024_datain                                                                                                                            ; fifo32x1024        ; work         ;
;       |dcfifo:dcfifo_component|                            ; 52 (0)              ; 105 (0)                   ; 32768             ; 0          ; 0    ; 0            ; |net_encoder|fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component                                                                                                    ; dcfifo             ; work         ;
;          |dcfifo_aol1:auto_generated|                      ; 52 (6)              ; 105 (33)                  ; 32768             ; 0          ; 0    ; 0            ; |net_encoder|fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated                                                                         ; dcfifo_aol1        ; work         ;
;             |a_graycounter_ivb:wrptr_g1p|                  ; 17 (17)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |net_encoder|fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_ivb:wrptr_g1p                                             ; a_graycounter_ivb  ; work         ;
;             |a_graycounter_mh6:rdptr_g1p|                  ; 19 (19)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |net_encoder|fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_mh6:rdptr_g1p                                             ; a_graycounter_mh6  ; work         ;
;             |alt_synch_pipe_qal:rs_dgwp|                   ; 0 (0)               ; 22 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |net_encoder|fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp                                              ; alt_synch_pipe_qal ; work         ;
;                |dffpipe_b09:dffpipe12|                     ; 0 (0)               ; 22 (22)                   ; 0                 ; 0          ; 0    ; 0            ; |net_encoder|fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12                        ; dffpipe_b09        ; work         ;
;             |alt_synch_pipe_ral:ws_dgrp|                   ; 0 (0)               ; 22 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |net_encoder|fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp                                              ; alt_synch_pipe_ral ; work         ;
;                |dffpipe_c09:dffpipe15|                     ; 0 (0)               ; 22 (22)                   ; 0                 ; 0          ; 0    ; 0            ; |net_encoder|fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15                        ; dffpipe_c09        ; work         ;
;             |altsyncram_0la1:fifo_ram|                     ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |net_encoder|fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_0la1:fifo_ram                                                ; altsyncram_0la1    ; work         ;
;             |cmpr_a06:rdempty_eq_comp|                     ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |net_encoder|fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|cmpr_a06:rdempty_eq_comp                                                ; cmpr_a06           ; work         ;
;             |cmpr_a06:wrfull_eq_comp|                      ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |net_encoder|fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|cmpr_a06:wrfull_eq_comp                                                 ; cmpr_a06           ; work         ;
;    |gfmul:\generate_muls:0:gfmul_1|                        ; 62 (62)             ; 40 (40)                   ; 0                 ; 0          ; 0    ; 0            ; |net_encoder|gfmul:\generate_muls:0:gfmul_1                                                                                                                            ; gfmul              ; work         ;
;    |gfmul:\generate_muls:10:gfmul_1|                       ; 16 (16)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |net_encoder|gfmul:\generate_muls:10:gfmul_1                                                                                                                           ; gfmul              ; work         ;
;    |gfmul:\generate_muls:11:gfmul_1|                       ; 16 (16)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |net_encoder|gfmul:\generate_muls:11:gfmul_1                                                                                                                           ; gfmul              ; work         ;
;    |gfmul:\generate_muls:12:gfmul_1|                       ; 16 (16)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |net_encoder|gfmul:\generate_muls:12:gfmul_1                                                                                                                           ; gfmul              ; work         ;
;    |gfmul:\generate_muls:13:gfmul_1|                       ; 16 (16)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |net_encoder|gfmul:\generate_muls:13:gfmul_1                                                                                                                           ; gfmul              ; work         ;
;    |gfmul:\generate_muls:14:gfmul_1|                       ; 16 (16)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |net_encoder|gfmul:\generate_muls:14:gfmul_1                                                                                                                           ; gfmul              ; work         ;
;    |gfmul:\generate_muls:15:gfmul_1|                       ; 16 (16)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |net_encoder|gfmul:\generate_muls:15:gfmul_1                                                                                                                           ; gfmul              ; work         ;
;    |gfmul:\generate_muls:16:gfmul_1|                       ; 16 (16)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |net_encoder|gfmul:\generate_muls:16:gfmul_1                                                                                                                           ; gfmul              ; work         ;
;    |gfmul:\generate_muls:17:gfmul_1|                       ; 16 (16)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |net_encoder|gfmul:\generate_muls:17:gfmul_1                                                                                                                           ; gfmul              ; work         ;
;    |gfmul:\generate_muls:18:gfmul_1|                       ; 16 (16)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |net_encoder|gfmul:\generate_muls:18:gfmul_1                                                                                                                           ; gfmul              ; work         ;
;    |gfmul:\generate_muls:19:gfmul_1|                       ; 16 (16)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |net_encoder|gfmul:\generate_muls:19:gfmul_1                                                                                                                           ; gfmul              ; work         ;
;    |gfmul:\generate_muls:1:gfmul_1|                        ; 19 (19)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |net_encoder|gfmul:\generate_muls:1:gfmul_1                                                                                                                            ; gfmul              ; work         ;
;    |gfmul:\generate_muls:20:gfmul_1|                       ; 16 (16)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |net_encoder|gfmul:\generate_muls:20:gfmul_1                                                                                                                           ; gfmul              ; work         ;
;    |gfmul:\generate_muls:21:gfmul_1|                       ; 16 (16)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |net_encoder|gfmul:\generate_muls:21:gfmul_1                                                                                                                           ; gfmul              ; work         ;
;    |gfmul:\generate_muls:22:gfmul_1|                       ; 16 (16)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |net_encoder|gfmul:\generate_muls:22:gfmul_1                                                                                                                           ; gfmul              ; work         ;
;    |gfmul:\generate_muls:23:gfmul_1|                       ; 16 (16)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |net_encoder|gfmul:\generate_muls:23:gfmul_1                                                                                                                           ; gfmul              ; work         ;
;    |gfmul:\generate_muls:24:gfmul_1|                       ; 16 (16)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |net_encoder|gfmul:\generate_muls:24:gfmul_1                                                                                                                           ; gfmul              ; work         ;
;    |gfmul:\generate_muls:25:gfmul_1|                       ; 16 (16)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |net_encoder|gfmul:\generate_muls:25:gfmul_1                                                                                                                           ; gfmul              ; work         ;
;    |gfmul:\generate_muls:26:gfmul_1|                       ; 16 (16)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |net_encoder|gfmul:\generate_muls:26:gfmul_1                                                                                                                           ; gfmul              ; work         ;
;    |gfmul:\generate_muls:27:gfmul_1|                       ; 16 (16)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |net_encoder|gfmul:\generate_muls:27:gfmul_1                                                                                                                           ; gfmul              ; work         ;
;    |gfmul:\generate_muls:2:gfmul_1|                        ; 19 (19)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |net_encoder|gfmul:\generate_muls:2:gfmul_1                                                                                                                            ; gfmul              ; work         ;
;    |gfmul:\generate_muls:3:gfmul_1|                        ; 19 (19)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |net_encoder|gfmul:\generate_muls:3:gfmul_1                                                                                                                            ; gfmul              ; work         ;
;    |gfmul:\generate_muls:4:gfmul_1|                        ; 19 (19)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |net_encoder|gfmul:\generate_muls:4:gfmul_1                                                                                                                            ; gfmul              ; work         ;
;    |gfmul:\generate_muls:5:gfmul_1|                        ; 19 (19)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |net_encoder|gfmul:\generate_muls:5:gfmul_1                                                                                                                            ; gfmul              ; work         ;
;    |gfmul:\generate_muls:6:gfmul_1|                        ; 19 (19)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |net_encoder|gfmul:\generate_muls:6:gfmul_1                                                                                                                            ; gfmul              ; work         ;
;    |gfmul:\generate_muls:7:gfmul_1|                        ; 16 (16)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |net_encoder|gfmul:\generate_muls:7:gfmul_1                                                                                                                            ; gfmul              ; work         ;
;    |gfmul:\generate_muls:8:gfmul_1|                        ; 16 (16)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |net_encoder|gfmul:\generate_muls:8:gfmul_1                                                                                                                            ; gfmul              ; work         ;
;    |gfmul:\generate_muls:9:gfmul_1|                        ; 16 (16)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |net_encoder|gfmul:\generate_muls:9:gfmul_1                                                                                                                            ; gfmul              ; work         ;
;    |prngen:\generate_coeffs:0:prngen_1|                    ; 5 (5)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |net_encoder|prngen:\generate_coeffs:0:prngen_1                                                                                                                        ; prngen             ; work         ;
;    |prngen:\generate_coeffs:1:prngen_1|                    ; 5 (5)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |net_encoder|prngen:\generate_coeffs:1:prngen_1                                                                                                                        ; prngen             ; work         ;
;    |prngen:\generate_coeffs:2:prngen_1|                    ; 7 (7)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |net_encoder|prngen:\generate_coeffs:2:prngen_1                                                                                                                        ; prngen             ; work         ;
;    |prngen:\generate_coeffs:3:prngen_1|                    ; 6 (6)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |net_encoder|prngen:\generate_coeffs:3:prngen_1                                                                                                                        ; prngen             ; work         ;
;    |prngen:\generate_coeffs:4:prngen_1|                    ; 6 (6)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |net_encoder|prngen:\generate_coeffs:4:prngen_1                                                                                                                        ; prngen             ; work         ;
;    |prngen:\generate_coeffs:5:prngen_1|                    ; 5 (5)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |net_encoder|prngen:\generate_coeffs:5:prngen_1                                                                                                                        ; prngen             ; work         ;
;    |prngen:\generate_coeffs:6:prngen_1|                    ; 7 (7)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |net_encoder|prngen:\generate_coeffs:6:prngen_1                                                                                                                        ; prngen             ; work         ;
+------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                         ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+----------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; fifo32x1024:\generate_mulfifos:0:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_0la1:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768 ; None ;
; fifo32x1024:\generate_mulfifos:1:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_0la1:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768 ; None ;
; fifo32x1024:\generate_mulfifos:2:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_0la1:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768 ; None ;
; fifo32x1024:\generate_mulfifos:3:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_0la1:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768 ; None ;
; fifo32x1024:\generate_mulfifos:4:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_0la1:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768 ; None ;
; fifo32x1024:\generate_mulfifos:5:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_0la1:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768 ; None ;
; fifo32x1024:\generate_mulfifos:6:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_0la1:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768 ; None ;
; fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_0la1:fifo_ram|ALTSYNCRAM                        ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768 ; None ;
+----------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                         ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; fifo32x1024:\generate_mulfifos:4:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[10] ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:4:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[8]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:4:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[9]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:4:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[6]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:4:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[7]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:4:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[4]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:4:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[5]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:4:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[2]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:4:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[3]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:4:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[0]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:4:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[1]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:4:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[10] ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:4:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[8]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:4:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[9]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:4:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[6]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:4:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[7]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:4:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[4]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:4:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[5]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:4:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[2]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:4:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[3]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:4:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[0]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:4:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[1]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:5:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[10] ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:5:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[8]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:5:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[9]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:5:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[6]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:5:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[7]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:5:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[4]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:5:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[5]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:5:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[2]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:5:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[3]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:5:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[0]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:5:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[1]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:5:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[10] ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:5:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[8]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:5:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[9]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:5:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[6]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:5:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[7]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:5:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[4]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:5:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[5]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:5:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[2]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:5:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[3]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:5:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[0]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:5:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[1]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:0:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[10] ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:0:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[8]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:0:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[9]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:0:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[6]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:0:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[7]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:0:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[4]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:0:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[5]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:0:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[2]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:0:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[3]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:0:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[0]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:0:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[1]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:0:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[10] ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:0:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[8]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:0:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[9]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:0:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[6]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:0:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[7]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:0:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[4]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:0:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[5]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:0:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[2]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:0:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[3]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:0:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[0]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:0:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[1]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:2:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[10] ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:2:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[8]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:2:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[9]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:2:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[6]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:2:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[7]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:2:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[4]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:2:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[5]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:2:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[2]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:2:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[3]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:2:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[0]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:2:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[1]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:2:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[10] ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:2:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[8]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:2:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[9]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:2:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[6]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:2:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[7]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:2:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[4]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:2:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[5]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:2:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[2]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:2:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[3]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:2:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[0]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:2:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[1]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:1:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[10] ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:1:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[8]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:1:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[9]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:1:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[6]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:1:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[7]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:1:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[4]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:1:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[5]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:1:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[2]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:1:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[3]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:1:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[0]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:1:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[1]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:1:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[10] ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:1:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[8]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:1:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[9]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:1:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[6]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:1:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[7]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:1:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[4]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:1:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[5]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:1:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[2]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:1:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[3]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:1:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[0]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:1:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[1]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:3:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[10] ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:3:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[8]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:3:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[9]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:3:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[6]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:3:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[7]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:3:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[4]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:3:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[5]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:3:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[2]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:3:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[3]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:3:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[0]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:3:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[1]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:3:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[10] ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:3:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[8]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:3:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[9]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:3:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[6]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:3:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[7]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:3:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[4]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:3:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[5]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:3:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[2]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:3:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[3]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:3:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[0]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:3:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[1]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:6:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[10] ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:6:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[8]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:6:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[9]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:6:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[6]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:6:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[7]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:6:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[4]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:6:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[5]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:6:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[2]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:6:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[3]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:6:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[0]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:6:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[1]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:6:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[10] ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:6:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[8]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:6:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[9]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:6:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[6]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:6:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[7]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:6:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[4]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:6:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[5]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:6:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[2]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:6:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[3]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:6:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[0]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:6:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[1]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:4:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[10] ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:4:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[8]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:4:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[9]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:4:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[6]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:4:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[7]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:4:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[4]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:4:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[5]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:4:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[2]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:4:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[3]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:4:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[0]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:4:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[1]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:4:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[10] ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:4:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[8]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:4:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[9]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:4:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[6]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:4:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[7]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:4:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[4]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:4:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[5]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:4:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[2]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:4:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[3]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:4:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[0]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:4:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[1]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:5:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[10] ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:5:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[8]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:5:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[9]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:5:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[6]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:5:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[7]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:5:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[4]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:5:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[5]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:5:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[2]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:5:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[3]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:5:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[0]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:5:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[1]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:5:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[10] ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:5:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[8]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:5:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[9]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:5:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[6]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:5:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[7]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:5:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[4]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:5:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[5]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:5:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[2]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:5:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[3]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:5:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[0]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:5:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[1]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:0:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[10] ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:0:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[8]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:0:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[9]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:0:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[6]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:0:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[7]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:0:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[4]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:0:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[5]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:0:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[2]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:0:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[3]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:0:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[0]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:0:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[1]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:0:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[10] ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:0:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[8]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:0:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[9]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:0:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[6]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:0:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[7]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:0:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[4]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:0:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[5]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:0:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[2]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:0:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[3]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:0:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[0]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:0:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[1]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:2:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[10] ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:2:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[8]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:2:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[9]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:2:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[6]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:2:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[7]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:2:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[4]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:2:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[5]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:2:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[2]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:2:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[3]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:2:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[0]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:2:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[1]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:2:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[10] ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:2:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[8]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:2:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[9]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:2:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[6]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:2:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[7]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:2:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[4]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:2:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[5]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:2:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[2]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:2:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[3]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:2:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[0]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:2:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[1]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:1:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[10] ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:1:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[8]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:1:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[9]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:1:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[6]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:1:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[7]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:1:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[4]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:1:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[5]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:1:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[2]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:1:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[3]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:1:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[0]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:1:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[1]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:1:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[10] ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:1:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[8]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:1:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[9]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:1:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[6]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:1:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[7]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:1:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[4]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:1:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[5]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:1:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[2]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:1:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[3]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:1:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[0]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:1:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[1]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:3:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[10] ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:3:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[8]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:3:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[9]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:3:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[6]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:3:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[7]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:3:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[4]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:3:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[5]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:3:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[2]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:3:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[3]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:3:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[0]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:3:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[1]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:3:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[10] ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:3:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[8]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:3:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[9]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:3:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[6]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:3:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[7]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:3:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[4]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:3:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[5]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:3:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[2]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:3:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[3]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:3:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[0]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:3:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[1]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:6:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[10] ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:6:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[8]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:6:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[9]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:6:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[6]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:6:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[7]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:6:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[4]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:6:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[5]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:6:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[2]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:6:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[3]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:6:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[0]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:6:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[1]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:6:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[10] ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:6:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[8]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:6:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[9]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:6:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[6]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:6:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[7]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:6:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[4]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:6:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[5]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:6:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[2]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:6:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[3]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:6:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[0]  ; yes                                                              ; yes                                        ;
; fifo32x1024:\generate_mulfifos:6:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[1]  ; yes                                                              ; yes                                        ;
; fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[10]                        ; yes                                                              ; yes                                        ;
; fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[8]                         ; yes                                                              ; yes                                        ;
; fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[9]                         ; yes                                                              ; yes                                        ;
; fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[6]                         ; yes                                                              ; yes                                        ;
; fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[7]                         ; yes                                                              ; yes                                        ;
; fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[4]                         ; yes                                                              ; yes                                        ;
; fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[5]                         ; yes                                                              ; yes                                        ;
; fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[2]                         ; yes                                                              ; yes                                        ;
; fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[3]                         ; yes                                                              ; yes                                        ;
; fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[0]                         ; yes                                                              ; yes                                        ;
; fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[1]                         ; yes                                                              ; yes                                        ;
; fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[10]                        ; yes                                                              ; yes                                        ;
; fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[8]                         ; yes                                                              ; yes                                        ;
; fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[9]                         ; yes                                                              ; yes                                        ;
; fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[6]                         ; yes                                                              ; yes                                        ;
; fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[7]                         ; yes                                                              ; yes                                        ;
; fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[4]                         ; yes                                                              ; yes                                        ;
; fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[5]                         ; yes                                                              ; yes                                        ;
; fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[2]                         ; yes                                                              ; yes                                        ;
; fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[3]                         ; yes                                                              ; yes                                        ;
; fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[0]                         ; yes                                                              ; yes                                        ;
; fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[1]                         ; yes                                                              ; yes                                        ;
; fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[10]                        ; yes                                                              ; yes                                        ;
; fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[8]                         ; yes                                                              ; yes                                        ;
; fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[9]                         ; yes                                                              ; yes                                        ;
; fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[6]                         ; yes                                                              ; yes                                        ;
; fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[7]                         ; yes                                                              ; yes                                        ;
; fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[4]                         ; yes                                                              ; yes                                        ;
; fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[5]                         ; yes                                                              ; yes                                        ;
; fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[2]                         ; yes                                                              ; yes                                        ;
; fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[3]                         ; yes                                                              ; yes                                        ;
; fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[0]                         ; yes                                                              ; yes                                        ;
; fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[1]                         ; yes                                                              ; yes                                        ;
; fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[10]                        ; yes                                                              ; yes                                        ;
; fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[8]                         ; yes                                                              ; yes                                        ;
; fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[9]                         ; yes                                                              ; yes                                        ;
; fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[6]                         ; yes                                                              ; yes                                        ;
; fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[7]                         ; yes                                                              ; yes                                        ;
; fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[4]                         ; yes                                                              ; yes                                        ;
; fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[5]                         ; yes                                                              ; yes                                        ;
; fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[2]                         ; yes                                                              ; yes                                        ;
; fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[3]                         ; yes                                                              ; yes                                        ;
; fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[0]                         ; yes                                                              ; yes                                        ;
; fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[1]                         ; yes                                                              ; yes                                        ;
; Total number of protected registers is 352                                                                                                                            ;                                                                  ;                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                    ;
+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+
; Register name                                                                                                                                  ; Reason for Removal                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+
; write_state_pseudoin                                                                                                                           ; Lost fanout                                          ;
; read_state_pseudoin                                                                                                                            ; Lost fanout                                          ;
; fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|delayed_wrptr_g[0..4]                                          ; Lost fanout                                          ;
; fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|rdptr_g[0..4]                                                  ; Lost fanout                                          ;
; fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|wrptr_g[0..4]                                                  ; Lost fanout                                          ;
; fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|alt_synch_pipe_e9l:ws_dgrp|dffpipe_vu8:dffpipe13|dffe14a[0..4] ; Lost fanout                                          ;
; fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|alt_synch_pipe_e9l:ws_dgrp|dffpipe_vu8:dffpipe13|dffe15a[0..4] ; Lost fanout                                          ;
; fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|alt_synch_pipe_d9l:rs_dgwp|dffpipe_uu8:dffpipe10|dffe11a[0..4] ; Lost fanout                                          ;
; fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|alt_synch_pipe_d9l:rs_dgwp|dffpipe_uu8:dffpipe10|dffe12a[0..4] ; Lost fanout                                          ;
; fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|a_graycounter_5ub:wrptr_g1p|counter7a0                         ; Lost fanout                                          ;
; fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|a_graycounter_5ub:wrptr_g1p|counter7a1                         ; Lost fanout                                          ;
; fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|a_graycounter_5ub:wrptr_g1p|counter7a2                         ; Lost fanout                                          ;
; fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|a_graycounter_5ub:wrptr_g1p|counter7a3                         ; Lost fanout                                          ;
; fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|a_graycounter_5ub:wrptr_g1p|counter7a4                         ; Lost fanout                                          ;
; fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|a_graycounter_5ub:wrptr_g1p|parity8                            ; Lost fanout                                          ;
; fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|a_graycounter_9g6:rdptr_g1p|counter5a0                         ; Lost fanout                                          ;
; fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|a_graycounter_9g6:rdptr_g1p|counter5a1                         ; Lost fanout                                          ;
; fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|a_graycounter_9g6:rdptr_g1p|counter5a2                         ; Lost fanout                                          ;
; fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|a_graycounter_9g6:rdptr_g1p|counter5a3                         ; Lost fanout                                          ;
; fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|a_graycounter_9g6:rdptr_g1p|counter5a4                         ; Lost fanout                                          ;
; fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|a_graycounter_9g6:rdptr_g1p|parity6                            ; Lost fanout                                          ;
; mul1[1][0]                                                                                                                                     ; Merged with mul1[0][0]                               ;
; mul1[2][0]                                                                                                                                     ; Merged with mul1[0][0]                               ;
; mul1[3][0]                                                                                                                                     ; Merged with mul1[0][0]                               ;
; mul1[4][0]                                                                                                                                     ; Merged with mul1[0][0]                               ;
; mul1[5][0]                                                                                                                                     ; Merged with mul1[0][0]                               ;
; mul1[6][0]                                                                                                                                     ; Merged with mul1[0][0]                               ;
; mul2[14][7]                                                                                                                                    ; Merged with mul2[0][7]                               ;
; mul2[21][7]                                                                                                                                    ; Merged with mul2[0][7]                               ;
; mul2[7][7]                                                                                                                                     ; Merged with mul2[0][7]                               ;
; mul2[14][6]                                                                                                                                    ; Merged with mul2[0][6]                               ;
; mul2[21][6]                                                                                                                                    ; Merged with mul2[0][6]                               ;
; mul2[7][6]                                                                                                                                     ; Merged with mul2[0][6]                               ;
; mul2[14][5]                                                                                                                                    ; Merged with mul2[0][5]                               ;
; mul2[21][5]                                                                                                                                    ; Merged with mul2[0][5]                               ;
; mul2[7][5]                                                                                                                                     ; Merged with mul2[0][5]                               ;
; mul2[14][4]                                                                                                                                    ; Merged with mul2[0][4]                               ;
; mul2[21][4]                                                                                                                                    ; Merged with mul2[0][4]                               ;
; mul2[7][4]                                                                                                                                     ; Merged with mul2[0][4]                               ;
; mul2[14][3]                                                                                                                                    ; Merged with mul2[0][3]                               ;
; mul2[21][3]                                                                                                                                    ; Merged with mul2[0][3]                               ;
; mul2[7][3]                                                                                                                                     ; Merged with mul2[0][3]                               ;
; mul2[14][2]                                                                                                                                    ; Merged with mul2[0][2]                               ;
; mul2[21][2]                                                                                                                                    ; Merged with mul2[0][2]                               ;
; mul2[7][2]                                                                                                                                     ; Merged with mul2[0][2]                               ;
; mul2[14][1]                                                                                                                                    ; Merged with mul2[0][1]                               ;
; mul2[21][1]                                                                                                                                    ; Merged with mul2[0][1]                               ;
; mul2[7][1]                                                                                                                                     ; Merged with mul2[0][1]                               ;
; mul2[14][0]                                                                                                                                    ; Merged with mul2[0][0]                               ;
; mul2[21][0]                                                                                                                                    ; Merged with mul2[0][0]                               ;
; mul2[7][0]                                                                                                                                     ; Merged with mul2[0][0]                               ;
; gfmul:\generate_muls:10:gfmul_1|count[2]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[2]  ;
; gfmul:\generate_muls:11:gfmul_1|count[2]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[2]  ;
; gfmul:\generate_muls:12:gfmul_1|count[2]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[2]  ;
; gfmul:\generate_muls:13:gfmul_1|count[2]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[2]  ;
; gfmul:\generate_muls:14:gfmul_1|count[2]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[2]  ;
; gfmul:\generate_muls:15:gfmul_1|count[2]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[2]  ;
; gfmul:\generate_muls:16:gfmul_1|count[2]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[2]  ;
; gfmul:\generate_muls:17:gfmul_1|count[2]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[2]  ;
; gfmul:\generate_muls:18:gfmul_1|count[2]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[2]  ;
; gfmul:\generate_muls:19:gfmul_1|count[2]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[2]  ;
; gfmul:\generate_muls:1:gfmul_1|count[2]                                                                                                        ; Merged with gfmul:\generate_muls:0:gfmul_1|count[2]  ;
; gfmul:\generate_muls:20:gfmul_1|count[2]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[2]  ;
; gfmul:\generate_muls:21:gfmul_1|count[2]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[2]  ;
; gfmul:\generate_muls:22:gfmul_1|count[2]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[2]  ;
; gfmul:\generate_muls:23:gfmul_1|count[2]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[2]  ;
; gfmul:\generate_muls:24:gfmul_1|count[2]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[2]  ;
; gfmul:\generate_muls:25:gfmul_1|count[2]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[2]  ;
; gfmul:\generate_muls:26:gfmul_1|count[2]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[2]  ;
; gfmul:\generate_muls:27:gfmul_1|count[2]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[2]  ;
; gfmul:\generate_muls:2:gfmul_1|count[2]                                                                                                        ; Merged with gfmul:\generate_muls:0:gfmul_1|count[2]  ;
; gfmul:\generate_muls:3:gfmul_1|count[2]                                                                                                        ; Merged with gfmul:\generate_muls:0:gfmul_1|count[2]  ;
; gfmul:\generate_muls:4:gfmul_1|count[2]                                                                                                        ; Merged with gfmul:\generate_muls:0:gfmul_1|count[2]  ;
; gfmul:\generate_muls:5:gfmul_1|count[2]                                                                                                        ; Merged with gfmul:\generate_muls:0:gfmul_1|count[2]  ;
; gfmul:\generate_muls:6:gfmul_1|count[2]                                                                                                        ; Merged with gfmul:\generate_muls:0:gfmul_1|count[2]  ;
; gfmul:\generate_muls:7:gfmul_1|count[2]                                                                                                        ; Merged with gfmul:\generate_muls:0:gfmul_1|count[2]  ;
; gfmul:\generate_muls:8:gfmul_1|count[2]                                                                                                        ; Merged with gfmul:\generate_muls:0:gfmul_1|count[2]  ;
; gfmul:\generate_muls:9:gfmul_1|count[2]                                                                                                        ; Merged with gfmul:\generate_muls:0:gfmul_1|count[2]  ;
; gfmul:\generate_muls:10:gfmul_1|count[1]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[1]  ;
; gfmul:\generate_muls:11:gfmul_1|count[1]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[1]  ;
; gfmul:\generate_muls:12:gfmul_1|count[1]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[1]  ;
; gfmul:\generate_muls:13:gfmul_1|count[1]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[1]  ;
; gfmul:\generate_muls:14:gfmul_1|count[1]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[1]  ;
; gfmul:\generate_muls:15:gfmul_1|count[1]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[1]  ;
; gfmul:\generate_muls:16:gfmul_1|count[1]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[1]  ;
; gfmul:\generate_muls:17:gfmul_1|count[1]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[1]  ;
; gfmul:\generate_muls:18:gfmul_1|count[1]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[1]  ;
; gfmul:\generate_muls:19:gfmul_1|count[1]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[1]  ;
; gfmul:\generate_muls:1:gfmul_1|count[1]                                                                                                        ; Merged with gfmul:\generate_muls:0:gfmul_1|count[1]  ;
; gfmul:\generate_muls:20:gfmul_1|count[1]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[1]  ;
; gfmul:\generate_muls:21:gfmul_1|count[1]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[1]  ;
; gfmul:\generate_muls:22:gfmul_1|count[1]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[1]  ;
; gfmul:\generate_muls:23:gfmul_1|count[1]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[1]  ;
; gfmul:\generate_muls:24:gfmul_1|count[1]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[1]  ;
; gfmul:\generate_muls:25:gfmul_1|count[1]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[1]  ;
; gfmul:\generate_muls:26:gfmul_1|count[1]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[1]  ;
; gfmul:\generate_muls:27:gfmul_1|count[1]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[1]  ;
; gfmul:\generate_muls:2:gfmul_1|count[1]                                                                                                        ; Merged with gfmul:\generate_muls:0:gfmul_1|count[1]  ;
; gfmul:\generate_muls:3:gfmul_1|count[1]                                                                                                        ; Merged with gfmul:\generate_muls:0:gfmul_1|count[1]  ;
; gfmul:\generate_muls:4:gfmul_1|count[1]                                                                                                        ; Merged with gfmul:\generate_muls:0:gfmul_1|count[1]  ;
; gfmul:\generate_muls:5:gfmul_1|count[1]                                                                                                        ; Merged with gfmul:\generate_muls:0:gfmul_1|count[1]  ;
; gfmul:\generate_muls:6:gfmul_1|count[1]                                                                                                        ; Merged with gfmul:\generate_muls:0:gfmul_1|count[1]  ;
; gfmul:\generate_muls:7:gfmul_1|count[1]                                                                                                        ; Merged with gfmul:\generate_muls:0:gfmul_1|count[1]  ;
; gfmul:\generate_muls:8:gfmul_1|count[1]                                                                                                        ; Merged with gfmul:\generate_muls:0:gfmul_1|count[1]  ;
; gfmul:\generate_muls:9:gfmul_1|count[1]                                                                                                        ; Merged with gfmul:\generate_muls:0:gfmul_1|count[1]  ;
; gfmul:\generate_muls:10:gfmul_1|count[0]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[0]  ;
; gfmul:\generate_muls:11:gfmul_1|count[0]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[0]  ;
; gfmul:\generate_muls:12:gfmul_1|count[0]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[0]  ;
; gfmul:\generate_muls:13:gfmul_1|count[0]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[0]  ;
; gfmul:\generate_muls:14:gfmul_1|count[0]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[0]  ;
; gfmul:\generate_muls:15:gfmul_1|count[0]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[0]  ;
; gfmul:\generate_muls:16:gfmul_1|count[0]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[0]  ;
; gfmul:\generate_muls:17:gfmul_1|count[0]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[0]  ;
; gfmul:\generate_muls:18:gfmul_1|count[0]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[0]  ;
; gfmul:\generate_muls:19:gfmul_1|count[0]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[0]  ;
; gfmul:\generate_muls:1:gfmul_1|count[0]                                                                                                        ; Merged with gfmul:\generate_muls:0:gfmul_1|count[0]  ;
; gfmul:\generate_muls:20:gfmul_1|count[0]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[0]  ;
; gfmul:\generate_muls:21:gfmul_1|count[0]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[0]  ;
; gfmul:\generate_muls:22:gfmul_1|count[0]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[0]  ;
; gfmul:\generate_muls:23:gfmul_1|count[0]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[0]  ;
; gfmul:\generate_muls:24:gfmul_1|count[0]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[0]  ;
; gfmul:\generate_muls:25:gfmul_1|count[0]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[0]  ;
; gfmul:\generate_muls:26:gfmul_1|count[0]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[0]  ;
; gfmul:\generate_muls:27:gfmul_1|count[0]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[0]  ;
; gfmul:\generate_muls:2:gfmul_1|count[0]                                                                                                        ; Merged with gfmul:\generate_muls:0:gfmul_1|count[0]  ;
; gfmul:\generate_muls:3:gfmul_1|count[0]                                                                                                        ; Merged with gfmul:\generate_muls:0:gfmul_1|count[0]  ;
; gfmul:\generate_muls:4:gfmul_1|count[0]                                                                                                        ; Merged with gfmul:\generate_muls:0:gfmul_1|count[0]  ;
; gfmul:\generate_muls:5:gfmul_1|count[0]                                                                                                        ; Merged with gfmul:\generate_muls:0:gfmul_1|count[0]  ;
; gfmul:\generate_muls:6:gfmul_1|count[0]                                                                                                        ; Merged with gfmul:\generate_muls:0:gfmul_1|count[0]  ;
; gfmul:\generate_muls:7:gfmul_1|count[0]                                                                                                        ; Merged with gfmul:\generate_muls:0:gfmul_1|count[0]  ;
; gfmul:\generate_muls:8:gfmul_1|count[0]                                                                                                        ; Merged with gfmul:\generate_muls:0:gfmul_1|count[0]  ;
; gfmul:\generate_muls:9:gfmul_1|count[0]                                                                                                        ; Merged with gfmul:\generate_muls:0:gfmul_1|count[0]  ;
; mul2[1][7]                                                                                                                                     ; Merged with mul2[15][7]                              ;
; mul2[22][7]                                                                                                                                    ; Merged with mul2[15][7]                              ;
; mul2[8][7]                                                                                                                                     ; Merged with mul2[15][7]                              ;
; mul2[1][6]                                                                                                                                     ; Merged with mul2[15][6]                              ;
; mul2[22][6]                                                                                                                                    ; Merged with mul2[15][6]                              ;
; mul2[8][6]                                                                                                                                     ; Merged with mul2[15][6]                              ;
; mul2[1][5]                                                                                                                                     ; Merged with mul2[15][5]                              ;
; mul2[22][5]                                                                                                                                    ; Merged with mul2[15][5]                              ;
; mul2[8][5]                                                                                                                                     ; Merged with mul2[15][5]                              ;
; mul2[1][4]                                                                                                                                     ; Merged with mul2[15][4]                              ;
; mul2[22][4]                                                                                                                                    ; Merged with mul2[15][4]                              ;
; mul2[8][4]                                                                                                                                     ; Merged with mul2[15][4]                              ;
; mul2[1][3]                                                                                                                                     ; Merged with mul2[15][3]                              ;
; mul2[22][3]                                                                                                                                    ; Merged with mul2[15][3]                              ;
; mul2[8][3]                                                                                                                                     ; Merged with mul2[15][3]                              ;
; mul2[1][2]                                                                                                                                     ; Merged with mul2[15][2]                              ;
; mul2[22][2]                                                                                                                                    ; Merged with mul2[15][2]                              ;
; mul2[8][2]                                                                                                                                     ; Merged with mul2[15][2]                              ;
; mul2[1][1]                                                                                                                                     ; Merged with mul2[15][1]                              ;
; mul2[22][1]                                                                                                                                    ; Merged with mul2[15][1]                              ;
; mul2[8][1]                                                                                                                                     ; Merged with mul2[15][1]                              ;
; mul2[1][0]                                                                                                                                     ; Merged with mul2[15][0]                              ;
; mul2[22][0]                                                                                                                                    ; Merged with mul2[15][0]                              ;
; mul2[8][0]                                                                                                                                     ; Merged with mul2[15][0]                              ;
; mul2[23][7]                                                                                                                                    ; Merged with mul2[16][7]                              ;
; mul2[2][7]                                                                                                                                     ; Merged with mul2[16][7]                              ;
; mul2[9][7]                                                                                                                                     ; Merged with mul2[16][7]                              ;
; mul2[23][6]                                                                                                                                    ; Merged with mul2[16][6]                              ;
; mul2[2][6]                                                                                                                                     ; Merged with mul2[16][6]                              ;
; mul2[9][6]                                                                                                                                     ; Merged with mul2[16][6]                              ;
; mul2[23][5]                                                                                                                                    ; Merged with mul2[16][5]                              ;
; mul2[2][5]                                                                                                                                     ; Merged with mul2[16][5]                              ;
; mul2[9][5]                                                                                                                                     ; Merged with mul2[16][5]                              ;
; mul2[23][4]                                                                                                                                    ; Merged with mul2[16][4]                              ;
; mul2[2][4]                                                                                                                                     ; Merged with mul2[16][4]                              ;
; mul2[9][4]                                                                                                                                     ; Merged with mul2[16][4]                              ;
; mul2[23][3]                                                                                                                                    ; Merged with mul2[16][3]                              ;
; mul2[2][3]                                                                                                                                     ; Merged with mul2[16][3]                              ;
; mul2[9][3]                                                                                                                                     ; Merged with mul2[16][3]                              ;
; mul2[23][2]                                                                                                                                    ; Merged with mul2[16][2]                              ;
; mul2[2][2]                                                                                                                                     ; Merged with mul2[16][2]                              ;
; mul2[9][2]                                                                                                                                     ; Merged with mul2[16][2]                              ;
; mul2[23][1]                                                                                                                                    ; Merged with mul2[16][1]                              ;
; mul2[2][1]                                                                                                                                     ; Merged with mul2[16][1]                              ;
; mul2[9][1]                                                                                                                                     ; Merged with mul2[16][1]                              ;
; mul2[23][0]                                                                                                                                    ; Merged with mul2[16][0]                              ;
; mul2[2][0]                                                                                                                                     ; Merged with mul2[16][0]                              ;
; mul2[9][0]                                                                                                                                     ; Merged with mul2[16][0]                              ;
; mul2[17][7]                                                                                                                                    ; Merged with mul2[10][7]                              ;
; mul2[24][7]                                                                                                                                    ; Merged with mul2[10][7]                              ;
; mul2[3][7]                                                                                                                                     ; Merged with mul2[10][7]                              ;
; mul2[17][6]                                                                                                                                    ; Merged with mul2[10][6]                              ;
; mul2[24][6]                                                                                                                                    ; Merged with mul2[10][6]                              ;
; mul2[3][6]                                                                                                                                     ; Merged with mul2[10][6]                              ;
; mul2[17][5]                                                                                                                                    ; Merged with mul2[10][5]                              ;
; mul2[24][5]                                                                                                                                    ; Merged with mul2[10][5]                              ;
; mul2[3][5]                                                                                                                                     ; Merged with mul2[10][5]                              ;
; mul2[17][4]                                                                                                                                    ; Merged with mul2[10][4]                              ;
; mul2[24][4]                                                                                                                                    ; Merged with mul2[10][4]                              ;
; mul2[3][4]                                                                                                                                     ; Merged with mul2[10][4]                              ;
; mul2[17][3]                                                                                                                                    ; Merged with mul2[10][3]                              ;
; mul2[24][3]                                                                                                                                    ; Merged with mul2[10][3]                              ;
; mul2[3][3]                                                                                                                                     ; Merged with mul2[10][3]                              ;
; mul2[17][2]                                                                                                                                    ; Merged with mul2[10][2]                              ;
; mul2[24][2]                                                                                                                                    ; Merged with mul2[10][2]                              ;
; mul2[3][2]                                                                                                                                     ; Merged with mul2[10][2]                              ;
; mul2[17][1]                                                                                                                                    ; Merged with mul2[10][1]                              ;
; mul2[24][1]                                                                                                                                    ; Merged with mul2[10][1]                              ;
; mul2[3][1]                                                                                                                                     ; Merged with mul2[10][1]                              ;
; mul2[17][0]                                                                                                                                    ; Merged with mul2[10][0]                              ;
; mul2[24][0]                                                                                                                                    ; Merged with mul2[10][0]                              ;
; mul2[3][0]                                                                                                                                     ; Merged with mul2[10][0]                              ;
; mul2[18][7]                                                                                                                                    ; Merged with mul2[11][7]                              ;
; mul2[25][7]                                                                                                                                    ; Merged with mul2[11][7]                              ;
; mul2[4][7]                                                                                                                                     ; Merged with mul2[11][7]                              ;
; mul2[18][6]                                                                                                                                    ; Merged with mul2[11][6]                              ;
; mul2[25][6]                                                                                                                                    ; Merged with mul2[11][6]                              ;
; mul2[4][6]                                                                                                                                     ; Merged with mul2[11][6]                              ;
; mul2[18][5]                                                                                                                                    ; Merged with mul2[11][5]                              ;
; mul2[25][5]                                                                                                                                    ; Merged with mul2[11][5]                              ;
; mul2[4][5]                                                                                                                                     ; Merged with mul2[11][5]                              ;
; mul2[18][4]                                                                                                                                    ; Merged with mul2[11][4]                              ;
; mul2[25][4]                                                                                                                                    ; Merged with mul2[11][4]                              ;
; mul2[4][4]                                                                                                                                     ; Merged with mul2[11][4]                              ;
; mul2[18][3]                                                                                                                                    ; Merged with mul2[11][3]                              ;
; mul2[25][3]                                                                                                                                    ; Merged with mul2[11][3]                              ;
; mul2[4][3]                                                                                                                                     ; Merged with mul2[11][3]                              ;
; mul2[18][2]                                                                                                                                    ; Merged with mul2[11][2]                              ;
; mul2[25][2]                                                                                                                                    ; Merged with mul2[11][2]                              ;
; mul2[4][2]                                                                                                                                     ; Merged with mul2[11][2]                              ;
; mul2[18][1]                                                                                                                                    ; Merged with mul2[11][1]                              ;
; mul2[25][1]                                                                                                                                    ; Merged with mul2[11][1]                              ;
; mul2[4][1]                                                                                                                                     ; Merged with mul2[11][1]                              ;
; mul2[18][0]                                                                                                                                    ; Merged with mul2[11][0]                              ;
; mul2[25][0]                                                                                                                                    ; Merged with mul2[11][0]                              ;
; mul2[4][0]                                                                                                                                     ; Merged with mul2[11][0]                              ;
; mul2[19][7]                                                                                                                                    ; Merged with mul2[12][7]                              ;
; mul2[26][7]                                                                                                                                    ; Merged with mul2[12][7]                              ;
; mul2[5][7]                                                                                                                                     ; Merged with mul2[12][7]                              ;
; mul2[19][6]                                                                                                                                    ; Merged with mul2[12][6]                              ;
; mul2[26][6]                                                                                                                                    ; Merged with mul2[12][6]                              ;
; mul2[5][6]                                                                                                                                     ; Merged with mul2[12][6]                              ;
; mul2[19][5]                                                                                                                                    ; Merged with mul2[12][5]                              ;
; mul2[26][5]                                                                                                                                    ; Merged with mul2[12][5]                              ;
; mul2[5][5]                                                                                                                                     ; Merged with mul2[12][5]                              ;
; mul2[19][4]                                                                                                                                    ; Merged with mul2[12][4]                              ;
; mul2[26][4]                                                                                                                                    ; Merged with mul2[12][4]                              ;
; mul2[5][4]                                                                                                                                     ; Merged with mul2[12][4]                              ;
; mul2[19][3]                                                                                                                                    ; Merged with mul2[12][3]                              ;
; mul2[26][3]                                                                                                                                    ; Merged with mul2[12][3]                              ;
; mul2[5][3]                                                                                                                                     ; Merged with mul2[12][3]                              ;
; mul2[19][2]                                                                                                                                    ; Merged with mul2[12][2]                              ;
; mul2[26][2]                                                                                                                                    ; Merged with mul2[12][2]                              ;
; mul2[5][2]                                                                                                                                     ; Merged with mul2[12][2]                              ;
; mul2[19][1]                                                                                                                                    ; Merged with mul2[12][1]                              ;
; mul2[26][1]                                                                                                                                    ; Merged with mul2[12][1]                              ;
; mul2[5][1]                                                                                                                                     ; Merged with mul2[12][1]                              ;
; mul2[19][0]                                                                                                                                    ; Merged with mul2[12][0]                              ;
; mul2[26][0]                                                                                                                                    ; Merged with mul2[12][0]                              ;
; mul2[5][0]                                                                                                                                     ; Merged with mul2[12][0]                              ;
; mul2[20][7]                                                                                                                                    ; Merged with mul2[13][7]                              ;
; mul2[27][7]                                                                                                                                    ; Merged with mul2[13][7]                              ;
; mul2[6][7]                                                                                                                                     ; Merged with mul2[13][7]                              ;
; mul2[20][6]                                                                                                                                    ; Merged with mul2[13][6]                              ;
; mul2[27][6]                                                                                                                                    ; Merged with mul2[13][6]                              ;
; mul2[6][6]                                                                                                                                     ; Merged with mul2[13][6]                              ;
; mul2[20][5]                                                                                                                                    ; Merged with mul2[13][5]                              ;
; mul2[27][5]                                                                                                                                    ; Merged with mul2[13][5]                              ;
; mul2[6][5]                                                                                                                                     ; Merged with mul2[13][5]                              ;
; mul2[20][4]                                                                                                                                    ; Merged with mul2[13][4]                              ;
; mul2[27][4]                                                                                                                                    ; Merged with mul2[13][4]                              ;
; mul2[6][4]                                                                                                                                     ; Merged with mul2[13][4]                              ;
; mul2[20][3]                                                                                                                                    ; Merged with mul2[13][3]                              ;
; mul2[27][3]                                                                                                                                    ; Merged with mul2[13][3]                              ;
; mul2[6][3]                                                                                                                                     ; Merged with mul2[13][3]                              ;
; mul2[20][2]                                                                                                                                    ; Merged with mul2[13][2]                              ;
; mul2[27][2]                                                                                                                                    ; Merged with mul2[13][2]                              ;
; mul2[6][2]                                                                                                                                     ; Merged with mul2[13][2]                              ;
; mul2[20][1]                                                                                                                                    ; Merged with mul2[13][1]                              ;
; mul2[27][1]                                                                                                                                    ; Merged with mul2[13][1]                              ;
; mul2[6][1]                                                                                                                                     ; Merged with mul2[13][1]                              ;
; mul2[20][0]                                                                                                                                    ; Merged with mul2[13][0]                              ;
; mul2[27][0]                                                                                                                                    ; Merged with mul2[13][0]                              ;
; mul2[6][0]                                                                                                                                     ; Merged with mul2[13][0]                              ;
; mul1[1][1]                                                                                                                                     ; Merged with mul1[0][1]                               ;
; mul1[2][1]                                                                                                                                     ; Merged with mul1[0][1]                               ;
; mul1[3][1]                                                                                                                                     ; Merged with mul1[0][1]                               ;
; mul1[4][1]                                                                                                                                     ; Merged with mul1[0][1]                               ;
; mul1[5][1]                                                                                                                                     ; Merged with mul1[0][1]                               ;
; mul1[6][1]                                                                                                                                     ; Merged with mul1[0][1]                               ;
; mul1[1][2]                                                                                                                                     ; Merged with mul1[0][2]                               ;
; mul1[2][2]                                                                                                                                     ; Merged with mul1[0][2]                               ;
; mul1[3][2]                                                                                                                                     ; Merged with mul1[0][2]                               ;
; mul1[4][2]                                                                                                                                     ; Merged with mul1[0][2]                               ;
; mul1[5][2]                                                                                                                                     ; Merged with mul1[0][2]                               ;
; mul1[6][2]                                                                                                                                     ; Merged with mul1[0][2]                               ;
; mul1[1][3]                                                                                                                                     ; Merged with mul1[0][3]                               ;
; mul1[2][3]                                                                                                                                     ; Merged with mul1[0][3]                               ;
; mul1[3][3]                                                                                                                                     ; Merged with mul1[0][3]                               ;
; mul1[4][3]                                                                                                                                     ; Merged with mul1[0][3]                               ;
; mul1[5][3]                                                                                                                                     ; Merged with mul1[0][3]                               ;
; mul1[6][3]                                                                                                                                     ; Merged with mul1[0][3]                               ;
; mul1[1][4]                                                                                                                                     ; Merged with mul1[0][4]                               ;
; mul1[2][4]                                                                                                                                     ; Merged with mul1[0][4]                               ;
; mul1[3][4]                                                                                                                                     ; Merged with mul1[0][4]                               ;
; mul1[4][4]                                                                                                                                     ; Merged with mul1[0][4]                               ;
; mul1[5][4]                                                                                                                                     ; Merged with mul1[0][4]                               ;
; mul1[6][4]                                                                                                                                     ; Merged with mul1[0][4]                               ;
; mul1[1][5]                                                                                                                                     ; Merged with mul1[0][5]                               ;
; mul1[2][5]                                                                                                                                     ; Merged with mul1[0][5]                               ;
; mul1[3][5]                                                                                                                                     ; Merged with mul1[0][5]                               ;
; mul1[4][5]                                                                                                                                     ; Merged with mul1[0][5]                               ;
; mul1[5][5]                                                                                                                                     ; Merged with mul1[0][5]                               ;
; mul1[6][5]                                                                                                                                     ; Merged with mul1[0][5]                               ;
; mul1[1][6]                                                                                                                                     ; Merged with mul1[0][6]                               ;
; mul1[2][6]                                                                                                                                     ; Merged with mul1[0][6]                               ;
; mul1[3][6]                                                                                                                                     ; Merged with mul1[0][6]                               ;
; mul1[4][6]                                                                                                                                     ; Merged with mul1[0][6]                               ;
; mul1[5][6]                                                                                                                                     ; Merged with mul1[0][6]                               ;
; mul1[6][6]                                                                                                                                     ; Merged with mul1[0][6]                               ;
; mul1[1][7]                                                                                                                                     ; Merged with mul1[0][7]                               ;
; mul1[2][7]                                                                                                                                     ; Merged with mul1[0][7]                               ;
; mul1[3][7]                                                                                                                                     ; Merged with mul1[0][7]                               ;
; mul1[4][7]                                                                                                                                     ; Merged with mul1[0][7]                               ;
; mul1[5][7]                                                                                                                                     ; Merged with mul1[0][7]                               ;
; mul1[6][7]                                                                                                                                     ; Merged with mul1[0][7]                               ;
; mul1[11][0]                                                                                                                                    ; Merged with mul1[10][0]                              ;
; mul1[12][0]                                                                                                                                    ; Merged with mul1[10][0]                              ;
; mul1[13][0]                                                                                                                                    ; Merged with mul1[10][0]                              ;
; mul1[7][0]                                                                                                                                     ; Merged with mul1[10][0]                              ;
; mul1[8][0]                                                                                                                                     ; Merged with mul1[10][0]                              ;
; mul1[9][0]                                                                                                                                     ; Merged with mul1[10][0]                              ;
; mul1[11][1]                                                                                                                                    ; Merged with mul1[10][1]                              ;
; mul1[12][1]                                                                                                                                    ; Merged with mul1[10][1]                              ;
; mul1[13][1]                                                                                                                                    ; Merged with mul1[10][1]                              ;
; mul1[7][1]                                                                                                                                     ; Merged with mul1[10][1]                              ;
; mul1[8][1]                                                                                                                                     ; Merged with mul1[10][1]                              ;
; mul1[9][1]                                                                                                                                     ; Merged with mul1[10][1]                              ;
; mul1[11][2]                                                                                                                                    ; Merged with mul1[10][2]                              ;
; mul1[12][2]                                                                                                                                    ; Merged with mul1[10][2]                              ;
; mul1[13][2]                                                                                                                                    ; Merged with mul1[10][2]                              ;
; mul1[7][2]                                                                                                                                     ; Merged with mul1[10][2]                              ;
; mul1[8][2]                                                                                                                                     ; Merged with mul1[10][2]                              ;
; mul1[9][2]                                                                                                                                     ; Merged with mul1[10][2]                              ;
; mul1[11][3]                                                                                                                                    ; Merged with mul1[10][3]                              ;
; mul1[12][3]                                                                                                                                    ; Merged with mul1[10][3]                              ;
; mul1[13][3]                                                                                                                                    ; Merged with mul1[10][3]                              ;
; mul1[7][3]                                                                                                                                     ; Merged with mul1[10][3]                              ;
; mul1[8][3]                                                                                                                                     ; Merged with mul1[10][3]                              ;
; mul1[9][3]                                                                                                                                     ; Merged with mul1[10][3]                              ;
; mul1[11][4]                                                                                                                                    ; Merged with mul1[10][4]                              ;
; mul1[12][4]                                                                                                                                    ; Merged with mul1[10][4]                              ;
; mul1[13][4]                                                                                                                                    ; Merged with mul1[10][4]                              ;
; mul1[7][4]                                                                                                                                     ; Merged with mul1[10][4]                              ;
; mul1[8][4]                                                                                                                                     ; Merged with mul1[10][4]                              ;
; mul1[9][4]                                                                                                                                     ; Merged with mul1[10][4]                              ;
; mul1[11][5]                                                                                                                                    ; Merged with mul1[10][5]                              ;
; mul1[12][5]                                                                                                                                    ; Merged with mul1[10][5]                              ;
; mul1[13][5]                                                                                                                                    ; Merged with mul1[10][5]                              ;
; mul1[7][5]                                                                                                                                     ; Merged with mul1[10][5]                              ;
; mul1[8][5]                                                                                                                                     ; Merged with mul1[10][5]                              ;
; mul1[9][5]                                                                                                                                     ; Merged with mul1[10][5]                              ;
; mul1[11][6]                                                                                                                                    ; Merged with mul1[10][6]                              ;
; mul1[12][6]                                                                                                                                    ; Merged with mul1[10][6]                              ;
; mul1[13][6]                                                                                                                                    ; Merged with mul1[10][6]                              ;
; mul1[7][6]                                                                                                                                     ; Merged with mul1[10][6]                              ;
; mul1[8][6]                                                                                                                                     ; Merged with mul1[10][6]                              ;
; mul1[9][6]                                                                                                                                     ; Merged with mul1[10][6]                              ;
; mul1[11][7]                                                                                                                                    ; Merged with mul1[10][7]                              ;
; mul1[12][7]                                                                                                                                    ; Merged with mul1[10][7]                              ;
; mul1[13][7]                                                                                                                                    ; Merged with mul1[10][7]                              ;
; mul1[7][7]                                                                                                                                     ; Merged with mul1[10][7]                              ;
; mul1[8][7]                                                                                                                                     ; Merged with mul1[10][7]                              ;
; mul1[9][7]                                                                                                                                     ; Merged with mul1[10][7]                              ;
; mul1[15][0]                                                                                                                                    ; Merged with mul1[14][0]                              ;
; mul1[16][0]                                                                                                                                    ; Merged with mul1[14][0]                              ;
; mul1[17][0]                                                                                                                                    ; Merged with mul1[14][0]                              ;
; mul1[18][0]                                                                                                                                    ; Merged with mul1[14][0]                              ;
; mul1[19][0]                                                                                                                                    ; Merged with mul1[14][0]                              ;
; mul1[20][0]                                                                                                                                    ; Merged with mul1[14][0]                              ;
; mul1[15][1]                                                                                                                                    ; Merged with mul1[14][1]                              ;
; mul1[16][1]                                                                                                                                    ; Merged with mul1[14][1]                              ;
; mul1[17][1]                                                                                                                                    ; Merged with mul1[14][1]                              ;
; mul1[18][1]                                                                                                                                    ; Merged with mul1[14][1]                              ;
; mul1[19][1]                                                                                                                                    ; Merged with mul1[14][1]                              ;
; mul1[20][1]                                                                                                                                    ; Merged with mul1[14][1]                              ;
; mul1[15][2]                                                                                                                                    ; Merged with mul1[14][2]                              ;
; mul1[16][2]                                                                                                                                    ; Merged with mul1[14][2]                              ;
; mul1[17][2]                                                                                                                                    ; Merged with mul1[14][2]                              ;
; mul1[18][2]                                                                                                                                    ; Merged with mul1[14][2]                              ;
; mul1[19][2]                                                                                                                                    ; Merged with mul1[14][2]                              ;
; mul1[20][2]                                                                                                                                    ; Merged with mul1[14][2]                              ;
; mul1[15][3]                                                                                                                                    ; Merged with mul1[14][3]                              ;
; mul1[16][3]                                                                                                                                    ; Merged with mul1[14][3]                              ;
; mul1[17][3]                                                                                                                                    ; Merged with mul1[14][3]                              ;
; mul1[18][3]                                                                                                                                    ; Merged with mul1[14][3]                              ;
; mul1[19][3]                                                                                                                                    ; Merged with mul1[14][3]                              ;
; mul1[20][3]                                                                                                                                    ; Merged with mul1[14][3]                              ;
; mul1[15][4]                                                                                                                                    ; Merged with mul1[14][4]                              ;
; mul1[16][4]                                                                                                                                    ; Merged with mul1[14][4]                              ;
; mul1[17][4]                                                                                                                                    ; Merged with mul1[14][4]                              ;
; mul1[18][4]                                                                                                                                    ; Merged with mul1[14][4]                              ;
; mul1[19][4]                                                                                                                                    ; Merged with mul1[14][4]                              ;
; mul1[20][4]                                                                                                                                    ; Merged with mul1[14][4]                              ;
; mul1[15][5]                                                                                                                                    ; Merged with mul1[14][5]                              ;
; mul1[16][5]                                                                                                                                    ; Merged with mul1[14][5]                              ;
; mul1[17][5]                                                                                                                                    ; Merged with mul1[14][5]                              ;
; mul1[18][5]                                                                                                                                    ; Merged with mul1[14][5]                              ;
; mul1[19][5]                                                                                                                                    ; Merged with mul1[14][5]                              ;
; mul1[20][5]                                                                                                                                    ; Merged with mul1[14][5]                              ;
; mul1[15][6]                                                                                                                                    ; Merged with mul1[14][6]                              ;
; mul1[16][6]                                                                                                                                    ; Merged with mul1[14][6]                              ;
; mul1[17][6]                                                                                                                                    ; Merged with mul1[14][6]                              ;
; mul1[18][6]                                                                                                                                    ; Merged with mul1[14][6]                              ;
; mul1[19][6]                                                                                                                                    ; Merged with mul1[14][6]                              ;
; mul1[20][6]                                                                                                                                    ; Merged with mul1[14][6]                              ;
; mul1[15][7]                                                                                                                                    ; Merged with mul1[14][7]                              ;
; mul1[16][7]                                                                                                                                    ; Merged with mul1[14][7]                              ;
; mul1[17][7]                                                                                                                                    ; Merged with mul1[14][7]                              ;
; mul1[18][7]                                                                                                                                    ; Merged with mul1[14][7]                              ;
; mul1[19][7]                                                                                                                                    ; Merged with mul1[14][7]                              ;
; mul1[20][7]                                                                                                                                    ; Merged with mul1[14][7]                              ;
; mul1[22][0]                                                                                                                                    ; Merged with mul1[21][0]                              ;
; mul1[23][0]                                                                                                                                    ; Merged with mul1[21][0]                              ;
; mul1[24][0]                                                                                                                                    ; Merged with mul1[21][0]                              ;
; mul1[25][0]                                                                                                                                    ; Merged with mul1[21][0]                              ;
; mul1[26][0]                                                                                                                                    ; Merged with mul1[21][0]                              ;
; mul1[27][0]                                                                                                                                    ; Merged with mul1[21][0]                              ;
; mul1[22][1]                                                                                                                                    ; Merged with mul1[21][1]                              ;
; mul1[23][1]                                                                                                                                    ; Merged with mul1[21][1]                              ;
; mul1[24][1]                                                                                                                                    ; Merged with mul1[21][1]                              ;
; mul1[25][1]                                                                                                                                    ; Merged with mul1[21][1]                              ;
; mul1[26][1]                                                                                                                                    ; Merged with mul1[21][1]                              ;
; mul1[27][1]                                                                                                                                    ; Merged with mul1[21][1]                              ;
; mul1[22][2]                                                                                                                                    ; Merged with mul1[21][2]                              ;
; mul1[23][2]                                                                                                                                    ; Merged with mul1[21][2]                              ;
; mul1[24][2]                                                                                                                                    ; Merged with mul1[21][2]                              ;
; mul1[25][2]                                                                                                                                    ; Merged with mul1[21][2]                              ;
; mul1[26][2]                                                                                                                                    ; Merged with mul1[21][2]                              ;
; mul1[27][2]                                                                                                                                    ; Merged with mul1[21][2]                              ;
; mul1[22][3]                                                                                                                                    ; Merged with mul1[21][3]                              ;
; mul1[23][3]                                                                                                                                    ; Merged with mul1[21][3]                              ;
; mul1[24][3]                                                                                                                                    ; Merged with mul1[21][3]                              ;
; mul1[25][3]                                                                                                                                    ; Merged with mul1[21][3]                              ;
; mul1[26][3]                                                                                                                                    ; Merged with mul1[21][3]                              ;
; mul1[27][3]                                                                                                                                    ; Merged with mul1[21][3]                              ;
; mul1[22][4]                                                                                                                                    ; Merged with mul1[21][4]                              ;
; mul1[23][4]                                                                                                                                    ; Merged with mul1[21][4]                              ;
; mul1[24][4]                                                                                                                                    ; Merged with mul1[21][4]                              ;
; mul1[25][4]                                                                                                                                    ; Merged with mul1[21][4]                              ;
; mul1[26][4]                                                                                                                                    ; Merged with mul1[21][4]                              ;
; mul1[27][4]                                                                                                                                    ; Merged with mul1[21][4]                              ;
; mul1[22][5]                                                                                                                                    ; Merged with mul1[21][5]                              ;
; mul1[23][5]                                                                                                                                    ; Merged with mul1[21][5]                              ;
; mul1[24][5]                                                                                                                                    ; Merged with mul1[21][5]                              ;
; mul1[25][5]                                                                                                                                    ; Merged with mul1[21][5]                              ;
; mul1[26][5]                                                                                                                                    ; Merged with mul1[21][5]                              ;
; mul1[27][5]                                                                                                                                    ; Merged with mul1[21][5]                              ;
; mul1[22][6]                                                                                                                                    ; Merged with mul1[21][6]                              ;
; mul1[23][6]                                                                                                                                    ; Merged with mul1[21][6]                              ;
; mul1[24][6]                                                                                                                                    ; Merged with mul1[21][6]                              ;
; mul1[25][6]                                                                                                                                    ; Merged with mul1[21][6]                              ;
; mul1[26][6]                                                                                                                                    ; Merged with mul1[21][6]                              ;
; mul1[27][6]                                                                                                                                    ; Merged with mul1[21][6]                              ;
; mul1[22][7]                                                                                                                                    ; Merged with mul1[21][7]                              ;
; mul1[23][7]                                                                                                                                    ; Merged with mul1[21][7]                              ;
; mul1[24][7]                                                                                                                                    ; Merged with mul1[21][7]                              ;
; mul1[25][7]                                                                                                                                    ; Merged with mul1[21][7]                              ;
; mul1[26][7]                                                                                                                                    ; Merged with mul1[21][7]                              ;
; mul1[27][7]                                                                                                                                    ; Merged with mul1[21][7]                              ;
; gfmul:\generate_muls:10:gfmul_1|count[31]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[31] ;
; gfmul:\generate_muls:11:gfmul_1|count[31]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[31] ;
; gfmul:\generate_muls:12:gfmul_1|count[31]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[31] ;
; gfmul:\generate_muls:13:gfmul_1|count[31]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[31] ;
; gfmul:\generate_muls:14:gfmul_1|count[31]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[31] ;
; gfmul:\generate_muls:15:gfmul_1|count[31]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[31] ;
; gfmul:\generate_muls:16:gfmul_1|count[31]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[31] ;
; gfmul:\generate_muls:17:gfmul_1|count[31]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[31] ;
; gfmul:\generate_muls:18:gfmul_1|count[31]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[31] ;
; gfmul:\generate_muls:19:gfmul_1|count[31]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[31] ;
; gfmul:\generate_muls:1:gfmul_1|count[31]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[31] ;
; gfmul:\generate_muls:20:gfmul_1|count[31]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[31] ;
; gfmul:\generate_muls:21:gfmul_1|count[31]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[31] ;
; gfmul:\generate_muls:22:gfmul_1|count[31]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[31] ;
; gfmul:\generate_muls:23:gfmul_1|count[31]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[31] ;
; gfmul:\generate_muls:24:gfmul_1|count[31]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[31] ;
; gfmul:\generate_muls:25:gfmul_1|count[31]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[31] ;
; gfmul:\generate_muls:26:gfmul_1|count[31]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[31] ;
; gfmul:\generate_muls:27:gfmul_1|count[31]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[31] ;
; gfmul:\generate_muls:2:gfmul_1|count[31]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[31] ;
; gfmul:\generate_muls:3:gfmul_1|count[31]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[31] ;
; gfmul:\generate_muls:4:gfmul_1|count[31]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[31] ;
; gfmul:\generate_muls:5:gfmul_1|count[31]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[31] ;
; gfmul:\generate_muls:6:gfmul_1|count[31]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[31] ;
; gfmul:\generate_muls:7:gfmul_1|count[31]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[31] ;
; gfmul:\generate_muls:8:gfmul_1|count[31]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[31] ;
; gfmul:\generate_muls:9:gfmul_1|count[31]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[31] ;
; gfmul:\generate_muls:10:gfmul_1|count[30]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[30] ;
; gfmul:\generate_muls:11:gfmul_1|count[30]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[30] ;
; gfmul:\generate_muls:12:gfmul_1|count[30]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[30] ;
; gfmul:\generate_muls:13:gfmul_1|count[30]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[30] ;
; gfmul:\generate_muls:14:gfmul_1|count[30]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[30] ;
; gfmul:\generate_muls:15:gfmul_1|count[30]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[30] ;
; gfmul:\generate_muls:16:gfmul_1|count[30]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[30] ;
; gfmul:\generate_muls:17:gfmul_1|count[30]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[30] ;
; gfmul:\generate_muls:18:gfmul_1|count[30]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[30] ;
; gfmul:\generate_muls:19:gfmul_1|count[30]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[30] ;
; gfmul:\generate_muls:1:gfmul_1|count[30]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[30] ;
; gfmul:\generate_muls:20:gfmul_1|count[30]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[30] ;
; gfmul:\generate_muls:21:gfmul_1|count[30]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[30] ;
; gfmul:\generate_muls:22:gfmul_1|count[30]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[30] ;
; gfmul:\generate_muls:23:gfmul_1|count[30]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[30] ;
; gfmul:\generate_muls:24:gfmul_1|count[30]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[30] ;
; gfmul:\generate_muls:25:gfmul_1|count[30]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[30] ;
; gfmul:\generate_muls:26:gfmul_1|count[30]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[30] ;
; gfmul:\generate_muls:27:gfmul_1|count[30]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[30] ;
; gfmul:\generate_muls:2:gfmul_1|count[30]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[30] ;
; gfmul:\generate_muls:3:gfmul_1|count[30]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[30] ;
; gfmul:\generate_muls:4:gfmul_1|count[30]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[30] ;
; gfmul:\generate_muls:5:gfmul_1|count[30]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[30] ;
; gfmul:\generate_muls:6:gfmul_1|count[30]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[30] ;
; gfmul:\generate_muls:7:gfmul_1|count[30]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[30] ;
; gfmul:\generate_muls:8:gfmul_1|count[30]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[30] ;
; gfmul:\generate_muls:9:gfmul_1|count[30]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[30] ;
; gfmul:\generate_muls:10:gfmul_1|count[29]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[29] ;
; gfmul:\generate_muls:11:gfmul_1|count[29]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[29] ;
; gfmul:\generate_muls:12:gfmul_1|count[29]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[29] ;
; gfmul:\generate_muls:13:gfmul_1|count[29]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[29] ;
; gfmul:\generate_muls:14:gfmul_1|count[29]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[29] ;
; gfmul:\generate_muls:15:gfmul_1|count[29]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[29] ;
; gfmul:\generate_muls:16:gfmul_1|count[29]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[29] ;
; gfmul:\generate_muls:17:gfmul_1|count[29]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[29] ;
; gfmul:\generate_muls:18:gfmul_1|count[29]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[29] ;
; gfmul:\generate_muls:19:gfmul_1|count[29]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[29] ;
; gfmul:\generate_muls:1:gfmul_1|count[29]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[29] ;
; gfmul:\generate_muls:20:gfmul_1|count[29]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[29] ;
; gfmul:\generate_muls:21:gfmul_1|count[29]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[29] ;
; gfmul:\generate_muls:22:gfmul_1|count[29]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[29] ;
; gfmul:\generate_muls:23:gfmul_1|count[29]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[29] ;
; gfmul:\generate_muls:24:gfmul_1|count[29]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[29] ;
; gfmul:\generate_muls:25:gfmul_1|count[29]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[29] ;
; gfmul:\generate_muls:26:gfmul_1|count[29]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[29] ;
; gfmul:\generate_muls:27:gfmul_1|count[29]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[29] ;
; gfmul:\generate_muls:2:gfmul_1|count[29]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[29] ;
; gfmul:\generate_muls:3:gfmul_1|count[29]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[29] ;
; gfmul:\generate_muls:4:gfmul_1|count[29]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[29] ;
; gfmul:\generate_muls:5:gfmul_1|count[29]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[29] ;
; gfmul:\generate_muls:6:gfmul_1|count[29]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[29] ;
; gfmul:\generate_muls:7:gfmul_1|count[29]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[29] ;
; gfmul:\generate_muls:8:gfmul_1|count[29]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[29] ;
; gfmul:\generate_muls:9:gfmul_1|count[29]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[29] ;
; gfmul:\generate_muls:10:gfmul_1|count[28]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[28] ;
; gfmul:\generate_muls:11:gfmul_1|count[28]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[28] ;
; gfmul:\generate_muls:12:gfmul_1|count[28]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[28] ;
; gfmul:\generate_muls:13:gfmul_1|count[28]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[28] ;
; gfmul:\generate_muls:14:gfmul_1|count[28]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[28] ;
; gfmul:\generate_muls:15:gfmul_1|count[28]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[28] ;
; gfmul:\generate_muls:16:gfmul_1|count[28]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[28] ;
; gfmul:\generate_muls:17:gfmul_1|count[28]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[28] ;
; gfmul:\generate_muls:18:gfmul_1|count[28]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[28] ;
; gfmul:\generate_muls:19:gfmul_1|count[28]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[28] ;
; gfmul:\generate_muls:1:gfmul_1|count[28]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[28] ;
; gfmul:\generate_muls:20:gfmul_1|count[28]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[28] ;
; gfmul:\generate_muls:21:gfmul_1|count[28]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[28] ;
; gfmul:\generate_muls:22:gfmul_1|count[28]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[28] ;
; gfmul:\generate_muls:23:gfmul_1|count[28]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[28] ;
; gfmul:\generate_muls:24:gfmul_1|count[28]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[28] ;
; gfmul:\generate_muls:25:gfmul_1|count[28]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[28] ;
; gfmul:\generate_muls:26:gfmul_1|count[28]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[28] ;
; gfmul:\generate_muls:27:gfmul_1|count[28]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[28] ;
; gfmul:\generate_muls:2:gfmul_1|count[28]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[28] ;
; gfmul:\generate_muls:3:gfmul_1|count[28]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[28] ;
; gfmul:\generate_muls:4:gfmul_1|count[28]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[28] ;
; gfmul:\generate_muls:5:gfmul_1|count[28]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[28] ;
; gfmul:\generate_muls:6:gfmul_1|count[28]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[28] ;
; gfmul:\generate_muls:7:gfmul_1|count[28]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[28] ;
; gfmul:\generate_muls:8:gfmul_1|count[28]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[28] ;
; gfmul:\generate_muls:9:gfmul_1|count[28]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[28] ;
; gfmul:\generate_muls:10:gfmul_1|count[27]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[27] ;
; gfmul:\generate_muls:11:gfmul_1|count[27]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[27] ;
; gfmul:\generate_muls:12:gfmul_1|count[27]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[27] ;
; gfmul:\generate_muls:13:gfmul_1|count[27]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[27] ;
; gfmul:\generate_muls:14:gfmul_1|count[27]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[27] ;
; gfmul:\generate_muls:15:gfmul_1|count[27]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[27] ;
; gfmul:\generate_muls:16:gfmul_1|count[27]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[27] ;
; gfmul:\generate_muls:17:gfmul_1|count[27]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[27] ;
; gfmul:\generate_muls:18:gfmul_1|count[27]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[27] ;
; gfmul:\generate_muls:19:gfmul_1|count[27]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[27] ;
; gfmul:\generate_muls:1:gfmul_1|count[27]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[27] ;
; gfmul:\generate_muls:20:gfmul_1|count[27]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[27] ;
; gfmul:\generate_muls:21:gfmul_1|count[27]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[27] ;
; gfmul:\generate_muls:22:gfmul_1|count[27]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[27] ;
; gfmul:\generate_muls:23:gfmul_1|count[27]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[27] ;
; gfmul:\generate_muls:24:gfmul_1|count[27]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[27] ;
; gfmul:\generate_muls:25:gfmul_1|count[27]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[27] ;
; gfmul:\generate_muls:26:gfmul_1|count[27]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[27] ;
; gfmul:\generate_muls:27:gfmul_1|count[27]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[27] ;
; gfmul:\generate_muls:2:gfmul_1|count[27]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[27] ;
; gfmul:\generate_muls:3:gfmul_1|count[27]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[27] ;
; gfmul:\generate_muls:4:gfmul_1|count[27]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[27] ;
; gfmul:\generate_muls:5:gfmul_1|count[27]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[27] ;
; gfmul:\generate_muls:6:gfmul_1|count[27]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[27] ;
; gfmul:\generate_muls:7:gfmul_1|count[27]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[27] ;
; gfmul:\generate_muls:8:gfmul_1|count[27]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[27] ;
; gfmul:\generate_muls:9:gfmul_1|count[27]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[27] ;
; gfmul:\generate_muls:10:gfmul_1|count[26]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[26] ;
; gfmul:\generate_muls:11:gfmul_1|count[26]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[26] ;
; gfmul:\generate_muls:12:gfmul_1|count[26]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[26] ;
; gfmul:\generate_muls:13:gfmul_1|count[26]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[26] ;
; gfmul:\generate_muls:14:gfmul_1|count[26]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[26] ;
; gfmul:\generate_muls:15:gfmul_1|count[26]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[26] ;
; gfmul:\generate_muls:16:gfmul_1|count[26]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[26] ;
; gfmul:\generate_muls:17:gfmul_1|count[26]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[26] ;
; gfmul:\generate_muls:18:gfmul_1|count[26]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[26] ;
; gfmul:\generate_muls:19:gfmul_1|count[26]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[26] ;
; gfmul:\generate_muls:1:gfmul_1|count[26]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[26] ;
; gfmul:\generate_muls:20:gfmul_1|count[26]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[26] ;
; gfmul:\generate_muls:21:gfmul_1|count[26]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[26] ;
; gfmul:\generate_muls:22:gfmul_1|count[26]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[26] ;
; gfmul:\generate_muls:23:gfmul_1|count[26]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[26] ;
; gfmul:\generate_muls:24:gfmul_1|count[26]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[26] ;
; gfmul:\generate_muls:25:gfmul_1|count[26]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[26] ;
; gfmul:\generate_muls:26:gfmul_1|count[26]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[26] ;
; gfmul:\generate_muls:27:gfmul_1|count[26]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[26] ;
; gfmul:\generate_muls:2:gfmul_1|count[26]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[26] ;
; gfmul:\generate_muls:3:gfmul_1|count[26]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[26] ;
; gfmul:\generate_muls:4:gfmul_1|count[26]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[26] ;
; gfmul:\generate_muls:5:gfmul_1|count[26]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[26] ;
; gfmul:\generate_muls:6:gfmul_1|count[26]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[26] ;
; gfmul:\generate_muls:7:gfmul_1|count[26]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[26] ;
; gfmul:\generate_muls:8:gfmul_1|count[26]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[26] ;
; gfmul:\generate_muls:9:gfmul_1|count[26]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[26] ;
; gfmul:\generate_muls:10:gfmul_1|count[25]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[25] ;
; gfmul:\generate_muls:11:gfmul_1|count[25]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[25] ;
; gfmul:\generate_muls:12:gfmul_1|count[25]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[25] ;
; gfmul:\generate_muls:13:gfmul_1|count[25]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[25] ;
; gfmul:\generate_muls:14:gfmul_1|count[25]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[25] ;
; gfmul:\generate_muls:15:gfmul_1|count[25]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[25] ;
; gfmul:\generate_muls:16:gfmul_1|count[25]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[25] ;
; gfmul:\generate_muls:17:gfmul_1|count[25]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[25] ;
; gfmul:\generate_muls:18:gfmul_1|count[25]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[25] ;
; gfmul:\generate_muls:19:gfmul_1|count[25]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[25] ;
; gfmul:\generate_muls:1:gfmul_1|count[25]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[25] ;
; gfmul:\generate_muls:20:gfmul_1|count[25]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[25] ;
; gfmul:\generate_muls:21:gfmul_1|count[25]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[25] ;
; gfmul:\generate_muls:22:gfmul_1|count[25]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[25] ;
; gfmul:\generate_muls:23:gfmul_1|count[25]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[25] ;
; gfmul:\generate_muls:24:gfmul_1|count[25]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[25] ;
; gfmul:\generate_muls:25:gfmul_1|count[25]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[25] ;
; gfmul:\generate_muls:26:gfmul_1|count[25]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[25] ;
; gfmul:\generate_muls:27:gfmul_1|count[25]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[25] ;
; gfmul:\generate_muls:2:gfmul_1|count[25]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[25] ;
; gfmul:\generate_muls:3:gfmul_1|count[25]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[25] ;
; gfmul:\generate_muls:4:gfmul_1|count[25]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[25] ;
; gfmul:\generate_muls:5:gfmul_1|count[25]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[25] ;
; gfmul:\generate_muls:6:gfmul_1|count[25]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[25] ;
; gfmul:\generate_muls:7:gfmul_1|count[25]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[25] ;
; gfmul:\generate_muls:8:gfmul_1|count[25]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[25] ;
; gfmul:\generate_muls:9:gfmul_1|count[25]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[25] ;
; gfmul:\generate_muls:10:gfmul_1|count[24]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[24] ;
; gfmul:\generate_muls:11:gfmul_1|count[24]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[24] ;
; gfmul:\generate_muls:12:gfmul_1|count[24]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[24] ;
; gfmul:\generate_muls:13:gfmul_1|count[24]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[24] ;
; gfmul:\generate_muls:14:gfmul_1|count[24]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[24] ;
; gfmul:\generate_muls:15:gfmul_1|count[24]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[24] ;
; gfmul:\generate_muls:16:gfmul_1|count[24]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[24] ;
; gfmul:\generate_muls:17:gfmul_1|count[24]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[24] ;
; gfmul:\generate_muls:18:gfmul_1|count[24]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[24] ;
; gfmul:\generate_muls:19:gfmul_1|count[24]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[24] ;
; gfmul:\generate_muls:1:gfmul_1|count[24]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[24] ;
; gfmul:\generate_muls:20:gfmul_1|count[24]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[24] ;
; gfmul:\generate_muls:21:gfmul_1|count[24]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[24] ;
; gfmul:\generate_muls:22:gfmul_1|count[24]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[24] ;
; gfmul:\generate_muls:23:gfmul_1|count[24]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[24] ;
; gfmul:\generate_muls:24:gfmul_1|count[24]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[24] ;
; gfmul:\generate_muls:25:gfmul_1|count[24]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[24] ;
; gfmul:\generate_muls:26:gfmul_1|count[24]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[24] ;
; gfmul:\generate_muls:27:gfmul_1|count[24]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[24] ;
; gfmul:\generate_muls:2:gfmul_1|count[24]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[24] ;
; gfmul:\generate_muls:3:gfmul_1|count[24]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[24] ;
; gfmul:\generate_muls:4:gfmul_1|count[24]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[24] ;
; gfmul:\generate_muls:5:gfmul_1|count[24]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[24] ;
; gfmul:\generate_muls:6:gfmul_1|count[24]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[24] ;
; gfmul:\generate_muls:7:gfmul_1|count[24]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[24] ;
; gfmul:\generate_muls:8:gfmul_1|count[24]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[24] ;
; gfmul:\generate_muls:9:gfmul_1|count[24]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[24] ;
; gfmul:\generate_muls:10:gfmul_1|count[23]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[23] ;
; gfmul:\generate_muls:11:gfmul_1|count[23]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[23] ;
; gfmul:\generate_muls:12:gfmul_1|count[23]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[23] ;
; gfmul:\generate_muls:13:gfmul_1|count[23]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[23] ;
; gfmul:\generate_muls:14:gfmul_1|count[23]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[23] ;
; gfmul:\generate_muls:15:gfmul_1|count[23]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[23] ;
; gfmul:\generate_muls:16:gfmul_1|count[23]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[23] ;
; gfmul:\generate_muls:17:gfmul_1|count[23]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[23] ;
; gfmul:\generate_muls:18:gfmul_1|count[23]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[23] ;
; gfmul:\generate_muls:19:gfmul_1|count[23]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[23] ;
; gfmul:\generate_muls:1:gfmul_1|count[23]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[23] ;
; gfmul:\generate_muls:20:gfmul_1|count[23]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[23] ;
; gfmul:\generate_muls:21:gfmul_1|count[23]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[23] ;
; gfmul:\generate_muls:22:gfmul_1|count[23]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[23] ;
; gfmul:\generate_muls:23:gfmul_1|count[23]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[23] ;
; gfmul:\generate_muls:24:gfmul_1|count[23]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[23] ;
; gfmul:\generate_muls:25:gfmul_1|count[23]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[23] ;
; gfmul:\generate_muls:26:gfmul_1|count[23]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[23] ;
; gfmul:\generate_muls:27:gfmul_1|count[23]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[23] ;
; gfmul:\generate_muls:2:gfmul_1|count[23]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[23] ;
; gfmul:\generate_muls:3:gfmul_1|count[23]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[23] ;
; gfmul:\generate_muls:4:gfmul_1|count[23]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[23] ;
; gfmul:\generate_muls:5:gfmul_1|count[23]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[23] ;
; gfmul:\generate_muls:6:gfmul_1|count[23]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[23] ;
; gfmul:\generate_muls:7:gfmul_1|count[23]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[23] ;
; gfmul:\generate_muls:8:gfmul_1|count[23]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[23] ;
; gfmul:\generate_muls:9:gfmul_1|count[23]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[23] ;
; gfmul:\generate_muls:10:gfmul_1|count[22]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[22] ;
; gfmul:\generate_muls:11:gfmul_1|count[22]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[22] ;
; gfmul:\generate_muls:12:gfmul_1|count[22]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[22] ;
; gfmul:\generate_muls:13:gfmul_1|count[22]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[22] ;
; gfmul:\generate_muls:14:gfmul_1|count[22]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[22] ;
; gfmul:\generate_muls:15:gfmul_1|count[22]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[22] ;
; gfmul:\generate_muls:16:gfmul_1|count[22]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[22] ;
; gfmul:\generate_muls:17:gfmul_1|count[22]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[22] ;
; gfmul:\generate_muls:18:gfmul_1|count[22]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[22] ;
; gfmul:\generate_muls:19:gfmul_1|count[22]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[22] ;
; gfmul:\generate_muls:1:gfmul_1|count[22]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[22] ;
; gfmul:\generate_muls:20:gfmul_1|count[22]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[22] ;
; gfmul:\generate_muls:21:gfmul_1|count[22]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[22] ;
; gfmul:\generate_muls:22:gfmul_1|count[22]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[22] ;
; gfmul:\generate_muls:23:gfmul_1|count[22]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[22] ;
; gfmul:\generate_muls:24:gfmul_1|count[22]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[22] ;
; gfmul:\generate_muls:25:gfmul_1|count[22]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[22] ;
; gfmul:\generate_muls:26:gfmul_1|count[22]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[22] ;
; gfmul:\generate_muls:27:gfmul_1|count[22]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[22] ;
; gfmul:\generate_muls:2:gfmul_1|count[22]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[22] ;
; gfmul:\generate_muls:3:gfmul_1|count[22]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[22] ;
; gfmul:\generate_muls:4:gfmul_1|count[22]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[22] ;
; gfmul:\generate_muls:5:gfmul_1|count[22]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[22] ;
; gfmul:\generate_muls:6:gfmul_1|count[22]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[22] ;
; gfmul:\generate_muls:7:gfmul_1|count[22]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[22] ;
; gfmul:\generate_muls:8:gfmul_1|count[22]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[22] ;
; gfmul:\generate_muls:9:gfmul_1|count[22]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[22] ;
; gfmul:\generate_muls:10:gfmul_1|count[21]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[21] ;
; gfmul:\generate_muls:11:gfmul_1|count[21]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[21] ;
; gfmul:\generate_muls:12:gfmul_1|count[21]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[21] ;
; gfmul:\generate_muls:13:gfmul_1|count[21]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[21] ;
; gfmul:\generate_muls:14:gfmul_1|count[21]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[21] ;
; gfmul:\generate_muls:15:gfmul_1|count[21]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[21] ;
; gfmul:\generate_muls:16:gfmul_1|count[21]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[21] ;
; gfmul:\generate_muls:17:gfmul_1|count[21]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[21] ;
; gfmul:\generate_muls:18:gfmul_1|count[21]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[21] ;
; gfmul:\generate_muls:19:gfmul_1|count[21]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[21] ;
; gfmul:\generate_muls:1:gfmul_1|count[21]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[21] ;
; gfmul:\generate_muls:20:gfmul_1|count[21]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[21] ;
; gfmul:\generate_muls:21:gfmul_1|count[21]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[21] ;
; gfmul:\generate_muls:22:gfmul_1|count[21]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[21] ;
; gfmul:\generate_muls:23:gfmul_1|count[21]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[21] ;
; gfmul:\generate_muls:24:gfmul_1|count[21]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[21] ;
; gfmul:\generate_muls:25:gfmul_1|count[21]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[21] ;
; gfmul:\generate_muls:26:gfmul_1|count[21]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[21] ;
; gfmul:\generate_muls:27:gfmul_1|count[21]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[21] ;
; gfmul:\generate_muls:2:gfmul_1|count[21]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[21] ;
; gfmul:\generate_muls:3:gfmul_1|count[21]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[21] ;
; gfmul:\generate_muls:4:gfmul_1|count[21]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[21] ;
; gfmul:\generate_muls:5:gfmul_1|count[21]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[21] ;
; gfmul:\generate_muls:6:gfmul_1|count[21]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[21] ;
; gfmul:\generate_muls:7:gfmul_1|count[21]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[21] ;
; gfmul:\generate_muls:8:gfmul_1|count[21]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[21] ;
; gfmul:\generate_muls:9:gfmul_1|count[21]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[21] ;
; gfmul:\generate_muls:10:gfmul_1|count[20]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[20] ;
; gfmul:\generate_muls:11:gfmul_1|count[20]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[20] ;
; gfmul:\generate_muls:12:gfmul_1|count[20]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[20] ;
; gfmul:\generate_muls:13:gfmul_1|count[20]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[20] ;
; gfmul:\generate_muls:14:gfmul_1|count[20]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[20] ;
; gfmul:\generate_muls:15:gfmul_1|count[20]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[20] ;
; gfmul:\generate_muls:16:gfmul_1|count[20]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[20] ;
; gfmul:\generate_muls:17:gfmul_1|count[20]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[20] ;
; gfmul:\generate_muls:18:gfmul_1|count[20]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[20] ;
; gfmul:\generate_muls:19:gfmul_1|count[20]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[20] ;
; gfmul:\generate_muls:1:gfmul_1|count[20]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[20] ;
; gfmul:\generate_muls:20:gfmul_1|count[20]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[20] ;
; gfmul:\generate_muls:21:gfmul_1|count[20]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[20] ;
; gfmul:\generate_muls:22:gfmul_1|count[20]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[20] ;
; gfmul:\generate_muls:23:gfmul_1|count[20]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[20] ;
; gfmul:\generate_muls:24:gfmul_1|count[20]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[20] ;
; gfmul:\generate_muls:25:gfmul_1|count[20]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[20] ;
; gfmul:\generate_muls:26:gfmul_1|count[20]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[20] ;
; gfmul:\generate_muls:27:gfmul_1|count[20]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[20] ;
; gfmul:\generate_muls:2:gfmul_1|count[20]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[20] ;
; gfmul:\generate_muls:3:gfmul_1|count[20]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[20] ;
; gfmul:\generate_muls:4:gfmul_1|count[20]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[20] ;
; gfmul:\generate_muls:5:gfmul_1|count[20]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[20] ;
; gfmul:\generate_muls:6:gfmul_1|count[20]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[20] ;
; gfmul:\generate_muls:7:gfmul_1|count[20]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[20] ;
; gfmul:\generate_muls:8:gfmul_1|count[20]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[20] ;
; gfmul:\generate_muls:9:gfmul_1|count[20]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[20] ;
; gfmul:\generate_muls:10:gfmul_1|count[19]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[19] ;
; gfmul:\generate_muls:11:gfmul_1|count[19]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[19] ;
; gfmul:\generate_muls:12:gfmul_1|count[19]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[19] ;
; gfmul:\generate_muls:13:gfmul_1|count[19]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[19] ;
; gfmul:\generate_muls:14:gfmul_1|count[19]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[19] ;
; gfmul:\generate_muls:15:gfmul_1|count[19]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[19] ;
; gfmul:\generate_muls:16:gfmul_1|count[19]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[19] ;
; gfmul:\generate_muls:17:gfmul_1|count[19]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[19] ;
; gfmul:\generate_muls:18:gfmul_1|count[19]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[19] ;
; gfmul:\generate_muls:19:gfmul_1|count[19]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[19] ;
; gfmul:\generate_muls:1:gfmul_1|count[19]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[19] ;
; gfmul:\generate_muls:20:gfmul_1|count[19]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[19] ;
; gfmul:\generate_muls:21:gfmul_1|count[19]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[19] ;
; gfmul:\generate_muls:22:gfmul_1|count[19]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[19] ;
; gfmul:\generate_muls:23:gfmul_1|count[19]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[19] ;
; gfmul:\generate_muls:24:gfmul_1|count[19]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[19] ;
; gfmul:\generate_muls:25:gfmul_1|count[19]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[19] ;
; gfmul:\generate_muls:26:gfmul_1|count[19]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[19] ;
; gfmul:\generate_muls:27:gfmul_1|count[19]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[19] ;
; gfmul:\generate_muls:2:gfmul_1|count[19]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[19] ;
; gfmul:\generate_muls:3:gfmul_1|count[19]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[19] ;
; gfmul:\generate_muls:4:gfmul_1|count[19]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[19] ;
; gfmul:\generate_muls:5:gfmul_1|count[19]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[19] ;
; gfmul:\generate_muls:6:gfmul_1|count[19]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[19] ;
; gfmul:\generate_muls:7:gfmul_1|count[19]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[19] ;
; gfmul:\generate_muls:8:gfmul_1|count[19]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[19] ;
; gfmul:\generate_muls:9:gfmul_1|count[19]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[19] ;
; gfmul:\generate_muls:10:gfmul_1|count[18]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[18] ;
; gfmul:\generate_muls:11:gfmul_1|count[18]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[18] ;
; gfmul:\generate_muls:12:gfmul_1|count[18]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[18] ;
; gfmul:\generate_muls:13:gfmul_1|count[18]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[18] ;
; gfmul:\generate_muls:14:gfmul_1|count[18]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[18] ;
; gfmul:\generate_muls:15:gfmul_1|count[18]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[18] ;
; gfmul:\generate_muls:16:gfmul_1|count[18]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[18] ;
; gfmul:\generate_muls:17:gfmul_1|count[18]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[18] ;
; gfmul:\generate_muls:18:gfmul_1|count[18]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[18] ;
; gfmul:\generate_muls:19:gfmul_1|count[18]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[18] ;
; gfmul:\generate_muls:1:gfmul_1|count[18]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[18] ;
; gfmul:\generate_muls:20:gfmul_1|count[18]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[18] ;
; gfmul:\generate_muls:21:gfmul_1|count[18]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[18] ;
; gfmul:\generate_muls:22:gfmul_1|count[18]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[18] ;
; gfmul:\generate_muls:23:gfmul_1|count[18]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[18] ;
; gfmul:\generate_muls:24:gfmul_1|count[18]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[18] ;
; gfmul:\generate_muls:25:gfmul_1|count[18]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[18] ;
; gfmul:\generate_muls:26:gfmul_1|count[18]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[18] ;
; gfmul:\generate_muls:27:gfmul_1|count[18]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[18] ;
; gfmul:\generate_muls:2:gfmul_1|count[18]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[18] ;
; gfmul:\generate_muls:3:gfmul_1|count[18]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[18] ;
; gfmul:\generate_muls:4:gfmul_1|count[18]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[18] ;
; gfmul:\generate_muls:5:gfmul_1|count[18]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[18] ;
; gfmul:\generate_muls:6:gfmul_1|count[18]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[18] ;
; gfmul:\generate_muls:7:gfmul_1|count[18]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[18] ;
; gfmul:\generate_muls:8:gfmul_1|count[18]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[18] ;
; gfmul:\generate_muls:9:gfmul_1|count[18]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[18] ;
; gfmul:\generate_muls:10:gfmul_1|count[17]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[17] ;
; gfmul:\generate_muls:11:gfmul_1|count[17]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[17] ;
; gfmul:\generate_muls:12:gfmul_1|count[17]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[17] ;
; gfmul:\generate_muls:13:gfmul_1|count[17]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[17] ;
; gfmul:\generate_muls:14:gfmul_1|count[17]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[17] ;
; gfmul:\generate_muls:15:gfmul_1|count[17]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[17] ;
; gfmul:\generate_muls:16:gfmul_1|count[17]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[17] ;
; gfmul:\generate_muls:17:gfmul_1|count[17]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[17] ;
; gfmul:\generate_muls:18:gfmul_1|count[17]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[17] ;
; gfmul:\generate_muls:19:gfmul_1|count[17]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[17] ;
; gfmul:\generate_muls:1:gfmul_1|count[17]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[17] ;
; gfmul:\generate_muls:20:gfmul_1|count[17]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[17] ;
; gfmul:\generate_muls:21:gfmul_1|count[17]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[17] ;
; gfmul:\generate_muls:22:gfmul_1|count[17]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[17] ;
; gfmul:\generate_muls:23:gfmul_1|count[17]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[17] ;
; gfmul:\generate_muls:24:gfmul_1|count[17]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[17] ;
; gfmul:\generate_muls:25:gfmul_1|count[17]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[17] ;
; gfmul:\generate_muls:26:gfmul_1|count[17]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[17] ;
; gfmul:\generate_muls:27:gfmul_1|count[17]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[17] ;
; gfmul:\generate_muls:2:gfmul_1|count[17]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[17] ;
; gfmul:\generate_muls:3:gfmul_1|count[17]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[17] ;
; gfmul:\generate_muls:4:gfmul_1|count[17]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[17] ;
; gfmul:\generate_muls:5:gfmul_1|count[17]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[17] ;
; gfmul:\generate_muls:6:gfmul_1|count[17]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[17] ;
; gfmul:\generate_muls:7:gfmul_1|count[17]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[17] ;
; gfmul:\generate_muls:8:gfmul_1|count[17]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[17] ;
; gfmul:\generate_muls:9:gfmul_1|count[17]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[17] ;
; gfmul:\generate_muls:10:gfmul_1|count[16]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[16] ;
; gfmul:\generate_muls:11:gfmul_1|count[16]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[16] ;
; gfmul:\generate_muls:12:gfmul_1|count[16]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[16] ;
; gfmul:\generate_muls:13:gfmul_1|count[16]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[16] ;
; gfmul:\generate_muls:14:gfmul_1|count[16]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[16] ;
; gfmul:\generate_muls:15:gfmul_1|count[16]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[16] ;
; gfmul:\generate_muls:16:gfmul_1|count[16]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[16] ;
; gfmul:\generate_muls:17:gfmul_1|count[16]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[16] ;
; gfmul:\generate_muls:18:gfmul_1|count[16]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[16] ;
; gfmul:\generate_muls:19:gfmul_1|count[16]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[16] ;
; gfmul:\generate_muls:1:gfmul_1|count[16]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[16] ;
; gfmul:\generate_muls:20:gfmul_1|count[16]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[16] ;
; gfmul:\generate_muls:21:gfmul_1|count[16]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[16] ;
; gfmul:\generate_muls:22:gfmul_1|count[16]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[16] ;
; gfmul:\generate_muls:23:gfmul_1|count[16]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[16] ;
; gfmul:\generate_muls:24:gfmul_1|count[16]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[16] ;
; gfmul:\generate_muls:25:gfmul_1|count[16]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[16] ;
; gfmul:\generate_muls:26:gfmul_1|count[16]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[16] ;
; gfmul:\generate_muls:27:gfmul_1|count[16]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[16] ;
; gfmul:\generate_muls:2:gfmul_1|count[16]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[16] ;
; gfmul:\generate_muls:3:gfmul_1|count[16]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[16] ;
; gfmul:\generate_muls:4:gfmul_1|count[16]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[16] ;
; gfmul:\generate_muls:5:gfmul_1|count[16]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[16] ;
; gfmul:\generate_muls:6:gfmul_1|count[16]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[16] ;
; gfmul:\generate_muls:7:gfmul_1|count[16]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[16] ;
; gfmul:\generate_muls:8:gfmul_1|count[16]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[16] ;
; gfmul:\generate_muls:9:gfmul_1|count[16]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[16] ;
; gfmul:\generate_muls:10:gfmul_1|count[15]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[15] ;
; gfmul:\generate_muls:11:gfmul_1|count[15]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[15] ;
; gfmul:\generate_muls:12:gfmul_1|count[15]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[15] ;
; gfmul:\generate_muls:13:gfmul_1|count[15]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[15] ;
; gfmul:\generate_muls:14:gfmul_1|count[15]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[15] ;
; gfmul:\generate_muls:15:gfmul_1|count[15]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[15] ;
; gfmul:\generate_muls:16:gfmul_1|count[15]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[15] ;
; gfmul:\generate_muls:17:gfmul_1|count[15]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[15] ;
; gfmul:\generate_muls:18:gfmul_1|count[15]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[15] ;
; gfmul:\generate_muls:19:gfmul_1|count[15]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[15] ;
; gfmul:\generate_muls:1:gfmul_1|count[15]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[15] ;
; gfmul:\generate_muls:20:gfmul_1|count[15]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[15] ;
; gfmul:\generate_muls:21:gfmul_1|count[15]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[15] ;
; gfmul:\generate_muls:22:gfmul_1|count[15]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[15] ;
; gfmul:\generate_muls:23:gfmul_1|count[15]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[15] ;
; gfmul:\generate_muls:24:gfmul_1|count[15]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[15] ;
; gfmul:\generate_muls:25:gfmul_1|count[15]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[15] ;
; gfmul:\generate_muls:26:gfmul_1|count[15]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[15] ;
; gfmul:\generate_muls:27:gfmul_1|count[15]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[15] ;
; gfmul:\generate_muls:2:gfmul_1|count[15]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[15] ;
; gfmul:\generate_muls:3:gfmul_1|count[15]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[15] ;
; gfmul:\generate_muls:4:gfmul_1|count[15]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[15] ;
; gfmul:\generate_muls:5:gfmul_1|count[15]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[15] ;
; gfmul:\generate_muls:6:gfmul_1|count[15]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[15] ;
; gfmul:\generate_muls:7:gfmul_1|count[15]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[15] ;
; gfmul:\generate_muls:8:gfmul_1|count[15]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[15] ;
; gfmul:\generate_muls:9:gfmul_1|count[15]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[15] ;
; gfmul:\generate_muls:10:gfmul_1|count[14]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[14] ;
; gfmul:\generate_muls:11:gfmul_1|count[14]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[14] ;
; gfmul:\generate_muls:12:gfmul_1|count[14]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[14] ;
; gfmul:\generate_muls:13:gfmul_1|count[14]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[14] ;
; gfmul:\generate_muls:14:gfmul_1|count[14]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[14] ;
; gfmul:\generate_muls:15:gfmul_1|count[14]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[14] ;
; gfmul:\generate_muls:16:gfmul_1|count[14]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[14] ;
; gfmul:\generate_muls:17:gfmul_1|count[14]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[14] ;
; gfmul:\generate_muls:18:gfmul_1|count[14]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[14] ;
; gfmul:\generate_muls:19:gfmul_1|count[14]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[14] ;
; gfmul:\generate_muls:1:gfmul_1|count[14]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[14] ;
; gfmul:\generate_muls:20:gfmul_1|count[14]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[14] ;
; gfmul:\generate_muls:21:gfmul_1|count[14]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[14] ;
; gfmul:\generate_muls:22:gfmul_1|count[14]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[14] ;
; gfmul:\generate_muls:23:gfmul_1|count[14]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[14] ;
; gfmul:\generate_muls:24:gfmul_1|count[14]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[14] ;
; gfmul:\generate_muls:25:gfmul_1|count[14]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[14] ;
; gfmul:\generate_muls:26:gfmul_1|count[14]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[14] ;
; gfmul:\generate_muls:27:gfmul_1|count[14]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[14] ;
; gfmul:\generate_muls:2:gfmul_1|count[14]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[14] ;
; gfmul:\generate_muls:3:gfmul_1|count[14]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[14] ;
; gfmul:\generate_muls:4:gfmul_1|count[14]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[14] ;
; gfmul:\generate_muls:5:gfmul_1|count[14]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[14] ;
; gfmul:\generate_muls:6:gfmul_1|count[14]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[14] ;
; gfmul:\generate_muls:7:gfmul_1|count[14]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[14] ;
; gfmul:\generate_muls:8:gfmul_1|count[14]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[14] ;
; gfmul:\generate_muls:9:gfmul_1|count[14]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[14] ;
; gfmul:\generate_muls:10:gfmul_1|count[13]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[13] ;
; gfmul:\generate_muls:11:gfmul_1|count[13]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[13] ;
; gfmul:\generate_muls:12:gfmul_1|count[13]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[13] ;
; gfmul:\generate_muls:13:gfmul_1|count[13]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[13] ;
; gfmul:\generate_muls:14:gfmul_1|count[13]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[13] ;
; gfmul:\generate_muls:15:gfmul_1|count[13]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[13] ;
; gfmul:\generate_muls:16:gfmul_1|count[13]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[13] ;
; gfmul:\generate_muls:17:gfmul_1|count[13]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[13] ;
; gfmul:\generate_muls:18:gfmul_1|count[13]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[13] ;
; gfmul:\generate_muls:19:gfmul_1|count[13]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[13] ;
; gfmul:\generate_muls:1:gfmul_1|count[13]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[13] ;
; gfmul:\generate_muls:20:gfmul_1|count[13]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[13] ;
; gfmul:\generate_muls:21:gfmul_1|count[13]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[13] ;
; gfmul:\generate_muls:22:gfmul_1|count[13]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[13] ;
; gfmul:\generate_muls:23:gfmul_1|count[13]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[13] ;
; gfmul:\generate_muls:24:gfmul_1|count[13]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[13] ;
; gfmul:\generate_muls:25:gfmul_1|count[13]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[13] ;
; gfmul:\generate_muls:26:gfmul_1|count[13]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[13] ;
; gfmul:\generate_muls:27:gfmul_1|count[13]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[13] ;
; gfmul:\generate_muls:2:gfmul_1|count[13]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[13] ;
; gfmul:\generate_muls:3:gfmul_1|count[13]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[13] ;
; gfmul:\generate_muls:4:gfmul_1|count[13]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[13] ;
; gfmul:\generate_muls:5:gfmul_1|count[13]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[13] ;
; gfmul:\generate_muls:6:gfmul_1|count[13]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[13] ;
; gfmul:\generate_muls:7:gfmul_1|count[13]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[13] ;
; gfmul:\generate_muls:8:gfmul_1|count[13]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[13] ;
; gfmul:\generate_muls:9:gfmul_1|count[13]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[13] ;
; gfmul:\generate_muls:10:gfmul_1|count[12]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[12] ;
; gfmul:\generate_muls:11:gfmul_1|count[12]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[12] ;
; gfmul:\generate_muls:12:gfmul_1|count[12]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[12] ;
; gfmul:\generate_muls:13:gfmul_1|count[12]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[12] ;
; gfmul:\generate_muls:14:gfmul_1|count[12]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[12] ;
; gfmul:\generate_muls:15:gfmul_1|count[12]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[12] ;
; gfmul:\generate_muls:16:gfmul_1|count[12]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[12] ;
; gfmul:\generate_muls:17:gfmul_1|count[12]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[12] ;
; gfmul:\generate_muls:18:gfmul_1|count[12]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[12] ;
; gfmul:\generate_muls:19:gfmul_1|count[12]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[12] ;
; gfmul:\generate_muls:1:gfmul_1|count[12]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[12] ;
; gfmul:\generate_muls:20:gfmul_1|count[12]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[12] ;
; gfmul:\generate_muls:21:gfmul_1|count[12]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[12] ;
; gfmul:\generate_muls:22:gfmul_1|count[12]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[12] ;
; gfmul:\generate_muls:23:gfmul_1|count[12]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[12] ;
; gfmul:\generate_muls:24:gfmul_1|count[12]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[12] ;
; gfmul:\generate_muls:25:gfmul_1|count[12]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[12] ;
; gfmul:\generate_muls:26:gfmul_1|count[12]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[12] ;
; gfmul:\generate_muls:27:gfmul_1|count[12]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[12] ;
; gfmul:\generate_muls:2:gfmul_1|count[12]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[12] ;
; gfmul:\generate_muls:3:gfmul_1|count[12]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[12] ;
; gfmul:\generate_muls:4:gfmul_1|count[12]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[12] ;
; gfmul:\generate_muls:5:gfmul_1|count[12]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[12] ;
; gfmul:\generate_muls:6:gfmul_1|count[12]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[12] ;
; gfmul:\generate_muls:7:gfmul_1|count[12]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[12] ;
; gfmul:\generate_muls:8:gfmul_1|count[12]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[12] ;
; gfmul:\generate_muls:9:gfmul_1|count[12]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[12] ;
; gfmul:\generate_muls:10:gfmul_1|count[11]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[11] ;
; gfmul:\generate_muls:11:gfmul_1|count[11]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[11] ;
; gfmul:\generate_muls:12:gfmul_1|count[11]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[11] ;
; gfmul:\generate_muls:13:gfmul_1|count[11]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[11] ;
; gfmul:\generate_muls:14:gfmul_1|count[11]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[11] ;
; gfmul:\generate_muls:15:gfmul_1|count[11]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[11] ;
; gfmul:\generate_muls:16:gfmul_1|count[11]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[11] ;
; gfmul:\generate_muls:17:gfmul_1|count[11]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[11] ;
; gfmul:\generate_muls:18:gfmul_1|count[11]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[11] ;
; gfmul:\generate_muls:19:gfmul_1|count[11]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[11] ;
; gfmul:\generate_muls:1:gfmul_1|count[11]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[11] ;
; gfmul:\generate_muls:20:gfmul_1|count[11]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[11] ;
; gfmul:\generate_muls:21:gfmul_1|count[11]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[11] ;
; gfmul:\generate_muls:22:gfmul_1|count[11]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[11] ;
; gfmul:\generate_muls:23:gfmul_1|count[11]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[11] ;
; gfmul:\generate_muls:24:gfmul_1|count[11]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[11] ;
; gfmul:\generate_muls:25:gfmul_1|count[11]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[11] ;
; gfmul:\generate_muls:26:gfmul_1|count[11]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[11] ;
; gfmul:\generate_muls:27:gfmul_1|count[11]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[11] ;
; gfmul:\generate_muls:2:gfmul_1|count[11]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[11] ;
; gfmul:\generate_muls:3:gfmul_1|count[11]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[11] ;
; gfmul:\generate_muls:4:gfmul_1|count[11]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[11] ;
; gfmul:\generate_muls:5:gfmul_1|count[11]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[11] ;
; gfmul:\generate_muls:6:gfmul_1|count[11]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[11] ;
; gfmul:\generate_muls:7:gfmul_1|count[11]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[11] ;
; gfmul:\generate_muls:8:gfmul_1|count[11]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[11] ;
; gfmul:\generate_muls:9:gfmul_1|count[11]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[11] ;
; gfmul:\generate_muls:10:gfmul_1|count[10]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[10] ;
; gfmul:\generate_muls:11:gfmul_1|count[10]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[10] ;
; gfmul:\generate_muls:12:gfmul_1|count[10]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[10] ;
; gfmul:\generate_muls:13:gfmul_1|count[10]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[10] ;
; gfmul:\generate_muls:14:gfmul_1|count[10]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[10] ;
; gfmul:\generate_muls:15:gfmul_1|count[10]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[10] ;
; gfmul:\generate_muls:16:gfmul_1|count[10]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[10] ;
; gfmul:\generate_muls:17:gfmul_1|count[10]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[10] ;
; gfmul:\generate_muls:18:gfmul_1|count[10]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[10] ;
; gfmul:\generate_muls:19:gfmul_1|count[10]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[10] ;
; gfmul:\generate_muls:1:gfmul_1|count[10]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[10] ;
; gfmul:\generate_muls:20:gfmul_1|count[10]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[10] ;
; gfmul:\generate_muls:21:gfmul_1|count[10]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[10] ;
; gfmul:\generate_muls:22:gfmul_1|count[10]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[10] ;
; gfmul:\generate_muls:23:gfmul_1|count[10]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[10] ;
; gfmul:\generate_muls:24:gfmul_1|count[10]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[10] ;
; gfmul:\generate_muls:25:gfmul_1|count[10]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[10] ;
; gfmul:\generate_muls:26:gfmul_1|count[10]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[10] ;
; gfmul:\generate_muls:27:gfmul_1|count[10]                                                                                                      ; Merged with gfmul:\generate_muls:0:gfmul_1|count[10] ;
; gfmul:\generate_muls:2:gfmul_1|count[10]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[10] ;
; gfmul:\generate_muls:3:gfmul_1|count[10]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[10] ;
; gfmul:\generate_muls:4:gfmul_1|count[10]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[10] ;
; gfmul:\generate_muls:5:gfmul_1|count[10]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[10] ;
; gfmul:\generate_muls:6:gfmul_1|count[10]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[10] ;
; gfmul:\generate_muls:7:gfmul_1|count[10]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[10] ;
; gfmul:\generate_muls:8:gfmul_1|count[10]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[10] ;
; gfmul:\generate_muls:9:gfmul_1|count[10]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[10] ;
; gfmul:\generate_muls:10:gfmul_1|count[9]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[9]  ;
; gfmul:\generate_muls:11:gfmul_1|count[9]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[9]  ;
; gfmul:\generate_muls:12:gfmul_1|count[9]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[9]  ;
; gfmul:\generate_muls:13:gfmul_1|count[9]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[9]  ;
; gfmul:\generate_muls:14:gfmul_1|count[9]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[9]  ;
; gfmul:\generate_muls:15:gfmul_1|count[9]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[9]  ;
; gfmul:\generate_muls:16:gfmul_1|count[9]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[9]  ;
; gfmul:\generate_muls:17:gfmul_1|count[9]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[9]  ;
; gfmul:\generate_muls:18:gfmul_1|count[9]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[9]  ;
; gfmul:\generate_muls:19:gfmul_1|count[9]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[9]  ;
; gfmul:\generate_muls:1:gfmul_1|count[9]                                                                                                        ; Merged with gfmul:\generate_muls:0:gfmul_1|count[9]  ;
; gfmul:\generate_muls:20:gfmul_1|count[9]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[9]  ;
; gfmul:\generate_muls:21:gfmul_1|count[9]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[9]  ;
; gfmul:\generate_muls:22:gfmul_1|count[9]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[9]  ;
; gfmul:\generate_muls:23:gfmul_1|count[9]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[9]  ;
; gfmul:\generate_muls:24:gfmul_1|count[9]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[9]  ;
; gfmul:\generate_muls:25:gfmul_1|count[9]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[9]  ;
; gfmul:\generate_muls:26:gfmul_1|count[9]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[9]  ;
; gfmul:\generate_muls:27:gfmul_1|count[9]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[9]  ;
; gfmul:\generate_muls:2:gfmul_1|count[9]                                                                                                        ; Merged with gfmul:\generate_muls:0:gfmul_1|count[9]  ;
; gfmul:\generate_muls:3:gfmul_1|count[9]                                                                                                        ; Merged with gfmul:\generate_muls:0:gfmul_1|count[9]  ;
; gfmul:\generate_muls:4:gfmul_1|count[9]                                                                                                        ; Merged with gfmul:\generate_muls:0:gfmul_1|count[9]  ;
; gfmul:\generate_muls:5:gfmul_1|count[9]                                                                                                        ; Merged with gfmul:\generate_muls:0:gfmul_1|count[9]  ;
; gfmul:\generate_muls:6:gfmul_1|count[9]                                                                                                        ; Merged with gfmul:\generate_muls:0:gfmul_1|count[9]  ;
; gfmul:\generate_muls:7:gfmul_1|count[9]                                                                                                        ; Merged with gfmul:\generate_muls:0:gfmul_1|count[9]  ;
; gfmul:\generate_muls:8:gfmul_1|count[9]                                                                                                        ; Merged with gfmul:\generate_muls:0:gfmul_1|count[9]  ;
; gfmul:\generate_muls:9:gfmul_1|count[9]                                                                                                        ; Merged with gfmul:\generate_muls:0:gfmul_1|count[9]  ;
; gfmul:\generate_muls:10:gfmul_1|count[8]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[8]  ;
; gfmul:\generate_muls:11:gfmul_1|count[8]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[8]  ;
; gfmul:\generate_muls:12:gfmul_1|count[8]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[8]  ;
; gfmul:\generate_muls:13:gfmul_1|count[8]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[8]  ;
; gfmul:\generate_muls:14:gfmul_1|count[8]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[8]  ;
; gfmul:\generate_muls:15:gfmul_1|count[8]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[8]  ;
; gfmul:\generate_muls:16:gfmul_1|count[8]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[8]  ;
; gfmul:\generate_muls:17:gfmul_1|count[8]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[8]  ;
; gfmul:\generate_muls:18:gfmul_1|count[8]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[8]  ;
; gfmul:\generate_muls:19:gfmul_1|count[8]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[8]  ;
; gfmul:\generate_muls:1:gfmul_1|count[8]                                                                                                        ; Merged with gfmul:\generate_muls:0:gfmul_1|count[8]  ;
; gfmul:\generate_muls:20:gfmul_1|count[8]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[8]  ;
; gfmul:\generate_muls:21:gfmul_1|count[8]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[8]  ;
; gfmul:\generate_muls:22:gfmul_1|count[8]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[8]  ;
; gfmul:\generate_muls:23:gfmul_1|count[8]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[8]  ;
; gfmul:\generate_muls:24:gfmul_1|count[8]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[8]  ;
; gfmul:\generate_muls:25:gfmul_1|count[8]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[8]  ;
; gfmul:\generate_muls:26:gfmul_1|count[8]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[8]  ;
; gfmul:\generate_muls:27:gfmul_1|count[8]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[8]  ;
; gfmul:\generate_muls:2:gfmul_1|count[8]                                                                                                        ; Merged with gfmul:\generate_muls:0:gfmul_1|count[8]  ;
; gfmul:\generate_muls:3:gfmul_1|count[8]                                                                                                        ; Merged with gfmul:\generate_muls:0:gfmul_1|count[8]  ;
; gfmul:\generate_muls:4:gfmul_1|count[8]                                                                                                        ; Merged with gfmul:\generate_muls:0:gfmul_1|count[8]  ;
; gfmul:\generate_muls:5:gfmul_1|count[8]                                                                                                        ; Merged with gfmul:\generate_muls:0:gfmul_1|count[8]  ;
; gfmul:\generate_muls:6:gfmul_1|count[8]                                                                                                        ; Merged with gfmul:\generate_muls:0:gfmul_1|count[8]  ;
; gfmul:\generate_muls:7:gfmul_1|count[8]                                                                                                        ; Merged with gfmul:\generate_muls:0:gfmul_1|count[8]  ;
; gfmul:\generate_muls:8:gfmul_1|count[8]                                                                                                        ; Merged with gfmul:\generate_muls:0:gfmul_1|count[8]  ;
; gfmul:\generate_muls:9:gfmul_1|count[8]                                                                                                        ; Merged with gfmul:\generate_muls:0:gfmul_1|count[8]  ;
; gfmul:\generate_muls:10:gfmul_1|count[7]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[7]  ;
; gfmul:\generate_muls:11:gfmul_1|count[7]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[7]  ;
; gfmul:\generate_muls:12:gfmul_1|count[7]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[7]  ;
; gfmul:\generate_muls:13:gfmul_1|count[7]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[7]  ;
; gfmul:\generate_muls:14:gfmul_1|count[7]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[7]  ;
; gfmul:\generate_muls:15:gfmul_1|count[7]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[7]  ;
; gfmul:\generate_muls:16:gfmul_1|count[7]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[7]  ;
; gfmul:\generate_muls:17:gfmul_1|count[7]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[7]  ;
; gfmul:\generate_muls:18:gfmul_1|count[7]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[7]  ;
; gfmul:\generate_muls:19:gfmul_1|count[7]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[7]  ;
; gfmul:\generate_muls:1:gfmul_1|count[7]                                                                                                        ; Merged with gfmul:\generate_muls:0:gfmul_1|count[7]  ;
; gfmul:\generate_muls:20:gfmul_1|count[7]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[7]  ;
; gfmul:\generate_muls:21:gfmul_1|count[7]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[7]  ;
; gfmul:\generate_muls:22:gfmul_1|count[7]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[7]  ;
; gfmul:\generate_muls:23:gfmul_1|count[7]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[7]  ;
; gfmul:\generate_muls:24:gfmul_1|count[7]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[7]  ;
; gfmul:\generate_muls:25:gfmul_1|count[7]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[7]  ;
; gfmul:\generate_muls:26:gfmul_1|count[7]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[7]  ;
; gfmul:\generate_muls:27:gfmul_1|count[7]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[7]  ;
; gfmul:\generate_muls:2:gfmul_1|count[7]                                                                                                        ; Merged with gfmul:\generate_muls:0:gfmul_1|count[7]  ;
; gfmul:\generate_muls:3:gfmul_1|count[7]                                                                                                        ; Merged with gfmul:\generate_muls:0:gfmul_1|count[7]  ;
; gfmul:\generate_muls:4:gfmul_1|count[7]                                                                                                        ; Merged with gfmul:\generate_muls:0:gfmul_1|count[7]  ;
; gfmul:\generate_muls:5:gfmul_1|count[7]                                                                                                        ; Merged with gfmul:\generate_muls:0:gfmul_1|count[7]  ;
; gfmul:\generate_muls:6:gfmul_1|count[7]                                                                                                        ; Merged with gfmul:\generate_muls:0:gfmul_1|count[7]  ;
; gfmul:\generate_muls:7:gfmul_1|count[7]                                                                                                        ; Merged with gfmul:\generate_muls:0:gfmul_1|count[7]  ;
; gfmul:\generate_muls:8:gfmul_1|count[7]                                                                                                        ; Merged with gfmul:\generate_muls:0:gfmul_1|count[7]  ;
; gfmul:\generate_muls:9:gfmul_1|count[7]                                                                                                        ; Merged with gfmul:\generate_muls:0:gfmul_1|count[7]  ;
; gfmul:\generate_muls:10:gfmul_1|count[6]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[6]  ;
; gfmul:\generate_muls:11:gfmul_1|count[6]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[6]  ;
; gfmul:\generate_muls:12:gfmul_1|count[6]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[6]  ;
; gfmul:\generate_muls:13:gfmul_1|count[6]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[6]  ;
; gfmul:\generate_muls:14:gfmul_1|count[6]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[6]  ;
; gfmul:\generate_muls:15:gfmul_1|count[6]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[6]  ;
; gfmul:\generate_muls:16:gfmul_1|count[6]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[6]  ;
; gfmul:\generate_muls:17:gfmul_1|count[6]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[6]  ;
; gfmul:\generate_muls:18:gfmul_1|count[6]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[6]  ;
; gfmul:\generate_muls:19:gfmul_1|count[6]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[6]  ;
; gfmul:\generate_muls:1:gfmul_1|count[6]                                                                                                        ; Merged with gfmul:\generate_muls:0:gfmul_1|count[6]  ;
; gfmul:\generate_muls:20:gfmul_1|count[6]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[6]  ;
; gfmul:\generate_muls:21:gfmul_1|count[6]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[6]  ;
; gfmul:\generate_muls:22:gfmul_1|count[6]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[6]  ;
; gfmul:\generate_muls:23:gfmul_1|count[6]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[6]  ;
; gfmul:\generate_muls:24:gfmul_1|count[6]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[6]  ;
; gfmul:\generate_muls:25:gfmul_1|count[6]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[6]  ;
; gfmul:\generate_muls:26:gfmul_1|count[6]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[6]  ;
; gfmul:\generate_muls:27:gfmul_1|count[6]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[6]  ;
; gfmul:\generate_muls:2:gfmul_1|count[6]                                                                                                        ; Merged with gfmul:\generate_muls:0:gfmul_1|count[6]  ;
; gfmul:\generate_muls:3:gfmul_1|count[6]                                                                                                        ; Merged with gfmul:\generate_muls:0:gfmul_1|count[6]  ;
; gfmul:\generate_muls:4:gfmul_1|count[6]                                                                                                        ; Merged with gfmul:\generate_muls:0:gfmul_1|count[6]  ;
; gfmul:\generate_muls:5:gfmul_1|count[6]                                                                                                        ; Merged with gfmul:\generate_muls:0:gfmul_1|count[6]  ;
; gfmul:\generate_muls:6:gfmul_1|count[6]                                                                                                        ; Merged with gfmul:\generate_muls:0:gfmul_1|count[6]  ;
; gfmul:\generate_muls:7:gfmul_1|count[6]                                                                                                        ; Merged with gfmul:\generate_muls:0:gfmul_1|count[6]  ;
; gfmul:\generate_muls:8:gfmul_1|count[6]                                                                                                        ; Merged with gfmul:\generate_muls:0:gfmul_1|count[6]  ;
; gfmul:\generate_muls:9:gfmul_1|count[6]                                                                                                        ; Merged with gfmul:\generate_muls:0:gfmul_1|count[6]  ;
; gfmul:\generate_muls:10:gfmul_1|count[5]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[5]  ;
; gfmul:\generate_muls:11:gfmul_1|count[5]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[5]  ;
; gfmul:\generate_muls:12:gfmul_1|count[5]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[5]  ;
; gfmul:\generate_muls:13:gfmul_1|count[5]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[5]  ;
; gfmul:\generate_muls:14:gfmul_1|count[5]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[5]  ;
; gfmul:\generate_muls:15:gfmul_1|count[5]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[5]  ;
; gfmul:\generate_muls:16:gfmul_1|count[5]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[5]  ;
; gfmul:\generate_muls:17:gfmul_1|count[5]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[5]  ;
; gfmul:\generate_muls:18:gfmul_1|count[5]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[5]  ;
; gfmul:\generate_muls:19:gfmul_1|count[5]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[5]  ;
; gfmul:\generate_muls:1:gfmul_1|count[5]                                                                                                        ; Merged with gfmul:\generate_muls:0:gfmul_1|count[5]  ;
; gfmul:\generate_muls:20:gfmul_1|count[5]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[5]  ;
; gfmul:\generate_muls:21:gfmul_1|count[5]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[5]  ;
; gfmul:\generate_muls:22:gfmul_1|count[5]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[5]  ;
; gfmul:\generate_muls:23:gfmul_1|count[5]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[5]  ;
; gfmul:\generate_muls:24:gfmul_1|count[5]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[5]  ;
; gfmul:\generate_muls:25:gfmul_1|count[5]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[5]  ;
; gfmul:\generate_muls:26:gfmul_1|count[5]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[5]  ;
; gfmul:\generate_muls:27:gfmul_1|count[5]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[5]  ;
; gfmul:\generate_muls:2:gfmul_1|count[5]                                                                                                        ; Merged with gfmul:\generate_muls:0:gfmul_1|count[5]  ;
; gfmul:\generate_muls:3:gfmul_1|count[5]                                                                                                        ; Merged with gfmul:\generate_muls:0:gfmul_1|count[5]  ;
; gfmul:\generate_muls:4:gfmul_1|count[5]                                                                                                        ; Merged with gfmul:\generate_muls:0:gfmul_1|count[5]  ;
; gfmul:\generate_muls:5:gfmul_1|count[5]                                                                                                        ; Merged with gfmul:\generate_muls:0:gfmul_1|count[5]  ;
; gfmul:\generate_muls:6:gfmul_1|count[5]                                                                                                        ; Merged with gfmul:\generate_muls:0:gfmul_1|count[5]  ;
; gfmul:\generate_muls:7:gfmul_1|count[5]                                                                                                        ; Merged with gfmul:\generate_muls:0:gfmul_1|count[5]  ;
; gfmul:\generate_muls:8:gfmul_1|count[5]                                                                                                        ; Merged with gfmul:\generate_muls:0:gfmul_1|count[5]  ;
; gfmul:\generate_muls:9:gfmul_1|count[5]                                                                                                        ; Merged with gfmul:\generate_muls:0:gfmul_1|count[5]  ;
; gfmul:\generate_muls:10:gfmul_1|count[4]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[4]  ;
; gfmul:\generate_muls:11:gfmul_1|count[4]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[4]  ;
; gfmul:\generate_muls:12:gfmul_1|count[4]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[4]  ;
; gfmul:\generate_muls:13:gfmul_1|count[4]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[4]  ;
; gfmul:\generate_muls:14:gfmul_1|count[4]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[4]  ;
; gfmul:\generate_muls:15:gfmul_1|count[4]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[4]  ;
; gfmul:\generate_muls:16:gfmul_1|count[4]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[4]  ;
; gfmul:\generate_muls:17:gfmul_1|count[4]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[4]  ;
; gfmul:\generate_muls:18:gfmul_1|count[4]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[4]  ;
; gfmul:\generate_muls:19:gfmul_1|count[4]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[4]  ;
; gfmul:\generate_muls:1:gfmul_1|count[4]                                                                                                        ; Merged with gfmul:\generate_muls:0:gfmul_1|count[4]  ;
; gfmul:\generate_muls:20:gfmul_1|count[4]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[4]  ;
; gfmul:\generate_muls:21:gfmul_1|count[4]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[4]  ;
; gfmul:\generate_muls:22:gfmul_1|count[4]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[4]  ;
; gfmul:\generate_muls:23:gfmul_1|count[4]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[4]  ;
; gfmul:\generate_muls:24:gfmul_1|count[4]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[4]  ;
; gfmul:\generate_muls:25:gfmul_1|count[4]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[4]  ;
; gfmul:\generate_muls:26:gfmul_1|count[4]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[4]  ;
; gfmul:\generate_muls:27:gfmul_1|count[4]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[4]  ;
; gfmul:\generate_muls:2:gfmul_1|count[4]                                                                                                        ; Merged with gfmul:\generate_muls:0:gfmul_1|count[4]  ;
; gfmul:\generate_muls:3:gfmul_1|count[4]                                                                                                        ; Merged with gfmul:\generate_muls:0:gfmul_1|count[4]  ;
; gfmul:\generate_muls:4:gfmul_1|count[4]                                                                                                        ; Merged with gfmul:\generate_muls:0:gfmul_1|count[4]  ;
; gfmul:\generate_muls:5:gfmul_1|count[4]                                                                                                        ; Merged with gfmul:\generate_muls:0:gfmul_1|count[4]  ;
; gfmul:\generate_muls:6:gfmul_1|count[4]                                                                                                        ; Merged with gfmul:\generate_muls:0:gfmul_1|count[4]  ;
; gfmul:\generate_muls:7:gfmul_1|count[4]                                                                                                        ; Merged with gfmul:\generate_muls:0:gfmul_1|count[4]  ;
; gfmul:\generate_muls:8:gfmul_1|count[4]                                                                                                        ; Merged with gfmul:\generate_muls:0:gfmul_1|count[4]  ;
; gfmul:\generate_muls:9:gfmul_1|count[4]                                                                                                        ; Merged with gfmul:\generate_muls:0:gfmul_1|count[4]  ;
; gfmul:\generate_muls:10:gfmul_1|count[3]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[3]  ;
; gfmul:\generate_muls:11:gfmul_1|count[3]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[3]  ;
; gfmul:\generate_muls:12:gfmul_1|count[3]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[3]  ;
; gfmul:\generate_muls:13:gfmul_1|count[3]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[3]  ;
; gfmul:\generate_muls:14:gfmul_1|count[3]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[3]  ;
; gfmul:\generate_muls:15:gfmul_1|count[3]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[3]  ;
; gfmul:\generate_muls:16:gfmul_1|count[3]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[3]  ;
; gfmul:\generate_muls:17:gfmul_1|count[3]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[3]  ;
; gfmul:\generate_muls:18:gfmul_1|count[3]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[3]  ;
; gfmul:\generate_muls:19:gfmul_1|count[3]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[3]  ;
; gfmul:\generate_muls:1:gfmul_1|count[3]                                                                                                        ; Merged with gfmul:\generate_muls:0:gfmul_1|count[3]  ;
; gfmul:\generate_muls:20:gfmul_1|count[3]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[3]  ;
; gfmul:\generate_muls:21:gfmul_1|count[3]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[3]  ;
; gfmul:\generate_muls:22:gfmul_1|count[3]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[3]  ;
; gfmul:\generate_muls:23:gfmul_1|count[3]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[3]  ;
; gfmul:\generate_muls:24:gfmul_1|count[3]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[3]  ;
; gfmul:\generate_muls:25:gfmul_1|count[3]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[3]  ;
; gfmul:\generate_muls:26:gfmul_1|count[3]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[3]  ;
; gfmul:\generate_muls:27:gfmul_1|count[3]                                                                                                       ; Merged with gfmul:\generate_muls:0:gfmul_1|count[3]  ;
; gfmul:\generate_muls:2:gfmul_1|count[3]                                                                                                        ; Merged with gfmul:\generate_muls:0:gfmul_1|count[3]  ;
; gfmul:\generate_muls:3:gfmul_1|count[3]                                                                                                        ; Merged with gfmul:\generate_muls:0:gfmul_1|count[3]  ;
; gfmul:\generate_muls:4:gfmul_1|count[3]                                                                                                        ; Merged with gfmul:\generate_muls:0:gfmul_1|count[3]  ;
; gfmul:\generate_muls:5:gfmul_1|count[3]                                                                                                        ; Merged with gfmul:\generate_muls:0:gfmul_1|count[3]  ;
; gfmul:\generate_muls:6:gfmul_1|count[3]                                                                                                        ; Merged with gfmul:\generate_muls:0:gfmul_1|count[3]  ;
; gfmul:\generate_muls:7:gfmul_1|count[3]                                                                                                        ; Merged with gfmul:\generate_muls:0:gfmul_1|count[3]  ;
; gfmul:\generate_muls:8:gfmul_1|count[3]                                                                                                        ; Merged with gfmul:\generate_muls:0:gfmul_1|count[3]  ;
; gfmul:\generate_muls:9:gfmul_1|count[3]                                                                                                        ; Merged with gfmul:\generate_muls:0:gfmul_1|count[3]  ;
; sumCount[4..31]                                                                                                                                ; Lost fanout                                          ;
; Total Number of Removed Registers = 1301                                                                                                       ;                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------------------+--------------------+------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                      ; Reason for Removal ; Registers Removed due to This Register                                                                                 ;
+----------------------------------------------------------------------------------------------------+--------------------+------------------------------------------------------------------------------------------------------------------------+
; sumCount[31]                                                                                       ; Lost Fanouts       ; sumCount[30], sumCount[29], sumCount[28], sumCount[27], sumCount[26], sumCount[25],                                    ;
;                                                                                                    ;                    ; sumCount[24], sumCount[23], sumCount[22], sumCount[21], sumCount[20], sumCount[19],                                    ;
;                                                                                                    ;                    ; sumCount[18], sumCount[17], sumCount[16], sumCount[15], sumCount[14], sumCount[13],                                    ;
;                                                                                                    ;                    ; sumCount[12], sumCount[11], sumCount[10], sumCount[9], sumCount[8], sumCount[7], sumCount[6],                          ;
;                                                                                                    ;                    ; sumCount[5], sumCount[4]                                                                                               ;
; fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|delayed_wrptr_g[4] ; Lost Fanouts       ; fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|wrptr_g[4],                            ;
;                                                                                                    ;                    ; fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|a_graycounter_5ub:wrptr_g1p|counter7a4 ;
; fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|delayed_wrptr_g[3] ; Lost Fanouts       ; fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|wrptr_g[3],                            ;
;                                                                                                    ;                    ; fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|a_graycounter_5ub:wrptr_g1p|counter7a3 ;
; fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|delayed_wrptr_g[2] ; Lost Fanouts       ; fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|wrptr_g[2],                            ;
;                                                                                                    ;                    ; fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|a_graycounter_5ub:wrptr_g1p|counter7a2 ;
; fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|delayed_wrptr_g[1] ; Lost Fanouts       ; fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|wrptr_g[1],                            ;
;                                                                                                    ;                    ; fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|a_graycounter_5ub:wrptr_g1p|counter7a1 ;
; fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|delayed_wrptr_g[0] ; Lost Fanouts       ; fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|wrptr_g[0],                            ;
;                                                                                                    ;                    ; fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|a_graycounter_5ub:wrptr_g1p|counter7a0 ;
; fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|rdptr_g[4]         ; Lost Fanouts       ; fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|a_graycounter_9g6:rdptr_g1p|counter5a4 ;
; fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|rdptr_g[3]         ; Lost Fanouts       ; fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|a_graycounter_9g6:rdptr_g1p|counter5a3 ;
; fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|rdptr_g[2]         ; Lost Fanouts       ; fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|a_graycounter_9g6:rdptr_g1p|counter5a2 ;
; fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|rdptr_g[1]         ; Lost Fanouts       ; fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|a_graycounter_9g6:rdptr_g1p|counter5a1 ;
; fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|rdptr_g[0]         ; Lost Fanouts       ; fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|a_graycounter_9g6:rdptr_g1p|counter5a0 ;
+----------------------------------------------------------------------------------------------------+--------------------+------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 5388  ;
; Number of registers using Synchronous Clear  ; 617   ;
; Number of registers using Synchronous Load   ; 24    ;
; Number of registers using Asynchronous Clear ; 3912  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 4457  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                               ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; mulready                                                                                                                                        ; 3       ;
; rowCount[0]                                                                                                                                     ; 5       ;
; rowCount[7]                                                                                                                                     ; 2       ;
; rowCount[6]                                                                                                                                     ; 2       ;
; rowCount[5]                                                                                                                                     ; 2       ;
; rowCount[3]                                                                                                                                     ; 2       ;
; rowCount[2]                                                                                                                                     ; 2       ;
; rowCount[13]                                                                                                                                    ; 2       ;
; rowCount[12]                                                                                                                                    ; 2       ;
; rowCount[11]                                                                                                                                    ; 2       ;
; rowCount[10]                                                                                                                                    ; 2       ;
; rowCount[9]                                                                                                                                     ; 2       ;
; rowCount[8]                                                                                                                                     ; 2       ;
; rowCount[19]                                                                                                                                    ; 2       ;
; rowCount[18]                                                                                                                                    ; 2       ;
; rowCount[17]                                                                                                                                    ; 2       ;
; rowCount[16]                                                                                                                                    ; 2       ;
; rowCount[15]                                                                                                                                    ; 2       ;
; rowCount[14]                                                                                                                                    ; 2       ;
; rowCount[31]                                                                                                                                    ; 2       ;
; rowCount[30]                                                                                                                                    ; 2       ;
; rowCount[29]                                                                                                                                    ; 2       ;
; rowCount[28]                                                                                                                                    ; 2       ;
; rowCount[27]                                                                                                                                    ; 2       ;
; rowCount[26]                                                                                                                                    ; 2       ;
; rowCount[25]                                                                                                                                    ; 2       ;
; rowCount[24]                                                                                                                                    ; 2       ;
; rowCount[23]                                                                                                                                    ; 2       ;
; rowCount[22]                                                                                                                                    ; 2       ;
; rowCount[21]                                                                                                                                    ; 2       ;
; rowCount[20]                                                                                                                                    ; 2       ;
; rowCount[4]                                                                                                                                     ; 4       ;
; rowCount[1]                                                                                                                                     ; 3       ;
; prngen:\generate_coeffs:4:prngen_1|rslt_lfsr[0]                                                                                                 ; 2       ;
; prngen:\generate_coeffs:0:prngen_1|rslt_lfsr[0]                                                                                                 ; 2       ;
; prngen:\generate_coeffs:4:prngen_1|rslt_lfsr[1]                                                                                                 ; 2       ;
; prngen:\generate_coeffs:0:prngen_1|rslt_lfsr[1]                                                                                                 ; 2       ;
; prngen:\generate_coeffs:0:prngen_1|rslt_lfsr[2]                                                                                                 ; 2       ;
; prngen:\generate_coeffs:0:prngen_1|rslt_lfsr[3]                                                                                                 ; 2       ;
; prngen:\generate_coeffs:0:prngen_1|rslt_lfsr[4]                                                                                                 ; 2       ;
; prngen:\generate_coeffs:4:prngen_1|rslt_lfsr[5]                                                                                                 ; 2       ;
; prngen:\generate_coeffs:5:prngen_1|rslt_lfsr[2]                                                                                                 ; 2       ;
; prngen:\generate_coeffs:5:prngen_1|rslt_lfsr[5]                                                                                                 ; 2       ;
; prngen:\generate_coeffs:1:prngen_1|rslt_lfsr[5]                                                                                                 ; 2       ;
; prngen:\generate_coeffs:6:prngen_1|rslt_lfsr[0]                                                                                                 ; 2       ;
; prngen:\generate_coeffs:2:prngen_1|rslt_lfsr[0]                                                                                                 ; 2       ;
; prngen:\generate_coeffs:6:prngen_1|rslt_lfsr[2]                                                                                                 ; 2       ;
; prngen:\generate_coeffs:6:prngen_1|rslt_lfsr[5]                                                                                                 ; 2       ;
; prngen:\generate_coeffs:2:prngen_1|rslt_lfsr[5]                                                                                                 ; 2       ;
; prngen:\generate_coeffs:3:prngen_1|rslt_lfsr[1]                                                                                                 ; 2       ;
; prngen:\generate_coeffs:3:prngen_1|rslt_lfsr[5]                                                                                                 ; 2       ;
; fifo32x1024:\generate_mulfifos:4:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_mh6:rdptr_g1p|counter5a0 ; 10      ;
; fifo32x1024:\generate_mulfifos:5:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_mh6:rdptr_g1p|counter5a0 ; 10      ;
; fifo32x1024:\generate_mulfifos:0:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_mh6:rdptr_g1p|counter5a0 ; 10      ;
; fifo32x1024:\generate_mulfifos:2:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_mh6:rdptr_g1p|counter5a0 ; 10      ;
; fifo32x1024:\generate_mulfifos:1:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_mh6:rdptr_g1p|counter5a0 ; 10      ;
; fifo32x1024:\generate_mulfifos:3:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_mh6:rdptr_g1p|counter5a0 ; 10      ;
; fifo32x1024:\generate_mulfifos:6:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_mh6:rdptr_g1p|counter5a0 ; 10      ;
; fifo32x1024:\generate_mulfifos:4:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_ivb:wrptr_g1p|counter8a0 ; 10      ;
; gfmul:\generate_muls:0:gfmul_1|count[2]                                                                                                         ; 373     ;
; gfmul:\generate_muls:0:gfmul_1|count[0]                                                                                                         ; 16      ;
; gfmul:\generate_muls:0:gfmul_1|count[1]                                                                                                         ; 16      ;
; fifo32x1024:\generate_mulfifos:4:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_mh6:rdptr_g1p|parity6    ; 2       ;
; fifo32x1024:\generate_mulfifos:5:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_ivb:wrptr_g1p|counter8a0 ; 10      ;
; fifo32x1024:\generate_mulfifos:5:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_mh6:rdptr_g1p|parity6    ; 2       ;
; fifo32x1024:\generate_mulfifos:0:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_ivb:wrptr_g1p|counter8a0 ; 10      ;
; fifo32x1024:\generate_mulfifos:0:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_mh6:rdptr_g1p|parity6    ; 2       ;
; fifo32x1024:\generate_mulfifos:2:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_ivb:wrptr_g1p|counter8a0 ; 10      ;
; fifo32x1024:\generate_mulfifos:2:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_mh6:rdptr_g1p|parity6    ; 2       ;
; fifo32x1024:\generate_mulfifos:1:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_ivb:wrptr_g1p|counter8a0 ; 10      ;
; fifo32x1024:\generate_mulfifos:1:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_mh6:rdptr_g1p|parity6    ; 2       ;
; fifo32x1024:\generate_mulfifos:3:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_ivb:wrptr_g1p|counter8a0 ; 10      ;
; fifo32x1024:\generate_mulfifos:3:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_mh6:rdptr_g1p|parity6    ; 2       ;
; fifo32x1024:\generate_mulfifos:6:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_ivb:wrptr_g1p|counter8a0 ; 10      ;
; fifo32x1024:\generate_mulfifos:6:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_mh6:rdptr_g1p|parity6    ; 2       ;
; fifo32x1024:\generate_mulfifos:4:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_ivb:wrptr_g1p|parity9    ; 4       ;
; fifo32x1024:\generate_mulfifos:5:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_ivb:wrptr_g1p|parity9    ; 4       ;
; fifo32x1024:\generate_mulfifos:0:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_ivb:wrptr_g1p|parity9    ; 4       ;
; fifo32x1024:\generate_mulfifos:2:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_ivb:wrptr_g1p|parity9    ; 4       ;
; fifo32x1024:\generate_mulfifos:1:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_ivb:wrptr_g1p|parity9    ; 4       ;
; fifo32x1024:\generate_mulfifos:3:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_ivb:wrptr_g1p|parity9    ; 4       ;
; fifo32x1024:\generate_mulfifos:6:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_ivb:wrptr_g1p|parity9    ; 4       ;
; fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_mh6:rdptr_g1p|counter5a0                        ; 10      ;
; fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_ivb:wrptr_g1p|counter8a0                        ; 9       ;
; fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_mh6:rdptr_g1p|parity6                           ; 2       ;
; fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_ivb:wrptr_g1p|parity9                           ; 2       ;
; Total number of inverted registers = 86                                                                                                         ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------+
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |net_encoder|coeffs_out[18]~reg0                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |net_encoder|coeffs_out[31]~reg0                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |net_encoder|outPacketCount[28]                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |net_encoder|packetCount[14]                     ;
; 112:1              ; 32 bits   ; 2368 LEs      ; 2368 LEs             ; 0 LEs                  ; Yes        ; |net_encoder|pkt32bseg_o[2]~reg0                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |net_encoder|rowCount[13]                        ;
; 8:1                ; 7 bits    ; 35 LEs        ; 35 LEs               ; 0 LEs                  ; No         ; |net_encoder|gfmul:\generate_muls:4:gfmul_1|Mux0 ;
; 16:1               ; 224 bits  ; 2240 LEs      ; 2240 LEs             ; 0 LEs                  ; No         ; |net_encoder|Mux372                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+------------------------------+
; Assignment                      ; Value ; From ; To                           ;
+---------------------------------+-------+------+------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                            ;
+---------------------------------+-------+------+------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated ;
+---------------------------------------+-------+------+---------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                ;
+---------------------------------------+-------+------+---------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                 ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                 ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                 ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                 ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                           ;
+---------------------------------------+-------+------+---------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_mh6:rdptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                   ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                              ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_ivb:wrptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                   ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                              ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_0la1:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                    ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                     ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                       ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                        ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                    ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                     ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                       ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                        ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Source assignments for fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+----------------------------+
; Assignment                      ; Value ; From ; To                         ;
+---------------------------------+-------+------+----------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                          ;
+---------------------------------+-------+------+----------------------------+


+--------------------------------------------------------------------------------------------------------+
; Source assignments for fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated ;
+---------------------------------------+-------+------+-------------------------------------------------+
; Assignment                            ; Value ; From ; To                                              ;
+---------------------------------------+-------+------+-------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                               ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                               ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                               ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                               ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                         ;
+---------------------------------------+-------+------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|a_graycounter_9g6:rdptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                 ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity6                                                                                            ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|a_graycounter_5ub:wrptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                 ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter7a0                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity8                                                                                            ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|alt_synch_pipe_d9l:rs_dgwp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                  ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                   ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|alt_synch_pipe_d9l:rs_dgwp|dffpipe_uu8:dffpipe10 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                     ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                      ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|alt_synch_pipe_e9l:ws_dgrp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                  ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                   ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|alt_synch_pipe_e9l:ws_dgrp|dffpipe_vu8:dffpipe13 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                     ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                      ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for fifo32x1024:\generate_mulfifos:0:fifo32x1024_mulfifos|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-----------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo32x1024:\generate_mulfifos:0:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                       ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                        ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                        ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                        ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                        ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                  ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo32x1024:\generate_mulfifos:0:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_mh6:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                          ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                     ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo32x1024:\generate_mulfifos:0:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_ivb:wrptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                          ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                     ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo32x1024:\generate_mulfifos:0:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_0la1:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo32x1024:\generate_mulfifos:0:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                           ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                            ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo32x1024:\generate_mulfifos:0:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                              ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                               ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo32x1024:\generate_mulfifos:0:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                           ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                            ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo32x1024:\generate_mulfifos:0:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                              ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                               ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for fifo32x1024:\generate_mulfifos:1:fifo32x1024_mulfifos|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-----------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo32x1024:\generate_mulfifos:1:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                       ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                        ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                        ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                        ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                        ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                  ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo32x1024:\generate_mulfifos:1:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_mh6:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                          ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                     ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo32x1024:\generate_mulfifos:1:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_ivb:wrptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                          ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                     ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo32x1024:\generate_mulfifos:1:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_0la1:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo32x1024:\generate_mulfifos:1:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                           ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                            ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo32x1024:\generate_mulfifos:1:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                              ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                               ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo32x1024:\generate_mulfifos:1:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                           ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                            ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo32x1024:\generate_mulfifos:1:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                              ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                               ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for fifo32x1024:\generate_mulfifos:2:fifo32x1024_mulfifos|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-----------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo32x1024:\generate_mulfifos:2:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                       ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                        ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                        ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                        ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                        ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                  ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo32x1024:\generate_mulfifos:2:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_mh6:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                          ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                     ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo32x1024:\generate_mulfifos:2:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_ivb:wrptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                          ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                     ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo32x1024:\generate_mulfifos:2:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_0la1:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo32x1024:\generate_mulfifos:2:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                           ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                            ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo32x1024:\generate_mulfifos:2:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                              ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                               ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo32x1024:\generate_mulfifos:2:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                           ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                            ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo32x1024:\generate_mulfifos:2:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                              ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                               ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for fifo32x1024:\generate_mulfifos:3:fifo32x1024_mulfifos|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-----------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo32x1024:\generate_mulfifos:3:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                       ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                        ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                        ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                        ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                        ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                  ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo32x1024:\generate_mulfifos:3:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_mh6:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                          ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                     ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo32x1024:\generate_mulfifos:3:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_ivb:wrptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                          ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                     ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo32x1024:\generate_mulfifos:3:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_0la1:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo32x1024:\generate_mulfifos:3:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                           ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                            ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo32x1024:\generate_mulfifos:3:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                              ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                               ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo32x1024:\generate_mulfifos:3:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                           ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                            ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo32x1024:\generate_mulfifos:3:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                              ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                               ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for fifo32x1024:\generate_mulfifos:4:fifo32x1024_mulfifos|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-----------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo32x1024:\generate_mulfifos:4:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                       ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                        ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                        ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                        ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                        ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                  ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo32x1024:\generate_mulfifos:4:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_mh6:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                          ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                     ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo32x1024:\generate_mulfifos:4:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_ivb:wrptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                          ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                     ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo32x1024:\generate_mulfifos:4:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_0la1:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo32x1024:\generate_mulfifos:4:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                           ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                            ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo32x1024:\generate_mulfifos:4:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                              ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                               ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo32x1024:\generate_mulfifos:4:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                           ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                            ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo32x1024:\generate_mulfifos:4:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                              ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                               ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for fifo32x1024:\generate_mulfifos:5:fifo32x1024_mulfifos|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-----------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo32x1024:\generate_mulfifos:5:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                       ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                        ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                        ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                        ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                        ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                  ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo32x1024:\generate_mulfifos:5:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_mh6:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                          ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                     ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo32x1024:\generate_mulfifos:5:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_ivb:wrptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                          ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                     ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo32x1024:\generate_mulfifos:5:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_0la1:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo32x1024:\generate_mulfifos:5:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                           ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                            ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo32x1024:\generate_mulfifos:5:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                              ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                               ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo32x1024:\generate_mulfifos:5:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                           ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                            ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo32x1024:\generate_mulfifos:5:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                              ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                               ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for fifo32x1024:\generate_mulfifos:6:fifo32x1024_mulfifos|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-----------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo32x1024:\generate_mulfifos:6:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                       ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                        ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                        ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                        ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                        ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                  ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo32x1024:\generate_mulfifos:6:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_mh6:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                          ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                     ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo32x1024:\generate_mulfifos:6:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_ivb:wrptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                          ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                     ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo32x1024:\generate_mulfifos:6:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_0la1:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo32x1024:\generate_mulfifos:6:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                           ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                            ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo32x1024:\generate_mulfifos:6:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                              ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                               ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo32x1024:\generate_mulfifos:6:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                           ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                            ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo32x1024:\generate_mulfifos:6:fifo32x1024_mulfifos|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                              ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                               ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |net_encoder ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; m              ; 8     ; Signed Integer                                     ;
; h              ; 7     ; Signed Integer                                     ;
; N              ; 64    ; Signed Integer                                     ;
; seed           ; 31    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component ;
+-------------------------+-------------+-------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                        ;
+-------------------------+-------------+-------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                     ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                              ;
; LPM_WIDTH               ; 32          ; Signed Integer                                              ;
; LPM_NUMWORDS            ; 1024        ; Signed Integer                                              ;
; LPM_WIDTHU              ; 10          ; Signed Integer                                              ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                     ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                     ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                     ;
; USE_EAB                 ; ON          ; Untyped                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                     ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                     ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                     ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                     ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                              ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                              ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                     ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                     ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                     ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                     ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                     ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                     ;
; CBXI_PARAMETER          ; dcfifo_aol1 ; Untyped                                                     ;
+-------------------------+-------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component ;
+-------------------------+-------------+-----------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                      ;
+-------------------------+-------------+-----------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                   ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                            ;
; LPM_WIDTH               ; 56          ; Signed Integer                                            ;
; LPM_NUMWORDS            ; 16          ; Signed Integer                                            ;
; LPM_WIDTHU              ; 4           ; Signed Integer                                            ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                   ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                   ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                   ;
; USE_EAB                 ; ON          ; Untyped                                                   ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                   ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                   ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                   ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                   ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                            ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                            ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                   ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                   ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                   ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                   ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                   ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                   ;
; CBXI_PARAMETER          ; dcfifo_sil1 ; Untyped                                                   ;
+-------------------------+-------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: prngen:\generate_coeffs:0:prngen_1 ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; seed           ; 31    ; Signed Integer                                         ;
; m              ; 8     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: prngen:\generate_coeffs:1:prngen_1 ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; seed           ; 32    ; Signed Integer                                         ;
; m              ; 8     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: prngen:\generate_coeffs:2:prngen_1 ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; seed           ; 33    ; Signed Integer                                         ;
; m              ; 8     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: prngen:\generate_coeffs:3:prngen_1 ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; seed           ; 34    ; Signed Integer                                         ;
; m              ; 8     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: prngen:\generate_coeffs:4:prngen_1 ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; seed           ; 35    ; Signed Integer                                         ;
; m              ; 8     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: prngen:\generate_coeffs:5:prngen_1 ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; seed           ; 36    ; Signed Integer                                         ;
; m              ; 8     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: prngen:\generate_coeffs:6:prngen_1 ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; seed           ; 37    ; Signed Integer                                         ;
; m              ; 8     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gfmul:\generate_muls:0:gfmul_1 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; m              ; 8     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gfmul:\generate_muls:1:gfmul_1 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; m              ; 8     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gfmul:\generate_muls:2:gfmul_1 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; m              ; 8     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gfmul:\generate_muls:3:gfmul_1 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; m              ; 8     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gfmul:\generate_muls:4:gfmul_1 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; m              ; 8     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gfmul:\generate_muls:5:gfmul_1 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; m              ; 8     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gfmul:\generate_muls:6:gfmul_1 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; m              ; 8     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gfmul:\generate_muls:7:gfmul_1 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; m              ; 8     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gfmul:\generate_muls:8:gfmul_1 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; m              ; 8     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gfmul:\generate_muls:9:gfmul_1 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; m              ; 8     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gfmul:\generate_muls:10:gfmul_1 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; m              ; 8     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gfmul:\generate_muls:11:gfmul_1 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; m              ; 8     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gfmul:\generate_muls:12:gfmul_1 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; m              ; 8     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gfmul:\generate_muls:13:gfmul_1 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; m              ; 8     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gfmul:\generate_muls:14:gfmul_1 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; m              ; 8     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gfmul:\generate_muls:15:gfmul_1 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; m              ; 8     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gfmul:\generate_muls:16:gfmul_1 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; m              ; 8     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gfmul:\generate_muls:17:gfmul_1 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; m              ; 8     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gfmul:\generate_muls:18:gfmul_1 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; m              ; 8     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gfmul:\generate_muls:19:gfmul_1 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; m              ; 8     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gfmul:\generate_muls:20:gfmul_1 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; m              ; 8     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gfmul:\generate_muls:21:gfmul_1 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; m              ; 8     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gfmul:\generate_muls:22:gfmul_1 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; m              ; 8     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gfmul:\generate_muls:23:gfmul_1 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; m              ; 8     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gfmul:\generate_muls:24:gfmul_1 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; m              ; 8     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gfmul:\generate_muls:25:gfmul_1 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; m              ; 8     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gfmul:\generate_muls:26:gfmul_1 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; m              ; 8     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gfmul:\generate_muls:27:gfmul_1 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; m              ; 8     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo32x1024:\generate_mulfifos:0:fifo32x1024_mulfifos|dcfifo:dcfifo_component ;
+-------------------------+-------------+------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                               ;
+-------------------------+-------------+------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                            ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                       ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                     ;
; LPM_WIDTH               ; 32          ; Signed Integer                                                                     ;
; LPM_NUMWORDS            ; 1024        ; Signed Integer                                                                     ;
; LPM_WIDTHU              ; 10          ; Signed Integer                                                                     ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                            ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                            ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                            ;
; USE_EAB                 ; ON          ; Untyped                                                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                            ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                            ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                            ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                            ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                     ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                     ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                            ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                            ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                            ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                            ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                            ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                            ;
; CBXI_PARAMETER          ; dcfifo_aol1 ; Untyped                                                                            ;
+-------------------------+-------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo32x1024:\generate_mulfifos:1:fifo32x1024_mulfifos|dcfifo:dcfifo_component ;
+-------------------------+-------------+------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                               ;
+-------------------------+-------------+------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                            ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                       ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                     ;
; LPM_WIDTH               ; 32          ; Signed Integer                                                                     ;
; LPM_NUMWORDS            ; 1024        ; Signed Integer                                                                     ;
; LPM_WIDTHU              ; 10          ; Signed Integer                                                                     ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                            ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                            ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                            ;
; USE_EAB                 ; ON          ; Untyped                                                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                            ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                            ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                            ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                            ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                     ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                     ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                            ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                            ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                            ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                            ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                            ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                            ;
; CBXI_PARAMETER          ; dcfifo_aol1 ; Untyped                                                                            ;
+-------------------------+-------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo32x1024:\generate_mulfifos:2:fifo32x1024_mulfifos|dcfifo:dcfifo_component ;
+-------------------------+-------------+------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                               ;
+-------------------------+-------------+------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                            ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                       ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                     ;
; LPM_WIDTH               ; 32          ; Signed Integer                                                                     ;
; LPM_NUMWORDS            ; 1024        ; Signed Integer                                                                     ;
; LPM_WIDTHU              ; 10          ; Signed Integer                                                                     ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                            ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                            ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                            ;
; USE_EAB                 ; ON          ; Untyped                                                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                            ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                            ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                            ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                            ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                     ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                     ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                            ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                            ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                            ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                            ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                            ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                            ;
; CBXI_PARAMETER          ; dcfifo_aol1 ; Untyped                                                                            ;
+-------------------------+-------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo32x1024:\generate_mulfifos:3:fifo32x1024_mulfifos|dcfifo:dcfifo_component ;
+-------------------------+-------------+------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                               ;
+-------------------------+-------------+------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                            ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                       ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                     ;
; LPM_WIDTH               ; 32          ; Signed Integer                                                                     ;
; LPM_NUMWORDS            ; 1024        ; Signed Integer                                                                     ;
; LPM_WIDTHU              ; 10          ; Signed Integer                                                                     ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                            ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                            ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                            ;
; USE_EAB                 ; ON          ; Untyped                                                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                            ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                            ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                            ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                            ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                     ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                     ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                            ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                            ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                            ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                            ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                            ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                            ;
; CBXI_PARAMETER          ; dcfifo_aol1 ; Untyped                                                                            ;
+-------------------------+-------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo32x1024:\generate_mulfifos:4:fifo32x1024_mulfifos|dcfifo:dcfifo_component ;
+-------------------------+-------------+------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                               ;
+-------------------------+-------------+------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                            ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                       ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                     ;
; LPM_WIDTH               ; 32          ; Signed Integer                                                                     ;
; LPM_NUMWORDS            ; 1024        ; Signed Integer                                                                     ;
; LPM_WIDTHU              ; 10          ; Signed Integer                                                                     ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                            ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                            ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                            ;
; USE_EAB                 ; ON          ; Untyped                                                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                            ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                            ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                            ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                            ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                     ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                     ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                            ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                            ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                            ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                            ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                            ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                            ;
; CBXI_PARAMETER          ; dcfifo_aol1 ; Untyped                                                                            ;
+-------------------------+-------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo32x1024:\generate_mulfifos:5:fifo32x1024_mulfifos|dcfifo:dcfifo_component ;
+-------------------------+-------------+------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                               ;
+-------------------------+-------------+------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                            ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                       ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                     ;
; LPM_WIDTH               ; 32          ; Signed Integer                                                                     ;
; LPM_NUMWORDS            ; 1024        ; Signed Integer                                                                     ;
; LPM_WIDTHU              ; 10          ; Signed Integer                                                                     ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                            ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                            ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                            ;
; USE_EAB                 ; ON          ; Untyped                                                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                            ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                            ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                            ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                            ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                     ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                     ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                            ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                            ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                            ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                            ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                            ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                            ;
; CBXI_PARAMETER          ; dcfifo_aol1 ; Untyped                                                                            ;
+-------------------------+-------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo32x1024:\generate_mulfifos:6:fifo32x1024_mulfifos|dcfifo:dcfifo_component ;
+-------------------------+-------------+------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                               ;
+-------------------------+-------------+------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                            ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                       ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                     ;
; LPM_WIDTH               ; 32          ; Signed Integer                                                                     ;
; LPM_NUMWORDS            ; 1024        ; Signed Integer                                                                     ;
; LPM_WIDTHU              ; 10          ; Signed Integer                                                                     ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                            ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                            ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                            ;
; USE_EAB                 ; ON          ; Untyped                                                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                            ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                            ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                            ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                            ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                     ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                     ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                            ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                            ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                            ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                            ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                            ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                            ;
; CBXI_PARAMETER          ; dcfifo_aol1 ; Untyped                                                                            ;
+-------------------------+-------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                               ;
+----------------------------+-------------------------------------------------------------------------------+
; Name                       ; Value                                                                         ;
+----------------------------+-------------------------------------------------------------------------------+
; Number of entity instances ; 9                                                                             ;
; Entity Instance            ; fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component                        ;
;     -- FIFO Type           ; Dual Clock                                                                    ;
;     -- LPM_WIDTH           ; 32                                                                            ;
;     -- LPM_NUMWORDS        ; 1024                                                                          ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                           ;
;     -- USE_EAB             ; ON                                                                            ;
; Entity Instance            ; fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component                          ;
;     -- FIFO Type           ; Dual Clock                                                                    ;
;     -- LPM_WIDTH           ; 56                                                                            ;
;     -- LPM_NUMWORDS        ; 16                                                                            ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                           ;
;     -- USE_EAB             ; ON                                                                            ;
; Entity Instance            ; fifo32x1024:\generate_mulfifos:0:fifo32x1024_mulfifos|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                    ;
;     -- LPM_WIDTH           ; 32                                                                            ;
;     -- LPM_NUMWORDS        ; 1024                                                                          ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                           ;
;     -- USE_EAB             ; ON                                                                            ;
; Entity Instance            ; fifo32x1024:\generate_mulfifos:1:fifo32x1024_mulfifos|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                    ;
;     -- LPM_WIDTH           ; 32                                                                            ;
;     -- LPM_NUMWORDS        ; 1024                                                                          ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                           ;
;     -- USE_EAB             ; ON                                                                            ;
; Entity Instance            ; fifo32x1024:\generate_mulfifos:2:fifo32x1024_mulfifos|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                    ;
;     -- LPM_WIDTH           ; 32                                                                            ;
;     -- LPM_NUMWORDS        ; 1024                                                                          ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                           ;
;     -- USE_EAB             ; ON                                                                            ;
; Entity Instance            ; fifo32x1024:\generate_mulfifos:3:fifo32x1024_mulfifos|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                    ;
;     -- LPM_WIDTH           ; 32                                                                            ;
;     -- LPM_NUMWORDS        ; 1024                                                                          ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                           ;
;     -- USE_EAB             ; ON                                                                            ;
; Entity Instance            ; fifo32x1024:\generate_mulfifos:4:fifo32x1024_mulfifos|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                    ;
;     -- LPM_WIDTH           ; 32                                                                            ;
;     -- LPM_NUMWORDS        ; 1024                                                                          ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                           ;
;     -- USE_EAB             ; ON                                                                            ;
; Entity Instance            ; fifo32x1024:\generate_mulfifos:5:fifo32x1024_mulfifos|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                    ;
;     -- LPM_WIDTH           ; 32                                                                            ;
;     -- LPM_NUMWORDS        ; 1024                                                                          ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                           ;
;     -- USE_EAB             ; ON                                                                            ;
; Entity Instance            ; fifo32x1024:\generate_mulfifos:6:fifo32x1024_mulfifos|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                    ;
;     -- LPM_WIDTH           ; 32                                                                            ;
;     -- LPM_NUMWORDS        ; 1024                                                                          ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                           ;
;     -- USE_EAB             ; ON                                                                            ;
+----------------------------+-------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fifo56x16:fifo56x16_pseudoin"                                                       ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 5388                        ;
;     CLR               ; 76                          ;
;     CLR SCLR          ; 252                         ;
;     ENA               ; 484                         ;
;     ENA CLR           ; 3584                        ;
;     ENA SCLR          ; 365                         ;
;     ENA SLD           ; 24                          ;
;     plain             ; 603                         ;
; arriav_lcell_comb     ; 3601                        ;
;     arith             ; 196                         ;
;         1 data inputs ; 196                         ;
;     extend            ; 224                         ;
;         7 data inputs ; 224                         ;
;     normal            ; 3181                        ;
;         1 data inputs ; 77                          ;
;         2 data inputs ; 87                          ;
;         3 data inputs ; 39                          ;
;         4 data inputs ; 84                          ;
;         5 data inputs ; 363                         ;
;         6 data inputs ; 2531                        ;
; boundary_port         ; 98                          ;
; stratixv_ram_block    ; 256                         ;
;                       ;                             ;
; Max LUT depth         ; 5.10                        ;
; Average LUT depth     ; 2.82                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:10     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sun Jun 16 22:22:12 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off net_encoder -c net_encoder
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/coefs_ram/coefs_ram.vhd
    Info (12022): Found design unit 1: coefs_ram-SYN File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/coefs_ram/coefs_ram.vhd Line: 56
    Info (12023): Found entity 1: coefs_ram File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/coefs_ram/coefs_ram.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd
    Info (12022): Found design unit 1: fifo56x16-SYN File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd Line: 57
    Info (12023): Found entity 1: fifo56x16 File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo32x1024/fifo32x1024.vhd
    Info (12022): Found design unit 1: fifo32x1024-SYN File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo32x1024/fifo32x1024.vhd Line: 57
    Info (12023): Found entity 1: fifo32x1024 File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo32x1024/fifo32x1024.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/prngen/prngen.vhd
    Info (12022): Found design unit 1: prngen-rtl File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/prngen/prngen.vhd Line: 18
    Info (12023): Found entity 1: prngen File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/prngen/prngen.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfops/gfops.vhd
    Info (12022): Found design unit 1: gfops-rtl File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfops/gfops.vhd Line: 20
    Info (12023): Found entity 1: gfops File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfops/gfops.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file net_encoder.vhd
    Info (12022): Found design unit 1: net_encoder-rtl File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd Line: 22
    Info (12023): Found entity 1: net_encoder File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file net_encoderTb.vhd
    Info (12022): Found design unit 1: net_encoderTb-sim File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoderTb.vhd Line: 10
    Info (12023): Found entity 1: net_encoderTb File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoderTb.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfmul/gfmul.vhd
    Info (12022): Found design unit 1: gfmul-rtl File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfmul/gfmul.vhd Line: 19
    Info (12023): Found entity 1: gfmul File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfmul/gfmul.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfadd/gfadd.vhd
    Info (12022): Found design unit 1: gfadd-rtl File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfadd/gfadd.vhd Line: 19
    Info (12023): Found entity 1: gfadd File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfadd/gfadd.vhd Line: 5
Info (12127): Elaborating entity "net_encoder" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at net_encoder.vhd(98): used implicit default value for signal "data_pseudoin" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd Line: 98
Warning (10036): Verilog HDL or VHDL warning at net_encoder.vhd(98): object "q_pseudoin0" assigned a value but never read File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd Line: 98
Warning (10492): VHDL Process Statement warning at net_encoder.vhd(511): signal "muldone" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd Line: 511
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "sum_vectors" into its bus
Info (12128): Elaborating entity "fifo32x1024" for hierarchy "fifo32x1024:fifo32x1024_datain" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd Line: 130
Info (12128): Elaborating entity "dcfifo" for hierarchy "fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo32x1024/fifo32x1024.vhd Line: 96
Info (12130): Elaborated megafunction instantiation "fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo32x1024/fifo32x1024.vhd Line: 96
Info (12133): Instantiated megafunction "fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component" with the following parameter: File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo32x1024/fifo32x1024.vhd Line: 96
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "1024"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "10"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_aol1.tdf
    Info (12023): Found entity 1: dcfifo_aol1 File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_aol1.tdf Line: 36
Info (12128): Elaborating entity "dcfifo_aol1" for hierarchy "fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated" File: /home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_mh6.tdf
    Info (12023): Found entity 1: a_graycounter_mh6 File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/a_graycounter_mh6.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_mh6" for hierarchy "fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_mh6:rdptr_g1p" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_aol1.tdf Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_ivb.tdf
    Info (12023): Found entity 1: a_graycounter_ivb File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/a_graycounter_ivb.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_ivb" for hierarchy "fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_ivb:wrptr_g1p" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_aol1.tdf Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0la1.tdf
    Info (12023): Found entity 1: altsyncram_0la1 File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_0la1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_0la1" for hierarchy "fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_0la1:fifo_ram" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_aol1.tdf Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_qal.tdf
    Info (12023): Found entity 1: alt_synch_pipe_qal File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/alt_synch_pipe_qal.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_qal" for hierarchy "fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_aol1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_b09.tdf
    Info (12023): Found entity 1: dffpipe_b09 File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dffpipe_b09.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_b09" for hierarchy "fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/alt_synch_pipe_qal.tdf Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ral.tdf
    Info (12023): Found entity 1: alt_synch_pipe_ral File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/alt_synch_pipe_ral.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_ral" for hierarchy "fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_aol1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_c09.tdf
    Info (12023): Found entity 1: dffpipe_c09 File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dffpipe_c09.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_c09" for hierarchy "fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/alt_synch_pipe_ral.tdf Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_a06.tdf
    Info (12023): Found entity 1: cmpr_a06 File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/cmpr_a06.tdf Line: 22
Info (12128): Elaborating entity "cmpr_a06" for hierarchy "fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|cmpr_a06:rdempty_eq_comp" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_aol1.tdf Line: 59
Info (12128): Elaborating entity "fifo56x16" for hierarchy "fifo56x16:fifo56x16_pseudoin" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd Line: 141
Info (12128): Elaborating entity "dcfifo" for hierarchy "fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd Line: 96
Info (12130): Elaborated megafunction instantiation "fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd Line: 96
Info (12133): Instantiated megafunction "fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component" with the following parameter: File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd Line: 96
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "16"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "56"
    Info (12134): Parameter "lpm_widthu" = "4"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_sil1.tdf
    Info (12023): Found entity 1: dcfifo_sil1 File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf Line: 36
Info (12128): Elaborating entity "dcfifo_sil1" for hierarchy "fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated" File: /home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_9g6.tdf
    Info (12023): Found entity 1: a_graycounter_9g6 File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/a_graycounter_9g6.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_9g6" for hierarchy "fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|a_graycounter_9g6:rdptr_g1p" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_5ub.tdf
    Info (12023): Found entity 1: a_graycounter_5ub File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/a_graycounter_5ub.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_5ub" for hierarchy "fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|a_graycounter_5ub:wrptr_g1p" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_iia1.tdf
    Info (12023): Found entity 1: altsyncram_iia1 File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_iia1" for hierarchy "fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_d9l.tdf
    Info (12023): Found entity 1: alt_synch_pipe_d9l File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/alt_synch_pipe_d9l.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_d9l" for hierarchy "fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|alt_synch_pipe_d9l:rs_dgwp" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_uu8.tdf
    Info (12023): Found entity 1: dffpipe_uu8 File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dffpipe_uu8.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_uu8" for hierarchy "fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|alt_synch_pipe_d9l:rs_dgwp|dffpipe_uu8:dffpipe10" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/alt_synch_pipe_d9l.tdf Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_e9l.tdf
    Info (12023): Found entity 1: alt_synch_pipe_e9l File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/alt_synch_pipe_e9l.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_e9l" for hierarchy "fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|alt_synch_pipe_e9l:ws_dgrp" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_vu8.tdf
    Info (12023): Found entity 1: dffpipe_vu8 File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dffpipe_vu8.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_vu8" for hierarchy "fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|alt_synch_pipe_e9l:ws_dgrp|dffpipe_vu8:dffpipe13" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/alt_synch_pipe_e9l.tdf Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_tu5.tdf
    Info (12023): Found entity 1: cmpr_tu5 File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/cmpr_tu5.tdf Line: 22
Info (12128): Elaborating entity "cmpr_tu5" for hierarchy "fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|cmpr_tu5:rdempty_eq_comp" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf Line: 59
Info (12128): Elaborating entity "prngen" for hierarchy "prngen:\generate_coeffs:0:prngen_1" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd Line: 153
Info (12128): Elaborating entity "prngen" for hierarchy "prngen:\generate_coeffs:1:prngen_1" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd Line: 153
Info (12128): Elaborating entity "prngen" for hierarchy "prngen:\generate_coeffs:2:prngen_1" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd Line: 153
Info (12128): Elaborating entity "prngen" for hierarchy "prngen:\generate_coeffs:3:prngen_1" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd Line: 153
Info (12128): Elaborating entity "prngen" for hierarchy "prngen:\generate_coeffs:4:prngen_1" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd Line: 153
Info (12128): Elaborating entity "prngen" for hierarchy "prngen:\generate_coeffs:5:prngen_1" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd Line: 153
Info (12128): Elaborating entity "prngen" for hierarchy "prngen:\generate_coeffs:6:prngen_1" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd Line: 153
Info (12128): Elaborating entity "gfmul" for hierarchy "gfmul:\generate_muls:0:gfmul_1" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd Line: 161
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|q_b[0]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf Line: 40
        Warning (14320): Synthesized away node "fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|q_b[1]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf Line: 72
        Warning (14320): Synthesized away node "fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|q_b[2]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf Line: 104
        Warning (14320): Synthesized away node "fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|q_b[3]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf Line: 136
        Warning (14320): Synthesized away node "fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|q_b[4]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf Line: 168
        Warning (14320): Synthesized away node "fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|q_b[5]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf Line: 200
        Warning (14320): Synthesized away node "fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|q_b[6]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf Line: 232
        Warning (14320): Synthesized away node "fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|q_b[7]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf Line: 264
        Warning (14320): Synthesized away node "fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|q_b[8]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf Line: 296
        Warning (14320): Synthesized away node "fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|q_b[9]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf Line: 328
        Warning (14320): Synthesized away node "fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|q_b[10]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf Line: 360
        Warning (14320): Synthesized away node "fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|q_b[11]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf Line: 392
        Warning (14320): Synthesized away node "fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|q_b[12]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf Line: 424
        Warning (14320): Synthesized away node "fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|q_b[13]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf Line: 456
        Warning (14320): Synthesized away node "fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|q_b[14]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf Line: 488
        Warning (14320): Synthesized away node "fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|q_b[15]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf Line: 520
        Warning (14320): Synthesized away node "fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|q_b[16]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf Line: 552
        Warning (14320): Synthesized away node "fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|q_b[17]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf Line: 584
        Warning (14320): Synthesized away node "fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|q_b[18]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf Line: 616
        Warning (14320): Synthesized away node "fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|q_b[19]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf Line: 648
        Warning (14320): Synthesized away node "fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|q_b[20]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf Line: 680
        Warning (14320): Synthesized away node "fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|q_b[21]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf Line: 712
        Warning (14320): Synthesized away node "fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|q_b[22]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf Line: 744
        Warning (14320): Synthesized away node "fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|q_b[23]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf Line: 776
        Warning (14320): Synthesized away node "fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|q_b[24]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf Line: 808
        Warning (14320): Synthesized away node "fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|q_b[25]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf Line: 840
        Warning (14320): Synthesized away node "fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|q_b[26]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf Line: 872
        Warning (14320): Synthesized away node "fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|q_b[27]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf Line: 904
        Warning (14320): Synthesized away node "fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|q_b[28]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf Line: 936
        Warning (14320): Synthesized away node "fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|q_b[29]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf Line: 968
        Warning (14320): Synthesized away node "fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|q_b[30]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf Line: 1000
        Warning (14320): Synthesized away node "fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|q_b[31]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf Line: 1032
        Warning (14320): Synthesized away node "fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|q_b[32]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf Line: 1064
        Warning (14320): Synthesized away node "fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|q_b[33]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf Line: 1096
        Warning (14320): Synthesized away node "fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|q_b[34]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf Line: 1128
        Warning (14320): Synthesized away node "fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|q_b[35]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf Line: 1160
        Warning (14320): Synthesized away node "fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|q_b[36]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf Line: 1192
        Warning (14320): Synthesized away node "fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|q_b[37]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf Line: 1224
        Warning (14320): Synthesized away node "fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|q_b[38]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf Line: 1256
        Warning (14320): Synthesized away node "fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|q_b[39]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf Line: 1288
        Warning (14320): Synthesized away node "fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|q_b[40]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf Line: 1320
        Warning (14320): Synthesized away node "fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|q_b[41]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf Line: 1352
        Warning (14320): Synthesized away node "fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|q_b[42]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf Line: 1384
        Warning (14320): Synthesized away node "fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|q_b[43]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf Line: 1416
        Warning (14320): Synthesized away node "fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|q_b[44]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf Line: 1448
        Warning (14320): Synthesized away node "fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|q_b[45]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf Line: 1480
        Warning (14320): Synthesized away node "fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|q_b[46]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf Line: 1512
        Warning (14320): Synthesized away node "fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|q_b[47]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf Line: 1544
        Warning (14320): Synthesized away node "fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|q_b[48]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf Line: 1576
        Warning (14320): Synthesized away node "fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|q_b[49]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf Line: 1608
        Warning (14320): Synthesized away node "fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|q_b[50]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf Line: 1640
        Warning (14320): Synthesized away node "fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|q_b[51]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf Line: 1672
        Warning (14320): Synthesized away node "fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|q_b[52]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf Line: 1704
        Warning (14320): Synthesized away node "fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|q_b[53]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf Line: 1736
        Warning (14320): Synthesized away node "fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|q_b[54]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf Line: 1768
        Warning (14320): Synthesized away node "fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|q_b[55]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf Line: 1800
Info (286030): Timing-Driven Synthesis is running
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register gfmul:\generate_muls:0:gfmul_1|count[2] will power up to High File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfmul/gfmul.vhd Line: 27
    Critical Warning (18010): Register gfmul:\generate_muls:0:gfmul_1|count[1] will power up to High File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfmul/gfmul.vhd Line: 27
    Critical Warning (18010): Register gfmul:\generate_muls:0:gfmul_1|count[31] will power up to Low File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfmul/gfmul.vhd Line: 27
Info (17049): 77 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 8319 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 34 input pins
    Info (21059): Implemented 64 output pins
    Info (21061): Implemented 7965 logic cells
    Info (21064): Implemented 256 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 65 warnings
    Info: Peak virtual memory: 1128 megabytes
    Info: Processing ended: Sun Jun 16 22:22:44 2019
    Info: Elapsed time: 00:00:32
    Info: Total CPU time (on all processors): 00:00:50


