// Seed: 2747115817
module module_0 (
    input uwire id_0,
    output supply0 id_1,
    input wor id_2,
    output wand id_3,
    input tri id_4,
    input wire id_5,
    input wand id_6,
    input uwire id_7,
    output tri1 id_8,
    output wor id_9,
    output wire id_10,
    output supply1 id_11,
    input tri id_12,
    input wand id_13,
    output supply0 id_14
);
  wire id_16;
  wire id_17, id_18, id_19, id_20;
  assign id_10 = 1;
endmodule
module module_1 (
    output tri0 id_0,
    output tri1 id_1,
    output tri1 id_2,
    output supply0 id_3,
    output uwire id_4,
    input supply1 id_5,
    output wor id_6,
    input uwire id_7,
    output wor id_8,
    input wire id_9,
    input tri0 id_10,
    output tri1 id_11
);
  wire id_13;
  wire id_14;
  module_0(
      id_7, id_4, id_5, id_11, id_5, id_9, id_10, id_5, id_4, id_2, id_0, id_3, id_9, id_9, id_11
  );
endmodule
