v 20130925 2
C 15700 27500 0 0 0 EMBEDDEDtitle-bordered-C.sym
[
L 35700 44500 35700 44300 15 0 0 0 -1 -1
L 33700 44500 33700 44300 15 0 0 0 -1 -1
L 31700 44500 31700 44300 15 0 0 0 -1 -1
L 29700 44500 29700 44300 15 0 0 0 -1 -1
L 27700 44500 27700 44300 15 0 0 0 -1 -1
L 25700 44500 25700 44300 15 0 0 0 -1 -1
L 23700 44500 23700 44300 15 0 0 0 -1 -1
L 21700 44500 21700 44300 15 0 0 0 -1 -1
L 19700 44500 19700 44300 15 0 0 0 -1 -1
L 17700 44500 17700 44300 15 0 0 0 -1 -1
L 33700 27700 33700 27500 15 0 0 0 -1 -1
L 35700 27700 35700 27500 15 0 0 0 -1 -1
L 37700 29500 37500 29500 15 0 0 0 -1 -1
L 37700 31500 37500 31500 15 0 0 0 -1 -1
L 37700 33500 37500 33500 15 0 0 0 -1 -1
L 37700 35500 37500 35500 15 0 0 0 -1 -1
L 37700 37500 37500 37500 15 0 0 0 -1 -1
L 37700 39500 37500 39500 15 0 0 0 -1 -1
L 37700 41500 37500 41500 15 0 0 0 -1 -1
L 37700 43500 37500 43500 15 0 0 0 -1 -1
L 15900 43500 15700 43500 15 0 0 0 -1 -1
L 15900 41500 15700 41500 15 0 0 0 -1 -1
L 15900 39500 15700 39500 15 0 0 0 -1 -1
B 15900 27700 21600 16600 15 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 31700 27700 31700 27500 15 0 0 0 -1 -1
L 29700 27700 29700 27500 15 0 0 0 -1 -1
L 27700 27700 27700 27500 15 0 0 0 -1 -1
L 25700 27700 25700 27500 15 0 0 0 -1 -1
L 23700 27700 23700 27500 15 0 0 0 -1 -1
L 21700 27700 21700 27500 15 0 0 0 -1 -1
L 19700 27700 19700 27500 15 0 0 0 -1 -1
L 17700 27700 17700 27500 15 0 0 0 -1 -1
L 15900 29500 15700 29500 15 0 0 0 -1 -1
L 15900 31500 15700 31500 15 0 0 0 -1 -1
L 15900 33500 15700 33500 15 0 0 0 -1 -1
L 15900 35500 15700 35500 15 0 0 0 -1 -1
L 15900 37500 15700 37500 15 0 0 0 -1 -1
L 29900 28300 37500 28300 15 0 0 0 -1 -1
B 29900 27700 7600 1400 15 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 33400 28300 33400 27700 15 0 0 0 -1 -1
B 15700 27500 22000 17000 15 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 36700 44400 15 8 1 0 0 4 1
11
T 34700 44400 15 8 1 0 0 4 1
10
T 32700 44400 15 8 1 0 0 4 1
9
T 30700 44400 15 8 1 0 0 4 1
8
T 28700 44400 15 8 1 0 0 4 1
7
T 26700 44400 15 8 1 0 0 4 1
6
T 24700 44400 15 8 1 0 0 4 1
5
T 22700 44400 15 8 1 0 0 4 1
4
T 20700 44400 15 8 1 0 0 4 1
3
T 18700 44400 15 8 1 0 0 4 1
2
T 16700 44400 15 8 1 0 0 4 1
1
T 32700 27600 15 8 1 0 0 4 1
9
T 34700 27600 15 8 1 0 0 4 1
10
T 36700 27600 15 8 1 0 0 4 1
11
T 37600 28500 15 8 1 0 0 4 1
A
T 37600 30500 15 8 1 0 0 4 1
B
T 37600 32500 15 8 1 0 0 4 1
C
T 37600 34500 15 8 1 0 0 4 1
D
T 37600 36500 15 8 1 0 0 4 1
E
T 37600 38500 15 8 1 0 0 4 1
F
T 37600 40500 15 8 1 0 0 4 1
G
T 37600 42500 15 8 1 0 0 4 1
H
T 37600 44000 15 8 1 0 0 4 1
I
T 15800 44000 15 8 1 0 0 4 1
I
T 15800 42500 15 8 1 0 0 4 1
H
T 15800 40500 15 8 1 0 0 4 1
G
T 15800 38500 15 8 1 0 0 4 1
F
T 30700 27600 15 8 1 0 0 4 1
8
T 28700 27600 15 8 1 0 0 4 1
7
T 26700 27600 15 8 1 0 0 4 1
6
T 24700 27600 15 8 1 0 0 4 1
5
T 22700 27600 15 8 1 0 0 4 1
4
T 20700 27600 15 8 1 0 0 4 1
3
T 18700 27600 15 8 1 0 0 4 1
2
T 16700 27600 15 8 1 0 0 4 1
1
T 15800 28500 15 8 1 0 0 4 1
A
T 15800 30500 15 8 1 0 0 4 1
B
T 15800 32500 15 8 1 0 0 4 1
C
T 15800 34500 15 8 1 0 0 4 1
D
T 15800 36500 15 8 1 0 0 4 1
E
T 30000 28400 15 8 1 0 0 0 1
TITLE
T 31700 27800 15 8 1 0 0 0 1
OF
T 30000 27800 15 8 1 0 0 0 1
PAGE
T 33500 27800 15 8 1 0 0 0 1
DRAWN BY: 
T 33500 28100 15 8 1 0 0 0 1
REVISION:
T 30000 28100 15 8 1 0 0 0 1
FILE:
T 30100 29000 5 10 0 0 0 0 1
graphical=1
]
{
T 34500 27800 5 10 1 1 0 0 1
author=Eric Brombaugh/Tom King
T 30600 28100 5 10 1 1 0 0 1
file=bcc_hfsdr_pg3.sch
}
C 20400 30600 1 0 0 EMBEDDED3.3V-plus-1.sym
[
P 20600 30600 20600 30800 1 0 0
{
T 20650 30650 5 6 0 1 0 0 1
pinnumber=1
T 20650 30650 5 6 0 0 0 0 1
pinseq=1
T 20650 30650 5 6 0 1 0 0 1
pinlabel=1
T 20650 30650 5 6 0 1 0 0 1
pintype=pwr
}
L 20450 30800 20750 30800 3 0 0 0 -1 -1
T 20475 30850 9 8 1 0 0 0 1
+3.3V
T 20700 30600 8 8 0 0 0 0 1
net=+3.3V:1
]
C 17000 29400 1 270 0 EMBEDDEDcapacitor-2.sym
[
P 17200 29400 17200 29200 1 0 0
{
T 17250 29250 5 8 1 1 270 6 1
pinnumber=1
T 17150 29200 5 8 0 1 270 8 1
pinseq=1
T 17200 29150 9 8 0 1 270 0 1
pinlabel=+
T 17200 29150 5 8 0 1 270 2 1
pintype=pas
}
P 17200 28500 17200 28700 1 0 0
{
T 17250 28650 5 8 1 1 270 0 1
pinnumber=2
T 17150 28700 5 8 0 1 270 2 1
pinseq=2
T 17200 28750 9 8 0 1 270 6 1
pinlabel=-
T 17200 28750 5 8 0 1 270 8 1
pintype=pas
}
L 17400 29000 17000 29000 3 0 0 0 -1 -1
L 17200 28700 17200 28900 3 0 0 0 -1 -1
L 17200 29000 17200 29200 3 0 0 0 -1 -1
A 17200 28200 700 75 30 3 0 0 0 -1 -1
L 17400 29111 17300 29111 3 0 0 0 -1 -1
L 17349 29060 17349 29160 3 0 0 0 -1 -1
T 17700 29200 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 17500 29200 8 10 0 1 270 0 1
refdes=C?
T 18300 29200 5 10 0 0 270 0 1
description=polarized capacitor
T 18100 29200 5 10 0 0 270 0 1
numslots=0
T 17900 29200 5 10 0 0 270 0 1
symversion=0.1
]
{
T 17700 29200 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 17900 29200 5 10 0 0 270 0 1
symversion=0.1
T 17000 29400 5 10 0 0 0 0 1
footprint=1206_pol
T 16400 29100 5 10 1 1 0 0 1
refdes=C301
T 16100 28900 5 10 1 1 0 0 1
value=10uF 10V
}
C 17000 32900 1 0 0 EMBEDDED5V-plus-1.sym
[
P 17200 32900 17200 33100 1 0 0
{
T 17250 32950 5 6 0 1 0 0 1
pinnumber=1
T 17250 32950 5 6 0 0 0 0 1
pinseq=1
T 17250 32950 5 6 0 1 0 0 1
pinlabel=1
T 17250 32950 5 6 0 1 0 0 1
pintype=pwr
}
L 17050 33100 17350 33100 3 0 0 0 -1 -1
T 17075 33150 9 8 1 0 0 0 1
+5V
T 17300 32900 8 8 0 0 0 0 1
net=+5V:1
]
C 17100 28200 1 0 0 EMBEDDEDgnd-1.sym
[
P 17200 28300 17200 28500 1 0 1
{
T 17258 28361 5 4 0 1 0 0 1
pinnumber=1
T 17258 28361 5 4 0 0 0 0 1
pinseq=1
T 17258 28361 5 4 0 1 0 0 1
pinlabel=1
T 17258 28361 5 4 0 1 0 0 1
pintype=pwr
}
L 17100 28300 17300 28300 3 0 0 0 -1 -1
L 17155 28250 17245 28250 3 0 0 0 -1 -1
L 17180 28210 17220 28210 3 0 0 0 -1 -1
T 17400 28250 8 10 0 0 0 0 1
net=GND:1
]
N 17200 29400 17200 32900 4
N 17200 28500 20600 28500 4
N 18500 30200 17200 30200 4
N 20600 29400 20600 30600 4
N 19300 28500 19300 29600 4
N 20100 30200 20600 30200 4
N 18500 32400 17200 32400 4
N 17200 32400 17200 30200 4
C 20400 32400 1 270 0 EMBEDDEDcapacitor-2.sym
[
P 20600 32400 20600 32200 1 0 0
{
T 20650 32250 5 8 1 1 270 6 1
pinnumber=1
T 20550 32200 5 8 0 1 270 8 1
pinseq=1
T 20600 32150 9 8 0 1 270 0 1
pinlabel=+
T 20600 32150 5 8 0 1 270 2 1
pintype=pas
}
P 20600 31500 20600 31700 1 0 0
{
T 20650 31650 5 8 1 1 270 0 1
pinnumber=2
T 20550 31700 5 8 0 1 270 2 1
pinseq=2
T 20600 31750 9 8 0 1 270 6 1
pinlabel=-
T 20600 31750 5 8 0 1 270 8 1
pintype=pas
}
L 20800 32000 20400 32000 3 0 0 0 -1 -1
L 20600 31700 20600 31900 3 0 0 0 -1 -1
L 20600 32000 20600 32200 3 0 0 0 -1 -1
A 20600 31200 700 75 30 3 0 0 0 -1 -1
L 20800 32111 20700 32111 3 0 0 0 -1 -1
L 20749 32060 20749 32160 3 0 0 0 -1 -1
T 21100 32200 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 20900 32200 8 10 0 1 270 0 1
refdes=C?
T 21700 32200 5 10 0 0 270 0 1
description=polarized capacitor
T 21500 32200 5 10 0 0 270 0 1
numslots=0
T 21300 32200 5 10 0 0 270 0 1
symversion=0.1
]
{
T 21100 32200 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 20400 32400 5 10 0 0 0 0 1
footprint=1206_pol
T 20900 32000 5 10 1 1 0 0 1
refdes=C303
T 20900 31800 5 10 1 1 0 0 1
value=10uF 10V
}
C 19200 31200 1 0 0 EMBEDDEDgnd-1.sym
[
P 19300 31300 19300 31500 1 0 1
{
T 19358 31361 5 4 0 1 0 0 1
pinnumber=1
T 19358 31361 5 4 0 0 0 0 1
pinseq=1
T 19358 31361 5 4 0 1 0 0 1
pinlabel=1
T 19358 31361 5 4 0 1 0 0 1
pintype=pwr
}
L 19200 31300 19400 31300 3 0 0 0 -1 -1
L 19255 31250 19345 31250 3 0 0 0 -1 -1
L 19280 31210 19320 31210 3 0 0 0 -1 -1
T 19500 31250 8 10 0 0 0 0 1
net=GND:1
]
N 19300 31800 19300 31500 4
N 20600 31500 19300 31500 4
C 22400 32300 1 0 1 EMBEDDEDinput-1.sym
[
P 21800 32400 21600 32400 1 0 1
{
T 21950 32350 5 6 0 1 0 6 1
pinnumber=1
T 21950 32350 5 6 0 0 0 6 1
pinseq=1
}
L 22400 32500 22400 32300 3 0 0 0 -1 -1
L 22400 32500 21900 32500 3 0 0 0 -1 -1
L 21900 32500 21800 32400 3 0 0 0 -1 -1
L 21800 32400 21900 32300 3 0 0 0 -1 -1
L 21900 32300 22400 32300 3 0 0 0 -1 -1
T 22400 32600 5 10 0 0 0 6 1
device=INPUT
]
{
T 22400 32600 5 10 0 0 0 6 1
device=INPUT
T 22400 32300 5 10 0 0 90 2 1
net=VCCINT:1
T 21900 32700 5 10 1 1 180 6 1
value=Vdda
}
N 20100 32400 21600 32400 4
C 18500 31800 1 0 0 EMBEDDEDlm1117-1.sym
[
B 18800 32100 1000 600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 18800 32400 18500 32400 1 0 1
{
T 18600 32450 5 8 1 1 0 0 1
pinnumber=3
T 18600 32450 5 8 0 0 0 0 1
pinseq=3
T 18800 32400 5 10 1 1 0 0 1
value=IN
}
P 19300 31800 19300 32100 1 0 0
{
T 19200 31900 5 8 1 1 0 0 1
pinnumber=1
T 19200 31900 5 8 0 0 0 0 1
pinseq=1
T 19100 32200 5 10 1 1 0 0 1
value=GND
}
P 19800 32400 20100 32400 1 0 1
{
T 19930 32450 5 8 1 1 0 0 1
pinnumber=2
T 19930 32450 5 8 0 0 0 0 1
pinseq=2
T 19400 32400 5 10 1 1 0 0 1
value=OUT
}
T 20100 33100 5 10 0 0 0 0 1
device=1117
T 19900 32800 8 10 0 1 0 6 1
refdes=U?
T 20100 32900 5 10 0 0 0 0 1
pins=3
T 18495 31795 8 10 0 1 0 0 1
footprint=TO220
]
{
T 18495 31795 5 10 0 1 0 0 1
footprint=SOT223
T 19400 32800 5 10 1 1 0 0 1
device=ZLDO1117
T 19200 32800 5 10 1 1 0 6 1
refdes=U303
T 20300 32800 5 10 1 1 0 0 1
value=3.3V Analog
}
C 18500 29600 1 0 0 EMBEDDEDlm1117-1.sym
[
B 18800 29900 1000 600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 18800 30200 18500 30200 1 0 1
{
T 18600 30250 5 8 1 1 0 0 1
pinnumber=3
T 18600 30250 5 8 0 0 0 0 1
pinseq=3
T 18800 30200 5 10 1 1 0 0 1
value=IN
}
P 19300 29600 19300 29900 1 0 0
{
T 19200 29700 5 8 1 1 0 0 1
pinnumber=1
T 19200 29700 5 8 0 0 0 0 1
pinseq=1
T 19100 30000 5 10 1 1 0 0 1
value=GND
}
P 19800 30200 20100 30200 1 0 1
{
T 19930 30250 5 8 1 1 0 0 1
pinnumber=2
T 19930 30250 5 8 0 0 0 0 1
pinseq=2
T 19400 30200 5 10 1 1 0 0 1
value=OUT
}
T 20100 30900 5 10 0 0 0 0 1
device=1117
T 19900 30600 8 10 0 1 0 6 1
refdes=U?
T 20100 30700 5 10 0 0 0 0 1
pins=3
T 18495 29595 8 10 0 1 0 0 1
footprint=TO220
]
{
T 18495 29595 5 10 0 1 0 0 1
footprint=SOT223
T 19300 30600 5 10 1 1 0 0 1
device=LM1117
T 19200 30600 5 10 1 1 0 6 1
refdes=U301
T 20000 30600 5 10 1 1 0 0 1
value=3.3V
}
C 29400 41900 1 0 0 EMBEDDED5V-plus-1.sym
[
L 29450 42100 29750 42100 3 0 0 0 -1 -1
P 29600 41900 29600 42100 1 0 0
{
T 29650 41950 5 6 0 1 0 0 1
pinnumber=1
T 29650 41950 5 6 0 0 0 0 1
pinseq=1
T 29650 41950 5 6 0 1 0 0 1
pinlabel=1
T 29650 41950 5 6 0 1 0 0 1
pintype=pwr
}
T 29700 41900 8 8 0 0 0 0 1
net=+5V:1
T 29475 42150 9 8 1 0 0 0 1
+5V
]
C 33300 31300 1 0 0 EMBEDDEDoutput-1.sym
[
P 33300 31400 33500 31400 1 0 0
{
T 33550 31350 5 6 0 1 0 0 1
pinnumber=1
T 33550 31350 5 6 0 0 0 0 1
pinseq=1
}
L 33500 31500 33500 31300 3 0 0 0 -1 -1
L 33500 31500 34000 31500 3 0 0 0 -1 -1
L 34000 31500 34100 31400 3 0 0 0 -1 -1
L 34100 31400 34000 31300 3 0 0 0 -1 -1
L 34000 31300 33500 31300 3 0 0 0 -1 -1
T 33400 31600 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 33400 31600 5 10 0 0 0 0 1
device=OUTPUT
T 33300 31300 5 10 0 1 180 0 1
net=I2C2_SCL:1
T 34200 31300 5 10 1 1 0 0 1
value=I2C2_SCL
}
C 33300 31700 1 0 0 EMBEDDEDoutput-1.sym
[
P 33300 31800 33500 31800 1 0 0
{
T 33550 31750 5 6 0 1 0 0 1
pinnumber=1
T 33550 31750 5 6 0 0 0 0 1
pinseq=1
}
L 33500 31900 33500 31700 3 0 0 0 -1 -1
L 33500 31900 34000 31900 3 0 0 0 -1 -1
L 34000 31900 34100 31800 3 0 0 0 -1 -1
L 34100 31800 34000 31700 3 0 0 0 -1 -1
L 34000 31700 33500 31700 3 0 0 0 -1 -1
T 33400 32000 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 33400 32000 5 10 0 0 0 0 1
device=OUTPUT
T 33300 31700 5 10 0 1 180 0 1
net=I2C2_SDA:1
T 34200 31700 5 10 1 1 0 0 1
value=I2C2_SDA
}
C 20900 43300 1 180 0 EMBEDDEDheader46-1.sym
[
P 19800 43100 19500 43100 1 0 1
{
T 19650 43050 5 8 1 1 180 0 1
pinnumber=1
T 19650 43050 5 8 0 0 180 0 1
pinseq=1
T 19650 43050 5 8 0 1 180 0 1
pinlabel=1
T 19650 43050 5 8 0 1 180 0 1
pintype=pas
}
P 20900 43100 20600 43100 1 0 0
{
T 20700 43050 5 8 1 1 180 6 1
pinnumber=2
T 20700 43050 5 8 0 0 180 6 1
pinseq=2
T 20700 43050 5 8 0 1 180 6 1
pinlabel=2
T 20700 43050 5 8 0 1 180 6 1
pintype=pas
}
P 19800 42700 19500 42700 1 0 1
{
T 19650 42650 5 8 1 1 180 0 1
pinnumber=3
T 19650 42650 5 8 0 0 180 0 1
pinseq=3
T 19650 42650 5 8 0 1 180 0 1
pinlabel=3
T 19650 42650 5 8 0 1 180 0 1
pintype=pas
}
P 20900 42700 20600 42700 1 0 0
{
T 20700 42650 5 8 1 1 180 6 1
pinnumber=4
T 20700 42650 5 8 0 0 180 6 1
pinseq=4
T 20700 42650 5 8 0 1 180 6 1
pinlabel=4
T 20700 42650 5 8 0 1 180 6 1
pintype=pas
}
P 19800 42300 19500 42300 1 0 1
{
T 19650 42250 5 8 1 1 180 0 1
pinnumber=5
T 19650 42250 5 8 0 0 180 0 1
pinseq=5
T 19650 42250 5 8 0 1 180 0 1
pinlabel=5
T 19650 42250 5 8 0 1 180 0 1
pintype=pas
}
P 20900 42300 20600 42300 1 0 0
{
T 20700 42250 5 8 1 1 180 6 1
pinnumber=6
T 20700 42250 5 8 0 0 180 6 1
pinseq=6
T 20700 42250 5 8 0 1 180 6 1
pinlabel=6
T 20700 42250 5 8 0 1 180 6 1
pintype=pas
}
P 19800 41900 19500 41900 1 0 1
{
T 19650 41850 5 8 1 1 180 0 1
pinnumber=7
T 19650 41850 5 8 0 0 180 0 1
pinseq=7
T 19650 41850 5 8 0 1 180 0 1
pinlabel=7
T 19650 41850 5 8 0 1 180 0 1
pintype=pas
}
P 20900 41900 20600 41900 1 0 0
{
T 20700 41850 5 8 1 1 180 6 1
pinnumber=8
T 20700 41850 5 8 0 0 180 6 1
pinseq=8
T 20700 41850 5 8 0 1 180 6 1
pinlabel=8
T 20700 41850 5 8 0 1 180 6 1
pintype=pas
}
P 19800 41500 19500 41500 1 0 1
{
T 19650 41450 5 8 1 1 180 0 1
pinnumber=9
T 19650 41450 5 8 0 0 180 0 1
pinseq=9
T 19650 41450 5 8 0 1 180 0 1
pinlabel=9
T 19650 41450 5 8 0 1 180 0 1
pintype=pas
}
P 20900 41500 20600 41500 1 0 0
{
T 20700 41450 5 8 1 1 180 6 1
pinnumber=10
T 20700 41450 5 8 0 0 180 6 1
pinseq=10
T 20700 41450 5 8 0 1 180 6 1
pinlabel=10
T 20700 41450 5 8 0 1 180 6 1
pintype=pas
}
P 19800 41100 19500 41100 1 0 1
{
T 19650 41050 5 8 1 1 180 0 1
pinnumber=11
T 19650 41050 5 8 0 0 180 0 1
pinseq=11
T 19650 41050 5 8 0 1 180 0 1
pinlabel=11
T 19650 41050 5 8 0 1 180 0 1
pintype=pas
}
P 20900 41100 20600 41100 1 0 0
{
T 20700 41050 5 8 1 1 180 6 1
pinnumber=12
T 20700 41050 5 8 0 0 180 6 1
pinseq=12
T 20700 41050 5 8 0 1 180 6 1
pinlabel=12
T 20700 41050 5 8 0 1 180 6 1
pintype=pas
}
P 19800 40700 19500 40700 1 0 1
{
T 19650 40650 5 8 1 1 180 0 1
pinnumber=13
T 19650 40650 5 8 0 0 180 0 1
pinseq=13
T 19650 40650 5 8 0 1 180 0 1
pinlabel=13
T 19650 40650 5 8 0 1 180 0 1
pintype=pas
}
P 20900 40700 20600 40700 1 0 0
{
T 20700 40650 5 8 1 1 180 6 1
pinnumber=14
T 20700 40650 5 8 0 0 180 6 1
pinseq=14
T 20700 40650 5 8 0 1 180 6 1
pinlabel=14
T 20700 40650 5 8 0 1 180 6 1
pintype=pas
}
P 19800 40300 19500 40300 1 0 1
{
T 19650 40250 5 8 1 1 180 0 1
pinnumber=15
T 19650 40250 5 8 0 0 180 0 1
pinseq=15
T 19650 40250 5 8 0 1 180 0 1
pinlabel=15
T 19650 40250 5 8 0 1 180 0 1
pintype=pas
}
P 20900 40300 20600 40300 1 0 0
{
T 20700 40250 5 8 1 1 180 6 1
pinnumber=16
T 20700 40250 5 8 0 0 180 6 1
pinseq=16
T 20700 40250 5 8 0 1 180 6 1
pinlabel=16
T 20700 40250 5 8 0 1 180 6 1
pintype=pas
}
P 19800 39900 19500 39900 1 0 1
{
T 19650 39850 5 8 1 1 180 0 1
pinnumber=17
T 19650 39850 5 8 0 0 180 0 1
pinseq=17
T 19650 39850 5 8 0 1 180 0 1
pinlabel=17
T 19650 39850 5 8 0 1 180 0 1
pintype=pas
}
P 20900 39900 20600 39900 1 0 0
{
T 20700 39850 5 8 1 1 180 6 1
pinnumber=18
T 20700 39850 5 8 0 0 180 6 1
pinseq=18
T 20700 39850 5 8 0 1 180 6 1
pinlabel=18
T 20700 39850 5 8 0 1 180 6 1
pintype=pas
}
P 19800 39500 19500 39500 1 0 1
{
T 19650 39450 5 8 1 1 180 0 1
pinnumber=19
T 19650 39450 5 8 0 0 180 0 1
pinseq=19
T 19650 39450 5 8 0 1 180 0 1
pinlabel=19
T 19650 39450 5 8 0 1 180 0 1
pintype=pas
}
P 20900 39500 20600 39500 1 0 0
{
T 20700 39450 5 8 1 1 180 6 1
pinnumber=20
T 20700 39450 5 8 0 0 180 6 1
pinseq=20
T 20700 39450 5 8 0 1 180 6 1
pinlabel=20
T 20700 39450 5 8 0 1 180 6 1
pintype=pas
}
P 19800 39100 19500 39100 1 0 1
{
T 19650 39050 5 8 1 1 180 0 1
pinnumber=21
T 19650 39050 5 8 0 0 180 0 1
pinseq=21
T 19650 39050 5 8 0 1 180 0 1
pinlabel=21
T 19650 39050 5 8 0 1 180 0 1
pintype=pas
}
P 20900 39100 20600 39100 1 0 0
{
T 20700 39050 5 8 1 1 180 6 1
pinnumber=22
T 20700 39050 5 8 0 0 180 6 1
pinseq=22
T 20700 39050 5 8 0 1 180 6 1
pinlabel=22
T 20700 39050 5 8 0 1 180 6 1
pintype=pas
}
P 19800 38700 19500 38700 1 0 1
{
T 19650 38650 5 8 1 1 180 0 1
pinnumber=23
T 19650 38650 5 8 0 0 180 0 1
pinseq=23
T 19650 38650 5 8 0 1 180 0 1
pinlabel=23
T 19650 38650 5 8 0 1 180 0 1
pintype=pas
}
P 20900 38700 20600 38700 1 0 0
{
T 20700 38650 5 8 1 1 180 6 1
pinnumber=24
T 20700 38650 5 8 0 0 180 6 1
pinseq=24
T 20700 38650 5 8 0 1 180 6 1
pinlabel=24
T 20700 38650 5 8 0 1 180 6 1
pintype=pas
}
P 19800 38300 19500 38300 1 0 1
{
T 19650 38250 5 8 1 1 180 0 1
pinnumber=25
T 19650 38250 5 8 0 0 180 0 1
pinseq=25
T 19650 38250 5 8 0 1 180 0 1
pinlabel=25
T 19650 38250 5 8 0 1 180 0 1
pintype=pas
}
P 20900 38300 20600 38300 1 0 0
{
T 20700 38250 5 8 1 1 180 6 1
pinnumber=26
T 20700 38250 5 8 0 0 180 6 1
pinseq=26
T 20700 38250 5 8 0 1 180 6 1
pinlabel=26
T 20700 38250 5 8 0 1 180 6 1
pintype=pas
}
B 19800 34100 800 9200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 20600 40900 19800 40900 3 0 0 0 -1 -1
L 20200 34100 20200 43300 3 0 0 0 -1 -1
L 20600 42900 19800 42900 3 0 0 0 -1 -1
L 20600 41700 19800 41700 3 0 0 0 -1 -1
L 20600 42100 19800 42100 3 0 0 0 -1 -1
L 20600 41300 19800 41300 3 0 0 0 -1 -1
L 20600 42500 19800 42500 3 0 0 0 -1 -1
L 20600 39700 19800 39700 3 0 0 0 -1 -1
L 20600 40100 19800 40100 3 0 0 0 -1 -1
L 20600 39300 19800 39300 3 0 0 0 -1 -1
L 20600 38500 19800 38500 3 0 0 0 -1 -1
L 20600 38900 19800 38900 3 0 0 0 -1 -1
L 20600 40500 19800 40500 3 0 0 0 -1 -1
P 19800 37900 19500 37900 1 0 1
{
T 19650 37850 5 8 1 1 180 0 1
pinnumber=27
T 19650 37850 5 8 0 0 180 0 1
pinseq=27
T 19650 37850 5 8 0 1 180 0 1
pinlabel=27
T 19650 37850 5 8 0 1 180 0 1
pintype=pas
}
L 20600 37700 19800 37700 3 0 0 0 -1 -1
P 20900 37900 20600 37900 1 0 0
{
T 20700 37850 5 8 1 1 180 6 1
pinnumber=28
T 20700 37850 5 8 0 0 180 6 1
pinseq=28
T 20700 37850 5 8 0 1 180 6 1
pinlabel=28
T 20700 37850 5 8 0 1 180 6 1
pintype=pas
}
L 20600 38100 19800 38100 3 0 0 0 -1 -1
L 20600 38100 19800 38100 3 0 0 0 -1 -1
P 19800 37500 19500 37500 1 0 1
{
T 19650 37450 5 8 1 1 180 0 1
pinnumber=29
T 19650 37450 5 8 0 0 180 0 1
pinseq=29
T 19650 37450 5 8 0 1 180 0 1
pinlabel=29
T 19650 37450 5 8 0 1 180 0 1
pintype=pas
}
P 20900 37500 20600 37500 1 0 0
{
T 20700 37450 5 8 1 1 180 6 1
pinnumber=30
T 20700 37450 5 8 0 0 180 6 1
pinseq=30
T 20700 37450 5 8 0 1 180 6 1
pinlabel=30
T 20700 37450 5 8 0 1 180 6 1
pintype=pas
}
P 19800 37100 19500 37100 1 0 1
{
T 19650 37050 5 8 1 1 180 0 1
pinnumber=31
T 19650 37050 5 8 0 0 180 0 1
pinseq=31
T 19650 37050 5 8 0 1 180 0 1
pinlabel=31
T 19650 37050 5 8 0 1 180 0 1
pintype=pas
}
P 20900 37100 20600 37100 1 0 0
{
T 20700 37050 5 8 1 1 180 6 1
pinnumber=32
T 20700 37050 5 8 0 0 180 6 1
pinseq=32
T 20700 37050 5 8 0 1 180 6 1
pinlabel=32
T 20700 37050 5 8 0 1 180 6 1
pintype=pas
}
P 19800 36700 19500 36700 1 0 1
{
T 19650 36650 5 8 1 1 180 0 1
pinnumber=33
T 19650 36650 5 8 0 0 180 0 1
pinseq=33
T 19650 36650 5 8 0 1 180 0 1
pinlabel=33
T 19650 36650 5 8 0 1 180 0 1
pintype=pas
}
P 20900 36700 20600 36700 1 0 0
{
T 20700 36650 5 8 1 1 180 6 1
pinnumber=34
T 20700 36650 5 8 0 0 180 6 1
pinseq=16
T 20700 36650 5 8 0 1 180 6 1
pinlabel=16
T 20700 36650 5 8 0 1 180 6 1
pintype=pas
}
P 19800 36300 19500 36300 1 0 1
{
T 19650 36250 5 8 1 1 180 0 1
pinnumber=35
T 19650 36250 5 8 0 0 180 0 1
pinseq=35
T 19650 36250 5 8 0 1 180 0 1
pinlabel=35
T 19650 36250 5 8 0 1 180 0 1
pintype=pas
}
P 20900 36300 20600 36300 1 0 0
{
T 20700 36250 5 8 1 1 180 6 1
pinnumber=36
T 20700 36250 5 8 0 0 180 6 1
pinseq=36
T 20700 36250 5 8 0 1 180 6 1
pinlabel=36
T 20700 36250 5 8 0 1 180 6 1
pintype=pas
}
P 19800 35900 19500 35900 1 0 1
{
T 19650 35850 5 8 1 1 180 0 1
pinnumber=37
T 19650 35850 5 8 0 0 180 0 1
pinseq=37
T 19650 35850 5 8 0 1 180 0 1
pinlabel=37
T 19650 35850 5 8 0 1 180 0 1
pintype=pas
}
P 20900 35900 20600 35900 1 0 0
{
T 20700 35850 5 8 1 1 180 6 1
pinnumber=38
T 20700 35850 5 8 0 0 180 6 1
pinseq=38
T 20700 35850 5 8 0 1 180 6 1
pinlabel=38
T 20700 35850 5 8 0 1 180 6 1
pintype=pas
}
P 19800 35500 19500 35500 1 0 1
{
T 19650 35450 5 8 1 1 180 0 1
pinnumber=39
T 19650 35450 5 8 0 0 180 0 1
pinseq=39
T 19650 35450 5 8 0 1 180 0 1
pinlabel=39
T 19650 35450 5 8 0 1 180 0 1
pintype=pas
}
P 20900 35500 20600 35500 1 0 0
{
T 20700 35450 5 8 1 1 180 6 1
pinnumber=40
T 20700 35450 5 8 0 0 180 6 1
pinseq=40
T 20700 35450 5 8 0 1 180 6 1
pinlabel=40
T 20700 35450 5 8 0 1 180 6 1
pintype=pas
}
P 19800 35100 19500 35100 1 0 1
{
T 19650 35050 5 8 1 1 180 0 1
pinnumber=41
T 19650 35050 5 8 0 0 180 0 1
pinseq=23
T 19650 35050 5 8 0 1 180 0 1
pinlabel=23
T 19650 35050 5 8 0 1 180 0 1
pintype=pas
}
P 20900 35100 20600 35100 1 0 0
{
T 20700 35050 5 8 1 1 180 6 1
pinnumber=42
T 20700 35050 5 8 0 0 180 6 1
pinseq=42
T 20700 35050 5 8 0 1 180 6 1
pinlabel=42
T 20700 35050 5 8 0 1 180 6 1
pintype=pas
}
P 19800 34700 19500 34700 1 0 1
{
T 19650 34650 5 8 1 1 180 0 1
pinnumber=43
T 19650 34650 5 8 0 0 180 0 1
pinseq=43
T 19650 34650 5 8 0 1 180 0 1
pinlabel=43
T 19650 34650 5 8 0 1 180 0 1
pintype=pas
}
P 20900 34700 20600 34700 1 0 0
{
T 20700 34650 5 8 1 1 180 6 1
pinnumber=44
T 20700 34650 5 8 0 0 180 6 1
pinseq=44
T 20700 34650 5 8 0 1 180 6 1
pinlabel=44
T 20700 34650 5 8 0 1 180 6 1
pintype=pas
}
L 20600 37300 19800 37300 3 0 0 0 -1 -1
L 20600 36100 19800 36100 3 0 0 0 -1 -1
L 20600 36500 19800 36500 3 0 0 0 -1 -1
L 20600 35700 19800 35700 3 0 0 0 -1 -1
L 20600 34900 19800 34900 3 0 0 0 -1 -1
L 20600 35300 19800 35300 3 0 0 0 -1 -1
L 20600 36900 19800 36900 3 0 0 0 -1 -1
P 19800 34300 19500 34300 1 0 1
{
T 19650 34250 5 8 1 1 180 0 1
pinnumber=45
T 19650 34250 5 8 0 0 180 0 1
pinseq=45
T 19650 34250 5 8 0 1 180 0 1
pinlabel=45
T 19650 34250 5 8 0 1 180 0 1
pintype=pas
}
L 20600 34100 19800 34100 3 0 0 0 -1 -1
P 20900 34300 20600 34300 1 0 0
{
T 20700 34250 5 8 1 1 180 6 1
pinnumber=46
T 20700 34250 5 8 0 0 180 6 1
pinseq=46
T 20700 34250 5 8 0 1 180 6 1
pinlabel=46
T 20700 34250 5 8 0 1 180 6 1
pintype=pas
}
L 20600 34500 19800 34500 3 0 0 0 -1 -1
L 20600 34500 19800 34500 3 0 0 0 -1 -1
T 19300 38700 8 10 0 0 180 0 1
device=HEADER46
T 19300 38500 8 10 0 0 180 0 1
class=IO
T 19300 38300 8 10 0 0 180 0 1
pins=34
T 20300 34000 8 10 0 1 180 0 1
refdes=J?
]
{
T 19300 38700 5 10 0 0 180 0 1
device=HEADER46
T 20900 43300 5 10 0 0 0 0 1
footprint=HEADER46_2
T 20300 34000 5 10 1 1 180 0 1
refdes=J102
}
C 31300 43300 1 180 0 EMBEDDEDheader46-1.sym
[
P 30200 43100 29900 43100 1 0 1
{
T 30050 43050 5 8 1 1 180 0 1
pinnumber=1
T 30050 43050 5 8 0 0 180 0 1
pinseq=1
T 30050 43050 5 8 0 1 180 0 1
pinlabel=1
T 30050 43050 5 8 0 1 180 0 1
pintype=pas
}
P 31300 43100 31000 43100 1 0 0
{
T 31100 43050 5 8 1 1 180 6 1
pinnumber=2
T 31100 43050 5 8 0 0 180 6 1
pinseq=2
T 31100 43050 5 8 0 1 180 6 1
pinlabel=2
T 31100 43050 5 8 0 1 180 6 1
pintype=pas
}
P 30200 42700 29900 42700 1 0 1
{
T 30050 42650 5 8 1 1 180 0 1
pinnumber=3
T 30050 42650 5 8 0 0 180 0 1
pinseq=3
T 30050 42650 5 8 0 1 180 0 1
pinlabel=3
T 30050 42650 5 8 0 1 180 0 1
pintype=pas
}
P 31300 42700 31000 42700 1 0 0
{
T 31100 42650 5 8 1 1 180 6 1
pinnumber=4
T 31100 42650 5 8 0 0 180 6 1
pinseq=4
T 31100 42650 5 8 0 1 180 6 1
pinlabel=4
T 31100 42650 5 8 0 1 180 6 1
pintype=pas
}
P 30200 42300 29900 42300 1 0 1
{
T 30050 42250 5 8 1 1 180 0 1
pinnumber=5
T 30050 42250 5 8 0 0 180 0 1
pinseq=5
T 30050 42250 5 8 0 1 180 0 1
pinlabel=5
T 30050 42250 5 8 0 1 180 0 1
pintype=pas
}
P 31300 42300 31000 42300 1 0 0
{
T 31100 42250 5 8 1 1 180 6 1
pinnumber=6
T 31100 42250 5 8 0 0 180 6 1
pinseq=6
T 31100 42250 5 8 0 1 180 6 1
pinlabel=6
T 31100 42250 5 8 0 1 180 6 1
pintype=pas
}
P 30200 41900 29900 41900 1 0 1
{
T 30050 41850 5 8 1 1 180 0 1
pinnumber=7
T 30050 41850 5 8 0 0 180 0 1
pinseq=7
T 30050 41850 5 8 0 1 180 0 1
pinlabel=7
T 30050 41850 5 8 0 1 180 0 1
pintype=pas
}
P 31300 41900 31000 41900 1 0 0
{
T 31100 41850 5 8 1 1 180 6 1
pinnumber=8
T 31100 41850 5 8 0 0 180 6 1
pinseq=8
T 31100 41850 5 8 0 1 180 6 1
pinlabel=8
T 31100 41850 5 8 0 1 180 6 1
pintype=pas
}
P 30200 41500 29900 41500 1 0 1
{
T 30050 41450 5 8 1 1 180 0 1
pinnumber=9
T 30050 41450 5 8 0 0 180 0 1
pinseq=9
T 30050 41450 5 8 0 1 180 0 1
pinlabel=9
T 30050 41450 5 8 0 1 180 0 1
pintype=pas
}
P 31300 41500 31000 41500 1 0 0
{
T 31100 41450 5 8 1 1 180 6 1
pinnumber=10
T 31100 41450 5 8 0 0 180 6 1
pinseq=10
T 31100 41450 5 8 0 1 180 6 1
pinlabel=10
T 31100 41450 5 8 0 1 180 6 1
pintype=pas
}
P 30200 41100 29900 41100 1 0 1
{
T 30050 41050 5 8 1 1 180 0 1
pinnumber=11
T 30050 41050 5 8 0 0 180 0 1
pinseq=11
T 30050 41050 5 8 0 1 180 0 1
pinlabel=11
T 30050 41050 5 8 0 1 180 0 1
pintype=pas
}
P 31300 41100 31000 41100 1 0 0
{
T 31100 41050 5 8 1 1 180 6 1
pinnumber=12
T 31100 41050 5 8 0 0 180 6 1
pinseq=12
T 31100 41050 5 8 0 1 180 6 1
pinlabel=12
T 31100 41050 5 8 0 1 180 6 1
pintype=pas
}
P 30200 40700 29900 40700 1 0 1
{
T 30050 40650 5 8 1 1 180 0 1
pinnumber=13
T 30050 40650 5 8 0 0 180 0 1
pinseq=13
T 30050 40650 5 8 0 1 180 0 1
pinlabel=13
T 30050 40650 5 8 0 1 180 0 1
pintype=pas
}
P 31300 40700 31000 40700 1 0 0
{
T 31100 40650 5 8 1 1 180 6 1
pinnumber=14
T 31100 40650 5 8 0 0 180 6 1
pinseq=14
T 31100 40650 5 8 0 1 180 6 1
pinlabel=14
T 31100 40650 5 8 0 1 180 6 1
pintype=pas
}
P 30200 40300 29900 40300 1 0 1
{
T 30050 40250 5 8 1 1 180 0 1
pinnumber=15
T 30050 40250 5 8 0 0 180 0 1
pinseq=15
T 30050 40250 5 8 0 1 180 0 1
pinlabel=15
T 30050 40250 5 8 0 1 180 0 1
pintype=pas
}
P 31300 40300 31000 40300 1 0 0
{
T 31100 40250 5 8 1 1 180 6 1
pinnumber=16
T 31100 40250 5 8 0 0 180 6 1
pinseq=16
T 31100 40250 5 8 0 1 180 6 1
pinlabel=16
T 31100 40250 5 8 0 1 180 6 1
pintype=pas
}
P 30200 39900 29900 39900 1 0 1
{
T 30050 39850 5 8 1 1 180 0 1
pinnumber=17
T 30050 39850 5 8 0 0 180 0 1
pinseq=17
T 30050 39850 5 8 0 1 180 0 1
pinlabel=17
T 30050 39850 5 8 0 1 180 0 1
pintype=pas
}
P 31300 39900 31000 39900 1 0 0
{
T 31100 39850 5 8 1 1 180 6 1
pinnumber=18
T 31100 39850 5 8 0 0 180 6 1
pinseq=18
T 31100 39850 5 8 0 1 180 6 1
pinlabel=18
T 31100 39850 5 8 0 1 180 6 1
pintype=pas
}
P 30200 39500 29900 39500 1 0 1
{
T 30050 39450 5 8 1 1 180 0 1
pinnumber=19
T 30050 39450 5 8 0 0 180 0 1
pinseq=19
T 30050 39450 5 8 0 1 180 0 1
pinlabel=19
T 30050 39450 5 8 0 1 180 0 1
pintype=pas
}
P 31300 39500 31000 39500 1 0 0
{
T 31100 39450 5 8 1 1 180 6 1
pinnumber=20
T 31100 39450 5 8 0 0 180 6 1
pinseq=20
T 31100 39450 5 8 0 1 180 6 1
pinlabel=20
T 31100 39450 5 8 0 1 180 6 1
pintype=pas
}
P 30200 39100 29900 39100 1 0 1
{
T 30050 39050 5 8 1 1 180 0 1
pinnumber=21
T 30050 39050 5 8 0 0 180 0 1
pinseq=21
T 30050 39050 5 8 0 1 180 0 1
pinlabel=21
T 30050 39050 5 8 0 1 180 0 1
pintype=pas
}
P 31300 39100 31000 39100 1 0 0
{
T 31100 39050 5 8 1 1 180 6 1
pinnumber=22
T 31100 39050 5 8 0 0 180 6 1
pinseq=22
T 31100 39050 5 8 0 1 180 6 1
pinlabel=22
T 31100 39050 5 8 0 1 180 6 1
pintype=pas
}
P 30200 38700 29900 38700 1 0 1
{
T 30050 38650 5 8 1 1 180 0 1
pinnumber=23
T 30050 38650 5 8 0 0 180 0 1
pinseq=23
T 30050 38650 5 8 0 1 180 0 1
pinlabel=23
T 30050 38650 5 8 0 1 180 0 1
pintype=pas
}
P 31300 38700 31000 38700 1 0 0
{
T 31100 38650 5 8 1 1 180 6 1
pinnumber=24
T 31100 38650 5 8 0 0 180 6 1
pinseq=24
T 31100 38650 5 8 0 1 180 6 1
pinlabel=24
T 31100 38650 5 8 0 1 180 6 1
pintype=pas
}
P 30200 38300 29900 38300 1 0 1
{
T 30050 38250 5 8 1 1 180 0 1
pinnumber=25
T 30050 38250 5 8 0 0 180 0 1
pinseq=25
T 30050 38250 5 8 0 1 180 0 1
pinlabel=25
T 30050 38250 5 8 0 1 180 0 1
pintype=pas
}
P 31300 38300 31000 38300 1 0 0
{
T 31100 38250 5 8 1 1 180 6 1
pinnumber=26
T 31100 38250 5 8 0 0 180 6 1
pinseq=26
T 31100 38250 5 8 0 1 180 6 1
pinlabel=26
T 31100 38250 5 8 0 1 180 6 1
pintype=pas
}
B 30200 34100 800 9200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 31000 40900 30200 40900 3 0 0 0 -1 -1
L 30600 34100 30600 43300 3 0 0 0 -1 -1
L 31000 42900 30200 42900 3 0 0 0 -1 -1
L 31000 41700 30200 41700 3 0 0 0 -1 -1
L 31000 42100 30200 42100 3 0 0 0 -1 -1
L 31000 41300 30200 41300 3 0 0 0 -1 -1
L 31000 42500 30200 42500 3 0 0 0 -1 -1
L 31000 39700 30200 39700 3 0 0 0 -1 -1
L 31000 40100 30200 40100 3 0 0 0 -1 -1
L 31000 39300 30200 39300 3 0 0 0 -1 -1
L 31000 38500 30200 38500 3 0 0 0 -1 -1
L 31000 38900 30200 38900 3 0 0 0 -1 -1
L 31000 40500 30200 40500 3 0 0 0 -1 -1
P 30200 37900 29900 37900 1 0 1
{
T 30050 37850 5 8 1 1 180 0 1
pinnumber=27
T 30050 37850 5 8 0 0 180 0 1
pinseq=27
T 30050 37850 5 8 0 1 180 0 1
pinlabel=27
T 30050 37850 5 8 0 1 180 0 1
pintype=pas
}
L 31000 37700 30200 37700 3 0 0 0 -1 -1
P 31300 37900 31000 37900 1 0 0
{
T 31100 37850 5 8 1 1 180 6 1
pinnumber=28
T 31100 37850 5 8 0 0 180 6 1
pinseq=28
T 31100 37850 5 8 0 1 180 6 1
pinlabel=28
T 31100 37850 5 8 0 1 180 6 1
pintype=pas
}
L 31000 38100 30200 38100 3 0 0 0 -1 -1
L 31000 38100 30200 38100 3 0 0 0 -1 -1
P 30200 37500 29900 37500 1 0 1
{
T 30050 37450 5 8 1 1 180 0 1
pinnumber=29
T 30050 37450 5 8 0 0 180 0 1
pinseq=29
T 30050 37450 5 8 0 1 180 0 1
pinlabel=29
T 30050 37450 5 8 0 1 180 0 1
pintype=pas
}
P 31300 37500 31000 37500 1 0 0
{
T 31100 37450 5 8 1 1 180 6 1
pinnumber=30
T 31100 37450 5 8 0 0 180 6 1
pinseq=30
T 31100 37450 5 8 0 1 180 6 1
pinlabel=30
T 31100 37450 5 8 0 1 180 6 1
pintype=pas
}
P 30200 37100 29900 37100 1 0 1
{
T 30050 37050 5 8 1 1 180 0 1
pinnumber=31
T 30050 37050 5 8 0 0 180 0 1
pinseq=31
T 30050 37050 5 8 0 1 180 0 1
pinlabel=31
T 30050 37050 5 8 0 1 180 0 1
pintype=pas
}
P 31300 37100 31000 37100 1 0 0
{
T 31100 37050 5 8 1 1 180 6 1
pinnumber=32
T 31100 37050 5 8 0 0 180 6 1
pinseq=32
T 31100 37050 5 8 0 1 180 6 1
pinlabel=32
T 31100 37050 5 8 0 1 180 6 1
pintype=pas
}
P 30200 36700 29900 36700 1 0 1
{
T 30050 36650 5 8 1 1 180 0 1
pinnumber=33
T 30050 36650 5 8 0 0 180 0 1
pinseq=33
T 30050 36650 5 8 0 1 180 0 1
pinlabel=33
T 30050 36650 5 8 0 1 180 0 1
pintype=pas
}
P 31300 36700 31000 36700 1 0 0
{
T 31100 36650 5 8 1 1 180 6 1
pinnumber=34
T 31100 36650 5 8 0 0 180 6 1
pinseq=16
T 31100 36650 5 8 0 1 180 6 1
pinlabel=16
T 31100 36650 5 8 0 1 180 6 1
pintype=pas
}
P 30200 36300 29900 36300 1 0 1
{
T 30050 36250 5 8 1 1 180 0 1
pinnumber=35
T 30050 36250 5 8 0 0 180 0 1
pinseq=35
T 30050 36250 5 8 0 1 180 0 1
pinlabel=35
T 30050 36250 5 8 0 1 180 0 1
pintype=pas
}
P 31300 36300 31000 36300 1 0 0
{
T 31100 36250 5 8 1 1 180 6 1
pinnumber=36
T 31100 36250 5 8 0 0 180 6 1
pinseq=36
T 31100 36250 5 8 0 1 180 6 1
pinlabel=36
T 31100 36250 5 8 0 1 180 6 1
pintype=pas
}
P 30200 35900 29900 35900 1 0 1
{
T 30050 35850 5 8 1 1 180 0 1
pinnumber=37
T 30050 35850 5 8 0 0 180 0 1
pinseq=37
T 30050 35850 5 8 0 1 180 0 1
pinlabel=37
T 30050 35850 5 8 0 1 180 0 1
pintype=pas
}
P 31300 35900 31000 35900 1 0 0
{
T 31100 35850 5 8 1 1 180 6 1
pinnumber=38
T 31100 35850 5 8 0 0 180 6 1
pinseq=38
T 31100 35850 5 8 0 1 180 6 1
pinlabel=38
T 31100 35850 5 8 0 1 180 6 1
pintype=pas
}
P 30200 35500 29900 35500 1 0 1
{
T 30050 35450 5 8 1 1 180 0 1
pinnumber=39
T 30050 35450 5 8 0 0 180 0 1
pinseq=39
T 30050 35450 5 8 0 1 180 0 1
pinlabel=39
T 30050 35450 5 8 0 1 180 0 1
pintype=pas
}
P 31300 35500 31000 35500 1 0 0
{
T 31100 35450 5 8 1 1 180 6 1
pinnumber=40
T 31100 35450 5 8 0 0 180 6 1
pinseq=40
T 31100 35450 5 8 0 1 180 6 1
pinlabel=40
T 31100 35450 5 8 0 1 180 6 1
pintype=pas
}
P 30200 35100 29900 35100 1 0 1
{
T 30050 35050 5 8 1 1 180 0 1
pinnumber=41
T 30050 35050 5 8 0 0 180 0 1
pinseq=23
T 30050 35050 5 8 0 1 180 0 1
pinlabel=23
T 30050 35050 5 8 0 1 180 0 1
pintype=pas
}
P 31300 35100 31000 35100 1 0 0
{
T 31100 35050 5 8 1 1 180 6 1
pinnumber=42
T 31100 35050 5 8 0 0 180 6 1
pinseq=42
T 31100 35050 5 8 0 1 180 6 1
pinlabel=42
T 31100 35050 5 8 0 1 180 6 1
pintype=pas
}
P 30200 34700 29900 34700 1 0 1
{
T 30050 34650 5 8 1 1 180 0 1
pinnumber=43
T 30050 34650 5 8 0 0 180 0 1
pinseq=43
T 30050 34650 5 8 0 1 180 0 1
pinlabel=43
T 30050 34650 5 8 0 1 180 0 1
pintype=pas
}
P 31300 34700 31000 34700 1 0 0
{
T 31100 34650 5 8 1 1 180 6 1
pinnumber=44
T 31100 34650 5 8 0 0 180 6 1
pinseq=44
T 31100 34650 5 8 0 1 180 6 1
pinlabel=44
T 31100 34650 5 8 0 1 180 6 1
pintype=pas
}
L 31000 37300 30200 37300 3 0 0 0 -1 -1
L 31000 36100 30200 36100 3 0 0 0 -1 -1
L 31000 36500 30200 36500 3 0 0 0 -1 -1
L 31000 35700 30200 35700 3 0 0 0 -1 -1
L 31000 34900 30200 34900 3 0 0 0 -1 -1
L 31000 35300 30200 35300 3 0 0 0 -1 -1
L 31000 36900 30200 36900 3 0 0 0 -1 -1
P 30200 34300 29900 34300 1 0 1
{
T 30050 34250 5 8 1 1 180 0 1
pinnumber=45
T 30050 34250 5 8 0 0 180 0 1
pinseq=45
T 30050 34250 5 8 0 1 180 0 1
pinlabel=45
T 30050 34250 5 8 0 1 180 0 1
pintype=pas
}
L 31000 34100 30200 34100 3 0 0 0 -1 -1
P 31300 34300 31000 34300 1 0 0
{
T 31100 34250 5 8 1 1 180 6 1
pinnumber=46
T 31100 34250 5 8 0 0 180 6 1
pinseq=46
T 31100 34250 5 8 0 1 180 6 1
pinlabel=46
T 31100 34250 5 8 0 1 180 6 1
pintype=pas
}
L 31000 34500 30200 34500 3 0 0 0 -1 -1
L 31000 34500 30200 34500 3 0 0 0 -1 -1
T 29700 38700 8 10 0 0 180 0 1
device=HEADER46
T 29700 38500 8 10 0 0 180 0 1
class=IO
T 29700 38300 8 10 0 0 180 0 1
pins=34
T 30700 34000 8 10 0 1 180 0 1
refdes=J?
]
{
T 29700 38700 5 10 0 0 180 0 1
device=HEADER46
T 31300 43300 5 10 0 0 0 0 1
footprint=HEADER46_2
T 30700 34000 5 10 1 1 180 0 1
refdes=J103
}
C 19100 42800 1 0 0 EMBEDDEDgnd-1.sym
[
L 19180 42810 19220 42810 3 0 0 0 -1 -1
L 19155 42850 19245 42850 3 0 0 0 -1 -1
L 19100 42900 19300 42900 3 0 0 0 -1 -1
P 19200 42900 19200 43100 1 0 1
{
T 19258 42961 5 4 0 1 0 0 1
pinnumber=1
T 19258 42961 5 4 0 0 0 0 1
pinseq=1
T 19258 42961 5 4 0 1 0 0 1
pinlabel=1
T 19258 42961 5 4 0 1 0 0 1
pintype=pwr
}
T 19400 42850 8 10 0 0 0 0 1
net=GND:1
]
N 19200 43100 19500 43100 4
C 21100 42800 1 0 0 EMBEDDEDgnd-1.sym
[
P 21200 42900 21200 43100 1 0 1
{
T 21258 42961 5 4 0 1 0 0 1
pintype=pwr
T 21258 42961 5 4 0 1 0 0 1
pinlabel=1
T 21258 42961 5 4 0 0 0 0 1
pinseq=1
T 21258 42961 5 4 0 1 0 0 1
pinnumber=1
}
L 21100 42900 21300 42900 3 0 0 0 -1 -1
L 21155 42850 21245 42850 3 0 0 0 -1 -1
L 21180 42810 21220 42810 3 0 0 0 -1 -1
T 21400 42850 8 10 0 0 0 0 1
net=GND:1
]
N 20900 43100 21200 43100 4
C 19200 42600 1 0 1 EMBEDDEDoutput-1.sym
[
L 18500 42600 19000 42600 3 0 0 0 -1 -1
L 18400 42700 18500 42600 3 0 0 0 -1 -1
L 18500 42800 18400 42700 3 0 0 0 -1 -1
L 19000 42800 18500 42800 3 0 0 0 -1 -1
L 19000 42800 19000 42600 3 0 0 0 -1 -1
P 19200 42700 19000 42700 1 0 0
{
T 18950 42650 5 6 0 1 0 6 1
pinnumber=1
T 18950 42650 5 6 0 0 0 6 1
pinseq=1
}
T 19100 42900 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 19100 42900 5 10 0 0 0 6 1
device=OUTPUT
T 19200 42600 5 10 0 1 180 6 1
net=GPMC_AD6:1
T 18300 42600 5 10 1 1 0 6 1
value=GPMC_AD6
}
C 19200 42200 1 0 1 EMBEDDEDoutput-1.sym
[
P 19200 42300 19000 42300 1 0 0
{
T 18950 42250 5 6 0 0 0 6 1
pinseq=1
T 18950 42250 5 6 0 1 0 6 1
pinnumber=1
}
L 19000 42400 19000 42200 3 0 0 0 -1 -1
L 19000 42400 18500 42400 3 0 0 0 -1 -1
L 18500 42400 18400 42300 3 0 0 0 -1 -1
L 18400 42300 18500 42200 3 0 0 0 -1 -1
L 18500 42200 19000 42200 3 0 0 0 -1 -1
T 19100 42500 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 19100 42500 5 10 0 0 0 6 1
device=OUTPUT
T 19200 42200 5 10 0 1 180 6 1
net=GPMC_AD2:1
T 18300 42200 5 10 1 1 0 6 1
value=GPMC_AD2
}
C 19200 41800 1 0 1 EMBEDDEDoutput-1.sym
[
L 18500 41800 19000 41800 3 0 0 0 -1 -1
L 18400 41900 18500 41800 3 0 0 0 -1 -1
L 18500 42000 18400 41900 3 0 0 0 -1 -1
L 19000 42000 18500 42000 3 0 0 0 -1 -1
L 19000 42000 19000 41800 3 0 0 0 -1 -1
P 19200 41900 19000 41900 1 0 0
{
T 18950 41850 5 6 0 1 0 6 1
pinnumber=1
T 18950 41850 5 6 0 0 0 6 1
pinseq=1
}
T 19100 42100 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 19100 42100 5 10 0 0 0 6 1
device=OUTPUT
T 19200 41800 5 10 0 1 180 6 1
net=GPMC_ADVN_ALE:1
T 18300 41800 5 10 1 1 0 6 1
value=GPMC_ADVN_ALE
}
C 19200 40600 1 0 1 EMBEDDEDoutput-1.sym
[
P 19200 40700 19000 40700 1 0 0
{
T 18950 40650 5 6 0 0 0 6 1
pinseq=1
T 18950 40650 5 6 0 1 0 6 1
pinnumber=1
}
L 19000 40800 19000 40600 3 0 0 0 -1 -1
L 19000 40800 18500 40800 3 0 0 0 -1 -1
L 18500 40800 18400 40700 3 0 0 0 -1 -1
L 18400 40700 18500 40600 3 0 0 0 -1 -1
L 18500 40600 19000 40600 3 0 0 0 -1 -1
T 19100 40900 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 19100 40900 5 10 0 0 0 6 1
device=OUTPUT
T 19200 40600 5 10 0 1 180 6 1
net=GPMC_AD9:1
T 18300 40600 5 10 1 1 0 6 1
value=GPMC_AD9
}
C 19200 41400 1 0 1 EMBEDDEDoutput-1.sym
[
L 18500 41400 19000 41400 3 0 0 0 -1 -1
L 18400 41500 18500 41400 3 0 0 0 -1 -1
L 18500 41600 18400 41500 3 0 0 0 -1 -1
L 19000 41600 18500 41600 3 0 0 0 -1 -1
L 19000 41600 19000 41400 3 0 0 0 -1 -1
P 19200 41500 19000 41500 1 0 0
{
T 18950 41450 5 6 0 1 0 6 1
pinnumber=1
T 18950 41450 5 6 0 0 0 6 1
pinseq=1
}
T 19100 41700 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 19100 41700 5 10 0 0 0 6 1
device=OUTPUT
T 19200 41400 5 10 0 1 180 6 1
net=GPMC_BE0N_CLE:1
T 18300 41400 5 10 1 1 0 6 1
value=GPMC_BE0N_CLE
}
C 19200 41000 1 0 1 EMBEDDEDoutput-1.sym
[
P 19200 41100 19000 41100 1 0 0
{
T 18950 41050 5 6 0 0 0 6 1
pinseq=1
T 18950 41050 5 6 0 1 0 6 1
pinnumber=1
}
L 19000 41200 19000 41000 3 0 0 0 -1 -1
L 19000 41200 18500 41200 3 0 0 0 -1 -1
L 18500 41200 18400 41100 3 0 0 0 -1 -1
L 18400 41100 18500 41000 3 0 0 0 -1 -1
L 18500 41000 19000 41000 3 0 0 0 -1 -1
T 19100 41300 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 19100 41300 5 10 0 0 0 6 1
device=OUTPUT
T 19200 41000 5 10 0 1 180 6 1
net=GPMC_AD13:1
T 18300 41000 5 10 1 1 0 6 1
value=GPMC_AD13
}
C 19200 40200 1 0 1 EMBEDDEDoutput-1.sym
[
L 18500 40200 19000 40200 3 0 0 0 -1 -1
L 18400 40300 18500 40200 3 0 0 0 -1 -1
L 18500 40400 18400 40300 3 0 0 0 -1 -1
L 19000 40400 18500 40400 3 0 0 0 -1 -1
L 19000 40400 19000 40200 3 0 0 0 -1 -1
P 19200 40300 19000 40300 1 0 0
{
T 18950 40250 5 6 0 1 0 6 1
pinnumber=1
T 18950 40250 5 6 0 0 0 6 1
pinseq=1
}
T 19100 40500 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 19100 40500 5 10 0 0 0 6 1
device=OUTPUT
T 19200 40200 5 10 0 1 180 6 1
net=GPMC_AD15:1
T 18300 40200 5 10 1 1 0 6 1
value=GPMC_AD15
}
C 19200 39800 1 0 1 EMBEDDEDoutput-1.sym
[
P 19200 39900 19000 39900 1 0 0
{
T 18950 39850 5 6 0 0 0 6 1
pinseq=1
T 18950 39850 5 6 0 1 0 6 1
pinnumber=1
}
L 19000 40000 19000 39800 3 0 0 0 -1 -1
L 19000 40000 18500 40000 3 0 0 0 -1 -1
L 18500 40000 18400 39900 3 0 0 0 -1 -1
L 18400 39900 18500 39800 3 0 0 0 -1 -1
L 18500 39800 19000 39800 3 0 0 0 -1 -1
T 19100 40100 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 19100 40100 5 10 0 0 0 6 1
device=OUTPUT
T 19200 39800 5 10 0 1 180 6 1
net=GPMC_AD11:1
T 18300 39800 5 10 1 1 0 6 1
value=GPMC_AD11
}
C 19200 39400 1 0 1 EMBEDDEDoutput-1.sym
[
P 19200 39500 19000 39500 1 0 0
{
T 18950 39450 5 6 0 0 0 6 1
pinseq=1
T 18950 39450 5 6 0 1 0 6 1
pinnumber=1
}
L 19000 39600 19000 39400 3 0 0 0 -1 -1
L 19000 39600 18500 39600 3 0 0 0 -1 -1
L 18500 39600 18400 39500 3 0 0 0 -1 -1
L 18400 39500 18500 39400 3 0 0 0 -1 -1
L 18500 39400 19000 39400 3 0 0 0 -1 -1
T 19100 39700 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 19100 39700 5 10 0 0 0 6 1
device=OUTPUT
T 19200 39400 5 10 0 1 180 6 1
net=GPMC_AD8:1
T 18300 39400 5 10 1 1 0 6 1
value=GPMC_AD8
}
C 21200 42600 1 0 0 EMBEDDEDoutput-1.sym
[
P 21200 42700 21400 42700 1 0 0
{
T 21450 42650 5 6 0 0 0 0 1
pinseq=1
T 21450 42650 5 6 0 1 0 0 1
pinnumber=1
}
L 21400 42800 21400 42600 3 0 0 0 -1 -1
L 21400 42800 21900 42800 3 0 0 0 -1 -1
L 21900 42800 22000 42700 3 0 0 0 -1 -1
L 22000 42700 21900 42600 3 0 0 0 -1 -1
L 21900 42600 21400 42600 3 0 0 0 -1 -1
T 21300 42900 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 21300 42900 5 10 0 0 0 0 1
device=OUTPUT
T 21200 42600 5 10 0 1 180 0 1
net=GPMC_AD7:1
T 22100 42600 5 10 1 1 0 0 1
value=GPMC_AD7
}
C 21200 42200 1 0 0 EMBEDDEDoutput-1.sym
[
P 21200 42300 21400 42300 1 0 0
{
T 21450 42250 5 6 0 0 0 0 1
pinseq=1
T 21450 42250 5 6 0 1 0 0 1
pinnumber=1
}
L 21400 42400 21400 42200 3 0 0 0 -1 -1
L 21400 42400 21900 42400 3 0 0 0 -1 -1
L 21900 42400 22000 42300 3 0 0 0 -1 -1
L 22000 42300 21900 42200 3 0 0 0 -1 -1
L 21900 42200 21400 42200 3 0 0 0 -1 -1
T 21300 42500 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 21300 42500 5 10 0 0 0 0 1
device=OUTPUT
T 21200 42200 5 10 0 1 180 0 1
net=GPMC_AD3:1
T 22100 42200 5 10 1 1 0 0 1
value=GPMC_AD3
}
C 21200 41800 1 0 0 EMBEDDEDoutput-1.sym
[
L 21900 41800 21400 41800 3 0 0 0 -1 -1
L 22000 41900 21900 41800 3 0 0 0 -1 -1
L 21900 42000 22000 41900 3 0 0 0 -1 -1
L 21400 42000 21900 42000 3 0 0 0 -1 -1
L 21400 42000 21400 41800 3 0 0 0 -1 -1
P 21200 41900 21400 41900 1 0 0
{
T 21450 41850 5 6 0 1 0 0 1
pinnumber=1
T 21450 41850 5 6 0 0 0 0 1
pinseq=1
}
T 21300 42100 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 21300 42100 5 10 0 0 0 0 1
device=OUTPUT
T 21200 41800 5 10 0 1 180 0 1
net=GPMC_OEN:1
T 22100 41800 5 10 1 1 0 0 1
value=GPMC_OEN
}
C 21200 41400 1 0 0 EMBEDDEDoutput-1.sym
[
L 21900 41400 21400 41400 3 0 0 0 -1 -1
L 22000 41500 21900 41400 3 0 0 0 -1 -1
L 21900 41600 22000 41500 3 0 0 0 -1 -1
L 21400 41600 21900 41600 3 0 0 0 -1 -1
L 21400 41600 21400 41400 3 0 0 0 -1 -1
P 21200 41500 21400 41500 1 0 0
{
T 21450 41450 5 6 0 1 0 0 1
pinnumber=1
T 21450 41450 5 6 0 0 0 0 1
pinseq=1
}
T 21300 41700 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 21300 41700 5 10 0 0 0 0 1
device=OUTPUT
T 21200 41400 5 10 0 1 180 0 1
net=GPMC_WEN:1
T 22100 41400 5 10 1 1 0 0 1
value=GPMC_WEN
}
C 21200 41000 1 0 0 EMBEDDEDoutput-1.sym
[
L 21900 41000 21400 41000 3 0 0 0 -1 -1
L 22000 41100 21900 41000 3 0 0 0 -1 -1
L 21900 41200 22000 41100 3 0 0 0 -1 -1
L 21400 41200 21900 41200 3 0 0 0 -1 -1
L 21400 41200 21400 41000 3 0 0 0 -1 -1
P 21200 41100 21400 41100 1 0 0
{
T 21450 41050 5 6 0 1 0 0 1
pinnumber=1
T 21450 41050 5 6 0 0 0 0 1
pinseq=1
}
T 21300 41300 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 21300 41300 5 10 0 0 0 0 1
device=OUTPUT
T 21200 41000 5 10 0 1 180 0 1
net=GPMC_AD12:1
T 22100 41000 5 10 1 1 0 0 1
value=GPMC_AD12
}
C 21200 40600 1 0 0 EMBEDDEDoutput-1.sym
[
L 21900 40600 21400 40600 3 0 0 0 -1 -1
L 22000 40700 21900 40600 3 0 0 0 -1 -1
L 21900 40800 22000 40700 3 0 0 0 -1 -1
L 21400 40800 21900 40800 3 0 0 0 -1 -1
L 21400 40800 21400 40600 3 0 0 0 -1 -1
P 21200 40700 21400 40700 1 0 0
{
T 21450 40650 5 6 0 1 0 0 1
pinnumber=1
T 21450 40650 5 6 0 0 0 0 1
pinseq=1
}
T 21300 40900 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 21300 40900 5 10 0 0 0 0 1
device=OUTPUT
T 21200 40600 5 10 0 1 180 0 1
net=GPMC_AD10:1
T 22100 40600 5 10 1 1 0 0 1
value=GPMC_AD10
}
C 21200 40200 1 0 0 EMBEDDEDoutput-1.sym
[
L 21900 40200 21400 40200 3 0 0 0 -1 -1
L 22000 40300 21900 40200 3 0 0 0 -1 -1
L 21900 40400 22000 40300 3 0 0 0 -1 -1
L 21400 40400 21900 40400 3 0 0 0 -1 -1
L 21400 40400 21400 40200 3 0 0 0 -1 -1
P 21200 40300 21400 40300 1 0 0
{
T 21450 40250 5 6 0 1 0 0 1
pinnumber=1
T 21450 40250 5 6 0 0 0 0 1
pinseq=1
}
T 21300 40500 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 21300 40500 5 10 0 0 0 0 1
device=OUTPUT
T 21200 40200 5 10 0 1 180 0 1
net=GPMC_AD14:1
T 22100 40200 5 10 1 1 0 0 1
value=GPMC_AD14
}
C 21200 39800 1 0 0 EMBEDDEDoutput-1.sym
[
L 21900 39800 21400 39800 3 0 0 0 -1 -1
L 22000 39900 21900 39800 3 0 0 0 -1 -1
L 21900 40000 22000 39900 3 0 0 0 -1 -1
L 21400 40000 21900 40000 3 0 0 0 -1 -1
L 21400 40000 21400 39800 3 0 0 0 -1 -1
P 21200 39900 21400 39900 1 0 0
{
T 21450 39850 5 6 0 1 0 0 1
pinnumber=1
T 21450 39850 5 6 0 0 0 0 1
pinseq=1
}
T 21300 40100 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 21300 40100 5 10 0 0 0 0 1
device=OUTPUT
T 21200 39800 5 10 0 1 180 0 1
net=GPMC_CLK:1
T 22100 39800 5 10 1 1 0 0 1
value=GPMC_CLK
}
C 21200 39400 1 0 0 EMBEDDEDoutput-1.sym
[
L 21900 39400 21400 39400 3 0 0 0 -1 -1
L 22000 39500 21900 39400 3 0 0 0 -1 -1
L 21900 39600 22000 39500 3 0 0 0 -1 -1
L 21400 39600 21900 39600 3 0 0 0 -1 -1
L 21400 39600 21400 39400 3 0 0 0 -1 -1
P 21200 39500 21400 39500 1 0 0
{
T 21450 39450 5 6 0 1 0 0 1
pinnumber=1
T 21450 39450 5 6 0 0 0 0 1
pinseq=1
}
T 21300 39700 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 21300 39700 5 10 0 0 0 0 1
device=OUTPUT
T 21200 39400 5 10 0 1 180 0 1
net=GPMC_CSN2:1
T 22100 39400 5 10 1 1 0 0 1
value=GPMC_CSN2
}
C 21200 39000 1 0 0 EMBEDDEDoutput-1.sym
[
L 21900 39000 21400 39000 3 0 0 0 -1 -1
L 22000 39100 21900 39000 3 0 0 0 -1 -1
L 21900 39200 22000 39100 3 0 0 0 -1 -1
L 21400 39200 21900 39200 3 0 0 0 -1 -1
L 21400 39200 21400 39000 3 0 0 0 -1 -1
P 21200 39100 21400 39100 1 0 0
{
T 21450 39050 5 6 0 1 0 0 1
pinnumber=1
T 21450 39050 5 6 0 0 0 0 1
pinseq=1
}
T 21300 39300 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 21300 39300 5 10 0 0 0 0 1
device=OUTPUT
T 21200 39000 5 10 0 1 180 0 1
net=GPMC_AD5:1
T 22100 39000 5 10 1 1 0 0 1
value=GPMC_AD5
}
C 21200 38600 1 0 0 EMBEDDEDoutput-1.sym
[
L 21900 38600 21400 38600 3 0 0 0 -1 -1
L 22000 38700 21900 38600 3 0 0 0 -1 -1
L 21900 38800 22000 38700 3 0 0 0 -1 -1
L 21400 38800 21900 38800 3 0 0 0 -1 -1
L 21400 38800 21400 38600 3 0 0 0 -1 -1
P 21200 38700 21400 38700 1 0 0
{
T 21450 38650 5 6 0 1 0 0 1
pinnumber=1
T 21450 38650 5 6 0 0 0 0 1
pinseq=1
}
T 21300 38900 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 21300 38900 5 10 0 0 0 0 1
device=OUTPUT
T 21200 38600 5 10 0 1 180 0 1
net=GPMC_AD1:1
T 22100 38600 5 10 1 1 0 0 1
value=GPMC_AD1
}
C 21200 38200 1 0 0 EMBEDDEDoutput-1.sym
[
L 21900 38200 21400 38200 3 0 0 0 -1 -1
L 22000 38300 21900 38200 3 0 0 0 -1 -1
L 21900 38400 22000 38300 3 0 0 0 -1 -1
L 21400 38400 21900 38400 3 0 0 0 -1 -1
L 21400 38400 21400 38200 3 0 0 0 -1 -1
P 21200 38300 21400 38300 1 0 0
{
T 21450 38250 5 6 0 1 0 0 1
pinnumber=1
T 21450 38250 5 6 0 0 0 0 1
pinseq=1
}
T 21300 38500 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 21300 38500 5 10 0 0 0 0 1
device=OUTPUT
T 21200 38200 5 10 0 1 180 0 1
net=GPMC_CSN0:1
T 22100 38200 5 10 1 1 0 0 1
value=GPMC_CSN0
}
C 19200 39000 1 0 1 EMBEDDEDoutput-1.sym
[
L 18500 39000 19000 39000 3 0 0 0 -1 -1
L 18400 39100 18500 39000 3 0 0 0 -1 -1
L 18500 39200 18400 39100 3 0 0 0 -1 -1
L 19000 39200 18500 39200 3 0 0 0 -1 -1
L 19000 39200 19000 39000 3 0 0 0 -1 -1
P 19200 39100 19000 39100 1 0 0
{
T 18950 39050 5 6 0 1 0 6 1
pinnumber=1
T 18950 39050 5 6 0 0 0 6 1
pinseq=1
}
T 19100 39300 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 19100 39300 5 10 0 0 0 6 1
device=OUTPUT
T 19200 39000 5 10 0 1 180 6 1
net=GPMC_CSN1:1
T 18300 39000 5 10 1 1 0 6 1
value=GPMC_CSN1
}
C 19200 38600 1 0 1 EMBEDDEDoutput-1.sym
[
L 18500 38600 19000 38600 3 0 0 0 -1 -1
L 18400 38700 18500 38600 3 0 0 0 -1 -1
L 18500 38800 18400 38700 3 0 0 0 -1 -1
L 19000 38800 18500 38800 3 0 0 0 -1 -1
L 19000 38800 19000 38600 3 0 0 0 -1 -1
P 19200 38700 19000 38700 1 0 0
{
T 18950 38650 5 6 0 1 0 6 1
pinnumber=1
T 18950 38650 5 6 0 0 0 6 1
pinseq=1
}
T 19100 38900 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 19100 38900 5 10 0 0 0 6 1
device=OUTPUT
T 19200 38600 5 10 0 1 180 6 1
net=GPMC_AD4:1
T 18300 38600 5 10 1 1 0 6 1
value=GPMC_AD4
}
C 19200 38200 1 0 1 EMBEDDEDoutput-1.sym
[
L 18500 38200 19000 38200 3 0 0 0 -1 -1
L 18400 38300 18500 38200 3 0 0 0 -1 -1
L 18500 38400 18400 38300 3 0 0 0 -1 -1
L 19000 38400 18500 38400 3 0 0 0 -1 -1
L 19000 38400 19000 38200 3 0 0 0 -1 -1
P 19200 38300 19000 38300 1 0 0
{
T 18950 38250 5 6 0 1 0 6 1
pinnumber=1
T 18950 38250 5 6 0 0 0 6 1
pinseq=1
}
T 19100 38500 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 19100 38500 5 10 0 0 0 6 1
device=OUTPUT
T 19200 38200 5 10 0 1 180 6 1
net=GPMC_AD0:1
T 18300 38200 5 10 1 1 0 6 1
value=GPMC_AD0
}
N 19200 42700 19500 42700 4
N 19200 42300 19500 42300 4
N 19200 41900 19500 41900 4
N 19200 41500 19500 41500 4
N 19200 41100 19500 41100 4
N 19200 40700 19500 40700 4
N 19200 40300 19500 40300 4
N 19200 39900 19500 39900 4
N 19200 39500 19500 39500 4
N 19200 39100 19500 39100 4
N 19200 38700 19500 38700 4
N 19200 38300 19500 38300 4
N 20900 42700 21200 42700 4
N 20900 42300 21200 42300 4
N 20900 41900 21200 41900 4
N 20900 41500 21200 41500 4
N 20900 41100 21200 41100 4
N 20900 40700 21200 40700 4
N 20900 40300 21200 40300 4
N 20900 39900 21200 39900 4
N 20900 39500 21200 39500 4
N 20900 39100 21200 39100 4
N 20900 38700 21200 38700 4
N 20900 38300 21200 38300 4
N 29600 41900 29900 41900 4
N 31300 41900 31600 41900 4
C 31400 41900 1 0 0 EMBEDDED5V-plus-1.sym
[
P 31600 41900 31600 42100 1 0 0
{
T 31650 41950 5 6 0 1 0 0 1
pinnumber=1
T 31650 41950 5 6 0 0 0 0 1
pinseq=1
T 31650 41950 5 6 0 1 0 0 1
pinlabel=1
T 31650 41950 5 6 0 1 0 0 1
pintype=pwr
}
L 31450 42100 31750 42100 3 0 0 0 -1 -1
T 31475 42150 9 8 1 0 0 0 1
+5V
T 31700 41900 8 8 0 0 0 0 1
net=+5V:1
]
C 29500 42800 1 0 0 EMBEDDEDgnd-1.sym
[
L 29580 42810 29620 42810 3 0 0 0 -1 -1
L 29555 42850 29645 42850 3 0 0 0 -1 -1
L 29500 42900 29700 42900 3 0 0 0 -1 -1
P 29600 42900 29600 43100 1 0 1
{
T 29658 42961 5 4 0 1 0 0 1
pintype=pwr
T 29658 42961 5 4 0 1 0 0 1
pinlabel=1
T 29658 42961 5 4 0 0 0 0 1
pinseq=1
T 29658 42961 5 4 0 1 0 0 1
pinnumber=1
}
T 29800 42850 8 10 0 0 0 0 1
net=GND:1
]
C 31500 42800 1 0 0 EMBEDDEDgnd-1.sym
[
L 31580 42810 31620 42810 3 0 0 0 -1 -1
L 31555 42850 31645 42850 3 0 0 0 -1 -1
L 31500 42900 31700 42900 3 0 0 0 -1 -1
P 31600 42900 31600 43100 1 0 1
{
T 31658 42961 5 4 0 1 0 0 1
pintype=pwr
T 31658 42961 5 4 0 1 0 0 1
pinlabel=1
T 31658 42961 5 4 0 0 0 0 1
pinseq=1
T 31658 42961 5 4 0 1 0 0 1
pinnumber=1
}
T 31800 42850 8 10 0 0 0 0 1
net=GND:1
]
N 29600 43100 29900 43100 4
N 31300 43100 31600 43100 4
C 29500 34000 1 0 0 EMBEDDEDgnd-1.sym
[
P 29600 34100 29600 34300 1 0 1
{
T 29658 34161 5 4 0 1 0 0 1
pinnumber=1
T 29658 34161 5 4 0 0 0 0 1
pinseq=1
T 29658 34161 5 4 0 1 0 0 1
pinlabel=1
T 29658 34161 5 4 0 1 0 0 1
pintype=pwr
}
L 29500 34100 29700 34100 3 0 0 0 -1 -1
L 29555 34050 29645 34050 3 0 0 0 -1 -1
L 29580 34010 29620 34010 3 0 0 0 -1 -1
T 29800 34050 8 10 0 0 0 0 1
net=GND:1
]
C 31500 34000 1 0 0 EMBEDDEDgnd-1.sym
[
L 31580 34010 31620 34010 3 0 0 0 -1 -1
L 31555 34050 31645 34050 3 0 0 0 -1 -1
L 31500 34100 31700 34100 3 0 0 0 -1 -1
P 31600 34100 31600 34300 1 0 1
{
T 31658 34161 5 4 0 1 0 0 1
pintype=pwr
T 31658 34161 5 4 0 1 0 0 1
pinlabel=1
T 31658 34161 5 4 0 0 0 0 1
pinseq=1
T 31658 34161 5 4 0 1 0 0 1
pinnumber=1
}
T 31800 34050 8 10 0 0 0 0 1
net=GND:1
]
N 29900 34700 29600 34700 4
N 29600 34700 29600 34300 4
N 31300 34700 31600 34700 4
N 31600 34700 31600 34300 4
N 29900 34300 29600 34300 4
N 31600 34300 31300 34300 4
N 30800 31800 33300 31800 4
{
T 30900 31800 5 10 1 1 0 0 1
netname=I2C2_SDA
}
N 30800 31400 33300 31400 4
{
T 30900 31400 5 10 1 1 0 0 1
netname=I2C2_SCL
}
N 31300 39500 32200 39500 4
{
T 31300 39500 5 10 1 1 0 0 1
netname=I2C2_SDA
}
N 29000 39500 29900 39500 4
{
T 29000 39500 5 10 1 1 0 0 1
netname=I2C2_SCL
}
N 29000 39900 29900 39900 4
N 31300 39900 32200 39900 4
N 29000 39100 29900 39100 4
N 31300 39100 32200 39100 4
C 32200 39800 1 0 0 EMBEDDEDoutput-1.sym
[
P 32200 39900 32400 39900 1 0 0
{
T 32450 39850 5 6 0 1 0 0 1
pinnumber=1
T 32450 39850 5 6 0 0 0 0 1
pinseq=1
}
L 32400 40000 32400 39800 3 0 0 0 -1 -1
L 32400 40000 32900 40000 3 0 0 0 -1 -1
L 32900 40000 33000 39900 3 0 0 0 -1 -1
L 33000 39900 32900 39800 3 0 0 0 -1 -1
L 32900 39800 32400 39800 3 0 0 0 -1 -1
T 32300 40100 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 32300 40100 5 10 0 0 0 0 1
device=OUTPUT
T 32200 39800 5 10 0 1 180 0 1
net=SPI0_D1:1
T 33100 39800 5 10 1 1 0 0 1
value=SPI0_D1
}
C 32200 39000 1 0 0 EMBEDDEDoutput-1.sym
[
L 32900 39000 32400 39000 3 0 0 0 -1 -1
L 33000 39100 32900 39000 3 0 0 0 -1 -1
L 32900 39200 33000 39100 3 0 0 0 -1 -1
L 32400 39200 32900 39200 3 0 0 0 -1 -1
L 32400 39200 32400 39000 3 0 0 0 -1 -1
P 32200 39100 32400 39100 1 0 0
{
T 32450 39050 5 6 0 0 0 0 1
pinseq=1
T 32450 39050 5 6 0 1 0 0 1
pinnumber=1
}
T 32300 39300 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 32300 39300 5 10 0 0 0 0 1
device=OUTPUT
T 32200 39000 5 10 0 1 180 0 1
net=SPI0_SCLK:1
T 33100 39000 5 10 1 1 0 0 1
value=SPI0_SCLK
}
C 29000 39800 1 0 1 EMBEDDEDoutput-1.sym
[
L 28300 39800 28800 39800 3 0 0 0 -1 -1
L 28200 39900 28300 39800 3 0 0 0 -1 -1
L 28300 40000 28200 39900 3 0 0 0 -1 -1
L 28800 40000 28300 40000 3 0 0 0 -1 -1
L 28800 40000 28800 39800 3 0 0 0 -1 -1
P 29000 39900 28800 39900 1 0 0
{
T 28750 39850 5 6 0 0 0 6 1
pinseq=1
T 28750 39850 5 6 0 1 0 6 1
pinnumber=1
}
T 28900 40100 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 28900 40100 5 10 0 0 0 6 1
device=OUTPUT
T 29000 39800 5 10 0 1 180 6 1
net=SPI0_CS0:1
T 28100 39800 5 10 1 1 0 6 1
value=SPI0_CS0
}
C 29000 39000 1 0 1 EMBEDDEDoutput-1.sym
[
P 29000 39100 28800 39100 1 0 0
{
T 28750 39050 5 6 0 1 0 6 1
pinnumber=1
T 28750 39050 5 6 0 0 0 6 1
pinseq=1
}
L 28800 39200 28800 39000 3 0 0 0 -1 -1
L 28800 39200 28300 39200 3 0 0 0 -1 -1
L 28300 39200 28200 39100 3 0 0 0 -1 -1
L 28200 39100 28300 39000 3 0 0 0 -1 -1
L 28300 39000 28800 39000 3 0 0 0 -1 -1
T 28900 39300 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 28900 39300 5 10 0 0 0 6 1
device=OUTPUT
T 29000 39000 5 10 0 1 180 6 1
net=SPI0_D0:1
T 28100 39000 5 10 1 1 0 6 1
value=SPI0_D0
}
N 29000 35100 29900 35100 4
C 29000 35000 1 0 1 EMBEDDEDoutput-1.sym
[
L 28300 35000 28800 35000 3 0 0 0 -1 -1
L 28200 35100 28300 35000 3 0 0 0 -1 -1
L 28300 35200 28200 35100 3 0 0 0 -1 -1
L 28800 35200 28300 35200 3 0 0 0 -1 -1
L 28800 35200 28800 35000 3 0 0 0 -1 -1
P 29000 35100 28800 35100 1 0 0
{
T 28750 35050 5 6 0 0 0 6 1
pinseq=1
T 28750 35050 5 6 0 1 0 6 1
pinnumber=1
}
T 28900 35300 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 28900 35300 5 10 0 0 0 6 1
device=OUTPUT
T 29000 35000 5 10 0 1 180 6 1
net=CLKOUT2:1
T 28100 35000 5 10 1 1 0 6 1
value=CLKOUT2
}
C 20400 29400 1 270 0 EMBEDDEDcapacitor-2.sym
[
L 20749 29060 20749 29160 3 0 0 0 -1 -1
L 20800 29111 20700 29111 3 0 0 0 -1 -1
A 20600 28200 700 75 30 3 0 0 0 -1 -1
L 20600 29000 20600 29200 3 0 0 0 -1 -1
L 20600 28700 20600 28900 3 0 0 0 -1 -1
L 20800 29000 20400 29000 3 0 0 0 -1 -1
P 20600 28500 20600 28700 1 0 0
{
T 20650 28650 5 8 1 1 270 0 1
pinnumber=2
T 20550 28700 5 8 0 1 270 2 1
pinseq=2
T 20600 28750 9 8 0 1 270 6 1
pinlabel=-
T 20600 28750 5 8 0 1 270 8 1
pintype=pas
}
P 20600 29400 20600 29200 1 0 0
{
T 20650 29250 5 8 1 1 270 6 1
pinnumber=1
T 20550 29200 5 8 0 1 270 8 1
pinseq=1
T 20600 29150 9 8 0 1 270 0 1
pinlabel=+
T 20600 29150 5 8 0 1 270 2 1
pintype=pas
}
T 21300 29200 5 10 0 0 270 0 1
symversion=0.1
T 21500 29200 5 10 0 0 270 0 1
numslots=0
T 21700 29200 5 10 0 0 270 0 1
description=polarized capacitor
T 20900 29200 8 10 0 1 270 0 1
refdes=C?
T 21100 29200 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
]
{
T 21100 29200 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 20400 29400 5 10 0 0 0 0 1
footprint=1206_pol
T 20900 29000 5 10 1 1 0 0 1
refdes=C302
T 20900 28800 5 10 1 1 0 0 1
value=10uF 10V
}
C 32200 41000 1 0 0 EMBEDDEDoutput-1.sym
[
P 32200 41100 32400 41100 1 0 0
{
T 32450 41050 5 6 0 1 0 0 1
pinnumber=1
T 32450 41050 5 6 0 0 0 0 1
pinseq=1
}
L 32400 41200 32400 41000 3 0 0 0 -1 -1
L 32400 41200 32900 41200 3 0 0 0 -1 -1
L 32900 41200 33000 41100 3 0 0 0 -1 -1
L 33000 41100 32900 41000 3 0 0 0 -1 -1
L 32900 41000 32400 41000 3 0 0 0 -1 -1
T 32300 41300 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 32300 41300 5 10 0 0 0 0 1
device=OUTPUT
T 32200 41000 5 10 0 1 180 0 1
net=GPMC_BE1N:1
T 33100 41000 5 10 1 1 0 0 1
value=GPMC_BE1N
}
N 31300 41100 32200 41100 4
T 30600 27800 9 10 1 0 0 0 1
3
T 32100 27800 9 10 1 0 0 0 1
3
T 34500 28100 9 10 1 0 0 0 1
-
T 30700 28500 9 10 1 0 0 0 1
BCC HFSDR V0.1:Beaglebone Interface/Power Supplies
T 20700 32500 9 10 1 0 0 0 1
+1.2V
T 19300 43500 9 10 1 0 0 0 2
BeagleBone Expansion
Connector P8
T 29700 43500 9 10 1 0 0 0 2
BeagleBone Expansion
Connector P9
