$date
	Thu Sep  8 10:11:07 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module q4_tb $end
$var wire 1 ! f $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$var reg 1 % d $end
$scope module q4 $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 $ C $end
$var wire 1 % D $end
$var wire 1 ! f $end
$var wire 1 & g1 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0&
0%
0$
0#
0"
0!
$end
#10
1!
1%
#20
0!
0%
1$
#30
1!
1%
#40
0!
0%
0$
1#
#50
1!
1%
#60
0!
0%
1$
#70
1!
1%
#80
0!
0%
0$
0#
1"
#90
1!
1%
#100
0!
1&
0%
1$
#110
1%
#120
0&
0%
0$
1#
#130
1!
1%
#140
0!
1&
0%
1$
#150
1%
#160
