#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Dec 13 02:02:04 2019
# Process ID: 23080
# Current directory: C:/Users/a/Desktop/MIPS32
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13000 C:\Users\a\Desktop\MIPS32\pipelineX.xpr
# Log file: C:/Users/a/Desktop/MIPS32/vivado.log
# Journal file: C:/Users/a/Desktop/MIPS32\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/a/Desktop/MIPS32/pipelineX.xpr
update_compile_order -fileset sources_1
launch_simulation
open_wave_config C:/Users/a/Desktop/MIPS32/testbench_behav.wcfg
source testbench.tcl
run 2000 ns
set_property -dict [list CONFIG.Coe_File {C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip/inst_mem/ref_code/coe/9.Memory_Inst_Test/inst_rom.coe}] [get_ips inst_mem]
export_ip_user_files -of_objects  [get_files C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip/inst_mem/inst_mem.xci] -no_script -reset -force -quiet
remove_files  -fileset inst_mem C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip/inst_mem/inst_mem.xci
file delete -force C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip/inst_mem
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name inst_mem -dir c:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {inst_mem} CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Enable_32bit_Address {true} CONFIG.Byte_Size {8} CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {256} CONFIG.Read_Width_A {32} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip/ref_code/coe/9.Memory_Inst_Test/inst_rom.coe} CONFIG.Fill_Remaining_Memory_Locations {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Port_A_Write_Rate {0} CONFIG.EN_SAFETY_CKT {false}] [get_ips inst_mem]
generate_target {instantiation_template} [get_files c:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip/inst_mem/inst_mem.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  c:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip/inst_mem/inst_mem.xci]
catch { config_ip_cache -export [get_ips -all inst_mem] }
export_ip_user_files -of_objects [get_files c:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip/inst_mem/inst_mem.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip/inst_mem/inst_mem.xci]
launch_runs -jobs 2 inst_mem_synth_1
export_simulation -of_objects [get_files c:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip/inst_mem/inst_mem.xci] -directory C:/Users/a/Desktop/MIPS32/pipelineX.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/a/Desktop/MIPS32/pipelineX.ip_user_files -ipstatic_source_dir C:/Users/a/Desktop/MIPS32/pipelineX.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/a/Desktop/MIPS32/pipelineX.cache/compile_simlib/modelsim} {questa=C:/Users/a/Desktop/MIPS32/pipelineX.cache/compile_simlib/questa} {riviera=C:/Users/a/Desktop/MIPS32/pipelineX.cache/compile_simlib/riviera} {activehdl=C:/Users/a/Desktop/MIPS32/pipelineX.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
save_wave_config {C:/Users/a/Desktop/MIPS32/testbench_behav.wcfg}
relaunch_sim
set_property -dict [list CONFIG.Coe_File {c:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip/ref_code/coe/9.Memory_Inst_Test/inst_rom.coe}] [get_ips inst_mem]
generate_target all [get_files  c:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip/inst_mem/inst_mem.xci]
catch { config_ip_cache -export [get_ips -all inst_mem] }
export_ip_user_files -of_objects [get_files c:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip/inst_mem/inst_mem.xci] -no_script -sync -force -quiet
reset_run inst_mem_synth_1
launch_runs -jobs 2 inst_mem_synth_1
export_simulation -of_objects [get_files c:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip/inst_mem/inst_mem.xci] -directory C:/Users/a/Desktop/MIPS32/pipelineX.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/a/Desktop/MIPS32/pipelineX.ip_user_files -ipstatic_source_dir C:/Users/a/Desktop/MIPS32/pipelineX.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/a/Desktop/MIPS32/pipelineX.cache/compile_simlib/modelsim} {questa=C:/Users/a/Desktop/MIPS32/pipelineX.cache/compile_simlib/questa} {riviera=C:/Users/a/Desktop/MIPS32/pipelineX.cache/compile_simlib/riviera} {activehdl=C:/Users/a/Desktop/MIPS32/pipelineX.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
generate_target all [get_files  c:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip/inst_mem/inst_mem.xci]
catch { config_ip_cache -export [get_ips -all inst_mem] }
export_ip_user_files -of_objects [get_files c:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip/inst_mem/inst_mem.xci] -no_script -sync -force -quiet
reset_run inst_mem_synth_1
launch_runs -jobs 2 inst_mem_synth_1
export_simulation -of_objects [get_files c:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip/inst_mem/inst_mem.xci] -directory C:/Users/a/Desktop/MIPS32/pipelineX.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/a/Desktop/MIPS32/pipelineX.ip_user_files -ipstatic_source_dir C:/Users/a/Desktop/MIPS32/pipelineX.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/a/Desktop/MIPS32/pipelineX.cache/compile_simlib/modelsim} {questa=C:/Users/a/Desktop/MIPS32/pipelineX.cache/compile_simlib/questa} {riviera=C:/Users/a/Desktop/MIPS32/pipelineX.cache/compile_simlib/riviera} {activehdl=C:/Users/a/Desktop/MIPS32/pipelineX.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
export_ip_user_files -of_objects  [get_files c:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip/inst_mem/inst_mem.xci] -no_script -reset -force -quiet
remove_files  -fileset inst_mem c:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip/inst_mem/inst_mem.xci
file delete -force c:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip/inst_mem
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name inst_mem -dir c:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {inst_mem} CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Enable_32bit_Address {true} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {8} CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {256} CONFIG.Read_Width_A {32} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip/ref_code/coe/7.J_Inst_Test/inst_rom.coe} CONFIG.Fill_Remaining_Memory_Locations {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Port_A_Write_Rate {0} CONFIG.EN_SAFETY_CKT {false}] [get_ips inst_mem]
generate_target {instantiation_template} [get_files c:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip/inst_mem/inst_mem.xci]
generate_target all [get_files  c:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip/inst_mem/inst_mem.xci]
catch { config_ip_cache -export [get_ips -all inst_mem] }
export_ip_user_files -of_objects [get_files c:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip/inst_mem/inst_mem.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip/inst_mem/inst_mem.xci]
launch_runs -jobs 2 inst_mem_synth_1
export_simulation -of_objects [get_files c:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip/inst_mem/inst_mem.xci] -directory C:/Users/a/Desktop/MIPS32/pipelineX.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/a/Desktop/MIPS32/pipelineX.ip_user_files -ipstatic_source_dir C:/Users/a/Desktop/MIPS32/pipelineX.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/a/Desktop/MIPS32/pipelineX.cache/compile_simlib/modelsim} {questa=C:/Users/a/Desktop/MIPS32/pipelineX.cache/compile_simlib/questa} {riviera=C:/Users/a/Desktop/MIPS32/pipelineX.cache/compile_simlib/riviera} {activehdl=C:/Users/a/Desktop/MIPS32/pipelineX.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
run 1000 ns
save_wave_config {C:/Users/a/Desktop/MIPS32/testbench_behav.wcfg}
set_property -dict [list CONFIG.Coe_File {C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip/ref_code/coe/10.M_Inst_Hazard_Test/inst_rom.coe}] [get_ips inst_mem]
generate_target all [get_files  c:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip/inst_mem/inst_mem.xci]
catch { config_ip_cache -export [get_ips -all inst_mem] }
export_ip_user_files -of_objects [get_files c:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip/inst_mem/inst_mem.xci] -no_script -sync -force -quiet
reset_run inst_mem_synth_1
launch_runs -jobs 2 inst_mem_synth_1
export_simulation -of_objects [get_files c:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip/inst_mem/inst_mem.xci] -directory C:/Users/a/Desktop/MIPS32/pipelineX.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/a/Desktop/MIPS32/pipelineX.ip_user_files -ipstatic_source_dir C:/Users/a/Desktop/MIPS32/pipelineX.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/a/Desktop/MIPS32/pipelineX.cache/compile_simlib/modelsim} {questa=C:/Users/a/Desktop/MIPS32/pipelineX.cache/compile_simlib/questa} {riviera=C:/Users/a/Desktop/MIPS32/pipelineX.cache/compile_simlib/riviera} {activehdl=C:/Users/a/Desktop/MIPS32/pipelineX.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
close_sim
