[{"commit":{"message":"Fix assertions"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"23d9add966f33fc907b4c8de81f960f234ca1c34"},{"commit":{"message":"Add assertions"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"f9efaa3db7de2ee9a1912c42e2e27a94c6a15b26"},{"commit":{"message":"Comment"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"fdce6f8c333f7de73c835349eaf61887a571202f"},{"commit":{"message":"8347489: RISC-V: Misaligned memory access with COH"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"2ff64eb81a995c1cdcf88b6a9596377f15ae4835"}]