Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Jan  3 23:51:33 2025
| Host         : DESKTOP-M13T56A running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file NEXYS4_DDR_timing_summary_routed.rpt -pb NEXYS4_DDR_timing_summary_routed.pb -rpx NEXYS4_DDR_timing_summary_routed.rpx -warn_on_violation
| Design       : NEXYS4_DDR
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 1596 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.049        0.000                      0                 4001        0.063        0.000                      0                 4001        3.000        0.000                       0                  1602  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
CLK100MHZ             {0.000 5.000}      10.000          100.000         
  clk_out1_sys_clk    {0.000 5.000}      10.000          100.000         
  clkfbout_sys_clk    {0.000 5.000}      10.000          100.000         
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_sys_clk_1  {0.000 5.000}      10.000          100.000         
  clkfbout_sys_clk_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_sys_clk          1.049        0.000                      0                 4001        0.137        0.000                      0                 4001        4.230        0.000                       0                  1598  
  clkfbout_sys_clk                                                                                                                                                      8.408        0.000                       0                     3  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_sys_clk_1        1.050        0.000                      0                 4001        0.137        0.000                      0                 4001        4.230        0.000                       0                  1598  
  clkfbout_sys_clk_1                                                                                                                                                    8.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_sys_clk_1  clk_out1_sys_clk          1.049        0.000                      0                 4001        0.063        0.000                      0                 4001  
clk_out1_sys_clk    clk_out1_sys_clk_1        1.049        0.000                      0                 4001        0.063        0.000                      0                 4001  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk
  To Clock:  clk_out1_sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.049ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.230ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.049ns  (required time - arrival time)
  Source:                 div_inst/icmp_ln32_10_reg_1581_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        8.867ns  (logic 2.849ns (32.132%)  route 6.018ns (67.868%))
  Logic Levels:           17  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.649ns = ( 9.351 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.253ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        1.364    -0.253    div_inst/clk_out1
    SLICE_X30Y30         FDRE                                         r  div_inst/icmp_ln32_10_reg_1581_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         FDRE (Prop_fdre_C_Q)         0.393     0.140 r  div_inst/icmp_ln32_10_reg_1581_reg[0]/Q
                         net (fo=106, routed)         0.992     1.132    div_inst/icmp_ln32_10_reg_1581
    SLICE_X30Y33         LUT3 (Prop_lut3_I1_O)        0.100     1.232 r  div_inst/quotient_0_preg[1]_i_23/O
                         net (fo=1, routed)           0.605     1.837    div_inst/trunc_ln37_18_fu_1236_p1__0[3]
    SLICE_X30Y31         LUT5 (Prop_lut5_I0_O)        0.234     2.071 r  div_inst/quotient_0_preg[1]_i_7/O
                         net (fo=1, routed)           0.285     2.356    div_inst/quotient_0_preg[1]_i_7_n_1
    SLICE_X30Y30         LUT6 (Prop_lut6_I0_O)        0.097     2.453 r  div_inst/quotient_0_preg[1]_i_2/O
                         net (fo=1, routed)           0.324     2.778    div_inst/quotient_0_preg[1]_i_2_n_1
    SLICE_X30Y30         LUT5 (Prop_lut5_I0_O)        0.097     2.875 r  div_inst/quotient_0_preg[1]_i_1/O
                         net (fo=25, routed)          0.501     3.376    div_inst/quotient_0_preg[1]_i_1_n_1
    SLICE_X31Y27         LUT2 (Prop_lut2_I1_O)        0.097     3.473 r  div_inst/remainder_0_preg[4]_i_11/O
                         net (fo=1, routed)           0.000     3.473    div_inst/remainder_0_preg[4]_i_11_n_1
    SLICE_X31Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.868 r  div_inst/remainder_0_preg_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.868    div_inst/remainder_0_preg_reg[4]_i_3_n_1
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.957 r  div_inst/remainder_0_preg_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.957    div_inst/remainder_0_preg_reg[8]_i_3_n_1
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.046 r  div_inst/remainder_0_preg_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.046    div_inst/remainder_0_preg_reg[12]_i_3_n_1
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.135 r  div_inst/remainder_0_preg_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.135    div_inst/remainder_0_preg_reg[16]_i_3_n_1
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.224 r  div_inst/remainder_0_preg_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.224    div_inst/remainder_0_preg_reg[20]_i_3_n_1
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.454 r  div_inst/remainder_0_preg_reg[24]_i_3/O[1]
                         net (fo=11, routed)          0.502     4.956    div_inst/add_ln37_9_reg_1587_reg[27]_0[19]
    SLICE_X34Y32         LUT4 (Prop_lut4_I0_O)        0.225     5.181 r  div_inst/quotient_0_preg[0]_i_14/O
                         net (fo=2, routed)           0.511     5.692    div_inst/quotient_0_preg[0]_i_14_n_1
    SLICE_X34Y32         LUT5 (Prop_lut5_I4_O)        0.100     5.792 r  div_inst/quotient_0_preg[0]_i_6/O
                         net (fo=3, routed)           0.308     6.100    div_inst/quotient_0_preg[0]_i_6_n_1
    SLICE_X34Y32         LUT6 (Prop_lut6_I5_O)        0.234     6.334 r  div_inst/quotient_0_preg[0]_i_1/O
                         net (fo=134, routed)         0.987     7.321    div_inst/quotient_0_preg[0]_i_1_n_1
    SLICE_X31Y17         LUT6 (Prop_lut6_I4_O)        0.097     7.418 r  div_inst/udm_csr_rdata[0]_i_12/O
                         net (fo=1, routed)           0.398     7.816    div_inst/udm_csr_rdata[0]_i_12_n_1
    SLICE_X31Y17         LUT5 (Prop_lut5_I3_O)        0.097     7.913 r  div_inst/udm_csr_rdata[0]_i_3/O
                         net (fo=1, routed)           0.603     8.517    div_inst/udm_csr_rdata[0]_i_3_n_1
    SLICE_X32Y20         LUT6 (Prop_lut6_I1_O)        0.097     8.614 r  div_inst/udm_csr_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     8.614    div_inst_n_45
    SLICE_X32Y20         FDRE                                         r  udm_csr_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        1.256     9.351    clk_gen
    SLICE_X32Y20         FDRE                                         r  udm_csr_rdata_reg[0]/C
                         clock pessimism              0.353     9.705    
                         clock uncertainty           -0.074     9.630    
    SLICE_X32Y20         FDRE (Setup_fdre_C_D)        0.032     9.662    udm_csr_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                          9.662    
                         arrival time                          -8.614    
  -------------------------------------------------------------------
                         slack                                  1.049    

Slack (MET) :             1.149ns  (required time - arrival time)
  Source:                 div_inst/icmp_ln32_10_reg_1581_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        8.763ns  (logic 2.849ns (32.511%)  route 5.914ns (67.489%))
  Logic Levels:           17  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.652ns = ( 9.348 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.253ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        1.364    -0.253    div_inst/clk_out1
    SLICE_X30Y30         FDRE                                         r  div_inst/icmp_ln32_10_reg_1581_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         FDRE (Prop_fdre_C_Q)         0.393     0.140 r  div_inst/icmp_ln32_10_reg_1581_reg[0]/Q
                         net (fo=106, routed)         0.992     1.132    div_inst/icmp_ln32_10_reg_1581
    SLICE_X30Y33         LUT3 (Prop_lut3_I1_O)        0.100     1.232 r  div_inst/quotient_0_preg[1]_i_23/O
                         net (fo=1, routed)           0.605     1.837    div_inst/trunc_ln37_18_fu_1236_p1__0[3]
    SLICE_X30Y31         LUT5 (Prop_lut5_I0_O)        0.234     2.071 r  div_inst/quotient_0_preg[1]_i_7/O
                         net (fo=1, routed)           0.285     2.356    div_inst/quotient_0_preg[1]_i_7_n_1
    SLICE_X30Y30         LUT6 (Prop_lut6_I0_O)        0.097     2.453 r  div_inst/quotient_0_preg[1]_i_2/O
                         net (fo=1, routed)           0.324     2.778    div_inst/quotient_0_preg[1]_i_2_n_1
    SLICE_X30Y30         LUT5 (Prop_lut5_I0_O)        0.097     2.875 r  div_inst/quotient_0_preg[1]_i_1/O
                         net (fo=25, routed)          0.501     3.376    div_inst/quotient_0_preg[1]_i_1_n_1
    SLICE_X31Y27         LUT2 (Prop_lut2_I1_O)        0.097     3.473 r  div_inst/remainder_0_preg[4]_i_11/O
                         net (fo=1, routed)           0.000     3.473    div_inst/remainder_0_preg[4]_i_11_n_1
    SLICE_X31Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.868 r  div_inst/remainder_0_preg_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.868    div_inst/remainder_0_preg_reg[4]_i_3_n_1
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.957 r  div_inst/remainder_0_preg_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.957    div_inst/remainder_0_preg_reg[8]_i_3_n_1
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.046 r  div_inst/remainder_0_preg_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.046    div_inst/remainder_0_preg_reg[12]_i_3_n_1
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.135 r  div_inst/remainder_0_preg_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.135    div_inst/remainder_0_preg_reg[16]_i_3_n_1
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.224 r  div_inst/remainder_0_preg_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.224    div_inst/remainder_0_preg_reg[20]_i_3_n_1
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.454 r  div_inst/remainder_0_preg_reg[24]_i_3/O[1]
                         net (fo=11, routed)          0.502     4.956    div_inst/add_ln37_9_reg_1587_reg[27]_0[19]
    SLICE_X34Y32         LUT4 (Prop_lut4_I0_O)        0.225     5.181 r  div_inst/quotient_0_preg[0]_i_14/O
                         net (fo=2, routed)           0.511     5.692    div_inst/quotient_0_preg[0]_i_14_n_1
    SLICE_X34Y32         LUT5 (Prop_lut5_I4_O)        0.100     5.792 r  div_inst/quotient_0_preg[0]_i_6/O
                         net (fo=3, routed)           0.463     6.255    div_inst/quotient_0_preg[0]_i_6_n_1
    SLICE_X35Y32         LUT6 (Prop_lut6_I5_O)        0.234     6.489 r  div_inst/remainder_0_preg[31]_i_3/O
                         net (fo=131, routed)         0.624     7.113    div_inst/remainder_0_preg[31]_i_3_n_1
    SLICE_X38Y29         LUT6 (Prop_lut6_I3_O)        0.097     7.210 r  div_inst/udm_csr_rdata[14]_i_10/O
                         net (fo=1, routed)           0.494     7.705    div_inst/udm_csr_rdata[14]_i_10_n_1
    SLICE_X38Y29         LUT5 (Prop_lut5_I4_O)        0.097     7.802 r  div_inst/udm_csr_rdata[14]_i_3/O
                         net (fo=1, routed)           0.612     8.413    div_inst/udm_csr_rdata[14]_i_3_n_1
    SLICE_X37Y28         LUT6 (Prop_lut6_I2_O)        0.097     8.510 r  div_inst/udm_csr_rdata[14]_i_1/O
                         net (fo=1, routed)           0.000     8.510    div_inst_n_31
    SLICE_X37Y28         FDRE                                         r  udm_csr_rdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        1.253     9.348    clk_gen
    SLICE_X37Y28         FDRE                                         r  udm_csr_rdata_reg[14]/C
                         clock pessimism              0.353     9.702    
                         clock uncertainty           -0.074     9.627    
    SLICE_X37Y28         FDRE (Setup_fdre_C_D)        0.032     9.659    udm_csr_rdata_reg[14]
  -------------------------------------------------------------------
                         required time                          9.659    
                         arrival time                          -8.510    
  -------------------------------------------------------------------
                         slack                                  1.149    

Slack (MET) :             1.154ns  (required time - arrival time)
  Source:                 div_inst/icmp_ln32_10_reg_1581_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        8.802ns  (logic 2.849ns (32.367%)  route 5.953ns (67.633%))
  Logic Levels:           17  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.646ns = ( 9.354 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.253ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        1.364    -0.253    div_inst/clk_out1
    SLICE_X30Y30         FDRE                                         r  div_inst/icmp_ln32_10_reg_1581_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         FDRE (Prop_fdre_C_Q)         0.393     0.140 r  div_inst/icmp_ln32_10_reg_1581_reg[0]/Q
                         net (fo=106, routed)         0.992     1.132    div_inst/icmp_ln32_10_reg_1581
    SLICE_X30Y33         LUT3 (Prop_lut3_I1_O)        0.100     1.232 r  div_inst/quotient_0_preg[1]_i_23/O
                         net (fo=1, routed)           0.605     1.837    div_inst/trunc_ln37_18_fu_1236_p1__0[3]
    SLICE_X30Y31         LUT5 (Prop_lut5_I0_O)        0.234     2.071 r  div_inst/quotient_0_preg[1]_i_7/O
                         net (fo=1, routed)           0.285     2.356    div_inst/quotient_0_preg[1]_i_7_n_1
    SLICE_X30Y30         LUT6 (Prop_lut6_I0_O)        0.097     2.453 r  div_inst/quotient_0_preg[1]_i_2/O
                         net (fo=1, routed)           0.324     2.778    div_inst/quotient_0_preg[1]_i_2_n_1
    SLICE_X30Y30         LUT5 (Prop_lut5_I0_O)        0.097     2.875 r  div_inst/quotient_0_preg[1]_i_1/O
                         net (fo=25, routed)          0.501     3.376    div_inst/quotient_0_preg[1]_i_1_n_1
    SLICE_X31Y27         LUT2 (Prop_lut2_I1_O)        0.097     3.473 r  div_inst/remainder_0_preg[4]_i_11/O
                         net (fo=1, routed)           0.000     3.473    div_inst/remainder_0_preg[4]_i_11_n_1
    SLICE_X31Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.868 r  div_inst/remainder_0_preg_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.868    div_inst/remainder_0_preg_reg[4]_i_3_n_1
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.957 r  div_inst/remainder_0_preg_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.957    div_inst/remainder_0_preg_reg[8]_i_3_n_1
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.046 r  div_inst/remainder_0_preg_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.046    div_inst/remainder_0_preg_reg[12]_i_3_n_1
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.135 r  div_inst/remainder_0_preg_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.135    div_inst/remainder_0_preg_reg[16]_i_3_n_1
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.224 r  div_inst/remainder_0_preg_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.224    div_inst/remainder_0_preg_reg[20]_i_3_n_1
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.454 r  div_inst/remainder_0_preg_reg[24]_i_3/O[1]
                         net (fo=11, routed)          0.502     4.956    div_inst/add_ln37_9_reg_1587_reg[27]_0[19]
    SLICE_X34Y32         LUT4 (Prop_lut4_I0_O)        0.225     5.181 r  div_inst/quotient_0_preg[0]_i_14/O
                         net (fo=2, routed)           0.511     5.692    div_inst/quotient_0_preg[0]_i_14_n_1
    SLICE_X34Y32         LUT5 (Prop_lut5_I4_O)        0.100     5.792 r  div_inst/quotient_0_preg[0]_i_6/O
                         net (fo=3, routed)           0.463     6.255    div_inst/quotient_0_preg[0]_i_6_n_1
    SLICE_X35Y32         LUT6 (Prop_lut6_I5_O)        0.234     6.489 r  div_inst/remainder_0_preg[31]_i_3/O
                         net (fo=131, routed)         0.850     7.340    div_inst/remainder_0_preg[31]_i_3_n_1
    SLICE_X33Y37         LUT5 (Prop_lut5_I2_O)        0.097     7.437 r  div_inst/udm_csr_rdata[27]_i_6/O
                         net (fo=1, routed)           0.399     7.836    div_inst/div_remainder[6]__0[27]
    SLICE_X34Y37         LUT6 (Prop_lut6_I0_O)        0.097     7.933 r  div_inst/udm_csr_rdata[27]_i_2/O
                         net (fo=1, routed)           0.519     8.452    div_inst/udm_csr_rdata[27]_i_2_n_1
    SLICE_X34Y34         LUT6 (Prop_lut6_I1_O)        0.097     8.549 r  div_inst/udm_csr_rdata[27]_i_1/O
                         net (fo=1, routed)           0.000     8.549    div_remainder[27]
    SLICE_X34Y34         FDRE                                         r  udm_csr_rdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        1.259     9.354    clk_gen
    SLICE_X34Y34         FDRE                                         r  udm_csr_rdata_reg[27]/C
                         clock pessimism              0.353     9.708    
                         clock uncertainty           -0.074     9.633    
    SLICE_X34Y34         FDRE (Setup_fdre_C_D)        0.070     9.703    udm_csr_rdata_reg[27]
  -------------------------------------------------------------------
                         required time                          9.703    
                         arrival time                          -8.549    
  -------------------------------------------------------------------
                         slack                                  1.154    

Slack (MET) :             1.209ns  (required time - arrival time)
  Source:                 div_inst/icmp_ln32_10_reg_1581_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        8.702ns  (logic 2.849ns (32.738%)  route 5.853ns (67.262%))
  Logic Levels:           17  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.653ns = ( 9.347 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.253ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        1.364    -0.253    div_inst/clk_out1
    SLICE_X30Y30         FDRE                                         r  div_inst/icmp_ln32_10_reg_1581_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         FDRE (Prop_fdre_C_Q)         0.393     0.140 r  div_inst/icmp_ln32_10_reg_1581_reg[0]/Q
                         net (fo=106, routed)         0.992     1.132    div_inst/icmp_ln32_10_reg_1581
    SLICE_X30Y33         LUT3 (Prop_lut3_I1_O)        0.100     1.232 r  div_inst/quotient_0_preg[1]_i_23/O
                         net (fo=1, routed)           0.605     1.837    div_inst/trunc_ln37_18_fu_1236_p1__0[3]
    SLICE_X30Y31         LUT5 (Prop_lut5_I0_O)        0.234     2.071 r  div_inst/quotient_0_preg[1]_i_7/O
                         net (fo=1, routed)           0.285     2.356    div_inst/quotient_0_preg[1]_i_7_n_1
    SLICE_X30Y30         LUT6 (Prop_lut6_I0_O)        0.097     2.453 r  div_inst/quotient_0_preg[1]_i_2/O
                         net (fo=1, routed)           0.324     2.778    div_inst/quotient_0_preg[1]_i_2_n_1
    SLICE_X30Y30         LUT5 (Prop_lut5_I0_O)        0.097     2.875 r  div_inst/quotient_0_preg[1]_i_1/O
                         net (fo=25, routed)          0.501     3.376    div_inst/quotient_0_preg[1]_i_1_n_1
    SLICE_X31Y27         LUT2 (Prop_lut2_I1_O)        0.097     3.473 r  div_inst/remainder_0_preg[4]_i_11/O
                         net (fo=1, routed)           0.000     3.473    div_inst/remainder_0_preg[4]_i_11_n_1
    SLICE_X31Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.868 r  div_inst/remainder_0_preg_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.868    div_inst/remainder_0_preg_reg[4]_i_3_n_1
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.957 r  div_inst/remainder_0_preg_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.957    div_inst/remainder_0_preg_reg[8]_i_3_n_1
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.046 r  div_inst/remainder_0_preg_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.046    div_inst/remainder_0_preg_reg[12]_i_3_n_1
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.135 r  div_inst/remainder_0_preg_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.135    div_inst/remainder_0_preg_reg[16]_i_3_n_1
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.224 r  div_inst/remainder_0_preg_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.224    div_inst/remainder_0_preg_reg[20]_i_3_n_1
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.454 r  div_inst/remainder_0_preg_reg[24]_i_3/O[1]
                         net (fo=11, routed)          0.502     4.956    div_inst/add_ln37_9_reg_1587_reg[27]_0[19]
    SLICE_X34Y32         LUT4 (Prop_lut4_I0_O)        0.225     5.181 r  div_inst/quotient_0_preg[0]_i_14/O
                         net (fo=2, routed)           0.511     5.692    div_inst/quotient_0_preg[0]_i_14_n_1
    SLICE_X34Y32         LUT5 (Prop_lut5_I4_O)        0.100     5.792 r  div_inst/quotient_0_preg[0]_i_6/O
                         net (fo=3, routed)           0.308     6.100    div_inst/quotient_0_preg[0]_i_6_n_1
    SLICE_X34Y32         LUT6 (Prop_lut6_I5_O)        0.234     6.334 r  div_inst/quotient_0_preg[0]_i_1/O
                         net (fo=134, routed)         0.692     7.026    div_inst/quotient_0_preg[0]_i_1_n_1
    SLICE_X32Y24         LUT6 (Prop_lut6_I3_O)        0.097     7.123 r  div_inst/udm_csr_rdata[1]_i_8/O
                         net (fo=1, routed)           0.611     7.734    div_inst/udm_csr_rdata[1]_i_8_n_1
    SLICE_X34Y24         LUT5 (Prop_lut5_I2_O)        0.097     7.831 r  div_inst/udm_csr_rdata[1]_i_2/O
                         net (fo=1, routed)           0.521     8.352    div_inst/udm_csr_rdata[1]_i_2_n_1
    SLICE_X33Y23         LUT6 (Prop_lut6_I0_O)        0.097     8.449 r  div_inst/udm_csr_rdata[1]_i_1/O
                         net (fo=1, routed)           0.000     8.449    div_inst_n_44
    SLICE_X33Y23         FDRE                                         r  udm_csr_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        1.252     9.347    clk_gen
    SLICE_X33Y23         FDRE                                         r  udm_csr_rdata_reg[1]/C
                         clock pessimism              0.353     9.701    
                         clock uncertainty           -0.074     9.626    
    SLICE_X33Y23         FDRE (Setup_fdre_C_D)        0.032     9.658    udm_csr_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                          9.658    
                         arrival time                          -8.449    
  -------------------------------------------------------------------
                         slack                                  1.209    

Slack (MET) :             1.215ns  (required time - arrival time)
  Source:                 div_inst/icmp_ln32_10_reg_1581_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        8.699ns  (logic 2.849ns (32.751%)  route 5.850ns (67.249%))
  Logic Levels:           17  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.649ns = ( 9.351 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.253ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        1.364    -0.253    div_inst/clk_out1
    SLICE_X30Y30         FDRE                                         r  div_inst/icmp_ln32_10_reg_1581_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         FDRE (Prop_fdre_C_Q)         0.393     0.140 r  div_inst/icmp_ln32_10_reg_1581_reg[0]/Q
                         net (fo=106, routed)         0.992     1.132    div_inst/icmp_ln32_10_reg_1581
    SLICE_X30Y33         LUT3 (Prop_lut3_I1_O)        0.100     1.232 r  div_inst/quotient_0_preg[1]_i_23/O
                         net (fo=1, routed)           0.605     1.837    div_inst/trunc_ln37_18_fu_1236_p1__0[3]
    SLICE_X30Y31         LUT5 (Prop_lut5_I0_O)        0.234     2.071 r  div_inst/quotient_0_preg[1]_i_7/O
                         net (fo=1, routed)           0.285     2.356    div_inst/quotient_0_preg[1]_i_7_n_1
    SLICE_X30Y30         LUT6 (Prop_lut6_I0_O)        0.097     2.453 r  div_inst/quotient_0_preg[1]_i_2/O
                         net (fo=1, routed)           0.324     2.778    div_inst/quotient_0_preg[1]_i_2_n_1
    SLICE_X30Y30         LUT5 (Prop_lut5_I0_O)        0.097     2.875 r  div_inst/quotient_0_preg[1]_i_1/O
                         net (fo=25, routed)          0.501     3.376    div_inst/quotient_0_preg[1]_i_1_n_1
    SLICE_X31Y27         LUT2 (Prop_lut2_I1_O)        0.097     3.473 r  div_inst/remainder_0_preg[4]_i_11/O
                         net (fo=1, routed)           0.000     3.473    div_inst/remainder_0_preg[4]_i_11_n_1
    SLICE_X31Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.868 r  div_inst/remainder_0_preg_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.868    div_inst/remainder_0_preg_reg[4]_i_3_n_1
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.957 r  div_inst/remainder_0_preg_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.957    div_inst/remainder_0_preg_reg[8]_i_3_n_1
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.046 r  div_inst/remainder_0_preg_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.046    div_inst/remainder_0_preg_reg[12]_i_3_n_1
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.135 r  div_inst/remainder_0_preg_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.135    div_inst/remainder_0_preg_reg[16]_i_3_n_1
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.224 r  div_inst/remainder_0_preg_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.224    div_inst/remainder_0_preg_reg[20]_i_3_n_1
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.454 r  div_inst/remainder_0_preg_reg[24]_i_3/O[1]
                         net (fo=11, routed)          0.502     4.956    div_inst/add_ln37_9_reg_1587_reg[27]_0[19]
    SLICE_X34Y32         LUT4 (Prop_lut4_I0_O)        0.225     5.181 r  div_inst/quotient_0_preg[0]_i_14/O
                         net (fo=2, routed)           0.511     5.692    div_inst/quotient_0_preg[0]_i_14_n_1
    SLICE_X34Y32         LUT5 (Prop_lut5_I4_O)        0.100     5.792 r  div_inst/quotient_0_preg[0]_i_6/O
                         net (fo=3, routed)           0.308     6.100    div_inst/quotient_0_preg[0]_i_6_n_1
    SLICE_X34Y32         LUT6 (Prop_lut6_I5_O)        0.234     6.334 r  div_inst/quotient_0_preg[0]_i_1/O
                         net (fo=134, routed)         0.948     7.282    div_inst/quotient_0_preg[0]_i_1_n_1
    SLICE_X34Y19         LUT6 (Prop_lut6_I3_O)        0.097     7.379 r  div_inst/udm_csr_rdata[4]_i_7/O
                         net (fo=1, routed)           0.469     7.848    div_inst/udm_csr_rdata[4]_i_7_n_1
    SLICE_X33Y19         LUT5 (Prop_lut5_I1_O)        0.097     7.945 r  div_inst/udm_csr_rdata[4]_i_2/O
                         net (fo=1, routed)           0.403     8.349    div_inst/udm_csr_rdata[4]_i_2_n_1
    SLICE_X32Y20         LUT6 (Prop_lut6_I0_O)        0.097     8.446 r  div_inst/udm_csr_rdata[4]_i_1/O
                         net (fo=1, routed)           0.000     8.446    div_inst_n_41
    SLICE_X32Y20         FDRE                                         r  udm_csr_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        1.256     9.351    clk_gen
    SLICE_X32Y20         FDRE                                         r  udm_csr_rdata_reg[4]/C
                         clock pessimism              0.353     9.705    
                         clock uncertainty           -0.074     9.630    
    SLICE_X32Y20         FDRE (Setup_fdre_C_D)        0.030     9.660    udm_csr_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                          9.660    
                         arrival time                          -8.446    
  -------------------------------------------------------------------
                         slack                                  1.215    

Slack (MET) :             1.215ns  (required time - arrival time)
  Source:                 div_inst/icmp_ln32_10_reg_1581_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        8.734ns  (logic 2.849ns (32.619%)  route 5.885ns (67.381%))
  Logic Levels:           17  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.652ns = ( 9.348 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.253ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        1.364    -0.253    div_inst/clk_out1
    SLICE_X30Y30         FDRE                                         r  div_inst/icmp_ln32_10_reg_1581_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         FDRE (Prop_fdre_C_Q)         0.393     0.140 r  div_inst/icmp_ln32_10_reg_1581_reg[0]/Q
                         net (fo=106, routed)         0.992     1.132    div_inst/icmp_ln32_10_reg_1581
    SLICE_X30Y33         LUT3 (Prop_lut3_I1_O)        0.100     1.232 r  div_inst/quotient_0_preg[1]_i_23/O
                         net (fo=1, routed)           0.605     1.837    div_inst/trunc_ln37_18_fu_1236_p1__0[3]
    SLICE_X30Y31         LUT5 (Prop_lut5_I0_O)        0.234     2.071 r  div_inst/quotient_0_preg[1]_i_7/O
                         net (fo=1, routed)           0.285     2.356    div_inst/quotient_0_preg[1]_i_7_n_1
    SLICE_X30Y30         LUT6 (Prop_lut6_I0_O)        0.097     2.453 r  div_inst/quotient_0_preg[1]_i_2/O
                         net (fo=1, routed)           0.324     2.778    div_inst/quotient_0_preg[1]_i_2_n_1
    SLICE_X30Y30         LUT5 (Prop_lut5_I0_O)        0.097     2.875 r  div_inst/quotient_0_preg[1]_i_1/O
                         net (fo=25, routed)          0.501     3.376    div_inst/quotient_0_preg[1]_i_1_n_1
    SLICE_X31Y27         LUT2 (Prop_lut2_I1_O)        0.097     3.473 r  div_inst/remainder_0_preg[4]_i_11/O
                         net (fo=1, routed)           0.000     3.473    div_inst/remainder_0_preg[4]_i_11_n_1
    SLICE_X31Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.868 r  div_inst/remainder_0_preg_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.868    div_inst/remainder_0_preg_reg[4]_i_3_n_1
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.957 r  div_inst/remainder_0_preg_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.957    div_inst/remainder_0_preg_reg[8]_i_3_n_1
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.046 r  div_inst/remainder_0_preg_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.046    div_inst/remainder_0_preg_reg[12]_i_3_n_1
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.135 r  div_inst/remainder_0_preg_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.135    div_inst/remainder_0_preg_reg[16]_i_3_n_1
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.224 r  div_inst/remainder_0_preg_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.224    div_inst/remainder_0_preg_reg[20]_i_3_n_1
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.454 r  div_inst/remainder_0_preg_reg[24]_i_3/O[1]
                         net (fo=11, routed)          0.502     4.956    div_inst/add_ln37_9_reg_1587_reg[27]_0[19]
    SLICE_X34Y32         LUT4 (Prop_lut4_I0_O)        0.225     5.181 r  div_inst/quotient_0_preg[0]_i_14/O
                         net (fo=2, routed)           0.511     5.692    div_inst/quotient_0_preg[0]_i_14_n_1
    SLICE_X34Y32         LUT5 (Prop_lut5_I4_O)        0.100     5.792 r  div_inst/quotient_0_preg[0]_i_6/O
                         net (fo=3, routed)           0.308     6.100    div_inst/quotient_0_preg[0]_i_6_n_1
    SLICE_X34Y32         LUT6 (Prop_lut6_I5_O)        0.234     6.334 r  div_inst/quotient_0_preg[0]_i_1/O
                         net (fo=134, routed)         0.828     7.162    div_inst/quotient_0_preg[0]_i_1_n_1
    SLICE_X34Y20         LUT6 (Prop_lut6_I3_O)        0.097     7.259 r  div_inst/udm_csr_rdata[3]_i_11/O
                         net (fo=1, routed)           0.568     7.826    div_inst/udm_csr_rdata[3]_i_11_n_1
    SLICE_X34Y21         LUT5 (Prop_lut5_I1_O)        0.097     7.923 r  div_inst/udm_csr_rdata[3]_i_3/O
                         net (fo=1, routed)           0.461     8.384    div_inst/udm_csr_rdata[3]_i_3_n_1
    SLICE_X34Y21         LUT6 (Prop_lut6_I1_O)        0.097     8.481 r  div_inst/udm_csr_rdata[3]_i_1/O
                         net (fo=1, routed)           0.000     8.481    div_inst_n_42
    SLICE_X34Y21         FDRE                                         r  udm_csr_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        1.253     9.348    clk_gen
    SLICE_X34Y21         FDRE                                         r  udm_csr_rdata_reg[3]/C
                         clock pessimism              0.353     9.702    
                         clock uncertainty           -0.074     9.627    
    SLICE_X34Y21         FDRE (Setup_fdre_C_D)        0.069     9.696    udm_csr_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                          9.696    
                         arrival time                          -8.481    
  -------------------------------------------------------------------
                         slack                                  1.215    

Slack (MET) :             1.248ns  (required time - arrival time)
  Source:                 div_inst/icmp_ln32_10_reg_1581_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        8.729ns  (logic 3.007ns (34.448%)  route 5.722ns (65.552%))
  Logic Levels:           17  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.642ns = ( 9.358 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.253ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        1.364    -0.253    div_inst/clk_out1
    SLICE_X30Y30         FDRE                                         r  div_inst/icmp_ln32_10_reg_1581_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         FDRE (Prop_fdre_C_Q)         0.393     0.140 r  div_inst/icmp_ln32_10_reg_1581_reg[0]/Q
                         net (fo=106, routed)         0.992     1.132    div_inst/icmp_ln32_10_reg_1581
    SLICE_X30Y33         LUT3 (Prop_lut3_I1_O)        0.100     1.232 r  div_inst/quotient_0_preg[1]_i_23/O
                         net (fo=1, routed)           0.605     1.837    div_inst/trunc_ln37_18_fu_1236_p1__0[3]
    SLICE_X30Y31         LUT5 (Prop_lut5_I0_O)        0.234     2.071 r  div_inst/quotient_0_preg[1]_i_7/O
                         net (fo=1, routed)           0.285     2.356    div_inst/quotient_0_preg[1]_i_7_n_1
    SLICE_X30Y30         LUT6 (Prop_lut6_I0_O)        0.097     2.453 r  div_inst/quotient_0_preg[1]_i_2/O
                         net (fo=1, routed)           0.324     2.778    div_inst/quotient_0_preg[1]_i_2_n_1
    SLICE_X30Y30         LUT5 (Prop_lut5_I0_O)        0.097     2.875 r  div_inst/quotient_0_preg[1]_i_1/O
                         net (fo=25, routed)          0.501     3.376    div_inst/quotient_0_preg[1]_i_1_n_1
    SLICE_X31Y27         LUT2 (Prop_lut2_I1_O)        0.097     3.473 r  div_inst/remainder_0_preg[4]_i_11/O
                         net (fo=1, routed)           0.000     3.473    div_inst/remainder_0_preg[4]_i_11_n_1
    SLICE_X31Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.868 r  div_inst/remainder_0_preg_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.868    div_inst/remainder_0_preg_reg[4]_i_3_n_1
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.957 r  div_inst/remainder_0_preg_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.957    div_inst/remainder_0_preg_reg[8]_i_3_n_1
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.046 r  div_inst/remainder_0_preg_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.046    div_inst/remainder_0_preg_reg[12]_i_3_n_1
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.135 r  div_inst/remainder_0_preg_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.135    div_inst/remainder_0_preg_reg[16]_i_3_n_1
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.224 r  div_inst/remainder_0_preg_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.224    div_inst/remainder_0_preg_reg[20]_i_3_n_1
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.454 r  div_inst/remainder_0_preg_reg[24]_i_3/O[1]
                         net (fo=11, routed)          0.502     4.956    div_inst/add_ln37_9_reg_1587_reg[27]_0[19]
    SLICE_X34Y32         LUT4 (Prop_lut4_I0_O)        0.225     5.181 r  div_inst/quotient_0_preg[0]_i_14/O
                         net (fo=2, routed)           0.511     5.692    div_inst/quotient_0_preg[0]_i_14_n_1
    SLICE_X34Y32         LUT5 (Prop_lut5_I4_O)        0.100     5.792 r  div_inst/quotient_0_preg[0]_i_6/O
                         net (fo=3, routed)           0.463     6.255    div_inst/quotient_0_preg[0]_i_6_n_1
    SLICE_X35Y32         LUT6 (Prop_lut6_I5_O)        0.234     6.489 r  div_inst/remainder_0_preg[31]_i_3/O
                         net (fo=131, routed)         0.790     7.279    div_inst/remainder_0_preg[31]_i_3_n_1
    SLICE_X29Y37         LUT5 (Prop_lut5_I2_O)        0.113     7.392 r  div_inst/udm_csr_rdata[31]_i_12/O
                         net (fo=1, routed)           0.455     7.847    div_inst/div_remainder[5]__0[31]
    SLICE_X29Y37         LUT6 (Prop_lut6_I5_O)        0.239     8.086 r  div_inst/udm_csr_rdata[31]_i_4/O
                         net (fo=1, routed)           0.293     8.379    div_inst/udm_csr_rdata[31]_i_4_n_1
    SLICE_X30Y37         LUT6 (Prop_lut6_I1_O)        0.097     8.476 r  div_inst/udm_csr_rdata[31]_i_2/O
                         net (fo=1, routed)           0.000     8.476    div_remainder[31]
    SLICE_X30Y37         FDRE                                         r  udm_csr_rdata_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        1.263     9.358    clk_gen
    SLICE_X30Y37         FDRE                                         r  udm_csr_rdata_reg[31]/C
                         clock pessimism              0.371     9.730    
                         clock uncertainty           -0.074     9.655    
    SLICE_X30Y37         FDRE (Setup_fdre_C_D)        0.069     9.724    udm_csr_rdata_reg[31]
  -------------------------------------------------------------------
                         required time                          9.724    
                         arrival time                          -8.476    
  -------------------------------------------------------------------
                         slack                                  1.248    

Slack (MET) :             1.249ns  (required time - arrival time)
  Source:                 div_inst/icmp_ln32_10_reg_1581_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        8.708ns  (logic 2.849ns (32.717%)  route 5.859ns (67.283%))
  Logic Levels:           17  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.645ns = ( 9.355 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.253ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        1.364    -0.253    div_inst/clk_out1
    SLICE_X30Y30         FDRE                                         r  div_inst/icmp_ln32_10_reg_1581_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         FDRE (Prop_fdre_C_Q)         0.393     0.140 r  div_inst/icmp_ln32_10_reg_1581_reg[0]/Q
                         net (fo=106, routed)         0.992     1.132    div_inst/icmp_ln32_10_reg_1581
    SLICE_X30Y33         LUT3 (Prop_lut3_I1_O)        0.100     1.232 r  div_inst/quotient_0_preg[1]_i_23/O
                         net (fo=1, routed)           0.605     1.837    div_inst/trunc_ln37_18_fu_1236_p1__0[3]
    SLICE_X30Y31         LUT5 (Prop_lut5_I0_O)        0.234     2.071 r  div_inst/quotient_0_preg[1]_i_7/O
                         net (fo=1, routed)           0.285     2.356    div_inst/quotient_0_preg[1]_i_7_n_1
    SLICE_X30Y30         LUT6 (Prop_lut6_I0_O)        0.097     2.453 r  div_inst/quotient_0_preg[1]_i_2/O
                         net (fo=1, routed)           0.324     2.778    div_inst/quotient_0_preg[1]_i_2_n_1
    SLICE_X30Y30         LUT5 (Prop_lut5_I0_O)        0.097     2.875 r  div_inst/quotient_0_preg[1]_i_1/O
                         net (fo=25, routed)          0.501     3.376    div_inst/quotient_0_preg[1]_i_1_n_1
    SLICE_X31Y27         LUT2 (Prop_lut2_I1_O)        0.097     3.473 r  div_inst/remainder_0_preg[4]_i_11/O
                         net (fo=1, routed)           0.000     3.473    div_inst/remainder_0_preg[4]_i_11_n_1
    SLICE_X31Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.868 r  div_inst/remainder_0_preg_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.868    div_inst/remainder_0_preg_reg[4]_i_3_n_1
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.957 r  div_inst/remainder_0_preg_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.957    div_inst/remainder_0_preg_reg[8]_i_3_n_1
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.046 r  div_inst/remainder_0_preg_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.046    div_inst/remainder_0_preg_reg[12]_i_3_n_1
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.135 r  div_inst/remainder_0_preg_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.135    div_inst/remainder_0_preg_reg[16]_i_3_n_1
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.224 r  div_inst/remainder_0_preg_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.224    div_inst/remainder_0_preg_reg[20]_i_3_n_1
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.454 r  div_inst/remainder_0_preg_reg[24]_i_3/O[1]
                         net (fo=11, routed)          0.502     4.956    div_inst/add_ln37_9_reg_1587_reg[27]_0[19]
    SLICE_X34Y32         LUT4 (Prop_lut4_I0_O)        0.225     5.181 r  div_inst/quotient_0_preg[0]_i_14/O
                         net (fo=2, routed)           0.511     5.692    div_inst/quotient_0_preg[0]_i_14_n_1
    SLICE_X34Y32         LUT5 (Prop_lut5_I4_O)        0.100     5.792 r  div_inst/quotient_0_preg[0]_i_6/O
                         net (fo=3, routed)           0.463     6.255    div_inst/quotient_0_preg[0]_i_6_n_1
    SLICE_X35Y32         LUT6 (Prop_lut6_I5_O)        0.234     6.489 r  div_inst/remainder_0_preg[31]_i_3/O
                         net (fo=131, routed)         0.645     7.134    div_inst/remainder_0_preg[31]_i_3_n_1
    SLICE_X37Y37         LUT5 (Prop_lut5_I2_O)        0.097     7.231 r  div_inst/udm_csr_rdata[24]_i_7/O
                         net (fo=1, routed)           0.447     7.678    div_inst/div_remainder[4]__0[24]
    SLICE_X37Y37         LUT6 (Prop_lut6_I1_O)        0.097     7.775 r  div_inst/udm_csr_rdata[24]_i_2/O
                         net (fo=1, routed)           0.583     8.358    div_inst/udm_csr_rdata[24]_i_2_n_1
    SLICE_X38Y37         LUT6 (Prop_lut6_I1_O)        0.097     8.455 r  div_inst/udm_csr_rdata[24]_i_1/O
                         net (fo=1, routed)           0.000     8.455    div_remainder[24]
    SLICE_X38Y37         FDRE                                         r  udm_csr_rdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        1.260     9.355    clk_gen
    SLICE_X38Y37         FDRE                                         r  udm_csr_rdata_reg[24]/C
                         clock pessimism              0.353     9.709    
                         clock uncertainty           -0.074     9.634    
    SLICE_X38Y37         FDRE (Setup_fdre_C_D)        0.069     9.703    udm_csr_rdata_reg[24]
  -------------------------------------------------------------------
                         required time                          9.703    
                         arrival time                          -8.455    
  -------------------------------------------------------------------
                         slack                                  1.249    

Slack (MET) :             1.283ns  (required time - arrival time)
  Source:                 div_inst/icmp_ln32_10_reg_1581_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        8.633ns  (logic 2.849ns (33.000%)  route 5.784ns (67.000%))
  Logic Levels:           17  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.646ns = ( 9.354 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.253ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        1.364    -0.253    div_inst/clk_out1
    SLICE_X30Y30         FDRE                                         r  div_inst/icmp_ln32_10_reg_1581_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         FDRE (Prop_fdre_C_Q)         0.393     0.140 r  div_inst/icmp_ln32_10_reg_1581_reg[0]/Q
                         net (fo=106, routed)         0.992     1.132    div_inst/icmp_ln32_10_reg_1581
    SLICE_X30Y33         LUT3 (Prop_lut3_I1_O)        0.100     1.232 r  div_inst/quotient_0_preg[1]_i_23/O
                         net (fo=1, routed)           0.605     1.837    div_inst/trunc_ln37_18_fu_1236_p1__0[3]
    SLICE_X30Y31         LUT5 (Prop_lut5_I0_O)        0.234     2.071 r  div_inst/quotient_0_preg[1]_i_7/O
                         net (fo=1, routed)           0.285     2.356    div_inst/quotient_0_preg[1]_i_7_n_1
    SLICE_X30Y30         LUT6 (Prop_lut6_I0_O)        0.097     2.453 r  div_inst/quotient_0_preg[1]_i_2/O
                         net (fo=1, routed)           0.324     2.778    div_inst/quotient_0_preg[1]_i_2_n_1
    SLICE_X30Y30         LUT5 (Prop_lut5_I0_O)        0.097     2.875 r  div_inst/quotient_0_preg[1]_i_1/O
                         net (fo=25, routed)          0.501     3.376    div_inst/quotient_0_preg[1]_i_1_n_1
    SLICE_X31Y27         LUT2 (Prop_lut2_I1_O)        0.097     3.473 r  div_inst/remainder_0_preg[4]_i_11/O
                         net (fo=1, routed)           0.000     3.473    div_inst/remainder_0_preg[4]_i_11_n_1
    SLICE_X31Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.868 r  div_inst/remainder_0_preg_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.868    div_inst/remainder_0_preg_reg[4]_i_3_n_1
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.957 r  div_inst/remainder_0_preg_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.957    div_inst/remainder_0_preg_reg[8]_i_3_n_1
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.046 r  div_inst/remainder_0_preg_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.046    div_inst/remainder_0_preg_reg[12]_i_3_n_1
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.135 r  div_inst/remainder_0_preg_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.135    div_inst/remainder_0_preg_reg[16]_i_3_n_1
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.224 r  div_inst/remainder_0_preg_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.224    div_inst/remainder_0_preg_reg[20]_i_3_n_1
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.454 r  div_inst/remainder_0_preg_reg[24]_i_3/O[1]
                         net (fo=11, routed)          0.502     4.956    div_inst/add_ln37_9_reg_1587_reg[27]_0[19]
    SLICE_X34Y32         LUT4 (Prop_lut4_I0_O)        0.225     5.181 r  div_inst/quotient_0_preg[0]_i_14/O
                         net (fo=2, routed)           0.511     5.692    div_inst/quotient_0_preg[0]_i_14_n_1
    SLICE_X34Y32         LUT5 (Prop_lut5_I4_O)        0.100     5.792 r  div_inst/quotient_0_preg[0]_i_6/O
                         net (fo=3, routed)           0.463     6.255    div_inst/quotient_0_preg[0]_i_6_n_1
    SLICE_X35Y32         LUT6 (Prop_lut6_I5_O)        0.234     6.489 r  div_inst/remainder_0_preg[31]_i_3/O
                         net (fo=131, routed)         0.569     7.058    div_inst/remainder_0_preg[31]_i_3_n_1
    SLICE_X37Y34         LUT5 (Prop_lut5_I2_O)        0.097     7.155 r  div_inst/udm_csr_rdata[26]_i_7/O
                         net (fo=1, routed)           0.572     7.727    div_inst/div_remainder[4]__0[26]
    SLICE_X38Y34         LUT6 (Prop_lut6_I1_O)        0.097     7.824 r  div_inst/udm_csr_rdata[26]_i_2/O
                         net (fo=1, routed)           0.459     8.283    div_inst/udm_csr_rdata[26]_i_2_n_1
    SLICE_X37Y34         LUT6 (Prop_lut6_I1_O)        0.097     8.380 r  div_inst/udm_csr_rdata[26]_i_1/O
                         net (fo=1, routed)           0.000     8.380    div_remainder[26]
    SLICE_X37Y34         FDRE                                         r  udm_csr_rdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        1.259     9.354    clk_gen
    SLICE_X37Y34         FDRE                                         r  udm_csr_rdata_reg[26]/C
                         clock pessimism              0.353     9.708    
                         clock uncertainty           -0.074     9.633    
    SLICE_X37Y34         FDRE (Setup_fdre_C_D)        0.030     9.663    udm_csr_rdata_reg[26]
  -------------------------------------------------------------------
                         required time                          9.663    
                         arrival time                          -8.380    
  -------------------------------------------------------------------
                         slack                                  1.283    

Slack (MET) :             1.285ns  (required time - arrival time)
  Source:                 div_inst/icmp_ln32_10_reg_1581_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        8.633ns  (logic 2.849ns (33.003%)  route 5.784ns (66.997%))
  Logic Levels:           17  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.645ns = ( 9.355 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.253ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        1.364    -0.253    div_inst/clk_out1
    SLICE_X30Y30         FDRE                                         r  div_inst/icmp_ln32_10_reg_1581_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         FDRE (Prop_fdre_C_Q)         0.393     0.140 r  div_inst/icmp_ln32_10_reg_1581_reg[0]/Q
                         net (fo=106, routed)         0.992     1.132    div_inst/icmp_ln32_10_reg_1581
    SLICE_X30Y33         LUT3 (Prop_lut3_I1_O)        0.100     1.232 r  div_inst/quotient_0_preg[1]_i_23/O
                         net (fo=1, routed)           0.605     1.837    div_inst/trunc_ln37_18_fu_1236_p1__0[3]
    SLICE_X30Y31         LUT5 (Prop_lut5_I0_O)        0.234     2.071 r  div_inst/quotient_0_preg[1]_i_7/O
                         net (fo=1, routed)           0.285     2.356    div_inst/quotient_0_preg[1]_i_7_n_1
    SLICE_X30Y30         LUT6 (Prop_lut6_I0_O)        0.097     2.453 r  div_inst/quotient_0_preg[1]_i_2/O
                         net (fo=1, routed)           0.324     2.778    div_inst/quotient_0_preg[1]_i_2_n_1
    SLICE_X30Y30         LUT5 (Prop_lut5_I0_O)        0.097     2.875 r  div_inst/quotient_0_preg[1]_i_1/O
                         net (fo=25, routed)          0.501     3.376    div_inst/quotient_0_preg[1]_i_1_n_1
    SLICE_X31Y27         LUT2 (Prop_lut2_I1_O)        0.097     3.473 r  div_inst/remainder_0_preg[4]_i_11/O
                         net (fo=1, routed)           0.000     3.473    div_inst/remainder_0_preg[4]_i_11_n_1
    SLICE_X31Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.868 r  div_inst/remainder_0_preg_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.868    div_inst/remainder_0_preg_reg[4]_i_3_n_1
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.957 r  div_inst/remainder_0_preg_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.957    div_inst/remainder_0_preg_reg[8]_i_3_n_1
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.046 r  div_inst/remainder_0_preg_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.046    div_inst/remainder_0_preg_reg[12]_i_3_n_1
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.135 r  div_inst/remainder_0_preg_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.135    div_inst/remainder_0_preg_reg[16]_i_3_n_1
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.224 r  div_inst/remainder_0_preg_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.224    div_inst/remainder_0_preg_reg[20]_i_3_n_1
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.454 r  div_inst/remainder_0_preg_reg[24]_i_3/O[1]
                         net (fo=11, routed)          0.502     4.956    div_inst/add_ln37_9_reg_1587_reg[27]_0[19]
    SLICE_X34Y32         LUT4 (Prop_lut4_I0_O)        0.225     5.181 r  div_inst/quotient_0_preg[0]_i_14/O
                         net (fo=2, routed)           0.511     5.692    div_inst/quotient_0_preg[0]_i_14_n_1
    SLICE_X34Y32         LUT5 (Prop_lut5_I4_O)        0.100     5.792 r  div_inst/quotient_0_preg[0]_i_6/O
                         net (fo=3, routed)           0.463     6.255    div_inst/quotient_0_preg[0]_i_6_n_1
    SLICE_X35Y32         LUT6 (Prop_lut6_I5_O)        0.234     6.489 r  div_inst/remainder_0_preg[31]_i_3/O
                         net (fo=131, routed)         0.730     7.219    div_inst/remainder_0_preg[31]_i_3_n_1
    SLICE_X41Y37         LUT5 (Prop_lut5_I2_O)        0.097     7.316 r  div_inst/udm_csr_rdata[22]_i_7/O
                         net (fo=1, routed)           0.573     7.889    div_inst/div_remainder[4]__0[22]
    SLICE_X39Y37         LUT6 (Prop_lut6_I1_O)        0.097     7.986 r  div_inst/udm_csr_rdata[22]_i_2/O
                         net (fo=1, routed)           0.297     8.282    div_inst/udm_csr_rdata[22]_i_2_n_1
    SLICE_X39Y37         LUT6 (Prop_lut6_I1_O)        0.097     8.379 r  div_inst/udm_csr_rdata[22]_i_1/O
                         net (fo=1, routed)           0.000     8.379    div_remainder[22]
    SLICE_X39Y37         FDRE                                         r  udm_csr_rdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        1.260     9.355    clk_gen
    SLICE_X39Y37         FDRE                                         r  udm_csr_rdata_reg[22]/C
                         clock pessimism              0.353     9.709    
                         clock uncertainty           -0.074     9.634    
    SLICE_X39Y37         FDRE (Setup_fdre_C_D)        0.030     9.664    udm_csr_rdata_reg[22]
  -------------------------------------------------------------------
                         required time                          9.664    
                         arrival time                          -8.379    
  -------------------------------------------------------------------
                         slack                                  1.285    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 div_dividend_reg[9][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_inst/tmp_2_reg_1412_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.186ns (77.146%)  route 0.055ns (22.854%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        0.630    -0.534    clk_gen
    SLICE_X19Y27         FDRE                                         r  div_dividend_reg[9][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  div_dividend_reg[9][11]/Q
                         net (fo=1, routed)           0.055    -0.338    div_inst/icmp_ln32_reg_1401[0]_i_4_0[11]
    SLICE_X18Y27         LUT5 (Prop_lut5_I0_O)        0.045    -0.293 r  div_inst/tmp_2_reg_1412[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.293    div_inst/tmp_1_fu_434_p12[11]
    SLICE_X18Y27         FDRE                                         r  div_inst/tmp_2_reg_1412_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        0.903    -0.770    div_inst/clk_out1
    SLICE_X18Y27         FDRE                                         r  div_inst/tmp_2_reg_1412_reg[0]/C
                         clock pessimism              0.250    -0.521    
    SLICE_X18Y27         FDRE (Hold_fdre_C_D)         0.091    -0.430    div_inst/tmp_2_reg_1412_reg[0]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 div_inst/trunc_ln25_reg_1396_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_inst/trunc_ln25_reg_1396_pp0_iter1_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.313%)  route 0.119ns (45.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        0.630    -0.534    div_inst/clk_out1
    SLICE_X18Y27         FDRE                                         r  div_inst/trunc_ln25_reg_1396_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  div_inst/trunc_ln25_reg_1396_reg[0]/Q
                         net (fo=1, routed)           0.119    -0.274    div_inst/trunc_ln25_reg_1396
    SLICE_X22Y27         FDRE                                         r  div_inst/trunc_ln25_reg_1396_pp0_iter1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        0.903    -0.770    div_inst/clk_out1
    SLICE_X22Y27         FDRE                                         r  div_inst/trunc_ln25_reg_1396_pp0_iter1_reg_reg[0]/C
                         clock pessimism              0.272    -0.499    
    SLICE_X22Y27         FDRE (Hold_fdre_C_D)         0.078    -0.421    div_inst/trunc_ln25_reg_1396_pp0_iter1_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 div_inst/tmp_24_reg_1466_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_inst/tmp_24_reg_1466_pp0_iter1_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.260%)  route 0.101ns (41.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        0.630    -0.534    div_inst/clk_out1
    SLICE_X20Y27         FDRE                                         r  div_inst/tmp_24_reg_1466_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  div_inst/tmp_24_reg_1466_reg[0]/Q
                         net (fo=1, routed)           0.101    -0.292    div_inst/tmp_24_reg_1466
    SLICE_X22Y27         FDRE                                         r  div_inst/tmp_24_reg_1466_pp0_iter1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        0.903    -0.770    div_inst/clk_out1
    SLICE_X22Y27         FDRE                                         r  div_inst/tmp_24_reg_1466_pp0_iter1_reg_reg[0]/C
                         clock pessimism              0.250    -0.521    
    SLICE_X22Y27         FDRE (Hold_fdre_C_D)         0.071    -0.450    div_inst/tmp_24_reg_1466_pp0_iter1_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 udm/udm_controller/RD_DATA_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_sendbyte_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.171%)  route 0.110ns (43.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        0.626    -0.538    udm/udm_controller/clk_out1
    SLICE_X28Y23         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  udm/udm_controller/RD_DATA_reg_reg[6]/Q
                         net (fo=1, routed)           0.110    -0.287    udm/udm_controller/RD_DATA_reg_reg_n_1_[6]
    SLICE_X28Y22         FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        0.900    -0.773    udm/udm_controller/clk_out1
    SLICE_X28Y22         FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[6]/C
                         clock pessimism              0.251    -0.523    
    SLICE_X28Y22         FDRE (Hold_fdre_C_D)         0.076    -0.447    udm/udm_controller/tx_sendbyte_reg[6]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 udm/udm_controller/RD_DATA_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_sendbyte_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.673%)  route 0.112ns (44.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        0.626    -0.538    udm/udm_controller/clk_out1
    SLICE_X28Y23         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  udm/udm_controller/RD_DATA_reg_reg[7]/Q
                         net (fo=1, routed)           0.112    -0.284    udm/udm_controller/RD_DATA_reg_reg_n_1_[7]
    SLICE_X28Y22         FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        0.900    -0.773    udm/udm_controller/clk_out1
    SLICE_X28Y22         FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[7]/C
                         clock pessimism              0.251    -0.523    
    SLICE_X28Y22         FDRE (Hold_fdre_C_D)         0.078    -0.445    udm/udm_controller/tx_sendbyte_reg[7]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 udm/udm_controller/RD_DATA_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.186ns (68.798%)  route 0.084ns (31.202%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        0.626    -0.538    udm/udm_controller/clk_out1
    SLICE_X26Y24         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  udm/udm_controller/RD_DATA_reg_reg[19]/Q
                         net (fo=1, routed)           0.084    -0.312    udm/udm_controller/in45[11]
    SLICE_X27Y24         LUT6 (Prop_lut6_I5_O)        0.045    -0.267 r  udm/udm_controller/RD_DATA_reg[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.267    udm/udm_controller/RD_DATA_reg[11]
    SLICE_X27Y24         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        0.899    -0.774    udm/udm_controller/clk_out1
    SLICE_X27Y24         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[11]/C
                         clock pessimism              0.250    -0.525    
    SLICE_X27Y24         FDRE (Hold_fdre_C_D)         0.091    -0.434    udm/udm_controller/RD_DATA_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 div_inst/tmp_18_reg_1452_pp0_iter1_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_inst/tmp_18_reg_1452_pp0_iter2_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.727%)  route 0.112ns (44.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        0.630    -0.534    div_inst/clk_out1
    SLICE_X22Y27         FDRE                                         r  div_inst/tmp_18_reg_1452_pp0_iter1_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  div_inst/tmp_18_reg_1452_pp0_iter1_reg_reg[0]/Q
                         net (fo=1, routed)           0.112    -0.281    div_inst/tmp_18_reg_1452_pp0_iter1_reg
    SLICE_X22Y28         FDRE                                         r  div_inst/tmp_18_reg_1452_pp0_iter2_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        0.904    -0.769    div_inst/clk_out1
    SLICE_X22Y28         FDRE                                         r  div_inst/tmp_18_reg_1452_pp0_iter2_reg_reg[0]/C
                         clock pessimism              0.250    -0.520    
    SLICE_X22Y28         FDRE (Hold_fdre_C_D)         0.070    -0.450    div_inst/tmp_18_reg_1452_pp0_iter2_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 udm/uart_rx/clk_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_rx/bitperiod_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.199%)  route 0.110ns (43.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        0.623    -0.541    udm/uart_rx/clk_out1
    SLICE_X49Y29         FDRE                                         r  udm/uart_rx/clk_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  udm/uart_rx/clk_counter_reg[5]/Q
                         net (fo=4, routed)           0.110    -0.290    udm/uart_rx/clk_counter_reg_n_1_[5]
    SLICE_X46Y30         FDRE                                         r  udm/uart_rx/bitperiod_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        0.897    -0.776    udm/uart_rx/clk_out1
    SLICE_X46Y30         FDRE                                         r  udm/uart_rx/bitperiod_o_reg[2]/C
                         clock pessimism              0.251    -0.526    
    SLICE_X46Y30         FDRE (Hold_fdre_C_D)         0.063    -0.463    udm/uart_rx/bitperiod_o_reg[2]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 udm/udm_controller/RD_DATA_reg_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.705%)  route 0.101ns (35.295%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        0.627    -0.537    udm/udm_controller/clk_out1
    SLICE_X27Y23         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  udm/udm_controller/RD_DATA_reg_reg[24]/Q
                         net (fo=1, routed)           0.101    -0.294    udm/udm_controller/in45[16]
    SLICE_X27Y22         LUT6 (Prop_lut6_I5_O)        0.045    -0.249 r  udm/udm_controller/RD_DATA_reg[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.249    udm/udm_controller/RD_DATA_reg[16]
    SLICE_X27Y22         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        0.902    -0.771    udm/udm_controller/clk_out1
    SLICE_X27Y22         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[16]/C
                         clock pessimism              0.250    -0.522    
    SLICE_X27Y22         FDRE (Hold_fdre_C_D)         0.092    -0.430    udm/udm_controller/RD_DATA_reg_reg[16]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 udm/udm_controller/tx_sendbyte_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_dout_bo_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.705%)  route 0.101ns (35.295%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        0.628    -0.536    udm/udm_controller/clk_out1
    SLICE_X31Y22         FDRE                                         r  udm/udm_controller/tx_sendbyte_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  udm/udm_controller/tx_sendbyte_ff_reg[2]/Q
                         net (fo=1, routed)           0.101    -0.293    udm/udm_controller/tx_sendbyte_ff[2]
    SLICE_X31Y21         LUT6 (Prop_lut6_I2_O)        0.045    -0.248 r  udm/udm_controller/tx_dout_bo[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    udm/udm_controller/tx_dout_bo[2]_i_1_n_1
    SLICE_X31Y21         FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        0.900    -0.773    udm/udm_controller/clk_out1
    SLICE_X31Y21         FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[2]/C
                         clock pessimism              0.252    -0.522    
    SLICE_X31Y21         FDRE (Hold_fdre_C_D)         0.092    -0.430    udm/udm_controller/tx_dout_bo_reg[2]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.181    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         10.000      7.766      RAMB36_X0Y4      testmem/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         10.000      7.766      RAMB36_X0Y4      testmem/ram_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16   sys_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X24Y27     LED_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X23Y27     LED_reg[0]_lopt_replica/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X24Y27     LED_reg[10]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X23Y27     LED_reg[10]_lopt_replica/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X24Y27     LED_reg[11]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X23Y27     LED_reg[11]_lopt_replica/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         5.000       4.230      SLICE_X34Y25     div_inst/icmp_ln32_reg_1401_pp0_iter4_reg_reg[0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.770         5.000       4.230      SLICE_X34Y25     div_inst/icmp_ln32_reg_1401_pp0_iter4_reg_reg[0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         5.000       4.230      SLICE_X30Y26     div_inst/tmp_24_reg_1466_pp0_iter3_reg_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         5.000       4.230      SLICE_X30Y26     div_inst/tmp_27_reg_1473_pp0_iter3_reg_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         5.000       4.230      SLICE_X30Y26     div_inst/tmp_30_reg_1480_pp0_iter4_reg_reg[0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         5.000       4.230      SLICE_X30Y26     div_inst/trunc_ln25_reg_1396_pp0_iter4_reg_reg[0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         5.000       4.230      SLICE_X30Y20     div_inst/n_0_reg_410_pp0_iter4_reg_reg[0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         5.000       4.230      SLICE_X30Y20     div_inst/n_0_reg_410_pp0_iter4_reg_reg[1]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         5.000       4.230      SLICE_X30Y20     div_inst/n_0_reg_410_pp0_iter4_reg_reg[2]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         5.000       4.230      SLICE_X30Y20     div_inst/n_0_reg_410_pp0_iter4_reg_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         5.000       4.230      SLICE_X30Y28     div_inst/icmp_ln32_3_reg_1508_pp0_iter4_reg_reg[0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         5.000       4.230      SLICE_X34Y25     div_inst/icmp_ln32_reg_1401_pp0_iter4_reg_reg[0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.770         5.000       4.230      SLICE_X30Y20     div_inst/n_0_reg_410_pp0_iter4_reg_reg[0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         5.000       4.230      SLICE_X30Y20     div_inst/n_0_reg_410_pp0_iter4_reg_reg[0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.770         5.000       4.230      SLICE_X30Y20     div_inst/n_0_reg_410_pp0_iter4_reg_reg[1]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         5.000       4.230      SLICE_X30Y20     div_inst/n_0_reg_410_pp0_iter4_reg_reg[1]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.770         5.000       4.230      SLICE_X30Y20     div_inst/n_0_reg_410_pp0_iter4_reg_reg[2]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         5.000       4.230      SLICE_X30Y20     div_inst/n_0_reg_410_pp0_iter4_reg_reg[2]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.770         5.000       4.230      SLICE_X30Y20     div_inst/n_0_reg_410_pp0_iter4_reg_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         5.000       4.230      SLICE_X30Y20     div_inst/n_0_reg_410_pp0_iter4_reg_reg[3]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_sys_clk
  To Clock:  clkfbout_sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y17   sys_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk_1
  To Clock:  clk_out1_sys_clk_1

Setup :            0  Failing Endpoints,  Worst Slack        1.050ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.230ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.050ns  (required time - arrival time)
  Source:                 div_inst/icmp_ln32_10_reg_1581_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        8.867ns  (logic 2.849ns (32.132%)  route 6.018ns (67.868%))
  Logic Levels:           17  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.649ns = ( 9.351 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.253ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        1.364    -0.253    div_inst/clk_out1
    SLICE_X30Y30         FDRE                                         r  div_inst/icmp_ln32_10_reg_1581_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         FDRE (Prop_fdre_C_Q)         0.393     0.140 r  div_inst/icmp_ln32_10_reg_1581_reg[0]/Q
                         net (fo=106, routed)         0.992     1.132    div_inst/icmp_ln32_10_reg_1581
    SLICE_X30Y33         LUT3 (Prop_lut3_I1_O)        0.100     1.232 r  div_inst/quotient_0_preg[1]_i_23/O
                         net (fo=1, routed)           0.605     1.837    div_inst/trunc_ln37_18_fu_1236_p1__0[3]
    SLICE_X30Y31         LUT5 (Prop_lut5_I0_O)        0.234     2.071 r  div_inst/quotient_0_preg[1]_i_7/O
                         net (fo=1, routed)           0.285     2.356    div_inst/quotient_0_preg[1]_i_7_n_1
    SLICE_X30Y30         LUT6 (Prop_lut6_I0_O)        0.097     2.453 r  div_inst/quotient_0_preg[1]_i_2/O
                         net (fo=1, routed)           0.324     2.778    div_inst/quotient_0_preg[1]_i_2_n_1
    SLICE_X30Y30         LUT5 (Prop_lut5_I0_O)        0.097     2.875 r  div_inst/quotient_0_preg[1]_i_1/O
                         net (fo=25, routed)          0.501     3.376    div_inst/quotient_0_preg[1]_i_1_n_1
    SLICE_X31Y27         LUT2 (Prop_lut2_I1_O)        0.097     3.473 r  div_inst/remainder_0_preg[4]_i_11/O
                         net (fo=1, routed)           0.000     3.473    div_inst/remainder_0_preg[4]_i_11_n_1
    SLICE_X31Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.868 r  div_inst/remainder_0_preg_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.868    div_inst/remainder_0_preg_reg[4]_i_3_n_1
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.957 r  div_inst/remainder_0_preg_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.957    div_inst/remainder_0_preg_reg[8]_i_3_n_1
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.046 r  div_inst/remainder_0_preg_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.046    div_inst/remainder_0_preg_reg[12]_i_3_n_1
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.135 r  div_inst/remainder_0_preg_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.135    div_inst/remainder_0_preg_reg[16]_i_3_n_1
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.224 r  div_inst/remainder_0_preg_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.224    div_inst/remainder_0_preg_reg[20]_i_3_n_1
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.454 r  div_inst/remainder_0_preg_reg[24]_i_3/O[1]
                         net (fo=11, routed)          0.502     4.956    div_inst/add_ln37_9_reg_1587_reg[27]_0[19]
    SLICE_X34Y32         LUT4 (Prop_lut4_I0_O)        0.225     5.181 r  div_inst/quotient_0_preg[0]_i_14/O
                         net (fo=2, routed)           0.511     5.692    div_inst/quotient_0_preg[0]_i_14_n_1
    SLICE_X34Y32         LUT5 (Prop_lut5_I4_O)        0.100     5.792 r  div_inst/quotient_0_preg[0]_i_6/O
                         net (fo=3, routed)           0.308     6.100    div_inst/quotient_0_preg[0]_i_6_n_1
    SLICE_X34Y32         LUT6 (Prop_lut6_I5_O)        0.234     6.334 r  div_inst/quotient_0_preg[0]_i_1/O
                         net (fo=134, routed)         0.987     7.321    div_inst/quotient_0_preg[0]_i_1_n_1
    SLICE_X31Y17         LUT6 (Prop_lut6_I4_O)        0.097     7.418 r  div_inst/udm_csr_rdata[0]_i_12/O
                         net (fo=1, routed)           0.398     7.816    div_inst/udm_csr_rdata[0]_i_12_n_1
    SLICE_X31Y17         LUT5 (Prop_lut5_I3_O)        0.097     7.913 r  div_inst/udm_csr_rdata[0]_i_3/O
                         net (fo=1, routed)           0.603     8.517    div_inst/udm_csr_rdata[0]_i_3_n_1
    SLICE_X32Y20         LUT6 (Prop_lut6_I1_O)        0.097     8.614 r  div_inst/udm_csr_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     8.614    div_inst_n_45
    SLICE_X32Y20         FDRE                                         r  udm_csr_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        1.256     9.351    clk_gen
    SLICE_X32Y20         FDRE                                         r  udm_csr_rdata_reg[0]/C
                         clock pessimism              0.353     9.705    
                         clock uncertainty           -0.074     9.631    
    SLICE_X32Y20         FDRE (Setup_fdre_C_D)        0.032     9.663    udm_csr_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                          9.663    
                         arrival time                          -8.614    
  -------------------------------------------------------------------
                         slack                                  1.050    

Slack (MET) :             1.150ns  (required time - arrival time)
  Source:                 div_inst/icmp_ln32_10_reg_1581_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        8.763ns  (logic 2.849ns (32.511%)  route 5.914ns (67.489%))
  Logic Levels:           17  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.652ns = ( 9.348 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.253ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        1.364    -0.253    div_inst/clk_out1
    SLICE_X30Y30         FDRE                                         r  div_inst/icmp_ln32_10_reg_1581_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         FDRE (Prop_fdre_C_Q)         0.393     0.140 r  div_inst/icmp_ln32_10_reg_1581_reg[0]/Q
                         net (fo=106, routed)         0.992     1.132    div_inst/icmp_ln32_10_reg_1581
    SLICE_X30Y33         LUT3 (Prop_lut3_I1_O)        0.100     1.232 r  div_inst/quotient_0_preg[1]_i_23/O
                         net (fo=1, routed)           0.605     1.837    div_inst/trunc_ln37_18_fu_1236_p1__0[3]
    SLICE_X30Y31         LUT5 (Prop_lut5_I0_O)        0.234     2.071 r  div_inst/quotient_0_preg[1]_i_7/O
                         net (fo=1, routed)           0.285     2.356    div_inst/quotient_0_preg[1]_i_7_n_1
    SLICE_X30Y30         LUT6 (Prop_lut6_I0_O)        0.097     2.453 r  div_inst/quotient_0_preg[1]_i_2/O
                         net (fo=1, routed)           0.324     2.778    div_inst/quotient_0_preg[1]_i_2_n_1
    SLICE_X30Y30         LUT5 (Prop_lut5_I0_O)        0.097     2.875 r  div_inst/quotient_0_preg[1]_i_1/O
                         net (fo=25, routed)          0.501     3.376    div_inst/quotient_0_preg[1]_i_1_n_1
    SLICE_X31Y27         LUT2 (Prop_lut2_I1_O)        0.097     3.473 r  div_inst/remainder_0_preg[4]_i_11/O
                         net (fo=1, routed)           0.000     3.473    div_inst/remainder_0_preg[4]_i_11_n_1
    SLICE_X31Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.868 r  div_inst/remainder_0_preg_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.868    div_inst/remainder_0_preg_reg[4]_i_3_n_1
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.957 r  div_inst/remainder_0_preg_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.957    div_inst/remainder_0_preg_reg[8]_i_3_n_1
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.046 r  div_inst/remainder_0_preg_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.046    div_inst/remainder_0_preg_reg[12]_i_3_n_1
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.135 r  div_inst/remainder_0_preg_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.135    div_inst/remainder_0_preg_reg[16]_i_3_n_1
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.224 r  div_inst/remainder_0_preg_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.224    div_inst/remainder_0_preg_reg[20]_i_3_n_1
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.454 r  div_inst/remainder_0_preg_reg[24]_i_3/O[1]
                         net (fo=11, routed)          0.502     4.956    div_inst/add_ln37_9_reg_1587_reg[27]_0[19]
    SLICE_X34Y32         LUT4 (Prop_lut4_I0_O)        0.225     5.181 r  div_inst/quotient_0_preg[0]_i_14/O
                         net (fo=2, routed)           0.511     5.692    div_inst/quotient_0_preg[0]_i_14_n_1
    SLICE_X34Y32         LUT5 (Prop_lut5_I4_O)        0.100     5.792 r  div_inst/quotient_0_preg[0]_i_6/O
                         net (fo=3, routed)           0.463     6.255    div_inst/quotient_0_preg[0]_i_6_n_1
    SLICE_X35Y32         LUT6 (Prop_lut6_I5_O)        0.234     6.489 r  div_inst/remainder_0_preg[31]_i_3/O
                         net (fo=131, routed)         0.624     7.113    div_inst/remainder_0_preg[31]_i_3_n_1
    SLICE_X38Y29         LUT6 (Prop_lut6_I3_O)        0.097     7.210 r  div_inst/udm_csr_rdata[14]_i_10/O
                         net (fo=1, routed)           0.494     7.705    div_inst/udm_csr_rdata[14]_i_10_n_1
    SLICE_X38Y29         LUT5 (Prop_lut5_I4_O)        0.097     7.802 r  div_inst/udm_csr_rdata[14]_i_3/O
                         net (fo=1, routed)           0.612     8.413    div_inst/udm_csr_rdata[14]_i_3_n_1
    SLICE_X37Y28         LUT6 (Prop_lut6_I2_O)        0.097     8.510 r  div_inst/udm_csr_rdata[14]_i_1/O
                         net (fo=1, routed)           0.000     8.510    div_inst_n_31
    SLICE_X37Y28         FDRE                                         r  udm_csr_rdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        1.253     9.348    clk_gen
    SLICE_X37Y28         FDRE                                         r  udm_csr_rdata_reg[14]/C
                         clock pessimism              0.353     9.702    
                         clock uncertainty           -0.074     9.628    
    SLICE_X37Y28         FDRE (Setup_fdre_C_D)        0.032     9.660    udm_csr_rdata_reg[14]
  -------------------------------------------------------------------
                         required time                          9.660    
                         arrival time                          -8.510    
  -------------------------------------------------------------------
                         slack                                  1.150    

Slack (MET) :             1.155ns  (required time - arrival time)
  Source:                 div_inst/icmp_ln32_10_reg_1581_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        8.802ns  (logic 2.849ns (32.367%)  route 5.953ns (67.633%))
  Logic Levels:           17  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.646ns = ( 9.354 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.253ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        1.364    -0.253    div_inst/clk_out1
    SLICE_X30Y30         FDRE                                         r  div_inst/icmp_ln32_10_reg_1581_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         FDRE (Prop_fdre_C_Q)         0.393     0.140 r  div_inst/icmp_ln32_10_reg_1581_reg[0]/Q
                         net (fo=106, routed)         0.992     1.132    div_inst/icmp_ln32_10_reg_1581
    SLICE_X30Y33         LUT3 (Prop_lut3_I1_O)        0.100     1.232 r  div_inst/quotient_0_preg[1]_i_23/O
                         net (fo=1, routed)           0.605     1.837    div_inst/trunc_ln37_18_fu_1236_p1__0[3]
    SLICE_X30Y31         LUT5 (Prop_lut5_I0_O)        0.234     2.071 r  div_inst/quotient_0_preg[1]_i_7/O
                         net (fo=1, routed)           0.285     2.356    div_inst/quotient_0_preg[1]_i_7_n_1
    SLICE_X30Y30         LUT6 (Prop_lut6_I0_O)        0.097     2.453 r  div_inst/quotient_0_preg[1]_i_2/O
                         net (fo=1, routed)           0.324     2.778    div_inst/quotient_0_preg[1]_i_2_n_1
    SLICE_X30Y30         LUT5 (Prop_lut5_I0_O)        0.097     2.875 r  div_inst/quotient_0_preg[1]_i_1/O
                         net (fo=25, routed)          0.501     3.376    div_inst/quotient_0_preg[1]_i_1_n_1
    SLICE_X31Y27         LUT2 (Prop_lut2_I1_O)        0.097     3.473 r  div_inst/remainder_0_preg[4]_i_11/O
                         net (fo=1, routed)           0.000     3.473    div_inst/remainder_0_preg[4]_i_11_n_1
    SLICE_X31Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.868 r  div_inst/remainder_0_preg_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.868    div_inst/remainder_0_preg_reg[4]_i_3_n_1
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.957 r  div_inst/remainder_0_preg_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.957    div_inst/remainder_0_preg_reg[8]_i_3_n_1
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.046 r  div_inst/remainder_0_preg_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.046    div_inst/remainder_0_preg_reg[12]_i_3_n_1
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.135 r  div_inst/remainder_0_preg_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.135    div_inst/remainder_0_preg_reg[16]_i_3_n_1
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.224 r  div_inst/remainder_0_preg_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.224    div_inst/remainder_0_preg_reg[20]_i_3_n_1
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.454 r  div_inst/remainder_0_preg_reg[24]_i_3/O[1]
                         net (fo=11, routed)          0.502     4.956    div_inst/add_ln37_9_reg_1587_reg[27]_0[19]
    SLICE_X34Y32         LUT4 (Prop_lut4_I0_O)        0.225     5.181 r  div_inst/quotient_0_preg[0]_i_14/O
                         net (fo=2, routed)           0.511     5.692    div_inst/quotient_0_preg[0]_i_14_n_1
    SLICE_X34Y32         LUT5 (Prop_lut5_I4_O)        0.100     5.792 r  div_inst/quotient_0_preg[0]_i_6/O
                         net (fo=3, routed)           0.463     6.255    div_inst/quotient_0_preg[0]_i_6_n_1
    SLICE_X35Y32         LUT6 (Prop_lut6_I5_O)        0.234     6.489 r  div_inst/remainder_0_preg[31]_i_3/O
                         net (fo=131, routed)         0.850     7.340    div_inst/remainder_0_preg[31]_i_3_n_1
    SLICE_X33Y37         LUT5 (Prop_lut5_I2_O)        0.097     7.437 r  div_inst/udm_csr_rdata[27]_i_6/O
                         net (fo=1, routed)           0.399     7.836    div_inst/div_remainder[6]__0[27]
    SLICE_X34Y37         LUT6 (Prop_lut6_I0_O)        0.097     7.933 r  div_inst/udm_csr_rdata[27]_i_2/O
                         net (fo=1, routed)           0.519     8.452    div_inst/udm_csr_rdata[27]_i_2_n_1
    SLICE_X34Y34         LUT6 (Prop_lut6_I1_O)        0.097     8.549 r  div_inst/udm_csr_rdata[27]_i_1/O
                         net (fo=1, routed)           0.000     8.549    div_remainder[27]
    SLICE_X34Y34         FDRE                                         r  udm_csr_rdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        1.259     9.354    clk_gen
    SLICE_X34Y34         FDRE                                         r  udm_csr_rdata_reg[27]/C
                         clock pessimism              0.353     9.708    
                         clock uncertainty           -0.074     9.634    
    SLICE_X34Y34         FDRE (Setup_fdre_C_D)        0.070     9.704    udm_csr_rdata_reg[27]
  -------------------------------------------------------------------
                         required time                          9.704    
                         arrival time                          -8.549    
  -------------------------------------------------------------------
                         slack                                  1.155    

Slack (MET) :             1.210ns  (required time - arrival time)
  Source:                 div_inst/icmp_ln32_10_reg_1581_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        8.702ns  (logic 2.849ns (32.738%)  route 5.853ns (67.262%))
  Logic Levels:           17  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.653ns = ( 9.347 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.253ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        1.364    -0.253    div_inst/clk_out1
    SLICE_X30Y30         FDRE                                         r  div_inst/icmp_ln32_10_reg_1581_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         FDRE (Prop_fdre_C_Q)         0.393     0.140 r  div_inst/icmp_ln32_10_reg_1581_reg[0]/Q
                         net (fo=106, routed)         0.992     1.132    div_inst/icmp_ln32_10_reg_1581
    SLICE_X30Y33         LUT3 (Prop_lut3_I1_O)        0.100     1.232 r  div_inst/quotient_0_preg[1]_i_23/O
                         net (fo=1, routed)           0.605     1.837    div_inst/trunc_ln37_18_fu_1236_p1__0[3]
    SLICE_X30Y31         LUT5 (Prop_lut5_I0_O)        0.234     2.071 r  div_inst/quotient_0_preg[1]_i_7/O
                         net (fo=1, routed)           0.285     2.356    div_inst/quotient_0_preg[1]_i_7_n_1
    SLICE_X30Y30         LUT6 (Prop_lut6_I0_O)        0.097     2.453 r  div_inst/quotient_0_preg[1]_i_2/O
                         net (fo=1, routed)           0.324     2.778    div_inst/quotient_0_preg[1]_i_2_n_1
    SLICE_X30Y30         LUT5 (Prop_lut5_I0_O)        0.097     2.875 r  div_inst/quotient_0_preg[1]_i_1/O
                         net (fo=25, routed)          0.501     3.376    div_inst/quotient_0_preg[1]_i_1_n_1
    SLICE_X31Y27         LUT2 (Prop_lut2_I1_O)        0.097     3.473 r  div_inst/remainder_0_preg[4]_i_11/O
                         net (fo=1, routed)           0.000     3.473    div_inst/remainder_0_preg[4]_i_11_n_1
    SLICE_X31Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.868 r  div_inst/remainder_0_preg_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.868    div_inst/remainder_0_preg_reg[4]_i_3_n_1
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.957 r  div_inst/remainder_0_preg_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.957    div_inst/remainder_0_preg_reg[8]_i_3_n_1
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.046 r  div_inst/remainder_0_preg_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.046    div_inst/remainder_0_preg_reg[12]_i_3_n_1
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.135 r  div_inst/remainder_0_preg_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.135    div_inst/remainder_0_preg_reg[16]_i_3_n_1
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.224 r  div_inst/remainder_0_preg_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.224    div_inst/remainder_0_preg_reg[20]_i_3_n_1
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.454 r  div_inst/remainder_0_preg_reg[24]_i_3/O[1]
                         net (fo=11, routed)          0.502     4.956    div_inst/add_ln37_9_reg_1587_reg[27]_0[19]
    SLICE_X34Y32         LUT4 (Prop_lut4_I0_O)        0.225     5.181 r  div_inst/quotient_0_preg[0]_i_14/O
                         net (fo=2, routed)           0.511     5.692    div_inst/quotient_0_preg[0]_i_14_n_1
    SLICE_X34Y32         LUT5 (Prop_lut5_I4_O)        0.100     5.792 r  div_inst/quotient_0_preg[0]_i_6/O
                         net (fo=3, routed)           0.308     6.100    div_inst/quotient_0_preg[0]_i_6_n_1
    SLICE_X34Y32         LUT6 (Prop_lut6_I5_O)        0.234     6.334 r  div_inst/quotient_0_preg[0]_i_1/O
                         net (fo=134, routed)         0.692     7.026    div_inst/quotient_0_preg[0]_i_1_n_1
    SLICE_X32Y24         LUT6 (Prop_lut6_I3_O)        0.097     7.123 r  div_inst/udm_csr_rdata[1]_i_8/O
                         net (fo=1, routed)           0.611     7.734    div_inst/udm_csr_rdata[1]_i_8_n_1
    SLICE_X34Y24         LUT5 (Prop_lut5_I2_O)        0.097     7.831 r  div_inst/udm_csr_rdata[1]_i_2/O
                         net (fo=1, routed)           0.521     8.352    div_inst/udm_csr_rdata[1]_i_2_n_1
    SLICE_X33Y23         LUT6 (Prop_lut6_I0_O)        0.097     8.449 r  div_inst/udm_csr_rdata[1]_i_1/O
                         net (fo=1, routed)           0.000     8.449    div_inst_n_44
    SLICE_X33Y23         FDRE                                         r  udm_csr_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        1.252     9.347    clk_gen
    SLICE_X33Y23         FDRE                                         r  udm_csr_rdata_reg[1]/C
                         clock pessimism              0.353     9.701    
                         clock uncertainty           -0.074     9.627    
    SLICE_X33Y23         FDRE (Setup_fdre_C_D)        0.032     9.659    udm_csr_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                          9.659    
                         arrival time                          -8.449    
  -------------------------------------------------------------------
                         slack                                  1.210    

Slack (MET) :             1.216ns  (required time - arrival time)
  Source:                 div_inst/icmp_ln32_10_reg_1581_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        8.699ns  (logic 2.849ns (32.751%)  route 5.850ns (67.249%))
  Logic Levels:           17  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.649ns = ( 9.351 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.253ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        1.364    -0.253    div_inst/clk_out1
    SLICE_X30Y30         FDRE                                         r  div_inst/icmp_ln32_10_reg_1581_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         FDRE (Prop_fdre_C_Q)         0.393     0.140 r  div_inst/icmp_ln32_10_reg_1581_reg[0]/Q
                         net (fo=106, routed)         0.992     1.132    div_inst/icmp_ln32_10_reg_1581
    SLICE_X30Y33         LUT3 (Prop_lut3_I1_O)        0.100     1.232 r  div_inst/quotient_0_preg[1]_i_23/O
                         net (fo=1, routed)           0.605     1.837    div_inst/trunc_ln37_18_fu_1236_p1__0[3]
    SLICE_X30Y31         LUT5 (Prop_lut5_I0_O)        0.234     2.071 r  div_inst/quotient_0_preg[1]_i_7/O
                         net (fo=1, routed)           0.285     2.356    div_inst/quotient_0_preg[1]_i_7_n_1
    SLICE_X30Y30         LUT6 (Prop_lut6_I0_O)        0.097     2.453 r  div_inst/quotient_0_preg[1]_i_2/O
                         net (fo=1, routed)           0.324     2.778    div_inst/quotient_0_preg[1]_i_2_n_1
    SLICE_X30Y30         LUT5 (Prop_lut5_I0_O)        0.097     2.875 r  div_inst/quotient_0_preg[1]_i_1/O
                         net (fo=25, routed)          0.501     3.376    div_inst/quotient_0_preg[1]_i_1_n_1
    SLICE_X31Y27         LUT2 (Prop_lut2_I1_O)        0.097     3.473 r  div_inst/remainder_0_preg[4]_i_11/O
                         net (fo=1, routed)           0.000     3.473    div_inst/remainder_0_preg[4]_i_11_n_1
    SLICE_X31Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.868 r  div_inst/remainder_0_preg_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.868    div_inst/remainder_0_preg_reg[4]_i_3_n_1
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.957 r  div_inst/remainder_0_preg_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.957    div_inst/remainder_0_preg_reg[8]_i_3_n_1
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.046 r  div_inst/remainder_0_preg_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.046    div_inst/remainder_0_preg_reg[12]_i_3_n_1
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.135 r  div_inst/remainder_0_preg_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.135    div_inst/remainder_0_preg_reg[16]_i_3_n_1
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.224 r  div_inst/remainder_0_preg_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.224    div_inst/remainder_0_preg_reg[20]_i_3_n_1
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.454 r  div_inst/remainder_0_preg_reg[24]_i_3/O[1]
                         net (fo=11, routed)          0.502     4.956    div_inst/add_ln37_9_reg_1587_reg[27]_0[19]
    SLICE_X34Y32         LUT4 (Prop_lut4_I0_O)        0.225     5.181 r  div_inst/quotient_0_preg[0]_i_14/O
                         net (fo=2, routed)           0.511     5.692    div_inst/quotient_0_preg[0]_i_14_n_1
    SLICE_X34Y32         LUT5 (Prop_lut5_I4_O)        0.100     5.792 r  div_inst/quotient_0_preg[0]_i_6/O
                         net (fo=3, routed)           0.308     6.100    div_inst/quotient_0_preg[0]_i_6_n_1
    SLICE_X34Y32         LUT6 (Prop_lut6_I5_O)        0.234     6.334 r  div_inst/quotient_0_preg[0]_i_1/O
                         net (fo=134, routed)         0.948     7.282    div_inst/quotient_0_preg[0]_i_1_n_1
    SLICE_X34Y19         LUT6 (Prop_lut6_I3_O)        0.097     7.379 r  div_inst/udm_csr_rdata[4]_i_7/O
                         net (fo=1, routed)           0.469     7.848    div_inst/udm_csr_rdata[4]_i_7_n_1
    SLICE_X33Y19         LUT5 (Prop_lut5_I1_O)        0.097     7.945 r  div_inst/udm_csr_rdata[4]_i_2/O
                         net (fo=1, routed)           0.403     8.349    div_inst/udm_csr_rdata[4]_i_2_n_1
    SLICE_X32Y20         LUT6 (Prop_lut6_I0_O)        0.097     8.446 r  div_inst/udm_csr_rdata[4]_i_1/O
                         net (fo=1, routed)           0.000     8.446    div_inst_n_41
    SLICE_X32Y20         FDRE                                         r  udm_csr_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        1.256     9.351    clk_gen
    SLICE_X32Y20         FDRE                                         r  udm_csr_rdata_reg[4]/C
                         clock pessimism              0.353     9.705    
                         clock uncertainty           -0.074     9.631    
    SLICE_X32Y20         FDRE (Setup_fdre_C_D)        0.030     9.661    udm_csr_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                          9.661    
                         arrival time                          -8.446    
  -------------------------------------------------------------------
                         slack                                  1.216    

Slack (MET) :             1.216ns  (required time - arrival time)
  Source:                 div_inst/icmp_ln32_10_reg_1581_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        8.734ns  (logic 2.849ns (32.619%)  route 5.885ns (67.381%))
  Logic Levels:           17  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.652ns = ( 9.348 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.253ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        1.364    -0.253    div_inst/clk_out1
    SLICE_X30Y30         FDRE                                         r  div_inst/icmp_ln32_10_reg_1581_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         FDRE (Prop_fdre_C_Q)         0.393     0.140 r  div_inst/icmp_ln32_10_reg_1581_reg[0]/Q
                         net (fo=106, routed)         0.992     1.132    div_inst/icmp_ln32_10_reg_1581
    SLICE_X30Y33         LUT3 (Prop_lut3_I1_O)        0.100     1.232 r  div_inst/quotient_0_preg[1]_i_23/O
                         net (fo=1, routed)           0.605     1.837    div_inst/trunc_ln37_18_fu_1236_p1__0[3]
    SLICE_X30Y31         LUT5 (Prop_lut5_I0_O)        0.234     2.071 r  div_inst/quotient_0_preg[1]_i_7/O
                         net (fo=1, routed)           0.285     2.356    div_inst/quotient_0_preg[1]_i_7_n_1
    SLICE_X30Y30         LUT6 (Prop_lut6_I0_O)        0.097     2.453 r  div_inst/quotient_0_preg[1]_i_2/O
                         net (fo=1, routed)           0.324     2.778    div_inst/quotient_0_preg[1]_i_2_n_1
    SLICE_X30Y30         LUT5 (Prop_lut5_I0_O)        0.097     2.875 r  div_inst/quotient_0_preg[1]_i_1/O
                         net (fo=25, routed)          0.501     3.376    div_inst/quotient_0_preg[1]_i_1_n_1
    SLICE_X31Y27         LUT2 (Prop_lut2_I1_O)        0.097     3.473 r  div_inst/remainder_0_preg[4]_i_11/O
                         net (fo=1, routed)           0.000     3.473    div_inst/remainder_0_preg[4]_i_11_n_1
    SLICE_X31Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.868 r  div_inst/remainder_0_preg_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.868    div_inst/remainder_0_preg_reg[4]_i_3_n_1
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.957 r  div_inst/remainder_0_preg_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.957    div_inst/remainder_0_preg_reg[8]_i_3_n_1
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.046 r  div_inst/remainder_0_preg_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.046    div_inst/remainder_0_preg_reg[12]_i_3_n_1
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.135 r  div_inst/remainder_0_preg_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.135    div_inst/remainder_0_preg_reg[16]_i_3_n_1
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.224 r  div_inst/remainder_0_preg_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.224    div_inst/remainder_0_preg_reg[20]_i_3_n_1
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.454 r  div_inst/remainder_0_preg_reg[24]_i_3/O[1]
                         net (fo=11, routed)          0.502     4.956    div_inst/add_ln37_9_reg_1587_reg[27]_0[19]
    SLICE_X34Y32         LUT4 (Prop_lut4_I0_O)        0.225     5.181 r  div_inst/quotient_0_preg[0]_i_14/O
                         net (fo=2, routed)           0.511     5.692    div_inst/quotient_0_preg[0]_i_14_n_1
    SLICE_X34Y32         LUT5 (Prop_lut5_I4_O)        0.100     5.792 r  div_inst/quotient_0_preg[0]_i_6/O
                         net (fo=3, routed)           0.308     6.100    div_inst/quotient_0_preg[0]_i_6_n_1
    SLICE_X34Y32         LUT6 (Prop_lut6_I5_O)        0.234     6.334 r  div_inst/quotient_0_preg[0]_i_1/O
                         net (fo=134, routed)         0.828     7.162    div_inst/quotient_0_preg[0]_i_1_n_1
    SLICE_X34Y20         LUT6 (Prop_lut6_I3_O)        0.097     7.259 r  div_inst/udm_csr_rdata[3]_i_11/O
                         net (fo=1, routed)           0.568     7.826    div_inst/udm_csr_rdata[3]_i_11_n_1
    SLICE_X34Y21         LUT5 (Prop_lut5_I1_O)        0.097     7.923 r  div_inst/udm_csr_rdata[3]_i_3/O
                         net (fo=1, routed)           0.461     8.384    div_inst/udm_csr_rdata[3]_i_3_n_1
    SLICE_X34Y21         LUT6 (Prop_lut6_I1_O)        0.097     8.481 r  div_inst/udm_csr_rdata[3]_i_1/O
                         net (fo=1, routed)           0.000     8.481    div_inst_n_42
    SLICE_X34Y21         FDRE                                         r  udm_csr_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        1.253     9.348    clk_gen
    SLICE_X34Y21         FDRE                                         r  udm_csr_rdata_reg[3]/C
                         clock pessimism              0.353     9.702    
                         clock uncertainty           -0.074     9.628    
    SLICE_X34Y21         FDRE (Setup_fdre_C_D)        0.069     9.697    udm_csr_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                          9.697    
                         arrival time                          -8.481    
  -------------------------------------------------------------------
                         slack                                  1.216    

Slack (MET) :             1.249ns  (required time - arrival time)
  Source:                 div_inst/icmp_ln32_10_reg_1581_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        8.729ns  (logic 3.007ns (34.448%)  route 5.722ns (65.552%))
  Logic Levels:           17  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.642ns = ( 9.358 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.253ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        1.364    -0.253    div_inst/clk_out1
    SLICE_X30Y30         FDRE                                         r  div_inst/icmp_ln32_10_reg_1581_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         FDRE (Prop_fdre_C_Q)         0.393     0.140 r  div_inst/icmp_ln32_10_reg_1581_reg[0]/Q
                         net (fo=106, routed)         0.992     1.132    div_inst/icmp_ln32_10_reg_1581
    SLICE_X30Y33         LUT3 (Prop_lut3_I1_O)        0.100     1.232 r  div_inst/quotient_0_preg[1]_i_23/O
                         net (fo=1, routed)           0.605     1.837    div_inst/trunc_ln37_18_fu_1236_p1__0[3]
    SLICE_X30Y31         LUT5 (Prop_lut5_I0_O)        0.234     2.071 r  div_inst/quotient_0_preg[1]_i_7/O
                         net (fo=1, routed)           0.285     2.356    div_inst/quotient_0_preg[1]_i_7_n_1
    SLICE_X30Y30         LUT6 (Prop_lut6_I0_O)        0.097     2.453 r  div_inst/quotient_0_preg[1]_i_2/O
                         net (fo=1, routed)           0.324     2.778    div_inst/quotient_0_preg[1]_i_2_n_1
    SLICE_X30Y30         LUT5 (Prop_lut5_I0_O)        0.097     2.875 r  div_inst/quotient_0_preg[1]_i_1/O
                         net (fo=25, routed)          0.501     3.376    div_inst/quotient_0_preg[1]_i_1_n_1
    SLICE_X31Y27         LUT2 (Prop_lut2_I1_O)        0.097     3.473 r  div_inst/remainder_0_preg[4]_i_11/O
                         net (fo=1, routed)           0.000     3.473    div_inst/remainder_0_preg[4]_i_11_n_1
    SLICE_X31Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.868 r  div_inst/remainder_0_preg_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.868    div_inst/remainder_0_preg_reg[4]_i_3_n_1
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.957 r  div_inst/remainder_0_preg_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.957    div_inst/remainder_0_preg_reg[8]_i_3_n_1
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.046 r  div_inst/remainder_0_preg_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.046    div_inst/remainder_0_preg_reg[12]_i_3_n_1
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.135 r  div_inst/remainder_0_preg_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.135    div_inst/remainder_0_preg_reg[16]_i_3_n_1
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.224 r  div_inst/remainder_0_preg_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.224    div_inst/remainder_0_preg_reg[20]_i_3_n_1
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.454 r  div_inst/remainder_0_preg_reg[24]_i_3/O[1]
                         net (fo=11, routed)          0.502     4.956    div_inst/add_ln37_9_reg_1587_reg[27]_0[19]
    SLICE_X34Y32         LUT4 (Prop_lut4_I0_O)        0.225     5.181 r  div_inst/quotient_0_preg[0]_i_14/O
                         net (fo=2, routed)           0.511     5.692    div_inst/quotient_0_preg[0]_i_14_n_1
    SLICE_X34Y32         LUT5 (Prop_lut5_I4_O)        0.100     5.792 r  div_inst/quotient_0_preg[0]_i_6/O
                         net (fo=3, routed)           0.463     6.255    div_inst/quotient_0_preg[0]_i_6_n_1
    SLICE_X35Y32         LUT6 (Prop_lut6_I5_O)        0.234     6.489 r  div_inst/remainder_0_preg[31]_i_3/O
                         net (fo=131, routed)         0.790     7.279    div_inst/remainder_0_preg[31]_i_3_n_1
    SLICE_X29Y37         LUT5 (Prop_lut5_I2_O)        0.113     7.392 r  div_inst/udm_csr_rdata[31]_i_12/O
                         net (fo=1, routed)           0.455     7.847    div_inst/div_remainder[5]__0[31]
    SLICE_X29Y37         LUT6 (Prop_lut6_I5_O)        0.239     8.086 r  div_inst/udm_csr_rdata[31]_i_4/O
                         net (fo=1, routed)           0.293     8.379    div_inst/udm_csr_rdata[31]_i_4_n_1
    SLICE_X30Y37         LUT6 (Prop_lut6_I1_O)        0.097     8.476 r  div_inst/udm_csr_rdata[31]_i_2/O
                         net (fo=1, routed)           0.000     8.476    div_remainder[31]
    SLICE_X30Y37         FDRE                                         r  udm_csr_rdata_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        1.263     9.358    clk_gen
    SLICE_X30Y37         FDRE                                         r  udm_csr_rdata_reg[31]/C
                         clock pessimism              0.371     9.730    
                         clock uncertainty           -0.074     9.656    
    SLICE_X30Y37         FDRE (Setup_fdre_C_D)        0.069     9.725    udm_csr_rdata_reg[31]
  -------------------------------------------------------------------
                         required time                          9.725    
                         arrival time                          -8.476    
  -------------------------------------------------------------------
                         slack                                  1.249    

Slack (MET) :             1.250ns  (required time - arrival time)
  Source:                 div_inst/icmp_ln32_10_reg_1581_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        8.708ns  (logic 2.849ns (32.717%)  route 5.859ns (67.283%))
  Logic Levels:           17  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.645ns = ( 9.355 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.253ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        1.364    -0.253    div_inst/clk_out1
    SLICE_X30Y30         FDRE                                         r  div_inst/icmp_ln32_10_reg_1581_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         FDRE (Prop_fdre_C_Q)         0.393     0.140 r  div_inst/icmp_ln32_10_reg_1581_reg[0]/Q
                         net (fo=106, routed)         0.992     1.132    div_inst/icmp_ln32_10_reg_1581
    SLICE_X30Y33         LUT3 (Prop_lut3_I1_O)        0.100     1.232 r  div_inst/quotient_0_preg[1]_i_23/O
                         net (fo=1, routed)           0.605     1.837    div_inst/trunc_ln37_18_fu_1236_p1__0[3]
    SLICE_X30Y31         LUT5 (Prop_lut5_I0_O)        0.234     2.071 r  div_inst/quotient_0_preg[1]_i_7/O
                         net (fo=1, routed)           0.285     2.356    div_inst/quotient_0_preg[1]_i_7_n_1
    SLICE_X30Y30         LUT6 (Prop_lut6_I0_O)        0.097     2.453 r  div_inst/quotient_0_preg[1]_i_2/O
                         net (fo=1, routed)           0.324     2.778    div_inst/quotient_0_preg[1]_i_2_n_1
    SLICE_X30Y30         LUT5 (Prop_lut5_I0_O)        0.097     2.875 r  div_inst/quotient_0_preg[1]_i_1/O
                         net (fo=25, routed)          0.501     3.376    div_inst/quotient_0_preg[1]_i_1_n_1
    SLICE_X31Y27         LUT2 (Prop_lut2_I1_O)        0.097     3.473 r  div_inst/remainder_0_preg[4]_i_11/O
                         net (fo=1, routed)           0.000     3.473    div_inst/remainder_0_preg[4]_i_11_n_1
    SLICE_X31Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.868 r  div_inst/remainder_0_preg_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.868    div_inst/remainder_0_preg_reg[4]_i_3_n_1
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.957 r  div_inst/remainder_0_preg_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.957    div_inst/remainder_0_preg_reg[8]_i_3_n_1
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.046 r  div_inst/remainder_0_preg_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.046    div_inst/remainder_0_preg_reg[12]_i_3_n_1
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.135 r  div_inst/remainder_0_preg_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.135    div_inst/remainder_0_preg_reg[16]_i_3_n_1
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.224 r  div_inst/remainder_0_preg_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.224    div_inst/remainder_0_preg_reg[20]_i_3_n_1
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.454 r  div_inst/remainder_0_preg_reg[24]_i_3/O[1]
                         net (fo=11, routed)          0.502     4.956    div_inst/add_ln37_9_reg_1587_reg[27]_0[19]
    SLICE_X34Y32         LUT4 (Prop_lut4_I0_O)        0.225     5.181 r  div_inst/quotient_0_preg[0]_i_14/O
                         net (fo=2, routed)           0.511     5.692    div_inst/quotient_0_preg[0]_i_14_n_1
    SLICE_X34Y32         LUT5 (Prop_lut5_I4_O)        0.100     5.792 r  div_inst/quotient_0_preg[0]_i_6/O
                         net (fo=3, routed)           0.463     6.255    div_inst/quotient_0_preg[0]_i_6_n_1
    SLICE_X35Y32         LUT6 (Prop_lut6_I5_O)        0.234     6.489 r  div_inst/remainder_0_preg[31]_i_3/O
                         net (fo=131, routed)         0.645     7.134    div_inst/remainder_0_preg[31]_i_3_n_1
    SLICE_X37Y37         LUT5 (Prop_lut5_I2_O)        0.097     7.231 r  div_inst/udm_csr_rdata[24]_i_7/O
                         net (fo=1, routed)           0.447     7.678    div_inst/div_remainder[4]__0[24]
    SLICE_X37Y37         LUT6 (Prop_lut6_I1_O)        0.097     7.775 r  div_inst/udm_csr_rdata[24]_i_2/O
                         net (fo=1, routed)           0.583     8.358    div_inst/udm_csr_rdata[24]_i_2_n_1
    SLICE_X38Y37         LUT6 (Prop_lut6_I1_O)        0.097     8.455 r  div_inst/udm_csr_rdata[24]_i_1/O
                         net (fo=1, routed)           0.000     8.455    div_remainder[24]
    SLICE_X38Y37         FDRE                                         r  udm_csr_rdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        1.260     9.355    clk_gen
    SLICE_X38Y37         FDRE                                         r  udm_csr_rdata_reg[24]/C
                         clock pessimism              0.353     9.709    
                         clock uncertainty           -0.074     9.635    
    SLICE_X38Y37         FDRE (Setup_fdre_C_D)        0.069     9.704    udm_csr_rdata_reg[24]
  -------------------------------------------------------------------
                         required time                          9.704    
                         arrival time                          -8.455    
  -------------------------------------------------------------------
                         slack                                  1.250    

Slack (MET) :             1.284ns  (required time - arrival time)
  Source:                 div_inst/icmp_ln32_10_reg_1581_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        8.633ns  (logic 2.849ns (33.000%)  route 5.784ns (67.000%))
  Logic Levels:           17  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.646ns = ( 9.354 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.253ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        1.364    -0.253    div_inst/clk_out1
    SLICE_X30Y30         FDRE                                         r  div_inst/icmp_ln32_10_reg_1581_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         FDRE (Prop_fdre_C_Q)         0.393     0.140 r  div_inst/icmp_ln32_10_reg_1581_reg[0]/Q
                         net (fo=106, routed)         0.992     1.132    div_inst/icmp_ln32_10_reg_1581
    SLICE_X30Y33         LUT3 (Prop_lut3_I1_O)        0.100     1.232 r  div_inst/quotient_0_preg[1]_i_23/O
                         net (fo=1, routed)           0.605     1.837    div_inst/trunc_ln37_18_fu_1236_p1__0[3]
    SLICE_X30Y31         LUT5 (Prop_lut5_I0_O)        0.234     2.071 r  div_inst/quotient_0_preg[1]_i_7/O
                         net (fo=1, routed)           0.285     2.356    div_inst/quotient_0_preg[1]_i_7_n_1
    SLICE_X30Y30         LUT6 (Prop_lut6_I0_O)        0.097     2.453 r  div_inst/quotient_0_preg[1]_i_2/O
                         net (fo=1, routed)           0.324     2.778    div_inst/quotient_0_preg[1]_i_2_n_1
    SLICE_X30Y30         LUT5 (Prop_lut5_I0_O)        0.097     2.875 r  div_inst/quotient_0_preg[1]_i_1/O
                         net (fo=25, routed)          0.501     3.376    div_inst/quotient_0_preg[1]_i_1_n_1
    SLICE_X31Y27         LUT2 (Prop_lut2_I1_O)        0.097     3.473 r  div_inst/remainder_0_preg[4]_i_11/O
                         net (fo=1, routed)           0.000     3.473    div_inst/remainder_0_preg[4]_i_11_n_1
    SLICE_X31Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.868 r  div_inst/remainder_0_preg_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.868    div_inst/remainder_0_preg_reg[4]_i_3_n_1
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.957 r  div_inst/remainder_0_preg_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.957    div_inst/remainder_0_preg_reg[8]_i_3_n_1
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.046 r  div_inst/remainder_0_preg_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.046    div_inst/remainder_0_preg_reg[12]_i_3_n_1
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.135 r  div_inst/remainder_0_preg_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.135    div_inst/remainder_0_preg_reg[16]_i_3_n_1
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.224 r  div_inst/remainder_0_preg_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.224    div_inst/remainder_0_preg_reg[20]_i_3_n_1
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.454 r  div_inst/remainder_0_preg_reg[24]_i_3/O[1]
                         net (fo=11, routed)          0.502     4.956    div_inst/add_ln37_9_reg_1587_reg[27]_0[19]
    SLICE_X34Y32         LUT4 (Prop_lut4_I0_O)        0.225     5.181 r  div_inst/quotient_0_preg[0]_i_14/O
                         net (fo=2, routed)           0.511     5.692    div_inst/quotient_0_preg[0]_i_14_n_1
    SLICE_X34Y32         LUT5 (Prop_lut5_I4_O)        0.100     5.792 r  div_inst/quotient_0_preg[0]_i_6/O
                         net (fo=3, routed)           0.463     6.255    div_inst/quotient_0_preg[0]_i_6_n_1
    SLICE_X35Y32         LUT6 (Prop_lut6_I5_O)        0.234     6.489 r  div_inst/remainder_0_preg[31]_i_3/O
                         net (fo=131, routed)         0.569     7.058    div_inst/remainder_0_preg[31]_i_3_n_1
    SLICE_X37Y34         LUT5 (Prop_lut5_I2_O)        0.097     7.155 r  div_inst/udm_csr_rdata[26]_i_7/O
                         net (fo=1, routed)           0.572     7.727    div_inst/div_remainder[4]__0[26]
    SLICE_X38Y34         LUT6 (Prop_lut6_I1_O)        0.097     7.824 r  div_inst/udm_csr_rdata[26]_i_2/O
                         net (fo=1, routed)           0.459     8.283    div_inst/udm_csr_rdata[26]_i_2_n_1
    SLICE_X37Y34         LUT6 (Prop_lut6_I1_O)        0.097     8.380 r  div_inst/udm_csr_rdata[26]_i_1/O
                         net (fo=1, routed)           0.000     8.380    div_remainder[26]
    SLICE_X37Y34         FDRE                                         r  udm_csr_rdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        1.259     9.354    clk_gen
    SLICE_X37Y34         FDRE                                         r  udm_csr_rdata_reg[26]/C
                         clock pessimism              0.353     9.708    
                         clock uncertainty           -0.074     9.634    
    SLICE_X37Y34         FDRE (Setup_fdre_C_D)        0.030     9.664    udm_csr_rdata_reg[26]
  -------------------------------------------------------------------
                         required time                          9.664    
                         arrival time                          -8.380    
  -------------------------------------------------------------------
                         slack                                  1.284    

Slack (MET) :             1.286ns  (required time - arrival time)
  Source:                 div_inst/icmp_ln32_10_reg_1581_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        8.633ns  (logic 2.849ns (33.003%)  route 5.784ns (66.997%))
  Logic Levels:           17  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.645ns = ( 9.355 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.253ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        1.364    -0.253    div_inst/clk_out1
    SLICE_X30Y30         FDRE                                         r  div_inst/icmp_ln32_10_reg_1581_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         FDRE (Prop_fdre_C_Q)         0.393     0.140 r  div_inst/icmp_ln32_10_reg_1581_reg[0]/Q
                         net (fo=106, routed)         0.992     1.132    div_inst/icmp_ln32_10_reg_1581
    SLICE_X30Y33         LUT3 (Prop_lut3_I1_O)        0.100     1.232 r  div_inst/quotient_0_preg[1]_i_23/O
                         net (fo=1, routed)           0.605     1.837    div_inst/trunc_ln37_18_fu_1236_p1__0[3]
    SLICE_X30Y31         LUT5 (Prop_lut5_I0_O)        0.234     2.071 r  div_inst/quotient_0_preg[1]_i_7/O
                         net (fo=1, routed)           0.285     2.356    div_inst/quotient_0_preg[1]_i_7_n_1
    SLICE_X30Y30         LUT6 (Prop_lut6_I0_O)        0.097     2.453 r  div_inst/quotient_0_preg[1]_i_2/O
                         net (fo=1, routed)           0.324     2.778    div_inst/quotient_0_preg[1]_i_2_n_1
    SLICE_X30Y30         LUT5 (Prop_lut5_I0_O)        0.097     2.875 r  div_inst/quotient_0_preg[1]_i_1/O
                         net (fo=25, routed)          0.501     3.376    div_inst/quotient_0_preg[1]_i_1_n_1
    SLICE_X31Y27         LUT2 (Prop_lut2_I1_O)        0.097     3.473 r  div_inst/remainder_0_preg[4]_i_11/O
                         net (fo=1, routed)           0.000     3.473    div_inst/remainder_0_preg[4]_i_11_n_1
    SLICE_X31Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.868 r  div_inst/remainder_0_preg_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.868    div_inst/remainder_0_preg_reg[4]_i_3_n_1
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.957 r  div_inst/remainder_0_preg_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.957    div_inst/remainder_0_preg_reg[8]_i_3_n_1
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.046 r  div_inst/remainder_0_preg_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.046    div_inst/remainder_0_preg_reg[12]_i_3_n_1
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.135 r  div_inst/remainder_0_preg_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.135    div_inst/remainder_0_preg_reg[16]_i_3_n_1
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.224 r  div_inst/remainder_0_preg_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.224    div_inst/remainder_0_preg_reg[20]_i_3_n_1
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.454 r  div_inst/remainder_0_preg_reg[24]_i_3/O[1]
                         net (fo=11, routed)          0.502     4.956    div_inst/add_ln37_9_reg_1587_reg[27]_0[19]
    SLICE_X34Y32         LUT4 (Prop_lut4_I0_O)        0.225     5.181 r  div_inst/quotient_0_preg[0]_i_14/O
                         net (fo=2, routed)           0.511     5.692    div_inst/quotient_0_preg[0]_i_14_n_1
    SLICE_X34Y32         LUT5 (Prop_lut5_I4_O)        0.100     5.792 r  div_inst/quotient_0_preg[0]_i_6/O
                         net (fo=3, routed)           0.463     6.255    div_inst/quotient_0_preg[0]_i_6_n_1
    SLICE_X35Y32         LUT6 (Prop_lut6_I5_O)        0.234     6.489 r  div_inst/remainder_0_preg[31]_i_3/O
                         net (fo=131, routed)         0.730     7.219    div_inst/remainder_0_preg[31]_i_3_n_1
    SLICE_X41Y37         LUT5 (Prop_lut5_I2_O)        0.097     7.316 r  div_inst/udm_csr_rdata[22]_i_7/O
                         net (fo=1, routed)           0.573     7.889    div_inst/div_remainder[4]__0[22]
    SLICE_X39Y37         LUT6 (Prop_lut6_I1_O)        0.097     7.986 r  div_inst/udm_csr_rdata[22]_i_2/O
                         net (fo=1, routed)           0.297     8.282    div_inst/udm_csr_rdata[22]_i_2_n_1
    SLICE_X39Y37         LUT6 (Prop_lut6_I1_O)        0.097     8.379 r  div_inst/udm_csr_rdata[22]_i_1/O
                         net (fo=1, routed)           0.000     8.379    div_remainder[22]
    SLICE_X39Y37         FDRE                                         r  udm_csr_rdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        1.260     9.355    clk_gen
    SLICE_X39Y37         FDRE                                         r  udm_csr_rdata_reg[22]/C
                         clock pessimism              0.353     9.709    
                         clock uncertainty           -0.074     9.635    
    SLICE_X39Y37         FDRE (Setup_fdre_C_D)        0.030     9.665    udm_csr_rdata_reg[22]
  -------------------------------------------------------------------
                         required time                          9.665    
                         arrival time                          -8.379    
  -------------------------------------------------------------------
                         slack                                  1.286    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 div_dividend_reg[9][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_inst/tmp_2_reg_1412_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.186ns (77.146%)  route 0.055ns (22.854%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        0.630    -0.534    clk_gen
    SLICE_X19Y27         FDRE                                         r  div_dividend_reg[9][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  div_dividend_reg[9][11]/Q
                         net (fo=1, routed)           0.055    -0.338    div_inst/icmp_ln32_reg_1401[0]_i_4_0[11]
    SLICE_X18Y27         LUT5 (Prop_lut5_I0_O)        0.045    -0.293 r  div_inst/tmp_2_reg_1412[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.293    div_inst/tmp_1_fu_434_p12[11]
    SLICE_X18Y27         FDRE                                         r  div_inst/tmp_2_reg_1412_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        0.903    -0.770    div_inst/clk_out1
    SLICE_X18Y27         FDRE                                         r  div_inst/tmp_2_reg_1412_reg[0]/C
                         clock pessimism              0.250    -0.521    
    SLICE_X18Y27         FDRE (Hold_fdre_C_D)         0.091    -0.430    div_inst/tmp_2_reg_1412_reg[0]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 div_inst/trunc_ln25_reg_1396_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_inst/trunc_ln25_reg_1396_pp0_iter1_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.313%)  route 0.119ns (45.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        0.630    -0.534    div_inst/clk_out1
    SLICE_X18Y27         FDRE                                         r  div_inst/trunc_ln25_reg_1396_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  div_inst/trunc_ln25_reg_1396_reg[0]/Q
                         net (fo=1, routed)           0.119    -0.274    div_inst/trunc_ln25_reg_1396
    SLICE_X22Y27         FDRE                                         r  div_inst/trunc_ln25_reg_1396_pp0_iter1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        0.903    -0.770    div_inst/clk_out1
    SLICE_X22Y27         FDRE                                         r  div_inst/trunc_ln25_reg_1396_pp0_iter1_reg_reg[0]/C
                         clock pessimism              0.272    -0.499    
    SLICE_X22Y27         FDRE (Hold_fdre_C_D)         0.078    -0.421    div_inst/trunc_ln25_reg_1396_pp0_iter1_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 div_inst/tmp_24_reg_1466_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_inst/tmp_24_reg_1466_pp0_iter1_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.260%)  route 0.101ns (41.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        0.630    -0.534    div_inst/clk_out1
    SLICE_X20Y27         FDRE                                         r  div_inst/tmp_24_reg_1466_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  div_inst/tmp_24_reg_1466_reg[0]/Q
                         net (fo=1, routed)           0.101    -0.292    div_inst/tmp_24_reg_1466
    SLICE_X22Y27         FDRE                                         r  div_inst/tmp_24_reg_1466_pp0_iter1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        0.903    -0.770    div_inst/clk_out1
    SLICE_X22Y27         FDRE                                         r  div_inst/tmp_24_reg_1466_pp0_iter1_reg_reg[0]/C
                         clock pessimism              0.250    -0.521    
    SLICE_X22Y27         FDRE (Hold_fdre_C_D)         0.071    -0.450    div_inst/tmp_24_reg_1466_pp0_iter1_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 udm/udm_controller/RD_DATA_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_sendbyte_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.171%)  route 0.110ns (43.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        0.626    -0.538    udm/udm_controller/clk_out1
    SLICE_X28Y23         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  udm/udm_controller/RD_DATA_reg_reg[6]/Q
                         net (fo=1, routed)           0.110    -0.287    udm/udm_controller/RD_DATA_reg_reg_n_1_[6]
    SLICE_X28Y22         FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        0.900    -0.773    udm/udm_controller/clk_out1
    SLICE_X28Y22         FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[6]/C
                         clock pessimism              0.251    -0.523    
    SLICE_X28Y22         FDRE (Hold_fdre_C_D)         0.076    -0.447    udm/udm_controller/tx_sendbyte_reg[6]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 udm/udm_controller/RD_DATA_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_sendbyte_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.673%)  route 0.112ns (44.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        0.626    -0.538    udm/udm_controller/clk_out1
    SLICE_X28Y23         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  udm/udm_controller/RD_DATA_reg_reg[7]/Q
                         net (fo=1, routed)           0.112    -0.284    udm/udm_controller/RD_DATA_reg_reg_n_1_[7]
    SLICE_X28Y22         FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        0.900    -0.773    udm/udm_controller/clk_out1
    SLICE_X28Y22         FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[7]/C
                         clock pessimism              0.251    -0.523    
    SLICE_X28Y22         FDRE (Hold_fdre_C_D)         0.078    -0.445    udm/udm_controller/tx_sendbyte_reg[7]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 udm/udm_controller/RD_DATA_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.186ns (68.798%)  route 0.084ns (31.202%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        0.626    -0.538    udm/udm_controller/clk_out1
    SLICE_X26Y24         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  udm/udm_controller/RD_DATA_reg_reg[19]/Q
                         net (fo=1, routed)           0.084    -0.312    udm/udm_controller/in45[11]
    SLICE_X27Y24         LUT6 (Prop_lut6_I5_O)        0.045    -0.267 r  udm/udm_controller/RD_DATA_reg[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.267    udm/udm_controller/RD_DATA_reg[11]
    SLICE_X27Y24         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        0.899    -0.774    udm/udm_controller/clk_out1
    SLICE_X27Y24         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[11]/C
                         clock pessimism              0.250    -0.525    
    SLICE_X27Y24         FDRE (Hold_fdre_C_D)         0.091    -0.434    udm/udm_controller/RD_DATA_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 div_inst/tmp_18_reg_1452_pp0_iter1_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_inst/tmp_18_reg_1452_pp0_iter2_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.727%)  route 0.112ns (44.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        0.630    -0.534    div_inst/clk_out1
    SLICE_X22Y27         FDRE                                         r  div_inst/tmp_18_reg_1452_pp0_iter1_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  div_inst/tmp_18_reg_1452_pp0_iter1_reg_reg[0]/Q
                         net (fo=1, routed)           0.112    -0.281    div_inst/tmp_18_reg_1452_pp0_iter1_reg
    SLICE_X22Y28         FDRE                                         r  div_inst/tmp_18_reg_1452_pp0_iter2_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        0.904    -0.769    div_inst/clk_out1
    SLICE_X22Y28         FDRE                                         r  div_inst/tmp_18_reg_1452_pp0_iter2_reg_reg[0]/C
                         clock pessimism              0.250    -0.520    
    SLICE_X22Y28         FDRE (Hold_fdre_C_D)         0.070    -0.450    div_inst/tmp_18_reg_1452_pp0_iter2_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 udm/uart_rx/clk_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_rx/bitperiod_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.199%)  route 0.110ns (43.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        0.623    -0.541    udm/uart_rx/clk_out1
    SLICE_X49Y29         FDRE                                         r  udm/uart_rx/clk_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  udm/uart_rx/clk_counter_reg[5]/Q
                         net (fo=4, routed)           0.110    -0.290    udm/uart_rx/clk_counter_reg_n_1_[5]
    SLICE_X46Y30         FDRE                                         r  udm/uart_rx/bitperiod_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        0.897    -0.776    udm/uart_rx/clk_out1
    SLICE_X46Y30         FDRE                                         r  udm/uart_rx/bitperiod_o_reg[2]/C
                         clock pessimism              0.251    -0.526    
    SLICE_X46Y30         FDRE (Hold_fdre_C_D)         0.063    -0.463    udm/uart_rx/bitperiod_o_reg[2]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 udm/udm_controller/RD_DATA_reg_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.705%)  route 0.101ns (35.295%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        0.627    -0.537    udm/udm_controller/clk_out1
    SLICE_X27Y23         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  udm/udm_controller/RD_DATA_reg_reg[24]/Q
                         net (fo=1, routed)           0.101    -0.294    udm/udm_controller/in45[16]
    SLICE_X27Y22         LUT6 (Prop_lut6_I5_O)        0.045    -0.249 r  udm/udm_controller/RD_DATA_reg[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.249    udm/udm_controller/RD_DATA_reg[16]
    SLICE_X27Y22         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        0.902    -0.771    udm/udm_controller/clk_out1
    SLICE_X27Y22         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[16]/C
                         clock pessimism              0.250    -0.522    
    SLICE_X27Y22         FDRE (Hold_fdre_C_D)         0.092    -0.430    udm/udm_controller/RD_DATA_reg_reg[16]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 udm/udm_controller/tx_sendbyte_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_dout_bo_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.705%)  route 0.101ns (35.295%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        0.628    -0.536    udm/udm_controller/clk_out1
    SLICE_X31Y22         FDRE                                         r  udm/udm_controller/tx_sendbyte_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  udm/udm_controller/tx_sendbyte_ff_reg[2]/Q
                         net (fo=1, routed)           0.101    -0.293    udm/udm_controller/tx_sendbyte_ff[2]
    SLICE_X31Y21         LUT6 (Prop_lut6_I2_O)        0.045    -0.248 r  udm/udm_controller/tx_dout_bo[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    udm/udm_controller/tx_dout_bo[2]_i_1_n_1
    SLICE_X31Y21         FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        0.900    -0.773    udm/udm_controller/clk_out1
    SLICE_X31Y21         FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[2]/C
                         clock pessimism              0.252    -0.522    
    SLICE_X31Y21         FDRE (Hold_fdre_C_D)         0.092    -0.430    udm/udm_controller/tx_dout_bo_reg[2]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.181    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_sys_clk_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         10.000      7.766      RAMB36_X0Y4      testmem/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         10.000      7.766      RAMB36_X0Y4      testmem/ram_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16   sys_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X24Y27     LED_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X23Y27     LED_reg[0]_lopt_replica/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X24Y27     LED_reg[10]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X23Y27     LED_reg[10]_lopt_replica/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X24Y27     LED_reg[11]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X23Y27     LED_reg[11]_lopt_replica/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         5.000       4.230      SLICE_X34Y25     div_inst/icmp_ln32_reg_1401_pp0_iter4_reg_reg[0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.770         5.000       4.230      SLICE_X34Y25     div_inst/icmp_ln32_reg_1401_pp0_iter4_reg_reg[0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         5.000       4.230      SLICE_X30Y26     div_inst/tmp_24_reg_1466_pp0_iter3_reg_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         5.000       4.230      SLICE_X30Y26     div_inst/tmp_27_reg_1473_pp0_iter3_reg_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         5.000       4.230      SLICE_X30Y26     div_inst/tmp_30_reg_1480_pp0_iter4_reg_reg[0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         5.000       4.230      SLICE_X30Y26     div_inst/trunc_ln25_reg_1396_pp0_iter4_reg_reg[0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         5.000       4.230      SLICE_X30Y20     div_inst/n_0_reg_410_pp0_iter4_reg_reg[0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         5.000       4.230      SLICE_X30Y20     div_inst/n_0_reg_410_pp0_iter4_reg_reg[1]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         5.000       4.230      SLICE_X30Y20     div_inst/n_0_reg_410_pp0_iter4_reg_reg[2]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         5.000       4.230      SLICE_X30Y20     div_inst/n_0_reg_410_pp0_iter4_reg_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         5.000       4.230      SLICE_X30Y28     div_inst/icmp_ln32_3_reg_1508_pp0_iter4_reg_reg[0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         5.000       4.230      SLICE_X34Y25     div_inst/icmp_ln32_reg_1401_pp0_iter4_reg_reg[0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.770         5.000       4.230      SLICE_X30Y20     div_inst/n_0_reg_410_pp0_iter4_reg_reg[0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         5.000       4.230      SLICE_X30Y20     div_inst/n_0_reg_410_pp0_iter4_reg_reg[0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.770         5.000       4.230      SLICE_X30Y20     div_inst/n_0_reg_410_pp0_iter4_reg_reg[1]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         5.000       4.230      SLICE_X30Y20     div_inst/n_0_reg_410_pp0_iter4_reg_reg[1]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.770         5.000       4.230      SLICE_X30Y20     div_inst/n_0_reg_410_pp0_iter4_reg_reg[2]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         5.000       4.230      SLICE_X30Y20     div_inst/n_0_reg_410_pp0_iter4_reg_reg[2]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.770         5.000       4.230      SLICE_X30Y20     div_inst/n_0_reg_410_pp0_iter4_reg_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         5.000       4.230      SLICE_X30Y20     div_inst/n_0_reg_410_pp0_iter4_reg_reg[3]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_sys_clk_1
  To Clock:  clkfbout_sys_clk_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_sys_clk_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y17   sys_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk_1
  To Clock:  clk_out1_sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.049ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.049ns  (required time - arrival time)
  Source:                 div_inst/icmp_ln32_10_reg_1581_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        8.867ns  (logic 2.849ns (32.132%)  route 6.018ns (67.868%))
  Logic Levels:           17  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.649ns = ( 9.351 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.253ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        1.364    -0.253    div_inst/clk_out1
    SLICE_X30Y30         FDRE                                         r  div_inst/icmp_ln32_10_reg_1581_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         FDRE (Prop_fdre_C_Q)         0.393     0.140 r  div_inst/icmp_ln32_10_reg_1581_reg[0]/Q
                         net (fo=106, routed)         0.992     1.132    div_inst/icmp_ln32_10_reg_1581
    SLICE_X30Y33         LUT3 (Prop_lut3_I1_O)        0.100     1.232 r  div_inst/quotient_0_preg[1]_i_23/O
                         net (fo=1, routed)           0.605     1.837    div_inst/trunc_ln37_18_fu_1236_p1__0[3]
    SLICE_X30Y31         LUT5 (Prop_lut5_I0_O)        0.234     2.071 r  div_inst/quotient_0_preg[1]_i_7/O
                         net (fo=1, routed)           0.285     2.356    div_inst/quotient_0_preg[1]_i_7_n_1
    SLICE_X30Y30         LUT6 (Prop_lut6_I0_O)        0.097     2.453 r  div_inst/quotient_0_preg[1]_i_2/O
                         net (fo=1, routed)           0.324     2.778    div_inst/quotient_0_preg[1]_i_2_n_1
    SLICE_X30Y30         LUT5 (Prop_lut5_I0_O)        0.097     2.875 r  div_inst/quotient_0_preg[1]_i_1/O
                         net (fo=25, routed)          0.501     3.376    div_inst/quotient_0_preg[1]_i_1_n_1
    SLICE_X31Y27         LUT2 (Prop_lut2_I1_O)        0.097     3.473 r  div_inst/remainder_0_preg[4]_i_11/O
                         net (fo=1, routed)           0.000     3.473    div_inst/remainder_0_preg[4]_i_11_n_1
    SLICE_X31Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.868 r  div_inst/remainder_0_preg_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.868    div_inst/remainder_0_preg_reg[4]_i_3_n_1
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.957 r  div_inst/remainder_0_preg_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.957    div_inst/remainder_0_preg_reg[8]_i_3_n_1
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.046 r  div_inst/remainder_0_preg_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.046    div_inst/remainder_0_preg_reg[12]_i_3_n_1
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.135 r  div_inst/remainder_0_preg_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.135    div_inst/remainder_0_preg_reg[16]_i_3_n_1
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.224 r  div_inst/remainder_0_preg_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.224    div_inst/remainder_0_preg_reg[20]_i_3_n_1
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.454 r  div_inst/remainder_0_preg_reg[24]_i_3/O[1]
                         net (fo=11, routed)          0.502     4.956    div_inst/add_ln37_9_reg_1587_reg[27]_0[19]
    SLICE_X34Y32         LUT4 (Prop_lut4_I0_O)        0.225     5.181 r  div_inst/quotient_0_preg[0]_i_14/O
                         net (fo=2, routed)           0.511     5.692    div_inst/quotient_0_preg[0]_i_14_n_1
    SLICE_X34Y32         LUT5 (Prop_lut5_I4_O)        0.100     5.792 r  div_inst/quotient_0_preg[0]_i_6/O
                         net (fo=3, routed)           0.308     6.100    div_inst/quotient_0_preg[0]_i_6_n_1
    SLICE_X34Y32         LUT6 (Prop_lut6_I5_O)        0.234     6.334 r  div_inst/quotient_0_preg[0]_i_1/O
                         net (fo=134, routed)         0.987     7.321    div_inst/quotient_0_preg[0]_i_1_n_1
    SLICE_X31Y17         LUT6 (Prop_lut6_I4_O)        0.097     7.418 r  div_inst/udm_csr_rdata[0]_i_12/O
                         net (fo=1, routed)           0.398     7.816    div_inst/udm_csr_rdata[0]_i_12_n_1
    SLICE_X31Y17         LUT5 (Prop_lut5_I3_O)        0.097     7.913 r  div_inst/udm_csr_rdata[0]_i_3/O
                         net (fo=1, routed)           0.603     8.517    div_inst/udm_csr_rdata[0]_i_3_n_1
    SLICE_X32Y20         LUT6 (Prop_lut6_I1_O)        0.097     8.614 r  div_inst/udm_csr_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     8.614    div_inst_n_45
    SLICE_X32Y20         FDRE                                         r  udm_csr_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        1.256     9.351    clk_gen
    SLICE_X32Y20         FDRE                                         r  udm_csr_rdata_reg[0]/C
                         clock pessimism              0.353     9.705    
                         clock uncertainty           -0.074     9.630    
    SLICE_X32Y20         FDRE (Setup_fdre_C_D)        0.032     9.662    udm_csr_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                          9.662    
                         arrival time                          -8.614    
  -------------------------------------------------------------------
                         slack                                  1.049    

Slack (MET) :             1.149ns  (required time - arrival time)
  Source:                 div_inst/icmp_ln32_10_reg_1581_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        8.763ns  (logic 2.849ns (32.511%)  route 5.914ns (67.489%))
  Logic Levels:           17  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.652ns = ( 9.348 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.253ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        1.364    -0.253    div_inst/clk_out1
    SLICE_X30Y30         FDRE                                         r  div_inst/icmp_ln32_10_reg_1581_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         FDRE (Prop_fdre_C_Q)         0.393     0.140 r  div_inst/icmp_ln32_10_reg_1581_reg[0]/Q
                         net (fo=106, routed)         0.992     1.132    div_inst/icmp_ln32_10_reg_1581
    SLICE_X30Y33         LUT3 (Prop_lut3_I1_O)        0.100     1.232 r  div_inst/quotient_0_preg[1]_i_23/O
                         net (fo=1, routed)           0.605     1.837    div_inst/trunc_ln37_18_fu_1236_p1__0[3]
    SLICE_X30Y31         LUT5 (Prop_lut5_I0_O)        0.234     2.071 r  div_inst/quotient_0_preg[1]_i_7/O
                         net (fo=1, routed)           0.285     2.356    div_inst/quotient_0_preg[1]_i_7_n_1
    SLICE_X30Y30         LUT6 (Prop_lut6_I0_O)        0.097     2.453 r  div_inst/quotient_0_preg[1]_i_2/O
                         net (fo=1, routed)           0.324     2.778    div_inst/quotient_0_preg[1]_i_2_n_1
    SLICE_X30Y30         LUT5 (Prop_lut5_I0_O)        0.097     2.875 r  div_inst/quotient_0_preg[1]_i_1/O
                         net (fo=25, routed)          0.501     3.376    div_inst/quotient_0_preg[1]_i_1_n_1
    SLICE_X31Y27         LUT2 (Prop_lut2_I1_O)        0.097     3.473 r  div_inst/remainder_0_preg[4]_i_11/O
                         net (fo=1, routed)           0.000     3.473    div_inst/remainder_0_preg[4]_i_11_n_1
    SLICE_X31Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.868 r  div_inst/remainder_0_preg_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.868    div_inst/remainder_0_preg_reg[4]_i_3_n_1
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.957 r  div_inst/remainder_0_preg_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.957    div_inst/remainder_0_preg_reg[8]_i_3_n_1
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.046 r  div_inst/remainder_0_preg_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.046    div_inst/remainder_0_preg_reg[12]_i_3_n_1
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.135 r  div_inst/remainder_0_preg_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.135    div_inst/remainder_0_preg_reg[16]_i_3_n_1
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.224 r  div_inst/remainder_0_preg_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.224    div_inst/remainder_0_preg_reg[20]_i_3_n_1
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.454 r  div_inst/remainder_0_preg_reg[24]_i_3/O[1]
                         net (fo=11, routed)          0.502     4.956    div_inst/add_ln37_9_reg_1587_reg[27]_0[19]
    SLICE_X34Y32         LUT4 (Prop_lut4_I0_O)        0.225     5.181 r  div_inst/quotient_0_preg[0]_i_14/O
                         net (fo=2, routed)           0.511     5.692    div_inst/quotient_0_preg[0]_i_14_n_1
    SLICE_X34Y32         LUT5 (Prop_lut5_I4_O)        0.100     5.792 r  div_inst/quotient_0_preg[0]_i_6/O
                         net (fo=3, routed)           0.463     6.255    div_inst/quotient_0_preg[0]_i_6_n_1
    SLICE_X35Y32         LUT6 (Prop_lut6_I5_O)        0.234     6.489 r  div_inst/remainder_0_preg[31]_i_3/O
                         net (fo=131, routed)         0.624     7.113    div_inst/remainder_0_preg[31]_i_3_n_1
    SLICE_X38Y29         LUT6 (Prop_lut6_I3_O)        0.097     7.210 r  div_inst/udm_csr_rdata[14]_i_10/O
                         net (fo=1, routed)           0.494     7.705    div_inst/udm_csr_rdata[14]_i_10_n_1
    SLICE_X38Y29         LUT5 (Prop_lut5_I4_O)        0.097     7.802 r  div_inst/udm_csr_rdata[14]_i_3/O
                         net (fo=1, routed)           0.612     8.413    div_inst/udm_csr_rdata[14]_i_3_n_1
    SLICE_X37Y28         LUT6 (Prop_lut6_I2_O)        0.097     8.510 r  div_inst/udm_csr_rdata[14]_i_1/O
                         net (fo=1, routed)           0.000     8.510    div_inst_n_31
    SLICE_X37Y28         FDRE                                         r  udm_csr_rdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        1.253     9.348    clk_gen
    SLICE_X37Y28         FDRE                                         r  udm_csr_rdata_reg[14]/C
                         clock pessimism              0.353     9.702    
                         clock uncertainty           -0.074     9.627    
    SLICE_X37Y28         FDRE (Setup_fdre_C_D)        0.032     9.659    udm_csr_rdata_reg[14]
  -------------------------------------------------------------------
                         required time                          9.659    
                         arrival time                          -8.510    
  -------------------------------------------------------------------
                         slack                                  1.149    

Slack (MET) :             1.154ns  (required time - arrival time)
  Source:                 div_inst/icmp_ln32_10_reg_1581_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        8.802ns  (logic 2.849ns (32.367%)  route 5.953ns (67.633%))
  Logic Levels:           17  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.646ns = ( 9.354 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.253ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        1.364    -0.253    div_inst/clk_out1
    SLICE_X30Y30         FDRE                                         r  div_inst/icmp_ln32_10_reg_1581_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         FDRE (Prop_fdre_C_Q)         0.393     0.140 r  div_inst/icmp_ln32_10_reg_1581_reg[0]/Q
                         net (fo=106, routed)         0.992     1.132    div_inst/icmp_ln32_10_reg_1581
    SLICE_X30Y33         LUT3 (Prop_lut3_I1_O)        0.100     1.232 r  div_inst/quotient_0_preg[1]_i_23/O
                         net (fo=1, routed)           0.605     1.837    div_inst/trunc_ln37_18_fu_1236_p1__0[3]
    SLICE_X30Y31         LUT5 (Prop_lut5_I0_O)        0.234     2.071 r  div_inst/quotient_0_preg[1]_i_7/O
                         net (fo=1, routed)           0.285     2.356    div_inst/quotient_0_preg[1]_i_7_n_1
    SLICE_X30Y30         LUT6 (Prop_lut6_I0_O)        0.097     2.453 r  div_inst/quotient_0_preg[1]_i_2/O
                         net (fo=1, routed)           0.324     2.778    div_inst/quotient_0_preg[1]_i_2_n_1
    SLICE_X30Y30         LUT5 (Prop_lut5_I0_O)        0.097     2.875 r  div_inst/quotient_0_preg[1]_i_1/O
                         net (fo=25, routed)          0.501     3.376    div_inst/quotient_0_preg[1]_i_1_n_1
    SLICE_X31Y27         LUT2 (Prop_lut2_I1_O)        0.097     3.473 r  div_inst/remainder_0_preg[4]_i_11/O
                         net (fo=1, routed)           0.000     3.473    div_inst/remainder_0_preg[4]_i_11_n_1
    SLICE_X31Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.868 r  div_inst/remainder_0_preg_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.868    div_inst/remainder_0_preg_reg[4]_i_3_n_1
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.957 r  div_inst/remainder_0_preg_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.957    div_inst/remainder_0_preg_reg[8]_i_3_n_1
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.046 r  div_inst/remainder_0_preg_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.046    div_inst/remainder_0_preg_reg[12]_i_3_n_1
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.135 r  div_inst/remainder_0_preg_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.135    div_inst/remainder_0_preg_reg[16]_i_3_n_1
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.224 r  div_inst/remainder_0_preg_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.224    div_inst/remainder_0_preg_reg[20]_i_3_n_1
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.454 r  div_inst/remainder_0_preg_reg[24]_i_3/O[1]
                         net (fo=11, routed)          0.502     4.956    div_inst/add_ln37_9_reg_1587_reg[27]_0[19]
    SLICE_X34Y32         LUT4 (Prop_lut4_I0_O)        0.225     5.181 r  div_inst/quotient_0_preg[0]_i_14/O
                         net (fo=2, routed)           0.511     5.692    div_inst/quotient_0_preg[0]_i_14_n_1
    SLICE_X34Y32         LUT5 (Prop_lut5_I4_O)        0.100     5.792 r  div_inst/quotient_0_preg[0]_i_6/O
                         net (fo=3, routed)           0.463     6.255    div_inst/quotient_0_preg[0]_i_6_n_1
    SLICE_X35Y32         LUT6 (Prop_lut6_I5_O)        0.234     6.489 r  div_inst/remainder_0_preg[31]_i_3/O
                         net (fo=131, routed)         0.850     7.340    div_inst/remainder_0_preg[31]_i_3_n_1
    SLICE_X33Y37         LUT5 (Prop_lut5_I2_O)        0.097     7.437 r  div_inst/udm_csr_rdata[27]_i_6/O
                         net (fo=1, routed)           0.399     7.836    div_inst/div_remainder[6]__0[27]
    SLICE_X34Y37         LUT6 (Prop_lut6_I0_O)        0.097     7.933 r  div_inst/udm_csr_rdata[27]_i_2/O
                         net (fo=1, routed)           0.519     8.452    div_inst/udm_csr_rdata[27]_i_2_n_1
    SLICE_X34Y34         LUT6 (Prop_lut6_I1_O)        0.097     8.549 r  div_inst/udm_csr_rdata[27]_i_1/O
                         net (fo=1, routed)           0.000     8.549    div_remainder[27]
    SLICE_X34Y34         FDRE                                         r  udm_csr_rdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        1.259     9.354    clk_gen
    SLICE_X34Y34         FDRE                                         r  udm_csr_rdata_reg[27]/C
                         clock pessimism              0.353     9.708    
                         clock uncertainty           -0.074     9.633    
    SLICE_X34Y34         FDRE (Setup_fdre_C_D)        0.070     9.703    udm_csr_rdata_reg[27]
  -------------------------------------------------------------------
                         required time                          9.703    
                         arrival time                          -8.549    
  -------------------------------------------------------------------
                         slack                                  1.154    

Slack (MET) :             1.209ns  (required time - arrival time)
  Source:                 div_inst/icmp_ln32_10_reg_1581_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        8.702ns  (logic 2.849ns (32.738%)  route 5.853ns (67.262%))
  Logic Levels:           17  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.653ns = ( 9.347 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.253ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        1.364    -0.253    div_inst/clk_out1
    SLICE_X30Y30         FDRE                                         r  div_inst/icmp_ln32_10_reg_1581_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         FDRE (Prop_fdre_C_Q)         0.393     0.140 r  div_inst/icmp_ln32_10_reg_1581_reg[0]/Q
                         net (fo=106, routed)         0.992     1.132    div_inst/icmp_ln32_10_reg_1581
    SLICE_X30Y33         LUT3 (Prop_lut3_I1_O)        0.100     1.232 r  div_inst/quotient_0_preg[1]_i_23/O
                         net (fo=1, routed)           0.605     1.837    div_inst/trunc_ln37_18_fu_1236_p1__0[3]
    SLICE_X30Y31         LUT5 (Prop_lut5_I0_O)        0.234     2.071 r  div_inst/quotient_0_preg[1]_i_7/O
                         net (fo=1, routed)           0.285     2.356    div_inst/quotient_0_preg[1]_i_7_n_1
    SLICE_X30Y30         LUT6 (Prop_lut6_I0_O)        0.097     2.453 r  div_inst/quotient_0_preg[1]_i_2/O
                         net (fo=1, routed)           0.324     2.778    div_inst/quotient_0_preg[1]_i_2_n_1
    SLICE_X30Y30         LUT5 (Prop_lut5_I0_O)        0.097     2.875 r  div_inst/quotient_0_preg[1]_i_1/O
                         net (fo=25, routed)          0.501     3.376    div_inst/quotient_0_preg[1]_i_1_n_1
    SLICE_X31Y27         LUT2 (Prop_lut2_I1_O)        0.097     3.473 r  div_inst/remainder_0_preg[4]_i_11/O
                         net (fo=1, routed)           0.000     3.473    div_inst/remainder_0_preg[4]_i_11_n_1
    SLICE_X31Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.868 r  div_inst/remainder_0_preg_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.868    div_inst/remainder_0_preg_reg[4]_i_3_n_1
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.957 r  div_inst/remainder_0_preg_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.957    div_inst/remainder_0_preg_reg[8]_i_3_n_1
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.046 r  div_inst/remainder_0_preg_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.046    div_inst/remainder_0_preg_reg[12]_i_3_n_1
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.135 r  div_inst/remainder_0_preg_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.135    div_inst/remainder_0_preg_reg[16]_i_3_n_1
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.224 r  div_inst/remainder_0_preg_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.224    div_inst/remainder_0_preg_reg[20]_i_3_n_1
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.454 r  div_inst/remainder_0_preg_reg[24]_i_3/O[1]
                         net (fo=11, routed)          0.502     4.956    div_inst/add_ln37_9_reg_1587_reg[27]_0[19]
    SLICE_X34Y32         LUT4 (Prop_lut4_I0_O)        0.225     5.181 r  div_inst/quotient_0_preg[0]_i_14/O
                         net (fo=2, routed)           0.511     5.692    div_inst/quotient_0_preg[0]_i_14_n_1
    SLICE_X34Y32         LUT5 (Prop_lut5_I4_O)        0.100     5.792 r  div_inst/quotient_0_preg[0]_i_6/O
                         net (fo=3, routed)           0.308     6.100    div_inst/quotient_0_preg[0]_i_6_n_1
    SLICE_X34Y32         LUT6 (Prop_lut6_I5_O)        0.234     6.334 r  div_inst/quotient_0_preg[0]_i_1/O
                         net (fo=134, routed)         0.692     7.026    div_inst/quotient_0_preg[0]_i_1_n_1
    SLICE_X32Y24         LUT6 (Prop_lut6_I3_O)        0.097     7.123 r  div_inst/udm_csr_rdata[1]_i_8/O
                         net (fo=1, routed)           0.611     7.734    div_inst/udm_csr_rdata[1]_i_8_n_1
    SLICE_X34Y24         LUT5 (Prop_lut5_I2_O)        0.097     7.831 r  div_inst/udm_csr_rdata[1]_i_2/O
                         net (fo=1, routed)           0.521     8.352    div_inst/udm_csr_rdata[1]_i_2_n_1
    SLICE_X33Y23         LUT6 (Prop_lut6_I0_O)        0.097     8.449 r  div_inst/udm_csr_rdata[1]_i_1/O
                         net (fo=1, routed)           0.000     8.449    div_inst_n_44
    SLICE_X33Y23         FDRE                                         r  udm_csr_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        1.252     9.347    clk_gen
    SLICE_X33Y23         FDRE                                         r  udm_csr_rdata_reg[1]/C
                         clock pessimism              0.353     9.701    
                         clock uncertainty           -0.074     9.626    
    SLICE_X33Y23         FDRE (Setup_fdre_C_D)        0.032     9.658    udm_csr_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                          9.658    
                         arrival time                          -8.449    
  -------------------------------------------------------------------
                         slack                                  1.209    

Slack (MET) :             1.215ns  (required time - arrival time)
  Source:                 div_inst/icmp_ln32_10_reg_1581_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        8.699ns  (logic 2.849ns (32.751%)  route 5.850ns (67.249%))
  Logic Levels:           17  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.649ns = ( 9.351 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.253ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        1.364    -0.253    div_inst/clk_out1
    SLICE_X30Y30         FDRE                                         r  div_inst/icmp_ln32_10_reg_1581_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         FDRE (Prop_fdre_C_Q)         0.393     0.140 r  div_inst/icmp_ln32_10_reg_1581_reg[0]/Q
                         net (fo=106, routed)         0.992     1.132    div_inst/icmp_ln32_10_reg_1581
    SLICE_X30Y33         LUT3 (Prop_lut3_I1_O)        0.100     1.232 r  div_inst/quotient_0_preg[1]_i_23/O
                         net (fo=1, routed)           0.605     1.837    div_inst/trunc_ln37_18_fu_1236_p1__0[3]
    SLICE_X30Y31         LUT5 (Prop_lut5_I0_O)        0.234     2.071 r  div_inst/quotient_0_preg[1]_i_7/O
                         net (fo=1, routed)           0.285     2.356    div_inst/quotient_0_preg[1]_i_7_n_1
    SLICE_X30Y30         LUT6 (Prop_lut6_I0_O)        0.097     2.453 r  div_inst/quotient_0_preg[1]_i_2/O
                         net (fo=1, routed)           0.324     2.778    div_inst/quotient_0_preg[1]_i_2_n_1
    SLICE_X30Y30         LUT5 (Prop_lut5_I0_O)        0.097     2.875 r  div_inst/quotient_0_preg[1]_i_1/O
                         net (fo=25, routed)          0.501     3.376    div_inst/quotient_0_preg[1]_i_1_n_1
    SLICE_X31Y27         LUT2 (Prop_lut2_I1_O)        0.097     3.473 r  div_inst/remainder_0_preg[4]_i_11/O
                         net (fo=1, routed)           0.000     3.473    div_inst/remainder_0_preg[4]_i_11_n_1
    SLICE_X31Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.868 r  div_inst/remainder_0_preg_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.868    div_inst/remainder_0_preg_reg[4]_i_3_n_1
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.957 r  div_inst/remainder_0_preg_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.957    div_inst/remainder_0_preg_reg[8]_i_3_n_1
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.046 r  div_inst/remainder_0_preg_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.046    div_inst/remainder_0_preg_reg[12]_i_3_n_1
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.135 r  div_inst/remainder_0_preg_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.135    div_inst/remainder_0_preg_reg[16]_i_3_n_1
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.224 r  div_inst/remainder_0_preg_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.224    div_inst/remainder_0_preg_reg[20]_i_3_n_1
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.454 r  div_inst/remainder_0_preg_reg[24]_i_3/O[1]
                         net (fo=11, routed)          0.502     4.956    div_inst/add_ln37_9_reg_1587_reg[27]_0[19]
    SLICE_X34Y32         LUT4 (Prop_lut4_I0_O)        0.225     5.181 r  div_inst/quotient_0_preg[0]_i_14/O
                         net (fo=2, routed)           0.511     5.692    div_inst/quotient_0_preg[0]_i_14_n_1
    SLICE_X34Y32         LUT5 (Prop_lut5_I4_O)        0.100     5.792 r  div_inst/quotient_0_preg[0]_i_6/O
                         net (fo=3, routed)           0.308     6.100    div_inst/quotient_0_preg[0]_i_6_n_1
    SLICE_X34Y32         LUT6 (Prop_lut6_I5_O)        0.234     6.334 r  div_inst/quotient_0_preg[0]_i_1/O
                         net (fo=134, routed)         0.948     7.282    div_inst/quotient_0_preg[0]_i_1_n_1
    SLICE_X34Y19         LUT6 (Prop_lut6_I3_O)        0.097     7.379 r  div_inst/udm_csr_rdata[4]_i_7/O
                         net (fo=1, routed)           0.469     7.848    div_inst/udm_csr_rdata[4]_i_7_n_1
    SLICE_X33Y19         LUT5 (Prop_lut5_I1_O)        0.097     7.945 r  div_inst/udm_csr_rdata[4]_i_2/O
                         net (fo=1, routed)           0.403     8.349    div_inst/udm_csr_rdata[4]_i_2_n_1
    SLICE_X32Y20         LUT6 (Prop_lut6_I0_O)        0.097     8.446 r  div_inst/udm_csr_rdata[4]_i_1/O
                         net (fo=1, routed)           0.000     8.446    div_inst_n_41
    SLICE_X32Y20         FDRE                                         r  udm_csr_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        1.256     9.351    clk_gen
    SLICE_X32Y20         FDRE                                         r  udm_csr_rdata_reg[4]/C
                         clock pessimism              0.353     9.705    
                         clock uncertainty           -0.074     9.630    
    SLICE_X32Y20         FDRE (Setup_fdre_C_D)        0.030     9.660    udm_csr_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                          9.660    
                         arrival time                          -8.446    
  -------------------------------------------------------------------
                         slack                                  1.215    

Slack (MET) :             1.215ns  (required time - arrival time)
  Source:                 div_inst/icmp_ln32_10_reg_1581_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        8.734ns  (logic 2.849ns (32.619%)  route 5.885ns (67.381%))
  Logic Levels:           17  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.652ns = ( 9.348 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.253ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        1.364    -0.253    div_inst/clk_out1
    SLICE_X30Y30         FDRE                                         r  div_inst/icmp_ln32_10_reg_1581_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         FDRE (Prop_fdre_C_Q)         0.393     0.140 r  div_inst/icmp_ln32_10_reg_1581_reg[0]/Q
                         net (fo=106, routed)         0.992     1.132    div_inst/icmp_ln32_10_reg_1581
    SLICE_X30Y33         LUT3 (Prop_lut3_I1_O)        0.100     1.232 r  div_inst/quotient_0_preg[1]_i_23/O
                         net (fo=1, routed)           0.605     1.837    div_inst/trunc_ln37_18_fu_1236_p1__0[3]
    SLICE_X30Y31         LUT5 (Prop_lut5_I0_O)        0.234     2.071 r  div_inst/quotient_0_preg[1]_i_7/O
                         net (fo=1, routed)           0.285     2.356    div_inst/quotient_0_preg[1]_i_7_n_1
    SLICE_X30Y30         LUT6 (Prop_lut6_I0_O)        0.097     2.453 r  div_inst/quotient_0_preg[1]_i_2/O
                         net (fo=1, routed)           0.324     2.778    div_inst/quotient_0_preg[1]_i_2_n_1
    SLICE_X30Y30         LUT5 (Prop_lut5_I0_O)        0.097     2.875 r  div_inst/quotient_0_preg[1]_i_1/O
                         net (fo=25, routed)          0.501     3.376    div_inst/quotient_0_preg[1]_i_1_n_1
    SLICE_X31Y27         LUT2 (Prop_lut2_I1_O)        0.097     3.473 r  div_inst/remainder_0_preg[4]_i_11/O
                         net (fo=1, routed)           0.000     3.473    div_inst/remainder_0_preg[4]_i_11_n_1
    SLICE_X31Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.868 r  div_inst/remainder_0_preg_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.868    div_inst/remainder_0_preg_reg[4]_i_3_n_1
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.957 r  div_inst/remainder_0_preg_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.957    div_inst/remainder_0_preg_reg[8]_i_3_n_1
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.046 r  div_inst/remainder_0_preg_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.046    div_inst/remainder_0_preg_reg[12]_i_3_n_1
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.135 r  div_inst/remainder_0_preg_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.135    div_inst/remainder_0_preg_reg[16]_i_3_n_1
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.224 r  div_inst/remainder_0_preg_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.224    div_inst/remainder_0_preg_reg[20]_i_3_n_1
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.454 r  div_inst/remainder_0_preg_reg[24]_i_3/O[1]
                         net (fo=11, routed)          0.502     4.956    div_inst/add_ln37_9_reg_1587_reg[27]_0[19]
    SLICE_X34Y32         LUT4 (Prop_lut4_I0_O)        0.225     5.181 r  div_inst/quotient_0_preg[0]_i_14/O
                         net (fo=2, routed)           0.511     5.692    div_inst/quotient_0_preg[0]_i_14_n_1
    SLICE_X34Y32         LUT5 (Prop_lut5_I4_O)        0.100     5.792 r  div_inst/quotient_0_preg[0]_i_6/O
                         net (fo=3, routed)           0.308     6.100    div_inst/quotient_0_preg[0]_i_6_n_1
    SLICE_X34Y32         LUT6 (Prop_lut6_I5_O)        0.234     6.334 r  div_inst/quotient_0_preg[0]_i_1/O
                         net (fo=134, routed)         0.828     7.162    div_inst/quotient_0_preg[0]_i_1_n_1
    SLICE_X34Y20         LUT6 (Prop_lut6_I3_O)        0.097     7.259 r  div_inst/udm_csr_rdata[3]_i_11/O
                         net (fo=1, routed)           0.568     7.826    div_inst/udm_csr_rdata[3]_i_11_n_1
    SLICE_X34Y21         LUT5 (Prop_lut5_I1_O)        0.097     7.923 r  div_inst/udm_csr_rdata[3]_i_3/O
                         net (fo=1, routed)           0.461     8.384    div_inst/udm_csr_rdata[3]_i_3_n_1
    SLICE_X34Y21         LUT6 (Prop_lut6_I1_O)        0.097     8.481 r  div_inst/udm_csr_rdata[3]_i_1/O
                         net (fo=1, routed)           0.000     8.481    div_inst_n_42
    SLICE_X34Y21         FDRE                                         r  udm_csr_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        1.253     9.348    clk_gen
    SLICE_X34Y21         FDRE                                         r  udm_csr_rdata_reg[3]/C
                         clock pessimism              0.353     9.702    
                         clock uncertainty           -0.074     9.627    
    SLICE_X34Y21         FDRE (Setup_fdre_C_D)        0.069     9.696    udm_csr_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                          9.696    
                         arrival time                          -8.481    
  -------------------------------------------------------------------
                         slack                                  1.215    

Slack (MET) :             1.248ns  (required time - arrival time)
  Source:                 div_inst/icmp_ln32_10_reg_1581_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        8.729ns  (logic 3.007ns (34.448%)  route 5.722ns (65.552%))
  Logic Levels:           17  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.642ns = ( 9.358 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.253ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        1.364    -0.253    div_inst/clk_out1
    SLICE_X30Y30         FDRE                                         r  div_inst/icmp_ln32_10_reg_1581_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         FDRE (Prop_fdre_C_Q)         0.393     0.140 r  div_inst/icmp_ln32_10_reg_1581_reg[0]/Q
                         net (fo=106, routed)         0.992     1.132    div_inst/icmp_ln32_10_reg_1581
    SLICE_X30Y33         LUT3 (Prop_lut3_I1_O)        0.100     1.232 r  div_inst/quotient_0_preg[1]_i_23/O
                         net (fo=1, routed)           0.605     1.837    div_inst/trunc_ln37_18_fu_1236_p1__0[3]
    SLICE_X30Y31         LUT5 (Prop_lut5_I0_O)        0.234     2.071 r  div_inst/quotient_0_preg[1]_i_7/O
                         net (fo=1, routed)           0.285     2.356    div_inst/quotient_0_preg[1]_i_7_n_1
    SLICE_X30Y30         LUT6 (Prop_lut6_I0_O)        0.097     2.453 r  div_inst/quotient_0_preg[1]_i_2/O
                         net (fo=1, routed)           0.324     2.778    div_inst/quotient_0_preg[1]_i_2_n_1
    SLICE_X30Y30         LUT5 (Prop_lut5_I0_O)        0.097     2.875 r  div_inst/quotient_0_preg[1]_i_1/O
                         net (fo=25, routed)          0.501     3.376    div_inst/quotient_0_preg[1]_i_1_n_1
    SLICE_X31Y27         LUT2 (Prop_lut2_I1_O)        0.097     3.473 r  div_inst/remainder_0_preg[4]_i_11/O
                         net (fo=1, routed)           0.000     3.473    div_inst/remainder_0_preg[4]_i_11_n_1
    SLICE_X31Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.868 r  div_inst/remainder_0_preg_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.868    div_inst/remainder_0_preg_reg[4]_i_3_n_1
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.957 r  div_inst/remainder_0_preg_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.957    div_inst/remainder_0_preg_reg[8]_i_3_n_1
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.046 r  div_inst/remainder_0_preg_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.046    div_inst/remainder_0_preg_reg[12]_i_3_n_1
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.135 r  div_inst/remainder_0_preg_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.135    div_inst/remainder_0_preg_reg[16]_i_3_n_1
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.224 r  div_inst/remainder_0_preg_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.224    div_inst/remainder_0_preg_reg[20]_i_3_n_1
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.454 r  div_inst/remainder_0_preg_reg[24]_i_3/O[1]
                         net (fo=11, routed)          0.502     4.956    div_inst/add_ln37_9_reg_1587_reg[27]_0[19]
    SLICE_X34Y32         LUT4 (Prop_lut4_I0_O)        0.225     5.181 r  div_inst/quotient_0_preg[0]_i_14/O
                         net (fo=2, routed)           0.511     5.692    div_inst/quotient_0_preg[0]_i_14_n_1
    SLICE_X34Y32         LUT5 (Prop_lut5_I4_O)        0.100     5.792 r  div_inst/quotient_0_preg[0]_i_6/O
                         net (fo=3, routed)           0.463     6.255    div_inst/quotient_0_preg[0]_i_6_n_1
    SLICE_X35Y32         LUT6 (Prop_lut6_I5_O)        0.234     6.489 r  div_inst/remainder_0_preg[31]_i_3/O
                         net (fo=131, routed)         0.790     7.279    div_inst/remainder_0_preg[31]_i_3_n_1
    SLICE_X29Y37         LUT5 (Prop_lut5_I2_O)        0.113     7.392 r  div_inst/udm_csr_rdata[31]_i_12/O
                         net (fo=1, routed)           0.455     7.847    div_inst/div_remainder[5]__0[31]
    SLICE_X29Y37         LUT6 (Prop_lut6_I5_O)        0.239     8.086 r  div_inst/udm_csr_rdata[31]_i_4/O
                         net (fo=1, routed)           0.293     8.379    div_inst/udm_csr_rdata[31]_i_4_n_1
    SLICE_X30Y37         LUT6 (Prop_lut6_I1_O)        0.097     8.476 r  div_inst/udm_csr_rdata[31]_i_2/O
                         net (fo=1, routed)           0.000     8.476    div_remainder[31]
    SLICE_X30Y37         FDRE                                         r  udm_csr_rdata_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        1.263     9.358    clk_gen
    SLICE_X30Y37         FDRE                                         r  udm_csr_rdata_reg[31]/C
                         clock pessimism              0.371     9.730    
                         clock uncertainty           -0.074     9.655    
    SLICE_X30Y37         FDRE (Setup_fdre_C_D)        0.069     9.724    udm_csr_rdata_reg[31]
  -------------------------------------------------------------------
                         required time                          9.724    
                         arrival time                          -8.476    
  -------------------------------------------------------------------
                         slack                                  1.248    

Slack (MET) :             1.249ns  (required time - arrival time)
  Source:                 div_inst/icmp_ln32_10_reg_1581_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        8.708ns  (logic 2.849ns (32.717%)  route 5.859ns (67.283%))
  Logic Levels:           17  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.645ns = ( 9.355 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.253ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        1.364    -0.253    div_inst/clk_out1
    SLICE_X30Y30         FDRE                                         r  div_inst/icmp_ln32_10_reg_1581_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         FDRE (Prop_fdre_C_Q)         0.393     0.140 r  div_inst/icmp_ln32_10_reg_1581_reg[0]/Q
                         net (fo=106, routed)         0.992     1.132    div_inst/icmp_ln32_10_reg_1581
    SLICE_X30Y33         LUT3 (Prop_lut3_I1_O)        0.100     1.232 r  div_inst/quotient_0_preg[1]_i_23/O
                         net (fo=1, routed)           0.605     1.837    div_inst/trunc_ln37_18_fu_1236_p1__0[3]
    SLICE_X30Y31         LUT5 (Prop_lut5_I0_O)        0.234     2.071 r  div_inst/quotient_0_preg[1]_i_7/O
                         net (fo=1, routed)           0.285     2.356    div_inst/quotient_0_preg[1]_i_7_n_1
    SLICE_X30Y30         LUT6 (Prop_lut6_I0_O)        0.097     2.453 r  div_inst/quotient_0_preg[1]_i_2/O
                         net (fo=1, routed)           0.324     2.778    div_inst/quotient_0_preg[1]_i_2_n_1
    SLICE_X30Y30         LUT5 (Prop_lut5_I0_O)        0.097     2.875 r  div_inst/quotient_0_preg[1]_i_1/O
                         net (fo=25, routed)          0.501     3.376    div_inst/quotient_0_preg[1]_i_1_n_1
    SLICE_X31Y27         LUT2 (Prop_lut2_I1_O)        0.097     3.473 r  div_inst/remainder_0_preg[4]_i_11/O
                         net (fo=1, routed)           0.000     3.473    div_inst/remainder_0_preg[4]_i_11_n_1
    SLICE_X31Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.868 r  div_inst/remainder_0_preg_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.868    div_inst/remainder_0_preg_reg[4]_i_3_n_1
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.957 r  div_inst/remainder_0_preg_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.957    div_inst/remainder_0_preg_reg[8]_i_3_n_1
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.046 r  div_inst/remainder_0_preg_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.046    div_inst/remainder_0_preg_reg[12]_i_3_n_1
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.135 r  div_inst/remainder_0_preg_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.135    div_inst/remainder_0_preg_reg[16]_i_3_n_1
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.224 r  div_inst/remainder_0_preg_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.224    div_inst/remainder_0_preg_reg[20]_i_3_n_1
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.454 r  div_inst/remainder_0_preg_reg[24]_i_3/O[1]
                         net (fo=11, routed)          0.502     4.956    div_inst/add_ln37_9_reg_1587_reg[27]_0[19]
    SLICE_X34Y32         LUT4 (Prop_lut4_I0_O)        0.225     5.181 r  div_inst/quotient_0_preg[0]_i_14/O
                         net (fo=2, routed)           0.511     5.692    div_inst/quotient_0_preg[0]_i_14_n_1
    SLICE_X34Y32         LUT5 (Prop_lut5_I4_O)        0.100     5.792 r  div_inst/quotient_0_preg[0]_i_6/O
                         net (fo=3, routed)           0.463     6.255    div_inst/quotient_0_preg[0]_i_6_n_1
    SLICE_X35Y32         LUT6 (Prop_lut6_I5_O)        0.234     6.489 r  div_inst/remainder_0_preg[31]_i_3/O
                         net (fo=131, routed)         0.645     7.134    div_inst/remainder_0_preg[31]_i_3_n_1
    SLICE_X37Y37         LUT5 (Prop_lut5_I2_O)        0.097     7.231 r  div_inst/udm_csr_rdata[24]_i_7/O
                         net (fo=1, routed)           0.447     7.678    div_inst/div_remainder[4]__0[24]
    SLICE_X37Y37         LUT6 (Prop_lut6_I1_O)        0.097     7.775 r  div_inst/udm_csr_rdata[24]_i_2/O
                         net (fo=1, routed)           0.583     8.358    div_inst/udm_csr_rdata[24]_i_2_n_1
    SLICE_X38Y37         LUT6 (Prop_lut6_I1_O)        0.097     8.455 r  div_inst/udm_csr_rdata[24]_i_1/O
                         net (fo=1, routed)           0.000     8.455    div_remainder[24]
    SLICE_X38Y37         FDRE                                         r  udm_csr_rdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        1.260     9.355    clk_gen
    SLICE_X38Y37         FDRE                                         r  udm_csr_rdata_reg[24]/C
                         clock pessimism              0.353     9.709    
                         clock uncertainty           -0.074     9.634    
    SLICE_X38Y37         FDRE (Setup_fdre_C_D)        0.069     9.703    udm_csr_rdata_reg[24]
  -------------------------------------------------------------------
                         required time                          9.703    
                         arrival time                          -8.455    
  -------------------------------------------------------------------
                         slack                                  1.249    

Slack (MET) :             1.283ns  (required time - arrival time)
  Source:                 div_inst/icmp_ln32_10_reg_1581_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        8.633ns  (logic 2.849ns (33.000%)  route 5.784ns (67.000%))
  Logic Levels:           17  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.646ns = ( 9.354 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.253ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        1.364    -0.253    div_inst/clk_out1
    SLICE_X30Y30         FDRE                                         r  div_inst/icmp_ln32_10_reg_1581_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         FDRE (Prop_fdre_C_Q)         0.393     0.140 r  div_inst/icmp_ln32_10_reg_1581_reg[0]/Q
                         net (fo=106, routed)         0.992     1.132    div_inst/icmp_ln32_10_reg_1581
    SLICE_X30Y33         LUT3 (Prop_lut3_I1_O)        0.100     1.232 r  div_inst/quotient_0_preg[1]_i_23/O
                         net (fo=1, routed)           0.605     1.837    div_inst/trunc_ln37_18_fu_1236_p1__0[3]
    SLICE_X30Y31         LUT5 (Prop_lut5_I0_O)        0.234     2.071 r  div_inst/quotient_0_preg[1]_i_7/O
                         net (fo=1, routed)           0.285     2.356    div_inst/quotient_0_preg[1]_i_7_n_1
    SLICE_X30Y30         LUT6 (Prop_lut6_I0_O)        0.097     2.453 r  div_inst/quotient_0_preg[1]_i_2/O
                         net (fo=1, routed)           0.324     2.778    div_inst/quotient_0_preg[1]_i_2_n_1
    SLICE_X30Y30         LUT5 (Prop_lut5_I0_O)        0.097     2.875 r  div_inst/quotient_0_preg[1]_i_1/O
                         net (fo=25, routed)          0.501     3.376    div_inst/quotient_0_preg[1]_i_1_n_1
    SLICE_X31Y27         LUT2 (Prop_lut2_I1_O)        0.097     3.473 r  div_inst/remainder_0_preg[4]_i_11/O
                         net (fo=1, routed)           0.000     3.473    div_inst/remainder_0_preg[4]_i_11_n_1
    SLICE_X31Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.868 r  div_inst/remainder_0_preg_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.868    div_inst/remainder_0_preg_reg[4]_i_3_n_1
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.957 r  div_inst/remainder_0_preg_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.957    div_inst/remainder_0_preg_reg[8]_i_3_n_1
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.046 r  div_inst/remainder_0_preg_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.046    div_inst/remainder_0_preg_reg[12]_i_3_n_1
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.135 r  div_inst/remainder_0_preg_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.135    div_inst/remainder_0_preg_reg[16]_i_3_n_1
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.224 r  div_inst/remainder_0_preg_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.224    div_inst/remainder_0_preg_reg[20]_i_3_n_1
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.454 r  div_inst/remainder_0_preg_reg[24]_i_3/O[1]
                         net (fo=11, routed)          0.502     4.956    div_inst/add_ln37_9_reg_1587_reg[27]_0[19]
    SLICE_X34Y32         LUT4 (Prop_lut4_I0_O)        0.225     5.181 r  div_inst/quotient_0_preg[0]_i_14/O
                         net (fo=2, routed)           0.511     5.692    div_inst/quotient_0_preg[0]_i_14_n_1
    SLICE_X34Y32         LUT5 (Prop_lut5_I4_O)        0.100     5.792 r  div_inst/quotient_0_preg[0]_i_6/O
                         net (fo=3, routed)           0.463     6.255    div_inst/quotient_0_preg[0]_i_6_n_1
    SLICE_X35Y32         LUT6 (Prop_lut6_I5_O)        0.234     6.489 r  div_inst/remainder_0_preg[31]_i_3/O
                         net (fo=131, routed)         0.569     7.058    div_inst/remainder_0_preg[31]_i_3_n_1
    SLICE_X37Y34         LUT5 (Prop_lut5_I2_O)        0.097     7.155 r  div_inst/udm_csr_rdata[26]_i_7/O
                         net (fo=1, routed)           0.572     7.727    div_inst/div_remainder[4]__0[26]
    SLICE_X38Y34         LUT6 (Prop_lut6_I1_O)        0.097     7.824 r  div_inst/udm_csr_rdata[26]_i_2/O
                         net (fo=1, routed)           0.459     8.283    div_inst/udm_csr_rdata[26]_i_2_n_1
    SLICE_X37Y34         LUT6 (Prop_lut6_I1_O)        0.097     8.380 r  div_inst/udm_csr_rdata[26]_i_1/O
                         net (fo=1, routed)           0.000     8.380    div_remainder[26]
    SLICE_X37Y34         FDRE                                         r  udm_csr_rdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        1.259     9.354    clk_gen
    SLICE_X37Y34         FDRE                                         r  udm_csr_rdata_reg[26]/C
                         clock pessimism              0.353     9.708    
                         clock uncertainty           -0.074     9.633    
    SLICE_X37Y34         FDRE (Setup_fdre_C_D)        0.030     9.663    udm_csr_rdata_reg[26]
  -------------------------------------------------------------------
                         required time                          9.663    
                         arrival time                          -8.380    
  -------------------------------------------------------------------
                         slack                                  1.283    

Slack (MET) :             1.285ns  (required time - arrival time)
  Source:                 div_inst/icmp_ln32_10_reg_1581_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        8.633ns  (logic 2.849ns (33.003%)  route 5.784ns (66.997%))
  Logic Levels:           17  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.645ns = ( 9.355 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.253ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        1.364    -0.253    div_inst/clk_out1
    SLICE_X30Y30         FDRE                                         r  div_inst/icmp_ln32_10_reg_1581_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         FDRE (Prop_fdre_C_Q)         0.393     0.140 r  div_inst/icmp_ln32_10_reg_1581_reg[0]/Q
                         net (fo=106, routed)         0.992     1.132    div_inst/icmp_ln32_10_reg_1581
    SLICE_X30Y33         LUT3 (Prop_lut3_I1_O)        0.100     1.232 r  div_inst/quotient_0_preg[1]_i_23/O
                         net (fo=1, routed)           0.605     1.837    div_inst/trunc_ln37_18_fu_1236_p1__0[3]
    SLICE_X30Y31         LUT5 (Prop_lut5_I0_O)        0.234     2.071 r  div_inst/quotient_0_preg[1]_i_7/O
                         net (fo=1, routed)           0.285     2.356    div_inst/quotient_0_preg[1]_i_7_n_1
    SLICE_X30Y30         LUT6 (Prop_lut6_I0_O)        0.097     2.453 r  div_inst/quotient_0_preg[1]_i_2/O
                         net (fo=1, routed)           0.324     2.778    div_inst/quotient_0_preg[1]_i_2_n_1
    SLICE_X30Y30         LUT5 (Prop_lut5_I0_O)        0.097     2.875 r  div_inst/quotient_0_preg[1]_i_1/O
                         net (fo=25, routed)          0.501     3.376    div_inst/quotient_0_preg[1]_i_1_n_1
    SLICE_X31Y27         LUT2 (Prop_lut2_I1_O)        0.097     3.473 r  div_inst/remainder_0_preg[4]_i_11/O
                         net (fo=1, routed)           0.000     3.473    div_inst/remainder_0_preg[4]_i_11_n_1
    SLICE_X31Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.868 r  div_inst/remainder_0_preg_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.868    div_inst/remainder_0_preg_reg[4]_i_3_n_1
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.957 r  div_inst/remainder_0_preg_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.957    div_inst/remainder_0_preg_reg[8]_i_3_n_1
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.046 r  div_inst/remainder_0_preg_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.046    div_inst/remainder_0_preg_reg[12]_i_3_n_1
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.135 r  div_inst/remainder_0_preg_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.135    div_inst/remainder_0_preg_reg[16]_i_3_n_1
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.224 r  div_inst/remainder_0_preg_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.224    div_inst/remainder_0_preg_reg[20]_i_3_n_1
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.454 r  div_inst/remainder_0_preg_reg[24]_i_3/O[1]
                         net (fo=11, routed)          0.502     4.956    div_inst/add_ln37_9_reg_1587_reg[27]_0[19]
    SLICE_X34Y32         LUT4 (Prop_lut4_I0_O)        0.225     5.181 r  div_inst/quotient_0_preg[0]_i_14/O
                         net (fo=2, routed)           0.511     5.692    div_inst/quotient_0_preg[0]_i_14_n_1
    SLICE_X34Y32         LUT5 (Prop_lut5_I4_O)        0.100     5.792 r  div_inst/quotient_0_preg[0]_i_6/O
                         net (fo=3, routed)           0.463     6.255    div_inst/quotient_0_preg[0]_i_6_n_1
    SLICE_X35Y32         LUT6 (Prop_lut6_I5_O)        0.234     6.489 r  div_inst/remainder_0_preg[31]_i_3/O
                         net (fo=131, routed)         0.730     7.219    div_inst/remainder_0_preg[31]_i_3_n_1
    SLICE_X41Y37         LUT5 (Prop_lut5_I2_O)        0.097     7.316 r  div_inst/udm_csr_rdata[22]_i_7/O
                         net (fo=1, routed)           0.573     7.889    div_inst/div_remainder[4]__0[22]
    SLICE_X39Y37         LUT6 (Prop_lut6_I1_O)        0.097     7.986 r  div_inst/udm_csr_rdata[22]_i_2/O
                         net (fo=1, routed)           0.297     8.282    div_inst/udm_csr_rdata[22]_i_2_n_1
    SLICE_X39Y37         LUT6 (Prop_lut6_I1_O)        0.097     8.379 r  div_inst/udm_csr_rdata[22]_i_1/O
                         net (fo=1, routed)           0.000     8.379    div_remainder[22]
    SLICE_X39Y37         FDRE                                         r  udm_csr_rdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        1.260     9.355    clk_gen
    SLICE_X39Y37         FDRE                                         r  udm_csr_rdata_reg[22]/C
                         clock pessimism              0.353     9.709    
                         clock uncertainty           -0.074     9.634    
    SLICE_X39Y37         FDRE (Setup_fdre_C_D)        0.030     9.664    udm_csr_rdata_reg[22]
  -------------------------------------------------------------------
                         required time                          9.664    
                         arrival time                          -8.379    
  -------------------------------------------------------------------
                         slack                                  1.285    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 div_dividend_reg[9][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_inst/tmp_2_reg_1412_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.186ns (77.146%)  route 0.055ns (22.854%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        0.630    -0.534    clk_gen
    SLICE_X19Y27         FDRE                                         r  div_dividend_reg[9][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  div_dividend_reg[9][11]/Q
                         net (fo=1, routed)           0.055    -0.338    div_inst/icmp_ln32_reg_1401[0]_i_4_0[11]
    SLICE_X18Y27         LUT5 (Prop_lut5_I0_O)        0.045    -0.293 r  div_inst/tmp_2_reg_1412[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.293    div_inst/tmp_1_fu_434_p12[11]
    SLICE_X18Y27         FDRE                                         r  div_inst/tmp_2_reg_1412_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        0.903    -0.770    div_inst/clk_out1
    SLICE_X18Y27         FDRE                                         r  div_inst/tmp_2_reg_1412_reg[0]/C
                         clock pessimism              0.250    -0.521    
                         clock uncertainty            0.074    -0.446    
    SLICE_X18Y27         FDRE (Hold_fdre_C_D)         0.091    -0.355    div_inst/tmp_2_reg_1412_reg[0]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 div_inst/trunc_ln25_reg_1396_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_inst/trunc_ln25_reg_1396_pp0_iter1_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.313%)  route 0.119ns (45.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        0.630    -0.534    div_inst/clk_out1
    SLICE_X18Y27         FDRE                                         r  div_inst/trunc_ln25_reg_1396_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  div_inst/trunc_ln25_reg_1396_reg[0]/Q
                         net (fo=1, routed)           0.119    -0.274    div_inst/trunc_ln25_reg_1396
    SLICE_X22Y27         FDRE                                         r  div_inst/trunc_ln25_reg_1396_pp0_iter1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        0.903    -0.770    div_inst/clk_out1
    SLICE_X22Y27         FDRE                                         r  div_inst/trunc_ln25_reg_1396_pp0_iter1_reg_reg[0]/C
                         clock pessimism              0.272    -0.499    
                         clock uncertainty            0.074    -0.424    
    SLICE_X22Y27         FDRE (Hold_fdre_C_D)         0.078    -0.346    div_inst/trunc_ln25_reg_1396_pp0_iter1_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 div_inst/tmp_24_reg_1466_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_inst/tmp_24_reg_1466_pp0_iter1_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.260%)  route 0.101ns (41.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        0.630    -0.534    div_inst/clk_out1
    SLICE_X20Y27         FDRE                                         r  div_inst/tmp_24_reg_1466_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  div_inst/tmp_24_reg_1466_reg[0]/Q
                         net (fo=1, routed)           0.101    -0.292    div_inst/tmp_24_reg_1466
    SLICE_X22Y27         FDRE                                         r  div_inst/tmp_24_reg_1466_pp0_iter1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        0.903    -0.770    div_inst/clk_out1
    SLICE_X22Y27         FDRE                                         r  div_inst/tmp_24_reg_1466_pp0_iter1_reg_reg[0]/C
                         clock pessimism              0.250    -0.521    
                         clock uncertainty            0.074    -0.446    
    SLICE_X22Y27         FDRE (Hold_fdre_C_D)         0.071    -0.375    div_inst/tmp_24_reg_1466_pp0_iter1_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 udm/udm_controller/RD_DATA_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_sendbyte_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.171%)  route 0.110ns (43.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        0.626    -0.538    udm/udm_controller/clk_out1
    SLICE_X28Y23         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  udm/udm_controller/RD_DATA_reg_reg[6]/Q
                         net (fo=1, routed)           0.110    -0.287    udm/udm_controller/RD_DATA_reg_reg_n_1_[6]
    SLICE_X28Y22         FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        0.900    -0.773    udm/udm_controller/clk_out1
    SLICE_X28Y22         FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[6]/C
                         clock pessimism              0.251    -0.523    
                         clock uncertainty            0.074    -0.448    
    SLICE_X28Y22         FDRE (Hold_fdre_C_D)         0.076    -0.372    udm/udm_controller/tx_sendbyte_reg[6]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 udm/udm_controller/RD_DATA_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_sendbyte_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.673%)  route 0.112ns (44.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        0.626    -0.538    udm/udm_controller/clk_out1
    SLICE_X28Y23         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  udm/udm_controller/RD_DATA_reg_reg[7]/Q
                         net (fo=1, routed)           0.112    -0.284    udm/udm_controller/RD_DATA_reg_reg_n_1_[7]
    SLICE_X28Y22         FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        0.900    -0.773    udm/udm_controller/clk_out1
    SLICE_X28Y22         FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[7]/C
                         clock pessimism              0.251    -0.523    
                         clock uncertainty            0.074    -0.448    
    SLICE_X28Y22         FDRE (Hold_fdre_C_D)         0.078    -0.370    udm/udm_controller/tx_sendbyte_reg[7]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 udm/udm_controller/RD_DATA_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.186ns (68.798%)  route 0.084ns (31.202%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        0.626    -0.538    udm/udm_controller/clk_out1
    SLICE_X26Y24         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  udm/udm_controller/RD_DATA_reg_reg[19]/Q
                         net (fo=1, routed)           0.084    -0.312    udm/udm_controller/in45[11]
    SLICE_X27Y24         LUT6 (Prop_lut6_I5_O)        0.045    -0.267 r  udm/udm_controller/RD_DATA_reg[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.267    udm/udm_controller/RD_DATA_reg[11]
    SLICE_X27Y24         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        0.899    -0.774    udm/udm_controller/clk_out1
    SLICE_X27Y24         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[11]/C
                         clock pessimism              0.250    -0.525    
                         clock uncertainty            0.074    -0.450    
    SLICE_X27Y24         FDRE (Hold_fdre_C_D)         0.091    -0.359    udm/udm_controller/RD_DATA_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 div_inst/tmp_18_reg_1452_pp0_iter1_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_inst/tmp_18_reg_1452_pp0_iter2_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.727%)  route 0.112ns (44.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        0.630    -0.534    div_inst/clk_out1
    SLICE_X22Y27         FDRE                                         r  div_inst/tmp_18_reg_1452_pp0_iter1_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  div_inst/tmp_18_reg_1452_pp0_iter1_reg_reg[0]/Q
                         net (fo=1, routed)           0.112    -0.281    div_inst/tmp_18_reg_1452_pp0_iter1_reg
    SLICE_X22Y28         FDRE                                         r  div_inst/tmp_18_reg_1452_pp0_iter2_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        0.904    -0.769    div_inst/clk_out1
    SLICE_X22Y28         FDRE                                         r  div_inst/tmp_18_reg_1452_pp0_iter2_reg_reg[0]/C
                         clock pessimism              0.250    -0.520    
                         clock uncertainty            0.074    -0.445    
    SLICE_X22Y28         FDRE (Hold_fdre_C_D)         0.070    -0.375    div_inst/tmp_18_reg_1452_pp0_iter2_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 udm/uart_rx/clk_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_rx/bitperiod_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.199%)  route 0.110ns (43.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        0.623    -0.541    udm/uart_rx/clk_out1
    SLICE_X49Y29         FDRE                                         r  udm/uart_rx/clk_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  udm/uart_rx/clk_counter_reg[5]/Q
                         net (fo=4, routed)           0.110    -0.290    udm/uart_rx/clk_counter_reg_n_1_[5]
    SLICE_X46Y30         FDRE                                         r  udm/uart_rx/bitperiod_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        0.897    -0.776    udm/uart_rx/clk_out1
    SLICE_X46Y30         FDRE                                         r  udm/uart_rx/bitperiod_o_reg[2]/C
                         clock pessimism              0.251    -0.526    
                         clock uncertainty            0.074    -0.451    
    SLICE_X46Y30         FDRE (Hold_fdre_C_D)         0.063    -0.388    udm/uart_rx/bitperiod_o_reg[2]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 udm/udm_controller/RD_DATA_reg_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.705%)  route 0.101ns (35.295%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        0.627    -0.537    udm/udm_controller/clk_out1
    SLICE_X27Y23         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  udm/udm_controller/RD_DATA_reg_reg[24]/Q
                         net (fo=1, routed)           0.101    -0.294    udm/udm_controller/in45[16]
    SLICE_X27Y22         LUT6 (Prop_lut6_I5_O)        0.045    -0.249 r  udm/udm_controller/RD_DATA_reg[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.249    udm/udm_controller/RD_DATA_reg[16]
    SLICE_X27Y22         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        0.902    -0.771    udm/udm_controller/clk_out1
    SLICE_X27Y22         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[16]/C
                         clock pessimism              0.250    -0.522    
                         clock uncertainty            0.074    -0.447    
    SLICE_X27Y22         FDRE (Hold_fdre_C_D)         0.092    -0.355    udm/udm_controller/RD_DATA_reg_reg[16]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 udm/udm_controller/tx_sendbyte_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_dout_bo_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.705%)  route 0.101ns (35.295%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        0.628    -0.536    udm/udm_controller/clk_out1
    SLICE_X31Y22         FDRE                                         r  udm/udm_controller/tx_sendbyte_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  udm/udm_controller/tx_sendbyte_ff_reg[2]/Q
                         net (fo=1, routed)           0.101    -0.293    udm/udm_controller/tx_sendbyte_ff[2]
    SLICE_X31Y21         LUT6 (Prop_lut6_I2_O)        0.045    -0.248 r  udm/udm_controller/tx_dout_bo[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    udm/udm_controller/tx_dout_bo[2]_i_1_n_1
    SLICE_X31Y21         FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        0.900    -0.773    udm/udm_controller/clk_out1
    SLICE_X31Y21         FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[2]/C
                         clock pessimism              0.252    -0.522    
                         clock uncertainty            0.074    -0.447    
    SLICE_X31Y21         FDRE (Hold_fdre_C_D)         0.092    -0.355    udm/udm_controller/tx_dout_bo_reg[2]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.107    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk
  To Clock:  clk_out1_sys_clk_1

Setup :            0  Failing Endpoints,  Worst Slack        1.049ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.049ns  (required time - arrival time)
  Source:                 div_inst/icmp_ln32_10_reg_1581_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        8.867ns  (logic 2.849ns (32.132%)  route 6.018ns (67.868%))
  Logic Levels:           17  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.649ns = ( 9.351 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.253ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        1.364    -0.253    div_inst/clk_out1
    SLICE_X30Y30         FDRE                                         r  div_inst/icmp_ln32_10_reg_1581_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         FDRE (Prop_fdre_C_Q)         0.393     0.140 r  div_inst/icmp_ln32_10_reg_1581_reg[0]/Q
                         net (fo=106, routed)         0.992     1.132    div_inst/icmp_ln32_10_reg_1581
    SLICE_X30Y33         LUT3 (Prop_lut3_I1_O)        0.100     1.232 r  div_inst/quotient_0_preg[1]_i_23/O
                         net (fo=1, routed)           0.605     1.837    div_inst/trunc_ln37_18_fu_1236_p1__0[3]
    SLICE_X30Y31         LUT5 (Prop_lut5_I0_O)        0.234     2.071 r  div_inst/quotient_0_preg[1]_i_7/O
                         net (fo=1, routed)           0.285     2.356    div_inst/quotient_0_preg[1]_i_7_n_1
    SLICE_X30Y30         LUT6 (Prop_lut6_I0_O)        0.097     2.453 r  div_inst/quotient_0_preg[1]_i_2/O
                         net (fo=1, routed)           0.324     2.778    div_inst/quotient_0_preg[1]_i_2_n_1
    SLICE_X30Y30         LUT5 (Prop_lut5_I0_O)        0.097     2.875 r  div_inst/quotient_0_preg[1]_i_1/O
                         net (fo=25, routed)          0.501     3.376    div_inst/quotient_0_preg[1]_i_1_n_1
    SLICE_X31Y27         LUT2 (Prop_lut2_I1_O)        0.097     3.473 r  div_inst/remainder_0_preg[4]_i_11/O
                         net (fo=1, routed)           0.000     3.473    div_inst/remainder_0_preg[4]_i_11_n_1
    SLICE_X31Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.868 r  div_inst/remainder_0_preg_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.868    div_inst/remainder_0_preg_reg[4]_i_3_n_1
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.957 r  div_inst/remainder_0_preg_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.957    div_inst/remainder_0_preg_reg[8]_i_3_n_1
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.046 r  div_inst/remainder_0_preg_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.046    div_inst/remainder_0_preg_reg[12]_i_3_n_1
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.135 r  div_inst/remainder_0_preg_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.135    div_inst/remainder_0_preg_reg[16]_i_3_n_1
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.224 r  div_inst/remainder_0_preg_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.224    div_inst/remainder_0_preg_reg[20]_i_3_n_1
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.454 r  div_inst/remainder_0_preg_reg[24]_i_3/O[1]
                         net (fo=11, routed)          0.502     4.956    div_inst/add_ln37_9_reg_1587_reg[27]_0[19]
    SLICE_X34Y32         LUT4 (Prop_lut4_I0_O)        0.225     5.181 r  div_inst/quotient_0_preg[0]_i_14/O
                         net (fo=2, routed)           0.511     5.692    div_inst/quotient_0_preg[0]_i_14_n_1
    SLICE_X34Y32         LUT5 (Prop_lut5_I4_O)        0.100     5.792 r  div_inst/quotient_0_preg[0]_i_6/O
                         net (fo=3, routed)           0.308     6.100    div_inst/quotient_0_preg[0]_i_6_n_1
    SLICE_X34Y32         LUT6 (Prop_lut6_I5_O)        0.234     6.334 r  div_inst/quotient_0_preg[0]_i_1/O
                         net (fo=134, routed)         0.987     7.321    div_inst/quotient_0_preg[0]_i_1_n_1
    SLICE_X31Y17         LUT6 (Prop_lut6_I4_O)        0.097     7.418 r  div_inst/udm_csr_rdata[0]_i_12/O
                         net (fo=1, routed)           0.398     7.816    div_inst/udm_csr_rdata[0]_i_12_n_1
    SLICE_X31Y17         LUT5 (Prop_lut5_I3_O)        0.097     7.913 r  div_inst/udm_csr_rdata[0]_i_3/O
                         net (fo=1, routed)           0.603     8.517    div_inst/udm_csr_rdata[0]_i_3_n_1
    SLICE_X32Y20         LUT6 (Prop_lut6_I1_O)        0.097     8.614 r  div_inst/udm_csr_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     8.614    div_inst_n_45
    SLICE_X32Y20         FDRE                                         r  udm_csr_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        1.256     9.351    clk_gen
    SLICE_X32Y20         FDRE                                         r  udm_csr_rdata_reg[0]/C
                         clock pessimism              0.353     9.705    
                         clock uncertainty           -0.074     9.630    
    SLICE_X32Y20         FDRE (Setup_fdre_C_D)        0.032     9.662    udm_csr_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                          9.662    
                         arrival time                          -8.614    
  -------------------------------------------------------------------
                         slack                                  1.049    

Slack (MET) :             1.149ns  (required time - arrival time)
  Source:                 div_inst/icmp_ln32_10_reg_1581_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        8.763ns  (logic 2.849ns (32.511%)  route 5.914ns (67.489%))
  Logic Levels:           17  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.652ns = ( 9.348 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.253ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        1.364    -0.253    div_inst/clk_out1
    SLICE_X30Y30         FDRE                                         r  div_inst/icmp_ln32_10_reg_1581_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         FDRE (Prop_fdre_C_Q)         0.393     0.140 r  div_inst/icmp_ln32_10_reg_1581_reg[0]/Q
                         net (fo=106, routed)         0.992     1.132    div_inst/icmp_ln32_10_reg_1581
    SLICE_X30Y33         LUT3 (Prop_lut3_I1_O)        0.100     1.232 r  div_inst/quotient_0_preg[1]_i_23/O
                         net (fo=1, routed)           0.605     1.837    div_inst/trunc_ln37_18_fu_1236_p1__0[3]
    SLICE_X30Y31         LUT5 (Prop_lut5_I0_O)        0.234     2.071 r  div_inst/quotient_0_preg[1]_i_7/O
                         net (fo=1, routed)           0.285     2.356    div_inst/quotient_0_preg[1]_i_7_n_1
    SLICE_X30Y30         LUT6 (Prop_lut6_I0_O)        0.097     2.453 r  div_inst/quotient_0_preg[1]_i_2/O
                         net (fo=1, routed)           0.324     2.778    div_inst/quotient_0_preg[1]_i_2_n_1
    SLICE_X30Y30         LUT5 (Prop_lut5_I0_O)        0.097     2.875 r  div_inst/quotient_0_preg[1]_i_1/O
                         net (fo=25, routed)          0.501     3.376    div_inst/quotient_0_preg[1]_i_1_n_1
    SLICE_X31Y27         LUT2 (Prop_lut2_I1_O)        0.097     3.473 r  div_inst/remainder_0_preg[4]_i_11/O
                         net (fo=1, routed)           0.000     3.473    div_inst/remainder_0_preg[4]_i_11_n_1
    SLICE_X31Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.868 r  div_inst/remainder_0_preg_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.868    div_inst/remainder_0_preg_reg[4]_i_3_n_1
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.957 r  div_inst/remainder_0_preg_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.957    div_inst/remainder_0_preg_reg[8]_i_3_n_1
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.046 r  div_inst/remainder_0_preg_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.046    div_inst/remainder_0_preg_reg[12]_i_3_n_1
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.135 r  div_inst/remainder_0_preg_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.135    div_inst/remainder_0_preg_reg[16]_i_3_n_1
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.224 r  div_inst/remainder_0_preg_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.224    div_inst/remainder_0_preg_reg[20]_i_3_n_1
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.454 r  div_inst/remainder_0_preg_reg[24]_i_3/O[1]
                         net (fo=11, routed)          0.502     4.956    div_inst/add_ln37_9_reg_1587_reg[27]_0[19]
    SLICE_X34Y32         LUT4 (Prop_lut4_I0_O)        0.225     5.181 r  div_inst/quotient_0_preg[0]_i_14/O
                         net (fo=2, routed)           0.511     5.692    div_inst/quotient_0_preg[0]_i_14_n_1
    SLICE_X34Y32         LUT5 (Prop_lut5_I4_O)        0.100     5.792 r  div_inst/quotient_0_preg[0]_i_6/O
                         net (fo=3, routed)           0.463     6.255    div_inst/quotient_0_preg[0]_i_6_n_1
    SLICE_X35Y32         LUT6 (Prop_lut6_I5_O)        0.234     6.489 r  div_inst/remainder_0_preg[31]_i_3/O
                         net (fo=131, routed)         0.624     7.113    div_inst/remainder_0_preg[31]_i_3_n_1
    SLICE_X38Y29         LUT6 (Prop_lut6_I3_O)        0.097     7.210 r  div_inst/udm_csr_rdata[14]_i_10/O
                         net (fo=1, routed)           0.494     7.705    div_inst/udm_csr_rdata[14]_i_10_n_1
    SLICE_X38Y29         LUT5 (Prop_lut5_I4_O)        0.097     7.802 r  div_inst/udm_csr_rdata[14]_i_3/O
                         net (fo=1, routed)           0.612     8.413    div_inst/udm_csr_rdata[14]_i_3_n_1
    SLICE_X37Y28         LUT6 (Prop_lut6_I2_O)        0.097     8.510 r  div_inst/udm_csr_rdata[14]_i_1/O
                         net (fo=1, routed)           0.000     8.510    div_inst_n_31
    SLICE_X37Y28         FDRE                                         r  udm_csr_rdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        1.253     9.348    clk_gen
    SLICE_X37Y28         FDRE                                         r  udm_csr_rdata_reg[14]/C
                         clock pessimism              0.353     9.702    
                         clock uncertainty           -0.074     9.627    
    SLICE_X37Y28         FDRE (Setup_fdre_C_D)        0.032     9.659    udm_csr_rdata_reg[14]
  -------------------------------------------------------------------
                         required time                          9.659    
                         arrival time                          -8.510    
  -------------------------------------------------------------------
                         slack                                  1.149    

Slack (MET) :             1.154ns  (required time - arrival time)
  Source:                 div_inst/icmp_ln32_10_reg_1581_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        8.802ns  (logic 2.849ns (32.367%)  route 5.953ns (67.633%))
  Logic Levels:           17  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.646ns = ( 9.354 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.253ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        1.364    -0.253    div_inst/clk_out1
    SLICE_X30Y30         FDRE                                         r  div_inst/icmp_ln32_10_reg_1581_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         FDRE (Prop_fdre_C_Q)         0.393     0.140 r  div_inst/icmp_ln32_10_reg_1581_reg[0]/Q
                         net (fo=106, routed)         0.992     1.132    div_inst/icmp_ln32_10_reg_1581
    SLICE_X30Y33         LUT3 (Prop_lut3_I1_O)        0.100     1.232 r  div_inst/quotient_0_preg[1]_i_23/O
                         net (fo=1, routed)           0.605     1.837    div_inst/trunc_ln37_18_fu_1236_p1__0[3]
    SLICE_X30Y31         LUT5 (Prop_lut5_I0_O)        0.234     2.071 r  div_inst/quotient_0_preg[1]_i_7/O
                         net (fo=1, routed)           0.285     2.356    div_inst/quotient_0_preg[1]_i_7_n_1
    SLICE_X30Y30         LUT6 (Prop_lut6_I0_O)        0.097     2.453 r  div_inst/quotient_0_preg[1]_i_2/O
                         net (fo=1, routed)           0.324     2.778    div_inst/quotient_0_preg[1]_i_2_n_1
    SLICE_X30Y30         LUT5 (Prop_lut5_I0_O)        0.097     2.875 r  div_inst/quotient_0_preg[1]_i_1/O
                         net (fo=25, routed)          0.501     3.376    div_inst/quotient_0_preg[1]_i_1_n_1
    SLICE_X31Y27         LUT2 (Prop_lut2_I1_O)        0.097     3.473 r  div_inst/remainder_0_preg[4]_i_11/O
                         net (fo=1, routed)           0.000     3.473    div_inst/remainder_0_preg[4]_i_11_n_1
    SLICE_X31Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.868 r  div_inst/remainder_0_preg_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.868    div_inst/remainder_0_preg_reg[4]_i_3_n_1
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.957 r  div_inst/remainder_0_preg_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.957    div_inst/remainder_0_preg_reg[8]_i_3_n_1
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.046 r  div_inst/remainder_0_preg_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.046    div_inst/remainder_0_preg_reg[12]_i_3_n_1
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.135 r  div_inst/remainder_0_preg_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.135    div_inst/remainder_0_preg_reg[16]_i_3_n_1
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.224 r  div_inst/remainder_0_preg_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.224    div_inst/remainder_0_preg_reg[20]_i_3_n_1
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.454 r  div_inst/remainder_0_preg_reg[24]_i_3/O[1]
                         net (fo=11, routed)          0.502     4.956    div_inst/add_ln37_9_reg_1587_reg[27]_0[19]
    SLICE_X34Y32         LUT4 (Prop_lut4_I0_O)        0.225     5.181 r  div_inst/quotient_0_preg[0]_i_14/O
                         net (fo=2, routed)           0.511     5.692    div_inst/quotient_0_preg[0]_i_14_n_1
    SLICE_X34Y32         LUT5 (Prop_lut5_I4_O)        0.100     5.792 r  div_inst/quotient_0_preg[0]_i_6/O
                         net (fo=3, routed)           0.463     6.255    div_inst/quotient_0_preg[0]_i_6_n_1
    SLICE_X35Y32         LUT6 (Prop_lut6_I5_O)        0.234     6.489 r  div_inst/remainder_0_preg[31]_i_3/O
                         net (fo=131, routed)         0.850     7.340    div_inst/remainder_0_preg[31]_i_3_n_1
    SLICE_X33Y37         LUT5 (Prop_lut5_I2_O)        0.097     7.437 r  div_inst/udm_csr_rdata[27]_i_6/O
                         net (fo=1, routed)           0.399     7.836    div_inst/div_remainder[6]__0[27]
    SLICE_X34Y37         LUT6 (Prop_lut6_I0_O)        0.097     7.933 r  div_inst/udm_csr_rdata[27]_i_2/O
                         net (fo=1, routed)           0.519     8.452    div_inst/udm_csr_rdata[27]_i_2_n_1
    SLICE_X34Y34         LUT6 (Prop_lut6_I1_O)        0.097     8.549 r  div_inst/udm_csr_rdata[27]_i_1/O
                         net (fo=1, routed)           0.000     8.549    div_remainder[27]
    SLICE_X34Y34         FDRE                                         r  udm_csr_rdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        1.259     9.354    clk_gen
    SLICE_X34Y34         FDRE                                         r  udm_csr_rdata_reg[27]/C
                         clock pessimism              0.353     9.708    
                         clock uncertainty           -0.074     9.633    
    SLICE_X34Y34         FDRE (Setup_fdre_C_D)        0.070     9.703    udm_csr_rdata_reg[27]
  -------------------------------------------------------------------
                         required time                          9.703    
                         arrival time                          -8.549    
  -------------------------------------------------------------------
                         slack                                  1.154    

Slack (MET) :             1.209ns  (required time - arrival time)
  Source:                 div_inst/icmp_ln32_10_reg_1581_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        8.702ns  (logic 2.849ns (32.738%)  route 5.853ns (67.262%))
  Logic Levels:           17  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.653ns = ( 9.347 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.253ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        1.364    -0.253    div_inst/clk_out1
    SLICE_X30Y30         FDRE                                         r  div_inst/icmp_ln32_10_reg_1581_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         FDRE (Prop_fdre_C_Q)         0.393     0.140 r  div_inst/icmp_ln32_10_reg_1581_reg[0]/Q
                         net (fo=106, routed)         0.992     1.132    div_inst/icmp_ln32_10_reg_1581
    SLICE_X30Y33         LUT3 (Prop_lut3_I1_O)        0.100     1.232 r  div_inst/quotient_0_preg[1]_i_23/O
                         net (fo=1, routed)           0.605     1.837    div_inst/trunc_ln37_18_fu_1236_p1__0[3]
    SLICE_X30Y31         LUT5 (Prop_lut5_I0_O)        0.234     2.071 r  div_inst/quotient_0_preg[1]_i_7/O
                         net (fo=1, routed)           0.285     2.356    div_inst/quotient_0_preg[1]_i_7_n_1
    SLICE_X30Y30         LUT6 (Prop_lut6_I0_O)        0.097     2.453 r  div_inst/quotient_0_preg[1]_i_2/O
                         net (fo=1, routed)           0.324     2.778    div_inst/quotient_0_preg[1]_i_2_n_1
    SLICE_X30Y30         LUT5 (Prop_lut5_I0_O)        0.097     2.875 r  div_inst/quotient_0_preg[1]_i_1/O
                         net (fo=25, routed)          0.501     3.376    div_inst/quotient_0_preg[1]_i_1_n_1
    SLICE_X31Y27         LUT2 (Prop_lut2_I1_O)        0.097     3.473 r  div_inst/remainder_0_preg[4]_i_11/O
                         net (fo=1, routed)           0.000     3.473    div_inst/remainder_0_preg[4]_i_11_n_1
    SLICE_X31Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.868 r  div_inst/remainder_0_preg_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.868    div_inst/remainder_0_preg_reg[4]_i_3_n_1
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.957 r  div_inst/remainder_0_preg_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.957    div_inst/remainder_0_preg_reg[8]_i_3_n_1
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.046 r  div_inst/remainder_0_preg_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.046    div_inst/remainder_0_preg_reg[12]_i_3_n_1
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.135 r  div_inst/remainder_0_preg_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.135    div_inst/remainder_0_preg_reg[16]_i_3_n_1
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.224 r  div_inst/remainder_0_preg_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.224    div_inst/remainder_0_preg_reg[20]_i_3_n_1
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.454 r  div_inst/remainder_0_preg_reg[24]_i_3/O[1]
                         net (fo=11, routed)          0.502     4.956    div_inst/add_ln37_9_reg_1587_reg[27]_0[19]
    SLICE_X34Y32         LUT4 (Prop_lut4_I0_O)        0.225     5.181 r  div_inst/quotient_0_preg[0]_i_14/O
                         net (fo=2, routed)           0.511     5.692    div_inst/quotient_0_preg[0]_i_14_n_1
    SLICE_X34Y32         LUT5 (Prop_lut5_I4_O)        0.100     5.792 r  div_inst/quotient_0_preg[0]_i_6/O
                         net (fo=3, routed)           0.308     6.100    div_inst/quotient_0_preg[0]_i_6_n_1
    SLICE_X34Y32         LUT6 (Prop_lut6_I5_O)        0.234     6.334 r  div_inst/quotient_0_preg[0]_i_1/O
                         net (fo=134, routed)         0.692     7.026    div_inst/quotient_0_preg[0]_i_1_n_1
    SLICE_X32Y24         LUT6 (Prop_lut6_I3_O)        0.097     7.123 r  div_inst/udm_csr_rdata[1]_i_8/O
                         net (fo=1, routed)           0.611     7.734    div_inst/udm_csr_rdata[1]_i_8_n_1
    SLICE_X34Y24         LUT5 (Prop_lut5_I2_O)        0.097     7.831 r  div_inst/udm_csr_rdata[1]_i_2/O
                         net (fo=1, routed)           0.521     8.352    div_inst/udm_csr_rdata[1]_i_2_n_1
    SLICE_X33Y23         LUT6 (Prop_lut6_I0_O)        0.097     8.449 r  div_inst/udm_csr_rdata[1]_i_1/O
                         net (fo=1, routed)           0.000     8.449    div_inst_n_44
    SLICE_X33Y23         FDRE                                         r  udm_csr_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        1.252     9.347    clk_gen
    SLICE_X33Y23         FDRE                                         r  udm_csr_rdata_reg[1]/C
                         clock pessimism              0.353     9.701    
                         clock uncertainty           -0.074     9.626    
    SLICE_X33Y23         FDRE (Setup_fdre_C_D)        0.032     9.658    udm_csr_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                          9.658    
                         arrival time                          -8.449    
  -------------------------------------------------------------------
                         slack                                  1.209    

Slack (MET) :             1.215ns  (required time - arrival time)
  Source:                 div_inst/icmp_ln32_10_reg_1581_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        8.699ns  (logic 2.849ns (32.751%)  route 5.850ns (67.249%))
  Logic Levels:           17  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.649ns = ( 9.351 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.253ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        1.364    -0.253    div_inst/clk_out1
    SLICE_X30Y30         FDRE                                         r  div_inst/icmp_ln32_10_reg_1581_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         FDRE (Prop_fdre_C_Q)         0.393     0.140 r  div_inst/icmp_ln32_10_reg_1581_reg[0]/Q
                         net (fo=106, routed)         0.992     1.132    div_inst/icmp_ln32_10_reg_1581
    SLICE_X30Y33         LUT3 (Prop_lut3_I1_O)        0.100     1.232 r  div_inst/quotient_0_preg[1]_i_23/O
                         net (fo=1, routed)           0.605     1.837    div_inst/trunc_ln37_18_fu_1236_p1__0[3]
    SLICE_X30Y31         LUT5 (Prop_lut5_I0_O)        0.234     2.071 r  div_inst/quotient_0_preg[1]_i_7/O
                         net (fo=1, routed)           0.285     2.356    div_inst/quotient_0_preg[1]_i_7_n_1
    SLICE_X30Y30         LUT6 (Prop_lut6_I0_O)        0.097     2.453 r  div_inst/quotient_0_preg[1]_i_2/O
                         net (fo=1, routed)           0.324     2.778    div_inst/quotient_0_preg[1]_i_2_n_1
    SLICE_X30Y30         LUT5 (Prop_lut5_I0_O)        0.097     2.875 r  div_inst/quotient_0_preg[1]_i_1/O
                         net (fo=25, routed)          0.501     3.376    div_inst/quotient_0_preg[1]_i_1_n_1
    SLICE_X31Y27         LUT2 (Prop_lut2_I1_O)        0.097     3.473 r  div_inst/remainder_0_preg[4]_i_11/O
                         net (fo=1, routed)           0.000     3.473    div_inst/remainder_0_preg[4]_i_11_n_1
    SLICE_X31Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.868 r  div_inst/remainder_0_preg_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.868    div_inst/remainder_0_preg_reg[4]_i_3_n_1
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.957 r  div_inst/remainder_0_preg_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.957    div_inst/remainder_0_preg_reg[8]_i_3_n_1
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.046 r  div_inst/remainder_0_preg_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.046    div_inst/remainder_0_preg_reg[12]_i_3_n_1
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.135 r  div_inst/remainder_0_preg_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.135    div_inst/remainder_0_preg_reg[16]_i_3_n_1
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.224 r  div_inst/remainder_0_preg_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.224    div_inst/remainder_0_preg_reg[20]_i_3_n_1
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.454 r  div_inst/remainder_0_preg_reg[24]_i_3/O[1]
                         net (fo=11, routed)          0.502     4.956    div_inst/add_ln37_9_reg_1587_reg[27]_0[19]
    SLICE_X34Y32         LUT4 (Prop_lut4_I0_O)        0.225     5.181 r  div_inst/quotient_0_preg[0]_i_14/O
                         net (fo=2, routed)           0.511     5.692    div_inst/quotient_0_preg[0]_i_14_n_1
    SLICE_X34Y32         LUT5 (Prop_lut5_I4_O)        0.100     5.792 r  div_inst/quotient_0_preg[0]_i_6/O
                         net (fo=3, routed)           0.308     6.100    div_inst/quotient_0_preg[0]_i_6_n_1
    SLICE_X34Y32         LUT6 (Prop_lut6_I5_O)        0.234     6.334 r  div_inst/quotient_0_preg[0]_i_1/O
                         net (fo=134, routed)         0.948     7.282    div_inst/quotient_0_preg[0]_i_1_n_1
    SLICE_X34Y19         LUT6 (Prop_lut6_I3_O)        0.097     7.379 r  div_inst/udm_csr_rdata[4]_i_7/O
                         net (fo=1, routed)           0.469     7.848    div_inst/udm_csr_rdata[4]_i_7_n_1
    SLICE_X33Y19         LUT5 (Prop_lut5_I1_O)        0.097     7.945 r  div_inst/udm_csr_rdata[4]_i_2/O
                         net (fo=1, routed)           0.403     8.349    div_inst/udm_csr_rdata[4]_i_2_n_1
    SLICE_X32Y20         LUT6 (Prop_lut6_I0_O)        0.097     8.446 r  div_inst/udm_csr_rdata[4]_i_1/O
                         net (fo=1, routed)           0.000     8.446    div_inst_n_41
    SLICE_X32Y20         FDRE                                         r  udm_csr_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        1.256     9.351    clk_gen
    SLICE_X32Y20         FDRE                                         r  udm_csr_rdata_reg[4]/C
                         clock pessimism              0.353     9.705    
                         clock uncertainty           -0.074     9.630    
    SLICE_X32Y20         FDRE (Setup_fdre_C_D)        0.030     9.660    udm_csr_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                          9.660    
                         arrival time                          -8.446    
  -------------------------------------------------------------------
                         slack                                  1.215    

Slack (MET) :             1.215ns  (required time - arrival time)
  Source:                 div_inst/icmp_ln32_10_reg_1581_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        8.734ns  (logic 2.849ns (32.619%)  route 5.885ns (67.381%))
  Logic Levels:           17  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.652ns = ( 9.348 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.253ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        1.364    -0.253    div_inst/clk_out1
    SLICE_X30Y30         FDRE                                         r  div_inst/icmp_ln32_10_reg_1581_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         FDRE (Prop_fdre_C_Q)         0.393     0.140 r  div_inst/icmp_ln32_10_reg_1581_reg[0]/Q
                         net (fo=106, routed)         0.992     1.132    div_inst/icmp_ln32_10_reg_1581
    SLICE_X30Y33         LUT3 (Prop_lut3_I1_O)        0.100     1.232 r  div_inst/quotient_0_preg[1]_i_23/O
                         net (fo=1, routed)           0.605     1.837    div_inst/trunc_ln37_18_fu_1236_p1__0[3]
    SLICE_X30Y31         LUT5 (Prop_lut5_I0_O)        0.234     2.071 r  div_inst/quotient_0_preg[1]_i_7/O
                         net (fo=1, routed)           0.285     2.356    div_inst/quotient_0_preg[1]_i_7_n_1
    SLICE_X30Y30         LUT6 (Prop_lut6_I0_O)        0.097     2.453 r  div_inst/quotient_0_preg[1]_i_2/O
                         net (fo=1, routed)           0.324     2.778    div_inst/quotient_0_preg[1]_i_2_n_1
    SLICE_X30Y30         LUT5 (Prop_lut5_I0_O)        0.097     2.875 r  div_inst/quotient_0_preg[1]_i_1/O
                         net (fo=25, routed)          0.501     3.376    div_inst/quotient_0_preg[1]_i_1_n_1
    SLICE_X31Y27         LUT2 (Prop_lut2_I1_O)        0.097     3.473 r  div_inst/remainder_0_preg[4]_i_11/O
                         net (fo=1, routed)           0.000     3.473    div_inst/remainder_0_preg[4]_i_11_n_1
    SLICE_X31Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.868 r  div_inst/remainder_0_preg_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.868    div_inst/remainder_0_preg_reg[4]_i_3_n_1
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.957 r  div_inst/remainder_0_preg_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.957    div_inst/remainder_0_preg_reg[8]_i_3_n_1
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.046 r  div_inst/remainder_0_preg_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.046    div_inst/remainder_0_preg_reg[12]_i_3_n_1
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.135 r  div_inst/remainder_0_preg_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.135    div_inst/remainder_0_preg_reg[16]_i_3_n_1
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.224 r  div_inst/remainder_0_preg_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.224    div_inst/remainder_0_preg_reg[20]_i_3_n_1
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.454 r  div_inst/remainder_0_preg_reg[24]_i_3/O[1]
                         net (fo=11, routed)          0.502     4.956    div_inst/add_ln37_9_reg_1587_reg[27]_0[19]
    SLICE_X34Y32         LUT4 (Prop_lut4_I0_O)        0.225     5.181 r  div_inst/quotient_0_preg[0]_i_14/O
                         net (fo=2, routed)           0.511     5.692    div_inst/quotient_0_preg[0]_i_14_n_1
    SLICE_X34Y32         LUT5 (Prop_lut5_I4_O)        0.100     5.792 r  div_inst/quotient_0_preg[0]_i_6/O
                         net (fo=3, routed)           0.308     6.100    div_inst/quotient_0_preg[0]_i_6_n_1
    SLICE_X34Y32         LUT6 (Prop_lut6_I5_O)        0.234     6.334 r  div_inst/quotient_0_preg[0]_i_1/O
                         net (fo=134, routed)         0.828     7.162    div_inst/quotient_0_preg[0]_i_1_n_1
    SLICE_X34Y20         LUT6 (Prop_lut6_I3_O)        0.097     7.259 r  div_inst/udm_csr_rdata[3]_i_11/O
                         net (fo=1, routed)           0.568     7.826    div_inst/udm_csr_rdata[3]_i_11_n_1
    SLICE_X34Y21         LUT5 (Prop_lut5_I1_O)        0.097     7.923 r  div_inst/udm_csr_rdata[3]_i_3/O
                         net (fo=1, routed)           0.461     8.384    div_inst/udm_csr_rdata[3]_i_3_n_1
    SLICE_X34Y21         LUT6 (Prop_lut6_I1_O)        0.097     8.481 r  div_inst/udm_csr_rdata[3]_i_1/O
                         net (fo=1, routed)           0.000     8.481    div_inst_n_42
    SLICE_X34Y21         FDRE                                         r  udm_csr_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        1.253     9.348    clk_gen
    SLICE_X34Y21         FDRE                                         r  udm_csr_rdata_reg[3]/C
                         clock pessimism              0.353     9.702    
                         clock uncertainty           -0.074     9.627    
    SLICE_X34Y21         FDRE (Setup_fdre_C_D)        0.069     9.696    udm_csr_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                          9.696    
                         arrival time                          -8.481    
  -------------------------------------------------------------------
                         slack                                  1.215    

Slack (MET) :             1.248ns  (required time - arrival time)
  Source:                 div_inst/icmp_ln32_10_reg_1581_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        8.729ns  (logic 3.007ns (34.448%)  route 5.722ns (65.552%))
  Logic Levels:           17  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.642ns = ( 9.358 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.253ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        1.364    -0.253    div_inst/clk_out1
    SLICE_X30Y30         FDRE                                         r  div_inst/icmp_ln32_10_reg_1581_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         FDRE (Prop_fdre_C_Q)         0.393     0.140 r  div_inst/icmp_ln32_10_reg_1581_reg[0]/Q
                         net (fo=106, routed)         0.992     1.132    div_inst/icmp_ln32_10_reg_1581
    SLICE_X30Y33         LUT3 (Prop_lut3_I1_O)        0.100     1.232 r  div_inst/quotient_0_preg[1]_i_23/O
                         net (fo=1, routed)           0.605     1.837    div_inst/trunc_ln37_18_fu_1236_p1__0[3]
    SLICE_X30Y31         LUT5 (Prop_lut5_I0_O)        0.234     2.071 r  div_inst/quotient_0_preg[1]_i_7/O
                         net (fo=1, routed)           0.285     2.356    div_inst/quotient_0_preg[1]_i_7_n_1
    SLICE_X30Y30         LUT6 (Prop_lut6_I0_O)        0.097     2.453 r  div_inst/quotient_0_preg[1]_i_2/O
                         net (fo=1, routed)           0.324     2.778    div_inst/quotient_0_preg[1]_i_2_n_1
    SLICE_X30Y30         LUT5 (Prop_lut5_I0_O)        0.097     2.875 r  div_inst/quotient_0_preg[1]_i_1/O
                         net (fo=25, routed)          0.501     3.376    div_inst/quotient_0_preg[1]_i_1_n_1
    SLICE_X31Y27         LUT2 (Prop_lut2_I1_O)        0.097     3.473 r  div_inst/remainder_0_preg[4]_i_11/O
                         net (fo=1, routed)           0.000     3.473    div_inst/remainder_0_preg[4]_i_11_n_1
    SLICE_X31Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.868 r  div_inst/remainder_0_preg_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.868    div_inst/remainder_0_preg_reg[4]_i_3_n_1
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.957 r  div_inst/remainder_0_preg_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.957    div_inst/remainder_0_preg_reg[8]_i_3_n_1
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.046 r  div_inst/remainder_0_preg_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.046    div_inst/remainder_0_preg_reg[12]_i_3_n_1
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.135 r  div_inst/remainder_0_preg_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.135    div_inst/remainder_0_preg_reg[16]_i_3_n_1
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.224 r  div_inst/remainder_0_preg_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.224    div_inst/remainder_0_preg_reg[20]_i_3_n_1
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.454 r  div_inst/remainder_0_preg_reg[24]_i_3/O[1]
                         net (fo=11, routed)          0.502     4.956    div_inst/add_ln37_9_reg_1587_reg[27]_0[19]
    SLICE_X34Y32         LUT4 (Prop_lut4_I0_O)        0.225     5.181 r  div_inst/quotient_0_preg[0]_i_14/O
                         net (fo=2, routed)           0.511     5.692    div_inst/quotient_0_preg[0]_i_14_n_1
    SLICE_X34Y32         LUT5 (Prop_lut5_I4_O)        0.100     5.792 r  div_inst/quotient_0_preg[0]_i_6/O
                         net (fo=3, routed)           0.463     6.255    div_inst/quotient_0_preg[0]_i_6_n_1
    SLICE_X35Y32         LUT6 (Prop_lut6_I5_O)        0.234     6.489 r  div_inst/remainder_0_preg[31]_i_3/O
                         net (fo=131, routed)         0.790     7.279    div_inst/remainder_0_preg[31]_i_3_n_1
    SLICE_X29Y37         LUT5 (Prop_lut5_I2_O)        0.113     7.392 r  div_inst/udm_csr_rdata[31]_i_12/O
                         net (fo=1, routed)           0.455     7.847    div_inst/div_remainder[5]__0[31]
    SLICE_X29Y37         LUT6 (Prop_lut6_I5_O)        0.239     8.086 r  div_inst/udm_csr_rdata[31]_i_4/O
                         net (fo=1, routed)           0.293     8.379    div_inst/udm_csr_rdata[31]_i_4_n_1
    SLICE_X30Y37         LUT6 (Prop_lut6_I1_O)        0.097     8.476 r  div_inst/udm_csr_rdata[31]_i_2/O
                         net (fo=1, routed)           0.000     8.476    div_remainder[31]
    SLICE_X30Y37         FDRE                                         r  udm_csr_rdata_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        1.263     9.358    clk_gen
    SLICE_X30Y37         FDRE                                         r  udm_csr_rdata_reg[31]/C
                         clock pessimism              0.371     9.730    
                         clock uncertainty           -0.074     9.655    
    SLICE_X30Y37         FDRE (Setup_fdre_C_D)        0.069     9.724    udm_csr_rdata_reg[31]
  -------------------------------------------------------------------
                         required time                          9.724    
                         arrival time                          -8.476    
  -------------------------------------------------------------------
                         slack                                  1.248    

Slack (MET) :             1.249ns  (required time - arrival time)
  Source:                 div_inst/icmp_ln32_10_reg_1581_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        8.708ns  (logic 2.849ns (32.717%)  route 5.859ns (67.283%))
  Logic Levels:           17  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.645ns = ( 9.355 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.253ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        1.364    -0.253    div_inst/clk_out1
    SLICE_X30Y30         FDRE                                         r  div_inst/icmp_ln32_10_reg_1581_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         FDRE (Prop_fdre_C_Q)         0.393     0.140 r  div_inst/icmp_ln32_10_reg_1581_reg[0]/Q
                         net (fo=106, routed)         0.992     1.132    div_inst/icmp_ln32_10_reg_1581
    SLICE_X30Y33         LUT3 (Prop_lut3_I1_O)        0.100     1.232 r  div_inst/quotient_0_preg[1]_i_23/O
                         net (fo=1, routed)           0.605     1.837    div_inst/trunc_ln37_18_fu_1236_p1__0[3]
    SLICE_X30Y31         LUT5 (Prop_lut5_I0_O)        0.234     2.071 r  div_inst/quotient_0_preg[1]_i_7/O
                         net (fo=1, routed)           0.285     2.356    div_inst/quotient_0_preg[1]_i_7_n_1
    SLICE_X30Y30         LUT6 (Prop_lut6_I0_O)        0.097     2.453 r  div_inst/quotient_0_preg[1]_i_2/O
                         net (fo=1, routed)           0.324     2.778    div_inst/quotient_0_preg[1]_i_2_n_1
    SLICE_X30Y30         LUT5 (Prop_lut5_I0_O)        0.097     2.875 r  div_inst/quotient_0_preg[1]_i_1/O
                         net (fo=25, routed)          0.501     3.376    div_inst/quotient_0_preg[1]_i_1_n_1
    SLICE_X31Y27         LUT2 (Prop_lut2_I1_O)        0.097     3.473 r  div_inst/remainder_0_preg[4]_i_11/O
                         net (fo=1, routed)           0.000     3.473    div_inst/remainder_0_preg[4]_i_11_n_1
    SLICE_X31Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.868 r  div_inst/remainder_0_preg_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.868    div_inst/remainder_0_preg_reg[4]_i_3_n_1
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.957 r  div_inst/remainder_0_preg_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.957    div_inst/remainder_0_preg_reg[8]_i_3_n_1
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.046 r  div_inst/remainder_0_preg_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.046    div_inst/remainder_0_preg_reg[12]_i_3_n_1
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.135 r  div_inst/remainder_0_preg_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.135    div_inst/remainder_0_preg_reg[16]_i_3_n_1
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.224 r  div_inst/remainder_0_preg_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.224    div_inst/remainder_0_preg_reg[20]_i_3_n_1
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.454 r  div_inst/remainder_0_preg_reg[24]_i_3/O[1]
                         net (fo=11, routed)          0.502     4.956    div_inst/add_ln37_9_reg_1587_reg[27]_0[19]
    SLICE_X34Y32         LUT4 (Prop_lut4_I0_O)        0.225     5.181 r  div_inst/quotient_0_preg[0]_i_14/O
                         net (fo=2, routed)           0.511     5.692    div_inst/quotient_0_preg[0]_i_14_n_1
    SLICE_X34Y32         LUT5 (Prop_lut5_I4_O)        0.100     5.792 r  div_inst/quotient_0_preg[0]_i_6/O
                         net (fo=3, routed)           0.463     6.255    div_inst/quotient_0_preg[0]_i_6_n_1
    SLICE_X35Y32         LUT6 (Prop_lut6_I5_O)        0.234     6.489 r  div_inst/remainder_0_preg[31]_i_3/O
                         net (fo=131, routed)         0.645     7.134    div_inst/remainder_0_preg[31]_i_3_n_1
    SLICE_X37Y37         LUT5 (Prop_lut5_I2_O)        0.097     7.231 r  div_inst/udm_csr_rdata[24]_i_7/O
                         net (fo=1, routed)           0.447     7.678    div_inst/div_remainder[4]__0[24]
    SLICE_X37Y37         LUT6 (Prop_lut6_I1_O)        0.097     7.775 r  div_inst/udm_csr_rdata[24]_i_2/O
                         net (fo=1, routed)           0.583     8.358    div_inst/udm_csr_rdata[24]_i_2_n_1
    SLICE_X38Y37         LUT6 (Prop_lut6_I1_O)        0.097     8.455 r  div_inst/udm_csr_rdata[24]_i_1/O
                         net (fo=1, routed)           0.000     8.455    div_remainder[24]
    SLICE_X38Y37         FDRE                                         r  udm_csr_rdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        1.260     9.355    clk_gen
    SLICE_X38Y37         FDRE                                         r  udm_csr_rdata_reg[24]/C
                         clock pessimism              0.353     9.709    
                         clock uncertainty           -0.074     9.634    
    SLICE_X38Y37         FDRE (Setup_fdre_C_D)        0.069     9.703    udm_csr_rdata_reg[24]
  -------------------------------------------------------------------
                         required time                          9.703    
                         arrival time                          -8.455    
  -------------------------------------------------------------------
                         slack                                  1.249    

Slack (MET) :             1.283ns  (required time - arrival time)
  Source:                 div_inst/icmp_ln32_10_reg_1581_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        8.633ns  (logic 2.849ns (33.000%)  route 5.784ns (67.000%))
  Logic Levels:           17  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.646ns = ( 9.354 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.253ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        1.364    -0.253    div_inst/clk_out1
    SLICE_X30Y30         FDRE                                         r  div_inst/icmp_ln32_10_reg_1581_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         FDRE (Prop_fdre_C_Q)         0.393     0.140 r  div_inst/icmp_ln32_10_reg_1581_reg[0]/Q
                         net (fo=106, routed)         0.992     1.132    div_inst/icmp_ln32_10_reg_1581
    SLICE_X30Y33         LUT3 (Prop_lut3_I1_O)        0.100     1.232 r  div_inst/quotient_0_preg[1]_i_23/O
                         net (fo=1, routed)           0.605     1.837    div_inst/trunc_ln37_18_fu_1236_p1__0[3]
    SLICE_X30Y31         LUT5 (Prop_lut5_I0_O)        0.234     2.071 r  div_inst/quotient_0_preg[1]_i_7/O
                         net (fo=1, routed)           0.285     2.356    div_inst/quotient_0_preg[1]_i_7_n_1
    SLICE_X30Y30         LUT6 (Prop_lut6_I0_O)        0.097     2.453 r  div_inst/quotient_0_preg[1]_i_2/O
                         net (fo=1, routed)           0.324     2.778    div_inst/quotient_0_preg[1]_i_2_n_1
    SLICE_X30Y30         LUT5 (Prop_lut5_I0_O)        0.097     2.875 r  div_inst/quotient_0_preg[1]_i_1/O
                         net (fo=25, routed)          0.501     3.376    div_inst/quotient_0_preg[1]_i_1_n_1
    SLICE_X31Y27         LUT2 (Prop_lut2_I1_O)        0.097     3.473 r  div_inst/remainder_0_preg[4]_i_11/O
                         net (fo=1, routed)           0.000     3.473    div_inst/remainder_0_preg[4]_i_11_n_1
    SLICE_X31Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.868 r  div_inst/remainder_0_preg_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.868    div_inst/remainder_0_preg_reg[4]_i_3_n_1
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.957 r  div_inst/remainder_0_preg_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.957    div_inst/remainder_0_preg_reg[8]_i_3_n_1
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.046 r  div_inst/remainder_0_preg_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.046    div_inst/remainder_0_preg_reg[12]_i_3_n_1
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.135 r  div_inst/remainder_0_preg_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.135    div_inst/remainder_0_preg_reg[16]_i_3_n_1
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.224 r  div_inst/remainder_0_preg_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.224    div_inst/remainder_0_preg_reg[20]_i_3_n_1
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.454 r  div_inst/remainder_0_preg_reg[24]_i_3/O[1]
                         net (fo=11, routed)          0.502     4.956    div_inst/add_ln37_9_reg_1587_reg[27]_0[19]
    SLICE_X34Y32         LUT4 (Prop_lut4_I0_O)        0.225     5.181 r  div_inst/quotient_0_preg[0]_i_14/O
                         net (fo=2, routed)           0.511     5.692    div_inst/quotient_0_preg[0]_i_14_n_1
    SLICE_X34Y32         LUT5 (Prop_lut5_I4_O)        0.100     5.792 r  div_inst/quotient_0_preg[0]_i_6/O
                         net (fo=3, routed)           0.463     6.255    div_inst/quotient_0_preg[0]_i_6_n_1
    SLICE_X35Y32         LUT6 (Prop_lut6_I5_O)        0.234     6.489 r  div_inst/remainder_0_preg[31]_i_3/O
                         net (fo=131, routed)         0.569     7.058    div_inst/remainder_0_preg[31]_i_3_n_1
    SLICE_X37Y34         LUT5 (Prop_lut5_I2_O)        0.097     7.155 r  div_inst/udm_csr_rdata[26]_i_7/O
                         net (fo=1, routed)           0.572     7.727    div_inst/div_remainder[4]__0[26]
    SLICE_X38Y34         LUT6 (Prop_lut6_I1_O)        0.097     7.824 r  div_inst/udm_csr_rdata[26]_i_2/O
                         net (fo=1, routed)           0.459     8.283    div_inst/udm_csr_rdata[26]_i_2_n_1
    SLICE_X37Y34         LUT6 (Prop_lut6_I1_O)        0.097     8.380 r  div_inst/udm_csr_rdata[26]_i_1/O
                         net (fo=1, routed)           0.000     8.380    div_remainder[26]
    SLICE_X37Y34         FDRE                                         r  udm_csr_rdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        1.259     9.354    clk_gen
    SLICE_X37Y34         FDRE                                         r  udm_csr_rdata_reg[26]/C
                         clock pessimism              0.353     9.708    
                         clock uncertainty           -0.074     9.633    
    SLICE_X37Y34         FDRE (Setup_fdre_C_D)        0.030     9.663    udm_csr_rdata_reg[26]
  -------------------------------------------------------------------
                         required time                          9.663    
                         arrival time                          -8.380    
  -------------------------------------------------------------------
                         slack                                  1.283    

Slack (MET) :             1.285ns  (required time - arrival time)
  Source:                 div_inst/icmp_ln32_10_reg_1581_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        8.633ns  (logic 2.849ns (33.003%)  route 5.784ns (66.997%))
  Logic Levels:           17  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.645ns = ( 9.355 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.253ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        1.364    -0.253    div_inst/clk_out1
    SLICE_X30Y30         FDRE                                         r  div_inst/icmp_ln32_10_reg_1581_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         FDRE (Prop_fdre_C_Q)         0.393     0.140 r  div_inst/icmp_ln32_10_reg_1581_reg[0]/Q
                         net (fo=106, routed)         0.992     1.132    div_inst/icmp_ln32_10_reg_1581
    SLICE_X30Y33         LUT3 (Prop_lut3_I1_O)        0.100     1.232 r  div_inst/quotient_0_preg[1]_i_23/O
                         net (fo=1, routed)           0.605     1.837    div_inst/trunc_ln37_18_fu_1236_p1__0[3]
    SLICE_X30Y31         LUT5 (Prop_lut5_I0_O)        0.234     2.071 r  div_inst/quotient_0_preg[1]_i_7/O
                         net (fo=1, routed)           0.285     2.356    div_inst/quotient_0_preg[1]_i_7_n_1
    SLICE_X30Y30         LUT6 (Prop_lut6_I0_O)        0.097     2.453 r  div_inst/quotient_0_preg[1]_i_2/O
                         net (fo=1, routed)           0.324     2.778    div_inst/quotient_0_preg[1]_i_2_n_1
    SLICE_X30Y30         LUT5 (Prop_lut5_I0_O)        0.097     2.875 r  div_inst/quotient_0_preg[1]_i_1/O
                         net (fo=25, routed)          0.501     3.376    div_inst/quotient_0_preg[1]_i_1_n_1
    SLICE_X31Y27         LUT2 (Prop_lut2_I1_O)        0.097     3.473 r  div_inst/remainder_0_preg[4]_i_11/O
                         net (fo=1, routed)           0.000     3.473    div_inst/remainder_0_preg[4]_i_11_n_1
    SLICE_X31Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.868 r  div_inst/remainder_0_preg_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.868    div_inst/remainder_0_preg_reg[4]_i_3_n_1
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.957 r  div_inst/remainder_0_preg_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.957    div_inst/remainder_0_preg_reg[8]_i_3_n_1
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.046 r  div_inst/remainder_0_preg_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.046    div_inst/remainder_0_preg_reg[12]_i_3_n_1
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.135 r  div_inst/remainder_0_preg_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.135    div_inst/remainder_0_preg_reg[16]_i_3_n_1
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.224 r  div_inst/remainder_0_preg_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.224    div_inst/remainder_0_preg_reg[20]_i_3_n_1
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.454 r  div_inst/remainder_0_preg_reg[24]_i_3/O[1]
                         net (fo=11, routed)          0.502     4.956    div_inst/add_ln37_9_reg_1587_reg[27]_0[19]
    SLICE_X34Y32         LUT4 (Prop_lut4_I0_O)        0.225     5.181 r  div_inst/quotient_0_preg[0]_i_14/O
                         net (fo=2, routed)           0.511     5.692    div_inst/quotient_0_preg[0]_i_14_n_1
    SLICE_X34Y32         LUT5 (Prop_lut5_I4_O)        0.100     5.792 r  div_inst/quotient_0_preg[0]_i_6/O
                         net (fo=3, routed)           0.463     6.255    div_inst/quotient_0_preg[0]_i_6_n_1
    SLICE_X35Y32         LUT6 (Prop_lut6_I5_O)        0.234     6.489 r  div_inst/remainder_0_preg[31]_i_3/O
                         net (fo=131, routed)         0.730     7.219    div_inst/remainder_0_preg[31]_i_3_n_1
    SLICE_X41Y37         LUT5 (Prop_lut5_I2_O)        0.097     7.316 r  div_inst/udm_csr_rdata[22]_i_7/O
                         net (fo=1, routed)           0.573     7.889    div_inst/div_remainder[4]__0[22]
    SLICE_X39Y37         LUT6 (Prop_lut6_I1_O)        0.097     7.986 r  div_inst/udm_csr_rdata[22]_i_2/O
                         net (fo=1, routed)           0.297     8.282    div_inst/udm_csr_rdata[22]_i_2_n_1
    SLICE_X39Y37         LUT6 (Prop_lut6_I1_O)        0.097     8.379 r  div_inst/udm_csr_rdata[22]_i_1/O
                         net (fo=1, routed)           0.000     8.379    div_remainder[22]
    SLICE_X39Y37         FDRE                                         r  udm_csr_rdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        1.260     9.355    clk_gen
    SLICE_X39Y37         FDRE                                         r  udm_csr_rdata_reg[22]/C
                         clock pessimism              0.353     9.709    
                         clock uncertainty           -0.074     9.634    
    SLICE_X39Y37         FDRE (Setup_fdre_C_D)        0.030     9.664    udm_csr_rdata_reg[22]
  -------------------------------------------------------------------
                         required time                          9.664    
                         arrival time                          -8.379    
  -------------------------------------------------------------------
                         slack                                  1.285    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 div_dividend_reg[9][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_inst/tmp_2_reg_1412_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.186ns (77.146%)  route 0.055ns (22.854%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        0.630    -0.534    clk_gen
    SLICE_X19Y27         FDRE                                         r  div_dividend_reg[9][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  div_dividend_reg[9][11]/Q
                         net (fo=1, routed)           0.055    -0.338    div_inst/icmp_ln32_reg_1401[0]_i_4_0[11]
    SLICE_X18Y27         LUT5 (Prop_lut5_I0_O)        0.045    -0.293 r  div_inst/tmp_2_reg_1412[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.293    div_inst/tmp_1_fu_434_p12[11]
    SLICE_X18Y27         FDRE                                         r  div_inst/tmp_2_reg_1412_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        0.903    -0.770    div_inst/clk_out1
    SLICE_X18Y27         FDRE                                         r  div_inst/tmp_2_reg_1412_reg[0]/C
                         clock pessimism              0.250    -0.521    
                         clock uncertainty            0.074    -0.446    
    SLICE_X18Y27         FDRE (Hold_fdre_C_D)         0.091    -0.355    div_inst/tmp_2_reg_1412_reg[0]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 div_inst/trunc_ln25_reg_1396_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_inst/trunc_ln25_reg_1396_pp0_iter1_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.313%)  route 0.119ns (45.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        0.630    -0.534    div_inst/clk_out1
    SLICE_X18Y27         FDRE                                         r  div_inst/trunc_ln25_reg_1396_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  div_inst/trunc_ln25_reg_1396_reg[0]/Q
                         net (fo=1, routed)           0.119    -0.274    div_inst/trunc_ln25_reg_1396
    SLICE_X22Y27         FDRE                                         r  div_inst/trunc_ln25_reg_1396_pp0_iter1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        0.903    -0.770    div_inst/clk_out1
    SLICE_X22Y27         FDRE                                         r  div_inst/trunc_ln25_reg_1396_pp0_iter1_reg_reg[0]/C
                         clock pessimism              0.272    -0.499    
                         clock uncertainty            0.074    -0.424    
    SLICE_X22Y27         FDRE (Hold_fdre_C_D)         0.078    -0.346    div_inst/trunc_ln25_reg_1396_pp0_iter1_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 div_inst/tmp_24_reg_1466_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_inst/tmp_24_reg_1466_pp0_iter1_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.260%)  route 0.101ns (41.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        0.630    -0.534    div_inst/clk_out1
    SLICE_X20Y27         FDRE                                         r  div_inst/tmp_24_reg_1466_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  div_inst/tmp_24_reg_1466_reg[0]/Q
                         net (fo=1, routed)           0.101    -0.292    div_inst/tmp_24_reg_1466
    SLICE_X22Y27         FDRE                                         r  div_inst/tmp_24_reg_1466_pp0_iter1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        0.903    -0.770    div_inst/clk_out1
    SLICE_X22Y27         FDRE                                         r  div_inst/tmp_24_reg_1466_pp0_iter1_reg_reg[0]/C
                         clock pessimism              0.250    -0.521    
                         clock uncertainty            0.074    -0.446    
    SLICE_X22Y27         FDRE (Hold_fdre_C_D)         0.071    -0.375    div_inst/tmp_24_reg_1466_pp0_iter1_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 udm/udm_controller/RD_DATA_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_sendbyte_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.171%)  route 0.110ns (43.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        0.626    -0.538    udm/udm_controller/clk_out1
    SLICE_X28Y23         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  udm/udm_controller/RD_DATA_reg_reg[6]/Q
                         net (fo=1, routed)           0.110    -0.287    udm/udm_controller/RD_DATA_reg_reg_n_1_[6]
    SLICE_X28Y22         FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        0.900    -0.773    udm/udm_controller/clk_out1
    SLICE_X28Y22         FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[6]/C
                         clock pessimism              0.251    -0.523    
                         clock uncertainty            0.074    -0.448    
    SLICE_X28Y22         FDRE (Hold_fdre_C_D)         0.076    -0.372    udm/udm_controller/tx_sendbyte_reg[6]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 udm/udm_controller/RD_DATA_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_sendbyte_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.673%)  route 0.112ns (44.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        0.626    -0.538    udm/udm_controller/clk_out1
    SLICE_X28Y23         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  udm/udm_controller/RD_DATA_reg_reg[7]/Q
                         net (fo=1, routed)           0.112    -0.284    udm/udm_controller/RD_DATA_reg_reg_n_1_[7]
    SLICE_X28Y22         FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        0.900    -0.773    udm/udm_controller/clk_out1
    SLICE_X28Y22         FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[7]/C
                         clock pessimism              0.251    -0.523    
                         clock uncertainty            0.074    -0.448    
    SLICE_X28Y22         FDRE (Hold_fdre_C_D)         0.078    -0.370    udm/udm_controller/tx_sendbyte_reg[7]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 udm/udm_controller/RD_DATA_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.186ns (68.798%)  route 0.084ns (31.202%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        0.626    -0.538    udm/udm_controller/clk_out1
    SLICE_X26Y24         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  udm/udm_controller/RD_DATA_reg_reg[19]/Q
                         net (fo=1, routed)           0.084    -0.312    udm/udm_controller/in45[11]
    SLICE_X27Y24         LUT6 (Prop_lut6_I5_O)        0.045    -0.267 r  udm/udm_controller/RD_DATA_reg[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.267    udm/udm_controller/RD_DATA_reg[11]
    SLICE_X27Y24         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        0.899    -0.774    udm/udm_controller/clk_out1
    SLICE_X27Y24         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[11]/C
                         clock pessimism              0.250    -0.525    
                         clock uncertainty            0.074    -0.450    
    SLICE_X27Y24         FDRE (Hold_fdre_C_D)         0.091    -0.359    udm/udm_controller/RD_DATA_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 div_inst/tmp_18_reg_1452_pp0_iter1_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_inst/tmp_18_reg_1452_pp0_iter2_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.727%)  route 0.112ns (44.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        0.630    -0.534    div_inst/clk_out1
    SLICE_X22Y27         FDRE                                         r  div_inst/tmp_18_reg_1452_pp0_iter1_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  div_inst/tmp_18_reg_1452_pp0_iter1_reg_reg[0]/Q
                         net (fo=1, routed)           0.112    -0.281    div_inst/tmp_18_reg_1452_pp0_iter1_reg
    SLICE_X22Y28         FDRE                                         r  div_inst/tmp_18_reg_1452_pp0_iter2_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        0.904    -0.769    div_inst/clk_out1
    SLICE_X22Y28         FDRE                                         r  div_inst/tmp_18_reg_1452_pp0_iter2_reg_reg[0]/C
                         clock pessimism              0.250    -0.520    
                         clock uncertainty            0.074    -0.445    
    SLICE_X22Y28         FDRE (Hold_fdre_C_D)         0.070    -0.375    div_inst/tmp_18_reg_1452_pp0_iter2_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 udm/uart_rx/clk_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_rx/bitperiod_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.199%)  route 0.110ns (43.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        0.623    -0.541    udm/uart_rx/clk_out1
    SLICE_X49Y29         FDRE                                         r  udm/uart_rx/clk_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  udm/uart_rx/clk_counter_reg[5]/Q
                         net (fo=4, routed)           0.110    -0.290    udm/uart_rx/clk_counter_reg_n_1_[5]
    SLICE_X46Y30         FDRE                                         r  udm/uart_rx/bitperiod_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        0.897    -0.776    udm/uart_rx/clk_out1
    SLICE_X46Y30         FDRE                                         r  udm/uart_rx/bitperiod_o_reg[2]/C
                         clock pessimism              0.251    -0.526    
                         clock uncertainty            0.074    -0.451    
    SLICE_X46Y30         FDRE (Hold_fdre_C_D)         0.063    -0.388    udm/uart_rx/bitperiod_o_reg[2]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 udm/udm_controller/RD_DATA_reg_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.705%)  route 0.101ns (35.295%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        0.627    -0.537    udm/udm_controller/clk_out1
    SLICE_X27Y23         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  udm/udm_controller/RD_DATA_reg_reg[24]/Q
                         net (fo=1, routed)           0.101    -0.294    udm/udm_controller/in45[16]
    SLICE_X27Y22         LUT6 (Prop_lut6_I5_O)        0.045    -0.249 r  udm/udm_controller/RD_DATA_reg[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.249    udm/udm_controller/RD_DATA_reg[16]
    SLICE_X27Y22         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        0.902    -0.771    udm/udm_controller/clk_out1
    SLICE_X27Y22         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[16]/C
                         clock pessimism              0.250    -0.522    
                         clock uncertainty            0.074    -0.447    
    SLICE_X27Y22         FDRE (Hold_fdre_C_D)         0.092    -0.355    udm/udm_controller/RD_DATA_reg_reg[16]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 udm/udm_controller/tx_sendbyte_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_dout_bo_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.705%)  route 0.101ns (35.295%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        0.628    -0.536    udm/udm_controller/clk_out1
    SLICE_X31Y22         FDRE                                         r  udm/udm_controller/tx_sendbyte_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  udm/udm_controller/tx_sendbyte_ff_reg[2]/Q
                         net (fo=1, routed)           0.101    -0.293    udm/udm_controller/tx_sendbyte_ff[2]
    SLICE_X31Y21         LUT6 (Prop_lut6_I2_O)        0.045    -0.248 r  udm/udm_controller/tx_dout_bo[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    udm/udm_controller/tx_dout_bo[2]_i_1_n_1
    SLICE_X31Y21         FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1596, routed)        0.900    -0.773    udm/udm_controller/clk_out1
    SLICE_X31Y21         FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[2]/C
                         clock pessimism              0.252    -0.522    
                         clock uncertainty            0.074    -0.447    
    SLICE_X31Y21         FDRE (Hold_fdre_C_D)         0.092    -0.355    udm/udm_controller/tx_dout_bo_reg[2]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.107    





