/**
*   @ file    Port_S32K3XX_Resource.m
*   @ version 3.0.0
*
*   @ brief   AUTOSAR Port - Resource for this platform
*   @ details Resource for this platform
*/
/*==================================================================================================
*   Project              : RTD AUTOSAR 4.7
*   Platform             : CORTEXM
*   Peripheral           : SIUL2
*   Dependencies         : none
*
*   Autosar Version      : 4.7.0
*   Autosar Revision     : ASR_REL_4_7_REV_0000
*   Autosar Conf.Variant :
*   SW Version           : 3.0.0
*   Build Version        : S32K3_RTD_3_0_0_D2303_ASR_REL_4_7_REV_0000_20230331
*
*   Copyright 2020 - 2023 NXP Semiconductors
==================================================================================================*/
[!IF "not(var:defined('PORT_RESOURCE_M'))"!]
[!VAR "PORT_RESOURCE_M"="'true'"!]
[!VAR "PinMap"!]
SIUL2_0_PORT0_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT0_ADC5_ADC5_P6_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT0_ADC6_ADC6_P4_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT0_SDADC_3_SDADC3_AN_3_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT0_SIUL_EIRQ_0_IN;19:@16^1~65535*65535#[!//
SIUL2_0_PORT0_EMIOS_0_EMIOS_0_CH_17_X_IN;20:@65^2~65535*65535#[!//
SIUL2_0_PORT0_FXIO_FXIO_D2_IN;21:@154^2~65535*65535#[!//
SIUL2_0_PORT0_LPSPI0_LPSPI0_PCS7_IN;22:@228^1~65535*65535#[!//
SIUL2_0_PORT0_LPSPI4_LPSPI4_PCS2_IN;23:@257^1~65535*65535#[!//
SIUL2_0_PORT0_LPUART0_LPUART0_CTS_IN;24:@360^1~65535*65535#[!//
SIUL2_0_PORT1_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT1_WKPU_WKPU_5_IN;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT1_ADC6_ADC6_P0_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT1_ADC4_ADC4_P4_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT1_SDADC_3_SDADC3_AN_1_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT1_SIUL_EIRQ_1_IN;19:@17^1~65535*65535#[!//
SIUL2_0_PORT1_EMIOS_0_EMIOS_0_CH_9_X_IN;20:@57^1~65535*65535#[!//
SIUL2_0_PORT1_FXIO_FXIO_D3_IN;21:@155^1~65535*65535#[!//
SIUL2_0_PORT1_LPSPI0_LPSPI0_PCS6_IN;22:@227^1~65535*65535#[!//
SIUL2_0_PORT1_LPSPI4_LPSPI4_PCS1_IN;23:@256^1~65535*65535#[!//
SIUL2_0_PORT2_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT2_FCCU_FCCU_ERR0_OUT;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT2_FXIO_FXIO_D4_OUT;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT2_LCU0_LCU0_OUT3_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT2_LPSPI5_LPSPI5_SIN_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT2_ETPU_A_ETPU_A_CH_2_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT2_LCU0_LCU0_OUT0_OUT;9:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT2_FLEXPWM_0_PWM_0_B_0_OUT;10:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT2_EMIOS_0_EMIOS_0_CH_19_X_OUT;11:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT2_LPSPI1_LPSPI1_SIN_OUT;12:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT2_WKPU_WKPU_0_IN;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT2_CMP1_CMP1_IN2_IN;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT2_ADC0_ADC0_X_0_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT2_ADC0_ADC0_S15_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT2_SIUL_EIRQ_2_IN;19:@18^1~65535*65535#[!//
SIUL2_0_PORT2_EMIOS_0_EMIOS_0_CH_19_X_IN;20:@67^5~65535*65535#[!//
SIUL2_0_PORT2_FCCU_FCCU_ERR_IN0_IN;21:@148^1~65535*65535#[!//
SIUL2_0_PORT2_FXIO_FXIO_D4_IN;22:@156^3~65535*65535#[!//
SIUL2_0_PORT2_LPUART0_LPUART0_RX_IN;23:@187^1~65535*65535#[!//
SIUL2_0_PORT2_LPSPI1_LPSPI1_SIN_IN;24:@239^2~65535*65535#[!//
SIUL2_0_PORT2_LPSPI5_LPSPI5_SIN_IN;25:@267^2~65535*65535#[!//
SIUL2_0_PORT2_FLEXPWM_0_PWM_0_B_0_IN;26:@413^1~65535*65535#[!//
SIUL2_0_PORT2_ETPU_A_ETPU_A_CH_2_IN;27:@446^1~65535*65535#[!//
SIUL2_0_PORT2_FXIO_FXIO_D4_INOUT;38:@156^3~65535*65535#[!//
SIUL2_0_PORT2_LPSPI5_LPSPI5_SIN_INOUT;40:@267^2~65535*65535#[!//
SIUL2_0_PORT2_ETPU_A_ETPU_A_CH_2_INOUT;41:@446^1~65535*65535#[!//
SIUL2_0_PORT2_FLEXPWM_0_PWM_0_B_0_INOUT;43:@413^1~65535*65535#[!//
SIUL2_0_PORT2_EMIOS_0_EMIOS_0_CH_19_X_INOUT;44:@67^5~65535*65535#[!//
SIUL2_0_PORT2_LPSPI1_LPSPI1_SIN_INOUT;45:@239^2~65535*65535#[!//
SIUL2_0_PORT3_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT3_FCCU_FCCU_ERR1_OUT;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT3_LPSPI1_LPSPI1_SCK_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT3_LCU0_LCU0_OUT2_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT3_FXIO_FXIO_D5_OUT;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT3_LPUART0_LPUART0_TX_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT3_LPSPI5_LPSPI5_SCK_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT3_ETPU_A_ETPU_A_CH_3_OUT;11:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT3_LCU0_LCU0_OUT3_OUT;13:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT3_FLEXPWM_0_PWM_0_A_1_OUT;14:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT3_ADC2_ADC2_S13_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT3_ADC1_ADC1_S15_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT3_SIUL_EIRQ_3_IN;19:@19^1~65535*65535#[!//
SIUL2_0_PORT3_FCCU_FCCU_ERR_IN1_IN;20:@149^1~65535*65535#[!//
SIUL2_0_PORT3_FXIO_FXIO_D5_IN;21:@157^3~65535*65535#[!//
SIUL2_0_PORT3_LPSPI1_LPSPI1_SCK_IN;22:@238^1~65535*65535#[!//
SIUL2_0_PORT3_LPSPI5_LPSPI5_SCK_IN;23:@266^2~65535*65535#[!//
SIUL2_0_PORT3_LPUART0_LPUART0_TX_IN;24:@363^1~65535*65535#[!//
SIUL2_0_PORT3_FLEXPWM_0_PWM_0_A_1_IN;25:@411^1~65535*65535#[!//
SIUL2_0_PORT3_ETPU_A_ETPU_A_CH_3_IN;26:@445^1~65535*65535#[!//
SIUL2_0_PORT3_LPSPI1_LPSPI1_SCK_INOUT;36:@238^1~65535*65535#[!//
SIUL2_0_PORT3_FXIO_FXIO_D5_INOUT;38:@157^3~65535*65535#[!//
SIUL2_0_PORT3_LPUART0_LPUART0_TX_INOUT;39:@363^1~65535*65535#[!//
SIUL2_0_PORT3_LPSPI5_LPSPI5_SCK_INOUT;40:@266^2~65535*65535#[!//
SIUL2_0_PORT3_ETPU_A_ETPU_A_CH_3_INOUT;44:@445^1~65535*65535#[!//
SIUL2_0_PORT3_FLEXPWM_0_PWM_0_A_1_INOUT;47:@411^1~65535*65535#[!//
SIUL2_0_PORT4_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT4_FXIO_FXIO_D6_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT4_CMP0_CMP0_OUT_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT4_JTAG_JTAG_TMS_SWD_DIO_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT4_ADC1_ADC1_S15_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT4_SIUL_EIRQ_4_IN;19:@20^1~65535*65535#[!//
SIUL2_0_PORT4_FXIO_FXIO_D6_IN;20:@158^8~65535*65535#[!//
SIUL2_0_PORT4_JTAG_JTAG_TMS_SWD_DIO_IN;21:@186^0~65535*65535#[!//
SIUL2_0_PORT4_FXIO_FXIO_D6_INOUT;36:@158^8~65535*65535#[!//
SIUL2_0_PORT4_JTAG_JTAG_TMS_SWD_DIO_INOUT;40:@186^0~65535*65535#[!//
SIUL2_0_PORT5_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT5_SYSTEM_RESET_B_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT5_SYSTEM_RESET_B_IN;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT5_SIUL_EIRQ_5_IN;19:@21^1~65535*65535#[!//
SIUL2_0_PORT5_SYSTEM_RESET_B_INOUT;40:@65535^0~65535*65535#[!//
SIUL2_0_PORT6_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT6_LPSPI1_LPSPI1_PCS1_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT6_FXIO_FXIO_D19_OUT;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT6_LPSPI3_LPSPI3_PCS1_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT6_ETPU_A_ETPU_A_CH_18_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT6_LCU1_LCU1_OUT0_OUT;9:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT6_FLEXPWM_1_PWM_1_B_0_OUT;10:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT6_EMIOS_0_EMIOS_0_CH_13_X_OUT;11:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT6_WKPU_WKPU_15_IN;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT6_ADC4_ADC4_S8_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT6_CAN0_CAN0_RX_IN;19:@0^2~65535*65535#[!//
SIUL2_0_PORT6_SIUL_EIRQ_6_IN;20:@22^1~65535*65535#[!//
SIUL2_0_PORT6_EMIOS_0_EMIOS_0_CH_13_X_IN;21:@61^5~65535*65535#[!//
SIUL2_0_PORT6_FXIO_FXIO_D19_IN;22:@171^4~65535*65535#[!//
SIUL2_0_PORT6_LPUART3_LPUART3_RX_IN;23:@190^2~65535*65535#[!//
SIUL2_0_PORT6_LPSPI1_LPSPI1_PCS1_IN;24:@233^1~65535*65535#[!//
SIUL2_0_PORT6_LPSPI3_LPSPI3_PCS1_IN;25:@249^5~65535*65535#[!//
SIUL2_0_PORT6_LPUART1_LPUART1_CTS_IN;26:@361^2~65535*65535#[!//
SIUL2_0_PORT6_LPUART0_LPUART0_RIN_B_IN;27:@375^1~65535*65535#[!//
SIUL2_0_PORT6_FLEXPWM_1_PWM_1_B_0_IN;28:@427^1~65535*65535#[!//
SIUL2_0_PORT6_ETPU_A_ETPU_A_CH_18_IN;29:@467^1~65535*65535#[!//
SIUL2_0_PORT6_LPSPI1_LPSPI1_PCS1_INOUT;36:@233^1~65535*65535#[!//
SIUL2_0_PORT6_FXIO_FXIO_D19_INOUT;38:@171^4~65535*65535#[!//
SIUL2_0_PORT6_LPSPI3_LPSPI3_PCS1_INOUT;39:@249^5~65535*65535#[!//
SIUL2_0_PORT6_ETPU_A_ETPU_A_CH_18_INOUT;41:@467^1~65535*65535#[!//
SIUL2_0_PORT6_FLEXPWM_1_PWM_1_B_0_INOUT;43:@427^1~65535*65535#[!//
SIUL2_0_PORT6_EMIOS_0_EMIOS_0_CH_13_X_INOUT;44:@61^5~65535*65535#[!//
SIUL2_0_PORT7_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT7_LPUART3_LPUART3_TX_OUT;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT7_LPSPI0_LPSPI0_PCS1_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT7_CAN0_CAN0_TX_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT7_LPUART1_LPUART1_RTS_OUT;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT7_FXIO_FXIO_D9_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT7_ETPU_A_ETPU_A_CH_20_OUT;10:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT7_LCU1_LCU1_OUT2_OUT;11:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT7_FLEXPWM_1_PWM_1_B_1_OUT;12:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT7_EMIOS_0_EMIOS_0_CH_11_X_OUT;13:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT7_ADC4_ADC4_S9_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT7_SIUL_EIRQ_7_IN;19:@23^1~65535*65535#[!//
SIUL2_0_PORT7_EMIOS_0_EMIOS_0_CH_11_X_IN;20:@59^6~65535*65535#[!//
SIUL2_0_PORT7_FXIO_FXIO_D9_IN;21:@161^3~65535*65535#[!//
SIUL2_0_PORT7_LPSPI0_LPSPI0_PCS1_IN;22:@222^3~65535*65535#[!//
SIUL2_0_PORT7_LPUART3_LPUART3_TX_IN;23:@366^1~65535*65535#[!//
SIUL2_0_PORT7_LPUART0_LPUART0_DCD_B_IN;24:@374^1~65535*65535#[!//
SIUL2_0_PORT7_FLEXPWM_1_PWM_1_B_1_IN;25:@426^1~65535*65535#[!//
SIUL2_0_PORT7_ETPU_A_ETPU_A_CH_20_IN;26:@466^1~65535*65535#[!//
SIUL2_0_PORT7_LPUART3_LPUART3_TX_INOUT;34:@366^1~65535*65535#[!//
SIUL2_0_PORT7_LPSPI0_LPSPI0_PCS1_INOUT;35:@222^3~65535*65535#[!//
SIUL2_0_PORT7_FXIO_FXIO_D9_INOUT;39:@161^3~65535*65535#[!//
SIUL2_0_PORT7_ETPU_A_ETPU_A_CH_20_INOUT;43:@466^1~65535*65535#[!//
SIUL2_0_PORT7_FLEXPWM_1_PWM_1_B_1_INOUT;45:@426^1~65535*65535#[!//
SIUL2_0_PORT7_EMIOS_0_EMIOS_0_CH_11_X_INOUT;46:@59^6~65535*65535#[!//
SIUL2_0_PORT8_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT8_LPSPI2_LPSPI2_SOUT_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT8_FXIO_FXIO_D6_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT8_CMP0_CMP0_OUT_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT8_ETPU_A_ETPU_A_CH_5_OUT;9:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT8_ETPU_B_ETPU_B_CH_0_OUT;10:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT8_LCU0_LCU0_OUT8_OUT;11:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT8_PG_EXTWAKE_OUT;12:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT8_WKPU_WKPU_23_IN;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT8_ADC2_ADC2_P5_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT8_ADC3_ADC3_P1_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT8_SIUL_EIRQ_16_IN;19:@32^1~65535*65535#[!//
SIUL2_0_PORT8_FXIO_FXIO_D6_IN;20:@158^2~65535*65535#[!//
SIUL2_0_PORT8_LPUART2_LPUART2_RX_IN;21:@189^3~65535*65535#[!//
SIUL2_0_PORT8_LPSPI2_LPSPI2_SOUT_IN;22:@247^1~65535*65535#[!//
SIUL2_0_PORT8_ETPU_B_ETPU_B_TCRCLK_IN;23:@435^2~65535*65535#[!//
SIUL2_0_PORT8_ETPU_B_ETPU_B_CH_0_IN;24:@459^2~65535*65535#[!//
SIUL2_0_PORT8_ETPU_A_ETPU_A_CH_5_IN;25:@479^2~65535*65535#[!//
SIUL2_0_PORT8_LPSPI2_LPSPI2_SOUT_INOUT;36:@247^1~65535*65535#[!//
SIUL2_0_PORT8_FXIO_FXIO_D6_INOUT;37:@158^2~65535*65535#[!//
SIUL2_0_PORT8_ETPU_A_ETPU_A_CH_5_INOUT;42:@479^2~65535*65535#[!//
SIUL2_0_PORT8_ETPU_B_ETPU_B_CH_0_INOUT;43:@459^2~65535*65535#[!//
SIUL2_0_PORT9_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT9_LPUART2_LPUART2_TX_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT9_LPSPI2_LPSPI2_PCS0_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT9_FXIO_FXIO_D7_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT9_LPSPI3_LPSPI3_PCS0_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT9_CMP1_CMP1_OUT_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT9_LPSPI1_LPSPI1_PCS2_OUT;9:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT9_ETPU_A_ETPU_A_CH_12_OUT;10:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT9_ETPU_B_ETPU_B_CH_1_OUT;11:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT9_LCU0_LCU0_OUT9_OUT;12:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT9_WKPU_WKPU_21_IN;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT9_ADC0_ADC0_P7_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT9_ADC2_ADC2_P6_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT9_SIUL_EIRQ_17_IN;19:@33^1~65535*65535#[!//
SIUL2_0_PORT9_FXIO_FXIO_D7_IN;20:@159^2~65535*65535#[!//
SIUL2_0_PORT9_LPSPI1_LPSPI1_PCS2_IN;21:@234^3~65535*65535#[!//
SIUL2_0_PORT9_LPSPI2_LPSPI2_PCS0_IN;22:@241^1~65535*65535#[!//
SIUL2_0_PORT9_LPSPI3_LPSPI3_PCS0_IN;23:@248^3~65535*65535#[!//
SIUL2_0_PORT9_LPUART2_LPUART2_TX_IN;24:@365^1~65535*65535#[!//
SIUL2_0_PORT9_PG_PGOOD_IN;25:@440^2~65535*65535#[!//
SIUL2_0_PORT9_ETPU_B_ETPU_B_CH_1_IN;26:@480^2~65535*65535#[!//
SIUL2_0_PORT9_ETPU_A_ETPU_A_CH_12_IN;27:@481^2~65535*65535#[!//
SIUL2_0_PORT9_LPUART2_LPUART2_TX_INOUT;35:@365^1~65535*65535#[!//
SIUL2_0_PORT9_LPSPI2_LPSPI2_PCS0_INOUT;36:@241^1~65535*65535#[!//
SIUL2_0_PORT9_FXIO_FXIO_D7_INOUT;37:@159^2~65535*65535#[!//
SIUL2_0_PORT9_LPSPI3_LPSPI3_PCS0_INOUT;39:@248^3~65535*65535#[!//
SIUL2_0_PORT9_LPSPI1_LPSPI1_PCS2_INOUT;42:@234^3~65535*65535#[!//
SIUL2_0_PORT9_ETPU_A_ETPU_A_CH_12_INOUT;43:@481^2~65535*65535#[!//
SIUL2_0_PORT9_ETPU_B_ETPU_B_CH_1_INOUT;44:@480^2~65535*65535#[!//
SIUL2_0_PORT10_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT10_EMIOS_0_EMIOS_0_CH_12_X_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT10_FXIO_FXIO_D0_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT10_JTAG_TRACENOETM_JTAG_TDO_TRACENOETM_SWO_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT10_SIUL_EIRQ_18_IN;19:@34^1~65535*65535#[!//
SIUL2_0_PORT10_EMIOS_0_EMIOS_0_CH_12_X_IN;20:@60^2~65535*65535#[!//
SIUL2_0_PORT10_FXIO_FXIO_D0_IN;21:@152^2~65535*65535#[!//
SIUL2_0_PORT10_EMIOS_0_EMIOS_0_CH_12_X_INOUT;35:@60^2~65535*65535#[!//
SIUL2_0_PORT10_FXIO_FXIO_D0_INOUT;37:@152^2~65535*65535#[!//
SIUL2_0_PORT14_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT14_LPSPI1_LPSPI1_PCS3_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT14_FXIO_FXIO_D14_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT14_LPSPI5_LPSPI5_PCS1_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT14_ETPU_A_ETPU_A_CH_6_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT14_ETPU_B_ETPU_B_CH_9_OUT;9:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT14_SIUL_EIRQ_22_IN;19:@38^1~65535*65535#[!//
SIUL2_0_PORT14_FXIO_FXIO_D14_IN;20:@166^4~65535*65535#[!//
SIUL2_0_PORT14_LPSPI1_LPSPI1_PCS3_IN;21:@235^2~65535*65535#[!//
SIUL2_0_PORT14_LPSPI5_LPSPI5_PCS1_IN;22:@263^2~65535*65535#[!//
SIUL2_0_PORT14_ETPU_A_ETPU_A_CH_6_IN;23:@442^3~65535*65535#[!//
SIUL2_0_PORT14_ETPU_B_ETPU_B_CH_9_IN;24:@462^3~65535*65535#[!//
SIUL2_0_PORT14_LPSPI1_LPSPI1_PCS3_INOUT;36:@235^2~65535*65535#[!//
SIUL2_0_PORT14_FXIO_FXIO_D14_INOUT;39:@166^4~65535*65535#[!//
SIUL2_0_PORT14_LPSPI5_LPSPI5_PCS1_INOUT;40:@263^2~65535*65535#[!//
SIUL2_0_PORT14_ETPU_A_ETPU_A_CH_6_INOUT;41:@442^3~65535*65535#[!//
SIUL2_0_PORT14_ETPU_B_ETPU_B_CH_9_INOUT;42:@462^3~65535*65535#[!//
SIUL2_0_PORT15_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT15_WKPU_WKPU_20_IN;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT15_ADC3_ADC3_P4_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT15_ADC4_ADC4_P1_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT15_SDADC_0_SDADC0_AN_2_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT15_SIUL_EIRQ_23_IN;19:@39^1~65535*65535#[!//
SIUL2_0_PORT15_EMIOS_0_EMIOS_0_CH_10_X_IN;20:@58^2~65535*65535#[!//
SIUL2_0_PORT15_FXIO_FXIO_D31_IN;21:@183^1~65535*65535#[!//
SIUL2_0_PORT15_LPUART2_LPUART2_RX_IN;22:@189^6~65535*65535#[!//
SIUL2_0_PORT15_LPSPI0_LPSPI0_PCS3_IN;23:@224^1~65535*65535#[!//
SIUL2_0_PORT15_LPSPI2_LPSPI2_PCS3_IN;24:@244^1~65535*65535#[!//
SIUL2_0_PORT15_LPSPI5_LPSPI5_PCS0_IN;25:@262^3~65535*65535#[!//
SIUL2_0_PORT16_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT16_WKPU_WKPU_31_IN;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT16_ADC4_ADC4_P2_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT16_ADC6_ADC6_P6_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT16_SDADC_1_SDADC1_AN_0_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT16_SIUL_EIRQ_4_IN;19:@20^2~65535*65535#[!//
SIUL2_0_PORT16_EMIOS_0_EMIOS_0_CH_11_X_IN;20:@59^2~65535*65535#[!//
SIUL2_0_PORT16_FXIO_FXIO_D30_IN;21:@182^1~65535*65535#[!//
SIUL2_0_PORT16_LPSPI0_LPSPI0_PCS4_IN;22:@225^1~65535*65535#[!//
SIUL2_0_PORT16_LPSPI1_LPSPI1_PCS2_IN;23:@234^2~65535*65535#[!//
SIUL2_0_PORT16_LPSPI4_LPSPI4_PCS3_IN;24:@258^1~65535*65535#[!//
SIUL2_0_PORT16_LPUART1_LPUART1_DSR_B_IN;25:@378^1~65535*65535#[!//
SIUL2_0_PORT17_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT17_EMIOS_0_EMIOS_0_CH_6_X_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT17_LPSPI3_LPSPI3_SOUT_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT17_FXIO_FXIO_D19_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT17_LPUART0_LPUART0_TX_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT17_ETPU_A_ETPU_A_CH_8_OUT;9:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT17_EMIOS_0_EMIOS_0_CH_10_X_OUT;10:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT17_ADC0_ADC0_S23_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT17_ADC1_ADC1_S23_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT17_EMIOS_0_EMIOS_0_CH_6_X_IN;19:@54^2~65535*65535#[!//
SIUL2_0_PORT17_EMIOS_0_EMIOS_0_CH_10_X_IN;20:@58^4~65535*65535#[!//
SIUL2_0_PORT17_FXIO_FXIO_D19_IN;21:@171^1~65535*65535#[!//
SIUL2_0_PORT17_LPSPI3_LPSPI3_SOUT_IN;22:@254^2~65535*65535#[!//
SIUL2_0_PORT17_LPUART0_LPUART0_TX_IN;23:@363^6~65535*65535#[!//
SIUL2_0_PORT17_ETPU_A_ETPU_A_CH_8_IN;24:@450^1~65535*65535#[!//
SIUL2_0_PORT17_EMIOS_0_EMIOS_0_CH_6_X_INOUT;35:@54^2~65535*65535#[!//
SIUL2_0_PORT17_LPSPI3_LPSPI3_SOUT_INOUT;39:@254^2~65535*65535#[!//
SIUL2_0_PORT17_FXIO_FXIO_D19_INOUT;40:@171^1~65535*65535#[!//
SIUL2_0_PORT17_LPUART0_LPUART0_TX_INOUT;41:@363^6~65535*65535#[!//
SIUL2_0_PORT17_ETPU_A_ETPU_A_CH_8_INOUT;42:@450^1~65535*65535#[!//
SIUL2_0_PORT17_EMIOS_0_EMIOS_0_CH_10_X_INOUT;43:@58^4~65535*65535#[!//
SIUL2_0_PORT18_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT18_LPUART1_LPUART1_TX_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT18_LPSPI1_LPSPI1_SOUT_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT18_LCU0_LCU0_OUT0_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT18_ETPU_B_ETPU_B_CH_1_OUT;9:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT18_ETPU_A_ETPU_A_CH_3_OUT;10:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT18_ADC3_ADC3_S9_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT18_ADC1_ADC1_P1_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT18_SIUL_EIRQ_0_IN;19:@16^2~65535*65535#[!//
SIUL2_0_PORT18_LPSPI1_LPSPI1_SOUT_IN;20:@240^4~65535*65535#[!//
SIUL2_0_PORT18_LPUART1_LPUART1_TX_IN;21:@364^4~65535*65535#[!//
SIUL2_0_PORT18_TRACE_EVTI_0_IN;22:@388^2~65535*65535#[!//
SIUL2_0_PORT18_ETPU_A_ETPU_A_CH_3_IN;23:@445^3~65535*65535#[!//
SIUL2_0_PORT18_ETPU_B_ETPU_B_CH_1_IN;24:@480^3~65535*65535#[!//
SIUL2_0_PORT18_LPUART1_LPUART1_TX_INOUT;36:@364^4~65535*65535#[!//
SIUL2_0_PORT18_LPSPI1_LPSPI1_SOUT_INOUT;37:@240^4~65535*65535#[!//
SIUL2_0_PORT18_ETPU_B_ETPU_B_CH_1_INOUT;42:@480^3~65535*65535#[!//
SIUL2_0_PORT18_ETPU_A_ETPU_A_CH_3_INOUT;43:@445^3~65535*65535#[!//
SIUL2_0_PORT19_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT19_LPSPI1_LPSPI1_SCK_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT19_LCU0_LCU0_OUT1_OUT;9:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT19_ETPU_A_ETPU_A_CH_4_OUT;11:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT19_TRACE_EVTO_0_OUT;12:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT19_ADC2_ADC2_S11_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT19_ADC0_ADC0_P2_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT19_SIUL_EIRQ_1_IN;19:@17^2~65535*65535#[!//
SIUL2_0_PORT19_LPUART1_LPUART1_RX_IN;20:@188^5~65535*65535#[!//
SIUL2_0_PORT19_LPSPI1_LPSPI1_SCK_IN;21:@238^3~65535*65535#[!//
SIUL2_0_PORT19_ETPU_A_ETPU_A_CH_4_IN;22:@448^3~65535*65535#[!//
SIUL2_0_PORT19_LPSPI1_LPSPI1_SCK_INOUT;37:@238^3~65535*65535#[!//
SIUL2_0_PORT19_ETPU_A_ETPU_A_CH_4_INOUT;44:@448^3~65535*65535#[!//
SIUL2_0_PORT20_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT20_LPSPI1_LPSPI1_SIN_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT20_LCU0_LCU0_OUT2_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT20_ETPU_B_ETPU_B_CH_4_OUT;9:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT20_ETPU_A_ETPU_A_CH_5_OUT;10:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT20_WKPU_WKPU_59_IN;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT20_ADC1_ADC1_P3_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT20_ADC3_ADC3_S8_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT20_SIUL_EIRQ_2_IN;19:@18^2~65535*65535#[!//
SIUL2_0_PORT20_LPSPI1_LPSPI1_SIN_IN;20:@239^3~65535*65535#[!//
SIUL2_0_PORT20_PG_PGOOD_IN;21:@440^1~65535*65535#[!//
SIUL2_0_PORT20_ETPU_B_ETPU_B_CH_4_IN;22:@455^2~65535*65535#[!//
SIUL2_0_PORT20_ETPU_A_ETPU_A_CH_5_IN;23:@479^3~65535*65535#[!//
SIUL2_0_PORT20_LPSPI1_LPSPI1_SIN_INOUT;37:@239^3~65535*65535#[!//
SIUL2_0_PORT20_ETPU_B_ETPU_B_CH_4_INOUT;42:@455^2~65535*65535#[!//
SIUL2_0_PORT20_ETPU_A_ETPU_A_CH_5_INOUT;43:@479^3~65535*65535#[!//
SIUL2_0_PORT21_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT21_LPSPI2_LPSPI2_PCS2_OUT;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT21_FXIO_FXIO_D0_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT21_LPSPI1_LPSPI1_PCS0_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT21_EMIOS_0_EMIOS_0_CH_4_X_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT21_ETPU_B_ETPU_B_CH_11_OUT;9:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT21_ETPU_A_ETPU_A_CH_1_OUT;10:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT21_LCU1_LCU1_OUT9_OUT;11:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT21_ADC0_ADC0_S10_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT21_ADC2_ADC2_P4_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT21_ETPU_B_ETPU_B_CH_11_IN;19:@511^1~65535*65535#[!//
SIUL2_0_PORT21_SIUL_EIRQ_3_IN;20:@19^2~65535*65535#[!//
SIUL2_0_PORT21_EMIOS_0_EMIOS_0_CH_4_X_IN;21:@52^6~65535*65535#[!//
SIUL2_0_PORT21_FXIO_FXIO_D0_IN;22:@152^3~65535*65535#[!//
SIUL2_0_PORT21_LPSPI1_LPSPI1_PCS0_IN;23:@232^3~65535*65535#[!//
SIUL2_0_PORT21_LPSPI2_LPSPI2_PCS2_IN;24:@243^1~65535*65535#[!//
SIUL2_0_PORT21_ETPU_A_ETPU_A_CH_1_IN;25:@449^4~65535*65535#[!//
SIUL2_0_PORT21_LPSPI2_LPSPI2_PCS2_INOUT;34:@243^1~65535*65535#[!//
SIUL2_0_PORT21_FXIO_FXIO_D0_INOUT;36:@152^3~65535*65535#[!//
SIUL2_0_PORT21_LPSPI1_LPSPI1_PCS0_INOUT;37:@232^3~65535*65535#[!//
SIUL2_0_PORT21_EMIOS_0_EMIOS_0_CH_4_X_INOUT;41:@52^6~65535*65535#[!//
SIUL2_0_PORT21_ETPU_B_ETPU_B_CH_11_INOUT;42:@511^1~65535*65535#[!//
SIUL2_0_PORT21_ETPU_A_ETPU_A_CH_1_INOUT;43:@449^4~65535*65535#[!//
SIUL2_0_PORT22_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT22_FXIO_FXIO_D1_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT22_LPSPI1_LPSPI1_PCS1_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT22_TRGMUX_TRGMUX_OUT3_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT22_SYSTEM_CLKOUT_STANDBY_OUT;9:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT22_ADC0_ADC0_S11_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT22_ADC1_ADC1_P2_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT22_CAN1_CAN1_RX_IN;19:@1^3~65535*65535#[!//
SIUL2_0_PORT22_FXIO_FXIO_D1_IN;20:@153^3~65535*65535#[!//
SIUL2_0_PORT22_LPSPI1_LPSPI1_PCS1_IN;21:@233^3~65535*65535#[!//
SIUL2_0_PORT22_SYSTEM_SWG_EXT_REF_CLK_IN;22:@436^1~65535*65535#[!//
SIUL2_0_PORT22_FXIO_FXIO_D1_INOUT;36:@153^3~65535*65535#[!//
SIUL2_0_PORT22_LPSPI1_LPSPI1_PCS1_INOUT;37:@233^3~65535*65535#[!//
SIUL2_0_PORT23_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT23_CAN1_CAN1_TX_OUT;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT23_FXIO_FXIO_D2_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT23_LPI2C0_LPI2C0_SCLS_OUT;9:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT23_ETPU_A_ETPU_A_CH_24_OUT;10:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT23_ETPU_B_ETPU_B_CH_13_OUT;11:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT23_LCU0_LCU0_OUT0_OUT;12:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT23_ETPU_A_ETPU_A_CH_24_IN;19:@504^2~65535*65535#[!//
SIUL2_0_PORT23_FXIO_FXIO_D2_IN;20:@154^3~65535*65535#[!//
SIUL2_0_PORT23_LPI2C0_LPI2C0_SCLS_IN;21:@213^2~65535*65535#[!//
SIUL2_0_PORT23_ETPU_B_ETPU_B_CH_13_IN;22:@453^3~65535*65535#[!//
SIUL2_0_PORT23_FXIO_FXIO_D2_INOUT;36:@154^3~65535*65535#[!//
SIUL2_0_PORT23_LPI2C0_LPI2C0_SCLS_INOUT;42:@213^2~65535*65535#[!//
SIUL2_0_PORT23_ETPU_A_ETPU_A_CH_24_INOUT;43:@504^2~65535*65535#[!//
SIUL2_0_PORT23_ETPU_B_ETPU_B_CH_13_INOUT;44:@453^3~65535*65535#[!//
SIUL2_0_PORT24_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT24_FXIO_FXIO_D3_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT24_ETPU_B_ETPU_B_CH_8_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT24_LCU0_LCU0_OUT8_OUT;9:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT24_ADC2_ADC2_P1_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT24_ADC1_ADC1_S10_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT24_FXIO_FXIO_D3_IN;19:@155^3~65535*65535#[!//
SIUL2_0_PORT24_ETPU_B_ETPU_B_CH_8_IN;20:@482^3~65535*65535#[!//
SIUL2_0_PORT24_FXIO_FXIO_D3_INOUT;35:@155^3~65535*65535#[!//
SIUL2_0_PORT24_ETPU_B_ETPU_B_CH_8_INOUT;41:@482^3~65535*65535#[!//
SIUL2_0_PORT25_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT25_FXIO_FXIO_D2_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT25_EMIOS_0_EMIOS_0_CH_8_X_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT25_ETPU_B_ETPU_B_CH_9_OUT;9:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT25_LCU0_LCU0_OUT9_OUT;10:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT25_PG_EXTWAKE_OUT;11:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT25_WKPU_WKPU_34_IN;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT25_ADC0_ADC0_S8_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT25_ADC2_ADC2_P0_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT25_SIUL_EIRQ_5_IN;19:@21^2~65535*65535#[!//
SIUL2_0_PORT25_EMIOS_0_EMIOS_0_CH_8_X_IN;20:@56^4~65535*65535#[!//
SIUL2_0_PORT25_FXIO_FXIO_D2_IN;21:@154^6~65535*65535#[!//
SIUL2_0_PORT25_ETPU_B_ETPU_B_CH_9_IN;22:@462^2~65535*65535#[!//
SIUL2_0_PORT25_FXIO_FXIO_D2_INOUT;36:@154^6~65535*65535#[!//
SIUL2_0_PORT25_EMIOS_0_EMIOS_0_CH_8_X_INOUT;41:@56^4~65535*65535#[!//
SIUL2_0_PORT25_ETPU_B_ETPU_B_CH_9_INOUT;42:@462^2~65535*65535#[!//
SIUL2_0_PORT26_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT26_LPSPI1_LPSPI1_PCS0_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT26_LPSPI0_LPSPI0_PCS0_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT26_FXIO_FXIO_D1_OUT;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT26_EMAC_EMAC_PPS0_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT26_EMIOS_0_EMIOS_0_CH_9_X_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT26_WKPU_WKPU_35_IN;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT26_EMIOS_0_EMIOS_0_CH_9_X_IN;19:@57^5~65535*65535#[!//
SIUL2_0_PORT26_EMAC_EMAC_PPS0_IN;20:@144^3~65535*65535#[!//
SIUL2_0_PORT26_FXIO_FXIO_D1_IN;21:@153^7~65535*65535#[!//
SIUL2_0_PORT26_LPSPI0_LPSPI0_PCS0_IN;22:@221^3~65535*65535#[!//
SIUL2_0_PORT26_LPSPI1_LPSPI1_PCS0_IN;23:@232^5~65535*65535#[!//
SIUL2_0_PORT26_PG_PGOOD_IN;24:@440^3~65535*65535#[!//
SIUL2_0_PORT26_LPSPI1_LPSPI1_PCS0_INOUT;36:@232^5~65535*65535#[!//
SIUL2_0_PORT26_LPSPI0_LPSPI0_PCS0_INOUT;37:@221^3~65535*65535#[!//
SIUL2_0_PORT26_FXIO_FXIO_D1_INOUT;38:@153^7~65535*65535#[!//
SIUL2_0_PORT26_EMAC_EMAC_PPS0_INOUT;40:@144^3~65535*65535#[!//
SIUL2_0_PORT26_EMIOS_0_EMIOS_0_CH_9_X_INOUT;41:@57^5~65535*65535#[!//
SIUL2_0_PORT29_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT29_EMAC_EMAC_PPS2_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT29_LPUART2_LPUART2_TX_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT29_LPSPI1_LPSPI1_SIN_OUT;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT29_ZIPWIRE0_LFAST_0_EXT_REF_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT29_EMAC_EMAC_MII_RMII_MDIO_OUT;9:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT29_EMAC_EMAC_PPS2_IN;19:@146^3~65535*65535#[!//
SIUL2_0_PORT29_LPSPI1_LPSPI1_SIN_IN;20:@239^4~65535*65535#[!//
SIUL2_0_PORT29_EMAC_EMAC_MII_RMII_MDIO_IN;21:@291^3~65535*65535#[!//
SIUL2_0_PORT29_LPUART2_LPUART2_TX_IN;22:@365^5~65535*65535#[!//
SIUL2_0_PORT29_ZIPWIRE0_LFAST_0_EXT_REF_IN;23:@441^1~65535*65535#[!//
SIUL2_0_PORT29_EMAC_EMAC_PPS2_INOUT;36:@146^3~65535*65535#[!//
SIUL2_0_PORT29_LPUART2_LPUART2_TX_INOUT;37:@365^5~65535*65535#[!//
SIUL2_0_PORT29_LPSPI1_LPSPI1_SIN_INOUT;38:@239^4~65535*65535#[!//
SIUL2_0_PORT29_ZIPWIRE0_LFAST_0_EXT_REF_INOUT;41:@441^1~65535*65535#[!//
SIUL2_0_PORT29_EMAC_EMAC_MII_RMII_MDIO_INOUT;42:@291^3~65535*65535#[!//
SIUL2_0_PORT30_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT30_LPSPI1_LPSPI1_SOUT_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT30_LPSPI0_LPSPI0_SOUT_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT30_EMIOS_0_EMIOS_0_CH_13_X_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT30_WKPU_WKPU_37_IN;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT30_SIUL_EIRQ_7_IN;19:@23^2~65535*65535#[!//
SIUL2_0_PORT30_EMIOS_0_EMIOS_0_CH_13_X_IN;20:@61^4~65535*65535#[!//
SIUL2_0_PORT30_LPUART2_LPUART2_RX_IN;21:@189^4~65535*65535#[!//
SIUL2_0_PORT30_LPSPI0_LPSPI0_SOUT_IN;22:@231^4~65535*65535#[!//
SIUL2_0_PORT30_LPSPI1_LPSPI1_SOUT_IN;23:@240^5~65535*65535#[!//
SIUL2_0_PORT30_LPSPI1_LPSPI1_SOUT_INOUT;36:@240^5~65535*65535#[!//
SIUL2_0_PORT30_LPSPI0_LPSPI0_SOUT_INOUT;37:@231^4~65535*65535#[!//
SIUL2_0_PORT30_EMIOS_0_EMIOS_0_CH_13_X_INOUT;41:@61^4~65535*65535#[!//
SIUL2_0_PORT31_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT31_EMAC_EMAC_PPS0_OUT;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT31_FXIO_FXIO_D0_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT31_LPSPI0_LPSPI0_PCS1_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT31_TRGMUX_TRGMUX_OUT8_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT31_EMIOS_0_EMIOS_0_CH_14_X_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT31_ETPU_B_ETPU_B_CH_28_OUT;9:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT31_EMIOS_0_EMIOS_0_CH_14_X_IN;19:@62^4~65535*65535#[!//
SIUL2_0_PORT31_EMAC_EMAC_PPS0_IN;20:@144^5~65535*65535#[!//
SIUL2_0_PORT31_FXIO_FXIO_D0_IN;21:@152^6~65535*65535#[!//
SIUL2_0_PORT31_LPSPI0_LPSPI0_PCS1_IN;22:@222^2~65535*65535#[!//
SIUL2_0_PORT31_ETPU_B_ETPU_B_CH_28_IN;23:@384^3~65535*65535#[!//
SIUL2_0_PORT31_EMAC_EMAC_PPS0_INOUT;34:@144^5~65535*65535#[!//
SIUL2_0_PORT31_FXIO_FXIO_D0_INOUT;36:@152^6~65535*65535#[!//
SIUL2_0_PORT31_LPSPI0_LPSPI0_PCS1_INOUT;37:@222^2~65535*65535#[!//
SIUL2_0_PORT31_EMIOS_0_EMIOS_0_CH_14_X_INOUT;41:@62^4~65535*65535#[!//
SIUL2_0_PORT31_ETPU_B_ETPU_B_CH_28_INOUT;42:@384^3~65535*65535#[!//
SIUL2_0_PORT32_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT32_LPI2C0_LPI2C0_SDAS_OUT;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT32_FXIO_FXIO_D14_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT32_LPSPI0_LPSPI0_PCS0_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT32_EMIOS_0_EMIOS_0_CH_3_X_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT32_LCU1_LCU1_OUT5_OUT;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT32_HSE_HSE_TAMPER_LOOP_OUT0_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT32_ETPU_B_ETPU_B_CH_7_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT32_LCU1_LCU1_OUT8_OUT;9:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT32_FLEXPWM_1_PWM_1_X_0_OUT;10:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT32_MSC0_DSPI_MSC0_PCS_0_OUT;11:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT32_WKPU_WKPU_7_IN;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT32_ADC4_ADC4_S10_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT32_CAN0_CAN0_RX_IN;19:@0^3~65535*65535#[!//
SIUL2_0_PORT32_SIUL_EIRQ_8_IN;20:@24^1~65535*65535#[!//
SIUL2_0_PORT32_EMIOS_0_EMIOS_0_CH_3_X_IN;21:@51^4~65535*65535#[!//
SIUL2_0_PORT32_FXIO_FXIO_D14_IN;22:@166^3~65535*65535#[!//
SIUL2_0_PORT32_LPUART0_LPUART0_RX_IN;23:@187^2~65535*65535#[!//
SIUL2_0_PORT32_LPI2C0_LPI2C0_SDAS_IN;24:@215^1~65535*65535#[!//
SIUL2_0_PORT32_LPSPI0_LPSPI0_PCS0_IN;25:@221^1~65535*65535#[!//
SIUL2_0_PORT32_ETPU_B_ETPU_B_CH_7_IN;26:@463^1~65535*65535#[!//
SIUL2_0_PORT32_FLEXPWM_1_PWM_1_X_0_IN;27:@486^1~65535*65535#[!//
SIUL2_0_PORT32_LPI2C0_LPI2C0_SDAS_INOUT;34:@215^1~65535*65535#[!//
SIUL2_0_PORT32_FXIO_FXIO_D14_INOUT;35:@166^3~65535*65535#[!//
SIUL2_0_PORT32_LPSPI0_LPSPI0_PCS0_INOUT;36:@221^1~65535*65535#[!//
SIUL2_0_PORT32_EMIOS_0_EMIOS_0_CH_3_X_INOUT;37:@51^4~65535*65535#[!//
SIUL2_0_PORT32_ETPU_B_ETPU_B_CH_7_INOUT;41:@463^1~65535*65535#[!//
SIUL2_0_PORT32_FLEXPWM_1_PWM_1_X_0_INOUT;43:@486^1~65535*65535#[!//
SIUL2_0_PORT33_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT33_LPI2C0_LPI2C0_SCLS_OUT;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT33_LPUART0_LPUART0_TX_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT33_LPSPI0_LPSPI0_SOUT_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT33_EMIOS_0_EMIOS_0_CH_7_X_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT33_CAN0_CAN0_TX_OUT;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT33_LCU1_LCU1_OUT4_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT33_ETPU_B_ETPU_B_CH_9_OUT;10:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT33_LCU1_LCU1_OUT9_OUT;11:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT33_FLEXPWM_1_PWM_1_X_1_OUT;12:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT33_MSC0_DSPI_MSC0_SCK_OUT;13:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT33_ADC4_ADC4_S11_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT33_SIUL_EIRQ_9_IN;19:@25^1~65535*65535#[!//
SIUL2_0_PORT33_EMIOS_0_EMIOS_0_CH_7_X_IN;20:@55^3~65535*65535#[!//
SIUL2_0_PORT33_LPI2C0_LPI2C0_SCLS_IN;21:@213^1~65535*65535#[!//
SIUL2_0_PORT33_LPSPI0_LPSPI0_SOUT_IN;22:@231^3~65535*65535#[!//
SIUL2_0_PORT33_HSE_HSE_TAMPER_EXTIN0_IN;23:@343^1~65535*65535#[!//
SIUL2_0_PORT33_LPUART0_LPUART0_TX_IN;24:@363^2~65535*65535#[!//
SIUL2_0_PORT33_ETPU_B_ETPU_B_CH_9_IN;25:@462^1~65535*65535#[!//
SIUL2_0_PORT33_FLEXPWM_1_PWM_1_X_1_IN;26:@485^1~65535*65535#[!//
SIUL2_0_PORT33_LPI2C0_LPI2C0_SCLS_INOUT;34:@213^1~65535*65535#[!//
SIUL2_0_PORT33_LPUART0_LPUART0_TX_INOUT;35:@363^2~65535*65535#[!//
SIUL2_0_PORT33_LPSPI0_LPSPI0_SOUT_INOUT;36:@231^3~65535*65535#[!//
SIUL2_0_PORT33_EMIOS_0_EMIOS_0_CH_7_X_INOUT;37:@55^3~65535*65535#[!//
SIUL2_0_PORT33_ETPU_B_ETPU_B_CH_9_INOUT;43:@462^1~65535*65535#[!//
SIUL2_0_PORT33_FLEXPWM_1_PWM_1_X_1_INOUT;45:@485^1~65535*65535#[!//
SIUL2_0_PORT34_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT34_ADC1_ADC1_MA_0_OUT;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT34_EMIOS_0_EMIOS_0_CH_8_X_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT34_LPSPI2_LPSPI2_SIN_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT34_LCU1_LCU1_OUT3_OUT;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT34_FXIO_FXIO_D18_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT34_WKPU_WKPU_8_IN;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT34_CAN4_CAN4_RX_IN;19:@4^2~65535*65535#[!//
SIUL2_0_PORT34_SIUL_EIRQ_10_IN;20:@26^1~65535*65535#[!//
SIUL2_0_PORT34_EMIOS_0_EMIOS_0_CH_8_X_IN;21:@56^1~65535*65535#[!//
SIUL2_0_PORT34_FXIO_FXIO_D18_IN;22:@170^1~65535*65535#[!//
SIUL2_0_PORT34_LPUART1_LPUART1_RX_IN;23:@188^6~65535*65535#[!//
SIUL2_0_PORT34_LPSPI2_LPSPI2_SIN_IN;24:@246^2~65535*65535#[!//
SIUL2_0_PORT34_TRGMUX_TRGMUX_IN3_IN;25:@347^1~65535*65535#[!//
SIUL2_0_PORT34_QUADSPI_QUADSPI_INTA_IN;26:@437^5~65535*65535#[!//
SIUL2_0_PORT34_MSC0_LPUART_MSC0_RX_IN;27:@438^1~65535*65535#[!//
SIUL2_0_PORT34_EMIOS_0_EMIOS_0_CH_8_X_INOUT;35:@56^1~65535*65535#[!//
SIUL2_0_PORT34_LPSPI2_LPSPI2_SIN_INOUT;36:@246^2~65535*65535#[!//
SIUL2_0_PORT34_FXIO_FXIO_D18_INOUT;40:@170^1~65535*65535#[!//
SIUL2_0_PORT35_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT35_EMIOS_0_EMIOS_0_CH_9_X_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT35_LPSPI2_LPSPI2_SOUT_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT35_ADC0_ADC0_MA_0_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT35_CAN4_CAN4_TX_OUT;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT35_LCU1_LCU1_OUT2_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT35_FXIO_FXIO_D17_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT35_EMAC_EMAC_MII_TXD3_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT35_LPUART1_LPUART1_TX_OUT;10:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT35_SIUL_EIRQ_11_IN;19:@27^1~65535*65535#[!//
SIUL2_0_PORT35_EMIOS_0_EMIOS_0_CH_9_X_IN;20:@57^2~65535*65535#[!//
SIUL2_0_PORT35_FXIO_FXIO_D17_IN;21:@169^1~65535*65535#[!//
SIUL2_0_PORT35_LPSPI2_LPSPI2_SOUT_IN;22:@247^2~65535*65535#[!//
SIUL2_0_PORT35_EMAC_EMAC_MII_RMII_TX_CLK_IN;23:@296^5~65535*65535#[!//
SIUL2_0_PORT35_TRGMUX_TRGMUX_IN2_IN;24:@346^1~65535*65535#[!//
SIUL2_0_PORT35_LPUART1_LPUART1_TX_IN;25:@364^6~65535*65535#[!//
SIUL2_0_PORT35_EMIOS_0_EMIOS_0_CH_9_X_INOUT;35:@57^2~65535*65535#[!//
SIUL2_0_PORT35_LPSPI2_LPSPI2_SOUT_INOUT;36:@247^2~65535*65535#[!//
SIUL2_0_PORT35_FXIO_FXIO_D17_INOUT;40:@169^1~65535*65535#[!//
SIUL2_0_PORT35_LPUART1_LPUART1_TX_INOUT;43:@364^6~65535*65535#[!//
SIUL2_0_PORT36_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT36_EMAC_EMAC_MII_RMII_TXD_1_OUT;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT36_EMIOS_0_EMIOS_0_CH_4_X_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT36_LPSPI0_LPSPI0_SOUT_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT36_EMAC_EMAC_MII_RMII_MDIO_OUT;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT36_SIUL_EIRQ_12_IN;19:@28^1~65535*65535#[!//
SIUL2_0_PORT36_EMIOS_0_EMIOS_0_CH_4_X_IN;20:@52^1~65535*65535#[!//
SIUL2_0_PORT36_LPSPI0_LPSPI0_SOUT_IN;21:@231^2~65535*65535#[!//
SIUL2_0_PORT36_EMAC_EMAC_MII_RMII_MDIO_IN;22:@291^1~65535*65535#[!//
SIUL2_0_PORT36_TRGMUX_TRGMUX_IN1_IN;23:@345^1~65535*65535#[!//
SIUL2_0_PORT36_EMIOS_0_EMIOS_0_CH_4_X_INOUT;35:@52^1~65535*65535#[!//
SIUL2_0_PORT36_LPSPI0_LPSPI0_SOUT_INOUT;36:@231^2~65535*65535#[!//
SIUL2_0_PORT36_EMAC_EMAC_MII_RMII_MDIO_INOUT;38:@291^1~65535*65535#[!//
SIUL2_0_PORT37_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT37_EMAC_EMAC_MII_RMII_TXD_0_OUT;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT37_EMIOS_0_EMIOS_0_CH_5_X_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT37_LPSPI0_LPSPI0_PCS1_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT37_LPSPI0_LPSPI0_PCS0_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT37_SYSTEM_CLKOUT_RUN_OUT;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT37_EMAC_EMAC_MII_RMII_MDC_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT37_SIUL_EIRQ_13_IN;19:@29^1~65535*65535#[!//
SIUL2_0_PORT37_EMIOS_0_EMIOS_0_CH_5_X_IN;20:@53^1~65535*65535#[!//
SIUL2_0_PORT37_LPSPI0_LPSPI0_PCS0_IN;21:@221^2~65535*65535#[!//
SIUL2_0_PORT37_LPSPI0_LPSPI0_PCS1_IN;22:@222^1~65535*65535#[!//
SIUL2_0_PORT37_TRGMUX_TRGMUX_IN0_IN;23:@344^1~65535*65535#[!//
SIUL2_0_PORT37_EMIOS_0_EMIOS_0_CH_5_X_INOUT;35:@53^1~65535*65535#[!//
SIUL2_0_PORT37_LPSPI0_LPSPI0_PCS1_INOUT;36:@222^1~65535*65535#[!//
SIUL2_0_PORT37_LPSPI0_LPSPI0_PCS0_INOUT;37:@221^2~65535*65535#[!//
SIUL2_0_PORT40_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT40_WKPU_WKPU_25_IN;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT40_ADC6_ADC6_P1_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT40_ADC4_ADC4_P5_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT40_SDADC_2_SDADC2_AN_3_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT40_SIUL_EIRQ_14_IN;19:@30^1~65535*65535#[!//
SIUL2_0_PORT40_EMIOS_0_EMIOS_0_CH_15_X_IN;20:@63^6~65535*65535#[!//
SIUL2_0_PORT40_FXIO_FXIO_D29_IN;21:@181^1~65535*65535#[!//
SIUL2_0_PORT40_LPSPI0_LPSPI0_PCS5_IN;22:@226^1~65535*65535#[!//
SIUL2_0_PORT40_LPSPI4_LPSPI4_PCS0_IN;23:@255^2~65535*65535#[!//
SIUL2_0_PORT40_LPUART1_LPUART1_DCD_B_IN;24:@377^1~65535*65535#[!//
SIUL2_0_PORT41_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT41_WKPU_WKPU_17_IN;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT41_ADC4_ADC4_P7_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT41_ADC6_ADC6_P3_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT41_SDADC_2_SDADC2_AN_0_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT41_SIUL_EIRQ_15_IN;19:@31^1~65535*65535#[!//
SIUL2_0_PORT41_FXIO_FXIO_D28_IN;20:@180^1~65535*65535#[!//
SIUL2_0_PORT41_LPUART1_LPUART1_RX_IN;21:@188^7~65535*65535#[!//
SIUL2_0_PORT41_LPSPI4_LPSPI4_SOUT_IN;22:@261^2~65535*65535#[!//
SIUL2_0_PORT41_LPUART1_LPUART1_RIN_B_IN;23:@376^1~65535*65535#[!//
SIUL2_0_PORT42_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT42_LPSPI4_LPSPI4_SCK_OUT;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT42_LPUART0_LPUART0_DTR_B_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT42_LCU0_LCU0_OUT9_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT42_FXIO_FXIO_D27_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT42_LPUART1_LPUART1_TX_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT42_TRACE_EVTO_1_OUT;9:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT42_ADC0_ADC0_X_2_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT42_CMP1_CMP1_IN1_IN;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT42_SIUL_EIRQ_24_IN;19:@40^1~65535*65535#[!//
SIUL2_0_PORT42_FXIO_FXIO_D27_IN;20:@179^1~65535*65535#[!//
SIUL2_0_PORT42_LPSPI4_LPSPI4_SCK_IN;21:@259^2~65535*65535#[!//
SIUL2_0_PORT42_LPUART1_LPUART1_TX_IN;22:@364^7~65535*65535#[!//
SIUL2_0_PORT42_SYSTEM_SWG_EXT_REF_CLK_IN;23:@436^3~65535*65535#[!//
SIUL2_0_PORT42_LPSPI4_LPSPI4_SCK_INOUT;34:@259^2~65535*65535#[!//
SIUL2_0_PORT42_FXIO_FXIO_D27_INOUT;40:@179^1~65535*65535#[!//
SIUL2_0_PORT42_LPUART1_LPUART1_TX_INOUT;41:@364^7~65535*65535#[!//
SIUL2_0_PORT43_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT43_LPSPI4_LPSPI4_SIN_OUT;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT43_LCU0_LCU0_OUT8_OUT;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT43_FXIO_FXIO_D26_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT43_ETPU_A_ETPU_A_CH_0_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT43_EMIOS_0_EMIOS_0_CH_9_X_OUT;9:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT43_ADC0_ADC0_X_3_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT43_WKPU_WKPU_16_IN;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT43_CMP1_CMP1_IN0_IN;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT43_ADC0_ADC0_S14_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT43_SIUL_EIRQ_25_IN;19:@41^1~65535*65535#[!//
SIUL2_0_PORT43_EMIOS_0_EMIOS_0_CH_9_X_IN;20:@57^4~65535*65535#[!//
SIUL2_0_PORT43_FXIO_FXIO_D26_IN;21:@178^1~65535*65535#[!//
SIUL2_0_PORT43_LPI2C0_LPI2C0_HREQ_IN;22:@211^1~65535*65535#[!//
SIUL2_0_PORT43_LPSPI4_LPSPI4_SIN_IN;23:@260^2~65535*65535#[!//
SIUL2_0_PORT43_LPUART0_LPUART0_DSR_B_IN;24:@373^2~65535*65535#[!//
SIUL2_0_PORT43_ETPU_A_ETPU_A_TCRCLK_IN;25:@434^3~65535*65535#[!//
SIUL2_0_PORT43_ETPU_A_ETPU_A_CH_0_IN;26:@447^1~65535*65535#[!//
SIUL2_0_PORT43_LPSPI4_LPSPI4_SIN_INOUT;34:@260^2~65535*65535#[!//
SIUL2_0_PORT43_FXIO_FXIO_D26_INOUT;40:@178^1~65535*65535#[!//
SIUL2_0_PORT43_ETPU_A_ETPU_A_CH_0_INOUT;41:@447^1~65535*65535#[!//
SIUL2_0_PORT43_EMIOS_0_EMIOS_0_CH_9_X_INOUT;42:@57^4~65535*65535#[!//
SIUL2_0_PORT44_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT44_LPSPI3_LPSPI3_PCS3_OUT;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT44_EMIOS_0_EMIOS_0_CH_0_X_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT44_LCU0_LCU0_OUT2_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT44_FXIO_FXIO_D25_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT44_ETPU_B_ETPU_B_CH_2_OUT;9:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT44_LCU0_LCU0_OUT8_OUT;11:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT44_FLEXPWM_0_PWM_0_X_0_OUT;12:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT44_ETPU_A_ETPU_A_CH_0_OUT;13:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT44_WKPU_WKPU_12_IN;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT44_ADC1_ADC1_X_1_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT44_ADC0_ADC0_S18_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT44_FLEXPWM_0_PWM_0_X_0_IN;19:@489^1~65535*65535#[!//
SIUL2_0_PORT44_SIUL_EIRQ_26_IN;20:@42^1~65535*65535#[!//
SIUL2_0_PORT44_EMIOS_0_EMIOS_0_CH_0_X_IN;21:@48^1~65535*65535#[!//
SIUL2_0_PORT44_FXIO_FXIO_D25_IN;22:@177^1~65535*65535#[!//
SIUL2_0_PORT44_LPUART0_LPUART0_RX_IN;23:@187^6~65535*65535#[!//
SIUL2_0_PORT44_LPSPI3_LPSPI3_PCS3_IN;24:@251^1~65535*65535#[!//
SIUL2_0_PORT44_LPUART0_LPUART0_DCD_B_IN;25:@374^2~65535*65535#[!//
SIUL2_0_PORT44_ETPU_A_ETPU_A_TCRCLK_IN;26:@434^2~65535*65535#[!//
SIUL2_0_PORT44_ETPU_A_ETPU_A_CH_0_IN;27:@447^2~65535*65535#[!//
SIUL2_0_PORT44_ETPU_B_ETPU_B_CH_2_IN;28:@456^1~65535*65535#[!//
SIUL2_0_PORT44_LPSPI3_LPSPI3_PCS3_INOUT;34:@251^1~65535*65535#[!//
SIUL2_0_PORT44_EMIOS_0_EMIOS_0_CH_0_X_INOUT;35:@48^1~65535*65535#[!//
SIUL2_0_PORT44_FXIO_FXIO_D25_INOUT;40:@177^1~65535*65535#[!//
SIUL2_0_PORT44_ETPU_B_ETPU_B_CH_2_INOUT;42:@456^1~65535*65535#[!//
SIUL2_0_PORT44_FLEXPWM_0_PWM_0_X_0_INOUT;45:@489^1~65535*65535#[!//
SIUL2_0_PORT44_ETPU_A_ETPU_A_CH_0_INOUT;46:@447^2~65535*65535#[!//
SIUL2_0_PORT45_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT45_LPSPI3_LPSPI3_PCS2_OUT;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT45_EMIOS_0_EMIOS_0_CH_1_X_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT45_FXIO_FXIO_D8_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT45_LCU0_LCU0_OUT3_OUT;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT45_FXIO_FXIO_D24_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT45_LPUART0_LPUART0_TX_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT45_ETPU_B_ETPU_B_CH_4_OUT;9:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT45_LCU0_LCU0_OUT9_OUT;10:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT45_FLEXPWM_0_PWM_0_X_1_OUT;12:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT45_LCU0_LCU0_OUT1_OUT;13:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT45_ETPU_A_ETPU_A_CH_1_OUT;14:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT45_WKPU_WKPU_11_IN;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT45_ADC0_ADC0_S19_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT45_ADC1_ADC1_S19_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT45_ADC2_ADC2_S19_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT45_FLEXPWM_0_PWM_0_X_1_IN;19:@488^1~65535*65535#[!//
SIUL2_0_PORT45_SIUL_EIRQ_27_IN;20:@43^1~65535*65535#[!//
SIUL2_0_PORT45_EMIOS_0_EMIOS_0_CH_1_X_IN;21:@49^2~65535*65535#[!//
SIUL2_0_PORT45_FXIO_FXIO_D8_IN;22:@160^3~65535*65535#[!//
SIUL2_0_PORT45_FXIO_FXIO_D24_IN;23:@176^1~65535*65535#[!//
SIUL2_0_PORT45_LPSPI3_LPSPI3_PCS2_IN;24:@250^1~65535*65535#[!//
SIUL2_0_PORT45_LPUART0_LPUART0_TX_IN;25:@363^7~65535*65535#[!//
SIUL2_0_PORT45_LPUART0_LPUART0_RIN_B_IN;26:@375^2~65535*65535#[!//
SIUL2_0_PORT45_MSC0_LPUART_MSC0_RX_IN;27:@438^4~65535*65535#[!//
SIUL2_0_PORT45_ETPU_A_ETPU_A_CH_1_IN;28:@449^2~65535*65535#[!//
SIUL2_0_PORT45_ETPU_B_ETPU_B_CH_4_IN;29:@455^1~65535*65535#[!//
SIUL2_0_PORT45_LPSPI3_LPSPI3_PCS2_INOUT;34:@250^1~65535*65535#[!//
SIUL2_0_PORT45_EMIOS_0_EMIOS_0_CH_1_X_INOUT;35:@49^2~65535*65535#[!//
SIUL2_0_PORT45_FXIO_FXIO_D8_INOUT;36:@160^3~65535*65535#[!//
SIUL2_0_PORT45_FXIO_FXIO_D24_INOUT;40:@176^1~65535*65535#[!//
SIUL2_0_PORT45_LPUART0_LPUART0_TX_INOUT;41:@363^7~65535*65535#[!//
SIUL2_0_PORT45_ETPU_B_ETPU_B_CH_4_INOUT;42:@455^1~65535*65535#[!//
SIUL2_0_PORT45_FLEXPWM_0_PWM_0_X_1_INOUT;45:@488^1~65535*65535#[!//
SIUL2_0_PORT45_ETPU_A_ETPU_A_CH_1_INOUT;47:@449^2~65535*65535#[!//
SIUL2_0_PORT46_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT46_EMIOS_0_EMIOS_0_CH_2_X_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT46_LPSPI1_LPSPI1_SCK_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT46_LCU0_LCU0_OUT7_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT46_FXIO_FXIO_D23_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT46_ETPU_A_ETPU_A_CH_9_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT46_LCU0_LCU0_OUT11_OUT;11:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT46_FLEXPWM_0_PWM_0_X_3_OUT;12:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT46_LCU0_LCU0_OUT3_OUT;13:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT46_ETPU_A_ETPU_A_CH_3_OUT;14:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT46_MSC0_DSPI_MSC0_PCS_0_OUT;15:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT46_ADC0_ADC0_S21_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT46_ADC1_ADC1_S21_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT46_ADC2_ADC2_S21_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT46_SIUL_EIRQ_28_IN;19:@44^1~65535*65535#[!//
SIUL2_0_PORT46_EMIOS_0_EMIOS_0_CH_2_X_IN;20:@50^3~65535*65535#[!//
SIUL2_0_PORT46_FXIO_FXIO_D23_IN;21:@175^1~65535*65535#[!//
SIUL2_0_PORT46_LPUART3_LPUART3_RX_IN;22:@190^5~65535*65535#[!//
SIUL2_0_PORT46_LPSPI1_LPSPI1_SCK_IN;23:@238^2~65535*65535#[!//
SIUL2_0_PORT46_ETPU_A_ETPU_A_CH_3_IN;24:@445^2~65535*65535#[!//
SIUL2_0_PORT46_ETPU_A_ETPU_A_CH_9_IN;25:@454^1~65535*65535#[!//
SIUL2_0_PORT46_FLEXPWM_0_PWM_0_X_3_IN;26:@487^1~65535*65535#[!//
SIUL2_0_PORT46_EMIOS_0_EMIOS_0_CH_2_X_INOUT;35:@50^3~65535*65535#[!//
SIUL2_0_PORT46_LPSPI1_LPSPI1_SCK_INOUT;36:@238^2~65535*65535#[!//
SIUL2_0_PORT46_FXIO_FXIO_D23_INOUT;40:@175^1~65535*65535#[!//
SIUL2_0_PORT46_ETPU_A_ETPU_A_CH_9_INOUT;41:@454^1~65535*65535#[!//
SIUL2_0_PORT46_FLEXPWM_0_PWM_0_X_3_INOUT;45:@487^1~65535*65535#[!//
SIUL2_0_PORT46_ETPU_A_ETPU_A_CH_3_INOUT;47:@445^2~65535*65535#[!//
SIUL2_0_PORT47_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT47_EMIOS_0_EMIOS_0_CH_3_X_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT47_LPSPI1_LPSPI1_SIN_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT47_FXIO_FXIO_D22_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT47_LPUART3_LPUART3_TX_OUT;9:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT47_ETPU_B_ETPU_B_CH_13_OUT;10:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT47_LCU0_LCU0_OUT2_OUT;11:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT47_ETPU_A_ETPU_A_CH_4_OUT;12:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT47_WKPU_WKPU_33_IN;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT47_ADC0_ADC0_S20_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT47_ADC1_ADC1_S22_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT47_FLEXPWM_0_PWM_0_FAULT_0_IN;19:@494^1~65535*65535#[!//
SIUL2_0_PORT47_SIUL_EIRQ_29_IN;20:@45^1~65535*65535#[!//
SIUL2_0_PORT47_EMIOS_0_EMIOS_0_CH_3_X_IN;21:@51^1~65535*65535#[!//
SIUL2_0_PORT47_FXIO_FXIO_D22_IN;22:@174^1~65535*65535#[!//
SIUL2_0_PORT47_LPSPI1_LPSPI1_SIN_IN;23:@239^1~65535*65535#[!//
SIUL2_0_PORT47_TRGMUX_TRGMUX_IN0_IN;24:@344^2~65535*65535#[!//
SIUL2_0_PORT47_LPUART3_LPUART3_TX_IN;25:@366^5~65535*65535#[!//
SIUL2_0_PORT47_ETPU_A_ETPU_A_CH_4_IN;26:@448^2~65535*65535#[!//
SIUL2_0_PORT47_ETPU_B_ETPU_B_CH_13_IN;27:@453^1~65535*65535#[!//
SIUL2_0_PORT47_EMIOS_0_EMIOS_0_CH_3_X_INOUT;35:@51^1~65535*65535#[!//
SIUL2_0_PORT47_LPSPI1_LPSPI1_SIN_INOUT;36:@239^1~65535*65535#[!//
SIUL2_0_PORT47_FXIO_FXIO_D22_INOUT;40:@174^1~65535*65535#[!//
SIUL2_0_PORT47_LPUART3_LPUART3_TX_INOUT;42:@366^5~65535*65535#[!//
SIUL2_0_PORT47_ETPU_B_ETPU_B_CH_13_INOUT;43:@453^1~65535*65535#[!//
SIUL2_0_PORT47_ETPU_A_ETPU_A_CH_4_INOUT;45:@448^2~65535*65535#[!//
SIUL2_0_PORT48_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT48_EMIOS_0_EMIOS_0_CH_4_X_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT48_LPSPI1_LPSPI1_SOUT_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT48_FXIO_FXIO_D21_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT48_LPUART0_LPUART0_TX_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT48_ETPU_B_ETPU_B_CH_14_OUT;10:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT48_ETPU_B_ETPU_B_CH_1_OUT;11:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT48_LCU0_LCU0_OUT5_OUT;12:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT48_ETPU_A_ETPU_A_CH_10_OUT;13:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT48_WKPU_WKPU_13_IN;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT48_ADC2_ADC2_S22_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT48_ADC0_ADC0_X_1_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT48_FLEXPWM_0_PWM_0_FAULT_1_IN;19:@493^1~65535*65535#[!//
SIUL2_0_PORT48_SIUL_EIRQ_30_IN;20:@46^1~65535*65535#[!//
SIUL2_0_PORT48_EMIOS_0_EMIOS_0_CH_4_X_IN;21:@52^2~65535*65535#[!//
SIUL2_0_PORT48_FXIO_FXIO_D21_IN;22:@173^1~65535*65535#[!//
SIUL2_0_PORT48_LPSPI1_LPSPI1_SOUT_IN;23:@240^2~65535*65535#[!//
SIUL2_0_PORT48_TRGMUX_TRGMUX_IN1_IN;24:@345^2~65535*65535#[!//
SIUL2_0_PORT48_LPUART0_LPUART0_TX_IN;25:@363^8~65535*65535#[!//
SIUL2_0_PORT48_ETPU_A_ETPU_A_CH_10_IN;26:@444^2~65535*65535#[!//
SIUL2_0_PORT48_ETPU_B_ETPU_B_CH_14_IN;27:@452^1~65535*65535#[!//
SIUL2_0_PORT48_ETPU_B_ETPU_B_CH_1_IN;28:@480^1~65535*65535#[!//
SIUL2_0_PORT48_EMIOS_0_EMIOS_0_CH_4_X_INOUT;35:@52^2~65535*65535#[!//
SIUL2_0_PORT48_LPSPI1_LPSPI1_SOUT_INOUT;36:@240^2~65535*65535#[!//
SIUL2_0_PORT48_FXIO_FXIO_D21_INOUT;40:@173^1~65535*65535#[!//
SIUL2_0_PORT48_LPUART0_LPUART0_TX_INOUT;41:@363^8~65535*65535#[!//
SIUL2_0_PORT48_ETPU_B_ETPU_B_CH_14_INOUT;43:@452^1~65535*65535#[!//
SIUL2_0_PORT48_ETPU_B_ETPU_B_CH_1_INOUT;44:@480^1~65535*65535#[!//
SIUL2_0_PORT48_ETPU_A_ETPU_A_CH_10_INOUT;46:@444^2~65535*65535#[!//
SIUL2_0_PORT49_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT49_EMIOS_0_EMIOS_0_CH_5_X_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT49_LPSPI1_LPSPI1_PCS3_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT49_LPSPI3_LPSPI3_PCS0_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT49_FXIO_FXIO_D20_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT49_ETPU_B_ETPU_B_CH_16_OUT;9:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT49_ETPU_A_ETPU_A_CH_5_OUT;10:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT49_ETPU_A_ETPU_A_CH_7_OUT;11:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT49_WKPU_WKPU_14_IN;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT49_ADC2_ADC2_S23_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT49_ADC1_ADC1_X_3_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT49_FLEXPWM_0_PWM_0_FAULT_3_IN;19:@492^1~65535*65535#[!//
SIUL2_0_PORT49_SIUL_EIRQ_31_IN;20:@47^1~65535*65535#[!//
SIUL2_0_PORT49_EMIOS_0_EMIOS_0_CH_5_X_IN;21:@53^2~65535*65535#[!//
SIUL2_0_PORT49_FXIO_FXIO_D20_IN;22:@172^1~65535*65535#[!//
SIUL2_0_PORT49_LPUART0_LPUART0_RX_IN;23:@187^7~65535*65535#[!//
SIUL2_0_PORT49_LPSPI1_LPSPI1_PCS3_IN;24:@235^1~65535*65535#[!//
SIUL2_0_PORT49_LPSPI3_LPSPI3_PCS0_IN;25:@248^2~65535*65535#[!//
SIUL2_0_PORT49_TRGMUX_TRGMUX_IN3_IN;26:@347^2~65535*65535#[!//
SIUL2_0_PORT49_FLEXPWM_0_PWM_0_EXT_CLK_IN;27:@417^1~65535*65535#[!//
SIUL2_0_PORT49_ETPU_B_ETPU_B_CH_16_IN;28:@451^1~65535*65535#[!//
SIUL2_0_PORT49_ETPU_A_ETPU_A_CH_7_IN;29:@458^2~65535*65535#[!//
SIUL2_0_PORT49_ETPU_A_ETPU_A_CH_5_IN;30:@479^1~65535*65535#[!//
SIUL2_0_PORT49_EMIOS_0_EMIOS_0_CH_5_X_INOUT;35:@53^2~65535*65535#[!//
SIUL2_0_PORT49_LPSPI1_LPSPI1_PCS3_INOUT;36:@235^1~65535*65535#[!//
SIUL2_0_PORT49_LPSPI3_LPSPI3_PCS0_INOUT;39:@248^2~65535*65535#[!//
SIUL2_0_PORT49_FXIO_FXIO_D20_INOUT;40:@172^1~65535*65535#[!//
SIUL2_0_PORT49_ETPU_B_ETPU_B_CH_16_INOUT;42:@451^1~65535*65535#[!//
SIUL2_0_PORT49_ETPU_A_ETPU_A_CH_5_INOUT;43:@479^1~65535*65535#[!//
SIUL2_0_PORT49_ETPU_A_ETPU_A_CH_7_INOUT;44:@458^2~65535*65535#[!//
SIUL2_0_PORT50_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT50_FXIO_FXIO_D1_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT50_LPSPI1_LPSPI1_PCS1_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT50_TRGMUX_TRGMUX_OUT9_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT50_LPSPI5_LPSPI5_PCS2_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT50_EMIOS_0_EMIOS_0_CH_15_X_OUT;9:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT50_ETPU_B_ETPU_B_CH_29_OUT;10:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT50_EMIOS_0_EMIOS_0_CH_15_X_IN;19:@63^4~65535*65535#[!//
SIUL2_0_PORT50_FXIO_FXIO_D1_IN;20:@153^6~65535*65535#[!//
SIUL2_0_PORT50_LPSPI1_LPSPI1_PCS1_IN;21:@233^2~65535*65535#[!//
SIUL2_0_PORT50_LPSPI5_LPSPI5_PCS2_IN;22:@264^2~65535*65535#[!//
SIUL2_0_PORT50_EMAC_EMAC_MII_RMII_RX_DV_RGMII_RXCTL_IN;23:@292^4~65535*65535#[!//
SIUL2_0_PORT50_ETPU_B_ETPU_B_CH_29_IN;24:@385^3~65535*65535#[!//
SIUL2_0_PORT50_FXIO_FXIO_D1_INOUT;36:@153^6~65535*65535#[!//
SIUL2_0_PORT50_LPSPI1_LPSPI1_PCS1_INOUT;37:@233^2~65535*65535#[!//
SIUL2_0_PORT50_LPSPI5_LPSPI5_PCS2_INOUT;41:@264^2~65535*65535#[!//
SIUL2_0_PORT50_EMIOS_0_EMIOS_0_CH_15_X_INOUT;42:@63^4~65535*65535#[!//
SIUL2_0_PORT50_ETPU_B_ETPU_B_CH_29_INOUT;43:@385^3~65535*65535#[!//
SIUL2_0_PORT51_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT51_EMAC_EMAC_PPS0_OUT;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT51_FXIO_FXIO_D2_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT51_EMAC_EMAC_MII_RMII_TX_EN_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT51_TRGMUX_TRGMUX_OUT10_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT51_EMIOS_0_EMIOS_0_CH_15_X_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT51_WKPU_WKPU_38_IN;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT51_EMIOS_0_EMIOS_0_CH_15_X_IN;19:@63^5~65535*65535#[!//
SIUL2_0_PORT51_EMAC_EMAC_PPS0_IN;20:@144^4~65535*65535#[!//
SIUL2_0_PORT51_FXIO_FXIO_D2_IN;21:@154^5~65535*65535#[!//
SIUL2_0_PORT51_EMAC_EMAC_PPS0_INOUT;34:@144^4~65535*65535#[!//
SIUL2_0_PORT51_FXIO_FXIO_D2_INOUT;36:@154^5~65535*65535#[!//
SIUL2_0_PORT51_EMIOS_0_EMIOS_0_CH_15_X_INOUT;41:@63^5~65535*65535#[!//
SIUL2_0_PORT52_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT52_FXIO_FXIO_D3_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT52_TRGMUX_TRGMUX_OUT11_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT52_LPSPI5_LPSPI5_PCS3_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT52_ETPU_A_ETPU_A_CH_24_OUT;9:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT52_ETPU_B_ETPU_B_CH_13_OUT;10:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT52_ETPU_A_ETPU_A_CH_24_IN;19:@504^1~65535*65535#[!//
SIUL2_0_PORT52_FXIO_FXIO_D3_IN;20:@155^5~65535*65535#[!//
SIUL2_0_PORT52_LPSPI5_LPSPI5_PCS3_IN;21:@265^2~65535*65535#[!//
SIUL2_0_PORT52_QUADSPI_QUADSPI_INTA_IN;22:@437^1~65535*65535#[!//
SIUL2_0_PORT52_ETPU_B_ETPU_B_CH_13_IN;23:@453^2~65535*65535#[!//
SIUL2_0_PORT52_FXIO_FXIO_D3_INOUT;36:@155^5~65535*65535#[!//
SIUL2_0_PORT52_LPSPI5_LPSPI5_PCS3_INOUT;41:@265^2~65535*65535#[!//
SIUL2_0_PORT52_ETPU_A_ETPU_A_CH_24_INOUT;42:@504^1~65535*65535#[!//
SIUL2_0_PORT52_ETPU_B_ETPU_B_CH_13_INOUT;43:@453^2~65535*65535#[!//
SIUL2_0_PORT53_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT53_FXIO_FXIO_D4_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT53_TRGMUX_TRGMUX_OUT12_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT53_EMIOS_0_EMIOS_0_CH_17_X_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT53_ETPU_A_ETPU_A_CH_25_OUT;9:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT53_ETPU_B_ETPU_B_CH_14_OUT;10:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT53_WKPU_WKPU_39_IN;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT53_ETPU_A_ETPU_A_CH_25_IN;19:@505^1~65535*65535#[!//
SIUL2_0_PORT53_SIUL_EIRQ_8_IN;20:@24^2~65535*65535#[!//
SIUL2_0_PORT53_EMIOS_0_EMIOS_0_CH_17_X_IN;21:@65^4~65535*65535#[!//
SIUL2_0_PORT53_FXIO_FXIO_D4_IN;22:@156^5~65535*65535#[!//
SIUL2_0_PORT53_ETPU_B_ETPU_B_CH_14_IN;23:@452^2~65535*65535#[!//
SIUL2_0_PORT53_FXIO_FXIO_D4_INOUT;36:@156^5~65535*65535#[!//
SIUL2_0_PORT53_EMIOS_0_EMIOS_0_CH_17_X_INOUT;41:@65^4~65535*65535#[!//
SIUL2_0_PORT53_ETPU_A_ETPU_A_CH_25_INOUT;42:@505^1~65535*65535#[!//
SIUL2_0_PORT53_ETPU_B_ETPU_B_CH_14_INOUT;43:@452^2~65535*65535#[!//
SIUL2_0_PORT54_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT54_CAN1_CAN1_TX_OUT;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT54_LPSPI3_LPSPI3_PCS1_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT54_LPUART1_LPUART1_TX_OUT;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT54_FXIO_FXIO_D15_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT54_TRGMUX_TRGMUX_OUT13_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT54_SIUL_EIRQ_9_IN;19:@25^2~65535*65535#[!//
SIUL2_0_PORT54_FXIO_FXIO_D15_IN;20:@167^5~65535*65535#[!//
SIUL2_0_PORT54_LPSPI3_LPSPI3_PCS1_IN;21:@249^4~65535*65535#[!//
SIUL2_0_PORT54_EMAC_EMAC_MII_CRS_IN;22:@290^1~65535*65535#[!//
SIUL2_0_PORT54_LPUART1_LPUART1_TX_IN;23:@364^5~65535*65535#[!//
SIUL2_0_PORT54_LPSPI3_LPSPI3_PCS1_INOUT;36:@249^4~65535*65535#[!//
SIUL2_0_PORT54_LPUART1_LPUART1_TX_INOUT;38:@364^5~65535*65535#[!//
SIUL2_0_PORT54_FXIO_FXIO_D15_INOUT;39:@167^5~65535*65535#[!//
SIUL2_0_PORT55_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT55_ADC1_ADC1_MA_0_OUT;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT55_FXIO_FXIO_D4_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT55_TRGMUX_TRGMUX_OUT14_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT55_EMIOS_0_EMIOS_0_CH_19_X_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT55_ETPU_A_ETPU_A_CH_30_OUT;9:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT55_ETPU_B_ETPU_B_CH_20_OUT;10:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT55_WKPU_WKPU_40_IN;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT55_ETPU_A_ETPU_A_CH_30_IN;19:@506^1~65535*65535#[!//
SIUL2_0_PORT55_CAN1_CAN1_RX_IN;20:@1^4~65535*65535#[!//
SIUL2_0_PORT55_SIUL_EIRQ_10_IN;21:@26^2~65535*65535#[!//
SIUL2_0_PORT55_EMIOS_0_EMIOS_0_CH_19_X_IN;22:@67^6~65535*65535#[!//
SIUL2_0_PORT55_FXIO_FXIO_D4_IN;23:@156^6~65535*65535#[!//
SIUL2_0_PORT55_LPUART1_LPUART1_RX_IN;24:@188^4~65535*65535#[!//
SIUL2_0_PORT55_EMAC_EMAC_MII_COL_IN;25:@289^1~65535*65535#[!//
SIUL2_0_PORT55_EMAC_EMAC_MII_RMII_RXD_0_IN;26:@294^5~65535*65535#[!//
SIUL2_0_PORT55_EMAC_EMAC_MII_RMII_RXD_1_IN;27:@295^5~65535*65535#[!//
SIUL2_0_PORT55_EMAC_EMAC_MII_RXD2_IN;28:@301^5~65535*65535#[!//
SIUL2_0_PORT55_ETPU_B_ETPU_B_CH_20_IN;29:@471^2~65535*65535#[!//
SIUL2_0_PORT55_FXIO_FXIO_D4_INOUT;36:@156^6~65535*65535#[!//
SIUL2_0_PORT55_EMIOS_0_EMIOS_0_CH_19_X_INOUT;41:@67^6~65535*65535#[!//
SIUL2_0_PORT55_ETPU_A_ETPU_A_CH_30_INOUT;42:@506^1~65535*65535#[!//
SIUL2_0_PORT55_ETPU_B_ETPU_B_CH_20_INOUT;43:@471^2~65535*65535#[!//
SIUL2_0_PORT56_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT56_ADC1_ADC1_MA_1_OUT;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT56_FXIO_FXIO_D5_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT56_LPSPI2_LPSPI2_PCS2_OUT;9:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT56_SIUL_EIRQ_11_IN;19:@27^2~65535*65535#[!//
SIUL2_0_PORT56_FXIO_FXIO_D5_IN;20:@157^6~65535*65535#[!//
SIUL2_0_PORT56_LPSPI2_LPSPI2_PCS2_IN;21:@243^5~65535*65535#[!//
SIUL2_0_PORT56_EMAC_EMAC_MII_RMII_RXD_1_IN;22:@295^4~65535*65535#[!//
SIUL2_0_PORT56_EMAC_EMAC_MII_RXD2_IN;23:@301^4~65535*65535#[!//
SIUL2_0_PORT56_EMAC_EMAC_MII_RXD3_IN;24:@302^3~65535*65535#[!//
SIUL2_0_PORT56_FXIO_FXIO_D5_INOUT;36:@157^6~65535*65535#[!//
SIUL2_0_PORT56_LPSPI2_LPSPI2_PCS2_INOUT;42:@243^5~65535*65535#[!//
SIUL2_0_PORT57_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT57_FXIO_FXIO_D6_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT57_LPSPI2_LPSPI2_PCS0_OUT;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT57_ETPU_A_ETPU_A_CH_31_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT57_ETPU_B_ETPU_B_CH_21_OUT;9:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT57_ETPU_A_ETPU_A_CH_31_IN;19:@507^1~65535*65535#[!//
SIUL2_0_PORT57_SIUL_EIRQ_12_IN;20:@28^2~65535*65535#[!//
SIUL2_0_PORT57_FXIO_FXIO_D6_IN;21:@158^5~65535*65535#[!//
SIUL2_0_PORT57_LPSPI2_LPSPI2_PCS0_IN;22:@241^4~65535*65535#[!//
SIUL2_0_PORT57_EMAC_EMAC_MII_COL_IN;23:@289^3~65535*65535#[!//
SIUL2_0_PORT57_EMAC_EMAC_MII_RMII_RX_ER_IN;24:@293^3~65535*65535#[!//
SIUL2_0_PORT57_ETPU_B_ETPU_B_CH_21_IN;25:@470^2~65535*65535#[!//
SIUL2_0_PORT57_FXIO_FXIO_D6_INOUT;36:@158^5~65535*65535#[!//
SIUL2_0_PORT57_LPSPI2_LPSPI2_PCS0_INOUT;38:@241^4~65535*65535#[!//
SIUL2_0_PORT57_ETPU_A_ETPU_A_CH_31_INOUT;41:@507^1~65535*65535#[!//
SIUL2_0_PORT57_ETPU_B_ETPU_B_CH_21_INOUT;42:@470^2~65535*65535#[!//
SIUL2_0_PORT58_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT58_FXIO_FXIO_D7_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT58_LPSPI2_LPSPI2_PCS3_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT58_WKPU_WKPU_41_IN;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT58_SIUL_EIRQ_13_IN;19:@29^2~65535*65535#[!//
SIUL2_0_PORT58_FXIO_FXIO_D7_IN;20:@159^6~65535*65535#[!//
SIUL2_0_PORT58_LPSPI2_LPSPI2_PCS3_IN;21:@244^5~65535*65535#[!//
SIUL2_0_PORT58_EMAC_EMAC_MII_RX_CLK_IN;22:@300^5~65535*65535#[!//
SIUL2_0_PORT58_QUADSPI_QUADSPI_INTA_IN;23:@437^8~65535*65535#[!//
SIUL2_0_PORT58_FXIO_FXIO_D7_INOUT;36:@159^6~65535*65535#[!//
SIUL2_0_PORT58_LPSPI2_LPSPI2_PCS3_INOUT;41:@244^5~65535*65535#[!//
SIUL2_0_PORT59_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT59_FXIO_FXIO_D8_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT59_LPSPI2_LPSPI2_SOUT_OUT;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT59_LPUART1_LPUART1_TX_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT59_EMIOS_0_EMIOS_0_CH_23_X_OUT;9:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT59_EMIOS_0_EMIOS_0_CH_23_X_IN;19:@71^3~65535*65535#[!//
SIUL2_0_PORT59_FXIO_FXIO_D8_IN;20:@160^2~65535*65535#[!//
SIUL2_0_PORT59_LPSPI2_LPSPI2_SOUT_IN;21:@247^3~65535*65535#[!//
SIUL2_0_PORT59_EMAC_EMAC_MII_COL_IN;22:@289^4~65535*65535#[!//
SIUL2_0_PORT59_EMAC_EMAC_MII_CRS_IN;23:@290^3~65535*65535#[!//
SIUL2_0_PORT59_LPUART1_LPUART1_TX_IN;24:@364^8~65535*65535#[!//
SIUL2_0_PORT59_QUADSPI_QUADSPI_INTA_IN;25:@437^2~65535*65535#[!//
SIUL2_0_PORT59_FXIO_FXIO_D8_INOUT;36:@160^2~65535*65535#[!//
SIUL2_0_PORT59_LPSPI2_LPSPI2_SOUT_INOUT;38:@247^3~65535*65535#[!//
SIUL2_0_PORT59_LPUART1_LPUART1_TX_INOUT;41:@364^8~65535*65535#[!//
SIUL2_0_PORT59_EMIOS_0_EMIOS_0_CH_23_X_INOUT;42:@71^3~65535*65535#[!//
SIUL2_0_PORT60_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT60_ADC1_ADC1_MA_2_OUT;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT60_EMAC_EMAC_MII_TXD2_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT60_FXIO_FXIO_D9_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT60_LPSPI2_LPSPI2_SIN_OUT;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT60_LCU1_LCU1_OUT11_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT60_EMAC_EMAC_PPS3_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT60_EMAC_EMAC_MII_TXD3_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT60_WKPU_WKPU_42_IN;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT60_SIUL_EIRQ_14_IN;19:@30^2~65535*65535#[!//
SIUL2_0_PORT60_EMAC_EMAC_PPS3_IN;20:@147^2~65535*65535#[!//
SIUL2_0_PORT60_FXIO_FXIO_D9_IN;21:@161^2~65535*65535#[!//
SIUL2_0_PORT60_LPUART1_LPUART1_RX_IN;22:@188^8~65535*65535#[!//
SIUL2_0_PORT60_LPSPI2_LPSPI2_SIN_IN;23:@246^3~65535*65535#[!//
SIUL2_0_PORT60_FXIO_FXIO_D9_INOUT;36:@161^2~65535*65535#[!//
SIUL2_0_PORT60_LPSPI2_LPSPI2_SIN_INOUT;38:@246^3~65535*65535#[!//
SIUL2_0_PORT60_EMAC_EMAC_PPS3_INOUT;40:@147^2~65535*65535#[!//
SIUL2_0_PORT61_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT61_EMAC_EMAC_MII_RMII_TXD_0_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT61_FXIO_FXIO_D10_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT61_LPSPI2_LPSPI2_SCK_OUT;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT61_LCU1_LCU1_OUT10_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT61_EMAC_EMAC_MII_RMII_TXD_1_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT61_EMAC_EMAC_MII_TXD2_OUT;9:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT61_LPUART2_LPUART2_TX_OUT;10:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT61_WKPU_WKPU_2_IN;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT61_CAN4_CAN4_RX_IN;19:@4^6~65535*65535#[!//
SIUL2_0_PORT61_FXIO_FXIO_D10_IN;20:@162^2~65535*65535#[!//
SIUL2_0_PORT61_LPSPI2_LPSPI2_SCK_IN;21:@245^3~65535*65535#[!//
SIUL2_0_PORT61_LPUART2_LPUART2_TX_IN;22:@365^7~65535*65535#[!//
SIUL2_0_PORT61_FXIO_FXIO_D10_INOUT;36:@162^2~65535*65535#[!//
SIUL2_0_PORT61_LPSPI2_LPSPI2_SCK_INOUT;38:@245^3~65535*65535#[!//
SIUL2_0_PORT61_LPUART2_LPUART2_TX_INOUT;43:@365^7~65535*65535#[!//
SIUL2_0_PORT64_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT64_CAN3_CAN3_TX_OUT;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT64_EMIOS_0_EMIOS_0_CH_0_X_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT64_QUADSPI_QUADSPI_IOFA4_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT64_EMIOS_0_EMIOS_0_CH_14_X_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT64_EMAC_EMAC_MII_RMII_TX_CLK_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT64_ETPU_B_ETPU_B_CH_26_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT64_ETPU_A_ETPU_A_CH_18_OUT;9:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT64_TRACE_TRACE_ETM_D0_OUT;10:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT64_SIUL_EIRQ_0_IN;19:@16^3~65535*65535#[!//
SIUL2_0_PORT64_EMIOS_0_EMIOS_0_CH_0_X_IN;20:@48^3~65535*65535#[!//
SIUL2_0_PORT64_EMIOS_0_EMIOS_0_CH_14_X_IN;21:@62^2~65535*65535#[!//
SIUL2_0_PORT64_EMAC_EMAC_MII_RMII_RXD_0_IN;22:@294^2~65535*65535#[!//
SIUL2_0_PORT64_EMAC_EMAC_MII_RMII_RXD_1_IN;23:@295^1~65535*65535#[!//
SIUL2_0_PORT64_EMAC_EMAC_MII_RMII_TX_CLK_IN;24:@296^4~65535*65535#[!//
SIUL2_0_PORT64_EMAC_EMAC_MII_RX_CLK_IN;25:@300^4~65535*65535#[!//
SIUL2_0_PORT64_ETPU_B_ETPU_B_CH_26_IN;26:@382^1~65535*65535#[!//
SIUL2_0_PORT64_QUADSPI_QUADSPI_IOFA4_IN;27:@419^1~65535*65535#[!//
SIUL2_0_PORT64_ETPU_A_ETPU_A_CH_18_IN;28:@467^2~65535*65535#[!//
SIUL2_0_PORT64_EMIOS_0_EMIOS_0_CH_0_X_INOUT;35:@48^3~65535*65535#[!//
SIUL2_0_PORT64_QUADSPI_QUADSPI_IOFA4_INOUT;37:@419^1~65535*65535#[!//
SIUL2_0_PORT64_EMIOS_0_EMIOS_0_CH_14_X_INOUT;39:@62^2~65535*65535#[!//
SIUL2_0_PORT64_EMAC_EMAC_MII_RMII_TX_CLK_INOUT;40:@296^4~65535*65535#[!//
SIUL2_0_PORT64_ETPU_B_ETPU_B_CH_26_INOUT;41:@382^1~65535*65535#[!//
SIUL2_0_PORT64_ETPU_A_ETPU_A_CH_18_INOUT;42:@467^2~65535*65535#[!//
SIUL2_0_PORT65_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT65_EMIOS_0_EMIOS_0_CH_1_X_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT65_QUADSPI_QUADSPI_DQSFA_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT65_FXIO_FXIO_D5_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT65_EMIOS_0_EMIOS_0_CH_15_X_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT65_TRACE_TRACE_ETM_CLKOUT_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT65_WKPU_WKPU_5_IN;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT65_CAN3_CAN3_RX_IN;19:@3^2~65535*65535#[!//
SIUL2_0_PORT65_SIUL_EIRQ_1_IN;20:@17^3~65535*65535#[!//
SIUL2_0_PORT65_EMIOS_0_EMIOS_0_CH_1_X_IN;21:@49^1~65535*65535#[!//
SIUL2_0_PORT65_EMIOS_0_EMIOS_0_CH_15_X_IN;22:@63^1~65535*65535#[!//
SIUL2_0_PORT65_FXIO_FXIO_D5_IN;23:@157^7~65535*65535#[!//
SIUL2_0_PORT65_EMAC_EMAC_MII_RMII_RXD_0_IN;24:@294^1~65535*65535#[!//
SIUL2_0_PORT65_EMAC_EMAC_MII_RMII_RXD_1_IN;25:@295^2~65535*65535#[!//
SIUL2_0_PORT65_EMAC_EMAC_MII_RX_CLK_IN;26:@300^3~65535*65535#[!//
SIUL2_0_PORT65_QUADSPI_QUADSPI_DQSFA_IN;27:@423^1~65535*65535#[!//
SIUL2_0_PORT65_EMIOS_0_EMIOS_0_CH_1_X_INOUT;35:@49^1~65535*65535#[!//
SIUL2_0_PORT65_QUADSPI_QUADSPI_DQSFA_INOUT;36:@423^1~65535*65535#[!//
SIUL2_0_PORT65_FXIO_FXIO_D5_INOUT;37:@157^7~65535*65535#[!//
SIUL2_0_PORT65_EMIOS_0_EMIOS_0_CH_15_X_INOUT;39:@63^1~65535*65535#[!//
SIUL2_0_PORT66_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT66_EMAC_EMAC_MII_RMII_TXD_1_OUT;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT66_EMIOS_0_EMIOS_0_CH_2_X_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT66_LPSPI3_LPSPI3_PCS2_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT66_LPSPI0_LPSPI0_PCS2_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT66_EMAC_EMAC_MII_RMII_TXD_0_OUT;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT66_TRACE_TRACE_ETM_CLKOUT_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT66_QUADSPI_QUADSPI_IOFA3_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT66_CMP0_CMP0_IN2_IN;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT66_CAN0_CAN0_RX_IN;19:@0^1~65535*65535#[!//
SIUL2_0_PORT66_SIUL_EIRQ_2_IN;20:@18^3~65535*65535#[!//
SIUL2_0_PORT66_EMIOS_0_EMIOS_0_CH_2_X_IN;21:@50^2~65535*65535#[!//
SIUL2_0_PORT66_LPUART0_LPUART0_RX_IN;22:@187^3~65535*65535#[!//
SIUL2_0_PORT66_LPSPI0_LPSPI0_PCS2_IN;23:@223^2~65535*65535#[!//
SIUL2_0_PORT66_LPSPI3_LPSPI3_PCS2_IN;24:@250^4~65535*65535#[!//
SIUL2_0_PORT66_QUADSPI_QUADSPI_IOFA3_IN;25:@308^1~65535*65535#[!//
SIUL2_0_PORT66_EMIOS_0_EMIOS_0_CH_2_X_INOUT;35:@50^2~65535*65535#[!//
SIUL2_0_PORT66_LPSPI3_LPSPI3_PCS2_INOUT;36:@250^4~65535*65535#[!//
SIUL2_0_PORT66_LPSPI0_LPSPI0_PCS2_INOUT;37:@223^2~65535*65535#[!//
SIUL2_0_PORT66_QUADSPI_QUADSPI_IOFA3_INOUT;40:@308^1~65535*65535#[!//
SIUL2_0_PORT67_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT67_EMIOS_0_EMIOS_0_CH_3_X_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT67_CAN0_CAN0_TX_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT67_LPUART0_LPUART0_TX_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT67_QUADSPI_QUADSPI_PCSFA_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT67_CMP0_CMP0_IN4_IN;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT67_SIUL_EIRQ_3_IN;19:@19^3~65535*65535#[!//
SIUL2_0_PORT67_EMIOS_0_EMIOS_0_CH_3_X_IN;20:@51^3~65535*65535#[!//
SIUL2_0_PORT67_LPUART0_LPUART0_TX_IN;21:@363^3~65535*65535#[!//
SIUL2_0_PORT67_EMIOS_0_EMIOS_0_CH_3_X_INOUT;35:@51^3~65535*65535#[!//
SIUL2_0_PORT67_LPUART0_LPUART0_TX_INOUT;37:@363^3~65535*65535#[!//
SIUL2_0_PORT68_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT68_EMIOS_0_EMIOS_0_CH_8_X_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT68_FXIO_FXIO_D5_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT68_CMP1_CMP1_IN3_IN;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT68_SIUL_EIRQ_4_IN;19:@20^3~65535*65535#[!//
SIUL2_0_PORT68_EMIOS_0_EMIOS_0_CH_8_X_IN;20:@56^2~65535*65535#[!//
SIUL2_0_PORT68_FXIO_FXIO_D5_IN;21:@157^8~65535*65535#[!//
SIUL2_0_PORT68_JTAG_JTAG_TCK_SWD_CLK_IN;22:@184^0~65535*65535#[!//
SIUL2_0_PORT68_EMIOS_0_EMIOS_0_CH_8_X_INOUT;35:@56^2~65535*65535#[!//
SIUL2_0_PORT68_FXIO_FXIO_D5_INOUT;37:@157^8~65535*65535#[!//
SIUL2_0_PORT69_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT69_EMIOS_0_EMIOS_0_CH_16_X_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT69_FXIO_FXIO_D4_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT69_SIUL_EIRQ_5_IN;19:@21^3~65535*65535#[!//
SIUL2_0_PORT69_EMIOS_0_EMIOS_0_CH_16_X_IN;20:@64^2~65535*65535#[!//
SIUL2_0_PORT69_FXIO_FXIO_D4_IN;21:@156^7~65535*65535#[!//
SIUL2_0_PORT69_JTAG_JTAG_TDI_IN;22:@185^0~65535*65535#[!//
SIUL2_0_PORT69_LPI2C1_LPI2C1_HREQ_IN;23:@216^2~65535*65535#[!//
SIUL2_0_PORT69_EMIOS_0_EMIOS_0_CH_16_X_INOUT;35:@64^2~65535*65535#[!//
SIUL2_0_PORT69_FXIO_FXIO_D4_INOUT;37:@156^7~65535*65535#[!//
SIUL2_0_PORT70_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT70_WKPU_WKPU_3_IN;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT70_ADC3_ADC3_P6_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT70_ADC5_ADC5_P4_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT70_SDADC_1_SDADC1_AN_2_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT70_CAN2_CAN2_RX_IN;19:@2^6~65535*65535#[!//
SIUL2_0_PORT70_SIUL_EIRQ_6_IN;20:@22^3~65535*65535#[!//
SIUL2_0_PORT70_FXIO_FXIO_D11_IN;21:@163^3~65535*65535#[!//
SIUL2_0_PORT70_LPUART1_LPUART1_RX_IN;22:@188^1~65535*65535#[!//
SIUL2_0_PORT70_LPSPI0_LPSPI0_PCS1_IN;23:@222^4~65535*65535#[!//
SIUL2_0_PORT70_LPSPI1_LPSPI1_PCS1_IN;24:@233^4~65535*65535#[!//
SIUL2_0_PORT71_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT71_WKPU_WKPU_2_IN;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT71_ADC3_ADC3_P7_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT71_ADC5_ADC5_P5_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT71_SDADC_1_SDADC1_AN_3_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT71_SIUL_EIRQ_7_IN;19:@23^3~65535*65535#[!//
SIUL2_0_PORT71_FXIO_FXIO_D10_IN;20:@162^3~65535*65535#[!//
SIUL2_0_PORT71_LPI2C0_LPI2C0_HREQ_IN;21:@211^2~65535*65535#[!//
SIUL2_0_PORT71_LPI2C1_LPI2C1_SCL_IN;22:@217^1~65535*65535#[!//
SIUL2_0_PORT71_LPSPI0_LPSPI0_PCS0_IN;23:@221^6~65535*65535#[!//
SIUL2_0_PORT72_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT72_LPI2C0_LPI2C0_SCL_OUT;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT72_CAN1_CAN1_TX_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT72_LCU1_LCU1_OUT7_OUT;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT72_LPSPI0_LPSPI0_SCK_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT72_FXIO_FXIO_D12_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT72_ETPU_A_ETPU_A_CH_22_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT72_LCU1_LCU1_OUT4_OUT;9:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT72_FLEXPWM_1_PWM_1_B_2_OUT;10:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT72_ADC0_ADC0_MA_1_OUT;11:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT72_EMIOS_0_EMIOS_0_CH_9_X_OUT;12:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT72_ADC5_ADC5_S9_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT72_SIUL_EIRQ_16_IN;19:@32^2~65535*65535#[!//
SIUL2_0_PORT72_EMIOS_0_EMIOS_0_CH_9_X_IN;20:@57^7~65535*65535#[!//
SIUL2_0_PORT72_FXIO_FXIO_D12_IN;21:@164^3~65535*65535#[!//
SIUL2_0_PORT72_LPUART1_LPUART1_RX_IN;22:@188^2~65535*65535#[!//
SIUL2_0_PORT72_LPI2C0_LPI2C0_SCL_IN;23:@212^1~65535*65535#[!//
SIUL2_0_PORT72_LPSPI0_LPSPI0_SCK_IN;24:@229^1~65535*65535#[!//
SIUL2_0_PORT72_LPUART0_LPUART0_CTS_IN;25:@360^2~65535*65535#[!//
SIUL2_0_PORT72_FLEXPWM_1_PWM_1_B_2_IN;26:@425^1~65535*65535#[!//
SIUL2_0_PORT72_ETPU_A_ETPU_A_CH_22_IN;27:@465^1~65535*65535#[!//
SIUL2_0_PORT72_LPI2C0_LPI2C0_SCL_INOUT;34:@212^1~65535*65535#[!//
SIUL2_0_PORT72_LPSPI0_LPSPI0_SCK_INOUT;39:@229^1~65535*65535#[!//
SIUL2_0_PORT72_FXIO_FXIO_D12_INOUT;40:@164^3~65535*65535#[!//
SIUL2_0_PORT72_ETPU_A_ETPU_A_CH_22_INOUT;41:@465^1~65535*65535#[!//
SIUL2_0_PORT72_FLEXPWM_1_PWM_1_B_2_INOUT;43:@425^1~65535*65535#[!//
SIUL2_0_PORT72_EMIOS_0_EMIOS_0_CH_9_X_INOUT;45:@57^7~65535*65535#[!//
SIUL2_0_PORT73_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT73_LPI2C0_LPI2C0_SDA_OUT;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT73_LPUART1_LPUART1_TX_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT73_LPUART0_LPUART0_RTS_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT73_LCU1_LCU1_OUT6_OUT;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT73_LPSPI0_LPSPI0_SIN_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT73_FXIO_FXIO_D13_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT73_ETPU_A_ETPU_A_CH_13_OUT;9:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT73_FLEXPWM_1_PWM_1_A_3_OUT;10:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT73_EMIOS_0_EMIOS_0_CH_8_X_OUT;11:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT73_WKPU_WKPU_10_IN;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT73_ADC6_ADC6_S8_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT73_CAN1_CAN1_RX_IN;19:@1^1~65535*65535#[!//
SIUL2_0_PORT73_SIUL_EIRQ_17_IN;20:@33^2~65535*65535#[!//
SIUL2_0_PORT73_EMIOS_0_EMIOS_0_CH_8_X_IN;21:@56^5~65535*65535#[!//
SIUL2_0_PORT73_FXIO_FXIO_D13_IN;22:@165^3~65535*65535#[!//
SIUL2_0_PORT73_LPI2C0_LPI2C0_SDA_IN;23:@214^1~65535*65535#[!//
SIUL2_0_PORT73_LPSPI0_LPSPI0_SIN_IN;24:@230^2~65535*65535#[!//
SIUL2_0_PORT73_LPUART1_LPUART1_TX_IN;25:@364^2~65535*65535#[!//
SIUL2_0_PORT73_FLEXPWM_1_PWM_1_A_3_IN;26:@424^1~65535*65535#[!//
SIUL2_0_PORT73_MSC0_LPUART_MSC0_RX_IN;27:@438^3~65535*65535#[!//
SIUL2_0_PORT73_ETPU_A_ETPU_A_CH_13_IN;28:@464^1~65535*65535#[!//
SIUL2_0_PORT73_LPI2C0_LPI2C0_SDA_INOUT;34:@214^1~65535*65535#[!//
SIUL2_0_PORT73_LPUART1_LPUART1_TX_INOUT;35:@364^2~65535*65535#[!//
SIUL2_0_PORT73_LPSPI0_LPSPI0_SIN_INOUT;39:@230^2~65535*65535#[!//
SIUL2_0_PORT73_FXIO_FXIO_D13_INOUT;40:@165^3~65535*65535#[!//
SIUL2_0_PORT73_ETPU_A_ETPU_A_CH_13_INOUT;42:@464^1~65535*65535#[!//
SIUL2_0_PORT73_FLEXPWM_1_PWM_1_A_3_INOUT;43:@424^1~65535*65535#[!//
SIUL2_0_PORT73_EMIOS_0_EMIOS_0_CH_8_X_INOUT;44:@56^5~65535*65535#[!//
SIUL2_0_PORT74_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT74_EMIOS_0_EMIOS_0_CH_6_X_OUT;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT74_CAN5_CAN5_TX_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT74_LPSPI2_LPSPI2_PCS1_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT74_LPSPI4_LPSPI4_PCS0_OUT;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT74_LCU1_LCU1_OUT11_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT74_LPUART3_LPUART3_TX_OUT;9:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT74_ETPU_A_ETPU_A_CH_23_OUT;10:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT74_FLEXPWM_1_PWM_1_X_3_OUT;11:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT74_FXIO_FXIO_D18_OUT;12:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT74_ETPU_B_ETPU_B_CH_5_OUT;13:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT74_ADC5_ADC5_S10_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT74_SIUL_EIRQ_18_IN;19:@34^2~65535*65535#[!//
SIUL2_0_PORT74_EMIOS_0_EMIOS_0_CH_6_X_IN;20:@54^4~65535*65535#[!//
SIUL2_0_PORT74_FXIO_FXIO_D18_IN;21:@170^5~65535*65535#[!//
SIUL2_0_PORT74_LPSPI2_LPSPI2_PCS1_IN;22:@242^3~65535*65535#[!//
SIUL2_0_PORT74_LPSPI4_LPSPI4_PCS0_IN;23:@255^1~65535*65535#[!//
SIUL2_0_PORT74_LPUART3_LPUART3_TX_IN;24:@366^6~65535*65535#[!//
SIUL2_0_PORT74_LPUART0_LPUART0_DSR_B_IN;25:@373^1~65535*65535#[!//
SIUL2_0_PORT74_MSC0_DSPI_MSC0_SIN_IN;26:@403^1~65535*65535#[!//
SIUL2_0_PORT74_ETPU_A_ETPU_A_CH_23_IN;27:@461^1~65535*65535#[!//
SIUL2_0_PORT74_ETPU_B_ETPU_B_CH_5_IN;28:@474^2~65535*65535#[!//
SIUL2_0_PORT74_FLEXPWM_1_PWM_1_X_3_IN;29:@484^1~65535*65535#[!//
SIUL2_0_PORT74_EMIOS_0_EMIOS_0_CH_6_X_INOUT;34:@54^4~65535*65535#[!//
SIUL2_0_PORT74_LPSPI2_LPSPI2_PCS1_INOUT;37:@242^3~65535*65535#[!//
SIUL2_0_PORT74_LPSPI4_LPSPI4_PCS0_INOUT;38:@255^1~65535*65535#[!//
SIUL2_0_PORT74_LPUART3_LPUART3_TX_INOUT;42:@366^6~65535*65535#[!//
SIUL2_0_PORT74_ETPU_A_ETPU_A_CH_23_INOUT;43:@461^1~65535*65535#[!//
SIUL2_0_PORT74_FLEXPWM_1_PWM_1_X_3_INOUT;44:@484^1~65535*65535#[!//
SIUL2_0_PORT74_FXIO_FXIO_D18_INOUT;45:@170^5~65535*65535#[!//
SIUL2_0_PORT74_ETPU_B_ETPU_B_CH_5_INOUT;46:@474^2~65535*65535#[!//
SIUL2_0_PORT75_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT75_LPUART0_LPUART0_DTR_B_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT75_FXIO_FXIO_D15_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT75_LPSPI4_LPSPI4_SOUT_OUT;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT75_FXIO_FXIO_D19_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT75_LCU1_LCU1_OUT10_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT75_ETPU_B_ETPU_B_CH_19_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT75_ETPU_B_ETPU_B_CH_6_OUT;9:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT75_WKPU_WKPU_18_IN;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT75_ADC5_ADC5_S11_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT75_FLEXPWM_1_PWM_1_FAULT_1_IN;19:@496^1~65535*65535#[!//
SIUL2_0_PORT75_CAN5_CAN5_RX_IN;20:@5^2~65535*65535#[!//
SIUL2_0_PORT75_SIUL_EIRQ_19_IN;21:@35^2~65535*65535#[!//
SIUL2_0_PORT75_FXIO_FXIO_D15_IN;22:@167^3~65535*65535#[!//
SIUL2_0_PORT75_FXIO_FXIO_D19_IN;23:@171^3~65535*65535#[!//
SIUL2_0_PORT75_LPUART3_LPUART3_RX_IN;24:@190^6~65535*65535#[!//
SIUL2_0_PORT75_LPSPI4_LPSPI4_SOUT_IN;25:@261^1~65535*65535#[!//
SIUL2_0_PORT75_TRGMUX_TRGMUX_IN5_IN;26:@349^2~65535*65535#[!//
SIUL2_0_PORT75_ETPU_B_ETPU_B_CH_19_IN;27:@460^1~65535*65535#[!//
SIUL2_0_PORT75_ETPU_B_ETPU_B_CH_6_IN;28:@478^1~65535*65535#[!//
SIUL2_0_PORT75_FXIO_FXIO_D15_INOUT;37:@167^3~65535*65535#[!//
SIUL2_0_PORT75_LPSPI4_LPSPI4_SOUT_INOUT;38:@261^1~65535*65535#[!//
SIUL2_0_PORT75_FXIO_FXIO_D19_INOUT;39:@171^3~65535*65535#[!//
SIUL2_0_PORT75_ETPU_B_ETPU_B_CH_19_INOUT;41:@460^1~65535*65535#[!//
SIUL2_0_PORT75_ETPU_B_ETPU_B_CH_6_INOUT;42:@478^1~65535*65535#[!//
SIUL2_0_PORT76_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT76_ADC1_ADC1_MA_2_OUT;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT76_EMIOS_0_EMIOS_0_CH_22_X_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT76_LPSPI2_LPSPI2_PCS1_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT76_FXIO_FXIO_D19_OUT;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT76_LCU1_LCU1_OUT9_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT76_SIUL_EIRQ_20_IN;19:@36^2~65535*65535#[!//
SIUL2_0_PORT76_EMIOS_0_EMIOS_0_CH_22_X_IN;20:@70^2~65535*65535#[!//
SIUL2_0_PORT76_FXIO_FXIO_D19_IN;21:@171^5~65535*65535#[!//
SIUL2_0_PORT76_LPUART2_LPUART2_RX_IN;22:@189^7~65535*65535#[!//
SIUL2_0_PORT76_LPSPI2_LPSPI2_PCS1_IN;23:@242^4~65535*65535#[!//
SIUL2_0_PORT76_EMAC_EMAC_MII_CRS_IN;24:@290^4~65535*65535#[!//
SIUL2_0_PORT76_EMAC_EMAC_MII_RMII_RX_ER_IN;25:@293^4~65535*65535#[!//
SIUL2_0_PORT76_EMIOS_0_EMIOS_0_CH_22_X_INOUT;36:@70^2~65535*65535#[!//
SIUL2_0_PORT76_LPSPI2_LPSPI2_PCS1_INOUT;37:@242^4~65535*65535#[!//
SIUL2_0_PORT76_FXIO_FXIO_D19_INOUT;38:@171^5~65535*65535#[!//
SIUL2_0_PORT77_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT77_EMIOS_0_EMIOS_0_CH_23_X_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT77_ADC1_ADC1_MA_1_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT77_FXIO_FXIO_D16_OUT;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT77_LCU1_LCU1_OUT8_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT77_LPUART2_LPUART2_TX_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT77_LPSPI2_LPSPI2_PCS2_OUT;9:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT77_SIUL_EIRQ_21_IN;19:@37^2~65535*65535#[!//
SIUL2_0_PORT77_EMIOS_0_EMIOS_0_CH_23_X_IN;20:@71^1~65535*65535#[!//
SIUL2_0_PORT77_FXIO_FXIO_D16_IN;21:@168^3~65535*65535#[!//
SIUL2_0_PORT77_LPSPI2_LPSPI2_PCS2_IN;22:@243^4~65535*65535#[!//
SIUL2_0_PORT77_EMAC_EMAC_MII_COL_IN;23:@289^5~65535*65535#[!//
SIUL2_0_PORT77_EMAC_EMAC_MII_RMII_RX_DV_RGMII_RXCTL_IN;24:@292^5~65535*65535#[!//
SIUL2_0_PORT77_LPUART2_LPUART2_TX_IN;25:@365^8~65535*65535#[!//
SIUL2_0_PORT77_QUADSPI_QUADSPI_INTA_IN;26:@437^3~65535*65535#[!//
SIUL2_0_PORT77_EMIOS_0_EMIOS_0_CH_23_X_INOUT;36:@71^1~65535*65535#[!//
SIUL2_0_PORT77_FXIO_FXIO_D16_INOUT;38:@168^3~65535*65535#[!//
SIUL2_0_PORT77_LPUART2_LPUART2_TX_INOUT;41:@365^8~65535*65535#[!//
SIUL2_0_PORT77_LPSPI2_LPSPI2_PCS2_INOUT;42:@243^4~65535*65535#[!//
SIUL2_0_PORT78_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT78_EMIOS_0_EMIOS_0_CH_10_X_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT78_LPSPI2_LPSPI2_PCS0_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT78_ADC0_ADC0_MA_1_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT78_LCU1_LCU1_OUT1_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT78_FXIO_FXIO_D16_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT78_WKPU_WKPU_4_IN;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT78_CAN2_CAN2_RX_IN;19:@2^2~65535*65535#[!//
SIUL2_0_PORT78_SIUL_EIRQ_22_IN;20:@38^2~65535*65535#[!//
SIUL2_0_PORT78_EMIOS_0_EMIOS_0_CH_10_X_IN;21:@58^1~65535*65535#[!//
SIUL2_0_PORT78_FXIO_FXIO_D16_IN;22:@168^1~65535*65535#[!//
SIUL2_0_PORT78_LPSPI2_LPSPI2_PCS0_IN;23:@241^2~65535*65535#[!//
SIUL2_0_PORT78_EMAC_EMAC_MII_COL_IN;24:@289^2~65535*65535#[!//
SIUL2_0_PORT78_EMAC_EMAC_MII_RMII_RX_ER_IN;25:@293^2~65535*65535#[!//
SIUL2_0_PORT78_EMAC_EMAC_MII_RMII_RXD_0_IN;26:@294^4~65535*65535#[!//
SIUL2_0_PORT78_EMAC_EMAC_MII_RXD2_IN;27:@301^3~65535*65535#[!//
SIUL2_0_PORT78_EMAC_EMAC_MII_RXD3_IN;28:@302^2~65535*65535#[!//
SIUL2_0_PORT78_EMIOS_0_EMIOS_0_CH_10_X_INOUT;35:@58^1~65535*65535#[!//
SIUL2_0_PORT78_LPSPI2_LPSPI2_PCS0_INOUT;36:@241^2~65535*65535#[!//
SIUL2_0_PORT78_FXIO_FXIO_D16_INOUT;40:@168^1~65535*65535#[!//
SIUL2_0_PORT79_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT79_CAN2_CAN2_TX_OUT;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT79_EMIOS_0_EMIOS_0_CH_11_X_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT79_LPSPI2_LPSPI2_SCK_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT79_ADC0_ADC0_MA_2_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT79_LPUART2_LPUART2_TX_OUT;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT79_LCU1_LCU1_OUT0_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT79_LPI2C1_LPI2C1_SCL_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT79_FXIO_FXIO_D18_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT79_SIUL_EIRQ_23_IN;19:@39^2~65535*65535#[!//
SIUL2_0_PORT79_EMIOS_0_EMIOS_0_CH_11_X_IN;20:@59^1~65535*65535#[!//
SIUL2_0_PORT79_FXIO_FXIO_D18_IN;21:@170^6~65535*65535#[!//
SIUL2_0_PORT79_LPI2C1_LPI2C1_SCL_IN;22:@217^6~65535*65535#[!//
SIUL2_0_PORT79_LPSPI2_LPSPI2_SCK_IN;23:@245^2~65535*65535#[!//
SIUL2_0_PORT79_EMAC_EMAC_MII_CRS_IN;24:@290^2~65535*65535#[!//
SIUL2_0_PORT79_EMAC_EMAC_MII_RMII_RX_DV_RGMII_RXCTL_IN;25:@292^2~65535*65535#[!//
SIUL2_0_PORT79_EMAC_EMAC_MII_RMII_RXD_0_IN;26:@294^6~65535*65535#[!//
SIUL2_0_PORT79_EMAC_EMAC_MII_RMII_RXD_1_IN;27:@295^6~65535*65535#[!//
SIUL2_0_PORT79_EMAC_EMAC_MII_RXD2_IN;28:@301^2~65535*65535#[!//
SIUL2_0_PORT79_EMAC_EMAC_MII_RXD3_IN;29:@302^4~65535*65535#[!//
SIUL2_0_PORT79_LPUART2_LPUART2_TX_IN;30:@365^2~65535*65535#[!//
SIUL2_0_PORT79_EMIOS_0_EMIOS_0_CH_11_X_INOUT;35:@59^1~65535*65535#[!//
SIUL2_0_PORT79_LPSPI2_LPSPI2_SCK_INOUT;36:@245^2~65535*65535#[!//
SIUL2_0_PORT79_LPUART2_LPUART2_TX_INOUT;38:@365^2~65535*65535#[!//
SIUL2_0_PORT79_LPI2C1_LPI2C1_SCL_INOUT;40:@217^6~65535*65535#[!//
SIUL2_0_PORT79_FXIO_FXIO_D18_INOUT;41:@170^6~65535*65535#[!//
SIUL2_0_PORT80_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT80_LPSPI3_LPSPI3_SIN_OUT;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT80_LPI2C1_LPI2C1_SDAS_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT80_FXIO_FXIO_D15_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT80_LPI2C1_LPI2C1_SDA_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT80_EMIOS_0_EMIOS_0_CH_9_X_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT80_WKPU_WKPU_3_IN;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT80_CAN2_CAN2_RX_IN;19:@2^1~65535*65535#[!//
SIUL2_0_PORT80_EMIOS_0_EMIOS_0_CH_9_X_IN;20:@57^6~65535*65535#[!//
SIUL2_0_PORT80_FXIO_FXIO_D15_IN;21:@167^1~65535*65535#[!//
SIUL2_0_PORT80_LPUART2_LPUART2_RX_IN;22:@189^5~65535*65535#[!//
SIUL2_0_PORT80_LPI2C1_LPI2C1_SDA_IN;23:@219^5~65535*65535#[!//
SIUL2_0_PORT80_LPI2C1_LPI2C1_SDAS_IN;24:@220^1~65535*65535#[!//
SIUL2_0_PORT80_LPSPI3_LPSPI3_SIN_IN;25:@253^3~65535*65535#[!//
SIUL2_0_PORT80_EMAC_EMAC_MII_RMII_RX_ER_IN;26:@293^1~65535*65535#[!//
SIUL2_0_PORT80_EMAC_EMAC_MII_RX_CLK_IN;27:@300^6~65535*65535#[!//
SIUL2_0_PORT80_LPSPI3_LPSPI3_SIN_INOUT;34:@253^3~65535*65535#[!//
SIUL2_0_PORT80_LPI2C1_LPI2C1_SDAS_INOUT;37:@220^1~65535*65535#[!//
SIUL2_0_PORT80_FXIO_FXIO_D15_INOUT;39:@167^1~65535*65535#[!//
SIUL2_0_PORT80_LPI2C1_LPI2C1_SDA_INOUT;40:@219^5~65535*65535#[!//
SIUL2_0_PORT80_EMIOS_0_EMIOS_0_CH_9_X_INOUT;41:@57^6~65535*65535#[!//
SIUL2_0_PORT81_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT81_LPSPI3_LPSPI3_SCK_OUT;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT81_CAN2_CAN2_TX_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT81_LPI2C1_LPI2C1_SCLS_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT81_EMAC_EMAC_MII_RMII_RX_DV_RGMII_RXCTL_OUT;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT81_FXIO_FXIO_D14_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT81_FXIO_FXIO_D2_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT81_QUADSPI_QUADSPI_IOFA7_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT81_ETPU_A_ETPU_A_CH_29_OUT;9:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT81_ETPU_B_ETPU_B_CH_19_OUT;10:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT81_TRACE_TRACE_ETM_D3_OUT;11:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT81_ETPU_A_ETPU_A_CH_29_IN;19:@503^1~65535*65535#[!//
SIUL2_0_PORT81_FXIO_FXIO_D2_IN;20:@154^10~65535*65535#[!//
SIUL2_0_PORT81_FXIO_FXIO_D14_IN;21:@166^1~65535*65535#[!//
SIUL2_0_PORT81_LPI2C1_LPI2C1_SCLS_IN;22:@218^2~65535*65535#[!//
SIUL2_0_PORT81_LPSPI3_LPSPI3_SCK_IN;23:@252^3~65535*65535#[!//
SIUL2_0_PORT81_EMAC_EMAC_MII_RMII_RX_DV_RGMII_RXCTL_IN;24:@292^1~65535*65535#[!//
SIUL2_0_PORT81_QUADSPI_QUADSPI_IOFA7_IN;25:@422^1~65535*65535#[!//
SIUL2_0_PORT81_ETPU_B_ETPU_B_CH_19_IN;26:@460^2~65535*65535#[!//
SIUL2_0_PORT81_LPSPI3_LPSPI3_SCK_INOUT;34:@252^3~65535*65535#[!//
SIUL2_0_PORT81_LPI2C1_LPI2C1_SCLS_INOUT;37:@218^2~65535*65535#[!//
SIUL2_0_PORT81_EMAC_EMAC_MII_RMII_RX_DV_RGMII_RXCTL_INOUT;38:@292^1~65535*65535#[!//
SIUL2_0_PORT81_FXIO_FXIO_D14_INOUT;39:@166^1~65535*65535#[!//
SIUL2_0_PORT81_FXIO_FXIO_D2_INOUT;40:@154^10~65535*65535#[!//
SIUL2_0_PORT81_QUADSPI_QUADSPI_IOFA7_INOUT;41:@422^1~65535*65535#[!//
SIUL2_0_PORT81_ETPU_A_ETPU_A_CH_29_INOUT;42:@503^1~65535*65535#[!//
SIUL2_0_PORT81_ETPU_B_ETPU_B_CH_19_INOUT;43:@460^2~65535*65535#[!//
SIUL2_0_PORT82_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT82_EMAC_EMAC_MII_RMII_TXD_0_OUT;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT82_FXIO_FXIO_D6_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT82_FXIO_FXIO_D12_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT82_EMAC_EMAC_MII_RMII_TXD_1_OUT;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT82_LCU1_LCU1_OUT7_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT82_EMAC_EMAC_MII_TXD2_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT82_LPSPI2_LPSPI2_PCS3_OUT;9:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT82_WKPU_WKPU_36_IN;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT82_FXIO_FXIO_D6_IN;19:@158^9~65535*65535#[!//
SIUL2_0_PORT82_FXIO_FXIO_D12_IN;20:@164^2~65535*65535#[!//
SIUL2_0_PORT82_LPUART2_LPUART2_RX_IN;21:@189^8~65535*65535#[!//
SIUL2_0_PORT82_LPSPI2_LPSPI2_PCS3_IN;22:@244^4~65535*65535#[!//
SIUL2_0_PORT82_FXIO_FXIO_D6_INOUT;35:@158^9~65535*65535#[!//
SIUL2_0_PORT82_FXIO_FXIO_D12_INOUT;36:@164^2~65535*65535#[!//
SIUL2_0_PORT82_LPSPI2_LPSPI2_PCS3_INOUT;42:@244^4~65535*65535#[!//
SIUL2_0_PORT83_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT83_FXIO_FXIO_D13_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT83_LPSPI2_LPSPI2_PCS1_OUT;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT83_LCU1_LCU1_OUT6_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT83_EMAC_EMAC_MII_RMII_TXD_0_OUT;9:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT83_LPUART3_LPUART3_TX_OUT;10:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT83_FXIO_FXIO_D13_IN;19:@165^2~65535*65535#[!//
SIUL2_0_PORT83_LPSPI2_LPSPI2_PCS1_IN;20:@242^2~65535*65535#[!//
SIUL2_0_PORT83_EMAC_EMAC_MII_RMII_TX_CLK_IN;21:@296^6~65535*65535#[!//
SIUL2_0_PORT83_LPUART3_LPUART3_TX_IN;22:@366^7~65535*65535#[!//
SIUL2_0_PORT83_FXIO_FXIO_D13_INOUT;36:@165^2~65535*65535#[!//
SIUL2_0_PORT83_LPSPI2_LPSPI2_PCS1_INOUT;38:@242^2~65535*65535#[!//
SIUL2_0_PORT83_LPUART3_LPUART3_TX_INOUT;43:@366^7~65535*65535#[!//
SIUL2_0_PORT84_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT84_FXIO_FXIO_D14_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT84_ADC1_ADC1_MA_2_OUT;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT84_LCU1_LCU1_OUT5_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT84_EMAC_EMAC_PPS0_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT84_CMP0_CMP0_RRT_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT84_ETPU_B_ETPU_B_CH_30_OUT;9:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT84_ETPU_A_ETPU_A_CH_22_OUT;10:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT84_WKPU_WKPU_43_IN;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT84_SIUL_EIRQ_16_IN;19:@32^3~65535*65535#[!//
SIUL2_0_PORT84_EMAC_EMAC_PPS0_IN;20:@144^6~65535*65535#[!//
SIUL2_0_PORT84_FXIO_FXIO_D14_IN;21:@166^2~65535*65535#[!//
SIUL2_0_PORT84_LPUART3_LPUART3_RX_IN;22:@190^7~65535*65535#[!//
SIUL2_0_PORT84_ETPU_B_ETPU_B_CH_30_IN;23:@386^1~65535*65535#[!//
SIUL2_0_PORT84_TRACE_EVTI_1_IN;24:@389^2~65535*65535#[!//
SIUL2_0_PORT84_QUADSPI_QUADSPI_INTA_IN;25:@437^6~65535*65535#[!//
SIUL2_0_PORT84_ETPU_A_ETPU_A_CH_22_IN;26:@465^2~65535*65535#[!//
SIUL2_0_PORT84_FXIO_FXIO_D14_INOUT;36:@166^2~65535*65535#[!//
SIUL2_0_PORT84_EMAC_EMAC_PPS0_INOUT;40:@144^6~65535*65535#[!//
SIUL2_0_PORT84_ETPU_B_ETPU_B_CH_30_INOUT;42:@386^1~65535*65535#[!//
SIUL2_0_PORT84_ETPU_A_ETPU_A_CH_22_INOUT;43:@465^2~65535*65535#[!//
SIUL2_0_PORT85_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT85_EMAC_EMAC_PPS1_OUT;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT85_FXIO_FXIO_D15_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT85_ADC1_ADC1_MA_1_OUT;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT85_LCU1_LCU1_OUT4_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT85_CAN0_CAN0_TX_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT85_ETPU_B_ETPU_B_CH_31_OUT;9:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT85_ETPU_A_ETPU_A_CH_23_OUT;10:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT85_TRACE_EVTO_1_OUT;11:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT85_SIUL_EIRQ_17_IN;19:@33^3~65535*65535#[!//
SIUL2_0_PORT85_EMAC_EMAC_PPS1_IN;20:@145^4~65535*65535#[!//
SIUL2_0_PORT85_FXIO_FXIO_D15_IN;21:@167^2~65535*65535#[!//
SIUL2_0_PORT85_ETPU_B_ETPU_B_CH_31_IN;22:@387^1~65535*65535#[!//
SIUL2_0_PORT85_ETPU_A_ETPU_A_CH_23_IN;23:@461^2~65535*65535#[!//
SIUL2_0_PORT85_EMAC_EMAC_PPS1_INOUT;34:@145^4~65535*65535#[!//
SIUL2_0_PORT85_FXIO_FXIO_D15_INOUT;36:@167^2~65535*65535#[!//
SIUL2_0_PORT85_ETPU_B_ETPU_B_CH_31_INOUT;42:@387^1~65535*65535#[!//
SIUL2_0_PORT85_ETPU_A_ETPU_A_CH_23_INOUT;43:@461^2~65535*65535#[!//
SIUL2_0_PORT87_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT87_FXIO_FXIO_D16_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT87_LCU1_LCU1_OUT0_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT87_ADC1_ADC1_MA_2_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT87_ETPU_A_ETPU_A_CH_15_OUT;9:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT87_EMIOS_0_EMIOS_0_CH_12_X_OUT;10:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT87_LPSPI4_LPSPI4_PCS2_OUT;11:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT87_TRACE_EVTO_0_OUT;12:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT87_WKPU_WKPU_44_IN;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT87_CAN0_CAN0_RX_IN;19:@0^6~65535*65535#[!//
SIUL2_0_PORT87_SIUL_EIRQ_18_IN;20:@34^3~65535*65535#[!//
SIUL2_0_PORT87_EMIOS_0_EMIOS_0_CH_12_X_IN;21:@60^4~65535*65535#[!//
SIUL2_0_PORT87_FXIO_FXIO_D16_IN;22:@168^2~65535*65535#[!//
SIUL2_0_PORT87_LPSPI4_LPSPI4_PCS2_IN;23:@257^4~65535*65535#[!//
SIUL2_0_PORT87_QUADSPI_QUADSPI_INTA_IN;24:@437^7~65535*65535#[!//
SIUL2_0_PORT87_ETPU_A_ETPU_A_CH_15_IN;25:@469^1~65535*65535#[!//
SIUL2_0_PORT87_FXIO_FXIO_D16_INOUT;36:@168^2~65535*65535#[!//
SIUL2_0_PORT87_ETPU_A_ETPU_A_CH_15_INOUT;42:@469^1~65535*65535#[!//
SIUL2_0_PORT87_EMIOS_0_EMIOS_0_CH_12_X_INOUT;43:@60^4~65535*65535#[!//
SIUL2_0_PORT87_LPSPI4_LPSPI4_PCS2_INOUT;44:@257^4~65535*65535#[!//
SIUL2_0_PORT88_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT88_FXIO_FXIO_D17_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT88_LCU1_LCU1_OUT1_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT88_TRGMUX_TRGMUX_OUT15_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT88_CAN1_CAN1_TX_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT88_ETPU_B_ETPU_B_CH_21_OUT;9:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT88_ETPU_A_ETPU_A_CH_12_OUT;10:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT88_LPSPI4_LPSPI4_PCS3_OUT;11:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT88_WKPU_WKPU_46_IN;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT88_ADC6_ADC6_S11_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT88_FLEXPWM_1_PWM_1_FAULT_3_IN;19:@497^1~65535*65535#[!//
SIUL2_0_PORT88_SIUL_EIRQ_19_IN;20:@35^3~65535*65535#[!//
SIUL2_0_PORT88_FXIO_FXIO_D17_IN;21:@169^2~65535*65535#[!//
SIUL2_0_PORT88_LPSPI4_LPSPI4_PCS3_IN;22:@258^4~65535*65535#[!//
SIUL2_0_PORT88_TRGMUX_TRGMUX_IN7_IN;23:@351^2~65535*65535#[!//
SIUL2_0_PORT88_FLEXPWM_1_PWM_1_EXT_CLK_IN;24:@432^1~65535*65535#[!//
SIUL2_0_PORT88_ETPU_B_ETPU_B_CH_21_IN;25:@470^1~65535*65535#[!//
SIUL2_0_PORT88_ETPU_A_ETPU_A_CH_12_IN;26:@481^1~65535*65535#[!//
SIUL2_0_PORT88_FXIO_FXIO_D17_INOUT;36:@169^2~65535*65535#[!//
SIUL2_0_PORT88_ETPU_B_ETPU_B_CH_21_INOUT;42:@470^1~65535*65535#[!//
SIUL2_0_PORT88_ETPU_A_ETPU_A_CH_12_INOUT;43:@481^1~65535*65535#[!//
SIUL2_0_PORT88_LPSPI4_LPSPI4_PCS3_INOUT;44:@258^4~65535*65535#[!//
SIUL2_0_PORT89_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT89_FXIO_FXIO_D18_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT89_LPSPI4_LPSPI4_PCS1_OUT;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT89_LCU1_LCU1_OUT2_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT89_ETPU_B_ETPU_B_CH_20_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT89_ETPU_B_ETPU_B_CH_8_OUT;9:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT89_ADC0_ADC0_MA_2_OUT;10:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT89_WKPU_WKPU_45_IN;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT89_ADC6_ADC6_S10_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT89_FLEXPWM_1_PWM_1_FAULT_2_IN;19:@498^1~65535*65535#[!//
SIUL2_0_PORT89_CAN1_CAN1_RX_IN;20:@1^6~65535*65535#[!//
SIUL2_0_PORT89_SIUL_EIRQ_20_IN;21:@36^3~65535*65535#[!//
SIUL2_0_PORT89_FXIO_FXIO_D18_IN;22:@170^2~65535*65535#[!//
SIUL2_0_PORT89_LPSPI4_LPSPI4_PCS1_IN;23:@256^4~65535*65535#[!//
SIUL2_0_PORT89_TRGMUX_TRGMUX_IN6_IN;24:@350^2~65535*65535#[!//
SIUL2_0_PORT89_FLEXPWM_1_PWM_1_EXT_FORCE_IN;25:@433^1~65535*65535#[!//
SIUL2_0_PORT89_ETPU_B_ETPU_B_CH_20_IN;26:@471^1~65535*65535#[!//
SIUL2_0_PORT89_ETPU_B_ETPU_B_CH_8_IN;27:@482^1~65535*65535#[!//
SIUL2_0_PORT89_FXIO_FXIO_D18_INOUT;36:@170^2~65535*65535#[!//
SIUL2_0_PORT89_LPSPI4_LPSPI4_PCS1_INOUT;38:@256^4~65535*65535#[!//
SIUL2_0_PORT89_ETPU_B_ETPU_B_CH_20_INOUT;41:@471^1~65535*65535#[!//
SIUL2_0_PORT89_ETPU_B_ETPU_B_CH_8_INOUT;42:@482^1~65535*65535#[!//
SIUL2_0_PORT90_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT90_FXIO_FXIO_D19_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT90_LCU1_LCU1_OUT9_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT90_LPSPI4_LPSPI4_SIN_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT90_ETPU_B_ETPU_B_CH_18_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT90_ADC1_ADC1_MA_1_OUT;9:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT90_EMIOS_0_EMIOS_0_CH_5_X_OUT;10:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT90_WKPU_WKPU_48_IN;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT90_FLEXPWM_1_PWM_1_FAULT_0_IN;19:@499^1~65535*65535#[!//
SIUL2_0_PORT90_CAN5_CAN5_RX_IN;20:@5^5~65535*65535#[!//
SIUL2_0_PORT90_SIUL_EIRQ_21_IN;21:@37^3~65535*65535#[!//
SIUL2_0_PORT90_EMIOS_0_EMIOS_0_CH_5_X_IN;22:@53^6~65535*65535#[!//
SIUL2_0_PORT90_FXIO_FXIO_D19_IN;23:@171^2~65535*65535#[!//
SIUL2_0_PORT90_LPSPI4_LPSPI4_SIN_IN;24:@260^1~65535*65535#[!//
SIUL2_0_PORT90_TRGMUX_TRGMUX_IN4_IN;25:@348^2~65535*65535#[!//
SIUL2_0_PORT90_ETPU_B_ETPU_B_CH_18_IN;26:@472^1~65535*65535#[!//
SIUL2_0_PORT90_FXIO_FXIO_D19_INOUT;36:@171^2~65535*65535#[!//
SIUL2_0_PORT90_LPSPI4_LPSPI4_SIN_INOUT;40:@260^1~65535*65535#[!//
SIUL2_0_PORT90_ETPU_B_ETPU_B_CH_18_INOUT;41:@472^1~65535*65535#[!//
SIUL2_0_PORT90_EMIOS_0_EMIOS_0_CH_5_X_INOUT;43:@53^6~65535*65535#[!//
SIUL2_0_PORT91_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT91_CAN5_CAN5_TX_OUT;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT91_FXIO_FXIO_D20_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT91_ADC1_ADC1_MA_0_OUT;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT91_LCU1_LCU1_OUT3_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT91_LPSPI4_LPSPI4_SCK_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT91_ETPU_A_ETPU_A_CH_14_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT91_LCU1_LCU1_OUT10_OUT;9:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT91_FLEXPWM_1_PWM_1_X_2_OUT;10:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT91_MSC0_DSPI_MSC0_SOUT_OUT;11:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT91_FLEXPWM_1_PWM_1_X_2_IN;19:@490^1~65535*65535#[!//
SIUL2_0_PORT91_SIUL_EIRQ_22_IN;20:@38^3~65535*65535#[!//
SIUL2_0_PORT91_FXIO_FXIO_D20_IN;21:@172^2~65535*65535#[!//
SIUL2_0_PORT91_LPI2C0_LPI2C0_HREQ_IN;22:@211^3~65535*65535#[!//
SIUL2_0_PORT91_LPSPI4_LPSPI4_SCK_IN;23:@259^1~65535*65535#[!//
SIUL2_0_PORT91_ETPU_A_ETPU_A_CH_14_IN;24:@473^1~65535*65535#[!//
SIUL2_0_PORT91_FXIO_FXIO_D20_INOUT;36:@172^2~65535*65535#[!//
SIUL2_0_PORT91_LPSPI4_LPSPI4_SCK_INOUT;40:@259^1~65535*65535#[!//
SIUL2_0_PORT91_ETPU_A_ETPU_A_CH_14_INOUT;41:@473^1~65535*65535#[!//
SIUL2_0_PORT91_FLEXPWM_1_PWM_1_X_2_INOUT;43:@490^1~65535*65535#[!//
SIUL2_0_PORT92_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT92_CAN3_CAN3_TX_OUT;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT92_FXIO_FXIO_D21_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT92_FXIO_FXIO_D2_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT92_LPI2C1_LPI2C1_SCL_OUT;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT92_LCU1_LCU1_OUT8_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT92_ETPU_B_ETPU_B_CH_5_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT92_LCU1_LCU1_OUT7_OUT;9:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT92_FLEXPWM_1_PWM_1_B_3_OUT;10:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT92_MSC0_DSPI_MSC0_PCS_1_OUT;11:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT92_ADC6_ADC6_S9_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT92_FXIO_FXIO_D2_IN;19:@154^7~65535*65535#[!//
SIUL2_0_PORT92_FXIO_FXIO_D21_IN;20:@173^2~65535*65535#[!//
SIUL2_0_PORT92_LPI2C1_LPI2C1_SCL_IN;21:@217^4~65535*65535#[!//
SIUL2_0_PORT92_LPUART1_LPUART1_RIN_B_IN;22:@376^2~65535*65535#[!//
SIUL2_0_PORT92_FLEXPWM_1_PWM_1_B_3_IN;23:@428^1~65535*65535#[!//
SIUL2_0_PORT92_ETPU_B_ETPU_B_CH_5_IN;24:@474^1~65535*65535#[!//
SIUL2_0_PORT92_FXIO_FXIO_D21_INOUT;36:@173^2~65535*65535#[!//
SIUL2_0_PORT92_FXIO_FXIO_D2_INOUT;37:@154^7~65535*65535#[!//
SIUL2_0_PORT92_LPI2C1_LPI2C1_SCL_INOUT;38:@217^4~65535*65535#[!//
SIUL2_0_PORT92_ETPU_B_ETPU_B_CH_5_INOUT;41:@474^1~65535*65535#[!//
SIUL2_0_PORT92_FLEXPWM_1_PWM_1_B_3_INOUT;43:@428^1~65535*65535#[!//
SIUL2_0_PORT93_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT93_FXIO_FXIO_D22_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT93_LPI2C1_LPI2C1_SDA_OUT;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT93_FXIO_FXIO_D3_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT93_ETPU_A_ETPU_A_CH_21_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT93_LCU1_LCU1_OUT5_OUT;9:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT93_FLEXPWM_1_PWM_1_A_2_OUT;10:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT93_EMIOS_0_EMIOS_0_CH_10_X_OUT;11:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT93_WKPU_WKPU_47_IN;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT93_ADC5_ADC5_S8_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT93_CAN3_CAN3_RX_IN;19:@3^3~65535*65535#[!//
SIUL2_0_PORT93_SIUL_EIRQ_23_IN;20:@39^3~65535*65535#[!//
SIUL2_0_PORT93_EMIOS_0_EMIOS_0_CH_10_X_IN;21:@58^5~65535*65535#[!//
SIUL2_0_PORT93_FXIO_FXIO_D3_IN;22:@155^6~65535*65535#[!//
SIUL2_0_PORT93_FXIO_FXIO_D22_IN;23:@174^2~65535*65535#[!//
SIUL2_0_PORT93_LPI2C1_LPI2C1_SDA_IN;24:@219^3~65535*65535#[!//
SIUL2_0_PORT93_LPUART1_LPUART1_DCD_B_IN;25:@377^2~65535*65535#[!//
SIUL2_0_PORT93_FLEXPWM_1_PWM_1_A_2_IN;26:@429^1~65535*65535#[!//
SIUL2_0_PORT93_ETPU_A_ETPU_A_CH_21_IN;27:@475^1~65535*65535#[!//
SIUL2_0_PORT93_FXIO_FXIO_D22_INOUT;36:@174^2~65535*65535#[!//
SIUL2_0_PORT93_LPI2C1_LPI2C1_SDA_INOUT;38:@219^3~65535*65535#[!//
SIUL2_0_PORT93_FXIO_FXIO_D3_INOUT;40:@155^6~65535*65535#[!//
SIUL2_0_PORT93_ETPU_A_ETPU_A_CH_21_INOUT;41:@475^1~65535*65535#[!//
SIUL2_0_PORT93_FLEXPWM_1_PWM_1_A_2_INOUT;43:@429^1~65535*65535#[!//
SIUL2_0_PORT93_EMIOS_0_EMIOS_0_CH_10_X_INOUT;44:@58^5~65535*65535#[!//
SIUL2_0_PORT94_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT94_CAN4_CAN4_TX_OUT;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT94_FXIO_FXIO_D0_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT94_FXIO_FXIO_D23_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT94_ETPU_A_ETPU_A_CH_19_OUT;9:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT94_LCU1_LCU1_OUT3_OUT;10:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT94_FLEXPWM_1_PWM_1_A_1_OUT;11:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT94_CMP1_CMP1_OUT_OUT;12:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT94_FXIO_FXIO_D0_IN;19:@152^4~65535*65535#[!//
SIUL2_0_PORT94_FXIO_FXIO_D23_IN;20:@175^2~65535*65535#[!//
SIUL2_0_PORT94_LPUART1_LPUART1_DSR_B_IN;21:@378^2~65535*65535#[!//
SIUL2_0_PORT94_FLEXPWM_1_PWM_1_A_1_IN;22:@430^1~65535*65535#[!//
SIUL2_0_PORT94_ETPU_A_ETPU_A_CH_19_IN;23:@476^1~65535*65535#[!//
SIUL2_0_PORT94_FXIO_FXIO_D0_INOUT;36:@152^4~65535*65535#[!//
SIUL2_0_PORT94_FXIO_FXIO_D23_INOUT;40:@175^2~65535*65535#[!//
SIUL2_0_PORT94_ETPU_A_ETPU_A_CH_19_INOUT;42:@476^1~65535*65535#[!//
SIUL2_0_PORT94_FLEXPWM_1_PWM_1_A_1_INOUT;44:@430^1~65535*65535#[!//
SIUL2_0_PORT95_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT95_FXIO_FXIO_D1_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT95_LPUART1_LPUART1_DTR_B_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT95_FXIO_FXIO_D24_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT95_ETPU_A_ETPU_A_CH_17_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT95_LCU1_LCU1_OUT1_OUT;9:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT95_FLEXPWM_1_PWM_1_A_0_OUT;10:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT95_EMIOS_0_EMIOS_0_CH_14_X_OUT;11:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT95_WKPU_WKPU_49_IN;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT95_ADC3_ADC3_S10_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT95_CAN4_CAN4_RX_IN;19:@4^3~65535*65535#[!//
SIUL2_0_PORT95_EMIOS_0_EMIOS_0_CH_14_X_IN;20:@62^5~65535*65535#[!//
SIUL2_0_PORT95_FXIO_FXIO_D1_IN;21:@153^4~65535*65535#[!//
SIUL2_0_PORT95_FXIO_FXIO_D24_IN;22:@176^2~65535*65535#[!//
SIUL2_0_PORT95_FLEXPWM_1_PWM_1_A_0_IN;23:@431^1~65535*65535#[!//
SIUL2_0_PORT95_ETPU_A_ETPU_A_CH_17_IN;24:@477^1~65535*65535#[!//
SIUL2_0_PORT95_FXIO_FXIO_D1_INOUT;36:@153^4~65535*65535#[!//
SIUL2_0_PORT95_FXIO_FXIO_D24_INOUT;40:@176^2~65535*65535#[!//
SIUL2_0_PORT95_ETPU_A_ETPU_A_CH_17_INOUT;41:@477^1~65535*65535#[!//
SIUL2_0_PORT95_FLEXPWM_1_PWM_1_A_0_INOUT;43:@431^1~65535*65535#[!//
SIUL2_0_PORT95_EMIOS_0_EMIOS_0_CH_14_X_INOUT;44:@62^5~65535*65535#[!//
SIUL2_0_PORT96_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT96_EMIOS_0_EMIOS_0_CH_2_X_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT96_LPSPI3_LPSPI3_SOUT_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT96_EMIOS_0_EMIOS_0_CH_16_X_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT96_FXIO_FXIO_D0_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT96_TRGMUX_TRGMUX_OUT1_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT96_ETPU_B_ETPU_B_CH_17_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT96_ETPU_A_ETPU_A_CH_7_OUT;10:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT96_LCU1_LCU1_OUT11_OUT;11:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT96_WKPU_WKPU_6_IN;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT96_ADC2_ADC2_S8_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT96_ADC0_ADC0_P1_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT96_ETPU_B_ETPU_B_CH_17_IN;19:@510^1~65535*65535#[!//
SIUL2_0_PORT96_SIUL_EIRQ_8_IN;20:@24^3~65535*65535#[!//
SIUL2_0_PORT96_EMIOS_0_EMIOS_0_CH_2_X_IN;21:@50^1~65535*65535#[!//
SIUL2_0_PORT96_EMIOS_0_EMIOS_0_CH_16_X_IN;22:@64^1~65535*65535#[!//
SIUL2_0_PORT96_FXIO_FXIO_D0_IN;23:@152^1~65535*65535#[!//
SIUL2_0_PORT96_LPUART1_LPUART1_RX_IN;24:@188^9~65535*65535#[!//
SIUL2_0_PORT96_LPSPI3_LPSPI3_SOUT_IN;25:@254^1~65535*65535#[!//
SIUL2_0_PORT96_LPUART0_LPUART0_CTS_IN;26:@360^3~65535*65535#[!//
SIUL2_0_PORT96_ETPU_A_ETPU_A_CH_7_IN;27:@458^3~65535*65535#[!//
SIUL2_0_PORT96_EMIOS_0_EMIOS_0_CH_2_X_INOUT;35:@50^1~65535*65535#[!//
SIUL2_0_PORT96_LPSPI3_LPSPI3_SOUT_INOUT;36:@254^1~65535*65535#[!//
SIUL2_0_PORT96_EMIOS_0_EMIOS_0_CH_16_X_INOUT;37:@64^1~65535*65535#[!//
SIUL2_0_PORT96_FXIO_FXIO_D0_INOUT;39:@152^1~65535*65535#[!//
SIUL2_0_PORT96_ETPU_B_ETPU_B_CH_17_INOUT;41:@510^1~65535*65535#[!//
SIUL2_0_PORT96_ETPU_A_ETPU_A_CH_7_INOUT;43:@458^3~65535*65535#[!//
SIUL2_0_PORT97_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT97_EMIOS_0_EMIOS_0_CH_3_X_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT97_LPSPI3_LPSPI3_SCK_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT97_EMIOS_0_EMIOS_0_CH_17_X_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT97_FXIO_FXIO_D1_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT97_TRGMUX_TRGMUX_OUT2_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT97_LPUART1_LPUART1_TX_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT97_LPUART0_LPUART0_RTS_OUT;9:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT97_ETPU_B_ETPU_B_CH_12_OUT;10:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT97_ETPU_A_ETPU_A_CH_2_OUT;11:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT97_LCU1_LCU1_OUT10_OUT;12:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT97_ADC1_ADC1_S13_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT97_ADC0_ADC0_P0_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT97_ETPU_B_ETPU_B_CH_12_IN;19:@509^1~65535*65535#[!//
SIUL2_0_PORT97_SIUL_EIRQ_9_IN;20:@25^3~65535*65535#[!//
SIUL2_0_PORT97_EMIOS_0_EMIOS_0_CH_3_X_IN;21:@51^2~65535*65535#[!//
SIUL2_0_PORT97_EMIOS_0_EMIOS_0_CH_17_X_IN;22:@65^1~65535*65535#[!//
SIUL2_0_PORT97_FXIO_FXIO_D1_IN;23:@153^1~65535*65535#[!//
SIUL2_0_PORT97_LPSPI3_LPSPI3_SCK_IN;24:@252^1~65535*65535#[!//
SIUL2_0_PORT97_LPUART1_LPUART1_TX_IN;25:@364^9~65535*65535#[!//
SIUL2_0_PORT97_ETPU_A_ETPU_A_CH_2_IN;26:@446^4~65535*65535#[!//
SIUL2_0_PORT97_EMIOS_0_EMIOS_0_CH_3_X_INOUT;35:@51^2~65535*65535#[!//
SIUL2_0_PORT97_LPSPI3_LPSPI3_SCK_INOUT;36:@252^1~65535*65535#[!//
SIUL2_0_PORT97_EMIOS_0_EMIOS_0_CH_17_X_INOUT;37:@65^1~65535*65535#[!//
SIUL2_0_PORT97_FXIO_FXIO_D1_INOUT;39:@153^1~65535*65535#[!//
SIUL2_0_PORT97_LPUART1_LPUART1_TX_INOUT;41:@364^9~65535*65535#[!//
SIUL2_0_PORT97_ETPU_B_ETPU_B_CH_12_INOUT;43:@509^1~65535*65535#[!//
SIUL2_0_PORT97_ETPU_A_ETPU_A_CH_2_INOUT;44:@446^4~65535*65535#[!//
SIUL2_0_PORT98_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT98_LCU0_LCU0_OUT1_OUT;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT98_LPSPI1_LPSPI1_SOUT_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT98_FXIO_FXIO_D4_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT98_FXIO_FXIO_D6_OUT;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT98_LPUART3_LPUART3_TX_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT98_LPSPI5_LPSPI5_SOUT_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT98_ETPU_A_ETPU_A_CH_10_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT98_LCU0_LCU0_OUT5_OUT;9:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT98_FLEXPWM_0_PWM_0_A_2_OUT;10:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT98_WKPU_WKPU_9_IN;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT98_ADC1_ADC1_S16_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT98_ADC2_ADC2_S15_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT98_SIUL_EIRQ_10_IN;19:@26^3~65535*65535#[!//
SIUL2_0_PORT98_FXIO_FXIO_D4_IN;20:@156^1~65535*65535#[!//
SIUL2_0_PORT98_FXIO_FXIO_D6_IN;21:@158^3~65535*65535#[!//
SIUL2_0_PORT98_LPSPI1_LPSPI1_SOUT_IN;22:@240^1~65535*65535#[!//
SIUL2_0_PORT98_LPSPI5_LPSPI5_SOUT_IN;23:@268^2~65535*65535#[!//
SIUL2_0_PORT98_TRGMUX_TRGMUX_IN5_IN;24:@349^1~65535*65535#[!//
SIUL2_0_PORT98_LPUART3_LPUART3_TX_IN;25:@366^2~65535*65535#[!//
SIUL2_0_PORT98_FLEXPWM_0_PWM_0_A_2_IN;26:@410^1~65535*65535#[!//
SIUL2_0_PORT98_ETPU_A_ETPU_A_CH_10_IN;27:@444^1~65535*65535#[!//
SIUL2_0_PORT98_LPSPI1_LPSPI1_SOUT_INOUT;36:@240^1~65535*65535#[!//
SIUL2_0_PORT98_FXIO_FXIO_D4_INOUT;37:@156^1~65535*65535#[!//
SIUL2_0_PORT98_FXIO_FXIO_D6_INOUT;38:@158^3~65535*65535#[!//
SIUL2_0_PORT98_LPUART3_LPUART3_TX_INOUT;39:@366^2~65535*65535#[!//
SIUL2_0_PORT98_LPSPI5_LPSPI5_SOUT_INOUT;40:@268^2~65535*65535#[!//
SIUL2_0_PORT98_ETPU_A_ETPU_A_CH_10_INOUT;41:@444^1~65535*65535#[!//
SIUL2_0_PORT98_FLEXPWM_0_PWM_0_A_2_INOUT;43:@410^1~65535*65535#[!//
SIUL2_0_PORT99_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT99_LPSPI1_LPSPI1_PCS0_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT99_FXIO_FXIO_D5_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT99_FXIO_FXIO_D7_OUT;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT99_LCU0_LCU0_OUT0_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT99_ETPU_A_ETPU_A_CH_11_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT99_LCU0_LCU0_OUT4_OUT;9:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT99_FLEXPWM_0_PWM_0_B_2_OUT;10:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT99_SYSTEM_NMI_B_IN;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT99_WKPU_WKPU_1_IN;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT99_ADC1_ADC1_S17_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT99_ADC2_ADC2_S16_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT99_SIUL_EIRQ_11_IN;19:@27^3~65535*65535#[!//
SIUL2_0_PORT99_FXIO_FXIO_D5_IN;20:@157^2~65535*65535#[!//
SIUL2_0_PORT99_FXIO_FXIO_D7_IN;21:@159^3~65535*65535#[!//
SIUL2_0_PORT99_LPUART3_LPUART3_RX_IN;22:@190^3~65535*65535#[!//
SIUL2_0_PORT99_LPSPI1_LPSPI1_PCS0_IN;23:@232^1~65535*65535#[!//
SIUL2_0_PORT99_TRGMUX_TRGMUX_IN4_IN;24:@348^1~65535*65535#[!//
SIUL2_0_PORT99_FLEXPWM_0_PWM_0_B_2_IN;25:@409^1~65535*65535#[!//
SIUL2_0_PORT99_ETPU_A_ETPU_A_CH_11_IN;26:@443^1~65535*65535#[!//
SIUL2_0_PORT99_LPSPI1_LPSPI1_PCS0_INOUT;36:@232^1~65535*65535#[!//
SIUL2_0_PORT99_FXIO_FXIO_D5_INOUT;37:@157^2~65535*65535#[!//
SIUL2_0_PORT99_FXIO_FXIO_D7_INOUT;38:@159^3~65535*65535#[!//
SIUL2_0_PORT99_ETPU_A_ETPU_A_CH_11_INOUT;41:@443^1~65535*65535#[!//
SIUL2_0_PORT99_FLEXPWM_0_PWM_0_B_2_INOUT;43:@409^1~65535*65535#[!//
SIUL2_0_PORT100_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT100_LPSPI1_LPSPI1_PCS1_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT100_LCU0_LCU0_OUT6_OUT;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT100_LPSPI5_LPSPI5_PCS0_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT100_ETPU_A_ETPU_A_CH_6_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT100_FLEXPWM_0_PWM_0_A_3_OUT;9:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT100_EMIOS_0_EMIOS_0_CH_23_X_OUT;10:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT100_WKPU_WKPU_22_IN;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT100_ADC0_ADC0_S17_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT100_ADC2_ADC2_S17_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT100_SIUL_EIRQ_12_IN;19:@28^3~65535*65535#[!//
SIUL2_0_PORT100_EMIOS_0_EMIOS_0_CH_23_X_IN;20:@71^5~65535*65535#[!//
SIUL2_0_PORT100_LPSPI1_LPSPI1_PCS1_IN;21:@233^6~65535*65535#[!//
SIUL2_0_PORT100_LPSPI5_LPSPI5_PCS0_IN;22:@262^2~65535*65535#[!//
SIUL2_0_PORT100_FLEXPWM_0_PWM_0_A_3_IN;23:@408^1~65535*65535#[!//
SIUL2_0_PORT100_ETPU_A_ETPU_A_CH_6_IN;24:@442^1~65535*65535#[!//
SIUL2_0_PORT100_LPSPI1_LPSPI1_PCS1_INOUT;36:@233^6~65535*65535#[!//
SIUL2_0_PORT100_LPSPI5_LPSPI5_PCS0_INOUT;40:@262^2~65535*65535#[!//
SIUL2_0_PORT100_ETPU_A_ETPU_A_CH_6_INOUT;41:@442^1~65535*65535#[!//
SIUL2_0_PORT100_FLEXPWM_0_PWM_0_A_3_INOUT;42:@408^1~65535*65535#[!//
SIUL2_0_PORT100_EMIOS_0_EMIOS_0_CH_23_X_INOUT;43:@71^5~65535*65535#[!//
SIUL2_0_PORT101_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT101_EMAC_EMAC_MII_TXD2_OUT;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT101_EMIOS_0_EMIOS_0_CH_19_X_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT101_EMIOS_0_EMIOS_0_CH_2_X_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT101_EMAC_EMAC_MII_TXD3_OUT;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT101_FXIO_FXIO_D15_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT101_LPSPI0_LPSPI0_PCS1_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT101_ETPU_A_ETPU_A_CH_27_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT101_ETPU_B_ETPU_B_CH_16_OUT;9:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT101_TRGMUX_TRGMUX_OUT15_OUT;10:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT101_ETPU_A_ETPU_A_CH_27_IN;19:@501^1~65535*65535#[!//
SIUL2_0_PORT101_SIUL_EIRQ_13_IN;20:@29^3~65535*65535#[!//
SIUL2_0_PORT101_EMIOS_0_EMIOS_0_CH_2_X_IN;21:@50^4~65535*65535#[!//
SIUL2_0_PORT101_EMIOS_0_EMIOS_0_CH_19_X_IN;22:@67^2~65535*65535#[!//
SIUL2_0_PORT101_FXIO_FXIO_D15_IN;23:@167^4~65535*65535#[!//
SIUL2_0_PORT101_LPSPI0_LPSPI0_PCS1_IN;24:@222^5~65535*65535#[!//
SIUL2_0_PORT101_EMAC_EMAC_MII_RX_CLK_IN;25:@300^2~65535*65535#[!//
SIUL2_0_PORT101_TRGMUX_TRGMUX_IN7_IN;26:@351^1~65535*65535#[!//
SIUL2_0_PORT101_ETPU_B_ETPU_B_CH_16_IN;27:@451^2~65535*65535#[!//
SIUL2_0_PORT101_EMIOS_0_EMIOS_0_CH_19_X_INOUT;35:@67^2~65535*65535#[!//
SIUL2_0_PORT101_EMIOS_0_EMIOS_0_CH_2_X_INOUT;36:@50^4~65535*65535#[!//
SIUL2_0_PORT101_FXIO_FXIO_D15_INOUT;39:@167^4~65535*65535#[!//
SIUL2_0_PORT101_LPSPI0_LPSPI0_PCS1_INOUT;40:@222^5~65535*65535#[!//
SIUL2_0_PORT101_ETPU_A_ETPU_A_CH_27_INOUT;41:@501^1~65535*65535#[!//
SIUL2_0_PORT101_ETPU_B_ETPU_B_CH_16_INOUT;42:@451^2~65535*65535#[!//
SIUL2_0_PORT102_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT102_EMAC_EMAC_MII_TXD3_OUT;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT102_FXIO_FXIO_D3_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT102_EMAC_EMAC_MII_RMII_TX_CLK_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT102_EMAC_EMAC_MII_TXD2_OUT;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT102_FXIO_FXIO_D13_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT102_LPSPI0_LPSPI0_PCS0_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT102_ETPU_A_ETPU_A_CH_26_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT102_ETPU_B_ETPU_B_CH_15_OUT;9:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT102_CMP0_CMP0_IN7_IN;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT102_ETPU_A_ETPU_A_CH_26_IN;19:@500^1~65535*65535#[!//
SIUL2_0_PORT102_SIUL_EIRQ_14_IN;20:@30^3~65535*65535#[!//
SIUL2_0_PORT102_FXIO_FXIO_D3_IN;21:@155^9~65535*65535#[!//
SIUL2_0_PORT102_FXIO_FXIO_D13_IN;22:@165^1~65535*65535#[!//
SIUL2_0_PORT102_LPUART2_LPUART2_RX_IN;23:@189^1~65535*65535#[!//
SIUL2_0_PORT102_LPSPI0_LPSPI0_PCS0_IN;24:@221^7~65535*65535#[!//
SIUL2_0_PORT102_EMAC_EMAC_MII_RMII_TX_CLK_IN;25:@296^2~65535*65535#[!//
SIUL2_0_PORT102_ETPU_B_ETPU_B_CH_15_IN;26:@457^2~65535*65535#[!//
SIUL2_0_PORT102_FXIO_FXIO_D3_INOUT;35:@155^9~65535*65535#[!//
SIUL2_0_PORT102_EMAC_EMAC_MII_RMII_TX_CLK_INOUT;37:@296^2~65535*65535#[!//
SIUL2_0_PORT102_FXIO_FXIO_D13_INOUT;39:@165^1~65535*65535#[!//
SIUL2_0_PORT102_LPSPI0_LPSPI0_PCS0_INOUT;40:@221^7~65535*65535#[!//
SIUL2_0_PORT102_ETPU_A_ETPU_A_CH_26_INOUT;41:@500^1~65535*65535#[!//
SIUL2_0_PORT102_ETPU_B_ETPU_B_CH_15_INOUT;42:@457^2~65535*65535#[!//
SIUL2_0_PORT103_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT103_EMAC_EMAC_MII_RMII_TXD_0_OUT;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT103_LPUART2_LPUART2_TX_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT103_LPSPI3_LPSPI3_PCS3_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT103_LPSPI0_LPSPI0_PCS3_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT103_EMAC_EMAC_MII_RMII_TXD_1_OUT;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT103_TRACE_TRACE_ETM_D0_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT103_QUADSPI_QUADSPI_IOFA1_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT103_CMP0_CMP0_IN6_IN;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT103_SIUL_EIRQ_15_IN;19:@31^3~65535*65535#[!//
SIUL2_0_PORT103_LPSPI0_LPSPI0_PCS3_IN;20:@224^2~65535*65535#[!//
SIUL2_0_PORT103_LPSPI3_LPSPI3_PCS3_IN;21:@251^5~65535*65535#[!//
SIUL2_0_PORT103_QUADSPI_QUADSPI_IOFA1_IN;22:@306^1~65535*65535#[!//
SIUL2_0_PORT103_LPUART2_LPUART2_TX_IN;23:@365^3~65535*65535#[!//
SIUL2_0_PORT103_LPUART2_LPUART2_TX_INOUT;35:@365^3~65535*65535#[!//
SIUL2_0_PORT103_LPSPI3_LPSPI3_PCS3_INOUT;36:@251^5~65535*65535#[!//
SIUL2_0_PORT103_LPSPI0_LPSPI0_PCS3_INOUT;37:@224^2~65535*65535#[!//
SIUL2_0_PORT103_QUADSPI_QUADSPI_IOFA1_INOUT;40:@306^1~65535*65535#[!//
SIUL2_0_PORT104_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT104_LPSPI3_LPSPI3_SOUT_OUT;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT104_LPI2C1_LPI2C1_SDA_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT104_FXIO_FXIO_D1_OUT;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT104_EMIOS_0_EMIOS_0_CH_12_X_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT104_FXIO_FXIO_D11_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT104_QUADSPI_QUADSPI_IOFA6_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT104_ETPU_A_ETPU_A_CH_28_OUT;9:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT104_ETPU_B_ETPU_B_CH_18_OUT;10:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT104_TRACE_TRACE_ETM_D2_OUT;11:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT104_ETPU_A_ETPU_A_CH_28_IN;19:@502^1~65535*65535#[!//
SIUL2_0_PORT104_SIUL_EIRQ_24_IN;20:@40^2~65535*65535#[!//
SIUL2_0_PORT104_EMIOS_0_EMIOS_0_CH_12_X_IN;21:@60^1~65535*65535#[!//
SIUL2_0_PORT104_FXIO_FXIO_D1_IN;22:@153^5~65535*65535#[!//
SIUL2_0_PORT104_FXIO_FXIO_D11_IN;23:@163^5~65535*65535#[!//
SIUL2_0_PORT104_LPUART2_LPUART2_RX_IN;24:@189^9~65535*65535#[!//
SIUL2_0_PORT104_LPI2C1_LPI2C1_SDA_IN;25:@219^1~65535*65535#[!//
SIUL2_0_PORT104_LPSPI3_LPSPI3_SOUT_IN;26:@254^3~65535*65535#[!//
SIUL2_0_PORT104_EMAC_EMAC_MII_RMII_RXD_1_IN;27:@295^3~65535*65535#[!//
SIUL2_0_PORT104_EMAC_EMAC_MII_RXD3_IN;28:@302^1~65535*65535#[!//
SIUL2_0_PORT104_QUADSPI_QUADSPI_IOFA6_IN;29:@421^1~65535*65535#[!//
SIUL2_0_PORT104_ETPU_B_ETPU_B_CH_18_IN;30:@472^2~65535*65535#[!//
SIUL2_0_PORT104_LPSPI3_LPSPI3_SOUT_INOUT;34:@254^3~65535*65535#[!//
SIUL2_0_PORT104_LPI2C1_LPI2C1_SDA_INOUT;35:@219^1~65535*65535#[!//
SIUL2_0_PORT104_FXIO_FXIO_D1_INOUT;38:@153^5~65535*65535#[!//
SIUL2_0_PORT104_EMIOS_0_EMIOS_0_CH_12_X_INOUT;39:@60^1~65535*65535#[!//
SIUL2_0_PORT104_FXIO_FXIO_D11_INOUT;40:@163^5~65535*65535#[!//
SIUL2_0_PORT104_QUADSPI_QUADSPI_IOFA6_INOUT;41:@421^1~65535*65535#[!//
SIUL2_0_PORT104_ETPU_A_ETPU_A_CH_28_INOUT;42:@502^1~65535*65535#[!//
SIUL2_0_PORT104_ETPU_B_ETPU_B_CH_18_INOUT;43:@472^2~65535*65535#[!//
SIUL2_0_PORT105_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT105_LPI2C1_LPI2C1_SCL_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT105_FXIO_FXIO_D0_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT105_EMIOS_0_EMIOS_0_CH_13_X_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT105_FXIO_FXIO_D10_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT105_QUADSPI_QUADSPI_IOFA5_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT105_LPUART2_LPUART2_TX_OUT;9:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT105_ETPU_B_ETPU_B_CH_27_OUT;10:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT105_ETPU_A_ETPU_A_CH_19_OUT;11:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT105_TRACE_TRACE_ETM_D1_OUT;12:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT105_SIUL_EIRQ_25_IN;19:@41^2~65535*65535#[!//
SIUL2_0_PORT105_EMIOS_0_EMIOS_0_CH_13_X_IN;20:@61^2~65535*65535#[!//
SIUL2_0_PORT105_FXIO_FXIO_D0_IN;21:@152^5~65535*65535#[!//
SIUL2_0_PORT105_FXIO_FXIO_D10_IN;22:@162^4~65535*65535#[!//
SIUL2_0_PORT105_LPI2C1_LPI2C1_SCL_IN;23:@217^2~65535*65535#[!//
SIUL2_0_PORT105_EMAC_EMAC_MII_RMII_RXD_0_IN;24:@294^3~65535*65535#[!//
SIUL2_0_PORT105_EMAC_EMAC_MII_RXD2_IN;25:@301^1~65535*65535#[!//
SIUL2_0_PORT105_LPUART2_LPUART2_TX_IN;26:@365^9~65535*65535#[!//
SIUL2_0_PORT105_ETPU_B_ETPU_B_CH_27_IN;27:@383^1~65535*65535#[!//
SIUL2_0_PORT105_QUADSPI_QUADSPI_IOFA5_IN;28:@420^1~65535*65535#[!//
SIUL2_0_PORT105_ETPU_A_ETPU_A_CH_19_IN;29:@476^2~65535*65535#[!//
SIUL2_0_PORT105_LPI2C1_LPI2C1_SCL_INOUT;35:@217^2~65535*65535#[!//
SIUL2_0_PORT105_FXIO_FXIO_D0_INOUT;36:@152^5~65535*65535#[!//
SIUL2_0_PORT105_EMIOS_0_EMIOS_0_CH_13_X_INOUT;39:@61^2~65535*65535#[!//
SIUL2_0_PORT105_FXIO_FXIO_D10_INOUT;40:@162^4~65535*65535#[!//
SIUL2_0_PORT105_QUADSPI_QUADSPI_IOFA5_INOUT;41:@420^1~65535*65535#[!//
SIUL2_0_PORT105_LPUART2_LPUART2_TX_INOUT;42:@365^9~65535*65535#[!//
SIUL2_0_PORT105_ETPU_B_ETPU_B_CH_27_INOUT;43:@383^1~65535*65535#[!//
SIUL2_0_PORT105_ETPU_A_ETPU_A_CH_19_INOUT;44:@476^2~65535*65535#[!//
SIUL2_0_PORT106_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT106_EMAC_EMAC_MII_TXD3_OUT;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT106_EMIOS_0_EMIOS_0_CH_16_X_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT106_TRACE_TRACE_ETM_D3_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT106_LPSPI0_LPSPI0_SIN_OUT;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT106_SYSTEM_CLKOUT_RUN_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT106_QUADSPI_QUADSPI_SCKFA_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT106_ETPU_B_ETPU_B_CH_25_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT106_ETPU_A_ETPU_A_CH_17_OUT;9:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT106_SIUL_EIRQ_26_IN;19:@42^2~65535*65535#[!//
SIUL2_0_PORT106_EMIOS_0_EMIOS_0_CH_16_X_IN;20:@64^3~65535*65535#[!//
SIUL2_0_PORT106_LPSPI0_LPSPI0_SIN_IN;21:@230^4~65535*65535#[!//
SIUL2_0_PORT106_EMAC_EMAC_MII_RX_CLK_IN;22:@300^1~65535*65535#[!//
SIUL2_0_PORT106_QUADSPI_QUADSPI_SCKFA_IN;23:@309^1~65535*65535#[!//
SIUL2_0_PORT106_ETPU_B_ETPU_B_CH_25_IN;24:@381^1~65535*65535#[!//
SIUL2_0_PORT106_ETPU_A_ETPU_A_CH_17_IN;25:@477^2~65535*65535#[!//
SIUL2_0_PORT106_EMIOS_0_EMIOS_0_CH_16_X_INOUT;35:@64^3~65535*65535#[!//
SIUL2_0_PORT106_LPSPI0_LPSPI0_SIN_INOUT;38:@230^4~65535*65535#[!//
SIUL2_0_PORT106_QUADSPI_QUADSPI_SCKFA_INOUT;40:@309^1~65535*65535#[!//
SIUL2_0_PORT106_ETPU_B_ETPU_B_CH_25_INOUT;41:@381^1~65535*65535#[!//
SIUL2_0_PORT106_ETPU_A_ETPU_A_CH_17_INOUT;42:@477^2~65535*65535#[!//
SIUL2_0_PORT107_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT107_EMAC_EMAC_MII_TXD2_OUT;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT107_EMIOS_0_EMIOS_0_CH_17_X_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT107_EMAC_EMAC_MII_RMII_TX_EN_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT107_TRACE_TRACE_ETM_D2_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT107_EMAC_EMAC_MII_RMII_TX_CLK_OUT;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT107_LPSPI0_LPSPI0_SCK_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT107_QUADSPI_QUADSPI_IOFA0_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT107_ETPU_B_ETPU_B_CH_24_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT107_ETPU_A_ETPU_A_CH_14_OUT;9:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT107_SIUL_EIRQ_27_IN;19:@43^2~65535*65535#[!//
SIUL2_0_PORT107_EMIOS_0_EMIOS_0_CH_17_X_IN;20:@65^3~65535*65535#[!//
SIUL2_0_PORT107_LPSPI0_LPSPI0_SCK_IN;21:@229^5~65535*65535#[!//
SIUL2_0_PORT107_EMAC_EMAC_MII_RMII_TX_CLK_IN;22:@296^1~65535*65535#[!//
SIUL2_0_PORT107_QUADSPI_QUADSPI_IOFA0_IN;23:@305^1~65535*65535#[!//
SIUL2_0_PORT107_LPUART2_LPUART2_CTS_IN;24:@362^1~65535*65535#[!//
SIUL2_0_PORT107_ETPU_B_ETPU_B_CH_24_IN;25:@380^1~65535*65535#[!//
SIUL2_0_PORT107_ETPU_A_ETPU_A_CH_14_IN;26:@473^2~65535*65535#[!//
SIUL2_0_PORT107_EMIOS_0_EMIOS_0_CH_17_X_INOUT;35:@65^3~65535*65535#[!//
SIUL2_0_PORT107_EMAC_EMAC_MII_RMII_TX_CLK_INOUT;38:@296^1~65535*65535#[!//
SIUL2_0_PORT107_LPSPI0_LPSPI0_SCK_INOUT;39:@229^5~65535*65535#[!//
SIUL2_0_PORT107_QUADSPI_QUADSPI_IOFA0_INOUT;40:@305^1~65535*65535#[!//
SIUL2_0_PORT107_ETPU_B_ETPU_B_CH_24_INOUT;41:@380^1~65535*65535#[!//
SIUL2_0_PORT107_ETPU_A_ETPU_A_CH_14_INOUT;42:@473^2~65535*65535#[!//
SIUL2_0_PORT108_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT108_EMAC_EMAC_MII_RMII_TX_CLK_OUT;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT108_EMIOS_0_EMIOS_0_CH_18_X_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT108_LPUART2_LPUART2_RTS_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT108_TRACE_TRACE_ETM_D1_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT108_EMAC_EMAC_MII_RMII_TX_EN_OUT;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT108_LPSPI0_LPSPI0_SOUT_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT108_QUADSPI_QUADSPI_IOFA2_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT108_SIUL_EIRQ_28_IN;19:@44^2~65535*65535#[!//
SIUL2_0_PORT108_EMIOS_0_EMIOS_0_CH_18_X_IN;20:@66^1~65535*65535#[!//
SIUL2_0_PORT108_LPI2C1_LPI2C1_HREQ_IN;21:@216^1~65535*65535#[!//
SIUL2_0_PORT108_LPSPI0_LPSPI0_SOUT_IN;22:@231^5~65535*65535#[!//
SIUL2_0_PORT108_EMAC_EMAC_MII_RMII_TX_CLK_IN;23:@296^3~65535*65535#[!//
SIUL2_0_PORT108_QUADSPI_QUADSPI_IOFA2_IN;24:@307^1~65535*65535#[!//
SIUL2_0_PORT108_EMAC_EMAC_MII_RMII_TX_CLK_INOUT;34:@296^3~65535*65535#[!//
SIUL2_0_PORT108_EMIOS_0_EMIOS_0_CH_18_X_INOUT;35:@66^1~65535*65535#[!//
SIUL2_0_PORT108_LPSPI0_LPSPI0_SOUT_INOUT;39:@231^5~65535*65535#[!//
SIUL2_0_PORT108_QUADSPI_QUADSPI_IOFA2_INOUT;40:@307^1~65535*65535#[!//
SIUL2_0_PORT109_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT109_LPSPI5_LPSPI5_SIN_OUT;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT109_EMIOS_0_EMIOS_0_CH_20_X_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT109_FXIO_FXIO_D7_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT109_LPI2C0_LPI2C0_SDA_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT109_EMAC_EMAC_PPS1_OUT;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT109_WKPU_WKPU_24_IN;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT109_SIUL_EIRQ_29_IN;19:@45^2~65535*65535#[!//
SIUL2_0_PORT109_EMIOS_0_EMIOS_0_CH_20_X_IN;20:@68^1~65535*65535#[!//
SIUL2_0_PORT109_EMAC_EMAC_PPS1_IN;21:@145^2~65535*65535#[!//
SIUL2_0_PORT109_FXIO_FXIO_D7_IN;22:@159^7~65535*65535#[!//
SIUL2_0_PORT109_LPUART1_LPUART1_RX_IN;23:@188^3~65535*65535#[!//
SIUL2_0_PORT109_LPI2C0_LPI2C0_SDA_IN;24:@214^2~65535*65535#[!//
SIUL2_0_PORT109_LPSPI5_LPSPI5_SIN_IN;25:@267^1~65535*65535#[!//
SIUL2_0_PORT109_LPSPI5_LPSPI5_SIN_INOUT;34:@267^1~65535*65535#[!//
SIUL2_0_PORT109_EMIOS_0_EMIOS_0_CH_20_X_INOUT;35:@68^1~65535*65535#[!//
SIUL2_0_PORT109_FXIO_FXIO_D7_INOUT;36:@159^7~65535*65535#[!//
SIUL2_0_PORT109_LPI2C0_LPI2C0_SDA_INOUT;37:@214^2~65535*65535#[!//
SIUL2_0_PORT109_EMAC_EMAC_PPS1_INOUT;38:@145^2~65535*65535#[!//
SIUL2_0_PORT110_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT110_LPSPI5_LPSPI5_SCK_OUT;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT110_EMIOS_0_EMIOS_0_CH_21_X_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT110_LPUART1_LPUART1_TX_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT110_LPI2C0_LPI2C0_SCL_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT110_EMAC_EMAC_PPS0_OUT;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT110_CMP0_CMP0_RRT_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT110_SYSTEM_CLKOUT_RUN_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT110_CAN4_CAN4_TX_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT110_SIUL_EIRQ_30_IN;19:@46^3~65535*65535#[!//
SIUL2_0_PORT110_EMIOS_0_EMIOS_0_CH_21_X_IN;20:@69^1~65535*65535#[!//
SIUL2_0_PORT110_EMAC_EMAC_PPS0_IN;21:@144^2~65535*65535#[!//
SIUL2_0_PORT110_LPI2C0_LPI2C0_SCL_IN;22:@212^2~65535*65535#[!//
SIUL2_0_PORT110_LPSPI5_LPSPI5_SCK_IN;23:@266^1~65535*65535#[!//
SIUL2_0_PORT110_EMAC_EMAC_MII_RMII_RX_DV_RGMII_RXCTL_IN;24:@292^3~65535*65535#[!//
SIUL2_0_PORT110_LPUART1_LPUART1_TX_IN;25:@364^3~65535*65535#[!//
SIUL2_0_PORT110_QUADSPI_QUADSPI_INTA_IN;26:@437^9~65535*65535#[!//
SIUL2_0_PORT110_LPSPI5_LPSPI5_SCK_INOUT;34:@266^1~65535*65535#[!//
SIUL2_0_PORT110_EMIOS_0_EMIOS_0_CH_21_X_INOUT;35:@69^1~65535*65535#[!//
SIUL2_0_PORT110_LPUART1_LPUART1_TX_INOUT;36:@364^3~65535*65535#[!//
SIUL2_0_PORT110_LPI2C0_LPI2C0_SCL_INOUT;37:@212^2~65535*65535#[!//
SIUL2_0_PORT110_EMAC_EMAC_PPS0_INOUT;38:@144^2~65535*65535#[!//
SIUL2_0_PORT111_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT111_FXIO_FXIO_D6_OUT;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT111_EMIOS_0_EMIOS_0_CH_0_X_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT111_LPSPI0_LPSPI0_SCK_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT111_EMAC_EMAC_PPS2_OUT;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT111_FXIO_FXIO_D10_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT111_CMP0_CMP0_IN1_IN;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT111_CAN3_CAN3_RX_IN;19:@3^1~65535*65535#[!//
SIUL2_0_PORT111_SIUL_EIRQ_31_IN;20:@47^2~65535*65535#[!//
SIUL2_0_PORT111_EMIOS_0_EMIOS_0_CH_0_X_IN;21:@48^2~65535*65535#[!//
SIUL2_0_PORT111_EMAC_EMAC_PPS2_IN;22:@146^2~65535*65535#[!//
SIUL2_0_PORT111_FXIO_FXIO_D6_IN;23:@158^7~65535*65535#[!//
SIUL2_0_PORT111_FXIO_FXIO_D10_IN;24:@162^1~65535*65535#[!//
SIUL2_0_PORT111_LPUART0_LPUART0_RX_IN;25:@187^8~65535*65535#[!//
SIUL2_0_PORT111_LPSPI0_LPSPI0_SCK_IN;26:@229^3~65535*65535#[!//
SIUL2_0_PORT111_LPUART2_LPUART2_CTS_IN;27:@362^2~65535*65535#[!//
SIUL2_0_PORT111_FXIO_FXIO_D6_INOUT;34:@158^7~65535*65535#[!//
SIUL2_0_PORT111_EMIOS_0_EMIOS_0_CH_0_X_INOUT;35:@48^2~65535*65535#[!//
SIUL2_0_PORT111_LPSPI0_LPSPI0_SCK_INOUT;37:@229^3~65535*65535#[!//
SIUL2_0_PORT111_EMAC_EMAC_PPS2_INOUT;38:@146^2~65535*65535#[!//
SIUL2_0_PORT111_FXIO_FXIO_D10_INOUT;40:@162^1~65535*65535#[!//
SIUL2_0_PORT112_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT112_EMIOS_0_EMIOS_0_CH_1_X_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT112_EMAC_EMAC_MII_RMII_MDIO_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT112_LPSPI0_LPSPI0_SIN_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT112_LPUART2_LPUART2_RTS_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT112_LPUART0_LPUART0_TX_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT112_CMP0_CMP0_IN5_IN;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT112_EMIOS_0_EMIOS_0_CH_1_X_IN;19:@49^3~65535*65535#[!//
SIUL2_0_PORT112_LPSPI0_LPSPI0_SIN_IN;20:@230^3~65535*65535#[!//
SIUL2_0_PORT112_EMAC_EMAC_MII_RMII_MDIO_IN;21:@291^2~65535*65535#[!//
SIUL2_0_PORT112_LPUART0_LPUART0_TX_IN;22:@363^9~65535*65535#[!//
SIUL2_0_PORT112_EMIOS_0_EMIOS_0_CH_1_X_INOUT;35:@49^3~65535*65535#[!//
SIUL2_0_PORT112_EMAC_EMAC_MII_RMII_MDIO_INOUT;36:@291^2~65535*65535#[!//
SIUL2_0_PORT112_LPSPI0_LPSPI0_SIN_INOUT;37:@230^3~65535*65535#[!//
SIUL2_0_PORT112_LPUART0_LPUART0_TX_INOUT;41:@363^9~65535*65535#[!//
SIUL2_0_PORT113_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT113_LPSPI5_LPSPI5_PCS0_OUT;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT113_EMIOS_0_EMIOS_0_CH_18_X_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT113_EMAC_EMAC_MII_RMII_MDC_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT113_LPSPI3_LPSPI3_PCS0_OUT;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT113_FXIO_FXIO_D9_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT113_EMAC_EMAC_PPS2_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT113_CAN5_CAN5_RX_IN;19:@5^1~65535*65535#[!//
SIUL2_0_PORT113_SIUL_EIRQ_24_IN;20:@40^3~65535*65535#[!//
SIUL2_0_PORT113_EMIOS_0_EMIOS_0_CH_18_X_IN;21:@66^3~65535*65535#[!//
SIUL2_0_PORT113_EMAC_EMAC_PPS2_IN;22:@146^1~65535*65535#[!//
SIUL2_0_PORT113_FXIO_FXIO_D9_IN;23:@161^1~65535*65535#[!//
SIUL2_0_PORT113_LPUART2_LPUART2_RX_IN;24:@189^2~65535*65535#[!//
SIUL2_0_PORT113_LPSPI3_LPSPI3_PCS0_IN;25:@248^1~65535*65535#[!//
SIUL2_0_PORT113_LPSPI5_LPSPI5_PCS0_IN;26:@262^1~65535*65535#[!//
SIUL2_0_PORT113_LPSPI5_LPSPI5_PCS0_INOUT;34:@262^1~65535*65535#[!//
SIUL2_0_PORT113_EMIOS_0_EMIOS_0_CH_18_X_INOUT;35:@66^3~65535*65535#[!//
SIUL2_0_PORT113_LPSPI3_LPSPI3_PCS0_INOUT;38:@248^1~65535*65535#[!//
SIUL2_0_PORT113_FXIO_FXIO_D9_INOUT;39:@161^1~65535*65535#[!//
SIUL2_0_PORT113_EMAC_EMAC_PPS2_INOUT;40:@146^1~65535*65535#[!//
SIUL2_0_PORT114_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT114_CAN2_CAN2_TX_OUT;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT114_FXIO_FXIO_D2_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT114_EMIOS_0_EMIOS_0_CH_15_X_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT114_ETPU_B_ETPU_B_CH_25_OUT;9:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT114_ETPU_A_ETPU_A_CH_17_OUT;10:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT114_LCU1_LCU1_OUT1_OUT;11:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT114_MSC0_DSPI_MSC0_SCK_OUT;12:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT114_EMIOS_0_EMIOS_0_CH_15_X_IN;19:@63^7~65535*65535#[!//
SIUL2_0_PORT114_FXIO_FXIO_D2_IN;20:@154^4~65535*65535#[!//
SIUL2_0_PORT114_ETPU_B_ETPU_B_CH_25_IN;21:@381^2~65535*65535#[!//
SIUL2_0_PORT114_SDADC_3_EXT_CLKIN3_IN;22:@402^1~65535*65535#[!//
SIUL2_0_PORT114_ETPU_A_ETPU_A_CH_17_IN;23:@477^3~65535*65535#[!//
SIUL2_0_PORT114_FXIO_FXIO_D2_INOUT;36:@154^4~65535*65535#[!//
SIUL2_0_PORT114_EMIOS_0_EMIOS_0_CH_15_X_INOUT;41:@63^7~65535*65535#[!//
SIUL2_0_PORT114_ETPU_B_ETPU_B_CH_25_INOUT;42:@381^2~65535*65535#[!//
SIUL2_0_PORT114_ETPU_A_ETPU_A_CH_17_INOUT;43:@477^3~65535*65535#[!//
SIUL2_0_PORT115_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT115_FXIO_FXIO_D3_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT115_ETPU_B_ETPU_B_CH_27_OUT;9:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT115_ETPU_A_ETPU_A_CH_19_OUT;10:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT115_LCU1_LCU1_OUT3_OUT;11:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT115_EMIOS_0_EMIOS_0_CH_0_X_OUT;14:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT115_MSC0_DSPI_MSC0_PCS_0_OUT;15:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT115_CAN2_CAN2_RX_IN;19:@2^4~65535*65535#[!//
SIUL2_0_PORT115_EMIOS_0_EMIOS_0_CH_0_X_IN;20:@48^4~65535*65535#[!//
SIUL2_0_PORT115_FXIO_FXIO_D3_IN;21:@155^4~65535*65535#[!//
SIUL2_0_PORT115_ETPU_B_ETPU_B_CH_27_IN;22:@383^2~65535*65535#[!//
SIUL2_0_PORT115_SDADC_3_EXT_DATA3_IN;23:@401^1~65535*65535#[!//
SIUL2_0_PORT115_ETPU_A_ETPU_A_CH_19_IN;24:@476^3~65535*65535#[!//
SIUL2_0_PORT115_FXIO_FXIO_D3_INOUT;36:@155^4~65535*65535#[!//
SIUL2_0_PORT115_ETPU_B_ETPU_B_CH_27_INOUT;42:@383^2~65535*65535#[!//
SIUL2_0_PORT115_ETPU_A_ETPU_A_CH_19_INOUT;43:@476^3~65535*65535#[!//
SIUL2_0_PORT115_EMIOS_0_EMIOS_0_CH_0_X_INOUT;47:@48^4~65535*65535#[!//
SIUL2_0_PORT116_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT116_FXIO_FXIO_D25_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT116_LPSPI1_LPSPI1_PCS2_OUT;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT116_LPSPI3_LPSPI3_SIN_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT116_ETPU_B_ETPU_B_CH_15_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT116_ETPU_B_ETPU_B_CH_3_OUT;10:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT116_LCU0_LCU0_OUT4_OUT;11:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT116_ETPU_A_ETPU_A_CH_11_OUT;12:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT116_LPSPI0_LPSPI0_PCS6_OUT;13:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT116_EMIOS_0_EMIOS_0_CH_17_X_OUT;14:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT116_ADC0_ADC0_S22_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT116_WKPU_WKPU_54_IN;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT116_ADC1_ADC1_X_2_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT116_FLEXPWM_0_PWM_0_FAULT_2_IN;19:@495^1~65535*65535#[!//
SIUL2_0_PORT116_SIUL_EIRQ_25_IN;20:@41^3~65535*65535#[!//
SIUL2_0_PORT116_EMIOS_0_EMIOS_0_CH_17_X_IN;21:@65^5~65535*65535#[!//
SIUL2_0_PORT116_FXIO_FXIO_D25_IN;22:@177^2~65535*65535#[!//
SIUL2_0_PORT116_LPSPI0_LPSPI0_PCS6_IN;23:@227^2~65535*65535#[!//
SIUL2_0_PORT116_LPSPI1_LPSPI1_PCS2_IN;24:@234^1~65535*65535#[!//
SIUL2_0_PORT116_LPSPI3_LPSPI3_SIN_IN;25:@253^2~65535*65535#[!//
SIUL2_0_PORT116_TRGMUX_TRGMUX_IN2_IN;26:@346^2~65535*65535#[!//
SIUL2_0_PORT116_FLEXPWM_0_PWM_0_EXT_FORCE_IN;27:@418^1~65535*65535#[!//
SIUL2_0_PORT116_ETPU_A_ETPU_A_CH_11_IN;28:@443^2~65535*65535#[!//
SIUL2_0_PORT116_ETPU_B_ETPU_B_CH_15_IN;29:@457^1~65535*65535#[!//
SIUL2_0_PORT116_ETPU_B_ETPU_B_CH_3_IN;30:@483^1~65535*65535#[!//
SIUL2_0_PORT116_FXIO_FXIO_D25_INOUT;36:@177^2~65535*65535#[!//
SIUL2_0_PORT116_LPSPI1_LPSPI1_PCS2_INOUT;38:@234^1~65535*65535#[!//
SIUL2_0_PORT116_LPSPI3_LPSPI3_SIN_INOUT;39:@253^2~65535*65535#[!//
SIUL2_0_PORT116_ETPU_B_ETPU_B_CH_15_INOUT;41:@457^1~65535*65535#[!//
SIUL2_0_PORT116_ETPU_B_ETPU_B_CH_3_INOUT;43:@483^1~65535*65535#[!//
SIUL2_0_PORT116_ETPU_A_ETPU_A_CH_11_INOUT;45:@443^2~65535*65535#[!//
SIUL2_0_PORT116_LPSPI0_LPSPI0_PCS6_INOUT;46:@227^2~65535*65535#[!//
SIUL2_0_PORT116_EMIOS_0_EMIOS_0_CH_17_X_INOUT;47:@65^5~65535*65535#[!//
SIUL2_0_PORT117_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT117_FXIO_FXIO_D26_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT117_LCU0_LCU0_OUT4_OUT;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT117_ETPU_A_ETPU_A_CH_7_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT117_LCU0_LCU0_OUT10_OUT;9:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT117_FLEXPWM_0_PWM_0_X_2_OUT;11:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT117_LCU0_LCU0_OUT0_OUT;12:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT117_ETPU_A_ETPU_A_CH_2_OUT;13:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT117_LPSPI0_LPSPI0_PCS7_OUT;14:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT117_MSC0_DSPI_MSC0_PCS_1_OUT;15:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT117_ADC1_ADC1_S20_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT117_ADC2_ADC2_S20_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT117_FLEXPWM_0_PWM_0_X_2_IN;19:@491^1~65535*65535#[!//
SIUL2_0_PORT117_SIUL_EIRQ_26_IN;20:@42^3~65535*65535#[!//
SIUL2_0_PORT117_FXIO_FXIO_D26_IN;21:@178^2~65535*65535#[!//
SIUL2_0_PORT117_LPSPI0_LPSPI0_PCS7_IN;22:@228^2~65535*65535#[!//
SIUL2_0_PORT117_ETPU_A_ETPU_A_CH_2_IN;23:@446^2~65535*65535#[!//
SIUL2_0_PORT117_ETPU_A_ETPU_A_CH_7_IN;24:@458^1~65535*65535#[!//
SIUL2_0_PORT117_FXIO_FXIO_D26_INOUT;36:@178^2~65535*65535#[!//
SIUL2_0_PORT117_ETPU_A_ETPU_A_CH_7_INOUT;41:@458^1~65535*65535#[!//
SIUL2_0_PORT117_FLEXPWM_0_PWM_0_X_2_INOUT;44:@491^1~65535*65535#[!//
SIUL2_0_PORT117_ETPU_A_ETPU_A_CH_2_INOUT;46:@446^2~65535*65535#[!//
SIUL2_0_PORT117_LPSPI0_LPSPI0_PCS7_INOUT;47:@228^2~65535*65535#[!//
SIUL2_0_PORT118_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT118_FXIO_FXIO_D27_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT118_LCU0_LCU0_OUT5_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT118_ETPU_B_ETPU_B_CH_0_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT118_FLEXPWM_0_PWM_0_B_3_OUT;9:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT118_LCU0_LCU0_OUT7_OUT;10:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT118_EMIOS_0_EMIOS_0_CH_19_X_OUT;11:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT118_ADC2_ADC2_S18_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT118_ADC1_ADC1_S18_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT118_SIUL_EIRQ_27_IN;19:@43^3~65535*65535#[!//
SIUL2_0_PORT118_EMIOS_0_EMIOS_0_CH_19_X_IN;20:@67^7~65535*65535#[!//
SIUL2_0_PORT118_FXIO_FXIO_D27_IN;21:@179^2~65535*65535#[!//
SIUL2_0_PORT118_FLEXPWM_0_PWM_0_B_3_IN;22:@414^1~65535*65535#[!//
SIUL2_0_PORT118_ETPU_B_ETPU_B_TCRCLK_IN;23:@435^1~65535*65535#[!//
SIUL2_0_PORT118_ETPU_B_ETPU_B_CH_0_IN;24:@459^1~65535*65535#[!//
SIUL2_0_PORT118_FXIO_FXIO_D27_INOUT;36:@179^2~65535*65535#[!//
SIUL2_0_PORT118_ETPU_B_ETPU_B_CH_0_INOUT;41:@459^1~65535*65535#[!//
SIUL2_0_PORT118_FLEXPWM_0_PWM_0_B_3_INOUT;42:@414^1~65535*65535#[!//
SIUL2_0_PORT118_EMIOS_0_EMIOS_0_CH_19_X_INOUT;44:@67^7~65535*65535#[!//
SIUL2_0_PORT119_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT119_FXIO_FXIO_D28_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT119_HSE_HSE_TAMPER_LOOP_OUT0_OUT;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT119_LCU0_LCU0_OUT10_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT119_ETPU_A_ETPU_A_CH_4_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT119_LCU0_LCU0_OUT2_OUT;9:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT119_FLEXPWM_0_PWM_0_B_1_OUT;10:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT119_LPSPI0_LPSPI0_PCS4_OUT;11:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT119_WKPU_WKPU_50_IN;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT119_ADC0_ADC0_S16_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT119_ADC2_ADC2_S14_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT119_SIUL_EIRQ_28_IN;19:@44^3~65535*65535#[!//
SIUL2_0_PORT119_FXIO_FXIO_D28_IN;20:@180^2~65535*65535#[!//
SIUL2_0_PORT119_LPSPI0_LPSPI0_PCS4_IN;21:@225^2~65535*65535#[!//
SIUL2_0_PORT119_FLEXPWM_0_PWM_0_B_1_IN;22:@415^1~65535*65535#[!//
SIUL2_0_PORT119_ETPU_A_ETPU_A_CH_4_IN;23:@448^1~65535*65535#[!//
SIUL2_0_PORT119_FXIO_FXIO_D28_INOUT;36:@180^2~65535*65535#[!//
SIUL2_0_PORT119_ETPU_A_ETPU_A_CH_4_INOUT;41:@448^1~65535*65535#[!//
SIUL2_0_PORT119_FLEXPWM_0_PWM_0_B_1_INOUT;43:@415^1~65535*65535#[!//
SIUL2_0_PORT119_LPSPI0_LPSPI0_PCS4_INOUT;44:@225^2~65535*65535#[!//
SIUL2_0_PORT120_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT120_FXIO_FXIO_D29_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT120_LCU0_LCU0_OUT11_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT120_ETPU_A_ETPU_A_CH_1_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT120_LCU0_LCU0_OUT1_OUT;10:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT120_FLEXPWM_0_PWM_0_A_0_OUT;11:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT120_LPSPI0_LPSPI0_PCS5_OUT;12:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT120_ADC1_ADC1_S14_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT120_ADC1_ADC1_X_0_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT120_SIUL_EIRQ_29_IN;19:@45^3~65535*65535#[!//
SIUL2_0_PORT120_FXIO_FXIO_D29_IN;20:@181^2~65535*65535#[!//
SIUL2_0_PORT120_LPSPI0_LPSPI0_PCS5_IN;21:@226^2~65535*65535#[!//
SIUL2_0_PORT120_HSE_HSE_TAMPER_EXTIN0_IN;22:@343^2~65535*65535#[!//
SIUL2_0_PORT120_FLEXPWM_0_PWM_0_A_0_IN;23:@416^1~65535*65535#[!//
SIUL2_0_PORT120_ETPU_A_ETPU_A_CH_1_IN;24:@449^1~65535*65535#[!//
SIUL2_0_PORT120_FXIO_FXIO_D29_INOUT;36:@181^2~65535*65535#[!//
SIUL2_0_PORT120_ETPU_A_ETPU_A_CH_1_INOUT;41:@449^1~65535*65535#[!//
SIUL2_0_PORT120_FLEXPWM_0_PWM_0_A_0_INOUT;44:@416^1~65535*65535#[!//
SIUL2_0_PORT120_LPSPI0_LPSPI0_PCS5_INOUT;45:@226^2~65535*65535#[!//
SIUL2_0_PORT121_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT121_EMIOS_0_EMIOS_0_CH_1_X_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT121_ETPU_A_ETPU_A_CH_15_OUT;9:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT121_ETPU_B_ETPU_B_CH_10_OUT;10:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT121_ETPU_B_ETPU_B_CH_10_IN;19:@508^2~65535*65535#[!//
SIUL2_0_PORT121_EMIOS_0_EMIOS_0_CH_1_X_IN;20:@49^6~65535*65535#[!//
SIUL2_0_PORT121_TRACE_EVTI_1_IN;21:@389^1~65535*65535#[!//
SIUL2_0_PORT121_ETPU_A_ETPU_A_CH_15_IN;22:@469^2~65535*65535#[!//
SIUL2_0_PORT121_EMIOS_0_EMIOS_0_CH_1_X_INOUT;41:@49^6~65535*65535#[!//
SIUL2_0_PORT121_ETPU_A_ETPU_A_CH_15_INOUT;42:@469^2~65535*65535#[!//
SIUL2_0_PORT121_ETPU_B_ETPU_B_CH_10_INOUT;43:@508^2~65535*65535#[!//
SIUL2_0_PORT122_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT122_ADC5_ADC5_P3_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT122_ADC6_ADC6_P2_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT122_SDADC_2_SDADC2_AN_1_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT122_EMIOS_0_EMIOS_0_CH_23_X_IN;19:@71^4~65535*65535#[!//
SIUL2_0_PORT122_FXIO_FXIO_D7_IN;20:@159^4~65535*65535#[!//
SIUL2_0_PORT122_FXIO_FXIO_D30_IN;21:@182^2~65535*65535#[!//
SIUL2_0_PORT122_LPSPI5_LPSPI5_SCK_IN;22:@266^3~65535*65535#[!//
SIUL2_0_PORT123_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT123_WKPU_WKPU_51_IN;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT123_ADC4_ADC4_P6_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT123_ADC5_ADC5_P2_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT123_SDADC_2_SDADC2_AN_2_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT123_SIUL_EIRQ_30_IN;19:@46^2~65535*65535#[!//
SIUL2_0_PORT123_FXIO_FXIO_D31_IN;20:@183^2~65535*65535#[!//
SIUL2_0_PORT123_LPSPI5_LPSPI5_SOUT_IN;21:@268^3~65535*65535#[!//
SIUL2_0_PORT124_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT124_ADC5_ADC5_P1_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT124_ADC6_ADC6_P7_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT124_SDADC_3_SDADC3_AN_0_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT124_SIUL_EIRQ_31_IN;19:@47^3~65535*65535#[!//
SIUL2_0_PORT124_LPSPI5_LPSPI5_SIN_IN;20:@267^3~65535*65535#[!//
SIUL2_0_PORT125_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT125_WKPU_WKPU_52_IN;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT125_ADC5_ADC5_P7_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT125_ADC6_ADC6_P5_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT125_SDADC_3_SDADC3_AN_2_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT125_CAN0_CAN0_RX_IN;19:@0^7~65535*65535#[!//
SIUL2_0_PORT125_LPSPI5_LPSPI5_PCS2_IN;20:@264^1~65535*65535#[!//
SIUL2_0_PORT126_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT126_LCU0_LCU0_OUT8_OUT;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT126_LPSPI5_LPSPI5_PCS3_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT126_CAN1_CAN1_TX_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT126_ETPU_A_ETPU_A_CH_16_OUT;9:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT126_LPSPI5_LPSPI5_PCS3_IN;19:@265^1~65535*65535#[!//
SIUL2_0_PORT126_ETPU_A_ETPU_A_CH_16_IN;20:@468^2~65535*65535#[!//
SIUL2_0_PORT126_LPSPI5_LPSPI5_PCS3_INOUT;39:@265^1~65535*65535#[!//
SIUL2_0_PORT126_ETPU_A_ETPU_A_CH_16_INOUT;42:@468^2~65535*65535#[!//
SIUL2_0_PORT127_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT127_FXIO_FXIO_D6_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT127_LCU0_LCU0_OUT9_OUT;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT127_ETPU_A_ETPU_A_CH_8_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT127_WKPU_WKPU_53_IN;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT127_CAN1_CAN1_RX_IN;19:@1^7~65535*65535#[!//
SIUL2_0_PORT127_FXIO_FXIO_D6_IN;20:@158^4~65535*65535#[!//
SIUL2_0_PORT127_ETPU_A_ETPU_A_CH_8_IN;21:@450^2~65535*65535#[!//
SIUL2_0_PORT127_FXIO_FXIO_D6_INOUT;36:@158^4~65535*65535#[!//
SIUL2_0_PORT127_ETPU_A_ETPU_A_CH_8_INOUT;39:@450^2~65535*65535#[!//
SIUL2_0_PORT128_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT128_LPSPI0_LPSPI0_SIN_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT128_FXIO_FXIO_D3_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT128_ETPU_A_ETPU_A_CH_1_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT128_ETPU_B_ETPU_B_CH_4_OUT;9:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT128_LCU0_LCU0_OUT11_OUT;10:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT128_CMP0_CMP0_OUT_OUT;11:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT128_WKPU_WKPU_26_IN;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT128_ADC3_ADC3_P0_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT128_ADC1_ADC1_P4_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT128_SIUL_EIRQ_0_IN;19:@16^4~65535*65535#[!//
SIUL2_0_PORT128_FXIO_FXIO_D3_IN;20:@155^7~65535*65535#[!//
SIUL2_0_PORT128_LPUART3_LPUART3_RX_IN;21:@190^8~65535*65535#[!//
SIUL2_0_PORT128_LPSPI0_LPSPI0_SIN_IN;22:@230^1~65535*65535#[!//
SIUL2_0_PORT128_ETPU_A_ETPU_A_CH_1_IN;23:@449^3~65535*65535#[!//
SIUL2_0_PORT128_ETPU_B_ETPU_B_CH_4_IN;24:@455^3~65535*65535#[!//
SIUL2_0_PORT128_LPSPI0_LPSPI0_SIN_INOUT;35:@230^1~65535*65535#[!//
SIUL2_0_PORT128_FXIO_FXIO_D3_INOUT;36:@155^7~65535*65535#[!//
SIUL2_0_PORT128_ETPU_A_ETPU_A_CH_1_INOUT;41:@449^3~65535*65535#[!//
SIUL2_0_PORT128_ETPU_B_ETPU_B_CH_4_INOUT;42:@455^3~65535*65535#[!//
SIUL2_0_PORT129_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT129_LPSPI0_LPSPI0_SCK_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT129_FXIO_FXIO_D2_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT129_LPUART3_LPUART3_TX_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT129_LPUART1_LPUART1_DTR_B_OUT;9:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT129_ETPU_A_ETPU_A_CH_2_OUT;10:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT129_ETPU_B_ETPU_B_CH_2_OUT;11:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT129_CMP1_CMP1_OUT_OUT;12:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT129_ADC1_ADC1_P6_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT129_ADC2_ADC2_P7_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT129_SIUL_EIRQ_1_IN;19:@17^4~65535*65535#[!//
SIUL2_0_PORT129_FXIO_FXIO_D2_IN;20:@154^8~65535*65535#[!//
SIUL2_0_PORT129_LPSPI0_LPSPI0_SCK_IN;21:@229^2~65535*65535#[!//
SIUL2_0_PORT129_LPUART3_LPUART3_TX_IN;22:@366^8~65535*65535#[!//
SIUL2_0_PORT129_ETPU_A_ETPU_A_CH_2_IN;23:@446^3~65535*65535#[!//
SIUL2_0_PORT129_ETPU_B_ETPU_B_CH_2_IN;24:@456^2~65535*65535#[!//
SIUL2_0_PORT129_LPSPI0_LPSPI0_SCK_INOUT;35:@229^2~65535*65535#[!//
SIUL2_0_PORT129_FXIO_FXIO_D2_INOUT;36:@154^8~65535*65535#[!//
SIUL2_0_PORT129_LPUART3_LPUART3_TX_INOUT;41:@366^8~65535*65535#[!//
SIUL2_0_PORT129_ETPU_A_ETPU_A_CH_2_INOUT;43:@446^3~65535*65535#[!//
SIUL2_0_PORT129_ETPU_B_ETPU_B_CH_2_INOUT;44:@456^2~65535*65535#[!//
SIUL2_0_PORT130_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT130_WKPU_WKPU_27_IN;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT130_ADC3_ADC3_P2_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT130_SDADC_0_SDADC0_AN_0_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT130_ADC2_ADC2_S12_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT130_SIUL_EIRQ_2_IN;19:@18^4~65535*65535#[!//
SIUL2_0_PORT130_EMIOS_0_EMIOS_0_CH_3_X_IN;20:@51^5~65535*65535#[!//
SIUL2_0_PORT130_FXIO_FXIO_D13_IN;21:@165^4~65535*65535#[!//
SIUL2_0_PORT130_LPSPI0_LPSPI0_SOUT_IN;22:@231^1~65535*65535#[!//
SIUL2_0_PORT130_LPUART1_LPUART1_CTS_IN;23:@361^1~65535*65535#[!//
SIUL2_0_PORT132_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT132_LPSPI0_LPSPI0_PCS0_OUT;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT132_LPSPI1_LPSPI1_PCS1_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT132_EMIOS_0_EMIOS_0_CH_18_X_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT132_FXIO_FXIO_D6_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT132_LCU0_LCU0_OUT7_OUT;9:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT132_ETPU_B_ETPU_B_CH_6_OUT;10:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT132_ETPU_A_ETPU_A_CH_12_OUT;11:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT132_ADC1_ADC1_S9_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT132_ADC2_ADC2_P2_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT132_SIUL_EIRQ_4_IN;19:@20^4~65535*65535#[!//
SIUL2_0_PORT132_EMIOS_0_EMIOS_0_CH_18_X_IN;20:@66^2~65535*65535#[!//
SIUL2_0_PORT132_FXIO_FXIO_D6_IN;21:@158^1~65535*65535#[!//
SIUL2_0_PORT132_LPSPI0_LPSPI0_PCS0_IN;22:@221^5~65535*65535#[!//
SIUL2_0_PORT132_LPSPI1_LPSPI1_PCS1_IN;23:@233^5~65535*65535#[!//
SIUL2_0_PORT132_ETPU_B_ETPU_B_CH_6_IN;24:@478^2~65535*65535#[!//
SIUL2_0_PORT132_ETPU_A_ETPU_A_CH_12_IN;25:@481^3~65535*65535#[!//
SIUL2_0_PORT132_LPSPI0_LPSPI0_PCS0_INOUT;34:@221^5~65535*65535#[!//
SIUL2_0_PORT132_LPSPI1_LPSPI1_PCS1_INOUT;35:@233^5~65535*65535#[!//
SIUL2_0_PORT132_EMIOS_0_EMIOS_0_CH_18_X_INOUT;37:@66^2~65535*65535#[!//
SIUL2_0_PORT132_FXIO_FXIO_D6_INOUT;39:@158^1~65535*65535#[!//
SIUL2_0_PORT132_ETPU_B_ETPU_B_CH_6_INOUT;43:@478^2~65535*65535#[!//
SIUL2_0_PORT132_ETPU_A_ETPU_A_CH_12_INOUT;44:@481^3~65535*65535#[!//
SIUL2_0_PORT133_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT133_EMIOS_0_EMIOS_0_CH_19_X_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT133_FXIO_FXIO_D7_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT133_TRGMUX_TRGMUX_OUT0_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT133_LCU0_LCU0_OUT6_OUT;9:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT133_LPSPI1_LPSPI1_PCS3_OUT;10:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT133_ETPU_B_ETPU_B_CH_5_OUT;11:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT133_ETPU_A_ETPU_A_CH_11_OUT;12:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT133_WKPU_WKPU_32_IN;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT133_ADC1_ADC1_S8_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT133_ADC2_ADC2_P3_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT133_SIUL_EIRQ_5_IN;19:@21^4~65535*65535#[!//
SIUL2_0_PORT133_EMIOS_0_EMIOS_0_CH_19_X_IN;20:@67^1~65535*65535#[!//
SIUL2_0_PORT133_FXIO_FXIO_D7_IN;21:@159^1~65535*65535#[!//
SIUL2_0_PORT133_LPSPI1_LPSPI1_PCS3_IN;22:@235^3~65535*65535#[!//
SIUL2_0_PORT133_ETPU_A_ETPU_A_CH_11_IN;23:@443^3~65535*65535#[!//
SIUL2_0_PORT133_ETPU_B_ETPU_B_CH_5_IN;24:@474^3~65535*65535#[!//
SIUL2_0_PORT133_EMIOS_0_EMIOS_0_CH_19_X_INOUT;37:@67^1~65535*65535#[!//
SIUL2_0_PORT133_FXIO_FXIO_D7_INOUT;39:@159^1~65535*65535#[!//
SIUL2_0_PORT133_LPSPI1_LPSPI1_PCS3_INOUT;43:@235^3~65535*65535#[!//
SIUL2_0_PORT133_ETPU_B_ETPU_B_CH_5_INOUT;44:@474^3~65535*65535#[!//
SIUL2_0_PORT133_ETPU_A_ETPU_A_CH_11_INOUT;45:@443^3~65535*65535#[!//
SIUL2_0_PORT134_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT134_WKPU_WKPU_29_IN;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT134_ADC3_ADC3_P3_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT134_ADC4_ADC4_P0_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT134_SDADC_0_SDADC0_AN_1_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT134_SIUL_EIRQ_6_IN;19:@22^4~65535*65535#[!//
SIUL2_0_PORT134_FXIO_FXIO_D12_IN;20:@164^4~65535*65535#[!//
SIUL2_0_PORT134_LPSPI0_LPSPI0_PCS2_IN;21:@223^1~65535*65535#[!//
SIUL2_0_PORT135_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT135_EMIOS_0_EMIOS_0_CH_7_X_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT135_LPSPI3_LPSPI3_SCK_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT135_FXIO_FXIO_D11_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT135_ETPU_A_ETPU_A_CH_16_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT135_EMIOS_0_EMIOS_0_CH_11_X_OUT;9:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT135_ADC0_ADC0_MA_0_OUT;10:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT135_EMIOS_0_EMIOS_0_CH_7_X_IN;19:@55^2~65535*65535#[!//
SIUL2_0_PORT135_EMIOS_0_EMIOS_0_CH_11_X_IN;20:@59^4~65535*65535#[!//
SIUL2_0_PORT135_FXIO_FXIO_D11_IN;21:@163^4~65535*65535#[!//
SIUL2_0_PORT135_LPUART0_LPUART0_RX_IN;22:@187^9~65535*65535#[!//
SIUL2_0_PORT135_LPSPI3_LPSPI3_SCK_IN;23:@252^2~65535*65535#[!//
SIUL2_0_PORT135_ETPU_A_ETPU_A_CH_16_IN;24:@468^1~65535*65535#[!//
SIUL2_0_PORT135_EMIOS_0_EMIOS_0_CH_7_X_INOUT;35:@55^2~65535*65535#[!//
SIUL2_0_PORT135_LPSPI3_LPSPI3_SCK_INOUT;39:@252^2~65535*65535#[!//
SIUL2_0_PORT135_FXIO_FXIO_D11_INOUT;40:@163^4~65535*65535#[!//
SIUL2_0_PORT135_ETPU_A_ETPU_A_CH_16_INOUT;41:@468^1~65535*65535#[!//
SIUL2_0_PORT135_EMIOS_0_EMIOS_0_CH_11_X_INOUT;42:@59^4~65535*65535#[!//
SIUL2_0_PORT136_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT136_LPSPI3_LPSPI3_PCS1_OUT;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT136_EMIOS_0_EMIOS_0_CH_6_X_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT136_LPSPI5_LPSPI5_PCS1_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT136_FXIO_FXIO_D12_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT136_EMAC_EMAC_MII_RMII_MDC_OUT;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT136_FXIO_FXIO_D8_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT136_CMP0_CMP0_IN3_IN;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT136_SIUL_EIRQ_7_IN;19:@23^4~65535*65535#[!//
SIUL2_0_PORT136_EMIOS_0_EMIOS_0_CH_6_X_IN;20:@54^1~65535*65535#[!//
SIUL2_0_PORT136_FXIO_FXIO_D8_IN;21:@160^5~65535*65535#[!//
SIUL2_0_PORT136_FXIO_FXIO_D12_IN;22:@164^1~65535*65535#[!//
SIUL2_0_PORT136_LPSPI3_LPSPI3_PCS1_IN;23:@249^1~65535*65535#[!//
SIUL2_0_PORT136_LPSPI5_LPSPI5_PCS1_IN;24:@263^1~65535*65535#[!//
SIUL2_0_PORT136_LPSPI3_LPSPI3_PCS1_INOUT;34:@249^1~65535*65535#[!//
SIUL2_0_PORT136_EMIOS_0_EMIOS_0_CH_6_X_INOUT;35:@54^1~65535*65535#[!//
SIUL2_0_PORT136_LPSPI5_LPSPI5_PCS1_INOUT;36:@263^1~65535*65535#[!//
SIUL2_0_PORT136_FXIO_FXIO_D12_INOUT;37:@164^1~65535*65535#[!//
SIUL2_0_PORT136_FXIO_FXIO_D8_INOUT;40:@160^5~65535*65535#[!//
SIUL2_0_PORT137_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT137_LPSPI5_LPSPI5_SOUT_OUT;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT137_EMIOS_0_EMIOS_0_CH_7_X_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT137_CAN3_CAN3_TX_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT137_EMAC_EMAC_PPS3_OUT;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT137_EMAC_EMAC_MII_RMII_TX_EN_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT137_FXIO_FXIO_D11_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT137_CMP0_CMP0_IN0_IN;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT137_SIUL_EIRQ_8_IN;19:@24^4~65535*65535#[!//
SIUL2_0_PORT137_EMIOS_0_EMIOS_0_CH_7_X_IN;20:@55^1~65535*65535#[!//
SIUL2_0_PORT137_EMAC_EMAC_PPS3_IN;21:@147^1~65535*65535#[!//
SIUL2_0_PORT137_FXIO_FXIO_D11_IN;22:@163^1~65535*65535#[!//
SIUL2_0_PORT137_LPSPI5_LPSPI5_SOUT_IN;23:@268^1~65535*65535#[!//
SIUL2_0_PORT137_LPUART2_LPUART2_CTS_IN;24:@362^3~65535*65535#[!//
SIUL2_0_PORT137_SYSTEM_SWG_EXT_REF_CLK_IN;25:@436^2~65535*65535#[!//
SIUL2_0_PORT137_LPSPI5_LPSPI5_SOUT_INOUT;34:@268^1~65535*65535#[!//
SIUL2_0_PORT137_EMIOS_0_EMIOS_0_CH_7_X_INOUT;35:@55^1~65535*65535#[!//
SIUL2_0_PORT137_EMAC_EMAC_PPS3_INOUT;38:@147^1~65535*65535#[!//
SIUL2_0_PORT137_FXIO_FXIO_D11_INOUT;40:@163^1~65535*65535#[!//
SIUL2_0_PORT138_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT138_LPSPI3_LPSPI3_SIN_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT138_LPSPI2_LPSPI2_PCS1_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT138_EMIOS_0_EMIOS_0_CH_20_X_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT138_SYSTEM_CLKOUT_STANDBY_OUT;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT138_FXIO_FXIO_D4_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT138_TRGMUX_TRGMUX_OUT4_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT138_LCU0_LCU0_OUT5_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT138_ETPU_B_ETPU_B_CH_23_OUT;9:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT138_ETPU_A_ETPU_A_CH_10_OUT;10:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT138_ADC1_ADC1_S11_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT138_ADC0_ADC0_P5_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT138_WKPU_WKPU_25_IN;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT138_SIUL_EIRQ_9_IN;19:@25^4~65535*65535#[!//
SIUL2_0_PORT138_EMIOS_0_EMIOS_0_CH_20_X_IN;20:@68^2~65535*65535#[!//
SIUL2_0_PORT138_FXIO_FXIO_D4_IN;21:@156^2~65535*65535#[!//
SIUL2_0_PORT138_LPUART0_LPUART0_RX_IN;22:@187^10~65535*65535#[!//
SIUL2_0_PORT138_LPSPI2_LPSPI2_PCS1_IN;23:@242^1~65535*65535#[!//
SIUL2_0_PORT138_LPSPI3_LPSPI3_SIN_IN;24:@253^1~65535*65535#[!//
SIUL2_0_PORT138_ETPU_B_ETPU_B_CH_23_IN;25:@379^1~65535*65535#[!//
SIUL2_0_PORT138_ETPU_A_ETPU_A_CH_10_IN;26:@444^3~65535*65535#[!//
SIUL2_0_PORT138_LPSPI3_LPSPI3_SIN_INOUT;35:@253^1~65535*65535#[!//
SIUL2_0_PORT138_LPSPI2_LPSPI2_PCS1_INOUT;36:@242^1~65535*65535#[!//
SIUL2_0_PORT138_EMIOS_0_EMIOS_0_CH_20_X_INOUT;37:@68^2~65535*65535#[!//
SIUL2_0_PORT138_FXIO_FXIO_D4_INOUT;39:@156^2~65535*65535#[!//
SIUL2_0_PORT138_ETPU_B_ETPU_B_CH_23_INOUT;42:@379^1~65535*65535#[!//
SIUL2_0_PORT138_ETPU_A_ETPU_A_CH_10_INOUT;43:@444^3~65535*65535#[!//
SIUL2_0_PORT139_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT139_LPSPI2_LPSPI2_PCS0_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT139_EMIOS_0_EMIOS_0_CH_1_X_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT139_EMIOS_0_EMIOS_0_CH_21_X_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT139_FXIO_FXIO_D5_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT139_TRGMUX_TRGMUX_OUT5_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT139_LPUART0_LPUART0_TX_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT139_LCU0_LCU0_OUT4_OUT;9:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT139_LPSPI1_LPSPI1_PCS4_OUT;10:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT139_ETPU_B_ETPU_B_CH_22_OUT;11:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT139_ETPU_A_ETPU_A_CH_9_OUT;12:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT139_WKPU_WKPU_28_IN;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT139_ADC0_ADC0_S9_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT139_ADC1_ADC1_P5_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT139_SIUL_EIRQ_10_IN;19:@26^4~65535*65535#[!//
SIUL2_0_PORT139_EMIOS_0_EMIOS_0_CH_1_X_IN;20:@49^4~65535*65535#[!//
SIUL2_0_PORT139_EMIOS_0_EMIOS_0_CH_21_X_IN;21:@69^2~65535*65535#[!//
SIUL2_0_PORT139_FXIO_FXIO_D5_IN;22:@157^1~65535*65535#[!//
SIUL2_0_PORT139_LPSPI1_LPSPI1_PCS4_IN;23:@236^2~65535*65535#[!//
SIUL2_0_PORT139_LPSPI2_LPSPI2_PCS0_IN;24:@241^3~65535*65535#[!//
SIUL2_0_PORT139_LPUART0_LPUART0_TX_IN;25:@363^10~65535*65535#[!//
SIUL2_0_PORT139_ETPU_B_ETPU_B_CH_22_IN;26:@407^1~65535*65535#[!//
SIUL2_0_PORT139_ETPU_A_ETPU_A_CH_9_IN;27:@454^2~65535*65535#[!//
SIUL2_0_PORT139_LPSPI2_LPSPI2_PCS0_INOUT;35:@241^3~65535*65535#[!//
SIUL2_0_PORT139_EMIOS_0_EMIOS_0_CH_1_X_INOUT;36:@49^4~65535*65535#[!//
SIUL2_0_PORT139_EMIOS_0_EMIOS_0_CH_21_X_INOUT;37:@69^2~65535*65535#[!//
SIUL2_0_PORT139_FXIO_FXIO_D5_INOUT;39:@157^1~65535*65535#[!//
SIUL2_0_PORT139_LPUART0_LPUART0_TX_INOUT;41:@363^10~65535*65535#[!//
SIUL2_0_PORT139_LPSPI1_LPSPI1_PCS4_INOUT;43:@236^2~65535*65535#[!//
SIUL2_0_PORT139_ETPU_B_ETPU_B_CH_22_INOUT;44:@407^1~65535*65535#[!//
SIUL2_0_PORT139_ETPU_A_ETPU_A_CH_9_INOUT;45:@454^2~65535*65535#[!//
SIUL2_0_PORT142_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT142_EMIOS_0_EMIOS_0_CH_19_X_OUT;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT142_FXIO_FXIO_D7_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT142_EMAC_EMAC_PPS1_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT142_LPUART1_LPUART1_TX_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT142_WKPU_WKPU_30_IN;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT142_CAN4_CAN4_RX_IN;19:@4^1~65535*65535#[!//
SIUL2_0_PORT142_SIUL_EIRQ_13_IN;20:@29^4~65535*65535#[!//
SIUL2_0_PORT142_EMIOS_0_EMIOS_0_CH_19_X_IN;21:@67^3~65535*65535#[!//
SIUL2_0_PORT142_EMAC_EMAC_PPS1_IN;22:@145^1~65535*65535#[!//
SIUL2_0_PORT142_FXIO_FXIO_D7_IN;23:@159^5~65535*65535#[!//
SIUL2_0_PORT142_LPUART1_LPUART1_TX_IN;24:@364^10~65535*65535#[!//
SIUL2_0_PORT142_EMIOS_0_EMIOS_0_CH_19_X_INOUT;34:@67^3~65535*65535#[!//
SIUL2_0_PORT142_FXIO_FXIO_D7_INOUT;39:@159^5~65535*65535#[!//
SIUL2_0_PORT142_EMAC_EMAC_PPS1_INOUT;40:@145^1~65535*65535#[!//
SIUL2_0_PORT142_LPUART1_LPUART1_TX_INOUT;41:@364^10~65535*65535#[!//
SIUL2_0_PORT143_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT143_FCCU_FCCU_ERR0_OUT;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT143_LPSPI2_LPSPI2_SCK_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT143_EMIOS_0_EMIOS_0_CH_22_X_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT143_CMP1_CMP1_RRT_OUT;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT143_FXIO_FXIO_D2_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT143_TRGMUX_TRGMUX_OUT6_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT143_ETPU_B_ETPU_B_CH_10_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT143_ETPU_A_ETPU_A_CH_0_OUT;9:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT143_LCU1_LCU1_OUT8_OUT;10:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT143_ADC2_ADC2_S9_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT143_ADC0_ADC0_P3_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT143_ETPU_B_ETPU_B_CH_10_IN;19:@508^1~65535*65535#[!//
SIUL2_0_PORT143_SIUL_EIRQ_14_IN;20:@30^4~65535*65535#[!//
SIUL2_0_PORT143_EMIOS_0_EMIOS_0_CH_22_X_IN;21:@70^1~65535*65535#[!//
SIUL2_0_PORT143_FCCU_FCCU_ERR_IN0_IN;22:@148^2~65535*65535#[!//
SIUL2_0_PORT143_FXIO_FXIO_D2_IN;23:@154^1~65535*65535#[!//
SIUL2_0_PORT143_LPUART3_LPUART3_RX_IN;24:@190^1~65535*65535#[!//
SIUL2_0_PORT143_LPSPI2_LPSPI2_SCK_IN;25:@245^1~65535*65535#[!//
SIUL2_0_PORT143_LPUART1_LPUART1_CTS_IN;26:@361^3~65535*65535#[!//
SIUL2_0_PORT143_ETPU_A_ETPU_A_TCRCLK_IN;27:@434^1~65535*65535#[!//
SIUL2_0_PORT143_ETPU_A_ETPU_A_CH_0_IN;28:@447^4~65535*65535#[!//
SIUL2_0_PORT143_LPSPI2_LPSPI2_SCK_INOUT;36:@245^1~65535*65535#[!//
SIUL2_0_PORT143_EMIOS_0_EMIOS_0_CH_22_X_INOUT;37:@70^1~65535*65535#[!//
SIUL2_0_PORT143_FXIO_FXIO_D2_INOUT;39:@154^1~65535*65535#[!//
SIUL2_0_PORT143_ETPU_B_ETPU_B_CH_10_INOUT;41:@508^1~65535*65535#[!//
SIUL2_0_PORT143_ETPU_A_ETPU_A_CH_0_INOUT;42:@447^4~65535*65535#[!//
SIUL2_0_PORT144_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT144_FCCU_FCCU_ERR1_OUT;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT144_LPUART3_LPUART3_TX_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT144_LPSPI2_LPSPI2_SIN_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT144_EMIOS_0_EMIOS_0_CH_23_X_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT144_LPUART1_LPUART1_RTS_OUT;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT144_FXIO_FXIO_D3_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT144_TRGMUX_TRGMUX_OUT7_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT144_LCU0_LCU0_OUT3_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT144_ETPU_B_ETPU_B_CH_8_OUT;9:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT144_ETPU_A_ETPU_A_CH_6_OUT;10:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT144_WKPU_WKPU_19_IN;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT144_ADC2_ADC2_S10_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT144_ADC0_ADC0_P4_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT144_SIUL_EIRQ_15_IN;19:@31^4~65535*65535#[!//
SIUL2_0_PORT144_EMIOS_0_EMIOS_0_CH_23_X_IN;20:@71^2~65535*65535#[!//
SIUL2_0_PORT144_FCCU_FCCU_ERR_IN1_IN;21:@149^2~65535*65535#[!//
SIUL2_0_PORT144_FXIO_FXIO_D3_IN;22:@155^2~65535*65535#[!//
SIUL2_0_PORT144_LPSPI2_LPSPI2_SIN_IN;23:@246^1~65535*65535#[!//
SIUL2_0_PORT144_LPUART3_LPUART3_TX_IN;24:@366^3~65535*65535#[!//
SIUL2_0_PORT144_ETPU_A_ETPU_A_CH_6_IN;25:@442^2~65535*65535#[!//
SIUL2_0_PORT144_ETPU_B_ETPU_B_CH_8_IN;26:@482^2~65535*65535#[!//
SIUL2_0_PORT144_LPUART3_LPUART3_TX_INOUT;35:@366^3~65535*65535#[!//
SIUL2_0_PORT144_LPSPI2_LPSPI2_SIN_INOUT;36:@246^1~65535*65535#[!//
SIUL2_0_PORT144_EMIOS_0_EMIOS_0_CH_23_X_INOUT;37:@71^2~65535*65535#[!//
SIUL2_0_PORT144_FXIO_FXIO_D3_INOUT;39:@155^2~65535*65535#[!//
SIUL2_0_PORT144_ETPU_B_ETPU_B_CH_8_INOUT;42:@482^2~65535*65535#[!//
SIUL2_0_PORT144_ETPU_A_ETPU_A_CH_6_INOUT;43:@442^2~65535*65535#[!//
SIUL2_0_PORT145_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT145_ADC5_ADC5_P0_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT145_ADC4_ADC4_P3_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT145_SDADC_1_SDADC1_AN_1_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT145_FXIO_FXIO_D5_IN;19:@157^4~65535*65535#[!//
SIUL2_0_PORT146_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT146_WKPU_WKPU_55_IN;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT146_ADC3_ADC3_P5_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT146_SDADC_0_SDADC0_AN_3_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT146_ADC1_ADC1_S12_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT146_FXIO_FXIO_D4_IN;19:@156^4~65535*65535#[!//
SIUL2_0_PORT147_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT147_EMIOS_0_EMIOS_0_CH_22_X_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT147_ETPU_A_ETPU_A_CH_9_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT147_EMIOS_0_EMIOS_0_CH_22_X_IN;19:@70^3~65535*65535#[!//
SIUL2_0_PORT147_ETPU_A_ETPU_A_CH_9_IN;20:@454^3~65535*65535#[!//
SIUL2_0_PORT147_EMIOS_0_EMIOS_0_CH_22_X_INOUT;35:@70^3~65535*65535#[!//
SIUL2_0_PORT147_ETPU_A_ETPU_A_CH_9_INOUT;41:@454^3~65535*65535#[!//
SIUL2_0_PORT148_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT148_EMIOS_0_EMIOS_0_CH_2_X_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT148_ETPU_B_ETPU_B_CH_3_OUT;9:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT148_EMIOS_0_EMIOS_0_CH_2_X_IN;19:@50^6~65535*65535#[!//
SIUL2_0_PORT148_ETPU_B_ETPU_B_CH_3_IN;20:@483^3~65535*65535#[!//
SIUL2_0_PORT148_EMIOS_0_EMIOS_0_CH_2_X_INOUT;41:@50^6~65535*65535#[!//
SIUL2_0_PORT148_ETPU_B_ETPU_B_CH_3_INOUT;42:@483^3~65535*65535#[!//
SIUL2_0_PORT149_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT149_LPSPI4_LPSPI4_SIN_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT149_ETPU_B_ETPU_B_CH_6_OUT;9:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT149_PG_EXTWAKE_OUT;10:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT149_WKPU_WKPU_56_IN;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT149_LPSPI4_LPSPI4_SIN_IN;19:@260^3~65535*65535#[!//
SIUL2_0_PORT149_ETPU_B_ETPU_B_CH_6_IN;20:@478^3~65535*65535#[!//
SIUL2_0_PORT149_LPSPI4_LPSPI4_SIN_INOUT;39:@260^3~65535*65535#[!//
SIUL2_0_PORT149_ETPU_B_ETPU_B_CH_6_INOUT;42:@478^3~65535*65535#[!//
SIUL2_0_PORT151_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT151_LPSPI4_LPSPI4_PCS0_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT151_EMIOS_0_EMIOS_0_CH_4_X_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT151_WKPU_WKPU_57_IN;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT151_ADC1_ADC1_P7_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT151_ADC0_ADC0_S12_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT151_EMIOS_0_EMIOS_0_CH_4_X_IN;19:@52^7~65535*65535#[!//
SIUL2_0_PORT151_LPSPI4_LPSPI4_PCS0_IN;20:@255^4~65535*65535#[!//
SIUL2_0_PORT151_SYSTEM_SWG_EXT_REF_CLK_IN;21:@436^4~65535*65535#[!//
SIUL2_0_PORT151_LPSPI4_LPSPI4_PCS0_INOUT;39:@255^4~65535*65535#[!//
SIUL2_0_PORT151_EMIOS_0_EMIOS_0_CH_4_X_INOUT;41:@52^7~65535*65535#[!//
SIUL2_0_PORT154_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT154_LPSPI1_LPSPI1_PCS5_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT154_LPSPI2_LPSPI2_PCS3_OUT;9:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT154_ETPU_A_ETPU_A_CH_0_OUT;10:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT154_ETPU_B_ETPU_B_CH_3_OUT;11:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT154_LCU0_LCU0_OUT10_OUT;12:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT154_ADC1_ADC1_P0_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT154_ADC0_ADC0_P6_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT154_LPSPI1_LPSPI1_PCS5_IN;19:@237^2~65535*65535#[!//
SIUL2_0_PORT154_LPSPI2_LPSPI2_PCS3_IN;20:@244^3~65535*65535#[!//
SIUL2_0_PORT154_ETPU_A_ETPU_A_TCRCLK_IN;21:@434^4~65535*65535#[!//
SIUL2_0_PORT154_ETPU_A_ETPU_A_CH_0_IN;22:@447^3~65535*65535#[!//
SIUL2_0_PORT154_ETPU_B_ETPU_B_CH_3_IN;23:@483^2~65535*65535#[!//
SIUL2_0_PORT154_LPSPI1_LPSPI1_PCS5_INOUT;41:@237^2~65535*65535#[!//
SIUL2_0_PORT154_LPSPI2_LPSPI2_PCS3_INOUT;42:@244^3~65535*65535#[!//
SIUL2_0_PORT154_ETPU_A_ETPU_A_CH_0_INOUT;43:@447^3~65535*65535#[!//
SIUL2_0_PORT154_ETPU_B_ETPU_B_CH_3_INOUT;44:@483^2~65535*65535#[!//
SIUL2_0_PORT155_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT155_ETPU_B_ETPU_B_CH_28_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT155_ETPU_A_ETPU_A_CH_20_OUT;9:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT155_EMIOS_0_EMIOS_0_CH_4_X_OUT;10:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT155_EMIOS_0_EMIOS_0_CH_4_X_IN;19:@52^4~65535*65535#[!//
SIUL2_0_PORT155_ETPU_B_ETPU_B_CH_28_IN;20:@384^1~65535*65535#[!//
SIUL2_0_PORT155_ETPU_A_ETPU_A_CH_20_IN;21:@466^2~65535*65535#[!//
SIUL2_0_PORT155_ETPU_B_ETPU_B_CH_28_INOUT;41:@384^1~65535*65535#[!//
SIUL2_0_PORT155_ETPU_A_ETPU_A_CH_20_INOUT;42:@466^2~65535*65535#[!//
SIUL2_0_PORT155_EMIOS_0_EMIOS_0_CH_4_X_INOUT;43:@52^4~65535*65535#[!//
SIUL2_0_PORT156_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT156_CAN3_CAN3_TX_OUT;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT156_ETPU_B_ETPU_B_CH_29_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT156_ETPU_A_ETPU_A_CH_21_OUT;9:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT156_LPI2C0_LPI2C0_SDAS_OUT;11:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT156_LPI2C0_LPI2C0_SDAS_IN;19:@215^2~65535*65535#[!//
SIUL2_0_PORT156_ETPU_B_ETPU_B_CH_29_IN;20:@385^1~65535*65535#[!//
SIUL2_0_PORT156_ETPU_A_ETPU_A_CH_21_IN;21:@475^2~65535*65535#[!//
SIUL2_0_PORT156_ETPU_B_ETPU_B_CH_29_INOUT;41:@385^1~65535*65535#[!//
SIUL2_0_PORT156_ETPU_A_ETPU_A_CH_21_INOUT;42:@475^2~65535*65535#[!//
SIUL2_0_PORT156_LPI2C0_LPI2C0_SDAS_INOUT;44:@215^2~65535*65535#[!//
SIUL2_0_PORT157_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT157_EMIOS_0_EMIOS_0_CH_5_X_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT157_ETPU_B_ETPU_B_CH_7_OUT;9:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT157_CAN3_CAN3_RX_IN;19:@3^4~65535*65535#[!//
SIUL2_0_PORT157_EMIOS_0_EMIOS_0_CH_5_X_IN;20:@53^4~65535*65535#[!//
SIUL2_0_PORT157_ETPU_B_ETPU_B_CH_7_IN;21:@463^3~65535*65535#[!//
SIUL2_0_PORT157_EMIOS_0_EMIOS_0_CH_5_X_INOUT;41:@53^4~65535*65535#[!//
SIUL2_0_PORT157_ETPU_B_ETPU_B_CH_7_INOUT;42:@463^3~65535*65535#[!//
SIUL2_0_PORT158_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT158_CAN4_CAN4_TX_OUT;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT158_CMP1_CMP1_OUT_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT158_ETPU_B_ETPU_B_CH_10_OUT;9:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT158_ETPU_B_ETPU_B_CH_10_IN;19:@508^3~65535*65535#[!//
SIUL2_0_PORT158_ETPU_B_ETPU_B_CH_10_INOUT;42:@508^3~65535*65535#[!//
SIUL2_0_PORT159_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT159_CMP1_CMP1_RRT_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT159_EMIOS_0_EMIOS_0_CH_6_X_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT159_ETPU_A_ETPU_A_CH_31_OUT;9:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT159_ETPU_B_ETPU_B_CH_11_OUT;10:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT159_ETPU_A_ETPU_A_CH_31_IN;19:@507^3~65535*65535#[!//
SIUL2_0_PORT159_ETPU_B_ETPU_B_CH_11_IN;20:@511^2~65535*65535#[!//
SIUL2_0_PORT159_CAN4_CAN4_RX_IN;21:@4^4~65535*65535#[!//
SIUL2_0_PORT159_EMIOS_0_EMIOS_0_CH_6_X_IN;22:@54^5~65535*65535#[!//
SIUL2_0_PORT159_EMIOS_0_EMIOS_0_CH_6_X_INOUT;41:@54^5~65535*65535#[!//
SIUL2_0_PORT159_ETPU_A_ETPU_A_CH_31_INOUT;42:@507^3~65535*65535#[!//
SIUL2_0_PORT159_ETPU_B_ETPU_B_CH_11_INOUT;43:@511^2~65535*65535#[!//
SIUL2_0_PORT160_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT160_LPSPI2_LPSPI2_SCK_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT160_LPUART1_LPUART1_TX_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT160_EMIOS_0_EMIOS_0_CH_7_X_OUT;9:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT160_ETPU_A_ETPU_A_CH_30_OUT;10:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT160_ETPU_B_ETPU_B_CH_12_OUT;11:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT160_ETPU_A_ETPU_A_CH_30_IN;19:@506^3~65535*65535#[!//
SIUL2_0_PORT160_ETPU_B_ETPU_B_CH_12_IN;20:@509^2~65535*65535#[!//
SIUL2_0_PORT160_SIUL_EIRQ_0_IN;21:@16^5~65535*65535#[!//
SIUL2_0_PORT160_EMIOS_0_EMIOS_0_CH_7_X_IN;22:@55^5~65535*65535#[!//
SIUL2_0_PORT160_LPSPI2_LPSPI2_SCK_IN;23:@245^4~65535*65535#[!//
SIUL2_0_PORT160_LPUART1_LPUART1_TX_IN;24:@364^11~65535*65535#[!//
SIUL2_0_PORT160_SYSTEM_SWG_EXT_REF_CLK_IN;25:@436^5~65535*65535#[!//
SIUL2_0_PORT160_LPSPI2_LPSPI2_SCK_INOUT;36:@245^4~65535*65535#[!//
SIUL2_0_PORT160_LPUART1_LPUART1_TX_INOUT;41:@364^11~65535*65535#[!//
SIUL2_0_PORT160_EMIOS_0_EMIOS_0_CH_7_X_INOUT;42:@55^5~65535*65535#[!//
SIUL2_0_PORT160_ETPU_A_ETPU_A_CH_30_INOUT;43:@506^3~65535*65535#[!//
SIUL2_0_PORT160_ETPU_B_ETPU_B_CH_12_INOUT;44:@509^2~65535*65535#[!//
SIUL2_0_PORT161_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT161_LPSPI2_LPSPI2_SIN_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT161_EMIOS_0_EMIOS_0_CH_16_X_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT161_ETPU_A_ETPU_A_CH_29_OUT;9:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT161_ETPU_B_ETPU_B_CH_17_OUT;10:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT161_WKPU_WKPU_20_IN;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT161_ETPU_A_ETPU_A_CH_29_IN;19:@503^3~65535*65535#[!//
SIUL2_0_PORT161_ETPU_B_ETPU_B_CH_17_IN;20:@510^2~65535*65535#[!//
SIUL2_0_PORT161_SIUL_EIRQ_1_IN;21:@17^5~65535*65535#[!//
SIUL2_0_PORT161_EMIOS_0_EMIOS_0_CH_16_X_IN;22:@64^4~65535*65535#[!//
SIUL2_0_PORT161_LPUART1_LPUART1_RX_IN;23:@188^11~65535*65535#[!//
SIUL2_0_PORT161_LPSPI2_LPSPI2_SIN_IN;24:@246^4~65535*65535#[!//
SIUL2_0_PORT161_LPSPI2_LPSPI2_SIN_INOUT;36:@246^4~65535*65535#[!//
SIUL2_0_PORT161_EMIOS_0_EMIOS_0_CH_16_X_INOUT;41:@64^4~65535*65535#[!//
SIUL2_0_PORT161_ETPU_A_ETPU_A_CH_29_INOUT;42:@503^3~65535*65535#[!//
SIUL2_0_PORT161_ETPU_B_ETPU_B_CH_17_INOUT;43:@510^2~65535*65535#[!//
SIUL2_0_PORT162_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT162_LPSPI2_LPSPI2_SOUT_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT162_LPUART2_LPUART2_TX_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT162_EMIOS_0_EMIOS_0_CH_23_X_OUT;9:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT162_ETPU_B_ETPU_B_CH_11_OUT;10:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT162_ETPU_B_ETPU_B_CH_11_IN;19:@511^3~65535*65535#[!//
SIUL2_0_PORT162_SIUL_EIRQ_2_IN;20:@18^5~65535*65535#[!//
SIUL2_0_PORT162_EMIOS_0_EMIOS_0_CH_23_X_IN;21:@71^7~65535*65535#[!//
SIUL2_0_PORT162_LPSPI2_LPSPI2_SOUT_IN;22:@247^4~65535*65535#[!//
SIUL2_0_PORT162_LPUART2_LPUART2_TX_IN;23:@365^11~65535*65535#[!//
SIUL2_0_PORT162_LPSPI2_LPSPI2_SOUT_INOUT;36:@247^4~65535*65535#[!//
SIUL2_0_PORT162_LPUART2_LPUART2_TX_INOUT;41:@365^11~65535*65535#[!//
SIUL2_0_PORT162_EMIOS_0_EMIOS_0_CH_23_X_INOUT;42:@71^7~65535*65535#[!//
SIUL2_0_PORT162_ETPU_B_ETPU_B_CH_11_INOUT;43:@511^3~65535*65535#[!//
SIUL2_0_PORT163_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT163_LPSPI2_LPSPI2_PCS0_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT163_EMIOS_0_EMIOS_0_CH_0_X_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT163_ETPU_A_ETPU_A_CH_28_OUT;9:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT163_WKPU_WKPU_51_IN;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT163_ETPU_A_ETPU_A_CH_28_IN;19:@502^3~65535*65535#[!//
SIUL2_0_PORT163_SIUL_EIRQ_3_IN;20:@19^5~65535*65535#[!//
SIUL2_0_PORT163_EMIOS_0_EMIOS_0_CH_0_X_IN;21:@48^5~65535*65535#[!//
SIUL2_0_PORT163_LPUART2_LPUART2_RX_IN;22:@189^10~65535*65535#[!//
SIUL2_0_PORT163_LPSPI2_LPSPI2_PCS0_IN;23:@241^6~65535*65535#[!//
SIUL2_0_PORT163_LPSPI2_LPSPI2_PCS0_INOUT;36:@241^6~65535*65535#[!//
SIUL2_0_PORT163_EMIOS_0_EMIOS_0_CH_0_X_INOUT;41:@48^5~65535*65535#[!//
SIUL2_0_PORT163_ETPU_A_ETPU_A_CH_28_INOUT;42:@502^3~65535*65535#[!//
SIUL2_0_PORT164_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT164_CAN5_CAN5_TX_OUT;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT164_FXIO_FXIO_D0_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT164_EMIOS_0_EMIOS_0_CH_1_X_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT164_ETPU_B_ETPU_B_CH_12_OUT;9:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT164_ETPU_B_ETPU_B_CH_12_IN;19:@509^3~65535*65535#[!//
SIUL2_0_PORT164_SIUL_EIRQ_4_IN;20:@20^5~65535*65535#[!//
SIUL2_0_PORT164_EMIOS_0_EMIOS_0_CH_1_X_IN;21:@49^7~65535*65535#[!//
SIUL2_0_PORT164_FXIO_FXIO_D0_IN;22:@152^7~65535*65535#[!//
SIUL2_0_PORT164_FXIO_FXIO_D0_INOUT;37:@152^7~65535*65535#[!//
SIUL2_0_PORT164_EMIOS_0_EMIOS_0_CH_1_X_INOUT;41:@49^7~65535*65535#[!//
SIUL2_0_PORT164_ETPU_B_ETPU_B_CH_12_INOUT;42:@509^3~65535*65535#[!//
SIUL2_0_PORT165_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT165_EMIOS_0_EMIOS_0_CH_2_X_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT165_ETPU_A_ETPU_A_CH_27_OUT;9:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT165_ETPU_A_ETPU_A_CH_27_IN;19:@501^3~65535*65535#[!//
SIUL2_0_PORT165_CAN5_CAN5_RX_IN;20:@5^3~65535*65535#[!//
SIUL2_0_PORT165_SIUL_EIRQ_5_IN;21:@21^5~65535*65535#[!//
SIUL2_0_PORT165_EMIOS_0_EMIOS_0_CH_2_X_IN;22:@50^7~65535*65535#[!//
SIUL2_0_PORT165_EMIOS_0_EMIOS_0_CH_2_X_INOUT;41:@50^7~65535*65535#[!//
SIUL2_0_PORT165_ETPU_A_ETPU_A_CH_27_INOUT;42:@501^3~65535*65535#[!//
SIUL2_0_PORT166_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT166_LPI2C1_LPI2C1_SDA_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT166_ADC3_ADC3_S11_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT166_ADC0_ADC0_S13_IN;16:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT166_SIUL_EIRQ_6_IN;19:@22^5~65535*65535#[!//
SIUL2_0_PORT166_LPI2C1_LPI2C1_SDA_IN;20:@219^6~65535*65535#[!//
SIUL2_0_PORT166_TRACE_EVTI_1_IN;21:@389^3~65535*65535#[!//
SIUL2_0_PORT166_LPI2C1_LPI2C1_SDA_INOUT;41:@219^6~65535*65535#[!//
SIUL2_0_PORT167_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT167_LPI2C1_LPI2C1_SCL_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT167_FXIO_FXIO_D1_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT167_ETPU_B_ETPU_B_CH_17_OUT;9:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT167_ETPU_B_ETPU_B_CH_17_IN;19:@510^3~65535*65535#[!//
SIUL2_0_PORT167_SIUL_EIRQ_7_IN;20:@23^5~65535*65535#[!//
SIUL2_0_PORT167_FXIO_FXIO_D1_IN;21:@153^8~65535*65535#[!//
SIUL2_0_PORT167_LPI2C1_LPI2C1_SCL_IN;22:@217^5~65535*65535#[!//
SIUL2_0_PORT167_LPI2C1_LPI2C1_SCL_INOUT;36:@217^5~65535*65535#[!//
SIUL2_0_PORT167_FXIO_FXIO_D1_INOUT;37:@153^8~65535*65535#[!//
SIUL2_0_PORT167_ETPU_B_ETPU_B_CH_17_INOUT;42:@510^3~65535*65535#[!//
SIUL2_0_PORT168_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT168_LPI2C1_LPI2C1_SDA_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT168_FXIO_FXIO_D2_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT168_CAN2_CAN2_TX_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT168_EMIOS_0_EMIOS_0_CH_4_X_OUT;9:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT168_ETPU_B_ETPU_B_CH_22_OUT;10:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT168_SIUL_EIRQ_16_IN;19:@32^4~65535*65535#[!//
SIUL2_0_PORT168_EMIOS_0_EMIOS_0_CH_4_X_IN;20:@52^5~65535*65535#[!//
SIUL2_0_PORT168_FXIO_FXIO_D2_IN;21:@154^9~65535*65535#[!//
SIUL2_0_PORT168_LPI2C1_LPI2C1_SDA_IN;22:@219^4~65535*65535#[!//
SIUL2_0_PORT168_ETPU_B_ETPU_B_CH_22_IN;23:@407^3~65535*65535#[!//
SIUL2_0_PORT168_LPI2C1_LPI2C1_SDA_INOUT;36:@219^4~65535*65535#[!//
SIUL2_0_PORT168_FXIO_FXIO_D2_INOUT;37:@154^9~65535*65535#[!//
SIUL2_0_PORT168_EMIOS_0_EMIOS_0_CH_4_X_INOUT;42:@52^5~65535*65535#[!//
SIUL2_0_PORT168_ETPU_B_ETPU_B_CH_22_INOUT;43:@407^3~65535*65535#[!//
SIUL2_0_PORT169_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT169_ADC0_ADC0_MA_0_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT169_EMIOS_0_EMIOS_0_CH_5_X_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT169_ETPU_B_ETPU_B_CH_23_OUT;9:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT169_SIUL_EIRQ_17_IN;19:@33^4~65535*65535#[!//
SIUL2_0_PORT169_EMIOS_0_EMIOS_0_CH_5_X_IN;20:@53^5~65535*65535#[!//
SIUL2_0_PORT169_ETPU_B_ETPU_B_CH_23_IN;21:@379^3~65535*65535#[!//
SIUL2_0_PORT169_EMIOS_0_EMIOS_0_CH_5_X_INOUT;41:@53^5~65535*65535#[!//
SIUL2_0_PORT169_ETPU_B_ETPU_B_CH_23_INOUT;42:@379^3~65535*65535#[!//
SIUL2_0_PORT170_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT170_ADC0_ADC0_MA_1_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT170_EMIOS_0_EMIOS_0_CH_18_X_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT170_ETPU_B_ETPU_B_CH_24_OUT;9:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT170_SIUL_EIRQ_18_IN;19:@34^4~65535*65535#[!//
SIUL2_0_PORT170_EMIOS_0_EMIOS_0_CH_18_X_IN;20:@66^4~65535*65535#[!//
SIUL2_0_PORT170_ETPU_B_ETPU_B_CH_24_IN;21:@380^3~65535*65535#[!//
SIUL2_0_PORT170_EMIOS_0_EMIOS_0_CH_18_X_INOUT;41:@66^4~65535*65535#[!//
SIUL2_0_PORT170_ETPU_B_ETPU_B_CH_24_INOUT;42:@380^3~65535*65535#[!//
SIUL2_0_PORT171_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT171_ADC0_ADC0_MA_2_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT171_EMIOS_0_EMIOS_0_CH_19_X_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT171_ETPU_B_ETPU_B_CH_25_OUT;9:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT171_SIUL_EIRQ_19_IN;19:@35^4~65535*65535#[!//
SIUL2_0_PORT171_EMIOS_0_EMIOS_0_CH_19_X_IN;20:@67^9~65535*65535#[!//
SIUL2_0_PORT171_HSE_HSE_TAMPER_EXTIN0_IN;21:@343^4~65535*65535#[!//
SIUL2_0_PORT171_ETPU_B_ETPU_B_CH_25_IN;22:@381^3~65535*65535#[!//
SIUL2_0_PORT171_EMIOS_0_EMIOS_0_CH_19_X_INOUT;41:@67^9~65535*65535#[!//
SIUL2_0_PORT171_ETPU_B_ETPU_B_CH_25_INOUT;42:@381^3~65535*65535#[!//
SIUL2_0_PORT172_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT172_ADC0_ADC0_MA_0_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT172_LPSPI3_LPSPI3_SIN_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT172_LPUART2_LPUART2_TX_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT172_EMIOS_0_EMIOS_0_CH_20_X_OUT;10:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT172_ETPU_B_ETPU_B_CH_26_OUT;11:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT172_SIUL_EIRQ_20_IN;19:@36^4~65535*65535#[!//
SIUL2_0_PORT172_EMIOS_0_EMIOS_0_CH_20_X_IN;20:@68^3~65535*65535#[!//
SIUL2_0_PORT172_LPSPI3_LPSPI3_SIN_IN;21:@253^4~65535*65535#[!//
SIUL2_0_PORT172_LPUART2_LPUART2_TX_IN;22:@365^12~65535*65535#[!//
SIUL2_0_PORT172_ETPU_B_ETPU_B_CH_26_IN;23:@382^3~65535*65535#[!//
SIUL2_0_PORT172_LPSPI3_LPSPI3_SIN_INOUT;37:@253^4~65535*65535#[!//
SIUL2_0_PORT172_LPUART2_LPUART2_TX_INOUT;41:@365^12~65535*65535#[!//
SIUL2_0_PORT172_EMIOS_0_EMIOS_0_CH_20_X_INOUT;43:@68^3~65535*65535#[!//
SIUL2_0_PORT172_ETPU_B_ETPU_B_CH_26_INOUT;44:@382^3~65535*65535#[!//
SIUL2_0_PORT173_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT173_ADC0_ADC0_MA_1_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT173_LPSPI3_LPSPI3_SCK_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT173_EMIOS_0_EMIOS_0_CH_21_X_OUT;9:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT173_ETPU_B_ETPU_B_CH_27_OUT;10:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT173_WKPU_WKPU_29_IN;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT173_SIUL_EIRQ_21_IN;19:@37^4~65535*65535#[!//
SIUL2_0_PORT173_EMIOS_0_EMIOS_0_CH_21_X_IN;20:@69^3~65535*65535#[!//
SIUL2_0_PORT173_LPUART2_LPUART2_RX_IN;21:@189^11~65535*65535#[!//
SIUL2_0_PORT173_LPSPI3_LPSPI3_SCK_IN;22:@252^4~65535*65535#[!//
SIUL2_0_PORT173_ETPU_B_ETPU_B_CH_27_IN;23:@383^3~65535*65535#[!//
SIUL2_0_PORT173_LPSPI3_LPSPI3_SCK_INOUT;37:@252^4~65535*65535#[!//
SIUL2_0_PORT173_EMIOS_0_EMIOS_0_CH_21_X_INOUT;42:@69^3~65535*65535#[!//
SIUL2_0_PORT173_ETPU_B_ETPU_B_CH_27_INOUT;43:@383^3~65535*65535#[!//
SIUL2_0_PORT174_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT174_CAN1_CAN1_TX_OUT;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT174_CMP0_CMP0_OUT_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT174_FCCU_FCCU_ERR0_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT174_FXIO_FXIO_D3_OUT;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT174_CAN0_CAN0_TX_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT174_ETPU_A_ETPU_A_CH_28_OUT;9:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT174_ETPU_B_ETPU_B_CH_18_OUT;10:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT174_LCU0_LCU0_OUT4_OUT;11:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT174_EMIOS_0_EMIOS_0_CH_17_X_OUT;12:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT174_MSC0_DSPI_MSC0_PCS_0_OUT;13:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT174_ETPU_A_ETPU_A_CH_28_IN;19:@502^2~65535*65535#[!//
SIUL2_0_PORT174_SIUL_EIRQ_22_IN;20:@38^4~65535*65535#[!//
SIUL2_0_PORT174_EMIOS_0_EMIOS_0_CH_17_X_IN;21:@65^7~65535*65535#[!//
SIUL2_0_PORT174_FCCU_FCCU_ERR_IN0_IN;22:@148^3~65535*65535#[!//
SIUL2_0_PORT174_FXIO_FXIO_D3_IN;23:@155^8~65535*65535#[!//
SIUL2_0_PORT174_SDADC_0_EXT_CLKIN0_IN;24:@396^1~65535*65535#[!//
SIUL2_0_PORT174_ETPU_B_ETPU_B_CH_18_IN;25:@472^3~65535*65535#[!//
SIUL2_0_PORT174_FXIO_FXIO_D3_INOUT;38:@155^8~65535*65535#[!//
SIUL2_0_PORT174_ETPU_A_ETPU_A_CH_28_INOUT;42:@502^2~65535*65535#[!//
SIUL2_0_PORT174_ETPU_B_ETPU_B_CH_18_INOUT;43:@472^3~65535*65535#[!//
SIUL2_0_PORT174_EMIOS_0_EMIOS_0_CH_17_X_INOUT;45:@65^7~65535*65535#[!//
SIUL2_0_PORT175_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT175_CMP0_CMP0_RRT_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT175_LPSPI3_LPSPI3_SOUT_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT175_FCCU_FCCU_ERR1_OUT;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT175_ETPU_A_ETPU_A_CH_30_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT175_ETPU_B_ETPU_B_CH_1_OUT;9:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT175_ETPU_B_ETPU_B_CH_20_OUT;10:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT175_LCU0_LCU0_OUT6_OUT;11:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT175_EMIOS_0_EMIOS_0_CH_22_X_OUT;12:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT175_MSC0_DSPI_MSC0_PCS_1_OUT;13:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT175_ETPU_A_ETPU_A_CH_30_IN;19:@506^2~65535*65535#[!//
SIUL2_0_PORT175_CAN1_CAN1_RX_IN;20:@1^5~65535*65535#[!//
SIUL2_0_PORT175_SIUL_EIRQ_23_IN;21:@39^4~65535*65535#[!//
SIUL2_0_PORT175_EMIOS_0_EMIOS_0_CH_22_X_IN;22:@70^4~65535*65535#[!//
SIUL2_0_PORT175_FCCU_FCCU_ERR_IN1_IN;23:@149^3~65535*65535#[!//
SIUL2_0_PORT175_LPSPI3_LPSPI3_SOUT_IN;24:@254^4~65535*65535#[!//
SIUL2_0_PORT175_ETPU_B_ETPU_B_CH_20_IN;25:@471^3~65535*65535#[!//
SIUL2_0_PORT175_ETPU_B_ETPU_B_CH_1_IN;26:@480^4~65535*65535#[!//
SIUL2_0_PORT175_LPSPI3_LPSPI3_SOUT_INOUT;37:@254^4~65535*65535#[!//
SIUL2_0_PORT175_ETPU_A_ETPU_A_CH_30_INOUT;41:@506^2~65535*65535#[!//
SIUL2_0_PORT175_ETPU_B_ETPU_B_CH_1_INOUT;42:@480^4~65535*65535#[!//
SIUL2_0_PORT175_ETPU_B_ETPU_B_CH_20_INOUT;43:@471^3~65535*65535#[!//
SIUL2_0_PORT175_EMIOS_0_EMIOS_0_CH_22_X_INOUT;45:@70^4~65535*65535#[!//
SIUL2_0_PORT176_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT176_ADC1_ADC1_MA_0_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT176_LPSPI3_LPSPI3_PCS0_OUT;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT176_ETPU_A_ETPU_A_CH_31_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT176_ETPU_B_ETPU_B_CH_2_OUT;9:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT176_ETPU_B_ETPU_B_CH_21_OUT;10:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT176_LCU0_LCU0_OUT7_OUT;11:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT176_MSC0_DSPI_MSC0_PCS_0_OUT;12:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT176_ETPU_A_ETPU_A_CH_31_IN;19:@507^2~65535*65535#[!//
SIUL2_0_PORT176_LPSPI3_LPSPI3_PCS0_IN;20:@248^4~65535*65535#[!//
SIUL2_0_PORT176_SDADC_0_EXT_DATA0_IN;21:@395^1~65535*65535#[!//
SIUL2_0_PORT176_ETPU_B_ETPU_B_CH_2_IN;22:@456^3~65535*65535#[!//
SIUL2_0_PORT176_ETPU_B_ETPU_B_CH_21_IN;23:@470^3~65535*65535#[!//
SIUL2_0_PORT176_LPSPI3_LPSPI3_PCS0_INOUT;38:@248^4~65535*65535#[!//
SIUL2_0_PORT176_ETPU_A_ETPU_A_CH_31_INOUT;41:@507^2~65535*65535#[!//
SIUL2_0_PORT176_ETPU_B_ETPU_B_CH_2_INOUT;42:@456^3~65535*65535#[!//
SIUL2_0_PORT176_ETPU_B_ETPU_B_CH_21_INOUT;43:@470^3~65535*65535#[!//
SIUL2_0_PORT177_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT177_ADC1_ADC1_MA_1_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT177_ETPU_B_ETPU_B_CH_22_OUT;9:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT177_SDADC_1_EXT_DATA1_IN;19:@397^1~65535*65535#[!//
SIUL2_0_PORT177_ETPU_B_ETPU_B_CH_22_IN;20:@407^2~65535*65535#[!//
SIUL2_0_PORT177_ETPU_B_ETPU_B_CH_22_INOUT;42:@407^2~65535*65535#[!//
SIUL2_0_PORT178_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT178_ADC1_ADC1_MA_2_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT178_LPSPI3_LPSPI3_PCS1_OUT;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT178_LPUART3_LPUART3_TX_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT178_ETPU_B_ETPU_B_CH_26_OUT;9:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT178_ETPU_A_ETPU_A_CH_18_OUT;10:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT178_LCU1_LCU1_OUT2_OUT;11:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT178_MSC0_DSPI_MSC0_PCS_1_OUT;12:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT178_LPSPI3_LPSPI3_PCS1_IN;19:@249^2~65535*65535#[!//
SIUL2_0_PORT178_LPUART3_LPUART3_TX_IN;20:@366^9~65535*65535#[!//
SIUL2_0_PORT178_ETPU_B_ETPU_B_CH_26_IN;21:@382^2~65535*65535#[!//
SIUL2_0_PORT178_SDADC_2_EXT_DATA2_IN;22:@399^1~65535*65535#[!//
SIUL2_0_PORT178_ETPU_A_ETPU_A_CH_18_IN;23:@467^3~65535*65535#[!//
SIUL2_0_PORT178_LPSPI3_LPSPI3_PCS1_INOUT;38:@249^2~65535*65535#[!//
SIUL2_0_PORT178_LPUART3_LPUART3_TX_INOUT;41:@366^9~65535*65535#[!//
SIUL2_0_PORT178_ETPU_B_ETPU_B_CH_26_INOUT;42:@382^2~65535*65535#[!//
SIUL2_0_PORT178_ETPU_A_ETPU_A_CH_18_INOUT;43:@467^3~65535*65535#[!//
SIUL2_0_PORT179_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT179_ADC0_ADC0_MA_2_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT179_LPSPI3_LPSPI3_PCS2_OUT;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT179_HSE_HSE_TAMPER_LOOP_OUT0_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT179_EMIOS_0_EMIOS_0_CH_5_X_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT179_ETPU_B_ETPU_B_CH_23_OUT;9:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT179_WKPU_WKPU_31_IN;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT179_EMIOS_0_EMIOS_0_CH_5_X_IN;19:@53^7~65535*65535#[!//
SIUL2_0_PORT179_LPUART3_LPUART3_RX_IN;20:@190^9~65535*65535#[!//
SIUL2_0_PORT179_LPSPI3_LPSPI3_PCS2_IN;21:@250^2~65535*65535#[!//
SIUL2_0_PORT179_ETPU_B_ETPU_B_CH_23_IN;22:@379^2~65535*65535#[!//
SIUL2_0_PORT179_LPSPI3_LPSPI3_PCS2_INOUT;38:@250^2~65535*65535#[!//
SIUL2_0_PORT179_EMIOS_0_EMIOS_0_CH_5_X_INOUT;41:@53^7~65535*65535#[!//
SIUL2_0_PORT179_ETPU_B_ETPU_B_CH_23_INOUT;42:@379^2~65535*65535#[!//
SIUL2_0_PORT180_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT180_LPI2C0_LPI2C0_SCL_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT180_LPSPI3_LPSPI3_PCS3_OUT;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT180_CAN0_CAN0_TX_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT180_FXIO_FXIO_D4_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT180_LPUART0_LPUART0_TX_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT180_ETPU_A_ETPU_A_CH_29_OUT;9:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT180_ETPU_B_ETPU_B_CH_0_OUT;10:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT180_ETPU_B_ETPU_B_CH_19_OUT;11:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT180_LCU0_LCU0_OUT5_OUT;12:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT180_EMIOS_0_EMIOS_0_CH_13_X_OUT;13:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT180_ETPU_A_ETPU_A_CH_29_IN;19:@503^2~65535*65535#[!//
SIUL2_0_PORT180_EMIOS_0_EMIOS_0_CH_13_X_IN;20:@61^7~65535*65535#[!//
SIUL2_0_PORT180_FXIO_FXIO_D4_IN;21:@156^8~65535*65535#[!//
SIUL2_0_PORT180_LPI2C0_LPI2C0_SCL_IN;22:@212^3~65535*65535#[!//
SIUL2_0_PORT180_LPSPI3_LPSPI3_PCS3_IN;23:@251^2~65535*65535#[!//
SIUL2_0_PORT180_LPUART0_LPUART0_TX_IN;24:@363^11~65535*65535#[!//
SIUL2_0_PORT180_SDADC_1_EXT_CLKIN1_IN;25:@398^1~65535*65535#[!//
SIUL2_0_PORT180_MSC0_DSPI_MSC0_SIN_IN;26:@403^2~65535*65535#[!//
SIUL2_0_PORT180_ETPU_B_ETPU_B_TCRCLK_IN;27:@435^3~65535*65535#[!//
SIUL2_0_PORT180_ETPU_B_ETPU_B_CH_0_IN;28:@459^3~65535*65535#[!//
SIUL2_0_PORT180_ETPU_B_ETPU_B_CH_19_IN;29:@460^3~65535*65535#[!//
SIUL2_0_PORT180_LPI2C0_LPI2C0_SCL_INOUT;37:@212^3~65535*65535#[!//
SIUL2_0_PORT180_LPSPI3_LPSPI3_PCS3_INOUT;38:@251^2~65535*65535#[!//
SIUL2_0_PORT180_FXIO_FXIO_D4_INOUT;40:@156^8~65535*65535#[!//
SIUL2_0_PORT180_LPUART0_LPUART0_TX_INOUT;41:@363^11~65535*65535#[!//
SIUL2_0_PORT180_ETPU_A_ETPU_A_CH_29_INOUT;42:@503^2~65535*65535#[!//
SIUL2_0_PORT180_ETPU_B_ETPU_B_CH_0_INOUT;43:@459^3~65535*65535#[!//
SIUL2_0_PORT180_ETPU_B_ETPU_B_CH_19_INOUT;44:@460^3~65535*65535#[!//
SIUL2_0_PORT180_EMIOS_0_EMIOS_0_CH_13_X_INOUT;46:@61^7~65535*65535#[!//
SIUL2_0_PORT181_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT181_LPI2C0_LPI2C0_SDA_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT181_LPSPI1_LPSPI1_PCS0_OUT;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT181_FXIO_FXIO_D5_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT181_ETPU_B_ETPU_B_CH_24_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT181_ETPU_A_ETPU_A_CH_14_OUT;9:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT181_LCU1_LCU1_OUT0_OUT;10:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT181_EMIOS_0_EMIOS_0_CH_14_X_OUT;11:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT181_MSC0_DSPI_MSC0_SOUT_OUT;12:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT181_WKPU_WKPU_17_IN;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT181_CAN0_CAN0_RX_IN;19:@0^5~65535*65535#[!//
SIUL2_0_PORT181_EMIOS_0_EMIOS_0_CH_14_X_IN;20:@62^7~65535*65535#[!//
SIUL2_0_PORT181_FXIO_FXIO_D5_IN;21:@157^11~65535*65535#[!//
SIUL2_0_PORT181_LPUART0_LPUART0_RX_IN;22:@187^11~65535*65535#[!//
SIUL2_0_PORT181_LPI2C0_LPI2C0_SDA_IN;23:@214^3~65535*65535#[!//
SIUL2_0_PORT181_LPSPI1_LPSPI1_PCS0_IN;24:@232^4~65535*65535#[!//
SIUL2_0_PORT181_ETPU_B_ETPU_B_CH_24_IN;25:@380^2~65535*65535#[!//
SIUL2_0_PORT181_SDADC_2_EXT_CLKIN2_IN;26:@400^1~65535*65535#[!//
SIUL2_0_PORT181_ETPU_A_ETPU_A_CH_14_IN;27:@473^3~65535*65535#[!//
SIUL2_0_PORT181_LPI2C0_LPI2C0_SDA_INOUT;37:@214^3~65535*65535#[!//
SIUL2_0_PORT181_LPSPI1_LPSPI1_PCS0_INOUT;38:@232^4~65535*65535#[!//
SIUL2_0_PORT181_FXIO_FXIO_D5_INOUT;40:@157^11~65535*65535#[!//
SIUL2_0_PORT181_ETPU_B_ETPU_B_CH_24_INOUT;41:@380^2~65535*65535#[!//
SIUL2_0_PORT181_ETPU_A_ETPU_A_CH_14_INOUT;42:@473^3~65535*65535#[!//
SIUL2_0_PORT181_EMIOS_0_EMIOS_0_CH_14_X_INOUT;44:@62^7~65535*65535#[!//
SIUL2_0_PORT183_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT183_LPSPI3_LPSPI3_PCS3_OUT;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT183_LPUART1_LPUART1_TX_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT183_CMP0_CMP0_OUT_OUT;9:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT183_ETPU_B_ETPU_B_CH_7_OUT;10:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT183_ETPU_A_ETPU_A_CH_13_OUT;11:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT183_MSC0_DSPI_MSC0_PCS_0_OUT;13:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT183_LPSPI3_LPSPI3_PCS3_IN;19:@251^3~65535*65535#[!//
SIUL2_0_PORT183_LPUART1_LPUART1_TX_IN;20:@364^12~65535*65535#[!//
SIUL2_0_PORT183_TRACE_EVTI_0_IN;21:@388^4~65535*65535#[!//
SIUL2_0_PORT183_ETPU_B_ETPU_B_CH_7_IN;22:@463^2~65535*65535#[!//
SIUL2_0_PORT183_ETPU_A_ETPU_A_CH_13_IN;23:@464^2~65535*65535#[!//
SIUL2_0_PORT183_LPSPI3_LPSPI3_PCS3_INOUT;38:@251^3~65535*65535#[!//
SIUL2_0_PORT183_LPUART1_LPUART1_TX_INOUT;41:@364^12~65535*65535#[!//
SIUL2_0_PORT183_ETPU_B_ETPU_B_CH_7_INOUT;43:@463^2~65535*65535#[!//
SIUL2_0_PORT183_ETPU_A_ETPU_A_CH_13_INOUT;44:@464^2~65535*65535#[!//
SIUL2_0_PORT184_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT184_EMIOS_0_EMIOS_0_CH_8_X_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT184_WKPU_WKPU_54_IN;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT184_EMIOS_0_EMIOS_0_CH_8_X_IN;19:@56^6~65535*65535#[!//
SIUL2_0_PORT184_LPUART1_LPUART1_RX_IN;20:@188^12~65535*65535#[!//
SIUL2_0_PORT184_TRACE_EVTI_0_IN;21:@388^3~65535*65535#[!//
SIUL2_0_PORT184_EMIOS_0_EMIOS_0_CH_8_X_INOUT;41:@56^6~65535*65535#[!//
SIUL2_0_PORT185_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT185_CAN2_CAN2_TX_OUT;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT185_LPSPI2_LPSPI2_PCS2_OUT;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT185_LPSPI4_LPSPI4_PCS0_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT185_FXIO_FXIO_D6_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT185_MSC0_DSPI_MSC0_PCS_0_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT185_EMIOS_0_EMIOS_0_CH_9_X_OUT;9:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT185_TRACE_EVTO_0_OUT;10:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT185_ETPU_B_ETPU_B_CH_0_OUT;11:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT185_EMIOS_0_EMIOS_0_CH_9_X_IN;19:@57^8~65535*65535#[!//
SIUL2_0_PORT185_FXIO_FXIO_D6_IN;20:@158^10~65535*65535#[!//
SIUL2_0_PORT185_LPSPI2_LPSPI2_PCS2_IN;21:@243^3~65535*65535#[!//
SIUL2_0_PORT185_LPSPI4_LPSPI4_PCS0_IN;22:@255^3~65535*65535#[!//
SIUL2_0_PORT185_ETPU_B_ETPU_B_TCRCLK_IN;23:@435^4~65535*65535#[!//
SIUL2_0_PORT185_ETPU_B_ETPU_B_CH_0_IN;24:@459^4~65535*65535#[!//
SIUL2_0_PORT185_LPSPI2_LPSPI2_PCS2_INOUT;38:@243^3~65535*65535#[!//
SIUL2_0_PORT185_LPSPI4_LPSPI4_PCS0_INOUT;39:@255^3~65535*65535#[!//
SIUL2_0_PORT185_FXIO_FXIO_D6_INOUT;40:@158^10~65535*65535#[!//
SIUL2_0_PORT185_EMIOS_0_EMIOS_0_CH_9_X_INOUT;42:@57^8~65535*65535#[!//
SIUL2_0_PORT185_ETPU_B_ETPU_B_CH_0_INOUT;44:@459^4~65535*65535#[!//
SIUL2_0_PORT186_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT186_LPSPI2_LPSPI2_PCS3_OUT;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT186_LPSPI4_LPSPI4_PCS1_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT186_EMIOS_0_EMIOS_0_CH_10_X_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT186_ETPU_B_ETPU_B_CH_2_OUT;9:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT186_WKPU_WKPU_57_IN;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT186_CAN2_CAN2_RX_IN;19:@2^5~65535*65535#[!//
SIUL2_0_PORT186_EMIOS_0_EMIOS_0_CH_10_X_IN;20:@58^6~65535*65535#[!//
SIUL2_0_PORT186_LPSPI2_LPSPI2_PCS3_IN;21:@244^2~65535*65535#[!//
SIUL2_0_PORT186_LPSPI4_LPSPI4_PCS1_IN;22:@256^2~65535*65535#[!//
SIUL2_0_PORT186_MSC0_LPUART_MSC0_RX_IN;23:@438^2~65535*65535#[!//
SIUL2_0_PORT186_ETPU_B_ETPU_B_CH_2_IN;24:@456^4~65535*65535#[!//
SIUL2_0_PORT186_LPSPI2_LPSPI2_PCS3_INOUT;38:@244^2~65535*65535#[!//
SIUL2_0_PORT186_LPSPI4_LPSPI4_PCS1_INOUT;39:@256^2~65535*65535#[!//
SIUL2_0_PORT186_EMIOS_0_EMIOS_0_CH_10_X_INOUT;41:@58^6~65535*65535#[!//
SIUL2_0_PORT186_ETPU_B_ETPU_B_CH_2_INOUT;42:@456^4~65535*65535#[!//
SIUL2_0_PORT187_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT187_LPSPI4_LPSPI4_PCS2_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT187_MSC0_DSPI_MSC0_PCS_0_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT187_LPUART3_LPUART3_TX_OUT;9:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT187_EMIOS_0_EMIOS_0_CH_11_X_OUT;11:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT187_ETPU_B_ETPU_B_CH_30_OUT;12:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT187_EMIOS_0_EMIOS_0_CH_11_X_IN;19:@59^7~65535*65535#[!//
SIUL2_0_PORT187_LPSPI4_LPSPI4_PCS2_IN;20:@257^3~65535*65535#[!//
SIUL2_0_PORT187_LPUART3_LPUART3_TX_IN;21:@366^10~65535*65535#[!//
SIUL2_0_PORT187_ETPU_B_ETPU_B_CH_30_IN;22:@386^3~65535*65535#[!//
SIUL2_0_PORT187_LPSPI4_LPSPI4_PCS2_INOUT;39:@257^3~65535*65535#[!//
SIUL2_0_PORT187_LPUART3_LPUART3_TX_INOUT;42:@366^10~65535*65535#[!//
SIUL2_0_PORT187_EMIOS_0_EMIOS_0_CH_11_X_INOUT;44:@59^7~65535*65535#[!//
SIUL2_0_PORT187_ETPU_B_ETPU_B_CH_30_INOUT;45:@386^3~65535*65535#[!//
SIUL2_0_PORT188_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT188_FXIO_FXIO_D7_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT188_LPSPI0_LPSPI0_PCS0_OUT;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT188_LPSPI4_LPSPI4_PCS3_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT188_TRACE_TRACE_ETM_D5_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT188_FXIO_FXIO_D7_IN;19:@159^8~65535*65535#[!//
SIUL2_0_PORT188_LPUART3_LPUART3_RX_IN;20:@190^10~65535*65535#[!//
SIUL2_0_PORT188_LPSPI0_LPSPI0_PCS0_IN;21:@221^4~65535*65535#[!//
SIUL2_0_PORT188_LPSPI4_LPSPI4_PCS3_IN;22:@258^2~65535*65535#[!//
SIUL2_0_PORT188_FXIO_FXIO_D7_INOUT;37:@159^8~65535*65535#[!//
SIUL2_0_PORT188_LPSPI0_LPSPI0_PCS0_INOUT;38:@221^4~65535*65535#[!//
SIUL2_0_PORT188_LPSPI4_LPSPI4_PCS3_INOUT;39:@258^2~65535*65535#[!//
SIUL2_0_PORT189_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT189_CAN3_CAN3_TX_OUT;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT189_ADC1_ADC1_MA_0_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT189_LPSPI3_LPSPI3_PCS1_OUT;5:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT189_FXIO_FXIO_D8_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT189_EMIOS_0_EMIOS_0_CH_13_X_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT189_LPI2C1_LPI2C1_SCL_OUT;10:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT189_ETPU_B_ETPU_B_CH_29_OUT;11:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT189_ETPU_A_ETPU_A_CH_0_OUT;12:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT189_ETPU_A_ETPU_A_CH_21_OUT;13:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT189_LCU1_LCU1_OUT5_OUT;14:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT189_EMIOS_0_EMIOS_0_CH_13_X_IN;19:@61^6~65535*65535#[!//
SIUL2_0_PORT189_FXIO_FXIO_D8_IN;20:@160^6~65535*65535#[!//
SIUL2_0_PORT189_LPI2C0_LPI2C0_HREQ_IN;21:@211^4~65535*65535#[!//
SIUL2_0_PORT189_LPI2C1_LPI2C1_SCL_IN;22:@217^7~65535*65535#[!//
SIUL2_0_PORT189_LPSPI3_LPSPI3_PCS1_IN;23:@249^3~65535*65535#[!//
SIUL2_0_PORT189_ETPU_B_ETPU_B_CH_29_IN;24:@385^2~65535*65535#[!//
SIUL2_0_PORT189_ETPU_A_ETPU_A_TCRCLK_IN;25:@434^5~65535*65535#[!//
SIUL2_0_PORT189_ETPU_A_ETPU_A_CH_0_IN;26:@447^5~65535*65535#[!//
SIUL2_0_PORT189_ETPU_A_ETPU_A_CH_21_IN;27:@475^3~65535*65535#[!//
SIUL2_0_PORT189_LPSPI3_LPSPI3_PCS1_INOUT;38:@249^3~65535*65535#[!//
SIUL2_0_PORT189_FXIO_FXIO_D8_INOUT;40:@160^6~65535*65535#[!//
SIUL2_0_PORT189_EMIOS_0_EMIOS_0_CH_13_X_INOUT;41:@61^6~65535*65535#[!//
SIUL2_0_PORT189_LPI2C1_LPI2C1_SCL_INOUT;43:@217^7~65535*65535#[!//
SIUL2_0_PORT189_ETPU_B_ETPU_B_CH_29_INOUT;44:@385^2~65535*65535#[!//
SIUL2_0_PORT189_ETPU_A_ETPU_A_CH_0_INOUT;45:@447^5~65535*65535#[!//
SIUL2_0_PORT189_ETPU_A_ETPU_A_CH_21_INOUT;46:@475^3~65535*65535#[!//
SIUL2_0_PORT190_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT190_ADC1_ADC1_MA_1_OUT;4:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT190_EMIOS_0_EMIOS_0_CH_14_X_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT190_ETPU_B_ETPU_B_CH_31_OUT;9:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT190_WKPU_WKPU_58_IN;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT190_CAN3_CAN3_RX_IN;19:@3^5~65535*65535#[!//
SIUL2_0_PORT190_EMIOS_0_EMIOS_0_CH_14_X_IN;20:@62^6~65535*65535#[!//
SIUL2_0_PORT190_ETPU_B_ETPU_B_CH_31_IN;21:@387^3~65535*65535#[!//
SIUL2_0_PORT190_EMIOS_0_EMIOS_0_CH_14_X_INOUT;41:@62^6~65535*65535#[!//
SIUL2_0_PORT190_ETPU_B_ETPU_B_CH_31_INOUT;42:@387^3~65535*65535#[!//
SIUL2_0_PORT191_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT191_ADC1_ADC1_MA_2_OUT;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT191_FXIO_FXIO_D9_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT191_TRACE_TRACE_ETM_D3_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT191_EMIOS_0_EMIOS_0_CH_15_X_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT191_EMAC_EMAC_MII_RMII_TX_EN_OUT;9:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT191_EMIOS_0_EMIOS_0_CH_15_X_IN;19:@63^8~65535*65535#[!//
SIUL2_0_PORT191_FXIO_FXIO_D9_IN;20:@161^5~65535*65535#[!//
SIUL2_0_PORT191_TRGMUX_TRGMUX_IN6_IN;21:@350^3~65535*65535#[!//
SIUL2_0_PORT191_FXIO_FXIO_D9_INOUT;39:@161^5~65535*65535#[!//
SIUL2_0_PORT191_EMIOS_0_EMIOS_0_CH_15_X_INOUT;41:@63^8~65535*65535#[!//
SIUL2_0_PORT192_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT192_EMIOS_0_EMIOS_0_CH_6_X_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT192_ETPU_A_ETPU_A_CH_8_OUT;9:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT192_SIUL_EIRQ_8_IN;19:@24^5~65535*65535#[!//
SIUL2_0_PORT192_EMIOS_0_EMIOS_0_CH_6_X_IN;20:@54^6~65535*65535#[!//
SIUL2_0_PORT192_ETPU_A_ETPU_A_CH_8_IN;21:@450^3~65535*65535#[!//
SIUL2_0_PORT192_EMIOS_0_EMIOS_0_CH_6_X_INOUT;41:@54^6~65535*65535#[!//
SIUL2_0_PORT192_ETPU_A_ETPU_A_CH_8_INOUT;42:@450^3~65535*65535#[!//
SIUL2_0_PORT193_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT193_EMIOS_0_EMIOS_0_CH_17_X_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT193_ETPU_A_ETPU_A_CH_13_OUT;9:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT193_SIUL_EIRQ_9_IN;19:@25^5~65535*65535#[!//
SIUL2_0_PORT193_EMIOS_0_EMIOS_0_CH_17_X_IN;20:@65^6~65535*65535#[!//
SIUL2_0_PORT193_ETPU_A_ETPU_A_CH_13_IN;21:@464^3~65535*65535#[!//
SIUL2_0_PORT193_EMIOS_0_EMIOS_0_CH_17_X_INOUT;41:@65^6~65535*65535#[!//
SIUL2_0_PORT193_ETPU_A_ETPU_A_CH_13_INOUT;42:@464^3~65535*65535#[!//
SIUL2_0_PORT194_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT194_ETPU_B_ETPU_B_CH_30_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT194_ETPU_A_ETPU_A_CH_1_OUT;9:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT194_ETPU_A_ETPU_A_CH_22_OUT;10:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT194_LCU1_LCU1_OUT6_OUT;11:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT194_SIUL_EIRQ_10_IN;19:@26^5~65535*65535#[!//
SIUL2_0_PORT194_ETPU_B_ETPU_B_CH_30_IN;20:@386^2~65535*65535#[!//
SIUL2_0_PORT194_TRACE_EVTI_0_IN;21:@388^1~65535*65535#[!//
SIUL2_0_PORT194_ETPU_A_ETPU_A_CH_1_IN;22:@449^5~65535*65535#[!//
SIUL2_0_PORT194_ETPU_A_ETPU_A_CH_22_IN;23:@465^3~65535*65535#[!//
SIUL2_0_PORT194_ETPU_B_ETPU_B_CH_30_INOUT;41:@386^2~65535*65535#[!//
SIUL2_0_PORT194_ETPU_A_ETPU_A_CH_1_INOUT;42:@449^5~65535*65535#[!//
SIUL2_0_PORT194_ETPU_A_ETPU_A_CH_22_INOUT;43:@465^3~65535*65535#[!//
SIUL2_0_PORT195_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT195_EMIOS_0_EMIOS_0_CH_19_X_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT195_TRACE_EVTO_0_OUT;9:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT195_ETPU_B_ETPU_B_CH_31_OUT;10:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT195_ETPU_A_ETPU_A_CH_2_OUT;11:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT195_ETPU_A_ETPU_A_CH_23_OUT;12:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT195_LCU1_LCU1_OUT7_OUT;13:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT195_SIUL_EIRQ_11_IN;19:@27^5~65535*65535#[!//
SIUL2_0_PORT195_EMIOS_0_EMIOS_0_CH_19_X_IN;20:@67^8~65535*65535#[!//
SIUL2_0_PORT195_ETPU_B_ETPU_B_CH_31_IN;21:@387^2~65535*65535#[!//
SIUL2_0_PORT195_ETPU_A_ETPU_A_CH_2_IN;22:@446^5~65535*65535#[!//
SIUL2_0_PORT195_ETPU_A_ETPU_A_CH_23_IN;23:@461^3~65535*65535#[!//
SIUL2_0_PORT195_EMIOS_0_EMIOS_0_CH_19_X_INOUT;41:@67^8~65535*65535#[!//
SIUL2_0_PORT195_ETPU_B_ETPU_B_CH_31_INOUT;43:@387^2~65535*65535#[!//
SIUL2_0_PORT195_ETPU_A_ETPU_A_CH_2_INOUT;44:@446^5~65535*65535#[!//
SIUL2_0_PORT195_ETPU_A_ETPU_A_CH_23_INOUT;45:@461^3~65535*65535#[!//
SIUL2_0_PORT196_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT196_ETPU_A_ETPU_A_CH_26_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT196_ETPU_B_ETPU_B_CH_15_OUT;9:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT196_LCU0_LCU0_OUT2_OUT;10:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT196_EMIOS_0_EMIOS_0_CH_20_X_OUT;11:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT196_ETPU_A_ETPU_A_CH_26_IN;19:@500^2~65535*65535#[!//
SIUL2_0_PORT196_SIUL_EIRQ_12_IN;20:@28^5~65535*65535#[!//
SIUL2_0_PORT196_EMIOS_0_EMIOS_0_CH_20_X_IN;21:@68^4~65535*65535#[!//
SIUL2_0_PORT196_ETPU_B_ETPU_B_CH_15_IN;22:@457^3~65535*65535#[!//
SIUL2_0_PORT196_ETPU_A_ETPU_A_CH_26_INOUT;41:@500^2~65535*65535#[!//
SIUL2_0_PORT196_ETPU_B_ETPU_B_CH_15_INOUT;42:@457^3~65535*65535#[!//
SIUL2_0_PORT196_EMIOS_0_EMIOS_0_CH_20_X_INOUT;44:@68^4~65535*65535#[!//
SIUL2_0_PORT197_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT197_ETPU_A_ETPU_A_CH_27_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT197_ETPU_B_ETPU_B_CH_16_OUT;9:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT197_LCU0_LCU0_OUT3_OUT;10:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT197_EMIOS_0_EMIOS_0_CH_21_X_OUT;11:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT197_ETPU_A_ETPU_A_CH_27_IN;19:@501^2~65535*65535#[!//
SIUL2_0_PORT197_SIUL_EIRQ_13_IN;20:@29^5~65535*65535#[!//
SIUL2_0_PORT197_EMIOS_0_EMIOS_0_CH_21_X_IN;21:@69^4~65535*65535#[!//
SIUL2_0_PORT197_ETPU_B_ETPU_B_CH_16_IN;22:@451^3~65535*65535#[!//
SIUL2_0_PORT197_ETPU_A_ETPU_A_CH_27_INOUT;41:@501^2~65535*65535#[!//
SIUL2_0_PORT197_ETPU_B_ETPU_B_CH_16_INOUT;42:@451^3~65535*65535#[!//
SIUL2_0_PORT197_EMIOS_0_EMIOS_0_CH_21_X_INOUT;44:@69^4~65535*65535#[!//
SIUL2_0_PORT198_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT198_FXIO_FXIO_D10_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT198_TRACE_TRACE_ETM_CLKOUT_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT198_SIUL_EIRQ_14_IN;19:@30^5~65535*65535#[!//
SIUL2_0_PORT198_FXIO_FXIO_D10_IN;20:@162^5~65535*65535#[!//
SIUL2_0_PORT198_FXIO_FXIO_D10_INOUT;35:@162^5~65535*65535#[!//
SIUL2_0_PORT199_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT199_FXIO_FXIO_D11_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT199_TRACE_TRACE_ETM_D0_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT199_EMIOS_0_EMIOS_0_CH_23_X_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT199_SIUL_EIRQ_15_IN;19:@31^5~65535*65535#[!//
SIUL2_0_PORT199_EMIOS_0_EMIOS_0_CH_23_X_IN;20:@71^6~65535*65535#[!//
SIUL2_0_PORT199_FXIO_FXIO_D11_IN;21:@163^7~65535*65535#[!//
SIUL2_0_PORT199_FXIO_FXIO_D11_INOUT;35:@163^7~65535*65535#[!//
SIUL2_0_PORT199_EMIOS_0_EMIOS_0_CH_23_X_INOUT;41:@71^6~65535*65535#[!//
SIUL2_0_PORT200_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT200_CAN4_CAN4_TX_OUT;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT200_FXIO_FXIO_D12_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT200_LPI2C0_LPI2C0_SCL_OUT;9:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT200_ETPU_A_ETPU_A_CH_25_OUT;10:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT200_ETPU_B_ETPU_B_CH_14_OUT;11:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT200_LCU0_LCU0_OUT1_OUT;12:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT200_EMIOS_0_EMIOS_0_CH_22_X_OUT;13:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT200_ETPU_A_ETPU_A_CH_25_IN;19:@505^2~65535*65535#[!//
SIUL2_0_PORT200_SIUL_EIRQ_24_IN;20:@40^4~65535*65535#[!//
SIUL2_0_PORT200_EMIOS_0_EMIOS_0_CH_22_X_IN;21:@70^5~65535*65535#[!//
SIUL2_0_PORT200_FXIO_FXIO_D12_IN;22:@164^5~65535*65535#[!//
SIUL2_0_PORT200_LPI2C0_LPI2C0_SCL_IN;23:@212^4~65535*65535#[!//
SIUL2_0_PORT200_ETPU_B_ETPU_B_CH_14_IN;24:@452^3~65535*65535#[!//
SIUL2_0_PORT200_FXIO_FXIO_D12_INOUT;35:@164^5~65535*65535#[!//
SIUL2_0_PORT200_LPI2C0_LPI2C0_SCL_INOUT;42:@212^4~65535*65535#[!//
SIUL2_0_PORT200_ETPU_A_ETPU_A_CH_25_INOUT;43:@505^2~65535*65535#[!//
SIUL2_0_PORT200_ETPU_B_ETPU_B_CH_14_INOUT;44:@452^3~65535*65535#[!//
SIUL2_0_PORT200_EMIOS_0_EMIOS_0_CH_22_X_INOUT;46:@70^5~65535*65535#[!//
SIUL2_0_PORT201_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT201_EMIOS_0_EMIOS_0_CH_23_X_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT201_ETPU_A_ETPU_A_CH_24_OUT;9:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT201_WKPU_WKPU_55_IN;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT201_ETPU_A_ETPU_A_CH_24_IN;19:@504^3~65535*65535#[!//
SIUL2_0_PORT201_CAN4_CAN4_RX_IN;20:@4^5~65535*65535#[!//
SIUL2_0_PORT201_SIUL_EIRQ_25_IN;21:@41^4~65535*65535#[!//
SIUL2_0_PORT201_EMIOS_0_EMIOS_0_CH_23_X_IN;22:@71^8~65535*65535#[!//
SIUL2_0_PORT201_EMIOS_0_EMIOS_0_CH_23_X_INOUT;41:@71^8~65535*65535#[!//
SIUL2_0_PORT201_ETPU_A_ETPU_A_CH_24_INOUT;42:@504^3~65535*65535#[!//
SIUL2_0_PORT202_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT202_EMIOS_0_EMIOS_0_CH_7_X_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT202_ETPU_A_ETPU_A_CH_15_OUT;9:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT202_SIUL_EIRQ_26_IN;19:@42^4~65535*65535#[!//
SIUL2_0_PORT202_EMIOS_0_EMIOS_0_CH_7_X_IN;20:@55^6~65535*65535#[!//
SIUL2_0_PORT202_ETPU_A_ETPU_A_CH_15_IN;21:@469^3~65535*65535#[!//
SIUL2_0_PORT202_EMIOS_0_EMIOS_0_CH_7_X_INOUT;41:@55^6~65535*65535#[!//
SIUL2_0_PORT202_ETPU_A_ETPU_A_CH_15_INOUT;42:@469^3~65535*65535#[!//
SIUL2_0_PORT203_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT203_EMIOS_0_EMIOS_0_CH_16_X_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT203_ETPU_A_ETPU_A_CH_16_OUT;9:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT203_SIUL_EIRQ_27_IN;19:@43^4~65535*65535#[!//
SIUL2_0_PORT203_EMIOS_0_EMIOS_0_CH_16_X_IN;20:@64^5~65535*65535#[!//
SIUL2_0_PORT203_ETPU_A_ETPU_A_CH_16_IN;21:@468^3~65535*65535#[!//
SIUL2_0_PORT203_EMIOS_0_EMIOS_0_CH_16_X_INOUT;41:@64^5~65535*65535#[!//
SIUL2_0_PORT203_ETPU_A_ETPU_A_CH_16_INOUT;42:@468^3~65535*65535#[!//
SIUL2_0_PORT204_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT204_LPSPI4_LPSPI4_PCS3_OUT;6:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT204_EMIOS_0_EMIOS_0_CH_18_X_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT204_ETPU_A_ETPU_A_CH_26_OUT;9:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT204_TRACE_EVTO_1_OUT;10:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT204_ETPU_A_ETPU_A_CH_26_IN;19:@500^3~65535*65535#[!//
SIUL2_0_PORT204_SIUL_EIRQ_28_IN;20:@44^4~65535*65535#[!//
SIUL2_0_PORT204_EMIOS_0_EMIOS_0_CH_18_X_IN;21:@66^5~65535*65535#[!//
SIUL2_0_PORT204_LPSPI4_LPSPI4_PCS3_IN;22:@258^3~65535*65535#[!//
SIUL2_0_PORT204_LPSPI4_LPSPI4_PCS3_INOUT;39:@258^3~65535*65535#[!//
SIUL2_0_PORT204_EMIOS_0_EMIOS_0_CH_18_X_INOUT;41:@66^5~65535*65535#[!//
SIUL2_0_PORT204_ETPU_A_ETPU_A_CH_26_INOUT;42:@500^3~65535*65535#[!//
SIUL2_0_PORT205_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT205_CAN5_CAN5_TX_OUT;1:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT205_FXIO_FXIO_D13_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT205_LPI2C0_LPI2C0_SDA_OUT;9:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT205_ETPU_B_ETPU_B_CH_28_OUT;10:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT205_ETPU_A_ETPU_A_CH_20_OUT;11:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT205_LCU1_LCU1_OUT4_OUT;12:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT205_EMIOS_0_EMIOS_0_CH_19_X_OUT;13:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT205_SIUL_EIRQ_29_IN;19:@45^4~65535*65535#[!//
SIUL2_0_PORT205_EMIOS_0_EMIOS_0_CH_19_X_IN;20:@67^10~65535*65535#[!//
SIUL2_0_PORT205_FXIO_FXIO_D13_IN;21:@165^5~65535*65535#[!//
SIUL2_0_PORT205_LPI2C0_LPI2C0_SDA_IN;22:@214^4~65535*65535#[!//
SIUL2_0_PORT205_ETPU_B_ETPU_B_CH_28_IN;23:@384^2~65535*65535#[!//
SIUL2_0_PORT205_ETPU_A_ETPU_A_CH_20_IN;24:@466^3~65535*65535#[!//
SIUL2_0_PORT205_FXIO_FXIO_D13_INOUT;35:@165^5~65535*65535#[!//
SIUL2_0_PORT205_LPI2C0_LPI2C0_SDA_INOUT;42:@214^4~65535*65535#[!//
SIUL2_0_PORT205_ETPU_B_ETPU_B_CH_28_INOUT;43:@384^2~65535*65535#[!//
SIUL2_0_PORT205_ETPU_A_ETPU_A_CH_20_INOUT;44:@466^3~65535*65535#[!//
SIUL2_0_PORT205_EMIOS_0_EMIOS_0_CH_19_X_INOUT;46:@67^10~65535*65535#[!//
SIUL2_0_PORT206_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT206_ETPU_A_ETPU_A_CH_25_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT206_WKPU_WKPU_52_IN;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT206_ETPU_A_ETPU_A_CH_25_IN;19:@505^3~65535*65535#[!//
SIUL2_0_PORT206_CAN5_CAN5_RX_IN;20:@5^4~65535*65535#[!//
SIUL2_0_PORT206_SIUL_EIRQ_30_IN;21:@46^4~65535*65535#[!//
SIUL2_0_PORT206_ETPU_A_ETPU_A_CH_25_INOUT;41:@505^3~65535*65535#[!//
SIUL2_0_PORT207_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT207_FXIO_FXIO_D14_OUT;2:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT207_TRACE_TRACE_ETM_D1_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT207_SIUL_EIRQ_31_IN;19:@47^4~65535*65535#[!//
SIUL2_0_PORT207_FXIO_FXIO_D14_IN;20:@166^5~65535*65535#[!//
SIUL2_0_PORT207_FXIO_FXIO_D14_INOUT;35:@166^5~65535*65535#[!//
SIUL2_0_PORT208_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT208_FXIO_FXIO_D15_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT208_TRACE_TRACE_ETM_D2_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT208_FXIO_FXIO_D15_IN;19:@167^6~65535*65535#[!//
SIUL2_0_PORT208_FXIO_FXIO_D15_INOUT;36:@167^6~65535*65535#[!//
SIUL2_0_PORT209_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT209_FXIO_FXIO_D16_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT209_TRACE_TRACE_ETM_D4_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT209_FXIO_FXIO_D16_IN;19:@168^4~65535*65535#[!//
SIUL2_0_PORT209_FXIO_FXIO_D16_INOUT;36:@168^4~65535*65535#[!//
SIUL2_0_PORT210_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT210_FXIO_FXIO_D17_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT210_TRACE_TRACE_ETM_D6_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT210_FXIO_FXIO_D17_IN;19:@169^3~65535*65535#[!//
SIUL2_0_PORT210_FXIO_FXIO_D17_INOUT;36:@169^3~65535*65535#[!//
SIUL2_0_PORT211_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT211_FXIO_FXIO_D18_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT211_TRACE_TRACE_ETM_D7_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT211_FXIO_FXIO_D18_IN;19:@170^3~65535*65535#[!//
SIUL2_0_PORT211_FXIO_FXIO_D18_INOUT;36:@170^3~65535*65535#[!//
SIUL2_0_PORT212_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT212_FXIO_FXIO_D19_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT212_TRACE_TRACE_ETM_D8_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT212_CAN0_CAN0_TX_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT212_FXIO_FXIO_D19_IN;19:@171^6~65535*65535#[!//
SIUL2_0_PORT212_FXIO_FXIO_D19_INOUT;36:@171^6~65535*65535#[!//
SIUL2_0_PORT213_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT213_FXIO_FXIO_D20_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT213_TRACE_TRACE_ETM_D9_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT213_CAN0_CAN0_RX_IN;19:@0^8~65535*65535#[!//
SIUL2_0_PORT213_FXIO_FXIO_D20_IN;20:@172^3~65535*65535#[!//
SIUL2_0_PORT213_FXIO_FXIO_D20_INOUT;36:@172^3~65535*65535#[!//
SIUL2_0_PORT214_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT214_FXIO_FXIO_D21_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT214_TRACE_TRACE_ETM_D10_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT214_FXIO_FXIO_D21_IN;19:@173^3~65535*65535#[!//
SIUL2_0_PORT214_FXIO_FXIO_D21_INOUT;36:@173^3~65535*65535#[!//
SIUL2_0_PORT215_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT215_FXIO_FXIO_D22_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT215_TRACE_TRACE_ETM_D11_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT215_FXIO_FXIO_D22_IN;19:@174^3~65535*65535#[!//
SIUL2_0_PORT215_FXIO_FXIO_D22_INOUT;36:@174^3~65535*65535#[!//
SIUL2_0_PORT216_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT216_FXIO_FXIO_D23_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT216_TRACE_TRACE_ETM_D12_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT216_FXIO_FXIO_D23_IN;19:@175^3~65535*65535#[!//
SIUL2_0_PORT216_FXIO_FXIO_D23_INOUT;36:@175^3~65535*65535#[!//
SIUL2_0_PORT217_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT217_FXIO_FXIO_D24_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT217_TRACE_TRACE_ETM_D13_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT217_WKPU_WKPU_45_IN;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT217_FXIO_FXIO_D24_IN;19:@176^3~65535*65535#[!//
SIUL2_0_PORT217_FXIO_FXIO_D24_INOUT;36:@176^3~65535*65535#[!//
SIUL2_0_PORT218_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT218_FXIO_FXIO_D25_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT218_TRACE_TRACE_ETM_D14_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT218_CAN1_CAN1_TX_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT218_FXIO_FXIO_D25_IN;19:@177^3~65535*65535#[!//
SIUL2_0_PORT218_FXIO_FXIO_D25_INOUT;36:@177^3~65535*65535#[!//
SIUL2_0_PORT219_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT219_FXIO_FXIO_D26_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT219_TRACE_TRACE_ETM_D15_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT219_CAN1_CAN1_RX_IN;19:@1^8~65535*65535#[!//
SIUL2_0_PORT219_FXIO_FXIO_D26_IN;20:@178^3~65535*65535#[!//
SIUL2_0_PORT219_FXIO_FXIO_D26_INOUT;36:@178^3~65535*65535#[!//
SIUL2_0_PORT231_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT231_FXIO_FXIO_D23_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT231_TRACE_TRACE_ETM_D10_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT231_WKPU_WKPU_8_IN;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT231_SIUL_EIRQ_23_IN;19:@39^5~65535*65535#[!//
SIUL2_0_PORT231_FXIO_FXIO_D23_IN;20:@175^4~65535*65535#[!//
SIUL2_0_PORT231_LPUART0_LPUART0_RX_IN;21:@187^13~65535*65535#[!//
SIUL2_0_PORT231_FXIO_FXIO_D23_INOUT;36:@175^4~65535*65535#[!//
SIUL2_0_PORT232_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT232_FXIO_FXIO_D24_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT232_TRACE_TRACE_ETM_D11_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT232_LPUART2_LPUART2_TX_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT232_SIUL_EIRQ_24_IN;19:@40^5~65535*65535#[!//
SIUL2_0_PORT232_FXIO_FXIO_D24_IN;20:@176^4~65535*65535#[!//
SIUL2_0_PORT232_LPUART2_LPUART2_TX_IN;21:@365^13~65535*65535#[!//
SIUL2_0_PORT232_FXIO_FXIO_D24_INOUT;36:@176^4~65535*65535#[!//
SIUL2_0_PORT232_LPUART2_LPUART2_TX_INOUT;41:@365^13~65535*65535#[!//
SIUL2_0_PORT233_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT233_FXIO_FXIO_D25_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT233_TRACE_TRACE_ETM_D12_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT233_WKPU_WKPU_27_IN;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT233_SIUL_EIRQ_25_IN;19:@41^5~65535*65535#[!//
SIUL2_0_PORT233_FXIO_FXIO_D25_IN;20:@177^4~65535*65535#[!//
SIUL2_0_PORT233_LPUART2_LPUART2_RX_IN;21:@189^12~65535*65535#[!//
SIUL2_0_PORT233_FXIO_FXIO_D25_INOUT;36:@177^4~65535*65535#[!//
SIUL2_0_PORT234_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT234_FXIO_FXIO_D26_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT234_TRACE_TRACE_ETM_D13_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT234_LPUART3_LPUART3_TX_OUT;8:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT234_SIUL_EIRQ_26_IN;19:@42^5~65535*65535#[!//
SIUL2_0_PORT234_FXIO_FXIO_D26_IN;20:@178^4~65535*65535#[!//
SIUL2_0_PORT234_LPUART3_LPUART3_TX_IN;21:@366^11~65535*65535#[!//
SIUL2_0_PORT234_FXIO_FXIO_D26_INOUT;36:@178^4~65535*65535#[!//
SIUL2_0_PORT234_LPUART3_LPUART3_TX_INOUT;41:@366^11~65535*65535#[!//
SIUL2_0_PORT235_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT235_FXIO_FXIO_D27_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT235_TRACE_TRACE_ETM_D14_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT235_WKPU_WKPU_18_IN;18:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT235_SIUL_EIRQ_27_IN;19:@43^5~65535*65535#[!//
SIUL2_0_PORT235_FXIO_FXIO_D27_IN;20:@179^3~65535*65535#[!//
SIUL2_0_PORT235_LPUART3_LPUART3_RX_IN;21:@190^11~65535*65535#[!//
SIUL2_0_PORT235_FXIO_FXIO_D27_INOUT;36:@179^3~65535*65535#[!//
SIUL2_0_PORT236_GPIO;0:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT236_FXIO_FXIO_D28_OUT;3:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT236_TRACE_TRACE_ETM_D15_OUT;7:65535@65535^65535~65535*65535#[!//
SIUL2_0_PORT236_SIUL_EIRQ_28_IN;19:@44^5~65535*65535#[!//
SIUL2_0_PORT236_FXIO_FXIO_D28_IN;20:@180^3~65535*65535#[!//
SIUL2_0_PORT236_FXIO_FXIO_D28_INOUT;36:@180^3~65535*65535#[!//
[!ENDVAR!]

[!VAR "PinAbstractionModes_5"!][!//
#define SIUL2_0_PORT0_GPIO                                            (PORT_GPIO_MODE)
#define SIUL2_0_PORT0_ADC5_ADC5_P6_IN                                 (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT0_ADC6_ADC6_P4_IN                                 (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT0_SDADC_3_SDADC3_AN_3_IN                          (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT0_SIUL_EIRQ_0_IN                                  (PORT_INPUT1_MODE)
#define SIUL2_0_PORT0_EMIOS_0_EMIOS_0_CH_17_X_IN                      (PORT_INPUT2_MODE)
#define SIUL2_0_PORT0_FXIO_FXIO_D2_IN                                 (PORT_INPUT3_MODE)
#define SIUL2_0_PORT0_LPSPI0_LPSPI0_PCS7_IN                           (PORT_INPUT4_MODE)
#define SIUL2_0_PORT0_LPSPI4_LPSPI4_PCS2_IN                           (PORT_INPUT5_MODE)
#define SIUL2_0_PORT0_LPUART0_LPUART0_CTS_IN                          (PORT_INPUT6_MODE)
#define SIUL2_0_PORT1_GPIO                                            (PORT_GPIO_MODE)
#define SIUL2_0_PORT1_WKPU_WKPU_5_IN                                  (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT1_ADC6_ADC6_P0_IN                                 (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT1_ADC4_ADC4_P4_IN                                 (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT1_SDADC_3_SDADC3_AN_1_IN                          (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT1_SIUL_EIRQ_1_IN                                  (PORT_INPUT1_MODE)
#define SIUL2_0_PORT1_EMIOS_0_EMIOS_0_CH_9_X_IN                       (PORT_INPUT2_MODE)
#define SIUL2_0_PORT1_FXIO_FXIO_D3_IN                                 (PORT_INPUT3_MODE)
#define SIUL2_0_PORT1_LPSPI0_LPSPI0_PCS6_IN                           (PORT_INPUT4_MODE)
#define SIUL2_0_PORT1_LPSPI4_LPSPI4_PCS1_IN                           (PORT_INPUT5_MODE)
#define SIUL2_0_PORT2_GPIO                                            (PORT_GPIO_MODE)
#define SIUL2_0_PORT2_FCCU_FCCU_ERR0_OUT                              (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT2_FXIO_FXIO_D4_OUT                                (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT2_LCU0_LCU0_OUT3_OUT                              (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT2_LPSPI5_LPSPI5_SIN_OUT                           (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT2_ETPU_A_ETPU_A_CH_2_OUT                          (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT2_LCU0_LCU0_OUT0_OUT                              (PORT_ALT9_FUNC_MODE)
#define SIUL2_0_PORT2_FLEXPWM_0_PWM_0_B_0_OUT                         (PORT_ALT10_FUNC_MODE)
#define SIUL2_0_PORT2_EMIOS_0_EMIOS_0_CH_19_X_OUT                     (PORT_ALT11_FUNC_MODE)
#define SIUL2_0_PORT2_LPSPI1_LPSPI1_SIN_OUT                           (PORT_ALT12_FUNC_MODE)
#define SIUL2_0_PORT2_WKPU_WKPU_0_IN                                  (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT2_CMP1_CMP1_IN2_IN                                (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT2_ADC0_ADC0_X_0_IN                                (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT2_ADC0_ADC0_S15_IN                                (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT2_SIUL_EIRQ_2_IN                                  (PORT_INPUT1_MODE)
#define SIUL2_0_PORT2_EMIOS_0_EMIOS_0_CH_19_X_IN                      (PORT_INPUT2_MODE)
#define SIUL2_0_PORT2_FCCU_FCCU_ERR_IN0_IN                            (PORT_INPUT3_MODE)
#define SIUL2_0_PORT2_FXIO_FXIO_D4_IN                                 (PORT_INPUT4_MODE)
#define SIUL2_0_PORT2_LPUART0_LPUART0_RX_IN                           (PORT_INPUT5_MODE)
#define SIUL2_0_PORT2_LPSPI1_LPSPI1_SIN_IN                            (PORT_INPUT6_MODE)
#define SIUL2_0_PORT2_LPSPI5_LPSPI5_SIN_IN                            (PORT_INPUT7_MODE)
#define SIUL2_0_PORT2_FLEXPWM_0_PWM_0_B_0_IN                          (PORT_INPUT8_MODE)
#define SIUL2_0_PORT2_ETPU_A_ETPU_A_CH_2_IN                           (PORT_INPUT9_MODE)
#define SIUL2_0_PORT2_FXIO_FXIO_D4_INOUT                              (PORT_INOUT5_MODE)
#define SIUL2_0_PORT2_LPSPI5_LPSPI5_SIN_INOUT                         (PORT_INOUT7_MODE)
#define SIUL2_0_PORT2_ETPU_A_ETPU_A_CH_2_INOUT                        (PORT_INOUT8_MODE)
#define SIUL2_0_PORT2_FLEXPWM_0_PWM_0_B_0_INOUT                       (PORT_INOUT10_MODE)
#define SIUL2_0_PORT2_EMIOS_0_EMIOS_0_CH_19_X_INOUT                   (PORT_INOUT11_MODE)
#define SIUL2_0_PORT2_LPSPI1_LPSPI1_SIN_INOUT                         (PORT_INOUT12_MODE)
#define SIUL2_0_PORT3_GPIO                                            (PORT_GPIO_MODE)
#define SIUL2_0_PORT3_FCCU_FCCU_ERR1_OUT                              (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT3_LPSPI1_LPSPI1_SCK_OUT                           (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT3_LCU0_LCU0_OUT2_OUT                              (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT3_FXIO_FXIO_D5_OUT                                (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT3_LPUART0_LPUART0_TX_OUT                          (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT3_LPSPI5_LPSPI5_SCK_OUT                           (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT3_ETPU_A_ETPU_A_CH_3_OUT                          (PORT_ALT11_FUNC_MODE)
#define SIUL2_0_PORT3_LCU0_LCU0_OUT3_OUT                              (PORT_ALT13_FUNC_MODE)
#define SIUL2_0_PORT3_FLEXPWM_0_PWM_0_A_1_OUT                         (PORT_ALT14_FUNC_MODE)
#define SIUL2_0_PORT3_ADC2_ADC2_S13_IN                                (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT3_ADC1_ADC1_S15_IN                                (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT3_SIUL_EIRQ_3_IN                                  (PORT_INPUT1_MODE)
#define SIUL2_0_PORT3_FCCU_FCCU_ERR_IN1_IN                            (PORT_INPUT2_MODE)
#define SIUL2_0_PORT3_FXIO_FXIO_D5_IN                                 (PORT_INPUT3_MODE)
#define SIUL2_0_PORT3_LPSPI1_LPSPI1_SCK_IN                            (PORT_INPUT4_MODE)
#define SIUL2_0_PORT3_LPSPI5_LPSPI5_SCK_IN                            (PORT_INPUT5_MODE)
#define SIUL2_0_PORT3_LPUART0_LPUART0_TX_IN                           (PORT_INPUT6_MODE)
#define SIUL2_0_PORT3_FLEXPWM_0_PWM_0_A_1_IN                          (PORT_INPUT7_MODE)
#define SIUL2_0_PORT3_ETPU_A_ETPU_A_CH_3_IN                           (PORT_INPUT8_MODE)
#define SIUL2_0_PORT3_LPSPI1_LPSPI1_SCK_INOUT                         (PORT_INOUT3_MODE)
#define SIUL2_0_PORT3_FXIO_FXIO_D5_INOUT                              (PORT_INOUT5_MODE)
#define SIUL2_0_PORT3_LPUART0_LPUART0_TX_INOUT                        (PORT_INOUT6_MODE)
#define SIUL2_0_PORT3_LPSPI5_LPSPI5_SCK_INOUT                         (PORT_INOUT7_MODE)
#define SIUL2_0_PORT3_ETPU_A_ETPU_A_CH_3_INOUT                        (PORT_INOUT11_MODE)
#define SIUL2_0_PORT3_FLEXPWM_0_PWM_0_A_1_INOUT                       (PORT_INOUT14_MODE)
#define SIUL2_0_PORT4_GPIO                                            (PORT_GPIO_MODE)
#define SIUL2_0_PORT4_FXIO_FXIO_D6_OUT                                (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT4_CMP0_CMP0_OUT_OUT                               (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT4_JTAG_JTAG_TMS_SWD_DIO_OUT                       (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT4_ADC1_ADC1_S15_IN                                (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT4_SIUL_EIRQ_4_IN                                  (PORT_INPUT1_MODE)
#define SIUL2_0_PORT4_FXIO_FXIO_D6_IN                                 (PORT_INPUT2_MODE)
#define SIUL2_0_PORT4_JTAG_JTAG_TMS_SWD_DIO_IN                        (PORT_INPUT3_MODE)
#define SIUL2_0_PORT4_FXIO_FXIO_D6_INOUT                              (PORT_INOUT3_MODE)
#define SIUL2_0_PORT4_JTAG_JTAG_TMS_SWD_DIO_INOUT                     (PORT_INOUT7_MODE)
#define SIUL2_0_PORT5_GPIO                                            (PORT_GPIO_MODE)
#define SIUL2_0_PORT5_SYSTEM_RESET_B_OUT                              (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT5_SYSTEM_RESET_B_IN                               (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT5_SIUL_EIRQ_5_IN                                  (PORT_INPUT1_MODE)
#define SIUL2_0_PORT5_SYSTEM_RESET_B_INOUT                            (PORT_INOUT7_MODE)
#define SIUL2_0_PORT6_GPIO                                            (PORT_GPIO_MODE)
#define SIUL2_0_PORT6_LPSPI1_LPSPI1_PCS1_OUT                          (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT6_FXIO_FXIO_D19_OUT                               (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT6_LPSPI3_LPSPI3_PCS1_OUT                          (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT6_ETPU_A_ETPU_A_CH_18_OUT                         (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT6_LCU1_LCU1_OUT0_OUT                              (PORT_ALT9_FUNC_MODE)
#define SIUL2_0_PORT6_FLEXPWM_1_PWM_1_B_0_OUT                         (PORT_ALT10_FUNC_MODE)
#define SIUL2_0_PORT6_EMIOS_0_EMIOS_0_CH_13_X_OUT                     (PORT_ALT11_FUNC_MODE)
#define SIUL2_0_PORT6_WKPU_WKPU_15_IN                                 (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT6_ADC4_ADC4_S8_IN                                 (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT6_CAN0_CAN0_RX_IN                                 (PORT_INPUT1_MODE)
#define SIUL2_0_PORT6_SIUL_EIRQ_6_IN                                  (PORT_INPUT2_MODE)
#define SIUL2_0_PORT6_EMIOS_0_EMIOS_0_CH_13_X_IN                      (PORT_INPUT3_MODE)
#define SIUL2_0_PORT6_FXIO_FXIO_D19_IN                                (PORT_INPUT4_MODE)
#define SIUL2_0_PORT6_LPUART3_LPUART3_RX_IN                           (PORT_INPUT5_MODE)
#define SIUL2_0_PORT6_LPSPI1_LPSPI1_PCS1_IN                           (PORT_INPUT6_MODE)
#define SIUL2_0_PORT6_LPSPI3_LPSPI3_PCS1_IN                           (PORT_INPUT7_MODE)
#define SIUL2_0_PORT6_LPUART1_LPUART1_CTS_IN                          (PORT_INPUT8_MODE)
#define SIUL2_0_PORT6_LPUART0_LPUART0_RIN_B_IN                        (PORT_INPUT9_MODE)
#define SIUL2_0_PORT6_FLEXPWM_1_PWM_1_B_0_IN                          (PORT_INPUT10_MODE)
#define SIUL2_0_PORT6_ETPU_A_ETPU_A_CH_18_IN                          (PORT_INPUT11_MODE)
#define SIUL2_0_PORT6_LPSPI1_LPSPI1_PCS1_INOUT                        (PORT_INOUT3_MODE)
#define SIUL2_0_PORT6_FXIO_FXIO_D19_INOUT                             (PORT_INOUT5_MODE)
#define SIUL2_0_PORT6_LPSPI3_LPSPI3_PCS1_INOUT                        (PORT_INOUT6_MODE)
#define SIUL2_0_PORT6_ETPU_A_ETPU_A_CH_18_INOUT                       (PORT_INOUT8_MODE)
#define SIUL2_0_PORT6_FLEXPWM_1_PWM_1_B_0_INOUT                       (PORT_INOUT10_MODE)
#define SIUL2_0_PORT6_EMIOS_0_EMIOS_0_CH_13_X_INOUT                   (PORT_INOUT11_MODE)
#define SIUL2_0_PORT7_GPIO                                            (PORT_GPIO_MODE)
#define SIUL2_0_PORT7_LPUART3_LPUART3_TX_OUT                          (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT7_LPSPI0_LPSPI0_PCS1_OUT                          (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT7_CAN0_CAN0_TX_OUT                                (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT7_LPUART1_LPUART1_RTS_OUT                         (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT7_FXIO_FXIO_D9_OUT                                (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT7_ETPU_A_ETPU_A_CH_20_OUT                         (PORT_ALT10_FUNC_MODE)
#define SIUL2_0_PORT7_LCU1_LCU1_OUT2_OUT                              (PORT_ALT11_FUNC_MODE)
#define SIUL2_0_PORT7_FLEXPWM_1_PWM_1_B_1_OUT                         (PORT_ALT12_FUNC_MODE)
#define SIUL2_0_PORT7_EMIOS_0_EMIOS_0_CH_11_X_OUT                     (PORT_ALT13_FUNC_MODE)
#define SIUL2_0_PORT7_ADC4_ADC4_S9_IN                                 (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT7_SIUL_EIRQ_7_IN                                  (PORT_INPUT1_MODE)
#define SIUL2_0_PORT7_EMIOS_0_EMIOS_0_CH_11_X_IN                      (PORT_INPUT2_MODE)
#define SIUL2_0_PORT7_FXIO_FXIO_D9_IN                                 (PORT_INPUT3_MODE)
#define SIUL2_0_PORT7_LPSPI0_LPSPI0_PCS1_IN                           (PORT_INPUT4_MODE)
#define SIUL2_0_PORT7_LPUART3_LPUART3_TX_IN                           (PORT_INPUT5_MODE)
#define SIUL2_0_PORT7_LPUART0_LPUART0_DCD_B_IN                        (PORT_INPUT6_MODE)
#define SIUL2_0_PORT7_FLEXPWM_1_PWM_1_B_1_IN                          (PORT_INPUT7_MODE)
#define SIUL2_0_PORT7_ETPU_A_ETPU_A_CH_20_IN                          (PORT_INPUT8_MODE)
#define SIUL2_0_PORT7_LPUART3_LPUART3_TX_INOUT                        (PORT_INOUT1_MODE)
#define SIUL2_0_PORT7_LPSPI0_LPSPI0_PCS1_INOUT                        (PORT_INOUT2_MODE)
#define SIUL2_0_PORT7_FXIO_FXIO_D9_INOUT                              (PORT_INOUT6_MODE)
#define SIUL2_0_PORT7_ETPU_A_ETPU_A_CH_20_INOUT                       (PORT_INOUT10_MODE)
#define SIUL2_0_PORT7_FLEXPWM_1_PWM_1_B_1_INOUT                       (PORT_INOUT12_MODE)
#define SIUL2_0_PORT7_EMIOS_0_EMIOS_0_CH_11_X_INOUT                   (PORT_INOUT13_MODE)
#define SIUL2_0_PORT8_GPIO                                            (PORT_GPIO_MODE)
#define SIUL2_0_PORT8_LPSPI2_LPSPI2_SOUT_OUT                          (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT8_FXIO_FXIO_D6_OUT                                (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT8_CMP0_CMP0_OUT_OUT                               (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT8_ETPU_A_ETPU_A_CH_5_OUT                          (PORT_ALT9_FUNC_MODE)
#define SIUL2_0_PORT8_ETPU_B_ETPU_B_CH_0_OUT                          (PORT_ALT10_FUNC_MODE)
#define SIUL2_0_PORT8_LCU0_LCU0_OUT8_OUT                              (PORT_ALT11_FUNC_MODE)
#define SIUL2_0_PORT8_PG_EXTWAKE_OUT                                  (PORT_ALT12_FUNC_MODE)
#define SIUL2_0_PORT8_WKPU_WKPU_23_IN                                 (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT8_ADC2_ADC2_P5_IN                                 (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT8_ADC3_ADC3_P1_IN                                 (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT8_SIUL_EIRQ_16_IN                                 (PORT_INPUT1_MODE)
#define SIUL2_0_PORT8_FXIO_FXIO_D6_IN                                 (PORT_INPUT2_MODE)
#define SIUL2_0_PORT8_LPUART2_LPUART2_RX_IN                           (PORT_INPUT3_MODE)
#define SIUL2_0_PORT8_LPSPI2_LPSPI2_SOUT_IN                           (PORT_INPUT4_MODE)
#define SIUL2_0_PORT8_ETPU_B_ETPU_B_TCRCLK_IN                         (PORT_INPUT5_MODE)
#define SIUL2_0_PORT8_ETPU_B_ETPU_B_CH_0_IN                           (PORT_INPUT6_MODE)
#define SIUL2_0_PORT8_ETPU_A_ETPU_A_CH_5_IN                           (PORT_INPUT7_MODE)
#define SIUL2_0_PORT8_LPSPI2_LPSPI2_SOUT_INOUT                        (PORT_INOUT3_MODE)
#define SIUL2_0_PORT8_FXIO_FXIO_D6_INOUT                              (PORT_INOUT4_MODE)
#define SIUL2_0_PORT8_ETPU_A_ETPU_A_CH_5_INOUT                        (PORT_INOUT9_MODE)
#define SIUL2_0_PORT8_ETPU_B_ETPU_B_CH_0_INOUT                        (PORT_INOUT10_MODE)
#define SIUL2_0_PORT9_GPIO                                            (PORT_GPIO_MODE)
#define SIUL2_0_PORT9_LPUART2_LPUART2_TX_OUT                          (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT9_LPSPI2_LPSPI2_PCS0_OUT                          (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT9_FXIO_FXIO_D7_OUT                                (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT9_LPSPI3_LPSPI3_PCS0_OUT                          (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT9_CMP1_CMP1_OUT_OUT                               (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT9_LPSPI1_LPSPI1_PCS2_OUT                          (PORT_ALT9_FUNC_MODE)
#define SIUL2_0_PORT9_ETPU_A_ETPU_A_CH_12_OUT                         (PORT_ALT10_FUNC_MODE)
#define SIUL2_0_PORT9_ETPU_B_ETPU_B_CH_1_OUT                          (PORT_ALT11_FUNC_MODE)
#define SIUL2_0_PORT9_LCU0_LCU0_OUT9_OUT                              (PORT_ALT12_FUNC_MODE)
#define SIUL2_0_PORT9_WKPU_WKPU_21_IN                                 (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT9_ADC0_ADC0_P7_IN                                 (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT9_ADC2_ADC2_P6_IN                                 (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT9_SIUL_EIRQ_17_IN                                 (PORT_INPUT1_MODE)
#define SIUL2_0_PORT9_FXIO_FXIO_D7_IN                                 (PORT_INPUT2_MODE)
#define SIUL2_0_PORT9_LPSPI1_LPSPI1_PCS2_IN                           (PORT_INPUT3_MODE)
#define SIUL2_0_PORT9_LPSPI2_LPSPI2_PCS0_IN                           (PORT_INPUT4_MODE)
#define SIUL2_0_PORT9_LPSPI3_LPSPI3_PCS0_IN                           (PORT_INPUT5_MODE)
#define SIUL2_0_PORT9_LPUART2_LPUART2_TX_IN                           (PORT_INPUT6_MODE)
#define SIUL2_0_PORT9_PG_PGOOD_IN                                     (PORT_INPUT7_MODE)
#define SIUL2_0_PORT9_ETPU_B_ETPU_B_CH_1_IN                           (PORT_INPUT8_MODE)
#define SIUL2_0_PORT9_ETPU_A_ETPU_A_CH_12_IN                          (PORT_INPUT9_MODE)
#define SIUL2_0_PORT9_LPUART2_LPUART2_TX_INOUT                        (PORT_INOUT2_MODE)
#define SIUL2_0_PORT9_LPSPI2_LPSPI2_PCS0_INOUT                        (PORT_INOUT3_MODE)
#define SIUL2_0_PORT9_FXIO_FXIO_D7_INOUT                              (PORT_INOUT4_MODE)
#define SIUL2_0_PORT9_LPSPI3_LPSPI3_PCS0_INOUT                        (PORT_INOUT6_MODE)
#define SIUL2_0_PORT9_LPSPI1_LPSPI1_PCS2_INOUT                        (PORT_INOUT9_MODE)
#define SIUL2_0_PORT9_ETPU_A_ETPU_A_CH_12_INOUT                       (PORT_INOUT10_MODE)
#define SIUL2_0_PORT9_ETPU_B_ETPU_B_CH_1_INOUT                        (PORT_INOUT11_MODE)
#define SIUL2_0_PORT10_GPIO                                           (PORT_GPIO_MODE)
#define SIUL2_0_PORT10_EMIOS_0_EMIOS_0_CH_12_X_OUT                    (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT10_FXIO_FXIO_D0_OUT                               (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT10_JTAG_TRACENOETM_JTAG_TDO_TRACENOETM_SWO_OUT    (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT10_SIUL_EIRQ_18_IN                                (PORT_INPUT1_MODE)
#define SIUL2_0_PORT10_EMIOS_0_EMIOS_0_CH_12_X_IN                     (PORT_INPUT2_MODE)
#define SIUL2_0_PORT10_FXIO_FXIO_D0_IN                                (PORT_INPUT3_MODE)
#define SIUL2_0_PORT10_EMIOS_0_EMIOS_0_CH_12_X_INOUT                  (PORT_INOUT2_MODE)
#define SIUL2_0_PORT10_FXIO_FXIO_D0_INOUT                             (PORT_INOUT4_MODE)
#define SIUL2_0_PORT14_GPIO                                           (PORT_GPIO_MODE)
#define SIUL2_0_PORT14_LPSPI1_LPSPI1_PCS3_OUT                         (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT14_FXIO_FXIO_D14_OUT                              (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT14_LPSPI5_LPSPI5_PCS1_OUT                         (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT14_ETPU_A_ETPU_A_CH_6_OUT                         (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT14_ETPU_B_ETPU_B_CH_9_OUT                         (PORT_ALT9_FUNC_MODE)
#define SIUL2_0_PORT14_SIUL_EIRQ_22_IN                                (PORT_INPUT1_MODE)
#define SIUL2_0_PORT14_FXIO_FXIO_D14_IN                               (PORT_INPUT2_MODE)
#define SIUL2_0_PORT14_LPSPI1_LPSPI1_PCS3_IN                          (PORT_INPUT3_MODE)
#define SIUL2_0_PORT14_LPSPI5_LPSPI5_PCS1_IN                          (PORT_INPUT4_MODE)
#define SIUL2_0_PORT14_ETPU_A_ETPU_A_CH_6_IN                          (PORT_INPUT5_MODE)
#define SIUL2_0_PORT14_ETPU_B_ETPU_B_CH_9_IN                          (PORT_INPUT6_MODE)
#define SIUL2_0_PORT14_LPSPI1_LPSPI1_PCS3_INOUT                       (PORT_INOUT3_MODE)
#define SIUL2_0_PORT14_FXIO_FXIO_D14_INOUT                            (PORT_INOUT6_MODE)
#define SIUL2_0_PORT14_LPSPI5_LPSPI5_PCS1_INOUT                       (PORT_INOUT7_MODE)
#define SIUL2_0_PORT14_ETPU_A_ETPU_A_CH_6_INOUT                       (PORT_INOUT8_MODE)
#define SIUL2_0_PORT14_ETPU_B_ETPU_B_CH_9_INOUT                       (PORT_INOUT9_MODE)
#define SIUL2_0_PORT15_GPIO                                           (PORT_GPIO_MODE)
#define SIUL2_0_PORT15_WKPU_WKPU_20_IN                                (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT15_ADC3_ADC3_P4_IN                                (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT15_ADC4_ADC4_P1_IN                                (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT15_SDADC_0_SDADC0_AN_2_IN                         (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT15_SIUL_EIRQ_23_IN                                (PORT_INPUT1_MODE)
#define SIUL2_0_PORT15_EMIOS_0_EMIOS_0_CH_10_X_IN                     (PORT_INPUT2_MODE)
#define SIUL2_0_PORT15_FXIO_FXIO_D31_IN                               (PORT_INPUT3_MODE)
#define SIUL2_0_PORT15_LPUART2_LPUART2_RX_IN                          (PORT_INPUT4_MODE)
#define SIUL2_0_PORT15_LPSPI0_LPSPI0_PCS3_IN                          (PORT_INPUT5_MODE)
#define SIUL2_0_PORT15_LPSPI2_LPSPI2_PCS3_IN                          (PORT_INPUT6_MODE)
#define SIUL2_0_PORT15_LPSPI5_LPSPI5_PCS0_IN                          (PORT_INPUT7_MODE)
#define SIUL2_0_PORT16_GPIO                                           (PORT_GPIO_MODE)
#define SIUL2_0_PORT16_WKPU_WKPU_31_IN                                (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT16_ADC4_ADC4_P2_IN                                (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT16_ADC6_ADC6_P6_IN                                (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT16_SDADC_1_SDADC1_AN_0_IN                         (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT16_SIUL_EIRQ_4_IN                                 (PORT_INPUT1_MODE)
#define SIUL2_0_PORT16_EMIOS_0_EMIOS_0_CH_11_X_IN                     (PORT_INPUT2_MODE)
#define SIUL2_0_PORT16_FXIO_FXIO_D30_IN                               (PORT_INPUT3_MODE)
#define SIUL2_0_PORT16_LPSPI0_LPSPI0_PCS4_IN                          (PORT_INPUT4_MODE)
#define SIUL2_0_PORT16_LPSPI1_LPSPI1_PCS2_IN                          (PORT_INPUT5_MODE)
#define SIUL2_0_PORT16_LPSPI4_LPSPI4_PCS3_IN                          (PORT_INPUT6_MODE)
#define SIUL2_0_PORT16_LPUART1_LPUART1_DSR_B_IN                       (PORT_INPUT7_MODE)
#define SIUL2_0_PORT17_GPIO                                           (PORT_GPIO_MODE)
#define SIUL2_0_PORT17_EMIOS_0_EMIOS_0_CH_6_X_OUT                     (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT17_LPSPI3_LPSPI3_SOUT_OUT                         (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT17_FXIO_FXIO_D19_OUT                              (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT17_LPUART0_LPUART0_TX_OUT                         (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT17_ETPU_A_ETPU_A_CH_8_OUT                         (PORT_ALT9_FUNC_MODE)
#define SIUL2_0_PORT17_EMIOS_0_EMIOS_0_CH_10_X_OUT                    (PORT_ALT10_FUNC_MODE)
#define SIUL2_0_PORT17_ADC0_ADC0_S23_IN                               (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT17_ADC1_ADC1_S23_IN                               (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT17_EMIOS_0_EMIOS_0_CH_6_X_IN                      (PORT_INPUT1_MODE)
#define SIUL2_0_PORT17_EMIOS_0_EMIOS_0_CH_10_X_IN                     (PORT_INPUT2_MODE)
#define SIUL2_0_PORT17_FXIO_FXIO_D19_IN                               (PORT_INPUT3_MODE)
#define SIUL2_0_PORT17_LPSPI3_LPSPI3_SOUT_IN                          (PORT_INPUT4_MODE)
#define SIUL2_0_PORT17_LPUART0_LPUART0_TX_IN                          (PORT_INPUT5_MODE)
#define SIUL2_0_PORT17_ETPU_A_ETPU_A_CH_8_IN                          (PORT_INPUT6_MODE)
#define SIUL2_0_PORT17_EMIOS_0_EMIOS_0_CH_6_X_INOUT                   (PORT_INOUT2_MODE)
#define SIUL2_0_PORT17_LPSPI3_LPSPI3_SOUT_INOUT                       (PORT_INOUT6_MODE)
#define SIUL2_0_PORT17_FXIO_FXIO_D19_INOUT                            (PORT_INOUT7_MODE)
#define SIUL2_0_PORT17_LPUART0_LPUART0_TX_INOUT                       (PORT_INOUT8_MODE)
#define SIUL2_0_PORT17_ETPU_A_ETPU_A_CH_8_INOUT                       (PORT_INOUT9_MODE)
#define SIUL2_0_PORT17_EMIOS_0_EMIOS_0_CH_10_X_INOUT                  (PORT_INOUT10_MODE)
#define SIUL2_0_PORT18_GPIO                                           (PORT_GPIO_MODE)
#define SIUL2_0_PORT18_LPUART1_LPUART1_TX_OUT                         (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT18_LPSPI1_LPSPI1_SOUT_OUT                         (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT18_LCU0_LCU0_OUT0_OUT                             (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT18_ETPU_B_ETPU_B_CH_1_OUT                         (PORT_ALT9_FUNC_MODE)
#define SIUL2_0_PORT18_ETPU_A_ETPU_A_CH_3_OUT                         (PORT_ALT10_FUNC_MODE)
#define SIUL2_0_PORT18_ADC3_ADC3_S9_IN                                (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT18_ADC1_ADC1_P1_IN                                (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT18_SIUL_EIRQ_0_IN                                 (PORT_INPUT1_MODE)
#define SIUL2_0_PORT18_LPSPI1_LPSPI1_SOUT_IN                          (PORT_INPUT2_MODE)
#define SIUL2_0_PORT18_LPUART1_LPUART1_TX_IN                          (PORT_INPUT3_MODE)
#define SIUL2_0_PORT18_TRACE_EVTI_0_IN                                (PORT_INPUT4_MODE)
#define SIUL2_0_PORT18_ETPU_A_ETPU_A_CH_3_IN                          (PORT_INPUT5_MODE)
#define SIUL2_0_PORT18_ETPU_B_ETPU_B_CH_1_IN                          (PORT_INPUT6_MODE)
#define SIUL2_0_PORT18_LPUART1_LPUART1_TX_INOUT                       (PORT_INOUT3_MODE)
#define SIUL2_0_PORT18_LPSPI1_LPSPI1_SOUT_INOUT                       (PORT_INOUT4_MODE)
#define SIUL2_0_PORT18_ETPU_B_ETPU_B_CH_1_INOUT                       (PORT_INOUT9_MODE)
#define SIUL2_0_PORT18_ETPU_A_ETPU_A_CH_3_INOUT                       (PORT_INOUT10_MODE)
#define SIUL2_0_PORT19_GPIO                                           (PORT_GPIO_MODE)
#define SIUL2_0_PORT19_LPSPI1_LPSPI1_SCK_OUT                          (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT19_LCU0_LCU0_OUT1_OUT                             (PORT_ALT9_FUNC_MODE)
#define SIUL2_0_PORT19_ETPU_A_ETPU_A_CH_4_OUT                         (PORT_ALT11_FUNC_MODE)
#define SIUL2_0_PORT19_TRACE_EVTO_0_OUT                               (PORT_ALT12_FUNC_MODE)
#define SIUL2_0_PORT19_ADC2_ADC2_S11_IN                               (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT19_ADC0_ADC0_P2_IN                                (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT19_SIUL_EIRQ_1_IN                                 (PORT_INPUT1_MODE)
#define SIUL2_0_PORT19_LPUART1_LPUART1_RX_IN                          (PORT_INPUT2_MODE)
#define SIUL2_0_PORT19_LPSPI1_LPSPI1_SCK_IN                           (PORT_INPUT3_MODE)
#define SIUL2_0_PORT19_ETPU_A_ETPU_A_CH_4_IN                          (PORT_INPUT4_MODE)
#define SIUL2_0_PORT19_LPSPI1_LPSPI1_SCK_INOUT                        (PORT_INOUT4_MODE)
#define SIUL2_0_PORT19_ETPU_A_ETPU_A_CH_4_INOUT                       (PORT_INOUT11_MODE)
#define SIUL2_0_PORT20_GPIO                                           (PORT_GPIO_MODE)
#define SIUL2_0_PORT20_LPSPI1_LPSPI1_SIN_OUT                          (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT20_LCU0_LCU0_OUT2_OUT                             (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT20_ETPU_B_ETPU_B_CH_4_OUT                         (PORT_ALT9_FUNC_MODE)
#define SIUL2_0_PORT20_ETPU_A_ETPU_A_CH_5_OUT                         (PORT_ALT10_FUNC_MODE)
#define SIUL2_0_PORT20_WKPU_WKPU_59_IN                                (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT20_ADC1_ADC1_P3_IN                                (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT20_ADC3_ADC3_S8_IN                                (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT20_SIUL_EIRQ_2_IN                                 (PORT_INPUT1_MODE)
#define SIUL2_0_PORT20_LPSPI1_LPSPI1_SIN_IN                           (PORT_INPUT2_MODE)
#define SIUL2_0_PORT20_PG_PGOOD_IN                                    (PORT_INPUT3_MODE)
#define SIUL2_0_PORT20_ETPU_B_ETPU_B_CH_4_IN                          (PORT_INPUT4_MODE)
#define SIUL2_0_PORT20_ETPU_A_ETPU_A_CH_5_IN                          (PORT_INPUT5_MODE)
#define SIUL2_0_PORT20_LPSPI1_LPSPI1_SIN_INOUT                        (PORT_INOUT4_MODE)
#define SIUL2_0_PORT20_ETPU_B_ETPU_B_CH_4_INOUT                       (PORT_INOUT9_MODE)
#define SIUL2_0_PORT20_ETPU_A_ETPU_A_CH_5_INOUT                       (PORT_INOUT10_MODE)
#define SIUL2_0_PORT21_GPIO                                           (PORT_GPIO_MODE)
#define SIUL2_0_PORT21_LPSPI2_LPSPI2_PCS2_OUT                         (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT21_FXIO_FXIO_D0_OUT                               (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT21_LPSPI1_LPSPI1_PCS0_OUT                         (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT21_EMIOS_0_EMIOS_0_CH_4_X_OUT                     (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT21_ETPU_B_ETPU_B_CH_11_OUT                        (PORT_ALT9_FUNC_MODE)
#define SIUL2_0_PORT21_ETPU_A_ETPU_A_CH_1_OUT                         (PORT_ALT10_FUNC_MODE)
#define SIUL2_0_PORT21_LCU1_LCU1_OUT9_OUT                             (PORT_ALT11_FUNC_MODE)
#define SIUL2_0_PORT21_ADC0_ADC0_S10_IN                               (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT21_ADC2_ADC2_P4_IN                                (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT21_ETPU_B_ETPU_B_CH_11_IN                         (PORT_INPUT1_MODE)
#define SIUL2_0_PORT21_SIUL_EIRQ_3_IN                                 (PORT_INPUT2_MODE)
#define SIUL2_0_PORT21_EMIOS_0_EMIOS_0_CH_4_X_IN                      (PORT_INPUT3_MODE)
#define SIUL2_0_PORT21_FXIO_FXIO_D0_IN                                (PORT_INPUT4_MODE)
#define SIUL2_0_PORT21_LPSPI1_LPSPI1_PCS0_IN                          (PORT_INPUT5_MODE)
#define SIUL2_0_PORT21_LPSPI2_LPSPI2_PCS2_IN                          (PORT_INPUT6_MODE)
#define SIUL2_0_PORT21_ETPU_A_ETPU_A_CH_1_IN                          (PORT_INPUT7_MODE)
#define SIUL2_0_PORT21_LPSPI2_LPSPI2_PCS2_INOUT                       (PORT_INOUT1_MODE)
#define SIUL2_0_PORT21_FXIO_FXIO_D0_INOUT                             (PORT_INOUT3_MODE)
#define SIUL2_0_PORT21_LPSPI1_LPSPI1_PCS0_INOUT                       (PORT_INOUT4_MODE)
#define SIUL2_0_PORT21_EMIOS_0_EMIOS_0_CH_4_X_INOUT                   (PORT_INOUT8_MODE)
#define SIUL2_0_PORT21_ETPU_B_ETPU_B_CH_11_INOUT                      (PORT_INOUT9_MODE)
#define SIUL2_0_PORT21_ETPU_A_ETPU_A_CH_1_INOUT                       (PORT_INOUT10_MODE)
#define SIUL2_0_PORT22_GPIO                                           (PORT_GPIO_MODE)
#define SIUL2_0_PORT22_FXIO_FXIO_D1_OUT                               (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT22_LPSPI1_LPSPI1_PCS1_OUT                         (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT22_TRGMUX_TRGMUX_OUT3_OUT                         (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT22_SYSTEM_CLKOUT_STANDBY_OUT                      (PORT_ALT9_FUNC_MODE)
#define SIUL2_0_PORT22_ADC0_ADC0_S11_IN                               (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT22_ADC1_ADC1_P2_IN                                (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT22_CAN1_CAN1_RX_IN                                (PORT_INPUT1_MODE)
#define SIUL2_0_PORT22_FXIO_FXIO_D1_IN                                (PORT_INPUT2_MODE)
#define SIUL2_0_PORT22_LPSPI1_LPSPI1_PCS1_IN                          (PORT_INPUT3_MODE)
#define SIUL2_0_PORT22_SYSTEM_SWG_EXT_REF_CLK_IN                      (PORT_INPUT4_MODE)
#define SIUL2_0_PORT22_FXIO_FXIO_D1_INOUT                             (PORT_INOUT3_MODE)
#define SIUL2_0_PORT22_LPSPI1_LPSPI1_PCS1_INOUT                       (PORT_INOUT4_MODE)
#define SIUL2_0_PORT23_GPIO                                           (PORT_GPIO_MODE)
#define SIUL2_0_PORT23_CAN1_CAN1_TX_OUT                               (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT23_FXIO_FXIO_D2_OUT                               (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT23_LPI2C0_LPI2C0_SCLS_OUT                         (PORT_ALT9_FUNC_MODE)
#define SIUL2_0_PORT23_ETPU_A_ETPU_A_CH_24_OUT                        (PORT_ALT10_FUNC_MODE)
#define SIUL2_0_PORT23_ETPU_B_ETPU_B_CH_13_OUT                        (PORT_ALT11_FUNC_MODE)
#define SIUL2_0_PORT23_LCU0_LCU0_OUT0_OUT                             (PORT_ALT12_FUNC_MODE)
#define SIUL2_0_PORT23_ETPU_A_ETPU_A_CH_24_IN                         (PORT_INPUT1_MODE)
#define SIUL2_0_PORT23_FXIO_FXIO_D2_IN                                (PORT_INPUT2_MODE)
#define SIUL2_0_PORT23_LPI2C0_LPI2C0_SCLS_IN                          (PORT_INPUT3_MODE)
#define SIUL2_0_PORT23_ETPU_B_ETPU_B_CH_13_IN                         (PORT_INPUT4_MODE)
#define SIUL2_0_PORT23_FXIO_FXIO_D2_INOUT                             (PORT_INOUT3_MODE)
#define SIUL2_0_PORT23_LPI2C0_LPI2C0_SCLS_INOUT                       (PORT_INOUT9_MODE)
#define SIUL2_0_PORT23_ETPU_A_ETPU_A_CH_24_INOUT                      (PORT_INOUT10_MODE)
#define SIUL2_0_PORT23_ETPU_B_ETPU_B_CH_13_INOUT                      (PORT_INOUT11_MODE)
#define SIUL2_0_PORT24_GPIO                                           (PORT_GPIO_MODE)
#define SIUL2_0_PORT24_FXIO_FXIO_D3_OUT                               (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT24_ETPU_B_ETPU_B_CH_8_OUT                         (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT24_LCU0_LCU0_OUT8_OUT                             (PORT_ALT9_FUNC_MODE)
#define SIUL2_0_PORT24_ADC2_ADC2_P1_IN                                (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT24_ADC1_ADC1_S10_IN                               (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT24_FXIO_FXIO_D3_IN                                (PORT_INPUT1_MODE)
#define SIUL2_0_PORT24_ETPU_B_ETPU_B_CH_8_IN                          (PORT_INPUT2_MODE)
#define SIUL2_0_PORT24_FXIO_FXIO_D3_INOUT                             (PORT_INOUT2_MODE)
#define SIUL2_0_PORT24_ETPU_B_ETPU_B_CH_8_INOUT                       (PORT_INOUT8_MODE)
#define SIUL2_0_PORT25_GPIO                                           (PORT_GPIO_MODE)
#define SIUL2_0_PORT25_FXIO_FXIO_D2_OUT                               (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT25_EMIOS_0_EMIOS_0_CH_8_X_OUT                     (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT25_ETPU_B_ETPU_B_CH_9_OUT                         (PORT_ALT9_FUNC_MODE)
#define SIUL2_0_PORT25_LCU0_LCU0_OUT9_OUT                             (PORT_ALT10_FUNC_MODE)
#define SIUL2_0_PORT25_PG_EXTWAKE_OUT                                 (PORT_ALT11_FUNC_MODE)
#define SIUL2_0_PORT25_WKPU_WKPU_34_IN                                (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT25_ADC0_ADC0_S8_IN                                (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT25_ADC2_ADC2_P0_IN                                (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT25_SIUL_EIRQ_5_IN                                 (PORT_INPUT1_MODE)
#define SIUL2_0_PORT25_EMIOS_0_EMIOS_0_CH_8_X_IN                      (PORT_INPUT2_MODE)
#define SIUL2_0_PORT25_FXIO_FXIO_D2_IN                                (PORT_INPUT3_MODE)
#define SIUL2_0_PORT25_ETPU_B_ETPU_B_CH_9_IN                          (PORT_INPUT4_MODE)
#define SIUL2_0_PORT25_FXIO_FXIO_D2_INOUT                             (PORT_INOUT3_MODE)
#define SIUL2_0_PORT25_EMIOS_0_EMIOS_0_CH_8_X_INOUT                   (PORT_INOUT8_MODE)
#define SIUL2_0_PORT25_ETPU_B_ETPU_B_CH_9_INOUT                       (PORT_INOUT9_MODE)
#define SIUL2_0_PORT26_GPIO                                           (PORT_GPIO_MODE)
#define SIUL2_0_PORT26_LPSPI1_LPSPI1_PCS0_OUT                         (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT26_LPSPI0_LPSPI0_PCS0_OUT                         (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT26_FXIO_FXIO_D1_OUT                               (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT26_EMAC_EMAC_PPS0_OUT                             (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT26_EMIOS_0_EMIOS_0_CH_9_X_OUT                     (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT26_WKPU_WKPU_35_IN                                (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT26_EMIOS_0_EMIOS_0_CH_9_X_IN                      (PORT_INPUT1_MODE)
#define SIUL2_0_PORT26_EMAC_EMAC_PPS0_IN                              (PORT_INPUT2_MODE)
#define SIUL2_0_PORT26_FXIO_FXIO_D1_IN                                (PORT_INPUT3_MODE)
#define SIUL2_0_PORT26_LPSPI0_LPSPI0_PCS0_IN                          (PORT_INPUT4_MODE)
#define SIUL2_0_PORT26_LPSPI1_LPSPI1_PCS0_IN                          (PORT_INPUT5_MODE)
#define SIUL2_0_PORT26_PG_PGOOD_IN                                    (PORT_INPUT6_MODE)
#define SIUL2_0_PORT26_LPSPI1_LPSPI1_PCS0_INOUT                       (PORT_INOUT3_MODE)
#define SIUL2_0_PORT26_LPSPI0_LPSPI0_PCS0_INOUT                       (PORT_INOUT4_MODE)
#define SIUL2_0_PORT26_FXIO_FXIO_D1_INOUT                             (PORT_INOUT5_MODE)
#define SIUL2_0_PORT26_EMAC_EMAC_PPS0_INOUT                           (PORT_INOUT7_MODE)
#define SIUL2_0_PORT26_EMIOS_0_EMIOS_0_CH_9_X_INOUT                   (PORT_INOUT8_MODE)
#define SIUL2_0_PORT29_GPIO                                           (PORT_GPIO_MODE)
#define SIUL2_0_PORT29_EMAC_EMAC_PPS2_OUT                             (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT29_LPUART2_LPUART2_TX_OUT                         (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT29_LPSPI1_LPSPI1_SIN_OUT                          (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT29_ZIPWIRE0_LFAST_0_EXT_REF_OUT                   (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT29_EMAC_EMAC_MII_RMII_MDIO_OUT                    (PORT_ALT9_FUNC_MODE)
#define SIUL2_0_PORT29_EMAC_EMAC_PPS2_IN                              (PORT_INPUT1_MODE)
#define SIUL2_0_PORT29_LPSPI1_LPSPI1_SIN_IN                           (PORT_INPUT2_MODE)
#define SIUL2_0_PORT29_EMAC_EMAC_MII_RMII_MDIO_IN                     (PORT_INPUT3_MODE)
#define SIUL2_0_PORT29_LPUART2_LPUART2_TX_IN                          (PORT_INPUT4_MODE)
#define SIUL2_0_PORT29_ZIPWIRE0_LFAST_0_EXT_REF_IN                    (PORT_INPUT5_MODE)
#define SIUL2_0_PORT29_EMAC_EMAC_PPS2_INOUT                           (PORT_INOUT3_MODE)
#define SIUL2_0_PORT29_LPUART2_LPUART2_TX_INOUT                       (PORT_INOUT4_MODE)
#define SIUL2_0_PORT29_LPSPI1_LPSPI1_SIN_INOUT                        (PORT_INOUT5_MODE)
#define SIUL2_0_PORT29_ZIPWIRE0_LFAST_0_EXT_REF_INOUT                 (PORT_INOUT8_MODE)
#define SIUL2_0_PORT29_EMAC_EMAC_MII_RMII_MDIO_INOUT                  (PORT_INOUT9_MODE)
#define SIUL2_0_PORT30_GPIO                                           (PORT_GPIO_MODE)
#define SIUL2_0_PORT30_LPSPI1_LPSPI1_SOUT_OUT                         (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT30_LPSPI0_LPSPI0_SOUT_OUT                         (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT30_EMIOS_0_EMIOS_0_CH_13_X_OUT                    (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT30_WKPU_WKPU_37_IN                                (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT30_SIUL_EIRQ_7_IN                                 (PORT_INPUT1_MODE)
#define SIUL2_0_PORT30_EMIOS_0_EMIOS_0_CH_13_X_IN                     (PORT_INPUT2_MODE)
#define SIUL2_0_PORT30_LPUART2_LPUART2_RX_IN                          (PORT_INPUT3_MODE)
#define SIUL2_0_PORT30_LPSPI0_LPSPI0_SOUT_IN                          (PORT_INPUT4_MODE)
#define SIUL2_0_PORT30_LPSPI1_LPSPI1_SOUT_IN                          (PORT_INPUT5_MODE)
#define SIUL2_0_PORT30_LPSPI1_LPSPI1_SOUT_INOUT                       (PORT_INOUT3_MODE)
#define SIUL2_0_PORT30_LPSPI0_LPSPI0_SOUT_INOUT                       (PORT_INOUT4_MODE)
#define SIUL2_0_PORT30_EMIOS_0_EMIOS_0_CH_13_X_INOUT                  (PORT_INOUT8_MODE)
#define SIUL2_0_PORT31_GPIO                                           (PORT_GPIO_MODE)
#define SIUL2_0_PORT31_EMAC_EMAC_PPS0_OUT                             (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT31_FXIO_FXIO_D0_OUT                               (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT31_LPSPI0_LPSPI0_PCS1_OUT                         (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT31_TRGMUX_TRGMUX_OUT8_OUT                         (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT31_EMIOS_0_EMIOS_0_CH_14_X_OUT                    (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT31_ETPU_B_ETPU_B_CH_28_OUT                        (PORT_ALT9_FUNC_MODE)
#define SIUL2_0_PORT31_EMIOS_0_EMIOS_0_CH_14_X_IN                     (PORT_INPUT1_MODE)
#define SIUL2_0_PORT31_EMAC_EMAC_PPS0_IN                              (PORT_INPUT2_MODE)
#define SIUL2_0_PORT31_FXIO_FXIO_D0_IN                                (PORT_INPUT3_MODE)
#define SIUL2_0_PORT31_LPSPI0_LPSPI0_PCS1_IN                          (PORT_INPUT4_MODE)
#define SIUL2_0_PORT31_ETPU_B_ETPU_B_CH_28_IN                         (PORT_INPUT5_MODE)
#define SIUL2_0_PORT31_EMAC_EMAC_PPS0_INOUT                           (PORT_INOUT1_MODE)
#define SIUL2_0_PORT31_FXIO_FXIO_D0_INOUT                             (PORT_INOUT3_MODE)
#define SIUL2_0_PORT31_LPSPI0_LPSPI0_PCS1_INOUT                       (PORT_INOUT4_MODE)
#define SIUL2_0_PORT31_EMIOS_0_EMIOS_0_CH_14_X_INOUT                  (PORT_INOUT8_MODE)
#define SIUL2_0_PORT31_ETPU_B_ETPU_B_CH_28_INOUT                      (PORT_INOUT9_MODE)
#define SIUL2_0_PORT32_GPIO                                           (PORT_GPIO_MODE)
#define SIUL2_0_PORT32_LPI2C0_LPI2C0_SDAS_OUT                         (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT32_FXIO_FXIO_D14_OUT                              (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT32_LPSPI0_LPSPI0_PCS0_OUT                         (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT32_EMIOS_0_EMIOS_0_CH_3_X_OUT                     (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT32_LCU1_LCU1_OUT5_OUT                             (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT32_HSE_HSE_TAMPER_LOOP_OUT0_OUT                   (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT32_ETPU_B_ETPU_B_CH_7_OUT                         (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT32_LCU1_LCU1_OUT8_OUT                             (PORT_ALT9_FUNC_MODE)
#define SIUL2_0_PORT32_FLEXPWM_1_PWM_1_X_0_OUT                        (PORT_ALT10_FUNC_MODE)
#define SIUL2_0_PORT32_MSC0_DSPI_MSC0_PCS_0_OUT                       (PORT_ALT11_FUNC_MODE)
#define SIUL2_0_PORT32_WKPU_WKPU_7_IN                                 (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT32_ADC4_ADC4_S10_IN                               (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT32_CAN0_CAN0_RX_IN                                (PORT_INPUT1_MODE)
#define SIUL2_0_PORT32_SIUL_EIRQ_8_IN                                 (PORT_INPUT2_MODE)
#define SIUL2_0_PORT32_EMIOS_0_EMIOS_0_CH_3_X_IN                      (PORT_INPUT3_MODE)
#define SIUL2_0_PORT32_FXIO_FXIO_D14_IN                               (PORT_INPUT4_MODE)
#define SIUL2_0_PORT32_LPUART0_LPUART0_RX_IN                          (PORT_INPUT5_MODE)
#define SIUL2_0_PORT32_LPI2C0_LPI2C0_SDAS_IN                          (PORT_INPUT6_MODE)
#define SIUL2_0_PORT32_LPSPI0_LPSPI0_PCS0_IN                          (PORT_INPUT7_MODE)
#define SIUL2_0_PORT32_ETPU_B_ETPU_B_CH_7_IN                          (PORT_INPUT8_MODE)
#define SIUL2_0_PORT32_FLEXPWM_1_PWM_1_X_0_IN                         (PORT_INPUT9_MODE)
#define SIUL2_0_PORT32_LPI2C0_LPI2C0_SDAS_INOUT                       (PORT_INOUT1_MODE)
#define SIUL2_0_PORT32_FXIO_FXIO_D14_INOUT                            (PORT_INOUT2_MODE)
#define SIUL2_0_PORT32_LPSPI0_LPSPI0_PCS0_INOUT                       (PORT_INOUT3_MODE)
#define SIUL2_0_PORT32_EMIOS_0_EMIOS_0_CH_3_X_INOUT                   (PORT_INOUT4_MODE)
#define SIUL2_0_PORT32_ETPU_B_ETPU_B_CH_7_INOUT                       (PORT_INOUT8_MODE)
#define SIUL2_0_PORT32_FLEXPWM_1_PWM_1_X_0_INOUT                      (PORT_INOUT10_MODE)
#define SIUL2_0_PORT33_GPIO                                           (PORT_GPIO_MODE)
#define SIUL2_0_PORT33_LPI2C0_LPI2C0_SCLS_OUT                         (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT33_LPUART0_LPUART0_TX_OUT                         (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT33_LPSPI0_LPSPI0_SOUT_OUT                         (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT33_EMIOS_0_EMIOS_0_CH_7_X_OUT                     (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT33_CAN0_CAN0_TX_OUT                               (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT33_LCU1_LCU1_OUT4_OUT                             (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT33_ETPU_B_ETPU_B_CH_9_OUT                         (PORT_ALT10_FUNC_MODE)
#define SIUL2_0_PORT33_LCU1_LCU1_OUT9_OUT                             (PORT_ALT11_FUNC_MODE)
#define SIUL2_0_PORT33_FLEXPWM_1_PWM_1_X_1_OUT                        (PORT_ALT12_FUNC_MODE)
#define SIUL2_0_PORT33_MSC0_DSPI_MSC0_SCK_OUT                         (PORT_ALT13_FUNC_MODE)
#define SIUL2_0_PORT33_ADC4_ADC4_S11_IN                               (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT33_SIUL_EIRQ_9_IN                                 (PORT_INPUT1_MODE)
#define SIUL2_0_PORT33_EMIOS_0_EMIOS_0_CH_7_X_IN                      (PORT_INPUT2_MODE)
#define SIUL2_0_PORT33_LPI2C0_LPI2C0_SCLS_IN                          (PORT_INPUT3_MODE)
#define SIUL2_0_PORT33_LPSPI0_LPSPI0_SOUT_IN                          (PORT_INPUT4_MODE)
#define SIUL2_0_PORT33_HSE_HSE_TAMPER_EXTIN0_IN                       (PORT_INPUT5_MODE)
#define SIUL2_0_PORT33_LPUART0_LPUART0_TX_IN                          (PORT_INPUT6_MODE)
#define SIUL2_0_PORT33_ETPU_B_ETPU_B_CH_9_IN                          (PORT_INPUT7_MODE)
#define SIUL2_0_PORT33_FLEXPWM_1_PWM_1_X_1_IN                         (PORT_INPUT8_MODE)
#define SIUL2_0_PORT33_LPI2C0_LPI2C0_SCLS_INOUT                       (PORT_INOUT1_MODE)
#define SIUL2_0_PORT33_LPUART0_LPUART0_TX_INOUT                       (PORT_INOUT2_MODE)
#define SIUL2_0_PORT33_LPSPI0_LPSPI0_SOUT_INOUT                       (PORT_INOUT3_MODE)
#define SIUL2_0_PORT33_EMIOS_0_EMIOS_0_CH_7_X_INOUT                   (PORT_INOUT4_MODE)
#define SIUL2_0_PORT33_ETPU_B_ETPU_B_CH_9_INOUT                       (PORT_INOUT10_MODE)
#define SIUL2_0_PORT33_FLEXPWM_1_PWM_1_X_1_INOUT                      (PORT_INOUT12_MODE)
#define SIUL2_0_PORT34_GPIO                                           (PORT_GPIO_MODE)
#define SIUL2_0_PORT34_ADC1_ADC1_MA_0_OUT                             (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT34_EMIOS_0_EMIOS_0_CH_8_X_OUT                     (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT34_LPSPI2_LPSPI2_SIN_OUT                          (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT34_LCU1_LCU1_OUT3_OUT                             (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT34_FXIO_FXIO_D18_OUT                              (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT34_WKPU_WKPU_8_IN                                 (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT34_CAN4_CAN4_RX_IN                                (PORT_INPUT1_MODE)
#define SIUL2_0_PORT34_SIUL_EIRQ_10_IN                                (PORT_INPUT2_MODE)
#define SIUL2_0_PORT34_EMIOS_0_EMIOS_0_CH_8_X_IN                      (PORT_INPUT3_MODE)
#define SIUL2_0_PORT34_FXIO_FXIO_D18_IN                               (PORT_INPUT4_MODE)
#define SIUL2_0_PORT34_LPUART1_LPUART1_RX_IN                          (PORT_INPUT5_MODE)
#define SIUL2_0_PORT34_LPSPI2_LPSPI2_SIN_IN                           (PORT_INPUT6_MODE)
#define SIUL2_0_PORT34_TRGMUX_TRGMUX_IN3_IN                           (PORT_INPUT7_MODE)
#define SIUL2_0_PORT34_QUADSPI_QUADSPI_INTA_IN                        (PORT_INPUT8_MODE)
#define SIUL2_0_PORT34_MSC0_LPUART_MSC0_RX_IN                         (PORT_INPUT9_MODE)
#define SIUL2_0_PORT34_EMIOS_0_EMIOS_0_CH_8_X_INOUT                   (PORT_INOUT2_MODE)
#define SIUL2_0_PORT34_LPSPI2_LPSPI2_SIN_INOUT                        (PORT_INOUT3_MODE)
#define SIUL2_0_PORT34_FXIO_FXIO_D18_INOUT                            (PORT_INOUT7_MODE)
#define SIUL2_0_PORT35_GPIO                                           (PORT_GPIO_MODE)
#define SIUL2_0_PORT35_EMIOS_0_EMIOS_0_CH_9_X_OUT                     (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT35_LPSPI2_LPSPI2_SOUT_OUT                         (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT35_ADC0_ADC0_MA_0_OUT                             (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT35_CAN4_CAN4_TX_OUT                               (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT35_LCU1_LCU1_OUT2_OUT                             (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT35_FXIO_FXIO_D17_OUT                              (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT35_EMAC_EMAC_MII_TXD3_OUT                         (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT35_LPUART1_LPUART1_TX_OUT                         (PORT_ALT10_FUNC_MODE)
#define SIUL2_0_PORT35_SIUL_EIRQ_11_IN                                (PORT_INPUT1_MODE)
#define SIUL2_0_PORT35_EMIOS_0_EMIOS_0_CH_9_X_IN                      (PORT_INPUT2_MODE)
#define SIUL2_0_PORT35_FXIO_FXIO_D17_IN                               (PORT_INPUT3_MODE)
#define SIUL2_0_PORT35_LPSPI2_LPSPI2_SOUT_IN                          (PORT_INPUT4_MODE)
#define SIUL2_0_PORT35_EMAC_EMAC_MII_RMII_TX_CLK_IN                   (PORT_INPUT5_MODE)
#define SIUL2_0_PORT35_TRGMUX_TRGMUX_IN2_IN                           (PORT_INPUT6_MODE)
#define SIUL2_0_PORT35_LPUART1_LPUART1_TX_IN                          (PORT_INPUT7_MODE)
#define SIUL2_0_PORT35_EMIOS_0_EMIOS_0_CH_9_X_INOUT                   (PORT_INOUT2_MODE)
#define SIUL2_0_PORT35_LPSPI2_LPSPI2_SOUT_INOUT                       (PORT_INOUT3_MODE)
#define SIUL2_0_PORT35_FXIO_FXIO_D17_INOUT                            (PORT_INOUT7_MODE)
#define SIUL2_0_PORT35_LPUART1_LPUART1_TX_INOUT                       (PORT_INOUT10_MODE)
#define SIUL2_0_PORT36_GPIO                                           (PORT_GPIO_MODE)
#define SIUL2_0_PORT36_EMAC_EMAC_MII_RMII_TXD_1_OUT                   (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT36_EMIOS_0_EMIOS_0_CH_4_X_OUT                     (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT36_LPSPI0_LPSPI0_SOUT_OUT                         (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT36_EMAC_EMAC_MII_RMII_MDIO_OUT                    (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT36_SIUL_EIRQ_12_IN                                (PORT_INPUT1_MODE)
#define SIUL2_0_PORT36_EMIOS_0_EMIOS_0_CH_4_X_IN                      (PORT_INPUT2_MODE)
#define SIUL2_0_PORT36_LPSPI0_LPSPI0_SOUT_IN                          (PORT_INPUT3_MODE)
#define SIUL2_0_PORT36_EMAC_EMAC_MII_RMII_MDIO_IN                     (PORT_INPUT4_MODE)
#define SIUL2_0_PORT36_TRGMUX_TRGMUX_IN1_IN                           (PORT_INPUT5_MODE)
#define SIUL2_0_PORT36_EMIOS_0_EMIOS_0_CH_4_X_INOUT                   (PORT_INOUT2_MODE)
#define SIUL2_0_PORT36_LPSPI0_LPSPI0_SOUT_INOUT                       (PORT_INOUT3_MODE)
#define SIUL2_0_PORT36_EMAC_EMAC_MII_RMII_MDIO_INOUT                  (PORT_INOUT5_MODE)
#define SIUL2_0_PORT37_GPIO                                           (PORT_GPIO_MODE)
#define SIUL2_0_PORT37_EMAC_EMAC_MII_RMII_TXD_0_OUT                   (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT37_EMIOS_0_EMIOS_0_CH_5_X_OUT                     (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT37_LPSPI0_LPSPI0_PCS1_OUT                         (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT37_LPSPI0_LPSPI0_PCS0_OUT                         (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT37_SYSTEM_CLKOUT_RUN_OUT                          (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT37_EMAC_EMAC_MII_RMII_MDC_OUT                     (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT37_SIUL_EIRQ_13_IN                                (PORT_INPUT1_MODE)
#define SIUL2_0_PORT37_EMIOS_0_EMIOS_0_CH_5_X_IN                      (PORT_INPUT2_MODE)
#define SIUL2_0_PORT37_LPSPI0_LPSPI0_PCS0_IN                          (PORT_INPUT3_MODE)
#define SIUL2_0_PORT37_LPSPI0_LPSPI0_PCS1_IN                          (PORT_INPUT4_MODE)
#define SIUL2_0_PORT37_TRGMUX_TRGMUX_IN0_IN                           (PORT_INPUT5_MODE)
#define SIUL2_0_PORT37_EMIOS_0_EMIOS_0_CH_5_X_INOUT                   (PORT_INOUT2_MODE)
#define SIUL2_0_PORT37_LPSPI0_LPSPI0_PCS1_INOUT                       (PORT_INOUT3_MODE)
#define SIUL2_0_PORT37_LPSPI0_LPSPI0_PCS0_INOUT                       (PORT_INOUT4_MODE)
#define SIUL2_0_PORT40_GPIO                                           (PORT_GPIO_MODE)
#define SIUL2_0_PORT40_WKPU_WKPU_25_IN                                (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT40_ADC6_ADC6_P1_IN                                (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT40_ADC4_ADC4_P5_IN                                (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT40_SDADC_2_SDADC2_AN_3_IN                         (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT40_SIUL_EIRQ_14_IN                                (PORT_INPUT1_MODE)
#define SIUL2_0_PORT40_EMIOS_0_EMIOS_0_CH_15_X_IN                     (PORT_INPUT2_MODE)
#define SIUL2_0_PORT40_FXIO_FXIO_D29_IN                               (PORT_INPUT3_MODE)
#define SIUL2_0_PORT40_LPSPI0_LPSPI0_PCS5_IN                          (PORT_INPUT4_MODE)
#define SIUL2_0_PORT40_LPSPI4_LPSPI4_PCS0_IN                          (PORT_INPUT5_MODE)
#define SIUL2_0_PORT40_LPUART1_LPUART1_DCD_B_IN                       (PORT_INPUT6_MODE)
#define SIUL2_0_PORT41_GPIO                                           (PORT_GPIO_MODE)
#define SIUL2_0_PORT41_WKPU_WKPU_17_IN                                (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT41_ADC4_ADC4_P7_IN                                (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT41_ADC6_ADC6_P3_IN                                (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT41_SDADC_2_SDADC2_AN_0_IN                         (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT41_SIUL_EIRQ_15_IN                                (PORT_INPUT1_MODE)
#define SIUL2_0_PORT41_FXIO_FXIO_D28_IN                               (PORT_INPUT2_MODE)
#define SIUL2_0_PORT41_LPUART1_LPUART1_RX_IN                          (PORT_INPUT3_MODE)
#define SIUL2_0_PORT41_LPSPI4_LPSPI4_SOUT_IN                          (PORT_INPUT4_MODE)
#define SIUL2_0_PORT41_LPUART1_LPUART1_RIN_B_IN                       (PORT_INPUT5_MODE)
#define SIUL2_0_PORT42_GPIO                                           (PORT_GPIO_MODE)
#define SIUL2_0_PORT42_LPSPI4_LPSPI4_SCK_OUT                          (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT42_LPUART0_LPUART0_DTR_B_OUT                      (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT42_LCU0_LCU0_OUT9_OUT                             (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT42_FXIO_FXIO_D27_OUT                              (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT42_LPUART1_LPUART1_TX_OUT                         (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT42_TRACE_EVTO_1_OUT                               (PORT_ALT9_FUNC_MODE)
#define SIUL2_0_PORT42_ADC0_ADC0_X_2_IN                               (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT42_CMP1_CMP1_IN1_IN                               (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT42_SIUL_EIRQ_24_IN                                (PORT_INPUT1_MODE)
#define SIUL2_0_PORT42_FXIO_FXIO_D27_IN                               (PORT_INPUT2_MODE)
#define SIUL2_0_PORT42_LPSPI4_LPSPI4_SCK_IN                           (PORT_INPUT3_MODE)
#define SIUL2_0_PORT42_LPUART1_LPUART1_TX_IN                          (PORT_INPUT4_MODE)
#define SIUL2_0_PORT42_SYSTEM_SWG_EXT_REF_CLK_IN                      (PORT_INPUT5_MODE)
#define SIUL2_0_PORT42_LPSPI4_LPSPI4_SCK_INOUT                        (PORT_INOUT1_MODE)
#define SIUL2_0_PORT42_FXIO_FXIO_D27_INOUT                            (PORT_INOUT7_MODE)
#define SIUL2_0_PORT42_LPUART1_LPUART1_TX_INOUT                       (PORT_INOUT8_MODE)
#define SIUL2_0_PORT43_GPIO                                           (PORT_GPIO_MODE)
#define SIUL2_0_PORT43_LPSPI4_LPSPI4_SIN_OUT                          (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT43_LCU0_LCU0_OUT8_OUT                             (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT43_FXIO_FXIO_D26_OUT                              (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT43_ETPU_A_ETPU_A_CH_0_OUT                         (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT43_EMIOS_0_EMIOS_0_CH_9_X_OUT                     (PORT_ALT9_FUNC_MODE)
#define SIUL2_0_PORT43_ADC0_ADC0_X_3_IN                               (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT43_WKPU_WKPU_16_IN                                (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT43_CMP1_CMP1_IN0_IN                               (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT43_ADC0_ADC0_S14_IN                               (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT43_SIUL_EIRQ_25_IN                                (PORT_INPUT1_MODE)
#define SIUL2_0_PORT43_EMIOS_0_EMIOS_0_CH_9_X_IN                      (PORT_INPUT2_MODE)
#define SIUL2_0_PORT43_FXIO_FXIO_D26_IN                               (PORT_INPUT3_MODE)
#define SIUL2_0_PORT43_LPI2C0_LPI2C0_HREQ_IN                          (PORT_INPUT4_MODE)
#define SIUL2_0_PORT43_LPSPI4_LPSPI4_SIN_IN                           (PORT_INPUT5_MODE)
#define SIUL2_0_PORT43_LPUART0_LPUART0_DSR_B_IN                       (PORT_INPUT6_MODE)
#define SIUL2_0_PORT43_ETPU_A_ETPU_A_TCRCLK_IN                        (PORT_INPUT7_MODE)
#define SIUL2_0_PORT43_ETPU_A_ETPU_A_CH_0_IN                          (PORT_INPUT8_MODE)
#define SIUL2_0_PORT43_LPSPI4_LPSPI4_SIN_INOUT                        (PORT_INOUT1_MODE)
#define SIUL2_0_PORT43_FXIO_FXIO_D26_INOUT                            (PORT_INOUT7_MODE)
#define SIUL2_0_PORT43_ETPU_A_ETPU_A_CH_0_INOUT                       (PORT_INOUT8_MODE)
#define SIUL2_0_PORT43_EMIOS_0_EMIOS_0_CH_9_X_INOUT                   (PORT_INOUT9_MODE)
#define SIUL2_0_PORT44_GPIO                                           (PORT_GPIO_MODE)
#define SIUL2_0_PORT44_LPSPI3_LPSPI3_PCS3_OUT                         (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT44_EMIOS_0_EMIOS_0_CH_0_X_OUT                     (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT44_LCU0_LCU0_OUT2_OUT                             (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT44_FXIO_FXIO_D25_OUT                              (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT44_ETPU_B_ETPU_B_CH_2_OUT                         (PORT_ALT9_FUNC_MODE)
#define SIUL2_0_PORT44_LCU0_LCU0_OUT8_OUT                             (PORT_ALT11_FUNC_MODE)
#define SIUL2_0_PORT44_FLEXPWM_0_PWM_0_X_0_OUT                        (PORT_ALT12_FUNC_MODE)
#define SIUL2_0_PORT44_ETPU_A_ETPU_A_CH_0_OUT                         (PORT_ALT13_FUNC_MODE)
#define SIUL2_0_PORT44_WKPU_WKPU_12_IN                                (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT44_ADC1_ADC1_X_1_IN                               (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT44_ADC0_ADC0_S18_IN                               (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT44_FLEXPWM_0_PWM_0_X_0_IN                         (PORT_INPUT1_MODE)
#define SIUL2_0_PORT44_SIUL_EIRQ_26_IN                                (PORT_INPUT2_MODE)
#define SIUL2_0_PORT44_EMIOS_0_EMIOS_0_CH_0_X_IN                      (PORT_INPUT3_MODE)
#define SIUL2_0_PORT44_FXIO_FXIO_D25_IN                               (PORT_INPUT4_MODE)
#define SIUL2_0_PORT44_LPUART0_LPUART0_RX_IN                          (PORT_INPUT5_MODE)
#define SIUL2_0_PORT44_LPSPI3_LPSPI3_PCS3_IN                          (PORT_INPUT6_MODE)
#define SIUL2_0_PORT44_LPUART0_LPUART0_DCD_B_IN                       (PORT_INPUT7_MODE)
#define SIUL2_0_PORT44_ETPU_A_ETPU_A_TCRCLK_IN                        (PORT_INPUT8_MODE)
#define SIUL2_0_PORT44_ETPU_A_ETPU_A_CH_0_IN                          (PORT_INPUT9_MODE)
#define SIUL2_0_PORT44_ETPU_B_ETPU_B_CH_2_IN                          (PORT_INPUT10_MODE)
#define SIUL2_0_PORT44_LPSPI3_LPSPI3_PCS3_INOUT                       (PORT_INOUT1_MODE)
#define SIUL2_0_PORT44_EMIOS_0_EMIOS_0_CH_0_X_INOUT                   (PORT_INOUT2_MODE)
#define SIUL2_0_PORT44_FXIO_FXIO_D25_INOUT                            (PORT_INOUT7_MODE)
#define SIUL2_0_PORT44_ETPU_B_ETPU_B_CH_2_INOUT                       (PORT_INOUT9_MODE)
#define SIUL2_0_PORT44_FLEXPWM_0_PWM_0_X_0_INOUT                      (PORT_INOUT12_MODE)
#define SIUL2_0_PORT44_ETPU_A_ETPU_A_CH_0_INOUT                       (PORT_INOUT13_MODE)
#define SIUL2_0_PORT45_GPIO                                           (PORT_GPIO_MODE)
#define SIUL2_0_PORT45_LPSPI3_LPSPI3_PCS2_OUT                         (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT45_EMIOS_0_EMIOS_0_CH_1_X_OUT                     (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT45_FXIO_FXIO_D8_OUT                               (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT45_LCU0_LCU0_OUT3_OUT                             (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT45_FXIO_FXIO_D24_OUT                              (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT45_LPUART0_LPUART0_TX_OUT                         (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT45_ETPU_B_ETPU_B_CH_4_OUT                         (PORT_ALT9_FUNC_MODE)
#define SIUL2_0_PORT45_LCU0_LCU0_OUT9_OUT                             (PORT_ALT10_FUNC_MODE)
#define SIUL2_0_PORT45_FLEXPWM_0_PWM_0_X_1_OUT                        (PORT_ALT12_FUNC_MODE)
#define SIUL2_0_PORT45_LCU0_LCU0_OUT1_OUT                             (PORT_ALT13_FUNC_MODE)
#define SIUL2_0_PORT45_ETPU_A_ETPU_A_CH_1_OUT                         (PORT_ALT14_FUNC_MODE)
#define SIUL2_0_PORT45_WKPU_WKPU_11_IN                                (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT45_ADC0_ADC0_S19_IN                               (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT45_ADC1_ADC1_S19_IN                               (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT45_ADC2_ADC2_S19_IN                               (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT45_FLEXPWM_0_PWM_0_X_1_IN                         (PORT_INPUT1_MODE)
#define SIUL2_0_PORT45_SIUL_EIRQ_27_IN                                (PORT_INPUT2_MODE)
#define SIUL2_0_PORT45_EMIOS_0_EMIOS_0_CH_1_X_IN                      (PORT_INPUT3_MODE)
#define SIUL2_0_PORT45_FXIO_FXIO_D8_IN                                (PORT_INPUT4_MODE)
#define SIUL2_0_PORT45_FXIO_FXIO_D24_IN                               (PORT_INPUT5_MODE)
#define SIUL2_0_PORT45_LPSPI3_LPSPI3_PCS2_IN                          (PORT_INPUT6_MODE)
#define SIUL2_0_PORT45_LPUART0_LPUART0_TX_IN                          (PORT_INPUT7_MODE)
#define SIUL2_0_PORT45_LPUART0_LPUART0_RIN_B_IN                       (PORT_INPUT8_MODE)
#define SIUL2_0_PORT45_MSC0_LPUART_MSC0_RX_IN                         (PORT_INPUT9_MODE)
#define SIUL2_0_PORT45_ETPU_A_ETPU_A_CH_1_IN                          (PORT_INPUT10_MODE)
#define SIUL2_0_PORT45_ETPU_B_ETPU_B_CH_4_IN                          (PORT_INPUT11_MODE)
#define SIUL2_0_PORT45_LPSPI3_LPSPI3_PCS2_INOUT                       (PORT_INOUT1_MODE)
#define SIUL2_0_PORT45_EMIOS_0_EMIOS_0_CH_1_X_INOUT                   (PORT_INOUT2_MODE)
#define SIUL2_0_PORT45_FXIO_FXIO_D8_INOUT                             (PORT_INOUT3_MODE)
#define SIUL2_0_PORT45_FXIO_FXIO_D24_INOUT                            (PORT_INOUT7_MODE)
#define SIUL2_0_PORT45_LPUART0_LPUART0_TX_INOUT                       (PORT_INOUT8_MODE)
#define SIUL2_0_PORT45_ETPU_B_ETPU_B_CH_4_INOUT                       (PORT_INOUT9_MODE)
#define SIUL2_0_PORT45_FLEXPWM_0_PWM_0_X_1_INOUT                      (PORT_INOUT12_MODE)
#define SIUL2_0_PORT45_ETPU_A_ETPU_A_CH_1_INOUT                       (PORT_INOUT14_MODE)
#define SIUL2_0_PORT46_GPIO                                           (PORT_GPIO_MODE)
#define SIUL2_0_PORT46_EMIOS_0_EMIOS_0_CH_2_X_OUT                     (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT46_LPSPI1_LPSPI1_SCK_OUT                          (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT46_LCU0_LCU0_OUT7_OUT                             (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT46_FXIO_FXIO_D23_OUT                              (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT46_ETPU_A_ETPU_A_CH_9_OUT                         (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT46_LCU0_LCU0_OUT11_OUT                            (PORT_ALT11_FUNC_MODE)
#define SIUL2_0_PORT46_FLEXPWM_0_PWM_0_X_3_OUT                        (PORT_ALT12_FUNC_MODE)
#define SIUL2_0_PORT46_LCU0_LCU0_OUT3_OUT                             (PORT_ALT13_FUNC_MODE)
#define SIUL2_0_PORT46_ETPU_A_ETPU_A_CH_3_OUT                         (PORT_ALT14_FUNC_MODE)
#define SIUL2_0_PORT46_MSC0_DSPI_MSC0_PCS_0_OUT                       (PORT_ALT15_FUNC_MODE)
#define SIUL2_0_PORT46_ADC0_ADC0_S21_IN                               (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT46_ADC1_ADC1_S21_IN                               (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT46_ADC2_ADC2_S21_IN                               (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT46_SIUL_EIRQ_28_IN                                (PORT_INPUT1_MODE)
#define SIUL2_0_PORT46_EMIOS_0_EMIOS_0_CH_2_X_IN                      (PORT_INPUT2_MODE)
#define SIUL2_0_PORT46_FXIO_FXIO_D23_IN                               (PORT_INPUT3_MODE)
#define SIUL2_0_PORT46_LPUART3_LPUART3_RX_IN                          (PORT_INPUT4_MODE)
#define SIUL2_0_PORT46_LPSPI1_LPSPI1_SCK_IN                           (PORT_INPUT5_MODE)
#define SIUL2_0_PORT46_ETPU_A_ETPU_A_CH_3_IN                          (PORT_INPUT6_MODE)
#define SIUL2_0_PORT46_ETPU_A_ETPU_A_CH_9_IN                          (PORT_INPUT7_MODE)
#define SIUL2_0_PORT46_FLEXPWM_0_PWM_0_X_3_IN                         (PORT_INPUT8_MODE)
#define SIUL2_0_PORT46_EMIOS_0_EMIOS_0_CH_2_X_INOUT                   (PORT_INOUT2_MODE)
#define SIUL2_0_PORT46_LPSPI1_LPSPI1_SCK_INOUT                        (PORT_INOUT3_MODE)
#define SIUL2_0_PORT46_FXIO_FXIO_D23_INOUT                            (PORT_INOUT7_MODE)
#define SIUL2_0_PORT46_ETPU_A_ETPU_A_CH_9_INOUT                       (PORT_INOUT8_MODE)
#define SIUL2_0_PORT46_FLEXPWM_0_PWM_0_X_3_INOUT                      (PORT_INOUT12_MODE)
#define SIUL2_0_PORT46_ETPU_A_ETPU_A_CH_3_INOUT                       (PORT_INOUT14_MODE)
#define SIUL2_0_PORT47_GPIO                                           (PORT_GPIO_MODE)
#define SIUL2_0_PORT47_EMIOS_0_EMIOS_0_CH_3_X_OUT                     (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT47_LPSPI1_LPSPI1_SIN_OUT                          (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT47_FXIO_FXIO_D22_OUT                              (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT47_LPUART3_LPUART3_TX_OUT                         (PORT_ALT9_FUNC_MODE)
#define SIUL2_0_PORT47_ETPU_B_ETPU_B_CH_13_OUT                        (PORT_ALT10_FUNC_MODE)
#define SIUL2_0_PORT47_LCU0_LCU0_OUT2_OUT                             (PORT_ALT11_FUNC_MODE)
#define SIUL2_0_PORT47_ETPU_A_ETPU_A_CH_4_OUT                         (PORT_ALT12_FUNC_MODE)
#define SIUL2_0_PORT47_WKPU_WKPU_33_IN                                (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT47_ADC0_ADC0_S20_IN                               (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT47_ADC1_ADC1_S22_IN                               (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT47_FLEXPWM_0_PWM_0_FAULT_0_IN                     (PORT_INPUT1_MODE)
#define SIUL2_0_PORT47_SIUL_EIRQ_29_IN                                (PORT_INPUT2_MODE)
#define SIUL2_0_PORT47_EMIOS_0_EMIOS_0_CH_3_X_IN                      (PORT_INPUT3_MODE)
#define SIUL2_0_PORT47_FXIO_FXIO_D22_IN                               (PORT_INPUT4_MODE)
#define SIUL2_0_PORT47_LPSPI1_LPSPI1_SIN_IN                           (PORT_INPUT5_MODE)
#define SIUL2_0_PORT47_TRGMUX_TRGMUX_IN0_IN                           (PORT_INPUT6_MODE)
#define SIUL2_0_PORT47_LPUART3_LPUART3_TX_IN                          (PORT_INPUT7_MODE)
#define SIUL2_0_PORT47_ETPU_A_ETPU_A_CH_4_IN                          (PORT_INPUT8_MODE)
#define SIUL2_0_PORT47_ETPU_B_ETPU_B_CH_13_IN                         (PORT_INPUT9_MODE)
#define SIUL2_0_PORT47_EMIOS_0_EMIOS_0_CH_3_X_INOUT                   (PORT_INOUT2_MODE)
#define SIUL2_0_PORT47_LPSPI1_LPSPI1_SIN_INOUT                        (PORT_INOUT3_MODE)
#define SIUL2_0_PORT47_FXIO_FXIO_D22_INOUT                            (PORT_INOUT7_MODE)
#define SIUL2_0_PORT47_LPUART3_LPUART3_TX_INOUT                       (PORT_INOUT9_MODE)
#define SIUL2_0_PORT47_ETPU_B_ETPU_B_CH_13_INOUT                      (PORT_INOUT10_MODE)
#define SIUL2_0_PORT47_ETPU_A_ETPU_A_CH_4_INOUT                       (PORT_INOUT12_MODE)
#define SIUL2_0_PORT48_GPIO                                           (PORT_GPIO_MODE)
#define SIUL2_0_PORT48_EMIOS_0_EMIOS_0_CH_4_X_OUT                     (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT48_LPSPI1_LPSPI1_SOUT_OUT                         (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT48_FXIO_FXIO_D21_OUT                              (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT48_LPUART0_LPUART0_TX_OUT                         (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT48_ETPU_B_ETPU_B_CH_14_OUT                        (PORT_ALT10_FUNC_MODE)
#define SIUL2_0_PORT48_ETPU_B_ETPU_B_CH_1_OUT                         (PORT_ALT11_FUNC_MODE)
#define SIUL2_0_PORT48_LCU0_LCU0_OUT5_OUT                             (PORT_ALT12_FUNC_MODE)
#define SIUL2_0_PORT48_ETPU_A_ETPU_A_CH_10_OUT                        (PORT_ALT13_FUNC_MODE)
#define SIUL2_0_PORT48_WKPU_WKPU_13_IN                                (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT48_ADC2_ADC2_S22_IN                               (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT48_ADC0_ADC0_X_1_IN                               (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT48_FLEXPWM_0_PWM_0_FAULT_1_IN                     (PORT_INPUT1_MODE)
#define SIUL2_0_PORT48_SIUL_EIRQ_30_IN                                (PORT_INPUT2_MODE)
#define SIUL2_0_PORT48_EMIOS_0_EMIOS_0_CH_4_X_IN                      (PORT_INPUT3_MODE)
#define SIUL2_0_PORT48_FXIO_FXIO_D21_IN                               (PORT_INPUT4_MODE)
#define SIUL2_0_PORT48_LPSPI1_LPSPI1_SOUT_IN                          (PORT_INPUT5_MODE)
#define SIUL2_0_PORT48_TRGMUX_TRGMUX_IN1_IN                           (PORT_INPUT6_MODE)
#define SIUL2_0_PORT48_LPUART0_LPUART0_TX_IN                          (PORT_INPUT7_MODE)
#define SIUL2_0_PORT48_ETPU_A_ETPU_A_CH_10_IN                         (PORT_INPUT8_MODE)
#define SIUL2_0_PORT48_ETPU_B_ETPU_B_CH_14_IN                         (PORT_INPUT9_MODE)
#define SIUL2_0_PORT48_ETPU_B_ETPU_B_CH_1_IN                          (PORT_INPUT10_MODE)
#define SIUL2_0_PORT48_EMIOS_0_EMIOS_0_CH_4_X_INOUT                   (PORT_INOUT2_MODE)
#define SIUL2_0_PORT48_LPSPI1_LPSPI1_SOUT_INOUT                       (PORT_INOUT3_MODE)
#define SIUL2_0_PORT48_FXIO_FXIO_D21_INOUT                            (PORT_INOUT7_MODE)
#define SIUL2_0_PORT48_LPUART0_LPUART0_TX_INOUT                       (PORT_INOUT8_MODE)
#define SIUL2_0_PORT48_ETPU_B_ETPU_B_CH_14_INOUT                      (PORT_INOUT10_MODE)
#define SIUL2_0_PORT48_ETPU_B_ETPU_B_CH_1_INOUT                       (PORT_INOUT11_MODE)
#define SIUL2_0_PORT48_ETPU_A_ETPU_A_CH_10_INOUT                      (PORT_INOUT13_MODE)
#define SIUL2_0_PORT49_GPIO                                           (PORT_GPIO_MODE)
#define SIUL2_0_PORT49_EMIOS_0_EMIOS_0_CH_5_X_OUT                     (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT49_LPSPI1_LPSPI1_PCS3_OUT                         (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT49_LPSPI3_LPSPI3_PCS0_OUT                         (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT49_FXIO_FXIO_D20_OUT                              (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT49_ETPU_B_ETPU_B_CH_16_OUT                        (PORT_ALT9_FUNC_MODE)
#define SIUL2_0_PORT49_ETPU_A_ETPU_A_CH_5_OUT                         (PORT_ALT10_FUNC_MODE)
#define SIUL2_0_PORT49_ETPU_A_ETPU_A_CH_7_OUT                         (PORT_ALT11_FUNC_MODE)
#define SIUL2_0_PORT49_WKPU_WKPU_14_IN                                (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT49_ADC2_ADC2_S23_IN                               (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT49_ADC1_ADC1_X_3_IN                               (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT49_FLEXPWM_0_PWM_0_FAULT_3_IN                     (PORT_INPUT1_MODE)
#define SIUL2_0_PORT49_SIUL_EIRQ_31_IN                                (PORT_INPUT2_MODE)
#define SIUL2_0_PORT49_EMIOS_0_EMIOS_0_CH_5_X_IN                      (PORT_INPUT3_MODE)
#define SIUL2_0_PORT49_FXIO_FXIO_D20_IN                               (PORT_INPUT4_MODE)
#define SIUL2_0_PORT49_LPUART0_LPUART0_RX_IN                          (PORT_INPUT5_MODE)
#define SIUL2_0_PORT49_LPSPI1_LPSPI1_PCS3_IN                          (PORT_INPUT6_MODE)
#define SIUL2_0_PORT49_LPSPI3_LPSPI3_PCS0_IN                          (PORT_INPUT7_MODE)
#define SIUL2_0_PORT49_TRGMUX_TRGMUX_IN3_IN                           (PORT_INPUT8_MODE)
#define SIUL2_0_PORT49_FLEXPWM_0_PWM_0_EXT_CLK_IN                     (PORT_INPUT9_MODE)
#define SIUL2_0_PORT49_ETPU_B_ETPU_B_CH_16_IN                         (PORT_INPUT10_MODE)
#define SIUL2_0_PORT49_ETPU_A_ETPU_A_CH_7_IN                          (PORT_INPUT11_MODE)
#define SIUL2_0_PORT49_ETPU_A_ETPU_A_CH_5_IN                          (PORT_INPUT12_MODE)
#define SIUL2_0_PORT49_EMIOS_0_EMIOS_0_CH_5_X_INOUT                   (PORT_INOUT2_MODE)
#define SIUL2_0_PORT49_LPSPI1_LPSPI1_PCS3_INOUT                       (PORT_INOUT3_MODE)
#define SIUL2_0_PORT49_LPSPI3_LPSPI3_PCS0_INOUT                       (PORT_INOUT6_MODE)
#define SIUL2_0_PORT49_FXIO_FXIO_D20_INOUT                            (PORT_INOUT7_MODE)
#define SIUL2_0_PORT49_ETPU_B_ETPU_B_CH_16_INOUT                      (PORT_INOUT9_MODE)
#define SIUL2_0_PORT49_ETPU_A_ETPU_A_CH_5_INOUT                       (PORT_INOUT10_MODE)
#define SIUL2_0_PORT49_ETPU_A_ETPU_A_CH_7_INOUT                       (PORT_INOUT11_MODE)
#define SIUL2_0_PORT50_GPIO                                           (PORT_GPIO_MODE)
#define SIUL2_0_PORT50_FXIO_FXIO_D1_OUT                               (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT50_LPSPI1_LPSPI1_PCS1_OUT                         (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT50_TRGMUX_TRGMUX_OUT9_OUT                         (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT50_LPSPI5_LPSPI5_PCS2_OUT                         (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT50_EMIOS_0_EMIOS_0_CH_15_X_OUT                    (PORT_ALT9_FUNC_MODE)
#define SIUL2_0_PORT50_ETPU_B_ETPU_B_CH_29_OUT                        (PORT_ALT10_FUNC_MODE)
#define SIUL2_0_PORT50_EMIOS_0_EMIOS_0_CH_15_X_IN                     (PORT_INPUT1_MODE)
#define SIUL2_0_PORT50_FXIO_FXIO_D1_IN                                (PORT_INPUT2_MODE)
#define SIUL2_0_PORT50_LPSPI1_LPSPI1_PCS1_IN                          (PORT_INPUT3_MODE)
#define SIUL2_0_PORT50_LPSPI5_LPSPI5_PCS2_IN                          (PORT_INPUT4_MODE)
#define SIUL2_0_PORT50_EMAC_EMAC_MII_RMII_RX_DV_RGMII_RXCTL_IN        (PORT_INPUT5_MODE)
#define SIUL2_0_PORT50_ETPU_B_ETPU_B_CH_29_IN                         (PORT_INPUT6_MODE)
#define SIUL2_0_PORT50_FXIO_FXIO_D1_INOUT                             (PORT_INOUT3_MODE)
#define SIUL2_0_PORT50_LPSPI1_LPSPI1_PCS1_INOUT                       (PORT_INOUT4_MODE)
#define SIUL2_0_PORT50_LPSPI5_LPSPI5_PCS2_INOUT                       (PORT_INOUT8_MODE)
#define SIUL2_0_PORT50_EMIOS_0_EMIOS_0_CH_15_X_INOUT                  (PORT_INOUT9_MODE)
#define SIUL2_0_PORT50_ETPU_B_ETPU_B_CH_29_INOUT                      (PORT_INOUT10_MODE)
#define SIUL2_0_PORT51_GPIO                                           (PORT_GPIO_MODE)
#define SIUL2_0_PORT51_EMAC_EMAC_PPS0_OUT                             (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT51_FXIO_FXIO_D2_OUT                               (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT51_EMAC_EMAC_MII_RMII_TX_EN_OUT                   (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT51_TRGMUX_TRGMUX_OUT10_OUT                        (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT51_EMIOS_0_EMIOS_0_CH_15_X_OUT                    (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT51_WKPU_WKPU_38_IN                                (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT51_EMIOS_0_EMIOS_0_CH_15_X_IN                     (PORT_INPUT1_MODE)
#define SIUL2_0_PORT51_EMAC_EMAC_PPS0_IN                              (PORT_INPUT2_MODE)
#define SIUL2_0_PORT51_FXIO_FXIO_D2_IN                                (PORT_INPUT3_MODE)
#define SIUL2_0_PORT51_EMAC_EMAC_PPS0_INOUT                           (PORT_INOUT1_MODE)
#define SIUL2_0_PORT51_FXIO_FXIO_D2_INOUT                             (PORT_INOUT3_MODE)
#define SIUL2_0_PORT51_EMIOS_0_EMIOS_0_CH_15_X_INOUT                  (PORT_INOUT8_MODE)
#define SIUL2_0_PORT52_GPIO                                           (PORT_GPIO_MODE)
#define SIUL2_0_PORT52_FXIO_FXIO_D3_OUT                               (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT52_TRGMUX_TRGMUX_OUT11_OUT                        (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT52_LPSPI5_LPSPI5_PCS3_OUT                         (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT52_ETPU_A_ETPU_A_CH_24_OUT                        (PORT_ALT9_FUNC_MODE)
#define SIUL2_0_PORT52_ETPU_B_ETPU_B_CH_13_OUT                        (PORT_ALT10_FUNC_MODE)
#define SIUL2_0_PORT52_ETPU_A_ETPU_A_CH_24_IN                         (PORT_INPUT1_MODE)
#define SIUL2_0_PORT52_FXIO_FXIO_D3_IN                                (PORT_INPUT2_MODE)
#define SIUL2_0_PORT52_LPSPI5_LPSPI5_PCS3_IN                          (PORT_INPUT3_MODE)
#define SIUL2_0_PORT52_QUADSPI_QUADSPI_INTA_IN                        (PORT_INPUT4_MODE)
#define SIUL2_0_PORT52_ETPU_B_ETPU_B_CH_13_IN                         (PORT_INPUT5_MODE)
#define SIUL2_0_PORT52_FXIO_FXIO_D3_INOUT                             (PORT_INOUT3_MODE)
#define SIUL2_0_PORT52_LPSPI5_LPSPI5_PCS3_INOUT                       (PORT_INOUT8_MODE)
#define SIUL2_0_PORT52_ETPU_A_ETPU_A_CH_24_INOUT                      (PORT_INOUT9_MODE)
#define SIUL2_0_PORT52_ETPU_B_ETPU_B_CH_13_INOUT                      (PORT_INOUT10_MODE)
#define SIUL2_0_PORT53_GPIO                                           (PORT_GPIO_MODE)
#define SIUL2_0_PORT53_FXIO_FXIO_D4_OUT                               (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT53_TRGMUX_TRGMUX_OUT12_OUT                        (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT53_EMIOS_0_EMIOS_0_CH_17_X_OUT                    (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT53_ETPU_A_ETPU_A_CH_25_OUT                        (PORT_ALT9_FUNC_MODE)
#define SIUL2_0_PORT53_ETPU_B_ETPU_B_CH_14_OUT                        (PORT_ALT10_FUNC_MODE)
#define SIUL2_0_PORT53_WKPU_WKPU_39_IN                                (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT53_ETPU_A_ETPU_A_CH_25_IN                         (PORT_INPUT1_MODE)
#define SIUL2_0_PORT53_SIUL_EIRQ_8_IN                                 (PORT_INPUT2_MODE)
#define SIUL2_0_PORT53_EMIOS_0_EMIOS_0_CH_17_X_IN                     (PORT_INPUT3_MODE)
#define SIUL2_0_PORT53_FXIO_FXIO_D4_IN                                (PORT_INPUT4_MODE)
#define SIUL2_0_PORT53_ETPU_B_ETPU_B_CH_14_IN                         (PORT_INPUT5_MODE)
#define SIUL2_0_PORT53_FXIO_FXIO_D4_INOUT                             (PORT_INOUT3_MODE)
#define SIUL2_0_PORT53_EMIOS_0_EMIOS_0_CH_17_X_INOUT                  (PORT_INOUT8_MODE)
#define SIUL2_0_PORT53_ETPU_A_ETPU_A_CH_25_INOUT                      (PORT_INOUT9_MODE)
#define SIUL2_0_PORT53_ETPU_B_ETPU_B_CH_14_INOUT                      (PORT_INOUT10_MODE)
#define SIUL2_0_PORT54_GPIO                                           (PORT_GPIO_MODE)
#define SIUL2_0_PORT54_CAN1_CAN1_TX_OUT                               (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT54_LPSPI3_LPSPI3_PCS1_OUT                         (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT54_LPUART1_LPUART1_TX_OUT                         (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT54_FXIO_FXIO_D15_OUT                              (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT54_TRGMUX_TRGMUX_OUT13_OUT                        (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT54_SIUL_EIRQ_9_IN                                 (PORT_INPUT1_MODE)
#define SIUL2_0_PORT54_FXIO_FXIO_D15_IN                               (PORT_INPUT2_MODE)
#define SIUL2_0_PORT54_LPSPI3_LPSPI3_PCS1_IN                          (PORT_INPUT3_MODE)
#define SIUL2_0_PORT54_EMAC_EMAC_MII_CRS_IN                           (PORT_INPUT4_MODE)
#define SIUL2_0_PORT54_LPUART1_LPUART1_TX_IN                          (PORT_INPUT5_MODE)
#define SIUL2_0_PORT54_LPSPI3_LPSPI3_PCS1_INOUT                       (PORT_INOUT3_MODE)
#define SIUL2_0_PORT54_LPUART1_LPUART1_TX_INOUT                       (PORT_INOUT5_MODE)
#define SIUL2_0_PORT54_FXIO_FXIO_D15_INOUT                            (PORT_INOUT6_MODE)
#define SIUL2_0_PORT55_GPIO                                           (PORT_GPIO_MODE)
#define SIUL2_0_PORT55_ADC1_ADC1_MA_0_OUT                             (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT55_FXIO_FXIO_D4_OUT                               (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT55_TRGMUX_TRGMUX_OUT14_OUT                        (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT55_EMIOS_0_EMIOS_0_CH_19_X_OUT                    (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT55_ETPU_A_ETPU_A_CH_30_OUT                        (PORT_ALT9_FUNC_MODE)
#define SIUL2_0_PORT55_ETPU_B_ETPU_B_CH_20_OUT                        (PORT_ALT10_FUNC_MODE)
#define SIUL2_0_PORT55_WKPU_WKPU_40_IN                                (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT55_ETPU_A_ETPU_A_CH_30_IN                         (PORT_INPUT1_MODE)
#define SIUL2_0_PORT55_CAN1_CAN1_RX_IN                                (PORT_INPUT2_MODE)
#define SIUL2_0_PORT55_SIUL_EIRQ_10_IN                                (PORT_INPUT3_MODE)
#define SIUL2_0_PORT55_EMIOS_0_EMIOS_0_CH_19_X_IN                     (PORT_INPUT4_MODE)
#define SIUL2_0_PORT55_FXIO_FXIO_D4_IN                                (PORT_INPUT5_MODE)
#define SIUL2_0_PORT55_LPUART1_LPUART1_RX_IN                          (PORT_INPUT6_MODE)
#define SIUL2_0_PORT55_EMAC_EMAC_MII_COL_IN                           (PORT_INPUT7_MODE)
#define SIUL2_0_PORT55_EMAC_EMAC_MII_RMII_RXD_0_IN                    (PORT_INPUT8_MODE)
#define SIUL2_0_PORT55_EMAC_EMAC_MII_RMII_RXD_1_IN                    (PORT_INPUT9_MODE)
#define SIUL2_0_PORT55_EMAC_EMAC_MII_RXD2_IN                          (PORT_INPUT10_MODE)
#define SIUL2_0_PORT55_ETPU_B_ETPU_B_CH_20_IN                         (PORT_INPUT11_MODE)
#define SIUL2_0_PORT55_FXIO_FXIO_D4_INOUT                             (PORT_INOUT3_MODE)
#define SIUL2_0_PORT55_EMIOS_0_EMIOS_0_CH_19_X_INOUT                  (PORT_INOUT8_MODE)
#define SIUL2_0_PORT55_ETPU_A_ETPU_A_CH_30_INOUT                      (PORT_INOUT9_MODE)
#define SIUL2_0_PORT55_ETPU_B_ETPU_B_CH_20_INOUT                      (PORT_INOUT10_MODE)
#define SIUL2_0_PORT56_GPIO                                           (PORT_GPIO_MODE)
#define SIUL2_0_PORT56_ADC1_ADC1_MA_1_OUT                             (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT56_FXIO_FXIO_D5_OUT                               (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT56_LPSPI2_LPSPI2_PCS2_OUT                         (PORT_ALT9_FUNC_MODE)
#define SIUL2_0_PORT56_SIUL_EIRQ_11_IN                                (PORT_INPUT1_MODE)
#define SIUL2_0_PORT56_FXIO_FXIO_D5_IN                                (PORT_INPUT2_MODE)
#define SIUL2_0_PORT56_LPSPI2_LPSPI2_PCS2_IN                          (PORT_INPUT3_MODE)
#define SIUL2_0_PORT56_EMAC_EMAC_MII_RMII_RXD_1_IN                    (PORT_INPUT4_MODE)
#define SIUL2_0_PORT56_EMAC_EMAC_MII_RXD2_IN                          (PORT_INPUT5_MODE)
#define SIUL2_0_PORT56_EMAC_EMAC_MII_RXD3_IN                          (PORT_INPUT6_MODE)
#define SIUL2_0_PORT56_FXIO_FXIO_D5_INOUT                             (PORT_INOUT3_MODE)
#define SIUL2_0_PORT56_LPSPI2_LPSPI2_PCS2_INOUT                       (PORT_INOUT9_MODE)
#define SIUL2_0_PORT57_GPIO                                           (PORT_GPIO_MODE)
#define SIUL2_0_PORT57_FXIO_FXIO_D6_OUT                               (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT57_LPSPI2_LPSPI2_PCS0_OUT                         (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT57_ETPU_A_ETPU_A_CH_31_OUT                        (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT57_ETPU_B_ETPU_B_CH_21_OUT                        (PORT_ALT9_FUNC_MODE)
#define SIUL2_0_PORT57_ETPU_A_ETPU_A_CH_31_IN                         (PORT_INPUT1_MODE)
#define SIUL2_0_PORT57_SIUL_EIRQ_12_IN                                (PORT_INPUT2_MODE)
#define SIUL2_0_PORT57_FXIO_FXIO_D6_IN                                (PORT_INPUT3_MODE)
#define SIUL2_0_PORT57_LPSPI2_LPSPI2_PCS0_IN                          (PORT_INPUT4_MODE)
#define SIUL2_0_PORT57_EMAC_EMAC_MII_COL_IN                           (PORT_INPUT5_MODE)
#define SIUL2_0_PORT57_EMAC_EMAC_MII_RMII_RX_ER_IN                    (PORT_INPUT6_MODE)
#define SIUL2_0_PORT57_ETPU_B_ETPU_B_CH_21_IN                         (PORT_INPUT7_MODE)
#define SIUL2_0_PORT57_FXIO_FXIO_D6_INOUT                             (PORT_INOUT3_MODE)
#define SIUL2_0_PORT57_LPSPI2_LPSPI2_PCS0_INOUT                       (PORT_INOUT5_MODE)
#define SIUL2_0_PORT57_ETPU_A_ETPU_A_CH_31_INOUT                      (PORT_INOUT8_MODE)
#define SIUL2_0_PORT57_ETPU_B_ETPU_B_CH_21_INOUT                      (PORT_INOUT9_MODE)
#define SIUL2_0_PORT58_GPIO                                           (PORT_GPIO_MODE)
#define SIUL2_0_PORT58_FXIO_FXIO_D7_OUT                               (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT58_LPSPI2_LPSPI2_PCS3_OUT                         (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT58_WKPU_WKPU_41_IN                                (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT58_SIUL_EIRQ_13_IN                                (PORT_INPUT1_MODE)
#define SIUL2_0_PORT58_FXIO_FXIO_D7_IN                                (PORT_INPUT2_MODE)
#define SIUL2_0_PORT58_LPSPI2_LPSPI2_PCS3_IN                          (PORT_INPUT3_MODE)
#define SIUL2_0_PORT58_EMAC_EMAC_MII_RX_CLK_IN                        (PORT_INPUT4_MODE)
#define SIUL2_0_PORT58_QUADSPI_QUADSPI_INTA_IN                        (PORT_INPUT5_MODE)
#define SIUL2_0_PORT58_FXIO_FXIO_D7_INOUT                             (PORT_INOUT3_MODE)
#define SIUL2_0_PORT58_LPSPI2_LPSPI2_PCS3_INOUT                       (PORT_INOUT8_MODE)
#define SIUL2_0_PORT59_GPIO                                           (PORT_GPIO_MODE)
#define SIUL2_0_PORT59_FXIO_FXIO_D8_OUT                               (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT59_LPSPI2_LPSPI2_SOUT_OUT                         (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT59_LPUART1_LPUART1_TX_OUT                         (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT59_EMIOS_0_EMIOS_0_CH_23_X_OUT                    (PORT_ALT9_FUNC_MODE)
#define SIUL2_0_PORT59_EMIOS_0_EMIOS_0_CH_23_X_IN                     (PORT_INPUT1_MODE)
#define SIUL2_0_PORT59_FXIO_FXIO_D8_IN                                (PORT_INPUT2_MODE)
#define SIUL2_0_PORT59_LPSPI2_LPSPI2_SOUT_IN                          (PORT_INPUT3_MODE)
#define SIUL2_0_PORT59_EMAC_EMAC_MII_COL_IN                           (PORT_INPUT4_MODE)
#define SIUL2_0_PORT59_EMAC_EMAC_MII_CRS_IN                           (PORT_INPUT5_MODE)
#define SIUL2_0_PORT59_LPUART1_LPUART1_TX_IN                          (PORT_INPUT6_MODE)
#define SIUL2_0_PORT59_QUADSPI_QUADSPI_INTA_IN                        (PORT_INPUT7_MODE)
#define SIUL2_0_PORT59_FXIO_FXIO_D8_INOUT                             (PORT_INOUT3_MODE)
#define SIUL2_0_PORT59_LPSPI2_LPSPI2_SOUT_INOUT                       (PORT_INOUT5_MODE)
#define SIUL2_0_PORT59_LPUART1_LPUART1_TX_INOUT                       (PORT_INOUT8_MODE)
#define SIUL2_0_PORT59_EMIOS_0_EMIOS_0_CH_23_X_INOUT                  (PORT_INOUT9_MODE)
#define SIUL2_0_PORT60_GPIO                                           (PORT_GPIO_MODE)
#define SIUL2_0_PORT60_ADC1_ADC1_MA_2_OUT                             (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT60_EMAC_EMAC_MII_TXD2_OUT                         (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT60_FXIO_FXIO_D9_OUT                               (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT60_LPSPI2_LPSPI2_SIN_OUT                          (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT60_LCU1_LCU1_OUT11_OUT                            (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT60_EMAC_EMAC_PPS3_OUT                             (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT60_EMAC_EMAC_MII_TXD3_OUT                         (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT60_WKPU_WKPU_42_IN                                (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT60_SIUL_EIRQ_14_IN                                (PORT_INPUT1_MODE)
#define SIUL2_0_PORT60_EMAC_EMAC_PPS3_IN                              (PORT_INPUT2_MODE)
#define SIUL2_0_PORT60_FXIO_FXIO_D9_IN                                (PORT_INPUT3_MODE)
#define SIUL2_0_PORT60_LPUART1_LPUART1_RX_IN                          (PORT_INPUT4_MODE)
#define SIUL2_0_PORT60_LPSPI2_LPSPI2_SIN_IN                           (PORT_INPUT5_MODE)
#define SIUL2_0_PORT60_FXIO_FXIO_D9_INOUT                             (PORT_INOUT3_MODE)
#define SIUL2_0_PORT60_LPSPI2_LPSPI2_SIN_INOUT                        (PORT_INOUT5_MODE)
#define SIUL2_0_PORT60_EMAC_EMAC_PPS3_INOUT                           (PORT_INOUT7_MODE)
#define SIUL2_0_PORT61_GPIO                                           (PORT_GPIO_MODE)
#define SIUL2_0_PORT61_EMAC_EMAC_MII_RMII_TXD_0_OUT                   (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT61_FXIO_FXIO_D10_OUT                              (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT61_LPSPI2_LPSPI2_SCK_OUT                          (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT61_LCU1_LCU1_OUT10_OUT                            (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT61_EMAC_EMAC_MII_RMII_TXD_1_OUT                   (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT61_EMAC_EMAC_MII_TXD2_OUT                         (PORT_ALT9_FUNC_MODE)
#define SIUL2_0_PORT61_LPUART2_LPUART2_TX_OUT                         (PORT_ALT10_FUNC_MODE)
#define SIUL2_0_PORT61_WKPU_WKPU_2_IN                                 (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT61_CAN4_CAN4_RX_IN                                (PORT_INPUT1_MODE)
#define SIUL2_0_PORT61_FXIO_FXIO_D10_IN                               (PORT_INPUT2_MODE)
#define SIUL2_0_PORT61_LPSPI2_LPSPI2_SCK_IN                           (PORT_INPUT3_MODE)
#define SIUL2_0_PORT61_LPUART2_LPUART2_TX_IN                          (PORT_INPUT4_MODE)
#define SIUL2_0_PORT61_FXIO_FXIO_D10_INOUT                            (PORT_INOUT3_MODE)
#define SIUL2_0_PORT61_LPSPI2_LPSPI2_SCK_INOUT                        (PORT_INOUT5_MODE)
#define SIUL2_0_PORT61_LPUART2_LPUART2_TX_INOUT                       (PORT_INOUT10_MODE)
#define SIUL2_0_PORT64_GPIO                                           (PORT_GPIO_MODE)
#define SIUL2_0_PORT64_CAN3_CAN3_TX_OUT                               (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT64_EMIOS_0_EMIOS_0_CH_0_X_OUT                     (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT64_QUADSPI_QUADSPI_IOFA4_OUT                      (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT64_EMIOS_0_EMIOS_0_CH_14_X_OUT                    (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT64_EMAC_EMAC_MII_RMII_TX_CLK_OUT                  (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT64_ETPU_B_ETPU_B_CH_26_OUT                        (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT64_ETPU_A_ETPU_A_CH_18_OUT                        (PORT_ALT9_FUNC_MODE)
#define SIUL2_0_PORT64_TRACE_TRACE_ETM_D0_OUT                         (PORT_ALT10_FUNC_MODE)
#define SIUL2_0_PORT64_SIUL_EIRQ_0_IN                                 (PORT_INPUT1_MODE)
#define SIUL2_0_PORT64_EMIOS_0_EMIOS_0_CH_0_X_IN                      (PORT_INPUT2_MODE)
#define SIUL2_0_PORT64_EMIOS_0_EMIOS_0_CH_14_X_IN                     (PORT_INPUT3_MODE)
#define SIUL2_0_PORT64_EMAC_EMAC_MII_RMII_RXD_0_IN                    (PORT_INPUT4_MODE)
#define SIUL2_0_PORT64_EMAC_EMAC_MII_RMII_RXD_1_IN                    (PORT_INPUT5_MODE)
#define SIUL2_0_PORT64_EMAC_EMAC_MII_RMII_TX_CLK_IN                   (PORT_INPUT6_MODE)
#define SIUL2_0_PORT64_EMAC_EMAC_MII_RX_CLK_IN                        (PORT_INPUT7_MODE)
#define SIUL2_0_PORT64_ETPU_B_ETPU_B_CH_26_IN                         (PORT_INPUT8_MODE)
#define SIUL2_0_PORT64_QUADSPI_QUADSPI_IOFA4_IN                       (PORT_INPUT9_MODE)
#define SIUL2_0_PORT64_ETPU_A_ETPU_A_CH_18_IN                         (PORT_INPUT10_MODE)
#define SIUL2_0_PORT64_EMIOS_0_EMIOS_0_CH_0_X_INOUT                   (PORT_INOUT2_MODE)
#define SIUL2_0_PORT64_QUADSPI_QUADSPI_IOFA4_INOUT                    (PORT_INOUT4_MODE)
#define SIUL2_0_PORT64_EMIOS_0_EMIOS_0_CH_14_X_INOUT                  (PORT_INOUT6_MODE)
#define SIUL2_0_PORT64_EMAC_EMAC_MII_RMII_TX_CLK_INOUT                (PORT_INOUT7_MODE)
#define SIUL2_0_PORT64_ETPU_B_ETPU_B_CH_26_INOUT                      (PORT_INOUT8_MODE)
#define SIUL2_0_PORT64_ETPU_A_ETPU_A_CH_18_INOUT                      (PORT_INOUT9_MODE)
#define SIUL2_0_PORT65_GPIO                                           (PORT_GPIO_MODE)
#define SIUL2_0_PORT65_EMIOS_0_EMIOS_0_CH_1_X_OUT                     (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT65_QUADSPI_QUADSPI_DQSFA_OUT                      (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT65_FXIO_FXIO_D5_OUT                               (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT65_EMIOS_0_EMIOS_0_CH_15_X_OUT                    (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT65_TRACE_TRACE_ETM_CLKOUT_OUT                     (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT65_WKPU_WKPU_5_IN                                 (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT65_CAN3_CAN3_RX_IN                                (PORT_INPUT1_MODE)
#define SIUL2_0_PORT65_SIUL_EIRQ_1_IN                                 (PORT_INPUT2_MODE)
#define SIUL2_0_PORT65_EMIOS_0_EMIOS_0_CH_1_X_IN                      (PORT_INPUT3_MODE)
#define SIUL2_0_PORT65_EMIOS_0_EMIOS_0_CH_15_X_IN                     (PORT_INPUT4_MODE)
#define SIUL2_0_PORT65_FXIO_FXIO_D5_IN                                (PORT_INPUT5_MODE)
#define SIUL2_0_PORT65_EMAC_EMAC_MII_RMII_RXD_0_IN                    (PORT_INPUT6_MODE)
#define SIUL2_0_PORT65_EMAC_EMAC_MII_RMII_RXD_1_IN                    (PORT_INPUT7_MODE)
#define SIUL2_0_PORT65_EMAC_EMAC_MII_RX_CLK_IN                        (PORT_INPUT8_MODE)
#define SIUL2_0_PORT65_QUADSPI_QUADSPI_DQSFA_IN                       (PORT_INPUT9_MODE)
#define SIUL2_0_PORT65_EMIOS_0_EMIOS_0_CH_1_X_INOUT                   (PORT_INOUT2_MODE)
#define SIUL2_0_PORT65_QUADSPI_QUADSPI_DQSFA_INOUT                    (PORT_INOUT3_MODE)
#define SIUL2_0_PORT65_FXIO_FXIO_D5_INOUT                             (PORT_INOUT4_MODE)
#define SIUL2_0_PORT65_EMIOS_0_EMIOS_0_CH_15_X_INOUT                  (PORT_INOUT6_MODE)
#define SIUL2_0_PORT66_GPIO                                           (PORT_GPIO_MODE)
#define SIUL2_0_PORT66_EMAC_EMAC_MII_RMII_TXD_1_OUT                   (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT66_EMIOS_0_EMIOS_0_CH_2_X_OUT                     (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT66_LPSPI3_LPSPI3_PCS2_OUT                         (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT66_LPSPI0_LPSPI0_PCS2_OUT                         (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT66_EMAC_EMAC_MII_RMII_TXD_0_OUT                   (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT66_TRACE_TRACE_ETM_CLKOUT_OUT                     (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT66_QUADSPI_QUADSPI_IOFA3_OUT                      (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT66_CMP0_CMP0_IN2_IN                               (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT66_CAN0_CAN0_RX_IN                                (PORT_INPUT1_MODE)
#define SIUL2_0_PORT66_SIUL_EIRQ_2_IN                                 (PORT_INPUT2_MODE)
#define SIUL2_0_PORT66_EMIOS_0_EMIOS_0_CH_2_X_IN                      (PORT_INPUT3_MODE)
#define SIUL2_0_PORT66_LPUART0_LPUART0_RX_IN                          (PORT_INPUT4_MODE)
#define SIUL2_0_PORT66_LPSPI0_LPSPI0_PCS2_IN                          (PORT_INPUT5_MODE)
#define SIUL2_0_PORT66_LPSPI3_LPSPI3_PCS2_IN                          (PORT_INPUT6_MODE)
#define SIUL2_0_PORT66_QUADSPI_QUADSPI_IOFA3_IN                       (PORT_INPUT7_MODE)
#define SIUL2_0_PORT66_EMIOS_0_EMIOS_0_CH_2_X_INOUT                   (PORT_INOUT2_MODE)
#define SIUL2_0_PORT66_LPSPI3_LPSPI3_PCS2_INOUT                       (PORT_INOUT3_MODE)
#define SIUL2_0_PORT66_LPSPI0_LPSPI0_PCS2_INOUT                       (PORT_INOUT4_MODE)
#define SIUL2_0_PORT66_QUADSPI_QUADSPI_IOFA3_INOUT                    (PORT_INOUT7_MODE)
#define SIUL2_0_PORT67_GPIO                                           (PORT_GPIO_MODE)
#define SIUL2_0_PORT67_EMIOS_0_EMIOS_0_CH_3_X_OUT                     (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT67_CAN0_CAN0_TX_OUT                               (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT67_LPUART0_LPUART0_TX_OUT                         (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT67_QUADSPI_QUADSPI_PCSFA_OUT                      (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT67_CMP0_CMP0_IN4_IN                               (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT67_SIUL_EIRQ_3_IN                                 (PORT_INPUT1_MODE)
#define SIUL2_0_PORT67_EMIOS_0_EMIOS_0_CH_3_X_IN                      (PORT_INPUT2_MODE)
#define SIUL2_0_PORT67_LPUART0_LPUART0_TX_IN                          (PORT_INPUT3_MODE)
#define SIUL2_0_PORT67_EMIOS_0_EMIOS_0_CH_3_X_INOUT                   (PORT_INOUT2_MODE)
#define SIUL2_0_PORT67_LPUART0_LPUART0_TX_INOUT                       (PORT_INOUT4_MODE)
#define SIUL2_0_PORT68_GPIO                                           (PORT_GPIO_MODE)
#define SIUL2_0_PORT68_EMIOS_0_EMIOS_0_CH_8_X_OUT                     (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT68_FXIO_FXIO_D5_OUT                               (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT68_CMP1_CMP1_IN3_IN                               (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT68_SIUL_EIRQ_4_IN                                 (PORT_INPUT1_MODE)
#define SIUL2_0_PORT68_EMIOS_0_EMIOS_0_CH_8_X_IN                      (PORT_INPUT2_MODE)
#define SIUL2_0_PORT68_FXIO_FXIO_D5_IN                                (PORT_INPUT3_MODE)
#define SIUL2_0_PORT68_JTAG_JTAG_TCK_SWD_CLK_IN                       (PORT_INPUT4_MODE)
#define SIUL2_0_PORT68_EMIOS_0_EMIOS_0_CH_8_X_INOUT                   (PORT_INOUT2_MODE)
#define SIUL2_0_PORT68_FXIO_FXIO_D5_INOUT                             (PORT_INOUT4_MODE)
#define SIUL2_0_PORT69_GPIO                                           (PORT_GPIO_MODE)
#define SIUL2_0_PORT69_EMIOS_0_EMIOS_0_CH_16_X_OUT                    (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT69_FXIO_FXIO_D4_OUT                               (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT69_SIUL_EIRQ_5_IN                                 (PORT_INPUT1_MODE)
#define SIUL2_0_PORT69_EMIOS_0_EMIOS_0_CH_16_X_IN                     (PORT_INPUT2_MODE)
#define SIUL2_0_PORT69_FXIO_FXIO_D4_IN                                (PORT_INPUT3_MODE)
#define SIUL2_0_PORT69_JTAG_JTAG_TDI_IN                               (PORT_INPUT4_MODE)
#define SIUL2_0_PORT69_LPI2C1_LPI2C1_HREQ_IN                          (PORT_INPUT5_MODE)
#define SIUL2_0_PORT69_EMIOS_0_EMIOS_0_CH_16_X_INOUT                  (PORT_INOUT2_MODE)
#define SIUL2_0_PORT69_FXIO_FXIO_D4_INOUT                             (PORT_INOUT4_MODE)
#define SIUL2_0_PORT70_GPIO                                           (PORT_GPIO_MODE)
#define SIUL2_0_PORT70_WKPU_WKPU_3_IN                                 (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT70_ADC3_ADC3_P6_IN                                (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT70_ADC5_ADC5_P4_IN                                (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT70_SDADC_1_SDADC1_AN_2_IN                         (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT70_CAN2_CAN2_RX_IN                                (PORT_INPUT1_MODE)
#define SIUL2_0_PORT70_SIUL_EIRQ_6_IN                                 (PORT_INPUT2_MODE)
#define SIUL2_0_PORT70_FXIO_FXIO_D11_IN                               (PORT_INPUT3_MODE)
#define SIUL2_0_PORT70_LPUART1_LPUART1_RX_IN                          (PORT_INPUT4_MODE)
#define SIUL2_0_PORT70_LPSPI0_LPSPI0_PCS1_IN                          (PORT_INPUT5_MODE)
#define SIUL2_0_PORT70_LPSPI1_LPSPI1_PCS1_IN                          (PORT_INPUT6_MODE)
#define SIUL2_0_PORT71_GPIO                                           (PORT_GPIO_MODE)
#define SIUL2_0_PORT71_WKPU_WKPU_2_IN                                 (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT71_ADC3_ADC3_P7_IN                                (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT71_ADC5_ADC5_P5_IN                                (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT71_SDADC_1_SDADC1_AN_3_IN                         (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT71_SIUL_EIRQ_7_IN                                 (PORT_INPUT1_MODE)
#define SIUL2_0_PORT71_FXIO_FXIO_D10_IN                               (PORT_INPUT2_MODE)
#define SIUL2_0_PORT71_LPI2C0_LPI2C0_HREQ_IN                          (PORT_INPUT3_MODE)
#define SIUL2_0_PORT71_LPI2C1_LPI2C1_SCL_IN                           (PORT_INPUT4_MODE)
#define SIUL2_0_PORT71_LPSPI0_LPSPI0_PCS0_IN                          (PORT_INPUT5_MODE)
#define SIUL2_0_PORT72_GPIO                                           (PORT_GPIO_MODE)
#define SIUL2_0_PORT72_LPI2C0_LPI2C0_SCL_OUT                          (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT72_CAN1_CAN1_TX_OUT                               (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT72_LCU1_LCU1_OUT7_OUT                             (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT72_LPSPI0_LPSPI0_SCK_OUT                          (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT72_FXIO_FXIO_D12_OUT                              (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT72_ETPU_A_ETPU_A_CH_22_OUT                        (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT72_LCU1_LCU1_OUT4_OUT                             (PORT_ALT9_FUNC_MODE)
#define SIUL2_0_PORT72_FLEXPWM_1_PWM_1_B_2_OUT                        (PORT_ALT10_FUNC_MODE)
#define SIUL2_0_PORT72_ADC0_ADC0_MA_1_OUT                             (PORT_ALT11_FUNC_MODE)
#define SIUL2_0_PORT72_EMIOS_0_EMIOS_0_CH_9_X_OUT                     (PORT_ALT12_FUNC_MODE)
#define SIUL2_0_PORT72_ADC5_ADC5_S9_IN                                (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT72_SIUL_EIRQ_16_IN                                (PORT_INPUT1_MODE)
#define SIUL2_0_PORT72_EMIOS_0_EMIOS_0_CH_9_X_IN                      (PORT_INPUT2_MODE)
#define SIUL2_0_PORT72_FXIO_FXIO_D12_IN                               (PORT_INPUT3_MODE)
#define SIUL2_0_PORT72_LPUART1_LPUART1_RX_IN                          (PORT_INPUT4_MODE)
#define SIUL2_0_PORT72_LPI2C0_LPI2C0_SCL_IN                           (PORT_INPUT5_MODE)
#define SIUL2_0_PORT72_LPSPI0_LPSPI0_SCK_IN                           (PORT_INPUT6_MODE)
#define SIUL2_0_PORT72_LPUART0_LPUART0_CTS_IN                         (PORT_INPUT7_MODE)
#define SIUL2_0_PORT72_FLEXPWM_1_PWM_1_B_2_IN                         (PORT_INPUT8_MODE)
#define SIUL2_0_PORT72_ETPU_A_ETPU_A_CH_22_IN                         (PORT_INPUT9_MODE)
#define SIUL2_0_PORT72_LPI2C0_LPI2C0_SCL_INOUT                        (PORT_INOUT1_MODE)
#define SIUL2_0_PORT72_LPSPI0_LPSPI0_SCK_INOUT                        (PORT_INOUT6_MODE)
#define SIUL2_0_PORT72_FXIO_FXIO_D12_INOUT                            (PORT_INOUT7_MODE)
#define SIUL2_0_PORT72_ETPU_A_ETPU_A_CH_22_INOUT                      (PORT_INOUT8_MODE)
#define SIUL2_0_PORT72_FLEXPWM_1_PWM_1_B_2_INOUT                      (PORT_INOUT10_MODE)
#define SIUL2_0_PORT72_EMIOS_0_EMIOS_0_CH_9_X_INOUT                   (PORT_INOUT12_MODE)
#define SIUL2_0_PORT73_GPIO                                           (PORT_GPIO_MODE)
#define SIUL2_0_PORT73_LPI2C0_LPI2C0_SDA_OUT                          (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT73_LPUART1_LPUART1_TX_OUT                         (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT73_LPUART0_LPUART0_RTS_OUT                        (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT73_LCU1_LCU1_OUT6_OUT                             (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT73_LPSPI0_LPSPI0_SIN_OUT                          (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT73_FXIO_FXIO_D13_OUT                              (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT73_ETPU_A_ETPU_A_CH_13_OUT                        (PORT_ALT9_FUNC_MODE)
#define SIUL2_0_PORT73_FLEXPWM_1_PWM_1_A_3_OUT                        (PORT_ALT10_FUNC_MODE)
#define SIUL2_0_PORT73_EMIOS_0_EMIOS_0_CH_8_X_OUT                     (PORT_ALT11_FUNC_MODE)
#define SIUL2_0_PORT73_WKPU_WKPU_10_IN                                (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT73_ADC6_ADC6_S8_IN                                (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT73_CAN1_CAN1_RX_IN                                (PORT_INPUT1_MODE)
#define SIUL2_0_PORT73_SIUL_EIRQ_17_IN                                (PORT_INPUT2_MODE)
#define SIUL2_0_PORT73_EMIOS_0_EMIOS_0_CH_8_X_IN                      (PORT_INPUT3_MODE)
#define SIUL2_0_PORT73_FXIO_FXIO_D13_IN                               (PORT_INPUT4_MODE)
#define SIUL2_0_PORT73_LPI2C0_LPI2C0_SDA_IN                           (PORT_INPUT5_MODE)
#define SIUL2_0_PORT73_LPSPI0_LPSPI0_SIN_IN                           (PORT_INPUT6_MODE)
#define SIUL2_0_PORT73_LPUART1_LPUART1_TX_IN                          (PORT_INPUT7_MODE)
#define SIUL2_0_PORT73_FLEXPWM_1_PWM_1_A_3_IN                         (PORT_INPUT8_MODE)
#define SIUL2_0_PORT73_MSC0_LPUART_MSC0_RX_IN                         (PORT_INPUT9_MODE)
#define SIUL2_0_PORT73_ETPU_A_ETPU_A_CH_13_IN                         (PORT_INPUT10_MODE)
#define SIUL2_0_PORT73_LPI2C0_LPI2C0_SDA_INOUT                        (PORT_INOUT1_MODE)
#define SIUL2_0_PORT73_LPUART1_LPUART1_TX_INOUT                       (PORT_INOUT2_MODE)
#define SIUL2_0_PORT73_LPSPI0_LPSPI0_SIN_INOUT                        (PORT_INOUT6_MODE)
#define SIUL2_0_PORT73_FXIO_FXIO_D13_INOUT                            (PORT_INOUT7_MODE)
#define SIUL2_0_PORT73_ETPU_A_ETPU_A_CH_13_INOUT                      (PORT_INOUT9_MODE)
#define SIUL2_0_PORT73_FLEXPWM_1_PWM_1_A_3_INOUT                      (PORT_INOUT10_MODE)
#define SIUL2_0_PORT73_EMIOS_0_EMIOS_0_CH_8_X_INOUT                   (PORT_INOUT11_MODE)
#define SIUL2_0_PORT74_GPIO                                           (PORT_GPIO_MODE)
#define SIUL2_0_PORT74_EMIOS_0_EMIOS_0_CH_6_X_OUT                     (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT74_CAN5_CAN5_TX_OUT                               (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT74_LPSPI2_LPSPI2_PCS1_OUT                         (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT74_LPSPI4_LPSPI4_PCS0_OUT                         (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT74_LCU1_LCU1_OUT11_OUT                            (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT74_LPUART3_LPUART3_TX_OUT                         (PORT_ALT9_FUNC_MODE)
#define SIUL2_0_PORT74_ETPU_A_ETPU_A_CH_23_OUT                        (PORT_ALT10_FUNC_MODE)
#define SIUL2_0_PORT74_FLEXPWM_1_PWM_1_X_3_OUT                        (PORT_ALT11_FUNC_MODE)
#define SIUL2_0_PORT74_FXIO_FXIO_D18_OUT                              (PORT_ALT12_FUNC_MODE)
#define SIUL2_0_PORT74_ETPU_B_ETPU_B_CH_5_OUT                         (PORT_ALT13_FUNC_MODE)
#define SIUL2_0_PORT74_ADC5_ADC5_S10_IN                               (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT74_SIUL_EIRQ_18_IN                                (PORT_INPUT1_MODE)
#define SIUL2_0_PORT74_EMIOS_0_EMIOS_0_CH_6_X_IN                      (PORT_INPUT2_MODE)
#define SIUL2_0_PORT74_FXIO_FXIO_D18_IN                               (PORT_INPUT3_MODE)
#define SIUL2_0_PORT74_LPSPI2_LPSPI2_PCS1_IN                          (PORT_INPUT4_MODE)
#define SIUL2_0_PORT74_LPSPI4_LPSPI4_PCS0_IN                          (PORT_INPUT5_MODE)
#define SIUL2_0_PORT74_LPUART3_LPUART3_TX_IN                          (PORT_INPUT6_MODE)
#define SIUL2_0_PORT74_LPUART0_LPUART0_DSR_B_IN                       (PORT_INPUT7_MODE)
#define SIUL2_0_PORT74_MSC0_DSPI_MSC0_SIN_IN                          (PORT_INPUT8_MODE)
#define SIUL2_0_PORT74_ETPU_A_ETPU_A_CH_23_IN                         (PORT_INPUT9_MODE)
#define SIUL2_0_PORT74_ETPU_B_ETPU_B_CH_5_IN                          (PORT_INPUT10_MODE)
#define SIUL2_0_PORT74_FLEXPWM_1_PWM_1_X_3_IN                         (PORT_INPUT11_MODE)
#define SIUL2_0_PORT74_EMIOS_0_EMIOS_0_CH_6_X_INOUT                   (PORT_INOUT1_MODE)
#define SIUL2_0_PORT74_LPSPI2_LPSPI2_PCS1_INOUT                       (PORT_INOUT4_MODE)
#define SIUL2_0_PORT74_LPSPI4_LPSPI4_PCS0_INOUT                       (PORT_INOUT5_MODE)
#define SIUL2_0_PORT74_LPUART3_LPUART3_TX_INOUT                       (PORT_INOUT9_MODE)
#define SIUL2_0_PORT74_ETPU_A_ETPU_A_CH_23_INOUT                      (PORT_INOUT10_MODE)
#define SIUL2_0_PORT74_FLEXPWM_1_PWM_1_X_3_INOUT                      (PORT_INOUT11_MODE)
#define SIUL2_0_PORT74_FXIO_FXIO_D18_INOUT                            (PORT_INOUT12_MODE)
#define SIUL2_0_PORT74_ETPU_B_ETPU_B_CH_5_INOUT                       (PORT_INOUT13_MODE)
#define SIUL2_0_PORT75_GPIO                                           (PORT_GPIO_MODE)
#define SIUL2_0_PORT75_LPUART0_LPUART0_DTR_B_OUT                      (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT75_FXIO_FXIO_D15_OUT                              (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT75_LPSPI4_LPSPI4_SOUT_OUT                         (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT75_FXIO_FXIO_D19_OUT                              (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT75_LCU1_LCU1_OUT10_OUT                            (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT75_ETPU_B_ETPU_B_CH_19_OUT                        (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT75_ETPU_B_ETPU_B_CH_6_OUT                         (PORT_ALT9_FUNC_MODE)
#define SIUL2_0_PORT75_WKPU_WKPU_18_IN                                (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT75_ADC5_ADC5_S11_IN                               (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT75_FLEXPWM_1_PWM_1_FAULT_1_IN                     (PORT_INPUT1_MODE)
#define SIUL2_0_PORT75_CAN5_CAN5_RX_IN                                (PORT_INPUT2_MODE)
#define SIUL2_0_PORT75_SIUL_EIRQ_19_IN                                (PORT_INPUT3_MODE)
#define SIUL2_0_PORT75_FXIO_FXIO_D15_IN                               (PORT_INPUT4_MODE)
#define SIUL2_0_PORT75_FXIO_FXIO_D19_IN                               (PORT_INPUT5_MODE)
#define SIUL2_0_PORT75_LPUART3_LPUART3_RX_IN                          (PORT_INPUT6_MODE)
#define SIUL2_0_PORT75_LPSPI4_LPSPI4_SOUT_IN                          (PORT_INPUT7_MODE)
#define SIUL2_0_PORT75_TRGMUX_TRGMUX_IN5_IN                           (PORT_INPUT8_MODE)
#define SIUL2_0_PORT75_ETPU_B_ETPU_B_CH_19_IN                         (PORT_INPUT9_MODE)
#define SIUL2_0_PORT75_ETPU_B_ETPU_B_CH_6_IN                          (PORT_INPUT10_MODE)
#define SIUL2_0_PORT75_FXIO_FXIO_D15_INOUT                            (PORT_INOUT4_MODE)
#define SIUL2_0_PORT75_LPSPI4_LPSPI4_SOUT_INOUT                       (PORT_INOUT5_MODE)
#define SIUL2_0_PORT75_FXIO_FXIO_D19_INOUT                            (PORT_INOUT6_MODE)
#define SIUL2_0_PORT75_ETPU_B_ETPU_B_CH_19_INOUT                      (PORT_INOUT8_MODE)
#define SIUL2_0_PORT75_ETPU_B_ETPU_B_CH_6_INOUT                       (PORT_INOUT9_MODE)
#define SIUL2_0_PORT76_GPIO                                           (PORT_GPIO_MODE)
#define SIUL2_0_PORT76_ADC1_ADC1_MA_2_OUT                             (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT76_EMIOS_0_EMIOS_0_CH_22_X_OUT                    (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT76_LPSPI2_LPSPI2_PCS1_OUT                         (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT76_FXIO_FXIO_D19_OUT                              (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT76_LCU1_LCU1_OUT9_OUT                             (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT76_SIUL_EIRQ_20_IN                                (PORT_INPUT1_MODE)
#define SIUL2_0_PORT76_EMIOS_0_EMIOS_0_CH_22_X_IN                     (PORT_INPUT2_MODE)
#define SIUL2_0_PORT76_FXIO_FXIO_D19_IN                               (PORT_INPUT3_MODE)
#define SIUL2_0_PORT76_LPUART2_LPUART2_RX_IN                          (PORT_INPUT4_MODE)
#define SIUL2_0_PORT76_LPSPI2_LPSPI2_PCS1_IN                          (PORT_INPUT5_MODE)
#define SIUL2_0_PORT76_EMAC_EMAC_MII_CRS_IN                           (PORT_INPUT6_MODE)
#define SIUL2_0_PORT76_EMAC_EMAC_MII_RMII_RX_ER_IN                    (PORT_INPUT7_MODE)
#define SIUL2_0_PORT76_EMIOS_0_EMIOS_0_CH_22_X_INOUT                  (PORT_INOUT3_MODE)
#define SIUL2_0_PORT76_LPSPI2_LPSPI2_PCS1_INOUT                       (PORT_INOUT4_MODE)
#define SIUL2_0_PORT76_FXIO_FXIO_D19_INOUT                            (PORT_INOUT5_MODE)
#define SIUL2_0_PORT77_GPIO                                           (PORT_GPIO_MODE)
#define SIUL2_0_PORT77_EMIOS_0_EMIOS_0_CH_23_X_OUT                    (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT77_ADC1_ADC1_MA_1_OUT                             (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT77_FXIO_FXIO_D16_OUT                              (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT77_LCU1_LCU1_OUT8_OUT                             (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT77_LPUART2_LPUART2_TX_OUT                         (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT77_LPSPI2_LPSPI2_PCS2_OUT                         (PORT_ALT9_FUNC_MODE)
#define SIUL2_0_PORT77_SIUL_EIRQ_21_IN                                (PORT_INPUT1_MODE)
#define SIUL2_0_PORT77_EMIOS_0_EMIOS_0_CH_23_X_IN                     (PORT_INPUT2_MODE)
#define SIUL2_0_PORT77_FXIO_FXIO_D16_IN                               (PORT_INPUT3_MODE)
#define SIUL2_0_PORT77_LPSPI2_LPSPI2_PCS2_IN                          (PORT_INPUT4_MODE)
#define SIUL2_0_PORT77_EMAC_EMAC_MII_COL_IN                           (PORT_INPUT5_MODE)
#define SIUL2_0_PORT77_EMAC_EMAC_MII_RMII_RX_DV_RGMII_RXCTL_IN        (PORT_INPUT6_MODE)
#define SIUL2_0_PORT77_LPUART2_LPUART2_TX_IN                          (PORT_INPUT7_MODE)
#define SIUL2_0_PORT77_QUADSPI_QUADSPI_INTA_IN                        (PORT_INPUT8_MODE)
#define SIUL2_0_PORT77_EMIOS_0_EMIOS_0_CH_23_X_INOUT                  (PORT_INOUT3_MODE)
#define SIUL2_0_PORT77_FXIO_FXIO_D16_INOUT                            (PORT_INOUT5_MODE)
#define SIUL2_0_PORT77_LPUART2_LPUART2_TX_INOUT                       (PORT_INOUT8_MODE)
#define SIUL2_0_PORT77_LPSPI2_LPSPI2_PCS2_INOUT                       (PORT_INOUT9_MODE)
#define SIUL2_0_PORT78_GPIO                                           (PORT_GPIO_MODE)
#define SIUL2_0_PORT78_EMIOS_0_EMIOS_0_CH_10_X_OUT                    (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT78_LPSPI2_LPSPI2_PCS0_OUT                         (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT78_ADC0_ADC0_MA_1_OUT                             (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT78_LCU1_LCU1_OUT1_OUT                             (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT78_FXIO_FXIO_D16_OUT                              (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT78_WKPU_WKPU_4_IN                                 (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT78_CAN2_CAN2_RX_IN                                (PORT_INPUT1_MODE)
#define SIUL2_0_PORT78_SIUL_EIRQ_22_IN                                (PORT_INPUT2_MODE)
#define SIUL2_0_PORT78_EMIOS_0_EMIOS_0_CH_10_X_IN                     (PORT_INPUT3_MODE)
#define SIUL2_0_PORT78_FXIO_FXIO_D16_IN                               (PORT_INPUT4_MODE)
#define SIUL2_0_PORT78_LPSPI2_LPSPI2_PCS0_IN                          (PORT_INPUT5_MODE)
#define SIUL2_0_PORT78_EMAC_EMAC_MII_COL_IN                           (PORT_INPUT6_MODE)
#define SIUL2_0_PORT78_EMAC_EMAC_MII_RMII_RX_ER_IN                    (PORT_INPUT7_MODE)
#define SIUL2_0_PORT78_EMAC_EMAC_MII_RMII_RXD_0_IN                    (PORT_INPUT8_MODE)
#define SIUL2_0_PORT78_EMAC_EMAC_MII_RXD2_IN                          (PORT_INPUT9_MODE)
#define SIUL2_0_PORT78_EMAC_EMAC_MII_RXD3_IN                          (PORT_INPUT10_MODE)
#define SIUL2_0_PORT78_EMIOS_0_EMIOS_0_CH_10_X_INOUT                  (PORT_INOUT2_MODE)
#define SIUL2_0_PORT78_LPSPI2_LPSPI2_PCS0_INOUT                       (PORT_INOUT3_MODE)
#define SIUL2_0_PORT78_FXIO_FXIO_D16_INOUT                            (PORT_INOUT7_MODE)
#define SIUL2_0_PORT79_GPIO                                           (PORT_GPIO_MODE)
#define SIUL2_0_PORT79_CAN2_CAN2_TX_OUT                               (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT79_EMIOS_0_EMIOS_0_CH_11_X_OUT                    (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT79_LPSPI2_LPSPI2_SCK_OUT                          (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT79_ADC0_ADC0_MA_2_OUT                             (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT79_LPUART2_LPUART2_TX_OUT                         (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT79_LCU1_LCU1_OUT0_OUT                             (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT79_LPI2C1_LPI2C1_SCL_OUT                          (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT79_FXIO_FXIO_D18_OUT                              (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT79_SIUL_EIRQ_23_IN                                (PORT_INPUT1_MODE)
#define SIUL2_0_PORT79_EMIOS_0_EMIOS_0_CH_11_X_IN                     (PORT_INPUT2_MODE)
#define SIUL2_0_PORT79_FXIO_FXIO_D18_IN                               (PORT_INPUT3_MODE)
#define SIUL2_0_PORT79_LPI2C1_LPI2C1_SCL_IN                           (PORT_INPUT4_MODE)
#define SIUL2_0_PORT79_LPSPI2_LPSPI2_SCK_IN                           (PORT_INPUT5_MODE)
#define SIUL2_0_PORT79_EMAC_EMAC_MII_CRS_IN                           (PORT_INPUT6_MODE)
#define SIUL2_0_PORT79_EMAC_EMAC_MII_RMII_RX_DV_RGMII_RXCTL_IN        (PORT_INPUT7_MODE)
#define SIUL2_0_PORT79_EMAC_EMAC_MII_RMII_RXD_0_IN                    (PORT_INPUT8_MODE)
#define SIUL2_0_PORT79_EMAC_EMAC_MII_RMII_RXD_1_IN                    (PORT_INPUT9_MODE)
#define SIUL2_0_PORT79_EMAC_EMAC_MII_RXD2_IN                          (PORT_INPUT10_MODE)
#define SIUL2_0_PORT79_EMAC_EMAC_MII_RXD3_IN                          (PORT_INPUT11_MODE)
#define SIUL2_0_PORT79_LPUART2_LPUART2_TX_IN                          (PORT_INPUT12_MODE)
#define SIUL2_0_PORT79_EMIOS_0_EMIOS_0_CH_11_X_INOUT                  (PORT_INOUT2_MODE)
#define SIUL2_0_PORT79_LPSPI2_LPSPI2_SCK_INOUT                        (PORT_INOUT3_MODE)
#define SIUL2_0_PORT79_LPUART2_LPUART2_TX_INOUT                       (PORT_INOUT5_MODE)
#define SIUL2_0_PORT79_LPI2C1_LPI2C1_SCL_INOUT                        (PORT_INOUT7_MODE)
#define SIUL2_0_PORT79_FXIO_FXIO_D18_INOUT                            (PORT_INOUT8_MODE)
#define SIUL2_0_PORT80_GPIO                                           (PORT_GPIO_MODE)
#define SIUL2_0_PORT80_LPSPI3_LPSPI3_SIN_OUT                          (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT80_LPI2C1_LPI2C1_SDAS_OUT                         (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT80_FXIO_FXIO_D15_OUT                              (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT80_LPI2C1_LPI2C1_SDA_OUT                          (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT80_EMIOS_0_EMIOS_0_CH_9_X_OUT                     (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT80_WKPU_WKPU_3_IN                                 (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT80_CAN2_CAN2_RX_IN                                (PORT_INPUT1_MODE)
#define SIUL2_0_PORT80_EMIOS_0_EMIOS_0_CH_9_X_IN                      (PORT_INPUT2_MODE)
#define SIUL2_0_PORT80_FXIO_FXIO_D15_IN                               (PORT_INPUT3_MODE)
#define SIUL2_0_PORT80_LPUART2_LPUART2_RX_IN                          (PORT_INPUT4_MODE)
#define SIUL2_0_PORT80_LPI2C1_LPI2C1_SDA_IN                           (PORT_INPUT5_MODE)
#define SIUL2_0_PORT80_LPI2C1_LPI2C1_SDAS_IN                          (PORT_INPUT6_MODE)
#define SIUL2_0_PORT80_LPSPI3_LPSPI3_SIN_IN                           (PORT_INPUT7_MODE)
#define SIUL2_0_PORT80_EMAC_EMAC_MII_RMII_RX_ER_IN                    (PORT_INPUT8_MODE)
#define SIUL2_0_PORT80_EMAC_EMAC_MII_RX_CLK_IN                        (PORT_INPUT9_MODE)
#define SIUL2_0_PORT80_LPSPI3_LPSPI3_SIN_INOUT                        (PORT_INOUT1_MODE)
#define SIUL2_0_PORT80_LPI2C1_LPI2C1_SDAS_INOUT                       (PORT_INOUT4_MODE)
#define SIUL2_0_PORT80_FXIO_FXIO_D15_INOUT                            (PORT_INOUT6_MODE)
#define SIUL2_0_PORT80_LPI2C1_LPI2C1_SDA_INOUT                        (PORT_INOUT7_MODE)
#define SIUL2_0_PORT80_EMIOS_0_EMIOS_0_CH_9_X_INOUT                   (PORT_INOUT8_MODE)
#define SIUL2_0_PORT81_GPIO                                           (PORT_GPIO_MODE)
#define SIUL2_0_PORT81_LPSPI3_LPSPI3_SCK_OUT                          (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT81_CAN2_CAN2_TX_OUT                               (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT81_LPI2C1_LPI2C1_SCLS_OUT                         (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT81_EMAC_EMAC_MII_RMII_RX_DV_RGMII_RXCTL_OUT       (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT81_FXIO_FXIO_D14_OUT                              (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT81_FXIO_FXIO_D2_OUT                               (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT81_QUADSPI_QUADSPI_IOFA7_OUT                      (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT81_ETPU_A_ETPU_A_CH_29_OUT                        (PORT_ALT9_FUNC_MODE)
#define SIUL2_0_PORT81_ETPU_B_ETPU_B_CH_19_OUT                        (PORT_ALT10_FUNC_MODE)
#define SIUL2_0_PORT81_TRACE_TRACE_ETM_D3_OUT                         (PORT_ALT11_FUNC_MODE)
#define SIUL2_0_PORT81_ETPU_A_ETPU_A_CH_29_IN                         (PORT_INPUT1_MODE)
#define SIUL2_0_PORT81_FXIO_FXIO_D2_IN                                (PORT_INPUT2_MODE)
#define SIUL2_0_PORT81_FXIO_FXIO_D14_IN                               (PORT_INPUT3_MODE)
#define SIUL2_0_PORT81_LPI2C1_LPI2C1_SCLS_IN                          (PORT_INPUT4_MODE)
#define SIUL2_0_PORT81_LPSPI3_LPSPI3_SCK_IN                           (PORT_INPUT5_MODE)
#define SIUL2_0_PORT81_EMAC_EMAC_MII_RMII_RX_DV_RGMII_RXCTL_IN        (PORT_INPUT6_MODE)
#define SIUL2_0_PORT81_QUADSPI_QUADSPI_IOFA7_IN                       (PORT_INPUT7_MODE)
#define SIUL2_0_PORT81_ETPU_B_ETPU_B_CH_19_IN                         (PORT_INPUT8_MODE)
#define SIUL2_0_PORT81_LPSPI3_LPSPI3_SCK_INOUT                        (PORT_INOUT1_MODE)
#define SIUL2_0_PORT81_LPI2C1_LPI2C1_SCLS_INOUT                       (PORT_INOUT4_MODE)
#define SIUL2_0_PORT81_EMAC_EMAC_MII_RMII_RX_DV_RGMII_RXCTL_INOUT     (PORT_INOUT5_MODE)
#define SIUL2_0_PORT81_FXIO_FXIO_D14_INOUT                            (PORT_INOUT6_MODE)
#define SIUL2_0_PORT81_FXIO_FXIO_D2_INOUT                             (PORT_INOUT7_MODE)
#define SIUL2_0_PORT81_QUADSPI_QUADSPI_IOFA7_INOUT                    (PORT_INOUT8_MODE)
#define SIUL2_0_PORT81_ETPU_A_ETPU_A_CH_29_INOUT                      (PORT_INOUT9_MODE)
#define SIUL2_0_PORT81_ETPU_B_ETPU_B_CH_19_INOUT                      (PORT_INOUT10_MODE)
#define SIUL2_0_PORT82_GPIO                                           (PORT_GPIO_MODE)
#define SIUL2_0_PORT82_EMAC_EMAC_MII_RMII_TXD_0_OUT                   (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT82_FXIO_FXIO_D6_OUT                               (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT82_FXIO_FXIO_D12_OUT                              (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT82_EMAC_EMAC_MII_RMII_TXD_1_OUT                   (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT82_LCU1_LCU1_OUT7_OUT                             (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT82_EMAC_EMAC_MII_TXD2_OUT                         (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT82_LPSPI2_LPSPI2_PCS3_OUT                         (PORT_ALT9_FUNC_MODE)
#define SIUL2_0_PORT82_WKPU_WKPU_36_IN                                (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT82_FXIO_FXIO_D6_IN                                (PORT_INPUT1_MODE)
#define SIUL2_0_PORT82_FXIO_FXIO_D12_IN                               (PORT_INPUT2_MODE)
#define SIUL2_0_PORT82_LPUART2_LPUART2_RX_IN                          (PORT_INPUT3_MODE)
#define SIUL2_0_PORT82_LPSPI2_LPSPI2_PCS3_IN                          (PORT_INPUT4_MODE)
#define SIUL2_0_PORT82_FXIO_FXIO_D6_INOUT                             (PORT_INOUT2_MODE)
#define SIUL2_0_PORT82_FXIO_FXIO_D12_INOUT                            (PORT_INOUT3_MODE)
#define SIUL2_0_PORT82_LPSPI2_LPSPI2_PCS3_INOUT                       (PORT_INOUT9_MODE)
#define SIUL2_0_PORT83_GPIO                                           (PORT_GPIO_MODE)
#define SIUL2_0_PORT83_FXIO_FXIO_D13_OUT                              (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT83_LPSPI2_LPSPI2_PCS1_OUT                         (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT83_LCU1_LCU1_OUT6_OUT                             (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT83_EMAC_EMAC_MII_RMII_TXD_0_OUT                   (PORT_ALT9_FUNC_MODE)
#define SIUL2_0_PORT83_LPUART3_LPUART3_TX_OUT                         (PORT_ALT10_FUNC_MODE)
#define SIUL2_0_PORT83_FXIO_FXIO_D13_IN                               (PORT_INPUT1_MODE)
#define SIUL2_0_PORT83_LPSPI2_LPSPI2_PCS1_IN                          (PORT_INPUT2_MODE)
#define SIUL2_0_PORT83_EMAC_EMAC_MII_RMII_TX_CLK_IN                   (PORT_INPUT3_MODE)
#define SIUL2_0_PORT83_LPUART3_LPUART3_TX_IN                          (PORT_INPUT4_MODE)
#define SIUL2_0_PORT83_FXIO_FXIO_D13_INOUT                            (PORT_INOUT3_MODE)
#define SIUL2_0_PORT83_LPSPI2_LPSPI2_PCS1_INOUT                       (PORT_INOUT5_MODE)
#define SIUL2_0_PORT83_LPUART3_LPUART3_TX_INOUT                       (PORT_INOUT10_MODE)
#define SIUL2_0_PORT84_GPIO                                           (PORT_GPIO_MODE)
#define SIUL2_0_PORT84_FXIO_FXIO_D14_OUT                              (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT84_ADC1_ADC1_MA_2_OUT                             (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT84_LCU1_LCU1_OUT5_OUT                             (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT84_EMAC_EMAC_PPS0_OUT                             (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT84_CMP0_CMP0_RRT_OUT                              (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT84_ETPU_B_ETPU_B_CH_30_OUT                        (PORT_ALT9_FUNC_MODE)
#define SIUL2_0_PORT84_ETPU_A_ETPU_A_CH_22_OUT                        (PORT_ALT10_FUNC_MODE)
#define SIUL2_0_PORT84_WKPU_WKPU_43_IN                                (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT84_SIUL_EIRQ_16_IN                                (PORT_INPUT1_MODE)
#define SIUL2_0_PORT84_EMAC_EMAC_PPS0_IN                              (PORT_INPUT2_MODE)
#define SIUL2_0_PORT84_FXIO_FXIO_D14_IN                               (PORT_INPUT3_MODE)
#define SIUL2_0_PORT84_LPUART3_LPUART3_RX_IN                          (PORT_INPUT4_MODE)
#define SIUL2_0_PORT84_ETPU_B_ETPU_B_CH_30_IN                         (PORT_INPUT5_MODE)
#define SIUL2_0_PORT84_TRACE_EVTI_1_IN                                (PORT_INPUT6_MODE)
#define SIUL2_0_PORT84_QUADSPI_QUADSPI_INTA_IN                        (PORT_INPUT7_MODE)
#define SIUL2_0_PORT84_ETPU_A_ETPU_A_CH_22_IN                         (PORT_INPUT8_MODE)
#define SIUL2_0_PORT84_FXIO_FXIO_D14_INOUT                            (PORT_INOUT3_MODE)
#define SIUL2_0_PORT84_EMAC_EMAC_PPS0_INOUT                           (PORT_INOUT7_MODE)
#define SIUL2_0_PORT84_ETPU_B_ETPU_B_CH_30_INOUT                      (PORT_INOUT9_MODE)
#define SIUL2_0_PORT84_ETPU_A_ETPU_A_CH_22_INOUT                      (PORT_INOUT10_MODE)
#define SIUL2_0_PORT85_GPIO                                           (PORT_GPIO_MODE)
#define SIUL2_0_PORT85_EMAC_EMAC_PPS1_OUT                             (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT85_FXIO_FXIO_D15_OUT                              (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT85_ADC1_ADC1_MA_1_OUT                             (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT85_LCU1_LCU1_OUT4_OUT                             (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT85_CAN0_CAN0_TX_OUT                               (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT85_ETPU_B_ETPU_B_CH_31_OUT                        (PORT_ALT9_FUNC_MODE)
#define SIUL2_0_PORT85_ETPU_A_ETPU_A_CH_23_OUT                        (PORT_ALT10_FUNC_MODE)
#define SIUL2_0_PORT85_TRACE_EVTO_1_OUT                               (PORT_ALT11_FUNC_MODE)
#define SIUL2_0_PORT85_SIUL_EIRQ_17_IN                                (PORT_INPUT1_MODE)
#define SIUL2_0_PORT85_EMAC_EMAC_PPS1_IN                              (PORT_INPUT2_MODE)
#define SIUL2_0_PORT85_FXIO_FXIO_D15_IN                               (PORT_INPUT3_MODE)
#define SIUL2_0_PORT85_ETPU_B_ETPU_B_CH_31_IN                         (PORT_INPUT4_MODE)
#define SIUL2_0_PORT85_ETPU_A_ETPU_A_CH_23_IN                         (PORT_INPUT5_MODE)
#define SIUL2_0_PORT85_EMAC_EMAC_PPS1_INOUT                           (PORT_INOUT1_MODE)
#define SIUL2_0_PORT85_FXIO_FXIO_D15_INOUT                            (PORT_INOUT3_MODE)
#define SIUL2_0_PORT85_ETPU_B_ETPU_B_CH_31_INOUT                      (PORT_INOUT9_MODE)
#define SIUL2_0_PORT85_ETPU_A_ETPU_A_CH_23_INOUT                      (PORT_INOUT10_MODE)
#define SIUL2_0_PORT87_GPIO                                           (PORT_GPIO_MODE)
#define SIUL2_0_PORT87_FXIO_FXIO_D16_OUT                              (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT87_LCU1_LCU1_OUT0_OUT                             (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT87_ADC1_ADC1_MA_2_OUT                             (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT87_ETPU_A_ETPU_A_CH_15_OUT                        (PORT_ALT9_FUNC_MODE)
#define SIUL2_0_PORT87_EMIOS_0_EMIOS_0_CH_12_X_OUT                    (PORT_ALT10_FUNC_MODE)
#define SIUL2_0_PORT87_LPSPI4_LPSPI4_PCS2_OUT                         (PORT_ALT11_FUNC_MODE)
#define SIUL2_0_PORT87_TRACE_EVTO_0_OUT                               (PORT_ALT12_FUNC_MODE)
#define SIUL2_0_PORT87_WKPU_WKPU_44_IN                                (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT87_CAN0_CAN0_RX_IN                                (PORT_INPUT1_MODE)
#define SIUL2_0_PORT87_SIUL_EIRQ_18_IN                                (PORT_INPUT2_MODE)
#define SIUL2_0_PORT87_EMIOS_0_EMIOS_0_CH_12_X_IN                     (PORT_INPUT3_MODE)
#define SIUL2_0_PORT87_FXIO_FXIO_D16_IN                               (PORT_INPUT4_MODE)
#define SIUL2_0_PORT87_LPSPI4_LPSPI4_PCS2_IN                          (PORT_INPUT5_MODE)
#define SIUL2_0_PORT87_QUADSPI_QUADSPI_INTA_IN                        (PORT_INPUT6_MODE)
#define SIUL2_0_PORT87_ETPU_A_ETPU_A_CH_15_IN                         (PORT_INPUT7_MODE)
#define SIUL2_0_PORT87_FXIO_FXIO_D16_INOUT                            (PORT_INOUT3_MODE)
#define SIUL2_0_PORT87_ETPU_A_ETPU_A_CH_15_INOUT                      (PORT_INOUT9_MODE)
#define SIUL2_0_PORT87_EMIOS_0_EMIOS_0_CH_12_X_INOUT                  (PORT_INOUT10_MODE)
#define SIUL2_0_PORT87_LPSPI4_LPSPI4_PCS2_INOUT                       (PORT_INOUT11_MODE)
#define SIUL2_0_PORT88_GPIO                                           (PORT_GPIO_MODE)
#define SIUL2_0_PORT88_FXIO_FXIO_D17_OUT                              (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT88_LCU1_LCU1_OUT1_OUT                             (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT88_TRGMUX_TRGMUX_OUT15_OUT                        (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT88_CAN1_CAN1_TX_OUT                               (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT88_ETPU_B_ETPU_B_CH_21_OUT                        (PORT_ALT9_FUNC_MODE)
#define SIUL2_0_PORT88_ETPU_A_ETPU_A_CH_12_OUT                        (PORT_ALT10_FUNC_MODE)
#define SIUL2_0_PORT88_LPSPI4_LPSPI4_PCS3_OUT                         (PORT_ALT11_FUNC_MODE)
#define SIUL2_0_PORT88_WKPU_WKPU_46_IN                                (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT88_ADC6_ADC6_S11_IN                               (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT88_FLEXPWM_1_PWM_1_FAULT_3_IN                     (PORT_INPUT1_MODE)
#define SIUL2_0_PORT88_SIUL_EIRQ_19_IN                                (PORT_INPUT2_MODE)
#define SIUL2_0_PORT88_FXIO_FXIO_D17_IN                               (PORT_INPUT3_MODE)
#define SIUL2_0_PORT88_LPSPI4_LPSPI4_PCS3_IN                          (PORT_INPUT4_MODE)
#define SIUL2_0_PORT88_TRGMUX_TRGMUX_IN7_IN                           (PORT_INPUT5_MODE)
#define SIUL2_0_PORT88_FLEXPWM_1_PWM_1_EXT_CLK_IN                     (PORT_INPUT6_MODE)
#define SIUL2_0_PORT88_ETPU_B_ETPU_B_CH_21_IN                         (PORT_INPUT7_MODE)
#define SIUL2_0_PORT88_ETPU_A_ETPU_A_CH_12_IN                         (PORT_INPUT8_MODE)
#define SIUL2_0_PORT88_FXIO_FXIO_D17_INOUT                            (PORT_INOUT3_MODE)
#define SIUL2_0_PORT88_ETPU_B_ETPU_B_CH_21_INOUT                      (PORT_INOUT9_MODE)
#define SIUL2_0_PORT88_ETPU_A_ETPU_A_CH_12_INOUT                      (PORT_INOUT10_MODE)
#define SIUL2_0_PORT88_LPSPI4_LPSPI4_PCS3_INOUT                       (PORT_INOUT11_MODE)
#define SIUL2_0_PORT89_GPIO                                           (PORT_GPIO_MODE)
#define SIUL2_0_PORT89_FXIO_FXIO_D18_OUT                              (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT89_LPSPI4_LPSPI4_PCS1_OUT                         (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT89_LCU1_LCU1_OUT2_OUT                             (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT89_ETPU_B_ETPU_B_CH_20_OUT                        (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT89_ETPU_B_ETPU_B_CH_8_OUT                         (PORT_ALT9_FUNC_MODE)
#define SIUL2_0_PORT89_ADC0_ADC0_MA_2_OUT                             (PORT_ALT10_FUNC_MODE)
#define SIUL2_0_PORT89_WKPU_WKPU_45_IN                                (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT89_ADC6_ADC6_S10_IN                               (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT89_FLEXPWM_1_PWM_1_FAULT_2_IN                     (PORT_INPUT1_MODE)
#define SIUL2_0_PORT89_CAN1_CAN1_RX_IN                                (PORT_INPUT2_MODE)
#define SIUL2_0_PORT89_SIUL_EIRQ_20_IN                                (PORT_INPUT3_MODE)
#define SIUL2_0_PORT89_FXIO_FXIO_D18_IN                               (PORT_INPUT4_MODE)
#define SIUL2_0_PORT89_LPSPI4_LPSPI4_PCS1_IN                          (PORT_INPUT5_MODE)
#define SIUL2_0_PORT89_TRGMUX_TRGMUX_IN6_IN                           (PORT_INPUT6_MODE)
#define SIUL2_0_PORT89_FLEXPWM_1_PWM_1_EXT_FORCE_IN                   (PORT_INPUT7_MODE)
#define SIUL2_0_PORT89_ETPU_B_ETPU_B_CH_20_IN                         (PORT_INPUT8_MODE)
#define SIUL2_0_PORT89_ETPU_B_ETPU_B_CH_8_IN                          (PORT_INPUT9_MODE)
#define SIUL2_0_PORT89_FXIO_FXIO_D18_INOUT                            (PORT_INOUT3_MODE)
#define SIUL2_0_PORT89_LPSPI4_LPSPI4_PCS1_INOUT                       (PORT_INOUT5_MODE)
#define SIUL2_0_PORT89_ETPU_B_ETPU_B_CH_20_INOUT                      (PORT_INOUT8_MODE)
#define SIUL2_0_PORT89_ETPU_B_ETPU_B_CH_8_INOUT                       (PORT_INOUT9_MODE)
#define SIUL2_0_PORT90_GPIO                                           (PORT_GPIO_MODE)
#define SIUL2_0_PORT90_FXIO_FXIO_D19_OUT                              (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT90_LCU1_LCU1_OUT9_OUT                             (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT90_LPSPI4_LPSPI4_SIN_OUT                          (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT90_ETPU_B_ETPU_B_CH_18_OUT                        (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT90_ADC1_ADC1_MA_1_OUT                             (PORT_ALT9_FUNC_MODE)
#define SIUL2_0_PORT90_EMIOS_0_EMIOS_0_CH_5_X_OUT                     (PORT_ALT10_FUNC_MODE)
#define SIUL2_0_PORT90_WKPU_WKPU_48_IN                                (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT90_FLEXPWM_1_PWM_1_FAULT_0_IN                     (PORT_INPUT1_MODE)
#define SIUL2_0_PORT90_CAN5_CAN5_RX_IN                                (PORT_INPUT2_MODE)
#define SIUL2_0_PORT90_SIUL_EIRQ_21_IN                                (PORT_INPUT3_MODE)
#define SIUL2_0_PORT90_EMIOS_0_EMIOS_0_CH_5_X_IN                      (PORT_INPUT4_MODE)
#define SIUL2_0_PORT90_FXIO_FXIO_D19_IN                               (PORT_INPUT5_MODE)
#define SIUL2_0_PORT90_LPSPI4_LPSPI4_SIN_IN                           (PORT_INPUT6_MODE)
#define SIUL2_0_PORT90_TRGMUX_TRGMUX_IN4_IN                           (PORT_INPUT7_MODE)
#define SIUL2_0_PORT90_ETPU_B_ETPU_B_CH_18_IN                         (PORT_INPUT8_MODE)
#define SIUL2_0_PORT90_FXIO_FXIO_D19_INOUT                            (PORT_INOUT3_MODE)
#define SIUL2_0_PORT90_LPSPI4_LPSPI4_SIN_INOUT                        (PORT_INOUT7_MODE)
#define SIUL2_0_PORT90_ETPU_B_ETPU_B_CH_18_INOUT                      (PORT_INOUT8_MODE)
#define SIUL2_0_PORT90_EMIOS_0_EMIOS_0_CH_5_X_INOUT                   (PORT_INOUT10_MODE)
#define SIUL2_0_PORT91_GPIO                                           (PORT_GPIO_MODE)
#define SIUL2_0_PORT91_CAN5_CAN5_TX_OUT                               (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT91_FXIO_FXIO_D20_OUT                              (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT91_ADC1_ADC1_MA_0_OUT                             (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT91_LCU1_LCU1_OUT3_OUT                             (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT91_LPSPI4_LPSPI4_SCK_OUT                          (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT91_ETPU_A_ETPU_A_CH_14_OUT                        (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT91_LCU1_LCU1_OUT10_OUT                            (PORT_ALT9_FUNC_MODE)
#define SIUL2_0_PORT91_FLEXPWM_1_PWM_1_X_2_OUT                        (PORT_ALT10_FUNC_MODE)
#define SIUL2_0_PORT91_MSC0_DSPI_MSC0_SOUT_OUT                        (PORT_ALT11_FUNC_MODE)
#define SIUL2_0_PORT91_FLEXPWM_1_PWM_1_X_2_IN                         (PORT_INPUT1_MODE)
#define SIUL2_0_PORT91_SIUL_EIRQ_22_IN                                (PORT_INPUT2_MODE)
#define SIUL2_0_PORT91_FXIO_FXIO_D20_IN                               (PORT_INPUT3_MODE)
#define SIUL2_0_PORT91_LPI2C0_LPI2C0_HREQ_IN                          (PORT_INPUT4_MODE)
#define SIUL2_0_PORT91_LPSPI4_LPSPI4_SCK_IN                           (PORT_INPUT5_MODE)
#define SIUL2_0_PORT91_ETPU_A_ETPU_A_CH_14_IN                         (PORT_INPUT6_MODE)
#define SIUL2_0_PORT91_FXIO_FXIO_D20_INOUT                            (PORT_INOUT3_MODE)
#define SIUL2_0_PORT91_LPSPI4_LPSPI4_SCK_INOUT                        (PORT_INOUT7_MODE)
#define SIUL2_0_PORT91_ETPU_A_ETPU_A_CH_14_INOUT                      (PORT_INOUT8_MODE)
#define SIUL2_0_PORT91_FLEXPWM_1_PWM_1_X_2_INOUT                      (PORT_INOUT10_MODE)
#define SIUL2_0_PORT92_GPIO                                           (PORT_GPIO_MODE)
#define SIUL2_0_PORT92_CAN3_CAN3_TX_OUT                               (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT92_FXIO_FXIO_D21_OUT                              (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT92_FXIO_FXIO_D2_OUT                               (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT92_LPI2C1_LPI2C1_SCL_OUT                          (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT92_LCU1_LCU1_OUT8_OUT                             (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT92_ETPU_B_ETPU_B_CH_5_OUT                         (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT92_LCU1_LCU1_OUT7_OUT                             (PORT_ALT9_FUNC_MODE)
#define SIUL2_0_PORT92_FLEXPWM_1_PWM_1_B_3_OUT                        (PORT_ALT10_FUNC_MODE)
#define SIUL2_0_PORT92_MSC0_DSPI_MSC0_PCS_1_OUT                       (PORT_ALT11_FUNC_MODE)
#define SIUL2_0_PORT92_ADC6_ADC6_S9_IN                                (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT92_FXIO_FXIO_D2_IN                                (PORT_INPUT1_MODE)
#define SIUL2_0_PORT92_FXIO_FXIO_D21_IN                               (PORT_INPUT2_MODE)
#define SIUL2_0_PORT92_LPI2C1_LPI2C1_SCL_IN                           (PORT_INPUT3_MODE)
#define SIUL2_0_PORT92_LPUART1_LPUART1_RIN_B_IN                       (PORT_INPUT4_MODE)
#define SIUL2_0_PORT92_FLEXPWM_1_PWM_1_B_3_IN                         (PORT_INPUT5_MODE)
#define SIUL2_0_PORT92_ETPU_B_ETPU_B_CH_5_IN                          (PORT_INPUT6_MODE)
#define SIUL2_0_PORT92_FXIO_FXIO_D21_INOUT                            (PORT_INOUT3_MODE)
#define SIUL2_0_PORT92_FXIO_FXIO_D2_INOUT                             (PORT_INOUT4_MODE)
#define SIUL2_0_PORT92_LPI2C1_LPI2C1_SCL_INOUT                        (PORT_INOUT5_MODE)
#define SIUL2_0_PORT92_ETPU_B_ETPU_B_CH_5_INOUT                       (PORT_INOUT8_MODE)
#define SIUL2_0_PORT92_FLEXPWM_1_PWM_1_B_3_INOUT                      (PORT_INOUT10_MODE)
#define SIUL2_0_PORT93_GPIO                                           (PORT_GPIO_MODE)
#define SIUL2_0_PORT93_FXIO_FXIO_D22_OUT                              (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT93_LPI2C1_LPI2C1_SDA_OUT                          (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT93_FXIO_FXIO_D3_OUT                               (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT93_ETPU_A_ETPU_A_CH_21_OUT                        (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT93_LCU1_LCU1_OUT5_OUT                             (PORT_ALT9_FUNC_MODE)
#define SIUL2_0_PORT93_FLEXPWM_1_PWM_1_A_2_OUT                        (PORT_ALT10_FUNC_MODE)
#define SIUL2_0_PORT93_EMIOS_0_EMIOS_0_CH_10_X_OUT                    (PORT_ALT11_FUNC_MODE)
#define SIUL2_0_PORT93_WKPU_WKPU_47_IN                                (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT93_ADC5_ADC5_S8_IN                                (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT93_CAN3_CAN3_RX_IN                                (PORT_INPUT1_MODE)
#define SIUL2_0_PORT93_SIUL_EIRQ_23_IN                                (PORT_INPUT2_MODE)
#define SIUL2_0_PORT93_EMIOS_0_EMIOS_0_CH_10_X_IN                     (PORT_INPUT3_MODE)
#define SIUL2_0_PORT93_FXIO_FXIO_D3_IN                                (PORT_INPUT4_MODE)
#define SIUL2_0_PORT93_FXIO_FXIO_D22_IN                               (PORT_INPUT5_MODE)
#define SIUL2_0_PORT93_LPI2C1_LPI2C1_SDA_IN                           (PORT_INPUT6_MODE)
#define SIUL2_0_PORT93_LPUART1_LPUART1_DCD_B_IN                       (PORT_INPUT7_MODE)
#define SIUL2_0_PORT93_FLEXPWM_1_PWM_1_A_2_IN                         (PORT_INPUT8_MODE)
#define SIUL2_0_PORT93_ETPU_A_ETPU_A_CH_21_IN                         (PORT_INPUT9_MODE)
#define SIUL2_0_PORT93_FXIO_FXIO_D22_INOUT                            (PORT_INOUT3_MODE)
#define SIUL2_0_PORT93_LPI2C1_LPI2C1_SDA_INOUT                        (PORT_INOUT5_MODE)
#define SIUL2_0_PORT93_FXIO_FXIO_D3_INOUT                             (PORT_INOUT7_MODE)
#define SIUL2_0_PORT93_ETPU_A_ETPU_A_CH_21_INOUT                      (PORT_INOUT8_MODE)
#define SIUL2_0_PORT93_FLEXPWM_1_PWM_1_A_2_INOUT                      (PORT_INOUT10_MODE)
#define SIUL2_0_PORT93_EMIOS_0_EMIOS_0_CH_10_X_INOUT                  (PORT_INOUT11_MODE)
#define SIUL2_0_PORT94_GPIO                                           (PORT_GPIO_MODE)
#define SIUL2_0_PORT94_CAN4_CAN4_TX_OUT                               (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT94_FXIO_FXIO_D0_OUT                               (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT94_FXIO_FXIO_D23_OUT                              (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT94_ETPU_A_ETPU_A_CH_19_OUT                        (PORT_ALT9_FUNC_MODE)
#define SIUL2_0_PORT94_LCU1_LCU1_OUT3_OUT                             (PORT_ALT10_FUNC_MODE)
#define SIUL2_0_PORT94_FLEXPWM_1_PWM_1_A_1_OUT                        (PORT_ALT11_FUNC_MODE)
#define SIUL2_0_PORT94_CMP1_CMP1_OUT_OUT                              (PORT_ALT12_FUNC_MODE)
#define SIUL2_0_PORT94_FXIO_FXIO_D0_IN                                (PORT_INPUT1_MODE)
#define SIUL2_0_PORT94_FXIO_FXIO_D23_IN                               (PORT_INPUT2_MODE)
#define SIUL2_0_PORT94_LPUART1_LPUART1_DSR_B_IN                       (PORT_INPUT3_MODE)
#define SIUL2_0_PORT94_FLEXPWM_1_PWM_1_A_1_IN                         (PORT_INPUT4_MODE)
#define SIUL2_0_PORT94_ETPU_A_ETPU_A_CH_19_IN                         (PORT_INPUT5_MODE)
#define SIUL2_0_PORT94_FXIO_FXIO_D0_INOUT                             (PORT_INOUT3_MODE)
#define SIUL2_0_PORT94_FXIO_FXIO_D23_INOUT                            (PORT_INOUT7_MODE)
#define SIUL2_0_PORT94_ETPU_A_ETPU_A_CH_19_INOUT                      (PORT_INOUT9_MODE)
#define SIUL2_0_PORT94_FLEXPWM_1_PWM_1_A_1_INOUT                      (PORT_INOUT11_MODE)
#define SIUL2_0_PORT95_GPIO                                           (PORT_GPIO_MODE)
#define SIUL2_0_PORT95_FXIO_FXIO_D1_OUT                               (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT95_LPUART1_LPUART1_DTR_B_OUT                      (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT95_FXIO_FXIO_D24_OUT                              (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT95_ETPU_A_ETPU_A_CH_17_OUT                        (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT95_LCU1_LCU1_OUT1_OUT                             (PORT_ALT9_FUNC_MODE)
#define SIUL2_0_PORT95_FLEXPWM_1_PWM_1_A_0_OUT                        (PORT_ALT10_FUNC_MODE)
#define SIUL2_0_PORT95_EMIOS_0_EMIOS_0_CH_14_X_OUT                    (PORT_ALT11_FUNC_MODE)
#define SIUL2_0_PORT95_WKPU_WKPU_49_IN                                (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT95_ADC3_ADC3_S10_IN                               (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT95_CAN4_CAN4_RX_IN                                (PORT_INPUT1_MODE)
#define SIUL2_0_PORT95_EMIOS_0_EMIOS_0_CH_14_X_IN                     (PORT_INPUT2_MODE)
#define SIUL2_0_PORT95_FXIO_FXIO_D1_IN                                (PORT_INPUT3_MODE)
#define SIUL2_0_PORT95_FXIO_FXIO_D24_IN                               (PORT_INPUT4_MODE)
#define SIUL2_0_PORT95_FLEXPWM_1_PWM_1_A_0_IN                         (PORT_INPUT5_MODE)
#define SIUL2_0_PORT95_ETPU_A_ETPU_A_CH_17_IN                         (PORT_INPUT6_MODE)
#define SIUL2_0_PORT95_FXIO_FXIO_D1_INOUT                             (PORT_INOUT3_MODE)
#define SIUL2_0_PORT95_FXIO_FXIO_D24_INOUT                            (PORT_INOUT7_MODE)
#define SIUL2_0_PORT95_ETPU_A_ETPU_A_CH_17_INOUT                      (PORT_INOUT8_MODE)
#define SIUL2_0_PORT95_FLEXPWM_1_PWM_1_A_0_INOUT                      (PORT_INOUT10_MODE)
#define SIUL2_0_PORT95_EMIOS_0_EMIOS_0_CH_14_X_INOUT                  (PORT_INOUT11_MODE)
#define SIUL2_0_PORT96_GPIO                                           (PORT_GPIO_MODE)
#define SIUL2_0_PORT96_EMIOS_0_EMIOS_0_CH_2_X_OUT                     (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT96_LPSPI3_LPSPI3_SOUT_OUT                         (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT96_EMIOS_0_EMIOS_0_CH_16_X_OUT                    (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT96_FXIO_FXIO_D0_OUT                               (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT96_TRGMUX_TRGMUX_OUT1_OUT                         (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT96_ETPU_B_ETPU_B_CH_17_OUT                        (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT96_ETPU_A_ETPU_A_CH_7_OUT                         (PORT_ALT10_FUNC_MODE)
#define SIUL2_0_PORT96_LCU1_LCU1_OUT11_OUT                            (PORT_ALT11_FUNC_MODE)
#define SIUL2_0_PORT96_WKPU_WKPU_6_IN                                 (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT96_ADC2_ADC2_S8_IN                                (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT96_ADC0_ADC0_P1_IN                                (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT96_ETPU_B_ETPU_B_CH_17_IN                         (PORT_INPUT1_MODE)
#define SIUL2_0_PORT96_SIUL_EIRQ_8_IN                                 (PORT_INPUT2_MODE)
#define SIUL2_0_PORT96_EMIOS_0_EMIOS_0_CH_2_X_IN                      (PORT_INPUT3_MODE)
#define SIUL2_0_PORT96_EMIOS_0_EMIOS_0_CH_16_X_IN                     (PORT_INPUT4_MODE)
#define SIUL2_0_PORT96_FXIO_FXIO_D0_IN                                (PORT_INPUT5_MODE)
#define SIUL2_0_PORT96_LPUART1_LPUART1_RX_IN                          (PORT_INPUT6_MODE)
#define SIUL2_0_PORT96_LPSPI3_LPSPI3_SOUT_IN                          (PORT_INPUT7_MODE)
#define SIUL2_0_PORT96_LPUART0_LPUART0_CTS_IN                         (PORT_INPUT8_MODE)
#define SIUL2_0_PORT96_ETPU_A_ETPU_A_CH_7_IN                          (PORT_INPUT9_MODE)
#define SIUL2_0_PORT96_EMIOS_0_EMIOS_0_CH_2_X_INOUT                   (PORT_INOUT2_MODE)
#define SIUL2_0_PORT96_LPSPI3_LPSPI3_SOUT_INOUT                       (PORT_INOUT3_MODE)
#define SIUL2_0_PORT96_EMIOS_0_EMIOS_0_CH_16_X_INOUT                  (PORT_INOUT4_MODE)
#define SIUL2_0_PORT96_FXIO_FXIO_D0_INOUT                             (PORT_INOUT6_MODE)
#define SIUL2_0_PORT96_ETPU_B_ETPU_B_CH_17_INOUT                      (PORT_INOUT8_MODE)
#define SIUL2_0_PORT96_ETPU_A_ETPU_A_CH_7_INOUT                       (PORT_INOUT10_MODE)
#define SIUL2_0_PORT97_GPIO                                           (PORT_GPIO_MODE)
#define SIUL2_0_PORT97_EMIOS_0_EMIOS_0_CH_3_X_OUT                     (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT97_LPSPI3_LPSPI3_SCK_OUT                          (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT97_EMIOS_0_EMIOS_0_CH_17_X_OUT                    (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT97_FXIO_FXIO_D1_OUT                               (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT97_TRGMUX_TRGMUX_OUT2_OUT                         (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT97_LPUART1_LPUART1_TX_OUT                         (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT97_LPUART0_LPUART0_RTS_OUT                        (PORT_ALT9_FUNC_MODE)
#define SIUL2_0_PORT97_ETPU_B_ETPU_B_CH_12_OUT                        (PORT_ALT10_FUNC_MODE)
#define SIUL2_0_PORT97_ETPU_A_ETPU_A_CH_2_OUT                         (PORT_ALT11_FUNC_MODE)
#define SIUL2_0_PORT97_LCU1_LCU1_OUT10_OUT                            (PORT_ALT12_FUNC_MODE)
#define SIUL2_0_PORT97_ADC1_ADC1_S13_IN                               (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT97_ADC0_ADC0_P0_IN                                (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT97_ETPU_B_ETPU_B_CH_12_IN                         (PORT_INPUT1_MODE)
#define SIUL2_0_PORT97_SIUL_EIRQ_9_IN                                 (PORT_INPUT2_MODE)
#define SIUL2_0_PORT97_EMIOS_0_EMIOS_0_CH_3_X_IN                      (PORT_INPUT3_MODE)
#define SIUL2_0_PORT97_EMIOS_0_EMIOS_0_CH_17_X_IN                     (PORT_INPUT4_MODE)
#define SIUL2_0_PORT97_FXIO_FXIO_D1_IN                                (PORT_INPUT5_MODE)
#define SIUL2_0_PORT97_LPSPI3_LPSPI3_SCK_IN                           (PORT_INPUT6_MODE)
#define SIUL2_0_PORT97_LPUART1_LPUART1_TX_IN                          (PORT_INPUT7_MODE)
#define SIUL2_0_PORT97_ETPU_A_ETPU_A_CH_2_IN                          (PORT_INPUT8_MODE)
#define SIUL2_0_PORT97_EMIOS_0_EMIOS_0_CH_3_X_INOUT                   (PORT_INOUT2_MODE)
#define SIUL2_0_PORT97_LPSPI3_LPSPI3_SCK_INOUT                        (PORT_INOUT3_MODE)
#define SIUL2_0_PORT97_EMIOS_0_EMIOS_0_CH_17_X_INOUT                  (PORT_INOUT4_MODE)
#define SIUL2_0_PORT97_FXIO_FXIO_D1_INOUT                             (PORT_INOUT6_MODE)
#define SIUL2_0_PORT97_LPUART1_LPUART1_TX_INOUT                       (PORT_INOUT8_MODE)
#define SIUL2_0_PORT97_ETPU_B_ETPU_B_CH_12_INOUT                      (PORT_INOUT10_MODE)
#define SIUL2_0_PORT97_ETPU_A_ETPU_A_CH_2_INOUT                       (PORT_INOUT11_MODE)
#define SIUL2_0_PORT98_GPIO                                           (PORT_GPIO_MODE)
#define SIUL2_0_PORT98_LCU0_LCU0_OUT1_OUT                             (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT98_LPSPI1_LPSPI1_SOUT_OUT                         (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT98_FXIO_FXIO_D4_OUT                               (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT98_FXIO_FXIO_D6_OUT                               (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT98_LPUART3_LPUART3_TX_OUT                         (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT98_LPSPI5_LPSPI5_SOUT_OUT                         (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT98_ETPU_A_ETPU_A_CH_10_OUT                        (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT98_LCU0_LCU0_OUT5_OUT                             (PORT_ALT9_FUNC_MODE)
#define SIUL2_0_PORT98_FLEXPWM_0_PWM_0_A_2_OUT                        (PORT_ALT10_FUNC_MODE)
#define SIUL2_0_PORT98_WKPU_WKPU_9_IN                                 (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT98_ADC1_ADC1_S16_IN                               (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT98_ADC2_ADC2_S15_IN                               (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT98_SIUL_EIRQ_10_IN                                (PORT_INPUT1_MODE)
#define SIUL2_0_PORT98_FXIO_FXIO_D4_IN                                (PORT_INPUT2_MODE)
#define SIUL2_0_PORT98_FXIO_FXIO_D6_IN                                (PORT_INPUT3_MODE)
#define SIUL2_0_PORT98_LPSPI1_LPSPI1_SOUT_IN                          (PORT_INPUT4_MODE)
#define SIUL2_0_PORT98_LPSPI5_LPSPI5_SOUT_IN                          (PORT_INPUT5_MODE)
#define SIUL2_0_PORT98_TRGMUX_TRGMUX_IN5_IN                           (PORT_INPUT6_MODE)
#define SIUL2_0_PORT98_LPUART3_LPUART3_TX_IN                          (PORT_INPUT7_MODE)
#define SIUL2_0_PORT98_FLEXPWM_0_PWM_0_A_2_IN                         (PORT_INPUT8_MODE)
#define SIUL2_0_PORT98_ETPU_A_ETPU_A_CH_10_IN                         (PORT_INPUT9_MODE)
#define SIUL2_0_PORT98_LPSPI1_LPSPI1_SOUT_INOUT                       (PORT_INOUT3_MODE)
#define SIUL2_0_PORT98_FXIO_FXIO_D4_INOUT                             (PORT_INOUT4_MODE)
#define SIUL2_0_PORT98_FXIO_FXIO_D6_INOUT                             (PORT_INOUT5_MODE)
#define SIUL2_0_PORT98_LPUART3_LPUART3_TX_INOUT                       (PORT_INOUT6_MODE)
#define SIUL2_0_PORT98_LPSPI5_LPSPI5_SOUT_INOUT                       (PORT_INOUT7_MODE)
#define SIUL2_0_PORT98_ETPU_A_ETPU_A_CH_10_INOUT                      (PORT_INOUT8_MODE)
#define SIUL2_0_PORT98_FLEXPWM_0_PWM_0_A_2_INOUT                      (PORT_INOUT10_MODE)
#define SIUL2_0_PORT99_GPIO                                           (PORT_GPIO_MODE)
#define SIUL2_0_PORT99_LPSPI1_LPSPI1_PCS0_OUT                         (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT99_FXIO_FXIO_D5_OUT                               (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT99_FXIO_FXIO_D7_OUT                               (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT99_LCU0_LCU0_OUT0_OUT                             (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT99_ETPU_A_ETPU_A_CH_11_OUT                        (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT99_LCU0_LCU0_OUT4_OUT                             (PORT_ALT9_FUNC_MODE)
#define SIUL2_0_PORT99_FLEXPWM_0_PWM_0_B_2_OUT                        (PORT_ALT10_FUNC_MODE)
#define SIUL2_0_PORT99_SYSTEM_NMI_B_IN                                (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT99_WKPU_WKPU_1_IN                                 (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT99_ADC1_ADC1_S17_IN                               (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT99_ADC2_ADC2_S16_IN                               (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT99_SIUL_EIRQ_11_IN                                (PORT_INPUT1_MODE)
#define SIUL2_0_PORT99_FXIO_FXIO_D5_IN                                (PORT_INPUT2_MODE)
#define SIUL2_0_PORT99_FXIO_FXIO_D7_IN                                (PORT_INPUT3_MODE)
#define SIUL2_0_PORT99_LPUART3_LPUART3_RX_IN                          (PORT_INPUT4_MODE)
#define SIUL2_0_PORT99_LPSPI1_LPSPI1_PCS0_IN                          (PORT_INPUT5_MODE)
#define SIUL2_0_PORT99_TRGMUX_TRGMUX_IN4_IN                           (PORT_INPUT6_MODE)
#define SIUL2_0_PORT99_FLEXPWM_0_PWM_0_B_2_IN                         (PORT_INPUT7_MODE)
#define SIUL2_0_PORT99_ETPU_A_ETPU_A_CH_11_IN                         (PORT_INPUT8_MODE)
#define SIUL2_0_PORT99_LPSPI1_LPSPI1_PCS0_INOUT                       (PORT_INOUT3_MODE)
#define SIUL2_0_PORT99_FXIO_FXIO_D5_INOUT                             (PORT_INOUT4_MODE)
#define SIUL2_0_PORT99_FXIO_FXIO_D7_INOUT                             (PORT_INOUT5_MODE)
#define SIUL2_0_PORT99_ETPU_A_ETPU_A_CH_11_INOUT                      (PORT_INOUT8_MODE)
#define SIUL2_0_PORT99_FLEXPWM_0_PWM_0_B_2_INOUT                      (PORT_INOUT10_MODE)
#define SIUL2_0_PORT100_GPIO                                          (PORT_GPIO_MODE)
#define SIUL2_0_PORT100_LPSPI1_LPSPI1_PCS1_OUT                        (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT100_LCU0_LCU0_OUT6_OUT                            (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT100_LPSPI5_LPSPI5_PCS0_OUT                        (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT100_ETPU_A_ETPU_A_CH_6_OUT                        (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT100_FLEXPWM_0_PWM_0_A_3_OUT                       (PORT_ALT9_FUNC_MODE)
#define SIUL2_0_PORT100_EMIOS_0_EMIOS_0_CH_23_X_OUT                   (PORT_ALT10_FUNC_MODE)
#define SIUL2_0_PORT100_WKPU_WKPU_22_IN                               (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT100_ADC0_ADC0_S17_IN                              (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT100_ADC2_ADC2_S17_IN                              (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT100_SIUL_EIRQ_12_IN                               (PORT_INPUT1_MODE)
#define SIUL2_0_PORT100_EMIOS_0_EMIOS_0_CH_23_X_IN                    (PORT_INPUT2_MODE)
#define SIUL2_0_PORT100_LPSPI1_LPSPI1_PCS1_IN                         (PORT_INPUT3_MODE)
#define SIUL2_0_PORT100_LPSPI5_LPSPI5_PCS0_IN                         (PORT_INPUT4_MODE)
#define SIUL2_0_PORT100_FLEXPWM_0_PWM_0_A_3_IN                        (PORT_INPUT5_MODE)
#define SIUL2_0_PORT100_ETPU_A_ETPU_A_CH_6_IN                         (PORT_INPUT6_MODE)
#define SIUL2_0_PORT100_LPSPI1_LPSPI1_PCS1_INOUT                      (PORT_INOUT3_MODE)
#define SIUL2_0_PORT100_LPSPI5_LPSPI5_PCS0_INOUT                      (PORT_INOUT7_MODE)
#define SIUL2_0_PORT100_ETPU_A_ETPU_A_CH_6_INOUT                      (PORT_INOUT8_MODE)
#define SIUL2_0_PORT100_FLEXPWM_0_PWM_0_A_3_INOUT                     (PORT_INOUT9_MODE)
#define SIUL2_0_PORT100_EMIOS_0_EMIOS_0_CH_23_X_INOUT                 (PORT_INOUT10_MODE)
#define SIUL2_0_PORT101_GPIO                                          (PORT_GPIO_MODE)
#define SIUL2_0_PORT101_EMAC_EMAC_MII_TXD2_OUT                        (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT101_EMIOS_0_EMIOS_0_CH_19_X_OUT                   (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT101_EMIOS_0_EMIOS_0_CH_2_X_OUT                    (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT101_EMAC_EMAC_MII_TXD3_OUT                        (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT101_FXIO_FXIO_D15_OUT                             (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT101_LPSPI0_LPSPI0_PCS1_OUT                        (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT101_ETPU_A_ETPU_A_CH_27_OUT                       (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT101_ETPU_B_ETPU_B_CH_16_OUT                       (PORT_ALT9_FUNC_MODE)
#define SIUL2_0_PORT101_TRGMUX_TRGMUX_OUT15_OUT                       (PORT_ALT10_FUNC_MODE)
#define SIUL2_0_PORT101_ETPU_A_ETPU_A_CH_27_IN                        (PORT_INPUT1_MODE)
#define SIUL2_0_PORT101_SIUL_EIRQ_13_IN                               (PORT_INPUT2_MODE)
#define SIUL2_0_PORT101_EMIOS_0_EMIOS_0_CH_2_X_IN                     (PORT_INPUT3_MODE)
#define SIUL2_0_PORT101_EMIOS_0_EMIOS_0_CH_19_X_IN                    (PORT_INPUT4_MODE)
#define SIUL2_0_PORT101_FXIO_FXIO_D15_IN                              (PORT_INPUT5_MODE)
#define SIUL2_0_PORT101_LPSPI0_LPSPI0_PCS1_IN                         (PORT_INPUT6_MODE)
#define SIUL2_0_PORT101_EMAC_EMAC_MII_RX_CLK_IN                       (PORT_INPUT7_MODE)
#define SIUL2_0_PORT101_TRGMUX_TRGMUX_IN7_IN                          (PORT_INPUT8_MODE)
#define SIUL2_0_PORT101_ETPU_B_ETPU_B_CH_16_IN                        (PORT_INPUT9_MODE)
#define SIUL2_0_PORT101_EMIOS_0_EMIOS_0_CH_19_X_INOUT                 (PORT_INOUT2_MODE)
#define SIUL2_0_PORT101_EMIOS_0_EMIOS_0_CH_2_X_INOUT                  (PORT_INOUT3_MODE)
#define SIUL2_0_PORT101_FXIO_FXIO_D15_INOUT                           (PORT_INOUT6_MODE)
#define SIUL2_0_PORT101_LPSPI0_LPSPI0_PCS1_INOUT                      (PORT_INOUT7_MODE)
#define SIUL2_0_PORT101_ETPU_A_ETPU_A_CH_27_INOUT                     (PORT_INOUT8_MODE)
#define SIUL2_0_PORT101_ETPU_B_ETPU_B_CH_16_INOUT                     (PORT_INOUT9_MODE)
#define SIUL2_0_PORT102_GPIO                                          (PORT_GPIO_MODE)
#define SIUL2_0_PORT102_EMAC_EMAC_MII_TXD3_OUT                        (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT102_FXIO_FXIO_D3_OUT                              (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT102_EMAC_EMAC_MII_RMII_TX_CLK_OUT                 (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT102_EMAC_EMAC_MII_TXD2_OUT                        (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT102_FXIO_FXIO_D13_OUT                             (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT102_LPSPI0_LPSPI0_PCS0_OUT                        (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT102_ETPU_A_ETPU_A_CH_26_OUT                       (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT102_ETPU_B_ETPU_B_CH_15_OUT                       (PORT_ALT9_FUNC_MODE)
#define SIUL2_0_PORT102_CMP0_CMP0_IN7_IN                              (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT102_ETPU_A_ETPU_A_CH_26_IN                        (PORT_INPUT1_MODE)
#define SIUL2_0_PORT102_SIUL_EIRQ_14_IN                               (PORT_INPUT2_MODE)
#define SIUL2_0_PORT102_FXIO_FXIO_D3_IN                               (PORT_INPUT3_MODE)
#define SIUL2_0_PORT102_FXIO_FXIO_D13_IN                              (PORT_INPUT4_MODE)
#define SIUL2_0_PORT102_LPUART2_LPUART2_RX_IN                         (PORT_INPUT5_MODE)
#define SIUL2_0_PORT102_LPSPI0_LPSPI0_PCS0_IN                         (PORT_INPUT6_MODE)
#define SIUL2_0_PORT102_EMAC_EMAC_MII_RMII_TX_CLK_IN                  (PORT_INPUT7_MODE)
#define SIUL2_0_PORT102_ETPU_B_ETPU_B_CH_15_IN                        (PORT_INPUT8_MODE)
#define SIUL2_0_PORT102_FXIO_FXIO_D3_INOUT                            (PORT_INOUT2_MODE)
#define SIUL2_0_PORT102_EMAC_EMAC_MII_RMII_TX_CLK_INOUT               (PORT_INOUT4_MODE)
#define SIUL2_0_PORT102_FXIO_FXIO_D13_INOUT                           (PORT_INOUT6_MODE)
#define SIUL2_0_PORT102_LPSPI0_LPSPI0_PCS0_INOUT                      (PORT_INOUT7_MODE)
#define SIUL2_0_PORT102_ETPU_A_ETPU_A_CH_26_INOUT                     (PORT_INOUT8_MODE)
#define SIUL2_0_PORT102_ETPU_B_ETPU_B_CH_15_INOUT                     (PORT_INOUT9_MODE)
#define SIUL2_0_PORT103_GPIO                                          (PORT_GPIO_MODE)
#define SIUL2_0_PORT103_EMAC_EMAC_MII_RMII_TXD_0_OUT                  (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT103_LPUART2_LPUART2_TX_OUT                        (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT103_LPSPI3_LPSPI3_PCS3_OUT                        (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT103_LPSPI0_LPSPI0_PCS3_OUT                        (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT103_EMAC_EMAC_MII_RMII_TXD_1_OUT                  (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT103_TRACE_TRACE_ETM_D0_OUT                        (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT103_QUADSPI_QUADSPI_IOFA1_OUT                     (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT103_CMP0_CMP0_IN6_IN                              (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT103_SIUL_EIRQ_15_IN                               (PORT_INPUT1_MODE)
#define SIUL2_0_PORT103_LPSPI0_LPSPI0_PCS3_IN                         (PORT_INPUT2_MODE)
#define SIUL2_0_PORT103_LPSPI3_LPSPI3_PCS3_IN                         (PORT_INPUT3_MODE)
#define SIUL2_0_PORT103_QUADSPI_QUADSPI_IOFA1_IN                      (PORT_INPUT4_MODE)
#define SIUL2_0_PORT103_LPUART2_LPUART2_TX_IN                         (PORT_INPUT5_MODE)
#define SIUL2_0_PORT103_LPUART2_LPUART2_TX_INOUT                      (PORT_INOUT2_MODE)
#define SIUL2_0_PORT103_LPSPI3_LPSPI3_PCS3_INOUT                      (PORT_INOUT3_MODE)
#define SIUL2_0_PORT103_LPSPI0_LPSPI0_PCS3_INOUT                      (PORT_INOUT4_MODE)
#define SIUL2_0_PORT103_QUADSPI_QUADSPI_IOFA1_INOUT                   (PORT_INOUT7_MODE)
#define SIUL2_0_PORT104_GPIO                                          (PORT_GPIO_MODE)
#define SIUL2_0_PORT104_LPSPI3_LPSPI3_SOUT_OUT                        (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT104_LPI2C1_LPI2C1_SDA_OUT                         (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT104_FXIO_FXIO_D1_OUT                              (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT104_EMIOS_0_EMIOS_0_CH_12_X_OUT                   (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT104_FXIO_FXIO_D11_OUT                             (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT104_QUADSPI_QUADSPI_IOFA6_OUT                     (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT104_ETPU_A_ETPU_A_CH_28_OUT                       (PORT_ALT9_FUNC_MODE)
#define SIUL2_0_PORT104_ETPU_B_ETPU_B_CH_18_OUT                       (PORT_ALT10_FUNC_MODE)
#define SIUL2_0_PORT104_TRACE_TRACE_ETM_D2_OUT                        (PORT_ALT11_FUNC_MODE)
#define SIUL2_0_PORT104_ETPU_A_ETPU_A_CH_28_IN                        (PORT_INPUT1_MODE)
#define SIUL2_0_PORT104_SIUL_EIRQ_24_IN                               (PORT_INPUT2_MODE)
#define SIUL2_0_PORT104_EMIOS_0_EMIOS_0_CH_12_X_IN                    (PORT_INPUT3_MODE)
#define SIUL2_0_PORT104_FXIO_FXIO_D1_IN                               (PORT_INPUT4_MODE)
#define SIUL2_0_PORT104_FXIO_FXIO_D11_IN                              (PORT_INPUT5_MODE)
#define SIUL2_0_PORT104_LPUART2_LPUART2_RX_IN                         (PORT_INPUT6_MODE)
#define SIUL2_0_PORT104_LPI2C1_LPI2C1_SDA_IN                          (PORT_INPUT7_MODE)
#define SIUL2_0_PORT104_LPSPI3_LPSPI3_SOUT_IN                         (PORT_INPUT8_MODE)
#define SIUL2_0_PORT104_EMAC_EMAC_MII_RMII_RXD_1_IN                   (PORT_INPUT9_MODE)
#define SIUL2_0_PORT104_EMAC_EMAC_MII_RXD3_IN                         (PORT_INPUT10_MODE)
#define SIUL2_0_PORT104_QUADSPI_QUADSPI_IOFA6_IN                      (PORT_INPUT11_MODE)
#define SIUL2_0_PORT104_ETPU_B_ETPU_B_CH_18_IN                        (PORT_INPUT12_MODE)
#define SIUL2_0_PORT104_LPSPI3_LPSPI3_SOUT_INOUT                      (PORT_INOUT1_MODE)
#define SIUL2_0_PORT104_LPI2C1_LPI2C1_SDA_INOUT                       (PORT_INOUT2_MODE)
#define SIUL2_0_PORT104_FXIO_FXIO_D1_INOUT                            (PORT_INOUT5_MODE)
#define SIUL2_0_PORT104_EMIOS_0_EMIOS_0_CH_12_X_INOUT                 (PORT_INOUT6_MODE)
#define SIUL2_0_PORT104_FXIO_FXIO_D11_INOUT                           (PORT_INOUT7_MODE)
#define SIUL2_0_PORT104_QUADSPI_QUADSPI_IOFA6_INOUT                   (PORT_INOUT8_MODE)
#define SIUL2_0_PORT104_ETPU_A_ETPU_A_CH_28_INOUT                     (PORT_INOUT9_MODE)
#define SIUL2_0_PORT104_ETPU_B_ETPU_B_CH_18_INOUT                     (PORT_INOUT10_MODE)
#define SIUL2_0_PORT105_GPIO                                          (PORT_GPIO_MODE)
#define SIUL2_0_PORT105_LPI2C1_LPI2C1_SCL_OUT                         (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT105_FXIO_FXIO_D0_OUT                              (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT105_EMIOS_0_EMIOS_0_CH_13_X_OUT                   (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT105_FXIO_FXIO_D10_OUT                             (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT105_QUADSPI_QUADSPI_IOFA5_OUT                     (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT105_LPUART2_LPUART2_TX_OUT                        (PORT_ALT9_FUNC_MODE)
#define SIUL2_0_PORT105_ETPU_B_ETPU_B_CH_27_OUT                       (PORT_ALT10_FUNC_MODE)
#define SIUL2_0_PORT105_ETPU_A_ETPU_A_CH_19_OUT                       (PORT_ALT11_FUNC_MODE)
#define SIUL2_0_PORT105_TRACE_TRACE_ETM_D1_OUT                        (PORT_ALT12_FUNC_MODE)
#define SIUL2_0_PORT105_SIUL_EIRQ_25_IN                               (PORT_INPUT1_MODE)
#define SIUL2_0_PORT105_EMIOS_0_EMIOS_0_CH_13_X_IN                    (PORT_INPUT2_MODE)
#define SIUL2_0_PORT105_FXIO_FXIO_D0_IN                               (PORT_INPUT3_MODE)
#define SIUL2_0_PORT105_FXIO_FXIO_D10_IN                              (PORT_INPUT4_MODE)
#define SIUL2_0_PORT105_LPI2C1_LPI2C1_SCL_IN                          (PORT_INPUT5_MODE)
#define SIUL2_0_PORT105_EMAC_EMAC_MII_RMII_RXD_0_IN                   (PORT_INPUT6_MODE)
#define SIUL2_0_PORT105_EMAC_EMAC_MII_RXD2_IN                         (PORT_INPUT7_MODE)
#define SIUL2_0_PORT105_LPUART2_LPUART2_TX_IN                         (PORT_INPUT8_MODE)
#define SIUL2_0_PORT105_ETPU_B_ETPU_B_CH_27_IN                        (PORT_INPUT9_MODE)
#define SIUL2_0_PORT105_QUADSPI_QUADSPI_IOFA5_IN                      (PORT_INPUT10_MODE)
#define SIUL2_0_PORT105_ETPU_A_ETPU_A_CH_19_IN                        (PORT_INPUT11_MODE)
#define SIUL2_0_PORT105_LPI2C1_LPI2C1_SCL_INOUT                       (PORT_INOUT2_MODE)
#define SIUL2_0_PORT105_FXIO_FXIO_D0_INOUT                            (PORT_INOUT3_MODE)
#define SIUL2_0_PORT105_EMIOS_0_EMIOS_0_CH_13_X_INOUT                 (PORT_INOUT6_MODE)
#define SIUL2_0_PORT105_FXIO_FXIO_D10_INOUT                           (PORT_INOUT7_MODE)
#define SIUL2_0_PORT105_QUADSPI_QUADSPI_IOFA5_INOUT                   (PORT_INOUT8_MODE)
#define SIUL2_0_PORT105_LPUART2_LPUART2_TX_INOUT                      (PORT_INOUT9_MODE)
#define SIUL2_0_PORT105_ETPU_B_ETPU_B_CH_27_INOUT                     (PORT_INOUT10_MODE)
#define SIUL2_0_PORT105_ETPU_A_ETPU_A_CH_19_INOUT                     (PORT_INOUT11_MODE)
#define SIUL2_0_PORT106_GPIO                                          (PORT_GPIO_MODE)
#define SIUL2_0_PORT106_EMAC_EMAC_MII_TXD3_OUT                        (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT106_EMIOS_0_EMIOS_0_CH_16_X_OUT                   (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT106_TRACE_TRACE_ETM_D3_OUT                        (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT106_LPSPI0_LPSPI0_SIN_OUT                         (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT106_SYSTEM_CLKOUT_RUN_OUT                         (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT106_QUADSPI_QUADSPI_SCKFA_OUT                     (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT106_ETPU_B_ETPU_B_CH_25_OUT                       (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT106_ETPU_A_ETPU_A_CH_17_OUT                       (PORT_ALT9_FUNC_MODE)
#define SIUL2_0_PORT106_SIUL_EIRQ_26_IN                               (PORT_INPUT1_MODE)
#define SIUL2_0_PORT106_EMIOS_0_EMIOS_0_CH_16_X_IN                    (PORT_INPUT2_MODE)
#define SIUL2_0_PORT106_LPSPI0_LPSPI0_SIN_IN                          (PORT_INPUT3_MODE)
#define SIUL2_0_PORT106_EMAC_EMAC_MII_RX_CLK_IN                       (PORT_INPUT4_MODE)
#define SIUL2_0_PORT106_QUADSPI_QUADSPI_SCKFA_IN                      (PORT_INPUT5_MODE)
#define SIUL2_0_PORT106_ETPU_B_ETPU_B_CH_25_IN                        (PORT_INPUT6_MODE)
#define SIUL2_0_PORT106_ETPU_A_ETPU_A_CH_17_IN                        (PORT_INPUT7_MODE)
#define SIUL2_0_PORT106_EMIOS_0_EMIOS_0_CH_16_X_INOUT                 (PORT_INOUT2_MODE)
#define SIUL2_0_PORT106_LPSPI0_LPSPI0_SIN_INOUT                       (PORT_INOUT5_MODE)
#define SIUL2_0_PORT106_QUADSPI_QUADSPI_SCKFA_INOUT                   (PORT_INOUT7_MODE)
#define SIUL2_0_PORT106_ETPU_B_ETPU_B_CH_25_INOUT                     (PORT_INOUT8_MODE)
#define SIUL2_0_PORT106_ETPU_A_ETPU_A_CH_17_INOUT                     (PORT_INOUT9_MODE)
#define SIUL2_0_PORT107_GPIO                                          (PORT_GPIO_MODE)
#define SIUL2_0_PORT107_EMAC_EMAC_MII_TXD2_OUT                        (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT107_EMIOS_0_EMIOS_0_CH_17_X_OUT                   (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT107_EMAC_EMAC_MII_RMII_TX_EN_OUT                  (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT107_TRACE_TRACE_ETM_D2_OUT                        (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT107_EMAC_EMAC_MII_RMII_TX_CLK_OUT                 (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT107_LPSPI0_LPSPI0_SCK_OUT                         (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT107_QUADSPI_QUADSPI_IOFA0_OUT                     (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT107_ETPU_B_ETPU_B_CH_24_OUT                       (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT107_ETPU_A_ETPU_A_CH_14_OUT                       (PORT_ALT9_FUNC_MODE)
#define SIUL2_0_PORT107_SIUL_EIRQ_27_IN                               (PORT_INPUT1_MODE)
#define SIUL2_0_PORT107_EMIOS_0_EMIOS_0_CH_17_X_IN                    (PORT_INPUT2_MODE)
#define SIUL2_0_PORT107_LPSPI0_LPSPI0_SCK_IN                          (PORT_INPUT3_MODE)
#define SIUL2_0_PORT107_EMAC_EMAC_MII_RMII_TX_CLK_IN                  (PORT_INPUT4_MODE)
#define SIUL2_0_PORT107_QUADSPI_QUADSPI_IOFA0_IN                      (PORT_INPUT5_MODE)
#define SIUL2_0_PORT107_LPUART2_LPUART2_CTS_IN                        (PORT_INPUT6_MODE)
#define SIUL2_0_PORT107_ETPU_B_ETPU_B_CH_24_IN                        (PORT_INPUT7_MODE)
#define SIUL2_0_PORT107_ETPU_A_ETPU_A_CH_14_IN                        (PORT_INPUT8_MODE)
#define SIUL2_0_PORT107_EMIOS_0_EMIOS_0_CH_17_X_INOUT                 (PORT_INOUT2_MODE)
#define SIUL2_0_PORT107_EMAC_EMAC_MII_RMII_TX_CLK_INOUT               (PORT_INOUT5_MODE)
#define SIUL2_0_PORT107_LPSPI0_LPSPI0_SCK_INOUT                       (PORT_INOUT6_MODE)
#define SIUL2_0_PORT107_QUADSPI_QUADSPI_IOFA0_INOUT                   (PORT_INOUT7_MODE)
#define SIUL2_0_PORT107_ETPU_B_ETPU_B_CH_24_INOUT                     (PORT_INOUT8_MODE)
#define SIUL2_0_PORT107_ETPU_A_ETPU_A_CH_14_INOUT                     (PORT_INOUT9_MODE)
#define SIUL2_0_PORT108_GPIO                                          (PORT_GPIO_MODE)
#define SIUL2_0_PORT108_EMAC_EMAC_MII_RMII_TX_CLK_OUT                 (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT108_EMIOS_0_EMIOS_0_CH_18_X_OUT                   (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT108_LPUART2_LPUART2_RTS_OUT                       (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT108_TRACE_TRACE_ETM_D1_OUT                        (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT108_EMAC_EMAC_MII_RMII_TX_EN_OUT                  (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT108_LPSPI0_LPSPI0_SOUT_OUT                        (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT108_QUADSPI_QUADSPI_IOFA2_OUT                     (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT108_SIUL_EIRQ_28_IN                               (PORT_INPUT1_MODE)
#define SIUL2_0_PORT108_EMIOS_0_EMIOS_0_CH_18_X_IN                    (PORT_INPUT2_MODE)
#define SIUL2_0_PORT108_LPI2C1_LPI2C1_HREQ_IN                         (PORT_INPUT3_MODE)
#define SIUL2_0_PORT108_LPSPI0_LPSPI0_SOUT_IN                         (PORT_INPUT4_MODE)
#define SIUL2_0_PORT108_EMAC_EMAC_MII_RMII_TX_CLK_IN                  (PORT_INPUT5_MODE)
#define SIUL2_0_PORT108_QUADSPI_QUADSPI_IOFA2_IN                      (PORT_INPUT6_MODE)
#define SIUL2_0_PORT108_EMAC_EMAC_MII_RMII_TX_CLK_INOUT               (PORT_INOUT1_MODE)
#define SIUL2_0_PORT108_EMIOS_0_EMIOS_0_CH_18_X_INOUT                 (PORT_INOUT2_MODE)
#define SIUL2_0_PORT108_LPSPI0_LPSPI0_SOUT_INOUT                      (PORT_INOUT6_MODE)
#define SIUL2_0_PORT108_QUADSPI_QUADSPI_IOFA2_INOUT                   (PORT_INOUT7_MODE)
#define SIUL2_0_PORT109_GPIO                                          (PORT_GPIO_MODE)
#define SIUL2_0_PORT109_LPSPI5_LPSPI5_SIN_OUT                         (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT109_EMIOS_0_EMIOS_0_CH_20_X_OUT                   (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT109_FXIO_FXIO_D7_OUT                              (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT109_LPI2C0_LPI2C0_SDA_OUT                         (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT109_EMAC_EMAC_PPS1_OUT                            (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT109_WKPU_WKPU_24_IN                               (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT109_SIUL_EIRQ_29_IN                               (PORT_INPUT1_MODE)
#define SIUL2_0_PORT109_EMIOS_0_EMIOS_0_CH_20_X_IN                    (PORT_INPUT2_MODE)
#define SIUL2_0_PORT109_EMAC_EMAC_PPS1_IN                             (PORT_INPUT3_MODE)
#define SIUL2_0_PORT109_FXIO_FXIO_D7_IN                               (PORT_INPUT4_MODE)
#define SIUL2_0_PORT109_LPUART1_LPUART1_RX_IN                         (PORT_INPUT5_MODE)
#define SIUL2_0_PORT109_LPI2C0_LPI2C0_SDA_IN                          (PORT_INPUT6_MODE)
#define SIUL2_0_PORT109_LPSPI5_LPSPI5_SIN_IN                          (PORT_INPUT7_MODE)
#define SIUL2_0_PORT109_LPSPI5_LPSPI5_SIN_INOUT                       (PORT_INOUT1_MODE)
#define SIUL2_0_PORT109_EMIOS_0_EMIOS_0_CH_20_X_INOUT                 (PORT_INOUT2_MODE)
#define SIUL2_0_PORT109_FXIO_FXIO_D7_INOUT                            (PORT_INOUT3_MODE)
#define SIUL2_0_PORT109_LPI2C0_LPI2C0_SDA_INOUT                       (PORT_INOUT4_MODE)
#define SIUL2_0_PORT109_EMAC_EMAC_PPS1_INOUT                          (PORT_INOUT5_MODE)
#define SIUL2_0_PORT110_GPIO                                          (PORT_GPIO_MODE)
#define SIUL2_0_PORT110_LPSPI5_LPSPI5_SCK_OUT                         (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT110_EMIOS_0_EMIOS_0_CH_21_X_OUT                   (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT110_LPUART1_LPUART1_TX_OUT                        (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT110_LPI2C0_LPI2C0_SCL_OUT                         (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT110_EMAC_EMAC_PPS0_OUT                            (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT110_CMP0_CMP0_RRT_OUT                             (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT110_SYSTEM_CLKOUT_RUN_OUT                         (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT110_CAN4_CAN4_TX_OUT                              (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT110_SIUL_EIRQ_30_IN                               (PORT_INPUT1_MODE)
#define SIUL2_0_PORT110_EMIOS_0_EMIOS_0_CH_21_X_IN                    (PORT_INPUT2_MODE)
#define SIUL2_0_PORT110_EMAC_EMAC_PPS0_IN                             (PORT_INPUT3_MODE)
#define SIUL2_0_PORT110_LPI2C0_LPI2C0_SCL_IN                          (PORT_INPUT4_MODE)
#define SIUL2_0_PORT110_LPSPI5_LPSPI5_SCK_IN                          (PORT_INPUT5_MODE)
#define SIUL2_0_PORT110_EMAC_EMAC_MII_RMII_RX_DV_RGMII_RXCTL_IN       (PORT_INPUT6_MODE)
#define SIUL2_0_PORT110_LPUART1_LPUART1_TX_IN                         (PORT_INPUT7_MODE)
#define SIUL2_0_PORT110_QUADSPI_QUADSPI_INTA_IN                       (PORT_INPUT8_MODE)
#define SIUL2_0_PORT110_LPSPI5_LPSPI5_SCK_INOUT                       (PORT_INOUT1_MODE)
#define SIUL2_0_PORT110_EMIOS_0_EMIOS_0_CH_21_X_INOUT                 (PORT_INOUT2_MODE)
#define SIUL2_0_PORT110_LPUART1_LPUART1_TX_INOUT                      (PORT_INOUT3_MODE)
#define SIUL2_0_PORT110_LPI2C0_LPI2C0_SCL_INOUT                       (PORT_INOUT4_MODE)
#define SIUL2_0_PORT110_EMAC_EMAC_PPS0_INOUT                          (PORT_INOUT5_MODE)
#define SIUL2_0_PORT111_GPIO                                          (PORT_GPIO_MODE)
#define SIUL2_0_PORT111_FXIO_FXIO_D6_OUT                              (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT111_EMIOS_0_EMIOS_0_CH_0_X_OUT                    (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT111_LPSPI0_LPSPI0_SCK_OUT                         (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT111_EMAC_EMAC_PPS2_OUT                            (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT111_FXIO_FXIO_D10_OUT                             (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT111_CMP0_CMP0_IN1_IN                              (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT111_CAN3_CAN3_RX_IN                               (PORT_INPUT1_MODE)
#define SIUL2_0_PORT111_SIUL_EIRQ_31_IN                               (PORT_INPUT2_MODE)
#define SIUL2_0_PORT111_EMIOS_0_EMIOS_0_CH_0_X_IN                     (PORT_INPUT3_MODE)
#define SIUL2_0_PORT111_EMAC_EMAC_PPS2_IN                             (PORT_INPUT4_MODE)
#define SIUL2_0_PORT111_FXIO_FXIO_D6_IN                               (PORT_INPUT5_MODE)
#define SIUL2_0_PORT111_FXIO_FXIO_D10_IN                              (PORT_INPUT6_MODE)
#define SIUL2_0_PORT111_LPUART0_LPUART0_RX_IN                         (PORT_INPUT7_MODE)
#define SIUL2_0_PORT111_LPSPI0_LPSPI0_SCK_IN                          (PORT_INPUT8_MODE)
#define SIUL2_0_PORT111_LPUART2_LPUART2_CTS_IN                        (PORT_INPUT9_MODE)
#define SIUL2_0_PORT111_FXIO_FXIO_D6_INOUT                            (PORT_INOUT1_MODE)
#define SIUL2_0_PORT111_EMIOS_0_EMIOS_0_CH_0_X_INOUT                  (PORT_INOUT2_MODE)
#define SIUL2_0_PORT111_LPSPI0_LPSPI0_SCK_INOUT                       (PORT_INOUT4_MODE)
#define SIUL2_0_PORT111_EMAC_EMAC_PPS2_INOUT                          (PORT_INOUT5_MODE)
#define SIUL2_0_PORT111_FXIO_FXIO_D10_INOUT                           (PORT_INOUT7_MODE)
#define SIUL2_0_PORT112_GPIO                                          (PORT_GPIO_MODE)
#define SIUL2_0_PORT112_EMIOS_0_EMIOS_0_CH_1_X_OUT                    (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT112_EMAC_EMAC_MII_RMII_MDIO_OUT                   (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT112_LPSPI0_LPSPI0_SIN_OUT                         (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT112_LPUART2_LPUART2_RTS_OUT                       (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT112_LPUART0_LPUART0_TX_OUT                        (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT112_CMP0_CMP0_IN5_IN                              (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT112_EMIOS_0_EMIOS_0_CH_1_X_IN                     (PORT_INPUT1_MODE)
#define SIUL2_0_PORT112_LPSPI0_LPSPI0_SIN_IN                          (PORT_INPUT2_MODE)
#define SIUL2_0_PORT112_EMAC_EMAC_MII_RMII_MDIO_IN                    (PORT_INPUT3_MODE)
#define SIUL2_0_PORT112_LPUART0_LPUART0_TX_IN                         (PORT_INPUT4_MODE)
#define SIUL2_0_PORT112_EMIOS_0_EMIOS_0_CH_1_X_INOUT                  (PORT_INOUT2_MODE)
#define SIUL2_0_PORT112_EMAC_EMAC_MII_RMII_MDIO_INOUT                 (PORT_INOUT3_MODE)
#define SIUL2_0_PORT112_LPSPI0_LPSPI0_SIN_INOUT                       (PORT_INOUT4_MODE)
#define SIUL2_0_PORT112_LPUART0_LPUART0_TX_INOUT                      (PORT_INOUT8_MODE)
#define SIUL2_0_PORT113_GPIO                                          (PORT_GPIO_MODE)
#define SIUL2_0_PORT113_LPSPI5_LPSPI5_PCS0_OUT                        (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT113_EMIOS_0_EMIOS_0_CH_18_X_OUT                   (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT113_EMAC_EMAC_MII_RMII_MDC_OUT                    (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT113_LPSPI3_LPSPI3_PCS0_OUT                        (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT113_FXIO_FXIO_D9_OUT                              (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT113_EMAC_EMAC_PPS2_OUT                            (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT113_CAN5_CAN5_RX_IN                               (PORT_INPUT1_MODE)
#define SIUL2_0_PORT113_SIUL_EIRQ_24_IN                               (PORT_INPUT2_MODE)
#define SIUL2_0_PORT113_EMIOS_0_EMIOS_0_CH_18_X_IN                    (PORT_INPUT3_MODE)
#define SIUL2_0_PORT113_EMAC_EMAC_PPS2_IN                             (PORT_INPUT4_MODE)
#define SIUL2_0_PORT113_FXIO_FXIO_D9_IN                               (PORT_INPUT5_MODE)
#define SIUL2_0_PORT113_LPUART2_LPUART2_RX_IN                         (PORT_INPUT6_MODE)
#define SIUL2_0_PORT113_LPSPI3_LPSPI3_PCS0_IN                         (PORT_INPUT7_MODE)
#define SIUL2_0_PORT113_LPSPI5_LPSPI5_PCS0_IN                         (PORT_INPUT8_MODE)
#define SIUL2_0_PORT113_LPSPI5_LPSPI5_PCS0_INOUT                      (PORT_INOUT1_MODE)
#define SIUL2_0_PORT113_EMIOS_0_EMIOS_0_CH_18_X_INOUT                 (PORT_INOUT2_MODE)
#define SIUL2_0_PORT113_LPSPI3_LPSPI3_PCS0_INOUT                      (PORT_INOUT5_MODE)
#define SIUL2_0_PORT113_FXIO_FXIO_D9_INOUT                            (PORT_INOUT6_MODE)
#define SIUL2_0_PORT113_EMAC_EMAC_PPS2_INOUT                          (PORT_INOUT7_MODE)
#define SIUL2_0_PORT114_GPIO                                          (PORT_GPIO_MODE)
#define SIUL2_0_PORT114_CAN2_CAN2_TX_OUT                              (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT114_FXIO_FXIO_D2_OUT                              (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT114_EMIOS_0_EMIOS_0_CH_15_X_OUT                   (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT114_ETPU_B_ETPU_B_CH_25_OUT                       (PORT_ALT9_FUNC_MODE)
#define SIUL2_0_PORT114_ETPU_A_ETPU_A_CH_17_OUT                       (PORT_ALT10_FUNC_MODE)
#define SIUL2_0_PORT114_LCU1_LCU1_OUT1_OUT                            (PORT_ALT11_FUNC_MODE)
#define SIUL2_0_PORT114_MSC0_DSPI_MSC0_SCK_OUT                        (PORT_ALT12_FUNC_MODE)
#define SIUL2_0_PORT114_EMIOS_0_EMIOS_0_CH_15_X_IN                    (PORT_INPUT1_MODE)
#define SIUL2_0_PORT114_FXIO_FXIO_D2_IN                               (PORT_INPUT2_MODE)
#define SIUL2_0_PORT114_ETPU_B_ETPU_B_CH_25_IN                        (PORT_INPUT3_MODE)
#define SIUL2_0_PORT114_SDADC_3_EXT_CLKIN3_IN                         (PORT_INPUT4_MODE)
#define SIUL2_0_PORT114_ETPU_A_ETPU_A_CH_17_IN                        (PORT_INPUT5_MODE)
#define SIUL2_0_PORT114_FXIO_FXIO_D2_INOUT                            (PORT_INOUT3_MODE)
#define SIUL2_0_PORT114_EMIOS_0_EMIOS_0_CH_15_X_INOUT                 (PORT_INOUT8_MODE)
#define SIUL2_0_PORT114_ETPU_B_ETPU_B_CH_25_INOUT                     (PORT_INOUT9_MODE)
#define SIUL2_0_PORT114_ETPU_A_ETPU_A_CH_17_INOUT                     (PORT_INOUT10_MODE)
#define SIUL2_0_PORT115_GPIO                                          (PORT_GPIO_MODE)
#define SIUL2_0_PORT115_FXIO_FXIO_D3_OUT                              (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT115_ETPU_B_ETPU_B_CH_27_OUT                       (PORT_ALT9_FUNC_MODE)
#define SIUL2_0_PORT115_ETPU_A_ETPU_A_CH_19_OUT                       (PORT_ALT10_FUNC_MODE)
#define SIUL2_0_PORT115_LCU1_LCU1_OUT3_OUT                            (PORT_ALT11_FUNC_MODE)
#define SIUL2_0_PORT115_EMIOS_0_EMIOS_0_CH_0_X_OUT                    (PORT_ALT14_FUNC_MODE)
#define SIUL2_0_PORT115_MSC0_DSPI_MSC0_PCS_0_OUT                      (PORT_ALT15_FUNC_MODE)
#define SIUL2_0_PORT115_CAN2_CAN2_RX_IN                               (PORT_INPUT1_MODE)
#define SIUL2_0_PORT115_EMIOS_0_EMIOS_0_CH_0_X_IN                     (PORT_INPUT2_MODE)
#define SIUL2_0_PORT115_FXIO_FXIO_D3_IN                               (PORT_INPUT3_MODE)
#define SIUL2_0_PORT115_ETPU_B_ETPU_B_CH_27_IN                        (PORT_INPUT4_MODE)
#define SIUL2_0_PORT115_SDADC_3_EXT_DATA3_IN                          (PORT_INPUT5_MODE)
#define SIUL2_0_PORT115_ETPU_A_ETPU_A_CH_19_IN                        (PORT_INPUT6_MODE)
#define SIUL2_0_PORT115_FXIO_FXIO_D3_INOUT                            (PORT_INOUT3_MODE)
#define SIUL2_0_PORT115_ETPU_B_ETPU_B_CH_27_INOUT                     (PORT_INOUT9_MODE)
#define SIUL2_0_PORT115_ETPU_A_ETPU_A_CH_19_INOUT                     (PORT_INOUT10_MODE)
#define SIUL2_0_PORT115_EMIOS_0_EMIOS_0_CH_0_X_INOUT                  (PORT_INOUT14_MODE)
#define SIUL2_0_PORT116_GPIO                                          (PORT_GPIO_MODE)
#define SIUL2_0_PORT116_FXIO_FXIO_D25_OUT                             (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT116_LPSPI1_LPSPI1_PCS2_OUT                        (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT116_LPSPI3_LPSPI3_SIN_OUT                         (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT116_ETPU_B_ETPU_B_CH_15_OUT                       (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT116_ETPU_B_ETPU_B_CH_3_OUT                        (PORT_ALT10_FUNC_MODE)
#define SIUL2_0_PORT116_LCU0_LCU0_OUT4_OUT                            (PORT_ALT11_FUNC_MODE)
#define SIUL2_0_PORT116_ETPU_A_ETPU_A_CH_11_OUT                       (PORT_ALT12_FUNC_MODE)
#define SIUL2_0_PORT116_LPSPI0_LPSPI0_PCS6_OUT                        (PORT_ALT13_FUNC_MODE)
#define SIUL2_0_PORT116_EMIOS_0_EMIOS_0_CH_17_X_OUT                   (PORT_ALT14_FUNC_MODE)
#define SIUL2_0_PORT116_ADC0_ADC0_S22_IN                              (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT116_WKPU_WKPU_54_IN                               (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT116_ADC1_ADC1_X_2_IN                              (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT116_FLEXPWM_0_PWM_0_FAULT_2_IN                    (PORT_INPUT1_MODE)
#define SIUL2_0_PORT116_SIUL_EIRQ_25_IN                               (PORT_INPUT2_MODE)
#define SIUL2_0_PORT116_EMIOS_0_EMIOS_0_CH_17_X_IN                    (PORT_INPUT3_MODE)
#define SIUL2_0_PORT116_FXIO_FXIO_D25_IN                              (PORT_INPUT4_MODE)
#define SIUL2_0_PORT116_LPSPI0_LPSPI0_PCS6_IN                         (PORT_INPUT5_MODE)
#define SIUL2_0_PORT116_LPSPI1_LPSPI1_PCS2_IN                         (PORT_INPUT6_MODE)
#define SIUL2_0_PORT116_LPSPI3_LPSPI3_SIN_IN                          (PORT_INPUT7_MODE)
#define SIUL2_0_PORT116_TRGMUX_TRGMUX_IN2_IN                          (PORT_INPUT8_MODE)
#define SIUL2_0_PORT116_FLEXPWM_0_PWM_0_EXT_FORCE_IN                  (PORT_INPUT9_MODE)
#define SIUL2_0_PORT116_ETPU_A_ETPU_A_CH_11_IN                        (PORT_INPUT10_MODE)
#define SIUL2_0_PORT116_ETPU_B_ETPU_B_CH_15_IN                        (PORT_INPUT11_MODE)
#define SIUL2_0_PORT116_ETPU_B_ETPU_B_CH_3_IN                         (PORT_INPUT12_MODE)
#define SIUL2_0_PORT116_FXIO_FXIO_D25_INOUT                           (PORT_INOUT3_MODE)
#define SIUL2_0_PORT116_LPSPI1_LPSPI1_PCS2_INOUT                      (PORT_INOUT5_MODE)
#define SIUL2_0_PORT116_LPSPI3_LPSPI3_SIN_INOUT                       (PORT_INOUT6_MODE)
#define SIUL2_0_PORT116_ETPU_B_ETPU_B_CH_15_INOUT                     (PORT_INOUT8_MODE)
#define SIUL2_0_PORT116_ETPU_B_ETPU_B_CH_3_INOUT                      (PORT_INOUT10_MODE)
#define SIUL2_0_PORT116_ETPU_A_ETPU_A_CH_11_INOUT                     (PORT_INOUT12_MODE)
#define SIUL2_0_PORT116_LPSPI0_LPSPI0_PCS6_INOUT                      (PORT_INOUT13_MODE)
#define SIUL2_0_PORT116_EMIOS_0_EMIOS_0_CH_17_X_INOUT                 (PORT_INOUT14_MODE)
#define SIUL2_0_PORT117_GPIO                                          (PORT_GPIO_MODE)
#define SIUL2_0_PORT117_FXIO_FXIO_D26_OUT                             (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT117_LCU0_LCU0_OUT4_OUT                            (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT117_ETPU_A_ETPU_A_CH_7_OUT                        (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT117_LCU0_LCU0_OUT10_OUT                           (PORT_ALT9_FUNC_MODE)
#define SIUL2_0_PORT117_FLEXPWM_0_PWM_0_X_2_OUT                       (PORT_ALT11_FUNC_MODE)
#define SIUL2_0_PORT117_LCU0_LCU0_OUT0_OUT                            (PORT_ALT12_FUNC_MODE)
#define SIUL2_0_PORT117_ETPU_A_ETPU_A_CH_2_OUT                        (PORT_ALT13_FUNC_MODE)
#define SIUL2_0_PORT117_LPSPI0_LPSPI0_PCS7_OUT                        (PORT_ALT14_FUNC_MODE)
#define SIUL2_0_PORT117_MSC0_DSPI_MSC0_PCS_1_OUT                      (PORT_ALT15_FUNC_MODE)
#define SIUL2_0_PORT117_ADC1_ADC1_S20_IN                              (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT117_ADC2_ADC2_S20_IN                              (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT117_FLEXPWM_0_PWM_0_X_2_IN                        (PORT_INPUT1_MODE)
#define SIUL2_0_PORT117_SIUL_EIRQ_26_IN                               (PORT_INPUT2_MODE)
#define SIUL2_0_PORT117_FXIO_FXIO_D26_IN                              (PORT_INPUT3_MODE)
#define SIUL2_0_PORT117_LPSPI0_LPSPI0_PCS7_IN                         (PORT_INPUT4_MODE)
#define SIUL2_0_PORT117_ETPU_A_ETPU_A_CH_2_IN                         (PORT_INPUT5_MODE)
#define SIUL2_0_PORT117_ETPU_A_ETPU_A_CH_7_IN                         (PORT_INPUT6_MODE)
#define SIUL2_0_PORT117_FXIO_FXIO_D26_INOUT                           (PORT_INOUT3_MODE)
#define SIUL2_0_PORT117_ETPU_A_ETPU_A_CH_7_INOUT                      (PORT_INOUT8_MODE)
#define SIUL2_0_PORT117_FLEXPWM_0_PWM_0_X_2_INOUT                     (PORT_INOUT11_MODE)
#define SIUL2_0_PORT117_ETPU_A_ETPU_A_CH_2_INOUT                      (PORT_INOUT13_MODE)
#define SIUL2_0_PORT117_LPSPI0_LPSPI0_PCS7_INOUT                      (PORT_INOUT14_MODE)
#define SIUL2_0_PORT118_GPIO                                          (PORT_GPIO_MODE)
#define SIUL2_0_PORT118_FXIO_FXIO_D27_OUT                             (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT118_LCU0_LCU0_OUT5_OUT                            (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT118_ETPU_B_ETPU_B_CH_0_OUT                        (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT118_FLEXPWM_0_PWM_0_B_3_OUT                       (PORT_ALT9_FUNC_MODE)
#define SIUL2_0_PORT118_LCU0_LCU0_OUT7_OUT                            (PORT_ALT10_FUNC_MODE)
#define SIUL2_0_PORT118_EMIOS_0_EMIOS_0_CH_19_X_OUT                   (PORT_ALT11_FUNC_MODE)
#define SIUL2_0_PORT118_ADC2_ADC2_S18_IN                              (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT118_ADC1_ADC1_S18_IN                              (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT118_SIUL_EIRQ_27_IN                               (PORT_INPUT1_MODE)
#define SIUL2_0_PORT118_EMIOS_0_EMIOS_0_CH_19_X_IN                    (PORT_INPUT2_MODE)
#define SIUL2_0_PORT118_FXIO_FXIO_D27_IN                              (PORT_INPUT3_MODE)
#define SIUL2_0_PORT118_FLEXPWM_0_PWM_0_B_3_IN                        (PORT_INPUT4_MODE)
#define SIUL2_0_PORT118_ETPU_B_ETPU_B_TCRCLK_IN                       (PORT_INPUT5_MODE)
#define SIUL2_0_PORT118_ETPU_B_ETPU_B_CH_0_IN                         (PORT_INPUT6_MODE)
#define SIUL2_0_PORT118_FXIO_FXIO_D27_INOUT                           (PORT_INOUT3_MODE)
#define SIUL2_0_PORT118_ETPU_B_ETPU_B_CH_0_INOUT                      (PORT_INOUT8_MODE)
#define SIUL2_0_PORT118_FLEXPWM_0_PWM_0_B_3_INOUT                     (PORT_INOUT9_MODE)
#define SIUL2_0_PORT118_EMIOS_0_EMIOS_0_CH_19_X_INOUT                 (PORT_INOUT11_MODE)
#define SIUL2_0_PORT119_GPIO                                          (PORT_GPIO_MODE)
#define SIUL2_0_PORT119_FXIO_FXIO_D28_OUT                             (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT119_HSE_HSE_TAMPER_LOOP_OUT0_OUT                  (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT119_LCU0_LCU0_OUT10_OUT                           (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT119_ETPU_A_ETPU_A_CH_4_OUT                        (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT119_LCU0_LCU0_OUT2_OUT                            (PORT_ALT9_FUNC_MODE)
#define SIUL2_0_PORT119_FLEXPWM_0_PWM_0_B_1_OUT                       (PORT_ALT10_FUNC_MODE)
#define SIUL2_0_PORT119_LPSPI0_LPSPI0_PCS4_OUT                        (PORT_ALT11_FUNC_MODE)
#define SIUL2_0_PORT119_WKPU_WKPU_50_IN                               (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT119_ADC0_ADC0_S16_IN                              (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT119_ADC2_ADC2_S14_IN                              (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT119_SIUL_EIRQ_28_IN                               (PORT_INPUT1_MODE)
#define SIUL2_0_PORT119_FXIO_FXIO_D28_IN                              (PORT_INPUT2_MODE)
#define SIUL2_0_PORT119_LPSPI0_LPSPI0_PCS4_IN                         (PORT_INPUT3_MODE)
#define SIUL2_0_PORT119_FLEXPWM_0_PWM_0_B_1_IN                        (PORT_INPUT4_MODE)
#define SIUL2_0_PORT119_ETPU_A_ETPU_A_CH_4_IN                         (PORT_INPUT5_MODE)
#define SIUL2_0_PORT119_FXIO_FXIO_D28_INOUT                           (PORT_INOUT3_MODE)
#define SIUL2_0_PORT119_ETPU_A_ETPU_A_CH_4_INOUT                      (PORT_INOUT8_MODE)
#define SIUL2_0_PORT119_FLEXPWM_0_PWM_0_B_1_INOUT                     (PORT_INOUT10_MODE)
#define SIUL2_0_PORT119_LPSPI0_LPSPI0_PCS4_INOUT                      (PORT_INOUT11_MODE)
#define SIUL2_0_PORT120_GPIO                                          (PORT_GPIO_MODE)
#define SIUL2_0_PORT120_FXIO_FXIO_D29_OUT                             (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT120_LCU0_LCU0_OUT11_OUT                           (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT120_ETPU_A_ETPU_A_CH_1_OUT                        (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT120_LCU0_LCU0_OUT1_OUT                            (PORT_ALT10_FUNC_MODE)
#define SIUL2_0_PORT120_FLEXPWM_0_PWM_0_A_0_OUT                       (PORT_ALT11_FUNC_MODE)
#define SIUL2_0_PORT120_LPSPI0_LPSPI0_PCS5_OUT                        (PORT_ALT12_FUNC_MODE)
#define SIUL2_0_PORT120_ADC1_ADC1_S14_IN                              (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT120_ADC1_ADC1_X_0_IN                              (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT120_SIUL_EIRQ_29_IN                               (PORT_INPUT1_MODE)
#define SIUL2_0_PORT120_FXIO_FXIO_D29_IN                              (PORT_INPUT2_MODE)
#define SIUL2_0_PORT120_LPSPI0_LPSPI0_PCS5_IN                         (PORT_INPUT3_MODE)
#define SIUL2_0_PORT120_HSE_HSE_TAMPER_EXTIN0_IN                      (PORT_INPUT4_MODE)
#define SIUL2_0_PORT120_FLEXPWM_0_PWM_0_A_0_IN                        (PORT_INPUT5_MODE)
#define SIUL2_0_PORT120_ETPU_A_ETPU_A_CH_1_IN                         (PORT_INPUT6_MODE)
#define SIUL2_0_PORT120_FXIO_FXIO_D29_INOUT                           (PORT_INOUT3_MODE)
#define SIUL2_0_PORT120_ETPU_A_ETPU_A_CH_1_INOUT                      (PORT_INOUT8_MODE)
#define SIUL2_0_PORT120_FLEXPWM_0_PWM_0_A_0_INOUT                     (PORT_INOUT11_MODE)
#define SIUL2_0_PORT120_LPSPI0_LPSPI0_PCS5_INOUT                      (PORT_INOUT12_MODE)
#define SIUL2_0_PORT121_GPIO                                          (PORT_GPIO_MODE)
#define SIUL2_0_PORT121_EMIOS_0_EMIOS_0_CH_1_X_OUT                    (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT121_ETPU_A_ETPU_A_CH_15_OUT                       (PORT_ALT9_FUNC_MODE)
#define SIUL2_0_PORT121_ETPU_B_ETPU_B_CH_10_OUT                       (PORT_ALT10_FUNC_MODE)
#define SIUL2_0_PORT121_ETPU_B_ETPU_B_CH_10_IN                        (PORT_INPUT1_MODE)
#define SIUL2_0_PORT121_EMIOS_0_EMIOS_0_CH_1_X_IN                     (PORT_INPUT2_MODE)
#define SIUL2_0_PORT121_TRACE_EVTI_1_IN                               (PORT_INPUT3_MODE)
#define SIUL2_0_PORT121_ETPU_A_ETPU_A_CH_15_IN                        (PORT_INPUT4_MODE)
#define SIUL2_0_PORT121_EMIOS_0_EMIOS_0_CH_1_X_INOUT                  (PORT_INOUT8_MODE)
#define SIUL2_0_PORT121_ETPU_A_ETPU_A_CH_15_INOUT                     (PORT_INOUT9_MODE)
#define SIUL2_0_PORT121_ETPU_B_ETPU_B_CH_10_INOUT                     (PORT_INOUT10_MODE)
#define SIUL2_0_PORT122_GPIO                                          (PORT_GPIO_MODE)
#define SIUL2_0_PORT122_ADC5_ADC5_P3_IN                               (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT122_ADC6_ADC6_P2_IN                               (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT122_SDADC_2_SDADC2_AN_1_IN                        (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT122_EMIOS_0_EMIOS_0_CH_23_X_IN                    (PORT_INPUT1_MODE)
#define SIUL2_0_PORT122_FXIO_FXIO_D7_IN                               (PORT_INPUT2_MODE)
#define SIUL2_0_PORT122_FXIO_FXIO_D30_IN                              (PORT_INPUT3_MODE)
#define SIUL2_0_PORT122_LPSPI5_LPSPI5_SCK_IN                          (PORT_INPUT4_MODE)
#define SIUL2_0_PORT123_GPIO                                          (PORT_GPIO_MODE)
#define SIUL2_0_PORT123_WKPU_WKPU_51_IN                               (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT123_ADC4_ADC4_P6_IN                               (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT123_ADC5_ADC5_P2_IN                               (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT123_SDADC_2_SDADC2_AN_2_IN                        (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT123_SIUL_EIRQ_30_IN                               (PORT_INPUT1_MODE)
#define SIUL2_0_PORT123_FXIO_FXIO_D31_IN                              (PORT_INPUT2_MODE)
#define SIUL2_0_PORT123_LPSPI5_LPSPI5_SOUT_IN                         (PORT_INPUT3_MODE)
#define SIUL2_0_PORT124_GPIO                                          (PORT_GPIO_MODE)
#define SIUL2_0_PORT124_ADC5_ADC5_P1_IN                               (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT124_ADC6_ADC6_P7_IN                               (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT124_SDADC_3_SDADC3_AN_0_IN                        (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT124_SIUL_EIRQ_31_IN                               (PORT_INPUT1_MODE)
#define SIUL2_0_PORT124_LPSPI5_LPSPI5_SIN_IN                          (PORT_INPUT2_MODE)
#define SIUL2_0_PORT125_GPIO                                          (PORT_GPIO_MODE)
#define SIUL2_0_PORT125_WKPU_WKPU_52_IN                               (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT125_ADC5_ADC5_P7_IN                               (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT125_ADC6_ADC6_P5_IN                               (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT125_SDADC_3_SDADC3_AN_2_IN                        (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT125_CAN0_CAN0_RX_IN                               (PORT_INPUT1_MODE)
#define SIUL2_0_PORT125_LPSPI5_LPSPI5_PCS2_IN                         (PORT_INPUT2_MODE)
#define SIUL2_0_PORT126_GPIO                                          (PORT_GPIO_MODE)
#define SIUL2_0_PORT126_LCU0_LCU0_OUT8_OUT                            (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT126_LPSPI5_LPSPI5_PCS3_OUT                        (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT126_CAN1_CAN1_TX_OUT                              (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT126_ETPU_A_ETPU_A_CH_16_OUT                       (PORT_ALT9_FUNC_MODE)
#define SIUL2_0_PORT126_LPSPI5_LPSPI5_PCS3_IN                         (PORT_INPUT1_MODE)
#define SIUL2_0_PORT126_ETPU_A_ETPU_A_CH_16_IN                        (PORT_INPUT2_MODE)
#define SIUL2_0_PORT126_LPSPI5_LPSPI5_PCS3_INOUT                      (PORT_INOUT6_MODE)
#define SIUL2_0_PORT126_ETPU_A_ETPU_A_CH_16_INOUT                     (PORT_INOUT9_MODE)
#define SIUL2_0_PORT127_GPIO                                          (PORT_GPIO_MODE)
#define SIUL2_0_PORT127_FXIO_FXIO_D6_OUT                              (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT127_LCU0_LCU0_OUT9_OUT                            (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT127_ETPU_A_ETPU_A_CH_8_OUT                        (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT127_WKPU_WKPU_53_IN                               (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT127_CAN1_CAN1_RX_IN                               (PORT_INPUT1_MODE)
#define SIUL2_0_PORT127_FXIO_FXIO_D6_IN                               (PORT_INPUT2_MODE)
#define SIUL2_0_PORT127_ETPU_A_ETPU_A_CH_8_IN                         (PORT_INPUT3_MODE)
#define SIUL2_0_PORT127_FXIO_FXIO_D6_INOUT                            (PORT_INOUT3_MODE)
#define SIUL2_0_PORT127_ETPU_A_ETPU_A_CH_8_INOUT                      (PORT_INOUT6_MODE)
#define SIUL2_0_PORT128_GPIO                                          (PORT_GPIO_MODE)
#define SIUL2_0_PORT128_LPSPI0_LPSPI0_SIN_OUT                         (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT128_FXIO_FXIO_D3_OUT                              (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT128_ETPU_A_ETPU_A_CH_1_OUT                        (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT128_ETPU_B_ETPU_B_CH_4_OUT                        (PORT_ALT9_FUNC_MODE)
#define SIUL2_0_PORT128_LCU0_LCU0_OUT11_OUT                           (PORT_ALT10_FUNC_MODE)
#define SIUL2_0_PORT128_CMP0_CMP0_OUT_OUT                             (PORT_ALT11_FUNC_MODE)
#define SIUL2_0_PORT128_WKPU_WKPU_26_IN                               (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT128_ADC3_ADC3_P0_IN                               (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT128_ADC1_ADC1_P4_IN                               (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT128_SIUL_EIRQ_0_IN                                (PORT_INPUT1_MODE)
#define SIUL2_0_PORT128_FXIO_FXIO_D3_IN                               (PORT_INPUT2_MODE)
#define SIUL2_0_PORT128_LPUART3_LPUART3_RX_IN                         (PORT_INPUT3_MODE)
#define SIUL2_0_PORT128_LPSPI0_LPSPI0_SIN_IN                          (PORT_INPUT4_MODE)
#define SIUL2_0_PORT128_ETPU_A_ETPU_A_CH_1_IN                         (PORT_INPUT5_MODE)
#define SIUL2_0_PORT128_ETPU_B_ETPU_B_CH_4_IN                         (PORT_INPUT6_MODE)
#define SIUL2_0_PORT128_LPSPI0_LPSPI0_SIN_INOUT                       (PORT_INOUT2_MODE)
#define SIUL2_0_PORT128_FXIO_FXIO_D3_INOUT                            (PORT_INOUT3_MODE)
#define SIUL2_0_PORT128_ETPU_A_ETPU_A_CH_1_INOUT                      (PORT_INOUT8_MODE)
#define SIUL2_0_PORT128_ETPU_B_ETPU_B_CH_4_INOUT                      (PORT_INOUT9_MODE)
#define SIUL2_0_PORT129_GPIO                                          (PORT_GPIO_MODE)
#define SIUL2_0_PORT129_LPSPI0_LPSPI0_SCK_OUT                         (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT129_FXIO_FXIO_D2_OUT                              (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT129_LPUART3_LPUART3_TX_OUT                        (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT129_LPUART1_LPUART1_DTR_B_OUT                     (PORT_ALT9_FUNC_MODE)
#define SIUL2_0_PORT129_ETPU_A_ETPU_A_CH_2_OUT                        (PORT_ALT10_FUNC_MODE)
#define SIUL2_0_PORT129_ETPU_B_ETPU_B_CH_2_OUT                        (PORT_ALT11_FUNC_MODE)
#define SIUL2_0_PORT129_CMP1_CMP1_OUT_OUT                             (PORT_ALT12_FUNC_MODE)
#define SIUL2_0_PORT129_ADC1_ADC1_P6_IN                               (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT129_ADC2_ADC2_P7_IN                               (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT129_SIUL_EIRQ_1_IN                                (PORT_INPUT1_MODE)
#define SIUL2_0_PORT129_FXIO_FXIO_D2_IN                               (PORT_INPUT2_MODE)
#define SIUL2_0_PORT129_LPSPI0_LPSPI0_SCK_IN                          (PORT_INPUT3_MODE)
#define SIUL2_0_PORT129_LPUART3_LPUART3_TX_IN                         (PORT_INPUT4_MODE)
#define SIUL2_0_PORT129_ETPU_A_ETPU_A_CH_2_IN                         (PORT_INPUT5_MODE)
#define SIUL2_0_PORT129_ETPU_B_ETPU_B_CH_2_IN                         (PORT_INPUT6_MODE)
#define SIUL2_0_PORT129_LPSPI0_LPSPI0_SCK_INOUT                       (PORT_INOUT2_MODE)
#define SIUL2_0_PORT129_FXIO_FXIO_D2_INOUT                            (PORT_INOUT3_MODE)
#define SIUL2_0_PORT129_LPUART3_LPUART3_TX_INOUT                      (PORT_INOUT8_MODE)
#define SIUL2_0_PORT129_ETPU_A_ETPU_A_CH_2_INOUT                      (PORT_INOUT10_MODE)
#define SIUL2_0_PORT129_ETPU_B_ETPU_B_CH_2_INOUT                      (PORT_INOUT11_MODE)
#define SIUL2_0_PORT130_GPIO                                          (PORT_GPIO_MODE)
#define SIUL2_0_PORT130_WKPU_WKPU_27_IN                               (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT130_ADC3_ADC3_P2_IN                               (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT130_SDADC_0_SDADC0_AN_0_IN                        (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT130_ADC2_ADC2_S12_IN                              (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT130_SIUL_EIRQ_2_IN                                (PORT_INPUT1_MODE)
#define SIUL2_0_PORT130_EMIOS_0_EMIOS_0_CH_3_X_IN                     (PORT_INPUT2_MODE)
#define SIUL2_0_PORT130_FXIO_FXIO_D13_IN                              (PORT_INPUT3_MODE)
#define SIUL2_0_PORT130_LPSPI0_LPSPI0_SOUT_IN                         (PORT_INPUT4_MODE)
#define SIUL2_0_PORT130_LPUART1_LPUART1_CTS_IN                        (PORT_INPUT5_MODE)
#define SIUL2_0_PORT132_GPIO                                          (PORT_GPIO_MODE)
#define SIUL2_0_PORT132_LPSPI0_LPSPI0_PCS0_OUT                        (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT132_LPSPI1_LPSPI1_PCS1_OUT                        (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT132_EMIOS_0_EMIOS_0_CH_18_X_OUT                   (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT132_FXIO_FXIO_D6_OUT                              (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT132_LCU0_LCU0_OUT7_OUT                            (PORT_ALT9_FUNC_MODE)
#define SIUL2_0_PORT132_ETPU_B_ETPU_B_CH_6_OUT                        (PORT_ALT10_FUNC_MODE)
#define SIUL2_0_PORT132_ETPU_A_ETPU_A_CH_12_OUT                       (PORT_ALT11_FUNC_MODE)
#define SIUL2_0_PORT132_ADC1_ADC1_S9_IN                               (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT132_ADC2_ADC2_P2_IN                               (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT132_SIUL_EIRQ_4_IN                                (PORT_INPUT1_MODE)
#define SIUL2_0_PORT132_EMIOS_0_EMIOS_0_CH_18_X_IN                    (PORT_INPUT2_MODE)
#define SIUL2_0_PORT132_FXIO_FXIO_D6_IN                               (PORT_INPUT3_MODE)
#define SIUL2_0_PORT132_LPSPI0_LPSPI0_PCS0_IN                         (PORT_INPUT4_MODE)
#define SIUL2_0_PORT132_LPSPI1_LPSPI1_PCS1_IN                         (PORT_INPUT5_MODE)
#define SIUL2_0_PORT132_ETPU_B_ETPU_B_CH_6_IN                         (PORT_INPUT6_MODE)
#define SIUL2_0_PORT132_ETPU_A_ETPU_A_CH_12_IN                        (PORT_INPUT7_MODE)
#define SIUL2_0_PORT132_LPSPI0_LPSPI0_PCS0_INOUT                      (PORT_INOUT1_MODE)
#define SIUL2_0_PORT132_LPSPI1_LPSPI1_PCS1_INOUT                      (PORT_INOUT2_MODE)
#define SIUL2_0_PORT132_EMIOS_0_EMIOS_0_CH_18_X_INOUT                 (PORT_INOUT4_MODE)
#define SIUL2_0_PORT132_FXIO_FXIO_D6_INOUT                            (PORT_INOUT6_MODE)
#define SIUL2_0_PORT132_ETPU_B_ETPU_B_CH_6_INOUT                      (PORT_INOUT10_MODE)
#define SIUL2_0_PORT132_ETPU_A_ETPU_A_CH_12_INOUT                     (PORT_INOUT11_MODE)
#define SIUL2_0_PORT133_GPIO                                          (PORT_GPIO_MODE)
#define SIUL2_0_PORT133_EMIOS_0_EMIOS_0_CH_19_X_OUT                   (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT133_FXIO_FXIO_D7_OUT                              (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT133_TRGMUX_TRGMUX_OUT0_OUT                        (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT133_LCU0_LCU0_OUT6_OUT                            (PORT_ALT9_FUNC_MODE)
#define SIUL2_0_PORT133_LPSPI1_LPSPI1_PCS3_OUT                        (PORT_ALT10_FUNC_MODE)
#define SIUL2_0_PORT133_ETPU_B_ETPU_B_CH_5_OUT                        (PORT_ALT11_FUNC_MODE)
#define SIUL2_0_PORT133_ETPU_A_ETPU_A_CH_11_OUT                       (PORT_ALT12_FUNC_MODE)
#define SIUL2_0_PORT133_WKPU_WKPU_32_IN                               (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT133_ADC1_ADC1_S8_IN                               (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT133_ADC2_ADC2_P3_IN                               (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT133_SIUL_EIRQ_5_IN                                (PORT_INPUT1_MODE)
#define SIUL2_0_PORT133_EMIOS_0_EMIOS_0_CH_19_X_IN                    (PORT_INPUT2_MODE)
#define SIUL2_0_PORT133_FXIO_FXIO_D7_IN                               (PORT_INPUT3_MODE)
#define SIUL2_0_PORT133_LPSPI1_LPSPI1_PCS3_IN                         (PORT_INPUT4_MODE)
#define SIUL2_0_PORT133_ETPU_A_ETPU_A_CH_11_IN                        (PORT_INPUT5_MODE)
#define SIUL2_0_PORT133_ETPU_B_ETPU_B_CH_5_IN                         (PORT_INPUT6_MODE)
#define SIUL2_0_PORT133_EMIOS_0_EMIOS_0_CH_19_X_INOUT                 (PORT_INOUT4_MODE)
#define SIUL2_0_PORT133_FXIO_FXIO_D7_INOUT                            (PORT_INOUT6_MODE)
#define SIUL2_0_PORT133_LPSPI1_LPSPI1_PCS3_INOUT                      (PORT_INOUT10_MODE)
#define SIUL2_0_PORT133_ETPU_B_ETPU_B_CH_5_INOUT                      (PORT_INOUT11_MODE)
#define SIUL2_0_PORT133_ETPU_A_ETPU_A_CH_11_INOUT                     (PORT_INOUT12_MODE)
#define SIUL2_0_PORT134_GPIO                                          (PORT_GPIO_MODE)
#define SIUL2_0_PORT134_WKPU_WKPU_29_IN                               (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT134_ADC3_ADC3_P3_IN                               (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT134_ADC4_ADC4_P0_IN                               (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT134_SDADC_0_SDADC0_AN_1_IN                        (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT134_SIUL_EIRQ_6_IN                                (PORT_INPUT1_MODE)
#define SIUL2_0_PORT134_FXIO_FXIO_D12_IN                              (PORT_INPUT2_MODE)
#define SIUL2_0_PORT134_LPSPI0_LPSPI0_PCS2_IN                         (PORT_INPUT3_MODE)
#define SIUL2_0_PORT135_GPIO                                          (PORT_GPIO_MODE)
#define SIUL2_0_PORT135_EMIOS_0_EMIOS_0_CH_7_X_OUT                    (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT135_LPSPI3_LPSPI3_SCK_OUT                         (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT135_FXIO_FXIO_D11_OUT                             (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT135_ETPU_A_ETPU_A_CH_16_OUT                       (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT135_EMIOS_0_EMIOS_0_CH_11_X_OUT                   (PORT_ALT9_FUNC_MODE)
#define SIUL2_0_PORT135_ADC0_ADC0_MA_0_OUT                            (PORT_ALT10_FUNC_MODE)
#define SIUL2_0_PORT135_EMIOS_0_EMIOS_0_CH_7_X_IN                     (PORT_INPUT1_MODE)
#define SIUL2_0_PORT135_EMIOS_0_EMIOS_0_CH_11_X_IN                    (PORT_INPUT2_MODE)
#define SIUL2_0_PORT135_FXIO_FXIO_D11_IN                              (PORT_INPUT3_MODE)
#define SIUL2_0_PORT135_LPUART0_LPUART0_RX_IN                         (PORT_INPUT4_MODE)
#define SIUL2_0_PORT135_LPSPI3_LPSPI3_SCK_IN                          (PORT_INPUT5_MODE)
#define SIUL2_0_PORT135_ETPU_A_ETPU_A_CH_16_IN                        (PORT_INPUT6_MODE)
#define SIUL2_0_PORT135_EMIOS_0_EMIOS_0_CH_7_X_INOUT                  (PORT_INOUT2_MODE)
#define SIUL2_0_PORT135_LPSPI3_LPSPI3_SCK_INOUT                       (PORT_INOUT6_MODE)
#define SIUL2_0_PORT135_FXIO_FXIO_D11_INOUT                           (PORT_INOUT7_MODE)
#define SIUL2_0_PORT135_ETPU_A_ETPU_A_CH_16_INOUT                     (PORT_INOUT8_MODE)
#define SIUL2_0_PORT135_EMIOS_0_EMIOS_0_CH_11_X_INOUT                 (PORT_INOUT9_MODE)
#define SIUL2_0_PORT136_GPIO                                          (PORT_GPIO_MODE)
#define SIUL2_0_PORT136_LPSPI3_LPSPI3_PCS1_OUT                        (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT136_EMIOS_0_EMIOS_0_CH_6_X_OUT                    (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT136_LPSPI5_LPSPI5_PCS1_OUT                        (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT136_FXIO_FXIO_D12_OUT                             (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT136_EMAC_EMAC_MII_RMII_MDC_OUT                    (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT136_FXIO_FXIO_D8_OUT                              (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT136_CMP0_CMP0_IN3_IN                              (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT136_SIUL_EIRQ_7_IN                                (PORT_INPUT1_MODE)
#define SIUL2_0_PORT136_EMIOS_0_EMIOS_0_CH_6_X_IN                     (PORT_INPUT2_MODE)
#define SIUL2_0_PORT136_FXIO_FXIO_D8_IN                               (PORT_INPUT3_MODE)
#define SIUL2_0_PORT136_FXIO_FXIO_D12_IN                              (PORT_INPUT4_MODE)
#define SIUL2_0_PORT136_LPSPI3_LPSPI3_PCS1_IN                         (PORT_INPUT5_MODE)
#define SIUL2_0_PORT136_LPSPI5_LPSPI5_PCS1_IN                         (PORT_INPUT6_MODE)
#define SIUL2_0_PORT136_LPSPI3_LPSPI3_PCS1_INOUT                      (PORT_INOUT1_MODE)
#define SIUL2_0_PORT136_EMIOS_0_EMIOS_0_CH_6_X_INOUT                  (PORT_INOUT2_MODE)
#define SIUL2_0_PORT136_LPSPI5_LPSPI5_PCS1_INOUT                      (PORT_INOUT3_MODE)
#define SIUL2_0_PORT136_FXIO_FXIO_D12_INOUT                           (PORT_INOUT4_MODE)
#define SIUL2_0_PORT136_FXIO_FXIO_D8_INOUT                            (PORT_INOUT7_MODE)
#define SIUL2_0_PORT137_GPIO                                          (PORT_GPIO_MODE)
#define SIUL2_0_PORT137_LPSPI5_LPSPI5_SOUT_OUT                        (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT137_EMIOS_0_EMIOS_0_CH_7_X_OUT                    (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT137_CAN3_CAN3_TX_OUT                              (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT137_EMAC_EMAC_PPS3_OUT                            (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT137_EMAC_EMAC_MII_RMII_TX_EN_OUT                  (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT137_FXIO_FXIO_D11_OUT                             (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT137_CMP0_CMP0_IN0_IN                              (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT137_SIUL_EIRQ_8_IN                                (PORT_INPUT1_MODE)
#define SIUL2_0_PORT137_EMIOS_0_EMIOS_0_CH_7_X_IN                     (PORT_INPUT2_MODE)
#define SIUL2_0_PORT137_EMAC_EMAC_PPS3_IN                             (PORT_INPUT3_MODE)
#define SIUL2_0_PORT137_FXIO_FXIO_D11_IN                              (PORT_INPUT4_MODE)
#define SIUL2_0_PORT137_LPSPI5_LPSPI5_SOUT_IN                         (PORT_INPUT5_MODE)
#define SIUL2_0_PORT137_LPUART2_LPUART2_CTS_IN                        (PORT_INPUT6_MODE)
#define SIUL2_0_PORT137_SYSTEM_SWG_EXT_REF_CLK_IN                     (PORT_INPUT7_MODE)
#define SIUL2_0_PORT137_LPSPI5_LPSPI5_SOUT_INOUT                      (PORT_INOUT1_MODE)
#define SIUL2_0_PORT137_EMIOS_0_EMIOS_0_CH_7_X_INOUT                  (PORT_INOUT2_MODE)
#define SIUL2_0_PORT137_EMAC_EMAC_PPS3_INOUT                          (PORT_INOUT5_MODE)
#define SIUL2_0_PORT137_FXIO_FXIO_D11_INOUT                           (PORT_INOUT7_MODE)
#define SIUL2_0_PORT138_GPIO                                          (PORT_GPIO_MODE)
#define SIUL2_0_PORT138_LPSPI3_LPSPI3_SIN_OUT                         (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT138_LPSPI2_LPSPI2_PCS1_OUT                        (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT138_EMIOS_0_EMIOS_0_CH_20_X_OUT                   (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT138_SYSTEM_CLKOUT_STANDBY_OUT                     (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT138_FXIO_FXIO_D4_OUT                              (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT138_TRGMUX_TRGMUX_OUT4_OUT                        (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT138_LCU0_LCU0_OUT5_OUT                            (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT138_ETPU_B_ETPU_B_CH_23_OUT                       (PORT_ALT9_FUNC_MODE)
#define SIUL2_0_PORT138_ETPU_A_ETPU_A_CH_10_OUT                       (PORT_ALT10_FUNC_MODE)
#define SIUL2_0_PORT138_ADC1_ADC1_S11_IN                              (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT138_ADC0_ADC0_P5_IN                               (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT138_WKPU_WKPU_25_IN                               (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT138_SIUL_EIRQ_9_IN                                (PORT_INPUT1_MODE)
#define SIUL2_0_PORT138_EMIOS_0_EMIOS_0_CH_20_X_IN                    (PORT_INPUT2_MODE)
#define SIUL2_0_PORT138_FXIO_FXIO_D4_IN                               (PORT_INPUT3_MODE)
#define SIUL2_0_PORT138_LPUART0_LPUART0_RX_IN                         (PORT_INPUT4_MODE)
#define SIUL2_0_PORT138_LPSPI2_LPSPI2_PCS1_IN                         (PORT_INPUT5_MODE)
#define SIUL2_0_PORT138_LPSPI3_LPSPI3_SIN_IN                          (PORT_INPUT6_MODE)
#define SIUL2_0_PORT138_ETPU_B_ETPU_B_CH_23_IN                        (PORT_INPUT7_MODE)
#define SIUL2_0_PORT138_ETPU_A_ETPU_A_CH_10_IN                        (PORT_INPUT8_MODE)
#define SIUL2_0_PORT138_LPSPI3_LPSPI3_SIN_INOUT                       (PORT_INOUT2_MODE)
#define SIUL2_0_PORT138_LPSPI2_LPSPI2_PCS1_INOUT                      (PORT_INOUT3_MODE)
#define SIUL2_0_PORT138_EMIOS_0_EMIOS_0_CH_20_X_INOUT                 (PORT_INOUT4_MODE)
#define SIUL2_0_PORT138_FXIO_FXIO_D4_INOUT                            (PORT_INOUT6_MODE)
#define SIUL2_0_PORT138_ETPU_B_ETPU_B_CH_23_INOUT                     (PORT_INOUT9_MODE)
#define SIUL2_0_PORT138_ETPU_A_ETPU_A_CH_10_INOUT                     (PORT_INOUT10_MODE)
#define SIUL2_0_PORT139_GPIO                                          (PORT_GPIO_MODE)
#define SIUL2_0_PORT139_LPSPI2_LPSPI2_PCS0_OUT                        (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT139_EMIOS_0_EMIOS_0_CH_1_X_OUT                    (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT139_EMIOS_0_EMIOS_0_CH_21_X_OUT                   (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT139_FXIO_FXIO_D5_OUT                              (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT139_TRGMUX_TRGMUX_OUT5_OUT                        (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT139_LPUART0_LPUART0_TX_OUT                        (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT139_LCU0_LCU0_OUT4_OUT                            (PORT_ALT9_FUNC_MODE)
#define SIUL2_0_PORT139_LPSPI1_LPSPI1_PCS4_OUT                        (PORT_ALT10_FUNC_MODE)
#define SIUL2_0_PORT139_ETPU_B_ETPU_B_CH_22_OUT                       (PORT_ALT11_FUNC_MODE)
#define SIUL2_0_PORT139_ETPU_A_ETPU_A_CH_9_OUT                        (PORT_ALT12_FUNC_MODE)
#define SIUL2_0_PORT139_WKPU_WKPU_28_IN                               (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT139_ADC0_ADC0_S9_IN                               (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT139_ADC1_ADC1_P5_IN                               (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT139_SIUL_EIRQ_10_IN                               (PORT_INPUT1_MODE)
#define SIUL2_0_PORT139_EMIOS_0_EMIOS_0_CH_1_X_IN                     (PORT_INPUT2_MODE)
#define SIUL2_0_PORT139_EMIOS_0_EMIOS_0_CH_21_X_IN                    (PORT_INPUT3_MODE)
#define SIUL2_0_PORT139_FXIO_FXIO_D5_IN                               (PORT_INPUT4_MODE)
#define SIUL2_0_PORT139_LPSPI1_LPSPI1_PCS4_IN                         (PORT_INPUT5_MODE)
#define SIUL2_0_PORT139_LPSPI2_LPSPI2_PCS0_IN                         (PORT_INPUT6_MODE)
#define SIUL2_0_PORT139_LPUART0_LPUART0_TX_IN                         (PORT_INPUT7_MODE)
#define SIUL2_0_PORT139_ETPU_B_ETPU_B_CH_22_IN                        (PORT_INPUT8_MODE)
#define SIUL2_0_PORT139_ETPU_A_ETPU_A_CH_9_IN                         (PORT_INPUT9_MODE)
#define SIUL2_0_PORT139_LPSPI2_LPSPI2_PCS0_INOUT                      (PORT_INOUT2_MODE)
#define SIUL2_0_PORT139_EMIOS_0_EMIOS_0_CH_1_X_INOUT                  (PORT_INOUT3_MODE)
#define SIUL2_0_PORT139_EMIOS_0_EMIOS_0_CH_21_X_INOUT                 (PORT_INOUT4_MODE)
#define SIUL2_0_PORT139_FXIO_FXIO_D5_INOUT                            (PORT_INOUT6_MODE)
#define SIUL2_0_PORT139_LPUART0_LPUART0_TX_INOUT                      (PORT_INOUT8_MODE)
#define SIUL2_0_PORT139_LPSPI1_LPSPI1_PCS4_INOUT                      (PORT_INOUT10_MODE)
#define SIUL2_0_PORT139_ETPU_B_ETPU_B_CH_22_INOUT                     (PORT_INOUT11_MODE)
#define SIUL2_0_PORT139_ETPU_A_ETPU_A_CH_9_INOUT                      (PORT_INOUT12_MODE)
#define SIUL2_0_PORT142_GPIO                                          (PORT_GPIO_MODE)
#define SIUL2_0_PORT142_EMIOS_0_EMIOS_0_CH_19_X_OUT                   (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT142_FXIO_FXIO_D7_OUT                              (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT142_EMAC_EMAC_PPS1_OUT                            (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT142_LPUART1_LPUART1_TX_OUT                        (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT142_WKPU_WKPU_30_IN                               (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT142_CAN4_CAN4_RX_IN                               (PORT_INPUT1_MODE)
#define SIUL2_0_PORT142_SIUL_EIRQ_13_IN                               (PORT_INPUT2_MODE)
#define SIUL2_0_PORT142_EMIOS_0_EMIOS_0_CH_19_X_IN                    (PORT_INPUT3_MODE)
#define SIUL2_0_PORT142_EMAC_EMAC_PPS1_IN                             (PORT_INPUT4_MODE)
#define SIUL2_0_PORT142_FXIO_FXIO_D7_IN                               (PORT_INPUT5_MODE)
#define SIUL2_0_PORT142_LPUART1_LPUART1_TX_IN                         (PORT_INPUT6_MODE)
#define SIUL2_0_PORT142_EMIOS_0_EMIOS_0_CH_19_X_INOUT                 (PORT_INOUT1_MODE)
#define SIUL2_0_PORT142_FXIO_FXIO_D7_INOUT                            (PORT_INOUT6_MODE)
#define SIUL2_0_PORT142_EMAC_EMAC_PPS1_INOUT                          (PORT_INOUT7_MODE)
#define SIUL2_0_PORT142_LPUART1_LPUART1_TX_INOUT                      (PORT_INOUT8_MODE)
#define SIUL2_0_PORT143_GPIO                                          (PORT_GPIO_MODE)
#define SIUL2_0_PORT143_FCCU_FCCU_ERR0_OUT                            (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT143_LPSPI2_LPSPI2_SCK_OUT                         (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT143_EMIOS_0_EMIOS_0_CH_22_X_OUT                   (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT143_CMP1_CMP1_RRT_OUT                             (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT143_FXIO_FXIO_D2_OUT                              (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT143_TRGMUX_TRGMUX_OUT6_OUT                        (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT143_ETPU_B_ETPU_B_CH_10_OUT                       (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT143_ETPU_A_ETPU_A_CH_0_OUT                        (PORT_ALT9_FUNC_MODE)
#define SIUL2_0_PORT143_LCU1_LCU1_OUT8_OUT                            (PORT_ALT10_FUNC_MODE)
#define SIUL2_0_PORT143_ADC2_ADC2_S9_IN                               (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT143_ADC0_ADC0_P3_IN                               (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT143_ETPU_B_ETPU_B_CH_10_IN                        (PORT_INPUT1_MODE)
#define SIUL2_0_PORT143_SIUL_EIRQ_14_IN                               (PORT_INPUT2_MODE)
#define SIUL2_0_PORT143_EMIOS_0_EMIOS_0_CH_22_X_IN                    (PORT_INPUT3_MODE)
#define SIUL2_0_PORT143_FCCU_FCCU_ERR_IN0_IN                          (PORT_INPUT4_MODE)
#define SIUL2_0_PORT143_FXIO_FXIO_D2_IN                               (PORT_INPUT5_MODE)
#define SIUL2_0_PORT143_LPUART3_LPUART3_RX_IN                         (PORT_INPUT6_MODE)
#define SIUL2_0_PORT143_LPSPI2_LPSPI2_SCK_IN                          (PORT_INPUT7_MODE)
#define SIUL2_0_PORT143_LPUART1_LPUART1_CTS_IN                        (PORT_INPUT8_MODE)
#define SIUL2_0_PORT143_ETPU_A_ETPU_A_TCRCLK_IN                       (PORT_INPUT9_MODE)
#define SIUL2_0_PORT143_ETPU_A_ETPU_A_CH_0_IN                         (PORT_INPUT10_MODE)
#define SIUL2_0_PORT143_LPSPI2_LPSPI2_SCK_INOUT                       (PORT_INOUT3_MODE)
#define SIUL2_0_PORT143_EMIOS_0_EMIOS_0_CH_22_X_INOUT                 (PORT_INOUT4_MODE)
#define SIUL2_0_PORT143_FXIO_FXIO_D2_INOUT                            (PORT_INOUT6_MODE)
#define SIUL2_0_PORT143_ETPU_B_ETPU_B_CH_10_INOUT                     (PORT_INOUT8_MODE)
#define SIUL2_0_PORT143_ETPU_A_ETPU_A_CH_0_INOUT                      (PORT_INOUT9_MODE)
#define SIUL2_0_PORT144_GPIO                                          (PORT_GPIO_MODE)
#define SIUL2_0_PORT144_FCCU_FCCU_ERR1_OUT                            (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT144_LPUART3_LPUART3_TX_OUT                        (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT144_LPSPI2_LPSPI2_SIN_OUT                         (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT144_EMIOS_0_EMIOS_0_CH_23_X_OUT                   (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT144_LPUART1_LPUART1_RTS_OUT                       (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT144_FXIO_FXIO_D3_OUT                              (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT144_TRGMUX_TRGMUX_OUT7_OUT                        (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT144_LCU0_LCU0_OUT3_OUT                            (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT144_ETPU_B_ETPU_B_CH_8_OUT                        (PORT_ALT9_FUNC_MODE)
#define SIUL2_0_PORT144_ETPU_A_ETPU_A_CH_6_OUT                        (PORT_ALT10_FUNC_MODE)
#define SIUL2_0_PORT144_WKPU_WKPU_19_IN                               (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT144_ADC2_ADC2_S10_IN                              (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT144_ADC0_ADC0_P4_IN                               (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT144_SIUL_EIRQ_15_IN                               (PORT_INPUT1_MODE)
#define SIUL2_0_PORT144_EMIOS_0_EMIOS_0_CH_23_X_IN                    (PORT_INPUT2_MODE)
#define SIUL2_0_PORT144_FCCU_FCCU_ERR_IN1_IN                          (PORT_INPUT3_MODE)
#define SIUL2_0_PORT144_FXIO_FXIO_D3_IN                               (PORT_INPUT4_MODE)
#define SIUL2_0_PORT144_LPSPI2_LPSPI2_SIN_IN                          (PORT_INPUT5_MODE)
#define SIUL2_0_PORT144_LPUART3_LPUART3_TX_IN                         (PORT_INPUT6_MODE)
#define SIUL2_0_PORT144_ETPU_A_ETPU_A_CH_6_IN                         (PORT_INPUT7_MODE)
#define SIUL2_0_PORT144_ETPU_B_ETPU_B_CH_8_IN                         (PORT_INPUT8_MODE)
#define SIUL2_0_PORT144_LPUART3_LPUART3_TX_INOUT                      (PORT_INOUT2_MODE)
#define SIUL2_0_PORT144_LPSPI2_LPSPI2_SIN_INOUT                       (PORT_INOUT3_MODE)
#define SIUL2_0_PORT144_EMIOS_0_EMIOS_0_CH_23_X_INOUT                 (PORT_INOUT4_MODE)
#define SIUL2_0_PORT144_FXIO_FXIO_D3_INOUT                            (PORT_INOUT6_MODE)
#define SIUL2_0_PORT144_ETPU_B_ETPU_B_CH_8_INOUT                      (PORT_INOUT9_MODE)
#define SIUL2_0_PORT144_ETPU_A_ETPU_A_CH_6_INOUT                      (PORT_INOUT10_MODE)
#define SIUL2_0_PORT145_GPIO                                          (PORT_GPIO_MODE)
#define SIUL2_0_PORT145_ADC5_ADC5_P0_IN                               (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT145_ADC4_ADC4_P3_IN                               (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT145_SDADC_1_SDADC1_AN_1_IN                        (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT145_FXIO_FXIO_D5_IN                               (PORT_INPUT1_MODE)
#define SIUL2_0_PORT146_GPIO                                          (PORT_GPIO_MODE)
#define SIUL2_0_PORT146_WKPU_WKPU_55_IN                               (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT146_ADC3_ADC3_P5_IN                               (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT146_SDADC_0_SDADC0_AN_3_IN                        (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT146_ADC1_ADC1_S12_IN                              (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT146_FXIO_FXIO_D4_IN                               (PORT_INPUT1_MODE)
#define SIUL2_0_PORT147_GPIO                                          (PORT_GPIO_MODE)
#define SIUL2_0_PORT147_EMIOS_0_EMIOS_0_CH_22_X_OUT                   (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT147_ETPU_A_ETPU_A_CH_9_OUT                        (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT147_EMIOS_0_EMIOS_0_CH_22_X_IN                    (PORT_INPUT1_MODE)
#define SIUL2_0_PORT147_ETPU_A_ETPU_A_CH_9_IN                         (PORT_INPUT2_MODE)
#define SIUL2_0_PORT147_EMIOS_0_EMIOS_0_CH_22_X_INOUT                 (PORT_INOUT2_MODE)
#define SIUL2_0_PORT147_ETPU_A_ETPU_A_CH_9_INOUT                      (PORT_INOUT8_MODE)
#define SIUL2_0_PORT148_GPIO                                          (PORT_GPIO_MODE)
#define SIUL2_0_PORT148_EMIOS_0_EMIOS_0_CH_2_X_OUT                    (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT148_ETPU_B_ETPU_B_CH_3_OUT                        (PORT_ALT9_FUNC_MODE)
#define SIUL2_0_PORT148_EMIOS_0_EMIOS_0_CH_2_X_IN                     (PORT_INPUT1_MODE)
#define SIUL2_0_PORT148_ETPU_B_ETPU_B_CH_3_IN                         (PORT_INPUT2_MODE)
#define SIUL2_0_PORT148_EMIOS_0_EMIOS_0_CH_2_X_INOUT                  (PORT_INOUT8_MODE)
#define SIUL2_0_PORT148_ETPU_B_ETPU_B_CH_3_INOUT                      (PORT_INOUT9_MODE)
#define SIUL2_0_PORT149_GPIO                                          (PORT_GPIO_MODE)
#define SIUL2_0_PORT149_LPSPI4_LPSPI4_SIN_OUT                         (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT149_ETPU_B_ETPU_B_CH_6_OUT                        (PORT_ALT9_FUNC_MODE)
#define SIUL2_0_PORT149_PG_EXTWAKE_OUT                                (PORT_ALT10_FUNC_MODE)
#define SIUL2_0_PORT149_WKPU_WKPU_56_IN                               (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT149_LPSPI4_LPSPI4_SIN_IN                          (PORT_INPUT1_MODE)
#define SIUL2_0_PORT149_ETPU_B_ETPU_B_CH_6_IN                         (PORT_INPUT2_MODE)
#define SIUL2_0_PORT149_LPSPI4_LPSPI4_SIN_INOUT                       (PORT_INOUT6_MODE)
#define SIUL2_0_PORT149_ETPU_B_ETPU_B_CH_6_INOUT                      (PORT_INOUT9_MODE)
#define SIUL2_0_PORT151_GPIO                                          (PORT_GPIO_MODE)
#define SIUL2_0_PORT151_LPSPI4_LPSPI4_PCS0_OUT                        (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT151_EMIOS_0_EMIOS_0_CH_4_X_OUT                    (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT151_WKPU_WKPU_57_IN                               (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT151_ADC1_ADC1_P7_IN                               (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT151_ADC0_ADC0_S12_IN                              (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT151_EMIOS_0_EMIOS_0_CH_4_X_IN                     (PORT_INPUT1_MODE)
#define SIUL2_0_PORT151_LPSPI4_LPSPI4_PCS0_IN                         (PORT_INPUT2_MODE)
#define SIUL2_0_PORT151_SYSTEM_SWG_EXT_REF_CLK_IN                     (PORT_INPUT3_MODE)
#define SIUL2_0_PORT151_LPSPI4_LPSPI4_PCS0_INOUT                      (PORT_INOUT6_MODE)
#define SIUL2_0_PORT151_EMIOS_0_EMIOS_0_CH_4_X_INOUT                  (PORT_INOUT8_MODE)
#define SIUL2_0_PORT154_GPIO                                          (PORT_GPIO_MODE)
#define SIUL2_0_PORT154_LPSPI1_LPSPI1_PCS5_OUT                        (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT154_LPSPI2_LPSPI2_PCS3_OUT                        (PORT_ALT9_FUNC_MODE)
#define SIUL2_0_PORT154_ETPU_A_ETPU_A_CH_0_OUT                        (PORT_ALT10_FUNC_MODE)
#define SIUL2_0_PORT154_ETPU_B_ETPU_B_CH_3_OUT                        (PORT_ALT11_FUNC_MODE)
#define SIUL2_0_PORT154_LCU0_LCU0_OUT10_OUT                           (PORT_ALT12_FUNC_MODE)
#define SIUL2_0_PORT154_ADC1_ADC1_P0_IN                               (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT154_ADC0_ADC0_P6_IN                               (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT154_LPSPI1_LPSPI1_PCS5_IN                         (PORT_INPUT1_MODE)
#define SIUL2_0_PORT154_LPSPI2_LPSPI2_PCS3_IN                         (PORT_INPUT2_MODE)
#define SIUL2_0_PORT154_ETPU_A_ETPU_A_TCRCLK_IN                       (PORT_INPUT3_MODE)
#define SIUL2_0_PORT154_ETPU_A_ETPU_A_CH_0_IN                         (PORT_INPUT4_MODE)
#define SIUL2_0_PORT154_ETPU_B_ETPU_B_CH_3_IN                         (PORT_INPUT5_MODE)
#define SIUL2_0_PORT154_LPSPI1_LPSPI1_PCS5_INOUT                      (PORT_INOUT8_MODE)
#define SIUL2_0_PORT154_LPSPI2_LPSPI2_PCS3_INOUT                      (PORT_INOUT9_MODE)
#define SIUL2_0_PORT154_ETPU_A_ETPU_A_CH_0_INOUT                      (PORT_INOUT10_MODE)
#define SIUL2_0_PORT154_ETPU_B_ETPU_B_CH_3_INOUT                      (PORT_INOUT11_MODE)
#define SIUL2_0_PORT155_GPIO                                          (PORT_GPIO_MODE)
#define SIUL2_0_PORT155_ETPU_B_ETPU_B_CH_28_OUT                       (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT155_ETPU_A_ETPU_A_CH_20_OUT                       (PORT_ALT9_FUNC_MODE)
#define SIUL2_0_PORT155_EMIOS_0_EMIOS_0_CH_4_X_OUT                    (PORT_ALT10_FUNC_MODE)
#define SIUL2_0_PORT155_EMIOS_0_EMIOS_0_CH_4_X_IN                     (PORT_INPUT1_MODE)
#define SIUL2_0_PORT155_ETPU_B_ETPU_B_CH_28_IN                        (PORT_INPUT2_MODE)
#define SIUL2_0_PORT155_ETPU_A_ETPU_A_CH_20_IN                        (PORT_INPUT3_MODE)
#define SIUL2_0_PORT155_ETPU_B_ETPU_B_CH_28_INOUT                     (PORT_INOUT8_MODE)
#define SIUL2_0_PORT155_ETPU_A_ETPU_A_CH_20_INOUT                     (PORT_INOUT9_MODE)
#define SIUL2_0_PORT155_EMIOS_0_EMIOS_0_CH_4_X_INOUT                  (PORT_INOUT10_MODE)
#define SIUL2_0_PORT156_GPIO                                          (PORT_GPIO_MODE)
#define SIUL2_0_PORT156_CAN3_CAN3_TX_OUT                              (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT156_ETPU_B_ETPU_B_CH_29_OUT                       (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT156_ETPU_A_ETPU_A_CH_21_OUT                       (PORT_ALT9_FUNC_MODE)
#define SIUL2_0_PORT156_LPI2C0_LPI2C0_SDAS_OUT                        (PORT_ALT11_FUNC_MODE)
#define SIUL2_0_PORT156_LPI2C0_LPI2C0_SDAS_IN                         (PORT_INPUT1_MODE)
#define SIUL2_0_PORT156_ETPU_B_ETPU_B_CH_29_IN                        (PORT_INPUT2_MODE)
#define SIUL2_0_PORT156_ETPU_A_ETPU_A_CH_21_IN                        (PORT_INPUT3_MODE)
#define SIUL2_0_PORT156_ETPU_B_ETPU_B_CH_29_INOUT                     (PORT_INOUT8_MODE)
#define SIUL2_0_PORT156_ETPU_A_ETPU_A_CH_21_INOUT                     (PORT_INOUT9_MODE)
#define SIUL2_0_PORT156_LPI2C0_LPI2C0_SDAS_INOUT                      (PORT_INOUT11_MODE)
#define SIUL2_0_PORT157_GPIO                                          (PORT_GPIO_MODE)
#define SIUL2_0_PORT157_EMIOS_0_EMIOS_0_CH_5_X_OUT                    (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT157_ETPU_B_ETPU_B_CH_7_OUT                        (PORT_ALT9_FUNC_MODE)
#define SIUL2_0_PORT157_CAN3_CAN3_RX_IN                               (PORT_INPUT1_MODE)
#define SIUL2_0_PORT157_EMIOS_0_EMIOS_0_CH_5_X_IN                     (PORT_INPUT2_MODE)
#define SIUL2_0_PORT157_ETPU_B_ETPU_B_CH_7_IN                         (PORT_INPUT3_MODE)
#define SIUL2_0_PORT157_EMIOS_0_EMIOS_0_CH_5_X_INOUT                  (PORT_INOUT8_MODE)
#define SIUL2_0_PORT157_ETPU_B_ETPU_B_CH_7_INOUT                      (PORT_INOUT9_MODE)
#define SIUL2_0_PORT158_GPIO                                          (PORT_GPIO_MODE)
#define SIUL2_0_PORT158_CAN4_CAN4_TX_OUT                              (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT158_CMP1_CMP1_OUT_OUT                             (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT158_ETPU_B_ETPU_B_CH_10_OUT                       (PORT_ALT9_FUNC_MODE)
#define SIUL2_0_PORT158_ETPU_B_ETPU_B_CH_10_IN                        (PORT_INPUT1_MODE)
#define SIUL2_0_PORT158_ETPU_B_ETPU_B_CH_10_INOUT                     (PORT_INOUT9_MODE)
#define SIUL2_0_PORT159_GPIO                                          (PORT_GPIO_MODE)
#define SIUL2_0_PORT159_CMP1_CMP1_RRT_OUT                             (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT159_EMIOS_0_EMIOS_0_CH_6_X_OUT                    (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT159_ETPU_A_ETPU_A_CH_31_OUT                       (PORT_ALT9_FUNC_MODE)
#define SIUL2_0_PORT159_ETPU_B_ETPU_B_CH_11_OUT                       (PORT_ALT10_FUNC_MODE)
#define SIUL2_0_PORT159_ETPU_A_ETPU_A_CH_31_IN                        (PORT_INPUT1_MODE)
#define SIUL2_0_PORT159_ETPU_B_ETPU_B_CH_11_IN                        (PORT_INPUT2_MODE)
#define SIUL2_0_PORT159_CAN4_CAN4_RX_IN                               (PORT_INPUT3_MODE)
#define SIUL2_0_PORT159_EMIOS_0_EMIOS_0_CH_6_X_IN                     (PORT_INPUT4_MODE)
#define SIUL2_0_PORT159_EMIOS_0_EMIOS_0_CH_6_X_INOUT                  (PORT_INOUT8_MODE)
#define SIUL2_0_PORT159_ETPU_A_ETPU_A_CH_31_INOUT                     (PORT_INOUT9_MODE)
#define SIUL2_0_PORT159_ETPU_B_ETPU_B_CH_11_INOUT                     (PORT_INOUT10_MODE)
#define SIUL2_0_PORT160_GPIO                                          (PORT_GPIO_MODE)
#define SIUL2_0_PORT160_LPSPI2_LPSPI2_SCK_OUT                         (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT160_LPUART1_LPUART1_TX_OUT                        (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT160_EMIOS_0_EMIOS_0_CH_7_X_OUT                    (PORT_ALT9_FUNC_MODE)
#define SIUL2_0_PORT160_ETPU_A_ETPU_A_CH_30_OUT                       (PORT_ALT10_FUNC_MODE)
#define SIUL2_0_PORT160_ETPU_B_ETPU_B_CH_12_OUT                       (PORT_ALT11_FUNC_MODE)
#define SIUL2_0_PORT160_ETPU_A_ETPU_A_CH_30_IN                        (PORT_INPUT1_MODE)
#define SIUL2_0_PORT160_ETPU_B_ETPU_B_CH_12_IN                        (PORT_INPUT2_MODE)
#define SIUL2_0_PORT160_SIUL_EIRQ_0_IN                                (PORT_INPUT3_MODE)
#define SIUL2_0_PORT160_EMIOS_0_EMIOS_0_CH_7_X_IN                     (PORT_INPUT4_MODE)
#define SIUL2_0_PORT160_LPSPI2_LPSPI2_SCK_IN                          (PORT_INPUT5_MODE)
#define SIUL2_0_PORT160_LPUART1_LPUART1_TX_IN                         (PORT_INPUT6_MODE)
#define SIUL2_0_PORT160_SYSTEM_SWG_EXT_REF_CLK_IN                     (PORT_INPUT7_MODE)
#define SIUL2_0_PORT160_LPSPI2_LPSPI2_SCK_INOUT                       (PORT_INOUT3_MODE)
#define SIUL2_0_PORT160_LPUART1_LPUART1_TX_INOUT                      (PORT_INOUT8_MODE)
#define SIUL2_0_PORT160_EMIOS_0_EMIOS_0_CH_7_X_INOUT                  (PORT_INOUT9_MODE)
#define SIUL2_0_PORT160_ETPU_A_ETPU_A_CH_30_INOUT                     (PORT_INOUT10_MODE)
#define SIUL2_0_PORT160_ETPU_B_ETPU_B_CH_12_INOUT                     (PORT_INOUT11_MODE)
#define SIUL2_0_PORT161_GPIO                                          (PORT_GPIO_MODE)
#define SIUL2_0_PORT161_LPSPI2_LPSPI2_SIN_OUT                         (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT161_EMIOS_0_EMIOS_0_CH_16_X_OUT                   (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT161_ETPU_A_ETPU_A_CH_29_OUT                       (PORT_ALT9_FUNC_MODE)
#define SIUL2_0_PORT161_ETPU_B_ETPU_B_CH_17_OUT                       (PORT_ALT10_FUNC_MODE)
#define SIUL2_0_PORT161_WKPU_WKPU_20_IN                               (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT161_ETPU_A_ETPU_A_CH_29_IN                        (PORT_INPUT1_MODE)
#define SIUL2_0_PORT161_ETPU_B_ETPU_B_CH_17_IN                        (PORT_INPUT2_MODE)
#define SIUL2_0_PORT161_SIUL_EIRQ_1_IN                                (PORT_INPUT3_MODE)
#define SIUL2_0_PORT161_EMIOS_0_EMIOS_0_CH_16_X_IN                    (PORT_INPUT4_MODE)
#define SIUL2_0_PORT161_LPUART1_LPUART1_RX_IN                         (PORT_INPUT5_MODE)
#define SIUL2_0_PORT161_LPSPI2_LPSPI2_SIN_IN                          (PORT_INPUT6_MODE)
#define SIUL2_0_PORT161_LPSPI2_LPSPI2_SIN_INOUT                       (PORT_INOUT3_MODE)
#define SIUL2_0_PORT161_EMIOS_0_EMIOS_0_CH_16_X_INOUT                 (PORT_INOUT8_MODE)
#define SIUL2_0_PORT161_ETPU_A_ETPU_A_CH_29_INOUT                     (PORT_INOUT9_MODE)
#define SIUL2_0_PORT161_ETPU_B_ETPU_B_CH_17_INOUT                     (PORT_INOUT10_MODE)
#define SIUL2_0_PORT162_GPIO                                          (PORT_GPIO_MODE)
#define SIUL2_0_PORT162_LPSPI2_LPSPI2_SOUT_OUT                        (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT162_LPUART2_LPUART2_TX_OUT                        (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT162_EMIOS_0_EMIOS_0_CH_23_X_OUT                   (PORT_ALT9_FUNC_MODE)
#define SIUL2_0_PORT162_ETPU_B_ETPU_B_CH_11_OUT                       (PORT_ALT10_FUNC_MODE)
#define SIUL2_0_PORT162_ETPU_B_ETPU_B_CH_11_IN                        (PORT_INPUT1_MODE)
#define SIUL2_0_PORT162_SIUL_EIRQ_2_IN                                (PORT_INPUT2_MODE)
#define SIUL2_0_PORT162_EMIOS_0_EMIOS_0_CH_23_X_IN                    (PORT_INPUT3_MODE)
#define SIUL2_0_PORT162_LPSPI2_LPSPI2_SOUT_IN                         (PORT_INPUT4_MODE)
#define SIUL2_0_PORT162_LPUART2_LPUART2_TX_IN                         (PORT_INPUT5_MODE)
#define SIUL2_0_PORT162_LPSPI2_LPSPI2_SOUT_INOUT                      (PORT_INOUT3_MODE)
#define SIUL2_0_PORT162_LPUART2_LPUART2_TX_INOUT                      (PORT_INOUT8_MODE)
#define SIUL2_0_PORT162_EMIOS_0_EMIOS_0_CH_23_X_INOUT                 (PORT_INOUT9_MODE)
#define SIUL2_0_PORT162_ETPU_B_ETPU_B_CH_11_INOUT                     (PORT_INOUT10_MODE)
#define SIUL2_0_PORT163_GPIO                                          (PORT_GPIO_MODE)
#define SIUL2_0_PORT163_LPSPI2_LPSPI2_PCS0_OUT                        (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT163_EMIOS_0_EMIOS_0_CH_0_X_OUT                    (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT163_ETPU_A_ETPU_A_CH_28_OUT                       (PORT_ALT9_FUNC_MODE)
#define SIUL2_0_PORT163_WKPU_WKPU_51_IN                               (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT163_ETPU_A_ETPU_A_CH_28_IN                        (PORT_INPUT1_MODE)
#define SIUL2_0_PORT163_SIUL_EIRQ_3_IN                                (PORT_INPUT2_MODE)
#define SIUL2_0_PORT163_EMIOS_0_EMIOS_0_CH_0_X_IN                     (PORT_INPUT3_MODE)
#define SIUL2_0_PORT163_LPUART2_LPUART2_RX_IN                         (PORT_INPUT4_MODE)
#define SIUL2_0_PORT163_LPSPI2_LPSPI2_PCS0_IN                         (PORT_INPUT5_MODE)
#define SIUL2_0_PORT163_LPSPI2_LPSPI2_PCS0_INOUT                      (PORT_INOUT3_MODE)
#define SIUL2_0_PORT163_EMIOS_0_EMIOS_0_CH_0_X_INOUT                  (PORT_INOUT8_MODE)
#define SIUL2_0_PORT163_ETPU_A_ETPU_A_CH_28_INOUT                     (PORT_INOUT9_MODE)
#define SIUL2_0_PORT164_GPIO                                          (PORT_GPIO_MODE)
#define SIUL2_0_PORT164_CAN5_CAN5_TX_OUT                              (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT164_FXIO_FXIO_D0_OUT                              (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT164_EMIOS_0_EMIOS_0_CH_1_X_OUT                    (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT164_ETPU_B_ETPU_B_CH_12_OUT                       (PORT_ALT9_FUNC_MODE)
#define SIUL2_0_PORT164_ETPU_B_ETPU_B_CH_12_IN                        (PORT_INPUT1_MODE)
#define SIUL2_0_PORT164_SIUL_EIRQ_4_IN                                (PORT_INPUT2_MODE)
#define SIUL2_0_PORT164_EMIOS_0_EMIOS_0_CH_1_X_IN                     (PORT_INPUT3_MODE)
#define SIUL2_0_PORT164_FXIO_FXIO_D0_IN                               (PORT_INPUT4_MODE)
#define SIUL2_0_PORT164_FXIO_FXIO_D0_INOUT                            (PORT_INOUT4_MODE)
#define SIUL2_0_PORT164_EMIOS_0_EMIOS_0_CH_1_X_INOUT                  (PORT_INOUT8_MODE)
#define SIUL2_0_PORT164_ETPU_B_ETPU_B_CH_12_INOUT                     (PORT_INOUT9_MODE)
#define SIUL2_0_PORT165_GPIO                                          (PORT_GPIO_MODE)
#define SIUL2_0_PORT165_EMIOS_0_EMIOS_0_CH_2_X_OUT                    (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT165_ETPU_A_ETPU_A_CH_27_OUT                       (PORT_ALT9_FUNC_MODE)
#define SIUL2_0_PORT165_ETPU_A_ETPU_A_CH_27_IN                        (PORT_INPUT1_MODE)
#define SIUL2_0_PORT165_CAN5_CAN5_RX_IN                               (PORT_INPUT2_MODE)
#define SIUL2_0_PORT165_SIUL_EIRQ_5_IN                                (PORT_INPUT3_MODE)
#define SIUL2_0_PORT165_EMIOS_0_EMIOS_0_CH_2_X_IN                     (PORT_INPUT4_MODE)
#define SIUL2_0_PORT165_EMIOS_0_EMIOS_0_CH_2_X_INOUT                  (PORT_INOUT8_MODE)
#define SIUL2_0_PORT165_ETPU_A_ETPU_A_CH_27_INOUT                     (PORT_INOUT9_MODE)
#define SIUL2_0_PORT166_GPIO                                          (PORT_GPIO_MODE)
#define SIUL2_0_PORT166_LPI2C1_LPI2C1_SDA_OUT                         (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT166_ADC3_ADC3_S11_IN                              (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT166_ADC0_ADC0_S13_IN                              (PORT_ANALOG_INPUT_MODE)
#define SIUL2_0_PORT166_SIUL_EIRQ_6_IN                                (PORT_INPUT1_MODE)
#define SIUL2_0_PORT166_LPI2C1_LPI2C1_SDA_IN                          (PORT_INPUT2_MODE)
#define SIUL2_0_PORT166_TRACE_EVTI_1_IN                               (PORT_INPUT3_MODE)
#define SIUL2_0_PORT166_LPI2C1_LPI2C1_SDA_INOUT                       (PORT_INOUT8_MODE)
#define SIUL2_0_PORT167_GPIO                                          (PORT_GPIO_MODE)
#define SIUL2_0_PORT167_LPI2C1_LPI2C1_SCL_OUT                         (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT167_FXIO_FXIO_D1_OUT                              (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT167_ETPU_B_ETPU_B_CH_17_OUT                       (PORT_ALT9_FUNC_MODE)
#define SIUL2_0_PORT167_ETPU_B_ETPU_B_CH_17_IN                        (PORT_INPUT1_MODE)
#define SIUL2_0_PORT167_SIUL_EIRQ_7_IN                                (PORT_INPUT2_MODE)
#define SIUL2_0_PORT167_FXIO_FXIO_D1_IN                               (PORT_INPUT3_MODE)
#define SIUL2_0_PORT167_LPI2C1_LPI2C1_SCL_IN                          (PORT_INPUT4_MODE)
#define SIUL2_0_PORT167_LPI2C1_LPI2C1_SCL_INOUT                       (PORT_INOUT3_MODE)
#define SIUL2_0_PORT167_FXIO_FXIO_D1_INOUT                            (PORT_INOUT4_MODE)
#define SIUL2_0_PORT167_ETPU_B_ETPU_B_CH_17_INOUT                     (PORT_INOUT9_MODE)
#define SIUL2_0_PORT168_GPIO                                          (PORT_GPIO_MODE)
#define SIUL2_0_PORT168_LPI2C1_LPI2C1_SDA_OUT                         (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT168_FXIO_FXIO_D2_OUT                              (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT168_CAN2_CAN2_TX_OUT                              (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT168_EMIOS_0_EMIOS_0_CH_4_X_OUT                    (PORT_ALT9_FUNC_MODE)
#define SIUL2_0_PORT168_ETPU_B_ETPU_B_CH_22_OUT                       (PORT_ALT10_FUNC_MODE)
#define SIUL2_0_PORT168_SIUL_EIRQ_16_IN                               (PORT_INPUT1_MODE)
#define SIUL2_0_PORT168_EMIOS_0_EMIOS_0_CH_4_X_IN                     (PORT_INPUT2_MODE)
#define SIUL2_0_PORT168_FXIO_FXIO_D2_IN                               (PORT_INPUT3_MODE)
#define SIUL2_0_PORT168_LPI2C1_LPI2C1_SDA_IN                          (PORT_INPUT4_MODE)
#define SIUL2_0_PORT168_ETPU_B_ETPU_B_CH_22_IN                        (PORT_INPUT5_MODE)
#define SIUL2_0_PORT168_LPI2C1_LPI2C1_SDA_INOUT                       (PORT_INOUT3_MODE)
#define SIUL2_0_PORT168_FXIO_FXIO_D2_INOUT                            (PORT_INOUT4_MODE)
#define SIUL2_0_PORT168_EMIOS_0_EMIOS_0_CH_4_X_INOUT                  (PORT_INOUT9_MODE)
#define SIUL2_0_PORT168_ETPU_B_ETPU_B_CH_22_INOUT                     (PORT_INOUT10_MODE)
#define SIUL2_0_PORT169_GPIO                                          (PORT_GPIO_MODE)
#define SIUL2_0_PORT169_ADC0_ADC0_MA_0_OUT                            (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT169_EMIOS_0_EMIOS_0_CH_5_X_OUT                    (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT169_ETPU_B_ETPU_B_CH_23_OUT                       (PORT_ALT9_FUNC_MODE)
#define SIUL2_0_PORT169_SIUL_EIRQ_17_IN                               (PORT_INPUT1_MODE)
#define SIUL2_0_PORT169_EMIOS_0_EMIOS_0_CH_5_X_IN                     (PORT_INPUT2_MODE)
#define SIUL2_0_PORT169_ETPU_B_ETPU_B_CH_23_IN                        (PORT_INPUT3_MODE)
#define SIUL2_0_PORT169_EMIOS_0_EMIOS_0_CH_5_X_INOUT                  (PORT_INOUT8_MODE)
#define SIUL2_0_PORT169_ETPU_B_ETPU_B_CH_23_INOUT                     (PORT_INOUT9_MODE)
#define SIUL2_0_PORT170_GPIO                                          (PORT_GPIO_MODE)
#define SIUL2_0_PORT170_ADC0_ADC0_MA_1_OUT                            (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT170_EMIOS_0_EMIOS_0_CH_18_X_OUT                   (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT170_ETPU_B_ETPU_B_CH_24_OUT                       (PORT_ALT9_FUNC_MODE)
#define SIUL2_0_PORT170_SIUL_EIRQ_18_IN                               (PORT_INPUT1_MODE)
#define SIUL2_0_PORT170_EMIOS_0_EMIOS_0_CH_18_X_IN                    (PORT_INPUT2_MODE)
#define SIUL2_0_PORT170_ETPU_B_ETPU_B_CH_24_IN                        (PORT_INPUT3_MODE)
#define SIUL2_0_PORT170_EMIOS_0_EMIOS_0_CH_18_X_INOUT                 (PORT_INOUT8_MODE)
#define SIUL2_0_PORT170_ETPU_B_ETPU_B_CH_24_INOUT                     (PORT_INOUT9_MODE)
#define SIUL2_0_PORT171_GPIO                                          (PORT_GPIO_MODE)
#define SIUL2_0_PORT171_ADC0_ADC0_MA_2_OUT                            (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT171_EMIOS_0_EMIOS_0_CH_19_X_OUT                   (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT171_ETPU_B_ETPU_B_CH_25_OUT                       (PORT_ALT9_FUNC_MODE)
#define SIUL2_0_PORT171_SIUL_EIRQ_19_IN                               (PORT_INPUT1_MODE)
#define SIUL2_0_PORT171_EMIOS_0_EMIOS_0_CH_19_X_IN                    (PORT_INPUT2_MODE)
#define SIUL2_0_PORT171_HSE_HSE_TAMPER_EXTIN0_IN                      (PORT_INPUT3_MODE)
#define SIUL2_0_PORT171_ETPU_B_ETPU_B_CH_25_IN                        (PORT_INPUT4_MODE)
#define SIUL2_0_PORT171_EMIOS_0_EMIOS_0_CH_19_X_INOUT                 (PORT_INOUT8_MODE)
#define SIUL2_0_PORT171_ETPU_B_ETPU_B_CH_25_INOUT                     (PORT_INOUT9_MODE)
#define SIUL2_0_PORT172_GPIO                                          (PORT_GPIO_MODE)
#define SIUL2_0_PORT172_ADC0_ADC0_MA_0_OUT                            (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT172_LPSPI3_LPSPI3_SIN_OUT                         (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT172_LPUART2_LPUART2_TX_OUT                        (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT172_EMIOS_0_EMIOS_0_CH_20_X_OUT                   (PORT_ALT10_FUNC_MODE)
#define SIUL2_0_PORT172_ETPU_B_ETPU_B_CH_26_OUT                       (PORT_ALT11_FUNC_MODE)
#define SIUL2_0_PORT172_SIUL_EIRQ_20_IN                               (PORT_INPUT1_MODE)
#define SIUL2_0_PORT172_EMIOS_0_EMIOS_0_CH_20_X_IN                    (PORT_INPUT2_MODE)
#define SIUL2_0_PORT172_LPSPI3_LPSPI3_SIN_IN                          (PORT_INPUT3_MODE)
#define SIUL2_0_PORT172_LPUART2_LPUART2_TX_IN                         (PORT_INPUT4_MODE)
#define SIUL2_0_PORT172_ETPU_B_ETPU_B_CH_26_IN                        (PORT_INPUT5_MODE)
#define SIUL2_0_PORT172_LPSPI3_LPSPI3_SIN_INOUT                       (PORT_INOUT4_MODE)
#define SIUL2_0_PORT172_LPUART2_LPUART2_TX_INOUT                      (PORT_INOUT8_MODE)
#define SIUL2_0_PORT172_EMIOS_0_EMIOS_0_CH_20_X_INOUT                 (PORT_INOUT10_MODE)
#define SIUL2_0_PORT172_ETPU_B_ETPU_B_CH_26_INOUT                     (PORT_INOUT11_MODE)
#define SIUL2_0_PORT173_GPIO                                          (PORT_GPIO_MODE)
#define SIUL2_0_PORT173_ADC0_ADC0_MA_1_OUT                            (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT173_LPSPI3_LPSPI3_SCK_OUT                         (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT173_EMIOS_0_EMIOS_0_CH_21_X_OUT                   (PORT_ALT9_FUNC_MODE)
#define SIUL2_0_PORT173_ETPU_B_ETPU_B_CH_27_OUT                       (PORT_ALT10_FUNC_MODE)
#define SIUL2_0_PORT173_WKPU_WKPU_29_IN                               (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT173_SIUL_EIRQ_21_IN                               (PORT_INPUT1_MODE)
#define SIUL2_0_PORT173_EMIOS_0_EMIOS_0_CH_21_X_IN                    (PORT_INPUT2_MODE)
#define SIUL2_0_PORT173_LPUART2_LPUART2_RX_IN                         (PORT_INPUT3_MODE)
#define SIUL2_0_PORT173_LPSPI3_LPSPI3_SCK_IN                          (PORT_INPUT4_MODE)
#define SIUL2_0_PORT173_ETPU_B_ETPU_B_CH_27_IN                        (PORT_INPUT5_MODE)
#define SIUL2_0_PORT173_LPSPI3_LPSPI3_SCK_INOUT                       (PORT_INOUT4_MODE)
#define SIUL2_0_PORT173_EMIOS_0_EMIOS_0_CH_21_X_INOUT                 (PORT_INOUT9_MODE)
#define SIUL2_0_PORT173_ETPU_B_ETPU_B_CH_27_INOUT                     (PORT_INOUT10_MODE)
#define SIUL2_0_PORT174_GPIO                                          (PORT_GPIO_MODE)
#define SIUL2_0_PORT174_CAN1_CAN1_TX_OUT                              (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT174_CMP0_CMP0_OUT_OUT                             (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT174_FCCU_FCCU_ERR0_OUT                            (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT174_FXIO_FXIO_D3_OUT                              (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT174_CAN0_CAN0_TX_OUT                              (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT174_ETPU_A_ETPU_A_CH_28_OUT                       (PORT_ALT9_FUNC_MODE)
#define SIUL2_0_PORT174_ETPU_B_ETPU_B_CH_18_OUT                       (PORT_ALT10_FUNC_MODE)
#define SIUL2_0_PORT174_LCU0_LCU0_OUT4_OUT                            (PORT_ALT11_FUNC_MODE)
#define SIUL2_0_PORT174_EMIOS_0_EMIOS_0_CH_17_X_OUT                   (PORT_ALT12_FUNC_MODE)
#define SIUL2_0_PORT174_MSC0_DSPI_MSC0_PCS_0_OUT                      (PORT_ALT13_FUNC_MODE)
#define SIUL2_0_PORT174_ETPU_A_ETPU_A_CH_28_IN                        (PORT_INPUT1_MODE)
#define SIUL2_0_PORT174_SIUL_EIRQ_22_IN                               (PORT_INPUT2_MODE)
#define SIUL2_0_PORT174_EMIOS_0_EMIOS_0_CH_17_X_IN                    (PORT_INPUT3_MODE)
#define SIUL2_0_PORT174_FCCU_FCCU_ERR_IN0_IN                          (PORT_INPUT4_MODE)
#define SIUL2_0_PORT174_FXIO_FXIO_D3_IN                               (PORT_INPUT5_MODE)
#define SIUL2_0_PORT174_SDADC_0_EXT_CLKIN0_IN                         (PORT_INPUT6_MODE)
#define SIUL2_0_PORT174_ETPU_B_ETPU_B_CH_18_IN                        (PORT_INPUT7_MODE)
#define SIUL2_0_PORT174_FXIO_FXIO_D3_INOUT                            (PORT_INOUT5_MODE)
#define SIUL2_0_PORT174_ETPU_A_ETPU_A_CH_28_INOUT                     (PORT_INOUT9_MODE)
#define SIUL2_0_PORT174_ETPU_B_ETPU_B_CH_18_INOUT                     (PORT_INOUT10_MODE)
#define SIUL2_0_PORT174_EMIOS_0_EMIOS_0_CH_17_X_INOUT                 (PORT_INOUT12_MODE)
#define SIUL2_0_PORT175_GPIO                                          (PORT_GPIO_MODE)
#define SIUL2_0_PORT175_CMP0_CMP0_RRT_OUT                             (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT175_LPSPI3_LPSPI3_SOUT_OUT                        (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT175_FCCU_FCCU_ERR1_OUT                            (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT175_ETPU_A_ETPU_A_CH_30_OUT                       (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT175_ETPU_B_ETPU_B_CH_1_OUT                        (PORT_ALT9_FUNC_MODE)
#define SIUL2_0_PORT175_ETPU_B_ETPU_B_CH_20_OUT                       (PORT_ALT10_FUNC_MODE)
#define SIUL2_0_PORT175_LCU0_LCU0_OUT6_OUT                            (PORT_ALT11_FUNC_MODE)
#define SIUL2_0_PORT175_EMIOS_0_EMIOS_0_CH_22_X_OUT                   (PORT_ALT12_FUNC_MODE)
#define SIUL2_0_PORT175_MSC0_DSPI_MSC0_PCS_1_OUT                      (PORT_ALT13_FUNC_MODE)
#define SIUL2_0_PORT175_ETPU_A_ETPU_A_CH_30_IN                        (PORT_INPUT1_MODE)
#define SIUL2_0_PORT175_CAN1_CAN1_RX_IN                               (PORT_INPUT2_MODE)
#define SIUL2_0_PORT175_SIUL_EIRQ_23_IN                               (PORT_INPUT3_MODE)
#define SIUL2_0_PORT175_EMIOS_0_EMIOS_0_CH_22_X_IN                    (PORT_INPUT4_MODE)
#define SIUL2_0_PORT175_FCCU_FCCU_ERR_IN1_IN                          (PORT_INPUT5_MODE)
#define SIUL2_0_PORT175_LPSPI3_LPSPI3_SOUT_IN                         (PORT_INPUT6_MODE)
#define SIUL2_0_PORT175_ETPU_B_ETPU_B_CH_20_IN                        (PORT_INPUT7_MODE)
#define SIUL2_0_PORT175_ETPU_B_ETPU_B_CH_1_IN                         (PORT_INPUT8_MODE)
#define SIUL2_0_PORT175_LPSPI3_LPSPI3_SOUT_INOUT                      (PORT_INOUT4_MODE)
#define SIUL2_0_PORT175_ETPU_A_ETPU_A_CH_30_INOUT                     (PORT_INOUT8_MODE)
#define SIUL2_0_PORT175_ETPU_B_ETPU_B_CH_1_INOUT                      (PORT_INOUT9_MODE)
#define SIUL2_0_PORT175_ETPU_B_ETPU_B_CH_20_INOUT                     (PORT_INOUT10_MODE)
#define SIUL2_0_PORT175_EMIOS_0_EMIOS_0_CH_22_X_INOUT                 (PORT_INOUT12_MODE)
#define SIUL2_0_PORT176_GPIO                                          (PORT_GPIO_MODE)
#define SIUL2_0_PORT176_ADC1_ADC1_MA_0_OUT                            (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT176_LPSPI3_LPSPI3_PCS0_OUT                        (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT176_ETPU_A_ETPU_A_CH_31_OUT                       (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT176_ETPU_B_ETPU_B_CH_2_OUT                        (PORT_ALT9_FUNC_MODE)
#define SIUL2_0_PORT176_ETPU_B_ETPU_B_CH_21_OUT                       (PORT_ALT10_FUNC_MODE)
#define SIUL2_0_PORT176_LCU0_LCU0_OUT7_OUT                            (PORT_ALT11_FUNC_MODE)
#define SIUL2_0_PORT176_MSC0_DSPI_MSC0_PCS_0_OUT                      (PORT_ALT12_FUNC_MODE)
#define SIUL2_0_PORT176_ETPU_A_ETPU_A_CH_31_IN                        (PORT_INPUT1_MODE)
#define SIUL2_0_PORT176_LPSPI3_LPSPI3_PCS0_IN                         (PORT_INPUT2_MODE)
#define SIUL2_0_PORT176_SDADC_0_EXT_DATA0_IN                          (PORT_INPUT3_MODE)
#define SIUL2_0_PORT176_ETPU_B_ETPU_B_CH_2_IN                         (PORT_INPUT4_MODE)
#define SIUL2_0_PORT176_ETPU_B_ETPU_B_CH_21_IN                        (PORT_INPUT5_MODE)
#define SIUL2_0_PORT176_LPSPI3_LPSPI3_PCS0_INOUT                      (PORT_INOUT5_MODE)
#define SIUL2_0_PORT176_ETPU_A_ETPU_A_CH_31_INOUT                     (PORT_INOUT8_MODE)
#define SIUL2_0_PORT176_ETPU_B_ETPU_B_CH_2_INOUT                      (PORT_INOUT9_MODE)
#define SIUL2_0_PORT176_ETPU_B_ETPU_B_CH_21_INOUT                     (PORT_INOUT10_MODE)
#define SIUL2_0_PORT177_GPIO                                          (PORT_GPIO_MODE)
#define SIUL2_0_PORT177_ADC1_ADC1_MA_1_OUT                            (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT177_ETPU_B_ETPU_B_CH_22_OUT                       (PORT_ALT9_FUNC_MODE)
#define SIUL2_0_PORT177_SDADC_1_EXT_DATA1_IN                          (PORT_INPUT1_MODE)
#define SIUL2_0_PORT177_ETPU_B_ETPU_B_CH_22_IN                        (PORT_INPUT2_MODE)
#define SIUL2_0_PORT177_ETPU_B_ETPU_B_CH_22_INOUT                     (PORT_INOUT9_MODE)
#define SIUL2_0_PORT178_GPIO                                          (PORT_GPIO_MODE)
#define SIUL2_0_PORT178_ADC1_ADC1_MA_2_OUT                            (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT178_LPSPI3_LPSPI3_PCS1_OUT                        (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT178_LPUART3_LPUART3_TX_OUT                        (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT178_ETPU_B_ETPU_B_CH_26_OUT                       (PORT_ALT9_FUNC_MODE)
#define SIUL2_0_PORT178_ETPU_A_ETPU_A_CH_18_OUT                       (PORT_ALT10_FUNC_MODE)
#define SIUL2_0_PORT178_LCU1_LCU1_OUT2_OUT                            (PORT_ALT11_FUNC_MODE)
#define SIUL2_0_PORT178_MSC0_DSPI_MSC0_PCS_1_OUT                      (PORT_ALT12_FUNC_MODE)
#define SIUL2_0_PORT178_LPSPI3_LPSPI3_PCS1_IN                         (PORT_INPUT1_MODE)
#define SIUL2_0_PORT178_LPUART3_LPUART3_TX_IN                         (PORT_INPUT2_MODE)
#define SIUL2_0_PORT178_ETPU_B_ETPU_B_CH_26_IN                        (PORT_INPUT3_MODE)
#define SIUL2_0_PORT178_SDADC_2_EXT_DATA2_IN                          (PORT_INPUT4_MODE)
#define SIUL2_0_PORT178_ETPU_A_ETPU_A_CH_18_IN                        (PORT_INPUT5_MODE)
#define SIUL2_0_PORT178_LPSPI3_LPSPI3_PCS1_INOUT                      (PORT_INOUT5_MODE)
#define SIUL2_0_PORT178_LPUART3_LPUART3_TX_INOUT                      (PORT_INOUT8_MODE)
#define SIUL2_0_PORT178_ETPU_B_ETPU_B_CH_26_INOUT                     (PORT_INOUT9_MODE)
#define SIUL2_0_PORT178_ETPU_A_ETPU_A_CH_18_INOUT                     (PORT_INOUT10_MODE)
#define SIUL2_0_PORT179_GPIO                                          (PORT_GPIO_MODE)
#define SIUL2_0_PORT179_ADC0_ADC0_MA_2_OUT                            (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT179_LPSPI3_LPSPI3_PCS2_OUT                        (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT179_HSE_HSE_TAMPER_LOOP_OUT0_OUT                  (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT179_EMIOS_0_EMIOS_0_CH_5_X_OUT                    (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT179_ETPU_B_ETPU_B_CH_23_OUT                       (PORT_ALT9_FUNC_MODE)
#define SIUL2_0_PORT179_WKPU_WKPU_31_IN                               (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT179_EMIOS_0_EMIOS_0_CH_5_X_IN                     (PORT_INPUT1_MODE)
#define SIUL2_0_PORT179_LPUART3_LPUART3_RX_IN                         (PORT_INPUT2_MODE)
#define SIUL2_0_PORT179_LPSPI3_LPSPI3_PCS2_IN                         (PORT_INPUT3_MODE)
#define SIUL2_0_PORT179_ETPU_B_ETPU_B_CH_23_IN                        (PORT_INPUT4_MODE)
#define SIUL2_0_PORT179_LPSPI3_LPSPI3_PCS2_INOUT                      (PORT_INOUT5_MODE)
#define SIUL2_0_PORT179_EMIOS_0_EMIOS_0_CH_5_X_INOUT                  (PORT_INOUT8_MODE)
#define SIUL2_0_PORT179_ETPU_B_ETPU_B_CH_23_INOUT                     (PORT_INOUT9_MODE)
#define SIUL2_0_PORT180_GPIO                                          (PORT_GPIO_MODE)
#define SIUL2_0_PORT180_LPI2C0_LPI2C0_SCL_OUT                         (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT180_LPSPI3_LPSPI3_PCS3_OUT                        (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT180_CAN0_CAN0_TX_OUT                              (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT180_FXIO_FXIO_D4_OUT                              (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT180_LPUART0_LPUART0_TX_OUT                        (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT180_ETPU_A_ETPU_A_CH_29_OUT                       (PORT_ALT9_FUNC_MODE)
#define SIUL2_0_PORT180_ETPU_B_ETPU_B_CH_0_OUT                        (PORT_ALT10_FUNC_MODE)
#define SIUL2_0_PORT180_ETPU_B_ETPU_B_CH_19_OUT                       (PORT_ALT11_FUNC_MODE)
#define SIUL2_0_PORT180_LCU0_LCU0_OUT5_OUT                            (PORT_ALT12_FUNC_MODE)
#define SIUL2_0_PORT180_EMIOS_0_EMIOS_0_CH_13_X_OUT                   (PORT_ALT13_FUNC_MODE)
#define SIUL2_0_PORT180_ETPU_A_ETPU_A_CH_29_IN                        (PORT_INPUT1_MODE)
#define SIUL2_0_PORT180_EMIOS_0_EMIOS_0_CH_13_X_IN                    (PORT_INPUT2_MODE)
#define SIUL2_0_PORT180_FXIO_FXIO_D4_IN                               (PORT_INPUT3_MODE)
#define SIUL2_0_PORT180_LPI2C0_LPI2C0_SCL_IN                          (PORT_INPUT4_MODE)
#define SIUL2_0_PORT180_LPSPI3_LPSPI3_PCS3_IN                         (PORT_INPUT5_MODE)
#define SIUL2_0_PORT180_LPUART0_LPUART0_TX_IN                         (PORT_INPUT6_MODE)
#define SIUL2_0_PORT180_SDADC_1_EXT_CLKIN1_IN                         (PORT_INPUT7_MODE)
#define SIUL2_0_PORT180_MSC0_DSPI_MSC0_SIN_IN                         (PORT_INPUT8_MODE)
#define SIUL2_0_PORT180_ETPU_B_ETPU_B_TCRCLK_IN                       (PORT_INPUT9_MODE)
#define SIUL2_0_PORT180_ETPU_B_ETPU_B_CH_0_IN                         (PORT_INPUT10_MODE)
#define SIUL2_0_PORT180_ETPU_B_ETPU_B_CH_19_IN                        (PORT_INPUT11_MODE)
#define SIUL2_0_PORT180_LPI2C0_LPI2C0_SCL_INOUT                       (PORT_INOUT4_MODE)
#define SIUL2_0_PORT180_LPSPI3_LPSPI3_PCS3_INOUT                      (PORT_INOUT5_MODE)
#define SIUL2_0_PORT180_FXIO_FXIO_D4_INOUT                            (PORT_INOUT7_MODE)
#define SIUL2_0_PORT180_LPUART0_LPUART0_TX_INOUT                      (PORT_INOUT8_MODE)
#define SIUL2_0_PORT180_ETPU_A_ETPU_A_CH_29_INOUT                     (PORT_INOUT9_MODE)
#define SIUL2_0_PORT180_ETPU_B_ETPU_B_CH_0_INOUT                      (PORT_INOUT10_MODE)
#define SIUL2_0_PORT180_ETPU_B_ETPU_B_CH_19_INOUT                     (PORT_INOUT11_MODE)
#define SIUL2_0_PORT180_EMIOS_0_EMIOS_0_CH_13_X_INOUT                 (PORT_INOUT13_MODE)
#define SIUL2_0_PORT181_GPIO                                          (PORT_GPIO_MODE)
#define SIUL2_0_PORT181_LPI2C0_LPI2C0_SDA_OUT                         (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT181_LPSPI1_LPSPI1_PCS0_OUT                        (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT181_FXIO_FXIO_D5_OUT                              (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT181_ETPU_B_ETPU_B_CH_24_OUT                       (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT181_ETPU_A_ETPU_A_CH_14_OUT                       (PORT_ALT9_FUNC_MODE)
#define SIUL2_0_PORT181_LCU1_LCU1_OUT0_OUT                            (PORT_ALT10_FUNC_MODE)
#define SIUL2_0_PORT181_EMIOS_0_EMIOS_0_CH_14_X_OUT                   (PORT_ALT11_FUNC_MODE)
#define SIUL2_0_PORT181_MSC0_DSPI_MSC0_SOUT_OUT                       (PORT_ALT12_FUNC_MODE)
#define SIUL2_0_PORT181_WKPU_WKPU_17_IN                               (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT181_CAN0_CAN0_RX_IN                               (PORT_INPUT1_MODE)
#define SIUL2_0_PORT181_EMIOS_0_EMIOS_0_CH_14_X_IN                    (PORT_INPUT2_MODE)
#define SIUL2_0_PORT181_FXIO_FXIO_D5_IN                               (PORT_INPUT3_MODE)
#define SIUL2_0_PORT181_LPUART0_LPUART0_RX_IN                         (PORT_INPUT4_MODE)
#define SIUL2_0_PORT181_LPI2C0_LPI2C0_SDA_IN                          (PORT_INPUT5_MODE)
#define SIUL2_0_PORT181_LPSPI1_LPSPI1_PCS0_IN                         (PORT_INPUT6_MODE)
#define SIUL2_0_PORT181_ETPU_B_ETPU_B_CH_24_IN                        (PORT_INPUT7_MODE)
#define SIUL2_0_PORT181_SDADC_2_EXT_CLKIN2_IN                         (PORT_INPUT8_MODE)
#define SIUL2_0_PORT181_ETPU_A_ETPU_A_CH_14_IN                        (PORT_INPUT9_MODE)
#define SIUL2_0_PORT181_LPI2C0_LPI2C0_SDA_INOUT                       (PORT_INOUT4_MODE)
#define SIUL2_0_PORT181_LPSPI1_LPSPI1_PCS0_INOUT                      (PORT_INOUT5_MODE)
#define SIUL2_0_PORT181_FXIO_FXIO_D5_INOUT                            (PORT_INOUT7_MODE)
#define SIUL2_0_PORT181_ETPU_B_ETPU_B_CH_24_INOUT                     (PORT_INOUT8_MODE)
#define SIUL2_0_PORT181_ETPU_A_ETPU_A_CH_14_INOUT                     (PORT_INOUT9_MODE)
#define SIUL2_0_PORT181_EMIOS_0_EMIOS_0_CH_14_X_INOUT                 (PORT_INOUT11_MODE)
#define SIUL2_0_PORT183_GPIO                                          (PORT_GPIO_MODE)
#define SIUL2_0_PORT183_LPSPI3_LPSPI3_PCS3_OUT                        (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT183_LPUART1_LPUART1_TX_OUT                        (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT183_CMP0_CMP0_OUT_OUT                             (PORT_ALT9_FUNC_MODE)
#define SIUL2_0_PORT183_ETPU_B_ETPU_B_CH_7_OUT                        (PORT_ALT10_FUNC_MODE)
#define SIUL2_0_PORT183_ETPU_A_ETPU_A_CH_13_OUT                       (PORT_ALT11_FUNC_MODE)
#define SIUL2_0_PORT183_MSC0_DSPI_MSC0_PCS_0_OUT                      (PORT_ALT13_FUNC_MODE)
#define SIUL2_0_PORT183_LPSPI3_LPSPI3_PCS3_IN                         (PORT_INPUT1_MODE)
#define SIUL2_0_PORT183_LPUART1_LPUART1_TX_IN                         (PORT_INPUT2_MODE)
#define SIUL2_0_PORT183_TRACE_EVTI_0_IN                               (PORT_INPUT3_MODE)
#define SIUL2_0_PORT183_ETPU_B_ETPU_B_CH_7_IN                         (PORT_INPUT4_MODE)
#define SIUL2_0_PORT183_ETPU_A_ETPU_A_CH_13_IN                        (PORT_INPUT5_MODE)
#define SIUL2_0_PORT183_LPSPI3_LPSPI3_PCS3_INOUT                      (PORT_INOUT5_MODE)
#define SIUL2_0_PORT183_LPUART1_LPUART1_TX_INOUT                      (PORT_INOUT8_MODE)
#define SIUL2_0_PORT183_ETPU_B_ETPU_B_CH_7_INOUT                      (PORT_INOUT10_MODE)
#define SIUL2_0_PORT183_ETPU_A_ETPU_A_CH_13_INOUT                     (PORT_INOUT11_MODE)
#define SIUL2_0_PORT184_GPIO                                          (PORT_GPIO_MODE)
#define SIUL2_0_PORT184_EMIOS_0_EMIOS_0_CH_8_X_OUT                    (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT184_WKPU_WKPU_54_IN                               (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT184_EMIOS_0_EMIOS_0_CH_8_X_IN                     (PORT_INPUT1_MODE)
#define SIUL2_0_PORT184_LPUART1_LPUART1_RX_IN                         (PORT_INPUT2_MODE)
#define SIUL2_0_PORT184_TRACE_EVTI_0_IN                               (PORT_INPUT3_MODE)
#define SIUL2_0_PORT184_EMIOS_0_EMIOS_0_CH_8_X_INOUT                  (PORT_INOUT8_MODE)
#define SIUL2_0_PORT185_GPIO                                          (PORT_GPIO_MODE)
#define SIUL2_0_PORT185_CAN2_CAN2_TX_OUT                              (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT185_LPSPI2_LPSPI2_PCS2_OUT                        (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT185_LPSPI4_LPSPI4_PCS0_OUT                        (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT185_FXIO_FXIO_D6_OUT                              (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT185_MSC0_DSPI_MSC0_PCS_0_OUT                      (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT185_EMIOS_0_EMIOS_0_CH_9_X_OUT                    (PORT_ALT9_FUNC_MODE)
#define SIUL2_0_PORT185_TRACE_EVTO_0_OUT                              (PORT_ALT10_FUNC_MODE)
#define SIUL2_0_PORT185_ETPU_B_ETPU_B_CH_0_OUT                        (PORT_ALT11_FUNC_MODE)
#define SIUL2_0_PORT185_EMIOS_0_EMIOS_0_CH_9_X_IN                     (PORT_INPUT1_MODE)
#define SIUL2_0_PORT185_FXIO_FXIO_D6_IN                               (PORT_INPUT2_MODE)
#define SIUL2_0_PORT185_LPSPI2_LPSPI2_PCS2_IN                         (PORT_INPUT3_MODE)
#define SIUL2_0_PORT185_LPSPI4_LPSPI4_PCS0_IN                         (PORT_INPUT4_MODE)
#define SIUL2_0_PORT185_ETPU_B_ETPU_B_TCRCLK_IN                       (PORT_INPUT5_MODE)
#define SIUL2_0_PORT185_ETPU_B_ETPU_B_CH_0_IN                         (PORT_INPUT6_MODE)
#define SIUL2_0_PORT185_LPSPI2_LPSPI2_PCS2_INOUT                      (PORT_INOUT5_MODE)
#define SIUL2_0_PORT185_LPSPI4_LPSPI4_PCS0_INOUT                      (PORT_INOUT6_MODE)
#define SIUL2_0_PORT185_FXIO_FXIO_D6_INOUT                            (PORT_INOUT7_MODE)
#define SIUL2_0_PORT185_EMIOS_0_EMIOS_0_CH_9_X_INOUT                  (PORT_INOUT9_MODE)
#define SIUL2_0_PORT185_ETPU_B_ETPU_B_CH_0_INOUT                      (PORT_INOUT11_MODE)
#define SIUL2_0_PORT186_GPIO                                          (PORT_GPIO_MODE)
#define SIUL2_0_PORT186_LPSPI2_LPSPI2_PCS3_OUT                        (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT186_LPSPI4_LPSPI4_PCS1_OUT                        (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT186_EMIOS_0_EMIOS_0_CH_10_X_OUT                   (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT186_ETPU_B_ETPU_B_CH_2_OUT                        (PORT_ALT9_FUNC_MODE)
#define SIUL2_0_PORT186_WKPU_WKPU_57_IN                               (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT186_CAN2_CAN2_RX_IN                               (PORT_INPUT1_MODE)
#define SIUL2_0_PORT186_EMIOS_0_EMIOS_0_CH_10_X_IN                    (PORT_INPUT2_MODE)
#define SIUL2_0_PORT186_LPSPI2_LPSPI2_PCS3_IN                         (PORT_INPUT3_MODE)
#define SIUL2_0_PORT186_LPSPI4_LPSPI4_PCS1_IN                         (PORT_INPUT4_MODE)
#define SIUL2_0_PORT186_MSC0_LPUART_MSC0_RX_IN                        (PORT_INPUT5_MODE)
#define SIUL2_0_PORT186_ETPU_B_ETPU_B_CH_2_IN                         (PORT_INPUT6_MODE)
#define SIUL2_0_PORT186_LPSPI2_LPSPI2_PCS3_INOUT                      (PORT_INOUT5_MODE)
#define SIUL2_0_PORT186_LPSPI4_LPSPI4_PCS1_INOUT                      (PORT_INOUT6_MODE)
#define SIUL2_0_PORT186_EMIOS_0_EMIOS_0_CH_10_X_INOUT                 (PORT_INOUT8_MODE)
#define SIUL2_0_PORT186_ETPU_B_ETPU_B_CH_2_INOUT                      (PORT_INOUT9_MODE)
#define SIUL2_0_PORT187_GPIO                                          (PORT_GPIO_MODE)
#define SIUL2_0_PORT187_LPSPI4_LPSPI4_PCS2_OUT                        (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT187_MSC0_DSPI_MSC0_PCS_0_OUT                      (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT187_LPUART3_LPUART3_TX_OUT                        (PORT_ALT9_FUNC_MODE)
#define SIUL2_0_PORT187_EMIOS_0_EMIOS_0_CH_11_X_OUT                   (PORT_ALT11_FUNC_MODE)
#define SIUL2_0_PORT187_ETPU_B_ETPU_B_CH_30_OUT                       (PORT_ALT12_FUNC_MODE)
#define SIUL2_0_PORT187_EMIOS_0_EMIOS_0_CH_11_X_IN                    (PORT_INPUT1_MODE)
#define SIUL2_0_PORT187_LPSPI4_LPSPI4_PCS2_IN                         (PORT_INPUT2_MODE)
#define SIUL2_0_PORT187_LPUART3_LPUART3_TX_IN                         (PORT_INPUT3_MODE)
#define SIUL2_0_PORT187_ETPU_B_ETPU_B_CH_30_IN                        (PORT_INPUT4_MODE)
#define SIUL2_0_PORT187_LPSPI4_LPSPI4_PCS2_INOUT                      (PORT_INOUT6_MODE)
#define SIUL2_0_PORT187_LPUART3_LPUART3_TX_INOUT                      (PORT_INOUT9_MODE)
#define SIUL2_0_PORT187_EMIOS_0_EMIOS_0_CH_11_X_INOUT                 (PORT_INOUT11_MODE)
#define SIUL2_0_PORT187_ETPU_B_ETPU_B_CH_30_INOUT                     (PORT_INOUT12_MODE)
#define SIUL2_0_PORT188_GPIO                                          (PORT_GPIO_MODE)
#define SIUL2_0_PORT188_FXIO_FXIO_D7_OUT                              (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT188_LPSPI0_LPSPI0_PCS0_OUT                        (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT188_LPSPI4_LPSPI4_PCS3_OUT                        (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT188_TRACE_TRACE_ETM_D5_OUT                        (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT188_FXIO_FXIO_D7_IN                               (PORT_INPUT1_MODE)
#define SIUL2_0_PORT188_LPUART3_LPUART3_RX_IN                         (PORT_INPUT2_MODE)
#define SIUL2_0_PORT188_LPSPI0_LPSPI0_PCS0_IN                         (PORT_INPUT3_MODE)
#define SIUL2_0_PORT188_LPSPI4_LPSPI4_PCS3_IN                         (PORT_INPUT4_MODE)
#define SIUL2_0_PORT188_FXIO_FXIO_D7_INOUT                            (PORT_INOUT4_MODE)
#define SIUL2_0_PORT188_LPSPI0_LPSPI0_PCS0_INOUT                      (PORT_INOUT5_MODE)
#define SIUL2_0_PORT188_LPSPI4_LPSPI4_PCS3_INOUT                      (PORT_INOUT6_MODE)
#define SIUL2_0_PORT189_GPIO                                          (PORT_GPIO_MODE)
#define SIUL2_0_PORT189_CAN3_CAN3_TX_OUT                              (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT189_ADC1_ADC1_MA_0_OUT                            (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT189_LPSPI3_LPSPI3_PCS1_OUT                        (PORT_ALT5_FUNC_MODE)
#define SIUL2_0_PORT189_FXIO_FXIO_D8_OUT                              (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT189_EMIOS_0_EMIOS_0_CH_13_X_OUT                   (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT189_LPI2C1_LPI2C1_SCL_OUT                         (PORT_ALT10_FUNC_MODE)
#define SIUL2_0_PORT189_ETPU_B_ETPU_B_CH_29_OUT                       (PORT_ALT11_FUNC_MODE)
#define SIUL2_0_PORT189_ETPU_A_ETPU_A_CH_0_OUT                        (PORT_ALT12_FUNC_MODE)
#define SIUL2_0_PORT189_ETPU_A_ETPU_A_CH_21_OUT                       (PORT_ALT13_FUNC_MODE)
#define SIUL2_0_PORT189_LCU1_LCU1_OUT5_OUT                            (PORT_ALT14_FUNC_MODE)
#define SIUL2_0_PORT189_EMIOS_0_EMIOS_0_CH_13_X_IN                    (PORT_INPUT1_MODE)
#define SIUL2_0_PORT189_FXIO_FXIO_D8_IN                               (PORT_INPUT2_MODE)
#define SIUL2_0_PORT189_LPI2C0_LPI2C0_HREQ_IN                         (PORT_INPUT3_MODE)
#define SIUL2_0_PORT189_LPI2C1_LPI2C1_SCL_IN                          (PORT_INPUT4_MODE)
#define SIUL2_0_PORT189_LPSPI3_LPSPI3_PCS1_IN                         (PORT_INPUT5_MODE)
#define SIUL2_0_PORT189_ETPU_B_ETPU_B_CH_29_IN                        (PORT_INPUT6_MODE)
#define SIUL2_0_PORT189_ETPU_A_ETPU_A_TCRCLK_IN                       (PORT_INPUT7_MODE)
#define SIUL2_0_PORT189_ETPU_A_ETPU_A_CH_0_IN                         (PORT_INPUT8_MODE)
#define SIUL2_0_PORT189_ETPU_A_ETPU_A_CH_21_IN                        (PORT_INPUT9_MODE)
#define SIUL2_0_PORT189_LPSPI3_LPSPI3_PCS1_INOUT                      (PORT_INOUT5_MODE)
#define SIUL2_0_PORT189_FXIO_FXIO_D8_INOUT                            (PORT_INOUT7_MODE)
#define SIUL2_0_PORT189_EMIOS_0_EMIOS_0_CH_13_X_INOUT                 (PORT_INOUT8_MODE)
#define SIUL2_0_PORT189_LPI2C1_LPI2C1_SCL_INOUT                       (PORT_INOUT10_MODE)
#define SIUL2_0_PORT189_ETPU_B_ETPU_B_CH_29_INOUT                     (PORT_INOUT11_MODE)
#define SIUL2_0_PORT189_ETPU_A_ETPU_A_CH_0_INOUT                      (PORT_INOUT12_MODE)
#define SIUL2_0_PORT189_ETPU_A_ETPU_A_CH_21_INOUT                     (PORT_INOUT13_MODE)
#define SIUL2_0_PORT190_GPIO                                          (PORT_GPIO_MODE)
#define SIUL2_0_PORT190_ADC1_ADC1_MA_1_OUT                            (PORT_ALT4_FUNC_MODE)
#define SIUL2_0_PORT190_EMIOS_0_EMIOS_0_CH_14_X_OUT                   (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT190_ETPU_B_ETPU_B_CH_31_OUT                       (PORT_ALT9_FUNC_MODE)
#define SIUL2_0_PORT190_WKPU_WKPU_58_IN                               (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT190_CAN3_CAN3_RX_IN                               (PORT_INPUT1_MODE)
#define SIUL2_0_PORT190_EMIOS_0_EMIOS_0_CH_14_X_IN                    (PORT_INPUT2_MODE)
#define SIUL2_0_PORT190_ETPU_B_ETPU_B_CH_31_IN                        (PORT_INPUT3_MODE)
#define SIUL2_0_PORT190_EMIOS_0_EMIOS_0_CH_14_X_INOUT                 (PORT_INOUT8_MODE)
#define SIUL2_0_PORT190_ETPU_B_ETPU_B_CH_31_INOUT                     (PORT_INOUT9_MODE)
#define SIUL2_0_PORT191_GPIO                                          (PORT_GPIO_MODE)
#define SIUL2_0_PORT191_ADC1_ADC1_MA_2_OUT                            (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT191_FXIO_FXIO_D9_OUT                              (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT191_TRACE_TRACE_ETM_D3_OUT                        (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT191_EMIOS_0_EMIOS_0_CH_15_X_OUT                   (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT191_EMAC_EMAC_MII_RMII_TX_EN_OUT                  (PORT_ALT9_FUNC_MODE)
#define SIUL2_0_PORT191_EMIOS_0_EMIOS_0_CH_15_X_IN                    (PORT_INPUT1_MODE)
#define SIUL2_0_PORT191_FXIO_FXIO_D9_IN                               (PORT_INPUT2_MODE)
#define SIUL2_0_PORT191_TRGMUX_TRGMUX_IN6_IN                          (PORT_INPUT3_MODE)
#define SIUL2_0_PORT191_FXIO_FXIO_D9_INOUT                            (PORT_INOUT6_MODE)
#define SIUL2_0_PORT191_EMIOS_0_EMIOS_0_CH_15_X_INOUT                 (PORT_INOUT8_MODE)
#define SIUL2_0_PORT192_GPIO                                          (PORT_GPIO_MODE)
#define SIUL2_0_PORT192_EMIOS_0_EMIOS_0_CH_6_X_OUT                    (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT192_ETPU_A_ETPU_A_CH_8_OUT                        (PORT_ALT9_FUNC_MODE)
#define SIUL2_0_PORT192_SIUL_EIRQ_8_IN                                (PORT_INPUT1_MODE)
#define SIUL2_0_PORT192_EMIOS_0_EMIOS_0_CH_6_X_IN                     (PORT_INPUT2_MODE)
#define SIUL2_0_PORT192_ETPU_A_ETPU_A_CH_8_IN                         (PORT_INPUT3_MODE)
#define SIUL2_0_PORT192_EMIOS_0_EMIOS_0_CH_6_X_INOUT                  (PORT_INOUT8_MODE)
#define SIUL2_0_PORT192_ETPU_A_ETPU_A_CH_8_INOUT                      (PORT_INOUT9_MODE)
#define SIUL2_0_PORT193_GPIO                                          (PORT_GPIO_MODE)
#define SIUL2_0_PORT193_EMIOS_0_EMIOS_0_CH_17_X_OUT                   (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT193_ETPU_A_ETPU_A_CH_13_OUT                       (PORT_ALT9_FUNC_MODE)
#define SIUL2_0_PORT193_SIUL_EIRQ_9_IN                                (PORT_INPUT1_MODE)
#define SIUL2_0_PORT193_EMIOS_0_EMIOS_0_CH_17_X_IN                    (PORT_INPUT2_MODE)
#define SIUL2_0_PORT193_ETPU_A_ETPU_A_CH_13_IN                        (PORT_INPUT3_MODE)
#define SIUL2_0_PORT193_EMIOS_0_EMIOS_0_CH_17_X_INOUT                 (PORT_INOUT8_MODE)
#define SIUL2_0_PORT193_ETPU_A_ETPU_A_CH_13_INOUT                     (PORT_INOUT9_MODE)
#define SIUL2_0_PORT194_GPIO                                          (PORT_GPIO_MODE)
#define SIUL2_0_PORT194_ETPU_B_ETPU_B_CH_30_OUT                       (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT194_ETPU_A_ETPU_A_CH_1_OUT                        (PORT_ALT9_FUNC_MODE)
#define SIUL2_0_PORT194_ETPU_A_ETPU_A_CH_22_OUT                       (PORT_ALT10_FUNC_MODE)
#define SIUL2_0_PORT194_LCU1_LCU1_OUT6_OUT                            (PORT_ALT11_FUNC_MODE)
#define SIUL2_0_PORT194_SIUL_EIRQ_10_IN                               (PORT_INPUT1_MODE)
#define SIUL2_0_PORT194_ETPU_B_ETPU_B_CH_30_IN                        (PORT_INPUT2_MODE)
#define SIUL2_0_PORT194_TRACE_EVTI_0_IN                               (PORT_INPUT3_MODE)
#define SIUL2_0_PORT194_ETPU_A_ETPU_A_CH_1_IN                         (PORT_INPUT4_MODE)
#define SIUL2_0_PORT194_ETPU_A_ETPU_A_CH_22_IN                        (PORT_INPUT5_MODE)
#define SIUL2_0_PORT194_ETPU_B_ETPU_B_CH_30_INOUT                     (PORT_INOUT8_MODE)
#define SIUL2_0_PORT194_ETPU_A_ETPU_A_CH_1_INOUT                      (PORT_INOUT9_MODE)
#define SIUL2_0_PORT194_ETPU_A_ETPU_A_CH_22_INOUT                     (PORT_INOUT10_MODE)
#define SIUL2_0_PORT195_GPIO                                          (PORT_GPIO_MODE)
#define SIUL2_0_PORT195_EMIOS_0_EMIOS_0_CH_19_X_OUT                   (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT195_TRACE_EVTO_0_OUT                              (PORT_ALT9_FUNC_MODE)
#define SIUL2_0_PORT195_ETPU_B_ETPU_B_CH_31_OUT                       (PORT_ALT10_FUNC_MODE)
#define SIUL2_0_PORT195_ETPU_A_ETPU_A_CH_2_OUT                        (PORT_ALT11_FUNC_MODE)
#define SIUL2_0_PORT195_ETPU_A_ETPU_A_CH_23_OUT                       (PORT_ALT12_FUNC_MODE)
#define SIUL2_0_PORT195_LCU1_LCU1_OUT7_OUT                            (PORT_ALT13_FUNC_MODE)
#define SIUL2_0_PORT195_SIUL_EIRQ_11_IN                               (PORT_INPUT1_MODE)
#define SIUL2_0_PORT195_EMIOS_0_EMIOS_0_CH_19_X_IN                    (PORT_INPUT2_MODE)
#define SIUL2_0_PORT195_ETPU_B_ETPU_B_CH_31_IN                        (PORT_INPUT3_MODE)
#define SIUL2_0_PORT195_ETPU_A_ETPU_A_CH_2_IN                         (PORT_INPUT4_MODE)
#define SIUL2_0_PORT195_ETPU_A_ETPU_A_CH_23_IN                        (PORT_INPUT5_MODE)
#define SIUL2_0_PORT195_EMIOS_0_EMIOS_0_CH_19_X_INOUT                 (PORT_INOUT8_MODE)
#define SIUL2_0_PORT195_ETPU_B_ETPU_B_CH_31_INOUT                     (PORT_INOUT10_MODE)
#define SIUL2_0_PORT195_ETPU_A_ETPU_A_CH_2_INOUT                      (PORT_INOUT11_MODE)
#define SIUL2_0_PORT195_ETPU_A_ETPU_A_CH_23_INOUT                     (PORT_INOUT12_MODE)
#define SIUL2_0_PORT196_GPIO                                          (PORT_GPIO_MODE)
#define SIUL2_0_PORT196_ETPU_A_ETPU_A_CH_26_OUT                       (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT196_ETPU_B_ETPU_B_CH_15_OUT                       (PORT_ALT9_FUNC_MODE)
#define SIUL2_0_PORT196_LCU0_LCU0_OUT2_OUT                            (PORT_ALT10_FUNC_MODE)
#define SIUL2_0_PORT196_EMIOS_0_EMIOS_0_CH_20_X_OUT                   (PORT_ALT11_FUNC_MODE)
#define SIUL2_0_PORT196_ETPU_A_ETPU_A_CH_26_IN                        (PORT_INPUT1_MODE)
#define SIUL2_0_PORT196_SIUL_EIRQ_12_IN                               (PORT_INPUT2_MODE)
#define SIUL2_0_PORT196_EMIOS_0_EMIOS_0_CH_20_X_IN                    (PORT_INPUT3_MODE)
#define SIUL2_0_PORT196_ETPU_B_ETPU_B_CH_15_IN                        (PORT_INPUT4_MODE)
#define SIUL2_0_PORT196_ETPU_A_ETPU_A_CH_26_INOUT                     (PORT_INOUT8_MODE)
#define SIUL2_0_PORT196_ETPU_B_ETPU_B_CH_15_INOUT                     (PORT_INOUT9_MODE)
#define SIUL2_0_PORT196_EMIOS_0_EMIOS_0_CH_20_X_INOUT                 (PORT_INOUT11_MODE)
#define SIUL2_0_PORT197_GPIO                                          (PORT_GPIO_MODE)
#define SIUL2_0_PORT197_ETPU_A_ETPU_A_CH_27_OUT                       (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT197_ETPU_B_ETPU_B_CH_16_OUT                       (PORT_ALT9_FUNC_MODE)
#define SIUL2_0_PORT197_LCU0_LCU0_OUT3_OUT                            (PORT_ALT10_FUNC_MODE)
#define SIUL2_0_PORT197_EMIOS_0_EMIOS_0_CH_21_X_OUT                   (PORT_ALT11_FUNC_MODE)
#define SIUL2_0_PORT197_ETPU_A_ETPU_A_CH_27_IN                        (PORT_INPUT1_MODE)
#define SIUL2_0_PORT197_SIUL_EIRQ_13_IN                               (PORT_INPUT2_MODE)
#define SIUL2_0_PORT197_EMIOS_0_EMIOS_0_CH_21_X_IN                    (PORT_INPUT3_MODE)
#define SIUL2_0_PORT197_ETPU_B_ETPU_B_CH_16_IN                        (PORT_INPUT4_MODE)
#define SIUL2_0_PORT197_ETPU_A_ETPU_A_CH_27_INOUT                     (PORT_INOUT8_MODE)
#define SIUL2_0_PORT197_ETPU_B_ETPU_B_CH_16_INOUT                     (PORT_INOUT9_MODE)
#define SIUL2_0_PORT197_EMIOS_0_EMIOS_0_CH_21_X_INOUT                 (PORT_INOUT11_MODE)
#define SIUL2_0_PORT198_GPIO                                          (PORT_GPIO_MODE)
#define SIUL2_0_PORT198_FXIO_FXIO_D10_OUT                             (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT198_TRACE_TRACE_ETM_CLKOUT_OUT                    (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT198_SIUL_EIRQ_14_IN                               (PORT_INPUT1_MODE)
#define SIUL2_0_PORT198_FXIO_FXIO_D10_IN                              (PORT_INPUT2_MODE)
#define SIUL2_0_PORT198_FXIO_FXIO_D10_INOUT                           (PORT_INOUT2_MODE)
#define SIUL2_0_PORT199_GPIO                                          (PORT_GPIO_MODE)
#define SIUL2_0_PORT199_FXIO_FXIO_D11_OUT                             (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT199_TRACE_TRACE_ETM_D0_OUT                        (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT199_EMIOS_0_EMIOS_0_CH_23_X_OUT                   (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT199_SIUL_EIRQ_15_IN                               (PORT_INPUT1_MODE)
#define SIUL2_0_PORT199_EMIOS_0_EMIOS_0_CH_23_X_IN                    (PORT_INPUT2_MODE)
#define SIUL2_0_PORT199_FXIO_FXIO_D11_IN                              (PORT_INPUT3_MODE)
#define SIUL2_0_PORT199_FXIO_FXIO_D11_INOUT                           (PORT_INOUT2_MODE)
#define SIUL2_0_PORT199_EMIOS_0_EMIOS_0_CH_23_X_INOUT                 (PORT_INOUT8_MODE)
#define SIUL2_0_PORT200_GPIO                                          (PORT_GPIO_MODE)
#define SIUL2_0_PORT200_CAN4_CAN4_TX_OUT                              (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT200_FXIO_FXIO_D12_OUT                             (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT200_LPI2C0_LPI2C0_SCL_OUT                         (PORT_ALT9_FUNC_MODE)
#define SIUL2_0_PORT200_ETPU_A_ETPU_A_CH_25_OUT                       (PORT_ALT10_FUNC_MODE)
#define SIUL2_0_PORT200_ETPU_B_ETPU_B_CH_14_OUT                       (PORT_ALT11_FUNC_MODE)
#define SIUL2_0_PORT200_LCU0_LCU0_OUT1_OUT                            (PORT_ALT12_FUNC_MODE)
#define SIUL2_0_PORT200_EMIOS_0_EMIOS_0_CH_22_X_OUT                   (PORT_ALT13_FUNC_MODE)
#define SIUL2_0_PORT200_ETPU_A_ETPU_A_CH_25_IN                        (PORT_INPUT1_MODE)
#define SIUL2_0_PORT200_SIUL_EIRQ_24_IN                               (PORT_INPUT2_MODE)
#define SIUL2_0_PORT200_EMIOS_0_EMIOS_0_CH_22_X_IN                    (PORT_INPUT3_MODE)
#define SIUL2_0_PORT200_FXIO_FXIO_D12_IN                              (PORT_INPUT4_MODE)
#define SIUL2_0_PORT200_LPI2C0_LPI2C0_SCL_IN                          (PORT_INPUT5_MODE)
#define SIUL2_0_PORT200_ETPU_B_ETPU_B_CH_14_IN                        (PORT_INPUT6_MODE)
#define SIUL2_0_PORT200_FXIO_FXIO_D12_INOUT                           (PORT_INOUT2_MODE)
#define SIUL2_0_PORT200_LPI2C0_LPI2C0_SCL_INOUT                       (PORT_INOUT9_MODE)
#define SIUL2_0_PORT200_ETPU_A_ETPU_A_CH_25_INOUT                     (PORT_INOUT10_MODE)
#define SIUL2_0_PORT200_ETPU_B_ETPU_B_CH_14_INOUT                     (PORT_INOUT11_MODE)
#define SIUL2_0_PORT200_EMIOS_0_EMIOS_0_CH_22_X_INOUT                 (PORT_INOUT13_MODE)
#define SIUL2_0_PORT201_GPIO                                          (PORT_GPIO_MODE)
#define SIUL2_0_PORT201_EMIOS_0_EMIOS_0_CH_23_X_OUT                   (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT201_ETPU_A_ETPU_A_CH_24_OUT                       (PORT_ALT9_FUNC_MODE)
#define SIUL2_0_PORT201_WKPU_WKPU_55_IN                               (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT201_ETPU_A_ETPU_A_CH_24_IN                        (PORT_INPUT1_MODE)
#define SIUL2_0_PORT201_CAN4_CAN4_RX_IN                               (PORT_INPUT2_MODE)
#define SIUL2_0_PORT201_SIUL_EIRQ_25_IN                               (PORT_INPUT3_MODE)
#define SIUL2_0_PORT201_EMIOS_0_EMIOS_0_CH_23_X_IN                    (PORT_INPUT4_MODE)
#define SIUL2_0_PORT201_EMIOS_0_EMIOS_0_CH_23_X_INOUT                 (PORT_INOUT8_MODE)
#define SIUL2_0_PORT201_ETPU_A_ETPU_A_CH_24_INOUT                     (PORT_INOUT9_MODE)
#define SIUL2_0_PORT202_GPIO                                          (PORT_GPIO_MODE)
#define SIUL2_0_PORT202_EMIOS_0_EMIOS_0_CH_7_X_OUT                    (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT202_ETPU_A_ETPU_A_CH_15_OUT                       (PORT_ALT9_FUNC_MODE)
#define SIUL2_0_PORT202_SIUL_EIRQ_26_IN                               (PORT_INPUT1_MODE)
#define SIUL2_0_PORT202_EMIOS_0_EMIOS_0_CH_7_X_IN                     (PORT_INPUT2_MODE)
#define SIUL2_0_PORT202_ETPU_A_ETPU_A_CH_15_IN                        (PORT_INPUT3_MODE)
#define SIUL2_0_PORT202_EMIOS_0_EMIOS_0_CH_7_X_INOUT                  (PORT_INOUT8_MODE)
#define SIUL2_0_PORT202_ETPU_A_ETPU_A_CH_15_INOUT                     (PORT_INOUT9_MODE)
#define SIUL2_0_PORT203_GPIO                                          (PORT_GPIO_MODE)
#define SIUL2_0_PORT203_EMIOS_0_EMIOS_0_CH_16_X_OUT                   (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT203_ETPU_A_ETPU_A_CH_16_OUT                       (PORT_ALT9_FUNC_MODE)
#define SIUL2_0_PORT203_SIUL_EIRQ_27_IN                               (PORT_INPUT1_MODE)
#define SIUL2_0_PORT203_EMIOS_0_EMIOS_0_CH_16_X_IN                    (PORT_INPUT2_MODE)
#define SIUL2_0_PORT203_ETPU_A_ETPU_A_CH_16_IN                        (PORT_INPUT3_MODE)
#define SIUL2_0_PORT203_EMIOS_0_EMIOS_0_CH_16_X_INOUT                 (PORT_INOUT8_MODE)
#define SIUL2_0_PORT203_ETPU_A_ETPU_A_CH_16_INOUT                     (PORT_INOUT9_MODE)
#define SIUL2_0_PORT204_GPIO                                          (PORT_GPIO_MODE)
#define SIUL2_0_PORT204_LPSPI4_LPSPI4_PCS3_OUT                        (PORT_ALT6_FUNC_MODE)
#define SIUL2_0_PORT204_EMIOS_0_EMIOS_0_CH_18_X_OUT                   (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT204_ETPU_A_ETPU_A_CH_26_OUT                       (PORT_ALT9_FUNC_MODE)
#define SIUL2_0_PORT204_TRACE_EVTO_1_OUT                              (PORT_ALT10_FUNC_MODE)
#define SIUL2_0_PORT204_ETPU_A_ETPU_A_CH_26_IN                        (PORT_INPUT1_MODE)
#define SIUL2_0_PORT204_SIUL_EIRQ_28_IN                               (PORT_INPUT2_MODE)
#define SIUL2_0_PORT204_EMIOS_0_EMIOS_0_CH_18_X_IN                    (PORT_INPUT3_MODE)
#define SIUL2_0_PORT204_LPSPI4_LPSPI4_PCS3_IN                         (PORT_INPUT4_MODE)
#define SIUL2_0_PORT204_LPSPI4_LPSPI4_PCS3_INOUT                      (PORT_INOUT6_MODE)
#define SIUL2_0_PORT204_EMIOS_0_EMIOS_0_CH_18_X_INOUT                 (PORT_INOUT8_MODE)
#define SIUL2_0_PORT204_ETPU_A_ETPU_A_CH_26_INOUT                     (PORT_INOUT9_MODE)
#define SIUL2_0_PORT205_GPIO                                          (PORT_GPIO_MODE)
#define SIUL2_0_PORT205_CAN5_CAN5_TX_OUT                              (PORT_ALT1_FUNC_MODE)
#define SIUL2_0_PORT205_FXIO_FXIO_D13_OUT                             (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT205_LPI2C0_LPI2C0_SDA_OUT                         (PORT_ALT9_FUNC_MODE)
#define SIUL2_0_PORT205_ETPU_B_ETPU_B_CH_28_OUT                       (PORT_ALT10_FUNC_MODE)
#define SIUL2_0_PORT205_ETPU_A_ETPU_A_CH_20_OUT                       (PORT_ALT11_FUNC_MODE)
#define SIUL2_0_PORT205_LCU1_LCU1_OUT4_OUT                            (PORT_ALT12_FUNC_MODE)
#define SIUL2_0_PORT205_EMIOS_0_EMIOS_0_CH_19_X_OUT                   (PORT_ALT13_FUNC_MODE)
#define SIUL2_0_PORT205_SIUL_EIRQ_29_IN                               (PORT_INPUT1_MODE)
#define SIUL2_0_PORT205_EMIOS_0_EMIOS_0_CH_19_X_IN                    (PORT_INPUT2_MODE)
#define SIUL2_0_PORT205_FXIO_FXIO_D13_IN                              (PORT_INPUT3_MODE)
#define SIUL2_0_PORT205_LPI2C0_LPI2C0_SDA_IN                          (PORT_INPUT4_MODE)
#define SIUL2_0_PORT205_ETPU_B_ETPU_B_CH_28_IN                        (PORT_INPUT5_MODE)
#define SIUL2_0_PORT205_ETPU_A_ETPU_A_CH_20_IN                        (PORT_INPUT6_MODE)
#define SIUL2_0_PORT205_FXIO_FXIO_D13_INOUT                           (PORT_INOUT2_MODE)
#define SIUL2_0_PORT205_LPI2C0_LPI2C0_SDA_INOUT                       (PORT_INOUT9_MODE)
#define SIUL2_0_PORT205_ETPU_B_ETPU_B_CH_28_INOUT                     (PORT_INOUT10_MODE)
#define SIUL2_0_PORT205_ETPU_A_ETPU_A_CH_20_INOUT                     (PORT_INOUT11_MODE)
#define SIUL2_0_PORT205_EMIOS_0_EMIOS_0_CH_19_X_INOUT                 (PORT_INOUT13_MODE)
#define SIUL2_0_PORT206_GPIO                                          (PORT_GPIO_MODE)
#define SIUL2_0_PORT206_ETPU_A_ETPU_A_CH_25_OUT                       (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT206_WKPU_WKPU_52_IN                               (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT206_ETPU_A_ETPU_A_CH_25_IN                        (PORT_INPUT1_MODE)
#define SIUL2_0_PORT206_CAN5_CAN5_RX_IN                               (PORT_INPUT2_MODE)
#define SIUL2_0_PORT206_SIUL_EIRQ_30_IN                               (PORT_INPUT3_MODE)
#define SIUL2_0_PORT206_ETPU_A_ETPU_A_CH_25_INOUT                     (PORT_INOUT8_MODE)
#define SIUL2_0_PORT207_GPIO                                          (PORT_GPIO_MODE)
#define SIUL2_0_PORT207_FXIO_FXIO_D14_OUT                             (PORT_ALT2_FUNC_MODE)
#define SIUL2_0_PORT207_TRACE_TRACE_ETM_D1_OUT                        (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT207_SIUL_EIRQ_31_IN                               (PORT_INPUT1_MODE)
#define SIUL2_0_PORT207_FXIO_FXIO_D14_IN                              (PORT_INPUT2_MODE)
#define SIUL2_0_PORT207_FXIO_FXIO_D14_INOUT                           (PORT_INOUT2_MODE)
#define SIUL2_0_PORT208_GPIO                                          (PORT_GPIO_MODE)
#define SIUL2_0_PORT208_FXIO_FXIO_D15_OUT                             (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT208_TRACE_TRACE_ETM_D2_OUT                        (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT208_FXIO_FXIO_D15_IN                              (PORT_INPUT1_MODE)
#define SIUL2_0_PORT208_FXIO_FXIO_D15_INOUT                           (PORT_INOUT3_MODE)
#define SIUL2_0_PORT209_GPIO                                          (PORT_GPIO_MODE)
#define SIUL2_0_PORT209_FXIO_FXIO_D16_OUT                             (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT209_TRACE_TRACE_ETM_D4_OUT                        (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT209_FXIO_FXIO_D16_IN                              (PORT_INPUT1_MODE)
#define SIUL2_0_PORT209_FXIO_FXIO_D16_INOUT                           (PORT_INOUT3_MODE)
#define SIUL2_0_PORT210_GPIO                                          (PORT_GPIO_MODE)
#define SIUL2_0_PORT210_FXIO_FXIO_D17_OUT                             (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT210_TRACE_TRACE_ETM_D6_OUT                        (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT210_FXIO_FXIO_D17_IN                              (PORT_INPUT1_MODE)
#define SIUL2_0_PORT210_FXIO_FXIO_D17_INOUT                           (PORT_INOUT3_MODE)
#define SIUL2_0_PORT211_GPIO                                          (PORT_GPIO_MODE)
#define SIUL2_0_PORT211_FXIO_FXIO_D18_OUT                             (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT211_TRACE_TRACE_ETM_D7_OUT                        (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT211_FXIO_FXIO_D18_IN                              (PORT_INPUT1_MODE)
#define SIUL2_0_PORT211_FXIO_FXIO_D18_INOUT                           (PORT_INOUT3_MODE)
#define SIUL2_0_PORT212_GPIO                                          (PORT_GPIO_MODE)
#define SIUL2_0_PORT212_FXIO_FXIO_D19_OUT                             (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT212_TRACE_TRACE_ETM_D8_OUT                        (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT212_CAN0_CAN0_TX_OUT                              (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT212_FXIO_FXIO_D19_IN                              (PORT_INPUT1_MODE)
#define SIUL2_0_PORT212_FXIO_FXIO_D19_INOUT                           (PORT_INOUT3_MODE)
#define SIUL2_0_PORT213_GPIO                                          (PORT_GPIO_MODE)
#define SIUL2_0_PORT213_FXIO_FXIO_D20_OUT                             (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT213_TRACE_TRACE_ETM_D9_OUT                        (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT213_CAN0_CAN0_RX_IN                               (PORT_INPUT1_MODE)
#define SIUL2_0_PORT213_FXIO_FXIO_D20_IN                              (PORT_INPUT2_MODE)
#define SIUL2_0_PORT213_FXIO_FXIO_D20_INOUT                           (PORT_INOUT3_MODE)
#define SIUL2_0_PORT214_GPIO                                          (PORT_GPIO_MODE)
#define SIUL2_0_PORT214_FXIO_FXIO_D21_OUT                             (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT214_TRACE_TRACE_ETM_D10_OUT                       (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT214_FXIO_FXIO_D21_IN                              (PORT_INPUT1_MODE)
#define SIUL2_0_PORT214_FXIO_FXIO_D21_INOUT                           (PORT_INOUT3_MODE)
#define SIUL2_0_PORT215_GPIO                                          (PORT_GPIO_MODE)
#define SIUL2_0_PORT215_FXIO_FXIO_D22_OUT                             (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT215_TRACE_TRACE_ETM_D11_OUT                       (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT215_FXIO_FXIO_D22_IN                              (PORT_INPUT1_MODE)
#define SIUL2_0_PORT215_FXIO_FXIO_D22_INOUT                           (PORT_INOUT3_MODE)
#define SIUL2_0_PORT216_GPIO                                          (PORT_GPIO_MODE)
#define SIUL2_0_PORT216_FXIO_FXIO_D23_OUT                             (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT216_TRACE_TRACE_ETM_D12_OUT                       (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT216_FXIO_FXIO_D23_IN                              (PORT_INPUT1_MODE)
#define SIUL2_0_PORT216_FXIO_FXIO_D23_INOUT                           (PORT_INOUT3_MODE)
#define SIUL2_0_PORT217_GPIO                                          (PORT_GPIO_MODE)
#define SIUL2_0_PORT217_FXIO_FXIO_D24_OUT                             (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT217_TRACE_TRACE_ETM_D13_OUT                       (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT217_WKPU_WKPU_45_IN                               (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT217_FXIO_FXIO_D24_IN                              (PORT_INPUT1_MODE)
#define SIUL2_0_PORT217_FXIO_FXIO_D24_INOUT                           (PORT_INOUT3_MODE)
#define SIUL2_0_PORT218_GPIO                                          (PORT_GPIO_MODE)
#define SIUL2_0_PORT218_FXIO_FXIO_D25_OUT                             (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT218_TRACE_TRACE_ETM_D14_OUT                       (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT218_CAN1_CAN1_TX_OUT                              (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT218_FXIO_FXIO_D25_IN                              (PORT_INPUT1_MODE)
#define SIUL2_0_PORT218_FXIO_FXIO_D25_INOUT                           (PORT_INOUT3_MODE)
#define SIUL2_0_PORT219_GPIO                                          (PORT_GPIO_MODE)
#define SIUL2_0_PORT219_FXIO_FXIO_D26_OUT                             (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT219_TRACE_TRACE_ETM_D15_OUT                       (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT219_CAN1_CAN1_RX_IN                               (PORT_INPUT1_MODE)
#define SIUL2_0_PORT219_FXIO_FXIO_D26_IN                              (PORT_INPUT2_MODE)
#define SIUL2_0_PORT219_FXIO_FXIO_D26_INOUT                           (PORT_INOUT3_MODE)
#define SIUL2_0_PORT231_GPIO                                          (PORT_GPIO_MODE)
#define SIUL2_0_PORT231_FXIO_FXIO_D23_OUT                             (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT231_TRACE_TRACE_ETM_D10_OUT                       (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT231_WKPU_WKPU_8_IN                                (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT231_SIUL_EIRQ_23_IN                               (PORT_INPUT1_MODE)
#define SIUL2_0_PORT231_FXIO_FXIO_D23_IN                              (PORT_INPUT2_MODE)
#define SIUL2_0_PORT231_LPUART0_LPUART0_RX_IN                         (PORT_INPUT3_MODE)
#define SIUL2_0_PORT231_FXIO_FXIO_D23_INOUT                           (PORT_INOUT3_MODE)
#define SIUL2_0_PORT232_GPIO                                          (PORT_GPIO_MODE)
#define SIUL2_0_PORT232_FXIO_FXIO_D24_OUT                             (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT232_TRACE_TRACE_ETM_D11_OUT                       (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT232_LPUART2_LPUART2_TX_OUT                        (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT232_SIUL_EIRQ_24_IN                               (PORT_INPUT1_MODE)
#define SIUL2_0_PORT232_FXIO_FXIO_D24_IN                              (PORT_INPUT2_MODE)
#define SIUL2_0_PORT232_LPUART2_LPUART2_TX_IN                         (PORT_INPUT3_MODE)
#define SIUL2_0_PORT232_FXIO_FXIO_D24_INOUT                           (PORT_INOUT3_MODE)
#define SIUL2_0_PORT232_LPUART2_LPUART2_TX_INOUT                      (PORT_INOUT8_MODE)
#define SIUL2_0_PORT233_GPIO                                          (PORT_GPIO_MODE)
#define SIUL2_0_PORT233_FXIO_FXIO_D25_OUT                             (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT233_TRACE_TRACE_ETM_D12_OUT                       (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT233_WKPU_WKPU_27_IN                               (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT233_SIUL_EIRQ_25_IN                               (PORT_INPUT1_MODE)
#define SIUL2_0_PORT233_FXIO_FXIO_D25_IN                              (PORT_INPUT2_MODE)
#define SIUL2_0_PORT233_LPUART2_LPUART2_RX_IN                         (PORT_INPUT3_MODE)
#define SIUL2_0_PORT233_FXIO_FXIO_D25_INOUT                           (PORT_INOUT3_MODE)
#define SIUL2_0_PORT234_GPIO                                          (PORT_GPIO_MODE)
#define SIUL2_0_PORT234_FXIO_FXIO_D26_OUT                             (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT234_TRACE_TRACE_ETM_D13_OUT                       (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT234_LPUART3_LPUART3_TX_OUT                        (PORT_ALT8_FUNC_MODE)
#define SIUL2_0_PORT234_SIUL_EIRQ_26_IN                               (PORT_INPUT1_MODE)
#define SIUL2_0_PORT234_FXIO_FXIO_D26_IN                              (PORT_INPUT2_MODE)
#define SIUL2_0_PORT234_LPUART3_LPUART3_TX_IN                         (PORT_INPUT3_MODE)
#define SIUL2_0_PORT234_FXIO_FXIO_D26_INOUT                           (PORT_INOUT3_MODE)
#define SIUL2_0_PORT234_LPUART3_LPUART3_TX_INOUT                      (PORT_INOUT8_MODE)
#define SIUL2_0_PORT235_GPIO                                          (PORT_GPIO_MODE)
#define SIUL2_0_PORT235_FXIO_FXIO_D27_OUT                             (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT235_TRACE_TRACE_ETM_D14_OUT                       (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT235_WKPU_WKPU_18_IN                               (PORT_ONLY_INPUT_MODE)
#define SIUL2_0_PORT235_SIUL_EIRQ_27_IN                               (PORT_INPUT1_MODE)
#define SIUL2_0_PORT235_FXIO_FXIO_D27_IN                              (PORT_INPUT2_MODE)
#define SIUL2_0_PORT235_LPUART3_LPUART3_RX_IN                         (PORT_INPUT3_MODE)
#define SIUL2_0_PORT235_FXIO_FXIO_D27_INOUT                           (PORT_INOUT3_MODE)
#define SIUL2_0_PORT236_GPIO                                          (PORT_GPIO_MODE)
#define SIUL2_0_PORT236_FXIO_FXIO_D28_OUT                             (PORT_ALT3_FUNC_MODE)
#define SIUL2_0_PORT236_TRACE_TRACE_ETM_D15_OUT                       (PORT_ALT7_FUNC_MODE)
#define SIUL2_0_PORT236_SIUL_EIRQ_28_IN                               (PORT_INPUT1_MODE)
#define SIUL2_0_PORT236_FXIO_FXIO_D28_IN                              (PORT_INPUT2_MODE)
#define SIUL2_0_PORT236_FXIO_FXIO_D28_INOUT                           (PORT_INOUT3_MODE)
[!ENDVAR!]




[!VAR "PinAbstractionModes_"!][!//
[!ENDVAR!]




[!VAR "INMUX0"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT6_CAN0_CAN0_RX_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT32_CAN0_CAN0_RX_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT66_CAN0_CAN0_RX_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT87_CAN0_CAN0_RX_IN;6:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT125_CAN0_CAN0_RX_IN;7:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT181_CAN0_CAN0_RX_IN;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT213_CAN0_CAN0_RX_IN;8:[!//
[!ENDVAR!]

[!VAR "INMUX1"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT22_CAN1_CAN1_RX_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT55_CAN1_CAN1_RX_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT73_CAN1_CAN1_RX_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT89_CAN1_CAN1_RX_IN;6:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT127_CAN1_CAN1_RX_IN;7:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT175_CAN1_CAN1_RX_IN;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT219_CAN1_CAN1_RX_IN;8:[!//
[!ENDVAR!]

[!VAR "INMUX2"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT70_CAN2_CAN2_RX_IN;6:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT78_CAN2_CAN2_RX_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT80_CAN2_CAN2_RX_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT115_CAN2_CAN2_RX_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT186_CAN2_CAN2_RX_IN;5:[!//
[!ENDVAR!]

[!VAR "INMUX3"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT65_CAN3_CAN3_RX_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT93_CAN3_CAN3_RX_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT111_CAN3_CAN3_RX_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT157_CAN3_CAN3_RX_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT190_CAN3_CAN3_RX_IN;5:[!//
[!ENDVAR!]

[!VAR "INMUX4"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT34_CAN4_CAN4_RX_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT61_CAN4_CAN4_RX_IN;6:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT95_CAN4_CAN4_RX_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT142_CAN4_CAN4_RX_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT159_CAN4_CAN4_RX_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT201_CAN4_CAN4_RX_IN;5:[!//
[!ENDVAR!]

[!VAR "INMUX5"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT75_CAN5_CAN5_RX_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT90_CAN5_CAN5_RX_IN;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT113_CAN5_CAN5_RX_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT165_CAN5_CAN5_RX_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT206_CAN5_CAN5_RX_IN;4:[!//
[!ENDVAR!]

[!VAR "INMUX6"!]
[!ENDVAR!]

[!VAR "INMUX7"!]
[!ENDVAR!]

[!VAR "INMUX8"!]
[!ENDVAR!]

[!VAR "INMUX9"!]
[!ENDVAR!]

[!VAR "INMUX10"!]
[!ENDVAR!]

[!VAR "INMUX11"!]
[!ENDVAR!]

[!VAR "INMUX12"!]
[!ENDVAR!]

[!VAR "INMUX13"!]
[!ENDVAR!]

[!VAR "INMUX14"!]
[!ENDVAR!]

[!VAR "INMUX15"!]
[!ENDVAR!]

[!VAR "INMUX16"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT0_SIUL_EIRQ_0_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT18_SIUL_EIRQ_0_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT64_SIUL_EIRQ_0_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT128_SIUL_EIRQ_0_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT160_SIUL_EIRQ_0_IN;5:[!//
[!ENDVAR!]

[!VAR "INMUX17"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT1_SIUL_EIRQ_1_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT19_SIUL_EIRQ_1_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT65_SIUL_EIRQ_1_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT129_SIUL_EIRQ_1_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT161_SIUL_EIRQ_1_IN;5:[!//
[!ENDVAR!]

[!VAR "INMUX18"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT2_SIUL_EIRQ_2_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT20_SIUL_EIRQ_2_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT66_SIUL_EIRQ_2_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT130_SIUL_EIRQ_2_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT162_SIUL_EIRQ_2_IN;5:[!//
[!ENDVAR!]

[!VAR "INMUX19"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT3_SIUL_EIRQ_3_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT21_SIUL_EIRQ_3_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT67_SIUL_EIRQ_3_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT163_SIUL_EIRQ_3_IN;5:[!//
[!ENDVAR!]

[!VAR "INMUX20"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT4_SIUL_EIRQ_4_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT16_SIUL_EIRQ_4_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT68_SIUL_EIRQ_4_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT132_SIUL_EIRQ_4_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT164_SIUL_EIRQ_4_IN;5:[!//
[!ENDVAR!]

[!VAR "INMUX21"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT5_SIUL_EIRQ_5_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT25_SIUL_EIRQ_5_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT69_SIUL_EIRQ_5_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT133_SIUL_EIRQ_5_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT165_SIUL_EIRQ_5_IN;5:[!//
[!ENDVAR!]

[!VAR "INMUX22"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT6_SIUL_EIRQ_6_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT70_SIUL_EIRQ_6_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT134_SIUL_EIRQ_6_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT166_SIUL_EIRQ_6_IN;5:[!//
[!ENDVAR!]

[!VAR "INMUX23"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT7_SIUL_EIRQ_7_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT30_SIUL_EIRQ_7_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT71_SIUL_EIRQ_7_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT136_SIUL_EIRQ_7_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT167_SIUL_EIRQ_7_IN;5:[!//
[!ENDVAR!]

[!VAR "INMUX24"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT32_SIUL_EIRQ_8_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT53_SIUL_EIRQ_8_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT96_SIUL_EIRQ_8_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT137_SIUL_EIRQ_8_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT192_SIUL_EIRQ_8_IN;5:[!//
[!ENDVAR!]

[!VAR "INMUX25"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT33_SIUL_EIRQ_9_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT54_SIUL_EIRQ_9_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT97_SIUL_EIRQ_9_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT138_SIUL_EIRQ_9_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT193_SIUL_EIRQ_9_IN;5:[!//
[!ENDVAR!]

[!VAR "INMUX26"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT34_SIUL_EIRQ_10_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT55_SIUL_EIRQ_10_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT98_SIUL_EIRQ_10_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT139_SIUL_EIRQ_10_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT194_SIUL_EIRQ_10_IN;5:[!//
[!ENDVAR!]

[!VAR "INMUX27"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT35_SIUL_EIRQ_11_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT56_SIUL_EIRQ_11_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT99_SIUL_EIRQ_11_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT195_SIUL_EIRQ_11_IN;5:[!//
[!ENDVAR!]

[!VAR "INMUX28"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT36_SIUL_EIRQ_12_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT57_SIUL_EIRQ_12_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT100_SIUL_EIRQ_12_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT196_SIUL_EIRQ_12_IN;5:[!//
[!ENDVAR!]

[!VAR "INMUX29"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT37_SIUL_EIRQ_13_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT58_SIUL_EIRQ_13_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT101_SIUL_EIRQ_13_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT142_SIUL_EIRQ_13_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT197_SIUL_EIRQ_13_IN;5:[!//
[!ENDVAR!]

[!VAR "INMUX30"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT40_SIUL_EIRQ_14_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT60_SIUL_EIRQ_14_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT102_SIUL_EIRQ_14_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT143_SIUL_EIRQ_14_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT198_SIUL_EIRQ_14_IN;5:[!//
[!ENDVAR!]

[!VAR "INMUX31"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT41_SIUL_EIRQ_15_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT103_SIUL_EIRQ_15_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT144_SIUL_EIRQ_15_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT199_SIUL_EIRQ_15_IN;5:[!//
[!ENDVAR!]

[!VAR "INMUX32"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT8_SIUL_EIRQ_16_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT72_SIUL_EIRQ_16_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT84_SIUL_EIRQ_16_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT168_SIUL_EIRQ_16_IN;4:[!//
[!ENDVAR!]

[!VAR "INMUX33"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT9_SIUL_EIRQ_17_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT73_SIUL_EIRQ_17_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT85_SIUL_EIRQ_17_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT169_SIUL_EIRQ_17_IN;4:[!//
[!ENDVAR!]

[!VAR "INMUX34"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT10_SIUL_EIRQ_18_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT74_SIUL_EIRQ_18_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT87_SIUL_EIRQ_18_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT170_SIUL_EIRQ_18_IN;4:[!//
[!ENDVAR!]

[!VAR "INMUX35"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT75_SIUL_EIRQ_19_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT88_SIUL_EIRQ_19_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT171_SIUL_EIRQ_19_IN;4:[!//
[!ENDVAR!]

[!VAR "INMUX36"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT76_SIUL_EIRQ_20_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT89_SIUL_EIRQ_20_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT172_SIUL_EIRQ_20_IN;4:[!//
[!ENDVAR!]

[!VAR "INMUX37"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT77_SIUL_EIRQ_21_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT90_SIUL_EIRQ_21_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT173_SIUL_EIRQ_21_IN;4:[!//
[!ENDVAR!]

[!VAR "INMUX38"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT14_SIUL_EIRQ_22_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT78_SIUL_EIRQ_22_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT91_SIUL_EIRQ_22_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT174_SIUL_EIRQ_22_IN;4:[!//
[!ENDVAR!]

[!VAR "INMUX39"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT15_SIUL_EIRQ_23_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT79_SIUL_EIRQ_23_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT93_SIUL_EIRQ_23_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT175_SIUL_EIRQ_23_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT231_SIUL_EIRQ_23_IN;5:[!//
[!ENDVAR!]

[!VAR "INMUX40"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT42_SIUL_EIRQ_24_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT104_SIUL_EIRQ_24_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT113_SIUL_EIRQ_24_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT200_SIUL_EIRQ_24_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT232_SIUL_EIRQ_24_IN;5:[!//
[!ENDVAR!]

[!VAR "INMUX41"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT43_SIUL_EIRQ_25_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT105_SIUL_EIRQ_25_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT116_SIUL_EIRQ_25_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT201_SIUL_EIRQ_25_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT233_SIUL_EIRQ_25_IN;5:[!//
[!ENDVAR!]

[!VAR "INMUX42"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT44_SIUL_EIRQ_26_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT106_SIUL_EIRQ_26_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT117_SIUL_EIRQ_26_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT202_SIUL_EIRQ_26_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT234_SIUL_EIRQ_26_IN;5:[!//
[!ENDVAR!]

[!VAR "INMUX43"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT45_SIUL_EIRQ_27_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT107_SIUL_EIRQ_27_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT118_SIUL_EIRQ_27_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT203_SIUL_EIRQ_27_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT235_SIUL_EIRQ_27_IN;5:[!//
[!ENDVAR!]

[!VAR "INMUX44"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT46_SIUL_EIRQ_28_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT108_SIUL_EIRQ_28_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT119_SIUL_EIRQ_28_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT204_SIUL_EIRQ_28_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT236_SIUL_EIRQ_28_IN;5:[!//
[!ENDVAR!]

[!VAR "INMUX45"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT47_SIUL_EIRQ_29_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT109_SIUL_EIRQ_29_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT120_SIUL_EIRQ_29_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT205_SIUL_EIRQ_29_IN;4:[!//
[!ENDVAR!]

[!VAR "INMUX46"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT48_SIUL_EIRQ_30_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT110_SIUL_EIRQ_30_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT123_SIUL_EIRQ_30_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT206_SIUL_EIRQ_30_IN;4:[!//
[!ENDVAR!]

[!VAR "INMUX47"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT49_SIUL_EIRQ_31_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT111_SIUL_EIRQ_31_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT124_SIUL_EIRQ_31_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT207_SIUL_EIRQ_31_IN;4:[!//
[!ENDVAR!]

[!VAR "INMUX48"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT44_EMIOS_0_EMIOS_0_CH_0_X_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT44_EMIOS_0_EMIOS_0_CH_0_X_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT64_EMIOS_0_EMIOS_0_CH_0_X_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT64_EMIOS_0_EMIOS_0_CH_0_X_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT111_EMIOS_0_EMIOS_0_CH_0_X_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT111_EMIOS_0_EMIOS_0_CH_0_X_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT115_EMIOS_0_EMIOS_0_CH_0_X_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT115_EMIOS_0_EMIOS_0_CH_0_X_INOUT;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT163_EMIOS_0_EMIOS_0_CH_0_X_IN;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT163_EMIOS_0_EMIOS_0_CH_0_X_INOUT;5:[!//
[!ENDVAR!]

[!VAR "INMUX49"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT45_EMIOS_0_EMIOS_0_CH_1_X_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT45_EMIOS_0_EMIOS_0_CH_1_X_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT65_EMIOS_0_EMIOS_0_CH_1_X_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT65_EMIOS_0_EMIOS_0_CH_1_X_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT112_EMIOS_0_EMIOS_0_CH_1_X_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT112_EMIOS_0_EMIOS_0_CH_1_X_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT121_EMIOS_0_EMIOS_0_CH_1_X_IN;6:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT121_EMIOS_0_EMIOS_0_CH_1_X_INOUT;6:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT139_EMIOS_0_EMIOS_0_CH_1_X_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT139_EMIOS_0_EMIOS_0_CH_1_X_INOUT;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT164_EMIOS_0_EMIOS_0_CH_1_X_IN;7:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT164_EMIOS_0_EMIOS_0_CH_1_X_INOUT;7:[!//
[!ENDVAR!]

[!VAR "INMUX50"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT46_EMIOS_0_EMIOS_0_CH_2_X_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT46_EMIOS_0_EMIOS_0_CH_2_X_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT66_EMIOS_0_EMIOS_0_CH_2_X_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT66_EMIOS_0_EMIOS_0_CH_2_X_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT96_EMIOS_0_EMIOS_0_CH_2_X_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT96_EMIOS_0_EMIOS_0_CH_2_X_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT101_EMIOS_0_EMIOS_0_CH_2_X_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT101_EMIOS_0_EMIOS_0_CH_2_X_INOUT;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT148_EMIOS_0_EMIOS_0_CH_2_X_IN;6:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT148_EMIOS_0_EMIOS_0_CH_2_X_INOUT;6:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT165_EMIOS_0_EMIOS_0_CH_2_X_IN;7:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT165_EMIOS_0_EMIOS_0_CH_2_X_INOUT;7:[!//
[!ENDVAR!]

[!VAR "INMUX51"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT32_EMIOS_0_EMIOS_0_CH_3_X_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT32_EMIOS_0_EMIOS_0_CH_3_X_INOUT;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT47_EMIOS_0_EMIOS_0_CH_3_X_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT47_EMIOS_0_EMIOS_0_CH_3_X_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT67_EMIOS_0_EMIOS_0_CH_3_X_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT67_EMIOS_0_EMIOS_0_CH_3_X_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT97_EMIOS_0_EMIOS_0_CH_3_X_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT97_EMIOS_0_EMIOS_0_CH_3_X_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT130_EMIOS_0_EMIOS_0_CH_3_X_IN;5:[!//
[!ENDVAR!]

[!VAR "INMUX52"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT21_EMIOS_0_EMIOS_0_CH_4_X_IN;6:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT21_EMIOS_0_EMIOS_0_CH_4_X_INOUT;6:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT36_EMIOS_0_EMIOS_0_CH_4_X_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT36_EMIOS_0_EMIOS_0_CH_4_X_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT48_EMIOS_0_EMIOS_0_CH_4_X_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT48_EMIOS_0_EMIOS_0_CH_4_X_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT151_EMIOS_0_EMIOS_0_CH_4_X_IN;7:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT151_EMIOS_0_EMIOS_0_CH_4_X_INOUT;7:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT155_EMIOS_0_EMIOS_0_CH_4_X_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT155_EMIOS_0_EMIOS_0_CH_4_X_INOUT;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT168_EMIOS_0_EMIOS_0_CH_4_X_IN;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT168_EMIOS_0_EMIOS_0_CH_4_X_INOUT;5:[!//
[!ENDVAR!]

[!VAR "INMUX53"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT37_EMIOS_0_EMIOS_0_CH_5_X_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT37_EMIOS_0_EMIOS_0_CH_5_X_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT49_EMIOS_0_EMIOS_0_CH_5_X_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT49_EMIOS_0_EMIOS_0_CH_5_X_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT90_EMIOS_0_EMIOS_0_CH_5_X_IN;6:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT90_EMIOS_0_EMIOS_0_CH_5_X_INOUT;6:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT157_EMIOS_0_EMIOS_0_CH_5_X_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT157_EMIOS_0_EMIOS_0_CH_5_X_INOUT;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT169_EMIOS_0_EMIOS_0_CH_5_X_IN;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT169_EMIOS_0_EMIOS_0_CH_5_X_INOUT;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT179_EMIOS_0_EMIOS_0_CH_5_X_IN;7:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT179_EMIOS_0_EMIOS_0_CH_5_X_INOUT;7:[!//
[!ENDVAR!]

[!VAR "INMUX54"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT17_EMIOS_0_EMIOS_0_CH_6_X_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT17_EMIOS_0_EMIOS_0_CH_6_X_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT74_EMIOS_0_EMIOS_0_CH_6_X_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT74_EMIOS_0_EMIOS_0_CH_6_X_INOUT;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT136_EMIOS_0_EMIOS_0_CH_6_X_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT136_EMIOS_0_EMIOS_0_CH_6_X_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT159_EMIOS_0_EMIOS_0_CH_6_X_IN;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT159_EMIOS_0_EMIOS_0_CH_6_X_INOUT;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT192_EMIOS_0_EMIOS_0_CH_6_X_IN;6:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT192_EMIOS_0_EMIOS_0_CH_6_X_INOUT;6:[!//
[!ENDVAR!]

[!VAR "INMUX55"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT33_EMIOS_0_EMIOS_0_CH_7_X_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT33_EMIOS_0_EMIOS_0_CH_7_X_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT135_EMIOS_0_EMIOS_0_CH_7_X_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT135_EMIOS_0_EMIOS_0_CH_7_X_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT137_EMIOS_0_EMIOS_0_CH_7_X_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT137_EMIOS_0_EMIOS_0_CH_7_X_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT160_EMIOS_0_EMIOS_0_CH_7_X_IN;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT160_EMIOS_0_EMIOS_0_CH_7_X_INOUT;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT202_EMIOS_0_EMIOS_0_CH_7_X_IN;6:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT202_EMIOS_0_EMIOS_0_CH_7_X_INOUT;6:[!//
[!ENDVAR!]

[!VAR "INMUX56"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT25_EMIOS_0_EMIOS_0_CH_8_X_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT25_EMIOS_0_EMIOS_0_CH_8_X_INOUT;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT34_EMIOS_0_EMIOS_0_CH_8_X_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT34_EMIOS_0_EMIOS_0_CH_8_X_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT68_EMIOS_0_EMIOS_0_CH_8_X_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT68_EMIOS_0_EMIOS_0_CH_8_X_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT73_EMIOS_0_EMIOS_0_CH_8_X_IN;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT73_EMIOS_0_EMIOS_0_CH_8_X_INOUT;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT184_EMIOS_0_EMIOS_0_CH_8_X_IN;6:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT184_EMIOS_0_EMIOS_0_CH_8_X_INOUT;6:[!//
[!ENDVAR!]

[!VAR "INMUX57"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT1_EMIOS_0_EMIOS_0_CH_9_X_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT26_EMIOS_0_EMIOS_0_CH_9_X_IN;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT26_EMIOS_0_EMIOS_0_CH_9_X_INOUT;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT35_EMIOS_0_EMIOS_0_CH_9_X_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT35_EMIOS_0_EMIOS_0_CH_9_X_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT43_EMIOS_0_EMIOS_0_CH_9_X_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT43_EMIOS_0_EMIOS_0_CH_9_X_INOUT;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT72_EMIOS_0_EMIOS_0_CH_9_X_IN;7:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT72_EMIOS_0_EMIOS_0_CH_9_X_INOUT;7:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT80_EMIOS_0_EMIOS_0_CH_9_X_IN;6:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT80_EMIOS_0_EMIOS_0_CH_9_X_INOUT;6:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT185_EMIOS_0_EMIOS_0_CH_9_X_IN;8:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT185_EMIOS_0_EMIOS_0_CH_9_X_INOUT;8:[!//
[!ENDVAR!]

[!VAR "INMUX58"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT15_EMIOS_0_EMIOS_0_CH_10_X_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT17_EMIOS_0_EMIOS_0_CH_10_X_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT17_EMIOS_0_EMIOS_0_CH_10_X_INOUT;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT78_EMIOS_0_EMIOS_0_CH_10_X_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT78_EMIOS_0_EMIOS_0_CH_10_X_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT93_EMIOS_0_EMIOS_0_CH_10_X_IN;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT93_EMIOS_0_EMIOS_0_CH_10_X_INOUT;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT186_EMIOS_0_EMIOS_0_CH_10_X_IN;6:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT186_EMIOS_0_EMIOS_0_CH_10_X_INOUT;6:[!//
[!ENDVAR!]

[!VAR "INMUX59"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT7_EMIOS_0_EMIOS_0_CH_11_X_IN;6:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT7_EMIOS_0_EMIOS_0_CH_11_X_INOUT;6:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT16_EMIOS_0_EMIOS_0_CH_11_X_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT79_EMIOS_0_EMIOS_0_CH_11_X_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT79_EMIOS_0_EMIOS_0_CH_11_X_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT135_EMIOS_0_EMIOS_0_CH_11_X_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT135_EMIOS_0_EMIOS_0_CH_11_X_INOUT;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT187_EMIOS_0_EMIOS_0_CH_11_X_IN;7:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT187_EMIOS_0_EMIOS_0_CH_11_X_INOUT;7:[!//
[!ENDVAR!]

[!VAR "INMUX60"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT10_EMIOS_0_EMIOS_0_CH_12_X_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT10_EMIOS_0_EMIOS_0_CH_12_X_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT87_EMIOS_0_EMIOS_0_CH_12_X_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT87_EMIOS_0_EMIOS_0_CH_12_X_INOUT;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT104_EMIOS_0_EMIOS_0_CH_12_X_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT104_EMIOS_0_EMIOS_0_CH_12_X_INOUT;1:[!//
[!ENDVAR!]

[!VAR "INMUX61"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT6_EMIOS_0_EMIOS_0_CH_13_X_IN;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT6_EMIOS_0_EMIOS_0_CH_13_X_INOUT;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT30_EMIOS_0_EMIOS_0_CH_13_X_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT30_EMIOS_0_EMIOS_0_CH_13_X_INOUT;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT105_EMIOS_0_EMIOS_0_CH_13_X_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT105_EMIOS_0_EMIOS_0_CH_13_X_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT180_EMIOS_0_EMIOS_0_CH_13_X_IN;7:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT180_EMIOS_0_EMIOS_0_CH_13_X_INOUT;7:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT189_EMIOS_0_EMIOS_0_CH_13_X_IN;6:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT189_EMIOS_0_EMIOS_0_CH_13_X_INOUT;6:[!//
[!ENDVAR!]

[!VAR "INMUX62"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT31_EMIOS_0_EMIOS_0_CH_14_X_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT31_EMIOS_0_EMIOS_0_CH_14_X_INOUT;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT64_EMIOS_0_EMIOS_0_CH_14_X_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT64_EMIOS_0_EMIOS_0_CH_14_X_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT95_EMIOS_0_EMIOS_0_CH_14_X_IN;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT95_EMIOS_0_EMIOS_0_CH_14_X_INOUT;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT181_EMIOS_0_EMIOS_0_CH_14_X_IN;7:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT181_EMIOS_0_EMIOS_0_CH_14_X_INOUT;7:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT190_EMIOS_0_EMIOS_0_CH_14_X_IN;6:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT190_EMIOS_0_EMIOS_0_CH_14_X_INOUT;6:[!//
[!ENDVAR!]

[!VAR "INMUX63"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT40_EMIOS_0_EMIOS_0_CH_15_X_IN;6:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT50_EMIOS_0_EMIOS_0_CH_15_X_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT50_EMIOS_0_EMIOS_0_CH_15_X_INOUT;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT51_EMIOS_0_EMIOS_0_CH_15_X_IN;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT51_EMIOS_0_EMIOS_0_CH_15_X_INOUT;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT65_EMIOS_0_EMIOS_0_CH_15_X_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT65_EMIOS_0_EMIOS_0_CH_15_X_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT114_EMIOS_0_EMIOS_0_CH_15_X_IN;7:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT114_EMIOS_0_EMIOS_0_CH_15_X_INOUT;7:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT191_EMIOS_0_EMIOS_0_CH_15_X_IN;8:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT191_EMIOS_0_EMIOS_0_CH_15_X_INOUT;8:[!//
[!ENDVAR!]

[!VAR "INMUX64"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT69_EMIOS_0_EMIOS_0_CH_16_X_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT69_EMIOS_0_EMIOS_0_CH_16_X_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT96_EMIOS_0_EMIOS_0_CH_16_X_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT96_EMIOS_0_EMIOS_0_CH_16_X_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT106_EMIOS_0_EMIOS_0_CH_16_X_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT106_EMIOS_0_EMIOS_0_CH_16_X_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT161_EMIOS_0_EMIOS_0_CH_16_X_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT161_EMIOS_0_EMIOS_0_CH_16_X_INOUT;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT203_EMIOS_0_EMIOS_0_CH_16_X_IN;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT203_EMIOS_0_EMIOS_0_CH_16_X_INOUT;5:[!//
[!ENDVAR!]

[!VAR "INMUX65"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT0_EMIOS_0_EMIOS_0_CH_17_X_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT53_EMIOS_0_EMIOS_0_CH_17_X_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT53_EMIOS_0_EMIOS_0_CH_17_X_INOUT;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT97_EMIOS_0_EMIOS_0_CH_17_X_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT97_EMIOS_0_EMIOS_0_CH_17_X_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT107_EMIOS_0_EMIOS_0_CH_17_X_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT107_EMIOS_0_EMIOS_0_CH_17_X_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT116_EMIOS_0_EMIOS_0_CH_17_X_IN;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT116_EMIOS_0_EMIOS_0_CH_17_X_INOUT;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT174_EMIOS_0_EMIOS_0_CH_17_X_IN;7:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT174_EMIOS_0_EMIOS_0_CH_17_X_INOUT;7:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT193_EMIOS_0_EMIOS_0_CH_17_X_IN;6:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT193_EMIOS_0_EMIOS_0_CH_17_X_INOUT;6:[!//
[!ENDVAR!]

[!VAR "INMUX66"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT108_EMIOS_0_EMIOS_0_CH_18_X_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT108_EMIOS_0_EMIOS_0_CH_18_X_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT113_EMIOS_0_EMIOS_0_CH_18_X_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT113_EMIOS_0_EMIOS_0_CH_18_X_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT132_EMIOS_0_EMIOS_0_CH_18_X_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT132_EMIOS_0_EMIOS_0_CH_18_X_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT170_EMIOS_0_EMIOS_0_CH_18_X_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT170_EMIOS_0_EMIOS_0_CH_18_X_INOUT;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT204_EMIOS_0_EMIOS_0_CH_18_X_IN;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT204_EMIOS_0_EMIOS_0_CH_18_X_INOUT;5:[!//
[!ENDVAR!]

[!VAR "INMUX67"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT2_EMIOS_0_EMIOS_0_CH_19_X_IN;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT2_EMIOS_0_EMIOS_0_CH_19_X_INOUT;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT55_EMIOS_0_EMIOS_0_CH_19_X_IN;6:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT55_EMIOS_0_EMIOS_0_CH_19_X_INOUT;6:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT101_EMIOS_0_EMIOS_0_CH_19_X_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT101_EMIOS_0_EMIOS_0_CH_19_X_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT118_EMIOS_0_EMIOS_0_CH_19_X_IN;7:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT118_EMIOS_0_EMIOS_0_CH_19_X_INOUT;7:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT133_EMIOS_0_EMIOS_0_CH_19_X_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT133_EMIOS_0_EMIOS_0_CH_19_X_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT142_EMIOS_0_EMIOS_0_CH_19_X_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT142_EMIOS_0_EMIOS_0_CH_19_X_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT171_EMIOS_0_EMIOS_0_CH_19_X_IN;9:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT171_EMIOS_0_EMIOS_0_CH_19_X_INOUT;9:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT195_EMIOS_0_EMIOS_0_CH_19_X_IN;8:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT195_EMIOS_0_EMIOS_0_CH_19_X_INOUT;8:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT205_EMIOS_0_EMIOS_0_CH_19_X_IN;10:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT205_EMIOS_0_EMIOS_0_CH_19_X_INOUT;10:[!//
[!ENDVAR!]

[!VAR "INMUX68"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT109_EMIOS_0_EMIOS_0_CH_20_X_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT109_EMIOS_0_EMIOS_0_CH_20_X_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT138_EMIOS_0_EMIOS_0_CH_20_X_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT138_EMIOS_0_EMIOS_0_CH_20_X_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT172_EMIOS_0_EMIOS_0_CH_20_X_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT172_EMIOS_0_EMIOS_0_CH_20_X_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT196_EMIOS_0_EMIOS_0_CH_20_X_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT196_EMIOS_0_EMIOS_0_CH_20_X_INOUT;4:[!//
[!ENDVAR!]

[!VAR "INMUX69"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT110_EMIOS_0_EMIOS_0_CH_21_X_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT110_EMIOS_0_EMIOS_0_CH_21_X_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT139_EMIOS_0_EMIOS_0_CH_21_X_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT139_EMIOS_0_EMIOS_0_CH_21_X_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT173_EMIOS_0_EMIOS_0_CH_21_X_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT173_EMIOS_0_EMIOS_0_CH_21_X_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT197_EMIOS_0_EMIOS_0_CH_21_X_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT197_EMIOS_0_EMIOS_0_CH_21_X_INOUT;4:[!//
[!ENDVAR!]

[!VAR "INMUX70"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT76_EMIOS_0_EMIOS_0_CH_22_X_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT76_EMIOS_0_EMIOS_0_CH_22_X_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT143_EMIOS_0_EMIOS_0_CH_22_X_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT143_EMIOS_0_EMIOS_0_CH_22_X_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT147_EMIOS_0_EMIOS_0_CH_22_X_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT147_EMIOS_0_EMIOS_0_CH_22_X_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT175_EMIOS_0_EMIOS_0_CH_22_X_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT175_EMIOS_0_EMIOS_0_CH_22_X_INOUT;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT200_EMIOS_0_EMIOS_0_CH_22_X_IN;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT200_EMIOS_0_EMIOS_0_CH_22_X_INOUT;5:[!//
[!ENDVAR!]

[!VAR "INMUX71"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT59_EMIOS_0_EMIOS_0_CH_23_X_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT59_EMIOS_0_EMIOS_0_CH_23_X_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT77_EMIOS_0_EMIOS_0_CH_23_X_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT77_EMIOS_0_EMIOS_0_CH_23_X_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT100_EMIOS_0_EMIOS_0_CH_23_X_IN;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT100_EMIOS_0_EMIOS_0_CH_23_X_INOUT;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT122_EMIOS_0_EMIOS_0_CH_23_X_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT144_EMIOS_0_EMIOS_0_CH_23_X_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT144_EMIOS_0_EMIOS_0_CH_23_X_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT162_EMIOS_0_EMIOS_0_CH_23_X_IN;7:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT162_EMIOS_0_EMIOS_0_CH_23_X_INOUT;7:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT199_EMIOS_0_EMIOS_0_CH_23_X_IN;6:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT199_EMIOS_0_EMIOS_0_CH_23_X_INOUT;6:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT201_EMIOS_0_EMIOS_0_CH_23_X_IN;8:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT201_EMIOS_0_EMIOS_0_CH_23_X_INOUT;8:[!//
[!ENDVAR!]

[!VAR "INMUX72"!]
[!ENDVAR!]

[!VAR "INMUX73"!]
[!ENDVAR!]

[!VAR "INMUX74"!]
[!ENDVAR!]

[!VAR "INMUX75"!]
[!ENDVAR!]

[!VAR "INMUX76"!]
[!ENDVAR!]

[!VAR "INMUX77"!]
[!ENDVAR!]

[!VAR "INMUX78"!]
[!ENDVAR!]

[!VAR "INMUX79"!]
[!ENDVAR!]

[!VAR "INMUX80"!]
[!ENDVAR!]

[!VAR "INMUX81"!]
[!ENDVAR!]

[!VAR "INMUX82"!]
[!ENDVAR!]

[!VAR "INMUX83"!]
[!ENDVAR!]

[!VAR "INMUX84"!]
[!ENDVAR!]

[!VAR "INMUX85"!]
[!ENDVAR!]

[!VAR "INMUX86"!]
[!ENDVAR!]

[!VAR "INMUX87"!]
[!ENDVAR!]

[!VAR "INMUX88"!]
[!ENDVAR!]

[!VAR "INMUX89"!]
[!ENDVAR!]

[!VAR "INMUX90"!]
[!ENDVAR!]

[!VAR "INMUX91"!]
[!ENDVAR!]

[!VAR "INMUX92"!]
[!ENDVAR!]

[!VAR "INMUX93"!]
[!ENDVAR!]

[!VAR "INMUX94"!]
[!ENDVAR!]

[!VAR "INMUX95"!]
[!ENDVAR!]

[!VAR "INMUX96"!]
[!ENDVAR!]

[!VAR "INMUX97"!]
[!ENDVAR!]

[!VAR "INMUX98"!]
[!ENDVAR!]

[!VAR "INMUX99"!]
[!ENDVAR!]

[!VAR "INMUX100"!]
[!ENDVAR!]

[!VAR "INMUX101"!]
[!ENDVAR!]

[!VAR "INMUX102"!]
[!ENDVAR!]

[!VAR "INMUX103"!]
[!ENDVAR!]

[!VAR "INMUX104"!]
[!ENDVAR!]

[!VAR "INMUX105"!]
[!ENDVAR!]

[!VAR "INMUX106"!]
[!ENDVAR!]

[!VAR "INMUX107"!]
[!ENDVAR!]

[!VAR "INMUX108"!]
[!ENDVAR!]

[!VAR "INMUX109"!]
[!ENDVAR!]

[!VAR "INMUX110"!]
[!ENDVAR!]

[!VAR "INMUX111"!]
[!ENDVAR!]

[!VAR "INMUX112"!]
[!ENDVAR!]

[!VAR "INMUX113"!]
[!ENDVAR!]

[!VAR "INMUX114"!]
[!ENDVAR!]

[!VAR "INMUX115"!]
[!ENDVAR!]

[!VAR "INMUX116"!]
[!ENDVAR!]

[!VAR "INMUX117"!]
[!ENDVAR!]

[!VAR "INMUX118"!]
[!ENDVAR!]

[!VAR "INMUX119"!]
[!ENDVAR!]

[!VAR "INMUX120"!]
[!ENDVAR!]

[!VAR "INMUX121"!]
[!ENDVAR!]

[!VAR "INMUX122"!]
[!ENDVAR!]

[!VAR "INMUX123"!]
[!ENDVAR!]

[!VAR "INMUX124"!]
[!ENDVAR!]

[!VAR "INMUX125"!]
[!ENDVAR!]

[!VAR "INMUX126"!]
[!ENDVAR!]

[!VAR "INMUX127"!]
[!ENDVAR!]

[!VAR "INMUX128"!]
[!ENDVAR!]

[!VAR "INMUX129"!]
[!ENDVAR!]

[!VAR "INMUX130"!]
[!ENDVAR!]

[!VAR "INMUX131"!]
[!ENDVAR!]

[!VAR "INMUX132"!]
[!ENDVAR!]

[!VAR "INMUX133"!]
[!ENDVAR!]

[!VAR "INMUX134"!]
[!ENDVAR!]

[!VAR "INMUX135"!]
[!ENDVAR!]

[!VAR "INMUX136"!]
[!ENDVAR!]

[!VAR "INMUX137"!]
[!ENDVAR!]

[!VAR "INMUX138"!]
[!ENDVAR!]

[!VAR "INMUX139"!]
[!ENDVAR!]

[!VAR "INMUX140"!]
[!ENDVAR!]

[!VAR "INMUX141"!]
[!ENDVAR!]

[!VAR "INMUX142"!]
[!ENDVAR!]

[!VAR "INMUX143"!]
[!ENDVAR!]

[!VAR "INMUX144"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT26_EMAC_EMAC_PPS0_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT26_EMAC_EMAC_PPS0_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT31_EMAC_EMAC_PPS0_IN;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT31_EMAC_EMAC_PPS0_INOUT;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT51_EMAC_EMAC_PPS0_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT51_EMAC_EMAC_PPS0_INOUT;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT84_EMAC_EMAC_PPS0_IN;6:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT84_EMAC_EMAC_PPS0_INOUT;6:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT110_EMAC_EMAC_PPS0_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT110_EMAC_EMAC_PPS0_INOUT;2:[!//
[!ENDVAR!]

[!VAR "INMUX145"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT85_EMAC_EMAC_PPS1_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT85_EMAC_EMAC_PPS1_INOUT;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT109_EMAC_EMAC_PPS1_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT109_EMAC_EMAC_PPS1_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT142_EMAC_EMAC_PPS1_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT142_EMAC_EMAC_PPS1_INOUT;1:[!//
[!ENDVAR!]

[!VAR "INMUX146"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT29_EMAC_EMAC_PPS2_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT29_EMAC_EMAC_PPS2_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT111_EMAC_EMAC_PPS2_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT111_EMAC_EMAC_PPS2_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT113_EMAC_EMAC_PPS2_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT113_EMAC_EMAC_PPS2_INOUT;1:[!//
[!ENDVAR!]

[!VAR "INMUX147"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT60_EMAC_EMAC_PPS3_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT60_EMAC_EMAC_PPS3_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT137_EMAC_EMAC_PPS3_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT137_EMAC_EMAC_PPS3_INOUT;1:[!//
[!ENDVAR!]

[!VAR "INMUX148"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT2_FCCU_FCCU_ERR_IN0_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT143_FCCU_FCCU_ERR_IN0_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT174_FCCU_FCCU_ERR_IN0_IN;3:[!//
[!ENDVAR!]

[!VAR "INMUX149"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT3_FCCU_FCCU_ERR_IN1_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT144_FCCU_FCCU_ERR_IN1_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT175_FCCU_FCCU_ERR_IN1_IN;3:[!//
[!ENDVAR!]

[!VAR "INMUX150"!]
[!ENDVAR!]

[!VAR "INMUX151"!]
[!ENDVAR!]

[!VAR "INMUX152"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT10_FXIO_FXIO_D0_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT10_FXIO_FXIO_D0_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT21_FXIO_FXIO_D0_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT21_FXIO_FXIO_D0_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT31_FXIO_FXIO_D0_IN;6:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT31_FXIO_FXIO_D0_INOUT;6:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT94_FXIO_FXIO_D0_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT94_FXIO_FXIO_D0_INOUT;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT96_FXIO_FXIO_D0_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT96_FXIO_FXIO_D0_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT105_FXIO_FXIO_D0_IN;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT105_FXIO_FXIO_D0_INOUT;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT164_FXIO_FXIO_D0_IN;7:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT164_FXIO_FXIO_D0_INOUT;7:[!//
[!ENDVAR!]

[!VAR "INMUX153"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT22_FXIO_FXIO_D1_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT22_FXIO_FXIO_D1_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT26_FXIO_FXIO_D1_IN;7:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT26_FXIO_FXIO_D1_INOUT;7:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT50_FXIO_FXIO_D1_IN;6:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT50_FXIO_FXIO_D1_INOUT;6:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT95_FXIO_FXIO_D1_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT95_FXIO_FXIO_D1_INOUT;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT97_FXIO_FXIO_D1_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT97_FXIO_FXIO_D1_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT104_FXIO_FXIO_D1_IN;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT104_FXIO_FXIO_D1_INOUT;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT167_FXIO_FXIO_D1_IN;8:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT167_FXIO_FXIO_D1_INOUT;8:[!//
[!ENDVAR!]

[!VAR "INMUX154"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT0_FXIO_FXIO_D2_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT23_FXIO_FXIO_D2_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT23_FXIO_FXIO_D2_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT25_FXIO_FXIO_D2_IN;6:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT25_FXIO_FXIO_D2_INOUT;6:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT51_FXIO_FXIO_D2_IN;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT51_FXIO_FXIO_D2_INOUT;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT81_FXIO_FXIO_D2_IN;10:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT81_FXIO_FXIO_D2_INOUT;10:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT92_FXIO_FXIO_D2_IN;7:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT92_FXIO_FXIO_D2_INOUT;7:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT114_FXIO_FXIO_D2_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT114_FXIO_FXIO_D2_INOUT;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT129_FXIO_FXIO_D2_IN;8:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT129_FXIO_FXIO_D2_INOUT;8:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT143_FXIO_FXIO_D2_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT143_FXIO_FXIO_D2_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT168_FXIO_FXIO_D2_IN;9:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT168_FXIO_FXIO_D2_INOUT;9:[!//
[!ENDVAR!]

[!VAR "INMUX155"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT1_FXIO_FXIO_D3_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT24_FXIO_FXIO_D3_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT24_FXIO_FXIO_D3_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT52_FXIO_FXIO_D3_IN;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT52_FXIO_FXIO_D3_INOUT;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT93_FXIO_FXIO_D3_IN;6:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT93_FXIO_FXIO_D3_INOUT;6:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT102_FXIO_FXIO_D3_IN;9:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT102_FXIO_FXIO_D3_INOUT;9:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT115_FXIO_FXIO_D3_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT115_FXIO_FXIO_D3_INOUT;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT128_FXIO_FXIO_D3_IN;7:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT128_FXIO_FXIO_D3_INOUT;7:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT144_FXIO_FXIO_D3_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT144_FXIO_FXIO_D3_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT174_FXIO_FXIO_D3_IN;8:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT174_FXIO_FXIO_D3_INOUT;8:[!//
[!ENDVAR!]

[!VAR "INMUX156"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT2_FXIO_FXIO_D4_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT2_FXIO_FXIO_D4_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT53_FXIO_FXIO_D4_IN;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT53_FXIO_FXIO_D4_INOUT;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT55_FXIO_FXIO_D4_IN;6:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT55_FXIO_FXIO_D4_INOUT;6:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT69_FXIO_FXIO_D4_IN;7:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT69_FXIO_FXIO_D4_INOUT;7:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT98_FXIO_FXIO_D4_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT98_FXIO_FXIO_D4_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT138_FXIO_FXIO_D4_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT138_FXIO_FXIO_D4_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT146_FXIO_FXIO_D4_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT180_FXIO_FXIO_D4_IN;8:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT180_FXIO_FXIO_D4_INOUT;8:[!//
[!ENDVAR!]

[!VAR "INMUX157"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT3_FXIO_FXIO_D5_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT3_FXIO_FXIO_D5_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT56_FXIO_FXIO_D5_IN;6:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT56_FXIO_FXIO_D5_INOUT;6:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT65_FXIO_FXIO_D5_IN;7:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT65_FXIO_FXIO_D5_INOUT;7:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT68_FXIO_FXIO_D5_IN;8:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT68_FXIO_FXIO_D5_INOUT;8:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT99_FXIO_FXIO_D5_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT99_FXIO_FXIO_D5_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT139_FXIO_FXIO_D5_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT139_FXIO_FXIO_D5_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT145_FXIO_FXIO_D5_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT181_FXIO_FXIO_D5_IN;11:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT181_FXIO_FXIO_D5_INOUT;11:[!//
[!ENDVAR!]

[!VAR "INMUX158"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT4_FXIO_FXIO_D6_IN;8:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT4_FXIO_FXIO_D6_INOUT;8:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT8_FXIO_FXIO_D6_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT8_FXIO_FXIO_D6_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT57_FXIO_FXIO_D6_IN;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT57_FXIO_FXIO_D6_INOUT;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT82_FXIO_FXIO_D6_IN;9:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT82_FXIO_FXIO_D6_INOUT;9:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT98_FXIO_FXIO_D6_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT98_FXIO_FXIO_D6_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT111_FXIO_FXIO_D6_IN;7:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT111_FXIO_FXIO_D6_INOUT;7:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT127_FXIO_FXIO_D6_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT127_FXIO_FXIO_D6_INOUT;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT132_FXIO_FXIO_D6_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT132_FXIO_FXIO_D6_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT185_FXIO_FXIO_D6_IN;10:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT185_FXIO_FXIO_D6_INOUT;10:[!//
[!ENDVAR!]

[!VAR "INMUX159"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT9_FXIO_FXIO_D7_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT9_FXIO_FXIO_D7_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT58_FXIO_FXIO_D7_IN;6:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT58_FXIO_FXIO_D7_INOUT;6:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT99_FXIO_FXIO_D7_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT99_FXIO_FXIO_D7_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT109_FXIO_FXIO_D7_IN;7:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT109_FXIO_FXIO_D7_INOUT;7:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT122_FXIO_FXIO_D7_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT133_FXIO_FXIO_D7_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT133_FXIO_FXIO_D7_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT142_FXIO_FXIO_D7_IN;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT142_FXIO_FXIO_D7_INOUT;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT188_FXIO_FXIO_D7_IN;8:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT188_FXIO_FXIO_D7_INOUT;8:[!//
[!ENDVAR!]

[!VAR "INMUX160"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT45_FXIO_FXIO_D8_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT45_FXIO_FXIO_D8_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT59_FXIO_FXIO_D8_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT59_FXIO_FXIO_D8_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT136_FXIO_FXIO_D8_IN;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT136_FXIO_FXIO_D8_INOUT;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT189_FXIO_FXIO_D8_IN;6:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT189_FXIO_FXIO_D8_INOUT;6:[!//
[!ENDVAR!]

[!VAR "INMUX161"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT7_FXIO_FXIO_D9_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT7_FXIO_FXIO_D9_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT60_FXIO_FXIO_D9_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT60_FXIO_FXIO_D9_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT113_FXIO_FXIO_D9_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT113_FXIO_FXIO_D9_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT191_FXIO_FXIO_D9_IN;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT191_FXIO_FXIO_D9_INOUT;5:[!//
[!ENDVAR!]

[!VAR "INMUX162"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT61_FXIO_FXIO_D10_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT61_FXIO_FXIO_D10_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT71_FXIO_FXIO_D10_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT105_FXIO_FXIO_D10_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT105_FXIO_FXIO_D10_INOUT;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT111_FXIO_FXIO_D10_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT111_FXIO_FXIO_D10_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT198_FXIO_FXIO_D10_IN;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT198_FXIO_FXIO_D10_INOUT;5:[!//
[!ENDVAR!]

[!VAR "INMUX163"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT70_FXIO_FXIO_D11_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT104_FXIO_FXIO_D11_IN;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT104_FXIO_FXIO_D11_INOUT;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT135_FXIO_FXIO_D11_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT135_FXIO_FXIO_D11_INOUT;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT137_FXIO_FXIO_D11_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT137_FXIO_FXIO_D11_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT199_FXIO_FXIO_D11_IN;7:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT199_FXIO_FXIO_D11_INOUT;7:[!//
[!ENDVAR!]

[!VAR "INMUX164"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT72_FXIO_FXIO_D12_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT72_FXIO_FXIO_D12_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT82_FXIO_FXIO_D12_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT82_FXIO_FXIO_D12_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT134_FXIO_FXIO_D12_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT136_FXIO_FXIO_D12_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT136_FXIO_FXIO_D12_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT200_FXIO_FXIO_D12_IN;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT200_FXIO_FXIO_D12_INOUT;5:[!//
[!ENDVAR!]

[!VAR "INMUX165"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT73_FXIO_FXIO_D13_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT73_FXIO_FXIO_D13_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT83_FXIO_FXIO_D13_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT83_FXIO_FXIO_D13_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT102_FXIO_FXIO_D13_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT102_FXIO_FXIO_D13_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT130_FXIO_FXIO_D13_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT205_FXIO_FXIO_D13_IN;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT205_FXIO_FXIO_D13_INOUT;5:[!//
[!ENDVAR!]

[!VAR "INMUX166"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT14_FXIO_FXIO_D14_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT14_FXIO_FXIO_D14_INOUT;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT32_FXIO_FXIO_D14_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT32_FXIO_FXIO_D14_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT81_FXIO_FXIO_D14_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT81_FXIO_FXIO_D14_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT84_FXIO_FXIO_D14_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT84_FXIO_FXIO_D14_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT207_FXIO_FXIO_D14_IN;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT207_FXIO_FXIO_D14_INOUT;5:[!//
[!ENDVAR!]

[!VAR "INMUX167"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT54_FXIO_FXIO_D15_IN;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT54_FXIO_FXIO_D15_INOUT;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT75_FXIO_FXIO_D15_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT75_FXIO_FXIO_D15_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT80_FXIO_FXIO_D15_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT80_FXIO_FXIO_D15_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT85_FXIO_FXIO_D15_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT85_FXIO_FXIO_D15_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT101_FXIO_FXIO_D15_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT101_FXIO_FXIO_D15_INOUT;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT208_FXIO_FXIO_D15_IN;6:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT208_FXIO_FXIO_D15_INOUT;6:[!//
[!ENDVAR!]

[!VAR "INMUX168"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT77_FXIO_FXIO_D16_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT77_FXIO_FXIO_D16_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT78_FXIO_FXIO_D16_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT78_FXIO_FXIO_D16_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT87_FXIO_FXIO_D16_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT87_FXIO_FXIO_D16_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT209_FXIO_FXIO_D16_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT209_FXIO_FXIO_D16_INOUT;4:[!//
[!ENDVAR!]

[!VAR "INMUX169"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT35_FXIO_FXIO_D17_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT35_FXIO_FXIO_D17_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT88_FXIO_FXIO_D17_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT88_FXIO_FXIO_D17_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT210_FXIO_FXIO_D17_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT210_FXIO_FXIO_D17_INOUT;3:[!//
[!ENDVAR!]

[!VAR "INMUX170"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT34_FXIO_FXIO_D18_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT34_FXIO_FXIO_D18_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT74_FXIO_FXIO_D18_IN;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT74_FXIO_FXIO_D18_INOUT;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT79_FXIO_FXIO_D18_IN;6:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT79_FXIO_FXIO_D18_INOUT;6:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT89_FXIO_FXIO_D18_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT89_FXIO_FXIO_D18_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT211_FXIO_FXIO_D18_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT211_FXIO_FXIO_D18_INOUT;3:[!//
[!ENDVAR!]

[!VAR "INMUX171"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT6_FXIO_FXIO_D19_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT6_FXIO_FXIO_D19_INOUT;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT17_FXIO_FXIO_D19_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT17_FXIO_FXIO_D19_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT75_FXIO_FXIO_D19_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT75_FXIO_FXIO_D19_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT76_FXIO_FXIO_D19_IN;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT76_FXIO_FXIO_D19_INOUT;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT90_FXIO_FXIO_D19_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT90_FXIO_FXIO_D19_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT212_FXIO_FXIO_D19_IN;6:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT212_FXIO_FXIO_D19_INOUT;6:[!//
[!ENDVAR!]

[!VAR "INMUX172"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT49_FXIO_FXIO_D20_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT49_FXIO_FXIO_D20_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT91_FXIO_FXIO_D20_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT91_FXIO_FXIO_D20_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT213_FXIO_FXIO_D20_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT213_FXIO_FXIO_D20_INOUT;3:[!//
[!ENDVAR!]

[!VAR "INMUX173"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT48_FXIO_FXIO_D21_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT48_FXIO_FXIO_D21_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT92_FXIO_FXIO_D21_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT92_FXIO_FXIO_D21_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT214_FXIO_FXIO_D21_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT214_FXIO_FXIO_D21_INOUT;3:[!//
[!ENDVAR!]

[!VAR "INMUX174"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT47_FXIO_FXIO_D22_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT47_FXIO_FXIO_D22_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT93_FXIO_FXIO_D22_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT93_FXIO_FXIO_D22_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT215_FXIO_FXIO_D22_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT215_FXIO_FXIO_D22_INOUT;3:[!//
[!ENDVAR!]

[!VAR "INMUX175"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT46_FXIO_FXIO_D23_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT46_FXIO_FXIO_D23_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT94_FXIO_FXIO_D23_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT94_FXIO_FXIO_D23_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT216_FXIO_FXIO_D23_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT216_FXIO_FXIO_D23_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT231_FXIO_FXIO_D23_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT231_FXIO_FXIO_D23_INOUT;4:[!//
[!ENDVAR!]

[!VAR "INMUX176"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT45_FXIO_FXIO_D24_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT45_FXIO_FXIO_D24_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT95_FXIO_FXIO_D24_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT95_FXIO_FXIO_D24_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT217_FXIO_FXIO_D24_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT217_FXIO_FXIO_D24_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT232_FXIO_FXIO_D24_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT232_FXIO_FXIO_D24_INOUT;4:[!//
[!ENDVAR!]

[!VAR "INMUX177"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT44_FXIO_FXIO_D25_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT44_FXIO_FXIO_D25_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT116_FXIO_FXIO_D25_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT116_FXIO_FXIO_D25_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT218_FXIO_FXIO_D25_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT218_FXIO_FXIO_D25_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT233_FXIO_FXIO_D25_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT233_FXIO_FXIO_D25_INOUT;4:[!//
[!ENDVAR!]

[!VAR "INMUX178"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT43_FXIO_FXIO_D26_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT43_FXIO_FXIO_D26_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT117_FXIO_FXIO_D26_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT117_FXIO_FXIO_D26_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT219_FXIO_FXIO_D26_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT219_FXIO_FXIO_D26_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT234_FXIO_FXIO_D26_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT234_FXIO_FXIO_D26_INOUT;4:[!//
[!ENDVAR!]

[!VAR "INMUX179"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT42_FXIO_FXIO_D27_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT42_FXIO_FXIO_D27_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT118_FXIO_FXIO_D27_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT118_FXIO_FXIO_D27_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT235_FXIO_FXIO_D27_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT235_FXIO_FXIO_D27_INOUT;3:[!//
[!ENDVAR!]

[!VAR "INMUX180"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT41_FXIO_FXIO_D28_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT119_FXIO_FXIO_D28_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT119_FXIO_FXIO_D28_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT236_FXIO_FXIO_D28_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT236_FXIO_FXIO_D28_INOUT;3:[!//
[!ENDVAR!]

[!VAR "INMUX181"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT40_FXIO_FXIO_D29_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT120_FXIO_FXIO_D29_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT120_FXIO_FXIO_D29_INOUT;2:[!//
[!ENDVAR!]

[!VAR "INMUX182"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT16_FXIO_FXIO_D30_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT122_FXIO_FXIO_D30_IN;2:[!//
[!ENDVAR!]

[!VAR "INMUX183"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT15_FXIO_FXIO_D31_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT123_FXIO_FXIO_D31_IN;2:[!//
[!ENDVAR!]

[!VAR "INMUX184"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT68_JTAG_JTAG_TCK_SWD_CLK_IN;0:[!//
[!ENDVAR!]

[!VAR "INMUX185"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT69_JTAG_JTAG_TDI_IN;0:[!//
[!ENDVAR!]

[!VAR "INMUX186"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT4_JTAG_JTAG_TMS_SWD_DIO_IN;0:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT4_JTAG_JTAG_TMS_SWD_DIO_INOUT;0:[!//
[!ENDVAR!]

[!VAR "INMUX187"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT2_LPUART0_LPUART0_RX_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT32_LPUART0_LPUART0_RX_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT44_LPUART0_LPUART0_RX_IN;6:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT49_LPUART0_LPUART0_RX_IN;7:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT66_LPUART0_LPUART0_RX_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT111_LPUART0_LPUART0_RX_IN;8:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT135_LPUART0_LPUART0_RX_IN;9:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT138_LPUART0_LPUART0_RX_IN;10:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT181_LPUART0_LPUART0_RX_IN;11:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT231_LPUART0_LPUART0_RX_IN;13:[!//
[!ENDVAR!]

[!VAR "INMUX188"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT19_LPUART1_LPUART1_RX_IN;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT34_LPUART1_LPUART1_RX_IN;6:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT41_LPUART1_LPUART1_RX_IN;7:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT55_LPUART1_LPUART1_RX_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT60_LPUART1_LPUART1_RX_IN;8:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT70_LPUART1_LPUART1_RX_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT72_LPUART1_LPUART1_RX_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT96_LPUART1_LPUART1_RX_IN;9:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT109_LPUART1_LPUART1_RX_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT161_LPUART1_LPUART1_RX_IN;11:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT184_LPUART1_LPUART1_RX_IN;12:[!//
[!ENDVAR!]

[!VAR "INMUX189"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT8_LPUART2_LPUART2_RX_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT15_LPUART2_LPUART2_RX_IN;6:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT30_LPUART2_LPUART2_RX_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT76_LPUART2_LPUART2_RX_IN;7:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT80_LPUART2_LPUART2_RX_IN;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT82_LPUART2_LPUART2_RX_IN;8:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT102_LPUART2_LPUART2_RX_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT104_LPUART2_LPUART2_RX_IN;9:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT113_LPUART2_LPUART2_RX_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT163_LPUART2_LPUART2_RX_IN;10:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT173_LPUART2_LPUART2_RX_IN;11:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT233_LPUART2_LPUART2_RX_IN;12:[!//
[!ENDVAR!]

[!VAR "INMUX190"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT6_LPUART3_LPUART3_RX_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT46_LPUART3_LPUART3_RX_IN;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT75_LPUART3_LPUART3_RX_IN;6:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT84_LPUART3_LPUART3_RX_IN;7:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT99_LPUART3_LPUART3_RX_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT128_LPUART3_LPUART3_RX_IN;8:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT143_LPUART3_LPUART3_RX_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT179_LPUART3_LPUART3_RX_IN;9:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT188_LPUART3_LPUART3_RX_IN;10:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT235_LPUART3_LPUART3_RX_IN;11:[!//
[!ENDVAR!]

[!VAR "INMUX191"!]
[!ENDVAR!]

[!VAR "INMUX192"!]
[!ENDVAR!]

[!VAR "INMUX193"!]
[!ENDVAR!]

[!VAR "INMUX194"!]
[!ENDVAR!]

[!VAR "INMUX195"!]
[!ENDVAR!]

[!VAR "INMUX196"!]
[!ENDVAR!]

[!VAR "INMUX197"!]
[!ENDVAR!]

[!VAR "INMUX198"!]
[!ENDVAR!]

[!VAR "INMUX199"!]
[!ENDVAR!]

[!VAR "INMUX200"!]
[!ENDVAR!]

[!VAR "INMUX201"!]
[!ENDVAR!]

[!VAR "INMUX202"!]
[!ENDVAR!]

[!VAR "INMUX203"!]
[!ENDVAR!]

[!VAR "INMUX204"!]
[!ENDVAR!]

[!VAR "INMUX205"!]
[!ENDVAR!]

[!VAR "INMUX206"!]
[!ENDVAR!]

[!VAR "INMUX207"!]
[!ENDVAR!]

[!VAR "INMUX208"!]
[!ENDVAR!]

[!VAR "INMUX209"!]
[!ENDVAR!]

[!VAR "INMUX210"!]
[!ENDVAR!]

[!VAR "INMUX211"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT43_LPI2C0_LPI2C0_HREQ_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT71_LPI2C0_LPI2C0_HREQ_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT91_LPI2C0_LPI2C0_HREQ_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT189_LPI2C0_LPI2C0_HREQ_IN;4:[!//
[!ENDVAR!]

[!VAR "INMUX212"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT72_LPI2C0_LPI2C0_SCL_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT72_LPI2C0_LPI2C0_SCL_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT110_LPI2C0_LPI2C0_SCL_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT110_LPI2C0_LPI2C0_SCL_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT180_LPI2C0_LPI2C0_SCL_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT180_LPI2C0_LPI2C0_SCL_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT200_LPI2C0_LPI2C0_SCL_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT200_LPI2C0_LPI2C0_SCL_INOUT;4:[!//
[!ENDVAR!]

[!VAR "INMUX213"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT23_LPI2C0_LPI2C0_SCLS_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT23_LPI2C0_LPI2C0_SCLS_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT33_LPI2C0_LPI2C0_SCLS_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT33_LPI2C0_LPI2C0_SCLS_INOUT;1:[!//
[!ENDVAR!]

[!VAR "INMUX214"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT73_LPI2C0_LPI2C0_SDA_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT73_LPI2C0_LPI2C0_SDA_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT109_LPI2C0_LPI2C0_SDA_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT109_LPI2C0_LPI2C0_SDA_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT181_LPI2C0_LPI2C0_SDA_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT181_LPI2C0_LPI2C0_SDA_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT205_LPI2C0_LPI2C0_SDA_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT205_LPI2C0_LPI2C0_SDA_INOUT;4:[!//
[!ENDVAR!]

[!VAR "INMUX215"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT32_LPI2C0_LPI2C0_SDAS_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT32_LPI2C0_LPI2C0_SDAS_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT156_LPI2C0_LPI2C0_SDAS_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT156_LPI2C0_LPI2C0_SDAS_INOUT;2:[!//
[!ENDVAR!]

[!VAR "INMUX216"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT69_LPI2C1_LPI2C1_HREQ_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT108_LPI2C1_LPI2C1_HREQ_IN;1:[!//
[!ENDVAR!]

[!VAR "INMUX217"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT71_LPI2C1_LPI2C1_SCL_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT79_LPI2C1_LPI2C1_SCL_IN;6:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT79_LPI2C1_LPI2C1_SCL_INOUT;6:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT92_LPI2C1_LPI2C1_SCL_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT92_LPI2C1_LPI2C1_SCL_INOUT;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT105_LPI2C1_LPI2C1_SCL_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT105_LPI2C1_LPI2C1_SCL_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT167_LPI2C1_LPI2C1_SCL_IN;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT167_LPI2C1_LPI2C1_SCL_INOUT;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT189_LPI2C1_LPI2C1_SCL_IN;7:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT189_LPI2C1_LPI2C1_SCL_INOUT;7:[!//
[!ENDVAR!]

[!VAR "INMUX218"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT81_LPI2C1_LPI2C1_SCLS_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT81_LPI2C1_LPI2C1_SCLS_INOUT;2:[!//
[!ENDVAR!]

[!VAR "INMUX219"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT80_LPI2C1_LPI2C1_SDA_IN;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT80_LPI2C1_LPI2C1_SDA_INOUT;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT93_LPI2C1_LPI2C1_SDA_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT93_LPI2C1_LPI2C1_SDA_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT104_LPI2C1_LPI2C1_SDA_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT104_LPI2C1_LPI2C1_SDA_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT166_LPI2C1_LPI2C1_SDA_IN;6:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT166_LPI2C1_LPI2C1_SDA_INOUT;6:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT168_LPI2C1_LPI2C1_SDA_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT168_LPI2C1_LPI2C1_SDA_INOUT;4:[!//
[!ENDVAR!]

[!VAR "INMUX220"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT80_LPI2C1_LPI2C1_SDAS_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT80_LPI2C1_LPI2C1_SDAS_INOUT;1:[!//
[!ENDVAR!]

[!VAR "INMUX221"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT26_LPSPI0_LPSPI0_PCS0_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT26_LPSPI0_LPSPI0_PCS0_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT32_LPSPI0_LPSPI0_PCS0_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT32_LPSPI0_LPSPI0_PCS0_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT37_LPSPI0_LPSPI0_PCS0_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT37_LPSPI0_LPSPI0_PCS0_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT71_LPSPI0_LPSPI0_PCS0_IN;6:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT102_LPSPI0_LPSPI0_PCS0_IN;7:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT102_LPSPI0_LPSPI0_PCS0_INOUT;7:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT132_LPSPI0_LPSPI0_PCS0_IN;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT132_LPSPI0_LPSPI0_PCS0_INOUT;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT188_LPSPI0_LPSPI0_PCS0_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT188_LPSPI0_LPSPI0_PCS0_INOUT;4:[!//
[!ENDVAR!]

[!VAR "INMUX222"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT7_LPSPI0_LPSPI0_PCS1_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT7_LPSPI0_LPSPI0_PCS1_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT31_LPSPI0_LPSPI0_PCS1_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT31_LPSPI0_LPSPI0_PCS1_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT37_LPSPI0_LPSPI0_PCS1_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT37_LPSPI0_LPSPI0_PCS1_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT70_LPSPI0_LPSPI0_PCS1_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT101_LPSPI0_LPSPI0_PCS1_IN;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT101_LPSPI0_LPSPI0_PCS1_INOUT;5:[!//
[!ENDVAR!]

[!VAR "INMUX223"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT66_LPSPI0_LPSPI0_PCS2_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT66_LPSPI0_LPSPI0_PCS2_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT134_LPSPI0_LPSPI0_PCS2_IN;1:[!//
[!ENDVAR!]

[!VAR "INMUX224"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT15_LPSPI0_LPSPI0_PCS3_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT103_LPSPI0_LPSPI0_PCS3_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT103_LPSPI0_LPSPI0_PCS3_INOUT;2:[!//
[!ENDVAR!]

[!VAR "INMUX225"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT16_LPSPI0_LPSPI0_PCS4_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT119_LPSPI0_LPSPI0_PCS4_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT119_LPSPI0_LPSPI0_PCS4_INOUT;2:[!//
[!ENDVAR!]

[!VAR "INMUX226"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT40_LPSPI0_LPSPI0_PCS5_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT120_LPSPI0_LPSPI0_PCS5_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT120_LPSPI0_LPSPI0_PCS5_INOUT;2:[!//
[!ENDVAR!]

[!VAR "INMUX227"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT1_LPSPI0_LPSPI0_PCS6_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT116_LPSPI0_LPSPI0_PCS6_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT116_LPSPI0_LPSPI0_PCS6_INOUT;2:[!//
[!ENDVAR!]

[!VAR "INMUX228"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT0_LPSPI0_LPSPI0_PCS7_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT117_LPSPI0_LPSPI0_PCS7_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT117_LPSPI0_LPSPI0_PCS7_INOUT;2:[!//
[!ENDVAR!]

[!VAR "INMUX229"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT72_LPSPI0_LPSPI0_SCK_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT72_LPSPI0_LPSPI0_SCK_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT107_LPSPI0_LPSPI0_SCK_IN;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT107_LPSPI0_LPSPI0_SCK_INOUT;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT111_LPSPI0_LPSPI0_SCK_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT111_LPSPI0_LPSPI0_SCK_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT129_LPSPI0_LPSPI0_SCK_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT129_LPSPI0_LPSPI0_SCK_INOUT;2:[!//
[!ENDVAR!]

[!VAR "INMUX230"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT73_LPSPI0_LPSPI0_SIN_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT73_LPSPI0_LPSPI0_SIN_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT106_LPSPI0_LPSPI0_SIN_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT106_LPSPI0_LPSPI0_SIN_INOUT;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT112_LPSPI0_LPSPI0_SIN_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT112_LPSPI0_LPSPI0_SIN_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT128_LPSPI0_LPSPI0_SIN_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT128_LPSPI0_LPSPI0_SIN_INOUT;1:[!//
[!ENDVAR!]

[!VAR "INMUX231"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT30_LPSPI0_LPSPI0_SOUT_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT30_LPSPI0_LPSPI0_SOUT_INOUT;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT33_LPSPI0_LPSPI0_SOUT_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT33_LPSPI0_LPSPI0_SOUT_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT36_LPSPI0_LPSPI0_SOUT_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT36_LPSPI0_LPSPI0_SOUT_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT108_LPSPI0_LPSPI0_SOUT_IN;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT108_LPSPI0_LPSPI0_SOUT_INOUT;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT130_LPSPI0_LPSPI0_SOUT_IN;1:[!//
[!ENDVAR!]

[!VAR "INMUX232"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT21_LPSPI1_LPSPI1_PCS0_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT21_LPSPI1_LPSPI1_PCS0_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT26_LPSPI1_LPSPI1_PCS0_IN;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT26_LPSPI1_LPSPI1_PCS0_INOUT;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT99_LPSPI1_LPSPI1_PCS0_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT99_LPSPI1_LPSPI1_PCS0_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT181_LPSPI1_LPSPI1_PCS0_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT181_LPSPI1_LPSPI1_PCS0_INOUT;4:[!//
[!ENDVAR!]

[!VAR "INMUX233"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT6_LPSPI1_LPSPI1_PCS1_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT6_LPSPI1_LPSPI1_PCS1_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT22_LPSPI1_LPSPI1_PCS1_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT22_LPSPI1_LPSPI1_PCS1_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT50_LPSPI1_LPSPI1_PCS1_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT50_LPSPI1_LPSPI1_PCS1_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT70_LPSPI1_LPSPI1_PCS1_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT100_LPSPI1_LPSPI1_PCS1_IN;6:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT100_LPSPI1_LPSPI1_PCS1_INOUT;6:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT132_LPSPI1_LPSPI1_PCS1_IN;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT132_LPSPI1_LPSPI1_PCS1_INOUT;5:[!//
[!ENDVAR!]

[!VAR "INMUX234"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT9_LPSPI1_LPSPI1_PCS2_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT9_LPSPI1_LPSPI1_PCS2_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT16_LPSPI1_LPSPI1_PCS2_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT116_LPSPI1_LPSPI1_PCS2_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT116_LPSPI1_LPSPI1_PCS2_INOUT;1:[!//
[!ENDVAR!]

[!VAR "INMUX235"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT14_LPSPI1_LPSPI1_PCS3_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT14_LPSPI1_LPSPI1_PCS3_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT49_LPSPI1_LPSPI1_PCS3_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT49_LPSPI1_LPSPI1_PCS3_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT133_LPSPI1_LPSPI1_PCS3_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT133_LPSPI1_LPSPI1_PCS3_INOUT;3:[!//
[!ENDVAR!]

[!VAR "INMUX236"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT139_LPSPI1_LPSPI1_PCS4_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT139_LPSPI1_LPSPI1_PCS4_INOUT;2:[!//
[!ENDVAR!]

[!VAR "INMUX237"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT154_LPSPI1_LPSPI1_PCS5_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT154_LPSPI1_LPSPI1_PCS5_INOUT;2:[!//
[!ENDVAR!]

[!VAR "INMUX238"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT3_LPSPI1_LPSPI1_SCK_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT3_LPSPI1_LPSPI1_SCK_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT19_LPSPI1_LPSPI1_SCK_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT19_LPSPI1_LPSPI1_SCK_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT46_LPSPI1_LPSPI1_SCK_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT46_LPSPI1_LPSPI1_SCK_INOUT;2:[!//
[!ENDVAR!]

[!VAR "INMUX239"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT2_LPSPI1_LPSPI1_SIN_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT2_LPSPI1_LPSPI1_SIN_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT20_LPSPI1_LPSPI1_SIN_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT20_LPSPI1_LPSPI1_SIN_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT29_LPSPI1_LPSPI1_SIN_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT29_LPSPI1_LPSPI1_SIN_INOUT;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT47_LPSPI1_LPSPI1_SIN_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT47_LPSPI1_LPSPI1_SIN_INOUT;1:[!//
[!ENDVAR!]

[!VAR "INMUX240"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT18_LPSPI1_LPSPI1_SOUT_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT18_LPSPI1_LPSPI1_SOUT_INOUT;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT30_LPSPI1_LPSPI1_SOUT_IN;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT30_LPSPI1_LPSPI1_SOUT_INOUT;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT48_LPSPI1_LPSPI1_SOUT_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT48_LPSPI1_LPSPI1_SOUT_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT98_LPSPI1_LPSPI1_SOUT_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT98_LPSPI1_LPSPI1_SOUT_INOUT;1:[!//
[!ENDVAR!]

[!VAR "INMUX241"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT9_LPSPI2_LPSPI2_PCS0_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT9_LPSPI2_LPSPI2_PCS0_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT57_LPSPI2_LPSPI2_PCS0_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT57_LPSPI2_LPSPI2_PCS0_INOUT;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT78_LPSPI2_LPSPI2_PCS0_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT78_LPSPI2_LPSPI2_PCS0_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT139_LPSPI2_LPSPI2_PCS0_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT139_LPSPI2_LPSPI2_PCS0_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT163_LPSPI2_LPSPI2_PCS0_IN;6:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT163_LPSPI2_LPSPI2_PCS0_INOUT;6:[!//
[!ENDVAR!]

[!VAR "INMUX242"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT74_LPSPI2_LPSPI2_PCS1_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT74_LPSPI2_LPSPI2_PCS1_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT76_LPSPI2_LPSPI2_PCS1_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT76_LPSPI2_LPSPI2_PCS1_INOUT;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT83_LPSPI2_LPSPI2_PCS1_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT83_LPSPI2_LPSPI2_PCS1_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT138_LPSPI2_LPSPI2_PCS1_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT138_LPSPI2_LPSPI2_PCS1_INOUT;1:[!//
[!ENDVAR!]

[!VAR "INMUX243"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT21_LPSPI2_LPSPI2_PCS2_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT21_LPSPI2_LPSPI2_PCS2_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT56_LPSPI2_LPSPI2_PCS2_IN;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT56_LPSPI2_LPSPI2_PCS2_INOUT;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT77_LPSPI2_LPSPI2_PCS2_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT77_LPSPI2_LPSPI2_PCS2_INOUT;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT185_LPSPI2_LPSPI2_PCS2_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT185_LPSPI2_LPSPI2_PCS2_INOUT;3:[!//
[!ENDVAR!]

[!VAR "INMUX244"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT15_LPSPI2_LPSPI2_PCS3_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT58_LPSPI2_LPSPI2_PCS3_IN;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT58_LPSPI2_LPSPI2_PCS3_INOUT;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT82_LPSPI2_LPSPI2_PCS3_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT82_LPSPI2_LPSPI2_PCS3_INOUT;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT154_LPSPI2_LPSPI2_PCS3_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT154_LPSPI2_LPSPI2_PCS3_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT186_LPSPI2_LPSPI2_PCS3_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT186_LPSPI2_LPSPI2_PCS3_INOUT;2:[!//
[!ENDVAR!]

[!VAR "INMUX245"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT61_LPSPI2_LPSPI2_SCK_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT61_LPSPI2_LPSPI2_SCK_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT79_LPSPI2_LPSPI2_SCK_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT79_LPSPI2_LPSPI2_SCK_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT143_LPSPI2_LPSPI2_SCK_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT143_LPSPI2_LPSPI2_SCK_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT160_LPSPI2_LPSPI2_SCK_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT160_LPSPI2_LPSPI2_SCK_INOUT;4:[!//
[!ENDVAR!]

[!VAR "INMUX246"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT34_LPSPI2_LPSPI2_SIN_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT34_LPSPI2_LPSPI2_SIN_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT60_LPSPI2_LPSPI2_SIN_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT60_LPSPI2_LPSPI2_SIN_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT144_LPSPI2_LPSPI2_SIN_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT144_LPSPI2_LPSPI2_SIN_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT161_LPSPI2_LPSPI2_SIN_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT161_LPSPI2_LPSPI2_SIN_INOUT;4:[!//
[!ENDVAR!]

[!VAR "INMUX247"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT8_LPSPI2_LPSPI2_SOUT_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT8_LPSPI2_LPSPI2_SOUT_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT35_LPSPI2_LPSPI2_SOUT_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT35_LPSPI2_LPSPI2_SOUT_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT59_LPSPI2_LPSPI2_SOUT_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT59_LPSPI2_LPSPI2_SOUT_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT162_LPSPI2_LPSPI2_SOUT_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT162_LPSPI2_LPSPI2_SOUT_INOUT;4:[!//
[!ENDVAR!]

[!VAR "INMUX248"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT9_LPSPI3_LPSPI3_PCS0_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT9_LPSPI3_LPSPI3_PCS0_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT49_LPSPI3_LPSPI3_PCS0_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT49_LPSPI3_LPSPI3_PCS0_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT113_LPSPI3_LPSPI3_PCS0_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT113_LPSPI3_LPSPI3_PCS0_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT176_LPSPI3_LPSPI3_PCS0_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT176_LPSPI3_LPSPI3_PCS0_INOUT;4:[!//
[!ENDVAR!]

[!VAR "INMUX249"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT6_LPSPI3_LPSPI3_PCS1_IN;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT6_LPSPI3_LPSPI3_PCS1_INOUT;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT54_LPSPI3_LPSPI3_PCS1_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT54_LPSPI3_LPSPI3_PCS1_INOUT;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT136_LPSPI3_LPSPI3_PCS1_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT136_LPSPI3_LPSPI3_PCS1_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT178_LPSPI3_LPSPI3_PCS1_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT178_LPSPI3_LPSPI3_PCS1_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT189_LPSPI3_LPSPI3_PCS1_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT189_LPSPI3_LPSPI3_PCS1_INOUT;3:[!//
[!ENDVAR!]

[!VAR "INMUX250"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT45_LPSPI3_LPSPI3_PCS2_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT45_LPSPI3_LPSPI3_PCS2_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT66_LPSPI3_LPSPI3_PCS2_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT66_LPSPI3_LPSPI3_PCS2_INOUT;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT179_LPSPI3_LPSPI3_PCS2_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT179_LPSPI3_LPSPI3_PCS2_INOUT;2:[!//
[!ENDVAR!]

[!VAR "INMUX251"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT44_LPSPI3_LPSPI3_PCS3_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT44_LPSPI3_LPSPI3_PCS3_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT103_LPSPI3_LPSPI3_PCS3_IN;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT103_LPSPI3_LPSPI3_PCS3_INOUT;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT180_LPSPI3_LPSPI3_PCS3_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT180_LPSPI3_LPSPI3_PCS3_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT183_LPSPI3_LPSPI3_PCS3_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT183_LPSPI3_LPSPI3_PCS3_INOUT;3:[!//
[!ENDVAR!]

[!VAR "INMUX252"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT81_LPSPI3_LPSPI3_SCK_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT81_LPSPI3_LPSPI3_SCK_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT97_LPSPI3_LPSPI3_SCK_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT97_LPSPI3_LPSPI3_SCK_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT135_LPSPI3_LPSPI3_SCK_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT135_LPSPI3_LPSPI3_SCK_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT173_LPSPI3_LPSPI3_SCK_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT173_LPSPI3_LPSPI3_SCK_INOUT;4:[!//
[!ENDVAR!]

[!VAR "INMUX253"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT80_LPSPI3_LPSPI3_SIN_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT80_LPSPI3_LPSPI3_SIN_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT116_LPSPI3_LPSPI3_SIN_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT116_LPSPI3_LPSPI3_SIN_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT138_LPSPI3_LPSPI3_SIN_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT138_LPSPI3_LPSPI3_SIN_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT172_LPSPI3_LPSPI3_SIN_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT172_LPSPI3_LPSPI3_SIN_INOUT;4:[!//
[!ENDVAR!]

[!VAR "INMUX254"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT17_LPSPI3_LPSPI3_SOUT_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT17_LPSPI3_LPSPI3_SOUT_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT96_LPSPI3_LPSPI3_SOUT_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT96_LPSPI3_LPSPI3_SOUT_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT104_LPSPI3_LPSPI3_SOUT_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT104_LPSPI3_LPSPI3_SOUT_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT175_LPSPI3_LPSPI3_SOUT_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT175_LPSPI3_LPSPI3_SOUT_INOUT;4:[!//
[!ENDVAR!]

[!VAR "INMUX255"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT40_LPSPI4_LPSPI4_PCS0_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT74_LPSPI4_LPSPI4_PCS0_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT74_LPSPI4_LPSPI4_PCS0_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT151_LPSPI4_LPSPI4_PCS0_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT151_LPSPI4_LPSPI4_PCS0_INOUT;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT185_LPSPI4_LPSPI4_PCS0_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT185_LPSPI4_LPSPI4_PCS0_INOUT;3:[!//
[!ENDVAR!]

[!VAR "INMUX256"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT1_LPSPI4_LPSPI4_PCS1_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT89_LPSPI4_LPSPI4_PCS1_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT89_LPSPI4_LPSPI4_PCS1_INOUT;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT186_LPSPI4_LPSPI4_PCS1_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT186_LPSPI4_LPSPI4_PCS1_INOUT;2:[!//
[!ENDVAR!]

[!VAR "INMUX257"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT0_LPSPI4_LPSPI4_PCS2_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT87_LPSPI4_LPSPI4_PCS2_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT87_LPSPI4_LPSPI4_PCS2_INOUT;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT187_LPSPI4_LPSPI4_PCS2_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT187_LPSPI4_LPSPI4_PCS2_INOUT;3:[!//
[!ENDVAR!]

[!VAR "INMUX258"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT16_LPSPI4_LPSPI4_PCS3_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT88_LPSPI4_LPSPI4_PCS3_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT88_LPSPI4_LPSPI4_PCS3_INOUT;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT188_LPSPI4_LPSPI4_PCS3_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT188_LPSPI4_LPSPI4_PCS3_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT204_LPSPI4_LPSPI4_PCS3_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT204_LPSPI4_LPSPI4_PCS3_INOUT;3:[!//
[!ENDVAR!]

[!VAR "INMUX259"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT42_LPSPI4_LPSPI4_SCK_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT42_LPSPI4_LPSPI4_SCK_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT91_LPSPI4_LPSPI4_SCK_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT91_LPSPI4_LPSPI4_SCK_INOUT;1:[!//
[!ENDVAR!]

[!VAR "INMUX260"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT43_LPSPI4_LPSPI4_SIN_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT43_LPSPI4_LPSPI4_SIN_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT90_LPSPI4_LPSPI4_SIN_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT90_LPSPI4_LPSPI4_SIN_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT149_LPSPI4_LPSPI4_SIN_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT149_LPSPI4_LPSPI4_SIN_INOUT;3:[!//
[!ENDVAR!]

[!VAR "INMUX261"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT41_LPSPI4_LPSPI4_SOUT_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT75_LPSPI4_LPSPI4_SOUT_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT75_LPSPI4_LPSPI4_SOUT_INOUT;1:[!//
[!ENDVAR!]

[!VAR "INMUX262"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT15_LPSPI5_LPSPI5_PCS0_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT100_LPSPI5_LPSPI5_PCS0_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT100_LPSPI5_LPSPI5_PCS0_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT113_LPSPI5_LPSPI5_PCS0_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT113_LPSPI5_LPSPI5_PCS0_INOUT;1:[!//
[!ENDVAR!]

[!VAR "INMUX263"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT14_LPSPI5_LPSPI5_PCS1_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT14_LPSPI5_LPSPI5_PCS1_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT136_LPSPI5_LPSPI5_PCS1_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT136_LPSPI5_LPSPI5_PCS1_INOUT;1:[!//
[!ENDVAR!]

[!VAR "INMUX264"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT50_LPSPI5_LPSPI5_PCS2_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT50_LPSPI5_LPSPI5_PCS2_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT125_LPSPI5_LPSPI5_PCS2_IN;1:[!//
[!ENDVAR!]

[!VAR "INMUX265"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT52_LPSPI5_LPSPI5_PCS3_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT52_LPSPI5_LPSPI5_PCS3_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT126_LPSPI5_LPSPI5_PCS3_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT126_LPSPI5_LPSPI5_PCS3_INOUT;1:[!//
[!ENDVAR!]

[!VAR "INMUX266"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT3_LPSPI5_LPSPI5_SCK_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT3_LPSPI5_LPSPI5_SCK_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT110_LPSPI5_LPSPI5_SCK_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT110_LPSPI5_LPSPI5_SCK_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT122_LPSPI5_LPSPI5_SCK_IN;3:[!//
[!ENDVAR!]

[!VAR "INMUX267"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT2_LPSPI5_LPSPI5_SIN_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT2_LPSPI5_LPSPI5_SIN_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT109_LPSPI5_LPSPI5_SIN_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT109_LPSPI5_LPSPI5_SIN_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT124_LPSPI5_LPSPI5_SIN_IN;3:[!//
[!ENDVAR!]

[!VAR "INMUX268"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT98_LPSPI5_LPSPI5_SOUT_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT98_LPSPI5_LPSPI5_SOUT_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT123_LPSPI5_LPSPI5_SOUT_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT137_LPSPI5_LPSPI5_SOUT_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT137_LPSPI5_LPSPI5_SOUT_INOUT;1:[!//
[!ENDVAR!]

[!VAR "INMUX269"!]
[!ENDVAR!]

[!VAR "INMUX270"!]
[!ENDVAR!]

[!VAR "INMUX271"!]
[!ENDVAR!]

[!VAR "INMUX272"!]
[!ENDVAR!]

[!VAR "INMUX273"!]
[!ENDVAR!]

[!VAR "INMUX274"!]
[!ENDVAR!]

[!VAR "INMUX275"!]
[!ENDVAR!]

[!VAR "INMUX276"!]
[!ENDVAR!]

[!VAR "INMUX277"!]
[!ENDVAR!]

[!VAR "INMUX278"!]
[!ENDVAR!]

[!VAR "INMUX279"!]
[!ENDVAR!]

[!VAR "INMUX280"!]
[!ENDVAR!]

[!VAR "INMUX281"!]
[!ENDVAR!]

[!VAR "INMUX282"!]
[!ENDVAR!]

[!VAR "INMUX283"!]
[!ENDVAR!]

[!VAR "INMUX284"!]
[!ENDVAR!]

[!VAR "INMUX285"!]
[!ENDVAR!]

[!VAR "INMUX286"!]
[!ENDVAR!]

[!VAR "INMUX287"!]
[!ENDVAR!]

[!VAR "INMUX288"!]
[!ENDVAR!]

[!VAR "INMUX289"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT55_EMAC_EMAC_MII_COL_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT57_EMAC_EMAC_MII_COL_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT59_EMAC_EMAC_MII_COL_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT77_EMAC_EMAC_MII_COL_IN;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT78_EMAC_EMAC_MII_COL_IN;2:[!//
[!ENDVAR!]

[!VAR "INMUX290"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT54_EMAC_EMAC_MII_CRS_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT59_EMAC_EMAC_MII_CRS_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT76_EMAC_EMAC_MII_CRS_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT79_EMAC_EMAC_MII_CRS_IN;2:[!//
[!ENDVAR!]

[!VAR "INMUX291"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT29_EMAC_EMAC_MII_RMII_MDIO_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT29_EMAC_EMAC_MII_RMII_MDIO_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT36_EMAC_EMAC_MII_RMII_MDIO_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT36_EMAC_EMAC_MII_RMII_MDIO_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT112_EMAC_EMAC_MII_RMII_MDIO_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT112_EMAC_EMAC_MII_RMII_MDIO_INOUT;2:[!//
[!ENDVAR!]

[!VAR "INMUX292"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT50_EMAC_EMAC_MII_RMII_RX_DV_RGMII_RXCTL_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT77_EMAC_EMAC_MII_RMII_RX_DV_RGMII_RXCTL_IN;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT79_EMAC_EMAC_MII_RMII_RX_DV_RGMII_RXCTL_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT81_EMAC_EMAC_MII_RMII_RX_DV_RGMII_RXCTL_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT81_EMAC_EMAC_MII_RMII_RX_DV_RGMII_RXCTL_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT110_EMAC_EMAC_MII_RMII_RX_DV_RGMII_RXCTL_IN;3:[!//
[!ENDVAR!]

[!VAR "INMUX293"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT57_EMAC_EMAC_MII_RMII_RX_ER_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT76_EMAC_EMAC_MII_RMII_RX_ER_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT78_EMAC_EMAC_MII_RMII_RX_ER_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT80_EMAC_EMAC_MII_RMII_RX_ER_IN;1:[!//
[!ENDVAR!]

[!VAR "INMUX294"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT55_EMAC_EMAC_MII_RMII_RXD_0_IN;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT64_EMAC_EMAC_MII_RMII_RXD_0_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT65_EMAC_EMAC_MII_RMII_RXD_0_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT78_EMAC_EMAC_MII_RMII_RXD_0_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT79_EMAC_EMAC_MII_RMII_RXD_0_IN;6:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT105_EMAC_EMAC_MII_RMII_RXD_0_IN;3:[!//
[!ENDVAR!]

[!VAR "INMUX295"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT55_EMAC_EMAC_MII_RMII_RXD_1_IN;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT56_EMAC_EMAC_MII_RMII_RXD_1_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT64_EMAC_EMAC_MII_RMII_RXD_1_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT65_EMAC_EMAC_MII_RMII_RXD_1_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT79_EMAC_EMAC_MII_RMII_RXD_1_IN;6:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT104_EMAC_EMAC_MII_RMII_RXD_1_IN;3:[!//
[!ENDVAR!]

[!VAR "INMUX296"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT35_EMAC_EMAC_MII_RMII_TX_CLK_IN;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT64_EMAC_EMAC_MII_RMII_TX_CLK_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT64_EMAC_EMAC_MII_RMII_TX_CLK_INOUT;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT83_EMAC_EMAC_MII_RMII_TX_CLK_IN;6:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT102_EMAC_EMAC_MII_RMII_TX_CLK_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT102_EMAC_EMAC_MII_RMII_TX_CLK_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT107_EMAC_EMAC_MII_RMII_TX_CLK_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT107_EMAC_EMAC_MII_RMII_TX_CLK_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT108_EMAC_EMAC_MII_RMII_TX_CLK_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT108_EMAC_EMAC_MII_RMII_TX_CLK_INOUT;3:[!//
[!ENDVAR!]

[!VAR "INMUX297"!]
[!ENDVAR!]

[!VAR "INMUX298"!]
[!ENDVAR!]

[!VAR "INMUX299"!]
[!ENDVAR!]

[!VAR "INMUX300"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT58_EMAC_EMAC_MII_RX_CLK_IN;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT64_EMAC_EMAC_MII_RX_CLK_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT65_EMAC_EMAC_MII_RX_CLK_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT80_EMAC_EMAC_MII_RX_CLK_IN;6:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT101_EMAC_EMAC_MII_RX_CLK_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT106_EMAC_EMAC_MII_RX_CLK_IN;1:[!//
[!ENDVAR!]

[!VAR "INMUX301"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT55_EMAC_EMAC_MII_RXD2_IN;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT56_EMAC_EMAC_MII_RXD2_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT78_EMAC_EMAC_MII_RXD2_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT79_EMAC_EMAC_MII_RXD2_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT105_EMAC_EMAC_MII_RXD2_IN;1:[!//
[!ENDVAR!]

[!VAR "INMUX302"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT56_EMAC_EMAC_MII_RXD3_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT78_EMAC_EMAC_MII_RXD3_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT79_EMAC_EMAC_MII_RXD3_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT104_EMAC_EMAC_MII_RXD3_IN;1:[!//
[!ENDVAR!]

[!VAR "INMUX303"!]
[!ENDVAR!]

[!VAR "INMUX304"!]
[!ENDVAR!]

[!VAR "INMUX305"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT107_QUADSPI_QUADSPI_IOFA0_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT107_QUADSPI_QUADSPI_IOFA0_INOUT;1:[!//
[!ENDVAR!]

[!VAR "INMUX306"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT103_QUADSPI_QUADSPI_IOFA1_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT103_QUADSPI_QUADSPI_IOFA1_INOUT;1:[!//
[!ENDVAR!]

[!VAR "INMUX307"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT108_QUADSPI_QUADSPI_IOFA2_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT108_QUADSPI_QUADSPI_IOFA2_INOUT;1:[!//
[!ENDVAR!]

[!VAR "INMUX308"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT66_QUADSPI_QUADSPI_IOFA3_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT66_QUADSPI_QUADSPI_IOFA3_INOUT;1:[!//
[!ENDVAR!]

[!VAR "INMUX309"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT106_QUADSPI_QUADSPI_SCKFA_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT106_QUADSPI_QUADSPI_SCKFA_INOUT;1:[!//
[!ENDVAR!]

[!VAR "INMUX310"!]
[!ENDVAR!]

[!VAR "INMUX311"!]
[!ENDVAR!]

[!VAR "INMUX312"!]
[!ENDVAR!]

[!VAR "INMUX313"!]
[!ENDVAR!]

[!VAR "INMUX314"!]
[!ENDVAR!]

[!VAR "INMUX315"!]
[!ENDVAR!]

[!VAR "INMUX316"!]
[!ENDVAR!]

[!VAR "INMUX317"!]
[!ENDVAR!]

[!VAR "INMUX318"!]
[!ENDVAR!]

[!VAR "INMUX319"!]
[!ENDVAR!]

[!VAR "INMUX320"!]
[!ENDVAR!]

[!VAR "INMUX321"!]
[!ENDVAR!]

[!VAR "INMUX322"!]
[!ENDVAR!]

[!VAR "INMUX323"!]
[!ENDVAR!]

[!VAR "INMUX324"!]
[!ENDVAR!]

[!VAR "INMUX325"!]
[!ENDVAR!]

[!VAR "INMUX326"!]
[!ENDVAR!]

[!VAR "INMUX327"!]
[!ENDVAR!]

[!VAR "INMUX328"!]
[!ENDVAR!]

[!VAR "INMUX329"!]
[!ENDVAR!]

[!VAR "INMUX330"!]
[!ENDVAR!]

[!VAR "INMUX331"!]
[!ENDVAR!]

[!VAR "INMUX332"!]
[!ENDVAR!]

[!VAR "INMUX333"!]
[!ENDVAR!]

[!VAR "INMUX334"!]
[!ENDVAR!]

[!VAR "INMUX335"!]
[!ENDVAR!]

[!VAR "INMUX336"!]
[!ENDVAR!]

[!VAR "INMUX337"!]
[!ENDVAR!]

[!VAR "INMUX338"!]
[!ENDVAR!]

[!VAR "INMUX339"!]
[!ENDVAR!]

[!VAR "INMUX340"!]
[!ENDVAR!]

[!VAR "INMUX341"!]
[!ENDVAR!]

[!VAR "INMUX342"!]
[!ENDVAR!]

[!VAR "INMUX343"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT33_HSE_HSE_TAMPER_EXTIN0_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT120_HSE_HSE_TAMPER_EXTIN0_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT171_HSE_HSE_TAMPER_EXTIN0_IN;4:[!//
[!ENDVAR!]

[!VAR "INMUX344"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT37_TRGMUX_TRGMUX_IN0_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT47_TRGMUX_TRGMUX_IN0_IN;2:[!//
[!ENDVAR!]

[!VAR "INMUX345"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT36_TRGMUX_TRGMUX_IN1_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT48_TRGMUX_TRGMUX_IN1_IN;2:[!//
[!ENDVAR!]

[!VAR "INMUX346"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT35_TRGMUX_TRGMUX_IN2_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT116_TRGMUX_TRGMUX_IN2_IN;2:[!//
[!ENDVAR!]

[!VAR "INMUX347"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT34_TRGMUX_TRGMUX_IN3_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT49_TRGMUX_TRGMUX_IN3_IN;2:[!//
[!ENDVAR!]

[!VAR "INMUX348"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT90_TRGMUX_TRGMUX_IN4_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT99_TRGMUX_TRGMUX_IN4_IN;1:[!//
[!ENDVAR!]

[!VAR "INMUX349"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT75_TRGMUX_TRGMUX_IN5_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT98_TRGMUX_TRGMUX_IN5_IN;1:[!//
[!ENDVAR!]

[!VAR "INMUX350"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT89_TRGMUX_TRGMUX_IN6_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT191_TRGMUX_TRGMUX_IN6_IN;3:[!//
[!ENDVAR!]

[!VAR "INMUX351"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT88_TRGMUX_TRGMUX_IN7_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT101_TRGMUX_TRGMUX_IN7_IN;1:[!//
[!ENDVAR!]

[!VAR "INMUX352"!]
[!ENDVAR!]

[!VAR "INMUX353"!]
[!ENDVAR!]

[!VAR "INMUX354"!]
[!ENDVAR!]

[!VAR "INMUX355"!]
[!ENDVAR!]

[!VAR "INMUX356"!]
[!ENDVAR!]

[!VAR "INMUX357"!]
[!ENDVAR!]

[!VAR "INMUX358"!]
[!ENDVAR!]

[!VAR "INMUX359"!]
[!ENDVAR!]

[!VAR "INMUX360"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT0_LPUART0_LPUART0_CTS_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT72_LPUART0_LPUART0_CTS_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT96_LPUART0_LPUART0_CTS_IN;3:[!//
[!ENDVAR!]

[!VAR "INMUX361"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT6_LPUART1_LPUART1_CTS_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT130_LPUART1_LPUART1_CTS_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT143_LPUART1_LPUART1_CTS_IN;3:[!//
[!ENDVAR!]

[!VAR "INMUX362"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT107_LPUART2_LPUART2_CTS_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT111_LPUART2_LPUART2_CTS_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT137_LPUART2_LPUART2_CTS_IN;3:[!//
[!ENDVAR!]

[!VAR "INMUX363"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT3_LPUART0_LPUART0_TX_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT3_LPUART0_LPUART0_TX_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT17_LPUART0_LPUART0_TX_IN;6:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT17_LPUART0_LPUART0_TX_INOUT;6:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT33_LPUART0_LPUART0_TX_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT33_LPUART0_LPUART0_TX_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT45_LPUART0_LPUART0_TX_IN;7:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT45_LPUART0_LPUART0_TX_INOUT;7:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT48_LPUART0_LPUART0_TX_IN;8:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT48_LPUART0_LPUART0_TX_INOUT;8:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT67_LPUART0_LPUART0_TX_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT67_LPUART0_LPUART0_TX_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT112_LPUART0_LPUART0_TX_IN;9:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT112_LPUART0_LPUART0_TX_INOUT;9:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT139_LPUART0_LPUART0_TX_IN;10:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT139_LPUART0_LPUART0_TX_INOUT;10:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT180_LPUART0_LPUART0_TX_IN;11:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT180_LPUART0_LPUART0_TX_INOUT;11:[!//
[!ENDVAR!]

[!VAR "INMUX364"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT18_LPUART1_LPUART1_TX_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT18_LPUART1_LPUART1_TX_INOUT;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT35_LPUART1_LPUART1_TX_IN;6:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT35_LPUART1_LPUART1_TX_INOUT;6:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT42_LPUART1_LPUART1_TX_IN;7:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT42_LPUART1_LPUART1_TX_INOUT;7:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT54_LPUART1_LPUART1_TX_IN;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT54_LPUART1_LPUART1_TX_INOUT;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT59_LPUART1_LPUART1_TX_IN;8:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT59_LPUART1_LPUART1_TX_INOUT;8:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT73_LPUART1_LPUART1_TX_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT73_LPUART1_LPUART1_TX_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT97_LPUART1_LPUART1_TX_IN;9:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT97_LPUART1_LPUART1_TX_INOUT;9:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT110_LPUART1_LPUART1_TX_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT110_LPUART1_LPUART1_TX_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT142_LPUART1_LPUART1_TX_IN;10:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT142_LPUART1_LPUART1_TX_INOUT;10:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT160_LPUART1_LPUART1_TX_IN;11:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT160_LPUART1_LPUART1_TX_INOUT;11:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT183_LPUART1_LPUART1_TX_IN;12:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT183_LPUART1_LPUART1_TX_INOUT;12:[!//
[!ENDVAR!]

[!VAR "INMUX365"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT9_LPUART2_LPUART2_TX_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT9_LPUART2_LPUART2_TX_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT29_LPUART2_LPUART2_TX_IN;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT29_LPUART2_LPUART2_TX_INOUT;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT61_LPUART2_LPUART2_TX_IN;7:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT61_LPUART2_LPUART2_TX_INOUT;7:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT77_LPUART2_LPUART2_TX_IN;8:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT77_LPUART2_LPUART2_TX_INOUT;8:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT79_LPUART2_LPUART2_TX_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT79_LPUART2_LPUART2_TX_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT103_LPUART2_LPUART2_TX_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT103_LPUART2_LPUART2_TX_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT105_LPUART2_LPUART2_TX_IN;9:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT105_LPUART2_LPUART2_TX_INOUT;9:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT162_LPUART2_LPUART2_TX_IN;11:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT162_LPUART2_LPUART2_TX_INOUT;11:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT172_LPUART2_LPUART2_TX_IN;12:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT172_LPUART2_LPUART2_TX_INOUT;12:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT232_LPUART2_LPUART2_TX_IN;13:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT232_LPUART2_LPUART2_TX_INOUT;13:[!//
[!ENDVAR!]

[!VAR "INMUX366"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT7_LPUART3_LPUART3_TX_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT7_LPUART3_LPUART3_TX_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT47_LPUART3_LPUART3_TX_IN;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT47_LPUART3_LPUART3_TX_INOUT;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT74_LPUART3_LPUART3_TX_IN;6:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT74_LPUART3_LPUART3_TX_INOUT;6:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT83_LPUART3_LPUART3_TX_IN;7:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT83_LPUART3_LPUART3_TX_INOUT;7:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT98_LPUART3_LPUART3_TX_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT98_LPUART3_LPUART3_TX_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT129_LPUART3_LPUART3_TX_IN;8:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT129_LPUART3_LPUART3_TX_INOUT;8:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT144_LPUART3_LPUART3_TX_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT144_LPUART3_LPUART3_TX_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT178_LPUART3_LPUART3_TX_IN;9:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT178_LPUART3_LPUART3_TX_INOUT;9:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT187_LPUART3_LPUART3_TX_IN;10:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT187_LPUART3_LPUART3_TX_INOUT;10:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT234_LPUART3_LPUART3_TX_IN;11:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT234_LPUART3_LPUART3_TX_INOUT;11:[!//
[!ENDVAR!]

[!VAR "INMUX367"!]
[!ENDVAR!]

[!VAR "INMUX368"!]
[!ENDVAR!]

[!VAR "INMUX369"!]
[!ENDVAR!]

[!VAR "INMUX370"!]
[!ENDVAR!]

[!VAR "INMUX371"!]
[!ENDVAR!]

[!VAR "INMUX372"!]
[!ENDVAR!]

[!VAR "INMUX373"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT43_LPUART0_LPUART0_DSR_B_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT74_LPUART0_LPUART0_DSR_B_IN;1:[!//
[!ENDVAR!]

[!VAR "INMUX374"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT7_LPUART0_LPUART0_DCD_B_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT44_LPUART0_LPUART0_DCD_B_IN;2:[!//
[!ENDVAR!]

[!VAR "INMUX375"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT6_LPUART0_LPUART0_RIN_B_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT45_LPUART0_LPUART0_RIN_B_IN;2:[!//
[!ENDVAR!]

[!VAR "INMUX376"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT41_LPUART1_LPUART1_RIN_B_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT92_LPUART1_LPUART1_RIN_B_IN;2:[!//
[!ENDVAR!]

[!VAR "INMUX377"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT40_LPUART1_LPUART1_DCD_B_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT93_LPUART1_LPUART1_DCD_B_IN;2:[!//
[!ENDVAR!]

[!VAR "INMUX378"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT16_LPUART1_LPUART1_DSR_B_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT94_LPUART1_LPUART1_DSR_B_IN;2:[!//
[!ENDVAR!]

[!VAR "INMUX379"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT138_ETPU_B_ETPU_B_CH_23_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT138_ETPU_B_ETPU_B_CH_23_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT169_ETPU_B_ETPU_B_CH_23_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT169_ETPU_B_ETPU_B_CH_23_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT179_ETPU_B_ETPU_B_CH_23_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT179_ETPU_B_ETPU_B_CH_23_INOUT;2:[!//
[!ENDVAR!]

[!VAR "INMUX380"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT107_ETPU_B_ETPU_B_CH_24_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT107_ETPU_B_ETPU_B_CH_24_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT170_ETPU_B_ETPU_B_CH_24_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT170_ETPU_B_ETPU_B_CH_24_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT181_ETPU_B_ETPU_B_CH_24_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT181_ETPU_B_ETPU_B_CH_24_INOUT;2:[!//
[!ENDVAR!]

[!VAR "INMUX381"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT106_ETPU_B_ETPU_B_CH_25_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT106_ETPU_B_ETPU_B_CH_25_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT114_ETPU_B_ETPU_B_CH_25_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT114_ETPU_B_ETPU_B_CH_25_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT171_ETPU_B_ETPU_B_CH_25_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT171_ETPU_B_ETPU_B_CH_25_INOUT;3:[!//
[!ENDVAR!]

[!VAR "INMUX382"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT64_ETPU_B_ETPU_B_CH_26_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT64_ETPU_B_ETPU_B_CH_26_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT172_ETPU_B_ETPU_B_CH_26_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT172_ETPU_B_ETPU_B_CH_26_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT178_ETPU_B_ETPU_B_CH_26_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT178_ETPU_B_ETPU_B_CH_26_INOUT;2:[!//
[!ENDVAR!]

[!VAR "INMUX383"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT105_ETPU_B_ETPU_B_CH_27_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT105_ETPU_B_ETPU_B_CH_27_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT115_ETPU_B_ETPU_B_CH_27_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT115_ETPU_B_ETPU_B_CH_27_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT173_ETPU_B_ETPU_B_CH_27_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT173_ETPU_B_ETPU_B_CH_27_INOUT;3:[!//
[!ENDVAR!]

[!VAR "INMUX384"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT31_ETPU_B_ETPU_B_CH_28_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT31_ETPU_B_ETPU_B_CH_28_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT155_ETPU_B_ETPU_B_CH_28_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT155_ETPU_B_ETPU_B_CH_28_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT205_ETPU_B_ETPU_B_CH_28_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT205_ETPU_B_ETPU_B_CH_28_INOUT;2:[!//
[!ENDVAR!]

[!VAR "INMUX385"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT50_ETPU_B_ETPU_B_CH_29_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT50_ETPU_B_ETPU_B_CH_29_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT156_ETPU_B_ETPU_B_CH_29_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT156_ETPU_B_ETPU_B_CH_29_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT189_ETPU_B_ETPU_B_CH_29_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT189_ETPU_B_ETPU_B_CH_29_INOUT;2:[!//
[!ENDVAR!]

[!VAR "INMUX386"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT84_ETPU_B_ETPU_B_CH_30_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT84_ETPU_B_ETPU_B_CH_30_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT187_ETPU_B_ETPU_B_CH_30_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT187_ETPU_B_ETPU_B_CH_30_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT194_ETPU_B_ETPU_B_CH_30_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT194_ETPU_B_ETPU_B_CH_30_INOUT;2:[!//
[!ENDVAR!]

[!VAR "INMUX387"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT85_ETPU_B_ETPU_B_CH_31_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT85_ETPU_B_ETPU_B_CH_31_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT190_ETPU_B_ETPU_B_CH_31_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT190_ETPU_B_ETPU_B_CH_31_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT195_ETPU_B_ETPU_B_CH_31_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT195_ETPU_B_ETPU_B_CH_31_INOUT;2:[!//
[!ENDVAR!]

[!VAR "INMUX388"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT18_TRACE_EVTI_0_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT183_TRACE_EVTI_0_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT184_TRACE_EVTI_0_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT194_TRACE_EVTI_0_IN;1:[!//
[!ENDVAR!]

[!VAR "INMUX389"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT84_TRACE_EVTI_1_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT121_TRACE_EVTI_1_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT166_TRACE_EVTI_1_IN;3:[!//
[!ENDVAR!]

[!VAR "INMUX390"!]
[!ENDVAR!]

[!VAR "INMUX391"!]
[!ENDVAR!]

[!VAR "INMUX392"!]
[!ENDVAR!]

[!VAR "INMUX393"!]
[!ENDVAR!]

[!VAR "INMUX394"!]
[!ENDVAR!]

[!VAR "INMUX395"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT176_SDADC_0_EXT_DATA0_IN;1:[!//
[!ENDVAR!]

[!VAR "INMUX396"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT174_SDADC_0_EXT_CLKIN0_IN;1:[!//
[!ENDVAR!]

[!VAR "INMUX397"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT177_SDADC_1_EXT_DATA1_IN;1:[!//
[!ENDVAR!]

[!VAR "INMUX398"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT180_SDADC_1_EXT_CLKIN1_IN;1:[!//
[!ENDVAR!]

[!VAR "INMUX399"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT178_SDADC_2_EXT_DATA2_IN;1:[!//
[!ENDVAR!]

[!VAR "INMUX400"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT181_SDADC_2_EXT_CLKIN2_IN;1:[!//
[!ENDVAR!]

[!VAR "INMUX401"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT115_SDADC_3_EXT_DATA3_IN;1:[!//
[!ENDVAR!]

[!VAR "INMUX402"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT114_SDADC_3_EXT_CLKIN3_IN;1:[!//
[!ENDVAR!]

[!VAR "INMUX403"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT74_MSC0_DSPI_MSC0_SIN_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT180_MSC0_DSPI_MSC0_SIN_IN;2:[!//
[!ENDVAR!]

[!VAR "INMUX404"!]
[!ENDVAR!]

[!VAR "INMUX405"!]
[!ENDVAR!]

[!VAR "INMUX406"!]
[!ENDVAR!]

[!VAR "INMUX407"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT139_ETPU_B_ETPU_B_CH_22_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT139_ETPU_B_ETPU_B_CH_22_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT168_ETPU_B_ETPU_B_CH_22_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT168_ETPU_B_ETPU_B_CH_22_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT177_ETPU_B_ETPU_B_CH_22_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT177_ETPU_B_ETPU_B_CH_22_INOUT;2:[!//
[!ENDVAR!]

[!VAR "INMUX408"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT100_FLEXPWM_0_PWM_0_A_3_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT100_FLEXPWM_0_PWM_0_A_3_INOUT;1:[!//
[!ENDVAR!]

[!VAR "INMUX409"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT99_FLEXPWM_0_PWM_0_B_2_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT99_FLEXPWM_0_PWM_0_B_2_INOUT;1:[!//
[!ENDVAR!]

[!VAR "INMUX410"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT98_FLEXPWM_0_PWM_0_A_2_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT98_FLEXPWM_0_PWM_0_A_2_INOUT;1:[!//
[!ENDVAR!]

[!VAR "INMUX411"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT3_FLEXPWM_0_PWM_0_A_1_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT3_FLEXPWM_0_PWM_0_A_1_INOUT;1:[!//
[!ENDVAR!]

[!VAR "INMUX412"!]
[!ENDVAR!]

[!VAR "INMUX413"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT2_FLEXPWM_0_PWM_0_B_0_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT2_FLEXPWM_0_PWM_0_B_0_INOUT;1:[!//
[!ENDVAR!]

[!VAR "INMUX414"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT118_FLEXPWM_0_PWM_0_B_3_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT118_FLEXPWM_0_PWM_0_B_3_INOUT;1:[!//
[!ENDVAR!]

[!VAR "INMUX415"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT119_FLEXPWM_0_PWM_0_B_1_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT119_FLEXPWM_0_PWM_0_B_1_INOUT;1:[!//
[!ENDVAR!]

[!VAR "INMUX416"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT120_FLEXPWM_0_PWM_0_A_0_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT120_FLEXPWM_0_PWM_0_A_0_INOUT;1:[!//
[!ENDVAR!]

[!VAR "INMUX417"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT49_FLEXPWM_0_PWM_0_EXT_CLK_IN;1:[!//
[!ENDVAR!]

[!VAR "INMUX418"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT116_FLEXPWM_0_PWM_0_EXT_FORCE_IN;1:[!//
[!ENDVAR!]

[!VAR "INMUX419"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT64_QUADSPI_QUADSPI_IOFA4_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT64_QUADSPI_QUADSPI_IOFA4_INOUT;1:[!//
[!ENDVAR!]

[!VAR "INMUX420"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT105_QUADSPI_QUADSPI_IOFA5_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT105_QUADSPI_QUADSPI_IOFA5_INOUT;1:[!//
[!ENDVAR!]

[!VAR "INMUX421"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT104_QUADSPI_QUADSPI_IOFA6_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT104_QUADSPI_QUADSPI_IOFA6_INOUT;1:[!//
[!ENDVAR!]

[!VAR "INMUX422"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT81_QUADSPI_QUADSPI_IOFA7_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT81_QUADSPI_QUADSPI_IOFA7_INOUT;1:[!//
[!ENDVAR!]

[!VAR "INMUX423"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT65_QUADSPI_QUADSPI_DQSFA_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT65_QUADSPI_QUADSPI_DQSFA_INOUT;1:[!//
[!ENDVAR!]

[!VAR "INMUX424"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT73_FLEXPWM_1_PWM_1_A_3_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT73_FLEXPWM_1_PWM_1_A_3_INOUT;1:[!//
[!ENDVAR!]

[!VAR "INMUX425"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT72_FLEXPWM_1_PWM_1_B_2_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT72_FLEXPWM_1_PWM_1_B_2_INOUT;1:[!//
[!ENDVAR!]

[!VAR "INMUX426"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT7_FLEXPWM_1_PWM_1_B_1_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT7_FLEXPWM_1_PWM_1_B_1_INOUT;1:[!//
[!ENDVAR!]

[!VAR "INMUX427"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT6_FLEXPWM_1_PWM_1_B_0_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT6_FLEXPWM_1_PWM_1_B_0_INOUT;1:[!//
[!ENDVAR!]

[!VAR "INMUX428"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT92_FLEXPWM_1_PWM_1_B_3_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT92_FLEXPWM_1_PWM_1_B_3_INOUT;1:[!//
[!ENDVAR!]

[!VAR "INMUX429"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT93_FLEXPWM_1_PWM_1_A_2_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT93_FLEXPWM_1_PWM_1_A_2_INOUT;1:[!//
[!ENDVAR!]

[!VAR "INMUX430"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT94_FLEXPWM_1_PWM_1_A_1_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT94_FLEXPWM_1_PWM_1_A_1_INOUT;1:[!//
[!ENDVAR!]

[!VAR "INMUX431"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT95_FLEXPWM_1_PWM_1_A_0_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT95_FLEXPWM_1_PWM_1_A_0_INOUT;1:[!//
[!ENDVAR!]

[!VAR "INMUX432"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT88_FLEXPWM_1_PWM_1_EXT_CLK_IN;1:[!//
[!ENDVAR!]

[!VAR "INMUX433"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT89_FLEXPWM_1_PWM_1_EXT_FORCE_IN;1:[!//
[!ENDVAR!]

[!VAR "INMUX434"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT43_ETPU_A_ETPU_A_TCRCLK_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT44_ETPU_A_ETPU_A_TCRCLK_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT143_ETPU_A_ETPU_A_TCRCLK_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT154_ETPU_A_ETPU_A_TCRCLK_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT189_ETPU_A_ETPU_A_TCRCLK_IN;5:[!//
[!ENDVAR!]

[!VAR "INMUX435"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT8_ETPU_B_ETPU_B_TCRCLK_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT118_ETPU_B_ETPU_B_TCRCLK_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT180_ETPU_B_ETPU_B_TCRCLK_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT185_ETPU_B_ETPU_B_TCRCLK_IN;4:[!//
[!ENDVAR!]

[!VAR "INMUX436"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT22_SYSTEM_SWG_EXT_REF_CLK_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT42_SYSTEM_SWG_EXT_REF_CLK_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT137_SYSTEM_SWG_EXT_REF_CLK_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT151_SYSTEM_SWG_EXT_REF_CLK_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT160_SYSTEM_SWG_EXT_REF_CLK_IN;5:[!//
[!ENDVAR!]

[!VAR "INMUX437"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT34_QUADSPI_QUADSPI_INTA_IN;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT52_QUADSPI_QUADSPI_INTA_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT58_QUADSPI_QUADSPI_INTA_IN;8:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT59_QUADSPI_QUADSPI_INTA_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT77_QUADSPI_QUADSPI_INTA_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT84_QUADSPI_QUADSPI_INTA_IN;6:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT87_QUADSPI_QUADSPI_INTA_IN;7:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT110_QUADSPI_QUADSPI_INTA_IN;9:[!//
[!ENDVAR!]

[!VAR "INMUX438"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT34_MSC0_LPUART_MSC0_RX_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT45_MSC0_LPUART_MSC0_RX_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT73_MSC0_LPUART_MSC0_RX_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT186_MSC0_LPUART_MSC0_RX_IN;2:[!//
[!ENDVAR!]

[!VAR "INMUX439"!]
[!ENDVAR!]

[!VAR "INMUX440"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT9_PG_PGOOD_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT20_PG_PGOOD_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT26_PG_PGOOD_IN;3:[!//
[!ENDVAR!]

[!VAR "INMUX441"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT29_ZIPWIRE0_LFAST_0_EXT_REF_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT29_ZIPWIRE0_LFAST_0_EXT_REF_INOUT;1:[!//
[!ENDVAR!]

[!VAR "INMUX442"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT14_ETPU_A_ETPU_A_CH_6_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT14_ETPU_A_ETPU_A_CH_6_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT100_ETPU_A_ETPU_A_CH_6_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT100_ETPU_A_ETPU_A_CH_6_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT144_ETPU_A_ETPU_A_CH_6_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT144_ETPU_A_ETPU_A_CH_6_INOUT;2:[!//
[!ENDVAR!]

[!VAR "INMUX443"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT99_ETPU_A_ETPU_A_CH_11_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT99_ETPU_A_ETPU_A_CH_11_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT116_ETPU_A_ETPU_A_CH_11_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT116_ETPU_A_ETPU_A_CH_11_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT133_ETPU_A_ETPU_A_CH_11_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT133_ETPU_A_ETPU_A_CH_11_INOUT;3:[!//
[!ENDVAR!]

[!VAR "INMUX444"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT48_ETPU_A_ETPU_A_CH_10_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT48_ETPU_A_ETPU_A_CH_10_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT98_ETPU_A_ETPU_A_CH_10_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT98_ETPU_A_ETPU_A_CH_10_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT138_ETPU_A_ETPU_A_CH_10_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT138_ETPU_A_ETPU_A_CH_10_INOUT;3:[!//
[!ENDVAR!]

[!VAR "INMUX445"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT3_ETPU_A_ETPU_A_CH_3_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT3_ETPU_A_ETPU_A_CH_3_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT18_ETPU_A_ETPU_A_CH_3_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT18_ETPU_A_ETPU_A_CH_3_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT46_ETPU_A_ETPU_A_CH_3_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT46_ETPU_A_ETPU_A_CH_3_INOUT;2:[!//
[!ENDVAR!]

[!VAR "INMUX446"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT2_ETPU_A_ETPU_A_CH_2_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT2_ETPU_A_ETPU_A_CH_2_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT97_ETPU_A_ETPU_A_CH_2_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT97_ETPU_A_ETPU_A_CH_2_INOUT;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT117_ETPU_A_ETPU_A_CH_2_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT117_ETPU_A_ETPU_A_CH_2_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT129_ETPU_A_ETPU_A_CH_2_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT129_ETPU_A_ETPU_A_CH_2_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT195_ETPU_A_ETPU_A_CH_2_IN;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT195_ETPU_A_ETPU_A_CH_2_INOUT;5:[!//
[!ENDVAR!]

[!VAR "INMUX447"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT43_ETPU_A_ETPU_A_CH_0_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT43_ETPU_A_ETPU_A_CH_0_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT44_ETPU_A_ETPU_A_CH_0_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT44_ETPU_A_ETPU_A_CH_0_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT143_ETPU_A_ETPU_A_CH_0_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT143_ETPU_A_ETPU_A_CH_0_INOUT;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT154_ETPU_A_ETPU_A_CH_0_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT154_ETPU_A_ETPU_A_CH_0_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT189_ETPU_A_ETPU_A_CH_0_IN;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT189_ETPU_A_ETPU_A_CH_0_INOUT;5:[!//
[!ENDVAR!]

[!VAR "INMUX448"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT19_ETPU_A_ETPU_A_CH_4_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT19_ETPU_A_ETPU_A_CH_4_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT47_ETPU_A_ETPU_A_CH_4_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT47_ETPU_A_ETPU_A_CH_4_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT119_ETPU_A_ETPU_A_CH_4_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT119_ETPU_A_ETPU_A_CH_4_INOUT;1:[!//
[!ENDVAR!]

[!VAR "INMUX449"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT21_ETPU_A_ETPU_A_CH_1_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT21_ETPU_A_ETPU_A_CH_1_INOUT;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT45_ETPU_A_ETPU_A_CH_1_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT45_ETPU_A_ETPU_A_CH_1_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT120_ETPU_A_ETPU_A_CH_1_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT120_ETPU_A_ETPU_A_CH_1_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT128_ETPU_A_ETPU_A_CH_1_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT128_ETPU_A_ETPU_A_CH_1_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT194_ETPU_A_ETPU_A_CH_1_IN;5:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT194_ETPU_A_ETPU_A_CH_1_INOUT;5:[!//
[!ENDVAR!]

[!VAR "INMUX450"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT17_ETPU_A_ETPU_A_CH_8_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT17_ETPU_A_ETPU_A_CH_8_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT127_ETPU_A_ETPU_A_CH_8_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT127_ETPU_A_ETPU_A_CH_8_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT192_ETPU_A_ETPU_A_CH_8_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT192_ETPU_A_ETPU_A_CH_8_INOUT;3:[!//
[!ENDVAR!]

[!VAR "INMUX451"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT49_ETPU_B_ETPU_B_CH_16_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT49_ETPU_B_ETPU_B_CH_16_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT101_ETPU_B_ETPU_B_CH_16_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT101_ETPU_B_ETPU_B_CH_16_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT197_ETPU_B_ETPU_B_CH_16_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT197_ETPU_B_ETPU_B_CH_16_INOUT;3:[!//
[!ENDVAR!]

[!VAR "INMUX452"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT48_ETPU_B_ETPU_B_CH_14_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT48_ETPU_B_ETPU_B_CH_14_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT53_ETPU_B_ETPU_B_CH_14_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT53_ETPU_B_ETPU_B_CH_14_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT200_ETPU_B_ETPU_B_CH_14_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT200_ETPU_B_ETPU_B_CH_14_INOUT;3:[!//
[!ENDVAR!]

[!VAR "INMUX453"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT23_ETPU_B_ETPU_B_CH_13_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT23_ETPU_B_ETPU_B_CH_13_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT47_ETPU_B_ETPU_B_CH_13_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT47_ETPU_B_ETPU_B_CH_13_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT52_ETPU_B_ETPU_B_CH_13_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT52_ETPU_B_ETPU_B_CH_13_INOUT;2:[!//
[!ENDVAR!]

[!VAR "INMUX454"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT46_ETPU_A_ETPU_A_CH_9_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT46_ETPU_A_ETPU_A_CH_9_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT139_ETPU_A_ETPU_A_CH_9_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT139_ETPU_A_ETPU_A_CH_9_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT147_ETPU_A_ETPU_A_CH_9_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT147_ETPU_A_ETPU_A_CH_9_INOUT;3:[!//
[!ENDVAR!]

[!VAR "INMUX455"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT20_ETPU_B_ETPU_B_CH_4_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT20_ETPU_B_ETPU_B_CH_4_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT45_ETPU_B_ETPU_B_CH_4_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT45_ETPU_B_ETPU_B_CH_4_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT128_ETPU_B_ETPU_B_CH_4_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT128_ETPU_B_ETPU_B_CH_4_INOUT;3:[!//
[!ENDVAR!]

[!VAR "INMUX456"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT44_ETPU_B_ETPU_B_CH_2_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT44_ETPU_B_ETPU_B_CH_2_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT129_ETPU_B_ETPU_B_CH_2_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT129_ETPU_B_ETPU_B_CH_2_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT176_ETPU_B_ETPU_B_CH_2_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT176_ETPU_B_ETPU_B_CH_2_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT186_ETPU_B_ETPU_B_CH_2_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT186_ETPU_B_ETPU_B_CH_2_INOUT;4:[!//
[!ENDVAR!]

[!VAR "INMUX457"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT102_ETPU_B_ETPU_B_CH_15_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT102_ETPU_B_ETPU_B_CH_15_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT116_ETPU_B_ETPU_B_CH_15_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT116_ETPU_B_ETPU_B_CH_15_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT196_ETPU_B_ETPU_B_CH_15_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT196_ETPU_B_ETPU_B_CH_15_INOUT;3:[!//
[!ENDVAR!]

[!VAR "INMUX458"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT49_ETPU_A_ETPU_A_CH_7_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT49_ETPU_A_ETPU_A_CH_7_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT96_ETPU_A_ETPU_A_CH_7_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT96_ETPU_A_ETPU_A_CH_7_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT117_ETPU_A_ETPU_A_CH_7_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT117_ETPU_A_ETPU_A_CH_7_INOUT;1:[!//
[!ENDVAR!]

[!VAR "INMUX459"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT8_ETPU_B_ETPU_B_CH_0_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT8_ETPU_B_ETPU_B_CH_0_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT118_ETPU_B_ETPU_B_CH_0_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT118_ETPU_B_ETPU_B_CH_0_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT180_ETPU_B_ETPU_B_CH_0_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT180_ETPU_B_ETPU_B_CH_0_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT185_ETPU_B_ETPU_B_CH_0_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT185_ETPU_B_ETPU_B_CH_0_INOUT;4:[!//
[!ENDVAR!]

[!VAR "INMUX460"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT75_ETPU_B_ETPU_B_CH_19_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT75_ETPU_B_ETPU_B_CH_19_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT81_ETPU_B_ETPU_B_CH_19_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT81_ETPU_B_ETPU_B_CH_19_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT180_ETPU_B_ETPU_B_CH_19_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT180_ETPU_B_ETPU_B_CH_19_INOUT;3:[!//
[!ENDVAR!]

[!VAR "INMUX461"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT74_ETPU_A_ETPU_A_CH_23_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT74_ETPU_A_ETPU_A_CH_23_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT85_ETPU_A_ETPU_A_CH_23_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT85_ETPU_A_ETPU_A_CH_23_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT195_ETPU_A_ETPU_A_CH_23_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT195_ETPU_A_ETPU_A_CH_23_INOUT;3:[!//
[!ENDVAR!]

[!VAR "INMUX462"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT14_ETPU_B_ETPU_B_CH_9_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT14_ETPU_B_ETPU_B_CH_9_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT25_ETPU_B_ETPU_B_CH_9_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT25_ETPU_B_ETPU_B_CH_9_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT33_ETPU_B_ETPU_B_CH_9_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT33_ETPU_B_ETPU_B_CH_9_INOUT;1:[!//
[!ENDVAR!]

[!VAR "INMUX463"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT32_ETPU_B_ETPU_B_CH_7_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT32_ETPU_B_ETPU_B_CH_7_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT157_ETPU_B_ETPU_B_CH_7_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT157_ETPU_B_ETPU_B_CH_7_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT183_ETPU_B_ETPU_B_CH_7_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT183_ETPU_B_ETPU_B_CH_7_INOUT;2:[!//
[!ENDVAR!]

[!VAR "INMUX464"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT73_ETPU_A_ETPU_A_CH_13_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT73_ETPU_A_ETPU_A_CH_13_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT183_ETPU_A_ETPU_A_CH_13_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT183_ETPU_A_ETPU_A_CH_13_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT193_ETPU_A_ETPU_A_CH_13_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT193_ETPU_A_ETPU_A_CH_13_INOUT;3:[!//
[!ENDVAR!]

[!VAR "INMUX465"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT72_ETPU_A_ETPU_A_CH_22_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT72_ETPU_A_ETPU_A_CH_22_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT84_ETPU_A_ETPU_A_CH_22_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT84_ETPU_A_ETPU_A_CH_22_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT194_ETPU_A_ETPU_A_CH_22_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT194_ETPU_A_ETPU_A_CH_22_INOUT;3:[!//
[!ENDVAR!]

[!VAR "INMUX466"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT7_ETPU_A_ETPU_A_CH_20_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT7_ETPU_A_ETPU_A_CH_20_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT155_ETPU_A_ETPU_A_CH_20_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT155_ETPU_A_ETPU_A_CH_20_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT205_ETPU_A_ETPU_A_CH_20_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT205_ETPU_A_ETPU_A_CH_20_INOUT;3:[!//
[!ENDVAR!]

[!VAR "INMUX467"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT6_ETPU_A_ETPU_A_CH_18_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT6_ETPU_A_ETPU_A_CH_18_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT64_ETPU_A_ETPU_A_CH_18_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT64_ETPU_A_ETPU_A_CH_18_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT178_ETPU_A_ETPU_A_CH_18_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT178_ETPU_A_ETPU_A_CH_18_INOUT;3:[!//
[!ENDVAR!]

[!VAR "INMUX468"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT126_ETPU_A_ETPU_A_CH_16_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT126_ETPU_A_ETPU_A_CH_16_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT135_ETPU_A_ETPU_A_CH_16_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT135_ETPU_A_ETPU_A_CH_16_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT203_ETPU_A_ETPU_A_CH_16_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT203_ETPU_A_ETPU_A_CH_16_INOUT;3:[!//
[!ENDVAR!]

[!VAR "INMUX469"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT87_ETPU_A_ETPU_A_CH_15_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT87_ETPU_A_ETPU_A_CH_15_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT121_ETPU_A_ETPU_A_CH_15_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT121_ETPU_A_ETPU_A_CH_15_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT202_ETPU_A_ETPU_A_CH_15_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT202_ETPU_A_ETPU_A_CH_15_INOUT;3:[!//
[!ENDVAR!]

[!VAR "INMUX470"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT57_ETPU_B_ETPU_B_CH_21_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT57_ETPU_B_ETPU_B_CH_21_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT88_ETPU_B_ETPU_B_CH_21_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT88_ETPU_B_ETPU_B_CH_21_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT176_ETPU_B_ETPU_B_CH_21_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT176_ETPU_B_ETPU_B_CH_21_INOUT;3:[!//
[!ENDVAR!]

[!VAR "INMUX471"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT55_ETPU_B_ETPU_B_CH_20_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT55_ETPU_B_ETPU_B_CH_20_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT89_ETPU_B_ETPU_B_CH_20_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT89_ETPU_B_ETPU_B_CH_20_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT175_ETPU_B_ETPU_B_CH_20_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT175_ETPU_B_ETPU_B_CH_20_INOUT;3:[!//
[!ENDVAR!]

[!VAR "INMUX472"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT90_ETPU_B_ETPU_B_CH_18_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT90_ETPU_B_ETPU_B_CH_18_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT104_ETPU_B_ETPU_B_CH_18_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT104_ETPU_B_ETPU_B_CH_18_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT174_ETPU_B_ETPU_B_CH_18_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT174_ETPU_B_ETPU_B_CH_18_INOUT;3:[!//
[!ENDVAR!]

[!VAR "INMUX473"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT91_ETPU_A_ETPU_A_CH_14_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT91_ETPU_A_ETPU_A_CH_14_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT107_ETPU_A_ETPU_A_CH_14_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT107_ETPU_A_ETPU_A_CH_14_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT181_ETPU_A_ETPU_A_CH_14_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT181_ETPU_A_ETPU_A_CH_14_INOUT;3:[!//
[!ENDVAR!]

[!VAR "INMUX474"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT74_ETPU_B_ETPU_B_CH_5_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT74_ETPU_B_ETPU_B_CH_5_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT92_ETPU_B_ETPU_B_CH_5_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT92_ETPU_B_ETPU_B_CH_5_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT133_ETPU_B_ETPU_B_CH_5_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT133_ETPU_B_ETPU_B_CH_5_INOUT;3:[!//
[!ENDVAR!]

[!VAR "INMUX475"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT93_ETPU_A_ETPU_A_CH_21_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT93_ETPU_A_ETPU_A_CH_21_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT156_ETPU_A_ETPU_A_CH_21_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT156_ETPU_A_ETPU_A_CH_21_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT189_ETPU_A_ETPU_A_CH_21_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT189_ETPU_A_ETPU_A_CH_21_INOUT;3:[!//
[!ENDVAR!]

[!VAR "INMUX476"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT94_ETPU_A_ETPU_A_CH_19_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT94_ETPU_A_ETPU_A_CH_19_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT105_ETPU_A_ETPU_A_CH_19_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT105_ETPU_A_ETPU_A_CH_19_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT115_ETPU_A_ETPU_A_CH_19_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT115_ETPU_A_ETPU_A_CH_19_INOUT;3:[!//
[!ENDVAR!]

[!VAR "INMUX477"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT95_ETPU_A_ETPU_A_CH_17_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT95_ETPU_A_ETPU_A_CH_17_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT106_ETPU_A_ETPU_A_CH_17_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT106_ETPU_A_ETPU_A_CH_17_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT114_ETPU_A_ETPU_A_CH_17_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT114_ETPU_A_ETPU_A_CH_17_INOUT;3:[!//
[!ENDVAR!]

[!VAR "INMUX478"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT75_ETPU_B_ETPU_B_CH_6_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT75_ETPU_B_ETPU_B_CH_6_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT132_ETPU_B_ETPU_B_CH_6_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT132_ETPU_B_ETPU_B_CH_6_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT149_ETPU_B_ETPU_B_CH_6_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT149_ETPU_B_ETPU_B_CH_6_INOUT;3:[!//
[!ENDVAR!]

[!VAR "INMUX479"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT8_ETPU_A_ETPU_A_CH_5_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT8_ETPU_A_ETPU_A_CH_5_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT20_ETPU_A_ETPU_A_CH_5_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT20_ETPU_A_ETPU_A_CH_5_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT49_ETPU_A_ETPU_A_CH_5_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT49_ETPU_A_ETPU_A_CH_5_INOUT;1:[!//
[!ENDVAR!]

[!VAR "INMUX480"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT9_ETPU_B_ETPU_B_CH_1_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT9_ETPU_B_ETPU_B_CH_1_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT18_ETPU_B_ETPU_B_CH_1_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT18_ETPU_B_ETPU_B_CH_1_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT48_ETPU_B_ETPU_B_CH_1_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT48_ETPU_B_ETPU_B_CH_1_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT175_ETPU_B_ETPU_B_CH_1_IN;4:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT175_ETPU_B_ETPU_B_CH_1_INOUT;4:[!//
[!ENDVAR!]

[!VAR "INMUX481"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT9_ETPU_A_ETPU_A_CH_12_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT9_ETPU_A_ETPU_A_CH_12_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT88_ETPU_A_ETPU_A_CH_12_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT88_ETPU_A_ETPU_A_CH_12_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT132_ETPU_A_ETPU_A_CH_12_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT132_ETPU_A_ETPU_A_CH_12_INOUT;3:[!//
[!ENDVAR!]

[!VAR "INMUX482"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT24_ETPU_B_ETPU_B_CH_8_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT24_ETPU_B_ETPU_B_CH_8_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT89_ETPU_B_ETPU_B_CH_8_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT89_ETPU_B_ETPU_B_CH_8_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT144_ETPU_B_ETPU_B_CH_8_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT144_ETPU_B_ETPU_B_CH_8_INOUT;2:[!//
[!ENDVAR!]

[!VAR "INMUX483"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT116_ETPU_B_ETPU_B_CH_3_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT116_ETPU_B_ETPU_B_CH_3_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT148_ETPU_B_ETPU_B_CH_3_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT148_ETPU_B_ETPU_B_CH_3_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT154_ETPU_B_ETPU_B_CH_3_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT154_ETPU_B_ETPU_B_CH_3_INOUT;2:[!//
[!ENDVAR!]

[!VAR "INMUX484"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT74_FLEXPWM_1_PWM_1_X_3_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT74_FLEXPWM_1_PWM_1_X_3_INOUT;1:[!//
[!ENDVAR!]

[!VAR "INMUX485"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT33_FLEXPWM_1_PWM_1_X_1_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT33_FLEXPWM_1_PWM_1_X_1_INOUT;1:[!//
[!ENDVAR!]

[!VAR "INMUX486"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT32_FLEXPWM_1_PWM_1_X_0_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT32_FLEXPWM_1_PWM_1_X_0_INOUT;1:[!//
[!ENDVAR!]

[!VAR "INMUX487"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT46_FLEXPWM_0_PWM_0_X_3_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT46_FLEXPWM_0_PWM_0_X_3_INOUT;1:[!//
[!ENDVAR!]

[!VAR "INMUX488"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT45_FLEXPWM_0_PWM_0_X_1_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT45_FLEXPWM_0_PWM_0_X_1_INOUT;1:[!//
[!ENDVAR!]

[!VAR "INMUX489"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT44_FLEXPWM_0_PWM_0_X_0_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT44_FLEXPWM_0_PWM_0_X_0_INOUT;1:[!//
[!ENDVAR!]

[!VAR "INMUX490"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT91_FLEXPWM_1_PWM_1_X_2_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT91_FLEXPWM_1_PWM_1_X_2_INOUT;1:[!//
[!ENDVAR!]

[!VAR "INMUX491"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT117_FLEXPWM_0_PWM_0_X_2_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT117_FLEXPWM_0_PWM_0_X_2_INOUT;1:[!//
[!ENDVAR!]

[!VAR "INMUX492"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT49_FLEXPWM_0_PWM_0_FAULT_3_IN;1:[!//
[!ENDVAR!]

[!VAR "INMUX493"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT48_FLEXPWM_0_PWM_0_FAULT_1_IN;1:[!//
[!ENDVAR!]

[!VAR "INMUX494"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT47_FLEXPWM_0_PWM_0_FAULT_0_IN;1:[!//
[!ENDVAR!]

[!VAR "INMUX495"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT116_FLEXPWM_0_PWM_0_FAULT_2_IN;1:[!//
[!ENDVAR!]

[!VAR "INMUX496"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT75_FLEXPWM_1_PWM_1_FAULT_1_IN;1:[!//
[!ENDVAR!]

[!VAR "INMUX497"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT88_FLEXPWM_1_PWM_1_FAULT_3_IN;1:[!//
[!ENDVAR!]

[!VAR "INMUX498"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT89_FLEXPWM_1_PWM_1_FAULT_2_IN;1:[!//
[!ENDVAR!]

[!VAR "INMUX499"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT90_FLEXPWM_1_PWM_1_FAULT_0_IN;1:[!//
[!ENDVAR!]

[!VAR "INMUX500"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT102_ETPU_A_ETPU_A_CH_26_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT102_ETPU_A_ETPU_A_CH_26_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT196_ETPU_A_ETPU_A_CH_26_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT196_ETPU_A_ETPU_A_CH_26_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT204_ETPU_A_ETPU_A_CH_26_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT204_ETPU_A_ETPU_A_CH_26_INOUT;3:[!//
[!ENDVAR!]

[!VAR "INMUX501"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT101_ETPU_A_ETPU_A_CH_27_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT101_ETPU_A_ETPU_A_CH_27_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT165_ETPU_A_ETPU_A_CH_27_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT165_ETPU_A_ETPU_A_CH_27_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT197_ETPU_A_ETPU_A_CH_27_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT197_ETPU_A_ETPU_A_CH_27_INOUT;2:[!//
[!ENDVAR!]

[!VAR "INMUX502"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT104_ETPU_A_ETPU_A_CH_28_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT104_ETPU_A_ETPU_A_CH_28_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT163_ETPU_A_ETPU_A_CH_28_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT163_ETPU_A_ETPU_A_CH_28_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT174_ETPU_A_ETPU_A_CH_28_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT174_ETPU_A_ETPU_A_CH_28_INOUT;2:[!//
[!ENDVAR!]

[!VAR "INMUX503"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT81_ETPU_A_ETPU_A_CH_29_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT81_ETPU_A_ETPU_A_CH_29_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT161_ETPU_A_ETPU_A_CH_29_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT161_ETPU_A_ETPU_A_CH_29_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT180_ETPU_A_ETPU_A_CH_29_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT180_ETPU_A_ETPU_A_CH_29_INOUT;2:[!//
[!ENDVAR!]

[!VAR "INMUX504"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT23_ETPU_A_ETPU_A_CH_24_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT23_ETPU_A_ETPU_A_CH_24_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT52_ETPU_A_ETPU_A_CH_24_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT52_ETPU_A_ETPU_A_CH_24_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT201_ETPU_A_ETPU_A_CH_24_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT201_ETPU_A_ETPU_A_CH_24_INOUT;3:[!//
[!ENDVAR!]

[!VAR "INMUX505"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT53_ETPU_A_ETPU_A_CH_25_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT53_ETPU_A_ETPU_A_CH_25_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT200_ETPU_A_ETPU_A_CH_25_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT200_ETPU_A_ETPU_A_CH_25_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT206_ETPU_A_ETPU_A_CH_25_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT206_ETPU_A_ETPU_A_CH_25_INOUT;3:[!//
[!ENDVAR!]

[!VAR "INMUX506"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT55_ETPU_A_ETPU_A_CH_30_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT55_ETPU_A_ETPU_A_CH_30_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT160_ETPU_A_ETPU_A_CH_30_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT160_ETPU_A_ETPU_A_CH_30_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT175_ETPU_A_ETPU_A_CH_30_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT175_ETPU_A_ETPU_A_CH_30_INOUT;2:[!//
[!ENDVAR!]

[!VAR "INMUX507"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT57_ETPU_A_ETPU_A_CH_31_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT57_ETPU_A_ETPU_A_CH_31_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT159_ETPU_A_ETPU_A_CH_31_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT159_ETPU_A_ETPU_A_CH_31_INOUT;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT176_ETPU_A_ETPU_A_CH_31_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT176_ETPU_A_ETPU_A_CH_31_INOUT;2:[!//
[!ENDVAR!]

[!VAR "INMUX508"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT121_ETPU_B_ETPU_B_CH_10_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT121_ETPU_B_ETPU_B_CH_10_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT143_ETPU_B_ETPU_B_CH_10_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT143_ETPU_B_ETPU_B_CH_10_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT158_ETPU_B_ETPU_B_CH_10_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT158_ETPU_B_ETPU_B_CH_10_INOUT;3:[!//
[!ENDVAR!]

[!VAR "INMUX509"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT97_ETPU_B_ETPU_B_CH_12_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT97_ETPU_B_ETPU_B_CH_12_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT160_ETPU_B_ETPU_B_CH_12_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT160_ETPU_B_ETPU_B_CH_12_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT164_ETPU_B_ETPU_B_CH_12_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT164_ETPU_B_ETPU_B_CH_12_INOUT;3:[!//
[!ENDVAR!]

[!VAR "INMUX510"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT96_ETPU_B_ETPU_B_CH_17_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT96_ETPU_B_ETPU_B_CH_17_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT161_ETPU_B_ETPU_B_CH_17_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT161_ETPU_B_ETPU_B_CH_17_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT167_ETPU_B_ETPU_B_CH_17_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT167_ETPU_B_ETPU_B_CH_17_INOUT;3:[!//
[!ENDVAR!]

[!VAR "INMUX511"!]
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT21_ETPU_B_ETPU_B_CH_11_IN;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT21_ETPU_B_ETPU_B_CH_11_INOUT;1:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT159_ETPU_B_ETPU_B_CH_11_IN;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT159_ETPU_B_ETPU_B_CH_11_INOUT;2:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT162_ETPU_B_ETPU_B_CH_11_IN;3:[!//
MSCR_ON_SIUL2_0_IMCR_ON_SIUL2_0_PORT162_ETPU_B_ETPU_B_CH_11_INOUT;3:[!//
[!ENDVAR!]


[!VAR "SIUL2_0_PIN_MODE_AVAILABILITY_ON_SUBDERIV5"!]
    /*  Mode PORT_GPIO_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT0_GPIO |
        SIUL2_0_PORT1_GPIO |
        SIUL2_0_PORT2_GPIO |
        SIUL2_0_PORT3_GPIO |
        SIUL2_0_PORT4_GPIO |
        SIUL2_0_PORT5_GPIO |
        SIUL2_0_PORT6_GPIO |
        SIUL2_0_PORT7_GPIO |
        SIUL2_0_PORT8_GPIO |
        SIUL2_0_PORT9_GPIO |
        SIUL2_0_PORT10_GPIO |
        SIUL2_0_PORT14_GPIO |
        SIUL2_0_PORT15_GPIO */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 16 - 31
        SIUL2_0_PORT16_GPIO |
        SIUL2_0_PORT17_GPIO |
        SIUL2_0_PORT18_GPIO |
        SIUL2_0_PORT19_GPIO |
        SIUL2_0_PORT20_GPIO |
        SIUL2_0_PORT21_GPIO |
        SIUL2_0_PORT22_GPIO |
        SIUL2_0_PORT23_GPIO |
        SIUL2_0_PORT24_GPIO |
        SIUL2_0_PORT25_GPIO |
        SIUL2_0_PORT26_GPIO |
        SIUL2_0_PORT29_GPIO |
        SIUL2_0_PORT30_GPIO |
        SIUL2_0_PORT31_GPIO */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 32 - 47
        SIUL2_0_PORT32_GPIO |
        SIUL2_0_PORT33_GPIO |
        SIUL2_0_PORT34_GPIO |
        SIUL2_0_PORT35_GPIO |
        SIUL2_0_PORT36_GPIO |
        SIUL2_0_PORT37_GPIO |
        SIUL2_0_PORT40_GPIO |
        SIUL2_0_PORT41_GPIO |
        SIUL2_0_PORT42_GPIO |
        SIUL2_0_PORT43_GPIO |
        SIUL2_0_PORT44_GPIO |
        SIUL2_0_PORT45_GPIO |
        SIUL2_0_PORT46_GPIO |
        SIUL2_0_PORT47_GPIO */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 48 - 63
        SIUL2_0_PORT48_GPIO |
        SIUL2_0_PORT49_GPIO |
        SIUL2_0_PORT50_GPIO |
        SIUL2_0_PORT51_GPIO |
        SIUL2_0_PORT52_GPIO |
        SIUL2_0_PORT53_GPIO |
        SIUL2_0_PORT54_GPIO |
        SIUL2_0_PORT55_GPIO |
        SIUL2_0_PORT56_GPIO |
        SIUL2_0_PORT57_GPIO |
        SIUL2_0_PORT58_GPIO |
        SIUL2_0_PORT59_GPIO |
        SIUL2_0_PORT60_GPIO |
        SIUL2_0_PORT61_GPIO */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U)
                ),
        /* Pads 64 - 79
        SIUL2_0_PORT64_GPIO |
        SIUL2_0_PORT65_GPIO |
        SIUL2_0_PORT66_GPIO |
        SIUL2_0_PORT67_GPIO |
        SIUL2_0_PORT68_GPIO |
        SIUL2_0_PORT69_GPIO |
        SIUL2_0_PORT70_GPIO |
        SIUL2_0_PORT71_GPIO |
        SIUL2_0_PORT72_GPIO |
        SIUL2_0_PORT73_GPIO |
        SIUL2_0_PORT74_GPIO |
        SIUL2_0_PORT75_GPIO |
        SIUL2_0_PORT76_GPIO |
        SIUL2_0_PORT77_GPIO |
        SIUL2_0_PORT78_GPIO |
        SIUL2_0_PORT79_GPIO */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 80 - 95
        SIUL2_0_PORT80_GPIO |
        SIUL2_0_PORT81_GPIO |
        SIUL2_0_PORT82_GPIO |
        SIUL2_0_PORT83_GPIO |
        SIUL2_0_PORT84_GPIO |
        SIUL2_0_PORT85_GPIO |
        SIUL2_0_PORT87_GPIO |
        SIUL2_0_PORT88_GPIO |
        SIUL2_0_PORT89_GPIO |
        SIUL2_0_PORT90_GPIO |
        SIUL2_0_PORT91_GPIO |
        SIUL2_0_PORT92_GPIO |
        SIUL2_0_PORT93_GPIO |
        SIUL2_0_PORT94_GPIO |
        SIUL2_0_PORT95_GPIO */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 96 - 111
        SIUL2_0_PORT96_GPIO |
        SIUL2_0_PORT97_GPIO |
        SIUL2_0_PORT98_GPIO |
        SIUL2_0_PORT99_GPIO |
        SIUL2_0_PORT100_GPIO |
        SIUL2_0_PORT101_GPIO |
        SIUL2_0_PORT102_GPIO |
        SIUL2_0_PORT103_GPIO |
        SIUL2_0_PORT104_GPIO |
        SIUL2_0_PORT105_GPIO |
        SIUL2_0_PORT106_GPIO |
        SIUL2_0_PORT107_GPIO |
        SIUL2_0_PORT108_GPIO |
        SIUL2_0_PORT109_GPIO |
        SIUL2_0_PORT110_GPIO |
        SIUL2_0_PORT111_GPIO */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 112 - 127
        SIUL2_0_PORT112_GPIO |
        SIUL2_0_PORT113_GPIO |
        SIUL2_0_PORT114_GPIO |
        SIUL2_0_PORT115_GPIO |
        SIUL2_0_PORT116_GPIO |
        SIUL2_0_PORT117_GPIO |
        SIUL2_0_PORT118_GPIO |
        SIUL2_0_PORT119_GPIO |
        SIUL2_0_PORT120_GPIO |
        SIUL2_0_PORT121_GPIO |
        SIUL2_0_PORT122_GPIO |
        SIUL2_0_PORT123_GPIO |
        SIUL2_0_PORT124_GPIO |
        SIUL2_0_PORT125_GPIO |
        SIUL2_0_PORT126_GPIO |
        SIUL2_0_PORT127_GPIO */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 128 - 143
        SIUL2_0_PORT128_GPIO |
        SIUL2_0_PORT129_GPIO |
        SIUL2_0_PORT130_GPIO |
        SIUL2_0_PORT132_GPIO |
        SIUL2_0_PORT133_GPIO |
        SIUL2_0_PORT134_GPIO |
        SIUL2_0_PORT135_GPIO |
        SIUL2_0_PORT136_GPIO |
        SIUL2_0_PORT137_GPIO |
        SIUL2_0_PORT138_GPIO |
        SIUL2_0_PORT139_GPIO |
        SIUL2_0_PORT142_GPIO |
        SIUL2_0_PORT143_GPIO */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 144 - 159
        SIUL2_0_PORT144_GPIO |
        SIUL2_0_PORT145_GPIO |
        SIUL2_0_PORT146_GPIO |
        SIUL2_0_PORT147_GPIO |
        SIUL2_0_PORT148_GPIO |
        SIUL2_0_PORT149_GPIO |
        SIUL2_0_PORT151_GPIO |
        SIUL2_0_PORT154_GPIO |
        SIUL2_0_PORT155_GPIO |
        SIUL2_0_PORT156_GPIO |
        SIUL2_0_PORT157_GPIO |
        SIUL2_0_PORT158_GPIO |
        SIUL2_0_PORT159_GPIO */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 160 - 175
        SIUL2_0_PORT160_GPIO |
        SIUL2_0_PORT161_GPIO |
        SIUL2_0_PORT162_GPIO |
        SIUL2_0_PORT163_GPIO |
        SIUL2_0_PORT164_GPIO |
        SIUL2_0_PORT165_GPIO |
        SIUL2_0_PORT166_GPIO |
        SIUL2_0_PORT167_GPIO |
        SIUL2_0_PORT168_GPIO |
        SIUL2_0_PORT169_GPIO |
        SIUL2_0_PORT170_GPIO |
        SIUL2_0_PORT171_GPIO |
        SIUL2_0_PORT172_GPIO |
        SIUL2_0_PORT173_GPIO |
        SIUL2_0_PORT174_GPIO |
        SIUL2_0_PORT175_GPIO */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 176 - 191
        SIUL2_0_PORT176_GPIO |
        SIUL2_0_PORT177_GPIO |
        SIUL2_0_PORT178_GPIO |
        SIUL2_0_PORT179_GPIO |
        SIUL2_0_PORT180_GPIO |
        SIUL2_0_PORT181_GPIO |
        SIUL2_0_PORT183_GPIO |
        SIUL2_0_PORT184_GPIO |
        SIUL2_0_PORT185_GPIO |
        SIUL2_0_PORT186_GPIO |
        SIUL2_0_PORT187_GPIO |
        SIUL2_0_PORT188_GPIO |
        SIUL2_0_PORT189_GPIO |
        SIUL2_0_PORT190_GPIO |
        SIUL2_0_PORT191_GPIO */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 192 - 207
        SIUL2_0_PORT192_GPIO |
        SIUL2_0_PORT193_GPIO |
        SIUL2_0_PORT194_GPIO |
        SIUL2_0_PORT195_GPIO |
        SIUL2_0_PORT196_GPIO |
        SIUL2_0_PORT197_GPIO |
        SIUL2_0_PORT198_GPIO |
        SIUL2_0_PORT199_GPIO |
        SIUL2_0_PORT200_GPIO |
        SIUL2_0_PORT201_GPIO |
        SIUL2_0_PORT202_GPIO |
        SIUL2_0_PORT203_GPIO |
        SIUL2_0_PORT204_GPIO |
        SIUL2_0_PORT205_GPIO |
        SIUL2_0_PORT206_GPIO |
        SIUL2_0_PORT207_GPIO */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 208 - 223
        SIUL2_0_PORT208_GPIO |
        SIUL2_0_PORT209_GPIO |
        SIUL2_0_PORT210_GPIO |
        SIUL2_0_PORT211_GPIO |
        SIUL2_0_PORT212_GPIO |
        SIUL2_0_PORT213_GPIO |
        SIUL2_0_PORT214_GPIO |
        SIUL2_0_PORT215_GPIO |
        SIUL2_0_PORT216_GPIO |
        SIUL2_0_PORT217_GPIO |
        SIUL2_0_PORT218_GPIO |
        SIUL2_0_PORT219_GPIO */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U)
                ),
        /* Pads 224 - 239
        SIUL2_0_PORT231_GPIO |
        SIUL2_0_PORT232_GPIO |
        SIUL2_0_PORT233_GPIO |
        SIUL2_0_PORT234_GPIO |
        SIUL2_0_PORT235_GPIO |
        SIUL2_0_PORT236_GPIO */
        (uint16)( SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U)
                )
    }
    ,
    /*  Mode PORT_ALT1_FUNC_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT2_FCCU_FCCU_ERR0_OUT |
        SIUL2_0_PORT3_FCCU_FCCU_ERR1_OUT |
        SIUL2_0_PORT7_LPUART3_LPUART3_TX_OUT */
        (uint16)( SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(7U)
                ),
        /* Pads 16 - 31
        SIUL2_0_PORT21_LPSPI2_LPSPI2_PCS2_OUT |
        SIUL2_0_PORT23_CAN1_CAN1_TX_OUT |
        SIUL2_0_PORT31_EMAC_EMAC_PPS0_OUT */
        (uint16)( SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 32 - 47
        SIUL2_0_PORT32_LPI2C0_LPI2C0_SDAS_OUT |
        SIUL2_0_PORT33_LPI2C0_LPI2C0_SCLS_OUT |
        SIUL2_0_PORT34_ADC1_ADC1_MA_0_OUT |
        SIUL2_0_PORT36_EMAC_EMAC_MII_RMII_TXD_1_OUT |
        SIUL2_0_PORT37_EMAC_EMAC_MII_RMII_TXD_0_OUT |
        SIUL2_0_PORT42_LPSPI4_LPSPI4_SCK_OUT |
        SIUL2_0_PORT43_LPSPI4_LPSPI4_SIN_OUT |
        SIUL2_0_PORT44_LPSPI3_LPSPI3_PCS3_OUT |
        SIUL2_0_PORT45_LPSPI3_LPSPI3_PCS2_OUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U)
                ),
        /* Pads 48 - 63
        SIUL2_0_PORT51_EMAC_EMAC_PPS0_OUT |
        SIUL2_0_PORT54_CAN1_CAN1_TX_OUT |
        SIUL2_0_PORT55_ADC1_ADC1_MA_0_OUT |
        SIUL2_0_PORT56_ADC1_ADC1_MA_1_OUT |
        SIUL2_0_PORT60_ADC1_ADC1_MA_2_OUT */
        (uint16)( SHL_PAD_U32(3U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(12U)
                ),
        /* Pads 64 - 79
        SIUL2_0_PORT64_CAN3_CAN3_TX_OUT |
        SIUL2_0_PORT66_EMAC_EMAC_MII_RMII_TXD_1_OUT |
        SIUL2_0_PORT72_LPI2C0_LPI2C0_SCL_OUT |
        SIUL2_0_PORT73_LPI2C0_LPI2C0_SDA_OUT |
        SIUL2_0_PORT74_EMIOS_0_EMIOS_0_CH_6_X_OUT |
        SIUL2_0_PORT76_ADC1_ADC1_MA_2_OUT |
        SIUL2_0_PORT79_CAN2_CAN2_TX_OUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 80 - 95
        SIUL2_0_PORT80_LPSPI3_LPSPI3_SIN_OUT |
        SIUL2_0_PORT81_LPSPI3_LPSPI3_SCK_OUT |
        SIUL2_0_PORT82_EMAC_EMAC_MII_RMII_TXD_0_OUT |
        SIUL2_0_PORT85_EMAC_EMAC_PPS1_OUT |
        SIUL2_0_PORT91_CAN5_CAN5_TX_OUT |
        SIUL2_0_PORT92_CAN3_CAN3_TX_OUT |
        SIUL2_0_PORT94_CAN4_CAN4_TX_OUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(14U)
                ),
        /* Pads 96 - 111
        SIUL2_0_PORT98_LCU0_LCU0_OUT1_OUT |
        SIUL2_0_PORT101_EMAC_EMAC_MII_TXD2_OUT |
        SIUL2_0_PORT102_EMAC_EMAC_MII_TXD3_OUT |
        SIUL2_0_PORT103_EMAC_EMAC_MII_RMII_TXD_0_OUT |
        SIUL2_0_PORT104_LPSPI3_LPSPI3_SOUT_OUT |
        SIUL2_0_PORT106_EMAC_EMAC_MII_TXD3_OUT |
        SIUL2_0_PORT107_EMAC_EMAC_MII_TXD2_OUT |
        SIUL2_0_PORT108_EMAC_EMAC_MII_RMII_TX_CLK_OUT |
        SIUL2_0_PORT109_LPSPI5_LPSPI5_SIN_OUT |
        SIUL2_0_PORT110_LPSPI5_LPSPI5_SCK_OUT |
        SIUL2_0_PORT111_FXIO_FXIO_D6_OUT */
        (uint16)( SHL_PAD_U32(2U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 112 - 127
        SIUL2_0_PORT113_LPSPI5_LPSPI5_PCS0_OUT |
        SIUL2_0_PORT114_CAN2_CAN2_TX_OUT */
        (uint16)( SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U)
                ),
        /* Pads 128 - 143
        SIUL2_0_PORT132_LPSPI0_LPSPI0_PCS0_OUT |
        SIUL2_0_PORT136_LPSPI3_LPSPI3_PCS1_OUT |
        SIUL2_0_PORT137_LPSPI5_LPSPI5_SOUT_OUT |
        SIUL2_0_PORT142_EMIOS_0_EMIOS_0_CH_19_X_OUT |
        SIUL2_0_PORT143_FCCU_FCCU_ERR0_OUT */
        (uint16)( SHL_PAD_U32(4U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 144 - 159
        SIUL2_0_PORT144_FCCU_FCCU_ERR1_OUT |
        SIUL2_0_PORT156_CAN3_CAN3_TX_OUT |
        SIUL2_0_PORT158_CAN4_CAN4_TX_OUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(14U)
                ),
        /* Pads 160 - 175
        SIUL2_0_PORT164_CAN5_CAN5_TX_OUT |
        SIUL2_0_PORT174_CAN1_CAN1_TX_OUT */
        (uint16)( SHL_PAD_U32(4U) |
                  SHL_PAD_U32(14U)
                ),
        /* Pads 176 - 191
        SIUL2_0_PORT185_CAN2_CAN2_TX_OUT |
        SIUL2_0_PORT189_CAN3_CAN3_TX_OUT |
        SIUL2_0_PORT191_ADC1_ADC1_MA_2_OUT */
        (uint16)( SHL_PAD_U32(9U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 192 - 207
        SIUL2_0_PORT200_CAN4_CAN4_TX_OUT |
        SIUL2_0_PORT205_CAN5_CAN5_TX_OUT */
        (uint16)( SHL_PAD_U32(8U) |
                  SHL_PAD_U32(13U)
                ),
        /* Pads 208 - 223 */
        (uint16)0x0000,
        /* Pads 224 - 239 */
        (uint16)0x0000
    }
    ,
    /*  Mode PORT_ALT2_FUNC_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT7_LPSPI0_LPSPI0_PCS1_OUT |
        SIUL2_0_PORT9_LPUART2_LPUART2_TX_OUT |
        SIUL2_0_PORT10_EMIOS_0_EMIOS_0_CH_12_X_OUT */
        (uint16)( SHL_PAD_U32(7U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U)
                ),
        /* Pads 16 - 31
        SIUL2_0_PORT17_EMIOS_0_EMIOS_0_CH_6_X_OUT |
        SIUL2_0_PORT24_FXIO_FXIO_D3_OUT */
        (uint16)( SHL_PAD_U32(1U) |
                  SHL_PAD_U32(8U)
                ),
        /* Pads 32 - 47
        SIUL2_0_PORT32_FXIO_FXIO_D14_OUT |
        SIUL2_0_PORT33_LPUART0_LPUART0_TX_OUT |
        SIUL2_0_PORT34_EMIOS_0_EMIOS_0_CH_8_X_OUT |
        SIUL2_0_PORT35_EMIOS_0_EMIOS_0_CH_9_X_OUT |
        SIUL2_0_PORT36_EMIOS_0_EMIOS_0_CH_4_X_OUT |
        SIUL2_0_PORT37_EMIOS_0_EMIOS_0_CH_5_X_OUT |
        SIUL2_0_PORT44_EMIOS_0_EMIOS_0_CH_0_X_OUT |
        SIUL2_0_PORT45_EMIOS_0_EMIOS_0_CH_1_X_OUT |
        SIUL2_0_PORT46_EMIOS_0_EMIOS_0_CH_2_X_OUT |
        SIUL2_0_PORT47_EMIOS_0_EMIOS_0_CH_3_X_OUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 48 - 63
        SIUL2_0_PORT48_EMIOS_0_EMIOS_0_CH_4_X_OUT |
        SIUL2_0_PORT49_EMIOS_0_EMIOS_0_CH_5_X_OUT |
        SIUL2_0_PORT60_EMAC_EMAC_MII_TXD2_OUT |
        SIUL2_0_PORT61_EMAC_EMAC_MII_RMII_TXD_0_OUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U)
                ),
        /* Pads 64 - 79
        SIUL2_0_PORT64_EMIOS_0_EMIOS_0_CH_0_X_OUT |
        SIUL2_0_PORT65_EMIOS_0_EMIOS_0_CH_1_X_OUT |
        SIUL2_0_PORT66_EMIOS_0_EMIOS_0_CH_2_X_OUT |
        SIUL2_0_PORT67_EMIOS_0_EMIOS_0_CH_3_X_OUT |
        SIUL2_0_PORT68_EMIOS_0_EMIOS_0_CH_8_X_OUT |
        SIUL2_0_PORT69_EMIOS_0_EMIOS_0_CH_16_X_OUT |
        SIUL2_0_PORT73_LPUART1_LPUART1_TX_OUT |
        SIUL2_0_PORT75_LPUART0_LPUART0_DTR_B_OUT |
        SIUL2_0_PORT78_EMIOS_0_EMIOS_0_CH_10_X_OUT |
        SIUL2_0_PORT79_EMIOS_0_EMIOS_0_CH_11_X_OUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 80 - 95
        SIUL2_0_PORT82_FXIO_FXIO_D6_OUT */
        (uint16)( SHL_PAD_U32(2U)
                ),
        /* Pads 96 - 111
        SIUL2_0_PORT96_EMIOS_0_EMIOS_0_CH_2_X_OUT |
        SIUL2_0_PORT97_EMIOS_0_EMIOS_0_CH_3_X_OUT |
        SIUL2_0_PORT101_EMIOS_0_EMIOS_0_CH_19_X_OUT |
        SIUL2_0_PORT102_FXIO_FXIO_D3_OUT |
        SIUL2_0_PORT103_LPUART2_LPUART2_TX_OUT |
        SIUL2_0_PORT104_LPI2C1_LPI2C1_SDA_OUT |
        SIUL2_0_PORT105_LPI2C1_LPI2C1_SCL_OUT |
        SIUL2_0_PORT106_EMIOS_0_EMIOS_0_CH_16_X_OUT |
        SIUL2_0_PORT107_EMIOS_0_EMIOS_0_CH_17_X_OUT |
        SIUL2_0_PORT108_EMIOS_0_EMIOS_0_CH_18_X_OUT |
        SIUL2_0_PORT109_EMIOS_0_EMIOS_0_CH_20_X_OUT |
        SIUL2_0_PORT110_EMIOS_0_EMIOS_0_CH_21_X_OUT |
        SIUL2_0_PORT111_EMIOS_0_EMIOS_0_CH_0_X_OUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 112 - 127
        SIUL2_0_PORT112_EMIOS_0_EMIOS_0_CH_1_X_OUT |
        SIUL2_0_PORT113_EMIOS_0_EMIOS_0_CH_18_X_OUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U)
                ),
        /* Pads 128 - 143
        SIUL2_0_PORT128_LPSPI0_LPSPI0_SIN_OUT |
        SIUL2_0_PORT129_LPSPI0_LPSPI0_SCK_OUT |
        SIUL2_0_PORT132_LPSPI1_LPSPI1_PCS1_OUT |
        SIUL2_0_PORT135_EMIOS_0_EMIOS_0_CH_7_X_OUT |
        SIUL2_0_PORT136_EMIOS_0_EMIOS_0_CH_6_X_OUT |
        SIUL2_0_PORT137_EMIOS_0_EMIOS_0_CH_7_X_OUT |
        SIUL2_0_PORT138_LPSPI3_LPSPI3_SIN_OUT |
        SIUL2_0_PORT139_LPSPI2_LPSPI2_PCS0_OUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U)
                ),
        /* Pads 144 - 159
        SIUL2_0_PORT144_LPUART3_LPUART3_TX_OUT |
        SIUL2_0_PORT147_EMIOS_0_EMIOS_0_CH_22_X_OUT |
        SIUL2_0_PORT158_CMP1_CMP1_OUT_OUT |
        SIUL2_0_PORT159_CMP1_CMP1_RRT_OUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 160 - 175 */
        (uint16)0x0000,
        /* Pads 176 - 191 */
        (uint16)0x0000,
        /* Pads 192 - 207
        SIUL2_0_PORT198_FXIO_FXIO_D10_OUT |
        SIUL2_0_PORT199_FXIO_FXIO_D11_OUT |
        SIUL2_0_PORT200_FXIO_FXIO_D12_OUT |
        SIUL2_0_PORT205_FXIO_FXIO_D13_OUT |
        SIUL2_0_PORT207_FXIO_FXIO_D14_OUT */
        (uint16)( SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 208 - 223 */
        (uint16)0x0000,
        /* Pads 224 - 239 */
        (uint16)0x0000
    }
    ,
    /*  Mode PORT_ALT3_FUNC_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT3_LPSPI1_LPSPI1_SCK_OUT |
        SIUL2_0_PORT4_FXIO_FXIO_D6_OUT |
        SIUL2_0_PORT6_LPSPI1_LPSPI1_PCS1_OUT |
        SIUL2_0_PORT8_LPSPI2_LPSPI2_SOUT_OUT |
        SIUL2_0_PORT9_LPSPI2_LPSPI2_PCS0_OUT |
        SIUL2_0_PORT14_LPSPI1_LPSPI1_PCS3_OUT */
        (uint16)( SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(14U)
                ),
        /* Pads 16 - 31
        SIUL2_0_PORT18_LPUART1_LPUART1_TX_OUT |
        SIUL2_0_PORT21_FXIO_FXIO_D0_OUT |
        SIUL2_0_PORT22_FXIO_FXIO_D1_OUT |
        SIUL2_0_PORT23_FXIO_FXIO_D2_OUT |
        SIUL2_0_PORT25_FXIO_FXIO_D2_OUT |
        SIUL2_0_PORT26_LPSPI1_LPSPI1_PCS0_OUT |
        SIUL2_0_PORT29_EMAC_EMAC_PPS2_OUT |
        SIUL2_0_PORT30_LPSPI1_LPSPI1_SOUT_OUT |
        SIUL2_0_PORT31_FXIO_FXIO_D0_OUT */
        (uint16)( SHL_PAD_U32(2U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 32 - 47
        SIUL2_0_PORT32_LPSPI0_LPSPI0_PCS0_OUT |
        SIUL2_0_PORT33_LPSPI0_LPSPI0_SOUT_OUT |
        SIUL2_0_PORT34_LPSPI2_LPSPI2_SIN_OUT |
        SIUL2_0_PORT35_LPSPI2_LPSPI2_SOUT_OUT |
        SIUL2_0_PORT36_LPSPI0_LPSPI0_SOUT_OUT |
        SIUL2_0_PORT37_LPSPI0_LPSPI0_PCS1_OUT |
        SIUL2_0_PORT42_LPUART0_LPUART0_DTR_B_OUT |
        SIUL2_0_PORT45_FXIO_FXIO_D8_OUT |
        SIUL2_0_PORT46_LPSPI1_LPSPI1_SCK_OUT |
        SIUL2_0_PORT47_LPSPI1_LPSPI1_SIN_OUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 48 - 63
        SIUL2_0_PORT48_LPSPI1_LPSPI1_SOUT_OUT |
        SIUL2_0_PORT49_LPSPI1_LPSPI1_PCS3_OUT |
        SIUL2_0_PORT50_FXIO_FXIO_D1_OUT |
        SIUL2_0_PORT51_FXIO_FXIO_D2_OUT |
        SIUL2_0_PORT52_FXIO_FXIO_D3_OUT |
        SIUL2_0_PORT53_FXIO_FXIO_D4_OUT |
        SIUL2_0_PORT54_LPSPI3_LPSPI3_PCS1_OUT |
        SIUL2_0_PORT55_FXIO_FXIO_D4_OUT |
        SIUL2_0_PORT56_FXIO_FXIO_D5_OUT |
        SIUL2_0_PORT57_FXIO_FXIO_D6_OUT |
        SIUL2_0_PORT58_FXIO_FXIO_D7_OUT |
        SIUL2_0_PORT59_FXIO_FXIO_D8_OUT |
        SIUL2_0_PORT60_FXIO_FXIO_D9_OUT |
        SIUL2_0_PORT61_FXIO_FXIO_D10_OUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U)
                ),
        /* Pads 64 - 79
        SIUL2_0_PORT65_QUADSPI_QUADSPI_DQSFA_OUT |
        SIUL2_0_PORT66_LPSPI3_LPSPI3_PCS2_OUT |
        SIUL2_0_PORT67_CAN0_CAN0_TX_OUT |
        SIUL2_0_PORT72_CAN1_CAN1_TX_OUT |
        SIUL2_0_PORT73_LPUART0_LPUART0_RTS_OUT |
        SIUL2_0_PORT74_CAN5_CAN5_TX_OUT |
        SIUL2_0_PORT76_EMIOS_0_EMIOS_0_CH_22_X_OUT |
        SIUL2_0_PORT77_EMIOS_0_EMIOS_0_CH_23_X_OUT |
        SIUL2_0_PORT78_LPSPI2_LPSPI2_PCS0_OUT |
        SIUL2_0_PORT79_LPSPI2_LPSPI2_SCK_OUT */
        (uint16)( SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 80 - 95
        SIUL2_0_PORT81_CAN2_CAN2_TX_OUT |
        SIUL2_0_PORT82_FXIO_FXIO_D12_OUT |
        SIUL2_0_PORT83_FXIO_FXIO_D13_OUT |
        SIUL2_0_PORT84_FXIO_FXIO_D14_OUT |
        SIUL2_0_PORT85_FXIO_FXIO_D15_OUT |
        SIUL2_0_PORT87_FXIO_FXIO_D16_OUT |
        SIUL2_0_PORT88_FXIO_FXIO_D17_OUT |
        SIUL2_0_PORT89_FXIO_FXIO_D18_OUT |
        SIUL2_0_PORT90_FXIO_FXIO_D19_OUT |
        SIUL2_0_PORT91_FXIO_FXIO_D20_OUT |
        SIUL2_0_PORT92_FXIO_FXIO_D21_OUT |
        SIUL2_0_PORT93_FXIO_FXIO_D22_OUT |
        SIUL2_0_PORT94_FXIO_FXIO_D0_OUT |
        SIUL2_0_PORT95_FXIO_FXIO_D1_OUT */
        (uint16)( SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 96 - 111
        SIUL2_0_PORT96_LPSPI3_LPSPI3_SOUT_OUT |
        SIUL2_0_PORT97_LPSPI3_LPSPI3_SCK_OUT |
        SIUL2_0_PORT98_LPSPI1_LPSPI1_SOUT_OUT |
        SIUL2_0_PORT99_LPSPI1_LPSPI1_PCS0_OUT |
        SIUL2_0_PORT100_LPSPI1_LPSPI1_PCS1_OUT |
        SIUL2_0_PORT101_EMIOS_0_EMIOS_0_CH_2_X_OUT |
        SIUL2_0_PORT103_LPSPI3_LPSPI3_PCS3_OUT |
        SIUL2_0_PORT105_FXIO_FXIO_D0_OUT |
        SIUL2_0_PORT107_EMAC_EMAC_MII_RMII_TX_EN_OUT |
        SIUL2_0_PORT108_LPUART2_LPUART2_RTS_OUT |
        SIUL2_0_PORT109_FXIO_FXIO_D7_OUT |
        SIUL2_0_PORT110_LPUART1_LPUART1_TX_OUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U)
                ),
        /* Pads 112 - 127
        SIUL2_0_PORT112_EMAC_EMAC_MII_RMII_MDIO_OUT |
        SIUL2_0_PORT113_EMAC_EMAC_MII_RMII_MDC_OUT |
        SIUL2_0_PORT114_FXIO_FXIO_D2_OUT |
        SIUL2_0_PORT115_FXIO_FXIO_D3_OUT |
        SIUL2_0_PORT116_FXIO_FXIO_D25_OUT |
        SIUL2_0_PORT117_FXIO_FXIO_D26_OUT |
        SIUL2_0_PORT118_FXIO_FXIO_D27_OUT |
        SIUL2_0_PORT119_FXIO_FXIO_D28_OUT |
        SIUL2_0_PORT120_FXIO_FXIO_D29_OUT |
        SIUL2_0_PORT127_FXIO_FXIO_D6_OUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 128 - 143
        SIUL2_0_PORT128_FXIO_FXIO_D3_OUT |
        SIUL2_0_PORT129_FXIO_FXIO_D2_OUT |
        SIUL2_0_PORT136_LPSPI5_LPSPI5_PCS1_OUT |
        SIUL2_0_PORT138_LPSPI2_LPSPI2_PCS1_OUT |
        SIUL2_0_PORT139_EMIOS_0_EMIOS_0_CH_1_X_OUT |
        SIUL2_0_PORT143_LPSPI2_LPSPI2_SCK_OUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 144 - 159
        SIUL2_0_PORT144_LPSPI2_LPSPI2_SIN_OUT */
        (uint16)( SHL_PAD_U32(0U)
                ),
        /* Pads 160 - 175
        SIUL2_0_PORT160_LPSPI2_LPSPI2_SCK_OUT |
        SIUL2_0_PORT161_LPSPI2_LPSPI2_SIN_OUT |
        SIUL2_0_PORT162_LPSPI2_LPSPI2_SOUT_OUT |
        SIUL2_0_PORT163_LPSPI2_LPSPI2_PCS0_OUT |
        SIUL2_0_PORT167_LPI2C1_LPI2C1_SCL_OUT |
        SIUL2_0_PORT168_LPI2C1_LPI2C1_SDA_OUT |
        SIUL2_0_PORT169_ADC0_ADC0_MA_0_OUT |
        SIUL2_0_PORT170_ADC0_ADC0_MA_1_OUT |
        SIUL2_0_PORT171_ADC0_ADC0_MA_2_OUT |
        SIUL2_0_PORT172_ADC0_ADC0_MA_0_OUT |
        SIUL2_0_PORT173_ADC0_ADC0_MA_1_OUT |
        SIUL2_0_PORT174_CMP0_CMP0_OUT_OUT |
        SIUL2_0_PORT175_CMP0_CMP0_RRT_OUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 176 - 191 */
        (uint16)0x0000,
        /* Pads 192 - 207 */
        (uint16)0x0000,
        /* Pads 208 - 223
        SIUL2_0_PORT208_FXIO_FXIO_D15_OUT |
        SIUL2_0_PORT209_FXIO_FXIO_D16_OUT |
        SIUL2_0_PORT210_FXIO_FXIO_D17_OUT |
        SIUL2_0_PORT211_FXIO_FXIO_D18_OUT |
        SIUL2_0_PORT212_FXIO_FXIO_D19_OUT |
        SIUL2_0_PORT213_FXIO_FXIO_D20_OUT |
        SIUL2_0_PORT214_FXIO_FXIO_D21_OUT |
        SIUL2_0_PORT215_FXIO_FXIO_D22_OUT |
        SIUL2_0_PORT216_FXIO_FXIO_D23_OUT |
        SIUL2_0_PORT217_FXIO_FXIO_D24_OUT |
        SIUL2_0_PORT218_FXIO_FXIO_D25_OUT |
        SIUL2_0_PORT219_FXIO_FXIO_D26_OUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U)
                ),
        /* Pads 224 - 239
        SIUL2_0_PORT231_FXIO_FXIO_D23_OUT |
        SIUL2_0_PORT232_FXIO_FXIO_D24_OUT |
        SIUL2_0_PORT233_FXIO_FXIO_D25_OUT |
        SIUL2_0_PORT234_FXIO_FXIO_D26_OUT |
        SIUL2_0_PORT235_FXIO_FXIO_D27_OUT |
        SIUL2_0_PORT236_FXIO_FXIO_D28_OUT */
        (uint16)( SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U)
                )
    }
    ,
    /*  Mode PORT_ALT4_FUNC_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT3_LCU0_LCU0_OUT2_OUT |
        SIUL2_0_PORT4_CMP0_CMP0_OUT_OUT |
        SIUL2_0_PORT7_CAN0_CAN0_TX_OUT |
        SIUL2_0_PORT8_FXIO_FXIO_D6_OUT |
        SIUL2_0_PORT9_FXIO_FXIO_D7_OUT |
        SIUL2_0_PORT10_FXIO_FXIO_D0_OUT */
        (uint16)( SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U)
                ),
        /* Pads 16 - 31
        SIUL2_0_PORT18_LPSPI1_LPSPI1_SOUT_OUT |
        SIUL2_0_PORT19_LPSPI1_LPSPI1_SCK_OUT |
        SIUL2_0_PORT20_LPSPI1_LPSPI1_SIN_OUT |
        SIUL2_0_PORT21_LPSPI1_LPSPI1_PCS0_OUT |
        SIUL2_0_PORT22_LPSPI1_LPSPI1_PCS1_OUT |
        SIUL2_0_PORT26_LPSPI0_LPSPI0_PCS0_OUT |
        SIUL2_0_PORT29_LPUART2_LPUART2_TX_OUT |
        SIUL2_0_PORT30_LPSPI0_LPSPI0_SOUT_OUT |
        SIUL2_0_PORT31_LPSPI0_LPSPI0_PCS1_OUT */
        (uint16)( SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 32 - 47
        SIUL2_0_PORT32_EMIOS_0_EMIOS_0_CH_3_X_OUT |
        SIUL2_0_PORT33_EMIOS_0_EMIOS_0_CH_7_X_OUT |
        SIUL2_0_PORT35_ADC0_ADC0_MA_0_OUT |
        SIUL2_0_PORT37_LPSPI0_LPSPI0_PCS0_OUT |
        SIUL2_0_PORT46_LCU0_LCU0_OUT7_OUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(14U)
                ),
        /* Pads 48 - 63
        SIUL2_0_PORT50_LPSPI1_LPSPI1_PCS1_OUT |
        SIUL2_0_PORT51_EMAC_EMAC_MII_RMII_TX_EN_OUT */
        (uint16)( SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U)
                ),
        /* Pads 64 - 79
        SIUL2_0_PORT64_QUADSPI_QUADSPI_IOFA4_OUT |
        SIUL2_0_PORT65_FXIO_FXIO_D5_OUT |
        SIUL2_0_PORT66_LPSPI0_LPSPI0_PCS2_OUT |
        SIUL2_0_PORT67_LPUART0_LPUART0_TX_OUT |
        SIUL2_0_PORT68_FXIO_FXIO_D5_OUT |
        SIUL2_0_PORT69_FXIO_FXIO_D4_OUT |
        SIUL2_0_PORT74_LPSPI2_LPSPI2_PCS1_OUT |
        SIUL2_0_PORT75_FXIO_FXIO_D15_OUT |
        SIUL2_0_PORT76_LPSPI2_LPSPI2_PCS1_OUT |
        SIUL2_0_PORT77_ADC1_ADC1_MA_1_OUT |
        SIUL2_0_PORT78_ADC0_ADC0_MA_1_OUT |
        SIUL2_0_PORT79_ADC0_ADC0_MA_2_OUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 80 - 95
        SIUL2_0_PORT80_LPI2C1_LPI2C1_SDAS_OUT |
        SIUL2_0_PORT81_LPI2C1_LPI2C1_SCLS_OUT |
        SIUL2_0_PORT92_FXIO_FXIO_D2_OUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(12U)
                ),
        /* Pads 96 - 111
        SIUL2_0_PORT96_EMIOS_0_EMIOS_0_CH_16_X_OUT |
        SIUL2_0_PORT97_EMIOS_0_EMIOS_0_CH_17_X_OUT |
        SIUL2_0_PORT98_FXIO_FXIO_D4_OUT |
        SIUL2_0_PORT99_FXIO_FXIO_D5_OUT |
        SIUL2_0_PORT102_EMAC_EMAC_MII_RMII_TX_CLK_OUT |
        SIUL2_0_PORT103_LPSPI0_LPSPI0_PCS3_OUT |
        SIUL2_0_PORT106_TRACE_TRACE_ETM_D3_OUT |
        SIUL2_0_PORT107_TRACE_TRACE_ETM_D2_OUT |
        SIUL2_0_PORT108_TRACE_TRACE_ETM_D1_OUT |
        SIUL2_0_PORT109_LPI2C0_LPI2C0_SDA_OUT |
        SIUL2_0_PORT110_LPI2C0_LPI2C0_SCL_OUT |
        SIUL2_0_PORT111_LPSPI0_LPSPI0_SCK_OUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 112 - 127
        SIUL2_0_PORT112_LPSPI0_LPSPI0_SIN_OUT */
        (uint16)( SHL_PAD_U32(0U)
                ),
        /* Pads 128 - 143
        SIUL2_0_PORT132_EMIOS_0_EMIOS_0_CH_18_X_OUT |
        SIUL2_0_PORT133_EMIOS_0_EMIOS_0_CH_19_X_OUT |
        SIUL2_0_PORT136_FXIO_FXIO_D12_OUT |
        SIUL2_0_PORT137_CAN3_CAN3_TX_OUT |
        SIUL2_0_PORT138_EMIOS_0_EMIOS_0_CH_20_X_OUT |
        SIUL2_0_PORT139_EMIOS_0_EMIOS_0_CH_21_X_OUT |
        SIUL2_0_PORT143_EMIOS_0_EMIOS_0_CH_22_X_OUT */
        (uint16)( SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 144 - 159
        SIUL2_0_PORT144_EMIOS_0_EMIOS_0_CH_23_X_OUT */
        (uint16)( SHL_PAD_U32(0U)
                ),
        /* Pads 160 - 175
        SIUL2_0_PORT164_FXIO_FXIO_D0_OUT |
        SIUL2_0_PORT167_FXIO_FXIO_D1_OUT |
        SIUL2_0_PORT168_FXIO_FXIO_D2_OUT |
        SIUL2_0_PORT172_LPSPI3_LPSPI3_SIN_OUT |
        SIUL2_0_PORT173_LPSPI3_LPSPI3_SCK_OUT |
        SIUL2_0_PORT174_FCCU_FCCU_ERR0_OUT |
        SIUL2_0_PORT175_LPSPI3_LPSPI3_SOUT_OUT */
        (uint16)( SHL_PAD_U32(4U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 176 - 191
        SIUL2_0_PORT176_ADC1_ADC1_MA_0_OUT |
        SIUL2_0_PORT177_ADC1_ADC1_MA_1_OUT |
        SIUL2_0_PORT178_ADC1_ADC1_MA_2_OUT |
        SIUL2_0_PORT179_ADC0_ADC0_MA_2_OUT |
        SIUL2_0_PORT180_LPI2C0_LPI2C0_SCL_OUT |
        SIUL2_0_PORT181_LPI2C0_LPI2C0_SDA_OUT |
        SIUL2_0_PORT188_FXIO_FXIO_D7_OUT |
        SIUL2_0_PORT189_ADC1_ADC1_MA_0_OUT |
        SIUL2_0_PORT190_ADC1_ADC1_MA_1_OUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U)
                ),
        /* Pads 192 - 207 */
        (uint16)0x0000,
        /* Pads 208 - 223 */
        (uint16)0x0000,
        /* Pads 224 - 239 */
        (uint16)0x0000
    }
    ,
    /*  Mode PORT_ALT5_FUNC_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT2_FXIO_FXIO_D4_OUT |
        SIUL2_0_PORT3_FXIO_FXIO_D5_OUT |
        SIUL2_0_PORT6_FXIO_FXIO_D19_OUT |
        SIUL2_0_PORT7_LPUART1_LPUART1_RTS_OUT */
        (uint16)( SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U)
                ),
        /* Pads 16 - 31
        SIUL2_0_PORT26_FXIO_FXIO_D1_OUT |
        SIUL2_0_PORT29_LPSPI1_LPSPI1_SIN_OUT */
        (uint16)( SHL_PAD_U32(10U) |
                  SHL_PAD_U32(13U)
                ),
        /* Pads 32 - 47
        SIUL2_0_PORT32_LCU1_LCU1_OUT5_OUT |
        SIUL2_0_PORT33_CAN0_CAN0_TX_OUT |
        SIUL2_0_PORT34_LCU1_LCU1_OUT3_OUT |
        SIUL2_0_PORT35_CAN4_CAN4_TX_OUT |
        SIUL2_0_PORT36_EMAC_EMAC_MII_RMII_MDIO_OUT |
        SIUL2_0_PORT37_SYSTEM_CLKOUT_RUN_OUT |
        SIUL2_0_PORT43_LCU0_LCU0_OUT8_OUT |
        SIUL2_0_PORT45_LCU0_LCU0_OUT3_OUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(13U)
                ),
        /* Pads 48 - 63
        SIUL2_0_PORT54_LPUART1_LPUART1_TX_OUT |
        SIUL2_0_PORT57_LPSPI2_LPSPI2_PCS0_OUT |
        SIUL2_0_PORT59_LPSPI2_LPSPI2_SOUT_OUT |
        SIUL2_0_PORT60_LPSPI2_LPSPI2_SIN_OUT |
        SIUL2_0_PORT61_LPSPI2_LPSPI2_SCK_OUT */
        (uint16)( SHL_PAD_U32(6U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U)
                ),
        /* Pads 64 - 79
        SIUL2_0_PORT66_EMAC_EMAC_MII_RMII_TXD_0_OUT |
        SIUL2_0_PORT72_LCU1_LCU1_OUT7_OUT |
        SIUL2_0_PORT73_LCU1_LCU1_OUT6_OUT |
        SIUL2_0_PORT74_LPSPI4_LPSPI4_PCS0_OUT |
        SIUL2_0_PORT75_LPSPI4_LPSPI4_SOUT_OUT |
        SIUL2_0_PORT76_FXIO_FXIO_D19_OUT |
        SIUL2_0_PORT77_FXIO_FXIO_D16_OUT |
        SIUL2_0_PORT79_LPUART2_LPUART2_TX_OUT */
        (uint16)( SHL_PAD_U32(2U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 80 - 95
        SIUL2_0_PORT81_EMAC_EMAC_MII_RMII_RX_DV_RGMII_RXCTL_OUT |
        SIUL2_0_PORT82_EMAC_EMAC_MII_RMII_TXD_1_OUT |
        SIUL2_0_PORT83_LPSPI2_LPSPI2_PCS1_OUT |
        SIUL2_0_PORT84_ADC1_ADC1_MA_2_OUT |
        SIUL2_0_PORT85_ADC1_ADC1_MA_1_OUT |
        SIUL2_0_PORT89_LPSPI4_LPSPI4_PCS1_OUT |
        SIUL2_0_PORT91_ADC1_ADC1_MA_0_OUT |
        SIUL2_0_PORT92_LPI2C1_LPI2C1_SCL_OUT |
        SIUL2_0_PORT93_LPI2C1_LPI2C1_SDA_OUT */
        (uint16)( SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U)
                ),
        /* Pads 96 - 111
        SIUL2_0_PORT98_FXIO_FXIO_D6_OUT |
        SIUL2_0_PORT99_FXIO_FXIO_D7_OUT |
        SIUL2_0_PORT100_LCU0_LCU0_OUT6_OUT |
        SIUL2_0_PORT101_EMAC_EMAC_MII_TXD3_OUT |
        SIUL2_0_PORT102_EMAC_EMAC_MII_TXD2_OUT |
        SIUL2_0_PORT103_EMAC_EMAC_MII_RMII_TXD_1_OUT |
        SIUL2_0_PORT104_FXIO_FXIO_D1_OUT |
        SIUL2_0_PORT106_LPSPI0_LPSPI0_SIN_OUT |
        SIUL2_0_PORT107_EMAC_EMAC_MII_RMII_TX_CLK_OUT |
        SIUL2_0_PORT108_EMAC_EMAC_MII_RMII_TX_EN_OUT |
        SIUL2_0_PORT109_EMAC_EMAC_PPS1_OUT |
        SIUL2_0_PORT110_EMAC_EMAC_PPS0_OUT |
        SIUL2_0_PORT111_EMAC_EMAC_PPS2_OUT */
        (uint16)( SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 112 - 127
        SIUL2_0_PORT113_LPSPI3_LPSPI3_PCS0_OUT |
        SIUL2_0_PORT116_LPSPI1_LPSPI1_PCS2_OUT |
        SIUL2_0_PORT117_LCU0_LCU0_OUT4_OUT |
        SIUL2_0_PORT119_HSE_HSE_TAMPER_LOOP_OUT0_OUT |
        SIUL2_0_PORT126_LCU0_LCU0_OUT8_OUT |
        SIUL2_0_PORT127_LCU0_LCU0_OUT9_OUT */
        (uint16)( SHL_PAD_U32(1U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 128 - 143
        SIUL2_0_PORT136_EMAC_EMAC_MII_RMII_MDC_OUT |
        SIUL2_0_PORT137_EMAC_EMAC_PPS3_OUT |
        SIUL2_0_PORT138_SYSTEM_CLKOUT_STANDBY_OUT |
        SIUL2_0_PORT143_CMP1_CMP1_RRT_OUT */
        (uint16)( SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 144 - 159
        SIUL2_0_PORT144_LPUART1_LPUART1_RTS_OUT */
        (uint16)( SHL_PAD_U32(0U)
                ),
        /* Pads 160 - 175
        SIUL2_0_PORT174_FXIO_FXIO_D3_OUT |
        SIUL2_0_PORT175_FCCU_FCCU_ERR1_OUT */
        (uint16)( SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 176 - 191
        SIUL2_0_PORT176_LPSPI3_LPSPI3_PCS0_OUT |
        SIUL2_0_PORT178_LPSPI3_LPSPI3_PCS1_OUT |
        SIUL2_0_PORT179_LPSPI3_LPSPI3_PCS2_OUT |
        SIUL2_0_PORT180_LPSPI3_LPSPI3_PCS3_OUT |
        SIUL2_0_PORT181_LPSPI1_LPSPI1_PCS0_OUT |
        SIUL2_0_PORT183_LPSPI3_LPSPI3_PCS3_OUT |
        SIUL2_0_PORT185_LPSPI2_LPSPI2_PCS2_OUT |
        SIUL2_0_PORT186_LPSPI2_LPSPI2_PCS3_OUT |
        SIUL2_0_PORT188_LPSPI0_LPSPI0_PCS0_OUT |
        SIUL2_0_PORT189_LPSPI3_LPSPI3_PCS1_OUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U)
                ),
        /* Pads 192 - 207 */
        (uint16)0x0000,
        /* Pads 208 - 223 */
        (uint16)0x0000,
        /* Pads 224 - 239 */
        (uint16)0x0000
    }
    ,
    /*  Mode PORT_ALT6_FUNC_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT2_LCU0_LCU0_OUT3_OUT |
        SIUL2_0_PORT3_LPUART0_LPUART0_TX_OUT |
        SIUL2_0_PORT6_LPSPI3_LPSPI3_PCS1_OUT |
        SIUL2_0_PORT7_FXIO_FXIO_D9_OUT |
        SIUL2_0_PORT9_LPSPI3_LPSPI3_PCS0_OUT |
        SIUL2_0_PORT14_FXIO_FXIO_D14_OUT */
        (uint16)( SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(14U)
                ),
        /* Pads 16 - 31
        SIUL2_0_PORT17_LPSPI3_LPSPI3_SOUT_OUT */
        (uint16)( SHL_PAD_U32(1U)
                ),
        /* Pads 32 - 47
        SIUL2_0_PORT35_LCU1_LCU1_OUT2_OUT |
        SIUL2_0_PORT42_LCU0_LCU0_OUT9_OUT |
        SIUL2_0_PORT44_LCU0_LCU0_OUT2_OUT */
        (uint16)( SHL_PAD_U32(3U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(12U)
                ),
        /* Pads 48 - 63
        SIUL2_0_PORT49_LPSPI3_LPSPI3_PCS0_OUT |
        SIUL2_0_PORT54_FXIO_FXIO_D15_OUT |
        SIUL2_0_PORT60_LCU1_LCU1_OUT11_OUT |
        SIUL2_0_PORT61_LCU1_LCU1_OUT10_OUT */
        (uint16)( SHL_PAD_U32(1U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U)
                ),
        /* Pads 64 - 79
        SIUL2_0_PORT64_EMIOS_0_EMIOS_0_CH_14_X_OUT |
        SIUL2_0_PORT65_EMIOS_0_EMIOS_0_CH_15_X_OUT |
        SIUL2_0_PORT66_TRACE_TRACE_ETM_CLKOUT_OUT |
        SIUL2_0_PORT67_QUADSPI_QUADSPI_PCSFA_OUT |
        SIUL2_0_PORT72_LPSPI0_LPSPI0_SCK_OUT |
        SIUL2_0_PORT73_LPSPI0_LPSPI0_SIN_OUT |
        SIUL2_0_PORT74_LCU1_LCU1_OUT11_OUT |
        SIUL2_0_PORT75_FXIO_FXIO_D19_OUT |
        SIUL2_0_PORT76_LCU1_LCU1_OUT9_OUT |
        SIUL2_0_PORT77_LCU1_LCU1_OUT8_OUT |
        SIUL2_0_PORT78_LCU1_LCU1_OUT1_OUT |
        SIUL2_0_PORT79_LCU1_LCU1_OUT0_OUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 80 - 95
        SIUL2_0_PORT80_FXIO_FXIO_D15_OUT |
        SIUL2_0_PORT81_FXIO_FXIO_D14_OUT |
        SIUL2_0_PORT82_LCU1_LCU1_OUT7_OUT |
        SIUL2_0_PORT83_LCU1_LCU1_OUT6_OUT |
        SIUL2_0_PORT84_LCU1_LCU1_OUT5_OUT |
        SIUL2_0_PORT85_LCU1_LCU1_OUT4_OUT |
        SIUL2_0_PORT87_LCU1_LCU1_OUT0_OUT |
        SIUL2_0_PORT88_LCU1_LCU1_OUT1_OUT |
        SIUL2_0_PORT89_LCU1_LCU1_OUT2_OUT |
        SIUL2_0_PORT90_LCU1_LCU1_OUT9_OUT |
        SIUL2_0_PORT91_LCU1_LCU1_OUT3_OUT |
        SIUL2_0_PORT92_LCU1_LCU1_OUT8_OUT |
        SIUL2_0_PORT95_LPUART1_LPUART1_DTR_B_OUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 96 - 111
        SIUL2_0_PORT96_FXIO_FXIO_D0_OUT |
        SIUL2_0_PORT97_FXIO_FXIO_D1_OUT |
        SIUL2_0_PORT98_LPUART3_LPUART3_TX_OUT |
        SIUL2_0_PORT99_LCU0_LCU0_OUT0_OUT |
        SIUL2_0_PORT101_FXIO_FXIO_D15_OUT |
        SIUL2_0_PORT102_FXIO_FXIO_D13_OUT |
        SIUL2_0_PORT103_TRACE_TRACE_ETM_D0_OUT |
        SIUL2_0_PORT104_EMIOS_0_EMIOS_0_CH_12_X_OUT |
        SIUL2_0_PORT105_EMIOS_0_EMIOS_0_CH_13_X_OUT |
        SIUL2_0_PORT106_SYSTEM_CLKOUT_RUN_OUT |
        SIUL2_0_PORT107_LPSPI0_LPSPI0_SCK_OUT |
        SIUL2_0_PORT108_LPSPI0_LPSPI0_SOUT_OUT |
        SIUL2_0_PORT110_CMP0_CMP0_RRT_OUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(14U)
                ),
        /* Pads 112 - 127
        SIUL2_0_PORT112_LPUART2_LPUART2_RTS_OUT |
        SIUL2_0_PORT113_FXIO_FXIO_D9_OUT |
        SIUL2_0_PORT116_LPSPI3_LPSPI3_SIN_OUT |
        SIUL2_0_PORT118_LCU0_LCU0_OUT5_OUT |
        SIUL2_0_PORT119_LCU0_LCU0_OUT10_OUT |
        SIUL2_0_PORT120_LCU0_LCU0_OUT11_OUT |
        SIUL2_0_PORT126_LPSPI5_LPSPI5_PCS3_OUT |
        SIUL2_0_PORT127_ETPU_A_ETPU_A_CH_8_OUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 128 - 143
        SIUL2_0_PORT132_FXIO_FXIO_D6_OUT |
        SIUL2_0_PORT133_FXIO_FXIO_D7_OUT |
        SIUL2_0_PORT135_LPSPI3_LPSPI3_SCK_OUT |
        SIUL2_0_PORT137_EMAC_EMAC_MII_RMII_TX_EN_OUT |
        SIUL2_0_PORT138_FXIO_FXIO_D4_OUT |
        SIUL2_0_PORT139_FXIO_FXIO_D5_OUT |
        SIUL2_0_PORT142_FXIO_FXIO_D7_OUT |
        SIUL2_0_PORT143_FXIO_FXIO_D2_OUT */
        (uint16)( SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 144 - 159
        SIUL2_0_PORT144_FXIO_FXIO_D3_OUT |
        SIUL2_0_PORT149_LPSPI4_LPSPI4_SIN_OUT |
        SIUL2_0_PORT151_LPSPI4_LPSPI4_PCS0_OUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U)
                ),
        /* Pads 160 - 175 */
        (uint16)0x0000,
        /* Pads 176 - 191
        SIUL2_0_PORT179_HSE_HSE_TAMPER_LOOP_OUT0_OUT |
        SIUL2_0_PORT180_CAN0_CAN0_TX_OUT |
        SIUL2_0_PORT185_LPSPI4_LPSPI4_PCS0_OUT |
        SIUL2_0_PORT186_LPSPI4_LPSPI4_PCS1_OUT |
        SIUL2_0_PORT187_LPSPI4_LPSPI4_PCS2_OUT |
        SIUL2_0_PORT188_LPSPI4_LPSPI4_PCS3_OUT |
        SIUL2_0_PORT191_FXIO_FXIO_D9_OUT */
        (uint16)( SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 192 - 207
        SIUL2_0_PORT204_LPSPI4_LPSPI4_PCS3_OUT */
        (uint16)( SHL_PAD_U32(12U)
                ),
        /* Pads 208 - 223 */
        (uint16)0x0000,
        /* Pads 224 - 239 */
        (uint16)0x0000
    }
    ,
    /*  Mode PORT_ALT7_FUNC_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT2_LPSPI5_LPSPI5_SIN_OUT |
        SIUL2_0_PORT3_LPSPI5_LPSPI5_SCK_OUT |
        SIUL2_0_PORT4_JTAG_JTAG_TMS_SWD_DIO_OUT |
        SIUL2_0_PORT5_SYSTEM_RESET_B_OUT |
        SIUL2_0_PORT10_JTAG_TRACENOETM_JTAG_TDO_TRACENOETM_SWO_OUT |
        SIUL2_0_PORT14_LPSPI5_LPSPI5_PCS1_OUT */
        (uint16)( SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(14U)
                ),
        /* Pads 16 - 31
        SIUL2_0_PORT17_FXIO_FXIO_D19_OUT |
        SIUL2_0_PORT26_EMAC_EMAC_PPS0_OUT |
        SIUL2_0_PORT31_TRGMUX_TRGMUX_OUT8_OUT */
        (uint16)( SHL_PAD_U32(1U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 32 - 47
        SIUL2_0_PORT32_HSE_HSE_TAMPER_LOOP_OUT0_OUT |
        SIUL2_0_PORT33_LCU1_LCU1_OUT4_OUT |
        SIUL2_0_PORT34_FXIO_FXIO_D18_OUT |
        SIUL2_0_PORT35_FXIO_FXIO_D17_OUT |
        SIUL2_0_PORT37_EMAC_EMAC_MII_RMII_MDC_OUT |
        SIUL2_0_PORT42_FXIO_FXIO_D27_OUT |
        SIUL2_0_PORT43_FXIO_FXIO_D26_OUT |
        SIUL2_0_PORT44_FXIO_FXIO_D25_OUT |
        SIUL2_0_PORT45_FXIO_FXIO_D24_OUT |
        SIUL2_0_PORT46_FXIO_FXIO_D23_OUT |
        SIUL2_0_PORT47_FXIO_FXIO_D22_OUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 48 - 63
        SIUL2_0_PORT48_FXIO_FXIO_D21_OUT |
        SIUL2_0_PORT49_FXIO_FXIO_D20_OUT |
        SIUL2_0_PORT50_TRGMUX_TRGMUX_OUT9_OUT |
        SIUL2_0_PORT51_TRGMUX_TRGMUX_OUT10_OUT |
        SIUL2_0_PORT52_TRGMUX_TRGMUX_OUT11_OUT |
        SIUL2_0_PORT53_TRGMUX_TRGMUX_OUT12_OUT |
        SIUL2_0_PORT54_TRGMUX_TRGMUX_OUT13_OUT |
        SIUL2_0_PORT55_TRGMUX_TRGMUX_OUT14_OUT |
        SIUL2_0_PORT60_EMAC_EMAC_PPS3_OUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(12U)
                ),
        /* Pads 64 - 79
        SIUL2_0_PORT64_EMAC_EMAC_MII_RMII_TX_CLK_OUT |
        SIUL2_0_PORT66_QUADSPI_QUADSPI_IOFA3_OUT |
        SIUL2_0_PORT72_FXIO_FXIO_D12_OUT |
        SIUL2_0_PORT73_FXIO_FXIO_D13_OUT |
        SIUL2_0_PORT75_LCU1_LCU1_OUT10_OUT |
        SIUL2_0_PORT78_FXIO_FXIO_D16_OUT |
        SIUL2_0_PORT79_LPI2C1_LPI2C1_SCL_OUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 80 - 95
        SIUL2_0_PORT80_LPI2C1_LPI2C1_SDA_OUT |
        SIUL2_0_PORT81_FXIO_FXIO_D2_OUT |
        SIUL2_0_PORT84_EMAC_EMAC_PPS0_OUT |
        SIUL2_0_PORT88_TRGMUX_TRGMUX_OUT15_OUT |
        SIUL2_0_PORT90_LPSPI4_LPSPI4_SIN_OUT |
        SIUL2_0_PORT91_LPSPI4_LPSPI4_SCK_OUT |
        SIUL2_0_PORT93_FXIO_FXIO_D3_OUT |
        SIUL2_0_PORT94_FXIO_FXIO_D23_OUT |
        SIUL2_0_PORT95_FXIO_FXIO_D24_OUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 96 - 111
        SIUL2_0_PORT96_TRGMUX_TRGMUX_OUT1_OUT |
        SIUL2_0_PORT97_TRGMUX_TRGMUX_OUT2_OUT |
        SIUL2_0_PORT98_LPSPI5_LPSPI5_SOUT_OUT |
        SIUL2_0_PORT100_LPSPI5_LPSPI5_PCS0_OUT |
        SIUL2_0_PORT101_LPSPI0_LPSPI0_PCS1_OUT |
        SIUL2_0_PORT102_LPSPI0_LPSPI0_PCS0_OUT |
        SIUL2_0_PORT103_QUADSPI_QUADSPI_IOFA1_OUT |
        SIUL2_0_PORT104_FXIO_FXIO_D11_OUT |
        SIUL2_0_PORT105_FXIO_FXIO_D10_OUT |
        SIUL2_0_PORT106_QUADSPI_QUADSPI_SCKFA_OUT |
        SIUL2_0_PORT107_QUADSPI_QUADSPI_IOFA0_OUT |
        SIUL2_0_PORT108_QUADSPI_QUADSPI_IOFA2_OUT |
        SIUL2_0_PORT110_SYSTEM_CLKOUT_RUN_OUT |
        SIUL2_0_PORT111_FXIO_FXIO_D10_OUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 112 - 127
        SIUL2_0_PORT113_EMAC_EMAC_PPS2_OUT */
        (uint16)( SHL_PAD_U32(1U)
                ),
        /* Pads 128 - 143
        SIUL2_0_PORT135_FXIO_FXIO_D11_OUT |
        SIUL2_0_PORT136_FXIO_FXIO_D8_OUT |
        SIUL2_0_PORT137_FXIO_FXIO_D11_OUT |
        SIUL2_0_PORT138_TRGMUX_TRGMUX_OUT4_OUT |
        SIUL2_0_PORT139_TRGMUX_TRGMUX_OUT5_OUT |
        SIUL2_0_PORT142_EMAC_EMAC_PPS1_OUT |
        SIUL2_0_PORT143_TRGMUX_TRGMUX_OUT6_OUT */
        (uint16)( SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 144 - 159
        SIUL2_0_PORT144_TRGMUX_TRGMUX_OUT7_OUT */
        (uint16)( SHL_PAD_U32(0U)
                ),
        /* Pads 160 - 175 */
        (uint16)0x0000,
        /* Pads 176 - 191
        SIUL2_0_PORT180_FXIO_FXIO_D4_OUT |
        SIUL2_0_PORT181_FXIO_FXIO_D5_OUT |
        SIUL2_0_PORT185_FXIO_FXIO_D6_OUT |
        SIUL2_0_PORT188_TRACE_TRACE_ETM_D5_OUT |
        SIUL2_0_PORT189_FXIO_FXIO_D8_OUT |
        SIUL2_0_PORT191_TRACE_TRACE_ETM_D3_OUT */
        (uint16)( SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 192 - 207
        SIUL2_0_PORT198_TRACE_TRACE_ETM_CLKOUT_OUT |
        SIUL2_0_PORT199_TRACE_TRACE_ETM_D0_OUT |
        SIUL2_0_PORT207_TRACE_TRACE_ETM_D1_OUT */
        (uint16)( SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 208 - 223
        SIUL2_0_PORT208_TRACE_TRACE_ETM_D2_OUT |
        SIUL2_0_PORT209_TRACE_TRACE_ETM_D4_OUT |
        SIUL2_0_PORT210_TRACE_TRACE_ETM_D6_OUT |
        SIUL2_0_PORT211_TRACE_TRACE_ETM_D7_OUT |
        SIUL2_0_PORT212_TRACE_TRACE_ETM_D8_OUT |
        SIUL2_0_PORT213_TRACE_TRACE_ETM_D9_OUT |
        SIUL2_0_PORT214_TRACE_TRACE_ETM_D10_OUT |
        SIUL2_0_PORT215_TRACE_TRACE_ETM_D11_OUT |
        SIUL2_0_PORT216_TRACE_TRACE_ETM_D12_OUT |
        SIUL2_0_PORT217_TRACE_TRACE_ETM_D13_OUT |
        SIUL2_0_PORT218_TRACE_TRACE_ETM_D14_OUT |
        SIUL2_0_PORT219_TRACE_TRACE_ETM_D15_OUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U)
                ),
        /* Pads 224 - 239
        SIUL2_0_PORT231_TRACE_TRACE_ETM_D10_OUT |
        SIUL2_0_PORT232_TRACE_TRACE_ETM_D11_OUT |
        SIUL2_0_PORT233_TRACE_TRACE_ETM_D12_OUT |
        SIUL2_0_PORT234_TRACE_TRACE_ETM_D13_OUT |
        SIUL2_0_PORT235_TRACE_TRACE_ETM_D14_OUT |
        SIUL2_0_PORT236_TRACE_TRACE_ETM_D15_OUT */
        (uint16)( SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U)
                )
    }
    ,
    /*  Mode PORT_ALT8_FUNC_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT2_ETPU_A_ETPU_A_CH_2_OUT |
        SIUL2_0_PORT6_ETPU_A_ETPU_A_CH_18_OUT |
        SIUL2_0_PORT8_CMP0_CMP0_OUT_OUT |
        SIUL2_0_PORT9_CMP1_CMP1_OUT_OUT |
        SIUL2_0_PORT14_ETPU_A_ETPU_A_CH_6_OUT */
        (uint16)( SHL_PAD_U32(2U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(14U)
                ),
        /* Pads 16 - 31
        SIUL2_0_PORT17_LPUART0_LPUART0_TX_OUT |
        SIUL2_0_PORT18_LCU0_LCU0_OUT0_OUT |
        SIUL2_0_PORT20_LCU0_LCU0_OUT2_OUT |
        SIUL2_0_PORT21_EMIOS_0_EMIOS_0_CH_4_X_OUT |
        SIUL2_0_PORT22_TRGMUX_TRGMUX_OUT3_OUT |
        SIUL2_0_PORT24_ETPU_B_ETPU_B_CH_8_OUT |
        SIUL2_0_PORT25_EMIOS_0_EMIOS_0_CH_8_X_OUT |
        SIUL2_0_PORT26_EMIOS_0_EMIOS_0_CH_9_X_OUT |
        SIUL2_0_PORT29_ZIPWIRE0_LFAST_0_EXT_REF_OUT |
        SIUL2_0_PORT30_EMIOS_0_EMIOS_0_CH_13_X_OUT |
        SIUL2_0_PORT31_EMIOS_0_EMIOS_0_CH_14_X_OUT */
        (uint16)( SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 32 - 47
        SIUL2_0_PORT32_ETPU_B_ETPU_B_CH_7_OUT |
        SIUL2_0_PORT35_EMAC_EMAC_MII_TXD3_OUT |
        SIUL2_0_PORT42_LPUART1_LPUART1_TX_OUT |
        SIUL2_0_PORT43_ETPU_A_ETPU_A_CH_0_OUT |
        SIUL2_0_PORT45_LPUART0_LPUART0_TX_OUT |
        SIUL2_0_PORT46_ETPU_A_ETPU_A_CH_9_OUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U)
                ),
        /* Pads 48 - 63
        SIUL2_0_PORT48_LPUART0_LPUART0_TX_OUT |
        SIUL2_0_PORT50_LPSPI5_LPSPI5_PCS2_OUT |
        SIUL2_0_PORT51_EMIOS_0_EMIOS_0_CH_15_X_OUT |
        SIUL2_0_PORT52_LPSPI5_LPSPI5_PCS3_OUT |
        SIUL2_0_PORT53_EMIOS_0_EMIOS_0_CH_17_X_OUT |
        SIUL2_0_PORT55_EMIOS_0_EMIOS_0_CH_19_X_OUT |
        SIUL2_0_PORT57_ETPU_A_ETPU_A_CH_31_OUT |
        SIUL2_0_PORT58_LPSPI2_LPSPI2_PCS3_OUT |
        SIUL2_0_PORT59_LPUART1_LPUART1_TX_OUT |
        SIUL2_0_PORT60_EMAC_EMAC_MII_TXD3_OUT |
        SIUL2_0_PORT61_EMAC_EMAC_MII_RMII_TXD_1_OUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U)
                ),
        /* Pads 64 - 79
        SIUL2_0_PORT64_ETPU_B_ETPU_B_CH_26_OUT |
        SIUL2_0_PORT65_TRACE_TRACE_ETM_CLKOUT_OUT |
        SIUL2_0_PORT72_ETPU_A_ETPU_A_CH_22_OUT |
        SIUL2_0_PORT75_ETPU_B_ETPU_B_CH_19_OUT |
        SIUL2_0_PORT77_LPUART2_LPUART2_TX_OUT |
        SIUL2_0_PORT79_FXIO_FXIO_D18_OUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 80 - 95
        SIUL2_0_PORT80_EMIOS_0_EMIOS_0_CH_9_X_OUT |
        SIUL2_0_PORT81_QUADSPI_QUADSPI_IOFA7_OUT |
        SIUL2_0_PORT82_EMAC_EMAC_MII_TXD2_OUT |
        SIUL2_0_PORT84_CMP0_CMP0_RRT_OUT |
        SIUL2_0_PORT85_CAN0_CAN0_TX_OUT |
        SIUL2_0_PORT87_ADC1_ADC1_MA_2_OUT |
        SIUL2_0_PORT88_CAN1_CAN1_TX_OUT |
        SIUL2_0_PORT89_ETPU_B_ETPU_B_CH_20_OUT |
        SIUL2_0_PORT90_ETPU_B_ETPU_B_CH_18_OUT |
        SIUL2_0_PORT91_ETPU_A_ETPU_A_CH_14_OUT |
        SIUL2_0_PORT92_ETPU_B_ETPU_B_CH_5_OUT |
        SIUL2_0_PORT93_ETPU_A_ETPU_A_CH_21_OUT |
        SIUL2_0_PORT95_ETPU_A_ETPU_A_CH_17_OUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 96 - 111
        SIUL2_0_PORT96_ETPU_B_ETPU_B_CH_17_OUT |
        SIUL2_0_PORT97_LPUART1_LPUART1_TX_OUT |
        SIUL2_0_PORT98_ETPU_A_ETPU_A_CH_10_OUT |
        SIUL2_0_PORT99_ETPU_A_ETPU_A_CH_11_OUT |
        SIUL2_0_PORT100_ETPU_A_ETPU_A_CH_6_OUT |
        SIUL2_0_PORT101_ETPU_A_ETPU_A_CH_27_OUT |
        SIUL2_0_PORT102_ETPU_A_ETPU_A_CH_26_OUT |
        SIUL2_0_PORT104_QUADSPI_QUADSPI_IOFA6_OUT |
        SIUL2_0_PORT105_QUADSPI_QUADSPI_IOFA5_OUT |
        SIUL2_0_PORT106_ETPU_B_ETPU_B_CH_25_OUT |
        SIUL2_0_PORT107_ETPU_B_ETPU_B_CH_24_OUT |
        SIUL2_0_PORT110_CAN4_CAN4_TX_OUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(14U)
                ),
        /* Pads 112 - 127
        SIUL2_0_PORT112_LPUART0_LPUART0_TX_OUT |
        SIUL2_0_PORT114_EMIOS_0_EMIOS_0_CH_15_X_OUT |
        SIUL2_0_PORT116_ETPU_B_ETPU_B_CH_15_OUT |
        SIUL2_0_PORT117_ETPU_A_ETPU_A_CH_7_OUT |
        SIUL2_0_PORT118_ETPU_B_ETPU_B_CH_0_OUT |
        SIUL2_0_PORT119_ETPU_A_ETPU_A_CH_4_OUT |
        SIUL2_0_PORT120_ETPU_A_ETPU_A_CH_1_OUT |
        SIUL2_0_PORT121_EMIOS_0_EMIOS_0_CH_1_X_OUT |
        SIUL2_0_PORT126_CAN1_CAN1_TX_OUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(14U)
                ),
        /* Pads 128 - 143
        SIUL2_0_PORT128_ETPU_A_ETPU_A_CH_1_OUT |
        SIUL2_0_PORT129_LPUART3_LPUART3_TX_OUT |
        SIUL2_0_PORT133_TRGMUX_TRGMUX_OUT0_OUT |
        SIUL2_0_PORT135_ETPU_A_ETPU_A_CH_16_OUT |
        SIUL2_0_PORT138_LCU0_LCU0_OUT5_OUT |
        SIUL2_0_PORT139_LPUART0_LPUART0_TX_OUT |
        SIUL2_0_PORT142_LPUART1_LPUART1_TX_OUT |
        SIUL2_0_PORT143_ETPU_B_ETPU_B_CH_10_OUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 144 - 159
        SIUL2_0_PORT144_LCU0_LCU0_OUT3_OUT |
        SIUL2_0_PORT147_ETPU_A_ETPU_A_CH_9_OUT |
        SIUL2_0_PORT148_EMIOS_0_EMIOS_0_CH_2_X_OUT |
        SIUL2_0_PORT151_EMIOS_0_EMIOS_0_CH_4_X_OUT |
        SIUL2_0_PORT154_LPSPI1_LPSPI1_PCS5_OUT |
        SIUL2_0_PORT155_ETPU_B_ETPU_B_CH_28_OUT |
        SIUL2_0_PORT156_ETPU_B_ETPU_B_CH_29_OUT |
        SIUL2_0_PORT157_EMIOS_0_EMIOS_0_CH_5_X_OUT |
        SIUL2_0_PORT159_EMIOS_0_EMIOS_0_CH_6_X_OUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 160 - 175
        SIUL2_0_PORT160_LPUART1_LPUART1_TX_OUT |
        SIUL2_0_PORT161_EMIOS_0_EMIOS_0_CH_16_X_OUT |
        SIUL2_0_PORT162_LPUART2_LPUART2_TX_OUT |
        SIUL2_0_PORT163_EMIOS_0_EMIOS_0_CH_0_X_OUT |
        SIUL2_0_PORT164_EMIOS_0_EMIOS_0_CH_1_X_OUT |
        SIUL2_0_PORT165_EMIOS_0_EMIOS_0_CH_2_X_OUT |
        SIUL2_0_PORT166_LPI2C1_LPI2C1_SDA_OUT |
        SIUL2_0_PORT168_CAN2_CAN2_TX_OUT |
        SIUL2_0_PORT169_EMIOS_0_EMIOS_0_CH_5_X_OUT |
        SIUL2_0_PORT170_EMIOS_0_EMIOS_0_CH_18_X_OUT |
        SIUL2_0_PORT171_EMIOS_0_EMIOS_0_CH_19_X_OUT |
        SIUL2_0_PORT172_LPUART2_LPUART2_TX_OUT |
        SIUL2_0_PORT174_CAN0_CAN0_TX_OUT |
        SIUL2_0_PORT175_ETPU_A_ETPU_A_CH_30_OUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 176 - 191
        SIUL2_0_PORT176_ETPU_A_ETPU_A_CH_31_OUT |
        SIUL2_0_PORT178_LPUART3_LPUART3_TX_OUT |
        SIUL2_0_PORT179_EMIOS_0_EMIOS_0_CH_5_X_OUT |
        SIUL2_0_PORT180_LPUART0_LPUART0_TX_OUT |
        SIUL2_0_PORT181_ETPU_B_ETPU_B_CH_24_OUT |
        SIUL2_0_PORT183_LPUART1_LPUART1_TX_OUT |
        SIUL2_0_PORT184_EMIOS_0_EMIOS_0_CH_8_X_OUT |
        SIUL2_0_PORT185_MSC0_DSPI_MSC0_PCS_0_OUT |
        SIUL2_0_PORT186_EMIOS_0_EMIOS_0_CH_10_X_OUT |
        SIUL2_0_PORT187_MSC0_DSPI_MSC0_PCS_0_OUT |
        SIUL2_0_PORT189_EMIOS_0_EMIOS_0_CH_13_X_OUT |
        SIUL2_0_PORT190_EMIOS_0_EMIOS_0_CH_14_X_OUT |
        SIUL2_0_PORT191_EMIOS_0_EMIOS_0_CH_15_X_OUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 192 - 207
        SIUL2_0_PORT192_EMIOS_0_EMIOS_0_CH_6_X_OUT |
        SIUL2_0_PORT193_EMIOS_0_EMIOS_0_CH_17_X_OUT |
        SIUL2_0_PORT194_ETPU_B_ETPU_B_CH_30_OUT |
        SIUL2_0_PORT195_EMIOS_0_EMIOS_0_CH_19_X_OUT |
        SIUL2_0_PORT196_ETPU_A_ETPU_A_CH_26_OUT |
        SIUL2_0_PORT197_ETPU_A_ETPU_A_CH_27_OUT |
        SIUL2_0_PORT199_EMIOS_0_EMIOS_0_CH_23_X_OUT |
        SIUL2_0_PORT201_EMIOS_0_EMIOS_0_CH_23_X_OUT |
        SIUL2_0_PORT202_EMIOS_0_EMIOS_0_CH_7_X_OUT |
        SIUL2_0_PORT203_EMIOS_0_EMIOS_0_CH_16_X_OUT |
        SIUL2_0_PORT204_EMIOS_0_EMIOS_0_CH_18_X_OUT |
        SIUL2_0_PORT206_ETPU_A_ETPU_A_CH_25_OUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(14U)
                ),
        /* Pads 208 - 223
        SIUL2_0_PORT212_CAN0_CAN0_TX_OUT |
        SIUL2_0_PORT218_CAN1_CAN1_TX_OUT */
        (uint16)( SHL_PAD_U32(4U) |
                  SHL_PAD_U32(10U)
                ),
        /* Pads 224 - 239
        SIUL2_0_PORT232_LPUART2_LPUART2_TX_OUT |
        SIUL2_0_PORT234_LPUART3_LPUART3_TX_OUT */
        (uint16)( SHL_PAD_U32(8U) |
                  SHL_PAD_U32(10U)
                )
    }
    ,
    /*  Mode PORT_ALT9_FUNC_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT2_LCU0_LCU0_OUT0_OUT |
        SIUL2_0_PORT6_LCU1_LCU1_OUT0_OUT |
        SIUL2_0_PORT8_ETPU_A_ETPU_A_CH_5_OUT |
        SIUL2_0_PORT9_LPSPI1_LPSPI1_PCS2_OUT |
        SIUL2_0_PORT14_ETPU_B_ETPU_B_CH_9_OUT */
        (uint16)( SHL_PAD_U32(2U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(14U)
                ),
        /* Pads 16 - 31
        SIUL2_0_PORT17_ETPU_A_ETPU_A_CH_8_OUT |
        SIUL2_0_PORT18_ETPU_B_ETPU_B_CH_1_OUT |
        SIUL2_0_PORT19_LCU0_LCU0_OUT1_OUT |
        SIUL2_0_PORT20_ETPU_B_ETPU_B_CH_4_OUT |
        SIUL2_0_PORT21_ETPU_B_ETPU_B_CH_11_OUT |
        SIUL2_0_PORT22_SYSTEM_CLKOUT_STANDBY_OUT |
        SIUL2_0_PORT23_LPI2C0_LPI2C0_SCLS_OUT |
        SIUL2_0_PORT24_LCU0_LCU0_OUT8_OUT |
        SIUL2_0_PORT25_ETPU_B_ETPU_B_CH_9_OUT |
        SIUL2_0_PORT29_EMAC_EMAC_MII_RMII_MDIO_OUT |
        SIUL2_0_PORT31_ETPU_B_ETPU_B_CH_28_OUT */
        (uint16)( SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 32 - 47
        SIUL2_0_PORT32_LCU1_LCU1_OUT8_OUT |
        SIUL2_0_PORT42_TRACE_EVTO_1_OUT |
        SIUL2_0_PORT43_EMIOS_0_EMIOS_0_CH_9_X_OUT |
        SIUL2_0_PORT44_ETPU_B_ETPU_B_CH_2_OUT |
        SIUL2_0_PORT45_ETPU_B_ETPU_B_CH_4_OUT |
        SIUL2_0_PORT47_LPUART3_LPUART3_TX_OUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 48 - 63
        SIUL2_0_PORT49_ETPU_B_ETPU_B_CH_16_OUT |
        SIUL2_0_PORT50_EMIOS_0_EMIOS_0_CH_15_X_OUT |
        SIUL2_0_PORT52_ETPU_A_ETPU_A_CH_24_OUT |
        SIUL2_0_PORT53_ETPU_A_ETPU_A_CH_25_OUT |
        SIUL2_0_PORT55_ETPU_A_ETPU_A_CH_30_OUT |
        SIUL2_0_PORT56_LPSPI2_LPSPI2_PCS2_OUT |
        SIUL2_0_PORT57_ETPU_B_ETPU_B_CH_21_OUT |
        SIUL2_0_PORT59_EMIOS_0_EMIOS_0_CH_23_X_OUT |
        SIUL2_0_PORT61_EMAC_EMAC_MII_TXD2_OUT */
        (uint16)( SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(13U)
                ),
        /* Pads 64 - 79
        SIUL2_0_PORT64_ETPU_A_ETPU_A_CH_18_OUT |
        SIUL2_0_PORT72_LCU1_LCU1_OUT4_OUT |
        SIUL2_0_PORT73_ETPU_A_ETPU_A_CH_13_OUT |
        SIUL2_0_PORT74_LPUART3_LPUART3_TX_OUT |
        SIUL2_0_PORT75_ETPU_B_ETPU_B_CH_6_OUT |
        SIUL2_0_PORT77_LPSPI2_LPSPI2_PCS2_OUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(13U)
                ),
        /* Pads 80 - 95
        SIUL2_0_PORT81_ETPU_A_ETPU_A_CH_29_OUT |
        SIUL2_0_PORT82_LPSPI2_LPSPI2_PCS3_OUT |
        SIUL2_0_PORT83_EMAC_EMAC_MII_RMII_TXD_0_OUT |
        SIUL2_0_PORT84_ETPU_B_ETPU_B_CH_30_OUT |
        SIUL2_0_PORT85_ETPU_B_ETPU_B_CH_31_OUT |
        SIUL2_0_PORT87_ETPU_A_ETPU_A_CH_15_OUT |
        SIUL2_0_PORT88_ETPU_B_ETPU_B_CH_21_OUT |
        SIUL2_0_PORT89_ETPU_B_ETPU_B_CH_8_OUT |
        SIUL2_0_PORT90_ADC1_ADC1_MA_1_OUT |
        SIUL2_0_PORT91_LCU1_LCU1_OUT10_OUT |
        SIUL2_0_PORT92_LCU1_LCU1_OUT7_OUT |
        SIUL2_0_PORT93_LCU1_LCU1_OUT5_OUT |
        SIUL2_0_PORT94_ETPU_A_ETPU_A_CH_19_OUT |
        SIUL2_0_PORT95_LCU1_LCU1_OUT1_OUT */
        (uint16)( SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 96 - 111
        SIUL2_0_PORT97_LPUART0_LPUART0_RTS_OUT |
        SIUL2_0_PORT98_LCU0_LCU0_OUT5_OUT |
        SIUL2_0_PORT99_LCU0_LCU0_OUT4_OUT |
        SIUL2_0_PORT100_FLEXPWM_0_PWM_0_A_3_OUT |
        SIUL2_0_PORT101_ETPU_B_ETPU_B_CH_16_OUT |
        SIUL2_0_PORT102_ETPU_B_ETPU_B_CH_15_OUT |
        SIUL2_0_PORT104_ETPU_A_ETPU_A_CH_28_OUT |
        SIUL2_0_PORT105_LPUART2_LPUART2_TX_OUT |
        SIUL2_0_PORT106_ETPU_A_ETPU_A_CH_17_OUT |
        SIUL2_0_PORT107_ETPU_A_ETPU_A_CH_14_OUT */
        (uint16)( SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U)
                ),
        /* Pads 112 - 127
        SIUL2_0_PORT114_ETPU_B_ETPU_B_CH_25_OUT |
        SIUL2_0_PORT115_ETPU_B_ETPU_B_CH_27_OUT |
        SIUL2_0_PORT117_LCU0_LCU0_OUT10_OUT |
        SIUL2_0_PORT118_FLEXPWM_0_PWM_0_B_3_OUT |
        SIUL2_0_PORT119_LCU0_LCU0_OUT2_OUT |
        SIUL2_0_PORT121_ETPU_A_ETPU_A_CH_15_OUT |
        SIUL2_0_PORT126_ETPU_A_ETPU_A_CH_16_OUT */
        (uint16)( SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(14U)
                ),
        /* Pads 128 - 143
        SIUL2_0_PORT128_ETPU_B_ETPU_B_CH_4_OUT |
        SIUL2_0_PORT129_LPUART1_LPUART1_DTR_B_OUT |
        SIUL2_0_PORT132_LCU0_LCU0_OUT7_OUT |
        SIUL2_0_PORT133_LCU0_LCU0_OUT6_OUT |
        SIUL2_0_PORT135_EMIOS_0_EMIOS_0_CH_11_X_OUT |
        SIUL2_0_PORT138_ETPU_B_ETPU_B_CH_23_OUT |
        SIUL2_0_PORT139_LCU0_LCU0_OUT4_OUT |
        SIUL2_0_PORT143_ETPU_A_ETPU_A_CH_0_OUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 144 - 159
        SIUL2_0_PORT144_ETPU_B_ETPU_B_CH_8_OUT |
        SIUL2_0_PORT148_ETPU_B_ETPU_B_CH_3_OUT |
        SIUL2_0_PORT149_ETPU_B_ETPU_B_CH_6_OUT |
        SIUL2_0_PORT154_LPSPI2_LPSPI2_PCS3_OUT |
        SIUL2_0_PORT155_ETPU_A_ETPU_A_CH_20_OUT |
        SIUL2_0_PORT156_ETPU_A_ETPU_A_CH_21_OUT |
        SIUL2_0_PORT157_ETPU_B_ETPU_B_CH_7_OUT |
        SIUL2_0_PORT158_ETPU_B_ETPU_B_CH_10_OUT |
        SIUL2_0_PORT159_ETPU_A_ETPU_A_CH_31_OUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 160 - 175
        SIUL2_0_PORT160_EMIOS_0_EMIOS_0_CH_7_X_OUT |
        SIUL2_0_PORT161_ETPU_A_ETPU_A_CH_29_OUT |
        SIUL2_0_PORT162_EMIOS_0_EMIOS_0_CH_23_X_OUT |
        SIUL2_0_PORT163_ETPU_A_ETPU_A_CH_28_OUT |
        SIUL2_0_PORT164_ETPU_B_ETPU_B_CH_12_OUT |
        SIUL2_0_PORT165_ETPU_A_ETPU_A_CH_27_OUT |
        SIUL2_0_PORT167_ETPU_B_ETPU_B_CH_17_OUT |
        SIUL2_0_PORT168_EMIOS_0_EMIOS_0_CH_4_X_OUT |
        SIUL2_0_PORT169_ETPU_B_ETPU_B_CH_23_OUT |
        SIUL2_0_PORT170_ETPU_B_ETPU_B_CH_24_OUT |
        SIUL2_0_PORT171_ETPU_B_ETPU_B_CH_25_OUT |
        SIUL2_0_PORT173_EMIOS_0_EMIOS_0_CH_21_X_OUT |
        SIUL2_0_PORT174_ETPU_A_ETPU_A_CH_28_OUT |
        SIUL2_0_PORT175_ETPU_B_ETPU_B_CH_1_OUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 176 - 191
        SIUL2_0_PORT176_ETPU_B_ETPU_B_CH_2_OUT |
        SIUL2_0_PORT177_ETPU_B_ETPU_B_CH_22_OUT |
        SIUL2_0_PORT178_ETPU_B_ETPU_B_CH_26_OUT |
        SIUL2_0_PORT179_ETPU_B_ETPU_B_CH_23_OUT |
        SIUL2_0_PORT180_ETPU_A_ETPU_A_CH_29_OUT |
        SIUL2_0_PORT181_ETPU_A_ETPU_A_CH_14_OUT |
        SIUL2_0_PORT183_CMP0_CMP0_OUT_OUT |
        SIUL2_0_PORT185_EMIOS_0_EMIOS_0_CH_9_X_OUT |
        SIUL2_0_PORT186_ETPU_B_ETPU_B_CH_2_OUT |
        SIUL2_0_PORT187_LPUART3_LPUART3_TX_OUT |
        SIUL2_0_PORT190_ETPU_B_ETPU_B_CH_31_OUT |
        SIUL2_0_PORT191_EMAC_EMAC_MII_RMII_TX_EN_OUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 192 - 207
        SIUL2_0_PORT192_ETPU_A_ETPU_A_CH_8_OUT |
        SIUL2_0_PORT193_ETPU_A_ETPU_A_CH_13_OUT |
        SIUL2_0_PORT194_ETPU_A_ETPU_A_CH_1_OUT |
        SIUL2_0_PORT195_TRACE_EVTO_0_OUT |
        SIUL2_0_PORT196_ETPU_B_ETPU_B_CH_15_OUT |
        SIUL2_0_PORT197_ETPU_B_ETPU_B_CH_16_OUT |
        SIUL2_0_PORT200_LPI2C0_LPI2C0_SCL_OUT |
        SIUL2_0_PORT201_ETPU_A_ETPU_A_CH_24_OUT |
        SIUL2_0_PORT202_ETPU_A_ETPU_A_CH_15_OUT |
        SIUL2_0_PORT203_ETPU_A_ETPU_A_CH_16_OUT |
        SIUL2_0_PORT204_ETPU_A_ETPU_A_CH_26_OUT |
        SIUL2_0_PORT205_LPI2C0_LPI2C0_SDA_OUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U)
                ),
        /* Pads 208 - 223 */
        (uint16)0x0000,
        /* Pads 224 - 239 */
        (uint16)0x0000
    }
    ,
    /*  Mode PORT_ALT10_FUNC_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT2_FLEXPWM_0_PWM_0_B_0_OUT |
        SIUL2_0_PORT6_FLEXPWM_1_PWM_1_B_0_OUT |
        SIUL2_0_PORT7_ETPU_A_ETPU_A_CH_20_OUT |
        SIUL2_0_PORT8_ETPU_B_ETPU_B_CH_0_OUT |
        SIUL2_0_PORT9_ETPU_A_ETPU_A_CH_12_OUT */
        (uint16)( SHL_PAD_U32(2U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U)
                ),
        /* Pads 16 - 31
        SIUL2_0_PORT17_EMIOS_0_EMIOS_0_CH_10_X_OUT |
        SIUL2_0_PORT18_ETPU_A_ETPU_A_CH_3_OUT |
        SIUL2_0_PORT20_ETPU_A_ETPU_A_CH_5_OUT |
        SIUL2_0_PORT21_ETPU_A_ETPU_A_CH_1_OUT |
        SIUL2_0_PORT23_ETPU_A_ETPU_A_CH_24_OUT |
        SIUL2_0_PORT25_LCU0_LCU0_OUT9_OUT */
        (uint16)( SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(9U)
                ),
        /* Pads 32 - 47
        SIUL2_0_PORT32_FLEXPWM_1_PWM_1_X_0_OUT |
        SIUL2_0_PORT33_ETPU_B_ETPU_B_CH_9_OUT |
        SIUL2_0_PORT35_LPUART1_LPUART1_TX_OUT |
        SIUL2_0_PORT45_LCU0_LCU0_OUT9_OUT |
        SIUL2_0_PORT47_ETPU_B_ETPU_B_CH_13_OUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 48 - 63
        SIUL2_0_PORT48_ETPU_B_ETPU_B_CH_14_OUT |
        SIUL2_0_PORT49_ETPU_A_ETPU_A_CH_5_OUT |
        SIUL2_0_PORT50_ETPU_B_ETPU_B_CH_29_OUT |
        SIUL2_0_PORT52_ETPU_B_ETPU_B_CH_13_OUT |
        SIUL2_0_PORT53_ETPU_B_ETPU_B_CH_14_OUT |
        SIUL2_0_PORT55_ETPU_B_ETPU_B_CH_20_OUT |
        SIUL2_0_PORT61_LPUART2_LPUART2_TX_OUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(13U)
                ),
        /* Pads 64 - 79
        SIUL2_0_PORT64_TRACE_TRACE_ETM_D0_OUT |
        SIUL2_0_PORT72_FLEXPWM_1_PWM_1_B_2_OUT |
        SIUL2_0_PORT73_FLEXPWM_1_PWM_1_A_3_OUT |
        SIUL2_0_PORT74_ETPU_A_ETPU_A_CH_23_OUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U)
                ),
        /* Pads 80 - 95
        SIUL2_0_PORT81_ETPU_B_ETPU_B_CH_19_OUT |
        SIUL2_0_PORT83_LPUART3_LPUART3_TX_OUT |
        SIUL2_0_PORT84_ETPU_A_ETPU_A_CH_22_OUT |
        SIUL2_0_PORT85_ETPU_A_ETPU_A_CH_23_OUT |
        SIUL2_0_PORT87_EMIOS_0_EMIOS_0_CH_12_X_OUT |
        SIUL2_0_PORT88_ETPU_A_ETPU_A_CH_12_OUT |
        SIUL2_0_PORT89_ADC0_ADC0_MA_2_OUT |
        SIUL2_0_PORT90_EMIOS_0_EMIOS_0_CH_5_X_OUT |
        SIUL2_0_PORT91_FLEXPWM_1_PWM_1_X_2_OUT |
        SIUL2_0_PORT92_FLEXPWM_1_PWM_1_B_3_OUT |
        SIUL2_0_PORT93_FLEXPWM_1_PWM_1_A_2_OUT |
        SIUL2_0_PORT94_LCU1_LCU1_OUT3_OUT |
        SIUL2_0_PORT95_FLEXPWM_1_PWM_1_A_0_OUT */
        (uint16)( SHL_PAD_U32(1U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 96 - 111
        SIUL2_0_PORT96_ETPU_A_ETPU_A_CH_7_OUT |
        SIUL2_0_PORT97_ETPU_B_ETPU_B_CH_12_OUT |
        SIUL2_0_PORT98_FLEXPWM_0_PWM_0_A_2_OUT |
        SIUL2_0_PORT99_FLEXPWM_0_PWM_0_B_2_OUT |
        SIUL2_0_PORT100_EMIOS_0_EMIOS_0_CH_23_X_OUT |
        SIUL2_0_PORT101_TRGMUX_TRGMUX_OUT15_OUT |
        SIUL2_0_PORT104_ETPU_B_ETPU_B_CH_18_OUT |
        SIUL2_0_PORT105_ETPU_B_ETPU_B_CH_27_OUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U)
                ),
        /* Pads 112 - 127
        SIUL2_0_PORT114_ETPU_A_ETPU_A_CH_17_OUT |
        SIUL2_0_PORT115_ETPU_A_ETPU_A_CH_19_OUT |
        SIUL2_0_PORT116_ETPU_B_ETPU_B_CH_3_OUT |
        SIUL2_0_PORT118_LCU0_LCU0_OUT7_OUT |
        SIUL2_0_PORT119_FLEXPWM_0_PWM_0_B_1_OUT |
        SIUL2_0_PORT120_LCU0_LCU0_OUT1_OUT |
        SIUL2_0_PORT121_ETPU_B_ETPU_B_CH_10_OUT */
        (uint16)( SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U)
                ),
        /* Pads 128 - 143
        SIUL2_0_PORT128_LCU0_LCU0_OUT11_OUT |
        SIUL2_0_PORT129_ETPU_A_ETPU_A_CH_2_OUT |
        SIUL2_0_PORT132_ETPU_B_ETPU_B_CH_6_OUT |
        SIUL2_0_PORT133_LPSPI1_LPSPI1_PCS3_OUT |
        SIUL2_0_PORT135_ADC0_ADC0_MA_0_OUT |
        SIUL2_0_PORT138_ETPU_A_ETPU_A_CH_10_OUT |
        SIUL2_0_PORT139_LPSPI1_LPSPI1_PCS4_OUT |
        SIUL2_0_PORT143_LCU1_LCU1_OUT8_OUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 144 - 159
        SIUL2_0_PORT144_ETPU_A_ETPU_A_CH_6_OUT |
        SIUL2_0_PORT149_PG_EXTWAKE_OUT |
        SIUL2_0_PORT154_ETPU_A_ETPU_A_CH_0_OUT |
        SIUL2_0_PORT155_EMIOS_0_EMIOS_0_CH_4_X_OUT |
        SIUL2_0_PORT159_ETPU_B_ETPU_B_CH_11_OUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 160 - 175
        SIUL2_0_PORT160_ETPU_A_ETPU_A_CH_30_OUT |
        SIUL2_0_PORT161_ETPU_B_ETPU_B_CH_17_OUT |
        SIUL2_0_PORT162_ETPU_B_ETPU_B_CH_11_OUT |
        SIUL2_0_PORT168_ETPU_B_ETPU_B_CH_22_OUT |
        SIUL2_0_PORT172_EMIOS_0_EMIOS_0_CH_20_X_OUT |
        SIUL2_0_PORT173_ETPU_B_ETPU_B_CH_27_OUT |
        SIUL2_0_PORT174_ETPU_B_ETPU_B_CH_18_OUT |
        SIUL2_0_PORT175_ETPU_B_ETPU_B_CH_20_OUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 176 - 191
        SIUL2_0_PORT176_ETPU_B_ETPU_B_CH_21_OUT |
        SIUL2_0_PORT178_ETPU_A_ETPU_A_CH_18_OUT |
        SIUL2_0_PORT180_ETPU_B_ETPU_B_CH_0_OUT |
        SIUL2_0_PORT181_LCU1_LCU1_OUT0_OUT |
        SIUL2_0_PORT183_ETPU_B_ETPU_B_CH_7_OUT |
        SIUL2_0_PORT185_TRACE_EVTO_0_OUT |
        SIUL2_0_PORT189_LPI2C1_LPI2C1_SCL_OUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(13U)
                ),
        /* Pads 192 - 207
        SIUL2_0_PORT194_ETPU_A_ETPU_A_CH_22_OUT |
        SIUL2_0_PORT195_ETPU_B_ETPU_B_CH_31_OUT |
        SIUL2_0_PORT196_LCU0_LCU0_OUT2_OUT |
        SIUL2_0_PORT197_LCU0_LCU0_OUT3_OUT |
        SIUL2_0_PORT200_ETPU_A_ETPU_A_CH_25_OUT |
        SIUL2_0_PORT204_TRACE_EVTO_1_OUT |
        SIUL2_0_PORT205_ETPU_B_ETPU_B_CH_28_OUT */
        (uint16)( SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U)
                ),
        /* Pads 208 - 223 */
        (uint16)0x0000,
        /* Pads 224 - 239 */
        (uint16)0x0000
    }
    ,
    /*  Mode PORT_ALT11_FUNC_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT2_EMIOS_0_EMIOS_0_CH_19_X_OUT |
        SIUL2_0_PORT3_ETPU_A_ETPU_A_CH_3_OUT |
        SIUL2_0_PORT6_EMIOS_0_EMIOS_0_CH_13_X_OUT |
        SIUL2_0_PORT7_LCU1_LCU1_OUT2_OUT |
        SIUL2_0_PORT8_LCU0_LCU0_OUT8_OUT |
        SIUL2_0_PORT9_ETPU_B_ETPU_B_CH_1_OUT */
        (uint16)( SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U)
                ),
        /* Pads 16 - 31
        SIUL2_0_PORT19_ETPU_A_ETPU_A_CH_4_OUT |
        SIUL2_0_PORT21_LCU1_LCU1_OUT9_OUT |
        SIUL2_0_PORT23_ETPU_B_ETPU_B_CH_13_OUT |
        SIUL2_0_PORT25_PG_EXTWAKE_OUT */
        (uint16)( SHL_PAD_U32(3U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(9U)
                ),
        /* Pads 32 - 47
        SIUL2_0_PORT32_MSC0_DSPI_MSC0_PCS_0_OUT |
        SIUL2_0_PORT33_LCU1_LCU1_OUT9_OUT |
        SIUL2_0_PORT44_LCU0_LCU0_OUT8_OUT |
        SIUL2_0_PORT46_LCU0_LCU0_OUT11_OUT |
        SIUL2_0_PORT47_LCU0_LCU0_OUT2_OUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 48 - 63
        SIUL2_0_PORT48_ETPU_B_ETPU_B_CH_1_OUT |
        SIUL2_0_PORT49_ETPU_A_ETPU_A_CH_7_OUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U)
                ),
        /* Pads 64 - 79
        SIUL2_0_PORT72_ADC0_ADC0_MA_1_OUT |
        SIUL2_0_PORT73_EMIOS_0_EMIOS_0_CH_8_X_OUT |
        SIUL2_0_PORT74_FLEXPWM_1_PWM_1_X_3_OUT */
        (uint16)( SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U)
                ),
        /* Pads 80 - 95
        SIUL2_0_PORT81_TRACE_TRACE_ETM_D3_OUT |
        SIUL2_0_PORT85_TRACE_EVTO_1_OUT |
        SIUL2_0_PORT87_LPSPI4_LPSPI4_PCS2_OUT |
        SIUL2_0_PORT88_LPSPI4_LPSPI4_PCS3_OUT |
        SIUL2_0_PORT91_MSC0_DSPI_MSC0_SOUT_OUT |
        SIUL2_0_PORT92_MSC0_DSPI_MSC0_PCS_1_OUT |
        SIUL2_0_PORT93_EMIOS_0_EMIOS_0_CH_10_X_OUT |
        SIUL2_0_PORT94_FLEXPWM_1_PWM_1_A_1_OUT |
        SIUL2_0_PORT95_EMIOS_0_EMIOS_0_CH_14_X_OUT */
        (uint16)( SHL_PAD_U32(1U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 96 - 111
        SIUL2_0_PORT96_LCU1_LCU1_OUT11_OUT |
        SIUL2_0_PORT97_ETPU_A_ETPU_A_CH_2_OUT |
        SIUL2_0_PORT104_TRACE_TRACE_ETM_D2_OUT |
        SIUL2_0_PORT105_ETPU_A_ETPU_A_CH_19_OUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U)
                ),
        /* Pads 112 - 127
        SIUL2_0_PORT114_LCU1_LCU1_OUT1_OUT |
        SIUL2_0_PORT115_LCU1_LCU1_OUT3_OUT |
        SIUL2_0_PORT116_LCU0_LCU0_OUT4_OUT |
        SIUL2_0_PORT117_FLEXPWM_0_PWM_0_X_2_OUT |
        SIUL2_0_PORT118_EMIOS_0_EMIOS_0_CH_19_X_OUT |
        SIUL2_0_PORT119_LPSPI0_LPSPI0_PCS4_OUT |
        SIUL2_0_PORT120_FLEXPWM_0_PWM_0_A_0_OUT */
        (uint16)( SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U)
                ),
        /* Pads 128 - 143
        SIUL2_0_PORT128_CMP0_CMP0_OUT_OUT |
        SIUL2_0_PORT129_ETPU_B_ETPU_B_CH_2_OUT |
        SIUL2_0_PORT132_ETPU_A_ETPU_A_CH_12_OUT |
        SIUL2_0_PORT133_ETPU_B_ETPU_B_CH_5_OUT |
        SIUL2_0_PORT139_ETPU_B_ETPU_B_CH_22_OUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(11U)
                ),
        /* Pads 144 - 159
        SIUL2_0_PORT154_ETPU_B_ETPU_B_CH_3_OUT |
        SIUL2_0_PORT156_LPI2C0_LPI2C0_SDAS_OUT */
        (uint16)( SHL_PAD_U32(10U) |
                  SHL_PAD_U32(12U)
                ),
        /* Pads 160 - 175
        SIUL2_0_PORT160_ETPU_B_ETPU_B_CH_12_OUT |
        SIUL2_0_PORT172_ETPU_B_ETPU_B_CH_26_OUT |
        SIUL2_0_PORT174_LCU0_LCU0_OUT4_OUT |
        SIUL2_0_PORT175_LCU0_LCU0_OUT6_OUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 176 - 191
        SIUL2_0_PORT176_LCU0_LCU0_OUT7_OUT |
        SIUL2_0_PORT178_LCU1_LCU1_OUT2_OUT |
        SIUL2_0_PORT180_ETPU_B_ETPU_B_CH_19_OUT |
        SIUL2_0_PORT181_EMIOS_0_EMIOS_0_CH_14_X_OUT |
        SIUL2_0_PORT183_ETPU_A_ETPU_A_CH_13_OUT |
        SIUL2_0_PORT185_ETPU_B_ETPU_B_CH_0_OUT |
        SIUL2_0_PORT187_EMIOS_0_EMIOS_0_CH_11_X_OUT |
        SIUL2_0_PORT189_ETPU_B_ETPU_B_CH_29_OUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(13U)
                ),
        /* Pads 192 - 207
        SIUL2_0_PORT194_LCU1_LCU1_OUT6_OUT |
        SIUL2_0_PORT195_ETPU_A_ETPU_A_CH_2_OUT |
        SIUL2_0_PORT196_EMIOS_0_EMIOS_0_CH_20_X_OUT |
        SIUL2_0_PORT197_EMIOS_0_EMIOS_0_CH_21_X_OUT |
        SIUL2_0_PORT200_ETPU_B_ETPU_B_CH_14_OUT |
        SIUL2_0_PORT205_ETPU_A_ETPU_A_CH_20_OUT */
        (uint16)( SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(13U)
                ),
        /* Pads 208 - 223 */
        (uint16)0x0000,
        /* Pads 224 - 239 */
        (uint16)0x0000
    }
    ,
    /*  Mode PORT_ALT12_FUNC_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT2_LPSPI1_LPSPI1_SIN_OUT |
        SIUL2_0_PORT7_FLEXPWM_1_PWM_1_B_1_OUT |
        SIUL2_0_PORT8_PG_EXTWAKE_OUT |
        SIUL2_0_PORT9_LCU0_LCU0_OUT9_OUT */
        (uint16)( SHL_PAD_U32(2U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U)
                ),
        /* Pads 16 - 31
        SIUL2_0_PORT19_TRACE_EVTO_0_OUT |
        SIUL2_0_PORT23_LCU0_LCU0_OUT0_OUT */
        (uint16)( SHL_PAD_U32(3U) |
                  SHL_PAD_U32(7U)
                ),
        /* Pads 32 - 47
        SIUL2_0_PORT33_FLEXPWM_1_PWM_1_X_1_OUT |
        SIUL2_0_PORT44_FLEXPWM_0_PWM_0_X_0_OUT |
        SIUL2_0_PORT45_FLEXPWM_0_PWM_0_X_1_OUT |
        SIUL2_0_PORT46_FLEXPWM_0_PWM_0_X_3_OUT |
        SIUL2_0_PORT47_ETPU_A_ETPU_A_CH_4_OUT */
        (uint16)( SHL_PAD_U32(1U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 48 - 63
        SIUL2_0_PORT48_LCU0_LCU0_OUT5_OUT */
        (uint16)( SHL_PAD_U32(0U)
                ),
        /* Pads 64 - 79
        SIUL2_0_PORT72_EMIOS_0_EMIOS_0_CH_9_X_OUT |
        SIUL2_0_PORT74_FXIO_FXIO_D18_OUT */
        (uint16)( SHL_PAD_U32(8U) |
                  SHL_PAD_U32(10U)
                ),
        /* Pads 80 - 95
        SIUL2_0_PORT87_TRACE_EVTO_0_OUT |
        SIUL2_0_PORT94_CMP1_CMP1_OUT_OUT */
        (uint16)( SHL_PAD_U32(7U) |
                  SHL_PAD_U32(14U)
                ),
        /* Pads 96 - 111
        SIUL2_0_PORT97_LCU1_LCU1_OUT10_OUT |
        SIUL2_0_PORT105_TRACE_TRACE_ETM_D1_OUT */
        (uint16)( SHL_PAD_U32(1U) |
                  SHL_PAD_U32(9U)
                ),
        /* Pads 112 - 127
        SIUL2_0_PORT114_MSC0_DSPI_MSC0_SCK_OUT |
        SIUL2_0_PORT116_ETPU_A_ETPU_A_CH_11_OUT |
        SIUL2_0_PORT117_LCU0_LCU0_OUT0_OUT |
        SIUL2_0_PORT120_LPSPI0_LPSPI0_PCS5_OUT */
        (uint16)( SHL_PAD_U32(2U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(8U)
                ),
        /* Pads 128 - 143
        SIUL2_0_PORT129_CMP1_CMP1_OUT_OUT |
        SIUL2_0_PORT133_ETPU_A_ETPU_A_CH_11_OUT |
        SIUL2_0_PORT139_ETPU_A_ETPU_A_CH_9_OUT */
        (uint16)( SHL_PAD_U32(1U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(11U)
                ),
        /* Pads 144 - 159
        SIUL2_0_PORT154_LCU0_LCU0_OUT10_OUT */
        (uint16)( SHL_PAD_U32(10U)
                ),
        /* Pads 160 - 175
        SIUL2_0_PORT174_EMIOS_0_EMIOS_0_CH_17_X_OUT |
        SIUL2_0_PORT175_EMIOS_0_EMIOS_0_CH_22_X_OUT */
        (uint16)( SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 176 - 191
        SIUL2_0_PORT176_MSC0_DSPI_MSC0_PCS_0_OUT |
        SIUL2_0_PORT178_MSC0_DSPI_MSC0_PCS_1_OUT |
        SIUL2_0_PORT180_LCU0_LCU0_OUT5_OUT |
        SIUL2_0_PORT181_MSC0_DSPI_MSC0_SOUT_OUT |
        SIUL2_0_PORT187_ETPU_B_ETPU_B_CH_30_OUT |
        SIUL2_0_PORT189_ETPU_A_ETPU_A_CH_0_OUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(13U)
                ),
        /* Pads 192 - 207
        SIUL2_0_PORT195_ETPU_A_ETPU_A_CH_23_OUT |
        SIUL2_0_PORT200_LCU0_LCU0_OUT1_OUT |
        SIUL2_0_PORT205_LCU1_LCU1_OUT4_OUT */
        (uint16)( SHL_PAD_U32(3U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(13U)
                ),
        /* Pads 208 - 223 */
        (uint16)0x0000,
        /* Pads 224 - 239 */
        (uint16)0x0000
    }
    ,
    /*  Mode PORT_ALT13_FUNC_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT3_LCU0_LCU0_OUT3_OUT |
        SIUL2_0_PORT7_EMIOS_0_EMIOS_0_CH_11_X_OUT */
        (uint16)( SHL_PAD_U32(3U) |
                  SHL_PAD_U32(7U)
                ),
        /* Pads 16 - 31 */
        (uint16)0x0000,
        /* Pads 32 - 47
        SIUL2_0_PORT33_MSC0_DSPI_MSC0_SCK_OUT |
        SIUL2_0_PORT44_ETPU_A_ETPU_A_CH_0_OUT |
        SIUL2_0_PORT45_LCU0_LCU0_OUT1_OUT |
        SIUL2_0_PORT46_LCU0_LCU0_OUT3_OUT */
        (uint16)( SHL_PAD_U32(1U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U)
                ),
        /* Pads 48 - 63
        SIUL2_0_PORT48_ETPU_A_ETPU_A_CH_10_OUT */
        (uint16)( SHL_PAD_U32(0U)
                ),
        /* Pads 64 - 79
        SIUL2_0_PORT74_ETPU_B_ETPU_B_CH_5_OUT */
        (uint16)( SHL_PAD_U32(10U)
                ),
        /* Pads 80 - 95 */
        (uint16)0x0000,
        /* Pads 96 - 111 */
        (uint16)0x0000,
        /* Pads 112 - 127
        SIUL2_0_PORT116_LPSPI0_LPSPI0_PCS6_OUT |
        SIUL2_0_PORT117_ETPU_A_ETPU_A_CH_2_OUT */
        (uint16)( SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U)
                ),
        /* Pads 128 - 143 */
        (uint16)0x0000,
        /* Pads 144 - 159 */
        (uint16)0x0000,
        /* Pads 160 - 175
        SIUL2_0_PORT174_MSC0_DSPI_MSC0_PCS_0_OUT |
        SIUL2_0_PORT175_MSC0_DSPI_MSC0_PCS_1_OUT */
        (uint16)( SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 176 - 191
        SIUL2_0_PORT180_EMIOS_0_EMIOS_0_CH_13_X_OUT |
        SIUL2_0_PORT183_MSC0_DSPI_MSC0_PCS_0_OUT |
        SIUL2_0_PORT189_ETPU_A_ETPU_A_CH_21_OUT */
        (uint16)( SHL_PAD_U32(4U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(13U)
                ),
        /* Pads 192 - 207
        SIUL2_0_PORT195_LCU1_LCU1_OUT7_OUT |
        SIUL2_0_PORT200_EMIOS_0_EMIOS_0_CH_22_X_OUT |
        SIUL2_0_PORT205_EMIOS_0_EMIOS_0_CH_19_X_OUT */
        (uint16)( SHL_PAD_U32(3U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(13U)
                ),
        /* Pads 208 - 223 */
        (uint16)0x0000,
        /* Pads 224 - 239 */
        (uint16)0x0000
    }
    ,
    /*  Mode PORT_ALT14_FUNC_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT3_FLEXPWM_0_PWM_0_A_1_OUT */
        (uint16)( SHL_PAD_U32(3U)
                ),
        /* Pads 16 - 31 */
        (uint16)0x0000,
        /* Pads 32 - 47
        SIUL2_0_PORT45_ETPU_A_ETPU_A_CH_1_OUT |
        SIUL2_0_PORT46_ETPU_A_ETPU_A_CH_3_OUT */
        (uint16)( SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U)
                ),
        /* Pads 48 - 63 */
        (uint16)0x0000,
        /* Pads 64 - 79 */
        (uint16)0x0000,
        /* Pads 80 - 95 */
        (uint16)0x0000,
        /* Pads 96 - 111 */
        (uint16)0x0000,
        /* Pads 112 - 127
        SIUL2_0_PORT115_EMIOS_0_EMIOS_0_CH_0_X_OUT |
        SIUL2_0_PORT116_EMIOS_0_EMIOS_0_CH_17_X_OUT |
        SIUL2_0_PORT117_LPSPI0_LPSPI0_PCS7_OUT */
        (uint16)( SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U)
                ),
        /* Pads 128 - 143 */
        (uint16)0x0000,
        /* Pads 144 - 159 */
        (uint16)0x0000,
        /* Pads 160 - 175 */
        (uint16)0x0000,
        /* Pads 176 - 191
        SIUL2_0_PORT189_LCU1_LCU1_OUT5_OUT */
        (uint16)( SHL_PAD_U32(13U)
                ),
        /* Pads 192 - 207 */
        (uint16)0x0000,
        /* Pads 208 - 223 */
        (uint16)0x0000,
        /* Pads 224 - 239 */
        (uint16)0x0000
    }
    ,
    /*  Mode PORT_ALT15_FUNC_MODE: */
    {
        /* Pads 0 - 15 */
        (uint16)0x0000,
        /* Pads 16 - 31 */
        (uint16)0x0000,
        /* Pads 32 - 47
        SIUL2_0_PORT46_MSC0_DSPI_MSC0_PCS_0_OUT */
        (uint16)( SHL_PAD_U32(14U)
                ),
        /* Pads 48 - 63 */
        (uint16)0x0000,
        /* Pads 64 - 79 */
        (uint16)0x0000,
        /* Pads 80 - 95 */
        (uint16)0x0000,
        /* Pads 96 - 111 */
        (uint16)0x0000,
        /* Pads 112 - 127
        SIUL2_0_PORT115_MSC0_DSPI_MSC0_PCS_0_OUT |
        SIUL2_0_PORT117_MSC0_DSPI_MSC0_PCS_1_OUT */
        (uint16)( SHL_PAD_U32(3U) |
                  SHL_PAD_U32(5U)
                ),
        /* Pads 128 - 143 */
        (uint16)0x0000,
        /* Pads 144 - 159 */
        (uint16)0x0000,
        /* Pads 160 - 175 */
        (uint16)0x0000,
        /* Pads 176 - 191 */
        (uint16)0x0000,
        /* Pads 192 - 207 */
        (uint16)0x0000,
        /* Pads 208 - 223 */
        (uint16)0x0000,
        /* Pads 224 - 239 */
        (uint16)0x0000
    }
    ,
    /*  Mode PORT_ANALOG_INPUT_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT0_ADC5_ADC5_P6_IN |
        SIUL2_0_PORT0_ADC6_ADC6_P4_IN |
        SIUL2_0_PORT0_SDADC_3_SDADC3_AN_3_IN |
        SIUL2_0_PORT1_ADC6_ADC6_P0_IN |
        SIUL2_0_PORT1_ADC4_ADC4_P4_IN |
        SIUL2_0_PORT1_SDADC_3_SDADC3_AN_1_IN |
        SIUL2_0_PORT2_ADC0_ADC0_X_0_IN |
        SIUL2_0_PORT2_ADC0_ADC0_S15_IN |
        SIUL2_0_PORT3_ADC2_ADC2_S13_IN |
        SIUL2_0_PORT3_ADC1_ADC1_S15_IN |
        SIUL2_0_PORT4_ADC1_ADC1_S15_IN |
        SIUL2_0_PORT6_ADC4_ADC4_S8_IN |
        SIUL2_0_PORT7_ADC4_ADC4_S9_IN |
        SIUL2_0_PORT8_ADC2_ADC2_P5_IN |
        SIUL2_0_PORT8_ADC3_ADC3_P1_IN |
        SIUL2_0_PORT9_ADC0_ADC0_P7_IN |
        SIUL2_0_PORT9_ADC2_ADC2_P6_IN |
        SIUL2_0_PORT15_ADC3_ADC3_P4_IN |
        SIUL2_0_PORT15_ADC4_ADC4_P1_IN |
        SIUL2_0_PORT15_SDADC_0_SDADC0_AN_2_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 16 - 31
        SIUL2_0_PORT16_ADC4_ADC4_P2_IN |
        SIUL2_0_PORT16_ADC6_ADC6_P6_IN |
        SIUL2_0_PORT16_SDADC_1_SDADC1_AN_0_IN |
        SIUL2_0_PORT17_ADC0_ADC0_S23_IN |
        SIUL2_0_PORT17_ADC1_ADC1_S23_IN |
        SIUL2_0_PORT18_ADC3_ADC3_S9_IN |
        SIUL2_0_PORT18_ADC1_ADC1_P1_IN |
        SIUL2_0_PORT19_ADC2_ADC2_S11_IN |
        SIUL2_0_PORT19_ADC0_ADC0_P2_IN |
        SIUL2_0_PORT20_ADC1_ADC1_P3_IN |
        SIUL2_0_PORT20_ADC3_ADC3_S8_IN |
        SIUL2_0_PORT21_ADC0_ADC0_S10_IN |
        SIUL2_0_PORT21_ADC2_ADC2_P4_IN |
        SIUL2_0_PORT22_ADC0_ADC0_S11_IN |
        SIUL2_0_PORT22_ADC1_ADC1_P2_IN |
        SIUL2_0_PORT24_ADC2_ADC2_P1_IN |
        SIUL2_0_PORT24_ADC1_ADC1_S10_IN |
        SIUL2_0_PORT25_ADC0_ADC0_S8_IN |
        SIUL2_0_PORT25_ADC2_ADC2_P0_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(9U)
                ),
        /* Pads 32 - 47
        SIUL2_0_PORT32_ADC4_ADC4_S10_IN |
        SIUL2_0_PORT33_ADC4_ADC4_S11_IN |
        SIUL2_0_PORT40_ADC6_ADC6_P1_IN |
        SIUL2_0_PORT40_ADC4_ADC4_P5_IN |
        SIUL2_0_PORT40_SDADC_2_SDADC2_AN_3_IN |
        SIUL2_0_PORT41_ADC4_ADC4_P7_IN |
        SIUL2_0_PORT41_ADC6_ADC6_P3_IN |
        SIUL2_0_PORT41_SDADC_2_SDADC2_AN_0_IN |
        SIUL2_0_PORT42_ADC0_ADC0_X_2_IN |
        SIUL2_0_PORT43_ADC0_ADC0_X_3_IN |
        SIUL2_0_PORT43_ADC0_ADC0_S14_IN |
        SIUL2_0_PORT44_ADC1_ADC1_X_1_IN |
        SIUL2_0_PORT44_ADC0_ADC0_S18_IN |
        SIUL2_0_PORT45_ADC0_ADC0_S19_IN |
        SIUL2_0_PORT45_ADC1_ADC1_S19_IN |
        SIUL2_0_PORT45_ADC2_ADC2_S19_IN |
        SIUL2_0_PORT46_ADC0_ADC0_S21_IN |
        SIUL2_0_PORT46_ADC1_ADC1_S21_IN |
        SIUL2_0_PORT46_ADC2_ADC2_S21_IN |
        SIUL2_0_PORT47_ADC0_ADC0_S20_IN |
        SIUL2_0_PORT47_ADC1_ADC1_S22_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 48 - 63
        SIUL2_0_PORT48_ADC2_ADC2_S22_IN |
        SIUL2_0_PORT48_ADC0_ADC0_X_1_IN |
        SIUL2_0_PORT49_ADC2_ADC2_S23_IN |
        SIUL2_0_PORT49_ADC1_ADC1_X_3_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(1U)
                ),
        /* Pads 64 - 79
        SIUL2_0_PORT70_ADC3_ADC3_P6_IN |
        SIUL2_0_PORT70_ADC5_ADC5_P4_IN |
        SIUL2_0_PORT70_SDADC_1_SDADC1_AN_2_IN |
        SIUL2_0_PORT71_ADC3_ADC3_P7_IN |
        SIUL2_0_PORT71_ADC5_ADC5_P5_IN |
        SIUL2_0_PORT71_SDADC_1_SDADC1_AN_3_IN |
        SIUL2_0_PORT72_ADC5_ADC5_S9_IN |
        SIUL2_0_PORT73_ADC6_ADC6_S8_IN |
        SIUL2_0_PORT74_ADC5_ADC5_S10_IN |
        SIUL2_0_PORT75_ADC5_ADC5_S11_IN */
        (uint16)( SHL_PAD_U32(6U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U)
                ),
        /* Pads 80 - 95
        SIUL2_0_PORT88_ADC6_ADC6_S11_IN |
        SIUL2_0_PORT89_ADC6_ADC6_S10_IN |
        SIUL2_0_PORT92_ADC6_ADC6_S9_IN |
        SIUL2_0_PORT93_ADC5_ADC5_S8_IN |
        SIUL2_0_PORT95_ADC3_ADC3_S10_IN */
        (uint16)( SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 96 - 111
        SIUL2_0_PORT96_ADC2_ADC2_S8_IN |
        SIUL2_0_PORT96_ADC0_ADC0_P1_IN |
        SIUL2_0_PORT97_ADC1_ADC1_S13_IN |
        SIUL2_0_PORT97_ADC0_ADC0_P0_IN |
        SIUL2_0_PORT98_ADC1_ADC1_S16_IN |
        SIUL2_0_PORT98_ADC2_ADC2_S15_IN |
        SIUL2_0_PORT99_ADC1_ADC1_S17_IN |
        SIUL2_0_PORT99_ADC2_ADC2_S16_IN |
        SIUL2_0_PORT100_ADC0_ADC0_S17_IN |
        SIUL2_0_PORT100_ADC2_ADC2_S17_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(4U)
                ),
        /* Pads 112 - 127
        SIUL2_0_PORT116_ADC0_ADC0_S22_IN |
        SIUL2_0_PORT116_ADC1_ADC1_X_2_IN |
        SIUL2_0_PORT117_ADC1_ADC1_S20_IN |
        SIUL2_0_PORT117_ADC2_ADC2_S20_IN |
        SIUL2_0_PORT118_ADC2_ADC2_S18_IN |
        SIUL2_0_PORT118_ADC1_ADC1_S18_IN |
        SIUL2_0_PORT119_ADC0_ADC0_S16_IN |
        SIUL2_0_PORT119_ADC2_ADC2_S14_IN |
        SIUL2_0_PORT120_ADC1_ADC1_S14_IN |
        SIUL2_0_PORT120_ADC1_ADC1_X_0_IN |
        SIUL2_0_PORT122_ADC5_ADC5_P3_IN |
        SIUL2_0_PORT122_ADC6_ADC6_P2_IN |
        SIUL2_0_PORT122_SDADC_2_SDADC2_AN_1_IN |
        SIUL2_0_PORT123_ADC4_ADC4_P6_IN |
        SIUL2_0_PORT123_ADC5_ADC5_P2_IN |
        SIUL2_0_PORT123_SDADC_2_SDADC2_AN_2_IN |
        SIUL2_0_PORT124_ADC5_ADC5_P1_IN |
        SIUL2_0_PORT124_ADC6_ADC6_P7_IN |
        SIUL2_0_PORT124_SDADC_3_SDADC3_AN_0_IN |
        SIUL2_0_PORT125_ADC5_ADC5_P7_IN |
        SIUL2_0_PORT125_ADC6_ADC6_P5_IN |
        SIUL2_0_PORT125_SDADC_3_SDADC3_AN_2_IN */
        (uint16)( SHL_PAD_U32(4U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(13U)
                ),
        /* Pads 128 - 143
        SIUL2_0_PORT128_ADC3_ADC3_P0_IN |
        SIUL2_0_PORT128_ADC1_ADC1_P4_IN |
        SIUL2_0_PORT129_ADC1_ADC1_P6_IN |
        SIUL2_0_PORT129_ADC2_ADC2_P7_IN |
        SIUL2_0_PORT130_ADC3_ADC3_P2_IN |
        SIUL2_0_PORT130_SDADC_0_SDADC0_AN_0_IN |
        SIUL2_0_PORT130_ADC2_ADC2_S12_IN |
        SIUL2_0_PORT132_ADC1_ADC1_S9_IN |
        SIUL2_0_PORT132_ADC2_ADC2_P2_IN |
        SIUL2_0_PORT133_ADC1_ADC1_S8_IN |
        SIUL2_0_PORT133_ADC2_ADC2_P3_IN |
        SIUL2_0_PORT134_ADC3_ADC3_P3_IN |
        SIUL2_0_PORT134_ADC4_ADC4_P0_IN |
        SIUL2_0_PORT134_SDADC_0_SDADC0_AN_1_IN |
        SIUL2_0_PORT138_ADC1_ADC1_S11_IN |
        SIUL2_0_PORT138_ADC0_ADC0_P5_IN |
        SIUL2_0_PORT139_ADC0_ADC0_S9_IN |
        SIUL2_0_PORT139_ADC1_ADC1_P5_IN |
        SIUL2_0_PORT143_ADC2_ADC2_S9_IN |
        SIUL2_0_PORT143_ADC0_ADC0_P3_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 144 - 159
        SIUL2_0_PORT144_ADC2_ADC2_S10_IN |
        SIUL2_0_PORT144_ADC0_ADC0_P4_IN |
        SIUL2_0_PORT145_ADC5_ADC5_P0_IN |
        SIUL2_0_PORT145_ADC4_ADC4_P3_IN |
        SIUL2_0_PORT145_SDADC_1_SDADC1_AN_1_IN |
        SIUL2_0_PORT146_ADC3_ADC3_P5_IN |
        SIUL2_0_PORT146_SDADC_0_SDADC0_AN_3_IN |
        SIUL2_0_PORT146_ADC1_ADC1_S12_IN |
        SIUL2_0_PORT151_ADC1_ADC1_P7_IN |
        SIUL2_0_PORT151_ADC0_ADC0_S12_IN |
        SIUL2_0_PORT154_ADC1_ADC1_P0_IN |
        SIUL2_0_PORT154_ADC0_ADC0_P6_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(10U)
                ),
        /* Pads 160 - 175
        SIUL2_0_PORT166_ADC3_ADC3_S11_IN |
        SIUL2_0_PORT166_ADC0_ADC0_S13_IN */
        (uint16)( SHL_PAD_U32(6U) |
                  SHL_PAD_U32(6U)
                ),
        /* Pads 176 - 191 */
        (uint16)0x0000,
        /* Pads 192 - 207 */
        (uint16)0x0000,
        /* Pads 208 - 223 */
        (uint16)0x0000,
        /* Pads 224 - 239 */
        (uint16)0x0000
    }
    ,
    /*  Mode PORT_ONLY_OUTPUT_MODE: */
    {
        /* Pads 0 - 15 */
        (uint16)0x0000,
        /* Pads 16 - 31 */
        (uint16)0x0000,
        /* Pads 32 - 47 */
        (uint16)0x0000,
        /* Pads 48 - 63 */
        (uint16)0x0000,
        /* Pads 64 - 79 */
        (uint16)0x0000,
        /* Pads 80 - 95 */
        (uint16)0x0000,
        /* Pads 96 - 111 */
        (uint16)0x0000,
        /* Pads 112 - 127 */
        (uint16)0x0000,
        /* Pads 128 - 143 */
        (uint16)0x0000,
        /* Pads 144 - 159 */
        (uint16)0x0000,
        /* Pads 160 - 175 */
        (uint16)0x0000,
        /* Pads 176 - 191 */
        (uint16)0x0000,
        /* Pads 192 - 207 */
        (uint16)0x0000,
        /* Pads 208 - 223 */
        (uint16)0x0000,
        /* Pads 224 - 239 */
        (uint16)0x0000
    }
    ,
    /*  Mode PORT_ONLY_INPUT_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT1_WKPU_WKPU_5_IN |
        SIUL2_0_PORT2_WKPU_WKPU_0_IN |
        SIUL2_0_PORT2_CMP1_CMP1_IN2_IN |
        SIUL2_0_PORT5_SYSTEM_RESET_B_IN |
        SIUL2_0_PORT6_WKPU_WKPU_15_IN |
        SIUL2_0_PORT8_WKPU_WKPU_23_IN |
        SIUL2_0_PORT9_WKPU_WKPU_21_IN |
        SIUL2_0_PORT15_WKPU_WKPU_20_IN */
        (uint16)( SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 16 - 31
        SIUL2_0_PORT16_WKPU_WKPU_31_IN |
        SIUL2_0_PORT20_WKPU_WKPU_59_IN |
        SIUL2_0_PORT25_WKPU_WKPU_34_IN |
        SIUL2_0_PORT26_WKPU_WKPU_35_IN |
        SIUL2_0_PORT30_WKPU_WKPU_37_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(14U)
                ),
        /* Pads 32 - 47
        SIUL2_0_PORT32_WKPU_WKPU_7_IN |
        SIUL2_0_PORT34_WKPU_WKPU_8_IN |
        SIUL2_0_PORT40_WKPU_WKPU_25_IN |
        SIUL2_0_PORT41_WKPU_WKPU_17_IN |
        SIUL2_0_PORT42_CMP1_CMP1_IN1_IN |
        SIUL2_0_PORT43_WKPU_WKPU_16_IN |
        SIUL2_0_PORT43_CMP1_CMP1_IN0_IN |
        SIUL2_0_PORT44_WKPU_WKPU_12_IN |
        SIUL2_0_PORT45_WKPU_WKPU_11_IN |
        SIUL2_0_PORT47_WKPU_WKPU_33_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 48 - 63
        SIUL2_0_PORT48_WKPU_WKPU_13_IN |
        SIUL2_0_PORT49_WKPU_WKPU_14_IN |
        SIUL2_0_PORT51_WKPU_WKPU_38_IN |
        SIUL2_0_PORT53_WKPU_WKPU_39_IN |
        SIUL2_0_PORT55_WKPU_WKPU_40_IN |
        SIUL2_0_PORT58_WKPU_WKPU_41_IN |
        SIUL2_0_PORT60_WKPU_WKPU_42_IN |
        SIUL2_0_PORT61_WKPU_WKPU_2_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U)
                ),
        /* Pads 64 - 79
        SIUL2_0_PORT65_WKPU_WKPU_5_IN |
        SIUL2_0_PORT66_CMP0_CMP0_IN2_IN |
        SIUL2_0_PORT67_CMP0_CMP0_IN4_IN |
        SIUL2_0_PORT68_CMP1_CMP1_IN3_IN |
        SIUL2_0_PORT70_WKPU_WKPU_3_IN |
        SIUL2_0_PORT71_WKPU_WKPU_2_IN |
        SIUL2_0_PORT73_WKPU_WKPU_10_IN |
        SIUL2_0_PORT75_WKPU_WKPU_18_IN |
        SIUL2_0_PORT78_WKPU_WKPU_4_IN */
        (uint16)( SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(14U)
                ),
        /* Pads 80 - 95
        SIUL2_0_PORT80_WKPU_WKPU_3_IN |
        SIUL2_0_PORT82_WKPU_WKPU_36_IN |
        SIUL2_0_PORT84_WKPU_WKPU_43_IN |
        SIUL2_0_PORT87_WKPU_WKPU_44_IN |
        SIUL2_0_PORT88_WKPU_WKPU_46_IN |
        SIUL2_0_PORT89_WKPU_WKPU_45_IN |
        SIUL2_0_PORT90_WKPU_WKPU_48_IN |
        SIUL2_0_PORT93_WKPU_WKPU_47_IN |
        SIUL2_0_PORT95_WKPU_WKPU_49_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 96 - 111
        SIUL2_0_PORT96_WKPU_WKPU_6_IN |
        SIUL2_0_PORT98_WKPU_WKPU_9_IN |
        SIUL2_0_PORT99_SYSTEM_NMI_B_IN |
        SIUL2_0_PORT99_WKPU_WKPU_1_IN |
        SIUL2_0_PORT100_WKPU_WKPU_22_IN |
        SIUL2_0_PORT102_CMP0_CMP0_IN7_IN |
        SIUL2_0_PORT103_CMP0_CMP0_IN6_IN |
        SIUL2_0_PORT109_WKPU_WKPU_24_IN |
        SIUL2_0_PORT111_CMP0_CMP0_IN1_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 112 - 127
        SIUL2_0_PORT112_CMP0_CMP0_IN5_IN |
        SIUL2_0_PORT116_WKPU_WKPU_54_IN |
        SIUL2_0_PORT119_WKPU_WKPU_50_IN |
        SIUL2_0_PORT123_WKPU_WKPU_51_IN |
        SIUL2_0_PORT125_WKPU_WKPU_52_IN |
        SIUL2_0_PORT127_WKPU_WKPU_53_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 128 - 143
        SIUL2_0_PORT128_WKPU_WKPU_26_IN |
        SIUL2_0_PORT130_WKPU_WKPU_27_IN |
        SIUL2_0_PORT133_WKPU_WKPU_32_IN |
        SIUL2_0_PORT134_WKPU_WKPU_29_IN |
        SIUL2_0_PORT136_CMP0_CMP0_IN3_IN |
        SIUL2_0_PORT137_CMP0_CMP0_IN0_IN |
        SIUL2_0_PORT138_WKPU_WKPU_25_IN |
        SIUL2_0_PORT139_WKPU_WKPU_28_IN |
        SIUL2_0_PORT142_WKPU_WKPU_30_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(14U)
                ),
        /* Pads 144 - 159
        SIUL2_0_PORT144_WKPU_WKPU_19_IN |
        SIUL2_0_PORT146_WKPU_WKPU_55_IN |
        SIUL2_0_PORT149_WKPU_WKPU_56_IN |
        SIUL2_0_PORT151_WKPU_WKPU_57_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U)
                ),
        /* Pads 160 - 175
        SIUL2_0_PORT161_WKPU_WKPU_20_IN |
        SIUL2_0_PORT163_WKPU_WKPU_51_IN |
        SIUL2_0_PORT173_WKPU_WKPU_29_IN */
        (uint16)( SHL_PAD_U32(1U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(13U)
                ),
        /* Pads 176 - 191
        SIUL2_0_PORT179_WKPU_WKPU_31_IN |
        SIUL2_0_PORT181_WKPU_WKPU_17_IN |
        SIUL2_0_PORT184_WKPU_WKPU_54_IN |
        SIUL2_0_PORT186_WKPU_WKPU_57_IN |
        SIUL2_0_PORT190_WKPU_WKPU_58_IN */
        (uint16)( SHL_PAD_U32(3U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(14U)
                ),
        /* Pads 192 - 207
        SIUL2_0_PORT201_WKPU_WKPU_55_IN |
        SIUL2_0_PORT206_WKPU_WKPU_52_IN */
        (uint16)( SHL_PAD_U32(9U) |
                  SHL_PAD_U32(14U)
                ),
        /* Pads 208 - 223
        SIUL2_0_PORT217_WKPU_WKPU_45_IN */
        (uint16)( SHL_PAD_U32(9U)
                ),
        /* Pads 224 - 239
        SIUL2_0_PORT231_WKPU_WKPU_8_IN |
        SIUL2_0_PORT233_WKPU_WKPU_27_IN |
        SIUL2_0_PORT235_WKPU_WKPU_18_IN */
        (uint16)( SHL_PAD_U32(7U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(11U)
                )
    }
    ,
    /*  Mode PORT_INPUT1_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT0_SIUL_EIRQ_0_IN |
        SIUL2_0_PORT1_SIUL_EIRQ_1_IN |
        SIUL2_0_PORT2_SIUL_EIRQ_2_IN |
        SIUL2_0_PORT3_SIUL_EIRQ_3_IN |
        SIUL2_0_PORT4_SIUL_EIRQ_4_IN |
        SIUL2_0_PORT5_SIUL_EIRQ_5_IN |
        SIUL2_0_PORT6_CAN0_CAN0_RX_IN |
        SIUL2_0_PORT7_SIUL_EIRQ_7_IN |
        SIUL2_0_PORT8_SIUL_EIRQ_16_IN |
        SIUL2_0_PORT9_SIUL_EIRQ_17_IN |
        SIUL2_0_PORT10_SIUL_EIRQ_18_IN |
        SIUL2_0_PORT14_SIUL_EIRQ_22_IN |
        SIUL2_0_PORT15_SIUL_EIRQ_23_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 16 - 31
        SIUL2_0_PORT16_SIUL_EIRQ_4_IN |
        SIUL2_0_PORT17_EMIOS_0_EMIOS_0_CH_6_X_IN |
        SIUL2_0_PORT18_SIUL_EIRQ_0_IN |
        SIUL2_0_PORT19_SIUL_EIRQ_1_IN |
        SIUL2_0_PORT20_SIUL_EIRQ_2_IN |
        SIUL2_0_PORT21_ETPU_B_ETPU_B_CH_11_IN |
        SIUL2_0_PORT22_CAN1_CAN1_RX_IN |
        SIUL2_0_PORT23_ETPU_A_ETPU_A_CH_24_IN |
        SIUL2_0_PORT24_FXIO_FXIO_D3_IN |
        SIUL2_0_PORT25_SIUL_EIRQ_5_IN |
        SIUL2_0_PORT26_EMIOS_0_EMIOS_0_CH_9_X_IN |
        SIUL2_0_PORT29_EMAC_EMAC_PPS2_IN |
        SIUL2_0_PORT30_SIUL_EIRQ_7_IN |
        SIUL2_0_PORT31_EMIOS_0_EMIOS_0_CH_14_X_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 32 - 47
        SIUL2_0_PORT32_CAN0_CAN0_RX_IN |
        SIUL2_0_PORT33_SIUL_EIRQ_9_IN |
        SIUL2_0_PORT34_CAN4_CAN4_RX_IN |
        SIUL2_0_PORT35_SIUL_EIRQ_11_IN |
        SIUL2_0_PORT36_SIUL_EIRQ_12_IN |
        SIUL2_0_PORT37_SIUL_EIRQ_13_IN |
        SIUL2_0_PORT40_SIUL_EIRQ_14_IN |
        SIUL2_0_PORT41_SIUL_EIRQ_15_IN |
        SIUL2_0_PORT42_SIUL_EIRQ_24_IN |
        SIUL2_0_PORT43_SIUL_EIRQ_25_IN |
        SIUL2_0_PORT44_FLEXPWM_0_PWM_0_X_0_IN |
        SIUL2_0_PORT45_FLEXPWM_0_PWM_0_X_1_IN |
        SIUL2_0_PORT46_SIUL_EIRQ_28_IN |
        SIUL2_0_PORT47_FLEXPWM_0_PWM_0_FAULT_0_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 48 - 63
        SIUL2_0_PORT48_FLEXPWM_0_PWM_0_FAULT_1_IN |
        SIUL2_0_PORT49_FLEXPWM_0_PWM_0_FAULT_3_IN |
        SIUL2_0_PORT50_EMIOS_0_EMIOS_0_CH_15_X_IN |
        SIUL2_0_PORT51_EMIOS_0_EMIOS_0_CH_15_X_IN |
        SIUL2_0_PORT52_ETPU_A_ETPU_A_CH_24_IN |
        SIUL2_0_PORT53_ETPU_A_ETPU_A_CH_25_IN |
        SIUL2_0_PORT54_SIUL_EIRQ_9_IN |
        SIUL2_0_PORT55_ETPU_A_ETPU_A_CH_30_IN |
        SIUL2_0_PORT56_SIUL_EIRQ_11_IN |
        SIUL2_0_PORT57_ETPU_A_ETPU_A_CH_31_IN |
        SIUL2_0_PORT58_SIUL_EIRQ_13_IN |
        SIUL2_0_PORT59_EMIOS_0_EMIOS_0_CH_23_X_IN |
        SIUL2_0_PORT60_SIUL_EIRQ_14_IN |
        SIUL2_0_PORT61_CAN4_CAN4_RX_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U)
                ),
        /* Pads 64 - 79
        SIUL2_0_PORT64_SIUL_EIRQ_0_IN |
        SIUL2_0_PORT65_CAN3_CAN3_RX_IN |
        SIUL2_0_PORT66_CAN0_CAN0_RX_IN |
        SIUL2_0_PORT67_SIUL_EIRQ_3_IN |
        SIUL2_0_PORT68_SIUL_EIRQ_4_IN |
        SIUL2_0_PORT69_SIUL_EIRQ_5_IN |
        SIUL2_0_PORT70_CAN2_CAN2_RX_IN |
        SIUL2_0_PORT71_SIUL_EIRQ_7_IN |
        SIUL2_0_PORT72_SIUL_EIRQ_16_IN |
        SIUL2_0_PORT73_CAN1_CAN1_RX_IN |
        SIUL2_0_PORT74_SIUL_EIRQ_18_IN |
        SIUL2_0_PORT75_FLEXPWM_1_PWM_1_FAULT_1_IN |
        SIUL2_0_PORT76_SIUL_EIRQ_20_IN |
        SIUL2_0_PORT77_SIUL_EIRQ_21_IN |
        SIUL2_0_PORT78_CAN2_CAN2_RX_IN |
        SIUL2_0_PORT79_SIUL_EIRQ_23_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 80 - 95
        SIUL2_0_PORT80_CAN2_CAN2_RX_IN |
        SIUL2_0_PORT81_ETPU_A_ETPU_A_CH_29_IN |
        SIUL2_0_PORT82_FXIO_FXIO_D6_IN |
        SIUL2_0_PORT83_FXIO_FXIO_D13_IN |
        SIUL2_0_PORT84_SIUL_EIRQ_16_IN |
        SIUL2_0_PORT85_SIUL_EIRQ_17_IN |
        SIUL2_0_PORT87_CAN0_CAN0_RX_IN |
        SIUL2_0_PORT88_FLEXPWM_1_PWM_1_FAULT_3_IN |
        SIUL2_0_PORT89_FLEXPWM_1_PWM_1_FAULT_2_IN |
        SIUL2_0_PORT90_FLEXPWM_1_PWM_1_FAULT_0_IN |
        SIUL2_0_PORT91_FLEXPWM_1_PWM_1_X_2_IN |
        SIUL2_0_PORT92_FXIO_FXIO_D2_IN |
        SIUL2_0_PORT93_CAN3_CAN3_RX_IN |
        SIUL2_0_PORT94_FXIO_FXIO_D0_IN |
        SIUL2_0_PORT95_CAN4_CAN4_RX_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 96 - 111
        SIUL2_0_PORT96_ETPU_B_ETPU_B_CH_17_IN |
        SIUL2_0_PORT97_ETPU_B_ETPU_B_CH_12_IN |
        SIUL2_0_PORT98_SIUL_EIRQ_10_IN |
        SIUL2_0_PORT99_SIUL_EIRQ_11_IN |
        SIUL2_0_PORT100_SIUL_EIRQ_12_IN |
        SIUL2_0_PORT101_ETPU_A_ETPU_A_CH_27_IN |
        SIUL2_0_PORT102_ETPU_A_ETPU_A_CH_26_IN |
        SIUL2_0_PORT103_SIUL_EIRQ_15_IN |
        SIUL2_0_PORT104_ETPU_A_ETPU_A_CH_28_IN |
        SIUL2_0_PORT105_SIUL_EIRQ_25_IN |
        SIUL2_0_PORT106_SIUL_EIRQ_26_IN |
        SIUL2_0_PORT107_SIUL_EIRQ_27_IN |
        SIUL2_0_PORT108_SIUL_EIRQ_28_IN |
        SIUL2_0_PORT109_SIUL_EIRQ_29_IN |
        SIUL2_0_PORT110_SIUL_EIRQ_30_IN |
        SIUL2_0_PORT111_CAN3_CAN3_RX_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 112 - 127
        SIUL2_0_PORT112_EMIOS_0_EMIOS_0_CH_1_X_IN |
        SIUL2_0_PORT113_CAN5_CAN5_RX_IN |
        SIUL2_0_PORT114_EMIOS_0_EMIOS_0_CH_15_X_IN |
        SIUL2_0_PORT115_CAN2_CAN2_RX_IN |
        SIUL2_0_PORT116_FLEXPWM_0_PWM_0_FAULT_2_IN |
        SIUL2_0_PORT117_FLEXPWM_0_PWM_0_X_2_IN |
        SIUL2_0_PORT118_SIUL_EIRQ_27_IN |
        SIUL2_0_PORT119_SIUL_EIRQ_28_IN |
        SIUL2_0_PORT120_SIUL_EIRQ_29_IN |
        SIUL2_0_PORT121_ETPU_B_ETPU_B_CH_10_IN |
        SIUL2_0_PORT122_EMIOS_0_EMIOS_0_CH_23_X_IN |
        SIUL2_0_PORT123_SIUL_EIRQ_30_IN |
        SIUL2_0_PORT124_SIUL_EIRQ_31_IN |
        SIUL2_0_PORT125_CAN0_CAN0_RX_IN |
        SIUL2_0_PORT126_LPSPI5_LPSPI5_PCS3_IN |
        SIUL2_0_PORT127_CAN1_CAN1_RX_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 128 - 143
        SIUL2_0_PORT128_SIUL_EIRQ_0_IN |
        SIUL2_0_PORT129_SIUL_EIRQ_1_IN |
        SIUL2_0_PORT130_SIUL_EIRQ_2_IN |
        SIUL2_0_PORT132_SIUL_EIRQ_4_IN |
        SIUL2_0_PORT133_SIUL_EIRQ_5_IN |
        SIUL2_0_PORT134_SIUL_EIRQ_6_IN |
        SIUL2_0_PORT135_EMIOS_0_EMIOS_0_CH_7_X_IN |
        SIUL2_0_PORT136_SIUL_EIRQ_7_IN |
        SIUL2_0_PORT137_SIUL_EIRQ_8_IN |
        SIUL2_0_PORT138_SIUL_EIRQ_9_IN |
        SIUL2_0_PORT139_SIUL_EIRQ_10_IN |
        SIUL2_0_PORT142_CAN4_CAN4_RX_IN |
        SIUL2_0_PORT143_ETPU_B_ETPU_B_CH_10_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 144 - 159
        SIUL2_0_PORT144_SIUL_EIRQ_15_IN |
        SIUL2_0_PORT145_FXIO_FXIO_D5_IN |
        SIUL2_0_PORT146_FXIO_FXIO_D4_IN |
        SIUL2_0_PORT147_EMIOS_0_EMIOS_0_CH_22_X_IN |
        SIUL2_0_PORT148_EMIOS_0_EMIOS_0_CH_2_X_IN |
        SIUL2_0_PORT149_LPSPI4_LPSPI4_SIN_IN |
        SIUL2_0_PORT151_EMIOS_0_EMIOS_0_CH_4_X_IN |
        SIUL2_0_PORT154_LPSPI1_LPSPI1_PCS5_IN |
        SIUL2_0_PORT155_EMIOS_0_EMIOS_0_CH_4_X_IN |
        SIUL2_0_PORT156_LPI2C0_LPI2C0_SDAS_IN |
        SIUL2_0_PORT157_CAN3_CAN3_RX_IN |
        SIUL2_0_PORT158_ETPU_B_ETPU_B_CH_10_IN |
        SIUL2_0_PORT159_ETPU_A_ETPU_A_CH_31_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 160 - 175
        SIUL2_0_PORT160_ETPU_A_ETPU_A_CH_30_IN |
        SIUL2_0_PORT161_ETPU_A_ETPU_A_CH_29_IN |
        SIUL2_0_PORT162_ETPU_B_ETPU_B_CH_11_IN |
        SIUL2_0_PORT163_ETPU_A_ETPU_A_CH_28_IN |
        SIUL2_0_PORT164_ETPU_B_ETPU_B_CH_12_IN |
        SIUL2_0_PORT165_ETPU_A_ETPU_A_CH_27_IN |
        SIUL2_0_PORT166_SIUL_EIRQ_6_IN |
        SIUL2_0_PORT167_ETPU_B_ETPU_B_CH_17_IN |
        SIUL2_0_PORT168_SIUL_EIRQ_16_IN |
        SIUL2_0_PORT169_SIUL_EIRQ_17_IN |
        SIUL2_0_PORT170_SIUL_EIRQ_18_IN |
        SIUL2_0_PORT171_SIUL_EIRQ_19_IN |
        SIUL2_0_PORT172_SIUL_EIRQ_20_IN |
        SIUL2_0_PORT173_SIUL_EIRQ_21_IN |
        SIUL2_0_PORT174_ETPU_A_ETPU_A_CH_28_IN |
        SIUL2_0_PORT175_ETPU_A_ETPU_A_CH_30_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 176 - 191
        SIUL2_0_PORT176_ETPU_A_ETPU_A_CH_31_IN |
        SIUL2_0_PORT177_SDADC_1_EXT_DATA1_IN |
        SIUL2_0_PORT178_LPSPI3_LPSPI3_PCS1_IN |
        SIUL2_0_PORT179_EMIOS_0_EMIOS_0_CH_5_X_IN |
        SIUL2_0_PORT180_ETPU_A_ETPU_A_CH_29_IN |
        SIUL2_0_PORT181_CAN0_CAN0_RX_IN |
        SIUL2_0_PORT183_LPSPI3_LPSPI3_PCS3_IN |
        SIUL2_0_PORT184_EMIOS_0_EMIOS_0_CH_8_X_IN |
        SIUL2_0_PORT185_EMIOS_0_EMIOS_0_CH_9_X_IN |
        SIUL2_0_PORT186_CAN2_CAN2_RX_IN |
        SIUL2_0_PORT187_EMIOS_0_EMIOS_0_CH_11_X_IN |
        SIUL2_0_PORT188_FXIO_FXIO_D7_IN |
        SIUL2_0_PORT189_EMIOS_0_EMIOS_0_CH_13_X_IN |
        SIUL2_0_PORT190_CAN3_CAN3_RX_IN |
        SIUL2_0_PORT191_EMIOS_0_EMIOS_0_CH_15_X_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 192 - 207
        SIUL2_0_PORT192_SIUL_EIRQ_8_IN |
        SIUL2_0_PORT193_SIUL_EIRQ_9_IN |
        SIUL2_0_PORT194_SIUL_EIRQ_10_IN |
        SIUL2_0_PORT195_SIUL_EIRQ_11_IN |
        SIUL2_0_PORT196_ETPU_A_ETPU_A_CH_26_IN |
        SIUL2_0_PORT197_ETPU_A_ETPU_A_CH_27_IN |
        SIUL2_0_PORT198_SIUL_EIRQ_14_IN |
        SIUL2_0_PORT199_SIUL_EIRQ_15_IN |
        SIUL2_0_PORT200_ETPU_A_ETPU_A_CH_25_IN |
        SIUL2_0_PORT201_ETPU_A_ETPU_A_CH_24_IN |
        SIUL2_0_PORT202_SIUL_EIRQ_26_IN |
        SIUL2_0_PORT203_SIUL_EIRQ_27_IN |
        SIUL2_0_PORT204_ETPU_A_ETPU_A_CH_26_IN |
        SIUL2_0_PORT205_SIUL_EIRQ_29_IN |
        SIUL2_0_PORT206_ETPU_A_ETPU_A_CH_25_IN |
        SIUL2_0_PORT207_SIUL_EIRQ_31_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 208 - 223
        SIUL2_0_PORT208_FXIO_FXIO_D15_IN |
        SIUL2_0_PORT209_FXIO_FXIO_D16_IN |
        SIUL2_0_PORT210_FXIO_FXIO_D17_IN |
        SIUL2_0_PORT211_FXIO_FXIO_D18_IN |
        SIUL2_0_PORT212_FXIO_FXIO_D19_IN |
        SIUL2_0_PORT213_CAN0_CAN0_RX_IN |
        SIUL2_0_PORT214_FXIO_FXIO_D21_IN |
        SIUL2_0_PORT215_FXIO_FXIO_D22_IN |
        SIUL2_0_PORT216_FXIO_FXIO_D23_IN |
        SIUL2_0_PORT217_FXIO_FXIO_D24_IN |
        SIUL2_0_PORT218_FXIO_FXIO_D25_IN |
        SIUL2_0_PORT219_CAN1_CAN1_RX_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U)
                ),
        /* Pads 224 - 239
        SIUL2_0_PORT231_SIUL_EIRQ_23_IN |
        SIUL2_0_PORT232_SIUL_EIRQ_24_IN |
        SIUL2_0_PORT233_SIUL_EIRQ_25_IN |
        SIUL2_0_PORT234_SIUL_EIRQ_26_IN |
        SIUL2_0_PORT235_SIUL_EIRQ_27_IN |
        SIUL2_0_PORT236_SIUL_EIRQ_28_IN */
        (uint16)( SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U)
                )
    }
    ,
    /*  Mode PORT_INPUT2_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT0_EMIOS_0_EMIOS_0_CH_17_X_IN |
        SIUL2_0_PORT1_EMIOS_0_EMIOS_0_CH_9_X_IN |
        SIUL2_0_PORT2_EMIOS_0_EMIOS_0_CH_19_X_IN |
        SIUL2_0_PORT3_FCCU_FCCU_ERR_IN1_IN |
        SIUL2_0_PORT4_FXIO_FXIO_D6_IN |
        SIUL2_0_PORT6_SIUL_EIRQ_6_IN |
        SIUL2_0_PORT7_EMIOS_0_EMIOS_0_CH_11_X_IN |
        SIUL2_0_PORT8_FXIO_FXIO_D6_IN |
        SIUL2_0_PORT9_FXIO_FXIO_D7_IN |
        SIUL2_0_PORT10_EMIOS_0_EMIOS_0_CH_12_X_IN |
        SIUL2_0_PORT14_FXIO_FXIO_D14_IN |
        SIUL2_0_PORT15_EMIOS_0_EMIOS_0_CH_10_X_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 16 - 31
        SIUL2_0_PORT16_EMIOS_0_EMIOS_0_CH_11_X_IN |
        SIUL2_0_PORT17_EMIOS_0_EMIOS_0_CH_10_X_IN |
        SIUL2_0_PORT18_LPSPI1_LPSPI1_SOUT_IN |
        SIUL2_0_PORT19_LPUART1_LPUART1_RX_IN |
        SIUL2_0_PORT20_LPSPI1_LPSPI1_SIN_IN |
        SIUL2_0_PORT21_SIUL_EIRQ_3_IN |
        SIUL2_0_PORT22_FXIO_FXIO_D1_IN |
        SIUL2_0_PORT23_FXIO_FXIO_D2_IN |
        SIUL2_0_PORT24_ETPU_B_ETPU_B_CH_8_IN |
        SIUL2_0_PORT25_EMIOS_0_EMIOS_0_CH_8_X_IN |
        SIUL2_0_PORT26_EMAC_EMAC_PPS0_IN |
        SIUL2_0_PORT29_LPSPI1_LPSPI1_SIN_IN |
        SIUL2_0_PORT30_EMIOS_0_EMIOS_0_CH_13_X_IN |
        SIUL2_0_PORT31_EMAC_EMAC_PPS0_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 32 - 47
        SIUL2_0_PORT32_SIUL_EIRQ_8_IN |
        SIUL2_0_PORT33_EMIOS_0_EMIOS_0_CH_7_X_IN |
        SIUL2_0_PORT34_SIUL_EIRQ_10_IN |
        SIUL2_0_PORT35_EMIOS_0_EMIOS_0_CH_9_X_IN |
        SIUL2_0_PORT36_EMIOS_0_EMIOS_0_CH_4_X_IN |
        SIUL2_0_PORT37_EMIOS_0_EMIOS_0_CH_5_X_IN |
        SIUL2_0_PORT40_EMIOS_0_EMIOS_0_CH_15_X_IN |
        SIUL2_0_PORT41_FXIO_FXIO_D28_IN |
        SIUL2_0_PORT42_FXIO_FXIO_D27_IN |
        SIUL2_0_PORT43_EMIOS_0_EMIOS_0_CH_9_X_IN |
        SIUL2_0_PORT44_SIUL_EIRQ_26_IN |
        SIUL2_0_PORT45_SIUL_EIRQ_27_IN |
        SIUL2_0_PORT46_EMIOS_0_EMIOS_0_CH_2_X_IN |
        SIUL2_0_PORT47_SIUL_EIRQ_29_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 48 - 63
        SIUL2_0_PORT48_SIUL_EIRQ_30_IN |
        SIUL2_0_PORT49_SIUL_EIRQ_31_IN |
        SIUL2_0_PORT50_FXIO_FXIO_D1_IN |
        SIUL2_0_PORT51_EMAC_EMAC_PPS0_IN |
        SIUL2_0_PORT52_FXIO_FXIO_D3_IN |
        SIUL2_0_PORT53_SIUL_EIRQ_8_IN |
        SIUL2_0_PORT54_FXIO_FXIO_D15_IN |
        SIUL2_0_PORT55_CAN1_CAN1_RX_IN |
        SIUL2_0_PORT56_FXIO_FXIO_D5_IN |
        SIUL2_0_PORT57_SIUL_EIRQ_12_IN |
        SIUL2_0_PORT58_FXIO_FXIO_D7_IN |
        SIUL2_0_PORT59_FXIO_FXIO_D8_IN |
        SIUL2_0_PORT60_EMAC_EMAC_PPS3_IN |
        SIUL2_0_PORT61_FXIO_FXIO_D10_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U)
                ),
        /* Pads 64 - 79
        SIUL2_0_PORT64_EMIOS_0_EMIOS_0_CH_0_X_IN |
        SIUL2_0_PORT65_SIUL_EIRQ_1_IN |
        SIUL2_0_PORT66_SIUL_EIRQ_2_IN |
        SIUL2_0_PORT67_EMIOS_0_EMIOS_0_CH_3_X_IN |
        SIUL2_0_PORT68_EMIOS_0_EMIOS_0_CH_8_X_IN |
        SIUL2_0_PORT69_EMIOS_0_EMIOS_0_CH_16_X_IN |
        SIUL2_0_PORT70_SIUL_EIRQ_6_IN |
        SIUL2_0_PORT71_FXIO_FXIO_D10_IN |
        SIUL2_0_PORT72_EMIOS_0_EMIOS_0_CH_9_X_IN |
        SIUL2_0_PORT73_SIUL_EIRQ_17_IN |
        SIUL2_0_PORT74_EMIOS_0_EMIOS_0_CH_6_X_IN |
        SIUL2_0_PORT75_CAN5_CAN5_RX_IN |
        SIUL2_0_PORT76_EMIOS_0_EMIOS_0_CH_22_X_IN |
        SIUL2_0_PORT77_EMIOS_0_EMIOS_0_CH_23_X_IN |
        SIUL2_0_PORT78_SIUL_EIRQ_22_IN |
        SIUL2_0_PORT79_EMIOS_0_EMIOS_0_CH_11_X_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 80 - 95
        SIUL2_0_PORT80_EMIOS_0_EMIOS_0_CH_9_X_IN |
        SIUL2_0_PORT81_FXIO_FXIO_D2_IN |
        SIUL2_0_PORT82_FXIO_FXIO_D12_IN |
        SIUL2_0_PORT83_LPSPI2_LPSPI2_PCS1_IN |
        SIUL2_0_PORT84_EMAC_EMAC_PPS0_IN |
        SIUL2_0_PORT85_EMAC_EMAC_PPS1_IN |
        SIUL2_0_PORT87_SIUL_EIRQ_18_IN |
        SIUL2_0_PORT88_SIUL_EIRQ_19_IN |
        SIUL2_0_PORT89_CAN1_CAN1_RX_IN |
        SIUL2_0_PORT90_CAN5_CAN5_RX_IN |
        SIUL2_0_PORT91_SIUL_EIRQ_22_IN |
        SIUL2_0_PORT92_FXIO_FXIO_D21_IN |
        SIUL2_0_PORT93_SIUL_EIRQ_23_IN |
        SIUL2_0_PORT94_FXIO_FXIO_D23_IN |
        SIUL2_0_PORT95_EMIOS_0_EMIOS_0_CH_14_X_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 96 - 111
        SIUL2_0_PORT96_SIUL_EIRQ_8_IN |
        SIUL2_0_PORT97_SIUL_EIRQ_9_IN |
        SIUL2_0_PORT98_FXIO_FXIO_D4_IN |
        SIUL2_0_PORT99_FXIO_FXIO_D5_IN |
        SIUL2_0_PORT100_EMIOS_0_EMIOS_0_CH_23_X_IN |
        SIUL2_0_PORT101_SIUL_EIRQ_13_IN |
        SIUL2_0_PORT102_SIUL_EIRQ_14_IN |
        SIUL2_0_PORT103_LPSPI0_LPSPI0_PCS3_IN |
        SIUL2_0_PORT104_SIUL_EIRQ_24_IN |
        SIUL2_0_PORT105_EMIOS_0_EMIOS_0_CH_13_X_IN |
        SIUL2_0_PORT106_EMIOS_0_EMIOS_0_CH_16_X_IN |
        SIUL2_0_PORT107_EMIOS_0_EMIOS_0_CH_17_X_IN |
        SIUL2_0_PORT108_EMIOS_0_EMIOS_0_CH_18_X_IN |
        SIUL2_0_PORT109_EMIOS_0_EMIOS_0_CH_20_X_IN |
        SIUL2_0_PORT110_EMIOS_0_EMIOS_0_CH_21_X_IN |
        SIUL2_0_PORT111_SIUL_EIRQ_31_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 112 - 127
        SIUL2_0_PORT112_LPSPI0_LPSPI0_SIN_IN |
        SIUL2_0_PORT113_SIUL_EIRQ_24_IN |
        SIUL2_0_PORT114_FXIO_FXIO_D2_IN |
        SIUL2_0_PORT115_EMIOS_0_EMIOS_0_CH_0_X_IN |
        SIUL2_0_PORT116_SIUL_EIRQ_25_IN |
        SIUL2_0_PORT117_SIUL_EIRQ_26_IN |
        SIUL2_0_PORT118_EMIOS_0_EMIOS_0_CH_19_X_IN |
        SIUL2_0_PORT119_FXIO_FXIO_D28_IN |
        SIUL2_0_PORT120_FXIO_FXIO_D29_IN |
        SIUL2_0_PORT121_EMIOS_0_EMIOS_0_CH_1_X_IN |
        SIUL2_0_PORT122_FXIO_FXIO_D7_IN |
        SIUL2_0_PORT123_FXIO_FXIO_D31_IN |
        SIUL2_0_PORT124_LPSPI5_LPSPI5_SIN_IN |
        SIUL2_0_PORT125_LPSPI5_LPSPI5_PCS2_IN |
        SIUL2_0_PORT126_ETPU_A_ETPU_A_CH_16_IN |
        SIUL2_0_PORT127_FXIO_FXIO_D6_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 128 - 143
        SIUL2_0_PORT128_FXIO_FXIO_D3_IN |
        SIUL2_0_PORT129_FXIO_FXIO_D2_IN |
        SIUL2_0_PORT130_EMIOS_0_EMIOS_0_CH_3_X_IN |
        SIUL2_0_PORT132_EMIOS_0_EMIOS_0_CH_18_X_IN |
        SIUL2_0_PORT133_EMIOS_0_EMIOS_0_CH_19_X_IN |
        SIUL2_0_PORT134_FXIO_FXIO_D12_IN |
        SIUL2_0_PORT135_EMIOS_0_EMIOS_0_CH_11_X_IN |
        SIUL2_0_PORT136_EMIOS_0_EMIOS_0_CH_6_X_IN |
        SIUL2_0_PORT137_EMIOS_0_EMIOS_0_CH_7_X_IN |
        SIUL2_0_PORT138_EMIOS_0_EMIOS_0_CH_20_X_IN |
        SIUL2_0_PORT139_EMIOS_0_EMIOS_0_CH_1_X_IN |
        SIUL2_0_PORT142_SIUL_EIRQ_13_IN |
        SIUL2_0_PORT143_SIUL_EIRQ_14_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 144 - 159
        SIUL2_0_PORT144_EMIOS_0_EMIOS_0_CH_23_X_IN |
        SIUL2_0_PORT147_ETPU_A_ETPU_A_CH_9_IN |
        SIUL2_0_PORT148_ETPU_B_ETPU_B_CH_3_IN |
        SIUL2_0_PORT149_ETPU_B_ETPU_B_CH_6_IN |
        SIUL2_0_PORT151_LPSPI4_LPSPI4_PCS0_IN |
        SIUL2_0_PORT154_LPSPI2_LPSPI2_PCS3_IN |
        SIUL2_0_PORT155_ETPU_B_ETPU_B_CH_28_IN |
        SIUL2_0_PORT156_ETPU_B_ETPU_B_CH_29_IN |
        SIUL2_0_PORT157_EMIOS_0_EMIOS_0_CH_5_X_IN |
        SIUL2_0_PORT159_ETPU_B_ETPU_B_CH_11_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 160 - 175
        SIUL2_0_PORT160_ETPU_B_ETPU_B_CH_12_IN |
        SIUL2_0_PORT161_ETPU_B_ETPU_B_CH_17_IN |
        SIUL2_0_PORT162_SIUL_EIRQ_2_IN |
        SIUL2_0_PORT163_SIUL_EIRQ_3_IN |
        SIUL2_0_PORT164_SIUL_EIRQ_4_IN |
        SIUL2_0_PORT165_CAN5_CAN5_RX_IN |
        SIUL2_0_PORT166_LPI2C1_LPI2C1_SDA_IN |
        SIUL2_0_PORT167_SIUL_EIRQ_7_IN |
        SIUL2_0_PORT168_EMIOS_0_EMIOS_0_CH_4_X_IN |
        SIUL2_0_PORT169_EMIOS_0_EMIOS_0_CH_5_X_IN |
        SIUL2_0_PORT170_EMIOS_0_EMIOS_0_CH_18_X_IN |
        SIUL2_0_PORT171_EMIOS_0_EMIOS_0_CH_19_X_IN |
        SIUL2_0_PORT172_EMIOS_0_EMIOS_0_CH_20_X_IN |
        SIUL2_0_PORT173_EMIOS_0_EMIOS_0_CH_21_X_IN |
        SIUL2_0_PORT174_SIUL_EIRQ_22_IN |
        SIUL2_0_PORT175_CAN1_CAN1_RX_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 176 - 191
        SIUL2_0_PORT176_LPSPI3_LPSPI3_PCS0_IN |
        SIUL2_0_PORT177_ETPU_B_ETPU_B_CH_22_IN |
        SIUL2_0_PORT178_LPUART3_LPUART3_TX_IN |
        SIUL2_0_PORT179_LPUART3_LPUART3_RX_IN |
        SIUL2_0_PORT180_EMIOS_0_EMIOS_0_CH_13_X_IN |
        SIUL2_0_PORT181_EMIOS_0_EMIOS_0_CH_14_X_IN |
        SIUL2_0_PORT183_LPUART1_LPUART1_TX_IN |
        SIUL2_0_PORT184_LPUART1_LPUART1_RX_IN |
        SIUL2_0_PORT185_FXIO_FXIO_D6_IN |
        SIUL2_0_PORT186_EMIOS_0_EMIOS_0_CH_10_X_IN |
        SIUL2_0_PORT187_LPSPI4_LPSPI4_PCS2_IN |
        SIUL2_0_PORT188_LPUART3_LPUART3_RX_IN |
        SIUL2_0_PORT189_FXIO_FXIO_D8_IN |
        SIUL2_0_PORT190_EMIOS_0_EMIOS_0_CH_14_X_IN |
        SIUL2_0_PORT191_FXIO_FXIO_D9_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 192 - 207
        SIUL2_0_PORT192_EMIOS_0_EMIOS_0_CH_6_X_IN |
        SIUL2_0_PORT193_EMIOS_0_EMIOS_0_CH_17_X_IN |
        SIUL2_0_PORT194_ETPU_B_ETPU_B_CH_30_IN |
        SIUL2_0_PORT195_EMIOS_0_EMIOS_0_CH_19_X_IN |
        SIUL2_0_PORT196_SIUL_EIRQ_12_IN |
        SIUL2_0_PORT197_SIUL_EIRQ_13_IN |
        SIUL2_0_PORT198_FXIO_FXIO_D10_IN |
        SIUL2_0_PORT199_EMIOS_0_EMIOS_0_CH_23_X_IN |
        SIUL2_0_PORT200_SIUL_EIRQ_24_IN |
        SIUL2_0_PORT201_CAN4_CAN4_RX_IN |
        SIUL2_0_PORT202_EMIOS_0_EMIOS_0_CH_7_X_IN |
        SIUL2_0_PORT203_EMIOS_0_EMIOS_0_CH_16_X_IN |
        SIUL2_0_PORT204_SIUL_EIRQ_28_IN |
        SIUL2_0_PORT205_EMIOS_0_EMIOS_0_CH_19_X_IN |
        SIUL2_0_PORT206_CAN5_CAN5_RX_IN |
        SIUL2_0_PORT207_FXIO_FXIO_D14_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 208 - 223
        SIUL2_0_PORT213_FXIO_FXIO_D20_IN |
        SIUL2_0_PORT219_FXIO_FXIO_D26_IN */
        (uint16)( SHL_PAD_U32(5U) |
                  SHL_PAD_U32(11U)
                ),
        /* Pads 224 - 239
        SIUL2_0_PORT231_FXIO_FXIO_D23_IN |
        SIUL2_0_PORT232_FXIO_FXIO_D24_IN |
        SIUL2_0_PORT233_FXIO_FXIO_D25_IN |
        SIUL2_0_PORT234_FXIO_FXIO_D26_IN |
        SIUL2_0_PORT235_FXIO_FXIO_D27_IN |
        SIUL2_0_PORT236_FXIO_FXIO_D28_IN */
        (uint16)( SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U)
                )
    }
    ,
    /*  Mode PORT_INPUT3_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT0_FXIO_FXIO_D2_IN |
        SIUL2_0_PORT1_FXIO_FXIO_D3_IN |
        SIUL2_0_PORT2_FCCU_FCCU_ERR_IN0_IN |
        SIUL2_0_PORT3_FXIO_FXIO_D5_IN |
        SIUL2_0_PORT4_JTAG_JTAG_TMS_SWD_DIO_IN |
        SIUL2_0_PORT6_EMIOS_0_EMIOS_0_CH_13_X_IN |
        SIUL2_0_PORT7_FXIO_FXIO_D9_IN |
        SIUL2_0_PORT8_LPUART2_LPUART2_RX_IN |
        SIUL2_0_PORT9_LPSPI1_LPSPI1_PCS2_IN |
        SIUL2_0_PORT10_FXIO_FXIO_D0_IN |
        SIUL2_0_PORT14_LPSPI1_LPSPI1_PCS3_IN |
        SIUL2_0_PORT15_FXIO_FXIO_D31_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 16 - 31
        SIUL2_0_PORT16_FXIO_FXIO_D30_IN |
        SIUL2_0_PORT17_FXIO_FXIO_D19_IN |
        SIUL2_0_PORT18_LPUART1_LPUART1_TX_IN |
        SIUL2_0_PORT19_LPSPI1_LPSPI1_SCK_IN |
        SIUL2_0_PORT20_PG_PGOOD_IN |
        SIUL2_0_PORT21_EMIOS_0_EMIOS_0_CH_4_X_IN |
        SIUL2_0_PORT22_LPSPI1_LPSPI1_PCS1_IN |
        SIUL2_0_PORT23_LPI2C0_LPI2C0_SCLS_IN |
        SIUL2_0_PORT25_FXIO_FXIO_D2_IN |
        SIUL2_0_PORT26_FXIO_FXIO_D1_IN |
        SIUL2_0_PORT29_EMAC_EMAC_MII_RMII_MDIO_IN |
        SIUL2_0_PORT30_LPUART2_LPUART2_RX_IN |
        SIUL2_0_PORT31_FXIO_FXIO_D0_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 32 - 47
        SIUL2_0_PORT32_EMIOS_0_EMIOS_0_CH_3_X_IN |
        SIUL2_0_PORT33_LPI2C0_LPI2C0_SCLS_IN |
        SIUL2_0_PORT34_EMIOS_0_EMIOS_0_CH_8_X_IN |
        SIUL2_0_PORT35_FXIO_FXIO_D17_IN |
        SIUL2_0_PORT36_LPSPI0_LPSPI0_SOUT_IN |
        SIUL2_0_PORT37_LPSPI0_LPSPI0_PCS0_IN |
        SIUL2_0_PORT40_FXIO_FXIO_D29_IN |
        SIUL2_0_PORT41_LPUART1_LPUART1_RX_IN |
        SIUL2_0_PORT42_LPSPI4_LPSPI4_SCK_IN |
        SIUL2_0_PORT43_FXIO_FXIO_D26_IN |
        SIUL2_0_PORT44_EMIOS_0_EMIOS_0_CH_0_X_IN |
        SIUL2_0_PORT45_EMIOS_0_EMIOS_0_CH_1_X_IN |
        SIUL2_0_PORT46_FXIO_FXIO_D23_IN |
        SIUL2_0_PORT47_EMIOS_0_EMIOS_0_CH_3_X_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 48 - 63
        SIUL2_0_PORT48_EMIOS_0_EMIOS_0_CH_4_X_IN |
        SIUL2_0_PORT49_EMIOS_0_EMIOS_0_CH_5_X_IN |
        SIUL2_0_PORT50_LPSPI1_LPSPI1_PCS1_IN |
        SIUL2_0_PORT51_FXIO_FXIO_D2_IN |
        SIUL2_0_PORT52_LPSPI5_LPSPI5_PCS3_IN |
        SIUL2_0_PORT53_EMIOS_0_EMIOS_0_CH_17_X_IN |
        SIUL2_0_PORT54_LPSPI3_LPSPI3_PCS1_IN |
        SIUL2_0_PORT55_SIUL_EIRQ_10_IN |
        SIUL2_0_PORT56_LPSPI2_LPSPI2_PCS2_IN |
        SIUL2_0_PORT57_FXIO_FXIO_D6_IN |
        SIUL2_0_PORT58_LPSPI2_LPSPI2_PCS3_IN |
        SIUL2_0_PORT59_LPSPI2_LPSPI2_SOUT_IN |
        SIUL2_0_PORT60_FXIO_FXIO_D9_IN |
        SIUL2_0_PORT61_LPSPI2_LPSPI2_SCK_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U)
                ),
        /* Pads 64 - 79
        SIUL2_0_PORT64_EMIOS_0_EMIOS_0_CH_14_X_IN |
        SIUL2_0_PORT65_EMIOS_0_EMIOS_0_CH_1_X_IN |
        SIUL2_0_PORT66_EMIOS_0_EMIOS_0_CH_2_X_IN |
        SIUL2_0_PORT67_LPUART0_LPUART0_TX_IN |
        SIUL2_0_PORT68_FXIO_FXIO_D5_IN |
        SIUL2_0_PORT69_FXIO_FXIO_D4_IN |
        SIUL2_0_PORT70_FXIO_FXIO_D11_IN |
        SIUL2_0_PORT71_LPI2C0_LPI2C0_HREQ_IN |
        SIUL2_0_PORT72_FXIO_FXIO_D12_IN |
        SIUL2_0_PORT73_EMIOS_0_EMIOS_0_CH_8_X_IN |
        SIUL2_0_PORT74_FXIO_FXIO_D18_IN |
        SIUL2_0_PORT75_SIUL_EIRQ_19_IN |
        SIUL2_0_PORT76_FXIO_FXIO_D19_IN |
        SIUL2_0_PORT77_FXIO_FXIO_D16_IN |
        SIUL2_0_PORT78_EMIOS_0_EMIOS_0_CH_10_X_IN |
        SIUL2_0_PORT79_FXIO_FXIO_D18_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 80 - 95
        SIUL2_0_PORT80_FXIO_FXIO_D15_IN |
        SIUL2_0_PORT81_FXIO_FXIO_D14_IN |
        SIUL2_0_PORT82_LPUART2_LPUART2_RX_IN |
        SIUL2_0_PORT83_EMAC_EMAC_MII_RMII_TX_CLK_IN |
        SIUL2_0_PORT84_FXIO_FXIO_D14_IN |
        SIUL2_0_PORT85_FXIO_FXIO_D15_IN |
        SIUL2_0_PORT87_EMIOS_0_EMIOS_0_CH_12_X_IN |
        SIUL2_0_PORT88_FXIO_FXIO_D17_IN |
        SIUL2_0_PORT89_SIUL_EIRQ_20_IN |
        SIUL2_0_PORT90_SIUL_EIRQ_21_IN |
        SIUL2_0_PORT91_FXIO_FXIO_D20_IN |
        SIUL2_0_PORT92_LPI2C1_LPI2C1_SCL_IN |
        SIUL2_0_PORT93_EMIOS_0_EMIOS_0_CH_10_X_IN |
        SIUL2_0_PORT94_LPUART1_LPUART1_DSR_B_IN |
        SIUL2_0_PORT95_FXIO_FXIO_D1_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 96 - 111
        SIUL2_0_PORT96_EMIOS_0_EMIOS_0_CH_2_X_IN |
        SIUL2_0_PORT97_EMIOS_0_EMIOS_0_CH_3_X_IN |
        SIUL2_0_PORT98_FXIO_FXIO_D6_IN |
        SIUL2_0_PORT99_FXIO_FXIO_D7_IN |
        SIUL2_0_PORT100_LPSPI1_LPSPI1_PCS1_IN |
        SIUL2_0_PORT101_EMIOS_0_EMIOS_0_CH_2_X_IN |
        SIUL2_0_PORT102_FXIO_FXIO_D3_IN |
        SIUL2_0_PORT103_LPSPI3_LPSPI3_PCS3_IN |
        SIUL2_0_PORT104_EMIOS_0_EMIOS_0_CH_12_X_IN |
        SIUL2_0_PORT105_FXIO_FXIO_D0_IN |
        SIUL2_0_PORT106_LPSPI0_LPSPI0_SIN_IN |
        SIUL2_0_PORT107_LPSPI0_LPSPI0_SCK_IN |
        SIUL2_0_PORT108_LPI2C1_LPI2C1_HREQ_IN |
        SIUL2_0_PORT109_EMAC_EMAC_PPS1_IN |
        SIUL2_0_PORT110_EMAC_EMAC_PPS0_IN |
        SIUL2_0_PORT111_EMIOS_0_EMIOS_0_CH_0_X_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 112 - 127
        SIUL2_0_PORT112_EMAC_EMAC_MII_RMII_MDIO_IN |
        SIUL2_0_PORT113_EMIOS_0_EMIOS_0_CH_18_X_IN |
        SIUL2_0_PORT114_ETPU_B_ETPU_B_CH_25_IN |
        SIUL2_0_PORT115_FXIO_FXIO_D3_IN |
        SIUL2_0_PORT116_EMIOS_0_EMIOS_0_CH_17_X_IN |
        SIUL2_0_PORT117_FXIO_FXIO_D26_IN |
        SIUL2_0_PORT118_FXIO_FXIO_D27_IN |
        SIUL2_0_PORT119_LPSPI0_LPSPI0_PCS4_IN |
        SIUL2_0_PORT120_LPSPI0_LPSPI0_PCS5_IN |
        SIUL2_0_PORT121_TRACE_EVTI_1_IN |
        SIUL2_0_PORT122_FXIO_FXIO_D30_IN |
        SIUL2_0_PORT123_LPSPI5_LPSPI5_SOUT_IN |
        SIUL2_0_PORT127_ETPU_A_ETPU_A_CH_8_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 128 - 143
        SIUL2_0_PORT128_LPUART3_LPUART3_RX_IN |
        SIUL2_0_PORT129_LPSPI0_LPSPI0_SCK_IN |
        SIUL2_0_PORT130_FXIO_FXIO_D13_IN |
        SIUL2_0_PORT132_FXIO_FXIO_D6_IN |
        SIUL2_0_PORT133_FXIO_FXIO_D7_IN |
        SIUL2_0_PORT134_LPSPI0_LPSPI0_PCS2_IN |
        SIUL2_0_PORT135_FXIO_FXIO_D11_IN |
        SIUL2_0_PORT136_FXIO_FXIO_D8_IN |
        SIUL2_0_PORT137_EMAC_EMAC_PPS3_IN |
        SIUL2_0_PORT138_FXIO_FXIO_D4_IN |
        SIUL2_0_PORT139_EMIOS_0_EMIOS_0_CH_21_X_IN |
        SIUL2_0_PORT142_EMIOS_0_EMIOS_0_CH_19_X_IN |
        SIUL2_0_PORT143_EMIOS_0_EMIOS_0_CH_22_X_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 144 - 159
        SIUL2_0_PORT144_FCCU_FCCU_ERR_IN1_IN |
        SIUL2_0_PORT151_SYSTEM_SWG_EXT_REF_CLK_IN |
        SIUL2_0_PORT154_ETPU_A_ETPU_A_TCRCLK_IN |
        SIUL2_0_PORT155_ETPU_A_ETPU_A_CH_20_IN |
        SIUL2_0_PORT156_ETPU_A_ETPU_A_CH_21_IN |
        SIUL2_0_PORT157_ETPU_B_ETPU_B_CH_7_IN |
        SIUL2_0_PORT159_CAN4_CAN4_RX_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 160 - 175
        SIUL2_0_PORT160_SIUL_EIRQ_0_IN |
        SIUL2_0_PORT161_SIUL_EIRQ_1_IN |
        SIUL2_0_PORT162_EMIOS_0_EMIOS_0_CH_23_X_IN |
        SIUL2_0_PORT163_EMIOS_0_EMIOS_0_CH_0_X_IN |
        SIUL2_0_PORT164_EMIOS_0_EMIOS_0_CH_1_X_IN |
        SIUL2_0_PORT165_SIUL_EIRQ_5_IN |
        SIUL2_0_PORT166_TRACE_EVTI_1_IN |
        SIUL2_0_PORT167_FXIO_FXIO_D1_IN |
        SIUL2_0_PORT168_FXIO_FXIO_D2_IN |
        SIUL2_0_PORT169_ETPU_B_ETPU_B_CH_23_IN |
        SIUL2_0_PORT170_ETPU_B_ETPU_B_CH_24_IN |
        SIUL2_0_PORT171_HSE_HSE_TAMPER_EXTIN0_IN |
        SIUL2_0_PORT172_LPSPI3_LPSPI3_SIN_IN |
        SIUL2_0_PORT173_LPUART2_LPUART2_RX_IN |
        SIUL2_0_PORT174_EMIOS_0_EMIOS_0_CH_17_X_IN |
        SIUL2_0_PORT175_SIUL_EIRQ_23_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 176 - 191
        SIUL2_0_PORT176_SDADC_0_EXT_DATA0_IN |
        SIUL2_0_PORT178_ETPU_B_ETPU_B_CH_26_IN |
        SIUL2_0_PORT179_LPSPI3_LPSPI3_PCS2_IN |
        SIUL2_0_PORT180_FXIO_FXIO_D4_IN |
        SIUL2_0_PORT181_FXIO_FXIO_D5_IN |
        SIUL2_0_PORT183_TRACE_EVTI_0_IN |
        SIUL2_0_PORT184_TRACE_EVTI_0_IN |
        SIUL2_0_PORT185_LPSPI2_LPSPI2_PCS2_IN |
        SIUL2_0_PORT186_LPSPI2_LPSPI2_PCS3_IN |
        SIUL2_0_PORT187_LPUART3_LPUART3_TX_IN |
        SIUL2_0_PORT188_LPSPI0_LPSPI0_PCS0_IN |
        SIUL2_0_PORT189_LPI2C0_LPI2C0_HREQ_IN |
        SIUL2_0_PORT190_ETPU_B_ETPU_B_CH_31_IN |
        SIUL2_0_PORT191_TRGMUX_TRGMUX_IN6_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 192 - 207
        SIUL2_0_PORT192_ETPU_A_ETPU_A_CH_8_IN |
        SIUL2_0_PORT193_ETPU_A_ETPU_A_CH_13_IN |
        SIUL2_0_PORT194_TRACE_EVTI_0_IN |
        SIUL2_0_PORT195_ETPU_B_ETPU_B_CH_31_IN |
        SIUL2_0_PORT196_EMIOS_0_EMIOS_0_CH_20_X_IN |
        SIUL2_0_PORT197_EMIOS_0_EMIOS_0_CH_21_X_IN |
        SIUL2_0_PORT199_FXIO_FXIO_D11_IN |
        SIUL2_0_PORT200_EMIOS_0_EMIOS_0_CH_22_X_IN |
        SIUL2_0_PORT201_SIUL_EIRQ_25_IN |
        SIUL2_0_PORT202_ETPU_A_ETPU_A_CH_15_IN |
        SIUL2_0_PORT203_ETPU_A_ETPU_A_CH_16_IN |
        SIUL2_0_PORT204_EMIOS_0_EMIOS_0_CH_18_X_IN |
        SIUL2_0_PORT205_FXIO_FXIO_D13_IN |
        SIUL2_0_PORT206_SIUL_EIRQ_30_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U)
                ),
        /* Pads 208 - 223 */
        (uint16)0x0000,
        /* Pads 224 - 239
        SIUL2_0_PORT231_LPUART0_LPUART0_RX_IN |
        SIUL2_0_PORT232_LPUART2_LPUART2_TX_IN |
        SIUL2_0_PORT233_LPUART2_LPUART2_RX_IN |
        SIUL2_0_PORT234_LPUART3_LPUART3_TX_IN |
        SIUL2_0_PORT235_LPUART3_LPUART3_RX_IN */
        (uint16)( SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U)
                )
    }
    ,
    /*  Mode PORT_INPUT4_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT0_LPSPI0_LPSPI0_PCS7_IN |
        SIUL2_0_PORT1_LPSPI0_LPSPI0_PCS6_IN |
        SIUL2_0_PORT2_FXIO_FXIO_D4_IN |
        SIUL2_0_PORT3_LPSPI1_LPSPI1_SCK_IN |
        SIUL2_0_PORT6_FXIO_FXIO_D19_IN |
        SIUL2_0_PORT7_LPSPI0_LPSPI0_PCS1_IN |
        SIUL2_0_PORT8_LPSPI2_LPSPI2_SOUT_IN |
        SIUL2_0_PORT9_LPSPI2_LPSPI2_PCS0_IN |
        SIUL2_0_PORT14_LPSPI5_LPSPI5_PCS1_IN |
        SIUL2_0_PORT15_LPUART2_LPUART2_RX_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 16 - 31
        SIUL2_0_PORT16_LPSPI0_LPSPI0_PCS4_IN |
        SIUL2_0_PORT17_LPSPI3_LPSPI3_SOUT_IN |
        SIUL2_0_PORT18_TRACE_EVTI_0_IN |
        SIUL2_0_PORT19_ETPU_A_ETPU_A_CH_4_IN |
        SIUL2_0_PORT20_ETPU_B_ETPU_B_CH_4_IN |
        SIUL2_0_PORT21_FXIO_FXIO_D0_IN |
        SIUL2_0_PORT22_SYSTEM_SWG_EXT_REF_CLK_IN |
        SIUL2_0_PORT23_ETPU_B_ETPU_B_CH_13_IN |
        SIUL2_0_PORT25_ETPU_B_ETPU_B_CH_9_IN |
        SIUL2_0_PORT26_LPSPI0_LPSPI0_PCS0_IN |
        SIUL2_0_PORT29_LPUART2_LPUART2_TX_IN |
        SIUL2_0_PORT30_LPSPI0_LPSPI0_SOUT_IN |
        SIUL2_0_PORT31_LPSPI0_LPSPI0_PCS1_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 32 - 47
        SIUL2_0_PORT32_FXIO_FXIO_D14_IN |
        SIUL2_0_PORT33_LPSPI0_LPSPI0_SOUT_IN |
        SIUL2_0_PORT34_FXIO_FXIO_D18_IN |
        SIUL2_0_PORT35_LPSPI2_LPSPI2_SOUT_IN |
        SIUL2_0_PORT36_EMAC_EMAC_MII_RMII_MDIO_IN |
        SIUL2_0_PORT37_LPSPI0_LPSPI0_PCS1_IN |
        SIUL2_0_PORT40_LPSPI0_LPSPI0_PCS5_IN |
        SIUL2_0_PORT41_LPSPI4_LPSPI4_SOUT_IN |
        SIUL2_0_PORT42_LPUART1_LPUART1_TX_IN |
        SIUL2_0_PORT43_LPI2C0_LPI2C0_HREQ_IN |
        SIUL2_0_PORT44_FXIO_FXIO_D25_IN |
        SIUL2_0_PORT45_FXIO_FXIO_D8_IN |
        SIUL2_0_PORT46_LPUART3_LPUART3_RX_IN |
        SIUL2_0_PORT47_FXIO_FXIO_D22_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 48 - 63
        SIUL2_0_PORT48_FXIO_FXIO_D21_IN |
        SIUL2_0_PORT49_FXIO_FXIO_D20_IN |
        SIUL2_0_PORT50_LPSPI5_LPSPI5_PCS2_IN |
        SIUL2_0_PORT52_QUADSPI_QUADSPI_INTA_IN |
        SIUL2_0_PORT53_FXIO_FXIO_D4_IN |
        SIUL2_0_PORT54_EMAC_EMAC_MII_CRS_IN |
        SIUL2_0_PORT55_EMIOS_0_EMIOS_0_CH_19_X_IN |
        SIUL2_0_PORT56_EMAC_EMAC_MII_RMII_RXD_1_IN |
        SIUL2_0_PORT57_LPSPI2_LPSPI2_PCS0_IN |
        SIUL2_0_PORT58_EMAC_EMAC_MII_RX_CLK_IN |
        SIUL2_0_PORT59_EMAC_EMAC_MII_COL_IN |
        SIUL2_0_PORT60_LPUART1_LPUART1_RX_IN |
        SIUL2_0_PORT61_LPUART2_LPUART2_TX_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U)
                ),
        /* Pads 64 - 79
        SIUL2_0_PORT64_EMAC_EMAC_MII_RMII_RXD_0_IN |
        SIUL2_0_PORT65_EMIOS_0_EMIOS_0_CH_15_X_IN |
        SIUL2_0_PORT66_LPUART0_LPUART0_RX_IN |
        SIUL2_0_PORT68_JTAG_JTAG_TCK_SWD_CLK_IN |
        SIUL2_0_PORT69_JTAG_JTAG_TDI_IN |
        SIUL2_0_PORT70_LPUART1_LPUART1_RX_IN |
        SIUL2_0_PORT71_LPI2C1_LPI2C1_SCL_IN |
        SIUL2_0_PORT72_LPUART1_LPUART1_RX_IN |
        SIUL2_0_PORT73_FXIO_FXIO_D13_IN |
        SIUL2_0_PORT74_LPSPI2_LPSPI2_PCS1_IN |
        SIUL2_0_PORT75_FXIO_FXIO_D15_IN |
        SIUL2_0_PORT76_LPUART2_LPUART2_RX_IN |
        SIUL2_0_PORT77_LPSPI2_LPSPI2_PCS2_IN |
        SIUL2_0_PORT78_FXIO_FXIO_D16_IN |
        SIUL2_0_PORT79_LPI2C1_LPI2C1_SCL_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 80 - 95
        SIUL2_0_PORT80_LPUART2_LPUART2_RX_IN |
        SIUL2_0_PORT81_LPI2C1_LPI2C1_SCLS_IN |
        SIUL2_0_PORT82_LPSPI2_LPSPI2_PCS3_IN |
        SIUL2_0_PORT83_LPUART3_LPUART3_TX_IN |
        SIUL2_0_PORT84_LPUART3_LPUART3_RX_IN |
        SIUL2_0_PORT85_ETPU_B_ETPU_B_CH_31_IN |
        SIUL2_0_PORT87_FXIO_FXIO_D16_IN |
        SIUL2_0_PORT88_LPSPI4_LPSPI4_PCS3_IN |
        SIUL2_0_PORT89_FXIO_FXIO_D18_IN |
        SIUL2_0_PORT90_EMIOS_0_EMIOS_0_CH_5_X_IN |
        SIUL2_0_PORT91_LPI2C0_LPI2C0_HREQ_IN |
        SIUL2_0_PORT92_LPUART1_LPUART1_RIN_B_IN |
        SIUL2_0_PORT93_FXIO_FXIO_D3_IN |
        SIUL2_0_PORT94_FLEXPWM_1_PWM_1_A_1_IN |
        SIUL2_0_PORT95_FXIO_FXIO_D24_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 96 - 111
        SIUL2_0_PORT96_EMIOS_0_EMIOS_0_CH_16_X_IN |
        SIUL2_0_PORT97_EMIOS_0_EMIOS_0_CH_17_X_IN |
        SIUL2_0_PORT98_LPSPI1_LPSPI1_SOUT_IN |
        SIUL2_0_PORT99_LPUART3_LPUART3_RX_IN |
        SIUL2_0_PORT100_LPSPI5_LPSPI5_PCS0_IN |
        SIUL2_0_PORT101_EMIOS_0_EMIOS_0_CH_19_X_IN |
        SIUL2_0_PORT102_FXIO_FXIO_D13_IN |
        SIUL2_0_PORT103_QUADSPI_QUADSPI_IOFA1_IN |
        SIUL2_0_PORT104_FXIO_FXIO_D1_IN |
        SIUL2_0_PORT105_FXIO_FXIO_D10_IN |
        SIUL2_0_PORT106_EMAC_EMAC_MII_RX_CLK_IN |
        SIUL2_0_PORT107_EMAC_EMAC_MII_RMII_TX_CLK_IN |
        SIUL2_0_PORT108_LPSPI0_LPSPI0_SOUT_IN |
        SIUL2_0_PORT109_FXIO_FXIO_D7_IN |
        SIUL2_0_PORT110_LPI2C0_LPI2C0_SCL_IN |
        SIUL2_0_PORT111_EMAC_EMAC_PPS2_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 112 - 127
        SIUL2_0_PORT112_LPUART0_LPUART0_TX_IN |
        SIUL2_0_PORT113_EMAC_EMAC_PPS2_IN |
        SIUL2_0_PORT114_SDADC_3_EXT_CLKIN3_IN |
        SIUL2_0_PORT115_ETPU_B_ETPU_B_CH_27_IN |
        SIUL2_0_PORT116_FXIO_FXIO_D25_IN |
        SIUL2_0_PORT117_LPSPI0_LPSPI0_PCS7_IN |
        SIUL2_0_PORT118_FLEXPWM_0_PWM_0_B_3_IN |
        SIUL2_0_PORT119_FLEXPWM_0_PWM_0_B_1_IN |
        SIUL2_0_PORT120_HSE_HSE_TAMPER_EXTIN0_IN |
        SIUL2_0_PORT121_ETPU_A_ETPU_A_CH_15_IN |
        SIUL2_0_PORT122_LPSPI5_LPSPI5_SCK_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U)
                ),
        /* Pads 128 - 143
        SIUL2_0_PORT128_LPSPI0_LPSPI0_SIN_IN |
        SIUL2_0_PORT129_LPUART3_LPUART3_TX_IN |
        SIUL2_0_PORT130_LPSPI0_LPSPI0_SOUT_IN |
        SIUL2_0_PORT132_LPSPI0_LPSPI0_PCS0_IN |
        SIUL2_0_PORT133_LPSPI1_LPSPI1_PCS3_IN |
        SIUL2_0_PORT135_LPUART0_LPUART0_RX_IN |
        SIUL2_0_PORT136_FXIO_FXIO_D12_IN |
        SIUL2_0_PORT137_FXIO_FXIO_D11_IN |
        SIUL2_0_PORT138_LPUART0_LPUART0_RX_IN |
        SIUL2_0_PORT139_FXIO_FXIO_D5_IN |
        SIUL2_0_PORT142_EMAC_EMAC_PPS1_IN |
        SIUL2_0_PORT143_FCCU_FCCU_ERR_IN0_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 144 - 159
        SIUL2_0_PORT144_FXIO_FXIO_D3_IN |
        SIUL2_0_PORT154_ETPU_A_ETPU_A_CH_0_IN |
        SIUL2_0_PORT159_EMIOS_0_EMIOS_0_CH_6_X_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 160 - 175
        SIUL2_0_PORT160_EMIOS_0_EMIOS_0_CH_7_X_IN |
        SIUL2_0_PORT161_EMIOS_0_EMIOS_0_CH_16_X_IN |
        SIUL2_0_PORT162_LPSPI2_LPSPI2_SOUT_IN |
        SIUL2_0_PORT163_LPUART2_LPUART2_RX_IN |
        SIUL2_0_PORT164_FXIO_FXIO_D0_IN |
        SIUL2_0_PORT165_EMIOS_0_EMIOS_0_CH_2_X_IN |
        SIUL2_0_PORT167_LPI2C1_LPI2C1_SCL_IN |
        SIUL2_0_PORT168_LPI2C1_LPI2C1_SDA_IN |
        SIUL2_0_PORT171_ETPU_B_ETPU_B_CH_25_IN |
        SIUL2_0_PORT172_LPUART2_LPUART2_TX_IN |
        SIUL2_0_PORT173_LPSPI3_LPSPI3_SCK_IN |
        SIUL2_0_PORT174_FCCU_FCCU_ERR_IN0_IN |
        SIUL2_0_PORT175_EMIOS_0_EMIOS_0_CH_22_X_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 176 - 191
        SIUL2_0_PORT176_ETPU_B_ETPU_B_CH_2_IN |
        SIUL2_0_PORT178_SDADC_2_EXT_DATA2_IN |
        SIUL2_0_PORT179_ETPU_B_ETPU_B_CH_23_IN |
        SIUL2_0_PORT180_LPI2C0_LPI2C0_SCL_IN |
        SIUL2_0_PORT181_LPUART0_LPUART0_RX_IN |
        SIUL2_0_PORT183_ETPU_B_ETPU_B_CH_7_IN |
        SIUL2_0_PORT185_LPSPI4_LPSPI4_PCS0_IN |
        SIUL2_0_PORT186_LPSPI4_LPSPI4_PCS1_IN |
        SIUL2_0_PORT187_ETPU_B_ETPU_B_CH_30_IN |
        SIUL2_0_PORT188_LPSPI4_LPSPI4_PCS3_IN |
        SIUL2_0_PORT189_LPI2C1_LPI2C1_SCL_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U)
                ),
        /* Pads 192 - 207
        SIUL2_0_PORT194_ETPU_A_ETPU_A_CH_1_IN |
        SIUL2_0_PORT195_ETPU_A_ETPU_A_CH_2_IN |
        SIUL2_0_PORT196_ETPU_B_ETPU_B_CH_15_IN |
        SIUL2_0_PORT197_ETPU_B_ETPU_B_CH_16_IN |
        SIUL2_0_PORT200_FXIO_FXIO_D12_IN |
        SIUL2_0_PORT201_EMIOS_0_EMIOS_0_CH_23_X_IN |
        SIUL2_0_PORT204_LPSPI4_LPSPI4_PCS3_IN |
        SIUL2_0_PORT205_LPI2C0_LPI2C0_SDA_IN */
        (uint16)( SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U)
                ),
        /* Pads 208 - 223 */
        (uint16)0x0000,
        /* Pads 224 - 239 */
        (uint16)0x0000
    }
    ,
    /*  Mode PORT_INPUT5_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT0_LPSPI4_LPSPI4_PCS2_IN |
        SIUL2_0_PORT1_LPSPI4_LPSPI4_PCS1_IN |
        SIUL2_0_PORT2_LPUART0_LPUART0_RX_IN |
        SIUL2_0_PORT3_LPSPI5_LPSPI5_SCK_IN |
        SIUL2_0_PORT6_LPUART3_LPUART3_RX_IN |
        SIUL2_0_PORT7_LPUART3_LPUART3_TX_IN |
        SIUL2_0_PORT8_ETPU_B_ETPU_B_TCRCLK_IN |
        SIUL2_0_PORT9_LPSPI3_LPSPI3_PCS0_IN |
        SIUL2_0_PORT14_ETPU_A_ETPU_A_CH_6_IN |
        SIUL2_0_PORT15_LPSPI0_LPSPI0_PCS3_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 16 - 31
        SIUL2_0_PORT16_LPSPI1_LPSPI1_PCS2_IN |
        SIUL2_0_PORT17_LPUART0_LPUART0_TX_IN |
        SIUL2_0_PORT18_ETPU_A_ETPU_A_CH_3_IN |
        SIUL2_0_PORT20_ETPU_A_ETPU_A_CH_5_IN |
        SIUL2_0_PORT21_LPSPI1_LPSPI1_PCS0_IN |
        SIUL2_0_PORT26_LPSPI1_LPSPI1_PCS0_IN |
        SIUL2_0_PORT29_ZIPWIRE0_LFAST_0_EXT_REF_IN |
        SIUL2_0_PORT30_LPSPI1_LPSPI1_SOUT_IN |
        SIUL2_0_PORT31_ETPU_B_ETPU_B_CH_28_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 32 - 47
        SIUL2_0_PORT32_LPUART0_LPUART0_RX_IN |
        SIUL2_0_PORT33_HSE_HSE_TAMPER_EXTIN0_IN |
        SIUL2_0_PORT34_LPUART1_LPUART1_RX_IN |
        SIUL2_0_PORT35_EMAC_EMAC_MII_RMII_TX_CLK_IN |
        SIUL2_0_PORT36_TRGMUX_TRGMUX_IN1_IN |
        SIUL2_0_PORT37_TRGMUX_TRGMUX_IN0_IN |
        SIUL2_0_PORT40_LPSPI4_LPSPI4_PCS0_IN |
        SIUL2_0_PORT41_LPUART1_LPUART1_RIN_B_IN |
        SIUL2_0_PORT42_SYSTEM_SWG_EXT_REF_CLK_IN |
        SIUL2_0_PORT43_LPSPI4_LPSPI4_SIN_IN |
        SIUL2_0_PORT44_LPUART0_LPUART0_RX_IN |
        SIUL2_0_PORT45_FXIO_FXIO_D24_IN |
        SIUL2_0_PORT46_LPSPI1_LPSPI1_SCK_IN |
        SIUL2_0_PORT47_LPSPI1_LPSPI1_SIN_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 48 - 63
        SIUL2_0_PORT48_LPSPI1_LPSPI1_SOUT_IN |
        SIUL2_0_PORT49_LPUART0_LPUART0_RX_IN |
        SIUL2_0_PORT50_EMAC_EMAC_MII_RMII_RX_DV_RGMII_RXCTL_IN |
        SIUL2_0_PORT52_ETPU_B_ETPU_B_CH_13_IN |
        SIUL2_0_PORT53_ETPU_B_ETPU_B_CH_14_IN |
        SIUL2_0_PORT54_LPUART1_LPUART1_TX_IN |
        SIUL2_0_PORT55_FXIO_FXIO_D4_IN |
        SIUL2_0_PORT56_EMAC_EMAC_MII_RXD2_IN |
        SIUL2_0_PORT57_EMAC_EMAC_MII_COL_IN |
        SIUL2_0_PORT58_QUADSPI_QUADSPI_INTA_IN |
        SIUL2_0_PORT59_EMAC_EMAC_MII_CRS_IN |
        SIUL2_0_PORT60_LPSPI2_LPSPI2_SIN_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U)
                ),
        /* Pads 64 - 79
        SIUL2_0_PORT64_EMAC_EMAC_MII_RMII_RXD_1_IN |
        SIUL2_0_PORT65_FXIO_FXIO_D5_IN |
        SIUL2_0_PORT66_LPSPI0_LPSPI0_PCS2_IN |
        SIUL2_0_PORT69_LPI2C1_LPI2C1_HREQ_IN |
        SIUL2_0_PORT70_LPSPI0_LPSPI0_PCS1_IN |
        SIUL2_0_PORT71_LPSPI0_LPSPI0_PCS0_IN |
        SIUL2_0_PORT72_LPI2C0_LPI2C0_SCL_IN |
        SIUL2_0_PORT73_LPI2C0_LPI2C0_SDA_IN |
        SIUL2_0_PORT74_LPSPI4_LPSPI4_PCS0_IN |
        SIUL2_0_PORT75_FXIO_FXIO_D19_IN |
        SIUL2_0_PORT76_LPSPI2_LPSPI2_PCS1_IN |
        SIUL2_0_PORT77_EMAC_EMAC_MII_COL_IN |
        SIUL2_0_PORT78_LPSPI2_LPSPI2_PCS0_IN |
        SIUL2_0_PORT79_LPSPI2_LPSPI2_SCK_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 80 - 95
        SIUL2_0_PORT80_LPI2C1_LPI2C1_SDA_IN |
        SIUL2_0_PORT81_LPSPI3_LPSPI3_SCK_IN |
        SIUL2_0_PORT84_ETPU_B_ETPU_B_CH_30_IN |
        SIUL2_0_PORT85_ETPU_A_ETPU_A_CH_23_IN |
        SIUL2_0_PORT87_LPSPI4_LPSPI4_PCS2_IN |
        SIUL2_0_PORT88_TRGMUX_TRGMUX_IN7_IN |
        SIUL2_0_PORT89_LPSPI4_LPSPI4_PCS1_IN |
        SIUL2_0_PORT90_FXIO_FXIO_D19_IN |
        SIUL2_0_PORT91_LPSPI4_LPSPI4_SCK_IN |
        SIUL2_0_PORT92_FLEXPWM_1_PWM_1_B_3_IN |
        SIUL2_0_PORT93_FXIO_FXIO_D22_IN |
        SIUL2_0_PORT94_ETPU_A_ETPU_A_CH_19_IN |
        SIUL2_0_PORT95_FLEXPWM_1_PWM_1_A_0_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 96 - 111
        SIUL2_0_PORT96_FXIO_FXIO_D0_IN |
        SIUL2_0_PORT97_FXIO_FXIO_D1_IN |
        SIUL2_0_PORT98_LPSPI5_LPSPI5_SOUT_IN |
        SIUL2_0_PORT99_LPSPI1_LPSPI1_PCS0_IN |
        SIUL2_0_PORT100_FLEXPWM_0_PWM_0_A_3_IN |
        SIUL2_0_PORT101_FXIO_FXIO_D15_IN |
        SIUL2_0_PORT102_LPUART2_LPUART2_RX_IN |
        SIUL2_0_PORT103_LPUART2_LPUART2_TX_IN |
        SIUL2_0_PORT104_FXIO_FXIO_D11_IN |
        SIUL2_0_PORT105_LPI2C1_LPI2C1_SCL_IN |
        SIUL2_0_PORT106_QUADSPI_QUADSPI_SCKFA_IN |
        SIUL2_0_PORT107_QUADSPI_QUADSPI_IOFA0_IN |
        SIUL2_0_PORT108_EMAC_EMAC_MII_RMII_TX_CLK_IN |
        SIUL2_0_PORT109_LPUART1_LPUART1_RX_IN |
        SIUL2_0_PORT110_LPSPI5_LPSPI5_SCK_IN |
        SIUL2_0_PORT111_FXIO_FXIO_D6_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 112 - 127
        SIUL2_0_PORT113_FXIO_FXIO_D9_IN |
        SIUL2_0_PORT114_ETPU_A_ETPU_A_CH_17_IN |
        SIUL2_0_PORT115_SDADC_3_EXT_DATA3_IN |
        SIUL2_0_PORT116_LPSPI0_LPSPI0_PCS6_IN |
        SIUL2_0_PORT117_ETPU_A_ETPU_A_CH_2_IN |
        SIUL2_0_PORT118_ETPU_B_ETPU_B_TCRCLK_IN |
        SIUL2_0_PORT119_ETPU_A_ETPU_A_CH_4_IN |
        SIUL2_0_PORT120_FLEXPWM_0_PWM_0_A_0_IN */
        (uint16)( SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U)
                ),
        /* Pads 128 - 143
        SIUL2_0_PORT128_ETPU_A_ETPU_A_CH_1_IN |
        SIUL2_0_PORT129_ETPU_A_ETPU_A_CH_2_IN |
        SIUL2_0_PORT130_LPUART1_LPUART1_CTS_IN |
        SIUL2_0_PORT132_LPSPI1_LPSPI1_PCS1_IN |
        SIUL2_0_PORT133_ETPU_A_ETPU_A_CH_11_IN |
        SIUL2_0_PORT135_LPSPI3_LPSPI3_SCK_IN |
        SIUL2_0_PORT136_LPSPI3_LPSPI3_PCS1_IN |
        SIUL2_0_PORT137_LPSPI5_LPSPI5_SOUT_IN |
        SIUL2_0_PORT138_LPSPI2_LPSPI2_PCS1_IN |
        SIUL2_0_PORT139_LPSPI1_LPSPI1_PCS4_IN |
        SIUL2_0_PORT142_FXIO_FXIO_D7_IN |
        SIUL2_0_PORT143_FXIO_FXIO_D2_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 144 - 159
        SIUL2_0_PORT144_LPSPI2_LPSPI2_SIN_IN |
        SIUL2_0_PORT154_ETPU_B_ETPU_B_CH_3_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(10U)
                ),
        /* Pads 160 - 175
        SIUL2_0_PORT160_LPSPI2_LPSPI2_SCK_IN |
        SIUL2_0_PORT161_LPUART1_LPUART1_RX_IN |
        SIUL2_0_PORT162_LPUART2_LPUART2_TX_IN |
        SIUL2_0_PORT163_LPSPI2_LPSPI2_PCS0_IN |
        SIUL2_0_PORT168_ETPU_B_ETPU_B_CH_22_IN |
        SIUL2_0_PORT172_ETPU_B_ETPU_B_CH_26_IN |
        SIUL2_0_PORT173_ETPU_B_ETPU_B_CH_27_IN |
        SIUL2_0_PORT174_FXIO_FXIO_D3_IN |
        SIUL2_0_PORT175_FCCU_FCCU_ERR_IN1_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 176 - 191
        SIUL2_0_PORT176_ETPU_B_ETPU_B_CH_21_IN |
        SIUL2_0_PORT178_ETPU_A_ETPU_A_CH_18_IN |
        SIUL2_0_PORT180_LPSPI3_LPSPI3_PCS3_IN |
        SIUL2_0_PORT181_LPI2C0_LPI2C0_SDA_IN |
        SIUL2_0_PORT183_ETPU_A_ETPU_A_CH_13_IN |
        SIUL2_0_PORT185_ETPU_B_ETPU_B_TCRCLK_IN |
        SIUL2_0_PORT186_MSC0_LPUART_MSC0_RX_IN |
        SIUL2_0_PORT189_LPSPI3_LPSPI3_PCS1_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(13U)
                ),
        /* Pads 192 - 207
        SIUL2_0_PORT194_ETPU_A_ETPU_A_CH_22_IN |
        SIUL2_0_PORT195_ETPU_A_ETPU_A_CH_23_IN |
        SIUL2_0_PORT200_LPI2C0_LPI2C0_SCL_IN |
        SIUL2_0_PORT205_ETPU_B_ETPU_B_CH_28_IN */
        (uint16)( SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(13U)
                ),
        /* Pads 208 - 223 */
        (uint16)0x0000,
        /* Pads 224 - 239 */
        (uint16)0x0000
    }
    ,
    /*  Mode PORT_INPUT6_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT0_LPUART0_LPUART0_CTS_IN |
        SIUL2_0_PORT2_LPSPI1_LPSPI1_SIN_IN |
        SIUL2_0_PORT3_LPUART0_LPUART0_TX_IN |
        SIUL2_0_PORT6_LPSPI1_LPSPI1_PCS1_IN |
        SIUL2_0_PORT7_LPUART0_LPUART0_DCD_B_IN |
        SIUL2_0_PORT8_ETPU_B_ETPU_B_CH_0_IN |
        SIUL2_0_PORT9_LPUART2_LPUART2_TX_IN |
        SIUL2_0_PORT14_ETPU_B_ETPU_B_CH_9_IN |
        SIUL2_0_PORT15_LPSPI2_LPSPI2_PCS3_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 16 - 31
        SIUL2_0_PORT16_LPSPI4_LPSPI4_PCS3_IN |
        SIUL2_0_PORT17_ETPU_A_ETPU_A_CH_8_IN |
        SIUL2_0_PORT18_ETPU_B_ETPU_B_CH_1_IN |
        SIUL2_0_PORT21_LPSPI2_LPSPI2_PCS2_IN |
        SIUL2_0_PORT26_PG_PGOOD_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(10U)
                ),
        /* Pads 32 - 47
        SIUL2_0_PORT32_LPI2C0_LPI2C0_SDAS_IN |
        SIUL2_0_PORT33_LPUART0_LPUART0_TX_IN |
        SIUL2_0_PORT34_LPSPI2_LPSPI2_SIN_IN |
        SIUL2_0_PORT35_TRGMUX_TRGMUX_IN2_IN |
        SIUL2_0_PORT40_LPUART1_LPUART1_DCD_B_IN |
        SIUL2_0_PORT43_LPUART0_LPUART0_DSR_B_IN |
        SIUL2_0_PORT44_LPSPI3_LPSPI3_PCS3_IN |
        SIUL2_0_PORT45_LPSPI3_LPSPI3_PCS2_IN |
        SIUL2_0_PORT46_ETPU_A_ETPU_A_CH_3_IN |
        SIUL2_0_PORT47_TRGMUX_TRGMUX_IN0_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 48 - 63
        SIUL2_0_PORT48_TRGMUX_TRGMUX_IN1_IN |
        SIUL2_0_PORT49_LPSPI1_LPSPI1_PCS3_IN |
        SIUL2_0_PORT50_ETPU_B_ETPU_B_CH_29_IN |
        SIUL2_0_PORT55_LPUART1_LPUART1_RX_IN |
        SIUL2_0_PORT56_EMAC_EMAC_MII_RXD3_IN |
        SIUL2_0_PORT57_EMAC_EMAC_MII_RMII_RX_ER_IN |
        SIUL2_0_PORT59_LPUART1_LPUART1_TX_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(11U)
                ),
        /* Pads 64 - 79
        SIUL2_0_PORT64_EMAC_EMAC_MII_RMII_TX_CLK_IN |
        SIUL2_0_PORT65_EMAC_EMAC_MII_RMII_RXD_0_IN |
        SIUL2_0_PORT66_LPSPI3_LPSPI3_PCS2_IN |
        SIUL2_0_PORT70_LPSPI1_LPSPI1_PCS1_IN |
        SIUL2_0_PORT72_LPSPI0_LPSPI0_SCK_IN |
        SIUL2_0_PORT73_LPSPI0_LPSPI0_SIN_IN |
        SIUL2_0_PORT74_LPUART3_LPUART3_TX_IN |
        SIUL2_0_PORT75_LPUART3_LPUART3_RX_IN |
        SIUL2_0_PORT76_EMAC_EMAC_MII_CRS_IN |
        SIUL2_0_PORT77_EMAC_EMAC_MII_RMII_RX_DV_RGMII_RXCTL_IN |
        SIUL2_0_PORT78_EMAC_EMAC_MII_COL_IN |
        SIUL2_0_PORT79_EMAC_EMAC_MII_CRS_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 80 - 95
        SIUL2_0_PORT80_LPI2C1_LPI2C1_SDAS_IN |
        SIUL2_0_PORT81_EMAC_EMAC_MII_RMII_RX_DV_RGMII_RXCTL_IN |
        SIUL2_0_PORT84_TRACE_EVTI_1_IN |
        SIUL2_0_PORT87_QUADSPI_QUADSPI_INTA_IN |
        SIUL2_0_PORT88_FLEXPWM_1_PWM_1_EXT_CLK_IN |
        SIUL2_0_PORT89_TRGMUX_TRGMUX_IN6_IN |
        SIUL2_0_PORT90_LPSPI4_LPSPI4_SIN_IN |
        SIUL2_0_PORT91_ETPU_A_ETPU_A_CH_14_IN |
        SIUL2_0_PORT92_ETPU_B_ETPU_B_CH_5_IN |
        SIUL2_0_PORT93_LPI2C1_LPI2C1_SDA_IN |
        SIUL2_0_PORT95_ETPU_A_ETPU_A_CH_17_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 96 - 111
        SIUL2_0_PORT96_LPUART1_LPUART1_RX_IN |
        SIUL2_0_PORT97_LPSPI3_LPSPI3_SCK_IN |
        SIUL2_0_PORT98_TRGMUX_TRGMUX_IN5_IN |
        SIUL2_0_PORT99_TRGMUX_TRGMUX_IN4_IN |
        SIUL2_0_PORT100_ETPU_A_ETPU_A_CH_6_IN |
        SIUL2_0_PORT101_LPSPI0_LPSPI0_PCS1_IN |
        SIUL2_0_PORT102_LPSPI0_LPSPI0_PCS0_IN |
        SIUL2_0_PORT104_LPUART2_LPUART2_RX_IN |
        SIUL2_0_PORT105_EMAC_EMAC_MII_RMII_RXD_0_IN |
        SIUL2_0_PORT106_ETPU_B_ETPU_B_CH_25_IN |
        SIUL2_0_PORT107_LPUART2_LPUART2_CTS_IN |
        SIUL2_0_PORT108_QUADSPI_QUADSPI_IOFA2_IN |
        SIUL2_0_PORT109_LPI2C0_LPI2C0_SDA_IN |
        SIUL2_0_PORT110_EMAC_EMAC_MII_RMII_RX_DV_RGMII_RXCTL_IN |
        SIUL2_0_PORT111_FXIO_FXIO_D10_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 112 - 127
        SIUL2_0_PORT113_LPUART2_LPUART2_RX_IN |
        SIUL2_0_PORT115_ETPU_A_ETPU_A_CH_19_IN |
        SIUL2_0_PORT116_LPSPI1_LPSPI1_PCS2_IN |
        SIUL2_0_PORT117_ETPU_A_ETPU_A_CH_7_IN |
        SIUL2_0_PORT118_ETPU_B_ETPU_B_CH_0_IN |
        SIUL2_0_PORT120_ETPU_A_ETPU_A_CH_1_IN */
        (uint16)( SHL_PAD_U32(1U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(8U)
                ),
        /* Pads 128 - 143
        SIUL2_0_PORT128_ETPU_B_ETPU_B_CH_4_IN |
        SIUL2_0_PORT129_ETPU_B_ETPU_B_CH_2_IN |
        SIUL2_0_PORT132_ETPU_B_ETPU_B_CH_6_IN |
        SIUL2_0_PORT133_ETPU_B_ETPU_B_CH_5_IN |
        SIUL2_0_PORT135_ETPU_A_ETPU_A_CH_16_IN |
        SIUL2_0_PORT136_LPSPI5_LPSPI5_PCS1_IN |
        SIUL2_0_PORT137_LPUART2_LPUART2_CTS_IN |
        SIUL2_0_PORT138_LPSPI3_LPSPI3_SIN_IN |
        SIUL2_0_PORT139_LPSPI2_LPSPI2_PCS0_IN |
        SIUL2_0_PORT142_LPUART1_LPUART1_TX_IN |
        SIUL2_0_PORT143_LPUART3_LPUART3_RX_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 144 - 159
        SIUL2_0_PORT144_LPUART3_LPUART3_TX_IN */
        (uint16)( SHL_PAD_U32(0U)
                ),
        /* Pads 160 - 175
        SIUL2_0_PORT160_LPUART1_LPUART1_TX_IN |
        SIUL2_0_PORT161_LPSPI2_LPSPI2_SIN_IN |
        SIUL2_0_PORT174_SDADC_0_EXT_CLKIN0_IN |
        SIUL2_0_PORT175_LPSPI3_LPSPI3_SOUT_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 176 - 191
        SIUL2_0_PORT180_LPUART0_LPUART0_TX_IN |
        SIUL2_0_PORT181_LPSPI1_LPSPI1_PCS0_IN |
        SIUL2_0_PORT185_ETPU_B_ETPU_B_CH_0_IN |
        SIUL2_0_PORT186_ETPU_B_ETPU_B_CH_2_IN |
        SIUL2_0_PORT189_ETPU_B_ETPU_B_CH_29_IN */
        (uint16)( SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(13U)
                ),
        /* Pads 192 - 207
        SIUL2_0_PORT200_ETPU_B_ETPU_B_CH_14_IN |
        SIUL2_0_PORT205_ETPU_A_ETPU_A_CH_20_IN */
        (uint16)( SHL_PAD_U32(8U) |
                  SHL_PAD_U32(13U)
                ),
        /* Pads 208 - 223 */
        (uint16)0x0000,
        /* Pads 224 - 239 */
        (uint16)0x0000
    }
    ,
    /*  Mode PORT_INPUT7_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT2_LPSPI5_LPSPI5_SIN_IN |
        SIUL2_0_PORT3_FLEXPWM_0_PWM_0_A_1_IN |
        SIUL2_0_PORT6_LPSPI3_LPSPI3_PCS1_IN |
        SIUL2_0_PORT7_FLEXPWM_1_PWM_1_B_1_IN |
        SIUL2_0_PORT8_ETPU_A_ETPU_A_CH_5_IN |
        SIUL2_0_PORT9_PG_PGOOD_IN |
        SIUL2_0_PORT15_LPSPI5_LPSPI5_PCS0_IN */
        (uint16)( SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 16 - 31
        SIUL2_0_PORT16_LPUART1_LPUART1_DSR_B_IN |
        SIUL2_0_PORT21_ETPU_A_ETPU_A_CH_1_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(5U)
                ),
        /* Pads 32 - 47
        SIUL2_0_PORT32_LPSPI0_LPSPI0_PCS0_IN |
        SIUL2_0_PORT33_ETPU_B_ETPU_B_CH_9_IN |
        SIUL2_0_PORT34_TRGMUX_TRGMUX_IN3_IN |
        SIUL2_0_PORT35_LPUART1_LPUART1_TX_IN |
        SIUL2_0_PORT43_ETPU_A_ETPU_A_TCRCLK_IN |
        SIUL2_0_PORT44_LPUART0_LPUART0_DCD_B_IN |
        SIUL2_0_PORT45_LPUART0_LPUART0_TX_IN |
        SIUL2_0_PORT46_ETPU_A_ETPU_A_CH_9_IN |
        SIUL2_0_PORT47_LPUART3_LPUART3_TX_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 48 - 63
        SIUL2_0_PORT48_LPUART0_LPUART0_TX_IN |
        SIUL2_0_PORT49_LPSPI3_LPSPI3_PCS0_IN |
        SIUL2_0_PORT55_EMAC_EMAC_MII_COL_IN |
        SIUL2_0_PORT57_ETPU_B_ETPU_B_CH_21_IN |
        SIUL2_0_PORT59_QUADSPI_QUADSPI_INTA_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(11U)
                ),
        /* Pads 64 - 79
        SIUL2_0_PORT64_EMAC_EMAC_MII_RX_CLK_IN |
        SIUL2_0_PORT65_EMAC_EMAC_MII_RMII_RXD_1_IN |
        SIUL2_0_PORT66_QUADSPI_QUADSPI_IOFA3_IN |
        SIUL2_0_PORT72_LPUART0_LPUART0_CTS_IN |
        SIUL2_0_PORT73_LPUART1_LPUART1_TX_IN |
        SIUL2_0_PORT74_LPUART0_LPUART0_DSR_B_IN |
        SIUL2_0_PORT75_LPSPI4_LPSPI4_SOUT_IN |
        SIUL2_0_PORT76_EMAC_EMAC_MII_RMII_RX_ER_IN |
        SIUL2_0_PORT77_LPUART2_LPUART2_TX_IN |
        SIUL2_0_PORT78_EMAC_EMAC_MII_RMII_RX_ER_IN |
        SIUL2_0_PORT79_EMAC_EMAC_MII_RMII_RX_DV_RGMII_RXCTL_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 80 - 95
        SIUL2_0_PORT80_LPSPI3_LPSPI3_SIN_IN |
        SIUL2_0_PORT81_QUADSPI_QUADSPI_IOFA7_IN |
        SIUL2_0_PORT84_QUADSPI_QUADSPI_INTA_IN |
        SIUL2_0_PORT87_ETPU_A_ETPU_A_CH_15_IN |
        SIUL2_0_PORT88_ETPU_B_ETPU_B_CH_21_IN |
        SIUL2_0_PORT89_FLEXPWM_1_PWM_1_EXT_FORCE_IN |
        SIUL2_0_PORT90_TRGMUX_TRGMUX_IN4_IN |
        SIUL2_0_PORT93_LPUART1_LPUART1_DCD_B_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(13U)
                ),
        /* Pads 96 - 111
        SIUL2_0_PORT96_LPSPI3_LPSPI3_SOUT_IN |
        SIUL2_0_PORT97_LPUART1_LPUART1_TX_IN |
        SIUL2_0_PORT98_LPUART3_LPUART3_TX_IN |
        SIUL2_0_PORT99_FLEXPWM_0_PWM_0_B_2_IN |
        SIUL2_0_PORT101_EMAC_EMAC_MII_RX_CLK_IN |
        SIUL2_0_PORT102_EMAC_EMAC_MII_RMII_TX_CLK_IN |
        SIUL2_0_PORT104_LPI2C1_LPI2C1_SDA_IN |
        SIUL2_0_PORT105_EMAC_EMAC_MII_RXD2_IN |
        SIUL2_0_PORT106_ETPU_A_ETPU_A_CH_17_IN |
        SIUL2_0_PORT107_ETPU_B_ETPU_B_CH_24_IN |
        SIUL2_0_PORT109_LPSPI5_LPSPI5_SIN_IN |
        SIUL2_0_PORT110_LPUART1_LPUART1_TX_IN |
        SIUL2_0_PORT111_LPUART0_LPUART0_RX_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 112 - 127
        SIUL2_0_PORT113_LPSPI3_LPSPI3_PCS0_IN |
        SIUL2_0_PORT116_LPSPI3_LPSPI3_SIN_IN */
        (uint16)( SHL_PAD_U32(1U) |
                  SHL_PAD_U32(4U)
                ),
        /* Pads 128 - 143
        SIUL2_0_PORT132_ETPU_A_ETPU_A_CH_12_IN |
        SIUL2_0_PORT137_SYSTEM_SWG_EXT_REF_CLK_IN |
        SIUL2_0_PORT138_ETPU_B_ETPU_B_CH_23_IN |
        SIUL2_0_PORT139_LPUART0_LPUART0_TX_IN |
        SIUL2_0_PORT143_LPSPI2_LPSPI2_SCK_IN */
        (uint16)( SHL_PAD_U32(4U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 144 - 159
        SIUL2_0_PORT144_ETPU_A_ETPU_A_CH_6_IN */
        (uint16)( SHL_PAD_U32(0U)
                ),
        /* Pads 160 - 175
        SIUL2_0_PORT160_SYSTEM_SWG_EXT_REF_CLK_IN |
        SIUL2_0_PORT174_ETPU_B_ETPU_B_CH_18_IN |
        SIUL2_0_PORT175_ETPU_B_ETPU_B_CH_20_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 176 - 191
        SIUL2_0_PORT180_SDADC_1_EXT_CLKIN1_IN |
        SIUL2_0_PORT181_ETPU_B_ETPU_B_CH_24_IN |
        SIUL2_0_PORT189_ETPU_A_ETPU_A_TCRCLK_IN */
        (uint16)( SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(13U)
                ),
        /* Pads 192 - 207 */
        (uint16)0x0000,
        /* Pads 208 - 223 */
        (uint16)0x0000,
        /* Pads 224 - 239 */
        (uint16)0x0000
    }
    ,
    /*  Mode PORT_INPUT8_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT2_FLEXPWM_0_PWM_0_B_0_IN |
        SIUL2_0_PORT3_ETPU_A_ETPU_A_CH_3_IN |
        SIUL2_0_PORT6_LPUART1_LPUART1_CTS_IN |
        SIUL2_0_PORT7_ETPU_A_ETPU_A_CH_20_IN |
        SIUL2_0_PORT9_ETPU_B_ETPU_B_CH_1_IN */
        (uint16)( SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(9U)
                ),
        /* Pads 16 - 31 */
        (uint16)0x0000,
        /* Pads 32 - 47
        SIUL2_0_PORT32_ETPU_B_ETPU_B_CH_7_IN |
        SIUL2_0_PORT33_FLEXPWM_1_PWM_1_X_1_IN |
        SIUL2_0_PORT34_QUADSPI_QUADSPI_INTA_IN |
        SIUL2_0_PORT43_ETPU_A_ETPU_A_CH_0_IN |
        SIUL2_0_PORT44_ETPU_A_ETPU_A_TCRCLK_IN |
        SIUL2_0_PORT45_LPUART0_LPUART0_RIN_B_IN |
        SIUL2_0_PORT46_FLEXPWM_0_PWM_0_X_3_IN |
        SIUL2_0_PORT47_ETPU_A_ETPU_A_CH_4_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 48 - 63
        SIUL2_0_PORT48_ETPU_A_ETPU_A_CH_10_IN |
        SIUL2_0_PORT49_TRGMUX_TRGMUX_IN3_IN |
        SIUL2_0_PORT55_EMAC_EMAC_MII_RMII_RXD_0_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(7U)
                ),
        /* Pads 64 - 79
        SIUL2_0_PORT64_ETPU_B_ETPU_B_CH_26_IN |
        SIUL2_0_PORT65_EMAC_EMAC_MII_RX_CLK_IN |
        SIUL2_0_PORT72_FLEXPWM_1_PWM_1_B_2_IN |
        SIUL2_0_PORT73_FLEXPWM_1_PWM_1_A_3_IN |
        SIUL2_0_PORT74_MSC0_DSPI_MSC0_SIN_IN |
        SIUL2_0_PORT75_TRGMUX_TRGMUX_IN5_IN |
        SIUL2_0_PORT77_QUADSPI_QUADSPI_INTA_IN |
        SIUL2_0_PORT78_EMAC_EMAC_MII_RMII_RXD_0_IN |
        SIUL2_0_PORT79_EMAC_EMAC_MII_RMII_RXD_0_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 80 - 95
        SIUL2_0_PORT80_EMAC_EMAC_MII_RMII_RX_ER_IN |
        SIUL2_0_PORT81_ETPU_B_ETPU_B_CH_19_IN |
        SIUL2_0_PORT84_ETPU_A_ETPU_A_CH_22_IN |
        SIUL2_0_PORT88_ETPU_A_ETPU_A_CH_12_IN |
        SIUL2_0_PORT89_ETPU_B_ETPU_B_CH_20_IN |
        SIUL2_0_PORT90_ETPU_B_ETPU_B_CH_18_IN |
        SIUL2_0_PORT93_FLEXPWM_1_PWM_1_A_2_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(13U)
                ),
        /* Pads 96 - 111
        SIUL2_0_PORT96_LPUART0_LPUART0_CTS_IN |
        SIUL2_0_PORT97_ETPU_A_ETPU_A_CH_2_IN |
        SIUL2_0_PORT98_FLEXPWM_0_PWM_0_A_2_IN |
        SIUL2_0_PORT99_ETPU_A_ETPU_A_CH_11_IN |
        SIUL2_0_PORT101_TRGMUX_TRGMUX_IN7_IN |
        SIUL2_0_PORT102_ETPU_B_ETPU_B_CH_15_IN |
        SIUL2_0_PORT104_LPSPI3_LPSPI3_SOUT_IN |
        SIUL2_0_PORT105_LPUART2_LPUART2_TX_IN |
        SIUL2_0_PORT107_ETPU_A_ETPU_A_CH_14_IN |
        SIUL2_0_PORT110_QUADSPI_QUADSPI_INTA_IN |
        SIUL2_0_PORT111_LPSPI0_LPSPI0_SCK_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 112 - 127
        SIUL2_0_PORT113_LPSPI5_LPSPI5_PCS0_IN |
        SIUL2_0_PORT116_TRGMUX_TRGMUX_IN2_IN */
        (uint16)( SHL_PAD_U32(1U) |
                  SHL_PAD_U32(4U)
                ),
        /* Pads 128 - 143
        SIUL2_0_PORT138_ETPU_A_ETPU_A_CH_10_IN |
        SIUL2_0_PORT139_ETPU_B_ETPU_B_CH_22_IN |
        SIUL2_0_PORT143_LPUART1_LPUART1_CTS_IN */
        (uint16)( SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 144 - 159
        SIUL2_0_PORT144_ETPU_B_ETPU_B_CH_8_IN */
        (uint16)( SHL_PAD_U32(0U)
                ),
        /* Pads 160 - 175
        SIUL2_0_PORT175_ETPU_B_ETPU_B_CH_1_IN */
        (uint16)( SHL_PAD_U32(15U)
                ),
        /* Pads 176 - 191
        SIUL2_0_PORT180_MSC0_DSPI_MSC0_SIN_IN |
        SIUL2_0_PORT181_SDADC_2_EXT_CLKIN2_IN |
        SIUL2_0_PORT189_ETPU_A_ETPU_A_CH_0_IN */
        (uint16)( SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(13U)
                ),
        /* Pads 192 - 207 */
        (uint16)0x0000,
        /* Pads 208 - 223 */
        (uint16)0x0000,
        /* Pads 224 - 239 */
        (uint16)0x0000
    }
    ,
    /*  Mode PORT_INPUT9_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT2_ETPU_A_ETPU_A_CH_2_IN |
        SIUL2_0_PORT6_LPUART0_LPUART0_RIN_B_IN |
        SIUL2_0_PORT9_ETPU_A_ETPU_A_CH_12_IN */
        (uint16)( SHL_PAD_U32(2U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(9U)
                ),
        /* Pads 16 - 31 */
        (uint16)0x0000,
        /* Pads 32 - 47
        SIUL2_0_PORT32_FLEXPWM_1_PWM_1_X_0_IN |
        SIUL2_0_PORT34_MSC0_LPUART_MSC0_RX_IN |
        SIUL2_0_PORT44_ETPU_A_ETPU_A_CH_0_IN |
        SIUL2_0_PORT45_MSC0_LPUART_MSC0_RX_IN |
        SIUL2_0_PORT47_ETPU_B_ETPU_B_CH_13_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 48 - 63
        SIUL2_0_PORT48_ETPU_B_ETPU_B_CH_14_IN |
        SIUL2_0_PORT49_FLEXPWM_0_PWM_0_EXT_CLK_IN |
        SIUL2_0_PORT55_EMAC_EMAC_MII_RMII_RXD_1_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(7U)
                ),
        /* Pads 64 - 79
        SIUL2_0_PORT64_QUADSPI_QUADSPI_IOFA4_IN |
        SIUL2_0_PORT65_QUADSPI_QUADSPI_DQSFA_IN |
        SIUL2_0_PORT72_ETPU_A_ETPU_A_CH_22_IN |
        SIUL2_0_PORT73_MSC0_LPUART_MSC0_RX_IN |
        SIUL2_0_PORT74_ETPU_A_ETPU_A_CH_23_IN |
        SIUL2_0_PORT75_ETPU_B_ETPU_B_CH_19_IN |
        SIUL2_0_PORT78_EMAC_EMAC_MII_RXD2_IN |
        SIUL2_0_PORT79_EMAC_EMAC_MII_RMII_RXD_1_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 80 - 95
        SIUL2_0_PORT80_EMAC_EMAC_MII_RX_CLK_IN |
        SIUL2_0_PORT89_ETPU_B_ETPU_B_CH_8_IN |
        SIUL2_0_PORT93_ETPU_A_ETPU_A_CH_21_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(13U)
                ),
        /* Pads 96 - 111
        SIUL2_0_PORT96_ETPU_A_ETPU_A_CH_7_IN |
        SIUL2_0_PORT98_ETPU_A_ETPU_A_CH_10_IN |
        SIUL2_0_PORT101_ETPU_B_ETPU_B_CH_16_IN |
        SIUL2_0_PORT104_EMAC_EMAC_MII_RMII_RXD_1_IN |
        SIUL2_0_PORT105_ETPU_B_ETPU_B_CH_27_IN |
        SIUL2_0_PORT111_LPUART2_LPUART2_CTS_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 112 - 127
        SIUL2_0_PORT116_FLEXPWM_0_PWM_0_EXT_FORCE_IN */
        (uint16)( SHL_PAD_U32(4U)
                ),
        /* Pads 128 - 143
        SIUL2_0_PORT139_ETPU_A_ETPU_A_CH_9_IN |
        SIUL2_0_PORT143_ETPU_A_ETPU_A_TCRCLK_IN */
        (uint16)( SHL_PAD_U32(11U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 144 - 159 */
        (uint16)0x0000,
        /* Pads 160 - 175 */
        (uint16)0x0000,
        /* Pads 176 - 191
        SIUL2_0_PORT180_ETPU_B_ETPU_B_TCRCLK_IN |
        SIUL2_0_PORT181_ETPU_A_ETPU_A_CH_14_IN |
        SIUL2_0_PORT189_ETPU_A_ETPU_A_CH_21_IN */
        (uint16)( SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(13U)
                ),
        /* Pads 192 - 207 */
        (uint16)0x0000,
        /* Pads 208 - 223 */
        (uint16)0x0000,
        /* Pads 224 - 239 */
        (uint16)0x0000
    }
    ,
    /*  Mode PORT_INPUT10_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT6_FLEXPWM_1_PWM_1_B_0_IN */
        (uint16)( SHL_PAD_U32(6U)
                ),
        /* Pads 16 - 31 */
        (uint16)0x0000,
        /* Pads 32 - 47
        SIUL2_0_PORT44_ETPU_B_ETPU_B_CH_2_IN |
        SIUL2_0_PORT45_ETPU_A_ETPU_A_CH_1_IN */
        (uint16)( SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U)
                ),
        /* Pads 48 - 63
        SIUL2_0_PORT48_ETPU_B_ETPU_B_CH_1_IN |
        SIUL2_0_PORT49_ETPU_B_ETPU_B_CH_16_IN |
        SIUL2_0_PORT55_EMAC_EMAC_MII_RXD2_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(7U)
                ),
        /* Pads 64 - 79
        SIUL2_0_PORT64_ETPU_A_ETPU_A_CH_18_IN |
        SIUL2_0_PORT73_ETPU_A_ETPU_A_CH_13_IN |
        SIUL2_0_PORT74_ETPU_B_ETPU_B_CH_5_IN |
        SIUL2_0_PORT75_ETPU_B_ETPU_B_CH_6_IN |
        SIUL2_0_PORT78_EMAC_EMAC_MII_RXD3_IN |
        SIUL2_0_PORT79_EMAC_EMAC_MII_RXD2_IN */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 80 - 95 */
        (uint16)0x0000,
        /* Pads 96 - 111
        SIUL2_0_PORT104_EMAC_EMAC_MII_RXD3_IN |
        SIUL2_0_PORT105_QUADSPI_QUADSPI_IOFA5_IN */
        (uint16)( SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U)
                ),
        /* Pads 112 - 127
        SIUL2_0_PORT116_ETPU_A_ETPU_A_CH_11_IN */
        (uint16)( SHL_PAD_U32(4U)
                ),
        /* Pads 128 - 143
        SIUL2_0_PORT143_ETPU_A_ETPU_A_CH_0_IN */
        (uint16)( SHL_PAD_U32(15U)
                ),
        /* Pads 144 - 159 */
        (uint16)0x0000,
        /* Pads 160 - 175 */
        (uint16)0x0000,
        /* Pads 176 - 191
        SIUL2_0_PORT180_ETPU_B_ETPU_B_CH_0_IN */
        (uint16)( SHL_PAD_U32(4U)
                ),
        /* Pads 192 - 207 */
        (uint16)0x0000,
        /* Pads 208 - 223 */
        (uint16)0x0000,
        /* Pads 224 - 239 */
        (uint16)0x0000
    }
    ,
    /*  Mode PORT_INPUT11_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT6_ETPU_A_ETPU_A_CH_18_IN */
        (uint16)( SHL_PAD_U32(6U)
                ),
        /* Pads 16 - 31 */
        (uint16)0x0000,
        /* Pads 32 - 47
        SIUL2_0_PORT45_ETPU_B_ETPU_B_CH_4_IN */
        (uint16)( SHL_PAD_U32(13U)
                ),
        /* Pads 48 - 63
        SIUL2_0_PORT49_ETPU_A_ETPU_A_CH_7_IN |
        SIUL2_0_PORT55_ETPU_B_ETPU_B_CH_20_IN */
        (uint16)( SHL_PAD_U32(1U) |
                  SHL_PAD_U32(7U)
                ),
        /* Pads 64 - 79
        SIUL2_0_PORT74_FLEXPWM_1_PWM_1_X_3_IN |
        SIUL2_0_PORT79_EMAC_EMAC_MII_RXD3_IN */
        (uint16)( SHL_PAD_U32(10U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 80 - 95 */
        (uint16)0x0000,
        /* Pads 96 - 111
        SIUL2_0_PORT104_QUADSPI_QUADSPI_IOFA6_IN |
        SIUL2_0_PORT105_ETPU_A_ETPU_A_CH_19_IN */
        (uint16)( SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U)
                ),
        /* Pads 112 - 127
        SIUL2_0_PORT116_ETPU_B_ETPU_B_CH_15_IN */
        (uint16)( SHL_PAD_U32(4U)
                ),
        /* Pads 128 - 143 */
        (uint16)0x0000,
        /* Pads 144 - 159 */
        (uint16)0x0000,
        /* Pads 160 - 175 */
        (uint16)0x0000,
        /* Pads 176 - 191
        SIUL2_0_PORT180_ETPU_B_ETPU_B_CH_19_IN */
        (uint16)( SHL_PAD_U32(4U)
                ),
        /* Pads 192 - 207 */
        (uint16)0x0000,
        /* Pads 208 - 223 */
        (uint16)0x0000,
        /* Pads 224 - 239 */
        (uint16)0x0000
    }
    ,
    /*  Mode PORT_INPUT12_MODE: */
    {
        /* Pads 0 - 15 */
        (uint16)0x0000,
        /* Pads 16 - 31 */
        (uint16)0x0000,
        /* Pads 32 - 47 */
        (uint16)0x0000,
        /* Pads 48 - 63
        SIUL2_0_PORT49_ETPU_A_ETPU_A_CH_5_IN */
        (uint16)( SHL_PAD_U32(1U)
                ),
        /* Pads 64 - 79
        SIUL2_0_PORT79_LPUART2_LPUART2_TX_IN */
        (uint16)( SHL_PAD_U32(15U)
                ),
        /* Pads 80 - 95 */
        (uint16)0x0000,
        /* Pads 96 - 111
        SIUL2_0_PORT104_ETPU_B_ETPU_B_CH_18_IN */
        (uint16)( SHL_PAD_U32(8U)
                ),
        /* Pads 112 - 127
        SIUL2_0_PORT116_ETPU_B_ETPU_B_CH_3_IN */
        (uint16)( SHL_PAD_U32(4U)
                ),
        /* Pads 128 - 143 */
        (uint16)0x0000,
        /* Pads 144 - 159 */
        (uint16)0x0000,
        /* Pads 160 - 175 */
        (uint16)0x0000,
        /* Pads 176 - 191 */
        (uint16)0x0000,
        /* Pads 192 - 207 */
        (uint16)0x0000,
        /* Pads 208 - 223 */
        (uint16)0x0000,
        /* Pads 224 - 239 */
        (uint16)0x0000
    }
    ,
    /*  Mode PORT_INPUT13_MODE: */
    {
        /* Pads 0 - 15 */
        (uint16)0x0000,
        /* Pads 16 - 31 */
        (uint16)0x0000,
        /* Pads 32 - 47 */
        (uint16)0x0000,
        /* Pads 48 - 63 */
        (uint16)0x0000,
        /* Pads 64 - 79 */
        (uint16)0x0000,
        /* Pads 80 - 95 */
        (uint16)0x0000,
        /* Pads 96 - 111 */
        (uint16)0x0000,
        /* Pads 112 - 127 */
        (uint16)0x0000,
        /* Pads 128 - 143 */
        (uint16)0x0000,
        /* Pads 144 - 159 */
        (uint16)0x0000,
        /* Pads 160 - 175 */
        (uint16)0x0000,
        /* Pads 176 - 191 */
        (uint16)0x0000,
        /* Pads 192 - 207 */
        (uint16)0x0000,
        /* Pads 208 - 223 */
        (uint16)0x0000,
        /* Pads 224 - 239 */
        (uint16)0x0000
    }
    ,
    /*  Mode PORT_INPUT14_MODE: */
    {
        /* Pads 0 - 15 */
        (uint16)0x0000,
        /* Pads 16 - 31 */
        (uint16)0x0000,
        /* Pads 32 - 47 */
        (uint16)0x0000,
        /* Pads 48 - 63 */
        (uint16)0x0000,
        /* Pads 64 - 79 */
        (uint16)0x0000,
        /* Pads 80 - 95 */
        (uint16)0x0000,
        /* Pads 96 - 111 */
        (uint16)0x0000,
        /* Pads 112 - 127 */
        (uint16)0x0000,
        /* Pads 128 - 143 */
        (uint16)0x0000,
        /* Pads 144 - 159 */
        (uint16)0x0000,
        /* Pads 160 - 175 */
        (uint16)0x0000,
        /* Pads 176 - 191 */
        (uint16)0x0000,
        /* Pads 192 - 207 */
        (uint16)0x0000,
        /* Pads 208 - 223 */
        (uint16)0x0000,
        /* Pads 224 - 239 */
        (uint16)0x0000
    }
    ,
    /*  Mode PORT_INPUT15_MODE: */
    {
        /* Pads 0 - 15 */
        (uint16)0x0000,
        /* Pads 16 - 31 */
        (uint16)0x0000,
        /* Pads 32 - 47 */
        (uint16)0x0000,
        /* Pads 48 - 63 */
        (uint16)0x0000,
        /* Pads 64 - 79 */
        (uint16)0x0000,
        /* Pads 80 - 95 */
        (uint16)0x0000,
        /* Pads 96 - 111 */
        (uint16)0x0000,
        /* Pads 112 - 127 */
        (uint16)0x0000,
        /* Pads 128 - 143 */
        (uint16)0x0000,
        /* Pads 144 - 159 */
        (uint16)0x0000,
        /* Pads 160 - 175 */
        (uint16)0x0000,
        /* Pads 176 - 191 */
        (uint16)0x0000,
        /* Pads 192 - 207 */
        (uint16)0x0000,
        /* Pads 208 - 223 */
        (uint16)0x0000,
        /* Pads 224 - 239 */
        (uint16)0x0000
    }
    ,
    /*  Mode PORT_INOUT1_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT7_LPUART3_LPUART3_TX_INOUT */
        (uint16)( SHL_PAD_U32(7U)
                ),
        /* Pads 16 - 31
        SIUL2_0_PORT21_LPSPI2_LPSPI2_PCS2_INOUT |
        SIUL2_0_PORT31_EMAC_EMAC_PPS0_INOUT */
        (uint16)( SHL_PAD_U32(5U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 32 - 47
        SIUL2_0_PORT32_LPI2C0_LPI2C0_SDAS_INOUT |
        SIUL2_0_PORT33_LPI2C0_LPI2C0_SCLS_INOUT |
        SIUL2_0_PORT42_LPSPI4_LPSPI4_SCK_INOUT |
        SIUL2_0_PORT43_LPSPI4_LPSPI4_SIN_INOUT |
        SIUL2_0_PORT44_LPSPI3_LPSPI3_PCS3_INOUT |
        SIUL2_0_PORT45_LPSPI3_LPSPI3_PCS2_INOUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U)
                ),
        /* Pads 48 - 63
        SIUL2_0_PORT51_EMAC_EMAC_PPS0_INOUT */
        (uint16)( SHL_PAD_U32(3U)
                ),
        /* Pads 64 - 79
        SIUL2_0_PORT72_LPI2C0_LPI2C0_SCL_INOUT |
        SIUL2_0_PORT73_LPI2C0_LPI2C0_SDA_INOUT |
        SIUL2_0_PORT74_EMIOS_0_EMIOS_0_CH_6_X_INOUT */
        (uint16)( SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U)
                ),
        /* Pads 80 - 95
        SIUL2_0_PORT80_LPSPI3_LPSPI3_SIN_INOUT |
        SIUL2_0_PORT81_LPSPI3_LPSPI3_SCK_INOUT |
        SIUL2_0_PORT85_EMAC_EMAC_PPS1_INOUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(5U)
                ),
        /* Pads 96 - 111
        SIUL2_0_PORT104_LPSPI3_LPSPI3_SOUT_INOUT |
        SIUL2_0_PORT108_EMAC_EMAC_MII_RMII_TX_CLK_INOUT |
        SIUL2_0_PORT109_LPSPI5_LPSPI5_SIN_INOUT |
        SIUL2_0_PORT110_LPSPI5_LPSPI5_SCK_INOUT |
        SIUL2_0_PORT111_FXIO_FXIO_D6_INOUT */
        (uint16)( SHL_PAD_U32(8U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 112 - 127
        SIUL2_0_PORT113_LPSPI5_LPSPI5_PCS0_INOUT */
        (uint16)( SHL_PAD_U32(1U)
                ),
        /* Pads 128 - 143
        SIUL2_0_PORT132_LPSPI0_LPSPI0_PCS0_INOUT |
        SIUL2_0_PORT136_LPSPI3_LPSPI3_PCS1_INOUT |
        SIUL2_0_PORT137_LPSPI5_LPSPI5_SOUT_INOUT |
        SIUL2_0_PORT142_EMIOS_0_EMIOS_0_CH_19_X_INOUT */
        (uint16)( SHL_PAD_U32(4U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(14U)
                ),
        /* Pads 144 - 159 */
        (uint16)0x0000,
        /* Pads 160 - 175 */
        (uint16)0x0000,
        /* Pads 176 - 191 */
        (uint16)0x0000,
        /* Pads 192 - 207 */
        (uint16)0x0000,
        /* Pads 208 - 223 */
        (uint16)0x0000,
        /* Pads 224 - 239 */
        (uint16)0x0000
    }
    ,
    /*  Mode PORT_INOUT2_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT7_LPSPI0_LPSPI0_PCS1_INOUT |
        SIUL2_0_PORT9_LPUART2_LPUART2_TX_INOUT |
        SIUL2_0_PORT10_EMIOS_0_EMIOS_0_CH_12_X_INOUT */
        (uint16)( SHL_PAD_U32(7U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U)
                ),
        /* Pads 16 - 31
        SIUL2_0_PORT17_EMIOS_0_EMIOS_0_CH_6_X_INOUT |
        SIUL2_0_PORT24_FXIO_FXIO_D3_INOUT */
        (uint16)( SHL_PAD_U32(1U) |
                  SHL_PAD_U32(8U)
                ),
        /* Pads 32 - 47
        SIUL2_0_PORT32_FXIO_FXIO_D14_INOUT |
        SIUL2_0_PORT33_LPUART0_LPUART0_TX_INOUT |
        SIUL2_0_PORT34_EMIOS_0_EMIOS_0_CH_8_X_INOUT |
        SIUL2_0_PORT35_EMIOS_0_EMIOS_0_CH_9_X_INOUT |
        SIUL2_0_PORT36_EMIOS_0_EMIOS_0_CH_4_X_INOUT |
        SIUL2_0_PORT37_EMIOS_0_EMIOS_0_CH_5_X_INOUT |
        SIUL2_0_PORT44_EMIOS_0_EMIOS_0_CH_0_X_INOUT |
        SIUL2_0_PORT45_EMIOS_0_EMIOS_0_CH_1_X_INOUT |
        SIUL2_0_PORT46_EMIOS_0_EMIOS_0_CH_2_X_INOUT |
        SIUL2_0_PORT47_EMIOS_0_EMIOS_0_CH_3_X_INOUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 48 - 63
        SIUL2_0_PORT48_EMIOS_0_EMIOS_0_CH_4_X_INOUT |
        SIUL2_0_PORT49_EMIOS_0_EMIOS_0_CH_5_X_INOUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U)
                ),
        /* Pads 64 - 79
        SIUL2_0_PORT64_EMIOS_0_EMIOS_0_CH_0_X_INOUT |
        SIUL2_0_PORT65_EMIOS_0_EMIOS_0_CH_1_X_INOUT |
        SIUL2_0_PORT66_EMIOS_0_EMIOS_0_CH_2_X_INOUT |
        SIUL2_0_PORT67_EMIOS_0_EMIOS_0_CH_3_X_INOUT |
        SIUL2_0_PORT68_EMIOS_0_EMIOS_0_CH_8_X_INOUT |
        SIUL2_0_PORT69_EMIOS_0_EMIOS_0_CH_16_X_INOUT |
        SIUL2_0_PORT73_LPUART1_LPUART1_TX_INOUT |
        SIUL2_0_PORT78_EMIOS_0_EMIOS_0_CH_10_X_INOUT |
        SIUL2_0_PORT79_EMIOS_0_EMIOS_0_CH_11_X_INOUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 80 - 95
        SIUL2_0_PORT82_FXIO_FXIO_D6_INOUT */
        (uint16)( SHL_PAD_U32(2U)
                ),
        /* Pads 96 - 111
        SIUL2_0_PORT96_EMIOS_0_EMIOS_0_CH_2_X_INOUT |
        SIUL2_0_PORT97_EMIOS_0_EMIOS_0_CH_3_X_INOUT |
        SIUL2_0_PORT101_EMIOS_0_EMIOS_0_CH_19_X_INOUT |
        SIUL2_0_PORT102_FXIO_FXIO_D3_INOUT |
        SIUL2_0_PORT103_LPUART2_LPUART2_TX_INOUT |
        SIUL2_0_PORT104_LPI2C1_LPI2C1_SDA_INOUT |
        SIUL2_0_PORT105_LPI2C1_LPI2C1_SCL_INOUT |
        SIUL2_0_PORT106_EMIOS_0_EMIOS_0_CH_16_X_INOUT |
        SIUL2_0_PORT107_EMIOS_0_EMIOS_0_CH_17_X_INOUT |
        SIUL2_0_PORT108_EMIOS_0_EMIOS_0_CH_18_X_INOUT |
        SIUL2_0_PORT109_EMIOS_0_EMIOS_0_CH_20_X_INOUT |
        SIUL2_0_PORT110_EMIOS_0_EMIOS_0_CH_21_X_INOUT |
        SIUL2_0_PORT111_EMIOS_0_EMIOS_0_CH_0_X_INOUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 112 - 127
        SIUL2_0_PORT112_EMIOS_0_EMIOS_0_CH_1_X_INOUT |
        SIUL2_0_PORT113_EMIOS_0_EMIOS_0_CH_18_X_INOUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U)
                ),
        /* Pads 128 - 143
        SIUL2_0_PORT128_LPSPI0_LPSPI0_SIN_INOUT |
        SIUL2_0_PORT129_LPSPI0_LPSPI0_SCK_INOUT |
        SIUL2_0_PORT132_LPSPI1_LPSPI1_PCS1_INOUT |
        SIUL2_0_PORT135_EMIOS_0_EMIOS_0_CH_7_X_INOUT |
        SIUL2_0_PORT136_EMIOS_0_EMIOS_0_CH_6_X_INOUT |
        SIUL2_0_PORT137_EMIOS_0_EMIOS_0_CH_7_X_INOUT |
        SIUL2_0_PORT138_LPSPI3_LPSPI3_SIN_INOUT |
        SIUL2_0_PORT139_LPSPI2_LPSPI2_PCS0_INOUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U)
                ),
        /* Pads 144 - 159
        SIUL2_0_PORT144_LPUART3_LPUART3_TX_INOUT |
        SIUL2_0_PORT147_EMIOS_0_EMIOS_0_CH_22_X_INOUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(3U)
                ),
        /* Pads 160 - 175 */
        (uint16)0x0000,
        /* Pads 176 - 191 */
        (uint16)0x0000,
        /* Pads 192 - 207
        SIUL2_0_PORT198_FXIO_FXIO_D10_INOUT |
        SIUL2_0_PORT199_FXIO_FXIO_D11_INOUT |
        SIUL2_0_PORT200_FXIO_FXIO_D12_INOUT |
        SIUL2_0_PORT205_FXIO_FXIO_D13_INOUT |
        SIUL2_0_PORT207_FXIO_FXIO_D14_INOUT */
        (uint16)( SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 208 - 223 */
        (uint16)0x0000,
        /* Pads 224 - 239 */
        (uint16)0x0000
    }
    ,
    /*  Mode PORT_INOUT3_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT3_LPSPI1_LPSPI1_SCK_INOUT |
        SIUL2_0_PORT4_FXIO_FXIO_D6_INOUT |
        SIUL2_0_PORT6_LPSPI1_LPSPI1_PCS1_INOUT |
        SIUL2_0_PORT8_LPSPI2_LPSPI2_SOUT_INOUT |
        SIUL2_0_PORT9_LPSPI2_LPSPI2_PCS0_INOUT |
        SIUL2_0_PORT14_LPSPI1_LPSPI1_PCS3_INOUT */
        (uint16)( SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(14U)
                ),
        /* Pads 16 - 31
        SIUL2_0_PORT18_LPUART1_LPUART1_TX_INOUT |
        SIUL2_0_PORT21_FXIO_FXIO_D0_INOUT |
        SIUL2_0_PORT22_FXIO_FXIO_D1_INOUT |
        SIUL2_0_PORT23_FXIO_FXIO_D2_INOUT |
        SIUL2_0_PORT25_FXIO_FXIO_D2_INOUT |
        SIUL2_0_PORT26_LPSPI1_LPSPI1_PCS0_INOUT |
        SIUL2_0_PORT29_EMAC_EMAC_PPS2_INOUT |
        SIUL2_0_PORT30_LPSPI1_LPSPI1_SOUT_INOUT |
        SIUL2_0_PORT31_FXIO_FXIO_D0_INOUT */
        (uint16)( SHL_PAD_U32(2U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 32 - 47
        SIUL2_0_PORT32_LPSPI0_LPSPI0_PCS0_INOUT |
        SIUL2_0_PORT33_LPSPI0_LPSPI0_SOUT_INOUT |
        SIUL2_0_PORT34_LPSPI2_LPSPI2_SIN_INOUT |
        SIUL2_0_PORT35_LPSPI2_LPSPI2_SOUT_INOUT |
        SIUL2_0_PORT36_LPSPI0_LPSPI0_SOUT_INOUT |
        SIUL2_0_PORT37_LPSPI0_LPSPI0_PCS1_INOUT |
        SIUL2_0_PORT45_FXIO_FXIO_D8_INOUT |
        SIUL2_0_PORT46_LPSPI1_LPSPI1_SCK_INOUT |
        SIUL2_0_PORT47_LPSPI1_LPSPI1_SIN_INOUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 48 - 63
        SIUL2_0_PORT48_LPSPI1_LPSPI1_SOUT_INOUT |
        SIUL2_0_PORT49_LPSPI1_LPSPI1_PCS3_INOUT |
        SIUL2_0_PORT50_FXIO_FXIO_D1_INOUT |
        SIUL2_0_PORT51_FXIO_FXIO_D2_INOUT |
        SIUL2_0_PORT52_FXIO_FXIO_D3_INOUT |
        SIUL2_0_PORT53_FXIO_FXIO_D4_INOUT |
        SIUL2_0_PORT54_LPSPI3_LPSPI3_PCS1_INOUT |
        SIUL2_0_PORT55_FXIO_FXIO_D4_INOUT |
        SIUL2_0_PORT56_FXIO_FXIO_D5_INOUT |
        SIUL2_0_PORT57_FXIO_FXIO_D6_INOUT |
        SIUL2_0_PORT58_FXIO_FXIO_D7_INOUT |
        SIUL2_0_PORT59_FXIO_FXIO_D8_INOUT |
        SIUL2_0_PORT60_FXIO_FXIO_D9_INOUT |
        SIUL2_0_PORT61_FXIO_FXIO_D10_INOUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U)
                ),
        /* Pads 64 - 79
        SIUL2_0_PORT65_QUADSPI_QUADSPI_DQSFA_INOUT |
        SIUL2_0_PORT66_LPSPI3_LPSPI3_PCS2_INOUT |
        SIUL2_0_PORT76_EMIOS_0_EMIOS_0_CH_22_X_INOUT |
        SIUL2_0_PORT77_EMIOS_0_EMIOS_0_CH_23_X_INOUT |
        SIUL2_0_PORT78_LPSPI2_LPSPI2_PCS0_INOUT |
        SIUL2_0_PORT79_LPSPI2_LPSPI2_SCK_INOUT */
        (uint16)( SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 80 - 95
        SIUL2_0_PORT82_FXIO_FXIO_D12_INOUT |
        SIUL2_0_PORT83_FXIO_FXIO_D13_INOUT |
        SIUL2_0_PORT84_FXIO_FXIO_D14_INOUT |
        SIUL2_0_PORT85_FXIO_FXIO_D15_INOUT |
        SIUL2_0_PORT87_FXIO_FXIO_D16_INOUT |
        SIUL2_0_PORT88_FXIO_FXIO_D17_INOUT |
        SIUL2_0_PORT89_FXIO_FXIO_D18_INOUT |
        SIUL2_0_PORT90_FXIO_FXIO_D19_INOUT |
        SIUL2_0_PORT91_FXIO_FXIO_D20_INOUT |
        SIUL2_0_PORT92_FXIO_FXIO_D21_INOUT |
        SIUL2_0_PORT93_FXIO_FXIO_D22_INOUT |
        SIUL2_0_PORT94_FXIO_FXIO_D0_INOUT |
        SIUL2_0_PORT95_FXIO_FXIO_D1_INOUT */
        (uint16)( SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 96 - 111
        SIUL2_0_PORT96_LPSPI3_LPSPI3_SOUT_INOUT |
        SIUL2_0_PORT97_LPSPI3_LPSPI3_SCK_INOUT |
        SIUL2_0_PORT98_LPSPI1_LPSPI1_SOUT_INOUT |
        SIUL2_0_PORT99_LPSPI1_LPSPI1_PCS0_INOUT |
        SIUL2_0_PORT100_LPSPI1_LPSPI1_PCS1_INOUT |
        SIUL2_0_PORT101_EMIOS_0_EMIOS_0_CH_2_X_INOUT |
        SIUL2_0_PORT103_LPSPI3_LPSPI3_PCS3_INOUT |
        SIUL2_0_PORT105_FXIO_FXIO_D0_INOUT |
        SIUL2_0_PORT109_FXIO_FXIO_D7_INOUT |
        SIUL2_0_PORT110_LPUART1_LPUART1_TX_INOUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U)
                ),
        /* Pads 112 - 127
        SIUL2_0_PORT112_EMAC_EMAC_MII_RMII_MDIO_INOUT |
        SIUL2_0_PORT114_FXIO_FXIO_D2_INOUT |
        SIUL2_0_PORT115_FXIO_FXIO_D3_INOUT |
        SIUL2_0_PORT116_FXIO_FXIO_D25_INOUT |
        SIUL2_0_PORT117_FXIO_FXIO_D26_INOUT |
        SIUL2_0_PORT118_FXIO_FXIO_D27_INOUT |
        SIUL2_0_PORT119_FXIO_FXIO_D28_INOUT |
        SIUL2_0_PORT120_FXIO_FXIO_D29_INOUT |
        SIUL2_0_PORT127_FXIO_FXIO_D6_INOUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 128 - 143
        SIUL2_0_PORT128_FXIO_FXIO_D3_INOUT |
        SIUL2_0_PORT129_FXIO_FXIO_D2_INOUT |
        SIUL2_0_PORT136_LPSPI5_LPSPI5_PCS1_INOUT |
        SIUL2_0_PORT138_LPSPI2_LPSPI2_PCS1_INOUT |
        SIUL2_0_PORT139_EMIOS_0_EMIOS_0_CH_1_X_INOUT |
        SIUL2_0_PORT143_LPSPI2_LPSPI2_SCK_INOUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 144 - 159
        SIUL2_0_PORT144_LPSPI2_LPSPI2_SIN_INOUT */
        (uint16)( SHL_PAD_U32(0U)
                ),
        /* Pads 160 - 175
        SIUL2_0_PORT160_LPSPI2_LPSPI2_SCK_INOUT |
        SIUL2_0_PORT161_LPSPI2_LPSPI2_SIN_INOUT |
        SIUL2_0_PORT162_LPSPI2_LPSPI2_SOUT_INOUT |
        SIUL2_0_PORT163_LPSPI2_LPSPI2_PCS0_INOUT |
        SIUL2_0_PORT167_LPI2C1_LPI2C1_SCL_INOUT |
        SIUL2_0_PORT168_LPI2C1_LPI2C1_SDA_INOUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U)
                ),
        /* Pads 176 - 191 */
        (uint16)0x0000,
        /* Pads 192 - 207 */
        (uint16)0x0000,
        /* Pads 208 - 223
        SIUL2_0_PORT208_FXIO_FXIO_D15_INOUT |
        SIUL2_0_PORT209_FXIO_FXIO_D16_INOUT |
        SIUL2_0_PORT210_FXIO_FXIO_D17_INOUT |
        SIUL2_0_PORT211_FXIO_FXIO_D18_INOUT |
        SIUL2_0_PORT212_FXIO_FXIO_D19_INOUT |
        SIUL2_0_PORT213_FXIO_FXIO_D20_INOUT |
        SIUL2_0_PORT214_FXIO_FXIO_D21_INOUT |
        SIUL2_0_PORT215_FXIO_FXIO_D22_INOUT |
        SIUL2_0_PORT216_FXIO_FXIO_D23_INOUT |
        SIUL2_0_PORT217_FXIO_FXIO_D24_INOUT |
        SIUL2_0_PORT218_FXIO_FXIO_D25_INOUT |
        SIUL2_0_PORT219_FXIO_FXIO_D26_INOUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U)
                ),
        /* Pads 224 - 239
        SIUL2_0_PORT231_FXIO_FXIO_D23_INOUT |
        SIUL2_0_PORT232_FXIO_FXIO_D24_INOUT |
        SIUL2_0_PORT233_FXIO_FXIO_D25_INOUT |
        SIUL2_0_PORT234_FXIO_FXIO_D26_INOUT |
        SIUL2_0_PORT235_FXIO_FXIO_D27_INOUT |
        SIUL2_0_PORT236_FXIO_FXIO_D28_INOUT */
        (uint16)( SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U)
                )
    }
    ,
    /*  Mode PORT_INOUT4_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT8_FXIO_FXIO_D6_INOUT |
        SIUL2_0_PORT9_FXIO_FXIO_D7_INOUT |
        SIUL2_0_PORT10_FXIO_FXIO_D0_INOUT */
        (uint16)( SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U)
                ),
        /* Pads 16 - 31
        SIUL2_0_PORT18_LPSPI1_LPSPI1_SOUT_INOUT |
        SIUL2_0_PORT19_LPSPI1_LPSPI1_SCK_INOUT |
        SIUL2_0_PORT20_LPSPI1_LPSPI1_SIN_INOUT |
        SIUL2_0_PORT21_LPSPI1_LPSPI1_PCS0_INOUT |
        SIUL2_0_PORT22_LPSPI1_LPSPI1_PCS1_INOUT |
        SIUL2_0_PORT26_LPSPI0_LPSPI0_PCS0_INOUT |
        SIUL2_0_PORT29_LPUART2_LPUART2_TX_INOUT |
        SIUL2_0_PORT30_LPSPI0_LPSPI0_SOUT_INOUT |
        SIUL2_0_PORT31_LPSPI0_LPSPI0_PCS1_INOUT */
        (uint16)( SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 32 - 47
        SIUL2_0_PORT32_EMIOS_0_EMIOS_0_CH_3_X_INOUT |
        SIUL2_0_PORT33_EMIOS_0_EMIOS_0_CH_7_X_INOUT |
        SIUL2_0_PORT37_LPSPI0_LPSPI0_PCS0_INOUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(5U)
                ),
        /* Pads 48 - 63
        SIUL2_0_PORT50_LPSPI1_LPSPI1_PCS1_INOUT */
        (uint16)( SHL_PAD_U32(2U)
                ),
        /* Pads 64 - 79
        SIUL2_0_PORT64_QUADSPI_QUADSPI_IOFA4_INOUT |
        SIUL2_0_PORT65_FXIO_FXIO_D5_INOUT |
        SIUL2_0_PORT66_LPSPI0_LPSPI0_PCS2_INOUT |
        SIUL2_0_PORT67_LPUART0_LPUART0_TX_INOUT |
        SIUL2_0_PORT68_FXIO_FXIO_D5_INOUT |
        SIUL2_0_PORT69_FXIO_FXIO_D4_INOUT |
        SIUL2_0_PORT74_LPSPI2_LPSPI2_PCS1_INOUT |
        SIUL2_0_PORT75_FXIO_FXIO_D15_INOUT |
        SIUL2_0_PORT76_LPSPI2_LPSPI2_PCS1_INOUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U)
                ),
        /* Pads 80 - 95
        SIUL2_0_PORT80_LPI2C1_LPI2C1_SDAS_INOUT |
        SIUL2_0_PORT81_LPI2C1_LPI2C1_SCLS_INOUT |
        SIUL2_0_PORT92_FXIO_FXIO_D2_INOUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(12U)
                ),
        /* Pads 96 - 111
        SIUL2_0_PORT96_EMIOS_0_EMIOS_0_CH_16_X_INOUT |
        SIUL2_0_PORT97_EMIOS_0_EMIOS_0_CH_17_X_INOUT |
        SIUL2_0_PORT98_FXIO_FXIO_D4_INOUT |
        SIUL2_0_PORT99_FXIO_FXIO_D5_INOUT |
        SIUL2_0_PORT102_EMAC_EMAC_MII_RMII_TX_CLK_INOUT |
        SIUL2_0_PORT103_LPSPI0_LPSPI0_PCS3_INOUT |
        SIUL2_0_PORT109_LPI2C0_LPI2C0_SDA_INOUT |
        SIUL2_0_PORT110_LPI2C0_LPI2C0_SCL_INOUT |
        SIUL2_0_PORT111_LPSPI0_LPSPI0_SCK_INOUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 112 - 127
        SIUL2_0_PORT112_LPSPI0_LPSPI0_SIN_INOUT */
        (uint16)( SHL_PAD_U32(0U)
                ),
        /* Pads 128 - 143
        SIUL2_0_PORT132_EMIOS_0_EMIOS_0_CH_18_X_INOUT |
        SIUL2_0_PORT133_EMIOS_0_EMIOS_0_CH_19_X_INOUT |
        SIUL2_0_PORT136_FXIO_FXIO_D12_INOUT |
        SIUL2_0_PORT138_EMIOS_0_EMIOS_0_CH_20_X_INOUT |
        SIUL2_0_PORT139_EMIOS_0_EMIOS_0_CH_21_X_INOUT |
        SIUL2_0_PORT143_EMIOS_0_EMIOS_0_CH_22_X_INOUT */
        (uint16)( SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 144 - 159
        SIUL2_0_PORT144_EMIOS_0_EMIOS_0_CH_23_X_INOUT */
        (uint16)( SHL_PAD_U32(0U)
                ),
        /* Pads 160 - 175
        SIUL2_0_PORT164_FXIO_FXIO_D0_INOUT |
        SIUL2_0_PORT167_FXIO_FXIO_D1_INOUT |
        SIUL2_0_PORT168_FXIO_FXIO_D2_INOUT |
        SIUL2_0_PORT172_LPSPI3_LPSPI3_SIN_INOUT |
        SIUL2_0_PORT173_LPSPI3_LPSPI3_SCK_INOUT |
        SIUL2_0_PORT175_LPSPI3_LPSPI3_SOUT_INOUT */
        (uint16)( SHL_PAD_U32(4U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 176 - 191
        SIUL2_0_PORT180_LPI2C0_LPI2C0_SCL_INOUT |
        SIUL2_0_PORT181_LPI2C0_LPI2C0_SDA_INOUT |
        SIUL2_0_PORT188_FXIO_FXIO_D7_INOUT */
        (uint16)( SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(12U)
                ),
        /* Pads 192 - 207 */
        (uint16)0x0000,
        /* Pads 208 - 223 */
        (uint16)0x0000,
        /* Pads 224 - 239 */
        (uint16)0x0000
    }
    ,
    /*  Mode PORT_INOUT5_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT2_FXIO_FXIO_D4_INOUT |
        SIUL2_0_PORT3_FXIO_FXIO_D5_INOUT |
        SIUL2_0_PORT6_FXIO_FXIO_D19_INOUT */
        (uint16)( SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(6U)
                ),
        /* Pads 16 - 31
        SIUL2_0_PORT26_FXIO_FXIO_D1_INOUT |
        SIUL2_0_PORT29_LPSPI1_LPSPI1_SIN_INOUT */
        (uint16)( SHL_PAD_U32(10U) |
                  SHL_PAD_U32(13U)
                ),
        /* Pads 32 - 47
        SIUL2_0_PORT36_EMAC_EMAC_MII_RMII_MDIO_INOUT */
        (uint16)( SHL_PAD_U32(4U)
                ),
        /* Pads 48 - 63
        SIUL2_0_PORT54_LPUART1_LPUART1_TX_INOUT |
        SIUL2_0_PORT57_LPSPI2_LPSPI2_PCS0_INOUT |
        SIUL2_0_PORT59_LPSPI2_LPSPI2_SOUT_INOUT |
        SIUL2_0_PORT60_LPSPI2_LPSPI2_SIN_INOUT |
        SIUL2_0_PORT61_LPSPI2_LPSPI2_SCK_INOUT */
        (uint16)( SHL_PAD_U32(6U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U)
                ),
        /* Pads 64 - 79
        SIUL2_0_PORT74_LPSPI4_LPSPI4_PCS0_INOUT |
        SIUL2_0_PORT75_LPSPI4_LPSPI4_SOUT_INOUT |
        SIUL2_0_PORT76_FXIO_FXIO_D19_INOUT |
        SIUL2_0_PORT77_FXIO_FXIO_D16_INOUT |
        SIUL2_0_PORT79_LPUART2_LPUART2_TX_INOUT */
        (uint16)( SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 80 - 95
        SIUL2_0_PORT81_EMAC_EMAC_MII_RMII_RX_DV_RGMII_RXCTL_INOUT |
        SIUL2_0_PORT83_LPSPI2_LPSPI2_PCS1_INOUT |
        SIUL2_0_PORT89_LPSPI4_LPSPI4_PCS1_INOUT |
        SIUL2_0_PORT92_LPI2C1_LPI2C1_SCL_INOUT |
        SIUL2_0_PORT93_LPI2C1_LPI2C1_SDA_INOUT */
        (uint16)( SHL_PAD_U32(1U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U)
                ),
        /* Pads 96 - 111
        SIUL2_0_PORT98_FXIO_FXIO_D6_INOUT |
        SIUL2_0_PORT99_FXIO_FXIO_D7_INOUT |
        SIUL2_0_PORT104_FXIO_FXIO_D1_INOUT |
        SIUL2_0_PORT106_LPSPI0_LPSPI0_SIN_INOUT |
        SIUL2_0_PORT107_EMAC_EMAC_MII_RMII_TX_CLK_INOUT |
        SIUL2_0_PORT109_EMAC_EMAC_PPS1_INOUT |
        SIUL2_0_PORT110_EMAC_EMAC_PPS0_INOUT |
        SIUL2_0_PORT111_EMAC_EMAC_PPS2_INOUT */
        (uint16)( SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 112 - 127
        SIUL2_0_PORT113_LPSPI3_LPSPI3_PCS0_INOUT |
        SIUL2_0_PORT116_LPSPI1_LPSPI1_PCS2_INOUT */
        (uint16)( SHL_PAD_U32(1U) |
                  SHL_PAD_U32(4U)
                ),
        /* Pads 128 - 143
        SIUL2_0_PORT137_EMAC_EMAC_PPS3_INOUT */
        (uint16)( SHL_PAD_U32(9U)
                ),
        /* Pads 144 - 159 */
        (uint16)0x0000,
        /* Pads 160 - 175
        SIUL2_0_PORT174_FXIO_FXIO_D3_INOUT */
        (uint16)( SHL_PAD_U32(14U)
                ),
        /* Pads 176 - 191
        SIUL2_0_PORT176_LPSPI3_LPSPI3_PCS0_INOUT |
        SIUL2_0_PORT178_LPSPI3_LPSPI3_PCS1_INOUT |
        SIUL2_0_PORT179_LPSPI3_LPSPI3_PCS2_INOUT |
        SIUL2_0_PORT180_LPSPI3_LPSPI3_PCS3_INOUT |
        SIUL2_0_PORT181_LPSPI1_LPSPI1_PCS0_INOUT |
        SIUL2_0_PORT183_LPSPI3_LPSPI3_PCS3_INOUT |
        SIUL2_0_PORT185_LPSPI2_LPSPI2_PCS2_INOUT |
        SIUL2_0_PORT186_LPSPI2_LPSPI2_PCS3_INOUT |
        SIUL2_0_PORT188_LPSPI0_LPSPI0_PCS0_INOUT |
        SIUL2_0_PORT189_LPSPI3_LPSPI3_PCS1_INOUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U)
                ),
        /* Pads 192 - 207 */
        (uint16)0x0000,
        /* Pads 208 - 223 */
        (uint16)0x0000,
        /* Pads 224 - 239 */
        (uint16)0x0000
    }
    ,
    /*  Mode PORT_INOUT6_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT3_LPUART0_LPUART0_TX_INOUT |
        SIUL2_0_PORT6_LPSPI3_LPSPI3_PCS1_INOUT |
        SIUL2_0_PORT7_FXIO_FXIO_D9_INOUT |
        SIUL2_0_PORT9_LPSPI3_LPSPI3_PCS0_INOUT |
        SIUL2_0_PORT14_FXIO_FXIO_D14_INOUT */
        (uint16)( SHL_PAD_U32(3U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(14U)
                ),
        /* Pads 16 - 31
        SIUL2_0_PORT17_LPSPI3_LPSPI3_SOUT_INOUT */
        (uint16)( SHL_PAD_U32(1U)
                ),
        /* Pads 32 - 47 */
        (uint16)0x0000,
        /* Pads 48 - 63
        SIUL2_0_PORT49_LPSPI3_LPSPI3_PCS0_INOUT |
        SIUL2_0_PORT54_FXIO_FXIO_D15_INOUT */
        (uint16)( SHL_PAD_U32(1U) |
                  SHL_PAD_U32(6U)
                ),
        /* Pads 64 - 79
        SIUL2_0_PORT64_EMIOS_0_EMIOS_0_CH_14_X_INOUT |
        SIUL2_0_PORT65_EMIOS_0_EMIOS_0_CH_15_X_INOUT |
        SIUL2_0_PORT72_LPSPI0_LPSPI0_SCK_INOUT |
        SIUL2_0_PORT73_LPSPI0_LPSPI0_SIN_INOUT |
        SIUL2_0_PORT75_FXIO_FXIO_D19_INOUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(11U)
                ),
        /* Pads 80 - 95
        SIUL2_0_PORT80_FXIO_FXIO_D15_INOUT |
        SIUL2_0_PORT81_FXIO_FXIO_D14_INOUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U)
                ),
        /* Pads 96 - 111
        SIUL2_0_PORT96_FXIO_FXIO_D0_INOUT |
        SIUL2_0_PORT97_FXIO_FXIO_D1_INOUT |
        SIUL2_0_PORT98_LPUART3_LPUART3_TX_INOUT |
        SIUL2_0_PORT101_FXIO_FXIO_D15_INOUT |
        SIUL2_0_PORT102_FXIO_FXIO_D13_INOUT |
        SIUL2_0_PORT104_EMIOS_0_EMIOS_0_CH_12_X_INOUT |
        SIUL2_0_PORT105_EMIOS_0_EMIOS_0_CH_13_X_INOUT |
        SIUL2_0_PORT107_LPSPI0_LPSPI0_SCK_INOUT |
        SIUL2_0_PORT108_LPSPI0_LPSPI0_SOUT_INOUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U)
                ),
        /* Pads 112 - 127
        SIUL2_0_PORT113_FXIO_FXIO_D9_INOUT |
        SIUL2_0_PORT116_LPSPI3_LPSPI3_SIN_INOUT |
        SIUL2_0_PORT126_LPSPI5_LPSPI5_PCS3_INOUT |
        SIUL2_0_PORT127_ETPU_A_ETPU_A_CH_8_INOUT */
        (uint16)( SHL_PAD_U32(1U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 128 - 143
        SIUL2_0_PORT132_FXIO_FXIO_D6_INOUT |
        SIUL2_0_PORT133_FXIO_FXIO_D7_INOUT |
        SIUL2_0_PORT135_LPSPI3_LPSPI3_SCK_INOUT |
        SIUL2_0_PORT138_FXIO_FXIO_D4_INOUT |
        SIUL2_0_PORT139_FXIO_FXIO_D5_INOUT |
        SIUL2_0_PORT142_FXIO_FXIO_D7_INOUT |
        SIUL2_0_PORT143_FXIO_FXIO_D2_INOUT */
        (uint16)( SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 144 - 159
        SIUL2_0_PORT144_FXIO_FXIO_D3_INOUT |
        SIUL2_0_PORT149_LPSPI4_LPSPI4_SIN_INOUT |
        SIUL2_0_PORT151_LPSPI4_LPSPI4_PCS0_INOUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U)
                ),
        /* Pads 160 - 175 */
        (uint16)0x0000,
        /* Pads 176 - 191
        SIUL2_0_PORT185_LPSPI4_LPSPI4_PCS0_INOUT |
        SIUL2_0_PORT186_LPSPI4_LPSPI4_PCS1_INOUT |
        SIUL2_0_PORT187_LPSPI4_LPSPI4_PCS2_INOUT |
        SIUL2_0_PORT188_LPSPI4_LPSPI4_PCS3_INOUT |
        SIUL2_0_PORT191_FXIO_FXIO_D9_INOUT */
        (uint16)( SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 192 - 207
        SIUL2_0_PORT204_LPSPI4_LPSPI4_PCS3_INOUT */
        (uint16)( SHL_PAD_U32(12U)
                ),
        /* Pads 208 - 223 */
        (uint16)0x0000,
        /* Pads 224 - 239 */
        (uint16)0x0000
    }
    ,
    /*  Mode PORT_INOUT7_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT2_LPSPI5_LPSPI5_SIN_INOUT |
        SIUL2_0_PORT3_LPSPI5_LPSPI5_SCK_INOUT |
        SIUL2_0_PORT4_JTAG_JTAG_TMS_SWD_DIO_INOUT |
        SIUL2_0_PORT5_SYSTEM_RESET_B_INOUT |
        SIUL2_0_PORT14_LPSPI5_LPSPI5_PCS1_INOUT */
        (uint16)( SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(14U)
                ),
        /* Pads 16 - 31
        SIUL2_0_PORT17_FXIO_FXIO_D19_INOUT |
        SIUL2_0_PORT26_EMAC_EMAC_PPS0_INOUT */
        (uint16)( SHL_PAD_U32(1U) |
                  SHL_PAD_U32(10U)
                ),
        /* Pads 32 - 47
        SIUL2_0_PORT34_FXIO_FXIO_D18_INOUT |
        SIUL2_0_PORT35_FXIO_FXIO_D17_INOUT |
        SIUL2_0_PORT42_FXIO_FXIO_D27_INOUT |
        SIUL2_0_PORT43_FXIO_FXIO_D26_INOUT |
        SIUL2_0_PORT44_FXIO_FXIO_D25_INOUT |
        SIUL2_0_PORT45_FXIO_FXIO_D24_INOUT |
        SIUL2_0_PORT46_FXIO_FXIO_D23_INOUT |
        SIUL2_0_PORT47_FXIO_FXIO_D22_INOUT */
        (uint16)( SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 48 - 63
        SIUL2_0_PORT48_FXIO_FXIO_D21_INOUT |
        SIUL2_0_PORT49_FXIO_FXIO_D20_INOUT |
        SIUL2_0_PORT60_EMAC_EMAC_PPS3_INOUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(12U)
                ),
        /* Pads 64 - 79
        SIUL2_0_PORT64_EMAC_EMAC_MII_RMII_TX_CLK_INOUT |
        SIUL2_0_PORT66_QUADSPI_QUADSPI_IOFA3_INOUT |
        SIUL2_0_PORT72_FXIO_FXIO_D12_INOUT |
        SIUL2_0_PORT73_FXIO_FXIO_D13_INOUT |
        SIUL2_0_PORT78_FXIO_FXIO_D16_INOUT |
        SIUL2_0_PORT79_LPI2C1_LPI2C1_SCL_INOUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 80 - 95
        SIUL2_0_PORT80_LPI2C1_LPI2C1_SDA_INOUT |
        SIUL2_0_PORT81_FXIO_FXIO_D2_INOUT |
        SIUL2_0_PORT84_EMAC_EMAC_PPS0_INOUT |
        SIUL2_0_PORT90_LPSPI4_LPSPI4_SIN_INOUT |
        SIUL2_0_PORT91_LPSPI4_LPSPI4_SCK_INOUT |
        SIUL2_0_PORT93_FXIO_FXIO_D3_INOUT |
        SIUL2_0_PORT94_FXIO_FXIO_D23_INOUT |
        SIUL2_0_PORT95_FXIO_FXIO_D24_INOUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 96 - 111
        SIUL2_0_PORT98_LPSPI5_LPSPI5_SOUT_INOUT |
        SIUL2_0_PORT100_LPSPI5_LPSPI5_PCS0_INOUT |
        SIUL2_0_PORT101_LPSPI0_LPSPI0_PCS1_INOUT |
        SIUL2_0_PORT102_LPSPI0_LPSPI0_PCS0_INOUT |
        SIUL2_0_PORT103_QUADSPI_QUADSPI_IOFA1_INOUT |
        SIUL2_0_PORT104_FXIO_FXIO_D11_INOUT |
        SIUL2_0_PORT105_FXIO_FXIO_D10_INOUT |
        SIUL2_0_PORT106_QUADSPI_QUADSPI_SCKFA_INOUT |
        SIUL2_0_PORT107_QUADSPI_QUADSPI_IOFA0_INOUT |
        SIUL2_0_PORT108_QUADSPI_QUADSPI_IOFA2_INOUT |
        SIUL2_0_PORT111_FXIO_FXIO_D10_INOUT */
        (uint16)( SHL_PAD_U32(2U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 112 - 127
        SIUL2_0_PORT113_EMAC_EMAC_PPS2_INOUT */
        (uint16)( SHL_PAD_U32(1U)
                ),
        /* Pads 128 - 143
        SIUL2_0_PORT135_FXIO_FXIO_D11_INOUT |
        SIUL2_0_PORT136_FXIO_FXIO_D8_INOUT |
        SIUL2_0_PORT137_FXIO_FXIO_D11_INOUT |
        SIUL2_0_PORT142_EMAC_EMAC_PPS1_INOUT */
        (uint16)( SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(14U)
                ),
        /* Pads 144 - 159 */
        (uint16)0x0000,
        /* Pads 160 - 175 */
        (uint16)0x0000,
        /* Pads 176 - 191
        SIUL2_0_PORT180_FXIO_FXIO_D4_INOUT |
        SIUL2_0_PORT181_FXIO_FXIO_D5_INOUT |
        SIUL2_0_PORT185_FXIO_FXIO_D6_INOUT |
        SIUL2_0_PORT189_FXIO_FXIO_D8_INOUT */
        (uint16)( SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(13U)
                ),
        /* Pads 192 - 207 */
        (uint16)0x0000,
        /* Pads 208 - 223 */
        (uint16)0x0000,
        /* Pads 224 - 239 */
        (uint16)0x0000
    }
    ,
    /*  Mode PORT_INOUT8_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT2_ETPU_A_ETPU_A_CH_2_INOUT |
        SIUL2_0_PORT6_ETPU_A_ETPU_A_CH_18_INOUT |
        SIUL2_0_PORT14_ETPU_A_ETPU_A_CH_6_INOUT */
        (uint16)( SHL_PAD_U32(2U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(14U)
                ),
        /* Pads 16 - 31
        SIUL2_0_PORT17_LPUART0_LPUART0_TX_INOUT |
        SIUL2_0_PORT21_EMIOS_0_EMIOS_0_CH_4_X_INOUT |
        SIUL2_0_PORT24_ETPU_B_ETPU_B_CH_8_INOUT |
        SIUL2_0_PORT25_EMIOS_0_EMIOS_0_CH_8_X_INOUT |
        SIUL2_0_PORT26_EMIOS_0_EMIOS_0_CH_9_X_INOUT |
        SIUL2_0_PORT29_ZIPWIRE0_LFAST_0_EXT_REF_INOUT |
        SIUL2_0_PORT30_EMIOS_0_EMIOS_0_CH_13_X_INOUT |
        SIUL2_0_PORT31_EMIOS_0_EMIOS_0_CH_14_X_INOUT */
        (uint16)( SHL_PAD_U32(1U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 32 - 47
        SIUL2_0_PORT32_ETPU_B_ETPU_B_CH_7_INOUT |
        SIUL2_0_PORT42_LPUART1_LPUART1_TX_INOUT |
        SIUL2_0_PORT43_ETPU_A_ETPU_A_CH_0_INOUT |
        SIUL2_0_PORT45_LPUART0_LPUART0_TX_INOUT |
        SIUL2_0_PORT46_ETPU_A_ETPU_A_CH_9_INOUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U)
                ),
        /* Pads 48 - 63
        SIUL2_0_PORT48_LPUART0_LPUART0_TX_INOUT |
        SIUL2_0_PORT50_LPSPI5_LPSPI5_PCS2_INOUT |
        SIUL2_0_PORT51_EMIOS_0_EMIOS_0_CH_15_X_INOUT |
        SIUL2_0_PORT52_LPSPI5_LPSPI5_PCS3_INOUT |
        SIUL2_0_PORT53_EMIOS_0_EMIOS_0_CH_17_X_INOUT |
        SIUL2_0_PORT55_EMIOS_0_EMIOS_0_CH_19_X_INOUT |
        SIUL2_0_PORT57_ETPU_A_ETPU_A_CH_31_INOUT |
        SIUL2_0_PORT58_LPSPI2_LPSPI2_PCS3_INOUT |
        SIUL2_0_PORT59_LPUART1_LPUART1_TX_INOUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U)
                ),
        /* Pads 64 - 79
        SIUL2_0_PORT64_ETPU_B_ETPU_B_CH_26_INOUT |
        SIUL2_0_PORT72_ETPU_A_ETPU_A_CH_22_INOUT |
        SIUL2_0_PORT75_ETPU_B_ETPU_B_CH_19_INOUT |
        SIUL2_0_PORT77_LPUART2_LPUART2_TX_INOUT |
        SIUL2_0_PORT79_FXIO_FXIO_D18_INOUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 80 - 95
        SIUL2_0_PORT80_EMIOS_0_EMIOS_0_CH_9_X_INOUT |
        SIUL2_0_PORT81_QUADSPI_QUADSPI_IOFA7_INOUT |
        SIUL2_0_PORT89_ETPU_B_ETPU_B_CH_20_INOUT |
        SIUL2_0_PORT90_ETPU_B_ETPU_B_CH_18_INOUT |
        SIUL2_0_PORT91_ETPU_A_ETPU_A_CH_14_INOUT |
        SIUL2_0_PORT92_ETPU_B_ETPU_B_CH_5_INOUT |
        SIUL2_0_PORT93_ETPU_A_ETPU_A_CH_21_INOUT |
        SIUL2_0_PORT95_ETPU_A_ETPU_A_CH_17_INOUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 96 - 111
        SIUL2_0_PORT96_ETPU_B_ETPU_B_CH_17_INOUT |
        SIUL2_0_PORT97_LPUART1_LPUART1_TX_INOUT |
        SIUL2_0_PORT98_ETPU_A_ETPU_A_CH_10_INOUT |
        SIUL2_0_PORT99_ETPU_A_ETPU_A_CH_11_INOUT |
        SIUL2_0_PORT100_ETPU_A_ETPU_A_CH_6_INOUT |
        SIUL2_0_PORT101_ETPU_A_ETPU_A_CH_27_INOUT |
        SIUL2_0_PORT102_ETPU_A_ETPU_A_CH_26_INOUT |
        SIUL2_0_PORT104_QUADSPI_QUADSPI_IOFA6_INOUT |
        SIUL2_0_PORT105_QUADSPI_QUADSPI_IOFA5_INOUT |
        SIUL2_0_PORT106_ETPU_B_ETPU_B_CH_25_INOUT |
        SIUL2_0_PORT107_ETPU_B_ETPU_B_CH_24_INOUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U)
                ),
        /* Pads 112 - 127
        SIUL2_0_PORT112_LPUART0_LPUART0_TX_INOUT |
        SIUL2_0_PORT114_EMIOS_0_EMIOS_0_CH_15_X_INOUT |
        SIUL2_0_PORT116_ETPU_B_ETPU_B_CH_15_INOUT |
        SIUL2_0_PORT117_ETPU_A_ETPU_A_CH_7_INOUT |
        SIUL2_0_PORT118_ETPU_B_ETPU_B_CH_0_INOUT |
        SIUL2_0_PORT119_ETPU_A_ETPU_A_CH_4_INOUT |
        SIUL2_0_PORT120_ETPU_A_ETPU_A_CH_1_INOUT |
        SIUL2_0_PORT121_EMIOS_0_EMIOS_0_CH_1_X_INOUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U)
                ),
        /* Pads 128 - 143
        SIUL2_0_PORT128_ETPU_A_ETPU_A_CH_1_INOUT |
        SIUL2_0_PORT129_LPUART3_LPUART3_TX_INOUT |
        SIUL2_0_PORT135_ETPU_A_ETPU_A_CH_16_INOUT |
        SIUL2_0_PORT139_LPUART0_LPUART0_TX_INOUT |
        SIUL2_0_PORT142_LPUART1_LPUART1_TX_INOUT |
        SIUL2_0_PORT143_ETPU_B_ETPU_B_CH_10_INOUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 144 - 159
        SIUL2_0_PORT147_ETPU_A_ETPU_A_CH_9_INOUT |
        SIUL2_0_PORT148_EMIOS_0_EMIOS_0_CH_2_X_INOUT |
        SIUL2_0_PORT151_EMIOS_0_EMIOS_0_CH_4_X_INOUT |
        SIUL2_0_PORT154_LPSPI1_LPSPI1_PCS5_INOUT |
        SIUL2_0_PORT155_ETPU_B_ETPU_B_CH_28_INOUT |
        SIUL2_0_PORT156_ETPU_B_ETPU_B_CH_29_INOUT |
        SIUL2_0_PORT157_EMIOS_0_EMIOS_0_CH_5_X_INOUT |
        SIUL2_0_PORT159_EMIOS_0_EMIOS_0_CH_6_X_INOUT */
        (uint16)( SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 160 - 175
        SIUL2_0_PORT160_LPUART1_LPUART1_TX_INOUT |
        SIUL2_0_PORT161_EMIOS_0_EMIOS_0_CH_16_X_INOUT |
        SIUL2_0_PORT162_LPUART2_LPUART2_TX_INOUT |
        SIUL2_0_PORT163_EMIOS_0_EMIOS_0_CH_0_X_INOUT |
        SIUL2_0_PORT164_EMIOS_0_EMIOS_0_CH_1_X_INOUT |
        SIUL2_0_PORT165_EMIOS_0_EMIOS_0_CH_2_X_INOUT |
        SIUL2_0_PORT166_LPI2C1_LPI2C1_SDA_INOUT |
        SIUL2_0_PORT169_EMIOS_0_EMIOS_0_CH_5_X_INOUT |
        SIUL2_0_PORT170_EMIOS_0_EMIOS_0_CH_18_X_INOUT |
        SIUL2_0_PORT171_EMIOS_0_EMIOS_0_CH_19_X_INOUT |
        SIUL2_0_PORT172_LPUART2_LPUART2_TX_INOUT |
        SIUL2_0_PORT175_ETPU_A_ETPU_A_CH_30_INOUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 176 - 191
        SIUL2_0_PORT176_ETPU_A_ETPU_A_CH_31_INOUT |
        SIUL2_0_PORT178_LPUART3_LPUART3_TX_INOUT |
        SIUL2_0_PORT179_EMIOS_0_EMIOS_0_CH_5_X_INOUT |
        SIUL2_0_PORT180_LPUART0_LPUART0_TX_INOUT |
        SIUL2_0_PORT181_ETPU_B_ETPU_B_CH_24_INOUT |
        SIUL2_0_PORT183_LPUART1_LPUART1_TX_INOUT |
        SIUL2_0_PORT184_EMIOS_0_EMIOS_0_CH_8_X_INOUT |
        SIUL2_0_PORT186_EMIOS_0_EMIOS_0_CH_10_X_INOUT |
        SIUL2_0_PORT189_EMIOS_0_EMIOS_0_CH_13_X_INOUT |
        SIUL2_0_PORT190_EMIOS_0_EMIOS_0_CH_14_X_INOUT |
        SIUL2_0_PORT191_EMIOS_0_EMIOS_0_CH_15_X_INOUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 192 - 207
        SIUL2_0_PORT192_EMIOS_0_EMIOS_0_CH_6_X_INOUT |
        SIUL2_0_PORT193_EMIOS_0_EMIOS_0_CH_17_X_INOUT |
        SIUL2_0_PORT194_ETPU_B_ETPU_B_CH_30_INOUT |
        SIUL2_0_PORT195_EMIOS_0_EMIOS_0_CH_19_X_INOUT |
        SIUL2_0_PORT196_ETPU_A_ETPU_A_CH_26_INOUT |
        SIUL2_0_PORT197_ETPU_A_ETPU_A_CH_27_INOUT |
        SIUL2_0_PORT199_EMIOS_0_EMIOS_0_CH_23_X_INOUT |
        SIUL2_0_PORT201_EMIOS_0_EMIOS_0_CH_23_X_INOUT |
        SIUL2_0_PORT202_EMIOS_0_EMIOS_0_CH_7_X_INOUT |
        SIUL2_0_PORT203_EMIOS_0_EMIOS_0_CH_16_X_INOUT |
        SIUL2_0_PORT204_EMIOS_0_EMIOS_0_CH_18_X_INOUT |
        SIUL2_0_PORT206_ETPU_A_ETPU_A_CH_25_INOUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(14U)
                ),
        /* Pads 208 - 223 */
        (uint16)0x0000,
        /* Pads 224 - 239
        SIUL2_0_PORT232_LPUART2_LPUART2_TX_INOUT |
        SIUL2_0_PORT234_LPUART3_LPUART3_TX_INOUT */
        (uint16)( SHL_PAD_U32(8U) |
                  SHL_PAD_U32(10U)
                )
    }
    ,
    /*  Mode PORT_INOUT9_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT8_ETPU_A_ETPU_A_CH_5_INOUT |
        SIUL2_0_PORT9_LPSPI1_LPSPI1_PCS2_INOUT |
        SIUL2_0_PORT14_ETPU_B_ETPU_B_CH_9_INOUT */
        (uint16)( SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(14U)
                ),
        /* Pads 16 - 31
        SIUL2_0_PORT17_ETPU_A_ETPU_A_CH_8_INOUT |
        SIUL2_0_PORT18_ETPU_B_ETPU_B_CH_1_INOUT |
        SIUL2_0_PORT20_ETPU_B_ETPU_B_CH_4_INOUT |
        SIUL2_0_PORT21_ETPU_B_ETPU_B_CH_11_INOUT |
        SIUL2_0_PORT23_LPI2C0_LPI2C0_SCLS_INOUT |
        SIUL2_0_PORT25_ETPU_B_ETPU_B_CH_9_INOUT |
        SIUL2_0_PORT29_EMAC_EMAC_MII_RMII_MDIO_INOUT |
        SIUL2_0_PORT31_ETPU_B_ETPU_B_CH_28_INOUT */
        (uint16)( SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 32 - 47
        SIUL2_0_PORT43_EMIOS_0_EMIOS_0_CH_9_X_INOUT |
        SIUL2_0_PORT44_ETPU_B_ETPU_B_CH_2_INOUT |
        SIUL2_0_PORT45_ETPU_B_ETPU_B_CH_4_INOUT |
        SIUL2_0_PORT47_LPUART3_LPUART3_TX_INOUT */
        (uint16)( SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 48 - 63
        SIUL2_0_PORT49_ETPU_B_ETPU_B_CH_16_INOUT |
        SIUL2_0_PORT50_EMIOS_0_EMIOS_0_CH_15_X_INOUT |
        SIUL2_0_PORT52_ETPU_A_ETPU_A_CH_24_INOUT |
        SIUL2_0_PORT53_ETPU_A_ETPU_A_CH_25_INOUT |
        SIUL2_0_PORT55_ETPU_A_ETPU_A_CH_30_INOUT |
        SIUL2_0_PORT56_LPSPI2_LPSPI2_PCS2_INOUT |
        SIUL2_0_PORT57_ETPU_B_ETPU_B_CH_21_INOUT |
        SIUL2_0_PORT59_EMIOS_0_EMIOS_0_CH_23_X_INOUT */
        (uint16)( SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(11U)
                ),
        /* Pads 64 - 79
        SIUL2_0_PORT64_ETPU_A_ETPU_A_CH_18_INOUT |
        SIUL2_0_PORT73_ETPU_A_ETPU_A_CH_13_INOUT |
        SIUL2_0_PORT74_LPUART3_LPUART3_TX_INOUT |
        SIUL2_0_PORT75_ETPU_B_ETPU_B_CH_6_INOUT |
        SIUL2_0_PORT77_LPSPI2_LPSPI2_PCS2_INOUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(13U)
                ),
        /* Pads 80 - 95
        SIUL2_0_PORT81_ETPU_A_ETPU_A_CH_29_INOUT |
        SIUL2_0_PORT82_LPSPI2_LPSPI2_PCS3_INOUT |
        SIUL2_0_PORT84_ETPU_B_ETPU_B_CH_30_INOUT |
        SIUL2_0_PORT85_ETPU_B_ETPU_B_CH_31_INOUT |
        SIUL2_0_PORT87_ETPU_A_ETPU_A_CH_15_INOUT |
        SIUL2_0_PORT88_ETPU_B_ETPU_B_CH_21_INOUT |
        SIUL2_0_PORT89_ETPU_B_ETPU_B_CH_8_INOUT |
        SIUL2_0_PORT94_ETPU_A_ETPU_A_CH_19_INOUT */
        (uint16)( SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(14U)
                ),
        /* Pads 96 - 111
        SIUL2_0_PORT100_FLEXPWM_0_PWM_0_A_3_INOUT |
        SIUL2_0_PORT101_ETPU_B_ETPU_B_CH_16_INOUT |
        SIUL2_0_PORT102_ETPU_B_ETPU_B_CH_15_INOUT |
        SIUL2_0_PORT104_ETPU_A_ETPU_A_CH_28_INOUT |
        SIUL2_0_PORT105_LPUART2_LPUART2_TX_INOUT |
        SIUL2_0_PORT106_ETPU_A_ETPU_A_CH_17_INOUT |
        SIUL2_0_PORT107_ETPU_A_ETPU_A_CH_14_INOUT */
        (uint16)( SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U)
                ),
        /* Pads 112 - 127
        SIUL2_0_PORT114_ETPU_B_ETPU_B_CH_25_INOUT |
        SIUL2_0_PORT115_ETPU_B_ETPU_B_CH_27_INOUT |
        SIUL2_0_PORT118_FLEXPWM_0_PWM_0_B_3_INOUT |
        SIUL2_0_PORT121_ETPU_A_ETPU_A_CH_15_INOUT |
        SIUL2_0_PORT126_ETPU_A_ETPU_A_CH_16_INOUT */
        (uint16)( SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(14U)
                ),
        /* Pads 128 - 143
        SIUL2_0_PORT128_ETPU_B_ETPU_B_CH_4_INOUT |
        SIUL2_0_PORT135_EMIOS_0_EMIOS_0_CH_11_X_INOUT |
        SIUL2_0_PORT138_ETPU_B_ETPU_B_CH_23_INOUT |
        SIUL2_0_PORT143_ETPU_A_ETPU_A_CH_0_INOUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 144 - 159
        SIUL2_0_PORT144_ETPU_B_ETPU_B_CH_8_INOUT |
        SIUL2_0_PORT148_ETPU_B_ETPU_B_CH_3_INOUT |
        SIUL2_0_PORT149_ETPU_B_ETPU_B_CH_6_INOUT |
        SIUL2_0_PORT154_LPSPI2_LPSPI2_PCS3_INOUT |
        SIUL2_0_PORT155_ETPU_A_ETPU_A_CH_20_INOUT |
        SIUL2_0_PORT156_ETPU_A_ETPU_A_CH_21_INOUT |
        SIUL2_0_PORT157_ETPU_B_ETPU_B_CH_7_INOUT |
        SIUL2_0_PORT158_ETPU_B_ETPU_B_CH_10_INOUT |
        SIUL2_0_PORT159_ETPU_A_ETPU_A_CH_31_INOUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 160 - 175
        SIUL2_0_PORT160_EMIOS_0_EMIOS_0_CH_7_X_INOUT |
        SIUL2_0_PORT161_ETPU_A_ETPU_A_CH_29_INOUT |
        SIUL2_0_PORT162_EMIOS_0_EMIOS_0_CH_23_X_INOUT |
        SIUL2_0_PORT163_ETPU_A_ETPU_A_CH_28_INOUT |
        SIUL2_0_PORT164_ETPU_B_ETPU_B_CH_12_INOUT |
        SIUL2_0_PORT165_ETPU_A_ETPU_A_CH_27_INOUT |
        SIUL2_0_PORT167_ETPU_B_ETPU_B_CH_17_INOUT |
        SIUL2_0_PORT168_EMIOS_0_EMIOS_0_CH_4_X_INOUT |
        SIUL2_0_PORT169_ETPU_B_ETPU_B_CH_23_INOUT |
        SIUL2_0_PORT170_ETPU_B_ETPU_B_CH_24_INOUT |
        SIUL2_0_PORT171_ETPU_B_ETPU_B_CH_25_INOUT |
        SIUL2_0_PORT173_EMIOS_0_EMIOS_0_CH_21_X_INOUT |
        SIUL2_0_PORT174_ETPU_A_ETPU_A_CH_28_INOUT |
        SIUL2_0_PORT175_ETPU_B_ETPU_B_CH_1_INOUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 176 - 191
        SIUL2_0_PORT176_ETPU_B_ETPU_B_CH_2_INOUT |
        SIUL2_0_PORT177_ETPU_B_ETPU_B_CH_22_INOUT |
        SIUL2_0_PORT178_ETPU_B_ETPU_B_CH_26_INOUT |
        SIUL2_0_PORT179_ETPU_B_ETPU_B_CH_23_INOUT |
        SIUL2_0_PORT180_ETPU_A_ETPU_A_CH_29_INOUT |
        SIUL2_0_PORT181_ETPU_A_ETPU_A_CH_14_INOUT |
        SIUL2_0_PORT185_EMIOS_0_EMIOS_0_CH_9_X_INOUT |
        SIUL2_0_PORT186_ETPU_B_ETPU_B_CH_2_INOUT |
        SIUL2_0_PORT187_LPUART3_LPUART3_TX_INOUT |
        SIUL2_0_PORT190_ETPU_B_ETPU_B_CH_31_INOUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(14U)
                ),
        /* Pads 192 - 207
        SIUL2_0_PORT192_ETPU_A_ETPU_A_CH_8_INOUT |
        SIUL2_0_PORT193_ETPU_A_ETPU_A_CH_13_INOUT |
        SIUL2_0_PORT194_ETPU_A_ETPU_A_CH_1_INOUT |
        SIUL2_0_PORT196_ETPU_B_ETPU_B_CH_15_INOUT |
        SIUL2_0_PORT197_ETPU_B_ETPU_B_CH_16_INOUT |
        SIUL2_0_PORT200_LPI2C0_LPI2C0_SCL_INOUT |
        SIUL2_0_PORT201_ETPU_A_ETPU_A_CH_24_INOUT |
        SIUL2_0_PORT202_ETPU_A_ETPU_A_CH_15_INOUT |
        SIUL2_0_PORT203_ETPU_A_ETPU_A_CH_16_INOUT |
        SIUL2_0_PORT204_ETPU_A_ETPU_A_CH_26_INOUT |
        SIUL2_0_PORT205_LPI2C0_LPI2C0_SDA_INOUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U)
                ),
        /* Pads 208 - 223 */
        (uint16)0x0000,
        /* Pads 224 - 239 */
        (uint16)0x0000
    }
    ,
    /*  Mode PORT_INOUT10_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT2_FLEXPWM_0_PWM_0_B_0_INOUT |
        SIUL2_0_PORT6_FLEXPWM_1_PWM_1_B_0_INOUT |
        SIUL2_0_PORT7_ETPU_A_ETPU_A_CH_20_INOUT |
        SIUL2_0_PORT8_ETPU_B_ETPU_B_CH_0_INOUT |
        SIUL2_0_PORT9_ETPU_A_ETPU_A_CH_12_INOUT */
        (uint16)( SHL_PAD_U32(2U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U)
                ),
        /* Pads 16 - 31
        SIUL2_0_PORT17_EMIOS_0_EMIOS_0_CH_10_X_INOUT |
        SIUL2_0_PORT18_ETPU_A_ETPU_A_CH_3_INOUT |
        SIUL2_0_PORT20_ETPU_A_ETPU_A_CH_5_INOUT |
        SIUL2_0_PORT21_ETPU_A_ETPU_A_CH_1_INOUT |
        SIUL2_0_PORT23_ETPU_A_ETPU_A_CH_24_INOUT */
        (uint16)( SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U)
                ),
        /* Pads 32 - 47
        SIUL2_0_PORT32_FLEXPWM_1_PWM_1_X_0_INOUT |
        SIUL2_0_PORT33_ETPU_B_ETPU_B_CH_9_INOUT |
        SIUL2_0_PORT35_LPUART1_LPUART1_TX_INOUT |
        SIUL2_0_PORT47_ETPU_B_ETPU_B_CH_13_INOUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 48 - 63
        SIUL2_0_PORT48_ETPU_B_ETPU_B_CH_14_INOUT |
        SIUL2_0_PORT49_ETPU_A_ETPU_A_CH_5_INOUT |
        SIUL2_0_PORT50_ETPU_B_ETPU_B_CH_29_INOUT |
        SIUL2_0_PORT52_ETPU_B_ETPU_B_CH_13_INOUT |
        SIUL2_0_PORT53_ETPU_B_ETPU_B_CH_14_INOUT |
        SIUL2_0_PORT55_ETPU_B_ETPU_B_CH_20_INOUT |
        SIUL2_0_PORT61_LPUART2_LPUART2_TX_INOUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(13U)
                ),
        /* Pads 64 - 79
        SIUL2_0_PORT72_FLEXPWM_1_PWM_1_B_2_INOUT |
        SIUL2_0_PORT73_FLEXPWM_1_PWM_1_A_3_INOUT |
        SIUL2_0_PORT74_ETPU_A_ETPU_A_CH_23_INOUT */
        (uint16)( SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U)
                ),
        /* Pads 80 - 95
        SIUL2_0_PORT81_ETPU_B_ETPU_B_CH_19_INOUT |
        SIUL2_0_PORT83_LPUART3_LPUART3_TX_INOUT |
        SIUL2_0_PORT84_ETPU_A_ETPU_A_CH_22_INOUT |
        SIUL2_0_PORT85_ETPU_A_ETPU_A_CH_23_INOUT |
        SIUL2_0_PORT87_EMIOS_0_EMIOS_0_CH_12_X_INOUT |
        SIUL2_0_PORT88_ETPU_A_ETPU_A_CH_12_INOUT |
        SIUL2_0_PORT90_EMIOS_0_EMIOS_0_CH_5_X_INOUT |
        SIUL2_0_PORT91_FLEXPWM_1_PWM_1_X_2_INOUT |
        SIUL2_0_PORT92_FLEXPWM_1_PWM_1_B_3_INOUT |
        SIUL2_0_PORT93_FLEXPWM_1_PWM_1_A_2_INOUT |
        SIUL2_0_PORT95_FLEXPWM_1_PWM_1_A_0_INOUT */
        (uint16)( SHL_PAD_U32(1U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 96 - 111
        SIUL2_0_PORT96_ETPU_A_ETPU_A_CH_7_INOUT |
        SIUL2_0_PORT97_ETPU_B_ETPU_B_CH_12_INOUT |
        SIUL2_0_PORT98_FLEXPWM_0_PWM_0_A_2_INOUT |
        SIUL2_0_PORT99_FLEXPWM_0_PWM_0_B_2_INOUT |
        SIUL2_0_PORT100_EMIOS_0_EMIOS_0_CH_23_X_INOUT |
        SIUL2_0_PORT104_ETPU_B_ETPU_B_CH_18_INOUT |
        SIUL2_0_PORT105_ETPU_B_ETPU_B_CH_27_INOUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U)
                ),
        /* Pads 112 - 127
        SIUL2_0_PORT114_ETPU_A_ETPU_A_CH_17_INOUT |
        SIUL2_0_PORT115_ETPU_A_ETPU_A_CH_19_INOUT |
        SIUL2_0_PORT116_ETPU_B_ETPU_B_CH_3_INOUT |
        SIUL2_0_PORT119_FLEXPWM_0_PWM_0_B_1_INOUT |
        SIUL2_0_PORT121_ETPU_B_ETPU_B_CH_10_INOUT */
        (uint16)( SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(9U)
                ),
        /* Pads 128 - 143
        SIUL2_0_PORT129_ETPU_A_ETPU_A_CH_2_INOUT |
        SIUL2_0_PORT132_ETPU_B_ETPU_B_CH_6_INOUT |
        SIUL2_0_PORT133_LPSPI1_LPSPI1_PCS3_INOUT |
        SIUL2_0_PORT138_ETPU_A_ETPU_A_CH_10_INOUT |
        SIUL2_0_PORT139_LPSPI1_LPSPI1_PCS4_INOUT */
        (uint16)( SHL_PAD_U32(1U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U)
                ),
        /* Pads 144 - 159
        SIUL2_0_PORT144_ETPU_A_ETPU_A_CH_6_INOUT |
        SIUL2_0_PORT154_ETPU_A_ETPU_A_CH_0_INOUT |
        SIUL2_0_PORT155_EMIOS_0_EMIOS_0_CH_4_X_INOUT |
        SIUL2_0_PORT159_ETPU_B_ETPU_B_CH_11_INOUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 160 - 175
        SIUL2_0_PORT160_ETPU_A_ETPU_A_CH_30_INOUT |
        SIUL2_0_PORT161_ETPU_B_ETPU_B_CH_17_INOUT |
        SIUL2_0_PORT162_ETPU_B_ETPU_B_CH_11_INOUT |
        SIUL2_0_PORT168_ETPU_B_ETPU_B_CH_22_INOUT |
        SIUL2_0_PORT172_EMIOS_0_EMIOS_0_CH_20_X_INOUT |
        SIUL2_0_PORT173_ETPU_B_ETPU_B_CH_27_INOUT |
        SIUL2_0_PORT174_ETPU_B_ETPU_B_CH_18_INOUT |
        SIUL2_0_PORT175_ETPU_B_ETPU_B_CH_20_INOUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 176 - 191
        SIUL2_0_PORT176_ETPU_B_ETPU_B_CH_21_INOUT |
        SIUL2_0_PORT178_ETPU_A_ETPU_A_CH_18_INOUT |
        SIUL2_0_PORT180_ETPU_B_ETPU_B_CH_0_INOUT |
        SIUL2_0_PORT183_ETPU_B_ETPU_B_CH_7_INOUT |
        SIUL2_0_PORT189_LPI2C1_LPI2C1_SCL_INOUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(13U)
                ),
        /* Pads 192 - 207
        SIUL2_0_PORT194_ETPU_A_ETPU_A_CH_22_INOUT |
        SIUL2_0_PORT195_ETPU_B_ETPU_B_CH_31_INOUT |
        SIUL2_0_PORT200_ETPU_A_ETPU_A_CH_25_INOUT |
        SIUL2_0_PORT205_ETPU_B_ETPU_B_CH_28_INOUT */
        (uint16)( SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(13U)
                ),
        /* Pads 208 - 223 */
        (uint16)0x0000,
        /* Pads 224 - 239 */
        (uint16)0x0000
    }
    ,
    /*  Mode PORT_INOUT11_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT2_EMIOS_0_EMIOS_0_CH_19_X_INOUT |
        SIUL2_0_PORT3_ETPU_A_ETPU_A_CH_3_INOUT |
        SIUL2_0_PORT6_EMIOS_0_EMIOS_0_CH_13_X_INOUT |
        SIUL2_0_PORT9_ETPU_B_ETPU_B_CH_1_INOUT */
        (uint16)( SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(9U)
                ),
        /* Pads 16 - 31
        SIUL2_0_PORT19_ETPU_A_ETPU_A_CH_4_INOUT |
        SIUL2_0_PORT23_ETPU_B_ETPU_B_CH_13_INOUT */
        (uint16)( SHL_PAD_U32(3U) |
                  SHL_PAD_U32(7U)
                ),
        /* Pads 32 - 47 */
        (uint16)0x0000,
        /* Pads 48 - 63
        SIUL2_0_PORT48_ETPU_B_ETPU_B_CH_1_INOUT |
        SIUL2_0_PORT49_ETPU_A_ETPU_A_CH_7_INOUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U)
                ),
        /* Pads 64 - 79
        SIUL2_0_PORT73_EMIOS_0_EMIOS_0_CH_8_X_INOUT |
        SIUL2_0_PORT74_FLEXPWM_1_PWM_1_X_3_INOUT */
        (uint16)( SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U)
                ),
        /* Pads 80 - 95
        SIUL2_0_PORT87_LPSPI4_LPSPI4_PCS2_INOUT |
        SIUL2_0_PORT88_LPSPI4_LPSPI4_PCS3_INOUT |
        SIUL2_0_PORT93_EMIOS_0_EMIOS_0_CH_10_X_INOUT |
        SIUL2_0_PORT94_FLEXPWM_1_PWM_1_A_1_INOUT |
        SIUL2_0_PORT95_EMIOS_0_EMIOS_0_CH_14_X_INOUT */
        (uint16)( SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 96 - 111
        SIUL2_0_PORT97_ETPU_A_ETPU_A_CH_2_INOUT |
        SIUL2_0_PORT105_ETPU_A_ETPU_A_CH_19_INOUT */
        (uint16)( SHL_PAD_U32(1U) |
                  SHL_PAD_U32(9U)
                ),
        /* Pads 112 - 127
        SIUL2_0_PORT117_FLEXPWM_0_PWM_0_X_2_INOUT |
        SIUL2_0_PORT118_EMIOS_0_EMIOS_0_CH_19_X_INOUT |
        SIUL2_0_PORT119_LPSPI0_LPSPI0_PCS4_INOUT |
        SIUL2_0_PORT120_FLEXPWM_0_PWM_0_A_0_INOUT */
        (uint16)( SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U)
                ),
        /* Pads 128 - 143
        SIUL2_0_PORT129_ETPU_B_ETPU_B_CH_2_INOUT |
        SIUL2_0_PORT132_ETPU_A_ETPU_A_CH_12_INOUT |
        SIUL2_0_PORT133_ETPU_B_ETPU_B_CH_5_INOUT |
        SIUL2_0_PORT139_ETPU_B_ETPU_B_CH_22_INOUT */
        (uint16)( SHL_PAD_U32(1U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(11U)
                ),
        /* Pads 144 - 159
        SIUL2_0_PORT154_ETPU_B_ETPU_B_CH_3_INOUT |
        SIUL2_0_PORT156_LPI2C0_LPI2C0_SDAS_INOUT */
        (uint16)( SHL_PAD_U32(10U) |
                  SHL_PAD_U32(12U)
                ),
        /* Pads 160 - 175
        SIUL2_0_PORT160_ETPU_B_ETPU_B_CH_12_INOUT |
        SIUL2_0_PORT172_ETPU_B_ETPU_B_CH_26_INOUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(12U)
                ),
        /* Pads 176 - 191
        SIUL2_0_PORT180_ETPU_B_ETPU_B_CH_19_INOUT |
        SIUL2_0_PORT181_EMIOS_0_EMIOS_0_CH_14_X_INOUT |
        SIUL2_0_PORT183_ETPU_A_ETPU_A_CH_13_INOUT |
        SIUL2_0_PORT185_ETPU_B_ETPU_B_CH_0_INOUT |
        SIUL2_0_PORT187_EMIOS_0_EMIOS_0_CH_11_X_INOUT |
        SIUL2_0_PORT189_ETPU_B_ETPU_B_CH_29_INOUT */
        (uint16)( SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(13U)
                ),
        /* Pads 192 - 207
        SIUL2_0_PORT195_ETPU_A_ETPU_A_CH_2_INOUT |
        SIUL2_0_PORT196_EMIOS_0_EMIOS_0_CH_20_X_INOUT |
        SIUL2_0_PORT197_EMIOS_0_EMIOS_0_CH_21_X_INOUT |
        SIUL2_0_PORT200_ETPU_B_ETPU_B_CH_14_INOUT |
        SIUL2_0_PORT205_ETPU_A_ETPU_A_CH_20_INOUT */
        (uint16)( SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(13U)
                ),
        /* Pads 208 - 223 */
        (uint16)0x0000,
        /* Pads 224 - 239 */
        (uint16)0x0000
    }
    ,
    /*  Mode PORT_INOUT12_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT2_LPSPI1_LPSPI1_SIN_INOUT |
        SIUL2_0_PORT7_FLEXPWM_1_PWM_1_B_1_INOUT */
        (uint16)( SHL_PAD_U32(2U) |
                  SHL_PAD_U32(7U)
                ),
        /* Pads 16 - 31 */
        (uint16)0x0000,
        /* Pads 32 - 47
        SIUL2_0_PORT33_FLEXPWM_1_PWM_1_X_1_INOUT |
        SIUL2_0_PORT44_FLEXPWM_0_PWM_0_X_0_INOUT |
        SIUL2_0_PORT45_FLEXPWM_0_PWM_0_X_1_INOUT |
        SIUL2_0_PORT46_FLEXPWM_0_PWM_0_X_3_INOUT |
        SIUL2_0_PORT47_ETPU_A_ETPU_A_CH_4_INOUT */
        (uint16)( SHL_PAD_U32(1U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 48 - 63 */
        (uint16)0x0000,
        /* Pads 64 - 79
        SIUL2_0_PORT72_EMIOS_0_EMIOS_0_CH_9_X_INOUT |
        SIUL2_0_PORT74_FXIO_FXIO_D18_INOUT */
        (uint16)( SHL_PAD_U32(8U) |
                  SHL_PAD_U32(10U)
                ),
        /* Pads 80 - 95 */
        (uint16)0x0000,
        /* Pads 96 - 111 */
        (uint16)0x0000,
        /* Pads 112 - 127
        SIUL2_0_PORT116_ETPU_A_ETPU_A_CH_11_INOUT |
        SIUL2_0_PORT120_LPSPI0_LPSPI0_PCS5_INOUT */
        (uint16)( SHL_PAD_U32(4U) |
                  SHL_PAD_U32(8U)
                ),
        /* Pads 128 - 143
        SIUL2_0_PORT133_ETPU_A_ETPU_A_CH_11_INOUT |
        SIUL2_0_PORT139_ETPU_A_ETPU_A_CH_9_INOUT */
        (uint16)( SHL_PAD_U32(5U) |
                  SHL_PAD_U32(11U)
                ),
        /* Pads 144 - 159 */
        (uint16)0x0000,
        /* Pads 160 - 175
        SIUL2_0_PORT174_EMIOS_0_EMIOS_0_CH_17_X_INOUT |
        SIUL2_0_PORT175_EMIOS_0_EMIOS_0_CH_22_X_INOUT */
        (uint16)( SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                ),
        /* Pads 176 - 191
        SIUL2_0_PORT187_ETPU_B_ETPU_B_CH_30_INOUT |
        SIUL2_0_PORT189_ETPU_A_ETPU_A_CH_0_INOUT */
        (uint16)( SHL_PAD_U32(11U) |
                  SHL_PAD_U32(13U)
                ),
        /* Pads 192 - 207
        SIUL2_0_PORT195_ETPU_A_ETPU_A_CH_23_INOUT */
        (uint16)( SHL_PAD_U32(3U)
                ),
        /* Pads 208 - 223 */
        (uint16)0x0000,
        /* Pads 224 - 239 */
        (uint16)0x0000
    }
    ,
    /*  Mode PORT_INOUT13_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT7_EMIOS_0_EMIOS_0_CH_11_X_INOUT */
        (uint16)( SHL_PAD_U32(7U)
                ),
        /* Pads 16 - 31 */
        (uint16)0x0000,
        /* Pads 32 - 47
        SIUL2_0_PORT44_ETPU_A_ETPU_A_CH_0_INOUT */
        (uint16)( SHL_PAD_U32(12U)
                ),
        /* Pads 48 - 63
        SIUL2_0_PORT48_ETPU_A_ETPU_A_CH_10_INOUT */
        (uint16)( SHL_PAD_U32(0U)
                ),
        /* Pads 64 - 79
        SIUL2_0_PORT74_ETPU_B_ETPU_B_CH_5_INOUT */
        (uint16)( SHL_PAD_U32(10U)
                ),
        /* Pads 80 - 95 */
        (uint16)0x0000,
        /* Pads 96 - 111 */
        (uint16)0x0000,
        /* Pads 112 - 127
        SIUL2_0_PORT116_LPSPI0_LPSPI0_PCS6_INOUT |
        SIUL2_0_PORT117_ETPU_A_ETPU_A_CH_2_INOUT */
        (uint16)( SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U)
                ),
        /* Pads 128 - 143 */
        (uint16)0x0000,
        /* Pads 144 - 159 */
        (uint16)0x0000,
        /* Pads 160 - 175 */
        (uint16)0x0000,
        /* Pads 176 - 191
        SIUL2_0_PORT180_EMIOS_0_EMIOS_0_CH_13_X_INOUT |
        SIUL2_0_PORT189_ETPU_A_ETPU_A_CH_21_INOUT */
        (uint16)( SHL_PAD_U32(4U) |
                  SHL_PAD_U32(13U)
                ),
        /* Pads 192 - 207
        SIUL2_0_PORT200_EMIOS_0_EMIOS_0_CH_22_X_INOUT |
        SIUL2_0_PORT205_EMIOS_0_EMIOS_0_CH_19_X_INOUT */
        (uint16)( SHL_PAD_U32(8U) |
                  SHL_PAD_U32(13U)
                ),
        /* Pads 208 - 223 */
        (uint16)0x0000,
        /* Pads 224 - 239 */
        (uint16)0x0000
    }
    ,
    /*  Mode PORT_INOUT14_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT3_FLEXPWM_0_PWM_0_A_1_INOUT */
        (uint16)( SHL_PAD_U32(3U)
                ),
        /* Pads 16 - 31 */
        (uint16)0x0000,
        /* Pads 32 - 47
        SIUL2_0_PORT45_ETPU_A_ETPU_A_CH_1_INOUT |
        SIUL2_0_PORT46_ETPU_A_ETPU_A_CH_3_INOUT */
        (uint16)( SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U)
                ),
        /* Pads 48 - 63 */
        (uint16)0x0000,
        /* Pads 64 - 79 */
        (uint16)0x0000,
        /* Pads 80 - 95 */
        (uint16)0x0000,
        /* Pads 96 - 111 */
        (uint16)0x0000,
        /* Pads 112 - 127
        SIUL2_0_PORT115_EMIOS_0_EMIOS_0_CH_0_X_INOUT |
        SIUL2_0_PORT116_EMIOS_0_EMIOS_0_CH_17_X_INOUT |
        SIUL2_0_PORT117_LPSPI0_LPSPI0_PCS7_INOUT */
        (uint16)( SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U)
                ),
        /* Pads 128 - 143 */
        (uint16)0x0000,
        /* Pads 144 - 159 */
        (uint16)0x0000,
        /* Pads 160 - 175 */
        (uint16)0x0000,
        /* Pads 176 - 191 */
        (uint16)0x0000,
        /* Pads 192 - 207 */
        (uint16)0x0000,
        /* Pads 208 - 223 */
        (uint16)0x0000,
        /* Pads 224 - 239 */
        (uint16)0x0000
    }
[!ENDVAR!]




[!VAR "SIUL2_0_PIN_MODE_AVAILABILITY_ON_SUBDERIV"!]
    /*  Mode PORT_GPIO_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT0_GPIO |
        SIUL2_0_PORT1_GPIO |
        SIUL2_0_PORT2_GPIO |
        SIUL2_0_PORT3_GPIO |
        SIUL2_0_PORT4_GPIO |
        SIUL2_0_PORT5_GPIO |
        SIUL2_0_PORT6_GPIO |
        SIUL2_0_PORT7_GPIO |
        SIUL2_0_PORT8_GPIO |
        SIUL2_0_PORT9_GPIO |
        SIUL2_0_PORT10_GPIO |
        SIUL2_0_PORT14_GPIO |
        SIUL2_0_PORT15_GPIO */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                )
    }
    ,
    /*  Mode PORT_ALT1_FUNC_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT2_FCCU_FCCU_ERR0_OUT |
        SIUL2_0_PORT3_FCCU_FCCU_ERR1_OUT |
        SIUL2_0_PORT7_LPUART3_LPUART3_TX_OUT |
        SIUL2_0_PORT16_GPIO |
        SIUL2_0_PORT17_GPIO |
        SIUL2_0_PORT18_GPIO |
        SIUL2_0_PORT19_GPIO |
        SIUL2_0_PORT20_GPIO |
        SIUL2_0_PORT21_GPIO |
        SIUL2_0_PORT22_GPIO |
        SIUL2_0_PORT23_GPIO |
        SIUL2_0_PORT24_GPIO |
        SIUL2_0_PORT25_GPIO |
        SIUL2_0_PORT26_GPIO |
        SIUL2_0_PORT29_GPIO |
        SIUL2_0_PORT30_GPIO |
        SIUL2_0_PORT31_GPIO */
        (uint16)( SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                )
    }
    ,
    /*  Mode PORT_ALT2_FUNC_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT7_LPSPI0_LPSPI0_PCS1_OUT |
        SIUL2_0_PORT9_LPUART2_LPUART2_TX_OUT |
        SIUL2_0_PORT10_EMIOS_0_EMIOS_0_CH_12_X_OUT |
        SIUL2_0_PORT21_LPSPI2_LPSPI2_PCS2_OUT |
        SIUL2_0_PORT23_CAN1_CAN1_TX_OUT |
        SIUL2_0_PORT31_EMAC_EMAC_PPS0_OUT |
        SIUL2_0_PORT32_GPIO |
        SIUL2_0_PORT33_GPIO |
        SIUL2_0_PORT34_GPIO |
        SIUL2_0_PORT35_GPIO |
        SIUL2_0_PORT36_GPIO |
        SIUL2_0_PORT37_GPIO |
        SIUL2_0_PORT40_GPIO |
        SIUL2_0_PORT41_GPIO |
        SIUL2_0_PORT42_GPIO |
        SIUL2_0_PORT43_GPIO |
        SIUL2_0_PORT44_GPIO |
        SIUL2_0_PORT45_GPIO |
        SIUL2_0_PORT46_GPIO |
        SIUL2_0_PORT47_GPIO */
        (uint16)( SHL_PAD_U32(7U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                )
    }
    ,
    /*  Mode PORT_ALT3_FUNC_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT3_LPSPI1_LPSPI1_SCK_OUT |
        SIUL2_0_PORT4_FXIO_FXIO_D6_OUT |
        SIUL2_0_PORT6_LPSPI1_LPSPI1_PCS1_OUT |
        SIUL2_0_PORT8_LPSPI2_LPSPI2_SOUT_OUT |
        SIUL2_0_PORT9_LPSPI2_LPSPI2_PCS0_OUT |
        SIUL2_0_PORT14_LPSPI1_LPSPI1_PCS3_OUT |
        SIUL2_0_PORT17_EMIOS_0_EMIOS_0_CH_6_X_OUT |
        SIUL2_0_PORT24_FXIO_FXIO_D3_OUT |
        SIUL2_0_PORT32_LPI2C0_LPI2C0_SDAS_OUT |
        SIUL2_0_PORT33_LPI2C0_LPI2C0_SCLS_OUT |
        SIUL2_0_PORT34_ADC1_ADC1_MA_0_OUT |
        SIUL2_0_PORT36_EMAC_EMAC_MII_RMII_TXD_1_OUT |
        SIUL2_0_PORT37_EMAC_EMAC_MII_RMII_TXD_0_OUT |
        SIUL2_0_PORT42_LPSPI4_LPSPI4_SCK_OUT |
        SIUL2_0_PORT43_LPSPI4_LPSPI4_SIN_OUT |
        SIUL2_0_PORT44_LPSPI3_LPSPI3_PCS3_OUT |
        SIUL2_0_PORT45_LPSPI3_LPSPI3_PCS2_OUT |
        SIUL2_0_PORT48_GPIO |
        SIUL2_0_PORT49_GPIO |
        SIUL2_0_PORT50_GPIO |
        SIUL2_0_PORT51_GPIO |
        SIUL2_0_PORT52_GPIO |
        SIUL2_0_PORT53_GPIO |
        SIUL2_0_PORT54_GPIO |
        SIUL2_0_PORT55_GPIO |
        SIUL2_0_PORT56_GPIO |
        SIUL2_0_PORT57_GPIO |
        SIUL2_0_PORT58_GPIO |
        SIUL2_0_PORT59_GPIO |
        SIUL2_0_PORT60_GPIO |
        SIUL2_0_PORT61_GPIO */
        (uint16)( SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U)
                )
    }
    ,
    /*  Mode PORT_ALT4_FUNC_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT3_LCU0_LCU0_OUT2_OUT |
        SIUL2_0_PORT4_CMP0_CMP0_OUT_OUT |
        SIUL2_0_PORT7_CAN0_CAN0_TX_OUT |
        SIUL2_0_PORT8_FXIO_FXIO_D6_OUT |
        SIUL2_0_PORT9_FXIO_FXIO_D7_OUT |
        SIUL2_0_PORT10_FXIO_FXIO_D0_OUT |
        SIUL2_0_PORT18_LPUART1_LPUART1_TX_OUT |
        SIUL2_0_PORT21_FXIO_FXIO_D0_OUT |
        SIUL2_0_PORT22_FXIO_FXIO_D1_OUT |
        SIUL2_0_PORT23_FXIO_FXIO_D2_OUT |
        SIUL2_0_PORT25_FXIO_FXIO_D2_OUT |
        SIUL2_0_PORT26_LPSPI1_LPSPI1_PCS0_OUT |
        SIUL2_0_PORT29_EMAC_EMAC_PPS2_OUT |
        SIUL2_0_PORT30_LPSPI1_LPSPI1_SOUT_OUT |
        SIUL2_0_PORT31_FXIO_FXIO_D0_OUT |
        SIUL2_0_PORT32_FXIO_FXIO_D14_OUT |
        SIUL2_0_PORT33_LPUART0_LPUART0_TX_OUT |
        SIUL2_0_PORT34_EMIOS_0_EMIOS_0_CH_8_X_OUT |
        SIUL2_0_PORT35_EMIOS_0_EMIOS_0_CH_9_X_OUT |
        SIUL2_0_PORT36_EMIOS_0_EMIOS_0_CH_4_X_OUT |
        SIUL2_0_PORT37_EMIOS_0_EMIOS_0_CH_5_X_OUT |
        SIUL2_0_PORT44_EMIOS_0_EMIOS_0_CH_0_X_OUT |
        SIUL2_0_PORT45_EMIOS_0_EMIOS_0_CH_1_X_OUT |
        SIUL2_0_PORT46_EMIOS_0_EMIOS_0_CH_2_X_OUT |
        SIUL2_0_PORT47_EMIOS_0_EMIOS_0_CH_3_X_OUT |
        SIUL2_0_PORT51_EMAC_EMAC_PPS0_OUT |
        SIUL2_0_PORT54_CAN1_CAN1_TX_OUT |
        SIUL2_0_PORT55_ADC1_ADC1_MA_0_OUT |
        SIUL2_0_PORT56_ADC1_ADC1_MA_1_OUT |
        SIUL2_0_PORT60_ADC1_ADC1_MA_2_OUT |
        SIUL2_0_PORT64_GPIO |
        SIUL2_0_PORT65_GPIO |
        SIUL2_0_PORT66_GPIO |
        SIUL2_0_PORT67_GPIO |
        SIUL2_0_PORT68_GPIO |
        SIUL2_0_PORT69_GPIO |
        SIUL2_0_PORT70_GPIO |
        SIUL2_0_PORT71_GPIO |
        SIUL2_0_PORT72_GPIO |
        SIUL2_0_PORT73_GPIO |
        SIUL2_0_PORT74_GPIO |
        SIUL2_0_PORT75_GPIO |
        SIUL2_0_PORT76_GPIO |
        SIUL2_0_PORT77_GPIO |
        SIUL2_0_PORT78_GPIO |
        SIUL2_0_PORT79_GPIO */
        (uint16)( SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                )
    }
    ,
    /*  Mode PORT_ALT5_FUNC_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT2_FXIO_FXIO_D4_OUT |
        SIUL2_0_PORT3_FXIO_FXIO_D5_OUT |
        SIUL2_0_PORT6_FXIO_FXIO_D19_OUT |
        SIUL2_0_PORT7_LPUART1_LPUART1_RTS_OUT |
        SIUL2_0_PORT18_LPSPI1_LPSPI1_SOUT_OUT |
        SIUL2_0_PORT19_LPSPI1_LPSPI1_SCK_OUT |
        SIUL2_0_PORT20_LPSPI1_LPSPI1_SIN_OUT |
        SIUL2_0_PORT21_LPSPI1_LPSPI1_PCS0_OUT |
        SIUL2_0_PORT22_LPSPI1_LPSPI1_PCS1_OUT |
        SIUL2_0_PORT26_LPSPI0_LPSPI0_PCS0_OUT |
        SIUL2_0_PORT29_LPUART2_LPUART2_TX_OUT |
        SIUL2_0_PORT30_LPSPI0_LPSPI0_SOUT_OUT |
        SIUL2_0_PORT31_LPSPI0_LPSPI0_PCS1_OUT |
        SIUL2_0_PORT32_LPSPI0_LPSPI0_PCS0_OUT |
        SIUL2_0_PORT33_LPSPI0_LPSPI0_SOUT_OUT |
        SIUL2_0_PORT34_LPSPI2_LPSPI2_SIN_OUT |
        SIUL2_0_PORT35_LPSPI2_LPSPI2_SOUT_OUT |
        SIUL2_0_PORT36_LPSPI0_LPSPI0_SOUT_OUT |
        SIUL2_0_PORT37_LPSPI0_LPSPI0_PCS1_OUT |
        SIUL2_0_PORT42_LPUART0_LPUART0_DTR_B_OUT |
        SIUL2_0_PORT45_FXIO_FXIO_D8_OUT |
        SIUL2_0_PORT46_LPSPI1_LPSPI1_SCK_OUT |
        SIUL2_0_PORT47_LPSPI1_LPSPI1_SIN_OUT |
        SIUL2_0_PORT48_EMIOS_0_EMIOS_0_CH_4_X_OUT |
        SIUL2_0_PORT49_EMIOS_0_EMIOS_0_CH_5_X_OUT |
        SIUL2_0_PORT60_EMAC_EMAC_MII_TXD2_OUT |
        SIUL2_0_PORT61_EMAC_EMAC_MII_RMII_TXD_0_OUT |
        SIUL2_0_PORT64_CAN3_CAN3_TX_OUT |
        SIUL2_0_PORT66_EMAC_EMAC_MII_RMII_TXD_1_OUT |
        SIUL2_0_PORT72_LPI2C0_LPI2C0_SCL_OUT |
        SIUL2_0_PORT73_LPI2C0_LPI2C0_SDA_OUT |
        SIUL2_0_PORT74_EMIOS_0_EMIOS_0_CH_6_X_OUT |
        SIUL2_0_PORT76_ADC1_ADC1_MA_2_OUT |
        SIUL2_0_PORT79_CAN2_CAN2_TX_OUT |
        SIUL2_0_PORT80_GPIO |
        SIUL2_0_PORT81_GPIO |
        SIUL2_0_PORT82_GPIO |
        SIUL2_0_PORT83_GPIO |
        SIUL2_0_PORT84_GPIO |
        SIUL2_0_PORT85_GPIO |
        SIUL2_0_PORT87_GPIO |
        SIUL2_0_PORT88_GPIO |
        SIUL2_0_PORT89_GPIO |
        SIUL2_0_PORT90_GPIO |
        SIUL2_0_PORT91_GPIO |
        SIUL2_0_PORT92_GPIO |
        SIUL2_0_PORT93_GPIO |
        SIUL2_0_PORT94_GPIO |
        SIUL2_0_PORT95_GPIO */
        (uint16)( SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                )
    }
    ,
    /*  Mode PORT_ALT6_FUNC_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT2_LCU0_LCU0_OUT3_OUT |
        SIUL2_0_PORT3_LPUART0_LPUART0_TX_OUT |
        SIUL2_0_PORT6_LPSPI3_LPSPI3_PCS1_OUT |
        SIUL2_0_PORT7_FXIO_FXIO_D9_OUT |
        SIUL2_0_PORT9_LPSPI3_LPSPI3_PCS0_OUT |
        SIUL2_0_PORT14_FXIO_FXIO_D14_OUT |
        SIUL2_0_PORT26_FXIO_FXIO_D1_OUT |
        SIUL2_0_PORT29_LPSPI1_LPSPI1_SIN_OUT |
        SIUL2_0_PORT32_EMIOS_0_EMIOS_0_CH_3_X_OUT |
        SIUL2_0_PORT33_EMIOS_0_EMIOS_0_CH_7_X_OUT |
        SIUL2_0_PORT35_ADC0_ADC0_MA_0_OUT |
        SIUL2_0_PORT37_LPSPI0_LPSPI0_PCS0_OUT |
        SIUL2_0_PORT46_LCU0_LCU0_OUT7_OUT |
        SIUL2_0_PORT48_LPSPI1_LPSPI1_SOUT_OUT |
        SIUL2_0_PORT49_LPSPI1_LPSPI1_PCS3_OUT |
        SIUL2_0_PORT50_FXIO_FXIO_D1_OUT |
        SIUL2_0_PORT51_FXIO_FXIO_D2_OUT |
        SIUL2_0_PORT52_FXIO_FXIO_D3_OUT |
        SIUL2_0_PORT53_FXIO_FXIO_D4_OUT |
        SIUL2_0_PORT54_LPSPI3_LPSPI3_PCS1_OUT |
        SIUL2_0_PORT55_FXIO_FXIO_D4_OUT |
        SIUL2_0_PORT56_FXIO_FXIO_D5_OUT |
        SIUL2_0_PORT57_FXIO_FXIO_D6_OUT |
        SIUL2_0_PORT58_FXIO_FXIO_D7_OUT |
        SIUL2_0_PORT59_FXIO_FXIO_D8_OUT |
        SIUL2_0_PORT60_FXIO_FXIO_D9_OUT |
        SIUL2_0_PORT61_FXIO_FXIO_D10_OUT |
        SIUL2_0_PORT64_EMIOS_0_EMIOS_0_CH_0_X_OUT |
        SIUL2_0_PORT65_EMIOS_0_EMIOS_0_CH_1_X_OUT |
        SIUL2_0_PORT66_EMIOS_0_EMIOS_0_CH_2_X_OUT |
        SIUL2_0_PORT67_EMIOS_0_EMIOS_0_CH_3_X_OUT |
        SIUL2_0_PORT68_EMIOS_0_EMIOS_0_CH_8_X_OUT |
        SIUL2_0_PORT69_EMIOS_0_EMIOS_0_CH_16_X_OUT |
        SIUL2_0_PORT73_LPUART1_LPUART1_TX_OUT |
        SIUL2_0_PORT75_LPUART0_LPUART0_DTR_B_OUT |
        SIUL2_0_PORT78_EMIOS_0_EMIOS_0_CH_10_X_OUT |
        SIUL2_0_PORT79_EMIOS_0_EMIOS_0_CH_11_X_OUT |
        SIUL2_0_PORT80_LPSPI3_LPSPI3_SIN_OUT |
        SIUL2_0_PORT81_LPSPI3_LPSPI3_SCK_OUT |
        SIUL2_0_PORT82_EMAC_EMAC_MII_RMII_TXD_0_OUT |
        SIUL2_0_PORT85_EMAC_EMAC_PPS1_OUT |
        SIUL2_0_PORT91_CAN5_CAN5_TX_OUT |
        SIUL2_0_PORT92_CAN3_CAN3_TX_OUT |
        SIUL2_0_PORT94_CAN4_CAN4_TX_OUT |
        SIUL2_0_PORT96_GPIO |
        SIUL2_0_PORT97_GPIO |
        SIUL2_0_PORT98_GPIO |
        SIUL2_0_PORT99_GPIO |
        SIUL2_0_PORT100_GPIO |
        SIUL2_0_PORT101_GPIO |
        SIUL2_0_PORT102_GPIO |
        SIUL2_0_PORT103_GPIO |
        SIUL2_0_PORT104_GPIO |
        SIUL2_0_PORT105_GPIO |
        SIUL2_0_PORT106_GPIO |
        SIUL2_0_PORT107_GPIO |
        SIUL2_0_PORT108_GPIO |
        SIUL2_0_PORT109_GPIO |
        SIUL2_0_PORT110_GPIO |
        SIUL2_0_PORT111_GPIO */
        (uint16)( SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                )
    }
    ,
    /*  Mode PORT_ALT7_FUNC_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT2_LPSPI5_LPSPI5_SIN_OUT |
        SIUL2_0_PORT3_LPSPI5_LPSPI5_SCK_OUT |
        SIUL2_0_PORT4_JTAG_JTAG_TMS_SWD_DIO_OUT |
        SIUL2_0_PORT5_SYSTEM_RESET_B_OUT |
        SIUL2_0_PORT10_JTAG_TRACENOETM_JTAG_TDO_TRACENOETM_SWO_OUT |
        SIUL2_0_PORT14_LPSPI5_LPSPI5_PCS1_OUT |
        SIUL2_0_PORT17_LPSPI3_LPSPI3_SOUT_OUT |
        SIUL2_0_PORT32_LCU1_LCU1_OUT5_OUT |
        SIUL2_0_PORT33_CAN0_CAN0_TX_OUT |
        SIUL2_0_PORT34_LCU1_LCU1_OUT3_OUT |
        SIUL2_0_PORT35_CAN4_CAN4_TX_OUT |
        SIUL2_0_PORT36_EMAC_EMAC_MII_RMII_MDIO_OUT |
        SIUL2_0_PORT37_SYSTEM_CLKOUT_RUN_OUT |
        SIUL2_0_PORT43_LCU0_LCU0_OUT8_OUT |
        SIUL2_0_PORT45_LCU0_LCU0_OUT3_OUT |
        SIUL2_0_PORT50_LPSPI1_LPSPI1_PCS1_OUT |
        SIUL2_0_PORT51_EMAC_EMAC_MII_RMII_TX_EN_OUT |
        SIUL2_0_PORT65_QUADSPI_QUADSPI_DQSFA_OUT |
        SIUL2_0_PORT66_LPSPI3_LPSPI3_PCS2_OUT |
        SIUL2_0_PORT67_CAN0_CAN0_TX_OUT |
        SIUL2_0_PORT72_CAN1_CAN1_TX_OUT |
        SIUL2_0_PORT73_LPUART0_LPUART0_RTS_OUT |
        SIUL2_0_PORT74_CAN5_CAN5_TX_OUT |
        SIUL2_0_PORT76_EMIOS_0_EMIOS_0_CH_22_X_OUT |
        SIUL2_0_PORT77_EMIOS_0_EMIOS_0_CH_23_X_OUT |
        SIUL2_0_PORT78_LPSPI2_LPSPI2_PCS0_OUT |
        SIUL2_0_PORT79_LPSPI2_LPSPI2_SCK_OUT |
        SIUL2_0_PORT82_FXIO_FXIO_D6_OUT |
        SIUL2_0_PORT98_LCU0_LCU0_OUT1_OUT |
        SIUL2_0_PORT101_EMAC_EMAC_MII_TXD2_OUT |
        SIUL2_0_PORT102_EMAC_EMAC_MII_TXD3_OUT |
        SIUL2_0_PORT103_EMAC_EMAC_MII_RMII_TXD_0_OUT |
        SIUL2_0_PORT104_LPSPI3_LPSPI3_SOUT_OUT |
        SIUL2_0_PORT106_EMAC_EMAC_MII_TXD3_OUT |
        SIUL2_0_PORT107_EMAC_EMAC_MII_TXD2_OUT |
        SIUL2_0_PORT108_EMAC_EMAC_MII_RMII_TX_CLK_OUT |
        SIUL2_0_PORT109_LPSPI5_LPSPI5_SIN_OUT |
        SIUL2_0_PORT110_LPSPI5_LPSPI5_SCK_OUT |
        SIUL2_0_PORT111_FXIO_FXIO_D6_OUT |
        SIUL2_0_PORT112_GPIO |
        SIUL2_0_PORT113_GPIO |
        SIUL2_0_PORT114_GPIO |
        SIUL2_0_PORT115_GPIO |
        SIUL2_0_PORT116_GPIO |
        SIUL2_0_PORT117_GPIO |
        SIUL2_0_PORT118_GPIO |
        SIUL2_0_PORT119_GPIO |
        SIUL2_0_PORT120_GPIO |
        SIUL2_0_PORT121_GPIO |
        SIUL2_0_PORT122_GPIO |
        SIUL2_0_PORT123_GPIO |
        SIUL2_0_PORT124_GPIO |
        SIUL2_0_PORT125_GPIO |
        SIUL2_0_PORT126_GPIO |
        SIUL2_0_PORT127_GPIO */
        (uint16)( SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                )
    }
    ,
    /*  Mode PORT_ALT8_FUNC_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT2_ETPU_A_ETPU_A_CH_2_OUT |
        SIUL2_0_PORT6_ETPU_A_ETPU_A_CH_18_OUT |
        SIUL2_0_PORT8_CMP0_CMP0_OUT_OUT |
        SIUL2_0_PORT9_CMP1_CMP1_OUT_OUT |
        SIUL2_0_PORT14_ETPU_A_ETPU_A_CH_6_OUT |
        SIUL2_0_PORT17_FXIO_FXIO_D19_OUT |
        SIUL2_0_PORT26_EMAC_EMAC_PPS0_OUT |
        SIUL2_0_PORT31_TRGMUX_TRGMUX_OUT8_OUT |
        SIUL2_0_PORT35_LCU1_LCU1_OUT2_OUT |
        SIUL2_0_PORT42_LCU0_LCU0_OUT9_OUT |
        SIUL2_0_PORT44_LCU0_LCU0_OUT2_OUT |
        SIUL2_0_PORT54_LPUART1_LPUART1_TX_OUT |
        SIUL2_0_PORT57_LPSPI2_LPSPI2_PCS0_OUT |
        SIUL2_0_PORT59_LPSPI2_LPSPI2_SOUT_OUT |
        SIUL2_0_PORT60_LPSPI2_LPSPI2_SIN_OUT |
        SIUL2_0_PORT61_LPSPI2_LPSPI2_SCK_OUT |
        SIUL2_0_PORT64_QUADSPI_QUADSPI_IOFA4_OUT |
        SIUL2_0_PORT65_FXIO_FXIO_D5_OUT |
        SIUL2_0_PORT66_LPSPI0_LPSPI0_PCS2_OUT |
        SIUL2_0_PORT67_LPUART0_LPUART0_TX_OUT |
        SIUL2_0_PORT68_FXIO_FXIO_D5_OUT |
        SIUL2_0_PORT69_FXIO_FXIO_D4_OUT |
        SIUL2_0_PORT74_LPSPI2_LPSPI2_PCS1_OUT |
        SIUL2_0_PORT75_FXIO_FXIO_D15_OUT |
        SIUL2_0_PORT76_LPSPI2_LPSPI2_PCS1_OUT |
        SIUL2_0_PORT77_ADC1_ADC1_MA_1_OUT |
        SIUL2_0_PORT78_ADC0_ADC0_MA_1_OUT |
        SIUL2_0_PORT79_ADC0_ADC0_MA_2_OUT |
        SIUL2_0_PORT81_CAN2_CAN2_TX_OUT |
        SIUL2_0_PORT82_FXIO_FXIO_D12_OUT |
        SIUL2_0_PORT83_FXIO_FXIO_D13_OUT |
        SIUL2_0_PORT84_FXIO_FXIO_D14_OUT |
        SIUL2_0_PORT85_FXIO_FXIO_D15_OUT |
        SIUL2_0_PORT87_FXIO_FXIO_D16_OUT |
        SIUL2_0_PORT88_FXIO_FXIO_D17_OUT |
        SIUL2_0_PORT89_FXIO_FXIO_D18_OUT |
        SIUL2_0_PORT90_FXIO_FXIO_D19_OUT |
        SIUL2_0_PORT91_FXIO_FXIO_D20_OUT |
        SIUL2_0_PORT92_FXIO_FXIO_D21_OUT |
        SIUL2_0_PORT93_FXIO_FXIO_D22_OUT |
        SIUL2_0_PORT94_FXIO_FXIO_D0_OUT |
        SIUL2_0_PORT95_FXIO_FXIO_D1_OUT |
        SIUL2_0_PORT96_EMIOS_0_EMIOS_0_CH_2_X_OUT |
        SIUL2_0_PORT97_EMIOS_0_EMIOS_0_CH_3_X_OUT |
        SIUL2_0_PORT101_EMIOS_0_EMIOS_0_CH_19_X_OUT |
        SIUL2_0_PORT102_FXIO_FXIO_D3_OUT |
        SIUL2_0_PORT103_LPUART2_LPUART2_TX_OUT |
        SIUL2_0_PORT104_LPI2C1_LPI2C1_SDA_OUT |
        SIUL2_0_PORT105_LPI2C1_LPI2C1_SCL_OUT |
        SIUL2_0_PORT106_EMIOS_0_EMIOS_0_CH_16_X_OUT |
        SIUL2_0_PORT107_EMIOS_0_EMIOS_0_CH_17_X_OUT |
        SIUL2_0_PORT108_EMIOS_0_EMIOS_0_CH_18_X_OUT |
        SIUL2_0_PORT109_EMIOS_0_EMIOS_0_CH_20_X_OUT |
        SIUL2_0_PORT110_EMIOS_0_EMIOS_0_CH_21_X_OUT |
        SIUL2_0_PORT111_EMIOS_0_EMIOS_0_CH_0_X_OUT |
        SIUL2_0_PORT113_LPSPI5_LPSPI5_PCS0_OUT |
        SIUL2_0_PORT114_CAN2_CAN2_TX_OUT |
        SIUL2_0_PORT128_GPIO |
        SIUL2_0_PORT129_GPIO |
        SIUL2_0_PORT130_GPIO |
        SIUL2_0_PORT132_GPIO |
        SIUL2_0_PORT133_GPIO |
        SIUL2_0_PORT134_GPIO |
        SIUL2_0_PORT135_GPIO |
        SIUL2_0_PORT136_GPIO |
        SIUL2_0_PORT137_GPIO |
        SIUL2_0_PORT138_GPIO |
        SIUL2_0_PORT139_GPIO |
        SIUL2_0_PORT142_GPIO |
        SIUL2_0_PORT143_GPIO */
        (uint16)( SHL_PAD_U32(2U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                )
    }
    ,
    /*  Mode PORT_ALT9_FUNC_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT2_LCU0_LCU0_OUT0_OUT |
        SIUL2_0_PORT6_LCU1_LCU1_OUT0_OUT |
        SIUL2_0_PORT8_ETPU_A_ETPU_A_CH_5_OUT |
        SIUL2_0_PORT9_LPSPI1_LPSPI1_PCS2_OUT |
        SIUL2_0_PORT14_ETPU_B_ETPU_B_CH_9_OUT |
        SIUL2_0_PORT17_LPUART0_LPUART0_TX_OUT |
        SIUL2_0_PORT18_LCU0_LCU0_OUT0_OUT |
        SIUL2_0_PORT20_LCU0_LCU0_OUT2_OUT |
        SIUL2_0_PORT21_EMIOS_0_EMIOS_0_CH_4_X_OUT |
        SIUL2_0_PORT22_TRGMUX_TRGMUX_OUT3_OUT |
        SIUL2_0_PORT24_ETPU_B_ETPU_B_CH_8_OUT |
        SIUL2_0_PORT25_EMIOS_0_EMIOS_0_CH_8_X_OUT |
        SIUL2_0_PORT26_EMIOS_0_EMIOS_0_CH_9_X_OUT |
        SIUL2_0_PORT29_ZIPWIRE0_LFAST_0_EXT_REF_OUT |
        SIUL2_0_PORT30_EMIOS_0_EMIOS_0_CH_13_X_OUT |
        SIUL2_0_PORT31_EMIOS_0_EMIOS_0_CH_14_X_OUT |
        SIUL2_0_PORT32_HSE_HSE_TAMPER_LOOP_OUT0_OUT |
        SIUL2_0_PORT33_LCU1_LCU1_OUT4_OUT |
        SIUL2_0_PORT34_FXIO_FXIO_D18_OUT |
        SIUL2_0_PORT35_FXIO_FXIO_D17_OUT |
        SIUL2_0_PORT37_EMAC_EMAC_MII_RMII_MDC_OUT |
        SIUL2_0_PORT42_FXIO_FXIO_D27_OUT |
        SIUL2_0_PORT43_FXIO_FXIO_D26_OUT |
        SIUL2_0_PORT44_FXIO_FXIO_D25_OUT |
        SIUL2_0_PORT45_FXIO_FXIO_D24_OUT |
        SIUL2_0_PORT46_FXIO_FXIO_D23_OUT |
        SIUL2_0_PORT47_FXIO_FXIO_D22_OUT |
        SIUL2_0_PORT49_LPSPI3_LPSPI3_PCS0_OUT |
        SIUL2_0_PORT54_FXIO_FXIO_D15_OUT |
        SIUL2_0_PORT60_LCU1_LCU1_OUT11_OUT |
        SIUL2_0_PORT61_LCU1_LCU1_OUT10_OUT |
        SIUL2_0_PORT66_EMAC_EMAC_MII_RMII_TXD_0_OUT |
        SIUL2_0_PORT72_LCU1_LCU1_OUT7_OUT |
        SIUL2_0_PORT73_LCU1_LCU1_OUT6_OUT |
        SIUL2_0_PORT74_LPSPI4_LPSPI4_PCS0_OUT |
        SIUL2_0_PORT75_LPSPI4_LPSPI4_SOUT_OUT |
        SIUL2_0_PORT76_FXIO_FXIO_D19_OUT |
        SIUL2_0_PORT77_FXIO_FXIO_D16_OUT |
        SIUL2_0_PORT79_LPUART2_LPUART2_TX_OUT |
        SIUL2_0_PORT80_LPI2C1_LPI2C1_SDAS_OUT |
        SIUL2_0_PORT81_LPI2C1_LPI2C1_SCLS_OUT |
        SIUL2_0_PORT92_FXIO_FXIO_D2_OUT |
        SIUL2_0_PORT96_LPSPI3_LPSPI3_SOUT_OUT |
        SIUL2_0_PORT97_LPSPI3_LPSPI3_SCK_OUT |
        SIUL2_0_PORT98_LPSPI1_LPSPI1_SOUT_OUT |
        SIUL2_0_PORT99_LPSPI1_LPSPI1_PCS0_OUT |
        SIUL2_0_PORT100_LPSPI1_LPSPI1_PCS1_OUT |
        SIUL2_0_PORT101_EMIOS_0_EMIOS_0_CH_2_X_OUT |
        SIUL2_0_PORT103_LPSPI3_LPSPI3_PCS3_OUT |
        SIUL2_0_PORT105_FXIO_FXIO_D0_OUT |
        SIUL2_0_PORT107_EMAC_EMAC_MII_RMII_TX_EN_OUT |
        SIUL2_0_PORT108_LPUART2_LPUART2_RTS_OUT |
        SIUL2_0_PORT109_FXIO_FXIO_D7_OUT |
        SIUL2_0_PORT110_LPUART1_LPUART1_TX_OUT |
        SIUL2_0_PORT112_EMIOS_0_EMIOS_0_CH_1_X_OUT |
        SIUL2_0_PORT113_EMIOS_0_EMIOS_0_CH_18_X_OUT |
        SIUL2_0_PORT132_LPSPI0_LPSPI0_PCS0_OUT |
        SIUL2_0_PORT136_LPSPI3_LPSPI3_PCS1_OUT |
        SIUL2_0_PORT137_LPSPI5_LPSPI5_SOUT_OUT |
        SIUL2_0_PORT142_EMIOS_0_EMIOS_0_CH_19_X_OUT |
        SIUL2_0_PORT143_FCCU_FCCU_ERR0_OUT |
        SIUL2_0_PORT144_GPIO |
        SIUL2_0_PORT145_GPIO |
        SIUL2_0_PORT146_GPIO |
        SIUL2_0_PORT147_GPIO |
        SIUL2_0_PORT148_GPIO |
        SIUL2_0_PORT149_GPIO |
        SIUL2_0_PORT151_GPIO |
        SIUL2_0_PORT154_GPIO |
        SIUL2_0_PORT155_GPIO |
        SIUL2_0_PORT156_GPIO |
        SIUL2_0_PORT157_GPIO |
        SIUL2_0_PORT158_GPIO |
        SIUL2_0_PORT159_GPIO */
        (uint16)( SHL_PAD_U32(2U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                )
    }
    ,
    /*  Mode PORT_ALT10_FUNC_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT2_FLEXPWM_0_PWM_0_B_0_OUT |
        SIUL2_0_PORT6_FLEXPWM_1_PWM_1_B_0_OUT |
        SIUL2_0_PORT7_ETPU_A_ETPU_A_CH_20_OUT |
        SIUL2_0_PORT8_ETPU_B_ETPU_B_CH_0_OUT |
        SIUL2_0_PORT9_ETPU_A_ETPU_A_CH_12_OUT |
        SIUL2_0_PORT17_ETPU_A_ETPU_A_CH_8_OUT |
        SIUL2_0_PORT18_ETPU_B_ETPU_B_CH_1_OUT |
        SIUL2_0_PORT19_LCU0_LCU0_OUT1_OUT |
        SIUL2_0_PORT20_ETPU_B_ETPU_B_CH_4_OUT |
        SIUL2_0_PORT21_ETPU_B_ETPU_B_CH_11_OUT |
        SIUL2_0_PORT22_SYSTEM_CLKOUT_STANDBY_OUT |
        SIUL2_0_PORT23_LPI2C0_LPI2C0_SCLS_OUT |
        SIUL2_0_PORT24_LCU0_LCU0_OUT8_OUT |
        SIUL2_0_PORT25_ETPU_B_ETPU_B_CH_9_OUT |
        SIUL2_0_PORT29_EMAC_EMAC_MII_RMII_MDIO_OUT |
        SIUL2_0_PORT31_ETPU_B_ETPU_B_CH_28_OUT |
        SIUL2_0_PORT32_ETPU_B_ETPU_B_CH_7_OUT |
        SIUL2_0_PORT35_EMAC_EMAC_MII_TXD3_OUT |
        SIUL2_0_PORT42_LPUART1_LPUART1_TX_OUT |
        SIUL2_0_PORT43_ETPU_A_ETPU_A_CH_0_OUT |
        SIUL2_0_PORT45_LPUART0_LPUART0_TX_OUT |
        SIUL2_0_PORT46_ETPU_A_ETPU_A_CH_9_OUT |
        SIUL2_0_PORT48_FXIO_FXIO_D21_OUT |
        SIUL2_0_PORT49_FXIO_FXIO_D20_OUT |
        SIUL2_0_PORT50_TRGMUX_TRGMUX_OUT9_OUT |
        SIUL2_0_PORT51_TRGMUX_TRGMUX_OUT10_OUT |
        SIUL2_0_PORT52_TRGMUX_TRGMUX_OUT11_OUT |
        SIUL2_0_PORT53_TRGMUX_TRGMUX_OUT12_OUT |
        SIUL2_0_PORT54_TRGMUX_TRGMUX_OUT13_OUT |
        SIUL2_0_PORT55_TRGMUX_TRGMUX_OUT14_OUT |
        SIUL2_0_PORT60_EMAC_EMAC_PPS3_OUT |
        SIUL2_0_PORT64_EMIOS_0_EMIOS_0_CH_14_X_OUT |
        SIUL2_0_PORT65_EMIOS_0_EMIOS_0_CH_15_X_OUT |
        SIUL2_0_PORT66_TRACE_TRACE_ETM_CLKOUT_OUT |
        SIUL2_0_PORT67_QUADSPI_QUADSPI_PCSFA_OUT |
        SIUL2_0_PORT72_LPSPI0_LPSPI0_SCK_OUT |
        SIUL2_0_PORT73_LPSPI0_LPSPI0_SIN_OUT |
        SIUL2_0_PORT74_LCU1_LCU1_OUT11_OUT |
        SIUL2_0_PORT75_FXIO_FXIO_D19_OUT |
        SIUL2_0_PORT76_LCU1_LCU1_OUT9_OUT |
        SIUL2_0_PORT77_LCU1_LCU1_OUT8_OUT |
        SIUL2_0_PORT78_LCU1_LCU1_OUT1_OUT |
        SIUL2_0_PORT79_LCU1_LCU1_OUT0_OUT |
        SIUL2_0_PORT81_EMAC_EMAC_MII_RMII_RX_DV_RGMII_RXCTL_OUT |
        SIUL2_0_PORT82_EMAC_EMAC_MII_RMII_TXD_1_OUT |
        SIUL2_0_PORT83_LPSPI2_LPSPI2_PCS1_OUT |
        SIUL2_0_PORT84_ADC1_ADC1_MA_2_OUT |
        SIUL2_0_PORT85_ADC1_ADC1_MA_1_OUT |
        SIUL2_0_PORT89_LPSPI4_LPSPI4_PCS1_OUT |
        SIUL2_0_PORT91_ADC1_ADC1_MA_0_OUT |
        SIUL2_0_PORT92_LPI2C1_LPI2C1_SCL_OUT |
        SIUL2_0_PORT93_LPI2C1_LPI2C1_SDA_OUT |
        SIUL2_0_PORT96_EMIOS_0_EMIOS_0_CH_16_X_OUT |
        SIUL2_0_PORT97_EMIOS_0_EMIOS_0_CH_17_X_OUT |
        SIUL2_0_PORT98_FXIO_FXIO_D4_OUT |
        SIUL2_0_PORT99_FXIO_FXIO_D5_OUT |
        SIUL2_0_PORT102_EMAC_EMAC_MII_RMII_TX_CLK_OUT |
        SIUL2_0_PORT103_LPSPI0_LPSPI0_PCS3_OUT |
        SIUL2_0_PORT106_TRACE_TRACE_ETM_D3_OUT |
        SIUL2_0_PORT107_TRACE_TRACE_ETM_D2_OUT |
        SIUL2_0_PORT108_TRACE_TRACE_ETM_D1_OUT |
        SIUL2_0_PORT109_LPI2C0_LPI2C0_SDA_OUT |
        SIUL2_0_PORT110_LPI2C0_LPI2C0_SCL_OUT |
        SIUL2_0_PORT111_LPSPI0_LPSPI0_SCK_OUT |
        SIUL2_0_PORT112_EMAC_EMAC_MII_RMII_MDIO_OUT |
        SIUL2_0_PORT113_EMAC_EMAC_MII_RMII_MDC_OUT |
        SIUL2_0_PORT114_FXIO_FXIO_D2_OUT |
        SIUL2_0_PORT115_FXIO_FXIO_D3_OUT |
        SIUL2_0_PORT116_FXIO_FXIO_D25_OUT |
        SIUL2_0_PORT117_FXIO_FXIO_D26_OUT |
        SIUL2_0_PORT118_FXIO_FXIO_D27_OUT |
        SIUL2_0_PORT119_FXIO_FXIO_D28_OUT |
        SIUL2_0_PORT120_FXIO_FXIO_D29_OUT |
        SIUL2_0_PORT127_FXIO_FXIO_D6_OUT |
        SIUL2_0_PORT128_LPSPI0_LPSPI0_SIN_OUT |
        SIUL2_0_PORT129_LPSPI0_LPSPI0_SCK_OUT |
        SIUL2_0_PORT132_LPSPI1_LPSPI1_PCS1_OUT |
        SIUL2_0_PORT135_EMIOS_0_EMIOS_0_CH_7_X_OUT |
        SIUL2_0_PORT136_EMIOS_0_EMIOS_0_CH_6_X_OUT |
        SIUL2_0_PORT137_EMIOS_0_EMIOS_0_CH_7_X_OUT |
        SIUL2_0_PORT138_LPSPI3_LPSPI3_SIN_OUT |
        SIUL2_0_PORT139_LPSPI2_LPSPI2_PCS0_OUT |
        SIUL2_0_PORT144_FCCU_FCCU_ERR1_OUT |
        SIUL2_0_PORT156_CAN3_CAN3_TX_OUT |
        SIUL2_0_PORT158_CAN4_CAN4_TX_OUT |
        SIUL2_0_PORT160_GPIO |
        SIUL2_0_PORT161_GPIO |
        SIUL2_0_PORT162_GPIO |
        SIUL2_0_PORT163_GPIO |
        SIUL2_0_PORT164_GPIO |
        SIUL2_0_PORT165_GPIO |
        SIUL2_0_PORT166_GPIO |
        SIUL2_0_PORT167_GPIO |
        SIUL2_0_PORT168_GPIO |
        SIUL2_0_PORT169_GPIO |
        SIUL2_0_PORT170_GPIO |
        SIUL2_0_PORT171_GPIO |
        SIUL2_0_PORT172_GPIO |
        SIUL2_0_PORT173_GPIO |
        SIUL2_0_PORT174_GPIO |
        SIUL2_0_PORT175_GPIO */
        (uint16)( SHL_PAD_U32(2U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                )
    }
    ,
    /*  Mode PORT_ALT11_FUNC_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT2_EMIOS_0_EMIOS_0_CH_19_X_OUT |
        SIUL2_0_PORT3_ETPU_A_ETPU_A_CH_3_OUT |
        SIUL2_0_PORT6_EMIOS_0_EMIOS_0_CH_13_X_OUT |
        SIUL2_0_PORT7_LCU1_LCU1_OUT2_OUT |
        SIUL2_0_PORT8_LCU0_LCU0_OUT8_OUT |
        SIUL2_0_PORT9_ETPU_B_ETPU_B_CH_1_OUT |
        SIUL2_0_PORT17_EMIOS_0_EMIOS_0_CH_10_X_OUT |
        SIUL2_0_PORT18_ETPU_A_ETPU_A_CH_3_OUT |
        SIUL2_0_PORT20_ETPU_A_ETPU_A_CH_5_OUT |
        SIUL2_0_PORT21_ETPU_A_ETPU_A_CH_1_OUT |
        SIUL2_0_PORT23_ETPU_A_ETPU_A_CH_24_OUT |
        SIUL2_0_PORT25_LCU0_LCU0_OUT9_OUT |
        SIUL2_0_PORT32_LCU1_LCU1_OUT8_OUT |
        SIUL2_0_PORT42_TRACE_EVTO_1_OUT |
        SIUL2_0_PORT43_EMIOS_0_EMIOS_0_CH_9_X_OUT |
        SIUL2_0_PORT44_ETPU_B_ETPU_B_CH_2_OUT |
        SIUL2_0_PORT45_ETPU_B_ETPU_B_CH_4_OUT |
        SIUL2_0_PORT47_LPUART3_LPUART3_TX_OUT |
        SIUL2_0_PORT48_LPUART0_LPUART0_TX_OUT |
        SIUL2_0_PORT50_LPSPI5_LPSPI5_PCS2_OUT |
        SIUL2_0_PORT51_EMIOS_0_EMIOS_0_CH_15_X_OUT |
        SIUL2_0_PORT52_LPSPI5_LPSPI5_PCS3_OUT |
        SIUL2_0_PORT53_EMIOS_0_EMIOS_0_CH_17_X_OUT |
        SIUL2_0_PORT55_EMIOS_0_EMIOS_0_CH_19_X_OUT |
        SIUL2_0_PORT57_ETPU_A_ETPU_A_CH_31_OUT |
        SIUL2_0_PORT58_LPSPI2_LPSPI2_PCS3_OUT |
        SIUL2_0_PORT59_LPUART1_LPUART1_TX_OUT |
        SIUL2_0_PORT60_EMAC_EMAC_MII_TXD3_OUT |
        SIUL2_0_PORT61_EMAC_EMAC_MII_RMII_TXD_1_OUT |
        SIUL2_0_PORT64_EMAC_EMAC_MII_RMII_TX_CLK_OUT |
        SIUL2_0_PORT66_QUADSPI_QUADSPI_IOFA3_OUT |
        SIUL2_0_PORT72_FXIO_FXIO_D12_OUT |
        SIUL2_0_PORT73_FXIO_FXIO_D13_OUT |
        SIUL2_0_PORT75_LCU1_LCU1_OUT10_OUT |
        SIUL2_0_PORT78_FXIO_FXIO_D16_OUT |
        SIUL2_0_PORT79_LPI2C1_LPI2C1_SCL_OUT |
        SIUL2_0_PORT80_FXIO_FXIO_D15_OUT |
        SIUL2_0_PORT81_FXIO_FXIO_D14_OUT |
        SIUL2_0_PORT82_LCU1_LCU1_OUT7_OUT |
        SIUL2_0_PORT83_LCU1_LCU1_OUT6_OUT |
        SIUL2_0_PORT84_LCU1_LCU1_OUT5_OUT |
        SIUL2_0_PORT85_LCU1_LCU1_OUT4_OUT |
        SIUL2_0_PORT87_LCU1_LCU1_OUT0_OUT |
        SIUL2_0_PORT88_LCU1_LCU1_OUT1_OUT |
        SIUL2_0_PORT89_LCU1_LCU1_OUT2_OUT |
        SIUL2_0_PORT90_LCU1_LCU1_OUT9_OUT |
        SIUL2_0_PORT91_LCU1_LCU1_OUT3_OUT |
        SIUL2_0_PORT92_LCU1_LCU1_OUT8_OUT |
        SIUL2_0_PORT95_LPUART1_LPUART1_DTR_B_OUT |
        SIUL2_0_PORT98_FXIO_FXIO_D6_OUT |
        SIUL2_0_PORT99_FXIO_FXIO_D7_OUT |
        SIUL2_0_PORT100_LCU0_LCU0_OUT6_OUT |
        SIUL2_0_PORT101_EMAC_EMAC_MII_TXD3_OUT |
        SIUL2_0_PORT102_EMAC_EMAC_MII_TXD2_OUT |
        SIUL2_0_PORT103_EMAC_EMAC_MII_RMII_TXD_1_OUT |
        SIUL2_0_PORT104_FXIO_FXIO_D1_OUT |
        SIUL2_0_PORT106_LPSPI0_LPSPI0_SIN_OUT |
        SIUL2_0_PORT107_EMAC_EMAC_MII_RMII_TX_CLK_OUT |
        SIUL2_0_PORT108_EMAC_EMAC_MII_RMII_TX_EN_OUT |
        SIUL2_0_PORT109_EMAC_EMAC_PPS1_OUT |
        SIUL2_0_PORT110_EMAC_EMAC_PPS0_OUT |
        SIUL2_0_PORT111_EMAC_EMAC_PPS2_OUT |
        SIUL2_0_PORT112_LPSPI0_LPSPI0_SIN_OUT |
        SIUL2_0_PORT128_FXIO_FXIO_D3_OUT |
        SIUL2_0_PORT129_FXIO_FXIO_D2_OUT |
        SIUL2_0_PORT136_LPSPI5_LPSPI5_PCS1_OUT |
        SIUL2_0_PORT138_LPSPI2_LPSPI2_PCS1_OUT |
        SIUL2_0_PORT139_EMIOS_0_EMIOS_0_CH_1_X_OUT |
        SIUL2_0_PORT143_LPSPI2_LPSPI2_SCK_OUT |
        SIUL2_0_PORT144_LPUART3_LPUART3_TX_OUT |
        SIUL2_0_PORT147_EMIOS_0_EMIOS_0_CH_22_X_OUT |
        SIUL2_0_PORT158_CMP1_CMP1_OUT_OUT |
        SIUL2_0_PORT159_CMP1_CMP1_RRT_OUT |
        SIUL2_0_PORT164_CAN5_CAN5_TX_OUT |
        SIUL2_0_PORT174_CAN1_CAN1_TX_OUT |
        SIUL2_0_PORT176_GPIO |
        SIUL2_0_PORT177_GPIO |
        SIUL2_0_PORT178_GPIO |
        SIUL2_0_PORT179_GPIO |
        SIUL2_0_PORT180_GPIO |
        SIUL2_0_PORT181_GPIO |
        SIUL2_0_PORT183_GPIO |
        SIUL2_0_PORT184_GPIO |
        SIUL2_0_PORT185_GPIO |
        SIUL2_0_PORT186_GPIO |
        SIUL2_0_PORT187_GPIO |
        SIUL2_0_PORT188_GPIO |
        SIUL2_0_PORT189_GPIO |
        SIUL2_0_PORT190_GPIO |
        SIUL2_0_PORT191_GPIO */
        (uint16)( SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                )
    }
    ,
    /*  Mode PORT_ALT12_FUNC_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT2_LPSPI1_LPSPI1_SIN_OUT |
        SIUL2_0_PORT7_FLEXPWM_1_PWM_1_B_1_OUT |
        SIUL2_0_PORT8_PG_EXTWAKE_OUT |
        SIUL2_0_PORT9_LCU0_LCU0_OUT9_OUT |
        SIUL2_0_PORT19_ETPU_A_ETPU_A_CH_4_OUT |
        SIUL2_0_PORT21_LCU1_LCU1_OUT9_OUT |
        SIUL2_0_PORT23_ETPU_B_ETPU_B_CH_13_OUT |
        SIUL2_0_PORT25_PG_EXTWAKE_OUT |
        SIUL2_0_PORT32_FLEXPWM_1_PWM_1_X_0_OUT |
        SIUL2_0_PORT33_ETPU_B_ETPU_B_CH_9_OUT |
        SIUL2_0_PORT35_LPUART1_LPUART1_TX_OUT |
        SIUL2_0_PORT45_LCU0_LCU0_OUT9_OUT |
        SIUL2_0_PORT47_ETPU_B_ETPU_B_CH_13_OUT |
        SIUL2_0_PORT49_ETPU_B_ETPU_B_CH_16_OUT |
        SIUL2_0_PORT50_EMIOS_0_EMIOS_0_CH_15_X_OUT |
        SIUL2_0_PORT52_ETPU_A_ETPU_A_CH_24_OUT |
        SIUL2_0_PORT53_ETPU_A_ETPU_A_CH_25_OUT |
        SIUL2_0_PORT55_ETPU_A_ETPU_A_CH_30_OUT |
        SIUL2_0_PORT56_LPSPI2_LPSPI2_PCS2_OUT |
        SIUL2_0_PORT57_ETPU_B_ETPU_B_CH_21_OUT |
        SIUL2_0_PORT59_EMIOS_0_EMIOS_0_CH_23_X_OUT |
        SIUL2_0_PORT61_EMAC_EMAC_MII_TXD2_OUT |
        SIUL2_0_PORT64_ETPU_B_ETPU_B_CH_26_OUT |
        SIUL2_0_PORT65_TRACE_TRACE_ETM_CLKOUT_OUT |
        SIUL2_0_PORT72_ETPU_A_ETPU_A_CH_22_OUT |
        SIUL2_0_PORT75_ETPU_B_ETPU_B_CH_19_OUT |
        SIUL2_0_PORT77_LPUART2_LPUART2_TX_OUT |
        SIUL2_0_PORT79_FXIO_FXIO_D18_OUT |
        SIUL2_0_PORT80_LPI2C1_LPI2C1_SDA_OUT |
        SIUL2_0_PORT81_FXIO_FXIO_D2_OUT |
        SIUL2_0_PORT84_EMAC_EMAC_PPS0_OUT |
        SIUL2_0_PORT88_TRGMUX_TRGMUX_OUT15_OUT |
        SIUL2_0_PORT90_LPSPI4_LPSPI4_SIN_OUT |
        SIUL2_0_PORT91_LPSPI4_LPSPI4_SCK_OUT |
        SIUL2_0_PORT93_FXIO_FXIO_D3_OUT |
        SIUL2_0_PORT94_FXIO_FXIO_D23_OUT |
        SIUL2_0_PORT95_FXIO_FXIO_D24_OUT |
        SIUL2_0_PORT96_FXIO_FXIO_D0_OUT |
        SIUL2_0_PORT97_FXIO_FXIO_D1_OUT |
        SIUL2_0_PORT98_LPUART3_LPUART3_TX_OUT |
        SIUL2_0_PORT99_LCU0_LCU0_OUT0_OUT |
        SIUL2_0_PORT101_FXIO_FXIO_D15_OUT |
        SIUL2_0_PORT102_FXIO_FXIO_D13_OUT |
        SIUL2_0_PORT103_TRACE_TRACE_ETM_D0_OUT |
        SIUL2_0_PORT104_EMIOS_0_EMIOS_0_CH_12_X_OUT |
        SIUL2_0_PORT105_EMIOS_0_EMIOS_0_CH_13_X_OUT |
        SIUL2_0_PORT106_SYSTEM_CLKOUT_RUN_OUT |
        SIUL2_0_PORT107_LPSPI0_LPSPI0_SCK_OUT |
        SIUL2_0_PORT108_LPSPI0_LPSPI0_SOUT_OUT |
        SIUL2_0_PORT110_CMP0_CMP0_RRT_OUT |
        SIUL2_0_PORT113_LPSPI3_LPSPI3_PCS0_OUT |
        SIUL2_0_PORT116_LPSPI1_LPSPI1_PCS2_OUT |
        SIUL2_0_PORT117_LCU0_LCU0_OUT4_OUT |
        SIUL2_0_PORT119_HSE_HSE_TAMPER_LOOP_OUT0_OUT |
        SIUL2_0_PORT126_LCU0_LCU0_OUT8_OUT |
        SIUL2_0_PORT127_LCU0_LCU0_OUT9_OUT |
        SIUL2_0_PORT132_EMIOS_0_EMIOS_0_CH_18_X_OUT |
        SIUL2_0_PORT133_EMIOS_0_EMIOS_0_CH_19_X_OUT |
        SIUL2_0_PORT136_FXIO_FXIO_D12_OUT |
        SIUL2_0_PORT137_CAN3_CAN3_TX_OUT |
        SIUL2_0_PORT138_EMIOS_0_EMIOS_0_CH_20_X_OUT |
        SIUL2_0_PORT139_EMIOS_0_EMIOS_0_CH_21_X_OUT |
        SIUL2_0_PORT143_EMIOS_0_EMIOS_0_CH_22_X_OUT |
        SIUL2_0_PORT144_LPSPI2_LPSPI2_SIN_OUT |
        SIUL2_0_PORT185_CAN2_CAN2_TX_OUT |
        SIUL2_0_PORT189_CAN3_CAN3_TX_OUT |
        SIUL2_0_PORT191_ADC1_ADC1_MA_2_OUT |
        SIUL2_0_PORT192_GPIO |
        SIUL2_0_PORT193_GPIO |
        SIUL2_0_PORT194_GPIO |
        SIUL2_0_PORT195_GPIO |
        SIUL2_0_PORT196_GPIO |
        SIUL2_0_PORT197_GPIO |
        SIUL2_0_PORT198_GPIO |
        SIUL2_0_PORT199_GPIO |
        SIUL2_0_PORT200_GPIO |
        SIUL2_0_PORT201_GPIO |
        SIUL2_0_PORT202_GPIO |
        SIUL2_0_PORT203_GPIO |
        SIUL2_0_PORT204_GPIO |
        SIUL2_0_PORT205_GPIO |
        SIUL2_0_PORT206_GPIO |
        SIUL2_0_PORT207_GPIO */
        (uint16)( SHL_PAD_U32(2U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U)
                )
    }
    ,
    /*  Mode PORT_ALT13_FUNC_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT3_LCU0_LCU0_OUT3_OUT |
        SIUL2_0_PORT7_EMIOS_0_EMIOS_0_CH_11_X_OUT |
        SIUL2_0_PORT19_TRACE_EVTO_0_OUT |
        SIUL2_0_PORT23_LCU0_LCU0_OUT0_OUT |
        SIUL2_0_PORT32_MSC0_DSPI_MSC0_PCS_0_OUT |
        SIUL2_0_PORT33_LCU1_LCU1_OUT9_OUT |
        SIUL2_0_PORT44_LCU0_LCU0_OUT8_OUT |
        SIUL2_0_PORT46_LCU0_LCU0_OUT11_OUT |
        SIUL2_0_PORT47_LCU0_LCU0_OUT2_OUT |
        SIUL2_0_PORT48_ETPU_B_ETPU_B_CH_14_OUT |
        SIUL2_0_PORT49_ETPU_A_ETPU_A_CH_5_OUT |
        SIUL2_0_PORT50_ETPU_B_ETPU_B_CH_29_OUT |
        SIUL2_0_PORT52_ETPU_B_ETPU_B_CH_13_OUT |
        SIUL2_0_PORT53_ETPU_B_ETPU_B_CH_14_OUT |
        SIUL2_0_PORT55_ETPU_B_ETPU_B_CH_20_OUT |
        SIUL2_0_PORT61_LPUART2_LPUART2_TX_OUT |
        SIUL2_0_PORT64_ETPU_A_ETPU_A_CH_18_OUT |
        SIUL2_0_PORT72_LCU1_LCU1_OUT4_OUT |
        SIUL2_0_PORT73_ETPU_A_ETPU_A_CH_13_OUT |
        SIUL2_0_PORT74_LPUART3_LPUART3_TX_OUT |
        SIUL2_0_PORT75_ETPU_B_ETPU_B_CH_6_OUT |
        SIUL2_0_PORT77_LPSPI2_LPSPI2_PCS2_OUT |
        SIUL2_0_PORT80_EMIOS_0_EMIOS_0_CH_9_X_OUT |
        SIUL2_0_PORT81_QUADSPI_QUADSPI_IOFA7_OUT |
        SIUL2_0_PORT82_EMAC_EMAC_MII_TXD2_OUT |
        SIUL2_0_PORT84_CMP0_CMP0_RRT_OUT |
        SIUL2_0_PORT85_CAN0_CAN0_TX_OUT |
        SIUL2_0_PORT87_ADC1_ADC1_MA_2_OUT |
        SIUL2_0_PORT88_CAN1_CAN1_TX_OUT |
        SIUL2_0_PORT89_ETPU_B_ETPU_B_CH_20_OUT |
        SIUL2_0_PORT90_ETPU_B_ETPU_B_CH_18_OUT |
        SIUL2_0_PORT91_ETPU_A_ETPU_A_CH_14_OUT |
        SIUL2_0_PORT92_ETPU_B_ETPU_B_CH_5_OUT |
        SIUL2_0_PORT93_ETPU_A_ETPU_A_CH_21_OUT |
        SIUL2_0_PORT95_ETPU_A_ETPU_A_CH_17_OUT |
        SIUL2_0_PORT96_TRGMUX_TRGMUX_OUT1_OUT |
        SIUL2_0_PORT97_TRGMUX_TRGMUX_OUT2_OUT |
        SIUL2_0_PORT98_LPSPI5_LPSPI5_SOUT_OUT |
        SIUL2_0_PORT100_LPSPI5_LPSPI5_PCS0_OUT |
        SIUL2_0_PORT101_LPSPI0_LPSPI0_PCS1_OUT |
        SIUL2_0_PORT102_LPSPI0_LPSPI0_PCS0_OUT |
        SIUL2_0_PORT103_QUADSPI_QUADSPI_IOFA1_OUT |
        SIUL2_0_PORT104_FXIO_FXIO_D11_OUT |
        SIUL2_0_PORT105_FXIO_FXIO_D10_OUT |
        SIUL2_0_PORT106_QUADSPI_QUADSPI_SCKFA_OUT |
        SIUL2_0_PORT107_QUADSPI_QUADSPI_IOFA0_OUT |
        SIUL2_0_PORT108_QUADSPI_QUADSPI_IOFA2_OUT |
        SIUL2_0_PORT110_SYSTEM_CLKOUT_RUN_OUT |
        SIUL2_0_PORT111_FXIO_FXIO_D10_OUT |
        SIUL2_0_PORT112_LPUART2_LPUART2_RTS_OUT |
        SIUL2_0_PORT113_FXIO_FXIO_D9_OUT |
        SIUL2_0_PORT116_LPSPI3_LPSPI3_SIN_OUT |
        SIUL2_0_PORT118_LCU0_LCU0_OUT5_OUT |
        SIUL2_0_PORT119_LCU0_LCU0_OUT10_OUT |
        SIUL2_0_PORT120_LCU0_LCU0_OUT11_OUT |
        SIUL2_0_PORT126_LPSPI5_LPSPI5_PCS3_OUT |
        SIUL2_0_PORT127_ETPU_A_ETPU_A_CH_8_OUT |
        SIUL2_0_PORT136_EMAC_EMAC_MII_RMII_MDC_OUT |
        SIUL2_0_PORT137_EMAC_EMAC_PPS3_OUT |
        SIUL2_0_PORT138_SYSTEM_CLKOUT_STANDBY_OUT |
        SIUL2_0_PORT143_CMP1_CMP1_RRT_OUT |
        SIUL2_0_PORT144_EMIOS_0_EMIOS_0_CH_23_X_OUT |
        SIUL2_0_PORT160_LPSPI2_LPSPI2_SCK_OUT |
        SIUL2_0_PORT161_LPSPI2_LPSPI2_SIN_OUT |
        SIUL2_0_PORT162_LPSPI2_LPSPI2_SOUT_OUT |
        SIUL2_0_PORT163_LPSPI2_LPSPI2_PCS0_OUT |
        SIUL2_0_PORT167_LPI2C1_LPI2C1_SCL_OUT |
        SIUL2_0_PORT168_LPI2C1_LPI2C1_SDA_OUT |
        SIUL2_0_PORT169_ADC0_ADC0_MA_0_OUT |
        SIUL2_0_PORT170_ADC0_ADC0_MA_1_OUT |
        SIUL2_0_PORT171_ADC0_ADC0_MA_2_OUT |
        SIUL2_0_PORT172_ADC0_ADC0_MA_0_OUT |
        SIUL2_0_PORT173_ADC0_ADC0_MA_1_OUT |
        SIUL2_0_PORT174_CMP0_CMP0_OUT_OUT |
        SIUL2_0_PORT175_CMP0_CMP0_RRT_OUT |
        SIUL2_0_PORT200_CAN4_CAN4_TX_OUT |
        SIUL2_0_PORT205_CAN5_CAN5_TX_OUT |
        SIUL2_0_PORT208_GPIO |
        SIUL2_0_PORT209_GPIO |
        SIUL2_0_PORT210_GPIO |
        SIUL2_0_PORT211_GPIO |
        SIUL2_0_PORT212_GPIO |
        SIUL2_0_PORT213_GPIO |
        SIUL2_0_PORT214_GPIO |
        SIUL2_0_PORT215_GPIO |
        SIUL2_0_PORT216_GPIO |
        SIUL2_0_PORT217_GPIO |
        SIUL2_0_PORT218_GPIO |
        SIUL2_0_PORT219_GPIO */
        (uint16)( SHL_PAD_U32(3U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U)
                )
    }
    ,
    /*  Mode PORT_ALT14_FUNC_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT3_FLEXPWM_0_PWM_0_A_1_OUT |
        SIUL2_0_PORT33_FLEXPWM_1_PWM_1_X_1_OUT |
        SIUL2_0_PORT44_FLEXPWM_0_PWM_0_X_0_OUT |
        SIUL2_0_PORT45_FLEXPWM_0_PWM_0_X_1_OUT |
        SIUL2_0_PORT46_FLEXPWM_0_PWM_0_X_3_OUT |
        SIUL2_0_PORT47_ETPU_A_ETPU_A_CH_4_OUT |
        SIUL2_0_PORT48_ETPU_B_ETPU_B_CH_1_OUT |
        SIUL2_0_PORT49_ETPU_A_ETPU_A_CH_7_OUT |
        SIUL2_0_PORT64_TRACE_TRACE_ETM_D0_OUT |
        SIUL2_0_PORT72_FLEXPWM_1_PWM_1_B_2_OUT |
        SIUL2_0_PORT73_FLEXPWM_1_PWM_1_A_3_OUT |
        SIUL2_0_PORT74_ETPU_A_ETPU_A_CH_23_OUT |
        SIUL2_0_PORT81_ETPU_A_ETPU_A_CH_29_OUT |
        SIUL2_0_PORT82_LPSPI2_LPSPI2_PCS3_OUT |
        SIUL2_0_PORT83_EMAC_EMAC_MII_RMII_TXD_0_OUT |
        SIUL2_0_PORT84_ETPU_B_ETPU_B_CH_30_OUT |
        SIUL2_0_PORT85_ETPU_B_ETPU_B_CH_31_OUT |
        SIUL2_0_PORT87_ETPU_A_ETPU_A_CH_15_OUT |
        SIUL2_0_PORT88_ETPU_B_ETPU_B_CH_21_OUT |
        SIUL2_0_PORT89_ETPU_B_ETPU_B_CH_8_OUT |
        SIUL2_0_PORT90_ADC1_ADC1_MA_1_OUT |
        SIUL2_0_PORT91_LCU1_LCU1_OUT10_OUT |
        SIUL2_0_PORT92_LCU1_LCU1_OUT7_OUT |
        SIUL2_0_PORT93_LCU1_LCU1_OUT5_OUT |
        SIUL2_0_PORT94_ETPU_A_ETPU_A_CH_19_OUT |
        SIUL2_0_PORT95_LCU1_LCU1_OUT1_OUT |
        SIUL2_0_PORT96_ETPU_B_ETPU_B_CH_17_OUT |
        SIUL2_0_PORT97_LPUART1_LPUART1_TX_OUT |
        SIUL2_0_PORT98_ETPU_A_ETPU_A_CH_10_OUT |
        SIUL2_0_PORT99_ETPU_A_ETPU_A_CH_11_OUT |
        SIUL2_0_PORT100_ETPU_A_ETPU_A_CH_6_OUT |
        SIUL2_0_PORT101_ETPU_A_ETPU_A_CH_27_OUT |
        SIUL2_0_PORT102_ETPU_A_ETPU_A_CH_26_OUT |
        SIUL2_0_PORT104_QUADSPI_QUADSPI_IOFA6_OUT |
        SIUL2_0_PORT105_QUADSPI_QUADSPI_IOFA5_OUT |
        SIUL2_0_PORT106_ETPU_B_ETPU_B_CH_25_OUT |
        SIUL2_0_PORT107_ETPU_B_ETPU_B_CH_24_OUT |
        SIUL2_0_PORT110_CAN4_CAN4_TX_OUT |
        SIUL2_0_PORT113_EMAC_EMAC_PPS2_OUT |
        SIUL2_0_PORT132_FXIO_FXIO_D6_OUT |
        SIUL2_0_PORT133_FXIO_FXIO_D7_OUT |
        SIUL2_0_PORT135_LPSPI3_LPSPI3_SCK_OUT |
        SIUL2_0_PORT137_EMAC_EMAC_MII_RMII_TX_EN_OUT |
        SIUL2_0_PORT138_FXIO_FXIO_D4_OUT |
        SIUL2_0_PORT139_FXIO_FXIO_D5_OUT |
        SIUL2_0_PORT142_FXIO_FXIO_D7_OUT |
        SIUL2_0_PORT143_FXIO_FXIO_D2_OUT |
        SIUL2_0_PORT144_LPUART1_LPUART1_RTS_OUT |
        SIUL2_0_PORT164_FXIO_FXIO_D0_OUT |
        SIUL2_0_PORT167_FXIO_FXIO_D1_OUT |
        SIUL2_0_PORT168_FXIO_FXIO_D2_OUT |
        SIUL2_0_PORT172_LPSPI3_LPSPI3_SIN_OUT |
        SIUL2_0_PORT173_LPSPI3_LPSPI3_SCK_OUT |
        SIUL2_0_PORT174_FCCU_FCCU_ERR0_OUT |
        SIUL2_0_PORT175_LPSPI3_LPSPI3_SOUT_OUT |
        SIUL2_0_PORT198_FXIO_FXIO_D10_OUT |
        SIUL2_0_PORT199_FXIO_FXIO_D11_OUT |
        SIUL2_0_PORT200_FXIO_FXIO_D12_OUT |
        SIUL2_0_PORT205_FXIO_FXIO_D13_OUT |
        SIUL2_0_PORT207_FXIO_FXIO_D14_OUT |
        SIUL2_0_PORT231_GPIO |
        SIUL2_0_PORT232_GPIO |
        SIUL2_0_PORT233_GPIO |
        SIUL2_0_PORT234_GPIO |
        SIUL2_0_PORT235_GPIO |
        SIUL2_0_PORT236_GPIO */
        (uint16)( SHL_PAD_U32(3U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U)
                )
    }
    ,
    /*  Mode PORT_ALT15_FUNC_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT33_MSC0_DSPI_MSC0_SCK_OUT |
        SIUL2_0_PORT44_ETPU_A_ETPU_A_CH_0_OUT |
        SIUL2_0_PORT45_LCU0_LCU0_OUT1_OUT |
        SIUL2_0_PORT46_LCU0_LCU0_OUT3_OUT |
        SIUL2_0_PORT48_LCU0_LCU0_OUT5_OUT |
        SIUL2_0_PORT72_ADC0_ADC0_MA_1_OUT |
        SIUL2_0_PORT73_EMIOS_0_EMIOS_0_CH_8_X_OUT |
        SIUL2_0_PORT74_FLEXPWM_1_PWM_1_X_3_OUT |
        SIUL2_0_PORT81_ETPU_B_ETPU_B_CH_19_OUT |
        SIUL2_0_PORT83_LPUART3_LPUART3_TX_OUT |
        SIUL2_0_PORT84_ETPU_A_ETPU_A_CH_22_OUT |
        SIUL2_0_PORT85_ETPU_A_ETPU_A_CH_23_OUT |
        SIUL2_0_PORT87_EMIOS_0_EMIOS_0_CH_12_X_OUT |
        SIUL2_0_PORT88_ETPU_A_ETPU_A_CH_12_OUT |
        SIUL2_0_PORT89_ADC0_ADC0_MA_2_OUT |
        SIUL2_0_PORT90_EMIOS_0_EMIOS_0_CH_5_X_OUT |
        SIUL2_0_PORT91_FLEXPWM_1_PWM_1_X_2_OUT |
        SIUL2_0_PORT92_FLEXPWM_1_PWM_1_B_3_OUT |
        SIUL2_0_PORT93_FLEXPWM_1_PWM_1_A_2_OUT |
        SIUL2_0_PORT94_LCU1_LCU1_OUT3_OUT |
        SIUL2_0_PORT95_FLEXPWM_1_PWM_1_A_0_OUT |
        SIUL2_0_PORT97_LPUART0_LPUART0_RTS_OUT |
        SIUL2_0_PORT98_LCU0_LCU0_OUT5_OUT |
        SIUL2_0_PORT99_LCU0_LCU0_OUT4_OUT |
        SIUL2_0_PORT100_FLEXPWM_0_PWM_0_A_3_OUT |
        SIUL2_0_PORT101_ETPU_B_ETPU_B_CH_16_OUT |
        SIUL2_0_PORT102_ETPU_B_ETPU_B_CH_15_OUT |
        SIUL2_0_PORT104_ETPU_A_ETPU_A_CH_28_OUT |
        SIUL2_0_PORT105_LPUART2_LPUART2_TX_OUT |
        SIUL2_0_PORT106_ETPU_A_ETPU_A_CH_17_OUT |
        SIUL2_0_PORT107_ETPU_A_ETPU_A_CH_14_OUT |
        SIUL2_0_PORT112_LPUART0_LPUART0_TX_OUT |
        SIUL2_0_PORT114_EMIOS_0_EMIOS_0_CH_15_X_OUT |
        SIUL2_0_PORT116_ETPU_B_ETPU_B_CH_15_OUT |
        SIUL2_0_PORT117_ETPU_A_ETPU_A_CH_7_OUT |
        SIUL2_0_PORT118_ETPU_B_ETPU_B_CH_0_OUT |
        SIUL2_0_PORT119_ETPU_A_ETPU_A_CH_4_OUT |
        SIUL2_0_PORT120_ETPU_A_ETPU_A_CH_1_OUT |
        SIUL2_0_PORT121_EMIOS_0_EMIOS_0_CH_1_X_OUT |
        SIUL2_0_PORT126_CAN1_CAN1_TX_OUT |
        SIUL2_0_PORT135_FXIO_FXIO_D11_OUT |
        SIUL2_0_PORT136_FXIO_FXIO_D8_OUT |
        SIUL2_0_PORT137_FXIO_FXIO_D11_OUT |
        SIUL2_0_PORT138_TRGMUX_TRGMUX_OUT4_OUT |
        SIUL2_0_PORT139_TRGMUX_TRGMUX_OUT5_OUT |
        SIUL2_0_PORT142_EMAC_EMAC_PPS1_OUT |
        SIUL2_0_PORT143_TRGMUX_TRGMUX_OUT6_OUT |
        SIUL2_0_PORT144_FXIO_FXIO_D3_OUT |
        SIUL2_0_PORT149_LPSPI4_LPSPI4_SIN_OUT |
        SIUL2_0_PORT151_LPSPI4_LPSPI4_PCS0_OUT |
        SIUL2_0_PORT174_FXIO_FXIO_D3_OUT |
        SIUL2_0_PORT175_FCCU_FCCU_ERR1_OUT |
        SIUL2_0_PORT176_ADC1_ADC1_MA_0_OUT |
        SIUL2_0_PORT177_ADC1_ADC1_MA_1_OUT |
        SIUL2_0_PORT178_ADC1_ADC1_MA_2_OUT |
        SIUL2_0_PORT179_ADC0_ADC0_MA_2_OUT |
        SIUL2_0_PORT180_LPI2C0_LPI2C0_SCL_OUT |
        SIUL2_0_PORT181_LPI2C0_LPI2C0_SDA_OUT |
        SIUL2_0_PORT188_FXIO_FXIO_D7_OUT |
        SIUL2_0_PORT189_ADC1_ADC1_MA_0_OUT |
        SIUL2_0_PORT190_ADC1_ADC1_MA_1_OUT */
        (uint16)( SHL_PAD_U32(1U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U)
                )
    }
    ,
    /*  Mode PORT_ANALOG_INPUT_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT0_ADC5_ADC5_P6_IN |
        SIUL2_0_PORT0_ADC6_ADC6_P4_IN |
        SIUL2_0_PORT0_SDADC_3_SDADC3_AN_3_IN |
        SIUL2_0_PORT1_ADC6_ADC6_P0_IN |
        SIUL2_0_PORT1_ADC4_ADC4_P4_IN |
        SIUL2_0_PORT1_SDADC_3_SDADC3_AN_1_IN |
        SIUL2_0_PORT2_ADC0_ADC0_X_0_IN |
        SIUL2_0_PORT2_ADC0_ADC0_S15_IN |
        SIUL2_0_PORT3_ADC2_ADC2_S13_IN |
        SIUL2_0_PORT3_ADC1_ADC1_S15_IN |
        SIUL2_0_PORT4_ADC1_ADC1_S15_IN |
        SIUL2_0_PORT6_ADC4_ADC4_S8_IN |
        SIUL2_0_PORT7_ADC4_ADC4_S9_IN |
        SIUL2_0_PORT8_ADC2_ADC2_P5_IN |
        SIUL2_0_PORT8_ADC3_ADC3_P1_IN |
        SIUL2_0_PORT9_ADC0_ADC0_P7_IN |
        SIUL2_0_PORT9_ADC2_ADC2_P6_IN |
        SIUL2_0_PORT15_ADC3_ADC3_P4_IN |
        SIUL2_0_PORT15_ADC4_ADC4_P1_IN |
        SIUL2_0_PORT15_SDADC_0_SDADC0_AN_2_IN |
        SIUL2_0_PORT45_ETPU_A_ETPU_A_CH_1_OUT |
        SIUL2_0_PORT46_ETPU_A_ETPU_A_CH_3_OUT |
        SIUL2_0_PORT48_ETPU_A_ETPU_A_CH_10_OUT |
        SIUL2_0_PORT72_EMIOS_0_EMIOS_0_CH_9_X_OUT |
        SIUL2_0_PORT74_FXIO_FXIO_D18_OUT |
        SIUL2_0_PORT81_TRACE_TRACE_ETM_D3_OUT |
        SIUL2_0_PORT85_TRACE_EVTO_1_OUT |
        SIUL2_0_PORT87_LPSPI4_LPSPI4_PCS2_OUT |
        SIUL2_0_PORT88_LPSPI4_LPSPI4_PCS3_OUT |
        SIUL2_0_PORT91_MSC0_DSPI_MSC0_SOUT_OUT |
        SIUL2_0_PORT92_MSC0_DSPI_MSC0_PCS_1_OUT |
        SIUL2_0_PORT93_EMIOS_0_EMIOS_0_CH_10_X_OUT |
        SIUL2_0_PORT94_FLEXPWM_1_PWM_1_A_1_OUT |
        SIUL2_0_PORT95_EMIOS_0_EMIOS_0_CH_14_X_OUT |
        SIUL2_0_PORT96_ETPU_A_ETPU_A_CH_7_OUT |
        SIUL2_0_PORT97_ETPU_B_ETPU_B_CH_12_OUT |
        SIUL2_0_PORT98_FLEXPWM_0_PWM_0_A_2_OUT |
        SIUL2_0_PORT99_FLEXPWM_0_PWM_0_B_2_OUT |
        SIUL2_0_PORT100_EMIOS_0_EMIOS_0_CH_23_X_OUT |
        SIUL2_0_PORT101_TRGMUX_TRGMUX_OUT15_OUT |
        SIUL2_0_PORT104_ETPU_B_ETPU_B_CH_18_OUT |
        SIUL2_0_PORT105_ETPU_B_ETPU_B_CH_27_OUT |
        SIUL2_0_PORT114_ETPU_B_ETPU_B_CH_25_OUT |
        SIUL2_0_PORT115_ETPU_B_ETPU_B_CH_27_OUT |
        SIUL2_0_PORT117_LCU0_LCU0_OUT10_OUT |
        SIUL2_0_PORT118_FLEXPWM_0_PWM_0_B_3_OUT |
        SIUL2_0_PORT119_LCU0_LCU0_OUT2_OUT |
        SIUL2_0_PORT121_ETPU_A_ETPU_A_CH_15_OUT |
        SIUL2_0_PORT126_ETPU_A_ETPU_A_CH_16_OUT |
        SIUL2_0_PORT128_ETPU_A_ETPU_A_CH_1_OUT |
        SIUL2_0_PORT129_LPUART3_LPUART3_TX_OUT |
        SIUL2_0_PORT133_TRGMUX_TRGMUX_OUT0_OUT |
        SIUL2_0_PORT135_ETPU_A_ETPU_A_CH_16_OUT |
        SIUL2_0_PORT138_LCU0_LCU0_OUT5_OUT |
        SIUL2_0_PORT139_LPUART0_LPUART0_TX_OUT |
        SIUL2_0_PORT142_LPUART1_LPUART1_TX_OUT |
        SIUL2_0_PORT143_ETPU_B_ETPU_B_CH_10_OUT |
        SIUL2_0_PORT144_TRGMUX_TRGMUX_OUT7_OUT |
        SIUL2_0_PORT176_LPSPI3_LPSPI3_PCS0_OUT |
        SIUL2_0_PORT178_LPSPI3_LPSPI3_PCS1_OUT |
        SIUL2_0_PORT179_LPSPI3_LPSPI3_PCS2_OUT |
        SIUL2_0_PORT180_LPSPI3_LPSPI3_PCS3_OUT |
        SIUL2_0_PORT181_LPSPI1_LPSPI1_PCS0_OUT |
        SIUL2_0_PORT183_LPSPI3_LPSPI3_PCS3_OUT |
        SIUL2_0_PORT185_LPSPI2_LPSPI2_PCS2_OUT |
        SIUL2_0_PORT186_LPSPI2_LPSPI2_PCS3_OUT |
        SIUL2_0_PORT188_LPSPI0_LPSPI0_PCS0_OUT |
        SIUL2_0_PORT189_LPSPI3_LPSPI3_PCS1_OUT |
        SIUL2_0_PORT208_FXIO_FXIO_D15_OUT |
        SIUL2_0_PORT209_FXIO_FXIO_D16_OUT |
        SIUL2_0_PORT210_FXIO_FXIO_D17_OUT |
        SIUL2_0_PORT211_FXIO_FXIO_D18_OUT |
        SIUL2_0_PORT212_FXIO_FXIO_D19_OUT |
        SIUL2_0_PORT213_FXIO_FXIO_D20_OUT |
        SIUL2_0_PORT214_FXIO_FXIO_D21_OUT |
        SIUL2_0_PORT215_FXIO_FXIO_D22_OUT |
        SIUL2_0_PORT216_FXIO_FXIO_D23_OUT |
        SIUL2_0_PORT217_FXIO_FXIO_D24_OUT |
        SIUL2_0_PORT218_FXIO_FXIO_D25_OUT |
        SIUL2_0_PORT219_FXIO_FXIO_D26_OUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U)
                )
    }
    ,
    /*  Mode PORT_ONLY_OUTPUT_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT16_ADC4_ADC4_P2_IN |
        SIUL2_0_PORT16_ADC6_ADC6_P6_IN |
        SIUL2_0_PORT16_SDADC_1_SDADC1_AN_0_IN |
        SIUL2_0_PORT17_ADC0_ADC0_S23_IN |
        SIUL2_0_PORT17_ADC1_ADC1_S23_IN |
        SIUL2_0_PORT18_ADC3_ADC3_S9_IN |
        SIUL2_0_PORT18_ADC1_ADC1_P1_IN |
        SIUL2_0_PORT19_ADC2_ADC2_S11_IN |
        SIUL2_0_PORT19_ADC0_ADC0_P2_IN |
        SIUL2_0_PORT20_ADC1_ADC1_P3_IN |
        SIUL2_0_PORT20_ADC3_ADC3_S8_IN |
        SIUL2_0_PORT21_ADC0_ADC0_S10_IN |
        SIUL2_0_PORT21_ADC2_ADC2_P4_IN |
        SIUL2_0_PORT22_ADC0_ADC0_S11_IN |
        SIUL2_0_PORT22_ADC1_ADC1_P2_IN |
        SIUL2_0_PORT24_ADC2_ADC2_P1_IN |
        SIUL2_0_PORT24_ADC1_ADC1_S10_IN |
        SIUL2_0_PORT25_ADC0_ADC0_S8_IN |
        SIUL2_0_PORT25_ADC2_ADC2_P0_IN |
        SIUL2_0_PORT46_MSC0_DSPI_MSC0_PCS_0_OUT |
        SIUL2_0_PORT74_ETPU_B_ETPU_B_CH_5_OUT |
        SIUL2_0_PORT87_TRACE_EVTO_0_OUT |
        SIUL2_0_PORT94_CMP1_CMP1_OUT_OUT |
        SIUL2_0_PORT96_LCU1_LCU1_OUT11_OUT |
        SIUL2_0_PORT97_ETPU_A_ETPU_A_CH_2_OUT |
        SIUL2_0_PORT104_TRACE_TRACE_ETM_D2_OUT |
        SIUL2_0_PORT105_ETPU_A_ETPU_A_CH_19_OUT |
        SIUL2_0_PORT114_ETPU_A_ETPU_A_CH_17_OUT |
        SIUL2_0_PORT115_ETPU_A_ETPU_A_CH_19_OUT |
        SIUL2_0_PORT116_ETPU_B_ETPU_B_CH_3_OUT |
        SIUL2_0_PORT118_LCU0_LCU0_OUT7_OUT |
        SIUL2_0_PORT119_FLEXPWM_0_PWM_0_B_1_OUT |
        SIUL2_0_PORT120_LCU0_LCU0_OUT1_OUT |
        SIUL2_0_PORT121_ETPU_B_ETPU_B_CH_10_OUT |
        SIUL2_0_PORT128_ETPU_B_ETPU_B_CH_4_OUT |
        SIUL2_0_PORT129_LPUART1_LPUART1_DTR_B_OUT |
        SIUL2_0_PORT132_LCU0_LCU0_OUT7_OUT |
        SIUL2_0_PORT133_LCU0_LCU0_OUT6_OUT |
        SIUL2_0_PORT135_EMIOS_0_EMIOS_0_CH_11_X_OUT |
        SIUL2_0_PORT138_ETPU_B_ETPU_B_CH_23_OUT |
        SIUL2_0_PORT139_LCU0_LCU0_OUT4_OUT |
        SIUL2_0_PORT143_ETPU_A_ETPU_A_CH_0_OUT |
        SIUL2_0_PORT144_LCU0_LCU0_OUT3_OUT |
        SIUL2_0_PORT147_ETPU_A_ETPU_A_CH_9_OUT |
        SIUL2_0_PORT148_EMIOS_0_EMIOS_0_CH_2_X_OUT |
        SIUL2_0_PORT151_EMIOS_0_EMIOS_0_CH_4_X_OUT |
        SIUL2_0_PORT154_LPSPI1_LPSPI1_PCS5_OUT |
        SIUL2_0_PORT155_ETPU_B_ETPU_B_CH_28_OUT |
        SIUL2_0_PORT156_ETPU_B_ETPU_B_CH_29_OUT |
        SIUL2_0_PORT157_EMIOS_0_EMIOS_0_CH_5_X_OUT |
        SIUL2_0_PORT159_EMIOS_0_EMIOS_0_CH_6_X_OUT |
        SIUL2_0_PORT179_HSE_HSE_TAMPER_LOOP_OUT0_OUT |
        SIUL2_0_PORT180_CAN0_CAN0_TX_OUT |
        SIUL2_0_PORT185_LPSPI4_LPSPI4_PCS0_OUT |
        SIUL2_0_PORT186_LPSPI4_LPSPI4_PCS1_OUT |
        SIUL2_0_PORT187_LPSPI4_LPSPI4_PCS2_OUT |
        SIUL2_0_PORT188_LPSPI4_LPSPI4_PCS3_OUT |
        SIUL2_0_PORT191_FXIO_FXIO_D9_OUT |
        SIUL2_0_PORT231_FXIO_FXIO_D23_OUT |
        SIUL2_0_PORT232_FXIO_FXIO_D24_OUT |
        SIUL2_0_PORT233_FXIO_FXIO_D25_OUT |
        SIUL2_0_PORT234_FXIO_FXIO_D26_OUT |
        SIUL2_0_PORT235_FXIO_FXIO_D27_OUT |
        SIUL2_0_PORT236_FXIO_FXIO_D28_OUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U)
                )
    }
    ,
    /*  Mode PORT_ONLY_INPUT_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT1_WKPU_WKPU_5_IN |
        SIUL2_0_PORT2_WKPU_WKPU_0_IN |
        SIUL2_0_PORT2_CMP1_CMP1_IN2_IN |
        SIUL2_0_PORT5_SYSTEM_RESET_B_IN |
        SIUL2_0_PORT6_WKPU_WKPU_15_IN |
        SIUL2_0_PORT8_WKPU_WKPU_23_IN |
        SIUL2_0_PORT9_WKPU_WKPU_21_IN |
        SIUL2_0_PORT15_WKPU_WKPU_20_IN |
        SIUL2_0_PORT32_ADC4_ADC4_S10_IN |
        SIUL2_0_PORT33_ADC4_ADC4_S11_IN |
        SIUL2_0_PORT40_ADC6_ADC6_P1_IN |
        SIUL2_0_PORT40_ADC4_ADC4_P5_IN |
        SIUL2_0_PORT40_SDADC_2_SDADC2_AN_3_IN |
        SIUL2_0_PORT41_ADC4_ADC4_P7_IN |
        SIUL2_0_PORT41_ADC6_ADC6_P3_IN |
        SIUL2_0_PORT41_SDADC_2_SDADC2_AN_0_IN |
        SIUL2_0_PORT42_ADC0_ADC0_X_2_IN |
        SIUL2_0_PORT43_ADC0_ADC0_X_3_IN |
        SIUL2_0_PORT43_ADC0_ADC0_S14_IN |
        SIUL2_0_PORT44_ADC1_ADC1_X_1_IN |
        SIUL2_0_PORT44_ADC0_ADC0_S18_IN |
        SIUL2_0_PORT45_ADC0_ADC0_S19_IN |
        SIUL2_0_PORT45_ADC1_ADC1_S19_IN |
        SIUL2_0_PORT45_ADC2_ADC2_S19_IN |
        SIUL2_0_PORT46_ADC0_ADC0_S21_IN |
        SIUL2_0_PORT46_ADC1_ADC1_S21_IN |
        SIUL2_0_PORT46_ADC2_ADC2_S21_IN |
        SIUL2_0_PORT47_ADC0_ADC0_S20_IN |
        SIUL2_0_PORT47_ADC1_ADC1_S22_IN |
        SIUL2_0_PORT97_LCU1_LCU1_OUT10_OUT |
        SIUL2_0_PORT105_TRACE_TRACE_ETM_D1_OUT |
        SIUL2_0_PORT114_LCU1_LCU1_OUT1_OUT |
        SIUL2_0_PORT115_LCU1_LCU1_OUT3_OUT |
        SIUL2_0_PORT116_LCU0_LCU0_OUT4_OUT |
        SIUL2_0_PORT117_FLEXPWM_0_PWM_0_X_2_OUT |
        SIUL2_0_PORT118_EMIOS_0_EMIOS_0_CH_19_X_OUT |
        SIUL2_0_PORT119_LPSPI0_LPSPI0_PCS4_OUT |
        SIUL2_0_PORT120_FLEXPWM_0_PWM_0_A_0_OUT |
        SIUL2_0_PORT128_LCU0_LCU0_OUT11_OUT |
        SIUL2_0_PORT129_ETPU_A_ETPU_A_CH_2_OUT |
        SIUL2_0_PORT132_ETPU_B_ETPU_B_CH_6_OUT |
        SIUL2_0_PORT133_LPSPI1_LPSPI1_PCS3_OUT |
        SIUL2_0_PORT135_ADC0_ADC0_MA_0_OUT |
        SIUL2_0_PORT138_ETPU_A_ETPU_A_CH_10_OUT |
        SIUL2_0_PORT139_LPSPI1_LPSPI1_PCS4_OUT |
        SIUL2_0_PORT143_LCU1_LCU1_OUT8_OUT |
        SIUL2_0_PORT144_ETPU_B_ETPU_B_CH_8_OUT |
        SIUL2_0_PORT148_ETPU_B_ETPU_B_CH_3_OUT |
        SIUL2_0_PORT149_ETPU_B_ETPU_B_CH_6_OUT |
        SIUL2_0_PORT154_LPSPI2_LPSPI2_PCS3_OUT |
        SIUL2_0_PORT155_ETPU_A_ETPU_A_CH_20_OUT |
        SIUL2_0_PORT156_ETPU_A_ETPU_A_CH_21_OUT |
        SIUL2_0_PORT157_ETPU_B_ETPU_B_CH_7_OUT |
        SIUL2_0_PORT158_ETPU_B_ETPU_B_CH_10_OUT |
        SIUL2_0_PORT159_ETPU_A_ETPU_A_CH_31_OUT |
        SIUL2_0_PORT160_LPUART1_LPUART1_TX_OUT |
        SIUL2_0_PORT161_EMIOS_0_EMIOS_0_CH_16_X_OUT |
        SIUL2_0_PORT162_LPUART2_LPUART2_TX_OUT |
        SIUL2_0_PORT163_EMIOS_0_EMIOS_0_CH_0_X_OUT |
        SIUL2_0_PORT164_EMIOS_0_EMIOS_0_CH_1_X_OUT |
        SIUL2_0_PORT165_EMIOS_0_EMIOS_0_CH_2_X_OUT |
        SIUL2_0_PORT166_LPI2C1_LPI2C1_SDA_OUT |
        SIUL2_0_PORT168_CAN2_CAN2_TX_OUT |
        SIUL2_0_PORT169_EMIOS_0_EMIOS_0_CH_5_X_OUT |
        SIUL2_0_PORT170_EMIOS_0_EMIOS_0_CH_18_X_OUT |
        SIUL2_0_PORT171_EMIOS_0_EMIOS_0_CH_19_X_OUT |
        SIUL2_0_PORT172_LPUART2_LPUART2_TX_OUT |
        SIUL2_0_PORT174_CAN0_CAN0_TX_OUT |
        SIUL2_0_PORT175_ETPU_A_ETPU_A_CH_30_OUT |
        SIUL2_0_PORT180_FXIO_FXIO_D4_OUT |
        SIUL2_0_PORT181_FXIO_FXIO_D5_OUT |
        SIUL2_0_PORT185_FXIO_FXIO_D6_OUT |
        SIUL2_0_PORT188_TRACE_TRACE_ETM_D5_OUT |
        SIUL2_0_PORT189_FXIO_FXIO_D8_OUT |
        SIUL2_0_PORT191_TRACE_TRACE_ETM_D3_OUT |
        SIUL2_0_PORT204_LPSPI4_LPSPI4_PCS3_OUT */
        (uint16)( SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(12U)
                )
    }
    ,
    /*  Mode PORT_INPUT1_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT0_SIUL_EIRQ_0_IN |
        SIUL2_0_PORT1_SIUL_EIRQ_1_IN |
        SIUL2_0_PORT2_SIUL_EIRQ_2_IN |
        SIUL2_0_PORT3_SIUL_EIRQ_3_IN |
        SIUL2_0_PORT4_SIUL_EIRQ_4_IN |
        SIUL2_0_PORT5_SIUL_EIRQ_5_IN |
        SIUL2_0_PORT6_CAN0_CAN0_RX_IN |
        SIUL2_0_PORT7_SIUL_EIRQ_7_IN |
        SIUL2_0_PORT8_SIUL_EIRQ_16_IN |
        SIUL2_0_PORT9_SIUL_EIRQ_17_IN |
        SIUL2_0_PORT10_SIUL_EIRQ_18_IN |
        SIUL2_0_PORT14_SIUL_EIRQ_22_IN |
        SIUL2_0_PORT15_SIUL_EIRQ_23_IN |
        SIUL2_0_PORT16_WKPU_WKPU_31_IN |
        SIUL2_0_PORT20_WKPU_WKPU_59_IN |
        SIUL2_0_PORT25_WKPU_WKPU_34_IN |
        SIUL2_0_PORT26_WKPU_WKPU_35_IN |
        SIUL2_0_PORT30_WKPU_WKPU_37_IN |
        SIUL2_0_PORT48_ADC2_ADC2_S22_IN |
        SIUL2_0_PORT48_ADC0_ADC0_X_1_IN |
        SIUL2_0_PORT49_ADC2_ADC2_S23_IN |
        SIUL2_0_PORT49_ADC1_ADC1_X_3_IN |
        SIUL2_0_PORT114_MSC0_DSPI_MSC0_SCK_OUT |
        SIUL2_0_PORT116_ETPU_A_ETPU_A_CH_11_OUT |
        SIUL2_0_PORT117_LCU0_LCU0_OUT0_OUT |
        SIUL2_0_PORT120_LPSPI0_LPSPI0_PCS5_OUT |
        SIUL2_0_PORT128_CMP0_CMP0_OUT_OUT |
        SIUL2_0_PORT129_ETPU_B_ETPU_B_CH_2_OUT |
        SIUL2_0_PORT132_ETPU_A_ETPU_A_CH_12_OUT |
        SIUL2_0_PORT133_ETPU_B_ETPU_B_CH_5_OUT |
        SIUL2_0_PORT139_ETPU_B_ETPU_B_CH_22_OUT |
        SIUL2_0_PORT144_ETPU_A_ETPU_A_CH_6_OUT |
        SIUL2_0_PORT149_PG_EXTWAKE_OUT |
        SIUL2_0_PORT154_ETPU_A_ETPU_A_CH_0_OUT |
        SIUL2_0_PORT155_EMIOS_0_EMIOS_0_CH_4_X_OUT |
        SIUL2_0_PORT159_ETPU_B_ETPU_B_CH_11_OUT |
        SIUL2_0_PORT160_EMIOS_0_EMIOS_0_CH_7_X_OUT |
        SIUL2_0_PORT161_ETPU_A_ETPU_A_CH_29_OUT |
        SIUL2_0_PORT162_EMIOS_0_EMIOS_0_CH_23_X_OUT |
        SIUL2_0_PORT163_ETPU_A_ETPU_A_CH_28_OUT |
        SIUL2_0_PORT164_ETPU_B_ETPU_B_CH_12_OUT |
        SIUL2_0_PORT165_ETPU_A_ETPU_A_CH_27_OUT |
        SIUL2_0_PORT167_ETPU_B_ETPU_B_CH_17_OUT |
        SIUL2_0_PORT168_EMIOS_0_EMIOS_0_CH_4_X_OUT |
        SIUL2_0_PORT169_ETPU_B_ETPU_B_CH_23_OUT |
        SIUL2_0_PORT170_ETPU_B_ETPU_B_CH_24_OUT |
        SIUL2_0_PORT171_ETPU_B_ETPU_B_CH_25_OUT |
        SIUL2_0_PORT173_EMIOS_0_EMIOS_0_CH_21_X_OUT |
        SIUL2_0_PORT174_ETPU_A_ETPU_A_CH_28_OUT |
        SIUL2_0_PORT175_ETPU_B_ETPU_B_CH_1_OUT |
        SIUL2_0_PORT176_ETPU_A_ETPU_A_CH_31_OUT |
        SIUL2_0_PORT178_LPUART3_LPUART3_TX_OUT |
        SIUL2_0_PORT179_EMIOS_0_EMIOS_0_CH_5_X_OUT |
        SIUL2_0_PORT180_LPUART0_LPUART0_TX_OUT |
        SIUL2_0_PORT181_ETPU_B_ETPU_B_CH_24_OUT |
        SIUL2_0_PORT183_LPUART1_LPUART1_TX_OUT |
        SIUL2_0_PORT184_EMIOS_0_EMIOS_0_CH_8_X_OUT |
        SIUL2_0_PORT185_MSC0_DSPI_MSC0_PCS_0_OUT |
        SIUL2_0_PORT186_EMIOS_0_EMIOS_0_CH_10_X_OUT |
        SIUL2_0_PORT187_MSC0_DSPI_MSC0_PCS_0_OUT |
        SIUL2_0_PORT189_EMIOS_0_EMIOS_0_CH_13_X_OUT |
        SIUL2_0_PORT190_EMIOS_0_EMIOS_0_CH_14_X_OUT |
        SIUL2_0_PORT191_EMIOS_0_EMIOS_0_CH_15_X_OUT |
        SIUL2_0_PORT198_TRACE_TRACE_ETM_CLKOUT_OUT |
        SIUL2_0_PORT199_TRACE_TRACE_ETM_D0_OUT |
        SIUL2_0_PORT207_TRACE_TRACE_ETM_D1_OUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(15U)
                )
    }
    ,
    /*  Mode PORT_INPUT2_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT0_EMIOS_0_EMIOS_0_CH_17_X_IN |
        SIUL2_0_PORT1_EMIOS_0_EMIOS_0_CH_9_X_IN |
        SIUL2_0_PORT2_EMIOS_0_EMIOS_0_CH_19_X_IN |
        SIUL2_0_PORT3_FCCU_FCCU_ERR_IN1_IN |
        SIUL2_0_PORT4_FXIO_FXIO_D6_IN |
        SIUL2_0_PORT6_SIUL_EIRQ_6_IN |
        SIUL2_0_PORT7_EMIOS_0_EMIOS_0_CH_11_X_IN |
        SIUL2_0_PORT8_FXIO_FXIO_D6_IN |
        SIUL2_0_PORT9_FXIO_FXIO_D7_IN |
        SIUL2_0_PORT10_EMIOS_0_EMIOS_0_CH_12_X_IN |
        SIUL2_0_PORT14_FXIO_FXIO_D14_IN |
        SIUL2_0_PORT15_EMIOS_0_EMIOS_0_CH_10_X_IN |
        SIUL2_0_PORT16_SIUL_EIRQ_4_IN |
        SIUL2_0_PORT17_EMIOS_0_EMIOS_0_CH_6_X_IN |
        SIUL2_0_PORT18_SIUL_EIRQ_0_IN |
        SIUL2_0_PORT19_SIUL_EIRQ_1_IN |
        SIUL2_0_PORT20_SIUL_EIRQ_2_IN |
        SIUL2_0_PORT21_ETPU_B_ETPU_B_CH_11_IN |
        SIUL2_0_PORT22_CAN1_CAN1_RX_IN |
        SIUL2_0_PORT23_ETPU_A_ETPU_A_CH_24_IN |
        SIUL2_0_PORT24_FXIO_FXIO_D3_IN |
        SIUL2_0_PORT25_SIUL_EIRQ_5_IN |
        SIUL2_0_PORT26_EMIOS_0_EMIOS_0_CH_9_X_IN |
        SIUL2_0_PORT29_EMAC_EMAC_PPS2_IN |
        SIUL2_0_PORT30_SIUL_EIRQ_7_IN |
        SIUL2_0_PORT31_EMIOS_0_EMIOS_0_CH_14_X_IN |
        SIUL2_0_PORT32_WKPU_WKPU_7_IN |
        SIUL2_0_PORT34_WKPU_WKPU_8_IN |
        SIUL2_0_PORT40_WKPU_WKPU_25_IN |
        SIUL2_0_PORT41_WKPU_WKPU_17_IN |
        SIUL2_0_PORT42_CMP1_CMP1_IN1_IN |
        SIUL2_0_PORT43_WKPU_WKPU_16_IN |
        SIUL2_0_PORT43_CMP1_CMP1_IN0_IN |
        SIUL2_0_PORT44_WKPU_WKPU_12_IN |
        SIUL2_0_PORT45_WKPU_WKPU_11_IN |
        SIUL2_0_PORT47_WKPU_WKPU_33_IN |
        SIUL2_0_PORT70_ADC3_ADC3_P6_IN |
        SIUL2_0_PORT70_ADC5_ADC5_P4_IN |
        SIUL2_0_PORT70_SDADC_1_SDADC1_AN_2_IN |
        SIUL2_0_PORT71_ADC3_ADC3_P7_IN |
        SIUL2_0_PORT71_ADC5_ADC5_P5_IN |
        SIUL2_0_PORT71_SDADC_1_SDADC1_AN_3_IN |
        SIUL2_0_PORT72_ADC5_ADC5_S9_IN |
        SIUL2_0_PORT73_ADC6_ADC6_S8_IN |
        SIUL2_0_PORT74_ADC5_ADC5_S10_IN |
        SIUL2_0_PORT75_ADC5_ADC5_S11_IN |
        SIUL2_0_PORT116_LPSPI0_LPSPI0_PCS6_OUT |
        SIUL2_0_PORT117_ETPU_A_ETPU_A_CH_2_OUT |
        SIUL2_0_PORT129_CMP1_CMP1_OUT_OUT |
        SIUL2_0_PORT133_ETPU_A_ETPU_A_CH_11_OUT |
        SIUL2_0_PORT139_ETPU_A_ETPU_A_CH_9_OUT |
        SIUL2_0_PORT154_ETPU_B_ETPU_B_CH_3_OUT |
        SIUL2_0_PORT156_LPI2C0_LPI2C0_SDAS_OUT |
        SIUL2_0_PORT160_ETPU_A_ETPU_A_CH_30_OUT |
        SIUL2_0_PORT161_ETPU_B_ETPU_B_CH_17_OUT |
        SIUL2_0_PORT162_ETPU_B_ETPU_B_CH_11_OUT |
        SIUL2_0_PORT168_ETPU_B_ETPU_B_CH_22_OUT |
        SIUL2_0_PORT172_EMIOS_0_EMIOS_0_CH_20_X_OUT |
        SIUL2_0_PORT173_ETPU_B_ETPU_B_CH_27_OUT |
        SIUL2_0_PORT174_ETPU_B_ETPU_B_CH_18_OUT |
        SIUL2_0_PORT175_ETPU_B_ETPU_B_CH_20_OUT |
        SIUL2_0_PORT176_ETPU_B_ETPU_B_CH_2_OUT |
        SIUL2_0_PORT177_ETPU_B_ETPU_B_CH_22_OUT |
        SIUL2_0_PORT178_ETPU_B_ETPU_B_CH_26_OUT |
        SIUL2_0_PORT179_ETPU_B_ETPU_B_CH_23_OUT |
        SIUL2_0_PORT180_ETPU_A_ETPU_A_CH_29_OUT |
        SIUL2_0_PORT181_ETPU_A_ETPU_A_CH_14_OUT |
        SIUL2_0_PORT183_CMP0_CMP0_OUT_OUT |
        SIUL2_0_PORT185_EMIOS_0_EMIOS_0_CH_9_X_OUT |
        SIUL2_0_PORT186_ETPU_B_ETPU_B_CH_2_OUT |
        SIUL2_0_PORT187_LPUART3_LPUART3_TX_OUT |
        SIUL2_0_PORT190_ETPU_B_ETPU_B_CH_31_OUT |
        SIUL2_0_PORT191_EMAC_EMAC_MII_RMII_TX_EN_OUT |
        SIUL2_0_PORT192_EMIOS_0_EMIOS_0_CH_6_X_OUT |
        SIUL2_0_PORT193_EMIOS_0_EMIOS_0_CH_17_X_OUT |
        SIUL2_0_PORT194_ETPU_B_ETPU_B_CH_30_OUT |
        SIUL2_0_PORT195_EMIOS_0_EMIOS_0_CH_19_X_OUT |
        SIUL2_0_PORT196_ETPU_A_ETPU_A_CH_26_OUT |
        SIUL2_0_PORT197_ETPU_A_ETPU_A_CH_27_OUT |
        SIUL2_0_PORT199_EMIOS_0_EMIOS_0_CH_23_X_OUT |
        SIUL2_0_PORT201_EMIOS_0_EMIOS_0_CH_23_X_OUT |
        SIUL2_0_PORT202_EMIOS_0_EMIOS_0_CH_7_X_OUT |
        SIUL2_0_PORT203_EMIOS_0_EMIOS_0_CH_16_X_OUT |
        SIUL2_0_PORT204_EMIOS_0_EMIOS_0_CH_18_X_OUT |
        SIUL2_0_PORT206_ETPU_A_ETPU_A_CH_25_OUT |
        SIUL2_0_PORT208_TRACE_TRACE_ETM_D2_OUT |
        SIUL2_0_PORT209_TRACE_TRACE_ETM_D4_OUT |
        SIUL2_0_PORT210_TRACE_TRACE_ETM_D6_OUT |
        SIUL2_0_PORT211_TRACE_TRACE_ETM_D7_OUT |
        SIUL2_0_PORT212_TRACE_TRACE_ETM_D8_OUT |
        SIUL2_0_PORT213_TRACE_TRACE_ETM_D9_OUT |
        SIUL2_0_PORT214_TRACE_TRACE_ETM_D10_OUT |
        SIUL2_0_PORT215_TRACE_TRACE_ETM_D11_OUT |
        SIUL2_0_PORT216_TRACE_TRACE_ETM_D12_OUT |
        SIUL2_0_PORT217_TRACE_TRACE_ETM_D13_OUT |
        SIUL2_0_PORT218_TRACE_TRACE_ETM_D14_OUT |
        SIUL2_0_PORT219_TRACE_TRACE_ETM_D15_OUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U)
                )
    }
    ,
    /*  Mode PORT_INPUT3_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT0_FXIO_FXIO_D2_IN |
        SIUL2_0_PORT1_FXIO_FXIO_D3_IN |
        SIUL2_0_PORT2_FCCU_FCCU_ERR_IN0_IN |
        SIUL2_0_PORT3_FXIO_FXIO_D5_IN |
        SIUL2_0_PORT4_JTAG_JTAG_TMS_SWD_DIO_IN |
        SIUL2_0_PORT6_EMIOS_0_EMIOS_0_CH_13_X_IN |
        SIUL2_0_PORT7_FXIO_FXIO_D9_IN |
        SIUL2_0_PORT8_LPUART2_LPUART2_RX_IN |
        SIUL2_0_PORT9_LPSPI1_LPSPI1_PCS2_IN |
        SIUL2_0_PORT10_FXIO_FXIO_D0_IN |
        SIUL2_0_PORT14_LPSPI1_LPSPI1_PCS3_IN |
        SIUL2_0_PORT15_FXIO_FXIO_D31_IN |
        SIUL2_0_PORT16_EMIOS_0_EMIOS_0_CH_11_X_IN |
        SIUL2_0_PORT17_EMIOS_0_EMIOS_0_CH_10_X_IN |
        SIUL2_0_PORT18_LPSPI1_LPSPI1_SOUT_IN |
        SIUL2_0_PORT19_LPUART1_LPUART1_RX_IN |
        SIUL2_0_PORT20_LPSPI1_LPSPI1_SIN_IN |
        SIUL2_0_PORT21_SIUL_EIRQ_3_IN |
        SIUL2_0_PORT22_FXIO_FXIO_D1_IN |
        SIUL2_0_PORT23_FXIO_FXIO_D2_IN |
        SIUL2_0_PORT24_ETPU_B_ETPU_B_CH_8_IN |
        SIUL2_0_PORT25_EMIOS_0_EMIOS_0_CH_8_X_IN |
        SIUL2_0_PORT26_EMAC_EMAC_PPS0_IN |
        SIUL2_0_PORT29_LPSPI1_LPSPI1_SIN_IN |
        SIUL2_0_PORT30_EMIOS_0_EMIOS_0_CH_13_X_IN |
        SIUL2_0_PORT31_EMAC_EMAC_PPS0_IN |
        SIUL2_0_PORT32_CAN0_CAN0_RX_IN |
        SIUL2_0_PORT33_SIUL_EIRQ_9_IN |
        SIUL2_0_PORT34_CAN4_CAN4_RX_IN |
        SIUL2_0_PORT35_SIUL_EIRQ_11_IN |
        SIUL2_0_PORT36_SIUL_EIRQ_12_IN |
        SIUL2_0_PORT37_SIUL_EIRQ_13_IN |
        SIUL2_0_PORT40_SIUL_EIRQ_14_IN |
        SIUL2_0_PORT41_SIUL_EIRQ_15_IN |
        SIUL2_0_PORT42_SIUL_EIRQ_24_IN |
        SIUL2_0_PORT43_SIUL_EIRQ_25_IN |
        SIUL2_0_PORT44_FLEXPWM_0_PWM_0_X_0_IN |
        SIUL2_0_PORT45_FLEXPWM_0_PWM_0_X_1_IN |
        SIUL2_0_PORT46_SIUL_EIRQ_28_IN |
        SIUL2_0_PORT47_FLEXPWM_0_PWM_0_FAULT_0_IN |
        SIUL2_0_PORT48_WKPU_WKPU_13_IN |
        SIUL2_0_PORT49_WKPU_WKPU_14_IN |
        SIUL2_0_PORT51_WKPU_WKPU_38_IN |
        SIUL2_0_PORT53_WKPU_WKPU_39_IN |
        SIUL2_0_PORT55_WKPU_WKPU_40_IN |
        SIUL2_0_PORT58_WKPU_WKPU_41_IN |
        SIUL2_0_PORT60_WKPU_WKPU_42_IN |
        SIUL2_0_PORT61_WKPU_WKPU_2_IN |
        SIUL2_0_PORT88_ADC6_ADC6_S11_IN |
        SIUL2_0_PORT89_ADC6_ADC6_S10_IN |
        SIUL2_0_PORT92_ADC6_ADC6_S9_IN |
        SIUL2_0_PORT93_ADC5_ADC5_S8_IN |
        SIUL2_0_PORT95_ADC3_ADC3_S10_IN |
        SIUL2_0_PORT115_EMIOS_0_EMIOS_0_CH_0_X_OUT |
        SIUL2_0_PORT116_EMIOS_0_EMIOS_0_CH_17_X_OUT |
        SIUL2_0_PORT117_LPSPI0_LPSPI0_PCS7_OUT |
        SIUL2_0_PORT154_LCU0_LCU0_OUT10_OUT |
        SIUL2_0_PORT160_ETPU_B_ETPU_B_CH_12_OUT |
        SIUL2_0_PORT172_ETPU_B_ETPU_B_CH_26_OUT |
        SIUL2_0_PORT174_LCU0_LCU0_OUT4_OUT |
        SIUL2_0_PORT175_LCU0_LCU0_OUT6_OUT |
        SIUL2_0_PORT176_ETPU_B_ETPU_B_CH_21_OUT |
        SIUL2_0_PORT178_ETPU_A_ETPU_A_CH_18_OUT |
        SIUL2_0_PORT180_ETPU_B_ETPU_B_CH_0_OUT |
        SIUL2_0_PORT181_LCU1_LCU1_OUT0_OUT |
        SIUL2_0_PORT183_ETPU_B_ETPU_B_CH_7_OUT |
        SIUL2_0_PORT185_TRACE_EVTO_0_OUT |
        SIUL2_0_PORT189_LPI2C1_LPI2C1_SCL_OUT |
        SIUL2_0_PORT192_ETPU_A_ETPU_A_CH_8_OUT |
        SIUL2_0_PORT193_ETPU_A_ETPU_A_CH_13_OUT |
        SIUL2_0_PORT194_ETPU_A_ETPU_A_CH_1_OUT |
        SIUL2_0_PORT195_TRACE_EVTO_0_OUT |
        SIUL2_0_PORT196_ETPU_B_ETPU_B_CH_15_OUT |
        SIUL2_0_PORT197_ETPU_B_ETPU_B_CH_16_OUT |
        SIUL2_0_PORT200_LPI2C0_LPI2C0_SCL_OUT |
        SIUL2_0_PORT201_ETPU_A_ETPU_A_CH_24_OUT |
        SIUL2_0_PORT202_ETPU_A_ETPU_A_CH_15_OUT |
        SIUL2_0_PORT203_ETPU_A_ETPU_A_CH_16_OUT |
        SIUL2_0_PORT204_ETPU_A_ETPU_A_CH_26_OUT |
        SIUL2_0_PORT205_LPI2C0_LPI2C0_SDA_OUT |
        SIUL2_0_PORT212_CAN0_CAN0_TX_OUT |
        SIUL2_0_PORT218_CAN1_CAN1_TX_OUT |
        SIUL2_0_PORT231_TRACE_TRACE_ETM_D10_OUT |
        SIUL2_0_PORT232_TRACE_TRACE_ETM_D11_OUT |
        SIUL2_0_PORT233_TRACE_TRACE_ETM_D12_OUT |
        SIUL2_0_PORT234_TRACE_TRACE_ETM_D13_OUT |
        SIUL2_0_PORT235_TRACE_TRACE_ETM_D14_OUT |
        SIUL2_0_PORT236_TRACE_TRACE_ETM_D15_OUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U)
                )
    }
    ,
    /*  Mode PORT_INPUT4_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT0_LPSPI0_LPSPI0_PCS7_IN |
        SIUL2_0_PORT1_LPSPI0_LPSPI0_PCS6_IN |
        SIUL2_0_PORT2_FXIO_FXIO_D4_IN |
        SIUL2_0_PORT3_LPSPI1_LPSPI1_SCK_IN |
        SIUL2_0_PORT6_FXIO_FXIO_D19_IN |
        SIUL2_0_PORT7_LPSPI0_LPSPI0_PCS1_IN |
        SIUL2_0_PORT8_LPSPI2_LPSPI2_SOUT_IN |
        SIUL2_0_PORT9_LPSPI2_LPSPI2_PCS0_IN |
        SIUL2_0_PORT14_LPSPI5_LPSPI5_PCS1_IN |
        SIUL2_0_PORT15_LPUART2_LPUART2_RX_IN |
        SIUL2_0_PORT16_FXIO_FXIO_D30_IN |
        SIUL2_0_PORT17_FXIO_FXIO_D19_IN |
        SIUL2_0_PORT18_LPUART1_LPUART1_TX_IN |
        SIUL2_0_PORT19_LPSPI1_LPSPI1_SCK_IN |
        SIUL2_0_PORT20_PG_PGOOD_IN |
        SIUL2_0_PORT21_EMIOS_0_EMIOS_0_CH_4_X_IN |
        SIUL2_0_PORT22_LPSPI1_LPSPI1_PCS1_IN |
        SIUL2_0_PORT23_LPI2C0_LPI2C0_SCLS_IN |
        SIUL2_0_PORT25_FXIO_FXIO_D2_IN |
        SIUL2_0_PORT26_FXIO_FXIO_D1_IN |
        SIUL2_0_PORT29_EMAC_EMAC_MII_RMII_MDIO_IN |
        SIUL2_0_PORT30_LPUART2_LPUART2_RX_IN |
        SIUL2_0_PORT31_FXIO_FXIO_D0_IN |
        SIUL2_0_PORT32_SIUL_EIRQ_8_IN |
        SIUL2_0_PORT33_EMIOS_0_EMIOS_0_CH_7_X_IN |
        SIUL2_0_PORT34_SIUL_EIRQ_10_IN |
        SIUL2_0_PORT35_EMIOS_0_EMIOS_0_CH_9_X_IN |
        SIUL2_0_PORT36_EMIOS_0_EMIOS_0_CH_4_X_IN |
        SIUL2_0_PORT37_EMIOS_0_EMIOS_0_CH_5_X_IN |
        SIUL2_0_PORT40_EMIOS_0_EMIOS_0_CH_15_X_IN |
        SIUL2_0_PORT41_FXIO_FXIO_D28_IN |
        SIUL2_0_PORT42_FXIO_FXIO_D27_IN |
        SIUL2_0_PORT43_EMIOS_0_EMIOS_0_CH_9_X_IN |
        SIUL2_0_PORT44_SIUL_EIRQ_26_IN |
        SIUL2_0_PORT45_SIUL_EIRQ_27_IN |
        SIUL2_0_PORT46_EMIOS_0_EMIOS_0_CH_2_X_IN |
        SIUL2_0_PORT47_SIUL_EIRQ_29_IN |
        SIUL2_0_PORT48_FLEXPWM_0_PWM_0_FAULT_1_IN |
        SIUL2_0_PORT49_FLEXPWM_0_PWM_0_FAULT_3_IN |
        SIUL2_0_PORT50_EMIOS_0_EMIOS_0_CH_15_X_IN |
        SIUL2_0_PORT51_EMIOS_0_EMIOS_0_CH_15_X_IN |
        SIUL2_0_PORT52_ETPU_A_ETPU_A_CH_24_IN |
        SIUL2_0_PORT53_ETPU_A_ETPU_A_CH_25_IN |
        SIUL2_0_PORT54_SIUL_EIRQ_9_IN |
        SIUL2_0_PORT55_ETPU_A_ETPU_A_CH_30_IN |
        SIUL2_0_PORT56_SIUL_EIRQ_11_IN |
        SIUL2_0_PORT57_ETPU_A_ETPU_A_CH_31_IN |
        SIUL2_0_PORT58_SIUL_EIRQ_13_IN |
        SIUL2_0_PORT59_EMIOS_0_EMIOS_0_CH_23_X_IN |
        SIUL2_0_PORT60_SIUL_EIRQ_14_IN |
        SIUL2_0_PORT61_CAN4_CAN4_RX_IN |
        SIUL2_0_PORT65_WKPU_WKPU_5_IN |
        SIUL2_0_PORT66_CMP0_CMP0_IN2_IN |
        SIUL2_0_PORT67_CMP0_CMP0_IN4_IN |
        SIUL2_0_PORT68_CMP1_CMP1_IN3_IN |
        SIUL2_0_PORT70_WKPU_WKPU_3_IN |
        SIUL2_0_PORT71_WKPU_WKPU_2_IN |
        SIUL2_0_PORT73_WKPU_WKPU_10_IN |
        SIUL2_0_PORT75_WKPU_WKPU_18_IN |
        SIUL2_0_PORT78_WKPU_WKPU_4_IN |
        SIUL2_0_PORT96_ADC2_ADC2_S8_IN |
        SIUL2_0_PORT96_ADC0_ADC0_P1_IN |
        SIUL2_0_PORT97_ADC1_ADC1_S13_IN |
        SIUL2_0_PORT97_ADC0_ADC0_P0_IN |
        SIUL2_0_PORT98_ADC1_ADC1_S16_IN |
        SIUL2_0_PORT98_ADC2_ADC2_S15_IN |
        SIUL2_0_PORT99_ADC1_ADC1_S17_IN |
        SIUL2_0_PORT99_ADC2_ADC2_S16_IN |
        SIUL2_0_PORT100_ADC0_ADC0_S17_IN |
        SIUL2_0_PORT100_ADC2_ADC2_S17_IN |
        SIUL2_0_PORT115_MSC0_DSPI_MSC0_PCS_0_OUT |
        SIUL2_0_PORT117_MSC0_DSPI_MSC0_PCS_1_OUT |
        SIUL2_0_PORT174_EMIOS_0_EMIOS_0_CH_17_X_OUT |
        SIUL2_0_PORT175_EMIOS_0_EMIOS_0_CH_22_X_OUT |
        SIUL2_0_PORT176_LCU0_LCU0_OUT7_OUT |
        SIUL2_0_PORT178_LCU1_LCU1_OUT2_OUT |
        SIUL2_0_PORT180_ETPU_B_ETPU_B_CH_19_OUT |
        SIUL2_0_PORT181_EMIOS_0_EMIOS_0_CH_14_X_OUT |
        SIUL2_0_PORT183_ETPU_A_ETPU_A_CH_13_OUT |
        SIUL2_0_PORT185_ETPU_B_ETPU_B_CH_0_OUT |
        SIUL2_0_PORT187_EMIOS_0_EMIOS_0_CH_11_X_OUT |
        SIUL2_0_PORT189_ETPU_B_ETPU_B_CH_29_OUT |
        SIUL2_0_PORT194_ETPU_A_ETPU_A_CH_22_OUT |
        SIUL2_0_PORT195_ETPU_B_ETPU_B_CH_31_OUT |
        SIUL2_0_PORT196_LCU0_LCU0_OUT2_OUT |
        SIUL2_0_PORT197_LCU0_LCU0_OUT3_OUT |
        SIUL2_0_PORT200_ETPU_A_ETPU_A_CH_25_OUT |
        SIUL2_0_PORT204_TRACE_EVTO_1_OUT |
        SIUL2_0_PORT205_ETPU_B_ETPU_B_CH_28_OUT |
        SIUL2_0_PORT232_LPUART2_LPUART2_TX_OUT |
        SIUL2_0_PORT234_LPUART3_LPUART3_TX_OUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(10U)
                )
    }
    ,
    /*  Mode PORT_INPUT5_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT0_LPSPI4_LPSPI4_PCS2_IN |
        SIUL2_0_PORT1_LPSPI4_LPSPI4_PCS1_IN |
        SIUL2_0_PORT2_LPUART0_LPUART0_RX_IN |
        SIUL2_0_PORT3_LPSPI5_LPSPI5_SCK_IN |
        SIUL2_0_PORT6_LPUART3_LPUART3_RX_IN |
        SIUL2_0_PORT7_LPUART3_LPUART3_TX_IN |
        SIUL2_0_PORT8_ETPU_B_ETPU_B_TCRCLK_IN |
        SIUL2_0_PORT9_LPSPI3_LPSPI3_PCS0_IN |
        SIUL2_0_PORT14_ETPU_A_ETPU_A_CH_6_IN |
        SIUL2_0_PORT15_LPSPI0_LPSPI0_PCS3_IN |
        SIUL2_0_PORT16_LPSPI0_LPSPI0_PCS4_IN |
        SIUL2_0_PORT17_LPSPI3_LPSPI3_SOUT_IN |
        SIUL2_0_PORT18_TRACE_EVTI_0_IN |
        SIUL2_0_PORT19_ETPU_A_ETPU_A_CH_4_IN |
        SIUL2_0_PORT20_ETPU_B_ETPU_B_CH_4_IN |
        SIUL2_0_PORT21_FXIO_FXIO_D0_IN |
        SIUL2_0_PORT22_SYSTEM_SWG_EXT_REF_CLK_IN |
        SIUL2_0_PORT23_ETPU_B_ETPU_B_CH_13_IN |
        SIUL2_0_PORT25_ETPU_B_ETPU_B_CH_9_IN |
        SIUL2_0_PORT26_LPSPI0_LPSPI0_PCS0_IN |
        SIUL2_0_PORT29_LPUART2_LPUART2_TX_IN |
        SIUL2_0_PORT30_LPSPI0_LPSPI0_SOUT_IN |
        SIUL2_0_PORT31_LPSPI0_LPSPI0_PCS1_IN |
        SIUL2_0_PORT32_EMIOS_0_EMIOS_0_CH_3_X_IN |
        SIUL2_0_PORT33_LPI2C0_LPI2C0_SCLS_IN |
        SIUL2_0_PORT34_EMIOS_0_EMIOS_0_CH_8_X_IN |
        SIUL2_0_PORT35_FXIO_FXIO_D17_IN |
        SIUL2_0_PORT36_LPSPI0_LPSPI0_SOUT_IN |
        SIUL2_0_PORT37_LPSPI0_LPSPI0_PCS0_IN |
        SIUL2_0_PORT40_FXIO_FXIO_D29_IN |
        SIUL2_0_PORT41_LPUART1_LPUART1_RX_IN |
        SIUL2_0_PORT42_LPSPI4_LPSPI4_SCK_IN |
        SIUL2_0_PORT43_FXIO_FXIO_D26_IN |
        SIUL2_0_PORT44_EMIOS_0_EMIOS_0_CH_0_X_IN |
        SIUL2_0_PORT45_EMIOS_0_EMIOS_0_CH_1_X_IN |
        SIUL2_0_PORT46_FXIO_FXIO_D23_IN |
        SIUL2_0_PORT47_EMIOS_0_EMIOS_0_CH_3_X_IN |
        SIUL2_0_PORT48_SIUL_EIRQ_30_IN |
        SIUL2_0_PORT49_SIUL_EIRQ_31_IN |
        SIUL2_0_PORT50_FXIO_FXIO_D1_IN |
        SIUL2_0_PORT51_EMAC_EMAC_PPS0_IN |
        SIUL2_0_PORT52_FXIO_FXIO_D3_IN |
        SIUL2_0_PORT53_SIUL_EIRQ_8_IN |
        SIUL2_0_PORT54_FXIO_FXIO_D15_IN |
        SIUL2_0_PORT55_CAN1_CAN1_RX_IN |
        SIUL2_0_PORT56_FXIO_FXIO_D5_IN |
        SIUL2_0_PORT57_SIUL_EIRQ_12_IN |
        SIUL2_0_PORT58_FXIO_FXIO_D7_IN |
        SIUL2_0_PORT59_FXIO_FXIO_D8_IN |
        SIUL2_0_PORT60_EMAC_EMAC_PPS3_IN |
        SIUL2_0_PORT61_FXIO_FXIO_D10_IN |
        SIUL2_0_PORT64_SIUL_EIRQ_0_IN |
        SIUL2_0_PORT65_CAN3_CAN3_RX_IN |
        SIUL2_0_PORT66_CAN0_CAN0_RX_IN |
        SIUL2_0_PORT67_SIUL_EIRQ_3_IN |
        SIUL2_0_PORT68_SIUL_EIRQ_4_IN |
        SIUL2_0_PORT69_SIUL_EIRQ_5_IN |
        SIUL2_0_PORT70_CAN2_CAN2_RX_IN |
        SIUL2_0_PORT71_SIUL_EIRQ_7_IN |
        SIUL2_0_PORT72_SIUL_EIRQ_16_IN |
        SIUL2_0_PORT73_CAN1_CAN1_RX_IN |
        SIUL2_0_PORT74_SIUL_EIRQ_18_IN |
        SIUL2_0_PORT75_FLEXPWM_1_PWM_1_FAULT_1_IN |
        SIUL2_0_PORT76_SIUL_EIRQ_20_IN |
        SIUL2_0_PORT77_SIUL_EIRQ_21_IN |
        SIUL2_0_PORT78_CAN2_CAN2_RX_IN |
        SIUL2_0_PORT79_SIUL_EIRQ_23_IN |
        SIUL2_0_PORT80_WKPU_WKPU_3_IN |
        SIUL2_0_PORT82_WKPU_WKPU_36_IN |
        SIUL2_0_PORT84_WKPU_WKPU_43_IN |
        SIUL2_0_PORT87_WKPU_WKPU_44_IN |
        SIUL2_0_PORT88_WKPU_WKPU_46_IN |
        SIUL2_0_PORT89_WKPU_WKPU_45_IN |
        SIUL2_0_PORT90_WKPU_WKPU_48_IN |
        SIUL2_0_PORT93_WKPU_WKPU_47_IN |
        SIUL2_0_PORT95_WKPU_WKPU_49_IN |
        SIUL2_0_PORT116_ADC0_ADC0_S22_IN |
        SIUL2_0_PORT116_ADC1_ADC1_X_2_IN |
        SIUL2_0_PORT117_ADC1_ADC1_S20_IN |
        SIUL2_0_PORT117_ADC2_ADC2_S20_IN |
        SIUL2_0_PORT118_ADC2_ADC2_S18_IN |
        SIUL2_0_PORT118_ADC1_ADC1_S18_IN |
        SIUL2_0_PORT119_ADC0_ADC0_S16_IN |
        SIUL2_0_PORT119_ADC2_ADC2_S14_IN |
        SIUL2_0_PORT120_ADC1_ADC1_S14_IN |
        SIUL2_0_PORT120_ADC1_ADC1_X_0_IN |
        SIUL2_0_PORT122_ADC5_ADC5_P3_IN |
        SIUL2_0_PORT122_ADC6_ADC6_P2_IN |
        SIUL2_0_PORT122_SDADC_2_SDADC2_AN_1_IN |
        SIUL2_0_PORT123_ADC4_ADC4_P6_IN |
        SIUL2_0_PORT123_ADC5_ADC5_P2_IN |
        SIUL2_0_PORT123_SDADC_2_SDADC2_AN_2_IN |
        SIUL2_0_PORT124_ADC5_ADC5_P1_IN |
        SIUL2_0_PORT124_ADC6_ADC6_P7_IN |
        SIUL2_0_PORT124_SDADC_3_SDADC3_AN_0_IN |
        SIUL2_0_PORT125_ADC5_ADC5_P7_IN |
        SIUL2_0_PORT125_ADC6_ADC6_P5_IN |
        SIUL2_0_PORT125_SDADC_3_SDADC3_AN_2_IN |
        SIUL2_0_PORT174_MSC0_DSPI_MSC0_PCS_0_OUT |
        SIUL2_0_PORT175_MSC0_DSPI_MSC0_PCS_1_OUT |
        SIUL2_0_PORT176_MSC0_DSPI_MSC0_PCS_0_OUT |
        SIUL2_0_PORT178_MSC0_DSPI_MSC0_PCS_1_OUT |
        SIUL2_0_PORT180_LCU0_LCU0_OUT5_OUT |
        SIUL2_0_PORT181_MSC0_DSPI_MSC0_SOUT_OUT |
        SIUL2_0_PORT187_ETPU_B_ETPU_B_CH_30_OUT |
        SIUL2_0_PORT189_ETPU_A_ETPU_A_CH_0_OUT |
        SIUL2_0_PORT194_LCU1_LCU1_OUT6_OUT |
        SIUL2_0_PORT195_ETPU_A_ETPU_A_CH_2_OUT |
        SIUL2_0_PORT196_EMIOS_0_EMIOS_0_CH_20_X_OUT |
        SIUL2_0_PORT197_EMIOS_0_EMIOS_0_CH_21_X_OUT |
        SIUL2_0_PORT200_ETPU_B_ETPU_B_CH_14_OUT |
        SIUL2_0_PORT205_ETPU_A_ETPU_A_CH_20_OUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(13U)
                )
    }
    ,
    /*  Mode PORT_INPUT6_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT0_LPUART0_LPUART0_CTS_IN |
        SIUL2_0_PORT2_LPSPI1_LPSPI1_SIN_IN |
        SIUL2_0_PORT3_LPUART0_LPUART0_TX_IN |
        SIUL2_0_PORT6_LPSPI1_LPSPI1_PCS1_IN |
        SIUL2_0_PORT7_LPUART0_LPUART0_DCD_B_IN |
        SIUL2_0_PORT8_ETPU_B_ETPU_B_CH_0_IN |
        SIUL2_0_PORT9_LPUART2_LPUART2_TX_IN |
        SIUL2_0_PORT14_ETPU_B_ETPU_B_CH_9_IN |
        SIUL2_0_PORT15_LPSPI2_LPSPI2_PCS3_IN |
        SIUL2_0_PORT16_LPSPI1_LPSPI1_PCS2_IN |
        SIUL2_0_PORT17_LPUART0_LPUART0_TX_IN |
        SIUL2_0_PORT18_ETPU_A_ETPU_A_CH_3_IN |
        SIUL2_0_PORT20_ETPU_A_ETPU_A_CH_5_IN |
        SIUL2_0_PORT21_LPSPI1_LPSPI1_PCS0_IN |
        SIUL2_0_PORT26_LPSPI1_LPSPI1_PCS0_IN |
        SIUL2_0_PORT29_ZIPWIRE0_LFAST_0_EXT_REF_IN |
        SIUL2_0_PORT30_LPSPI1_LPSPI1_SOUT_IN |
        SIUL2_0_PORT31_ETPU_B_ETPU_B_CH_28_IN |
        SIUL2_0_PORT32_FXIO_FXIO_D14_IN |
        SIUL2_0_PORT33_LPSPI0_LPSPI0_SOUT_IN |
        SIUL2_0_PORT34_FXIO_FXIO_D18_IN |
        SIUL2_0_PORT35_LPSPI2_LPSPI2_SOUT_IN |
        SIUL2_0_PORT36_EMAC_EMAC_MII_RMII_MDIO_IN |
        SIUL2_0_PORT37_LPSPI0_LPSPI0_PCS1_IN |
        SIUL2_0_PORT40_LPSPI0_LPSPI0_PCS5_IN |
        SIUL2_0_PORT41_LPSPI4_LPSPI4_SOUT_IN |
        SIUL2_0_PORT42_LPUART1_LPUART1_TX_IN |
        SIUL2_0_PORT43_LPI2C0_LPI2C0_HREQ_IN |
        SIUL2_0_PORT44_FXIO_FXIO_D25_IN |
        SIUL2_0_PORT45_FXIO_FXIO_D8_IN |
        SIUL2_0_PORT46_LPUART3_LPUART3_RX_IN |
        SIUL2_0_PORT47_FXIO_FXIO_D22_IN |
        SIUL2_0_PORT48_EMIOS_0_EMIOS_0_CH_4_X_IN |
        SIUL2_0_PORT49_EMIOS_0_EMIOS_0_CH_5_X_IN |
        SIUL2_0_PORT50_LPSPI1_LPSPI1_PCS1_IN |
        SIUL2_0_PORT51_FXIO_FXIO_D2_IN |
        SIUL2_0_PORT52_LPSPI5_LPSPI5_PCS3_IN |
        SIUL2_0_PORT53_EMIOS_0_EMIOS_0_CH_17_X_IN |
        SIUL2_0_PORT54_LPSPI3_LPSPI3_PCS1_IN |
        SIUL2_0_PORT55_SIUL_EIRQ_10_IN |
        SIUL2_0_PORT56_LPSPI2_LPSPI2_PCS2_IN |
        SIUL2_0_PORT57_FXIO_FXIO_D6_IN |
        SIUL2_0_PORT58_LPSPI2_LPSPI2_PCS3_IN |
        SIUL2_0_PORT59_LPSPI2_LPSPI2_SOUT_IN |
        SIUL2_0_PORT60_FXIO_FXIO_D9_IN |
        SIUL2_0_PORT61_LPSPI2_LPSPI2_SCK_IN |
        SIUL2_0_PORT64_EMIOS_0_EMIOS_0_CH_0_X_IN |
        SIUL2_0_PORT65_SIUL_EIRQ_1_IN |
        SIUL2_0_PORT66_SIUL_EIRQ_2_IN |
        SIUL2_0_PORT67_EMIOS_0_EMIOS_0_CH_3_X_IN |
        SIUL2_0_PORT68_EMIOS_0_EMIOS_0_CH_8_X_IN |
        SIUL2_0_PORT69_EMIOS_0_EMIOS_0_CH_16_X_IN |
        SIUL2_0_PORT70_SIUL_EIRQ_6_IN |
        SIUL2_0_PORT71_FXIO_FXIO_D10_IN |
        SIUL2_0_PORT72_EMIOS_0_EMIOS_0_CH_9_X_IN |
        SIUL2_0_PORT73_SIUL_EIRQ_17_IN |
        SIUL2_0_PORT74_EMIOS_0_EMIOS_0_CH_6_X_IN |
        SIUL2_0_PORT75_CAN5_CAN5_RX_IN |
        SIUL2_0_PORT76_EMIOS_0_EMIOS_0_CH_22_X_IN |
        SIUL2_0_PORT77_EMIOS_0_EMIOS_0_CH_23_X_IN |
        SIUL2_0_PORT78_SIUL_EIRQ_22_IN |
        SIUL2_0_PORT79_EMIOS_0_EMIOS_0_CH_11_X_IN |
        SIUL2_0_PORT80_CAN2_CAN2_RX_IN |
        SIUL2_0_PORT81_ETPU_A_ETPU_A_CH_29_IN |
        SIUL2_0_PORT82_FXIO_FXIO_D6_IN |
        SIUL2_0_PORT83_FXIO_FXIO_D13_IN |
        SIUL2_0_PORT84_SIUL_EIRQ_16_IN |
        SIUL2_0_PORT85_SIUL_EIRQ_17_IN |
        SIUL2_0_PORT87_CAN0_CAN0_RX_IN |
        SIUL2_0_PORT88_FLEXPWM_1_PWM_1_FAULT_3_IN |
        SIUL2_0_PORT89_FLEXPWM_1_PWM_1_FAULT_2_IN |
        SIUL2_0_PORT90_FLEXPWM_1_PWM_1_FAULT_0_IN |
        SIUL2_0_PORT91_FLEXPWM_1_PWM_1_X_2_IN |
        SIUL2_0_PORT92_FXIO_FXIO_D2_IN |
        SIUL2_0_PORT93_CAN3_CAN3_RX_IN |
        SIUL2_0_PORT94_FXIO_FXIO_D0_IN |
        SIUL2_0_PORT95_CAN4_CAN4_RX_IN |
        SIUL2_0_PORT96_WKPU_WKPU_6_IN |
        SIUL2_0_PORT98_WKPU_WKPU_9_IN |
        SIUL2_0_PORT99_SYSTEM_NMI_B_IN |
        SIUL2_0_PORT99_WKPU_WKPU_1_IN |
        SIUL2_0_PORT100_WKPU_WKPU_22_IN |
        SIUL2_0_PORT102_CMP0_CMP0_IN7_IN |
        SIUL2_0_PORT103_CMP0_CMP0_IN6_IN |
        SIUL2_0_PORT109_WKPU_WKPU_24_IN |
        SIUL2_0_PORT111_CMP0_CMP0_IN1_IN |
        SIUL2_0_PORT128_ADC3_ADC3_P0_IN |
        SIUL2_0_PORT128_ADC1_ADC1_P4_IN |
        SIUL2_0_PORT129_ADC1_ADC1_P6_IN |
        SIUL2_0_PORT129_ADC2_ADC2_P7_IN |
        SIUL2_0_PORT130_ADC3_ADC3_P2_IN |
        SIUL2_0_PORT130_SDADC_0_SDADC0_AN_0_IN |
        SIUL2_0_PORT130_ADC2_ADC2_S12_IN |
        SIUL2_0_PORT132_ADC1_ADC1_S9_IN |
        SIUL2_0_PORT132_ADC2_ADC2_P2_IN |
        SIUL2_0_PORT133_ADC1_ADC1_S8_IN |
        SIUL2_0_PORT133_ADC2_ADC2_P3_IN |
        SIUL2_0_PORT134_ADC3_ADC3_P3_IN |
        SIUL2_0_PORT134_ADC4_ADC4_P0_IN |
        SIUL2_0_PORT134_SDADC_0_SDADC0_AN_1_IN |
        SIUL2_0_PORT138_ADC1_ADC1_S11_IN |
        SIUL2_0_PORT138_ADC0_ADC0_P5_IN |
        SIUL2_0_PORT139_ADC0_ADC0_S9_IN |
        SIUL2_0_PORT139_ADC1_ADC1_P5_IN |
        SIUL2_0_PORT143_ADC2_ADC2_S9_IN |
        SIUL2_0_PORT143_ADC0_ADC0_P3_IN |
        SIUL2_0_PORT180_EMIOS_0_EMIOS_0_CH_13_X_OUT |
        SIUL2_0_PORT183_MSC0_DSPI_MSC0_PCS_0_OUT |
        SIUL2_0_PORT189_ETPU_A_ETPU_A_CH_21_OUT |
        SIUL2_0_PORT195_ETPU_A_ETPU_A_CH_23_OUT |
        SIUL2_0_PORT200_LCU0_LCU0_OUT1_OUT |
        SIUL2_0_PORT205_LCU1_LCU1_OUT4_OUT */
        (uint16)( SHL_PAD_U32(0U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(13U)
                )
    }
    ,
    /*  Mode PORT_INPUT7_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT2_LPSPI5_LPSPI5_SIN_IN |
        SIUL2_0_PORT3_FLEXPWM_0_PWM_0_A_1_IN |
        SIUL2_0_PORT6_LPSPI3_LPSPI3_PCS1_IN |
        SIUL2_0_PORT7_FLEXPWM_1_PWM_1_B_1_IN |
        SIUL2_0_PORT8_ETPU_A_ETPU_A_CH_5_IN |
        SIUL2_0_PORT9_PG_PGOOD_IN |
        SIUL2_0_PORT15_LPSPI5_LPSPI5_PCS0_IN |
        SIUL2_0_PORT16_LPSPI4_LPSPI4_PCS3_IN |
        SIUL2_0_PORT17_ETPU_A_ETPU_A_CH_8_IN |
        SIUL2_0_PORT18_ETPU_B_ETPU_B_CH_1_IN |
        SIUL2_0_PORT21_LPSPI2_LPSPI2_PCS2_IN |
        SIUL2_0_PORT26_PG_PGOOD_IN |
        SIUL2_0_PORT32_LPUART0_LPUART0_RX_IN |
        SIUL2_0_PORT33_HSE_HSE_TAMPER_EXTIN0_IN |
        SIUL2_0_PORT34_LPUART1_LPUART1_RX_IN |
        SIUL2_0_PORT35_EMAC_EMAC_MII_RMII_TX_CLK_IN |
        SIUL2_0_PORT36_TRGMUX_TRGMUX_IN1_IN |
        SIUL2_0_PORT37_TRGMUX_TRGMUX_IN0_IN |
        SIUL2_0_PORT40_LPSPI4_LPSPI4_PCS0_IN |
        SIUL2_0_PORT41_LPUART1_LPUART1_RIN_B_IN |
        SIUL2_0_PORT42_SYSTEM_SWG_EXT_REF_CLK_IN |
        SIUL2_0_PORT43_LPSPI4_LPSPI4_SIN_IN |
        SIUL2_0_PORT44_LPUART0_LPUART0_RX_IN |
        SIUL2_0_PORT45_FXIO_FXIO_D24_IN |
        SIUL2_0_PORT46_LPSPI1_LPSPI1_SCK_IN |
        SIUL2_0_PORT47_LPSPI1_LPSPI1_SIN_IN |
        SIUL2_0_PORT48_FXIO_FXIO_D21_IN |
        SIUL2_0_PORT49_FXIO_FXIO_D20_IN |
        SIUL2_0_PORT50_LPSPI5_LPSPI5_PCS2_IN |
        SIUL2_0_PORT52_QUADSPI_QUADSPI_INTA_IN |
        SIUL2_0_PORT53_FXIO_FXIO_D4_IN |
        SIUL2_0_PORT54_EMAC_EMAC_MII_CRS_IN |
        SIUL2_0_PORT55_EMIOS_0_EMIOS_0_CH_19_X_IN |
        SIUL2_0_PORT56_EMAC_EMAC_MII_RMII_RXD_1_IN |
        SIUL2_0_PORT57_LPSPI2_LPSPI2_PCS0_IN |
        SIUL2_0_PORT58_EMAC_EMAC_MII_RX_CLK_IN |
        SIUL2_0_PORT59_EMAC_EMAC_MII_COL_IN |
        SIUL2_0_PORT60_LPUART1_LPUART1_RX_IN |
        SIUL2_0_PORT61_LPUART2_LPUART2_TX_IN |
        SIUL2_0_PORT64_EMIOS_0_EMIOS_0_CH_14_X_IN |
        SIUL2_0_PORT65_EMIOS_0_EMIOS_0_CH_1_X_IN |
        SIUL2_0_PORT66_EMIOS_0_EMIOS_0_CH_2_X_IN |
        SIUL2_0_PORT67_LPUART0_LPUART0_TX_IN |
        SIUL2_0_PORT68_FXIO_FXIO_D5_IN |
        SIUL2_0_PORT69_FXIO_FXIO_D4_IN |
        SIUL2_0_PORT70_FXIO_FXIO_D11_IN |
        SIUL2_0_PORT71_LPI2C0_LPI2C0_HREQ_IN |
        SIUL2_0_PORT72_FXIO_FXIO_D12_IN |
        SIUL2_0_PORT73_EMIOS_0_EMIOS_0_CH_8_X_IN |
        SIUL2_0_PORT74_FXIO_FXIO_D18_IN |
        SIUL2_0_PORT75_SIUL_EIRQ_19_IN |
        SIUL2_0_PORT76_FXIO_FXIO_D19_IN |
        SIUL2_0_PORT77_FXIO_FXIO_D16_IN |
        SIUL2_0_PORT78_EMIOS_0_EMIOS_0_CH_10_X_IN |
        SIUL2_0_PORT79_FXIO_FXIO_D18_IN |
        SIUL2_0_PORT80_EMIOS_0_EMIOS_0_CH_9_X_IN |
        SIUL2_0_PORT81_FXIO_FXIO_D2_IN |
        SIUL2_0_PORT82_FXIO_FXIO_D12_IN |
        SIUL2_0_PORT83_LPSPI2_LPSPI2_PCS1_IN |
        SIUL2_0_PORT84_EMAC_EMAC_PPS0_IN |
        SIUL2_0_PORT85_EMAC_EMAC_PPS1_IN |
        SIUL2_0_PORT87_SIUL_EIRQ_18_IN |
        SIUL2_0_PORT88_SIUL_EIRQ_19_IN |
        SIUL2_0_PORT89_CAN1_CAN1_RX_IN |
        SIUL2_0_PORT90_CAN5_CAN5_RX_IN |
        SIUL2_0_PORT91_SIUL_EIRQ_22_IN |
        SIUL2_0_PORT92_FXIO_FXIO_D21_IN |
        SIUL2_0_PORT93_SIUL_EIRQ_23_IN |
        SIUL2_0_PORT94_FXIO_FXIO_D23_IN |
        SIUL2_0_PORT95_EMIOS_0_EMIOS_0_CH_14_X_IN |
        SIUL2_0_PORT96_ETPU_B_ETPU_B_CH_17_IN |
        SIUL2_0_PORT97_ETPU_B_ETPU_B_CH_12_IN |
        SIUL2_0_PORT98_SIUL_EIRQ_10_IN |
        SIUL2_0_PORT99_SIUL_EIRQ_11_IN |
        SIUL2_0_PORT100_SIUL_EIRQ_12_IN |
        SIUL2_0_PORT101_ETPU_A_ETPU_A_CH_27_IN |
        SIUL2_0_PORT102_ETPU_A_ETPU_A_CH_26_IN |
        SIUL2_0_PORT103_SIUL_EIRQ_15_IN |
        SIUL2_0_PORT104_ETPU_A_ETPU_A_CH_28_IN |
        SIUL2_0_PORT105_SIUL_EIRQ_25_IN |
        SIUL2_0_PORT106_SIUL_EIRQ_26_IN |
        SIUL2_0_PORT107_SIUL_EIRQ_27_IN |
        SIUL2_0_PORT108_SIUL_EIRQ_28_IN |
        SIUL2_0_PORT109_SIUL_EIRQ_29_IN |
        SIUL2_0_PORT110_SIUL_EIRQ_30_IN |
        SIUL2_0_PORT111_CAN3_CAN3_RX_IN |
        SIUL2_0_PORT112_CMP0_CMP0_IN5_IN |
        SIUL2_0_PORT116_WKPU_WKPU_54_IN |
        SIUL2_0_PORT119_WKPU_WKPU_50_IN |
        SIUL2_0_PORT123_WKPU_WKPU_51_IN |
        SIUL2_0_PORT125_WKPU_WKPU_52_IN |
        SIUL2_0_PORT127_WKPU_WKPU_53_IN |
        SIUL2_0_PORT144_ADC2_ADC2_S10_IN |
        SIUL2_0_PORT144_ADC0_ADC0_P4_IN |
        SIUL2_0_PORT145_ADC5_ADC5_P0_IN |
        SIUL2_0_PORT145_ADC4_ADC4_P3_IN |
        SIUL2_0_PORT145_SDADC_1_SDADC1_AN_1_IN |
        SIUL2_0_PORT146_ADC3_ADC3_P5_IN |
        SIUL2_0_PORT146_SDADC_0_SDADC0_AN_3_IN |
        SIUL2_0_PORT146_ADC1_ADC1_S12_IN |
        SIUL2_0_PORT151_ADC1_ADC1_P7_IN |
        SIUL2_0_PORT151_ADC0_ADC0_S12_IN |
        SIUL2_0_PORT154_ADC1_ADC1_P0_IN |
        SIUL2_0_PORT154_ADC0_ADC0_P6_IN |
        SIUL2_0_PORT189_LCU1_LCU1_OUT5_OUT |
        SIUL2_0_PORT195_LCU1_LCU1_OUT7_OUT |
        SIUL2_0_PORT200_EMIOS_0_EMIOS_0_CH_22_X_OUT |
        SIUL2_0_PORT205_EMIOS_0_EMIOS_0_CH_19_X_OUT */
        (uint16)( SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(13U)
                )
    }
    ,
    /*  Mode PORT_INPUT8_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT2_FLEXPWM_0_PWM_0_B_0_IN |
        SIUL2_0_PORT3_ETPU_A_ETPU_A_CH_3_IN |
        SIUL2_0_PORT6_LPUART1_LPUART1_CTS_IN |
        SIUL2_0_PORT7_ETPU_A_ETPU_A_CH_20_IN |
        SIUL2_0_PORT9_ETPU_B_ETPU_B_CH_1_IN |
        SIUL2_0_PORT16_LPUART1_LPUART1_DSR_B_IN |
        SIUL2_0_PORT21_ETPU_A_ETPU_A_CH_1_IN |
        SIUL2_0_PORT32_LPI2C0_LPI2C0_SDAS_IN |
        SIUL2_0_PORT33_LPUART0_LPUART0_TX_IN |
        SIUL2_0_PORT34_LPSPI2_LPSPI2_SIN_IN |
        SIUL2_0_PORT35_TRGMUX_TRGMUX_IN2_IN |
        SIUL2_0_PORT40_LPUART1_LPUART1_DCD_B_IN |
        SIUL2_0_PORT43_LPUART0_LPUART0_DSR_B_IN |
        SIUL2_0_PORT44_LPSPI3_LPSPI3_PCS3_IN |
        SIUL2_0_PORT45_LPSPI3_LPSPI3_PCS2_IN |
        SIUL2_0_PORT46_ETPU_A_ETPU_A_CH_3_IN |
        SIUL2_0_PORT47_TRGMUX_TRGMUX_IN0_IN |
        SIUL2_0_PORT48_LPSPI1_LPSPI1_SOUT_IN |
        SIUL2_0_PORT49_LPUART0_LPUART0_RX_IN |
        SIUL2_0_PORT50_EMAC_EMAC_MII_RMII_RX_DV_RGMII_RXCTL_IN |
        SIUL2_0_PORT52_ETPU_B_ETPU_B_CH_13_IN |
        SIUL2_0_PORT53_ETPU_B_ETPU_B_CH_14_IN |
        SIUL2_0_PORT54_LPUART1_LPUART1_TX_IN |
        SIUL2_0_PORT55_FXIO_FXIO_D4_IN |
        SIUL2_0_PORT56_EMAC_EMAC_MII_RXD2_IN |
        SIUL2_0_PORT57_EMAC_EMAC_MII_COL_IN |
        SIUL2_0_PORT58_QUADSPI_QUADSPI_INTA_IN |
        SIUL2_0_PORT59_EMAC_EMAC_MII_CRS_IN |
        SIUL2_0_PORT60_LPSPI2_LPSPI2_SIN_IN |
        SIUL2_0_PORT64_EMAC_EMAC_MII_RMII_RXD_0_IN |
        SIUL2_0_PORT65_EMIOS_0_EMIOS_0_CH_15_X_IN |
        SIUL2_0_PORT66_LPUART0_LPUART0_RX_IN |
        SIUL2_0_PORT68_JTAG_JTAG_TCK_SWD_CLK_IN |
        SIUL2_0_PORT69_JTAG_JTAG_TDI_IN |
        SIUL2_0_PORT70_LPUART1_LPUART1_RX_IN |
        SIUL2_0_PORT71_LPI2C1_LPI2C1_SCL_IN |
        SIUL2_0_PORT72_LPUART1_LPUART1_RX_IN |
        SIUL2_0_PORT73_FXIO_FXIO_D13_IN |
        SIUL2_0_PORT74_LPSPI2_LPSPI2_PCS1_IN |
        SIUL2_0_PORT75_FXIO_FXIO_D15_IN |
        SIUL2_0_PORT76_LPUART2_LPUART2_RX_IN |
        SIUL2_0_PORT77_LPSPI2_LPSPI2_PCS2_IN |
        SIUL2_0_PORT78_FXIO_FXIO_D16_IN |
        SIUL2_0_PORT79_LPI2C1_LPI2C1_SCL_IN |
        SIUL2_0_PORT80_FXIO_FXIO_D15_IN |
        SIUL2_0_PORT81_FXIO_FXIO_D14_IN |
        SIUL2_0_PORT82_LPUART2_LPUART2_RX_IN |
        SIUL2_0_PORT83_EMAC_EMAC_MII_RMII_TX_CLK_IN |
        SIUL2_0_PORT84_FXIO_FXIO_D14_IN |
        SIUL2_0_PORT85_FXIO_FXIO_D15_IN |
        SIUL2_0_PORT87_EMIOS_0_EMIOS_0_CH_12_X_IN |
        SIUL2_0_PORT88_FXIO_FXIO_D17_IN |
        SIUL2_0_PORT89_SIUL_EIRQ_20_IN |
        SIUL2_0_PORT90_SIUL_EIRQ_21_IN |
        SIUL2_0_PORT91_FXIO_FXIO_D20_IN |
        SIUL2_0_PORT92_LPI2C1_LPI2C1_SCL_IN |
        SIUL2_0_PORT93_EMIOS_0_EMIOS_0_CH_10_X_IN |
        SIUL2_0_PORT94_LPUART1_LPUART1_DSR_B_IN |
        SIUL2_0_PORT95_FXIO_FXIO_D1_IN |
        SIUL2_0_PORT96_SIUL_EIRQ_8_IN |
        SIUL2_0_PORT97_SIUL_EIRQ_9_IN |
        SIUL2_0_PORT98_FXIO_FXIO_D4_IN |
        SIUL2_0_PORT99_FXIO_FXIO_D5_IN |
        SIUL2_0_PORT100_EMIOS_0_EMIOS_0_CH_23_X_IN |
        SIUL2_0_PORT101_SIUL_EIRQ_13_IN |
        SIUL2_0_PORT102_SIUL_EIRQ_14_IN |
        SIUL2_0_PORT103_LPSPI0_LPSPI0_PCS3_IN |
        SIUL2_0_PORT104_SIUL_EIRQ_24_IN |
        SIUL2_0_PORT105_EMIOS_0_EMIOS_0_CH_13_X_IN |
        SIUL2_0_PORT106_EMIOS_0_EMIOS_0_CH_16_X_IN |
        SIUL2_0_PORT107_EMIOS_0_EMIOS_0_CH_17_X_IN |
        SIUL2_0_PORT108_EMIOS_0_EMIOS_0_CH_18_X_IN |
        SIUL2_0_PORT109_EMIOS_0_EMIOS_0_CH_20_X_IN |
        SIUL2_0_PORT110_EMIOS_0_EMIOS_0_CH_21_X_IN |
        SIUL2_0_PORT111_SIUL_EIRQ_31_IN |
        SIUL2_0_PORT112_EMIOS_0_EMIOS_0_CH_1_X_IN |
        SIUL2_0_PORT113_CAN5_CAN5_RX_IN |
        SIUL2_0_PORT114_EMIOS_0_EMIOS_0_CH_15_X_IN |
        SIUL2_0_PORT115_CAN2_CAN2_RX_IN |
        SIUL2_0_PORT116_FLEXPWM_0_PWM_0_FAULT_2_IN |
        SIUL2_0_PORT117_FLEXPWM_0_PWM_0_X_2_IN |
        SIUL2_0_PORT118_SIUL_EIRQ_27_IN |
        SIUL2_0_PORT119_SIUL_EIRQ_28_IN |
        SIUL2_0_PORT120_SIUL_EIRQ_29_IN |
        SIUL2_0_PORT121_ETPU_B_ETPU_B_CH_10_IN |
        SIUL2_0_PORT122_EMIOS_0_EMIOS_0_CH_23_X_IN |
        SIUL2_0_PORT123_SIUL_EIRQ_30_IN |
        SIUL2_0_PORT124_SIUL_EIRQ_31_IN |
        SIUL2_0_PORT125_CAN0_CAN0_RX_IN |
        SIUL2_0_PORT126_LPSPI5_LPSPI5_PCS3_IN |
        SIUL2_0_PORT127_CAN1_CAN1_RX_IN |
        SIUL2_0_PORT128_WKPU_WKPU_26_IN |
        SIUL2_0_PORT130_WKPU_WKPU_27_IN |
        SIUL2_0_PORT133_WKPU_WKPU_32_IN |
        SIUL2_0_PORT134_WKPU_WKPU_29_IN |
        SIUL2_0_PORT136_CMP0_CMP0_IN3_IN |
        SIUL2_0_PORT137_CMP0_CMP0_IN0_IN |
        SIUL2_0_PORT138_WKPU_WKPU_25_IN |
        SIUL2_0_PORT139_WKPU_WKPU_28_IN |
        SIUL2_0_PORT142_WKPU_WKPU_30_IN |
        SIUL2_0_PORT166_ADC3_ADC3_S11_IN |
        SIUL2_0_PORT166_ADC0_ADC0_S13_IN */
        (uint16)( SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(6U)
                )
    }
    ,
    /*  Mode PORT_INPUT9_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT2_ETPU_A_ETPU_A_CH_2_IN |
        SIUL2_0_PORT6_LPUART0_LPUART0_RIN_B_IN |
        SIUL2_0_PORT9_ETPU_A_ETPU_A_CH_12_IN |
        SIUL2_0_PORT32_LPSPI0_LPSPI0_PCS0_IN |
        SIUL2_0_PORT33_ETPU_B_ETPU_B_CH_9_IN |
        SIUL2_0_PORT34_TRGMUX_TRGMUX_IN3_IN |
        SIUL2_0_PORT35_LPUART1_LPUART1_TX_IN |
        SIUL2_0_PORT43_ETPU_A_ETPU_A_TCRCLK_IN |
        SIUL2_0_PORT44_LPUART0_LPUART0_DCD_B_IN |
        SIUL2_0_PORT45_LPUART0_LPUART0_TX_IN |
        SIUL2_0_PORT46_ETPU_A_ETPU_A_CH_9_IN |
        SIUL2_0_PORT47_LPUART3_LPUART3_TX_IN |
        SIUL2_0_PORT48_TRGMUX_TRGMUX_IN1_IN |
        SIUL2_0_PORT49_LPSPI1_LPSPI1_PCS3_IN |
        SIUL2_0_PORT50_ETPU_B_ETPU_B_CH_29_IN |
        SIUL2_0_PORT55_LPUART1_LPUART1_RX_IN |
        SIUL2_0_PORT56_EMAC_EMAC_MII_RXD3_IN |
        SIUL2_0_PORT57_EMAC_EMAC_MII_RMII_RX_ER_IN |
        SIUL2_0_PORT59_LPUART1_LPUART1_TX_IN |
        SIUL2_0_PORT64_EMAC_EMAC_MII_RMII_RXD_1_IN |
        SIUL2_0_PORT65_FXIO_FXIO_D5_IN |
        SIUL2_0_PORT66_LPSPI0_LPSPI0_PCS2_IN |
        SIUL2_0_PORT69_LPI2C1_LPI2C1_HREQ_IN |
        SIUL2_0_PORT70_LPSPI0_LPSPI0_PCS1_IN |
        SIUL2_0_PORT71_LPSPI0_LPSPI0_PCS0_IN |
        SIUL2_0_PORT72_LPI2C0_LPI2C0_SCL_IN |
        SIUL2_0_PORT73_LPI2C0_LPI2C0_SDA_IN |
        SIUL2_0_PORT74_LPSPI4_LPSPI4_PCS0_IN |
        SIUL2_0_PORT75_FXIO_FXIO_D19_IN |
        SIUL2_0_PORT76_LPSPI2_LPSPI2_PCS1_IN |
        SIUL2_0_PORT77_EMAC_EMAC_MII_COL_IN |
        SIUL2_0_PORT78_LPSPI2_LPSPI2_PCS0_IN |
        SIUL2_0_PORT79_LPSPI2_LPSPI2_SCK_IN |
        SIUL2_0_PORT80_LPUART2_LPUART2_RX_IN |
        SIUL2_0_PORT81_LPI2C1_LPI2C1_SCLS_IN |
        SIUL2_0_PORT82_LPSPI2_LPSPI2_PCS3_IN |
        SIUL2_0_PORT83_LPUART3_LPUART3_TX_IN |
        SIUL2_0_PORT84_LPUART3_LPUART3_RX_IN |
        SIUL2_0_PORT85_ETPU_B_ETPU_B_CH_31_IN |
        SIUL2_0_PORT87_FXIO_FXIO_D16_IN |
        SIUL2_0_PORT88_LPSPI4_LPSPI4_PCS3_IN |
        SIUL2_0_PORT89_FXIO_FXIO_D18_IN |
        SIUL2_0_PORT90_EMIOS_0_EMIOS_0_CH_5_X_IN |
        SIUL2_0_PORT91_LPI2C0_LPI2C0_HREQ_IN |
        SIUL2_0_PORT92_LPUART1_LPUART1_RIN_B_IN |
        SIUL2_0_PORT93_FXIO_FXIO_D3_IN |
        SIUL2_0_PORT94_FLEXPWM_1_PWM_1_A_1_IN |
        SIUL2_0_PORT95_FXIO_FXIO_D24_IN |
        SIUL2_0_PORT96_EMIOS_0_EMIOS_0_CH_2_X_IN |
        SIUL2_0_PORT97_EMIOS_0_EMIOS_0_CH_3_X_IN |
        SIUL2_0_PORT98_FXIO_FXIO_D6_IN |
        SIUL2_0_PORT99_FXIO_FXIO_D7_IN |
        SIUL2_0_PORT100_LPSPI1_LPSPI1_PCS1_IN |
        SIUL2_0_PORT101_EMIOS_0_EMIOS_0_CH_2_X_IN |
        SIUL2_0_PORT102_FXIO_FXIO_D3_IN |
        SIUL2_0_PORT103_LPSPI3_LPSPI3_PCS3_IN |
        SIUL2_0_PORT104_EMIOS_0_EMIOS_0_CH_12_X_IN |
        SIUL2_0_PORT105_FXIO_FXIO_D0_IN |
        SIUL2_0_PORT106_LPSPI0_LPSPI0_SIN_IN |
        SIUL2_0_PORT107_LPSPI0_LPSPI0_SCK_IN |
        SIUL2_0_PORT108_LPI2C1_LPI2C1_HREQ_IN |
        SIUL2_0_PORT109_EMAC_EMAC_PPS1_IN |
        SIUL2_0_PORT110_EMAC_EMAC_PPS0_IN |
        SIUL2_0_PORT111_EMIOS_0_EMIOS_0_CH_0_X_IN |
        SIUL2_0_PORT112_LPSPI0_LPSPI0_SIN_IN |
        SIUL2_0_PORT113_SIUL_EIRQ_24_IN |
        SIUL2_0_PORT114_FXIO_FXIO_D2_IN |
        SIUL2_0_PORT115_EMIOS_0_EMIOS_0_CH_0_X_IN |
        SIUL2_0_PORT116_SIUL_EIRQ_25_IN |
        SIUL2_0_PORT117_SIUL_EIRQ_26_IN |
        SIUL2_0_PORT118_EMIOS_0_EMIOS_0_CH_19_X_IN |
        SIUL2_0_PORT119_FXIO_FXIO_D28_IN |
        SIUL2_0_PORT120_FXIO_FXIO_D29_IN |
        SIUL2_0_PORT121_EMIOS_0_EMIOS_0_CH_1_X_IN |
        SIUL2_0_PORT122_FXIO_FXIO_D7_IN |
        SIUL2_0_PORT123_FXIO_FXIO_D31_IN |
        SIUL2_0_PORT124_LPSPI5_LPSPI5_SIN_IN |
        SIUL2_0_PORT125_LPSPI5_LPSPI5_PCS2_IN |
        SIUL2_0_PORT126_ETPU_A_ETPU_A_CH_16_IN |
        SIUL2_0_PORT127_FXIO_FXIO_D6_IN |
        SIUL2_0_PORT128_SIUL_EIRQ_0_IN |
        SIUL2_0_PORT129_SIUL_EIRQ_1_IN |
        SIUL2_0_PORT130_SIUL_EIRQ_2_IN |
        SIUL2_0_PORT132_SIUL_EIRQ_4_IN |
        SIUL2_0_PORT133_SIUL_EIRQ_5_IN |
        SIUL2_0_PORT134_SIUL_EIRQ_6_IN |
        SIUL2_0_PORT135_EMIOS_0_EMIOS_0_CH_7_X_IN |
        SIUL2_0_PORT136_SIUL_EIRQ_7_IN |
        SIUL2_0_PORT137_SIUL_EIRQ_8_IN |
        SIUL2_0_PORT138_SIUL_EIRQ_9_IN |
        SIUL2_0_PORT139_SIUL_EIRQ_10_IN |
        SIUL2_0_PORT142_CAN4_CAN4_RX_IN |
        SIUL2_0_PORT143_ETPU_B_ETPU_B_CH_10_IN |
        SIUL2_0_PORT144_WKPU_WKPU_19_IN |
        SIUL2_0_PORT146_WKPU_WKPU_55_IN |
        SIUL2_0_PORT149_WKPU_WKPU_56_IN |
        SIUL2_0_PORT151_WKPU_WKPU_57_IN */
        (uint16)( SHL_PAD_U32(2U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U)
                )
    }
    ,
    /*  Mode PORT_INPUT10_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT6_FLEXPWM_1_PWM_1_B_0_IN |
        SIUL2_0_PORT32_ETPU_B_ETPU_B_CH_7_IN |
        SIUL2_0_PORT33_FLEXPWM_1_PWM_1_X_1_IN |
        SIUL2_0_PORT34_QUADSPI_QUADSPI_INTA_IN |
        SIUL2_0_PORT43_ETPU_A_ETPU_A_CH_0_IN |
        SIUL2_0_PORT44_ETPU_A_ETPU_A_TCRCLK_IN |
        SIUL2_0_PORT45_LPUART0_LPUART0_RIN_B_IN |
        SIUL2_0_PORT46_FLEXPWM_0_PWM_0_X_3_IN |
        SIUL2_0_PORT47_ETPU_A_ETPU_A_CH_4_IN |
        SIUL2_0_PORT48_LPUART0_LPUART0_TX_IN |
        SIUL2_0_PORT49_LPSPI3_LPSPI3_PCS0_IN |
        SIUL2_0_PORT55_EMAC_EMAC_MII_COL_IN |
        SIUL2_0_PORT57_ETPU_B_ETPU_B_CH_21_IN |
        SIUL2_0_PORT59_QUADSPI_QUADSPI_INTA_IN |
        SIUL2_0_PORT64_EMAC_EMAC_MII_RMII_TX_CLK_IN |
        SIUL2_0_PORT65_EMAC_EMAC_MII_RMII_RXD_0_IN |
        SIUL2_0_PORT66_LPSPI3_LPSPI3_PCS2_IN |
        SIUL2_0_PORT70_LPSPI1_LPSPI1_PCS1_IN |
        SIUL2_0_PORT72_LPSPI0_LPSPI0_SCK_IN |
        SIUL2_0_PORT73_LPSPI0_LPSPI0_SIN_IN |
        SIUL2_0_PORT74_LPUART3_LPUART3_TX_IN |
        SIUL2_0_PORT75_LPUART3_LPUART3_RX_IN |
        SIUL2_0_PORT76_EMAC_EMAC_MII_CRS_IN |
        SIUL2_0_PORT77_EMAC_EMAC_MII_RMII_RX_DV_RGMII_RXCTL_IN |
        SIUL2_0_PORT78_EMAC_EMAC_MII_COL_IN |
        SIUL2_0_PORT79_EMAC_EMAC_MII_CRS_IN |
        SIUL2_0_PORT80_LPI2C1_LPI2C1_SDA_IN |
        SIUL2_0_PORT81_LPSPI3_LPSPI3_SCK_IN |
        SIUL2_0_PORT84_ETPU_B_ETPU_B_CH_30_IN |
        SIUL2_0_PORT85_ETPU_A_ETPU_A_CH_23_IN |
        SIUL2_0_PORT87_LPSPI4_LPSPI4_PCS2_IN |
        SIUL2_0_PORT88_TRGMUX_TRGMUX_IN7_IN |
        SIUL2_0_PORT89_LPSPI4_LPSPI4_PCS1_IN |
        SIUL2_0_PORT90_FXIO_FXIO_D19_IN |
        SIUL2_0_PORT91_LPSPI4_LPSPI4_SCK_IN |
        SIUL2_0_PORT92_FLEXPWM_1_PWM_1_B_3_IN |
        SIUL2_0_PORT93_FXIO_FXIO_D22_IN |
        SIUL2_0_PORT94_ETPU_A_ETPU_A_CH_19_IN |
        SIUL2_0_PORT95_FLEXPWM_1_PWM_1_A_0_IN |
        SIUL2_0_PORT96_EMIOS_0_EMIOS_0_CH_16_X_IN |
        SIUL2_0_PORT97_EMIOS_0_EMIOS_0_CH_17_X_IN |
        SIUL2_0_PORT98_LPSPI1_LPSPI1_SOUT_IN |
        SIUL2_0_PORT99_LPUART3_LPUART3_RX_IN |
        SIUL2_0_PORT100_LPSPI5_LPSPI5_PCS0_IN |
        SIUL2_0_PORT101_EMIOS_0_EMIOS_0_CH_19_X_IN |
        SIUL2_0_PORT102_FXIO_FXIO_D13_IN |
        SIUL2_0_PORT103_QUADSPI_QUADSPI_IOFA1_IN |
        SIUL2_0_PORT104_FXIO_FXIO_D1_IN |
        SIUL2_0_PORT105_FXIO_FXIO_D10_IN |
        SIUL2_0_PORT106_EMAC_EMAC_MII_RX_CLK_IN |
        SIUL2_0_PORT107_EMAC_EMAC_MII_RMII_TX_CLK_IN |
        SIUL2_0_PORT108_LPSPI0_LPSPI0_SOUT_IN |
        SIUL2_0_PORT109_FXIO_FXIO_D7_IN |
        SIUL2_0_PORT110_LPI2C0_LPI2C0_SCL_IN |
        SIUL2_0_PORT111_EMAC_EMAC_PPS2_IN |
        SIUL2_0_PORT112_EMAC_EMAC_MII_RMII_MDIO_IN |
        SIUL2_0_PORT113_EMIOS_0_EMIOS_0_CH_18_X_IN |
        SIUL2_0_PORT114_ETPU_B_ETPU_B_CH_25_IN |
        SIUL2_0_PORT115_FXIO_FXIO_D3_IN |
        SIUL2_0_PORT116_EMIOS_0_EMIOS_0_CH_17_X_IN |
        SIUL2_0_PORT117_FXIO_FXIO_D26_IN |
        SIUL2_0_PORT118_FXIO_FXIO_D27_IN |
        SIUL2_0_PORT119_LPSPI0_LPSPI0_PCS4_IN |
        SIUL2_0_PORT120_LPSPI0_LPSPI0_PCS5_IN |
        SIUL2_0_PORT121_TRACE_EVTI_1_IN |
        SIUL2_0_PORT122_FXIO_FXIO_D30_IN |
        SIUL2_0_PORT123_LPSPI5_LPSPI5_SOUT_IN |
        SIUL2_0_PORT127_ETPU_A_ETPU_A_CH_8_IN |
        SIUL2_0_PORT128_FXIO_FXIO_D3_IN |
        SIUL2_0_PORT129_FXIO_FXIO_D2_IN |
        SIUL2_0_PORT130_EMIOS_0_EMIOS_0_CH_3_X_IN |
        SIUL2_0_PORT132_EMIOS_0_EMIOS_0_CH_18_X_IN |
        SIUL2_0_PORT133_EMIOS_0_EMIOS_0_CH_19_X_IN |
        SIUL2_0_PORT134_FXIO_FXIO_D12_IN |
        SIUL2_0_PORT135_EMIOS_0_EMIOS_0_CH_11_X_IN |
        SIUL2_0_PORT136_EMIOS_0_EMIOS_0_CH_6_X_IN |
        SIUL2_0_PORT137_EMIOS_0_EMIOS_0_CH_7_X_IN |
        SIUL2_0_PORT138_EMIOS_0_EMIOS_0_CH_20_X_IN |
        SIUL2_0_PORT139_EMIOS_0_EMIOS_0_CH_1_X_IN |
        SIUL2_0_PORT142_SIUL_EIRQ_13_IN |
        SIUL2_0_PORT143_SIUL_EIRQ_14_IN |
        SIUL2_0_PORT144_SIUL_EIRQ_15_IN |
        SIUL2_0_PORT145_FXIO_FXIO_D5_IN |
        SIUL2_0_PORT146_FXIO_FXIO_D4_IN |
        SIUL2_0_PORT147_EMIOS_0_EMIOS_0_CH_22_X_IN |
        SIUL2_0_PORT148_EMIOS_0_EMIOS_0_CH_2_X_IN |
        SIUL2_0_PORT149_LPSPI4_LPSPI4_SIN_IN |
        SIUL2_0_PORT151_EMIOS_0_EMIOS_0_CH_4_X_IN |
        SIUL2_0_PORT154_LPSPI1_LPSPI1_PCS5_IN |
        SIUL2_0_PORT155_EMIOS_0_EMIOS_0_CH_4_X_IN |
        SIUL2_0_PORT156_LPI2C0_LPI2C0_SDAS_IN |
        SIUL2_0_PORT157_CAN3_CAN3_RX_IN |
        SIUL2_0_PORT158_ETPU_B_ETPU_B_CH_10_IN |
        SIUL2_0_PORT159_ETPU_A_ETPU_A_CH_31_IN |
        SIUL2_0_PORT161_WKPU_WKPU_20_IN |
        SIUL2_0_PORT163_WKPU_WKPU_51_IN |
        SIUL2_0_PORT173_WKPU_WKPU_29_IN */
        (uint16)( SHL_PAD_U32(6U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(13U)
                )
    }
    ,
    /*  Mode PORT_INPUT11_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT6_ETPU_A_ETPU_A_CH_18_IN |
        SIUL2_0_PORT32_FLEXPWM_1_PWM_1_X_0_IN |
        SIUL2_0_PORT34_MSC0_LPUART_MSC0_RX_IN |
        SIUL2_0_PORT44_ETPU_A_ETPU_A_CH_0_IN |
        SIUL2_0_PORT45_MSC0_LPUART_MSC0_RX_IN |
        SIUL2_0_PORT47_ETPU_B_ETPU_B_CH_13_IN |
        SIUL2_0_PORT48_ETPU_A_ETPU_A_CH_10_IN |
        SIUL2_0_PORT49_TRGMUX_TRGMUX_IN3_IN |
        SIUL2_0_PORT55_EMAC_EMAC_MII_RMII_RXD_0_IN |
        SIUL2_0_PORT64_EMAC_EMAC_MII_RX_CLK_IN |
        SIUL2_0_PORT65_EMAC_EMAC_MII_RMII_RXD_1_IN |
        SIUL2_0_PORT66_QUADSPI_QUADSPI_IOFA3_IN |
        SIUL2_0_PORT72_LPUART0_LPUART0_CTS_IN |
        SIUL2_0_PORT73_LPUART1_LPUART1_TX_IN |
        SIUL2_0_PORT74_LPUART0_LPUART0_DSR_B_IN |
        SIUL2_0_PORT75_LPSPI4_LPSPI4_SOUT_IN |
        SIUL2_0_PORT76_EMAC_EMAC_MII_RMII_RX_ER_IN |
        SIUL2_0_PORT77_LPUART2_LPUART2_TX_IN |
        SIUL2_0_PORT78_EMAC_EMAC_MII_RMII_RX_ER_IN |
        SIUL2_0_PORT79_EMAC_EMAC_MII_RMII_RX_DV_RGMII_RXCTL_IN |
        SIUL2_0_PORT80_LPI2C1_LPI2C1_SDAS_IN |
        SIUL2_0_PORT81_EMAC_EMAC_MII_RMII_RX_DV_RGMII_RXCTL_IN |
        SIUL2_0_PORT84_TRACE_EVTI_1_IN |
        SIUL2_0_PORT87_QUADSPI_QUADSPI_INTA_IN |
        SIUL2_0_PORT88_FLEXPWM_1_PWM_1_EXT_CLK_IN |
        SIUL2_0_PORT89_TRGMUX_TRGMUX_IN6_IN |
        SIUL2_0_PORT90_LPSPI4_LPSPI4_SIN_IN |
        SIUL2_0_PORT91_ETPU_A_ETPU_A_CH_14_IN |
        SIUL2_0_PORT92_ETPU_B_ETPU_B_CH_5_IN |
        SIUL2_0_PORT93_LPI2C1_LPI2C1_SDA_IN |
        SIUL2_0_PORT95_ETPU_A_ETPU_A_CH_17_IN |
        SIUL2_0_PORT96_FXIO_FXIO_D0_IN |
        SIUL2_0_PORT97_FXIO_FXIO_D1_IN |
        SIUL2_0_PORT98_LPSPI5_LPSPI5_SOUT_IN |
        SIUL2_0_PORT99_LPSPI1_LPSPI1_PCS0_IN |
        SIUL2_0_PORT100_FLEXPWM_0_PWM_0_A_3_IN |
        SIUL2_0_PORT101_FXIO_FXIO_D15_IN |
        SIUL2_0_PORT102_LPUART2_LPUART2_RX_IN |
        SIUL2_0_PORT103_LPUART2_LPUART2_TX_IN |
        SIUL2_0_PORT104_FXIO_FXIO_D11_IN |
        SIUL2_0_PORT105_LPI2C1_LPI2C1_SCL_IN |
        SIUL2_0_PORT106_QUADSPI_QUADSPI_SCKFA_IN |
        SIUL2_0_PORT107_QUADSPI_QUADSPI_IOFA0_IN |
        SIUL2_0_PORT108_EMAC_EMAC_MII_RMII_TX_CLK_IN |
        SIUL2_0_PORT109_LPUART1_LPUART1_RX_IN |
        SIUL2_0_PORT110_LPSPI5_LPSPI5_SCK_IN |
        SIUL2_0_PORT111_FXIO_FXIO_D6_IN |
        SIUL2_0_PORT112_LPUART0_LPUART0_TX_IN |
        SIUL2_0_PORT113_EMAC_EMAC_PPS2_IN |
        SIUL2_0_PORT114_SDADC_3_EXT_CLKIN3_IN |
        SIUL2_0_PORT115_ETPU_B_ETPU_B_CH_27_IN |
        SIUL2_0_PORT116_FXIO_FXIO_D25_IN |
        SIUL2_0_PORT117_LPSPI0_LPSPI0_PCS7_IN |
        SIUL2_0_PORT118_FLEXPWM_0_PWM_0_B_3_IN |
        SIUL2_0_PORT119_FLEXPWM_0_PWM_0_B_1_IN |
        SIUL2_0_PORT120_HSE_HSE_TAMPER_EXTIN0_IN |
        SIUL2_0_PORT121_ETPU_A_ETPU_A_CH_15_IN |
        SIUL2_0_PORT122_LPSPI5_LPSPI5_SCK_IN |
        SIUL2_0_PORT128_LPUART3_LPUART3_RX_IN |
        SIUL2_0_PORT129_LPSPI0_LPSPI0_SCK_IN |
        SIUL2_0_PORT130_FXIO_FXIO_D13_IN |
        SIUL2_0_PORT132_FXIO_FXIO_D6_IN |
        SIUL2_0_PORT133_FXIO_FXIO_D7_IN |
        SIUL2_0_PORT134_LPSPI0_LPSPI0_PCS2_IN |
        SIUL2_0_PORT135_FXIO_FXIO_D11_IN |
        SIUL2_0_PORT136_FXIO_FXIO_D8_IN |
        SIUL2_0_PORT137_EMAC_EMAC_PPS3_IN |
        SIUL2_0_PORT138_FXIO_FXIO_D4_IN |
        SIUL2_0_PORT139_EMIOS_0_EMIOS_0_CH_21_X_IN |
        SIUL2_0_PORT142_EMIOS_0_EMIOS_0_CH_19_X_IN |
        SIUL2_0_PORT143_EMIOS_0_EMIOS_0_CH_22_X_IN |
        SIUL2_0_PORT144_EMIOS_0_EMIOS_0_CH_23_X_IN |
        SIUL2_0_PORT147_ETPU_A_ETPU_A_CH_9_IN |
        SIUL2_0_PORT148_ETPU_B_ETPU_B_CH_3_IN |
        SIUL2_0_PORT149_ETPU_B_ETPU_B_CH_6_IN |
        SIUL2_0_PORT151_LPSPI4_LPSPI4_PCS0_IN |
        SIUL2_0_PORT154_LPSPI2_LPSPI2_PCS3_IN |
        SIUL2_0_PORT155_ETPU_B_ETPU_B_CH_28_IN |
        SIUL2_0_PORT156_ETPU_B_ETPU_B_CH_29_IN |
        SIUL2_0_PORT157_EMIOS_0_EMIOS_0_CH_5_X_IN |
        SIUL2_0_PORT159_ETPU_B_ETPU_B_CH_11_IN |
        SIUL2_0_PORT160_ETPU_A_ETPU_A_CH_30_IN |
        SIUL2_0_PORT161_ETPU_A_ETPU_A_CH_29_IN |
        SIUL2_0_PORT162_ETPU_B_ETPU_B_CH_11_IN |
        SIUL2_0_PORT163_ETPU_A_ETPU_A_CH_28_IN |
        SIUL2_0_PORT164_ETPU_B_ETPU_B_CH_12_IN |
        SIUL2_0_PORT165_ETPU_A_ETPU_A_CH_27_IN |
        SIUL2_0_PORT166_SIUL_EIRQ_6_IN |
        SIUL2_0_PORT167_ETPU_B_ETPU_B_CH_17_IN |
        SIUL2_0_PORT168_SIUL_EIRQ_16_IN |
        SIUL2_0_PORT169_SIUL_EIRQ_17_IN |
        SIUL2_0_PORT170_SIUL_EIRQ_18_IN |
        SIUL2_0_PORT171_SIUL_EIRQ_19_IN |
        SIUL2_0_PORT172_SIUL_EIRQ_20_IN |
        SIUL2_0_PORT173_SIUL_EIRQ_21_IN |
        SIUL2_0_PORT174_ETPU_A_ETPU_A_CH_28_IN |
        SIUL2_0_PORT175_ETPU_A_ETPU_A_CH_30_IN |
        SIUL2_0_PORT179_WKPU_WKPU_31_IN |
        SIUL2_0_PORT181_WKPU_WKPU_17_IN |
        SIUL2_0_PORT184_WKPU_WKPU_54_IN |
        SIUL2_0_PORT186_WKPU_WKPU_57_IN |
        SIUL2_0_PORT190_WKPU_WKPU_58_IN */
        (uint16)( SHL_PAD_U32(6U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(14U)
                )
    }
    ,
    /*  Mode PORT_INPUT12_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT44_ETPU_B_ETPU_B_CH_2_IN |
        SIUL2_0_PORT45_ETPU_A_ETPU_A_CH_1_IN |
        SIUL2_0_PORT48_ETPU_B_ETPU_B_CH_14_IN |
        SIUL2_0_PORT49_FLEXPWM_0_PWM_0_EXT_CLK_IN |
        SIUL2_0_PORT55_EMAC_EMAC_MII_RMII_RXD_1_IN |
        SIUL2_0_PORT64_ETPU_B_ETPU_B_CH_26_IN |
        SIUL2_0_PORT65_EMAC_EMAC_MII_RX_CLK_IN |
        SIUL2_0_PORT72_FLEXPWM_1_PWM_1_B_2_IN |
        SIUL2_0_PORT73_FLEXPWM_1_PWM_1_A_3_IN |
        SIUL2_0_PORT74_MSC0_DSPI_MSC0_SIN_IN |
        SIUL2_0_PORT75_TRGMUX_TRGMUX_IN5_IN |
        SIUL2_0_PORT77_QUADSPI_QUADSPI_INTA_IN |
        SIUL2_0_PORT78_EMAC_EMAC_MII_RMII_RXD_0_IN |
        SIUL2_0_PORT79_EMAC_EMAC_MII_RMII_RXD_0_IN |
        SIUL2_0_PORT80_LPSPI3_LPSPI3_SIN_IN |
        SIUL2_0_PORT81_QUADSPI_QUADSPI_IOFA7_IN |
        SIUL2_0_PORT84_QUADSPI_QUADSPI_INTA_IN |
        SIUL2_0_PORT87_ETPU_A_ETPU_A_CH_15_IN |
        SIUL2_0_PORT88_ETPU_B_ETPU_B_CH_21_IN |
        SIUL2_0_PORT89_FLEXPWM_1_PWM_1_EXT_FORCE_IN |
        SIUL2_0_PORT90_TRGMUX_TRGMUX_IN4_IN |
        SIUL2_0_PORT93_LPUART1_LPUART1_DCD_B_IN |
        SIUL2_0_PORT96_LPUART1_LPUART1_RX_IN |
        SIUL2_0_PORT97_LPSPI3_LPSPI3_SCK_IN |
        SIUL2_0_PORT98_TRGMUX_TRGMUX_IN5_IN |
        SIUL2_0_PORT99_TRGMUX_TRGMUX_IN4_IN |
        SIUL2_0_PORT100_ETPU_A_ETPU_A_CH_6_IN |
        SIUL2_0_PORT101_LPSPI0_LPSPI0_PCS1_IN |
        SIUL2_0_PORT102_LPSPI0_LPSPI0_PCS0_IN |
        SIUL2_0_PORT104_LPUART2_LPUART2_RX_IN |
        SIUL2_0_PORT105_EMAC_EMAC_MII_RMII_RXD_0_IN |
        SIUL2_0_PORT106_ETPU_B_ETPU_B_CH_25_IN |
        SIUL2_0_PORT107_LPUART2_LPUART2_CTS_IN |
        SIUL2_0_PORT108_QUADSPI_QUADSPI_IOFA2_IN |
        SIUL2_0_PORT109_LPI2C0_LPI2C0_SDA_IN |
        SIUL2_0_PORT110_EMAC_EMAC_MII_RMII_RX_DV_RGMII_RXCTL_IN |
        SIUL2_0_PORT111_FXIO_FXIO_D10_IN |
        SIUL2_0_PORT113_FXIO_FXIO_D9_IN |
        SIUL2_0_PORT114_ETPU_A_ETPU_A_CH_17_IN |
        SIUL2_0_PORT115_SDADC_3_EXT_DATA3_IN |
        SIUL2_0_PORT116_LPSPI0_LPSPI0_PCS6_IN |
        SIUL2_0_PORT117_ETPU_A_ETPU_A_CH_2_IN |
        SIUL2_0_PORT118_ETPU_B_ETPU_B_TCRCLK_IN |
        SIUL2_0_PORT119_ETPU_A_ETPU_A_CH_4_IN |
        SIUL2_0_PORT120_FLEXPWM_0_PWM_0_A_0_IN |
        SIUL2_0_PORT128_LPSPI0_LPSPI0_SIN_IN |
        SIUL2_0_PORT129_LPUART3_LPUART3_TX_IN |
        SIUL2_0_PORT130_LPSPI0_LPSPI0_SOUT_IN |
        SIUL2_0_PORT132_LPSPI0_LPSPI0_PCS0_IN |
        SIUL2_0_PORT133_LPSPI1_LPSPI1_PCS3_IN |
        SIUL2_0_PORT135_LPUART0_LPUART0_RX_IN |
        SIUL2_0_PORT136_FXIO_FXIO_D12_IN |
        SIUL2_0_PORT137_FXIO_FXIO_D11_IN |
        SIUL2_0_PORT138_LPUART0_LPUART0_RX_IN |
        SIUL2_0_PORT139_FXIO_FXIO_D5_IN |
        SIUL2_0_PORT142_EMAC_EMAC_PPS1_IN |
        SIUL2_0_PORT143_FCCU_FCCU_ERR_IN0_IN |
        SIUL2_0_PORT144_FCCU_FCCU_ERR_IN1_IN |
        SIUL2_0_PORT151_SYSTEM_SWG_EXT_REF_CLK_IN |
        SIUL2_0_PORT154_ETPU_A_ETPU_A_TCRCLK_IN |
        SIUL2_0_PORT155_ETPU_A_ETPU_A_CH_20_IN |
        SIUL2_0_PORT156_ETPU_A_ETPU_A_CH_21_IN |
        SIUL2_0_PORT157_ETPU_B_ETPU_B_CH_7_IN |
        SIUL2_0_PORT159_CAN4_CAN4_RX_IN |
        SIUL2_0_PORT160_ETPU_B_ETPU_B_CH_12_IN |
        SIUL2_0_PORT161_ETPU_B_ETPU_B_CH_17_IN |
        SIUL2_0_PORT162_SIUL_EIRQ_2_IN |
        SIUL2_0_PORT163_SIUL_EIRQ_3_IN |
        SIUL2_0_PORT164_SIUL_EIRQ_4_IN |
        SIUL2_0_PORT165_CAN5_CAN5_RX_IN |
        SIUL2_0_PORT166_LPI2C1_LPI2C1_SDA_IN |
        SIUL2_0_PORT167_SIUL_EIRQ_7_IN |
        SIUL2_0_PORT168_EMIOS_0_EMIOS_0_CH_4_X_IN |
        SIUL2_0_PORT169_EMIOS_0_EMIOS_0_CH_5_X_IN |
        SIUL2_0_PORT170_EMIOS_0_EMIOS_0_CH_18_X_IN |
        SIUL2_0_PORT171_EMIOS_0_EMIOS_0_CH_19_X_IN |
        SIUL2_0_PORT172_EMIOS_0_EMIOS_0_CH_20_X_IN |
        SIUL2_0_PORT173_EMIOS_0_EMIOS_0_CH_21_X_IN |
        SIUL2_0_PORT174_SIUL_EIRQ_22_IN |
        SIUL2_0_PORT175_CAN1_CAN1_RX_IN |
        SIUL2_0_PORT176_ETPU_A_ETPU_A_CH_31_IN |
        SIUL2_0_PORT177_SDADC_1_EXT_DATA1_IN |
        SIUL2_0_PORT178_LPSPI3_LPSPI3_PCS1_IN |
        SIUL2_0_PORT179_EMIOS_0_EMIOS_0_CH_5_X_IN |
        SIUL2_0_PORT180_ETPU_A_ETPU_A_CH_29_IN |
        SIUL2_0_PORT181_CAN0_CAN0_RX_IN |
        SIUL2_0_PORT183_LPSPI3_LPSPI3_PCS3_IN |
        SIUL2_0_PORT184_EMIOS_0_EMIOS_0_CH_8_X_IN |
        SIUL2_0_PORT185_EMIOS_0_EMIOS_0_CH_9_X_IN |
        SIUL2_0_PORT186_CAN2_CAN2_RX_IN |
        SIUL2_0_PORT187_EMIOS_0_EMIOS_0_CH_11_X_IN |
        SIUL2_0_PORT188_FXIO_FXIO_D7_IN |
        SIUL2_0_PORT189_EMIOS_0_EMIOS_0_CH_13_X_IN |
        SIUL2_0_PORT190_CAN3_CAN3_RX_IN |
        SIUL2_0_PORT191_EMIOS_0_EMIOS_0_CH_15_X_IN |
        SIUL2_0_PORT201_WKPU_WKPU_55_IN |
        SIUL2_0_PORT206_WKPU_WKPU_52_IN */
        (uint16)( SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(14U)
                )
    }
    ,
    /*  Mode PORT_INPUT13_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT45_ETPU_B_ETPU_B_CH_4_IN |
        SIUL2_0_PORT48_ETPU_B_ETPU_B_CH_1_IN |
        SIUL2_0_PORT49_ETPU_B_ETPU_B_CH_16_IN |
        SIUL2_0_PORT55_EMAC_EMAC_MII_RXD2_IN |
        SIUL2_0_PORT64_QUADSPI_QUADSPI_IOFA4_IN |
        SIUL2_0_PORT65_QUADSPI_QUADSPI_DQSFA_IN |
        SIUL2_0_PORT72_ETPU_A_ETPU_A_CH_22_IN |
        SIUL2_0_PORT73_MSC0_LPUART_MSC0_RX_IN |
        SIUL2_0_PORT74_ETPU_A_ETPU_A_CH_23_IN |
        SIUL2_0_PORT75_ETPU_B_ETPU_B_CH_19_IN |
        SIUL2_0_PORT78_EMAC_EMAC_MII_RXD2_IN |
        SIUL2_0_PORT79_EMAC_EMAC_MII_RMII_RXD_1_IN |
        SIUL2_0_PORT80_EMAC_EMAC_MII_RMII_RX_ER_IN |
        SIUL2_0_PORT81_ETPU_B_ETPU_B_CH_19_IN |
        SIUL2_0_PORT84_ETPU_A_ETPU_A_CH_22_IN |
        SIUL2_0_PORT88_ETPU_A_ETPU_A_CH_12_IN |
        SIUL2_0_PORT89_ETPU_B_ETPU_B_CH_20_IN |
        SIUL2_0_PORT90_ETPU_B_ETPU_B_CH_18_IN |
        SIUL2_0_PORT93_FLEXPWM_1_PWM_1_A_2_IN |
        SIUL2_0_PORT96_LPSPI3_LPSPI3_SOUT_IN |
        SIUL2_0_PORT97_LPUART1_LPUART1_TX_IN |
        SIUL2_0_PORT98_LPUART3_LPUART3_TX_IN |
        SIUL2_0_PORT99_FLEXPWM_0_PWM_0_B_2_IN |
        SIUL2_0_PORT101_EMAC_EMAC_MII_RX_CLK_IN |
        SIUL2_0_PORT102_EMAC_EMAC_MII_RMII_TX_CLK_IN |
        SIUL2_0_PORT104_LPI2C1_LPI2C1_SDA_IN |
        SIUL2_0_PORT105_EMAC_EMAC_MII_RXD2_IN |
        SIUL2_0_PORT106_ETPU_A_ETPU_A_CH_17_IN |
        SIUL2_0_PORT107_ETPU_B_ETPU_B_CH_24_IN |
        SIUL2_0_PORT109_LPSPI5_LPSPI5_SIN_IN |
        SIUL2_0_PORT110_LPUART1_LPUART1_TX_IN |
        SIUL2_0_PORT111_LPUART0_LPUART0_RX_IN |
        SIUL2_0_PORT113_LPUART2_LPUART2_RX_IN |
        SIUL2_0_PORT115_ETPU_A_ETPU_A_CH_19_IN |
        SIUL2_0_PORT116_LPSPI1_LPSPI1_PCS2_IN |
        SIUL2_0_PORT117_ETPU_A_ETPU_A_CH_7_IN |
        SIUL2_0_PORT118_ETPU_B_ETPU_B_CH_0_IN |
        SIUL2_0_PORT120_ETPU_A_ETPU_A_CH_1_IN |
        SIUL2_0_PORT128_ETPU_A_ETPU_A_CH_1_IN |
        SIUL2_0_PORT129_ETPU_A_ETPU_A_CH_2_IN |
        SIUL2_0_PORT130_LPUART1_LPUART1_CTS_IN |
        SIUL2_0_PORT132_LPSPI1_LPSPI1_PCS1_IN |
        SIUL2_0_PORT133_ETPU_A_ETPU_A_CH_11_IN |
        SIUL2_0_PORT135_LPSPI3_LPSPI3_SCK_IN |
        SIUL2_0_PORT136_LPSPI3_LPSPI3_PCS1_IN |
        SIUL2_0_PORT137_LPSPI5_LPSPI5_SOUT_IN |
        SIUL2_0_PORT138_LPSPI2_LPSPI2_PCS1_IN |
        SIUL2_0_PORT139_LPSPI1_LPSPI1_PCS4_IN |
        SIUL2_0_PORT142_FXIO_FXIO_D7_IN |
        SIUL2_0_PORT143_FXIO_FXIO_D2_IN |
        SIUL2_0_PORT144_FXIO_FXIO_D3_IN |
        SIUL2_0_PORT154_ETPU_A_ETPU_A_CH_0_IN |
        SIUL2_0_PORT159_EMIOS_0_EMIOS_0_CH_6_X_IN |
        SIUL2_0_PORT160_SIUL_EIRQ_0_IN |
        SIUL2_0_PORT161_SIUL_EIRQ_1_IN |
        SIUL2_0_PORT162_EMIOS_0_EMIOS_0_CH_23_X_IN |
        SIUL2_0_PORT163_EMIOS_0_EMIOS_0_CH_0_X_IN |
        SIUL2_0_PORT164_EMIOS_0_EMIOS_0_CH_1_X_IN |
        SIUL2_0_PORT165_SIUL_EIRQ_5_IN |
        SIUL2_0_PORT166_TRACE_EVTI_1_IN |
        SIUL2_0_PORT167_FXIO_FXIO_D1_IN |
        SIUL2_0_PORT168_FXIO_FXIO_D2_IN |
        SIUL2_0_PORT169_ETPU_B_ETPU_B_CH_23_IN |
        SIUL2_0_PORT170_ETPU_B_ETPU_B_CH_24_IN |
        SIUL2_0_PORT171_HSE_HSE_TAMPER_EXTIN0_IN |
        SIUL2_0_PORT172_LPSPI3_LPSPI3_SIN_IN |
        SIUL2_0_PORT173_LPUART2_LPUART2_RX_IN |
        SIUL2_0_PORT174_EMIOS_0_EMIOS_0_CH_17_X_IN |
        SIUL2_0_PORT175_SIUL_EIRQ_23_IN |
        SIUL2_0_PORT176_LPSPI3_LPSPI3_PCS0_IN |
        SIUL2_0_PORT177_ETPU_B_ETPU_B_CH_22_IN |
        SIUL2_0_PORT178_LPUART3_LPUART3_TX_IN |
        SIUL2_0_PORT179_LPUART3_LPUART3_RX_IN |
        SIUL2_0_PORT180_EMIOS_0_EMIOS_0_CH_13_X_IN |
        SIUL2_0_PORT181_EMIOS_0_EMIOS_0_CH_14_X_IN |
        SIUL2_0_PORT183_LPUART1_LPUART1_TX_IN |
        SIUL2_0_PORT184_LPUART1_LPUART1_RX_IN |
        SIUL2_0_PORT185_FXIO_FXIO_D6_IN |
        SIUL2_0_PORT186_EMIOS_0_EMIOS_0_CH_10_X_IN |
        SIUL2_0_PORT187_LPSPI4_LPSPI4_PCS2_IN |
        SIUL2_0_PORT188_LPUART3_LPUART3_RX_IN |
        SIUL2_0_PORT189_FXIO_FXIO_D8_IN |
        SIUL2_0_PORT190_EMIOS_0_EMIOS_0_CH_14_X_IN |
        SIUL2_0_PORT191_FXIO_FXIO_D9_IN |
        SIUL2_0_PORT192_SIUL_EIRQ_8_IN |
        SIUL2_0_PORT193_SIUL_EIRQ_9_IN |
        SIUL2_0_PORT194_SIUL_EIRQ_10_IN |
        SIUL2_0_PORT195_SIUL_EIRQ_11_IN |
        SIUL2_0_PORT196_ETPU_A_ETPU_A_CH_26_IN |
        SIUL2_0_PORT197_ETPU_A_ETPU_A_CH_27_IN |
        SIUL2_0_PORT198_SIUL_EIRQ_14_IN |
        SIUL2_0_PORT199_SIUL_EIRQ_15_IN |
        SIUL2_0_PORT200_ETPU_A_ETPU_A_CH_25_IN |
        SIUL2_0_PORT201_ETPU_A_ETPU_A_CH_24_IN |
        SIUL2_0_PORT202_SIUL_EIRQ_26_IN |
        SIUL2_0_PORT203_SIUL_EIRQ_27_IN |
        SIUL2_0_PORT204_ETPU_A_ETPU_A_CH_26_IN |
        SIUL2_0_PORT205_SIUL_EIRQ_29_IN |
        SIUL2_0_PORT206_ETPU_A_ETPU_A_CH_25_IN |
        SIUL2_0_PORT207_SIUL_EIRQ_31_IN |
        SIUL2_0_PORT217_WKPU_WKPU_45_IN */
        (uint16)( SHL_PAD_U32(13U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(9U)
                )
    }
    ,
    /*  Mode PORT_INPUT14_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT49_ETPU_A_ETPU_A_CH_7_IN |
        SIUL2_0_PORT55_ETPU_B_ETPU_B_CH_20_IN |
        SIUL2_0_PORT64_ETPU_A_ETPU_A_CH_18_IN |
        SIUL2_0_PORT73_ETPU_A_ETPU_A_CH_13_IN |
        SIUL2_0_PORT74_ETPU_B_ETPU_B_CH_5_IN |
        SIUL2_0_PORT75_ETPU_B_ETPU_B_CH_6_IN |
        SIUL2_0_PORT78_EMAC_EMAC_MII_RXD3_IN |
        SIUL2_0_PORT79_EMAC_EMAC_MII_RXD2_IN |
        SIUL2_0_PORT80_EMAC_EMAC_MII_RX_CLK_IN |
        SIUL2_0_PORT89_ETPU_B_ETPU_B_CH_8_IN |
        SIUL2_0_PORT93_ETPU_A_ETPU_A_CH_21_IN |
        SIUL2_0_PORT96_LPUART0_LPUART0_CTS_IN |
        SIUL2_0_PORT97_ETPU_A_ETPU_A_CH_2_IN |
        SIUL2_0_PORT98_FLEXPWM_0_PWM_0_A_2_IN |
        SIUL2_0_PORT99_ETPU_A_ETPU_A_CH_11_IN |
        SIUL2_0_PORT101_TRGMUX_TRGMUX_IN7_IN |
        SIUL2_0_PORT102_ETPU_B_ETPU_B_CH_15_IN |
        SIUL2_0_PORT104_LPSPI3_LPSPI3_SOUT_IN |
        SIUL2_0_PORT105_LPUART2_LPUART2_TX_IN |
        SIUL2_0_PORT107_ETPU_A_ETPU_A_CH_14_IN |
        SIUL2_0_PORT110_QUADSPI_QUADSPI_INTA_IN |
        SIUL2_0_PORT111_LPSPI0_LPSPI0_SCK_IN |
        SIUL2_0_PORT113_LPSPI3_LPSPI3_PCS0_IN |
        SIUL2_0_PORT116_LPSPI3_LPSPI3_SIN_IN |
        SIUL2_0_PORT128_ETPU_B_ETPU_B_CH_4_IN |
        SIUL2_0_PORT129_ETPU_B_ETPU_B_CH_2_IN |
        SIUL2_0_PORT132_ETPU_B_ETPU_B_CH_6_IN |
        SIUL2_0_PORT133_ETPU_B_ETPU_B_CH_5_IN |
        SIUL2_0_PORT135_ETPU_A_ETPU_A_CH_16_IN |
        SIUL2_0_PORT136_LPSPI5_LPSPI5_PCS1_IN |
        SIUL2_0_PORT137_LPUART2_LPUART2_CTS_IN |
        SIUL2_0_PORT138_LPSPI3_LPSPI3_SIN_IN |
        SIUL2_0_PORT139_LPSPI2_LPSPI2_PCS0_IN |
        SIUL2_0_PORT142_LPUART1_LPUART1_TX_IN |
        SIUL2_0_PORT143_LPUART3_LPUART3_RX_IN |
        SIUL2_0_PORT144_LPSPI2_LPSPI2_SIN_IN |
        SIUL2_0_PORT154_ETPU_B_ETPU_B_CH_3_IN |
        SIUL2_0_PORT160_EMIOS_0_EMIOS_0_CH_7_X_IN |
        SIUL2_0_PORT161_EMIOS_0_EMIOS_0_CH_16_X_IN |
        SIUL2_0_PORT162_LPSPI2_LPSPI2_SOUT_IN |
        SIUL2_0_PORT163_LPUART2_LPUART2_RX_IN |
        SIUL2_0_PORT164_FXIO_FXIO_D0_IN |
        SIUL2_0_PORT165_EMIOS_0_EMIOS_0_CH_2_X_IN |
        SIUL2_0_PORT167_LPI2C1_LPI2C1_SCL_IN |
        SIUL2_0_PORT168_LPI2C1_LPI2C1_SDA_IN |
        SIUL2_0_PORT171_ETPU_B_ETPU_B_CH_25_IN |
        SIUL2_0_PORT172_LPUART2_LPUART2_TX_IN |
        SIUL2_0_PORT173_LPSPI3_LPSPI3_SCK_IN |
        SIUL2_0_PORT174_FCCU_FCCU_ERR_IN0_IN |
        SIUL2_0_PORT175_EMIOS_0_EMIOS_0_CH_22_X_IN |
        SIUL2_0_PORT176_SDADC_0_EXT_DATA0_IN |
        SIUL2_0_PORT178_ETPU_B_ETPU_B_CH_26_IN |
        SIUL2_0_PORT179_LPSPI3_LPSPI3_PCS2_IN |
        SIUL2_0_PORT180_FXIO_FXIO_D4_IN |
        SIUL2_0_PORT181_FXIO_FXIO_D5_IN |
        SIUL2_0_PORT183_TRACE_EVTI_0_IN |
        SIUL2_0_PORT184_TRACE_EVTI_0_IN |
        SIUL2_0_PORT185_LPSPI2_LPSPI2_PCS2_IN |
        SIUL2_0_PORT186_LPSPI2_LPSPI2_PCS3_IN |
        SIUL2_0_PORT187_LPUART3_LPUART3_TX_IN |
        SIUL2_0_PORT188_LPSPI0_LPSPI0_PCS0_IN |
        SIUL2_0_PORT189_LPI2C0_LPI2C0_HREQ_IN |
        SIUL2_0_PORT190_ETPU_B_ETPU_B_CH_31_IN |
        SIUL2_0_PORT191_TRGMUX_TRGMUX_IN6_IN |
        SIUL2_0_PORT192_EMIOS_0_EMIOS_0_CH_6_X_IN |
        SIUL2_0_PORT193_EMIOS_0_EMIOS_0_CH_17_X_IN |
        SIUL2_0_PORT194_ETPU_B_ETPU_B_CH_30_IN |
        SIUL2_0_PORT195_EMIOS_0_EMIOS_0_CH_19_X_IN |
        SIUL2_0_PORT196_SIUL_EIRQ_12_IN |
        SIUL2_0_PORT197_SIUL_EIRQ_13_IN |
        SIUL2_0_PORT198_FXIO_FXIO_D10_IN |
        SIUL2_0_PORT199_EMIOS_0_EMIOS_0_CH_23_X_IN |
        SIUL2_0_PORT200_SIUL_EIRQ_24_IN |
        SIUL2_0_PORT201_CAN4_CAN4_RX_IN |
        SIUL2_0_PORT202_EMIOS_0_EMIOS_0_CH_7_X_IN |
        SIUL2_0_PORT203_EMIOS_0_EMIOS_0_CH_16_X_IN |
        SIUL2_0_PORT204_SIUL_EIRQ_28_IN |
        SIUL2_0_PORT205_EMIOS_0_EMIOS_0_CH_19_X_IN |
        SIUL2_0_PORT206_CAN5_CAN5_RX_IN |
        SIUL2_0_PORT207_FXIO_FXIO_D14_IN |
        SIUL2_0_PORT208_FXIO_FXIO_D15_IN |
        SIUL2_0_PORT209_FXIO_FXIO_D16_IN |
        SIUL2_0_PORT210_FXIO_FXIO_D17_IN |
        SIUL2_0_PORT211_FXIO_FXIO_D18_IN |
        SIUL2_0_PORT212_FXIO_FXIO_D19_IN |
        SIUL2_0_PORT213_CAN0_CAN0_RX_IN |
        SIUL2_0_PORT214_FXIO_FXIO_D21_IN |
        SIUL2_0_PORT215_FXIO_FXIO_D22_IN |
        SIUL2_0_PORT216_FXIO_FXIO_D23_IN |
        SIUL2_0_PORT217_FXIO_FXIO_D24_IN |
        SIUL2_0_PORT218_FXIO_FXIO_D25_IN |
        SIUL2_0_PORT219_CAN1_CAN1_RX_IN |
        SIUL2_0_PORT231_WKPU_WKPU_8_IN |
        SIUL2_0_PORT233_WKPU_WKPU_27_IN |
        SIUL2_0_PORT235_WKPU_WKPU_18_IN */
        (uint16)( SHL_PAD_U32(1U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(11U)
                )
    }
    ,
    /*  Mode PORT_INPUT15_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT49_ETPU_A_ETPU_A_CH_5_IN |
        SIUL2_0_PORT74_FLEXPWM_1_PWM_1_X_3_IN |
        SIUL2_0_PORT79_EMAC_EMAC_MII_RXD3_IN |
        SIUL2_0_PORT96_ETPU_A_ETPU_A_CH_7_IN |
        SIUL2_0_PORT98_ETPU_A_ETPU_A_CH_10_IN |
        SIUL2_0_PORT101_ETPU_B_ETPU_B_CH_16_IN |
        SIUL2_0_PORT104_EMAC_EMAC_MII_RMII_RXD_1_IN |
        SIUL2_0_PORT105_ETPU_B_ETPU_B_CH_27_IN |
        SIUL2_0_PORT111_LPUART2_LPUART2_CTS_IN |
        SIUL2_0_PORT113_LPSPI5_LPSPI5_PCS0_IN |
        SIUL2_0_PORT116_TRGMUX_TRGMUX_IN2_IN |
        SIUL2_0_PORT132_ETPU_A_ETPU_A_CH_12_IN |
        SIUL2_0_PORT137_SYSTEM_SWG_EXT_REF_CLK_IN |
        SIUL2_0_PORT138_ETPU_B_ETPU_B_CH_23_IN |
        SIUL2_0_PORT139_LPUART0_LPUART0_TX_IN |
        SIUL2_0_PORT143_LPSPI2_LPSPI2_SCK_IN |
        SIUL2_0_PORT144_LPUART3_LPUART3_TX_IN |
        SIUL2_0_PORT160_LPSPI2_LPSPI2_SCK_IN |
        SIUL2_0_PORT161_LPUART1_LPUART1_RX_IN |
        SIUL2_0_PORT162_LPUART2_LPUART2_TX_IN |
        SIUL2_0_PORT163_LPSPI2_LPSPI2_PCS0_IN |
        SIUL2_0_PORT168_ETPU_B_ETPU_B_CH_22_IN |
        SIUL2_0_PORT172_ETPU_B_ETPU_B_CH_26_IN |
        SIUL2_0_PORT173_ETPU_B_ETPU_B_CH_27_IN |
        SIUL2_0_PORT174_FXIO_FXIO_D3_IN |
        SIUL2_0_PORT175_FCCU_FCCU_ERR_IN1_IN |
        SIUL2_0_PORT176_ETPU_B_ETPU_B_CH_2_IN |
        SIUL2_0_PORT178_SDADC_2_EXT_DATA2_IN |
        SIUL2_0_PORT179_ETPU_B_ETPU_B_CH_23_IN |
        SIUL2_0_PORT180_LPI2C0_LPI2C0_SCL_IN |
        SIUL2_0_PORT181_LPUART0_LPUART0_RX_IN |
        SIUL2_0_PORT183_ETPU_B_ETPU_B_CH_7_IN |
        SIUL2_0_PORT185_LPSPI4_LPSPI4_PCS0_IN |
        SIUL2_0_PORT186_LPSPI4_LPSPI4_PCS1_IN |
        SIUL2_0_PORT187_ETPU_B_ETPU_B_CH_30_IN |
        SIUL2_0_PORT188_LPSPI4_LPSPI4_PCS3_IN |
        SIUL2_0_PORT189_LPI2C1_LPI2C1_SCL_IN |
        SIUL2_0_PORT192_ETPU_A_ETPU_A_CH_8_IN |
        SIUL2_0_PORT193_ETPU_A_ETPU_A_CH_13_IN |
        SIUL2_0_PORT194_TRACE_EVTI_0_IN |
        SIUL2_0_PORT195_ETPU_B_ETPU_B_CH_31_IN |
        SIUL2_0_PORT196_EMIOS_0_EMIOS_0_CH_20_X_IN |
        SIUL2_0_PORT197_EMIOS_0_EMIOS_0_CH_21_X_IN |
        SIUL2_0_PORT199_FXIO_FXIO_D11_IN |
        SIUL2_0_PORT200_EMIOS_0_EMIOS_0_CH_22_X_IN |
        SIUL2_0_PORT201_SIUL_EIRQ_25_IN |
        SIUL2_0_PORT202_ETPU_A_ETPU_A_CH_15_IN |
        SIUL2_0_PORT203_ETPU_A_ETPU_A_CH_16_IN |
        SIUL2_0_PORT204_EMIOS_0_EMIOS_0_CH_18_X_IN |
        SIUL2_0_PORT205_FXIO_FXIO_D13_IN |
        SIUL2_0_PORT206_SIUL_EIRQ_30_IN |
        SIUL2_0_PORT213_FXIO_FXIO_D20_IN |
        SIUL2_0_PORT219_FXIO_FXIO_D26_IN |
        SIUL2_0_PORT231_SIUL_EIRQ_23_IN |
        SIUL2_0_PORT232_SIUL_EIRQ_24_IN |
        SIUL2_0_PORT233_SIUL_EIRQ_25_IN |
        SIUL2_0_PORT234_SIUL_EIRQ_26_IN |
        SIUL2_0_PORT235_SIUL_EIRQ_27_IN |
        SIUL2_0_PORT236_SIUL_EIRQ_28_IN */
        (uint16)( SHL_PAD_U32(1U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U)
                )
    }
    ,
    /*  Mode PORT_INOUT1_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT7_LPUART3_LPUART3_TX_INOUT |
        SIUL2_0_PORT79_LPUART2_LPUART2_TX_IN |
        SIUL2_0_PORT104_EMAC_EMAC_MII_RXD3_IN |
        SIUL2_0_PORT105_QUADSPI_QUADSPI_IOFA5_IN |
        SIUL2_0_PORT116_FLEXPWM_0_PWM_0_EXT_FORCE_IN |
        SIUL2_0_PORT138_ETPU_A_ETPU_A_CH_10_IN |
        SIUL2_0_PORT139_ETPU_B_ETPU_B_CH_22_IN |
        SIUL2_0_PORT143_LPUART1_LPUART1_CTS_IN |
        SIUL2_0_PORT144_ETPU_A_ETPU_A_CH_6_IN |
        SIUL2_0_PORT160_LPUART1_LPUART1_TX_IN |
        SIUL2_0_PORT161_LPSPI2_LPSPI2_SIN_IN |
        SIUL2_0_PORT174_SDADC_0_EXT_CLKIN0_IN |
        SIUL2_0_PORT175_LPSPI3_LPSPI3_SOUT_IN |
        SIUL2_0_PORT176_ETPU_B_ETPU_B_CH_21_IN |
        SIUL2_0_PORT178_ETPU_A_ETPU_A_CH_18_IN |
        SIUL2_0_PORT180_LPSPI3_LPSPI3_PCS3_IN |
        SIUL2_0_PORT181_LPI2C0_LPI2C0_SDA_IN |
        SIUL2_0_PORT183_ETPU_A_ETPU_A_CH_13_IN |
        SIUL2_0_PORT185_ETPU_B_ETPU_B_TCRCLK_IN |
        SIUL2_0_PORT186_MSC0_LPUART_MSC0_RX_IN |
        SIUL2_0_PORT189_LPSPI3_LPSPI3_PCS1_IN |
        SIUL2_0_PORT194_ETPU_A_ETPU_A_CH_1_IN |
        SIUL2_0_PORT195_ETPU_A_ETPU_A_CH_2_IN |
        SIUL2_0_PORT196_ETPU_B_ETPU_B_CH_15_IN |
        SIUL2_0_PORT197_ETPU_B_ETPU_B_CH_16_IN |
        SIUL2_0_PORT200_FXIO_FXIO_D12_IN |
        SIUL2_0_PORT201_EMIOS_0_EMIOS_0_CH_23_X_IN |
        SIUL2_0_PORT204_LPSPI4_LPSPI4_PCS3_IN |
        SIUL2_0_PORT205_LPI2C0_LPI2C0_SDA_IN |
        SIUL2_0_PORT231_FXIO_FXIO_D23_IN |
        SIUL2_0_PORT232_FXIO_FXIO_D24_IN |
        SIUL2_0_PORT233_FXIO_FXIO_D25_IN |
        SIUL2_0_PORT234_FXIO_FXIO_D26_IN |
        SIUL2_0_PORT235_FXIO_FXIO_D27_IN |
        SIUL2_0_PORT236_FXIO_FXIO_D28_IN */
        (uint16)( SHL_PAD_U32(7U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U)
                )
    }
    ,
    /*  Mode PORT_INOUT2_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT7_LPSPI0_LPSPI0_PCS1_INOUT |
        SIUL2_0_PORT9_LPUART2_LPUART2_TX_INOUT |
        SIUL2_0_PORT10_EMIOS_0_EMIOS_0_CH_12_X_INOUT |
        SIUL2_0_PORT21_LPSPI2_LPSPI2_PCS2_INOUT |
        SIUL2_0_PORT31_EMAC_EMAC_PPS0_INOUT |
        SIUL2_0_PORT104_QUADSPI_QUADSPI_IOFA6_IN |
        SIUL2_0_PORT105_ETPU_A_ETPU_A_CH_19_IN |
        SIUL2_0_PORT116_ETPU_A_ETPU_A_CH_11_IN |
        SIUL2_0_PORT139_ETPU_A_ETPU_A_CH_9_IN |
        SIUL2_0_PORT143_ETPU_A_ETPU_A_TCRCLK_IN |
        SIUL2_0_PORT144_ETPU_B_ETPU_B_CH_8_IN |
        SIUL2_0_PORT160_SYSTEM_SWG_EXT_REF_CLK_IN |
        SIUL2_0_PORT174_ETPU_B_ETPU_B_CH_18_IN |
        SIUL2_0_PORT175_ETPU_B_ETPU_B_CH_20_IN |
        SIUL2_0_PORT180_LPUART0_LPUART0_TX_IN |
        SIUL2_0_PORT181_LPSPI1_LPSPI1_PCS0_IN |
        SIUL2_0_PORT185_ETPU_B_ETPU_B_CH_0_IN |
        SIUL2_0_PORT186_ETPU_B_ETPU_B_CH_2_IN |
        SIUL2_0_PORT189_ETPU_B_ETPU_B_CH_29_IN |
        SIUL2_0_PORT194_ETPU_A_ETPU_A_CH_22_IN |
        SIUL2_0_PORT195_ETPU_A_ETPU_A_CH_23_IN |
        SIUL2_0_PORT200_LPI2C0_LPI2C0_SCL_IN |
        SIUL2_0_PORT205_ETPU_B_ETPU_B_CH_28_IN |
        SIUL2_0_PORT231_LPUART0_LPUART0_RX_IN |
        SIUL2_0_PORT232_LPUART2_LPUART2_TX_IN |
        SIUL2_0_PORT233_LPUART2_LPUART2_RX_IN |
        SIUL2_0_PORT234_LPUART3_LPUART3_TX_IN |
        SIUL2_0_PORT235_LPUART3_LPUART3_RX_IN */
        (uint16)( SHL_PAD_U32(7U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U)
                )
    }
    ,
    /*  Mode PORT_INOUT3_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT3_LPSPI1_LPSPI1_SCK_INOUT |
        SIUL2_0_PORT4_FXIO_FXIO_D6_INOUT |
        SIUL2_0_PORT6_LPSPI1_LPSPI1_PCS1_INOUT |
        SIUL2_0_PORT8_LPSPI2_LPSPI2_SOUT_INOUT |
        SIUL2_0_PORT9_LPSPI2_LPSPI2_PCS0_INOUT |
        SIUL2_0_PORT14_LPSPI1_LPSPI1_PCS3_INOUT |
        SIUL2_0_PORT17_EMIOS_0_EMIOS_0_CH_6_X_INOUT |
        SIUL2_0_PORT24_FXIO_FXIO_D3_INOUT |
        SIUL2_0_PORT32_LPI2C0_LPI2C0_SDAS_INOUT |
        SIUL2_0_PORT33_LPI2C0_LPI2C0_SCLS_INOUT |
        SIUL2_0_PORT42_LPSPI4_LPSPI4_SCK_INOUT |
        SIUL2_0_PORT43_LPSPI4_LPSPI4_SIN_INOUT |
        SIUL2_0_PORT44_LPSPI3_LPSPI3_PCS3_INOUT |
        SIUL2_0_PORT45_LPSPI3_LPSPI3_PCS2_INOUT |
        SIUL2_0_PORT104_ETPU_B_ETPU_B_CH_18_IN |
        SIUL2_0_PORT116_ETPU_B_ETPU_B_CH_15_IN |
        SIUL2_0_PORT143_ETPU_A_ETPU_A_CH_0_IN |
        SIUL2_0_PORT175_ETPU_B_ETPU_B_CH_1_IN |
        SIUL2_0_PORT180_SDADC_1_EXT_CLKIN1_IN |
        SIUL2_0_PORT181_ETPU_B_ETPU_B_CH_24_IN |
        SIUL2_0_PORT189_ETPU_A_ETPU_A_TCRCLK_IN |
        SIUL2_0_PORT200_ETPU_B_ETPU_B_CH_14_IN |
        SIUL2_0_PORT205_ETPU_A_ETPU_A_CH_20_IN */
        (uint16)( SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(13U)
                )
    }
    ,
    /*  Mode PORT_INOUT4_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT8_FXIO_FXIO_D6_INOUT |
        SIUL2_0_PORT9_FXIO_FXIO_D7_INOUT |
        SIUL2_0_PORT10_FXIO_FXIO_D0_INOUT |
        SIUL2_0_PORT18_LPUART1_LPUART1_TX_INOUT |
        SIUL2_0_PORT21_FXIO_FXIO_D0_INOUT |
        SIUL2_0_PORT22_FXIO_FXIO_D1_INOUT |
        SIUL2_0_PORT23_FXIO_FXIO_D2_INOUT |
        SIUL2_0_PORT25_FXIO_FXIO_D2_INOUT |
        SIUL2_0_PORT26_LPSPI1_LPSPI1_PCS0_INOUT |
        SIUL2_0_PORT29_EMAC_EMAC_PPS2_INOUT |
        SIUL2_0_PORT30_LPSPI1_LPSPI1_SOUT_INOUT |
        SIUL2_0_PORT31_FXIO_FXIO_D0_INOUT |
        SIUL2_0_PORT32_FXIO_FXIO_D14_INOUT |
        SIUL2_0_PORT33_LPUART0_LPUART0_TX_INOUT |
        SIUL2_0_PORT34_EMIOS_0_EMIOS_0_CH_8_X_INOUT |
        SIUL2_0_PORT35_EMIOS_0_EMIOS_0_CH_9_X_INOUT |
        SIUL2_0_PORT36_EMIOS_0_EMIOS_0_CH_4_X_INOUT |
        SIUL2_0_PORT37_EMIOS_0_EMIOS_0_CH_5_X_INOUT |
        SIUL2_0_PORT44_EMIOS_0_EMIOS_0_CH_0_X_INOUT |
        SIUL2_0_PORT45_EMIOS_0_EMIOS_0_CH_1_X_INOUT |
        SIUL2_0_PORT46_EMIOS_0_EMIOS_0_CH_2_X_INOUT |
        SIUL2_0_PORT47_EMIOS_0_EMIOS_0_CH_3_X_INOUT |
        SIUL2_0_PORT51_EMAC_EMAC_PPS0_INOUT |
        SIUL2_0_PORT116_ETPU_B_ETPU_B_CH_3_IN |
        SIUL2_0_PORT180_MSC0_DSPI_MSC0_SIN_IN |
        SIUL2_0_PORT181_SDADC_2_EXT_CLKIN2_IN |
        SIUL2_0_PORT189_ETPU_A_ETPU_A_CH_0_IN */
        (uint16)( SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(13U)
                )
    }
    ,
    /*  Mode PORT_INOUT5_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT2_FXIO_FXIO_D4_INOUT |
        SIUL2_0_PORT3_FXIO_FXIO_D5_INOUT |
        SIUL2_0_PORT6_FXIO_FXIO_D19_INOUT |
        SIUL2_0_PORT18_LPSPI1_LPSPI1_SOUT_INOUT |
        SIUL2_0_PORT19_LPSPI1_LPSPI1_SCK_INOUT |
        SIUL2_0_PORT20_LPSPI1_LPSPI1_SIN_INOUT |
        SIUL2_0_PORT21_LPSPI1_LPSPI1_PCS0_INOUT |
        SIUL2_0_PORT22_LPSPI1_LPSPI1_PCS1_INOUT |
        SIUL2_0_PORT26_LPSPI0_LPSPI0_PCS0_INOUT |
        SIUL2_0_PORT29_LPUART2_LPUART2_TX_INOUT |
        SIUL2_0_PORT30_LPSPI0_LPSPI0_SOUT_INOUT |
        SIUL2_0_PORT31_LPSPI0_LPSPI0_PCS1_INOUT |
        SIUL2_0_PORT32_LPSPI0_LPSPI0_PCS0_INOUT |
        SIUL2_0_PORT33_LPSPI0_LPSPI0_SOUT_INOUT |
        SIUL2_0_PORT34_LPSPI2_LPSPI2_SIN_INOUT |
        SIUL2_0_PORT35_LPSPI2_LPSPI2_SOUT_INOUT |
        SIUL2_0_PORT36_LPSPI0_LPSPI0_SOUT_INOUT |
        SIUL2_0_PORT37_LPSPI0_LPSPI0_PCS1_INOUT |
        SIUL2_0_PORT45_FXIO_FXIO_D8_INOUT |
        SIUL2_0_PORT46_LPSPI1_LPSPI1_SCK_INOUT |
        SIUL2_0_PORT47_LPSPI1_LPSPI1_SIN_INOUT |
        SIUL2_0_PORT48_EMIOS_0_EMIOS_0_CH_4_X_INOUT |
        SIUL2_0_PORT49_EMIOS_0_EMIOS_0_CH_5_X_INOUT |
        SIUL2_0_PORT72_LPI2C0_LPI2C0_SCL_INOUT |
        SIUL2_0_PORT73_LPI2C0_LPI2C0_SDA_INOUT |
        SIUL2_0_PORT74_EMIOS_0_EMIOS_0_CH_6_X_INOUT |
        SIUL2_0_PORT180_ETPU_B_ETPU_B_TCRCLK_IN |
        SIUL2_0_PORT181_ETPU_A_ETPU_A_CH_14_IN |
        SIUL2_0_PORT189_ETPU_A_ETPU_A_CH_21_IN */
        (uint16)( SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(13U)
                )
    }
    ,
    /*  Mode PORT_INOUT6_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT3_LPUART0_LPUART0_TX_INOUT |
        SIUL2_0_PORT6_LPSPI3_LPSPI3_PCS1_INOUT |
        SIUL2_0_PORT7_FXIO_FXIO_D9_INOUT |
        SIUL2_0_PORT9_LPSPI3_LPSPI3_PCS0_INOUT |
        SIUL2_0_PORT14_FXIO_FXIO_D14_INOUT |
        SIUL2_0_PORT26_FXIO_FXIO_D1_INOUT |
        SIUL2_0_PORT29_LPSPI1_LPSPI1_SIN_INOUT |
        SIUL2_0_PORT32_EMIOS_0_EMIOS_0_CH_3_X_INOUT |
        SIUL2_0_PORT33_EMIOS_0_EMIOS_0_CH_7_X_INOUT |
        SIUL2_0_PORT37_LPSPI0_LPSPI0_PCS0_INOUT |
        SIUL2_0_PORT48_LPSPI1_LPSPI1_SOUT_INOUT |
        SIUL2_0_PORT49_LPSPI1_LPSPI1_PCS3_INOUT |
        SIUL2_0_PORT50_FXIO_FXIO_D1_INOUT |
        SIUL2_0_PORT51_FXIO_FXIO_D2_INOUT |
        SIUL2_0_PORT52_FXIO_FXIO_D3_INOUT |
        SIUL2_0_PORT53_FXIO_FXIO_D4_INOUT |
        SIUL2_0_PORT54_LPSPI3_LPSPI3_PCS1_INOUT |
        SIUL2_0_PORT55_FXIO_FXIO_D4_INOUT |
        SIUL2_0_PORT56_FXIO_FXIO_D5_INOUT |
        SIUL2_0_PORT57_FXIO_FXIO_D6_INOUT |
        SIUL2_0_PORT58_FXIO_FXIO_D7_INOUT |
        SIUL2_0_PORT59_FXIO_FXIO_D8_INOUT |
        SIUL2_0_PORT60_FXIO_FXIO_D9_INOUT |
        SIUL2_0_PORT61_FXIO_FXIO_D10_INOUT |
        SIUL2_0_PORT64_EMIOS_0_EMIOS_0_CH_0_X_INOUT |
        SIUL2_0_PORT65_EMIOS_0_EMIOS_0_CH_1_X_INOUT |
        SIUL2_0_PORT66_EMIOS_0_EMIOS_0_CH_2_X_INOUT |
        SIUL2_0_PORT67_EMIOS_0_EMIOS_0_CH_3_X_INOUT |
        SIUL2_0_PORT68_EMIOS_0_EMIOS_0_CH_8_X_INOUT |
        SIUL2_0_PORT69_EMIOS_0_EMIOS_0_CH_16_X_INOUT |
        SIUL2_0_PORT73_LPUART1_LPUART1_TX_INOUT |
        SIUL2_0_PORT78_EMIOS_0_EMIOS_0_CH_10_X_INOUT |
        SIUL2_0_PORT79_EMIOS_0_EMIOS_0_CH_11_X_INOUT |
        SIUL2_0_PORT80_LPSPI3_LPSPI3_SIN_INOUT |
        SIUL2_0_PORT81_LPSPI3_LPSPI3_SCK_INOUT |
        SIUL2_0_PORT85_EMAC_EMAC_PPS1_INOUT |
        SIUL2_0_PORT180_ETPU_B_ETPU_B_CH_0_IN */
        (uint16)( SHL_PAD_U32(3U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(4U)
                )
    }
    ,
    /*  Mode PORT_INOUT7_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT2_LPSPI5_LPSPI5_SIN_INOUT |
        SIUL2_0_PORT3_LPSPI5_LPSPI5_SCK_INOUT |
        SIUL2_0_PORT4_JTAG_JTAG_TMS_SWD_DIO_INOUT |
        SIUL2_0_PORT5_SYSTEM_RESET_B_INOUT |
        SIUL2_0_PORT14_LPSPI5_LPSPI5_PCS1_INOUT |
        SIUL2_0_PORT17_LPSPI3_LPSPI3_SOUT_INOUT |
        SIUL2_0_PORT36_EMAC_EMAC_MII_RMII_MDIO_INOUT |
        SIUL2_0_PORT50_LPSPI1_LPSPI1_PCS1_INOUT |
        SIUL2_0_PORT65_QUADSPI_QUADSPI_DQSFA_INOUT |
        SIUL2_0_PORT66_LPSPI3_LPSPI3_PCS2_INOUT |
        SIUL2_0_PORT76_EMIOS_0_EMIOS_0_CH_22_X_INOUT |
        SIUL2_0_PORT77_EMIOS_0_EMIOS_0_CH_23_X_INOUT |
        SIUL2_0_PORT78_LPSPI2_LPSPI2_PCS0_INOUT |
        SIUL2_0_PORT79_LPSPI2_LPSPI2_SCK_INOUT |
        SIUL2_0_PORT82_FXIO_FXIO_D6_INOUT |
        SIUL2_0_PORT104_LPSPI3_LPSPI3_SOUT_INOUT |
        SIUL2_0_PORT108_EMAC_EMAC_MII_RMII_TX_CLK_INOUT |
        SIUL2_0_PORT109_LPSPI5_LPSPI5_SIN_INOUT |
        SIUL2_0_PORT110_LPSPI5_LPSPI5_SCK_INOUT |
        SIUL2_0_PORT111_FXIO_FXIO_D6_INOUT |
        SIUL2_0_PORT180_ETPU_B_ETPU_B_CH_19_IN */
        (uint16)( SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(4U)
                )
    }
    ,
    /*  Mode PORT_INOUT8_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT2_ETPU_A_ETPU_A_CH_2_INOUT |
        SIUL2_0_PORT6_ETPU_A_ETPU_A_CH_18_INOUT |
        SIUL2_0_PORT14_ETPU_A_ETPU_A_CH_6_INOUT |
        SIUL2_0_PORT17_FXIO_FXIO_D19_INOUT |
        SIUL2_0_PORT26_EMAC_EMAC_PPS0_INOUT |
        SIUL2_0_PORT54_LPUART1_LPUART1_TX_INOUT |
        SIUL2_0_PORT57_LPSPI2_LPSPI2_PCS0_INOUT |
        SIUL2_0_PORT59_LPSPI2_LPSPI2_SOUT_INOUT |
        SIUL2_0_PORT60_LPSPI2_LPSPI2_SIN_INOUT |
        SIUL2_0_PORT61_LPSPI2_LPSPI2_SCK_INOUT |
        SIUL2_0_PORT64_QUADSPI_QUADSPI_IOFA4_INOUT |
        SIUL2_0_PORT65_FXIO_FXIO_D5_INOUT |
        SIUL2_0_PORT66_LPSPI0_LPSPI0_PCS2_INOUT |
        SIUL2_0_PORT67_LPUART0_LPUART0_TX_INOUT |
        SIUL2_0_PORT68_FXIO_FXIO_D5_INOUT |
        SIUL2_0_PORT69_FXIO_FXIO_D4_INOUT |
        SIUL2_0_PORT74_LPSPI2_LPSPI2_PCS1_INOUT |
        SIUL2_0_PORT75_FXIO_FXIO_D15_INOUT |
        SIUL2_0_PORT76_LPSPI2_LPSPI2_PCS1_INOUT |
        SIUL2_0_PORT82_FXIO_FXIO_D12_INOUT |
        SIUL2_0_PORT83_FXIO_FXIO_D13_INOUT |
        SIUL2_0_PORT84_FXIO_FXIO_D14_INOUT |
        SIUL2_0_PORT85_FXIO_FXIO_D15_INOUT |
        SIUL2_0_PORT87_FXIO_FXIO_D16_INOUT |
        SIUL2_0_PORT88_FXIO_FXIO_D17_INOUT |
        SIUL2_0_PORT89_FXIO_FXIO_D18_INOUT |
        SIUL2_0_PORT90_FXIO_FXIO_D19_INOUT |
        SIUL2_0_PORT91_FXIO_FXIO_D20_INOUT |
        SIUL2_0_PORT92_FXIO_FXIO_D21_INOUT |
        SIUL2_0_PORT93_FXIO_FXIO_D22_INOUT |
        SIUL2_0_PORT94_FXIO_FXIO_D0_INOUT |
        SIUL2_0_PORT95_FXIO_FXIO_D1_INOUT |
        SIUL2_0_PORT96_EMIOS_0_EMIOS_0_CH_2_X_INOUT |
        SIUL2_0_PORT97_EMIOS_0_EMIOS_0_CH_3_X_INOUT |
        SIUL2_0_PORT101_EMIOS_0_EMIOS_0_CH_19_X_INOUT |
        SIUL2_0_PORT102_FXIO_FXIO_D3_INOUT |
        SIUL2_0_PORT103_LPUART2_LPUART2_TX_INOUT |
        SIUL2_0_PORT104_LPI2C1_LPI2C1_SDA_INOUT |
        SIUL2_0_PORT105_LPI2C1_LPI2C1_SCL_INOUT |
        SIUL2_0_PORT106_EMIOS_0_EMIOS_0_CH_16_X_INOUT |
        SIUL2_0_PORT107_EMIOS_0_EMIOS_0_CH_17_X_INOUT |
        SIUL2_0_PORT108_EMIOS_0_EMIOS_0_CH_18_X_INOUT |
        SIUL2_0_PORT109_EMIOS_0_EMIOS_0_CH_20_X_INOUT |
        SIUL2_0_PORT110_EMIOS_0_EMIOS_0_CH_21_X_INOUT |
        SIUL2_0_PORT111_EMIOS_0_EMIOS_0_CH_0_X_INOUT |
        SIUL2_0_PORT113_LPSPI5_LPSPI5_PCS0_INOUT */
        (uint16)( SHL_PAD_U32(2U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(1U)
                )
    }
    ,
    /*  Mode PORT_INOUT9_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT8_ETPU_A_ETPU_A_CH_5_INOUT |
        SIUL2_0_PORT9_LPSPI1_LPSPI1_PCS2_INOUT |
        SIUL2_0_PORT14_ETPU_B_ETPU_B_CH_9_INOUT |
        SIUL2_0_PORT17_LPUART0_LPUART0_TX_INOUT |
        SIUL2_0_PORT21_EMIOS_0_EMIOS_0_CH_4_X_INOUT |
        SIUL2_0_PORT24_ETPU_B_ETPU_B_CH_8_INOUT |
        SIUL2_0_PORT25_EMIOS_0_EMIOS_0_CH_8_X_INOUT |
        SIUL2_0_PORT26_EMIOS_0_EMIOS_0_CH_9_X_INOUT |
        SIUL2_0_PORT29_ZIPWIRE0_LFAST_0_EXT_REF_INOUT |
        SIUL2_0_PORT30_EMIOS_0_EMIOS_0_CH_13_X_INOUT |
        SIUL2_0_PORT31_EMIOS_0_EMIOS_0_CH_14_X_INOUT |
        SIUL2_0_PORT34_FXIO_FXIO_D18_INOUT |
        SIUL2_0_PORT35_FXIO_FXIO_D17_INOUT |
        SIUL2_0_PORT42_FXIO_FXIO_D27_INOUT |
        SIUL2_0_PORT43_FXIO_FXIO_D26_INOUT |
        SIUL2_0_PORT44_FXIO_FXIO_D25_INOUT |
        SIUL2_0_PORT45_FXIO_FXIO_D24_INOUT |
        SIUL2_0_PORT46_FXIO_FXIO_D23_INOUT |
        SIUL2_0_PORT47_FXIO_FXIO_D22_INOUT |
        SIUL2_0_PORT49_LPSPI3_LPSPI3_PCS0_INOUT |
        SIUL2_0_PORT54_FXIO_FXIO_D15_INOUT |
        SIUL2_0_PORT74_LPSPI4_LPSPI4_PCS0_INOUT |
        SIUL2_0_PORT75_LPSPI4_LPSPI4_SOUT_INOUT |
        SIUL2_0_PORT76_FXIO_FXIO_D19_INOUT |
        SIUL2_0_PORT77_FXIO_FXIO_D16_INOUT |
        SIUL2_0_PORT79_LPUART2_LPUART2_TX_INOUT |
        SIUL2_0_PORT80_LPI2C1_LPI2C1_SDAS_INOUT |
        SIUL2_0_PORT81_LPI2C1_LPI2C1_SCLS_INOUT |
        SIUL2_0_PORT92_FXIO_FXIO_D2_INOUT |
        SIUL2_0_PORT96_LPSPI3_LPSPI3_SOUT_INOUT |
        SIUL2_0_PORT97_LPSPI3_LPSPI3_SCK_INOUT |
        SIUL2_0_PORT98_LPSPI1_LPSPI1_SOUT_INOUT |
        SIUL2_0_PORT99_LPSPI1_LPSPI1_PCS0_INOUT |
        SIUL2_0_PORT100_LPSPI1_LPSPI1_PCS1_INOUT |
        SIUL2_0_PORT101_EMIOS_0_EMIOS_0_CH_2_X_INOUT |
        SIUL2_0_PORT103_LPSPI3_LPSPI3_PCS3_INOUT |
        SIUL2_0_PORT105_FXIO_FXIO_D0_INOUT |
        SIUL2_0_PORT109_FXIO_FXIO_D7_INOUT |
        SIUL2_0_PORT110_LPUART1_LPUART1_TX_INOUT |
        SIUL2_0_PORT112_EMIOS_0_EMIOS_0_CH_1_X_INOUT |
        SIUL2_0_PORT113_EMIOS_0_EMIOS_0_CH_18_X_INOUT |
        SIUL2_0_PORT132_LPSPI0_LPSPI0_PCS0_INOUT |
        SIUL2_0_PORT136_LPSPI3_LPSPI3_PCS1_INOUT |
        SIUL2_0_PORT137_LPSPI5_LPSPI5_SOUT_INOUT |
        SIUL2_0_PORT142_EMIOS_0_EMIOS_0_CH_19_X_INOUT */
        (uint16)( SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(14U)
                )
    }
    ,
    /*  Mode PORT_INOUT10_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT2_FLEXPWM_0_PWM_0_B_0_INOUT |
        SIUL2_0_PORT6_FLEXPWM_1_PWM_1_B_0_INOUT |
        SIUL2_0_PORT7_ETPU_A_ETPU_A_CH_20_INOUT |
        SIUL2_0_PORT8_ETPU_B_ETPU_B_CH_0_INOUT |
        SIUL2_0_PORT9_ETPU_A_ETPU_A_CH_12_INOUT |
        SIUL2_0_PORT17_ETPU_A_ETPU_A_CH_8_INOUT |
        SIUL2_0_PORT18_ETPU_B_ETPU_B_CH_1_INOUT |
        SIUL2_0_PORT20_ETPU_B_ETPU_B_CH_4_INOUT |
        SIUL2_0_PORT21_ETPU_B_ETPU_B_CH_11_INOUT |
        SIUL2_0_PORT23_LPI2C0_LPI2C0_SCLS_INOUT |
        SIUL2_0_PORT25_ETPU_B_ETPU_B_CH_9_INOUT |
        SIUL2_0_PORT29_EMAC_EMAC_MII_RMII_MDIO_INOUT |
        SIUL2_0_PORT31_ETPU_B_ETPU_B_CH_28_INOUT |
        SIUL2_0_PORT32_ETPU_B_ETPU_B_CH_7_INOUT |
        SIUL2_0_PORT42_LPUART1_LPUART1_TX_INOUT |
        SIUL2_0_PORT43_ETPU_A_ETPU_A_CH_0_INOUT |
        SIUL2_0_PORT45_LPUART0_LPUART0_TX_INOUT |
        SIUL2_0_PORT46_ETPU_A_ETPU_A_CH_9_INOUT |
        SIUL2_0_PORT48_FXIO_FXIO_D21_INOUT |
        SIUL2_0_PORT49_FXIO_FXIO_D20_INOUT |
        SIUL2_0_PORT60_EMAC_EMAC_PPS3_INOUT |
        SIUL2_0_PORT64_EMIOS_0_EMIOS_0_CH_14_X_INOUT |
        SIUL2_0_PORT65_EMIOS_0_EMIOS_0_CH_15_X_INOUT |
        SIUL2_0_PORT72_LPSPI0_LPSPI0_SCK_INOUT |
        SIUL2_0_PORT73_LPSPI0_LPSPI0_SIN_INOUT |
        SIUL2_0_PORT75_FXIO_FXIO_D19_INOUT |
        SIUL2_0_PORT81_EMAC_EMAC_MII_RMII_RX_DV_RGMII_RXCTL_INOUT |
        SIUL2_0_PORT83_LPSPI2_LPSPI2_PCS1_INOUT |
        SIUL2_0_PORT89_LPSPI4_LPSPI4_PCS1_INOUT |
        SIUL2_0_PORT92_LPI2C1_LPI2C1_SCL_INOUT |
        SIUL2_0_PORT93_LPI2C1_LPI2C1_SDA_INOUT |
        SIUL2_0_PORT96_EMIOS_0_EMIOS_0_CH_16_X_INOUT |
        SIUL2_0_PORT97_EMIOS_0_EMIOS_0_CH_17_X_INOUT |
        SIUL2_0_PORT98_FXIO_FXIO_D4_INOUT |
        SIUL2_0_PORT99_FXIO_FXIO_D5_INOUT |
        SIUL2_0_PORT102_EMAC_EMAC_MII_RMII_TX_CLK_INOUT |
        SIUL2_0_PORT103_LPSPI0_LPSPI0_PCS3_INOUT |
        SIUL2_0_PORT109_LPI2C0_LPI2C0_SDA_INOUT |
        SIUL2_0_PORT110_LPI2C0_LPI2C0_SCL_INOUT |
        SIUL2_0_PORT111_LPSPI0_LPSPI0_SCK_INOUT |
        SIUL2_0_PORT112_EMAC_EMAC_MII_RMII_MDIO_INOUT |
        SIUL2_0_PORT114_FXIO_FXIO_D2_INOUT |
        SIUL2_0_PORT115_FXIO_FXIO_D3_INOUT |
        SIUL2_0_PORT116_FXIO_FXIO_D25_INOUT |
        SIUL2_0_PORT117_FXIO_FXIO_D26_INOUT |
        SIUL2_0_PORT118_FXIO_FXIO_D27_INOUT |
        SIUL2_0_PORT119_FXIO_FXIO_D28_INOUT |
        SIUL2_0_PORT120_FXIO_FXIO_D29_INOUT |
        SIUL2_0_PORT127_FXIO_FXIO_D6_INOUT |
        SIUL2_0_PORT128_LPSPI0_LPSPI0_SIN_INOUT |
        SIUL2_0_PORT129_LPSPI0_LPSPI0_SCK_INOUT |
        SIUL2_0_PORT132_LPSPI1_LPSPI1_PCS1_INOUT |
        SIUL2_0_PORT135_EMIOS_0_EMIOS_0_CH_7_X_INOUT |
        SIUL2_0_PORT136_EMIOS_0_EMIOS_0_CH_6_X_INOUT |
        SIUL2_0_PORT137_EMIOS_0_EMIOS_0_CH_7_X_INOUT |
        SIUL2_0_PORT138_LPSPI3_LPSPI3_SIN_INOUT |
        SIUL2_0_PORT139_LPSPI2_LPSPI2_PCS0_INOUT */
        (uint16)( SHL_PAD_U32(2U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U)
                )
    }
    ,
    /*  Mode PORT_INOUT11_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT2_EMIOS_0_EMIOS_0_CH_19_X_INOUT |
        SIUL2_0_PORT3_ETPU_A_ETPU_A_CH_3_INOUT |
        SIUL2_0_PORT6_EMIOS_0_EMIOS_0_CH_13_X_INOUT |
        SIUL2_0_PORT9_ETPU_B_ETPU_B_CH_1_INOUT |
        SIUL2_0_PORT17_EMIOS_0_EMIOS_0_CH_10_X_INOUT |
        SIUL2_0_PORT18_ETPU_A_ETPU_A_CH_3_INOUT |
        SIUL2_0_PORT20_ETPU_A_ETPU_A_CH_5_INOUT |
        SIUL2_0_PORT21_ETPU_A_ETPU_A_CH_1_INOUT |
        SIUL2_0_PORT23_ETPU_A_ETPU_A_CH_24_INOUT |
        SIUL2_0_PORT43_EMIOS_0_EMIOS_0_CH_9_X_INOUT |
        SIUL2_0_PORT44_ETPU_B_ETPU_B_CH_2_INOUT |
        SIUL2_0_PORT45_ETPU_B_ETPU_B_CH_4_INOUT |
        SIUL2_0_PORT47_LPUART3_LPUART3_TX_INOUT |
        SIUL2_0_PORT48_LPUART0_LPUART0_TX_INOUT |
        SIUL2_0_PORT50_LPSPI5_LPSPI5_PCS2_INOUT |
        SIUL2_0_PORT51_EMIOS_0_EMIOS_0_CH_15_X_INOUT |
        SIUL2_0_PORT52_LPSPI5_LPSPI5_PCS3_INOUT |
        SIUL2_0_PORT53_EMIOS_0_EMIOS_0_CH_17_X_INOUT |
        SIUL2_0_PORT55_EMIOS_0_EMIOS_0_CH_19_X_INOUT |
        SIUL2_0_PORT57_ETPU_A_ETPU_A_CH_31_INOUT |
        SIUL2_0_PORT58_LPSPI2_LPSPI2_PCS3_INOUT |
        SIUL2_0_PORT59_LPUART1_LPUART1_TX_INOUT |
        SIUL2_0_PORT64_EMAC_EMAC_MII_RMII_TX_CLK_INOUT |
        SIUL2_0_PORT66_QUADSPI_QUADSPI_IOFA3_INOUT |
        SIUL2_0_PORT72_FXIO_FXIO_D12_INOUT |
        SIUL2_0_PORT73_FXIO_FXIO_D13_INOUT |
        SIUL2_0_PORT78_FXIO_FXIO_D16_INOUT |
        SIUL2_0_PORT79_LPI2C1_LPI2C1_SCL_INOUT |
        SIUL2_0_PORT80_FXIO_FXIO_D15_INOUT |
        SIUL2_0_PORT81_FXIO_FXIO_D14_INOUT |
        SIUL2_0_PORT98_FXIO_FXIO_D6_INOUT |
        SIUL2_0_PORT99_FXIO_FXIO_D7_INOUT |
        SIUL2_0_PORT104_FXIO_FXIO_D1_INOUT |
        SIUL2_0_PORT106_LPSPI0_LPSPI0_SIN_INOUT |
        SIUL2_0_PORT107_EMAC_EMAC_MII_RMII_TX_CLK_INOUT |
        SIUL2_0_PORT109_EMAC_EMAC_PPS1_INOUT |
        SIUL2_0_PORT110_EMAC_EMAC_PPS0_INOUT |
        SIUL2_0_PORT111_EMAC_EMAC_PPS2_INOUT |
        SIUL2_0_PORT112_LPSPI0_LPSPI0_SIN_INOUT |
        SIUL2_0_PORT128_FXIO_FXIO_D3_INOUT |
        SIUL2_0_PORT129_FXIO_FXIO_D2_INOUT |
        SIUL2_0_PORT136_LPSPI5_LPSPI5_PCS1_INOUT |
        SIUL2_0_PORT138_LPSPI2_LPSPI2_PCS1_INOUT |
        SIUL2_0_PORT139_EMIOS_0_EMIOS_0_CH_1_X_INOUT |
        SIUL2_0_PORT143_LPSPI2_LPSPI2_SCK_INOUT |
        SIUL2_0_PORT144_LPUART3_LPUART3_TX_INOUT |
        SIUL2_0_PORT147_EMIOS_0_EMIOS_0_CH_22_X_INOUT */
        (uint16)( SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(3U)
                )
    }
    ,
    /*  Mode PORT_INOUT12_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT2_LPSPI1_LPSPI1_SIN_INOUT |
        SIUL2_0_PORT7_FLEXPWM_1_PWM_1_B_1_INOUT |
        SIUL2_0_PORT19_ETPU_A_ETPU_A_CH_4_INOUT |
        SIUL2_0_PORT23_ETPU_B_ETPU_B_CH_13_INOUT |
        SIUL2_0_PORT32_FLEXPWM_1_PWM_1_X_0_INOUT |
        SIUL2_0_PORT33_ETPU_B_ETPU_B_CH_9_INOUT |
        SIUL2_0_PORT35_LPUART1_LPUART1_TX_INOUT |
        SIUL2_0_PORT47_ETPU_B_ETPU_B_CH_13_INOUT |
        SIUL2_0_PORT49_ETPU_B_ETPU_B_CH_16_INOUT |
        SIUL2_0_PORT50_EMIOS_0_EMIOS_0_CH_15_X_INOUT |
        SIUL2_0_PORT52_ETPU_A_ETPU_A_CH_24_INOUT |
        SIUL2_0_PORT53_ETPU_A_ETPU_A_CH_25_INOUT |
        SIUL2_0_PORT55_ETPU_A_ETPU_A_CH_30_INOUT |
        SIUL2_0_PORT56_LPSPI2_LPSPI2_PCS2_INOUT |
        SIUL2_0_PORT57_ETPU_B_ETPU_B_CH_21_INOUT |
        SIUL2_0_PORT59_EMIOS_0_EMIOS_0_CH_23_X_INOUT |
        SIUL2_0_PORT64_ETPU_B_ETPU_B_CH_26_INOUT |
        SIUL2_0_PORT72_ETPU_A_ETPU_A_CH_22_INOUT |
        SIUL2_0_PORT75_ETPU_B_ETPU_B_CH_19_INOUT |
        SIUL2_0_PORT77_LPUART2_LPUART2_TX_INOUT |
        SIUL2_0_PORT79_FXIO_FXIO_D18_INOUT |
        SIUL2_0_PORT80_LPI2C1_LPI2C1_SDA_INOUT |
        SIUL2_0_PORT81_FXIO_FXIO_D2_INOUT |
        SIUL2_0_PORT84_EMAC_EMAC_PPS0_INOUT |
        SIUL2_0_PORT90_LPSPI4_LPSPI4_SIN_INOUT |
        SIUL2_0_PORT91_LPSPI4_LPSPI4_SCK_INOUT |
        SIUL2_0_PORT93_FXIO_FXIO_D3_INOUT |
        SIUL2_0_PORT94_FXIO_FXIO_D23_INOUT |
        SIUL2_0_PORT95_FXIO_FXIO_D24_INOUT |
        SIUL2_0_PORT96_FXIO_FXIO_D0_INOUT |
        SIUL2_0_PORT97_FXIO_FXIO_D1_INOUT |
        SIUL2_0_PORT98_LPUART3_LPUART3_TX_INOUT |
        SIUL2_0_PORT101_FXIO_FXIO_D15_INOUT |
        SIUL2_0_PORT102_FXIO_FXIO_D13_INOUT |
        SIUL2_0_PORT104_EMIOS_0_EMIOS_0_CH_12_X_INOUT |
        SIUL2_0_PORT105_EMIOS_0_EMIOS_0_CH_13_X_INOUT |
        SIUL2_0_PORT107_LPSPI0_LPSPI0_SCK_INOUT |
        SIUL2_0_PORT108_LPSPI0_LPSPI0_SOUT_INOUT |
        SIUL2_0_PORT113_LPSPI3_LPSPI3_PCS0_INOUT |
        SIUL2_0_PORT116_LPSPI1_LPSPI1_PCS2_INOUT |
        SIUL2_0_PORT132_EMIOS_0_EMIOS_0_CH_18_X_INOUT |
        SIUL2_0_PORT133_EMIOS_0_EMIOS_0_CH_19_X_INOUT |
        SIUL2_0_PORT136_FXIO_FXIO_D12_INOUT |
        SIUL2_0_PORT138_EMIOS_0_EMIOS_0_CH_20_X_INOUT |
        SIUL2_0_PORT139_EMIOS_0_EMIOS_0_CH_21_X_INOUT |
        SIUL2_0_PORT143_EMIOS_0_EMIOS_0_CH_22_X_INOUT |
        SIUL2_0_PORT144_LPSPI2_LPSPI2_SIN_INOUT */
        (uint16)( SHL_PAD_U32(2U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U)
                )
    }
    ,
    /*  Mode PORT_INOUT13_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT7_EMIOS_0_EMIOS_0_CH_11_X_INOUT |
        SIUL2_0_PORT48_ETPU_B_ETPU_B_CH_14_INOUT |
        SIUL2_0_PORT49_ETPU_A_ETPU_A_CH_5_INOUT |
        SIUL2_0_PORT50_ETPU_B_ETPU_B_CH_29_INOUT |
        SIUL2_0_PORT52_ETPU_B_ETPU_B_CH_13_INOUT |
        SIUL2_0_PORT53_ETPU_B_ETPU_B_CH_14_INOUT |
        SIUL2_0_PORT55_ETPU_B_ETPU_B_CH_20_INOUT |
        SIUL2_0_PORT61_LPUART2_LPUART2_TX_INOUT |
        SIUL2_0_PORT64_ETPU_A_ETPU_A_CH_18_INOUT |
        SIUL2_0_PORT73_ETPU_A_ETPU_A_CH_13_INOUT |
        SIUL2_0_PORT74_LPUART3_LPUART3_TX_INOUT |
        SIUL2_0_PORT75_ETPU_B_ETPU_B_CH_6_INOUT |
        SIUL2_0_PORT77_LPSPI2_LPSPI2_PCS2_INOUT |
        SIUL2_0_PORT80_EMIOS_0_EMIOS_0_CH_9_X_INOUT |
        SIUL2_0_PORT81_QUADSPI_QUADSPI_IOFA7_INOUT |
        SIUL2_0_PORT89_ETPU_B_ETPU_B_CH_20_INOUT |
        SIUL2_0_PORT90_ETPU_B_ETPU_B_CH_18_INOUT |
        SIUL2_0_PORT91_ETPU_A_ETPU_A_CH_14_INOUT |
        SIUL2_0_PORT92_ETPU_B_ETPU_B_CH_5_INOUT |
        SIUL2_0_PORT93_ETPU_A_ETPU_A_CH_21_INOUT |
        SIUL2_0_PORT95_ETPU_A_ETPU_A_CH_17_INOUT |
        SIUL2_0_PORT98_LPSPI5_LPSPI5_SOUT_INOUT |
        SIUL2_0_PORT100_LPSPI5_LPSPI5_PCS0_INOUT |
        SIUL2_0_PORT101_LPSPI0_LPSPI0_PCS1_INOUT |
        SIUL2_0_PORT102_LPSPI0_LPSPI0_PCS0_INOUT |
        SIUL2_0_PORT103_QUADSPI_QUADSPI_IOFA1_INOUT |
        SIUL2_0_PORT104_FXIO_FXIO_D11_INOUT |
        SIUL2_0_PORT105_FXIO_FXIO_D10_INOUT |
        SIUL2_0_PORT106_QUADSPI_QUADSPI_SCKFA_INOUT |
        SIUL2_0_PORT107_QUADSPI_QUADSPI_IOFA0_INOUT |
        SIUL2_0_PORT108_QUADSPI_QUADSPI_IOFA2_INOUT |
        SIUL2_0_PORT111_FXIO_FXIO_D10_INOUT |
        SIUL2_0_PORT113_FXIO_FXIO_D9_INOUT |
        SIUL2_0_PORT116_LPSPI3_LPSPI3_SIN_INOUT |
        SIUL2_0_PORT126_LPSPI5_LPSPI5_PCS3_INOUT |
        SIUL2_0_PORT127_ETPU_A_ETPU_A_CH_8_INOUT |
        SIUL2_0_PORT137_EMAC_EMAC_PPS3_INOUT |
        SIUL2_0_PORT144_EMIOS_0_EMIOS_0_CH_23_X_INOUT |
        SIUL2_0_PORT160_LPSPI2_LPSPI2_SCK_INOUT |
        SIUL2_0_PORT161_LPSPI2_LPSPI2_SIN_INOUT |
        SIUL2_0_PORT162_LPSPI2_LPSPI2_SOUT_INOUT |
        SIUL2_0_PORT163_LPSPI2_LPSPI2_PCS0_INOUT |
        SIUL2_0_PORT167_LPI2C1_LPI2C1_SCL_INOUT |
        SIUL2_0_PORT168_LPI2C1_LPI2C1_SDA_INOUT */
        (uint16)( SHL_PAD_U32(7U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U)
                )
    }
    ,
    /*  Mode PORT_INOUT14_MODE: */
    {
        /* Pads 0 - 15
        SIUL2_0_PORT3_FLEXPWM_0_PWM_0_A_1_INOUT |
        SIUL2_0_PORT33_FLEXPWM_1_PWM_1_X_1_INOUT |
        SIUL2_0_PORT44_FLEXPWM_0_PWM_0_X_0_INOUT |
        SIUL2_0_PORT45_FLEXPWM_0_PWM_0_X_1_INOUT |
        SIUL2_0_PORT46_FLEXPWM_0_PWM_0_X_3_INOUT |
        SIUL2_0_PORT47_ETPU_A_ETPU_A_CH_4_INOUT |
        SIUL2_0_PORT48_ETPU_B_ETPU_B_CH_1_INOUT |
        SIUL2_0_PORT49_ETPU_A_ETPU_A_CH_7_INOUT |
        SIUL2_0_PORT72_FLEXPWM_1_PWM_1_B_2_INOUT |
        SIUL2_0_PORT73_FLEXPWM_1_PWM_1_A_3_INOUT |
        SIUL2_0_PORT74_ETPU_A_ETPU_A_CH_23_INOUT |
        SIUL2_0_PORT81_ETPU_A_ETPU_A_CH_29_INOUT |
        SIUL2_0_PORT82_LPSPI2_LPSPI2_PCS3_INOUT |
        SIUL2_0_PORT84_ETPU_B_ETPU_B_CH_30_INOUT |
        SIUL2_0_PORT85_ETPU_B_ETPU_B_CH_31_INOUT |
        SIUL2_0_PORT87_ETPU_A_ETPU_A_CH_15_INOUT |
        SIUL2_0_PORT88_ETPU_B_ETPU_B_CH_21_INOUT |
        SIUL2_0_PORT89_ETPU_B_ETPU_B_CH_8_INOUT |
        SIUL2_0_PORT94_ETPU_A_ETPU_A_CH_19_INOUT |
        SIUL2_0_PORT96_ETPU_B_ETPU_B_CH_17_INOUT |
        SIUL2_0_PORT97_LPUART1_LPUART1_TX_INOUT |
        SIUL2_0_PORT98_ETPU_A_ETPU_A_CH_10_INOUT |
        SIUL2_0_PORT99_ETPU_A_ETPU_A_CH_11_INOUT |
        SIUL2_0_PORT100_ETPU_A_ETPU_A_CH_6_INOUT |
        SIUL2_0_PORT101_ETPU_A_ETPU_A_CH_27_INOUT |
        SIUL2_0_PORT102_ETPU_A_ETPU_A_CH_26_INOUT |
        SIUL2_0_PORT104_QUADSPI_QUADSPI_IOFA6_INOUT |
        SIUL2_0_PORT105_QUADSPI_QUADSPI_IOFA5_INOUT |
        SIUL2_0_PORT106_ETPU_B_ETPU_B_CH_25_INOUT |
        SIUL2_0_PORT107_ETPU_B_ETPU_B_CH_24_INOUT |
        SIUL2_0_PORT113_EMAC_EMAC_PPS2_INOUT |
        SIUL2_0_PORT132_FXIO_FXIO_D6_INOUT |
        SIUL2_0_PORT133_FXIO_FXIO_D7_INOUT |
        SIUL2_0_PORT135_LPSPI3_LPSPI3_SCK_INOUT |
        SIUL2_0_PORT138_FXIO_FXIO_D4_INOUT |
        SIUL2_0_PORT139_FXIO_FXIO_D5_INOUT |
        SIUL2_0_PORT142_FXIO_FXIO_D7_INOUT |
        SIUL2_0_PORT143_FXIO_FXIO_D2_INOUT |
        SIUL2_0_PORT164_FXIO_FXIO_D0_INOUT |
        SIUL2_0_PORT167_FXIO_FXIO_D1_INOUT |
        SIUL2_0_PORT168_FXIO_FXIO_D2_INOUT |
        SIUL2_0_PORT172_LPSPI3_LPSPI3_SIN_INOUT |
        SIUL2_0_PORT173_LPSPI3_LPSPI3_SCK_INOUT |
        SIUL2_0_PORT175_LPSPI3_LPSPI3_SOUT_INOUT |
        SIUL2_0_PORT198_FXIO_FXIO_D10_INOUT |
        SIUL2_0_PORT199_FXIO_FXIO_D11_INOUT |
        SIUL2_0_PORT200_FXIO_FXIO_D12_INOUT |
        SIUL2_0_PORT205_FXIO_FXIO_D13_INOUT |
        SIUL2_0_PORT207_FXIO_FXIO_D14_INOUT */
        (uint16)( SHL_PAD_U32(3U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(0U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(2U) |
                  SHL_PAD_U32(3U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(9U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(1U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(5U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(10U) |
                  SHL_PAD_U32(11U) |
                  SHL_PAD_U32(14U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(4U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(12U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(15U) |
                  SHL_PAD_U32(6U) |
                  SHL_PAD_U32(7U) |
                  SHL_PAD_U32(8U) |
                  SHL_PAD_U32(13U) |
                  SHL_PAD_U32(15U)
                )
    }
[!ENDVAR!]




[!VAR "SIUL2_0_INOUT_SETTINGS_ON_SUBDERIV5"!]
    /* Inout settings for pad PORT2 :   {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* FXIO_FXIO_D4_INOUT inout functionality */
    {2U, 38U, 156U, 3U, 0U}, 
    /* LPSPI5_LPSPI5_SIN_INOUT inout functionality */
    {2U, 40U, 267U, 2U, 0U}, 
    /* ETPU_A_ETPU_A_CH_2_INOUT inout functionality */
    {2U, 41U, 446U, 1U, 0U}, 
    /* FLEXPWM_0_PWM_0_B_0_INOUT inout functionality */
    {2U, 43U, 413U, 1U, 0U}, 
    /* EMIOS_0_EMIOS_0_CH_19_X_INOUT inout functionality */
    {2U, 44U, 67U, 5U, 0U}, 
    /* LPSPI1_LPSPI1_SIN_INOUT inout functionality */
    {2U, 45U, 239U, 2U, 0U}, 
    /* Inout settings for pad PORT3 :   {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPSPI1_LPSPI1_SCK_INOUT inout functionality */
    {3U, 36U, 238U, 1U, 0U}, 
    /* FXIO_FXIO_D5_INOUT inout functionality */
    {3U, 38U, 157U, 3U, 0U}, 
    /* LPUART0_LPUART0_TX_INOUT inout functionality */
    {3U, 39U, 363U, 1U, 0U}, 
    /* LPSPI5_LPSPI5_SCK_INOUT inout functionality */
    {3U, 40U, 266U, 2U, 0U}, 
    /* ETPU_A_ETPU_A_CH_3_INOUT inout functionality */
    {3U, 44U, 445U, 1U, 0U}, 
    /* Inout settings for pad PORT4 :   {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* FXIO_FXIO_D6_INOUT inout functionality */
    {4U, 36U, 158U, 8U, 0U}, 
    /* JTAG_JTAG_TMS_SWD_DIO_INOUT inout functionality */
    {4U, 40U, 186U, 0U, 0U}, 
    /* Inout settings for pad PORT5 :   {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* SYSTEM_RESET_B_INOUT inout functionality */
    {5U, 40U, 65535U, 0U, 0U}, 
    /* Inout settings for pad PORT6 :   {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPSPI1_LPSPI1_PCS1_INOUT inout functionality */
    {6U, 36U, 233U, 1U, 0U}, 
    /* FXIO_FXIO_D19_INOUT inout functionality */
    {6U, 38U, 171U, 4U, 0U}, 
    /* LPSPI3_LPSPI3_PCS1_INOUT inout functionality */
    {6U, 39U, 249U, 5U, 0U}, 
    /* ETPU_A_ETPU_A_CH_18_INOUT inout functionality */
    {6U, 41U, 467U, 1U, 0U}, 
    /* FLEXPWM_1_PWM_1_B_0_INOUT inout functionality */
    {6U, 43U, 427U, 1U, 0U}, 
    /* EMIOS_0_EMIOS_0_CH_13_X_INOUT inout functionality */
    {6U, 44U, 61U, 5U, 0U}, 
    /* Inout settings for pad PORT7 :   {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPUART3_LPUART3_TX_INOUT inout functionality */
    {7U, 34U, 366U, 1U, 0U}, 
    /* LPSPI0_LPSPI0_PCS1_INOUT inout functionality */
    {7U, 35U, 222U, 3U, 0U}, 
    /* FXIO_FXIO_D9_INOUT inout functionality */
    {7U, 39U, 161U, 3U, 0U}, 
    /* ETPU_A_ETPU_A_CH_20_INOUT inout functionality */
    {7U, 43U, 466U, 1U, 0U}, 
    /* FLEXPWM_1_PWM_1_B_1_INOUT inout functionality */
    {7U, 45U, 426U, 1U, 0U}, 
    /* Inout settings for pad PORT8 :   {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPSPI2_LPSPI2_SOUT_INOUT inout functionality */
    {8U, 36U, 247U, 1U, 0U}, 
    /* FXIO_FXIO_D6_INOUT inout functionality */
    {8U, 37U, 158U, 2U, 0U}, 
    /* ETPU_A_ETPU_A_CH_5_INOUT inout functionality */
    {8U, 42U, 479U, 2U, 0U}, 
    /* ETPU_B_ETPU_B_CH_0_INOUT inout functionality */
    {8U, 43U, 459U, 2U, 0U}, 
    /* Inout settings for pad PORT9 :   {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPUART2_LPUART2_TX_INOUT inout functionality */
    {9U, 35U, 365U, 1U, 0U}, 
    /* LPSPI2_LPSPI2_PCS0_INOUT inout functionality */
    {9U, 36U, 241U, 1U, 0U}, 
    /* FXIO_FXIO_D7_INOUT inout functionality */
    {9U, 37U, 159U, 2U, 0U}, 
    /* LPSPI3_LPSPI3_PCS0_INOUT inout functionality */
    {9U, 39U, 248U, 3U, 0U}, 
    /* LPSPI1_LPSPI1_PCS2_INOUT inout functionality */
    {9U, 42U, 234U, 3U, 0U}, 
    /* ETPU_A_ETPU_A_CH_12_INOUT inout functionality */
    {9U, 43U, 481U, 2U, 0U}, 
    /* ETPU_B_ETPU_B_CH_1_INOUT inout functionality */
    {9U, 44U, 480U, 2U, 0U}, 
    /* Inout settings for pad PORT10 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_0_EMIOS_0_CH_12_X_INOUT inout functionality */
    {10U, 35U, 60U, 2U, 0U}, 
    /* FXIO_FXIO_D0_INOUT inout functionality */
    {10U, 37U, 152U, 2U, 0U}, 
    /* Inout settings for pad PORT14 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPSPI1_LPSPI1_PCS3_INOUT inout functionality */
    {14U, 36U, 235U, 2U, 0U}, 
    /* FXIO_FXIO_D14_INOUT inout functionality */
    {14U, 39U, 166U, 4U, 0U}, 
    /* LPSPI5_LPSPI5_PCS1_INOUT inout functionality */
    {14U, 40U, 263U, 2U, 0U}, 
    /* ETPU_A_ETPU_A_CH_6_INOUT inout functionality */
    {14U, 41U, 442U, 3U, 0U}, 
    /* ETPU_B_ETPU_B_CH_9_INOUT inout functionality */
    {14U, 42U, 462U, 3U, 0U}, 
    /* Inout settings for pad PORT17 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_0_EMIOS_0_CH_6_X_INOUT inout functionality */
    {17U, 35U, 54U, 2U, 0U}, 
    /* LPSPI3_LPSPI3_SOUT_INOUT inout functionality */
    {17U, 39U, 254U, 2U, 0U}, 
    /* FXIO_FXIO_D19_INOUT inout functionality */
    {17U, 40U, 171U, 1U, 0U}, 
    /* LPUART0_LPUART0_TX_INOUT inout functionality */
    {17U, 41U, 363U, 6U, 0U}, 
    /* ETPU_A_ETPU_A_CH_8_INOUT inout functionality */
    {17U, 42U, 450U, 1U, 0U}, 
    /* EMIOS_0_EMIOS_0_CH_10_X_INOUT inout functionality */
    {17U, 43U, 58U, 4U, 0U}, 
    /* Inout settings for pad PORT18 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPUART1_LPUART1_TX_INOUT inout functionality */
    {18U, 36U, 364U, 4U, 0U}, 
    /* LPSPI1_LPSPI1_SOUT_INOUT inout functionality */
    {18U, 37U, 240U, 4U, 0U}, 
    /* ETPU_B_ETPU_B_CH_1_INOUT inout functionality */
    {18U, 42U, 480U, 3U, 0U}, 
    /* ETPU_A_ETPU_A_CH_3_INOUT inout functionality */
    {18U, 43U, 445U, 3U, 0U}, 
    /* Inout settings for pad PORT19 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPSPI1_LPSPI1_SCK_INOUT inout functionality */
    {19U, 37U, 238U, 3U, 0U}, 
    /* ETPU_A_ETPU_A_CH_4_INOUT inout functionality */
    {19U, 44U, 448U, 3U, 0U}, 
    /* Inout settings for pad PORT20 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPSPI1_LPSPI1_SIN_INOUT inout functionality */
    {20U, 37U, 239U, 3U, 0U}, 
    /* ETPU_B_ETPU_B_CH_4_INOUT inout functionality */
    {20U, 42U, 455U, 2U, 0U}, 
    /* ETPU_A_ETPU_A_CH_5_INOUT inout functionality */
    {20U, 43U, 479U, 3U, 0U}, 
    /* Inout settings for pad PORT21 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPSPI2_LPSPI2_PCS2_INOUT inout functionality */
    {21U, 34U, 243U, 1U, 0U}, 
    /* FXIO_FXIO_D0_INOUT inout functionality */
    {21U, 36U, 152U, 3U, 0U}, 
    /* LPSPI1_LPSPI1_PCS0_INOUT inout functionality */
    {21U, 37U, 232U, 3U, 0U}, 
    /* EMIOS_0_EMIOS_0_CH_4_X_INOUT inout functionality */
    {21U, 41U, 52U, 6U, 0U}, 
    /* ETPU_B_ETPU_B_CH_11_INOUT inout functionality */
    {21U, 42U, 511U, 1U, 0U}, 
    /* ETPU_A_ETPU_A_CH_1_INOUT inout functionality */
    {21U, 43U, 449U, 4U, 0U}, 
    /* Inout settings for pad PORT22 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* FXIO_FXIO_D1_INOUT inout functionality */
    {22U, 36U, 153U, 3U, 0U}, 
    /* LPSPI1_LPSPI1_PCS1_INOUT inout functionality */
    {22U, 37U, 233U, 3U, 0U}, 
    /* Inout settings for pad PORT23 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* FXIO_FXIO_D2_INOUT inout functionality */
    {23U, 36U, 154U, 3U, 0U}, 
    /* LPI2C0_LPI2C0_SCLS_INOUT inout functionality */
    {23U, 42U, 213U, 2U, 0U}, 
    /* ETPU_A_ETPU_A_CH_24_INOUT inout functionality */
    {23U, 43U, 504U, 2U, 0U}, 
    /* ETPU_B_ETPU_B_CH_13_INOUT inout functionality */
    {23U, 44U, 453U, 3U, 0U}, 
    /* Inout settings for pad PORT24 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* FXIO_FXIO_D3_INOUT inout functionality */
    {24U, 35U, 155U, 3U, 0U}, 
    /* ETPU_B_ETPU_B_CH_8_INOUT inout functionality */
    {24U, 41U, 482U, 3U, 0U}, 
    /* Inout settings for pad PORT25 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* FXIO_FXIO_D2_INOUT inout functionality */
    {25U, 36U, 154U, 6U, 0U}, 
    /* EMIOS_0_EMIOS_0_CH_8_X_INOUT inout functionality */
    {25U, 41U, 56U, 4U, 0U}, 
    /* ETPU_B_ETPU_B_CH_9_INOUT inout functionality */
    {25U, 42U, 462U, 2U, 0U}, 
    /* Inout settings for pad PORT26 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPSPI1_LPSPI1_PCS0_INOUT inout functionality */
    {26U, 36U, 232U, 5U, 0U}, 
    /* LPSPI0_LPSPI0_PCS0_INOUT inout functionality */
    {26U, 37U, 221U, 3U, 0U}, 
    /* FXIO_FXIO_D1_INOUT inout functionality */
    {26U, 38U, 153U, 7U, 0U}, 
    /* EMAC_EMAC_PPS0_INOUT inout functionality */
    {26U, 40U, 144U, 3U, 0U}, 
    /* EMIOS_0_EMIOS_0_CH_9_X_INOUT inout functionality */
    {26U, 41U, 57U, 5U, 0U}, 
    /* Inout settings for pad PORT29 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMAC_EMAC_PPS2_INOUT inout functionality */
    {29U, 36U, 146U, 3U, 0U}, 
    /* LPUART2_LPUART2_TX_INOUT inout functionality */
    {29U, 37U, 365U, 5U, 0U}, 
    /* LPSPI1_LPSPI1_SIN_INOUT inout functionality */
    {29U, 38U, 239U, 4U, 0U}, 
    /* ZIPWIRE0_LFAST_0_EXT_REF_INOUT inout functionality */
    {29U, 41U, 441U, 1U, 0U}, 
    /* EMAC_EMAC_MII_RMII_MDIO_INOUT inout functionality */
    {29U, 42U, 291U, 3U, 0U}, 
    /* Inout settings for pad PORT30 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPSPI1_LPSPI1_SOUT_INOUT inout functionality */
    {30U, 36U, 240U, 5U, 0U}, 
    /* LPSPI0_LPSPI0_SOUT_INOUT inout functionality */
    {30U, 37U, 231U, 4U, 0U}, 
    /* EMIOS_0_EMIOS_0_CH_13_X_INOUT inout functionality */
    {30U, 41U, 61U, 4U, 0U}, 
    /* Inout settings for pad PORT31 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMAC_EMAC_PPS0_INOUT inout functionality */
    {31U, 34U, 144U, 5U, 0U}, 
    /* FXIO_FXIO_D0_INOUT inout functionality */
    {31U, 36U, 152U, 6U, 0U}, 
    /* LPSPI0_LPSPI0_PCS1_INOUT inout functionality */
    {31U, 37U, 222U, 2U, 0U}, 
    /* EMIOS_0_EMIOS_0_CH_14_X_INOUT inout functionality */
    {31U, 41U, 62U, 4U, 0U}, 
    /* ETPU_B_ETPU_B_CH_28_INOUT inout functionality */
    {31U, 42U, 384U, 3U, 0U}, 
    /* Inout settings for pad PORT32 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPI2C0_LPI2C0_SDAS_INOUT inout functionality */
    {32U, 34U, 215U, 1U, 0U}, 
    /* FXIO_FXIO_D14_INOUT inout functionality */
    {32U, 35U, 166U, 3U, 0U}, 
    /* LPSPI0_LPSPI0_PCS0_INOUT inout functionality */
    {32U, 36U, 221U, 1U, 0U}, 
    /* EMIOS_0_EMIOS_0_CH_3_X_INOUT inout functionality */
    {32U, 37U, 51U, 4U, 0U}, 
    /* ETPU_B_ETPU_B_CH_7_INOUT inout functionality */
    {32U, 41U, 463U, 1U, 0U}, 
    /* FLEXPWM_1_PWM_1_X_0_INOUT inout functionality */
    {32U, 43U, 486U, 1U, 0U}, 
    /* Inout settings for pad PORT33 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPI2C0_LPI2C0_SCLS_INOUT inout functionality */
    {33U, 34U, 213U, 1U, 0U}, 
    /* LPUART0_LPUART0_TX_INOUT inout functionality */
    {33U, 35U, 363U, 2U, 0U}, 
    /* LPSPI0_LPSPI0_SOUT_INOUT inout functionality */
    {33U, 36U, 231U, 3U, 0U}, 
    /* EMIOS_0_EMIOS_0_CH_7_X_INOUT inout functionality */
    {33U, 37U, 55U, 3U, 0U}, 
    /* ETPU_B_ETPU_B_CH_9_INOUT inout functionality */
    {33U, 43U, 462U, 1U, 0U}, 
    /* FLEXPWM_1_PWM_1_X_1_INOUT inout functionality */
    {33U, 45U, 485U, 1U, 0U}, 
    /* Inout settings for pad PORT34 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_0_EMIOS_0_CH_8_X_INOUT inout functionality */
    {34U, 35U, 56U, 1U, 0U}, 
    /* LPSPI2_LPSPI2_SIN_INOUT inout functionality */
    {34U, 36U, 246U, 2U, 0U}, 
    /* FXIO_FXIO_D18_INOUT inout functionality */
    {34U, 40U, 170U, 1U, 0U}, 
    /* Inout settings for pad PORT35 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_0_EMIOS_0_CH_9_X_INOUT inout functionality */
    {35U, 35U, 57U, 2U, 0U}, 
    /* LPSPI2_LPSPI2_SOUT_INOUT inout functionality */
    {35U, 36U, 247U, 2U, 0U}, 
    /* FXIO_FXIO_D17_INOUT inout functionality */
    {35U, 40U, 169U, 1U, 0U}, 
    /* LPUART1_LPUART1_TX_INOUT inout functionality */
    {35U, 43U, 364U, 6U, 0U}, 
    /* Inout settings for pad PORT36 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_0_EMIOS_0_CH_4_X_INOUT inout functionality */
    {36U, 35U, 52U, 1U, 0U}, 
    /* LPSPI0_LPSPI0_SOUT_INOUT inout functionality */
    {36U, 36U, 231U, 2U, 0U}, 
    /* EMAC_EMAC_MII_RMII_MDIO_INOUT inout functionality */
    {36U, 38U, 291U, 1U, 0U}, 
    /* Inout settings for pad PORT37 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_0_EMIOS_0_CH_5_X_INOUT inout functionality */
    {37U, 35U, 53U, 1U, 0U}, 
    /* LPSPI0_LPSPI0_PCS1_INOUT inout functionality */
    {37U, 36U, 222U, 1U, 0U}, 
    /* LPSPI0_LPSPI0_PCS0_INOUT inout functionality */
    {37U, 37U, 221U, 2U, 0U}, 
    /* Inout settings for pad PORT42 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPSPI4_LPSPI4_SCK_INOUT inout functionality */
    {42U, 34U, 259U, 2U, 0U}, 
    /* FXIO_FXIO_D27_INOUT inout functionality */
    {42U, 40U, 179U, 1U, 0U}, 
    /* LPUART1_LPUART1_TX_INOUT inout functionality */
    {42U, 41U, 364U, 7U, 0U}, 
    /* Inout settings for pad PORT43 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPSPI4_LPSPI4_SIN_INOUT inout functionality */
    {43U, 34U, 260U, 2U, 0U}, 
    /* FXIO_FXIO_D26_INOUT inout functionality */
    {43U, 40U, 178U, 1U, 0U}, 
    /* ETPU_A_ETPU_A_CH_0_INOUT inout functionality */
    {43U, 41U, 447U, 1U, 0U}, 
    /* EMIOS_0_EMIOS_0_CH_9_X_INOUT inout functionality */
    {43U, 42U, 57U, 4U, 0U}, 
    /* Inout settings for pad PORT44 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPSPI3_LPSPI3_PCS3_INOUT inout functionality */
    {44U, 34U, 251U, 1U, 0U}, 
    /* EMIOS_0_EMIOS_0_CH_0_X_INOUT inout functionality */
    {44U, 35U, 48U, 1U, 0U}, 
    /* FXIO_FXIO_D25_INOUT inout functionality */
    {44U, 40U, 177U, 1U, 0U}, 
    /* ETPU_B_ETPU_B_CH_2_INOUT inout functionality */
    {44U, 42U, 456U, 1U, 0U}, 
    /* FLEXPWM_0_PWM_0_X_0_INOUT inout functionality */
    {44U, 45U, 489U, 1U, 0U}, 
    /* Inout settings for pad PORT45 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPSPI3_LPSPI3_PCS2_INOUT inout functionality */
    {45U, 34U, 250U, 1U, 0U}, 
    /* EMIOS_0_EMIOS_0_CH_1_X_INOUT inout functionality */
    {45U, 35U, 49U, 2U, 0U}, 
    /* FXIO_FXIO_D8_INOUT inout functionality */
    {45U, 36U, 160U, 3U, 0U}, 
    /* FXIO_FXIO_D24_INOUT inout functionality */
    {45U, 40U, 176U, 1U, 0U}, 
    /* LPUART0_LPUART0_TX_INOUT inout functionality */
    {45U, 41U, 363U, 7U, 0U}, 
    /* ETPU_B_ETPU_B_CH_4_INOUT inout functionality */
    {45U, 42U, 455U, 1U, 0U}, 
    /* FLEXPWM_0_PWM_0_X_1_INOUT inout functionality */
    {45U, 45U, 488U, 1U, 0U}, 
    /* Inout settings for pad PORT46 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_0_EMIOS_0_CH_2_X_INOUT inout functionality */
    {46U, 35U, 50U, 3U, 0U}, 
    /* LPSPI1_LPSPI1_SCK_INOUT inout functionality */
    {46U, 36U, 238U, 2U, 0U}, 
    /* FXIO_FXIO_D23_INOUT inout functionality */
    {46U, 40U, 175U, 1U, 0U}, 
    /* ETPU_A_ETPU_A_CH_9_INOUT inout functionality */
    {46U, 41U, 454U, 1U, 0U}, 
    /* FLEXPWM_0_PWM_0_X_3_INOUT inout functionality */
    {46U, 45U, 487U, 1U, 0U}, 
    /* Inout settings for pad PORT47 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_0_EMIOS_0_CH_3_X_INOUT inout functionality */
    {47U, 35U, 51U, 1U, 0U}, 
    /* LPSPI1_LPSPI1_SIN_INOUT inout functionality */
    {47U, 36U, 239U, 1U, 0U}, 
    /* FXIO_FXIO_D22_INOUT inout functionality */
    {47U, 40U, 174U, 1U, 0U}, 
    /* LPUART3_LPUART3_TX_INOUT inout functionality */
    {47U, 42U, 366U, 5U, 0U}, 
    /* ETPU_B_ETPU_B_CH_13_INOUT inout functionality */
    {47U, 43U, 453U, 1U, 0U}, 
    /* ETPU_A_ETPU_A_CH_4_INOUT inout functionality */
    {47U, 45U, 448U, 2U, 0U}, 
    /* Inout settings for pad PORT48 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_0_EMIOS_0_CH_4_X_INOUT inout functionality */
    {48U, 35U, 52U, 2U, 0U}, 
    /* LPSPI1_LPSPI1_SOUT_INOUT inout functionality */
    {48U, 36U, 240U, 2U, 0U}, 
    /* FXIO_FXIO_D21_INOUT inout functionality */
    {48U, 40U, 173U, 1U, 0U}, 
    /* LPUART0_LPUART0_TX_INOUT inout functionality */
    {48U, 41U, 363U, 8U, 0U}, 
    /* ETPU_B_ETPU_B_CH_14_INOUT inout functionality */
    {48U, 43U, 452U, 1U, 0U}, 
    /* ETPU_B_ETPU_B_CH_1_INOUT inout functionality */
    {48U, 44U, 480U, 1U, 0U}, 
    /* Inout settings for pad PORT49 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_0_EMIOS_0_CH_5_X_INOUT inout functionality */
    {49U, 35U, 53U, 2U, 0U}, 
    /* LPSPI1_LPSPI1_PCS3_INOUT inout functionality */
    {49U, 36U, 235U, 1U, 0U}, 
    /* LPSPI3_LPSPI3_PCS0_INOUT inout functionality */
    {49U, 39U, 248U, 2U, 0U}, 
    /* FXIO_FXIO_D20_INOUT inout functionality */
    {49U, 40U, 172U, 1U, 0U}, 
    /* ETPU_B_ETPU_B_CH_16_INOUT inout functionality */
    {49U, 42U, 451U, 1U, 0U}, 
    /* ETPU_A_ETPU_A_CH_5_INOUT inout functionality */
    {49U, 43U, 479U, 1U, 0U}, 
    /* ETPU_A_ETPU_A_CH_7_INOUT inout functionality */
    {49U, 44U, 458U, 2U, 0U}, 
    /* Inout settings for pad PORT50 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* FXIO_FXIO_D1_INOUT inout functionality */
    {50U, 36U, 153U, 6U, 0U}, 
    /* LPSPI1_LPSPI1_PCS1_INOUT inout functionality */
    {50U, 37U, 233U, 2U, 0U}, 
    /* LPSPI5_LPSPI5_PCS2_INOUT inout functionality */
    {50U, 41U, 264U, 2U, 0U}, 
    /* EMIOS_0_EMIOS_0_CH_15_X_INOUT inout functionality */
    {50U, 42U, 63U, 4U, 0U}, 
    /* ETPU_B_ETPU_B_CH_29_INOUT inout functionality */
    {50U, 43U, 385U, 3U, 0U}, 
    /* Inout settings for pad PORT51 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMAC_EMAC_PPS0_INOUT inout functionality */
    {51U, 34U, 144U, 4U, 0U}, 
    /* FXIO_FXIO_D2_INOUT inout functionality */
    {51U, 36U, 154U, 5U, 0U}, 
    /* EMIOS_0_EMIOS_0_CH_15_X_INOUT inout functionality */
    {51U, 41U, 63U, 5U, 0U}, 
    /* Inout settings for pad PORT52 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* FXIO_FXIO_D3_INOUT inout functionality */
    {52U, 36U, 155U, 5U, 0U}, 
    /* LPSPI5_LPSPI5_PCS3_INOUT inout functionality */
    {52U, 41U, 265U, 2U, 0U}, 
    /* ETPU_A_ETPU_A_CH_24_INOUT inout functionality */
    {52U, 42U, 504U, 1U, 0U}, 
    /* ETPU_B_ETPU_B_CH_13_INOUT inout functionality */
    {52U, 43U, 453U, 2U, 0U}, 
    /* Inout settings for pad PORT53 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* FXIO_FXIO_D4_INOUT inout functionality */
    {53U, 36U, 156U, 5U, 0U}, 
    /* EMIOS_0_EMIOS_0_CH_17_X_INOUT inout functionality */
    {53U, 41U, 65U, 4U, 0U}, 
    /* ETPU_A_ETPU_A_CH_25_INOUT inout functionality */
    {53U, 42U, 505U, 1U, 0U}, 
    /* ETPU_B_ETPU_B_CH_14_INOUT inout functionality */
    {53U, 43U, 452U, 2U, 0U}, 
    /* Inout settings for pad PORT54 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPSPI3_LPSPI3_PCS1_INOUT inout functionality */
    {54U, 36U, 249U, 4U, 0U}, 
    /* LPUART1_LPUART1_TX_INOUT inout functionality */
    {54U, 38U, 364U, 5U, 0U}, 
    /* FXIO_FXIO_D15_INOUT inout functionality */
    {54U, 39U, 167U, 5U, 0U}, 
    /* Inout settings for pad PORT55 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* FXIO_FXIO_D4_INOUT inout functionality */
    {55U, 36U, 156U, 6U, 0U}, 
    /* EMIOS_0_EMIOS_0_CH_19_X_INOUT inout functionality */
    {55U, 41U, 67U, 6U, 0U}, 
    /* ETPU_A_ETPU_A_CH_30_INOUT inout functionality */
    {55U, 42U, 506U, 1U, 0U}, 
    /* ETPU_B_ETPU_B_CH_20_INOUT inout functionality */
    {55U, 43U, 471U, 2U, 0U}, 
    /* Inout settings for pad PORT56 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* FXIO_FXIO_D5_INOUT inout functionality */
    {56U, 36U, 157U, 6U, 0U}, 
    /* LPSPI2_LPSPI2_PCS2_INOUT inout functionality */
    {56U, 42U, 243U, 5U, 0U}, 
    /* Inout settings for pad PORT57 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* FXIO_FXIO_D6_INOUT inout functionality */
    {57U, 36U, 158U, 5U, 0U}, 
    /* LPSPI2_LPSPI2_PCS0_INOUT inout functionality */
    {57U, 38U, 241U, 4U, 0U}, 
    /* ETPU_A_ETPU_A_CH_31_INOUT inout functionality */
    {57U, 41U, 507U, 1U, 0U}, 
    /* ETPU_B_ETPU_B_CH_21_INOUT inout functionality */
    {57U, 42U, 470U, 2U, 0U}, 
    /* Inout settings for pad PORT58 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* FXIO_FXIO_D7_INOUT inout functionality */
    {58U, 36U, 159U, 6U, 0U}, 
    /* LPSPI2_LPSPI2_PCS3_INOUT inout functionality */
    {58U, 41U, 244U, 5U, 0U}, 
    /* Inout settings for pad PORT59 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* FXIO_FXIO_D8_INOUT inout functionality */
    {59U, 36U, 160U, 2U, 0U}, 
    /* LPSPI2_LPSPI2_SOUT_INOUT inout functionality */
    {59U, 38U, 247U, 3U, 0U}, 
    /* LPUART1_LPUART1_TX_INOUT inout functionality */
    {59U, 41U, 364U, 8U, 0U}, 
    /* EMIOS_0_EMIOS_0_CH_23_X_INOUT inout functionality */
    {59U, 42U, 71U, 3U, 0U}, 
    /* Inout settings for pad PORT60 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* FXIO_FXIO_D9_INOUT inout functionality */
    {60U, 36U, 161U, 2U, 0U}, 
    /* LPSPI2_LPSPI2_SIN_INOUT inout functionality */
    {60U, 38U, 246U, 3U, 0U}, 
    /* EMAC_EMAC_PPS3_INOUT inout functionality */
    {60U, 40U, 147U, 2U, 0U}, 
    /* Inout settings for pad PORT61 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* FXIO_FXIO_D10_INOUT inout functionality */
    {61U, 36U, 162U, 2U, 0U}, 
    /* LPSPI2_LPSPI2_SCK_INOUT inout functionality */
    {61U, 38U, 245U, 3U, 0U}, 
    /* LPUART2_LPUART2_TX_INOUT inout functionality */
    {61U, 43U, 365U, 7U, 0U}, 
    /* Inout settings for pad PORT64 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_0_EMIOS_0_CH_0_X_INOUT inout functionality */
    {64U, 35U, 48U, 3U, 0U}, 
    /* QUADSPI_QUADSPI_IOFA4_INOUT inout functionality */
    {64U, 37U, 419U, 1U, 0U}, 
    /* EMIOS_0_EMIOS_0_CH_14_X_INOUT inout functionality */
    {64U, 39U, 62U, 2U, 0U}, 
    /* EMAC_EMAC_MII_RMII_TX_CLK_INOUT inout functionality */
    {64U, 40U, 296U, 4U, 0U}, 
    /* ETPU_B_ETPU_B_CH_26_INOUT inout functionality */
    {64U, 41U, 382U, 1U, 0U}, 
    /* ETPU_A_ETPU_A_CH_18_INOUT inout functionality */
    {64U, 42U, 467U, 2U, 0U}, 
    /* Inout settings for pad PORT65 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_0_EMIOS_0_CH_1_X_INOUT inout functionality */
    {65U, 35U, 49U, 1U, 0U}, 
    /* QUADSPI_QUADSPI_DQSFA_INOUT inout functionality */
    {65U, 36U, 423U, 1U, 0U}, 
    /* FXIO_FXIO_D5_INOUT inout functionality */
    {65U, 37U, 157U, 7U, 0U}, 
    /* EMIOS_0_EMIOS_0_CH_15_X_INOUT inout functionality */
    {65U, 39U, 63U, 1U, 0U}, 
    /* Inout settings for pad PORT66 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_0_EMIOS_0_CH_2_X_INOUT inout functionality */
    {66U, 35U, 50U, 2U, 0U}, 
    /* LPSPI3_LPSPI3_PCS2_INOUT inout functionality */
    {66U, 36U, 250U, 4U, 0U}, 
    /* LPSPI0_LPSPI0_PCS2_INOUT inout functionality */
    {66U, 37U, 223U, 2U, 0U}, 
    /* QUADSPI_QUADSPI_IOFA3_INOUT inout functionality */
    {66U, 40U, 308U, 1U, 0U}, 
    /* Inout settings for pad PORT67 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_0_EMIOS_0_CH_3_X_INOUT inout functionality */
    {67U, 35U, 51U, 3U, 0U}, 
    /* LPUART0_LPUART0_TX_INOUT inout functionality */
    {67U, 37U, 363U, 3U, 0U}, 
    /* Inout settings for pad PORT68 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_0_EMIOS_0_CH_8_X_INOUT inout functionality */
    {68U, 35U, 56U, 2U, 0U}, 
    /* FXIO_FXIO_D5_INOUT inout functionality */
    {68U, 37U, 157U, 8U, 0U}, 
    /* Inout settings for pad PORT69 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_0_EMIOS_0_CH_16_X_INOUT inout functionality */
    {69U, 35U, 64U, 2U, 0U}, 
    /* FXIO_FXIO_D4_INOUT inout functionality */
    {69U, 37U, 156U, 7U, 0U}, 
    /* Inout settings for pad PORT72 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPI2C0_LPI2C0_SCL_INOUT inout functionality */
    {72U, 34U, 212U, 1U, 0U}, 
    /* LPSPI0_LPSPI0_SCK_INOUT inout functionality */
    {72U, 39U, 229U, 1U, 0U}, 
    /* FXIO_FXIO_D12_INOUT inout functionality */
    {72U, 40U, 164U, 3U, 0U}, 
    /* ETPU_A_ETPU_A_CH_22_INOUT inout functionality */
    {72U, 41U, 465U, 1U, 0U}, 
    /* FLEXPWM_1_PWM_1_B_2_INOUT inout functionality */
    {72U, 43U, 425U, 1U, 0U}, 
    /* EMIOS_0_EMIOS_0_CH_9_X_INOUT inout functionality */
    {72U, 45U, 57U, 7U, 0U}, 
    /* Inout settings for pad PORT73 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPI2C0_LPI2C0_SDA_INOUT inout functionality */
    {73U, 34U, 214U, 1U, 0U}, 
    /* LPUART1_LPUART1_TX_INOUT inout functionality */
    {73U, 35U, 364U, 2U, 0U}, 
    /* LPSPI0_LPSPI0_SIN_INOUT inout functionality */
    {73U, 39U, 230U, 2U, 0U}, 
    /* FXIO_FXIO_D13_INOUT inout functionality */
    {73U, 40U, 165U, 3U, 0U}, 
    /* ETPU_A_ETPU_A_CH_13_INOUT inout functionality */
    {73U, 42U, 464U, 1U, 0U}, 
    /* FLEXPWM_1_PWM_1_A_3_INOUT inout functionality */
    {73U, 43U, 424U, 1U, 0U}, 
    /* EMIOS_0_EMIOS_0_CH_8_X_INOUT inout functionality */
    {73U, 44U, 56U, 5U, 0U}, 
    /* Inout settings for pad PORT74 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_0_EMIOS_0_CH_6_X_INOUT inout functionality */
    {74U, 34U, 54U, 4U, 0U}, 
    /* LPSPI2_LPSPI2_PCS1_INOUT inout functionality */
    {74U, 37U, 242U, 3U, 0U}, 
    /* LPSPI4_LPSPI4_PCS0_INOUT inout functionality */
    {74U, 38U, 255U, 1U, 0U}, 
    /* LPUART3_LPUART3_TX_INOUT inout functionality */
    {74U, 42U, 366U, 6U, 0U}, 
    /* ETPU_A_ETPU_A_CH_23_INOUT inout functionality */
    {74U, 43U, 461U, 1U, 0U}, 
    /* FLEXPWM_1_PWM_1_X_3_INOUT inout functionality */
    {74U, 44U, 484U, 1U, 0U}, 
    /* FXIO_FXIO_D18_INOUT inout functionality */
    {74U, 45U, 170U, 5U, 0U}, 
    /* Inout settings for pad PORT75 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* FXIO_FXIO_D15_INOUT inout functionality */
    {75U, 37U, 167U, 3U, 0U}, 
    /* LPSPI4_LPSPI4_SOUT_INOUT inout functionality */
    {75U, 38U, 261U, 1U, 0U}, 
    /* FXIO_FXIO_D19_INOUT inout functionality */
    {75U, 39U, 171U, 3U, 0U}, 
    /* ETPU_B_ETPU_B_CH_19_INOUT inout functionality */
    {75U, 41U, 460U, 1U, 0U}, 
    /* ETPU_B_ETPU_B_CH_6_INOUT inout functionality */
    {75U, 42U, 478U, 1U, 0U}, 
    /* Inout settings for pad PORT76 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_0_EMIOS_0_CH_22_X_INOUT inout functionality */
    {76U, 36U, 70U, 2U, 0U}, 
    /* LPSPI2_LPSPI2_PCS1_INOUT inout functionality */
    {76U, 37U, 242U, 4U, 0U}, 
    /* FXIO_FXIO_D19_INOUT inout functionality */
    {76U, 38U, 171U, 5U, 0U}, 
    /* Inout settings for pad PORT77 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_0_EMIOS_0_CH_23_X_INOUT inout functionality */
    {77U, 36U, 71U, 1U, 0U}, 
    /* FXIO_FXIO_D16_INOUT inout functionality */
    {77U, 38U, 168U, 3U, 0U}, 
    /* LPUART2_LPUART2_TX_INOUT inout functionality */
    {77U, 41U, 365U, 8U, 0U}, 
    /* LPSPI2_LPSPI2_PCS2_INOUT inout functionality */
    {77U, 42U, 243U, 4U, 0U}, 
    /* Inout settings for pad PORT78 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_0_EMIOS_0_CH_10_X_INOUT inout functionality */
    {78U, 35U, 58U, 1U, 0U}, 
    /* LPSPI2_LPSPI2_PCS0_INOUT inout functionality */
    {78U, 36U, 241U, 2U, 0U}, 
    /* FXIO_FXIO_D16_INOUT inout functionality */
    {78U, 40U, 168U, 1U, 0U}, 
    /* Inout settings for pad PORT79 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_0_EMIOS_0_CH_11_X_INOUT inout functionality */
    {79U, 35U, 59U, 1U, 0U}, 
    /* LPSPI2_LPSPI2_SCK_INOUT inout functionality */
    {79U, 36U, 245U, 2U, 0U}, 
    /* LPUART2_LPUART2_TX_INOUT inout functionality */
    {79U, 38U, 365U, 2U, 0U}, 
    /* LPI2C1_LPI2C1_SCL_INOUT inout functionality */
    {79U, 40U, 217U, 6U, 0U}, 
    /* FXIO_FXIO_D18_INOUT inout functionality */
    {79U, 41U, 170U, 6U, 0U}, 
    /* Inout settings for pad PORT80 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPSPI3_LPSPI3_SIN_INOUT inout functionality */
    {80U, 34U, 253U, 3U, 0U}, 
    /* LPI2C1_LPI2C1_SDAS_INOUT inout functionality */
    {80U, 37U, 220U, 1U, 0U}, 
    /* FXIO_FXIO_D15_INOUT inout functionality */
    {80U, 39U, 167U, 1U, 0U}, 
    /* LPI2C1_LPI2C1_SDA_INOUT inout functionality */
    {80U, 40U, 219U, 5U, 0U}, 
    /* EMIOS_0_EMIOS_0_CH_9_X_INOUT inout functionality */
    {80U, 41U, 57U, 6U, 0U}, 
    /* Inout settings for pad PORT81 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPSPI3_LPSPI3_SCK_INOUT inout functionality */
    {81U, 34U, 252U, 3U, 0U}, 
    /* LPI2C1_LPI2C1_SCLS_INOUT inout functionality */
    {81U, 37U, 218U, 2U, 0U}, 
    /* EMAC_EMAC_MII_RMII_RX_DV_RGMII_RXCTL_INOUT inout functionality */
    {81U, 38U, 292U, 1U, 0U}, 
    /* FXIO_FXIO_D14_INOUT inout functionality */
    {81U, 39U, 166U, 1U, 0U}, 
    /* FXIO_FXIO_D2_INOUT inout functionality */
    {81U, 40U, 154U, 10U, 0U}, 
    /* QUADSPI_QUADSPI_IOFA7_INOUT inout functionality */
    {81U, 41U, 422U, 1U, 0U}, 
    /* ETPU_A_ETPU_A_CH_29_INOUT inout functionality */
    {81U, 42U, 503U, 1U, 0U}, 
    /* ETPU_B_ETPU_B_CH_19_INOUT inout functionality */
    {81U, 43U, 460U, 2U, 0U}, 
    /* Inout settings for pad PORT82 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* FXIO_FXIO_D6_INOUT inout functionality */
    {82U, 35U, 158U, 9U, 0U}, 
    /* FXIO_FXIO_D12_INOUT inout functionality */
    {82U, 36U, 164U, 2U, 0U}, 
    /* LPSPI2_LPSPI2_PCS3_INOUT inout functionality */
    {82U, 42U, 244U, 4U, 0U}, 
    /* Inout settings for pad PORT83 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* FXIO_FXIO_D13_INOUT inout functionality */
    {83U, 36U, 165U, 2U, 0U}, 
    /* LPSPI2_LPSPI2_PCS1_INOUT inout functionality */
    {83U, 38U, 242U, 2U, 0U}, 
    /* LPUART3_LPUART3_TX_INOUT inout functionality */
    {83U, 43U, 366U, 7U, 0U}, 
    /* Inout settings for pad PORT84 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* FXIO_FXIO_D14_INOUT inout functionality */
    {84U, 36U, 166U, 2U, 0U}, 
    /* EMAC_EMAC_PPS0_INOUT inout functionality */
    {84U, 40U, 144U, 6U, 0U}, 
    /* ETPU_B_ETPU_B_CH_30_INOUT inout functionality */
    {84U, 42U, 386U, 1U, 0U}, 
    /* ETPU_A_ETPU_A_CH_22_INOUT inout functionality */
    {84U, 43U, 465U, 2U, 0U}, 
    /* Inout settings for pad PORT85 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMAC_EMAC_PPS1_INOUT inout functionality */
    {85U, 34U, 145U, 4U, 0U}, 
    /* FXIO_FXIO_D15_INOUT inout functionality */
    {85U, 36U, 167U, 2U, 0U}, 
    /* ETPU_B_ETPU_B_CH_31_INOUT inout functionality */
    {85U, 42U, 387U, 1U, 0U}, 
    /* ETPU_A_ETPU_A_CH_23_INOUT inout functionality */
    {85U, 43U, 461U, 2U, 0U}, 
    /* Inout settings for pad PORT87 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* FXIO_FXIO_D16_INOUT inout functionality */
    {87U, 36U, 168U, 2U, 0U}, 
    /* ETPU_A_ETPU_A_CH_15_INOUT inout functionality */
    {87U, 42U, 469U, 1U, 0U}, 
    /* EMIOS_0_EMIOS_0_CH_12_X_INOUT inout functionality */
    {87U, 43U, 60U, 4U, 0U}, 
    /* LPSPI4_LPSPI4_PCS2_INOUT inout functionality */
    {87U, 44U, 257U, 4U, 0U}, 
    /* Inout settings for pad PORT88 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* FXIO_FXIO_D17_INOUT inout functionality */
    {88U, 36U, 169U, 2U, 0U}, 
    /* ETPU_B_ETPU_B_CH_21_INOUT inout functionality */
    {88U, 42U, 470U, 1U, 0U}, 
    /* ETPU_A_ETPU_A_CH_12_INOUT inout functionality */
    {88U, 43U, 481U, 1U, 0U}, 
    /* LPSPI4_LPSPI4_PCS3_INOUT inout functionality */
    {88U, 44U, 258U, 4U, 0U}, 
    /* Inout settings for pad PORT89 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* FXIO_FXIO_D18_INOUT inout functionality */
    {89U, 36U, 170U, 2U, 0U}, 
    /* LPSPI4_LPSPI4_PCS1_INOUT inout functionality */
    {89U, 38U, 256U, 4U, 0U}, 
    /* ETPU_B_ETPU_B_CH_20_INOUT inout functionality */
    {89U, 41U, 471U, 1U, 0U}, 
    /* ETPU_B_ETPU_B_CH_8_INOUT inout functionality */
    {89U, 42U, 482U, 1U, 0U}, 
    /* Inout settings for pad PORT90 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* FXIO_FXIO_D19_INOUT inout functionality */
    {90U, 36U, 171U, 2U, 0U}, 
    /* LPSPI4_LPSPI4_SIN_INOUT inout functionality */
    {90U, 40U, 260U, 1U, 0U}, 
    /* ETPU_B_ETPU_B_CH_18_INOUT inout functionality */
    {90U, 41U, 472U, 1U, 0U}, 
    /* EMIOS_0_EMIOS_0_CH_5_X_INOUT inout functionality */
    {90U, 43U, 53U, 6U, 0U}, 
    /* Inout settings for pad PORT91 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* FXIO_FXIO_D20_INOUT inout functionality */
    {91U, 36U, 172U, 2U, 0U}, 
    /* LPSPI4_LPSPI4_SCK_INOUT inout functionality */
    {91U, 40U, 259U, 1U, 0U}, 
    /* ETPU_A_ETPU_A_CH_14_INOUT inout functionality */
    {91U, 41U, 473U, 1U, 0U}, 
    /* FLEXPWM_1_PWM_1_X_2_INOUT inout functionality */
    {91U, 43U, 490U, 1U, 0U}, 
    /* Inout settings for pad PORT92 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* FXIO_FXIO_D21_INOUT inout functionality */
    {92U, 36U, 173U, 2U, 0U}, 
    /* FXIO_FXIO_D2_INOUT inout functionality */
    {92U, 37U, 154U, 7U, 0U}, 
    /* LPI2C1_LPI2C1_SCL_INOUT inout functionality */
    {92U, 38U, 217U, 4U, 0U}, 
    /* ETPU_B_ETPU_B_CH_5_INOUT inout functionality */
    {92U, 41U, 474U, 1U, 0U}, 
    /* FLEXPWM_1_PWM_1_B_3_INOUT inout functionality */
    {92U, 43U, 428U, 1U, 0U}, 
    /* Inout settings for pad PORT93 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* FXIO_FXIO_D22_INOUT inout functionality */
    {93U, 36U, 174U, 2U, 0U}, 
    /* LPI2C1_LPI2C1_SDA_INOUT inout functionality */
    {93U, 38U, 219U, 3U, 0U}, 
    /* FXIO_FXIO_D3_INOUT inout functionality */
    {93U, 40U, 155U, 6U, 0U}, 
    /* ETPU_A_ETPU_A_CH_21_INOUT inout functionality */
    {93U, 41U, 475U, 1U, 0U}, 
    /* FLEXPWM_1_PWM_1_A_2_INOUT inout functionality */
    {93U, 43U, 429U, 1U, 0U}, 
    /* EMIOS_0_EMIOS_0_CH_10_X_INOUT inout functionality */
    {93U, 44U, 58U, 5U, 0U}, 
    /* Inout settings for pad PORT94 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* FXIO_FXIO_D0_INOUT inout functionality */
    {94U, 36U, 152U, 4U, 0U}, 
    /* FXIO_FXIO_D23_INOUT inout functionality */
    {94U, 40U, 175U, 2U, 0U}, 
    /* ETPU_A_ETPU_A_CH_19_INOUT inout functionality */
    {94U, 42U, 476U, 1U, 0U}, 
    /* FLEXPWM_1_PWM_1_A_1_INOUT inout functionality */
    {94U, 44U, 430U, 1U, 0U}, 
    /* Inout settings for pad PORT95 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* FXIO_FXIO_D1_INOUT inout functionality */
    {95U, 36U, 153U, 4U, 0U}, 
    /* FXIO_FXIO_D24_INOUT inout functionality */
    {95U, 40U, 176U, 2U, 0U}, 
    /* ETPU_A_ETPU_A_CH_17_INOUT inout functionality */
    {95U, 41U, 477U, 1U, 0U}, 
    /* FLEXPWM_1_PWM_1_A_0_INOUT inout functionality */
    {95U, 43U, 431U, 1U, 0U}, 
    /* EMIOS_0_EMIOS_0_CH_14_X_INOUT inout functionality */
    {95U, 44U, 62U, 5U, 0U}, 
    /* Inout settings for pad PORT96 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_0_EMIOS_0_CH_2_X_INOUT inout functionality */
    {96U, 35U, 50U, 1U, 0U}, 
    /* LPSPI3_LPSPI3_SOUT_INOUT inout functionality */
    {96U, 36U, 254U, 1U, 0U}, 
    /* EMIOS_0_EMIOS_0_CH_16_X_INOUT inout functionality */
    {96U, 37U, 64U, 1U, 0U}, 
    /* FXIO_FXIO_D0_INOUT inout functionality */
    {96U, 39U, 152U, 1U, 0U}, 
    /* ETPU_B_ETPU_B_CH_17_INOUT inout functionality */
    {96U, 41U, 510U, 1U, 0U}, 
    /* ETPU_A_ETPU_A_CH_7_INOUT inout functionality */
    {96U, 43U, 458U, 3U, 0U}, 
    /* Inout settings for pad PORT97 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_0_EMIOS_0_CH_3_X_INOUT inout functionality */
    {97U, 35U, 51U, 2U, 0U}, 
    /* LPSPI3_LPSPI3_SCK_INOUT inout functionality */
    {97U, 36U, 252U, 1U, 0U}, 
    /* EMIOS_0_EMIOS_0_CH_17_X_INOUT inout functionality */
    {97U, 37U, 65U, 1U, 0U}, 
    /* FXIO_FXIO_D1_INOUT inout functionality */
    {97U, 39U, 153U, 1U, 0U}, 
    /* LPUART1_LPUART1_TX_INOUT inout functionality */
    {97U, 41U, 364U, 9U, 0U}, 
    /* ETPU_B_ETPU_B_CH_12_INOUT inout functionality */
    {97U, 43U, 509U, 1U, 0U}, 
    /* ETPU_A_ETPU_A_CH_2_INOUT inout functionality */
    {97U, 44U, 446U, 4U, 0U}, 
    /* Inout settings for pad PORT98 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPSPI1_LPSPI1_SOUT_INOUT inout functionality */
    {98U, 36U, 240U, 1U, 0U}, 
    /* FXIO_FXIO_D4_INOUT inout functionality */
    {98U, 37U, 156U, 1U, 0U}, 
    /* FXIO_FXIO_D6_INOUT inout functionality */
    {98U, 38U, 158U, 3U, 0U}, 
    /* LPUART3_LPUART3_TX_INOUT inout functionality */
    {98U, 39U, 366U, 2U, 0U}, 
    /* LPSPI5_LPSPI5_SOUT_INOUT inout functionality */
    {98U, 40U, 268U, 2U, 0U}, 
    /* ETPU_A_ETPU_A_CH_10_INOUT inout functionality */
    {98U, 41U, 444U, 1U, 0U}, 
    /* FLEXPWM_0_PWM_0_A_2_INOUT inout functionality */
    {98U, 43U, 410U, 1U, 0U}, 
    /* Inout settings for pad PORT99 :  {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPSPI1_LPSPI1_PCS0_INOUT inout functionality */
    {99U, 36U, 232U, 1U, 0U}, 
    /* FXIO_FXIO_D5_INOUT inout functionality */
    {99U, 37U, 157U, 2U, 0U}, 
    /* FXIO_FXIO_D7_INOUT inout functionality */
    {99U, 38U, 159U, 3U, 0U}, 
    /* ETPU_A_ETPU_A_CH_11_INOUT inout functionality */
    {99U, 41U, 443U, 1U, 0U}, 
    /* FLEXPWM_0_PWM_0_B_2_INOUT inout functionality */
    {99U, 43U, 409U, 1U, 0U}, 
    /* Inout settings for pad PORT100 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPSPI1_LPSPI1_PCS1_INOUT inout functionality */
    {100U, 36U, 233U, 6U, 0U}, 
    /* LPSPI5_LPSPI5_PCS0_INOUT inout functionality */
    {100U, 40U, 262U, 2U, 0U}, 
    /* ETPU_A_ETPU_A_CH_6_INOUT inout functionality */
    {100U, 41U, 442U, 1U, 0U}, 
    /* FLEXPWM_0_PWM_0_A_3_INOUT inout functionality */
    {100U, 42U, 408U, 1U, 0U}, 
    /* EMIOS_0_EMIOS_0_CH_23_X_INOUT inout functionality */
    {100U, 43U, 71U, 5U, 0U}, 
    /* Inout settings for pad PORT101 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_0_EMIOS_0_CH_19_X_INOUT inout functionality */
    {101U, 35U, 67U, 2U, 0U}, 
    /* EMIOS_0_EMIOS_0_CH_2_X_INOUT inout functionality */
    {101U, 36U, 50U, 4U, 0U}, 
    /* FXIO_FXIO_D15_INOUT inout functionality */
    {101U, 39U, 167U, 4U, 0U}, 
    /* LPSPI0_LPSPI0_PCS1_INOUT inout functionality */
    {101U, 40U, 222U, 5U, 0U}, 
    /* ETPU_A_ETPU_A_CH_27_INOUT inout functionality */
    {101U, 41U, 501U, 1U, 0U}, 
    /* ETPU_B_ETPU_B_CH_16_INOUT inout functionality */
    {101U, 42U, 451U, 2U, 0U}, 
    /* Inout settings for pad PORT102 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* FXIO_FXIO_D3_INOUT inout functionality */
    {102U, 35U, 155U, 9U, 0U}, 
    /* EMAC_EMAC_MII_RMII_TX_CLK_INOUT inout functionality */
    {102U, 37U, 296U, 2U, 0U}, 
    /* FXIO_FXIO_D13_INOUT inout functionality */
    {102U, 39U, 165U, 1U, 0U}, 
    /* LPSPI0_LPSPI0_PCS0_INOUT inout functionality */
    {102U, 40U, 221U, 7U, 0U}, 
    /* ETPU_A_ETPU_A_CH_26_INOUT inout functionality */
    {102U, 41U, 500U, 1U, 0U}, 
    /* ETPU_B_ETPU_B_CH_15_INOUT inout functionality */
    {102U, 42U, 457U, 2U, 0U}, 
    /* Inout settings for pad PORT103 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPUART2_LPUART2_TX_INOUT inout functionality */
    {103U, 35U, 365U, 3U, 0U}, 
    /* LPSPI3_LPSPI3_PCS3_INOUT inout functionality */
    {103U, 36U, 251U, 5U, 0U}, 
    /* LPSPI0_LPSPI0_PCS3_INOUT inout functionality */
    {103U, 37U, 224U, 2U, 0U}, 
    /* QUADSPI_QUADSPI_IOFA1_INOUT inout functionality */
    {103U, 40U, 306U, 1U, 0U}, 
    /* Inout settings for pad PORT104 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPSPI3_LPSPI3_SOUT_INOUT inout functionality */
    {104U, 34U, 254U, 3U, 0U}, 
    /* LPI2C1_LPI2C1_SDA_INOUT inout functionality */
    {104U, 35U, 219U, 1U, 0U}, 
    /* FXIO_FXIO_D1_INOUT inout functionality */
    {104U, 38U, 153U, 5U, 0U}, 
    /* EMIOS_0_EMIOS_0_CH_12_X_INOUT inout functionality */
    {104U, 39U, 60U, 1U, 0U}, 
    /* FXIO_FXIO_D11_INOUT inout functionality */
    {104U, 40U, 163U, 5U, 0U}, 
    /* QUADSPI_QUADSPI_IOFA6_INOUT inout functionality */
    {104U, 41U, 421U, 1U, 0U}, 
    /* ETPU_A_ETPU_A_CH_28_INOUT inout functionality */
    {104U, 42U, 502U, 1U, 0U}, 
    /* ETPU_B_ETPU_B_CH_18_INOUT inout functionality */
    {104U, 43U, 472U, 2U, 0U}, 
    /* Inout settings for pad PORT105 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPI2C1_LPI2C1_SCL_INOUT inout functionality */
    {105U, 35U, 217U, 2U, 0U}, 
    /* FXIO_FXIO_D0_INOUT inout functionality */
    {105U, 36U, 152U, 5U, 0U}, 
    /* EMIOS_0_EMIOS_0_CH_13_X_INOUT inout functionality */
    {105U, 39U, 61U, 2U, 0U}, 
    /* FXIO_FXIO_D10_INOUT inout functionality */
    {105U, 40U, 162U, 4U, 0U}, 
    /* QUADSPI_QUADSPI_IOFA5_INOUT inout functionality */
    {105U, 41U, 420U, 1U, 0U}, 
    /* LPUART2_LPUART2_TX_INOUT inout functionality */
    {105U, 42U, 365U, 9U, 0U}, 
    /* ETPU_B_ETPU_B_CH_27_INOUT inout functionality */
    {105U, 43U, 383U, 1U, 0U}, 
    /* ETPU_A_ETPU_A_CH_19_INOUT inout functionality */
    {105U, 44U, 476U, 2U, 0U}, 
    /* Inout settings for pad PORT106 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_0_EMIOS_0_CH_16_X_INOUT inout functionality */
    {106U, 35U, 64U, 3U, 0U}, 
    /* LPSPI0_LPSPI0_SIN_INOUT inout functionality */
    {106U, 38U, 230U, 4U, 0U}, 
    /* QUADSPI_QUADSPI_SCKFA_INOUT inout functionality */
    {106U, 40U, 309U, 1U, 0U}, 
    /* ETPU_B_ETPU_B_CH_25_INOUT inout functionality */
    {106U, 41U, 381U, 1U, 0U}, 
    /* ETPU_A_ETPU_A_CH_17_INOUT inout functionality */
    {106U, 42U, 477U, 2U, 0U}, 
    /* Inout settings for pad PORT107 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_0_EMIOS_0_CH_17_X_INOUT inout functionality */
    {107U, 35U, 65U, 3U, 0U}, 
    /* EMAC_EMAC_MII_RMII_TX_CLK_INOUT inout functionality */
    {107U, 38U, 296U, 1U, 0U}, 
    /* LPSPI0_LPSPI0_SCK_INOUT inout functionality */
    {107U, 39U, 229U, 5U, 0U}, 
    /* QUADSPI_QUADSPI_IOFA0_INOUT inout functionality */
    {107U, 40U, 305U, 1U, 0U}, 
    /* ETPU_B_ETPU_B_CH_24_INOUT inout functionality */
    {107U, 41U, 380U, 1U, 0U}, 
    /* ETPU_A_ETPU_A_CH_14_INOUT inout functionality */
    {107U, 42U, 473U, 2U, 0U}, 
    /* Inout settings for pad PORT108 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMAC_EMAC_MII_RMII_TX_CLK_INOUT inout functionality */
    {108U, 34U, 296U, 3U, 0U}, 
    /* EMIOS_0_EMIOS_0_CH_18_X_INOUT inout functionality */
    {108U, 35U, 66U, 1U, 0U}, 
    /* LPSPI0_LPSPI0_SOUT_INOUT inout functionality */
    {108U, 39U, 231U, 5U, 0U}, 
    /* QUADSPI_QUADSPI_IOFA2_INOUT inout functionality */
    {108U, 40U, 307U, 1U, 0U}, 
    /* Inout settings for pad PORT109 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPSPI5_LPSPI5_SIN_INOUT inout functionality */
    {109U, 34U, 267U, 1U, 0U}, 
    /* EMIOS_0_EMIOS_0_CH_20_X_INOUT inout functionality */
    {109U, 35U, 68U, 1U, 0U}, 
    /* FXIO_FXIO_D7_INOUT inout functionality */
    {109U, 36U, 159U, 7U, 0U}, 
    /* LPI2C0_LPI2C0_SDA_INOUT inout functionality */
    {109U, 37U, 214U, 2U, 0U}, 
    /* EMAC_EMAC_PPS1_INOUT inout functionality */
    {109U, 38U, 145U, 2U, 0U}, 
    /* Inout settings for pad PORT110 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPSPI5_LPSPI5_SCK_INOUT inout functionality */
    {110U, 34U, 266U, 1U, 0U}, 
    /* EMIOS_0_EMIOS_0_CH_21_X_INOUT inout functionality */
    {110U, 35U, 69U, 1U, 0U}, 
    /* LPUART1_LPUART1_TX_INOUT inout functionality */
    {110U, 36U, 364U, 3U, 0U}, 
    /* LPI2C0_LPI2C0_SCL_INOUT inout functionality */
    {110U, 37U, 212U, 2U, 0U}, 
    /* EMAC_EMAC_PPS0_INOUT inout functionality */
    {110U, 38U, 144U, 2U, 0U}, 
    /* Inout settings for pad PORT111 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* FXIO_FXIO_D6_INOUT inout functionality */
    {111U, 34U, 158U, 7U, 0U}, 
    /* EMIOS_0_EMIOS_0_CH_0_X_INOUT inout functionality */
    {111U, 35U, 48U, 2U, 0U}, 
    /* LPSPI0_LPSPI0_SCK_INOUT inout functionality */
    {111U, 37U, 229U, 3U, 0U}, 
    /* EMAC_EMAC_PPS2_INOUT inout functionality */
    {111U, 38U, 146U, 2U, 0U}, 
    /* FXIO_FXIO_D10_INOUT inout functionality */
    {111U, 40U, 162U, 1U, 0U}, 
    /* Inout settings for pad PORT112 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_0_EMIOS_0_CH_1_X_INOUT inout functionality */
    {112U, 35U, 49U, 3U, 0U}, 
    /* EMAC_EMAC_MII_RMII_MDIO_INOUT inout functionality */
    {112U, 36U, 291U, 2U, 0U}, 
    /* LPSPI0_LPSPI0_SIN_INOUT inout functionality */
    {112U, 37U, 230U, 3U, 0U}, 
    /* LPUART0_LPUART0_TX_INOUT inout functionality */
    {112U, 41U, 363U, 9U, 0U}, 
    /* Inout settings for pad PORT113 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPSPI5_LPSPI5_PCS0_INOUT inout functionality */
    {113U, 34U, 262U, 1U, 0U}, 
    /* EMIOS_0_EMIOS_0_CH_18_X_INOUT inout functionality */
    {113U, 35U, 66U, 3U, 0U}, 
    /* LPSPI3_LPSPI3_PCS0_INOUT inout functionality */
    {113U, 38U, 248U, 1U, 0U}, 
    /* FXIO_FXIO_D9_INOUT inout functionality */
    {113U, 39U, 161U, 1U, 0U}, 
    /* EMAC_EMAC_PPS2_INOUT inout functionality */
    {113U, 40U, 146U, 1U, 0U}, 
    /* Inout settings for pad PORT114 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* FXIO_FXIO_D2_INOUT inout functionality */
    {114U, 36U, 154U, 4U, 0U}, 
    /* EMIOS_0_EMIOS_0_CH_15_X_INOUT inout functionality */
    {114U, 41U, 63U, 7U, 0U}, 
    /* ETPU_B_ETPU_B_CH_25_INOUT inout functionality */
    {114U, 42U, 381U, 2U, 0U}, 
    /* ETPU_A_ETPU_A_CH_17_INOUT inout functionality */
    {114U, 43U, 477U, 3U, 0U}, 
    /* Inout settings for pad PORT115 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* FXIO_FXIO_D3_INOUT inout functionality */
    {115U, 36U, 155U, 4U, 0U}, 
    /* ETPU_B_ETPU_B_CH_27_INOUT inout functionality */
    {115U, 42U, 383U, 2U, 0U}, 
    /* ETPU_A_ETPU_A_CH_19_INOUT inout functionality */
    {115U, 43U, 476U, 3U, 0U}, 
    /* Inout settings for pad PORT116 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* FXIO_FXIO_D25_INOUT inout functionality */
    {116U, 36U, 177U, 2U, 0U}, 
    /* LPSPI1_LPSPI1_PCS2_INOUT inout functionality */
    {116U, 38U, 234U, 1U, 0U}, 
    /* LPSPI3_LPSPI3_SIN_INOUT inout functionality */
    {116U, 39U, 253U, 2U, 0U}, 
    /* ETPU_B_ETPU_B_CH_15_INOUT inout functionality */
    {116U, 41U, 457U, 1U, 0U}, 
    /* ETPU_B_ETPU_B_CH_3_INOUT inout functionality */
    {116U, 43U, 483U, 1U, 0U}, 
    /* ETPU_A_ETPU_A_CH_11_INOUT inout functionality */
    {116U, 45U, 443U, 2U, 0U}, 
    /* Inout settings for pad PORT117 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* FXIO_FXIO_D26_INOUT inout functionality */
    {117U, 36U, 178U, 2U, 0U}, 
    /* ETPU_A_ETPU_A_CH_7_INOUT inout functionality */
    {117U, 41U, 458U, 1U, 0U}, 
    /* FLEXPWM_0_PWM_0_X_2_INOUT inout functionality */
    {117U, 44U, 491U, 1U, 0U}, 
    /* Inout settings for pad PORT118 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* FXIO_FXIO_D27_INOUT inout functionality */
    {118U, 36U, 179U, 2U, 0U}, 
    /* ETPU_B_ETPU_B_CH_0_INOUT inout functionality */
    {118U, 41U, 459U, 1U, 0U}, 
    /* FLEXPWM_0_PWM_0_B_3_INOUT inout functionality */
    {118U, 42U, 414U, 1U, 0U}, 
    /* EMIOS_0_EMIOS_0_CH_19_X_INOUT inout functionality */
    {118U, 44U, 67U, 7U, 0U}, 
    /* Inout settings for pad PORT119 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* FXIO_FXIO_D28_INOUT inout functionality */
    {119U, 36U, 180U, 2U, 0U}, 
    /* ETPU_A_ETPU_A_CH_4_INOUT inout functionality */
    {119U, 41U, 448U, 1U, 0U}, 
    /* FLEXPWM_0_PWM_0_B_1_INOUT inout functionality */
    {119U, 43U, 415U, 1U, 0U}, 
    /* LPSPI0_LPSPI0_PCS4_INOUT inout functionality */
    {119U, 44U, 225U, 2U, 0U}, 
    /* Inout settings for pad PORT120 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* FXIO_FXIO_D29_INOUT inout functionality */
    {120U, 36U, 181U, 2U, 0U}, 
    /* ETPU_A_ETPU_A_CH_1_INOUT inout functionality */
    {120U, 41U, 449U, 1U, 0U}, 
    /* FLEXPWM_0_PWM_0_A_0_INOUT inout functionality */
    {120U, 44U, 416U, 1U, 0U}, 
    /* LPSPI0_LPSPI0_PCS5_INOUT inout functionality */
    {120U, 45U, 226U, 2U, 0U}, 
    /* Inout settings for pad PORT121 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_0_EMIOS_0_CH_1_X_INOUT inout functionality */
    {121U, 41U, 49U, 6U, 0U}, 
    /* ETPU_A_ETPU_A_CH_15_INOUT inout functionality */
    {121U, 42U, 469U, 2U, 0U}, 
    /* ETPU_B_ETPU_B_CH_10_INOUT inout functionality */
    {121U, 43U, 508U, 2U, 0U}, 
    /* Inout settings for pad PORT126 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPSPI5_LPSPI5_PCS3_INOUT inout functionality */
    {126U, 39U, 265U, 1U, 0U}, 
    /* ETPU_A_ETPU_A_CH_16_INOUT inout functionality */
    {126U, 42U, 468U, 2U, 0U}, 
    /* Inout settings for pad PORT127 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* FXIO_FXIO_D6_INOUT inout functionality */
    {127U, 36U, 158U, 4U, 0U}, 
    /* ETPU_A_ETPU_A_CH_8_INOUT inout functionality */
    {127U, 39U, 450U, 2U, 0U}, 
    /* Inout settings for pad PORT128 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPSPI0_LPSPI0_SIN_INOUT inout functionality */
    {128U, 35U, 230U, 1U, 0U}, 
    /* FXIO_FXIO_D3_INOUT inout functionality */
    {128U, 36U, 155U, 7U, 0U}, 
    /* ETPU_A_ETPU_A_CH_1_INOUT inout functionality */
    {128U, 41U, 449U, 3U, 0U}, 
    /* ETPU_B_ETPU_B_CH_4_INOUT inout functionality */
    {128U, 42U, 455U, 3U, 0U}, 
    /* Inout settings for pad PORT129 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPSPI0_LPSPI0_SCK_INOUT inout functionality */
    {129U, 35U, 229U, 2U, 0U}, 
    /* FXIO_FXIO_D2_INOUT inout functionality */
    {129U, 36U, 154U, 8U, 0U}, 
    /* LPUART3_LPUART3_TX_INOUT inout functionality */
    {129U, 41U, 366U, 8U, 0U}, 
    /* ETPU_A_ETPU_A_CH_2_INOUT inout functionality */
    {129U, 43U, 446U, 3U, 0U}, 
    /* ETPU_B_ETPU_B_CH_2_INOUT inout functionality */
    {129U, 44U, 456U, 2U, 0U}, 
    /* Inout settings for pad PORT132 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPSPI0_LPSPI0_PCS0_INOUT inout functionality */
    {132U, 34U, 221U, 5U, 0U}, 
    /* LPSPI1_LPSPI1_PCS1_INOUT inout functionality */
    {132U, 35U, 233U, 5U, 0U}, 
    /* EMIOS_0_EMIOS_0_CH_18_X_INOUT inout functionality */
    {132U, 37U, 66U, 2U, 0U}, 
    /* FXIO_FXIO_D6_INOUT inout functionality */
    {132U, 39U, 158U, 1U, 0U}, 
    /* ETPU_B_ETPU_B_CH_6_INOUT inout functionality */
    {132U, 43U, 478U, 2U, 0U}, 
    /* ETPU_A_ETPU_A_CH_12_INOUT inout functionality */
    {132U, 44U, 481U, 3U, 0U}, 
    /* Inout settings for pad PORT133 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_0_EMIOS_0_CH_19_X_INOUT inout functionality */
    {133U, 37U, 67U, 1U, 0U}, 
    /* FXIO_FXIO_D7_INOUT inout functionality */
    {133U, 39U, 159U, 1U, 0U}, 
    /* LPSPI1_LPSPI1_PCS3_INOUT inout functionality */
    {133U, 43U, 235U, 3U, 0U}, 
    /* ETPU_B_ETPU_B_CH_5_INOUT inout functionality */
    {133U, 44U, 474U, 3U, 0U}, 
    /* ETPU_A_ETPU_A_CH_11_INOUT inout functionality */
    {133U, 45U, 443U, 3U, 0U}, 
    /* Inout settings for pad PORT135 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_0_EMIOS_0_CH_7_X_INOUT inout functionality */
    {135U, 35U, 55U, 2U, 0U}, 
    /* LPSPI3_LPSPI3_SCK_INOUT inout functionality */
    {135U, 39U, 252U, 2U, 0U}, 
    /* FXIO_FXIO_D11_INOUT inout functionality */
    {135U, 40U, 163U, 4U, 0U}, 
    /* ETPU_A_ETPU_A_CH_16_INOUT inout functionality */
    {135U, 41U, 468U, 1U, 0U}, 
    /* EMIOS_0_EMIOS_0_CH_11_X_INOUT inout functionality */
    {135U, 42U, 59U, 4U, 0U}, 
    /* Inout settings for pad PORT136 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPSPI3_LPSPI3_PCS1_INOUT inout functionality */
    {136U, 34U, 249U, 1U, 0U}, 
    /* EMIOS_0_EMIOS_0_CH_6_X_INOUT inout functionality */
    {136U, 35U, 54U, 1U, 0U}, 
    /* LPSPI5_LPSPI5_PCS1_INOUT inout functionality */
    {136U, 36U, 263U, 1U, 0U}, 
    /* FXIO_FXIO_D12_INOUT inout functionality */
    {136U, 37U, 164U, 1U, 0U}, 
    /* FXIO_FXIO_D8_INOUT inout functionality */
    {136U, 40U, 160U, 5U, 0U}, 
    /* Inout settings for pad PORT137 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPSPI5_LPSPI5_SOUT_INOUT inout functionality */
    {137U, 34U, 268U, 1U, 0U}, 
    /* EMIOS_0_EMIOS_0_CH_7_X_INOUT inout functionality */
    {137U, 35U, 55U, 1U, 0U}, 
    /* EMAC_EMAC_PPS3_INOUT inout functionality */
    {137U, 38U, 147U, 1U, 0U}, 
    /* FXIO_FXIO_D11_INOUT inout functionality */
    {137U, 40U, 163U, 1U, 0U}, 
    /* Inout settings for pad PORT138 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPSPI3_LPSPI3_SIN_INOUT inout functionality */
    {138U, 35U, 253U, 1U, 0U}, 
    /* LPSPI2_LPSPI2_PCS1_INOUT inout functionality */
    {138U, 36U, 242U, 1U, 0U}, 
    /* EMIOS_0_EMIOS_0_CH_20_X_INOUT inout functionality */
    {138U, 37U, 68U, 2U, 0U}, 
    /* FXIO_FXIO_D4_INOUT inout functionality */
    {138U, 39U, 156U, 2U, 0U}, 
    /* ETPU_B_ETPU_B_CH_23_INOUT inout functionality */
    {138U, 42U, 379U, 1U, 0U}, 
    /* ETPU_A_ETPU_A_CH_10_INOUT inout functionality */
    {138U, 43U, 444U, 3U, 0U}, 
    /* Inout settings for pad PORT139 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPSPI2_LPSPI2_PCS0_INOUT inout functionality */
    {139U, 35U, 241U, 3U, 0U}, 
    /* EMIOS_0_EMIOS_0_CH_1_X_INOUT inout functionality */
    {139U, 36U, 49U, 4U, 0U}, 
    /* EMIOS_0_EMIOS_0_CH_21_X_INOUT inout functionality */
    {139U, 37U, 69U, 2U, 0U}, 
    /* FXIO_FXIO_D5_INOUT inout functionality */
    {139U, 39U, 157U, 1U, 0U}, 
    /* LPUART0_LPUART0_TX_INOUT inout functionality */
    {139U, 41U, 363U, 10U, 0U}, 
    /* LPSPI1_LPSPI1_PCS4_INOUT inout functionality */
    {139U, 43U, 236U, 2U, 0U}, 
    /* ETPU_B_ETPU_B_CH_22_INOUT inout functionality */
    {139U, 44U, 407U, 1U, 0U}, 
    /* ETPU_A_ETPU_A_CH_9_INOUT inout functionality */
    {139U, 45U, 454U, 2U, 0U}, 
    /* Inout settings for pad PORT142 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_0_EMIOS_0_CH_19_X_INOUT inout functionality */
    {142U, 34U, 67U, 3U, 0U}, 
    /* FXIO_FXIO_D7_INOUT inout functionality */
    {142U, 39U, 159U, 5U, 0U}, 
    /* EMAC_EMAC_PPS1_INOUT inout functionality */
    {142U, 40U, 145U, 1U, 0U}, 
    /* LPUART1_LPUART1_TX_INOUT inout functionality */
    {142U, 41U, 364U, 10U, 0U}, 
    /* Inout settings for pad PORT143 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPSPI2_LPSPI2_SCK_INOUT inout functionality */
    {143U, 36U, 245U, 1U, 0U}, 
    /* EMIOS_0_EMIOS_0_CH_22_X_INOUT inout functionality */
    {143U, 37U, 70U, 1U, 0U}, 
    /* FXIO_FXIO_D2_INOUT inout functionality */
    {143U, 39U, 154U, 1U, 0U}, 
    /* ETPU_B_ETPU_B_CH_10_INOUT inout functionality */
    {143U, 41U, 508U, 1U, 0U}, 
    /* ETPU_A_ETPU_A_CH_0_INOUT inout functionality */
    {143U, 42U, 447U, 4U, 0U}, 
    /* Inout settings for pad PORT144 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPUART3_LPUART3_TX_INOUT inout functionality */
    {144U, 35U, 366U, 3U, 0U}, 
    /* LPSPI2_LPSPI2_SIN_INOUT inout functionality */
    {144U, 36U, 246U, 1U, 0U}, 
    /* EMIOS_0_EMIOS_0_CH_23_X_INOUT inout functionality */
    {144U, 37U, 71U, 2U, 0U}, 
    /* FXIO_FXIO_D3_INOUT inout functionality */
    {144U, 39U, 155U, 2U, 0U}, 
    /* ETPU_B_ETPU_B_CH_8_INOUT inout functionality */
    {144U, 42U, 482U, 2U, 0U}, 
    /* ETPU_A_ETPU_A_CH_6_INOUT inout functionality */
    {144U, 43U, 442U, 2U, 0U}, 
    /* Inout settings for pad PORT147 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_0_EMIOS_0_CH_22_X_INOUT inout functionality */
    {147U, 35U, 70U, 3U, 0U}, 
    /* ETPU_A_ETPU_A_CH_9_INOUT inout functionality */
    {147U, 41U, 454U, 3U, 0U}, 
    /* Inout settings for pad PORT148 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_0_EMIOS_0_CH_2_X_INOUT inout functionality */
    {148U, 41U, 50U, 6U, 0U}, 
    /* ETPU_B_ETPU_B_CH_3_INOUT inout functionality */
    {148U, 42U, 483U, 3U, 0U}, 
    /* Inout settings for pad PORT149 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPSPI4_LPSPI4_SIN_INOUT inout functionality */
    {149U, 39U, 260U, 3U, 0U}, 
    /* ETPU_B_ETPU_B_CH_6_INOUT inout functionality */
    {149U, 42U, 478U, 3U, 0U}, 
    /* Inout settings for pad PORT151 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPSPI4_LPSPI4_PCS0_INOUT inout functionality */
    {151U, 39U, 255U, 4U, 0U}, 
    /* EMIOS_0_EMIOS_0_CH_4_X_INOUT inout functionality */
    {151U, 41U, 52U, 7U, 0U}, 
    /* Inout settings for pad PORT154 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPSPI1_LPSPI1_PCS5_INOUT inout functionality */
    {154U, 41U, 237U, 2U, 0U}, 
    /* LPSPI2_LPSPI2_PCS3_INOUT inout functionality */
    {154U, 42U, 244U, 3U, 0U}, 
    /* ETPU_A_ETPU_A_CH_0_INOUT inout functionality */
    {154U, 43U, 447U, 3U, 0U}, 
    /* ETPU_B_ETPU_B_CH_3_INOUT inout functionality */
    {154U, 44U, 483U, 2U, 0U}, 
    /* Inout settings for pad PORT155 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* ETPU_B_ETPU_B_CH_28_INOUT inout functionality */
    {155U, 41U, 384U, 1U, 0U}, 
    /* ETPU_A_ETPU_A_CH_20_INOUT inout functionality */
    {155U, 42U, 466U, 2U, 0U}, 
    /* EMIOS_0_EMIOS_0_CH_4_X_INOUT inout functionality */
    {155U, 43U, 52U, 4U, 0U}, 
    /* Inout settings for pad PORT156 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* ETPU_B_ETPU_B_CH_29_INOUT inout functionality */
    {156U, 41U, 385U, 1U, 0U}, 
    /* ETPU_A_ETPU_A_CH_21_INOUT inout functionality */
    {156U, 42U, 475U, 2U, 0U}, 
    /* LPI2C0_LPI2C0_SDAS_INOUT inout functionality */
    {156U, 44U, 215U, 2U, 0U}, 
    /* Inout settings for pad PORT157 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_0_EMIOS_0_CH_5_X_INOUT inout functionality */
    {157U, 41U, 53U, 4U, 0U}, 
    /* ETPU_B_ETPU_B_CH_7_INOUT inout functionality */
    {157U, 42U, 463U, 3U, 0U}, 
    /* Inout settings for pad PORT158 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* ETPU_B_ETPU_B_CH_10_INOUT inout functionality */
    {158U, 42U, 508U, 3U, 0U}, 
    /* Inout settings for pad PORT159 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_0_EMIOS_0_CH_6_X_INOUT inout functionality */
    {159U, 41U, 54U, 5U, 0U}, 
    /* ETPU_A_ETPU_A_CH_31_INOUT inout functionality */
    {159U, 42U, 507U, 3U, 0U}, 
    /* ETPU_B_ETPU_B_CH_11_INOUT inout functionality */
    {159U, 43U, 511U, 2U, 0U}, 
    /* Inout settings for pad PORT160 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPSPI2_LPSPI2_SCK_INOUT inout functionality */
    {160U, 36U, 245U, 4U, 0U}, 
    /* LPUART1_LPUART1_TX_INOUT inout functionality */
    {160U, 41U, 364U, 11U, 0U}, 
    /* EMIOS_0_EMIOS_0_CH_7_X_INOUT inout functionality */
    {160U, 42U, 55U, 5U, 0U}, 
    /* ETPU_A_ETPU_A_CH_30_INOUT inout functionality */
    {160U, 43U, 506U, 3U, 0U}, 
    /* ETPU_B_ETPU_B_CH_12_INOUT inout functionality */
    {160U, 44U, 509U, 2U, 0U}, 
    /* Inout settings for pad PORT161 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPSPI2_LPSPI2_SIN_INOUT inout functionality */
    {161U, 36U, 246U, 4U, 0U}, 
    /* EMIOS_0_EMIOS_0_CH_16_X_INOUT inout functionality */
    {161U, 41U, 64U, 4U, 0U}, 
    /* ETPU_A_ETPU_A_CH_29_INOUT inout functionality */
    {161U, 42U, 503U, 3U, 0U}, 
    /* ETPU_B_ETPU_B_CH_17_INOUT inout functionality */
    {161U, 43U, 510U, 2U, 0U}, 
    /* Inout settings for pad PORT162 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPSPI2_LPSPI2_SOUT_INOUT inout functionality */
    {162U, 36U, 247U, 4U, 0U}, 
    /* LPUART2_LPUART2_TX_INOUT inout functionality */
    {162U, 41U, 365U, 11U, 0U}, 
    /* EMIOS_0_EMIOS_0_CH_23_X_INOUT inout functionality */
    {162U, 42U, 71U, 7U, 0U}, 
    /* ETPU_B_ETPU_B_CH_11_INOUT inout functionality */
    {162U, 43U, 511U, 3U, 0U}, 
    /* Inout settings for pad PORT163 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPSPI2_LPSPI2_PCS0_INOUT inout functionality */
    {163U, 36U, 241U, 6U, 0U}, 
    /* EMIOS_0_EMIOS_0_CH_0_X_INOUT inout functionality */
    {163U, 41U, 48U, 5U, 0U}, 
    /* ETPU_A_ETPU_A_CH_28_INOUT inout functionality */
    {163U, 42U, 502U, 3U, 0U}, 
    /* Inout settings for pad PORT164 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* FXIO_FXIO_D0_INOUT inout functionality */
    {164U, 37U, 152U, 7U, 0U}, 
    /* EMIOS_0_EMIOS_0_CH_1_X_INOUT inout functionality */
    {164U, 41U, 49U, 7U, 0U}, 
    /* ETPU_B_ETPU_B_CH_12_INOUT inout functionality */
    {164U, 42U, 509U, 3U, 0U}, 
    /* Inout settings for pad PORT165 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_0_EMIOS_0_CH_2_X_INOUT inout functionality */
    {165U, 41U, 50U, 7U, 0U}, 
    /* ETPU_A_ETPU_A_CH_27_INOUT inout functionality */
    {165U, 42U, 501U, 3U, 0U}, 
    /* Inout settings for pad PORT166 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPI2C1_LPI2C1_SDA_INOUT inout functionality */
    {166U, 41U, 219U, 6U, 0U}, 
    /* Inout settings for pad PORT167 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPI2C1_LPI2C1_SCL_INOUT inout functionality */
    {167U, 36U, 217U, 5U, 0U}, 
    /* FXIO_FXIO_D1_INOUT inout functionality */
    {167U, 37U, 153U, 8U, 0U}, 
    /* ETPU_B_ETPU_B_CH_17_INOUT inout functionality */
    {167U, 42U, 510U, 3U, 0U}, 
    /* Inout settings for pad PORT168 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPI2C1_LPI2C1_SDA_INOUT inout functionality */
    {168U, 36U, 219U, 4U, 0U}, 
    /* FXIO_FXIO_D2_INOUT inout functionality */
    {168U, 37U, 154U, 9U, 0U}, 
    /* EMIOS_0_EMIOS_0_CH_4_X_INOUT inout functionality */
    {168U, 42U, 52U, 5U, 0U}, 
    /* ETPU_B_ETPU_B_CH_22_INOUT inout functionality */
    {168U, 43U, 407U, 3U, 0U}, 
    /* Inout settings for pad PORT169 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_0_EMIOS_0_CH_5_X_INOUT inout functionality */
    {169U, 41U, 53U, 5U, 0U}, 
    /* ETPU_B_ETPU_B_CH_23_INOUT inout functionality */
    {169U, 42U, 379U, 3U, 0U}, 
    /* Inout settings for pad PORT170 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_0_EMIOS_0_CH_18_X_INOUT inout functionality */
    {170U, 41U, 66U, 4U, 0U}, 
    /* ETPU_B_ETPU_B_CH_24_INOUT inout functionality */
    {170U, 42U, 380U, 3U, 0U}, 
    /* Inout settings for pad PORT171 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_0_EMIOS_0_CH_19_X_INOUT inout functionality */
    {171U, 41U, 67U, 9U, 0U}, 
    /* ETPU_B_ETPU_B_CH_25_INOUT inout functionality */
    {171U, 42U, 381U, 3U, 0U}, 
    /* Inout settings for pad PORT172 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPSPI3_LPSPI3_SIN_INOUT inout functionality */
    {172U, 37U, 253U, 4U, 0U}, 
    /* LPUART2_LPUART2_TX_INOUT inout functionality */
    {172U, 41U, 365U, 12U, 0U}, 
    /* EMIOS_0_EMIOS_0_CH_20_X_INOUT inout functionality */
    {172U, 43U, 68U, 3U, 0U}, 
    /* ETPU_B_ETPU_B_CH_26_INOUT inout functionality */
    {172U, 44U, 382U, 3U, 0U}, 
    /* Inout settings for pad PORT173 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPSPI3_LPSPI3_SCK_INOUT inout functionality */
    {173U, 37U, 252U, 4U, 0U}, 
    /* EMIOS_0_EMIOS_0_CH_21_X_INOUT inout functionality */
    {173U, 42U, 69U, 3U, 0U}, 
    /* ETPU_B_ETPU_B_CH_27_INOUT inout functionality */
    {173U, 43U, 383U, 3U, 0U}, 
    /* Inout settings for pad PORT174 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* FXIO_FXIO_D3_INOUT inout functionality */
    {174U, 38U, 155U, 8U, 0U}, 
    /* ETPU_A_ETPU_A_CH_28_INOUT inout functionality */
    {174U, 42U, 502U, 2U, 0U}, 
    /* ETPU_B_ETPU_B_CH_18_INOUT inout functionality */
    {174U, 43U, 472U, 3U, 0U}, 
    /* EMIOS_0_EMIOS_0_CH_17_X_INOUT inout functionality */
    {174U, 45U, 65U, 7U, 0U}, 
    /* Inout settings for pad PORT175 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPSPI3_LPSPI3_SOUT_INOUT inout functionality */
    {175U, 37U, 254U, 4U, 0U}, 
    /* ETPU_A_ETPU_A_CH_30_INOUT inout functionality */
    {175U, 41U, 506U, 2U, 0U}, 
    /* ETPU_B_ETPU_B_CH_1_INOUT inout functionality */
    {175U, 42U, 480U, 4U, 0U}, 
    /* ETPU_B_ETPU_B_CH_20_INOUT inout functionality */
    {175U, 43U, 471U, 3U, 0U}, 
    /* EMIOS_0_EMIOS_0_CH_22_X_INOUT inout functionality */
    {175U, 45U, 70U, 4U, 0U}, 
    /* Inout settings for pad PORT176 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPSPI3_LPSPI3_PCS0_INOUT inout functionality */
    {176U, 38U, 248U, 4U, 0U}, 
    /* ETPU_A_ETPU_A_CH_31_INOUT inout functionality */
    {176U, 41U, 507U, 2U, 0U}, 
    /* ETPU_B_ETPU_B_CH_2_INOUT inout functionality */
    {176U, 42U, 456U, 3U, 0U}, 
    /* ETPU_B_ETPU_B_CH_21_INOUT inout functionality */
    {176U, 43U, 470U, 3U, 0U}, 
    /* Inout settings for pad PORT177 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* ETPU_B_ETPU_B_CH_22_INOUT inout functionality */
    {177U, 42U, 407U, 2U, 0U}, 
    /* Inout settings for pad PORT178 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPSPI3_LPSPI3_PCS1_INOUT inout functionality */
    {178U, 38U, 249U, 2U, 0U}, 
    /* LPUART3_LPUART3_TX_INOUT inout functionality */
    {178U, 41U, 366U, 9U, 0U}, 
    /* ETPU_B_ETPU_B_CH_26_INOUT inout functionality */
    {178U, 42U, 382U, 2U, 0U}, 
    /* ETPU_A_ETPU_A_CH_18_INOUT inout functionality */
    {178U, 43U, 467U, 3U, 0U}, 
    /* Inout settings for pad PORT179 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPSPI3_LPSPI3_PCS2_INOUT inout functionality */
    {179U, 38U, 250U, 2U, 0U}, 
    /* EMIOS_0_EMIOS_0_CH_5_X_INOUT inout functionality */
    {179U, 41U, 53U, 7U, 0U}, 
    /* ETPU_B_ETPU_B_CH_23_INOUT inout functionality */
    {179U, 42U, 379U, 2U, 0U}, 
    /* Inout settings for pad PORT180 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPI2C0_LPI2C0_SCL_INOUT inout functionality */
    {180U, 37U, 212U, 3U, 0U}, 
    /* LPSPI3_LPSPI3_PCS3_INOUT inout functionality */
    {180U, 38U, 251U, 2U, 0U}, 
    /* FXIO_FXIO_D4_INOUT inout functionality */
    {180U, 40U, 156U, 8U, 0U}, 
    /* LPUART0_LPUART0_TX_INOUT inout functionality */
    {180U, 41U, 363U, 11U, 0U}, 
    /* ETPU_A_ETPU_A_CH_29_INOUT inout functionality */
    {180U, 42U, 503U, 2U, 0U}, 
    /* ETPU_B_ETPU_B_CH_0_INOUT inout functionality */
    {180U, 43U, 459U, 3U, 0U}, 
    /* ETPU_B_ETPU_B_CH_19_INOUT inout functionality */
    {180U, 44U, 460U, 3U, 0U}, 
    /* Inout settings for pad PORT181 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPI2C0_LPI2C0_SDA_INOUT inout functionality */
    {181U, 37U, 214U, 3U, 0U}, 
    /* LPSPI1_LPSPI1_PCS0_INOUT inout functionality */
    {181U, 38U, 232U, 4U, 0U}, 
    /* FXIO_FXIO_D5_INOUT inout functionality */
    {181U, 40U, 157U, 11U, 0U}, 
    /* ETPU_B_ETPU_B_CH_24_INOUT inout functionality */
    {181U, 41U, 380U, 2U, 0U}, 
    /* ETPU_A_ETPU_A_CH_14_INOUT inout functionality */
    {181U, 42U, 473U, 3U, 0U}, 
    /* EMIOS_0_EMIOS_0_CH_14_X_INOUT inout functionality */
    {181U, 44U, 62U, 7U, 0U}, 
    /* Inout settings for pad PORT183 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPSPI3_LPSPI3_PCS3_INOUT inout functionality */
    {183U, 38U, 251U, 3U, 0U}, 
    /* LPUART1_LPUART1_TX_INOUT inout functionality */
    {183U, 41U, 364U, 12U, 0U}, 
    /* ETPU_B_ETPU_B_CH_7_INOUT inout functionality */
    {183U, 43U, 463U, 2U, 0U}, 
    /* ETPU_A_ETPU_A_CH_13_INOUT inout functionality */
    {183U, 44U, 464U, 2U, 0U}, 
    /* Inout settings for pad PORT184 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_0_EMIOS_0_CH_8_X_INOUT inout functionality */
    {184U, 41U, 56U, 6U, 0U}, 
    /* Inout settings for pad PORT185 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPSPI2_LPSPI2_PCS2_INOUT inout functionality */
    {185U, 38U, 243U, 3U, 0U}, 
    /* LPSPI4_LPSPI4_PCS0_INOUT inout functionality */
    {185U, 39U, 255U, 3U, 0U}, 
    /* FXIO_FXIO_D6_INOUT inout functionality */
    {185U, 40U, 158U, 10U, 0U}, 
    /* EMIOS_0_EMIOS_0_CH_9_X_INOUT inout functionality */
    {185U, 42U, 57U, 8U, 0U}, 
    /* ETPU_B_ETPU_B_CH_0_INOUT inout functionality */
    {185U, 44U, 459U, 4U, 0U}, 
    /* Inout settings for pad PORT186 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPSPI2_LPSPI2_PCS3_INOUT inout functionality */
    {186U, 38U, 244U, 2U, 0U}, 
    /* LPSPI4_LPSPI4_PCS1_INOUT inout functionality */
    {186U, 39U, 256U, 2U, 0U}, 
    /* EMIOS_0_EMIOS_0_CH_10_X_INOUT inout functionality */
    {186U, 41U, 58U, 6U, 0U}, 
    /* ETPU_B_ETPU_B_CH_2_INOUT inout functionality */
    {186U, 42U, 456U, 4U, 0U}, 
    /* Inout settings for pad PORT187 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPSPI4_LPSPI4_PCS2_INOUT inout functionality */
    {187U, 39U, 257U, 3U, 0U}, 
    /* LPUART3_LPUART3_TX_INOUT inout functionality */
    {187U, 42U, 366U, 10U, 0U}, 
    /* EMIOS_0_EMIOS_0_CH_11_X_INOUT inout functionality */
    {187U, 44U, 59U, 7U, 0U}, 
    /* ETPU_B_ETPU_B_CH_30_INOUT inout functionality */
    {187U, 45U, 386U, 3U, 0U}, 
    /* Inout settings for pad PORT188 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* FXIO_FXIO_D7_INOUT inout functionality */
    {188U, 37U, 159U, 8U, 0U}, 
    /* LPSPI0_LPSPI0_PCS0_INOUT inout functionality */
    {188U, 38U, 221U, 4U, 0U}, 
    /* LPSPI4_LPSPI4_PCS3_INOUT inout functionality */
    {188U, 39U, 258U, 2U, 0U}, 
    /* Inout settings for pad PORT189 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPSPI3_LPSPI3_PCS1_INOUT inout functionality */
    {189U, 38U, 249U, 3U, 0U}, 
    /* FXIO_FXIO_D8_INOUT inout functionality */
    {189U, 40U, 160U, 6U, 0U}, 
    /* EMIOS_0_EMIOS_0_CH_13_X_INOUT inout functionality */
    {189U, 41U, 61U, 6U, 0U}, 
    /* LPI2C1_LPI2C1_SCL_INOUT inout functionality */
    {189U, 43U, 217U, 7U, 0U}, 
    /* ETPU_B_ETPU_B_CH_29_INOUT inout functionality */
    {189U, 44U, 385U, 2U, 0U}, 
    /* ETPU_A_ETPU_A_CH_0_INOUT inout functionality */
    {189U, 45U, 447U, 5U, 0U}, 
    /* Inout settings for pad PORT190 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_0_EMIOS_0_CH_14_X_INOUT inout functionality */
    {190U, 41U, 62U, 6U, 0U}, 
    /* ETPU_B_ETPU_B_CH_31_INOUT inout functionality */
    {190U, 42U, 387U, 3U, 0U}, 
    /* Inout settings for pad PORT191 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* FXIO_FXIO_D9_INOUT inout functionality */
    {191U, 39U, 161U, 5U, 0U}, 
    /* EMIOS_0_EMIOS_0_CH_15_X_INOUT inout functionality */
    {191U, 41U, 63U, 8U, 0U}, 
    /* Inout settings for pad PORT192 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_0_EMIOS_0_CH_6_X_INOUT inout functionality */
    {192U, 41U, 54U, 6U, 0U}, 
    /* ETPU_A_ETPU_A_CH_8_INOUT inout functionality */
    {192U, 42U, 450U, 3U, 0U}, 
    /* Inout settings for pad PORT193 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_0_EMIOS_0_CH_17_X_INOUT inout functionality */
    {193U, 41U, 65U, 6U, 0U}, 
    /* ETPU_A_ETPU_A_CH_13_INOUT inout functionality */
    {193U, 42U, 464U, 3U, 0U}, 
    /* Inout settings for pad PORT194 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* ETPU_B_ETPU_B_CH_30_INOUT inout functionality */
    {194U, 41U, 386U, 2U, 0U}, 
    /* ETPU_A_ETPU_A_CH_1_INOUT inout functionality */
    {194U, 42U, 449U, 5U, 0U}, 
    /* ETPU_A_ETPU_A_CH_22_INOUT inout functionality */
    {194U, 43U, 465U, 3U, 0U}, 
    /* Inout settings for pad PORT195 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_0_EMIOS_0_CH_19_X_INOUT inout functionality */
    {195U, 41U, 67U, 8U, 0U}, 
    /* ETPU_B_ETPU_B_CH_31_INOUT inout functionality */
    {195U, 43U, 387U, 2U, 0U}, 
    /* ETPU_A_ETPU_A_CH_2_INOUT inout functionality */
    {195U, 44U, 446U, 5U, 0U}, 
    /* ETPU_A_ETPU_A_CH_23_INOUT inout functionality */
    {195U, 45U, 461U, 3U, 0U}, 
    /* Inout settings for pad PORT196 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* ETPU_A_ETPU_A_CH_26_INOUT inout functionality */
    {196U, 41U, 500U, 2U, 0U}, 
    /* ETPU_B_ETPU_B_CH_15_INOUT inout functionality */
    {196U, 42U, 457U, 3U, 0U}, 
    /* EMIOS_0_EMIOS_0_CH_20_X_INOUT inout functionality */
    {196U, 44U, 68U, 4U, 0U}, 
    /* Inout settings for pad PORT197 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* ETPU_A_ETPU_A_CH_27_INOUT inout functionality */
    {197U, 41U, 501U, 2U, 0U}, 
    /* ETPU_B_ETPU_B_CH_16_INOUT inout functionality */
    {197U, 42U, 451U, 3U, 0U}, 
    /* EMIOS_0_EMIOS_0_CH_21_X_INOUT inout functionality */
    {197U, 44U, 69U, 4U, 0U}, 
    /* Inout settings for pad PORT198 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* FXIO_FXIO_D10_INOUT inout functionality */
    {198U, 35U, 162U, 5U, 0U}, 
    /* Inout settings for pad PORT199 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* FXIO_FXIO_D11_INOUT inout functionality */
    {199U, 35U, 163U, 7U, 0U}, 
    /* EMIOS_0_EMIOS_0_CH_23_X_INOUT inout functionality */
    {199U, 41U, 71U, 6U, 0U}, 
    /* Inout settings for pad PORT200 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* FXIO_FXIO_D12_INOUT inout functionality */
    {200U, 35U, 164U, 5U, 0U}, 
    /* LPI2C0_LPI2C0_SCL_INOUT inout functionality */
    {200U, 42U, 212U, 4U, 0U}, 
    /* ETPU_A_ETPU_A_CH_25_INOUT inout functionality */
    {200U, 43U, 505U, 2U, 0U}, 
    /* ETPU_B_ETPU_B_CH_14_INOUT inout functionality */
    {200U, 44U, 452U, 3U, 0U}, 
    /* Inout settings for pad PORT201 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_0_EMIOS_0_CH_23_X_INOUT inout functionality */
    {201U, 41U, 71U, 8U, 0U}, 
    /* ETPU_A_ETPU_A_CH_24_INOUT inout functionality */
    {201U, 42U, 504U, 3U, 0U}, 
    /* Inout settings for pad PORT202 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_0_EMIOS_0_CH_7_X_INOUT inout functionality */
    {202U, 41U, 55U, 6U, 0U}, 
    /* ETPU_A_ETPU_A_CH_15_INOUT inout functionality */
    {202U, 42U, 469U, 3U, 0U}, 
    /* Inout settings for pad PORT203 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* EMIOS_0_EMIOS_0_CH_16_X_INOUT inout functionality */
    {203U, 41U, 64U, 5U, 0U}, 
    /* ETPU_A_ETPU_A_CH_16_INOUT inout functionality */
    {203U, 42U, 468U, 3U, 0U}, 
    /* Inout settings for pad PORT204 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* LPSPI4_LPSPI4_PCS3_INOUT inout functionality */
    {204U, 39U, 258U, 3U, 0U}, 
    /* EMIOS_0_EMIOS_0_CH_18_X_INOUT inout functionality */
    {204U, 41U, 66U, 5U, 0U}, 
    /* ETPU_A_ETPU_A_CH_26_INOUT inout functionality */
    {204U, 42U, 500U, 3U, 0U}, 
    /* Inout settings for pad PORT205 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* FXIO_FXIO_D13_INOUT inout functionality */
    {205U, 35U, 165U, 5U, 0U}, 
    /* LPI2C0_LPI2C0_SDA_INOUT inout functionality */
    {205U, 42U, 214U, 4U, 0U}, 
    /* ETPU_B_ETPU_B_CH_28_INOUT inout functionality */
    {205U, 43U, 384U, 2U, 0U}, 
    /* ETPU_A_ETPU_A_CH_20_INOUT inout functionality */
    {205U, 44U, 466U, 3U, 0U}, 
    /* Inout settings for pad PORT206 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* ETPU_A_ETPU_A_CH_25_INOUT inout functionality */
    {206U, 41U, 505U, 3U, 0U}, 
    /* Inout settings for pad PORT207 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* FXIO_FXIO_D14_INOUT inout functionality */
    {207U, 35U, 166U, 5U, 0U}, 
    /* Inout settings for pad PORT208 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* FXIO_FXIO_D15_INOUT inout functionality */
    {208U, 36U, 167U, 6U, 0U}, 
    /* Inout settings for pad PORT209 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* FXIO_FXIO_D16_INOUT inout functionality */
    {209U, 36U, 168U, 4U, 0U}, 
    /* Inout settings for pad PORT210 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* FXIO_FXIO_D17_INOUT inout functionality */
    {210U, 36U, 169U, 3U, 0U}, 
    /* Inout settings for pad PORT211 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* FXIO_FXIO_D18_INOUT inout functionality */
    {211U, 36U, 170U, 3U, 0U}, 
    /* Inout settings for pad PORT212 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* FXIO_FXIO_D19_INOUT inout functionality */
    {212U, 36U, 171U, 6U, 0U}, 
    /* Inout settings for pad PORT213 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* FXIO_FXIO_D20_INOUT inout functionality */
    {213U, 36U, 172U, 3U, 0U}, 
    /* Inout settings for pad PORT214 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* FXIO_FXIO_D21_INOUT inout functionality */
    {214U, 36U, 173U, 3U, 0U}, 
    /* Inout settings for pad PORT215 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* FXIO_FXIO_D22_INOUT inout functionality */
    {215U, 36U, 174U, 3U, 0U}, 
    /* Inout settings for pad PORT216 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* FXIO_FXIO_D23_INOUT inout functionality */
    {216U, 36U, 175U, 3U, 0U}, 
    /* Inout settings for pad PORT217 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* FXIO_FXIO_D24_INOUT inout functionality */
    {217U, 36U, 176U, 3U, 0U}, 
    /* Inout settings for pad PORT218 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* FXIO_FXIO_D25_INOUT inout functionality */
    {218U, 36U, 177U, 3U, 0U}, 
    /* Inout settings for pad PORT219 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* FXIO_FXIO_D26_INOUT inout functionality */
    {219U, 36U, 178U, 3U, 0U}, 
    /* Inout settings for pad PORT231 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* FXIO_FXIO_D23_INOUT inout functionality */
    {231U, 36U, 175U, 4U, 0U}, 
    /* Inout settings for pad PORT232 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* FXIO_FXIO_D24_INOUT inout functionality */
    {232U, 36U, 176U, 4U, 0U}, 
    /* LPUART2_LPUART2_TX_INOUT inout functionality */
    {232U, 41U, 365U, 13U, 0U}, 
    /* Inout settings for pad PORT233 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* FXIO_FXIO_D25_INOUT inout functionality */
    {233U, 36U, 177U, 4U, 0U}, 
    /* Inout settings for pad PORT234 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* FXIO_FXIO_D26_INOUT inout functionality */
    {234U, 36U, 178U, 4U, 0U}, 
    /* LPUART3_LPUART3_TX_INOUT inout functionality */
    {234U, 41U, 366U, 11U, 0U}, 
    /* Inout settings for pad PORT235 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* FXIO_FXIO_D27_INOUT inout functionality */
    {235U, 36U, 179U, 3U, 0U}, 
    /* Inout settings for pad PORT236 : {Mscr Id, AltFunc, Imcr Id, Imcr value, Imcr Siul Instance} */
    /* FXIO_FXIO_D28_INOUT inout functionality */
    {236U, 36U, 180U, 3U, 0U}
[!ENDVAR!]


[!VAR "SIUL2_0_SIZE_OF_INOUT_SETTINGS_ON_SUBDERIV5"!][!//
718[!//
[!ENDVAR!]


[!VAR "SIUL2_0_INOUT_SETTINGS_ON_SUBDERIV"!]

[!ENDVAR!]


[!VAR "SIUL2_0_SIZE_OF_INOUT_SETTINGS_ON_SUBDERIV"!][!//
0[!//
[!ENDVAR!]


[!VAR "SIUL2_0_IN_SETTINGS_ON_SUBDERIV5"!]
    /* INMUX settings for pad not available: */
    { NO_INPUTMUX_U16, 0U, 0U},
    /* INMUX settings for pad PORT0:    {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_0_IN input func */
    {16U, 1U, 0U},
    /* EMIOS_0_EMIOS_0_CH_17_X_IN input func */
    {65U, 2U, 0U},
    /* FXIO_FXIO_D2_IN input func */
    {154U, 2U, 0U},
    /* LPSPI0_LPSPI0_PCS7_IN input func */
    {228U, 1U, 0U},
    /* LPSPI4_LPSPI4_PCS2_IN input func */
    {257U, 1U, 0U},
    /* LPUART0_LPUART0_CTS_IN input func */
    {360U, 1U, 0U},
    /* INMUX settings for pad PORT1:    {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_1_IN input func */
    {17U, 1U, 0U},
    /* EMIOS_0_EMIOS_0_CH_9_X_IN input func */
    {57U, 1U, 0U},
    /* FXIO_FXIO_D3_IN input func */
    {155U, 1U, 0U},
    /* LPSPI0_LPSPI0_PCS6_IN input func */
    {227U, 1U, 0U},
    /* LPSPI4_LPSPI4_PCS1_IN input func */
    {256U, 1U, 0U},
    /* INMUX settings for pad PORT2:    {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_2_IN input func */
    {18U, 1U, 0U},
    /* EMIOS_0_EMIOS_0_CH_19_X_IN input func */
    {67U, 5U, 0U},
    /* FCCU_FCCU_ERR_IN0_IN input func */
    {148U, 1U, 0U},
    /* FXIO_FXIO_D4_IN input func */
    {156U, 3U, 0U},
    /* LPUART0_LPUART0_RX_IN input func */
    {187U, 1U, 0U},
    /* LPSPI1_LPSPI1_SIN_IN input func */
    {239U, 2U, 0U},
    /* LPSPI5_LPSPI5_SIN_IN input func */
    {267U, 2U, 0U},
    /* FLEXPWM_0_PWM_0_B_0_IN input func */
    {413U, 1U, 0U},
    /* ETPU_A_ETPU_A_CH_2_IN input func */
    {446U, 1U, 0U},
    /* INMUX settings for pad PORT3:    {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_3_IN input func */
    {19U, 1U, 0U},
    /* FCCU_FCCU_ERR_IN1_IN input func */
    {149U, 1U, 0U},
    /* FXIO_FXIO_D5_IN input func */
    {157U, 3U, 0U},
    /* LPSPI1_LPSPI1_SCK_IN input func */
    {238U, 1U, 0U},
    /* LPSPI5_LPSPI5_SCK_IN input func */
    {266U, 2U, 0U},
    /* LPUART0_LPUART0_TX_IN input func */
    {363U, 1U, 0U},
    /* FLEXPWM_0_PWM_0_A_1_IN input func */
    {411U, 1U, 0U},
    /* ETPU_A_ETPU_A_CH_3_IN input func */
    {445U, 1U, 0U},
    /* INMUX settings for pad PORT4:    {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_4_IN input func */
    {20U, 1U, 0U},
    /* FXIO_FXIO_D6_IN input func */
    {158U, 8U, 0U},
    /* JTAG_JTAG_TMS_SWD_DIO_IN input func */
    {186U, 0U, 0U},
    /* INMUX settings for pad PORT5:    {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_5_IN input func */
    {21U, 1U, 0U},
    /* INMUX settings for pad PORT6:    {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* CAN0_CAN0_RX_IN input func */
    {0U, 2U, 0U},
    /* SIUL_EIRQ_6_IN input func */
    {22U, 1U, 0U},
    /* EMIOS_0_EMIOS_0_CH_13_X_IN input func */
    {61U, 5U, 0U},
    /* FXIO_FXIO_D19_IN input func */
    {171U, 4U, 0U},
    /* LPUART3_LPUART3_RX_IN input func */
    {190U, 2U, 0U},
    /* LPSPI1_LPSPI1_PCS1_IN input func */
    {233U, 1U, 0U},
    /* LPSPI3_LPSPI3_PCS1_IN input func */
    {249U, 5U, 0U},
    /* LPUART1_LPUART1_CTS_IN input func */
    {361U, 2U, 0U},
    /* LPUART0_LPUART0_RIN_B_IN input func */
    {375U, 1U, 0U},
    /* FLEXPWM_1_PWM_1_B_0_IN input func */
    {427U, 1U, 0U},
    /* ETPU_A_ETPU_A_CH_18_IN input func */
    {467U, 1U, 0U},
    /* INMUX settings for pad PORT7:    {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_7_IN input func */
    {23U, 1U, 0U},
    /* EMIOS_0_EMIOS_0_CH_11_X_IN input func */
    {59U, 6U, 0U},
    /* FXIO_FXIO_D9_IN input func */
    {161U, 3U, 0U},
    /* LPSPI0_LPSPI0_PCS1_IN input func */
    {222U, 3U, 0U},
    /* LPUART3_LPUART3_TX_IN input func */
    {366U, 1U, 0U},
    /* LPUART0_LPUART0_DCD_B_IN input func */
    {374U, 1U, 0U},
    /* FLEXPWM_1_PWM_1_B_1_IN input func */
    {426U, 1U, 0U},
    /* ETPU_A_ETPU_A_CH_20_IN input func */
    {466U, 1U, 0U},
    /* INMUX settings for pad PORT8:    {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_16_IN input func */
    {32U, 1U, 0U},
    /* FXIO_FXIO_D6_IN input func */
    {158U, 2U, 0U},
    /* LPUART2_LPUART2_RX_IN input func */
    {189U, 3U, 0U},
    /* LPSPI2_LPSPI2_SOUT_IN input func */
    {247U, 1U, 0U},
    /* ETPU_B_ETPU_B_TCRCLK_IN input func */
    {435U, 2U, 0U},
    /* ETPU_B_ETPU_B_CH_0_IN input func */
    {459U, 2U, 0U},
    /* ETPU_A_ETPU_A_CH_5_IN input func */
    {479U, 2U, 0U},
    /* INMUX settings for pad PORT9:    {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_17_IN input func */
    {33U, 1U, 0U},
    /* FXIO_FXIO_D7_IN input func */
    {159U, 2U, 0U},
    /* LPSPI1_LPSPI1_PCS2_IN input func */
    {234U, 3U, 0U},
    /* LPSPI2_LPSPI2_PCS0_IN input func */
    {241U, 1U, 0U},
    /* LPSPI3_LPSPI3_PCS0_IN input func */
    {248U, 3U, 0U},
    /* LPUART2_LPUART2_TX_IN input func */
    {365U, 1U, 0U},
    /* PG_PGOOD_IN input func */
    {440U, 2U, 0U},
    /* ETPU_B_ETPU_B_CH_1_IN input func */
    {480U, 2U, 0U},
    /* ETPU_A_ETPU_A_CH_12_IN input func */
    {481U, 2U, 0U},
    /* INMUX settings for pad PORT10:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_18_IN input func */
    {34U, 1U, 0U},
    /* EMIOS_0_EMIOS_0_CH_12_X_IN input func */
    {60U, 2U, 0U},
    /* FXIO_FXIO_D0_IN input func */
    {152U, 2U, 0U},
    /* INMUX settings for pad PORT14:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_22_IN input func */
    {38U, 1U, 0U},
    /* FXIO_FXIO_D14_IN input func */
    {166U, 4U, 0U},
    /* LPSPI1_LPSPI1_PCS3_IN input func */
    {235U, 2U, 0U},
    /* LPSPI5_LPSPI5_PCS1_IN input func */
    {263U, 2U, 0U},
    /* ETPU_A_ETPU_A_CH_6_IN input func */
    {442U, 3U, 0U},
    /* ETPU_B_ETPU_B_CH_9_IN input func */
    {462U, 3U, 0U},
    /* INMUX settings for pad PORT15:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_23_IN input func */
    {39U, 1U, 0U},
    /* EMIOS_0_EMIOS_0_CH_10_X_IN input func */
    {58U, 2U, 0U},
    /* FXIO_FXIO_D31_IN input func */
    {183U, 1U, 0U},
    /* LPUART2_LPUART2_RX_IN input func */
    {189U, 6U, 0U},
    /* LPSPI0_LPSPI0_PCS3_IN input func */
    {224U, 1U, 0U},
    /* LPSPI2_LPSPI2_PCS3_IN input func */
    {244U, 1U, 0U},
    /* LPSPI5_LPSPI5_PCS0_IN input func */
    {262U, 3U, 0U},
    /* INMUX settings for pad PORT16:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_4_IN input func */
    {20U, 2U, 0U},
    /* EMIOS_0_EMIOS_0_CH_11_X_IN input func */
    {59U, 2U, 0U},
    /* FXIO_FXIO_D30_IN input func */
    {182U, 1U, 0U},
    /* LPSPI0_LPSPI0_PCS4_IN input func */
    {225U, 1U, 0U},
    /* LPSPI1_LPSPI1_PCS2_IN input func */
    {234U, 2U, 0U},
    /* LPSPI4_LPSPI4_PCS3_IN input func */
    {258U, 1U, 0U},
    /* LPUART1_LPUART1_DSR_B_IN input func */
    {378U, 1U, 0U},
    /* INMUX settings for pad PORT17:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* EMIOS_0_EMIOS_0_CH_6_X_IN input func */
    {54U, 2U, 0U},
    /* EMIOS_0_EMIOS_0_CH_10_X_IN input func */
    {58U, 4U, 0U},
    /* FXIO_FXIO_D19_IN input func */
    {171U, 1U, 0U},
    /* LPSPI3_LPSPI3_SOUT_IN input func */
    {254U, 2U, 0U},
    /* LPUART0_LPUART0_TX_IN input func */
    {363U, 6U, 0U},
    /* ETPU_A_ETPU_A_CH_8_IN input func */
    {450U, 1U, 0U},
    /* INMUX settings for pad PORT18:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_0_IN input func */
    {16U, 2U, 0U},
    /* LPSPI1_LPSPI1_SOUT_IN input func */
    {240U, 4U, 0U},
    /* LPUART1_LPUART1_TX_IN input func */
    {364U, 4U, 0U},
    /* TRACE_EVTI_0_IN input func */
    {388U, 2U, 0U},
    /* ETPU_A_ETPU_A_CH_3_IN input func */
    {445U, 3U, 0U},
    /* ETPU_B_ETPU_B_CH_1_IN input func */
    {480U, 3U, 0U},
    /* INMUX settings for pad PORT19:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_1_IN input func */
    {17U, 2U, 0U},
    /* LPUART1_LPUART1_RX_IN input func */
    {188U, 5U, 0U},
    /* LPSPI1_LPSPI1_SCK_IN input func */
    {238U, 3U, 0U},
    /* ETPU_A_ETPU_A_CH_4_IN input func */
    {448U, 3U, 0U},
    /* INMUX settings for pad PORT20:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_2_IN input func */
    {18U, 2U, 0U},
    /* LPSPI1_LPSPI1_SIN_IN input func */
    {239U, 3U, 0U},
    /* PG_PGOOD_IN input func */
    {440U, 1U, 0U},
    /* ETPU_B_ETPU_B_CH_4_IN input func */
    {455U, 2U, 0U},
    /* ETPU_A_ETPU_A_CH_5_IN input func */
    {479U, 3U, 0U},
    /* INMUX settings for pad PORT21:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* ETPU_B_ETPU_B_CH_11_IN input func */
    {511U, 1U, 0U},
    /* SIUL_EIRQ_3_IN input func */
    {19U, 2U, 0U},
    /* EMIOS_0_EMIOS_0_CH_4_X_IN input func */
    {52U, 6U, 0U},
    /* FXIO_FXIO_D0_IN input func */
    {152U, 3U, 0U},
    /* LPSPI1_LPSPI1_PCS0_IN input func */
    {232U, 3U, 0U},
    /* LPSPI2_LPSPI2_PCS2_IN input func */
    {243U, 1U, 0U},
    /* ETPU_A_ETPU_A_CH_1_IN input func */
    {449U, 4U, 0U},
    /* INMUX settings for pad PORT22:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* CAN1_CAN1_RX_IN input func */
    {1U, 3U, 0U},
    /* FXIO_FXIO_D1_IN input func */
    {153U, 3U, 0U},
    /* LPSPI1_LPSPI1_PCS1_IN input func */
    {233U, 3U, 0U},
    /* SYSTEM_SWG_EXT_REF_CLK_IN input func */
    {436U, 1U, 0U},
    /* INMUX settings for pad PORT23:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* ETPU_A_ETPU_A_CH_24_IN input func */
    {504U, 2U, 0U},
    /* FXIO_FXIO_D2_IN input func */
    {154U, 3U, 0U},
    /* LPI2C0_LPI2C0_SCLS_IN input func */
    {213U, 2U, 0U},
    /* ETPU_B_ETPU_B_CH_13_IN input func */
    {453U, 3U, 0U},
    /* INMUX settings for pad PORT24:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* FXIO_FXIO_D3_IN input func */
    {155U, 3U, 0U},
    /* ETPU_B_ETPU_B_CH_8_IN input func */
    {482U, 3U, 0U},
    /* INMUX settings for pad PORT25:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_5_IN input func */
    {21U, 2U, 0U},
    /* EMIOS_0_EMIOS_0_CH_8_X_IN input func */
    {56U, 4U, 0U},
    /* FXIO_FXIO_D2_IN input func */
    {154U, 6U, 0U},
    /* ETPU_B_ETPU_B_CH_9_IN input func */
    {462U, 2U, 0U},
    /* INMUX settings for pad PORT26:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* EMIOS_0_EMIOS_0_CH_9_X_IN input func */
    {57U, 5U, 0U},
    /* EMAC_EMAC_PPS0_IN input func */
    {144U, 3U, 0U},
    /* FXIO_FXIO_D1_IN input func */
    {153U, 7U, 0U},
    /* LPSPI0_LPSPI0_PCS0_IN input func */
    {221U, 3U, 0U},
    /* LPSPI1_LPSPI1_PCS0_IN input func */
    {232U, 5U, 0U},
    /* PG_PGOOD_IN input func */
    {440U, 3U, 0U},
    /* INMUX settings for pad PORT29:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* EMAC_EMAC_PPS2_IN input func */
    {146U, 3U, 0U},
    /* LPSPI1_LPSPI1_SIN_IN input func */
    {239U, 4U, 0U},
    /* EMAC_EMAC_MII_RMII_MDIO_IN input func */
    {291U, 3U, 0U},
    /* LPUART2_LPUART2_TX_IN input func */
    {365U, 5U, 0U},
    /* ZIPWIRE0_LFAST_0_EXT_REF_IN input func */
    {441U, 1U, 0U},
    /* INMUX settings for pad PORT30:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_7_IN input func */
    {23U, 2U, 0U},
    /* EMIOS_0_EMIOS_0_CH_13_X_IN input func */
    {61U, 4U, 0U},
    /* LPUART2_LPUART2_RX_IN input func */
    {189U, 4U, 0U},
    /* LPSPI0_LPSPI0_SOUT_IN input func */
    {231U, 4U, 0U},
    /* LPSPI1_LPSPI1_SOUT_IN input func */
    {240U, 5U, 0U},
    /* INMUX settings for pad PORT31:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* EMIOS_0_EMIOS_0_CH_14_X_IN input func */
    {62U, 4U, 0U},
    /* EMAC_EMAC_PPS0_IN input func */
    {144U, 5U, 0U},
    /* FXIO_FXIO_D0_IN input func */
    {152U, 6U, 0U},
    /* LPSPI0_LPSPI0_PCS1_IN input func */
    {222U, 2U, 0U},
    /* ETPU_B_ETPU_B_CH_28_IN input func */
    {384U, 3U, 0U},
    /* INMUX settings for pad PORT32:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* CAN0_CAN0_RX_IN input func */
    {0U, 3U, 0U},
    /* SIUL_EIRQ_8_IN input func */
    {24U, 1U, 0U},
    /* EMIOS_0_EMIOS_0_CH_3_X_IN input func */
    {51U, 4U, 0U},
    /* FXIO_FXIO_D14_IN input func */
    {166U, 3U, 0U},
    /* LPUART0_LPUART0_RX_IN input func */
    {187U, 2U, 0U},
    /* LPI2C0_LPI2C0_SDAS_IN input func */
    {215U, 1U, 0U},
    /* LPSPI0_LPSPI0_PCS0_IN input func */
    {221U, 1U, 0U},
    /* ETPU_B_ETPU_B_CH_7_IN input func */
    {463U, 1U, 0U},
    /* FLEXPWM_1_PWM_1_X_0_IN input func */
    {486U, 1U, 0U},
    /* INMUX settings for pad PORT33:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_9_IN input func */
    {25U, 1U, 0U},
    /* EMIOS_0_EMIOS_0_CH_7_X_IN input func */
    {55U, 3U, 0U},
    /* LPI2C0_LPI2C0_SCLS_IN input func */
    {213U, 1U, 0U},
    /* LPSPI0_LPSPI0_SOUT_IN input func */
    {231U, 3U, 0U},
    /* HSE_HSE_TAMPER_EXTIN0_IN input func */
    {343U, 1U, 0U},
    /* LPUART0_LPUART0_TX_IN input func */
    {363U, 2U, 0U},
    /* ETPU_B_ETPU_B_CH_9_IN input func */
    {462U, 1U, 0U},
    /* FLEXPWM_1_PWM_1_X_1_IN input func */
    {485U, 1U, 0U},
    /* INMUX settings for pad PORT34:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* CAN4_CAN4_RX_IN input func */
    {4U, 2U, 0U},
    /* SIUL_EIRQ_10_IN input func */
    {26U, 1U, 0U},
    /* EMIOS_0_EMIOS_0_CH_8_X_IN input func */
    {56U, 1U, 0U},
    /* FXIO_FXIO_D18_IN input func */
    {170U, 1U, 0U},
    /* LPUART1_LPUART1_RX_IN input func */
    {188U, 6U, 0U},
    /* LPSPI2_LPSPI2_SIN_IN input func */
    {246U, 2U, 0U},
    /* TRGMUX_TRGMUX_IN3_IN input func */
    {347U, 1U, 0U},
    /* QUADSPI_QUADSPI_INTA_IN input func */
    {437U, 5U, 0U},
    /* MSC0_LPUART_MSC0_RX_IN input func */
    {438U, 1U, 0U},
    /* INMUX settings for pad PORT35:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_11_IN input func */
    {27U, 1U, 0U},
    /* EMIOS_0_EMIOS_0_CH_9_X_IN input func */
    {57U, 2U, 0U},
    /* FXIO_FXIO_D17_IN input func */
    {169U, 1U, 0U},
    /* LPSPI2_LPSPI2_SOUT_IN input func */
    {247U, 2U, 0U},
    /* EMAC_EMAC_MII_RMII_TX_CLK_IN input func */
    {296U, 5U, 0U},
    /* TRGMUX_TRGMUX_IN2_IN input func */
    {346U, 1U, 0U},
    /* LPUART1_LPUART1_TX_IN input func */
    {364U, 6U, 0U},
    /* INMUX settings for pad PORT36:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_12_IN input func */
    {28U, 1U, 0U},
    /* EMIOS_0_EMIOS_0_CH_4_X_IN input func */
    {52U, 1U, 0U},
    /* LPSPI0_LPSPI0_SOUT_IN input func */
    {231U, 2U, 0U},
    /* EMAC_EMAC_MII_RMII_MDIO_IN input func */
    {291U, 1U, 0U},
    /* TRGMUX_TRGMUX_IN1_IN input func */
    {345U, 1U, 0U},
    /* INMUX settings for pad PORT37:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_13_IN input func */
    {29U, 1U, 0U},
    /* EMIOS_0_EMIOS_0_CH_5_X_IN input func */
    {53U, 1U, 0U},
    /* LPSPI0_LPSPI0_PCS0_IN input func */
    {221U, 2U, 0U},
    /* LPSPI0_LPSPI0_PCS1_IN input func */
    {222U, 1U, 0U},
    /* TRGMUX_TRGMUX_IN0_IN input func */
    {344U, 1U, 0U},
    /* INMUX settings for pad PORT40:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_14_IN input func */
    {30U, 1U, 0U},
    /* EMIOS_0_EMIOS_0_CH_15_X_IN input func */
    {63U, 6U, 0U},
    /* FXIO_FXIO_D29_IN input func */
    {181U, 1U, 0U},
    /* LPSPI0_LPSPI0_PCS5_IN input func */
    {226U, 1U, 0U},
    /* LPSPI4_LPSPI4_PCS0_IN input func */
    {255U, 2U, 0U},
    /* LPUART1_LPUART1_DCD_B_IN input func */
    {377U, 1U, 0U},
    /* INMUX settings for pad PORT41:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_15_IN input func */
    {31U, 1U, 0U},
    /* FXIO_FXIO_D28_IN input func */
    {180U, 1U, 0U},
    /* LPUART1_LPUART1_RX_IN input func */
    {188U, 7U, 0U},
    /* LPSPI4_LPSPI4_SOUT_IN input func */
    {261U, 2U, 0U},
    /* LPUART1_LPUART1_RIN_B_IN input func */
    {376U, 1U, 0U},
    /* INMUX settings for pad PORT42:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_24_IN input func */
    {40U, 1U, 0U},
    /* FXIO_FXIO_D27_IN input func */
    {179U, 1U, 0U},
    /* LPSPI4_LPSPI4_SCK_IN input func */
    {259U, 2U, 0U},
    /* LPUART1_LPUART1_TX_IN input func */
    {364U, 7U, 0U},
    /* SYSTEM_SWG_EXT_REF_CLK_IN input func */
    {436U, 3U, 0U},
    /* INMUX settings for pad PORT43:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_25_IN input func */
    {41U, 1U, 0U},
    /* EMIOS_0_EMIOS_0_CH_9_X_IN input func */
    {57U, 4U, 0U},
    /* FXIO_FXIO_D26_IN input func */
    {178U, 1U, 0U},
    /* LPI2C0_LPI2C0_HREQ_IN input func */
    {211U, 1U, 0U},
    /* LPSPI4_LPSPI4_SIN_IN input func */
    {260U, 2U, 0U},
    /* LPUART0_LPUART0_DSR_B_IN input func */
    {373U, 2U, 0U},
    /* ETPU_A_ETPU_A_TCRCLK_IN input func */
    {434U, 3U, 0U},
    /* ETPU_A_ETPU_A_CH_0_IN input func */
    {447U, 1U, 0U},
    /* INMUX settings for pad PORT44:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* FLEXPWM_0_PWM_0_X_0_IN input func */
    {489U, 1U, 0U},
    /* SIUL_EIRQ_26_IN input func */
    {42U, 1U, 0U},
    /* EMIOS_0_EMIOS_0_CH_0_X_IN input func */
    {48U, 1U, 0U},
    /* FXIO_FXIO_D25_IN input func */
    {177U, 1U, 0U},
    /* LPUART0_LPUART0_RX_IN input func */
    {187U, 6U, 0U},
    /* LPSPI3_LPSPI3_PCS3_IN input func */
    {251U, 1U, 0U},
    /* LPUART0_LPUART0_DCD_B_IN input func */
    {374U, 2U, 0U},
    /* ETPU_A_ETPU_A_TCRCLK_IN input func */
    {434U, 2U, 0U},
    /* ETPU_A_ETPU_A_CH_0_IN input func */
    {447U, 2U, 0U},
    /* ETPU_B_ETPU_B_CH_2_IN input func */
    {456U, 1U, 0U},
    /* INMUX settings for pad PORT45:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* FLEXPWM_0_PWM_0_X_1_IN input func */
    {488U, 1U, 0U},
    /* SIUL_EIRQ_27_IN input func */
    {43U, 1U, 0U},
    /* EMIOS_0_EMIOS_0_CH_1_X_IN input func */
    {49U, 2U, 0U},
    /* FXIO_FXIO_D8_IN input func */
    {160U, 3U, 0U},
    /* FXIO_FXIO_D24_IN input func */
    {176U, 1U, 0U},
    /* LPSPI3_LPSPI3_PCS2_IN input func */
    {250U, 1U, 0U},
    /* LPUART0_LPUART0_TX_IN input func */
    {363U, 7U, 0U},
    /* LPUART0_LPUART0_RIN_B_IN input func */
    {375U, 2U, 0U},
    /* MSC0_LPUART_MSC0_RX_IN input func */
    {438U, 4U, 0U},
    /* ETPU_A_ETPU_A_CH_1_IN input func */
    {449U, 2U, 0U},
    /* ETPU_B_ETPU_B_CH_4_IN input func */
    {455U, 1U, 0U},
    /* INMUX settings for pad PORT46:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_28_IN input func */
    {44U, 1U, 0U},
    /* EMIOS_0_EMIOS_0_CH_2_X_IN input func */
    {50U, 3U, 0U},
    /* FXIO_FXIO_D23_IN input func */
    {175U, 1U, 0U},
    /* LPUART3_LPUART3_RX_IN input func */
    {190U, 5U, 0U},
    /* LPSPI1_LPSPI1_SCK_IN input func */
    {238U, 2U, 0U},
    /* ETPU_A_ETPU_A_CH_3_IN input func */
    {445U, 2U, 0U},
    /* ETPU_A_ETPU_A_CH_9_IN input func */
    {454U, 1U, 0U},
    /* FLEXPWM_0_PWM_0_X_3_IN input func */
    {487U, 1U, 0U},
    /* INMUX settings for pad PORT47:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* FLEXPWM_0_PWM_0_FAULT_0_IN input func */
    {494U, 1U, 0U},
    /* SIUL_EIRQ_29_IN input func */
    {45U, 1U, 0U},
    /* EMIOS_0_EMIOS_0_CH_3_X_IN input func */
    {51U, 1U, 0U},
    /* FXIO_FXIO_D22_IN input func */
    {174U, 1U, 0U},
    /* LPSPI1_LPSPI1_SIN_IN input func */
    {239U, 1U, 0U},
    /* TRGMUX_TRGMUX_IN0_IN input func */
    {344U, 2U, 0U},
    /* LPUART3_LPUART3_TX_IN input func */
    {366U, 5U, 0U},
    /* ETPU_A_ETPU_A_CH_4_IN input func */
    {448U, 2U, 0U},
    /* ETPU_B_ETPU_B_CH_13_IN input func */
    {453U, 1U, 0U},
    /* INMUX settings for pad PORT48:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* FLEXPWM_0_PWM_0_FAULT_1_IN input func */
    {493U, 1U, 0U},
    /* SIUL_EIRQ_30_IN input func */
    {46U, 1U, 0U},
    /* EMIOS_0_EMIOS_0_CH_4_X_IN input func */
    {52U, 2U, 0U},
    /* FXIO_FXIO_D21_IN input func */
    {173U, 1U, 0U},
    /* LPSPI1_LPSPI1_SOUT_IN input func */
    {240U, 2U, 0U},
    /* TRGMUX_TRGMUX_IN1_IN input func */
    {345U, 2U, 0U},
    /* LPUART0_LPUART0_TX_IN input func */
    {363U, 8U, 0U},
    /* ETPU_A_ETPU_A_CH_10_IN input func */
    {444U, 2U, 0U},
    /* ETPU_B_ETPU_B_CH_14_IN input func */
    {452U, 1U, 0U},
    /* ETPU_B_ETPU_B_CH_1_IN input func */
    {480U, 1U, 0U},
    /* INMUX settings for pad PORT49:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* FLEXPWM_0_PWM_0_FAULT_3_IN input func */
    {492U, 1U, 0U},
    /* SIUL_EIRQ_31_IN input func */
    {47U, 1U, 0U},
    /* EMIOS_0_EMIOS_0_CH_5_X_IN input func */
    {53U, 2U, 0U},
    /* FXIO_FXIO_D20_IN input func */
    {172U, 1U, 0U},
    /* LPUART0_LPUART0_RX_IN input func */
    {187U, 7U, 0U},
    /* LPSPI1_LPSPI1_PCS3_IN input func */
    {235U, 1U, 0U},
    /* LPSPI3_LPSPI3_PCS0_IN input func */
    {248U, 2U, 0U},
    /* TRGMUX_TRGMUX_IN3_IN input func */
    {347U, 2U, 0U},
    /* FLEXPWM_0_PWM_0_EXT_CLK_IN input func */
    {417U, 1U, 0U},
    /* ETPU_B_ETPU_B_CH_16_IN input func */
    {451U, 1U, 0U},
    /* ETPU_A_ETPU_A_CH_7_IN input func */
    {458U, 2U, 0U},
    /* ETPU_A_ETPU_A_CH_5_IN input func */
    {479U, 1U, 0U},
    /* INMUX settings for pad PORT50:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* EMIOS_0_EMIOS_0_CH_15_X_IN input func */
    {63U, 4U, 0U},
    /* FXIO_FXIO_D1_IN input func */
    {153U, 6U, 0U},
    /* LPSPI1_LPSPI1_PCS1_IN input func */
    {233U, 2U, 0U},
    /* LPSPI5_LPSPI5_PCS2_IN input func */
    {264U, 2U, 0U},
    /* EMAC_EMAC_MII_RMII_RX_DV_RGMII_RXCTL_IN input func */
    {292U, 4U, 0U},
    /* ETPU_B_ETPU_B_CH_29_IN input func */
    {385U, 3U, 0U},
    /* INMUX settings for pad PORT51:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* EMIOS_0_EMIOS_0_CH_15_X_IN input func */
    {63U, 5U, 0U},
    /* EMAC_EMAC_PPS0_IN input func */
    {144U, 4U, 0U},
    /* FXIO_FXIO_D2_IN input func */
    {154U, 5U, 0U},
    /* INMUX settings for pad PORT52:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* ETPU_A_ETPU_A_CH_24_IN input func */
    {504U, 1U, 0U},
    /* FXIO_FXIO_D3_IN input func */
    {155U, 5U, 0U},
    /* LPSPI5_LPSPI5_PCS3_IN input func */
    {265U, 2U, 0U},
    /* QUADSPI_QUADSPI_INTA_IN input func */
    {437U, 1U, 0U},
    /* ETPU_B_ETPU_B_CH_13_IN input func */
    {453U, 2U, 0U},
    /* INMUX settings for pad PORT53:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* ETPU_A_ETPU_A_CH_25_IN input func */
    {505U, 1U, 0U},
    /* SIUL_EIRQ_8_IN input func */
    {24U, 2U, 0U},
    /* EMIOS_0_EMIOS_0_CH_17_X_IN input func */
    {65U, 4U, 0U},
    /* FXIO_FXIO_D4_IN input func */
    {156U, 5U, 0U},
    /* ETPU_B_ETPU_B_CH_14_IN input func */
    {452U, 2U, 0U},
    /* INMUX settings for pad PORT54:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_9_IN input func */
    {25U, 2U, 0U},
    /* FXIO_FXIO_D15_IN input func */
    {167U, 5U, 0U},
    /* LPSPI3_LPSPI3_PCS1_IN input func */
    {249U, 4U, 0U},
    /* EMAC_EMAC_MII_CRS_IN input func */
    {290U, 1U, 0U},
    /* LPUART1_LPUART1_TX_IN input func */
    {364U, 5U, 0U},
    /* INMUX settings for pad PORT55:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* ETPU_A_ETPU_A_CH_30_IN input func */
    {506U, 1U, 0U},
    /* CAN1_CAN1_RX_IN input func */
    {1U, 4U, 0U},
    /* SIUL_EIRQ_10_IN input func */
    {26U, 2U, 0U},
    /* EMIOS_0_EMIOS_0_CH_19_X_IN input func */
    {67U, 6U, 0U},
    /* FXIO_FXIO_D4_IN input func */
    {156U, 6U, 0U},
    /* LPUART1_LPUART1_RX_IN input func */
    {188U, 4U, 0U},
    /* EMAC_EMAC_MII_COL_IN input func */
    {289U, 1U, 0U},
    /* EMAC_EMAC_MII_RMII_RXD_0_IN input func */
    {294U, 5U, 0U},
    /* EMAC_EMAC_MII_RMII_RXD_1_IN input func */
    {295U, 5U, 0U},
    /* EMAC_EMAC_MII_RXD2_IN input func */
    {301U, 5U, 0U},
    /* ETPU_B_ETPU_B_CH_20_IN input func */
    {471U, 2U, 0U},
    /* INMUX settings for pad PORT56:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_11_IN input func */
    {27U, 2U, 0U},
    /* FXIO_FXIO_D5_IN input func */
    {157U, 6U, 0U},
    /* LPSPI2_LPSPI2_PCS2_IN input func */
    {243U, 5U, 0U},
    /* EMAC_EMAC_MII_RMII_RXD_1_IN input func */
    {295U, 4U, 0U},
    /* EMAC_EMAC_MII_RXD2_IN input func */
    {301U, 4U, 0U},
    /* EMAC_EMAC_MII_RXD3_IN input func */
    {302U, 3U, 0U},
    /* INMUX settings for pad PORT57:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* ETPU_A_ETPU_A_CH_31_IN input func */
    {507U, 1U, 0U},
    /* SIUL_EIRQ_12_IN input func */
    {28U, 2U, 0U},
    /* FXIO_FXIO_D6_IN input func */
    {158U, 5U, 0U},
    /* LPSPI2_LPSPI2_PCS0_IN input func */
    {241U, 4U, 0U},
    /* EMAC_EMAC_MII_COL_IN input func */
    {289U, 3U, 0U},
    /* EMAC_EMAC_MII_RMII_RX_ER_IN input func */
    {293U, 3U, 0U},
    /* ETPU_B_ETPU_B_CH_21_IN input func */
    {470U, 2U, 0U},
    /* INMUX settings for pad PORT58:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_13_IN input func */
    {29U, 2U, 0U},
    /* FXIO_FXIO_D7_IN input func */
    {159U, 6U, 0U},
    /* LPSPI2_LPSPI2_PCS3_IN input func */
    {244U, 5U, 0U},
    /* EMAC_EMAC_MII_RX_CLK_IN input func */
    {300U, 5U, 0U},
    /* QUADSPI_QUADSPI_INTA_IN input func */
    {437U, 8U, 0U},
    /* INMUX settings for pad PORT59:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* EMIOS_0_EMIOS_0_CH_23_X_IN input func */
    {71U, 3U, 0U},
    /* FXIO_FXIO_D8_IN input func */
    {160U, 2U, 0U},
    /* LPSPI2_LPSPI2_SOUT_IN input func */
    {247U, 3U, 0U},
    /* EMAC_EMAC_MII_COL_IN input func */
    {289U, 4U, 0U},
    /* EMAC_EMAC_MII_CRS_IN input func */
    {290U, 3U, 0U},
    /* LPUART1_LPUART1_TX_IN input func */
    {364U, 8U, 0U},
    /* QUADSPI_QUADSPI_INTA_IN input func */
    {437U, 2U, 0U},
    /* INMUX settings for pad PORT60:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_14_IN input func */
    {30U, 2U, 0U},
    /* EMAC_EMAC_PPS3_IN input func */
    {147U, 2U, 0U},
    /* FXIO_FXIO_D9_IN input func */
    {161U, 2U, 0U},
    /* LPUART1_LPUART1_RX_IN input func */
    {188U, 8U, 0U},
    /* LPSPI2_LPSPI2_SIN_IN input func */
    {246U, 3U, 0U},
    /* INMUX settings for pad PORT61:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* CAN4_CAN4_RX_IN input func */
    {4U, 6U, 0U},
    /* FXIO_FXIO_D10_IN input func */
    {162U, 2U, 0U},
    /* LPSPI2_LPSPI2_SCK_IN input func */
    {245U, 3U, 0U},
    /* LPUART2_LPUART2_TX_IN input func */
    {365U, 7U, 0U},
    /* INMUX settings for pad PORT64:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_0_IN input func */
    {16U, 3U, 0U},
    /* EMIOS_0_EMIOS_0_CH_0_X_IN input func */
    {48U, 3U, 0U},
    /* EMIOS_0_EMIOS_0_CH_14_X_IN input func */
    {62U, 2U, 0U},
    /* EMAC_EMAC_MII_RMII_RXD_0_IN input func */
    {294U, 2U, 0U},
    /* EMAC_EMAC_MII_RMII_RXD_1_IN input func */
    {295U, 1U, 0U},
    /* EMAC_EMAC_MII_RMII_TX_CLK_IN input func */
    {296U, 4U, 0U},
    /* EMAC_EMAC_MII_RX_CLK_IN input func */
    {300U, 4U, 0U},
    /* ETPU_B_ETPU_B_CH_26_IN input func */
    {382U, 1U, 0U},
    /* QUADSPI_QUADSPI_IOFA4_IN input func */
    {419U, 1U, 0U},
    /* ETPU_A_ETPU_A_CH_18_IN input func */
    {467U, 2U, 0U},
    /* INMUX settings for pad PORT65:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* CAN3_CAN3_RX_IN input func */
    {3U, 2U, 0U},
    /* SIUL_EIRQ_1_IN input func */
    {17U, 3U, 0U},
    /* EMIOS_0_EMIOS_0_CH_1_X_IN input func */
    {49U, 1U, 0U},
    /* EMIOS_0_EMIOS_0_CH_15_X_IN input func */
    {63U, 1U, 0U},
    /* FXIO_FXIO_D5_IN input func */
    {157U, 7U, 0U},
    /* EMAC_EMAC_MII_RMII_RXD_0_IN input func */
    {294U, 1U, 0U},
    /* EMAC_EMAC_MII_RMII_RXD_1_IN input func */
    {295U, 2U, 0U},
    /* EMAC_EMAC_MII_RX_CLK_IN input func */
    {300U, 3U, 0U},
    /* QUADSPI_QUADSPI_DQSFA_IN input func */
    {423U, 1U, 0U},
    /* INMUX settings for pad PORT66:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* CAN0_CAN0_RX_IN input func */
    {0U, 1U, 0U},
    /* SIUL_EIRQ_2_IN input func */
    {18U, 3U, 0U},
    /* EMIOS_0_EMIOS_0_CH_2_X_IN input func */
    {50U, 2U, 0U},
    /* LPUART0_LPUART0_RX_IN input func */
    {187U, 3U, 0U},
    /* LPSPI0_LPSPI0_PCS2_IN input func */
    {223U, 2U, 0U},
    /* LPSPI3_LPSPI3_PCS2_IN input func */
    {250U, 4U, 0U},
    /* QUADSPI_QUADSPI_IOFA3_IN input func */
    {308U, 1U, 0U},
    /* INMUX settings for pad PORT67:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_3_IN input func */
    {19U, 3U, 0U},
    /* EMIOS_0_EMIOS_0_CH_3_X_IN input func */
    {51U, 3U, 0U},
    /* LPUART0_LPUART0_TX_IN input func */
    {363U, 3U, 0U},
    /* INMUX settings for pad PORT68:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_4_IN input func */
    {20U, 3U, 0U},
    /* EMIOS_0_EMIOS_0_CH_8_X_IN input func */
    {56U, 2U, 0U},
    /* FXIO_FXIO_D5_IN input func */
    {157U, 8U, 0U},
    /* JTAG_JTAG_TCK_SWD_CLK_IN input func */
    {184U, 0U, 0U},
    /* INMUX settings for pad PORT69:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_5_IN input func */
    {21U, 3U, 0U},
    /* EMIOS_0_EMIOS_0_CH_16_X_IN input func */
    {64U, 2U, 0U},
    /* FXIO_FXIO_D4_IN input func */
    {156U, 7U, 0U},
    /* JTAG_JTAG_TDI_IN input func */
    {185U, 0U, 0U},
    /* LPI2C1_LPI2C1_HREQ_IN input func */
    {216U, 2U, 0U},
    /* INMUX settings for pad PORT70:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* CAN2_CAN2_RX_IN input func */
    {2U, 6U, 0U},
    /* SIUL_EIRQ_6_IN input func */
    {22U, 3U, 0U},
    /* FXIO_FXIO_D11_IN input func */
    {163U, 3U, 0U},
    /* LPUART1_LPUART1_RX_IN input func */
    {188U, 1U, 0U},
    /* LPSPI0_LPSPI0_PCS1_IN input func */
    {222U, 4U, 0U},
    /* LPSPI1_LPSPI1_PCS1_IN input func */
    {233U, 4U, 0U},
    /* INMUX settings for pad PORT71:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_7_IN input func */
    {23U, 3U, 0U},
    /* FXIO_FXIO_D10_IN input func */
    {162U, 3U, 0U},
    /* LPI2C0_LPI2C0_HREQ_IN input func */
    {211U, 2U, 0U},
    /* LPI2C1_LPI2C1_SCL_IN input func */
    {217U, 1U, 0U},
    /* LPSPI0_LPSPI0_PCS0_IN input func */
    {221U, 6U, 0U},
    /* INMUX settings for pad PORT72:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_16_IN input func */
    {32U, 2U, 0U},
    /* EMIOS_0_EMIOS_0_CH_9_X_IN input func */
    {57U, 7U, 0U},
    /* FXIO_FXIO_D12_IN input func */
    {164U, 3U, 0U},
    /* LPUART1_LPUART1_RX_IN input func */
    {188U, 2U, 0U},
    /* LPI2C0_LPI2C0_SCL_IN input func */
    {212U, 1U, 0U},
    /* LPSPI0_LPSPI0_SCK_IN input func */
    {229U, 1U, 0U},
    /* LPUART0_LPUART0_CTS_IN input func */
    {360U, 2U, 0U},
    /* FLEXPWM_1_PWM_1_B_2_IN input func */
    {425U, 1U, 0U},
    /* ETPU_A_ETPU_A_CH_22_IN input func */
    {465U, 1U, 0U},
    /* INMUX settings for pad PORT73:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* CAN1_CAN1_RX_IN input func */
    {1U, 1U, 0U},
    /* SIUL_EIRQ_17_IN input func */
    {33U, 2U, 0U},
    /* EMIOS_0_EMIOS_0_CH_8_X_IN input func */
    {56U, 5U, 0U},
    /* FXIO_FXIO_D13_IN input func */
    {165U, 3U, 0U},
    /* LPI2C0_LPI2C0_SDA_IN input func */
    {214U, 1U, 0U},
    /* LPSPI0_LPSPI0_SIN_IN input func */
    {230U, 2U, 0U},
    /* LPUART1_LPUART1_TX_IN input func */
    {364U, 2U, 0U},
    /* FLEXPWM_1_PWM_1_A_3_IN input func */
    {424U, 1U, 0U},
    /* MSC0_LPUART_MSC0_RX_IN input func */
    {438U, 3U, 0U},
    /* ETPU_A_ETPU_A_CH_13_IN input func */
    {464U, 1U, 0U},
    /* INMUX settings for pad PORT74:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_18_IN input func */
    {34U, 2U, 0U},
    /* EMIOS_0_EMIOS_0_CH_6_X_IN input func */
    {54U, 4U, 0U},
    /* FXIO_FXIO_D18_IN input func */
    {170U, 5U, 0U},
    /* LPSPI2_LPSPI2_PCS1_IN input func */
    {242U, 3U, 0U},
    /* LPSPI4_LPSPI4_PCS0_IN input func */
    {255U, 1U, 0U},
    /* LPUART3_LPUART3_TX_IN input func */
    {366U, 6U, 0U},
    /* LPUART0_LPUART0_DSR_B_IN input func */
    {373U, 1U, 0U},
    /* MSC0_DSPI_MSC0_SIN_IN input func */
    {403U, 1U, 0U},
    /* ETPU_A_ETPU_A_CH_23_IN input func */
    {461U, 1U, 0U},
    /* ETPU_B_ETPU_B_CH_5_IN input func */
    {474U, 2U, 0U},
    /* FLEXPWM_1_PWM_1_X_3_IN input func */
    {484U, 1U, 0U},
    /* INMUX settings for pad PORT75:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* FLEXPWM_1_PWM_1_FAULT_1_IN input func */
    {496U, 1U, 0U},
    /* CAN5_CAN5_RX_IN input func */
    {5U, 2U, 0U},
    /* SIUL_EIRQ_19_IN input func */
    {35U, 2U, 0U},
    /* FXIO_FXIO_D15_IN input func */
    {167U, 3U, 0U},
    /* FXIO_FXIO_D19_IN input func */
    {171U, 3U, 0U},
    /* LPUART3_LPUART3_RX_IN input func */
    {190U, 6U, 0U},
    /* LPSPI4_LPSPI4_SOUT_IN input func */
    {261U, 1U, 0U},
    /* TRGMUX_TRGMUX_IN5_IN input func */
    {349U, 2U, 0U},
    /* ETPU_B_ETPU_B_CH_19_IN input func */
    {460U, 1U, 0U},
    /* ETPU_B_ETPU_B_CH_6_IN input func */
    {478U, 1U, 0U},
    /* INMUX settings for pad PORT76:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_20_IN input func */
    {36U, 2U, 0U},
    /* EMIOS_0_EMIOS_0_CH_22_X_IN input func */
    {70U, 2U, 0U},
    /* FXIO_FXIO_D19_IN input func */
    {171U, 5U, 0U},
    /* LPUART2_LPUART2_RX_IN input func */
    {189U, 7U, 0U},
    /* LPSPI2_LPSPI2_PCS1_IN input func */
    {242U, 4U, 0U},
    /* EMAC_EMAC_MII_CRS_IN input func */
    {290U, 4U, 0U},
    /* EMAC_EMAC_MII_RMII_RX_ER_IN input func */
    {293U, 4U, 0U},
    /* INMUX settings for pad PORT77:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_21_IN input func */
    {37U, 2U, 0U},
    /* EMIOS_0_EMIOS_0_CH_23_X_IN input func */
    {71U, 1U, 0U},
    /* FXIO_FXIO_D16_IN input func */
    {168U, 3U, 0U},
    /* LPSPI2_LPSPI2_PCS2_IN input func */
    {243U, 4U, 0U},
    /* EMAC_EMAC_MII_COL_IN input func */
    {289U, 5U, 0U},
    /* EMAC_EMAC_MII_RMII_RX_DV_RGMII_RXCTL_IN input func */
    {292U, 5U, 0U},
    /* LPUART2_LPUART2_TX_IN input func */
    {365U, 8U, 0U},
    /* QUADSPI_QUADSPI_INTA_IN input func */
    {437U, 3U, 0U},
    /* INMUX settings for pad PORT78:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* CAN2_CAN2_RX_IN input func */
    {2U, 2U, 0U},
    /* SIUL_EIRQ_22_IN input func */
    {38U, 2U, 0U},
    /* EMIOS_0_EMIOS_0_CH_10_X_IN input func */
    {58U, 1U, 0U},
    /* FXIO_FXIO_D16_IN input func */
    {168U, 1U, 0U},
    /* LPSPI2_LPSPI2_PCS0_IN input func */
    {241U, 2U, 0U},
    /* EMAC_EMAC_MII_COL_IN input func */
    {289U, 2U, 0U},
    /* EMAC_EMAC_MII_RMII_RX_ER_IN input func */
    {293U, 2U, 0U},
    /* EMAC_EMAC_MII_RMII_RXD_0_IN input func */
    {294U, 4U, 0U},
    /* EMAC_EMAC_MII_RXD2_IN input func */
    {301U, 3U, 0U},
    /* EMAC_EMAC_MII_RXD3_IN input func */
    {302U, 2U, 0U},
    /* INMUX settings for pad PORT79:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_23_IN input func */
    {39U, 2U, 0U},
    /* EMIOS_0_EMIOS_0_CH_11_X_IN input func */
    {59U, 1U, 0U},
    /* FXIO_FXIO_D18_IN input func */
    {170U, 6U, 0U},
    /* LPI2C1_LPI2C1_SCL_IN input func */
    {217U, 6U, 0U},
    /* LPSPI2_LPSPI2_SCK_IN input func */
    {245U, 2U, 0U},
    /* EMAC_EMAC_MII_CRS_IN input func */
    {290U, 2U, 0U},
    /* EMAC_EMAC_MII_RMII_RX_DV_RGMII_RXCTL_IN input func */
    {292U, 2U, 0U},
    /* EMAC_EMAC_MII_RMII_RXD_0_IN input func */
    {294U, 6U, 0U},
    /* EMAC_EMAC_MII_RMII_RXD_1_IN input func */
    {295U, 6U, 0U},
    /* EMAC_EMAC_MII_RXD2_IN input func */
    {301U, 2U, 0U},
    /* EMAC_EMAC_MII_RXD3_IN input func */
    {302U, 4U, 0U},
    /* LPUART2_LPUART2_TX_IN input func */
    {365U, 2U, 0U},
    /* INMUX settings for pad PORT80:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* CAN2_CAN2_RX_IN input func */
    {2U, 1U, 0U},
    /* EMIOS_0_EMIOS_0_CH_9_X_IN input func */
    {57U, 6U, 0U},
    /* FXIO_FXIO_D15_IN input func */
    {167U, 1U, 0U},
    /* LPUART2_LPUART2_RX_IN input func */
    {189U, 5U, 0U},
    /* LPI2C1_LPI2C1_SDA_IN input func */
    {219U, 5U, 0U},
    /* LPI2C1_LPI2C1_SDAS_IN input func */
    {220U, 1U, 0U},
    /* LPSPI3_LPSPI3_SIN_IN input func */
    {253U, 3U, 0U},
    /* EMAC_EMAC_MII_RMII_RX_ER_IN input func */
    {293U, 1U, 0U},
    /* EMAC_EMAC_MII_RX_CLK_IN input func */
    {300U, 6U, 0U},
    /* INMUX settings for pad PORT81:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* ETPU_A_ETPU_A_CH_29_IN input func */
    {503U, 1U, 0U},
    /* FXIO_FXIO_D2_IN input func */
    {154U, 10U, 0U},
    /* FXIO_FXIO_D14_IN input func */
    {166U, 1U, 0U},
    /* LPI2C1_LPI2C1_SCLS_IN input func */
    {218U, 2U, 0U},
    /* LPSPI3_LPSPI3_SCK_IN input func */
    {252U, 3U, 0U},
    /* EMAC_EMAC_MII_RMII_RX_DV_RGMII_RXCTL_IN input func */
    {292U, 1U, 0U},
    /* QUADSPI_QUADSPI_IOFA7_IN input func */
    {422U, 1U, 0U},
    /* ETPU_B_ETPU_B_CH_19_IN input func */
    {460U, 2U, 0U},
    /* INMUX settings for pad PORT82:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* FXIO_FXIO_D6_IN input func */
    {158U, 9U, 0U},
    /* FXIO_FXIO_D12_IN input func */
    {164U, 2U, 0U},
    /* LPUART2_LPUART2_RX_IN input func */
    {189U, 8U, 0U},
    /* LPSPI2_LPSPI2_PCS3_IN input func */
    {244U, 4U, 0U},
    /* INMUX settings for pad PORT83:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* FXIO_FXIO_D13_IN input func */
    {165U, 2U, 0U},
    /* LPSPI2_LPSPI2_PCS1_IN input func */
    {242U, 2U, 0U},
    /* EMAC_EMAC_MII_RMII_TX_CLK_IN input func */
    {296U, 6U, 0U},
    /* LPUART3_LPUART3_TX_IN input func */
    {366U, 7U, 0U},
    /* INMUX settings for pad PORT84:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_16_IN input func */
    {32U, 3U, 0U},
    /* EMAC_EMAC_PPS0_IN input func */
    {144U, 6U, 0U},
    /* FXIO_FXIO_D14_IN input func */
    {166U, 2U, 0U},
    /* LPUART3_LPUART3_RX_IN input func */
    {190U, 7U, 0U},
    /* ETPU_B_ETPU_B_CH_30_IN input func */
    {386U, 1U, 0U},
    /* TRACE_EVTI_1_IN input func */
    {389U, 2U, 0U},
    /* QUADSPI_QUADSPI_INTA_IN input func */
    {437U, 6U, 0U},
    /* ETPU_A_ETPU_A_CH_22_IN input func */
    {465U, 2U, 0U},
    /* INMUX settings for pad PORT85:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_17_IN input func */
    {33U, 3U, 0U},
    /* EMAC_EMAC_PPS1_IN input func */
    {145U, 4U, 0U},
    /* FXIO_FXIO_D15_IN input func */
    {167U, 2U, 0U},
    /* ETPU_B_ETPU_B_CH_31_IN input func */
    {387U, 1U, 0U},
    /* ETPU_A_ETPU_A_CH_23_IN input func */
    {461U, 2U, 0U},
    /* INMUX settings for pad PORT87:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* CAN0_CAN0_RX_IN input func */
    {0U, 6U, 0U},
    /* SIUL_EIRQ_18_IN input func */
    {34U, 3U, 0U},
    /* EMIOS_0_EMIOS_0_CH_12_X_IN input func */
    {60U, 4U, 0U},
    /* FXIO_FXIO_D16_IN input func */
    {168U, 2U, 0U},
    /* LPSPI4_LPSPI4_PCS2_IN input func */
    {257U, 4U, 0U},
    /* QUADSPI_QUADSPI_INTA_IN input func */
    {437U, 7U, 0U},
    /* ETPU_A_ETPU_A_CH_15_IN input func */
    {469U, 1U, 0U},
    /* INMUX settings for pad PORT88:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* FLEXPWM_1_PWM_1_FAULT_3_IN input func */
    {497U, 1U, 0U},
    /* SIUL_EIRQ_19_IN input func */
    {35U, 3U, 0U},
    /* FXIO_FXIO_D17_IN input func */
    {169U, 2U, 0U},
    /* LPSPI4_LPSPI4_PCS3_IN input func */
    {258U, 4U, 0U},
    /* TRGMUX_TRGMUX_IN7_IN input func */
    {351U, 2U, 0U},
    /* FLEXPWM_1_PWM_1_EXT_CLK_IN input func */
    {432U, 1U, 0U},
    /* ETPU_B_ETPU_B_CH_21_IN input func */
    {470U, 1U, 0U},
    /* ETPU_A_ETPU_A_CH_12_IN input func */
    {481U, 1U, 0U},
    /* INMUX settings for pad PORT89:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* FLEXPWM_1_PWM_1_FAULT_2_IN input func */
    {498U, 1U, 0U},
    /* CAN1_CAN1_RX_IN input func */
    {1U, 6U, 0U},
    /* SIUL_EIRQ_20_IN input func */
    {36U, 3U, 0U},
    /* FXIO_FXIO_D18_IN input func */
    {170U, 2U, 0U},
    /* LPSPI4_LPSPI4_PCS1_IN input func */
    {256U, 4U, 0U},
    /* TRGMUX_TRGMUX_IN6_IN input func */
    {350U, 2U, 0U},
    /* FLEXPWM_1_PWM_1_EXT_FORCE_IN input func */
    {433U, 1U, 0U},
    /* ETPU_B_ETPU_B_CH_20_IN input func */
    {471U, 1U, 0U},
    /* ETPU_B_ETPU_B_CH_8_IN input func */
    {482U, 1U, 0U},
    /* INMUX settings for pad PORT90:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* FLEXPWM_1_PWM_1_FAULT_0_IN input func */
    {499U, 1U, 0U},
    /* CAN5_CAN5_RX_IN input func */
    {5U, 5U, 0U},
    /* SIUL_EIRQ_21_IN input func */
    {37U, 3U, 0U},
    /* EMIOS_0_EMIOS_0_CH_5_X_IN input func */
    {53U, 6U, 0U},
    /* FXIO_FXIO_D19_IN input func */
    {171U, 2U, 0U},
    /* LPSPI4_LPSPI4_SIN_IN input func */
    {260U, 1U, 0U},
    /* TRGMUX_TRGMUX_IN4_IN input func */
    {348U, 2U, 0U},
    /* ETPU_B_ETPU_B_CH_18_IN input func */
    {472U, 1U, 0U},
    /* INMUX settings for pad PORT91:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* FLEXPWM_1_PWM_1_X_2_IN input func */
    {490U, 1U, 0U},
    /* SIUL_EIRQ_22_IN input func */
    {38U, 3U, 0U},
    /* FXIO_FXIO_D20_IN input func */
    {172U, 2U, 0U},
    /* LPI2C0_LPI2C0_HREQ_IN input func */
    {211U, 3U, 0U},
    /* LPSPI4_LPSPI4_SCK_IN input func */
    {259U, 1U, 0U},
    /* ETPU_A_ETPU_A_CH_14_IN input func */
    {473U, 1U, 0U},
    /* INMUX settings for pad PORT92:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* FXIO_FXIO_D2_IN input func */
    {154U, 7U, 0U},
    /* FXIO_FXIO_D21_IN input func */
    {173U, 2U, 0U},
    /* LPI2C1_LPI2C1_SCL_IN input func */
    {217U, 4U, 0U},
    /* LPUART1_LPUART1_RIN_B_IN input func */
    {376U, 2U, 0U},
    /* FLEXPWM_1_PWM_1_B_3_IN input func */
    {428U, 1U, 0U},
    /* ETPU_B_ETPU_B_CH_5_IN input func */
    {474U, 1U, 0U},
    /* INMUX settings for pad PORT93:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* CAN3_CAN3_RX_IN input func */
    {3U, 3U, 0U},
    /* SIUL_EIRQ_23_IN input func */
    {39U, 3U, 0U},
    /* EMIOS_0_EMIOS_0_CH_10_X_IN input func */
    {58U, 5U, 0U},
    /* FXIO_FXIO_D3_IN input func */
    {155U, 6U, 0U},
    /* FXIO_FXIO_D22_IN input func */
    {174U, 2U, 0U},
    /* LPI2C1_LPI2C1_SDA_IN input func */
    {219U, 3U, 0U},
    /* LPUART1_LPUART1_DCD_B_IN input func */
    {377U, 2U, 0U},
    /* FLEXPWM_1_PWM_1_A_2_IN input func */
    {429U, 1U, 0U},
    /* ETPU_A_ETPU_A_CH_21_IN input func */
    {475U, 1U, 0U},
    /* INMUX settings for pad PORT94:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* FXIO_FXIO_D0_IN input func */
    {152U, 4U, 0U},
    /* FXIO_FXIO_D23_IN input func */
    {175U, 2U, 0U},
    /* LPUART1_LPUART1_DSR_B_IN input func */
    {378U, 2U, 0U},
    /* FLEXPWM_1_PWM_1_A_1_IN input func */
    {430U, 1U, 0U},
    /* ETPU_A_ETPU_A_CH_19_IN input func */
    {476U, 1U, 0U},
    /* INMUX settings for pad PORT95:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* CAN4_CAN4_RX_IN input func */
    {4U, 3U, 0U},
    /* EMIOS_0_EMIOS_0_CH_14_X_IN input func */
    {62U, 5U, 0U},
    /* FXIO_FXIO_D1_IN input func */
    {153U, 4U, 0U},
    /* FXIO_FXIO_D24_IN input func */
    {176U, 2U, 0U},
    /* FLEXPWM_1_PWM_1_A_0_IN input func */
    {431U, 1U, 0U},
    /* ETPU_A_ETPU_A_CH_17_IN input func */
    {477U, 1U, 0U},
    /* INMUX settings for pad PORT96:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* ETPU_B_ETPU_B_CH_17_IN input func */
    {510U, 1U, 0U},
    /* SIUL_EIRQ_8_IN input func */
    {24U, 3U, 0U},
    /* EMIOS_0_EMIOS_0_CH_2_X_IN input func */
    {50U, 1U, 0U},
    /* EMIOS_0_EMIOS_0_CH_16_X_IN input func */
    {64U, 1U, 0U},
    /* FXIO_FXIO_D0_IN input func */
    {152U, 1U, 0U},
    /* LPUART1_LPUART1_RX_IN input func */
    {188U, 9U, 0U},
    /* LPSPI3_LPSPI3_SOUT_IN input func */
    {254U, 1U, 0U},
    /* LPUART0_LPUART0_CTS_IN input func */
    {360U, 3U, 0U},
    /* ETPU_A_ETPU_A_CH_7_IN input func */
    {458U, 3U, 0U},
    /* INMUX settings for pad PORT97:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* ETPU_B_ETPU_B_CH_12_IN input func */
    {509U, 1U, 0U},
    /* SIUL_EIRQ_9_IN input func */
    {25U, 3U, 0U},
    /* EMIOS_0_EMIOS_0_CH_3_X_IN input func */
    {51U, 2U, 0U},
    /* EMIOS_0_EMIOS_0_CH_17_X_IN input func */
    {65U, 1U, 0U},
    /* FXIO_FXIO_D1_IN input func */
    {153U, 1U, 0U},
    /* LPSPI3_LPSPI3_SCK_IN input func */
    {252U, 1U, 0U},
    /* LPUART1_LPUART1_TX_IN input func */
    {364U, 9U, 0U},
    /* ETPU_A_ETPU_A_CH_2_IN input func */
    {446U, 4U, 0U},
    /* INMUX settings for pad PORT98:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_10_IN input func */
    {26U, 3U, 0U},
    /* FXIO_FXIO_D4_IN input func */
    {156U, 1U, 0U},
    /* FXIO_FXIO_D6_IN input func */
    {158U, 3U, 0U},
    /* LPSPI1_LPSPI1_SOUT_IN input func */
    {240U, 1U, 0U},
    /* LPSPI5_LPSPI5_SOUT_IN input func */
    {268U, 2U, 0U},
    /* TRGMUX_TRGMUX_IN5_IN input func */
    {349U, 1U, 0U},
    /* LPUART3_LPUART3_TX_IN input func */
    {366U, 2U, 0U},
    /* FLEXPWM_0_PWM_0_A_2_IN input func */
    {410U, 1U, 0U},
    /* ETPU_A_ETPU_A_CH_10_IN input func */
    {444U, 1U, 0U},
    /* INMUX settings for pad PORT99:   {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_11_IN input func */
    {27U, 3U, 0U},
    /* FXIO_FXIO_D5_IN input func */
    {157U, 2U, 0U},
    /* FXIO_FXIO_D7_IN input func */
    {159U, 3U, 0U},
    /* LPUART3_LPUART3_RX_IN input func */
    {190U, 3U, 0U},
    /* LPSPI1_LPSPI1_PCS0_IN input func */
    {232U, 1U, 0U},
    /* TRGMUX_TRGMUX_IN4_IN input func */
    {348U, 1U, 0U},
    /* FLEXPWM_0_PWM_0_B_2_IN input func */
    {409U, 1U, 0U},
    /* ETPU_A_ETPU_A_CH_11_IN input func */
    {443U, 1U, 0U},
    /* INMUX settings for pad PORT100:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_12_IN input func */
    {28U, 3U, 0U},
    /* EMIOS_0_EMIOS_0_CH_23_X_IN input func */
    {71U, 5U, 0U},
    /* LPSPI1_LPSPI1_PCS1_IN input func */
    {233U, 6U, 0U},
    /* LPSPI5_LPSPI5_PCS0_IN input func */
    {262U, 2U, 0U},
    /* FLEXPWM_0_PWM_0_A_3_IN input func */
    {408U, 1U, 0U},
    /* ETPU_A_ETPU_A_CH_6_IN input func */
    {442U, 1U, 0U},
    /* INMUX settings for pad PORT101:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* ETPU_A_ETPU_A_CH_27_IN input func */
    {501U, 1U, 0U},
    /* SIUL_EIRQ_13_IN input func */
    {29U, 3U, 0U},
    /* EMIOS_0_EMIOS_0_CH_2_X_IN input func */
    {50U, 4U, 0U},
    /* EMIOS_0_EMIOS_0_CH_19_X_IN input func */
    {67U, 2U, 0U},
    /* FXIO_FXIO_D15_IN input func */
    {167U, 4U, 0U},
    /* LPSPI0_LPSPI0_PCS1_IN input func */
    {222U, 5U, 0U},
    /* EMAC_EMAC_MII_RX_CLK_IN input func */
    {300U, 2U, 0U},
    /* TRGMUX_TRGMUX_IN7_IN input func */
    {351U, 1U, 0U},
    /* ETPU_B_ETPU_B_CH_16_IN input func */
    {451U, 2U, 0U},
    /* INMUX settings for pad PORT102:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* ETPU_A_ETPU_A_CH_26_IN input func */
    {500U, 1U, 0U},
    /* SIUL_EIRQ_14_IN input func */
    {30U, 3U, 0U},
    /* FXIO_FXIO_D3_IN input func */
    {155U, 9U, 0U},
    /* FXIO_FXIO_D13_IN input func */
    {165U, 1U, 0U},
    /* LPUART2_LPUART2_RX_IN input func */
    {189U, 1U, 0U},
    /* LPSPI0_LPSPI0_PCS0_IN input func */
    {221U, 7U, 0U},
    /* EMAC_EMAC_MII_RMII_TX_CLK_IN input func */
    {296U, 2U, 0U},
    /* ETPU_B_ETPU_B_CH_15_IN input func */
    {457U, 2U, 0U},
    /* INMUX settings for pad PORT103:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_15_IN input func */
    {31U, 3U, 0U},
    /* LPSPI0_LPSPI0_PCS3_IN input func */
    {224U, 2U, 0U},
    /* LPSPI3_LPSPI3_PCS3_IN input func */
    {251U, 5U, 0U},
    /* QUADSPI_QUADSPI_IOFA1_IN input func */
    {306U, 1U, 0U},
    /* LPUART2_LPUART2_TX_IN input func */
    {365U, 3U, 0U},
    /* INMUX settings for pad PORT104:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* ETPU_A_ETPU_A_CH_28_IN input func */
    {502U, 1U, 0U},
    /* SIUL_EIRQ_24_IN input func */
    {40U, 2U, 0U},
    /* EMIOS_0_EMIOS_0_CH_12_X_IN input func */
    {60U, 1U, 0U},
    /* FXIO_FXIO_D1_IN input func */
    {153U, 5U, 0U},
    /* FXIO_FXIO_D11_IN input func */
    {163U, 5U, 0U},
    /* LPUART2_LPUART2_RX_IN input func */
    {189U, 9U, 0U},
    /* LPI2C1_LPI2C1_SDA_IN input func */
    {219U, 1U, 0U},
    /* LPSPI3_LPSPI3_SOUT_IN input func */
    {254U, 3U, 0U},
    /* EMAC_EMAC_MII_RMII_RXD_1_IN input func */
    {295U, 3U, 0U},
    /* EMAC_EMAC_MII_RXD3_IN input func */
    {302U, 1U, 0U},
    /* QUADSPI_QUADSPI_IOFA6_IN input func */
    {421U, 1U, 0U},
    /* ETPU_B_ETPU_B_CH_18_IN input func */
    {472U, 2U, 0U},
    /* INMUX settings for pad PORT105:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_25_IN input func */
    {41U, 2U, 0U},
    /* EMIOS_0_EMIOS_0_CH_13_X_IN input func */
    {61U, 2U, 0U},
    /* FXIO_FXIO_D0_IN input func */
    {152U, 5U, 0U},
    /* FXIO_FXIO_D10_IN input func */
    {162U, 4U, 0U},
    /* LPI2C1_LPI2C1_SCL_IN input func */
    {217U, 2U, 0U},
    /* EMAC_EMAC_MII_RMII_RXD_0_IN input func */
    {294U, 3U, 0U},
    /* EMAC_EMAC_MII_RXD2_IN input func */
    {301U, 1U, 0U},
    /* LPUART2_LPUART2_TX_IN input func */
    {365U, 9U, 0U},
    /* ETPU_B_ETPU_B_CH_27_IN input func */
    {383U, 1U, 0U},
    /* QUADSPI_QUADSPI_IOFA5_IN input func */
    {420U, 1U, 0U},
    /* ETPU_A_ETPU_A_CH_19_IN input func */
    {476U, 2U, 0U},
    /* INMUX settings for pad PORT106:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_26_IN input func */
    {42U, 2U, 0U},
    /* EMIOS_0_EMIOS_0_CH_16_X_IN input func */
    {64U, 3U, 0U},
    /* LPSPI0_LPSPI0_SIN_IN input func */
    {230U, 4U, 0U},
    /* EMAC_EMAC_MII_RX_CLK_IN input func */
    {300U, 1U, 0U},
    /* QUADSPI_QUADSPI_SCKFA_IN input func */
    {309U, 1U, 0U},
    /* ETPU_B_ETPU_B_CH_25_IN input func */
    {381U, 1U, 0U},
    /* ETPU_A_ETPU_A_CH_17_IN input func */
    {477U, 2U, 0U},
    /* INMUX settings for pad PORT107:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_27_IN input func */
    {43U, 2U, 0U},
    /* EMIOS_0_EMIOS_0_CH_17_X_IN input func */
    {65U, 3U, 0U},
    /* LPSPI0_LPSPI0_SCK_IN input func */
    {229U, 5U, 0U},
    /* EMAC_EMAC_MII_RMII_TX_CLK_IN input func */
    {296U, 1U, 0U},
    /* QUADSPI_QUADSPI_IOFA0_IN input func */
    {305U, 1U, 0U},
    /* LPUART2_LPUART2_CTS_IN input func */
    {362U, 1U, 0U},
    /* ETPU_B_ETPU_B_CH_24_IN input func */
    {380U, 1U, 0U},
    /* ETPU_A_ETPU_A_CH_14_IN input func */
    {473U, 2U, 0U},
    /* INMUX settings for pad PORT108:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_28_IN input func */
    {44U, 2U, 0U},
    /* EMIOS_0_EMIOS_0_CH_18_X_IN input func */
    {66U, 1U, 0U},
    /* LPI2C1_LPI2C1_HREQ_IN input func */
    {216U, 1U, 0U},
    /* LPSPI0_LPSPI0_SOUT_IN input func */
    {231U, 5U, 0U},
    /* EMAC_EMAC_MII_RMII_TX_CLK_IN input func */
    {296U, 3U, 0U},
    /* QUADSPI_QUADSPI_IOFA2_IN input func */
    {307U, 1U, 0U},
    /* INMUX settings for pad PORT109:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_29_IN input func */
    {45U, 2U, 0U},
    /* EMIOS_0_EMIOS_0_CH_20_X_IN input func */
    {68U, 1U, 0U},
    /* EMAC_EMAC_PPS1_IN input func */
    {145U, 2U, 0U},
    /* FXIO_FXIO_D7_IN input func */
    {159U, 7U, 0U},
    /* LPUART1_LPUART1_RX_IN input func */
    {188U, 3U, 0U},
    /* LPI2C0_LPI2C0_SDA_IN input func */
    {214U, 2U, 0U},
    /* LPSPI5_LPSPI5_SIN_IN input func */
    {267U, 1U, 0U},
    /* INMUX settings for pad PORT110:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_30_IN input func */
    {46U, 3U, 0U},
    /* EMIOS_0_EMIOS_0_CH_21_X_IN input func */
    {69U, 1U, 0U},
    /* EMAC_EMAC_PPS0_IN input func */
    {144U, 2U, 0U},
    /* LPI2C0_LPI2C0_SCL_IN input func */
    {212U, 2U, 0U},
    /* LPSPI5_LPSPI5_SCK_IN input func */
    {266U, 1U, 0U},
    /* EMAC_EMAC_MII_RMII_RX_DV_RGMII_RXCTL_IN input func */
    {292U, 3U, 0U},
    /* LPUART1_LPUART1_TX_IN input func */
    {364U, 3U, 0U},
    /* QUADSPI_QUADSPI_INTA_IN input func */
    {437U, 9U, 0U},
    /* INMUX settings for pad PORT111:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* CAN3_CAN3_RX_IN input func */
    {3U, 1U, 0U},
    /* SIUL_EIRQ_31_IN input func */
    {47U, 2U, 0U},
    /* EMIOS_0_EMIOS_0_CH_0_X_IN input func */
    {48U, 2U, 0U},
    /* EMAC_EMAC_PPS2_IN input func */
    {146U, 2U, 0U},
    /* FXIO_FXIO_D6_IN input func */
    {158U, 7U, 0U},
    /* FXIO_FXIO_D10_IN input func */
    {162U, 1U, 0U},
    /* LPUART0_LPUART0_RX_IN input func */
    {187U, 8U, 0U},
    /* LPSPI0_LPSPI0_SCK_IN input func */
    {229U, 3U, 0U},
    /* LPUART2_LPUART2_CTS_IN input func */
    {362U, 2U, 0U},
    /* INMUX settings for pad PORT112:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* EMIOS_0_EMIOS_0_CH_1_X_IN input func */
    {49U, 3U, 0U},
    /* LPSPI0_LPSPI0_SIN_IN input func */
    {230U, 3U, 0U},
    /* EMAC_EMAC_MII_RMII_MDIO_IN input func */
    {291U, 2U, 0U},
    /* LPUART0_LPUART0_TX_IN input func */
    {363U, 9U, 0U},
    /* INMUX settings for pad PORT113:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* CAN5_CAN5_RX_IN input func */
    {5U, 1U, 0U},
    /* SIUL_EIRQ_24_IN input func */
    {40U, 3U, 0U},
    /* EMIOS_0_EMIOS_0_CH_18_X_IN input func */
    {66U, 3U, 0U},
    /* EMAC_EMAC_PPS2_IN input func */
    {146U, 1U, 0U},
    /* FXIO_FXIO_D9_IN input func */
    {161U, 1U, 0U},
    /* LPUART2_LPUART2_RX_IN input func */
    {189U, 2U, 0U},
    /* LPSPI3_LPSPI3_PCS0_IN input func */
    {248U, 1U, 0U},
    /* LPSPI5_LPSPI5_PCS0_IN input func */
    {262U, 1U, 0U},
    /* INMUX settings for pad PORT114:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* EMIOS_0_EMIOS_0_CH_15_X_IN input func */
    {63U, 7U, 0U},
    /* FXIO_FXIO_D2_IN input func */
    {154U, 4U, 0U},
    /* ETPU_B_ETPU_B_CH_25_IN input func */
    {381U, 2U, 0U},
    /* SDADC_3_EXT_CLKIN3_IN input func */
    {402U, 1U, 0U},
    /* ETPU_A_ETPU_A_CH_17_IN input func */
    {477U, 3U, 0U},
    /* INMUX settings for pad PORT115:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* CAN2_CAN2_RX_IN input func */
    {2U, 4U, 0U},
    /* EMIOS_0_EMIOS_0_CH_0_X_IN input func */
    {48U, 4U, 0U},
    /* FXIO_FXIO_D3_IN input func */
    {155U, 4U, 0U},
    /* ETPU_B_ETPU_B_CH_27_IN input func */
    {383U, 2U, 0U},
    /* SDADC_3_EXT_DATA3_IN input func */
    {401U, 1U, 0U},
    /* ETPU_A_ETPU_A_CH_19_IN input func */
    {476U, 3U, 0U},
    /* INMUX settings for pad PORT116:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* FLEXPWM_0_PWM_0_FAULT_2_IN input func */
    {495U, 1U, 0U},
    /* SIUL_EIRQ_25_IN input func */
    {41U, 3U, 0U},
    /* EMIOS_0_EMIOS_0_CH_17_X_IN input func */
    {65U, 5U, 0U},
    /* FXIO_FXIO_D25_IN input func */
    {177U, 2U, 0U},
    /* LPSPI0_LPSPI0_PCS6_IN input func */
    {227U, 2U, 0U},
    /* LPSPI1_LPSPI1_PCS2_IN input func */
    {234U, 1U, 0U},
    /* LPSPI3_LPSPI3_SIN_IN input func */
    {253U, 2U, 0U},
    /* TRGMUX_TRGMUX_IN2_IN input func */
    {346U, 2U, 0U},
    /* FLEXPWM_0_PWM_0_EXT_FORCE_IN input func */
    {418U, 1U, 0U},
    /* ETPU_A_ETPU_A_CH_11_IN input func */
    {443U, 2U, 0U},
    /* ETPU_B_ETPU_B_CH_15_IN input func */
    {457U, 1U, 0U},
    /* ETPU_B_ETPU_B_CH_3_IN input func */
    {483U, 1U, 0U},
    /* INMUX settings for pad PORT117:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* FLEXPWM_0_PWM_0_X_2_IN input func */
    {491U, 1U, 0U},
    /* SIUL_EIRQ_26_IN input func */
    {42U, 3U, 0U},
    /* FXIO_FXIO_D26_IN input func */
    {178U, 2U, 0U},
    /* LPSPI0_LPSPI0_PCS7_IN input func */
    {228U, 2U, 0U},
    /* ETPU_A_ETPU_A_CH_2_IN input func */
    {446U, 2U, 0U},
    /* ETPU_A_ETPU_A_CH_7_IN input func */
    {458U, 1U, 0U},
    /* INMUX settings for pad PORT118:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_27_IN input func */
    {43U, 3U, 0U},
    /* EMIOS_0_EMIOS_0_CH_19_X_IN input func */
    {67U, 7U, 0U},
    /* FXIO_FXIO_D27_IN input func */
    {179U, 2U, 0U},
    /* FLEXPWM_0_PWM_0_B_3_IN input func */
    {414U, 1U, 0U},
    /* ETPU_B_ETPU_B_TCRCLK_IN input func */
    {435U, 1U, 0U},
    /* ETPU_B_ETPU_B_CH_0_IN input func */
    {459U, 1U, 0U},
    /* INMUX settings for pad PORT119:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_28_IN input func */
    {44U, 3U, 0U},
    /* FXIO_FXIO_D28_IN input func */
    {180U, 2U, 0U},
    /* LPSPI0_LPSPI0_PCS4_IN input func */
    {225U, 2U, 0U},
    /* FLEXPWM_0_PWM_0_B_1_IN input func */
    {415U, 1U, 0U},
    /* ETPU_A_ETPU_A_CH_4_IN input func */
    {448U, 1U, 0U},
    /* INMUX settings for pad PORT120:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_29_IN input func */
    {45U, 3U, 0U},
    /* FXIO_FXIO_D29_IN input func */
    {181U, 2U, 0U},
    /* LPSPI0_LPSPI0_PCS5_IN input func */
    {226U, 2U, 0U},
    /* HSE_HSE_TAMPER_EXTIN0_IN input func */
    {343U, 2U, 0U},
    /* FLEXPWM_0_PWM_0_A_0_IN input func */
    {416U, 1U, 0U},
    /* ETPU_A_ETPU_A_CH_1_IN input func */
    {449U, 1U, 0U},
    /* INMUX settings for pad PORT121:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* ETPU_B_ETPU_B_CH_10_IN input func */
    {508U, 2U, 0U},
    /* EMIOS_0_EMIOS_0_CH_1_X_IN input func */
    {49U, 6U, 0U},
    /* TRACE_EVTI_1_IN input func */
    {389U, 1U, 0U},
    /* ETPU_A_ETPU_A_CH_15_IN input func */
    {469U, 2U, 0U},
    /* INMUX settings for pad PORT122:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* EMIOS_0_EMIOS_0_CH_23_X_IN input func */
    {71U, 4U, 0U},
    /* FXIO_FXIO_D7_IN input func */
    {159U, 4U, 0U},
    /* FXIO_FXIO_D30_IN input func */
    {182U, 2U, 0U},
    /* LPSPI5_LPSPI5_SCK_IN input func */
    {266U, 3U, 0U},
    /* INMUX settings for pad PORT123:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_30_IN input func */
    {46U, 2U, 0U},
    /* FXIO_FXIO_D31_IN input func */
    {183U, 2U, 0U},
    /* LPSPI5_LPSPI5_SOUT_IN input func */
    {268U, 3U, 0U},
    /* INMUX settings for pad PORT124:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_31_IN input func */
    {47U, 3U, 0U},
    /* LPSPI5_LPSPI5_SIN_IN input func */
    {267U, 3U, 0U},
    /* INMUX settings for pad PORT125:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* CAN0_CAN0_RX_IN input func */
    {0U, 7U, 0U},
    /* LPSPI5_LPSPI5_PCS2_IN input func */
    {264U, 1U, 0U},
    /* INMUX settings for pad PORT126:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* LPSPI5_LPSPI5_PCS3_IN input func */
    {265U, 1U, 0U},
    /* ETPU_A_ETPU_A_CH_16_IN input func */
    {468U, 2U, 0U},
    /* INMUX settings for pad PORT127:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* CAN1_CAN1_RX_IN input func */
    {1U, 7U, 0U},
    /* FXIO_FXIO_D6_IN input func */
    {158U, 4U, 0U},
    /* ETPU_A_ETPU_A_CH_8_IN input func */
    {450U, 2U, 0U},
    /* INMUX settings for pad PORT128:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_0_IN input func */
    {16U, 4U, 0U},
    /* FXIO_FXIO_D3_IN input func */
    {155U, 7U, 0U},
    /* LPUART3_LPUART3_RX_IN input func */
    {190U, 8U, 0U},
    /* LPSPI0_LPSPI0_SIN_IN input func */
    {230U, 1U, 0U},
    /* ETPU_A_ETPU_A_CH_1_IN input func */
    {449U, 3U, 0U},
    /* ETPU_B_ETPU_B_CH_4_IN input func */
    {455U, 3U, 0U},
    /* INMUX settings for pad PORT129:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_1_IN input func */
    {17U, 4U, 0U},
    /* FXIO_FXIO_D2_IN input func */
    {154U, 8U, 0U},
    /* LPSPI0_LPSPI0_SCK_IN input func */
    {229U, 2U, 0U},
    /* LPUART3_LPUART3_TX_IN input func */
    {366U, 8U, 0U},
    /* ETPU_A_ETPU_A_CH_2_IN input func */
    {446U, 3U, 0U},
    /* ETPU_B_ETPU_B_CH_2_IN input func */
    {456U, 2U, 0U},
    /* INMUX settings for pad PORT130:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_2_IN input func */
    {18U, 4U, 0U},
    /* EMIOS_0_EMIOS_0_CH_3_X_IN input func */
    {51U, 5U, 0U},
    /* FXIO_FXIO_D13_IN input func */
    {165U, 4U, 0U},
    /* LPSPI0_LPSPI0_SOUT_IN input func */
    {231U, 1U, 0U},
    /* LPUART1_LPUART1_CTS_IN input func */
    {361U, 1U, 0U},
    /* INMUX settings for pad PORT132:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_4_IN input func */
    {20U, 4U, 0U},
    /* EMIOS_0_EMIOS_0_CH_18_X_IN input func */
    {66U, 2U, 0U},
    /* FXIO_FXIO_D6_IN input func */
    {158U, 1U, 0U},
    /* LPSPI0_LPSPI0_PCS0_IN input func */
    {221U, 5U, 0U},
    /* LPSPI1_LPSPI1_PCS1_IN input func */
    {233U, 5U, 0U},
    /* ETPU_B_ETPU_B_CH_6_IN input func */
    {478U, 2U, 0U},
    /* ETPU_A_ETPU_A_CH_12_IN input func */
    {481U, 3U, 0U},
    /* INMUX settings for pad PORT133:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_5_IN input func */
    {21U, 4U, 0U},
    /* EMIOS_0_EMIOS_0_CH_19_X_IN input func */
    {67U, 1U, 0U},
    /* FXIO_FXIO_D7_IN input func */
    {159U, 1U, 0U},
    /* LPSPI1_LPSPI1_PCS3_IN input func */
    {235U, 3U, 0U},
    /* ETPU_A_ETPU_A_CH_11_IN input func */
    {443U, 3U, 0U},
    /* ETPU_B_ETPU_B_CH_5_IN input func */
    {474U, 3U, 0U},
    /* INMUX settings for pad PORT134:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_6_IN input func */
    {22U, 4U, 0U},
    /* FXIO_FXIO_D12_IN input func */
    {164U, 4U, 0U},
    /* LPSPI0_LPSPI0_PCS2_IN input func */
    {223U, 1U, 0U},
    /* INMUX settings for pad PORT135:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* EMIOS_0_EMIOS_0_CH_7_X_IN input func */
    {55U, 2U, 0U},
    /* EMIOS_0_EMIOS_0_CH_11_X_IN input func */
    {59U, 4U, 0U},
    /* FXIO_FXIO_D11_IN input func */
    {163U, 4U, 0U},
    /* LPUART0_LPUART0_RX_IN input func */
    {187U, 9U, 0U},
    /* LPSPI3_LPSPI3_SCK_IN input func */
    {252U, 2U, 0U},
    /* ETPU_A_ETPU_A_CH_16_IN input func */
    {468U, 1U, 0U},
    /* INMUX settings for pad PORT136:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_7_IN input func */
    {23U, 4U, 0U},
    /* EMIOS_0_EMIOS_0_CH_6_X_IN input func */
    {54U, 1U, 0U},
    /* FXIO_FXIO_D8_IN input func */
    {160U, 5U, 0U},
    /* FXIO_FXIO_D12_IN input func */
    {164U, 1U, 0U},
    /* LPSPI3_LPSPI3_PCS1_IN input func */
    {249U, 1U, 0U},
    /* LPSPI5_LPSPI5_PCS1_IN input func */
    {263U, 1U, 0U},
    /* INMUX settings for pad PORT137:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_8_IN input func */
    {24U, 4U, 0U},
    /* EMIOS_0_EMIOS_0_CH_7_X_IN input func */
    {55U, 1U, 0U},
    /* EMAC_EMAC_PPS3_IN input func */
    {147U, 1U, 0U},
    /* FXIO_FXIO_D11_IN input func */
    {163U, 1U, 0U},
    /* LPSPI5_LPSPI5_SOUT_IN input func */
    {268U, 1U, 0U},
    /* LPUART2_LPUART2_CTS_IN input func */
    {362U, 3U, 0U},
    /* SYSTEM_SWG_EXT_REF_CLK_IN input func */
    {436U, 2U, 0U},
    /* INMUX settings for pad PORT138:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_9_IN input func */
    {25U, 4U, 0U},
    /* EMIOS_0_EMIOS_0_CH_20_X_IN input func */
    {68U, 2U, 0U},
    /* FXIO_FXIO_D4_IN input func */
    {156U, 2U, 0U},
    /* LPUART0_LPUART0_RX_IN input func */
    {187U, 10U, 0U},
    /* LPSPI2_LPSPI2_PCS1_IN input func */
    {242U, 1U, 0U},
    /* LPSPI3_LPSPI3_SIN_IN input func */
    {253U, 1U, 0U},
    /* ETPU_B_ETPU_B_CH_23_IN input func */
    {379U, 1U, 0U},
    /* ETPU_A_ETPU_A_CH_10_IN input func */
    {444U, 3U, 0U},
    /* INMUX settings for pad PORT139:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_10_IN input func */
    {26U, 4U, 0U},
    /* EMIOS_0_EMIOS_0_CH_1_X_IN input func */
    {49U, 4U, 0U},
    /* EMIOS_0_EMIOS_0_CH_21_X_IN input func */
    {69U, 2U, 0U},
    /* FXIO_FXIO_D5_IN input func */
    {157U, 1U, 0U},
    /* LPSPI1_LPSPI1_PCS4_IN input func */
    {236U, 2U, 0U},
    /* LPSPI2_LPSPI2_PCS0_IN input func */
    {241U, 3U, 0U},
    /* LPUART0_LPUART0_TX_IN input func */
    {363U, 10U, 0U},
    /* ETPU_B_ETPU_B_CH_22_IN input func */
    {407U, 1U, 0U},
    /* ETPU_A_ETPU_A_CH_9_IN input func */
    {454U, 2U, 0U},
    /* INMUX settings for pad PORT142:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* CAN4_CAN4_RX_IN input func */
    {4U, 1U, 0U},
    /* SIUL_EIRQ_13_IN input func */
    {29U, 4U, 0U},
    /* EMIOS_0_EMIOS_0_CH_19_X_IN input func */
    {67U, 3U, 0U},
    /* EMAC_EMAC_PPS1_IN input func */
    {145U, 1U, 0U},
    /* FXIO_FXIO_D7_IN input func */
    {159U, 5U, 0U},
    /* LPUART1_LPUART1_TX_IN input func */
    {364U, 10U, 0U},
    /* INMUX settings for pad PORT143:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* ETPU_B_ETPU_B_CH_10_IN input func */
    {508U, 1U, 0U},
    /* SIUL_EIRQ_14_IN input func */
    {30U, 4U, 0U},
    /* EMIOS_0_EMIOS_0_CH_22_X_IN input func */
    {70U, 1U, 0U},
    /* FCCU_FCCU_ERR_IN0_IN input func */
    {148U, 2U, 0U},
    /* FXIO_FXIO_D2_IN input func */
    {154U, 1U, 0U},
    /* LPUART3_LPUART3_RX_IN input func */
    {190U, 1U, 0U},
    /* LPSPI2_LPSPI2_SCK_IN input func */
    {245U, 1U, 0U},
    /* LPUART1_LPUART1_CTS_IN input func */
    {361U, 3U, 0U},
    /* ETPU_A_ETPU_A_TCRCLK_IN input func */
    {434U, 1U, 0U},
    /* ETPU_A_ETPU_A_CH_0_IN input func */
    {447U, 4U, 0U},
    /* INMUX settings for pad PORT144:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_15_IN input func */
    {31U, 4U, 0U},
    /* EMIOS_0_EMIOS_0_CH_23_X_IN input func */
    {71U, 2U, 0U},
    /* FCCU_FCCU_ERR_IN1_IN input func */
    {149U, 2U, 0U},
    /* FXIO_FXIO_D3_IN input func */
    {155U, 2U, 0U},
    /* LPSPI2_LPSPI2_SIN_IN input func */
    {246U, 1U, 0U},
    /* LPUART3_LPUART3_TX_IN input func */
    {366U, 3U, 0U},
    /* ETPU_A_ETPU_A_CH_6_IN input func */
    {442U, 2U, 0U},
    /* ETPU_B_ETPU_B_CH_8_IN input func */
    {482U, 2U, 0U},
    /* INMUX settings for pad PORT145:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* FXIO_FXIO_D5_IN input func */
    {157U, 4U, 0U},
    /* INMUX settings for pad PORT146:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* FXIO_FXIO_D4_IN input func */
    {156U, 4U, 0U},
    /* INMUX settings for pad PORT147:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* EMIOS_0_EMIOS_0_CH_22_X_IN input func */
    {70U, 3U, 0U},
    /* ETPU_A_ETPU_A_CH_9_IN input func */
    {454U, 3U, 0U},
    /* INMUX settings for pad PORT148:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* EMIOS_0_EMIOS_0_CH_2_X_IN input func */
    {50U, 6U, 0U},
    /* ETPU_B_ETPU_B_CH_3_IN input func */
    {483U, 3U, 0U},
    /* INMUX settings for pad PORT149:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* LPSPI4_LPSPI4_SIN_IN input func */
    {260U, 3U, 0U},
    /* ETPU_B_ETPU_B_CH_6_IN input func */
    {478U, 3U, 0U},
    /* INMUX settings for pad PORT151:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* EMIOS_0_EMIOS_0_CH_4_X_IN input func */
    {52U, 7U, 0U},
    /* LPSPI4_LPSPI4_PCS0_IN input func */
    {255U, 4U, 0U},
    /* SYSTEM_SWG_EXT_REF_CLK_IN input func */
    {436U, 4U, 0U},
    /* INMUX settings for pad PORT154:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* LPSPI1_LPSPI1_PCS5_IN input func */
    {237U, 2U, 0U},
    /* LPSPI2_LPSPI2_PCS3_IN input func */
    {244U, 3U, 0U},
    /* ETPU_A_ETPU_A_TCRCLK_IN input func */
    {434U, 4U, 0U},
    /* ETPU_A_ETPU_A_CH_0_IN input func */
    {447U, 3U, 0U},
    /* ETPU_B_ETPU_B_CH_3_IN input func */
    {483U, 2U, 0U},
    /* INMUX settings for pad PORT155:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* EMIOS_0_EMIOS_0_CH_4_X_IN input func */
    {52U, 4U, 0U},
    /* ETPU_B_ETPU_B_CH_28_IN input func */
    {384U, 1U, 0U},
    /* ETPU_A_ETPU_A_CH_20_IN input func */
    {466U, 2U, 0U},
    /* INMUX settings for pad PORT156:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* LPI2C0_LPI2C0_SDAS_IN input func */
    {215U, 2U, 0U},
    /* ETPU_B_ETPU_B_CH_29_IN input func */
    {385U, 1U, 0U},
    /* ETPU_A_ETPU_A_CH_21_IN input func */
    {475U, 2U, 0U},
    /* INMUX settings for pad PORT157:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* CAN3_CAN3_RX_IN input func */
    {3U, 4U, 0U},
    /* EMIOS_0_EMIOS_0_CH_5_X_IN input func */
    {53U, 4U, 0U},
    /* ETPU_B_ETPU_B_CH_7_IN input func */
    {463U, 3U, 0U},
    /* INMUX settings for pad PORT158:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* ETPU_B_ETPU_B_CH_10_IN input func */
    {508U, 3U, 0U},
    /* INMUX settings for pad PORT159:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* ETPU_A_ETPU_A_CH_31_IN input func */
    {507U, 3U, 0U},
    /* ETPU_B_ETPU_B_CH_11_IN input func */
    {511U, 2U, 0U},
    /* CAN4_CAN4_RX_IN input func */
    {4U, 4U, 0U},
    /* EMIOS_0_EMIOS_0_CH_6_X_IN input func */
    {54U, 5U, 0U},
    /* INMUX settings for pad PORT160:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* ETPU_A_ETPU_A_CH_30_IN input func */
    {506U, 3U, 0U},
    /* ETPU_B_ETPU_B_CH_12_IN input func */
    {509U, 2U, 0U},
    /* SIUL_EIRQ_0_IN input func */
    {16U, 5U, 0U},
    /* EMIOS_0_EMIOS_0_CH_7_X_IN input func */
    {55U, 5U, 0U},
    /* LPSPI2_LPSPI2_SCK_IN input func */
    {245U, 4U, 0U},
    /* LPUART1_LPUART1_TX_IN input func */
    {364U, 11U, 0U},
    /* SYSTEM_SWG_EXT_REF_CLK_IN input func */
    {436U, 5U, 0U},
    /* INMUX settings for pad PORT161:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* ETPU_A_ETPU_A_CH_29_IN input func */
    {503U, 3U, 0U},
    /* ETPU_B_ETPU_B_CH_17_IN input func */
    {510U, 2U, 0U},
    /* SIUL_EIRQ_1_IN input func */
    {17U, 5U, 0U},
    /* EMIOS_0_EMIOS_0_CH_16_X_IN input func */
    {64U, 4U, 0U},
    /* LPUART1_LPUART1_RX_IN input func */
    {188U, 11U, 0U},
    /* LPSPI2_LPSPI2_SIN_IN input func */
    {246U, 4U, 0U},
    /* INMUX settings for pad PORT162:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* ETPU_B_ETPU_B_CH_11_IN input func */
    {511U, 3U, 0U},
    /* SIUL_EIRQ_2_IN input func */
    {18U, 5U, 0U},
    /* EMIOS_0_EMIOS_0_CH_23_X_IN input func */
    {71U, 7U, 0U},
    /* LPSPI2_LPSPI2_SOUT_IN input func */
    {247U, 4U, 0U},
    /* LPUART2_LPUART2_TX_IN input func */
    {365U, 11U, 0U},
    /* INMUX settings for pad PORT163:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* ETPU_A_ETPU_A_CH_28_IN input func */
    {502U, 3U, 0U},
    /* SIUL_EIRQ_3_IN input func */
    {19U, 5U, 0U},
    /* EMIOS_0_EMIOS_0_CH_0_X_IN input func */
    {48U, 5U, 0U},
    /* LPUART2_LPUART2_RX_IN input func */
    {189U, 10U, 0U},
    /* LPSPI2_LPSPI2_PCS0_IN input func */
    {241U, 6U, 0U},
    /* INMUX settings for pad PORT164:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* ETPU_B_ETPU_B_CH_12_IN input func */
    {509U, 3U, 0U},
    /* SIUL_EIRQ_4_IN input func */
    {20U, 5U, 0U},
    /* EMIOS_0_EMIOS_0_CH_1_X_IN input func */
    {49U, 7U, 0U},
    /* FXIO_FXIO_D0_IN input func */
    {152U, 7U, 0U},
    /* INMUX settings for pad PORT165:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* ETPU_A_ETPU_A_CH_27_IN input func */
    {501U, 3U, 0U},
    /* CAN5_CAN5_RX_IN input func */
    {5U, 3U, 0U},
    /* SIUL_EIRQ_5_IN input func */
    {21U, 5U, 0U},
    /* EMIOS_0_EMIOS_0_CH_2_X_IN input func */
    {50U, 7U, 0U},
    /* INMUX settings for pad PORT166:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_6_IN input func */
    {22U, 5U, 0U},
    /* LPI2C1_LPI2C1_SDA_IN input func */
    {219U, 6U, 0U},
    /* TRACE_EVTI_1_IN input func */
    {389U, 3U, 0U},
    /* INMUX settings for pad PORT167:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* ETPU_B_ETPU_B_CH_17_IN input func */
    {510U, 3U, 0U},
    /* SIUL_EIRQ_7_IN input func */
    {23U, 5U, 0U},
    /* FXIO_FXIO_D1_IN input func */
    {153U, 8U, 0U},
    /* LPI2C1_LPI2C1_SCL_IN input func */
    {217U, 5U, 0U},
    /* INMUX settings for pad PORT168:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_16_IN input func */
    {32U, 4U, 0U},
    /* EMIOS_0_EMIOS_0_CH_4_X_IN input func */
    {52U, 5U, 0U},
    /* FXIO_FXIO_D2_IN input func */
    {154U, 9U, 0U},
    /* LPI2C1_LPI2C1_SDA_IN input func */
    {219U, 4U, 0U},
    /* ETPU_B_ETPU_B_CH_22_IN input func */
    {407U, 3U, 0U},
    /* INMUX settings for pad PORT169:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_17_IN input func */
    {33U, 4U, 0U},
    /* EMIOS_0_EMIOS_0_CH_5_X_IN input func */
    {53U, 5U, 0U},
    /* ETPU_B_ETPU_B_CH_23_IN input func */
    {379U, 3U, 0U},
    /* INMUX settings for pad PORT170:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_18_IN input func */
    {34U, 4U, 0U},
    /* EMIOS_0_EMIOS_0_CH_18_X_IN input func */
    {66U, 4U, 0U},
    /* ETPU_B_ETPU_B_CH_24_IN input func */
    {380U, 3U, 0U},
    /* INMUX settings for pad PORT171:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_19_IN input func */
    {35U, 4U, 0U},
    /* EMIOS_0_EMIOS_0_CH_19_X_IN input func */
    {67U, 9U, 0U},
    /* HSE_HSE_TAMPER_EXTIN0_IN input func */
    {343U, 4U, 0U},
    /* ETPU_B_ETPU_B_CH_25_IN input func */
    {381U, 3U, 0U},
    /* INMUX settings for pad PORT172:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_20_IN input func */
    {36U, 4U, 0U},
    /* EMIOS_0_EMIOS_0_CH_20_X_IN input func */
    {68U, 3U, 0U},
    /* LPSPI3_LPSPI3_SIN_IN input func */
    {253U, 4U, 0U},
    /* LPUART2_LPUART2_TX_IN input func */
    {365U, 12U, 0U},
    /* ETPU_B_ETPU_B_CH_26_IN input func */
    {382U, 3U, 0U},
    /* INMUX settings for pad PORT173:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_21_IN input func */
    {37U, 4U, 0U},
    /* EMIOS_0_EMIOS_0_CH_21_X_IN input func */
    {69U, 3U, 0U},
    /* LPUART2_LPUART2_RX_IN input func */
    {189U, 11U, 0U},
    /* LPSPI3_LPSPI3_SCK_IN input func */
    {252U, 4U, 0U},
    /* ETPU_B_ETPU_B_CH_27_IN input func */
    {383U, 3U, 0U},
    /* INMUX settings for pad PORT174:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* ETPU_A_ETPU_A_CH_28_IN input func */
    {502U, 2U, 0U},
    /* SIUL_EIRQ_22_IN input func */
    {38U, 4U, 0U},
    /* EMIOS_0_EMIOS_0_CH_17_X_IN input func */
    {65U, 7U, 0U},
    /* FCCU_FCCU_ERR_IN0_IN input func */
    {148U, 3U, 0U},
    /* FXIO_FXIO_D3_IN input func */
    {155U, 8U, 0U},
    /* SDADC_0_EXT_CLKIN0_IN input func */
    {396U, 1U, 0U},
    /* ETPU_B_ETPU_B_CH_18_IN input func */
    {472U, 3U, 0U},
    /* INMUX settings for pad PORT175:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* ETPU_A_ETPU_A_CH_30_IN input func */
    {506U, 2U, 0U},
    /* CAN1_CAN1_RX_IN input func */
    {1U, 5U, 0U},
    /* SIUL_EIRQ_23_IN input func */
    {39U, 4U, 0U},
    /* EMIOS_0_EMIOS_0_CH_22_X_IN input func */
    {70U, 4U, 0U},
    /* FCCU_FCCU_ERR_IN1_IN input func */
    {149U, 3U, 0U},
    /* LPSPI3_LPSPI3_SOUT_IN input func */
    {254U, 4U, 0U},
    /* ETPU_B_ETPU_B_CH_20_IN input func */
    {471U, 3U, 0U},
    /* ETPU_B_ETPU_B_CH_1_IN input func */
    {480U, 4U, 0U},
    /* INMUX settings for pad PORT176:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* ETPU_A_ETPU_A_CH_31_IN input func */
    {507U, 2U, 0U},
    /* LPSPI3_LPSPI3_PCS0_IN input func */
    {248U, 4U, 0U},
    /* SDADC_0_EXT_DATA0_IN input func */
    {395U, 1U, 0U},
    /* ETPU_B_ETPU_B_CH_2_IN input func */
    {456U, 3U, 0U},
    /* ETPU_B_ETPU_B_CH_21_IN input func */
    {470U, 3U, 0U},
    /* INMUX settings for pad PORT177:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SDADC_1_EXT_DATA1_IN input func */
    {397U, 1U, 0U},
    /* ETPU_B_ETPU_B_CH_22_IN input func */
    {407U, 2U, 0U},
    /* INMUX settings for pad PORT178:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* LPSPI3_LPSPI3_PCS1_IN input func */
    {249U, 2U, 0U},
    /* LPUART3_LPUART3_TX_IN input func */
    {366U, 9U, 0U},
    /* ETPU_B_ETPU_B_CH_26_IN input func */
    {382U, 2U, 0U},
    /* SDADC_2_EXT_DATA2_IN input func */
    {399U, 1U, 0U},
    /* ETPU_A_ETPU_A_CH_18_IN input func */
    {467U, 3U, 0U},
    /* INMUX settings for pad PORT179:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* EMIOS_0_EMIOS_0_CH_5_X_IN input func */
    {53U, 7U, 0U},
    /* LPUART3_LPUART3_RX_IN input func */
    {190U, 9U, 0U},
    /* LPSPI3_LPSPI3_PCS2_IN input func */
    {250U, 2U, 0U},
    /* ETPU_B_ETPU_B_CH_23_IN input func */
    {379U, 2U, 0U},
    /* INMUX settings for pad PORT180:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* ETPU_A_ETPU_A_CH_29_IN input func */
    {503U, 2U, 0U},
    /* EMIOS_0_EMIOS_0_CH_13_X_IN input func */
    {61U, 7U, 0U},
    /* FXIO_FXIO_D4_IN input func */
    {156U, 8U, 0U},
    /* LPI2C0_LPI2C0_SCL_IN input func */
    {212U, 3U, 0U},
    /* LPSPI3_LPSPI3_PCS3_IN input func */
    {251U, 2U, 0U},
    /* LPUART0_LPUART0_TX_IN input func */
    {363U, 11U, 0U},
    /* SDADC_1_EXT_CLKIN1_IN input func */
    {398U, 1U, 0U},
    /* MSC0_DSPI_MSC0_SIN_IN input func */
    {403U, 2U, 0U},
    /* ETPU_B_ETPU_B_TCRCLK_IN input func */
    {435U, 3U, 0U},
    /* ETPU_B_ETPU_B_CH_0_IN input func */
    {459U, 3U, 0U},
    /* ETPU_B_ETPU_B_CH_19_IN input func */
    {460U, 3U, 0U},
    /* INMUX settings for pad PORT181:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* CAN0_CAN0_RX_IN input func */
    {0U, 5U, 0U},
    /* EMIOS_0_EMIOS_0_CH_14_X_IN input func */
    {62U, 7U, 0U},
    /* FXIO_FXIO_D5_IN input func */
    {157U, 11U, 0U},
    /* LPUART0_LPUART0_RX_IN input func */
    {187U, 11U, 0U},
    /* LPI2C0_LPI2C0_SDA_IN input func */
    {214U, 3U, 0U},
    /* LPSPI1_LPSPI1_PCS0_IN input func */
    {232U, 4U, 0U},
    /* ETPU_B_ETPU_B_CH_24_IN input func */
    {380U, 2U, 0U},
    /* SDADC_2_EXT_CLKIN2_IN input func */
    {400U, 1U, 0U},
    /* ETPU_A_ETPU_A_CH_14_IN input func */
    {473U, 3U, 0U},
    /* INMUX settings for pad PORT183:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* LPSPI3_LPSPI3_PCS3_IN input func */
    {251U, 3U, 0U},
    /* LPUART1_LPUART1_TX_IN input func */
    {364U, 12U, 0U},
    /* TRACE_EVTI_0_IN input func */
    {388U, 4U, 0U},
    /* ETPU_B_ETPU_B_CH_7_IN input func */
    {463U, 2U, 0U},
    /* ETPU_A_ETPU_A_CH_13_IN input func */
    {464U, 2U, 0U},
    /* INMUX settings for pad PORT184:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* EMIOS_0_EMIOS_0_CH_8_X_IN input func */
    {56U, 6U, 0U},
    /* LPUART1_LPUART1_RX_IN input func */
    {188U, 12U, 0U},
    /* TRACE_EVTI_0_IN input func */
    {388U, 3U, 0U},
    /* INMUX settings for pad PORT185:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* EMIOS_0_EMIOS_0_CH_9_X_IN input func */
    {57U, 8U, 0U},
    /* FXIO_FXIO_D6_IN input func */
    {158U, 10U, 0U},
    /* LPSPI2_LPSPI2_PCS2_IN input func */
    {243U, 3U, 0U},
    /* LPSPI4_LPSPI4_PCS0_IN input func */
    {255U, 3U, 0U},
    /* ETPU_B_ETPU_B_TCRCLK_IN input func */
    {435U, 4U, 0U},
    /* ETPU_B_ETPU_B_CH_0_IN input func */
    {459U, 4U, 0U},
    /* INMUX settings for pad PORT186:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* CAN2_CAN2_RX_IN input func */
    {2U, 5U, 0U},
    /* EMIOS_0_EMIOS_0_CH_10_X_IN input func */
    {58U, 6U, 0U},
    /* LPSPI2_LPSPI2_PCS3_IN input func */
    {244U, 2U, 0U},
    /* LPSPI4_LPSPI4_PCS1_IN input func */
    {256U, 2U, 0U},
    /* MSC0_LPUART_MSC0_RX_IN input func */
    {438U, 2U, 0U},
    /* ETPU_B_ETPU_B_CH_2_IN input func */
    {456U, 4U, 0U},
    /* INMUX settings for pad PORT187:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* EMIOS_0_EMIOS_0_CH_11_X_IN input func */
    {59U, 7U, 0U},
    /* LPSPI4_LPSPI4_PCS2_IN input func */
    {257U, 3U, 0U},
    /* LPUART3_LPUART3_TX_IN input func */
    {366U, 10U, 0U},
    /* ETPU_B_ETPU_B_CH_30_IN input func */
    {386U, 3U, 0U},
    /* INMUX settings for pad PORT188:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* FXIO_FXIO_D7_IN input func */
    {159U, 8U, 0U},
    /* LPUART3_LPUART3_RX_IN input func */
    {190U, 10U, 0U},
    /* LPSPI0_LPSPI0_PCS0_IN input func */
    {221U, 4U, 0U},
    /* LPSPI4_LPSPI4_PCS3_IN input func */
    {258U, 2U, 0U},
    /* INMUX settings for pad PORT189:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* EMIOS_0_EMIOS_0_CH_13_X_IN input func */
    {61U, 6U, 0U},
    /* FXIO_FXIO_D8_IN input func */
    {160U, 6U, 0U},
    /* LPI2C0_LPI2C0_HREQ_IN input func */
    {211U, 4U, 0U},
    /* LPI2C1_LPI2C1_SCL_IN input func */
    {217U, 7U, 0U},
    /* LPSPI3_LPSPI3_PCS1_IN input func */
    {249U, 3U, 0U},
    /* ETPU_B_ETPU_B_CH_29_IN input func */
    {385U, 2U, 0U},
    /* ETPU_A_ETPU_A_TCRCLK_IN input func */
    {434U, 5U, 0U},
    /* ETPU_A_ETPU_A_CH_0_IN input func */
    {447U, 5U, 0U},
    /* ETPU_A_ETPU_A_CH_21_IN input func */
    {475U, 3U, 0U},
    /* INMUX settings for pad PORT190:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* CAN3_CAN3_RX_IN input func */
    {3U, 5U, 0U},
    /* EMIOS_0_EMIOS_0_CH_14_X_IN input func */
    {62U, 6U, 0U},
    /* ETPU_B_ETPU_B_CH_31_IN input func */
    {387U, 3U, 0U},
    /* INMUX settings for pad PORT191:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* EMIOS_0_EMIOS_0_CH_15_X_IN input func */
    {63U, 8U, 0U},
    /* FXIO_FXIO_D9_IN input func */
    {161U, 5U, 0U},
    /* TRGMUX_TRGMUX_IN6_IN input func */
    {350U, 3U, 0U},
    /* INMUX settings for pad PORT192:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_8_IN input func */
    {24U, 5U, 0U},
    /* EMIOS_0_EMIOS_0_CH_6_X_IN input func */
    {54U, 6U, 0U},
    /* ETPU_A_ETPU_A_CH_8_IN input func */
    {450U, 3U, 0U},
    /* INMUX settings for pad PORT193:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_9_IN input func */
    {25U, 5U, 0U},
    /* EMIOS_0_EMIOS_0_CH_17_X_IN input func */
    {65U, 6U, 0U},
    /* ETPU_A_ETPU_A_CH_13_IN input func */
    {464U, 3U, 0U},
    /* INMUX settings for pad PORT194:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_10_IN input func */
    {26U, 5U, 0U},
    /* ETPU_B_ETPU_B_CH_30_IN input func */
    {386U, 2U, 0U},
    /* TRACE_EVTI_0_IN input func */
    {388U, 1U, 0U},
    /* ETPU_A_ETPU_A_CH_1_IN input func */
    {449U, 5U, 0U},
    /* ETPU_A_ETPU_A_CH_22_IN input func */
    {465U, 3U, 0U},
    /* INMUX settings for pad PORT195:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_11_IN input func */
    {27U, 5U, 0U},
    /* EMIOS_0_EMIOS_0_CH_19_X_IN input func */
    {67U, 8U, 0U},
    /* ETPU_B_ETPU_B_CH_31_IN input func */
    {387U, 2U, 0U},
    /* ETPU_A_ETPU_A_CH_2_IN input func */
    {446U, 5U, 0U},
    /* ETPU_A_ETPU_A_CH_23_IN input func */
    {461U, 3U, 0U},
    /* INMUX settings for pad PORT196:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* ETPU_A_ETPU_A_CH_26_IN input func */
    {500U, 2U, 0U},
    /* SIUL_EIRQ_12_IN input func */
    {28U, 5U, 0U},
    /* EMIOS_0_EMIOS_0_CH_20_X_IN input func */
    {68U, 4U, 0U},
    /* ETPU_B_ETPU_B_CH_15_IN input func */
    {457U, 3U, 0U},
    /* INMUX settings for pad PORT197:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* ETPU_A_ETPU_A_CH_27_IN input func */
    {501U, 2U, 0U},
    /* SIUL_EIRQ_13_IN input func */
    {29U, 5U, 0U},
    /* EMIOS_0_EMIOS_0_CH_21_X_IN input func */
    {69U, 4U, 0U},
    /* ETPU_B_ETPU_B_CH_16_IN input func */
    {451U, 3U, 0U},
    /* INMUX settings for pad PORT198:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_14_IN input func */
    {30U, 5U, 0U},
    /* FXIO_FXIO_D10_IN input func */
    {162U, 5U, 0U},
    /* INMUX settings for pad PORT199:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_15_IN input func */
    {31U, 5U, 0U},
    /* EMIOS_0_EMIOS_0_CH_23_X_IN input func */
    {71U, 6U, 0U},
    /* FXIO_FXIO_D11_IN input func */
    {163U, 7U, 0U},
    /* INMUX settings for pad PORT200:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* ETPU_A_ETPU_A_CH_25_IN input func */
    {505U, 2U, 0U},
    /* SIUL_EIRQ_24_IN input func */
    {40U, 4U, 0U},
    /* EMIOS_0_EMIOS_0_CH_22_X_IN input func */
    {70U, 5U, 0U},
    /* FXIO_FXIO_D12_IN input func */
    {164U, 5U, 0U},
    /* LPI2C0_LPI2C0_SCL_IN input func */
    {212U, 4U, 0U},
    /* ETPU_B_ETPU_B_CH_14_IN input func */
    {452U, 3U, 0U},
    /* INMUX settings for pad PORT201:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* ETPU_A_ETPU_A_CH_24_IN input func */
    {504U, 3U, 0U},
    /* CAN4_CAN4_RX_IN input func */
    {4U, 5U, 0U},
    /* SIUL_EIRQ_25_IN input func */
    {41U, 4U, 0U},
    /* EMIOS_0_EMIOS_0_CH_23_X_IN input func */
    {71U, 8U, 0U},
    /* INMUX settings for pad PORT202:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_26_IN input func */
    {42U, 4U, 0U},
    /* EMIOS_0_EMIOS_0_CH_7_X_IN input func */
    {55U, 6U, 0U},
    /* ETPU_A_ETPU_A_CH_15_IN input func */
    {469U, 3U, 0U},
    /* INMUX settings for pad PORT203:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_27_IN input func */
    {43U, 4U, 0U},
    /* EMIOS_0_EMIOS_0_CH_16_X_IN input func */
    {64U, 5U, 0U},
    /* ETPU_A_ETPU_A_CH_16_IN input func */
    {468U, 3U, 0U},
    /* INMUX settings for pad PORT204:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* ETPU_A_ETPU_A_CH_26_IN input func */
    {500U, 3U, 0U},
    /* SIUL_EIRQ_28_IN input func */
    {44U, 4U, 0U},
    /* EMIOS_0_EMIOS_0_CH_18_X_IN input func */
    {66U, 5U, 0U},
    /* LPSPI4_LPSPI4_PCS3_IN input func */
    {258U, 3U, 0U},
    /* INMUX settings for pad PORT205:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_29_IN input func */
    {45U, 4U, 0U},
    /* EMIOS_0_EMIOS_0_CH_19_X_IN input func */
    {67U, 10U, 0U},
    /* FXIO_FXIO_D13_IN input func */
    {165U, 5U, 0U},
    /* LPI2C0_LPI2C0_SDA_IN input func */
    {214U, 4U, 0U},
    /* ETPU_B_ETPU_B_CH_28_IN input func */
    {384U, 2U, 0U},
    /* ETPU_A_ETPU_A_CH_20_IN input func */
    {466U, 3U, 0U},
    /* INMUX settings for pad PORT206:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* ETPU_A_ETPU_A_CH_25_IN input func */
    {505U, 3U, 0U},
    /* CAN5_CAN5_RX_IN input func */
    {5U, 4U, 0U},
    /* SIUL_EIRQ_30_IN input func */
    {46U, 4U, 0U},
    /* INMUX settings for pad PORT207:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_31_IN input func */
    {47U, 4U, 0U},
    /* FXIO_FXIO_D14_IN input func */
    {166U, 5U, 0U},
    /* INMUX settings for pad PORT208:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* FXIO_FXIO_D15_IN input func */
    {167U, 6U, 0U},
    /* INMUX settings for pad PORT209:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* FXIO_FXIO_D16_IN input func */
    {168U, 4U, 0U},
    /* INMUX settings for pad PORT210:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* FXIO_FXIO_D17_IN input func */
    {169U, 3U, 0U},
    /* INMUX settings for pad PORT211:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* FXIO_FXIO_D18_IN input func */
    {170U, 3U, 0U},
    /* INMUX settings for pad PORT212:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* FXIO_FXIO_D19_IN input func */
    {171U, 6U, 0U},
    /* INMUX settings for pad PORT213:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* CAN0_CAN0_RX_IN input func */
    {0U, 8U, 0U},
    /* FXIO_FXIO_D20_IN input func */
    {172U, 3U, 0U},
    /* INMUX settings for pad PORT214:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* FXIO_FXIO_D21_IN input func */
    {173U, 3U, 0U},
    /* INMUX settings for pad PORT215:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* FXIO_FXIO_D22_IN input func */
    {174U, 3U, 0U},
    /* INMUX settings for pad PORT216:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* FXIO_FXIO_D23_IN input func */
    {175U, 3U, 0U},
    /* INMUX settings for pad PORT217:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* FXIO_FXIO_D24_IN input func */
    {176U, 3U, 0U},
    /* INMUX settings for pad PORT218:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* FXIO_FXIO_D25_IN input func */
    {177U, 3U, 0U},
    /* INMUX settings for pad PORT219:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* CAN1_CAN1_RX_IN input func */
    {1U, 8U, 0U},
    /* FXIO_FXIO_D26_IN input func */
    {178U, 3U, 0U},
    /* INMUX settings for pad PORT231:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_23_IN input func */
    {39U, 5U, 0U},
    /* FXIO_FXIO_D23_IN input func */
    {175U, 4U, 0U},
    /* LPUART0_LPUART0_RX_IN input func */
    {187U, 13U, 0U},
    /* INMUX settings for pad PORT232:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_24_IN input func */
    {40U, 5U, 0U},
    /* FXIO_FXIO_D24_IN input func */
    {176U, 4U, 0U},
    /* LPUART2_LPUART2_TX_IN input func */
    {365U, 13U, 0U},
    /* INMUX settings for pad PORT233:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_25_IN input func */
    {41U, 5U, 0U},
    /* FXIO_FXIO_D25_IN input func */
    {177U, 4U, 0U},
    /* LPUART2_LPUART2_RX_IN input func */
    {189U, 12U, 0U},
    /* INMUX settings for pad PORT234:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_26_IN input func */
    {42U, 5U, 0U},
    /* FXIO_FXIO_D26_IN input func */
    {178U, 4U, 0U},
    /* LPUART3_LPUART3_TX_IN input func */
    {366U, 11U, 0U},
    /* INMUX settings for pad PORT235:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_27_IN input func */
    {43U, 5U, 0U},
    /* FXIO_FXIO_D27_IN input func */
    {179U, 3U, 0U},
    /* LPUART3_LPUART3_RX_IN input func */
    {190U, 11U, 0U},
    /* INMUX settings for pad PORT236:  {IMCR reg, IMCR.SSS Val, IMCR SIUL2 Instance} */
    /* SIUL_EIRQ_28_IN input func */
    {44U, 5U, 0U},
    /* FXIO_FXIO_D28_IN input func */
    {180U, 3U, 0U}
[!ENDVAR!]


[!VAR "SIUL2_0_IN_SETTINGS_ON_SUBDERIV"!]
    /* INMUX settings for pad not available: */
    { NO_INPUTMUX_U16, 0U, 0U},

[!ENDVAR!]


[!VAR "SIUL2_0_IN_SETTINGS_INDEX_ON_SUBDERIV5"!]
    /* Index to address the input settings for pad 0*/
    (uint16)1, 
    /* Index to address the input settings for pad 1*/
    (uint16)7, 
    /* Index to address the input settings for pad 2*/
    (uint16)12, 
    /* Index to address the input settings for pad 3*/
    (uint16)21, 
    /* Index to address the input settings for pad 4*/
    (uint16)29, 
    /* Index to address the input settings for pad 5*/
    (uint16)32, 
    /* Index to address the input settings for pad 6*/
    (uint16)33, 
    /* Index to address the input settings for pad 7*/
    (uint16)44, 
    /* Index to address the input settings for pad 8*/
    (uint16)52, 
    /* Index to address the input settings for pad 9*/
    (uint16)59, 
    /* Index to address the input settings for pad 10*/
    (uint16)68, 
    /* Index to address the input settings for pad 11*/
    (uint16)0, 
    /* Index to address the input settings for pad 12*/
    (uint16)0, 
    /* Index to address the input settings for pad 13*/
    (uint16)0, 
    /* Index to address the input settings for pad 14*/
    (uint16)71, 
    /* Index to address the input settings for pad 15*/
    (uint16)77, 
    /* Index to address the input settings for pad 16*/
    (uint16)84, 
    /* Index to address the input settings for pad 17*/
    (uint16)91, 
    /* Index to address the input settings for pad 18*/
    (uint16)97, 
    /* Index to address the input settings for pad 19*/
    (uint16)103, 
    /* Index to address the input settings for pad 20*/
    (uint16)107, 
    /* Index to address the input settings for pad 21*/
    (uint16)112, 
    /* Index to address the input settings for pad 22*/
    (uint16)119, 
    /* Index to address the input settings for pad 23*/
    (uint16)123, 
    /* Index to address the input settings for pad 24*/
    (uint16)127, 
    /* Index to address the input settings for pad 25*/
    (uint16)129, 
    /* Index to address the input settings for pad 26*/
    (uint16)133, 
    /* Index to address the input settings for pad 27*/
    (uint16)0, 
    /* Index to address the input settings for pad 28*/
    (uint16)0, 
    /* Index to address the input settings for pad 29*/
    (uint16)139, 
    /* Index to address the input settings for pad 30*/
    (uint16)144, 
    /* Index to address the input settings for pad 31*/
    (uint16)149, 
    /* Index to address the input settings for pad 32*/
    (uint16)154, 
    /* Index to address the input settings for pad 33*/
    (uint16)163, 
    /* Index to address the input settings for pad 34*/
    (uint16)171, 
    /* Index to address the input settings for pad 35*/
    (uint16)180, 
    /* Index to address the input settings for pad 36*/
    (uint16)187, 
    /* Index to address the input settings for pad 37*/
    (uint16)192, 
    /* Index to address the input settings for pad 38*/
    (uint16)0, 
    /* Index to address the input settings for pad 39*/
    (uint16)0, 
    /* Index to address the input settings for pad 40*/
    (uint16)197, 
    /* Index to address the input settings for pad 41*/
    (uint16)203, 
    /* Index to address the input settings for pad 42*/
    (uint16)208, 
    /* Index to address the input settings for pad 43*/
    (uint16)213, 
    /* Index to address the input settings for pad 44*/
    (uint16)221, 
    /* Index to address the input settings for pad 45*/
    (uint16)231, 
    /* Index to address the input settings for pad 46*/
    (uint16)242, 
    /* Index to address the input settings for pad 47*/
    (uint16)250, 
    /* Index to address the input settings for pad 48*/
    (uint16)259, 
    /* Index to address the input settings for pad 49*/
    (uint16)269, 
    /* Index to address the input settings for pad 50*/
    (uint16)281, 
    /* Index to address the input settings for pad 51*/
    (uint16)287, 
    /* Index to address the input settings for pad 52*/
    (uint16)290, 
    /* Index to address the input settings for pad 53*/
    (uint16)295, 
    /* Index to address the input settings for pad 54*/
    (uint16)300, 
    /* Index to address the input settings for pad 55*/
    (uint16)305, 
    /* Index to address the input settings for pad 56*/
    (uint16)316, 
    /* Index to address the input settings for pad 57*/
    (uint16)322, 
    /* Index to address the input settings for pad 58*/
    (uint16)329, 
    /* Index to address the input settings for pad 59*/
    (uint16)334, 
    /* Index to address the input settings for pad 60*/
    (uint16)341, 
    /* Index to address the input settings for pad 61*/
    (uint16)346, 
    /* Index to address the input settings for pad 62*/
    (uint16)0, 
    /* Index to address the input settings for pad 63*/
    (uint16)0, 
    /* Index to address the input settings for pad 64*/
    (uint16)350, 
    /* Index to address the input settings for pad 65*/
    (uint16)360, 
    /* Index to address the input settings for pad 66*/
    (uint16)369, 
    /* Index to address the input settings for pad 67*/
    (uint16)376, 
    /* Index to address the input settings for pad 68*/
    (uint16)379, 
    /* Index to address the input settings for pad 69*/
    (uint16)383, 
    /* Index to address the input settings for pad 70*/
    (uint16)388, 
    /* Index to address the input settings for pad 71*/
    (uint16)394, 
    /* Index to address the input settings for pad 72*/
    (uint16)399, 
    /* Index to address the input settings for pad 73*/
    (uint16)408, 
    /* Index to address the input settings for pad 74*/
    (uint16)418, 
    /* Index to address the input settings for pad 75*/
    (uint16)429, 
    /* Index to address the input settings for pad 76*/
    (uint16)439, 
    /* Index to address the input settings for pad 77*/
    (uint16)446, 
    /* Index to address the input settings for pad 78*/
    (uint16)454, 
    /* Index to address the input settings for pad 79*/
    (uint16)464, 
    /* Index to address the input settings for pad 80*/
    (uint16)476, 
    /* Index to address the input settings for pad 81*/
    (uint16)485, 
    /* Index to address the input settings for pad 82*/
    (uint16)493, 
    /* Index to address the input settings for pad 83*/
    (uint16)497, 
    /* Index to address the input settings for pad 84*/
    (uint16)501, 
    /* Index to address the input settings for pad 85*/
    (uint16)509, 
    /* Index to address the input settings for pad 86*/
    (uint16)0, 
    /* Index to address the input settings for pad 87*/
    (uint16)514, 
    /* Index to address the input settings for pad 88*/
    (uint16)521, 
    /* Index to address the input settings for pad 89*/
    (uint16)529, 
    /* Index to address the input settings for pad 90*/
    (uint16)538, 
    /* Index to address the input settings for pad 91*/
    (uint16)546, 
    /* Index to address the input settings for pad 92*/
    (uint16)552, 
    /* Index to address the input settings for pad 93*/
    (uint16)558, 
    /* Index to address the input settings for pad 94*/
    (uint16)567, 
    /* Index to address the input settings for pad 95*/
    (uint16)572, 
    /* Index to address the input settings for pad 96*/
    (uint16)578, 
    /* Index to address the input settings for pad 97*/
    (uint16)587, 
    /* Index to address the input settings for pad 98*/
    (uint16)595, 
    /* Index to address the input settings for pad 99*/
    (uint16)604, 
    /* Index to address the input settings for pad 100*/
    (uint16)612, 
    /* Index to address the input settings for pad 101*/
    (uint16)618, 
    /* Index to address the input settings for pad 102*/
    (uint16)627, 
    /* Index to address the input settings for pad 103*/
    (uint16)635, 
    /* Index to address the input settings for pad 104*/
    (uint16)640, 
    /* Index to address the input settings for pad 105*/
    (uint16)652, 
    /* Index to address the input settings for pad 106*/
    (uint16)663, 
    /* Index to address the input settings for pad 107*/
    (uint16)670, 
    /* Index to address the input settings for pad 108*/
    (uint16)678, 
    /* Index to address the input settings for pad 109*/
    (uint16)684, 
    /* Index to address the input settings for pad 110*/
    (uint16)691, 
    /* Index to address the input settings for pad 111*/
    (uint16)699, 
    /* Index to address the input settings for pad 112*/
    (uint16)708, 
    /* Index to address the input settings for pad 113*/
    (uint16)712, 
    /* Index to address the input settings for pad 114*/
    (uint16)720, 
    /* Index to address the input settings for pad 115*/
    (uint16)725, 
    /* Index to address the input settings for pad 116*/
    (uint16)731, 
    /* Index to address the input settings for pad 117*/
    (uint16)743, 
    /* Index to address the input settings for pad 118*/
    (uint16)749, 
    /* Index to address the input settings for pad 119*/
    (uint16)755, 
    /* Index to address the input settings for pad 120*/
    (uint16)760, 
    /* Index to address the input settings for pad 121*/
    (uint16)766, 
    /* Index to address the input settings for pad 122*/
    (uint16)770, 
    /* Index to address the input settings for pad 123*/
    (uint16)774, 
    /* Index to address the input settings for pad 124*/
    (uint16)777, 
    /* Index to address the input settings for pad 125*/
    (uint16)779, 
    /* Index to address the input settings for pad 126*/
    (uint16)781, 
    /* Index to address the input settings for pad 127*/
    (uint16)783, 
    /* Index to address the input settings for pad 128*/
    (uint16)786, 
    /* Index to address the input settings for pad 129*/
    (uint16)792, 
    /* Index to address the input settings for pad 130*/
    (uint16)798, 
    /* Index to address the input settings for pad 131*/
    (uint16)0, 
    /* Index to address the input settings for pad 132*/
    (uint16)803, 
    /* Index to address the input settings for pad 133*/
    (uint16)810, 
    /* Index to address the input settings for pad 134*/
    (uint16)816, 
    /* Index to address the input settings for pad 135*/
    (uint16)819, 
    /* Index to address the input settings for pad 136*/
    (uint16)825, 
    /* Index to address the input settings for pad 137*/
    (uint16)831, 
    /* Index to address the input settings for pad 138*/
    (uint16)838, 
    /* Index to address the input settings for pad 139*/
    (uint16)846, 
    /* Index to address the input settings for pad 140*/
    (uint16)0, 
    /* Index to address the input settings for pad 141*/
    (uint16)0, 
    /* Index to address the input settings for pad 142*/
    (uint16)855, 
    /* Index to address the input settings for pad 143*/
    (uint16)861, 
    /* Index to address the input settings for pad 144*/
    (uint16)871, 
    /* Index to address the input settings for pad 145*/
    (uint16)879, 
    /* Index to address the input settings for pad 146*/
    (uint16)880, 
    /* Index to address the input settings for pad 147*/
    (uint16)881, 
    /* Index to address the input settings for pad 148*/
    (uint16)883, 
    /* Index to address the input settings for pad 149*/
    (uint16)885, 
    /* Index to address the input settings for pad 150*/
    (uint16)0, 
    /* Index to address the input settings for pad 151*/
    (uint16)887, 
    /* Index to address the input settings for pad 152*/
    (uint16)0, 
    /* Index to address the input settings for pad 153*/
    (uint16)0, 
    /* Index to address the input settings for pad 154*/
    (uint16)890, 
    /* Index to address the input settings for pad 155*/
    (uint16)895, 
    /* Index to address the input settings for pad 156*/
    (uint16)898, 
    /* Index to address the input settings for pad 157*/
    (uint16)901, 
    /* Index to address the input settings for pad 158*/
    (uint16)904, 
    /* Index to address the input settings for pad 159*/
    (uint16)905, 
    /* Index to address the input settings for pad 160*/
    (uint16)909, 
    /* Index to address the input settings for pad 161*/
    (uint16)916, 
    /* Index to address the input settings for pad 162*/
    (uint16)922, 
    /* Index to address the input settings for pad 163*/
    (uint16)927, 
    /* Index to address the input settings for pad 164*/
    (uint16)932, 
    /* Index to address the input settings for pad 165*/
    (uint16)936, 
    /* Index to address the input settings for pad 166*/
    (uint16)940, 
    /* Index to address the input settings for pad 167*/
    (uint16)943, 
    /* Index to address the input settings for pad 168*/
    (uint16)947, 
    /* Index to address the input settings for pad 169*/
    (uint16)952, 
    /* Index to address the input settings for pad 170*/
    (uint16)955, 
    /* Index to address the input settings for pad 171*/
    (uint16)958, 
    /* Index to address the input settings for pad 172*/
    (uint16)962, 
    /* Index to address the input settings for pad 173*/
    (uint16)967, 
    /* Index to address the input settings for pad 174*/
    (uint16)972, 
    /* Index to address the input settings for pad 175*/
    (uint16)979, 
    /* Index to address the input settings for pad 176*/
    (uint16)987, 
    /* Index to address the input settings for pad 177*/
    (uint16)992, 
    /* Index to address the input settings for pad 178*/
    (uint16)994, 
    /* Index to address the input settings for pad 179*/
    (uint16)999, 
    /* Index to address the input settings for pad 180*/
    (uint16)1003, 
    /* Index to address the input settings for pad 181*/
    (uint16)1014, 
    /* Index to address the input settings for pad 182*/
    (uint16)0, 
    /* Index to address the input settings for pad 183*/
    (uint16)1023, 
    /* Index to address the input settings for pad 184*/
    (uint16)1028, 
    /* Index to address the input settings for pad 185*/
    (uint16)1031, 
    /* Index to address the input settings for pad 186*/
    (uint16)1037, 
    /* Index to address the input settings for pad 187*/
    (uint16)1043, 
    /* Index to address the input settings for pad 188*/
    (uint16)1047, 
    /* Index to address the input settings for pad 189*/
    (uint16)1051, 
    /* Index to address the input settings for pad 190*/
    (uint16)1060, 
    /* Index to address the input settings for pad 191*/
    (uint16)1063, 
    /* Index to address the input settings for pad 192*/
    (uint16)1066, 
    /* Index to address the input settings for pad 193*/
    (uint16)1069, 
    /* Index to address the input settings for pad 194*/
    (uint16)1072, 
    /* Index to address the input settings for pad 195*/
    (uint16)1077, 
    /* Index to address the input settings for pad 196*/
    (uint16)1082, 
    /* Index to address the input settings for pad 197*/
    (uint16)1086, 
    /* Index to address the input settings for pad 198*/
    (uint16)1090, 
    /* Index to address the input settings for pad 199*/
    (uint16)1092, 
    /* Index to address the input settings for pad 200*/
    (uint16)1095, 
    /* Index to address the input settings for pad 201*/
    (uint16)1101, 
    /* Index to address the input settings for pad 202*/
    (uint16)1105, 
    /* Index to address the input settings for pad 203*/
    (uint16)1108, 
    /* Index to address the input settings for pad 204*/
    (uint16)1111, 
    /* Index to address the input settings for pad 205*/
    (uint16)1115, 
    /* Index to address the input settings for pad 206*/
    (uint16)1121, 
    /* Index to address the input settings for pad 207*/
    (uint16)1124, 
    /* Index to address the input settings for pad 208*/
    (uint16)1126, 
    /* Index to address the input settings for pad 209*/
    (uint16)1127, 
    /* Index to address the input settings for pad 210*/
    (uint16)1128, 
    /* Index to address the input settings for pad 211*/
    (uint16)1129, 
    /* Index to address the input settings for pad 212*/
    (uint16)1130, 
    /* Index to address the input settings for pad 213*/
    (uint16)1131, 
    /* Index to address the input settings for pad 214*/
    (uint16)1133, 
    /* Index to address the input settings for pad 215*/
    (uint16)1134, 
    /* Index to address the input settings for pad 216*/
    (uint16)1135, 
    /* Index to address the input settings for pad 217*/
    (uint16)1136, 
    /* Index to address the input settings for pad 218*/
    (uint16)1137, 
    /* Index to address the input settings for pad 219*/
    (uint16)1138, 
    /* Index to address the input settings for pad 220*/
    (uint16)0, 
    /* Index to address the input settings for pad 221*/
    (uint16)0, 
    /* Index to address the input settings for pad 222*/
    (uint16)0, 
    /* Index to address the input settings for pad 223*/
    (uint16)0, 
    /* Index to address the input settings for pad 224*/
    (uint16)0, 
    /* Index to address the input settings for pad 225*/
    (uint16)0, 
    /* Index to address the input settings for pad 226*/
    (uint16)0, 
    /* Index to address the input settings for pad 227*/
    (uint16)0, 
    /* Index to address the input settings for pad 228*/
    (uint16)0, 
    /* Index to address the input settings for pad 229*/
    (uint16)0, 
    /* Index to address the input settings for pad 230*/
    (uint16)0, 
    /* Index to address the input settings for pad 231*/
    (uint16)1140, 
    /* Index to address the input settings for pad 232*/
    (uint16)1143, 
    /* Index to address the input settings for pad 233*/
    (uint16)1146, 
    /* Index to address the input settings for pad 234*/
    (uint16)1149, 
    /* Index to address the input settings for pad 235*/
    (uint16)1152, 
    /* Index to address the input settings for pad 236*/
    (uint16)1155
[!ENDVAR!]


[!VAR "SIUL2_0_SIZE_OF_IN_SETTINGS_ON_SUBDERIV5"!][!//
1157[!//
[!ENDVAR!]


[!VAR "SIUL2_0_IN_SETTINGS_INDEX_ON_SUBDERIV"!]

[!ENDVAR!]


[!VAR "SIUL2_0_SIZE_OF_IN_SETTINGS_ON_SUBDERIV"!][!//
1[!//
[!ENDVAR!]


[!VAR "SIUL2_0_SIZE_OF_IN_INDEX_TABLE_ON_SUBDERIV5"!][!//
237[!//
[!ENDVAR!]


[!VAR "SIUL2_0_SIZE_OF_IN_INDEX_TABLE_ON_SUBDERIV"!][!//
237[!//
[!ENDVAR!]

[!ENDIF!][!//avoid multiple inclusion
