

================================================================
== Vivado HLS Report for 'fc1'
================================================================
* Date:           Tue Jul  9 15:58:46 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        lenet_hls_010
* Solution:       s_1
* Product family: zynq
* Target device:  xc7z010-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.321|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  20498|  20498|  20498|  20498|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-------+-------+----------+-----------+-----------+------+----------+
        |             |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  20328|  20328|       242|          -|          -|    84|    no    |
        | + Loop 1.1  |    240|    240|         2|          -|          -|   120|    no    |
        |- Loop 2     |    168|    168|         2|          -|          -|    84|    no    |
        +-------------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 5 
3 --> 4 2 
4 --> 3 
5 --> 6 
6 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 7 [1/1] (0.46ns)   --->   "br label %.loopexit" [function.cpp:198]   --->   Operation 7 'br' <Predicate = true> <Delay = 0.46>

State 2 <SV = 1> <Delay = 1.52>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%i_0 = phi i7 [ 0, %0 ], [ %i, %.loopexit.loopexit ]"   --->   Operation 8 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (1.06ns)   --->   "%icmp_ln198 = icmp eq i7 %i_0, -44" [function.cpp:198]   --->   Operation 9 'icmp' 'icmp_ln198' <Predicate = true> <Delay = 1.06> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 84, i64 84, i64 84)"   --->   Operation 10 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (1.31ns)   --->   "%i = add i7 %i_0, 1" [function.cpp:198]   --->   Operation 11 'add' 'i' <Predicate = true> <Delay = 1.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "br i1 %icmp_ln198, label %.preheader.preheader, label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit" [function.cpp:198]   --->   Operation 12 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln200 = zext i7 %i_0 to i64" [function.cpp:200]   --->   Operation 13 'zext' 'zext_ln200' <Predicate = (!icmp_ln198)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%tmp = call i14 @_ssdm_op_BitConcatenate.i14.i7.i7(i7 %i_0, i7 0)" [function.cpp:203]   --->   Operation 14 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln198)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln1117 = zext i14 %tmp to i15" [function.cpp:203]   --->   Operation 15 'zext' 'zext_ln1117' <Predicate = (!icmp_ln198)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_s = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %i_0, i3 0)" [function.cpp:203]   --->   Operation 16 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln198)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln1117_2 = zext i10 %tmp_s to i15" [function.cpp:203]   --->   Operation 17 'zext' 'zext_ln1117_2' <Predicate = (!icmp_ln198)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.52ns)   --->   "%sub_ln1117 = sub i15 %zext_ln1117, %zext_ln1117_2" [function.cpp:203]   --->   Operation 18 'sub' 'sub_ln1117' <Predicate = (!icmp_ln198)> <Delay = 1.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%out_V_addr = getelementptr [84 x i16]* %out_V, i64 0, i64 %zext_ln200" [function.cpp:200]   --->   Operation 19 'getelementptr' 'out_V_addr' <Predicate = (!icmp_ln198)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.46ns)   --->   "br label %1" [function.cpp:201]   --->   Operation 20 'br' <Predicate = (!icmp_ln198)> <Delay = 0.46>
ST_2 : Operation 21 [1/1] (0.46ns)   --->   "br label %.preheader" [function.cpp:207]   --->   Operation 21 'br' <Predicate = (icmp_ln198)> <Delay = 0.46>

State 3 <SV = 2> <Delay = 4.30>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%p_Val2_9 = phi i16 [ 0, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit ], [ %trunc_ln4, %_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i ]" [function.cpp:203]   --->   Operation 22 'phi' 'p_Val2_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%j_0 = phi i7 [ 0, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit ], [ %j, %_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i ]"   --->   Operation 23 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (2.77ns)   --->   "store i16 %p_Val2_9, i16* %out_V_addr, align 2" [function.cpp:203]   --->   Operation 24 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_3 : Operation 25 [1/1] (1.06ns)   --->   "%icmp_ln201 = icmp eq i7 %j_0, -8" [function.cpp:201]   --->   Operation 25 'icmp' 'icmp_ln201' <Predicate = true> <Delay = 1.06> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120)"   --->   Operation 26 'speclooptripcount' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (1.31ns)   --->   "%j = add i7 %j_0, 1" [function.cpp:201]   --->   Operation 27 'add' 'j' <Predicate = true> <Delay = 1.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %icmp_ln201, label %.loopexit.loopexit, label %_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i" [function.cpp:201]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i7 %j_0 to i64" [function.cpp:203]   --->   Operation 29 'zext' 'zext_ln203' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln1117_3 = zext i7 %j_0 to i15" [function.cpp:203]   --->   Operation 30 'zext' 'zext_ln1117_3' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (1.53ns)   --->   "%add_ln1117 = add i15 %zext_ln1117_3, %sub_ln1117" [function.cpp:203]   --->   Operation 31 'add' 'add_ln1117' <Predicate = (!icmp_ln201)> <Delay = 1.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln1117 = sext i15 %add_ln1117 to i64" [function.cpp:203]   --->   Operation 32 'sext' 'sext_ln1117' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%FC1_W_V_addr = getelementptr [10080 x i9]* @FC1_W_V, i64 0, i64 %sext_ln1117" [function.cpp:203]   --->   Operation 33 'getelementptr' 'FC1_W_V_addr' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%Re_out_V_addr = getelementptr [120 x i16]* @Re_out_V, i64 0, i64 %zext_ln203" [function.cpp:203]   --->   Operation 34 'getelementptr' 'Re_out_V_addr' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_3 : Operation 35 [2/2] (2.77ns)   --->   "%Re_out_V_load = load i16* %Re_out_V_addr, align 2" [function.cpp:203]   --->   Operation 35 'load' 'Re_out_V_load' <Predicate = (!icmp_ln201)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_3 : Operation 36 [2/2] (2.77ns)   --->   "%FC1_W_V_load = load i9* %FC1_W_V_addr, align 2" [function.cpp:203]   --->   Operation 36 'load' 'FC1_W_V_load' <Predicate = (!icmp_ln201)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 120> <ROM>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 37 'br' <Predicate = (icmp_ln201)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 8.32>
ST_4 : Operation 38 [1/2] (2.77ns)   --->   "%Re_out_V_load = load i16* %Re_out_V_addr, align 2" [function.cpp:203]   --->   Operation 38 'load' 'Re_out_V_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln1117_1 = sext i16 %Re_out_V_load to i25" [function.cpp:203]   --->   Operation 39 'sext' 'sext_ln1117_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/2] (2.77ns)   --->   "%FC1_W_V_load = load i9* %FC1_W_V_addr, align 2" [function.cpp:203]   --->   Operation 40 'load' 'FC1_W_V_load' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 120> <ROM>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i9 %FC1_W_V_load to i25" [function.cpp:203]   --->   Operation 41 'sext' 'sext_ln1192' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (2.82ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1192 = mul i25 %sext_ln1117_1, %sext_ln1192" [function.cpp:203]   --->   Operation 42 'mul' 'mul_ln1192' <Predicate = true> <Delay = 2.82> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 43 [1/1] (0.00ns) (grouped into DSP with root node ret_V)   --->   "%sext_ln1192_2 = sext i25 %mul_ln1192 to i26" [function.cpp:203]   --->   Operation 43 'sext' 'sext_ln1192_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%lhs_V = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %p_Val2_9, i10 0)" [function.cpp:203]   --->   Operation 44 'bitconcatenate' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (2.73ns) (root node of the DSP)   --->   "%ret_V = add i26 %lhs_V, %sext_ln1192_2" [function.cpp:203]   --->   Operation 45 'add' 'ret_V' <Predicate = true> <Delay = 2.73> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln4 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %ret_V, i32 10, i32 25)" [function.cpp:203]   --->   Operation 46 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "br label %1" [function.cpp:201]   --->   Operation 47 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 2.77>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%i1_0 = phi i7 [ %i_4, %_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i ], [ 0, %.preheader.preheader ]"   --->   Operation 48 'phi' 'i1_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (1.06ns)   --->   "%icmp_ln207 = icmp eq i7 %i1_0, -44" [function.cpp:207]   --->   Operation 49 'icmp' 'icmp_ln207' <Predicate = true> <Delay = 1.06> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 84, i64 84, i64 84)"   --->   Operation 50 'speclooptripcount' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (1.31ns)   --->   "%i_4 = add i7 %i1_0, 1" [function.cpp:207]   --->   Operation 51 'add' 'i_4' <Predicate = true> <Delay = 1.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "br i1 %icmp_ln207, label %2, label %_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i" [function.cpp:207]   --->   Operation 52 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln209 = zext i7 %i1_0 to i64" [function.cpp:209]   --->   Operation 53 'zext' 'zext_ln209' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%out_V_addr_2 = getelementptr [84 x i16]* %out_V, i64 0, i64 %zext_ln209" [function.cpp:209]   --->   Operation 54 'getelementptr' 'out_V_addr_2' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_5 : Operation 55 [2/2] (2.77ns)   --->   "%p_Val2_s = load i16* %out_V_addr_2, align 2" [function.cpp:209]   --->   Operation 55 'load' 'p_Val2_s' <Predicate = (!icmp_ln207)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%FC1_B_V_addr = getelementptr [120 x i8]* @FC1_B_V, i64 0, i64 %zext_ln209" [function.cpp:209]   --->   Operation 56 'getelementptr' 'FC1_B_V_addr' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_5 : Operation 57 [2/2] (2.77ns)   --->   "%p_Val2_8 = load i8* %FC1_B_V_addr, align 1" [function.cpp:209]   --->   Operation 57 'load' 'p_Val2_8' <Predicate = (!icmp_ln207)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 120> <ROM>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "ret void" [function.cpp:215]   --->   Operation 58 'ret' <Predicate = (icmp_ln207)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 7.69>
ST_6 : Operation 59 [1/2] (2.77ns)   --->   "%p_Val2_s = load i16* %out_V_addr_2, align 2" [function.cpp:209]   --->   Operation 59 'load' 'p_Val2_s' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_6 : Operation 60 [1/2] (2.77ns)   --->   "%p_Val2_8 = load i8* %FC1_B_V_addr, align 1" [function.cpp:209]   --->   Operation 60 'load' 'p_Val2_8' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 120> <ROM>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln1265 = sext i8 %p_Val2_8 to i16" [function.cpp:209]   --->   Operation 61 'sext' 'sext_ln1265' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i8 %p_Val2_8 to i15" [function.cpp:209]   --->   Operation 62 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln703 = trunc i16 %p_Val2_s to i15" [function.cpp:209]   --->   Operation 63 'trunc' 'trunc_ln703' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (1.54ns)   --->   "%add_ln703 = add i16 %sext_ln1265, %p_Val2_s" [function.cpp:209]   --->   Operation 64 'add' 'add_ln703' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 65 [1/1] (1.53ns)   --->   "%add_ln1495 = add i15 %trunc_ln703, %sext_ln703" [function.cpp:210]   --->   Operation 65 'add' 'add_ln1495' <Predicate = true> <Delay = 1.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703, i32 15)" [function.cpp:210]   --->   Operation 66 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.60ns)   --->   "%select_ln210 = select i1 %tmp_10, i15 0, i15 %add_ln1495" [function.cpp:210]   --->   Operation 67 'select' 'select_ln210' <Predicate = true> <Delay = 0.60> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln210 = zext i15 %select_ln210 to i16" [function.cpp:210]   --->   Operation 68 'zext' 'zext_ln210' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (2.77ns)   --->   "store i16 %zext_ln210, i16* %out_V_addr_2, align 2" [function.cpp:209]   --->   Operation 69 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "br label %.preheader" [function.cpp:207]   --->   Operation 70 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ Re_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ FC1_W_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ FC1_B_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln198      (br               ) [ 0111100]
i_0           (phi              ) [ 0010000]
icmp_ln198    (icmp             ) [ 0011100]
empty         (speclooptripcount) [ 0000000]
i             (add              ) [ 0111100]
br_ln198      (br               ) [ 0000000]
zext_ln200    (zext             ) [ 0000000]
tmp           (bitconcatenate   ) [ 0000000]
zext_ln1117   (zext             ) [ 0000000]
tmp_s         (bitconcatenate   ) [ 0000000]
zext_ln1117_2 (zext             ) [ 0000000]
sub_ln1117    (sub              ) [ 0001100]
out_V_addr    (getelementptr    ) [ 0001100]
br_ln201      (br               ) [ 0011100]
br_ln207      (br               ) [ 0011111]
p_Val2_9      (phi              ) [ 0001100]
j_0           (phi              ) [ 0001000]
store_ln203   (store            ) [ 0000000]
icmp_ln201    (icmp             ) [ 0011100]
empty_32      (speclooptripcount) [ 0000000]
j             (add              ) [ 0011100]
br_ln201      (br               ) [ 0000000]
zext_ln203    (zext             ) [ 0000000]
zext_ln1117_3 (zext             ) [ 0000000]
add_ln1117    (add              ) [ 0000000]
sext_ln1117   (sext             ) [ 0000000]
FC1_W_V_addr  (getelementptr    ) [ 0000100]
Re_out_V_addr (getelementptr    ) [ 0000100]
br_ln0        (br               ) [ 0111100]
Re_out_V_load (load             ) [ 0000000]
sext_ln1117_1 (sext             ) [ 0000000]
FC1_W_V_load  (load             ) [ 0000000]
sext_ln1192   (sext             ) [ 0000000]
mul_ln1192    (mul              ) [ 0000000]
sext_ln1192_2 (sext             ) [ 0000000]
lhs_V         (bitconcatenate   ) [ 0000000]
ret_V         (add              ) [ 0000000]
trunc_ln4     (partselect       ) [ 0011100]
br_ln201      (br               ) [ 0011100]
i1_0          (phi              ) [ 0000010]
icmp_ln207    (icmp             ) [ 0000011]
empty_33      (speclooptripcount) [ 0000000]
i_4           (add              ) [ 0010011]
br_ln207      (br               ) [ 0000000]
zext_ln209    (zext             ) [ 0000000]
out_V_addr_2  (getelementptr    ) [ 0000001]
FC1_B_V_addr  (getelementptr    ) [ 0000001]
ret_ln215     (ret              ) [ 0000000]
p_Val2_s      (load             ) [ 0000000]
p_Val2_8      (load             ) [ 0000000]
sext_ln1265   (sext             ) [ 0000000]
sext_ln703    (sext             ) [ 0000000]
trunc_ln703   (trunc            ) [ 0000000]
add_ln703     (add              ) [ 0000000]
add_ln1495    (add              ) [ 0000000]
tmp_10        (bitselect        ) [ 0000000]
select_ln210  (select           ) [ 0000000]
zext_ln210    (zext             ) [ 0000000]
store_ln209   (store            ) [ 0000000]
br_ln207      (br               ) [ 0010011]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="out_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="Re_out_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Re_out_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="FC1_W_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FC1_W_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="FC1_B_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FC1_B_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i7.i7"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i7.i3"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i26.i16.i10"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i26.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="out_V_addr_gep_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="16" slack="0"/>
<pin id="50" dir="0" index="1" bw="1" slack="0"/>
<pin id="51" dir="0" index="2" bw="7" slack="0"/>
<pin id="52" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_V_addr/2 "/>
</bind>
</comp>

<comp id="55" class="1004" name="grp_access_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="7" slack="0"/>
<pin id="57" dir="0" index="1" bw="16" slack="0"/>
<pin id="58" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="59" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="store_ln203/3 p_Val2_s/5 store_ln209/6 "/>
</bind>
</comp>

<comp id="60" class="1004" name="FC1_W_V_addr_gep_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="9" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="0" index="2" bw="15" slack="0"/>
<pin id="64" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FC1_W_V_addr/3 "/>
</bind>
</comp>

<comp id="67" class="1004" name="Re_out_V_addr_gep_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="16" slack="0"/>
<pin id="69" dir="0" index="1" bw="1" slack="0"/>
<pin id="70" dir="0" index="2" bw="7" slack="0"/>
<pin id="71" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Re_out_V_addr/3 "/>
</bind>
</comp>

<comp id="74" class="1004" name="grp_access_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="7" slack="0"/>
<pin id="76" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="77" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="78" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Re_out_V_load/3 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_access_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="14" slack="0"/>
<pin id="82" dir="0" index="1" bw="9" slack="2147483647"/>
<pin id="83" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="84" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="FC1_W_V_load/3 "/>
</bind>
</comp>

<comp id="86" class="1004" name="out_V_addr_2_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="16" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="7" slack="0"/>
<pin id="90" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_V_addr_2/5 "/>
</bind>
</comp>

<comp id="94" class="1004" name="FC1_B_V_addr_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="8" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="7" slack="0"/>
<pin id="98" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FC1_B_V_addr/5 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_access_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="7" slack="0"/>
<pin id="103" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="104" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_8/5 "/>
</bind>
</comp>

<comp id="107" class="1005" name="i_0_reg_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="7" slack="1"/>
<pin id="109" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="111" class="1004" name="i_0_phi_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="1" slack="1"/>
<pin id="113" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="114" dir="0" index="2" bw="7" slack="0"/>
<pin id="115" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="118" class="1005" name="p_Val2_9_reg_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="16" slack="1"/>
<pin id="120" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_9 (phireg) "/>
</bind>
</comp>

<comp id="122" class="1004" name="p_Val2_9_phi_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="1"/>
<pin id="124" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="125" dir="0" index="2" bw="16" slack="1"/>
<pin id="126" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="127" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_9/3 "/>
</bind>
</comp>

<comp id="131" class="1005" name="j_0_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="7" slack="1"/>
<pin id="133" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="135" class="1004" name="j_0_phi_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="1"/>
<pin id="137" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="138" dir="0" index="2" bw="7" slack="0"/>
<pin id="139" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/3 "/>
</bind>
</comp>

<comp id="142" class="1005" name="i1_0_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="7" slack="1"/>
<pin id="144" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i1_0 (phireg) "/>
</bind>
</comp>

<comp id="146" class="1004" name="i1_0_phi_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="7" slack="0"/>
<pin id="148" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="149" dir="0" index="2" bw="1" slack="1"/>
<pin id="150" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1_0/5 "/>
</bind>
</comp>

<comp id="153" class="1004" name="icmp_ln198_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="7" slack="0"/>
<pin id="155" dir="0" index="1" bw="7" slack="0"/>
<pin id="156" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln198/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="i_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="7" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="zext_ln200_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="7" slack="0"/>
<pin id="167" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln200/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="tmp_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="14" slack="0"/>
<pin id="172" dir="0" index="1" bw="7" slack="0"/>
<pin id="173" dir="0" index="2" bw="1" slack="0"/>
<pin id="174" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="zext_ln1117_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="14" slack="0"/>
<pin id="180" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1117/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="tmp_s_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="10" slack="0"/>
<pin id="184" dir="0" index="1" bw="7" slack="0"/>
<pin id="185" dir="0" index="2" bw="1" slack="0"/>
<pin id="186" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="zext_ln1117_2_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="10" slack="0"/>
<pin id="192" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1117_2/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="sub_ln1117_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="14" slack="0"/>
<pin id="196" dir="0" index="1" bw="10" slack="0"/>
<pin id="197" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1117/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="icmp_ln201_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="7" slack="0"/>
<pin id="202" dir="0" index="1" bw="4" slack="0"/>
<pin id="203" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln201/3 "/>
</bind>
</comp>

<comp id="206" class="1004" name="j_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="7" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="212" class="1004" name="zext_ln203_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="7" slack="0"/>
<pin id="214" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203/3 "/>
</bind>
</comp>

<comp id="217" class="1004" name="zext_ln1117_3_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="7" slack="0"/>
<pin id="219" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1117_3/3 "/>
</bind>
</comp>

<comp id="221" class="1004" name="add_ln1117_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="7" slack="0"/>
<pin id="223" dir="0" index="1" bw="15" slack="1"/>
<pin id="224" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1117/3 "/>
</bind>
</comp>

<comp id="226" class="1004" name="sext_ln1117_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="15" slack="0"/>
<pin id="228" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1117/3 "/>
</bind>
</comp>

<comp id="231" class="1004" name="sext_ln1117_1_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="16" slack="0"/>
<pin id="233" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1117_1/4 "/>
</bind>
</comp>

<comp id="235" class="1004" name="sext_ln1192_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="9" slack="0"/>
<pin id="237" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192/4 "/>
</bind>
</comp>

<comp id="239" class="1004" name="lhs_V_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="26" slack="0"/>
<pin id="241" dir="0" index="1" bw="16" slack="1"/>
<pin id="242" dir="0" index="2" bw="1" slack="0"/>
<pin id="243" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V/4 "/>
</bind>
</comp>

<comp id="247" class="1004" name="trunc_ln4_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="16" slack="0"/>
<pin id="249" dir="0" index="1" bw="26" slack="0"/>
<pin id="250" dir="0" index="2" bw="5" slack="0"/>
<pin id="251" dir="0" index="3" bw="6" slack="0"/>
<pin id="252" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln4/4 "/>
</bind>
</comp>

<comp id="256" class="1004" name="icmp_ln207_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="7" slack="0"/>
<pin id="258" dir="0" index="1" bw="7" slack="0"/>
<pin id="259" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln207/5 "/>
</bind>
</comp>

<comp id="262" class="1004" name="i_4_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="7" slack="0"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/5 "/>
</bind>
</comp>

<comp id="268" class="1004" name="zext_ln209_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="7" slack="0"/>
<pin id="270" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln209/5 "/>
</bind>
</comp>

<comp id="274" class="1004" name="sext_ln1265_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="8" slack="0"/>
<pin id="276" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1265/6 "/>
</bind>
</comp>

<comp id="278" class="1004" name="sext_ln703_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="8" slack="0"/>
<pin id="280" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703/6 "/>
</bind>
</comp>

<comp id="282" class="1004" name="trunc_ln703_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="16" slack="0"/>
<pin id="284" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln703/6 "/>
</bind>
</comp>

<comp id="286" class="1004" name="add_ln703_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="8" slack="0"/>
<pin id="288" dir="0" index="1" bw="16" slack="0"/>
<pin id="289" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703/6 "/>
</bind>
</comp>

<comp id="292" class="1004" name="add_ln1495_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="15" slack="0"/>
<pin id="294" dir="0" index="1" bw="8" slack="0"/>
<pin id="295" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1495/6 "/>
</bind>
</comp>

<comp id="298" class="1004" name="tmp_10_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="0"/>
<pin id="300" dir="0" index="1" bw="16" slack="0"/>
<pin id="301" dir="0" index="2" bw="5" slack="0"/>
<pin id="302" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/6 "/>
</bind>
</comp>

<comp id="306" class="1004" name="select_ln210_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="0"/>
<pin id="308" dir="0" index="1" bw="1" slack="0"/>
<pin id="309" dir="0" index="2" bw="15" slack="0"/>
<pin id="310" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln210/6 "/>
</bind>
</comp>

<comp id="314" class="1004" name="zext_ln210_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="15" slack="0"/>
<pin id="316" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln210/6 "/>
</bind>
</comp>

<comp id="319" class="1007" name="grp_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="16" slack="0"/>
<pin id="321" dir="0" index="1" bw="9" slack="0"/>
<pin id="322" dir="0" index="2" bw="26" slack="0"/>
<pin id="323" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1192/4 sext_ln1192_2/4 ret_V/4 "/>
</bind>
</comp>

<comp id="331" class="1005" name="i_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="7" slack="0"/>
<pin id="333" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="336" class="1005" name="sub_ln1117_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="15" slack="1"/>
<pin id="338" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln1117 "/>
</bind>
</comp>

<comp id="341" class="1005" name="out_V_addr_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="7" slack="1"/>
<pin id="343" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="out_V_addr "/>
</bind>
</comp>

<comp id="349" class="1005" name="j_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="7" slack="0"/>
<pin id="351" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="354" class="1005" name="FC1_W_V_addr_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="14" slack="1"/>
<pin id="356" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="FC1_W_V_addr "/>
</bind>
</comp>

<comp id="359" class="1005" name="Re_out_V_addr_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="7" slack="1"/>
<pin id="361" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="Re_out_V_addr "/>
</bind>
</comp>

<comp id="364" class="1005" name="trunc_ln4_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="16" slack="1"/>
<pin id="366" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln4 "/>
</bind>
</comp>

<comp id="372" class="1005" name="i_4_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="7" slack="0"/>
<pin id="374" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="377" class="1005" name="out_V_addr_2_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="7" slack="1"/>
<pin id="379" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="out_V_addr_2 "/>
</bind>
</comp>

<comp id="382" class="1005" name="FC1_B_V_addr_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="7" slack="1"/>
<pin id="384" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="FC1_B_V_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="0" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="24" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="65"><net_src comp="4" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="24" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="72"><net_src comp="2" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="73"><net_src comp="24" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="79"><net_src comp="67" pin="3"/><net_sink comp="74" pin=0"/></net>

<net id="85"><net_src comp="60" pin="3"/><net_sink comp="80" pin=0"/></net>

<net id="91"><net_src comp="0" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="24" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="93"><net_src comp="86" pin="3"/><net_sink comp="55" pin=0"/></net>

<net id="99"><net_src comp="6" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="24" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="94" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="110"><net_src comp="8" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="117"><net_src comp="107" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="121"><net_src comp="26" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="128"><net_src comp="118" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="122" pin="4"/><net_sink comp="55" pin=1"/></net>

<net id="130"><net_src comp="122" pin="4"/><net_sink comp="118" pin=0"/></net>

<net id="134"><net_src comp="8" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="141"><net_src comp="131" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="145"><net_src comp="8" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="152"><net_src comp="142" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="157"><net_src comp="111" pin="4"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="10" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="163"><net_src comp="111" pin="4"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="16" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="168"><net_src comp="111" pin="4"/><net_sink comp="165" pin=0"/></net>

<net id="169"><net_src comp="165" pin="1"/><net_sink comp="48" pin=2"/></net>

<net id="175"><net_src comp="18" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="111" pin="4"/><net_sink comp="170" pin=1"/></net>

<net id="177"><net_src comp="8" pin="0"/><net_sink comp="170" pin=2"/></net>

<net id="181"><net_src comp="170" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="187"><net_src comp="20" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="111" pin="4"/><net_sink comp="182" pin=1"/></net>

<net id="189"><net_src comp="22" pin="0"/><net_sink comp="182" pin=2"/></net>

<net id="193"><net_src comp="182" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="198"><net_src comp="178" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="190" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="135" pin="4"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="28" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="135" pin="4"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="16" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="215"><net_src comp="135" pin="4"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="67" pin=2"/></net>

<net id="220"><net_src comp="135" pin="4"/><net_sink comp="217" pin=0"/></net>

<net id="225"><net_src comp="217" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="229"><net_src comp="221" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="234"><net_src comp="74" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="238"><net_src comp="80" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="244"><net_src comp="32" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="118" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="246"><net_src comp="34" pin="0"/><net_sink comp="239" pin=2"/></net>

<net id="253"><net_src comp="36" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="254"><net_src comp="38" pin="0"/><net_sink comp="247" pin=2"/></net>

<net id="255"><net_src comp="40" pin="0"/><net_sink comp="247" pin=3"/></net>

<net id="260"><net_src comp="146" pin="4"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="10" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="146" pin="4"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="16" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="271"><net_src comp="146" pin="4"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="273"><net_src comp="268" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="277"><net_src comp="101" pin="3"/><net_sink comp="274" pin=0"/></net>

<net id="281"><net_src comp="101" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="285"><net_src comp="55" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="290"><net_src comp="274" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="55" pin="3"/><net_sink comp="286" pin=1"/></net>

<net id="296"><net_src comp="282" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="278" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="303"><net_src comp="42" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="304"><net_src comp="286" pin="2"/><net_sink comp="298" pin=1"/></net>

<net id="305"><net_src comp="44" pin="0"/><net_sink comp="298" pin=2"/></net>

<net id="311"><net_src comp="298" pin="3"/><net_sink comp="306" pin=0"/></net>

<net id="312"><net_src comp="46" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="313"><net_src comp="292" pin="2"/><net_sink comp="306" pin=2"/></net>

<net id="317"><net_src comp="306" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="55" pin=1"/></net>

<net id="324"><net_src comp="231" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="325"><net_src comp="235" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="326"><net_src comp="239" pin="3"/><net_sink comp="319" pin=2"/></net>

<net id="327"><net_src comp="319" pin="3"/><net_sink comp="247" pin=1"/></net>

<net id="334"><net_src comp="159" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="339"><net_src comp="194" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="344"><net_src comp="48" pin="3"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="55" pin=0"/></net>

<net id="352"><net_src comp="206" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="357"><net_src comp="60" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="362"><net_src comp="67" pin="3"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="367"><net_src comp="247" pin="4"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="375"><net_src comp="262" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="380"><net_src comp="86" pin="3"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="55" pin=0"/></net>

<net id="385"><net_src comp="94" pin="3"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="101" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V | {3 6 }
 - Input state : 
	Port: fc1 : out_V | {5 6 }
	Port: fc1 : Re_out_V | {3 4 }
	Port: fc1 : FC1_W_V | {3 4 }
	Port: fc1 : FC1_B_V | {5 6 }
  - Chain level:
	State 1
	State 2
		icmp_ln198 : 1
		i : 1
		br_ln198 : 2
		zext_ln200 : 1
		tmp : 1
		zext_ln1117 : 2
		tmp_s : 1
		zext_ln1117_2 : 2
		sub_ln1117 : 3
		out_V_addr : 2
	State 3
		store_ln203 : 1
		icmp_ln201 : 1
		j : 1
		br_ln201 : 2
		zext_ln203 : 1
		zext_ln1117_3 : 1
		add_ln1117 : 2
		sext_ln1117 : 3
		FC1_W_V_addr : 4
		Re_out_V_addr : 2
		Re_out_V_load : 3
		FC1_W_V_load : 5
	State 4
		sext_ln1117_1 : 1
		sext_ln1192 : 1
		mul_ln1192 : 2
		sext_ln1192_2 : 3
		ret_V : 4
		trunc_ln4 : 5
	State 5
		icmp_ln207 : 1
		i_4 : 1
		br_ln207 : 2
		zext_ln209 : 1
		out_V_addr_2 : 2
		p_Val2_s : 3
		FC1_B_V_addr : 2
		p_Val2_8 : 3
	State 6
		sext_ln1265 : 1
		sext_ln703 : 1
		trunc_ln703 : 1
		add_ln703 : 2
		add_ln1495 : 2
		tmp_10 : 3
		select_ln210 : 4
		zext_ln210 : 5
		store_ln209 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|          |       i_fu_159       |    0    |    0    |    7    |
|          |       j_fu_206       |    0    |    0    |    7    |
|    add   |   add_ln1117_fu_221  |    0    |    0    |    15   |
|          |      i_4_fu_262      |    0    |    0    |    7    |
|          |   add_ln703_fu_286   |    0    |    0    |    16   |
|          |   add_ln1495_fu_292  |    0    |    0    |    15   |
|----------|----------------------|---------|---------|---------|
|  select  |  select_ln210_fu_306 |    0    |    0    |    15   |
|----------|----------------------|---------|---------|---------|
|    sub   |   sub_ln1117_fu_194  |    0    |    0    |    14   |
|----------|----------------------|---------|---------|---------|
|          |   icmp_ln198_fu_153  |    0    |    0    |    3    |
|   icmp   |   icmp_ln201_fu_200  |    0    |    0    |    3    |
|          |   icmp_ln207_fu_256  |    0    |    0    |    3    |
|----------|----------------------|---------|---------|---------|
|  muladd  |      grp_fu_319      |    1    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln200_fu_165  |    0    |    0    |    0    |
|          |  zext_ln1117_fu_178  |    0    |    0    |    0    |
|          | zext_ln1117_2_fu_190 |    0    |    0    |    0    |
|   zext   |   zext_ln203_fu_212  |    0    |    0    |    0    |
|          | zext_ln1117_3_fu_217 |    0    |    0    |    0    |
|          |   zext_ln209_fu_268  |    0    |    0    |    0    |
|          |   zext_ln210_fu_314  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |      tmp_fu_170      |    0    |    0    |    0    |
|bitconcatenate|     tmp_s_fu_182     |    0    |    0    |    0    |
|          |     lhs_V_fu_239     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |  sext_ln1117_fu_226  |    0    |    0    |    0    |
|          | sext_ln1117_1_fu_231 |    0    |    0    |    0    |
|   sext   |  sext_ln1192_fu_235  |    0    |    0    |    0    |
|          |  sext_ln1265_fu_274  |    0    |    0    |    0    |
|          |   sext_ln703_fu_278  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|partselect|   trunc_ln4_fu_247   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   trunc  |  trunc_ln703_fu_282  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
| bitselect|     tmp_10_fu_298    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    1    |    0    |   105   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
| FC1_B_V_addr_reg_382|    7   |
| FC1_W_V_addr_reg_354|   14   |
|Re_out_V_addr_reg_359|    7   |
|     i1_0_reg_142    |    7   |
|     i_0_reg_107     |    7   |
|     i_4_reg_372     |    7   |
|      i_reg_331      |    7   |
|     j_0_reg_131     |    7   |
|      j_reg_349      |    7   |
| out_V_addr_2_reg_377|    7   |
|  out_V_addr_reg_341 |    7   |
|   p_Val2_9_reg_118  |   16   |
|  sub_ln1117_reg_336 |   15   |
|  trunc_ln4_reg_364  |   16   |
+---------------------+--------+
|        Total        |   131  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_55 |  p0  |   3  |   7  |   21   ||    3    |
|  grp_access_fu_55 |  p1  |   2  |  16  |   32   ||    3    |
|  grp_access_fu_74 |  p0  |   2  |   7  |   14   ||    3    |
|  grp_access_fu_80 |  p0  |   2  |  14  |   28   ||    3    |
| grp_access_fu_101 |  p0  |   2  |   7  |   14   ||    3    |
|  p_Val2_9_reg_118 |  p0  |   2  |  16  |   32   ||    3    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   141  ||  3.124  ||    18   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   105  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   18   |
|  Register |    -   |    -   |   131  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    3   |   131  |   123  |
+-----------+--------+--------+--------+--------+
