
module msrv32_wr_en_generator_tb ();
reg flush_in, rf_wr_en, csr_wr_en;
wire wr_en_int_file_out, wr_en_csr_file_out;

msrv32_wr_en_generator DUT (.flush_in(flush_in), .rf_wr_en(rf_wr_en), .csr_wr_en(csr_wr_en),
                            .wr_en_int_file_out(wr_en_int_file_out), .wr_en_csr_file_out(wr_en_csr_file_out));
initial
begin 
   rf_wr_en = 1'b1;
   csr_wr_en = 1'b1;
end

task change();
begin
  rf_wr_en = 1'b0;
  csr_wr_en = 1'b0;
end
endtask

initial
begin 
   flush_in = 1'b1;
   #5;
   flush_in = 1'b0;
   #5;
   flush_in = 1'b1;
   #5;
   flush_in = 1'b0;
   #5;
   flush_in = 1'b1;  
   #5;
   change();
   flush_in = 1'b0;
end

initial
  $monitor ("The wr_file_out = %b, The csr_file_out = %b",wr_en_int_file_out,wr_en_csr_file_out);

endmodule
