Type,Alias,Full Name,Offset,Mask/Size,Description
C,MEM_MONITOR_ADDR, MEM_MONITOR_ADDR,0x20001000,0xFFFFFFFF,Memory Monitor Base Address
C,MEM_MONITOR_SZ, MEM_MONITOR_SZ,0x00000100,0xFFFFFFFF,Memory Monitor Size
R,GPIO0,GPIO0_BASE,0x400E1000,0xFFFFFFFF,GPIO Port 0 Memory Base Address
R,GPIO1,GPIO1_BASE,0x400E1200,0xFFFFFFFF,GPIO Port 1 Memory Base Address
R,GPIO2,GPIO2_BASE,0x400E1400,0xFFFFFFFF,GPIO Port 2 Memory Base Address
R,GPIO0_GPER,GPER,GPIO0 +0x000,0xFFFFFFFF,GPIO Enable Register Read/Write
R,GPIO0_GPERS,GPERS,GPIO0 +0x004,0xFFFFFFFF,GPIO Enable Register Set
R,GPIO0_GPERC,GPERC,GPIO0 +0x008,0xFFFFFFFF,GPIO Enable Register Clear
R,GPIO0_GPERT,GPERT,GPIO0 +0x00C,0xFFFFFFFF,GPIO Enable Register Toggle
R,GPIO0_PMR0,PMR0,GPIO0 +0x010,0xFFFFFFFF,Peripheral Mux Register 0 Read/Write
R,GPIO0_PMR0S,PMR0S,GPIO0 +0x014,0xFFFFFFFF,Peripheral Mux Register 0 Set
R,GPIO0_PMR0C,PMR0C,GPIO0 +0x018,0xFFFFFFFF,Peripheral Mux Register 0 Clear
R,GPIO0_PMR0T,PMR0T,GPIO0 +0x01C,0xFFFFFFFF,Peripheral Mux Register 0 Toggle
R,GPIO0_PMR1,PMR1,GPIO0 +0x020,0xFFFFFFFF,Peripheral Mux Register 1 Read/Write
R,GPIO0_PMR1S,PMR1S,GPIO0 +0x024,0xFFFFFFFF,Peripheral Mux Register 1 Set
R,GPIO0_PMR1C,PMR1C,GPIO0 +0x028,0xFFFFFFFF,Peripheral Mux Register 1 Clear
R,GPIO0_PMR1T,PMR1T,GPIO0 +0x02C,0xFFFFFFFF,Peripheral Mux Register 1 Toggle
R,GPIO0_PMR2,PMR2,GPIO0 +0x030,0xFFFFFFFF,Peripheral Mux Register 2 Read/Write
R,GPIO0_PMR2S,PMR2S,GPIO0 +0x034,0xFFFFFFFF,Peripheral Mux Register 2 Set
R,GPIO0_PMR2C,PMR2C,GPIO0 +0x038,0xFFFFFFFF,Peripheral Mux Register 2 Clear
R,GPIO0_PMR2T,PMR2T,GPIO0 +0x03C,0xFFFFFFFF,Peripheral Mux Register 2 Toggle
R,GPIO0_ODER,ODER,GPIO0 +0x040,0xFFFFFFFF,Output Driver Enable Register Read/Write
R,GPIO0_ODERS,ODERS,GPIO0 +0x044,0xFFFFFFFF,Output Driver Enable Register Set
R,GPIO0_ODERC,ODERC,GPIO0 +0x048,0xFFFFFFFF,Output Driver Enable Register Clear
R,GPIO0_ODERT,ODERT,GPIO0 +0x04C,0xFFFFFFFF,Output Driver Enable Register Toggle
R,GPIO0_OVR,OVR,GPIO0 +0x050,0xFFFFFFFF,Output Value Register Read/Write
R,GPIO0_OVRS,OVRS,GPIO0 +0x054,0xFFFFFFFF,Output Value Register Set
R,GPIO0_OVRC,OVRC,GPIO0 +0x058,0xFFFFFFFF,Output Value Register Clear
R,GPIO0_OVRT,OVRT,GPIO0 +0x05c,0xFFFFFFFF,Output Value Register Toggle
R,GPIO0_PVR,PVR,GPIO0 +0x060,0xFFFFFFFF,Pin Value Register Read
R,GPIO0_PUER,PUER,GPIO0 +0x070,0xFFFFFFFF,Pull-up Enable Register Read/Write
R,GPIO0_PUERS,PUERS,GPIO0 +0x074,0xFFFFFFFF,Pull-up Enable Register Set
R,GPIO0_PUERC,PUERC,GPIO0 +0x078,0xFFFFFFFF,Pull-up Enable Register Clear
R,GPIO0_PUERT,PUERT,GPIO0 +0x07C,0xFFFFFFFF,Pull-up Enable Register Toggle
R,GPIO0_PDER,PDER,GPIO0 +0x080,0xFFFFFFFF,Pull-down Enable Register Read/Write
R,GPIO0_PDERS,PDERS,GPIO0 +0x084,0xFFFFFFFF,Pull-down Enable Register Set
R,GPIO0_PDERC,PDERC,GPIO0 +0x088,0xFFFFFFFF,Pull-down Enable Register Clear
R,GPIO0_PDERT,PDERT,GPIO0 +0x08C,0xFFFFFFFF,Pull-down Enable Register Toggle
R,GPIO0_IER,IER,GPIO0 +0x090,0xFFFFFFFF,Interrupt Enable Register Read/Write
R,GPIO0_IERS,IERS,GPIO0 +0x094,0xFFFFFFFF,Interrupt Enable Register Set
R,GPIO0_IERC,IERC,GPIO0 +0x098,0xFFFFFFFF,Interrupt Enable Register Clear
R,GPIO0_IERT,IERT,GPIO0 +0x09C,0xFFFFFFFF,Interrupt Enable Register Toggle
R,GPIO0_IMR0,IMR0,GPIO0 +0x0A0,0xFFFFFFFF,Interrupt Mode Register 0 Read/Write
R,GPIO0_IMR0S,IMR0S,GPIO0 +0x0A4,0xFFFFFFFF,Interrupt Mode Register 0 Set
R,GPIO0_IMR0C,IMR0C,GPIO0 +0x0A8,0xFFFFFFFF,Interrupt Mode Register 0 Clear
R,GPIO0_IMR0T,IMR0T,GPIO0 +0x0AC,0xFFFFFFFF,Interrupt Mode Register 0 Toggle
R,GPIO0_IMR1,IMR1,GPIO0 +0x0B0,0xFFFFFFFF,Interrupt Mode Register 1 Read/Write
R,GPIO0_IMR1S,IMR1S,GPIO0 +0x0B4,0xFFFFFFFF,Interrupt Mode Register 1 Set
R,GPIO0_IMR1C,IMR1C,GPIO0 +0x0B8,0xFFFFFFFF,Interrupt Mode Register 1 Clear
R,GPIO0_IMR1T,IMR1T,GPIO0 +0x0BC,0xFFFFFFFF,Interrupt Mode Register 1 Toggle
R,GPIO0_GFER,GFER,GPIO0 +0x0C0,0xFFFFFFFF,Glitch Filter Enable Register Read/Write
R,GPIO0_GFERS,GFERS,GPIO0 +0x0C4,0xFFFFFFFF,Glitch Filter Enable Register Set
R,GPIO0_GFERC,GFERC,GPIO0 +0x0C8,0xFFFFFFFF,Glitch Filter Enable Register Clear
R,GPIO0_GFERT,GFERT,GPIO0 +0x0CC,0xFFFFFFFF,Glitch Filter Enable Register Toggle
R,GPIO0_IFR,IFR,GPIO0 +0x0D0,0xFFFFFFFF,Interrupt Flag Register Read
R,GPIO0_IFRC,IFRC,GPIO0 +0x0D8,0xFFFFFFFF,Interrupt Flag Register Clear
R,GPIO0_ODCR0,ODCR0,GPIO0 +0x100,0xFFFFFFFF,Output Driving Capability Register 0 Read/Write
R,GPIO0_ODCR0S,ODCR0S,GPIO0 +0x104,0xFFFFFFFF,Output Driving Capability Register 0 Set
R,GPIO0_ODCR0C,ODCR0C,GPIO0 +0x108,0xFFFFFFFF,Output Driving Capability Register 0 Clear
R,GPIO0_ODCR0T,ODCR0T,GPIO0 +0x10C,0xFFFFFFFF,Output Driving Capability Register 0 Toggle
R,GPIO0_ODCR1,ODCR1,GPIO0 +0x110,0xFFFFFFFF,Output Driving Capability Register 1 Read
R,GPIO0_ODCR1S,ODCR1S,GPIO0 +0x114,0xFFFFFFFF,Output Driving Capability Register 1 Set
R,GPIO0_ODCR1C,ODCR1C,GPIO0 +0x118,0xFFFFFFFF,Output Driving Capability Register 1 Clear
R,GPIO0_ODCR1T,ODCR1T,GPIO0 +0x11C,0xFFFFFFFF,Output Driving Capability Register 1 Toggle
R,GPIO0_OSRR0,OSRR0,GPIO0 +0x130,0xFFFFFFFF,Output Slew Rate Register 0 Read
R,GPIO0_OSRR0S,OSRR0S,GPIO0 +0x134,0xFFFFFFFF,Output Slew Rate Register 0 Set
R,GPIO0_OSRR0C,OSRR0C,GPIO0 +0x138,0xFFFFFFFF,Output Slew Rate Register 0 Clear
R,GPIO0_OSRR0T,OSRR0T,GPIO0 +0x13C,0xFFFFFFFF,Output Slew Rate Register 0 Toggle
R,GPIO0_STER,STER,GPIO0 +0x160,0xFFFFFFFF,Schmitt Trigger Enable Register Read
R,GPIO0_STERS,STERS,GPIO0 +0x164,0xFFFFFFFF,Schmitt Trigger Enable Register Set
R,GPIO0_STERC,STERC,GPIO0 +0x168,0xFFFFFFFF,Schmitt Trigger Enable Register Clear
R,GPIO0_STERT,STERT,GPIO0 +0x16C,0xFFFFFFFF,Schmitt Trigger Enable Register Toggle
R,GPIO0_EVER,EVER,GPIO0 +0x180,0xFFFFFFFF,Event Enable Register Read
R,GPIO0_EVERS,EVERS,GPIO0 +0x184,0xFFFFFFFF,Event Enable Register Set
R,GPIO0_EVERC,EVERC,GPIO0 +0x188,0xFFFFFFFF,Event Enable Register Clear
R,GPIO0_EVERT,EVERT,GPIO0 +0x18C,0xFFFFFFFF,Event Enable Register Toggle
R,GPIO0_PARAMETER,PARAMETER,GPIO0 +0x1F8,0xFFFFFFFF,Parameter Register Read
R,GPIO0_VERSION,VERSION,GPIO0 +0x1FC,0xFFFFFFFF,Version Register Read
R,GPIO1_GPER,GPER,GPIO1 + 0x000,0xFFFFFFFF,GPIO Enable Register Read/Write
R,GPIO1_GPERS,GPERS,GPIO1 + 0x004,0xFFFFFFFF,GPIO Enable Register Set
R,GPIO1_GPERC,GPERC,GPIO1 + 0x008,0xFFFFFFFF,GPIO Enable Register Clear
R,GPIO1_GPERT,GPERT,GPIO1 + 0x00C,0xFFFFFFFF,GPIO Enable Register Toggle
R,GPIO1_PMR0,PMR0,GPIO1 + 0x010,0xFFFFFFFF,Peripheral Mux Register 0 Read/Write
R,GPIO1_PMR0S,PMR0S,GPIO1 + 0x014,0xFFFFFFFF,Peripheral Mux Register 0 Set
R,GPIO1_PMR0C,PMR0C,GPIO1 + 0x018,0xFFFFFFFF,Peripheral Mux Register 0 Clear
R,GPIO1_PMR0T,PMR0T,GPIO1 + 0x01C,0xFFFFFFFF,Peripheral Mux Register 0 Toggle
R,GPIO1_PMR1,PMR1,GPIO1 + 0x020,0xFFFFFFFF,Peripheral Mux Register 1 Read/Write
R,GPIO1_PMR1S,PMR1S,GPIO1 + 0x024,0xFFFFFFFF,Peripheral Mux Register 1 Set
R,GPIO1_PMR1C,PMR1C,GPIO1 + 0x028,0xFFFFFFFF,Peripheral Mux Register 1 Clear
R,GPIO1_PMR1T,PMR1T,GPIO1 + 0x02C,0xFFFFFFFF,Peripheral Mux Register 1 Toggle
R,GPIO1_PMR2,PMR2,GPIO1 + 0x030,0xFFFFFFFF,Peripheral Mux Register 2 Read/Write
R,GPIO1_PMR2S,PMR2S,GPIO1 + 0x034,0xFFFFFFFF,Peripheral Mux Register 2 Set
R,GPIO1_PMR2C,PMR2C,GPIO1 + 0x038,0xFFFFFFFF,Peripheral Mux Register 2 Clear
R,GPIO1_PMR2T,PMR2T,GPIO1 + 0x03C,0xFFFFFFFF,Peripheral Mux Register 2 Toggle
R,GPIO1_ODER,ODER,GPIO1 + 0x040,0xFFFFFFFF,Output Driver Enable Register Read/Write
R,GPIO1_ODERS,ODERS,GPIO1 + 0x044,0xFFFFFFFF,Output Driver Enable Register Set
R,GPIO1_ODERC,ODERC,GPIO1 + 0x048,0xFFFFFFFF,Output Driver Enable Register Clear
R,GPIO1_ODERT,ODERT,GPIO1 + 0x04C,0xFFFFFFFF,Output Driver Enable Register Toggle
R,GPIO1_OVR,OVR,GPIO1 + 0x050,0xFFFFFFFF,Output Value Register Read/Write
R,GPIO1_OVRS,OVRS,GPIO1 + 0x054,0xFFFFFFFF,Output Value Register Set
R,GPIO1_OVRC,OVRC,GPIO1 + 0x058,0xFFFFFFFF,Output Value Register Clear
R,GPIO1_OVRT,OVRT,GPIO1 + 0x05c,0xFFFFFFFF,Output Value Register Toggle
R,GPIO1_PVR,PVR,GPIO1 + 0x060,0xFFFFFFFF,Pin Value Register Read
R,GPIO1_PUER,PUER,GPIO1 + 0x070,0xFFFFFFFF,Pull-up Enable Register Read/Write
R,GPIO1_PUERS,PUERS,GPIO1 + 0x074,0xFFFFFFFF,Pull-up Enable Register Set
R,GPIO1_PUERC,PUERC,GPIO1 + 0x078,0xFFFFFFFF,Pull-up Enable Register Clear
R,GPIO1_PUERT,PUERT,GPIO1 + 0x07C,0xFFFFFFFF,Pull-up Enable Register Toggle
R,GPIO1_PDER,PDER,GPIO1 + 0x080,0xFFFFFFFF,Pull-down Enable Register Read/Write
R,GPIO1_PDERS,PDERS,GPIO1 + 0x084,0xFFFFFFFF,Pull-down Enable Register Set
R,GPIO1_PDERC,PDERC,GPIO1 + 0x088,0xFFFFFFFF,Pull-down Enable Register Clear
R,GPIO1_PDERT,PDERT,GPIO1 + 0x08C,0xFFFFFFFF,Pull-down Enable Register Toggle
R,GPIO1_IER,IER,GPIO1 + 0x090,0xFFFFFFFF,Interrupt Enable Register Read/Write
R,GPIO1_IERS,IERS,GPIO1 + 0x094,0xFFFFFFFF,Interrupt Enable Register Set
R,GPIO1_IERC,IERC,GPIO1 + 0x098,0xFFFFFFFF,Interrupt Enable Register Clear
R,GPIO1_IERT,IERT,GPIO1 + 0x09C,0xFFFFFFFF,Interrupt Enable Register Toggle
R,GPIO1_IMR0,IMR0,GPIO1 + 0x0A0,0xFFFFFFFF,Interrupt Mode Register 0 Read/Write
R,GPIO1_IMR0S,IMR0S,GPIO1 + 0x0A4,0xFFFFFFFF,Interrupt Mode Register 0 Set
R,GPIO1_IMR0C,IMR0C,GPIO1 + 0x0A8,0xFFFFFFFF,Interrupt Mode Register 0 Clear
R,GPIO1_IMR0T,IMR0T,GPIO1 + 0x0AC,0xFFFFFFFF,Interrupt Mode Register 0 Toggle
R,GPIO1_IMR1,IMR1,GPIO1 + 0x0B0,0xFFFFFFFF,Interrupt Mode Register 1 Read/Write
R,GPIO1_IMR1S,IMR1S,GPIO1 + 0x0B4,0xFFFFFFFF,Interrupt Mode Register 1 Set
R,GPIO1_IMR1C,IMR1C,GPIO1 + 0x0B8,0xFFFFFFFF,Interrupt Mode Register 1 Clear
R,GPIO1_IMR1T,IMR1T,GPIO1 + 0x0BC,0xFFFFFFFF,Interrupt Mode Register 1 Toggle
R,GPIO1_GFER,GFER,GPIO1 + 0x0C0,0xFFFFFFFF,Glitch Filter Enable Register Read/Write
R,GPIO1_GFERS,GFERS,GPIO1 + 0x0C4,0xFFFFFFFF,Glitch Filter Enable Register Set
R,GPIO1_GFERC,GFERC,GPIO1 + 0x0C8,0xFFFFFFFF,Glitch Filter Enable Register Clear
R,GPIO1_GFERT,GFERT,GPIO1 + 0x0CC,0xFFFFFFFF,Glitch Filter Enable Register Toggle
R,GPIO1_IFR,IFR,GPIO1 + 0x0D0,0xFFFFFFFF,Interrupt Flag Register Read
R,GPIO1_IFRC,IFRC,GPIO1 + 0x0D8,0xFFFFFFFF,Interrupt Flag Register Clear
R,GPIO1_ODCR0,ODCR0,GPIO1 + 0x100,0xFFFFFFFF,Output Driving Capability Register 0 Read/Write
R,GPIO1_ODCR0S,ODCR0S,GPIO1 + 0x104,0xFFFFFFFF,Output Driving Capability Register 0 Set
R,GPIO1_ODCR0C,ODCR0C,GPIO1 + 0x108,0xFFFFFFFF,Output Driving Capability Register 0 Clear
R,GPIO1_ODCR0T,ODCR0T,GPIO1 + 0x10C,0xFFFFFFFF,Output Driving Capability Register 0 Toggle
R,GPIO1_ODCR1,ODCR1,GPIO1 + 0x110,0xFFFFFFFF,Output Driving Capability Register 1 Read
R,GPIO1_ODCR1S,ODCR1S,GPIO1 + 0x114,0xFFFFFFFF,Output Driving Capability Register 1 Set
R,GPIO1_ODCR1C,ODCR1C,GPIO1 + 0x118,0xFFFFFFFF,Output Driving Capability Register 1 Clear
R,GPIO1_ODCR1T,ODCR1T,GPIO1 + 0x11C,0xFFFFFFFF,Output Driving Capability Register 1 Toggle
R,GPIO1_OSRR0,OSRR0,GPIO1 + 0x130,0xFFFFFFFF,Output Slew Rate Register 0 Read
R,GPIO1_OSRR0S,OSRR0S,GPIO1 + 0x134,0xFFFFFFFF,Output Slew Rate Register 0 Set
R,GPIO1_OSRR0C,OSRR0C,GPIO1 + 0x138,0xFFFFFFFF,Output Slew Rate Register 0 Clear
R,GPIO1_OSRR0T,OSRR0T,GPIO1 + 0x13C,0xFFFFFFFF,Output Slew Rate Register 0 Toggle
R,GPIO1_STER,STER,GPIO1 + 0x160,0xFFFFFFFF,Schmitt Trigger Enable Register Read
R,GPIO1_STERS,STERS,GPIO1 + 0x164,0xFFFFFFFF,Schmitt Trigger Enable Register Set
R,GPIO1_STERC,STERC,GPIO1 + 0x168,0xFFFFFFFF,Schmitt Trigger Enable Register Clear
R,GPIO1_STERT,STERT,GPIO1 + 0x16C,0xFFFFFFFF,Schmitt Trigger Enable Register Toggle
R,GPIO1_EVER,EVER,GPIO1 + 0x180,0xFFFFFFFF,Event Enable Register Read
R,GPIO1_EVERS,EVERS,GPIO1 + 0x184,0xFFFFFFFF,Event Enable Register Set
R,GPIO1_EVERC,EVERC,GPIO1 + 0x188,0xFFFFFFFF,Event Enable Register Clear
R,GPIO1_EVERT,EVERT,GPIO1 + 0x18C,0xFFFFFFFF,Event Enable Register Toggle
R,GPIO1_PARAMETER,PARAMETER,GPIO1 + 0x1F8,0xFFFFFFFF,Parameter Register Read
R,GPIO1_VERSION,VERSION,GPIO1 + 0x1FC,0xFFFFFFFF,Version Register Read
R,GPIO2_GPER,GPER,GPIO2 + 0x000,0xFFFFFFFF,GPIO Enable Register Read/Write
R,GPIO2_GPERS,GPERS,GPIO2 + 0x004,0xFFFFFFFF,GPIO Enable Register Set
R,GPIO2_GPERC,GPERC,GPIO2 + 0x008,0xFFFFFFFF,GPIO Enable Register Clear
R,GPIO2_GPERT,GPERT,GPIO2 + 0x00C,0xFFFFFFFF,GPIO Enable Register Toggle
R,GPIO2_PMR0,PMR0,GPIO2 + 0x010,0xFFFFFFFF,Peripheral Mux Register 0 Read/Write
R,GPIO2_PMR0S,PMR0S,GPIO2 + 0x014,0xFFFFFFFF,Peripheral Mux Register 0 Set
R,GPIO2_PMR0C,PMR0C,GPIO2 + 0x018,0xFFFFFFFF,Peripheral Mux Register 0 Clear
R,GPIO2_PMR0T,PMR0T,GPIO2 + 0x01C,0xFFFFFFFF,Peripheral Mux Register 0 Toggle
R,GPIO2_PMR1,PMR1,GPIO2 + 0x020,0xFFFFFFFF,Peripheral Mux Register 1 Read/Write
R,GPIO2_PMR1S,PMR1S,GPIO2 + 0x024,0xFFFFFFFF,Peripheral Mux Register 1 Set
R,GPIO2_PMR1C,PMR1C,GPIO2 + 0x028,0xFFFFFFFF,Peripheral Mux Register 1 Clear
R,GPIO2_PMR1T,PMR1T,GPIO2 + 0x02C,0xFFFFFFFF,Peripheral Mux Register 1 Toggle
R,GPIO2_PMR2,PMR2,GPIO2 + 0x030,0xFFFFFFFF,Peripheral Mux Register 2 Read/Write
R,GPIO2_PMR2S,PMR2S,GPIO2 + 0x034,0xFFFFFFFF,Peripheral Mux Register 2 Set
R,GPIO2_PMR2C,PMR2C,GPIO2 + 0x038,0xFFFFFFFF,Peripheral Mux Register 2 Clear
R,GPIO2_PMR2T,PMR2T,GPIO2 + 0x03C,0xFFFFFFFF,Peripheral Mux Register 2 Toggle
R,GPIO2_ODER,ODER,GPIO2 + 0x040,0xFFFFFFFF,Output Driver Enable Register Read/Write
R,GPIO2_ODERS,ODERS,GPIO2 + 0x044,0xFFFFFFFF,Output Driver Enable Register Set
R,GPIO2_ODERC,ODERC,GPIO2 + 0x048,0xFFFFFFFF,Output Driver Enable Register Clear
R,GPIO2_ODERT,ODERT,GPIO2 + 0x04C,0xFFFFFFFF,Output Driver Enable Register Toggle
R,GPIO2_OVR,OVR,GPIO2 + 0x050,0xFFFFFFFF,Output Value Register Read/Write
R,GPIO2_OVRS,OVRS,GPIO2 + 0x054,0xFFFFFFFF,Output Value Register Set
R,GPIO2_OVRC,OVRC,GPIO2 + 0x058,0xFFFFFFFF,Output Value Register Clear
R,GPIO2_OVRT,OVRT,GPIO2 + 0x05c,0xFFFFFFFF,Output Value Register Toggle
R,GPIO2_PVR,PVR,GPIO2 + 0x060,0xFFFFFFFF,Pin Value Register Read
R,GPIO2_PUER,PUER,GPIO2 + 0x070,0xFFFFFFFF,Pull-up Enable Register Read/Write
R,GPIO2_PUERS,PUERS,GPIO2 + 0x074,0xFFFFFFFF,Pull-up Enable Register Set
R,GPIO2_PUERC,PUERC,GPIO2 + 0x078,0xFFFFFFFF,Pull-up Enable Register Clear
R,GPIO2_PUERT,PUERT,GPIO2 + 0x07C,0xFFFFFFFF,Pull-up Enable Register Toggle
R,GPIO2_PDER,PDER,GPIO2 + 0x080,0xFFFFFFFF,Pull-down Enable Register Read/Write
R,GPIO2_PDERS,PDERS,GPIO2 + 0x084,0xFFFFFFFF,Pull-down Enable Register Set
R,GPIO2_PDERC,PDERC,GPIO2 + 0x088,0xFFFFFFFF,Pull-down Enable Register Clear
R,GPIO2_PDERT,PDERT,GPIO2 + 0x08C,0xFFFFFFFF,Pull-down Enable Register Toggle
R,GPIO2_IER,IER,GPIO2 + 0x090,0xFFFFFFFF,Interrupt Enable Register Read/Write
R,GPIO2_IERS,IERS,GPIO2 + 0x094,0xFFFFFFFF,Interrupt Enable Register Set
R,GPIO2_IERC,IERC,GPIO2 + 0x098,0xFFFFFFFF,Interrupt Enable Register Clear
R,GPIO2_IERT,IERT,GPIO2 + 0x09C,0xFFFFFFFF,Interrupt Enable Register Toggle
R,GPIO2_IMR0,IMR0,GPIO2 + 0x0A0,0xFFFFFFFF,Interrupt Mode Register 0 Read/Write
R,GPIO2_IMR0S,IMR0S,GPIO2 + 0x0A4,0xFFFFFFFF,Interrupt Mode Register 0 Set
R,GPIO2_IMR0C,IMR0C,GPIO2 + 0x0A8,0xFFFFFFFF,Interrupt Mode Register 0 Clear
R,GPIO2_IMR0T,IMR0T,GPIO2 + 0x0AC,0xFFFFFFFF,Interrupt Mode Register 0 Toggle
R,GPIO2_IMR1,IMR1,GPIO2 + 0x0B0,0xFFFFFFFF,Interrupt Mode Register 1 Read/Write
R,GPIO2_IMR1S,IMR1S,GPIO2 + 0x0B4,0xFFFFFFFF,Interrupt Mode Register 1 Set
R,GPIO2_IMR1C,IMR1C,GPIO2 + 0x0B8,0xFFFFFFFF,Interrupt Mode Register 1 Clear
R,GPIO2_IMR1T,IMR1T,GPIO2 + 0x0BC,0xFFFFFFFF,Interrupt Mode Register 1 Toggle
R,GPIO2_GFER,GFER,GPIO2 + 0x0C0,0xFFFFFFFF,Glitch Filter Enable Register Read/Write
R,GPIO2_GFERS,GFERS,GPIO2 + 0x0C4,0xFFFFFFFF,Glitch Filter Enable Register Set
R,GPIO2_GFERC,GFERC,GPIO2 + 0x0C8,0xFFFFFFFF,Glitch Filter Enable Register Clear
R,GPIO2_GFERT,GFERT,GPIO2 + 0x0CC,0xFFFFFFFF,Glitch Filter Enable Register Toggle
R,GPIO2_IFR,IFR,GPIO2 + 0x0D0,0xFFFFFFFF,Interrupt Flag Register Read
R,GPIO2_IFRC,IFRC,GPIO2 + 0x0D8,0xFFFFFFFF,Interrupt Flag Register Clear
R,GPIO2_ODCR0,ODCR0,GPIO2 + 0x100,0xFFFFFFFF,Output Driving Capability Register 0 Read/Write
R,GPIO2_ODCR0S,ODCR0S,GPIO2 + 0x104,0xFFFFFFFF,Output Driving Capability Register 0 Set
R,GPIO2_ODCR0C,ODCR0C,GPIO2 + 0x108,0xFFFFFFFF,Output Driving Capability Register 0 Clear
R,GPIO2_ODCR0T,ODCR0T,GPIO2 + 0x10C,0xFFFFFFFF,Output Driving Capability Register 0 Toggle
R,GPIO2_ODCR1,ODCR1,GPIO2 + 0x110,0xFFFFFFFF,Output Driving Capability Register 1 Read
R,GPIO2_ODCR1S,ODCR1S,GPIO2 + 0x114,0xFFFFFFFF,Output Driving Capability Register 1 Set
R,GPIO2_ODCR1C,ODCR1C,GPIO2 + 0x118,0xFFFFFFFF,Output Driving Capability Register 1 Clear
R,GPIO2_ODCR1T,ODCR1T,GPIO2 + 0x11C,0xFFFFFFFF,Output Driving Capability Register 1 Toggle
R,GPIO2_OSRR0,OSRR0,GPIO2 + 0x130,0xFFFFFFFF,Output Slew Rate Register 0 Read
R,GPIO2_OSRR0S,OSRR0S,GPIO2 + 0x134,0xFFFFFFFF,Output Slew Rate Register 0 Set
R,GPIO2_OSRR0C,OSRR0C,GPIO2 + 0x138,0xFFFFFFFF,Output Slew Rate Register 0 Clear
R,GPIO2_OSRR0T,OSRR0T,GPIO2 + 0x13C,0xFFFFFFFF,Output Slew Rate Register 0 Toggle
R,GPIO2_STER,STER,GPIO2 + 0x160,0xFFFFFFFF,Schmitt Trigger Enable Register Read
R,GPIO2_STERS,STERS,GPIO2 + 0x164,0xFFFFFFFF,Schmitt Trigger Enable Register Set
R,GPIO2_STERC,STERC,GPIO2 + 0x168,0xFFFFFFFF,Schmitt Trigger Enable Register Clear
R,GPIO2_STERT,STERT,GPIO2 + 0x16C,0xFFFFFFFF,Schmitt Trigger Enable Register Toggle
R,GPIO2_EVER,EVER,GPIO2 + 0x180,0xFFFFFFFF,Event Enable Register Read
R,GPIO2_EVERS,EVERS,GPIO2 + 0x184,0xFFFFFFFF,Event Enable Register Set
R,GPIO2_EVERC,EVERC,GPIO2 + 0x188,0xFFFFFFFF,Event Enable Register Clear
R,GPIO2_EVERT,EVERT,GPIO2 + 0x18C,0xFFFFFFFF,Event Enable Register Toggle
R,GPIO2_PARAMETER,PARAMETER,GPIO2 + 0x1F8,0xFFFFFFFF,Parameter Register Read
R,GPIO2_VERSION,VERSION,GPIO2 + 0x1FC,0xFFFFFFFF,Version Register Read
R,USART0,USART0_BASE,0x40024000,0xFFFFFFFF,UART 0 Base Address
R,USART0_CR,USART0_CR,USART0 + 0x00,0xFFFFFFFF,Control Register
F,USARTx_CR_RSTRX,USARTx_CR_RSTRX,2,0x000000001,Reset Receiver: Writing a zero to this bit has no effect.Writing a one to this bit will reset the receiver.
F,USARTx_CR_RSTTX,USARTx_CR_RSTTX,3,0x000000001,Reset Transmitter: Writing a zero to this bit has no effect. Writing a one to this bit will reset the transmitter.
R,USART0_MR,USART0_MR,USART0 + 0x04,0xFFFFFFFF,Mode Register
F,USARTx_MR_MODE, USARTx_MR_MODE,0,0x00000004, Mode of the USART: 0 - Normal * 1 - RS485, 2 - H/W Handshaking
R,USART0_IER,USART0_IER,USART0 + 0x08,0xFFFFFFFF,Interrupt Enable Register
R,USART0_IDR,USART0_IDR,USART0 + 0x0C,0xFFFFFFFF,Interrupt Disable Register
R,USART0_IMR,USART0_IMR,USART0 + 0x010,0xFFFFFFFF,Interrupt Mask Register
R,USART0_CSR,USART0_CSR,USART0 + 0x14,0xFFFFFFFF,Channel Status Register
R,USART0_RHR,USART0_RHR,USART0 + 0x18,0xFFFFFFFF,Receiver Holding Register
R,USART0_THR,USART0_THR,USART0 + 0x1C,0xFFFFFFFF,Transmitter Holding Register
R,USART0_BRGR,USART0_BRGR,USART0 + 0x20,0xFFFFFFFF,Baud Rate Generator Register
R,USART0_RTOR,USART0_RTOR,USART0 + 0x24,0xFFFFFFFF,Receiver Time-out Register
R,USART0_TTGR,USART0_TTGR,USART0 + 0x28,0xFFFFFFFF,Transmitter Timeguard Register
R,USART0_FIDI,USART0_FIDI,USART0 + 0x40,0xFFFFFFFF,FI DI Ratio Register
R,USART0_NER,USART0_NER,USART0 + 0x44,0xFFFFFFFF,Number of Errors Register
R,USART0_IFR,USART0_IFR,USART0 + 0x4C,0xFFFFFFFF,IrDA Filter Register
R,USART0_MAN,USART0_MAN,USART0 + 0x50,0xFFFFFFFF,Manchester Configuration Register
R,USART0_LINMR,USART0_LINMR,USART0 + 0x54,0xFFFFFFFF,LIN Mode Register
R,USART0_LINIR,USART0_LINIR,USART0 + 0x58,0xFFFFFFFF,LIN Identifier Register
R,USART0_LINBR,USART0_LINBR,USART0 + 0x5C,0xFFFFFFFF,LIN Baud Rate Register
R,USART0_WPMR,USART0_WPMR,USART0 + 0xE4,0xFFFFFFFF,Write Protect Mode Register
R,USART0_WPSR,USART0_WPSR,USART0 + 0xE8,0xFFFFFFFF,Write Protect Status Register
R,USART0_VERSION,USART0_VERSION,USART0 + 0xFC,0xFFFFFFFF,Version Register
R,USART1,USART1_BASE,0x40028000,0xFFFFFFFF,UART 1 Base Address
R,USART1_CR,USART1_CR,USART1 + 0x00,0xFFFFFFFF,Control Register
R,USART1_MR,USART1_MR,USART1 + 0x04,0xFFFFFFFF,Mode Register
R,USART1_IER,USART1_IER,USART1 + 0x08,0xFFFFFFFF,Interrupt Enable Register
R,USART1_IDR,USART1_IDR,USART1 + 0x0C,0xFFFFFFFF,Interrupt Disable Register
R,USART1_IMR,USART1_IMR,USART1 + 0x010,0xFFFFFFFF,Interrupt Mask Register
R,USART1_CSR,USART1_CSR,USART1 + 0x14,0xFFFFFFFF,Channel Status Register
R,USART1_RHR,USART1_RHR,USART1 + 0x18,0xFFFFFFFF,Receiver Holding Register
R,USART1_THR,USART1_THR,USART1 + 0x1C,0xFFFFFFFF,Transmitter Holding Register
R,USART1_BRGR,USART1_BRGR,USART1 + 0x20,0xFFFFFFFF,Baud Rate Generator Register
R,USART1_RTOR,USART1_RTOR,USART1 + 0x24,0xFFFFFFFF,Receiver Time-out Register
R,USART1_TTGR,USART1_TTGR,USART1 + 0x28,0xFFFFFFFF,Transmitter Timeguard Register
R,USART1_FIDI,USART1_FIDI,USART1 + 0x40,0xFFFFFFFF,FI DI Ratio Register
R,USART1_NER,USART1_NER,USART1 + 0x44,0xFFFFFFFF,Number of Errors Register
R,USART1_IFR,USART1_IFR,USART1 + 0x4C,0xFFFFFFFF,IrDA Filter Register
R,USART1_MAN,USART1_MAN,USART1 + 0x50,0xFFFFFFFF,Manchester Configuration Register
R,USART1_LINMR,USART1_LINMR,USART1 + 0x54,0xFFFFFFFF,LIN Mode Register
R,USART1_LINIR,USART1_LINIR,USART1 + 0x58,0xFFFFFFFF,LIN Identifier Register
R,USART1_LINBR,USART1_LINBR,USART1 + 0x5C,0xFFFFFFFF,LIN Baud Rate Register
R,USART1_WPMR,USART1_WPMR,USART1 + 0xE4,0xFFFFFFFF,Write Protect Mode Register
R,USART1_WPSR,USART1_WPSR,USART1 + 0xE8,0xFFFFFFFF,Write Protect Status Register
R,USART1_VERSION,USART1_VERSION,USART1 + 0xFC,0xFFFFFFFF,Version Register
R,USART2,USART2_BASE,0x4002C000,0xFFFFFFFF,UART 2 Base Address
R,USART2_CR,USART2_CR,USART2 + 0x00,0xFFFFFFFF,Control Register
R,USART2_MR,USART2_MR,USART2 + 0x04,0xFFFFFFFF,Mode Register
R,USART2_IER,USART2_IER,USART2 + 0x08,0xFFFFFFFF,Interrupt Enable Register
R,USART2_IDR,USART2_IDR,USART2 + 0x0C,0xFFFFFFFF,Interrupt Disable Register
R,USART2_IMR,USART2_IMR,USART2 + 0x010,0xFFFFFFFF,Interrupt Mask Register
R,USART2_CSR,USART2_CSR,USART2 + 0x14,0xFFFFFFFF,Channel Status Register
R,USART2_RHR,USART2_RHR,USART2 + 0x18,0xFFFFFFFF,Receiver Holding Register
R,USART2_THR,USART2_THR,USART2 + 0x1C,0xFFFFFFFF,Transmitter Holding Register
R,USART2_BRGR,USART2_BRGR,USART2 + 0x20,0xFFFFFFFF,Baud Rate Generator Register
R,USART2_RTOR,USART2_RTOR,USART2 + 0x24,0xFFFFFFFF,Receiver Time-out Register
R,USART2_TTGR,USART2_TTGR,USART2 + 0x28,0xFFFFFFFF,Transmitter Timeguard Register
R,USART2_FIDI,USART2_FIDI,USART2 + 0x40,0xFFFFFFFF,FI DI Ratio Register
R,USART2_NER,USART2_NER,USART2 + 0x44,0xFFFFFFFF,Number of Errors Register
R,USART2_IFR,USART2_IFR,USART2 + 0x4C,0xFFFFFFFF,IrDA Filter Register
R,USART2_MAN,USART2_MAN,USART2 + 0x50,0xFFFFFFFF,Manchester Configuration Register
R,USART2_LINMR,USART2_LINMR,USART2 + 0x54,0xFFFFFFFF,LIN Mode Register
R,USART2_LINIR,USART2_LINIR,USART2 + 0x58,0xFFFFFFFF,LIN Identifier Register
R,USART2_LINBR,USART2_LINBR,USART2 + 0x5C,0xFFFFFFFF,LIN Baud Rate Register
R,USART2_WPMR,USART2_WPMR,USART2 + 0xE4,0xFFFFFFFF,Write Protect Mode Register
R,USART2_WPSR,USART2_WPSR,USART2 + 0xE8,0xFFFFFFFF,Write Protect Status Register
R,USART2_VERSION,USART2_VERSION,USART2 + 0xFC,0xFFFFFFFF,Version Register
R,USART3,USART3_BASE,0x40030000,0xFFFFFFFF,UART 3 Base Address
R,USART3_CR,USART3_CR,USART3 + 0x00,0xFFFFFFFF,Control Register
R,USART3_MR,USART3_MR,USART3 + 0x04,0xFFFFFFFF,Mode Register
R,USART3_IER,USART3_IER,USART3 + 0x08,0xFFFFFFFF,Interrupt Enable Register
R,USART3_IDR,USART3_IDR,USART3 + 0x0C,0xFFFFFFFF,Interrupt Disable Register
R,USART3_IMR,USART3_IMR,USART3 + 0x010,0xFFFFFFFF,Interrupt Mask Register
R,USART3_CSR,USART3_CSR,USART3 + 0x14,0xFFFFFFFF,Channel Status Register
R,USART3_RHR,USART3_RHR,USART3 + 0x18,0xFFFFFFFF,Receiver Holding Register
R,USART3_THR,USART3_THR,USART3 + 0x1C,0xFFFFFFFF,Transmitter Holding Register
R,USART3_BRGR,USART3_BRGR,USART3 + 0x20,0xFFFFFFFF,Baud Rate Generator Register
R,USART3_RTOR,USART3_RTOR,USART3 + 0x24,0xFFFFFFFF,Receiver Time-out Register
R,USART3_TTGR,USART3_TTGR,USART3 + 0x28,0xFFFFFFFF,Transmitter Timeguard Register
R,USART3_FIDI,USART3_FIDI,USART3 + 0x40,0xFFFFFFFF,FI DI Ratio Register
R,USART3_NER,USART3_NER,USART3 + 0x44,0xFFFFFFFF,Number of Errors Register
R,USART3_IFR,USART3_IFR,USART3 + 0x4C,0xFFFFFFFF,IrDA Filter Register
R,USART3_MAN,USART3_MAN,USART3 + 0x50,0xFFFFFFFF,Manchester Configuration Register
R,USART3_LINMR,USART3_LINMR,USART3 + 0x54,0xFFFFFFFF,LIN Mode Register
R,USART3_LINIR,USART3_LINIR,USART3 + 0x58,0xFFFFFFFF,LIN Identifier Register
R,USART3_LINBR,USART3_LINBR,USART3 + 0x5C,0xFFFFFFFF,LIN Baud Rate Register
R,USART3_WPMR,USART3_WPMR,USART3 + 0xE4,0xFFFFFFFF,Write Protect Mode Register
R,USART3_WPSR,USART3_WPSR,USART3 + 0xE8,0xFFFFFFFF,Write Protect Status Register
R,USART3_VERSION,USART3_VERSION,USART3 + 0xFC,0xFFFFFFFF,Version Register
R,PM,PM_BASE,0x400E0000,0xFFFFFFFF,Power Management Base Address
R,PM_MCCTRL,PM_MCCTRL,PM + 0x000,0xFFFFFFFF,Main Clock Control
R,PM_CPUSEL,PM_CPUSEL,PM + 0x004,0xFFFFFFFF,CPU Clock Select
R,PM_PBASEL,PM_PBASEL,PM + 0x00C,0xFFFFFFFF,PBA Clock Select
R,PM_PBBSEL,PM_PBBSEL,PM + 0x010,0xFFFFFFFF,PBB Clock Select
R,PM_PBCSEL,PM_PBCSEL,PM + 0x014,0xFFFFFFFF,PBC Clock Select
R,PM_PBDSEL,PM_PBDSEL,PM + 0x018,0xFFFFFFFF,PBD Clock Select
R,PM_CPUMASK,PM_CPUMASK,PM + 0x020,0xFFFFFFFF,CPU Mask
R,PM_HSBMASK,PM_HSBMASK,PM + 0x024,0xFFFFFFFF,HSB Mask
R,PM_PBAMASK,PM_PBAMASK,PM + 0x028,0xFFFFFFFF,PBA Mask
R,PM_PBBMASK,PM_PBBMASK,PM + 0x02C,0xFFFFFFFF,PBB Mask
R,PM_PBCMASK,PM_PBCMASK,PM + 0x030,0xFFFFFFFF,PBC Mask
R,PM_PBDMASK,PM_PBDMASK,PM + 0x034,0xFFFFFFFF,PBD Mask
R,PM_PBADIVMASK,PM_PBADIVMASK,PM + 0x040,0xFFFFFFFF,PBA Divided Mask
R,PM_CFDCTRL,PM_CFDCTRL,PM + 0x054,0xFFFFFFFF,Clock Failure Detector Control
R,PM_UNLOCK,PM_UNLOCK,PM + 0x058,0xFFFFFFFF,Unlock Register
R,PM_IER,PM_IER,PM + 0x0C0,0xFFFFFFFF,Interrupt Enable Register
R,PM_IDR,PM_IDR,PM + 0x0C4,0xFFFFFFFF,Interrupt Disable Register
R,PM_IMR,PM_IMR,PM + 0x0C8,0xFFFFFFFF,Interrupt Mask Register
R,PM_ISR,PM_ISR,PM + 0x0CC,0xFFFFFFFF,Interrupt Status Register
R,PM_ICR,PM_ICR,PM + 0x0D0,0xFFFFFFFF,Interrupt Clear Register
R,PM_SR,PM_SR,PM + 0x0D4,0xFFFFFFFF,Status Register
R,PM_PPCR,PM_PPCR,PM + 0x160,0xFFFFFFFF,Peripheral Power Control Register
R,PM_RCAUSE,PM_RCAUSE,PM + 0x180,0xFFFFFFFF,Reset Cause Register
R,PM_WCAUSE,PM_WCAUSE,PM + 0x184,0xFFFFFFFF,Wake Cause Register
R,PM_AWEN,PM_AWEN,PM + 0x188,0xFFFFFFFF,Asynchronous Wake Enable
R,PM_PROTCTRL,PM_PROTCTRL,PM + 0x18C,0xFFFFFFFF,Protection Control Register
R,PM_FASTSLEEP,PM_FASTSLEEP,PM + 0x194,0xFFFFFFFF,Fast Sleep Register
R,PM_CONFIG,PM_CONFIG,PM + 0x3F8,0xFFFFFFFF,Configuration Register
R,PM_VERSION,PM_VERSION,PM + 0x3FC,0xFFFFFFFF,Version Register
R,CHIPID,CHIPID_BASE,0x400E0740,0xFFFFFFFF,Chip ID Base Address
R,CHIPID_CIDR,CIDR,CHIPID + 0x000,0xFFFFFFFF,Chip ID Register
R,CHIPID_EXID,EXID,CHIPID + 0x004,0xFFFFFFFF,Chip ID Extension Register