
.. DO NOT EDIT.
.. THIS FILE WAS AUTOMATICALLY GENERATED BY SPHINX-GALLERY.
.. TO MAKE CHANGES, EDIT THE SOURCE PYTHON FILE:
.. "auto_openfpga_basic/rename_modules.py"
.. LINE NUMBERS ARE GIVEN BELOW.

.. only:: html

    .. note::
        :class: sphx-glr-download-link-note

        Click :ref:`here <sphx_glr_download_auto_openfpga_basic_rename_modules.py>`
        to download the full example code

.. rst-class:: sphx-glr-example-title

.. _sphx_glr_auto_openfpga_basic_rename_modules.py:


===================================
Renaming Homogeneous FPGA Modules
===================================

Demonstrates how to rename FPGA modules

.. GENERATED FROM PYTHON SOURCE LINES 9-54

.. code-block:: default


    import glob
    import logging
    import tempfile

    import spydrnet as sdn
    from spydrnet_physical.util import OpenFPGA

    logger = logging.getLogger('spydrnet_logs')
    sdn.enable_file_logging(LOG_LEVEL='INFO')


    def main():
        proj = "../homogeneous_fabric"
        source_files = glob.glob(f'{proj}/*_Verilog/lb/*.v')
        source_files += glob.glob(f'{proj}/*_Verilog/routing/*.v')
        source_files += glob.glob(f'{proj}/*_Verilog/sub_module/*.v')
        source_files += glob.glob(f'{proj}/*_Verilog/fpga_top.v')

        # Temporary fix to read multiple verilog files
        with tempfile.NamedTemporaryFile(suffix=".v") as fp:
            for each_module in source_files:
                with open(each_module, "r") as fpv:
                    fp.write(str.encode(" ".join(fpv.readlines())))
            fp.seek(0)
            netlist = sdn.parse(fp.name)

        fpga = OpenFPGA(grid=(4, 4), netlist=netlist)

        # = = = = = = = = = = = = = = = = = = = = = = = = = = = = = =
        #           Renaming Module
        # = = = = = = = = = = = = = = = = = = = = = = = = = = = = = =
        rename_modules_map = {
            "grid_clb": "LB",
            "cbx_1__1_": "h_conn",
            "cby_1__1_": "v_conn"
        }
        for each_module, new_name in rename_modules_map.items():
            next(fpga.top_module.get_definitions(each_module)).name = new_name

        fpga.design_top_stat()


    if __name__ == "__main__":
        main()


.. rst-class:: sphx-glr-timing

   **Total running time of the script:** ( 0 minutes  0.000 seconds)


.. _sphx_glr_download_auto_openfpga_basic_rename_modules.py:


.. only :: html

 .. container:: sphx-glr-footer
    :class: sphx-glr-footer-example



  .. container:: sphx-glr-download sphx-glr-download-python

     :download:`Download Python source code: rename_modules.py <rename_modules.py>`



  .. container:: sphx-glr-download sphx-glr-download-jupyter

     :download:`Download Jupyter notebook: rename_modules.ipynb <rename_modules.ipynb>`


.. only:: html

 .. rst-class:: sphx-glr-signature

    `Gallery generated by Sphinx-Gallery <https://sphinx-gallery.github.io>`_
