
Application.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08040000  08040000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003a84  08040200  08040200  00001200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000006c  08043c84  08043c84  00004c84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08043cf0  08043cf0  00005068  2**0
                  CONTENTS
  4 .ARM          00000008  08043cf0  08043cf0  00004cf0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08043cf8  08043cf8  00005068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08043cf8  08043cf8  00004cf8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08043cfc  08043cfc  00004cfc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08043d00  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001f8  20000068  08043d68  00005068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000260  08043d68  00005260  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00005068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000963c  00000000  00000000  00005096  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001772  00000000  00000000  0000e6d2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000780  00000000  00000000  0000fe48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000005b1  00000000  00000000  000105c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002768a  00000000  00000000  00010b79  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000a248  00000000  00000000  00038203  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f28d5  00000000  00000000  0004244b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00134d20  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000024dc  00000000  00000000  00134d64  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006d  00000000  00000000  00137240  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08040200 <__do_global_dtors_aux>:
 8040200:	b510      	push	{r4, lr}
 8040202:	4c05      	ldr	r4, [pc, #20]	@ (8040218 <__do_global_dtors_aux+0x18>)
 8040204:	7823      	ldrb	r3, [r4, #0]
 8040206:	b933      	cbnz	r3, 8040216 <__do_global_dtors_aux+0x16>
 8040208:	4b04      	ldr	r3, [pc, #16]	@ (804021c <__do_global_dtors_aux+0x1c>)
 804020a:	b113      	cbz	r3, 8040212 <__do_global_dtors_aux+0x12>
 804020c:	4804      	ldr	r0, [pc, #16]	@ (8040220 <__do_global_dtors_aux+0x20>)
 804020e:	f3af 8000 	nop.w
 8040212:	2301      	movs	r3, #1
 8040214:	7023      	strb	r3, [r4, #0]
 8040216:	bd10      	pop	{r4, pc}
 8040218:	20000068 	.word	0x20000068
 804021c:	00000000 	.word	0x00000000
 8040220:	08043c6c 	.word	0x08043c6c

08040224 <frame_dummy>:
 8040224:	b508      	push	{r3, lr}
 8040226:	4b03      	ldr	r3, [pc, #12]	@ (8040234 <frame_dummy+0x10>)
 8040228:	b11b      	cbz	r3, 8040232 <frame_dummy+0xe>
 804022a:	4903      	ldr	r1, [pc, #12]	@ (8040238 <frame_dummy+0x14>)
 804022c:	4803      	ldr	r0, [pc, #12]	@ (804023c <frame_dummy+0x18>)
 804022e:	f3af 8000 	nop.w
 8040232:	bd08      	pop	{r3, pc}
 8040234:	00000000 	.word	0x00000000
 8040238:	2000006c 	.word	0x2000006c
 804023c:	08043c6c 	.word	0x08043c6c

08040240 <memchr>:
 8040240:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8040244:	2a10      	cmp	r2, #16
 8040246:	db2b      	blt.n	80402a0 <memchr+0x60>
 8040248:	f010 0f07 	tst.w	r0, #7
 804024c:	d008      	beq.n	8040260 <memchr+0x20>
 804024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8040252:	3a01      	subs	r2, #1
 8040254:	428b      	cmp	r3, r1
 8040256:	d02d      	beq.n	80402b4 <memchr+0x74>
 8040258:	f010 0f07 	tst.w	r0, #7
 804025c:	b342      	cbz	r2, 80402b0 <memchr+0x70>
 804025e:	d1f6      	bne.n	804024e <memchr+0xe>
 8040260:	b4f0      	push	{r4, r5, r6, r7}
 8040262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8040266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 804026a:	f022 0407 	bic.w	r4, r2, #7
 804026e:	f07f 0700 	mvns.w	r7, #0
 8040272:	2300      	movs	r3, #0
 8040274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8040278:	3c08      	subs	r4, #8
 804027a:	ea85 0501 	eor.w	r5, r5, r1
 804027e:	ea86 0601 	eor.w	r6, r6, r1
 8040282:	fa85 f547 	uadd8	r5, r5, r7
 8040286:	faa3 f587 	sel	r5, r3, r7
 804028a:	fa86 f647 	uadd8	r6, r6, r7
 804028e:	faa5 f687 	sel	r6, r5, r7
 8040292:	b98e      	cbnz	r6, 80402b8 <memchr+0x78>
 8040294:	d1ee      	bne.n	8040274 <memchr+0x34>
 8040296:	bcf0      	pop	{r4, r5, r6, r7}
 8040298:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 804029c:	f002 0207 	and.w	r2, r2, #7
 80402a0:	b132      	cbz	r2, 80402b0 <memchr+0x70>
 80402a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80402a6:	3a01      	subs	r2, #1
 80402a8:	ea83 0301 	eor.w	r3, r3, r1
 80402ac:	b113      	cbz	r3, 80402b4 <memchr+0x74>
 80402ae:	d1f8      	bne.n	80402a2 <memchr+0x62>
 80402b0:	2000      	movs	r0, #0
 80402b2:	4770      	bx	lr
 80402b4:	3801      	subs	r0, #1
 80402b6:	4770      	bx	lr
 80402b8:	2d00      	cmp	r5, #0
 80402ba:	bf06      	itte	eq
 80402bc:	4635      	moveq	r5, r6
 80402be:	3803      	subeq	r0, #3
 80402c0:	3807      	subne	r0, #7
 80402c2:	f015 0f01 	tst.w	r5, #1
 80402c6:	d107      	bne.n	80402d8 <memchr+0x98>
 80402c8:	3001      	adds	r0, #1
 80402ca:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80402ce:	bf02      	ittt	eq
 80402d0:	3001      	addeq	r0, #1
 80402d2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80402d6:	3001      	addeq	r0, #1
 80402d8:	bcf0      	pop	{r4, r5, r6, r7}
 80402da:	3801      	subs	r0, #1
 80402dc:	4770      	bx	lr
 80402de:	bf00      	nop

080402e0 <__aeabi_uldivmod>:
 80402e0:	b953      	cbnz	r3, 80402f8 <__aeabi_uldivmod+0x18>
 80402e2:	b94a      	cbnz	r2, 80402f8 <__aeabi_uldivmod+0x18>
 80402e4:	2900      	cmp	r1, #0
 80402e6:	bf08      	it	eq
 80402e8:	2800      	cmpeq	r0, #0
 80402ea:	bf1c      	itt	ne
 80402ec:	f04f 31ff 	movne.w	r1, #4294967295
 80402f0:	f04f 30ff 	movne.w	r0, #4294967295
 80402f4:	f000 b96a 	b.w	80405cc <__aeabi_idiv0>
 80402f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80402fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8040300:	f000 f806 	bl	8040310 <__udivmoddi4>
 8040304:	f8dd e004 	ldr.w	lr, [sp, #4]
 8040308:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 804030c:	b004      	add	sp, #16
 804030e:	4770      	bx	lr

08040310 <__udivmoddi4>:
 8040310:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8040314:	9d08      	ldr	r5, [sp, #32]
 8040316:	460c      	mov	r4, r1
 8040318:	2b00      	cmp	r3, #0
 804031a:	d14e      	bne.n	80403ba <__udivmoddi4+0xaa>
 804031c:	4694      	mov	ip, r2
 804031e:	458c      	cmp	ip, r1
 8040320:	4686      	mov	lr, r0
 8040322:	fab2 f282 	clz	r2, r2
 8040326:	d962      	bls.n	80403ee <__udivmoddi4+0xde>
 8040328:	b14a      	cbz	r2, 804033e <__udivmoddi4+0x2e>
 804032a:	f1c2 0320 	rsb	r3, r2, #32
 804032e:	4091      	lsls	r1, r2
 8040330:	fa20 f303 	lsr.w	r3, r0, r3
 8040334:	fa0c fc02 	lsl.w	ip, ip, r2
 8040338:	4319      	orrs	r1, r3
 804033a:	fa00 fe02 	lsl.w	lr, r0, r2
 804033e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8040342:	fa1f f68c 	uxth.w	r6, ip
 8040346:	fbb1 f4f7 	udiv	r4, r1, r7
 804034a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 804034e:	fb07 1114 	mls	r1, r7, r4, r1
 8040352:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8040356:	fb04 f106 	mul.w	r1, r4, r6
 804035a:	4299      	cmp	r1, r3
 804035c:	d90a      	bls.n	8040374 <__udivmoddi4+0x64>
 804035e:	eb1c 0303 	adds.w	r3, ip, r3
 8040362:	f104 30ff 	add.w	r0, r4, #4294967295
 8040366:	f080 8112 	bcs.w	804058e <__udivmoddi4+0x27e>
 804036a:	4299      	cmp	r1, r3
 804036c:	f240 810f 	bls.w	804058e <__udivmoddi4+0x27e>
 8040370:	3c02      	subs	r4, #2
 8040372:	4463      	add	r3, ip
 8040374:	1a59      	subs	r1, r3, r1
 8040376:	fa1f f38e 	uxth.w	r3, lr
 804037a:	fbb1 f0f7 	udiv	r0, r1, r7
 804037e:	fb07 1110 	mls	r1, r7, r0, r1
 8040382:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8040386:	fb00 f606 	mul.w	r6, r0, r6
 804038a:	429e      	cmp	r6, r3
 804038c:	d90a      	bls.n	80403a4 <__udivmoddi4+0x94>
 804038e:	eb1c 0303 	adds.w	r3, ip, r3
 8040392:	f100 31ff 	add.w	r1, r0, #4294967295
 8040396:	f080 80fc 	bcs.w	8040592 <__udivmoddi4+0x282>
 804039a:	429e      	cmp	r6, r3
 804039c:	f240 80f9 	bls.w	8040592 <__udivmoddi4+0x282>
 80403a0:	4463      	add	r3, ip
 80403a2:	3802      	subs	r0, #2
 80403a4:	1b9b      	subs	r3, r3, r6
 80403a6:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80403aa:	2100      	movs	r1, #0
 80403ac:	b11d      	cbz	r5, 80403b6 <__udivmoddi4+0xa6>
 80403ae:	40d3      	lsrs	r3, r2
 80403b0:	2200      	movs	r2, #0
 80403b2:	e9c5 3200 	strd	r3, r2, [r5]
 80403b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80403ba:	428b      	cmp	r3, r1
 80403bc:	d905      	bls.n	80403ca <__udivmoddi4+0xba>
 80403be:	b10d      	cbz	r5, 80403c4 <__udivmoddi4+0xb4>
 80403c0:	e9c5 0100 	strd	r0, r1, [r5]
 80403c4:	2100      	movs	r1, #0
 80403c6:	4608      	mov	r0, r1
 80403c8:	e7f5      	b.n	80403b6 <__udivmoddi4+0xa6>
 80403ca:	fab3 f183 	clz	r1, r3
 80403ce:	2900      	cmp	r1, #0
 80403d0:	d146      	bne.n	8040460 <__udivmoddi4+0x150>
 80403d2:	42a3      	cmp	r3, r4
 80403d4:	d302      	bcc.n	80403dc <__udivmoddi4+0xcc>
 80403d6:	4290      	cmp	r0, r2
 80403d8:	f0c0 80f0 	bcc.w	80405bc <__udivmoddi4+0x2ac>
 80403dc:	1a86      	subs	r6, r0, r2
 80403de:	eb64 0303 	sbc.w	r3, r4, r3
 80403e2:	2001      	movs	r0, #1
 80403e4:	2d00      	cmp	r5, #0
 80403e6:	d0e6      	beq.n	80403b6 <__udivmoddi4+0xa6>
 80403e8:	e9c5 6300 	strd	r6, r3, [r5]
 80403ec:	e7e3      	b.n	80403b6 <__udivmoddi4+0xa6>
 80403ee:	2a00      	cmp	r2, #0
 80403f0:	f040 8090 	bne.w	8040514 <__udivmoddi4+0x204>
 80403f4:	eba1 040c 	sub.w	r4, r1, ip
 80403f8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80403fc:	fa1f f78c 	uxth.w	r7, ip
 8040400:	2101      	movs	r1, #1
 8040402:	fbb4 f6f8 	udiv	r6, r4, r8
 8040406:	ea4f 431e 	mov.w	r3, lr, lsr #16
 804040a:	fb08 4416 	mls	r4, r8, r6, r4
 804040e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8040412:	fb07 f006 	mul.w	r0, r7, r6
 8040416:	4298      	cmp	r0, r3
 8040418:	d908      	bls.n	804042c <__udivmoddi4+0x11c>
 804041a:	eb1c 0303 	adds.w	r3, ip, r3
 804041e:	f106 34ff 	add.w	r4, r6, #4294967295
 8040422:	d202      	bcs.n	804042a <__udivmoddi4+0x11a>
 8040424:	4298      	cmp	r0, r3
 8040426:	f200 80cd 	bhi.w	80405c4 <__udivmoddi4+0x2b4>
 804042a:	4626      	mov	r6, r4
 804042c:	1a1c      	subs	r4, r3, r0
 804042e:	fa1f f38e 	uxth.w	r3, lr
 8040432:	fbb4 f0f8 	udiv	r0, r4, r8
 8040436:	fb08 4410 	mls	r4, r8, r0, r4
 804043a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 804043e:	fb00 f707 	mul.w	r7, r0, r7
 8040442:	429f      	cmp	r7, r3
 8040444:	d908      	bls.n	8040458 <__udivmoddi4+0x148>
 8040446:	eb1c 0303 	adds.w	r3, ip, r3
 804044a:	f100 34ff 	add.w	r4, r0, #4294967295
 804044e:	d202      	bcs.n	8040456 <__udivmoddi4+0x146>
 8040450:	429f      	cmp	r7, r3
 8040452:	f200 80b0 	bhi.w	80405b6 <__udivmoddi4+0x2a6>
 8040456:	4620      	mov	r0, r4
 8040458:	1bdb      	subs	r3, r3, r7
 804045a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 804045e:	e7a5      	b.n	80403ac <__udivmoddi4+0x9c>
 8040460:	f1c1 0620 	rsb	r6, r1, #32
 8040464:	408b      	lsls	r3, r1
 8040466:	fa22 f706 	lsr.w	r7, r2, r6
 804046a:	431f      	orrs	r7, r3
 804046c:	fa20 fc06 	lsr.w	ip, r0, r6
 8040470:	fa04 f301 	lsl.w	r3, r4, r1
 8040474:	ea43 030c 	orr.w	r3, r3, ip
 8040478:	40f4      	lsrs	r4, r6
 804047a:	fa00 f801 	lsl.w	r8, r0, r1
 804047e:	0c38      	lsrs	r0, r7, #16
 8040480:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8040484:	fbb4 fef0 	udiv	lr, r4, r0
 8040488:	fa1f fc87 	uxth.w	ip, r7
 804048c:	fb00 441e 	mls	r4, r0, lr, r4
 8040490:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8040494:	fb0e f90c 	mul.w	r9, lr, ip
 8040498:	45a1      	cmp	r9, r4
 804049a:	fa02 f201 	lsl.w	r2, r2, r1
 804049e:	d90a      	bls.n	80404b6 <__udivmoddi4+0x1a6>
 80404a0:	193c      	adds	r4, r7, r4
 80404a2:	f10e 3aff 	add.w	sl, lr, #4294967295
 80404a6:	f080 8084 	bcs.w	80405b2 <__udivmoddi4+0x2a2>
 80404aa:	45a1      	cmp	r9, r4
 80404ac:	f240 8081 	bls.w	80405b2 <__udivmoddi4+0x2a2>
 80404b0:	f1ae 0e02 	sub.w	lr, lr, #2
 80404b4:	443c      	add	r4, r7
 80404b6:	eba4 0409 	sub.w	r4, r4, r9
 80404ba:	fa1f f983 	uxth.w	r9, r3
 80404be:	fbb4 f3f0 	udiv	r3, r4, r0
 80404c2:	fb00 4413 	mls	r4, r0, r3, r4
 80404c6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80404ca:	fb03 fc0c 	mul.w	ip, r3, ip
 80404ce:	45a4      	cmp	ip, r4
 80404d0:	d907      	bls.n	80404e2 <__udivmoddi4+0x1d2>
 80404d2:	193c      	adds	r4, r7, r4
 80404d4:	f103 30ff 	add.w	r0, r3, #4294967295
 80404d8:	d267      	bcs.n	80405aa <__udivmoddi4+0x29a>
 80404da:	45a4      	cmp	ip, r4
 80404dc:	d965      	bls.n	80405aa <__udivmoddi4+0x29a>
 80404de:	3b02      	subs	r3, #2
 80404e0:	443c      	add	r4, r7
 80404e2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80404e6:	fba0 9302 	umull	r9, r3, r0, r2
 80404ea:	eba4 040c 	sub.w	r4, r4, ip
 80404ee:	429c      	cmp	r4, r3
 80404f0:	46ce      	mov	lr, r9
 80404f2:	469c      	mov	ip, r3
 80404f4:	d351      	bcc.n	804059a <__udivmoddi4+0x28a>
 80404f6:	d04e      	beq.n	8040596 <__udivmoddi4+0x286>
 80404f8:	b155      	cbz	r5, 8040510 <__udivmoddi4+0x200>
 80404fa:	ebb8 030e 	subs.w	r3, r8, lr
 80404fe:	eb64 040c 	sbc.w	r4, r4, ip
 8040502:	fa04 f606 	lsl.w	r6, r4, r6
 8040506:	40cb      	lsrs	r3, r1
 8040508:	431e      	orrs	r6, r3
 804050a:	40cc      	lsrs	r4, r1
 804050c:	e9c5 6400 	strd	r6, r4, [r5]
 8040510:	2100      	movs	r1, #0
 8040512:	e750      	b.n	80403b6 <__udivmoddi4+0xa6>
 8040514:	f1c2 0320 	rsb	r3, r2, #32
 8040518:	fa20 f103 	lsr.w	r1, r0, r3
 804051c:	fa0c fc02 	lsl.w	ip, ip, r2
 8040520:	fa24 f303 	lsr.w	r3, r4, r3
 8040524:	4094      	lsls	r4, r2
 8040526:	430c      	orrs	r4, r1
 8040528:	ea4f 481c 	mov.w	r8, ip, lsr #16
 804052c:	fa00 fe02 	lsl.w	lr, r0, r2
 8040530:	fa1f f78c 	uxth.w	r7, ip
 8040534:	fbb3 f0f8 	udiv	r0, r3, r8
 8040538:	fb08 3110 	mls	r1, r8, r0, r3
 804053c:	0c23      	lsrs	r3, r4, #16
 804053e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8040542:	fb00 f107 	mul.w	r1, r0, r7
 8040546:	4299      	cmp	r1, r3
 8040548:	d908      	bls.n	804055c <__udivmoddi4+0x24c>
 804054a:	eb1c 0303 	adds.w	r3, ip, r3
 804054e:	f100 36ff 	add.w	r6, r0, #4294967295
 8040552:	d22c      	bcs.n	80405ae <__udivmoddi4+0x29e>
 8040554:	4299      	cmp	r1, r3
 8040556:	d92a      	bls.n	80405ae <__udivmoddi4+0x29e>
 8040558:	3802      	subs	r0, #2
 804055a:	4463      	add	r3, ip
 804055c:	1a5b      	subs	r3, r3, r1
 804055e:	b2a4      	uxth	r4, r4
 8040560:	fbb3 f1f8 	udiv	r1, r3, r8
 8040564:	fb08 3311 	mls	r3, r8, r1, r3
 8040568:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 804056c:	fb01 f307 	mul.w	r3, r1, r7
 8040570:	42a3      	cmp	r3, r4
 8040572:	d908      	bls.n	8040586 <__udivmoddi4+0x276>
 8040574:	eb1c 0404 	adds.w	r4, ip, r4
 8040578:	f101 36ff 	add.w	r6, r1, #4294967295
 804057c:	d213      	bcs.n	80405a6 <__udivmoddi4+0x296>
 804057e:	42a3      	cmp	r3, r4
 8040580:	d911      	bls.n	80405a6 <__udivmoddi4+0x296>
 8040582:	3902      	subs	r1, #2
 8040584:	4464      	add	r4, ip
 8040586:	1ae4      	subs	r4, r4, r3
 8040588:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 804058c:	e739      	b.n	8040402 <__udivmoddi4+0xf2>
 804058e:	4604      	mov	r4, r0
 8040590:	e6f0      	b.n	8040374 <__udivmoddi4+0x64>
 8040592:	4608      	mov	r0, r1
 8040594:	e706      	b.n	80403a4 <__udivmoddi4+0x94>
 8040596:	45c8      	cmp	r8, r9
 8040598:	d2ae      	bcs.n	80404f8 <__udivmoddi4+0x1e8>
 804059a:	ebb9 0e02 	subs.w	lr, r9, r2
 804059e:	eb63 0c07 	sbc.w	ip, r3, r7
 80405a2:	3801      	subs	r0, #1
 80405a4:	e7a8      	b.n	80404f8 <__udivmoddi4+0x1e8>
 80405a6:	4631      	mov	r1, r6
 80405a8:	e7ed      	b.n	8040586 <__udivmoddi4+0x276>
 80405aa:	4603      	mov	r3, r0
 80405ac:	e799      	b.n	80404e2 <__udivmoddi4+0x1d2>
 80405ae:	4630      	mov	r0, r6
 80405b0:	e7d4      	b.n	804055c <__udivmoddi4+0x24c>
 80405b2:	46d6      	mov	lr, sl
 80405b4:	e77f      	b.n	80404b6 <__udivmoddi4+0x1a6>
 80405b6:	4463      	add	r3, ip
 80405b8:	3802      	subs	r0, #2
 80405ba:	e74d      	b.n	8040458 <__udivmoddi4+0x148>
 80405bc:	4606      	mov	r6, r0
 80405be:	4623      	mov	r3, r4
 80405c0:	4608      	mov	r0, r1
 80405c2:	e70f      	b.n	80403e4 <__udivmoddi4+0xd4>
 80405c4:	3e02      	subs	r6, #2
 80405c6:	4463      	add	r3, ip
 80405c8:	e730      	b.n	804042c <__udivmoddi4+0x11c>
 80405ca:	bf00      	nop

080405cc <__aeabi_idiv0>:
 80405cc:	4770      	bx	lr
 80405ce:	bf00      	nop

080405d0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80405d0:	b580      	push	{r7, lr}
 80405d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 80405d4:	f000 f902 	bl	80407dc <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80405d8:	f000 fac7 	bl	8040b6a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80405dc:	f000 f822 	bl	8040624 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80405e0:	f000 f8ac 	bl	804073c <MX_GPIO_Init>
  MX_USART3_UART_Init();
 80405e4:	f000 f87a 	bl	80406dc <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  printf("Starting Application (%d.%d)\n", APP_Version[0], APP_Version[1]);
 80405e8:	2300      	movs	r3, #0
 80405ea:	2200      	movs	r2, #0
 80405ec:	4619      	mov	r1, r3
 80405ee:	480b      	ldr	r0, [pc, #44]	@ (804061c <main+0x4c>)
 80405f0:	f002 fcce 	bl	8042f90 <iprintf>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  HAL_GPIO_WritePin( GPIOB, GPIO_PIN_7, GPIO_PIN_SET );
 80405f4:	2201      	movs	r2, #1
 80405f6:	2180      	movs	r1, #128	@ 0x80
 80405f8:	4809      	ldr	r0, [pc, #36]	@ (8040620 <main+0x50>)
 80405fa:	f000 fe45 	bl	8041288 <HAL_GPIO_WritePin>
	  HAL_Delay(1000);		// 1 Second Delay
 80405fe:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8040602:	f000 fb0f 	bl	8040c24 <HAL_Delay>
	  HAL_GPIO_WritePin( GPIOB, GPIO_PIN_7, GPIO_PIN_RESET );
 8040606:	2200      	movs	r2, #0
 8040608:	2180      	movs	r1, #128	@ 0x80
 804060a:	4805      	ldr	r0, [pc, #20]	@ (8040620 <main+0x50>)
 804060c:	f000 fe3c 	bl	8041288 <HAL_GPIO_WritePin>
	  HAL_Delay(1000);		// 1 Second Delay
 8040610:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8040614:	f000 fb06 	bl	8040c24 <HAL_Delay>
	  HAL_GPIO_WritePin( GPIOB, GPIO_PIN_7, GPIO_PIN_SET );
 8040618:	bf00      	nop
 804061a:	e7eb      	b.n	80405f4 <main+0x24>
 804061c:	08043c84 	.word	0x08043c84
 8040620:	40020400 	.word	0x40020400

08040624 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8040624:	b580      	push	{r7, lr}
 8040626:	b094      	sub	sp, #80	@ 0x50
 8040628:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 804062a:	f107 031c 	add.w	r3, r7, #28
 804062e:	2234      	movs	r2, #52	@ 0x34
 8040630:	2100      	movs	r1, #0
 8040632:	4618      	mov	r0, r3
 8040634:	f002 fd01 	bl	804303a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8040638:	f107 0308 	add.w	r3, r7, #8
 804063c:	2200      	movs	r2, #0
 804063e:	601a      	str	r2, [r3, #0]
 8040640:	605a      	str	r2, [r3, #4]
 8040642:	609a      	str	r2, [r3, #8]
 8040644:	60da      	str	r2, [r3, #12]
 8040646:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8040648:	4b22      	ldr	r3, [pc, #136]	@ (80406d4 <SystemClock_Config+0xb0>)
 804064a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 804064c:	4a21      	ldr	r2, [pc, #132]	@ (80406d4 <SystemClock_Config+0xb0>)
 804064e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8040652:	6413      	str	r3, [r2, #64]	@ 0x40
 8040654:	4b1f      	ldr	r3, [pc, #124]	@ (80406d4 <SystemClock_Config+0xb0>)
 8040656:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8040658:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 804065c:	607b      	str	r3, [r7, #4]
 804065e:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8040660:	4b1d      	ldr	r3, [pc, #116]	@ (80406d8 <SystemClock_Config+0xb4>)
 8040662:	681b      	ldr	r3, [r3, #0]
 8040664:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8040668:	4a1b      	ldr	r2, [pc, #108]	@ (80406d8 <SystemClock_Config+0xb4>)
 804066a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 804066e:	6013      	str	r3, [r2, #0]
 8040670:	4b19      	ldr	r3, [pc, #100]	@ (80406d8 <SystemClock_Config+0xb4>)
 8040672:	681b      	ldr	r3, [r3, #0]
 8040674:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8040678:	603b      	str	r3, [r7, #0]
 804067a:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 804067c:	2302      	movs	r3, #2
 804067e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8040680:	2301      	movs	r3, #1
 8040682:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8040684:	2310      	movs	r3, #16
 8040686:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8040688:	2300      	movs	r3, #0
 804068a:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 804068c:	f107 031c 	add.w	r3, r7, #28
 8040690:	4618      	mov	r0, r3
 8040692:	f000 fe13 	bl	80412bc <HAL_RCC_OscConfig>
 8040696:	4603      	mov	r3, r0
 8040698:	2b00      	cmp	r3, #0
 804069a:	d001      	beq.n	80406a0 <SystemClock_Config+0x7c>
  {
    Error_Handler();
 804069c:	f000 f8ca 	bl	8040834 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80406a0:	230f      	movs	r3, #15
 80406a2:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80406a4:	2300      	movs	r3, #0
 80406a6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80406a8:	2300      	movs	r3, #0
 80406aa:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80406ac:	2300      	movs	r3, #0
 80406ae:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80406b0:	2300      	movs	r3, #0
 80406b2:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80406b4:	f107 0308 	add.w	r3, r7, #8
 80406b8:	2100      	movs	r1, #0
 80406ba:	4618      	mov	r0, r3
 80406bc:	f001 f8ac 	bl	8041818 <HAL_RCC_ClockConfig>
 80406c0:	4603      	mov	r3, r0
 80406c2:	2b00      	cmp	r3, #0
 80406c4:	d001      	beq.n	80406ca <SystemClock_Config+0xa6>
  {
    Error_Handler();
 80406c6:	f000 f8b5 	bl	8040834 <Error_Handler>
  }
}
 80406ca:	bf00      	nop
 80406cc:	3750      	adds	r7, #80	@ 0x50
 80406ce:	46bd      	mov	sp, r7
 80406d0:	bd80      	pop	{r7, pc}
 80406d2:	bf00      	nop
 80406d4:	40023800 	.word	0x40023800
 80406d8:	40007000 	.word	0x40007000

080406dc <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80406dc:	b580      	push	{r7, lr}
 80406de:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80406e0:	4b14      	ldr	r3, [pc, #80]	@ (8040734 <MX_USART3_UART_Init+0x58>)
 80406e2:	4a15      	ldr	r2, [pc, #84]	@ (8040738 <MX_USART3_UART_Init+0x5c>)
 80406e4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80406e6:	4b13      	ldr	r3, [pc, #76]	@ (8040734 <MX_USART3_UART_Init+0x58>)
 80406e8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80406ec:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80406ee:	4b11      	ldr	r3, [pc, #68]	@ (8040734 <MX_USART3_UART_Init+0x58>)
 80406f0:	2200      	movs	r2, #0
 80406f2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80406f4:	4b0f      	ldr	r3, [pc, #60]	@ (8040734 <MX_USART3_UART_Init+0x58>)
 80406f6:	2200      	movs	r2, #0
 80406f8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80406fa:	4b0e      	ldr	r3, [pc, #56]	@ (8040734 <MX_USART3_UART_Init+0x58>)
 80406fc:	2200      	movs	r2, #0
 80406fe:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8040700:	4b0c      	ldr	r3, [pc, #48]	@ (8040734 <MX_USART3_UART_Init+0x58>)
 8040702:	220c      	movs	r2, #12
 8040704:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8040706:	4b0b      	ldr	r3, [pc, #44]	@ (8040734 <MX_USART3_UART_Init+0x58>)
 8040708:	2200      	movs	r2, #0
 804070a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 804070c:	4b09      	ldr	r3, [pc, #36]	@ (8040734 <MX_USART3_UART_Init+0x58>)
 804070e:	2200      	movs	r2, #0
 8040710:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8040712:	4b08      	ldr	r3, [pc, #32]	@ (8040734 <MX_USART3_UART_Init+0x58>)
 8040714:	2200      	movs	r2, #0
 8040716:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8040718:	4b06      	ldr	r3, [pc, #24]	@ (8040734 <MX_USART3_UART_Init+0x58>)
 804071a:	2200      	movs	r2, #0
 804071c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 804071e:	4805      	ldr	r0, [pc, #20]	@ (8040734 <MX_USART3_UART_Init+0x58>)
 8040720:	f001 fe88 	bl	8042434 <HAL_UART_Init>
 8040724:	4603      	mov	r3, r0
 8040726:	2b00      	cmp	r3, #0
 8040728:	d001      	beq.n	804072e <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 804072a:	f000 f883 	bl	8040834 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 804072e:	bf00      	nop
 8040730:	bd80      	pop	{r7, pc}
 8040732:	bf00      	nop
 8040734:	20000084 	.word	0x20000084
 8040738:	40004800 	.word	0x40004800

0804073c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 804073c:	b580      	push	{r7, lr}
 804073e:	b088      	sub	sp, #32
 8040740:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8040742:	f107 030c 	add.w	r3, r7, #12
 8040746:	2200      	movs	r2, #0
 8040748:	601a      	str	r2, [r3, #0]
 804074a:	605a      	str	r2, [r3, #4]
 804074c:	609a      	str	r2, [r3, #8]
 804074e:	60da      	str	r2, [r3, #12]
 8040750:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8040752:	4b17      	ldr	r3, [pc, #92]	@ (80407b0 <MX_GPIO_Init+0x74>)
 8040754:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8040756:	4a16      	ldr	r2, [pc, #88]	@ (80407b0 <MX_GPIO_Init+0x74>)
 8040758:	f043 0308 	orr.w	r3, r3, #8
 804075c:	6313      	str	r3, [r2, #48]	@ 0x30
 804075e:	4b14      	ldr	r3, [pc, #80]	@ (80407b0 <MX_GPIO_Init+0x74>)
 8040760:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8040762:	f003 0308 	and.w	r3, r3, #8
 8040766:	60bb      	str	r3, [r7, #8]
 8040768:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 804076a:	4b11      	ldr	r3, [pc, #68]	@ (80407b0 <MX_GPIO_Init+0x74>)
 804076c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 804076e:	4a10      	ldr	r2, [pc, #64]	@ (80407b0 <MX_GPIO_Init+0x74>)
 8040770:	f043 0302 	orr.w	r3, r3, #2
 8040774:	6313      	str	r3, [r2, #48]	@ 0x30
 8040776:	4b0e      	ldr	r3, [pc, #56]	@ (80407b0 <MX_GPIO_Init+0x74>)
 8040778:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 804077a:	f003 0302 	and.w	r3, r3, #2
 804077e:	607b      	str	r3, [r7, #4]
 8040780:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET);
 8040782:	2200      	movs	r2, #0
 8040784:	2180      	movs	r1, #128	@ 0x80
 8040786:	480b      	ldr	r0, [pc, #44]	@ (80407b4 <MX_GPIO_Init+0x78>)
 8040788:	f000 fd7e 	bl	8041288 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 804078c:	2380      	movs	r3, #128	@ 0x80
 804078e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8040790:	2301      	movs	r3, #1
 8040792:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8040794:	2300      	movs	r3, #0
 8040796:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8040798:	2300      	movs	r3, #0
 804079a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 804079c:	f107 030c 	add.w	r3, r7, #12
 80407a0:	4619      	mov	r1, r3
 80407a2:	4804      	ldr	r0, [pc, #16]	@ (80407b4 <MX_GPIO_Init+0x78>)
 80407a4:	f000 fbc4 	bl	8040f30 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80407a8:	bf00      	nop
 80407aa:	3720      	adds	r7, #32
 80407ac:	46bd      	mov	sp, r7
 80407ae:	bd80      	pop	{r7, pc}
 80407b0:	40023800 	.word	0x40023800
 80407b4:	40020400 	.word	0x40020400

080407b8 <__io_putchar>:
     set to 'Yes') calls __io_putchar() */
int __io_putchar(int ch)
#else
int fputc(int ch, FILE *f)
#endif /* __GNUC__ */
{
 80407b8:	b580      	push	{r7, lr}
 80407ba:	b082      	sub	sp, #8
 80407bc:	af00      	add	r7, sp, #0
 80407be:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the UART3 and Loop until the end of transmission */
  HAL_UART_Transmit(&huart3, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 80407c0:	1d39      	adds	r1, r7, #4
 80407c2:	f04f 33ff 	mov.w	r3, #4294967295
 80407c6:	2201      	movs	r2, #1
 80407c8:	4803      	ldr	r0, [pc, #12]	@ (80407d8 <__io_putchar+0x20>)
 80407ca:	f001 fe81 	bl	80424d0 <HAL_UART_Transmit>

  return ch;
 80407ce:	687b      	ldr	r3, [r7, #4]
}
 80407d0:	4618      	mov	r0, r3
 80407d2:	3708      	adds	r7, #8
 80407d4:	46bd      	mov	sp, r7
 80407d6:	bd80      	pop	{r7, pc}
 80407d8:	20000084 	.word	0x20000084

080407dc <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 80407dc:	b580      	push	{r7, lr}
 80407de:	b084      	sub	sp, #16
 80407e0:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 80407e2:	463b      	mov	r3, r7
 80407e4:	2200      	movs	r2, #0
 80407e6:	601a      	str	r2, [r3, #0]
 80407e8:	605a      	str	r2, [r3, #4]
 80407ea:	609a      	str	r2, [r3, #8]
 80407ec:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 80407ee:	f000 fb23 	bl	8040e38 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 80407f2:	2301      	movs	r3, #1
 80407f4:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 80407f6:	2300      	movs	r3, #0
 80407f8:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 80407fa:	2300      	movs	r3, #0
 80407fc:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 80407fe:	231f      	movs	r3, #31
 8040800:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8040802:	2387      	movs	r3, #135	@ 0x87
 8040804:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8040806:	2300      	movs	r3, #0
 8040808:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 804080a:	2300      	movs	r3, #0
 804080c:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 804080e:	2301      	movs	r3, #1
 8040810:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8040812:	2301      	movs	r3, #1
 8040814:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8040816:	2300      	movs	r3, #0
 8040818:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 804081a:	2300      	movs	r3, #0
 804081c:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 804081e:	463b      	mov	r3, r7
 8040820:	4618      	mov	r0, r3
 8040822:	f000 fb41 	bl	8040ea8 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8040826:	2004      	movs	r0, #4
 8040828:	f000 fb1e 	bl	8040e68 <HAL_MPU_Enable>

}
 804082c:	bf00      	nop
 804082e:	3710      	adds	r7, #16
 8040830:	46bd      	mov	sp, r7
 8040832:	bd80      	pop	{r7, pc}

08040834 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8040834:	b480      	push	{r7}
 8040836:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8040838:	b672      	cpsid	i
}
 804083a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 804083c:	bf00      	nop
 804083e:	e7fd      	b.n	804083c <Error_Handler+0x8>

08040840 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8040840:	b480      	push	{r7}
 8040842:	b083      	sub	sp, #12
 8040844:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8040846:	4b0f      	ldr	r3, [pc, #60]	@ (8040884 <HAL_MspInit+0x44>)
 8040848:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 804084a:	4a0e      	ldr	r2, [pc, #56]	@ (8040884 <HAL_MspInit+0x44>)
 804084c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8040850:	6413      	str	r3, [r2, #64]	@ 0x40
 8040852:	4b0c      	ldr	r3, [pc, #48]	@ (8040884 <HAL_MspInit+0x44>)
 8040854:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8040856:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 804085a:	607b      	str	r3, [r7, #4]
 804085c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 804085e:	4b09      	ldr	r3, [pc, #36]	@ (8040884 <HAL_MspInit+0x44>)
 8040860:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8040862:	4a08      	ldr	r2, [pc, #32]	@ (8040884 <HAL_MspInit+0x44>)
 8040864:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8040868:	6453      	str	r3, [r2, #68]	@ 0x44
 804086a:	4b06      	ldr	r3, [pc, #24]	@ (8040884 <HAL_MspInit+0x44>)
 804086c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 804086e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8040872:	603b      	str	r3, [r7, #0]
 8040874:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8040876:	bf00      	nop
 8040878:	370c      	adds	r7, #12
 804087a:	46bd      	mov	sp, r7
 804087c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8040880:	4770      	bx	lr
 8040882:	bf00      	nop
 8040884:	40023800 	.word	0x40023800

08040888 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8040888:	b580      	push	{r7, lr}
 804088a:	b0ae      	sub	sp, #184	@ 0xb8
 804088c:	af00      	add	r7, sp, #0
 804088e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8040890:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8040894:	2200      	movs	r2, #0
 8040896:	601a      	str	r2, [r3, #0]
 8040898:	605a      	str	r2, [r3, #4]
 804089a:	609a      	str	r2, [r3, #8]
 804089c:	60da      	str	r2, [r3, #12]
 804089e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80408a0:	f107 0314 	add.w	r3, r7, #20
 80408a4:	2290      	movs	r2, #144	@ 0x90
 80408a6:	2100      	movs	r1, #0
 80408a8:	4618      	mov	r0, r3
 80408aa:	f002 fbc6 	bl	804303a <memset>
  if(huart->Instance==USART3)
 80408ae:	687b      	ldr	r3, [r7, #4]
 80408b0:	681b      	ldr	r3, [r3, #0]
 80408b2:	4a22      	ldr	r2, [pc, #136]	@ (804093c <HAL_UART_MspInit+0xb4>)
 80408b4:	4293      	cmp	r3, r2
 80408b6:	d13c      	bne.n	8040932 <HAL_UART_MspInit+0xaa>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80408b8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80408bc:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80408be:	2300      	movs	r3, #0
 80408c0:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80408c2:	f107 0314 	add.w	r3, r7, #20
 80408c6:	4618      	mov	r0, r3
 80408c8:	f001 f98c 	bl	8041be4 <HAL_RCCEx_PeriphCLKConfig>
 80408cc:	4603      	mov	r3, r0
 80408ce:	2b00      	cmp	r3, #0
 80408d0:	d001      	beq.n	80408d6 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 80408d2:	f7ff ffaf 	bl	8040834 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80408d6:	4b1a      	ldr	r3, [pc, #104]	@ (8040940 <HAL_UART_MspInit+0xb8>)
 80408d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80408da:	4a19      	ldr	r2, [pc, #100]	@ (8040940 <HAL_UART_MspInit+0xb8>)
 80408dc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80408e0:	6413      	str	r3, [r2, #64]	@ 0x40
 80408e2:	4b17      	ldr	r3, [pc, #92]	@ (8040940 <HAL_UART_MspInit+0xb8>)
 80408e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80408e6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80408ea:	613b      	str	r3, [r7, #16]
 80408ec:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80408ee:	4b14      	ldr	r3, [pc, #80]	@ (8040940 <HAL_UART_MspInit+0xb8>)
 80408f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80408f2:	4a13      	ldr	r2, [pc, #76]	@ (8040940 <HAL_UART_MspInit+0xb8>)
 80408f4:	f043 0308 	orr.w	r3, r3, #8
 80408f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80408fa:	4b11      	ldr	r3, [pc, #68]	@ (8040940 <HAL_UART_MspInit+0xb8>)
 80408fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80408fe:	f003 0308 	and.w	r3, r3, #8
 8040902:	60fb      	str	r3, [r7, #12]
 8040904:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8040906:	f44f 7340 	mov.w	r3, #768	@ 0x300
 804090a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 804090e:	2302      	movs	r3, #2
 8040910:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8040914:	2300      	movs	r3, #0
 8040916:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 804091a:	2303      	movs	r3, #3
 804091c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8040920:	2307      	movs	r3, #7
 8040922:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8040926:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 804092a:	4619      	mov	r1, r3
 804092c:	4805      	ldr	r0, [pc, #20]	@ (8040944 <HAL_UART_MspInit+0xbc>)
 804092e:	f000 faff 	bl	8040f30 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8040932:	bf00      	nop
 8040934:	37b8      	adds	r7, #184	@ 0xb8
 8040936:	46bd      	mov	sp, r7
 8040938:	bd80      	pop	{r7, pc}
 804093a:	bf00      	nop
 804093c:	40004800 	.word	0x40004800
 8040940:	40023800 	.word	0x40023800
 8040944:	40020c00 	.word	0x40020c00

08040948 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8040948:	b480      	push	{r7}
 804094a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 804094c:	bf00      	nop
 804094e:	e7fd      	b.n	804094c <NMI_Handler+0x4>

08040950 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8040950:	b480      	push	{r7}
 8040952:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8040954:	bf00      	nop
 8040956:	e7fd      	b.n	8040954 <HardFault_Handler+0x4>

08040958 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8040958:	b480      	push	{r7}
 804095a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 804095c:	bf00      	nop
 804095e:	e7fd      	b.n	804095c <MemManage_Handler+0x4>

08040960 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8040960:	b480      	push	{r7}
 8040962:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8040964:	bf00      	nop
 8040966:	e7fd      	b.n	8040964 <BusFault_Handler+0x4>

08040968 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8040968:	b480      	push	{r7}
 804096a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 804096c:	bf00      	nop
 804096e:	e7fd      	b.n	804096c <UsageFault_Handler+0x4>

08040970 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8040970:	b480      	push	{r7}
 8040972:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8040974:	bf00      	nop
 8040976:	46bd      	mov	sp, r7
 8040978:	f85d 7b04 	ldr.w	r7, [sp], #4
 804097c:	4770      	bx	lr

0804097e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 804097e:	b480      	push	{r7}
 8040980:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8040982:	bf00      	nop
 8040984:	46bd      	mov	sp, r7
 8040986:	f85d 7b04 	ldr.w	r7, [sp], #4
 804098a:	4770      	bx	lr

0804098c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 804098c:	b480      	push	{r7}
 804098e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8040990:	bf00      	nop
 8040992:	46bd      	mov	sp, r7
 8040994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8040998:	4770      	bx	lr

0804099a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 804099a:	b580      	push	{r7, lr}
 804099c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 804099e:	f000 f921 	bl	8040be4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80409a2:	bf00      	nop
 80409a4:	bd80      	pop	{r7, pc}

080409a6 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80409a6:	b580      	push	{r7, lr}
 80409a8:	b086      	sub	sp, #24
 80409aa:	af00      	add	r7, sp, #0
 80409ac:	60f8      	str	r0, [r7, #12]
 80409ae:	60b9      	str	r1, [r7, #8]
 80409b0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80409b2:	2300      	movs	r3, #0
 80409b4:	617b      	str	r3, [r7, #20]
 80409b6:	e00a      	b.n	80409ce <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80409b8:	f3af 8000 	nop.w
 80409bc:	4601      	mov	r1, r0
 80409be:	68bb      	ldr	r3, [r7, #8]
 80409c0:	1c5a      	adds	r2, r3, #1
 80409c2:	60ba      	str	r2, [r7, #8]
 80409c4:	b2ca      	uxtb	r2, r1
 80409c6:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80409c8:	697b      	ldr	r3, [r7, #20]
 80409ca:	3301      	adds	r3, #1
 80409cc:	617b      	str	r3, [r7, #20]
 80409ce:	697a      	ldr	r2, [r7, #20]
 80409d0:	687b      	ldr	r3, [r7, #4]
 80409d2:	429a      	cmp	r2, r3
 80409d4:	dbf0      	blt.n	80409b8 <_read+0x12>
  }

  return len;
 80409d6:	687b      	ldr	r3, [r7, #4]
}
 80409d8:	4618      	mov	r0, r3
 80409da:	3718      	adds	r7, #24
 80409dc:	46bd      	mov	sp, r7
 80409de:	bd80      	pop	{r7, pc}

080409e0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80409e0:	b580      	push	{r7, lr}
 80409e2:	b086      	sub	sp, #24
 80409e4:	af00      	add	r7, sp, #0
 80409e6:	60f8      	str	r0, [r7, #12]
 80409e8:	60b9      	str	r1, [r7, #8]
 80409ea:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80409ec:	2300      	movs	r3, #0
 80409ee:	617b      	str	r3, [r7, #20]
 80409f0:	e009      	b.n	8040a06 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80409f2:	68bb      	ldr	r3, [r7, #8]
 80409f4:	1c5a      	adds	r2, r3, #1
 80409f6:	60ba      	str	r2, [r7, #8]
 80409f8:	781b      	ldrb	r3, [r3, #0]
 80409fa:	4618      	mov	r0, r3
 80409fc:	f7ff fedc 	bl	80407b8 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8040a00:	697b      	ldr	r3, [r7, #20]
 8040a02:	3301      	adds	r3, #1
 8040a04:	617b      	str	r3, [r7, #20]
 8040a06:	697a      	ldr	r2, [r7, #20]
 8040a08:	687b      	ldr	r3, [r7, #4]
 8040a0a:	429a      	cmp	r2, r3
 8040a0c:	dbf1      	blt.n	80409f2 <_write+0x12>
  }
  return len;
 8040a0e:	687b      	ldr	r3, [r7, #4]
}
 8040a10:	4618      	mov	r0, r3
 8040a12:	3718      	adds	r7, #24
 8040a14:	46bd      	mov	sp, r7
 8040a16:	bd80      	pop	{r7, pc}

08040a18 <_close>:

int _close(int file)
{
 8040a18:	b480      	push	{r7}
 8040a1a:	b083      	sub	sp, #12
 8040a1c:	af00      	add	r7, sp, #0
 8040a1e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8040a20:	f04f 33ff 	mov.w	r3, #4294967295
}
 8040a24:	4618      	mov	r0, r3
 8040a26:	370c      	adds	r7, #12
 8040a28:	46bd      	mov	sp, r7
 8040a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8040a2e:	4770      	bx	lr

08040a30 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8040a30:	b480      	push	{r7}
 8040a32:	b083      	sub	sp, #12
 8040a34:	af00      	add	r7, sp, #0
 8040a36:	6078      	str	r0, [r7, #4]
 8040a38:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8040a3a:	683b      	ldr	r3, [r7, #0]
 8040a3c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8040a40:	605a      	str	r2, [r3, #4]
  return 0;
 8040a42:	2300      	movs	r3, #0
}
 8040a44:	4618      	mov	r0, r3
 8040a46:	370c      	adds	r7, #12
 8040a48:	46bd      	mov	sp, r7
 8040a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8040a4e:	4770      	bx	lr

08040a50 <_isatty>:

int _isatty(int file)
{
 8040a50:	b480      	push	{r7}
 8040a52:	b083      	sub	sp, #12
 8040a54:	af00      	add	r7, sp, #0
 8040a56:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8040a58:	2301      	movs	r3, #1
}
 8040a5a:	4618      	mov	r0, r3
 8040a5c:	370c      	adds	r7, #12
 8040a5e:	46bd      	mov	sp, r7
 8040a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8040a64:	4770      	bx	lr

08040a66 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8040a66:	b480      	push	{r7}
 8040a68:	b085      	sub	sp, #20
 8040a6a:	af00      	add	r7, sp, #0
 8040a6c:	60f8      	str	r0, [r7, #12]
 8040a6e:	60b9      	str	r1, [r7, #8]
 8040a70:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8040a72:	2300      	movs	r3, #0
}
 8040a74:	4618      	mov	r0, r3
 8040a76:	3714      	adds	r7, #20
 8040a78:	46bd      	mov	sp, r7
 8040a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8040a7e:	4770      	bx	lr

08040a80 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8040a80:	b580      	push	{r7, lr}
 8040a82:	b086      	sub	sp, #24
 8040a84:	af00      	add	r7, sp, #0
 8040a86:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8040a88:	4a14      	ldr	r2, [pc, #80]	@ (8040adc <_sbrk+0x5c>)
 8040a8a:	4b15      	ldr	r3, [pc, #84]	@ (8040ae0 <_sbrk+0x60>)
 8040a8c:	1ad3      	subs	r3, r2, r3
 8040a8e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8040a90:	697b      	ldr	r3, [r7, #20]
 8040a92:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8040a94:	4b13      	ldr	r3, [pc, #76]	@ (8040ae4 <_sbrk+0x64>)
 8040a96:	681b      	ldr	r3, [r3, #0]
 8040a98:	2b00      	cmp	r3, #0
 8040a9a:	d102      	bne.n	8040aa2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8040a9c:	4b11      	ldr	r3, [pc, #68]	@ (8040ae4 <_sbrk+0x64>)
 8040a9e:	4a12      	ldr	r2, [pc, #72]	@ (8040ae8 <_sbrk+0x68>)
 8040aa0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8040aa2:	4b10      	ldr	r3, [pc, #64]	@ (8040ae4 <_sbrk+0x64>)
 8040aa4:	681a      	ldr	r2, [r3, #0]
 8040aa6:	687b      	ldr	r3, [r7, #4]
 8040aa8:	4413      	add	r3, r2
 8040aaa:	693a      	ldr	r2, [r7, #16]
 8040aac:	429a      	cmp	r2, r3
 8040aae:	d207      	bcs.n	8040ac0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8040ab0:	f002 fb12 	bl	80430d8 <__errno>
 8040ab4:	4603      	mov	r3, r0
 8040ab6:	220c      	movs	r2, #12
 8040ab8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8040aba:	f04f 33ff 	mov.w	r3, #4294967295
 8040abe:	e009      	b.n	8040ad4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8040ac0:	4b08      	ldr	r3, [pc, #32]	@ (8040ae4 <_sbrk+0x64>)
 8040ac2:	681b      	ldr	r3, [r3, #0]
 8040ac4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8040ac6:	4b07      	ldr	r3, [pc, #28]	@ (8040ae4 <_sbrk+0x64>)
 8040ac8:	681a      	ldr	r2, [r3, #0]
 8040aca:	687b      	ldr	r3, [r7, #4]
 8040acc:	4413      	add	r3, r2
 8040ace:	4a05      	ldr	r2, [pc, #20]	@ (8040ae4 <_sbrk+0x64>)
 8040ad0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8040ad2:	68fb      	ldr	r3, [r7, #12]
}
 8040ad4:	4618      	mov	r0, r3
 8040ad6:	3718      	adds	r7, #24
 8040ad8:	46bd      	mov	sp, r7
 8040ada:	bd80      	pop	{r7, pc}
 8040adc:	20080000 	.word	0x20080000
 8040ae0:	00000400 	.word	0x00000400
 8040ae4:	2000010c 	.word	0x2000010c
 8040ae8:	20000260 	.word	0x20000260

08040aec <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8040aec:	b480      	push	{r7}
 8040aee:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8040af0:	4b07      	ldr	r3, [pc, #28]	@ (8040b10 <SystemInit+0x24>)
 8040af2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8040af6:	4a06      	ldr	r2, [pc, #24]	@ (8040b10 <SystemInit+0x24>)
 8040af8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8040afc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
 8040b00:	4b03      	ldr	r3, [pc, #12]	@ (8040b10 <SystemInit+0x24>)
 8040b02:	4a04      	ldr	r2, [pc, #16]	@ (8040b14 <SystemInit+0x28>)
 8040b04:	609a      	str	r2, [r3, #8]
#endif /* USER_VECT_TAB_ADDRESS */
}
 8040b06:	bf00      	nop
 8040b08:	46bd      	mov	sp, r7
 8040b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8040b0e:	4770      	bx	lr
 8040b10:	e000ed00 	.word	0xe000ed00
 8040b14:	08040000 	.word	0x08040000

08040b18 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8040b18:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8040b50 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8040b1c:	480d      	ldr	r0, [pc, #52]	@ (8040b54 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8040b1e:	490e      	ldr	r1, [pc, #56]	@ (8040b58 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8040b20:	4a0e      	ldr	r2, [pc, #56]	@ (8040b5c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8040b22:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8040b24:	e002      	b.n	8040b2c <LoopCopyDataInit>

08040b26 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8040b26:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8040b28:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8040b2a:	3304      	adds	r3, #4

08040b2c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8040b2c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8040b2e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8040b30:	d3f9      	bcc.n	8040b26 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8040b32:	4a0b      	ldr	r2, [pc, #44]	@ (8040b60 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8040b34:	4c0b      	ldr	r4, [pc, #44]	@ (8040b64 <LoopFillZerobss+0x26>)
  movs r3, #0
 8040b36:	2300      	movs	r3, #0
  b LoopFillZerobss
 8040b38:	e001      	b.n	8040b3e <LoopFillZerobss>

08040b3a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8040b3a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8040b3c:	3204      	adds	r2, #4

08040b3e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8040b3e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8040b40:	d3fb      	bcc.n	8040b3a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8040b42:	f7ff ffd3 	bl	8040aec <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8040b46:	f002 facd 	bl	80430e4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8040b4a:	f7ff fd41 	bl	80405d0 <main>
  bx  lr    
 8040b4e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8040b50:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8040b54:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8040b58:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8040b5c:	08043d00 	.word	0x08043d00
  ldr r2, =_sbss
 8040b60:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8040b64:	20000260 	.word	0x20000260

08040b68 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8040b68:	e7fe      	b.n	8040b68 <ADC_IRQHandler>

08040b6a <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8040b6a:	b580      	push	{r7, lr}
 8040b6c:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8040b6e:	2003      	movs	r0, #3
 8040b70:	f000 f92e 	bl	8040dd0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8040b74:	200f      	movs	r0, #15
 8040b76:	f000 f805 	bl	8040b84 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8040b7a:	f7ff fe61 	bl	8040840 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8040b7e:	2300      	movs	r3, #0
}
 8040b80:	4618      	mov	r0, r3
 8040b82:	bd80      	pop	{r7, pc}

08040b84 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8040b84:	b580      	push	{r7, lr}
 8040b86:	b082      	sub	sp, #8
 8040b88:	af00      	add	r7, sp, #0
 8040b8a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8040b8c:	4b12      	ldr	r3, [pc, #72]	@ (8040bd8 <HAL_InitTick+0x54>)
 8040b8e:	681a      	ldr	r2, [r3, #0]
 8040b90:	4b12      	ldr	r3, [pc, #72]	@ (8040bdc <HAL_InitTick+0x58>)
 8040b92:	781b      	ldrb	r3, [r3, #0]
 8040b94:	4619      	mov	r1, r3
 8040b96:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8040b9a:	fbb3 f3f1 	udiv	r3, r3, r1
 8040b9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8040ba2:	4618      	mov	r0, r3
 8040ba4:	f000 f93b 	bl	8040e1e <HAL_SYSTICK_Config>
 8040ba8:	4603      	mov	r3, r0
 8040baa:	2b00      	cmp	r3, #0
 8040bac:	d001      	beq.n	8040bb2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8040bae:	2301      	movs	r3, #1
 8040bb0:	e00e      	b.n	8040bd0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8040bb2:	687b      	ldr	r3, [r7, #4]
 8040bb4:	2b0f      	cmp	r3, #15
 8040bb6:	d80a      	bhi.n	8040bce <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8040bb8:	2200      	movs	r2, #0
 8040bba:	6879      	ldr	r1, [r7, #4]
 8040bbc:	f04f 30ff 	mov.w	r0, #4294967295
 8040bc0:	f000 f911 	bl	8040de6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8040bc4:	4a06      	ldr	r2, [pc, #24]	@ (8040be0 <HAL_InitTick+0x5c>)
 8040bc6:	687b      	ldr	r3, [r7, #4]
 8040bc8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8040bca:	2300      	movs	r3, #0
 8040bcc:	e000      	b.n	8040bd0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8040bce:	2301      	movs	r3, #1
}
 8040bd0:	4618      	mov	r0, r3
 8040bd2:	3708      	adds	r7, #8
 8040bd4:	46bd      	mov	sp, r7
 8040bd6:	bd80      	pop	{r7, pc}
 8040bd8:	20000000 	.word	0x20000000
 8040bdc:	20000008 	.word	0x20000008
 8040be0:	20000004 	.word	0x20000004

08040be4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8040be4:	b480      	push	{r7}
 8040be6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8040be8:	4b06      	ldr	r3, [pc, #24]	@ (8040c04 <HAL_IncTick+0x20>)
 8040bea:	781b      	ldrb	r3, [r3, #0]
 8040bec:	461a      	mov	r2, r3
 8040bee:	4b06      	ldr	r3, [pc, #24]	@ (8040c08 <HAL_IncTick+0x24>)
 8040bf0:	681b      	ldr	r3, [r3, #0]
 8040bf2:	4413      	add	r3, r2
 8040bf4:	4a04      	ldr	r2, [pc, #16]	@ (8040c08 <HAL_IncTick+0x24>)
 8040bf6:	6013      	str	r3, [r2, #0]
}
 8040bf8:	bf00      	nop
 8040bfa:	46bd      	mov	sp, r7
 8040bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8040c00:	4770      	bx	lr
 8040c02:	bf00      	nop
 8040c04:	20000008 	.word	0x20000008
 8040c08:	20000110 	.word	0x20000110

08040c0c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8040c0c:	b480      	push	{r7}
 8040c0e:	af00      	add	r7, sp, #0
  return uwTick;
 8040c10:	4b03      	ldr	r3, [pc, #12]	@ (8040c20 <HAL_GetTick+0x14>)
 8040c12:	681b      	ldr	r3, [r3, #0]
}
 8040c14:	4618      	mov	r0, r3
 8040c16:	46bd      	mov	sp, r7
 8040c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8040c1c:	4770      	bx	lr
 8040c1e:	bf00      	nop
 8040c20:	20000110 	.word	0x20000110

08040c24 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8040c24:	b580      	push	{r7, lr}
 8040c26:	b084      	sub	sp, #16
 8040c28:	af00      	add	r7, sp, #0
 8040c2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8040c2c:	f7ff ffee 	bl	8040c0c <HAL_GetTick>
 8040c30:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8040c32:	687b      	ldr	r3, [r7, #4]
 8040c34:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8040c36:	68fb      	ldr	r3, [r7, #12]
 8040c38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8040c3c:	d005      	beq.n	8040c4a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8040c3e:	4b0a      	ldr	r3, [pc, #40]	@ (8040c68 <HAL_Delay+0x44>)
 8040c40:	781b      	ldrb	r3, [r3, #0]
 8040c42:	461a      	mov	r2, r3
 8040c44:	68fb      	ldr	r3, [r7, #12]
 8040c46:	4413      	add	r3, r2
 8040c48:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8040c4a:	bf00      	nop
 8040c4c:	f7ff ffde 	bl	8040c0c <HAL_GetTick>
 8040c50:	4602      	mov	r2, r0
 8040c52:	68bb      	ldr	r3, [r7, #8]
 8040c54:	1ad3      	subs	r3, r2, r3
 8040c56:	68fa      	ldr	r2, [r7, #12]
 8040c58:	429a      	cmp	r2, r3
 8040c5a:	d8f7      	bhi.n	8040c4c <HAL_Delay+0x28>
  {
  }
}
 8040c5c:	bf00      	nop
 8040c5e:	bf00      	nop
 8040c60:	3710      	adds	r7, #16
 8040c62:	46bd      	mov	sp, r7
 8040c64:	bd80      	pop	{r7, pc}
 8040c66:	bf00      	nop
 8040c68:	20000008 	.word	0x20000008

08040c6c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8040c6c:	b480      	push	{r7}
 8040c6e:	b085      	sub	sp, #20
 8040c70:	af00      	add	r7, sp, #0
 8040c72:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8040c74:	687b      	ldr	r3, [r7, #4]
 8040c76:	f003 0307 	and.w	r3, r3, #7
 8040c7a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8040c7c:	4b0b      	ldr	r3, [pc, #44]	@ (8040cac <__NVIC_SetPriorityGrouping+0x40>)
 8040c7e:	68db      	ldr	r3, [r3, #12]
 8040c80:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8040c82:	68ba      	ldr	r2, [r7, #8]
 8040c84:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8040c88:	4013      	ands	r3, r2
 8040c8a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8040c8c:	68fb      	ldr	r3, [r7, #12]
 8040c8e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8040c90:	68bb      	ldr	r3, [r7, #8]
 8040c92:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8040c94:	4b06      	ldr	r3, [pc, #24]	@ (8040cb0 <__NVIC_SetPriorityGrouping+0x44>)
 8040c96:	4313      	orrs	r3, r2
 8040c98:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8040c9a:	4a04      	ldr	r2, [pc, #16]	@ (8040cac <__NVIC_SetPriorityGrouping+0x40>)
 8040c9c:	68bb      	ldr	r3, [r7, #8]
 8040c9e:	60d3      	str	r3, [r2, #12]
}
 8040ca0:	bf00      	nop
 8040ca2:	3714      	adds	r7, #20
 8040ca4:	46bd      	mov	sp, r7
 8040ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8040caa:	4770      	bx	lr
 8040cac:	e000ed00 	.word	0xe000ed00
 8040cb0:	05fa0000 	.word	0x05fa0000

08040cb4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8040cb4:	b480      	push	{r7}
 8040cb6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8040cb8:	4b04      	ldr	r3, [pc, #16]	@ (8040ccc <__NVIC_GetPriorityGrouping+0x18>)
 8040cba:	68db      	ldr	r3, [r3, #12]
 8040cbc:	0a1b      	lsrs	r3, r3, #8
 8040cbe:	f003 0307 	and.w	r3, r3, #7
}
 8040cc2:	4618      	mov	r0, r3
 8040cc4:	46bd      	mov	sp, r7
 8040cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8040cca:	4770      	bx	lr
 8040ccc:	e000ed00 	.word	0xe000ed00

08040cd0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8040cd0:	b480      	push	{r7}
 8040cd2:	b083      	sub	sp, #12
 8040cd4:	af00      	add	r7, sp, #0
 8040cd6:	4603      	mov	r3, r0
 8040cd8:	6039      	str	r1, [r7, #0]
 8040cda:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8040cdc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8040ce0:	2b00      	cmp	r3, #0
 8040ce2:	db0a      	blt.n	8040cfa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8040ce4:	683b      	ldr	r3, [r7, #0]
 8040ce6:	b2da      	uxtb	r2, r3
 8040ce8:	490c      	ldr	r1, [pc, #48]	@ (8040d1c <__NVIC_SetPriority+0x4c>)
 8040cea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8040cee:	0112      	lsls	r2, r2, #4
 8040cf0:	b2d2      	uxtb	r2, r2
 8040cf2:	440b      	add	r3, r1
 8040cf4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8040cf8:	e00a      	b.n	8040d10 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8040cfa:	683b      	ldr	r3, [r7, #0]
 8040cfc:	b2da      	uxtb	r2, r3
 8040cfe:	4908      	ldr	r1, [pc, #32]	@ (8040d20 <__NVIC_SetPriority+0x50>)
 8040d00:	79fb      	ldrb	r3, [r7, #7]
 8040d02:	f003 030f 	and.w	r3, r3, #15
 8040d06:	3b04      	subs	r3, #4
 8040d08:	0112      	lsls	r2, r2, #4
 8040d0a:	b2d2      	uxtb	r2, r2
 8040d0c:	440b      	add	r3, r1
 8040d0e:	761a      	strb	r2, [r3, #24]
}
 8040d10:	bf00      	nop
 8040d12:	370c      	adds	r7, #12
 8040d14:	46bd      	mov	sp, r7
 8040d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8040d1a:	4770      	bx	lr
 8040d1c:	e000e100 	.word	0xe000e100
 8040d20:	e000ed00 	.word	0xe000ed00

08040d24 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8040d24:	b480      	push	{r7}
 8040d26:	b089      	sub	sp, #36	@ 0x24
 8040d28:	af00      	add	r7, sp, #0
 8040d2a:	60f8      	str	r0, [r7, #12]
 8040d2c:	60b9      	str	r1, [r7, #8]
 8040d2e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8040d30:	68fb      	ldr	r3, [r7, #12]
 8040d32:	f003 0307 	and.w	r3, r3, #7
 8040d36:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8040d38:	69fb      	ldr	r3, [r7, #28]
 8040d3a:	f1c3 0307 	rsb	r3, r3, #7
 8040d3e:	2b04      	cmp	r3, #4
 8040d40:	bf28      	it	cs
 8040d42:	2304      	movcs	r3, #4
 8040d44:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8040d46:	69fb      	ldr	r3, [r7, #28]
 8040d48:	3304      	adds	r3, #4
 8040d4a:	2b06      	cmp	r3, #6
 8040d4c:	d902      	bls.n	8040d54 <NVIC_EncodePriority+0x30>
 8040d4e:	69fb      	ldr	r3, [r7, #28]
 8040d50:	3b03      	subs	r3, #3
 8040d52:	e000      	b.n	8040d56 <NVIC_EncodePriority+0x32>
 8040d54:	2300      	movs	r3, #0
 8040d56:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8040d58:	f04f 32ff 	mov.w	r2, #4294967295
 8040d5c:	69bb      	ldr	r3, [r7, #24]
 8040d5e:	fa02 f303 	lsl.w	r3, r2, r3
 8040d62:	43da      	mvns	r2, r3
 8040d64:	68bb      	ldr	r3, [r7, #8]
 8040d66:	401a      	ands	r2, r3
 8040d68:	697b      	ldr	r3, [r7, #20]
 8040d6a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8040d6c:	f04f 31ff 	mov.w	r1, #4294967295
 8040d70:	697b      	ldr	r3, [r7, #20]
 8040d72:	fa01 f303 	lsl.w	r3, r1, r3
 8040d76:	43d9      	mvns	r1, r3
 8040d78:	687b      	ldr	r3, [r7, #4]
 8040d7a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8040d7c:	4313      	orrs	r3, r2
         );
}
 8040d7e:	4618      	mov	r0, r3
 8040d80:	3724      	adds	r7, #36	@ 0x24
 8040d82:	46bd      	mov	sp, r7
 8040d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8040d88:	4770      	bx	lr
	...

08040d8c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8040d8c:	b580      	push	{r7, lr}
 8040d8e:	b082      	sub	sp, #8
 8040d90:	af00      	add	r7, sp, #0
 8040d92:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8040d94:	687b      	ldr	r3, [r7, #4]
 8040d96:	3b01      	subs	r3, #1
 8040d98:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8040d9c:	d301      	bcc.n	8040da2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8040d9e:	2301      	movs	r3, #1
 8040da0:	e00f      	b.n	8040dc2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8040da2:	4a0a      	ldr	r2, [pc, #40]	@ (8040dcc <SysTick_Config+0x40>)
 8040da4:	687b      	ldr	r3, [r7, #4]
 8040da6:	3b01      	subs	r3, #1
 8040da8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8040daa:	210f      	movs	r1, #15
 8040dac:	f04f 30ff 	mov.w	r0, #4294967295
 8040db0:	f7ff ff8e 	bl	8040cd0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8040db4:	4b05      	ldr	r3, [pc, #20]	@ (8040dcc <SysTick_Config+0x40>)
 8040db6:	2200      	movs	r2, #0
 8040db8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8040dba:	4b04      	ldr	r3, [pc, #16]	@ (8040dcc <SysTick_Config+0x40>)
 8040dbc:	2207      	movs	r2, #7
 8040dbe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8040dc0:	2300      	movs	r3, #0
}
 8040dc2:	4618      	mov	r0, r3
 8040dc4:	3708      	adds	r7, #8
 8040dc6:	46bd      	mov	sp, r7
 8040dc8:	bd80      	pop	{r7, pc}
 8040dca:	bf00      	nop
 8040dcc:	e000e010 	.word	0xe000e010

08040dd0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8040dd0:	b580      	push	{r7, lr}
 8040dd2:	b082      	sub	sp, #8
 8040dd4:	af00      	add	r7, sp, #0
 8040dd6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8040dd8:	6878      	ldr	r0, [r7, #4]
 8040dda:	f7ff ff47 	bl	8040c6c <__NVIC_SetPriorityGrouping>
}
 8040dde:	bf00      	nop
 8040de0:	3708      	adds	r7, #8
 8040de2:	46bd      	mov	sp, r7
 8040de4:	bd80      	pop	{r7, pc}

08040de6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8040de6:	b580      	push	{r7, lr}
 8040de8:	b086      	sub	sp, #24
 8040dea:	af00      	add	r7, sp, #0
 8040dec:	4603      	mov	r3, r0
 8040dee:	60b9      	str	r1, [r7, #8]
 8040df0:	607a      	str	r2, [r7, #4]
 8040df2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8040df4:	2300      	movs	r3, #0
 8040df6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8040df8:	f7ff ff5c 	bl	8040cb4 <__NVIC_GetPriorityGrouping>
 8040dfc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8040dfe:	687a      	ldr	r2, [r7, #4]
 8040e00:	68b9      	ldr	r1, [r7, #8]
 8040e02:	6978      	ldr	r0, [r7, #20]
 8040e04:	f7ff ff8e 	bl	8040d24 <NVIC_EncodePriority>
 8040e08:	4602      	mov	r2, r0
 8040e0a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8040e0e:	4611      	mov	r1, r2
 8040e10:	4618      	mov	r0, r3
 8040e12:	f7ff ff5d 	bl	8040cd0 <__NVIC_SetPriority>
}
 8040e16:	bf00      	nop
 8040e18:	3718      	adds	r7, #24
 8040e1a:	46bd      	mov	sp, r7
 8040e1c:	bd80      	pop	{r7, pc}

08040e1e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8040e1e:	b580      	push	{r7, lr}
 8040e20:	b082      	sub	sp, #8
 8040e22:	af00      	add	r7, sp, #0
 8040e24:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8040e26:	6878      	ldr	r0, [r7, #4]
 8040e28:	f7ff ffb0 	bl	8040d8c <SysTick_Config>
 8040e2c:	4603      	mov	r3, r0
}
 8040e2e:	4618      	mov	r0, r3
 8040e30:	3708      	adds	r7, #8
 8040e32:	46bd      	mov	sp, r7
 8040e34:	bd80      	pop	{r7, pc}
	...

08040e38 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8040e38:	b480      	push	{r7}
 8040e3a:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8040e3c:	f3bf 8f5f 	dmb	sy
}
 8040e40:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8040e42:	4b07      	ldr	r3, [pc, #28]	@ (8040e60 <HAL_MPU_Disable+0x28>)
 8040e44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8040e46:	4a06      	ldr	r2, [pc, #24]	@ (8040e60 <HAL_MPU_Disable+0x28>)
 8040e48:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8040e4c:	6253      	str	r3, [r2, #36]	@ 0x24
  
  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8040e4e:	4b05      	ldr	r3, [pc, #20]	@ (8040e64 <HAL_MPU_Disable+0x2c>)
 8040e50:	2200      	movs	r2, #0
 8040e52:	605a      	str	r2, [r3, #4]
}
 8040e54:	bf00      	nop
 8040e56:	46bd      	mov	sp, r7
 8040e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8040e5c:	4770      	bx	lr
 8040e5e:	bf00      	nop
 8040e60:	e000ed00 	.word	0xe000ed00
 8040e64:	e000ed90 	.word	0xe000ed90

08040e68 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8040e68:	b480      	push	{r7}
 8040e6a:	b083      	sub	sp, #12
 8040e6c:	af00      	add	r7, sp, #0
 8040e6e:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8040e70:	4a0b      	ldr	r2, [pc, #44]	@ (8040ea0 <HAL_MPU_Enable+0x38>)
 8040e72:	687b      	ldr	r3, [r7, #4]
 8040e74:	f043 0301 	orr.w	r3, r3, #1
 8040e78:	6053      	str	r3, [r2, #4]
  
  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8040e7a:	4b0a      	ldr	r3, [pc, #40]	@ (8040ea4 <HAL_MPU_Enable+0x3c>)
 8040e7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8040e7e:	4a09      	ldr	r2, [pc, #36]	@ (8040ea4 <HAL_MPU_Enable+0x3c>)
 8040e80:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8040e84:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8040e86:	f3bf 8f4f 	dsb	sy
}
 8040e8a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8040e8c:	f3bf 8f6f 	isb	sy
}
 8040e90:	bf00      	nop
  
  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8040e92:	bf00      	nop
 8040e94:	370c      	adds	r7, #12
 8040e96:	46bd      	mov	sp, r7
 8040e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8040e9c:	4770      	bx	lr
 8040e9e:	bf00      	nop
 8040ea0:	e000ed90 	.word	0xe000ed90
 8040ea4:	e000ed00 	.word	0xe000ed00

08040ea8 <HAL_MPU_ConfigRegion>:
  * @param  MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 8040ea8:	b480      	push	{r7}
 8040eaa:	b083      	sub	sp, #12
 8040eac:	af00      	add	r7, sp, #0
 8040eae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_MPU_REGION_NUMBER(MPU_Init->Number));
  assert_param(IS_MPU_REGION_ENABLE(MPU_Init->Enable));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8040eb0:	687b      	ldr	r3, [r7, #4]
 8040eb2:	785a      	ldrb	r2, [r3, #1]
 8040eb4:	4b1d      	ldr	r3, [pc, #116]	@ (8040f2c <HAL_MPU_ConfigRegion+0x84>)
 8040eb6:	609a      	str	r2, [r3, #8]

  if ((MPU_Init->Enable) != RESET)
 8040eb8:	687b      	ldr	r3, [r7, #4]
 8040eba:	781b      	ldrb	r3, [r3, #0]
 8040ebc:	2b00      	cmp	r3, #0
 8040ebe:	d029      	beq.n	8040f14 <HAL_MPU_ConfigRegion+0x6c>
    assert_param(IS_MPU_ACCESS_CACHEABLE(MPU_Init->IsCacheable));
    assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
    assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
    assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));
    
    MPU->RBAR = MPU_Init->BaseAddress;
 8040ec0:	4a1a      	ldr	r2, [pc, #104]	@ (8040f2c <HAL_MPU_ConfigRegion+0x84>)
 8040ec2:	687b      	ldr	r3, [r7, #4]
 8040ec4:	685b      	ldr	r3, [r3, #4]
 8040ec6:	60d3      	str	r3, [r2, #12]
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8040ec8:	687b      	ldr	r3, [r7, #4]
 8040eca:	7b1b      	ldrb	r3, [r3, #12]
 8040ecc:	071a      	lsls	r2, r3, #28
                ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8040ece:	687b      	ldr	r3, [r7, #4]
 8040ed0:	7adb      	ldrb	r3, [r3, #11]
 8040ed2:	061b      	lsls	r3, r3, #24
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8040ed4:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8040ed6:	687b      	ldr	r3, [r7, #4]
 8040ed8:	7a9b      	ldrb	r3, [r3, #10]
 8040eda:	04db      	lsls	r3, r3, #19
                ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8040edc:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8040ede:	687b      	ldr	r3, [r7, #4]
 8040ee0:	7b5b      	ldrb	r3, [r3, #13]
 8040ee2:	049b      	lsls	r3, r3, #18
                ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8040ee4:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8040ee6:	687b      	ldr	r3, [r7, #4]
 8040ee8:	7b9b      	ldrb	r3, [r3, #14]
 8040eea:	045b      	lsls	r3, r3, #17
                ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8040eec:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8040eee:	687b      	ldr	r3, [r7, #4]
 8040ef0:	7bdb      	ldrb	r3, [r3, #15]
 8040ef2:	041b      	lsls	r3, r3, #16
                ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8040ef4:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8040ef6:	687b      	ldr	r3, [r7, #4]
 8040ef8:	7a5b      	ldrb	r3, [r3, #9]
 8040efa:	021b      	lsls	r3, r3, #8
                ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8040efc:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8040efe:	687b      	ldr	r3, [r7, #4]
 8040f00:	7a1b      	ldrb	r3, [r3, #8]
 8040f02:	005b      	lsls	r3, r3, #1
                ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8040f04:	4313      	orrs	r3, r2
                ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8040f06:	687a      	ldr	r2, [r7, #4]
 8040f08:	7812      	ldrb	r2, [r2, #0]
 8040f0a:	4611      	mov	r1, r2
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8040f0c:	4a07      	ldr	r2, [pc, #28]	@ (8040f2c <HAL_MPU_ConfigRegion+0x84>)
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8040f0e:	430b      	orrs	r3, r1
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8040f10:	6113      	str	r3, [r2, #16]
  else
  {
    MPU->RBAR = 0x00;
    MPU->RASR = 0x00;
  }
}
 8040f12:	e005      	b.n	8040f20 <HAL_MPU_ConfigRegion+0x78>
    MPU->RBAR = 0x00;
 8040f14:	4b05      	ldr	r3, [pc, #20]	@ (8040f2c <HAL_MPU_ConfigRegion+0x84>)
 8040f16:	2200      	movs	r2, #0
 8040f18:	60da      	str	r2, [r3, #12]
    MPU->RASR = 0x00;
 8040f1a:	4b04      	ldr	r3, [pc, #16]	@ (8040f2c <HAL_MPU_ConfigRegion+0x84>)
 8040f1c:	2200      	movs	r2, #0
 8040f1e:	611a      	str	r2, [r3, #16]
}
 8040f20:	bf00      	nop
 8040f22:	370c      	adds	r7, #12
 8040f24:	46bd      	mov	sp, r7
 8040f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8040f2a:	4770      	bx	lr
 8040f2c:	e000ed90 	.word	0xe000ed90

08040f30 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8040f30:	b480      	push	{r7}
 8040f32:	b089      	sub	sp, #36	@ 0x24
 8040f34:	af00      	add	r7, sp, #0
 8040f36:	6078      	str	r0, [r7, #4]
 8040f38:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8040f3a:	2300      	movs	r3, #0
 8040f3c:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8040f3e:	2300      	movs	r3, #0
 8040f40:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8040f42:	2300      	movs	r3, #0
 8040f44:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8040f46:	2300      	movs	r3, #0
 8040f48:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8040f4a:	2300      	movs	r3, #0
 8040f4c:	61fb      	str	r3, [r7, #28]
 8040f4e:	e175      	b.n	804123c <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8040f50:	2201      	movs	r2, #1
 8040f52:	69fb      	ldr	r3, [r7, #28]
 8040f54:	fa02 f303 	lsl.w	r3, r2, r3
 8040f58:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8040f5a:	683b      	ldr	r3, [r7, #0]
 8040f5c:	681b      	ldr	r3, [r3, #0]
 8040f5e:	697a      	ldr	r2, [r7, #20]
 8040f60:	4013      	ands	r3, r2
 8040f62:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8040f64:	693a      	ldr	r2, [r7, #16]
 8040f66:	697b      	ldr	r3, [r7, #20]
 8040f68:	429a      	cmp	r2, r3
 8040f6a:	f040 8164 	bne.w	8041236 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8040f6e:	683b      	ldr	r3, [r7, #0]
 8040f70:	685b      	ldr	r3, [r3, #4]
 8040f72:	f003 0303 	and.w	r3, r3, #3
 8040f76:	2b01      	cmp	r3, #1
 8040f78:	d005      	beq.n	8040f86 <HAL_GPIO_Init+0x56>
 8040f7a:	683b      	ldr	r3, [r7, #0]
 8040f7c:	685b      	ldr	r3, [r3, #4]
 8040f7e:	f003 0303 	and.w	r3, r3, #3
 8040f82:	2b02      	cmp	r3, #2
 8040f84:	d130      	bne.n	8040fe8 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8040f86:	687b      	ldr	r3, [r7, #4]
 8040f88:	689b      	ldr	r3, [r3, #8]
 8040f8a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8040f8c:	69fb      	ldr	r3, [r7, #28]
 8040f8e:	005b      	lsls	r3, r3, #1
 8040f90:	2203      	movs	r2, #3
 8040f92:	fa02 f303 	lsl.w	r3, r2, r3
 8040f96:	43db      	mvns	r3, r3
 8040f98:	69ba      	ldr	r2, [r7, #24]
 8040f9a:	4013      	ands	r3, r2
 8040f9c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8040f9e:	683b      	ldr	r3, [r7, #0]
 8040fa0:	68da      	ldr	r2, [r3, #12]
 8040fa2:	69fb      	ldr	r3, [r7, #28]
 8040fa4:	005b      	lsls	r3, r3, #1
 8040fa6:	fa02 f303 	lsl.w	r3, r2, r3
 8040faa:	69ba      	ldr	r2, [r7, #24]
 8040fac:	4313      	orrs	r3, r2
 8040fae:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8040fb0:	687b      	ldr	r3, [r7, #4]
 8040fb2:	69ba      	ldr	r2, [r7, #24]
 8040fb4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8040fb6:	687b      	ldr	r3, [r7, #4]
 8040fb8:	685b      	ldr	r3, [r3, #4]
 8040fba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8040fbc:	2201      	movs	r2, #1
 8040fbe:	69fb      	ldr	r3, [r7, #28]
 8040fc0:	fa02 f303 	lsl.w	r3, r2, r3
 8040fc4:	43db      	mvns	r3, r3
 8040fc6:	69ba      	ldr	r2, [r7, #24]
 8040fc8:	4013      	ands	r3, r2
 8040fca:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8040fcc:	683b      	ldr	r3, [r7, #0]
 8040fce:	685b      	ldr	r3, [r3, #4]
 8040fd0:	091b      	lsrs	r3, r3, #4
 8040fd2:	f003 0201 	and.w	r2, r3, #1
 8040fd6:	69fb      	ldr	r3, [r7, #28]
 8040fd8:	fa02 f303 	lsl.w	r3, r2, r3
 8040fdc:	69ba      	ldr	r2, [r7, #24]
 8040fde:	4313      	orrs	r3, r2
 8040fe0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8040fe2:	687b      	ldr	r3, [r7, #4]
 8040fe4:	69ba      	ldr	r2, [r7, #24]
 8040fe6:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8040fe8:	683b      	ldr	r3, [r7, #0]
 8040fea:	685b      	ldr	r3, [r3, #4]
 8040fec:	f003 0303 	and.w	r3, r3, #3
 8040ff0:	2b03      	cmp	r3, #3
 8040ff2:	d017      	beq.n	8041024 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8040ff4:	687b      	ldr	r3, [r7, #4]
 8040ff6:	68db      	ldr	r3, [r3, #12]
 8040ff8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8040ffa:	69fb      	ldr	r3, [r7, #28]
 8040ffc:	005b      	lsls	r3, r3, #1
 8040ffe:	2203      	movs	r2, #3
 8041000:	fa02 f303 	lsl.w	r3, r2, r3
 8041004:	43db      	mvns	r3, r3
 8041006:	69ba      	ldr	r2, [r7, #24]
 8041008:	4013      	ands	r3, r2
 804100a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 804100c:	683b      	ldr	r3, [r7, #0]
 804100e:	689a      	ldr	r2, [r3, #8]
 8041010:	69fb      	ldr	r3, [r7, #28]
 8041012:	005b      	lsls	r3, r3, #1
 8041014:	fa02 f303 	lsl.w	r3, r2, r3
 8041018:	69ba      	ldr	r2, [r7, #24]
 804101a:	4313      	orrs	r3, r2
 804101c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 804101e:	687b      	ldr	r3, [r7, #4]
 8041020:	69ba      	ldr	r2, [r7, #24]
 8041022:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8041024:	683b      	ldr	r3, [r7, #0]
 8041026:	685b      	ldr	r3, [r3, #4]
 8041028:	f003 0303 	and.w	r3, r3, #3
 804102c:	2b02      	cmp	r3, #2
 804102e:	d123      	bne.n	8041078 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8041030:	69fb      	ldr	r3, [r7, #28]
 8041032:	08da      	lsrs	r2, r3, #3
 8041034:	687b      	ldr	r3, [r7, #4]
 8041036:	3208      	adds	r2, #8
 8041038:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 804103c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 804103e:	69fb      	ldr	r3, [r7, #28]
 8041040:	f003 0307 	and.w	r3, r3, #7
 8041044:	009b      	lsls	r3, r3, #2
 8041046:	220f      	movs	r2, #15
 8041048:	fa02 f303 	lsl.w	r3, r2, r3
 804104c:	43db      	mvns	r3, r3
 804104e:	69ba      	ldr	r2, [r7, #24]
 8041050:	4013      	ands	r3, r2
 8041052:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8041054:	683b      	ldr	r3, [r7, #0]
 8041056:	691a      	ldr	r2, [r3, #16]
 8041058:	69fb      	ldr	r3, [r7, #28]
 804105a:	f003 0307 	and.w	r3, r3, #7
 804105e:	009b      	lsls	r3, r3, #2
 8041060:	fa02 f303 	lsl.w	r3, r2, r3
 8041064:	69ba      	ldr	r2, [r7, #24]
 8041066:	4313      	orrs	r3, r2
 8041068:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 804106a:	69fb      	ldr	r3, [r7, #28]
 804106c:	08da      	lsrs	r2, r3, #3
 804106e:	687b      	ldr	r3, [r7, #4]
 8041070:	3208      	adds	r2, #8
 8041072:	69b9      	ldr	r1, [r7, #24]
 8041074:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8041078:	687b      	ldr	r3, [r7, #4]
 804107a:	681b      	ldr	r3, [r3, #0]
 804107c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 804107e:	69fb      	ldr	r3, [r7, #28]
 8041080:	005b      	lsls	r3, r3, #1
 8041082:	2203      	movs	r2, #3
 8041084:	fa02 f303 	lsl.w	r3, r2, r3
 8041088:	43db      	mvns	r3, r3
 804108a:	69ba      	ldr	r2, [r7, #24]
 804108c:	4013      	ands	r3, r2
 804108e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8041090:	683b      	ldr	r3, [r7, #0]
 8041092:	685b      	ldr	r3, [r3, #4]
 8041094:	f003 0203 	and.w	r2, r3, #3
 8041098:	69fb      	ldr	r3, [r7, #28]
 804109a:	005b      	lsls	r3, r3, #1
 804109c:	fa02 f303 	lsl.w	r3, r2, r3
 80410a0:	69ba      	ldr	r2, [r7, #24]
 80410a2:	4313      	orrs	r3, r2
 80410a4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80410a6:	687b      	ldr	r3, [r7, #4]
 80410a8:	69ba      	ldr	r2, [r7, #24]
 80410aa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80410ac:	683b      	ldr	r3, [r7, #0]
 80410ae:	685b      	ldr	r3, [r3, #4]
 80410b0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80410b4:	2b00      	cmp	r3, #0
 80410b6:	f000 80be 	beq.w	8041236 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80410ba:	4b66      	ldr	r3, [pc, #408]	@ (8041254 <HAL_GPIO_Init+0x324>)
 80410bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80410be:	4a65      	ldr	r2, [pc, #404]	@ (8041254 <HAL_GPIO_Init+0x324>)
 80410c0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80410c4:	6453      	str	r3, [r2, #68]	@ 0x44
 80410c6:	4b63      	ldr	r3, [pc, #396]	@ (8041254 <HAL_GPIO_Init+0x324>)
 80410c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80410ca:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80410ce:	60fb      	str	r3, [r7, #12]
 80410d0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 80410d2:	4a61      	ldr	r2, [pc, #388]	@ (8041258 <HAL_GPIO_Init+0x328>)
 80410d4:	69fb      	ldr	r3, [r7, #28]
 80410d6:	089b      	lsrs	r3, r3, #2
 80410d8:	3302      	adds	r3, #2
 80410da:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80410de:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80410e0:	69fb      	ldr	r3, [r7, #28]
 80410e2:	f003 0303 	and.w	r3, r3, #3
 80410e6:	009b      	lsls	r3, r3, #2
 80410e8:	220f      	movs	r2, #15
 80410ea:	fa02 f303 	lsl.w	r3, r2, r3
 80410ee:	43db      	mvns	r3, r3
 80410f0:	69ba      	ldr	r2, [r7, #24]
 80410f2:	4013      	ands	r3, r2
 80410f4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80410f6:	687b      	ldr	r3, [r7, #4]
 80410f8:	4a58      	ldr	r2, [pc, #352]	@ (804125c <HAL_GPIO_Init+0x32c>)
 80410fa:	4293      	cmp	r3, r2
 80410fc:	d037      	beq.n	804116e <HAL_GPIO_Init+0x23e>
 80410fe:	687b      	ldr	r3, [r7, #4]
 8041100:	4a57      	ldr	r2, [pc, #348]	@ (8041260 <HAL_GPIO_Init+0x330>)
 8041102:	4293      	cmp	r3, r2
 8041104:	d031      	beq.n	804116a <HAL_GPIO_Init+0x23a>
 8041106:	687b      	ldr	r3, [r7, #4]
 8041108:	4a56      	ldr	r2, [pc, #344]	@ (8041264 <HAL_GPIO_Init+0x334>)
 804110a:	4293      	cmp	r3, r2
 804110c:	d02b      	beq.n	8041166 <HAL_GPIO_Init+0x236>
 804110e:	687b      	ldr	r3, [r7, #4]
 8041110:	4a55      	ldr	r2, [pc, #340]	@ (8041268 <HAL_GPIO_Init+0x338>)
 8041112:	4293      	cmp	r3, r2
 8041114:	d025      	beq.n	8041162 <HAL_GPIO_Init+0x232>
 8041116:	687b      	ldr	r3, [r7, #4]
 8041118:	4a54      	ldr	r2, [pc, #336]	@ (804126c <HAL_GPIO_Init+0x33c>)
 804111a:	4293      	cmp	r3, r2
 804111c:	d01f      	beq.n	804115e <HAL_GPIO_Init+0x22e>
 804111e:	687b      	ldr	r3, [r7, #4]
 8041120:	4a53      	ldr	r2, [pc, #332]	@ (8041270 <HAL_GPIO_Init+0x340>)
 8041122:	4293      	cmp	r3, r2
 8041124:	d019      	beq.n	804115a <HAL_GPIO_Init+0x22a>
 8041126:	687b      	ldr	r3, [r7, #4]
 8041128:	4a52      	ldr	r2, [pc, #328]	@ (8041274 <HAL_GPIO_Init+0x344>)
 804112a:	4293      	cmp	r3, r2
 804112c:	d013      	beq.n	8041156 <HAL_GPIO_Init+0x226>
 804112e:	687b      	ldr	r3, [r7, #4]
 8041130:	4a51      	ldr	r2, [pc, #324]	@ (8041278 <HAL_GPIO_Init+0x348>)
 8041132:	4293      	cmp	r3, r2
 8041134:	d00d      	beq.n	8041152 <HAL_GPIO_Init+0x222>
 8041136:	687b      	ldr	r3, [r7, #4]
 8041138:	4a50      	ldr	r2, [pc, #320]	@ (804127c <HAL_GPIO_Init+0x34c>)
 804113a:	4293      	cmp	r3, r2
 804113c:	d007      	beq.n	804114e <HAL_GPIO_Init+0x21e>
 804113e:	687b      	ldr	r3, [r7, #4]
 8041140:	4a4f      	ldr	r2, [pc, #316]	@ (8041280 <HAL_GPIO_Init+0x350>)
 8041142:	4293      	cmp	r3, r2
 8041144:	d101      	bne.n	804114a <HAL_GPIO_Init+0x21a>
 8041146:	2309      	movs	r3, #9
 8041148:	e012      	b.n	8041170 <HAL_GPIO_Init+0x240>
 804114a:	230a      	movs	r3, #10
 804114c:	e010      	b.n	8041170 <HAL_GPIO_Init+0x240>
 804114e:	2308      	movs	r3, #8
 8041150:	e00e      	b.n	8041170 <HAL_GPIO_Init+0x240>
 8041152:	2307      	movs	r3, #7
 8041154:	e00c      	b.n	8041170 <HAL_GPIO_Init+0x240>
 8041156:	2306      	movs	r3, #6
 8041158:	e00a      	b.n	8041170 <HAL_GPIO_Init+0x240>
 804115a:	2305      	movs	r3, #5
 804115c:	e008      	b.n	8041170 <HAL_GPIO_Init+0x240>
 804115e:	2304      	movs	r3, #4
 8041160:	e006      	b.n	8041170 <HAL_GPIO_Init+0x240>
 8041162:	2303      	movs	r3, #3
 8041164:	e004      	b.n	8041170 <HAL_GPIO_Init+0x240>
 8041166:	2302      	movs	r3, #2
 8041168:	e002      	b.n	8041170 <HAL_GPIO_Init+0x240>
 804116a:	2301      	movs	r3, #1
 804116c:	e000      	b.n	8041170 <HAL_GPIO_Init+0x240>
 804116e:	2300      	movs	r3, #0
 8041170:	69fa      	ldr	r2, [r7, #28]
 8041172:	f002 0203 	and.w	r2, r2, #3
 8041176:	0092      	lsls	r2, r2, #2
 8041178:	4093      	lsls	r3, r2
 804117a:	69ba      	ldr	r2, [r7, #24]
 804117c:	4313      	orrs	r3, r2
 804117e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8041180:	4935      	ldr	r1, [pc, #212]	@ (8041258 <HAL_GPIO_Init+0x328>)
 8041182:	69fb      	ldr	r3, [r7, #28]
 8041184:	089b      	lsrs	r3, r3, #2
 8041186:	3302      	adds	r3, #2
 8041188:	69ba      	ldr	r2, [r7, #24]
 804118a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 804118e:	4b3d      	ldr	r3, [pc, #244]	@ (8041284 <HAL_GPIO_Init+0x354>)
 8041190:	689b      	ldr	r3, [r3, #8]
 8041192:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8041194:	693b      	ldr	r3, [r7, #16]
 8041196:	43db      	mvns	r3, r3
 8041198:	69ba      	ldr	r2, [r7, #24]
 804119a:	4013      	ands	r3, r2
 804119c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 804119e:	683b      	ldr	r3, [r7, #0]
 80411a0:	685b      	ldr	r3, [r3, #4]
 80411a2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80411a6:	2b00      	cmp	r3, #0
 80411a8:	d003      	beq.n	80411b2 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80411aa:	69ba      	ldr	r2, [r7, #24]
 80411ac:	693b      	ldr	r3, [r7, #16]
 80411ae:	4313      	orrs	r3, r2
 80411b0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80411b2:	4a34      	ldr	r2, [pc, #208]	@ (8041284 <HAL_GPIO_Init+0x354>)
 80411b4:	69bb      	ldr	r3, [r7, #24]
 80411b6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80411b8:	4b32      	ldr	r3, [pc, #200]	@ (8041284 <HAL_GPIO_Init+0x354>)
 80411ba:	68db      	ldr	r3, [r3, #12]
 80411bc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80411be:	693b      	ldr	r3, [r7, #16]
 80411c0:	43db      	mvns	r3, r3
 80411c2:	69ba      	ldr	r2, [r7, #24]
 80411c4:	4013      	ands	r3, r2
 80411c6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80411c8:	683b      	ldr	r3, [r7, #0]
 80411ca:	685b      	ldr	r3, [r3, #4]
 80411cc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80411d0:	2b00      	cmp	r3, #0
 80411d2:	d003      	beq.n	80411dc <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80411d4:	69ba      	ldr	r2, [r7, #24]
 80411d6:	693b      	ldr	r3, [r7, #16]
 80411d8:	4313      	orrs	r3, r2
 80411da:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80411dc:	4a29      	ldr	r2, [pc, #164]	@ (8041284 <HAL_GPIO_Init+0x354>)
 80411de:	69bb      	ldr	r3, [r7, #24]
 80411e0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80411e2:	4b28      	ldr	r3, [pc, #160]	@ (8041284 <HAL_GPIO_Init+0x354>)
 80411e4:	685b      	ldr	r3, [r3, #4]
 80411e6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80411e8:	693b      	ldr	r3, [r7, #16]
 80411ea:	43db      	mvns	r3, r3
 80411ec:	69ba      	ldr	r2, [r7, #24]
 80411ee:	4013      	ands	r3, r2
 80411f0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80411f2:	683b      	ldr	r3, [r7, #0]
 80411f4:	685b      	ldr	r3, [r3, #4]
 80411f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80411fa:	2b00      	cmp	r3, #0
 80411fc:	d003      	beq.n	8041206 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80411fe:	69ba      	ldr	r2, [r7, #24]
 8041200:	693b      	ldr	r3, [r7, #16]
 8041202:	4313      	orrs	r3, r2
 8041204:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8041206:	4a1f      	ldr	r2, [pc, #124]	@ (8041284 <HAL_GPIO_Init+0x354>)
 8041208:	69bb      	ldr	r3, [r7, #24]
 804120a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 804120c:	4b1d      	ldr	r3, [pc, #116]	@ (8041284 <HAL_GPIO_Init+0x354>)
 804120e:	681b      	ldr	r3, [r3, #0]
 8041210:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8041212:	693b      	ldr	r3, [r7, #16]
 8041214:	43db      	mvns	r3, r3
 8041216:	69ba      	ldr	r2, [r7, #24]
 8041218:	4013      	ands	r3, r2
 804121a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 804121c:	683b      	ldr	r3, [r7, #0]
 804121e:	685b      	ldr	r3, [r3, #4]
 8041220:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8041224:	2b00      	cmp	r3, #0
 8041226:	d003      	beq.n	8041230 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8041228:	69ba      	ldr	r2, [r7, #24]
 804122a:	693b      	ldr	r3, [r7, #16]
 804122c:	4313      	orrs	r3, r2
 804122e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8041230:	4a14      	ldr	r2, [pc, #80]	@ (8041284 <HAL_GPIO_Init+0x354>)
 8041232:	69bb      	ldr	r3, [r7, #24]
 8041234:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 8041236:	69fb      	ldr	r3, [r7, #28]
 8041238:	3301      	adds	r3, #1
 804123a:	61fb      	str	r3, [r7, #28]
 804123c:	69fb      	ldr	r3, [r7, #28]
 804123e:	2b0f      	cmp	r3, #15
 8041240:	f67f ae86 	bls.w	8040f50 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8041244:	bf00      	nop
 8041246:	bf00      	nop
 8041248:	3724      	adds	r7, #36	@ 0x24
 804124a:	46bd      	mov	sp, r7
 804124c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8041250:	4770      	bx	lr
 8041252:	bf00      	nop
 8041254:	40023800 	.word	0x40023800
 8041258:	40013800 	.word	0x40013800
 804125c:	40020000 	.word	0x40020000
 8041260:	40020400 	.word	0x40020400
 8041264:	40020800 	.word	0x40020800
 8041268:	40020c00 	.word	0x40020c00
 804126c:	40021000 	.word	0x40021000
 8041270:	40021400 	.word	0x40021400
 8041274:	40021800 	.word	0x40021800
 8041278:	40021c00 	.word	0x40021c00
 804127c:	40022000 	.word	0x40022000
 8041280:	40022400 	.word	0x40022400
 8041284:	40013c00 	.word	0x40013c00

08041288 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8041288:	b480      	push	{r7}
 804128a:	b083      	sub	sp, #12
 804128c:	af00      	add	r7, sp, #0
 804128e:	6078      	str	r0, [r7, #4]
 8041290:	460b      	mov	r3, r1
 8041292:	807b      	strh	r3, [r7, #2]
 8041294:	4613      	mov	r3, r2
 8041296:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8041298:	787b      	ldrb	r3, [r7, #1]
 804129a:	2b00      	cmp	r3, #0
 804129c:	d003      	beq.n	80412a6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 804129e:	887a      	ldrh	r2, [r7, #2]
 80412a0:	687b      	ldr	r3, [r7, #4]
 80412a2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 80412a4:	e003      	b.n	80412ae <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80412a6:	887b      	ldrh	r3, [r7, #2]
 80412a8:	041a      	lsls	r2, r3, #16
 80412aa:	687b      	ldr	r3, [r7, #4]
 80412ac:	619a      	str	r2, [r3, #24]
}
 80412ae:	bf00      	nop
 80412b0:	370c      	adds	r7, #12
 80412b2:	46bd      	mov	sp, r7
 80412b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80412b8:	4770      	bx	lr
	...

080412bc <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80412bc:	b580      	push	{r7, lr}
 80412be:	b086      	sub	sp, #24
 80412c0:	af00      	add	r7, sp, #0
 80412c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 80412c4:	2300      	movs	r3, #0
 80412c6:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80412c8:	687b      	ldr	r3, [r7, #4]
 80412ca:	2b00      	cmp	r3, #0
 80412cc:	d101      	bne.n	80412d2 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 80412ce:	2301      	movs	r3, #1
 80412d0:	e29b      	b.n	804180a <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80412d2:	687b      	ldr	r3, [r7, #4]
 80412d4:	681b      	ldr	r3, [r3, #0]
 80412d6:	f003 0301 	and.w	r3, r3, #1
 80412da:	2b00      	cmp	r3, #0
 80412dc:	f000 8087 	beq.w	80413ee <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80412e0:	4b96      	ldr	r3, [pc, #600]	@ (804153c <HAL_RCC_OscConfig+0x280>)
 80412e2:	689b      	ldr	r3, [r3, #8]
 80412e4:	f003 030c 	and.w	r3, r3, #12
 80412e8:	2b04      	cmp	r3, #4
 80412ea:	d00c      	beq.n	8041306 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80412ec:	4b93      	ldr	r3, [pc, #588]	@ (804153c <HAL_RCC_OscConfig+0x280>)
 80412ee:	689b      	ldr	r3, [r3, #8]
 80412f0:	f003 030c 	and.w	r3, r3, #12
 80412f4:	2b08      	cmp	r3, #8
 80412f6:	d112      	bne.n	804131e <HAL_RCC_OscConfig+0x62>
 80412f8:	4b90      	ldr	r3, [pc, #576]	@ (804153c <HAL_RCC_OscConfig+0x280>)
 80412fa:	685b      	ldr	r3, [r3, #4]
 80412fc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8041300:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8041304:	d10b      	bne.n	804131e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8041306:	4b8d      	ldr	r3, [pc, #564]	@ (804153c <HAL_RCC_OscConfig+0x280>)
 8041308:	681b      	ldr	r3, [r3, #0]
 804130a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 804130e:	2b00      	cmp	r3, #0
 8041310:	d06c      	beq.n	80413ec <HAL_RCC_OscConfig+0x130>
 8041312:	687b      	ldr	r3, [r7, #4]
 8041314:	685b      	ldr	r3, [r3, #4]
 8041316:	2b00      	cmp	r3, #0
 8041318:	d168      	bne.n	80413ec <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 804131a:	2301      	movs	r3, #1
 804131c:	e275      	b.n	804180a <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 804131e:	687b      	ldr	r3, [r7, #4]
 8041320:	685b      	ldr	r3, [r3, #4]
 8041322:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8041326:	d106      	bne.n	8041336 <HAL_RCC_OscConfig+0x7a>
 8041328:	4b84      	ldr	r3, [pc, #528]	@ (804153c <HAL_RCC_OscConfig+0x280>)
 804132a:	681b      	ldr	r3, [r3, #0]
 804132c:	4a83      	ldr	r2, [pc, #524]	@ (804153c <HAL_RCC_OscConfig+0x280>)
 804132e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8041332:	6013      	str	r3, [r2, #0]
 8041334:	e02e      	b.n	8041394 <HAL_RCC_OscConfig+0xd8>
 8041336:	687b      	ldr	r3, [r7, #4]
 8041338:	685b      	ldr	r3, [r3, #4]
 804133a:	2b00      	cmp	r3, #0
 804133c:	d10c      	bne.n	8041358 <HAL_RCC_OscConfig+0x9c>
 804133e:	4b7f      	ldr	r3, [pc, #508]	@ (804153c <HAL_RCC_OscConfig+0x280>)
 8041340:	681b      	ldr	r3, [r3, #0]
 8041342:	4a7e      	ldr	r2, [pc, #504]	@ (804153c <HAL_RCC_OscConfig+0x280>)
 8041344:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8041348:	6013      	str	r3, [r2, #0]
 804134a:	4b7c      	ldr	r3, [pc, #496]	@ (804153c <HAL_RCC_OscConfig+0x280>)
 804134c:	681b      	ldr	r3, [r3, #0]
 804134e:	4a7b      	ldr	r2, [pc, #492]	@ (804153c <HAL_RCC_OscConfig+0x280>)
 8041350:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8041354:	6013      	str	r3, [r2, #0]
 8041356:	e01d      	b.n	8041394 <HAL_RCC_OscConfig+0xd8>
 8041358:	687b      	ldr	r3, [r7, #4]
 804135a:	685b      	ldr	r3, [r3, #4]
 804135c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8041360:	d10c      	bne.n	804137c <HAL_RCC_OscConfig+0xc0>
 8041362:	4b76      	ldr	r3, [pc, #472]	@ (804153c <HAL_RCC_OscConfig+0x280>)
 8041364:	681b      	ldr	r3, [r3, #0]
 8041366:	4a75      	ldr	r2, [pc, #468]	@ (804153c <HAL_RCC_OscConfig+0x280>)
 8041368:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 804136c:	6013      	str	r3, [r2, #0]
 804136e:	4b73      	ldr	r3, [pc, #460]	@ (804153c <HAL_RCC_OscConfig+0x280>)
 8041370:	681b      	ldr	r3, [r3, #0]
 8041372:	4a72      	ldr	r2, [pc, #456]	@ (804153c <HAL_RCC_OscConfig+0x280>)
 8041374:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8041378:	6013      	str	r3, [r2, #0]
 804137a:	e00b      	b.n	8041394 <HAL_RCC_OscConfig+0xd8>
 804137c:	4b6f      	ldr	r3, [pc, #444]	@ (804153c <HAL_RCC_OscConfig+0x280>)
 804137e:	681b      	ldr	r3, [r3, #0]
 8041380:	4a6e      	ldr	r2, [pc, #440]	@ (804153c <HAL_RCC_OscConfig+0x280>)
 8041382:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8041386:	6013      	str	r3, [r2, #0]
 8041388:	4b6c      	ldr	r3, [pc, #432]	@ (804153c <HAL_RCC_OscConfig+0x280>)
 804138a:	681b      	ldr	r3, [r3, #0]
 804138c:	4a6b      	ldr	r2, [pc, #428]	@ (804153c <HAL_RCC_OscConfig+0x280>)
 804138e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8041392:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8041394:	687b      	ldr	r3, [r7, #4]
 8041396:	685b      	ldr	r3, [r3, #4]
 8041398:	2b00      	cmp	r3, #0
 804139a:	d013      	beq.n	80413c4 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 804139c:	f7ff fc36 	bl	8040c0c <HAL_GetTick>
 80413a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80413a2:	e008      	b.n	80413b6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80413a4:	f7ff fc32 	bl	8040c0c <HAL_GetTick>
 80413a8:	4602      	mov	r2, r0
 80413aa:	693b      	ldr	r3, [r7, #16]
 80413ac:	1ad3      	subs	r3, r2, r3
 80413ae:	2b64      	cmp	r3, #100	@ 0x64
 80413b0:	d901      	bls.n	80413b6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80413b2:	2303      	movs	r3, #3
 80413b4:	e229      	b.n	804180a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80413b6:	4b61      	ldr	r3, [pc, #388]	@ (804153c <HAL_RCC_OscConfig+0x280>)
 80413b8:	681b      	ldr	r3, [r3, #0]
 80413ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80413be:	2b00      	cmp	r3, #0
 80413c0:	d0f0      	beq.n	80413a4 <HAL_RCC_OscConfig+0xe8>
 80413c2:	e014      	b.n	80413ee <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80413c4:	f7ff fc22 	bl	8040c0c <HAL_GetTick>
 80413c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80413ca:	e008      	b.n	80413de <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80413cc:	f7ff fc1e 	bl	8040c0c <HAL_GetTick>
 80413d0:	4602      	mov	r2, r0
 80413d2:	693b      	ldr	r3, [r7, #16]
 80413d4:	1ad3      	subs	r3, r2, r3
 80413d6:	2b64      	cmp	r3, #100	@ 0x64
 80413d8:	d901      	bls.n	80413de <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80413da:	2303      	movs	r3, #3
 80413dc:	e215      	b.n	804180a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80413de:	4b57      	ldr	r3, [pc, #348]	@ (804153c <HAL_RCC_OscConfig+0x280>)
 80413e0:	681b      	ldr	r3, [r3, #0]
 80413e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80413e6:	2b00      	cmp	r3, #0
 80413e8:	d1f0      	bne.n	80413cc <HAL_RCC_OscConfig+0x110>
 80413ea:	e000      	b.n	80413ee <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80413ec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80413ee:	687b      	ldr	r3, [r7, #4]
 80413f0:	681b      	ldr	r3, [r3, #0]
 80413f2:	f003 0302 	and.w	r3, r3, #2
 80413f6:	2b00      	cmp	r3, #0
 80413f8:	d069      	beq.n	80414ce <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80413fa:	4b50      	ldr	r3, [pc, #320]	@ (804153c <HAL_RCC_OscConfig+0x280>)
 80413fc:	689b      	ldr	r3, [r3, #8]
 80413fe:	f003 030c 	and.w	r3, r3, #12
 8041402:	2b00      	cmp	r3, #0
 8041404:	d00b      	beq.n	804141e <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8041406:	4b4d      	ldr	r3, [pc, #308]	@ (804153c <HAL_RCC_OscConfig+0x280>)
 8041408:	689b      	ldr	r3, [r3, #8]
 804140a:	f003 030c 	and.w	r3, r3, #12
 804140e:	2b08      	cmp	r3, #8
 8041410:	d11c      	bne.n	804144c <HAL_RCC_OscConfig+0x190>
 8041412:	4b4a      	ldr	r3, [pc, #296]	@ (804153c <HAL_RCC_OscConfig+0x280>)
 8041414:	685b      	ldr	r3, [r3, #4]
 8041416:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 804141a:	2b00      	cmp	r3, #0
 804141c:	d116      	bne.n	804144c <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 804141e:	4b47      	ldr	r3, [pc, #284]	@ (804153c <HAL_RCC_OscConfig+0x280>)
 8041420:	681b      	ldr	r3, [r3, #0]
 8041422:	f003 0302 	and.w	r3, r3, #2
 8041426:	2b00      	cmp	r3, #0
 8041428:	d005      	beq.n	8041436 <HAL_RCC_OscConfig+0x17a>
 804142a:	687b      	ldr	r3, [r7, #4]
 804142c:	68db      	ldr	r3, [r3, #12]
 804142e:	2b01      	cmp	r3, #1
 8041430:	d001      	beq.n	8041436 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8041432:	2301      	movs	r3, #1
 8041434:	e1e9      	b.n	804180a <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8041436:	4b41      	ldr	r3, [pc, #260]	@ (804153c <HAL_RCC_OscConfig+0x280>)
 8041438:	681b      	ldr	r3, [r3, #0]
 804143a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 804143e:	687b      	ldr	r3, [r7, #4]
 8041440:	691b      	ldr	r3, [r3, #16]
 8041442:	00db      	lsls	r3, r3, #3
 8041444:	493d      	ldr	r1, [pc, #244]	@ (804153c <HAL_RCC_OscConfig+0x280>)
 8041446:	4313      	orrs	r3, r2
 8041448:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 804144a:	e040      	b.n	80414ce <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 804144c:	687b      	ldr	r3, [r7, #4]
 804144e:	68db      	ldr	r3, [r3, #12]
 8041450:	2b00      	cmp	r3, #0
 8041452:	d023      	beq.n	804149c <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8041454:	4b39      	ldr	r3, [pc, #228]	@ (804153c <HAL_RCC_OscConfig+0x280>)
 8041456:	681b      	ldr	r3, [r3, #0]
 8041458:	4a38      	ldr	r2, [pc, #224]	@ (804153c <HAL_RCC_OscConfig+0x280>)
 804145a:	f043 0301 	orr.w	r3, r3, #1
 804145e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8041460:	f7ff fbd4 	bl	8040c0c <HAL_GetTick>
 8041464:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8041466:	e008      	b.n	804147a <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8041468:	f7ff fbd0 	bl	8040c0c <HAL_GetTick>
 804146c:	4602      	mov	r2, r0
 804146e:	693b      	ldr	r3, [r7, #16]
 8041470:	1ad3      	subs	r3, r2, r3
 8041472:	2b02      	cmp	r3, #2
 8041474:	d901      	bls.n	804147a <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8041476:	2303      	movs	r3, #3
 8041478:	e1c7      	b.n	804180a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 804147a:	4b30      	ldr	r3, [pc, #192]	@ (804153c <HAL_RCC_OscConfig+0x280>)
 804147c:	681b      	ldr	r3, [r3, #0]
 804147e:	f003 0302 	and.w	r3, r3, #2
 8041482:	2b00      	cmp	r3, #0
 8041484:	d0f0      	beq.n	8041468 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8041486:	4b2d      	ldr	r3, [pc, #180]	@ (804153c <HAL_RCC_OscConfig+0x280>)
 8041488:	681b      	ldr	r3, [r3, #0]
 804148a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 804148e:	687b      	ldr	r3, [r7, #4]
 8041490:	691b      	ldr	r3, [r3, #16]
 8041492:	00db      	lsls	r3, r3, #3
 8041494:	4929      	ldr	r1, [pc, #164]	@ (804153c <HAL_RCC_OscConfig+0x280>)
 8041496:	4313      	orrs	r3, r2
 8041498:	600b      	str	r3, [r1, #0]
 804149a:	e018      	b.n	80414ce <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 804149c:	4b27      	ldr	r3, [pc, #156]	@ (804153c <HAL_RCC_OscConfig+0x280>)
 804149e:	681b      	ldr	r3, [r3, #0]
 80414a0:	4a26      	ldr	r2, [pc, #152]	@ (804153c <HAL_RCC_OscConfig+0x280>)
 80414a2:	f023 0301 	bic.w	r3, r3, #1
 80414a6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80414a8:	f7ff fbb0 	bl	8040c0c <HAL_GetTick>
 80414ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80414ae:	e008      	b.n	80414c2 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80414b0:	f7ff fbac 	bl	8040c0c <HAL_GetTick>
 80414b4:	4602      	mov	r2, r0
 80414b6:	693b      	ldr	r3, [r7, #16]
 80414b8:	1ad3      	subs	r3, r2, r3
 80414ba:	2b02      	cmp	r3, #2
 80414bc:	d901      	bls.n	80414c2 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80414be:	2303      	movs	r3, #3
 80414c0:	e1a3      	b.n	804180a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80414c2:	4b1e      	ldr	r3, [pc, #120]	@ (804153c <HAL_RCC_OscConfig+0x280>)
 80414c4:	681b      	ldr	r3, [r3, #0]
 80414c6:	f003 0302 	and.w	r3, r3, #2
 80414ca:	2b00      	cmp	r3, #0
 80414cc:	d1f0      	bne.n	80414b0 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80414ce:	687b      	ldr	r3, [r7, #4]
 80414d0:	681b      	ldr	r3, [r3, #0]
 80414d2:	f003 0308 	and.w	r3, r3, #8
 80414d6:	2b00      	cmp	r3, #0
 80414d8:	d038      	beq.n	804154c <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80414da:	687b      	ldr	r3, [r7, #4]
 80414dc:	695b      	ldr	r3, [r3, #20]
 80414de:	2b00      	cmp	r3, #0
 80414e0:	d019      	beq.n	8041516 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80414e2:	4b16      	ldr	r3, [pc, #88]	@ (804153c <HAL_RCC_OscConfig+0x280>)
 80414e4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80414e6:	4a15      	ldr	r2, [pc, #84]	@ (804153c <HAL_RCC_OscConfig+0x280>)
 80414e8:	f043 0301 	orr.w	r3, r3, #1
 80414ec:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80414ee:	f7ff fb8d 	bl	8040c0c <HAL_GetTick>
 80414f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80414f4:	e008      	b.n	8041508 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80414f6:	f7ff fb89 	bl	8040c0c <HAL_GetTick>
 80414fa:	4602      	mov	r2, r0
 80414fc:	693b      	ldr	r3, [r7, #16]
 80414fe:	1ad3      	subs	r3, r2, r3
 8041500:	2b02      	cmp	r3, #2
 8041502:	d901      	bls.n	8041508 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8041504:	2303      	movs	r3, #3
 8041506:	e180      	b.n	804180a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8041508:	4b0c      	ldr	r3, [pc, #48]	@ (804153c <HAL_RCC_OscConfig+0x280>)
 804150a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 804150c:	f003 0302 	and.w	r3, r3, #2
 8041510:	2b00      	cmp	r3, #0
 8041512:	d0f0      	beq.n	80414f6 <HAL_RCC_OscConfig+0x23a>
 8041514:	e01a      	b.n	804154c <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8041516:	4b09      	ldr	r3, [pc, #36]	@ (804153c <HAL_RCC_OscConfig+0x280>)
 8041518:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 804151a:	4a08      	ldr	r2, [pc, #32]	@ (804153c <HAL_RCC_OscConfig+0x280>)
 804151c:	f023 0301 	bic.w	r3, r3, #1
 8041520:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8041522:	f7ff fb73 	bl	8040c0c <HAL_GetTick>
 8041526:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8041528:	e00a      	b.n	8041540 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 804152a:	f7ff fb6f 	bl	8040c0c <HAL_GetTick>
 804152e:	4602      	mov	r2, r0
 8041530:	693b      	ldr	r3, [r7, #16]
 8041532:	1ad3      	subs	r3, r2, r3
 8041534:	2b02      	cmp	r3, #2
 8041536:	d903      	bls.n	8041540 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8041538:	2303      	movs	r3, #3
 804153a:	e166      	b.n	804180a <HAL_RCC_OscConfig+0x54e>
 804153c:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8041540:	4b92      	ldr	r3, [pc, #584]	@ (804178c <HAL_RCC_OscConfig+0x4d0>)
 8041542:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8041544:	f003 0302 	and.w	r3, r3, #2
 8041548:	2b00      	cmp	r3, #0
 804154a:	d1ee      	bne.n	804152a <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 804154c:	687b      	ldr	r3, [r7, #4]
 804154e:	681b      	ldr	r3, [r3, #0]
 8041550:	f003 0304 	and.w	r3, r3, #4
 8041554:	2b00      	cmp	r3, #0
 8041556:	f000 80a4 	beq.w	80416a2 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 804155a:	4b8c      	ldr	r3, [pc, #560]	@ (804178c <HAL_RCC_OscConfig+0x4d0>)
 804155c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 804155e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8041562:	2b00      	cmp	r3, #0
 8041564:	d10d      	bne.n	8041582 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8041566:	4b89      	ldr	r3, [pc, #548]	@ (804178c <HAL_RCC_OscConfig+0x4d0>)
 8041568:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 804156a:	4a88      	ldr	r2, [pc, #544]	@ (804178c <HAL_RCC_OscConfig+0x4d0>)
 804156c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8041570:	6413      	str	r3, [r2, #64]	@ 0x40
 8041572:	4b86      	ldr	r3, [pc, #536]	@ (804178c <HAL_RCC_OscConfig+0x4d0>)
 8041574:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8041576:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 804157a:	60bb      	str	r3, [r7, #8]
 804157c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 804157e:	2301      	movs	r3, #1
 8041580:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8041582:	4b83      	ldr	r3, [pc, #524]	@ (8041790 <HAL_RCC_OscConfig+0x4d4>)
 8041584:	681b      	ldr	r3, [r3, #0]
 8041586:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 804158a:	2b00      	cmp	r3, #0
 804158c:	d118      	bne.n	80415c0 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 804158e:	4b80      	ldr	r3, [pc, #512]	@ (8041790 <HAL_RCC_OscConfig+0x4d4>)
 8041590:	681b      	ldr	r3, [r3, #0]
 8041592:	4a7f      	ldr	r2, [pc, #508]	@ (8041790 <HAL_RCC_OscConfig+0x4d4>)
 8041594:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8041598:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 804159a:	f7ff fb37 	bl	8040c0c <HAL_GetTick>
 804159e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80415a0:	e008      	b.n	80415b4 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80415a2:	f7ff fb33 	bl	8040c0c <HAL_GetTick>
 80415a6:	4602      	mov	r2, r0
 80415a8:	693b      	ldr	r3, [r7, #16]
 80415aa:	1ad3      	subs	r3, r2, r3
 80415ac:	2b64      	cmp	r3, #100	@ 0x64
 80415ae:	d901      	bls.n	80415b4 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 80415b0:	2303      	movs	r3, #3
 80415b2:	e12a      	b.n	804180a <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80415b4:	4b76      	ldr	r3, [pc, #472]	@ (8041790 <HAL_RCC_OscConfig+0x4d4>)
 80415b6:	681b      	ldr	r3, [r3, #0]
 80415b8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80415bc:	2b00      	cmp	r3, #0
 80415be:	d0f0      	beq.n	80415a2 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80415c0:	687b      	ldr	r3, [r7, #4]
 80415c2:	689b      	ldr	r3, [r3, #8]
 80415c4:	2b01      	cmp	r3, #1
 80415c6:	d106      	bne.n	80415d6 <HAL_RCC_OscConfig+0x31a>
 80415c8:	4b70      	ldr	r3, [pc, #448]	@ (804178c <HAL_RCC_OscConfig+0x4d0>)
 80415ca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80415cc:	4a6f      	ldr	r2, [pc, #444]	@ (804178c <HAL_RCC_OscConfig+0x4d0>)
 80415ce:	f043 0301 	orr.w	r3, r3, #1
 80415d2:	6713      	str	r3, [r2, #112]	@ 0x70
 80415d4:	e02d      	b.n	8041632 <HAL_RCC_OscConfig+0x376>
 80415d6:	687b      	ldr	r3, [r7, #4]
 80415d8:	689b      	ldr	r3, [r3, #8]
 80415da:	2b00      	cmp	r3, #0
 80415dc:	d10c      	bne.n	80415f8 <HAL_RCC_OscConfig+0x33c>
 80415de:	4b6b      	ldr	r3, [pc, #428]	@ (804178c <HAL_RCC_OscConfig+0x4d0>)
 80415e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80415e2:	4a6a      	ldr	r2, [pc, #424]	@ (804178c <HAL_RCC_OscConfig+0x4d0>)
 80415e4:	f023 0301 	bic.w	r3, r3, #1
 80415e8:	6713      	str	r3, [r2, #112]	@ 0x70
 80415ea:	4b68      	ldr	r3, [pc, #416]	@ (804178c <HAL_RCC_OscConfig+0x4d0>)
 80415ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80415ee:	4a67      	ldr	r2, [pc, #412]	@ (804178c <HAL_RCC_OscConfig+0x4d0>)
 80415f0:	f023 0304 	bic.w	r3, r3, #4
 80415f4:	6713      	str	r3, [r2, #112]	@ 0x70
 80415f6:	e01c      	b.n	8041632 <HAL_RCC_OscConfig+0x376>
 80415f8:	687b      	ldr	r3, [r7, #4]
 80415fa:	689b      	ldr	r3, [r3, #8]
 80415fc:	2b05      	cmp	r3, #5
 80415fe:	d10c      	bne.n	804161a <HAL_RCC_OscConfig+0x35e>
 8041600:	4b62      	ldr	r3, [pc, #392]	@ (804178c <HAL_RCC_OscConfig+0x4d0>)
 8041602:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8041604:	4a61      	ldr	r2, [pc, #388]	@ (804178c <HAL_RCC_OscConfig+0x4d0>)
 8041606:	f043 0304 	orr.w	r3, r3, #4
 804160a:	6713      	str	r3, [r2, #112]	@ 0x70
 804160c:	4b5f      	ldr	r3, [pc, #380]	@ (804178c <HAL_RCC_OscConfig+0x4d0>)
 804160e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8041610:	4a5e      	ldr	r2, [pc, #376]	@ (804178c <HAL_RCC_OscConfig+0x4d0>)
 8041612:	f043 0301 	orr.w	r3, r3, #1
 8041616:	6713      	str	r3, [r2, #112]	@ 0x70
 8041618:	e00b      	b.n	8041632 <HAL_RCC_OscConfig+0x376>
 804161a:	4b5c      	ldr	r3, [pc, #368]	@ (804178c <HAL_RCC_OscConfig+0x4d0>)
 804161c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 804161e:	4a5b      	ldr	r2, [pc, #364]	@ (804178c <HAL_RCC_OscConfig+0x4d0>)
 8041620:	f023 0301 	bic.w	r3, r3, #1
 8041624:	6713      	str	r3, [r2, #112]	@ 0x70
 8041626:	4b59      	ldr	r3, [pc, #356]	@ (804178c <HAL_RCC_OscConfig+0x4d0>)
 8041628:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 804162a:	4a58      	ldr	r2, [pc, #352]	@ (804178c <HAL_RCC_OscConfig+0x4d0>)
 804162c:	f023 0304 	bic.w	r3, r3, #4
 8041630:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8041632:	687b      	ldr	r3, [r7, #4]
 8041634:	689b      	ldr	r3, [r3, #8]
 8041636:	2b00      	cmp	r3, #0
 8041638:	d015      	beq.n	8041666 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 804163a:	f7ff fae7 	bl	8040c0c <HAL_GetTick>
 804163e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8041640:	e00a      	b.n	8041658 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8041642:	f7ff fae3 	bl	8040c0c <HAL_GetTick>
 8041646:	4602      	mov	r2, r0
 8041648:	693b      	ldr	r3, [r7, #16]
 804164a:	1ad3      	subs	r3, r2, r3
 804164c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8041650:	4293      	cmp	r3, r2
 8041652:	d901      	bls.n	8041658 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8041654:	2303      	movs	r3, #3
 8041656:	e0d8      	b.n	804180a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8041658:	4b4c      	ldr	r3, [pc, #304]	@ (804178c <HAL_RCC_OscConfig+0x4d0>)
 804165a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 804165c:	f003 0302 	and.w	r3, r3, #2
 8041660:	2b00      	cmp	r3, #0
 8041662:	d0ee      	beq.n	8041642 <HAL_RCC_OscConfig+0x386>
 8041664:	e014      	b.n	8041690 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8041666:	f7ff fad1 	bl	8040c0c <HAL_GetTick>
 804166a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 804166c:	e00a      	b.n	8041684 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 804166e:	f7ff facd 	bl	8040c0c <HAL_GetTick>
 8041672:	4602      	mov	r2, r0
 8041674:	693b      	ldr	r3, [r7, #16]
 8041676:	1ad3      	subs	r3, r2, r3
 8041678:	f241 3288 	movw	r2, #5000	@ 0x1388
 804167c:	4293      	cmp	r3, r2
 804167e:	d901      	bls.n	8041684 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8041680:	2303      	movs	r3, #3
 8041682:	e0c2      	b.n	804180a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8041684:	4b41      	ldr	r3, [pc, #260]	@ (804178c <HAL_RCC_OscConfig+0x4d0>)
 8041686:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8041688:	f003 0302 	and.w	r3, r3, #2
 804168c:	2b00      	cmp	r3, #0
 804168e:	d1ee      	bne.n	804166e <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8041690:	7dfb      	ldrb	r3, [r7, #23]
 8041692:	2b01      	cmp	r3, #1
 8041694:	d105      	bne.n	80416a2 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8041696:	4b3d      	ldr	r3, [pc, #244]	@ (804178c <HAL_RCC_OscConfig+0x4d0>)
 8041698:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 804169a:	4a3c      	ldr	r2, [pc, #240]	@ (804178c <HAL_RCC_OscConfig+0x4d0>)
 804169c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80416a0:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80416a2:	687b      	ldr	r3, [r7, #4]
 80416a4:	699b      	ldr	r3, [r3, #24]
 80416a6:	2b00      	cmp	r3, #0
 80416a8:	f000 80ae 	beq.w	8041808 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80416ac:	4b37      	ldr	r3, [pc, #220]	@ (804178c <HAL_RCC_OscConfig+0x4d0>)
 80416ae:	689b      	ldr	r3, [r3, #8]
 80416b0:	f003 030c 	and.w	r3, r3, #12
 80416b4:	2b08      	cmp	r3, #8
 80416b6:	d06d      	beq.n	8041794 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80416b8:	687b      	ldr	r3, [r7, #4]
 80416ba:	699b      	ldr	r3, [r3, #24]
 80416bc:	2b02      	cmp	r3, #2
 80416be:	d14b      	bne.n	8041758 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80416c0:	4b32      	ldr	r3, [pc, #200]	@ (804178c <HAL_RCC_OscConfig+0x4d0>)
 80416c2:	681b      	ldr	r3, [r3, #0]
 80416c4:	4a31      	ldr	r2, [pc, #196]	@ (804178c <HAL_RCC_OscConfig+0x4d0>)
 80416c6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80416ca:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80416cc:	f7ff fa9e 	bl	8040c0c <HAL_GetTick>
 80416d0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80416d2:	e008      	b.n	80416e6 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80416d4:	f7ff fa9a 	bl	8040c0c <HAL_GetTick>
 80416d8:	4602      	mov	r2, r0
 80416da:	693b      	ldr	r3, [r7, #16]
 80416dc:	1ad3      	subs	r3, r2, r3
 80416de:	2b02      	cmp	r3, #2
 80416e0:	d901      	bls.n	80416e6 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 80416e2:	2303      	movs	r3, #3
 80416e4:	e091      	b.n	804180a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80416e6:	4b29      	ldr	r3, [pc, #164]	@ (804178c <HAL_RCC_OscConfig+0x4d0>)
 80416e8:	681b      	ldr	r3, [r3, #0]
 80416ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80416ee:	2b00      	cmp	r3, #0
 80416f0:	d1f0      	bne.n	80416d4 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80416f2:	687b      	ldr	r3, [r7, #4]
 80416f4:	69da      	ldr	r2, [r3, #28]
 80416f6:	687b      	ldr	r3, [r7, #4]
 80416f8:	6a1b      	ldr	r3, [r3, #32]
 80416fa:	431a      	orrs	r2, r3
 80416fc:	687b      	ldr	r3, [r7, #4]
 80416fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8041700:	019b      	lsls	r3, r3, #6
 8041702:	431a      	orrs	r2, r3
 8041704:	687b      	ldr	r3, [r7, #4]
 8041706:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8041708:	085b      	lsrs	r3, r3, #1
 804170a:	3b01      	subs	r3, #1
 804170c:	041b      	lsls	r3, r3, #16
 804170e:	431a      	orrs	r2, r3
 8041710:	687b      	ldr	r3, [r7, #4]
 8041712:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8041714:	061b      	lsls	r3, r3, #24
 8041716:	431a      	orrs	r2, r3
 8041718:	687b      	ldr	r3, [r7, #4]
 804171a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 804171c:	071b      	lsls	r3, r3, #28
 804171e:	491b      	ldr	r1, [pc, #108]	@ (804178c <HAL_RCC_OscConfig+0x4d0>)
 8041720:	4313      	orrs	r3, r2
 8041722:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8041724:	4b19      	ldr	r3, [pc, #100]	@ (804178c <HAL_RCC_OscConfig+0x4d0>)
 8041726:	681b      	ldr	r3, [r3, #0]
 8041728:	4a18      	ldr	r2, [pc, #96]	@ (804178c <HAL_RCC_OscConfig+0x4d0>)
 804172a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 804172e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8041730:	f7ff fa6c 	bl	8040c0c <HAL_GetTick>
 8041734:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8041736:	e008      	b.n	804174a <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8041738:	f7ff fa68 	bl	8040c0c <HAL_GetTick>
 804173c:	4602      	mov	r2, r0
 804173e:	693b      	ldr	r3, [r7, #16]
 8041740:	1ad3      	subs	r3, r2, r3
 8041742:	2b02      	cmp	r3, #2
 8041744:	d901      	bls.n	804174a <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8041746:	2303      	movs	r3, #3
 8041748:	e05f      	b.n	804180a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 804174a:	4b10      	ldr	r3, [pc, #64]	@ (804178c <HAL_RCC_OscConfig+0x4d0>)
 804174c:	681b      	ldr	r3, [r3, #0]
 804174e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8041752:	2b00      	cmp	r3, #0
 8041754:	d0f0      	beq.n	8041738 <HAL_RCC_OscConfig+0x47c>
 8041756:	e057      	b.n	8041808 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8041758:	4b0c      	ldr	r3, [pc, #48]	@ (804178c <HAL_RCC_OscConfig+0x4d0>)
 804175a:	681b      	ldr	r3, [r3, #0]
 804175c:	4a0b      	ldr	r2, [pc, #44]	@ (804178c <HAL_RCC_OscConfig+0x4d0>)
 804175e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8041762:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8041764:	f7ff fa52 	bl	8040c0c <HAL_GetTick>
 8041768:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 804176a:	e008      	b.n	804177e <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 804176c:	f7ff fa4e 	bl	8040c0c <HAL_GetTick>
 8041770:	4602      	mov	r2, r0
 8041772:	693b      	ldr	r3, [r7, #16]
 8041774:	1ad3      	subs	r3, r2, r3
 8041776:	2b02      	cmp	r3, #2
 8041778:	d901      	bls.n	804177e <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 804177a:	2303      	movs	r3, #3
 804177c:	e045      	b.n	804180a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 804177e:	4b03      	ldr	r3, [pc, #12]	@ (804178c <HAL_RCC_OscConfig+0x4d0>)
 8041780:	681b      	ldr	r3, [r3, #0]
 8041782:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8041786:	2b00      	cmp	r3, #0
 8041788:	d1f0      	bne.n	804176c <HAL_RCC_OscConfig+0x4b0>
 804178a:	e03d      	b.n	8041808 <HAL_RCC_OscConfig+0x54c>
 804178c:	40023800 	.word	0x40023800
 8041790:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8041794:	4b1f      	ldr	r3, [pc, #124]	@ (8041814 <HAL_RCC_OscConfig+0x558>)
 8041796:	685b      	ldr	r3, [r3, #4]
 8041798:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 804179a:	687b      	ldr	r3, [r7, #4]
 804179c:	699b      	ldr	r3, [r3, #24]
 804179e:	2b01      	cmp	r3, #1
 80417a0:	d030      	beq.n	8041804 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80417a2:	68fb      	ldr	r3, [r7, #12]
 80417a4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80417a8:	687b      	ldr	r3, [r7, #4]
 80417aa:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80417ac:	429a      	cmp	r2, r3
 80417ae:	d129      	bne.n	8041804 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80417b0:	68fb      	ldr	r3, [r7, #12]
 80417b2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80417b6:	687b      	ldr	r3, [r7, #4]
 80417b8:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80417ba:	429a      	cmp	r2, r3
 80417bc:	d122      	bne.n	8041804 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80417be:	68fa      	ldr	r2, [r7, #12]
 80417c0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80417c4:	4013      	ands	r3, r2
 80417c6:	687a      	ldr	r2, [r7, #4]
 80417c8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80417ca:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80417cc:	4293      	cmp	r3, r2
 80417ce:	d119      	bne.n	8041804 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80417d0:	68fb      	ldr	r3, [r7, #12]
 80417d2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80417d6:	687b      	ldr	r3, [r7, #4]
 80417d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80417da:	085b      	lsrs	r3, r3, #1
 80417dc:	3b01      	subs	r3, #1
 80417de:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80417e0:	429a      	cmp	r2, r3
 80417e2:	d10f      	bne.n	8041804 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80417e4:	68fb      	ldr	r3, [r7, #12]
 80417e6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80417ea:	687b      	ldr	r3, [r7, #4]
 80417ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80417ee:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80417f0:	429a      	cmp	r2, r3
 80417f2:	d107      	bne.n	8041804 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80417f4:	68fb      	ldr	r3, [r7, #12]
 80417f6:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 80417fa:	687b      	ldr	r3, [r7, #4]
 80417fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80417fe:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8041800:	429a      	cmp	r2, r3
 8041802:	d001      	beq.n	8041808 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8041804:	2301      	movs	r3, #1
 8041806:	e000      	b.n	804180a <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8041808:	2300      	movs	r3, #0
}
 804180a:	4618      	mov	r0, r3
 804180c:	3718      	adds	r7, #24
 804180e:	46bd      	mov	sp, r7
 8041810:	bd80      	pop	{r7, pc}
 8041812:	bf00      	nop
 8041814:	40023800 	.word	0x40023800

08041818 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8041818:	b580      	push	{r7, lr}
 804181a:	b084      	sub	sp, #16
 804181c:	af00      	add	r7, sp, #0
 804181e:	6078      	str	r0, [r7, #4]
 8041820:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8041822:	2300      	movs	r3, #0
 8041824:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8041826:	687b      	ldr	r3, [r7, #4]
 8041828:	2b00      	cmp	r3, #0
 804182a:	d101      	bne.n	8041830 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 804182c:	2301      	movs	r3, #1
 804182e:	e0d0      	b.n	80419d2 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8041830:	4b6a      	ldr	r3, [pc, #424]	@ (80419dc <HAL_RCC_ClockConfig+0x1c4>)
 8041832:	681b      	ldr	r3, [r3, #0]
 8041834:	f003 030f 	and.w	r3, r3, #15
 8041838:	683a      	ldr	r2, [r7, #0]
 804183a:	429a      	cmp	r2, r3
 804183c:	d910      	bls.n	8041860 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 804183e:	4b67      	ldr	r3, [pc, #412]	@ (80419dc <HAL_RCC_ClockConfig+0x1c4>)
 8041840:	681b      	ldr	r3, [r3, #0]
 8041842:	f023 020f 	bic.w	r2, r3, #15
 8041846:	4965      	ldr	r1, [pc, #404]	@ (80419dc <HAL_RCC_ClockConfig+0x1c4>)
 8041848:	683b      	ldr	r3, [r7, #0]
 804184a:	4313      	orrs	r3, r2
 804184c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 804184e:	4b63      	ldr	r3, [pc, #396]	@ (80419dc <HAL_RCC_ClockConfig+0x1c4>)
 8041850:	681b      	ldr	r3, [r3, #0]
 8041852:	f003 030f 	and.w	r3, r3, #15
 8041856:	683a      	ldr	r2, [r7, #0]
 8041858:	429a      	cmp	r2, r3
 804185a:	d001      	beq.n	8041860 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 804185c:	2301      	movs	r3, #1
 804185e:	e0b8      	b.n	80419d2 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8041860:	687b      	ldr	r3, [r7, #4]
 8041862:	681b      	ldr	r3, [r3, #0]
 8041864:	f003 0302 	and.w	r3, r3, #2
 8041868:	2b00      	cmp	r3, #0
 804186a:	d020      	beq.n	80418ae <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 804186c:	687b      	ldr	r3, [r7, #4]
 804186e:	681b      	ldr	r3, [r3, #0]
 8041870:	f003 0304 	and.w	r3, r3, #4
 8041874:	2b00      	cmp	r3, #0
 8041876:	d005      	beq.n	8041884 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8041878:	4b59      	ldr	r3, [pc, #356]	@ (80419e0 <HAL_RCC_ClockConfig+0x1c8>)
 804187a:	689b      	ldr	r3, [r3, #8]
 804187c:	4a58      	ldr	r2, [pc, #352]	@ (80419e0 <HAL_RCC_ClockConfig+0x1c8>)
 804187e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8041882:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8041884:	687b      	ldr	r3, [r7, #4]
 8041886:	681b      	ldr	r3, [r3, #0]
 8041888:	f003 0308 	and.w	r3, r3, #8
 804188c:	2b00      	cmp	r3, #0
 804188e:	d005      	beq.n	804189c <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8041890:	4b53      	ldr	r3, [pc, #332]	@ (80419e0 <HAL_RCC_ClockConfig+0x1c8>)
 8041892:	689b      	ldr	r3, [r3, #8]
 8041894:	4a52      	ldr	r2, [pc, #328]	@ (80419e0 <HAL_RCC_ClockConfig+0x1c8>)
 8041896:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 804189a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 804189c:	4b50      	ldr	r3, [pc, #320]	@ (80419e0 <HAL_RCC_ClockConfig+0x1c8>)
 804189e:	689b      	ldr	r3, [r3, #8]
 80418a0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80418a4:	687b      	ldr	r3, [r7, #4]
 80418a6:	689b      	ldr	r3, [r3, #8]
 80418a8:	494d      	ldr	r1, [pc, #308]	@ (80419e0 <HAL_RCC_ClockConfig+0x1c8>)
 80418aa:	4313      	orrs	r3, r2
 80418ac:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80418ae:	687b      	ldr	r3, [r7, #4]
 80418b0:	681b      	ldr	r3, [r3, #0]
 80418b2:	f003 0301 	and.w	r3, r3, #1
 80418b6:	2b00      	cmp	r3, #0
 80418b8:	d040      	beq.n	804193c <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80418ba:	687b      	ldr	r3, [r7, #4]
 80418bc:	685b      	ldr	r3, [r3, #4]
 80418be:	2b01      	cmp	r3, #1
 80418c0:	d107      	bne.n	80418d2 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80418c2:	4b47      	ldr	r3, [pc, #284]	@ (80419e0 <HAL_RCC_ClockConfig+0x1c8>)
 80418c4:	681b      	ldr	r3, [r3, #0]
 80418c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80418ca:	2b00      	cmp	r3, #0
 80418cc:	d115      	bne.n	80418fa <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80418ce:	2301      	movs	r3, #1
 80418d0:	e07f      	b.n	80419d2 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80418d2:	687b      	ldr	r3, [r7, #4]
 80418d4:	685b      	ldr	r3, [r3, #4]
 80418d6:	2b02      	cmp	r3, #2
 80418d8:	d107      	bne.n	80418ea <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80418da:	4b41      	ldr	r3, [pc, #260]	@ (80419e0 <HAL_RCC_ClockConfig+0x1c8>)
 80418dc:	681b      	ldr	r3, [r3, #0]
 80418de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80418e2:	2b00      	cmp	r3, #0
 80418e4:	d109      	bne.n	80418fa <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80418e6:	2301      	movs	r3, #1
 80418e8:	e073      	b.n	80419d2 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80418ea:	4b3d      	ldr	r3, [pc, #244]	@ (80419e0 <HAL_RCC_ClockConfig+0x1c8>)
 80418ec:	681b      	ldr	r3, [r3, #0]
 80418ee:	f003 0302 	and.w	r3, r3, #2
 80418f2:	2b00      	cmp	r3, #0
 80418f4:	d101      	bne.n	80418fa <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80418f6:	2301      	movs	r3, #1
 80418f8:	e06b      	b.n	80419d2 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80418fa:	4b39      	ldr	r3, [pc, #228]	@ (80419e0 <HAL_RCC_ClockConfig+0x1c8>)
 80418fc:	689b      	ldr	r3, [r3, #8]
 80418fe:	f023 0203 	bic.w	r2, r3, #3
 8041902:	687b      	ldr	r3, [r7, #4]
 8041904:	685b      	ldr	r3, [r3, #4]
 8041906:	4936      	ldr	r1, [pc, #216]	@ (80419e0 <HAL_RCC_ClockConfig+0x1c8>)
 8041908:	4313      	orrs	r3, r2
 804190a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 804190c:	f7ff f97e 	bl	8040c0c <HAL_GetTick>
 8041910:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8041912:	e00a      	b.n	804192a <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8041914:	f7ff f97a 	bl	8040c0c <HAL_GetTick>
 8041918:	4602      	mov	r2, r0
 804191a:	68fb      	ldr	r3, [r7, #12]
 804191c:	1ad3      	subs	r3, r2, r3
 804191e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8041922:	4293      	cmp	r3, r2
 8041924:	d901      	bls.n	804192a <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8041926:	2303      	movs	r3, #3
 8041928:	e053      	b.n	80419d2 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 804192a:	4b2d      	ldr	r3, [pc, #180]	@ (80419e0 <HAL_RCC_ClockConfig+0x1c8>)
 804192c:	689b      	ldr	r3, [r3, #8]
 804192e:	f003 020c 	and.w	r2, r3, #12
 8041932:	687b      	ldr	r3, [r7, #4]
 8041934:	685b      	ldr	r3, [r3, #4]
 8041936:	009b      	lsls	r3, r3, #2
 8041938:	429a      	cmp	r2, r3
 804193a:	d1eb      	bne.n	8041914 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 804193c:	4b27      	ldr	r3, [pc, #156]	@ (80419dc <HAL_RCC_ClockConfig+0x1c4>)
 804193e:	681b      	ldr	r3, [r3, #0]
 8041940:	f003 030f 	and.w	r3, r3, #15
 8041944:	683a      	ldr	r2, [r7, #0]
 8041946:	429a      	cmp	r2, r3
 8041948:	d210      	bcs.n	804196c <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 804194a:	4b24      	ldr	r3, [pc, #144]	@ (80419dc <HAL_RCC_ClockConfig+0x1c4>)
 804194c:	681b      	ldr	r3, [r3, #0]
 804194e:	f023 020f 	bic.w	r2, r3, #15
 8041952:	4922      	ldr	r1, [pc, #136]	@ (80419dc <HAL_RCC_ClockConfig+0x1c4>)
 8041954:	683b      	ldr	r3, [r7, #0]
 8041956:	4313      	orrs	r3, r2
 8041958:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 804195a:	4b20      	ldr	r3, [pc, #128]	@ (80419dc <HAL_RCC_ClockConfig+0x1c4>)
 804195c:	681b      	ldr	r3, [r3, #0]
 804195e:	f003 030f 	and.w	r3, r3, #15
 8041962:	683a      	ldr	r2, [r7, #0]
 8041964:	429a      	cmp	r2, r3
 8041966:	d001      	beq.n	804196c <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8041968:	2301      	movs	r3, #1
 804196a:	e032      	b.n	80419d2 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 804196c:	687b      	ldr	r3, [r7, #4]
 804196e:	681b      	ldr	r3, [r3, #0]
 8041970:	f003 0304 	and.w	r3, r3, #4
 8041974:	2b00      	cmp	r3, #0
 8041976:	d008      	beq.n	804198a <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8041978:	4b19      	ldr	r3, [pc, #100]	@ (80419e0 <HAL_RCC_ClockConfig+0x1c8>)
 804197a:	689b      	ldr	r3, [r3, #8]
 804197c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8041980:	687b      	ldr	r3, [r7, #4]
 8041982:	68db      	ldr	r3, [r3, #12]
 8041984:	4916      	ldr	r1, [pc, #88]	@ (80419e0 <HAL_RCC_ClockConfig+0x1c8>)
 8041986:	4313      	orrs	r3, r2
 8041988:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 804198a:	687b      	ldr	r3, [r7, #4]
 804198c:	681b      	ldr	r3, [r3, #0]
 804198e:	f003 0308 	and.w	r3, r3, #8
 8041992:	2b00      	cmp	r3, #0
 8041994:	d009      	beq.n	80419aa <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8041996:	4b12      	ldr	r3, [pc, #72]	@ (80419e0 <HAL_RCC_ClockConfig+0x1c8>)
 8041998:	689b      	ldr	r3, [r3, #8]
 804199a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 804199e:	687b      	ldr	r3, [r7, #4]
 80419a0:	691b      	ldr	r3, [r3, #16]
 80419a2:	00db      	lsls	r3, r3, #3
 80419a4:	490e      	ldr	r1, [pc, #56]	@ (80419e0 <HAL_RCC_ClockConfig+0x1c8>)
 80419a6:	4313      	orrs	r3, r2
 80419a8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80419aa:	f000 f821 	bl	80419f0 <HAL_RCC_GetSysClockFreq>
 80419ae:	4602      	mov	r2, r0
 80419b0:	4b0b      	ldr	r3, [pc, #44]	@ (80419e0 <HAL_RCC_ClockConfig+0x1c8>)
 80419b2:	689b      	ldr	r3, [r3, #8]
 80419b4:	091b      	lsrs	r3, r3, #4
 80419b6:	f003 030f 	and.w	r3, r3, #15
 80419ba:	490a      	ldr	r1, [pc, #40]	@ (80419e4 <HAL_RCC_ClockConfig+0x1cc>)
 80419bc:	5ccb      	ldrb	r3, [r1, r3]
 80419be:	fa22 f303 	lsr.w	r3, r2, r3
 80419c2:	4a09      	ldr	r2, [pc, #36]	@ (80419e8 <HAL_RCC_ClockConfig+0x1d0>)
 80419c4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80419c6:	4b09      	ldr	r3, [pc, #36]	@ (80419ec <HAL_RCC_ClockConfig+0x1d4>)
 80419c8:	681b      	ldr	r3, [r3, #0]
 80419ca:	4618      	mov	r0, r3
 80419cc:	f7ff f8da 	bl	8040b84 <HAL_InitTick>

  return HAL_OK;
 80419d0:	2300      	movs	r3, #0
}
 80419d2:	4618      	mov	r0, r3
 80419d4:	3710      	adds	r7, #16
 80419d6:	46bd      	mov	sp, r7
 80419d8:	bd80      	pop	{r7, pc}
 80419da:	bf00      	nop
 80419dc:	40023c00 	.word	0x40023c00
 80419e0:	40023800 	.word	0x40023800
 80419e4:	08043ca4 	.word	0x08043ca4
 80419e8:	20000000 	.word	0x20000000
 80419ec:	20000004 	.word	0x20000004

080419f0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80419f0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80419f4:	b090      	sub	sp, #64	@ 0x40
 80419f6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 80419f8:	2300      	movs	r3, #0
 80419fa:	637b      	str	r3, [r7, #52]	@ 0x34
 80419fc:	2300      	movs	r3, #0
 80419fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8041a00:	2300      	movs	r3, #0
 8041a02:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0;
 8041a04:	2300      	movs	r3, #0
 8041a06:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8041a08:	4b59      	ldr	r3, [pc, #356]	@ (8041b70 <HAL_RCC_GetSysClockFreq+0x180>)
 8041a0a:	689b      	ldr	r3, [r3, #8]
 8041a0c:	f003 030c 	and.w	r3, r3, #12
 8041a10:	2b08      	cmp	r3, #8
 8041a12:	d00d      	beq.n	8041a30 <HAL_RCC_GetSysClockFreq+0x40>
 8041a14:	2b08      	cmp	r3, #8
 8041a16:	f200 80a1 	bhi.w	8041b5c <HAL_RCC_GetSysClockFreq+0x16c>
 8041a1a:	2b00      	cmp	r3, #0
 8041a1c:	d002      	beq.n	8041a24 <HAL_RCC_GetSysClockFreq+0x34>
 8041a1e:	2b04      	cmp	r3, #4
 8041a20:	d003      	beq.n	8041a2a <HAL_RCC_GetSysClockFreq+0x3a>
 8041a22:	e09b      	b.n	8041b5c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8041a24:	4b53      	ldr	r3, [pc, #332]	@ (8041b74 <HAL_RCC_GetSysClockFreq+0x184>)
 8041a26:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8041a28:	e09b      	b.n	8041b62 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8041a2a:	4b53      	ldr	r3, [pc, #332]	@ (8041b78 <HAL_RCC_GetSysClockFreq+0x188>)
 8041a2c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8041a2e:	e098      	b.n	8041b62 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8041a30:	4b4f      	ldr	r3, [pc, #316]	@ (8041b70 <HAL_RCC_GetSysClockFreq+0x180>)
 8041a32:	685b      	ldr	r3, [r3, #4]
 8041a34:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8041a38:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8041a3a:	4b4d      	ldr	r3, [pc, #308]	@ (8041b70 <HAL_RCC_GetSysClockFreq+0x180>)
 8041a3c:	685b      	ldr	r3, [r3, #4]
 8041a3e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8041a42:	2b00      	cmp	r3, #0
 8041a44:	d028      	beq.n	8041a98 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8041a46:	4b4a      	ldr	r3, [pc, #296]	@ (8041b70 <HAL_RCC_GetSysClockFreq+0x180>)
 8041a48:	685b      	ldr	r3, [r3, #4]
 8041a4a:	099b      	lsrs	r3, r3, #6
 8041a4c:	2200      	movs	r2, #0
 8041a4e:	623b      	str	r3, [r7, #32]
 8041a50:	627a      	str	r2, [r7, #36]	@ 0x24
 8041a52:	6a3b      	ldr	r3, [r7, #32]
 8041a54:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8041a58:	2100      	movs	r1, #0
 8041a5a:	4b47      	ldr	r3, [pc, #284]	@ (8041b78 <HAL_RCC_GetSysClockFreq+0x188>)
 8041a5c:	fb03 f201 	mul.w	r2, r3, r1
 8041a60:	2300      	movs	r3, #0
 8041a62:	fb00 f303 	mul.w	r3, r0, r3
 8041a66:	4413      	add	r3, r2
 8041a68:	4a43      	ldr	r2, [pc, #268]	@ (8041b78 <HAL_RCC_GetSysClockFreq+0x188>)
 8041a6a:	fba0 1202 	umull	r1, r2, r0, r2
 8041a6e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8041a70:	460a      	mov	r2, r1
 8041a72:	62ba      	str	r2, [r7, #40]	@ 0x28
 8041a74:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8041a76:	4413      	add	r3, r2
 8041a78:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8041a7a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8041a7c:	2200      	movs	r2, #0
 8041a7e:	61bb      	str	r3, [r7, #24]
 8041a80:	61fa      	str	r2, [r7, #28]
 8041a82:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8041a86:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8041a8a:	f7fe fc29 	bl	80402e0 <__aeabi_uldivmod>
 8041a8e:	4602      	mov	r2, r0
 8041a90:	460b      	mov	r3, r1
 8041a92:	4613      	mov	r3, r2
 8041a94:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8041a96:	e053      	b.n	8041b40 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8041a98:	4b35      	ldr	r3, [pc, #212]	@ (8041b70 <HAL_RCC_GetSysClockFreq+0x180>)
 8041a9a:	685b      	ldr	r3, [r3, #4]
 8041a9c:	099b      	lsrs	r3, r3, #6
 8041a9e:	2200      	movs	r2, #0
 8041aa0:	613b      	str	r3, [r7, #16]
 8041aa2:	617a      	str	r2, [r7, #20]
 8041aa4:	693b      	ldr	r3, [r7, #16]
 8041aa6:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8041aaa:	f04f 0b00 	mov.w	fp, #0
 8041aae:	4652      	mov	r2, sl
 8041ab0:	465b      	mov	r3, fp
 8041ab2:	f04f 0000 	mov.w	r0, #0
 8041ab6:	f04f 0100 	mov.w	r1, #0
 8041aba:	0159      	lsls	r1, r3, #5
 8041abc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8041ac0:	0150      	lsls	r0, r2, #5
 8041ac2:	4602      	mov	r2, r0
 8041ac4:	460b      	mov	r3, r1
 8041ac6:	ebb2 080a 	subs.w	r8, r2, sl
 8041aca:	eb63 090b 	sbc.w	r9, r3, fp
 8041ace:	f04f 0200 	mov.w	r2, #0
 8041ad2:	f04f 0300 	mov.w	r3, #0
 8041ad6:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8041ada:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8041ade:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8041ae2:	ebb2 0408 	subs.w	r4, r2, r8
 8041ae6:	eb63 0509 	sbc.w	r5, r3, r9
 8041aea:	f04f 0200 	mov.w	r2, #0
 8041aee:	f04f 0300 	mov.w	r3, #0
 8041af2:	00eb      	lsls	r3, r5, #3
 8041af4:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8041af8:	00e2      	lsls	r2, r4, #3
 8041afa:	4614      	mov	r4, r2
 8041afc:	461d      	mov	r5, r3
 8041afe:	eb14 030a 	adds.w	r3, r4, sl
 8041b02:	603b      	str	r3, [r7, #0]
 8041b04:	eb45 030b 	adc.w	r3, r5, fp
 8041b08:	607b      	str	r3, [r7, #4]
 8041b0a:	f04f 0200 	mov.w	r2, #0
 8041b0e:	f04f 0300 	mov.w	r3, #0
 8041b12:	e9d7 4500 	ldrd	r4, r5, [r7]
 8041b16:	4629      	mov	r1, r5
 8041b18:	028b      	lsls	r3, r1, #10
 8041b1a:	4621      	mov	r1, r4
 8041b1c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8041b20:	4621      	mov	r1, r4
 8041b22:	028a      	lsls	r2, r1, #10
 8041b24:	4610      	mov	r0, r2
 8041b26:	4619      	mov	r1, r3
 8041b28:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8041b2a:	2200      	movs	r2, #0
 8041b2c:	60bb      	str	r3, [r7, #8]
 8041b2e:	60fa      	str	r2, [r7, #12]
 8041b30:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8041b34:	f7fe fbd4 	bl	80402e0 <__aeabi_uldivmod>
 8041b38:	4602      	mov	r2, r0
 8041b3a:	460b      	mov	r3, r1
 8041b3c:	4613      	mov	r3, r2
 8041b3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8041b40:	4b0b      	ldr	r3, [pc, #44]	@ (8041b70 <HAL_RCC_GetSysClockFreq+0x180>)
 8041b42:	685b      	ldr	r3, [r3, #4]
 8041b44:	0c1b      	lsrs	r3, r3, #16
 8041b46:	f003 0303 	and.w	r3, r3, #3
 8041b4a:	3301      	adds	r3, #1
 8041b4c:	005b      	lsls	r3, r3, #1
 8041b4e:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8041b50:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8041b52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8041b54:	fbb2 f3f3 	udiv	r3, r2, r3
 8041b58:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8041b5a:	e002      	b.n	8041b62 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8041b5c:	4b05      	ldr	r3, [pc, #20]	@ (8041b74 <HAL_RCC_GetSysClockFreq+0x184>)
 8041b5e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8041b60:	bf00      	nop
    }
  }
  return sysclockfreq;
 8041b62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8041b64:	4618      	mov	r0, r3
 8041b66:	3740      	adds	r7, #64	@ 0x40
 8041b68:	46bd      	mov	sp, r7
 8041b6a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8041b6e:	bf00      	nop
 8041b70:	40023800 	.word	0x40023800
 8041b74:	00f42400 	.word	0x00f42400
 8041b78:	017d7840 	.word	0x017d7840

08041b7c <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8041b7c:	b480      	push	{r7}
 8041b7e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8041b80:	4b03      	ldr	r3, [pc, #12]	@ (8041b90 <HAL_RCC_GetHCLKFreq+0x14>)
 8041b82:	681b      	ldr	r3, [r3, #0]
}
 8041b84:	4618      	mov	r0, r3
 8041b86:	46bd      	mov	sp, r7
 8041b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8041b8c:	4770      	bx	lr
 8041b8e:	bf00      	nop
 8041b90:	20000000 	.word	0x20000000

08041b94 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8041b94:	b580      	push	{r7, lr}
 8041b96:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8041b98:	f7ff fff0 	bl	8041b7c <HAL_RCC_GetHCLKFreq>
 8041b9c:	4602      	mov	r2, r0
 8041b9e:	4b05      	ldr	r3, [pc, #20]	@ (8041bb4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8041ba0:	689b      	ldr	r3, [r3, #8]
 8041ba2:	0a9b      	lsrs	r3, r3, #10
 8041ba4:	f003 0307 	and.w	r3, r3, #7
 8041ba8:	4903      	ldr	r1, [pc, #12]	@ (8041bb8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8041baa:	5ccb      	ldrb	r3, [r1, r3]
 8041bac:	fa22 f303 	lsr.w	r3, r2, r3
}
 8041bb0:	4618      	mov	r0, r3
 8041bb2:	bd80      	pop	{r7, pc}
 8041bb4:	40023800 	.word	0x40023800
 8041bb8:	08043cb4 	.word	0x08043cb4

08041bbc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8041bbc:	b580      	push	{r7, lr}
 8041bbe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8041bc0:	f7ff ffdc 	bl	8041b7c <HAL_RCC_GetHCLKFreq>
 8041bc4:	4602      	mov	r2, r0
 8041bc6:	4b05      	ldr	r3, [pc, #20]	@ (8041bdc <HAL_RCC_GetPCLK2Freq+0x20>)
 8041bc8:	689b      	ldr	r3, [r3, #8]
 8041bca:	0b5b      	lsrs	r3, r3, #13
 8041bcc:	f003 0307 	and.w	r3, r3, #7
 8041bd0:	4903      	ldr	r1, [pc, #12]	@ (8041be0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8041bd2:	5ccb      	ldrb	r3, [r1, r3]
 8041bd4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8041bd8:	4618      	mov	r0, r3
 8041bda:	bd80      	pop	{r7, pc}
 8041bdc:	40023800 	.word	0x40023800
 8041be0:	08043cb4 	.word	0x08043cb4

08041be4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8041be4:	b580      	push	{r7, lr}
 8041be6:	b088      	sub	sp, #32
 8041be8:	af00      	add	r7, sp, #0
 8041bea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8041bec:	2300      	movs	r3, #0
 8041bee:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8041bf0:	2300      	movs	r3, #0
 8041bf2:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8041bf4:	2300      	movs	r3, #0
 8041bf6:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8041bf8:	2300      	movs	r3, #0
 8041bfa:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8041bfc:	2300      	movs	r3, #0
 8041bfe:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8041c00:	687b      	ldr	r3, [r7, #4]
 8041c02:	681b      	ldr	r3, [r3, #0]
 8041c04:	f003 0301 	and.w	r3, r3, #1
 8041c08:	2b00      	cmp	r3, #0
 8041c0a:	d012      	beq.n	8041c32 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8041c0c:	4b69      	ldr	r3, [pc, #420]	@ (8041db4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8041c0e:	689b      	ldr	r3, [r3, #8]
 8041c10:	4a68      	ldr	r2, [pc, #416]	@ (8041db4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8041c12:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8041c16:	6093      	str	r3, [r2, #8]
 8041c18:	4b66      	ldr	r3, [pc, #408]	@ (8041db4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8041c1a:	689a      	ldr	r2, [r3, #8]
 8041c1c:	687b      	ldr	r3, [r7, #4]
 8041c1e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8041c20:	4964      	ldr	r1, [pc, #400]	@ (8041db4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8041c22:	4313      	orrs	r3, r2
 8041c24:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8041c26:	687b      	ldr	r3, [r7, #4]
 8041c28:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8041c2a:	2b00      	cmp	r3, #0
 8041c2c:	d101      	bne.n	8041c32 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8041c2e:	2301      	movs	r3, #1
 8041c30:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8041c32:	687b      	ldr	r3, [r7, #4]
 8041c34:	681b      	ldr	r3, [r3, #0]
 8041c36:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8041c3a:	2b00      	cmp	r3, #0
 8041c3c:	d017      	beq.n	8041c6e <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8041c3e:	4b5d      	ldr	r3, [pc, #372]	@ (8041db4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8041c40:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8041c44:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8041c48:	687b      	ldr	r3, [r7, #4]
 8041c4a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8041c4c:	4959      	ldr	r1, [pc, #356]	@ (8041db4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8041c4e:	4313      	orrs	r3, r2
 8041c50:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8041c54:	687b      	ldr	r3, [r7, #4]
 8041c56:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8041c58:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8041c5c:	d101      	bne.n	8041c62 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8041c5e:	2301      	movs	r3, #1
 8041c60:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8041c62:	687b      	ldr	r3, [r7, #4]
 8041c64:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8041c66:	2b00      	cmp	r3, #0
 8041c68:	d101      	bne.n	8041c6e <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8041c6a:	2301      	movs	r3, #1
 8041c6c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8041c6e:	687b      	ldr	r3, [r7, #4]
 8041c70:	681b      	ldr	r3, [r3, #0]
 8041c72:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8041c76:	2b00      	cmp	r3, #0
 8041c78:	d017      	beq.n	8041caa <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8041c7a:	4b4e      	ldr	r3, [pc, #312]	@ (8041db4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8041c7c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8041c80:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8041c84:	687b      	ldr	r3, [r7, #4]
 8041c86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8041c88:	494a      	ldr	r1, [pc, #296]	@ (8041db4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8041c8a:	4313      	orrs	r3, r2
 8041c8c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8041c90:	687b      	ldr	r3, [r7, #4]
 8041c92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8041c94:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8041c98:	d101      	bne.n	8041c9e <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8041c9a:	2301      	movs	r3, #1
 8041c9c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8041c9e:	687b      	ldr	r3, [r7, #4]
 8041ca0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8041ca2:	2b00      	cmp	r3, #0
 8041ca4:	d101      	bne.n	8041caa <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8041ca6:	2301      	movs	r3, #1
 8041ca8:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8041caa:	687b      	ldr	r3, [r7, #4]
 8041cac:	681b      	ldr	r3, [r3, #0]
 8041cae:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8041cb2:	2b00      	cmp	r3, #0
 8041cb4:	d001      	beq.n	8041cba <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8041cb6:	2301      	movs	r3, #1
 8041cb8:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8041cba:	687b      	ldr	r3, [r7, #4]
 8041cbc:	681b      	ldr	r3, [r3, #0]
 8041cbe:	f003 0320 	and.w	r3, r3, #32
 8041cc2:	2b00      	cmp	r3, #0
 8041cc4:	f000 808b 	beq.w	8041dde <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8041cc8:	4b3a      	ldr	r3, [pc, #232]	@ (8041db4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8041cca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8041ccc:	4a39      	ldr	r2, [pc, #228]	@ (8041db4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8041cce:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8041cd2:	6413      	str	r3, [r2, #64]	@ 0x40
 8041cd4:	4b37      	ldr	r3, [pc, #220]	@ (8041db4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8041cd6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8041cd8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8041cdc:	60bb      	str	r3, [r7, #8]
 8041cde:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8041ce0:	4b35      	ldr	r3, [pc, #212]	@ (8041db8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8041ce2:	681b      	ldr	r3, [r3, #0]
 8041ce4:	4a34      	ldr	r2, [pc, #208]	@ (8041db8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8041ce6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8041cea:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8041cec:	f7fe ff8e 	bl	8040c0c <HAL_GetTick>
 8041cf0:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8041cf2:	e008      	b.n	8041d06 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8041cf4:	f7fe ff8a 	bl	8040c0c <HAL_GetTick>
 8041cf8:	4602      	mov	r2, r0
 8041cfa:	697b      	ldr	r3, [r7, #20]
 8041cfc:	1ad3      	subs	r3, r2, r3
 8041cfe:	2b64      	cmp	r3, #100	@ 0x64
 8041d00:	d901      	bls.n	8041d06 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8041d02:	2303      	movs	r3, #3
 8041d04:	e38f      	b.n	8042426 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8041d06:	4b2c      	ldr	r3, [pc, #176]	@ (8041db8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8041d08:	681b      	ldr	r3, [r3, #0]
 8041d0a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8041d0e:	2b00      	cmp	r3, #0
 8041d10:	d0f0      	beq.n	8041cf4 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8041d12:	4b28      	ldr	r3, [pc, #160]	@ (8041db4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8041d14:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8041d16:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8041d1a:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8041d1c:	693b      	ldr	r3, [r7, #16]
 8041d1e:	2b00      	cmp	r3, #0
 8041d20:	d035      	beq.n	8041d8e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8041d22:	687b      	ldr	r3, [r7, #4]
 8041d24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8041d26:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8041d2a:	693a      	ldr	r2, [r7, #16]
 8041d2c:	429a      	cmp	r2, r3
 8041d2e:	d02e      	beq.n	8041d8e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8041d30:	4b20      	ldr	r3, [pc, #128]	@ (8041db4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8041d32:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8041d34:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8041d38:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8041d3a:	4b1e      	ldr	r3, [pc, #120]	@ (8041db4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8041d3c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8041d3e:	4a1d      	ldr	r2, [pc, #116]	@ (8041db4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8041d40:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8041d44:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8041d46:	4b1b      	ldr	r3, [pc, #108]	@ (8041db4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8041d48:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8041d4a:	4a1a      	ldr	r2, [pc, #104]	@ (8041db4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8041d4c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8041d50:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8041d52:	4a18      	ldr	r2, [pc, #96]	@ (8041db4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8041d54:	693b      	ldr	r3, [r7, #16]
 8041d56:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8041d58:	4b16      	ldr	r3, [pc, #88]	@ (8041db4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8041d5a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8041d5c:	f003 0301 	and.w	r3, r3, #1
 8041d60:	2b01      	cmp	r3, #1
 8041d62:	d114      	bne.n	8041d8e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8041d64:	f7fe ff52 	bl	8040c0c <HAL_GetTick>
 8041d68:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8041d6a:	e00a      	b.n	8041d82 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8041d6c:	f7fe ff4e 	bl	8040c0c <HAL_GetTick>
 8041d70:	4602      	mov	r2, r0
 8041d72:	697b      	ldr	r3, [r7, #20]
 8041d74:	1ad3      	subs	r3, r2, r3
 8041d76:	f241 3288 	movw	r2, #5000	@ 0x1388
 8041d7a:	4293      	cmp	r3, r2
 8041d7c:	d901      	bls.n	8041d82 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8041d7e:	2303      	movs	r3, #3
 8041d80:	e351      	b.n	8042426 <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8041d82:	4b0c      	ldr	r3, [pc, #48]	@ (8041db4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8041d84:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8041d86:	f003 0302 	and.w	r3, r3, #2
 8041d8a:	2b00      	cmp	r3, #0
 8041d8c:	d0ee      	beq.n	8041d6c <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8041d8e:	687b      	ldr	r3, [r7, #4]
 8041d90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8041d92:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8041d96:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8041d9a:	d111      	bne.n	8041dc0 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8041d9c:	4b05      	ldr	r3, [pc, #20]	@ (8041db4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8041d9e:	689b      	ldr	r3, [r3, #8]
 8041da0:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8041da4:	687b      	ldr	r3, [r7, #4]
 8041da6:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8041da8:	4b04      	ldr	r3, [pc, #16]	@ (8041dbc <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8041daa:	400b      	ands	r3, r1
 8041dac:	4901      	ldr	r1, [pc, #4]	@ (8041db4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8041dae:	4313      	orrs	r3, r2
 8041db0:	608b      	str	r3, [r1, #8]
 8041db2:	e00b      	b.n	8041dcc <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8041db4:	40023800 	.word	0x40023800
 8041db8:	40007000 	.word	0x40007000
 8041dbc:	0ffffcff 	.word	0x0ffffcff
 8041dc0:	4bac      	ldr	r3, [pc, #688]	@ (8042074 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8041dc2:	689b      	ldr	r3, [r3, #8]
 8041dc4:	4aab      	ldr	r2, [pc, #684]	@ (8042074 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8041dc6:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8041dca:	6093      	str	r3, [r2, #8]
 8041dcc:	4ba9      	ldr	r3, [pc, #676]	@ (8042074 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8041dce:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8041dd0:	687b      	ldr	r3, [r7, #4]
 8041dd2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8041dd4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8041dd8:	49a6      	ldr	r1, [pc, #664]	@ (8042074 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8041dda:	4313      	orrs	r3, r2
 8041ddc:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8041dde:	687b      	ldr	r3, [r7, #4]
 8041de0:	681b      	ldr	r3, [r3, #0]
 8041de2:	f003 0310 	and.w	r3, r3, #16
 8041de6:	2b00      	cmp	r3, #0
 8041de8:	d010      	beq.n	8041e0c <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8041dea:	4ba2      	ldr	r3, [pc, #648]	@ (8042074 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8041dec:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8041df0:	4aa0      	ldr	r2, [pc, #640]	@ (8042074 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8041df2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8041df6:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8041dfa:	4b9e      	ldr	r3, [pc, #632]	@ (8042074 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8041dfc:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8041e00:	687b      	ldr	r3, [r7, #4]
 8041e02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8041e04:	499b      	ldr	r1, [pc, #620]	@ (8042074 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8041e06:	4313      	orrs	r3, r2
 8041e08:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8041e0c:	687b      	ldr	r3, [r7, #4]
 8041e0e:	681b      	ldr	r3, [r3, #0]
 8041e10:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8041e14:	2b00      	cmp	r3, #0
 8041e16:	d00a      	beq.n	8041e2e <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8041e18:	4b96      	ldr	r3, [pc, #600]	@ (8042074 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8041e1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8041e1e:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8041e22:	687b      	ldr	r3, [r7, #4]
 8041e24:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8041e26:	4993      	ldr	r1, [pc, #588]	@ (8042074 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8041e28:	4313      	orrs	r3, r2
 8041e2a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8041e2e:	687b      	ldr	r3, [r7, #4]
 8041e30:	681b      	ldr	r3, [r3, #0]
 8041e32:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8041e36:	2b00      	cmp	r3, #0
 8041e38:	d00a      	beq.n	8041e50 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8041e3a:	4b8e      	ldr	r3, [pc, #568]	@ (8042074 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8041e3c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8041e40:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8041e44:	687b      	ldr	r3, [r7, #4]
 8041e46:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8041e48:	498a      	ldr	r1, [pc, #552]	@ (8042074 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8041e4a:	4313      	orrs	r3, r2
 8041e4c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8041e50:	687b      	ldr	r3, [r7, #4]
 8041e52:	681b      	ldr	r3, [r3, #0]
 8041e54:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8041e58:	2b00      	cmp	r3, #0
 8041e5a:	d00a      	beq.n	8041e72 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8041e5c:	4b85      	ldr	r3, [pc, #532]	@ (8042074 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8041e5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8041e62:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8041e66:	687b      	ldr	r3, [r7, #4]
 8041e68:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8041e6a:	4982      	ldr	r1, [pc, #520]	@ (8042074 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8041e6c:	4313      	orrs	r3, r2
 8041e6e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8041e72:	687b      	ldr	r3, [r7, #4]
 8041e74:	681b      	ldr	r3, [r3, #0]
 8041e76:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8041e7a:	2b00      	cmp	r3, #0
 8041e7c:	d00a      	beq.n	8041e94 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8041e7e:	4b7d      	ldr	r3, [pc, #500]	@ (8042074 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8041e80:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8041e84:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8041e88:	687b      	ldr	r3, [r7, #4]
 8041e8a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8041e8c:	4979      	ldr	r1, [pc, #484]	@ (8042074 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8041e8e:	4313      	orrs	r3, r2
 8041e90:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8041e94:	687b      	ldr	r3, [r7, #4]
 8041e96:	681b      	ldr	r3, [r3, #0]
 8041e98:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8041e9c:	2b00      	cmp	r3, #0
 8041e9e:	d00a      	beq.n	8041eb6 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8041ea0:	4b74      	ldr	r3, [pc, #464]	@ (8042074 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8041ea2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8041ea6:	f023 0203 	bic.w	r2, r3, #3
 8041eaa:	687b      	ldr	r3, [r7, #4]
 8041eac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8041eae:	4971      	ldr	r1, [pc, #452]	@ (8042074 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8041eb0:	4313      	orrs	r3, r2
 8041eb2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8041eb6:	687b      	ldr	r3, [r7, #4]
 8041eb8:	681b      	ldr	r3, [r3, #0]
 8041eba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8041ebe:	2b00      	cmp	r3, #0
 8041ec0:	d00a      	beq.n	8041ed8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8041ec2:	4b6c      	ldr	r3, [pc, #432]	@ (8042074 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8041ec4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8041ec8:	f023 020c 	bic.w	r2, r3, #12
 8041ecc:	687b      	ldr	r3, [r7, #4]
 8041ece:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8041ed0:	4968      	ldr	r1, [pc, #416]	@ (8042074 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8041ed2:	4313      	orrs	r3, r2
 8041ed4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8041ed8:	687b      	ldr	r3, [r7, #4]
 8041eda:	681b      	ldr	r3, [r3, #0]
 8041edc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8041ee0:	2b00      	cmp	r3, #0
 8041ee2:	d00a      	beq.n	8041efa <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8041ee4:	4b63      	ldr	r3, [pc, #396]	@ (8042074 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8041ee6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8041eea:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8041eee:	687b      	ldr	r3, [r7, #4]
 8041ef0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8041ef2:	4960      	ldr	r1, [pc, #384]	@ (8042074 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8041ef4:	4313      	orrs	r3, r2
 8041ef6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8041efa:	687b      	ldr	r3, [r7, #4]
 8041efc:	681b      	ldr	r3, [r3, #0]
 8041efe:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8041f02:	2b00      	cmp	r3, #0
 8041f04:	d00a      	beq.n	8041f1c <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8041f06:	4b5b      	ldr	r3, [pc, #364]	@ (8042074 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8041f08:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8041f0c:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8041f10:	687b      	ldr	r3, [r7, #4]
 8041f12:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8041f14:	4957      	ldr	r1, [pc, #348]	@ (8042074 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8041f16:	4313      	orrs	r3, r2
 8041f18:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8041f1c:	687b      	ldr	r3, [r7, #4]
 8041f1e:	681b      	ldr	r3, [r3, #0]
 8041f20:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8041f24:	2b00      	cmp	r3, #0
 8041f26:	d00a      	beq.n	8041f3e <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8041f28:	4b52      	ldr	r3, [pc, #328]	@ (8042074 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8041f2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8041f2e:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8041f32:	687b      	ldr	r3, [r7, #4]
 8041f34:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8041f36:	494f      	ldr	r1, [pc, #316]	@ (8042074 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8041f38:	4313      	orrs	r3, r2
 8041f3a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8041f3e:	687b      	ldr	r3, [r7, #4]
 8041f40:	681b      	ldr	r3, [r3, #0]
 8041f42:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8041f46:	2b00      	cmp	r3, #0
 8041f48:	d00a      	beq.n	8041f60 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8041f4a:	4b4a      	ldr	r3, [pc, #296]	@ (8042074 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8041f4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8041f50:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8041f54:	687b      	ldr	r3, [r7, #4]
 8041f56:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8041f58:	4946      	ldr	r1, [pc, #280]	@ (8042074 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8041f5a:	4313      	orrs	r3, r2
 8041f5c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8041f60:	687b      	ldr	r3, [r7, #4]
 8041f62:	681b      	ldr	r3, [r3, #0]
 8041f64:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8041f68:	2b00      	cmp	r3, #0
 8041f6a:	d00a      	beq.n	8041f82 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8041f6c:	4b41      	ldr	r3, [pc, #260]	@ (8042074 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8041f6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8041f72:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8041f76:	687b      	ldr	r3, [r7, #4]
 8041f78:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8041f7a:	493e      	ldr	r1, [pc, #248]	@ (8042074 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8041f7c:	4313      	orrs	r3, r2
 8041f7e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8041f82:	687b      	ldr	r3, [r7, #4]
 8041f84:	681b      	ldr	r3, [r3, #0]
 8041f86:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8041f8a:	2b00      	cmp	r3, #0
 8041f8c:	d00a      	beq.n	8041fa4 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8041f8e:	4b39      	ldr	r3, [pc, #228]	@ (8042074 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8041f90:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8041f94:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8041f98:	687b      	ldr	r3, [r7, #4]
 8041f9a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8041f9c:	4935      	ldr	r1, [pc, #212]	@ (8042074 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8041f9e:	4313      	orrs	r3, r2
 8041fa0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8041fa4:	687b      	ldr	r3, [r7, #4]
 8041fa6:	681b      	ldr	r3, [r3, #0]
 8041fa8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8041fac:	2b00      	cmp	r3, #0
 8041fae:	d00a      	beq.n	8041fc6 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8041fb0:	4b30      	ldr	r3, [pc, #192]	@ (8042074 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8041fb2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8041fb6:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8041fba:	687b      	ldr	r3, [r7, #4]
 8041fbc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8041fbe:	492d      	ldr	r1, [pc, #180]	@ (8042074 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8041fc0:	4313      	orrs	r3, r2
 8041fc2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8041fc6:	687b      	ldr	r3, [r7, #4]
 8041fc8:	681b      	ldr	r3, [r3, #0]
 8041fca:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8041fce:	2b00      	cmp	r3, #0
 8041fd0:	d011      	beq.n	8041ff6 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8041fd2:	4b28      	ldr	r3, [pc, #160]	@ (8042074 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8041fd4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8041fd8:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8041fdc:	687b      	ldr	r3, [r7, #4]
 8041fde:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8041fe0:	4924      	ldr	r1, [pc, #144]	@ (8042074 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8041fe2:	4313      	orrs	r3, r2
 8041fe4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8041fe8:	687b      	ldr	r3, [r7, #4]
 8041fea:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8041fec:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8041ff0:	d101      	bne.n	8041ff6 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8041ff2:	2301      	movs	r3, #1
 8041ff4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8041ff6:	687b      	ldr	r3, [r7, #4]
 8041ff8:	681b      	ldr	r3, [r3, #0]
 8041ffa:	f003 0308 	and.w	r3, r3, #8
 8041ffe:	2b00      	cmp	r3, #0
 8042000:	d001      	beq.n	8042006 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8042002:	2301      	movs	r3, #1
 8042004:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8042006:	687b      	ldr	r3, [r7, #4]
 8042008:	681b      	ldr	r3, [r3, #0]
 804200a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 804200e:	2b00      	cmp	r3, #0
 8042010:	d00a      	beq.n	8042028 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8042012:	4b18      	ldr	r3, [pc, #96]	@ (8042074 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8042014:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8042018:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 804201c:	687b      	ldr	r3, [r7, #4]
 804201e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8042020:	4914      	ldr	r1, [pc, #80]	@ (8042074 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8042022:	4313      	orrs	r3, r2
 8042024:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8042028:	687b      	ldr	r3, [r7, #4]
 804202a:	681b      	ldr	r3, [r3, #0]
 804202c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8042030:	2b00      	cmp	r3, #0
 8042032:	d00b      	beq.n	804204c <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8042034:	4b0f      	ldr	r3, [pc, #60]	@ (8042074 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8042036:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 804203a:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 804203e:	687b      	ldr	r3, [r7, #4]
 8042040:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8042044:	490b      	ldr	r1, [pc, #44]	@ (8042074 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8042046:	4313      	orrs	r3, r2
 8042048:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 804204c:	687b      	ldr	r3, [r7, #4]
 804204e:	681b      	ldr	r3, [r3, #0]
 8042050:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8042054:	2b00      	cmp	r3, #0
 8042056:	d00f      	beq.n	8042078 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8042058:	4b06      	ldr	r3, [pc, #24]	@ (8042074 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 804205a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 804205e:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8042062:	687b      	ldr	r3, [r7, #4]
 8042064:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8042068:	4902      	ldr	r1, [pc, #8]	@ (8042074 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 804206a:	4313      	orrs	r3, r2
 804206c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8042070:	e002      	b.n	8042078 <HAL_RCCEx_PeriphCLKConfig+0x494>
 8042072:	bf00      	nop
 8042074:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8042078:	687b      	ldr	r3, [r7, #4]
 804207a:	681b      	ldr	r3, [r3, #0]
 804207c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8042080:	2b00      	cmp	r3, #0
 8042082:	d00b      	beq.n	804209c <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8042084:	4b8a      	ldr	r3, [pc, #552]	@ (80422b0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8042086:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 804208a:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 804208e:	687b      	ldr	r3, [r7, #4]
 8042090:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8042094:	4986      	ldr	r1, [pc, #536]	@ (80422b0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8042096:	4313      	orrs	r3, r2
 8042098:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 804209c:	687b      	ldr	r3, [r7, #4]
 804209e:	681b      	ldr	r3, [r3, #0]
 80420a0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80420a4:	2b00      	cmp	r3, #0
 80420a6:	d00b      	beq.n	80420c0 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 80420a8:	4b81      	ldr	r3, [pc, #516]	@ (80422b0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80420aa:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80420ae:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 80420b2:	687b      	ldr	r3, [r7, #4]
 80420b4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80420b8:	497d      	ldr	r1, [pc, #500]	@ (80422b0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80420ba:	4313      	orrs	r3, r2
 80420bc:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80420c0:	69fb      	ldr	r3, [r7, #28]
 80420c2:	2b01      	cmp	r3, #1
 80420c4:	d006      	beq.n	80420d4 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 80420c6:	687b      	ldr	r3, [r7, #4]
 80420c8:	681b      	ldr	r3, [r3, #0]
 80420ca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80420ce:	2b00      	cmp	r3, #0
 80420d0:	f000 80d6 	beq.w	8042280 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80420d4:	4b76      	ldr	r3, [pc, #472]	@ (80422b0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80420d6:	681b      	ldr	r3, [r3, #0]
 80420d8:	4a75      	ldr	r2, [pc, #468]	@ (80422b0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80420da:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80420de:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80420e0:	f7fe fd94 	bl	8040c0c <HAL_GetTick>
 80420e4:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80420e6:	e008      	b.n	80420fa <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80420e8:	f7fe fd90 	bl	8040c0c <HAL_GetTick>
 80420ec:	4602      	mov	r2, r0
 80420ee:	697b      	ldr	r3, [r7, #20]
 80420f0:	1ad3      	subs	r3, r2, r3
 80420f2:	2b64      	cmp	r3, #100	@ 0x64
 80420f4:	d901      	bls.n	80420fa <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80420f6:	2303      	movs	r3, #3
 80420f8:	e195      	b.n	8042426 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80420fa:	4b6d      	ldr	r3, [pc, #436]	@ (80422b0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80420fc:	681b      	ldr	r3, [r3, #0]
 80420fe:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8042102:	2b00      	cmp	r3, #0
 8042104:	d1f0      	bne.n	80420e8 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8042106:	687b      	ldr	r3, [r7, #4]
 8042108:	681b      	ldr	r3, [r3, #0]
 804210a:	f003 0301 	and.w	r3, r3, #1
 804210e:	2b00      	cmp	r3, #0
 8042110:	d021      	beq.n	8042156 <HAL_RCCEx_PeriphCLKConfig+0x572>
 8042112:	687b      	ldr	r3, [r7, #4]
 8042114:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8042116:	2b00      	cmp	r3, #0
 8042118:	d11d      	bne.n	8042156 <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 804211a:	4b65      	ldr	r3, [pc, #404]	@ (80422b0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 804211c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8042120:	0c1b      	lsrs	r3, r3, #16
 8042122:	f003 0303 	and.w	r3, r3, #3
 8042126:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8042128:	4b61      	ldr	r3, [pc, #388]	@ (80422b0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 804212a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 804212e:	0e1b      	lsrs	r3, r3, #24
 8042130:	f003 030f 	and.w	r3, r3, #15
 8042134:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8042136:	687b      	ldr	r3, [r7, #4]
 8042138:	685b      	ldr	r3, [r3, #4]
 804213a:	019a      	lsls	r2, r3, #6
 804213c:	693b      	ldr	r3, [r7, #16]
 804213e:	041b      	lsls	r3, r3, #16
 8042140:	431a      	orrs	r2, r3
 8042142:	68fb      	ldr	r3, [r7, #12]
 8042144:	061b      	lsls	r3, r3, #24
 8042146:	431a      	orrs	r2, r3
 8042148:	687b      	ldr	r3, [r7, #4]
 804214a:	689b      	ldr	r3, [r3, #8]
 804214c:	071b      	lsls	r3, r3, #28
 804214e:	4958      	ldr	r1, [pc, #352]	@ (80422b0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8042150:	4313      	orrs	r3, r2
 8042152:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8042156:	687b      	ldr	r3, [r7, #4]
 8042158:	681b      	ldr	r3, [r3, #0]
 804215a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 804215e:	2b00      	cmp	r3, #0
 8042160:	d004      	beq.n	804216c <HAL_RCCEx_PeriphCLKConfig+0x588>
 8042162:	687b      	ldr	r3, [r7, #4]
 8042164:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8042166:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 804216a:	d00a      	beq.n	8042182 <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 804216c:	687b      	ldr	r3, [r7, #4]
 804216e:	681b      	ldr	r3, [r3, #0]
 8042170:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8042174:	2b00      	cmp	r3, #0
 8042176:	d02e      	beq.n	80421d6 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8042178:	687b      	ldr	r3, [r7, #4]
 804217a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 804217c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8042180:	d129      	bne.n	80421d6 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8042182:	4b4b      	ldr	r3, [pc, #300]	@ (80422b0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8042184:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8042188:	0c1b      	lsrs	r3, r3, #16
 804218a:	f003 0303 	and.w	r3, r3, #3
 804218e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8042190:	4b47      	ldr	r3, [pc, #284]	@ (80422b0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8042192:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8042196:	0f1b      	lsrs	r3, r3, #28
 8042198:	f003 0307 	and.w	r3, r3, #7
 804219c:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 804219e:	687b      	ldr	r3, [r7, #4]
 80421a0:	685b      	ldr	r3, [r3, #4]
 80421a2:	019a      	lsls	r2, r3, #6
 80421a4:	693b      	ldr	r3, [r7, #16]
 80421a6:	041b      	lsls	r3, r3, #16
 80421a8:	431a      	orrs	r2, r3
 80421aa:	687b      	ldr	r3, [r7, #4]
 80421ac:	68db      	ldr	r3, [r3, #12]
 80421ae:	061b      	lsls	r3, r3, #24
 80421b0:	431a      	orrs	r2, r3
 80421b2:	68fb      	ldr	r3, [r7, #12]
 80421b4:	071b      	lsls	r3, r3, #28
 80421b6:	493e      	ldr	r1, [pc, #248]	@ (80422b0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80421b8:	4313      	orrs	r3, r2
 80421ba:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80421be:	4b3c      	ldr	r3, [pc, #240]	@ (80422b0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80421c0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80421c4:	f023 021f 	bic.w	r2, r3, #31
 80421c8:	687b      	ldr	r3, [r7, #4]
 80421ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80421cc:	3b01      	subs	r3, #1
 80421ce:	4938      	ldr	r1, [pc, #224]	@ (80422b0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80421d0:	4313      	orrs	r3, r2
 80421d2:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80421d6:	687b      	ldr	r3, [r7, #4]
 80421d8:	681b      	ldr	r3, [r3, #0]
 80421da:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80421de:	2b00      	cmp	r3, #0
 80421e0:	d01d      	beq.n	804221e <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80421e2:	4b33      	ldr	r3, [pc, #204]	@ (80422b0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80421e4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80421e8:	0e1b      	lsrs	r3, r3, #24
 80421ea:	f003 030f 	and.w	r3, r3, #15
 80421ee:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80421f0:	4b2f      	ldr	r3, [pc, #188]	@ (80422b0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80421f2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80421f6:	0f1b      	lsrs	r3, r3, #28
 80421f8:	f003 0307 	and.w	r3, r3, #7
 80421fc:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 80421fe:	687b      	ldr	r3, [r7, #4]
 8042200:	685b      	ldr	r3, [r3, #4]
 8042202:	019a      	lsls	r2, r3, #6
 8042204:	687b      	ldr	r3, [r7, #4]
 8042206:	691b      	ldr	r3, [r3, #16]
 8042208:	041b      	lsls	r3, r3, #16
 804220a:	431a      	orrs	r2, r3
 804220c:	693b      	ldr	r3, [r7, #16]
 804220e:	061b      	lsls	r3, r3, #24
 8042210:	431a      	orrs	r2, r3
 8042212:	68fb      	ldr	r3, [r7, #12]
 8042214:	071b      	lsls	r3, r3, #28
 8042216:	4926      	ldr	r1, [pc, #152]	@ (80422b0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8042218:	4313      	orrs	r3, r2
 804221a:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 804221e:	687b      	ldr	r3, [r7, #4]
 8042220:	681b      	ldr	r3, [r3, #0]
 8042222:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8042226:	2b00      	cmp	r3, #0
 8042228:	d011      	beq.n	804224e <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 804222a:	687b      	ldr	r3, [r7, #4]
 804222c:	685b      	ldr	r3, [r3, #4]
 804222e:	019a      	lsls	r2, r3, #6
 8042230:	687b      	ldr	r3, [r7, #4]
 8042232:	691b      	ldr	r3, [r3, #16]
 8042234:	041b      	lsls	r3, r3, #16
 8042236:	431a      	orrs	r2, r3
 8042238:	687b      	ldr	r3, [r7, #4]
 804223a:	68db      	ldr	r3, [r3, #12]
 804223c:	061b      	lsls	r3, r3, #24
 804223e:	431a      	orrs	r2, r3
 8042240:	687b      	ldr	r3, [r7, #4]
 8042242:	689b      	ldr	r3, [r3, #8]
 8042244:	071b      	lsls	r3, r3, #28
 8042246:	491a      	ldr	r1, [pc, #104]	@ (80422b0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8042248:	4313      	orrs	r3, r2
 804224a:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 804224e:	4b18      	ldr	r3, [pc, #96]	@ (80422b0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8042250:	681b      	ldr	r3, [r3, #0]
 8042252:	4a17      	ldr	r2, [pc, #92]	@ (80422b0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8042254:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8042258:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 804225a:	f7fe fcd7 	bl	8040c0c <HAL_GetTick>
 804225e:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8042260:	e008      	b.n	8042274 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8042262:	f7fe fcd3 	bl	8040c0c <HAL_GetTick>
 8042266:	4602      	mov	r2, r0
 8042268:	697b      	ldr	r3, [r7, #20]
 804226a:	1ad3      	subs	r3, r2, r3
 804226c:	2b64      	cmp	r3, #100	@ 0x64
 804226e:	d901      	bls.n	8042274 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8042270:	2303      	movs	r3, #3
 8042272:	e0d8      	b.n	8042426 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8042274:	4b0e      	ldr	r3, [pc, #56]	@ (80422b0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8042276:	681b      	ldr	r3, [r3, #0]
 8042278:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 804227c:	2b00      	cmp	r3, #0
 804227e:	d0f0      	beq.n	8042262 <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8042280:	69bb      	ldr	r3, [r7, #24]
 8042282:	2b01      	cmp	r3, #1
 8042284:	f040 80ce 	bne.w	8042424 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8042288:	4b09      	ldr	r3, [pc, #36]	@ (80422b0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 804228a:	681b      	ldr	r3, [r3, #0]
 804228c:	4a08      	ldr	r2, [pc, #32]	@ (80422b0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 804228e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8042292:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8042294:	f7fe fcba 	bl	8040c0c <HAL_GetTick>
 8042298:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 804229a:	e00b      	b.n	80422b4 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 804229c:	f7fe fcb6 	bl	8040c0c <HAL_GetTick>
 80422a0:	4602      	mov	r2, r0
 80422a2:	697b      	ldr	r3, [r7, #20]
 80422a4:	1ad3      	subs	r3, r2, r3
 80422a6:	2b64      	cmp	r3, #100	@ 0x64
 80422a8:	d904      	bls.n	80422b4 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80422aa:	2303      	movs	r3, #3
 80422ac:	e0bb      	b.n	8042426 <HAL_RCCEx_PeriphCLKConfig+0x842>
 80422ae:	bf00      	nop
 80422b0:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80422b4:	4b5e      	ldr	r3, [pc, #376]	@ (8042430 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80422b6:	681b      	ldr	r3, [r3, #0]
 80422b8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80422bc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80422c0:	d0ec      	beq.n	804229c <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80422c2:	687b      	ldr	r3, [r7, #4]
 80422c4:	681b      	ldr	r3, [r3, #0]
 80422c6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80422ca:	2b00      	cmp	r3, #0
 80422cc:	d003      	beq.n	80422d6 <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 80422ce:	687b      	ldr	r3, [r7, #4]
 80422d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80422d2:	2b00      	cmp	r3, #0
 80422d4:	d009      	beq.n	80422ea <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80422d6:	687b      	ldr	r3, [r7, #4]
 80422d8:	681b      	ldr	r3, [r3, #0]
 80422da:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80422de:	2b00      	cmp	r3, #0
 80422e0:	d02e      	beq.n	8042340 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80422e2:	687b      	ldr	r3, [r7, #4]
 80422e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80422e6:	2b00      	cmp	r3, #0
 80422e8:	d12a      	bne.n	8042340 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80422ea:	4b51      	ldr	r3, [pc, #324]	@ (8042430 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80422ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80422f0:	0c1b      	lsrs	r3, r3, #16
 80422f2:	f003 0303 	and.w	r3, r3, #3
 80422f6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80422f8:	4b4d      	ldr	r3, [pc, #308]	@ (8042430 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80422fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80422fe:	0f1b      	lsrs	r3, r3, #28
 8042300:	f003 0307 	and.w	r3, r3, #7
 8042304:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8042306:	687b      	ldr	r3, [r7, #4]
 8042308:	695b      	ldr	r3, [r3, #20]
 804230a:	019a      	lsls	r2, r3, #6
 804230c:	693b      	ldr	r3, [r7, #16]
 804230e:	041b      	lsls	r3, r3, #16
 8042310:	431a      	orrs	r2, r3
 8042312:	687b      	ldr	r3, [r7, #4]
 8042314:	699b      	ldr	r3, [r3, #24]
 8042316:	061b      	lsls	r3, r3, #24
 8042318:	431a      	orrs	r2, r3
 804231a:	68fb      	ldr	r3, [r7, #12]
 804231c:	071b      	lsls	r3, r3, #28
 804231e:	4944      	ldr	r1, [pc, #272]	@ (8042430 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8042320:	4313      	orrs	r3, r2
 8042322:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8042326:	4b42      	ldr	r3, [pc, #264]	@ (8042430 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8042328:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 804232c:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8042330:	687b      	ldr	r3, [r7, #4]
 8042332:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8042334:	3b01      	subs	r3, #1
 8042336:	021b      	lsls	r3, r3, #8
 8042338:	493d      	ldr	r1, [pc, #244]	@ (8042430 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 804233a:	4313      	orrs	r3, r2
 804233c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8042340:	687b      	ldr	r3, [r7, #4]
 8042342:	681b      	ldr	r3, [r3, #0]
 8042344:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8042348:	2b00      	cmp	r3, #0
 804234a:	d022      	beq.n	8042392 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 804234c:	687b      	ldr	r3, [r7, #4]
 804234e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8042350:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8042354:	d11d      	bne.n	8042392 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8042356:	4b36      	ldr	r3, [pc, #216]	@ (8042430 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8042358:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 804235c:	0e1b      	lsrs	r3, r3, #24
 804235e:	f003 030f 	and.w	r3, r3, #15
 8042362:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8042364:	4b32      	ldr	r3, [pc, #200]	@ (8042430 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8042366:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 804236a:	0f1b      	lsrs	r3, r3, #28
 804236c:	f003 0307 	and.w	r3, r3, #7
 8042370:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8042372:	687b      	ldr	r3, [r7, #4]
 8042374:	695b      	ldr	r3, [r3, #20]
 8042376:	019a      	lsls	r2, r3, #6
 8042378:	687b      	ldr	r3, [r7, #4]
 804237a:	6a1b      	ldr	r3, [r3, #32]
 804237c:	041b      	lsls	r3, r3, #16
 804237e:	431a      	orrs	r2, r3
 8042380:	693b      	ldr	r3, [r7, #16]
 8042382:	061b      	lsls	r3, r3, #24
 8042384:	431a      	orrs	r2, r3
 8042386:	68fb      	ldr	r3, [r7, #12]
 8042388:	071b      	lsls	r3, r3, #28
 804238a:	4929      	ldr	r1, [pc, #164]	@ (8042430 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 804238c:	4313      	orrs	r3, r2
 804238e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8042392:	687b      	ldr	r3, [r7, #4]
 8042394:	681b      	ldr	r3, [r3, #0]
 8042396:	f003 0308 	and.w	r3, r3, #8
 804239a:	2b00      	cmp	r3, #0
 804239c:	d028      	beq.n	80423f0 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 804239e:	4b24      	ldr	r3, [pc, #144]	@ (8042430 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80423a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80423a4:	0e1b      	lsrs	r3, r3, #24
 80423a6:	f003 030f 	and.w	r3, r3, #15
 80423aa:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80423ac:	4b20      	ldr	r3, [pc, #128]	@ (8042430 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80423ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80423b2:	0c1b      	lsrs	r3, r3, #16
 80423b4:	f003 0303 	and.w	r3, r3, #3
 80423b8:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 80423ba:	687b      	ldr	r3, [r7, #4]
 80423bc:	695b      	ldr	r3, [r3, #20]
 80423be:	019a      	lsls	r2, r3, #6
 80423c0:	68fb      	ldr	r3, [r7, #12]
 80423c2:	041b      	lsls	r3, r3, #16
 80423c4:	431a      	orrs	r2, r3
 80423c6:	693b      	ldr	r3, [r7, #16]
 80423c8:	061b      	lsls	r3, r3, #24
 80423ca:	431a      	orrs	r2, r3
 80423cc:	687b      	ldr	r3, [r7, #4]
 80423ce:	69db      	ldr	r3, [r3, #28]
 80423d0:	071b      	lsls	r3, r3, #28
 80423d2:	4917      	ldr	r1, [pc, #92]	@ (8042430 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80423d4:	4313      	orrs	r3, r2
 80423d6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80423da:	4b15      	ldr	r3, [pc, #84]	@ (8042430 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80423dc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80423e0:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80423e4:	687b      	ldr	r3, [r7, #4]
 80423e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80423e8:	4911      	ldr	r1, [pc, #68]	@ (8042430 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80423ea:	4313      	orrs	r3, r2
 80423ec:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80423f0:	4b0f      	ldr	r3, [pc, #60]	@ (8042430 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80423f2:	681b      	ldr	r3, [r3, #0]
 80423f4:	4a0e      	ldr	r2, [pc, #56]	@ (8042430 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80423f6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80423fa:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80423fc:	f7fe fc06 	bl	8040c0c <HAL_GetTick>
 8042400:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8042402:	e008      	b.n	8042416 <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8042404:	f7fe fc02 	bl	8040c0c <HAL_GetTick>
 8042408:	4602      	mov	r2, r0
 804240a:	697b      	ldr	r3, [r7, #20]
 804240c:	1ad3      	subs	r3, r2, r3
 804240e:	2b64      	cmp	r3, #100	@ 0x64
 8042410:	d901      	bls.n	8042416 <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8042412:	2303      	movs	r3, #3
 8042414:	e007      	b.n	8042426 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8042416:	4b06      	ldr	r3, [pc, #24]	@ (8042430 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8042418:	681b      	ldr	r3, [r3, #0]
 804241a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 804241e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8042422:	d1ef      	bne.n	8042404 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8042424:	2300      	movs	r3, #0
}
 8042426:	4618      	mov	r0, r3
 8042428:	3720      	adds	r7, #32
 804242a:	46bd      	mov	sp, r7
 804242c:	bd80      	pop	{r7, pc}
 804242e:	bf00      	nop
 8042430:	40023800 	.word	0x40023800

08042434 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8042434:	b580      	push	{r7, lr}
 8042436:	b082      	sub	sp, #8
 8042438:	af00      	add	r7, sp, #0
 804243a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 804243c:	687b      	ldr	r3, [r7, #4]
 804243e:	2b00      	cmp	r3, #0
 8042440:	d101      	bne.n	8042446 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8042442:	2301      	movs	r3, #1
 8042444:	e040      	b.n	80424c8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8042446:	687b      	ldr	r3, [r7, #4]
 8042448:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 804244a:	2b00      	cmp	r3, #0
 804244c:	d106      	bne.n	804245c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 804244e:	687b      	ldr	r3, [r7, #4]
 8042450:	2200      	movs	r2, #0
 8042452:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8042456:	6878      	ldr	r0, [r7, #4]
 8042458:	f7fe fa16 	bl	8040888 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 804245c:	687b      	ldr	r3, [r7, #4]
 804245e:	2224      	movs	r2, #36	@ 0x24
 8042460:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8042462:	687b      	ldr	r3, [r7, #4]
 8042464:	681b      	ldr	r3, [r3, #0]
 8042466:	681a      	ldr	r2, [r3, #0]
 8042468:	687b      	ldr	r3, [r7, #4]
 804246a:	681b      	ldr	r3, [r3, #0]
 804246c:	f022 0201 	bic.w	r2, r2, #1
 8042470:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8042472:	6878      	ldr	r0, [r7, #4]
 8042474:	f000 f8b0 	bl	80425d8 <UART_SetConfig>
 8042478:	4603      	mov	r3, r0
 804247a:	2b01      	cmp	r3, #1
 804247c:	d101      	bne.n	8042482 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 804247e:	2301      	movs	r3, #1
 8042480:	e022      	b.n	80424c8 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8042482:	687b      	ldr	r3, [r7, #4]
 8042484:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8042486:	2b00      	cmp	r3, #0
 8042488:	d002      	beq.n	8042490 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 804248a:	6878      	ldr	r0, [r7, #4]
 804248c:	f000 fb08 	bl	8042aa0 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8042490:	687b      	ldr	r3, [r7, #4]
 8042492:	681b      	ldr	r3, [r3, #0]
 8042494:	685a      	ldr	r2, [r3, #4]
 8042496:	687b      	ldr	r3, [r7, #4]
 8042498:	681b      	ldr	r3, [r3, #0]
 804249a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 804249e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80424a0:	687b      	ldr	r3, [r7, #4]
 80424a2:	681b      	ldr	r3, [r3, #0]
 80424a4:	689a      	ldr	r2, [r3, #8]
 80424a6:	687b      	ldr	r3, [r7, #4]
 80424a8:	681b      	ldr	r3, [r3, #0]
 80424aa:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80424ae:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80424b0:	687b      	ldr	r3, [r7, #4]
 80424b2:	681b      	ldr	r3, [r3, #0]
 80424b4:	681a      	ldr	r2, [r3, #0]
 80424b6:	687b      	ldr	r3, [r7, #4]
 80424b8:	681b      	ldr	r3, [r3, #0]
 80424ba:	f042 0201 	orr.w	r2, r2, #1
 80424be:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80424c0:	6878      	ldr	r0, [r7, #4]
 80424c2:	f000 fb8f 	bl	8042be4 <UART_CheckIdleState>
 80424c6:	4603      	mov	r3, r0
}
 80424c8:	4618      	mov	r0, r3
 80424ca:	3708      	adds	r7, #8
 80424cc:	46bd      	mov	sp, r7
 80424ce:	bd80      	pop	{r7, pc}

080424d0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80424d0:	b580      	push	{r7, lr}
 80424d2:	b08a      	sub	sp, #40	@ 0x28
 80424d4:	af02      	add	r7, sp, #8
 80424d6:	60f8      	str	r0, [r7, #12]
 80424d8:	60b9      	str	r1, [r7, #8]
 80424da:	603b      	str	r3, [r7, #0]
 80424dc:	4613      	mov	r3, r2
 80424de:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80424e0:	68fb      	ldr	r3, [r7, #12]
 80424e2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80424e4:	2b20      	cmp	r3, #32
 80424e6:	d171      	bne.n	80425cc <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 80424e8:	68bb      	ldr	r3, [r7, #8]
 80424ea:	2b00      	cmp	r3, #0
 80424ec:	d002      	beq.n	80424f4 <HAL_UART_Transmit+0x24>
 80424ee:	88fb      	ldrh	r3, [r7, #6]
 80424f0:	2b00      	cmp	r3, #0
 80424f2:	d101      	bne.n	80424f8 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 80424f4:	2301      	movs	r3, #1
 80424f6:	e06a      	b.n	80425ce <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80424f8:	68fb      	ldr	r3, [r7, #12]
 80424fa:	2200      	movs	r2, #0
 80424fc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8042500:	68fb      	ldr	r3, [r7, #12]
 8042502:	2221      	movs	r2, #33	@ 0x21
 8042504:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8042506:	f7fe fb81 	bl	8040c0c <HAL_GetTick>
 804250a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 804250c:	68fb      	ldr	r3, [r7, #12]
 804250e:	88fa      	ldrh	r2, [r7, #6]
 8042510:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8042514:	68fb      	ldr	r3, [r7, #12]
 8042516:	88fa      	ldrh	r2, [r7, #6]
 8042518:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 804251c:	68fb      	ldr	r3, [r7, #12]
 804251e:	689b      	ldr	r3, [r3, #8]
 8042520:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8042524:	d108      	bne.n	8042538 <HAL_UART_Transmit+0x68>
 8042526:	68fb      	ldr	r3, [r7, #12]
 8042528:	691b      	ldr	r3, [r3, #16]
 804252a:	2b00      	cmp	r3, #0
 804252c:	d104      	bne.n	8042538 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 804252e:	2300      	movs	r3, #0
 8042530:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8042532:	68bb      	ldr	r3, [r7, #8]
 8042534:	61bb      	str	r3, [r7, #24]
 8042536:	e003      	b.n	8042540 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8042538:	68bb      	ldr	r3, [r7, #8]
 804253a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 804253c:	2300      	movs	r3, #0
 804253e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8042540:	e02c      	b.n	804259c <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8042542:	683b      	ldr	r3, [r7, #0]
 8042544:	9300      	str	r3, [sp, #0]
 8042546:	697b      	ldr	r3, [r7, #20]
 8042548:	2200      	movs	r2, #0
 804254a:	2180      	movs	r1, #128	@ 0x80
 804254c:	68f8      	ldr	r0, [r7, #12]
 804254e:	f000 fb96 	bl	8042c7e <UART_WaitOnFlagUntilTimeout>
 8042552:	4603      	mov	r3, r0
 8042554:	2b00      	cmp	r3, #0
 8042556:	d001      	beq.n	804255c <HAL_UART_Transmit+0x8c>
      {
        return HAL_TIMEOUT;
 8042558:	2303      	movs	r3, #3
 804255a:	e038      	b.n	80425ce <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 804255c:	69fb      	ldr	r3, [r7, #28]
 804255e:	2b00      	cmp	r3, #0
 8042560:	d10b      	bne.n	804257a <HAL_UART_Transmit+0xaa>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8042562:	69bb      	ldr	r3, [r7, #24]
 8042564:	881b      	ldrh	r3, [r3, #0]
 8042566:	461a      	mov	r2, r3
 8042568:	68fb      	ldr	r3, [r7, #12]
 804256a:	681b      	ldr	r3, [r3, #0]
 804256c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8042570:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8042572:	69bb      	ldr	r3, [r7, #24]
 8042574:	3302      	adds	r3, #2
 8042576:	61bb      	str	r3, [r7, #24]
 8042578:	e007      	b.n	804258a <HAL_UART_Transmit+0xba>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 804257a:	69fb      	ldr	r3, [r7, #28]
 804257c:	781a      	ldrb	r2, [r3, #0]
 804257e:	68fb      	ldr	r3, [r7, #12]
 8042580:	681b      	ldr	r3, [r3, #0]
 8042582:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8042584:	69fb      	ldr	r3, [r7, #28]
 8042586:	3301      	adds	r3, #1
 8042588:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 804258a:	68fb      	ldr	r3, [r7, #12]
 804258c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8042590:	b29b      	uxth	r3, r3
 8042592:	3b01      	subs	r3, #1
 8042594:	b29a      	uxth	r2, r3
 8042596:	68fb      	ldr	r3, [r7, #12]
 8042598:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 804259c:	68fb      	ldr	r3, [r7, #12]
 804259e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80425a2:	b29b      	uxth	r3, r3
 80425a4:	2b00      	cmp	r3, #0
 80425a6:	d1cc      	bne.n	8042542 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80425a8:	683b      	ldr	r3, [r7, #0]
 80425aa:	9300      	str	r3, [sp, #0]
 80425ac:	697b      	ldr	r3, [r7, #20]
 80425ae:	2200      	movs	r2, #0
 80425b0:	2140      	movs	r1, #64	@ 0x40
 80425b2:	68f8      	ldr	r0, [r7, #12]
 80425b4:	f000 fb63 	bl	8042c7e <UART_WaitOnFlagUntilTimeout>
 80425b8:	4603      	mov	r3, r0
 80425ba:	2b00      	cmp	r3, #0
 80425bc:	d001      	beq.n	80425c2 <HAL_UART_Transmit+0xf2>
    {
      return HAL_TIMEOUT;
 80425be:	2303      	movs	r3, #3
 80425c0:	e005      	b.n	80425ce <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80425c2:	68fb      	ldr	r3, [r7, #12]
 80425c4:	2220      	movs	r2, #32
 80425c6:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 80425c8:	2300      	movs	r3, #0
 80425ca:	e000      	b.n	80425ce <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 80425cc:	2302      	movs	r3, #2
  }
}
 80425ce:	4618      	mov	r0, r3
 80425d0:	3720      	adds	r7, #32
 80425d2:	46bd      	mov	sp, r7
 80425d4:	bd80      	pop	{r7, pc}
	...

080425d8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80425d8:	b580      	push	{r7, lr}
 80425da:	b088      	sub	sp, #32
 80425dc:	af00      	add	r7, sp, #0
 80425de:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80425e0:	2300      	movs	r3, #0
 80425e2:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80425e4:	687b      	ldr	r3, [r7, #4]
 80425e6:	689a      	ldr	r2, [r3, #8]
 80425e8:	687b      	ldr	r3, [r7, #4]
 80425ea:	691b      	ldr	r3, [r3, #16]
 80425ec:	431a      	orrs	r2, r3
 80425ee:	687b      	ldr	r3, [r7, #4]
 80425f0:	695b      	ldr	r3, [r3, #20]
 80425f2:	431a      	orrs	r2, r3
 80425f4:	687b      	ldr	r3, [r7, #4]
 80425f6:	69db      	ldr	r3, [r3, #28]
 80425f8:	4313      	orrs	r3, r2
 80425fa:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80425fc:	687b      	ldr	r3, [r7, #4]
 80425fe:	681b      	ldr	r3, [r3, #0]
 8042600:	681a      	ldr	r2, [r3, #0]
 8042602:	4ba6      	ldr	r3, [pc, #664]	@ (804289c <UART_SetConfig+0x2c4>)
 8042604:	4013      	ands	r3, r2
 8042606:	687a      	ldr	r2, [r7, #4]
 8042608:	6812      	ldr	r2, [r2, #0]
 804260a:	6979      	ldr	r1, [r7, #20]
 804260c:	430b      	orrs	r3, r1
 804260e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8042610:	687b      	ldr	r3, [r7, #4]
 8042612:	681b      	ldr	r3, [r3, #0]
 8042614:	685b      	ldr	r3, [r3, #4]
 8042616:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 804261a:	687b      	ldr	r3, [r7, #4]
 804261c:	68da      	ldr	r2, [r3, #12]
 804261e:	687b      	ldr	r3, [r7, #4]
 8042620:	681b      	ldr	r3, [r3, #0]
 8042622:	430a      	orrs	r2, r1
 8042624:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8042626:	687b      	ldr	r3, [r7, #4]
 8042628:	699b      	ldr	r3, [r3, #24]
 804262a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 804262c:	687b      	ldr	r3, [r7, #4]
 804262e:	6a1b      	ldr	r3, [r3, #32]
 8042630:	697a      	ldr	r2, [r7, #20]
 8042632:	4313      	orrs	r3, r2
 8042634:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8042636:	687b      	ldr	r3, [r7, #4]
 8042638:	681b      	ldr	r3, [r3, #0]
 804263a:	689b      	ldr	r3, [r3, #8]
 804263c:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8042640:	687b      	ldr	r3, [r7, #4]
 8042642:	681b      	ldr	r3, [r3, #0]
 8042644:	697a      	ldr	r2, [r7, #20]
 8042646:	430a      	orrs	r2, r1
 8042648:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 804264a:	687b      	ldr	r3, [r7, #4]
 804264c:	681b      	ldr	r3, [r3, #0]
 804264e:	4a94      	ldr	r2, [pc, #592]	@ (80428a0 <UART_SetConfig+0x2c8>)
 8042650:	4293      	cmp	r3, r2
 8042652:	d120      	bne.n	8042696 <UART_SetConfig+0xbe>
 8042654:	4b93      	ldr	r3, [pc, #588]	@ (80428a4 <UART_SetConfig+0x2cc>)
 8042656:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 804265a:	f003 0303 	and.w	r3, r3, #3
 804265e:	2b03      	cmp	r3, #3
 8042660:	d816      	bhi.n	8042690 <UART_SetConfig+0xb8>
 8042662:	a201      	add	r2, pc, #4	@ (adr r2, 8042668 <UART_SetConfig+0x90>)
 8042664:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8042668:	08042679 	.word	0x08042679
 804266c:	08042685 	.word	0x08042685
 8042670:	0804267f 	.word	0x0804267f
 8042674:	0804268b 	.word	0x0804268b
 8042678:	2301      	movs	r3, #1
 804267a:	77fb      	strb	r3, [r7, #31]
 804267c:	e150      	b.n	8042920 <UART_SetConfig+0x348>
 804267e:	2302      	movs	r3, #2
 8042680:	77fb      	strb	r3, [r7, #31]
 8042682:	e14d      	b.n	8042920 <UART_SetConfig+0x348>
 8042684:	2304      	movs	r3, #4
 8042686:	77fb      	strb	r3, [r7, #31]
 8042688:	e14a      	b.n	8042920 <UART_SetConfig+0x348>
 804268a:	2308      	movs	r3, #8
 804268c:	77fb      	strb	r3, [r7, #31]
 804268e:	e147      	b.n	8042920 <UART_SetConfig+0x348>
 8042690:	2310      	movs	r3, #16
 8042692:	77fb      	strb	r3, [r7, #31]
 8042694:	e144      	b.n	8042920 <UART_SetConfig+0x348>
 8042696:	687b      	ldr	r3, [r7, #4]
 8042698:	681b      	ldr	r3, [r3, #0]
 804269a:	4a83      	ldr	r2, [pc, #524]	@ (80428a8 <UART_SetConfig+0x2d0>)
 804269c:	4293      	cmp	r3, r2
 804269e:	d132      	bne.n	8042706 <UART_SetConfig+0x12e>
 80426a0:	4b80      	ldr	r3, [pc, #512]	@ (80428a4 <UART_SetConfig+0x2cc>)
 80426a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80426a6:	f003 030c 	and.w	r3, r3, #12
 80426aa:	2b0c      	cmp	r3, #12
 80426ac:	d828      	bhi.n	8042700 <UART_SetConfig+0x128>
 80426ae:	a201      	add	r2, pc, #4	@ (adr r2, 80426b4 <UART_SetConfig+0xdc>)
 80426b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80426b4:	080426e9 	.word	0x080426e9
 80426b8:	08042701 	.word	0x08042701
 80426bc:	08042701 	.word	0x08042701
 80426c0:	08042701 	.word	0x08042701
 80426c4:	080426f5 	.word	0x080426f5
 80426c8:	08042701 	.word	0x08042701
 80426cc:	08042701 	.word	0x08042701
 80426d0:	08042701 	.word	0x08042701
 80426d4:	080426ef 	.word	0x080426ef
 80426d8:	08042701 	.word	0x08042701
 80426dc:	08042701 	.word	0x08042701
 80426e0:	08042701 	.word	0x08042701
 80426e4:	080426fb 	.word	0x080426fb
 80426e8:	2300      	movs	r3, #0
 80426ea:	77fb      	strb	r3, [r7, #31]
 80426ec:	e118      	b.n	8042920 <UART_SetConfig+0x348>
 80426ee:	2302      	movs	r3, #2
 80426f0:	77fb      	strb	r3, [r7, #31]
 80426f2:	e115      	b.n	8042920 <UART_SetConfig+0x348>
 80426f4:	2304      	movs	r3, #4
 80426f6:	77fb      	strb	r3, [r7, #31]
 80426f8:	e112      	b.n	8042920 <UART_SetConfig+0x348>
 80426fa:	2308      	movs	r3, #8
 80426fc:	77fb      	strb	r3, [r7, #31]
 80426fe:	e10f      	b.n	8042920 <UART_SetConfig+0x348>
 8042700:	2310      	movs	r3, #16
 8042702:	77fb      	strb	r3, [r7, #31]
 8042704:	e10c      	b.n	8042920 <UART_SetConfig+0x348>
 8042706:	687b      	ldr	r3, [r7, #4]
 8042708:	681b      	ldr	r3, [r3, #0]
 804270a:	4a68      	ldr	r2, [pc, #416]	@ (80428ac <UART_SetConfig+0x2d4>)
 804270c:	4293      	cmp	r3, r2
 804270e:	d120      	bne.n	8042752 <UART_SetConfig+0x17a>
 8042710:	4b64      	ldr	r3, [pc, #400]	@ (80428a4 <UART_SetConfig+0x2cc>)
 8042712:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8042716:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 804271a:	2b30      	cmp	r3, #48	@ 0x30
 804271c:	d013      	beq.n	8042746 <UART_SetConfig+0x16e>
 804271e:	2b30      	cmp	r3, #48	@ 0x30
 8042720:	d814      	bhi.n	804274c <UART_SetConfig+0x174>
 8042722:	2b20      	cmp	r3, #32
 8042724:	d009      	beq.n	804273a <UART_SetConfig+0x162>
 8042726:	2b20      	cmp	r3, #32
 8042728:	d810      	bhi.n	804274c <UART_SetConfig+0x174>
 804272a:	2b00      	cmp	r3, #0
 804272c:	d002      	beq.n	8042734 <UART_SetConfig+0x15c>
 804272e:	2b10      	cmp	r3, #16
 8042730:	d006      	beq.n	8042740 <UART_SetConfig+0x168>
 8042732:	e00b      	b.n	804274c <UART_SetConfig+0x174>
 8042734:	2300      	movs	r3, #0
 8042736:	77fb      	strb	r3, [r7, #31]
 8042738:	e0f2      	b.n	8042920 <UART_SetConfig+0x348>
 804273a:	2302      	movs	r3, #2
 804273c:	77fb      	strb	r3, [r7, #31]
 804273e:	e0ef      	b.n	8042920 <UART_SetConfig+0x348>
 8042740:	2304      	movs	r3, #4
 8042742:	77fb      	strb	r3, [r7, #31]
 8042744:	e0ec      	b.n	8042920 <UART_SetConfig+0x348>
 8042746:	2308      	movs	r3, #8
 8042748:	77fb      	strb	r3, [r7, #31]
 804274a:	e0e9      	b.n	8042920 <UART_SetConfig+0x348>
 804274c:	2310      	movs	r3, #16
 804274e:	77fb      	strb	r3, [r7, #31]
 8042750:	e0e6      	b.n	8042920 <UART_SetConfig+0x348>
 8042752:	687b      	ldr	r3, [r7, #4]
 8042754:	681b      	ldr	r3, [r3, #0]
 8042756:	4a56      	ldr	r2, [pc, #344]	@ (80428b0 <UART_SetConfig+0x2d8>)
 8042758:	4293      	cmp	r3, r2
 804275a:	d120      	bne.n	804279e <UART_SetConfig+0x1c6>
 804275c:	4b51      	ldr	r3, [pc, #324]	@ (80428a4 <UART_SetConfig+0x2cc>)
 804275e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8042762:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8042766:	2bc0      	cmp	r3, #192	@ 0xc0
 8042768:	d013      	beq.n	8042792 <UART_SetConfig+0x1ba>
 804276a:	2bc0      	cmp	r3, #192	@ 0xc0
 804276c:	d814      	bhi.n	8042798 <UART_SetConfig+0x1c0>
 804276e:	2b80      	cmp	r3, #128	@ 0x80
 8042770:	d009      	beq.n	8042786 <UART_SetConfig+0x1ae>
 8042772:	2b80      	cmp	r3, #128	@ 0x80
 8042774:	d810      	bhi.n	8042798 <UART_SetConfig+0x1c0>
 8042776:	2b00      	cmp	r3, #0
 8042778:	d002      	beq.n	8042780 <UART_SetConfig+0x1a8>
 804277a:	2b40      	cmp	r3, #64	@ 0x40
 804277c:	d006      	beq.n	804278c <UART_SetConfig+0x1b4>
 804277e:	e00b      	b.n	8042798 <UART_SetConfig+0x1c0>
 8042780:	2300      	movs	r3, #0
 8042782:	77fb      	strb	r3, [r7, #31]
 8042784:	e0cc      	b.n	8042920 <UART_SetConfig+0x348>
 8042786:	2302      	movs	r3, #2
 8042788:	77fb      	strb	r3, [r7, #31]
 804278a:	e0c9      	b.n	8042920 <UART_SetConfig+0x348>
 804278c:	2304      	movs	r3, #4
 804278e:	77fb      	strb	r3, [r7, #31]
 8042790:	e0c6      	b.n	8042920 <UART_SetConfig+0x348>
 8042792:	2308      	movs	r3, #8
 8042794:	77fb      	strb	r3, [r7, #31]
 8042796:	e0c3      	b.n	8042920 <UART_SetConfig+0x348>
 8042798:	2310      	movs	r3, #16
 804279a:	77fb      	strb	r3, [r7, #31]
 804279c:	e0c0      	b.n	8042920 <UART_SetConfig+0x348>
 804279e:	687b      	ldr	r3, [r7, #4]
 80427a0:	681b      	ldr	r3, [r3, #0]
 80427a2:	4a44      	ldr	r2, [pc, #272]	@ (80428b4 <UART_SetConfig+0x2dc>)
 80427a4:	4293      	cmp	r3, r2
 80427a6:	d125      	bne.n	80427f4 <UART_SetConfig+0x21c>
 80427a8:	4b3e      	ldr	r3, [pc, #248]	@ (80428a4 <UART_SetConfig+0x2cc>)
 80427aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80427ae:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80427b2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80427b6:	d017      	beq.n	80427e8 <UART_SetConfig+0x210>
 80427b8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80427bc:	d817      	bhi.n	80427ee <UART_SetConfig+0x216>
 80427be:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80427c2:	d00b      	beq.n	80427dc <UART_SetConfig+0x204>
 80427c4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80427c8:	d811      	bhi.n	80427ee <UART_SetConfig+0x216>
 80427ca:	2b00      	cmp	r3, #0
 80427cc:	d003      	beq.n	80427d6 <UART_SetConfig+0x1fe>
 80427ce:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80427d2:	d006      	beq.n	80427e2 <UART_SetConfig+0x20a>
 80427d4:	e00b      	b.n	80427ee <UART_SetConfig+0x216>
 80427d6:	2300      	movs	r3, #0
 80427d8:	77fb      	strb	r3, [r7, #31]
 80427da:	e0a1      	b.n	8042920 <UART_SetConfig+0x348>
 80427dc:	2302      	movs	r3, #2
 80427de:	77fb      	strb	r3, [r7, #31]
 80427e0:	e09e      	b.n	8042920 <UART_SetConfig+0x348>
 80427e2:	2304      	movs	r3, #4
 80427e4:	77fb      	strb	r3, [r7, #31]
 80427e6:	e09b      	b.n	8042920 <UART_SetConfig+0x348>
 80427e8:	2308      	movs	r3, #8
 80427ea:	77fb      	strb	r3, [r7, #31]
 80427ec:	e098      	b.n	8042920 <UART_SetConfig+0x348>
 80427ee:	2310      	movs	r3, #16
 80427f0:	77fb      	strb	r3, [r7, #31]
 80427f2:	e095      	b.n	8042920 <UART_SetConfig+0x348>
 80427f4:	687b      	ldr	r3, [r7, #4]
 80427f6:	681b      	ldr	r3, [r3, #0]
 80427f8:	4a2f      	ldr	r2, [pc, #188]	@ (80428b8 <UART_SetConfig+0x2e0>)
 80427fa:	4293      	cmp	r3, r2
 80427fc:	d125      	bne.n	804284a <UART_SetConfig+0x272>
 80427fe:	4b29      	ldr	r3, [pc, #164]	@ (80428a4 <UART_SetConfig+0x2cc>)
 8042800:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8042804:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8042808:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 804280c:	d017      	beq.n	804283e <UART_SetConfig+0x266>
 804280e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8042812:	d817      	bhi.n	8042844 <UART_SetConfig+0x26c>
 8042814:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8042818:	d00b      	beq.n	8042832 <UART_SetConfig+0x25a>
 804281a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 804281e:	d811      	bhi.n	8042844 <UART_SetConfig+0x26c>
 8042820:	2b00      	cmp	r3, #0
 8042822:	d003      	beq.n	804282c <UART_SetConfig+0x254>
 8042824:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8042828:	d006      	beq.n	8042838 <UART_SetConfig+0x260>
 804282a:	e00b      	b.n	8042844 <UART_SetConfig+0x26c>
 804282c:	2301      	movs	r3, #1
 804282e:	77fb      	strb	r3, [r7, #31]
 8042830:	e076      	b.n	8042920 <UART_SetConfig+0x348>
 8042832:	2302      	movs	r3, #2
 8042834:	77fb      	strb	r3, [r7, #31]
 8042836:	e073      	b.n	8042920 <UART_SetConfig+0x348>
 8042838:	2304      	movs	r3, #4
 804283a:	77fb      	strb	r3, [r7, #31]
 804283c:	e070      	b.n	8042920 <UART_SetConfig+0x348>
 804283e:	2308      	movs	r3, #8
 8042840:	77fb      	strb	r3, [r7, #31]
 8042842:	e06d      	b.n	8042920 <UART_SetConfig+0x348>
 8042844:	2310      	movs	r3, #16
 8042846:	77fb      	strb	r3, [r7, #31]
 8042848:	e06a      	b.n	8042920 <UART_SetConfig+0x348>
 804284a:	687b      	ldr	r3, [r7, #4]
 804284c:	681b      	ldr	r3, [r3, #0]
 804284e:	4a1b      	ldr	r2, [pc, #108]	@ (80428bc <UART_SetConfig+0x2e4>)
 8042850:	4293      	cmp	r3, r2
 8042852:	d138      	bne.n	80428c6 <UART_SetConfig+0x2ee>
 8042854:	4b13      	ldr	r3, [pc, #76]	@ (80428a4 <UART_SetConfig+0x2cc>)
 8042856:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 804285a:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 804285e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8042862:	d017      	beq.n	8042894 <UART_SetConfig+0x2bc>
 8042864:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8042868:	d82a      	bhi.n	80428c0 <UART_SetConfig+0x2e8>
 804286a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 804286e:	d00b      	beq.n	8042888 <UART_SetConfig+0x2b0>
 8042870:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8042874:	d824      	bhi.n	80428c0 <UART_SetConfig+0x2e8>
 8042876:	2b00      	cmp	r3, #0
 8042878:	d003      	beq.n	8042882 <UART_SetConfig+0x2aa>
 804287a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 804287e:	d006      	beq.n	804288e <UART_SetConfig+0x2b6>
 8042880:	e01e      	b.n	80428c0 <UART_SetConfig+0x2e8>
 8042882:	2300      	movs	r3, #0
 8042884:	77fb      	strb	r3, [r7, #31]
 8042886:	e04b      	b.n	8042920 <UART_SetConfig+0x348>
 8042888:	2302      	movs	r3, #2
 804288a:	77fb      	strb	r3, [r7, #31]
 804288c:	e048      	b.n	8042920 <UART_SetConfig+0x348>
 804288e:	2304      	movs	r3, #4
 8042890:	77fb      	strb	r3, [r7, #31]
 8042892:	e045      	b.n	8042920 <UART_SetConfig+0x348>
 8042894:	2308      	movs	r3, #8
 8042896:	77fb      	strb	r3, [r7, #31]
 8042898:	e042      	b.n	8042920 <UART_SetConfig+0x348>
 804289a:	bf00      	nop
 804289c:	efff69f3 	.word	0xefff69f3
 80428a0:	40011000 	.word	0x40011000
 80428a4:	40023800 	.word	0x40023800
 80428a8:	40004400 	.word	0x40004400
 80428ac:	40004800 	.word	0x40004800
 80428b0:	40004c00 	.word	0x40004c00
 80428b4:	40005000 	.word	0x40005000
 80428b8:	40011400 	.word	0x40011400
 80428bc:	40007800 	.word	0x40007800
 80428c0:	2310      	movs	r3, #16
 80428c2:	77fb      	strb	r3, [r7, #31]
 80428c4:	e02c      	b.n	8042920 <UART_SetConfig+0x348>
 80428c6:	687b      	ldr	r3, [r7, #4]
 80428c8:	681b      	ldr	r3, [r3, #0]
 80428ca:	4a72      	ldr	r2, [pc, #456]	@ (8042a94 <UART_SetConfig+0x4bc>)
 80428cc:	4293      	cmp	r3, r2
 80428ce:	d125      	bne.n	804291c <UART_SetConfig+0x344>
 80428d0:	4b71      	ldr	r3, [pc, #452]	@ (8042a98 <UART_SetConfig+0x4c0>)
 80428d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80428d6:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80428da:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80428de:	d017      	beq.n	8042910 <UART_SetConfig+0x338>
 80428e0:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80428e4:	d817      	bhi.n	8042916 <UART_SetConfig+0x33e>
 80428e6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80428ea:	d00b      	beq.n	8042904 <UART_SetConfig+0x32c>
 80428ec:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80428f0:	d811      	bhi.n	8042916 <UART_SetConfig+0x33e>
 80428f2:	2b00      	cmp	r3, #0
 80428f4:	d003      	beq.n	80428fe <UART_SetConfig+0x326>
 80428f6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80428fa:	d006      	beq.n	804290a <UART_SetConfig+0x332>
 80428fc:	e00b      	b.n	8042916 <UART_SetConfig+0x33e>
 80428fe:	2300      	movs	r3, #0
 8042900:	77fb      	strb	r3, [r7, #31]
 8042902:	e00d      	b.n	8042920 <UART_SetConfig+0x348>
 8042904:	2302      	movs	r3, #2
 8042906:	77fb      	strb	r3, [r7, #31]
 8042908:	e00a      	b.n	8042920 <UART_SetConfig+0x348>
 804290a:	2304      	movs	r3, #4
 804290c:	77fb      	strb	r3, [r7, #31]
 804290e:	e007      	b.n	8042920 <UART_SetConfig+0x348>
 8042910:	2308      	movs	r3, #8
 8042912:	77fb      	strb	r3, [r7, #31]
 8042914:	e004      	b.n	8042920 <UART_SetConfig+0x348>
 8042916:	2310      	movs	r3, #16
 8042918:	77fb      	strb	r3, [r7, #31]
 804291a:	e001      	b.n	8042920 <UART_SetConfig+0x348>
 804291c:	2310      	movs	r3, #16
 804291e:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8042920:	687b      	ldr	r3, [r7, #4]
 8042922:	69db      	ldr	r3, [r3, #28]
 8042924:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8042928:	d15b      	bne.n	80429e2 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 804292a:	7ffb      	ldrb	r3, [r7, #31]
 804292c:	2b08      	cmp	r3, #8
 804292e:	d828      	bhi.n	8042982 <UART_SetConfig+0x3aa>
 8042930:	a201      	add	r2, pc, #4	@ (adr r2, 8042938 <UART_SetConfig+0x360>)
 8042932:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8042936:	bf00      	nop
 8042938:	0804295d 	.word	0x0804295d
 804293c:	08042965 	.word	0x08042965
 8042940:	0804296d 	.word	0x0804296d
 8042944:	08042983 	.word	0x08042983
 8042948:	08042973 	.word	0x08042973
 804294c:	08042983 	.word	0x08042983
 8042950:	08042983 	.word	0x08042983
 8042954:	08042983 	.word	0x08042983
 8042958:	0804297b 	.word	0x0804297b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 804295c:	f7ff f91a 	bl	8041b94 <HAL_RCC_GetPCLK1Freq>
 8042960:	61b8      	str	r0, [r7, #24]
        break;
 8042962:	e013      	b.n	804298c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8042964:	f7ff f92a 	bl	8041bbc <HAL_RCC_GetPCLK2Freq>
 8042968:	61b8      	str	r0, [r7, #24]
        break;
 804296a:	e00f      	b.n	804298c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 804296c:	4b4b      	ldr	r3, [pc, #300]	@ (8042a9c <UART_SetConfig+0x4c4>)
 804296e:	61bb      	str	r3, [r7, #24]
        break;
 8042970:	e00c      	b.n	804298c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8042972:	f7ff f83d 	bl	80419f0 <HAL_RCC_GetSysClockFreq>
 8042976:	61b8      	str	r0, [r7, #24]
        break;
 8042978:	e008      	b.n	804298c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 804297a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 804297e:	61bb      	str	r3, [r7, #24]
        break;
 8042980:	e004      	b.n	804298c <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8042982:	2300      	movs	r3, #0
 8042984:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8042986:	2301      	movs	r3, #1
 8042988:	77bb      	strb	r3, [r7, #30]
        break;
 804298a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 804298c:	69bb      	ldr	r3, [r7, #24]
 804298e:	2b00      	cmp	r3, #0
 8042990:	d074      	beq.n	8042a7c <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8042992:	69bb      	ldr	r3, [r7, #24]
 8042994:	005a      	lsls	r2, r3, #1
 8042996:	687b      	ldr	r3, [r7, #4]
 8042998:	685b      	ldr	r3, [r3, #4]
 804299a:	085b      	lsrs	r3, r3, #1
 804299c:	441a      	add	r2, r3
 804299e:	687b      	ldr	r3, [r7, #4]
 80429a0:	685b      	ldr	r3, [r3, #4]
 80429a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80429a6:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80429a8:	693b      	ldr	r3, [r7, #16]
 80429aa:	2b0f      	cmp	r3, #15
 80429ac:	d916      	bls.n	80429dc <UART_SetConfig+0x404>
 80429ae:	693b      	ldr	r3, [r7, #16]
 80429b0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80429b4:	d212      	bcs.n	80429dc <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80429b6:	693b      	ldr	r3, [r7, #16]
 80429b8:	b29b      	uxth	r3, r3
 80429ba:	f023 030f 	bic.w	r3, r3, #15
 80429be:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80429c0:	693b      	ldr	r3, [r7, #16]
 80429c2:	085b      	lsrs	r3, r3, #1
 80429c4:	b29b      	uxth	r3, r3
 80429c6:	f003 0307 	and.w	r3, r3, #7
 80429ca:	b29a      	uxth	r2, r3
 80429cc:	89fb      	ldrh	r3, [r7, #14]
 80429ce:	4313      	orrs	r3, r2
 80429d0:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80429d2:	687b      	ldr	r3, [r7, #4]
 80429d4:	681b      	ldr	r3, [r3, #0]
 80429d6:	89fa      	ldrh	r2, [r7, #14]
 80429d8:	60da      	str	r2, [r3, #12]
 80429da:	e04f      	b.n	8042a7c <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80429dc:	2301      	movs	r3, #1
 80429de:	77bb      	strb	r3, [r7, #30]
 80429e0:	e04c      	b.n	8042a7c <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 80429e2:	7ffb      	ldrb	r3, [r7, #31]
 80429e4:	2b08      	cmp	r3, #8
 80429e6:	d828      	bhi.n	8042a3a <UART_SetConfig+0x462>
 80429e8:	a201      	add	r2, pc, #4	@ (adr r2, 80429f0 <UART_SetConfig+0x418>)
 80429ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80429ee:	bf00      	nop
 80429f0:	08042a15 	.word	0x08042a15
 80429f4:	08042a1d 	.word	0x08042a1d
 80429f8:	08042a25 	.word	0x08042a25
 80429fc:	08042a3b 	.word	0x08042a3b
 8042a00:	08042a2b 	.word	0x08042a2b
 8042a04:	08042a3b 	.word	0x08042a3b
 8042a08:	08042a3b 	.word	0x08042a3b
 8042a0c:	08042a3b 	.word	0x08042a3b
 8042a10:	08042a33 	.word	0x08042a33
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8042a14:	f7ff f8be 	bl	8041b94 <HAL_RCC_GetPCLK1Freq>
 8042a18:	61b8      	str	r0, [r7, #24]
        break;
 8042a1a:	e013      	b.n	8042a44 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8042a1c:	f7ff f8ce 	bl	8041bbc <HAL_RCC_GetPCLK2Freq>
 8042a20:	61b8      	str	r0, [r7, #24]
        break;
 8042a22:	e00f      	b.n	8042a44 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8042a24:	4b1d      	ldr	r3, [pc, #116]	@ (8042a9c <UART_SetConfig+0x4c4>)
 8042a26:	61bb      	str	r3, [r7, #24]
        break;
 8042a28:	e00c      	b.n	8042a44 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8042a2a:	f7fe ffe1 	bl	80419f0 <HAL_RCC_GetSysClockFreq>
 8042a2e:	61b8      	str	r0, [r7, #24]
        break;
 8042a30:	e008      	b.n	8042a44 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8042a32:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8042a36:	61bb      	str	r3, [r7, #24]
        break;
 8042a38:	e004      	b.n	8042a44 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8042a3a:	2300      	movs	r3, #0
 8042a3c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8042a3e:	2301      	movs	r3, #1
 8042a40:	77bb      	strb	r3, [r7, #30]
        break;
 8042a42:	bf00      	nop
    }

    if (pclk != 0U)
 8042a44:	69bb      	ldr	r3, [r7, #24]
 8042a46:	2b00      	cmp	r3, #0
 8042a48:	d018      	beq.n	8042a7c <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8042a4a:	687b      	ldr	r3, [r7, #4]
 8042a4c:	685b      	ldr	r3, [r3, #4]
 8042a4e:	085a      	lsrs	r2, r3, #1
 8042a50:	69bb      	ldr	r3, [r7, #24]
 8042a52:	441a      	add	r2, r3
 8042a54:	687b      	ldr	r3, [r7, #4]
 8042a56:	685b      	ldr	r3, [r3, #4]
 8042a58:	fbb2 f3f3 	udiv	r3, r2, r3
 8042a5c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8042a5e:	693b      	ldr	r3, [r7, #16]
 8042a60:	2b0f      	cmp	r3, #15
 8042a62:	d909      	bls.n	8042a78 <UART_SetConfig+0x4a0>
 8042a64:	693b      	ldr	r3, [r7, #16]
 8042a66:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8042a6a:	d205      	bcs.n	8042a78 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8042a6c:	693b      	ldr	r3, [r7, #16]
 8042a6e:	b29a      	uxth	r2, r3
 8042a70:	687b      	ldr	r3, [r7, #4]
 8042a72:	681b      	ldr	r3, [r3, #0]
 8042a74:	60da      	str	r2, [r3, #12]
 8042a76:	e001      	b.n	8042a7c <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8042a78:	2301      	movs	r3, #1
 8042a7a:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8042a7c:	687b      	ldr	r3, [r7, #4]
 8042a7e:	2200      	movs	r2, #0
 8042a80:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8042a82:	687b      	ldr	r3, [r7, #4]
 8042a84:	2200      	movs	r2, #0
 8042a86:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8042a88:	7fbb      	ldrb	r3, [r7, #30]
}
 8042a8a:	4618      	mov	r0, r3
 8042a8c:	3720      	adds	r7, #32
 8042a8e:	46bd      	mov	sp, r7
 8042a90:	bd80      	pop	{r7, pc}
 8042a92:	bf00      	nop
 8042a94:	40007c00 	.word	0x40007c00
 8042a98:	40023800 	.word	0x40023800
 8042a9c:	00f42400 	.word	0x00f42400

08042aa0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8042aa0:	b480      	push	{r7}
 8042aa2:	b083      	sub	sp, #12
 8042aa4:	af00      	add	r7, sp, #0
 8042aa6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8042aa8:	687b      	ldr	r3, [r7, #4]
 8042aaa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8042aac:	f003 0301 	and.w	r3, r3, #1
 8042ab0:	2b00      	cmp	r3, #0
 8042ab2:	d00a      	beq.n	8042aca <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8042ab4:	687b      	ldr	r3, [r7, #4]
 8042ab6:	681b      	ldr	r3, [r3, #0]
 8042ab8:	685b      	ldr	r3, [r3, #4]
 8042aba:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8042abe:	687b      	ldr	r3, [r7, #4]
 8042ac0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8042ac2:	687b      	ldr	r3, [r7, #4]
 8042ac4:	681b      	ldr	r3, [r3, #0]
 8042ac6:	430a      	orrs	r2, r1
 8042ac8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8042aca:	687b      	ldr	r3, [r7, #4]
 8042acc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8042ace:	f003 0302 	and.w	r3, r3, #2
 8042ad2:	2b00      	cmp	r3, #0
 8042ad4:	d00a      	beq.n	8042aec <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8042ad6:	687b      	ldr	r3, [r7, #4]
 8042ad8:	681b      	ldr	r3, [r3, #0]
 8042ada:	685b      	ldr	r3, [r3, #4]
 8042adc:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8042ae0:	687b      	ldr	r3, [r7, #4]
 8042ae2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8042ae4:	687b      	ldr	r3, [r7, #4]
 8042ae6:	681b      	ldr	r3, [r3, #0]
 8042ae8:	430a      	orrs	r2, r1
 8042aea:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8042aec:	687b      	ldr	r3, [r7, #4]
 8042aee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8042af0:	f003 0304 	and.w	r3, r3, #4
 8042af4:	2b00      	cmp	r3, #0
 8042af6:	d00a      	beq.n	8042b0e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8042af8:	687b      	ldr	r3, [r7, #4]
 8042afa:	681b      	ldr	r3, [r3, #0]
 8042afc:	685b      	ldr	r3, [r3, #4]
 8042afe:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8042b02:	687b      	ldr	r3, [r7, #4]
 8042b04:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8042b06:	687b      	ldr	r3, [r7, #4]
 8042b08:	681b      	ldr	r3, [r3, #0]
 8042b0a:	430a      	orrs	r2, r1
 8042b0c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8042b0e:	687b      	ldr	r3, [r7, #4]
 8042b10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8042b12:	f003 0308 	and.w	r3, r3, #8
 8042b16:	2b00      	cmp	r3, #0
 8042b18:	d00a      	beq.n	8042b30 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8042b1a:	687b      	ldr	r3, [r7, #4]
 8042b1c:	681b      	ldr	r3, [r3, #0]
 8042b1e:	685b      	ldr	r3, [r3, #4]
 8042b20:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8042b24:	687b      	ldr	r3, [r7, #4]
 8042b26:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8042b28:	687b      	ldr	r3, [r7, #4]
 8042b2a:	681b      	ldr	r3, [r3, #0]
 8042b2c:	430a      	orrs	r2, r1
 8042b2e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8042b30:	687b      	ldr	r3, [r7, #4]
 8042b32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8042b34:	f003 0310 	and.w	r3, r3, #16
 8042b38:	2b00      	cmp	r3, #0
 8042b3a:	d00a      	beq.n	8042b52 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8042b3c:	687b      	ldr	r3, [r7, #4]
 8042b3e:	681b      	ldr	r3, [r3, #0]
 8042b40:	689b      	ldr	r3, [r3, #8]
 8042b42:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8042b46:	687b      	ldr	r3, [r7, #4]
 8042b48:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8042b4a:	687b      	ldr	r3, [r7, #4]
 8042b4c:	681b      	ldr	r3, [r3, #0]
 8042b4e:	430a      	orrs	r2, r1
 8042b50:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8042b52:	687b      	ldr	r3, [r7, #4]
 8042b54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8042b56:	f003 0320 	and.w	r3, r3, #32
 8042b5a:	2b00      	cmp	r3, #0
 8042b5c:	d00a      	beq.n	8042b74 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8042b5e:	687b      	ldr	r3, [r7, #4]
 8042b60:	681b      	ldr	r3, [r3, #0]
 8042b62:	689b      	ldr	r3, [r3, #8]
 8042b64:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8042b68:	687b      	ldr	r3, [r7, #4]
 8042b6a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8042b6c:	687b      	ldr	r3, [r7, #4]
 8042b6e:	681b      	ldr	r3, [r3, #0]
 8042b70:	430a      	orrs	r2, r1
 8042b72:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8042b74:	687b      	ldr	r3, [r7, #4]
 8042b76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8042b78:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8042b7c:	2b00      	cmp	r3, #0
 8042b7e:	d01a      	beq.n	8042bb6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8042b80:	687b      	ldr	r3, [r7, #4]
 8042b82:	681b      	ldr	r3, [r3, #0]
 8042b84:	685b      	ldr	r3, [r3, #4]
 8042b86:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8042b8a:	687b      	ldr	r3, [r7, #4]
 8042b8c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8042b8e:	687b      	ldr	r3, [r7, #4]
 8042b90:	681b      	ldr	r3, [r3, #0]
 8042b92:	430a      	orrs	r2, r1
 8042b94:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8042b96:	687b      	ldr	r3, [r7, #4]
 8042b98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8042b9a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8042b9e:	d10a      	bne.n	8042bb6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8042ba0:	687b      	ldr	r3, [r7, #4]
 8042ba2:	681b      	ldr	r3, [r3, #0]
 8042ba4:	685b      	ldr	r3, [r3, #4]
 8042ba6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8042baa:	687b      	ldr	r3, [r7, #4]
 8042bac:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8042bae:	687b      	ldr	r3, [r7, #4]
 8042bb0:	681b      	ldr	r3, [r3, #0]
 8042bb2:	430a      	orrs	r2, r1
 8042bb4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8042bb6:	687b      	ldr	r3, [r7, #4]
 8042bb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8042bba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8042bbe:	2b00      	cmp	r3, #0
 8042bc0:	d00a      	beq.n	8042bd8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8042bc2:	687b      	ldr	r3, [r7, #4]
 8042bc4:	681b      	ldr	r3, [r3, #0]
 8042bc6:	685b      	ldr	r3, [r3, #4]
 8042bc8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8042bcc:	687b      	ldr	r3, [r7, #4]
 8042bce:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8042bd0:	687b      	ldr	r3, [r7, #4]
 8042bd2:	681b      	ldr	r3, [r3, #0]
 8042bd4:	430a      	orrs	r2, r1
 8042bd6:	605a      	str	r2, [r3, #4]
  }
}
 8042bd8:	bf00      	nop
 8042bda:	370c      	adds	r7, #12
 8042bdc:	46bd      	mov	sp, r7
 8042bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8042be2:	4770      	bx	lr

08042be4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8042be4:	b580      	push	{r7, lr}
 8042be6:	b086      	sub	sp, #24
 8042be8:	af02      	add	r7, sp, #8
 8042bea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8042bec:	687b      	ldr	r3, [r7, #4]
 8042bee:	2200      	movs	r2, #0
 8042bf0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8042bf4:	f7fe f80a 	bl	8040c0c <HAL_GetTick>
 8042bf8:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8042bfa:	687b      	ldr	r3, [r7, #4]
 8042bfc:	681b      	ldr	r3, [r3, #0]
 8042bfe:	681b      	ldr	r3, [r3, #0]
 8042c00:	f003 0308 	and.w	r3, r3, #8
 8042c04:	2b08      	cmp	r3, #8
 8042c06:	d10e      	bne.n	8042c26 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8042c08:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8042c0c:	9300      	str	r3, [sp, #0]
 8042c0e:	68fb      	ldr	r3, [r7, #12]
 8042c10:	2200      	movs	r2, #0
 8042c12:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8042c16:	6878      	ldr	r0, [r7, #4]
 8042c18:	f000 f831 	bl	8042c7e <UART_WaitOnFlagUntilTimeout>
 8042c1c:	4603      	mov	r3, r0
 8042c1e:	2b00      	cmp	r3, #0
 8042c20:	d001      	beq.n	8042c26 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8042c22:	2303      	movs	r3, #3
 8042c24:	e027      	b.n	8042c76 <UART_CheckIdleState+0x92>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8042c26:	687b      	ldr	r3, [r7, #4]
 8042c28:	681b      	ldr	r3, [r3, #0]
 8042c2a:	681b      	ldr	r3, [r3, #0]
 8042c2c:	f003 0304 	and.w	r3, r3, #4
 8042c30:	2b04      	cmp	r3, #4
 8042c32:	d10e      	bne.n	8042c52 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8042c34:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8042c38:	9300      	str	r3, [sp, #0]
 8042c3a:	68fb      	ldr	r3, [r7, #12]
 8042c3c:	2200      	movs	r2, #0
 8042c3e:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8042c42:	6878      	ldr	r0, [r7, #4]
 8042c44:	f000 f81b 	bl	8042c7e <UART_WaitOnFlagUntilTimeout>
 8042c48:	4603      	mov	r3, r0
 8042c4a:	2b00      	cmp	r3, #0
 8042c4c:	d001      	beq.n	8042c52 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8042c4e:	2303      	movs	r3, #3
 8042c50:	e011      	b.n	8042c76 <UART_CheckIdleState+0x92>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8042c52:	687b      	ldr	r3, [r7, #4]
 8042c54:	2220      	movs	r2, #32
 8042c56:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8042c58:	687b      	ldr	r3, [r7, #4]
 8042c5a:	2220      	movs	r2, #32
 8042c5c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8042c60:	687b      	ldr	r3, [r7, #4]
 8042c62:	2200      	movs	r2, #0
 8042c64:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8042c66:	687b      	ldr	r3, [r7, #4]
 8042c68:	2200      	movs	r2, #0
 8042c6a:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8042c6c:	687b      	ldr	r3, [r7, #4]
 8042c6e:	2200      	movs	r2, #0
 8042c70:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8042c74:	2300      	movs	r3, #0
}
 8042c76:	4618      	mov	r0, r3
 8042c78:	3710      	adds	r7, #16
 8042c7a:	46bd      	mov	sp, r7
 8042c7c:	bd80      	pop	{r7, pc}

08042c7e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8042c7e:	b580      	push	{r7, lr}
 8042c80:	b09c      	sub	sp, #112	@ 0x70
 8042c82:	af00      	add	r7, sp, #0
 8042c84:	60f8      	str	r0, [r7, #12]
 8042c86:	60b9      	str	r1, [r7, #8]
 8042c88:	603b      	str	r3, [r7, #0]
 8042c8a:	4613      	mov	r3, r2
 8042c8c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8042c8e:	e0a7      	b.n	8042de0 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8042c90:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8042c92:	f1b3 3fff 	cmp.w	r3, #4294967295
 8042c96:	f000 80a3 	beq.w	8042de0 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8042c9a:	f7fd ffb7 	bl	8040c0c <HAL_GetTick>
 8042c9e:	4602      	mov	r2, r0
 8042ca0:	683b      	ldr	r3, [r7, #0]
 8042ca2:	1ad3      	subs	r3, r2, r3
 8042ca4:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8042ca6:	429a      	cmp	r2, r3
 8042ca8:	d302      	bcc.n	8042cb0 <UART_WaitOnFlagUntilTimeout+0x32>
 8042caa:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8042cac:	2b00      	cmp	r3, #0
 8042cae:	d13f      	bne.n	8042d30 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8042cb0:	68fb      	ldr	r3, [r7, #12]
 8042cb2:	681b      	ldr	r3, [r3, #0]
 8042cb4:	653b      	str	r3, [r7, #80]	@ 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8042cb6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8042cb8:	e853 3f00 	ldrex	r3, [r3]
 8042cbc:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8042cbe:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8042cc0:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 8042cc4:	667b      	str	r3, [r7, #100]	@ 0x64
 8042cc6:	68fb      	ldr	r3, [r7, #12]
 8042cc8:	681b      	ldr	r3, [r3, #0]
 8042cca:	461a      	mov	r2, r3
 8042ccc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8042cce:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8042cd0:	65ba      	str	r2, [r7, #88]	@ 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8042cd2:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8042cd4:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8042cd6:	e841 2300 	strex	r3, r2, [r1]
 8042cda:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 8042cdc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8042cde:	2b00      	cmp	r3, #0
 8042ce0:	d1e6      	bne.n	8042cb0 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8042ce2:	68fb      	ldr	r3, [r7, #12]
 8042ce4:	681b      	ldr	r3, [r3, #0]
 8042ce6:	3308      	adds	r3, #8
 8042ce8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8042cea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8042cec:	e853 3f00 	ldrex	r3, [r3]
 8042cf0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8042cf2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8042cf4:	f023 0301 	bic.w	r3, r3, #1
 8042cf8:	663b      	str	r3, [r7, #96]	@ 0x60
 8042cfa:	68fb      	ldr	r3, [r7, #12]
 8042cfc:	681b      	ldr	r3, [r3, #0]
 8042cfe:	3308      	adds	r3, #8
 8042d00:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8042d02:	64ba      	str	r2, [r7, #72]	@ 0x48
 8042d04:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8042d06:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8042d08:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8042d0a:	e841 2300 	strex	r3, r2, [r1]
 8042d0e:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8042d10:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8042d12:	2b00      	cmp	r3, #0
 8042d14:	d1e5      	bne.n	8042ce2 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8042d16:	68fb      	ldr	r3, [r7, #12]
 8042d18:	2220      	movs	r2, #32
 8042d1a:	67da      	str	r2, [r3, #124]	@ 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 8042d1c:	68fb      	ldr	r3, [r7, #12]
 8042d1e:	2220      	movs	r2, #32
 8042d20:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

        __HAL_UNLOCK(huart);
 8042d24:	68fb      	ldr	r3, [r7, #12]
 8042d26:	2200      	movs	r2, #0
 8042d28:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

        return HAL_TIMEOUT;
 8042d2c:	2303      	movs	r3, #3
 8042d2e:	e068      	b.n	8042e02 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8042d30:	68fb      	ldr	r3, [r7, #12]
 8042d32:	681b      	ldr	r3, [r3, #0]
 8042d34:	681b      	ldr	r3, [r3, #0]
 8042d36:	f003 0304 	and.w	r3, r3, #4
 8042d3a:	2b00      	cmp	r3, #0
 8042d3c:	d050      	beq.n	8042de0 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8042d3e:	68fb      	ldr	r3, [r7, #12]
 8042d40:	681b      	ldr	r3, [r3, #0]
 8042d42:	69db      	ldr	r3, [r3, #28]
 8042d44:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8042d48:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8042d4c:	d148      	bne.n	8042de0 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8042d4e:	68fb      	ldr	r3, [r7, #12]
 8042d50:	681b      	ldr	r3, [r3, #0]
 8042d52:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8042d56:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8042d58:	68fb      	ldr	r3, [r7, #12]
 8042d5a:	681b      	ldr	r3, [r3, #0]
 8042d5c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8042d5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8042d60:	e853 3f00 	ldrex	r3, [r3]
 8042d64:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8042d66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8042d68:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 8042d6c:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8042d6e:	68fb      	ldr	r3, [r7, #12]
 8042d70:	681b      	ldr	r3, [r3, #0]
 8042d72:	461a      	mov	r2, r3
 8042d74:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8042d76:	637b      	str	r3, [r7, #52]	@ 0x34
 8042d78:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8042d7a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8042d7c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8042d7e:	e841 2300 	strex	r3, r2, [r1]
 8042d82:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8042d84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8042d86:	2b00      	cmp	r3, #0
 8042d88:	d1e6      	bne.n	8042d58 <UART_WaitOnFlagUntilTimeout+0xda>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8042d8a:	68fb      	ldr	r3, [r7, #12]
 8042d8c:	681b      	ldr	r3, [r3, #0]
 8042d8e:	3308      	adds	r3, #8
 8042d90:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8042d92:	697b      	ldr	r3, [r7, #20]
 8042d94:	e853 3f00 	ldrex	r3, [r3]
 8042d98:	613b      	str	r3, [r7, #16]
   return(result);
 8042d9a:	693b      	ldr	r3, [r7, #16]
 8042d9c:	f023 0301 	bic.w	r3, r3, #1
 8042da0:	66bb      	str	r3, [r7, #104]	@ 0x68
 8042da2:	68fb      	ldr	r3, [r7, #12]
 8042da4:	681b      	ldr	r3, [r3, #0]
 8042da6:	3308      	adds	r3, #8
 8042da8:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8042daa:	623a      	str	r2, [r7, #32]
 8042dac:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8042dae:	69f9      	ldr	r1, [r7, #28]
 8042db0:	6a3a      	ldr	r2, [r7, #32]
 8042db2:	e841 2300 	strex	r3, r2, [r1]
 8042db6:	61bb      	str	r3, [r7, #24]
   return(result);
 8042db8:	69bb      	ldr	r3, [r7, #24]
 8042dba:	2b00      	cmp	r3, #0
 8042dbc:	d1e5      	bne.n	8042d8a <UART_WaitOnFlagUntilTimeout+0x10c>

          huart->gState = HAL_UART_STATE_READY;
 8042dbe:	68fb      	ldr	r3, [r7, #12]
 8042dc0:	2220      	movs	r2, #32
 8042dc2:	67da      	str	r2, [r3, #124]	@ 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 8042dc4:	68fb      	ldr	r3, [r7, #12]
 8042dc6:	2220      	movs	r2, #32
 8042dc8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8042dcc:	68fb      	ldr	r3, [r7, #12]
 8042dce:	2220      	movs	r2, #32
 8042dd0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8042dd4:	68fb      	ldr	r3, [r7, #12]
 8042dd6:	2200      	movs	r2, #0
 8042dd8:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8042ddc:	2303      	movs	r3, #3
 8042dde:	e010      	b.n	8042e02 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8042de0:	68fb      	ldr	r3, [r7, #12]
 8042de2:	681b      	ldr	r3, [r3, #0]
 8042de4:	69da      	ldr	r2, [r3, #28]
 8042de6:	68bb      	ldr	r3, [r7, #8]
 8042de8:	4013      	ands	r3, r2
 8042dea:	68ba      	ldr	r2, [r7, #8]
 8042dec:	429a      	cmp	r2, r3
 8042dee:	bf0c      	ite	eq
 8042df0:	2301      	moveq	r3, #1
 8042df2:	2300      	movne	r3, #0
 8042df4:	b2db      	uxtb	r3, r3
 8042df6:	461a      	mov	r2, r3
 8042df8:	79fb      	ldrb	r3, [r7, #7]
 8042dfa:	429a      	cmp	r2, r3
 8042dfc:	f43f af48 	beq.w	8042c90 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8042e00:	2300      	movs	r3, #0
}
 8042e02:	4618      	mov	r0, r3
 8042e04:	3770      	adds	r7, #112	@ 0x70
 8042e06:	46bd      	mov	sp, r7
 8042e08:	bd80      	pop	{r7, pc}
	...

08042e0c <std>:
 8042e0c:	2300      	movs	r3, #0
 8042e0e:	b510      	push	{r4, lr}
 8042e10:	4604      	mov	r4, r0
 8042e12:	e9c0 3300 	strd	r3, r3, [r0]
 8042e16:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8042e1a:	6083      	str	r3, [r0, #8]
 8042e1c:	8181      	strh	r1, [r0, #12]
 8042e1e:	6643      	str	r3, [r0, #100]	@ 0x64
 8042e20:	81c2      	strh	r2, [r0, #14]
 8042e22:	6183      	str	r3, [r0, #24]
 8042e24:	4619      	mov	r1, r3
 8042e26:	2208      	movs	r2, #8
 8042e28:	305c      	adds	r0, #92	@ 0x5c
 8042e2a:	f000 f906 	bl	804303a <memset>
 8042e2e:	4b0d      	ldr	r3, [pc, #52]	@ (8042e64 <std+0x58>)
 8042e30:	6263      	str	r3, [r4, #36]	@ 0x24
 8042e32:	4b0d      	ldr	r3, [pc, #52]	@ (8042e68 <std+0x5c>)
 8042e34:	62a3      	str	r3, [r4, #40]	@ 0x28
 8042e36:	4b0d      	ldr	r3, [pc, #52]	@ (8042e6c <std+0x60>)
 8042e38:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8042e3a:	4b0d      	ldr	r3, [pc, #52]	@ (8042e70 <std+0x64>)
 8042e3c:	6323      	str	r3, [r4, #48]	@ 0x30
 8042e3e:	4b0d      	ldr	r3, [pc, #52]	@ (8042e74 <std+0x68>)
 8042e40:	6224      	str	r4, [r4, #32]
 8042e42:	429c      	cmp	r4, r3
 8042e44:	d006      	beq.n	8042e54 <std+0x48>
 8042e46:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8042e4a:	4294      	cmp	r4, r2
 8042e4c:	d002      	beq.n	8042e54 <std+0x48>
 8042e4e:	33d0      	adds	r3, #208	@ 0xd0
 8042e50:	429c      	cmp	r4, r3
 8042e52:	d105      	bne.n	8042e60 <std+0x54>
 8042e54:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8042e58:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8042e5c:	f000 b966 	b.w	804312c <__retarget_lock_init_recursive>
 8042e60:	bd10      	pop	{r4, pc}
 8042e62:	bf00      	nop
 8042e64:	08042fb5 	.word	0x08042fb5
 8042e68:	08042fd7 	.word	0x08042fd7
 8042e6c:	0804300f 	.word	0x0804300f
 8042e70:	08043033 	.word	0x08043033
 8042e74:	20000114 	.word	0x20000114

08042e78 <stdio_exit_handler>:
 8042e78:	4a02      	ldr	r2, [pc, #8]	@ (8042e84 <stdio_exit_handler+0xc>)
 8042e7a:	4903      	ldr	r1, [pc, #12]	@ (8042e88 <stdio_exit_handler+0x10>)
 8042e7c:	4803      	ldr	r0, [pc, #12]	@ (8042e8c <stdio_exit_handler+0x14>)
 8042e7e:	f000 b869 	b.w	8042f54 <_fwalk_sglue>
 8042e82:	bf00      	nop
 8042e84:	2000000c 	.word	0x2000000c
 8042e88:	080439cd 	.word	0x080439cd
 8042e8c:	2000001c 	.word	0x2000001c

08042e90 <cleanup_stdio>:
 8042e90:	6841      	ldr	r1, [r0, #4]
 8042e92:	4b0c      	ldr	r3, [pc, #48]	@ (8042ec4 <cleanup_stdio+0x34>)
 8042e94:	4299      	cmp	r1, r3
 8042e96:	b510      	push	{r4, lr}
 8042e98:	4604      	mov	r4, r0
 8042e9a:	d001      	beq.n	8042ea0 <cleanup_stdio+0x10>
 8042e9c:	f000 fd96 	bl	80439cc <_fflush_r>
 8042ea0:	68a1      	ldr	r1, [r4, #8]
 8042ea2:	4b09      	ldr	r3, [pc, #36]	@ (8042ec8 <cleanup_stdio+0x38>)
 8042ea4:	4299      	cmp	r1, r3
 8042ea6:	d002      	beq.n	8042eae <cleanup_stdio+0x1e>
 8042ea8:	4620      	mov	r0, r4
 8042eaa:	f000 fd8f 	bl	80439cc <_fflush_r>
 8042eae:	68e1      	ldr	r1, [r4, #12]
 8042eb0:	4b06      	ldr	r3, [pc, #24]	@ (8042ecc <cleanup_stdio+0x3c>)
 8042eb2:	4299      	cmp	r1, r3
 8042eb4:	d004      	beq.n	8042ec0 <cleanup_stdio+0x30>
 8042eb6:	4620      	mov	r0, r4
 8042eb8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8042ebc:	f000 bd86 	b.w	80439cc <_fflush_r>
 8042ec0:	bd10      	pop	{r4, pc}
 8042ec2:	bf00      	nop
 8042ec4:	20000114 	.word	0x20000114
 8042ec8:	2000017c 	.word	0x2000017c
 8042ecc:	200001e4 	.word	0x200001e4

08042ed0 <global_stdio_init.part.0>:
 8042ed0:	b510      	push	{r4, lr}
 8042ed2:	4b0b      	ldr	r3, [pc, #44]	@ (8042f00 <global_stdio_init.part.0+0x30>)
 8042ed4:	4c0b      	ldr	r4, [pc, #44]	@ (8042f04 <global_stdio_init.part.0+0x34>)
 8042ed6:	4a0c      	ldr	r2, [pc, #48]	@ (8042f08 <global_stdio_init.part.0+0x38>)
 8042ed8:	601a      	str	r2, [r3, #0]
 8042eda:	4620      	mov	r0, r4
 8042edc:	2200      	movs	r2, #0
 8042ede:	2104      	movs	r1, #4
 8042ee0:	f7ff ff94 	bl	8042e0c <std>
 8042ee4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8042ee8:	2201      	movs	r2, #1
 8042eea:	2109      	movs	r1, #9
 8042eec:	f7ff ff8e 	bl	8042e0c <std>
 8042ef0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8042ef4:	2202      	movs	r2, #2
 8042ef6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8042efa:	2112      	movs	r1, #18
 8042efc:	f7ff bf86 	b.w	8042e0c <std>
 8042f00:	2000024c 	.word	0x2000024c
 8042f04:	20000114 	.word	0x20000114
 8042f08:	08042e79 	.word	0x08042e79

08042f0c <__sfp_lock_acquire>:
 8042f0c:	4801      	ldr	r0, [pc, #4]	@ (8042f14 <__sfp_lock_acquire+0x8>)
 8042f0e:	f000 b90e 	b.w	804312e <__retarget_lock_acquire_recursive>
 8042f12:	bf00      	nop
 8042f14:	20000255 	.word	0x20000255

08042f18 <__sfp_lock_release>:
 8042f18:	4801      	ldr	r0, [pc, #4]	@ (8042f20 <__sfp_lock_release+0x8>)
 8042f1a:	f000 b909 	b.w	8043130 <__retarget_lock_release_recursive>
 8042f1e:	bf00      	nop
 8042f20:	20000255 	.word	0x20000255

08042f24 <__sinit>:
 8042f24:	b510      	push	{r4, lr}
 8042f26:	4604      	mov	r4, r0
 8042f28:	f7ff fff0 	bl	8042f0c <__sfp_lock_acquire>
 8042f2c:	6a23      	ldr	r3, [r4, #32]
 8042f2e:	b11b      	cbz	r3, 8042f38 <__sinit+0x14>
 8042f30:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8042f34:	f7ff bff0 	b.w	8042f18 <__sfp_lock_release>
 8042f38:	4b04      	ldr	r3, [pc, #16]	@ (8042f4c <__sinit+0x28>)
 8042f3a:	6223      	str	r3, [r4, #32]
 8042f3c:	4b04      	ldr	r3, [pc, #16]	@ (8042f50 <__sinit+0x2c>)
 8042f3e:	681b      	ldr	r3, [r3, #0]
 8042f40:	2b00      	cmp	r3, #0
 8042f42:	d1f5      	bne.n	8042f30 <__sinit+0xc>
 8042f44:	f7ff ffc4 	bl	8042ed0 <global_stdio_init.part.0>
 8042f48:	e7f2      	b.n	8042f30 <__sinit+0xc>
 8042f4a:	bf00      	nop
 8042f4c:	08042e91 	.word	0x08042e91
 8042f50:	2000024c 	.word	0x2000024c

08042f54 <_fwalk_sglue>:
 8042f54:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8042f58:	4607      	mov	r7, r0
 8042f5a:	4688      	mov	r8, r1
 8042f5c:	4614      	mov	r4, r2
 8042f5e:	2600      	movs	r6, #0
 8042f60:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8042f64:	f1b9 0901 	subs.w	r9, r9, #1
 8042f68:	d505      	bpl.n	8042f76 <_fwalk_sglue+0x22>
 8042f6a:	6824      	ldr	r4, [r4, #0]
 8042f6c:	2c00      	cmp	r4, #0
 8042f6e:	d1f7      	bne.n	8042f60 <_fwalk_sglue+0xc>
 8042f70:	4630      	mov	r0, r6
 8042f72:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8042f76:	89ab      	ldrh	r3, [r5, #12]
 8042f78:	2b01      	cmp	r3, #1
 8042f7a:	d907      	bls.n	8042f8c <_fwalk_sglue+0x38>
 8042f7c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8042f80:	3301      	adds	r3, #1
 8042f82:	d003      	beq.n	8042f8c <_fwalk_sglue+0x38>
 8042f84:	4629      	mov	r1, r5
 8042f86:	4638      	mov	r0, r7
 8042f88:	47c0      	blx	r8
 8042f8a:	4306      	orrs	r6, r0
 8042f8c:	3568      	adds	r5, #104	@ 0x68
 8042f8e:	e7e9      	b.n	8042f64 <_fwalk_sglue+0x10>

08042f90 <iprintf>:
 8042f90:	b40f      	push	{r0, r1, r2, r3}
 8042f92:	b507      	push	{r0, r1, r2, lr}
 8042f94:	4906      	ldr	r1, [pc, #24]	@ (8042fb0 <iprintf+0x20>)
 8042f96:	ab04      	add	r3, sp, #16
 8042f98:	6808      	ldr	r0, [r1, #0]
 8042f9a:	f853 2b04 	ldr.w	r2, [r3], #4
 8042f9e:	6881      	ldr	r1, [r0, #8]
 8042fa0:	9301      	str	r3, [sp, #4]
 8042fa2:	f000 f9e9 	bl	8043378 <_vfiprintf_r>
 8042fa6:	b003      	add	sp, #12
 8042fa8:	f85d eb04 	ldr.w	lr, [sp], #4
 8042fac:	b004      	add	sp, #16
 8042fae:	4770      	bx	lr
 8042fb0:	20000018 	.word	0x20000018

08042fb4 <__sread>:
 8042fb4:	b510      	push	{r4, lr}
 8042fb6:	460c      	mov	r4, r1
 8042fb8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8042fbc:	f000 f868 	bl	8043090 <_read_r>
 8042fc0:	2800      	cmp	r0, #0
 8042fc2:	bfab      	itete	ge
 8042fc4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8042fc6:	89a3      	ldrhlt	r3, [r4, #12]
 8042fc8:	181b      	addge	r3, r3, r0
 8042fca:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8042fce:	bfac      	ite	ge
 8042fd0:	6563      	strge	r3, [r4, #84]	@ 0x54
 8042fd2:	81a3      	strhlt	r3, [r4, #12]
 8042fd4:	bd10      	pop	{r4, pc}

08042fd6 <__swrite>:
 8042fd6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8042fda:	461f      	mov	r7, r3
 8042fdc:	898b      	ldrh	r3, [r1, #12]
 8042fde:	05db      	lsls	r3, r3, #23
 8042fe0:	4605      	mov	r5, r0
 8042fe2:	460c      	mov	r4, r1
 8042fe4:	4616      	mov	r6, r2
 8042fe6:	d505      	bpl.n	8042ff4 <__swrite+0x1e>
 8042fe8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8042fec:	2302      	movs	r3, #2
 8042fee:	2200      	movs	r2, #0
 8042ff0:	f000 f83c 	bl	804306c <_lseek_r>
 8042ff4:	89a3      	ldrh	r3, [r4, #12]
 8042ff6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8042ffa:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8042ffe:	81a3      	strh	r3, [r4, #12]
 8043000:	4632      	mov	r2, r6
 8043002:	463b      	mov	r3, r7
 8043004:	4628      	mov	r0, r5
 8043006:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 804300a:	f000 b853 	b.w	80430b4 <_write_r>

0804300e <__sseek>:
 804300e:	b510      	push	{r4, lr}
 8043010:	460c      	mov	r4, r1
 8043012:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8043016:	f000 f829 	bl	804306c <_lseek_r>
 804301a:	1c43      	adds	r3, r0, #1
 804301c:	89a3      	ldrh	r3, [r4, #12]
 804301e:	bf15      	itete	ne
 8043020:	6560      	strne	r0, [r4, #84]	@ 0x54
 8043022:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8043026:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 804302a:	81a3      	strheq	r3, [r4, #12]
 804302c:	bf18      	it	ne
 804302e:	81a3      	strhne	r3, [r4, #12]
 8043030:	bd10      	pop	{r4, pc}

08043032 <__sclose>:
 8043032:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8043036:	f000 b809 	b.w	804304c <_close_r>

0804303a <memset>:
 804303a:	4402      	add	r2, r0
 804303c:	4603      	mov	r3, r0
 804303e:	4293      	cmp	r3, r2
 8043040:	d100      	bne.n	8043044 <memset+0xa>
 8043042:	4770      	bx	lr
 8043044:	f803 1b01 	strb.w	r1, [r3], #1
 8043048:	e7f9      	b.n	804303e <memset+0x4>
	...

0804304c <_close_r>:
 804304c:	b538      	push	{r3, r4, r5, lr}
 804304e:	4d06      	ldr	r5, [pc, #24]	@ (8043068 <_close_r+0x1c>)
 8043050:	2300      	movs	r3, #0
 8043052:	4604      	mov	r4, r0
 8043054:	4608      	mov	r0, r1
 8043056:	602b      	str	r3, [r5, #0]
 8043058:	f7fd fcde 	bl	8040a18 <_close>
 804305c:	1c43      	adds	r3, r0, #1
 804305e:	d102      	bne.n	8043066 <_close_r+0x1a>
 8043060:	682b      	ldr	r3, [r5, #0]
 8043062:	b103      	cbz	r3, 8043066 <_close_r+0x1a>
 8043064:	6023      	str	r3, [r4, #0]
 8043066:	bd38      	pop	{r3, r4, r5, pc}
 8043068:	20000250 	.word	0x20000250

0804306c <_lseek_r>:
 804306c:	b538      	push	{r3, r4, r5, lr}
 804306e:	4d07      	ldr	r5, [pc, #28]	@ (804308c <_lseek_r+0x20>)
 8043070:	4604      	mov	r4, r0
 8043072:	4608      	mov	r0, r1
 8043074:	4611      	mov	r1, r2
 8043076:	2200      	movs	r2, #0
 8043078:	602a      	str	r2, [r5, #0]
 804307a:	461a      	mov	r2, r3
 804307c:	f7fd fcf3 	bl	8040a66 <_lseek>
 8043080:	1c43      	adds	r3, r0, #1
 8043082:	d102      	bne.n	804308a <_lseek_r+0x1e>
 8043084:	682b      	ldr	r3, [r5, #0]
 8043086:	b103      	cbz	r3, 804308a <_lseek_r+0x1e>
 8043088:	6023      	str	r3, [r4, #0]
 804308a:	bd38      	pop	{r3, r4, r5, pc}
 804308c:	20000250 	.word	0x20000250

08043090 <_read_r>:
 8043090:	b538      	push	{r3, r4, r5, lr}
 8043092:	4d07      	ldr	r5, [pc, #28]	@ (80430b0 <_read_r+0x20>)
 8043094:	4604      	mov	r4, r0
 8043096:	4608      	mov	r0, r1
 8043098:	4611      	mov	r1, r2
 804309a:	2200      	movs	r2, #0
 804309c:	602a      	str	r2, [r5, #0]
 804309e:	461a      	mov	r2, r3
 80430a0:	f7fd fc81 	bl	80409a6 <_read>
 80430a4:	1c43      	adds	r3, r0, #1
 80430a6:	d102      	bne.n	80430ae <_read_r+0x1e>
 80430a8:	682b      	ldr	r3, [r5, #0]
 80430aa:	b103      	cbz	r3, 80430ae <_read_r+0x1e>
 80430ac:	6023      	str	r3, [r4, #0]
 80430ae:	bd38      	pop	{r3, r4, r5, pc}
 80430b0:	20000250 	.word	0x20000250

080430b4 <_write_r>:
 80430b4:	b538      	push	{r3, r4, r5, lr}
 80430b6:	4d07      	ldr	r5, [pc, #28]	@ (80430d4 <_write_r+0x20>)
 80430b8:	4604      	mov	r4, r0
 80430ba:	4608      	mov	r0, r1
 80430bc:	4611      	mov	r1, r2
 80430be:	2200      	movs	r2, #0
 80430c0:	602a      	str	r2, [r5, #0]
 80430c2:	461a      	mov	r2, r3
 80430c4:	f7fd fc8c 	bl	80409e0 <_write>
 80430c8:	1c43      	adds	r3, r0, #1
 80430ca:	d102      	bne.n	80430d2 <_write_r+0x1e>
 80430cc:	682b      	ldr	r3, [r5, #0]
 80430ce:	b103      	cbz	r3, 80430d2 <_write_r+0x1e>
 80430d0:	6023      	str	r3, [r4, #0]
 80430d2:	bd38      	pop	{r3, r4, r5, pc}
 80430d4:	20000250 	.word	0x20000250

080430d8 <__errno>:
 80430d8:	4b01      	ldr	r3, [pc, #4]	@ (80430e0 <__errno+0x8>)
 80430da:	6818      	ldr	r0, [r3, #0]
 80430dc:	4770      	bx	lr
 80430de:	bf00      	nop
 80430e0:	20000018 	.word	0x20000018

080430e4 <__libc_init_array>:
 80430e4:	b570      	push	{r4, r5, r6, lr}
 80430e6:	4d0d      	ldr	r5, [pc, #52]	@ (804311c <__libc_init_array+0x38>)
 80430e8:	4c0d      	ldr	r4, [pc, #52]	@ (8043120 <__libc_init_array+0x3c>)
 80430ea:	1b64      	subs	r4, r4, r5
 80430ec:	10a4      	asrs	r4, r4, #2
 80430ee:	2600      	movs	r6, #0
 80430f0:	42a6      	cmp	r6, r4
 80430f2:	d109      	bne.n	8043108 <__libc_init_array+0x24>
 80430f4:	4d0b      	ldr	r5, [pc, #44]	@ (8043124 <__libc_init_array+0x40>)
 80430f6:	4c0c      	ldr	r4, [pc, #48]	@ (8043128 <__libc_init_array+0x44>)
 80430f8:	f000 fdb8 	bl	8043c6c <_init>
 80430fc:	1b64      	subs	r4, r4, r5
 80430fe:	10a4      	asrs	r4, r4, #2
 8043100:	2600      	movs	r6, #0
 8043102:	42a6      	cmp	r6, r4
 8043104:	d105      	bne.n	8043112 <__libc_init_array+0x2e>
 8043106:	bd70      	pop	{r4, r5, r6, pc}
 8043108:	f855 3b04 	ldr.w	r3, [r5], #4
 804310c:	4798      	blx	r3
 804310e:	3601      	adds	r6, #1
 8043110:	e7ee      	b.n	80430f0 <__libc_init_array+0xc>
 8043112:	f855 3b04 	ldr.w	r3, [r5], #4
 8043116:	4798      	blx	r3
 8043118:	3601      	adds	r6, #1
 804311a:	e7f2      	b.n	8043102 <__libc_init_array+0x1e>
 804311c:	08043cf8 	.word	0x08043cf8
 8043120:	08043cf8 	.word	0x08043cf8
 8043124:	08043cf8 	.word	0x08043cf8
 8043128:	08043cfc 	.word	0x08043cfc

0804312c <__retarget_lock_init_recursive>:
 804312c:	4770      	bx	lr

0804312e <__retarget_lock_acquire_recursive>:
 804312e:	4770      	bx	lr

08043130 <__retarget_lock_release_recursive>:
 8043130:	4770      	bx	lr
	...

08043134 <_free_r>:
 8043134:	b538      	push	{r3, r4, r5, lr}
 8043136:	4605      	mov	r5, r0
 8043138:	2900      	cmp	r1, #0
 804313a:	d041      	beq.n	80431c0 <_free_r+0x8c>
 804313c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8043140:	1f0c      	subs	r4, r1, #4
 8043142:	2b00      	cmp	r3, #0
 8043144:	bfb8      	it	lt
 8043146:	18e4      	addlt	r4, r4, r3
 8043148:	f000 f8e0 	bl	804330c <__malloc_lock>
 804314c:	4a1d      	ldr	r2, [pc, #116]	@ (80431c4 <_free_r+0x90>)
 804314e:	6813      	ldr	r3, [r2, #0]
 8043150:	b933      	cbnz	r3, 8043160 <_free_r+0x2c>
 8043152:	6063      	str	r3, [r4, #4]
 8043154:	6014      	str	r4, [r2, #0]
 8043156:	4628      	mov	r0, r5
 8043158:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 804315c:	f000 b8dc 	b.w	8043318 <__malloc_unlock>
 8043160:	42a3      	cmp	r3, r4
 8043162:	d908      	bls.n	8043176 <_free_r+0x42>
 8043164:	6820      	ldr	r0, [r4, #0]
 8043166:	1821      	adds	r1, r4, r0
 8043168:	428b      	cmp	r3, r1
 804316a:	bf01      	itttt	eq
 804316c:	6819      	ldreq	r1, [r3, #0]
 804316e:	685b      	ldreq	r3, [r3, #4]
 8043170:	1809      	addeq	r1, r1, r0
 8043172:	6021      	streq	r1, [r4, #0]
 8043174:	e7ed      	b.n	8043152 <_free_r+0x1e>
 8043176:	461a      	mov	r2, r3
 8043178:	685b      	ldr	r3, [r3, #4]
 804317a:	b10b      	cbz	r3, 8043180 <_free_r+0x4c>
 804317c:	42a3      	cmp	r3, r4
 804317e:	d9fa      	bls.n	8043176 <_free_r+0x42>
 8043180:	6811      	ldr	r1, [r2, #0]
 8043182:	1850      	adds	r0, r2, r1
 8043184:	42a0      	cmp	r0, r4
 8043186:	d10b      	bne.n	80431a0 <_free_r+0x6c>
 8043188:	6820      	ldr	r0, [r4, #0]
 804318a:	4401      	add	r1, r0
 804318c:	1850      	adds	r0, r2, r1
 804318e:	4283      	cmp	r3, r0
 8043190:	6011      	str	r1, [r2, #0]
 8043192:	d1e0      	bne.n	8043156 <_free_r+0x22>
 8043194:	6818      	ldr	r0, [r3, #0]
 8043196:	685b      	ldr	r3, [r3, #4]
 8043198:	6053      	str	r3, [r2, #4]
 804319a:	4408      	add	r0, r1
 804319c:	6010      	str	r0, [r2, #0]
 804319e:	e7da      	b.n	8043156 <_free_r+0x22>
 80431a0:	d902      	bls.n	80431a8 <_free_r+0x74>
 80431a2:	230c      	movs	r3, #12
 80431a4:	602b      	str	r3, [r5, #0]
 80431a6:	e7d6      	b.n	8043156 <_free_r+0x22>
 80431a8:	6820      	ldr	r0, [r4, #0]
 80431aa:	1821      	adds	r1, r4, r0
 80431ac:	428b      	cmp	r3, r1
 80431ae:	bf04      	itt	eq
 80431b0:	6819      	ldreq	r1, [r3, #0]
 80431b2:	685b      	ldreq	r3, [r3, #4]
 80431b4:	6063      	str	r3, [r4, #4]
 80431b6:	bf04      	itt	eq
 80431b8:	1809      	addeq	r1, r1, r0
 80431ba:	6021      	streq	r1, [r4, #0]
 80431bc:	6054      	str	r4, [r2, #4]
 80431be:	e7ca      	b.n	8043156 <_free_r+0x22>
 80431c0:	bd38      	pop	{r3, r4, r5, pc}
 80431c2:	bf00      	nop
 80431c4:	2000025c 	.word	0x2000025c

080431c8 <sbrk_aligned>:
 80431c8:	b570      	push	{r4, r5, r6, lr}
 80431ca:	4e0f      	ldr	r6, [pc, #60]	@ (8043208 <sbrk_aligned+0x40>)
 80431cc:	460c      	mov	r4, r1
 80431ce:	6831      	ldr	r1, [r6, #0]
 80431d0:	4605      	mov	r5, r0
 80431d2:	b911      	cbnz	r1, 80431da <sbrk_aligned+0x12>
 80431d4:	f000 fcb6 	bl	8043b44 <_sbrk_r>
 80431d8:	6030      	str	r0, [r6, #0]
 80431da:	4621      	mov	r1, r4
 80431dc:	4628      	mov	r0, r5
 80431de:	f000 fcb1 	bl	8043b44 <_sbrk_r>
 80431e2:	1c43      	adds	r3, r0, #1
 80431e4:	d103      	bne.n	80431ee <sbrk_aligned+0x26>
 80431e6:	f04f 34ff 	mov.w	r4, #4294967295
 80431ea:	4620      	mov	r0, r4
 80431ec:	bd70      	pop	{r4, r5, r6, pc}
 80431ee:	1cc4      	adds	r4, r0, #3
 80431f0:	f024 0403 	bic.w	r4, r4, #3
 80431f4:	42a0      	cmp	r0, r4
 80431f6:	d0f8      	beq.n	80431ea <sbrk_aligned+0x22>
 80431f8:	1a21      	subs	r1, r4, r0
 80431fa:	4628      	mov	r0, r5
 80431fc:	f000 fca2 	bl	8043b44 <_sbrk_r>
 8043200:	3001      	adds	r0, #1
 8043202:	d1f2      	bne.n	80431ea <sbrk_aligned+0x22>
 8043204:	e7ef      	b.n	80431e6 <sbrk_aligned+0x1e>
 8043206:	bf00      	nop
 8043208:	20000258 	.word	0x20000258

0804320c <_malloc_r>:
 804320c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8043210:	1ccd      	adds	r5, r1, #3
 8043212:	f025 0503 	bic.w	r5, r5, #3
 8043216:	3508      	adds	r5, #8
 8043218:	2d0c      	cmp	r5, #12
 804321a:	bf38      	it	cc
 804321c:	250c      	movcc	r5, #12
 804321e:	2d00      	cmp	r5, #0
 8043220:	4606      	mov	r6, r0
 8043222:	db01      	blt.n	8043228 <_malloc_r+0x1c>
 8043224:	42a9      	cmp	r1, r5
 8043226:	d904      	bls.n	8043232 <_malloc_r+0x26>
 8043228:	230c      	movs	r3, #12
 804322a:	6033      	str	r3, [r6, #0]
 804322c:	2000      	movs	r0, #0
 804322e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8043232:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8043308 <_malloc_r+0xfc>
 8043236:	f000 f869 	bl	804330c <__malloc_lock>
 804323a:	f8d8 3000 	ldr.w	r3, [r8]
 804323e:	461c      	mov	r4, r3
 8043240:	bb44      	cbnz	r4, 8043294 <_malloc_r+0x88>
 8043242:	4629      	mov	r1, r5
 8043244:	4630      	mov	r0, r6
 8043246:	f7ff ffbf 	bl	80431c8 <sbrk_aligned>
 804324a:	1c43      	adds	r3, r0, #1
 804324c:	4604      	mov	r4, r0
 804324e:	d158      	bne.n	8043302 <_malloc_r+0xf6>
 8043250:	f8d8 4000 	ldr.w	r4, [r8]
 8043254:	4627      	mov	r7, r4
 8043256:	2f00      	cmp	r7, #0
 8043258:	d143      	bne.n	80432e2 <_malloc_r+0xd6>
 804325a:	2c00      	cmp	r4, #0
 804325c:	d04b      	beq.n	80432f6 <_malloc_r+0xea>
 804325e:	6823      	ldr	r3, [r4, #0]
 8043260:	4639      	mov	r1, r7
 8043262:	4630      	mov	r0, r6
 8043264:	eb04 0903 	add.w	r9, r4, r3
 8043268:	f000 fc6c 	bl	8043b44 <_sbrk_r>
 804326c:	4581      	cmp	r9, r0
 804326e:	d142      	bne.n	80432f6 <_malloc_r+0xea>
 8043270:	6821      	ldr	r1, [r4, #0]
 8043272:	1a6d      	subs	r5, r5, r1
 8043274:	4629      	mov	r1, r5
 8043276:	4630      	mov	r0, r6
 8043278:	f7ff ffa6 	bl	80431c8 <sbrk_aligned>
 804327c:	3001      	adds	r0, #1
 804327e:	d03a      	beq.n	80432f6 <_malloc_r+0xea>
 8043280:	6823      	ldr	r3, [r4, #0]
 8043282:	442b      	add	r3, r5
 8043284:	6023      	str	r3, [r4, #0]
 8043286:	f8d8 3000 	ldr.w	r3, [r8]
 804328a:	685a      	ldr	r2, [r3, #4]
 804328c:	bb62      	cbnz	r2, 80432e8 <_malloc_r+0xdc>
 804328e:	f8c8 7000 	str.w	r7, [r8]
 8043292:	e00f      	b.n	80432b4 <_malloc_r+0xa8>
 8043294:	6822      	ldr	r2, [r4, #0]
 8043296:	1b52      	subs	r2, r2, r5
 8043298:	d420      	bmi.n	80432dc <_malloc_r+0xd0>
 804329a:	2a0b      	cmp	r2, #11
 804329c:	d917      	bls.n	80432ce <_malloc_r+0xc2>
 804329e:	1961      	adds	r1, r4, r5
 80432a0:	42a3      	cmp	r3, r4
 80432a2:	6025      	str	r5, [r4, #0]
 80432a4:	bf18      	it	ne
 80432a6:	6059      	strne	r1, [r3, #4]
 80432a8:	6863      	ldr	r3, [r4, #4]
 80432aa:	bf08      	it	eq
 80432ac:	f8c8 1000 	streq.w	r1, [r8]
 80432b0:	5162      	str	r2, [r4, r5]
 80432b2:	604b      	str	r3, [r1, #4]
 80432b4:	4630      	mov	r0, r6
 80432b6:	f000 f82f 	bl	8043318 <__malloc_unlock>
 80432ba:	f104 000b 	add.w	r0, r4, #11
 80432be:	1d23      	adds	r3, r4, #4
 80432c0:	f020 0007 	bic.w	r0, r0, #7
 80432c4:	1ac2      	subs	r2, r0, r3
 80432c6:	bf1c      	itt	ne
 80432c8:	1a1b      	subne	r3, r3, r0
 80432ca:	50a3      	strne	r3, [r4, r2]
 80432cc:	e7af      	b.n	804322e <_malloc_r+0x22>
 80432ce:	6862      	ldr	r2, [r4, #4]
 80432d0:	42a3      	cmp	r3, r4
 80432d2:	bf0c      	ite	eq
 80432d4:	f8c8 2000 	streq.w	r2, [r8]
 80432d8:	605a      	strne	r2, [r3, #4]
 80432da:	e7eb      	b.n	80432b4 <_malloc_r+0xa8>
 80432dc:	4623      	mov	r3, r4
 80432de:	6864      	ldr	r4, [r4, #4]
 80432e0:	e7ae      	b.n	8043240 <_malloc_r+0x34>
 80432e2:	463c      	mov	r4, r7
 80432e4:	687f      	ldr	r7, [r7, #4]
 80432e6:	e7b6      	b.n	8043256 <_malloc_r+0x4a>
 80432e8:	461a      	mov	r2, r3
 80432ea:	685b      	ldr	r3, [r3, #4]
 80432ec:	42a3      	cmp	r3, r4
 80432ee:	d1fb      	bne.n	80432e8 <_malloc_r+0xdc>
 80432f0:	2300      	movs	r3, #0
 80432f2:	6053      	str	r3, [r2, #4]
 80432f4:	e7de      	b.n	80432b4 <_malloc_r+0xa8>
 80432f6:	230c      	movs	r3, #12
 80432f8:	6033      	str	r3, [r6, #0]
 80432fa:	4630      	mov	r0, r6
 80432fc:	f000 f80c 	bl	8043318 <__malloc_unlock>
 8043300:	e794      	b.n	804322c <_malloc_r+0x20>
 8043302:	6005      	str	r5, [r0, #0]
 8043304:	e7d6      	b.n	80432b4 <_malloc_r+0xa8>
 8043306:	bf00      	nop
 8043308:	2000025c 	.word	0x2000025c

0804330c <__malloc_lock>:
 804330c:	4801      	ldr	r0, [pc, #4]	@ (8043314 <__malloc_lock+0x8>)
 804330e:	f7ff bf0e 	b.w	804312e <__retarget_lock_acquire_recursive>
 8043312:	bf00      	nop
 8043314:	20000254 	.word	0x20000254

08043318 <__malloc_unlock>:
 8043318:	4801      	ldr	r0, [pc, #4]	@ (8043320 <__malloc_unlock+0x8>)
 804331a:	f7ff bf09 	b.w	8043130 <__retarget_lock_release_recursive>
 804331e:	bf00      	nop
 8043320:	20000254 	.word	0x20000254

08043324 <__sfputc_r>:
 8043324:	6893      	ldr	r3, [r2, #8]
 8043326:	3b01      	subs	r3, #1
 8043328:	2b00      	cmp	r3, #0
 804332a:	b410      	push	{r4}
 804332c:	6093      	str	r3, [r2, #8]
 804332e:	da08      	bge.n	8043342 <__sfputc_r+0x1e>
 8043330:	6994      	ldr	r4, [r2, #24]
 8043332:	42a3      	cmp	r3, r4
 8043334:	db01      	blt.n	804333a <__sfputc_r+0x16>
 8043336:	290a      	cmp	r1, #10
 8043338:	d103      	bne.n	8043342 <__sfputc_r+0x1e>
 804333a:	f85d 4b04 	ldr.w	r4, [sp], #4
 804333e:	f000 bb6d 	b.w	8043a1c <__swbuf_r>
 8043342:	6813      	ldr	r3, [r2, #0]
 8043344:	1c58      	adds	r0, r3, #1
 8043346:	6010      	str	r0, [r2, #0]
 8043348:	7019      	strb	r1, [r3, #0]
 804334a:	4608      	mov	r0, r1
 804334c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8043350:	4770      	bx	lr

08043352 <__sfputs_r>:
 8043352:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8043354:	4606      	mov	r6, r0
 8043356:	460f      	mov	r7, r1
 8043358:	4614      	mov	r4, r2
 804335a:	18d5      	adds	r5, r2, r3
 804335c:	42ac      	cmp	r4, r5
 804335e:	d101      	bne.n	8043364 <__sfputs_r+0x12>
 8043360:	2000      	movs	r0, #0
 8043362:	e007      	b.n	8043374 <__sfputs_r+0x22>
 8043364:	f814 1b01 	ldrb.w	r1, [r4], #1
 8043368:	463a      	mov	r2, r7
 804336a:	4630      	mov	r0, r6
 804336c:	f7ff ffda 	bl	8043324 <__sfputc_r>
 8043370:	1c43      	adds	r3, r0, #1
 8043372:	d1f3      	bne.n	804335c <__sfputs_r+0xa>
 8043374:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08043378 <_vfiprintf_r>:
 8043378:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 804337c:	460d      	mov	r5, r1
 804337e:	b09d      	sub	sp, #116	@ 0x74
 8043380:	4614      	mov	r4, r2
 8043382:	4698      	mov	r8, r3
 8043384:	4606      	mov	r6, r0
 8043386:	b118      	cbz	r0, 8043390 <_vfiprintf_r+0x18>
 8043388:	6a03      	ldr	r3, [r0, #32]
 804338a:	b90b      	cbnz	r3, 8043390 <_vfiprintf_r+0x18>
 804338c:	f7ff fdca 	bl	8042f24 <__sinit>
 8043390:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8043392:	07d9      	lsls	r1, r3, #31
 8043394:	d405      	bmi.n	80433a2 <_vfiprintf_r+0x2a>
 8043396:	89ab      	ldrh	r3, [r5, #12]
 8043398:	059a      	lsls	r2, r3, #22
 804339a:	d402      	bmi.n	80433a2 <_vfiprintf_r+0x2a>
 804339c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 804339e:	f7ff fec6 	bl	804312e <__retarget_lock_acquire_recursive>
 80433a2:	89ab      	ldrh	r3, [r5, #12]
 80433a4:	071b      	lsls	r3, r3, #28
 80433a6:	d501      	bpl.n	80433ac <_vfiprintf_r+0x34>
 80433a8:	692b      	ldr	r3, [r5, #16]
 80433aa:	b99b      	cbnz	r3, 80433d4 <_vfiprintf_r+0x5c>
 80433ac:	4629      	mov	r1, r5
 80433ae:	4630      	mov	r0, r6
 80433b0:	f000 fb72 	bl	8043a98 <__swsetup_r>
 80433b4:	b170      	cbz	r0, 80433d4 <_vfiprintf_r+0x5c>
 80433b6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80433b8:	07dc      	lsls	r4, r3, #31
 80433ba:	d504      	bpl.n	80433c6 <_vfiprintf_r+0x4e>
 80433bc:	f04f 30ff 	mov.w	r0, #4294967295
 80433c0:	b01d      	add	sp, #116	@ 0x74
 80433c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80433c6:	89ab      	ldrh	r3, [r5, #12]
 80433c8:	0598      	lsls	r0, r3, #22
 80433ca:	d4f7      	bmi.n	80433bc <_vfiprintf_r+0x44>
 80433cc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80433ce:	f7ff feaf 	bl	8043130 <__retarget_lock_release_recursive>
 80433d2:	e7f3      	b.n	80433bc <_vfiprintf_r+0x44>
 80433d4:	2300      	movs	r3, #0
 80433d6:	9309      	str	r3, [sp, #36]	@ 0x24
 80433d8:	2320      	movs	r3, #32
 80433da:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80433de:	f8cd 800c 	str.w	r8, [sp, #12]
 80433e2:	2330      	movs	r3, #48	@ 0x30
 80433e4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8043594 <_vfiprintf_r+0x21c>
 80433e8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80433ec:	f04f 0901 	mov.w	r9, #1
 80433f0:	4623      	mov	r3, r4
 80433f2:	469a      	mov	sl, r3
 80433f4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80433f8:	b10a      	cbz	r2, 80433fe <_vfiprintf_r+0x86>
 80433fa:	2a25      	cmp	r2, #37	@ 0x25
 80433fc:	d1f9      	bne.n	80433f2 <_vfiprintf_r+0x7a>
 80433fe:	ebba 0b04 	subs.w	fp, sl, r4
 8043402:	d00b      	beq.n	804341c <_vfiprintf_r+0xa4>
 8043404:	465b      	mov	r3, fp
 8043406:	4622      	mov	r2, r4
 8043408:	4629      	mov	r1, r5
 804340a:	4630      	mov	r0, r6
 804340c:	f7ff ffa1 	bl	8043352 <__sfputs_r>
 8043410:	3001      	adds	r0, #1
 8043412:	f000 80a7 	beq.w	8043564 <_vfiprintf_r+0x1ec>
 8043416:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8043418:	445a      	add	r2, fp
 804341a:	9209      	str	r2, [sp, #36]	@ 0x24
 804341c:	f89a 3000 	ldrb.w	r3, [sl]
 8043420:	2b00      	cmp	r3, #0
 8043422:	f000 809f 	beq.w	8043564 <_vfiprintf_r+0x1ec>
 8043426:	2300      	movs	r3, #0
 8043428:	f04f 32ff 	mov.w	r2, #4294967295
 804342c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8043430:	f10a 0a01 	add.w	sl, sl, #1
 8043434:	9304      	str	r3, [sp, #16]
 8043436:	9307      	str	r3, [sp, #28]
 8043438:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 804343c:	931a      	str	r3, [sp, #104]	@ 0x68
 804343e:	4654      	mov	r4, sl
 8043440:	2205      	movs	r2, #5
 8043442:	f814 1b01 	ldrb.w	r1, [r4], #1
 8043446:	4853      	ldr	r0, [pc, #332]	@ (8043594 <_vfiprintf_r+0x21c>)
 8043448:	f7fc fefa 	bl	8040240 <memchr>
 804344c:	9a04      	ldr	r2, [sp, #16]
 804344e:	b9d8      	cbnz	r0, 8043488 <_vfiprintf_r+0x110>
 8043450:	06d1      	lsls	r1, r2, #27
 8043452:	bf44      	itt	mi
 8043454:	2320      	movmi	r3, #32
 8043456:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 804345a:	0713      	lsls	r3, r2, #28
 804345c:	bf44      	itt	mi
 804345e:	232b      	movmi	r3, #43	@ 0x2b
 8043460:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8043464:	f89a 3000 	ldrb.w	r3, [sl]
 8043468:	2b2a      	cmp	r3, #42	@ 0x2a
 804346a:	d015      	beq.n	8043498 <_vfiprintf_r+0x120>
 804346c:	9a07      	ldr	r2, [sp, #28]
 804346e:	4654      	mov	r4, sl
 8043470:	2000      	movs	r0, #0
 8043472:	f04f 0c0a 	mov.w	ip, #10
 8043476:	4621      	mov	r1, r4
 8043478:	f811 3b01 	ldrb.w	r3, [r1], #1
 804347c:	3b30      	subs	r3, #48	@ 0x30
 804347e:	2b09      	cmp	r3, #9
 8043480:	d94b      	bls.n	804351a <_vfiprintf_r+0x1a2>
 8043482:	b1b0      	cbz	r0, 80434b2 <_vfiprintf_r+0x13a>
 8043484:	9207      	str	r2, [sp, #28]
 8043486:	e014      	b.n	80434b2 <_vfiprintf_r+0x13a>
 8043488:	eba0 0308 	sub.w	r3, r0, r8
 804348c:	fa09 f303 	lsl.w	r3, r9, r3
 8043490:	4313      	orrs	r3, r2
 8043492:	9304      	str	r3, [sp, #16]
 8043494:	46a2      	mov	sl, r4
 8043496:	e7d2      	b.n	804343e <_vfiprintf_r+0xc6>
 8043498:	9b03      	ldr	r3, [sp, #12]
 804349a:	1d19      	adds	r1, r3, #4
 804349c:	681b      	ldr	r3, [r3, #0]
 804349e:	9103      	str	r1, [sp, #12]
 80434a0:	2b00      	cmp	r3, #0
 80434a2:	bfbb      	ittet	lt
 80434a4:	425b      	neglt	r3, r3
 80434a6:	f042 0202 	orrlt.w	r2, r2, #2
 80434aa:	9307      	strge	r3, [sp, #28]
 80434ac:	9307      	strlt	r3, [sp, #28]
 80434ae:	bfb8      	it	lt
 80434b0:	9204      	strlt	r2, [sp, #16]
 80434b2:	7823      	ldrb	r3, [r4, #0]
 80434b4:	2b2e      	cmp	r3, #46	@ 0x2e
 80434b6:	d10a      	bne.n	80434ce <_vfiprintf_r+0x156>
 80434b8:	7863      	ldrb	r3, [r4, #1]
 80434ba:	2b2a      	cmp	r3, #42	@ 0x2a
 80434bc:	d132      	bne.n	8043524 <_vfiprintf_r+0x1ac>
 80434be:	9b03      	ldr	r3, [sp, #12]
 80434c0:	1d1a      	adds	r2, r3, #4
 80434c2:	681b      	ldr	r3, [r3, #0]
 80434c4:	9203      	str	r2, [sp, #12]
 80434c6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80434ca:	3402      	adds	r4, #2
 80434cc:	9305      	str	r3, [sp, #20]
 80434ce:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80435a4 <_vfiprintf_r+0x22c>
 80434d2:	7821      	ldrb	r1, [r4, #0]
 80434d4:	2203      	movs	r2, #3
 80434d6:	4650      	mov	r0, sl
 80434d8:	f7fc feb2 	bl	8040240 <memchr>
 80434dc:	b138      	cbz	r0, 80434ee <_vfiprintf_r+0x176>
 80434de:	9b04      	ldr	r3, [sp, #16]
 80434e0:	eba0 000a 	sub.w	r0, r0, sl
 80434e4:	2240      	movs	r2, #64	@ 0x40
 80434e6:	4082      	lsls	r2, r0
 80434e8:	4313      	orrs	r3, r2
 80434ea:	3401      	adds	r4, #1
 80434ec:	9304      	str	r3, [sp, #16]
 80434ee:	f814 1b01 	ldrb.w	r1, [r4], #1
 80434f2:	4829      	ldr	r0, [pc, #164]	@ (8043598 <_vfiprintf_r+0x220>)
 80434f4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80434f8:	2206      	movs	r2, #6
 80434fa:	f7fc fea1 	bl	8040240 <memchr>
 80434fe:	2800      	cmp	r0, #0
 8043500:	d03f      	beq.n	8043582 <_vfiprintf_r+0x20a>
 8043502:	4b26      	ldr	r3, [pc, #152]	@ (804359c <_vfiprintf_r+0x224>)
 8043504:	bb1b      	cbnz	r3, 804354e <_vfiprintf_r+0x1d6>
 8043506:	9b03      	ldr	r3, [sp, #12]
 8043508:	3307      	adds	r3, #7
 804350a:	f023 0307 	bic.w	r3, r3, #7
 804350e:	3308      	adds	r3, #8
 8043510:	9303      	str	r3, [sp, #12]
 8043512:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8043514:	443b      	add	r3, r7
 8043516:	9309      	str	r3, [sp, #36]	@ 0x24
 8043518:	e76a      	b.n	80433f0 <_vfiprintf_r+0x78>
 804351a:	fb0c 3202 	mla	r2, ip, r2, r3
 804351e:	460c      	mov	r4, r1
 8043520:	2001      	movs	r0, #1
 8043522:	e7a8      	b.n	8043476 <_vfiprintf_r+0xfe>
 8043524:	2300      	movs	r3, #0
 8043526:	3401      	adds	r4, #1
 8043528:	9305      	str	r3, [sp, #20]
 804352a:	4619      	mov	r1, r3
 804352c:	f04f 0c0a 	mov.w	ip, #10
 8043530:	4620      	mov	r0, r4
 8043532:	f810 2b01 	ldrb.w	r2, [r0], #1
 8043536:	3a30      	subs	r2, #48	@ 0x30
 8043538:	2a09      	cmp	r2, #9
 804353a:	d903      	bls.n	8043544 <_vfiprintf_r+0x1cc>
 804353c:	2b00      	cmp	r3, #0
 804353e:	d0c6      	beq.n	80434ce <_vfiprintf_r+0x156>
 8043540:	9105      	str	r1, [sp, #20]
 8043542:	e7c4      	b.n	80434ce <_vfiprintf_r+0x156>
 8043544:	fb0c 2101 	mla	r1, ip, r1, r2
 8043548:	4604      	mov	r4, r0
 804354a:	2301      	movs	r3, #1
 804354c:	e7f0      	b.n	8043530 <_vfiprintf_r+0x1b8>
 804354e:	ab03      	add	r3, sp, #12
 8043550:	9300      	str	r3, [sp, #0]
 8043552:	462a      	mov	r2, r5
 8043554:	4b12      	ldr	r3, [pc, #72]	@ (80435a0 <_vfiprintf_r+0x228>)
 8043556:	a904      	add	r1, sp, #16
 8043558:	4630      	mov	r0, r6
 804355a:	f3af 8000 	nop.w
 804355e:	4607      	mov	r7, r0
 8043560:	1c78      	adds	r0, r7, #1
 8043562:	d1d6      	bne.n	8043512 <_vfiprintf_r+0x19a>
 8043564:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8043566:	07d9      	lsls	r1, r3, #31
 8043568:	d405      	bmi.n	8043576 <_vfiprintf_r+0x1fe>
 804356a:	89ab      	ldrh	r3, [r5, #12]
 804356c:	059a      	lsls	r2, r3, #22
 804356e:	d402      	bmi.n	8043576 <_vfiprintf_r+0x1fe>
 8043570:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8043572:	f7ff fddd 	bl	8043130 <__retarget_lock_release_recursive>
 8043576:	89ab      	ldrh	r3, [r5, #12]
 8043578:	065b      	lsls	r3, r3, #25
 804357a:	f53f af1f 	bmi.w	80433bc <_vfiprintf_r+0x44>
 804357e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8043580:	e71e      	b.n	80433c0 <_vfiprintf_r+0x48>
 8043582:	ab03      	add	r3, sp, #12
 8043584:	9300      	str	r3, [sp, #0]
 8043586:	462a      	mov	r2, r5
 8043588:	4b05      	ldr	r3, [pc, #20]	@ (80435a0 <_vfiprintf_r+0x228>)
 804358a:	a904      	add	r1, sp, #16
 804358c:	4630      	mov	r0, r6
 804358e:	f000 f879 	bl	8043684 <_printf_i>
 8043592:	e7e4      	b.n	804355e <_vfiprintf_r+0x1e6>
 8043594:	08043cbc 	.word	0x08043cbc
 8043598:	08043cc6 	.word	0x08043cc6
 804359c:	00000000 	.word	0x00000000
 80435a0:	08043353 	.word	0x08043353
 80435a4:	08043cc2 	.word	0x08043cc2

080435a8 <_printf_common>:
 80435a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80435ac:	4616      	mov	r6, r2
 80435ae:	4698      	mov	r8, r3
 80435b0:	688a      	ldr	r2, [r1, #8]
 80435b2:	690b      	ldr	r3, [r1, #16]
 80435b4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80435b8:	4293      	cmp	r3, r2
 80435ba:	bfb8      	it	lt
 80435bc:	4613      	movlt	r3, r2
 80435be:	6033      	str	r3, [r6, #0]
 80435c0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80435c4:	4607      	mov	r7, r0
 80435c6:	460c      	mov	r4, r1
 80435c8:	b10a      	cbz	r2, 80435ce <_printf_common+0x26>
 80435ca:	3301      	adds	r3, #1
 80435cc:	6033      	str	r3, [r6, #0]
 80435ce:	6823      	ldr	r3, [r4, #0]
 80435d0:	0699      	lsls	r1, r3, #26
 80435d2:	bf42      	ittt	mi
 80435d4:	6833      	ldrmi	r3, [r6, #0]
 80435d6:	3302      	addmi	r3, #2
 80435d8:	6033      	strmi	r3, [r6, #0]
 80435da:	6825      	ldr	r5, [r4, #0]
 80435dc:	f015 0506 	ands.w	r5, r5, #6
 80435e0:	d106      	bne.n	80435f0 <_printf_common+0x48>
 80435e2:	f104 0a19 	add.w	sl, r4, #25
 80435e6:	68e3      	ldr	r3, [r4, #12]
 80435e8:	6832      	ldr	r2, [r6, #0]
 80435ea:	1a9b      	subs	r3, r3, r2
 80435ec:	42ab      	cmp	r3, r5
 80435ee:	dc26      	bgt.n	804363e <_printf_common+0x96>
 80435f0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80435f4:	6822      	ldr	r2, [r4, #0]
 80435f6:	3b00      	subs	r3, #0
 80435f8:	bf18      	it	ne
 80435fa:	2301      	movne	r3, #1
 80435fc:	0692      	lsls	r2, r2, #26
 80435fe:	d42b      	bmi.n	8043658 <_printf_common+0xb0>
 8043600:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8043604:	4641      	mov	r1, r8
 8043606:	4638      	mov	r0, r7
 8043608:	47c8      	blx	r9
 804360a:	3001      	adds	r0, #1
 804360c:	d01e      	beq.n	804364c <_printf_common+0xa4>
 804360e:	6823      	ldr	r3, [r4, #0]
 8043610:	6922      	ldr	r2, [r4, #16]
 8043612:	f003 0306 	and.w	r3, r3, #6
 8043616:	2b04      	cmp	r3, #4
 8043618:	bf02      	ittt	eq
 804361a:	68e5      	ldreq	r5, [r4, #12]
 804361c:	6833      	ldreq	r3, [r6, #0]
 804361e:	1aed      	subeq	r5, r5, r3
 8043620:	68a3      	ldr	r3, [r4, #8]
 8043622:	bf0c      	ite	eq
 8043624:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8043628:	2500      	movne	r5, #0
 804362a:	4293      	cmp	r3, r2
 804362c:	bfc4      	itt	gt
 804362e:	1a9b      	subgt	r3, r3, r2
 8043630:	18ed      	addgt	r5, r5, r3
 8043632:	2600      	movs	r6, #0
 8043634:	341a      	adds	r4, #26
 8043636:	42b5      	cmp	r5, r6
 8043638:	d11a      	bne.n	8043670 <_printf_common+0xc8>
 804363a:	2000      	movs	r0, #0
 804363c:	e008      	b.n	8043650 <_printf_common+0xa8>
 804363e:	2301      	movs	r3, #1
 8043640:	4652      	mov	r2, sl
 8043642:	4641      	mov	r1, r8
 8043644:	4638      	mov	r0, r7
 8043646:	47c8      	blx	r9
 8043648:	3001      	adds	r0, #1
 804364a:	d103      	bne.n	8043654 <_printf_common+0xac>
 804364c:	f04f 30ff 	mov.w	r0, #4294967295
 8043650:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8043654:	3501      	adds	r5, #1
 8043656:	e7c6      	b.n	80435e6 <_printf_common+0x3e>
 8043658:	18e1      	adds	r1, r4, r3
 804365a:	1c5a      	adds	r2, r3, #1
 804365c:	2030      	movs	r0, #48	@ 0x30
 804365e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8043662:	4422      	add	r2, r4
 8043664:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8043668:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 804366c:	3302      	adds	r3, #2
 804366e:	e7c7      	b.n	8043600 <_printf_common+0x58>
 8043670:	2301      	movs	r3, #1
 8043672:	4622      	mov	r2, r4
 8043674:	4641      	mov	r1, r8
 8043676:	4638      	mov	r0, r7
 8043678:	47c8      	blx	r9
 804367a:	3001      	adds	r0, #1
 804367c:	d0e6      	beq.n	804364c <_printf_common+0xa4>
 804367e:	3601      	adds	r6, #1
 8043680:	e7d9      	b.n	8043636 <_printf_common+0x8e>
	...

08043684 <_printf_i>:
 8043684:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8043688:	7e0f      	ldrb	r7, [r1, #24]
 804368a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 804368c:	2f78      	cmp	r7, #120	@ 0x78
 804368e:	4691      	mov	r9, r2
 8043690:	4680      	mov	r8, r0
 8043692:	460c      	mov	r4, r1
 8043694:	469a      	mov	sl, r3
 8043696:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 804369a:	d807      	bhi.n	80436ac <_printf_i+0x28>
 804369c:	2f62      	cmp	r7, #98	@ 0x62
 804369e:	d80a      	bhi.n	80436b6 <_printf_i+0x32>
 80436a0:	2f00      	cmp	r7, #0
 80436a2:	f000 80d2 	beq.w	804384a <_printf_i+0x1c6>
 80436a6:	2f58      	cmp	r7, #88	@ 0x58
 80436a8:	f000 80b9 	beq.w	804381e <_printf_i+0x19a>
 80436ac:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80436b0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80436b4:	e03a      	b.n	804372c <_printf_i+0xa8>
 80436b6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80436ba:	2b15      	cmp	r3, #21
 80436bc:	d8f6      	bhi.n	80436ac <_printf_i+0x28>
 80436be:	a101      	add	r1, pc, #4	@ (adr r1, 80436c4 <_printf_i+0x40>)
 80436c0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80436c4:	0804371d 	.word	0x0804371d
 80436c8:	08043731 	.word	0x08043731
 80436cc:	080436ad 	.word	0x080436ad
 80436d0:	080436ad 	.word	0x080436ad
 80436d4:	080436ad 	.word	0x080436ad
 80436d8:	080436ad 	.word	0x080436ad
 80436dc:	08043731 	.word	0x08043731
 80436e0:	080436ad 	.word	0x080436ad
 80436e4:	080436ad 	.word	0x080436ad
 80436e8:	080436ad 	.word	0x080436ad
 80436ec:	080436ad 	.word	0x080436ad
 80436f0:	08043831 	.word	0x08043831
 80436f4:	0804375b 	.word	0x0804375b
 80436f8:	080437eb 	.word	0x080437eb
 80436fc:	080436ad 	.word	0x080436ad
 8043700:	080436ad 	.word	0x080436ad
 8043704:	08043853 	.word	0x08043853
 8043708:	080436ad 	.word	0x080436ad
 804370c:	0804375b 	.word	0x0804375b
 8043710:	080436ad 	.word	0x080436ad
 8043714:	080436ad 	.word	0x080436ad
 8043718:	080437f3 	.word	0x080437f3
 804371c:	6833      	ldr	r3, [r6, #0]
 804371e:	1d1a      	adds	r2, r3, #4
 8043720:	681b      	ldr	r3, [r3, #0]
 8043722:	6032      	str	r2, [r6, #0]
 8043724:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8043728:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 804372c:	2301      	movs	r3, #1
 804372e:	e09d      	b.n	804386c <_printf_i+0x1e8>
 8043730:	6833      	ldr	r3, [r6, #0]
 8043732:	6820      	ldr	r0, [r4, #0]
 8043734:	1d19      	adds	r1, r3, #4
 8043736:	6031      	str	r1, [r6, #0]
 8043738:	0606      	lsls	r6, r0, #24
 804373a:	d501      	bpl.n	8043740 <_printf_i+0xbc>
 804373c:	681d      	ldr	r5, [r3, #0]
 804373e:	e003      	b.n	8043748 <_printf_i+0xc4>
 8043740:	0645      	lsls	r5, r0, #25
 8043742:	d5fb      	bpl.n	804373c <_printf_i+0xb8>
 8043744:	f9b3 5000 	ldrsh.w	r5, [r3]
 8043748:	2d00      	cmp	r5, #0
 804374a:	da03      	bge.n	8043754 <_printf_i+0xd0>
 804374c:	232d      	movs	r3, #45	@ 0x2d
 804374e:	426d      	negs	r5, r5
 8043750:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8043754:	4859      	ldr	r0, [pc, #356]	@ (80438bc <_printf_i+0x238>)
 8043756:	230a      	movs	r3, #10
 8043758:	e011      	b.n	804377e <_printf_i+0xfa>
 804375a:	6821      	ldr	r1, [r4, #0]
 804375c:	6833      	ldr	r3, [r6, #0]
 804375e:	0608      	lsls	r0, r1, #24
 8043760:	f853 5b04 	ldr.w	r5, [r3], #4
 8043764:	d402      	bmi.n	804376c <_printf_i+0xe8>
 8043766:	0649      	lsls	r1, r1, #25
 8043768:	bf48      	it	mi
 804376a:	b2ad      	uxthmi	r5, r5
 804376c:	2f6f      	cmp	r7, #111	@ 0x6f
 804376e:	4853      	ldr	r0, [pc, #332]	@ (80438bc <_printf_i+0x238>)
 8043770:	6033      	str	r3, [r6, #0]
 8043772:	bf14      	ite	ne
 8043774:	230a      	movne	r3, #10
 8043776:	2308      	moveq	r3, #8
 8043778:	2100      	movs	r1, #0
 804377a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 804377e:	6866      	ldr	r6, [r4, #4]
 8043780:	60a6      	str	r6, [r4, #8]
 8043782:	2e00      	cmp	r6, #0
 8043784:	bfa2      	ittt	ge
 8043786:	6821      	ldrge	r1, [r4, #0]
 8043788:	f021 0104 	bicge.w	r1, r1, #4
 804378c:	6021      	strge	r1, [r4, #0]
 804378e:	b90d      	cbnz	r5, 8043794 <_printf_i+0x110>
 8043790:	2e00      	cmp	r6, #0
 8043792:	d04b      	beq.n	804382c <_printf_i+0x1a8>
 8043794:	4616      	mov	r6, r2
 8043796:	fbb5 f1f3 	udiv	r1, r5, r3
 804379a:	fb03 5711 	mls	r7, r3, r1, r5
 804379e:	5dc7      	ldrb	r7, [r0, r7]
 80437a0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80437a4:	462f      	mov	r7, r5
 80437a6:	42bb      	cmp	r3, r7
 80437a8:	460d      	mov	r5, r1
 80437aa:	d9f4      	bls.n	8043796 <_printf_i+0x112>
 80437ac:	2b08      	cmp	r3, #8
 80437ae:	d10b      	bne.n	80437c8 <_printf_i+0x144>
 80437b0:	6823      	ldr	r3, [r4, #0]
 80437b2:	07df      	lsls	r7, r3, #31
 80437b4:	d508      	bpl.n	80437c8 <_printf_i+0x144>
 80437b6:	6923      	ldr	r3, [r4, #16]
 80437b8:	6861      	ldr	r1, [r4, #4]
 80437ba:	4299      	cmp	r1, r3
 80437bc:	bfde      	ittt	le
 80437be:	2330      	movle	r3, #48	@ 0x30
 80437c0:	f806 3c01 	strble.w	r3, [r6, #-1]
 80437c4:	f106 36ff 	addle.w	r6, r6, #4294967295
 80437c8:	1b92      	subs	r2, r2, r6
 80437ca:	6122      	str	r2, [r4, #16]
 80437cc:	f8cd a000 	str.w	sl, [sp]
 80437d0:	464b      	mov	r3, r9
 80437d2:	aa03      	add	r2, sp, #12
 80437d4:	4621      	mov	r1, r4
 80437d6:	4640      	mov	r0, r8
 80437d8:	f7ff fee6 	bl	80435a8 <_printf_common>
 80437dc:	3001      	adds	r0, #1
 80437de:	d14a      	bne.n	8043876 <_printf_i+0x1f2>
 80437e0:	f04f 30ff 	mov.w	r0, #4294967295
 80437e4:	b004      	add	sp, #16
 80437e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80437ea:	6823      	ldr	r3, [r4, #0]
 80437ec:	f043 0320 	orr.w	r3, r3, #32
 80437f0:	6023      	str	r3, [r4, #0]
 80437f2:	4833      	ldr	r0, [pc, #204]	@ (80438c0 <_printf_i+0x23c>)
 80437f4:	2778      	movs	r7, #120	@ 0x78
 80437f6:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80437fa:	6823      	ldr	r3, [r4, #0]
 80437fc:	6831      	ldr	r1, [r6, #0]
 80437fe:	061f      	lsls	r7, r3, #24
 8043800:	f851 5b04 	ldr.w	r5, [r1], #4
 8043804:	d402      	bmi.n	804380c <_printf_i+0x188>
 8043806:	065f      	lsls	r7, r3, #25
 8043808:	bf48      	it	mi
 804380a:	b2ad      	uxthmi	r5, r5
 804380c:	6031      	str	r1, [r6, #0]
 804380e:	07d9      	lsls	r1, r3, #31
 8043810:	bf44      	itt	mi
 8043812:	f043 0320 	orrmi.w	r3, r3, #32
 8043816:	6023      	strmi	r3, [r4, #0]
 8043818:	b11d      	cbz	r5, 8043822 <_printf_i+0x19e>
 804381a:	2310      	movs	r3, #16
 804381c:	e7ac      	b.n	8043778 <_printf_i+0xf4>
 804381e:	4827      	ldr	r0, [pc, #156]	@ (80438bc <_printf_i+0x238>)
 8043820:	e7e9      	b.n	80437f6 <_printf_i+0x172>
 8043822:	6823      	ldr	r3, [r4, #0]
 8043824:	f023 0320 	bic.w	r3, r3, #32
 8043828:	6023      	str	r3, [r4, #0]
 804382a:	e7f6      	b.n	804381a <_printf_i+0x196>
 804382c:	4616      	mov	r6, r2
 804382e:	e7bd      	b.n	80437ac <_printf_i+0x128>
 8043830:	6833      	ldr	r3, [r6, #0]
 8043832:	6825      	ldr	r5, [r4, #0]
 8043834:	6961      	ldr	r1, [r4, #20]
 8043836:	1d18      	adds	r0, r3, #4
 8043838:	6030      	str	r0, [r6, #0]
 804383a:	062e      	lsls	r6, r5, #24
 804383c:	681b      	ldr	r3, [r3, #0]
 804383e:	d501      	bpl.n	8043844 <_printf_i+0x1c0>
 8043840:	6019      	str	r1, [r3, #0]
 8043842:	e002      	b.n	804384a <_printf_i+0x1c6>
 8043844:	0668      	lsls	r0, r5, #25
 8043846:	d5fb      	bpl.n	8043840 <_printf_i+0x1bc>
 8043848:	8019      	strh	r1, [r3, #0]
 804384a:	2300      	movs	r3, #0
 804384c:	6123      	str	r3, [r4, #16]
 804384e:	4616      	mov	r6, r2
 8043850:	e7bc      	b.n	80437cc <_printf_i+0x148>
 8043852:	6833      	ldr	r3, [r6, #0]
 8043854:	1d1a      	adds	r2, r3, #4
 8043856:	6032      	str	r2, [r6, #0]
 8043858:	681e      	ldr	r6, [r3, #0]
 804385a:	6862      	ldr	r2, [r4, #4]
 804385c:	2100      	movs	r1, #0
 804385e:	4630      	mov	r0, r6
 8043860:	f7fc fcee 	bl	8040240 <memchr>
 8043864:	b108      	cbz	r0, 804386a <_printf_i+0x1e6>
 8043866:	1b80      	subs	r0, r0, r6
 8043868:	6060      	str	r0, [r4, #4]
 804386a:	6863      	ldr	r3, [r4, #4]
 804386c:	6123      	str	r3, [r4, #16]
 804386e:	2300      	movs	r3, #0
 8043870:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8043874:	e7aa      	b.n	80437cc <_printf_i+0x148>
 8043876:	6923      	ldr	r3, [r4, #16]
 8043878:	4632      	mov	r2, r6
 804387a:	4649      	mov	r1, r9
 804387c:	4640      	mov	r0, r8
 804387e:	47d0      	blx	sl
 8043880:	3001      	adds	r0, #1
 8043882:	d0ad      	beq.n	80437e0 <_printf_i+0x15c>
 8043884:	6823      	ldr	r3, [r4, #0]
 8043886:	079b      	lsls	r3, r3, #30
 8043888:	d413      	bmi.n	80438b2 <_printf_i+0x22e>
 804388a:	68e0      	ldr	r0, [r4, #12]
 804388c:	9b03      	ldr	r3, [sp, #12]
 804388e:	4298      	cmp	r0, r3
 8043890:	bfb8      	it	lt
 8043892:	4618      	movlt	r0, r3
 8043894:	e7a6      	b.n	80437e4 <_printf_i+0x160>
 8043896:	2301      	movs	r3, #1
 8043898:	4632      	mov	r2, r6
 804389a:	4649      	mov	r1, r9
 804389c:	4640      	mov	r0, r8
 804389e:	47d0      	blx	sl
 80438a0:	3001      	adds	r0, #1
 80438a2:	d09d      	beq.n	80437e0 <_printf_i+0x15c>
 80438a4:	3501      	adds	r5, #1
 80438a6:	68e3      	ldr	r3, [r4, #12]
 80438a8:	9903      	ldr	r1, [sp, #12]
 80438aa:	1a5b      	subs	r3, r3, r1
 80438ac:	42ab      	cmp	r3, r5
 80438ae:	dcf2      	bgt.n	8043896 <_printf_i+0x212>
 80438b0:	e7eb      	b.n	804388a <_printf_i+0x206>
 80438b2:	2500      	movs	r5, #0
 80438b4:	f104 0619 	add.w	r6, r4, #25
 80438b8:	e7f5      	b.n	80438a6 <_printf_i+0x222>
 80438ba:	bf00      	nop
 80438bc:	08043ccd 	.word	0x08043ccd
 80438c0:	08043cde 	.word	0x08043cde

080438c4 <__sflush_r>:
 80438c4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80438c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80438cc:	0716      	lsls	r6, r2, #28
 80438ce:	4605      	mov	r5, r0
 80438d0:	460c      	mov	r4, r1
 80438d2:	d454      	bmi.n	804397e <__sflush_r+0xba>
 80438d4:	684b      	ldr	r3, [r1, #4]
 80438d6:	2b00      	cmp	r3, #0
 80438d8:	dc02      	bgt.n	80438e0 <__sflush_r+0x1c>
 80438da:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80438dc:	2b00      	cmp	r3, #0
 80438de:	dd48      	ble.n	8043972 <__sflush_r+0xae>
 80438e0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80438e2:	2e00      	cmp	r6, #0
 80438e4:	d045      	beq.n	8043972 <__sflush_r+0xae>
 80438e6:	2300      	movs	r3, #0
 80438e8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80438ec:	682f      	ldr	r7, [r5, #0]
 80438ee:	6a21      	ldr	r1, [r4, #32]
 80438f0:	602b      	str	r3, [r5, #0]
 80438f2:	d030      	beq.n	8043956 <__sflush_r+0x92>
 80438f4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80438f6:	89a3      	ldrh	r3, [r4, #12]
 80438f8:	0759      	lsls	r1, r3, #29
 80438fa:	d505      	bpl.n	8043908 <__sflush_r+0x44>
 80438fc:	6863      	ldr	r3, [r4, #4]
 80438fe:	1ad2      	subs	r2, r2, r3
 8043900:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8043902:	b10b      	cbz	r3, 8043908 <__sflush_r+0x44>
 8043904:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8043906:	1ad2      	subs	r2, r2, r3
 8043908:	2300      	movs	r3, #0
 804390a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 804390c:	6a21      	ldr	r1, [r4, #32]
 804390e:	4628      	mov	r0, r5
 8043910:	47b0      	blx	r6
 8043912:	1c43      	adds	r3, r0, #1
 8043914:	89a3      	ldrh	r3, [r4, #12]
 8043916:	d106      	bne.n	8043926 <__sflush_r+0x62>
 8043918:	6829      	ldr	r1, [r5, #0]
 804391a:	291d      	cmp	r1, #29
 804391c:	d82b      	bhi.n	8043976 <__sflush_r+0xb2>
 804391e:	4a2a      	ldr	r2, [pc, #168]	@ (80439c8 <__sflush_r+0x104>)
 8043920:	410a      	asrs	r2, r1
 8043922:	07d6      	lsls	r6, r2, #31
 8043924:	d427      	bmi.n	8043976 <__sflush_r+0xb2>
 8043926:	2200      	movs	r2, #0
 8043928:	6062      	str	r2, [r4, #4]
 804392a:	04d9      	lsls	r1, r3, #19
 804392c:	6922      	ldr	r2, [r4, #16]
 804392e:	6022      	str	r2, [r4, #0]
 8043930:	d504      	bpl.n	804393c <__sflush_r+0x78>
 8043932:	1c42      	adds	r2, r0, #1
 8043934:	d101      	bne.n	804393a <__sflush_r+0x76>
 8043936:	682b      	ldr	r3, [r5, #0]
 8043938:	b903      	cbnz	r3, 804393c <__sflush_r+0x78>
 804393a:	6560      	str	r0, [r4, #84]	@ 0x54
 804393c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 804393e:	602f      	str	r7, [r5, #0]
 8043940:	b1b9      	cbz	r1, 8043972 <__sflush_r+0xae>
 8043942:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8043946:	4299      	cmp	r1, r3
 8043948:	d002      	beq.n	8043950 <__sflush_r+0x8c>
 804394a:	4628      	mov	r0, r5
 804394c:	f7ff fbf2 	bl	8043134 <_free_r>
 8043950:	2300      	movs	r3, #0
 8043952:	6363      	str	r3, [r4, #52]	@ 0x34
 8043954:	e00d      	b.n	8043972 <__sflush_r+0xae>
 8043956:	2301      	movs	r3, #1
 8043958:	4628      	mov	r0, r5
 804395a:	47b0      	blx	r6
 804395c:	4602      	mov	r2, r0
 804395e:	1c50      	adds	r0, r2, #1
 8043960:	d1c9      	bne.n	80438f6 <__sflush_r+0x32>
 8043962:	682b      	ldr	r3, [r5, #0]
 8043964:	2b00      	cmp	r3, #0
 8043966:	d0c6      	beq.n	80438f6 <__sflush_r+0x32>
 8043968:	2b1d      	cmp	r3, #29
 804396a:	d001      	beq.n	8043970 <__sflush_r+0xac>
 804396c:	2b16      	cmp	r3, #22
 804396e:	d11e      	bne.n	80439ae <__sflush_r+0xea>
 8043970:	602f      	str	r7, [r5, #0]
 8043972:	2000      	movs	r0, #0
 8043974:	e022      	b.n	80439bc <__sflush_r+0xf8>
 8043976:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 804397a:	b21b      	sxth	r3, r3
 804397c:	e01b      	b.n	80439b6 <__sflush_r+0xf2>
 804397e:	690f      	ldr	r7, [r1, #16]
 8043980:	2f00      	cmp	r7, #0
 8043982:	d0f6      	beq.n	8043972 <__sflush_r+0xae>
 8043984:	0793      	lsls	r3, r2, #30
 8043986:	680e      	ldr	r6, [r1, #0]
 8043988:	bf08      	it	eq
 804398a:	694b      	ldreq	r3, [r1, #20]
 804398c:	600f      	str	r7, [r1, #0]
 804398e:	bf18      	it	ne
 8043990:	2300      	movne	r3, #0
 8043992:	eba6 0807 	sub.w	r8, r6, r7
 8043996:	608b      	str	r3, [r1, #8]
 8043998:	f1b8 0f00 	cmp.w	r8, #0
 804399c:	dde9      	ble.n	8043972 <__sflush_r+0xae>
 804399e:	6a21      	ldr	r1, [r4, #32]
 80439a0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80439a2:	4643      	mov	r3, r8
 80439a4:	463a      	mov	r2, r7
 80439a6:	4628      	mov	r0, r5
 80439a8:	47b0      	blx	r6
 80439aa:	2800      	cmp	r0, #0
 80439ac:	dc08      	bgt.n	80439c0 <__sflush_r+0xfc>
 80439ae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80439b2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80439b6:	81a3      	strh	r3, [r4, #12]
 80439b8:	f04f 30ff 	mov.w	r0, #4294967295
 80439bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80439c0:	4407      	add	r7, r0
 80439c2:	eba8 0800 	sub.w	r8, r8, r0
 80439c6:	e7e7      	b.n	8043998 <__sflush_r+0xd4>
 80439c8:	dfbffffe 	.word	0xdfbffffe

080439cc <_fflush_r>:
 80439cc:	b538      	push	{r3, r4, r5, lr}
 80439ce:	690b      	ldr	r3, [r1, #16]
 80439d0:	4605      	mov	r5, r0
 80439d2:	460c      	mov	r4, r1
 80439d4:	b913      	cbnz	r3, 80439dc <_fflush_r+0x10>
 80439d6:	2500      	movs	r5, #0
 80439d8:	4628      	mov	r0, r5
 80439da:	bd38      	pop	{r3, r4, r5, pc}
 80439dc:	b118      	cbz	r0, 80439e6 <_fflush_r+0x1a>
 80439de:	6a03      	ldr	r3, [r0, #32]
 80439e0:	b90b      	cbnz	r3, 80439e6 <_fflush_r+0x1a>
 80439e2:	f7ff fa9f 	bl	8042f24 <__sinit>
 80439e6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80439ea:	2b00      	cmp	r3, #0
 80439ec:	d0f3      	beq.n	80439d6 <_fflush_r+0xa>
 80439ee:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80439f0:	07d0      	lsls	r0, r2, #31
 80439f2:	d404      	bmi.n	80439fe <_fflush_r+0x32>
 80439f4:	0599      	lsls	r1, r3, #22
 80439f6:	d402      	bmi.n	80439fe <_fflush_r+0x32>
 80439f8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80439fa:	f7ff fb98 	bl	804312e <__retarget_lock_acquire_recursive>
 80439fe:	4628      	mov	r0, r5
 8043a00:	4621      	mov	r1, r4
 8043a02:	f7ff ff5f 	bl	80438c4 <__sflush_r>
 8043a06:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8043a08:	07da      	lsls	r2, r3, #31
 8043a0a:	4605      	mov	r5, r0
 8043a0c:	d4e4      	bmi.n	80439d8 <_fflush_r+0xc>
 8043a0e:	89a3      	ldrh	r3, [r4, #12]
 8043a10:	059b      	lsls	r3, r3, #22
 8043a12:	d4e1      	bmi.n	80439d8 <_fflush_r+0xc>
 8043a14:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8043a16:	f7ff fb8b 	bl	8043130 <__retarget_lock_release_recursive>
 8043a1a:	e7dd      	b.n	80439d8 <_fflush_r+0xc>

08043a1c <__swbuf_r>:
 8043a1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8043a1e:	460e      	mov	r6, r1
 8043a20:	4614      	mov	r4, r2
 8043a22:	4605      	mov	r5, r0
 8043a24:	b118      	cbz	r0, 8043a2e <__swbuf_r+0x12>
 8043a26:	6a03      	ldr	r3, [r0, #32]
 8043a28:	b90b      	cbnz	r3, 8043a2e <__swbuf_r+0x12>
 8043a2a:	f7ff fa7b 	bl	8042f24 <__sinit>
 8043a2e:	69a3      	ldr	r3, [r4, #24]
 8043a30:	60a3      	str	r3, [r4, #8]
 8043a32:	89a3      	ldrh	r3, [r4, #12]
 8043a34:	071a      	lsls	r2, r3, #28
 8043a36:	d501      	bpl.n	8043a3c <__swbuf_r+0x20>
 8043a38:	6923      	ldr	r3, [r4, #16]
 8043a3a:	b943      	cbnz	r3, 8043a4e <__swbuf_r+0x32>
 8043a3c:	4621      	mov	r1, r4
 8043a3e:	4628      	mov	r0, r5
 8043a40:	f000 f82a 	bl	8043a98 <__swsetup_r>
 8043a44:	b118      	cbz	r0, 8043a4e <__swbuf_r+0x32>
 8043a46:	f04f 37ff 	mov.w	r7, #4294967295
 8043a4a:	4638      	mov	r0, r7
 8043a4c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8043a4e:	6823      	ldr	r3, [r4, #0]
 8043a50:	6922      	ldr	r2, [r4, #16]
 8043a52:	1a98      	subs	r0, r3, r2
 8043a54:	6963      	ldr	r3, [r4, #20]
 8043a56:	b2f6      	uxtb	r6, r6
 8043a58:	4283      	cmp	r3, r0
 8043a5a:	4637      	mov	r7, r6
 8043a5c:	dc05      	bgt.n	8043a6a <__swbuf_r+0x4e>
 8043a5e:	4621      	mov	r1, r4
 8043a60:	4628      	mov	r0, r5
 8043a62:	f7ff ffb3 	bl	80439cc <_fflush_r>
 8043a66:	2800      	cmp	r0, #0
 8043a68:	d1ed      	bne.n	8043a46 <__swbuf_r+0x2a>
 8043a6a:	68a3      	ldr	r3, [r4, #8]
 8043a6c:	3b01      	subs	r3, #1
 8043a6e:	60a3      	str	r3, [r4, #8]
 8043a70:	6823      	ldr	r3, [r4, #0]
 8043a72:	1c5a      	adds	r2, r3, #1
 8043a74:	6022      	str	r2, [r4, #0]
 8043a76:	701e      	strb	r6, [r3, #0]
 8043a78:	6962      	ldr	r2, [r4, #20]
 8043a7a:	1c43      	adds	r3, r0, #1
 8043a7c:	429a      	cmp	r2, r3
 8043a7e:	d004      	beq.n	8043a8a <__swbuf_r+0x6e>
 8043a80:	89a3      	ldrh	r3, [r4, #12]
 8043a82:	07db      	lsls	r3, r3, #31
 8043a84:	d5e1      	bpl.n	8043a4a <__swbuf_r+0x2e>
 8043a86:	2e0a      	cmp	r6, #10
 8043a88:	d1df      	bne.n	8043a4a <__swbuf_r+0x2e>
 8043a8a:	4621      	mov	r1, r4
 8043a8c:	4628      	mov	r0, r5
 8043a8e:	f7ff ff9d 	bl	80439cc <_fflush_r>
 8043a92:	2800      	cmp	r0, #0
 8043a94:	d0d9      	beq.n	8043a4a <__swbuf_r+0x2e>
 8043a96:	e7d6      	b.n	8043a46 <__swbuf_r+0x2a>

08043a98 <__swsetup_r>:
 8043a98:	b538      	push	{r3, r4, r5, lr}
 8043a9a:	4b29      	ldr	r3, [pc, #164]	@ (8043b40 <__swsetup_r+0xa8>)
 8043a9c:	4605      	mov	r5, r0
 8043a9e:	6818      	ldr	r0, [r3, #0]
 8043aa0:	460c      	mov	r4, r1
 8043aa2:	b118      	cbz	r0, 8043aac <__swsetup_r+0x14>
 8043aa4:	6a03      	ldr	r3, [r0, #32]
 8043aa6:	b90b      	cbnz	r3, 8043aac <__swsetup_r+0x14>
 8043aa8:	f7ff fa3c 	bl	8042f24 <__sinit>
 8043aac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8043ab0:	0719      	lsls	r1, r3, #28
 8043ab2:	d422      	bmi.n	8043afa <__swsetup_r+0x62>
 8043ab4:	06da      	lsls	r2, r3, #27
 8043ab6:	d407      	bmi.n	8043ac8 <__swsetup_r+0x30>
 8043ab8:	2209      	movs	r2, #9
 8043aba:	602a      	str	r2, [r5, #0]
 8043abc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8043ac0:	81a3      	strh	r3, [r4, #12]
 8043ac2:	f04f 30ff 	mov.w	r0, #4294967295
 8043ac6:	e033      	b.n	8043b30 <__swsetup_r+0x98>
 8043ac8:	0758      	lsls	r0, r3, #29
 8043aca:	d512      	bpl.n	8043af2 <__swsetup_r+0x5a>
 8043acc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8043ace:	b141      	cbz	r1, 8043ae2 <__swsetup_r+0x4a>
 8043ad0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8043ad4:	4299      	cmp	r1, r3
 8043ad6:	d002      	beq.n	8043ade <__swsetup_r+0x46>
 8043ad8:	4628      	mov	r0, r5
 8043ada:	f7ff fb2b 	bl	8043134 <_free_r>
 8043ade:	2300      	movs	r3, #0
 8043ae0:	6363      	str	r3, [r4, #52]	@ 0x34
 8043ae2:	89a3      	ldrh	r3, [r4, #12]
 8043ae4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8043ae8:	81a3      	strh	r3, [r4, #12]
 8043aea:	2300      	movs	r3, #0
 8043aec:	6063      	str	r3, [r4, #4]
 8043aee:	6923      	ldr	r3, [r4, #16]
 8043af0:	6023      	str	r3, [r4, #0]
 8043af2:	89a3      	ldrh	r3, [r4, #12]
 8043af4:	f043 0308 	orr.w	r3, r3, #8
 8043af8:	81a3      	strh	r3, [r4, #12]
 8043afa:	6923      	ldr	r3, [r4, #16]
 8043afc:	b94b      	cbnz	r3, 8043b12 <__swsetup_r+0x7a>
 8043afe:	89a3      	ldrh	r3, [r4, #12]
 8043b00:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8043b04:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8043b08:	d003      	beq.n	8043b12 <__swsetup_r+0x7a>
 8043b0a:	4621      	mov	r1, r4
 8043b0c:	4628      	mov	r0, r5
 8043b0e:	f000 f84f 	bl	8043bb0 <__smakebuf_r>
 8043b12:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8043b16:	f013 0201 	ands.w	r2, r3, #1
 8043b1a:	d00a      	beq.n	8043b32 <__swsetup_r+0x9a>
 8043b1c:	2200      	movs	r2, #0
 8043b1e:	60a2      	str	r2, [r4, #8]
 8043b20:	6962      	ldr	r2, [r4, #20]
 8043b22:	4252      	negs	r2, r2
 8043b24:	61a2      	str	r2, [r4, #24]
 8043b26:	6922      	ldr	r2, [r4, #16]
 8043b28:	b942      	cbnz	r2, 8043b3c <__swsetup_r+0xa4>
 8043b2a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8043b2e:	d1c5      	bne.n	8043abc <__swsetup_r+0x24>
 8043b30:	bd38      	pop	{r3, r4, r5, pc}
 8043b32:	0799      	lsls	r1, r3, #30
 8043b34:	bf58      	it	pl
 8043b36:	6962      	ldrpl	r2, [r4, #20]
 8043b38:	60a2      	str	r2, [r4, #8]
 8043b3a:	e7f4      	b.n	8043b26 <__swsetup_r+0x8e>
 8043b3c:	2000      	movs	r0, #0
 8043b3e:	e7f7      	b.n	8043b30 <__swsetup_r+0x98>
 8043b40:	20000018 	.word	0x20000018

08043b44 <_sbrk_r>:
 8043b44:	b538      	push	{r3, r4, r5, lr}
 8043b46:	4d06      	ldr	r5, [pc, #24]	@ (8043b60 <_sbrk_r+0x1c>)
 8043b48:	2300      	movs	r3, #0
 8043b4a:	4604      	mov	r4, r0
 8043b4c:	4608      	mov	r0, r1
 8043b4e:	602b      	str	r3, [r5, #0]
 8043b50:	f7fc ff96 	bl	8040a80 <_sbrk>
 8043b54:	1c43      	adds	r3, r0, #1
 8043b56:	d102      	bne.n	8043b5e <_sbrk_r+0x1a>
 8043b58:	682b      	ldr	r3, [r5, #0]
 8043b5a:	b103      	cbz	r3, 8043b5e <_sbrk_r+0x1a>
 8043b5c:	6023      	str	r3, [r4, #0]
 8043b5e:	bd38      	pop	{r3, r4, r5, pc}
 8043b60:	20000250 	.word	0x20000250

08043b64 <__swhatbuf_r>:
 8043b64:	b570      	push	{r4, r5, r6, lr}
 8043b66:	460c      	mov	r4, r1
 8043b68:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8043b6c:	2900      	cmp	r1, #0
 8043b6e:	b096      	sub	sp, #88	@ 0x58
 8043b70:	4615      	mov	r5, r2
 8043b72:	461e      	mov	r6, r3
 8043b74:	da0d      	bge.n	8043b92 <__swhatbuf_r+0x2e>
 8043b76:	89a3      	ldrh	r3, [r4, #12]
 8043b78:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8043b7c:	f04f 0100 	mov.w	r1, #0
 8043b80:	bf14      	ite	ne
 8043b82:	2340      	movne	r3, #64	@ 0x40
 8043b84:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8043b88:	2000      	movs	r0, #0
 8043b8a:	6031      	str	r1, [r6, #0]
 8043b8c:	602b      	str	r3, [r5, #0]
 8043b8e:	b016      	add	sp, #88	@ 0x58
 8043b90:	bd70      	pop	{r4, r5, r6, pc}
 8043b92:	466a      	mov	r2, sp
 8043b94:	f000 f848 	bl	8043c28 <_fstat_r>
 8043b98:	2800      	cmp	r0, #0
 8043b9a:	dbec      	blt.n	8043b76 <__swhatbuf_r+0x12>
 8043b9c:	9901      	ldr	r1, [sp, #4]
 8043b9e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8043ba2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8043ba6:	4259      	negs	r1, r3
 8043ba8:	4159      	adcs	r1, r3
 8043baa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8043bae:	e7eb      	b.n	8043b88 <__swhatbuf_r+0x24>

08043bb0 <__smakebuf_r>:
 8043bb0:	898b      	ldrh	r3, [r1, #12]
 8043bb2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8043bb4:	079d      	lsls	r5, r3, #30
 8043bb6:	4606      	mov	r6, r0
 8043bb8:	460c      	mov	r4, r1
 8043bba:	d507      	bpl.n	8043bcc <__smakebuf_r+0x1c>
 8043bbc:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8043bc0:	6023      	str	r3, [r4, #0]
 8043bc2:	6123      	str	r3, [r4, #16]
 8043bc4:	2301      	movs	r3, #1
 8043bc6:	6163      	str	r3, [r4, #20]
 8043bc8:	b003      	add	sp, #12
 8043bca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8043bcc:	ab01      	add	r3, sp, #4
 8043bce:	466a      	mov	r2, sp
 8043bd0:	f7ff ffc8 	bl	8043b64 <__swhatbuf_r>
 8043bd4:	9f00      	ldr	r7, [sp, #0]
 8043bd6:	4605      	mov	r5, r0
 8043bd8:	4639      	mov	r1, r7
 8043bda:	4630      	mov	r0, r6
 8043bdc:	f7ff fb16 	bl	804320c <_malloc_r>
 8043be0:	b948      	cbnz	r0, 8043bf6 <__smakebuf_r+0x46>
 8043be2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8043be6:	059a      	lsls	r2, r3, #22
 8043be8:	d4ee      	bmi.n	8043bc8 <__smakebuf_r+0x18>
 8043bea:	f023 0303 	bic.w	r3, r3, #3
 8043bee:	f043 0302 	orr.w	r3, r3, #2
 8043bf2:	81a3      	strh	r3, [r4, #12]
 8043bf4:	e7e2      	b.n	8043bbc <__smakebuf_r+0xc>
 8043bf6:	89a3      	ldrh	r3, [r4, #12]
 8043bf8:	6020      	str	r0, [r4, #0]
 8043bfa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8043bfe:	81a3      	strh	r3, [r4, #12]
 8043c00:	9b01      	ldr	r3, [sp, #4]
 8043c02:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8043c06:	b15b      	cbz	r3, 8043c20 <__smakebuf_r+0x70>
 8043c08:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8043c0c:	4630      	mov	r0, r6
 8043c0e:	f000 f81d 	bl	8043c4c <_isatty_r>
 8043c12:	b128      	cbz	r0, 8043c20 <__smakebuf_r+0x70>
 8043c14:	89a3      	ldrh	r3, [r4, #12]
 8043c16:	f023 0303 	bic.w	r3, r3, #3
 8043c1a:	f043 0301 	orr.w	r3, r3, #1
 8043c1e:	81a3      	strh	r3, [r4, #12]
 8043c20:	89a3      	ldrh	r3, [r4, #12]
 8043c22:	431d      	orrs	r5, r3
 8043c24:	81a5      	strh	r5, [r4, #12]
 8043c26:	e7cf      	b.n	8043bc8 <__smakebuf_r+0x18>

08043c28 <_fstat_r>:
 8043c28:	b538      	push	{r3, r4, r5, lr}
 8043c2a:	4d07      	ldr	r5, [pc, #28]	@ (8043c48 <_fstat_r+0x20>)
 8043c2c:	2300      	movs	r3, #0
 8043c2e:	4604      	mov	r4, r0
 8043c30:	4608      	mov	r0, r1
 8043c32:	4611      	mov	r1, r2
 8043c34:	602b      	str	r3, [r5, #0]
 8043c36:	f7fc fefb 	bl	8040a30 <_fstat>
 8043c3a:	1c43      	adds	r3, r0, #1
 8043c3c:	d102      	bne.n	8043c44 <_fstat_r+0x1c>
 8043c3e:	682b      	ldr	r3, [r5, #0]
 8043c40:	b103      	cbz	r3, 8043c44 <_fstat_r+0x1c>
 8043c42:	6023      	str	r3, [r4, #0]
 8043c44:	bd38      	pop	{r3, r4, r5, pc}
 8043c46:	bf00      	nop
 8043c48:	20000250 	.word	0x20000250

08043c4c <_isatty_r>:
 8043c4c:	b538      	push	{r3, r4, r5, lr}
 8043c4e:	4d06      	ldr	r5, [pc, #24]	@ (8043c68 <_isatty_r+0x1c>)
 8043c50:	2300      	movs	r3, #0
 8043c52:	4604      	mov	r4, r0
 8043c54:	4608      	mov	r0, r1
 8043c56:	602b      	str	r3, [r5, #0]
 8043c58:	f7fc fefa 	bl	8040a50 <_isatty>
 8043c5c:	1c43      	adds	r3, r0, #1
 8043c5e:	d102      	bne.n	8043c66 <_isatty_r+0x1a>
 8043c60:	682b      	ldr	r3, [r5, #0]
 8043c62:	b103      	cbz	r3, 8043c66 <_isatty_r+0x1a>
 8043c64:	6023      	str	r3, [r4, #0]
 8043c66:	bd38      	pop	{r3, r4, r5, pc}
 8043c68:	20000250 	.word	0x20000250

08043c6c <_init>:
 8043c6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8043c6e:	bf00      	nop
 8043c70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8043c72:	bc08      	pop	{r3}
 8043c74:	469e      	mov	lr, r3
 8043c76:	4770      	bx	lr

08043c78 <_fini>:
 8043c78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8043c7a:	bf00      	nop
 8043c7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8043c7e:	bc08      	pop	{r3}
 8043c80:	469e      	mov	lr, r3
 8043c82:	4770      	bx	lr
