// Seed: 2441501152
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_8;
  parameter id_9 = 1;
  wire id_10;
endmodule
module module_1 #(
    parameter id_2 = 32'd32
) (
    input  wire  id_0,
    input  wire  id_1,
    input  tri0  _id_2,
    input  tri1  id_3,
    output logic id_4,
    input  uwire id_5
);
  assign id_4 = 1;
  always begin : LABEL_0
    id_4 = id_5;
  end
  assign id_4 = id_3;
  wire  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  [  id_2  >=  1  :  -1  ]  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ,  id_40  ,  id_41  ,  id_42  ,  id_43  ,  id_44  ,  id_45  ,  id_46  ,  id_47  ,  id_48  ,  id_49  ,  id_50  ;
  module_0 modCall_1 (
      id_41,
      id_13,
      id_33,
      id_9,
      id_45,
      id_41,
      id_48
  );
endmodule
