Drill report for panel.kicad_pcb
Created on Thu Feb 18 17:25:55 2021

Copper Layer Stackup:
    =============================================================
    L1 :  F.Cu                      front
    L2 :  In1.Cu                    in1
    L3 :  In2.Cu                    in2
    L4 :  B.Cu                      back


Drill file 'panel.drl' contains
    plated through holes:
    =============================================================
    T1  0.30mm  0.012"  (160 holes)
    T2  0.80mm  0.031"  (64 holes)

    Total plated holes count 224


Not plated through holes are merged with plated holes
    unplated through holes:
    =============================================================
    T3  0.50mm  0.020"  (44 holes)

    Total unplated holes count 44
