.device LFE5U-85F

.comment Part: LFE5U-85F-6CABGA381

.tile CIB_R10C10:CIB_DSP
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103

.tile CIB_R10C16:CIB_DSP
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0303 S3_V06N0303

.tile CIB_R10C19:CIB_DSP
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303

.tile CIB_R10C22:CIB_DSP
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0303 S3_V06N0303

.tile CIB_R10C25:CIB_DSP
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103

.tile CIB_R10C31:CIB_DSP
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0303 S3_V06N0303

.tile CIB_R10C34:CIB_DSP
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0303 S3_V06N0203

.tile CIB_R10C37:CIB_DSP
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003

.tile CIB_R10C3:PVT_COUNT2
unknown: F2B0
unknown: F3B0
unknown: F5B0
unknown: F11B0
unknown: F13B0

.tile CIB_R10C46:CIB_DSP
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0303 S3_V06N0203

.tile CIB_R10C49:CIB_DSP
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0303

.tile CIB_R10C4:CIB_DSP
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0303

.tile CIB_R10C52:CIB_DSP
arc: N1_V02N0501 S3_V06N0303
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003

.tile CIB_R10C58:CIB_DSP
arc: N3_V06N0103 S3_V06N0103

.tile CIB_R10C6:CIB_DSP
arc: S3_V06S0003 N3_V06S0003

.tile CIB_R10C7:CIB_DSP
arc: N3_V06N0103 S3_V06N0103

.tile CIB_R1C10:CIB
arc: E1_H01E0001 E3_H06W0003
arc: E3_H06E0103 W3_H06E0003
arc: JA0 S1_V02N0501
enum: CIB.JB0MUX 0

.tile CIB_R1C112:CIB
arc: E1_H02E0701 S1_V02N0701

.tile CIB_R1C114:CIB
arc: JA0 W1_H02E0701
enum: CIB.JB0MUX 0

.tile CIB_R1C11:CIB
arc: JA0 H01E0001
enum: CIB.JB0MUX 0

.tile CIB_R1C12:CIB
arc: JA0 V02N0701
enum: CIB.JB0MUX 0

.tile CIB_R1C13:CIB
arc: JA0 S1_V02N0701
enum: CIB.JB0MUX 0

.tile CIB_R1C14:CIB
arc: JA0 V02N0701
enum: CIB.JB0MUX 0

.tile CIB_R1C15:CIB
arc: JA0 S1_V02N0701
enum: CIB.JB0MUX 0

.tile CIB_R1C16:CIB
arc: E3_H06E0203 W3_H06E0103
arc: JA0 V02N0701
arc: S1_V02S0101 W3_H06E0103
arc: W3_H06W0003 V06N0003
enum: CIB.JB0MUX 0

.tile CIB_R1C17:CIB
arc: E1_H02E0001 S1_V02N0001

.tile CIB_R1C18:CIB
arc: JA0 S1_V02N0701
enum: CIB.JB0MUX 0

.tile CIB_R1C19:CIB
arc: H00L0000 W1_H02E0001
arc: JA0 H00L0000
enum: CIB.JB0MUX 0

.tile CIB_R1C20:CIB
arc: JA0 E1_H02W0501
enum: CIB.JB0MUX 0

.tile CIB_R1C21:CIB
arc: JA0 V02N0501
enum: CIB.JB0MUX 0

.tile CIB_R1C22:CIB
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0203
arc: W1_H02W0501 S1_V02N0501

.tile CIB_R1C25:CIB
arc: S1_V02S0501 H06E0303

.tile CIB_R1C28:CIB
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0303 W3_H06E0203

.tile CIB_R1C31:CIB
arc: S1_V02S0501 H06E0303

.tile CIB_R1C34:CIB
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: S1_V02S0301 W3_H06E0003

.tile CIB_R1C37:CIB
arc: S1_V02S0201 V01N0001
arc: S1_V02S0301 H06E0003

.tile CIB_R1C3:CIB
arc: E1_H02E0701 V01N0101

.tile CIB_R1C40:CIB
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103

.tile CIB_R1C46:CIB
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: S1_V02S0301 W3_H06E0003

.tile CIB_R1C49:CIB
arc: S1_V02S0301 H06E0003

.tile CIB_R1C4:CIB
arc: E3_H06E0003 S3_V06N0003
arc: S1_V02S0301 S3_V06N0003

.tile CIB_R1C52:CIB
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: S1_V02S0301 W3_H06E0003

.tile CIB_R1C55:CIB
arc: E1_H02E0701 V01N0101
arc: S1_V02S0301 H06E0003

.tile CIB_R1C57:CIB
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0701 W1_H02E0701

.tile CIB_R1C58:CIB
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0301 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 V01N0101
arc: JA0 V02N0701
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0101 W3_H06E0103
enum: CIB.JB0MUX 0

.tile CIB_R1C59:CIB
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0701 V02N0701
arc: JA0 W1_H02E0701
arc: S1_V02S0101 H02E0101
enum: CIB.JB0MUX 0

.tile CIB_R1C5:CIB
arc: JA0 W1_H02E0701
enum: CIB.JB0MUX 0

.tile CIB_R1C60:CIB
arc: JA0 H02E0701
arc: S1_V02S0301 W1_H02E0301
enum: CIB.JB0MUX 0

.tile CIB_R1C61:CIB
arc: JA0 W1_H02E0501
arc: S1_V02S0201 H06E0103
enum: CIB.JB0MUX 0

.tile CIB_R1C62:CIB
arc: E1_H02E0601 V06N0303
arc: E3_H06E0003 V06N0003

.tile CIB_R1C63:CIB
arc: JA0 H02W0701
enum: CIB.JB0MUX 0

.tile CIB_R1C64:CIB
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0701 W1_H02E0601
arc: JA0 H02W0701
arc: W1_H02W0701 V02N0701
enum: CIB.JB0MUX 0

.tile CIB_R1C65:CIB
arc: JA0 H02E0701
arc: W1_H02W0701 V02N0701
enum: CIB.JB0MUX 0

.tile CIB_R1C66:CIB
arc: JA0 W1_H02E0501
enum: CIB.JB0MUX 0

.tile CIB_R1C68:CIB
arc: E1_H01E0001 W3_H06E0003

.tile CIB_R1C69:CIB
arc: JA0 H01E0001
enum: CIB.JB0MUX 0

.tile CIB_R1C6:CIB
arc: JA0 E1_H02W0501
enum: CIB.JB0MUX 0

.tile CIB_R1C70:CIB
arc: E1_H02E0501 V06N0303
arc: JA0 V02N0701
enum: CIB.JB0MUX 0

.tile CIB_R1C71:CIB
arc: JA0 S1_V02N0701
enum: CIB.JB0MUX 0

.tile CIB_R1C72:CIB
arc: JA0 W1_H02E0501
enum: CIB.JB0MUX 0

.tile CIB_R1C74:CIB
arc: JA0 V02N0701
enum: CIB.JB0MUX 0

.tile CIB_R1C76:CIB
arc: E1_H02E0601 V06N0303

.tile CIB_R1C78:CIB
arc: E1_H02E0701 W1_H02E0601

.tile CIB_R1C7:CIB
arc: JA0 V02N0501
enum: CIB.JB0MUX 0

.tile CIB_R1C80:CIB
arc: JA0 W1_H02E0701
enum: CIB.JB0MUX 0

.tile CIB_R1C81:CIB
arc: JA0 V02N0701
enum: CIB.JB0MUX 0

.tile CIB_R1C8:CIB
arc: W1_H02W0501 S1_V02N0501

.tile CIB_R1C9:CIB
arc: JA0 S1_V02N0501
enum: CIB.JB0MUX 0

.tile CIB_R22C10:CIB_EBR
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0303 S3_V06N0203

.tile CIB_R22C16:CIB_EBR
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203

.tile CIB_R22C19:CIB_EBR
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203

.tile CIB_R22C22:CIB_EBR
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203

.tile CIB_R22C25:CIB_EBR
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0303 S3_V06N0203

.tile CIB_R22C31:CIB_EBR
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0203 S3_V06N0103

.tile CIB_R22C34:CIB_EBR
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 S3_V06N0303

.tile CIB_R22C37:CIB_EBR
arc: N1_V02N0501 S3_V06N0303
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0303 S3_V06N0203

.tile CIB_R22C46:CIB_EBR
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203

.tile CIB_R22C49:CIB_EBR
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103

.tile CIB_R22C4:CIB_EBR
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103

.tile CIB_R22C52:CIB_EBR
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303

.tile CIB_R22C58:CIB_EBR
arc: N3_V06N0103 S3_V06N0103

.tile CIB_R22C6:CIB_EBR
arc: S3_V06S0103 N3_V06S0103

.tile CIB_R22C7:CIB_EBR
arc: N3_V06N0003 S3_V06N0303

.tile CIB_R34C10:CIB_DSP
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203

.tile CIB_R34C16:CIB_DSP
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103

.tile CIB_R34C19:CIB_DSP
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003

.tile CIB_R34C22:CIB_DSP
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203

.tile CIB_R34C25:CIB_DSP
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0303 S3_V06N0203

.tile CIB_R34C31:CIB_DSP
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0203 S3_V06N0203

.tile CIB_R34C34:CIB_DSP
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0303 S3_V06N0303

.tile CIB_R34C37:CIB_DSP
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203

.tile CIB_R34C46:CIB_DSP
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203

.tile CIB_R34C49:CIB_DSP
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0303 S3_V06N0203

.tile CIB_R34C4:CIB_DSP
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0303 S3_V06N0303

.tile CIB_R34C52:CIB_DSP
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0303 S3_V06N0203

.tile CIB_R34C58:CIB_DSP
arc: N3_V06N0003 S3_V06N0303

.tile CIB_R34C6:CIB_DSP
arc: S3_V06S0203 N3_V06S0103

.tile CIB_R34C7:CIB_DSP
arc: N3_V06N0303 S3_V06N0303

.tile CIB_R46C10:CIB_EBR
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003

.tile CIB_R46C16:CIB_EBR
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0303 S3_V06N0203

.tile CIB_R46C19:CIB_EBR
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203

.tile CIB_R46C22:CIB_EBR
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0303 S3_V06N0203

.tile CIB_R46C25:CIB_EBR
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0303 S3_V06N0303

.tile CIB_R46C31:CIB_EBR
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303

.tile CIB_R46C34:CIB_EBR
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0303 S3_V06N0303

.tile CIB_R46C37:CIB_EBR
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0303 S3_V06N0203

.tile CIB_R46C46:CIB_EBR
arc: N1_V02N0101 S3_V06N0103
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0203

.tile CIB_R46C49:CIB_EBR
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 S3_V06N0303

.tile CIB_R46C4:CIB_EBR
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0303 S3_V06N0303

.tile CIB_R46C52:CIB_EBR
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 S3_V06N0303

.tile CIB_R46C58:CIB_EBR
arc: N3_V06N0303 S3_V06N0203

.tile CIB_R46C6:CIB_EBR
arc: S3_V06S0003 N3_V06S0303

.tile CIB_R46C7:CIB_EBR
arc: N3_V06N0303 S3_V06N0303

.tile CIB_R50C1:CIB_LR
arc: JA0 E1_H02W0501
arc: JD7 E1_H02W0001
arc: S1_V02S0501 H02W0501
enum: CIB.JB0MUX 0

.tile CIB_R52C1:CIB_LR
arc: JA0 N1_V02S0501
arc: JA3 H02W0701
enum: CIB.JB0MUX 0
enum: CIB.JB3MUX 0

.tile CIB_R58C10:CIB_DSP
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0203 S3_V06N0203

.tile CIB_R58C16:CIB_DSP
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0103

.tile CIB_R58C19:CIB_DSP
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003

.tile CIB_R58C22:CIB_DSP
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203

.tile CIB_R58C25:CIB_DSP
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303

.tile CIB_R58C31:CIB_DSP
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203

.tile CIB_R58C34:CIB_DSP
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203

.tile CIB_R58C37:CIB_DSP
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203

.tile CIB_R58C3:CIB_DSP
arc: N3_V06N0003 S3_V06N0003

.tile CIB_R58C46:CIB_DSP
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0203

.tile CIB_R58C49:CIB_DSP
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0303 S3_V06N0203

.tile CIB_R58C4:CIB_DSP
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0303 S3_V06N0203

.tile CIB_R58C52:CIB_DSP
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0203

.tile CIB_R58C58:CIB_DSP
arc: N3_V06N0203 S3_V06N0103

.tile CIB_R58C6:CIB_DSP
arc: S3_V06S0003 N3_V06S0003

.tile CIB_R58C7:CIB_DSP
arc: N3_V06N0303 S3_V06N0203

.tile CIB_R5C125:CIB_PLL1
enum: CIB.JA3MUX 0
enum: CIB.JB3MUX 0

.tile CIB_R5C1:CIB_PLL1
enum: CIB.JA3MUX 0
enum: CIB.JB3MUX 0

.tile CIB_R70C10:CIB_EBR
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0203

.tile CIB_R70C16:CIB_EBR
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0303 S3_V06N0303

.tile CIB_R70C19:CIB_EBR
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203

.tile CIB_R70C22:CIB_EBR
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0303 S3_V06N0203

.tile CIB_R70C25:CIB_EBR
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0203

.tile CIB_R70C2:CIB_EBR
arc: N1_V02N0201 E1_H02W0201

.tile CIB_R70C31:CIB_EBR
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103

.tile CIB_R70C34:CIB_EBR
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203

.tile CIB_R70C37:CIB_EBR
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203

.tile CIB_R70C3:CIB_EBR
arc: N3_V06N0303 S3_V06N0303

.tile CIB_R70C46:CIB_EBR
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 S3_V06N0303

.tile CIB_R70C49:CIB_EBR
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203

.tile CIB_R70C4:CIB_EBR
arc: N1_V02N0101 S3_V06N0103
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0203
arc: W1_H02W0201 S3_V06N0103

.tile CIB_R70C52:CIB_EBR
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203

.tile CIB_R70C58:CIB_EBR
arc: N3_V06N0003 S3_V06N0303

.tile CIB_R70C6:CIB_EBR
arc: S3_V06S0103 N3_V06S0003

.tile CIB_R70C7:CIB_EBR
arc: N3_V06N0203 S3_V06N0103

.tile CIB_R82C10:CIB_EBR
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0103

.tile CIB_R82C16:CIB_EBR
arc: N1_V02N0601 S3_V06N0303
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0303 S3_V06N0203

.tile CIB_R82C19:CIB_EBR
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0203 S3_V06N0203

.tile CIB_R82C22:CIB_EBR
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303

.tile CIB_R82C25:CIB_EBR
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003

.tile CIB_R82C31:CIB_EBR
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 S3_V06N0303

.tile CIB_R82C34:CIB_EBR
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0303

.tile CIB_R82C37:CIB_EBR
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203

.tile CIB_R82C3:CIB_EBR
arc: N3_V06N0203 S3_V06N0203

.tile CIB_R82C46:CIB_EBR
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203

.tile CIB_R82C49:CIB_EBR
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0203

.tile CIB_R82C4:CIB_EBR
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0203

.tile CIB_R82C52:CIB_EBR
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003

.tile CIB_R82C58:CIB_EBR
arc: N3_V06N0203 S3_V06N0103

.tile CIB_R82C6:CIB_EBR
arc: S3_V06S0303 N3_V06S0203

.tile CIB_R82C7:CIB_EBR
arc: N3_V06N0103 S3_V06N0103

.tile CIB_R94C10:CIB
arc: E3_H06E0303 W3_H06E0203
arc: N3_V06N0203 W3_H06E0203

.tile CIB_R94C123:CIB_PLL3
enum: CIB.JA3MUX 0
enum: CIB.JB3MUX 0

.tile CIB_R94C16:CIB
arc: E3_H06E0303 W3_H06E0303
arc: N3_V06N0303 W3_H06E0303

.tile CIB_R94C19:CIB
arc: N3_V06N0303 H06E0303

.tile CIB_R94C22:CIB
arc: E3_H06E0303 W3_H06E0303
arc: N3_V06N0303 W3_H06E0303

.tile CIB_R94C25:CIB
arc: N3_V06N0303 H06E0303

.tile CIB_R94C28:CIB
arc: E3_H06E0003 W3_H06E0303

.tile CIB_R94C31:CIB
arc: N3_V06N0003 H06E0003

.tile CIB_R94C34:CIB
arc: E3_H06E0103 W3_H06E0003
arc: N3_V06N0003 W3_H06E0003

.tile CIB_R94C37:CIB
arc: N3_V06N0103 H06E0103

.tile CIB_R94C3:CIB_PLL3
arc: E1_H02E0301 N1_V02S0301
arc: N3_V06N0103 E1_H01W0100
enum: CIB.JA3MUX 0
enum: CIB.JB3MUX 0

.tile CIB_R94C40:CIB
arc: E3_H06E0203 W3_H06E0103

.tile CIB_R94C46:VCIB_DCU0
arc: E3_H06E0203 W3_H06E0203
arc: N3_V06N0203 W3_H06E0203
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C47:VCIB_DCUA
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C48:VCIB_DCUB
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C49:VCIB_DCUC
arc: N3_V06N0203 H06E0203
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C4:CIB
arc: E3_H06E0203 JF7
arc: H01W0100 JF4
arc: JA4 E1_H02W0501
arc: JB4 H02E0301
arc: N1_V01N0001 JF5
arc: N1_V02N0601 JF6
arc: N3_V06N0003 JQ3
arc: N3_V06N0103 JQ1
arc: N3_V06N0203 JF7
arc: N3_V06N0303 JQ5

.tile CIB_R94C50:VCIB_DCUD
enum: CIB.JA1MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C51:VCIB_DCUF
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C52:VCIB_DCU3
arc: N3_V06N0203 W3_H06E0203
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C53:VCIB_DCU2
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C54:VCIB_DCUG
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C55:VCIB_DCUH
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C56:VCIB_DCUI
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C57:VCIB_DCU1
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0

.tile CIB_R94C6:CIB_EFB0
arc: W1_H02W0501 N3_V06S0303
enum: CIB.JB3MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C71:VCIB_DCU0
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C72:VCIB_DCUA
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C73:VCIB_DCUB
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C74:VCIB_DCUC
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C75:VCIB_DCUD
enum: CIB.JA1MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C76:VCIB_DCUF
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C77:VCIB_DCU3
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C78:VCIB_DCU2
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C79:VCIB_DCUG
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C7:CIB_EFB1
enum: CIB.JA3MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD5MUX 0

.tile CIB_R94C80:VCIB_DCUH
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C81:VCIB_DCUI
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C82:VCIB_DCU1
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0

.tile MIB_R0C10:PIOT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.PULLMODE NONE
enum: PIOB.DRIVE 4

.tile MIB_R0C114:PIOT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.PULLMODE NONE
enum: PIOA.DRIVE 4

.tile MIB_R0C11:PIOT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.PULLMODE NONE
enum: PIOA.DRIVE 4

.tile MIB_R0C123:BANKREF1
enum: BANK.VCCIO 3V3

.tile MIB_R0C12:PIOT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.PULLMODE NONE
enum: PIOB.DRIVE 4

.tile MIB_R0C13:PIOT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.PULLMODE NONE
enum: PIOA.DRIVE 4

.tile MIB_R0C14:PIOT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.PULLMODE NONE
enum: PIOB.DRIVE 4

.tile MIB_R0C15:PIOT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.PULLMODE NONE
enum: PIOA.DRIVE 4

.tile MIB_R0C16:PIOT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.PULLMODE NONE
enum: PIOB.DRIVE 4

.tile MIB_R0C18:PIOT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.PULLMODE NONE
enum: PIOA.DRIVE 4

.tile MIB_R0C19:PIOT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.PULLMODE NONE
enum: PIOB.DRIVE 4

.tile MIB_R0C20:PIOT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.PULLMODE NONE
enum: PIOA.DRIVE 4

.tile MIB_R0C21:PIOT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.PULLMODE NONE
enum: PIOB.DRIVE 4

.tile MIB_R0C3:BANKREF0
enum: BANK.VCCIO 3V3

.tile MIB_R0C58:PIOT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.PULLMODE NONE
enum: PIOA.DRIVE 4

.tile MIB_R0C59:PIOT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.PULLMODE NONE
enum: PIOB.DRIVE 4

.tile MIB_R0C5:PIOT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.PULLMODE NONE
enum: PIOB.DRIVE 4

.tile MIB_R0C60:PIOT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.PULLMODE NONE
enum: PIOA.DRIVE 4

.tile MIB_R0C61:PIOT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.PULLMODE NONE
enum: PIOB.DRIVE 4

.tile MIB_R0C63:PIOT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.PULLMODE NONE
enum: PIOA.DRIVE 4

.tile MIB_R0C64:PIOT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.PULLMODE NONE
enum: PIOB.DRIVE 4

.tile MIB_R0C65:PIOT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.PULLMODE NONE
enum: PIOA.DRIVE 4

.tile MIB_R0C66:PIOT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.PULLMODE NONE
enum: PIOB.DRIVE 4

.tile MIB_R0C69:PIOT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.PULLMODE NONE
enum: PIOA.DRIVE 4

.tile MIB_R0C6:PIOT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.PULLMODE NONE
enum: PIOA.DRIVE 4

.tile MIB_R0C70:PIOT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.PULLMODE NONE
enum: PIOB.DRIVE 4

.tile MIB_R0C71:PIOT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.PULLMODE NONE
enum: PIOA.DRIVE 4

.tile MIB_R0C72:PIOT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.PULLMODE NONE
enum: PIOB.DRIVE 4

.tile MIB_R0C74:PIOT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.PULLMODE NONE
enum: PIOA.DRIVE 4

.tile MIB_R0C7:PIOT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.PULLMODE NONE
enum: PIOB.DRIVE 4

.tile MIB_R0C80:PIOT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.PULLMODE NONE
enum: PIOA.DRIVE 4

.tile MIB_R0C81:PIOT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.PULLMODE NONE
enum: PIOB.DRIVE 4

.tile MIB_R0C9:PIOT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.PULLMODE NONE
enum: PIOA.DRIVE 4

.tile MIB_R1C10:PICT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C114:PICT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C11:PICT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C12:PICT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C13:PICT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C14:PICT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C15:PICT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C16:PICT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C18:PICT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C19:PICT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C20:PICT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C21:PICT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C58:PICT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C59:PICT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C5:PICT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C60:PICT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C61:PICT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C63:PICT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C64:PICT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C65:PICT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C66:PICT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C69:PICT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C6:PICT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C70:PICT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C71:PICT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C72:PICT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C74:PICT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C7:PICT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C80:PICT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C81:PICT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C9:PICT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R22C12:EBR_SPINE_UL2
arc: G_VPTX0000 G_HPRX0000

.tile MIB_R22C30:EBR_SPINE_UL1
arc: G_VPTX0000 G_HPRX0000

.tile MIB_R22C57:EBR_SPINE_UL0
arc: G_VPTX0000 G_HPRX0000

.tile MIB_R22C67:CMUX_UL_0
arc: G_DCS0CLK0 G_VPFN0000
arc: G_ULPCLK0 G_HPFE0000

.tile MIB_R22C68:CMUX_UR_0
arc: G_DCS0CLK1 G_VPFN0000
arc: G_URPCLK0 G_HPFE0000

.tile MIB_R46C3:LMID_0
arc: G_LDCC0CLKI G_JLLQPCLKCIB0

.tile MIB_R50C0:PICL0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R51C0:PICL1_DQS0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.PULLMODE NONE
enum: PIOA.DRIVE 4
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOC.PULLMODE NONE
enum: PIOC.DRIVE 4
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOD.PULLMODE NONE
enum: PIOD.DRIVE 4

.tile MIB_R52C0:PICL2_DQS1
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R70C67:CMUX_LL_0
arc: G_DCS1CLK0 G_VPFN0000
arc: G_LLPCLK0 G_HPFE0000

.tile MIB_R70C68:CMUX_LR_0
arc: G_DCS1CLK1 G_VPFN0000
arc: G_LRPCLK0 G_HPFE0000

.tile MIB_R95C101:PICB0
unknown: F0B1

.tile MIB_R95C102:PICB1
unknown: F0B1

.tile MIB_R95C103:PICB0
unknown: F0B1

.tile MIB_R95C104:PICB1
unknown: F0B1

.tile MIB_R95C105:PICB0
unknown: F0B1

.tile MIB_R95C106:PICB1
unknown: F0B1

.tile MIB_R95C107:PICB0
unknown: F0B1

.tile MIB_R95C108:PICB1
unknown: F0B1

.tile MIB_R95C110:PICB0
unknown: F0B1

.tile MIB_R95C111:PICB1
unknown: F0B1

.tile MIB_R95C112:PICB0
unknown: F0B1

.tile MIB_R95C113:PICB1
unknown: F0B1

.tile MIB_R95C114:PICB0
unknown: F0B1

.tile MIB_R95C115:PICB1
unknown: F0B1

.tile MIB_R95C116:PICB0
unknown: F0B1

.tile MIB_R95C117:PICB1
unknown: F0B1

.tile MIB_R95C119:PICB0
unknown: F0B1

.tile MIB_R95C120:PICB1
unknown: F0B1

.tile MIB_R95C121:PICB0
unknown: F0B1

.tile MIB_R95C122:PICB1
unknown: F0B1

.tile MIB_R95C1:BANKREF6
enum: BANK.VCCIO 3V3

.tile MIB_R95C4:EFB0_PICB0
enum: JTAG.ER1 ENABLED
enum: JTAG.ER2 ENABLED
unknown: F54B1
unknown: F56B1
unknown: F82B1
unknown: F94B1

.tile MIB_R95C96:PICB0
unknown: F0B1

.tile MIB_R95C97:PICB1
unknown: F0B1

.tile MIB_R95C98:PICB0
unknown: F0B1

.tile MIB_R95C99:PICB1
unknown: F0B1

.tile R11C3:PLC2
arc: S3_V06S0003 N3_V06S0003

.tile R12C22:PLC2
arc: N3_V06N0003 S1_V02N0001

.tile R14C10:PLC2
arc: N3_V06N0203 S3_V06N0203

.tile R14C16:PLC2
arc: N3_V06N0103 S3_V06N0103

.tile R14C22:PLC2
arc: N1_V02N0001 S1_V02N0501

.tile R14C2:PLC2
arc: N3_V06N0203 S3_V06N0103
arc: S3_V06S0103 N3_V06S0003

.tile R14C31:PLC2
arc: N3_V06N0003 S3_V06N0303

.tile R14C34:PLC2
arc: N3_V06N0303 S3_V06N0303

.tile R14C37:PLC2
arc: N3_V06N0003 S3_V06N0303

.tile R14C3:PLC2
arc: S3_V06S0103 N3_V06S0003

.tile R14C46:PLC2
arc: N3_V06N0003 S3_V06N0303

.tile R14C4:PLC2
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003

.tile R15C2:PLC2
arc: S3_V06S0203 N3_V06S0203

.tile R15C4:PLC2
arc: N3_V06N0303 S3_V06N0303

.tile R16C10:PLC2
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003

.tile R16C16:PLC2
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0303 S3_V06N0203

.tile R16C19:PLC2
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203

.tile R16C22:PLC2
arc: N1_V02N0501 S3_V06N0303
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0303 S3_V06N0203

.tile R16C25:PLC2
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003

.tile R16C31:PLC2
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0303 S3_V06N0203

.tile R16C34:PLC2
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0203 S3_V06N0103

.tile R16C37:PLC2
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0303 S3_V06N0303

.tile R16C46:PLC2
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0203 S3_V06N0203

.tile R16C49:PLC2
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203

.tile R16C4:PLC2
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0303 S3_V06N0203

.tile R16C52:PLC2
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0303 S3_V06N0203

.tile R16C58:PLC2
arc: N3_V06N0103 S3_V06N0103

.tile R16C6:PLC2
arc: S3_V06S0103 N3_V06S0003

.tile R16C7:PLC2
arc: N3_V06N0103 S3_V06N0003

.tile R17C3:PLC2
arc: S3_V06S0103 N3_V06S0003

.tile R20C10:PLC2
arc: N3_V06N0203 S3_V06N0103

.tile R20C16:PLC2
arc: N3_V06N0103 S3_V06N0103

.tile R20C2:PLC2
arc: N3_V06N0103 S3_V06N0103
arc: S3_V06S0203 N3_V06S0103

.tile R20C31:PLC2
arc: N3_V06N0303 S3_V06N0203

.tile R20C34:PLC2
arc: N3_V06N0303 S3_V06N0303

.tile R20C37:PLC2
arc: N3_V06N0303 S1_V02N0501

.tile R20C3:PLC2
arc: S3_V06S0203 N3_V06S0103

.tile R20C46:PLC2
arc: N3_V06N0303 S3_V06N0303

.tile R20C4:PLC2
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0303 S3_V06N0203

.tile R21C2:PLC2
arc: S3_V06S0203 N3_V06S0203

.tile R21C4:PLC2
arc: N3_V06N0303 S3_V06N0303

.tile R23C3:PLC2
arc: S3_V06S0103 N3_V06S0103

.tile R26C10:PLC2
arc: N3_V06N0103 S3_V06N0003

.tile R26C16:PLC2
arc: N3_V06N0103 S3_V06N0003

.tile R26C2:PLC2
arc: N3_V06N0103 S3_V06N0003
arc: S3_V06S0203 N3_V06S0203

.tile R26C31:PLC2
arc: N3_V06N0203 S3_V06N0103

.tile R26C34:PLC2
arc: N3_V06N0303 S3_V06N0303

.tile R26C3:PLC2
arc: S3_V06S0203 N3_V06S0203

.tile R26C46:PLC2
arc: N3_V06N0303 S3_V06N0203

.tile R26C4:PLC2
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203

.tile R27C2:PLC2
arc: S3_V06S0303 N3_V06S0203

.tile R27C4:PLC2
arc: N3_V06N0303 S3_V06N0303

.tile R28C10:PLC2
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0303

.tile R28C16:PLC2
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203

.tile R28C19:PLC2
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103

.tile R28C22:PLC2
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203

.tile R28C25:PLC2
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0203 S3_V06N0103

.tile R28C31:PLC2
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0303 S3_V06N0203

.tile R28C34:PLC2
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 S3_V06N0303

.tile R28C37:PLC2
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0303

.tile R28C46:PLC2
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203

.tile R28C49:PLC2
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003

.tile R28C4:PLC2
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003

.tile R28C52:PLC2
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0303

.tile R28C58:PLC2
arc: N3_V06N0103 S3_V06N0003

.tile R28C6:PLC2
arc: S3_V06S0103 N3_V06S0103

.tile R28C7:PLC2
arc: N3_V06N0303 S3_V06N0303

.tile R29C3:PLC2
arc: S3_V06S0203 N3_V06S0103

.tile R2C10:PLC2
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0601 S3_V06N0303

.tile R2C11:PLC2
arc: H00R0000 H02E0601
arc: S1_V02S0601 H02E0601
arc: V00B0100 V02N0301
arc: B0 H02E0301
arc: C0 H00L0100
arc: CE0 S1_V02N0201
arc: CE1 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 E1_H02W0001
arc: E1_H01E0101 Q3
arc: F0 F0_SLICE
arc: H00L0100 Q3
arc: H01W0100 Q0
arc: LSR0 V00B0100
arc: M3 H01W0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: V01S0000 Q0
word: SLICEA.K0.INIT 1111110000110000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R2C12:PLC2
arc: N1_V02N0701 H01E0101
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0601 W1_H02E0601

.tile R2C13:PLC2
arc: E1_H02E0201 E1_H01W0000
arc: W1_H02W0001 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100

.tile R2C14:PLC2
arc: H00R0000 S1_V02N0601
arc: H01W0000 E3_H06W0103
arc: N1_V02N0701 H06W0203
arc: V00T0100 E1_H02W0101
arc: CE1 H00R0000
arc: CLK0 G_HPBX0000
arc: E3_H06E0003 Q3
arc: H01W0100 Q3
arc: LSR1 V00T0100
arc: M3 H02E0201
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R2C15:PLC2
arc: V00T0100 H02W0101
arc: A0 H02W0701
arc: C0 V02N0401
arc: CE0 S1_V02N0201
arc: CE2 S1_V02N0601
arc: CLK0 G_HPBX0000
arc: D0 H00R0000
arc: E1_H01E0101 Q4
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: H00R0000 Q4
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M4 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR1
arc: V00T0000 Q0
word: SLICEA.K0.INIT 1111010110100000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R2C16:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0501 S1_V02N0501
arc: N1_V02N0701 H01E0101
arc: S1_V02S0101 S3_V06N0103
arc: W1_H02W0101 V02S0101
arc: W1_H02W0701 S3_V06N0203

.tile R2C17:PLC2
arc: W3_H06W0203 E1_H01W0000

.tile R2C18:PLC2
arc: E1_H02E0401 W1_H02E0101
arc: H00R0100 W1_H02E0501
arc: V00T0000 E1_H02W0001
arc: V00T0100 W1_H02E0101
arc: CE1 H00R0100
arc: CLK0 G_HPBX0000
arc: E1_H02E0001 Q2
arc: H01W0000 Q2
arc: LSR0 V00T0100
arc: M2 V00T0000
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R2C19:PLC2
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0601 S1_V02N0601

.tile R2C20:PLC2
arc: E3_H06E0103 W3_H06E0003
arc: H00R0000 H02E0601
arc: V00B0000 W1_H02E0401
arc: W3_H06W0103 E3_H06W0003
arc: B0 H02W0301
arc: C0 H02E0401
arc: CE0 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 W1_H02E0001
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: W1_H02W0001 Q0
word: SLICEA.K0.INIT 1100111111000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1

.tile R2C21:PLC2
arc: N1_V02N0501 H06W0303
arc: W1_H02W0301 W3_H06E0003

.tile R2C24:PLC2
arc: W3_H06W0303 E3_H06W0303

.tile R2C25:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0501 V02S0501
arc: E1_H02E0701 S1_V02N0701

.tile R2C26:PLC2
arc: E3_H06E0103 W3_H06E0003
arc: H01W0000 W3_H06E0103
arc: A0 H02E0701
arc: C0 H02E0401
arc: CE0 H02E0101
arc: CLK0 G_HPBX0000
arc: D0 E1_H02W0201
arc: F0 F0_SLICE
arc: LSR1 H02E0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: W3_H06W0003 Q0
word: SLICEA.K0.INIT 1111101001010000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1

.tile R2C28:PLC2
arc: W1_H02W0201 E1_H02W0201

.tile R2C2:PLC2
arc: H00R0100 E1_H02W0701
arc: S1_V02S0601 S3_V06N0303
arc: A0 E1_H02W0501
arc: C0 N1_V01N0001
arc: CE0 E1_H02W0101
arc: CE3 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 V02N0001
arc: E1_H02E0001 Q0
arc: F0 F0_SLICE
arc: LSR1 E1_H02W0301
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q6
arc: S3_V06S0303 Q6
arc: V00T0000 Q0
word: SLICEA.K0.INIT 1111101001010000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R2C30:PLC2
arc: W1_H02W0201 E3_H06W0103
arc: W3_H06W0303 E3_H06W0303

.tile R2C31:PLC2
arc: E3_H06E0103 V01N0101
arc: S1_V02S0201 S3_V06N0103

.tile R2C32:PLC2
arc: E3_H06E0103 W3_H06E0103

.tile R2C34:PLC2
arc: E1_H02E0301 V02S0301
arc: S1_V02S0301 S3_V06N0003

.tile R2C36:PLC2
arc: H00L0000 H02W0001
arc: W3_H06W0103 E3_H06W0103
arc: B0 S1_V02N0301
arc: C0 H00R0100
arc: CE0 H00L0000
arc: CE2 H02W0101
arc: CLK0 G_HPBX0000
arc: D0 V02N0001
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: H00R0100 Q5
arc: LSR0 H02W0301
arc: LSR1 W1_H02E0301
arc: M5 V01S0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR0
arc: V01S0000 Q0
arc: W3_H06W0303 Q5
word: SLICEA.K0.INIT 1111110000110000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1

.tile R2C37:PLC2
arc: E3_H06E0203 W3_H06E0103
arc: N1_V01N0001 S3_V06N0003
arc: V00B0100 V02S0301
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0301 V02S0301
arc: B0 S1_V02N0301
arc: C0 E1_H01W0000
arc: CE0 V02S0201
arc: CLK0 G_HPBX0000
arc: D0 H02W0201
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: LSR0 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
word: SLICEA.K0.INIT 1111001111000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1

.tile R2C38:PLC2
arc: H01W0000 W3_H06E0103
arc: W1_H02W0201 E3_H06W0103

.tile R2C3:PLC2
arc: H00R0000 H02W0401
arc: A0 H02W0501
arc: C0 H00R0100
arc: CE0 H02W0101
arc: CE3 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 H02E0001
arc: F0 F0_SLICE
arc: H00L0000 Q0
arc: H00R0100 Q7
arc: LSR0 E1_H02W0301
arc: LSR1 H02W0301
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q7
arc: S3_V06S0003 Q0
word: SLICEA.K0.INIT 1111101001010000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R2C42:PLC2
arc: E3_H06E0003 W3_H06E0003
arc: W3_H06W0103 E3_H06W0003

.tile R2C43:PLC2
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203

.tile R2C44:PLC2
arc: W3_H06W0103 E3_H06W0103

.tile R2C46:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0301 V02S0301

.tile R2C48:PLC2
arc: E1_H02E0401 W1_H02E0101
arc: E3_H06E0103 W3_H06E0003
arc: H00R0100 H02W0501
arc: A0 H02W0701
arc: C0 N1_V01N0001
arc: CE0 H00R0100
arc: CE3 W1_H02E0101
arc: CLK0 G_HPBX0000
arc: D0 S1_V02N0001
arc: E3_H06E0303 Q6
arc: F0 F0_SLICE
arc: LSR0 W1_H02E0301
arc: LSR1 W1_H02E0301
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q6
arc: V00T0000 Q0
arc: W3_H06W0003 Q0
word: SLICEA.K0.INIT 1111101001010000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R2C49:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0301 V02S0301
arc: E3_H06E0203 W3_H06E0203
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0701 S1_V02N0701

.tile R2C4:PLC2
arc: S1_V02S0201 S3_V06N0103
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0701 S1_V02N0701

.tile R2C50:PLC2
arc: E3_H06E0203 W1_H02E0401
arc: H00R0000 W1_H02E0401
arc: CE0 H00R0000
arc: CLK0 G_HPBX0000
arc: E3_H06E0103 Q1
arc: LSR0 H02E0301
arc: M1 H02E0001
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: W3_H06W0103 Q1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R2C51:PLC2
arc: B1 H02W0301
arc: C1 E1_H01W0000
arc: CE0 H02W0101
arc: CLK0 G_HPBX0000
arc: D1 W1_H02E0001
arc: E1_H02E0301 Q1
arc: E3_H06E0103 Q1
arc: F1 F1_SLICE
arc: LSR1 W1_H02E0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
word: SLICEA.K1.INIT 1111110000110000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1

.tile R2C52:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0301 S1_V02N0301
arc: H00L0100 H02E0301
arc: V00B0100 V02S0301
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0301 S1_V02N0301
arc: CE0 S1_V02N0201
arc: CLK0 G_HPBX0000
arc: E3_H06E0103 Q1
arc: H01W0000 Q1
arc: LSR1 V00B0100
arc: M1 H00L0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R2C53:PLC2
arc: B0 H02E0301
arc: C0 E1_H01W0000
arc: CE0 H02E0101
arc: CLK0 G_HPBX0000
arc: D0 E1_H02W0001
arc: E1_H02E0001 Q0
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: LSR1 E1_H02W0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
word: SLICEA.K0.INIT 1111001111000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1

.tile R2C54:PLC2
arc: E3_H06E0003 W3_H06E0303
arc: H01W0000 W3_H06E0103

.tile R2C55:PLC2
arc: E3_H06E0203 W3_H06E0203
arc: H00R0000 H02W0401
arc: V00B0100 V02S0301
arc: V00T0000 W1_H02E0001
arc: W1_H02W0301 V02S0301
arc: CE1 H00R0000
arc: CLK0 G_HPBX0000
arc: LSR1 V00B0100
arc: M2 V00T0000
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: N1_V01N0101 Q2
arc: W1_H02W0001 Q2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R2C56:PLC2
arc: E3_H06E0203 W3_H06E0103
arc: W1_H02W0401 W3_H06E0203

.tile R2C57:PLC2
arc: E1_H02E0201 W3_H06E0103

.tile R2C58:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0301 S1_V02N0301
arc: E3_H06E0203 W3_H06E0103
arc: H00L0100 S1_V02N0101
arc: N1_V02N0701 H06E0203
arc: V00B0000 V02S0001
arc: V00B0100 V02S0101
arc: B0 S1_V02N0301
arc: C0 H00L0000
arc: CE0 H00L0100
arc: CE1 S1_V02N0201
arc: CLK0 G_HPBX0000
arc: D0 H02W0001
arc: F0 F0_SLICE
arc: H00L0000 Q2
arc: LSR0 V00B0000
arc: LSR1 V00B0100
arc: M2 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: N1_V01N0101 Q2
arc: V00T0000 Q0
arc: V01S0000 Q0
word: SLICEA.K0.INIT 1111110000110000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1

.tile R2C59:PLC2
arc: N1_V02N0701 H06E0203
arc: V00B0100 V02S0101
arc: W1_H02W0001 W3_H06E0003
arc: B0 H02E0301
arc: C0 H00R0100
arc: CE0 H02E0101
arc: CE3 H02W0101
arc: CLK0 G_HPBX0000
arc: D0 W1_H02E0201
arc: E1_H02E0201 Q0
arc: E3_H06E0203 Q7
arc: F0 F0_SLICE
arc: H00L0000 Q0
arc: H00R0100 Q7
arc: LSR0 V00B0100
arc: LSR1 H02W0301
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR3 LSR0
word: SLICEA.K0.INIT 1111110000110000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R2C5:PLC2
arc: W1_H02W0301 V06N0003

.tile R2C60:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 W1_H02E0101
arc: E3_H06E0003 W3_H06E0003
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0301 V02S0301

.tile R2C61:PLC2
arc: H00R0000 H02E0401
arc: V00B0000 V02S0201
arc: B1 S1_V02N0101
arc: C1 N1_V01N0001
arc: CE0 H00R0000
arc: CE2 H02E0101
arc: CLK0 G_HPBX0000
arc: D1 W1_H02E0201
arc: E3_H06E0203 Q4
arc: F1 F1_SLICE
arc: LSR0 V00B0000
arc: LSR1 H02E0301
arc: M4 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR0
arc: N1_V01N0001 Q4
arc: S1_V02S0101 Q1
arc: V00T0100 Q1
word: SLICEA.K1.INIT 1111110000110000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R2C64:PLC2
arc: N1_V02N0701 W3_H06E0203

.tile R2C65:PLC2
arc: N1_V02N0701 W3_H06E0203

.tile R2C66:PLC2
arc: E3_H06E0003 W3_H06E0003

.tile R2C67:PLC2
arc: E3_H06E0203 W3_H06E0203

.tile R2C70:PLC2
arc: N1_V02N0701 H06E0203

.tile R2C72:PLC2
arc: E3_H06E0103 W3_H06E0003

.tile R2C74:PLC2
arc: N1_V02N0701 S1_V02N0601

.tile R2C78:PLC2
arc: E3_H06E0203 W3_H06E0103

.tile R2C7:PLC2
arc: N1_V02N0501 E3_H06W0303

.tile R2C81:PLC2
arc: N1_V02N0701 H06E0203

.tile R32C10:PLC2
arc: N3_V06N0003 S3_V06N0303

.tile R32C16:PLC2
arc: N3_V06N0003 S3_V06N0003

.tile R32C2:PLC2
arc: N3_V06N0003 S3_V06N0003
arc: S3_V06S0303 N3_V06S0203

.tile R32C31:PLC2
arc: N3_V06N0103 S3_V06N0103

.tile R32C34:PLC2
arc: N3_V06N0303 S3_V06N0303

.tile R32C3:PLC2
arc: S3_V06S0203 N3_V06S0203

.tile R32C46:PLC2
arc: N3_V06N0203 S3_V06N0203

.tile R32C4:PLC2
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103

.tile R33C2:PLC2
arc: S3_V06S0303 N3_V06S0303

.tile R33C4:PLC2
arc: N3_V06N0303 S3_V06N0203

.tile R35C3:PLC2
arc: S3_V06S0203 N3_V06S0203

.tile R38C10:PLC2
arc: N3_V06N0303 S3_V06N0303

.tile R38C16:PLC2
arc: N3_V06N0003 S3_V06N0003

.tile R38C2:PLC2
arc: N3_V06N0003 S3_V06N0303
arc: S3_V06S0303 N3_V06S0303

.tile R38C31:PLC2
arc: N3_V06N0103 S3_V06N0003

.tile R38C34:PLC2
arc: N3_V06N0303 S3_V06N0303

.tile R38C3:PLC2
arc: S3_V06S0203 N3_V06S0203

.tile R38C46:PLC2
arc: N3_V06N0203 S3_V06N0103

.tile R38C4:PLC2
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0103

.tile R39C2:PLC2
arc: S3_V06S0303 N3_V06S0303

.tile R39C4:PLC2
arc: N3_V06N0203 S3_V06N0103

.tile R3C100:PLC2
arc: E3_H06E0203 W3_H06E0103

.tile R3C106:PLC2
arc: E3_H06E0203 W3_H06E0203

.tile R3C10:PLC2
arc: E1_H02E0301 S1_V02N0301
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: N1_V02N0501 H01E0101
arc: W1_H02W0101 V02N0101
arc: W1_H02W0301 S1_V02N0301

.tile R3C112:PLC2
arc: N1_V02N0701 W3_H06E0203

.tile R3C11:PLC2
arc: H00R0000 V02S0601
arc: N1_V02N0301 H02E0301
arc: W1_H02W0001 N1_V01S0000
arc: B0 V02N0301
arc: C0 H00L0100
arc: CE0 V02N0201
arc: CE1 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 W1_H02E0201
arc: E1_H02E0001 Q0
arc: E3_H06E0003 Q3
arc: F0 F0_SLICE
arc: H00L0100 Q3
arc: H01W0100 Q0
arc: LSR1 H02E0301
arc: M3 H01W0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
word: SLICEA.K0.INIT 1111110000110000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R3C12:PLC2
arc: E1_H02E0301 W1_H02E0301
arc: B0 V02S0301
arc: C0 N1_V01N0001
arc: CE0 V02N0201
arc: CE3 V02S0601
arc: CLK0 G_HPBX0000
arc: D0 H02E0001
arc: E1_H01E0101 Q6
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: LSR0 H02W0301
arc: LSR1 W1_H02E0301
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q6
arc: V00T0000 Q0
word: SLICEA.K0.INIT 1111110000110000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R3C13:PLC2
arc: N1_V02N0701 H01E0101
arc: W1_H02W0301 W3_H06E0003

.tile R3C14:PLC2
arc: E3_H06E0003 W1_H02E0301

.tile R3C15:PLC2
arc: E1_H02E0401 V06N0203
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0701 E1_H01W0100

.tile R3C16:PLC2
arc: E3_H06E0203 W3_H06E0203
arc: H00R0100 V02N0501
arc: H01W0000 W3_H06E0103
arc: V00B0000 S1_V02N0001
arc: V00B0100 N1_V02S0101
arc: B0 V02S0101
arc: C0 H02E0401
arc: CE0 V02N0201
arc: CE1 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 V01S0100
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: H01W0100 Q2
arc: LSR0 V00B0000
arc: LSR1 V00B0100
arc: M2 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: V00T0000 Q0
arc: V01S0100 Q2
word: SLICEA.K0.INIT 1111001111000000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1

.tile R3C17:PLC2
arc: N1_V02N0001 W3_H06E0003

.tile R3C18:PLC2
arc: E3_H06E0003 W3_H06E0003
arc: N1_V02N0701 V01N0101

.tile R3C20:PLC2
arc: E3_H06E0003 W3_H06E0003

.tile R3C22:PLC2
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 W3_H06E0203
arc: N1_V02N0501 E3_H06W0303

.tile R3C24:PLC2
arc: E3_H06E0103 W3_H06E0003

.tile R3C26:PLC2
arc: E3_H06E0103 W3_H06E0003

.tile R3C28:PLC2
arc: E1_H02E0201 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: W3_H06W0303 E3_H06W0303

.tile R3C2:PLC2
arc: H00R0000 V02S0601
arc: H00R0100 E1_H02W0701
arc: A0 E1_H02W0501
arc: C0 H00L0000
arc: CE0 H00R0000
arc: CE1 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 E1_H02W0001
arc: F0 F0_SLICE
arc: H00L0000 Q2
arc: LSR1 H02W0301
arc: M2 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: N1_V02N0001 Q0
arc: S3_V06S0103 Q2
arc: V00T0000 Q0
word: SLICEA.K0.INIT 1111101001010000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R3C30:PLC2
arc: E1_H02E0201 W1_H02E0201
arc: E3_H06E0103 W3_H06E0103

.tile R3C31:PLC2
arc: V00T0000 H02W0201
arc: V00T0100 N1_V02S0501
arc: B0 V02N0301
arc: C0 H00L0100
arc: CE0 V02N0201
arc: CE1 V02S0201
arc: CLK0 G_HPBX0000
arc: D0 H02E0201
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: H00L0100 Q3
arc: H01W0100 Q0
arc: LSR0 V00T0100
arc: LSR1 V00T0000
arc: M3 H01W0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: N1_V01N0101 Q3
word: SLICEA.K0.INIT 1111110000110000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1

.tile R3C32:PLC2
arc: E1_H02E0101 W3_H06E0103
arc: E3_H06E0203 W3_H06E0103
arc: W1_H02W0201 W3_H06E0103

.tile R3C34:PLC2
arc: E3_H06E0303 W3_H06E0303
arc: V00T0100 W1_H02E0101
arc: B0 V02S0301
arc: C0 N1_V01N0001
arc: CE0 V02N0201
arc: CE3 V02N0601
arc: CLK0 G_HPBX0000
arc: D0 E1_H02W0201
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q6
arc: V00T0000 Q0
arc: W3_H06W0303 Q6
word: SLICEA.K0.INIT 1111110000110000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R3C36:PLC2
arc: N1_V02N0001 H02W0001
arc: W1_H02W0201 W3_H06E0103

.tile R3C37:PLC2
arc: W1_H02W0001 W3_H06E0003

.tile R3C38:PLC2
arc: E3_H06E0203 W3_H06E0203

.tile R3C3:PLC2
arc: W1_H02W0301 E1_H02W0301

.tile R3C40:PLC2
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003

.tile R3C44:PLC2
arc: E3_H06E0303 W3_H06E0203

.tile R3C46:PLC2
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103

.tile R3C4:PLC2
arc: E3_H06E0003 S3_V06N0003
arc: H00R0100 V02N0701
arc: N1_V01N0001 S3_V06N0003
arc: W1_H02W0501 V02N0501
arc: W1_H02W0701 V02N0701
arc: A0 V02N0501
arc: C0 N1_V01N0001
arc: CE0 V02S0201
arc: CE2 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 H00R0000
arc: E1_H01E0101 Q0
arc: E3_H06E0203 Q4
arc: F0 F0_SLICE
arc: H00R0000 Q4
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: M4 E1_H01E0101
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR1
arc: W1_H02W0001 Q0
word: SLICEA.K0.INIT 1111010110100000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1

.tile R3C50:PLC2
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0501 W3_H06E0303
arc: E3_H06E0303 W3_H06E0303

.tile R3C51:PLC2
arc: S1_V02S0101 H02W0101
arc: B0 H02W0301
arc: C0 E1_H01W0000
arc: CE0 H02W0101
arc: CLK0 G_HPBX0000
arc: D0 H02E0201
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: LSR0 H02E0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
word: SLICEA.K0.INIT 1111001111000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1

.tile R3C52:PLC2
arc: E3_H06E0003 W3_H06E0003
arc: H01W0000 W3_H06E0103
arc: S1_V02S0001 H02W0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0301 V02N0301

.tile R3C53:PLC2
arc: W1_H02W0001 E3_H06W0003

.tile R3C55:PLC2
arc: E1_H02E0301 E1_H01W0100

.tile R3C56:PLC2
arc: E3_H06E0303 W3_H06E0303
arc: H01W0100 W3_H06E0303
arc: V00T0100 H02W0301
arc: CE1 V02N0201
arc: CLK0 G_HPBX0000
arc: E1_H01E0101 Q2
arc: LSR1 H02E0301
arc: M2 V00T0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: W3_H06W0103 Q2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R3C57:PLC2
arc: E1_H02E0301 W1_H02E0301
arc: E3_H06E0103 W3_H06E0003
arc: N1_V02N0501 H01E0101
arc: W1_H02W0301 W3_H06E0003

.tile R3C58:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0101 V02N0101
arc: E1_H02E0301 V02N0301
arc: E3_H06E0103 W3_H06E0003

.tile R3C59:PLC2
arc: B0 H02E0301
arc: C0 H00L0000
arc: CE0 H02E0101
arc: CE1 V02N0201
arc: CLK0 G_HPBX0000
arc: D0 H02E0001
arc: E3_H06E0103 Q2
arc: F0 F0_SLICE
arc: H00L0000 Q2
arc: LSR0 W1_H02E0301
arc: LSR1 W1_H02E0301
arc: M2 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: V00T0000 Q0
arc: W3_H06W0003 Q0
word: SLICEA.K0.INIT 1111110000110000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1

.tile R3C5:PLC2
arc: E1_H02E0301 S1_V02N0301
arc: W1_H02W0301 S1_V02N0301

.tile R3C60:PLC2
arc: E1_H02E0101 W1_H02E0101

.tile R3C61:PLC2
arc: E1_H02E0501 E1_H01W0100

.tile R3C62:PLC2
arc: H01W0100 W3_H06E0303
arc: B0 V02N0101
arc: C0 E1_H01W0000
arc: CE0 W1_H02E0101
arc: CLK0 G_HPBX0000
arc: D0 S1_V02N0001
arc: F0 F0_SLICE
arc: LSR1 H02E0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: S1_V02S0001 Q0
arc: V01S0000 Q0
word: SLICEA.K0.INIT 1111001111000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1

.tile R3C63:PLC2
arc: H01W0000 W3_H06E0103

.tile R3C64:PLC2
arc: E3_H06E0203 W3_H06E0103

.tile R3C65:PLC2
arc: E3_H06E0203 W3_H06E0103

.tile R3C69:PLC2
word: SLICED.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R3C70:PLC2
arc: E3_H06E0203 W3_H06E0203

.tile R3C71:PLC2
arc: N1_V02N0701 W3_H06E0203

.tile R3C76:PLC2
arc: E3_H06E0303 W3_H06E0203

.tile R3C7:PLC2
arc: E3_H06E0003 W1_H02E0301

.tile R3C82:PLC2
arc: E3_H06E0303 W3_H06E0303

.tile R3C88:PLC2
arc: E3_H06E0003 W3_H06E0303

.tile R3C8:PLC2
arc: N1_V02N0501 S1_V02N0401

.tile R3C94:PLC2
arc: E3_H06E0103 W3_H06E0003

.tile R3C9:PLC2
arc: H00L0000 V02N0201
arc: N1_V02N0501 S1_V02N0501
arc: B0 V02N0301
arc: C0 H00R0100
arc: CE0 H02W0101
arc: CE2 H00L0000
arc: CLK0 G_HPBX0000
arc: D0 E1_H02W0001
arc: E1_H01E0101 Q5
arc: E1_H02E0201 Q0
arc: F0 F0_SLICE
arc: H00R0100 Q5
arc: LSR1 H02W0301
arc: M5 V01S0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR1
arc: V01S0000 Q0
word: SLICEA.K0.INIT 1111110000110000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R40C10:PLC2
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103

.tile R40C16:PLC2
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0103

.tile R40C19:PLC2
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0303 S3_V06N0203

.tile R40C22:PLC2
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0303

.tile R40C25:PLC2
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0203 S3_V06N0103

.tile R40C31:PLC2
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0203 S3_V06N0203

.tile R40C34:PLC2
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0303 S3_V06N0303

.tile R40C37:PLC2
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103

.tile R40C46:PLC2
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203

.tile R40C49:PLC2
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0303

.tile R40C4:PLC2
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0303 S3_V06N0303

.tile R40C52:PLC2
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0203 S3_V06N0103

.tile R40C58:PLC2
arc: N3_V06N0303 S3_V06N0303

.tile R40C6:PLC2
arc: S3_V06S0303 N3_V06S0203

.tile R40C7:PLC2
arc: N3_V06N0303 S3_V06N0303

.tile R41C3:PLC2
arc: S3_V06S0203 N3_V06S0203

.tile R44C10:PLC2
arc: N3_V06N0303 S3_V06N0303

.tile R44C16:PLC2
arc: N3_V06N0003 S3_V06N0303

.tile R44C2:PLC2
arc: N3_V06N0303 S3_V06N0203
arc: S3_V06S0303 N3_V06S0303

.tile R44C31:PLC2
arc: N3_V06N0003 S3_V06N0003

.tile R44C34:PLC2
arc: N3_V06N0303 S3_V06N0303

.tile R44C3:PLC2
arc: S3_V06S0303 N3_V06S0203

.tile R44C46:PLC2
arc: N3_V06N0103 S1_V02N0101

.tile R44C4:PLC2
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0303 S3_V06N0303

.tile R45C2:PLC2
arc: S3_V06S0303 N3_V06S0303

.tile R45C4:PLC2
arc: N3_V06N0103 S3_V06N0103

.tile R47C3:PLC2
arc: S3_V06S0303 N3_V06S0203

.tile R4C10:PLC2
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0301 S3_V06N0003
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0301 S3_V06N0003
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0301 S3_V06N0003

.tile R4C11:PLC2
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 H02E0301

.tile R4C12:PLC2
arc: N1_V02N0201 W1_H02E0201
arc: W3_H06W0003 E3_H06W0003

.tile R4C14:PLC2
arc: N1_V02N0601 E1_H02W0601

.tile R4C15:PLC2
arc: N1_V02N0201 H02W0201
arc: N1_V02N0601 H02W0601

.tile R4C16:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0501 S3_V06N0303
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0501 S3_V06N0303
arc: N3_V06N0003 E3_H06W0003
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0601 S3_V06N0303

.tile R4C17:PLC2
arc: E1_H02E0001 E1_H01W0000

.tile R4C18:PLC2
arc: E3_H06E0003 W1_H02E0001
arc: H00R0100 W1_H02E0501
arc: H01W0000 E3_H06W0103
arc: V00T0000 W1_H02E0001
arc: A0 H02W0701
arc: C0 H00L0100
arc: CE0 W1_H02E0101
arc: CE1 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 H02E0001
arc: F0 F0_SLICE
arc: H00L0100 Q3
arc: H01W0100 Q0
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M3 H01W0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: N1_V01N0101 Q3
arc: W3_H06W0003 Q0
word: SLICEA.K0.INIT 1111101001010000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R4C19:PLC2
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0601 S3_V06N0303
arc: W1_H02W0701 S3_V06N0203

.tile R4C22:PLC2
arc: H00L0100 E1_H02W0301
arc: S1_V02S0601 S3_V06N0303
arc: V00B0100 V02N0301
arc: V01S0000 S3_V06N0103
arc: CE1 V02N0201
arc: CLK0 G_HPBX0000
arc: E3_H06E0003 Q3
arc: LSR1 V00B0100
arc: M3 H00L0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: W3_H06W0003 Q3
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R4C24:PLC2
arc: E3_H06E0003 W3_H06E0003
arc: W1_H02W0301 E3_H06W0003
arc: W3_H06W0103 E3_H06W0003

.tile R4C25:PLC2
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0701 S3_V06N0203

.tile R4C28:PLC2
arc: E1_H02E0201 V06N0103
arc: E1_H02E0301 W3_H06E0003

.tile R4C30:PLC2
arc: E3_H06E0003 W3_H06E0003
arc: V00T0000 W1_H02E0201
arc: B0 W1_H02E0301
arc: C0 H02W0601
arc: CE0 H02W0101
arc: CLK0 G_HPBX0000
arc: D0 E1_H02W0201
arc: F0 F0_SLICE
arc: LSR0 V00T0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: W3_H06W0003 Q0
word: SLICEA.K0.INIT 1111110000001100
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1

.tile R4C31:PLC2
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 S3_V06N0003
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0601 S3_V06N0303

.tile R4C32:PLC2
arc: W1_H02W0201 E1_H02W0201

.tile R4C34:PLC2
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0601 S3_V06N0303
arc: W1_H02W0201 E3_H06W0103

.tile R4C36:PLC2
arc: E3_H06E0103 W3_H06E0003
arc: N1_V02N0301 H02W0301

.tile R4C37:PLC2
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0301 S3_V06N0003
arc: W1_H02W0301 S3_V06N0003

.tile R4C40:PLC2
arc: W3_H06W0103 E3_H06W0003

.tile R4C42:PLC2
arc: E3_H06E0203 W3_H06E0103

.tile R4C46:PLC2
arc: E3_H06E0103 S3_V06N0103
arc: N1_V02N0101 S3_V06N0103
arc: V01S0100 S3_V06N0303
arc: W3_H06W0003 E3_H06W0003

.tile R4C47:PLC2
arc: S1_V02S0001 H06W0003
arc: S1_V02S0601 H06W0303

.tile R4C48:PLC2
arc: E1_H02E0401 W3_H06E0203
arc: E3_H06E0203 W3_H06E0203
arc: N1_V02N0001 E1_H01W0000

.tile R4C49:PLC2
arc: E1_H02E0001 V02N0001
arc: H01W0000 E3_H06W0103
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0701 S3_V06N0203

.tile R4C4:PLC2
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0701 S3_V06N0203

.tile R4C50:PLC2
arc: E1_H02E0501 W1_H02E0401
arc: V00B0000 W1_H02E0401
arc: W3_H06W0003 E3_H06W0003
arc: CE2 E1_H02W0101
arc: CLK0 G_HPBX0000
arc: E3_H06E0303 Q5
arc: LSR0 V00B0000
arc: M5 H02E0001
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR0
arc: W3_H06W0303 Q5
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R4C51:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0401 E1_H01W0000

.tile R4C52:PLC2
arc: E1_H02E0201 V02N0201
arc: E3_H06E0003 S3_V06N0003
arc: E3_H06E0103 W3_H06E0103
arc: H00R0000 H02E0401
arc: H01W0000 W3_H06E0103
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0301 S3_V06N0003
arc: V00B0000 V02N0201
arc: W1_H02W0101 W3_H06E0103
arc: B0 S1_V02N0101
arc: C0 N1_V01N0001
arc: CE0 H02E0101
arc: CE2 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 V02S0001
arc: E3_H06E0203 Q4
arc: F0 F0_SLICE
arc: LSR0 V00B0000
arc: LSR1 W1_H02E0501
arc: M4 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR0
arc: N1_V01N0001 Q4
arc: V00T0000 Q0
arc: W3_H06W0003 Q0
word: SLICEA.K0.INIT 1111110000110000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1

.tile R4C54:PLC2
arc: E3_H06E0103 W1_H02E0201
arc: E3_H06E0303 W3_H06E0203

.tile R4C55:PLC2
arc: W3_H06W0103 E3_H06W0003

.tile R4C56:PLC2
arc: E3_H06E0303 W3_H06E0303
arc: N1_V02N0201 E1_H02W0201
arc: W3_H06W0003 E3_H06W0003

.tile R4C58:PLC2
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 W3_H06E0003
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0301 W3_H06E0003
arc: W1_H02W0201 W3_H06E0103

.tile R4C59:PLC2
arc: N1_V02N0201 H02E0201

.tile R4C60:PLC2
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0501 W3_H06E0303
arc: N1_V02N0101 W1_H02E0101

.tile R4C61:PLC2
arc: N1_V02N0101 H06E0103
arc: V00B0100 N1_V02S0101
arc: V00T0000 H02E0201
arc: B0 H02E0301
arc: C0 H00R0100
arc: CE0 V02N0201
arc: CE2 H02E0101
arc: CLK0 G_HPBX0000
arc: D0 V00B0100
arc: E3_H06E0303 Q5
arc: F0 F0_SLICE
arc: H00R0100 Q5
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M5 V01S0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR0
arc: V01S0000 Q0
arc: W3_H06W0003 Q0
word: SLICEA.K0.INIT 1111110000110000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R4C62:PLC2
arc: E3_H06E0303 W3_H06E0303
arc: N1_V02N0101 E1_H02W0101
arc: V00B0000 V02S0001
arc: V00T0000 W1_H02E0201
arc: B0 E1_H02W0101
arc: C0 H00L0100
arc: CE0 V02N0201
arc: CE1 W1_H02E0101
arc: CE3 W1_H02E0101
arc: CLK0 G_HPBX0000
arc: D0 N1_V01S0000
arc: F0 F0_SLICE
arc: H00L0100 Q3
arc: H01W0100 Q0
arc: LSR0 V00T0000
arc: LSR1 W1_H02E0501
arc: M3 H01W0100
arc: M6 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR1
arc: N3_V06N0003 Q3
arc: N3_V06N0303 Q6
arc: V01S0000 Q6
arc: W3_H06W0003 Q0
word: SLICEA.K0.INIT 1111110000110000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R4C64:PLC2
arc: E3_H06E0203 W3_H06E0203
arc: W1_H02W0101 W3_H06E0103

.tile R4C67:PLC2
arc: E3_H06E0303 W3_H06E0303

.tile R4C68:PLC2
arc: E3_H06E0303 W3_H06E0303

.tile R4C6:PLC2
arc: S3_V06S0003 E3_H06W0003

.tile R4C70:PLC2
arc: E3_H06E0303 W3_H06E0203
arc: N3_V06N0303 H06E0303

.tile R4C74:PLC2
arc: N1_V02N0601 W3_H06E0303

.tile R4C76:PLC2
arc: N3_V06N0303 W3_H06E0303

.tile R4C7:PLC2
arc: S1_V02S0101 S3_V06N0103

.tile R4C8:PLC2
arc: S1_V02S0301 E1_H02W0301

.tile R4C9:PLC2
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 H02W0301
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 H02W0301

.tile R50C10:PLC2
arc: N3_V06N0303 S3_V06N0203

.tile R50C16:PLC2
arc: N3_V06N0303 S3_V06N0203

.tile R50C2:PLC2
arc: N3_V06N0203 S3_V06N0203
arc: W1_H02W0501 N3_V06S0303

.tile R50C31:PLC2
arc: N3_V06N0003 S3_V06N0303

.tile R50C34:PLC2
arc: N3_V06N0303 S1_V02N0501

.tile R50C3:PLC2
arc: S3_V06S0303 N3_V06S0303
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0501 V06S0303

.tile R50C4:PLC2
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0303 S3_V06N0203

.tile R51C2:PLC2
arc: V01S0100 N3_V06S0303

.tile R51C4:PLC2
arc: N3_V06N0103 S3_V06N0003

.tile R52C10:PLC2
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0303 S3_V06N0203

.tile R52C16:PLC2
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103

.tile R52C19:PLC2
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103

.tile R52C22:PLC2
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303

.tile R52C25:PLC2
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0303 S3_V06N0203

.tile R52C2:PLC2
arc: W1_H02W0701 N1_V01S0100

.tile R52C31:PLC2
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303

.tile R52C34:PLC2
arc: N1_V02N0501 S3_V06N0303
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0303 S3_V06N0203

.tile R52C37:PLC2
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203

.tile R52C3:PLC2
arc: N1_V02N0001 S3_V06N0003

.tile R52C46:PLC2
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203

.tile R52C49:PLC2
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0303 S3_V06N0303

.tile R52C4:PLC2
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0303 S3_V06N0303

.tile R52C52:PLC2
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203

.tile R52C58:PLC2
arc: N3_V06N0203 S3_V06N0203

.tile R52C6:PLC2
arc: S3_V06S0003 N3_V06S0003

.tile R52C7:PLC2
arc: N3_V06N0303 S3_V06N0303

.tile R56C10:PLC2
arc: N3_V06N0203 S3_V06N0203

.tile R56C16:PLC2
arc: N3_V06N0203 S3_V06N0103

.tile R56C2:PLC2
arc: N3_V06N0203 S3_V06N0203

.tile R56C31:PLC2
arc: N3_V06N0303 S3_V06N0303

.tile R56C3:PLC2
arc: S3_V06S0303 N3_V06S0303

.tile R56C4:PLC2
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203

.tile R57C4:PLC2
arc: N3_V06N0003 S3_V06N0303

.tile R5C10:PLC2
arc: N1_V02N0301 S1_V02N0301
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 S1_V02N0301

.tile R5C15:PLC2
arc: E3_H06E0103 W3_H06E0003

.tile R5C16:PLC2
arc: N1_V02N0001 S1_V02N0001
arc: W3_H06W0103 E3_H06W0003

.tile R5C21:PLC2
arc: E1_H02E0201 W3_H06E0103

.tile R5C22:PLC2
arc: H00R0000 V02S0601
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0301 S1_V02N0201
arc: V00B0000 S1_V02N0201
arc: B0 V02N0301
arc: C0 H02W0401
arc: CE0 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 H02E0201
arc: F0 F0_SLICE
arc: LSR0 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: W3_H06W0003 Q0
word: SLICEA.K0.INIT 1111001111000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1

.tile R5C23:PLC2
arc: W1_H02W0401 E3_H06W0203

.tile R5C29:PLC2
arc: W3_H06W0203 E3_H06W0103

.tile R5C35:PLC2
arc: W3_H06W0103 E3_H06W0003

.tile R5C3:PLC2
arc: S3_V06S0003 E3_H06W0003

.tile R5C41:PLC2
arc: W3_H06W0003 E3_H06W0003

.tile R5C46:PLC2
arc: E1_H02E0101 N1_V01S0100

.tile R5C47:PLC2
arc: V00B0100 S1_V02N0101
arc: B0 H02E0101
arc: C0 V02S0601
arc: CE0 S1_V02N0201
arc: CLK0 G_HPBX0000
arc: D0 V02S0001
arc: E1_H02E0001 Q0
arc: F0 F0_SLICE
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: W3_H06W0003 Q0
word: SLICEA.K0.INIT 1111110000110000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1

.tile R5C49:PLC2
arc: N1_V02N0001 W1_H02E0001

.tile R5C52:PLC2
arc: N1_V02N0201 S1_V02N0201

.tile R5C5:PLC2
arc: N1_V02N0301 S1_V02N0301
arc: N3_V06N0003 S1_V02N0301

.tile R5C61:PLC2
arc: E1_H02E0201 S1_V02N0201
arc: N1_V02N0201 S1_V02N0201

.tile R5C62:PLC2
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0201 H02E0201

.tile R5C7:PLC2
arc: E1_H02E0101 V02S0101

.tile R5C8:PLC2
arc: H00R0100 V02N0701
arc: B0 V02S0301
arc: C0 N1_V01N0001
arc: CE0 H02E0101
arc: CE2 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 E1_H02W0201
arc: E1_H01E0101 Q0
arc: E1_H02E0001 Q0
arc: F0 F0_SLICE
arc: LSR0 E1_H02W0301
arc: M4 E1_H01E0101
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR0
arc: N1_V01N0001 Q4
arc: N1_V02N0401 Q4
word: SLICEA.K0.INIT 1111110000110000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R5C9:PLC2
arc: H00L0000 V02N0201
arc: B0 V02S0301
arc: C0 H00R0100
arc: CE0 V02S0201
arc: CE1 V02N0201
arc: CE2 H00L0000
arc: CLK0 G_HPBX0000
arc: D0 H02E0001
arc: E3_H06E0003 Q3
arc: F0 F0_SLICE
arc: H00R0100 Q5
arc: LSR1 H02W0301
arc: M3 H02W0201
arc: M5 V01S0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: N1_V02N0501 Q5
arc: V01S0000 Q0
arc: W3_H06W0003 Q3
word: SLICEA.K0.INIT 1111110000110000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R62C10:PLC2
arc: N3_V06N0203 S3_V06N0103

.tile R62C16:PLC2
arc: N3_V06N0103 S3_V06N0003

.tile R62C2:PLC2
arc: N3_V06N0203 S3_V06N0103

.tile R62C31:PLC2
arc: N3_V06N0303 S3_V06N0203

.tile R62C3:PLC2
arc: S3_V06S0303 N3_V06S0303

.tile R62C4:PLC2
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103

.tile R63C4:PLC2
arc: N3_V06N0303 S3_V06N0203

.tile R64C10:PLC2
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203

.tile R64C16:PLC2
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0303 S3_V06N0303

.tile R64C19:PLC2
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0303 S3_V06N0203

.tile R64C22:PLC2
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103

.tile R64C25:PLC2
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203

.tile R64C31:PLC2
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103

.tile R64C34:PLC2
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303

.tile R64C37:PLC2
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103

.tile R64C3:PLC2
arc: N3_V06N0003 S3_V06N0303

.tile R64C46:PLC2
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0303

.tile R64C49:PLC2
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0203 S3_V06N0103

.tile R64C4:PLC2
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203

.tile R64C52:PLC2
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0203 S3_V06N0103

.tile R64C58:PLC2
arc: N3_V06N0103 S3_V06N0003

.tile R64C6:PLC2
arc: S3_V06S0003 N3_V06S0003

.tile R64C7:PLC2
arc: N3_V06N0203 S3_V06N0203

.tile R68C10:PLC2
arc: N3_V06N0103 S3_V06N0003

.tile R68C16:PLC2
arc: N3_V06N0003 S3_V06N0303

.tile R68C2:PLC2
arc: N3_V06N0103 S1_V02N0201

.tile R68C31:PLC2
arc: N3_V06N0203 S3_V06N0203

.tile R68C3:PLC2
arc: S3_V06S0303 N3_V06S0303

.tile R68C4:PLC2
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S1_V02N0101

.tile R69C4:PLC2
arc: N3_V06N0203 S3_V06N0203

.tile R6C15:PLC2
arc: N3_V06N0203 W3_H06E0203

.tile R6C22:PLC2
arc: N1_V02N0301 S3_V06N0003

.tile R6C52:PLC2
arc: N1_V02N0101 S1_V02N0001

.tile R6C8:PLC2
arc: N1_V02N0701 S1_V02N0701

.tile R6C9:PLC2
arc: E3_H06E0203 N1_V01S0000
arc: N1_V02N0201 S1_V02N0701

.tile R74C10:PLC2
arc: N3_V06N0003 S3_V06N0303

.tile R74C16:PLC2
arc: N3_V06N0303 S3_V06N0303

.tile R74C31:PLC2
arc: N3_V06N0203 S3_V06N0103

.tile R74C3:PLC2
arc: S3_V06S0303 N3_V06S0303

.tile R74C4:PLC2
arc: N3_V06N0003 S3_V06N0003

.tile R75C4:PLC2
arc: N3_V06N0203 S3_V06N0103

.tile R76C10:PLC2
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103

.tile R76C16:PLC2
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0303 S3_V06N0303

.tile R76C19:PLC2
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0203

.tile R76C22:PLC2
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203

.tile R76C25:PLC2
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103

.tile R76C31:PLC2
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0103

.tile R76C34:PLC2
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203

.tile R76C37:PLC2
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0203

.tile R76C3:PLC2
arc: N3_V06N0303 S3_V06N0203

.tile R76C46:PLC2
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203

.tile R76C49:PLC2
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203

.tile R76C4:PLC2
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203

.tile R76C52:PLC2
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103

.tile R76C58:PLC2
arc: N3_V06N0303 S3_V06N0203

.tile R76C6:PLC2
arc: S3_V06S0203 N3_V06S0103

.tile R76C7:PLC2
arc: N3_V06N0103 S3_V06N0103

.tile R7C10:PLC2
arc: E3_H06E0003 W3_H06E0003
arc: N1_V02N0301 W3_H06E0003

.tile R7C16:PLC2
arc: E3_H06E0103 W3_H06E0003
arc: N1_V02N0001 W3_H06E0003

.tile R7C22:PLC2
arc: E3_H06E0103 W3_H06E0103
arc: N1_V02N0201 W3_H06E0103

.tile R7C28:PLC2
arc: E3_H06E0103 W3_H06E0103
arc: N3_V06N0103 W3_H06E0103

.tile R7C34:PLC2
arc: E3_H06E0103 W3_H06E0103

.tile R7C40:PLC2
arc: E3_H06E0103 W3_H06E0103

.tile R7C46:PLC2
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 V01N0001
arc: E3_H06E0103 W3_H06E0103

.tile R7C47:PLC2
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 H02E0201

.tile R7C4:PLC2
arc: D3 V02N0001
arc: E1_H01E0101 F3
arc: E3_H06E0003 F3
arc: F3 F3_SLICE
arc: N3_V06N0003 F3
word: SLICEB.K1.INIT 0000000011111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1

.tile R7C52:PLC2
arc: N1_V02N0201 W3_H06E0103

.tile R7C58:PLC2
arc: E3_H06E0103 V06N0103

.tile R7C5:PLC2
arc: N1_V02N0301 H01E0101

.tile R7C61:PLC2
arc: N1_V02N0201 H06E0103

.tile R80C10:PLC2
arc: N3_V06N0303 S3_V06N0303

.tile R80C16:PLC2
arc: N3_V06N0303 S1_V02N0601

.tile R80C31:PLC2
arc: N3_V06N0103 S3_V06N0103

.tile R80C3:PLC2
arc: S3_V06S0003 N3_V06S0303

.tile R80C4:PLC2
arc: N3_V06N0003 S3_V06N0003

.tile R81C4:PLC2
arc: N3_V06N0103 S3_V06N0103

.tile R86C10:PLC2
arc: N3_V06N0303 S1_V02N0601

.tile R86C31:PLC2
arc: N3_V06N0103 S1_V02N0101

.tile R86C3:PLC2
arc: S3_V06S0003 N3_V06S0003

.tile R86C4:PLC2
arc: N3_V06N0003 S3_V06N0303

.tile R87C4:PLC2
arc: N3_V06N0103 S3_V06N0003

.tile R88C10:PLC2
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0203 W3_H06E0103
arc: N1_V02N0601 W3_H06E0303
arc: N3_V06N0103 W3_H06E0103
arc: N3_V06N0303 S3_V06N0203

.tile R88C16:PLC2
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: N3_V06N0003 W3_H06E0003
arc: N3_V06N0203 W3_H06E0203
arc: N3_V06N0303 S3_V06N0303

.tile R88C19:PLC2
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0203 H06E0203

.tile R88C22:PLC2
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0303 W3_H06E0203
arc: N3_V06N0003 W3_H06E0003
arc: N3_V06N0203 W3_H06E0203
arc: N3_V06N0303 S3_V06N0303

.tile R88C25:PLC2
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0303 H06E0303

.tile R88C28:PLC2
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 W3_H06E0303

.tile R88C31:PLC2
arc: N1_V02N0101 H06E0103
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0303 H06E0303

.tile R88C34:PLC2
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 W3_H06E0103
arc: N3_V06N0303 W3_H06E0303

.tile R88C37:PLC2
arc: N3_V06N0103 H06E0103
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 H06E0303

.tile R88C3:PLC2
arc: N3_V06N0203 S3_V06N0103

.tile R88C40:PLC2
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0103

.tile R88C46:PLC2
arc: E3_H06E0003 W3_H06E0003
arc: N3_V06N0003 W3_H06E0003
arc: N3_V06N0103 W3_H06E0103
arc: N3_V06N0203 S3_V06N0203

.tile R88C49:PLC2
arc: N3_V06N0003 H06E0003
arc: N3_V06N0203 S3_V06N0203

.tile R88C4:PLC2
arc: E3_H06E0103 S3_V06N0103
arc: E3_H06E0303 S3_V06N0303
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303

.tile R88C52:PLC2
arc: E3_H06E0103 W3_H06E0003
arc: N3_V06N0003 W3_H06E0003
arc: N3_V06N0303 S3_V06N0203

.tile R88C58:PLC2
arc: N3_V06N0103 W3_H06E0103

.tile R88C6:PLC2
arc: S3_V06S0303 N3_V06S0303

.tile R88C7:PLC2
arc: N3_V06N0103 H06E0103

.tile R8C10:PLC2
arc: N3_V06N0303 S3_V06N0203
arc: W1_H02W0701 S3_V06N0203

.tile R8C16:PLC2
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0103

.tile R8C2:PLC2
arc: N3_V06N0303 S3_V06N0203
arc: S3_V06S0003 N3_V06S0303

.tile R8C31:PLC2
arc: N3_V06N0103 S3_V06N0003

.tile R8C34:PLC2
arc: N3_V06N0003 S3_V06N0303

.tile R8C37:PLC2
arc: N3_V06N0003 S3_V06N0003

.tile R8C3:PLC2
arc: S3_V06S0003 N3_V06S0003

.tile R8C46:PLC2
arc: N1_V01N0001 S3_V06N0003

.tile R8C4:PLC2
arc: N1_V02N0001 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103

.tile R8C52:PLC2
arc: N1_V02N0001 S1_V02N0501

.tile R8C8:PLC2
arc: N1_V02N0701 E1_H02W0701

.tile R8C9:PLC2
arc: N1_V02N0701 H02W0701

.tile R92C3:PLC2
arc: S1_V02S0301 N3_V06S0003

.tile R92C4:PLC2
arc: N3_V06N0303 S1_V02N0601

.tile R93C4:PLC2
arc: N3_V06N0003 V01N0001

.tile R9C2:PLC2
arc: S3_V06S0203 N3_V06S0103

.tile R9C4:PLC2
arc: N3_V06N0003 S3_V06N0303

.tile TAP_R2C13:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R2C31:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R2C58:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R3C13:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R3C31:TAP_DRIVE
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R3C58:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R4C13:TAP_DRIVE
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R4C31:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000

.tile TAP_R4C58:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R5C13:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000

.tile TAP_R5C31:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000

.tile TAP_R5C58:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000

