// lphy_ss_lphy_ss_top.v

// Generated using ACDS version 24.1 115

`timescale 1 ps / 1 ps
module lphy_ss_lphy_ss_top #(
		parameter NUM_OF_ANT              = 8,
		parameter NUM_OF_FFT              = 2,
		parameter CPRI_ETH_DATAWIDTH      = 128,
		parameter XRAN_ETH_DATAWIDTH      = 128,
		parameter CH_DW                   = 8,
		parameter NUM_OF_PRACH            = 2,
		parameter CAPTURE_DMA_WIDTH       = 512,
		parameter IQ_DATAWIDTH            = 32,
		parameter CPRI_FRAME_DATAWIDTH    = 64,
		parameter ECPRI_CAPTURE_INSTANCES = 2,
		parameter DSP_CAPTURE_INSTANCES   = 30,
		parameter LPHY_DSP_CAPTURE_INST   = 8
	) (
		input  wire [31:0]                               ifft1_busIn_writedata,                    //                    ifft1_busin.writedata
		input  wire [13:0]                               ifft1_busIn_address,                      //                               .address
		input  wire                                      ifft1_busIn_write,                        //                               .write
		input  wire                                      ifft1_busIn_read,                         //                               .read
		output wire                                      ifft1_busOut_readdatavalid,               //                               .readdatavalid
		output wire [31:0]                               ifft1_busOut_readdata,                    //                               .readdata
		output wire                                      ifft1_busOut_waitrequest,                 //                               .waitrequest
		input  wire [31:0]                               ifft2_busIn_writedata,                    //                    ifft2_busin.writedata
		input  wire [13:0]                               ifft2_busIn_address,                      //                               .address
		input  wire                                      ifft2_busIn_write,                        //                               .write
		input  wire                                      ifft2_busIn_read,                         //                               .read
		output wire                                      ifft2_busOut_readdatavalid,               //                               .readdatavalid
		output wire [31:0]                               ifft2_busOut_readdata,                    //                               .readdata
		output wire                                      ifft2_busOut_waitrequest,                 //                               .waitrequest
		input  wire [31:0]                               fft1_busIn_writedata,                     //                     fft1_busin.writedata
		input  wire [13:0]                               fft1_busIn_address,                       //                               .address
		input  wire                                      fft1_busIn_write,                         //                               .write
		input  wire                                      fft1_busIn_read,                          //                               .read
		output wire                                      fft1_busOut_readdatavalid,                //                               .readdatavalid
		output wire [31:0]                               fft1_busOut_readdata,                     //                               .readdata
		output wire                                      fft1_busOut_waitrequest,                  //                               .waitrequest
		input  wire [31:0]                               fft2_busIn_writedata,                     //                     fft2_busin.writedata
		input  wire [13:0]                               fft2_busIn_address,                       //                               .address
		input  wire                                      fft2_busIn_write,                         //                               .write
		input  wire                                      fft2_busIn_read,                          //                               .read
		output wire                                      fft2_busOut_readdatavalid,                //                               .readdatavalid
		output wire [31:0]                               fft2_busOut_readdata,                     //                               .readdata
		output wire                                      fft2_busOut_waitrequest,                  //                               .waitrequest
		input  wire [3:0]                                pb_ddr_csr_address,                       //                     pb_ddr_csr.address
		input  wire                                      pb_ddr_csr_write,                         //                               .write
		input  wire [31:0]                               pb_ddr_csr_writedata,                     //                               .writedata
		output wire [31:0]                               pb_ddr_csr_readdata,                      //                               .readdata
		input  wire [16:0]                               pb_mm_bridge_address,                     //                   pb_mm_bridge.address
		input  wire                                      pb_mm_bridge_chipselect,                  //                               .chipselect
		input  wire                                      pb_mm_bridge_read,                        //                               .read
		output wire [31:0]                               pb_mm_bridge_readdata,                    //                               .readdata
		input  wire                                      pb_mm_bridge_write,                       //                               .write
		input  wire [31:0]                               pb_mm_bridge_writedata,                   //                               .writedata
		input  wire [3:0]                                pb_mm_bridge_byteenable,                  //                               .byteenable
		output wire                                      pb_mm_bridge_waitrequest,                 //                               .waitrequest
		input  wire [7:0]                                lphy_ss_config_csr_address,               //             lphy_ss_config_csr.address
		input  wire                                      lphy_ss_config_csr_write,                 //                               .write
		input  wire [31:0]                               lphy_ss_config_csr_writedata,             //                               .writedata
		output wire [31:0]                               lphy_ss_config_csr_readdata,              //                               .readdata
		input  wire                                      lphy_ss_config_csr_read,                  //                               .read
		output wire                                      lphy_ss_config_csr_waitrequest,           //                               .waitrequest
		output wire                                      lphy_ss_config_csr_readdatavalid,         //                               .readdatavalid
		input  wire [3:0]                                long_prach_lw_bridge_address_l2,          //        long_prach_lw_bridge_l2.address
		input  wire                                      long_prach_lw_bridge_write_l2,            //                               .write
		output wire [31:0]                               long_prach_lw_bridge_readdata_l2,         //                               .readdata
		input  wire [31:0]                               long_prach_lw_bridge_writedata_l2,        //                               .writedata
		output wire                                      long_prach_lw_bridge_waitrequest_l2,      //                               .waitrequest
		output wire                                      long_prach_lw_bridge_readdatavalid_l2,    //                               .readdatavalid
		input  wire                                      long_prach_lw_bridge_read_l2,             //                               .read
		input  wire [3:0]                                long_prach_lw_bridge_address_l1,          //        long_prach_lw_bridge_l1.address
		input  wire                                      long_prach_lw_bridge_write_l1,            //                               .write
		output wire [31:0]                               long_prach_lw_bridge_readdata_l1,         //                               .readdata
		input  wire [31:0]                               long_prach_lw_bridge_writedata_l1,        //                               .writedata
		output wire                                      long_prach_lw_bridge_waitrequest_l1,      //                               .waitrequest
		output wire                                      long_prach_lw_bridge_readdatavalid_l1,    //                               .readdatavalid
		input  wire                                      long_prach_lw_bridge_read_l1,             //                               .read
		input  wire [31:0]                               short_prach2_busIn_writedata,             //       short_prach_lw_bridge_l2.writedata
		input  wire [9:0]                                short_prach2_busIn_address,               //                               .address
		input  wire                                      short_prach2_busIn_write,                 //                               .write
		input  wire                                      short_prach2_busIn_read,                  //                               .read
		output wire                                      short_prach2_busOut_readdatavalid,        //                               .readdatavalid
		output wire [31:0]                               short_prach2_busOut_readdata,             //                               .readdata
		output wire                                      short_prach2_busOut_waitrequest,          //                               .waitrequest
		input  wire [31:0]                               short_prach1_busIn_writedata,             //       short_prach_lw_bridge_l1.writedata
		input  wire [9:0]                                short_prach1_busIn_address,               //                               .address
		input  wire                                      short_prach1_busIn_write,                 //                               .write
		input  wire                                      short_prach1_busIn_read,                  //                               .read
		output wire                                      short_prach1_busOut_readdatavalid,        //                               .readdatavalid
		output wire [31:0]                               short_prach1_busOut_readdata,             //                               .readdata
		output wire                                      short_prach1_busOut_waitrequest,          //                               .waitrequest
		input  wire                                      clk_dsp,                                  //                      clock_dsp.clk
		input  wire                                      clk_csr,                                  //                      clock_csr.clk
		input  wire                                      clk_eth_xran_dl,                          //              clock_eth_xran_dl.clk
		input  wire                                      clk_eth_xran_ul,                          //              clock_eth_xran_ul.clk
		input  wire                                      rst_dsp_n,                                //                    reset_dsp_n.reset_n
		input  wire                                      rst_csr_n,                                //                    reset_csr_n.reset_n
		input  wire                                      rst_eth_xran_n_dl,                        //            reset_eth_xran_dl_n.reset_n
		input  wire                                      rst_eth_xran_n_ul,                        //            reset_eth_xran_ul_n.reset_n
		input  wire                                      xran_demapper_source_valid,               //           xran_demapper_source.valid
		input  wire [(((XRAN_ETH_DATAWIDTH-1)-0)+1)-1:0] xran_demapper_source_data,                //                               .data
		input  wire                                      xran_demapper_source_endofpacket,         //                               .endofpacket
		input  wire                                      xran_demapper_source_startofpacket,       //                               .startofpacket
		output wire                                      xran_demapper_source_ready,               //                               .ready
		input  wire [15:0]                               xran_demapper_source_channel,             //                               .channel
		output wire                                      ifft_source_valid1,                       //                 ifft_source_l1.valid
		output wire [(((IQ_DATAWIDTH-1)-0)+1)-1:0]       ifft_source_data1,                        //                               .data
		output wire [7:0]                                ifft_source_channel1,                     //                               .channel
		output wire                                      ifft_source_valid2,                       //                 ifft_source_l2.valid
		output wire [(((IQ_DATAWIDTH-1)-0)+1)-1:0]       ifft_source_data2,                        //                               .data
		output wire [7:0]                                ifft_source_channel2,                     //                               .channel
		output wire                                      coupling_pusch_avst_sink_valid_l1,        //    coupling_pusch_avst_sink_l1.valid
		output wire [31:0]                               coupling_pusch_avst_sink_data_l1,         //                               .data
		output wire [15:0]                               coupling_pusch_avst_sink_channel_l1,      //                               .channel
		output wire                                      coupling_pusch_avst_sink_sop_l1,          //                               .startofpacket
		output wire                                      coupling_pusch_avst_sink_eop_l1,          //                               .endofpacket
		output wire                                      coupling_pusch_avst_sink_valid_l2,        //    coupling_pusch_avst_sink_l2.valid
		output wire [31:0]                               coupling_pusch_avst_sink_data_l2,         //                               .data
		output wire [15:0]                               coupling_pusch_avst_sink_channel_l2,      //                               .channel
		output wire                                      coupling_pusch_avst_sink_sop_l2,          //                               .startofpacket
		output wire                                      coupling_pusch_avst_sink_eop_l2,          //                               .endofpacket
		output wire                                      coupling_prach_avst_sink_valid_l1,        //    coupling_prach_avst_sink_l1.valid
		output wire [31:0]                               coupling_prach_avst_sink_data_l1,         //                               .data
		output wire [15:0]                               coupling_prach_avst_sink_channel_l1,      //                               .channel
		output wire                                      coupling_prach_avst_sink_sop_l1,          //                               .startofpacket
		output wire                                      coupling_prach_avst_sink_eop_l1,          //                               .endofpacket
		output wire                                      coupling_prach_avst_sink_valid_l2,        //    coupling_prach_avst_sink_l2.valid
		output wire [31:0]                               coupling_prach_avst_sink_data_l2,         //                               .data
		output wire [15:0]                               coupling_prach_avst_sink_channel_l2,      //                               .channel
		output wire                                      coupling_prach_avst_sink_sop_l2,          //                               .startofpacket
		output wire                                      coupling_prach_avst_sink_eop_l2,          //                               .endofpacket
		input  wire                                      xran_demapper_cplane_valid,               //    xran_demapper_cplane_source.valid
		input  wire                                      xran_demapper_cplane_startofpacket,       //                               .startofpacket
		input  wire                                      xran_demapper_cplane_endofpacket,         //                               .endofpacket
		input  wire                                      pb_avst_sink_valid,                       //                   pb_avst_sink.valid
		input  wire [63:0]                               pb_avst_sink_data,                        //                               .data
		output wire                                      pb_avst_sink_ready,                       //                               .ready
		output wire [7:0]                                bw_config_cc1,                            //                   bw_confg_cc1.bw_config_cc1
		output wire [7:0]                                bw_config_cc2,                            //                   bw_confg_cc2.bw_config_cc2
		output wire [55:0]                               radio_config_status,                      //            radio_config_status.radio_config_status
		output wire                                      short_long_prach_select,                  //        short_long_prach_select.data
		input  wire [15:0]                               rx_rtc_id,                                //                      rx_rtc_id.rx_rtc_id
		input  wire [15:0]                               rx_u_axc_id,                              //                    rx_u_axc_id.rx_u_axc_id
		input  wire [15:0]                               rx_rtc_id_dl,                             //                   rx_rtc_id_dl.rx_rtc_id_dl
		input  wire                                      lphy_ss_ul_sink_valid1,                   //             lphy_ss_ul_sink_l1.valid
		input  wire [(((IQ_DATAWIDTH-1)-0)+1)-1:0]       lphy_ss_ul_sink_data1,                    //                               .data
		input  wire [7:0]                                lphy_ss_ul_sink_channel1,                 //                               .channel
		input  wire                                      lphy_ss_ul_sink_valid2,                   //             lphy_ss_ul_sink_l2.valid
		input  wire [(((IQ_DATAWIDTH-1)-0)+1)-1:0]       lphy_ss_ul_sink_data2,                    //                               .data
		input  wire [7:0]                                lphy_ss_ul_sink_channel2,                 //                               .channel
		output wire                                      rst_soft_n,                               //                     rst_soft_n.rst_soft_n
		output wire [31:0]                               coupling_pusch_timing_ref,                //      coupling_pusch_timing_ref.data
		output wire [31:0]                               coupling_prach_timing_ref,                //      coupling_prach_timing_ref.data
		input  wire [189:0]                              oran_rx_cplane_concat,                    //          oran_rx_cplane_concat.data
		input  wire [67:0]                               oran_rx_uplane_concat,                    //          oran_rx_uplane_concat.data
		output wire                                      lphy_avst_selctd_cap_intf_valid,          //      lphy_avst_selctd_cap_intf.valid
		output wire [(((IQ_DATAWIDTH-1)-0)+1)-1:0]       lphy_avst_selctd_cap_intf_data,           //                               .data
		output wire [2:0]                                lphy_avst_selctd_cap_intf_chan,           //                               .channel
		output wire                                      ul_start_pulse_latch,                     //           ul_start_pulse_latch.data
		input  wire                                      frame_status_counter_reset,               //     frame_status_counter_reset.data
		input  wire [31:0]                               interface_sel,                            //                  interface_sel.data
		output wire                                      dl_input_hfn_pulse,                       //             dl_input_hfn_pulse.data
		input  wire [5:0]                                pm_ifft_threash_mm_bridge_address_l1,     //   pm_ifft_threash_mm_bridge_l1.address
		input  wire                                      pm_ifft_threash_mm_bridge_chipselect_l1,  //                               .chipselect
		input  wire                                      pm_ifft_threash_mm_bridge_read_l1,        //                               .read
		input  wire                                      pm_ifft_threash_mm_bridge_write_l1,       //                               .write
		input  wire [31:0]                               pm_ifft_threash_mm_bridge_writedata_l1,   //                               .writedata
		input  wire [3:0]                                pm_ifft_threash_mm_bridge_byteenable_l1,  //                               .byteenable
		output wire [31:0]                               pm_ifft_threash_mm_bridge_readdata_l1,    //                               .readdata
		output wire                                      pm_ifft_threash_mm_bridge_waitrequest_l1, //                               .waitrequest
		output wire                                      pwr_mtr_ifft_hist_done_intr_l1,           // pwr_mtr_ifft_hist_done_intr_l1.irq
		output wire                                      pwr_mtr_ifft_hist_done_intr_l2,           // pwr_mtr_ifft_hist_done_intr_l2.irq
		input  wire [5:0]                                pm_ifft_threash_mm_bridge_address_l2,     //   pm_ifft_threash_mm_bridge_l2.address
		input  wire                                      pm_ifft_threash_mm_bridge_chipselect_l2,  //                               .chipselect
		input  wire                                      pm_ifft_threash_mm_bridge_read_l2,        //                               .read
		input  wire                                      pm_ifft_threash_mm_bridge_write_l2,       //                               .write
		input  wire [31:0]                               pm_ifft_threash_mm_bridge_writedata_l2,   //                               .writedata
		input  wire [3:0]                                pm_ifft_threash_mm_bridge_byteenable_l2,  //                               .byteenable
		output wire [31:0]                               pm_ifft_threash_mm_bridge_readdata_l2,    //                               .readdata
		output wire                                      pm_ifft_threash_mm_bridge_waitrequest_l2, //                               .waitrequest
		input  wire [31:0]                               pwr_mtr_ifft_config_csr_writedata_l1,     //     pwr_mtr_ifft_config_csr_l1.writedata
		input  wire                                      pwr_mtr_ifft_config_csr_read_l1,          //                               .read
		input  wire                                      pwr_mtr_ifft_config_csr_write_l1,         //                               .write
		output wire [31:0]                               pwr_mtr_ifft_config_csr_readdata_l1,      //                               .readdata
		output wire                                      pwr_mtr_ifft_config_csr_readdatavalid_l1, //                               .readdatavalid
		input  wire [3:0]                                pwr_mtr_ifft_config_csr_address_l1,       //                               .address
		output wire                                      pwr_mtr_ifft_config_csr_waitrequest_l1,   //                               .waitrequest
		input  wire [31:0]                               pwr_mtr_ifft_config_csr_writedata_l2,     //     pwr_mtr_ifft_config_csr_l2.writedata
		input  wire                                      pwr_mtr_ifft_config_csr_read_l2,          //                               .read
		input  wire                                      pwr_mtr_ifft_config_csr_write_l2,         //                               .write
		output wire [31:0]                               pwr_mtr_ifft_config_csr_readdata_l2,      //                               .readdata
		output wire                                      pwr_mtr_ifft_config_csr_readdatavalid_l2, //                               .readdatavalid
		input  wire [3:0]                                pwr_mtr_ifft_config_csr_address_l2,       //                               .address
		output wire                                      pwr_mtr_ifft_config_csr_waitrequest_l2,   //                               .waitrequest
		input  wire [11:0]                               pm_ifft_hist_mm_bridge_address_l1,        //      pm_ifft_hist_mm_bridge_l1.address
		input  wire                                      pm_ifft_hist_mm_bridge_chipselect_l1,     //                               .chipselect
		input  wire                                      pm_ifft_hist_mm_bridge_read_l1,           //                               .read
		input  wire                                      pm_ifft_hist_mm_bridge_write_l1,          //                               .write
		input  wire [31:0]                               pm_ifft_hist_mm_bridge_writedata_l1,      //                               .writedata
		input  wire [3:0]                                pm_ifft_hist_mm_bridge_byteenable_l1,     //                               .byteenable
		output wire [31:0]                               pm_ifft_hist_mm_bridge_readdata_l1,       //                               .readdata
		output wire                                      pm_ifft_hist_mm_bridge_readdatavalid_l1,  //                               .readdatavalid
		output wire                                      pm_ifft_hist_mm_bridge_waitrequest_l1,    //                               .waitrequest
		input  wire [11:0]                               pm_ifft_hist_mm_bridge_address_l2,        //      pm_ifft_hist_mm_bridge_l2.address
		input  wire                                      pm_ifft_hist_mm_bridge_chipselect_l2,     //                               .chipselect
		input  wire                                      pm_ifft_hist_mm_bridge_read_l2,           //                               .read
		input  wire                                      pm_ifft_hist_mm_bridge_write_l2,          //                               .write
		input  wire [31:0]                               pm_ifft_hist_mm_bridge_writedata_l2,      //                               .writedata
		input  wire [3:0]                                pm_ifft_hist_mm_bridge_byteenable_l2,     //                               .byteenable
		output wire [31:0]                               pm_ifft_hist_mm_bridge_readdata_l2,       //                               .readdata
		output wire                                      pm_ifft_hist_mm_bridge_readdatavalid_l2,  //                               .readdatavalid
		output wire                                      pm_ifft_hist_mm_bridge_waitrequest_l2,    //                               .waitrequest
		output wire                                      pwr_mtr_fft_hist_done_intr_l1,            //  pwr_mtr_fft_hist_done_intr_l1.irq
		output wire                                      pwr_mtr_fft_hist_done_intr_l2,            //  pwr_mtr_fft_hist_done_intr_l2.irq
		output wire                                      duc_ddc_lpbk_en,                          //                duc_ddc_lpbk_en.data
		input  wire [5:0]                                pm_fft_threash_mm_bridge_address_l1,      //    pm_fft_threash_mm_bridge_l1.address
		input  wire                                      pm_fft_threash_mm_bridge_chipselect_l1,   //                               .chipselect
		input  wire                                      pm_fft_threash_mm_bridge_read_l1,         //                               .read
		input  wire                                      pm_fft_threash_mm_bridge_write_l1,        //                               .write
		input  wire [31:0]                               pm_fft_threash_mm_bridge_writedata_l1,    //                               .writedata
		input  wire [3:0]                                pm_fft_threash_mm_bridge_byteenable_l1,   //                               .byteenable
		output wire [31:0]                               pm_fft_threash_mm_bridge_readdata_l1,     //                               .readdata
		output wire                                      pm_fft_threash_mm_bridge_waitrequest_l1,  //                               .waitrequest
		input  wire [5:0]                                pm_fft_threash_mm_bridge_address_l2,      //    pm_fft_threash_mm_bridge_l2.address
		input  wire                                      pm_fft_threash_mm_bridge_chipselect_l2,   //                               .chipselect
		input  wire                                      pm_fft_threash_mm_bridge_read_l2,         //                               .read
		input  wire                                      pm_fft_threash_mm_bridge_write_l2,        //                               .write
		input  wire [31:0]                               pm_fft_threash_mm_bridge_writedata_l2,    //                               .writedata
		input  wire [3:0]                                pm_fft_threash_mm_bridge_byteenable_l2,   //                               .byteenable
		output wire [31:0]                               pm_fft_threash_mm_bridge_readdata_l2,     //                               .readdata
		output wire                                      pm_fft_threash_mm_bridge_waitrequest_l2,  //                               .waitrequest
		input  wire [31:0]                               pwr_mtr_fft_config_csr_writedata_l1,      //      pwr_mtr_fft_config_csr_l1.writedata
		input  wire                                      pwr_mtr_fft_config_csr_read_l1,           //                               .read
		input  wire                                      pwr_mtr_fft_config_csr_write_l1,          //                               .write
		output wire [31:0]                               pwr_mtr_fft_config_csr_readdata_l1,       //                               .readdata
		output wire                                      pwr_mtr_fft_config_csr_readdatavalid_l1,  //                               .readdatavalid
		input  wire [3:0]                                pwr_mtr_fft_config_csr_address_l1,        //                               .address
		output wire                                      pwr_mtr_fft_config_csr_waitrequest_l1,    //                               .waitrequest
		input  wire [31:0]                               pwr_mtr_fft_config_csr_writedata_l2,      //      pwr_mtr_fft_config_csr_l2.writedata
		input  wire                                      pwr_mtr_fft_config_csr_read_l2,           //                               .read
		input  wire                                      pwr_mtr_fft_config_csr_write_l2,          //                               .write
		output wire [31:0]                               pwr_mtr_fft_config_csr_readdata_l2,       //                               .readdata
		output wire                                      pwr_mtr_fft_config_csr_readdatavalid_l2,  //                               .readdatavalid
		input  wire [3:0]                                pwr_mtr_fft_config_csr_address_l2,        //                               .address
		output wire                                      pwr_mtr_fft_config_csr_waitrequest_l2,    //                               .waitrequest
		input  wire [11:0]                               pm_fft_hist_mm_bridge_address_l1,         //       pm_fft_hist_mm_bridge_l1.address
		input  wire                                      pm_fft_hist_mm_bridge_chipselect_l1,      //                               .chipselect
		input  wire                                      pm_fft_hist_mm_bridge_read_l1,            //                               .read
		input  wire                                      pm_fft_hist_mm_bridge_write_l1,           //                               .write
		input  wire [31:0]                               pm_fft_hist_mm_bridge_writedata_l1,       //                               .writedata
		input  wire [3:0]                                pm_fft_hist_mm_bridge_byteenable_l1,      //                               .byteenable
		output wire [31:0]                               pm_fft_hist_mm_bridge_readdata_l1,        //                               .readdata
		output wire                                      pm_fft_hist_mm_bridge_readdatavalid_l1,   //                               .readdatavalid
		output wire                                      pm_fft_hist_mm_bridge_waitrequest_l1,     //                               .waitrequest
		input  wire [11:0]                               pm_fft_hist_mm_bridge_address_l2,         //       pm_fft_hist_mm_bridge_l2.address
		input  wire                                      pm_fft_hist_mm_bridge_chipselect_l2,      //                               .chipselect
		input  wire                                      pm_fft_hist_mm_bridge_read_l2,            //                               .read
		input  wire                                      pm_fft_hist_mm_bridge_write_l2,           //                               .write
		input  wire [31:0]                               pm_fft_hist_mm_bridge_writedata_l2,       //                               .writedata
		input  wire [3:0]                                pm_fft_hist_mm_bridge_byteenable_l2,      //                               .byteenable
		output wire [31:0]                               pm_fft_hist_mm_bridge_readdata_l2,        //                               .readdata
		output wire                                      pm_fft_hist_mm_bridge_readdatavalid_l2,   //                               .readdatavalid
		output wire                                      pm_fft_hist_mm_bridge_waitrequest_l2,     //                               .waitrequest
		input  wire [9:0]                                pm_stat_ifft_mm_bridge_address_l1,        //      pm_stat_ifft_mm_bridge_l1.address
		input  wire                                      pm_stat_ifft_mm_bridge_chipselect_l1,     //                               .chipselect
		input  wire                                      pm_stat_ifft_mm_bridge_read_l1,           //                               .read
		input  wire                                      pm_stat_ifft_mm_bridge_write_l1,          //                               .write
		input  wire [31:0]                               pm_stat_ifft_mm_bridge_writedata_l1,      //                               .writedata
		input  wire [3:0]                                pm_stat_ifft_mm_bridge_byteenable_l1,     //                               .byteenable
		output wire [31:0]                               pm_stat_ifft_mm_bridge_readdata_l1,       //                               .readdata
		output wire                                      pm_stat_ifft_mm_bridge_readdatavalid_l1,  //                               .readdatavalid
		output wire                                      pm_stat_ifft_mm_bridge_waitrequest_l1,    //                               .waitrequest
		input  wire [9:0]                                pm_stat_ifft_mm_bridge_address_l2,        //      pm_stat_ifft_mm_bridge_l2.address
		input  wire                                      pm_stat_ifft_mm_bridge_chipselect_l2,     //                               .chipselect
		input  wire                                      pm_stat_ifft_mm_bridge_read_l2,           //                               .read
		input  wire                                      pm_stat_ifft_mm_bridge_write_l2,          //                               .write
		input  wire [31:0]                               pm_stat_ifft_mm_bridge_writedata_l2,      //                               .writedata
		input  wire [3:0]                                pm_stat_ifft_mm_bridge_byteenable_l2,     //                               .byteenable
		output wire [31:0]                               pm_stat_ifft_mm_bridge_readdata_l2,       //                               .readdata
		output wire                                      pm_stat_ifft_mm_bridge_readdatavalid_l2,  //                               .readdatavalid
		output wire                                      pm_stat_ifft_mm_bridge_waitrequest_l2,    //                               .waitrequest
		input  wire [9:0]                                pm_stat_fft_mm_bridge_address_l1,         //       pm_stat_fft_mm_bridge_l1.address
		input  wire                                      pm_stat_fft_mm_bridge_chipselect_l1,      //                               .chipselect
		input  wire                                      pm_stat_fft_mm_bridge_read_l1,            //                               .read
		input  wire                                      pm_stat_fft_mm_bridge_write_l1,           //                               .write
		input  wire [31:0]                               pm_stat_fft_mm_bridge_writedata_l1,       //                               .writedata
		input  wire [3:0]                                pm_stat_fft_mm_bridge_byteenable_l1,      //                               .byteenable
		output wire [31:0]                               pm_stat_fft_mm_bridge_readdata_l1,        //                               .readdata
		output wire                                      pm_stat_fft_mm_bridge_readdatavalid_l1,   //                               .readdatavalid
		output wire                                      pm_stat_fft_mm_bridge_waitrequest_l1,     //                               .waitrequest
		input  wire [9:0]                                pm_stat_fft_mm_bridge_address_l2,         //       pm_stat_fft_mm_bridge_l2.address
		input  wire                                      pm_stat_fft_mm_bridge_chipselect_l2,      //                               .chipselect
		input  wire                                      pm_stat_fft_mm_bridge_read_l2,            //                               .read
		input  wire                                      pm_stat_fft_mm_bridge_write_l2,           //                               .write
		input  wire [31:0]                               pm_stat_fft_mm_bridge_writedata_l2,       //                               .writedata
		input  wire [3:0]                                pm_stat_fft_mm_bridge_byteenable_l2,      //                               .byteenable
		output wire [31:0]                               pm_stat_fft_mm_bridge_readdata_l2,        //                               .readdata
		output wire                                      pm_stat_fft_mm_bridge_readdatavalid_l2,   //                               .readdatavalid
		output wire                                      pm_stat_fft_mm_bridge_waitrequest_l2      //                               .waitrequest
	);

	lphy_ss #(
		.NUM_OF_ANT              (NUM_OF_ANT),
		.NUM_OF_FFT              (NUM_OF_FFT),
		.CPRI_ETH_DATAWIDTH      (CPRI_ETH_DATAWIDTH),
		.XRAN_ETH_DATAWIDTH      (XRAN_ETH_DATAWIDTH),
		.CH_DW                   (CH_DW),
		.NUM_OF_PRACH            (NUM_OF_PRACH),
		.CAPTURE_DMA_WIDTH       (CAPTURE_DMA_WIDTH),
		.IQ_DATAWIDTH            (IQ_DATAWIDTH),
		.CPRI_FRAME_DATAWIDTH    (CPRI_FRAME_DATAWIDTH),
		.ECPRI_CAPTURE_INSTANCES (ECPRI_CAPTURE_INSTANCES),
		.DSP_CAPTURE_INSTANCES   (DSP_CAPTURE_INSTANCES),
		.LPHY_DSP_CAPTURE_INST   (LPHY_DSP_CAPTURE_INST)
	) lphy_ss_lphy_ss_top (
		.ifft1_busIn_writedata                    (ifft1_busIn_writedata),                    //   input,                              width = 32,                    ifft1_busin.writedata
		.ifft1_busIn_address                      (ifft1_busIn_address),                      //   input,                              width = 14,                               .address
		.ifft1_busIn_write                        (ifft1_busIn_write),                        //   input,                               width = 1,                               .write
		.ifft1_busIn_read                         (ifft1_busIn_read),                         //   input,                               width = 1,                               .read
		.ifft1_busOut_readdatavalid               (ifft1_busOut_readdatavalid),               //  output,                               width = 1,                               .readdatavalid
		.ifft1_busOut_readdata                    (ifft1_busOut_readdata),                    //  output,                              width = 32,                               .readdata
		.ifft1_busOut_waitrequest                 (ifft1_busOut_waitrequest),                 //  output,                               width = 1,                               .waitrequest
		.ifft2_busIn_writedata                    (ifft2_busIn_writedata),                    //   input,                              width = 32,                    ifft2_busin.writedata
		.ifft2_busIn_address                      (ifft2_busIn_address),                      //   input,                              width = 14,                               .address
		.ifft2_busIn_write                        (ifft2_busIn_write),                        //   input,                               width = 1,                               .write
		.ifft2_busIn_read                         (ifft2_busIn_read),                         //   input,                               width = 1,                               .read
		.ifft2_busOut_readdatavalid               (ifft2_busOut_readdatavalid),               //  output,                               width = 1,                               .readdatavalid
		.ifft2_busOut_readdata                    (ifft2_busOut_readdata),                    //  output,                              width = 32,                               .readdata
		.ifft2_busOut_waitrequest                 (ifft2_busOut_waitrequest),                 //  output,                               width = 1,                               .waitrequest
		.fft1_busIn_writedata                     (fft1_busIn_writedata),                     //   input,                              width = 32,                     fft1_busin.writedata
		.fft1_busIn_address                       (fft1_busIn_address),                       //   input,                              width = 14,                               .address
		.fft1_busIn_write                         (fft1_busIn_write),                         //   input,                               width = 1,                               .write
		.fft1_busIn_read                          (fft1_busIn_read),                          //   input,                               width = 1,                               .read
		.fft1_busOut_readdatavalid                (fft1_busOut_readdatavalid),                //  output,                               width = 1,                               .readdatavalid
		.fft1_busOut_readdata                     (fft1_busOut_readdata),                     //  output,                              width = 32,                               .readdata
		.fft1_busOut_waitrequest                  (fft1_busOut_waitrequest),                  //  output,                               width = 1,                               .waitrequest
		.fft2_busIn_writedata                     (fft2_busIn_writedata),                     //   input,                              width = 32,                     fft2_busin.writedata
		.fft2_busIn_address                       (fft2_busIn_address),                       //   input,                              width = 14,                               .address
		.fft2_busIn_write                         (fft2_busIn_write),                         //   input,                               width = 1,                               .write
		.fft2_busIn_read                          (fft2_busIn_read),                          //   input,                               width = 1,                               .read
		.fft2_busOut_readdatavalid                (fft2_busOut_readdatavalid),                //  output,                               width = 1,                               .readdatavalid
		.fft2_busOut_readdata                     (fft2_busOut_readdata),                     //  output,                              width = 32,                               .readdata
		.fft2_busOut_waitrequest                  (fft2_busOut_waitrequest),                  //  output,                               width = 1,                               .waitrequest
		.pb_ddr_csr_address                       (pb_ddr_csr_address),                       //   input,                               width = 4,                     pb_ddr_csr.address
		.pb_ddr_csr_write                         (pb_ddr_csr_write),                         //   input,                               width = 1,                               .write
		.pb_ddr_csr_writedata                     (pb_ddr_csr_writedata),                     //   input,                              width = 32,                               .writedata
		.pb_ddr_csr_readdata                      (pb_ddr_csr_readdata),                      //  output,                              width = 32,                               .readdata
		.pb_mm_bridge_address                     (pb_mm_bridge_address),                     //   input,                              width = 17,                   pb_mm_bridge.address
		.pb_mm_bridge_chipselect                  (pb_mm_bridge_chipselect),                  //   input,                               width = 1,                               .chipselect
		.pb_mm_bridge_read                        (pb_mm_bridge_read),                        //   input,                               width = 1,                               .read
		.pb_mm_bridge_readdata                    (pb_mm_bridge_readdata),                    //  output,                              width = 32,                               .readdata
		.pb_mm_bridge_write                       (pb_mm_bridge_write),                       //   input,                               width = 1,                               .write
		.pb_mm_bridge_writedata                   (pb_mm_bridge_writedata),                   //   input,                              width = 32,                               .writedata
		.pb_mm_bridge_byteenable                  (pb_mm_bridge_byteenable),                  //   input,                               width = 4,                               .byteenable
		.pb_mm_bridge_waitrequest                 (pb_mm_bridge_waitrequest),                 //  output,                               width = 1,                               .waitrequest
		.lphy_ss_config_csr_address               (lphy_ss_config_csr_address),               //   input,                               width = 8,             lphy_ss_config_csr.address
		.lphy_ss_config_csr_write                 (lphy_ss_config_csr_write),                 //   input,                               width = 1,                               .write
		.lphy_ss_config_csr_writedata             (lphy_ss_config_csr_writedata),             //   input,                              width = 32,                               .writedata
		.lphy_ss_config_csr_readdata              (lphy_ss_config_csr_readdata),              //  output,                              width = 32,                               .readdata
		.lphy_ss_config_csr_read                  (lphy_ss_config_csr_read),                  //   input,                               width = 1,                               .read
		.lphy_ss_config_csr_waitrequest           (lphy_ss_config_csr_waitrequest),           //  output,                               width = 1,                               .waitrequest
		.lphy_ss_config_csr_readdatavalid         (lphy_ss_config_csr_readdatavalid),         //  output,                               width = 1,                               .readdatavalid
		.long_prach_lw_bridge_address_l2          (long_prach_lw_bridge_address_l2),          //   input,                               width = 4,        long_prach_lw_bridge_l2.address
		.long_prach_lw_bridge_write_l2            (long_prach_lw_bridge_write_l2),            //   input,                               width = 1,                               .write
		.long_prach_lw_bridge_readdata_l2         (long_prach_lw_bridge_readdata_l2),         //  output,                              width = 32,                               .readdata
		.long_prach_lw_bridge_writedata_l2        (long_prach_lw_bridge_writedata_l2),        //   input,                              width = 32,                               .writedata
		.long_prach_lw_bridge_waitrequest_l2      (long_prach_lw_bridge_waitrequest_l2),      //  output,                               width = 1,                               .waitrequest
		.long_prach_lw_bridge_readdatavalid_l2    (long_prach_lw_bridge_readdatavalid_l2),    //  output,                               width = 1,                               .readdatavalid
		.long_prach_lw_bridge_read_l2             (long_prach_lw_bridge_read_l2),             //   input,                               width = 1,                               .read
		.long_prach_lw_bridge_address_l1          (long_prach_lw_bridge_address_l1),          //   input,                               width = 4,        long_prach_lw_bridge_l1.address
		.long_prach_lw_bridge_write_l1            (long_prach_lw_bridge_write_l1),            //   input,                               width = 1,                               .write
		.long_prach_lw_bridge_readdata_l1         (long_prach_lw_bridge_readdata_l1),         //  output,                              width = 32,                               .readdata
		.long_prach_lw_bridge_writedata_l1        (long_prach_lw_bridge_writedata_l1),        //   input,                              width = 32,                               .writedata
		.long_prach_lw_bridge_waitrequest_l1      (long_prach_lw_bridge_waitrequest_l1),      //  output,                               width = 1,                               .waitrequest
		.long_prach_lw_bridge_readdatavalid_l1    (long_prach_lw_bridge_readdatavalid_l1),    //  output,                               width = 1,                               .readdatavalid
		.long_prach_lw_bridge_read_l1             (long_prach_lw_bridge_read_l1),             //   input,                               width = 1,                               .read
		.short_prach2_busIn_writedata             (short_prach2_busIn_writedata),             //   input,                              width = 32,       short_prach_lw_bridge_l2.writedata
		.short_prach2_busIn_address               (short_prach2_busIn_address),               //   input,                              width = 10,                               .address
		.short_prach2_busIn_write                 (short_prach2_busIn_write),                 //   input,                               width = 1,                               .write
		.short_prach2_busIn_read                  (short_prach2_busIn_read),                  //   input,                               width = 1,                               .read
		.short_prach2_busOut_readdatavalid        (short_prach2_busOut_readdatavalid),        //  output,                               width = 1,                               .readdatavalid
		.short_prach2_busOut_readdata             (short_prach2_busOut_readdata),             //  output,                              width = 32,                               .readdata
		.short_prach2_busOut_waitrequest          (short_prach2_busOut_waitrequest),          //  output,                               width = 1,                               .waitrequest
		.short_prach1_busIn_writedata             (short_prach1_busIn_writedata),             //   input,                              width = 32,       short_prach_lw_bridge_l1.writedata
		.short_prach1_busIn_address               (short_prach1_busIn_address),               //   input,                              width = 10,                               .address
		.short_prach1_busIn_write                 (short_prach1_busIn_write),                 //   input,                               width = 1,                               .write
		.short_prach1_busIn_read                  (short_prach1_busIn_read),                  //   input,                               width = 1,                               .read
		.short_prach1_busOut_readdatavalid        (short_prach1_busOut_readdatavalid),        //  output,                               width = 1,                               .readdatavalid
		.short_prach1_busOut_readdata             (short_prach1_busOut_readdata),             //  output,                              width = 32,                               .readdata
		.short_prach1_busOut_waitrequest          (short_prach1_busOut_waitrequest),          //  output,                               width = 1,                               .waitrequest
		.clk_dsp                                  (clk_dsp),                                  //   input,                               width = 1,                      clock_dsp.clk
		.clk_csr                                  (clk_csr),                                  //   input,                               width = 1,                      clock_csr.clk
		.clk_eth_xran_dl                          (clk_eth_xran_dl),                          //   input,                               width = 1,              clock_eth_xran_dl.clk
		.clk_eth_xran_ul                          (clk_eth_xran_ul),                          //   input,                               width = 1,              clock_eth_xran_ul.clk
		.rst_dsp_n                                (rst_dsp_n),                                //   input,                               width = 1,                    reset_dsp_n.reset_n
		.rst_csr_n                                (rst_csr_n),                                //   input,                               width = 1,                    reset_csr_n.reset_n
		.rst_eth_xran_n_dl                        (rst_eth_xran_n_dl),                        //   input,                               width = 1,            reset_eth_xran_dl_n.reset_n
		.rst_eth_xran_n_ul                        (rst_eth_xran_n_ul),                        //   input,                               width = 1,            reset_eth_xran_ul_n.reset_n
		.xran_demapper_source_valid               (xran_demapper_source_valid),               //   input,                               width = 1,           xran_demapper_source.valid
		.xran_demapper_source_data                (xran_demapper_source_data),                //   input,  width = (((XRAN_ETH_DATAWIDTH-1)-0)+1),                               .data
		.xran_demapper_source_endofpacket         (xran_demapper_source_endofpacket),         //   input,                               width = 1,                               .endofpacket
		.xran_demapper_source_startofpacket       (xran_demapper_source_startofpacket),       //   input,                               width = 1,                               .startofpacket
		.xran_demapper_source_ready               (xran_demapper_source_ready),               //  output,                               width = 1,                               .ready
		.xran_demapper_source_channel             (xran_demapper_source_channel),             //   input,                              width = 16,                               .channel
		.ifft_source_valid1                       (ifft_source_valid1),                       //  output,                               width = 1,                 ifft_source_l1.valid
		.ifft_source_data1                        (ifft_source_data1),                        //  output,        width = (((IQ_DATAWIDTH-1)-0)+1),                               .data
		.ifft_source_channel1                     (ifft_source_channel1),                     //  output,                               width = 8,                               .channel
		.ifft_source_valid2                       (ifft_source_valid2),                       //  output,                               width = 1,                 ifft_source_l2.valid
		.ifft_source_data2                        (ifft_source_data2),                        //  output,        width = (((IQ_DATAWIDTH-1)-0)+1),                               .data
		.ifft_source_channel2                     (ifft_source_channel2),                     //  output,                               width = 8,                               .channel
		.coupling_pusch_avst_sink_valid_l1        (coupling_pusch_avst_sink_valid_l1),        //  output,                               width = 1,    coupling_pusch_avst_sink_l1.valid
		.coupling_pusch_avst_sink_data_l1         (coupling_pusch_avst_sink_data_l1),         //  output,                              width = 32,                               .data
		.coupling_pusch_avst_sink_channel_l1      (coupling_pusch_avst_sink_channel_l1),      //  output,                              width = 16,                               .channel
		.coupling_pusch_avst_sink_sop_l1          (coupling_pusch_avst_sink_sop_l1),          //  output,                               width = 1,                               .startofpacket
		.coupling_pusch_avst_sink_eop_l1          (coupling_pusch_avst_sink_eop_l1),          //  output,                               width = 1,                               .endofpacket
		.coupling_pusch_avst_sink_valid_l2        (coupling_pusch_avst_sink_valid_l2),        //  output,                               width = 1,    coupling_pusch_avst_sink_l2.valid
		.coupling_pusch_avst_sink_data_l2         (coupling_pusch_avst_sink_data_l2),         //  output,                              width = 32,                               .data
		.coupling_pusch_avst_sink_channel_l2      (coupling_pusch_avst_sink_channel_l2),      //  output,                              width = 16,                               .channel
		.coupling_pusch_avst_sink_sop_l2          (coupling_pusch_avst_sink_sop_l2),          //  output,                               width = 1,                               .startofpacket
		.coupling_pusch_avst_sink_eop_l2          (coupling_pusch_avst_sink_eop_l2),          //  output,                               width = 1,                               .endofpacket
		.coupling_prach_avst_sink_valid_l1        (coupling_prach_avst_sink_valid_l1),        //  output,                               width = 1,    coupling_prach_avst_sink_l1.valid
		.coupling_prach_avst_sink_data_l1         (coupling_prach_avst_sink_data_l1),         //  output,                              width = 32,                               .data
		.coupling_prach_avst_sink_channel_l1      (coupling_prach_avst_sink_channel_l1),      //  output,                              width = 16,                               .channel
		.coupling_prach_avst_sink_sop_l1          (coupling_prach_avst_sink_sop_l1),          //  output,                               width = 1,                               .startofpacket
		.coupling_prach_avst_sink_eop_l1          (coupling_prach_avst_sink_eop_l1),          //  output,                               width = 1,                               .endofpacket
		.coupling_prach_avst_sink_valid_l2        (coupling_prach_avst_sink_valid_l2),        //  output,                               width = 1,    coupling_prach_avst_sink_l2.valid
		.coupling_prach_avst_sink_data_l2         (coupling_prach_avst_sink_data_l2),         //  output,                              width = 32,                               .data
		.coupling_prach_avst_sink_channel_l2      (coupling_prach_avst_sink_channel_l2),      //  output,                              width = 16,                               .channel
		.coupling_prach_avst_sink_sop_l2          (coupling_prach_avst_sink_sop_l2),          //  output,                               width = 1,                               .startofpacket
		.coupling_prach_avst_sink_eop_l2          (coupling_prach_avst_sink_eop_l2),          //  output,                               width = 1,                               .endofpacket
		.xran_demapper_cplane_valid               (xran_demapper_cplane_valid),               //   input,                               width = 1,    xran_demapper_cplane_source.valid
		.xran_demapper_cplane_startofpacket       (xran_demapper_cplane_startofpacket),       //   input,                               width = 1,                               .startofpacket
		.xran_demapper_cplane_endofpacket         (xran_demapper_cplane_endofpacket),         //   input,                               width = 1,                               .endofpacket
		.pb_avst_sink_valid                       (pb_avst_sink_valid),                       //   input,                               width = 1,                   pb_avst_sink.valid
		.pb_avst_sink_data                        (pb_avst_sink_data),                        //   input,                              width = 64,                               .data
		.pb_avst_sink_ready                       (pb_avst_sink_ready),                       //  output,                               width = 1,                               .ready
		.bw_config_cc1                            (bw_config_cc1),                            //  output,                               width = 8,                   bw_confg_cc1.bw_config_cc1
		.bw_config_cc2                            (bw_config_cc2),                            //  output,                               width = 8,                   bw_confg_cc2.bw_config_cc2
		.radio_config_status                      (radio_config_status),                      //  output,                              width = 56,            radio_config_status.radio_config_status
		.short_long_prach_select                  (short_long_prach_select),                  //  output,                               width = 1,        short_long_prach_select.data
		.rx_rtc_id                                (rx_rtc_id),                                //   input,                              width = 16,                      rx_rtc_id.rx_rtc_id
		.rx_u_axc_id                              (rx_u_axc_id),                              //   input,                              width = 16,                    rx_u_axc_id.rx_u_axc_id
		.rx_rtc_id_dl                             (rx_rtc_id_dl),                             //   input,                              width = 16,                   rx_rtc_id_dl.rx_rtc_id_dl
		.lphy_ss_ul_sink_valid1                   (lphy_ss_ul_sink_valid1),                   //   input,                               width = 1,             lphy_ss_ul_sink_l1.valid
		.lphy_ss_ul_sink_data1                    (lphy_ss_ul_sink_data1),                    //   input,        width = (((IQ_DATAWIDTH-1)-0)+1),                               .data
		.lphy_ss_ul_sink_channel1                 (lphy_ss_ul_sink_channel1),                 //   input,                               width = 8,                               .channel
		.lphy_ss_ul_sink_valid2                   (lphy_ss_ul_sink_valid2),                   //   input,                               width = 1,             lphy_ss_ul_sink_l2.valid
		.lphy_ss_ul_sink_data2                    (lphy_ss_ul_sink_data2),                    //   input,        width = (((IQ_DATAWIDTH-1)-0)+1),                               .data
		.lphy_ss_ul_sink_channel2                 (lphy_ss_ul_sink_channel2),                 //   input,                               width = 8,                               .channel
		.rst_soft_n                               (rst_soft_n),                               //  output,                               width = 1,                     rst_soft_n.rst_soft_n
		.coupling_pusch_timing_ref                (coupling_pusch_timing_ref),                //  output,                              width = 32,      coupling_pusch_timing_ref.data
		.coupling_prach_timing_ref                (coupling_prach_timing_ref),                //  output,                              width = 32,      coupling_prach_timing_ref.data
		.oran_rx_cplane_concat                    (oran_rx_cplane_concat),                    //   input,                             width = 190,          oran_rx_cplane_concat.data
		.oran_rx_uplane_concat                    (oran_rx_uplane_concat),                    //   input,                              width = 68,          oran_rx_uplane_concat.data
		.lphy_avst_selctd_cap_intf_valid          (lphy_avst_selctd_cap_intf_valid),          //  output,                               width = 1,      lphy_avst_selctd_cap_intf.valid
		.lphy_avst_selctd_cap_intf_data           (lphy_avst_selctd_cap_intf_data),           //  output,        width = (((IQ_DATAWIDTH-1)-0)+1),                               .data
		.lphy_avst_selctd_cap_intf_chan           (lphy_avst_selctd_cap_intf_chan),           //  output,                               width = 3,                               .channel
		.ul_start_pulse_latch                     (ul_start_pulse_latch),                     //  output,                               width = 1,           ul_start_pulse_latch.data
		.frame_status_counter_reset               (frame_status_counter_reset),               //   input,                               width = 1,     frame_status_counter_reset.data
		.interface_sel                            (interface_sel),                            //   input,                              width = 32,                  interface_sel.data
		.dl_input_hfn_pulse                       (dl_input_hfn_pulse),                       //  output,                               width = 1,             dl_input_hfn_pulse.data
		.pm_ifft_threash_mm_bridge_address_l1     (pm_ifft_threash_mm_bridge_address_l1),     //   input,                               width = 6,   pm_ifft_threash_mm_bridge_l1.address
		.pm_ifft_threash_mm_bridge_chipselect_l1  (pm_ifft_threash_mm_bridge_chipselect_l1),  //   input,                               width = 1,                               .chipselect
		.pm_ifft_threash_mm_bridge_read_l1        (pm_ifft_threash_mm_bridge_read_l1),        //   input,                               width = 1,                               .read
		.pm_ifft_threash_mm_bridge_write_l1       (pm_ifft_threash_mm_bridge_write_l1),       //   input,                               width = 1,                               .write
		.pm_ifft_threash_mm_bridge_writedata_l1   (pm_ifft_threash_mm_bridge_writedata_l1),   //   input,                              width = 32,                               .writedata
		.pm_ifft_threash_mm_bridge_byteenable_l1  (pm_ifft_threash_mm_bridge_byteenable_l1),  //   input,                               width = 4,                               .byteenable
		.pm_ifft_threash_mm_bridge_readdata_l1    (pm_ifft_threash_mm_bridge_readdata_l1),    //  output,                              width = 32,                               .readdata
		.pm_ifft_threash_mm_bridge_waitrequest_l1 (pm_ifft_threash_mm_bridge_waitrequest_l1), //  output,                               width = 1,                               .waitrequest
		.pwr_mtr_ifft_hist_done_intr_l1           (pwr_mtr_ifft_hist_done_intr_l1),           //  output,                               width = 1, pwr_mtr_ifft_hist_done_intr_l1.irq
		.pwr_mtr_ifft_hist_done_intr_l2           (pwr_mtr_ifft_hist_done_intr_l2),           //  output,                               width = 1, pwr_mtr_ifft_hist_done_intr_l2.irq
		.pm_ifft_threash_mm_bridge_address_l2     (pm_ifft_threash_mm_bridge_address_l2),     //   input,                               width = 6,   pm_ifft_threash_mm_bridge_l2.address
		.pm_ifft_threash_mm_bridge_chipselect_l2  (pm_ifft_threash_mm_bridge_chipselect_l2),  //   input,                               width = 1,                               .chipselect
		.pm_ifft_threash_mm_bridge_read_l2        (pm_ifft_threash_mm_bridge_read_l2),        //   input,                               width = 1,                               .read
		.pm_ifft_threash_mm_bridge_write_l2       (pm_ifft_threash_mm_bridge_write_l2),       //   input,                               width = 1,                               .write
		.pm_ifft_threash_mm_bridge_writedata_l2   (pm_ifft_threash_mm_bridge_writedata_l2),   //   input,                              width = 32,                               .writedata
		.pm_ifft_threash_mm_bridge_byteenable_l2  (pm_ifft_threash_mm_bridge_byteenable_l2),  //   input,                               width = 4,                               .byteenable
		.pm_ifft_threash_mm_bridge_readdata_l2    (pm_ifft_threash_mm_bridge_readdata_l2),    //  output,                              width = 32,                               .readdata
		.pm_ifft_threash_mm_bridge_waitrequest_l2 (pm_ifft_threash_mm_bridge_waitrequest_l2), //  output,                               width = 1,                               .waitrequest
		.pwr_mtr_ifft_config_csr_writedata_l1     (pwr_mtr_ifft_config_csr_writedata_l1),     //   input,                              width = 32,     pwr_mtr_ifft_config_csr_l1.writedata
		.pwr_mtr_ifft_config_csr_read_l1          (pwr_mtr_ifft_config_csr_read_l1),          //   input,                               width = 1,                               .read
		.pwr_mtr_ifft_config_csr_write_l1         (pwr_mtr_ifft_config_csr_write_l1),         //   input,                               width = 1,                               .write
		.pwr_mtr_ifft_config_csr_readdata_l1      (pwr_mtr_ifft_config_csr_readdata_l1),      //  output,                              width = 32,                               .readdata
		.pwr_mtr_ifft_config_csr_readdatavalid_l1 (pwr_mtr_ifft_config_csr_readdatavalid_l1), //  output,                               width = 1,                               .readdatavalid
		.pwr_mtr_ifft_config_csr_address_l1       (pwr_mtr_ifft_config_csr_address_l1),       //   input,                               width = 4,                               .address
		.pwr_mtr_ifft_config_csr_waitrequest_l1   (pwr_mtr_ifft_config_csr_waitrequest_l1),   //  output,                               width = 1,                               .waitrequest
		.pwr_mtr_ifft_config_csr_writedata_l2     (pwr_mtr_ifft_config_csr_writedata_l2),     //   input,                              width = 32,     pwr_mtr_ifft_config_csr_l2.writedata
		.pwr_mtr_ifft_config_csr_read_l2          (pwr_mtr_ifft_config_csr_read_l2),          //   input,                               width = 1,                               .read
		.pwr_mtr_ifft_config_csr_write_l2         (pwr_mtr_ifft_config_csr_write_l2),         //   input,                               width = 1,                               .write
		.pwr_mtr_ifft_config_csr_readdata_l2      (pwr_mtr_ifft_config_csr_readdata_l2),      //  output,                              width = 32,                               .readdata
		.pwr_mtr_ifft_config_csr_readdatavalid_l2 (pwr_mtr_ifft_config_csr_readdatavalid_l2), //  output,                               width = 1,                               .readdatavalid
		.pwr_mtr_ifft_config_csr_address_l2       (pwr_mtr_ifft_config_csr_address_l2),       //   input,                               width = 4,                               .address
		.pwr_mtr_ifft_config_csr_waitrequest_l2   (pwr_mtr_ifft_config_csr_waitrequest_l2),   //  output,                               width = 1,                               .waitrequest
		.pm_ifft_hist_mm_bridge_address_l1        (pm_ifft_hist_mm_bridge_address_l1),        //   input,                              width = 12,      pm_ifft_hist_mm_bridge_l1.address
		.pm_ifft_hist_mm_bridge_chipselect_l1     (pm_ifft_hist_mm_bridge_chipselect_l1),     //   input,                               width = 1,                               .chipselect
		.pm_ifft_hist_mm_bridge_read_l1           (pm_ifft_hist_mm_bridge_read_l1),           //   input,                               width = 1,                               .read
		.pm_ifft_hist_mm_bridge_write_l1          (pm_ifft_hist_mm_bridge_write_l1),          //   input,                               width = 1,                               .write
		.pm_ifft_hist_mm_bridge_writedata_l1      (pm_ifft_hist_mm_bridge_writedata_l1),      //   input,                              width = 32,                               .writedata
		.pm_ifft_hist_mm_bridge_byteenable_l1     (pm_ifft_hist_mm_bridge_byteenable_l1),     //   input,                               width = 4,                               .byteenable
		.pm_ifft_hist_mm_bridge_readdata_l1       (pm_ifft_hist_mm_bridge_readdata_l1),       //  output,                              width = 32,                               .readdata
		.pm_ifft_hist_mm_bridge_readdatavalid_l1  (pm_ifft_hist_mm_bridge_readdatavalid_l1),  //  output,                               width = 1,                               .readdatavalid
		.pm_ifft_hist_mm_bridge_waitrequest_l1    (pm_ifft_hist_mm_bridge_waitrequest_l1),    //  output,                               width = 1,                               .waitrequest
		.pm_ifft_hist_mm_bridge_address_l2        (pm_ifft_hist_mm_bridge_address_l2),        //   input,                              width = 12,      pm_ifft_hist_mm_bridge_l2.address
		.pm_ifft_hist_mm_bridge_chipselect_l2     (pm_ifft_hist_mm_bridge_chipselect_l2),     //   input,                               width = 1,                               .chipselect
		.pm_ifft_hist_mm_bridge_read_l2           (pm_ifft_hist_mm_bridge_read_l2),           //   input,                               width = 1,                               .read
		.pm_ifft_hist_mm_bridge_write_l2          (pm_ifft_hist_mm_bridge_write_l2),          //   input,                               width = 1,                               .write
		.pm_ifft_hist_mm_bridge_writedata_l2      (pm_ifft_hist_mm_bridge_writedata_l2),      //   input,                              width = 32,                               .writedata
		.pm_ifft_hist_mm_bridge_byteenable_l2     (pm_ifft_hist_mm_bridge_byteenable_l2),     //   input,                               width = 4,                               .byteenable
		.pm_ifft_hist_mm_bridge_readdata_l2       (pm_ifft_hist_mm_bridge_readdata_l2),       //  output,                              width = 32,                               .readdata
		.pm_ifft_hist_mm_bridge_readdatavalid_l2  (pm_ifft_hist_mm_bridge_readdatavalid_l2),  //  output,                               width = 1,                               .readdatavalid
		.pm_ifft_hist_mm_bridge_waitrequest_l2    (pm_ifft_hist_mm_bridge_waitrequest_l2),    //  output,                               width = 1,                               .waitrequest
		.pwr_mtr_fft_hist_done_intr_l1            (pwr_mtr_fft_hist_done_intr_l1),            //  output,                               width = 1,  pwr_mtr_fft_hist_done_intr_l1.irq
		.pwr_mtr_fft_hist_done_intr_l2            (pwr_mtr_fft_hist_done_intr_l2),            //  output,                               width = 1,  pwr_mtr_fft_hist_done_intr_l2.irq
		.duc_ddc_lpbk_en                          (duc_ddc_lpbk_en),                          //  output,                               width = 1,                duc_ddc_lpbk_en.data
		.pm_fft_threash_mm_bridge_address_l1      (pm_fft_threash_mm_bridge_address_l1),      //   input,                               width = 6,    pm_fft_threash_mm_bridge_l1.address
		.pm_fft_threash_mm_bridge_chipselect_l1   (pm_fft_threash_mm_bridge_chipselect_l1),   //   input,                               width = 1,                               .chipselect
		.pm_fft_threash_mm_bridge_read_l1         (pm_fft_threash_mm_bridge_read_l1),         //   input,                               width = 1,                               .read
		.pm_fft_threash_mm_bridge_write_l1        (pm_fft_threash_mm_bridge_write_l1),        //   input,                               width = 1,                               .write
		.pm_fft_threash_mm_bridge_writedata_l1    (pm_fft_threash_mm_bridge_writedata_l1),    //   input,                              width = 32,                               .writedata
		.pm_fft_threash_mm_bridge_byteenable_l1   (pm_fft_threash_mm_bridge_byteenable_l1),   //   input,                               width = 4,                               .byteenable
		.pm_fft_threash_mm_bridge_readdata_l1     (pm_fft_threash_mm_bridge_readdata_l1),     //  output,                              width = 32,                               .readdata
		.pm_fft_threash_mm_bridge_waitrequest_l1  (pm_fft_threash_mm_bridge_waitrequest_l1),  //  output,                               width = 1,                               .waitrequest
		.pm_fft_threash_mm_bridge_address_l2      (pm_fft_threash_mm_bridge_address_l2),      //   input,                               width = 6,    pm_fft_threash_mm_bridge_l2.address
		.pm_fft_threash_mm_bridge_chipselect_l2   (pm_fft_threash_mm_bridge_chipselect_l2),   //   input,                               width = 1,                               .chipselect
		.pm_fft_threash_mm_bridge_read_l2         (pm_fft_threash_mm_bridge_read_l2),         //   input,                               width = 1,                               .read
		.pm_fft_threash_mm_bridge_write_l2        (pm_fft_threash_mm_bridge_write_l2),        //   input,                               width = 1,                               .write
		.pm_fft_threash_mm_bridge_writedata_l2    (pm_fft_threash_mm_bridge_writedata_l2),    //   input,                              width = 32,                               .writedata
		.pm_fft_threash_mm_bridge_byteenable_l2   (pm_fft_threash_mm_bridge_byteenable_l2),   //   input,                               width = 4,                               .byteenable
		.pm_fft_threash_mm_bridge_readdata_l2     (pm_fft_threash_mm_bridge_readdata_l2),     //  output,                              width = 32,                               .readdata
		.pm_fft_threash_mm_bridge_waitrequest_l2  (pm_fft_threash_mm_bridge_waitrequest_l2),  //  output,                               width = 1,                               .waitrequest
		.pwr_mtr_fft_config_csr_writedata_l1      (pwr_mtr_fft_config_csr_writedata_l1),      //   input,                              width = 32,      pwr_mtr_fft_config_csr_l1.writedata
		.pwr_mtr_fft_config_csr_read_l1           (pwr_mtr_fft_config_csr_read_l1),           //   input,                               width = 1,                               .read
		.pwr_mtr_fft_config_csr_write_l1          (pwr_mtr_fft_config_csr_write_l1),          //   input,                               width = 1,                               .write
		.pwr_mtr_fft_config_csr_readdata_l1       (pwr_mtr_fft_config_csr_readdata_l1),       //  output,                              width = 32,                               .readdata
		.pwr_mtr_fft_config_csr_readdatavalid_l1  (pwr_mtr_fft_config_csr_readdatavalid_l1),  //  output,                               width = 1,                               .readdatavalid
		.pwr_mtr_fft_config_csr_address_l1        (pwr_mtr_fft_config_csr_address_l1),        //   input,                               width = 4,                               .address
		.pwr_mtr_fft_config_csr_waitrequest_l1    (pwr_mtr_fft_config_csr_waitrequest_l1),    //  output,                               width = 1,                               .waitrequest
		.pwr_mtr_fft_config_csr_writedata_l2      (pwr_mtr_fft_config_csr_writedata_l2),      //   input,                              width = 32,      pwr_mtr_fft_config_csr_l2.writedata
		.pwr_mtr_fft_config_csr_read_l2           (pwr_mtr_fft_config_csr_read_l2),           //   input,                               width = 1,                               .read
		.pwr_mtr_fft_config_csr_write_l2          (pwr_mtr_fft_config_csr_write_l2),          //   input,                               width = 1,                               .write
		.pwr_mtr_fft_config_csr_readdata_l2       (pwr_mtr_fft_config_csr_readdata_l2),       //  output,                              width = 32,                               .readdata
		.pwr_mtr_fft_config_csr_readdatavalid_l2  (pwr_mtr_fft_config_csr_readdatavalid_l2),  //  output,                               width = 1,                               .readdatavalid
		.pwr_mtr_fft_config_csr_address_l2        (pwr_mtr_fft_config_csr_address_l2),        //   input,                               width = 4,                               .address
		.pwr_mtr_fft_config_csr_waitrequest_l2    (pwr_mtr_fft_config_csr_waitrequest_l2),    //  output,                               width = 1,                               .waitrequest
		.pm_fft_hist_mm_bridge_address_l1         (pm_fft_hist_mm_bridge_address_l1),         //   input,                              width = 12,       pm_fft_hist_mm_bridge_l1.address
		.pm_fft_hist_mm_bridge_chipselect_l1      (pm_fft_hist_mm_bridge_chipselect_l1),      //   input,                               width = 1,                               .chipselect
		.pm_fft_hist_mm_bridge_read_l1            (pm_fft_hist_mm_bridge_read_l1),            //   input,                               width = 1,                               .read
		.pm_fft_hist_mm_bridge_write_l1           (pm_fft_hist_mm_bridge_write_l1),           //   input,                               width = 1,                               .write
		.pm_fft_hist_mm_bridge_writedata_l1       (pm_fft_hist_mm_bridge_writedata_l1),       //   input,                              width = 32,                               .writedata
		.pm_fft_hist_mm_bridge_byteenable_l1      (pm_fft_hist_mm_bridge_byteenable_l1),      //   input,                               width = 4,                               .byteenable
		.pm_fft_hist_mm_bridge_readdata_l1        (pm_fft_hist_mm_bridge_readdata_l1),        //  output,                              width = 32,                               .readdata
		.pm_fft_hist_mm_bridge_readdatavalid_l1   (pm_fft_hist_mm_bridge_readdatavalid_l1),   //  output,                               width = 1,                               .readdatavalid
		.pm_fft_hist_mm_bridge_waitrequest_l1     (pm_fft_hist_mm_bridge_waitrequest_l1),     //  output,                               width = 1,                               .waitrequest
		.pm_fft_hist_mm_bridge_address_l2         (pm_fft_hist_mm_bridge_address_l2),         //   input,                              width = 12,       pm_fft_hist_mm_bridge_l2.address
		.pm_fft_hist_mm_bridge_chipselect_l2      (pm_fft_hist_mm_bridge_chipselect_l2),      //   input,                               width = 1,                               .chipselect
		.pm_fft_hist_mm_bridge_read_l2            (pm_fft_hist_mm_bridge_read_l2),            //   input,                               width = 1,                               .read
		.pm_fft_hist_mm_bridge_write_l2           (pm_fft_hist_mm_bridge_write_l2),           //   input,                               width = 1,                               .write
		.pm_fft_hist_mm_bridge_writedata_l2       (pm_fft_hist_mm_bridge_writedata_l2),       //   input,                              width = 32,                               .writedata
		.pm_fft_hist_mm_bridge_byteenable_l2      (pm_fft_hist_mm_bridge_byteenable_l2),      //   input,                               width = 4,                               .byteenable
		.pm_fft_hist_mm_bridge_readdata_l2        (pm_fft_hist_mm_bridge_readdata_l2),        //  output,                              width = 32,                               .readdata
		.pm_fft_hist_mm_bridge_readdatavalid_l2   (pm_fft_hist_mm_bridge_readdatavalid_l2),   //  output,                               width = 1,                               .readdatavalid
		.pm_fft_hist_mm_bridge_waitrequest_l2     (pm_fft_hist_mm_bridge_waitrequest_l2),     //  output,                               width = 1,                               .waitrequest
		.pm_stat_ifft_mm_bridge_address_l1        (pm_stat_ifft_mm_bridge_address_l1),        //   input,                              width = 10,      pm_stat_ifft_mm_bridge_l1.address
		.pm_stat_ifft_mm_bridge_chipselect_l1     (pm_stat_ifft_mm_bridge_chipselect_l1),     //   input,                               width = 1,                               .chipselect
		.pm_stat_ifft_mm_bridge_read_l1           (pm_stat_ifft_mm_bridge_read_l1),           //   input,                               width = 1,                               .read
		.pm_stat_ifft_mm_bridge_write_l1          (pm_stat_ifft_mm_bridge_write_l1),          //   input,                               width = 1,                               .write
		.pm_stat_ifft_mm_bridge_writedata_l1      (pm_stat_ifft_mm_bridge_writedata_l1),      //   input,                              width = 32,                               .writedata
		.pm_stat_ifft_mm_bridge_byteenable_l1     (pm_stat_ifft_mm_bridge_byteenable_l1),     //   input,                               width = 4,                               .byteenable
		.pm_stat_ifft_mm_bridge_readdata_l1       (pm_stat_ifft_mm_bridge_readdata_l1),       //  output,                              width = 32,                               .readdata
		.pm_stat_ifft_mm_bridge_readdatavalid_l1  (pm_stat_ifft_mm_bridge_readdatavalid_l1),  //  output,                               width = 1,                               .readdatavalid
		.pm_stat_ifft_mm_bridge_waitrequest_l1    (pm_stat_ifft_mm_bridge_waitrequest_l1),    //  output,                               width = 1,                               .waitrequest
		.pm_stat_ifft_mm_bridge_address_l2        (pm_stat_ifft_mm_bridge_address_l2),        //   input,                              width = 10,      pm_stat_ifft_mm_bridge_l2.address
		.pm_stat_ifft_mm_bridge_chipselect_l2     (pm_stat_ifft_mm_bridge_chipselect_l2),     //   input,                               width = 1,                               .chipselect
		.pm_stat_ifft_mm_bridge_read_l2           (pm_stat_ifft_mm_bridge_read_l2),           //   input,                               width = 1,                               .read
		.pm_stat_ifft_mm_bridge_write_l2          (pm_stat_ifft_mm_bridge_write_l2),          //   input,                               width = 1,                               .write
		.pm_stat_ifft_mm_bridge_writedata_l2      (pm_stat_ifft_mm_bridge_writedata_l2),      //   input,                              width = 32,                               .writedata
		.pm_stat_ifft_mm_bridge_byteenable_l2     (pm_stat_ifft_mm_bridge_byteenable_l2),     //   input,                               width = 4,                               .byteenable
		.pm_stat_ifft_mm_bridge_readdata_l2       (pm_stat_ifft_mm_bridge_readdata_l2),       //  output,                              width = 32,                               .readdata
		.pm_stat_ifft_mm_bridge_readdatavalid_l2  (pm_stat_ifft_mm_bridge_readdatavalid_l2),  //  output,                               width = 1,                               .readdatavalid
		.pm_stat_ifft_mm_bridge_waitrequest_l2    (pm_stat_ifft_mm_bridge_waitrequest_l2),    //  output,                               width = 1,                               .waitrequest
		.pm_stat_fft_mm_bridge_address_l1         (pm_stat_fft_mm_bridge_address_l1),         //   input,                              width = 10,       pm_stat_fft_mm_bridge_l1.address
		.pm_stat_fft_mm_bridge_chipselect_l1      (pm_stat_fft_mm_bridge_chipselect_l1),      //   input,                               width = 1,                               .chipselect
		.pm_stat_fft_mm_bridge_read_l1            (pm_stat_fft_mm_bridge_read_l1),            //   input,                               width = 1,                               .read
		.pm_stat_fft_mm_bridge_write_l1           (pm_stat_fft_mm_bridge_write_l1),           //   input,                               width = 1,                               .write
		.pm_stat_fft_mm_bridge_writedata_l1       (pm_stat_fft_mm_bridge_writedata_l1),       //   input,                              width = 32,                               .writedata
		.pm_stat_fft_mm_bridge_byteenable_l1      (pm_stat_fft_mm_bridge_byteenable_l1),      //   input,                               width = 4,                               .byteenable
		.pm_stat_fft_mm_bridge_readdata_l1        (pm_stat_fft_mm_bridge_readdata_l1),        //  output,                              width = 32,                               .readdata
		.pm_stat_fft_mm_bridge_readdatavalid_l1   (pm_stat_fft_mm_bridge_readdatavalid_l1),   //  output,                               width = 1,                               .readdatavalid
		.pm_stat_fft_mm_bridge_waitrequest_l1     (pm_stat_fft_mm_bridge_waitrequest_l1),     //  output,                               width = 1,                               .waitrequest
		.pm_stat_fft_mm_bridge_address_l2         (pm_stat_fft_mm_bridge_address_l2),         //   input,                              width = 10,       pm_stat_fft_mm_bridge_l2.address
		.pm_stat_fft_mm_bridge_chipselect_l2      (pm_stat_fft_mm_bridge_chipselect_l2),      //   input,                               width = 1,                               .chipselect
		.pm_stat_fft_mm_bridge_read_l2            (pm_stat_fft_mm_bridge_read_l2),            //   input,                               width = 1,                               .read
		.pm_stat_fft_mm_bridge_write_l2           (pm_stat_fft_mm_bridge_write_l2),           //   input,                               width = 1,                               .write
		.pm_stat_fft_mm_bridge_writedata_l2       (pm_stat_fft_mm_bridge_writedata_l2),       //   input,                              width = 32,                               .writedata
		.pm_stat_fft_mm_bridge_byteenable_l2      (pm_stat_fft_mm_bridge_byteenable_l2),      //   input,                               width = 4,                               .byteenable
		.pm_stat_fft_mm_bridge_readdata_l2        (pm_stat_fft_mm_bridge_readdata_l2),        //  output,                              width = 32,                               .readdata
		.pm_stat_fft_mm_bridge_readdatavalid_l2   (pm_stat_fft_mm_bridge_readdatavalid_l2),   //  output,                               width = 1,                               .readdatavalid
		.pm_stat_fft_mm_bridge_waitrequest_l2     (pm_stat_fft_mm_bridge_waitrequest_l2)      //  output,                               width = 1,                               .waitrequest
	);

endmodule
