Protel Design System Design Rule Check
PCB File : C:\Users\Administrator\Documents\WeChat Files\tusunhua\FileStorage\File\2023-11\PCB_Project 项目整合+ 0603-1103\PCB1.PcbDoc
Date     : 2023/11/4
Time     : 15:57:06

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=0.127mm) (All),(All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Direct Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.254mm) (Max=5.08mm) (Preferred=0.381mm) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.254mm) Between Pad U14-B9(16.8mm,6.792mm) on Top Layer And Pad U14-B8(17.3mm,6.792mm) on Top Layer [Top Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.099mm < 0.254mm) Between Pad U14-A5(17.8mm,6.792mm) on Top Layer And Pad U14-B8(17.3mm,6.792mm) on Top Layer [Top Solder] Mask Sliver [0.099mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.254mm) Between Pad U14-B7(18.3mm,6.792mm) on Top Layer And Pad U14-A5(17.8mm,6.792mm) on Top Layer [Top Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.099mm < 0.254mm) Between Pad U14-A6(18.8mm,6.792mm) on Top Layer And Pad U14-B7(18.3mm,6.792mm) on Top Layer [Top Solder] Mask Sliver [0.099mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.254mm) Between Pad U14-A7(19.3mm,6.792mm) on Top Layer And Pad U14-A6(18.8mm,6.792mm) on Top Layer [Top Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.229mm < 0.254mm) Between Via (18.796mm,8.128mm) from Top Layer to Bottom Layer And Pad U14-A6(18.8mm,6.792mm) on Top Layer [Top Solder] Mask Sliver [0.229mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.099mm < 0.254mm) Between Pad U14-B6(19.8mm,6.792mm) on Top Layer And Pad U14-A7(19.3mm,6.792mm) on Top Layer [Top Solder] Mask Sliver [0.099mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.254mm) Between Pad U14-A8(20.3mm,6.792mm) on Top Layer And Pad U14-B6(19.8mm,6.792mm) on Top Layer [Top Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.099mm < 0.254mm) Between Pad U14-B5(20.8mm,6.792mm) on Top Layer And Pad U14-A8(20.3mm,6.792mm) on Top Layer [Top Solder] Mask Sliver [0.099mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.254mm) Between Pad U14-B4(21.3mm,6.792mm) on Top Layer And Pad U14-B5(20.8mm,6.792mm) on Top Layer [Top Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.254mm) Between Pad U14-0(14.725mm,6.024mm) on Multi-Layer And Pad U14-A1(15.7mm,6.792mm) on Top Layer [Top Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.099mm < 0.254mm) Between Pad U14-A4(16.5mm,6.792mm) on Top Layer And Pad U14-B12(16mm,6.792mm) on Top Layer [Top Solder] Mask Sliver [0.099mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.254mm) Between Pad U14-B1(22.1mm,6.792mm) on Top Layer And Pad U14-A9(21.6mm,6.792mm) on Top Layer [Top Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.254mm) Between Pad U14-1(23.375mm,6.024mm) on Multi-Layer And Pad U14-A12(22.4mm,6.792mm) on Top Layer [Top Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.029mm < 0.254mm) Between Via (48.641mm,79.121mm) from Top Layer to Bottom Layer And Pad C50-2(47.752mm,79.121mm) on Top Layer [Top Solder] Mask Sliver [0.029mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.156mm < 0.254mm) Between Via (33.02mm,80.899mm) from Top Layer to Bottom Layer And Pad C51-2(33.02mm,81.915mm) on Top Layer [Top Solder] Mask Sliver [0.156mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.254mm) Between Pad U13-14(30.518mm,89.888mm) on Top Layer And Pad U13-15(30.518mm,90.388mm) on Top Layer [Top Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.198mm < 0.254mm) Between Pad U13-16(29.706mm,90.5mm) on Top Layer And Pad U13-15(30.518mm,90.388mm) on Top Layer [Top Solder] Mask Sliver [0.198mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.254mm) Between Pad U13-18(28.706mm,90.5mm) on Top Layer And Pad U13-17(29.206mm,90.5mm) on Top Layer [Top Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.254mm) Between Pad U13-16(29.706mm,90.5mm) on Top Layer And Pad U13-17(29.206mm,90.5mm) on Top Layer [Top Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.254mm) Between Pad U13-14(30.518mm,89.888mm) on Top Layer And Pad U13-13(30.518mm,89.388mm) on Top Layer [Top Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.254mm) Between Pad U13-12(30.518mm,88.888mm) on Top Layer And Pad U13-13(30.518mm,89.388mm) on Top Layer [Top Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.254mm) Between Pad U13-4(29.206mm,85.776mm) on Top Layer And Pad U13-5(29.706mm,85.776mm) on Top Layer [Top Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.198mm < 0.254mm) Between Pad U13-6(30.518mm,85.888mm) on Top Layer And Pad U13-5(29.706mm,85.776mm) on Top Layer [Top Solder] Mask Sliver [0.198mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.198mm < 0.254mm) Between Pad U13-7(30.518mm,86.388mm) on Top Layer And Pad U13-5(29.706mm,85.776mm) on Top Layer [Top Solder] Mask Sliver [0.198mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.254mm) Between Pad U13-9(30.518mm,87.388mm) on Top Layer And Pad U13-8(30.518mm,86.888mm) on Top Layer [Top Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.254mm) Between Pad U13-7(30.518mm,86.388mm) on Top Layer And Pad U13-8(30.518mm,86.888mm) on Top Layer [Top Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.254mm) Between Pad U13-3(28.706mm,85.776mm) on Top Layer And Pad U13-4(29.206mm,85.776mm) on Top Layer [Top Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.198mm < 0.254mm) Between Pad U13-14(30.518mm,89.888mm) on Top Layer And Pad U13-16(29.706mm,90.5mm) on Top Layer [Top Solder] Mask Sliver [0.198mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.254mm) Between Pad U13-10(30.518mm,87.888mm) on Top Layer And Pad U13-9(30.518mm,87.388mm) on Top Layer [Top Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.254mm) Between Pad U13-11(30.518mm,88.388mm) on Top Layer And Pad U13-10(30.518mm,87.888mm) on Top Layer [Top Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.254mm < 0.254mm) Between Via (31.492mm,88.388mm) from Top Layer to Bottom Layer And Pad U13-10(30.518mm,87.888mm) on Top Layer [Top Solder] Mask Sliver [0.254mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.254mm) Between Pad U13-12(30.518mm,88.888mm) on Top Layer And Pad U13-11(30.518mm,88.388mm) on Top Layer [Top Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.179mm < 0.254mm) Between Via (31.492mm,88.388mm) from Top Layer to Bottom Layer And Pad U13-11(30.518mm,88.388mm) on Top Layer [Top Solder] Mask Sliver [0.179mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.254mm < 0.254mm) Between Via (31.492mm,88.388mm) from Top Layer to Bottom Layer And Pad U13-12(30.518mm,88.888mm) on Top Layer [Top Solder] Mask Sliver [0.254mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.254mm) Between Pad U13-7(30.518mm,86.388mm) on Top Layer And Pad U13-6(30.518mm,85.888mm) on Top Layer [Top Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.198mm < 0.254mm) Between Pad U13-2(28.206mm,85.776mm) on Top Layer And Pad U13-28(27.394mm,86.388mm) on Top Layer [Top Solder] Mask Sliver [0.198mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.254mm) Between Pad U13-1(27.394mm,85.888mm) on Top Layer And Pad U13-28(27.394mm,86.388mm) on Top Layer [Top Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.254mm) Between Pad U13-27(27.394mm,86.888mm) on Top Layer And Pad U13-28(27.394mm,86.388mm) on Top Layer [Top Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.254mm) Between Pad U13-26(27.394mm,87.388mm) on Top Layer And Pad U13-27(27.394mm,86.888mm) on Top Layer [Top Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.254mm) Between Pad U13-25(27.394mm,87.888mm) on Top Layer And Pad U13-26(27.394mm,87.388mm) on Top Layer [Top Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.254mm) Between Pad U13-24(27.394mm,88.388mm) on Top Layer And Pad U13-25(27.394mm,87.888mm) on Top Layer [Top Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.254mm) Between Pad U13-23(27.394mm,88.888mm) on Top Layer And Pad U13-24(27.394mm,88.388mm) on Top Layer [Top Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.254mm) Between Pad U13-22(27.394mm,89.388mm) on Top Layer And Pad U13-23(27.394mm,88.888mm) on Top Layer [Top Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.254mm) Between Pad U13-21(27.394mm,89.888mm) on Top Layer And Pad U13-22(27.394mm,89.388mm) on Top Layer [Top Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.198mm < 0.254mm) Between Pad U13-19(28.206mm,90.5mm) on Top Layer And Pad U13-20(27.394mm,90.388mm) on Top Layer [Top Solder] Mask Sliver [0.198mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.254mm) Between Pad U13-21(27.394mm,89.888mm) on Top Layer And Pad U13-20(27.394mm,90.388mm) on Top Layer [Top Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.254mm) Between Pad U13-2(28.206mm,85.776mm) on Top Layer And Pad U13-3(28.706mm,85.776mm) on Top Layer [Top Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.198mm < 0.254mm) Between Pad U13-1(27.394mm,85.888mm) on Top Layer And Pad U13-2(28.206mm,85.776mm) on Top Layer [Top Solder] Mask Sliver [0.198mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.254mm) Between Pad U13-18(28.706mm,90.5mm) on Top Layer And Pad U13-19(28.206mm,90.5mm) on Top Layer [Top Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.198mm < 0.254mm) Between Pad U13-21(27.394mm,89.888mm) on Top Layer And Pad U13-19(28.206mm,90.5mm) on Top Layer [Top Solder] Mask Sliver [0.198mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.156mm < 0.254mm) Between Via (10.414mm,35.306mm) from Top Layer to Bottom Layer And Pad R66-2(9.398mm,35.56mm) on Top Layer [Top Solder] Mask Sliver [0.156mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.203mm < 0.254mm) Between Pad RP4-3(88.138mm,64.364mm) on Top Layer And Pad RP4-4(88.138mm,65.227mm) on Top Layer [Top Solder] Mask Sliver [0.203mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.203mm < 0.254mm) Between Pad RP4-8(86.106mm,62.636mm) on Top Layer And Pad RP4-7(86.106mm,63.5mm) on Top Layer [Top Solder] Mask Sliver [0.203mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.203mm < 0.254mm) Between Pad RP4-6(86.106mm,64.364mm) on Top Layer And Pad RP4-7(86.106mm,63.5mm) on Top Layer [Top Solder] Mask Sliver [0.203mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.203mm < 0.254mm) Between Pad RP4-2(88.138mm,63.5mm) on Top Layer And Pad RP4-1(88.138mm,62.636mm) on Top Layer [Top Solder] Mask Sliver [0.203mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.203mm < 0.254mm) Between Pad RP4-3(88.138mm,64.364mm) on Top Layer And Pad RP4-2(88.138mm,63.5mm) on Top Layer [Top Solder] Mask Sliver [0.203mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.203mm < 0.254mm) Between Pad RP4-5(86.106mm,65.227mm) on Top Layer And Pad RP4-6(86.106mm,64.364mm) on Top Layer [Top Solder] Mask Sliver [0.203mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.203mm < 0.254mm) Between Pad RP3-3(88.138mm,59.944mm) on Top Layer And Pad RP3-4(88.138mm,60.808mm) on Top Layer [Top Solder] Mask Sliver [0.203mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.203mm < 0.254mm) Between Pad RP3-6(86.106mm,59.944mm) on Top Layer And Pad RP3-7(86.106mm,59.08mm) on Top Layer [Top Solder] Mask Sliver [0.203mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.203mm < 0.254mm) Between Pad RP3-8(86.106mm,58.217mm) on Top Layer And Pad RP3-7(86.106mm,59.08mm) on Top Layer [Top Solder] Mask Sliver [0.203mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.203mm < 0.254mm) Between Pad RP3-2(88.138mm,59.08mm) on Top Layer And Pad RP3-1(88.138mm,58.217mm) on Top Layer [Top Solder] Mask Sliver [0.203mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.203mm < 0.254mm) Between Pad RP3-3(88.138mm,59.944mm) on Top Layer And Pad RP3-2(88.138mm,59.08mm) on Top Layer [Top Solder] Mask Sliver [0.203mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.203mm < 0.254mm) Between Pad RP3-5(86.106mm,60.808mm) on Top Layer And Pad RP3-6(86.106mm,59.944mm) on Top Layer [Top Solder] Mask Sliver [0.203mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.203mm < 0.254mm) Between Pad RP2-3(78.74mm,41.377mm) on Top Layer And Pad RP2-4(78.74mm,42.24mm) on Top Layer [Top Solder] Mask Sliver [0.203mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.203mm < 0.254mm) Between Pad RP2-6(76.708mm,41.377mm) on Top Layer And Pad RP2-7(76.708mm,40.513mm) on Top Layer [Top Solder] Mask Sliver [0.203mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.203mm < 0.254mm) Between Pad RP2-8(76.708mm,39.649mm) on Top Layer And Pad RP2-7(76.708mm,40.513mm) on Top Layer [Top Solder] Mask Sliver [0.203mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.203mm < 0.254mm) Between Pad RP2-2(78.74mm,40.513mm) on Top Layer And Pad RP2-1(78.74mm,39.649mm) on Top Layer [Top Solder] Mask Sliver [0.203mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.203mm < 0.254mm) Between Pad RP2-3(78.74mm,41.377mm) on Top Layer And Pad RP2-2(78.74mm,40.513mm) on Top Layer [Top Solder] Mask Sliver [0.203mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.203mm < 0.254mm) Between Pad RP2-5(76.708mm,42.24mm) on Top Layer And Pad RP2-6(76.708mm,41.377mm) on Top Layer [Top Solder] Mask Sliver [0.203mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.203mm < 0.254mm) Between Pad RP1-3(56.769mm,47.295mm) on Top Layer And Pad RP1-4(56.769mm,46.431mm) on Top Layer [Top Solder] Mask Sliver [0.203mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.203mm < 0.254mm) Between Pad RP1-6(58.801mm,47.295mm) on Top Layer And Pad RP1-7(58.801mm,48.158mm) on Top Layer [Top Solder] Mask Sliver [0.203mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.203mm < 0.254mm) Between Pad RP1-8(58.801mm,49.022mm) on Top Layer And Pad RP1-7(58.801mm,48.158mm) on Top Layer [Top Solder] Mask Sliver [0.203mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.203mm < 0.254mm) Between Pad RP1-2(56.769mm,48.158mm) on Top Layer And Pad RP1-1(56.769mm,49.022mm) on Top Layer [Top Solder] Mask Sliver [0.203mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.203mm < 0.254mm) Between Pad RP1-3(56.769mm,47.295mm) on Top Layer And Pad RP1-2(56.769mm,48.158mm) on Top Layer [Top Solder] Mask Sliver [0.203mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.203mm < 0.254mm) Between Pad RP1-5(58.801mm,46.431mm) on Top Layer And Pad RP1-6(58.801mm,47.295mm) on Top Layer [Top Solder] Mask Sliver [0.203mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.254mm) Between Pad U3-25(71.12mm,59.264mm) on Top Layer And Pad U3-24(71.12mm,59.914mm) on Top Layer [Top Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.254mm) Between Pad U3-23(71.12mm,60.564mm) on Top Layer And Pad U3-24(71.12mm,59.914mm) on Top Layer [Top Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.254mm) Between Pad U3-22(71.12mm,61.214mm) on Top Layer And Pad U3-23(71.12mm,60.564mm) on Top Layer [Top Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.254mm) Between Pad U3-22(71.12mm,61.214mm) on Top Layer And Pad U3-21(71.12mm,61.864mm) on Top Layer [Top Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.254mm) Between Pad U3-20(71.12mm,62.514mm) on Top Layer And Pad U3-21(71.12mm,61.864mm) on Top Layer [Top Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.254mm) Between Pad U3-19(71.12mm,63.164mm) on Top Layer And Pad U3-20(71.12mm,62.514mm) on Top Layer [Top Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.254mm) Between Pad U3-18(71.12mm,63.814mm) on Top Layer And Pad U3-19(71.12mm,63.164mm) on Top Layer [Top Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.254mm) Between Pad U3-16(71.12mm,65.114mm) on Top Layer And Pad U3-17(71.12mm,64.464mm) on Top Layer [Top Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.254mm) Between Pad U3-18(71.12mm,63.814mm) on Top Layer And Pad U3-17(71.12mm,64.464mm) on Top Layer [Top Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.254mm) Between Pad U3-4(77.724mm,59.264mm) on Top Layer And Pad U3-3(77.724mm,58.614mm) on Top Layer [Top Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.254mm) Between Pad U3-2(77.724mm,57.964mm) on Top Layer And Pad U3-3(77.724mm,58.614mm) on Top Layer [Top Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.254mm) Between Pad U3-13(77.724mm,65.114mm) on Top Layer And Pad U3-14(77.724mm,65.764mm) on Top Layer [Top Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.254mm) Between Pad U3-10(77.724mm,63.164mm) on Top Layer And Pad U3-9(77.724mm,62.514mm) on Top Layer [Top Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.254mm) Between Pad U3-8(77.724mm,61.864mm) on Top Layer And Pad U3-9(77.724mm,62.514mm) on Top Layer [Top Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.254mm) Between Pad U3-11(77.724mm,63.814mm) on Top Layer And Pad U3-10(77.724mm,63.164mm) on Top Layer [Top Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.254mm) Between Pad U3-12(77.724mm,64.464mm) on Top Layer And Pad U3-11(77.724mm,63.814mm) on Top Layer [Top Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.254mm) Between Pad U3-13(77.724mm,65.114mm) on Top Layer And Pad U3-12(77.724mm,64.464mm) on Top Layer [Top Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.254mm) Between Pad U3-16(71.12mm,65.114mm) on Top Layer And Pad U3-15(71.12mm,65.764mm) on Top Layer [Top Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.254mm) Between Pad U3-7(77.724mm,61.214mm) on Top Layer And Pad U3-8(77.724mm,61.864mm) on Top Layer [Top Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.254mm) Between Pad U3-6(77.724mm,60.564mm) on Top Layer And Pad U3-7(77.724mm,61.214mm) on Top Layer [Top Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.254mm) Between Pad U3-5(77.724mm,59.914mm) on Top Layer And Pad U3-6(77.724mm,60.564mm) on Top Layer [Top Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.254mm) Between Pad U3-4(77.724mm,59.264mm) on Top Layer And Pad U3-5(77.724mm,59.914mm) on Top Layer [Top Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.254mm) Between Pad U3-1(77.724mm,57.314mm) on Top Layer And Pad U3-2(77.724mm,57.964mm) on Top Layer [Top Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.254mm) Between Pad U3-26(71.12mm,58.614mm) on Top Layer And Pad U3-25(71.12mm,59.264mm) on Top Layer [Top Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.254mm) Between Pad U3-27(71.12mm,57.964mm) on Top Layer And Pad U3-26(71.12mm,58.614mm) on Top Layer [Top Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.254mm) Between Pad U3-28(71.12mm,57.314mm) on Top Layer And Pad U3-27(71.12mm,57.964mm) on Top Layer [Top Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.254mm) Between Pad U2-7(20.518mm,13.934mm) on Top Layer And Pad U2-8(20.018mm,13.934mm) on Top Layer [Top Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.254mm) Between Pad U2-9(19.518mm,13.934mm) on Top Layer And Pad U2-8(20.018mm,13.934mm) on Top Layer [Top Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.134mm < 0.254mm) Between Pad U2-6(21.493mm,13.184mm) on Top Layer And Pad U2-7(20.518mm,13.934mm) on Top Layer [Top Solder] Mask Sliver [0.134mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.127mm < 0.254mm) Between Via (20.518mm,15.169mm) from Top Layer to Bottom Layer And Pad U2-7(20.518mm,13.934mm) on Top Layer [Top Solder] Mask Sliver [0.127mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.254mm) Between Pad U2-10(19.018mm,13.934mm) on Top Layer And Pad U2-9(19.518mm,13.934mm) on Top Layer [Top Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.254mm) Between Pad U2-11(18.518mm,13.934mm) on Top Layer And Pad U2-10(19.018mm,13.934mm) on Top Layer [Top Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.254mm) Between Pad U2-12(18.018mm,13.934mm) on Top Layer And Pad U2-11(18.518mm,13.934mm) on Top Layer [Top Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.157mm < 0.254mm) Between Pad U2-13(17.018mm,13.184mm) on Top Layer And Pad U2-12(18.018mm,13.934mm) on Top Layer [Top Solder] Mask Sliver [0.157mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.254mm) Between Pad U2-14(17.018mm,12.684mm) on Top Layer And Pad U2-13(17.018mm,13.184mm) on Top Layer [Top Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.254mm) Between Pad U2-15(17.018mm,12.184mm) on Top Layer And Pad U2-14(17.018mm,12.684mm) on Top Layer [Top Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.254mm) Between Pad U2-16(17.018mm,11.684mm) on Top Layer And Pad U2-15(17.018mm,12.184mm) on Top Layer [Top Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.254mm) Between Pad U2-17(17.018mm,11.184mm) on Top Layer And Pad U2-16(17.018mm,11.684mm) on Top Layer [Top Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.254mm) Between Pad U2-20(18.518mm,9.684mm) on Top Layer And Pad U2-19(18.018mm,9.684mm) on Top Layer [Top Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.254mm) Between Pad U2-21(19.018mm,9.684mm) on Top Layer And Pad U2-20(18.518mm,9.684mm) on Top Layer [Top Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.254mm) Between Pad U2-22(19.518mm,9.684mm) on Top Layer And Pad U2-21(19.018mm,9.684mm) on Top Layer [Top Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.254mm) Between Pad U2-23(20.018mm,9.684mm) on Top Layer And Pad U2-22(19.518mm,9.684mm) on Top Layer [Top Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.254mm) Between Pad U2-5(21.493mm,12.684mm) on Top Layer And Pad U2-6(21.493mm,13.184mm) on Top Layer [Top Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.254mm) Between Pad U2-4(21.493mm,12.184mm) on Top Layer And Pad U2-5(21.493mm,12.684mm) on Top Layer [Top Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.254mm) Between Pad U2-3(21.493mm,11.684mm) on Top Layer And Pad U2-4(21.493mm,12.184mm) on Top Layer [Top Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.254mm) Between Pad U2-2(21.493mm,11.184mm) on Top Layer And Pad U2-3(21.493mm,11.684mm) on Top Layer [Top Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.254mm) Between Pad U2-24(20.518mm,9.684mm) on Top Layer And Pad U2-23(20.018mm,9.684mm) on Top Layer [Top Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.204mm < 0.254mm) Between Pad U2-1(21.493mm,10.684mm) on Top Layer And Pad U2-24(20.518mm,9.684mm) on Top Layer [Top Solder] Mask Sliver [0.204mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.254mm) Between Pad U2-17(17.018mm,11.184mm) on Top Layer And Pad U2-18(17.018mm,10.684mm) on Top Layer [Top Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.254mm) Between Pad U2-1(21.493mm,10.684mm) on Top Layer And Pad U2-2(21.493mm,11.184mm) on Top Layer [Top Solder] Mask Sliver [0.098mm]
Rule Violations :126

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Arc (62.316mm,29.845mm) on Top Overlay And Pad C37-1(58.801mm,29.845mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Arc (62.316mm,29.845mm) on Top Overlay And Pad C37-2(65.852mm,29.845mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Arc (62.316mm,29.845mm) on Top Overlay And Pad C37-1(58.801mm,29.845mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Arc (62.316mm,29.845mm) on Top Overlay And Pad C37-2(65.852mm,29.845mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Arc (7.874mm,94.742mm) on Top Overlay And Pad LED1-2(6.604mm,94.742mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Arc (7.874mm,94.742mm) on Top Overlay And Pad LED1-1(9.144mm,94.742mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Arc (73.279mm,115.366mm) on Top Overlay And Pad C2-1(73.279mm,113.125mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Arc (73.279mm,115.366mm) on Top Overlay And Pad C2-2(73.279mm,117.602mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Arc (73.279mm,115.386mm) on Top Overlay And Pad C2-1(73.279mm,113.125mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Arc (73.279mm,115.386mm) on Top Overlay And Pad C2-2(73.279mm,117.602mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Arc (73.279mm,115.366mm) on Top Overlay And Pad C2-1(73.279mm,113.125mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Arc (73.279mm,115.366mm) on Top Overlay And Pad C2-2(73.279mm,117.602mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Arc (74.041mm,106.095mm) on Top Overlay And Pad C4-1(74.041mm,103.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Arc (74.041mm,106.095mm) on Top Overlay And Pad C4-2(74.041mm,108.331mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Arc (74.041mm,106.115mm) on Top Overlay And Pad C4-1(74.041mm,103.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Arc (74.041mm,106.115mm) on Top Overlay And Pad C4-2(74.041mm,108.331mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Arc (74.041mm,106.095mm) on Top Overlay And Pad C4-1(74.041mm,103.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Arc (74.041mm,106.095mm) on Top Overlay And Pad C4-2(74.041mm,108.331mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Arc (80.01mm,106.095mm) on Top Overlay And Pad C6-1(80.01mm,103.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Arc (80.01mm,106.095mm) on Top Overlay And Pad C6-2(80.01mm,108.331mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Arc (80.01mm,106.115mm) on Top Overlay And Pad C6-1(80.01mm,103.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Arc (80.01mm,106.115mm) on Top Overlay And Pad C6-2(80.01mm,108.331mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Arc (80.01mm,106.095mm) on Top Overlay And Pad C6-1(80.01mm,103.854mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Arc (80.01mm,106.095mm) on Top Overlay And Pad C6-2(80.01mm,108.331mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Arc (76.413mm,29.845mm) on Top Overlay And Pad C36-1(72.898mm,29.845mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Arc (76.413mm,29.845mm) on Top Overlay And Pad C36-2(79.949mm,29.845mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Arc (76.413mm,29.845mm) on Top Overlay And Pad C36-1(72.898mm,29.845mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Arc (76.413mm,29.845mm) on Top Overlay And Pad C36-2(79.949mm,29.845mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Arc (47.899mm,29.845mm) on Top Overlay And Pad C38-1(44.384mm,29.845mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Arc (47.899mm,29.845mm) on Top Overlay And Pad C38-2(51.435mm,29.845mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Arc (47.899mm,29.845mm) on Top Overlay And Pad C38-1(44.384mm,29.845mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Arc (47.899mm,29.845mm) on Top Overlay And Pad C38-2(51.435mm,29.845mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Arc (34.056mm,29.845mm) on Top Overlay And Pad C39-1(30.541mm,29.845mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Arc (34.056mm,29.845mm) on Top Overlay And Pad C39-2(37.592mm,29.845mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Arc (34.056mm,29.845mm) on Top Overlay And Pad C39-1(30.541mm,29.845mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Arc (34.056mm,29.845mm) on Top Overlay And Pad C39-2(37.592mm,29.845mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Arc (22.987mm,19.1mm) on Top Overlay And Pad C40-1(22.987mm,16.859mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Arc (22.987mm,19.1mm) on Top Overlay And Pad C40-2(22.987mm,21.336mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Arc (22.987mm,19.12mm) on Top Overlay And Pad C40-1(22.987mm,16.859mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Arc (22.987mm,19.12mm) on Top Overlay And Pad C40-2(22.987mm,21.336mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Arc (22.987mm,19.1mm) on Top Overlay And Pad C40-1(22.987mm,16.859mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Arc (22.987mm,19.1mm) on Top Overlay And Pad C40-2(22.987mm,21.336mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Arc (66.167mm,61.804mm) on Top Overlay And Pad C43-2(66.167mm,64.04mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Arc (66.167mm,61.804mm) on Top Overlay And Pad C43-1(66.167mm,59.563mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Arc (66.167mm,61.824mm) on Top Overlay And Pad C43-2(66.167mm,64.04mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Arc (66.167mm,61.824mm) on Top Overlay And Pad C43-1(66.167mm,59.563mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Arc (66.167mm,61.804mm) on Top Overlay And Pad C43-2(66.167mm,64.04mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Arc (66.167mm,61.804mm) on Top Overlay And Pad C43-1(66.167mm,59.563mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Arc (58.547mm,41.479mm) on Top Overlay And Pad C45-2(58.547mm,39.243mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Arc (58.547mm,41.479mm) on Top Overlay And Pad C45-1(58.547mm,43.72mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Arc (58.547mm,41.459mm) on Top Overlay And Pad C45-2(58.547mm,39.243mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Arc (58.547mm,41.459mm) on Top Overlay And Pad C45-1(58.547mm,43.72mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Arc (58.547mm,41.479mm) on Top Overlay And Pad C45-2(58.547mm,39.243mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Arc (58.547mm,41.479mm) on Top Overlay And Pad C45-1(58.547mm,43.72mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Arc (7.874mm,102.616mm) on Top Overlay And Pad LED2-1(9.144mm,102.616mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Arc (7.874mm,102.616mm) on Top Overlay And Pad LED2-2(6.604mm,102.616mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Arc (7.874mm,110.49mm) on Top Overlay And Pad LED3-1(9.144mm,110.49mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Arc (7.874mm,110.49mm) on Top Overlay And Pad LED3-2(6.604mm,110.49mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Arc (7.874mm,118.237mm) on Top Overlay And Pad LED4-1(9.144mm,118.237mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Arc (7.874mm,118.237mm) on Top Overlay And Pad LED4-2(6.604mm,118.237mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Arc (52.092mm,116.139mm) on Top Overlay And Pad Free-(52.121mm,116.034mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.211mm < 0.254mm) Between Arc (52.092mm,54.549mm) on Top Overlay And Pad Free-(52.146mm,54.654mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.211mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Arc (16.742mm,116.139mm) on Top Overlay And Pad Free-(16.637mm,116.034mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Arc (16.742mm,54.549mm) on Top Overlay And Pad Free-(16.637mm,54.654mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (23.876mm,8.636mm)(24.892mm,8.636mm) on Top Overlay And Pad R4-2(24.511mm,9.271mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (23.876mm,9.906mm)(24.892mm,9.906mm) on Top Overlay And Pad R4-2(24.511mm,9.271mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (23.876mm,8.636mm)(23.876mm,9.906mm) on Top Overlay And Pad R4-2(24.511mm,9.271mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (26.67mm,8.636mm)(26.67mm,9.906mm) on Top Overlay And Pad R4-1(26.035mm,9.271mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (25.654mm,8.636mm)(26.67mm,8.636mm) on Top Overlay And Pad R4-1(26.035mm,9.271mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (25.654mm,9.906mm)(26.67mm,9.906mm) on Top Overlay And Pad R4-1(26.035mm,9.271mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (14.478mm,9.906mm)(15.494mm,9.906mm) on Top Overlay And Pad R5-2(14.859mm,10.541mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (15.494mm,9.906mm)(15.494mm,11.176mm) on Top Overlay And Pad R5-2(14.859mm,10.541mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (14.478mm,11.176mm)(15.494mm,11.176mm) on Top Overlay And Pad R5-2(14.859mm,10.541mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (12.7mm,9.906mm)(12.7mm,11.176mm) on Top Overlay And Pad R5-1(13.335mm,10.541mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (12.7mm,9.906mm)(13.716mm,9.906mm) on Top Overlay And Pad R5-1(13.335mm,10.541mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (12.7mm,11.176mm)(13.716mm,11.176mm) on Top Overlay And Pad R5-1(13.335mm,10.541mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Text "U14" (13.843mm,7.239mm) on Top Overlay And Pad U14-A1(15.7mm,6.792mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (47.117mm,80.264mm)(47.117mm,81.28mm) on Top Overlay And Pad C50-1(47.752mm,80.645mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (48.387mm,80.264mm)(48.387mm,81.28mm) on Top Overlay And Pad C50-1(47.752mm,80.645mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Track (47.244mm,80.01mm)(48.26mm,80.01mm) on Top Overlay And Pad C50-1(47.752mm,80.645mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (47.117mm,81.28mm)(48.387mm,81.28mm) on Top Overlay And Pad C50-1(47.752mm,80.645mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (47.117mm,78.486mm)(47.117mm,79.502mm) on Top Overlay And Pad C50-2(47.752mm,79.121mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (48.387mm,78.486mm)(48.387mm,79.502mm) on Top Overlay And Pad C50-2(47.752mm,79.121mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (47.117mm,78.486mm)(48.387mm,78.486mm) on Top Overlay And Pad C50-2(47.752mm,79.121mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Track (47.244mm,79.756mm)(48.26mm,79.756mm) on Top Overlay And Pad C50-2(47.752mm,79.121mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.066mm < 0.254mm) Between Track (47.981mm,77.597mm)(47.981mm,78.5mm) on Top Overlay And Pad C50-2(47.752mm,79.121mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.066mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.066mm < 0.254mm) Between Track (36.551mm,78.5mm)(47.981mm,78.5mm) on Top Overlay And Pad C50-2(47.752mm,79.121mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.066mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (46.101mm,72.009mm)(47.117mm,72.009mm) on Top Overlay And Pad C58-1(46.482mm,72.644mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (46.101mm,73.279mm)(47.117mm,73.279mm) on Top Overlay And Pad C58-1(46.482mm,72.644mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Track (45.847mm,72.136mm)(45.847mm,73.152mm) on Top Overlay And Pad C58-1(46.482mm,72.644mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (47.117mm,72.009mm)(47.117mm,73.279mm) on Top Overlay And Pad C58-1(46.482mm,72.644mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (44.323mm,72.009mm)(45.339mm,72.009mm) on Top Overlay And Pad C58-2(44.958mm,72.644mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (44.323mm,73.279mm)(45.339mm,73.279mm) on Top Overlay And Pad C58-2(44.958mm,72.644mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (44.323mm,72.009mm)(44.323mm,73.279mm) on Top Overlay And Pad C58-2(44.958mm,72.644mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Track (45.593mm,72.136mm)(45.593mm,73.152mm) on Top Overlay And Pad C58-2(44.958mm,72.644mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (37.465mm,72.009mm)(37.465mm,73.279mm) on Top Overlay And Pad C57-1(38.1mm,72.644mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Track (38.735mm,72.136mm)(38.735mm,73.152mm) on Top Overlay And Pad C57-1(38.1mm,72.644mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (37.465mm,72.009mm)(38.481mm,72.009mm) on Top Overlay And Pad C57-1(38.1mm,72.644mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (37.465mm,73.279mm)(38.481mm,73.279mm) on Top Overlay And Pad C57-1(38.1mm,72.644mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Track (38.989mm,72.136mm)(38.989mm,73.152mm) on Top Overlay And Pad C57-2(39.624mm,72.644mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (40.259mm,72.009mm)(40.259mm,73.279mm) on Top Overlay And Pad C57-2(39.624mm,72.644mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (39.243mm,72.009mm)(40.259mm,72.009mm) on Top Overlay And Pad C57-2(39.624mm,72.644mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (39.243mm,73.279mm)(40.259mm,73.279mm) on Top Overlay And Pad C57-2(39.624mm,72.644mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Track (47.981mm,73.9mm)(47.981mm,74.803mm) on Top Overlay And Pad Y2-1(46.482mm,76.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Track (47.981mm,77.597mm)(47.981mm,78.5mm) on Top Overlay And Pad Y2-1(46.482mm,76.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Track (36.551mm,73.9mm)(36.551mm,74.828mm) on Top Overlay And Pad Y2-2(38.1mm,76.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Track (36.551mm,77.597mm)(36.551mm,78.5mm) on Top Overlay And Pad Y2-2(38.1mm,76.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.218mm < 0.254mm) Between Track (34.417mm,73.787mm)(34.417mm,78.486mm) on Top Overlay And Pad Y3-1(33.147mm,74.803mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.218mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.218mm < 0.254mm) Between Track (31.877mm,73.787mm)(31.877mm,78.486mm) on Top Overlay And Pad Y3-1(33.147mm,74.803mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.218mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.218mm < 0.254mm) Between Track (34.417mm,73.787mm)(34.417mm,78.486mm) on Top Overlay And Pad Y3-2(33.147mm,77.47mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.218mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.218mm < 0.254mm) Between Track (31.877mm,73.787mm)(31.877mm,78.486mm) on Top Overlay And Pad Y3-2(33.147mm,77.47mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.218mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Track (29.972mm,77.597mm)(30.988mm,77.597mm) on Top Overlay And Pad C59-1(30.48mm,76.962mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (29.845mm,76.327mm)(29.845mm,77.343mm) on Top Overlay And Pad C59-1(30.48mm,76.962mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (31.115mm,76.327mm)(31.115mm,77.343mm) on Top Overlay And Pad C59-1(30.48mm,76.962mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (29.845mm,76.327mm)(31.115mm,76.327mm) on Top Overlay And Pad C59-1(30.48mm,76.962mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Track (29.972mm,77.851mm)(30.988mm,77.851mm) on Top Overlay And Pad C59-2(30.48mm,78.486mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (29.845mm,79.121mm)(31.115mm,79.121mm) on Top Overlay And Pad C59-2(30.48mm,78.486mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (29.845mm,78.105mm)(29.845mm,79.121mm) on Top Overlay And Pad C59-2(30.48mm,78.486mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (31.115mm,78.105mm)(31.115mm,79.121mm) on Top Overlay And Pad C59-2(30.48mm,78.486mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (32.385mm,84.455mm)(33.655mm,84.455mm) on Top Overlay And Pad R1-2(33.02mm,85.09mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (33.655mm,84.455mm)(33.655mm,85.471mm) on Top Overlay And Pad R1-2(33.02mm,85.09mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (32.385mm,84.455mm)(32.385mm,85.471mm) on Top Overlay And Pad R1-2(33.02mm,85.09mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (32.385mm,87.249mm)(33.655mm,87.249mm) on Top Overlay And Pad R1-1(33.02mm,86.614mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (33.655mm,86.233mm)(33.655mm,87.249mm) on Top Overlay And Pad R1-1(33.02mm,86.614mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (32.385mm,86.233mm)(32.385mm,87.249mm) on Top Overlay And Pad R1-1(33.02mm,86.614mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Track (32.512mm,82.804mm)(33.528mm,82.804mm) on Top Overlay And Pad C51-1(33.02mm,83.439mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (33.655mm,83.058mm)(33.655mm,84.074mm) on Top Overlay And Pad C51-1(33.02mm,83.439mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (32.385mm,83.058mm)(32.385mm,84.074mm) on Top Overlay And Pad C51-1(33.02mm,83.439mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (32.385mm,84.074mm)(33.655mm,84.074mm) on Top Overlay And Pad C51-1(33.02mm,83.439mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (32.385mm,81.28mm)(33.655mm,81.28mm) on Top Overlay And Pad C51-2(33.02mm,81.915mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Track (32.512mm,82.55mm)(33.528mm,82.55mm) on Top Overlay And Pad C51-2(33.02mm,81.915mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (33.655mm,81.28mm)(33.655mm,82.296mm) on Top Overlay And Pad C51-2(33.02mm,81.915mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (32.385mm,81.28mm)(32.385mm,82.296mm) on Top Overlay And Pad C51-2(33.02mm,81.915mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (27.94mm,81.28mm)(29.21mm,81.28mm) on Top Overlay And Pad R50-2(28.575mm,81.915mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (29.21mm,81.28mm)(29.21mm,82.296mm) on Top Overlay And Pad R50-2(28.575mm,81.915mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (27.94mm,81.28mm)(27.94mm,82.296mm) on Top Overlay And Pad R50-2(28.575mm,81.915mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (29.21mm,83.058mm)(29.21mm,84.074mm) on Top Overlay And Pad R50-1(28.575mm,83.439mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (27.94mm,83.058mm)(27.94mm,84.074mm) on Top Overlay And Pad R50-1(28.575mm,83.439mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (27.94mm,84.074mm)(29.21mm,84.074mm) on Top Overlay And Pad R50-1(28.575mm,83.439mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Track (26.162mm,82.804mm)(27.178mm,82.804mm) on Top Overlay And Pad C52-1(26.67mm,83.439mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (27.305mm,83.058mm)(27.305mm,84.074mm) on Top Overlay And Pad C52-1(26.67mm,83.439mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (26.035mm,83.058mm)(26.035mm,84.074mm) on Top Overlay And Pad C52-1(26.67mm,83.439mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (26.035mm,84.074mm)(27.305mm,84.074mm) on Top Overlay And Pad C52-1(26.67mm,83.439mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (26.035mm,81.28mm)(27.305mm,81.28mm) on Top Overlay And Pad C52-2(26.67mm,81.915mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Track (26.162mm,82.55mm)(27.178mm,82.55mm) on Top Overlay And Pad C52-2(26.67mm,81.915mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (27.305mm,81.28mm)(27.305mm,82.296mm) on Top Overlay And Pad C52-2(26.67mm,81.915mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (26.035mm,81.28mm)(26.035mm,82.296mm) on Top Overlay And Pad C52-2(26.67mm,81.915mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Track (24.511mm,82.804mm)(25.527mm,82.804mm) on Top Overlay And Pad C53-1(25.019mm,83.439mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (24.384mm,83.058mm)(24.384mm,84.074mm) on Top Overlay And Pad C53-1(25.019mm,83.439mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (25.654mm,83.058mm)(25.654mm,84.074mm) on Top Overlay And Pad C53-1(25.019mm,83.439mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (24.384mm,84.074mm)(25.654mm,84.074mm) on Top Overlay And Pad C53-1(25.019mm,83.439mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Track (24.511mm,82.55mm)(25.527mm,82.55mm) on Top Overlay And Pad C53-2(25.019mm,81.915mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (24.384mm,81.28mm)(24.384mm,82.296mm) on Top Overlay And Pad C53-2(25.019mm,81.915mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (24.384mm,81.28mm)(25.654mm,81.28mm) on Top Overlay And Pad C53-2(25.019mm,81.915mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (25.654mm,81.28mm)(25.654mm,82.296mm) on Top Overlay And Pad C53-2(25.019mm,81.915mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.218mm < 0.254mm) Between Track (26.035mm,86.36mm)(26.035mm,91.059mm) on Top Overlay And Pad Y1-1(24.765mm,90.043mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.218mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.218mm < 0.254mm) Between Track (23.495mm,86.36mm)(23.495mm,91.059mm) on Top Overlay And Pad Y1-1(24.765mm,90.043mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.218mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.218mm < 0.254mm) Between Track (26.035mm,86.36mm)(26.035mm,91.059mm) on Top Overlay And Pad Y1-2(24.765mm,87.376mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.218mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.218mm < 0.254mm) Between Track (23.495mm,86.36mm)(23.495mm,91.059mm) on Top Overlay And Pad Y1-2(24.765mm,87.376mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.218mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (30.988mm,90.678mm)(30.988mm,90.932mm) on Top Overlay And Pad U13-15(30.518mm,90.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Track (29.972mm,85.344mm)(30.988mm,85.344mm) on Top Overlay And Pad U13-5(29.706mm,85.776mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Track (29.972mm,90.932mm)(30.988mm,90.932mm) on Top Overlay And Pad U13-16(29.706mm,90.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (30.988mm,85.344mm)(30.988mm,85.598mm) on Top Overlay And Pad U13-6(30.518mm,85.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (26.924mm,90.678mm)(26.924mm,90.932mm) on Top Overlay And Pad U13-20(27.394mm,90.388mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Track (26.924mm,85.344mm)(27.94mm,85.344mm) on Top Overlay And Pad U13-2(28.206mm,85.776mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Track (26.924mm,90.932mm)(27.94mm,90.932mm) on Top Overlay And Pad U13-19(28.206mm,90.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (26.924mm,85.344mm)(26.924mm,85.598mm) on Top Overlay And Pad U13-1(27.394mm,85.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Track (28.575mm,94.361mm)(29.591mm,94.361mm) on Top Overlay And Pad C54-1(29.083mm,93.726mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (28.448mm,93.091mm)(28.448mm,94.107mm) on Top Overlay And Pad C54-1(29.083mm,93.726mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (29.718mm,93.091mm)(29.718mm,94.107mm) on Top Overlay And Pad C54-1(29.083mm,93.726mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (28.448mm,93.091mm)(29.718mm,93.091mm) on Top Overlay And Pad C54-1(29.083mm,93.726mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (28.448mm,94.869mm)(28.448mm,95.885mm) on Top Overlay And Pad C54-2(29.083mm,95.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Track (28.575mm,94.615mm)(29.591mm,94.615mm) on Top Overlay And Pad C54-2(29.083mm,95.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (28.448mm,95.885mm)(29.718mm,95.885mm) on Top Overlay And Pad C54-2(29.083mm,95.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (29.718mm,94.869mm)(29.718mm,95.885mm) on Top Overlay And Pad C54-2(29.083mm,95.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (24.765mm,93.091mm)(24.765mm,94.361mm) on Top Overlay And Pad R52-2(25.4mm,93.726mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (24.765mm,93.091mm)(25.781mm,93.091mm) on Top Overlay And Pad R52-2(25.4mm,93.726mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (24.765mm,94.361mm)(25.781mm,94.361mm) on Top Overlay And Pad R52-2(25.4mm,93.726mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (26.543mm,93.091mm)(27.559mm,93.091mm) on Top Overlay And Pad R52-1(26.924mm,93.726mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (26.543mm,94.361mm)(27.559mm,94.361mm) on Top Overlay And Pad R52-1(26.924mm,93.726mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (27.559mm,93.091mm)(27.559mm,94.361mm) on Top Overlay And Pad R52-1(26.924mm,93.726mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (24.765mm,94.742mm)(24.765mm,96.012mm) on Top Overlay And Pad R51-2(25.4mm,95.377mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (24.765mm,94.742mm)(25.781mm,94.742mm) on Top Overlay And Pad R51-2(25.4mm,95.377mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (24.765mm,96.012mm)(25.781mm,96.012mm) on Top Overlay And Pad R51-2(25.4mm,95.377mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (26.543mm,94.742mm)(27.559mm,94.742mm) on Top Overlay And Pad R51-1(26.924mm,95.377mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (26.543mm,96.012mm)(27.559mm,96.012mm) on Top Overlay And Pad R51-1(26.924mm,95.377mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (27.559mm,94.742mm)(27.559mm,96.012mm) on Top Overlay And Pad R51-1(26.924mm,95.377mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (8.763mm,35.179mm)(8.763mm,36.195mm) on Top Overlay And Pad R66-2(9.398mm,35.56mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (10.033mm,35.179mm)(10.033mm,36.195mm) on Top Overlay And Pad R66-2(9.398mm,35.56mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (8.763mm,36.195mm)(10.033mm,36.195mm) on Top Overlay And Pad R66-2(9.398mm,35.56mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (8.763mm,33.401mm)(8.763mm,34.417mm) on Top Overlay And Pad R66-1(9.398mm,34.036mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (10.033mm,33.401mm)(10.033mm,34.417mm) on Top Overlay And Pad R66-1(9.398mm,34.036mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (8.763mm,33.401mm)(10.033mm,33.401mm) on Top Overlay And Pad R66-1(9.398mm,34.036mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Track (6.477mm,33.147mm)(6.477mm,34.29mm) on Top Overlay And Pad LED5-1(7.239mm,33.909mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Track (8.001mm,33.147mm)(8.001mm,34.29mm) on Top Overlay And Pad LED5-1(7.239mm,33.909mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Track (6.477mm,36.195mm)(6.731mm,36.449mm) on Top Overlay And Pad LED5-2(7.239mm,35.687mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Track (7.747mm,36.449mm)(8.001mm,36.195mm) on Top Overlay And Pad LED5-2(7.239mm,35.687mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Track (6.477mm,35.306mm)(6.477mm,36.195mm) on Top Overlay And Pad LED5-2(7.239mm,35.687mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Track (8.001mm,35.306mm)(8.001mm,36.195mm) on Top Overlay And Pad LED5-2(7.239mm,35.687mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (12.7mm,8.382mm)(12.7mm,9.652mm) on Top Overlay And Pad C42-1(13.335mm,9.017mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Track (13.97mm,8.509mm)(13.97mm,9.525mm) on Top Overlay And Pad C42-1(13.335mm,9.017mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (12.7mm,8.382mm)(13.716mm,8.382mm) on Top Overlay And Pad C42-1(13.335mm,9.017mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (12.7mm,9.652mm)(13.716mm,9.652mm) on Top Overlay And Pad C42-1(13.335mm,9.017mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Track (14.224mm,8.509mm)(14.224mm,9.525mm) on Top Overlay And Pad C42-2(14.859mm,9.017mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (14.478mm,8.382mm)(15.494mm,8.382mm) on Top Overlay And Pad C42-2(14.859mm,9.017mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (14.478mm,9.652mm)(15.494mm,9.652mm) on Top Overlay And Pad C42-2(14.859mm,9.017mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (15.494mm,8.382mm)(15.494mm,9.652mm) on Top Overlay And Pad C42-2(14.859mm,9.017mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (53.086mm,35.052mm)(53.086mm,36.068mm) on Top Overlay And Pad R43-2(53.721mm,35.433mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (54.356mm,35.052mm)(54.356mm,36.068mm) on Top Overlay And Pad R43-2(53.721mm,35.433mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (53.086mm,36.068mm)(54.356mm,36.068mm) on Top Overlay And Pad R43-2(53.721mm,35.433mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (53.086mm,33.274mm)(53.086mm,34.29mm) on Top Overlay And Pad R43-1(53.721mm,33.909mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (54.356mm,33.274mm)(54.356mm,34.29mm) on Top Overlay And Pad R43-1(53.721mm,33.909mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (53.086mm,33.274mm)(54.356mm,33.274mm) on Top Overlay And Pad R43-1(53.721mm,33.909mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (51.054mm,34.925mm)(51.054mm,36.195mm) on Top Overlay And Pad R41-2(50.419mm,35.56mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (50.038mm,34.925mm)(51.054mm,34.925mm) on Top Overlay And Pad R41-2(50.419mm,35.56mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (50.038mm,36.195mm)(51.054mm,36.195mm) on Top Overlay And Pad R41-2(50.419mm,35.56mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (48.26mm,34.925mm)(49.276mm,34.925mm) on Top Overlay And Pad R41-1(48.895mm,35.56mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (48.26mm,36.195mm)(49.276mm,36.195mm) on Top Overlay And Pad R41-1(48.895mm,35.56mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (48.26mm,34.925mm)(48.26mm,36.195mm) on Top Overlay And Pad R41-1(48.895mm,35.56mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (44.069mm,34.925mm)(45.085mm,34.925mm) on Top Overlay And Pad R42-2(44.704mm,35.56mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (44.069mm,36.195mm)(45.085mm,36.195mm) on Top Overlay And Pad R42-2(44.704mm,35.56mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (44.069mm,34.925mm)(44.069mm,36.195mm) on Top Overlay And Pad R42-2(44.704mm,35.56mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (46.863mm,34.925mm)(46.863mm,36.195mm) on Top Overlay And Pad R42-1(46.228mm,35.56mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (45.847mm,34.925mm)(46.863mm,34.925mm) on Top Overlay And Pad R42-1(46.228mm,35.56mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (45.847mm,36.195mm)(46.863mm,36.195mm) on Top Overlay And Pad R42-1(46.228mm,35.56mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (39.497mm,35.179mm)(39.497mm,36.195mm) on Top Overlay And Pad R46-2(40.132mm,35.56mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (40.767mm,35.179mm)(40.767mm,36.195mm) on Top Overlay And Pad R46-2(40.132mm,35.56mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (39.497mm,36.195mm)(40.767mm,36.195mm) on Top Overlay And Pad R46-2(40.132mm,35.56mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (39.497mm,33.401mm)(39.497mm,34.417mm) on Top Overlay And Pad R46-1(40.132mm,34.036mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (40.767mm,33.401mm)(40.767mm,34.417mm) on Top Overlay And Pad R46-1(40.132mm,34.036mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (39.497mm,33.401mm)(40.767mm,33.401mm) on Top Overlay And Pad R46-1(40.132mm,34.036mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (36.449mm,34.925mm)(37.465mm,34.925mm) on Top Overlay And Pad R44-2(36.83mm,35.56mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (36.449mm,36.195mm)(37.465mm,36.195mm) on Top Overlay And Pad R44-2(36.83mm,35.56mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (37.465mm,34.925mm)(37.465mm,36.195mm) on Top Overlay And Pad R44-2(36.83mm,35.56mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (34.671mm,34.925mm)(35.687mm,34.925mm) on Top Overlay And Pad R44-1(35.306mm,35.56mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (34.671mm,36.195mm)(35.687mm,36.195mm) on Top Overlay And Pad R44-1(35.306mm,35.56mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (34.671mm,34.925mm)(34.671mm,36.195mm) on Top Overlay And Pad R44-1(35.306mm,35.56mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (61.214mm,62.484mm)(61.214mm,63.5mm) on Top Overlay And Pad C44-1(61.849mm,62.865mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (62.484mm,62.484mm)(62.484mm,63.5mm) on Top Overlay And Pad C44-1(61.849mm,62.865mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Track (61.341mm,62.23mm)(62.357mm,62.23mm) on Top Overlay And Pad C44-1(61.849mm,62.865mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (61.214mm,63.5mm)(62.484mm,63.5mm) on Top Overlay And Pad C44-1(61.849mm,62.865mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (61.214mm,60.706mm)(61.214mm,61.722mm) on Top Overlay And Pad C44-2(61.849mm,61.341mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (62.484mm,60.706mm)(62.484mm,61.722mm) on Top Overlay And Pad C44-2(61.849mm,61.341mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (61.214mm,60.706mm)(62.484mm,60.706mm) on Top Overlay And Pad C44-2(61.849mm,61.341mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Track (61.341mm,61.976mm)(62.357mm,61.976mm) on Top Overlay And Pad C44-2(61.849mm,61.341mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (82.296mm,87.376mm)(82.296mm,88.392mm) on Top Overlay And Pad C14-1(82.931mm,87.757mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (83.566mm,87.376mm)(83.566mm,88.392mm) on Top Overlay And Pad C14-1(82.931mm,87.757mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Track (82.423mm,87.122mm)(83.439mm,87.122mm) on Top Overlay And Pad C14-1(82.931mm,87.757mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (82.296mm,88.392mm)(83.566mm,88.392mm) on Top Overlay And Pad C14-1(82.931mm,87.757mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (82.296mm,85.598mm)(82.296mm,86.614mm) on Top Overlay And Pad C14-2(82.931mm,86.233mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (83.566mm,85.598mm)(83.566mm,86.614mm) on Top Overlay And Pad C14-2(82.931mm,86.233mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Track (82.423mm,86.868mm)(83.439mm,86.868mm) on Top Overlay And Pad C14-2(82.931mm,86.233mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (82.296mm,85.598mm)(83.566mm,85.598mm) on Top Overlay And Pad C14-2(82.931mm,86.233mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Track (66.515mm,30.861mm)(66.515mm,34.064mm) on Top Overlay And Pad C37-2(65.852mm,29.845mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Track (66.515mm,25.626mm)(66.515mm,28.829mm) on Top Overlay And Pad C37-2(65.852mm,29.845mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Area Fill (60.96mm,29.145mm) (63.754mm,30.545mm) on Top Overlay And Pad C37-2(65.852mm,29.845mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Track (58.115mm,30.861mm)(58.115mm,32.365mm) on Top Overlay And Pad C37-1(58.801mm,29.845mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Track (58.115mm,27.325mm)(58.115mm,28.829mm) on Top Overlay And Pad C37-1(58.801mm,29.845mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (33.909mm,40.964mm)(33.909mm,41.164mm) on Top Overlay And Pad D1-2(33.909mm,42.164mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (33.909mm,43.164mm)(33.909mm,43.364mm) on Top Overlay And Pad D1-2(33.909mm,42.164mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (37.909mm,40.964mm)(37.909mm,41.164mm) on Top Overlay And Pad D1-1(37.909mm,42.164mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (37.909mm,43.164mm)(37.909mm,43.364mm) on Top Overlay And Pad D1-1(37.909mm,42.164mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Track (89.002mm,62.433mm)(89.002mm,65.811mm) on Top Overlay And Pad RP4-4(88.138mm,65.227mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Track (85.293mm,65.837mm)(88.976mm,65.837mm) on Top Overlay And Pad RP4-4(88.138mm,65.227mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Track (85.242mm,62.027mm)(85.242mm,65.786mm) on Top Overlay And Pad RP4-7(86.106mm,63.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Track (85.242mm,62.027mm)(85.242mm,65.786mm) on Top Overlay And Pad RP4-8(86.106mm,62.636mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.226mm < 0.254mm) Between Track (89.002mm,62.433mm)(89.002mm,65.811mm) on Top Overlay And Pad RP4-1(88.138mm,62.636mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.226mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.192mm < 0.254mm) Between Track (88.544mm,61.976mm)(89.002mm,62.433mm) on Top Overlay And Pad RP4-1(88.138mm,62.636mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.192mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Track (89.002mm,62.433mm)(89.002mm,65.811mm) on Top Overlay And Pad RP4-2(88.138mm,63.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Track (85.242mm,62.027mm)(85.242mm,65.786mm) on Top Overlay And Pad RP4-6(86.106mm,64.364mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Track (89.002mm,62.433mm)(89.002mm,65.811mm) on Top Overlay And Pad RP4-3(88.138mm,64.364mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Track (85.242mm,62.027mm)(85.242mm,65.786mm) on Top Overlay And Pad RP4-5(86.106mm,65.227mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Track (85.293mm,65.837mm)(88.976mm,65.837mm) on Top Overlay And Pad RP4-5(86.106mm,65.227mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Track (89.002mm,58.014mm)(89.002mm,61.392mm) on Top Overlay And Pad RP3-4(88.138mm,60.808mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Track (85.293mm,61.417mm)(88.976mm,61.417mm) on Top Overlay And Pad RP3-4(88.138mm,60.808mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Track (85.242mm,57.607mm)(85.242mm,61.366mm) on Top Overlay And Pad RP3-7(86.106mm,59.08mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Track (85.242mm,57.607mm)(85.242mm,61.366mm) on Top Overlay And Pad RP3-8(86.106mm,58.217mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.226mm < 0.254mm) Between Track (89.002mm,58.014mm)(89.002mm,61.392mm) on Top Overlay And Pad RP3-1(88.138mm,58.217mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.226mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.192mm < 0.254mm) Between Track (88.544mm,57.556mm)(89.002mm,58.014mm) on Top Overlay And Pad RP3-1(88.138mm,58.217mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.192mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Track (89.002mm,58.014mm)(89.002mm,61.392mm) on Top Overlay And Pad RP3-2(88.138mm,59.08mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Track (85.242mm,57.607mm)(85.242mm,61.366mm) on Top Overlay And Pad RP3-6(86.106mm,59.944mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Track (89.002mm,58.014mm)(89.002mm,61.392mm) on Top Overlay And Pad RP3-3(88.138mm,59.944mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Track (85.242mm,57.607mm)(85.242mm,61.366mm) on Top Overlay And Pad RP3-5(86.106mm,60.808mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Track (85.293mm,61.417mm)(88.976mm,61.417mm) on Top Overlay And Pad RP3-5(86.106mm,60.808mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Track (79.604mm,39.446mm)(79.604mm,42.824mm) on Top Overlay And Pad RP2-4(78.74mm,42.24mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Track (75.895mm,42.85mm)(79.578mm,42.85mm) on Top Overlay And Pad RP2-4(78.74mm,42.24mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Track (75.844mm,39.04mm)(75.844mm,42.799mm) on Top Overlay And Pad RP2-7(76.708mm,40.513mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Track (75.844mm,39.04mm)(75.844mm,42.799mm) on Top Overlay And Pad RP2-8(76.708mm,39.649mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.192mm < 0.254mm) Between Track (79.146mm,38.989mm)(79.604mm,39.446mm) on Top Overlay And Pad RP2-1(78.74mm,39.649mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.192mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.226mm < 0.254mm) Between Track (79.604mm,39.446mm)(79.604mm,42.824mm) on Top Overlay And Pad RP2-1(78.74mm,39.649mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.226mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Track (79.604mm,39.446mm)(79.604mm,42.824mm) on Top Overlay And Pad RP2-2(78.74mm,40.513mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Track (75.844mm,39.04mm)(75.844mm,42.799mm) on Top Overlay And Pad RP2-6(76.708mm,41.377mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Track (79.604mm,39.446mm)(79.604mm,42.824mm) on Top Overlay And Pad RP2-3(78.74mm,41.377mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Track (75.844mm,39.04mm)(75.844mm,42.799mm) on Top Overlay And Pad RP2-5(76.708mm,42.24mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Track (75.895mm,42.85mm)(79.578mm,42.85mm) on Top Overlay And Pad RP2-5(76.708mm,42.24mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Track (55.905mm,45.847mm)(55.905mm,49.225mm) on Top Overlay And Pad RP1-4(56.769mm,46.431mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Track (55.931mm,45.822mm)(59.614mm,45.822mm) on Top Overlay And Pad RP1-4(56.769mm,46.431mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Track (59.665mm,45.872mm)(59.665mm,49.632mm) on Top Overlay And Pad RP1-7(58.801mm,48.158mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Track (59.665mm,45.872mm)(59.665mm,49.632mm) on Top Overlay And Pad RP1-8(58.801mm,49.022mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.226mm < 0.254mm) Between Track (55.905mm,45.847mm)(55.905mm,49.225mm) on Top Overlay And Pad RP1-1(56.769mm,49.022mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.226mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.192mm < 0.254mm) Between Track (55.905mm,49.225mm)(56.363mm,49.682mm) on Top Overlay And Pad RP1-1(56.769mm,49.022mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.192mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Track (55.905mm,45.847mm)(55.905mm,49.225mm) on Top Overlay And Pad RP1-2(56.769mm,48.158mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Track (59.665mm,45.872mm)(59.665mm,49.632mm) on Top Overlay And Pad RP1-6(58.801mm,47.295mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Track (55.905mm,45.847mm)(55.905mm,49.225mm) on Top Overlay And Pad RP1-3(56.769mm,47.295mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Track (59.665mm,45.872mm)(59.665mm,49.632mm) on Top Overlay And Pad RP1-5(58.801mm,46.431mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Track (55.931mm,45.822mm)(59.614mm,45.822mm) on Top Overlay And Pad RP1-5(58.801mm,46.431mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (82.804mm,118.364mm)(83.82mm,118.364mm) on Top Overlay And Pad C48-1(83.439mm,118.999mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (82.804mm,119.634mm)(83.82mm,119.634mm) on Top Overlay And Pad C48-1(83.439mm,118.999mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Track (84.074mm,118.491mm)(84.074mm,119.507mm) on Top Overlay And Pad C48-1(83.439mm,118.999mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (82.804mm,118.364mm)(82.804mm,119.634mm) on Top Overlay And Pad C48-1(83.439mm,118.999mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Track (84.328mm,118.491mm)(84.328mm,119.507mm) on Top Overlay And Pad C48-2(84.963mm,118.999mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (85.598mm,118.364mm)(85.598mm,119.634mm) on Top Overlay And Pad C48-2(84.963mm,118.999mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (84.582mm,118.364mm)(85.598mm,118.364mm) on Top Overlay And Pad C48-2(84.963mm,118.999mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (84.582mm,119.634mm)(85.598mm,119.634mm) on Top Overlay And Pad C48-2(84.963mm,118.999mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Track (87.884mm,118.491mm)(87.884mm,119.507mm) on Top Overlay And Pad C47-1(88.519mm,118.999mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (89.154mm,118.364mm)(89.154mm,119.634mm) on Top Overlay And Pad C47-1(88.519mm,118.999mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (88.138mm,118.364mm)(89.154mm,118.364mm) on Top Overlay And Pad C47-1(88.519mm,118.999mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (88.138mm,119.634mm)(89.154mm,119.634mm) on Top Overlay And Pad C47-1(88.519mm,118.999mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (86.36mm,118.364mm)(86.36mm,119.634mm) on Top Overlay And Pad C47-2(86.995mm,118.999mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Track (87.63mm,118.491mm)(87.63mm,119.507mm) on Top Overlay And Pad C47-2(86.995mm,118.999mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (86.36mm,118.364mm)(87.376mm,118.364mm) on Top Overlay And Pad C47-2(86.995mm,118.999mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (86.36mm,119.634mm)(87.376mm,119.634mm) on Top Overlay And Pad C47-2(86.995mm,118.999mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Track (20.899mm,13.934mm)(21.268mm,13.934mm) on Top Overlay And Pad U2-7(20.518mm,13.934mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Track (17.243mm,13.934mm)(17.612mm,13.934mm) on Top Overlay And Pad U2-12(18.018mm,13.934mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Track (17.243mm,13.565mm)(17.243mm,13.934mm) on Top Overlay And Pad U2-13(17.018mm,13.184mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Track (17.243mm,9.934mm)(17.612mm,9.934mm) on Top Overlay And Pad U2-19(18.018mm,9.684mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Track (21.268mm,13.565mm)(21.268mm,13.934mm) on Top Overlay And Pad U2-6(21.493mm,13.184mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Track (20.899mm,9.934mm)(21.268mm,9.934mm) on Top Overlay And Pad U2-24(20.518mm,9.684mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Track (17.243mm,9.934mm)(17.243mm,10.303mm) on Top Overlay And Pad U2-18(17.018mm,10.684mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Track (21.268mm,9.934mm)(21.268mm,10.303mm) on Top Overlay And Pad U2-1(21.493mm,10.684mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (14.478mm,11.557mm)(14.478mm,12.573mm) on Top Overlay And Pad R68-2(15.113mm,12.192mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (15.748mm,11.557mm)(15.748mm,12.573mm) on Top Overlay And Pad R68-2(15.113mm,12.192mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (14.478mm,11.557mm)(15.748mm,11.557mm) on Top Overlay And Pad R68-2(15.113mm,12.192mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (14.478mm,13.335mm)(14.478mm,14.351mm) on Top Overlay And Pad R68-1(15.113mm,13.716mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (15.748mm,13.335mm)(15.748mm,14.351mm) on Top Overlay And Pad R68-1(15.113mm,13.716mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (14.478mm,14.351mm)(15.748mm,14.351mm) on Top Overlay And Pad R68-1(15.113mm,13.716mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (60.071mm,104.775mm)(60.071mm,105.791mm) on Top Overlay And Pad R59-2(60.706mm,105.41mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (61.341mm,104.775mm)(61.341mm,105.791mm) on Top Overlay And Pad R59-2(60.706mm,105.41mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (60.071mm,104.775mm)(61.341mm,104.775mm) on Top Overlay And Pad R59-2(60.706mm,105.41mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (60.071mm,106.553mm)(60.071mm,107.569mm) on Top Overlay And Pad R59-1(60.706mm,106.934mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (61.341mm,106.553mm)(61.341mm,107.569mm) on Top Overlay And Pad R59-1(60.706mm,106.934mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (60.071mm,107.569mm)(61.341mm,107.569mm) on Top Overlay And Pad R59-1(60.706mm,106.934mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (66.929mm,102.362mm)(67.945mm,102.362mm) on Top Overlay And Pad R58-2(67.31mm,102.997mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (66.929mm,103.632mm)(67.945mm,103.632mm) on Top Overlay And Pad R58-2(67.31mm,102.997mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (67.945mm,102.362mm)(67.945mm,103.632mm) on Top Overlay And Pad R58-2(67.31mm,102.997mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (65.151mm,102.362mm)(66.167mm,102.362mm) on Top Overlay And Pad R58-1(65.786mm,102.997mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (65.151mm,103.632mm)(66.167mm,103.632mm) on Top Overlay And Pad R58-1(65.786mm,102.997mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (65.151mm,102.362mm)(65.151mm,103.632mm) on Top Overlay And Pad R58-1(65.786mm,102.997mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (23.749mm,38.862mm)(24.765mm,38.862mm) on Top Overlay And Pad R57-2(24.384mm,39.497mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (23.749mm,40.132mm)(24.765mm,40.132mm) on Top Overlay And Pad R57-2(24.384mm,39.497mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (23.749mm,38.862mm)(23.749mm,40.132mm) on Top Overlay And Pad R57-2(24.384mm,39.497mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (26.543mm,38.862mm)(26.543mm,40.132mm) on Top Overlay And Pad R57-1(25.908mm,39.497mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (25.527mm,38.862mm)(26.543mm,38.862mm) on Top Overlay And Pad R57-1(25.908mm,39.497mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (25.527mm,40.132mm)(26.543mm,40.132mm) on Top Overlay And Pad R57-1(25.908mm,39.497mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (6.985mm,90.17mm)(6.985mm,91.44mm) on Top Overlay And Pad R15-2(7.62mm,90.805mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (6.985mm,90.17mm)(8.001mm,90.17mm) on Top Overlay And Pad R15-2(7.62mm,90.805mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Track (6.985mm,91.44mm)(8.001mm,91.44mm) on Top Overlay And Pad R15-2(7.62mm,90.805mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
Rule Violations :357

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (0.199mm < 0.254mm) Between Text "LED1" (10.541mm,94.361mm) on Top Overlay And Arc (7.874mm,94.742mm) on Top Overlay Silk Text to Silk Clearance [0.199mm]
   Violation between Silk To Silk Clearance Constraint: (0.127mm < 0.254mm) Between Text "+" (75.056mm,113.57mm) on Top Overlay And Arc (73.279mm,115.386mm) on Top Overlay Silk Text to Silk Clearance [0.127mm]
   Violation between Silk To Silk Clearance Constraint: (0.144mm < 0.254mm) Between Text "+" (75.056mm,113.57mm) on Top Overlay And Arc (73.279mm,115.366mm) on Top Overlay Silk Text to Silk Clearance [0.144mm]
   Violation between Silk To Silk Clearance Constraint: (0.127mm < 0.254mm) Between Text "+" (75.818mm,104.299mm) on Top Overlay And Arc (74.041mm,106.115mm) on Top Overlay Silk Text to Silk Clearance [0.127mm]
   Violation between Silk To Silk Clearance Constraint: (0.144mm < 0.254mm) Between Text "+" (75.818mm,104.299mm) on Top Overlay And Arc (74.041mm,106.095mm) on Top Overlay Silk Text to Silk Clearance [0.144mm]
   Violation between Silk To Silk Clearance Constraint: (0.127mm < 0.254mm) Between Text "+" (81.787mm,104.299mm) on Top Overlay And Arc (80.01mm,106.115mm) on Top Overlay Silk Text to Silk Clearance [0.127mm]
   Violation between Silk To Silk Clearance Constraint: (0.144mm < 0.254mm) Between Text "+" (81.787mm,104.299mm) on Top Overlay And Arc (80.01mm,106.095mm) on Top Overlay Silk Text to Silk Clearance [0.144mm]
   Violation between Silk To Silk Clearance Constraint: (0.248mm < 0.254mm) Between Text "U12" (29.464mm,48.006mm) on Top Overlay And Arc (30.31mm,47.64mm) on Top Overlay Silk Text to Silk Clearance [0.248mm]
   Violation between Silk To Silk Clearance Constraint: (0.127mm < 0.254mm) Between Text "+" (24.764mm,17.304mm) on Top Overlay And Arc (22.987mm,19.12mm) on Top Overlay Silk Text to Silk Clearance [0.127mm]
   Violation between Silk To Silk Clearance Constraint: (0.144mm < 0.254mm) Between Text "+" (24.764mm,17.304mm) on Top Overlay And Arc (22.987mm,19.1mm) on Top Overlay Silk Text to Silk Clearance [0.144mm]
   Violation between Silk To Silk Clearance Constraint: (0.127mm < 0.254mm) Between Text "+" (67.944mm,60.008mm) on Top Overlay And Arc (66.167mm,61.824mm) on Top Overlay Silk Text to Silk Clearance [0.127mm]
   Violation between Silk To Silk Clearance Constraint: (0.144mm < 0.254mm) Between Text "+" (67.944mm,60.008mm) on Top Overlay And Arc (66.167mm,61.804mm) on Top Overlay Silk Text to Silk Clearance [0.144mm]
   Violation between Silk To Silk Clearance Constraint: (0.127mm < 0.254mm) Between Text "+" (56.77mm,43.275mm) on Top Overlay And Arc (58.547mm,41.459mm) on Top Overlay Silk Text to Silk Clearance [0.127mm]
   Violation between Silk To Silk Clearance Constraint: (0.144mm < 0.254mm) Between Text "+" (56.77mm,43.275mm) on Top Overlay And Arc (58.547mm,41.479mm) on Top Overlay Silk Text to Silk Clearance [0.144mm]
   Violation between Silk To Silk Clearance Constraint: (0.199mm < 0.254mm) Between Text "LED2" (10.541mm,102.235mm) on Top Overlay And Arc (7.874mm,102.616mm) on Top Overlay Silk Text to Silk Clearance [0.199mm]
   Violation between Silk To Silk Clearance Constraint: (0.199mm < 0.254mm) Between Text "LED3" (10.541mm,109.982mm) on Top Overlay And Arc (7.874mm,110.49mm) on Top Overlay Silk Text to Silk Clearance [0.199mm]
   Violation between Silk To Silk Clearance Constraint: (0.199mm < 0.254mm) Between Text "LED4" (10.541mm,117.856mm) on Top Overlay And Arc (7.874mm,118.237mm) on Top Overlay Silk Text to Silk Clearance [0.199mm]
Rule Violations :17

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=0.254mm) (InNet('GND2')),(All)
Rule Violations :0


Violations Detected : 500
Time Elapsed        : 00:00:01