\hypertarget{group__rsv_bits}{}\section{Receive Status Vector Bit Masks}
\label{group__rsv_bits}\index{Receive Status Vector Bit Masks@{Receive Status Vector Bit Masks}}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__rsv_bits_gabb7a7f4cdbc591010a1e6fd94c444734}{R\+S\+V\+\_\+\+B\+Y\+T\+E2\+\_\+\+P\+A\+C\+K\+E\+T\+\_\+\+P\+R\+E\+V\+I\+O\+U\+S\+L\+Y\+\_\+\+I\+G\+N\+O\+R\+ED}}~0b00000001
\item 
\#define \mbox{\hyperlink{group__rsv_bits_gafcc8915d0220c1ed83eb1147ce4e9e09}{R\+S\+V\+\_\+\+B\+Y\+T\+E2\+\_\+\+C\+A\+R\+R\+I\+E\+R\+\_\+\+E\+V\+E\+N\+T\+\_\+\+P\+R\+E\+V\+I\+O\+U\+S\+L\+Y\+\_\+\+S\+E\+EN}}~0b00000100
\item 
\#define \mbox{\hyperlink{group__rsv_bits_gace08d6adf3cc71efe58de192f32e7eed}{R\+S\+V\+\_\+\+B\+Y\+T\+E2\+\_\+\+C\+R\+C\+\_\+\+E\+R\+R\+OR}}~0b00010000
\item 
\#define \mbox{\hyperlink{group__rsv_bits_ga6357e8c0947cbeac9db63de2eccb0ec7}{R\+S\+V\+\_\+\+B\+Y\+T\+E2\+\_\+\+L\+E\+N\+G\+T\+H\+\_\+\+C\+H\+E\+C\+K\+\_\+\+E\+R\+R\+OR}}~0b00100000
\item 
\#define \mbox{\hyperlink{group__rsv_bits_ga304b3ff7e33f76cb6266a42edc52c013}{R\+S\+V\+\_\+\+B\+Y\+T\+E2\+\_\+\+L\+E\+N\+G\+T\+H\+\_\+\+O\+U\+T\+\_\+\+O\+F\+\_\+\+R\+A\+N\+GE}}~0b01000000
\item 
\#define \mbox{\hyperlink{group__rsv_bits_gae48d0c27661f4863ec21153ceb5ad8b2}{R\+S\+V\+\_\+\+B\+Y\+T\+E2\+\_\+\+R\+E\+C\+E\+I\+V\+E\+D\+\_\+\+OK}}~0b10000000
\item 
\#define \mbox{\hyperlink{group__rsv_bits_ga8cd28365aea08543683d6477796fad4d}{R\+S\+V\+\_\+\+B\+Y\+T\+E3\+\_\+\+R\+E\+C\+E\+I\+V\+E\+D\+\_\+\+M\+U\+L\+T\+I\+C\+A\+S\+T\+\_\+\+P\+A\+C\+K\+ET}}~0b00000001
\item 
\#define \mbox{\hyperlink{group__rsv_bits_ga06f2e1468cb53ccaabf5f13d19881f77}{R\+S\+V\+\_\+\+B\+Y\+T\+E3\+\_\+\+R\+E\+C\+E\+I\+V\+E\+D\+\_\+\+B\+R\+O\+A\+D\+C\+A\+S\+T\+\_\+\+P\+A\+C\+K\+ET}}~0b00000010
\item 
\#define \mbox{\hyperlink{group__rsv_bits_ga97efdc2e71e9580117ca7b7b38218224}{R\+S\+V\+\_\+\+B\+Y\+T\+E3\+\_\+\+D\+R\+I\+B\+B\+L\+E\+\_\+\+N\+I\+B\+B\+LE}}~0b00000100
\item 
\#define \mbox{\hyperlink{group__rsv_bits_ga38e402fa239e391e46b28b5c6681dfe9}{R\+S\+V\+\_\+\+B\+Y\+T\+E3\+\_\+\+R\+E\+C\+E\+I\+V\+E\+D\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+F\+R\+A\+ME}}~0b00001000
\item 
\#define \mbox{\hyperlink{group__rsv_bits_ga79ecf389081d30616847cae6cb5b7a62}{R\+S\+V\+\_\+\+B\+Y\+T\+E3\+\_\+\+R\+E\+C\+E\+I\+V\+E\+D\+\_\+\+P\+A\+U\+S\+E\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+F\+R\+A\+ME}}~0b00010000
\item 
\#define \mbox{\hyperlink{group__rsv_bits_ga1d598b4ddbd78ad09795a0f02845c85f}{R\+S\+V\+\_\+\+B\+Y\+T\+E3\+\_\+\+R\+E\+C\+E\+I\+V\+E\+D\+\_\+\+U\+N\+K\+N\+O\+W\+N\+\_\+\+O\+P\+C\+O\+DE}}~0b00100000
\item 
\#define \mbox{\hyperlink{group__rsv_bits_gaa1c5e51e1fc7daa0180df5af3294177f}{R\+S\+V\+\_\+\+B\+Y\+T\+E3\+\_\+\+R\+E\+C\+E\+I\+V\+E\+D\+\_\+\+V\+L\+AN}}~0b01000000
\item 
\#define \mbox{\hyperlink{group__rsv_bits_gaf4ae3b272d5eb92f8d38f183846445b3}{R\+S\+V\+\_\+\+B\+Y\+T\+E3\+\_\+\+R\+U\+N\+T\+\_\+\+F\+I\+L\+T\+E\+R\+\_\+\+M\+A\+T\+CH}}~0b10000000
\item 
\#define \mbox{\hyperlink{group__rsv_bits_ga27160ef6ffdcaa803c8ca26cb1c95499}{R\+S\+V\+\_\+\+B\+Y\+T\+E4\+\_\+\+N\+O\+T\+\_\+\+M\+E\+\_\+\+F\+I\+L\+T\+E\+R\+\_\+\+M\+A\+T\+CH}}~0b00000001
\item 
\#define \mbox{\hyperlink{group__rsv_bits_ga68476e62976ec265592a312ba2aefab1}{R\+S\+V\+\_\+\+B\+Y\+T\+E4\+\_\+\+H\+A\+S\+H\+\_\+\+F\+I\+L\+T\+E\+R\+\_\+\+M\+A\+T\+CH}}~0b00000010
\item 
\#define \mbox{\hyperlink{group__rsv_bits_ga8fc9b8804e9cb35a7c8ae4b5bc5065c1}{R\+S\+V\+\_\+\+B\+Y\+T\+E4\+\_\+\+M\+A\+G\+I\+C\+\_\+\+P\+A\+C\+K\+E\+T\+\_\+\+F\+I\+L\+T\+E\+R\+\_\+\+M\+A\+T\+CH}}~0b00000100
\item 
\#define \mbox{\hyperlink{group__rsv_bits_ga81251d8615bd5ed24a75cc03a4803e3f}{R\+S\+V\+\_\+\+B\+Y\+T\+E4\+\_\+\+P\+A\+T\+T\+E\+R\+N\+\_\+\+M\+A\+T\+C\+H\+\_\+\+F\+I\+L\+T\+E\+R\+\_\+\+M\+A\+T\+CH}}~0b00001000
\item 
\#define \mbox{\hyperlink{group__rsv_bits_gab864c929aa2a7b2423d54ff554356355}{R\+S\+V\+\_\+\+B\+Y\+T\+E4\+\_\+\+U\+N\+I\+C\+A\+S\+T\+\_\+\+F\+I\+L\+T\+E\+R\+\_\+\+M\+A\+T\+CH}}~0b00010000
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Used by E\+N\+C424\+J600\+\_\+update\+Receive\+Status\+Vector () which takes in the \char`\"{}raw\char`\"{} vector and returns it in a more readable R\+S\+V\+\_\+ structure. \begin{DoxySeeAlso}{See also}
Table 9-\/1, Page 91 in E\+N\+C424\+J600\textquotesingle{}s datasheet. 
\end{DoxySeeAlso}
\begin{DoxyRefDesc}{Todo}
\item[\mbox{\hyperlink{todo__todo000004}{Todo}}]I don\textquotesingle{}t really like how this looks\end{DoxyRefDesc}


\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{group__rsv_bits_gafcc8915d0220c1ed83eb1147ce4e9e09}\label{group__rsv_bits_gafcc8915d0220c1ed83eb1147ce4e9e09}} 
\index{Receive Status Vector Bit Masks@{Receive Status Vector Bit Masks}!RSV\_BYTE2\_CARRIER\_EVENT\_PREVIOUSLY\_SEEN@{RSV\_BYTE2\_CARRIER\_EVENT\_PREVIOUSLY\_SEEN}}
\index{RSV\_BYTE2\_CARRIER\_EVENT\_PREVIOUSLY\_SEEN@{RSV\_BYTE2\_CARRIER\_EVENT\_PREVIOUSLY\_SEEN}!Receive Status Vector Bit Masks@{Receive Status Vector Bit Masks}}
\subsubsection{\texorpdfstring{RSV\_BYTE2\_CARRIER\_EVENT\_PREVIOUSLY\_SEEN}{RSV\_BYTE2\_CARRIER\_EVENT\_PREVIOUSLY\_SEEN}}
{\footnotesize\ttfamily \#define R\+S\+V\+\_\+\+B\+Y\+T\+E2\+\_\+\+C\+A\+R\+R\+I\+E\+R\+\_\+\+E\+V\+E\+N\+T\+\_\+\+P\+R\+E\+V\+I\+O\+U\+S\+L\+Y\+\_\+\+S\+E\+EN~0b00000100}

\mbox{\Hypertarget{group__rsv_bits_gace08d6adf3cc71efe58de192f32e7eed}\label{group__rsv_bits_gace08d6adf3cc71efe58de192f32e7eed}} 
\index{Receive Status Vector Bit Masks@{Receive Status Vector Bit Masks}!RSV\_BYTE2\_CRC\_ERROR@{RSV\_BYTE2\_CRC\_ERROR}}
\index{RSV\_BYTE2\_CRC\_ERROR@{RSV\_BYTE2\_CRC\_ERROR}!Receive Status Vector Bit Masks@{Receive Status Vector Bit Masks}}
\subsubsection{\texorpdfstring{RSV\_BYTE2\_CRC\_ERROR}{RSV\_BYTE2\_CRC\_ERROR}}
{\footnotesize\ttfamily \#define R\+S\+V\+\_\+\+B\+Y\+T\+E2\+\_\+\+C\+R\+C\+\_\+\+E\+R\+R\+OR~0b00010000}

\mbox{\Hypertarget{group__rsv_bits_ga6357e8c0947cbeac9db63de2eccb0ec7}\label{group__rsv_bits_ga6357e8c0947cbeac9db63de2eccb0ec7}} 
\index{Receive Status Vector Bit Masks@{Receive Status Vector Bit Masks}!RSV\_BYTE2\_LENGTH\_CHECK\_ERROR@{RSV\_BYTE2\_LENGTH\_CHECK\_ERROR}}
\index{RSV\_BYTE2\_LENGTH\_CHECK\_ERROR@{RSV\_BYTE2\_LENGTH\_CHECK\_ERROR}!Receive Status Vector Bit Masks@{Receive Status Vector Bit Masks}}
\subsubsection{\texorpdfstring{RSV\_BYTE2\_LENGTH\_CHECK\_ERROR}{RSV\_BYTE2\_LENGTH\_CHECK\_ERROR}}
{\footnotesize\ttfamily \#define R\+S\+V\+\_\+\+B\+Y\+T\+E2\+\_\+\+L\+E\+N\+G\+T\+H\+\_\+\+C\+H\+E\+C\+K\+\_\+\+E\+R\+R\+OR~0b00100000}

\mbox{\Hypertarget{group__rsv_bits_ga304b3ff7e33f76cb6266a42edc52c013}\label{group__rsv_bits_ga304b3ff7e33f76cb6266a42edc52c013}} 
\index{Receive Status Vector Bit Masks@{Receive Status Vector Bit Masks}!RSV\_BYTE2\_LENGTH\_OUT\_OF\_RANGE@{RSV\_BYTE2\_LENGTH\_OUT\_OF\_RANGE}}
\index{RSV\_BYTE2\_LENGTH\_OUT\_OF\_RANGE@{RSV\_BYTE2\_LENGTH\_OUT\_OF\_RANGE}!Receive Status Vector Bit Masks@{Receive Status Vector Bit Masks}}
\subsubsection{\texorpdfstring{RSV\_BYTE2\_LENGTH\_OUT\_OF\_RANGE}{RSV\_BYTE2\_LENGTH\_OUT\_OF\_RANGE}}
{\footnotesize\ttfamily \#define R\+S\+V\+\_\+\+B\+Y\+T\+E2\+\_\+\+L\+E\+N\+G\+T\+H\+\_\+\+O\+U\+T\+\_\+\+O\+F\+\_\+\+R\+A\+N\+GE~0b01000000}

\mbox{\Hypertarget{group__rsv_bits_gabb7a7f4cdbc591010a1e6fd94c444734}\label{group__rsv_bits_gabb7a7f4cdbc591010a1e6fd94c444734}} 
\index{Receive Status Vector Bit Masks@{Receive Status Vector Bit Masks}!RSV\_BYTE2\_PACKET\_PREVIOUSLY\_IGNORED@{RSV\_BYTE2\_PACKET\_PREVIOUSLY\_IGNORED}}
\index{RSV\_BYTE2\_PACKET\_PREVIOUSLY\_IGNORED@{RSV\_BYTE2\_PACKET\_PREVIOUSLY\_IGNORED}!Receive Status Vector Bit Masks@{Receive Status Vector Bit Masks}}
\subsubsection{\texorpdfstring{RSV\_BYTE2\_PACKET\_PREVIOUSLY\_IGNORED}{RSV\_BYTE2\_PACKET\_PREVIOUSLY\_IGNORED}}
{\footnotesize\ttfamily \#define R\+S\+V\+\_\+\+B\+Y\+T\+E2\+\_\+\+P\+A\+C\+K\+E\+T\+\_\+\+P\+R\+E\+V\+I\+O\+U\+S\+L\+Y\+\_\+\+I\+G\+N\+O\+R\+ED~0b00000001}

\mbox{\Hypertarget{group__rsv_bits_gae48d0c27661f4863ec21153ceb5ad8b2}\label{group__rsv_bits_gae48d0c27661f4863ec21153ceb5ad8b2}} 
\index{Receive Status Vector Bit Masks@{Receive Status Vector Bit Masks}!RSV\_BYTE2\_RECEIVED\_OK@{RSV\_BYTE2\_RECEIVED\_OK}}
\index{RSV\_BYTE2\_RECEIVED\_OK@{RSV\_BYTE2\_RECEIVED\_OK}!Receive Status Vector Bit Masks@{Receive Status Vector Bit Masks}}
\subsubsection{\texorpdfstring{RSV\_BYTE2\_RECEIVED\_OK}{RSV\_BYTE2\_RECEIVED\_OK}}
{\footnotesize\ttfamily \#define R\+S\+V\+\_\+\+B\+Y\+T\+E2\+\_\+\+R\+E\+C\+E\+I\+V\+E\+D\+\_\+\+OK~0b10000000}

\mbox{\Hypertarget{group__rsv_bits_ga97efdc2e71e9580117ca7b7b38218224}\label{group__rsv_bits_ga97efdc2e71e9580117ca7b7b38218224}} 
\index{Receive Status Vector Bit Masks@{Receive Status Vector Bit Masks}!RSV\_BYTE3\_DRIBBLE\_NIBBLE@{RSV\_BYTE3\_DRIBBLE\_NIBBLE}}
\index{RSV\_BYTE3\_DRIBBLE\_NIBBLE@{RSV\_BYTE3\_DRIBBLE\_NIBBLE}!Receive Status Vector Bit Masks@{Receive Status Vector Bit Masks}}
\subsubsection{\texorpdfstring{RSV\_BYTE3\_DRIBBLE\_NIBBLE}{RSV\_BYTE3\_DRIBBLE\_NIBBLE}}
{\footnotesize\ttfamily \#define R\+S\+V\+\_\+\+B\+Y\+T\+E3\+\_\+\+D\+R\+I\+B\+B\+L\+E\+\_\+\+N\+I\+B\+B\+LE~0b00000100}

\mbox{\Hypertarget{group__rsv_bits_ga06f2e1468cb53ccaabf5f13d19881f77}\label{group__rsv_bits_ga06f2e1468cb53ccaabf5f13d19881f77}} 
\index{Receive Status Vector Bit Masks@{Receive Status Vector Bit Masks}!RSV\_BYTE3\_RECEIVED\_BROADCAST\_PACKET@{RSV\_BYTE3\_RECEIVED\_BROADCAST\_PACKET}}
\index{RSV\_BYTE3\_RECEIVED\_BROADCAST\_PACKET@{RSV\_BYTE3\_RECEIVED\_BROADCAST\_PACKET}!Receive Status Vector Bit Masks@{Receive Status Vector Bit Masks}}
\subsubsection{\texorpdfstring{RSV\_BYTE3\_RECEIVED\_BROADCAST\_PACKET}{RSV\_BYTE3\_RECEIVED\_BROADCAST\_PACKET}}
{\footnotesize\ttfamily \#define R\+S\+V\+\_\+\+B\+Y\+T\+E3\+\_\+\+R\+E\+C\+E\+I\+V\+E\+D\+\_\+\+B\+R\+O\+A\+D\+C\+A\+S\+T\+\_\+\+P\+A\+C\+K\+ET~0b00000010}

\mbox{\Hypertarget{group__rsv_bits_ga38e402fa239e391e46b28b5c6681dfe9}\label{group__rsv_bits_ga38e402fa239e391e46b28b5c6681dfe9}} 
\index{Receive Status Vector Bit Masks@{Receive Status Vector Bit Masks}!RSV\_BYTE3\_RECEIVED\_CONTROL\_FRAME@{RSV\_BYTE3\_RECEIVED\_CONTROL\_FRAME}}
\index{RSV\_BYTE3\_RECEIVED\_CONTROL\_FRAME@{RSV\_BYTE3\_RECEIVED\_CONTROL\_FRAME}!Receive Status Vector Bit Masks@{Receive Status Vector Bit Masks}}
\subsubsection{\texorpdfstring{RSV\_BYTE3\_RECEIVED\_CONTROL\_FRAME}{RSV\_BYTE3\_RECEIVED\_CONTROL\_FRAME}}
{\footnotesize\ttfamily \#define R\+S\+V\+\_\+\+B\+Y\+T\+E3\+\_\+\+R\+E\+C\+E\+I\+V\+E\+D\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+F\+R\+A\+ME~0b00001000}

\mbox{\Hypertarget{group__rsv_bits_ga8cd28365aea08543683d6477796fad4d}\label{group__rsv_bits_ga8cd28365aea08543683d6477796fad4d}} 
\index{Receive Status Vector Bit Masks@{Receive Status Vector Bit Masks}!RSV\_BYTE3\_RECEIVED\_MULTICAST\_PACKET@{RSV\_BYTE3\_RECEIVED\_MULTICAST\_PACKET}}
\index{RSV\_BYTE3\_RECEIVED\_MULTICAST\_PACKET@{RSV\_BYTE3\_RECEIVED\_MULTICAST\_PACKET}!Receive Status Vector Bit Masks@{Receive Status Vector Bit Masks}}
\subsubsection{\texorpdfstring{RSV\_BYTE3\_RECEIVED\_MULTICAST\_PACKET}{RSV\_BYTE3\_RECEIVED\_MULTICAST\_PACKET}}
{\footnotesize\ttfamily \#define R\+S\+V\+\_\+\+B\+Y\+T\+E3\+\_\+\+R\+E\+C\+E\+I\+V\+E\+D\+\_\+\+M\+U\+L\+T\+I\+C\+A\+S\+T\+\_\+\+P\+A\+C\+K\+ET~0b00000001}

\mbox{\Hypertarget{group__rsv_bits_ga79ecf389081d30616847cae6cb5b7a62}\label{group__rsv_bits_ga79ecf389081d30616847cae6cb5b7a62}} 
\index{Receive Status Vector Bit Masks@{Receive Status Vector Bit Masks}!RSV\_BYTE3\_RECEIVED\_PAUSE\_CONTROL\_FRAME@{RSV\_BYTE3\_RECEIVED\_PAUSE\_CONTROL\_FRAME}}
\index{RSV\_BYTE3\_RECEIVED\_PAUSE\_CONTROL\_FRAME@{RSV\_BYTE3\_RECEIVED\_PAUSE\_CONTROL\_FRAME}!Receive Status Vector Bit Masks@{Receive Status Vector Bit Masks}}
\subsubsection{\texorpdfstring{RSV\_BYTE3\_RECEIVED\_PAUSE\_CONTROL\_FRAME}{RSV\_BYTE3\_RECEIVED\_PAUSE\_CONTROL\_FRAME}}
{\footnotesize\ttfamily \#define R\+S\+V\+\_\+\+B\+Y\+T\+E3\+\_\+\+R\+E\+C\+E\+I\+V\+E\+D\+\_\+\+P\+A\+U\+S\+E\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+F\+R\+A\+ME~0b00010000}

\mbox{\Hypertarget{group__rsv_bits_ga1d598b4ddbd78ad09795a0f02845c85f}\label{group__rsv_bits_ga1d598b4ddbd78ad09795a0f02845c85f}} 
\index{Receive Status Vector Bit Masks@{Receive Status Vector Bit Masks}!RSV\_BYTE3\_RECEIVED\_UNKNOWN\_OPCODE@{RSV\_BYTE3\_RECEIVED\_UNKNOWN\_OPCODE}}
\index{RSV\_BYTE3\_RECEIVED\_UNKNOWN\_OPCODE@{RSV\_BYTE3\_RECEIVED\_UNKNOWN\_OPCODE}!Receive Status Vector Bit Masks@{Receive Status Vector Bit Masks}}
\subsubsection{\texorpdfstring{RSV\_BYTE3\_RECEIVED\_UNKNOWN\_OPCODE}{RSV\_BYTE3\_RECEIVED\_UNKNOWN\_OPCODE}}
{\footnotesize\ttfamily \#define R\+S\+V\+\_\+\+B\+Y\+T\+E3\+\_\+\+R\+E\+C\+E\+I\+V\+E\+D\+\_\+\+U\+N\+K\+N\+O\+W\+N\+\_\+\+O\+P\+C\+O\+DE~0b00100000}

\mbox{\Hypertarget{group__rsv_bits_gaa1c5e51e1fc7daa0180df5af3294177f}\label{group__rsv_bits_gaa1c5e51e1fc7daa0180df5af3294177f}} 
\index{Receive Status Vector Bit Masks@{Receive Status Vector Bit Masks}!RSV\_BYTE3\_RECEIVED\_VLAN@{RSV\_BYTE3\_RECEIVED\_VLAN}}
\index{RSV\_BYTE3\_RECEIVED\_VLAN@{RSV\_BYTE3\_RECEIVED\_VLAN}!Receive Status Vector Bit Masks@{Receive Status Vector Bit Masks}}
\subsubsection{\texorpdfstring{RSV\_BYTE3\_RECEIVED\_VLAN}{RSV\_BYTE3\_RECEIVED\_VLAN}}
{\footnotesize\ttfamily \#define R\+S\+V\+\_\+\+B\+Y\+T\+E3\+\_\+\+R\+E\+C\+E\+I\+V\+E\+D\+\_\+\+V\+L\+AN~0b01000000}

\mbox{\Hypertarget{group__rsv_bits_gaf4ae3b272d5eb92f8d38f183846445b3}\label{group__rsv_bits_gaf4ae3b272d5eb92f8d38f183846445b3}} 
\index{Receive Status Vector Bit Masks@{Receive Status Vector Bit Masks}!RSV\_BYTE3\_RUNT\_FILTER\_MATCH@{RSV\_BYTE3\_RUNT\_FILTER\_MATCH}}
\index{RSV\_BYTE3\_RUNT\_FILTER\_MATCH@{RSV\_BYTE3\_RUNT\_FILTER\_MATCH}!Receive Status Vector Bit Masks@{Receive Status Vector Bit Masks}}
\subsubsection{\texorpdfstring{RSV\_BYTE3\_RUNT\_FILTER\_MATCH}{RSV\_BYTE3\_RUNT\_FILTER\_MATCH}}
{\footnotesize\ttfamily \#define R\+S\+V\+\_\+\+B\+Y\+T\+E3\+\_\+\+R\+U\+N\+T\+\_\+\+F\+I\+L\+T\+E\+R\+\_\+\+M\+A\+T\+CH~0b10000000}

\mbox{\Hypertarget{group__rsv_bits_ga68476e62976ec265592a312ba2aefab1}\label{group__rsv_bits_ga68476e62976ec265592a312ba2aefab1}} 
\index{Receive Status Vector Bit Masks@{Receive Status Vector Bit Masks}!RSV\_BYTE4\_HASH\_FILTER\_MATCH@{RSV\_BYTE4\_HASH\_FILTER\_MATCH}}
\index{RSV\_BYTE4\_HASH\_FILTER\_MATCH@{RSV\_BYTE4\_HASH\_FILTER\_MATCH}!Receive Status Vector Bit Masks@{Receive Status Vector Bit Masks}}
\subsubsection{\texorpdfstring{RSV\_BYTE4\_HASH\_FILTER\_MATCH}{RSV\_BYTE4\_HASH\_FILTER\_MATCH}}
{\footnotesize\ttfamily \#define R\+S\+V\+\_\+\+B\+Y\+T\+E4\+\_\+\+H\+A\+S\+H\+\_\+\+F\+I\+L\+T\+E\+R\+\_\+\+M\+A\+T\+CH~0b00000010}

\mbox{\Hypertarget{group__rsv_bits_ga8fc9b8804e9cb35a7c8ae4b5bc5065c1}\label{group__rsv_bits_ga8fc9b8804e9cb35a7c8ae4b5bc5065c1}} 
\index{Receive Status Vector Bit Masks@{Receive Status Vector Bit Masks}!RSV\_BYTE4\_MAGIC\_PACKET\_FILTER\_MATCH@{RSV\_BYTE4\_MAGIC\_PACKET\_FILTER\_MATCH}}
\index{RSV\_BYTE4\_MAGIC\_PACKET\_FILTER\_MATCH@{RSV\_BYTE4\_MAGIC\_PACKET\_FILTER\_MATCH}!Receive Status Vector Bit Masks@{Receive Status Vector Bit Masks}}
\subsubsection{\texorpdfstring{RSV\_BYTE4\_MAGIC\_PACKET\_FILTER\_MATCH}{RSV\_BYTE4\_MAGIC\_PACKET\_FILTER\_MATCH}}
{\footnotesize\ttfamily \#define R\+S\+V\+\_\+\+B\+Y\+T\+E4\+\_\+\+M\+A\+G\+I\+C\+\_\+\+P\+A\+C\+K\+E\+T\+\_\+\+F\+I\+L\+T\+E\+R\+\_\+\+M\+A\+T\+CH~0b00000100}

\mbox{\Hypertarget{group__rsv_bits_ga27160ef6ffdcaa803c8ca26cb1c95499}\label{group__rsv_bits_ga27160ef6ffdcaa803c8ca26cb1c95499}} 
\index{Receive Status Vector Bit Masks@{Receive Status Vector Bit Masks}!RSV\_BYTE4\_NOT\_ME\_FILTER\_MATCH@{RSV\_BYTE4\_NOT\_ME\_FILTER\_MATCH}}
\index{RSV\_BYTE4\_NOT\_ME\_FILTER\_MATCH@{RSV\_BYTE4\_NOT\_ME\_FILTER\_MATCH}!Receive Status Vector Bit Masks@{Receive Status Vector Bit Masks}}
\subsubsection{\texorpdfstring{RSV\_BYTE4\_NOT\_ME\_FILTER\_MATCH}{RSV\_BYTE4\_NOT\_ME\_FILTER\_MATCH}}
{\footnotesize\ttfamily \#define R\+S\+V\+\_\+\+B\+Y\+T\+E4\+\_\+\+N\+O\+T\+\_\+\+M\+E\+\_\+\+F\+I\+L\+T\+E\+R\+\_\+\+M\+A\+T\+CH~0b00000001}

\mbox{\Hypertarget{group__rsv_bits_ga81251d8615bd5ed24a75cc03a4803e3f}\label{group__rsv_bits_ga81251d8615bd5ed24a75cc03a4803e3f}} 
\index{Receive Status Vector Bit Masks@{Receive Status Vector Bit Masks}!RSV\_BYTE4\_PATTERN\_MATCH\_FILTER\_MATCH@{RSV\_BYTE4\_PATTERN\_MATCH\_FILTER\_MATCH}}
\index{RSV\_BYTE4\_PATTERN\_MATCH\_FILTER\_MATCH@{RSV\_BYTE4\_PATTERN\_MATCH\_FILTER\_MATCH}!Receive Status Vector Bit Masks@{Receive Status Vector Bit Masks}}
\subsubsection{\texorpdfstring{RSV\_BYTE4\_PATTERN\_MATCH\_FILTER\_MATCH}{RSV\_BYTE4\_PATTERN\_MATCH\_FILTER\_MATCH}}
{\footnotesize\ttfamily \#define R\+S\+V\+\_\+\+B\+Y\+T\+E4\+\_\+\+P\+A\+T\+T\+E\+R\+N\+\_\+\+M\+A\+T\+C\+H\+\_\+\+F\+I\+L\+T\+E\+R\+\_\+\+M\+A\+T\+CH~0b00001000}

\mbox{\Hypertarget{group__rsv_bits_gab864c929aa2a7b2423d54ff554356355}\label{group__rsv_bits_gab864c929aa2a7b2423d54ff554356355}} 
\index{Receive Status Vector Bit Masks@{Receive Status Vector Bit Masks}!RSV\_BYTE4\_UNICAST\_FILTER\_MATCH@{RSV\_BYTE4\_UNICAST\_FILTER\_MATCH}}
\index{RSV\_BYTE4\_UNICAST\_FILTER\_MATCH@{RSV\_BYTE4\_UNICAST\_FILTER\_MATCH}!Receive Status Vector Bit Masks@{Receive Status Vector Bit Masks}}
\subsubsection{\texorpdfstring{RSV\_BYTE4\_UNICAST\_FILTER\_MATCH}{RSV\_BYTE4\_UNICAST\_FILTER\_MATCH}}
{\footnotesize\ttfamily \#define R\+S\+V\+\_\+\+B\+Y\+T\+E4\+\_\+\+U\+N\+I\+C\+A\+S\+T\+\_\+\+F\+I\+L\+T\+E\+R\+\_\+\+M\+A\+T\+CH~0b00010000}

