#-----------------------------------------------------------
# Vivado v2013.4 (64-bit)
# SW Build 353583 on Mon Dec  9 17:49:19 MST 2013
# IP Build 208076 on Mon Dec  2 12:38:17 MST 2013
# Start of session at: Fri Jul 11 08:32:01 2014
# Process ID: 1060
# Log file: C:/Users/Xilinx/Desktop/xup_test/lab2/lab2.runs/synth_1/uart_led.rds
# Journal file: C:/Users/Xilinx/Desktop/xup_test/lab2/lab2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
Attempting to get a license: Implementation
Feature available: Implementation
Loading parts and site information from C:/Xilinx/Vivado/2013.4/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source uart_led.tcl
# set_param gui.test TreeTableDev
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7z020clg484-1
# set_property target_language Verilog [current_project]
# set_property board em.avnet.com:zynq:zed:d [current_project]
# set_param project.compositeFile.enableAutoGeneration 0
# read_verilog {
#   C:/Users/Xilinx/Desktop/xup_test/lab2/lab2.srcs/sources_1/imports/lab2/uart_rx_ctl.v
#   C:/Users/Xilinx/Desktop/xup_test/lab2/lab2.srcs/sources_1/imports/lab2/meta_harden.v
#   C:/Users/Xilinx/Desktop/xup_test/lab2/lab2.srcs/sources_1/imports/lab2/uart_baud_gen.v
#   C:/Users/Xilinx/Desktop/xup_test/lab2/lab2.srcs/sources_1/imports/lab2/uart_rx.v
#   C:/Users/Xilinx/Desktop/xup_test/lab2/lab2.srcs/sources_1/imports/lab2/led_ctl.v
#   C:/Users/Xilinx/Desktop/xup_test/lab2/lab2.srcs/sources_1/imports/lab1/uart_led.v
# }
# read_xdc C:/Users/Xilinx/Desktop/xup_test/lab2/lab2.srcs/constrs_1/new/uart_led.xdc
# set_property used_in_implementation false [get_files C:/Users/Xilinx/Desktop/xup_test/lab2/lab2.srcs/constrs_1/new/uart_led.xdc]
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir C:/Users/Xilinx/Desktop/xup_test/lab2/lab2.data/wt [current_project]
# set_property parent.project_dir C:/Users/Xilinx/Desktop/xup_test/lab2 [current_project]
# synth_design -top uart_led -part xc7z020clg484-1
Command: synth_design -top uart_led -part xc7z020clg484-1

Starting synthesis...

Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:44 . Memory (MB): peak = 232.402 ; gain = 86.105
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'uart_led' [C:/Users/Xilinx/Desktop/xup_test/lab2/lab2.srcs/sources_1/imports/lab1/uart_led.v:25]
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CLOCK_RATE bound to: 100000000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'meta_harden' [C:/Users/Xilinx/Desktop/xup_test/lab2/lab2.srcs/sources_1/imports/lab2/meta_harden.v:27]
INFO: [Synth 8-256] done synthesizing module 'meta_harden' (1#1) [C:/Users/Xilinx/Desktop/xup_test/lab2/lab2.srcs/sources_1/imports/lab2/meta_harden.v:27]
INFO: [Synth 8-638] synthesizing module 'uart_rx' [C:/Users/Xilinx/Desktop/xup_test/lab2/lab2.srcs/sources_1/imports/lab2/uart_rx.v:37]
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CLOCK_RATE bound to: 100000000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'uart_baud_gen' [C:/Users/Xilinx/Desktop/xup_test/lab2/lab2.srcs/sources_1/imports/lab2/uart_baud_gen.v:35]
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CLOCK_RATE bound to: 100000000 - type: integer 
	Parameter OVERSAMPLE_RATE bound to: 1843200 - type: integer 
	Parameter DIVIDER bound to: 54 - type: integer 
	Parameter OVERSAMPLE_VALUE bound to: 53 - type: integer 
	Parameter CNT_WID bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_baud_gen' (2#1) [C:/Users/Xilinx/Desktop/xup_test/lab2/lab2.srcs/sources_1/imports/lab2/uart_baud_gen.v:35]
INFO: [Synth 8-638] synthesizing module 'uart_rx_ctl' [C:/Users/Xilinx/Desktop/xup_test/lab2/lab2.srcs/sources_1/imports/lab2/uart_rx_ctl.v:52]
	Parameter IDLE bound to: 2'b00 
	Parameter START bound to: 2'b01 
	Parameter DATA bound to: 2'b10 
	Parameter STOP bound to: 2'b11 
INFO: [Synth 8-4512] found unpartitioned construct node [C:/Users/Xilinx/Desktop/xup_test/lab2/lab2.srcs/sources_1/imports/lab2/uart_rx_ctl.v:109]
INFO: [Synth 8-256] done synthesizing module 'uart_rx_ctl' (3#1) [C:/Users/Xilinx/Desktop/xup_test/lab2/lab2.srcs/sources_1/imports/lab2/uart_rx_ctl.v:52]
INFO: [Synth 8-256] done synthesizing module 'uart_rx' (4#1) [C:/Users/Xilinx/Desktop/xup_test/lab2/lab2.srcs/sources_1/imports/lab2/uart_rx.v:37]
INFO: [Synth 8-638] synthesizing module 'led_ctl' [C:/Users/Xilinx/Desktop/xup_test/lab2/lab2.srcs/sources_1/imports/lab2/led_ctl.v:27]
INFO: [Synth 8-256] done synthesizing module 'led_ctl' (5#1) [C:/Users/Xilinx/Desktop/xup_test/lab2/lab2.srcs/sources_1/imports/lab2/led_ctl.v:27]
INFO: [Synth 8-256] done synthesizing module 'uart_led' (6#1) [C:/Users/Xilinx/Desktop/xup_test/lab2/lab2.srcs/sources_1/imports/lab1/uart_led.v:25]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:45 . Memory (MB): peak = 265.699 ; gain = 119.402
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
Loading clock regions from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from C:/Xilinx/Vivado/2013.4/data\./parts/xilinx/zynq/IOStandards.xml

Processing XDC Constraints
Parsing XDC File [C:/Users/Xilinx/Desktop/xup_test/lab2/lab2.srcs/constrs_1/new/uart_led.xdc]
Finished Parsing XDC File [C:/Users/Xilinx/Desktop/xup_test/lab2/lab2.srcs/constrs_1/new/uart_led.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Xilinx/Desktop/xup_test/lab2/lab2.srcs/constrs_1/new/uart_led.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [C:/Users/Xilinx/Desktop/xup_test/lab2/lab2.runs/synth_1/.Xil/uart_led_propImpl.xdc].
Resolution: To avoid this message, exclude constraints listed in [C:/Users/Xilinx/Desktop/xup_test/lab2/lab2.runs/synth_1/.Xil/uart_led_propImpl.xdc] from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.


---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:01:02 . Memory (MB): peak = 485.129 ; gain = 338.832
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished RTL Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:01:02 . Memory (MB): peak = 485.129 ; gain = 338.832
---------------------------------------------------------------------------------


Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:38 ; elapsed = 00:01:17 . Memory (MB): peak = 553.492 ; gain = 407.195
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     

---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module uart_led 
Detailed RTL Component Info : 
Module meta_harden 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module uart_baud_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module uart_rx_ctl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 7     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module uart_rx 
Detailed RTL Component Info : 
Module led_ctl 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     

---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\uart_rx_i0/uart_rx_ctl_i0/frm_err_reg ) is unused and will be removed from module uart_led.
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:01:17 . Memory (MB): peak = 553.496 ; gain = 407.199
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:01:17 . Memory (MB): peak = 584.895 ; gain = 438.598
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:01:18 . Memory (MB): peak = 584.895 ; gain = 438.598
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:01:18 . Memory (MB): peak = 584.895 ; gain = 438.598
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:01:18 . Memory (MB): peak = 584.895 ; gain = 438.598
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
Gated Clock Conversion mode: off
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:01:18 . Memory (MB): peak = 584.895 ; gain = 438.598
---------------------------------------------------------------------------------


Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+

---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:01:18 . Memory (MB): peak = 584.895 ; gain = 438.598
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:01:18 . Memory (MB): peak = 584.895 ; gain = 438.598
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     2|
|4     |LUT3 |    13|
|5     |LUT4 |     7|
|6     |LUT5 |    14|
|7     |LUT6 |    19|
|8     |FDRE |    44|
|9     |FDSE |     4|
|10    |IBUF |     4|
|11    |OBUF |     8|
+------+-----+------+

Report Instance Areas: 
+------+------------------------+--------------+------+
|      |Instance                |Module        |Cells |
+------+------------------------+--------------+------+
|1     |top                     |              |   117|
|2     |  meta_harden_btn_i0    |meta_harden   |     2|
|3     |  led_ctl_i0            |led_ctl       |    25|
|4     |  uart_rx_i0            |uart_rx       |    75|
|5     |    meta_harden_rxd_i0  |meta_harden_1 |     2|
|6     |    uart_baud_gen_rx_i0 |uart_baud_gen |    14|
|7     |    uart_rx_ctl_i0      |uart_rx_ctl   |    59|
|8     |  meta_harden_rst_i0    |meta_harden_0 |     2|
+------+------------------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:01:18 . Memory (MB): peak = 584.895 ; gain = 438.598
---------------------------------------------------------------------------------

Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Complete : Time (s): cpu = 00:00:39 ; elapsed = 00:01:19 . Memory (MB): peak = 584.895 ; gain = 438.598
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:57 ; elapsed = 00:01:10 . Memory (MB): peak = 974.582 ; gain = 790.246
# write_checkpoint uart_led.dcp
INFO: [Timing 38-35] Done setting XDC timing constraints.
# report_utilization -file uart_led_utilization_synth.rpt -pb uart_led_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 974.582 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Jul 11 08:33:43 2014...
