-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.3d/815731 Production Release                     
-- Build Date:               Wed Apr 24 14:54:19 PDT 2019                        
                                                                                 
-- Generated by:             695r48@cparch23.ecn.purdue.edu                      
-- Generated date:           Tue Nov 09 14:58:01 EST 2021                        

Solution Settings: fir.v6
  Current state: extract
  Project: Catapult
  
  Design Input Files Specified
    $PROJECT_HOME/fir_inc.h
      $MGC_HOME/shared/include/ac_fixed.h
        $MGC_HOME/shared/include/ac_int.h
    $PROJECT_HOME/fir.cpp
      $PROJECT_HOME/fir_inc.h
        $MGC_HOME/shared/include/ac_fixed.h
          $MGC_HOME/shared/include/ac_int.h
  
  Processes/Blocks in Design
    Process       Real Operation(s) count Latency Throughput Reset Length II Comments 
    ------------- ----------------------- ------- ---------- ------------ -- --------
    /fir/core                          32      48         50            0  0          
    Design Total:                      32      48         50            0  0          
    
  Bill Of Materials (Datapath)
    Component Name                        Area Score Area(DSP) Area(LUTs) Delay Post Alloc Post Assign 
    ------------------------------------- ---------- --------- ---------- ----- ---------- -----------
    [Lib: Altera_DIST]                                                                                 
    DIST_1R1W_RBW_rport(1,16,5,32,32,16)       0.000     0.000      0.000 2.000          1           0 
    DIST_1R1W_RBW_rwport(1,16,5,32,32,16)      0.000     0.000      0.000 2.000          1           0 
    [Lib: ccs_ioport]                                                                                  
    ccs_in(2,16)                               0.000     0.000      0.000 0.000          1           1 
    ccs_out(3,16)                              0.000     0.000      0.000 0.000          1           1 
    [Lib: mgc_Altera-Cyclone-V-6_beh]                                                                  
    mgc_add(30,0,30,0,30)                     17.000     0.000     17.000 2.548          6           4 
    mgc_add(4,0,1,0,4)                         4.000     0.000      4.000 1.540          0           2 
    mgc_add(4,0,1,0,5)                         4.000     0.000      4.000 1.540          0           1 
    mgc_add(4,0,2,1,4)                         4.000     0.000      4.000 1.551          2           0 
    mgc_add(4,0,2,1,5)                         4.000     0.000      4.000 1.605          1           0 
    mgc_and(1,2)                               0.354     0.000      0.354 1.279          0           2 
    mgc_and(1,3)                               0.559     0.000      0.559 1.279          0           8 
    mgc_and(1,4)                               0.764     0.000      0.764 1.279          0           4 
    mgc_and(1,5)                               0.969     0.000      0.969 1.279          0           8 
    mgc_and(30,2)                             10.631     0.000     10.631 1.279          0           1 
    mgc_and(4,2)                               1.417     0.000      1.417 1.279          0           1 
    mgc_mul(16,1,16,1,30)                    310.000     1.000      0.000 4.600          1           2 
    mgc_mux(16,1,2)                            8.135     0.000      8.135 1.312          0           1 
    mgc_mux(16,4,16)                          82.034     0.000     82.034 2.461          6           2 
    mgc_mux(30,1,2)                           15.254     0.000     15.254 1.312          0           2 
    mgc_mux1hot(16,4)                         20.898     0.000     20.898 1.687          0           1 
    mgc_mux1hot(16,5)                         27.673     0.000     27.673 1.844          0           4 
    mgc_mux1hot(4,3)                           3.531     0.000      3.531 1.485          0           1 
    mgc_nor(1,2)                               0.354     0.000      0.354 1.268          0           4 
    mgc_nor(1,3)                               0.559     0.000      0.559 1.268          0           4 
    mgc_not(1)                                 0.000     0.000      0.000 0.000          0          67 
    mgc_or(1,2)                                0.354     0.000      0.354 1.268          0           6 
    mgc_or(1,3)                                0.559     0.000      0.559 1.268          0           4 
    mgc_or(1,4)                                0.764     0.000      0.764 1.268          0           1 
    mgc_or(1,6)                                1.174     0.000      1.174 1.487          0           1 
    mgc_reg_pos(1,0,0,1,1,0,0)                 0.000     0.000      0.000 0.000          0           1 
    mgc_reg_pos(16,0,0,1,1,0,0)                0.000     0.000      0.000 0.000          0           1 
    mgc_reg_pos(16,0,0,1,1,1,1)                0.000     0.000      0.000 0.000          0          68 
    mgc_reg_pos(30,0,0,1,1,0,0)                0.000     0.000      0.000 0.000          0           1 
    mgc_reg_pos(30,0,0,1,1,1,1)                0.000     0.000      0.000 0.000          0           3 
    mgc_reg_pos(4,0,0,1,1,1,1)                 0.000     0.000      0.000 0.000          0           3 
    mgc_reg_pos(5,0,0,1,1,1,1)                 0.000     0.000      0.000 0.000          0           1 
    [Lib: mgc_ioport]                                                                                  
    mgc_io_sync(0)                             0.000     0.000      0.000 0.000          3           3 
                                                                                                       
    TOTAL AREA (After Assignment):          1075.829     2.000    456.000                              
    
  C++ to RTL Interface Mappings
    C++ Field RTL Range RTL Range Expression Expression Limits 
    --------- --------- -------------------- -----------------
    
  Area Scores
                      Post-Scheduling   Post-DP & FSM Post-Assignment 
    ----------------- --------------- --------------- ---------------
    Total Area Score:    916.2          3113.1          1075.8        
    Total Reg:             0.0             0.0             0.0        
                                                                      
    DataPath:            916.2 (100%)   3113.1 (100%)   1075.8 (100%) 
      MUX:               492.2  (54%)   1149.5  (37%)    337.8  (31%) 
      FUNC:              424.0  (46%)   1940.0  (62%)    700.0  (65%) 
      LOGIC:               0.0            23.6   (1%)     38.0   (4%) 
      BUFFER:              0.0             0.0             0.0        
      MEM:                 0.0             0.0             0.0        
      ROM:                 0.0             0.0             0.0        
      REG:                 0.0             0.0             0.0        
                                                                      
    
    FSM:                   0.0             0.0             0.0        
      FSM-REG:             0.0             0.0             0.0        
      FSM-COMB:            0.0             0.0             0.0        
                                                                      
    
  Register-to-Variable Mappings
    Register                        Size(bits) Gated Register CG Opt Done Variables                                             
    ------------------------------- ---------- -------------- ----------- -----------------------------------------------------
    MAC-1:mul.itm                           30                            MAC-1:mul.itm                                         
                                                                          MAC-3:mul.itm                                         
                                                                          MAC-5:mul.itm                                         
    MAC-2:mul.itm                           30         Y           Y      MAC-2:mul.itm                                         
                                                                          MAC-4:mul.itm                                         
                                                                          MAC-6:mul.itm                                         
    MAC:acc#4.itm                           30         Y           Y      MAC:acc#4.itm                                         
    acc(32:3)#1.sva                         30         Y           Y      acc(32:3)#1.sva                                       
                                                                          acc(32:3)#3.sva                                       
    MAC-1:MAC:mux.itm                       16         Y           Y      MAC-1:MAC:mux.itm                                     
    MAC-2:MAC:mux.itm                       16                            MAC-2:MAC:mux.itm                                     
    MAC-3:MAC:mux.itm                       16         Y           Y      MAC-3:MAC:mux.itm                                     
    MAC-4:MAC:mux.itm                       16         Y           Y      MAC-4:MAC:mux.itm                                     
    MAC-5:MAC:mux.itm                       16         Y           Y      MAC-5:MAC:mux.itm                                     
    MAC-6:MAC:mux.itm                       16         Y           Y      MAC-6:MAC:mux.itm                                     
    out1:rsci.idat                          16         Y           Y      out1:rsci.idat                                        
    regs(0).sva                             16         Y           Y      regs(0).sva                                           
    regs(0).sva#1                           16         Y           Y      regs(0).sva#1                                         
    regs(1).sva                             16         Y           Y      regs(1).sva                                           
    regs(1).sva#1                           16         Y           Y      regs(1).sva#1                                         
    regs(10).sva                            16         Y           Y      regs(10).sva                                          
    regs(10).sva#1                          16         Y           Y      regs(10).sva#1                                        
    regs(11).sva                            16         Y           Y      regs(11).sva                                          
    regs(11).sva#1                          16         Y           Y      regs(11).sva#1                                        
    regs(12).sva                            16         Y           Y      regs(12).sva                                          
    regs(12).sva#1                          16         Y           Y      regs(12).sva#1                                        
    regs(13).sva                            16         Y           Y      regs(13).sva                                          
    regs(13).sva#1                          16         Y           Y      regs(13).sva#1                                        
    regs(14).sva                            16         Y           Y      regs(14).sva                                          
    regs(14).sva#1                          16         Y           Y      regs(14).sva#1                                        
    regs(15).sva                            16         Y           Y      regs(15).sva                                          
    regs(15).sva#1                          16         Y           Y      regs(15).sva#1                                        
    regs(16).sva                            16         Y           Y      regs(16).sva                                          
    regs(16).sva#1                          16         Y           Y      regs(16).sva#1                                        
    regs(17).sva                            16         Y           Y      regs(17).sva                                          
    regs(17).sva#1                          16         Y           Y      regs(17).sva#1                                        
    regs(18).sva                            16         Y           Y      regs(18).sva                                          
    regs(18).sva#1                          16         Y           Y      regs(18).sva#1                                        
    regs(19).sva                            16         Y           Y      regs(19).sva                                          
    regs(19).sva#1                          16         Y           Y      regs(19).sva#1                                        
    regs(2).sva                             16         Y           Y      regs(2).sva                                           
    regs(2).sva#1                           16         Y           Y      regs(2).sva#1                                         
    regs(20).sva                            16         Y           Y      regs(20).sva                                          
    regs(20).sva#1                          16         Y           Y      regs(20).sva#1                                        
    regs(21).sva                            16         Y           Y      regs(21).sva                                          
    regs(21).sva#1                          16         Y           Y      regs(21).sva#1                                        
    regs(22).sva                            16         Y           Y      regs(22).sva                                          
    regs(22).sva#1                          16         Y           Y      regs(22).sva#1                                        
    regs(23).sva                            16         Y           Y      regs(23).sva                                          
    regs(23).sva#1                          16         Y           Y      regs(23).sva#1                                        
    regs(24).sva                            16         Y           Y      regs(24).sva                                          
    regs(24).sva#1                          16         Y           Y      regs(24).sva#1                                        
    regs(25).sva                            16         Y           Y      regs(25).sva                                          
    regs(25).sva#1                          16         Y           Y      regs(25).sva#1                                        
    regs(26).sva                            16         Y           Y      regs(26).sva                                          
    regs(26).sva#1                          16         Y           Y      regs(26).sva#1                                        
    regs(27).sva                            16         Y           Y      regs(27).sva                                          
    regs(27).sva#1                          16         Y           Y      regs(27).sva#1                                        
    regs(28).sva                            16         Y           Y      regs(28).sva                                          
    regs(28).sva#1                          16         Y           Y      regs(28).sva#1                                        
    regs(29).sva                            16         Y           Y      regs(29).sva                                          
    regs(29).sva#1                          16         Y           Y      regs(29).sva#1                                        
    regs(3).sva                             16         Y           Y      regs(3).sva                                           
    regs(3).sva#1                           16         Y           Y      regs(3).sva#1                                         
    regs(30).sva                            16         Y           Y      regs(30).sva                                          
    regs(30).sva#1                          16         Y           Y      regs(30).sva#1                                        
    regs(4).sva                             16         Y           Y      regs(4).sva                                           
    regs(4).sva#1                           16         Y           Y      regs(4).sva#1                                         
    regs(5).sva                             16         Y           Y      regs(5).sva                                           
    regs(5).sva#1                           16         Y           Y      regs(5).sva#1                                         
    regs(6).sva                             16         Y           Y      regs(6).sva                                           
    regs(6).sva#1                           16         Y           Y      regs(6).sva#1                                         
    regs(7).sva                             16         Y           Y      regs(7).sva                                           
    regs(7).sva#1                           16         Y           Y      regs(7).sva#1                                         
    regs(8).sva                             16         Y           Y      regs(8).sva                                           
    regs(8).sva#1                           16         Y           Y      regs(8).sva#1                                         
    regs(9).sva                             16         Y           Y      regs(9).sva                                           
    regs(9).sva#1                           16         Y           Y      regs(9).sva#1                                         
    MAC:slc(MAC-2:MAC:acc.psp.sva            5         Y           Y      MAC:slc(MAC-2:MAC:acc.psp.sva                         
    MAC:i(4:1).sva                           4         Y           Y      MAC:i(4:1).sva                                        
    MAC:slc(MAC-4:MAC:acc.psp.sva            4         Y           Y      MAC:slc(MAC-4:MAC:acc.psp.sva                         
    MAC:slc(MAC-6:MAC:acc.itm                4         Y           Y      MAC:slc(MAC-6:MAC:acc.itm                             
    reg(out1:rsc.triosy:obj.ld).cse          1                            reg(out1:rsc.triosy:obj.ld).cse                       
                                                                                                                                
    Total:                                1242           1195        1195 (Total Gating Ratio: 0.96, CG Opt Gating Ratio: 0.96) 
    
  Timing Report
    Critical Path
      Max Delay:  10.23637
      Slack:      -0.23637000000000086
      
      Path                                                                            Startpoint                  Endpoint                  Delay   Slack   
      ------------------------------------------------------------------------------- --------------------------- ------------------------- ------- -------
      1                                                                               fir:core/reg(MAC-1:mul)     fir:core/reg(acc(32:3)#1) 10.2364 -0.2364 
                                                                                                                                                            
        Instance                                                                      Component                                             Delta   Delay   
        --------                                                                      ---------                                             -----   -----   
        fir:core/reg(MAC-1:mul)                                                       mgc_reg_pos_30_0_0_1_1_0_0                            0.0000  0.0000  
        fir:core/MAC-1:mul.itm                                                                                                              0.0000  0.0000  
        fir:core/MAC:acc#6                                                            mgc_addc_30_0_30_0_30                                 2.5484  2.5484  
        fir:core/MAC:acc:mx0w0                                                                                                              0.0000  2.5484  
        fir:core/MAC:acc#5                                                            mgc_addc_30_0_30_0_30                                 2.5484  5.0969  
        fir:core/MAC:acc#5.itm                                                                                                              0.0000  5.0969  
        fir:core/MAC-6:acc#1                                                          mgc_addc_30_0_30_0_30                                 2.5484  7.6453  
        fir:core/MAC-6:acc#1.itm                                                                                                            0.0000  7.6453  
        fir:core/acc:mux                                                              mgc_mux_30_1_2                                        1.3121  8.9574  
        fir:core/acc:mux.itm                                                                                                                0.0000  8.9574  
        fir:core/acc:acc:and                                                          mgc_and_30_2                                          1.2790  10.2364 
        fir:core/acc:acc:and.itm                                                                                                            0.0000  10.2364 
        fir:core/reg(acc(32:3)#1)                                                     mgc_reg_pos_30_0_0_1_1_1_1                            0.0000  10.2364 
                                                                                                                                                            
      2                                                                               fir:core/reg(MAC-2:mul)     fir:core/reg(acc(32:3)#1) 10.2364 -0.2364 
                                                                                                                                                            
        Instance                                                                      Component                                             Delta   Delay   
        --------                                                                      ---------                                             -----   -----   
        fir:core/reg(MAC-2:mul)                                                       mgc_reg_pos_30_0_0_1_1_1_1                            0.0000  0.0000  
        fir:core/MAC-2:mul.itm                                                                                                              0.0000  0.0000  
        fir:core/MAC:acc#6                                                            mgc_addc_30_0_30_0_30                                 2.5484  2.5484  
        fir:core/MAC:acc:mx0w0                                                                                                              0.0000  2.5484  
        fir:core/MAC:acc#5                                                            mgc_addc_30_0_30_0_30                                 2.5484  5.0969  
        fir:core/MAC:acc#5.itm                                                                                                              0.0000  5.0969  
        fir:core/MAC-6:acc#1                                                          mgc_addc_30_0_30_0_30                                 2.5484  7.6453  
        fir:core/MAC-6:acc#1.itm                                                                                                            0.0000  7.6453  
        fir:core/acc:mux                                                              mgc_mux_30_1_2                                        1.3121  8.9574  
        fir:core/acc:mux.itm                                                                                                                0.0000  8.9574  
        fir:core/acc:acc:and                                                          mgc_and_30_2                                          1.2790  10.2364 
        fir:core/acc:acc:and.itm                                                                                                            0.0000  10.2364 
        fir:core/reg(acc(32:3)#1)                                                     mgc_reg_pos_30_0_0_1_1_1_1                            0.0000  10.2364 
                                                                                                                                                            
      3                                                                               fir/coeffs:rsc.q            fir:core/reg(MAC-1:mul)   7.9121  2.0879  
                                                                                                                                                            
        Instance                                                                      Component                                             Delta   Delay   
        --------                                                                      ---------                                             -----   -----   
        fir/coeffs:rsc.q                                                                                                                    2.0000  2.0000  
        fir:Altera_DIST.DIST_1R1W_RBW_rport(1,16,5,32,32,16)gen/q                                                                           0.0000  2.0000  
        fir:Altera_DIST.DIST_1R1W_RBW_rport(1,16,5,32,32,16)gen/coeffs:wrs(q_d)(15-0)                                                       0.0000  2.0000  
        fir:Altera_DIST.DIST_1R1W_RBW_rport(1,16,5,32,32,16)gen/q_d                                                                         0.0000  2.0000  
        fir/coeffs:rsci.q_d                                                                                                                 0.0000  2.0000  
        fir:core/coeffs:rsci.q_d                                                                                                            0.0000  2.0000  
        fir:core/MAC:asn#120                                                                                                                0.0000  2.0000  
        fir:core/MAC:asn#120.itm                                                                                                            0.0000  2.0000  
        fir:core/MAC-1:mul:rg                                                         mgc_mul_16_1_16_1_30                                  4.6000  6.6000  
        fir:core/z.out#1                                                                                                                    0.0000  6.6000  
        fir:core/MAC:MAC:mux                                                          mgc_mux_30_1_2                                        1.3121  7.9121  
        fir:core/MAC:MAC:mux.itm                                                                                                            0.0000  7.9121  
        fir:core/reg(MAC-1:mul)                                                       mgc_reg_pos_30_0_0_1_1_0_0                            0.0000  7.9121  
                                                                                                                                                            
      4                                                                               fir/coeffs:rsc.q            fir:core/reg(MAC-1:mul)   7.9121  2.0879  
                                                                                                                                                            
        Instance                                                                      Component                                             Delta   Delay   
        --------                                                                      ---------                                             -----   -----   
        fir/coeffs:rsc.q                                                                                                                    2.0000  2.0000  
        fir:Altera_DIST.DIST_1R1W_RBW_rport(1,16,5,32,32,16)gen/q                                                                           0.0000  2.0000  
        fir:Altera_DIST.DIST_1R1W_RBW_rport(1,16,5,32,32,16)gen/coeffs:wrs(q_d)(15-0)                                                       0.0000  2.0000  
        fir:Altera_DIST.DIST_1R1W_RBW_rport(1,16,5,32,32,16)gen/q_d                                                                         0.0000  2.0000  
        fir/coeffs:rsci.q_d                                                                                                                 0.0000  2.0000  
        fir:core/coeffs:rsci.q_d                                                                                                            0.0000  2.0000  
        fir:core/MAC:asn#119                                                                                                                0.0000  2.0000  
        fir:core/MAC:asn#119.itm                                                                                                            0.0000  2.0000  
        fir:core/MAC-2:mul:rg                                                         mgc_mul_16_1_16_1_30                                  4.6000  6.6000  
        fir:core/z.out                                                                                                                      0.0000  6.6000  
        fir:core/MAC:MAC:mux                                                          mgc_mux_30_1_2                                        1.3121  7.9121  
        fir:core/MAC:MAC:mux.itm                                                                                                            0.0000  7.9121  
        fir:core/reg(MAC-1:mul)                                                       mgc_reg_pos_30_0_0_1_1_0_0                            0.0000  7.9121  
                                                                                                                                                            
      5                                                                               fir:core/reg(acc(32:3)#1)   fir:core/reg(acc(32:3)#1) 7.6879  2.3121  
                                                                                                                                                            
        Instance                                                                      Component                                             Delta   Delay   
        --------                                                                      ---------                                             -----   -----   
        fir:core/reg(acc(32:3)#1)                                                     mgc_reg_pos_30_0_0_1_1_1_1                            0.0000  0.0000  
        fir:core/acc(32:3)#1.sva                                                                                                            0.0000  0.0000  
        fir:core/MAC:acc#5                                                            mgc_addc_30_0_30_0_30                                 2.5484  2.5484  
        fir:core/MAC:acc#5.itm                                                                                                              0.0000  2.5484  
        fir:core/MAC-6:acc#1                                                          mgc_addc_30_0_30_0_30                                 2.5484  5.0969  
        fir:core/MAC-6:acc#1.itm                                                                                                            0.0000  5.0969  
        fir:core/acc:mux                                                              mgc_mux_30_1_2                                        1.3121  6.4090  
        fir:core/acc:mux.itm                                                                                                                0.0000  6.4090  
        fir:core/acc:acc:and                                                          mgc_and_30_2                                          1.2790  7.6879  
        fir:core/acc:acc:and.itm                                                                                                            0.0000  7.6879  
        fir:core/reg(acc(32:3)#1)                                                     mgc_reg_pos_30_0_0_1_1_1_1                            0.0000  7.6879  
                                                                                                                                                            
      6                                                                               fir:core/reg(MAC-1:mul)     fir:core/reg(acc(32:3)#1) 7.6879  2.3121  
                                                                                                                                                            
        Instance                                                                      Component                                             Delta   Delay   
        --------                                                                      ---------                                             -----   -----   
        fir:core/reg(MAC-1:mul)                                                       mgc_reg_pos_30_0_0_1_1_0_0                            0.0000  0.0000  
        fir:core/MAC-1:mul.itm                                                                                                              0.0000  0.0000  
        fir:core/MAC:acc#6                                                            mgc_addc_30_0_30_0_30                                 2.5484  2.5484  
        fir:core/MAC:acc:mx0w0                                                                                                              0.0000  2.5484  
        fir:core/MAC-2:acc#1                                                          mgc_addc_30_0_30_0_30                                 2.5484  5.0969  
        fir:core/acc(32:3)#3.sva#1                                                                                                          0.0000  5.0969  
        fir:core/acc:mux                                                              mgc_mux_30_1_2                                        1.3121  6.4090  
        fir:core/acc:mux.itm                                                                                                                0.0000  6.4090  
        fir:core/acc:acc:and                                                          mgc_and_30_2                                          1.2790  7.6879  
        fir:core/acc:acc:and.itm                                                                                                            0.0000  7.6879  
        fir:core/reg(acc(32:3)#1)                                                     mgc_reg_pos_30_0_0_1_1_1_1                            0.0000  7.6879  
                                                                                                                                                            
      7                                                                               fir:core/reg(MAC-2:mul)     fir:core/reg(acc(32:3)#1) 7.6879  2.3121  
                                                                                                                                                            
        Instance                                                                      Component                                             Delta   Delay   
        --------                                                                      ---------                                             -----   -----   
        fir:core/reg(MAC-2:mul)                                                       mgc_reg_pos_30_0_0_1_1_1_1                            0.0000  0.0000  
        fir:core/MAC-2:mul.itm                                                                                                              0.0000  0.0000  
        fir:core/MAC:acc#6                                                            mgc_addc_30_0_30_0_30                                 2.5484  2.5484  
        fir:core/MAC:acc:mx0w0                                                                                                              0.0000  2.5484  
        fir:core/MAC-2:acc#1                                                          mgc_addc_30_0_30_0_30                                 2.5484  5.0969  
        fir:core/acc(32:3)#3.sva#1                                                                                                          0.0000  5.0969  
        fir:core/acc:mux                                                              mgc_mux_30_1_2                                        1.3121  6.4090  
        fir:core/acc:mux.itm                                                                                                                0.0000  6.4090  
        fir:core/acc:acc:and                                                          mgc_and_30_2                                          1.2790  7.6879  
        fir:core/acc:acc:and.itm                                                                                                            0.0000  7.6879  
        fir:core/reg(acc(32:3)#1)                                                     mgc_reg_pos_30_0_0_1_1_1_1                            0.0000  7.6879  
                                                                                                                                                            
      8                                                                               fir:core/reg(MAC-2:MAC:mux) fir:core/reg(MAC-1:mul)   7.5993  2.4007  
                                                                                                                                                            
        Instance                                                                      Component                                             Delta   Delay   
        --------                                                                      ---------                                             -----   -----   
        fir:core/reg(MAC-2:MAC:mux)                                                   mgc_reg_pos_16_0_0_1_1_0_0                            0.0000  0.0000  
        fir:core/MAC-2:MAC:mux.itm                                                                                                          0.0000  0.0000  
        fir:core/MAC:mux1h#26                                                         mgc_mux1hot_16_4                                      1.6872  1.6872  
        fir:core/MAC:mux1h#26.itm                                                                                                           0.0000  1.6872  
        fir:core/MAC-2:mul:rg                                                         mgc_mul_16_1_16_1_30                                  4.6000  6.2872  
        fir:core/z.out                                                                                                                      0.0000  6.2872  
        fir:core/MAC:MAC:mux                                                          mgc_mux_30_1_2                                        1.3121  7.5993  
        fir:core/MAC:MAC:mux.itm                                                                                                            0.0000  7.5993  
        fir:core/reg(MAC-1:mul)                                                       mgc_reg_pos_30_0_0_1_1_0_0                            0.0000  7.5993  
                                                                                                                                                            
      9                                                                               fir:core/reg(MAC-4:MAC:mux) fir:core/reg(MAC-1:mul)   7.5993  2.4007  
                                                                                                                                                            
        Instance                                                                      Component                                             Delta   Delay   
        --------                                                                      ---------                                             -----   -----   
        fir:core/reg(MAC-4:MAC:mux)                                                   mgc_reg_pos_16_0_0_1_1_1_1                            0.0000  0.0000  
        fir:core/MAC-4:MAC:mux.itm                                                                                                          0.0000  0.0000  
        fir:core/MAC:mux1h#26                                                         mgc_mux1hot_16_4                                      1.6872  1.6872  
        fir:core/MAC:mux1h#26.itm                                                                                                           0.0000  1.6872  
        fir:core/MAC-2:mul:rg                                                         mgc_mul_16_1_16_1_30                                  4.6000  6.2872  
        fir:core/z.out                                                                                                                      0.0000  6.2872  
        fir:core/MAC:MAC:mux                                                          mgc_mux_30_1_2                                        1.3121  7.5993  
        fir:core/MAC:MAC:mux.itm                                                                                                            0.0000  7.5993  
        fir:core/reg(MAC-1:mul)                                                       mgc_reg_pos_30_0_0_1_1_0_0                            0.0000  7.5993  
                                                                                                                                                            
      10                                                                              fir:core/reg(MAC-6:MAC:mux) fir:core/reg(MAC-1:mul)   7.5993  2.4007  
                                                                                                                                                            
        Instance                                                                      Component                                             Delta   Delay   
        --------                                                                      ---------                                             -----   -----   
        fir:core/reg(MAC-6:MAC:mux)                                                   mgc_reg_pos_16_0_0_1_1_1_1                            0.0000  0.0000  
        fir:core/MAC-6:MAC:mux.itm                                                                                                          0.0000  0.0000  
        fir:core/MAC:mux1h#26                                                         mgc_mux1hot_16_4                                      1.6872  1.6872  
        fir:core/MAC:mux1h#26.itm                                                                                                           0.0000  1.6872  
        fir:core/MAC-2:mul:rg                                                         mgc_mul_16_1_16_1_30                                  4.6000  6.2872  
        fir:core/z.out                                                                                                                      0.0000  6.2872  
        fir:core/MAC:MAC:mux                                                          mgc_mux_30_1_2                                        1.3121  7.5993  
        fir:core/MAC:MAC:mux.itm                                                                                                            0.0000  7.5993  
        fir:core/reg(MAC-1:mul)                                                       mgc_reg_pos_30_0_0_1_1_0_0                            0.0000  7.5993  
                                                                                                                                                            
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 10.0
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                                Port                                    Slack (Delay) Messages                
      --------------------------------------- ------------------------------------- ------- ------- -----------------------
      fir:core/reg(acc(32:3)#1)               acc:acc:and.itm                       -0.2364 10.2364 (clock period exceeded) 
      fir:core/reg(out1:rsci.idat)            acc:slc(acc(32:3)#3.sva#1)(29-14).itm  4.9031  5.0969                         
      fir:core/reg(MAC:i(4:1))                MAC:i:MAC:i:MAC:i:and.itm              8.7210  1.2790                         
      fir:core/reg(regs(0))                   regs(0).sva#1                          7.5389  2.4611                         
      fir:core/reg(regs(6))                   regs(6).sva#1                         10.0000  0.0000                         
      fir:core/reg(regs(12))                  regs(12).sva#1                        10.0000  0.0000                         
      fir:core/reg(regs(18))                  regs(18).sva#1                        10.0000  0.0000                         
      fir:core/reg(regs(24))                  regs(24).sva#1                        10.0000  0.0000                         
      fir:core/reg(regs(30))                  regs(30).sva#1                        10.0000  0.0000                         
      fir:core/reg(regs(0))#1                 in1:rsci.idat                         10.0000  0.0000                         
      fir:core/reg(regs(5))                   regs(5).sva#1                         10.0000  0.0000                         
      fir:core/reg(regs(11))                  regs(11).sva#1                        10.0000  0.0000                         
      fir:core/reg(regs(17))                  regs(17).sva#1                        10.0000  0.0000                         
      fir:core/reg(regs(23))                  regs(23).sva#1                        10.0000  0.0000                         
      fir:core/reg(regs(29))                  regs(29).sva#1                        10.0000  0.0000                         
      fir:core/reg(out1:rsc.triosy:obj.ld)    reg(out1:out1:and.cse                  8.7210  1.2790                         
      fir:core/reg(regs(2))                   regs(2).sva#1                         10.0000  0.0000                         
      fir:core/reg(regs(8))                   regs(8).sva#1                         10.0000  0.0000                         
      fir:core/reg(regs(14))                  regs(14).sva#1                        10.0000  0.0000                         
      fir:core/reg(regs(20))                  regs(20).sva#1                        10.0000  0.0000                         
      fir:core/reg(regs(26))                  regs(26).sva#1                        10.0000  0.0000                         
      fir:core/reg(regs(1))                   regs(1).sva#1                         10.0000  0.0000                         
      fir:core/reg(regs(7))                   regs(7).sva#1                         10.0000  0.0000                         
      fir:core/reg(regs(13))                  regs(13).sva#1                        10.0000  0.0000                         
      fir:core/reg(regs(19))                  regs(19).sva#1                        10.0000  0.0000                         
      fir:core/reg(regs(25))                  regs(25).sva#1                        10.0000  0.0000                         
      fir:core/reg(regs(4))                   regs(4).sva#1                         10.0000  0.0000                         
      fir:core/reg(regs(10))                  regs(10).sva#1                        10.0000  0.0000                         
      fir:core/reg(regs(16))                  regs(16).sva#1                        10.0000  0.0000                         
      fir:core/reg(regs(22))                  regs(22).sva#1                        10.0000  0.0000                         
      fir:core/reg(regs(28))                  regs(28).sva#1                        10.0000  0.0000                         
      fir:core/reg(regs(3))                   regs(3).sva#1                         10.0000  0.0000                         
      fir:core/reg(regs(9))                   regs(9).sva#1                         10.0000  0.0000                         
      fir:core/reg(regs(15))                  regs(15).sva#1                        10.0000  0.0000                         
      fir:core/reg(regs(21))                  regs(21).sva#1                        10.0000  0.0000                         
      fir:core/reg(regs(27))                  regs(27).sva#1                        10.0000  0.0000                         
      fir:core/reg(regs(30))#1                regs(29).sva                           7.5389  2.4611                         
      fir:core/reg(regs(29))#1                regs(28).sva                           8.1559  1.8441                         
      fir:core/reg(regs(28))#1                regs(27).sva                           8.1559  1.8441                         
      fir:core/reg(regs(27))#1                regs(26).sva                           8.1559  1.8441                         
      fir:core/reg(regs(26))#1                regs(25).sva                           8.1559  1.8441                         
      fir:core/reg(regs(25))#1                regs(24).sva                           7.5389  2.4611                         
      fir:core/reg(regs(24))#1                regs(23).sva                           7.5389  2.4611                         
      fir:core/reg(regs(23))#1                regs(22).sva                           8.1559  1.8441                         
      fir:core/reg(regs(22))#1                regs(21).sva                           8.1559  1.8441                         
      fir:core/reg(regs(21))#1                regs(20).sva                           8.1559  1.8441                         
      fir:core/reg(regs(20))#1                regs(19).sva                           8.1559  1.8441                         
      fir:core/reg(regs(19))#1                regs(18).sva                           7.5389  2.4611                         
      fir:core/reg(regs(18))#1                regs(17).sva                           7.5389  2.4611                         
      fir:core/reg(regs(17))#1                regs(16).sva                           8.1559  1.8441                         
      fir:core/reg(regs(16))#1                regs(15).sva                           8.1559  1.8441                         
      fir:core/reg(regs(15))#1                regs(14).sva                           8.1559  1.8441                         
      fir:core/reg(regs(14))#1                regs(13).sva                           8.1559  1.8441                         
      fir:core/reg(regs(13))#1                regs(12).sva                           7.5389  2.4611                         
      fir:core/reg(regs(12))#1                regs(11).sva                           7.5389  2.4611                         
      fir:core/reg(regs(11))#1                regs(10).sva                           8.1559  1.8441                         
      fir:core/reg(regs(10))#1                regs(9).sva                            8.1559  1.8441                         
      fir:core/reg(regs(9))#1                 regs(8).sva                            8.1559  1.8441                         
      fir:core/reg(regs(8))#1                 regs(7).sva                            8.1559  1.8441                         
      fir:core/reg(regs(7))#1                 regs(6).sva                            7.5389  2.4611                         
      fir:core/reg(regs(6))#1                 regs(5).sva                            7.5389  2.4611                         
      fir:core/reg(regs(5))#1                 regs(4).sva                            8.1559  1.8441                         
      fir:core/reg(regs(4))#1                 regs(3).sva                            8.1559  1.8441                         
      fir:core/reg(regs(3))#1                 regs(2).sva                            8.1559  1.8441                         
      fir:core/reg(regs(2))#1                 regs(1).sva                            8.1559  1.8441                         
      fir:core/reg(regs(1))#1                 regs(0).sva                            7.5389  2.4611                         
      fir:core/reg(MAC:slc(MAC-2:MAC:acc.psp) MAC:slc(MAC-2:MAC:acc.tmp              2.5281  7.4719                         
      fir:core/reg(MAC-1:MAC:mux)             MAC-1:MAC:mux.itm#2                    7.5389  2.4611                         
      fir:core/reg(MAC-2:MAC:mux)             MAC-2:MAC:mux.itm#3                    7.5389  2.4611                         
      fir:core/reg(MAC-5:MAC:mux)             MAC:MAC:mux1h#3.itm                    2.5281  7.4719                         
      fir:core/reg(MAC-6:MAC:mux)             MAC:MAC:mux1h#2.itm                    2.5281  7.4719                         
      fir:core/reg(MAC:slc(MAC-4:MAC:acc.psp) MAC:slc(MAC-4:MAC:acc.psp.sva#1        2.5281  7.4719                         
      fir:core/reg(MAC-3:MAC:mux)             MAC:MAC:mux1h#1.itm                    4.0686  5.9314                         
      fir:core/reg(MAC:slc(MAC-6:MAC:acc)     MAC:slc(MAC-6:MAC:acc.itm#3            5.3787  4.6213                         
      fir:core/reg(MAC-4:MAC:mux)             MAC:MAC:mux1h.itm                      4.0686  5.9314                         
      fir:core/reg(MAC-2:mul)                 z.out                                  2.0879  7.9121                         
      fir:core/reg(MAC-1:mul)                 MAC:MAC:mux.itm                        2.0879  7.9121                         
      fir:core/reg(MAC:acc#4)                 MAC:acc:mx0w0                         -0.2364 10.2364 (clock period exceeded) 
      fir                                     coeffs:rsc.radr                        5.4794  4.5206                         
      fir                                     coeffs:rsc.triosy.lz                  10.0000  0.0000                         
      fir                                     in1:rsc.triosy.lz                     10.0000  0.0000                         
      fir                                     out1:rsc.dat                          10.0000  0.0000                         
      fir                                     out1:rsc.triosy.lz                    10.0000  0.0000                         
      
  Operator Bitwidth Summary
    Operation  Size (bits) Count 
    ---------- ----------- -----
    add                          
    -                    5     1 
    -                    4     2 
    -                   30     4 
    and                          
    -                    4     1 
    -                   30     1 
    -                    1    22 
    mul                          
    -                   30     2 
    mux                          
    -                   30     2 
    -                   16     3 
    mux1h                        
    -                    4     1 
    -                   16     5 
    nor                          
    -                    1     8 
    not                          
    -                    1    67 
    or                           
    -                    1    12 
    read_port                    
    -                   16     1 
    read_sync                    
    -                    0     3 
    reg                          
    -                    5     1 
    -                    4     3 
    -                   30     4 
    -                   16    69 
    -                    1     1 
    write_port                   
    -                    0     1 
    
  End of Report
