--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml ethernet.twx ethernet.ncd -o ethernet.twr ethernet.pcf
-ucf ethernet.ucf

Design file:              ethernet.ncd
Physical constraint file: ethernet.pcf
Device,package,speed:     xc3s250e,vq100,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
data<0>     |    5.594(R)|    1.285(R)|TX/my_clk         |   0.000|
data<1>     |    5.498(R)|    1.483(R)|TX/my_clk         |   0.000|
data<2>     |    5.064(R)|    2.307(R)|TX/my_clk         |   0.000|
data<3>     |    4.662(R)|    2.195(R)|TX/my_clk         |   0.000|
enabled     |    5.339(R)|    2.609(R)|RX/my_clk         |   0.000|
            |    7.709(R)|    0.916(R)|TX/my_clk         |   0.000|
ram1_data<0>|   -0.002(R)|    2.019(R)|RX/my_clk         |   0.000|
ram1_data<1>|    0.390(R)|    1.705(R)|RX/my_clk         |   0.000|
ram1_data<2>|   -0.303(R)|    2.260(R)|RX/my_clk         |   0.000|
ram1_data<3>|   -0.058(R)|    2.066(R)|RX/my_clk         |   0.000|
ram1_data<4>|    0.031(R)|    1.993(R)|RX/my_clk         |   0.000|
ram1_data<5>|   -0.254(R)|    2.221(R)|RX/my_clk         |   0.000|
ram1_data<6>|    0.351(R)|    1.737(R)|RX/my_clk         |   0.000|
ram1_data<7>|   -0.682(R)|    2.565(R)|RX/my_clk         |   0.000|
ram2_data<0>|    1.035(R)|    1.865(R)|TX/my_clk         |   0.000|
ram2_data<1>|    2.266(R)|    0.880(R)|TX/my_clk         |   0.000|
ram2_data<2>|    1.827(R)|    1.231(R)|TX/my_clk         |   0.000|
ram2_data<3>|    1.252(R)|    1.691(R)|TX/my_clk         |   0.000|
ram2_data<4>|    1.133(R)|    1.787(R)|TX/my_clk         |   0.000|
ram2_data<5>|    1.206(R)|    1.728(R)|TX/my_clk         |   0.000|
ram2_data<6>|    2.332(R)|    0.827(R)|TX/my_clk         |   0.000|
ram2_data<7>|    1.720(R)|    1.317(R)|TX/my_clk         |   0.000|
read_ok     |    4.555(R)|    2.567(R)|RX/my_clk         |   0.000|
reset       |    4.641(R)|    0.741(R)|RX/my_clk         |   0.000|
            |    3.150(R)|    1.718(R)|TX/my_clk         |   0.000|
write_ok    |    6.413(R)|    2.384(R)|TX/my_clk         |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock ether_clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
data<0>     |    5.657(R)|    1.207(R)|TX/my_clk         |   0.000|
data<1>     |    5.561(R)|    1.405(R)|TX/my_clk         |   0.000|
data<2>     |    5.127(R)|    2.229(R)|TX/my_clk         |   0.000|
data<3>     |    4.725(R)|    2.117(R)|TX/my_clk         |   0.000|
enabled     |    5.350(R)|    2.596(R)|RX/my_clk         |   0.000|
            |    7.772(R)|    0.838(R)|TX/my_clk         |   0.000|
ram1_data<0>|    0.009(R)|    2.006(R)|RX/my_clk         |   0.000|
ram1_data<1>|    0.401(R)|    1.692(R)|RX/my_clk         |   0.000|
ram1_data<2>|   -0.292(R)|    2.247(R)|RX/my_clk         |   0.000|
ram1_data<3>|   -0.047(R)|    2.053(R)|RX/my_clk         |   0.000|
ram1_data<4>|    0.042(R)|    1.980(R)|RX/my_clk         |   0.000|
ram1_data<5>|   -0.243(R)|    2.208(R)|RX/my_clk         |   0.000|
ram1_data<6>|    0.362(R)|    1.724(R)|RX/my_clk         |   0.000|
ram1_data<7>|   -0.671(R)|    2.552(R)|RX/my_clk         |   0.000|
ram2_data<0>|    1.098(R)|    1.787(R)|TX/my_clk         |   0.000|
ram2_data<1>|    2.329(R)|    0.802(R)|TX/my_clk         |   0.000|
ram2_data<2>|    1.890(R)|    1.153(R)|TX/my_clk         |   0.000|
ram2_data<3>|    1.315(R)|    1.613(R)|TX/my_clk         |   0.000|
ram2_data<4>|    1.196(R)|    1.709(R)|TX/my_clk         |   0.000|
ram2_data<5>|    1.269(R)|    1.650(R)|TX/my_clk         |   0.000|
ram2_data<6>|    2.395(R)|    0.749(R)|TX/my_clk         |   0.000|
ram2_data<7>|    1.783(R)|    1.239(R)|TX/my_clk         |   0.000|
read_ok     |    4.566(R)|    2.554(R)|RX/my_clk         |   0.000|
reset       |    4.652(R)|    0.728(R)|RX/my_clk         |   0.000|
            |    3.213(R)|    1.640(R)|TX/my_clk         |   0.000|
            |    1.908(R)|   -0.108(R)|ether_clk_IBUF    |   0.000|
write_ok    |    6.476(R)|    2.306(R)|TX/my_clk         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
--------------+------------+------------------+--------+
              | clk (edge) |                  | Clock  |
Destination   |   to PAD   |Internal Clock(s) | Phase  |
--------------+------------+------------------+--------+
data<0>       |   12.251(R)|RX/my_clk         |   0.000|
data<1>       |   12.954(R)|RX/my_clk         |   0.000|
data<2>       |   12.572(R)|RX/my_clk         |   0.000|
data<3>       |   12.928(R)|RX/my_clk         |   0.000|
ethernet_out  |   14.491(R)|TX/my_clk         |   0.000|
ethertx_enable|   12.256(R)|TX/my_clk         |   0.000|
ram1_addr<0>  |   11.075(R)|RX/my_clk         |   0.000|
ram1_addr<1>  |   11.079(R)|RX/my_clk         |   0.000|
ram1_addr<2>  |   11.309(R)|RX/my_clk         |   0.000|
ram1_addr<3>  |   11.389(R)|RX/my_clk         |   0.000|
ram1_addr<4>  |   10.833(R)|RX/my_clk         |   0.000|
ram1_addr<5>  |   11.539(R)|RX/my_clk         |   0.000|
ram1_addr<6>  |   10.351(R)|RX/my_clk         |   0.000|
ram1_addr<7>  |   10.778(R)|RX/my_clk         |   0.000|
ram1_addr<8>  |   12.799(R)|RX/my_clk         |   0.000|
ram1_addr<9>  |   10.506(R)|RX/my_clk         |   0.000|
ram1_addr<10> |   11.598(R)|RX/my_clk         |   0.000|
ram1_cs       |   10.905(R)|RX/my_clk         |   0.000|
ram1_data<0>  |   11.530(R)|RX/my_clk         |   0.000|
ram1_data<1>  |   12.080(R)|RX/my_clk         |   0.000|
ram1_data<2>  |   11.934(R)|RX/my_clk         |   0.000|
ram1_data<3>  |   11.411(R)|RX/my_clk         |   0.000|
ram1_data<4>  |   11.677(R)|RX/my_clk         |   0.000|
ram1_data<5>  |   11.926(R)|RX/my_clk         |   0.000|
ram1_data<6>  |   12.601(R)|RX/my_clk         |   0.000|
ram1_data<7>  |   11.641(R)|RX/my_clk         |   0.000|
ram1_r1w0     |   11.679(R)|RX/my_clk         |   0.000|
ram2_addr<0>  |   13.048(R)|TX/my_clk         |   0.000|
ram2_addr<1>  |   12.717(R)|TX/my_clk         |   0.000|
ram2_addr<2>  |   12.142(R)|TX/my_clk         |   0.000|
ram2_addr<3>  |   12.503(R)|TX/my_clk         |   0.000|
ram2_addr<4>  |   11.325(R)|TX/my_clk         |   0.000|
ram2_addr<5>  |   11.541(R)|TX/my_clk         |   0.000|
ram2_addr<6>  |   11.563(R)|TX/my_clk         |   0.000|
ram2_addr<7>  |   11.791(R)|TX/my_clk         |   0.000|
ram2_addr<8>  |   12.330(R)|TX/my_clk         |   0.000|
ram2_addr<9>  |   12.280(R)|TX/my_clk         |   0.000|
ram2_addr<10> |   12.391(R)|TX/my_clk         |   0.000|
ram2_cs       |   12.387(R)|TX/my_clk         |   0.000|
ram2_data<0>  |   12.155(R)|TX/my_clk         |   0.000|
ram2_data<1>  |   12.904(R)|TX/my_clk         |   0.000|
ram2_data<2>  |   13.741(R)|TX/my_clk         |   0.000|
ram2_data<3>  |   12.270(R)|TX/my_clk         |   0.000|
ram2_data<4>  |   12.019(R)|TX/my_clk         |   0.000|
ram2_data<5>  |   11.762(R)|TX/my_clk         |   0.000|
ram2_data<6>  |   13.462(R)|TX/my_clk         |   0.000|
ram2_data<7>  |   14.348(R)|TX/my_clk         |   0.000|
ram2_r1w0     |   12.473(R)|TX/my_clk         |   0.000|
ready         |   11.576(R)|RX/my_clk         |   0.000|
--------------+------------+------------------+--------+

Clock ether_clk to Pad
--------------+------------+------------------+--------+
              | clk (edge) |                  | Clock  |
Destination   |   to PAD   |Internal Clock(s) | Phase  |
--------------+------------+------------------+--------+
data<0>       |   12.238(R)|RX/my_clk         |   0.000|
data<1>       |   12.941(R)|RX/my_clk         |   0.000|
data<2>       |   12.559(R)|RX/my_clk         |   0.000|
data<3>       |   12.915(R)|RX/my_clk         |   0.000|
ethernet_out  |   14.413(R)|TX/my_clk         |   0.000|
              |   10.153(R)|ether_clk_IBUF    |   0.000|
ethertx_enable|   12.178(R)|TX/my_clk         |   0.000|
              |    9.310(R)|ether_clk_IBUF    |   0.000|
ram1_addr<0>  |   11.062(R)|RX/my_clk         |   0.000|
ram1_addr<1>  |   11.066(R)|RX/my_clk         |   0.000|
ram1_addr<2>  |   11.296(R)|RX/my_clk         |   0.000|
ram1_addr<3>  |   11.376(R)|RX/my_clk         |   0.000|
ram1_addr<4>  |   10.820(R)|RX/my_clk         |   0.000|
ram1_addr<5>  |   11.526(R)|RX/my_clk         |   0.000|
ram1_addr<6>  |   10.338(R)|RX/my_clk         |   0.000|
ram1_addr<7>  |   10.765(R)|RX/my_clk         |   0.000|
ram1_addr<8>  |   12.786(R)|RX/my_clk         |   0.000|
ram1_addr<9>  |   10.493(R)|RX/my_clk         |   0.000|
ram1_addr<10> |   11.585(R)|RX/my_clk         |   0.000|
ram1_cs       |   10.892(R)|RX/my_clk         |   0.000|
ram1_data<0>  |   11.517(R)|RX/my_clk         |   0.000|
ram1_data<1>  |   12.067(R)|RX/my_clk         |   0.000|
ram1_data<2>  |   11.921(R)|RX/my_clk         |   0.000|
ram1_data<3>  |   11.398(R)|RX/my_clk         |   0.000|
ram1_data<4>  |   11.664(R)|RX/my_clk         |   0.000|
ram1_data<5>  |   11.913(R)|RX/my_clk         |   0.000|
ram1_data<6>  |   12.588(R)|RX/my_clk         |   0.000|
ram1_data<7>  |   11.628(R)|RX/my_clk         |   0.000|
ram1_r1w0     |   11.666(R)|RX/my_clk         |   0.000|
ram2_addr<0>  |   12.970(R)|TX/my_clk         |   0.000|
ram2_addr<1>  |   12.639(R)|TX/my_clk         |   0.000|
ram2_addr<2>  |   12.064(R)|TX/my_clk         |   0.000|
ram2_addr<3>  |   12.425(R)|TX/my_clk         |   0.000|
ram2_addr<4>  |   11.247(R)|TX/my_clk         |   0.000|
ram2_addr<5>  |   11.463(R)|TX/my_clk         |   0.000|
ram2_addr<6>  |   11.485(R)|TX/my_clk         |   0.000|
ram2_addr<7>  |   11.713(R)|TX/my_clk         |   0.000|
ram2_addr<8>  |   12.252(R)|TX/my_clk         |   0.000|
ram2_addr<9>  |   12.202(R)|TX/my_clk         |   0.000|
ram2_addr<10> |   12.313(R)|TX/my_clk         |   0.000|
ram2_cs       |   12.309(R)|TX/my_clk         |   0.000|
ram2_data<0>  |   12.077(R)|TX/my_clk         |   0.000|
ram2_data<1>  |   12.826(R)|TX/my_clk         |   0.000|
ram2_data<2>  |   13.663(R)|TX/my_clk         |   0.000|
ram2_data<3>  |   12.192(R)|TX/my_clk         |   0.000|
ram2_data<4>  |   11.941(R)|TX/my_clk         |   0.000|
ram2_data<5>  |   11.684(R)|TX/my_clk         |   0.000|
ram2_data<6>  |   13.384(R)|TX/my_clk         |   0.000|
ram2_data<7>  |   14.270(R)|TX/my_clk         |   0.000|
ram2_r1w0     |   12.395(R)|TX/my_clk         |   0.000|
ready         |   11.563(R)|RX/my_clk         |   0.000|
--------------+------------+------------------+--------+

Clock ethernet_in to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
ready       |   13.585(R)|ethernet_in_IBUF  |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.647|         |         |         |
ether_clk      |    6.647|         |         |         |
ethernet_in    |   12.276|    4.315|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ether_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.647|         |         |         |
ether_clk      |    6.647|         |         |         |
ethernet_in    |   12.276|    4.326|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ethernet_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ether_clk      |    7.025|         |         |         |
ethernet_in    |    4.798|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
enabled        |data<0>        |    7.763|
enabled        |data<1>        |    7.768|
enabled        |data<2>        |    8.011|
enabled        |data<3>        |    8.017|
enabled        |ready          |    8.079|
read_ok        |data<0>        |    8.445|
read_ok        |data<1>        |    8.450|
read_ok        |data<2>        |    8.693|
read_ok        |data<3>        |    8.699|
read_ok        |ready          |    8.391|
write_ok       |ready          |    7.490|
---------------+---------------+---------+


Analysis completed Mon Nov 16 19:46:30 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 168 MB



