{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1430314368426 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1430314368429 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 29 16:32:47 2015 " "Processing started: Wed Apr 29 16:32:47 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1430314368429 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1430314368429 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1430314368431 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1430314368989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2.vhd 12 6 " "Found 12 design units, including 6 entities, in source file lab2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_infer_instr-rtl " "Found design unit 1: ram_infer_instr-rtl" {  } { { "lab2.vhd" "" { Text "/home/kyriakos/vlsi/lab2.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1430314370050 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ram_infer-rtl " "Found design unit 2: ram_infer-rtl" {  } { { "lab2.vhd" "" { Text "/home/kyriakos/vlsi/lab2.vhd" 95 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1430314370050 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 program_counter-pcArch " "Found design unit 3: program_counter-pcArch" {  } { { "lab2.vhd" "" { Text "/home/kyriakos/vlsi/lab2.vhd" 164 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1430314370050 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 controller-conArch " "Found design unit 4: controller-conArch" {  } { { "lab2.vhd" "" { Text "/home/kyriakos/vlsi/lab2.vhd" 198 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1430314370050 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 cpu-cpuArch " "Found design unit 5: cpu-cpuArch" {  } { { "lab2.vhd" "" { Text "/home/kyriakos/vlsi/lab2.vhd" 244 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1430314370050 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 lab2-bhv " "Found design unit 6: lab2-bhv" {  } { { "lab2.vhd" "" { Text "/home/kyriakos/vlsi/lab2.vhd" 338 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1430314370050 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_infer_instr " "Found entity 1: ram_infer_instr" {  } { { "lab2.vhd" "" { Text "/home/kyriakos/vlsi/lab2.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430314370050 ""} { "Info" "ISGN_ENTITY_NAME" "2 ram_infer " "Found entity 2: ram_infer" {  } { { "lab2.vhd" "" { Text "/home/kyriakos/vlsi/lab2.vhd" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430314370050 ""} { "Info" "ISGN_ENTITY_NAME" "3 program_counter " "Found entity 3: program_counter" {  } { { "lab2.vhd" "" { Text "/home/kyriakos/vlsi/lab2.vhd" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430314370050 ""} { "Info" "ISGN_ENTITY_NAME" "4 controller " "Found entity 4: controller" {  } { { "lab2.vhd" "" { Text "/home/kyriakos/vlsi/lab2.vhd" 189 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430314370050 ""} { "Info" "ISGN_ENTITY_NAME" "5 cpu " "Found entity 5: cpu" {  } { { "lab2.vhd" "" { Text "/home/kyriakos/vlsi/lab2.vhd" 230 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430314370050 ""} { "Info" "ISGN_ENTITY_NAME" "6 lab2 " "Found entity 6: lab2" {  } { { "lab2.vhd" "" { Text "/home/kyriakos/vlsi/lab2.vhd" 333 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430314370050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1430314370050 ""}
{ "Error" "EVRFX_VHDL_NAME_ALREADY_USED" "ram_block lab2.vhd(51) " "VHDL error at lab2.vhd(51): name \"ram_block\" cannot be used because it is already used for a previously declared item" {  } { { "lab2.vhd" "" { Text "/home/kyriakos/vlsi/lab2.vhd" 51 0 0 } }  } 0 10465 "VHDL error at %2!s!: name \"%1!s!\" cannot be used because it is already used for a previously declared item" 0 0 "" 0 -1 1430314370053 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "346 " "Peak virtual memory: 346 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1430314370301 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Apr 29 16:32:50 2015 " "Processing ended: Wed Apr 29 16:32:50 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1430314370301 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1430314370301 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1430314370301 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1430314370301 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus II Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1430314370441 ""}
