INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 01:33:27 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : get_tanh
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.205ns  (required time - arrival time)
  Source:                 mulf1/operator/sigProdExt_c2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.305ns period=6.610ns})
  Destination:            mulf2/operator/SignificandMultiplication/bh7_w4_0_c1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.305ns period=6.610ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.610ns  (clk rise@6.610ns - clk rise@0.000ns)
  Data Path Delay:        6.344ns  (logic 3.650ns (57.536%)  route 2.694ns (42.464%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=1 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.093 - 6.610 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1467, unset)         0.508     0.508    mulf1/operator/clk
    SLICE_X18Y75         FDRE                                         r  mulf1/operator/sigProdExt_c2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y75         FDRE (Prop_fdre_C_Q)         0.232     0.740 r  mulf1/operator/sigProdExt_c2_reg[23]/Q
                         net (fo=1, routed)           0.336     1.076    mulf1/operator/SignificandMultiplication/tile_0_mult/sigProdExt_c2[22]
    SLICE_X19Y75         LUT6 (Prop_lut6_I1_O)        0.119     1.195 r  mulf1/operator/SignificandMultiplication/tile_0_mult/Mfull_c0_i_34/O
                         net (fo=1, routed)           0.168     1.363    mulf1/operator/SignificandMultiplication/tile_0_mult/Mfull_c0_i_34_n_0
    SLICE_X18Y76         LUT6 (Prop_lut6_I3_O)        0.043     1.406 r  mulf1/operator/SignificandMultiplication/tile_0_mult/Mfull_c0_i_28__0/O
                         net (fo=1, routed)           0.173     1.579    mulf1/operator/SignificandMultiplication/tile_0_mult/Mfull_c0_i_28__0_n_0
    SLICE_X17Y75         LUT5 (Prop_lut5_I1_O)        0.043     1.622 r  mulf1/operator/SignificandMultiplication/tile_0_mult/Mfull_c0_i_25__0/O
                         net (fo=1, routed)           0.000     1.622    mulf1/operator/RoundingAdder/Mfull_c0_3[0]
    SLICE_X17Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     1.873 r  mulf1/operator/RoundingAdder/Mfull_c0_i_21__0/CO[3]
                         net (fo=1, routed)           0.000     1.873    mulf1/operator/RoundingAdder/Mfull_c0_i_21__0_n_0
    SLICE_X17Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.922 r  mulf1/operator/RoundingAdder/Mfull_c0_i_20__0/CO[3]
                         net (fo=1, routed)           0.000     1.922    mulf1/operator/RoundingAdder/Mfull_c0_i_20__0_n_0
    SLICE_X17Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.971 r  mulf1/operator/RoundingAdder/Mfull_c0_i_19__0/CO[3]
                         net (fo=1, routed)           0.000     1.971    mulf1/operator/RoundingAdder/Mfull_c0_i_19__0_n_0
    SLICE_X17Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.020 r  mulf1/operator/RoundingAdder/Mfull_c0_i_18__0/CO[3]
                         net (fo=1, routed)           0.000     2.020    mulf1/operator/RoundingAdder/Mfull_c0_i_18__0_n_0
    SLICE_X17Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.069 r  mulf1/operator/RoundingAdder/g0_b2__47_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.069    mulf1/operator/RoundingAdder/g0_b2__47_i_4_n_0
    SLICE_X17Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.118 r  mulf1/operator/RoundingAdder/g0_b2__47_i_6/CO[3]
                         net (fo=1, routed)           0.000     2.118    mulf1/operator/RoundingAdder/g0_b2__47_i_6_n_0
    SLICE_X17Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     2.263 f  mulf1/operator/RoundingAdder/minusOp_carry_i_9/O[3]
                         net (fo=3, routed)           0.440     2.703    mulf1/operator/RoundingAdder/ip_result__0[27]
    SLICE_X15Y82         LUT4 (Prop_lut4_I1_O)        0.120     2.823 f  mulf1/operator/RoundingAdder/g0_b2__47_i_9/O
                         net (fo=1, routed)           0.161     2.984    mulf1/operator/RoundingAdder/g0_b2__47_i_9_n_0
    SLICE_X13Y82         LUT5 (Prop_lut5_I4_O)        0.043     3.027 f  mulf1/operator/RoundingAdder/g0_b2__47_i_8/O
                         net (fo=33, routed)          0.100     3.127    mulf1/operator/RoundingAdder/g0_b2__47_i_8_n_0
    SLICE_X13Y82         LUT5 (Prop_lut5_I4_O)        0.043     3.170 r  mulf1/operator/RoundingAdder/Mfull_c0_i_24__0/O
                         net (fo=4, routed)           0.219     3.389    mulf1/operator/RoundingAdder/Mfull_c0_i_24__0_n_0
    SLICE_X15Y82         LUT4 (Prop_lut4_I1_O)        0.043     3.432 r  mulf1/operator/RoundingAdder/g0_b2__47_i_5/O
                         net (fo=22, routed)          0.291     3.723    mulf1/operator/RoundingAdder/mulf2/ieee2nfloat_0/sfracX1__0
    SLICE_X19Y81         LUT6 (Prop_lut6_I1_O)        0.043     3.766 r  mulf1/operator/RoundingAdder/Mfull_c0_i_10__0/O
                         net (fo=1, routed)           0.287     4.054    mulf2/operator/SignificandMultiplication/tile_0_mult/Mfull_c0_1[7]
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_B[7]_P[4])
                                                      2.280     6.334 r  mulf2/operator/SignificandMultiplication/tile_0_mult/Mfull_c0/P[4]
                         net (fo=1, routed)           0.518     6.852    mulf2/operator/SignificandMultiplication/bh7_w4_0_c0
    SLICE_X20Y81         FDRE                                         r  mulf2/operator/SignificandMultiplication/bh7_w4_0_c1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.610     6.610 r  
                                                      0.000     6.610 r  clk (IN)
                         net (fo=1467, unset)         0.483     7.093    mulf2/operator/SignificandMultiplication/clk
    SLICE_X20Y81         FDRE                                         r  mulf2/operator/SignificandMultiplication/bh7_w4_0_c1_reg/C
                         clock pessimism              0.000     7.093    
                         clock uncertainty           -0.035     7.057    
    SLICE_X20Y81         FDRE (Setup_fdre_C_D)        0.000     7.057    mulf2/operator/SignificandMultiplication/bh7_w4_0_c1_reg
  -------------------------------------------------------------------
                         required time                          7.057    
                         arrival time                          -6.852    
  -------------------------------------------------------------------
                         slack                                  0.205    




