schema: pulsim-v1
version: 1
benchmark:
  id: ll10_full_bridge_inverter_lc
  category: local_limit
  validation:
    type: none
simulation:
  tstart: 0.0
  tstop: 3e-3
  dt: 0.25e-6
components:
  - type: voltage_source
    name: Vdc
    nodes: [vdc, 0]
    waveform:
      type: dc
      value: 220.0

  - type: voltage_source
    name: Vpwm_a_hi
    nodes: [ctrl_a_hi, 0]
    waveform:
      type: pwm
      v_high: 12.0
      v_low: 0.0
      frequency: 10000
      duty: 0.5
      dead_time: 2e-6
      phase: 0.0
  - type: voltage_source
    name: Vpwm_a_lo
    nodes: [ctrl_a_lo, 0]
    waveform:
      type: pwm
      v_high: 12.0
      v_low: 0.0
      frequency: 10000
      duty: 0.5
      dead_time: 2e-6
      phase: 0.5

  - type: voltage_source
    name: Vpwm_b_hi
    nodes: [ctrl_b_hi, 0]
    waveform:
      type: pwm
      v_high: 12.0
      v_low: 0.0
      frequency: 10000
      duty: 0.5
      dead_time: 2e-6
      phase: 0.5
  - type: voltage_source
    name: Vpwm_b_lo
    nodes: [ctrl_b_lo, 0]
    waveform:
      type: pwm
      v_high: 12.0
      v_low: 0.0
      frequency: 10000
      duty: 0.5
      dead_time: 2e-6
      phase: 0.0

  - type: vcswitch
    name: S_a_hi
    nodes: [ctrl_a_hi, vdc, leg_a]
    v_threshold: 6.0
    ron: 0.03
    roff: 1e8
  - type: vcswitch
    name: S_a_lo
    nodes: [ctrl_a_lo, leg_a, 0]
    v_threshold: 6.0
    ron: 0.03
    roff: 1e8
  - type: vcswitch
    name: S_b_hi
    nodes: [ctrl_b_hi, vdc, leg_b]
    v_threshold: 6.0
    ron: 0.03
    roff: 1e8
  - type: vcswitch
    name: S_b_lo
    nodes: [ctrl_b_lo, leg_b, 0]
    v_threshold: 6.0
    ron: 0.03
    roff: 1e8

  - type: resistor
    name: Rload
    nodes: [leg_a, leg_b]
    value: 20.0
  - type: inductor
    name: Lload
    nodes: [leg_a, leg_b]
    value: 2m

  - type: resistor
    name: Rbleed_a
    nodes: [leg_a, 0]
    value: 1e6
  - type: resistor
    name: Rbleed_b
    nodes: [leg_b, 0]
    value: 1e6
