Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3.1 (lin64) Build 2489853 Tue Mar 26 04:18:30 MDT 2019
| Date         : Wed Mar 24 14:20:48 2021
| Host         : andrew-debian running 64-bit Debian GNU/Linux 10 (buster)
| Command      : report_timing_summary -max_paths 10 -file Global_Average_Layer_timing_summary_routed.rpt -pb Global_Average_Layer_timing_summary_routed.pb -rpx Global_Average_Layer_timing_summary_routed.rpx -warn_on_violation
| Design       : Global_Average_Layer
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 24 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.205        0.000                      0                  150        0.131        0.000                      0                  150        3.500        0.000                       0                    92  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clock  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock               1.205        0.000                      0                  150        0.131        0.000                      0                  150        3.500        0.000                       0                    92  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        1.205ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.205ns  (required time - arrival time)
  Source:                 mult/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            out_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clock rise@8.000ns - clock rise@0.000ns)
  Data Path Delay:        6.725ns  (logic 2.929ns (43.555%)  route 3.796ns (56.445%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.329ns = ( 12.329 - 8.000 ) 
    Source Clock Delay      (SCD):    4.783ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clock_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.724     4.783    mult/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X0Y32          DSP48E1                                      r  mult/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      0.434     5.217 r  mult/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[9]
                         net (fo=4, routed)           1.015     6.232    p[9]
    SLICE_X11Y77         LUT2 (Prop_lut2_I0_O)        0.124     6.356 r  out_data[2]_i_3/O
                         net (fo=1, routed)           0.000     6.356    out_data[2]_i_3_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.906 r  out_data_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.906    out_data_reg[2]_i_2_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.020 r  out_data_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.020    out_data_reg[6]_i_2_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.134 r  out_data_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.134    out_data_reg[10]_i_2_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.248 r  out_data_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.248    out_data_reg[14]_i_2_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.362 r  out_data_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.362    out_data_reg[16]_i_3_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.476 r  out_data_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.476    out_data_reg[16]_i_15_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.590 r  out_data_reg[17]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.590    out_data_reg[17]_i_4_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.924 r  out_data_reg[17]_i_3/O[1]
                         net (fo=2, routed)           0.815     8.739    out_data_reg[17]_i_3_n_6
    SLICE_X10Y83         LUT4 (Prop_lut4_I2_O)        0.331     9.070 r  out_data[16]_i_6/O
                         net (fo=1, routed)           0.848     9.918    out_data[16]_i_6_n_0
    SLICE_X10Y83         LUT6 (Prop_lut6_I1_O)        0.348    10.266 r  out_data[16]_i_2/O
                         net (fo=17, routed)          1.118    11.384    out_data[16]_i_2_n_0
    SLICE_X10Y78         LUT4 (Prop_lut4_I0_O)        0.124    11.508 r  out_data[2]_i_1/O
                         net (fo=1, routed)           0.000    11.508    out_rounded[2]
    SLICE_X10Y78         FDRE                                         r  out_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      8.000     8.000 r  
    N15                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    N15                  IBUF (Prop_ibuf_I_O)         0.814     8.814 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.911    10.725    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.816 r  clock_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.512    12.329    clock_IBUF_BUFG
    SLICE_X10Y78         FDRE                                         r  out_data_reg[2]/C
                         clock pessimism              0.339    12.668    
                         clock uncertainty           -0.035    12.632    
    SLICE_X10Y78         FDRE (Setup_fdre_C_D)        0.081    12.713    out_data_reg[2]
  -------------------------------------------------------------------
                         required time                         12.713    
                         arrival time                         -11.508    
  -------------------------------------------------------------------
                         slack                                  1.205    

Slack (MET) :             1.216ns  (required time - arrival time)
  Source:                 mult/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            out_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clock rise@8.000ns - clock rise@0.000ns)
  Data Path Delay:        6.751ns  (logic 2.955ns (43.772%)  route 3.796ns (56.228%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.329ns = ( 12.329 - 8.000 ) 
    Source Clock Delay      (SCD):    4.783ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clock_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.724     4.783    mult/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X0Y32          DSP48E1                                      r  mult/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      0.434     5.217 r  mult/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[9]
                         net (fo=4, routed)           1.015     6.232    p[9]
    SLICE_X11Y77         LUT2 (Prop_lut2_I0_O)        0.124     6.356 r  out_data[2]_i_3/O
                         net (fo=1, routed)           0.000     6.356    out_data[2]_i_3_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.906 r  out_data_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.906    out_data_reg[2]_i_2_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.020 r  out_data_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.020    out_data_reg[6]_i_2_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.134 r  out_data_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.134    out_data_reg[10]_i_2_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.248 r  out_data_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.248    out_data_reg[14]_i_2_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.362 r  out_data_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.362    out_data_reg[16]_i_3_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.476 r  out_data_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.476    out_data_reg[16]_i_15_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.590 r  out_data_reg[17]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.590    out_data_reg[17]_i_4_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.924 r  out_data_reg[17]_i_3/O[1]
                         net (fo=2, routed)           0.815     8.739    out_data_reg[17]_i_3_n_6
    SLICE_X10Y83         LUT4 (Prop_lut4_I2_O)        0.331     9.070 r  out_data[16]_i_6/O
                         net (fo=1, routed)           0.848     9.918    out_data[16]_i_6_n_0
    SLICE_X10Y83         LUT6 (Prop_lut6_I1_O)        0.348    10.266 r  out_data[16]_i_2/O
                         net (fo=17, routed)          1.118    11.384    out_data[16]_i_2_n_0
    SLICE_X10Y78         LUT4 (Prop_lut4_I0_O)        0.150    11.534 r  out_data[4]_i_1/O
                         net (fo=1, routed)           0.000    11.534    out_rounded[4]
    SLICE_X10Y78         FDRE                                         r  out_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      8.000     8.000 r  
    N15                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    N15                  IBUF (Prop_ibuf_I_O)         0.814     8.814 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.911    10.725    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.816 r  clock_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.512    12.329    clock_IBUF_BUFG
    SLICE_X10Y78         FDRE                                         r  out_data_reg[4]/C
                         clock pessimism              0.339    12.668    
                         clock uncertainty           -0.035    12.632    
    SLICE_X10Y78         FDRE (Setup_fdre_C_D)        0.118    12.750    out_data_reg[4]
  -------------------------------------------------------------------
                         required time                         12.750    
                         arrival time                         -11.534    
  -------------------------------------------------------------------
                         slack                                  1.216    

Slack (MET) :             1.267ns  (required time - arrival time)
  Source:                 mult/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            out_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clock rise@8.000ns - clock rise@0.000ns)
  Data Path Delay:        6.660ns  (logic 2.929ns (43.980%)  route 3.731ns (56.020%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.330ns = ( 12.330 - 8.000 ) 
    Source Clock Delay      (SCD):    4.783ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clock_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.724     4.783    mult/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X0Y32          DSP48E1                                      r  mult/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      0.434     5.217 r  mult/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[9]
                         net (fo=4, routed)           1.015     6.232    p[9]
    SLICE_X11Y77         LUT2 (Prop_lut2_I0_O)        0.124     6.356 r  out_data[2]_i_3/O
                         net (fo=1, routed)           0.000     6.356    out_data[2]_i_3_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.906 r  out_data_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.906    out_data_reg[2]_i_2_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.020 r  out_data_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.020    out_data_reg[6]_i_2_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.134 r  out_data_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.134    out_data_reg[10]_i_2_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.248 r  out_data_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.248    out_data_reg[14]_i_2_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.362 r  out_data_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.362    out_data_reg[16]_i_3_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.476 r  out_data_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.476    out_data_reg[16]_i_15_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.590 r  out_data_reg[17]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.590    out_data_reg[17]_i_4_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.924 r  out_data_reg[17]_i_3/O[1]
                         net (fo=2, routed)           0.815     8.739    out_data_reg[17]_i_3_n_6
    SLICE_X10Y83         LUT4 (Prop_lut4_I2_O)        0.331     9.070 r  out_data[16]_i_6/O
                         net (fo=1, routed)           0.848     9.918    out_data[16]_i_6_n_0
    SLICE_X10Y83         LUT6 (Prop_lut6_I1_O)        0.348    10.266 r  out_data[16]_i_2/O
                         net (fo=17, routed)          1.053    11.319    out_data[16]_i_2_n_0
    SLICE_X10Y79         LUT4 (Prop_lut4_I0_O)        0.124    11.443 r  out_data[10]_i_1/O
                         net (fo=1, routed)           0.000    11.443    out_rounded[10]
    SLICE_X10Y79         FDRE                                         r  out_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      8.000     8.000 r  
    N15                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    N15                  IBUF (Prop_ibuf_I_O)         0.814     8.814 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.911    10.725    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.816 r  clock_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.513    12.330    clock_IBUF_BUFG
    SLICE_X10Y79         FDRE                                         r  out_data_reg[10]/C
                         clock pessimism              0.339    12.669    
                         clock uncertainty           -0.035    12.633    
    SLICE_X10Y79         FDRE (Setup_fdre_C_D)        0.077    12.710    out_data_reg[10]
  -------------------------------------------------------------------
                         required time                         12.710    
                         arrival time                         -11.443    
  -------------------------------------------------------------------
                         slack                                  1.267    

Slack (MET) :             1.284ns  (required time - arrival time)
  Source:                 mult/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            out_data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clock rise@8.000ns - clock rise@0.000ns)
  Data Path Delay:        6.684ns  (logic 2.953ns (44.181%)  route 3.731ns (55.819%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.330ns = ( 12.330 - 8.000 ) 
    Source Clock Delay      (SCD):    4.783ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clock_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.724     4.783    mult/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X0Y32          DSP48E1                                      r  mult/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      0.434     5.217 r  mult/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[9]
                         net (fo=4, routed)           1.015     6.232    p[9]
    SLICE_X11Y77         LUT2 (Prop_lut2_I0_O)        0.124     6.356 r  out_data[2]_i_3/O
                         net (fo=1, routed)           0.000     6.356    out_data[2]_i_3_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.906 r  out_data_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.906    out_data_reg[2]_i_2_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.020 r  out_data_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.020    out_data_reg[6]_i_2_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.134 r  out_data_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.134    out_data_reg[10]_i_2_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.248 r  out_data_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.248    out_data_reg[14]_i_2_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.362 r  out_data_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.362    out_data_reg[16]_i_3_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.476 r  out_data_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.476    out_data_reg[16]_i_15_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.590 r  out_data_reg[17]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.590    out_data_reg[17]_i_4_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.924 r  out_data_reg[17]_i_3/O[1]
                         net (fo=2, routed)           0.815     8.739    out_data_reg[17]_i_3_n_6
    SLICE_X10Y83         LUT4 (Prop_lut4_I2_O)        0.331     9.070 r  out_data[16]_i_6/O
                         net (fo=1, routed)           0.848     9.918    out_data[16]_i_6_n_0
    SLICE_X10Y83         LUT6 (Prop_lut6_I1_O)        0.348    10.266 r  out_data[16]_i_2/O
                         net (fo=17, routed)          1.053    11.319    out_data[16]_i_2_n_0
    SLICE_X10Y79         LUT4 (Prop_lut4_I0_O)        0.148    11.467 r  out_data[11]_i_1/O
                         net (fo=1, routed)           0.000    11.467    out_rounded[11]
    SLICE_X10Y79         FDRE                                         r  out_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      8.000     8.000 r  
    N15                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    N15                  IBUF (Prop_ibuf_I_O)         0.814     8.814 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.911    10.725    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.816 r  clock_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.513    12.330    clock_IBUF_BUFG
    SLICE_X10Y79         FDRE                                         r  out_data_reg[11]/C
                         clock pessimism              0.339    12.669    
                         clock uncertainty           -0.035    12.633    
    SLICE_X10Y79         FDRE (Setup_fdre_C_D)        0.118    12.751    out_data_reg[11]
  -------------------------------------------------------------------
                         required time                         12.751    
                         arrival time                         -11.467    
  -------------------------------------------------------------------
                         slack                                  1.284    

Slack (MET) :             1.292ns  (required time - arrival time)
  Source:                 mult/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            out_data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clock rise@8.000ns - clock rise@0.000ns)
  Data Path Delay:        6.635ns  (logic 2.929ns (44.145%)  route 3.706ns (55.855%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.330ns = ( 12.330 - 8.000 ) 
    Source Clock Delay      (SCD):    4.783ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clock_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.724     4.783    mult/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X0Y32          DSP48E1                                      r  mult/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      0.434     5.217 r  mult/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[9]
                         net (fo=4, routed)           1.015     6.232    p[9]
    SLICE_X11Y77         LUT2 (Prop_lut2_I0_O)        0.124     6.356 r  out_data[2]_i_3/O
                         net (fo=1, routed)           0.000     6.356    out_data[2]_i_3_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.906 r  out_data_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.906    out_data_reg[2]_i_2_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.020 r  out_data_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.020    out_data_reg[6]_i_2_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.134 r  out_data_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.134    out_data_reg[10]_i_2_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.248 r  out_data_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.248    out_data_reg[14]_i_2_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.362 r  out_data_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.362    out_data_reg[16]_i_3_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.476 r  out_data_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.476    out_data_reg[16]_i_15_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.590 r  out_data_reg[17]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.590    out_data_reg[17]_i_4_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.924 r  out_data_reg[17]_i_3/O[1]
                         net (fo=2, routed)           0.815     8.739    out_data_reg[17]_i_3_n_6
    SLICE_X10Y83         LUT4 (Prop_lut4_I2_O)        0.331     9.070 r  out_data[16]_i_6/O
                         net (fo=1, routed)           0.848     9.918    out_data[16]_i_6_n_0
    SLICE_X10Y83         LUT6 (Prop_lut6_I1_O)        0.348    10.266 r  out_data[16]_i_2/O
                         net (fo=17, routed)          1.028    11.294    out_data[16]_i_2_n_0
    SLICE_X10Y80         LUT4 (Prop_lut4_I0_O)        0.124    11.418 r  out_data[12]_i_1/O
                         net (fo=1, routed)           0.000    11.418    out_rounded[12]
    SLICE_X10Y80         FDRE                                         r  out_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      8.000     8.000 r  
    N15                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    N15                  IBUF (Prop_ibuf_I_O)         0.814     8.814 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.911    10.725    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.816 r  clock_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.513    12.330    clock_IBUF_BUFG
    SLICE_X10Y80         FDRE                                         r  out_data_reg[12]/C
                         clock pessimism              0.339    12.669    
                         clock uncertainty           -0.035    12.633    
    SLICE_X10Y80         FDRE (Setup_fdre_C_D)        0.077    12.710    out_data_reg[12]
  -------------------------------------------------------------------
                         required time                         12.710    
                         arrival time                         -11.418    
  -------------------------------------------------------------------
                         slack                                  1.292    

Slack (MET) :             1.307ns  (required time - arrival time)
  Source:                 mult/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            out_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clock rise@8.000ns - clock rise@0.000ns)
  Data Path Delay:        6.661ns  (logic 2.955ns (44.363%)  route 3.706ns (55.637%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.330ns = ( 12.330 - 8.000 ) 
    Source Clock Delay      (SCD):    4.783ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clock_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.724     4.783    mult/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X0Y32          DSP48E1                                      r  mult/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      0.434     5.217 r  mult/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[9]
                         net (fo=4, routed)           1.015     6.232    p[9]
    SLICE_X11Y77         LUT2 (Prop_lut2_I0_O)        0.124     6.356 r  out_data[2]_i_3/O
                         net (fo=1, routed)           0.000     6.356    out_data[2]_i_3_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.906 r  out_data_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.906    out_data_reg[2]_i_2_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.020 r  out_data_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.020    out_data_reg[6]_i_2_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.134 r  out_data_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.134    out_data_reg[10]_i_2_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.248 r  out_data_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.248    out_data_reg[14]_i_2_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.362 r  out_data_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.362    out_data_reg[16]_i_3_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.476 r  out_data_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.476    out_data_reg[16]_i_15_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.590 r  out_data_reg[17]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.590    out_data_reg[17]_i_4_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.924 r  out_data_reg[17]_i_3/O[1]
                         net (fo=2, routed)           0.815     8.739    out_data_reg[17]_i_3_n_6
    SLICE_X10Y83         LUT4 (Prop_lut4_I2_O)        0.331     9.070 r  out_data[16]_i_6/O
                         net (fo=1, routed)           0.848     9.918    out_data[16]_i_6_n_0
    SLICE_X10Y83         LUT6 (Prop_lut6_I1_O)        0.348    10.266 r  out_data[16]_i_2/O
                         net (fo=17, routed)          1.028    11.294    out_data[16]_i_2_n_0
    SLICE_X10Y80         LUT4 (Prop_lut4_I0_O)        0.150    11.444 r  out_data[13]_i_1/O
                         net (fo=1, routed)           0.000    11.444    out_rounded[13]
    SLICE_X10Y80         FDRE                                         r  out_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      8.000     8.000 r  
    N15                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    N15                  IBUF (Prop_ibuf_I_O)         0.814     8.814 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.911    10.725    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.816 r  clock_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.513    12.330    clock_IBUF_BUFG
    SLICE_X10Y80         FDRE                                         r  out_data_reg[13]/C
                         clock pessimism              0.339    12.669    
                         clock uncertainty           -0.035    12.633    
    SLICE_X10Y80         FDRE (Setup_fdre_C_D)        0.118    12.751    out_data_reg[13]
  -------------------------------------------------------------------
                         required time                         12.751    
                         arrival time                         -11.444    
  -------------------------------------------------------------------
                         slack                                  1.307    

Slack (MET) :             1.316ns  (required time - arrival time)
  Source:                 mult/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            out_data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clock rise@8.000ns - clock rise@0.000ns)
  Data Path Delay:        6.615ns  (logic 2.929ns (44.279%)  route 3.686ns (55.721%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.330ns = ( 12.330 - 8.000 ) 
    Source Clock Delay      (SCD):    4.783ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clock_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.724     4.783    mult/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X0Y32          DSP48E1                                      r  mult/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      0.434     5.217 r  mult/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[9]
                         net (fo=4, routed)           1.015     6.232    p[9]
    SLICE_X11Y77         LUT2 (Prop_lut2_I0_O)        0.124     6.356 r  out_data[2]_i_3/O
                         net (fo=1, routed)           0.000     6.356    out_data[2]_i_3_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.906 r  out_data_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.906    out_data_reg[2]_i_2_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.020 r  out_data_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.020    out_data_reg[6]_i_2_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.134 r  out_data_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.134    out_data_reg[10]_i_2_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.248 r  out_data_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.248    out_data_reg[14]_i_2_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.362 r  out_data_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.362    out_data_reg[16]_i_3_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.476 r  out_data_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.476    out_data_reg[16]_i_15_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.590 r  out_data_reg[17]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.590    out_data_reg[17]_i_4_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.924 r  out_data_reg[17]_i_3/O[1]
                         net (fo=2, routed)           0.815     8.739    out_data_reg[17]_i_3_n_6
    SLICE_X10Y83         LUT4 (Prop_lut4_I2_O)        0.331     9.070 r  out_data[16]_i_6/O
                         net (fo=1, routed)           0.848     9.918    out_data[16]_i_6_n_0
    SLICE_X10Y83         LUT6 (Prop_lut6_I1_O)        0.348    10.266 r  out_data[16]_i_2/O
                         net (fo=17, routed)          1.008    11.274    out_data[16]_i_2_n_0
    SLICE_X10Y80         LUT4 (Prop_lut4_I0_O)        0.124    11.398 r  out_data[14]_i_1/O
                         net (fo=1, routed)           0.000    11.398    out_rounded[14]
    SLICE_X10Y80         FDRE                                         r  out_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      8.000     8.000 r  
    N15                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    N15                  IBUF (Prop_ibuf_I_O)         0.814     8.814 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.911    10.725    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.816 r  clock_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.513    12.330    clock_IBUF_BUFG
    SLICE_X10Y80         FDRE                                         r  out_data_reg[14]/C
                         clock pessimism              0.339    12.669    
                         clock uncertainty           -0.035    12.633    
    SLICE_X10Y80         FDRE (Setup_fdre_C_D)        0.081    12.714    out_data_reg[14]
  -------------------------------------------------------------------
                         required time                         12.714    
                         arrival time                         -11.398    
  -------------------------------------------------------------------
                         slack                                  1.316    

Slack (MET) :             1.327ns  (required time - arrival time)
  Source:                 mult/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            out_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clock rise@8.000ns - clock rise@0.000ns)
  Data Path Delay:        6.641ns  (logic 2.955ns (44.497%)  route 3.686ns (55.503%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.330ns = ( 12.330 - 8.000 ) 
    Source Clock Delay      (SCD):    4.783ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clock_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.724     4.783    mult/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X0Y32          DSP48E1                                      r  mult/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      0.434     5.217 r  mult/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[9]
                         net (fo=4, routed)           1.015     6.232    p[9]
    SLICE_X11Y77         LUT2 (Prop_lut2_I0_O)        0.124     6.356 r  out_data[2]_i_3/O
                         net (fo=1, routed)           0.000     6.356    out_data[2]_i_3_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.906 r  out_data_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.906    out_data_reg[2]_i_2_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.020 r  out_data_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.020    out_data_reg[6]_i_2_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.134 r  out_data_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.134    out_data_reg[10]_i_2_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.248 r  out_data_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.248    out_data_reg[14]_i_2_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.362 r  out_data_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.362    out_data_reg[16]_i_3_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.476 r  out_data_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.476    out_data_reg[16]_i_15_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.590 r  out_data_reg[17]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.590    out_data_reg[17]_i_4_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.924 r  out_data_reg[17]_i_3/O[1]
                         net (fo=2, routed)           0.815     8.739    out_data_reg[17]_i_3_n_6
    SLICE_X10Y83         LUT4 (Prop_lut4_I2_O)        0.331     9.070 r  out_data[16]_i_6/O
                         net (fo=1, routed)           0.848     9.918    out_data[16]_i_6_n_0
    SLICE_X10Y83         LUT6 (Prop_lut6_I1_O)        0.348    10.266 r  out_data[16]_i_2/O
                         net (fo=17, routed)          1.008    11.274    out_data[16]_i_2_n_0
    SLICE_X10Y80         LUT4 (Prop_lut4_I0_O)        0.150    11.424 r  out_data[15]_i_1/O
                         net (fo=1, routed)           0.000    11.424    out_rounded[15]
    SLICE_X10Y80         FDRE                                         r  out_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      8.000     8.000 r  
    N15                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    N15                  IBUF (Prop_ibuf_I_O)         0.814     8.814 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.911    10.725    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.816 r  clock_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.513    12.330    clock_IBUF_BUFG
    SLICE_X10Y80         FDRE                                         r  out_data_reg[15]/C
                         clock pessimism              0.339    12.669    
                         clock uncertainty           -0.035    12.633    
    SLICE_X10Y80         FDRE (Setup_fdre_C_D)        0.118    12.751    out_data_reg[15]
  -------------------------------------------------------------------
                         required time                         12.751    
                         arrival time                         -11.424    
  -------------------------------------------------------------------
                         slack                                  1.327    

Slack (MET) :             1.338ns  (required time - arrival time)
  Source:                 mult/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            out_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clock rise@8.000ns - clock rise@0.000ns)
  Data Path Delay:        6.588ns  (logic 2.929ns (44.460%)  route 3.659ns (55.540%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.329ns = ( 12.329 - 8.000 ) 
    Source Clock Delay      (SCD):    4.783ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clock_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.724     4.783    mult/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X0Y32          DSP48E1                                      r  mult/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      0.434     5.217 r  mult/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[9]
                         net (fo=4, routed)           1.015     6.232    p[9]
    SLICE_X11Y77         LUT2 (Prop_lut2_I0_O)        0.124     6.356 r  out_data[2]_i_3/O
                         net (fo=1, routed)           0.000     6.356    out_data[2]_i_3_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.906 r  out_data_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.906    out_data_reg[2]_i_2_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.020 r  out_data_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.020    out_data_reg[6]_i_2_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.134 r  out_data_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.134    out_data_reg[10]_i_2_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.248 r  out_data_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.248    out_data_reg[14]_i_2_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.362 r  out_data_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.362    out_data_reg[16]_i_3_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.476 r  out_data_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.476    out_data_reg[16]_i_15_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.590 r  out_data_reg[17]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.590    out_data_reg[17]_i_4_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.924 r  out_data_reg[17]_i_3/O[1]
                         net (fo=2, routed)           0.815     8.739    out_data_reg[17]_i_3_n_6
    SLICE_X10Y83         LUT4 (Prop_lut4_I2_O)        0.331     9.070 r  out_data[16]_i_6/O
                         net (fo=1, routed)           0.848     9.918    out_data[16]_i_6_n_0
    SLICE_X10Y83         LUT6 (Prop_lut6_I1_O)        0.348    10.266 r  out_data[16]_i_2/O
                         net (fo=17, routed)          0.981    11.247    out_data[16]_i_2_n_0
    SLICE_X10Y78         LUT4 (Prop_lut4_I0_O)        0.124    11.371 r  out_data[0]_i_1/O
                         net (fo=1, routed)           0.000    11.371    out_rounded[0]
    SLICE_X10Y78         FDRE                                         r  out_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      8.000     8.000 r  
    N15                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    N15                  IBUF (Prop_ibuf_I_O)         0.814     8.814 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.911    10.725    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.816 r  clock_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.512    12.329    clock_IBUF_BUFG
    SLICE_X10Y78         FDRE                                         r  out_data_reg[0]/C
                         clock pessimism              0.339    12.668    
                         clock uncertainty           -0.035    12.632    
    SLICE_X10Y78         FDRE (Setup_fdre_C_D)        0.077    12.709    out_data_reg[0]
  -------------------------------------------------------------------
                         required time                         12.709    
                         arrival time                         -11.371    
  -------------------------------------------------------------------
                         slack                                  1.338    

Slack (MET) :             1.353ns  (required time - arrival time)
  Source:                 mult/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            out_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clock rise@8.000ns - clock rise@0.000ns)
  Data Path Delay:        6.614ns  (logic 2.955ns (44.679%)  route 3.659ns (55.321%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.329ns = ( 12.329 - 8.000 ) 
    Source Clock Delay      (SCD):    4.783ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clock_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.724     4.783    mult/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X0Y32          DSP48E1                                      r  mult/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      0.434     5.217 r  mult/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[9]
                         net (fo=4, routed)           1.015     6.232    p[9]
    SLICE_X11Y77         LUT2 (Prop_lut2_I0_O)        0.124     6.356 r  out_data[2]_i_3/O
                         net (fo=1, routed)           0.000     6.356    out_data[2]_i_3_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.906 r  out_data_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.906    out_data_reg[2]_i_2_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.020 r  out_data_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.020    out_data_reg[6]_i_2_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.134 r  out_data_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.134    out_data_reg[10]_i_2_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.248 r  out_data_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.248    out_data_reg[14]_i_2_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.362 r  out_data_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.362    out_data_reg[16]_i_3_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.476 r  out_data_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.476    out_data_reg[16]_i_15_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.590 r  out_data_reg[17]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.590    out_data_reg[17]_i_4_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.924 r  out_data_reg[17]_i_3/O[1]
                         net (fo=2, routed)           0.815     8.739    out_data_reg[17]_i_3_n_6
    SLICE_X10Y83         LUT4 (Prop_lut4_I2_O)        0.331     9.070 r  out_data[16]_i_6/O
                         net (fo=1, routed)           0.848     9.918    out_data[16]_i_6_n_0
    SLICE_X10Y83         LUT6 (Prop_lut6_I1_O)        0.348    10.266 r  out_data[16]_i_2/O
                         net (fo=17, routed)          0.981    11.247    out_data[16]_i_2_n_0
    SLICE_X10Y78         LUT4 (Prop_lut4_I0_O)        0.150    11.397 r  out_data[1]_i_1/O
                         net (fo=1, routed)           0.000    11.397    out_rounded[1]
    SLICE_X10Y78         FDRE                                         r  out_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      8.000     8.000 r  
    N15                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    N15                  IBUF (Prop_ibuf_I_O)         0.814     8.814 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.911    10.725    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.816 r  clock_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.512    12.329    clock_IBUF_BUFG
    SLICE_X10Y78         FDRE                                         r  out_data_reg[1]/C
                         clock pessimism              0.339    12.668    
                         clock uncertainty           -0.035    12.632    
    SLICE_X10Y78         FDRE (Setup_fdre_C_D)        0.118    12.750    out_data_reg[1]
  -------------------------------------------------------------------
                         required time                         12.750    
                         arrival time                         -11.397    
  -------------------------------------------------------------------
                         slack                                  1.353    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mult/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/C[0]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.026%)  route 0.211ns (59.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.407ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clock_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.565     1.407    clock_IBUF_BUFG
    SLICE_X13Y80         FDRE                                         r  c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y80         FDRE (Prop_fdre_C_Q)         0.141     1.548 r  c_reg[0]/Q
                         net (fo=1, routed)           0.211     1.760    mult/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/C[0]
    DSP48_X0Y32          DSP48E1                                      r  mult/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/C[0]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clock_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.924     2.013    mult/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X0Y32          DSP48E1                                      r  mult/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism             -0.480     1.533    
    DSP48_X0Y32          DSP48E1 (Hold_dsp48e1_CLK_C[0])
                                                      0.096     1.629    mult/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 c_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mult/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/C[9]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.636%)  route 0.190ns (57.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clock_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.567     1.409    clock_IBUF_BUFG
    SLICE_X11Y82         FDRE                                         r  c_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y82         FDRE (Prop_fdre_C_Q)         0.141     1.550 r  c_reg[9]/Q
                         net (fo=1, routed)           0.190     1.740    mult/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/C[9]
    DSP48_X0Y32          DSP48E1                                      r  mult/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/C[9]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clock_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.924     2.013    mult/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X0Y32          DSP48E1                                      r  mult/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism             -0.501     1.512    
    DSP48_X0Y32          DSP48E1 (Hold_dsp48e1_CLK_C[9])
                                                      0.096     1.608    mult/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 c_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mult/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/C[27]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.893%)  route 0.212ns (60.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.408ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clock_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.566     1.408    clock_IBUF_BUFG
    SLICE_X13Y81         FDRE                                         r  c_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y81         FDRE (Prop_fdre_C_Q)         0.141     1.549 r  c_reg[27]/Q
                         net (fo=1, routed)           0.212     1.762    mult/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/C[27]
    DSP48_X0Y32          DSP48E1                                      r  mult/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/C[27]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clock_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.924     2.013    mult/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X0Y32          DSP48E1                                      r  mult/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism             -0.480     1.533    
    DSP48_X0Y32          DSP48E1 (Hold_dsp48e1_CLK_C[27])
                                                      0.096     1.629    mult/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 c_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mult/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/C[20]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.753%)  route 0.214ns (60.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.407ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clock_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.565     1.407    clock_IBUF_BUFG
    SLICE_X13Y80         FDRE                                         r  c_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y80         FDRE (Prop_fdre_C_Q)         0.141     1.548 r  c_reg[20]/Q
                         net (fo=1, routed)           0.214     1.762    mult/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/C[20]
    DSP48_X0Y32          DSP48E1                                      r  mult/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/C[20]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clock_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.924     2.013    mult/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X0Y32          DSP48E1                                      r  mult/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism             -0.480     1.533    
    DSP48_X0Y32          DSP48E1 (Hold_dsp48e1_CLK_C[20])
                                                      0.096     1.629    mult/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 c_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mult/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/C[12]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.026%)  route 0.211ns (59.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.410ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clock_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.568     1.410    clock_IBUF_BUFG
    SLICE_X13Y83         FDRE                                         r  c_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y83         FDRE (Prop_fdre_C_Q)         0.141     1.551 r  c_reg[12]/Q
                         net (fo=1, routed)           0.211     1.763    mult/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/C[12]
    DSP48_X0Y32          DSP48E1                                      r  mult/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/C[12]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clock_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.924     2.013    mult/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X0Y32          DSP48E1                                      r  mult/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism             -0.480     1.533    
    DSP48_X0Y32          DSP48E1 (Hold_dsp48e1_CLK_C[12])
                                                      0.096     1.629    mult/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 c_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mult/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/C[13]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.753%)  route 0.214ns (60.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.410ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clock_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.568     1.410    clock_IBUF_BUFG
    SLICE_X13Y83         FDRE                                         r  c_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y83         FDRE (Prop_fdre_C_Q)         0.141     1.551 r  c_reg[13]/Q
                         net (fo=1, routed)           0.214     1.765    mult/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/C[13]
    DSP48_X0Y32          DSP48E1                                      r  mult/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/C[13]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clock_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.924     2.013    mult/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X0Y32          DSP48E1                                      r  mult/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism             -0.480     1.533    
    DSP48_X0Y32          DSP48E1 (Hold_dsp48e1_CLK_C[13])
                                                      0.096     1.629    mult/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 c_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mult/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/C[4]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.164ns (43.702%)  route 0.211ns (56.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.408ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clock_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.566     1.408    clock_IBUF_BUFG
    SLICE_X12Y81         FDRE                                         r  c_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y81         FDRE (Prop_fdre_C_Q)         0.164     1.572 r  c_reg[4]/Q
                         net (fo=1, routed)           0.211     1.784    mult/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/C[4]
    DSP48_X0Y32          DSP48E1                                      r  mult/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/C[4]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clock_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.924     2.013    mult/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X0Y32          DSP48E1                                      r  mult/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism             -0.480     1.533    
    DSP48_X0Y32          DSP48E1 (Hold_dsp48e1_CLK_C[4])
                                                      0.096     1.629    mult/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 c_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mult/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/C[3]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.164ns (43.566%)  route 0.212ns (56.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.407ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clock_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.565     1.407    clock_IBUF_BUFG
    SLICE_X12Y80         FDRE                                         r  c_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y80         FDRE (Prop_fdre_C_Q)         0.164     1.571 r  c_reg[3]/Q
                         net (fo=1, routed)           0.212     1.784    mult/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/C[3]
    DSP48_X0Y32          DSP48E1                                      r  mult/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/C[3]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clock_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.924     2.013    mult/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X0Y32          DSP48E1                                      r  mult/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism             -0.480     1.533    
    DSP48_X0Y32          DSP48E1 (Hold_dsp48e1_CLK_C[3])
                                                      0.096     1.629    mult/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 c_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mult/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/C[42]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.164ns (43.566%)  route 0.212ns (56.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.407ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clock_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.565     1.407    clock_IBUF_BUFG
    SLICE_X12Y80         FDRE                                         r  c_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y80         FDRE (Prop_fdre_C_Q)         0.164     1.571 r  c_reg[42]/Q
                         net (fo=1, routed)           0.212     1.784    mult/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/C[42]
    DSP48_X0Y32          DSP48E1                                      r  mult/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/C[42]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clock_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.924     2.013    mult/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X0Y32          DSP48E1                                      r  mult/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism             -0.480     1.533    
    DSP48_X0Y32          DSP48E1 (Hold_dsp48e1_CLK_C[42])
                                                      0.096     1.629    mult/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 c_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mult/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/C[11]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.164ns (43.566%)  route 0.212ns (56.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clock_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.567     1.409    clock_IBUF_BUFG
    SLICE_X12Y82         FDRE                                         r  c_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y82         FDRE (Prop_fdre_C_Q)         0.164     1.573 r  c_reg[11]/Q
                         net (fo=1, routed)           0.212     1.786    mult/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/C[11]
    DSP48_X0Y32          DSP48E1                                      r  mult/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/C[11]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clock_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.924     2.013    mult/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X0Y32          DSP48E1                                      r  mult/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism             -0.480     1.533    
    DSP48_X0Y32          DSP48E1 (Hold_dsp48e1_CLK_C[11])
                                                      0.096     1.629    mult/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.157    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clock }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         8.000       5.846      DSP48_X0Y32    mult/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X6Y80    a_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X6Y84    a_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X6Y84    a_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X7Y83    a_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X7Y83    a_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X7Y83    a_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X6Y83    a_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X6Y84    a_reg[16]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X7Y81    a_reg[1]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X7Y81    a_reg[2]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X7Y81    a_reg[3]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X7Y81    a_reg[4]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X6Y81    a_reg[5]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X6Y81    b_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X6Y81    b_reg[1]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X6Y81    b_reg[2]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X10Y78   out_data_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X10Y78   out_data_reg[1]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X6Y84    a_reg[10]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X6Y84    a_reg[10]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X6Y84    a_reg[11]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X6Y84    a_reg[11]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X7Y83    a_reg[12]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X7Y83    a_reg[12]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X7Y83    a_reg[13]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X7Y83    a_reg[13]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X7Y83    a_reg[14]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X7Y83    a_reg[14]/C



