Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sat Dec  9 10:59:43 2023
| Host         : xyh running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lcd_rgb_char_timing_summary_routed.rpt -pb lcd_rgb_char_timing_summary_routed.pb -rpx lcd_rgb_char_timing_summary_routed.rpx -warn_on_violation
| Design       : lcd_rgb_char
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                       Violations  
---------  ----------------  --------------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree             3           
HPDR-1     Warning           Port pin direction inconsistency  21          
TIMING-18  Warning           Missing input or output delay     50          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (26)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     10.130        0.000                      0                 3851        0.092        0.000                      0                 3851        9.500        0.000                       0                   543  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk            10.130        0.000                      0                 3851        0.092        0.000                      0                 3851        9.500        0.000                       0                   543  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack       10.130ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.130ns  (required time - arrival time)
  Source:                 u_lcd_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_lcd_display/pixel_data_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.860ns  (logic 1.150ns (11.663%)  route 8.710ns (88.337%))
  Logic Levels:           5  (LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.704ns = ( 25.704 - 20.000 ) 
    Source Clock Delay      (SCD):    6.357ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           2.032     3.462    u_rd_id/sys_clk_IBUF
    SLICE_X49Y55         LUT5 (Prop_lut5_I4_O)        0.105     3.567 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.113     3.680    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6_n_0
    SLICE_X49Y55         LUT5 (Prop_lut5_I4_O)        0.105     3.785 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.404     4.188    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3_n_0
    SLICE_X49Y48         LUT6 (Prop_lut6_I5_O)        0.105     4.293 r  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.586     4.879    lcd_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     4.964 r  lcd_clk_OBUF_BUFG_inst/O
                         net (fo=528, routed)         1.393     6.357    u_lcd_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X52Y43         FDRE                                         r  u_lcd_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y43         FDRE (Prop_fdre_C_Q)         0.379     6.736 r  u_lcd_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=132, routed)         5.949    12.685    u_lcd_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X106Y53        LUT6 (Prop_lut6_I2_O)        0.105    12.790 r  u_lcd_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[20]_INST_0_i_8/O
                         net (fo=1, routed)           1.478    14.267    u_lcd_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[20]_INST_0_i_8_n_0
    SLICE_X91Y48         LUT6 (Prop_lut6_I2_O)        0.105    14.372 r  u_lcd_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[20]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    14.372    u_lcd_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[20]_INST_0_i_2_n_0
    SLICE_X91Y48         MUXF7 (Prop_muxf7_I1_O)      0.206    14.578 r  u_lcd_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[20]_INST_0/O
                         net (fo=1, routed)           0.764    15.343    u_lcd_driver/doutb[20]
    SLICE_X91Y49         LUT6 (Prop_lut6_I3_O)        0.250    15.593 r  u_lcd_driver/pixel_data[20]_i_2/O
                         net (fo=1, routed)           0.520    16.113    u_lcd_driver/pixel_data[20]_i_2_n_0
    SLICE_X90Y52         LUT5 (Prop_lut5_I4_O)        0.105    16.218 r  u_lcd_driver/pixel_data[20]_i_1/O
                         net (fo=1, routed)           0.000    16.218    u_lcd_display/D[20]
    SLICE_X90Y52         FDCE                                         r  u_lcd_display/pixel_data_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.721    23.085    u_rd_id/sys_clk_IBUF
    SLICE_X49Y55         LUT5 (Prop_lut5_I4_O)        0.084    23.169 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.095    23.264    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6_n_0
    SLICE_X49Y55         LUT5 (Prop_lut5_I4_O)        0.084    23.348 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.338    23.685    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3_n_0
    SLICE_X49Y48         LUT6 (Prop_lut6_I5_O)        0.084    23.769 r  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    24.280    lcd_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    24.357 r  lcd_clk_OBUF_BUFG_inst/O
                         net (fo=528, routed)         1.347    25.704    u_lcd_display/lcd_clk_OBUF_BUFG
    SLICE_X90Y52         FDCE                                         r  u_lcd_display/pixel_data_reg[20]/C
                         clock pessimism              0.607    26.311    
                         clock uncertainty           -0.035    26.276    
    SLICE_X90Y52         FDCE (Setup_fdce_C_D)        0.072    26.348    u_lcd_display/pixel_data_reg[20]
  -------------------------------------------------------------------
                         required time                         26.348    
                         arrival time                         -16.218    
  -------------------------------------------------------------------
                         slack                                 10.130    

Slack (MET) :             10.174ns  (required time - arrival time)
  Source:                 u_rd_id/lcd_id_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_lcd_driver/data_req_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        10.693ns  (logic 3.294ns (30.805%)  route 7.399ns (69.195%))
  Logic Levels:           11  (CARRY4=3 LUT2=4 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.873ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.584ns = ( 25.584 - 20.000 ) 
    Source Clock Delay      (SCD):    4.777ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.390     4.777    u_rd_id/sys_clk_IBUF_BUFG
    SLICE_X46Y55         FDCE                                         r  u_rd_id/lcd_id_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y55         FDCE (Prop_fdce_C_Q)         0.398     5.175 r  u_rd_id/lcd_id_reg[8]/Q
                         net (fo=12, routed)          1.358     6.533    u_rd_id/lcd_id_reg_n_0_[8]
    SLICE_X47Y56         LUT2 (Prop_lut2_I0_O)        0.251     6.784 r  u_rd_id/data_req5__5_carry_i_10/O
                         net (fo=2, routed)           0.562     7.346    u_rd_id/data_req5__5_carry_i_10_n_0
    SLICE_X46Y56         LUT6 (Prop_lut6_I3_O)        0.274     7.620 f  u_rd_id/data_req5__5_carry_i_9/O
                         net (fo=2, routed)           0.716     8.336    u_rd_id/data_req5__5_carry_i_9_n_0
    SLICE_X46Y56         LUT6 (Prop_lut6_I1_O)        0.105     8.441 r  u_rd_id/data_req5_carry_i_4/O
                         net (fo=17, routed)          1.009     9.450    u_rd_id/lcd_id_reg[8]_2
    SLICE_X46Y57         LUT2 (Prop_lut2_I1_O)        0.126     9.576 r  u_rd_id/data_req5__5_carry_i_7/O
                         net (fo=7, routed)           0.742    10.318    u_rd_id/lcd_id_reg[8]_3
    SLICE_X48Y56         LUT2 (Prop_lut2_I0_O)        0.283    10.601 r  u_rd_id/data_req5__5_carry_i_3/O
                         net (fo=1, routed)           0.000    10.601    u_lcd_driver/i__carry_i_9_1[2]
    SLICE_X48Y56         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    10.933 r  u_lcd_driver/data_req5__5_carry/CO[3]
                         net (fo=7, routed)           1.084    12.017    u_rd_id/data_req5[5]
    SLICE_X47Y58         LUT3 (Prop_lut3_I1_O)        0.105    12.122 r  u_rd_id/data_req4_carry__1_i_4/O
                         net (fo=1, routed)           0.000    12.122    u_lcd_driver/data_req3_carry__0_i_4_0[1]
    SLICE_X47Y58         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481    12.603 r  u_lcd_driver/data_req4_carry__1/O[2]
                         net (fo=2, routed)           0.693    13.296    u_lcd_driver/O[2]
    SLICE_X46Y59         LUT2 (Prop_lut2_I1_O)        0.253    13.549 r  u_lcd_driver/data_req3_carry__0_i_3/O
                         net (fo=1, routed)           0.000    13.549    u_lcd_driver/data_req3_carry__0_i_3_n_0
    SLICE_X46Y59         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.409    13.958 r  u_lcd_driver/data_req3_carry__0/CO[1]
                         net (fo=1, routed)           1.235    15.193    u_lcd_driver/data_req3
    SLICE_X51Y57         LUT4 (Prop_lut4_I3_O)        0.277    15.470 r  u_lcd_driver/data_req_i_1/O
                         net (fo=1, routed)           0.000    15.470    u_lcd_driver/data_req0
    SLICE_X51Y57         FDCE                                         r  u_lcd_driver/data_req_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.721    23.085    u_rd_id/sys_clk_IBUF
    SLICE_X49Y55         LUT5 (Prop_lut5_I4_O)        0.084    23.169 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.095    23.264    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6_n_0
    SLICE_X49Y55         LUT5 (Prop_lut5_I4_O)        0.084    23.348 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.338    23.685    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3_n_0
    SLICE_X49Y48         LUT6 (Prop_lut6_I5_O)        0.084    23.769 r  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    24.280    lcd_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    24.357 r  lcd_clk_OBUF_BUFG_inst/O
                         net (fo=528, routed)         1.227    25.584    u_lcd_driver/lcd_clk_OBUF_BUFG
    SLICE_X51Y57         FDCE                                         r  u_lcd_driver/data_req_reg/C
                         clock pessimism              0.066    25.650    
                         clock uncertainty           -0.035    25.615    
    SLICE_X51Y57         FDCE (Setup_fdce_C_D)        0.030    25.645    u_lcd_driver/data_req_reg
  -------------------------------------------------------------------
                         required time                         25.645    
                         arrival time                         -15.470    
  -------------------------------------------------------------------
                         slack                                 10.174    

Slack (MET) :             10.238ns  (required time - arrival time)
  Source:                 u_lcd_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_lcd_display/pixel_data_reg[15]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.711ns  (logic 1.393ns (14.344%)  route 8.318ns (85.656%))
  Logic Levels:           5  (LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.648ns = ( 25.648 - 20.000 ) 
    Source Clock Delay      (SCD):    6.354ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           2.032     3.462    u_rd_id/sys_clk_IBUF
    SLICE_X49Y55         LUT5 (Prop_lut5_I4_O)        0.105     3.567 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.113     3.680    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6_n_0
    SLICE_X49Y55         LUT5 (Prop_lut5_I4_O)        0.105     3.785 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.404     4.188    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3_n_0
    SLICE_X49Y48         LUT6 (Prop_lut6_I5_O)        0.105     4.293 r  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.586     4.879    lcd_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     4.964 r  lcd_clk_OBUF_BUFG_inst/O
                         net (fo=528, routed)         1.390     6.354    u_lcd_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X40Y59         FDRE                                         r  u_lcd_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.379     6.733 r  u_lcd_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=114, routed)         4.854    11.587    u_lcd_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X91Y10         MUXF7 (Prop_muxf7_S_O)       0.227    11.814 r  u_lcd_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_4/O
                         net (fo=1, routed)           1.869    13.683    u_lcd_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_4_n_0
    SLICE_X91Y50         LUT6 (Prop_lut6_I1_O)        0.252    13.935 r  u_lcd_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    13.935    u_lcd_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_1_n_0
    SLICE_X91Y50         MUXF7 (Prop_muxf7_I0_O)      0.178    14.113 r  u_lcd_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0/O
                         net (fo=1, routed)           0.437    14.550    u_lcd_driver/douta[15]
    SLICE_X86Y50         LUT6 (Prop_lut6_I4_O)        0.252    14.802 r  u_lcd_driver/pixel_data[15]_i_4/O
                         net (fo=1, routed)           1.158    15.960    u_lcd_driver/pixel_data[15]_i_4_n_0
    SLICE_X66Y52         LUT6 (Prop_lut6_I4_O)        0.105    16.065 r  u_lcd_driver/pixel_data[15]_i_1/O
                         net (fo=1, routed)           0.000    16.065    u_lcd_display/D[15]
    SLICE_X66Y52         FDPE                                         r  u_lcd_display/pixel_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.721    23.085    u_rd_id/sys_clk_IBUF
    SLICE_X49Y55         LUT5 (Prop_lut5_I4_O)        0.084    23.169 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.095    23.264    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6_n_0
    SLICE_X49Y55         LUT5 (Prop_lut5_I4_O)        0.084    23.348 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.338    23.685    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3_n_0
    SLICE_X49Y48         LUT6 (Prop_lut6_I5_O)        0.084    23.769 r  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    24.280    lcd_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    24.357 r  lcd_clk_OBUF_BUFG_inst/O
                         net (fo=528, routed)         1.291    25.648    u_lcd_display/lcd_clk_OBUF_BUFG
    SLICE_X66Y52         FDPE                                         r  u_lcd_display/pixel_data_reg[15]/C
                         clock pessimism              0.619    26.267    
                         clock uncertainty           -0.035    26.232    
    SLICE_X66Y52         FDPE (Setup_fdpe_C_D)        0.072    26.304    u_lcd_display/pixel_data_reg[15]
  -------------------------------------------------------------------
                         required time                         26.304    
                         arrival time                         -16.065    
  -------------------------------------------------------------------
                         slack                                 10.238    

Slack (MET) :             10.280ns  (required time - arrival time)
  Source:                 u_lcd_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_lcd_display/pixel_data_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.618ns  (logic 1.128ns (11.728%)  route 8.490ns (88.272%))
  Logic Levels:           5  (LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.653ns = ( 25.653 - 20.000 ) 
    Source Clock Delay      (SCD):    6.357ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           2.032     3.462    u_rd_id/sys_clk_IBUF
    SLICE_X49Y55         LUT5 (Prop_lut5_I4_O)        0.105     3.567 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.113     3.680    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6_n_0
    SLICE_X49Y55         LUT5 (Prop_lut5_I4_O)        0.105     3.785 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.404     4.188    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3_n_0
    SLICE_X49Y48         LUT6 (Prop_lut6_I5_O)        0.105     4.293 r  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.586     4.879    lcd_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     4.964 r  lcd_clk_OBUF_BUFG_inst/O
                         net (fo=528, routed)         1.393     6.357    u_lcd_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X52Y43         FDRE                                         r  u_lcd_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y43         FDRE (Prop_fdre_C_Q)         0.379     6.736 r  u_lcd_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=132, routed)         5.950    12.686    u_lcd_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X106Y53        LUT6 (Prop_lut6_I2_O)        0.105    12.791 r  u_lcd_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_8/O
                         net (fo=1, routed)           1.235    14.026    u_lcd_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_8_n_0
    SLICE_X91Y48         LUT6 (Prop_lut6_I2_O)        0.105    14.131 r  u_lcd_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    14.131    u_lcd_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_2_n_0
    SLICE_X91Y48         MUXF7 (Prop_muxf7_I1_O)      0.182    14.313 r  u_lcd_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0/O
                         net (fo=1, routed)           0.860    15.173    u_lcd_driver/doutb[18]
    SLICE_X89Y48         LUT6 (Prop_lut6_I4_O)        0.252    15.425 r  u_lcd_driver/pixel_data[18]_i_2/O
                         net (fo=1, routed)           0.445    15.870    u_lcd_driver/pixel_data[18]_i_2_n_0
    SLICE_X88Y51         LUT5 (Prop_lut5_I4_O)        0.105    15.975 r  u_lcd_driver/pixel_data[18]_i_1/O
                         net (fo=1, routed)           0.000    15.975    u_lcd_display/D[18]
    SLICE_X88Y51         FDCE                                         r  u_lcd_display/pixel_data_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.721    23.085    u_rd_id/sys_clk_IBUF
    SLICE_X49Y55         LUT5 (Prop_lut5_I4_O)        0.084    23.169 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.095    23.264    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6_n_0
    SLICE_X49Y55         LUT5 (Prop_lut5_I4_O)        0.084    23.348 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.338    23.685    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3_n_0
    SLICE_X49Y48         LUT6 (Prop_lut6_I5_O)        0.084    23.769 r  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    24.280    lcd_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    24.357 r  lcd_clk_OBUF_BUFG_inst/O
                         net (fo=528, routed)         1.296    25.653    u_lcd_display/lcd_clk_OBUF_BUFG
    SLICE_X88Y51         FDCE                                         r  u_lcd_display/pixel_data_reg[18]/C
                         clock pessimism              0.607    26.260    
                         clock uncertainty           -0.035    26.225    
    SLICE_X88Y51         FDCE (Setup_fdce_C_D)        0.030    26.255    u_lcd_display/pixel_data_reg[18]
  -------------------------------------------------------------------
                         required time                         26.255    
                         arrival time                         -15.975    
  -------------------------------------------------------------------
                         slack                                 10.280    

Slack (MET) :             10.330ns  (required time - arrival time)
  Source:                 u_lcd_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_lcd_display/pixel_data_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.562ns  (logic 1.457ns (15.238%)  route 8.105ns (84.762%))
  Logic Levels:           6  (LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.644ns = ( 25.644 - 20.000 ) 
    Source Clock Delay      (SCD):    6.357ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           2.032     3.462    u_rd_id/sys_clk_IBUF
    SLICE_X49Y55         LUT5 (Prop_lut5_I4_O)        0.105     3.567 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.113     3.680    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6_n_0
    SLICE_X49Y55         LUT5 (Prop_lut5_I4_O)        0.105     3.785 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.404     4.188    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3_n_0
    SLICE_X49Y48         LUT6 (Prop_lut6_I5_O)        0.105     4.293 r  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.586     4.879    lcd_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     4.964 r  lcd_clk_OBUF_BUFG_inst/O
                         net (fo=528, routed)         1.393     6.357    u_lcd_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X53Y43         FDRE                                         r  u_lcd_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y43         FDRE (Prop_fdre_C_Q)         0.379     6.736 r  u_lcd_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep/Q
                         net (fo=66, routed)          3.666    10.402    u_lcd_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep_n_0
    SLICE_X54Y112        LUT6 (Prop_lut6_I4_O)        0.105    10.507 r  u_lcd_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_15/O
                         net (fo=1, routed)           0.000    10.507    u_lcd_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_15_n_0
    SLICE_X54Y112        MUXF7 (Prop_muxf7_I1_O)      0.178    10.685 r  u_lcd_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_5/O
                         net (fo=1, routed)           2.794    13.479    u_lcd_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_5_n_0
    SLICE_X48Y49         LUT6 (Prop_lut6_I3_O)        0.241    13.720 r  u_lcd_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    13.720    u_lcd_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_1_n_0
    SLICE_X48Y49         MUXF7 (Prop_muxf7_I0_O)      0.199    13.919 r  u_lcd_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0/O
                         net (fo=1, routed)           0.652    14.572    u_lcd_driver/doutb[7]
    SLICE_X50Y49         LUT6 (Prop_lut6_I1_O)        0.250    14.822 r  u_lcd_driver/pixel_data[7]_i_2/O
                         net (fo=1, routed)           0.992    15.814    u_lcd_driver/pixel_data[7]_i_2_n_0
    SLICE_X59Y51         LUT6 (Prop_lut6_I4_O)        0.105    15.919 r  u_lcd_driver/pixel_data[7]_i_1/O
                         net (fo=1, routed)           0.000    15.919    u_lcd_display/D[7]
    SLICE_X59Y51         FDPE                                         r  u_lcd_display/pixel_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.721    23.085    u_rd_id/sys_clk_IBUF
    SLICE_X49Y55         LUT5 (Prop_lut5_I4_O)        0.084    23.169 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.095    23.264    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6_n_0
    SLICE_X49Y55         LUT5 (Prop_lut5_I4_O)        0.084    23.348 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.338    23.685    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3_n_0
    SLICE_X49Y48         LUT6 (Prop_lut6_I5_O)        0.084    23.769 r  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    24.280    lcd_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    24.357 r  lcd_clk_OBUF_BUFG_inst/O
                         net (fo=528, routed)         1.287    25.644    u_lcd_display/lcd_clk_OBUF_BUFG
    SLICE_X59Y51         FDPE                                         r  u_lcd_display/pixel_data_reg[7]/C
                         clock pessimism              0.607    26.251    
                         clock uncertainty           -0.035    26.216    
    SLICE_X59Y51         FDPE (Setup_fdpe_C_D)        0.033    26.249    u_lcd_display/pixel_data_reg[7]
  -------------------------------------------------------------------
                         required time                         26.249    
                         arrival time                         -15.919    
  -------------------------------------------------------------------
                         slack                                 10.330    

Slack (MET) :             10.363ns  (required time - arrival time)
  Source:                 u_lcd_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_lcd_display/pixel_data_reg[22]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.537ns  (logic 1.128ns (11.828%)  route 8.409ns (88.172%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.653ns = ( 25.653 - 20.000 ) 
    Source Clock Delay      (SCD):    6.357ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           2.032     3.462    u_rd_id/sys_clk_IBUF
    SLICE_X49Y55         LUT5 (Prop_lut5_I4_O)        0.105     3.567 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.113     3.680    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6_n_0
    SLICE_X49Y55         LUT5 (Prop_lut5_I4_O)        0.105     3.785 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.404     4.188    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3_n_0
    SLICE_X49Y48         LUT6 (Prop_lut6_I5_O)        0.105     4.293 r  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.586     4.879    lcd_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     4.964 r  lcd_clk_OBUF_BUFG_inst/O
                         net (fo=528, routed)         1.393     6.357    u_lcd_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X52Y43         FDRE                                         r  u_lcd_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y43         FDRE (Prop_fdre_C_Q)         0.379     6.736 r  u_lcd_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=132, routed)         5.830    12.566    u_lcd_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X106Y52        LUT6 (Prop_lut6_I2_O)        0.105    12.671 r  u_lcd_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[22]_INST_0_i_8/O
                         net (fo=1, routed)           1.436    14.107    u_lcd_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[22]_INST_0_i_8_n_0
    SLICE_X89Y49         LUT6 (Prop_lut6_I2_O)        0.105    14.212 r  u_lcd_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[22]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    14.212    u_lcd_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[22]_INST_0_i_2_n_0
    SLICE_X89Y49         MUXF7 (Prop_muxf7_I1_O)      0.182    14.394 r  u_lcd_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[22]_INST_0/O
                         net (fo=1, routed)           0.674    15.068    u_lcd_driver/doutb[22]
    SLICE_X86Y49         LUT6 (Prop_lut6_I1_O)        0.252    15.320 r  u_lcd_driver/pixel_data[22]_i_2/O
                         net (fo=1, routed)           0.469    15.789    u_lcd_driver/pixel_data[22]_i_2_n_0
    SLICE_X84Y51         LUT6 (Prop_lut6_I4_O)        0.105    15.894 r  u_lcd_driver/pixel_data[22]_i_1/O
                         net (fo=1, routed)           0.000    15.894    u_lcd_display/D[22]
    SLICE_X84Y51         FDPE                                         r  u_lcd_display/pixel_data_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.721    23.085    u_rd_id/sys_clk_IBUF
    SLICE_X49Y55         LUT5 (Prop_lut5_I4_O)        0.084    23.169 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.095    23.264    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6_n_0
    SLICE_X49Y55         LUT5 (Prop_lut5_I4_O)        0.084    23.348 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.338    23.685    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3_n_0
    SLICE_X49Y48         LUT6 (Prop_lut6_I5_O)        0.084    23.769 r  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    24.280    lcd_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    24.357 r  lcd_clk_OBUF_BUFG_inst/O
                         net (fo=528, routed)         1.296    25.653    u_lcd_display/lcd_clk_OBUF_BUFG
    SLICE_X84Y51         FDPE                                         r  u_lcd_display/pixel_data_reg[22]/C
                         clock pessimism              0.607    26.260    
                         clock uncertainty           -0.035    26.225    
    SLICE_X84Y51         FDPE (Setup_fdpe_C_D)        0.032    26.257    u_lcd_display/pixel_data_reg[22]
  -------------------------------------------------------------------
                         required time                         26.257    
                         arrival time                         -15.894    
  -------------------------------------------------------------------
                         slack                                 10.363    

Slack (MET) :             10.466ns  (required time - arrival time)
  Source:                 u_rd_id/lcd_id_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_lcd_driver/pixel_xpos_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        10.401ns  (logic 2.304ns (22.151%)  route 8.097ns (77.849%))
  Logic Levels:           9  (CARRY4=2 LUT2=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.873ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.584ns = ( 25.584 - 20.000 ) 
    Source Clock Delay      (SCD):    4.777ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.390     4.777    u_rd_id/sys_clk_IBUF_BUFG
    SLICE_X46Y55         FDCE                                         r  u_rd_id/lcd_id_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y55         FDCE (Prop_fdce_C_Q)         0.398     5.175 r  u_rd_id/lcd_id_reg[8]/Q
                         net (fo=12, routed)          1.358     6.533    u_rd_id/lcd_id_reg_n_0_[8]
    SLICE_X47Y56         LUT2 (Prop_lut2_I0_O)        0.251     6.784 r  u_rd_id/data_req5__5_carry_i_10/O
                         net (fo=2, routed)           0.562     7.346    u_rd_id/data_req5__5_carry_i_10_n_0
    SLICE_X46Y56         LUT6 (Prop_lut6_I3_O)        0.274     7.620 f  u_rd_id/data_req5__5_carry_i_9/O
                         net (fo=2, routed)           0.716     8.336    u_rd_id/data_req5__5_carry_i_9_n_0
    SLICE_X46Y56         LUT6 (Prop_lut6_I1_O)        0.105     8.441 r  u_rd_id/data_req5_carry_i_4/O
                         net (fo=17, routed)          1.235     9.675    u_rd_id/lcd_id_reg[8]_2
    SLICE_X47Y59         LUT2 (Prop_lut2_I1_O)        0.105     9.780 f  u_rd_id/data_req4_carry__0_i_8/O
                         net (fo=29, routed)          1.169    10.949    u_lcd_driver/v_cnt_reg[0]_0
    SLICE_X48Y54         LUT4 (Prop_lut4_I1_O)        0.118    11.067 r  u_lcd_driver/pixel_xpos0_carry__0_i_1/O
                         net (fo=2, routed)           1.169    12.236    u_lcd_driver/pixel_xpos0_carry__0_i_1_n_0
    SLICE_X48Y54         LUT5 (Prop_lut5_I0_O)        0.268    12.504 r  u_lcd_driver/pixel_xpos0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    12.504    u_lcd_driver/pixel_xpos0_carry__0_i_5_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    12.836 r  u_lcd_driver/pixel_xpos0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.836    u_lcd_driver/pixel_xpos0_carry__0_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    13.036 r  u_lcd_driver/pixel_xpos0_carry__1/O[2]
                         net (fo=1, routed)           1.889    14.926    u_lcd_driver/pixel_xpos0[10]
    SLICE_X52Y55         LUT2 (Prop_lut2_I1_O)        0.253    15.179 r  u_lcd_driver/pixel_xpos[10]_i_1/O
                         net (fo=1, routed)           0.000    15.179    u_lcd_driver/pixel_xpos[10]_i_1_n_0
    SLICE_X52Y55         FDCE                                         r  u_lcd_driver/pixel_xpos_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.721    23.085    u_rd_id/sys_clk_IBUF
    SLICE_X49Y55         LUT5 (Prop_lut5_I4_O)        0.084    23.169 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.095    23.264    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6_n_0
    SLICE_X49Y55         LUT5 (Prop_lut5_I4_O)        0.084    23.348 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.338    23.685    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3_n_0
    SLICE_X49Y48         LUT6 (Prop_lut6_I5_O)        0.084    23.769 r  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    24.280    lcd_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    24.357 r  lcd_clk_OBUF_BUFG_inst/O
                         net (fo=528, routed)         1.227    25.584    u_lcd_driver/lcd_clk_OBUF_BUFG
    SLICE_X52Y55         FDCE                                         r  u_lcd_driver/pixel_xpos_reg[10]/C
                         clock pessimism              0.066    25.650    
                         clock uncertainty           -0.035    25.615    
    SLICE_X52Y55         FDCE (Setup_fdce_C_D)        0.030    25.645    u_lcd_driver/pixel_xpos_reg[10]
  -------------------------------------------------------------------
                         required time                         25.645    
                         arrival time                         -15.179    
  -------------------------------------------------------------------
                         slack                                 10.466    

Slack (MET) :             10.540ns  (required time - arrival time)
  Source:                 u_rd_id/lcd_id_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_lcd_driver/pixel_ypos_reg[4]_rep/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        10.086ns  (logic 1.954ns (19.374%)  route 8.132ns (80.626%))
  Logic Levels:           7  (CARRY4=2 LUT3=2 LUT4=3)
  Clock Path Skew:        0.873ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.584ns = ( 25.584 - 20.000 ) 
    Source Clock Delay      (SCD):    4.777ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.390     4.777    u_rd_id/sys_clk_IBUF_BUFG
    SLICE_X46Y55         FDCE                                         r  u_rd_id/lcd_id_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y55         FDCE (Prop_fdce_C_Q)         0.433     5.210 f  u_rd_id/lcd_id_reg[1]/Q
                         net (fo=8, routed)           1.918     7.128    u_rd_id/lcd_id_reg_n_0_[1]
    SLICE_X46Y55         LUT4 (Prop_lut4_I0_O)        0.105     7.233 r  u_rd_id/data_req4_carry_i_6/O
                         net (fo=2, routed)           1.090     8.323    u_rd_id/data_req4_carry_i_6_n_0
    SLICE_X47Y56         LUT4 (Prop_lut4_I1_O)        0.105     8.428 f  u_rd_id/data_req5__5_carry_i_6/O
                         net (fo=29, routed)          1.602    10.029    u_rd_id/lcd_id_reg[3]_3[2]
    SLICE_X48Y60         LUT3 (Prop_lut3_I2_O)        0.126    10.155 r  u_rd_id/i__carry__0_i_3__0/O
                         net (fo=2, routed)           1.250    11.405    u_rd_id/v_cnt_reg[5][0]
    SLICE_X48Y60         LUT4 (Prop_lut4_I2_O)        0.267    11.672 r  u_rd_id/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000    11.672    u_lcd_driver/_inferred__4/i__carry__1_1[1]
    SLICE_X48Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    12.129 r  u_lcd_driver/_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.129    u_lcd_driver/_inferred__4/i__carry__0_n_0
    SLICE_X48Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    12.319 f  u_lcd_driver/_inferred__4/i__carry__1/CO[2]
                         net (fo=18, routed)          1.426    13.746    u_lcd_driver/_inferred__4/i__carry__1_n_1
    SLICE_X51Y57         LUT3 (Prop_lut3_I1_O)        0.271    14.017 r  u_lcd_driver/pixel_ypos[4]_rep_i_1/O
                         net (fo=1, routed)           0.846    14.863    u_lcd_driver/pixel_ypos[4]_rep_i_1_n_0
    SLICE_X51Y57         FDCE                                         r  u_lcd_driver/pixel_ypos_reg[4]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.721    23.085    u_rd_id/sys_clk_IBUF
    SLICE_X49Y55         LUT5 (Prop_lut5_I4_O)        0.084    23.169 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.095    23.264    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6_n_0
    SLICE_X49Y55         LUT5 (Prop_lut5_I4_O)        0.084    23.348 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.338    23.685    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3_n_0
    SLICE_X49Y48         LUT6 (Prop_lut6_I5_O)        0.084    23.769 r  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    24.280    lcd_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    24.357 r  lcd_clk_OBUF_BUFG_inst/O
                         net (fo=528, routed)         1.227    25.584    u_lcd_driver/lcd_clk_OBUF_BUFG
    SLICE_X51Y57         FDCE                                         r  u_lcd_driver/pixel_ypos_reg[4]_rep/C
                         clock pessimism              0.066    25.650    
                         clock uncertainty           -0.035    25.615    
    SLICE_X51Y57         FDCE (Setup_fdce_C_D)       -0.212    25.403    u_lcd_driver/pixel_ypos_reg[4]_rep
  -------------------------------------------------------------------
                         required time                         25.403    
                         arrival time                         -14.863    
  -------------------------------------------------------------------
                         slack                                 10.540    

Slack (MET) :             10.647ns  (required time - arrival time)
  Source:                 u_rd_id/lcd_id_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_lcd_driver/pixel_ypos_reg[0]_rep/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        10.144ns  (logic 1.944ns (19.165%)  route 8.200ns (80.835%))
  Logic Levels:           7  (CARRY4=2 LUT3=2 LUT4=3)
  Clock Path Skew:        0.873ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.584ns = ( 25.584 - 20.000 ) 
    Source Clock Delay      (SCD):    4.777ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.390     4.777    u_rd_id/sys_clk_IBUF_BUFG
    SLICE_X46Y55         FDCE                                         r  u_rd_id/lcd_id_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y55         FDCE (Prop_fdce_C_Q)         0.433     5.210 f  u_rd_id/lcd_id_reg[1]/Q
                         net (fo=8, routed)           1.918     7.128    u_rd_id/lcd_id_reg_n_0_[1]
    SLICE_X46Y55         LUT4 (Prop_lut4_I0_O)        0.105     7.233 r  u_rd_id/data_req4_carry_i_6/O
                         net (fo=2, routed)           1.090     8.323    u_rd_id/data_req4_carry_i_6_n_0
    SLICE_X47Y56         LUT4 (Prop_lut4_I1_O)        0.105     8.428 f  u_rd_id/data_req5__5_carry_i_6/O
                         net (fo=29, routed)          1.602    10.029    u_rd_id/lcd_id_reg[3]_3[2]
    SLICE_X48Y60         LUT3 (Prop_lut3_I2_O)        0.126    10.155 r  u_rd_id/i__carry__0_i_3__0/O
                         net (fo=2, routed)           1.250    11.405    u_rd_id/v_cnt_reg[5][0]
    SLICE_X48Y60         LUT4 (Prop_lut4_I2_O)        0.267    11.672 r  u_rd_id/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000    11.672    u_lcd_driver/_inferred__4/i__carry__1_1[1]
    SLICE_X48Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    12.129 r  u_lcd_driver/_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.129    u_lcd_driver/_inferred__4/i__carry__0_n_0
    SLICE_X48Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    12.319 f  u_lcd_driver/_inferred__4/i__carry__1/CO[2]
                         net (fo=18, routed)          1.420    13.739    u_lcd_driver/_inferred__4/i__carry__1_n_1
    SLICE_X52Y57         LUT3 (Prop_lut3_I1_O)        0.261    14.000 r  u_lcd_driver/pixel_ypos[0]_rep_i_1/O
                         net (fo=1, routed)           0.921    14.921    u_lcd_driver/pixel_ypos[0]_rep_i_1_n_0
    SLICE_X53Y57         FDCE                                         r  u_lcd_driver/pixel_ypos_reg[0]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.721    23.085    u_rd_id/sys_clk_IBUF
    SLICE_X49Y55         LUT5 (Prop_lut5_I4_O)        0.084    23.169 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.095    23.264    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6_n_0
    SLICE_X49Y55         LUT5 (Prop_lut5_I4_O)        0.084    23.348 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.338    23.685    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3_n_0
    SLICE_X49Y48         LUT6 (Prop_lut6_I5_O)        0.084    23.769 r  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    24.280    lcd_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    24.357 r  lcd_clk_OBUF_BUFG_inst/O
                         net (fo=528, routed)         1.227    25.584    u_lcd_driver/lcd_clk_OBUF_BUFG
    SLICE_X53Y57         FDCE                                         r  u_lcd_driver/pixel_ypos_reg[0]_rep/C
                         clock pessimism              0.066    25.650    
                         clock uncertainty           -0.035    25.615    
    SLICE_X53Y57         FDCE (Setup_fdce_C_D)       -0.047    25.568    u_lcd_driver/pixel_ypos_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         25.568    
                         arrival time                         -14.921    
  -------------------------------------------------------------------
                         slack                                 10.647    

Slack (MET) :             10.673ns  (required time - arrival time)
  Source:                 u_lcd_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_lcd_display/pixel_data_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.333ns  (logic 1.380ns (14.786%)  route 7.953ns (85.214%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.704ns = ( 25.704 - 20.000 ) 
    Source Clock Delay      (SCD):    6.354ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           2.032     3.462    u_rd_id/sys_clk_IBUF
    SLICE_X49Y55         LUT5 (Prop_lut5_I4_O)        0.105     3.567 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.113     3.680    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6_n_0
    SLICE_X49Y55         LUT5 (Prop_lut5_I4_O)        0.105     3.785 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.404     4.188    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3_n_0
    SLICE_X49Y48         LUT6 (Prop_lut6_I5_O)        0.105     4.293 r  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.586     4.879    lcd_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     4.964 r  lcd_clk_OBUF_BUFG_inst/O
                         net (fo=528, routed)         1.390     6.354    u_lcd_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X40Y59         FDRE                                         r  u_lcd_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.379     6.733 r  u_lcd_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=114, routed)         5.258    11.992    u_lcd_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X90Y12         MUXF7 (Prop_muxf7_S_O)       0.241    12.233 r  u_lcd_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0_i_4/O
                         net (fo=1, routed)           1.701    13.934    u_lcd_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0_i_4_n_0
    SLICE_X90Y47         LUT6 (Prop_lut6_I1_O)        0.241    14.175 r  u_lcd_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    14.175    u_lcd_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0_i_1_n_0
    SLICE_X90Y47         MUXF7 (Prop_muxf7_I0_O)      0.173    14.348 r  u_lcd_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0/O
                         net (fo=1, routed)           0.757    15.104    u_lcd_driver/douta[16]
    SLICE_X91Y50         LUT6 (Prop_lut6_I2_O)        0.241    15.345 r  u_lcd_driver/pixel_data[16]_i_2/O
                         net (fo=1, routed)           0.237    15.582    u_lcd_driver/pixel_data[16]_i_2_n_0
    SLICE_X90Y51         LUT5 (Prop_lut5_I4_O)        0.105    15.687 r  u_lcd_driver/pixel_data[16]_i_1/O
                         net (fo=1, routed)           0.000    15.687    u_lcd_display/D[16]
    SLICE_X90Y51         FDCE                                         r  u_lcd_display/pixel_data_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.721    23.085    u_rd_id/sys_clk_IBUF
    SLICE_X49Y55         LUT5 (Prop_lut5_I4_O)        0.084    23.169 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.095    23.264    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6_n_0
    SLICE_X49Y55         LUT5 (Prop_lut5_I4_O)        0.084    23.348 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.338    23.685    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3_n_0
    SLICE_X49Y48         LUT6 (Prop_lut6_I5_O)        0.084    23.769 r  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    24.280    lcd_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    24.357 r  lcd_clk_OBUF_BUFG_inst/O
                         net (fo=528, routed)         1.347    25.704    u_lcd_display/lcd_clk_OBUF_BUFG
    SLICE_X90Y51         FDCE                                         r  u_lcd_display/pixel_data_reg[16]/C
                         clock pessimism              0.619    26.323    
                         clock uncertainty           -0.035    26.288    
    SLICE_X90Y51         FDCE (Setup_fdce_C_D)        0.072    26.360    u_lcd_display/pixel_data_reg[16]
  -------------------------------------------------------------------
                         required time                         26.360    
                         arrival time                         -15.687    
  -------------------------------------------------------------------
                         slack                                 10.673    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 u_lcd_display/rom_addr_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_lcd_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[91].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.141ns (23.185%)  route 0.467ns (76.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.311ns
    Source Clock Delay      (SCD):    2.504ns
    Clock Pessimism Removal (CPR):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.035     1.301    u_rd_id/sys_clk_IBUF
    SLICE_X49Y55         LUT5 (Prop_lut5_I4_O)        0.045     1.346 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.049     1.395    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6_n_0
    SLICE_X49Y55         LUT5 (Prop_lut5_I4_O)        0.045     1.440 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.192     1.632    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3_n_0
    SLICE_X49Y48         LUT6 (Prop_lut6_I5_O)        0.045     1.677 r  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.247     1.924    lcd_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.950 r  lcd_clk_OBUF_BUFG_inst/O
                         net (fo=528, routed)         0.555     2.504    u_lcd_display/lcd_clk_OBUF_BUFG
    SLICE_X51Y52         FDCE                                         r  u_lcd_display/rom_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y52         FDCE (Prop_fdce_C_Q)         0.141     2.645 r  u_lcd_display/rom_addr_reg[11]/Q
                         net (fo=117, routed)         0.467     3.113    u_lcd_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[91].ram.r/prim_init.ram/addra[11]
    RAMB36_X3Y9          RAMB36E1                                     r  u_lcd_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[91].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.208     1.663    u_rd_id/sys_clk_IBUF
    SLICE_X49Y55         LUT5 (Prop_lut5_I4_O)        0.056     1.719 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.058     1.776    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6_n_0
    SLICE_X49Y55         LUT5 (Prop_lut5_I4_O)        0.056     1.832 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.226     2.058    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3_n_0
    SLICE_X49Y48         LUT6 (Prop_lut6_I5_O)        0.056     2.114 r  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.281     2.395    lcd_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.424 r  lcd_clk_OBUF_BUFG_inst/O
                         net (fo=528, routed)         0.888     3.311    u_lcd_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[91].ram.r/prim_init.ram/clka
    RAMB36_X3Y9          RAMB36E1                                     r  u_lcd_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[91].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.474     2.837    
    RAMB36_X3Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     3.020    u_lcd_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[91].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.020    
                         arrival time                           3.113    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 u_lcd_display/rom_addr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_lcd_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[91].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.141ns (22.655%)  route 0.481ns (77.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.311ns
    Source Clock Delay      (SCD):    2.504ns
    Clock Pessimism Removal (CPR):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.035     1.301    u_rd_id/sys_clk_IBUF
    SLICE_X49Y55         LUT5 (Prop_lut5_I4_O)        0.045     1.346 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.049     1.395    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6_n_0
    SLICE_X49Y55         LUT5 (Prop_lut5_I4_O)        0.045     1.440 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.192     1.632    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3_n_0
    SLICE_X49Y48         LUT6 (Prop_lut6_I5_O)        0.045     1.677 r  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.247     1.924    lcd_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.950 r  lcd_clk_OBUF_BUFG_inst/O
                         net (fo=528, routed)         0.555     2.504    u_lcd_display/lcd_clk_OBUF_BUFG
    SLICE_X51Y50         FDCE                                         r  u_lcd_display/rom_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y50         FDCE (Prop_fdce_C_Q)         0.141     2.645 r  u_lcd_display/rom_addr_reg[5]/Q
                         net (fo=117, routed)         0.481     3.127    u_lcd_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[91].ram.r/prim_init.ram/addra[5]
    RAMB36_X3Y9          RAMB36E1                                     r  u_lcd_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[91].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.208     1.663    u_rd_id/sys_clk_IBUF
    SLICE_X49Y55         LUT5 (Prop_lut5_I4_O)        0.056     1.719 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.058     1.776    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6_n_0
    SLICE_X49Y55         LUT5 (Prop_lut5_I4_O)        0.056     1.832 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.226     2.058    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3_n_0
    SLICE_X49Y48         LUT6 (Prop_lut6_I5_O)        0.056     2.114 r  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.281     2.395    lcd_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.424 r  lcd_clk_OBUF_BUFG_inst/O
                         net (fo=528, routed)         0.888     3.311    u_lcd_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[91].ram.r/prim_init.ram/clka
    RAMB36_X3Y9          RAMB36E1                                     r  u_lcd_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[91].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.474     2.837    
    RAMB36_X3Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     3.020    u_lcd_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[91].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.020    
                         arrival time                           3.127    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_lcd_display/rom_addr_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_lcd_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[91].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.141ns (22.612%)  route 0.483ns (77.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.311ns
    Source Clock Delay      (SCD):    2.504ns
    Clock Pessimism Removal (CPR):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.035     1.301    u_rd_id/sys_clk_IBUF
    SLICE_X49Y55         LUT5 (Prop_lut5_I4_O)        0.045     1.346 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.049     1.395    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6_n_0
    SLICE_X49Y55         LUT5 (Prop_lut5_I4_O)        0.045     1.440 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.192     1.632    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3_n_0
    SLICE_X49Y48         LUT6 (Prop_lut6_I5_O)        0.045     1.677 r  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.247     1.924    lcd_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.950 r  lcd_clk_OBUF_BUFG_inst/O
                         net (fo=528, routed)         0.555     2.504    u_lcd_display/lcd_clk_OBUF_BUFG
    SLICE_X51Y52         FDCE                                         r  u_lcd_display/rom_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y52         FDCE (Prop_fdce_C_Q)         0.141     2.645 r  u_lcd_display/rom_addr_reg[10]/Q
                         net (fo=117, routed)         0.483     3.128    u_lcd_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[91].ram.r/prim_init.ram/addra[10]
    RAMB36_X3Y9          RAMB36E1                                     r  u_lcd_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[91].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.208     1.663    u_rd_id/sys_clk_IBUF
    SLICE_X49Y55         LUT5 (Prop_lut5_I4_O)        0.056     1.719 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.058     1.776    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6_n_0
    SLICE_X49Y55         LUT5 (Prop_lut5_I4_O)        0.056     1.832 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.226     2.058    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3_n_0
    SLICE_X49Y48         LUT6 (Prop_lut6_I5_O)        0.056     2.114 r  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.281     2.395    lcd_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.424 r  lcd_clk_OBUF_BUFG_inst/O
                         net (fo=528, routed)         0.888     3.311    u_lcd_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[91].ram.r/prim_init.ram/clka
    RAMB36_X3Y9          RAMB36E1                                     r  u_lcd_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[91].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.474     2.837    
    RAMB36_X3Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     3.020    u_lcd_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[91].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.020    
                         arrival time                           3.128    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 u_lcd_display/rom_addr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_lcd_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[91].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.141ns (22.307%)  route 0.491ns (77.693%))
  Logic Levels:           0  
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.311ns
    Source Clock Delay      (SCD):    2.504ns
    Clock Pessimism Removal (CPR):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.035     1.301    u_rd_id/sys_clk_IBUF
    SLICE_X49Y55         LUT5 (Prop_lut5_I4_O)        0.045     1.346 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.049     1.395    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6_n_0
    SLICE_X49Y55         LUT5 (Prop_lut5_I4_O)        0.045     1.440 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.192     1.632    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3_n_0
    SLICE_X49Y48         LUT6 (Prop_lut6_I5_O)        0.045     1.677 r  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.247     1.924    lcd_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.950 r  lcd_clk_OBUF_BUFG_inst/O
                         net (fo=528, routed)         0.555     2.504    u_lcd_display/lcd_clk_OBUF_BUFG
    SLICE_X53Y50         FDCE                                         r  u_lcd_display/rom_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDCE (Prop_fdce_C_Q)         0.141     2.645 r  u_lcd_display/rom_addr_reg[3]/Q
                         net (fo=117, routed)         0.491     3.137    u_lcd_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[91].ram.r/prim_init.ram/addra[3]
    RAMB36_X3Y9          RAMB36E1                                     r  u_lcd_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[91].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.208     1.663    u_rd_id/sys_clk_IBUF
    SLICE_X49Y55         LUT5 (Prop_lut5_I4_O)        0.056     1.719 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.058     1.776    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6_n_0
    SLICE_X49Y55         LUT5 (Prop_lut5_I4_O)        0.056     1.832 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.226     2.058    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3_n_0
    SLICE_X49Y48         LUT6 (Prop_lut6_I5_O)        0.056     2.114 r  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.281     2.395    lcd_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.424 r  lcd_clk_OBUF_BUFG_inst/O
                         net (fo=528, routed)         0.888     3.311    u_lcd_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[91].ram.r/prim_init.ram/clka
    RAMB36_X3Y9          RAMB36E1                                     r  u_lcd_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[91].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.474     2.837    
    RAMB36_X3Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     3.020    u_lcd_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[91].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.020    
                         arrival time                           3.137    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 u_lcd_display/rom_addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_lcd_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[91].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.141ns (22.170%)  route 0.495ns (77.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.311ns
    Source Clock Delay      (SCD):    2.504ns
    Clock Pessimism Removal (CPR):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.035     1.301    u_rd_id/sys_clk_IBUF
    SLICE_X49Y55         LUT5 (Prop_lut5_I4_O)        0.045     1.346 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.049     1.395    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6_n_0
    SLICE_X49Y55         LUT5 (Prop_lut5_I4_O)        0.045     1.440 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.192     1.632    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3_n_0
    SLICE_X49Y48         LUT6 (Prop_lut6_I5_O)        0.045     1.677 r  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.247     1.924    lcd_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.950 r  lcd_clk_OBUF_BUFG_inst/O
                         net (fo=528, routed)         0.555     2.504    u_lcd_display/lcd_clk_OBUF_BUFG
    SLICE_X53Y50         FDCE                                         r  u_lcd_display/rom_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDCE (Prop_fdce_C_Q)         0.141     2.645 r  u_lcd_display/rom_addr_reg[2]/Q
                         net (fo=117, routed)         0.495     3.140    u_lcd_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[91].ram.r/prim_init.ram/addra[2]
    RAMB36_X3Y9          RAMB36E1                                     r  u_lcd_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[91].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.208     1.663    u_rd_id/sys_clk_IBUF
    SLICE_X49Y55         LUT5 (Prop_lut5_I4_O)        0.056     1.719 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.058     1.776    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6_n_0
    SLICE_X49Y55         LUT5 (Prop_lut5_I4_O)        0.056     1.832 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.226     2.058    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3_n_0
    SLICE_X49Y48         LUT6 (Prop_lut6_I5_O)        0.056     2.114 r  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.281     2.395    lcd_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.424 r  lcd_clk_OBUF_BUFG_inst/O
                         net (fo=528, routed)         0.888     3.311    u_lcd_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[91].ram.r/prim_init.ram/clka
    RAMB36_X3Y9          RAMB36E1                                     r  u_lcd_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[91].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.474     2.837    
    RAMB36_X3Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     3.020    u_lcd_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[91].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.020    
                         arrival time                           3.140    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 u_lcd_driver/v_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_lcd_driver/v_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.212ns (42.798%)  route 0.283ns (57.203%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.246ns
    Source Clock Delay      (SCD):    2.501ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.035     1.301    u_rd_id/sys_clk_IBUF
    SLICE_X49Y55         LUT5 (Prop_lut5_I4_O)        0.045     1.346 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.049     1.395    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6_n_0
    SLICE_X49Y55         LUT5 (Prop_lut5_I4_O)        0.045     1.440 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.192     1.632    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3_n_0
    SLICE_X49Y48         LUT6 (Prop_lut6_I5_O)        0.045     1.677 r  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.247     1.924    lcd_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.950 r  lcd_clk_OBUF_BUFG_inst/O
                         net (fo=528, routed)         0.552     2.501    u_lcd_driver/lcd_clk_OBUF_BUFG
    SLICE_X50Y60         FDCE                                         r  u_lcd_driver/v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y60         FDCE (Prop_fdce_C_Q)         0.164     2.665 r  u_lcd_driver/v_cnt_reg[1]/Q
                         net (fo=12, routed)          0.283     2.949    u_lcd_driver/Q[0]
    SLICE_X49Y62         LUT5 (Prop_lut5_I1_O)        0.048     2.997 r  u_lcd_driver/v_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     2.997    u_lcd_driver/v_cnt[3]_i_1_n_0
    SLICE_X49Y62         FDCE                                         r  u_lcd_driver/v_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.208     1.663    u_rd_id/sys_clk_IBUF
    SLICE_X49Y55         LUT5 (Prop_lut5_I4_O)        0.056     1.719 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.058     1.776    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6_n_0
    SLICE_X49Y55         LUT5 (Prop_lut5_I4_O)        0.056     1.832 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.226     2.058    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3_n_0
    SLICE_X49Y48         LUT6 (Prop_lut6_I5_O)        0.056     2.114 r  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.281     2.395    lcd_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.424 r  lcd_clk_OBUF_BUFG_inst/O
                         net (fo=528, routed)         0.822     3.246    u_lcd_driver/lcd_clk_OBUF_BUFG
    SLICE_X49Y62         FDCE                                         r  u_lcd_driver/v_cnt_reg[3]/C
                         clock pessimism             -0.479     2.767    
    SLICE_X49Y62         FDCE (Hold_fdce_C_D)         0.107     2.874    u_lcd_driver/v_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.874    
                         arrival time                           2.997    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 u_lcd_driver/v_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_lcd_driver/v_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.209ns (42.449%)  route 0.283ns (57.551%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.246ns
    Source Clock Delay      (SCD):    2.501ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.035     1.301    u_rd_id/sys_clk_IBUF
    SLICE_X49Y55         LUT5 (Prop_lut5_I4_O)        0.045     1.346 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.049     1.395    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6_n_0
    SLICE_X49Y55         LUT5 (Prop_lut5_I4_O)        0.045     1.440 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.192     1.632    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3_n_0
    SLICE_X49Y48         LUT6 (Prop_lut6_I5_O)        0.045     1.677 r  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.247     1.924    lcd_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.950 r  lcd_clk_OBUF_BUFG_inst/O
                         net (fo=528, routed)         0.552     2.501    u_lcd_driver/lcd_clk_OBUF_BUFG
    SLICE_X50Y60         FDCE                                         r  u_lcd_driver/v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y60         FDCE (Prop_fdce_C_Q)         0.164     2.665 r  u_lcd_driver/v_cnt_reg[1]/Q
                         net (fo=12, routed)          0.283     2.949    u_lcd_driver/Q[0]
    SLICE_X49Y62         LUT4 (Prop_lut4_I2_O)        0.045     2.994 r  u_lcd_driver/v_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     2.994    u_lcd_driver/v_cnt[2]_i_1_n_0
    SLICE_X49Y62         FDCE                                         r  u_lcd_driver/v_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.208     1.663    u_rd_id/sys_clk_IBUF
    SLICE_X49Y55         LUT5 (Prop_lut5_I4_O)        0.056     1.719 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.058     1.776    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6_n_0
    SLICE_X49Y55         LUT5 (Prop_lut5_I4_O)        0.056     1.832 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.226     2.058    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3_n_0
    SLICE_X49Y48         LUT6 (Prop_lut6_I5_O)        0.056     2.114 r  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.281     2.395    lcd_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.424 r  lcd_clk_OBUF_BUFG_inst/O
                         net (fo=528, routed)         0.822     3.246    u_lcd_driver/lcd_clk_OBUF_BUFG
    SLICE_X49Y62         FDCE                                         r  u_lcd_driver/v_cnt_reg[2]/C
                         clock pessimism             -0.479     2.767    
    SLICE_X49Y62         FDCE (Hold_fdce_C_D)         0.091     2.858    u_lcd_driver/v_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.858    
                         arrival time                           2.994    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 u_lcd_display/rom_addr_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_lcd_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_init.ram/u_lcd_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_cooolgate_en_gate_915_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.186ns (36.416%)  route 0.325ns (63.584%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.247ns
    Source Clock Delay      (SCD):    2.503ns
    Clock Pessimism Removal (CPR):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.035     1.301    u_rd_id/sys_clk_IBUF
    SLICE_X49Y55         LUT5 (Prop_lut5_I4_O)        0.045     1.346 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.049     1.395    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6_n_0
    SLICE_X49Y55         LUT5 (Prop_lut5_I4_O)        0.045     1.440 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.192     1.632    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3_n_0
    SLICE_X49Y48         LUT6 (Prop_lut6_I5_O)        0.045     1.677 r  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.247     1.924    lcd_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.950 r  lcd_clk_OBUF_BUFG_inst/O
                         net (fo=528, routed)         0.554     2.503    u_lcd_display/lcd_clk_OBUF_BUFG
    SLICE_X53Y53         FDCE                                         r  u_lcd_display/rom_addr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y53         FDCE (Prop_fdce_C_Q)         0.141     2.644 f  u_lcd_display/rom_addr_reg[14]/Q
                         net (fo=73, routed)          0.325     2.969    u_lcd_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[95].ram.r/prim_init.ram/addra[14]
    SLICE_X51Y46         LUT4 (Prop_lut4_I2_O)        0.045     3.014 r  u_lcd_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[95].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__4/O
                         net (fo=3, routed)           0.000     3.014    u_lcd_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_init.ram/ena_array[0]
    SLICE_X51Y46         FDCE                                         r  u_lcd_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_init.ram/u_lcd_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_cooolgate_en_gate_915_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.208     1.663    u_rd_id/sys_clk_IBUF
    SLICE_X49Y55         LUT5 (Prop_lut5_I4_O)        0.056     1.719 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.058     1.776    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6_n_0
    SLICE_X49Y55         LUT5 (Prop_lut5_I4_O)        0.056     1.832 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.226     2.058    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3_n_0
    SLICE_X49Y48         LUT6 (Prop_lut6_I5_O)        0.056     2.114 r  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.281     2.395    lcd_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.424 r  lcd_clk_OBUF_BUFG_inst/O
                         net (fo=528, routed)         0.823     3.247    u_lcd_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_init.ram/clka
    SLICE_X51Y46         FDCE                                         r  u_lcd_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_init.ram/u_lcd_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_cooolgate_en_gate_915_cooolDelFlop/C
                         clock pessimism             -0.474     2.773    
    SLICE_X51Y46         FDCE (Hold_fdce_C_D)         0.091     2.864    u_lcd_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_init.ram/u_lcd_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_cooolgate_en_gate_915_cooolDelFlop
  -------------------------------------------------------------------
                         required time                         -2.864    
                         arrival time                           3.014    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 u_lcd_display/rom_addrb_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_lcd_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.141ns (21.900%)  route 0.503ns (78.100%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.290ns
    Source Clock Delay      (SCD):    2.508ns
    Clock Pessimism Removal (CPR):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.035     1.301    u_rd_id/sys_clk_IBUF
    SLICE_X49Y55         LUT5 (Prop_lut5_I4_O)        0.045     1.346 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.049     1.395    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6_n_0
    SLICE_X49Y55         LUT5 (Prop_lut5_I4_O)        0.045     1.440 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.192     1.632    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3_n_0
    SLICE_X49Y48         LUT6 (Prop_lut6_I5_O)        0.045     1.677 r  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.247     1.924    lcd_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.950 r  lcd_clk_OBUF_BUFG_inst/O
                         net (fo=528, routed)         0.559     2.508    u_lcd_display/lcd_clk_OBUF_BUFG
    SLICE_X44Y51         FDPE                                         r  u_lcd_display/rom_addrb_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y51         FDPE (Prop_fdpe_C_Q)         0.141     2.649 r  u_lcd_display/rom_addrb_reg[5]/Q
                         net (fo=117, routed)         0.503     3.152    u_lcd_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_init.ram/addrb[5]
    RAMB36_X2Y9          RAMB36E1                                     r  u_lcd_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.208     1.663    u_rd_id/sys_clk_IBUF
    SLICE_X49Y55         LUT5 (Prop_lut5_I4_O)        0.056     1.719 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.058     1.776    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6_n_0
    SLICE_X49Y55         LUT5 (Prop_lut5_I4_O)        0.056     1.832 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.226     2.058    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3_n_0
    SLICE_X49Y48         LUT6 (Prop_lut6_I5_O)        0.056     2.114 r  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.281     2.395    lcd_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.424 r  lcd_clk_OBUF_BUFG_inst/O
                         net (fo=528, routed)         0.867     3.290    u_lcd_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_init.ram/clkb
    RAMB36_X2Y9          RAMB36E1                                     r  u_lcd_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.474     2.816    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     2.999    u_lcd_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.999    
                         arrival time                           3.152    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 u_lcd_driver/v_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_lcd_driver/v_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.209ns (40.764%)  route 0.304ns (59.236%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.246ns
    Source Clock Delay      (SCD):    2.501ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.035     1.301    u_rd_id/sys_clk_IBUF
    SLICE_X49Y55         LUT5 (Prop_lut5_I4_O)        0.045     1.346 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.049     1.395    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6_n_0
    SLICE_X49Y55         LUT5 (Prop_lut5_I4_O)        0.045     1.440 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.192     1.632    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3_n_0
    SLICE_X49Y48         LUT6 (Prop_lut6_I5_O)        0.045     1.677 r  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.247     1.924    lcd_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.950 r  lcd_clk_OBUF_BUFG_inst/O
                         net (fo=528, routed)         0.552     2.501    u_lcd_driver/lcd_clk_OBUF_BUFG
    SLICE_X50Y61         FDCE                                         r  u_lcd_driver/v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y61         FDCE (Prop_fdce_C_Q)         0.164     2.665 r  u_lcd_driver/v_cnt_reg[0]/Q
                         net (fo=14, routed)          0.304     2.969    u_lcd_driver/v_cnt_reg[0]
    SLICE_X49Y62         LUT6 (Prop_lut6_I2_O)        0.045     3.014 r  u_lcd_driver/v_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     3.014    u_lcd_driver/v_cnt[4]_i_1_n_0
    SLICE_X49Y62         FDCE                                         r  u_lcd_driver/v_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.208     1.663    u_rd_id/sys_clk_IBUF
    SLICE_X49Y55         LUT5 (Prop_lut5_I4_O)        0.056     1.719 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.058     1.776    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6_n_0
    SLICE_X49Y55         LUT5 (Prop_lut5_I4_O)        0.056     1.832 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.226     2.058    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3_n_0
    SLICE_X49Y48         LUT6 (Prop_lut6_I5_O)        0.056     2.114 r  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.281     2.395    lcd_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.424 r  lcd_clk_OBUF_BUFG_inst/O
                         net (fo=528, routed)         0.822     3.246    u_lcd_driver/lcd_clk_OBUF_BUFG
    SLICE_X49Y62         FDCE                                         r  u_lcd_driver/v_cnt_reg[4]/C
                         clock pessimism             -0.479     2.767    
    SLICE_X49Y62         FDCE (Hold_fdce_C_D)         0.092     2.859    u_lcd_driver/v_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.859    
                         arrival time                           3.014    
  -------------------------------------------------------------------
                         slack                                  0.155    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         20.000      17.611     RAMB36_X2Y26  u_lcd_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.389         20.000      17.611     RAMB36_X2Y26  u_lcd_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         20.000      17.611     RAMB36_X2Y27  u_lcd_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.389         20.000      17.611     RAMB36_X2Y27  u_lcd_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         20.000      17.611     RAMB36_X4Y21  u_lcd_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.389         20.000      17.611     RAMB36_X4Y21  u_lcd_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         20.000      17.611     RAMB36_X4Y22  u_lcd_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.389         20.000      17.611     RAMB36_X4Y22  u_lcd_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         20.000      17.611     RAMB36_X2Y13  u_lcd_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.389         20.000      17.611     RAMB36_X2Y13  u_lcd_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X47Y55  u_clk_div/clk_12_5m_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X47Y55  u_clk_div/clk_12_5m_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X49Y55  u_clk_div/clk_25m_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X49Y55  u_clk_div/clk_25m_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X47Y55  u_clk_div/div_4_cnt_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X47Y55  u_clk_div/div_4_cnt_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X34Y48  u_lcd_display/pixel_data_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X34Y48  u_lcd_display/pixel_data_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X47Y49  u_lcd_display/pixel_data_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X47Y49  u_lcd_display/pixel_data_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X47Y55  u_clk_div/clk_12_5m_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X47Y55  u_clk_div/clk_12_5m_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X49Y55  u_clk_div/clk_25m_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X49Y55  u_clk_div/clk_25m_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X47Y55  u_clk_div/div_4_cnt_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X47Y55  u_clk_div/div_4_cnt_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X34Y48  u_lcd_display/pixel_data_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X34Y48  u_lcd_display/pixel_data_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X47Y49  u_lcd_display/pixel_data_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X47Y49  u_lcd_display/pixel_data_reg[10]/C



