!PADS-POWERPCB-V9.5-MILS! DESIGN DATABASE ASCII FILE 1.0

*PCB*        GENERAL PARAMETERS OF THE PCB

UNITS 0
MAXIMUMLAYER 2
ORIGIN 0.0 0.0

*REMARK* Synthetic test for solder mask and paste mask layer handling (issue 23254).
*REMARK* PADS pad stacks can include explicit Solder Mask Top (layer 21) and
*REMARK* Paste Mask Top (layer 23) entries. These must be imported as F.Mask
*REMARK* and F.Paste layers on KiCad pads.

*PARTDECAL*  ITEMS

*REMARK* NAME UNITS ORIX ORIY PIECES TERMINALS STACKS TEXT LABELS
*REMARK* PIECETYPE CORNERS WIDTHHGHT LEVEL RESTRICTIONS
*REMARK* T XLOC YLOC NMXLOC NMYLOC PINNUMBER
*REMARK* PAD PIN STACKLINES
*REMARK* LEVEL SIZE SHAPE [...]

SMD_WITH_MASK_PASTE M 0 0 0 1 1 0 0
T 0 0 0 0 1
PAD 0 5
-2 500 R
-1 0   R
0  0   R
21 500 R
23 500 R

SMD_WITH_MASK_ONLY M 0 0 0 1 1 0 0
T 0 0 0 0 1
PAD 0 4
-2 500 R
-1 0   R
0  0   R
21 500 R

SMD_NO_MASK M 0 0 0 1 1 0 0
T 0 0 0 0 1
PAD 0 3
-2 500 R
-1 0   R
0  0   R

PTH_WITH_MASK M 0 0 0 1 1 0 0
T 0 0 0 0 1
PAD 0 5 250
-2 500 R
-1 500 R
0  500 R
21 600 R
28 600 R

SMD_NO_PASTE M 0 0 0 1 1 0 0
T 0 0 0 0 1
PAD 0 4
-2 500 R
-1 0   R
0  0   R
23 0   R

*PART*       PART ITEMS

U1 SMD_WITH_MASK_PASTE 500 500 0 0 0
U2 SMD_WITH_MASK_ONLY 1500 500 0 0 0
U3 SMD_NO_MASK 2500 500 0 0 0
U4 PTH_WITH_MASK 3500 500 0 0 0
U5 SMD_NO_PASTE 4500 500 0 0 0

*NET*        NET LIST ITEMS

*SIGNAL* NET1
U1.1

*SIGNAL* NET2
U2.1

*SIGNAL* NET3
U3.1

*SIGNAL* NET4
U4.1

*SIGNAL* NET5
U5.1

*ROUTE*      ROUTING ITEMS

*LINES*      LINES ITEMS

BOARD_OUTLINE BOARD 0 0 1 0
CLOSED 5 10 0 0
0 0
5000 0
5000 2000
0 2000
0 0

*MISC*      MISCELLANEOUS PARAMETERS

LAYER DATA
{
LAYER 1
{
LAYER_NAME Top
LAYER_TYPE ROUTING
}
LAYER 2
{
LAYER_NAME Bottom
LAYER_TYPE ROUTING
}
LAYER 21
{
LAYER_NAME Solder Mask Top
LAYER_TYPE SOLDER_MASK
}
LAYER 22
{
LAYER_NAME Paste Mask Bottom
LAYER_TYPE PASTE_MASK
}
LAYER 23
{
LAYER_NAME Paste Mask Top
LAYER_TYPE PASTE_MASK
}
LAYER 28
{
LAYER_NAME Solder Mask Bottom
LAYER_TYPE SOLDER_MASK
}
}

*END*
