<html xmlns:v="urn:schemas-microsoft-com:vml" xmlns:o="urn:schemas-microsoft-com:office:office" xmlns="http://www.w3.org/TR/REC-html40">


<!-- Mirrored from www.ieee-isvlsi.org/ISVLSI_2012_Website/isvlsi11/program.html by HTTrack Website Copier/3.x [XR&CO'2014], Sat, 12 Apr 2025 15:42:13 GMT -->
<head>
<meta http-equiv="Content-Type" content="text/html; charset=windows-1252">
<title>Program Schedule</title>
<link rel="File-List" href="program_files/filelist.html">

<!--[if !mso]>
<style>
v\:*         { behavior: url(#default#VML) }
o\:*         { behavior: url(#default#VML) }
.shape       { behavior: url(#default#VML) }
 li.MsoNormal
	{mso-style-parent:"";
	margin-bottom:.0001pt;
	font-size:12.0pt;
	font-family:"Thorndale AMT","serif";
	margin-left:0in; margin-right:0in; margin-top:0in}
 table.MsoNormalTable
	{mso-style-parent:"";
	font-size:10.0pt;
	font-family:"Times New Roman","serif"}
</style>
<![endif]--><!--[if gte mso 9]>
<xml><o:shapedefaults v:ext="edit" spidmax="1027"/>
</xml><![endif]-->
<!--mstheme--><link rel="stylesheet" type="text/css" href="_themes/blends/blen1111.html"><meta name="Microsoft Theme" content="blends 1111">
</head>

<body>

<div align="center">
	<table border="0" cellpadding="0" cellspacing="0" height="826" width="1024">
		<!-- MSTableType="layout" -->
		<tr>
			<td valign="middle">
			<!-- MSCellType="DecArea" -->
			<p align="center">
<img border="0" src="commit1.jpg" width="137" height="163"></td>
			<td valign="top" height="112">
			<!-- MSCellType="ContentHead" -->
			<p align="center"><font size="5" color="#000000"> 
			<img border="0" src="chenna1.jpg" width="798" height="135"><br>
			<b>IEEE Computer Society<br>
			&nbsp;Annual Symposium on VLSI, Chennai, India,July 4-6, 2011</b></font></td>
		</tr>
		<tr>
			<td valign="top" width="224">
			<!-- MSCellType="NavBody" -->
			<p align="center">
		<!--webbot bot="Navigation" S-Type="sequence" S-Orientation="vertical" S-Rendering="graphics" B-Include-Home="TRUE" B-Include-Up="TRUE" U-Page="sid:1001" S-Theme="blank 0110" startspan --><script language="JavaScript"><!--
MSFPhover = 
  (((navigator.appName == "Netscape") && 
  (parseInt(navigator.appVersion) >= 3 )) || 
  ((navigator.appName == "Microsoft Internet Explorer") && 
  (parseInt(navigator.appVersion) >= 4 ))); 
function MSFPpreload(img) 
{
  var a=new Image(); a.src=img; return a; 
}
// --></script><script language="JavaScript"><!--
if(MSFPhover) { MSFPnav1n=MSFPpreload("_derived/home_cmp_blank110_vbtn.html"); MSFPnav1h=MSFPpreload("_derived/home_cmp_blank110_vbtn_a.html"); }
// --></script><a href="index-2.html" language="JavaScript" onmouseover="if(MSFPhover) document['MSFPnav1'].src=MSFPnav1h.src" onmouseout="if(MSFPhover) document['MSFPnav1'].src=MSFPnav1n.src"><img src="_derived/home_cmp_blank110_vbtn.html" width="140" height="40" border="0" alt="Home" name="MSFPnav1"></a><br><script language="JavaScript"><!--
if(MSFPhover) { MSFPnav2n=MSFPpreload("_derived/chennai.html_cmp_blank110_vbtn.html"); MSFPnav2h=MSFPpreload("_derived/chennai.html_cmp_blank110_vbtn_a.html"); }
// --></script><a href="chennai.html" language="JavaScript" onmouseover="if(MSFPhover) document['MSFPnav2'].src=MSFPnav2h.src" onmouseout="if(MSFPhover) document['MSFPnav2'].src=MSFPnav2n.src"><img src="_derived/chennai.html_cmp_blank110_vbtn.html" width="140" height="40" border="0" alt="Conference Location" name="MSFPnav2"></a><br><script language="JavaScript"><!--
if(MSFPhover) { MSFPnav3n=MSFPpreload("_derived/cfp.html_cmp_blank110_vbtn.html"); MSFPnav3h=MSFPpreload("_derived/cfp.html_cmp_blank110_vbtn_a.html"); }
// --></script><a href="cfp.html" language="JavaScript" onmouseover="if(MSFPhover) document['MSFPnav3'].src=MSFPnav3h.src" onmouseout="if(MSFPhover) document['MSFPnav3'].src=MSFPnav3n.src"><img src="_derived/cfp.html_cmp_blank110_vbtn.html" width="140" height="40" border="0" alt="Call For Papers" name="MSFPnav3"></a><br><script language="JavaScript"><!--
if(MSFPhover) { MSFPnav4n=MSFPpreload("_derived/committee.html_cmp_blank110_vbtn.html"); MSFPnav4h=MSFPpreload("_derived/committee.html_cmp_blank110_vbtn_a.html"); }
// --></script><a href="committee.html" language="JavaScript" onmouseover="if(MSFPhover) document['MSFPnav4'].src=MSFPnav4h.src" onmouseout="if(MSFPhover) document['MSFPnav4'].src=MSFPnav4n.src"><img src="_derived/committee.html_cmp_blank110_vbtn.html" width="140" height="40" border="0" alt="Committees" name="MSFPnav4"></a><br><script language="JavaScript"><!--
if(MSFPhover) { MSFPnav5n=MSFPpreload("_derived/dates.html_cmp_blank110_vbtn.html"); MSFPnav5h=MSFPpreload("_derived/dates.html_cmp_blank110_vbtn_a.html"); }
// --></script><a href="dates.html" language="JavaScript" onmouseover="if(MSFPhover) document['MSFPnav5'].src=MSFPnav5h.src" onmouseout="if(MSFPhover) document['MSFPnav5'].src=MSFPnav5n.src"><img src="_derived/dates.html_cmp_blank110_vbtn.html" width="140" height="40" border="0" alt="Important Dates" name="MSFPnav5"></a><br><script language="JavaScript"><!--
if(MSFPhover) { MSFPnav6n=MSFPpreload("_derived/submission.html_cmp_blank110_vbtn.html"); MSFPnav6h=MSFPpreload("_derived/submission.html_cmp_blank110_vbtn_a.html"); }
// --></script><a href="submission.html" language="JavaScript" onmouseover="if(MSFPhover) document['MSFPnav6'].src=MSFPnav6h.src" onmouseout="if(MSFPhover) document['MSFPnav6'].src=MSFPnav6n.src"><img src="_derived/submission.html_cmp_blank110_vbtn.html" width="140" height="40" border="0" alt="Paper Submission" name="MSFPnav6"></a><br><script language="JavaScript"><!--
if(MSFPhover) { MSFPnav7n=MSFPpreload("_derived/phd.html_cmp_blank110_vbtn.html"); MSFPnav7h=MSFPpreload("_derived/phd.html_cmp_blank110_vbtn_a.html"); }
// --></script><a href="phd.html" language="JavaScript" onmouseover="if(MSFPhover) document['MSFPnav7'].src=MSFPnav7h.src" onmouseout="if(MSFPhover) document['MSFPnav7'].src=MSFPnav7n.src"><img src="_derived/phd.html_cmp_blank110_vbtn.html" width="140" height="40" border="0" alt="PhD Forum" name="MSFPnav7"></a><br><img src="_derived/program.html_cmp_blank110_vbtn_p.html" width="140" height="40" border="0" alt="Program Schedule"><br><script language="JavaScript"><!--
if(MSFPhover) { MSFPnav8n=MSFPpreload("_derived/registration.html_cmp_blank110_vbtn.html"); MSFPnav8h=MSFPpreload("_derived/registration.html_cmp_blank110_vbtn_a.html"); }
// --></script><a href="registration.html" language="JavaScript" onmouseover="if(MSFPhover) document['MSFPnav8'].src=MSFPnav8h.src" onmouseout="if(MSFPhover) document['MSFPnav8'].src=MSFPnav8n.src"><img src="_derived/registration.html_cmp_blank110_vbtn.html" width="140" height="40" border="0" alt="Registration" name="MSFPnav8"></a><br><script language="JavaScript"><!--
if(MSFPhover) { MSFPnav9n=MSFPpreload("_derived/hotel.html_cmp_blank110_vbtn.html"); MSFPnav9h=MSFPpreload("_derived/hotel.html_cmp_blank110_vbtn_a.html"); }
// --></script><a href="hotel.html" language="JavaScript" onmouseover="if(MSFPhover) document['MSFPnav9'].src=MSFPnav9h.src" onmouseout="if(MSFPhover) document['MSFPnav9'].src=MSFPnav9n.src"><img src="_derived/hotel.html_cmp_blank110_vbtn.html" width="140" height="40" border="0" alt="Travel/Accommodation" name="MSFPnav9"></a><br><script language="JavaScript"><!--
if(MSFPhover) { MSFPnav10n=MSFPpreload("_derived/archive.htm_cmp_blank110_vbtn.html"); MSFPnav10h=MSFPpreload("_derived/archive.htm_cmp_blank110_vbtn_a.html"); }
// --></script><a href="archive.html" language="JavaScript" onmouseover="if(MSFPhover) document['MSFPnav10'].src=MSFPnav10h.src" onmouseout="if(MSFPhover) document['MSFPnav10'].src=MSFPnav10n.src"><img src="_derived/archive.htm_cmp_blank110_vbtn.html" width="140" height="40" border="0" alt="Past Conferences" name="MSFPnav10"></a><!--webbot bot="Navigation" i-checksum="24537" endspan --><p align="center">
		<font color="#0000FF"><b>Sponsored By: </b>
		</font>
		<img border="0" src="index.2.gif" width="155" height="60" align="center"><p align="center">
				<font color="black" face="Arial, Helvetica, sans-serif">

	<!--[if gte vml 1]><v:shapetype id="_x0000_t75"
 coordsize="21600,21600" o:spt="75" o:preferrelative="t" path="m@4@5l@4@11@9@11@9@5xe"
 filled="f" stroked="f">
 <v:stroke joinstyle="miter"/>
 <v:formulas>
  <v:f eqn="if lineDrawn pixelLineWidth 0"/>
  <v:f eqn="sum @0 1 0"/>
  <v:f eqn="sum 0 0 @1"/>
  <v:f eqn="prod @2 1 2"/>
  <v:f eqn="prod @3 21600 pixelWidth"/>
  <v:f eqn="prod @3 21600 pixelHeight"/>
  <v:f eqn="sum @0 0 1"/>
  <v:f eqn="prod @6 1 2"/>
  <v:f eqn="prod @7 21600 pixelWidth"/>
  <v:f eqn="sum @8 21600 0"/>
  <v:f eqn="prod @7 21600 pixelHeight"/>
  <v:f eqn="sum @10 21600 0"/>
 </v:formulas>
 <v:path o:extrusionok="f" gradientshapeok="t" o:connecttype="rect"/>
 <o:lock v:ext="edit" aspectratio="t"/>
</v:shapetype><v:shape id="Picture_x0020_31" o:spid="_x0000_s1025" type="#_x0000_t75"
 alt="archiv1" style='width:84.75pt;height:28.5pt;visibility:visible'
 strokeweight=".26358mm">
 <v:imagedata src="program_files/image001.jpg" o:title="archiv1"/>
</v:shape><![endif]--><![if !vml]><img border=0 width=113 height=38
src="program_files/image002.html" alt=archiv1 v:shapes="Picture_x0020_31"><![endif]></font></td>
			<td valign="top" height="714" width="800">
			<!-- MSCellType="ContentBody" -->
			<p class="MsoNormal" style="text-align: justify; font-size: 12.0pt; font-family: 'Thorndale AMT',serif; margin-left: 0in; margin-right: 0in; margin-top: 0in; margin-bottom: .0001pt">&nbsp;</p>
			<p class="MsoNormal" style="text-align: justify; font-size: 12.0pt; font-family: 'Thorndale AMT',serif; margin-left: 0in; margin-right: 0in; margin-top: 0in; margin-bottom: .0001pt">&nbsp;</p>
			<blockquote>
				<p class="MsoNormal" style="text-align: center; font-family: Comic Sans MS; margin-left: 0in; margin-right: 0in; margin-top: 0in; margin-bottom: .0001pt">
				<font size="5" color="#0000FF"><b>FINAL</b></font><b><font size="5" color="#0000FF"> PROGRAM SCHEDULE</font></b></p>
				<p class="MsoNormal" style="text-align: center; font-family: Arial; margin-left: 0in; margin-right: 0in; margin-top: 0in; margin-bottom: .0001pt">&nbsp;</p>
				<p class="MsoNormal" style="text-align: center; font-family: Arial; margin-left: 0in; margin-right: 0in; margin-top: 0in; margin-bottom: .0001pt">
				<font color="#0000FF" size="4"><b>
				<a href="#MONDAY_July_4,_2011_">Monday, July 4th, 2011</a>&nbsp; 
				|&nbsp; <a href="#TUESDAY_July_5,_2011_">Tuesday, July 5th, 2011</a>&nbsp; 
				|&nbsp; <a href="#WEDNESDAY_July_6,_2011_">Wednesday, July 6th, 
				2011</a></b></font></p>
				<p class="MsoNormal" style="text-align: center; font-family: Arial; margin-left: 0in; margin-right: 0in; margin-top: 0in; margin-bottom: .0001pt">&nbsp;</p>
				<p class="MsoNormal" style="text-align: center; font-family: Arial; margin-left: 0in; margin-right: 0in; margin-top: 0in; margin-bottom: .0001pt">
				<font size="4"><b><a href="adv_prog.pdf">Click Here for the PDF 
				Version</a></b></font></p>
			</blockquote>
			<p class="MsoNormal" style="text-align: justify; font-size: 12.0pt; font-family: 'Thorndale AMT',serif; margin-left: 0in; margin-right: 0in; margin-top: 0in; margin-bottom: .0001pt">&nbsp;</p>
			<hr>
			<p class="MsoNormal" style="text-align: justify; font-size: 12.0pt; font-family: 'Thorndale AMT',serif; margin-left: 0in; margin-right: 0in; margin-top: 0in; margin-bottom: .0001pt">&nbsp;</p>
			<div align="center">
				<table class="MsoNormalTable" border="0" cellspacing="0" cellpadding="0" style="border-collapse: collapse">
					<tr>
						<td width="583" colspan="4" valign="top" style="width: 437.25pt; border-left: 1.0pt solid black; border-right: 1.0pt solid black; border-top: 1.0pt solid black; border-bottom: 1.5pt double windowtext; padding-left: 5.4pt; padding-right: 5.4pt; padding-top: 0in; padding-bottom: 0in">
						<p class="MsoNormal" align="center" style="text-align:center;layout-grid-mode:
  char"><b>Final Program for ISVLSI 2011</b></td>
					</tr>
					<tr>
						<td width="583" colspan="4" valign="top" style="width: 437.25pt; border-left: 1.5pt double windowtext; border-right: 1.5pt double windowtext; border-top: medium none; border-bottom: 1.5pt double windowtext; padding-left: 5.4pt; padding-right: 5.4pt; padding-top: 0in; padding-bottom: 0in">
						<p class="MsoNormal" align="center" style="text-align:center;layout-grid-mode:
  char"><b><a name="MONDAY_July_4,_2011_">MONDAY July 4, 2011</a></b></td>
					</tr>
					<tr>
						<td width="129" colspan="2" valign="top" style="width: 96.8pt; border-left: 1.0pt solid black; border-right: medium none; border-top: medium none; border-bottom: 1.0pt solid black; padding-left: 5.4pt; padding-right: 5.4pt; padding-top: 0in; padding-bottom: 0in">
						<p class="MsoNormal" style="layout-grid-mode:char">8:00 
						am -</td>
						<td width="454" colspan="2" valign="top" style="width: 340.45pt; border-left: 1.0pt solid black; border-right: 1.0pt solid black; border-top: medium none; border-bottom: 1.0pt solid black; padding-left: 5.4pt; padding-right: 5.4pt; padding-top: 0in; padding-bottom: 0in">
						<p class="MsoNormal" style="layout-grid-mode:char">
						<span lang="DE">Registration</span></td>
					</tr>
					<tr>
						<td width="129" colspan="2" valign="top" style="width: 96.8pt; border-left: 1.0pt solid black; border-right: medium none; border-top: medium none; border-bottom: 1.0pt solid black; padding-left: 5.4pt; padding-right: 5.4pt; padding-top: 0in; padding-bottom: 0in">
						<p class="MsoNormal" style="layout-grid-mode:char">8:15 
						– 8:30am</td>
						<td width="454" colspan="2" valign="top" style="width: 340.45pt; border-left: 1.0pt solid black; border-right: 1.0pt solid black; border-top: medium none; border-bottom: 1.0pt solid black; padding-left: 5.4pt; padding-right: 5.4pt; padding-top: 0in; padding-bottom: 0in">
						<p class="MsoNormal" style="layout-grid-mode:char"><i>
						<span lang="DE">Inauguration</span></i></td>
					</tr>
					<tr>
						<td width="129" colspan="2" valign="top" style="width: 96.8pt; border-left: 1.0pt solid black; border-right: medium none; border-top: medium none; border-bottom: 1.0pt solid black; padding-left: 5.4pt; padding-right: 5.4pt; padding-top: 0in; padding-bottom: 0in">
						<p class="MsoNormal" style="layout-grid-mode:char">
						8:30-10:00 am</td>
						<td width="221" valign="top" style="width: 166.0pt; border-left: 1.0pt solid black; border-right: medium none; border-top: medium none; border-bottom: 1.0pt solid black; padding-left: 5.4pt; padding-right: 5.4pt; padding-top: 0in; padding-bottom: 0in">
						<p class="MsoNormal" style="layout-grid-mode:char">M1A: 
						FPGAs&nbsp; </p>
						<p class="MsoNormal">
						<span lang="DE" style="font-size: 10.0pt; color: #339966">
						Chair: Juergen Becker</span></p>
						<p class="MsoNormal" style="text-align: justify; text-indent: -.25in; margin-left: .5in">
						<span style="font-size: 9.0pt; font-family: Wingdings">l<span style="font:7.0pt &quot;Times New Roman&quot;">&nbsp;
						</span></span>
						<span style="font-size: 9.0pt; color: black">Feasibility 
						Study of Using RF Interconnects in Large FPGAs to 
						Improve Routing Tracks Usage - <i>Adel Dokhanchi, Ali 
						Jahanian, Esfandiar Mehrshahi and Mohammad Taghi 
						Taimoori</i></span></p>
						<p class="MsoNormal" style="text-align: justify; margin-left: .5in">
						<span style="font-size: 9.0pt">&nbsp;</span></p>
						<p class="MsoNormal" style="text-align: justify; text-indent: -.25in; margin-left: .5in">
						<span style="font-size: 9.0pt; font-family: Wingdings">l<span style="font:7.0pt &quot;Times New Roman&quot;">&nbsp;
						</span></span><span style="font-size:9.0pt;color:black">
						High Level Power Estimation Models for FPGAs</span><i><span style="font-size: 9.0pt"> 
						- Avinash Lakshminarayana, Sumit Ahuja and Sandeep 
						Shukla</span></i></p>
						<p class="MsoNormal" style="text-align: justify">
						<span style="font-size: 9.0pt">&nbsp;</span></p>
						<p class="MsoNormal" style="text-align: justify; text-indent: -.25in; margin-left: .5in">
						<span style="font-size: 9.0pt; font-family: Wingdings">l<span style="font:7.0pt &quot;Times New Roman&quot;">&nbsp;
						</span></span><span style="font-size: 9.0pt">The Study 
						of a Dynamic Reconfiguration Manager for Systems-on-Chip 
						- <i>Matthias Kuehnle, Alisson Brito, Christoph Roth, 
						Konstantinos Dagas and Juergen Becker</i></span></td>
						<td width="233" valign="top" style="width: 174.45pt; border-left: 1.0pt solid black; border-right: 1.0pt solid black; border-top: medium none; border-bottom: 1.0pt solid black; padding-left: 5.4pt; padding-right: 5.4pt; padding-top: 0in; padding-bottom: 0in">
						<p class="MsoNormal" style="layout-grid-mode:char">
						<span lang="DE">M1B: 3D ICs</span></p>
						<p class="MsoNormal">
						<span lang="DE" style="font-size: 10.0pt; color: #339966">
						Chair: Jiang Xu</span></p>
						<p class="MsoNormal" style="text-align: justify; text-indent: -.25in; margin-left: .5in">
						<span style="font-size: 9.0pt; font-family: Wingdings">l<span style="font:7.0pt &quot;Times New Roman&quot;">&nbsp;
						</span></span><span style="font-size: 9.0pt">A 
						Low-overhead Fault-aware Deflection Routing Algorithm 
						for 3D Network-on-Chip - <i>Chaochao Feng, Minxuan 
						Zhang, Jinwen Li, Jiang </i></span><i>
						<span style="font-size:
  9.0pt">Jiang,</span><span style="font-size: 9.0pt"> Zhonghai Lu and Axel 
						Jantsch</span></i></p>
						<p class="MsoNormal" style="text-align: justify; margin-left: .5in">
						<span style="font-size: 9.0pt">&nbsp;</span></p>
						<p class="MsoNormal" style="text-align: justify; text-indent: -.25in; margin-left: .5in">
						<span style="font-size: 9.0pt; font-family: Wingdings">l<span style="font:7.0pt &quot;Times New Roman&quot;">&nbsp;
						</span></span><span style="font-size: 9.0pt">Physical 
						Implementation of an Asynchronous 3D-NoC Router using 
						Serial Vertical Links - <i>Florian Darve, Abbas 
						Sheibanyrad, Pascal Vivet and Frédéric Petrot</i></span></p>
						<p class="MsoNormal" style="text-align: justify">
						<span style="font-size: 9.0pt">&nbsp;</span></p>
						<p class="MsoNormal" style="text-align: justify; text-indent: -.25in; margin-left: .5in">
						<span style="font-size: 9.0pt; font-family: Wingdings">l<span style="font:7.0pt &quot;Times New Roman&quot;">&nbsp;
						</span></span><span style="font-size: 9.0pt">Optimizing 
						Test Wrapper for Embedded Cores using TSV based 3D SOCs 
						- <i>Surajit Kumar Roy, Chandan Giri, Sourav Ghosh and 
						Hafizur Rahaman</i></span></td>
					</tr>
					<tr>
						<td width="129" colspan="2" valign="top" style="width: 96.8pt; border-left: 1.0pt solid black; border-right: medium none; border-top: medium none; border-bottom: 1.0pt solid black; padding-left: 5.4pt; padding-right: 5.4pt; padding-top: 0in; padding-bottom: 0in">
						<p class="MsoNormal" style="layout-grid-mode:char">10:00 
						– 10:15am</td>
						<td width="454" colspan="2" valign="top" style="width: 340.45pt; border-left: 1.0pt solid black; border-right: 1.0pt solid black; border-top: medium none; border-bottom: 1.0pt solid black; padding-left: 5.4pt; padding-right: 5.4pt; padding-top: 0in; padding-bottom: 0in">
						<p class="MsoNormal" style="layout-grid-mode:char">TEA 
						BREAK</td>
					</tr>
					<tr>
						<td width="129" colspan="2" valign="top" style="width: 96.8pt; border-left: 1.0pt solid black; border-right: medium none; border-top: medium none; border-bottom: 1.0pt solid black; padding-left: 5.4pt; padding-right: 5.4pt; padding-top: 0in; padding-bottom: 0in">
						<p class="MsoNormal" style="layout-grid-mode:char">10:15 
						– 11:10 am</td>
						<td width="454" colspan="2" valign="top" style="width: 340.45pt; border-left: 1.0pt solid black; border-right: 1.0pt solid black; border-top: medium none; border-bottom: 1.0pt solid black; padding-left: 5.4pt; padding-right: 5.4pt; padding-top: 0in; padding-bottom: 0in">
						<p class="MsoNormal" style="layout-grid-mode:char">M1K:
						<span style="font-size:
  10.0pt;color:#339966">Chair: Susmita Sur-Kolay</span><span style="color:blue">
						</span></p>
						<p class="MsoNormal" style="layout-grid-mode:char">
						<span style="color:blue">Solutions and Challenges in 
						Modern Circuit Placement</span> – 
						<a href="20110704_ywchang_ISVLSI.pdf">SLIDES</a></p>
						<p class="MsoNormal" style="layout-grid-mode:char"><i>
						Prof. Yao-Wen Chang, National Taiwan University&nbsp;&nbsp; </i>
						</td>
					</tr>
					<tr>
						<td width="129" colspan="2" valign="top" style="width: 96.8pt; border-left: 1.0pt solid black; border-right: medium none; border-top: medium none; border-bottom: 1.0pt solid black; padding-left: 5.4pt; padding-right: 5.4pt; padding-top: 0in; padding-bottom: 0in">
						<p class="MsoNormal" style="layout-grid-mode:char">11:15 
						– 12:45 pm</td>
						<td width="221" valign="top" style="width: 166.0pt; border-left: 1.0pt solid black; border-right: medium none; border-top: medium none; border-bottom: 1.0pt solid black; padding-left: 5.4pt; padding-right: 5.4pt; padding-top: 0in; padding-bottom: 0in">
						<p class="MsoNormal" style="layout-grid-mode:char">
						<span style="color: black">M2A: Nanoelectronics</span></p>
						<p class="MsoNormal">
						<span style="font-size:10.0pt;color:#00B050">Chair: T R 
						Ramachandran</span></p>
						<p class="MsoNormal" style="text-align: justify; text-indent: -.25in; margin-left: .5in">
						<span style="font-size: 9.0pt; font-family: Wingdings">l<span style="font:7.0pt &quot;Times New Roman&quot;">&nbsp;
						</span></span><span style="font-size: 9.0pt">Effect of 
						Gate-S/D Underlap, </span><span style="font-size:9.0pt">
						Asymmetric and Independent Gate features in the 
						minimization of Short Channel Effects in Nanoscale 
						DGMOSFETs – </span><i><span style="font-size: 9.0pt">
						Ramesh Vaddi, S. Dasgupta and R. P. Agarwal</span></i><span style="font-size:9.0pt">
						</span></p>
						<p class="MsoNormal" style="text-align: justify; margin-left: .5in">
						<span style="font-size:9.0pt">&nbsp;</span></p>
						<p class="MsoNormal" style="text-align: justify; text-indent: -.25in; margin-left: .5in">
						<span style="font-size: 9.0pt; font-family: Wingdings">l<span style="font:7.0pt &quot;Times New Roman&quot;">&nbsp;
						</span></span><span style="font-size: 9.0pt">Asymmetric 
						Drain Underlap Schottky Barrier SOI MOSFET for Low-Power 
						High Performance Nanoscale CMOS </span>
						<span style="font-size:9.0pt">Circuits - </span><i>
						<span style="font-size: 9.0pt">Ganesh C. Patil and Shafi 
						Qureshi</span></i></p>
						<p class="MsoNormal" style="text-align: justify">
						<span style="font-size:9.0pt">&nbsp;</span></p>
						<p class="MsoNormal" style="text-align: justify; text-indent: -.25in; margin-left: .5in">
						<span style="font-size: 9.0pt; font-family: Wingdings">l<span style="font:7.0pt &quot;Times New Roman&quot;">&nbsp;
						</span></span><span style="font-size: 9.0pt">An 
						Efficient Design Technique for High Performance Dynamic 
						Feedthrough Logic with Enhanced Noise Tolerance - <i>
						Shashank Parashar, Chaudhry Indra Kumar and Manisha 
						Pattanaik</i></span></td>
						<td width="233" valign="top" style="width: 174.45pt; border-left: 1.0pt solid black; border-right: 1.0pt solid black; border-top: medium none; border-bottom: 1.0pt solid black; padding-left: 5.4pt; padding-right: 5.4pt; padding-top: 0in; padding-bottom: 0in">
						<p class="MsoNormal" style="layout-grid-mode:char">M2B: 
						Network-on-Chips</p>
						<p class="MsoNormal">
						<span style="font-size:10.0pt;color:#339966">Chair: 
						Arcot</span><span style="font-size:10.0pt;color:blue">
						</span><span style="font-size:10.0pt;
  color:#339966">Sowmya</span></p>
						<p class="MsoNormal" style="text-align: justify; text-indent: -.25in; margin-left: .5in">
						<span style="font-size: 9.0pt; font-family: Wingdings">l<span style="font:7.0pt &quot;Times New Roman&quot;">&nbsp;
						</span></span><span style="font-size: 9.0pt">A DRAM 
						Centric NoC </span><span style="font-size:9.0pt">
						Architecture and Topology Design Approach - </span><i>
						<span style="font-size: 9.0pt">Ciprian Seiculescu, 
						Srinivasan Murali, Luca Benini and Giovanni De Micheli</span></i></p>
						<p class="MsoNormal" style="text-align: justify">
						<span style="font-size: 9.0pt">&nbsp;</span></p>
						<p class="MsoNormal" style="text-align: justify">
						<span style="font-size: 9.0pt">&nbsp;</span></p>
						<p class="MsoNormal" style="text-align: justify; text-indent: -.25in; margin-left: .5in">
						<span style="font-size: 9.0pt; font-family: Wingdings">l<span style="font:7.0pt &quot;Times New Roman&quot;">&nbsp;
						</span></span><span style="font-size: 9.0pt">A Method 
						for Integrating </span><span style="font-size:9.0pt">
						Network on Chip Topologies with 3D ICs </span>
						<span style="font-size: 9.0pt">–<i> M. Pawan Kumar, 
						Anish S. Kumar, Srinivasan Murali, Luca Benini and 
						Kamakoti Veezhinathan</i></span></p>
						<p class="MsoNormal" style="text-align:justify">
						<span style="font-size: 9.0pt">&nbsp;</span></p>
						<p class="MsoNormal" style="text-align: justify; text-indent: -.25in; margin-left: .5in">
						<span style="font-size: 9.0pt; font-family: Wingdings">l<span style="font:7.0pt &quot;Times New Roman&quot;">&nbsp;
						</span></span><span style="font-size: 9.0pt">A NoC 
						Traffic Suite Based on </span>
						<span style="font-size:9.0pt">Real Applications </span>
						<i><span style="font-size: 9.0pt">- Weichen Liu, Jiang 
						Xu, Xiaowen Wu, Yaoyao Ye, Xuan Wang, Wei Zhang, Mahdi 
						Nikdast and Zhehui Wang</span></i></td>
					</tr>
					<tr>
						<td width="129" colspan="2" valign="top" style="width: 96.8pt; border-left: 1.0pt solid black; border-right: medium none; border-top: medium none; border-bottom: 1.0pt solid black; padding-left: 5.4pt; padding-right: 5.4pt; padding-top: 0in; padding-bottom: 0in">
						<p class="MsoNormal" style="layout-grid-mode:char">12:45 
						– 1:30pm</td>
						<td width="454" colspan="2" valign="top" style="width: 340.45pt; border-left: 1.0pt solid black; border-right: 1.0pt solid black; border-top: medium none; border-bottom: 1.0pt solid black; padding-left: 5.4pt; padding-right: 5.4pt; padding-top: 0in; padding-bottom: 0in">
						<p class="MsoNormal" style="layout-grid-mode:char">LUNCH</td>
					</tr>
					<tr>
						<td width="129" colspan="2" valign="top" style="width: 96.8pt; border-left: 1.0pt solid black; border-right: medium none; border-top: medium none; border-bottom: 1.0pt solid black; padding-left: 5.4pt; padding-right: 5.4pt; padding-top: 0in; padding-bottom: 0in">
						<p class="MsoNormal" style="layout-grid-mode:char">1:30 
						– 3:00 pm</td>
						<td width="221" valign="top" style="width: 166.0pt; border-left: 1.0pt solid black; border-right: medium none; border-top: medium none; border-bottom: 1.0pt solid black; padding-left: 5.4pt; padding-right: 5.4pt; padding-top: 0in; padding-bottom: 0in">
						<p class="MsoNormal" style="layout-grid-mode:char">M3A: 
						Mixed Signal Design</p>
						<p class="MsoNormal">
						<span style="font-size:10.0pt;color:#00B050">Chair: TBA</span></p>
						<p class="MsoNormal" style="text-align: justify; text-indent: -.25in; margin-left: .5in">
						<span style="font-size: 9.0pt; font-family: Wingdings">l<span style="font:7.0pt &quot;Times New Roman&quot;">&nbsp;
						</span></span><span style="font-size: 9.0pt">500 MHz 
						Delay lock based </span><span style="font-size:9.0pt">
						128-bin, 256 ns deep analog memory ASIC &quot;Anusmriti&quot;</span></p>
						<p class="MsoNormal" style="margin-left:.5in;text-align:justify">
						<span style="font-size:9.0pt">- </span><i>
						<span style="font-size: 9.0pt">Menka Sukhwani, Vinay 
						Chandratre, Megha Thomas, Chandrakant Pithwa and 
						Vangmayee Sharda,</span></i></p>
						<p class="MsoNormal" style="margin-left:.5in;text-align:justify">
						<span style="font-size:9.0pt">&nbsp;</span></p>
						<p class="MsoNormal" style="text-align: justify; text-indent: -.25in; margin-left: .5in">
						<span style="font-size: 9.0pt; font-family: Wingdings">l<span style="font:7.0pt &quot;Times New Roman&quot;">&nbsp;
						</span></span><span style="font-size: 9.0pt">A 16-Gbps 
						9mW Transmitter </span><span style="font-size:9.0pt">
						With FFE in 90nm CMOS Technology for Off-Chip 
						Communication</span></p>
						<p class="MsoNormal" style="margin-left:.5in;text-align:justify">
						<span style="font-size:9.0pt">&nbsp;- </span><i>
						<span style="font-size: 9.0pt">Saurabh Sant, Sandeep 
						Waikar, Marshnil Dave, Maryam Shojaei Baghini and Dinesh 
						Sharma</span></i></p>
						<p class="MsoNormal" style="margin-left:.5in;text-align:justify">
						<span style="font-size:9.0pt">&nbsp;</span></p>
						<p class="MsoNormal" style="text-align: justify; text-indent: -.25in; margin-left: .5in">
						<span style="font-size: 9.0pt; font-family: Wingdings">l<span style="font:7.0pt &quot;Times New Roman&quot;">&nbsp;
						</span></span><span style="font-size: 9.0pt">A Response 
						Surface Method for Design Space Exploration and 
						Optimization of Analog Circuits</span></p>
						<p class="MsoNormal" style="margin-left:.5in;text-align:justify">
						<span style="font-size: 9.0pt">&nbsp;- <i>Arnab Khawas, 
						Amitava Banerjee and Siddhartha Mukhopadhyay</i></span></td>
						<td width="233" valign="top" style="width: 174.45pt; border-left: 1.0pt solid black; border-right: 1.0pt solid black; border-top: medium none; border-bottom: 1.0pt solid black; padding-left: 5.4pt; padding-right: 5.4pt; padding-top: 0in; padding-bottom: 0in">
						<p class="MsoNormal" style="layout-grid-mode:char">M3B: 
						Placement</p>
						<p class="MsoNormal">
						<span style="font-size:10.0pt;color:#00B050">Chair:
						</span><span style="font-size:10.0pt;color:#339966">Yao-Wen 
						Chang</span></p>
						<p class="MsoNormal" style="text-align: justify; text-indent: -.25in; margin-left: .5in">
						<span style="font-size: 9.0pt; font-family: Wingdings">l<span style="font:7.0pt &quot;Times New Roman&quot;">&nbsp;
						</span></span><span style="font-size: 9.0pt">A New 
						Wirelength Model for Analytical Placement – <i>B. N. B. 
						Ray and Shankar Balachandran</i></span></p>
						<p class="MsoNormal" style="text-align:justify">
						<span style="font-size: 9.0pt">&nbsp;</span></p>
						<p class="MsoNormal" style="text-align:justify">
						<span style="font-size: 9.0pt">&nbsp;</span></p>
						<p class="MsoNormal" style="text-align:justify">
						<span style="font-size: 9.0pt">&nbsp;</span></p>
						<p class="MsoNormal" style="text-align:justify">
						<span style="font-size: 9.0pt">&nbsp;</span></p>
						<p class="MsoNormal" style="text-align:justify">
						<span style="font-size: 9.0pt">&nbsp;</span></p>
						<p class="MsoNormal" style="text-align: justify; text-indent: -.25in; margin-left: .5in">
						<span style="font-size: 9.0pt; font-family: Wingdings">l<span style="font:7.0pt &quot;Times New Roman&quot;">&nbsp;
						</span></span><span style="font-size: 9.0pt">Relay-Race 
						Algorithm: A Novel Heuristic Approach to VLSI/PCB 
						Placement - <i>Yiqiang Sheng, Atsushi Takahashi and 
						Shuichi Ueno</i></span></p>
						<p class="MsoNormal" style="margin-left:.5in;text-align:justify">
						<span style="font-size: 9.0pt">&nbsp;</span></p>
						<p class="MsoNormal" style="margin-left:.5in;text-align:justify">
						<span style="font-size: 9.0pt">&nbsp;</span></p>
						<p class="MsoNormal" style="margin-left:.5in;text-align:justify">
						<span style="font-size: 9.0pt">&nbsp;</span></p>
						<p class="MsoNormal" style="text-align: justify; text-indent: -.25in; margin-left: .5in">
						<span style="font-size: 9.0pt; font-family: Wingdings">l<span style="font:7.0pt &quot;Times New Roman&quot;">&nbsp;
						</span></span><span style="font-size: 9.0pt">Statistical 
						Timing-based post-Placement Leakage Recovery - <i>
						Evriklis Kounalakis, Christos Sotiriou and Vassilis 
						Zebilis</i></span></td>
					</tr>
					<tr>
						<td width="129" colspan="2" valign="top" style="width: 96.8pt; border-left: 1.0pt solid black; border-right: medium none; border-top: medium none; border-bottom: 1.0pt solid black; padding-left: 5.4pt; padding-right: 5.4pt; padding-top: 0in; padding-bottom: 0in">
						<p class="MsoNormal" style="layout-grid-mode:char">3:05 
						– 4:00 pm</td>
						<td width="454" colspan="2" valign="top" style="width: 340.45pt; border-left: 1.0pt solid black; border-right: 1.0pt solid black; border-top: medium none; border-bottom: 1.0pt solid black; padding-left: 5.4pt; padding-right: 5.4pt; padding-top: 0in; padding-bottom: 0in">
						<p class="MsoNormal" style="layout-grid-mode:char">M2K:
						<span style="font-size:
  10.0pt;color:#339966">Chair: Sri Parameswaran</span> </p>
						<p class="MsoNormal" style="layout-grid-mode:char">
						<span style="color:blue">Reliability of On-Chip Systems 
						– A Thermal Perspective - 
						<a href="11_isvlsi_keynote_jhenkel_final_forPDF.pdf">
						SLIDES</a></span></p>
						<p class="MsoNormal" style="layout-grid-mode:char"><i>
						Prof. Joerg Henkel, Karlsruhe Institute of Technology&nbsp;
						</i></td>
					</tr>
					<tr>
						<td width="129" colspan="2" valign="top" style="width: 96.8pt; border-left: 1.0pt solid black; border-right: medium none; border-top: medium none; border-bottom: 1.0pt solid black; padding-left: 5.4pt; padding-right: 5.4pt; padding-top: 0in; padding-bottom: 0in">
						<p class="MsoNormal" style="layout-grid-mode:char">4:00 
						– 4:15pm</td>
						<td width="454" colspan="2" valign="top" style="width: 340.45pt; border-left: 1.0pt solid black; border-right: 1.0pt solid black; border-top: medium none; border-bottom: 1.0pt solid black; padding-left: 5.4pt; padding-right: 5.4pt; padding-top: 0in; padding-bottom: 0in">
						<p class="MsoNormal" style="layout-grid-mode:char">TEA 
						BREAK</td>
					</tr>
					<tr>
						<td width="129" colspan="2" valign="top" style="width: 96.8pt; border-left: 1.0pt solid black; border-right: medium none; border-top: medium none; border-bottom: 1.0pt solid black; padding-left: 5.4pt; padding-right: 5.4pt; padding-top: 0in; padding-bottom: 0in">
						<p class="MsoNormal" style="layout-grid-mode:char">4:15 
						– 5:15 pm</td>
						<td width="221" valign="top" style="width: 166.0pt; border-left: 1.0pt solid black; border-right: medium none; border-top: medium none; border-bottom: 1.0pt solid black; padding-left: 5.4pt; padding-right: 5.4pt; padding-top: 0in; padding-bottom: 0in">
						<p class="MsoNormal" style="layout-grid-mode:char">MP1:
						<span style="font-size:
  10.0pt;color:#00B050">Chair: Shankar Balachandran</span></p>
						<p class="MsoNormal" style="text-align: justify; text-indent: -.25in; margin-left: .5in">
						<span style="font-size: 9.0pt; font-family: Wingdings">l<span style="font:7.0pt &quot;Times New Roman&quot;">&nbsp;
						</span></span><span style="font-size: 9.0pt">
						Verification of Register Transfer Level Low Power 
						Transformations - <i>Chandan Karfa, C. Mandal and D. 
						Sarkar</i></span></p>
						<p class="MsoNormal" style="text-align: justify; margin-left: .5in">
						<span style="font-size: 9.0pt">&nbsp;</span></p>
						<p class="MsoNormal" style="text-align: justify; text-indent: -.25in; margin-left: .5in">
						<span style="font-size: 9.0pt; font-family: Wingdings">l<span style="font:7.0pt &quot;Times New Roman&quot;">&nbsp;
						</span></span><span style="font-size: 9.0pt">Gate Sizing 
						Minimizing Delay and Area&nbsp; - <i>Gracieli Posser, 
						Guilherme Flach, Gustavo Wilke and Ricardo Reis</i></span></p>
						<p class="MsoNormal" style="text-align: justify">
						<span style="font-size: 9.0pt">&nbsp;</span></p>
						<p class="MsoNormal" style="text-align: justify; text-indent: -.25in; margin-left: .5in">
						<span style="font-size: 9.0pt; font-family: Wingdings">l<span style="font:7.0pt &quot;Times New Roman&quot;">&nbsp;
						</span></span><span style="font-size: 9.0pt">A 
						Group-Preferential Parallel-Routing Algorithm for 
						Cross-referencing Digital Microfluidic Biochips&nbsp; -&nbsp; <i>
						Pranab Roy, Rajesh Mandal, Hafizur Rahaman and 
						Parthasarathi Dasgupta </i></span></p>
						<p class="MsoNormal" style="text-align: justify">
						<span style="font-size: 9.0pt">&nbsp;</span></p>
						<p class="MsoNormal" style="text-align: justify; text-indent: -.25in; margin-left: .5in">
						<span style="font-size: 9.0pt; font-family: Wingdings">l<span style="font:7.0pt &quot;Times New Roman&quot;">&nbsp;
						</span></span><span style="font-size: 9.0pt">
						Post-Synthesis Circuit Techniques for Runtime Leakage 
						Reduction - <i>Seetal Potluri, Nitin Chandrachoodan and 
						Kamakoti Veezhinathan</i></span></p>
						<p class="MsoNormal" style="text-align: justify; margin-left: .5in">
						<i><span style="font-size: 9.0pt">&nbsp;</span></i></p>
						<p class="MsoNormal" style="text-align: justify; text-indent: -.25in; margin-left: .5in">
						<span style="font-size: 9.0pt; font-family: Wingdings">l<span style="font:7.0pt &quot;Times New Roman&quot;">&nbsp;
						</span></span><span style="font-size: 9.0pt">A Global 
						optimization for Scan Chain Insertion at RT-Level - <i>
						Lilia Zaourar, Yann Kieffer and Chouki Aktouf</i></span></p>
						<p class="MsoNormal" style="text-align: justify"><i>
						<span style="font-size: 9.0pt">&nbsp;</span></i></p>
						<p class="MsoNormal" style="text-align: justify; text-indent: -.25in; margin-left: .5in">
						<span style="font-size: 9.0pt; font-family: Wingdings">l<span style="font:7.0pt &quot;Times New Roman&quot;">&nbsp;
						</span></span><span style="font-size: 9.0pt">High Speed 
						Convolution and Deconvolution using Urdhva Tiryagbhyam -
						<i>Rashmi Lomte and Pradip Bhaskar</i></span></p>
						<p class="MsoNormal" style="text-align: justify"><i>
						<span style="font-size: 9.0pt">&nbsp;</span></i></td>
						<td width="233" valign="top" style="width: 174.45pt; border-left: 1.0pt solid black; border-right: 1.0pt solid black; border-top: medium none; border-bottom: 1.0pt solid black; padding-left: 5.4pt; padding-right: 5.4pt; padding-top: 0in; padding-bottom: 0in">
						<p class="MsoNormal" style="layout-grid-mode:char">MP2:<span style="color:blue">
						</span><span style="font-size:10.0pt;color:#00B050">
						Chair: TBA</span></p>
						<p class="MsoNormal" style="text-align: justify; text-indent: -.25in; margin-left: .5in">
						<span style="font-size: 9.0pt; font-family: Wingdings">l<span style="font:7.0pt &quot;Times New Roman&quot;">&nbsp;
						</span></span><span style="font-size: 9.0pt">A Design of 
						Experiment based Approach to Variance Optimal Design of 
						CMOS OpAmp - <i>Arnab Khawas and Siddhartha Mukhopadhyay</i></span></p>
						<p class="MsoNormal" style="text-align: justify; margin-left: .5in">
						<i><span style="font-size: 9.0pt">&nbsp;</span></i></p>
						<p class="MsoNormal" style="text-align: justify; text-indent: -.25in; margin-left: .5in">
						<span style="font-size: 9.0pt; font-family: Wingdings">l<span style="font:7.0pt &quot;Times New Roman&quot;">&nbsp;
						</span></span><span style="font-size: 9.0pt">An 
						Analytical Drain Current Model for Short-channel 
						Triple-material Double-gate MOSFETs - <i>Harshit 
						Agnihotri, Abhishek Ranjan, Pramod Kumar Tiwari and S. 
						Jit</i></span></p>
						<p class="MsoNormal" style="text-align: justify; margin-left: .5in">
						<i><span style="font-size: 9.0pt">&nbsp;</span></i></p>
						<p class="MsoNormal" style="text-align: justify; text-indent: -.25in; margin-left: .5in">
						<span style="font-size: 9.0pt; font-family: Wingdings">l<span style="font:7.0pt &quot;Times New Roman&quot;">&nbsp;
						</span></span><span style="font-size: 9.0pt">Design to 
						Introduce On-Chip Fine Tunability in Analog Active 
						Inductor - <i>Garima Kapur, Kapil Bhola and C.M Markan</i></span></p>
						<p class="MsoNormal" style="text-align: justify; margin-left: .5in">
						<i><span style="font-size: 9.0pt">&nbsp;</span></i></p>
						<p class="MsoNormal" style="text-align: justify; text-indent: -.25in; margin-left: .5in">
						<span style="font-size: 9.0pt; font-family: Wingdings">l<span style="font:7.0pt &quot;Times New Roman&quot;">&nbsp;
						</span></span><span style="font-size: 9.0pt">On the 
						Potentials of FinFETs for Asynchronous circuit Design -
						<i>Fataneh Jafari, Mahdi Mosaffa and Siamak Mohammadi</i></span></p>
						<p class="MsoNormal" style="text-align: justify; margin-left: .5in">
						<i>
						<span style="font-size: 10.0pt; font-family: Calibri,sans-serif">
						&nbsp;</span></i></p>
						<p class="MsoNormal" style="text-align: justify; text-indent: -.25in; margin-left: .5in">
						<span style="font-size: 9.0pt; font-family: Wingdings">l<span style="font:7.0pt &quot;Times New Roman&quot;">&nbsp;
						</span></span><span style="font-size: 9.0pt">Modeling 
						Study of Impact of Surface Roughness on Flicker Noise in 
						MOSFET - <i>Prafulla Galphade and Rasika Dhavse</i></span></td>
					</tr>
					<tr>
						<td width="129" colspan="2" valign="top" style="width: 96.8pt; border-left: 1.0pt solid black; border-right: medium none; border-top: medium none; border-bottom: 1.0pt solid black; padding-left: 5.4pt; padding-right: 5.4pt; padding-top: 0in; padding-bottom: 0in">
						<p class="MsoNormal" style="layout-grid-mode:char">5:15 
						- 6:15pm</td>
						<td width="454" colspan="2" valign="top" style="width: 340.45pt; border-left: 1.0pt solid black; border-right: 1.0pt solid black; border-top: medium none; border-bottom: 1.0pt solid black; padding-left: 5.4pt; padding-right: 5.4pt; padding-top: 0in; padding-bottom: 0in">
						<p class="MsoNormal" style="layout-grid-mode:char">
						<span lang="DE">Ph D Forum: </span>
						<span lang="DE" style="font-size: 10.0pt; color: #00B050">
						Chair: Nitin Chandrachoodan &amp; Juergen Becker</span></p>
						<p class="MsoNormal" style="text-align: justify; text-indent: -.25in; margin-left: .5in">
						<span style="font-size: 9.0pt; font-family: Wingdings">l<span style="font:7.0pt &quot;Times New Roman&quot;">&nbsp;
						</span></span><span style="font-size:9.0pt">
						Power-Efficient Inter-Layer Communication Architectures 
						for 3D NoC - <i>Amir-Mohammad Rahmani, Khalid Latif, 
						Kameswar Rao Vaddina, Pasi Liljeberg, Juha Plosila and 
						Hannu Tenhunen.</i></span></p>
						<p class="MsoNormal" style="text-align: justify; margin-left: .5in">
						<i><span style="font-size:9.0pt">&nbsp;</span></i></p>
						<p class="MsoNormal" style="text-align: justify; text-indent: -.25in; margin-left: .5in">
						<span style="font-size: 9.0pt; font-family: Wingdings">l<span style="font:7.0pt &quot;Times New Roman&quot;">&nbsp;
						</span></span><span style="font-size:9.0pt">Design and 
						Evaluation of Mesh-of-Tree based Network-on-Chip for 
						Two- and Three-Dimensional Integrated Circuits - <i>
						Santanu Kundu and Santanu Chattopadhyay.</i></span></p>
						<p class="MsoNormal" style="text-align: justify; margin-left: .5in">
						<i><span style="font-size:9.0pt">&nbsp;</span></i></p>
						<p class="MsoNormal" style="text-align: justify; text-indent: -.25in; margin-left: .5in">
						<span style="font-size: 9.0pt; font-family: Wingdings">l<span style="font:7.0pt &quot;Times New Roman&quot;">&nbsp;
						</span></span><span style="font-size:9.0pt">Design and 
						Implementation of Iterative Decoder for Faster-than-Nyquist 
						Signaling Multicarrier&nbsp; - <i>Deepak Dasalukunte, Fredrik 
						Rusek, John. B Anderson and Viktor Owall</i></span></p>
						<p class="MsoNormal" style="text-align: justify"><i>
						<span style="font-size:9.0pt">&nbsp;</span></i></p>
						<p class="MsoNormal" style="text-align: justify; text-indent: -.25in; margin-left: .5in">
						<span style="font-size: 9.0pt; font-family: Wingdings">l<span style="font:7.0pt &quot;Times New Roman&quot;">&nbsp;
						</span></span><span style="font-size:9.0pt">Synthesis of 
						Analog IC Building Blocks - <i>Alpana Agarwal and 
						Chandra Shekhar Sharma</i></span></p>
						<p class="MsoNormal" style="text-align: justify; margin-left: .5in">
						<i><span style="font-size:9.0pt">&nbsp;</span></i></p>
						<p class="MsoNormal" style="text-align: justify; text-indent: -.25in; margin-left: .5in">
						<span style="font-size: 9.0pt; font-family: Wingdings">l<span style="font:7.0pt &quot;Times New Roman&quot;">&nbsp;
						</span></span><span style="font-size:9.0pt">Design and 
						Analysis of Pairing Based Cryptographic Hardware for 
						Prime Fields - <i>Santosh Ghosh</i></span></p>
						<p class="MsoNormal" style="text-align: justify; margin-left: .5in">
						<i><span style="font-size:9.0pt">&nbsp;</span></i></p>
						<p class="MsoNormal" style="text-align: justify; text-indent: -.25in; margin-left: .5in">
						<span style="font-size: 9.0pt; font-family: Wingdings">l<span style="font:7.0pt &quot;Times New Roman&quot;">&nbsp;
						</span></span><span style="font-size:9.0pt">Study and 
						Analysis of Power Optimization Techniques for Embedded 
						Systems - <i>G. Indumathi and K V Ramakrishnan. </i>
						</span></p>
						<p class="MsoNormal" style="text-align: justify; margin-left: .5in">
						<i><span style="font-size:9.0pt">&nbsp;</span></i></p>
						<p class="MsoNormal" style="text-align: justify; text-indent: -.25in; margin-left: .5in">
						<span style="font-size: 9.0pt; font-family: Wingdings">l<span style="font:7.0pt &quot;Times New Roman&quot;">&nbsp;
						</span></span><span style="font-size:9.0pt">Next 
						Generation Smart Home Systems using Hardware 
						Acceleration - <i>David Fuschelberger, Ioannis 
						Pyrounakis, Anastasios Dagiuklas, Nikolaos Voros and 
						Carlos Ribeiro</i></span></p>
						<p class="MsoNormal" style="text-align: justify; margin-left: .5in">
						<i><span style="font-size:9.0pt">&nbsp;</span></i></p>
						<p class="MsoNormal" style="text-align: justify; text-indent: -.25in; margin-left: .5in">
						<span style="font-size: 9.0pt; font-family: Wingdings">l<span style="font:7.0pt &quot;Times New Roman&quot;">&nbsp;
						</span></span><span style="font-size:9.0pt">
						Architectural Synthesis Frameworks on Distributed 
						Register-File Microarchitecture Family - <i>Chia-I Chen 
						and Juinn-Dar Huang</i></span></p>
						<p class="MsoNormal" style="text-align: justify; margin-left: .5in">
						<i>
						<span style="font-size: 10.0pt; font-family: Calibri,sans-serif">
						&nbsp;</span></i></p>
						<p class="MsoNormal" style="text-align: justify; text-indent: -.25in; margin-left: .5in">
						<span style="font-size: 9.0pt; font-family: Wingdings">l<span style="font:7.0pt &quot;Times New Roman&quot;">&nbsp;
						</span></span><span style="font-size:9.0pt">Thermal 
						Analysis of 3D stacked systems - <i>Kameswar Rao Vaddina, 
						Amir-Mohammad Rahmani, Khalid Latif, Pasi Liljeberg and 
						Juha Plosila</i></span></td>
					</tr>
					<tr>
						<td width="129" colspan="2" valign="top" style="width: 96.8pt; border-left: 1.0pt solid black; border-right: medium none; border-top: medium none; border-bottom: 1.5pt double windowtext; padding-left: 5.4pt; padding-right: 5.4pt; padding-top: 0in; padding-bottom: 0in">
						<p class="MsoNormal" style="layout-grid-mode:char">7:00 
						– 8:00 pm</td>
						<td width="454" colspan="2" valign="top" style="width: 340.45pt; border-left: 1.0pt solid black; border-right: 1.0pt solid black; border-top: medium none; border-bottom: 1.5pt double windowtext; padding-left: 5.4pt; padding-right: 5.4pt; padding-top: 0in; padding-bottom: 0in">
						<p class="MsoNormal" style="layout-grid-mode:char">
						<span lang="DE">CULTURAL PROGRAM</span></td>
					</tr>
					<tr>
						<td width="583" colspan="4" valign="top" style="width: 437.25pt; border-left: 1.5pt double windowtext; border-right: 1.5pt double windowtext; border-top: medium none; border-bottom: 1.5pt double windowtext; padding-left: 5.4pt; padding-right: 5.4pt; padding-top: 0in; padding-bottom: 0in">
						<p class="MsoNormal" align="center" style="text-align:center;layout-grid-mode:
  char"><b><a name="TUESDAY_July_5,_2011_">TUESDAY July 5, 2011</a></b></td>
					</tr>
					<tr>
						<td width="129" colspan="2" valign="top" style="width: 96.8pt; border-left: 1.0pt solid black; border-right: medium none; border-top: medium none; border-bottom: 1.0pt solid black; padding-left: 5.4pt; padding-right: 5.4pt; padding-top: 0in; padding-bottom: 0in">
						<p class="MsoNormal" style="layout-grid-mode:char">
						8:30-9:30 am</td>
						<td width="221" valign="top" style="width: 166.0pt; border-left: 1.0pt solid black; border-right: medium none; border-top: medium none; border-bottom: 1.0pt solid black; padding-left: 5.4pt; padding-right: 5.4pt; padding-top: 0in; padding-bottom: 0in">
						<p class="MsoNormal" style="layout-grid-mode:char">T1A 
						:VLSI Circuits</p>
						<p class="MsoNormal">
						<span style="font-size:10.0pt;color:#00B050">Chair:</span><span style="font-size:10.0pt;color:#FF6600">
						</span><span style="color: #0000FF">TBA</span></p>
						<p class="MsoNormal" style="text-align: justify; text-indent: -.25in; margin-left: .25in">
						<span style="font-size: 9.0pt; font-family: Wingdings">l<span style="font:7.0pt &quot;Times New Roman&quot;">&nbsp;
						</span></span><span style="font-size: 9.0pt">A Proposed 
						Output Buffer at 90 nm Technology with Minimum Signal 
						Switching Noise at 83.3MHz -<i> Arnab Kumar Biswas, 
						Anand Bulusu and Sudeb Dasgupta</i></span></p>
						<p class="MsoNormal" style="text-align: justify; margin-left: .25in">
						<i><span style="font-size: 9.0pt">&nbsp;</span></i></p>
						<p class="MsoNormal" style="text-align: justify; text-indent: -.25in; margin-left: .25in">
						<span style="font-size: 9.0pt; font-family: Wingdings">l<span style="font:7.0pt &quot;Times New Roman&quot;">&nbsp;
						</span></span><span style="font-size: 9.0pt">Design of a 
						Low Power, High Speed Complementary Input Folded 
						Regulated Cascode OTA for a Parallel Pipeline ADC - <i>
						Manas Kumar Hati and Tarun K. Bhattacharyya</i></span></td>
						<td width="233" valign="top" style="width: 174.45pt; border-left: 1.0pt solid black; border-right: 1.0pt solid black; border-top: medium none; border-bottom: 1.0pt solid black; padding-left: 5.4pt; padding-right: 5.4pt; padding-top: 0in; padding-bottom: 0in">
						<p class="MsoNormal" style="layout-grid-mode:char">T1B: 
						Reversible Logic</p>
						<p class="MsoNormal">
						<span style="font-size:10.0pt;color:#00B050">Chair:</span><span style="font-size:10.0pt;color:#FF6600">
						</span><span style="font-size:10.0pt;
  color:#339966">Hafizur Rahaman</span></p>
						<p class="MsoNormal" style="text-align: justify; text-indent: -.25in; margin-left: .5in">
						<span style="font-size: 9.0pt; font-family: Wingdings">l<span style="font:7.0pt &quot;Times New Roman&quot;">&nbsp;
						</span></span><span style="font-size: 9.0pt">ATPG for 
						Reversible Circuits Using Simulation, Boolean 
						Satisfiability, and Pseudo Boolean Optimization - <i>
						Robert Wille, Hongyan Zhang and Rolf Drechsler</i></span></p>
						<p class="MsoNormal" style="text-align: justify; margin-left: .5in">
						<i>
						<span style="font-size: 11.0pt; font-family: Calibri,sans-serif">
						&nbsp;</span></i></p>
						<p class="MsoNormal" style="text-align: justify; text-indent: -.25in; margin-left: .5in">
						<span style="font-size: 9.0pt; font-family: Wingdings">l<span style="font:7.0pt &quot;Times New Roman&quot;">&nbsp;
						</span></span><span style="font-size: 9.0pt">Design of a 
						Reversible ALU based on Novel Programmable Reversible 
						Logic Gate Structures - <i>Matthew Morrison and 
						Nagarajan Ranganathan</i></span></td>
					</tr>
					<tr>
						<td width="129" colspan="2" valign="top" style="width: 96.8pt; border-left: 1.0pt solid black; border-right: medium none; border-top: medium none; border-bottom: 1.0pt solid black; padding-left: 5.4pt; padding-right: 5.4pt; padding-top: 0in; padding-bottom: 0in">
						<p class="MsoNormal" style="layout-grid-mode:char">9:35 
						– 11:00 am</td>
						<td width="454" colspan="2" valign="top" style="width: 340.45pt; border-left: 1.0pt solid black; border-right: 1.0pt solid black; border-top: medium none; border-bottom: 1.0pt solid black; padding-left: 5.4pt; padding-right: 5.4pt; padding-top: 0in; padding-bottom: 0in">
						<p class="MsoNormal" style="layout-grid-mode:char">T1K:
						<span style="font-size:
  10.0pt;color:#00B050">Chair:</span><span style="font-size:10.0pt;color:#FF6600">
						</span><span style="font-size:10.0pt;color:green">
						Vijaykrishnan Narayanan</span></p>
						<p class="MsoNormal" style="text-indent: -.25in; margin-left: .5in">
						<span style="font-size: 9.0pt; font-family: Wingdings; color: blue">
						l<span style="font:7.0pt &quot;Times New Roman&quot;">&nbsp;
						</span></span>
						<span style="font-size: 11.0pt; color: blue">The Light 
						at the end of the CMOS Tunnel <i>– Dr. Sani Nassif, IBM<br>
						<br>
						<a href="Nassif_ISVLSI2011.pdf">SLIDES</a></i></span></p>
						<p class="MsoNormal" style="text-align: justify; text-indent: -.25in; margin-left: .5in">
						<span style="font-size: 9.0pt; font-family: Wingdings; color: blue">
						l<span style="font:7.0pt &quot;Times New Roman&quot;">&nbsp;
						</span></span>
						<span style="font-size: 11.0pt; color: blue">Scaling 
						Product Execution: Addressing the Challenges of Growth<i> 
						– Dr. T. R. Ramachandran, LSI</i></span><p class="MsoNormal" style="text-align: justify; text-indent: -.25in; margin-left: .5in">
						<span style="font-size: 11pt; color: #0000FF"><i>
						<a href="ISVLSI2011_TR_vFINAL.pdf">SLIDES</a></i></span></td>
					</tr>
					<tr>
						<td width="129" colspan="2" valign="top" style="width: 96.8pt; border-left: 1.0pt solid black; border-right: medium none; border-top: medium none; border-bottom: 1.0pt solid black; padding-left: 5.4pt; padding-right: 5.4pt; padding-top: 0in; padding-bottom: 0in">
						<p class="MsoNormal" style="layout-grid-mode:char">11:00 
						– 11:15am</td>
						<td width="454" colspan="2" valign="top" style="width: 340.45pt; border-left: 1.0pt solid black; border-right: 1.0pt solid black; border-top: medium none; border-bottom: 1.0pt solid black; padding-left: 5.4pt; padding-right: 5.4pt; padding-top: 0in; padding-bottom: 0in">
						<p class="MsoNormal" style="layout-grid-mode:char">TEA 
						BREAK</td>
					</tr>
					<tr>
						<td width="129" colspan="2" valign="top" style="width: 96.8pt; border-left: 1.0pt solid black; border-right: medium none; border-top: medium none; border-bottom: 1.0pt solid black; padding-left: 5.4pt; padding-right: 5.4pt; padding-top: 0in; padding-bottom: 0in">
						<p class="MsoNormal" style="layout-grid-mode:char">11:15 
						– 12:45 pm</td>
						<td width="221" valign="top" style="width: 166.0pt; border-left: 1.0pt solid black; border-right: medium none; border-top: medium none; border-bottom: 1.0pt solid black; padding-left: 5.4pt; padding-right: 5.4pt; padding-top: 0in; padding-bottom: 0in">
						<p class="MsoNormal" style="layout-grid-mode:char">T2A: 
						Clock Network design</p>
						<p class="MsoNormal">
						<span style="font-size:10.0pt;color:#339966">Chair: 
						Atsushi Takahashi</span></p>
						<p class="MsoNormal" style="text-align: justify; text-indent: -.25in; margin-left: .5in">
						<span style="font-size: 9.0pt; font-family: Wingdings">l<span style="font:7.0pt &quot;Times New Roman&quot;">&nbsp;
						</span></span><span style="font-size: 9.0pt">A Low-Power 
						Low-Skew Current-Mode Clock Distribution Network in 90nm 
						CMOS Technology - <i>Naveen Kumar Kancharapu, Marshnil 
						Dave, Maryam Shojaei Baghini and Dinesh K </i></span><i>
						<span style="font-size:9.0pt">Sharma</span></i></p>
						<p class="MsoNormal" style="text-align: justify; margin-left: .5in">
						<span style="font-size: 9.0pt">&nbsp;</span></p>
						<p class="MsoNormal" style="text-align: justify; text-indent: -.25in; margin-left: .5in">
						<span style="font-size: 9.0pt; font-family: Wingdings">l<span style="font:7.0pt &quot;Times New Roman&quot;">&nbsp;
						</span></span><span style="font-size: 9.0pt">A Hybrid RF/Metal 
						Clock Routing Algorithm to Improve Clock Delay and 
						Routing - <i>Zohre Mohammadi-Arfa and Ali Jahanian</i></span></p>
						<p class="MsoNormal" style="text-align: justify; margin-left: .5in">
						<i>
						<span style="font-size: 11.0pt; font-family: Calibri,sans-serif">
						&nbsp;</span></i></p>
						<p class="MsoNormal" style="text-align: justify; text-indent: -.25in; margin-left: .5in">
						<span style="font-size: 9.0pt; font-family: Wingdings">l<span style="font:7.0pt &quot;Times New Roman&quot;">&nbsp;
						</span></span><span style="font-size: 9.0pt">Layer-Aware 
						Design Partitioning for Vertical Interconnect 
						Minimization - <i>Ya-Shih Huang, Yang-Hsiang Liu and 
						Juinn-Dar Huang</i></span></td>
						<td width="233" valign="top" style="width: 174.45pt; border-left: 1.0pt solid black; border-right: 1.0pt solid black; border-top: medium none; border-bottom: 1.0pt solid black; padding-left: 5.4pt; padding-right: 5.4pt; padding-top: 0in; padding-bottom: 0in">
						<p class="MsoNormal" style="layout-grid-mode:char">T2B: 
						Verification </p>
						<p class="MsoNormal">
						<span style="font-size:9.0pt;color:#00B050">Chair: 
						Virendra Singh</span></p>
						<p class="MsoNormal" style="text-align: justify; text-indent: -.25in; margin-left: .5in">
						<span style="font-size: 9.0pt; font-family: Wingdings">l<span style="font:7.0pt &quot;Times New Roman&quot;">&nbsp;
						</span></span><span style="font-size: 9.0pt">Requirement 
						Evolution Management: A systematic approach - <i>Ansuman 
						Banerjee</i></span></p>
						<p class="MsoNormal" style="margin-left:.5in;text-align:justify">
						<span style="font-size: 9.0pt">&nbsp;</span></p>
						<p class="MsoNormal" style="margin-left:.5in;text-align:justify">
						<span style="font-size: 9.0pt">&nbsp;</span></p>
						<p class="MsoNormal" style="text-align: justify; text-indent: -.25in; margin-left: .5in">
						<span style="font-size: 9.0pt; font-family: Wingdings">l<span style="font:7.0pt &quot;Times New Roman&quot;">&nbsp;
						</span></span><span style="font-size: 9.0pt">Equivalence 
						Checking of Array-Intensive Programs - <i>Chandan Karfa, 
						Kunal Banerjee, Dipankar Sarkar and Chittaranjan Mandal</i></span></p>
						<p class="MsoNormal" style="margin-left:.5in;text-align:justify">
						<span style="font-size: 9.0pt">&nbsp;</span></p>
						<p class="MsoNormal" style="text-align: justify; text-indent: -.25in; margin-left: .5in">
						<span style="font-size: 9.0pt; font-family: Wingdings">l<span style="font:7.0pt &quot;Times New Roman&quot;">&nbsp;
						</span></span><span style="font-size: 9.0pt">Application 
						of formal methods for system-level verification of 
						Network on Chip - <i>Vinitha Arakkonam Palaniveloo, 
						Sowmya Arcot and Sridevan Parameswaran</i></span></td>
					</tr>
					<tr>
						<td width="129" colspan="2" valign="top" style="width: 96.8pt; border-left: 1.0pt solid black; border-right: medium none; border-top: medium none; border-bottom: 1.0pt solid black; padding-left: 5.4pt; padding-right: 5.4pt; padding-top: 0in; padding-bottom: 0in">
						<p class="MsoNormal" style="layout-grid-mode:char">12:45 
						– 1:30pm</td>
						<td width="454" colspan="2" valign="top" style="width: 340.45pt; border-left: 1.0pt solid black; border-right: 1.0pt solid black; border-top: medium none; border-bottom: 1.0pt solid black; padding-left: 5.4pt; padding-right: 5.4pt; padding-top: 0in; padding-bottom: 0in">
						<p class="MsoNormal" style="layout-grid-mode:char">LUNCH</td>
					</tr>
					<tr>
						<td width="129" colspan="2" valign="top" style="width: 96.8pt; border-left: 1.0pt solid black; border-right: medium none; border-top: medium none; border-bottom: 1.0pt solid black; padding-left: 5.4pt; padding-right: 5.4pt; padding-top: 0in; padding-bottom: 0in">
						<p class="MsoNormal" style="layout-grid-mode:char">1:30 
						– 3:00 pm</td>
						<td width="221" valign="top" style="width: 166.0pt; border-left: 1.0pt solid black; border-right: medium none; border-top: medium none; border-bottom: 1.0pt solid black; padding-left: 5.4pt; padding-right: 5.4pt; padding-top: 0in; padding-bottom: 0in">
						<p class="MsoNormal" style="layout-grid-mode:char">T3A: 
						Low Power 1</p>
						<p class="MsoNormal">
						<span style="font-size:10.0pt;color:#339966">Chair: 
						Joerg Henkel</span></p>
						<p class="MsoNormal" style="text-align: justify; text-indent: -.25in; margin-left: .5in">
						<span style="font-size: 9.0pt; font-family: Wingdings">l<span style="font:7.0pt &quot;Times New Roman&quot;">&nbsp;
						</span></span><span style="font-size: 9.0pt">A Markov 
						Performance Model </span><span style="font-size:9.0pt">
						for Buffered Protocol Design</span><span style="font-size: 9.0pt"> 
						- <i>Jing Cao and Albert Nymeyer</i></span></p>
						<p class="MsoNormal" style="text-align: justify; margin-left: .5in">
						<span style="font-size: 9.0pt">&nbsp;</span></p>
						<p class="MsoNormal" style="text-align: justify; text-indent: -.25in; margin-left: .5in">
						<span style="font-size: 9.0pt; font-family: Wingdings">l<span style="font:7.0pt &quot;Times New Roman&quot;">&nbsp;
						</span></span><span style="font-size: 9.0pt">Low Power 
						Motion Estimation with Probabilistic Computing -<i> 
						Charvi Dhoot, Vincent Mooney, Lap Pui Chau and Shubhajit 
						Roy Chowdhury</i></span></p>
						<p class="MsoNormal" style="text-align: justify">
						<span style="font-size: 9.0pt">&nbsp;</span></p>
						<p class="MsoNormal" style="text-align: justify; text-indent: -.25in; margin-left: .5in">
						<span style="font-size: 9.0pt; font-family: Wingdings">l<span style="font:7.0pt &quot;Times New Roman&quot;">&nbsp;
						</span></span><span style="font-size: 9.0pt">Low Power 
						Probabilistic Floating Point Multiplier Design - <i>Aman 
						Gupta, </i></span><i><span style="font-size:9.0pt">
						Satyam</span><span style="font-size: 9.0pt"> M</span><span style="font-size:9.0pt">andavalli,
						</span><span style="font-size: 9.0pt">Vincent J. Mooney, 
						Keck-Voon Ling, Arindam Basu, Henry Johan and Budianto 
						Tandianus </span></i></td>
						<td width="233" valign="top" style="width: 174.45pt; border-left: 1.0pt solid black; border-right: 1.0pt solid black; border-top: medium none; border-bottom: 1.0pt solid black; padding-left: 5.4pt; padding-right: 5.4pt; padding-top: 0in; padding-bottom: 0in">
						<p class="MsoNormal" style="layout-grid-mode:char">T3B: 
						Physical Design</p>
						<p class="MsoNormal">
						<span style="font-size:10.0pt;color:#339966">Chair: 
						Ricardo Reis</span></p>
						<p class="MsoNormal" style="text-align: justify; text-indent: -.25in; margin-left: .5in">
						<span style="font-size: 9.0pt; font-family: Wingdings">l<span style="font:7.0pt &quot;Times New Roman&quot;">&nbsp;
						</span></span>
						<span style="font-size: 9.0pt; color: black">TSV-Aware 
						Scan Chain Re-ordering for 3D ICs - <i>Ayan Datta, 
						Charudhattan Nagarajan and Susmita Sur Kolay</i></span></p>
						<p class="MsoNormal" style="text-align: justify; margin-left: .5in">
						<i><span style="font-size:9.0pt;color:black">&nbsp;</span></i></p>
						<p class="MsoNormal" style="text-align: justify; text-indent: -.25in; margin-left: .5in">
						<span style="font-size: 9.0pt; font-family: Wingdings; color: black">
						l<span style="font:7.0pt &quot;Times New Roman&quot;">&nbsp;
						</span></span><span style="font-size:9.0pt;color:black">
						Mitigating Partitioning, Routing, and Yield Concerns in 
						3D ICs by Multiplexing TSVs<i> - Michael Buttrick and 
						Sandip Kundu</i></span></p>
						<p class="MsoNormal" style="text-align: justify; margin-left: .5in">
						<i>
						<span style="font-size: 11.0pt; font-family: Calibri,sans-serif">
						&nbsp;</span></i></p>
						<p class="MsoNormal" style="text-align: justify; text-indent: -.25in; margin-left: .5in">
						<span style="font-size: 9.0pt; font-family: Wingdings">l<span style="font:7.0pt &quot;Times New Roman&quot;">&nbsp;
						</span></span>
						<span style="font-size: 9.0pt; color: black">Lithography 
						Constrained Placement and Post-Placement Layout 
						Optimization for Manufacturability - </span><i>
						<span style="font-size: 9.0pt">Nishant Dhumane, 
						Sudheendra K. Srivathsa and Sandip Kundu</span></i></td>
					</tr>
					<tr>
						<td width="126" valign="top" style="width: 94.8pt; border-left: 1.0pt solid black; border-right: 1.0pt solid black; border-top: medium none; border-bottom: 1.5pt double windowtext; padding-left: 5.4pt; padding-right: 5.4pt; padding-top: 0in; padding-bottom: 0in">
						<p class="MsoNormal" align="center" style="text-align:center;layout-grid-mode:
  char">3:15 – 9:00pm</td>
						<td width="457" colspan="3" valign="top" style="width: 342.45pt; border-left: medium none; border-right: 1.0pt solid black; border-top: medium none; border-bottom: 1.5pt double windowtext; padding-left: 5.4pt; padding-right: 5.4pt; padding-top: 0in; padding-bottom: 0in">
						<p class="MsoNormal" style="layout-grid-mode:char">TOUR 
						&amp; BANQUET</td>
					</tr>
					<tr>
						<td width="583" colspan="4" valign="top" style="width: 437.25pt; border-left: 1.5pt double windowtext; border-right: 1.5pt double windowtext; border-top: medium none; border-bottom: 1.5pt double windowtext; padding-left: 5.4pt; padding-right: 5.4pt; padding-top: 0in; padding-bottom: 0in">
						<p class="MsoNormal" align="center" style="text-align:center;layout-grid-mode:
  char"><b><a name="WEDNESDAY_July_6,_2011_">WEDNESDAY July 6, 2011</a></b></td>
					</tr>
					<tr>
						<td width="129" colspan="2" valign="top" style="width: 96.8pt; border-left: 1.0pt solid black; border-right: medium none; border-top: medium none; border-bottom: 1.0pt solid black; padding-left: 5.4pt; padding-right: 5.4pt; padding-top: 0in; padding-bottom: 0in">
						<p class="MsoNormal" style="layout-grid-mode:char">
						8:30-10:00 am</td>
						<td width="221" valign="top" style="width: 166.0pt; border-left: 1.0pt solid black; border-right: medium none; border-top: medium none; border-bottom: 1.0pt solid black; padding-left: 5.4pt; padding-right: 5.4pt; padding-top: 0in; padding-bottom: 0in">
						<p class="MsoNormal" style="layout-grid-mode:char">W1A: 
						Interconnect</p>
						<p class="MsoNormal">
						<span style="font-size:10.0pt;color:#00B050">Chair:
						</span><span style="font-size:10.0pt;color:blue">Sridhar 
						Rangarajan </span></p>
						<p class="MsoNormal" style="text-align: justify; text-indent: -.25in; margin-left: .5in">
						<span style="font-size: 9.0pt; font-family: Wingdings">l<span style="font:7.0pt &quot;Times New Roman&quot;">&nbsp;
						</span></span><span style="font-size: 9.0pt">A 
						Simulation based Buffer Sizing Algorithm for Network on 
						Chip - <i>Anish Kumar, M. Pawan Kumar, Srinivasan, 
						Murali, Kamakoti </i></span><i>
						<span style="font-size:9.0pt">Veezhinathan,</span><span style="font-size: 9.0pt"> 
						Luca Benini, </span><span style="font-size:9.0pt">and 
						Giovanni De Micheli</span></i></p>
						<p class="MsoNormal" style="text-align: justify; margin-left: .5in">
						<span style="font-size: 9.0pt">&nbsp;</span></p>
						<p class="MsoNormal" style="text-align: justify; text-indent: -.25in; margin-left: .5in">
						<span style="font-size: 9.0pt; font-family: Wingdings">l<span style="font:7.0pt &quot;Times New Roman&quot;">&nbsp;
						</span></span><span style="font-size: 9.0pt">
						Minimization of Circuit Delay and Power through Gate 
						Sizing and Threshold Voltage Assignment - <i>Shuzhe 
						Zhou, Hailong Yao, Qiang Zhou and Yici Cai</i></span></p>
						<p class="MsoNormal" style="text-align: justify; margin-left: .5in">
						<i>
						<span style="font-size: 11.0pt; font-family: Calibri,sans-serif">
						&nbsp;</span></i></p>
						<p class="MsoNormal" style="text-align: justify; text-indent: -.25in; margin-left: .5in">
						<span style="font-size: 9.0pt; font-family: Wingdings">l<span style="font:7.0pt &quot;Times New Roman&quot;">&nbsp;
						</span></span><span style="font-size: 9.0pt">Enhanced 
						Redundant Via Insertion with Multi-Via Mechanisms - <i>
						Ting-Feng Chang, Tsang-Chi Kan, Shih-Hsien Yang and 
						Shanq-Jang Ruan</i></span></td>
						<td width="233" valign="top" style="width: 174.45pt; border-left: 1.0pt solid black; border-right: 1.0pt solid black; border-top: medium none; border-bottom: 1.0pt solid black; padding-left: 5.4pt; padding-right: 5.4pt; padding-top: 0in; padding-bottom: 0in">
						<p class="MsoNormal" style="layout-grid-mode:char">W1B: 
						Security</p>
						<p class="MsoNormal">
						<span style="font-size:10.0pt;color:#00B050">Chair:
						</span><span style="font-size:10.0pt;color:#339966">N. 
						Voros</span></p>
						<p class="MsoNormal" style="text-align: justify; text-indent: -.25in; margin-left: .5in">
						<span style="font-size: 9.0pt; font-family: Wingdings">l<span style="font:7.0pt &quot;Times New Roman&quot;">&nbsp;
						</span></span><span style="font-size: 9.0pt">Design of 
						Unique and Reliable Physically Unclonable Functions 
						based on Current Starved Inverter Chain - <i>Raghavan 
						Kumar, Vinay C Patil and Sandip Kundu</i></span></p>
						<p class="MsoNormal" style="text-align: justify; margin-left: .5in">
						<span style="font-size: 9.0pt">&nbsp;</span></p>
						<p class="MsoNormal" style="text-align: justify; text-indent: -.25in; margin-left: .5in">
						<span style="font-size: 9.0pt; font-family: Wingdings">l<span style="font:7.0pt &quot;Times New Roman&quot;">&nbsp;
						</span></span><span style="font-size: 9.0pt">Impact of 
						Circuit Degradation on FPGA Design Security - <i>Han-Wei 
						Chen, Suresh Srinivasan, Yuan Xie and Vijaykrishnan 
						Narayanan</i></span></p>
						<p class="MsoNormal" style="text-align: justify; margin-left: .5in">
						<i>
						<span style="font-size: 11.0pt; font-family: Calibri,sans-serif">
						&nbsp;</span></i></p>
						<p class="MsoNormal" style="text-align: justify; text-indent: -.25in; margin-left: .5in">
						<span style="font-size: 9.0pt; font-family: Wingdings">l<span style="font:7.0pt &quot;Times New Roman&quot;">&nbsp;
						</span></span><span style="font-size: 9.0pt">Towards 
						Resilient Micro-Architectures: Datapath Reliability 
						Enhancement using STT-MRAM - <i>Karthik Swaminathan, 
						Ravindhiran Mukundrajan, Niranjan Soundararajan and </i>
						</span><i><span style="font-size:9.0pt">Vijaykrishnan 
						Narayanan</span></i></td>
					</tr>
					<tr>
						<td width="129" colspan="2" valign="top" style="width: 96.8pt; border-left: 1.0pt solid black; border-right: medium none; border-top: medium none; border-bottom: 1.0pt solid black; padding-left: 5.4pt; padding-right: 5.4pt; padding-top: 0in; padding-bottom: 0in">
						<p class="MsoNormal" style="layout-grid-mode:char">10:00 
						– 10:15am</td>
						<td width="454" colspan="2" valign="top" style="width: 340.45pt; border-left: 1.0pt solid black; border-right: 1.0pt solid black; border-top: medium none; border-bottom: 1.0pt solid black; padding-left: 5.4pt; padding-right: 5.4pt; padding-top: 0in; padding-bottom: 0in">
						<p class="MsoNormal" style="layout-grid-mode:char">TEA 
						BREAK</td>
					</tr>
					<tr>
						<td width="129" colspan="2" valign="top" style="width: 96.8pt; border-left: 1.0pt solid black; border-right: medium none; border-top: medium none; border-bottom: 1.0pt solid black; padding-left: 5.4pt; padding-right: 5.4pt; padding-top: 0in; padding-bottom: 0in">
						<p class="MsoNormal" style="layout-grid-mode:char">10:15 
						– 11:10 am</td>
						<td width="454" colspan="2" valign="top" style="width: 340.45pt; border-left: 1.0pt solid black; border-right: 1.0pt solid black; border-top: medium none; border-bottom: 1.0pt solid black; padding-left: 5.4pt; padding-right: 5.4pt; padding-top: 0in; padding-bottom: 0in">
						<p class="MsoNormal" style="layout-grid-mode:char">W1K:
						<span style="font-size:
  10.0pt;color:#00B050">Chair: Amar Mukherjee</span></p>
						<p class="MsoNormal" style="layout-grid-mode:char">
						<span style="font-size:10.0pt;
  color:blue">The Variability Expeditions: Exploring the Software Stack for 
						UNderdesigned Computing Mchines – <i>Prof. Rajesh Gupta, 
						U. California at San Diego</i></span><p class="MsoNormal" style="layout-grid-mode:char">
						<span style="color: #0000FF"><i>
						<a href="RajeshExpeditionsOverview2011R2.pdf">SLIDES</a></i></span></td>
					</tr>
					<tr>
						<td width="129" colspan="2" valign="top" style="width: 96.8pt; border-left: 1.0pt solid black; border-right: medium none; border-top: medium none; border-bottom: 1.0pt solid black; padding-left: 5.4pt; padding-right: 5.4pt; padding-top: 0in; padding-bottom: 0in">
						<p class="MsoNormal" style="layout-grid-mode:char">11:15 
						– 12:45 pm</td>
						<td width="221" valign="top" style="width: 166.0pt; border-left: 1.0pt solid black; border-right: medium none; border-top: medium none; border-bottom: 1.0pt solid black; padding-left: 5.4pt; padding-right: 5.4pt; padding-top: 0in; padding-bottom: 0in">
						<p class="MsoNormal" style="layout-grid-mode:char">W2A: 
						Emerging Technologies</p>
						<p class="MsoNormal">
						<span style="font-size:10.0pt;color:#00B050">Chair:</span><span style="font-size:10.0pt;color:#339966"> 
						V. Kamakoti</span></p>
						<p class="MsoNormal" style="text-align: justify; text-indent: -.25in; margin-left: .5in">
						<span style="font-size: 9.0pt; font-family: Wingdings">l<span style="font:7.0pt &quot;Times New Roman&quot;">&nbsp;
						</span></span><span style="font-size: 9.0pt">Metallic-CNT 
						and Non-uniform CNTs Tolerant Design of CNFET-based 
						Circuits using Independent N2-Transistor Structures - <i>
						Behnam Ghavami, Mohsen Raji and Hossein Pedram</i></span></p>
						<p class="MsoNormal" style="text-align: justify; margin-left: .5in">
						<span style="font-size: 9.0pt">&nbsp;</span></p>
						<p class="MsoNormal" style="text-align: justify; text-indent: -.25in; margin-left: .5in">
						<span style="font-size: 9.0pt; font-family: Wingdings">l<span style="font:7.0pt &quot;Times New Roman&quot;">&nbsp;
						</span></span><span style="font-size: 9.0pt">On 
						Screening Reliability Using Lithographic Process Corner 
						Information Gleaned from Tester Measurements - V<i>ikram 
						Suresh, Priyamvada Vijayakumar and Sandip Kundu</i></span></p>
						<p class="MsoNormal" style="text-align: justify; margin-left: .5in">
						<i>
						<span style="font-size: 11.0pt; font-family: Calibri,sans-serif">
						&nbsp;</span></i></p>
						<p class="MsoNormal" style="text-align: justify; text-indent: -.25in; margin-left: .5in">
						<span style="font-size: 9.0pt; font-family: Wingdings">l<span style="font:7.0pt &quot;Times New Roman&quot;">&nbsp;
						</span></span><span style="font-size: 9.0pt">Modeling 
						and Analysis of Thermal Effects in Optical 
						Networks-on-Chip - <i>Yaoyao Ye, Jiang Xu, Xiaowen Wu, 
						Wei Zhang, Xuan Wang, Mahdi Nikdast, Zhehui </i></span>
						<i><span style="font-size:9.0pt">Wang and Weichen Liu</span></i></td>
						<td width="233" valign="top" style="width: 174.45pt; border-left: 1.0pt solid black; border-right: 1.0pt solid black; border-top: medium none; border-bottom: 1.0pt solid black; padding-left: 5.4pt; padding-right: 5.4pt; padding-top: 0in; padding-bottom: 0in">
						<p class="MsoNormal" style="layout-grid-mode:char">W2B: 
						System Level Synthesis</p>
						<p class="MsoNormal">
						<span style="font-size:10.0pt;color:#00B050">Chair: TBA</span></p>
						<p class="MsoNormal" style="text-align: justify; text-indent: -.25in; margin-left: .5in">
						<span style="font-size: 9.0pt; font-family: Wingdings">l<span style="font:7.0pt &quot;Times New Roman&quot;">&nbsp;
						</span></span><span style="font-size: 9.0pt">A 
						Hardware-Software Collaborated Method for Soft-Error 
						Tolerant MPSoC - <i>Weichen Liu, Jiang Xu, Xuan Wang, Yu 
						Wang, Wei Zhang, Yaoyao Ye, Xiaowen </i></span><i>
						<span style="font-size:9.0pt">Wu, Mahdi Nikdast and 
						Zhehui Wang</span></i></p>
						<p class="MsoNormal" style="text-align:justify">
						<span style="font-size: 9.0pt">&nbsp;</span></p>
						<p class="MsoNormal" style="text-align: justify; text-indent: -.25in; margin-left: .5in">
						<span style="font-size: 9.0pt; font-family: Wingdings">l<span style="font:7.0pt &quot;Times New Roman&quot;">&nbsp;
						</span></span><span style="font-size: 9.0pt">
						Characterizing the L1 Data Cache's Vulnerability to 
						Transient Errors in Chip-Multiprocessors - <i>Li Tang, 
						Shuai Wang, Jie Hu and Xiaobo Sharon Hu</i></span></p>
						<p class="MsoNormal" style="text-align:justify">
						<span style="font-size: 9.0pt">&nbsp;</span></p>
						<p class="MsoNormal" style="text-align: justify; text-indent: -.25in; margin-left: .5in">
						<span style="font-size: 9.0pt; font-family: Wingdings">l<span style="font:7.0pt &quot;Times New Roman&quot;">&nbsp;
						</span></span><span style="font-size: 9.0pt">AIFSP: An 
						Adaptive Instruction Flow Stream Processor - <i>Yaohua 
						Wang, Shuming Chen, Jianghua Wan, Kai Zhang and 
						Shenggang Chen</i></span></td>
					</tr>
					<tr>
						<td width="129" colspan="2" valign="top" style="width: 96.8pt; border-left: 1.0pt solid black; border-right: medium none; border-top: medium none; border-bottom: 1.0pt solid black; padding-left: 5.4pt; padding-right: 5.4pt; padding-top: 0in; padding-bottom: 0in">
						<p class="MsoNormal" style="layout-grid-mode:char">12:45 
						– 1:30pm</td>
						<td width="454" colspan="2" valign="top" style="width: 340.45pt; border-left: 1.0pt solid black; border-right: 1.0pt solid black; border-top: medium none; border-bottom: 1.0pt solid black; padding-left: 5.4pt; padding-right: 5.4pt; padding-top: 0in; padding-bottom: 0in">
						<p class="MsoNormal" style="layout-grid-mode:char">LUNCH</td>
					</tr>
					<tr>
						<td width="129" colspan="2" valign="top" style="width: 96.8pt; border-left: 1.0pt solid black; border-right: medium none; border-top: medium none; border-bottom: 1.0pt solid black; padding-left: 5.4pt; padding-right: 5.4pt; padding-top: 0in; padding-bottom: 0in">
						<p class="MsoNormal" style="layout-grid-mode:char">1:30 
						– 3:00 pm</td>
						<td width="221" valign="top" style="width: 166.0pt; border-left: 1.0pt solid black; border-right: medium none; border-top: medium none; border-bottom: 1.0pt solid black; padding-left: 5.4pt; padding-right: 5.4pt; padding-top: 0in; padding-bottom: 0in">
						<p class="MsoNormal" style="layout-grid-mode:char">W3A: 
						Low Power 2</p>
						<p class="MsoNormal">
						<span style="font-size:10.0pt;color:#00B050">Chair:
						</span><span style="font-size:10.0pt;color:green">Sandip 
						Kundu</span></p>
						<p class="MsoNormal" style="text-align: justify; text-indent: -.25in; margin-left: .5in">
						<span style="font-size: 9.0pt; font-family: Wingdings">l<span style="font:7.0pt &quot;Times New Roman&quot;">&nbsp;
						</span></span><span style="font-size: 9.0pt">A Novel 
						Binding Algorithm to Reduce Critical Path Delay During 
						High Level Synthesis - <i>Sharad Sinha, Udit Dhawan, 
						Siew Kei Lam and Thambipillai Srikanthan</i></span></p>
						<p class="MsoNormal" style="margin-left:.5in;text-align:justify">
						<span style="font-size: 9.0pt">&nbsp;</span></p>
						<p class="MsoNormal" style="text-align: justify; text-indent: -.25in; margin-left: .5in">
						<span style="font-size: 9.0pt; font-family: Wingdings">l<span style="font:7.0pt &quot;Times New Roman&quot;">&nbsp;
						</span></span><span style="font-size: 9.0pt">Power 
						Efficient Multiplexer using DLDFF Synchronous Counter –
						<i>P. Rajshekar and M. Malathi</i></span></p>
						<p class="MsoNormal" style="margin-left:.5in;text-align:justify">
						<span style="font-size: 9.0pt">&nbsp;</span></p>
						<p class="MsoNormal" style="text-align: justify; text-indent: -.25in; margin-left: .5in">
						<span style="font-size: 9.0pt; font-family: Wingdings">l<span style="font:7.0pt &quot;Times New Roman&quot;">&nbsp;
						</span></span><span style="font-size: 9.0pt">A Novel 
						Evolutionary Technique for Multi-Objective Power, Area 
						and Delay Optimization in High Level Synthesis of 
						Datapaths –<i> D. S. Harish Ram, M. C. Bhuvaneswari an 
						S. M. Logesh </i></span></td>
						<td width="233" valign="top" style="width: 174.45pt; border-left: 1.0pt solid black; border-right: 1.0pt solid black; border-top: medium none; border-bottom: 1.0pt solid black; padding-left: 5.4pt; padding-right: 5.4pt; padding-top: 0in; padding-bottom: 0in">
						<p class="MsoNormal" style="layout-grid-mode:char">W3B: 
						High Level Synthesis</p>
						<p class="MsoNormal">
						<span style="font-size:10.0pt;color:#00B050">Chair:
						</span><span style="font-size:10.0pt;color:green">Rajesh 
						Gupta</span></p>
						<p class="MsoNormal" style="text-align: justify; text-indent: -.25in; margin-left: .5in">
						<span style="font-size: 9.0pt; font-family: Wingdings">l<span style="font:7.0pt &quot;Times New Roman&quot;">&nbsp;
						</span></span><span style="font-size: 9.0pt">Improved 
						Memory Architecture for Multicarrier Faster-than-Nyquist 
						Iterative Decoder - <i>Deepak Dasalukunte, Fredrik Rusek 
						and Viktor Owall</i></span></p>
						<p class="MsoNormal" style="margin-left:.5in;text-align:justify">
						<span style="font-size: 9.0pt">&nbsp;</span></p>
						<p class="MsoNormal" style="text-align: justify; text-indent: -.25in; margin-left: .5in">
						<span style="font-size: 9.0pt; font-family: Wingdings">l<span style="font:7.0pt &quot;Times New Roman&quot;">&nbsp;
						</span></span><span style="font-size: 9.0pt">
						Application-Specific Energy Optimization of 
						General-Purpose Datapath Interconnect - <i>Babak Hidaji, 
						Salar Alipour, Kasyab Parmesh Subramaniyan and Per 
						Larsson-</i></span><i><span style="font-size:9.0pt">Edefors</span></i></p>
						<p class="MsoNormal" style="text-align: justify; margin-left: .5in">
						<i>
						<span style="font-size: 11.0pt; font-family: Calibri,sans-serif">
						&nbsp;</span></i></p>
						<p class="MsoNormal" style="text-align: justify; text-indent: -.25in; margin-left: .5in">
						<span style="font-size: 9.0pt; font-family: Wingdings">l<span style="font:7.0pt &quot;Times New Roman&quot;">&nbsp;
						</span></span><span style="font-size: 9.0pt">Design and 
						Complexity Analysis of Reed Solomon Code Algorithm for 
						Advanced RAID system in Quaternary Domain. -&nbsp; <i>Varun 
						Vasudevan, Vinay Sheshadri, Sivarama Krishnan R. and 
						Vasundara Patel K. S.</i></span></td>
					</tr>
					<tr>
						<td width="129" colspan="2" valign="top" style="width: 96.8pt; border-left: 1.0pt solid black; border-right: medium none; border-top: medium none; border-bottom: 1.0pt solid black; padding-left: 5.4pt; padding-right: 5.4pt; padding-top: 0in; padding-bottom: 0in">
						<p class="MsoNormal" style="layout-grid-mode:char">3:05 
						– 4:00 pm</td>
						<td width="221" valign="top" style="width: 166.0pt; border-left: 1.0pt solid black; border-right: medium none; border-top: medium none; border-bottom: 1.0pt solid black; padding-left: 5.4pt; padding-right: 5.4pt; padding-top: 0in; padding-bottom: 0in">
						<p class="MsoNormal" style="layout-grid-mode:char">
						<span lang="NL">WP1: </span>
						<span style="font-size:10.0pt;
  color:#00B050">Chair: TBA</span></p>
						<p class="MsoNormal" style="text-align: justify; text-indent: -.25in; margin-left: .5in">
						<span style="font-size: 9.0pt; font-family: Symbol; color: black">
						·<span style="font:7.0pt &quot;Times New Roman&quot;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
						</span></span><span style="font-size: 9.0pt">Application 
						Mapping onto Mesh Structured Network-on-Chip using 
						Particle Swarm Optimization - <i>Pradip Kumar Sahu, 
						Putta Venkatesh, Sunilraju Gollapalli and Santanu </i>
						</span><i><span style="font-size:9.0pt;color:black">
						Chattopadhyay</span></i></p>
						<p class="MsoNormal" style="text-align: justify; margin-left: .5in">
						<i><span style="font-size: 9.0pt">&nbsp;</span></i></p>
						<p class="MsoNormal" style="text-align: justify; text-indent: -.25in; margin-left: .5in">
						<span style="font-size: 9.0pt; font-family: Symbol">·<span style="font:7.0pt &quot;Times New Roman&quot;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
						</span></span><span style="font-size: 9.0pt">
						Pre-processing based Run-Time &nbsp;Mapping of Applications 
						on NoC-based MPSoCs - <i>Samarth Kaushik, Amit Kumar 
						Singh and Thambipillai Srikanthan</i></span></p>
						<p class="MsoNormal" style="text-align: justify; margin-left: .5in">
						<i><span style="font-size: 9.0pt">&nbsp;</span></i></p>
						<p class="MsoNormal" style="text-align: justify; text-indent: -.25in; margin-left: .5in">
						<span style="font-size: 9.0pt; font-family: Symbol">·<span style="font:7.0pt &quot;Times New Roman&quot;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
						</span></span><span style="font-size: 9.0pt">A Design 
						Space Exploration Methodology for Application Specific 
						MPSoC Design - <i>Amit Kumar Singh, Akash Kumar and 
						Thambipillai Srikanthan</i></span></p>
						<p class="MsoNormal" style="text-align: justify; margin-left: .5in">
						<i><span style="font-size: 9.0pt; color: black">&nbsp;</span></i></p>
						<p class="MsoNormal" style="text-align: justify; text-indent: -.25in; margin-left: .5in">
						<span style="font-size: 9.0pt; font-family: Symbol; color: black">
						·<span style="font:7.0pt &quot;Times New Roman&quot;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
						</span></span>
						<span style="font-size: 9.0pt; color: black">Flexible 
						Router Placement with Link Length and Port Constraints 
						for Application-Specific Network-on-Chip Synthesis - <i>
						Soumya J, Putta Venkatesh and Santanu Chattopadhyay</i>
						</span></p>
						<p class="MsoNormal" style="text-align: justify; margin-left: .5in">
						<i>
						<span style="font-size: 10.0pt; font-family: Calibri,sans-serif; color: black">
						&nbsp;</span></i></p>
						<ul style="margin-top: 0in; margin-bottom: 0in" type="disc">
							<li class="MsoNormal" style="color: black; text-align: justify">
							<span style="font-size: 9.0pt">Intelligent On/Off 
							Link Management for On-Chip Networks - <i>Andreas 
							Savva, Theocharis Theocharides and Vassos Soteriou</i></span></li>
						</ul>
						</td>
						<td width="233" valign="top" style="width: 174.45pt; border-left: 1.0pt solid black; border-right: 1.0pt solid black; border-top: medium none; border-bottom: 1.0pt solid black; padding-left: 5.4pt; padding-right: 5.4pt; padding-top: 0in; padding-bottom: 0in">
						<p class="MsoNormal" style="layout-grid-mode:char">WP2:
						<span style="font-size:
  10.0pt;color:#00B050">Chair:</span><span style="font-size:10.0pt">
						<span style="color:blue">Madhu Mutyam</span></span></p>
						<p class="MsoNormal" style="text-align: justify; text-indent: -.25in; margin-left: .5in">
						<span style="font-size: 9.0pt; font-family: Symbol">·<span style="font:7.0pt &quot;Times New Roman&quot;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
						</span></span><span style="font-size: 9.0pt">Low-Power, 
						Energy-Efficient Full Adder for Deep-Submicron Design -
						<i>Mallikarjuna Rao Nimmagadda and Ajit Pal</i></span></p>
						<p class="MsoNormal" style="margin-left:.5in;text-align:justify">
						<i><span style="font-size: 9.0pt">&nbsp;</span></i></p>
						<p class="MsoNormal" style="text-align: justify; text-indent: -.25in; margin-left: .5in">
						<span style="font-size: 9.0pt; font-family: Symbol">·<span style="font:7.0pt &quot;Times New Roman&quot;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
						</span></span><span style="font-size: 9.0pt">Efficient 
						VLSI Architectures for the Hadamard Transform Based on 
						Offset-Binary Coding and ROM Decomposition – <i>B.</i>
						<i>Sandeep Kumar, Vikramkumar Pudi and K. Sridharan</i></span></p>
						<p class="MsoNormal" style="margin-left:.5in;text-align:justify">
						<i><span style="font-size: 9.0pt">&nbsp;</span></i></p>
						<p class="MsoNormal" style="text-align: justify; text-indent: -.25in; margin-left: .5in">
						<span style="font-size: 9.0pt; font-family: Symbol">·<span style="font:7.0pt &quot;Times New Roman&quot;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
						</span></span><span style="font-size: 9.0pt">A Prefix 
						Based Reconfigurable Adder - <i>V. &nbsp;Chetan Kumar, P. Sai 
						Phaneendra, S. Ershad Ahmed, &nbsp;Sreehari Veeramachaneni, 
						N. Moorthy Muthukrishnan an M. B. Srinivas</i></span></p>
						<p class="MsoNormal" style="margin-left:.5in;text-align:justify">
						<i><span style="font-size: 9.0pt">&nbsp;</span></i></p>
						<p class="MsoNormal" style="text-align: justify; text-indent: -.25in; margin-left: .5in">
						<span style="font-size: 9.0pt; font-family: Symbol">·<span style="font:7.0pt &quot;Times New Roman&quot;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
						</span></span><span style="font-size: 9.0pt">
						Architectures for Simultaneous Coding and Encryption 
						Using Chaotic Maps - <i>Amit Pande, Joseph Zambreno and 
						Prasant Mohapatra</i></span></p>
						<p class="MsoNormal" style="text-align:justify"><i>
						<span style="font-size: 9.0pt">&nbsp;</span></i></p>
						<ul style="margin-top: 0in; margin-bottom: 0in" type="disc">
							<li class="MsoNormal" style="text-align: justify">
							<span style="font-size: 9.0pt">Low Power 
							Asynchronous Sigma-Delta Modulator using Hysteresis 
							Level Control - <i>Anita Arvind Deshmukh, 
							Raghavendra Deshmukh and Rajendra Patrikar</i></span></li>
						</ul>
						</td>
					</tr>
					<tr>
						<td width="129" colspan="2" valign="top" style="width: 96.8pt; border-left: 1.0pt solid black; border-right: medium none; border-top: medium none; border-bottom: 1.0pt solid black; padding-left: 5.4pt; padding-right: 5.4pt; padding-top: 0in; padding-bottom: 0in">
						<p class="MsoNormal" style="layout-grid-mode: char">4:15 
						– 5:00 pm&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; </td>
						<td width="454" colspan="2" valign="top" style="width: 340.45pt; border-left: 1.0pt solid black; border-right: 1.0pt solid black; border-top: medium none; border-bottom: 1.0pt solid black; padding-left: 5.4pt; padding-right: 5.4pt; padding-top: 0in; padding-bottom: 0in">
						<p class="MsoNormal" style="layout-grid-mode: char">
						Panel discussion/ Valedictory</td>
					</tr>
				</table>
			</div>
			<hr>
			<p align="justify" style="margin-left: 5px">
		&nbsp;</p>
			<p align="justify" style="margin-left: 5px">
		&nbsp;</p>
		<font size="-1" color="black" face="Arial, Helvetica, sans-serif"><center>This site is maintained by:<br>
		ISVLSI 2011 
Web Chairs<p>Soontae Kim (<span style="font-size: 10.0pt; font-family: Tahoma,sans-serif"><a style="color: blue; text-decoration: underline; text-underline: single" href="mailto:kims@kaist.ac.kr">kims@kaist.ac.kr</a>), 
			Korea Advanced Institute of Science and Technology</span><br>Theo Theocharides (<a href="mailto:ttheocharides@ucy.ac.cy"><font color="#000000">ttheocharides@ucy.ac.cy</font></a>), 
	University of Cyprus.</font></p>
			</center>
		&nbsp;</td>
		</tr>
	</table>
</div>

</body>


<!-- Mirrored from www.ieee-isvlsi.org/ISVLSI_2012_Website/isvlsi11/program.html by HTTrack Website Copier/3.x [XR&CO'2014], Sat, 12 Apr 2025 15:42:14 GMT -->
</html>
