$date
	Wed Sep 19 11:06:44 2012
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Exemplo0045 $end
$var wire 1 ! c $end
$upscope $end
$scope module Exemplo0045 $end
$var wire 1 " pulso $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1"
0!
$end
#12
1!
#24
0!
0"
#36
1!
#48
0!
1"
#60
1!
#72
0!
0"
