[GENERAL]
model_files: uart.v[uart_tx],uart.sts,reset.ets
clock_behaviors: DetClock(CLK, 1)
assume_if_true: True

[DEFAULT]
bmc_length: 40
strategy: ALL

[Problem 0]
description: "When valid, should send start bit immediately in this cycle"
properties: (reset_done & (sts_state = 0_3) & (valid = 1_1)) -> (tx = 0_1);
verification: safety
prove: True
expected: True


[Problem 1]
description: "Should see end bit after 8 cycles"
properties: (reset_done & (sts_state = 2_3)) -> (tx = 1_1);
verification: safety
prove: True
expected: True
