Tutorial Vivado

1. Start Vivado and choose "Create project" in Quick Start.

![1.step](images/1.step.png)



2. Click on the "Next".

   ![2.step](images/2.step.png)

   

3. Type the name of the project.

   ![3.step](images/3.step.png)

   

4. Choose "RTL project".

   ![4.step](images/4.step.png)

   

5. Choose "VHDL" as a file type, target and simulation language. 

   ![5.step](images/5.step.png)

   

6. Constraints menu leave empty.

   ![6.step](images/6.step.png)

   

7. If you need some parts on board, choose one in Boards tab.

   ![7.step](images/7.step.png)

   

8. Now click "Finish".

   

   ![8.step](images/8.step.png)

   

9. In "Define module" window, click "OK" and than click "Yes".

   ![9.step](images/9.step.png)

   

10. You can find your created file in "Design Sources".

    ![10.step](images/10.step.png)

    

11. In the left corner, click on "File" and "Add Sources", if you need some testbench file.

    ![11.step](images/11.step.png)

    

12. Click on "Add or create simulation sources" and than "Next".

    ![12.step](images/12.step.png)

    

13. Click "Create file" and use the name, you choose in you project with tb in the front (tb_first_project)

    ![13.step](images/13.step.png)

    

14. You can find your testbench file in "Simulation Sources".

    ![14.step](images/14.step.png)
    
    













