
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.045373                       # Number of seconds simulated
sim_ticks                                 45373450000                       # Number of ticks simulated
final_tick                                45373450000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1359868                       # Simulator instruction rate (inst/s)
host_op_rate                                  2609541                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             4614103254                       # Simulator tick rate (ticks/s)
host_mem_usage                                 708012                       # Number of bytes of host memory used
host_seconds                                     9.83                       # Real time elapsed on the host
sim_insts                                    13372438                       # Number of instructions simulated
sim_ops                                      25661278                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED  45373450000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::cpu.inst           129280                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::cpu.data          1445376                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total             1574656                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::cpu.inst       129280                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         129280                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::writebacks        88512                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            88512                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::cpu.inst              2020                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::cpu.data             22584                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                24604                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::writebacks           1383                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1383                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::cpu.inst             2849243                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::cpu.data            31855105                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               34704348                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::cpu.inst        2849243                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           2849243                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::writebacks          1950744                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total               1950744                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::writebacks          1950744                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.inst            2849243                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.data           31855105                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              36655092                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.readReqs                        24604                       # Number of read requests accepted
system.mem_ctrl.writeReqs                        1383                       # Number of write requests accepted
system.mem_ctrl.readBursts                      24604                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                      1383                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                 1572608                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                     2048                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                    86656                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                  1574656                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                 88512                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                      32                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0               1501                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1               1442                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2               1550                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3               1450                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4               1385                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5               1271                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6               1271                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7               1271                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8               1719                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9               1688                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10              1816                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11              1582                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12              1843                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13              1825                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14              1474                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15              1484                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                 19                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                 28                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                111                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                 86                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                 39                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                 10                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                 89                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                111                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10               167                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11               141                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12               288                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13               208                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                53                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 4                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                    45373345000                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                  24604                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                  1383                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                    24570                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                        2                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                      69                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                      71                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                      77                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                      77                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                      77                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                      77                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                      77                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                      77                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                      77                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                      77                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                      77                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                      77                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                      77                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                      77                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                      76                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                      76                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                      76                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                      76                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples         7637                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     217.174283                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    137.102099                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    241.884698                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127          3792     49.65%     49.65% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255         1425     18.66%     68.31% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383         1110     14.53%     82.85% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511          338      4.43%     87.27% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639          157      2.06%     89.33% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767          465      6.09%     95.42% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895           54      0.71%     96.12% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023           45      0.59%     96.71% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151          251      3.29%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total          7637                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples           76                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean      322.697368                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean     107.151928                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev    1291.414759                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-511             64     84.21%     84.21% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::512-1023           11     14.47%     98.68% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::11264-11775            1      1.32%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total             76                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples           76                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       17.815789                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      17.806596                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       0.558821                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16                 6      7.89%      7.89% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::17                 2      2.63%     10.53% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18                68     89.47%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total             76                       # Writes before turning the bus around for reads
system.mem_ctrl.totQLat                     521605500                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                982330500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                   122860000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      21227.64                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 39977.64                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                         34.66                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          1.91                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      34.70                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       1.95                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.29                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.27                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.01                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       21.31                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                     17197                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                     1087                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  69.99                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 78.60                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                     1746001.65                       # Average gap between requests
system.mem_ctrl.pageHitRate                     70.45                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                  23761920                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                  12622170                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                 79546740                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                 1529460                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          1182567360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy             382477980                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy              35184000                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy       4862175240                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy       1008564000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy        7535072925                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy             15123855375                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             333.319494                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime           44442391250                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE      38777250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF      500900000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF   31153133000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN   2626344000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT      391324250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN  10662971500                       # Time in different power states
system.mem_ctrl_1.actEnergy                  30801960                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                  16360245                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                 95897340                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                 5538420                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          1240958160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy             451873770                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy              35160480                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy       5281170270                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy        913656480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy        7331311590                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy             15403197015                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             339.475993                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime           44289942750                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE      36290000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF      525534000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF   30329066250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN   2379239750                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT      521683250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN  11581636750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  45373450000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  45373450000                       # Cumulative time (in ticks) in various power states
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  45373450000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  45373450000                       # Cumulative time (in ticks) in various power states
system.cpu.workload.numSyscalls                    74                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     45373450000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         45373450                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    13372438                       # Number of instructions committed
system.cpu.committedOps                      25661278                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              25548638                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                  55171                       # Number of float alu accesses
system.cpu.num_func_calls                       89914                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      3007948                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     25548638                       # number of integer instructions
system.cpu.num_fp_insts                         55171                       # number of float instructions
system.cpu.num_int_register_reads            47496634                       # number of times the integer registers were read
system.cpu.num_int_register_writes           21292101                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                88473                       # number of times the floating registers were read
system.cpu.num_fp_register_writes               45428                       # number of times the floating registers were written
system.cpu.num_cc_register_reads             18100963                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            11117107                       # number of times the CC registers were written
system.cpu.num_mem_refs                       3594272                       # number of memory refs
system.cpu.num_load_insts                     2527713                       # Number of load instructions
system.cpu.num_store_insts                    1066559                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                   45373450                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                           3384690                       # Number of branches fetched
system.cpu.op_class::No_OpClass                 60750      0.24%      0.24% # Class of executed instruction
system.cpu.op_class::IntAlu                  21810379     84.99%     85.23% # Class of executed instruction
system.cpu.op_class::IntMult                   120800      0.47%     85.70% # Class of executed instruction
system.cpu.op_class::IntDiv                     38910      0.15%     85.85% # Class of executed instruction
system.cpu.op_class::FloatAdd                   36167      0.14%     85.99% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::MemRead                  2511963      9.79%     95.78% # Class of executed instruction
system.cpu.op_class::MemWrite                 1063685      4.15%     99.93% # Class of executed instruction
system.cpu.op_class::FloatMemRead               15750      0.06%     99.99% # Class of executed instruction
system.cpu.op_class::FloatMemWrite               2874      0.01%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   25661278                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  45373450000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements             80142                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1018.656152                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3513152                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             81166                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             43.283542                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle         799938000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1018.656152                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.994781                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994781                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          435                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          551                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7269802                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7269802                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  45373450000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data      2470343                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2470343                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      1042809                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1042809                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data       3513152                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3513152                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      3513152                       # number of overall hits
system.cpu.dcache.overall_hits::total         3513152                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        57411                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         57411                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        23755                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        23755                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data        81166                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          81166                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        81166                       # number of overall misses
system.cpu.dcache.overall_misses::total         81166                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   2473416000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2473416000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   1674040000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1674040000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   4147456000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4147456000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   4147456000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4147456000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      2527754                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2527754                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      1066564                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1066564                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      3594318                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3594318                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      3594318                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3594318                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.022712                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.022712                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.022272                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.022272                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.022582                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.022582                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.022582                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.022582                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 43082.614830                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 43082.614830                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 70471.058724                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70471.058724                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 51098.440234                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 51098.440234                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 51098.440234                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 51098.440234                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        68448                       # number of writebacks
system.cpu.dcache.writebacks::total             68448                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        57411                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        57411                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        23755                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        23755                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        81166                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        81166                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        81166                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        81166                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   2358594000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2358594000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1626530000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1626530000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   3985124000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3985124000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   3985124000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3985124000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.022712                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.022712                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.022272                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.022272                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.022582                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.022582                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.022582                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.022582                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 41082.614830                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 41082.614830                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 68471.058724                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 68471.058724                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 49098.440234                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 49098.440234                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 49098.440234                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 49098.440234                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  45373450000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements              1148                       # number of replacements
system.cpu.icache.tags.tagsinuse           877.843425                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            16980774                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2128                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           7979.687030                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   877.843425                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.857269                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.857269                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          980                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           68                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          248                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           29                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          592                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.957031                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          33967932                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         33967932                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  45373450000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     16980774                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        16980774                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      16980774                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         16980774                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     16980774                       # number of overall hits
system.cpu.icache.overall_hits::total        16980774                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         2128                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2128                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         2128                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2128                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         2128                       # number of overall misses
system.cpu.icache.overall_misses::total          2128                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    238427000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    238427000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    238427000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    238427000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    238427000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    238427000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     16982902                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     16982902                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     16982902                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     16982902                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     16982902                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     16982902                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000125                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000125                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000125                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000125                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000125                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000125                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 112042.763158                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 112042.763158                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 112042.763158                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 112042.763158                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 112042.763158                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 112042.763158                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         2128                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2128                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         2128                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2128                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         2128                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2128                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    234171000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    234171000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    234171000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    234171000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    234171000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    234171000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000125                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000125                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000125                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000125                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000125                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000125                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 110042.763158                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 110042.763158                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 110042.763158                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 110042.763158                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 110042.763158                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 110042.763158                       # average overall mshr miss latency
system.l2bus.snoop_filter.tot_requests         164584                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests        81290                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops              654                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops          654                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED  45373450000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               59539                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty         69831                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             19680                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq              23755                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp             23755                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          59539                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         5404                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side       242474                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                  247878                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       136192                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      9575296                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  9711488                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                              8221                       # Total snoops (count)
system.l2bus.snoopTraffic                       88512                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              91515                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.007168                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.084362                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    90859     99.28%     99.28% # Request fanout histogram
system.l2bus.snoop_fanout::1                      656      0.72%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                91515                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy            301480000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             6384000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy           243498000                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.5                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  45373450000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.replacements                 8221                       # number of replacements
system.l2cache.tags.tagsinuse            13768.296900                       # Cycle average of tags in use
system.l2cache.tags.total_refs                 139703                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                24604                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 5.678060                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::cpu.inst   947.411848                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.data 12820.885052                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::cpu.inst     0.057825                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.data     0.782525                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.840350                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024        16383                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           67                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          117                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          418                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          263                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4        15518                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.999939                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses              1341260                       # Number of tag accesses
system.l2cache.tags.data_accesses             1341260                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED  45373450000                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::writebacks        68448                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        68448                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::cpu.data         11644                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total            11644                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::cpu.inst          108                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::cpu.data        46938                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        47046                       # number of ReadSharedReq hits
system.l2cache.demand_hits::cpu.inst              108                       # number of demand (read+write) hits
system.l2cache.demand_hits::cpu.data            58582                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               58690                       # number of demand (read+write) hits
system.l2cache.overall_hits::cpu.inst             108                       # number of overall hits
system.l2cache.overall_hits::cpu.data           58582                       # number of overall hits
system.l2cache.overall_hits::total              58690                       # number of overall hits
system.l2cache.ReadExReq_misses::cpu.data        12111                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total          12111                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::cpu.inst         2020                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::cpu.data        10473                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        12493                       # number of ReadSharedReq misses
system.l2cache.demand_misses::cpu.inst           2020                       # number of demand (read+write) misses
system.l2cache.demand_misses::cpu.data          22584                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             24604                       # number of demand (read+write) misses
system.l2cache.overall_misses::cpu.inst          2020                       # number of overall misses
system.l2cache.overall_misses::cpu.data         22584                       # number of overall misses
system.l2cache.overall_misses::total            24604                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::cpu.data   1310741000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total   1310741000                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.inst    225507000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.data   1200659000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total   1426166000                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::cpu.inst    225507000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::cpu.data   2511400000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total   2736907000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::cpu.inst    225507000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::cpu.data   2511400000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total   2736907000                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::writebacks        68448                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        68448                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::cpu.data        23755                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total        23755                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.inst         2128                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.data        57411                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        59539                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::cpu.inst         2128                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::cpu.data        81166                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           83294                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::cpu.inst         2128                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::cpu.data        81166                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          83294                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::cpu.data     0.509830                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.509830                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.inst     0.949248                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.data     0.182421                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.209829                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::cpu.inst     0.949248                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::cpu.data     0.278245                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.295387                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::cpu.inst     0.949248                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::cpu.data     0.278245                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.295387                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::cpu.data 108227.314012                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 108227.314012                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.inst 111637.128713                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 114643.273179                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 114157.208037                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::cpu.inst 111637.128713                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::cpu.data 111202.621325                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 111238.294586                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.inst 111637.128713                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.data 111202.621325                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 111238.294586                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::writebacks            1383                       # number of writebacks
system.l2cache.writebacks::total                 1383                       # number of writebacks
system.l2cache.CleanEvict_mshr_misses::writebacks          275                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          275                       # number of CleanEvict MSHR misses
system.l2cache.ReadExReq_mshr_misses::cpu.data        12111                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total        12111                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.inst         2020                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.data        10473                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        12493                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::cpu.inst         2020                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::cpu.data        22584                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        24604                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::cpu.inst         2020                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::cpu.data        22584                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        24604                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::cpu.data   1068521000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total   1068521000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.inst    185107000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data    991199000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total   1176306000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.inst    185107000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.data   2059720000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total   2244827000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.inst    185107000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.data   2059720000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total   2244827000                       # number of overall MSHR miss cycles
system.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.509830                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.509830                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.inst     0.949248                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.182421                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.209829                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::cpu.inst     0.949248                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::cpu.data     0.278245                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.295387                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::cpu.inst     0.949248                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::cpu.data     0.278245                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.295387                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 88227.314012                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 88227.314012                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 91637.128713                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 94643.273179                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 94157.208037                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.inst 91637.128713                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.data 91202.621325                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 91238.294586                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.inst 91637.128713                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.data 91202.621325                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 91238.294586                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests         32446                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         7842                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  45373450000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12493                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1383                       # Transaction distribution
system.membus.trans_dist::CleanEvict             6459                       # Transaction distribution
system.membus.trans_dist::ReadExReq             12111                       # Transaction distribution
system.membus.trans_dist::ReadExResp            12111                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12493                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        57050                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        57050                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  57050                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port      1663168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total      1663168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1663168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             24604                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   24604    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               24604                       # Request fanout histogram
system.membus.reqLayer2.occupancy            37978000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy          131031500                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
