// Seed: 3296680706
module module_0;
  always disable id_1;
  wire id_2;
  logic [7:0] id_3;
  wand id_4;
  id_5(
      .id_0(),
      .id_1(id_1),
      .id_2(1),
      .id_3({1, 1'd0, $display(id_4), id_1 == 1'b0}),
      .id_4(""),
      .id_5(id_1)
  );
  assign id_3[1] = id_3;
  assign id_4 = id_1;
  wire id_6;
endmodule
module module_1 (
    id_1
);
  output wire id_1;
  module_0();
  assign id_1[1] = 1 == id_2;
endmodule
