<html><head><link type='text/css' href='style.css' rel='stylesheet'></head><body class='pgBgnd'>
<h3 align='center'>Equations</h3>
<table width='90%' align='center' border='1' cellpadding='0' cellspacing='0'>
<tr><td>
</td></tr><tr><td>
********** Mapped Logic **********
</td></tr><tr><td>
</td></tr><tr><td>
CCLK <= ((clk(2) AND NOT mode(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (mode(0) AND clk(3)));
</td></tr><tr><td>
</td></tr><tr><td>
CHAROE <= NOT ((NOT mode(1) AND NOT I_CHAROE));
</td></tr><tr><td>
</td></tr><tr><td>
CRTCOE <= NOT ((NOT mode(1) AND NOT I_CRTCOE));
</td></tr><tr><td>
FTCPE_DISPEN: FTCPE port map (DISPEN,DISPEN_T,pclk,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;DISPEN_T <= ((clk(2) AND NOT clk(0) AND NOT clk(1) AND I_DE AND NOT DISPEN.PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (clk(2) AND NOT clk(0) AND NOT clk(1) AND NOT I_DE AND DISPEN.PIN));
</td></tr><tr><td>
FTCPE_HSYNC: FTCPE port map (HSYNC,HSYNC_T,pclk,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;HSYNC_T <= ((clk(2) AND NOT clk(0) AND NOT clk(1) AND HS AND HSYNC.PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (clk(2) AND NOT clk(0) AND NOT clk(1) AND NOT HS AND NOT HSYNC.PIN));
</td></tr><tr><td>
FTCPE_I_CHAROE: FTCPE port map (I_CHAROE,I_CHAROE_T,pclk,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;I_CHAROE_T <= ((clk(2) AND clk(0) AND clk(1) AND I_CHAROE)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT clk(2) AND clk(0) AND NOT clk(1) AND NOT I_CHAROE));
</td></tr><tr><td>
FTCPE_I_CRTCOE: FTCPE port map (I_CRTCOE,I_CRTCOE_T,pclk,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;I_CRTCOE_T <= ((clk(2) AND clk(0) AND clk(1) AND NOT I_CRTCOE)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT clk(2) AND clk(0) AND clk(1) AND I_CRTCOE));
</td></tr><tr><td>
FTCPE_I_DE: FTCPE port map (I_DE,I_DE_T,pclk,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;I_DE_T <= ((clk(2) AND NOT clk(0) AND NOT clk(1) AND I_DE AND DE)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (clk(2) AND NOT clk(0) AND NOT clk(1) AND NOT I_DE AND NOT DE));
</td></tr><tr><td>
FTCPE_I_OE_ADR: FTCPE port map (I_OE_ADR,I_OE_ADR_T,pclk,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;I_OE_ADR_T <= ((NOT clk(2) AND clk(0) AND clk(1) AND NOT I_OE_ADR)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT clk(2) AND clk(0) AND NOT clk(1) AND ramstart AND ramacc AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	I_OE_ADR));
</td></tr><tr><td>
FTCPE_I_OE_DAT: FTCPE port map (I_OE_DAT,I_OE_DAT_T,pclk,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;I_OE_DAT_T <= ((NOT clk(2) AND clk(0) AND clk(1) AND NOT I_OE_DAT)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT clk(2) AND clk(0) AND ramstart AND ramacc AND rw AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT I_OE_DAT)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT clk(2) AND clk(0) AND NOT clk(1) AND ramstart AND ramacc AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT rw AND I_OE_DAT));
</td></tr><tr><td>
FTCPE_I_OE_RAM: FTCPE port map (I_OE_RAM,I_OE_RAM_T,pclk,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;I_OE_RAM_T <= ((NOT clk(2) AND clk(0) AND clk(1) AND I_OE_RAM)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT clk(2) AND clk(0) AND NOT clk(1) AND ramstart AND ramacc AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT I_OE_RAM)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT clk(2) AND clk(1) AND NOT ramstart AND ramacc AND rw AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	I_OE_RAM)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT clk(2) AND NOT clk(0) AND clk(1) AND NOT ramstart AND ramacc AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT rw AND NOT I_OE_RAM));
</td></tr><tr><td>
FTCPE_I_WE_RAM: FTCPE port map (I_WE_RAM,I_WE_RAM_T,pclk,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;I_WE_RAM_T <= ((NOT clk(2) AND clk(0) AND clk(1) AND NOT I_WE_RAM)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT clk(2) AND clk(1) AND NOT ramstart AND ramacc AND rw AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT I_WE_RAM)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT clk(2) AND NOT clk(0) AND clk(1) AND NOT ramstart AND ramacc AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT rw AND I_WE_RAM));
</td></tr><tr><td>
FTCPE_LCHRLINE: FTCPE port map (LCHRLINE,LCHRLINE_T,pclk,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;LCHRLINE_T <= ((clk(2) AND clk(0) AND clk(1) AND NOT LCHRLINE.PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT clk(2) AND clk(0) AND NOT clk(1) AND LCHRLINE.PIN));
</td></tr><tr><td>
FDCPE_LOADAD: FDCPE port map (LOADAD,LOADAD_D,pclk,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;LOADAD_D <= ((NOT A15 AND NOT LOADAD.PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (ramstart AND NOT LOADAD.PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (ramacc AND NOT LOADAD.PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT ramwait(0) AND ramwait(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (WR AND RD AND NOT LOADAD.PIN));
</td></tr><tr><td>
FTCPE_LOADCHR: FTCPE port map (LOADCHR,LOADCHR_T,pclk,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;LOADCHR_T <= ((clk(2) AND clk(0) AND NOT clk(1) AND LOADCHR.PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT clk(2) AND clk(0) AND clk(1) AND NOT LOADCHR.PIN));
</td></tr><tr><td>
FTCPE_LOADCOL: FTCPE port map (LOADCOL,LOADCOL_T,pclk,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;LOADCOL_T <= ((clk(2) AND clk(0) AND NOT clk(1) AND LOADCOL.PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (clk(2) AND NOT clk(0) AND NOT clk(1) AND NOT LOADCOL.PIN));
</td></tr><tr><td>
FTCPE_LOADCOLB: FTCPE port map (LOADCOLB,LOADCOLB_T,pclk,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;LOADCOLB_T <= ((clk(2) AND clk(0) AND clk(1) AND LOADCOLB.PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (clk(2) AND clk(0) AND NOT clk(1) AND NOT LOADCOLB.PIN));
</td></tr><tr><td>
FTCPE_LOADDAT: FTCPE port map (LOADDAT,LOADDAT_T,pclk,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;LOADDAT_T <= ((NOT clk(2) AND clk(0) AND clk(1) AND LOADDAT.PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT clk(2) AND NOT clk(0) AND clk(1) AND NOT ramstart AND ramacc AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT LOADDAT.PIN));
</td></tr><tr><td>
FTCPE_LOADSR: FTCPE port map (LOADSR,LOADSR_T,pclk,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;LOADSR_T <= ((clk(2) AND NOT clk(0) AND NOT clk(1) AND LOADSR.PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT clk(2) AND clk(0) AND clk(1) AND NOT LOADSR.PIN));
</td></tr><tr><td>
</td></tr><tr><td>
OE_ADR <= (NOT mode(1) AND I_OE_ADR);
</td></tr><tr><td>
</td></tr><tr><td>
OE_DAT <= (NOT mode(1) AND I_OE_DAT);
</td></tr><tr><td>
</td></tr><tr><td>
OE_RAM <= NOT ((NOT mode(1) AND NOT I_OE_RAM));
</td></tr><tr><td>
</td></tr><tr><td>
PIXCLKO <= pclk;
</td></tr><tr><td>
FTCPE_VSYNC: FTCPE port map (VSYNC,VSYNC_T,pclk,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;VSYNC_T <= ((clk(2) AND NOT clk(0) AND NOT clk(1) AND VS AND NOT VSYNC.PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (clk(2) AND NOT clk(0) AND NOT clk(1) AND NOT VS AND VSYNC.PIN));
</td></tr><tr><td>
</td></tr><tr><td>
WE_RAM <= NOT ((NOT mode(1) AND NOT I_WE_RAM));
</td></tr><tr><td>
FTCPE_clk0: FTCPE port map (clk(0),'1',pclk,'0','0');
</td></tr><tr><td>
FTCPE_clk1: FTCPE port map (clk(1),clk(0),pclk,'0','0');
</td></tr><tr><td>
FTCPE_clk2: FTCPE port map (clk(2),clk_T(2),pclk,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;clk_T(2) <= (clk(0) AND clk(1));
</td></tr><tr><td>
FTCPE_clk3: FTCPE port map (clk(3),clk_T(3),pclk,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;clk_T(3) <= (clk(2) AND clk(0) AND clk(1));
</td></tr><tr><td>
FTCPE_mode0: FTCPE port map (mode(0),A15,RD,'0','0');
</td></tr><tr><td>
FTCPE_mode1: FTCPE port map (mode(1),mode_T(1),RD,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;mode_T(1) <= (NOT A15 AND mode(0));
</td></tr><tr><td>
FTCPE_ramacc: FTCPE port map (ramacc,ramacc_T,pclk,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ramacc_T <= ((WR AND RD AND ramstart AND NOT ramacc)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT clk(2) AND NOT clk(0) AND clk(1) AND NOT ramstart AND ramacc));
</td></tr><tr><td>
FTCPE_ramstart: FTCPE port map (ramstart,ramstart_T,pclk,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ramstart_T <= ((A15 AND NOT WR AND NOT ramstart AND NOT ramacc)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (A15 AND NOT RD AND NOT ramstart AND NOT ramacc)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT clk(2) AND clk(0) AND NOT clk(1) AND ramstart AND ramacc));
</td></tr><tr><td>
FTCPE_ramwait0: FTCPE port map (ramwait(0),ramwait_T(0),pclk,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ramwait_T(0) <= ((LOADAD.PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (A15 AND NOT WR AND NOT ramstart AND NOT ramacc AND ramwait(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (A15 AND NOT RD AND NOT ramstart AND NOT ramacc AND ramwait(0)));
</td></tr><tr><td>
FTCPE_ramwait1: FTCPE port map (ramwait(1),ramwait_T(1),pclk,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ramwait_T(1) <= ((ramwait(0) AND LOADAD.PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (A15 AND NOT WR AND NOT ramstart AND NOT ramacc AND ramwait(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT LOADAD.PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (A15 AND NOT RD AND NOT ramstart AND NOT ramacc AND ramwait(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT LOADAD.PIN));
</td></tr><tr><td>
FTCPE_rw: FTCPE port map (rw,rw_T,pclk,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rw_T <= ((WR AND NOT ramwait(0) AND NOT rw AND ramwait(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT WR AND NOT ramwait(0) AND rw AND ramwait(1)));
</td></tr><tr><td>
Register Legend:
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FDCPE (Q,D,C,CLR,PRE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FTCPE (Q,D,C,CLR,PRE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; LDCP  (Q,D,G,CLR,PRE); 
</td></tr><tr><td>
</td></tr>
</table>
<form><span class="pgRef"><table width="90%" align="center"><tr>
<td align="left"><input type="button" onclick="javascript:parent.leftnav.showTop()" onmouseover="window.status='goto top of page'; return true;" onmouseout="window.status=''" value="back to top"></td>
<td align="right"><input type="button" onclick="window.print()" onmouseover="window.status='print page'; return true;" onmouseout="window.status=''" value="print page"></td>
</tr></table></span></form>
</body></html>
