Partition Merge report for R32V2020
Mon May 20 13:08:30 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Partition Merge Summary
  3. Partition Merge Netlist Types Used
  4. Connections to In-System Debugging Instance "auto_signaltap_0"
  5. Partition Merge Partition Statistics
  6. Partition Merge Partition Pin Processing
  7. Partition Merge Resource Usage Summary
  8. Partition Merge RAM Summary
  9. Partition Merge DSP Block Usage Summary
 10. Partition Merge Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Partition Merge Summary                                                          ;
+------------------------------------+---------------------------------------------+
; Partition Merge Status             ; Successful - Mon May 20 13:08:30 2019       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; R32V2020                                    ;
; Top-level Entity Name              ; R32V2020                                    ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 3,609                                       ;
;     Total combinational functions  ; 2,626                                       ;
;     Dedicated logic registers      ; 1,597                                       ;
; Total registers                    ; 1597                                        ;
; Total pins                         ; 36                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 47,616                                      ;
; Embedded Multiplier 9-bit elements ; 6                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Netlist Types Used                                                                                            ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Netlist Type Requested ; Partition Contents             ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; Source File            ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; Post-Synthesis         ; sld_hub:auto_hub               ;
; sld_signaltap:auto_signaltap_0 ; Auto-generated ; Post-Synthesis    ; Post-Synthesis         ; sld_signaltap:auto_signaltap_0 ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; Source File            ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-----------+--------------------------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                              ; Type         ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                                                 ; Details ;
+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-----------+--------------------------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------+---------+
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[12] ; post-fitting ; connected ; Top                            ; post-synthesis    ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[12] ; N/A     ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[12] ; post-fitting ; connected ; Top                            ; post-synthesis    ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[12] ; N/A     ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[13] ; post-fitting ; connected ; Top                            ; post-synthesis    ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[13] ; N/A     ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[13] ; post-fitting ; connected ; Top                            ; post-synthesis    ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[13] ; N/A     ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[14] ; post-fitting ; connected ; Top                            ; post-synthesis    ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[14] ; N/A     ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[14] ; post-fitting ; connected ; Top                            ; post-synthesis    ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[14] ; N/A     ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[15] ; post-fitting ; connected ; Top                            ; post-synthesis    ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[15] ; N/A     ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[15] ; post-fitting ; connected ; Top                            ; post-synthesis    ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[15] ; N/A     ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[16] ; post-fitting ; connected ; Top                            ; post-synthesis    ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[16] ; N/A     ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[16] ; post-fitting ; connected ; Top                            ; post-synthesis    ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[16] ; N/A     ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[17] ; post-fitting ; connected ; Top                            ; post-synthesis    ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[17] ; N/A     ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[17] ; post-fitting ; connected ; Top                            ; post-synthesis    ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[17] ; N/A     ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[18] ; post-fitting ; connected ; Top                            ; post-synthesis    ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[18] ; N/A     ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[18] ; post-fitting ; connected ; Top                            ; post-synthesis    ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[18] ; N/A     ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[19] ; post-fitting ; connected ; Top                            ; post-synthesis    ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[19] ; N/A     ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[19] ; post-fitting ; connected ; Top                            ; post-synthesis    ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[19] ; N/A     ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[20] ; post-fitting ; connected ; Top                            ; post-synthesis    ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[20] ; N/A     ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[20] ; post-fitting ; connected ; Top                            ; post-synthesis    ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[20] ; N/A     ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[21] ; post-fitting ; connected ; Top                            ; post-synthesis    ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[21] ; N/A     ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[21] ; post-fitting ; connected ; Top                            ; post-synthesis    ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[21] ; N/A     ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[22] ; post-fitting ; connected ; Top                            ; post-synthesis    ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[22] ; N/A     ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[22] ; post-fitting ; connected ; Top                            ; post-synthesis    ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[22] ; N/A     ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[23] ; post-fitting ; connected ; Top                            ; post-synthesis    ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[23] ; N/A     ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[23] ; post-fitting ; connected ; Top                            ; post-synthesis    ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[23] ; N/A     ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[24] ; post-fitting ; connected ; Top                            ; post-synthesis    ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[24] ; N/A     ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[24] ; post-fitting ; connected ; Top                            ; post-synthesis    ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[24] ; N/A     ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[25] ; post-fitting ; connected ; Top                            ; post-synthesis    ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[25] ; N/A     ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[25] ; post-fitting ; connected ; Top                            ; post-synthesis    ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[25] ; N/A     ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[26] ; post-fitting ; connected ; Top                            ; post-synthesis    ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[26] ; N/A     ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[26] ; post-fitting ; connected ; Top                            ; post-synthesis    ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[26] ; N/A     ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[27] ; post-fitting ; connected ; Top                            ; post-synthesis    ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[27] ; N/A     ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[27] ; post-fitting ; connected ; Top                            ; post-synthesis    ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[27] ; N/A     ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[28] ; post-fitting ; connected ; Top                            ; post-synthesis    ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[28] ; N/A     ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[28] ; post-fitting ; connected ; Top                            ; post-synthesis    ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[28] ; N/A     ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[29] ; post-fitting ; connected ; Top                            ; post-synthesis    ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[29] ; N/A     ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[29] ; post-fitting ; connected ; Top                            ; post-synthesis    ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[29] ; N/A     ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[30] ; post-fitting ; connected ; Top                            ; post-synthesis    ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[30] ; N/A     ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[30] ; post-fitting ; connected ; Top                            ; post-synthesis    ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[30] ; N/A     ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[31] ; post-fitting ; connected ; Top                            ; post-synthesis    ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[31] ; N/A     ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[31] ; post-fitting ; connected ; Top                            ; post-synthesis    ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|q_a[31] ; N/A     ;
; CLOCK_50                                                                                                                          ; post-fitting ; connected ; Top                            ; post-synthesis    ; CLOCK_50                                                                                                                          ; N/A     ;
; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[0]                                                                                    ; post-fitting ; connected ; Top                            ; post-synthesis    ; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[0]                                                                                    ; N/A     ;
; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[0]                                                                                    ; post-fitting ; connected ; Top                            ; post-synthesis    ; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[0]                                                                                    ; N/A     ;
; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[10]                                                                                   ; post-fitting ; connected ; Top                            ; post-synthesis    ; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[10]                                                                                   ; N/A     ;
; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[10]                                                                                   ; post-fitting ; connected ; Top                            ; post-synthesis    ; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[10]                                                                                   ; N/A     ;
; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[11]                                                                                   ; post-fitting ; connected ; Top                            ; post-synthesis    ; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[11]                                                                                   ; N/A     ;
; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[11]                                                                                   ; post-fitting ; connected ; Top                            ; post-synthesis    ; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[11]                                                                                   ; N/A     ;
; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[12]                                                                                   ; post-fitting ; connected ; Top                            ; post-synthesis    ; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[12]                                                                                   ; N/A     ;
; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[12]                                                                                   ; post-fitting ; connected ; Top                            ; post-synthesis    ; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[12]                                                                                   ; N/A     ;
; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[13]                                                                                   ; post-fitting ; connected ; Top                            ; post-synthesis    ; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[13]                                                                                   ; N/A     ;
; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[13]                                                                                   ; post-fitting ; connected ; Top                            ; post-synthesis    ; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[13]                                                                                   ; N/A     ;
; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[14]                                                                                   ; post-fitting ; connected ; Top                            ; post-synthesis    ; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[14]                                                                                   ; N/A     ;
; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[14]                                                                                   ; post-fitting ; connected ; Top                            ; post-synthesis    ; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[14]                                                                                   ; N/A     ;
; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[15]                                                                                   ; post-fitting ; connected ; Top                            ; post-synthesis    ; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[15]                                                                                   ; N/A     ;
; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[15]                                                                                   ; post-fitting ; connected ; Top                            ; post-synthesis    ; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[15]                                                                                   ; N/A     ;
; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[16]                                                                                   ; post-fitting ; connected ; Top                            ; post-synthesis    ; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[16]                                                                                   ; N/A     ;
; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[16]                                                                                   ; post-fitting ; connected ; Top                            ; post-synthesis    ; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[16]                                                                                   ; N/A     ;
; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[17]                                                                                   ; post-fitting ; connected ; Top                            ; post-synthesis    ; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[17]                                                                                   ; N/A     ;
; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[17]                                                                                   ; post-fitting ; connected ; Top                            ; post-synthesis    ; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[17]                                                                                   ; N/A     ;
; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[18]                                                                                   ; post-fitting ; connected ; Top                            ; post-synthesis    ; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[18]                                                                                   ; N/A     ;
; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[18]                                                                                   ; post-fitting ; connected ; Top                            ; post-synthesis    ; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[18]                                                                                   ; N/A     ;
; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[19]                                                                                   ; post-fitting ; connected ; Top                            ; post-synthesis    ; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[19]                                                                                   ; N/A     ;
; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[19]                                                                                   ; post-fitting ; connected ; Top                            ; post-synthesis    ; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[19]                                                                                   ; N/A     ;
; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[1]                                                                                    ; post-fitting ; connected ; Top                            ; post-synthesis    ; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[1]                                                                                    ; N/A     ;
; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[1]                                                                                    ; post-fitting ; connected ; Top                            ; post-synthesis    ; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[1]                                                                                    ; N/A     ;
; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[20]                                                                                   ; post-fitting ; connected ; Top                            ; post-synthesis    ; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[20]                                                                                   ; N/A     ;
; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[20]                                                                                   ; post-fitting ; connected ; Top                            ; post-synthesis    ; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[20]                                                                                   ; N/A     ;
; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[21]                                                                                   ; post-fitting ; connected ; Top                            ; post-synthesis    ; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[21]                                                                                   ; N/A     ;
; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[21]                                                                                   ; post-fitting ; connected ; Top                            ; post-synthesis    ; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[21]                                                                                   ; N/A     ;
; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[22]                                                                                   ; post-fitting ; connected ; Top                            ; post-synthesis    ; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[22]                                                                                   ; N/A     ;
; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[22]                                                                                   ; post-fitting ; connected ; Top                            ; post-synthesis    ; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[22]                                                                                   ; N/A     ;
; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[23]                                                                                   ; post-fitting ; connected ; Top                            ; post-synthesis    ; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[23]                                                                                   ; N/A     ;
; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[23]                                                                                   ; post-fitting ; connected ; Top                            ; post-synthesis    ; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[23]                                                                                   ; N/A     ;
; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[24]                                                                                   ; post-fitting ; connected ; Top                            ; post-synthesis    ; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[24]                                                                                   ; N/A     ;
; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[24]                                                                                   ; post-fitting ; connected ; Top                            ; post-synthesis    ; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[24]                                                                                   ; N/A     ;
; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[25]                                                                                   ; post-fitting ; connected ; Top                            ; post-synthesis    ; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[25]                                                                                   ; N/A     ;
; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[25]                                                                                   ; post-fitting ; connected ; Top                            ; post-synthesis    ; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[25]                                                                                   ; N/A     ;
; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[26]                                                                                   ; post-fitting ; connected ; Top                            ; post-synthesis    ; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[26]                                                                                   ; N/A     ;
; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[26]                                                                                   ; post-fitting ; connected ; Top                            ; post-synthesis    ; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[26]                                                                                   ; N/A     ;
; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[27]                                                                                   ; post-fitting ; connected ; Top                            ; post-synthesis    ; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[27]                                                                                   ; N/A     ;
; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[27]                                                                                   ; post-fitting ; connected ; Top                            ; post-synthesis    ; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[27]                                                                                   ; N/A     ;
; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[28]                                                                                   ; post-fitting ; connected ; Top                            ; post-synthesis    ; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[28]                                                                                   ; N/A     ;
; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[28]                                                                                   ; post-fitting ; connected ; Top                            ; post-synthesis    ; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[28]                                                                                   ; N/A     ;
; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[29]                                                                                   ; post-fitting ; connected ; Top                            ; post-synthesis    ; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[29]                                                                                   ; N/A     ;
; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[29]                                                                                   ; post-fitting ; connected ; Top                            ; post-synthesis    ; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[29]                                                                                   ; N/A     ;
; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[2]                                                                                    ; post-fitting ; connected ; Top                            ; post-synthesis    ; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[2]                                                                                    ; N/A     ;
; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[2]                                                                                    ; post-fitting ; connected ; Top                            ; post-synthesis    ; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[2]                                                                                    ; N/A     ;
; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[30]                                                                                   ; post-fitting ; connected ; Top                            ; post-synthesis    ; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[30]                                                                                   ; N/A     ;
; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[30]                                                                                   ; post-fitting ; connected ; Top                            ; post-synthesis    ; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[30]                                                                                   ; N/A     ;
; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[31]                                                                                   ; post-fitting ; connected ; Top                            ; post-synthesis    ; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[31]                                                                                   ; N/A     ;
; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[31]                                                                                   ; post-fitting ; connected ; Top                            ; post-synthesis    ; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[31]                                                                                   ; N/A     ;
; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[3]                                                                                    ; post-fitting ; connected ; Top                            ; post-synthesis    ; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[3]                                                                                    ; N/A     ;
; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[3]                                                                                    ; post-fitting ; connected ; Top                            ; post-synthesis    ; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[3]                                                                                    ; N/A     ;
; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[4]                                                                                    ; post-fitting ; connected ; Top                            ; post-synthesis    ; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[4]                                                                                    ; N/A     ;
; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[4]                                                                                    ; post-fitting ; connected ; Top                            ; post-synthesis    ; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[4]                                                                                    ; N/A     ;
; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[5]                                                                                    ; post-fitting ; connected ; Top                            ; post-synthesis    ; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[5]                                                                                    ; N/A     ;
; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[5]                                                                                    ; post-fitting ; connected ; Top                            ; post-synthesis    ; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[5]                                                                                    ; N/A     ;
; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[6]                                                                                    ; post-fitting ; connected ; Top                            ; post-synthesis    ; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[6]                                                                                    ; N/A     ;
; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[6]                                                                                    ; post-fitting ; connected ; Top                            ; post-synthesis    ; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[6]                                                                                    ; N/A     ;
; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[7]                                                                                    ; post-fitting ; connected ; Top                            ; post-synthesis    ; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[7]                                                                                    ; N/A     ;
; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[7]                                                                                    ; post-fitting ; connected ; Top                            ; post-synthesis    ; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[7]                                                                                    ; N/A     ;
; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[8]                                                                                    ; post-fitting ; connected ; Top                            ; post-synthesis    ; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[8]                                                                                    ; N/A     ;
; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[8]                                                                                    ; post-fitting ; connected ; Top                            ; post-synthesis    ; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[8]                                                                                    ; N/A     ;
; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[9]                                                                                    ; post-fitting ; connected ; Top                            ; post-synthesis    ; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[9]                                                                                    ; N/A     ;
; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[9]                                                                                    ; post-fitting ; connected ; Top                            ; post-synthesis    ; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[9]                                                                                    ; N/A     ;
; auto_signaltap_0|gnd                                                                                                              ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                               ; N/A     ;
; auto_signaltap_0|gnd                                                                                                              ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                               ; N/A     ;
; auto_signaltap_0|gnd                                                                                                              ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                               ; N/A     ;
; auto_signaltap_0|gnd                                                                                                              ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                               ; N/A     ;
; auto_signaltap_0|gnd                                                                                                              ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                               ; N/A     ;
; auto_signaltap_0|gnd                                                                                                              ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                               ; N/A     ;
; auto_signaltap_0|gnd                                                                                                              ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                               ; N/A     ;
; auto_signaltap_0|gnd                                                                                                              ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                               ; N/A     ;
; auto_signaltap_0|gnd                                                                                                              ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                               ; N/A     ;
; auto_signaltap_0|gnd                                                                                                              ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                               ; N/A     ;
; auto_signaltap_0|gnd                                                                                                              ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                               ; N/A     ;
; auto_signaltap_0|gnd                                                                                                              ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                               ; N/A     ;
; auto_signaltap_0|gnd                                                                                                              ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                               ; N/A     ;
; auto_signaltap_0|gnd                                                                                                              ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                               ; N/A     ;
; auto_signaltap_0|gnd                                                                                                              ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                               ; N/A     ;
; auto_signaltap_0|gnd                                                                                                              ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                               ; N/A     ;
; auto_signaltap_0|gnd                                                                                                              ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                               ; N/A     ;
; auto_signaltap_0|gnd                                                                                                              ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                               ; N/A     ;
; auto_signaltap_0|vcc                                                                                                              ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                               ; N/A     ;
; auto_signaltap_0|vcc                                                                                                              ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                               ; N/A     ;
; auto_signaltap_0|vcc                                                                                                              ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                               ; N/A     ;
; auto_signaltap_0|vcc                                                                                                              ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                               ; N/A     ;
; auto_signaltap_0|vcc                                                                                                              ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                               ; N/A     ;
; auto_signaltap_0|vcc                                                                                                              ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                               ; N/A     ;
; auto_signaltap_0|vcc                                                                                                              ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                               ; N/A     ;
; auto_signaltap_0|vcc                                                                                                              ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                               ; N/A     ;
; auto_signaltap_0|vcc                                                                                                              ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                               ; N/A     ;
; auto_signaltap_0|vcc                                                                                                              ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                               ; N/A     ;
; auto_signaltap_0|vcc                                                                                                              ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                               ; N/A     ;
; auto_signaltap_0|vcc                                                                                                              ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                               ; N/A     ;
; auto_signaltap_0|vcc                                                                                                              ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                               ; N/A     ;
; auto_signaltap_0|vcc                                                                                                              ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                               ; N/A     ;
+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-----------+--------------------------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Statistics                                                                                                     ;
+---------------------------------------------+-------+------------------+--------------------------------+--------------------------------+
; Statistic                                   ; Top   ; sld_hub:auto_hub ; sld_signaltap:auto_signaltap_0 ; hard_block:auto_generated_inst ;
+---------------------------------------------+-------+------------------+--------------------------------+--------------------------------+
; Estimated Total logic elements              ; 2334  ; 199              ; 1076                           ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; Total combinational functions               ; 1978  ; 181              ; 467                            ; 0                              ;
; Logic element usage by number of LUT inputs ;       ;                  ;                                ;                                ;
;     -- 4 input functions                    ; 1509  ; 71               ; 236                            ; 0                              ;
;     -- 3 input functions                    ; 302   ; 72               ; 132                            ; 0                              ;
;     -- <=2 input functions                  ; 167   ; 38               ; 99                             ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; Logic elements by mode                      ;       ;                  ;                                ;                                ;
;     -- normal mode                          ; 1808  ; 173              ; 400                            ; 0                              ;
;     -- arithmetic mode                      ; 170   ; 8                ; 67                             ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; Total registers                             ; 580   ; 120              ; 897                            ; 0                              ;
;     -- Dedicated logic registers            ; 580   ; 120              ; 897                            ; 0                              ;
;     -- I/O registers                        ; 0     ; 0                ; 0                              ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; Virtual pins                                ; 0     ; 0                ; 0                              ; 0                              ;
; I/O pins                                    ; 36    ; 0                ; 0                              ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 6     ; 0                ; 0                              ; 0                              ;
; Total memory bits                           ; 40960 ; 0                ; 6656                           ; 0                              ;
; Total RAM block bits                        ; 0     ; 0                ; 0                              ; 0                              ;
; JTAG                                        ; 1     ; 0                ; 0                              ; 0                              ;
; PLL                                         ; 0     ; 0                ; 0                              ; 1                              ;
;                                             ;       ;                  ;                                ;                                ;
; Connections                                 ;       ;                  ;                                ;                                ;
;     -- Input Connections                    ; 193   ; 175              ; 1333                           ; 2                              ;
;     -- Registered Input Connections         ; 103   ; 129              ; 1025                           ; 0                              ;
;     -- Output Connections                   ; 1374  ; 271              ; 35                             ; 23                             ;
;     -- Registered Output Connections        ; 72    ; 271              ; 0                              ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; Internal Connections                        ;       ;                  ;                                ;                                ;
;     -- Total Connections                    ; 12809 ; 1269             ; 5159                           ; 26                             ;
;     -- Registered Connections               ; 5280  ; 919              ; 3616                           ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; External Connections                        ;       ;                  ;                                ;                                ;
;     -- Top                                  ; 198   ; 233              ; 1111                           ; 25                             ;
;     -- sld_hub:auto_hub                     ; 233   ; 20               ; 193                            ; 0                              ;
;     -- sld_signaltap:auto_signaltap_0       ; 1111  ; 193              ; 64                             ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 25    ; 0                ; 0                              ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; Partition Interface                         ;       ;                  ;                                ;                                ;
;     -- Input Ports                          ; 26    ; 78               ; 225                            ; 2                              ;
;     -- Output Ports                         ; 41    ; 95               ; 119                            ; 1                              ;
;     -- Bidir Ports                          ; 0     ; 0                ; 0                              ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; Registered Ports                            ;       ;                  ;                                ;                                ;
;     -- Registered Input Ports               ; 0     ; 3                ; 110                            ; 0                              ;
;     -- Registered Output Ports              ; 0     ; 55               ; 105                            ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; Port Connectivity                           ;       ;                  ;                                ;                                ;
;     -- Input Ports driven by GND            ; 0     ; 1                ; 18                             ; 0                              ;
;     -- Output Ports driven by GND           ; 0     ; 30               ; 2                              ; 0                              ;
;     -- Input Ports driven by VCC            ; 0     ; 0                ; 14                             ; 0                              ;
;     -- Output Ports driven by VCC           ; 0     ; 0                ; 1                              ; 0                              ;
;     -- Input Ports with no Source           ; 0     ; 48               ; 56                             ; 0                              ;
;     -- Output Ports with no Source          ; 0     ; 0                ; 0                              ; 0                              ;
;     -- Input Ports with no Fanout           ; 0     ; 53               ; 70                             ; 0                              ;
;     -- Output Ports with no Fanout          ; 0     ; 47               ; 107                            ; 0                              ;
+---------------------------------------------+-------+------------------+--------------------------------+--------------------------------+
Note: Resource usage numbers presented for Partitions containing post-synthesis logic are estimates.  For Partitions containing post-fit logic, resource usage numbers are accurate based on previous placement information.  Actual Fitter results may vary depending on current Fitter Preservation Level assignments.


+--------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Pin Processing                                                                                             ;
+---------------------------------------------------------------------------------+-----------+---------------+----------+-------------+
; Name                                                                            ; Partition ; Type          ; Location ; Status      ;
+---------------------------------------------------------------------------------+-----------+---------------+----------+-------------+
; Anode_Activate[0]                                                               ; Top       ; Output Port   ; n/a      ;             ;
;     -- Anode_Activate[0]                                                        ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- Anode_Activate[0]~output                                                 ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                                 ;           ;               ;          ;             ;
; Anode_Activate[1]                                                               ; Top       ; Output Port   ; n/a      ;             ;
;     -- Anode_Activate[1]                                                        ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- Anode_Activate[1]~output                                                 ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                                 ;           ;               ;          ;             ;
; Anode_Activate[2]                                                               ; Top       ; Output Port   ; n/a      ;             ;
;     -- Anode_Activate[2]                                                        ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- Anode_Activate[2]~output                                                 ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                                 ;           ;               ;          ;             ;
; Anode_Activate[3]                                                               ; Top       ; Output Port   ; n/a      ;             ;
;     -- Anode_Activate[3]                                                        ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- Anode_Activate[3]~output                                                 ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                                 ;           ;               ;          ;             ;
; CLOCK_50                                                                        ; Top       ; Input Port    ; n/a      ;             ;
;     -- CLOCK_50                                                                 ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- CLOCK_50~input                                                           ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                                                                 ;           ;               ;          ;             ;
; LED_out[0]                                                                      ; Top       ; Output Port   ; n/a      ;             ;
;     -- LED_out[0]                                                               ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- LED_out[0]~output                                                        ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                                 ;           ;               ;          ;             ;
; LED_out[1]                                                                      ; Top       ; Output Port   ; n/a      ;             ;
;     -- LED_out[1]                                                               ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- LED_out[1]~output                                                        ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                                 ;           ;               ;          ;             ;
; LED_out[2]                                                                      ; Top       ; Output Port   ; n/a      ;             ;
;     -- LED_out[2]                                                               ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- LED_out[2]~output                                                        ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                                 ;           ;               ;          ;             ;
; LED_out[3]                                                                      ; Top       ; Output Port   ; n/a      ;             ;
;     -- LED_out[3]                                                               ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- LED_out[3]~output                                                        ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                                 ;           ;               ;          ;             ;
; LED_out[4]                                                                      ; Top       ; Output Port   ; n/a      ;             ;
;     -- LED_out[4]                                                               ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- LED_out[4]~output                                                        ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                                 ;           ;               ;          ;             ;
; LED_out[5]                                                                      ; Top       ; Output Port   ; n/a      ;             ;
;     -- LED_out[5]                                                               ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- LED_out[5]~output                                                        ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                                 ;           ;               ;          ;             ;
; LED_out[6]                                                                      ; Top       ; Output Port   ; n/a      ;             ;
;     -- LED_out[6]                                                               ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- LED_out[6]~output                                                        ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                                 ;           ;               ;          ;             ;
; SerRts                                                                          ; Top       ; Output Port   ; n/a      ;             ;
;     -- SerRts                                                                   ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- SerRts~output                                                            ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                                 ;           ;               ;          ;             ;
; SerRxd                                                                          ; Top       ; Input Port    ; n/a      ;             ;
;     -- SerRxd                                                                   ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- SerRxd~input                                                             ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                                                                 ;           ;               ;          ;             ;
; SerTxd                                                                          ; Top       ; Output Port   ; n/a      ;             ;
;     -- SerTxd                                                                   ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- SerTxd~output                                                            ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                                 ;           ;               ;          ;             ;
; VideoVect[0]                                                                    ; Top       ; Output Port   ; n/a      ;             ;
;     -- VideoVect[0]                                                             ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- VideoVect[0]~output                                                      ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                                 ;           ;               ;          ;             ;
; VideoVect[10]                                                                   ; Top       ; Output Port   ; n/a      ;             ;
;     -- VideoVect[10]                                                            ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- VideoVect[10]~output                                                     ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                                 ;           ;               ;          ;             ;
; VideoVect[11]                                                                   ; Top       ; Output Port   ; n/a      ;             ;
;     -- VideoVect[11]                                                            ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- VideoVect[11]~output                                                     ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                                 ;           ;               ;          ;             ;
; VideoVect[12]                                                                   ; Top       ; Output Port   ; n/a      ;             ;
;     -- VideoVect[12]                                                            ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- VideoVect[12]~output                                                     ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                                 ;           ;               ;          ;             ;
; VideoVect[13]                                                                   ; Top       ; Output Port   ; n/a      ;             ;
;     -- VideoVect[13]                                                            ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- VideoVect[13]~output                                                     ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                                 ;           ;               ;          ;             ;
; VideoVect[14]                                                                   ; Top       ; Output Port   ; n/a      ;             ;
;     -- VideoVect[14]                                                            ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- VideoVect[14]~output                                                     ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                                 ;           ;               ;          ;             ;
; VideoVect[15]                                                                   ; Top       ; Output Port   ; n/a      ;             ;
;     -- VideoVect[15]                                                            ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- VideoVect[15]~output                                                     ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                                 ;           ;               ;          ;             ;
; VideoVect[16]                                                                   ; Top       ; Output Port   ; n/a      ;             ;
;     -- VideoVect[16]                                                            ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- VideoVect[16]~output                                                     ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                                 ;           ;               ;          ;             ;
; VideoVect[17]                                                                   ; Top       ; Output Port   ; n/a      ;             ;
;     -- VideoVect[17]                                                            ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- VideoVect[17]~output                                                     ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                                 ;           ;               ;          ;             ;
; VideoVect[1]                                                                    ; Top       ; Output Port   ; n/a      ;             ;
;     -- VideoVect[1]                                                             ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- VideoVect[1]~output                                                      ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                                 ;           ;               ;          ;             ;
; VideoVect[2]                                                                    ; Top       ; Output Port   ; n/a      ;             ;
;     -- VideoVect[2]                                                             ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- VideoVect[2]~output                                                      ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                                 ;           ;               ;          ;             ;
; VideoVect[3]                                                                    ; Top       ; Output Port   ; n/a      ;             ;
;     -- VideoVect[3]                                                             ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- VideoVect[3]~output                                                      ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                                 ;           ;               ;          ;             ;
; VideoVect[4]                                                                    ; Top       ; Output Port   ; n/a      ;             ;
;     -- VideoVect[4]                                                             ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- VideoVect[4]~output                                                      ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                                 ;           ;               ;          ;             ;
; VideoVect[5]                                                                    ; Top       ; Output Port   ; n/a      ;             ;
;     -- VideoVect[5]                                                             ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- VideoVect[5]~output                                                      ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                                 ;           ;               ;          ;             ;
; VideoVect[6]                                                                    ; Top       ; Output Port   ; n/a      ;             ;
;     -- VideoVect[6]                                                             ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- VideoVect[6]~output                                                      ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                                 ;           ;               ;          ;             ;
; VideoVect[7]                                                                    ; Top       ; Output Port   ; n/a      ;             ;
;     -- VideoVect[7]                                                             ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- VideoVect[7]~output                                                      ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                                 ;           ;               ;          ;             ;
; VideoVect[8]                                                                    ; Top       ; Output Port   ; n/a      ;             ;
;     -- VideoVect[8]                                                             ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- VideoVect[8]~output                                                      ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                                 ;           ;               ;          ;             ;
; VideoVect[9]                                                                    ; Top       ; Output Port   ; n/a      ;             ;
;     -- VideoVect[9]                                                             ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- VideoVect[9]~output                                                      ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                                 ;           ;               ;          ;             ;
; altera_reserved_tck                                                             ; Top       ; Input Port    ; n/a      ;             ;
;     -- altera_reserved_tck                                                      ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- altera_reserved_tck~input                                                ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                                                                 ;           ;               ;          ;             ;
; altera_reserved_tdi                                                             ; Top       ; Input Port    ; n/a      ;             ;
;     -- altera_reserved_tdi                                                      ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- altera_reserved_tdi~input                                                ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                                                                 ;           ;               ;          ;             ;
; altera_reserved_tdo                                                             ; Top       ; Output Port   ; n/a      ;             ;
;     -- altera_reserved_tdo                                                      ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- altera_reserved_tdo~output                                               ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                                 ;           ;               ;          ;             ;
; altera_reserved_tms                                                             ; Top       ; Input Port    ; n/a      ;             ;
;     -- altera_reserved_tms                                                      ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- altera_reserved_tms~input                                                ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                                                                 ;           ;               ;          ;             ;
; jtag.bp.Instr_ROM_altsyncram_component_auto_generated_mgl_prim2_clr             ; Top       ; Input Port    ; n/a      ;             ;
;                                                                                 ;           ;               ;          ;             ;
; jtag.bp.Instr_ROM_altsyncram_component_auto_generated_mgl_prim2_ena             ; Top       ; Input Port    ; n/a      ;             ;
;                                                                                 ;           ;               ;          ;             ;
; jtag.bp.Instr_ROM_altsyncram_component_auto_generated_mgl_prim2_ir_in_0_        ; Top       ; Input Port    ; n/a      ;             ;
;                                                                                 ;           ;               ;          ;             ;
; jtag.bp.Instr_ROM_altsyncram_component_auto_generated_mgl_prim2_ir_in_1_        ; Top       ; Input Port    ; n/a      ;             ;
;                                                                                 ;           ;               ;          ;             ;
; jtag.bp.Instr_ROM_altsyncram_component_auto_generated_mgl_prim2_ir_in_2_        ; Top       ; Input Port    ; n/a      ;             ;
;                                                                                 ;           ;               ;          ;             ;
; jtag.bp.Instr_ROM_altsyncram_component_auto_generated_mgl_prim2_ir_in_3_        ; Top       ; Input Port    ; n/a      ;             ;
;                                                                                 ;           ;               ;          ;             ;
; jtag.bp.Instr_ROM_altsyncram_component_auto_generated_mgl_prim2_ir_in_4_        ; Top       ; Input Port    ; n/a      ;             ;
;                                                                                 ;           ;               ;          ;             ;
; jtag.bp.Instr_ROM_altsyncram_component_auto_generated_mgl_prim2_ir_in_5_        ; Top       ; Input Port    ; n/a      ;             ;
;                                                                                 ;           ;               ;          ;             ;
; jtag.bp.Instr_ROM_altsyncram_component_auto_generated_mgl_prim2_ir_in_6_        ; Top       ; Input Port    ; n/a      ;             ;
;                                                                                 ;           ;               ;          ;             ;
; jtag.bp.Instr_ROM_altsyncram_component_auto_generated_mgl_prim2_ir_in_7_        ; Top       ; Input Port    ; n/a      ;             ;
;                                                                                 ;           ;               ;          ;             ;
; jtag.bp.Instr_ROM_altsyncram_component_auto_generated_mgl_prim2_ir_out_0_       ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                 ;           ;               ;          ;             ;
; jtag.bp.Instr_ROM_altsyncram_component_auto_generated_mgl_prim2_ir_out_1_       ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                 ;           ;               ;          ;             ;
; jtag.bp.Instr_ROM_altsyncram_component_auto_generated_mgl_prim2_ir_out_2_       ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                 ;           ;               ;          ;             ;
; jtag.bp.Instr_ROM_altsyncram_component_auto_generated_mgl_prim2_ir_out_3_       ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                 ;           ;               ;          ;             ;
; jtag.bp.Instr_ROM_altsyncram_component_auto_generated_mgl_prim2_ir_out_4_       ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                 ;           ;               ;          ;             ;
; jtag.bp.Instr_ROM_altsyncram_component_auto_generated_mgl_prim2_ir_out_5_       ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                 ;           ;               ;          ;             ;
; jtag.bp.Instr_ROM_altsyncram_component_auto_generated_mgl_prim2_ir_out_6_       ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                 ;           ;               ;          ;             ;
; jtag.bp.Instr_ROM_altsyncram_component_auto_generated_mgl_prim2_ir_out_7_       ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                 ;           ;               ;          ;             ;
; jtag.bp.Instr_ROM_altsyncram_component_auto_generated_mgl_prim2_jtag_state_cdr  ; Top       ; Input Port    ; n/a      ;             ;
;                                                                                 ;           ;               ;          ;             ;
; jtag.bp.Instr_ROM_altsyncram_component_auto_generated_mgl_prim2_jtag_state_e1dr ; Top       ; Input Port    ; n/a      ;             ;
;                                                                                 ;           ;               ;          ;             ;
; jtag.bp.Instr_ROM_altsyncram_component_auto_generated_mgl_prim2_jtag_state_sdr  ; Top       ; Input Port    ; n/a      ;             ;
;                                                                                 ;           ;               ;          ;             ;
; jtag.bp.Instr_ROM_altsyncram_component_auto_generated_mgl_prim2_jtag_state_udr  ; Top       ; Input Port    ; n/a      ;             ;
;                                                                                 ;           ;               ;          ;             ;
; jtag.bp.Instr_ROM_altsyncram_component_auto_generated_mgl_prim2_jtag_state_uir  ; Top       ; Input Port    ; n/a      ;             ;
;                                                                                 ;           ;               ;          ;             ;
; jtag.bp.Instr_ROM_altsyncram_component_auto_generated_mgl_prim2_raw_tck         ; Top       ; Input Port    ; n/a      ;             ;
;                                                                                 ;           ;               ;          ;             ;
; jtag.bp.Instr_ROM_altsyncram_component_auto_generated_mgl_prim2_tdi             ; Top       ; Input Port    ; n/a      ;             ;
;                                                                                 ;           ;               ;          ;             ;
; jtag.bp.Instr_ROM_altsyncram_component_auto_generated_mgl_prim2_tdo             ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                 ;           ;               ;          ;             ;
; jtag.bp.Instr_ROM_altsyncram_component_auto_generated_mgl_prim2_usr1            ; Top       ; Input Port    ; n/a      ;             ;
;                                                                                 ;           ;               ;          ;             ;
; n_reset                                                                         ; Top       ; Input Port    ; n/a      ;             ;
;     -- n_reset                                                                  ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- n_reset~input                                                            ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                                                                 ;           ;               ;          ;             ;
; ps2Clk                                                                          ; Top       ; Input Port    ; n/a      ;             ;
;     -- ps2Clk                                                                   ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- ps2Clk~input                                                             ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                                                                 ;           ;               ;          ;             ;
; ps2Data                                                                         ; Top       ; Input Port    ; n/a      ;             ;
;     -- ps2Data                                                                  ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- ps2Data~input                                                            ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                                                                 ;           ;               ;          ;             ;
+---------------------------------------------------------------------------------+-----------+---------------+----------+-------------+


+--------------------------------------------------------------+
; Partition Merge Resource Usage Summary                       ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 3,609          ;
;                                             ;                ;
; Total combinational functions               ; 2626           ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 1816           ;
;     -- 3 input functions                    ; 506            ;
;     -- <=2 input functions                  ; 304            ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 2381           ;
;     -- arithmetic mode                      ; 245            ;
;                                             ;                ;
; Total registers                             ; 1597           ;
;     -- Dedicated logic registers            ; 1597           ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 36             ;
; Total memory bits                           ; 47616          ;
;                                             ;                ;
; Embedded Multiplier 9-bit elements          ; 6              ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 1167           ;
; Total fan-out                               ; 17235          ;
; Average fan-out                             ; 3.86           ;
+---------------------------------------------+----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge RAM Summary                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------------------------------------------------------------------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------------------------------------------------------------------------+
; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_dvn3:auto_generated|ALTSYNCRAM                                                                                                      ; AUTO ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192  ; None                                                                           ;
; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_d7p3:auto_generated|ALTSYNCRAM                                                                                                    ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192  ; None                                                                           ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_ff44:auto_generated|altsyncram_hu43:altsyncram1|ALTSYNCRAM                                                                  ; AUTO ; True Dual Port   ; 256          ; 32           ; 256          ; 32           ; 8192  ; ../../../../Assembler/Programs/C001-JMP_Instruction/C001-Implied_NOP_JMP_0.hex ;
; PeripheralInterface:Peripherals|Mem_Mapped_SVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ALTSYNCRAM                                                ; AUTO ; True Dual Port   ; 2048         ; 8            ; 2048         ; 8            ; 16384 ; None                                                                           ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4524:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 52           ; 128          ; 52           ; 6656  ; None                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Partition Merge DSP Block Usage Summary             ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 3           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 6           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 3           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+--------------------------+
; Partition Merge Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Partition Merge
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Mon May 20 13:08:29 2019
Info: Command: quartus_cdb --read_settings_files=off --write_settings_files=off R32V2020 -c R32V2020 --merge=on
Info (35007): Using synthesis netlist for partition "Top"
Info (35007): Using synthesis netlist for partition "sld_hub:auto_hub"
Info (35007): Using synthesis netlist for partition "sld_signaltap:auto_signaltap_0"
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 137 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (35002): Resolved and merged 3 partition(s)
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Critical Warning (138067): Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically.
Warning (15899): PLL "VideoClk_SVGA_800x600:clockGen|altpll:altpll_component|VideoClk_SVGA_800x600_altpll:auto_generated|pll1" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK[1] is not connected File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/videoclk_svga_800x600_altpll.v Line: 46
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "ps2Clk" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd Line: 33
    Warning (15610): No output dependent on input pin "ps2Data" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd Line: 34
Info (21057): Implemented 3859 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 8 input pins
    Info (21059): Implemented 32 output pins
    Info (21061): Implemented 3655 logic cells
    Info (21064): Implemented 156 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 6 DSP elements
Info: Quartus Prime Partition Merge was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4720 megabytes
    Info: Processing ended: Mon May 20 13:08:30 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:02


