<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p163" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_163{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_163{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_163{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_163{left:190px;bottom:998px;letter-spacing:-0.18px;}
#t5_163{left:434px;bottom:998px;letter-spacing:-0.13px;}
#t6_163{left:527px;bottom:998px;letter-spacing:-0.12px;}
#t7_163{left:527px;bottom:976px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t8_163{left:190px;bottom:952px;letter-spacing:-0.14px;}
#t9_163{left:527px;bottom:952px;letter-spacing:-0.14px;}
#ta_163{left:190px;bottom:927px;letter-spacing:-0.21px;}
#tb_163{left:434px;bottom:927px;letter-spacing:-0.14px;}
#tc_163{left:527px;bottom:927px;letter-spacing:-0.12px;}
#td_163{left:527px;bottom:906px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#te_163{left:527px;bottom:889px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tf_163{left:527px;bottom:872px;letter-spacing:-0.11px;}
#tg_163{left:527px;bottom:855px;letter-spacing:-0.12px;word-spacing:0.01px;}
#th_163{left:527px;bottom:834px;letter-spacing:-0.11px;}
#ti_163{left:527px;bottom:817px;letter-spacing:-0.11px;}
#tj_163{left:527px;bottom:800px;letter-spacing:-0.12px;}
#tk_163{left:527px;bottom:779px;letter-spacing:-0.11px;}
#tl_163{left:527px;bottom:762px;letter-spacing:-0.12px;}
#tm_163{left:527px;bottom:745px;letter-spacing:-0.11px;}
#tn_163{left:527px;bottom:729px;letter-spacing:-0.11px;}
#to_163{left:527px;bottom:712px;letter-spacing:-0.11px;}
#tp_163{left:190px;bottom:687px;letter-spacing:-0.14px;}
#tq_163{left:527px;bottom:687px;letter-spacing:-0.14px;}
#tr_163{left:82px;bottom:663px;letter-spacing:-0.18px;}
#ts_163{left:143px;bottom:663px;letter-spacing:-0.17px;}
#tt_163{left:190px;bottom:663px;letter-spacing:-0.16px;}
#tu_163{left:433px;bottom:663px;letter-spacing:-0.12px;}
#tv_163{left:527px;bottom:663px;letter-spacing:-0.13px;}
#tw_163{left:190px;bottom:639px;letter-spacing:-0.14px;}
#tx_163{left:527px;bottom:639px;letter-spacing:-0.14px;}
#ty_163{left:190px;bottom:614px;letter-spacing:-0.15px;}
#tz_163{left:527px;bottom:614px;letter-spacing:-0.12px;}
#t10_163{left:527px;bottom:593px;letter-spacing:-0.12px;}
#t11_163{left:527px;bottom:576px;letter-spacing:-0.11px;}
#t12_163{left:190px;bottom:551px;letter-spacing:-0.14px;}
#t13_163{left:527px;bottom:551px;letter-spacing:-0.14px;}
#t14_163{left:82px;bottom:527px;letter-spacing:-0.15px;}
#t15_163{left:143px;bottom:527px;letter-spacing:-0.18px;}
#t16_163{left:190px;bottom:527px;letter-spacing:-0.15px;}
#t17_163{left:527px;bottom:527px;letter-spacing:-0.11px;}
#t18_163{left:190px;bottom:503px;}
#t19_163{left:434px;bottom:503px;letter-spacing:-0.15px;}
#t1a_163{left:527px;bottom:503px;letter-spacing:-0.12px;}
#t1b_163{left:527px;bottom:481px;letter-spacing:-0.11px;word-spacing:-0.82px;}
#t1c_163{left:527px;bottom:464px;letter-spacing:-0.11px;}
#t1d_163{left:190px;bottom:440px;}
#t1e_163{left:434px;bottom:440px;letter-spacing:-0.15px;}
#t1f_163{left:527px;bottom:440px;letter-spacing:-0.11px;}
#t1g_163{left:527px;bottom:419px;letter-spacing:-0.11px;}
#t1h_163{left:527px;bottom:402px;letter-spacing:-0.11px;}
#t1i_163{left:527px;bottom:385px;letter-spacing:-0.11px;}
#t1j_163{left:190px;bottom:360px;}
#t1k_163{left:434px;bottom:360px;letter-spacing:-0.15px;}
#t1l_163{left:527px;bottom:360px;letter-spacing:-0.12px;}
#t1m_163{left:527px;bottom:339px;letter-spacing:-0.11px;}
#t1n_163{left:527px;bottom:322px;letter-spacing:-0.11px;}
#t1o_163{left:190px;bottom:298px;}
#t1p_163{left:434px;bottom:298px;letter-spacing:-0.15px;}
#t1q_163{left:527px;bottom:298px;letter-spacing:-0.11px;}
#t1r_163{left:527px;bottom:276px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1s_163{left:527px;bottom:260px;letter-spacing:-0.11px;}
#t1t_163{left:527px;bottom:243px;letter-spacing:-0.11px;}
#t1u_163{left:527px;bottom:226px;letter-spacing:-0.11px;}
#t1v_163{left:190px;bottom:202px;letter-spacing:-0.14px;}
#t1w_163{left:527px;bottom:202px;letter-spacing:-0.14px;}
#t1x_163{left:82px;bottom:177px;letter-spacing:-0.14px;}
#t1y_163{left:143px;bottom:177px;letter-spacing:-0.18px;}
#t1z_163{left:190px;bottom:177px;letter-spacing:-0.15px;}
#t20_163{left:434px;bottom:177px;letter-spacing:-0.14px;}
#t21_163{left:527px;bottom:177px;letter-spacing:-0.12px;}
#t22_163{left:82px;bottom:153px;letter-spacing:-0.17px;}
#t23_163{left:143px;bottom:153px;letter-spacing:-0.17px;}
#t24_163{left:190px;bottom:153px;letter-spacing:-0.16px;}
#t25_163{left:527px;bottom:153px;letter-spacing:-0.12px;}
#t26_163{left:527px;bottom:131px;letter-spacing:-0.11px;}
#t27_163{left:527px;bottom:114px;letter-spacing:-0.1px;}
#t28_163{left:196px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.08px;}
#t29_163{left:282px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t2a_163{left:101px;bottom:1063px;letter-spacing:-0.12px;}
#t2b_163{left:102px;bottom:1046px;letter-spacing:-0.14px;}
#t2c_163{left:225px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t2d_163{left:455px;bottom:1046px;letter-spacing:-0.13px;}
#t2e_163{left:642px;bottom:1046px;letter-spacing:-0.11px;word-spacing:0.05px;}
#t2f_163{left:88px;bottom:1022px;letter-spacing:-0.17px;}
#t2g_163{left:144px;bottom:1022px;letter-spacing:-0.16px;}

.s1_163{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_163{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_163{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s4_163{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s5_163{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts163" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg163Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg163" style="-webkit-user-select: none;"><object width="935" height="1210" data="163/163.svg" type="image/svg+xml" id="pdf163" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_163" class="t s1_163">Vol. 4 </span><span id="t2_163" class="t s1_163">2-147 </span>
<span id="t3_163" class="t s2_163">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_163" class="t s3_163">34 </span><span id="t5_163" class="t s3_163">Thread </span><span id="t6_163" class="t s3_163">XD Bit Disable (R/W) </span>
<span id="t7_163" class="t s3_163">See Table 2-2. </span>
<span id="t8_163" class="t s3_163">37:35 </span><span id="t9_163" class="t s3_163">Reserved </span>
<span id="ta_163" class="t s3_163">38 </span><span id="tb_163" class="t s3_163">Package </span><span id="tc_163" class="t s3_163">Turbo Mode Disable (R/W) </span>
<span id="td_163" class="t s3_163">When set to 1 on processors that support Intel Turbo </span>
<span id="te_163" class="t s3_163">Boost Technology, the turbo mode feature is disabled </span>
<span id="tf_163" class="t s3_163">and the IDA_Enable feature flag will be clear </span>
<span id="tg_163" class="t s3_163">(CPUID.06H: EAX[1]=0). </span>
<span id="th_163" class="t s3_163">When set to a 0 on processors that support IDA, </span>
<span id="ti_163" class="t s3_163">CPUID.06H: EAX[1] reports the processorâ€™s support of </span>
<span id="tj_163" class="t s3_163">turbo mode is enabled. </span>
<span id="tk_163" class="t s3_163">Note: The power-on default value is used by BIOS to </span>
<span id="tl_163" class="t s3_163">detect hardware support of turbo mode. If the power- </span>
<span id="tm_163" class="t s3_163">on default value is 1, turbo mode is available in the </span>
<span id="tn_163" class="t s3_163">processor. If the power-on default value is 0, turbo </span>
<span id="to_163" class="t s3_163">mode is not available. </span>
<span id="tp_163" class="t s3_163">63:39 </span><span id="tq_163" class="t s3_163">Reserved </span>
<span id="tr_163" class="t s3_163">1A2H </span><span id="ts_163" class="t s3_163">418 </span><span id="tt_163" class="t s3_163">MSR_TEMPERATURE_TARGET </span><span id="tu_163" class="t s3_163">Thread </span><span id="tv_163" class="t s3_163">Temperature Target </span>
<span id="tw_163" class="t s3_163">15:0 </span><span id="tx_163" class="t s3_163">Reserved </span>
<span id="ty_163" class="t s3_163">23:16 </span><span id="tz_163" class="t s3_163">Temperature Target (R) </span>
<span id="t10_163" class="t s3_163">The minimum temperature at which PROCHOT# will be </span>
<span id="t11_163" class="t s3_163">asserted. The value is degrees C. </span>
<span id="t12_163" class="t s3_163">63:24 </span><span id="t13_163" class="t s3_163">Reserved </span>
<span id="t14_163" class="t s3_163">1A4H </span><span id="t15_163" class="t s3_163">420 </span><span id="t16_163" class="t s3_163">MSR_MISC_FEATURE_CONTROL </span><span id="t17_163" class="t s3_163">Miscellaneous Feature Control (R/W) </span>
<span id="t18_163" class="t s3_163">0 </span><span id="t19_163" class="t s3_163">Core </span><span id="t1a_163" class="t s3_163">L2 Hardware Prefetcher Disable (R/W) </span>
<span id="t1b_163" class="t s3_163">If 1, disables the L2 hardware prefetcher, which fetches </span>
<span id="t1c_163" class="t s3_163">additional lines of code or data into the L2 cache. </span>
<span id="t1d_163" class="t s3_163">1 </span><span id="t1e_163" class="t s3_163">Core </span><span id="t1f_163" class="t s3_163">L2 Adjacent Cache Line Prefetcher Disable (R/W) </span>
<span id="t1g_163" class="t s3_163">If 1, disables the adjacent cache line prefetcher, which </span>
<span id="t1h_163" class="t s3_163">fetches the cache line that comprises a cache line pair </span>
<span id="t1i_163" class="t s3_163">(128 bytes). </span>
<span id="t1j_163" class="t s3_163">2 </span><span id="t1k_163" class="t s3_163">Core </span><span id="t1l_163" class="t s3_163">DCU Hardware Prefetcher Disable (R/W) </span>
<span id="t1m_163" class="t s3_163">If 1, disables the L1 data cache prefetcher, which </span>
<span id="t1n_163" class="t s3_163">fetches the next cache line into L1 data cache. </span>
<span id="t1o_163" class="t s3_163">3 </span><span id="t1p_163" class="t s3_163">Core </span><span id="t1q_163" class="t s3_163">DCU IP Prefetcher Disable (R/W) </span>
<span id="t1r_163" class="t s3_163">If 1, disables the L1 data cache IP prefetcher, which </span>
<span id="t1s_163" class="t s3_163">uses sequential load history (based on instruction </span>
<span id="t1t_163" class="t s3_163">pointer of previous loads) to determine whether to </span>
<span id="t1u_163" class="t s3_163">prefetch additional lines. </span>
<span id="t1v_163" class="t s3_163">63:4 </span><span id="t1w_163" class="t s3_163">Reserved </span>
<span id="t1x_163" class="t s3_163">1A6H </span><span id="t1y_163" class="t s3_163">422 </span><span id="t1z_163" class="t s3_163">MSR_OFFCORE_RSP_0 </span><span id="t20_163" class="t s3_163">Thread </span><span id="t21_163" class="t s3_163">Offcore Response Event Select Register (R/W) </span>
<span id="t22_163" class="t s3_163">1AAH </span><span id="t23_163" class="t s3_163">426 </span><span id="t24_163" class="t s3_163">MSR_MISC_PWR_MGMT </span><span id="t25_163" class="t s3_163">Miscellaneous Power Management Control </span>
<span id="t26_163" class="t s3_163">Various model specific features enumeration. See </span>
<span id="t27_163" class="t s3_163">http://biosbits.org. </span>
<span id="t28_163" class="t s4_163">Table 2-15. </span><span id="t29_163" class="t s4_163">MSRs in Processors Based on Nehalem Microarchitecture (Contd.) </span>
<span id="t2a_163" class="t s5_163">Register </span>
<span id="t2b_163" class="t s5_163">Address </span><span id="t2c_163" class="t s5_163">Register Name / Bit Fields </span><span id="t2d_163" class="t s5_163">Scope </span><span id="t2e_163" class="t s5_163">Bit Description </span>
<span id="t2f_163" class="t s5_163">Hex </span><span id="t2g_163" class="t s5_163">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
