/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [4:0] _02_;
  wire [28:0] _03_;
  wire celloutsig_0_0z;
  wire celloutsig_0_12z;
  wire celloutsig_0_70z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[40] ^ in_data[38];
  assign celloutsig_0_70z = celloutsig_0_0z ^ celloutsig_0_12z;
  assign celloutsig_1_0z = in_data[135] ^ in_data[190];
  assign celloutsig_1_1z = celloutsig_1_0z ^ in_data[97];
  assign celloutsig_1_3z = in_data[104] ^ in_data[159];
  assign celloutsig_1_5z = celloutsig_1_3z ^ celloutsig_1_0z;
  assign celloutsig_1_8z = celloutsig_1_3z ^ celloutsig_1_1z;
  assign celloutsig_1_11z = celloutsig_1_8z ^ celloutsig_1_5z;
  assign celloutsig_1_18z = celloutsig_1_11z ^ celloutsig_1_1z;
  assign celloutsig_1_19z = celloutsig_1_11z ^ celloutsig_1_5z;
  reg [28:0] _14_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _14_ <= 29'h00000000;
    else _14_ <= { in_data[89:69], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, in_data[88], in_data[88], celloutsig_0_0z, in_data[88], celloutsig_0_0z };
  assign { _03_[28], _02_[4:3], _03_[25:24], celloutsig_0_12z, _03_[22:18], _00_, _03_[16:12], _01_, _03_[10:0] } = _14_;
  assign { _03_[27:26], _03_[23], _03_[17], _03_[11] } = { _02_[4:3], celloutsig_0_12z, _00_, _01_ };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_70z, in_data[21] };
endmodule
