// -------------------------------------------------------------
// 
// File Name: hdl_prj/hdlsrc/HDLTx/tx_125_src_symbolFormation.v
// Created: 2024-09-14 22:22:20
// 
// Generated by MATLAB 24.1, HDL Coder 24.1, and Simulink 24.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: tx_125_src_symbolFormation
// Source Path: 
// Hierarchy Level: 4
// Model version: 4.114
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module tx_125_src_symbolFormation
          (clk,
           reset_x,
           enb_1_2_0,
           varargin_1_re,
           varargin_1_im,
           varargin_2,
           varargin_3,
           varargin_4,
           varargin_5,
           varargin_6,
           varargout_1_re,
           varargout_1_im,
           varargout_2,
           varargout_3,
           varargout_4);


  input   clk;
  input   reset_x;
  input   enb_1_2_0;
  input   signed [15:0] varargin_1_re;  // sfix16_En14
  input   signed [15:0] varargin_1_im;  // sfix16_En14
  input   varargin_2;
  input   [13:0] varargin_3;  // ufix14
  input   [13:0] varargin_4;  // ufix14
  input   [13:0] varargin_5;  // ufix14
  input   [13:0] varargin_6;  // ufix14
  output  signed [15:0] varargout_1_re;  // sfix16_En14
  output  signed [15:0] varargout_1_im;  // sfix16_En14
  output  varargout_2;
  output  [13:0] varargout_3;  // ufix14
  output  [13:0] varargout_4;  // ufix14


  reg  [2:0] obj_symbolFormationObj_validInReg_reg_reg;  // ufix1 [3]
  wire obj_symbolFormationObj_validInReg;
  wire [8:0] obj_symbolFormationObj_inCount;  // ufix9
  wire [8:0] tmp;  // ufix9
  reg [8:0] obj_symbolFormationObj_FFTLenRegDelay2;  // ufix9
  reg [8:0] obj_symbolFormationObj_FFTLenRegDelay1;  // ufix9
  wire [8:0] tmp_1;  // ufix9
  wire [8:0] tmp_2;  // ufix9
  wire [8:0] tmp_3;  // ufix9
  reg [8:0] obj_symbolFormationObj_sumLgRg;  // ufix9
  wire [8:0] obj_symbolFormationObj_insertDC;  // ufix9
  wire [8:0] tmp_4;  // ufix9
  reg [8:0] obj_symbolFormationObj_sumLgRgDC;  // ufix9
  wire [8:0] tmp_5;  // ufix9
  reg [8:0] obj_symbolFormationObj_numDataSc;  // ufix9
  wire [8:0] tmp_6;  // ufix9
  reg [8:0] obj_symbolFormationObj_inCount_1;  // ufix9
  wire s;
  reg [8:0] obj_symbolFormationObj_numDataScMinusVecLen;  // ufix9
  wire [8:0] tmp_7;  // ufix9
  wire [8:0] tmp_8;  // ufix9
  wire [8:0] tmp_9;  // ufix9
  wire a0;
  wire [8:0] tmp_10;  // ufix9
  wire [8:0] tmp_11;  // ufix9
  reg  obj_symbolFormationObj_RAM2WriteSelect;
  wire tmp_12;
  wire tmp_13;
  wire tmp_14;
  wire s_1;
  wire out;
  wire out_1;
  wire tmp_15;
  reg  obj_symbolFormationObj_writeEnbRAM1;
  wire s_2;
  wire out_2;
  wire out_3;
  wire tmp_16;
  reg  obj_symbolFormationObj_writeEnbRAM2;
  wire obj_symbolFormationObj_sym1Done;
  reg [8:0] obj_symbolFormationObj_inCountReg;  // ufix9
  wire a0_1;
  wire obj_symbolFormationObj_sym1Done_1;
  wire obj_symbolFormationObj_sym2Done;
  wire a0_2;
  wire obj_symbolFormationObj_sym2Done_1;
  wire [8:0] obj_symbolFormationObj_outCount;  // ufix9
  reg [8:0] obj_symbolFormationObj_FFTLenReg;  // ufix9
  wire [8:0] tmp_17;  // ufix9
  reg [8:0] obj_symbolFormationObj_FFTLenMinusVecLen;  // ufix9
  wire [8:0] tmp_18;  // ufix9
  wire [8:0] tmp_19;  // ufix9
  wire obj_symbolFormationObj_startSymbForm;
  wire obj_symbolFormationObj_startSymbForm_1;
  wire [8:0] tmp_20;  // ufix9
  reg [8:0] obj_symbolFormationObj_FFTLenMinusVecLenReg;  // ufix9
  reg [8:0] obj_symbolFormationObj_outCount_1;  // ufix9
  wire s_3;
  wire [8:0] tmp_21;  // ufix9
  wire a0_3;
  wire [8:0] tmp_22;  // ufix9
  reg  obj_symbolFormationObj_startSymbForm_2;
  wire [8:0] tmp_23;  // ufix9
  wire tmp_24;
  wire tmp_25;
  wire tmp_26;
  wire tmp_27;
  reg  obj_symbolFormationObj_sym2Done_2;
  wire tmp_28;
  wire tmp_29;
  wire tmp_30;
  reg  obj_symbolFormationObj_sym1Done_2;
  wire tmp_31;
  wire s_4;
  wire tmp_32;
  wire tmp_33;
  wire tmp_34;
  wire tmp_35;
  wire tmp_36;
  reg  obj_symbolFormationObj_startSymbFormReg;
  reg  [1:0] obj_symbolFormationObj_startSymbFormReg2_reg_reg;  // ufix1 [2]
  wire obj_symbolFormationObj_startSymbFormReg2;
  wire obj_symbolFormationObj_sendOutput;
  wire obj_symbolFormationObj_sendOutput_1;
  wire tmp_37;
  reg  obj_symbolFormationObj_sendOutput_2;
  wire signed [15:0] obj_symbolFormationObj_dataOutReg_re;  // sfix16_En14
  wire signed [15:0] obj_symbolFormationObj_dataOutReg_im;  // sfix16_En14
  reg [8:0] obj_symbolFormationObj_outCountReg1_reg_reg [0:1];  // ufix9 [2]
  wire [8:0] obj_symbolFormationObj_outCountReg1_reg_reg_next [0:1];  // ufix9 [2]
  wire [8:0] obj_symbolFormationObj_outCountReg1;  // ufix9
  reg [8:0] obj_symbolFormationObj_outCountReg2;  // ufix9
  reg [8:0] obj_symbolFormationObj_numLgScRegDelay2;  // ufix9
  reg [8:0] obj_symbolFormationObj_numLgScRegDelay1;  // ufix9
  reg [8:0] obj_symbolFormationObj_numLgScReg;  // ufix9
  reg [8:0] obj_symbolFormationObj_numLgScSampled;  // ufix9
  wire [8:0] tmp_38;  // ufix9
  wire [8:0] tmp_39;  // ufix9
  wire [8:0] tmp_40;  // ufix9
  reg [8:0] obj_symbolFormationObj_numLgScSampledReg;  // ufix9
  reg [8:0] obj_symbolFormationObj_numLgScOutReg1;  // ufix9
  reg [8:0] obj_symbolFormationObj_numLgScOutReg2;  // ufix9
  reg [8:0] obj_symbolFormationObj_numLgScOutReg3;  // ufix9
  wire a0_4;
  wire [8:0] tmp_41;  // ufix9
  reg [8:0] tmp_42;  // ufix9
  wire [8:0] tmp_43;  // ufix9
  reg [8:0] tmp_44;  // ufix9
  wire s_5;
  reg [8:0] obj_symbolFormationObj_FFTSampled;  // ufix9
  wire [8:0] tmp_45;  // ufix9
  wire [8:0] tmp_46;  // ufix9
  reg [8:0] obj_symbolFormationObj_numRgScRegDelay2;  // ufix9
  reg [8:0] obj_symbolFormationObj_numRgScRegDelay1;  // ufix9
  reg [8:0] obj_symbolFormationObj_numRgScReg;  // ufix9
  reg [8:0] obj_symbolFormationObj_numRgScSampled;  // ufix9
  wire [8:0] tmp_47;  // ufix9
  wire [8:0] tmp_48;  // ufix9
  wire [8:0] tmp_49;  // ufix9
  wire [8:0] tmp_50;  // ufix9
  reg [8:0] obj_symbolFormationObj_FFTLenMinusNumRgScReg;  // ufix9
  wire a0_5;
  wire [8:0] obj_symbolFormationObj_numLgScCountReg;  // ufix9
  wire [8:0] obj_symbolFormationObj_numLgScCountReg_1;  // ufix9
  reg [8:0] obj_symbolFormationObj_numLgScCount;  // ufix9
  wire [8:0] tmp_51;  // ufix9
  wire [8:0] tmp_52;  // ufix9
  wire tmp_53;
  wire [8:0] tmp_54;  // ufix9
  wire tmp_55;
  wire [8:0] tmp_56;  // ufix9
  wire [8:0] tmp_57;  // ufix9
  wire [8:0] tmp_58;  // ufix9
  reg [8:0] obj_symbolFormationObj_numLgScCountReg_2;  // ufix9
  wire [8:0] obj_symbolFormationObj_numSampLeft;  // ufix9
  wire [8:0] obj_symbolFormationObj_numSampLeft_1;  // ufix9
  wire [8:0] tmp_59;  // ufix9
  reg [8:0] obj_symbolFormationObj_insertDC_1;  // ufix9
  wire s_6;
  wire [8:0] tmp_60;  // ufix9
  wire [8:0] tmp_61;  // ufix9
  wire [8:0] tmp_62;  // ufix9
  reg [8:0] obj_symbolFormationObj_numSampLeft_2;  // ufix9
  wire [8:0] tmp_63;  // ufix9
  wire [8:0] tmp_64;  // ufix9
  wire [8:0] tmp_65;  // ufix9
  reg [8:0] obj_symbolFormationObj_maxLimitForDataReg;  // ufix9
  reg [8:0] obj_symbolFormationObj_maxLimitForDataReg2_reg_reg [0:1];  // ufix9 [2]
  wire [8:0] obj_symbolFormationObj_maxLimitForDataReg2_reg_reg_next [0:1];  // ufix9 [2]
  wire [8:0] obj_symbolFormationObj_maxLimitForDataReg2;  // ufix9
  wire s_7;
  wire out_4;
  wire out_5;
  wire out_6;
  wire tmp_66;
  wire tmp_67;
  reg  obj_symbolFormationObj_enbDataPlacing;
  wire obj_symbolFormationObj_sendDC;
  wire [8:0] tmp_68;  // ufix9
  reg [8:0] obj_symbolFormationObj_FFTLenBy2;  // ufix9
  wire [8:0] tmp_69;  // ufix9
  reg [8:0] obj_symbolFormationObj_FFTLenBy2Reg;  // ufix9
  reg [8:0] obj_symbolFormationObj_FFTLenBy2Reg1;  // ufix9
  reg [8:0] obj_symbolFormationObj_FFTLenBy2Reg2;  // ufix9
  reg [8:0] obj_symbolFormationObj_FFTLenBy2Reg3;  // ufix9
  wire a0_6;
  wire obj_symbolFormationObj_sendDC_1;
  wire obj_symbolFormationObj_sendDC_2;
  wire tmp_70;
  wire tmp_71;
  wire obj_symbolFormationObj_sendDC_3;
  wire tmp_72;
  reg  obj_symbolFormationObj_sendDC_4;
  wire tmp_73;
  reg [8:0] obj_symbolFormationObj_FFTLenMinusVecLenReg1;  // ufix9
  reg [8:0] obj_symbolFormationObj_FFTLenMinusVecLenReg2;  // ufix9
  reg [8:0] obj_symbolFormationObj_FFTLenMinusVecLenReg3;  // ufix9
  wire a0_7;
  wire [8:0] obj_symbolFormationObj_prevVecSamples;  // ufix9
  wire [8:0] obj_symbolFormationObj_prevVecSamples_1;  // ufix9
  reg [8:0] obj_symbolFormationObj_numLgScCountReg2_reg_reg [0:1];  // ufix9 [2]
  wire [8:0] obj_symbolFormationObj_numLgScCountReg2_reg_reg_next [0:1];  // ufix9 [2]
  wire [8:0] obj_symbolFormationObj_numLgScCountReg2;  // ufix9
  reg [8:0] obj_symbolFormationObj_numLgScCountReg3;  // ufix9
  wire a0_8;
  wire [8:0] obj_symbolFormationObj_prevVecSamples_2;  // ufix9
  wire [8:0] tmp_74;  // ufix9
  wire [8:0] obj_symbolFormationObj_prevVecSamples_3;  // ufix9
  reg [8:0] obj_symbolFormationObj_prevVecSamples_4;  // ufix9
  wire [8:0] tmp_75;  // ufix9
  wire [8:0] tmp_76;  // ufix9
  wire [8:0] tmp_77;  // ufix9
  wire [8:0] tmp_78;  // ufix9
  wire [8:0] tmp_79;  // ufix9
  wire [8:0] tmp_80;  // ufix9
  wire s_8;
  wire [8:0] obj_symbolFormationObj_dataVec1Samples;  // ufix9
  wire [8:0] obj_symbolFormationObj_dataVec1Samples_1;  // ufix9
  wire [8:0] tmp_81;  // ufix9
  wire [8:0] tmp_82;  // ufix9
  wire [8:0] tmp_83;  // ufix9
  reg [8:0] obj_symbolFormationObj_dataVec1Samples_2;  // ufix9
  wire [8:0] tmp_84;  // ufix9
  wire s_9;
  wire signed [15:0] obj_symbolFormationObj_dataVec2_re;  // sfix16_En14
  wire signed [15:0] obj_symbolFormationObj_dataVec2_im;  // sfix16_En14
  wire s_10;
  wire s_11;
  wire out_7;
  wire out_8;
  wire out_9;
  wire tmp_85;
  wire tmp_86;
  wire obj_symbolFormationObj_startRead;
  wire obj_symbolFormationObj_startRead_1;
  wire tmp_87;
  wire obj_symbolFormationObj_startRead_2;
  wire obj_symbolFormationObj_startRead_3;
  wire tmp_88;
  wire obj_symbolFormationObj_startRead_4;
  wire tmp_89;
  wire tmp_90;
  reg  obj_symbolFormationObj_startRead_5;
  wire tmp_91;
  reg  obj_symbolFormationObj_startReadFromRAM;
  wire [8:0] tmp_92;  // ufix9
  reg [8:0] obj_symbolFormationObj_CPLenRegDelay2;  // ufix9
  reg [8:0] obj_symbolFormationObj_CPLenRegDelay1;  // ufix9
  reg [8:0] obj_symbolFormationObj_CPLenReg;  // ufix9
  reg [8:0] obj_symbolFormationObj_CPSampled;  // ufix9
  wire [8:0] tmp_93;  // ufix9
  wire [8:0] tmp_94;  // ufix9
  wire [8:0] tmp_95;  // ufix9
  reg [8:0] obj_symbolFormationObj_CPSampledReg;  // ufix9
  wire tmp_96;
  reg  obj_symbolFormationObj_selectRAM;
  wire tmp_97;
  wire tmp_98;
  wire tmp_99;
  reg  obj_symbolFormationObj_selectRAMReg;
  reg  obj_symbolFormationObj_selectRAMReg1;
  wire tmp_100;
  reg  obj_symbolFormationObj_RAM2ReadSelect;
  wire s_12;
  reg signed [15:0] obj_symbolFormationObj_dataInReg1_reg_reg_re [0:3];  // sfix16_En14 [4]
  reg signed [15:0] obj_symbolFormationObj_dataInReg1_reg_reg_im [0:3];  // sfix16_En14 [4]
  reg signed [15:0] obj_symbolFormationObj_dataInReg1_reg_reg_next_re [0:3];  // sfix16_En14 [4]
  reg signed [15:0] obj_symbolFormationObj_dataInReg1_reg_reg_next_im [0:3];  // sfix16_En14 [4]
  reg signed [15:0] obj_symbolFormationObj_dataInReg1_re;  // sfix16_En14
  reg signed [15:0] obj_symbolFormationObj_dataInReg1_im;  // sfix16_En14
  wire [9:0] obj_symbolFormationObj_writeAddrRAM2;  // ufix10
  reg [9:0] obj_symbolFormationObj_writeAddrRAM2_1;  // ufix10
  wire [9:0] tmp_101;  // ufix10
  wire [9:0] tmp_102;  // ufix10
  wire [9:0] tmp_103;  // ufix10
  wire [9:0] tmp_104;  // ufix10
  wire s_13;
  wire [8:0] obj_symbolFormationObj_readCount;  // ufix9
  wire [8:0] tmp_105;  // ufix9
  reg [8:0] obj_symbolFormationObj_numDataScMinusVecLenReg;  // ufix9
  reg [8:0] obj_symbolFormationObj_readCount_1;  // ufix9
  wire [8:0] tmp_106;  // ufix9
  wire a0_9;
  wire [8:0] tmp_107;  // ufix9
  wire [8:0] tmp_108;  // ufix9
  wire [9:0] obj_symbolFormationObj_readAddr;  // ufix10
  reg [9:0] obj_symbolFormationObj_readAddr_1;  // ufix10
  wire [9:0] tmp_109;  // ufix10
  wire [9:0] tmp_110;  // ufix10
  wire [9:0] tmp_111;  // ufix10
  wire signed [15:0] varargout_1_re_1;  // sfix16_En14
  wire signed [15:0] varargout_1_im_1;  // sfix16_En14
  wire [9:0] obj_symbolFormationObj_writeAddrRAM1;  // ufix10
  reg [9:0] obj_symbolFormationObj_writeAddrRAM1_1;  // ufix10
  wire [9:0] tmp_112;  // ufix10
  wire [9:0] tmp_113;  // ufix10
  wire [9:0] tmp_114;  // ufix10
  wire signed [15:0] varargout_1_re_2;  // sfix16_En14
  wire signed [15:0] varargout_1_im_2;  // sfix16_En14
  wire signed [15:0] tmp_re;  // sfix16_En14
  wire signed [15:0] tmp_im;  // sfix16_En14
  reg signed [15:0] obj_symbolFormationObj_dataOutRAM_re;  // sfix16_En14
  reg signed [15:0] obj_symbolFormationObj_dataOutRAM_im;  // sfix16_En14
  wire signed [15:0] tmp_re_1;  // sfix16_En14
  wire signed [15:0] tmp_im_1;  // sfix16_En14
  wire signed [15:0] tmp_re_2;  // sfix16_En14
  wire signed [15:0] tmp_im_2;  // sfix16_En14
  wire signed [15:0] obj_symbolFormationObj_dataVec2_re_1;  // sfix16_En14
  wire signed [15:0] obj_symbolFormationObj_dataVec2_im_1;  // sfix16_En14
  wire signed [15:0] obj_symbolFormationObj_dataVec2_re_2;  // sfix16_En14
  wire signed [15:0] obj_symbolFormationObj_dataVec2_im_2;  // sfix16_En14
  wire signed [15:0] tmp_re_3;  // sfix16_En14
  wire signed [15:0] tmp_im_3;  // sfix16_En14
  wire signed [15:0] tmp_re_4;  // sfix16_En14
  wire signed [15:0] tmp_im_4;  // sfix16_En14
  wire signed [15:0] tmp_re_5;  // sfix16_En14
  wire signed [15:0] tmp_im_5;  // sfix16_En14
  reg signed [15:0] obj_symbolFormationObj_dataVec2_re_3;  // sfix16_En14
  reg signed [15:0] obj_symbolFormationObj_dataVec2_im_3;  // sfix16_En14
  wire signed [15:0] tmp_re_6;  // sfix16_En14
  wire signed [15:0] tmp_im_6;  // sfix16_En14
  wire signed [15:0] obj_symbolFormationObj_prevVecData_re;  // sfix16_En14
  wire signed [15:0] obj_symbolFormationObj_prevVecData_im;  // sfix16_En14
  wire signed [15:0] tmp_re_7;  // sfix16_En14
  wire signed [15:0] tmp_im_7;  // sfix16_En14
  wire signed [15:0] obj_symbolFormationObj_prevVecData_re_1;  // sfix16_En14
  wire signed [15:0] obj_symbolFormationObj_prevVecData_im_1;  // sfix16_En14
  wire signed [15:0] tmp_re_8;  // sfix16_En14
  wire signed [15:0] tmp_im_8;  // sfix16_En14
  wire signed [15:0] tmp_re_9;  // sfix16_En14
  wire signed [15:0] tmp_im_9;  // sfix16_En14
  reg signed [15:0] obj_symbolFormationObj_prevVecData_re_2;  // sfix16_En14
  reg signed [15:0] obj_symbolFormationObj_prevVecData_im_2;  // sfix16_En14
  wire signed [15:0] tmp_re_10;  // sfix16_En14
  wire signed [15:0] tmp_im_10;  // sfix16_En14
  wire signed [15:0] tmp_re_11;  // sfix16_En14
  wire signed [15:0] tmp_im_11;  // sfix16_En14
  wire signed [15:0] obj_symbolFormationObj_dataVec1_re;  // sfix16_En14
  wire signed [15:0] obj_symbolFormationObj_dataVec1_im;  // sfix16_En14
  wire signed [15:0] obj_symbolFormationObj_dataVec1_re_1;  // sfix16_En14
  wire signed [15:0] obj_symbolFormationObj_dataVec1_im_1;  // sfix16_En14
  wire signed [15:0] tmp_re_12;  // sfix16_En14
  wire signed [15:0] tmp_im_12;  // sfix16_En14
  wire signed [15:0] obj_symbolFormationObj_dataVec1_re_2;  // sfix16_En14
  wire signed [15:0] obj_symbolFormationObj_dataVec1_im_2;  // sfix16_En14
  wire signed [15:0] tmp_re_13;  // sfix16_En14
  wire signed [15:0] tmp_im_13;  // sfix16_En14
  wire signed [15:0] tmp_re_14;  // sfix16_En14
  wire signed [15:0] tmp_im_14;  // sfix16_En14
  reg signed [15:0] obj_symbolFormationObj_dataVec1_re_3;  // sfix16_En14
  reg signed [15:0] obj_symbolFormationObj_dataVec1_im_3;  // sfix16_En14
  wire signed [15:0] tmp_re_15;  // sfix16_En14
  wire signed [15:0] tmp_im_15;  // sfix16_En14
  wire signed [15:0] tmp_re_16;  // sfix16_En14
  wire signed [15:0] tmp_im_16;  // sfix16_En14
  wire signed [15:0] obj_symbolFormationObj_dataOutReg_re_1;  // sfix16_En14
  wire signed [15:0] obj_symbolFormationObj_dataOutReg_im_1;  // sfix16_En14
  wire signed [15:0] tmp_re_17;  // sfix16_En14
  wire signed [15:0] tmp_im_17;  // sfix16_En14
  wire signed [15:0] tmp_re_18;  // sfix16_En14
  wire signed [15:0] tmp_im_18;  // sfix16_En14
  reg signed [15:0] obj_symbolFormationObj_dataOut_reg_reg_re [0:1];  // sfix16_En14 [2]
  reg signed [15:0] obj_symbolFormationObj_dataOut_reg_reg_im [0:1];  // sfix16_En14 [2]
  wire signed [15:0] obj_symbolFormationObj_dataOut_reg_reg_next_re [0:1];  // sfix16_En14 [2]
  wire signed [15:0] obj_symbolFormationObj_dataOut_reg_reg_next_im [0:1];  // sfix16_En14 [2]
  wire signed [15:0] obj_symbolFormationObj_dataOut_re;  // sfix16_En14
  wire signed [15:0] obj_symbolFormationObj_dataOut_im;  // sfix16_En14
  wire obj_symbolFormationObj_validOutReg;
  wire obj_symbolFormationObj_validOutReg_1;
  wire tmp_115;
  reg  [1:0] obj_symbolFormationObj_validOut_reg_reg;  // ufix1 [2]
  wire obj_symbolFormationObj_validOut;
  wire [8:0] tmp_116;  // ufix9
  reg [8:0] obj_symbolFormationObj_FFTSampledReg;  // ufix9
  reg [8:0] obj_symbolFormationObj_FFTLenOutReg1;  // ufix9
  reg [8:0] obj_symbolFormationObj_FFTLenOutReg2;  // ufix9
  reg [8:0] obj_symbolFormationObj_FFTLenOut;  // ufix9
  reg [8:0] obj_symbolFormationObj_CPLenOutReg1;  // ufix9
  reg [8:0] obj_symbolFormationObj_CPLenOutReg2;  // ufix9
  reg [8:0] obj_symbolFormationObj_CPLenOut;  // ufix9
  reg signed [31:0] obj_symbolFormationObj_outCountReg1_reg_t_0_0;  // int32
  reg signed [31:0] obj_symbolFormationObj_outCountReg1_reg_t_1;  // int32
  reg signed [31:0] obj_symbolFormationObj_maxLimitForDataReg2_reg_t_0_0;  // int32
  reg signed [31:0] obj_symbolFormationObj_maxLimitForDataReg2_reg_t_1;  // int32
  reg signed [31:0] obj_symbolFormationObj_numLgScCountReg2_reg_t_0_0;  // int32
  reg signed [31:0] obj_symbolFormationObj_numLgScCountReg2_reg_t_1;  // int32
  reg signed [31:0] obj_symbolFormationObj_dataInReg1_reg_t_0_0;  // int32
  reg signed [31:0] obj_symbolFormationObj_dataInReg1_reg_t_0_1;  // int32
  reg signed [31:0] obj_symbolFormationObj_dataInReg1_reg_t_1;  // int32
  reg signed [31:0] obj_symbolFormationObj_dataOut_reg_t_0_0;  // int32
  reg signed [31:0] obj_symbolFormationObj_dataOut_reg_t_1;  // int32


  always @(posedge clk)
    begin : obj_symbolFormationObj_validInReg_reg_process
      if (reset_x == 1'b1) begin
        obj_symbolFormationObj_validInReg_reg_reg <= {3{1'b0}};
      end
      else begin
        if (enb_1_2_0) begin
          obj_symbolFormationObj_validInReg_reg_reg[0] <= varargin_2;
          obj_symbolFormationObj_validInReg_reg_reg[32'sd2:32'sd1] <= obj_symbolFormationObj_validInReg_reg_reg[32'sd1:32'sd0];
        end
      end
    end

  assign obj_symbolFormationObj_validInReg = obj_symbolFormationObj_validInReg_reg_reg[2];



  assign obj_symbolFormationObj_inCount = 9'b000000000;



  assign tmp = varargin_3[8:0];



  always @(posedge clk)
    begin : obj_symbolFormationObj_FFTLenRegDelay2_reg_process
      if (reset_x == 1'b1) begin
        obj_symbolFormationObj_FFTLenRegDelay2 <= 9'b001000000;
      end
      else begin
        if (enb_1_2_0) begin
          obj_symbolFormationObj_FFTLenRegDelay2 <= tmp;
        end
      end
    end



  always @(posedge clk)
    begin : obj_symbolFormationObj_FFTLenRegDelay1_reg_process
      if (reset_x == 1'b1) begin
        obj_symbolFormationObj_FFTLenRegDelay1 <= 9'b001000000;
      end
      else begin
        if (enb_1_2_0) begin
          obj_symbolFormationObj_FFTLenRegDelay1 <= obj_symbolFormationObj_FFTLenRegDelay2;
        end
      end
    end



  assign tmp_1 = varargin_5[8:0];



  assign tmp_2 = varargin_6[8:0];



  assign tmp_3 = tmp_1 + tmp_2;



  always @(posedge clk)
    begin : obj_symbolFormationObj_sumLgRg_reg_process
      if (reset_x == 1'b1) begin
        obj_symbolFormationObj_sumLgRg <= 9'b000001011;
      end
      else begin
        if (enb_1_2_0) begin
          obj_symbolFormationObj_sumLgRg <= tmp_3;
        end
      end
    end



  assign obj_symbolFormationObj_insertDC = 9'b000000000;



  assign tmp_4 = obj_symbolFormationObj_sumLgRg + obj_symbolFormationObj_insertDC;



  always @(posedge clk)
    begin : obj_symbolFormationObj_sumLgRgDC_reg_process
      if (reset_x == 1'b1) begin
        obj_symbolFormationObj_sumLgRgDC <= 9'b000001011;
      end
      else begin
        if (enb_1_2_0) begin
          obj_symbolFormationObj_sumLgRgDC <= tmp_4;
        end
      end
    end



  assign tmp_5 = obj_symbolFormationObj_FFTLenRegDelay1 - obj_symbolFormationObj_sumLgRgDC;



  always @(posedge clk)
    begin : obj_symbolFormationObj_numDataSc_reg_process
      if (reset_x == 1'b1) begin
        obj_symbolFormationObj_numDataSc <= 9'b001000000;
      end
      else begin
        if (enb_1_2_0) begin
          obj_symbolFormationObj_numDataSc <= tmp_5;
        end
      end
    end



  assign tmp_6 = obj_symbolFormationObj_numDataSc - 9'b000000001;



  assign s = obj_symbolFormationObj_inCount_1 == 9'b000000000;



  assign tmp_7 = (s == 1'b0 ? obj_symbolFormationObj_numDataScMinusVecLen :
              tmp_6);



  always @(posedge clk)
    begin : obj_symbolFormationObj_numDataScMinusVecLen_reg_process
      if (reset_x == 1'b1) begin
        obj_symbolFormationObj_numDataScMinusVecLen <= 9'b001000000;
      end
      else begin
        if (enb_1_2_0) begin
          obj_symbolFormationObj_numDataScMinusVecLen <= tmp_8;
        end
      end
    end



  assign tmp_8 = (obj_symbolFormationObj_validInReg == 1'b0 ? obj_symbolFormationObj_numDataScMinusVecLen :
              tmp_7);



  assign tmp_9 = obj_symbolFormationObj_inCount_1 + 9'b000000001;



  assign tmp_10 = (a0 == 1'b0 ? tmp_9 :
              obj_symbolFormationObj_inCount);



  assign tmp_11 = (obj_symbolFormationObj_validInReg == 1'b0 ? obj_symbolFormationObj_inCount_1 :
              tmp_10);



  always @(posedge clk)
    begin : obj_symbolFormationObj_inCount_reg_process
      if (reset_x == 1'b1) begin
        obj_symbolFormationObj_inCount_1 <= 9'b000000000;
      end
      else begin
        if (enb_1_2_0) begin
          obj_symbolFormationObj_inCount_1 <= tmp_11;
        end
      end
    end



  assign a0 = obj_symbolFormationObj_inCount_1 >= tmp_8;



  assign tmp_12 =  ! obj_symbolFormationObj_RAM2WriteSelect;



  assign tmp_13 = (a0 == 1'b0 ? obj_symbolFormationObj_RAM2WriteSelect :
              tmp_12);



  assign tmp_14 = (obj_symbolFormationObj_validInReg == 1'b0 ? obj_symbolFormationObj_RAM2WriteSelect :
              tmp_13);



  always @(posedge clk)
    begin : obj_symbolFormationObj_RAM2WriteSelect_reg_process
      if (reset_x == 1'b1) begin
        obj_symbolFormationObj_RAM2WriteSelect <= 1'b0;
      end
      else begin
        if (enb_1_2_0) begin
          obj_symbolFormationObj_RAM2WriteSelect <= tmp_14;
        end
      end
    end



  assign s_1 = obj_symbolFormationObj_validInReg && ( ! obj_symbolFormationObj_RAM2WriteSelect);



  assign out = 1'b0;



  assign out_1 = 1'b1;



  assign tmp_15 = (s_1 == 1'b0 ? out :
              out_1);



  always @(posedge clk)
    begin : obj_symbolFormationObj_writeEnbRAM1_reg_process
      if (reset_x == 1'b1) begin
        obj_symbolFormationObj_writeEnbRAM1 <= 1'b0;
      end
      else begin
        if (enb_1_2_0) begin
          obj_symbolFormationObj_writeEnbRAM1 <= tmp_15;
        end
      end
    end



  assign s_2 = obj_symbolFormationObj_validInReg && obj_symbolFormationObj_RAM2WriteSelect;



  assign out_2 = 1'b0;



  assign out_3 = 1'b1;



  assign tmp_16 = (s_2 == 1'b0 ? out_2 :
              out_3);



  always @(posedge clk)
    begin : obj_symbolFormationObj_writeEnbRAM2_reg_process
      if (reset_x == 1'b1) begin
        obj_symbolFormationObj_writeEnbRAM2 <= 1'b0;
      end
      else begin
        if (enb_1_2_0) begin
          obj_symbolFormationObj_writeEnbRAM2 <= tmp_16;
        end
      end
    end



  assign obj_symbolFormationObj_sym1Done = 1'b0;



  always @(posedge clk)
    begin : obj_symbolFormationObj_inCountReg_reg_process
      if (reset_x == 1'b1) begin
        obj_symbolFormationObj_inCountReg <= 9'b000000000;
      end
      else begin
        if (enb_1_2_0) begin
          obj_symbolFormationObj_inCountReg <= obj_symbolFormationObj_inCount_1;
        end
      end
    end



  assign a0_1 = obj_symbolFormationObj_inCountReg >= obj_symbolFormationObj_numDataScMinusVecLen;



  assign obj_symbolFormationObj_sym1Done_1 = 1'b1;



  assign obj_symbolFormationObj_sym2Done = 1'b0;



  assign a0_2 = obj_symbolFormationObj_inCountReg >= obj_symbolFormationObj_numDataScMinusVecLen;



  assign obj_symbolFormationObj_sym2Done_1 = 1'b1;



  assign obj_symbolFormationObj_outCount = 9'b000000000;



  always @(posedge clk)
    begin : obj_symbolFormationObj_FFTLenReg_reg_process
      if (reset_x == 1'b1) begin
        obj_symbolFormationObj_FFTLenReg <= 9'b001000000;
      end
      else begin
        if (enb_1_2_0) begin
          obj_symbolFormationObj_FFTLenReg <= obj_symbolFormationObj_FFTLenRegDelay1;
        end
      end
    end



  assign tmp_17 = obj_symbolFormationObj_FFTLenReg - 9'b000000001;



  assign tmp_18 = (s == 1'b0 ? obj_symbolFormationObj_FFTLenMinusVecLen :
              tmp_17);



  assign tmp_19 = (obj_symbolFormationObj_validInReg == 1'b0 ? obj_symbolFormationObj_FFTLenMinusVecLen :
              tmp_18);



  always @(posedge clk)
    begin : obj_symbolFormationObj_FFTLenMinusVecLen_reg_process
      if (reset_x == 1'b1) begin
        obj_symbolFormationObj_FFTLenMinusVecLen <= 9'b001000000;
      end
      else begin
        if (enb_1_2_0) begin
          obj_symbolFormationObj_FFTLenMinusVecLen <= tmp_19;
        end
      end
    end



  assign obj_symbolFormationObj_startSymbForm = 1'b0;



  assign obj_symbolFormationObj_startSymbForm_1 = 1'b1;



  always @(posedge clk)
    begin : obj_symbolFormationObj_FFTLenMinusVecLenReg_reg_process
      if (reset_x == 1'b1) begin
        obj_symbolFormationObj_FFTLenMinusVecLenReg <= 9'b001000000;
      end
      else begin
        if (enb_1_2_0) begin
          obj_symbolFormationObj_FFTLenMinusVecLenReg <= tmp_20;
        end
      end
    end



  assign s_3 = obj_symbolFormationObj_outCount_1 == 9'b000000000;



  assign tmp_20 = (s_3 == 1'b0 ? obj_symbolFormationObj_FFTLenMinusVecLenReg :
              obj_symbolFormationObj_FFTLenMinusVecLen);



  assign tmp_21 = obj_symbolFormationObj_outCount_1 + 9'b000000001;



  assign tmp_22 = (a0_3 == 1'b0 ? tmp_21 :
              obj_symbolFormationObj_outCount);



  assign tmp_23 = (obj_symbolFormationObj_startSymbForm_2 == 1'b0 ? obj_symbolFormationObj_outCount_1 :
              tmp_22);



  always @(posedge clk)
    begin : obj_symbolFormationObj_outCount_reg_process
      if (reset_x == 1'b1) begin
        obj_symbolFormationObj_outCount_1 <= 9'b000000000;
      end
      else begin
        if (enb_1_2_0) begin
          obj_symbolFormationObj_outCount_1 <= tmp_23;
        end
      end
    end



  assign a0_3 = obj_symbolFormationObj_outCount_1 == tmp_20;



  assign tmp_24 = (a0_3 == 1'b0 ? obj_symbolFormationObj_startSymbForm_2 :
              obj_symbolFormationObj_startSymbForm);



  assign tmp_25 = (obj_symbolFormationObj_startSymbForm_2 == 1'b0 ? obj_symbolFormationObj_startSymbForm_2 :
              tmp_24);



  assign tmp_27 = (a0_2 == 1'b0 ? tmp_26 :
              obj_symbolFormationObj_sym2Done_1);



  assign tmp_28 = (obj_symbolFormationObj_sym2Done_2 == 1'b0 ? obj_symbolFormationObj_sym2Done_2 :
              obj_symbolFormationObj_sym2Done);



  assign tmp_30 = (a0_1 == 1'b0 ? tmp_29 :
              obj_symbolFormationObj_sym1Done_1);



  assign tmp_31 = (obj_symbolFormationObj_sym1Done_2 == 1'b0 ? obj_symbolFormationObj_sym1Done_2 :
              obj_symbolFormationObj_sym1Done);



  assign tmp_29 = (s_4 == 1'b0 ? obj_symbolFormationObj_sym1Done_2 :
              tmp_31);



  assign tmp_32 = (obj_symbolFormationObj_writeEnbRAM1 == 1'b0 ? tmp_29 :
              tmp_30);



  always @(posedge clk)
    begin : obj_symbolFormationObj_sym1Done_reg_process
      if (reset_x == 1'b1) begin
        obj_symbolFormationObj_sym1Done_2 <= 1'b0;
      end
      else begin
        if (enb_1_2_0) begin
          obj_symbolFormationObj_sym1Done_2 <= tmp_32;
        end
      end
    end



  assign tmp_33 = (obj_symbolFormationObj_sym1Done_2 == 1'b0 ? tmp_28 :
              obj_symbolFormationObj_sym2Done_2);



  assign tmp_26 = (s_4 == 1'b0 ? obj_symbolFormationObj_sym2Done_2 :
              tmp_33);



  assign tmp_34 = (obj_symbolFormationObj_writeEnbRAM2 == 1'b0 ? tmp_26 :
              tmp_27);



  assign tmp_35 = (obj_symbolFormationObj_writeEnbRAM1 == 1'b0 ? tmp_34 :
              tmp_26);



  always @(posedge clk)
    begin : obj_symbolFormationObj_sym2Done_reg_process
      if (reset_x == 1'b1) begin
        obj_symbolFormationObj_sym2Done_2 <= 1'b0;
      end
      else begin
        if (enb_1_2_0) begin
          obj_symbolFormationObj_sym2Done_2 <= tmp_35;
        end
      end
    end



  assign s_4 = (obj_symbolFormationObj_sym2Done_2 || obj_symbolFormationObj_sym1Done_2) && ( ! tmp_25);



  assign tmp_36 = (s_4 == 1'b0 ? tmp_25 :
              obj_symbolFormationObj_startSymbForm_1);



  always @(posedge clk)
    begin : obj_symbolFormationObj_startSymbForm_reg_process
      if (reset_x == 1'b1) begin
        obj_symbolFormationObj_startSymbForm_2 <= 1'b0;
      end
      else begin
        if (enb_1_2_0) begin
          obj_symbolFormationObj_startSymbForm_2 <= tmp_36;
        end
      end
    end



  always @(posedge clk)
    begin : obj_symbolFormationObj_startSymbFormReg_reg_process
      if (reset_x == 1'b1) begin
        obj_symbolFormationObj_startSymbFormReg <= 1'b0;
      end
      else begin
        if (enb_1_2_0) begin
          obj_symbolFormationObj_startSymbFormReg <= obj_symbolFormationObj_startSymbForm_2;
        end
      end
    end



  always @(posedge clk)
    begin : obj_symbolFormationObj_startSymbFormReg2_reg_process
      if (reset_x == 1'b1) begin
        obj_symbolFormationObj_startSymbFormReg2_reg_reg <= {2{1'b0}};
      end
      else begin
        if (enb_1_2_0) begin
          obj_symbolFormationObj_startSymbFormReg2_reg_reg[0] <= obj_symbolFormationObj_startSymbFormReg;
          obj_symbolFormationObj_startSymbFormReg2_reg_reg[1] <= obj_symbolFormationObj_startSymbFormReg2_reg_reg[0];
        end
      end
    end

  assign obj_symbolFormationObj_startSymbFormReg2 = obj_symbolFormationObj_startSymbFormReg2_reg_reg[1];



  assign obj_symbolFormationObj_sendOutput = 1'b0;



  assign obj_symbolFormationObj_sendOutput_1 = 1'b1;



  assign tmp_37 = (obj_symbolFormationObj_startSymbFormReg2 == 1'b0 ? obj_symbolFormationObj_sendOutput :
              obj_symbolFormationObj_sendOutput_1);



  always @(posedge clk)
    begin : obj_symbolFormationObj_sendOutput_reg_process
      if (reset_x == 1'b1) begin
        obj_symbolFormationObj_sendOutput_2 <= 1'b0;
      end
      else begin
        if (enb_1_2_0) begin
          obj_symbolFormationObj_sendOutput_2 <= tmp_37;
        end
      end
    end



  assign obj_symbolFormationObj_dataOutReg_re = 16'sb0000000000000000;
  assign obj_symbolFormationObj_dataOutReg_im = 16'sb0000000000000000;



  always @(posedge clk)
    begin : obj_symbolFormationObj_outCountReg1_reg_process
      if (reset_x == 1'b1) begin
        for(obj_symbolFormationObj_outCountReg1_reg_t_1 = 32'sd0; obj_symbolFormationObj_outCountReg1_reg_t_1 <= 32'sd1; obj_symbolFormationObj_outCountReg1_reg_t_1 = obj_symbolFormationObj_outCountReg1_reg_t_1 + 32'sd1) begin
          obj_symbolFormationObj_outCountReg1_reg_reg[obj_symbolFormationObj_outCountReg1_reg_t_1] <= 9'b000000000;
        end
      end
      else begin
        if (enb_1_2_0) begin
          for(obj_symbolFormationObj_outCountReg1_reg_t_0_0 = 32'sd0; obj_symbolFormationObj_outCountReg1_reg_t_0_0 <= 32'sd1; obj_symbolFormationObj_outCountReg1_reg_t_0_0 = obj_symbolFormationObj_outCountReg1_reg_t_0_0 + 32'sd1) begin
            obj_symbolFormationObj_outCountReg1_reg_reg[obj_symbolFormationObj_outCountReg1_reg_t_0_0] <= obj_symbolFormationObj_outCountReg1_reg_reg_next[obj_symbolFormationObj_outCountReg1_reg_t_0_0];
          end
        end
      end
    end

  assign obj_symbolFormationObj_outCountReg1 = obj_symbolFormationObj_outCountReg1_reg_reg[1];
  assign obj_symbolFormationObj_outCountReg1_reg_reg_next[0] = obj_symbolFormationObj_outCount_1;
  assign obj_symbolFormationObj_outCountReg1_reg_reg_next[1] = obj_symbolFormationObj_outCountReg1_reg_reg[0];



  always @(posedge clk)
    begin : obj_symbolFormationObj_outCountReg2_reg_process
      if (reset_x == 1'b1) begin
        obj_symbolFormationObj_outCountReg2 <= 9'b000000000;
      end
      else begin
        if (enb_1_2_0) begin
          obj_symbolFormationObj_outCountReg2 <= obj_symbolFormationObj_outCountReg1;
        end
      end
    end



  always @(posedge clk)
    begin : obj_symbolFormationObj_numLgScRegDelay2_reg_process
      if (reset_x == 1'b1) begin
        obj_symbolFormationObj_numLgScRegDelay2 <= 9'b000000110;
      end
      else begin
        if (enb_1_2_0) begin
          obj_symbolFormationObj_numLgScRegDelay2 <= tmp_1;
        end
      end
    end



  always @(posedge clk)
    begin : obj_symbolFormationObj_numLgScRegDelay1_reg_process
      if (reset_x == 1'b1) begin
        obj_symbolFormationObj_numLgScRegDelay1 <= 9'b000000110;
      end
      else begin
        if (enb_1_2_0) begin
          obj_symbolFormationObj_numLgScRegDelay1 <= obj_symbolFormationObj_numLgScRegDelay2;
        end
      end
    end



  always @(posedge clk)
    begin : obj_symbolFormationObj_numLgScReg_reg_process
      if (reset_x == 1'b1) begin
        obj_symbolFormationObj_numLgScReg <= 9'b000000110;
      end
      else begin
        if (enb_1_2_0) begin
          obj_symbolFormationObj_numLgScReg <= obj_symbolFormationObj_numLgScRegDelay1;
        end
      end
    end



  assign tmp_38 = (s == 1'b0 ? obj_symbolFormationObj_numLgScSampled :
              obj_symbolFormationObj_numLgScReg);



  assign tmp_39 = (obj_symbolFormationObj_validInReg == 1'b0 ? obj_symbolFormationObj_numLgScSampled :
              tmp_38);



  always @(posedge clk)
    begin : obj_symbolFormationObj_numLgScSampled_reg_process
      if (reset_x == 1'b1) begin
        obj_symbolFormationObj_numLgScSampled <= 9'b000000110;
      end
      else begin
        if (enb_1_2_0) begin
          obj_symbolFormationObj_numLgScSampled <= tmp_39;
        end
      end
    end



  always @(posedge clk)
    begin : obj_symbolFormationObj_numLgScSampledReg_reg_process
      if (reset_x == 1'b1) begin
        obj_symbolFormationObj_numLgScSampledReg <= 9'b000000110;
      end
      else begin
        if (enb_1_2_0) begin
          obj_symbolFormationObj_numLgScSampledReg <= tmp_40;
        end
      end
    end



  assign tmp_40 = (s_3 == 1'b0 ? obj_symbolFormationObj_numLgScSampledReg :
              obj_symbolFormationObj_numLgScSampled);



  always @(posedge clk)
    begin : obj_symbolFormationObj_numLgScOutReg1_reg_process
      if (reset_x == 1'b1) begin
        obj_symbolFormationObj_numLgScOutReg1 <= 9'b000000110;
      end
      else begin
        if (enb_1_2_0) begin
          obj_symbolFormationObj_numLgScOutReg1 <= tmp_40;
        end
      end
    end



  always @(posedge clk)
    begin : obj_symbolFormationObj_numLgScOutReg2_reg_process
      if (reset_x == 1'b1) begin
        obj_symbolFormationObj_numLgScOutReg2 <= 9'b000000110;
      end
      else begin
        if (enb_1_2_0) begin
          obj_symbolFormationObj_numLgScOutReg2 <= obj_symbolFormationObj_numLgScOutReg1;
        end
      end
    end



  always @(posedge clk)
    begin : obj_symbolFormationObj_numLgScOutReg3_reg_process
      if (reset_x == 1'b1) begin
        obj_symbolFormationObj_numLgScOutReg3 <= 9'b000000110;
      end
      else begin
        if (enb_1_2_0) begin
          obj_symbolFormationObj_numLgScOutReg3 <= obj_symbolFormationObj_numLgScOutReg2;
        end
      end
    end



  assign a0_4 = obj_symbolFormationObj_outCountReg2 < obj_symbolFormationObj_numLgScOutReg3;



  assign tmp_41 = obj_symbolFormationObj_numDataSc + obj_symbolFormationObj_numLgScSampled;



  assign tmp_43 = (s_3 == 1'b0 ? tmp_42 :
              tmp_41);



  always @(posedge clk)
    begin : reduced_process
      if (reset_x == 1'b1) begin
        tmp_42 <= 9'b000000000;
      end
      else begin
        if (enb_1_2_0) begin
          tmp_42 <= tmp_43;
        end
      end
    end



  always @(posedge clk)
    begin : reduced_1_process
      if (reset_x == 1'b1) begin
        tmp_44 <= 9'b000000000;
      end
      else begin
        if (enb_1_2_0) begin
          tmp_44 <= tmp_42;
        end
      end
    end



  assign s_5 = obj_symbolFormationObj_outCountReg1 < tmp_44;



  assign tmp_45 = (s == 1'b0 ? obj_symbolFormationObj_FFTSampled :
              obj_symbolFormationObj_FFTLenReg);



  assign tmp_46 = (obj_symbolFormationObj_validInReg == 1'b0 ? obj_symbolFormationObj_FFTSampled :
              tmp_45);



  always @(posedge clk)
    begin : obj_symbolFormationObj_FFTSampled_reg_process
      if (reset_x == 1'b1) begin
        obj_symbolFormationObj_FFTSampled <= 9'b001000000;
      end
      else begin
        if (enb_1_2_0) begin
          obj_symbolFormationObj_FFTSampled <= tmp_46;
        end
      end
    end



  always @(posedge clk)
    begin : obj_symbolFormationObj_numRgScRegDelay2_reg_process
      if (reset_x == 1'b1) begin
        obj_symbolFormationObj_numRgScRegDelay2 <= 9'b000000101;
      end
      else begin
        if (enb_1_2_0) begin
          obj_symbolFormationObj_numRgScRegDelay2 <= tmp_2;
        end
      end
    end



  always @(posedge clk)
    begin : obj_symbolFormationObj_numRgScRegDelay1_reg_process
      if (reset_x == 1'b1) begin
        obj_symbolFormationObj_numRgScRegDelay1 <= 9'b000000101;
      end
      else begin
        if (enb_1_2_0) begin
          obj_symbolFormationObj_numRgScRegDelay1 <= obj_symbolFormationObj_numRgScRegDelay2;
        end
      end
    end



  always @(posedge clk)
    begin : obj_symbolFormationObj_numRgScReg_reg_process
      if (reset_x == 1'b1) begin
        obj_symbolFormationObj_numRgScReg <= 9'b000000101;
      end
      else begin
        if (enb_1_2_0) begin
          obj_symbolFormationObj_numRgScReg <= obj_symbolFormationObj_numRgScRegDelay1;
        end
      end
    end



  assign tmp_47 = (s == 1'b0 ? obj_symbolFormationObj_numRgScSampled :
              obj_symbolFormationObj_numRgScReg);



  assign tmp_48 = (obj_symbolFormationObj_validInReg == 1'b0 ? obj_symbolFormationObj_numRgScSampled :
              tmp_47);



  always @(posedge clk)
    begin : obj_symbolFormationObj_numRgScSampled_reg_process
      if (reset_x == 1'b1) begin
        obj_symbolFormationObj_numRgScSampled <= 9'b000000101;
      end
      else begin
        if (enb_1_2_0) begin
          obj_symbolFormationObj_numRgScSampled <= tmp_48;
        end
      end
    end



  assign tmp_49 = obj_symbolFormationObj_FFTSampled - obj_symbolFormationObj_numRgScSampled;



  always @(posedge clk)
    begin : obj_symbolFormationObj_FFTLenMinusNumRgScReg_reg_process
      if (reset_x == 1'b1) begin
        obj_symbolFormationObj_FFTLenMinusNumRgScReg <= 9'b000000000;
      end
      else begin
        if (enb_1_2_0) begin
          obj_symbolFormationObj_FFTLenMinusNumRgScReg <= tmp_50;
        end
      end
    end



  assign tmp_50 = (s_3 == 1'b0 ? obj_symbolFormationObj_FFTLenMinusNumRgScReg :
              tmp_49);



  assign a0_5 = obj_symbolFormationObj_outCount_1 < tmp_40;



  assign obj_symbolFormationObj_numLgScCountReg = 9'b000000000;



  assign obj_symbolFormationObj_numLgScCountReg_1 = 9'b000000000;



  always @(posedge clk)
    begin : obj_symbolFormationObj_numLgScCount_reg_process
      if (reset_x == 1'b1) begin
        obj_symbolFormationObj_numLgScCount <= 9'b000000110;
      end
      else begin
        if (enb_1_2_0) begin
          obj_symbolFormationObj_numLgScCount <= obj_symbolFormationObj_numLgScSampled;
        end
      end
    end



  assign tmp_52 = tmp_51 - 9'b000000001;



  assign tmp_53 = tmp_51 == 9'b000000001;



  assign tmp_54 = (tmp_53 == 1'b0 ? tmp_52 :
              obj_symbolFormationObj_numLgScCountReg);



  assign tmp_56 = (tmp_55 == 1'b0 ? tmp_54 :
              obj_symbolFormationObj_numLgScCountReg_1);



  assign tmp_57 = (a0_5 == 1'b0 ? tmp_51 :
              tmp_56);



  assign tmp_58 = (obj_symbolFormationObj_startSymbForm_2 == 1'b0 ? tmp_51 :
              tmp_57);



  always @(posedge clk)
    begin : obj_symbolFormationObj_numLgScCountReg_reg_process
      if (reset_x == 1'b1) begin
        obj_symbolFormationObj_numLgScCountReg_2 <= 9'b000000000;
      end
      else begin
        if (enb_1_2_0) begin
          obj_symbolFormationObj_numLgScCountReg_2 <= tmp_58;
        end
      end
    end



  assign tmp_51 = (s_3 == 1'b0 ? obj_symbolFormationObj_numLgScCountReg_2 :
              obj_symbolFormationObj_numLgScCount);



  assign tmp_55 = tmp_51 < 9'b000000001;



  assign obj_symbolFormationObj_numSampLeft = 9'b000000000;



  assign obj_symbolFormationObj_numSampLeft_1 = 9'b000000000;



  assign tmp_59 = (tmp_53 == 1'b0 ? obj_symbolFormationObj_numSampLeft :
              obj_symbolFormationObj_numSampLeft_1);



  always @(posedge clk)
    begin : obj_symbolFormationObj_insertDC_reg_process
      if (reset_x == 1'b1) begin
        obj_symbolFormationObj_insertDC_1 <= 9'b000000000;
      end
      else begin
        if (enb_1_2_0) begin
          obj_symbolFormationObj_insertDC_1 <= obj_symbolFormationObj_insertDC;
        end
      end
    end



  assign s_6 = obj_symbolFormationObj_insertDC_1 != 9'b000000000;



  assign tmp_60 = tmp_51 + 9'b000000001;



  assign tmp_61 = (s_6 == 1'b0 ? tmp_51 :
              tmp_60);



  assign tmp_62 = (tmp_55 == 1'b0 ? tmp_59 :
              tmp_61);



  assign tmp_63 = (a0_5 == 1'b0 ? obj_symbolFormationObj_numSampLeft_2 :
              tmp_62);



  always @(posedge clk)
    begin : obj_symbolFormationObj_numSampLeft_reg_process
      if (reset_x == 1'b1) begin
        obj_symbolFormationObj_numSampLeft_2 <= 9'b000000000;
      end
      else begin
        if (enb_1_2_0) begin
          obj_symbolFormationObj_numSampLeft_2 <= tmp_64;
        end
      end
    end



  assign tmp_64 = (obj_symbolFormationObj_startSymbForm_2 == 1'b0 ? obj_symbolFormationObj_numSampLeft_2 :
              tmp_63);



  assign tmp_65 = tmp_50 - tmp_64;



  always @(posedge clk)
    begin : obj_symbolFormationObj_maxLimitForDataReg_reg_process
      if (reset_x == 1'b1) begin
        obj_symbolFormationObj_maxLimitForDataReg <= 9'b000000000;
      end
      else begin
        if (enb_1_2_0) begin
          obj_symbolFormationObj_maxLimitForDataReg <= tmp_65;
        end
      end
    end



  always @(posedge clk)
    begin : obj_symbolFormationObj_maxLimitForDataReg2_reg_process
      if (reset_x == 1'b1) begin
        for(obj_symbolFormationObj_maxLimitForDataReg2_reg_t_1 = 32'sd0; obj_symbolFormationObj_maxLimitForDataReg2_reg_t_1 <= 32'sd1; obj_symbolFormationObj_maxLimitForDataReg2_reg_t_1 = obj_symbolFormationObj_maxLimitForDataReg2_reg_t_1 + 32'sd1) begin
          obj_symbolFormationObj_maxLimitForDataReg2_reg_reg[obj_symbolFormationObj_maxLimitForDataReg2_reg_t_1] <= 9'b000000000;
        end
      end
      else begin
        if (enb_1_2_0) begin
          for(obj_symbolFormationObj_maxLimitForDataReg2_reg_t_0_0 = 32'sd0; obj_symbolFormationObj_maxLimitForDataReg2_reg_t_0_0 <= 32'sd1; obj_symbolFormationObj_maxLimitForDataReg2_reg_t_0_0 = obj_symbolFormationObj_maxLimitForDataReg2_reg_t_0_0 + 32'sd1) begin
            obj_symbolFormationObj_maxLimitForDataReg2_reg_reg[obj_symbolFormationObj_maxLimitForDataReg2_reg_t_0_0] <= obj_symbolFormationObj_maxLimitForDataReg2_reg_reg_next[obj_symbolFormationObj_maxLimitForDataReg2_reg_t_0_0];
          end
        end
      end
    end

  assign obj_symbolFormationObj_maxLimitForDataReg2 = obj_symbolFormationObj_maxLimitForDataReg2_reg_reg[1];
  assign obj_symbolFormationObj_maxLimitForDataReg2_reg_reg_next[0] = obj_symbolFormationObj_maxLimitForDataReg;
  assign obj_symbolFormationObj_maxLimitForDataReg2_reg_reg_next[1] = obj_symbolFormationObj_maxLimitForDataReg2_reg_reg[0];



  assign s_7 = obj_symbolFormationObj_outCountReg1 < obj_symbolFormationObj_maxLimitForDataReg2;



  assign out_4 = 1'b0;



  assign out_5 = 1'b0;



  assign out_6 = 1'b1;



  assign tmp_66 = (s_7 == 1'b0 ? out_4 :
              out_6);



  assign tmp_67 = (s_5 == 1'b0 ? out_5 :
              tmp_66);



  always @(posedge clk)
    begin : obj_symbolFormationObj_enbDataPlacing_reg_process
      if (reset_x == 1'b1) begin
        obj_symbolFormationObj_enbDataPlacing <= 1'b0;
      end
      else begin
        if (enb_1_2_0) begin
          obj_symbolFormationObj_enbDataPlacing <= tmp_67;
        end
      end
    end



  assign obj_symbolFormationObj_sendDC = 1'b0;



  assign tmp_68 = obj_symbolFormationObj_FFTSampled >>> 8'd1;



  always @(posedge clk)
    begin : obj_symbolFormationObj_FFTLenBy2_reg_process
      if (reset_x == 1'b1) begin
        obj_symbolFormationObj_FFTLenBy2 <= 9'b000100000;
      end
      else begin
        if (enb_1_2_0) begin
          obj_symbolFormationObj_FFTLenBy2 <= tmp_68;
        end
      end
    end



  always @(posedge clk)
    begin : obj_symbolFormationObj_FFTLenBy2Reg_reg_process
      if (reset_x == 1'b1) begin
        obj_symbolFormationObj_FFTLenBy2Reg <= 9'b000100000;
      end
      else begin
        if (enb_1_2_0) begin
          obj_symbolFormationObj_FFTLenBy2Reg <= tmp_69;
        end
      end
    end



  assign tmp_69 = (s_3 == 1'b0 ? obj_symbolFormationObj_FFTLenBy2Reg :
              obj_symbolFormationObj_FFTLenBy2);



  always @(posedge clk)
    begin : obj_symbolFormationObj_FFTLenBy2Reg1_reg_process
      if (reset_x == 1'b1) begin
        obj_symbolFormationObj_FFTLenBy2Reg1 <= 9'b000100000;
      end
      else begin
        if (enb_1_2_0) begin
          obj_symbolFormationObj_FFTLenBy2Reg1 <= tmp_69;
        end
      end
    end



  always @(posedge clk)
    begin : obj_symbolFormationObj_FFTLenBy2Reg2_reg_process
      if (reset_x == 1'b1) begin
        obj_symbolFormationObj_FFTLenBy2Reg2 <= 9'b000100000;
      end
      else begin
        if (enb_1_2_0) begin
          obj_symbolFormationObj_FFTLenBy2Reg2 <= obj_symbolFormationObj_FFTLenBy2Reg1;
        end
      end
    end



  always @(posedge clk)
    begin : obj_symbolFormationObj_FFTLenBy2Reg3_reg_process
      if (reset_x == 1'b1) begin
        obj_symbolFormationObj_FFTLenBy2Reg3 <= 9'b000000000;
      end
      else begin
        if (enb_1_2_0) begin
          obj_symbolFormationObj_FFTLenBy2Reg3 <= obj_symbolFormationObj_FFTLenBy2Reg2;
        end
      end
    end



  assign a0_6 = (obj_symbolFormationObj_outCountReg2 == obj_symbolFormationObj_FFTLenBy2Reg3) && (obj_symbolFormationObj_insertDC_1 != 9'b000000000);



  assign obj_symbolFormationObj_sendDC_1 = 1'b0;



  assign obj_symbolFormationObj_sendDC_2 = 1'b1;



  assign tmp_70 = (a0_6 == 1'b0 ? obj_symbolFormationObj_sendDC_1 :
              obj_symbolFormationObj_sendDC_2);



  assign tmp_71 = (obj_symbolFormationObj_enbDataPlacing == 1'b0 ? obj_symbolFormationObj_sendDC :
              tmp_70);



  assign obj_symbolFormationObj_sendDC_3 = 1'b0;



  assign tmp_72 = (a0_4 == 1'b0 ? tmp_71 :
              obj_symbolFormationObj_sendDC_3);



  assign tmp_73 = (obj_symbolFormationObj_startSymbFormReg2 == 1'b0 ? obj_symbolFormationObj_sendDC_4 :
              tmp_72);



  always @(posedge clk)
    begin : obj_symbolFormationObj_sendDC_reg_process
      if (reset_x == 1'b1) begin
        obj_symbolFormationObj_sendDC_4 <= 1'b0;
      end
      else begin
        if (enb_1_2_0) begin
          obj_symbolFormationObj_sendDC_4 <= tmp_73;
        end
      end
    end



  always @(posedge clk)
    begin : obj_symbolFormationObj_FFTLenMinusVecLenReg1_reg_process
      if (reset_x == 1'b1) begin
        obj_symbolFormationObj_FFTLenMinusVecLenReg1 <= 9'b001000000;
      end
      else begin
        if (enb_1_2_0) begin
          obj_symbolFormationObj_FFTLenMinusVecLenReg1 <= tmp_20;
        end
      end
    end



  always @(posedge clk)
    begin : obj_symbolFormationObj_FFTLenMinusVecLenReg2_reg_process
      if (reset_x == 1'b1) begin
        obj_symbolFormationObj_FFTLenMinusVecLenReg2 <= 9'b001000000;
      end
      else begin
        if (enb_1_2_0) begin
          obj_symbolFormationObj_FFTLenMinusVecLenReg2 <= obj_symbolFormationObj_FFTLenMinusVecLenReg1;
        end
      end
    end



  always @(posedge clk)
    begin : obj_symbolFormationObj_FFTLenMinusVecLenReg3_reg_process
      if (reset_x == 1'b1) begin
        obj_symbolFormationObj_FFTLenMinusVecLenReg3 <= 9'b001000000;
      end
      else begin
        if (enb_1_2_0) begin
          obj_symbolFormationObj_FFTLenMinusVecLenReg3 <= obj_symbolFormationObj_FFTLenMinusVecLenReg2;
        end
      end
    end



  assign a0_7 = obj_symbolFormationObj_outCountReg2 == obj_symbolFormationObj_FFTLenMinusVecLenReg3;



  assign obj_symbolFormationObj_prevVecSamples = 9'b000000000;



  assign obj_symbolFormationObj_prevVecSamples_1 = 9'b000000001;



  always @(posedge clk)
    begin : obj_symbolFormationObj_numLgScCountReg2_reg_process
      if (reset_x == 1'b1) begin
        for(obj_symbolFormationObj_numLgScCountReg2_reg_t_1 = 32'sd0; obj_symbolFormationObj_numLgScCountReg2_reg_t_1 <= 32'sd1; obj_symbolFormationObj_numLgScCountReg2_reg_t_1 = obj_symbolFormationObj_numLgScCountReg2_reg_t_1 + 32'sd1) begin
          obj_symbolFormationObj_numLgScCountReg2_reg_reg[obj_symbolFormationObj_numLgScCountReg2_reg_t_1] <= 9'b000000000;
        end
      end
      else begin
        if (enb_1_2_0) begin
          for(obj_symbolFormationObj_numLgScCountReg2_reg_t_0_0 = 32'sd0; obj_symbolFormationObj_numLgScCountReg2_reg_t_0_0 <= 32'sd1; obj_symbolFormationObj_numLgScCountReg2_reg_t_0_0 = obj_symbolFormationObj_numLgScCountReg2_reg_t_0_0 + 32'sd1) begin
            obj_symbolFormationObj_numLgScCountReg2_reg_reg[obj_symbolFormationObj_numLgScCountReg2_reg_t_0_0] <= obj_symbolFormationObj_numLgScCountReg2_reg_reg_next[obj_symbolFormationObj_numLgScCountReg2_reg_t_0_0];
          end
        end
      end
    end

  assign obj_symbolFormationObj_numLgScCountReg2 = obj_symbolFormationObj_numLgScCountReg2_reg_reg[1];
  assign obj_symbolFormationObj_numLgScCountReg2_reg_reg_next[0] = tmp_51;
  assign obj_symbolFormationObj_numLgScCountReg2_reg_reg_next[1] = obj_symbolFormationObj_numLgScCountReg2_reg_reg[0];



  always @(posedge clk)
    begin : obj_symbolFormationObj_numLgScCountReg3_reg_process
      if (reset_x == 1'b1) begin
        obj_symbolFormationObj_numLgScCountReg3 <= 9'b000000110;
      end
      else begin
        if (enb_1_2_0) begin
          obj_symbolFormationObj_numLgScCountReg3 <= obj_symbolFormationObj_numLgScCountReg2;
        end
      end
    end



  assign a0_8 = obj_symbolFormationObj_numLgScCountReg3 < 9'b000000001;



  assign obj_symbolFormationObj_prevVecSamples_2 = 9'b000000000;



  assign tmp_74 = (a0_8 == 1'b0 ? obj_symbolFormationObj_prevVecSamples_2 :
              obj_symbolFormationObj_numLgScCountReg3);



  assign obj_symbolFormationObj_prevVecSamples_3 = 9'b000000000;



  assign tmp_75 = (a0_6 == 1'b0 ? obj_symbolFormationObj_prevVecSamples_4 :
              obj_symbolFormationObj_prevVecSamples_1);



  assign tmp_76 = (obj_symbolFormationObj_enbDataPlacing == 1'b0 ? obj_symbolFormationObj_prevVecSamples :
              tmp_75);



  assign tmp_77 = (a0_4 == 1'b0 ? tmp_76 :
              tmp_74);



  assign tmp_78 = (a0_7 == 1'b0 ? tmp_77 :
              obj_symbolFormationObj_prevVecSamples_3);



  assign tmp_79 = (obj_symbolFormationObj_startSymbFormReg2 == 1'b0 ? obj_symbolFormationObj_prevVecSamples_4 :
              tmp_78);



  always @(posedge clk)
    begin : obj_symbolFormationObj_prevVecSamples_reg_process
      if (reset_x == 1'b1) begin
        obj_symbolFormationObj_prevVecSamples_4 <= 9'b000000000;
      end
      else begin
        if (enb_1_2_0) begin
          obj_symbolFormationObj_prevVecSamples_4 <= tmp_79;
        end
      end
    end



  assign tmp_80 = (obj_symbolFormationObj_enbDataPlacing == 1'b0 ? obj_symbolFormationObj_prevVecSamples_4 :
              obj_symbolFormationObj_prevVecSamples_4);



  assign s_8 = obj_symbolFormationObj_numLgScCountReg3 == 9'b000000001;



  assign obj_symbolFormationObj_dataVec1Samples = 9'b000000000;



  assign obj_symbolFormationObj_dataVec1Samples_1 = 9'b000000000;



  assign tmp_81 = (s_8 == 1'b0 ? obj_symbolFormationObj_dataVec1Samples :
              obj_symbolFormationObj_dataVec1Samples_1);



  assign tmp_82 = (a0_8 == 1'b0 ? tmp_81 :
              obj_symbolFormationObj_numLgScCountReg3);



  assign tmp_83 = (a0_4 == 1'b0 ? tmp_80 :
              tmp_82);



  assign tmp_84 = (obj_symbolFormationObj_startSymbFormReg2 == 1'b0 ? obj_symbolFormationObj_dataVec1Samples_2 :
              tmp_83);



  always @(posedge clk)
    begin : obj_symbolFormationObj_dataVec1Samples_reg_process
      if (reset_x == 1'b1) begin
        obj_symbolFormationObj_dataVec1Samples_2 <= 9'b000000000;
      end
      else begin
        if (enb_1_2_0) begin
          obj_symbolFormationObj_dataVec1Samples_2 <= tmp_84;
        end
      end
    end



  assign s_9 = obj_symbolFormationObj_dataVec1Samples_2 > 9'b000000000;



  assign obj_symbolFormationObj_dataVec2_re = 16'sb0000000000000000;
  assign obj_symbolFormationObj_dataVec2_im = 16'sb0000000000000000;



  assign s_10 = obj_symbolFormationObj_outCount_1 < tmp_43;



  assign s_11 = obj_symbolFormationObj_outCount_1 < obj_symbolFormationObj_maxLimitForDataReg;



  assign out_7 = 1'b0;



  assign out_8 = 1'b0;



  assign out_9 = 1'b1;



  assign tmp_85 = (s_11 == 1'b0 ? out_7 :
              out_9);



  assign tmp_86 = (s_10 == 1'b0 ? out_8 :
              tmp_85);



  assign obj_symbolFormationObj_startRead = 1'b0;



  assign obj_symbolFormationObj_startRead_1 = 1'b1;



  assign tmp_87 = (tmp_86 == 1'b0 ? obj_symbolFormationObj_startRead :
              obj_symbolFormationObj_startRead_1);



  assign obj_symbolFormationObj_startRead_2 = 1'b0;



  assign obj_symbolFormationObj_startRead_3 = 1'b0;



  assign tmp_88 = (tmp_53 == 1'b0 ? obj_symbolFormationObj_startRead_2 :
              obj_symbolFormationObj_startRead_3);



  assign obj_symbolFormationObj_startRead_4 = 1'b1;



  assign tmp_89 = (tmp_55 == 1'b0 ? tmp_88 :
              obj_symbolFormationObj_startRead_4);



  assign tmp_90 = (a0_5 == 1'b0 ? tmp_87 :
              tmp_89);



  assign tmp_91 = (obj_symbolFormationObj_startSymbForm_2 == 1'b0 ? obj_symbolFormationObj_startRead_5 :
              tmp_90);



  always @(posedge clk)
    begin : obj_symbolFormationObj_startRead_reg_process
      if (reset_x == 1'b1) begin
        obj_symbolFormationObj_startRead_5 <= 1'b0;
      end
      else begin
        if (enb_1_2_0) begin
          obj_symbolFormationObj_startRead_5 <= tmp_91;
        end
      end
    end



  always @(posedge clk)
    begin : obj_symbolFormationObj_startReadFromRAM_reg_process
      if (reset_x == 1'b1) begin
        obj_symbolFormationObj_startReadFromRAM <= 1'b0;
      end
      else begin
        if (enb_1_2_0) begin
          obj_symbolFormationObj_startReadFromRAM <= obj_symbolFormationObj_startRead_5;
        end
      end
    end



  assign tmp_92 = varargin_4[8:0];



  always @(posedge clk)
    begin : obj_symbolFormationObj_CPLenRegDelay2_reg_process
      if (reset_x == 1'b1) begin
        obj_symbolFormationObj_CPLenRegDelay2 <= 9'b000010000;
      end
      else begin
        if (enb_1_2_0) begin
          obj_symbolFormationObj_CPLenRegDelay2 <= tmp_92;
        end
      end
    end



  always @(posedge clk)
    begin : obj_symbolFormationObj_CPLenRegDelay1_reg_process
      if (reset_x == 1'b1) begin
        obj_symbolFormationObj_CPLenRegDelay1 <= 9'b000010000;
      end
      else begin
        if (enb_1_2_0) begin
          obj_symbolFormationObj_CPLenRegDelay1 <= obj_symbolFormationObj_CPLenRegDelay2;
        end
      end
    end



  always @(posedge clk)
    begin : obj_symbolFormationObj_CPLenReg_reg_process
      if (reset_x == 1'b1) begin
        obj_symbolFormationObj_CPLenReg <= 9'b000010000;
      end
      else begin
        if (enb_1_2_0) begin
          obj_symbolFormationObj_CPLenReg <= obj_symbolFormationObj_CPLenRegDelay1;
        end
      end
    end



  assign tmp_93 = (s == 1'b0 ? obj_symbolFormationObj_CPSampled :
              obj_symbolFormationObj_CPLenReg);



  assign tmp_94 = (obj_symbolFormationObj_validInReg == 1'b0 ? obj_symbolFormationObj_CPSampled :
              tmp_93);



  always @(posedge clk)
    begin : obj_symbolFormationObj_CPSampled_reg_process
      if (reset_x == 1'b1) begin
        obj_symbolFormationObj_CPSampled <= 9'b000010000;
      end
      else begin
        if (enb_1_2_0) begin
          obj_symbolFormationObj_CPSampled <= tmp_94;
        end
      end
    end



  always @(posedge clk)
    begin : obj_symbolFormationObj_CPSampledReg_reg_process
      if (reset_x == 1'b1) begin
        obj_symbolFormationObj_CPSampledReg <= 9'b000010000;
      end
      else begin
        if (enb_1_2_0) begin
          obj_symbolFormationObj_CPSampledReg <= tmp_95;
        end
      end
    end



  assign tmp_95 = (s_3 == 1'b0 ? obj_symbolFormationObj_CPSampledReg :
              obj_symbolFormationObj_CPSampled);



  assign tmp_96 = tmp_95 == 9'b000000000;



  assign tmp_97 =  ! obj_symbolFormationObj_selectRAM;



  assign tmp_98 = (a0_3 == 1'b0 ? obj_symbolFormationObj_selectRAM :
              tmp_97);



  assign tmp_99 = (obj_symbolFormationObj_startSymbForm_2 == 1'b0 ? obj_symbolFormationObj_selectRAM :
              tmp_98);



  always @(posedge clk)
    begin : obj_symbolFormationObj_selectRAM_reg_process
      if (reset_x == 1'b1) begin
        obj_symbolFormationObj_selectRAM <= 1'b0;
      end
      else begin
        if (enb_1_2_0) begin
          obj_symbolFormationObj_selectRAM <= tmp_99;
        end
      end
    end



  always @(posedge clk)
    begin : obj_symbolFormationObj_selectRAMReg_reg_process
      if (reset_x == 1'b1) begin
        obj_symbolFormationObj_selectRAMReg <= 1'b0;
      end
      else begin
        if (enb_1_2_0) begin
          obj_symbolFormationObj_selectRAMReg <= obj_symbolFormationObj_selectRAM;
        end
      end
    end



  always @(posedge clk)
    begin : obj_symbolFormationObj_selectRAMReg1_reg_process
      if (reset_x == 1'b1) begin
        obj_symbolFormationObj_selectRAMReg1 <= 1'b0;
      end
      else begin
        if (enb_1_2_0) begin
          obj_symbolFormationObj_selectRAMReg1 <= obj_symbolFormationObj_selectRAMReg;
        end
      end
    end



  assign tmp_100 = (tmp_96 == 1'b0 ? obj_symbolFormationObj_selectRAMReg1 :
              obj_symbolFormationObj_selectRAMReg);



  always @(posedge clk)
    begin : obj_symbolFormationObj_RAM2ReadSelect_reg_process
      if (reset_x == 1'b1) begin
        obj_symbolFormationObj_RAM2ReadSelect <= 1'b0;
      end
      else begin
        if (enb_1_2_0) begin
          obj_symbolFormationObj_RAM2ReadSelect <= tmp_100;
        end
      end
    end



  assign s_12 =  ! obj_symbolFormationObj_RAM2ReadSelect;



  always @(posedge clk)
    begin : obj_symbolFormationObj_dataInReg1_reg_process
      if (reset_x == 1'b1) begin
        for(obj_symbolFormationObj_dataInReg1_reg_t_1 = 32'sd0; obj_symbolFormationObj_dataInReg1_reg_t_1 <= 32'sd3; obj_symbolFormationObj_dataInReg1_reg_t_1 = obj_symbolFormationObj_dataInReg1_reg_t_1 + 32'sd1) begin
          obj_symbolFormationObj_dataInReg1_reg_reg_re[obj_symbolFormationObj_dataInReg1_reg_t_1] <= 16'sb0000000000000000;
          obj_symbolFormationObj_dataInReg1_reg_reg_im[obj_symbolFormationObj_dataInReg1_reg_t_1] <= 16'sb0000000000000000;
        end
      end
      else begin
        if (enb_1_2_0) begin
          for(obj_symbolFormationObj_dataInReg1_reg_t_0_1 = 32'sd0; obj_symbolFormationObj_dataInReg1_reg_t_0_1 <= 32'sd3; obj_symbolFormationObj_dataInReg1_reg_t_0_1 = obj_symbolFormationObj_dataInReg1_reg_t_0_1 + 32'sd1) begin
            obj_symbolFormationObj_dataInReg1_reg_reg_re[obj_symbolFormationObj_dataInReg1_reg_t_0_1] <= obj_symbolFormationObj_dataInReg1_reg_reg_next_re[obj_symbolFormationObj_dataInReg1_reg_t_0_1];
            obj_symbolFormationObj_dataInReg1_reg_reg_im[obj_symbolFormationObj_dataInReg1_reg_t_0_1] <= obj_symbolFormationObj_dataInReg1_reg_reg_next_im[obj_symbolFormationObj_dataInReg1_reg_t_0_1];
          end
        end
      end
    end

  always @* begin
    obj_symbolFormationObj_dataInReg1_re = obj_symbolFormationObj_dataInReg1_reg_reg_re[3];
    obj_symbolFormationObj_dataInReg1_im = obj_symbolFormationObj_dataInReg1_reg_reg_im[3];
    obj_symbolFormationObj_dataInReg1_reg_reg_next_re[0] = varargin_1_re;
    obj_symbolFormationObj_dataInReg1_reg_reg_next_im[0] = varargin_1_im;

    for(obj_symbolFormationObj_dataInReg1_reg_t_0_0 = 32'sd0; obj_symbolFormationObj_dataInReg1_reg_t_0_0 <= 32'sd2; obj_symbolFormationObj_dataInReg1_reg_t_0_0 = obj_symbolFormationObj_dataInReg1_reg_t_0_0 + 32'sd1) begin
      obj_symbolFormationObj_dataInReg1_reg_reg_next_re[obj_symbolFormationObj_dataInReg1_reg_t_0_0 + 32'sd1] = obj_symbolFormationObj_dataInReg1_reg_reg_re[obj_symbolFormationObj_dataInReg1_reg_t_0_0];
      obj_symbolFormationObj_dataInReg1_reg_reg_next_im[obj_symbolFormationObj_dataInReg1_reg_t_0_0 + 32'sd1] = obj_symbolFormationObj_dataInReg1_reg_reg_im[obj_symbolFormationObj_dataInReg1_reg_t_0_0];
    end

  end



  assign obj_symbolFormationObj_writeAddrRAM2 = 10'b0000000000;



  assign tmp_101 = obj_symbolFormationObj_writeAddrRAM2_1 + 10'b0000000001;



  assign tmp_102 = (a0_2 == 1'b0 ? tmp_101 :
              obj_symbolFormationObj_writeAddrRAM2);



  assign tmp_103 = (obj_symbolFormationObj_writeEnbRAM2 == 1'b0 ? obj_symbolFormationObj_writeAddrRAM2_1 :
              tmp_102);



  assign tmp_104 = (obj_symbolFormationObj_writeEnbRAM1 == 1'b0 ? tmp_103 :
              obj_symbolFormationObj_writeAddrRAM2_1);



  always @(posedge clk)
    begin : obj_symbolFormationObj_writeAddrRAM2_reg_process
      if (reset_x == 1'b1) begin
        obj_symbolFormationObj_writeAddrRAM2_1 <= 10'b0000000000;
      end
      else begin
        if (enb_1_2_0) begin
          obj_symbolFormationObj_writeAddrRAM2_1 <= tmp_104;
        end
      end
    end



  assign s_13 = obj_symbolFormationObj_startRead_5 && obj_symbolFormationObj_startSymbFormReg;



  assign obj_symbolFormationObj_readCount = 9'b000000000;



  always @(posedge clk)
    begin : obj_symbolFormationObj_numDataScMinusVecLenReg_reg_process
      if (reset_x == 1'b1) begin
        obj_symbolFormationObj_numDataScMinusVecLenReg <= 9'b001000000;
      end
      else begin
        if (enb_1_2_0) begin
          obj_symbolFormationObj_numDataScMinusVecLenReg <= tmp_105;
        end
      end
    end



  assign tmp_105 = (s_3 == 1'b0 ? obj_symbolFormationObj_numDataScMinusVecLenReg :
              obj_symbolFormationObj_numDataScMinusVecLen);



  assign tmp_106 = obj_symbolFormationObj_readCount_1 + 9'b000000001;



  assign tmp_107 = (a0_9 == 1'b0 ? tmp_106 :
              obj_symbolFormationObj_readCount);



  assign tmp_108 = (s_13 == 1'b0 ? obj_symbolFormationObj_readCount_1 :
              tmp_107);



  always @(posedge clk)
    begin : obj_symbolFormationObj_readCount_reg_process
      if (reset_x == 1'b1) begin
        obj_symbolFormationObj_readCount_1 <= 9'b000000000;
      end
      else begin
        if (enb_1_2_0) begin
          obj_symbolFormationObj_readCount_1 <= tmp_108;
        end
      end
    end



  assign a0_9 = obj_symbolFormationObj_readCount_1 >= tmp_105;



  assign obj_symbolFormationObj_readAddr = 10'b0000000000;



  assign tmp_109 = obj_symbolFormationObj_readAddr_1 + 10'b0000000001;



  assign tmp_110 = (a0_9 == 1'b0 ? tmp_109 :
              obj_symbolFormationObj_readAddr);



  assign tmp_111 = (s_13 == 1'b0 ? obj_symbolFormationObj_readAddr_1 :
              tmp_110);



  always @(posedge clk)
    begin : obj_symbolFormationObj_readAddr_reg_process
      if (reset_x == 1'b1) begin
        obj_symbolFormationObj_readAddr_1 <= 10'b0000000000;
      end
      else begin
        if (enb_1_2_0) begin
          obj_symbolFormationObj_readAddr_1 <= tmp_111;
        end
      end
    end



  tx_125_src_SimpleDualPortRAM_generic_block #(.AddrWidth(10),
                                               .DataWidth(16)
                                               )
                                             u_simpleDualPortRam (.clk(clk),
                                                                  .enb_1_2_0(enb_1_2_0),
                                                                  .wr_din_re(obj_symbolFormationObj_dataInReg1_re),
                                                                  .wr_din_im(obj_symbolFormationObj_dataInReg1_im),
                                                                  .wr_addr(obj_symbolFormationObj_writeAddrRAM2_1),
                                                                  .wr_en(obj_symbolFormationObj_writeEnbRAM2),
                                                                  .rd_addr(obj_symbolFormationObj_readAddr_1),
                                                                  .dout_re(varargout_1_re_1),
                                                                  .dout_im(varargout_1_im_1)
                                                                  );

  assign obj_symbolFormationObj_writeAddrRAM1 = 10'b0000000000;



  assign tmp_112 = obj_symbolFormationObj_writeAddrRAM1_1 + 10'b0000000001;



  assign tmp_113 = (a0_1 == 1'b0 ? tmp_112 :
              obj_symbolFormationObj_writeAddrRAM1);



  assign tmp_114 = (obj_symbolFormationObj_writeEnbRAM1 == 1'b0 ? obj_symbolFormationObj_writeAddrRAM1_1 :
              tmp_113);



  always @(posedge clk)
    begin : obj_symbolFormationObj_writeAddrRAM1_reg_process
      if (reset_x == 1'b1) begin
        obj_symbolFormationObj_writeAddrRAM1_1 <= 10'b0000000000;
      end
      else begin
        if (enb_1_2_0) begin
          obj_symbolFormationObj_writeAddrRAM1_1 <= tmp_114;
        end
      end
    end



  tx_125_src_SimpleDualPortRAM_generic_block #(.AddrWidth(10),
                                               .DataWidth(16)
                                               )
                                             u_simpleDualPortRam_generic (.clk(clk),
                                                                          .enb_1_2_0(enb_1_2_0),
                                                                          .wr_din_re(obj_symbolFormationObj_dataInReg1_re),
                                                                          .wr_din_im(obj_symbolFormationObj_dataInReg1_im),
                                                                          .wr_addr(obj_symbolFormationObj_writeAddrRAM1_1),
                                                                          .wr_en(obj_symbolFormationObj_writeEnbRAM1),
                                                                          .rd_addr(obj_symbolFormationObj_readAddr_1),
                                                                          .dout_re(varargout_1_re_2),
                                                                          .dout_im(varargout_1_im_2)
                                                                          );

  assign tmp_re = (s_12 == 1'b0 ? varargout_1_re_1 :
              varargout_1_re_2);
  assign tmp_im = (s_12 == 1'b0 ? varargout_1_im_1 :
              varargout_1_im_2);



  assign tmp_re_1 = (obj_symbolFormationObj_startReadFromRAM == 1'b0 ? obj_symbolFormationObj_dataOutRAM_re :
              tmp_re);
  assign tmp_im_1 = (obj_symbolFormationObj_startReadFromRAM == 1'b0 ? obj_symbolFormationObj_dataOutRAM_im :
              tmp_im);



  always @(posedge clk)
    begin : obj_symbolFormationObj_dataOutRAM_reg_process
      if (reset_x == 1'b1) begin
        obj_symbolFormationObj_dataOutRAM_re <= 16'sb0000000000000000;
        obj_symbolFormationObj_dataOutRAM_im <= 16'sb0000000000000000;
      end
      else begin
        if (enb_1_2_0) begin
          obj_symbolFormationObj_dataOutRAM_re <= tmp_re_1;
          obj_symbolFormationObj_dataOutRAM_im <= tmp_im_1;
        end
      end
    end



  assign tmp_re_2 = (obj_symbolFormationObj_enbDataPlacing == 1'b0 ? obj_symbolFormationObj_dataVec2_re :
              obj_symbolFormationObj_dataOutRAM_re);
  assign tmp_im_2 = (obj_symbolFormationObj_enbDataPlacing == 1'b0 ? obj_symbolFormationObj_dataVec2_im :
              obj_symbolFormationObj_dataOutRAM_im);



  assign obj_symbolFormationObj_dataVec2_re_1 = 16'sb0000000000000000;
  assign obj_symbolFormationObj_dataVec2_im_1 = 16'sb0000000000000000;



  assign obj_symbolFormationObj_dataVec2_re_2 = 16'sb0000000000000000;
  assign obj_symbolFormationObj_dataVec2_im_2 = 16'sb0000000000000000;



  assign tmp_re_3 = (s_8 == 1'b0 ? obj_symbolFormationObj_dataVec2_re_1 :
              obj_symbolFormationObj_dataVec2_re_2);
  assign tmp_im_3 = (s_8 == 1'b0 ? obj_symbolFormationObj_dataVec2_im_1 :
              obj_symbolFormationObj_dataVec2_im_2);



  assign tmp_re_4 = (a0_8 == 1'b0 ? tmp_re_3 :
              obj_symbolFormationObj_dataOutRAM_re);
  assign tmp_im_4 = (a0_8 == 1'b0 ? tmp_im_3 :
              obj_symbolFormationObj_dataOutRAM_im);



  assign tmp_re_5 = (a0_4 == 1'b0 ? tmp_re_2 :
              tmp_re_4);
  assign tmp_im_5 = (a0_4 == 1'b0 ? tmp_im_2 :
              tmp_im_4);



  assign tmp_re_6 = (obj_symbolFormationObj_startSymbFormReg2 == 1'b0 ? obj_symbolFormationObj_dataVec2_re_3 :
              tmp_re_5);
  assign tmp_im_6 = (obj_symbolFormationObj_startSymbFormReg2 == 1'b0 ? obj_symbolFormationObj_dataVec2_im_3 :
              tmp_im_5);



  always @(posedge clk)
    begin : obj_symbolFormationObj_dataVec2_reg_process
      if (reset_x == 1'b1) begin
        obj_symbolFormationObj_dataVec2_re_3 <= 16'sb0000000000000000;
        obj_symbolFormationObj_dataVec2_im_3 <= 16'sb0000000000000000;
      end
      else begin
        if (enb_1_2_0) begin
          obj_symbolFormationObj_dataVec2_re_3 <= tmp_re_6;
          obj_symbolFormationObj_dataVec2_im_3 <= tmp_im_6;
        end
      end
    end



  assign obj_symbolFormationObj_prevVecData_re = 16'sb0000000000000000;
  assign obj_symbolFormationObj_prevVecData_im = 16'sb0000000000000000;



  assign tmp_re_7 = (obj_symbolFormationObj_enbDataPlacing == 1'b0 ? obj_symbolFormationObj_prevVecData_re :
              obj_symbolFormationObj_dataOutRAM_re);
  assign tmp_im_7 = (obj_symbolFormationObj_enbDataPlacing == 1'b0 ? obj_symbolFormationObj_prevVecData_im :
              obj_symbolFormationObj_dataOutRAM_im);



  assign obj_symbolFormationObj_prevVecData_re_1 = 16'sb0000000000000000;
  assign obj_symbolFormationObj_prevVecData_im_1 = 16'sb0000000000000000;



  assign tmp_re_8 = (a0_8 == 1'b0 ? obj_symbolFormationObj_prevVecData_re_1 :
              obj_symbolFormationObj_dataOutRAM_re);
  assign tmp_im_8 = (a0_8 == 1'b0 ? obj_symbolFormationObj_prevVecData_im_1 :
              obj_symbolFormationObj_dataOutRAM_im);



  assign tmp_re_9 = (a0_4 == 1'b0 ? tmp_re_7 :
              tmp_re_8);
  assign tmp_im_9 = (a0_4 == 1'b0 ? tmp_im_7 :
              tmp_im_8);



  assign tmp_re_10 = (obj_symbolFormationObj_startSymbFormReg2 == 1'b0 ? obj_symbolFormationObj_prevVecData_re_2 :
              tmp_re_9);
  assign tmp_im_10 = (obj_symbolFormationObj_startSymbFormReg2 == 1'b0 ? obj_symbolFormationObj_prevVecData_im_2 :
              tmp_im_9);



  always @(posedge clk)
    begin : obj_symbolFormationObj_prevVecData_reg_process
      if (reset_x == 1'b1) begin
        obj_symbolFormationObj_prevVecData_re_2 <= 16'sb0000000000000000;
        obj_symbolFormationObj_prevVecData_im_2 <= 16'sb0000000000000000;
      end
      else begin
        if (enb_1_2_0) begin
          obj_symbolFormationObj_prevVecData_re_2 <= tmp_re_10;
          obj_symbolFormationObj_prevVecData_im_2 <= tmp_im_10;
        end
      end
    end



  assign tmp_re_11 = (obj_symbolFormationObj_enbDataPlacing == 1'b0 ? obj_symbolFormationObj_prevVecData_re_2 :
              obj_symbolFormationObj_prevVecData_re_2);
  assign tmp_im_11 = (obj_symbolFormationObj_enbDataPlacing == 1'b0 ? obj_symbolFormationObj_prevVecData_im_2 :
              obj_symbolFormationObj_prevVecData_im_2);



  assign obj_symbolFormationObj_dataVec1_re = 16'sb0000000000000000;
  assign obj_symbolFormationObj_dataVec1_im = 16'sb0000000000000000;



  assign obj_symbolFormationObj_dataVec1_re_1 = 16'sb0000000000000000;
  assign obj_symbolFormationObj_dataVec1_im_1 = 16'sb0000000000000000;



  assign tmp_re_12 = (s_8 == 1'b0 ? obj_symbolFormationObj_dataVec1_re :
              obj_symbolFormationObj_dataVec1_re_1);
  assign tmp_im_12 = (s_8 == 1'b0 ? obj_symbolFormationObj_dataVec1_im :
              obj_symbolFormationObj_dataVec1_im_1);



  assign obj_symbolFormationObj_dataVec1_re_2 = 16'sb0000000000000000;
  assign obj_symbolFormationObj_dataVec1_im_2 = 16'sb0000000000000000;



  assign tmp_re_13 = (a0_8 == 1'b0 ? tmp_re_12 :
              obj_symbolFormationObj_dataVec1_re_2);
  assign tmp_im_13 = (a0_8 == 1'b0 ? tmp_im_12 :
              obj_symbolFormationObj_dataVec1_im_2);



  assign tmp_re_14 = (a0_4 == 1'b0 ? tmp_re_11 :
              tmp_re_13);
  assign tmp_im_14 = (a0_4 == 1'b0 ? tmp_im_11 :
              tmp_im_13);



  assign tmp_re_15 = (obj_symbolFormationObj_startSymbFormReg2 == 1'b0 ? obj_symbolFormationObj_dataVec1_re_3 :
              tmp_re_14);
  assign tmp_im_15 = (obj_symbolFormationObj_startSymbFormReg2 == 1'b0 ? obj_symbolFormationObj_dataVec1_im_3 :
              tmp_im_14);



  always @(posedge clk)
    begin : obj_symbolFormationObj_dataVec1_reg_process
      if (reset_x == 1'b1) begin
        obj_symbolFormationObj_dataVec1_re_3 <= 16'sb0000000000000000;
        obj_symbolFormationObj_dataVec1_im_3 <= 16'sb0000000000000000;
      end
      else begin
        if (enb_1_2_0) begin
          obj_symbolFormationObj_dataVec1_re_3 <= tmp_re_15;
          obj_symbolFormationObj_dataVec1_im_3 <= tmp_im_15;
        end
      end
    end



  assign tmp_re_16 = (s_9 == 1'b0 ? obj_symbolFormationObj_dataVec2_re_3 :
              obj_symbolFormationObj_dataVec1_re_3);
  assign tmp_im_16 = (s_9 == 1'b0 ? obj_symbolFormationObj_dataVec2_im_3 :
              obj_symbolFormationObj_dataVec1_im_3);



  assign obj_symbolFormationObj_dataOutReg_re_1 = 16'sb0000000000000000;
  assign obj_symbolFormationObj_dataOutReg_im_1 = 16'sb0000000000000000;



  assign tmp_re_17 = (obj_symbolFormationObj_sendDC_4 == 1'b0 ? tmp_re_16 :
              obj_symbolFormationObj_dataOutReg_re_1);
  assign tmp_im_17 = (obj_symbolFormationObj_sendDC_4 == 1'b0 ? tmp_im_16 :
              obj_symbolFormationObj_dataOutReg_im_1);



  assign tmp_re_18 = (obj_symbolFormationObj_sendOutput_2 == 1'b0 ? obj_symbolFormationObj_dataOutReg_re :
              tmp_re_17);
  assign tmp_im_18 = (obj_symbolFormationObj_sendOutput_2 == 1'b0 ? obj_symbolFormationObj_dataOutReg_im :
              tmp_im_17);



  always @(posedge clk)
    begin : obj_symbolFormationObj_dataOut_reg_process
      if (reset_x == 1'b1) begin
        for(obj_symbolFormationObj_dataOut_reg_t_1 = 32'sd0; obj_symbolFormationObj_dataOut_reg_t_1 <= 32'sd1; obj_symbolFormationObj_dataOut_reg_t_1 = obj_symbolFormationObj_dataOut_reg_t_1 + 32'sd1) begin
          obj_symbolFormationObj_dataOut_reg_reg_re[obj_symbolFormationObj_dataOut_reg_t_1] <= 16'sb0000000000000000;
          obj_symbolFormationObj_dataOut_reg_reg_im[obj_symbolFormationObj_dataOut_reg_t_1] <= 16'sb0000000000000000;
        end
      end
      else begin
        if (enb_1_2_0) begin
          for(obj_symbolFormationObj_dataOut_reg_t_0_0 = 32'sd0; obj_symbolFormationObj_dataOut_reg_t_0_0 <= 32'sd1; obj_symbolFormationObj_dataOut_reg_t_0_0 = obj_symbolFormationObj_dataOut_reg_t_0_0 + 32'sd1) begin
            obj_symbolFormationObj_dataOut_reg_reg_re[obj_symbolFormationObj_dataOut_reg_t_0_0] <= obj_symbolFormationObj_dataOut_reg_reg_next_re[obj_symbolFormationObj_dataOut_reg_t_0_0];
            obj_symbolFormationObj_dataOut_reg_reg_im[obj_symbolFormationObj_dataOut_reg_t_0_0] <= obj_symbolFormationObj_dataOut_reg_reg_next_im[obj_symbolFormationObj_dataOut_reg_t_0_0];
          end
        end
      end
    end

  assign obj_symbolFormationObj_dataOut_re = obj_symbolFormationObj_dataOut_reg_reg_re[1];
  assign obj_symbolFormationObj_dataOut_im = obj_symbolFormationObj_dataOut_reg_reg_im[1];
  assign obj_symbolFormationObj_dataOut_reg_reg_next_re[0] = tmp_re_18;
  assign obj_symbolFormationObj_dataOut_reg_reg_next_im[0] = tmp_im_18;
  assign obj_symbolFormationObj_dataOut_reg_reg_next_re[1] = obj_symbolFormationObj_dataOut_reg_reg_re[0];
  assign obj_symbolFormationObj_dataOut_reg_reg_next_im[1] = obj_symbolFormationObj_dataOut_reg_reg_im[0];



  assign varargout_1_re = obj_symbolFormationObj_dataOut_re;

  assign varargout_1_im = obj_symbolFormationObj_dataOut_im;

  assign obj_symbolFormationObj_validOutReg = 1'b0;



  assign obj_symbolFormationObj_validOutReg_1 = 1'b1;



  assign tmp_115 = (obj_symbolFormationObj_sendOutput_2 == 1'b0 ? obj_symbolFormationObj_validOutReg :
              obj_symbolFormationObj_validOutReg_1);



  always @(posedge clk)
    begin : obj_symbolFormationObj_validOut_reg_process
      if (reset_x == 1'b1) begin
        obj_symbolFormationObj_validOut_reg_reg <= {2{1'b0}};
      end
      else begin
        if (enb_1_2_0) begin
          obj_symbolFormationObj_validOut_reg_reg[0] <= tmp_115;
          obj_symbolFormationObj_validOut_reg_reg[1] <= obj_symbolFormationObj_validOut_reg_reg[0];
        end
      end
    end

  assign obj_symbolFormationObj_validOut = obj_symbolFormationObj_validOut_reg_reg[1];



  assign varargout_2 = obj_symbolFormationObj_validOut;

  always @(posedge clk)
    begin : obj_symbolFormationObj_FFTSampledReg_reg_process
      if (reset_x == 1'b1) begin
        obj_symbolFormationObj_FFTSampledReg <= 9'b001000000;
      end
      else begin
        if (enb_1_2_0) begin
          obj_symbolFormationObj_FFTSampledReg <= tmp_116;
        end
      end
    end



  assign tmp_116 = (s_3 == 1'b0 ? obj_symbolFormationObj_FFTSampledReg :
              obj_symbolFormationObj_FFTSampled);



  always @(posedge clk)
    begin : obj_symbolFormationObj_FFTLenOutReg1_reg_process
      if (reset_x == 1'b1) begin
        obj_symbolFormationObj_FFTLenOutReg1 <= 9'b001000000;
      end
      else begin
        if (enb_1_2_0) begin
          obj_symbolFormationObj_FFTLenOutReg1 <= tmp_116;
        end
      end
    end



  always @(posedge clk)
    begin : obj_symbolFormationObj_FFTLenOutReg2_reg_process
      if (reset_x == 1'b1) begin
        obj_symbolFormationObj_FFTLenOutReg2 <= 9'b001000000;
      end
      else begin
        if (enb_1_2_0) begin
          obj_symbolFormationObj_FFTLenOutReg2 <= obj_symbolFormationObj_FFTLenOutReg1;
        end
      end
    end



  always @(posedge clk)
    begin : obj_symbolFormationObj_FFTLenOut_reg_process
      if (reset_x == 1'b1) begin
        obj_symbolFormationObj_FFTLenOut <= 9'b001000000;
      end
      else begin
        if (enb_1_2_0) begin
          obj_symbolFormationObj_FFTLenOut <= obj_symbolFormationObj_FFTLenOutReg2;
        end
      end
    end



  assign varargout_3 = {5'b0, obj_symbolFormationObj_FFTLenOut};



  always @(posedge clk)
    begin : obj_symbolFormationObj_CPLenOutReg1_reg_process
      if (reset_x == 1'b1) begin
        obj_symbolFormationObj_CPLenOutReg1 <= 9'b000010000;
      end
      else begin
        if (enb_1_2_0) begin
          obj_symbolFormationObj_CPLenOutReg1 <= tmp_95;
        end
      end
    end



  always @(posedge clk)
    begin : obj_symbolFormationObj_CPLenOutReg2_reg_process
      if (reset_x == 1'b1) begin
        obj_symbolFormationObj_CPLenOutReg2 <= 9'b000010000;
      end
      else begin
        if (enb_1_2_0) begin
          obj_symbolFormationObj_CPLenOutReg2 <= obj_symbolFormationObj_CPLenOutReg1;
        end
      end
    end



  always @(posedge clk)
    begin : obj_symbolFormationObj_CPLenOut_reg_process
      if (reset_x == 1'b1) begin
        obj_symbolFormationObj_CPLenOut <= 9'b000010000;
      end
      else begin
        if (enb_1_2_0) begin
          obj_symbolFormationObj_CPLenOut <= obj_symbolFormationObj_CPLenOutReg2;
        end
      end
    end



  assign varargout_4 = {5'b0, obj_symbolFormationObj_CPLenOut};



endmodule  // tx_125_src_symbolFormation

