{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1648729123716 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1648729123723 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 31 20:18:43 2022 " "Processing started: Thu Mar 31 20:18:43 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1648729123723 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1648729123723 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off logic -c logic " "Command: quartus_eda --read_settings_files=off --write_settings_files=off logic -c logic" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1648729123723 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1648729125271 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "logic_8_1200mv_85c_slow.vo D:/Github/OpenRSIC-V/logic_movebit_nop/simulation/modelsim/ simulation " "Generated file logic_8_1200mv_85c_slow.vo in folder \"D:/Github/OpenRSIC-V/logic_movebit_nop/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1648729125357 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "logic_8_1200mv_0c_slow.vo D:/Github/OpenRSIC-V/logic_movebit_nop/simulation/modelsim/ simulation " "Generated file logic_8_1200mv_0c_slow.vo in folder \"D:/Github/OpenRSIC-V/logic_movebit_nop/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1648729125372 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "logic_min_1200mv_0c_fast.vo D:/Github/OpenRSIC-V/logic_movebit_nop/simulation/modelsim/ simulation " "Generated file logic_min_1200mv_0c_fast.vo in folder \"D:/Github/OpenRSIC-V/logic_movebit_nop/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1648729125392 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "logic.vo D:/Github/OpenRSIC-V/logic_movebit_nop/simulation/modelsim/ simulation " "Generated file logic.vo in folder \"D:/Github/OpenRSIC-V/logic_movebit_nop/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1648729125410 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "logic_8_1200mv_85c_v_slow.sdo D:/Github/OpenRSIC-V/logic_movebit_nop/simulation/modelsim/ simulation " "Generated file logic_8_1200mv_85c_v_slow.sdo in folder \"D:/Github/OpenRSIC-V/logic_movebit_nop/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1648729125423 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "logic_8_1200mv_0c_v_slow.sdo D:/Github/OpenRSIC-V/logic_movebit_nop/simulation/modelsim/ simulation " "Generated file logic_8_1200mv_0c_v_slow.sdo in folder \"D:/Github/OpenRSIC-V/logic_movebit_nop/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1648729125434 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "logic_min_1200mv_0c_v_fast.sdo D:/Github/OpenRSIC-V/logic_movebit_nop/simulation/modelsim/ simulation " "Generated file logic_min_1200mv_0c_v_fast.sdo in folder \"D:/Github/OpenRSIC-V/logic_movebit_nop/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1648729125446 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "logic_v.sdo D:/Github/OpenRSIC-V/logic_movebit_nop/simulation/modelsim/ simulation " "Generated file logic_v.sdo in folder \"D:/Github/OpenRSIC-V/logic_movebit_nop/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1648729125459 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4629 " "Peak virtual memory: 4629 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1648729125494 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 31 20:18:45 2022 " "Processing ended: Thu Mar 31 20:18:45 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1648729125494 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1648729125494 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1648729125494 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1648729125494 ""}
