$date
	Fri Feb  6 16:10:13 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_demux $end
$var wire 1 ! y1 $end
$var wire 1 " y0 $end
$var reg 1 # a $end
$var reg 1 $ s $end
$scope module uut $end
$var wire 1 # a $end
$var wire 1 $ s $end
$var wire 1 " y0 $end
$var wire 1 ! y1 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
0#
0"
0!
$end
#10
1$
#20
1"
0$
1#
#30
0"
1!
1$
#40
