{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1695550190724 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695550190724 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 24 15:39:50 2023 " "Processing started: Sun Sep 24 15:39:50 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695550190724 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695550190724 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alarm_clock_top -c alarm_clock_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off alarm_clock_top -c alarm_clock_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695550190724 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1695550190996 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1695550190996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/college/maven silicon/alarm pilot project/project_templates/rtl/timegen.v 1 1 " "Found 1 design units, including 1 entities, in source file /college/maven silicon/alarm pilot project/project_templates/rtl/timegen.v" { { "Info" "ISGN_ENTITY_NAME" "1 timegen " "Found entity 1: timegen" {  } { { "../../rtl/timegen.v" "" { Text "D:/college/Maven Silicon/Alarm Pilot Project/Project_templates/rtl/timegen.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695550196555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695550196555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/college/maven silicon/alarm pilot project/project_templates/rtl/lcd_driver_4.v 1 1 " "Found 1 design units, including 1 entities, in source file /college/maven silicon/alarm pilot project/project_templates/rtl/lcd_driver_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_driver_4 " "Found entity 1: lcd_driver_4" {  } { { "../../rtl/lcd_driver_4.v" "" { Text "D:/college/Maven Silicon/Alarm Pilot Project/Project_templates/rtl/lcd_driver_4.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695550196556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695550196556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/college/maven silicon/alarm pilot project/project_templates/rtl/lcd_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /college/maven silicon/alarm pilot project/project_templates/rtl/lcd_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_driver " "Found entity 1: lcd_driver" {  } { { "../../rtl/lcd_driver.v" "" { Text "D:/college/Maven Silicon/Alarm Pilot Project/Project_templates/rtl/lcd_driver.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695550196556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695550196556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/college/maven silicon/alarm pilot project/project_templates/rtl/keyreg.v 1 1 " "Found 1 design units, including 1 entities, in source file /college/maven silicon/alarm pilot project/project_templates/rtl/keyreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyreg " "Found entity 1: keyreg" {  } { { "../../rtl/keyreg.v" "" { Text "D:/college/Maven Silicon/Alarm Pilot Project/Project_templates/rtl/keyreg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695550196557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695550196557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/college/maven silicon/alarm pilot project/project_templates/rtl/fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file /college/maven silicon/alarm pilot project/project_templates/rtl/fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "../../rtl/fsm.v" "" { Text "D:/college/Maven Silicon/Alarm Pilot Project/Project_templates/rtl/fsm.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695550196558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695550196558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/college/maven silicon/alarm pilot project/project_templates/rtl/counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /college/maven silicon/alarm pilot project/project_templates/rtl/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "../../rtl/counter.v" "" { Text "D:/college/Maven Silicon/Alarm Pilot Project/Project_templates/rtl/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695550196559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695550196559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/college/maven silicon/alarm pilot project/project_templates/rtl/alarm_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /college/maven silicon/alarm pilot project/project_templates/rtl/alarm_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 alarm_reg " "Found entity 1: alarm_reg" {  } { { "../../rtl/alarm_reg.v" "" { Text "D:/college/Maven Silicon/Alarm Pilot Project/Project_templates/rtl/alarm_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695550196560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695550196560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/college/maven silicon/alarm pilot project/project_templates/rtl/alarm_clock_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /college/maven silicon/alarm pilot project/project_templates/rtl/alarm_clock_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 alarm_clock_top " "Found entity 1: alarm_clock_top" {  } { { "../../rtl/alarm_clock_top.v" "" { Text "D:/college/Maven Silicon/Alarm Pilot Project/Project_templates/rtl/alarm_clock_top.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695550196561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695550196561 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alarm_clock_top " "Elaborating entity \"alarm_clock_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1695550196581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timegen timegen:tgen1 " "Elaborating entity \"timegen\" for hierarchy \"timegen:tgen1\"" {  } { { "../../rtl/alarm_clock_top.v" "tgen1" { Text "D:/college/Maven Silicon/Alarm Pilot Project/Project_templates/rtl/alarm_clock_top.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695550196582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:count1 " "Elaborating entity \"counter\" for hierarchy \"counter:count1\"" {  } { { "../../rtl/alarm_clock_top.v" "count1" { Text "D:/college/Maven Silicon/Alarm Pilot Project/Project_templates/rtl/alarm_clock_top.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695550196587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_reg alarm_reg:alreg1 " "Elaborating entity \"alarm_reg\" for hierarchy \"alarm_reg:alreg1\"" {  } { { "../../rtl/alarm_clock_top.v" "alreg1" { Text "D:/college/Maven Silicon/Alarm Pilot Project/Project_templates/rtl/alarm_clock_top.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695550196592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyreg keyreg:keyreg1 " "Elaborating entity \"keyreg\" for hierarchy \"keyreg:keyreg1\"" {  } { { "../../rtl/alarm_clock_top.v" "keyreg1" { Text "D:/college/Maven Silicon/Alarm Pilot Project/Project_templates/rtl/alarm_clock_top.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695550196595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm fsm:fsm1 " "Elaborating entity \"fsm\" for hierarchy \"fsm:fsm1\"" {  } { { "../../rtl/alarm_clock_top.v" "fsm1" { Text "D:/college/Maven Silicon/Alarm Pilot Project/Project_templates/rtl/alarm_clock_top.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695550196600 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 fsm.v(81) " "Verilog HDL assignment warning at fsm.v(81): truncated value with size 32 to match size of target (1)" {  } { { "../../rtl/fsm.v" "" { Text "D:/college/Maven Silicon/Alarm Pilot Project/Project_templates/rtl/fsm.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695550196601 "|alarm_clock_top|fsm:fsm1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 fsm.v(163) " "Verilog HDL assignment warning at fsm.v(163): truncated value with size 32 to match size of target (1)" {  } { { "../../rtl/fsm.v" "" { Text "D:/college/Maven Silicon/Alarm Pilot Project/Project_templates/rtl/fsm.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695550196602 "|alarm_clock_top|fsm:fsm1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 fsm.v(167) " "Verilog HDL assignment warning at fsm.v(167): truncated value with size 32 to match size of target (1)" {  } { { "../../rtl/fsm.v" "" { Text "D:/college/Maven Silicon/Alarm Pilot Project/Project_templates/rtl/fsm.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695550196602 "|alarm_clock_top|fsm:fsm1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 fsm.v(169) " "Verilog HDL assignment warning at fsm.v(169): truncated value with size 32 to match size of target (1)" {  } { { "../../rtl/fsm.v" "" { Text "D:/college/Maven Silicon/Alarm Pilot Project/Project_templates/rtl/fsm.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695550196602 "|alarm_clock_top|fsm:fsm1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 fsm.v(171) " "Verilog HDL assignment warning at fsm.v(171): truncated value with size 32 to match size of target (1)" {  } { { "../../rtl/fsm.v" "" { Text "D:/college/Maven Silicon/Alarm Pilot Project/Project_templates/rtl/fsm.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695550196602 "|alarm_clock_top|fsm:fsm1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 fsm.v(173) " "Verilog HDL assignment warning at fsm.v(173): truncated value with size 32 to match size of target (1)" {  } { { "../../rtl/fsm.v" "" { Text "D:/college/Maven Silicon/Alarm Pilot Project/Project_templates/rtl/fsm.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695550196602 "|alarm_clock_top|fsm:fsm1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 fsm.v(175) " "Verilog HDL assignment warning at fsm.v(175): truncated value with size 32 to match size of target (1)" {  } { { "../../rtl/fsm.v" "" { Text "D:/college/Maven Silicon/Alarm Pilot Project/Project_templates/rtl/fsm.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695550196603 "|alarm_clock_top|fsm:fsm1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_driver_4 lcd_driver_4:lcd_disp " "Elaborating entity \"lcd_driver_4\" for hierarchy \"lcd_driver_4:lcd_disp\"" {  } { { "../../rtl/alarm_clock_top.v" "lcd_disp" { Text "D:/college/Maven Silicon/Alarm Pilot Project/Project_templates/rtl/alarm_clock_top.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695550196608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_driver lcd_driver_4:lcd_disp\|lcd_driver:MS_HR " "Elaborating entity \"lcd_driver\" for hierarchy \"lcd_driver_4:lcd_disp\|lcd_driver:MS_HR\"" {  } { { "../../rtl/lcd_driver_4.v" "MS_HR" { Text "D:/college/Maven Silicon/Alarm Pilot Project/Project_templates/rtl/lcd_driver_4.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695550196613 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "display_value lcd_driver.v(38) " "Verilog HDL Always Construct warning at lcd_driver.v(38): inferring latch(es) for variable \"display_value\", which holds its previous value in one or more paths through the always construct" {  } { { "../../rtl/lcd_driver.v" "" { Text "D:/college/Maven Silicon/Alarm Pilot Project/Project_templates/rtl/lcd_driver.v" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1695550196613 "|alarm_clock_top|lcd_driver_4:lcd_disp|lcd_driver:MS_HR"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sound_alarm lcd_driver.v(38) " "Verilog HDL Always Construct warning at lcd_driver.v(38): inferring latch(es) for variable \"sound_alarm\", which holds its previous value in one or more paths through the always construct" {  } { { "../../rtl/lcd_driver.v" "" { Text "D:/college/Maven Silicon/Alarm Pilot Project/Project_templates/rtl/lcd_driver.v" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1695550196613 "|alarm_clock_top|lcd_driver_4:lcd_disp|lcd_driver:MS_HR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sound_alarm lcd_driver.v(51) " "Inferred latch for \"sound_alarm\" at lcd_driver.v(51)" {  } { { "../../rtl/lcd_driver.v" "" { Text "D:/college/Maven Silicon/Alarm Pilot Project/Project_templates/rtl/lcd_driver.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695550196614 "|alarm_clock_top|lcd_driver_4:lcd_disp|lcd_driver:MS_HR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_value\[0\] lcd_driver.v(44) " "Inferred latch for \"display_value\[0\]\" at lcd_driver.v(44)" {  } { { "../../rtl/lcd_driver.v" "" { Text "D:/college/Maven Silicon/Alarm Pilot Project/Project_templates/rtl/lcd_driver.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695550196614 "|alarm_clock_top|lcd_driver_4:lcd_disp|lcd_driver:MS_HR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_value\[1\] lcd_driver.v(44) " "Inferred latch for \"display_value\[1\]\" at lcd_driver.v(44)" {  } { { "../../rtl/lcd_driver.v" "" { Text "D:/college/Maven Silicon/Alarm Pilot Project/Project_templates/rtl/lcd_driver.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695550196614 "|alarm_clock_top|lcd_driver_4:lcd_disp|lcd_driver:MS_HR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_value\[2\] lcd_driver.v(44) " "Inferred latch for \"display_value\[2\]\" at lcd_driver.v(44)" {  } { { "../../rtl/lcd_driver.v" "" { Text "D:/college/Maven Silicon/Alarm Pilot Project/Project_templates/rtl/lcd_driver.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695550196614 "|alarm_clock_top|lcd_driver_4:lcd_disp|lcd_driver:MS_HR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_value\[3\] lcd_driver.v(44) " "Inferred latch for \"display_value\[3\]\" at lcd_driver.v(44)" {  } { { "../../rtl/lcd_driver.v" "" { Text "D:/college/Maven Silicon/Alarm Pilot Project/Project_templates/rtl/lcd_driver.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695550196614 "|alarm_clock_top|lcd_driver_4:lcd_disp|lcd_driver:MS_HR"}
{ "Error" "ESGN_NON_EXISTENT_PORT" "clk tgen1 " "Port \"clk\" does not exist in macrofunction \"tgen1\"" {  } { { "../../rtl/alarm_clock_top.v" "tgen1" { Text "D:/college/Maven Silicon/Alarm Pilot Project/Project_templates/rtl/alarm_clock_top.v" 87 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695550196631 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "fast_watch tgen1 " "Port \"fast_watch\" does not exist in macrofunction \"tgen1\"" {  } { { "../../rtl/alarm_clock_top.v" "tgen1" { Text "D:/college/Maven Silicon/Alarm Pilot Project/Project_templates/rtl/alarm_clock_top.v" 87 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695550196631 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "rst tgen1 " "Port \"rst\" does not exist in macrofunction \"tgen1\"" {  } { { "../../rtl/alarm_clock_top.v" "tgen1" { Text "D:/college/Maven Silicon/Alarm Pilot Project/Project_templates/rtl/alarm_clock_top.v" 87 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695550196631 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "rst_count tgen1 " "Port \"rst_count\" does not exist in macrofunction \"tgen1\"" {  } { { "../../rtl/alarm_clock_top.v" "tgen1" { Text "D:/college/Maven Silicon/Alarm Pilot Project/Project_templates/rtl/alarm_clock_top.v" 87 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695550196631 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1695550196634 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 11 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4782 " "Peak virtual memory: 4782 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695550196690 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Sep 24 15:39:56 2023 " "Processing ended: Sun Sep 24 15:39:56 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695550196690 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695550196690 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695550196690 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1695550196690 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 11 s " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 11 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1695550197274 ""}
