
# =======================================================
# XDL NCD CONVERSION MODE $Revision: 1.01$
# time: Fri Jun 16 09:23:45 2017

# =======================================================


# =======================================================
# The syntax for the design statement is:                
# design <design_name> <part> <ncd version>;             
# or                                                     
# design <design_name> <device> <package> <speed> <ncd_version>
# =======================================================
design "top" xc3s200ft256-4 v3.2 ,
  cfg "
       _DESIGN_PROP::BUS_INFO:4:INPUT:btn_i<3:0>
       _DESIGN_PROP::BUS_INFO:4:OUTPUT:led7_an_o<3:0>
       _DESIGN_PROP::BUS_INFO:8:OUTPUT:led7_seg_o<7:0>
       _DESIGN_PROP::BUS_INFO:8:OUTPUT:led_o<7:0>
       _DESIGN_PROP::PIN_INFO:btn_i<0>:/top/PACKED/top/btn_i<0>/btn_i<0>/PAD:INPUT:3:btn_i<3\:0>
       _DESIGN_PROP::PIN_INFO:btn_i<1>:/top/PACKED/top/btn_i<1>/btn_i<1>/PAD:INPUT:2:btn_i<3\:0>
       _DESIGN_PROP::PIN_INFO:btn_i<2>:/top/PACKED/top/btn_i<2>/btn_i<2>/PAD:INPUT:1:btn_i<3\:0>
       _DESIGN_PROP::PIN_INFO:btn_i<3>:/top/PACKED/top/btn_i<3>/btn_i<3>/PAD:INPUT:0:btn_i<3\:0>
       _DESIGN_PROP::PIN_INFO:led7_an_o<0>:/top/PACKED/top/led7_an_o<0>/led7_an_o<0>/PAD:OUTPUT:3:led7_an_o<3\:0>
       _DESIGN_PROP::PIN_INFO:led7_an_o<1>:/top/PACKED/top/led7_an_o<1>/led7_an_o<1>/PAD:OUTPUT:2:led7_an_o<3\:0>
       _DESIGN_PROP::PIN_INFO:led7_an_o<2>:/top/PACKED/top/led7_an_o<2>/led7_an_o<2>/PAD:OUTPUT:1:led7_an_o<3\:0>
       _DESIGN_PROP::PIN_INFO:led7_an_o<3>:/top/PACKED/top/led7_an_o<3>/led7_an_o<3>/PAD:OUTPUT:0:led7_an_o<3\:0>
       _DESIGN_PROP::PIN_INFO:led7_seg_o<0>:/top/PACKED/top/led7_seg_o<0>/led7_seg_o<0>/PAD:OUTPUT:7:led7_seg_o<7\:0>
       _DESIGN_PROP::PIN_INFO:led7_seg_o<1>:/top/PACKED/top/led7_seg_o<1>/led7_seg_o<1>/PAD:OUTPUT:6:led7_seg_o<7\:0>
       _DESIGN_PROP::PIN_INFO:led7_seg_o<2>:/top/PACKED/top/led7_seg_o<2>/led7_seg_o<2>/PAD:OUTPUT:5:led7_seg_o<7\:0>
       _DESIGN_PROP::PIN_INFO:led7_seg_o<3>:/top/PACKED/top/led7_seg_o<3>/led7_seg_o<3>/PAD:OUTPUT:4:led7_seg_o<7\:0>
       _DESIGN_PROP::PIN_INFO:led7_seg_o<4>:/top/PACKED/top/led7_seg_o<4>/led7_seg_o<4>/PAD:OUTPUT:3:led7_seg_o<7\:0>
       _DESIGN_PROP::PIN_INFO:led7_seg_o<5>:/top/PACKED/top/led7_seg_o<5>/led7_seg_o<5>/PAD:OUTPUT:2:led7_seg_o<7\:0>
       _DESIGN_PROP::PIN_INFO:led7_seg_o<6>:/top/PACKED/top/led7_seg_o<6>/led7_seg_o<6>/PAD:OUTPUT:1:led7_seg_o<7\:0>
       _DESIGN_PROP::PIN_INFO:led7_seg_o<7>:/top/PACKED/top/led7_seg_o<7>/led7_seg_o<7>/PAD:OUTPUT:0:led7_seg_o<7\:0>
       _DESIGN_PROP::PIN_INFO:led_o<0>:/top/PACKED/top/led_o<0>/led_o<0>/PAD:OUTPUT:7:led_o<7\:0>
       _DESIGN_PROP::PIN_INFO:led_o<1>:/top/PACKED/top/led_o<1>/led_o<1>/PAD:OUTPUT:6:led_o<7\:0>
       _DESIGN_PROP::PIN_INFO:led_o<2>:/top/PACKED/top/led_o<2>/led_o<2>/PAD:OUTPUT:5:led_o<7\:0>
       _DESIGN_PROP::PIN_INFO:led_o<3>:/top/PACKED/top/led_o<3>/led_o<3>/PAD:OUTPUT:4:led_o<7\:0>
       _DESIGN_PROP::PIN_INFO:led_o<4>:/top/PACKED/top/led_o<4>/led_o<4>/PAD:OUTPUT:3:led_o<7\:0>
       _DESIGN_PROP::PIN_INFO:led_o<5>:/top/PACKED/top/led_o<5>/led_o<5>/PAD:OUTPUT:2:led_o<7\:0>
       _DESIGN_PROP::PIN_INFO:led_o<6>:/top/PACKED/top/led_o<6>/led_o<6>/PAD:OUTPUT:1:led_o<7\:0>
       _DESIGN_PROP::PIN_INFO:led_o<7>:/top/PACKED/top/led_o<7>/led_o<7>/PAD:OUTPUT:0:led_o<7\:0>
       _DESIGN_PROP::PK_NGMTIMESTAMP:1497597571";


#  =======================================================
#  The syntax for instances is:
#      instance <name> <sitedef>, placed <tile> <site>, cfg <string> ;
#  or
#      instance <name> <sitedef>, unplaced, cfg <string> ;
# 
#  For typing convenience you can abbreviate instance to inst.
# 
#  For IOs there are two special keywords: bonded and unbonded
#  that can be used to designate whether the PAD of an unplaced IO is
#  bonded out. If neither keyword is specified, bonded is assumed.
# 
#  The bonding of placed IOs is determined by the site they are placed in.
# 
#  If you specify bonded or unbonded for an instance that is not an
#  IOB it is ignored.
# 
#  Shown below are three examples for IOs. 
#     instance IO1 IOB, unplaced ;          # This will be bonded
#     instance IO1 IOB, unplaced bonded ;   # This will be bonded
#     instance IO1 IOB, unplaced unbonded ; # This will be unbonded
#  =======================================================
inst "k/store_loop[3].memory_bit/F5.S1" "SLICEM",placed R22C17 SLICE_X32Y5  ,
  cfg " BXINV::BX BYINV::BY BYINVOUTUSED::#OFF BYOUTUSED::#OFF CEINV::#OFF
       CLKINV::CLK COUTUSED::#OFF CY0F::#OFF CY0G::#OFF CYINIT::#OFF CYSELF::#OFF
       CYSELG::#OFF DIF_MUX::ALTDIF DIGUSED:k/store_loop[3].memory_bit/$1I125:0
       DIG_MUX::BY DXMUX::#OFF DYMUX::#OFF F:k/store_loop[3].memory_bit/F.S1:#RAM:D=0x0000
       F5USED::0 FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF F_ATTR::#OFF
       G:k/store_loop[3].memory_bit/G.S1:#RAM:D=0x0000 GYMUX::#OFF G_ATTR::#OFF
       REVUSED::#OFF SHIFTOUTUSED::#OFF SLICEWE0USED::0 SLICEWE1USED::0
       SRFFMUX::#OFF SRINV::SR SYNC_ATTR::#OFF WF1USED::0 WF2USED::0 WF3USED::0
       WF4USED::0 WG1USED::0 WG2USED::0 WG3USED::0 WG4USED::0 XBMUX::#OFF
       XUSED::#OFF YBMUX::#OFF YBUSED::#OFF YUSED::#OFF F5MUX:k/store_loop[3].memory_bit/F5.S1:
       WSGEN:k/store_loop[3].memory_bit/F.S1.WE:
       _INST_PROP::XDL_SHAPE_DESC:Shape_20:WIDEFUNC,A\ wide\ function\ starting\ with\ F6\ mux\ \"k/store_loop[3].memory_bit/F6.S0\"
       _INST_PROP::XDL_SHAPE_ALIGN:Shape_20:S0,S2,
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_20:0,1 "
  ;
inst "k/store_data<2>" "SLICEM",placed R22C16 SLICE_X30Y4  ,
  cfg " BXINV::BX BYINV::BY BYINVOUTUSED:k/store_loop[2].memory_bit/BYINV:0
       BYOUTUSED:k/store_loop[2].memory_bit/BYBUF:0 CEINV::#OFF CLKINV::CLK
       COUTUSED::#OFF CY0F::#OFF CY0G::#OFF CYINIT::#OFF CYSELF::#OFF CYSELG::#OFF
       DIF_MUX::ALTDIF DIGUSED::#OFF DIG_MUX::ALTDIG DXMUX::#OFF DYMUX::1
       F:k/store_loop[2].memory_bit/F.S0:#RAM:D=0x0000 F5USED::0 FFX::#OFF
       FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY:k/store_loop[2].store_flop:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       F_ATTR::#OFF G:k/store_loop[2].memory_bit/G.S0:#RAM:D=0x0000 GYMUX::FX
       G_ATTR::#OFF REVUSED::#OFF SHIFTOUTUSED::#OFF SLICEWE0USED::0 SLICEWE1USED::0
       SRFFMUX::#OFF SRINV::SR SYNC_ATTR::ASYNC WF1USED::0 WF2USED::0 WF3USED::0
       WF4USED::0 WG1USED::0 WG2USED::0 WG3USED::0 WG4USED::0 XBMUX::#OFF
       XUSED::#OFF YBMUX::#OFF YBUSED::#OFF YUSED::#OFF F5MUX:k/store_loop[2].memory_bit/F5.S0:
       F6MUX:k/store_loop[2].memory_bit/F6.S0: WSGEN:k/store_loop[2].memory_bit/F.S0.WE:
       _INST_PROP::XDL_SHAPE_DESC:Shape_13:WIDEFUNC,A\ wide\ function\ starting\ with\ F6\ mux\ \"k/store_loop[2].memory_bit/F6.S0\"
       _INST_PROP::XDL_SHAPE_ALIGN:Shape_13:S0,S2,
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_13:0,0 "
  ;
inst "k/store_loop[2].memory_bit/F5.S1" "SLICEM",placed R22C16 SLICE_X30Y5  ,
  cfg " BXINV::BX BYINV::BY BYINVOUTUSED::#OFF BYOUTUSED::#OFF CEINV::#OFF
       CLKINV::CLK COUTUSED::#OFF CY0F::#OFF CY0G::#OFF CYINIT::#OFF CYSELF::#OFF
       CYSELG::#OFF DIF_MUX::ALTDIF DIGUSED:k/store_loop[2].memory_bit/$1I125:0
       DIG_MUX::BY DXMUX::#OFF DYMUX::#OFF F:k/store_loop[2].memory_bit/F.S1:#RAM:D=0x0000
       F5USED::0 FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF F_ATTR::#OFF
       G:k/store_loop[2].memory_bit/G.S1:#RAM:D=0x0000 GYMUX::#OFF G_ATTR::#OFF
       REVUSED::#OFF SHIFTOUTUSED::#OFF SLICEWE0USED::0 SLICEWE1USED::0
       SRFFMUX::#OFF SRINV::SR SYNC_ATTR::#OFF WF1USED::0 WF2USED::0 WF3USED::0
       WF4USED::0 WG1USED::0 WG2USED::0 WG3USED::0 WG4USED::0 XBMUX::#OFF
       XUSED::#OFF YBMUX::#OFF YBUSED::#OFF YUSED::#OFF F5MUX:k/store_loop[2].memory_bit/F5.S1:
       WSGEN:k/store_loop[2].memory_bit/F.S1.WE:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_13:0,1 "
  ;
inst "k/store_data<1>" "SLICEM",placed R23C18 SLICE_X34Y2  ,
  cfg " BXINV::BX BYINV::BY BYINVOUTUSED:k/store_loop[1].memory_bit/BYINV:0
       BYOUTUSED:k/store_loop[1].memory_bit/BYBUF:0 CEINV::#OFF CLKINV::CLK
       COUTUSED::#OFF CY0F::#OFF CY0G::#OFF CYINIT::#OFF CYSELF::#OFF CYSELG::#OFF
       DIF_MUX::ALTDIF DIGUSED::#OFF DIG_MUX::ALTDIG DXMUX::#OFF DYMUX::1
       F:k/store_loop[1].memory_bit/F.S0:#RAM:D=0x0000 F5USED::0 FFX::#OFF
       FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY:k/store_loop[1].store_flop:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       F_ATTR::#OFF G:k/store_loop[1].memory_bit/G.S0:#RAM:D=0x0000 GYMUX::FX
       G_ATTR::#OFF REVUSED::#OFF SHIFTOUTUSED::#OFF SLICEWE0USED::0 SLICEWE1USED::0
       SRFFMUX::#OFF SRINV::SR SYNC_ATTR::ASYNC WF1USED::0 WF2USED::0 WF3USED::0
       WF4USED::0 WG1USED::0 WG2USED::0 WG3USED::0 WG4USED::0 XBMUX::#OFF
       XUSED::#OFF YBMUX::#OFF YBUSED::#OFF YUSED::#OFF F5MUX:k/store_loop[1].memory_bit/F5.S0:
       F6MUX:k/store_loop[1].memory_bit/F6.S0: WSGEN:k/store_loop[1].memory_bit/F.S0.WE:
       _INST_PROP::XDL_SHAPE_DESC:Shape_15:WIDEFUNC,A\ wide\ function\ starting\ with\ F6\ mux\ \"k/store_loop[1].memory_bit/F6.S0\"
       _INST_PROP::XDL_SHAPE_ALIGN:Shape_15:S0,S2,
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_15:0,0 "
  ;
inst "k/store_loop[1].memory_bit/F5.S1" "SLICEM",placed R23C18 SLICE_X34Y3  ,
  cfg " BXINV::BX BYINV::BY BYINVOUTUSED::#OFF BYOUTUSED::#OFF CEINV::#OFF
       CLKINV::CLK COUTUSED::#OFF CY0F::#OFF CY0G::#OFF CYINIT::#OFF CYSELF::#OFF
       CYSELG::#OFF DIF_MUX::ALTDIF DIGUSED:k/store_loop[1].memory_bit/$1I125:0
       DIG_MUX::BY DXMUX::#OFF DYMUX::#OFF F:k/store_loop[1].memory_bit/F.S1:#RAM:D=0x0000
       F5USED::0 FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF F_ATTR::#OFF
       G:k/store_loop[1].memory_bit/G.S1:#RAM:D=0x0000 GYMUX::#OFF G_ATTR::#OFF
       REVUSED::#OFF SHIFTOUTUSED::#OFF SLICEWE0USED::0 SLICEWE1USED::0
       SRFFMUX::#OFF SRINV::SR SYNC_ATTR::#OFF WF1USED::0 WF2USED::0 WF3USED::0
       WF4USED::0 WG1USED::0 WG2USED::0 WG3USED::0 WG4USED::0 XBMUX::#OFF
       XUSED::#OFF YBMUX::#OFF YBUSED::#OFF YUSED::#OFF F5MUX:k/store_loop[1].memory_bit/F5.S1:
       WSGEN:k/store_loop[1].memory_bit/F.S1.WE:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_15:0,1 "
  ;
inst "k/store_data<0>" "SLICEM",placed R20C15 SLICE_X28Y8  ,
  cfg " BXINV::BX BYINV::BY BYINVOUTUSED:k/store_loop[0].memory_bit/BYINV:0
       BYOUTUSED:k/store_loop[0].memory_bit/BYBUF:0 CEINV::#OFF CLKINV::CLK
       COUTUSED::#OFF CY0F::#OFF CY0G::#OFF CYINIT::#OFF CYSELF::#OFF CYSELG::#OFF
       DIF_MUX::ALTDIF DIGUSED::#OFF DIG_MUX::ALTDIG DXMUX::#OFF DYMUX::1
       F:k/store_loop[0].memory_bit/F.S0:#RAM:D=0x0000 F5USED::0 FFX::#OFF
       FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY:k/store_loop[0].store_flop:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       F_ATTR::#OFF G:k/store_loop[0].memory_bit/G.S0:#RAM:D=0x0000 GYMUX::FX
       G_ATTR::#OFF REVUSED::#OFF SHIFTOUTUSED::#OFF SLICEWE0USED::0 SLICEWE1USED::0
       SRFFMUX::#OFF SRINV::SR SYNC_ATTR::ASYNC WF1USED::0 WF2USED::0 WF3USED::0
       WF4USED::0 WG1USED::0 WG2USED::0 WG3USED::0 WG4USED::0 XBMUX::#OFF
       XUSED::#OFF YBMUX::#OFF YBUSED::#OFF YUSED::#OFF F5MUX:k/store_loop[0].memory_bit/F5.S0:
       F6MUX:k/store_loop[0].memory_bit/F6.S0: WSGEN:k/store_loop[0].memory_bit/F.S0.WE:
       _INST_PROP::XDL_SHAPE_DESC:Shape_17:WIDEFUNC,A\ wide\ function\ starting\ with\ F6\ mux\ \"k/store_loop[0].memory_bit/F6.S0\"
       _INST_PROP::XDL_SHAPE_ALIGN:Shape_17:S0,S2,
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_17:0,0 "
  ;
inst "k/store_loop[0].memory_bit/F5.S1" "SLICEM",placed R20C15 SLICE_X28Y9  ,
  cfg " BXINV::BX BYINV::BY BYINVOUTUSED::#OFF BYOUTUSED::#OFF CEINV::#OFF
       CLKINV::CLK COUTUSED::#OFF CY0F::#OFF CY0G::#OFF CYINIT::#OFF CYSELF::#OFF
       CYSELG::#OFF DIF_MUX::ALTDIF DIGUSED:k/store_loop[0].memory_bit/$1I125:0
       DIG_MUX::BY DXMUX::#OFF DYMUX::#OFF F:k/store_loop[0].memory_bit/F.S1:#RAM:D=0x0000
       F5USED::0 FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF F_ATTR::#OFF
       G:k/store_loop[0].memory_bit/G.S1:#RAM:D=0x0000 GYMUX::#OFF G_ATTR::#OFF
       REVUSED::#OFF SHIFTOUTUSED::#OFF SLICEWE0USED::0 SLICEWE1USED::0
       SRFFMUX::#OFF SRINV::SR SYNC_ATTR::#OFF WF1USED::0 WF2USED::0 WF3USED::0
       WF4USED::0 WG1USED::0 WG2USED::0 WG3USED::0 WG4USED::0 XBMUX::#OFF
       XUSED::#OFF YBMUX::#OFF YBUSED::#OFF YUSED::#OFF F5MUX:k/store_loop[0].memory_bit/F5.S1:
       WSGEN:k/store_loop[0].memory_bit/F.S1.WE:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_17:0,1 "
  ;
inst "k/store_data<7>" "SLICEM",placed R19C15 SLICE_X28Y10  ,
  cfg " BXINV::BX BYINV::BY BYINVOUTUSED:k/store_loop[7].memory_bit/BYINV:0
       BYOUTUSED:k/store_loop[7].memory_bit/BYBUF:0 CEINV::#OFF CLKINV::CLK
       COUTUSED::#OFF CY0F::#OFF CY0G::#OFF CYINIT::#OFF CYSELF::#OFF CYSELG::#OFF
       DIF_MUX::ALTDIF DIGUSED::#OFF DIG_MUX::ALTDIG DXMUX::#OFF DYMUX::1
       F:k/store_loop[7].memory_bit/F.S0:#RAM:D=0x0000 F5USED::0 FFX::#OFF
       FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY:k/store_loop[7].store_flop:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       F_ATTR::#OFF G:k/store_loop[7].memory_bit/G.S0:#RAM:D=0x0000 GYMUX::FX
       G_ATTR::#OFF REVUSED::#OFF SHIFTOUTUSED::#OFF SLICEWE0USED::0 SLICEWE1USED::0
       SRFFMUX::#OFF SRINV::SR SYNC_ATTR::ASYNC WF1USED::0 WF2USED::0 WF3USED::0
       WF4USED::0 WG1USED::0 WG2USED::0 WG3USED::0 WG4USED::0 XBMUX::#OFF
       XUSED::#OFF YBMUX::#OFF YBUSED::#OFF YUSED::#OFF F5MUX:k/store_loop[7].memory_bit/F5.S0:
       F6MUX:k/store_loop[7].memory_bit/F6.S0: WSGEN:k/store_loop[7].memory_bit/F.S0.WE:
       _INST_PROP::XDL_SHAPE_DESC:Shape_14:WIDEFUNC,A\ wide\ function\ starting\ with\ F6\ mux\ \"k/store_loop[7].memory_bit/F6.S0\"
       _INST_PROP::XDL_SHAPE_ALIGN:Shape_14:S0,S2,
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_14:0,0 "
  ;
inst "k/store_loop[7].memory_bit/F5.S1" "SLICEM",placed R19C15 SLICE_X28Y11  ,
  cfg " BXINV::BX BYINV::BY BYINVOUTUSED::#OFF BYOUTUSED::#OFF CEINV::#OFF
       CLKINV::CLK COUTUSED::#OFF CY0F::#OFF CY0G::#OFF CYINIT::#OFF CYSELF::#OFF
       CYSELG::#OFF DIF_MUX::ALTDIF DIGUSED:k/store_loop[7].memory_bit/$1I125:0
       DIG_MUX::BY DXMUX::#OFF DYMUX::#OFF F:k/store_loop[7].memory_bit/F.S1:#RAM:D=0x0000
       F5USED::0 FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF F_ATTR::#OFF
       G:k/store_loop[7].memory_bit/G.S1:#RAM:D=0x0000 GYMUX::#OFF G_ATTR::#OFF
       REVUSED::#OFF SHIFTOUTUSED::#OFF SLICEWE0USED::0 SLICEWE1USED::0
       SRFFMUX::#OFF SRINV::SR SYNC_ATTR::#OFF WF1USED::0 WF2USED::0 WF3USED::0
       WF4USED::0 WG1USED::0 WG2USED::0 WG3USED::0 WG4USED::0 XBMUX::#OFF
       XUSED::#OFF YBMUX::#OFF YBUSED::#OFF YUSED::#OFF F5MUX:k/store_loop[7].memory_bit/F5.S1:
       WSGEN:k/store_loop[7].memory_bit/F.S1.WE:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_14:0,1 "
  ;
inst "k/store_data<6>" "SLICEM",placed R18C17 SLICE_X32Y12  ,
  cfg " BXINV::BX BYINV::BY BYINVOUTUSED:k/store_loop[6].memory_bit/BYINV:0
       BYOUTUSED:k/store_loop[6].memory_bit/BYBUF:0 CEINV::#OFF CLKINV::CLK
       COUTUSED::#OFF CY0F::#OFF CY0G::#OFF CYINIT::#OFF CYSELF::#OFF CYSELG::#OFF
       DIF_MUX::ALTDIF DIGUSED::#OFF DIG_MUX::ALTDIG DXMUX::#OFF DYMUX::1
       F:k/store_loop[6].memory_bit/F.S0:#RAM:D=0x0000 F5USED::0 FFX::#OFF
       FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY:k/store_loop[6].store_flop:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       F_ATTR::#OFF G:k/store_loop[6].memory_bit/G.S0:#RAM:D=0x0000 GYMUX::FX
       G_ATTR::#OFF REVUSED::#OFF SHIFTOUTUSED::#OFF SLICEWE0USED::0 SLICEWE1USED::0
       SRFFMUX::#OFF SRINV::SR SYNC_ATTR::ASYNC WF1USED::0 WF2USED::0 WF3USED::0
       WF4USED::0 WG1USED::0 WG2USED::0 WG3USED::0 WG4USED::0 XBMUX::#OFF
       XUSED::#OFF YBMUX::#OFF YBUSED::#OFF YUSED::#OFF F5MUX:k/store_loop[6].memory_bit/F5.S0:
       F6MUX:k/store_loop[6].memory_bit/F6.S0: WSGEN:k/store_loop[6].memory_bit/F.S0.WE:
       _INST_PROP::XDL_SHAPE_DESC:Shape_16:WIDEFUNC,A\ wide\ function\ starting\ with\ F6\ mux\ \"k/store_loop[6].memory_bit/F6.S0\"
       _INST_PROP::XDL_SHAPE_ALIGN:Shape_16:S0,S2,
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_16:0,0 "
  ;
inst "k/store_loop[6].memory_bit/F5.S1" "SLICEM",placed R18C17 SLICE_X32Y13  ,
  cfg " BXINV::BX BYINV::BY BYINVOUTUSED::#OFF BYOUTUSED::#OFF CEINV::#OFF
       CLKINV::CLK COUTUSED::#OFF CY0F::#OFF CY0G::#OFF CYINIT::#OFF CYSELF::#OFF
       CYSELG::#OFF DIF_MUX::ALTDIF DIGUSED:k/store_loop[6].memory_bit/$1I125:0
       DIG_MUX::BY DXMUX::#OFF DYMUX::#OFF F:k/store_loop[6].memory_bit/F.S1:#RAM:D=0x0000
       F5USED::0 FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF F_ATTR::#OFF
       G:k/store_loop[6].memory_bit/G.S1:#RAM:D=0x0000 GYMUX::#OFF G_ATTR::#OFF
       REVUSED::#OFF SHIFTOUTUSED::#OFF SLICEWE0USED::0 SLICEWE1USED::0
       SRFFMUX::#OFF SRINV::SR SYNC_ATTR::#OFF WF1USED::0 WF2USED::0 WF3USED::0
       WF4USED::0 WG1USED::0 WG2USED::0 WG3USED::0 WG4USED::0 XBMUX::#OFF
       XUSED::#OFF YBMUX::#OFF YBUSED::#OFF YUSED::#OFF F5MUX:k/store_loop[6].memory_bit/F5.S1:
       WSGEN:k/store_loop[6].memory_bit/F.S1.WE:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_16:0,1 "
  ;
inst "k/stack_pop_data<1>" "SLICEM",placed R13C16 SLICE_X30Y23  ,
  cfg " BXINV::BX BYINV::BY BYINVOUTUSED::#OFF BYOUTUSED::#OFF CEINV::#OFF
       CLKINV::CLK COUTUSED::#OFF CY0F::#OFF CY0G::#OFF CYINIT::#OFF CYSELF::#OFF
       CYSELG::#OFF DIF_MUX::ALTDIF DIGUSED::#OFF DIG_MUX::BY DXMUX::1 DYMUX::#OFF
       F:k/stack_ram_loop[1].stack_bit/F:#RAM:D=0x0000 F5USED::#OFF FFX:k/stack_ram_loop[1].stack_flop:#FF
       FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY::#OFF FFY_INIT_ATTR::#OFF
       FFY_SR_ATTR::#OFF FXMUX::F5 FXUSED::#OFF F_ATTR::#OFF G:k/stack_ram_loop[1].stack_bit/G:#RAM:D=0x0000
       GYMUX::#OFF G_ATTR::#OFF REVUSED::#OFF SHIFTOUTUSED::#OFF SLICEWE0USED::0
       SLICEWE1USED::#OFF SRFFMUX::#OFF SRINV::SR_B SYNC_ATTR::ASYNC WF1USED::0
       WF2USED::0 WF3USED::0 WF4USED::0 WG1USED::0 WG2USED::0 WG3USED::0
       WG4USED::0 XBMUX::#OFF XUSED::#OFF YBMUX::#OFF YBUSED::#OFF YUSED::#OFF
       F5MUX:k/stack_ram_loop[1].stack_bit/F5: WSGEN:k/stack_ram_loop[1].stack_bit/F.WE:
       "
  ;
inst "k/stack_pop_data<9>" "SLICEM",placed R11C15 SLICE_X28Y27  ,
  cfg " BXINV::BX BYINV::BY BYINVOUTUSED::#OFF BYOUTUSED::#OFF CEINV::#OFF
       CLKINV::CLK COUTUSED::#OFF CY0F::#OFF CY0G::#OFF CYINIT::#OFF CYSELF::#OFF
       CYSELG::#OFF DIF_MUX::ALTDIF DIGUSED::#OFF DIG_MUX::BY DXMUX::1 DYMUX::#OFF
       F:k/stack_ram_loop[9].stack_bit/F:#RAM:D=0x0000 F5USED::#OFF FFX:k/stack_ram_loop[9].stack_flop:#FF
       FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY::#OFF FFY_INIT_ATTR::#OFF
       FFY_SR_ATTR::#OFF FXMUX::F5 FXUSED::#OFF F_ATTR::#OFF G:k/stack_ram_loop[9].stack_bit/G:#RAM:D=0x0000
       GYMUX::#OFF G_ATTR::#OFF REVUSED::#OFF SHIFTOUTUSED::#OFF SLICEWE0USED::0
       SLICEWE1USED::#OFF SRFFMUX::#OFF SRINV::SR_B SYNC_ATTR::ASYNC WF1USED::0
       WF2USED::0 WF3USED::0 WF4USED::0 WG1USED::0 WG2USED::0 WG3USED::0
       WG4USED::0 XBMUX::#OFF XUSED::#OFF YBMUX::#OFF YBUSED::#OFF YUSED::#OFF
       F5MUX:k/stack_ram_loop[9].stack_bit/F5: WSGEN:k/stack_ram_loop[9].stack_bit/F.WE:
       "
  ;
inst "k/stack_pop_data<0>" "SLICEM",placed R13C14 SLICE_X26Y22  ,
  cfg " BXINV::BX BYINV::BY BYINVOUTUSED::#OFF BYOUTUSED::#OFF CEINV::#OFF
       CLKINV::CLK COUTUSED::#OFF CY0F::#OFF CY0G::#OFF CYINIT::#OFF CYSELF::#OFF
       CYSELG::#OFF DIF_MUX::ALTDIF DIGUSED::#OFF DIG_MUX::BY DXMUX::1 DYMUX::#OFF
       F:k/stack_ram_loop[0].stack_bit/F:#RAM:D=0x0000 F5USED::#OFF FFX:k/stack_ram_loop[0].stack_flop:#FF
       FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY::#OFF FFY_INIT_ATTR::#OFF
       FFY_SR_ATTR::#OFF FXMUX::F5 FXUSED::#OFF F_ATTR::#OFF G:k/stack_ram_loop[0].stack_bit/G:#RAM:D=0x0000
       GYMUX::#OFF G_ATTR::#OFF REVUSED::#OFF SHIFTOUTUSED::#OFF SLICEWE0USED::0
       SLICEWE1USED::#OFF SRFFMUX::#OFF SRINV::SR_B SYNC_ATTR::ASYNC WF1USED::0
       WF2USED::0 WF3USED::0 WF4USED::0 WG1USED::0 WG2USED::0 WG3USED::0
       WG4USED::0 XBMUX::#OFF XUSED::#OFF YBMUX::#OFF YBUSED::#OFF YUSED::#OFF
       F5MUX:k/stack_ram_loop[0].stack_bit/F5: WSGEN:k/stack_ram_loop[0].stack_bit/F.WE:
       "
  ;
inst "k/stack_pop_data<8>" "SLICEM",placed R11C16 SLICE_X30Y27  ,
  cfg " BXINV::BX BYINV::BY BYINVOUTUSED::#OFF BYOUTUSED::#OFF CEINV::#OFF
       CLKINV::CLK COUTUSED::#OFF CY0F::#OFF CY0G::#OFF CYINIT::#OFF CYSELF::#OFF
       CYSELG::#OFF DIF_MUX::ALTDIF DIGUSED::#OFF DIG_MUX::BY DXMUX::1 DYMUX::#OFF
       F:k/stack_ram_loop[8].stack_bit/F:#RAM:D=0x0000 F5USED::#OFF FFX:k/stack_ram_loop[8].stack_flop:#FF
       FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY::#OFF FFY_INIT_ATTR::#OFF
       FFY_SR_ATTR::#OFF FXMUX::F5 FXUSED::#OFF F_ATTR::#OFF G:k/stack_ram_loop[8].stack_bit/G:#RAM:D=0x0000
       GYMUX::#OFF G_ATTR::#OFF REVUSED::#OFF SHIFTOUTUSED::#OFF SLICEWE0USED::0
       SLICEWE1USED::#OFF SRFFMUX::#OFF SRINV::SR_B SYNC_ATTR::ASYNC WF1USED::0
       WF2USED::0 WF3USED::0 WF4USED::0 WG1USED::0 WG2USED::0 WG3USED::0
       WG4USED::0 XBMUX::#OFF XUSED::#OFF YBMUX::#OFF YBUSED::#OFF YUSED::#OFF
       F5MUX:k/stack_ram_loop[8].stack_bit/F5: WSGEN:k/stack_ram_loop[8].stack_bit/F.WE:
       "
  ;
inst "k/stack_pop_data<7>" "SLICEM",placed R13C16 SLICE_X30Y22  ,
  cfg " BXINV::BX BYINV::BY BYINVOUTUSED::#OFF BYOUTUSED::#OFF CEINV::#OFF
       CLKINV::CLK COUTUSED::#OFF CY0F::#OFF CY0G::#OFF CYINIT::#OFF CYSELF::#OFF
       CYSELG::#OFF DIF_MUX::ALTDIF DIGUSED::#OFF DIG_MUX::BY DXMUX::1 DYMUX::#OFF
       F:k/stack_ram_loop[7].stack_bit/F:#RAM:D=0x0000 F5USED::#OFF FFX:k/stack_ram_loop[7].stack_flop:#FF
       FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY::#OFF FFY_INIT_ATTR::#OFF
       FFY_SR_ATTR::#OFF FXMUX::F5 FXUSED::#OFF F_ATTR::#OFF G:k/stack_ram_loop[7].stack_bit/G:#RAM:D=0x0000
       GYMUX::#OFF G_ATTR::#OFF REVUSED::#OFF SHIFTOUTUSED::#OFF SLICEWE0USED::0
       SLICEWE1USED::#OFF SRFFMUX::#OFF SRINV::SR_B SYNC_ATTR::ASYNC WF1USED::0
       WF2USED::0 WF3USED::0 WF4USED::0 WG1USED::0 WG2USED::0 WG3USED::0
       WG4USED::0 XBMUX::#OFF XUSED::#OFF YBMUX::#OFF YBUSED::#OFF YUSED::#OFF
       F5MUX:k/stack_ram_loop[7].stack_bit/F5: WSGEN:k/stack_ram_loop[7].stack_bit/F.WE:
       "
  ;
inst "k/stack_pop_data<6>" "SLICEM",placed R12C16 SLICE_X30Y25  ,
  cfg " BXINV::BX BYINV::BY BYINVOUTUSED::#OFF BYOUTUSED::#OFF CEINV::#OFF
       CLKINV::CLK COUTUSED::#OFF CY0F::#OFF CY0G::#OFF CYINIT::#OFF CYSELF::#OFF
       CYSELG::#OFF DIF_MUX::ALTDIF DIGUSED::#OFF DIG_MUX::BY DXMUX::1 DYMUX::#OFF
       F:k/stack_ram_loop[6].stack_bit/F:#RAM:D=0x0000 F5USED::#OFF FFX:k/stack_ram_loop[6].stack_flop:#FF
       FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY::#OFF FFY_INIT_ATTR::#OFF
       FFY_SR_ATTR::#OFF FXMUX::F5 FXUSED::#OFF F_ATTR::#OFF G:k/stack_ram_loop[6].stack_bit/G:#RAM:D=0x0000
       GYMUX::#OFF G_ATTR::#OFF REVUSED::#OFF SHIFTOUTUSED::#OFF SLICEWE0USED::0
       SLICEWE1USED::#OFF SRFFMUX::#OFF SRINV::SR_B SYNC_ATTR::ASYNC WF1USED::0
       WF2USED::0 WF3USED::0 WF4USED::0 WG1USED::0 WG2USED::0 WG3USED::0
       WG4USED::0 XBMUX::#OFF XUSED::#OFF YBMUX::#OFF YBUSED::#OFF YUSED::#OFF
       F5MUX:k/stack_ram_loop[6].stack_bit/F5: WSGEN:k/stack_ram_loop[6].stack_bit/F.WE:
       "
  ;
inst "k/stack_pop_data<5>" "SLICEM",placed R12C16 SLICE_X30Y24  ,
  cfg " BXINV::BX BYINV::BY BYINVOUTUSED::#OFF BYOUTUSED::#OFF CEINV::#OFF
       CLKINV::CLK COUTUSED::#OFF CY0F::#OFF CY0G::#OFF CYINIT::#OFF CYSELF::#OFF
       CYSELG::#OFF DIF_MUX::ALTDIF DIGUSED::#OFF DIG_MUX::BY DXMUX::1 DYMUX::#OFF
       F:k/stack_ram_loop[5].stack_bit/F:#RAM:D=0x0000 F5USED::#OFF FFX:k/stack_ram_loop[5].stack_flop:#FF
       FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY::#OFF FFY_INIT_ATTR::#OFF
       FFY_SR_ATTR::#OFF FXMUX::F5 FXUSED::#OFF F_ATTR::#OFF G:k/stack_ram_loop[5].stack_bit/G:#RAM:D=0x0000
       GYMUX::#OFF G_ATTR::#OFF REVUSED::#OFF SHIFTOUTUSED::#OFF SLICEWE0USED::0
       SLICEWE1USED::#OFF SRFFMUX::#OFF SRINV::SR_B SYNC_ATTR::ASYNC WF1USED::0
       WF2USED::0 WF3USED::0 WF4USED::0 WG1USED::0 WG2USED::0 WG3USED::0
       WG4USED::0 XBMUX::#OFF XUSED::#OFF YBMUX::#OFF YBUSED::#OFF YUSED::#OFF
       F5MUX:k/stack_ram_loop[5].stack_bit/F5: WSGEN:k/stack_ram_loop[5].stack_bit/F.WE:
       "
  ;
inst "k/stack_pop_data<4>" "SLICEM",placed R12C14 SLICE_X26Y24  ,
  cfg " BXINV::BX BYINV::BY BYINVOUTUSED::#OFF BYOUTUSED::#OFF CEINV::#OFF
       CLKINV::CLK COUTUSED::#OFF CY0F::#OFF CY0G::#OFF CYINIT::#OFF CYSELF::#OFF
       CYSELG::#OFF DIF_MUX::ALTDIF DIGUSED::#OFF DIG_MUX::BY DXMUX::1 DYMUX::#OFF
       F:k/stack_ram_loop[4].stack_bit/F:#RAM:D=0x0000 F5USED::#OFF FFX:k/stack_ram_loop[4].stack_flop:#FF
       FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY::#OFF FFY_INIT_ATTR::#OFF
       FFY_SR_ATTR::#OFF FXMUX::F5 FXUSED::#OFF F_ATTR::#OFF G:k/stack_ram_loop[4].stack_bit/G:#RAM:D=0x0000
       GYMUX::#OFF G_ATTR::#OFF REVUSED::#OFF SHIFTOUTUSED::#OFF SLICEWE0USED::0
       SLICEWE1USED::#OFF SRFFMUX::#OFF SRINV::SR_B SYNC_ATTR::ASYNC WF1USED::0
       WF2USED::0 WF3USED::0 WF4USED::0 WG1USED::0 WG2USED::0 WG3USED::0
       WG4USED::0 XBMUX::#OFF XUSED::#OFF YBMUX::#OFF YBUSED::#OFF YUSED::#OFF
       F5MUX:k/stack_ram_loop[4].stack_bit/F5: WSGEN:k/stack_ram_loop[4].stack_bit/F.WE:
       "
  ;
inst "k/stack_pop_data<3>" "SLICEM",placed R14C16 SLICE_X30Y20  ,
  cfg " BXINV::BX BYINV::BY BYINVOUTUSED::#OFF BYOUTUSED::#OFF CEINV::#OFF
       CLKINV::CLK COUTUSED::#OFF CY0F::#OFF CY0G::#OFF CYINIT::#OFF CYSELF::#OFF
       CYSELG::#OFF DIF_MUX::ALTDIF DIGUSED::#OFF DIG_MUX::BY DXMUX::1 DYMUX::#OFF
       F:k/stack_ram_loop[3].stack_bit/F:#RAM:D=0x0000 F5USED::#OFF FFX:k/stack_ram_loop[3].stack_flop:#FF
       FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY::#OFF FFY_INIT_ATTR::#OFF
       FFY_SR_ATTR::#OFF FXMUX::F5 FXUSED::#OFF F_ATTR::#OFF G:k/stack_ram_loop[3].stack_bit/G:#RAM:D=0x0000
       GYMUX::#OFF G_ATTR::#OFF REVUSED::#OFF SHIFTOUTUSED::#OFF SLICEWE0USED::0
       SLICEWE1USED::#OFF SRFFMUX::#OFF SRINV::SR_B SYNC_ATTR::ASYNC WF1USED::0
       WF2USED::0 WF3USED::0 WF4USED::0 WG1USED::0 WG2USED::0 WG3USED::0
       WG4USED::0 XBMUX::#OFF XUSED::#OFF YBMUX::#OFF YBUSED::#OFF YUSED::#OFF
       F5MUX:k/stack_ram_loop[3].stack_bit/F5: WSGEN:k/stack_ram_loop[3].stack_bit/F.WE:
       "
  ;
inst "k/stack_pop_data<2>" "SLICEM",placed R14C15 SLICE_X28Y20  ,
  cfg " BXINV::BX BYINV::BY BYINVOUTUSED::#OFF BYOUTUSED::#OFF CEINV::#OFF
       CLKINV::CLK COUTUSED::#OFF CY0F::#OFF CY0G::#OFF CYINIT::#OFF CYSELF::#OFF
       CYSELG::#OFF DIF_MUX::ALTDIF DIGUSED::#OFF DIG_MUX::BY DXMUX::1 DYMUX::#OFF
       F:k/stack_ram_loop[2].stack_bit/F:#RAM:D=0x0000 F5USED::#OFF FFX:k/stack_ram_loop[2].stack_flop:#FF
       FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY::#OFF FFY_INIT_ATTR::#OFF
       FFY_SR_ATTR::#OFF FXMUX::F5 FXUSED::#OFF F_ATTR::#OFF G:k/stack_ram_loop[2].stack_bit/G:#RAM:D=0x0000
       GYMUX::#OFF G_ATTR::#OFF REVUSED::#OFF SHIFTOUTUSED::#OFF SLICEWE0USED::0
       SLICEWE1USED::#OFF SRFFMUX::#OFF SRINV::SR_B SYNC_ATTR::ASYNC WF1USED::0
       WF2USED::0 WF3USED::0 WF4USED::0 WG1USED::0 WG2USED::0 WG3USED::0
       WG4USED::0 XBMUX::#OFF XUSED::#OFF YBMUX::#OFF YBUSED::#OFF YUSED::#OFF
       F5MUX:k/stack_ram_loop[2].stack_bit/F5: WSGEN:k/stack_ram_loop[2].stack_bit/F.WE:
       "
  ;
inst "k/store_data<5>" "SLICEM",placed R22C18 SLICE_X34Y4  ,
  cfg " BXINV::BX BYINV::BY BYINVOUTUSED:k/store_loop[5].memory_bit/BYINV:0
       BYOUTUSED:k/store_loop[5].memory_bit/BYBUF:0 CEINV::#OFF CLKINV::CLK
       COUTUSED::#OFF CY0F::#OFF CY0G::#OFF CYINIT::#OFF CYSELF::#OFF CYSELG::#OFF
       DIF_MUX::ALTDIF DIGUSED::#OFF DIG_MUX::ALTDIG DXMUX::#OFF DYMUX::1
       F:k/store_loop[5].memory_bit/F.S0:#RAM:D=0x0000 F5USED::0 FFX::#OFF
       FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY:k/store_loop[5].store_flop:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       F_ATTR::#OFF G:k/store_loop[5].memory_bit/G.S0:#RAM:D=0x0000 GYMUX::FX
       G_ATTR::#OFF REVUSED::#OFF SHIFTOUTUSED::#OFF SLICEWE0USED::0 SLICEWE1USED::0
       SRFFMUX::#OFF SRINV::SR SYNC_ATTR::ASYNC WF1USED::0 WF2USED::0 WF3USED::0
       WF4USED::0 WG1USED::0 WG2USED::0 WG3USED::0 WG4USED::0 XBMUX::#OFF
       XUSED::#OFF YBMUX::#OFF YBUSED::#OFF YUSED::#OFF F5MUX:k/store_loop[5].memory_bit/F5.S0:
       F6MUX:k/store_loop[5].memory_bit/F6.S0: WSGEN:k/store_loop[5].memory_bit/F.S0.WE:
       _INST_PROP::XDL_SHAPE_DESC:Shape_18:WIDEFUNC,A\ wide\ function\ starting\ with\ F6\ mux\ \"k/store_loop[5].memory_bit/F6.S0\"
       _INST_PROP::XDL_SHAPE_ALIGN:Shape_18:S0,S2,
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_18:0,0 "
  ;
inst "k/store_loop[5].memory_bit/F5.S1" "SLICEM",placed R22C18 SLICE_X34Y5  ,
  cfg " BXINV::BX BYINV::BY BYINVOUTUSED::#OFF BYOUTUSED::#OFF CEINV::#OFF
       CLKINV::CLK COUTUSED::#OFF CY0F::#OFF CY0G::#OFF CYINIT::#OFF CYSELF::#OFF
       CYSELG::#OFF DIF_MUX::ALTDIF DIGUSED:k/store_loop[5].memory_bit/$1I125:0
       DIG_MUX::BY DXMUX::#OFF DYMUX::#OFF F:k/store_loop[5].memory_bit/F.S1:#RAM:D=0x0000
       F5USED::0 FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF F_ATTR::#OFF
       G:k/store_loop[5].memory_bit/G.S1:#RAM:D=0x0000 GYMUX::#OFF G_ATTR::#OFF
       REVUSED::#OFF SHIFTOUTUSED::#OFF SLICEWE0USED::0 SLICEWE1USED::0
       SRFFMUX::#OFF SRINV::SR SYNC_ATTR::#OFF WF1USED::0 WF2USED::0 WF3USED::0
       WF4USED::0 WG1USED::0 WG2USED::0 WG3USED::0 WG4USED::0 XBMUX::#OFF
       XUSED::#OFF YBMUX::#OFF YBUSED::#OFF YUSED::#OFF F5MUX:k/store_loop[5].memory_bit/F5.S1:
       WSGEN:k/store_loop[5].memory_bit/F.S1.WE:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_18:0,1 "
  ;
inst "k/store_data<4>" "SLICEM",placed R23C17 SLICE_X32Y2  ,
  cfg " BXINV::BX BYINV::BY BYINVOUTUSED:k/store_loop[4].memory_bit/BYINV:0
       BYOUTUSED:k/store_loop[4].memory_bit/BYBUF:0 CEINV::#OFF CLKINV::CLK
       COUTUSED::#OFF CY0F::#OFF CY0G::#OFF CYINIT::#OFF CYSELF::#OFF CYSELG::#OFF
       DIF_MUX::ALTDIF DIGUSED::#OFF DIG_MUX::ALTDIG DXMUX::#OFF DYMUX::1
       F:k/store_loop[4].memory_bit/F.S0:#RAM:D=0x0000 F5USED::0 FFX::#OFF
       FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY:k/store_loop[4].store_flop:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       F_ATTR::#OFF G:k/store_loop[4].memory_bit/G.S0:#RAM:D=0x0000 GYMUX::FX
       G_ATTR::#OFF REVUSED::#OFF SHIFTOUTUSED::#OFF SLICEWE0USED::0 SLICEWE1USED::0
       SRFFMUX::#OFF SRINV::SR SYNC_ATTR::ASYNC WF1USED::0 WF2USED::0 WF3USED::0
       WF4USED::0 WG1USED::0 WG2USED::0 WG3USED::0 WG4USED::0 XBMUX::#OFF
       XUSED::#OFF YBMUX::#OFF YBUSED::#OFF YUSED::#OFF F5MUX:k/store_loop[4].memory_bit/F5.S0:
       F6MUX:k/store_loop[4].memory_bit/F6.S0: WSGEN:k/store_loop[4].memory_bit/F.S0.WE:
       _INST_PROP::XDL_SHAPE_DESC:Shape_19:WIDEFUNC,A\ wide\ function\ starting\ with\ F6\ mux\ \"k/store_loop[4].memory_bit/F6.S0\"
       _INST_PROP::XDL_SHAPE_ALIGN:Shape_19:S0,S2,
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_19:0,0 "
  ;
inst "k/store_loop[4].memory_bit/F5.S1" "SLICEM",placed R23C17 SLICE_X32Y3  ,
  cfg " BXINV::BX BYINV::BY BYINVOUTUSED::#OFF BYOUTUSED::#OFF CEINV::#OFF
       CLKINV::CLK COUTUSED::#OFF CY0F::#OFF CY0G::#OFF CYINIT::#OFF CYSELF::#OFF
       CYSELG::#OFF DIF_MUX::ALTDIF DIGUSED:k/store_loop[4].memory_bit/$1I125:0
       DIG_MUX::BY DXMUX::#OFF DYMUX::#OFF F:k/store_loop[4].memory_bit/F.S1:#RAM:D=0x0000
       F5USED::0 FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF F_ATTR::#OFF
       G:k/store_loop[4].memory_bit/G.S1:#RAM:D=0x0000 GYMUX::#OFF G_ATTR::#OFF
       REVUSED::#OFF SHIFTOUTUSED::#OFF SLICEWE0USED::0 SLICEWE1USED::0
       SRFFMUX::#OFF SRINV::SR SYNC_ATTR::#OFF WF1USED::0 WF2USED::0 WF3USED::0
       WF4USED::0 WG1USED::0 WG2USED::0 WG3USED::0 WG4USED::0 XBMUX::#OFF
       XUSED::#OFF YBMUX::#OFF YBUSED::#OFF YUSED::#OFF F5MUX:k/store_loop[4].memory_bit/F5.S1:
       WSGEN:k/store_loop[4].memory_bit/F.S1.WE:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_19:0,1 "
  ;
inst "k/store_data<3>" "SLICEM",placed R22C17 SLICE_X32Y4  ,
  cfg " BXINV::BX BYINV::BY BYINVOUTUSED:k/store_loop[3].memory_bit/BYINV:0
       BYOUTUSED:k/store_loop[3].memory_bit/BYBUF:0 CEINV::#OFF CLKINV::CLK
       COUTUSED::#OFF CY0F::#OFF CY0G::#OFF CYINIT::#OFF CYSELF::#OFF CYSELG::#OFF
       DIF_MUX::ALTDIF DIGUSED::#OFF DIG_MUX::ALTDIG DXMUX::#OFF DYMUX::1
       F:k/store_loop[3].memory_bit/F.S0:#RAM:D=0x0000 F5USED::0 FFX::#OFF
       FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY:k/store_loop[3].store_flop:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       F_ATTR::#OFF G:k/store_loop[3].memory_bit/G.S0:#RAM:D=0x0000 GYMUX::FX
       G_ATTR::#OFF REVUSED::#OFF SHIFTOUTUSED::#OFF SLICEWE0USED::0 SLICEWE1USED::0
       SRFFMUX::#OFF SRINV::SR SYNC_ATTR::ASYNC WF1USED::0 WF2USED::0 WF3USED::0
       WF4USED::0 WG1USED::0 WG2USED::0 WG3USED::0 WG4USED::0 XBMUX::#OFF
       XUSED::#OFF YBMUX::#OFF YBUSED::#OFF YUSED::#OFF F5MUX:k/store_loop[3].memory_bit/F5.S0:
       F6MUX:k/store_loop[3].memory_bit/F6.S0: WSGEN:k/store_loop[3].memory_bit/F.S0.WE:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_20:0,0 "
  ;
inst "k/arith_result<0>" "SLICEL",placed R21C16 SLICE_X30Y6  ,
  cfg " BXINV::BX BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::0 CY0F::0
       CY0G::G2 CYINIT::BX CYSELF::F CYSELG::G DXMUX::#OFF DYMUX::1 F:k/arith_loop[0].lsb_arith.arith_carry_in_lut:#LUT:D=((A2*A3)@A1)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY:k/arith_loop[0].arith_flop:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF FXUSED::#OFF
       G:k/arith_loop[0].arith_lut:#LUT:D=(A2@(A1@A4)) GYMUX::GXOR REVUSED::#OFF
       SRINV::SR SYNC_ATTR::SYNC XBUSED::#OFF XUSED::#OFF YBUSED::#OFF YUSED::#OFF
       CYMUXF:k/arith_loop[0].lsb_arith.arith_carry_in_muxcy: CYMUXG:k/arith_loop[0].lsb_arith.arith_muxcy:
       GNDF:ProtoComp3.GNDF: XORG:k/arith_loop[0].lsb_arith.arith_xor:
       _INST_PROP::XDL_SHAPE_DESC:Shape_0:CARRY,A\ carry\ chain\ starting\ with\ carry\ mux\ \"k/arith_loop[0].lsb_arith.arith_carry_in_muxcy\"
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_0:0,0 "
  ;
inst "k/arith_result<1>" "SLICEL",placed R21C16 SLICE_X30Y7  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::0 CY0F::F1
       CY0G::G2 CYINIT::CIN CYSELF::F CYSELG::G DXMUX::1 DYMUX::1 F:k/arith_loop[1].arith_lut:#LUT:D=(A1@(A2@A3))
       F5USED::#OFF FFX:k/arith_loop[1].arith_flop:#FF FFX_INIT_ATTR::INIT0
       FFX_SR_ATTR::SRLOW FFY:k/arith_loop[2].arith_flop:#FF FFY_INIT_ATTR::INIT0
       FFY_SR_ATTR::SRLOW FXMUX::FXOR FXUSED::#OFF G:k/arith_loop[2].arith_lut:#LUT:D=(A2@(A1@A3))
       GYMUX::GXOR REVUSED::#OFF SRINV::SR SYNC_ATTR::SYNC XBUSED::#OFF
       XUSED::#OFF YBUSED::#OFF YUSED::#OFF CYMUXF:k/arith_loop[1].mid_arith.arith_muxcy:
       CYMUXG:k/arith_loop[2].mid_arith.arith_muxcy: XORF:k/arith_loop[1].mid_arith.arith_xor:
       XORG:k/arith_loop[2].mid_arith.arith_xor:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_0:0,1 "
  ;
inst "k/arith_result<3>" "SLICEL",placed R20C16 SLICE_X30Y8  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::0 CY0F::F2
       CY0G::G1 CYINIT::CIN CYSELF::F CYSELG::G DXMUX::1 DYMUX::1 F:k/arith_loop[3].arith_lut:#LUT:D=(A2@(A1@A3))
       F5USED::#OFF FFX:k/arith_loop[3].arith_flop:#FF FFX_INIT_ATTR::INIT0
       FFX_SR_ATTR::SRLOW FFY:k/arith_loop[4].arith_flop:#FF FFY_INIT_ATTR::INIT0
       FFY_SR_ATTR::SRLOW FXMUX::FXOR FXUSED::#OFF G:k/arith_loop[4].arith_lut:#LUT:D=(A1@(A2@A3))
       GYMUX::GXOR REVUSED::#OFF SRINV::SR SYNC_ATTR::SYNC XBUSED::#OFF
       XUSED::#OFF YBUSED::#OFF YUSED::#OFF CYMUXF:k/arith_loop[3].mid_arith.arith_muxcy:
       CYMUXG:k/arith_loop[4].mid_arith.arith_muxcy: XORF:k/arith_loop[3].mid_arith.arith_xor:
       XORG:k/arith_loop[4].mid_arith.arith_xor:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_0:0,2 "
  ;
inst "k/arith_result<5>" "SLICEL",placed R20C16 SLICE_X30Y9  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::0 CY0F::F1
       CY0G::G2 CYINIT::CIN CYSELF::F CYSELG::G DXMUX::1 DYMUX::1 F:k/arith_loop[5].arith_lut:#LUT:D=(A1@(A2@A3))
       F5USED::#OFF FFX:k/arith_loop[5].arith_flop:#FF FFX_INIT_ATTR::INIT0
       FFX_SR_ATTR::SRLOW FFY:k/arith_loop[6].arith_flop:#FF FFY_INIT_ATTR::INIT0
       FFY_SR_ATTR::SRLOW FXMUX::FXOR FXUSED::#OFF G:k/arith_loop[6].arith_lut:#LUT:D=(A2@(A1@A3))
       GYMUX::GXOR REVUSED::#OFF SRINV::SR SYNC_ATTR::SYNC XBUSED::#OFF
       XUSED::#OFF YBUSED::#OFF YUSED::#OFF CYMUXF:k/arith_loop[5].mid_arith.arith_muxcy:
       CYMUXG:k/arith_loop[6].mid_arith.arith_muxcy: XORF:k/arith_loop[5].mid_arith.arith_xor:
       XORG:k/arith_loop[6].mid_arith.arith_xor:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_0:0,3 "
  ;
inst "k/arith_result<7>" "SLICEL",placed R19C16 SLICE_X30Y10  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::F1
       CY0G::#OFF CYINIT::CIN CYSELF::F CYSELG::#OFF DXMUX::1 DYMUX::1 F:k/arith_loop[7].arith_lut:#LUT:D=(A1@(A2@A3))
       F5USED::#OFF FFX:k/arith_loop[7].arith_flop:#FF FFX_INIT_ATTR::INIT0
       FFX_SR_ATTR::SRLOW FFY:k/arith_loop[7].msb_arith.arith_carry_flop:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::FXOR FXUSED::#OFF
       G:instruction_wire<14>_rt:#LUT:D=A1
       _BEL_PROP::G:PK_PACKTHRU: GYMUX::GXOR REVUSED::#OFF SRINV::SR SYNC_ATTR::SYNC
       XBUSED::#OFF XUSED::#OFF YBUSED::#OFF YUSED::#OFF CYMUXF:k/arith_loop[7].msb_arith.arith_muxcy:
       XORF:k/arith_loop[7].msb_arith.arith_xor: XORG:k/arith_loop[7].msb_arith.arith_carry_out_xor:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_0:0,4 "
  ;
inst "k/stack_address<0>" "SLICEL",placed R15C16 SLICE_X31Y18  ,
  cfg " BXINV::BX BYINV::#OFF CEINV::CE_B CLKINV::CLK COUTUSED::0 CY0F::F2
       CY0G::G1 CYINIT::BX CYSELF::F CYSELG::G DXMUX::1 DYMUX::1 F:k/stack_count_loop[0].lsb_stack_count.count_lut:#LUT:D=((~A2*(A1+(~A4+~A3)))+(A2*(~A1*(A4*A3))))
       F5USED::#OFF FFX:k/stack_count_loop[0].register_bit:#FF FFX_INIT_ATTR::INIT0
       FFX_SR_ATTR::SRLOW FFY:k/stack_count_loop[1].register_bit:#FF FFY_INIT_ATTR::INIT0
       FFY_SR_ATTR::SRLOW FXMUX::FXOR FXUSED::#OFF G:k/stack_count_loop[1].mid_stack_count.count_lut:#LUT:D=((~A1*(~A2*(~A4+~A3)))+(A1*(A2+(A4*A3))))
       GYMUX::GXOR REVUSED::#OFF SRINV::SR SYNC_ATTR::SYNC XBUSED::#OFF
       XUSED::#OFF YBUSED::#OFF YUSED::#OFF CYMUXF:k/stack_count_loop[0].lsb_stack_count.count_muxcy:
       CYMUXG:k/stack_count_loop[1].mid_stack_count.count_muxcy: XORF:k/stack_count_loop[0].lsb_stack_count.count_xor:
       XORG:k/stack_count_loop[1].mid_stack_count.count_xor:
       _INST_PROP::XDL_SHAPE_DESC:Shape_1:CARRY,A\ carry\ chain\ starting\ with\ carry\ mux\ \"k/stack_count_loop[0].lsb_stack_count.count_muxcy\"
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_1:0,0 "
  ;
inst "k/stack_address<2>" "SLICEL",placed R15C16 SLICE_X31Y19  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::CE_B CLKINV::CLK COUTUSED::0 CY0F::F1
       CY0G::G1 CYINIT::CIN CYSELF::F CYSELG::G DXMUX::1 DYMUX::1 F:k/stack_count_loop[2].mid_stack_count.count_lut:#LUT:D=((~A1*(~A2*(~A4+~A3)))+(A1*(A2+(A4*A3))))
       F5USED::#OFF FFX:k/stack_count_loop[2].register_bit:#FF FFX_INIT_ATTR::INIT0
       FFX_SR_ATTR::SRLOW FFY:k/stack_count_loop[3].register_bit:#FF FFY_INIT_ATTR::INIT0
       FFY_SR_ATTR::SRLOW FXMUX::FXOR FXUSED::#OFF G:k/stack_count_loop[3].mid_stack_count.count_lut:#LUT:D=((~A1*(~A2*(~A4+~A3)))+(A1*(A2+(A4*A3))))
       GYMUX::GXOR REVUSED::#OFF SRINV::SR SYNC_ATTR::SYNC XBUSED::#OFF
       XUSED::#OFF YBUSED::#OFF YUSED::#OFF CYMUXF:k/stack_count_loop[2].mid_stack_count.count_muxcy:
       CYMUXG:k/stack_count_loop[3].mid_stack_count.count_muxcy: XORF:k/stack_count_loop[2].mid_stack_count.count_xor:
       XORG:k/stack_count_loop[3].mid_stack_count.count_xor:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_1:0,1 "
  ;
inst "address_wire<0>" "SLICEL",placed R13C15 SLICE_X29Y22  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE_B CLKINV::CLK COUTUSED::0 CY0F::0
       CY0G::0 CYINIT::BX CYSELF::F CYSELG::G DXMUX::1 DYMUX::1 F:k/pc_loop[0].value_select_mux:#LUT:D=((~A2*A4)+(A2*A3))
       F5USED::#OFF FFX:k/pc_loop[0].register_bit:#FF FFX_INIT_ATTR::INIT0
       FFX_SR_ATTR::SRLOW FFY:k/pc_loop[1].register_bit:#FF FFY_INIT_ATTR::INIT0
       FFY_SR_ATTR::SRLOW FXMUX::FXOR FXUSED::#OFF G:k/pc_loop[1].value_select_mux:#LUT:D=((~A2*A1)+(A2*A4))
       GYMUX::GXOR REVUSED::0 SRINV::SR SYNC_ATTR::SYNC XBUSED::#OFF XUSED::#OFF
       YBUSED::#OFF YUSED::#OFF CYMUXF:k/pc_loop[0].pc_lsb_carry.pc_value_muxcy:
       CYMUXG:k/pc_loop[1].pc_mid_carry.pc_value_muxcy: GNDF:ProtoComp8.GNDF:
       GNDG:ProtoComp8.GNDG: XORF:k/pc_loop[0].pc_lsb_carry.pc_value_xor:
       XORG:k/pc_loop[1].pc_mid_carry.pc_value_xor:
       _INST_PROP::XDL_SHAPE_DESC:Shape_2:CARRY,A\ carry\ chain\ starting\ with\ carry\ mux\ \"k/pc_loop[0].pc_lsb_carry.pc_value_muxcy\"
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_2:0,0 "
  ;
inst "address_wire<2>" "SLICEL",placed R13C15 SLICE_X29Y23  ,
  cfg " BXINV::#OFF BYINV::BY CEINV::CE_B CLKINV::CLK COUTUSED::0 CY0F::0
       CY0G::0 CYINIT::CIN CYSELF::F CYSELG::G DXMUX::1 DYMUX::1 F:k/pc_loop[2].value_select_mux:#LUT:D=((~A2*A3)+(A2*A4))
       F5USED::#OFF FFX:k/pc_loop[2].register_bit:#FF FFX_INIT_ATTR::INIT0
       FFX_SR_ATTR::SRLOW FFY:k/pc_loop[3].register_bit:#FF FFY_INIT_ATTR::INIT0
       FFY_SR_ATTR::SRLOW FXMUX::FXOR FXUSED::#OFF G:k/pc_loop[3].value_select_mux:#LUT:D=((~A2*A4)+(A2*A1))
       GYMUX::GXOR REVUSED::0 SRINV::SR SYNC_ATTR::SYNC XBUSED::#OFF XUSED::#OFF
       YBUSED::#OFF YUSED::#OFF CYMUXF:k/pc_loop[2].pc_mid_carry.pc_value_muxcy:
       CYMUXG:k/pc_loop[3].pc_mid_carry.pc_value_muxcy: GNDF:ProtoComp9.GNDF:
       GNDG:ProtoComp9.GNDG: XORF:k/pc_loop[2].pc_mid_carry.pc_value_xor:
       XORG:k/pc_loop[3].pc_mid_carry.pc_value_xor:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_2:0,1 "
  ;
inst "address_wire<4>" "SLICEL",placed R12C15 SLICE_X29Y24  ,
  cfg " BXINV::#OFF BYINV::BY CEINV::CE_B CLKINV::CLK COUTUSED::0 CY0F::0
       CY0G::0 CYINIT::CIN CYSELF::F CYSELG::G DXMUX::1 DYMUX::1 F:k/pc_loop[4].value_select_mux:#LUT:D=((~A1*A4)+(A1*A3))
       F5USED::#OFF FFX:k/pc_loop[4].register_bit:#FF FFX_INIT_ATTR::INIT0
       FFX_SR_ATTR::SRLOW FFY:k/pc_loop[5].register_bit:#FF FFY_INIT_ATTR::INIT0
       FFY_SR_ATTR::SRLOW FXMUX::FXOR FXUSED::#OFF G:k/pc_loop[5].value_select_mux:#LUT:D=((~A1*A4)+(A1*A2))
       GYMUX::GXOR REVUSED::0 SRINV::SR SYNC_ATTR::SYNC XBUSED::#OFF XUSED::#OFF
       YBUSED::#OFF YUSED::#OFF CYMUXF:k/pc_loop[4].pc_mid_carry.pc_value_muxcy:
       CYMUXG:k/pc_loop[5].pc_mid_carry.pc_value_muxcy: GNDF:ProtoComp9.GNDF.1:
       GNDG:ProtoComp9.GNDG.1: XORF:k/pc_loop[4].pc_mid_carry.pc_value_xor:
       XORG:k/pc_loop[5].pc_mid_carry.pc_value_xor:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_2:0,2 "
  ;
inst "address_wire<6>" "SLICEL",placed R12C15 SLICE_X29Y25  ,
  cfg " BXINV::#OFF BYINV::BY CEINV::CE_B CLKINV::CLK COUTUSED::0 CY0F::0
       CY0G::0 CYINIT::CIN CYSELF::F CYSELG::G DXMUX::1 DYMUX::1 F:k/pc_loop[6].value_select_mux:#LUT:D=((~A4*A3)+(A4*A1))
       F5USED::#OFF FFX:k/pc_loop[6].register_bit:#FF FFX_INIT_ATTR::INIT0
       FFX_SR_ATTR::SRLOW FFY:k/pc_loop[7].register_bit:#FF FFY_INIT_ATTR::INIT0
       FFY_SR_ATTR::SRLOW FXMUX::FXOR FXUSED::#OFF G:k/pc_loop[7].value_select_mux:#LUT:D=((~A4*A2)+(A4*A3))
       GYMUX::GXOR REVUSED::0 SRINV::SR SYNC_ATTR::SYNC XBUSED::#OFF XUSED::#OFF
       YBUSED::#OFF YUSED::#OFF CYMUXF:k/pc_loop[6].pc_mid_carry.pc_value_muxcy:
       CYMUXG:k/pc_loop[7].pc_mid_carry.pc_value_muxcy: GNDF:ProtoComp9.GNDF.2:
       GNDG:ProtoComp9.GNDG.2: XORF:k/pc_loop[6].pc_mid_carry.pc_value_xor:
       XORG:k/pc_loop[7].pc_mid_carry.pc_value_xor:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_2:0,3 "
  ;
inst "address_wire<8>" "SLICEL",placed R11C15 SLICE_X29Y26  ,
  cfg " BXINV::#OFF BYINV::BY CEINV::CE_B CLKINV::CLK COUTUSED::#OFF CY0F::0
       CY0G::#OFF CYINIT::CIN CYSELF::F CYSELG::#OFF DXMUX::1 DYMUX::1 F:k/pc_loop[8].value_select_mux:#LUT:D=((~A3*A4)+(A3*A2))
       F5USED::#OFF FFX:k/pc_loop[8].register_bit:#FF FFX_INIT_ATTR::INIT0
       FFX_SR_ATTR::SRLOW FFY:k/pc_loop[9].register_bit:#FF FFY_INIT_ATTR::INIT0
       FFY_SR_ATTR::SRLOW FXMUX::FXOR FXUSED::#OFF G:k/pc_loop[9].value_select_mux:#LUT:D=((~A3*A1)+(A3*A4))
       GYMUX::GXOR REVUSED::0 SRINV::SR SYNC_ATTR::SYNC XBUSED::#OFF XUSED::#OFF
       YBUSED::#OFF YUSED::#OFF CYMUXF:k/pc_loop[8].pc_mid_carry.pc_value_muxcy:
       GNDF:ProtoComp10.GNDF: XORF:k/pc_loop[8].pc_mid_carry.pc_value_xor:
       XORG:k/pc_loop[9].pc_msb_carry.pc_value_xor:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_2:0,4 "
  ;
inst "k/inc_pc_vector<0>" "SLICEL",placed R13C15 SLICE_X28Y22  ,
  cfg " BXINV::BX BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::0 CY0F::0
       CY0G::0 CYINIT::BX CYSELF::F CYSELG::G DXMUX::#OFF DYMUX::#OFF F:k/pc_loop[0].vector_select_mux:#LUT:D=((~A3*A4)+(A3*A2))
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::FXOR FXUSED::#OFF G:k/pc_loop[1].vector_select_mux:#LUT:D=((~A3*A1)+(A3*A2))
       GYMUX::GXOR REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XUSED::0 YBUSED::#OFF YUSED::0 CYMUXF:k/pc_loop[0].pc_lsb_carry.pc_vector_muxcy:
       CYMUXG:k/pc_loop[1].pc_mid_carry.pc_vector_muxcy: GNDF:ProtoComp11.GNDF:
       GNDG:ProtoComp11.GNDG: XORF:k/pc_loop[0].pc_lsb_carry.pc_vector_xor:
       XORG:k/pc_loop[1].pc_mid_carry.pc_vector_xor:
       _INST_PROP::XDL_SHAPE_DESC:Shape_3:CARRY,A\ carry\ chain\ starting\ with\ carry\ mux\ \"k/pc_loop[0].pc_lsb_carry.pc_vector_muxcy\"
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_3:0,0 "
  ;
inst "k/inc_pc_vector<2>" "SLICEL",placed R13C15 SLICE_X28Y23  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::0 CY0F::0
       CY0G::0 CYINIT::CIN CYSELF::F CYSELG::G DXMUX::#OFF DYMUX::#OFF F:k/pc_loop[2].vector_select_mux:#LUT:D=((~A2*A3)+(A2*A4))
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::FXOR FXUSED::#OFF G:k/pc_loop[3].vector_select_mux:#LUT:D=((~A2*A3)+(A2*A4))
       GYMUX::GXOR REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XUSED::0 YBUSED::#OFF YUSED::0 CYMUXF:k/pc_loop[2].pc_mid_carry.pc_vector_muxcy:
       CYMUXG:k/pc_loop[3].pc_mid_carry.pc_vector_muxcy: GNDF:ProtoComp12.GNDF:
       GNDG:ProtoComp12.GNDG: XORF:k/pc_loop[2].pc_mid_carry.pc_vector_xor:
       XORG:k/pc_loop[3].pc_mid_carry.pc_vector_xor:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_3:0,1 "
  ;
inst "k/inc_pc_vector<4>" "SLICEL",placed R12C15 SLICE_X28Y24  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::0 CY0F::0
       CY0G::0 CYINIT::CIN CYSELF::F CYSELG::G DXMUX::#OFF DYMUX::#OFF F:k/pc_loop[4].vector_select_mux:#LUT:D=((~A3*A1)+(A3*A2))
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::FXOR FXUSED::#OFF G:k/pc_loop[5].vector_select_mux:#LUT:D=((~A3*A1)+(A3*A2))
       GYMUX::GXOR REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XUSED::0 YBUSED::#OFF YUSED::0 CYMUXF:k/pc_loop[4].pc_mid_carry.pc_vector_muxcy:
       CYMUXG:k/pc_loop[5].pc_mid_carry.pc_vector_muxcy: GNDF:ProtoComp12.GNDF.1:
       GNDG:ProtoComp12.GNDG.1: XORF:k/pc_loop[4].pc_mid_carry.pc_vector_xor:
       XORG:k/pc_loop[5].pc_mid_carry.pc_vector_xor:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_3:0,2 "
  ;
inst "k/inc_pc_vector<6>" "SLICEL",placed R12C15 SLICE_X28Y25  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::0 CY0F::0
       CY0G::0 CYINIT::CIN CYSELF::F CYSELG::G DXMUX::#OFF DYMUX::#OFF F:k/pc_loop[6].vector_select_mux:#LUT:D=((~A3*A2)+(A3*A4))
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::FXOR FXUSED::#OFF G:k/pc_loop[7].vector_select_mux:#LUT:D=((~A3*A2)+(A3*A4))
       GYMUX::GXOR REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XUSED::0 YBUSED::#OFF YUSED::0 CYMUXF:k/pc_loop[6].pc_mid_carry.pc_vector_muxcy:
       CYMUXG:k/pc_loop[7].pc_mid_carry.pc_vector_muxcy: GNDF:ProtoComp12.GNDF.2:
       GNDG:ProtoComp12.GNDG.2: XORF:k/pc_loop[6].pc_mid_carry.pc_vector_xor:
       XORG:k/pc_loop[7].pc_mid_carry.pc_vector_xor:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_3:0,3 "
  ;
inst "k/inc_pc_vector<8>" "SLICEL",placed R11C15 SLICE_X28Y26  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::0 CY0G::#OFF CYINIT::CIN CYSELF::F CYSELG::#OFF DXMUX::#OFF
       DYMUX::#OFF F:k/pc_loop[8].vector_select_mux:#LUT:D=((~A3*A1)+(A3*A4))
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::FXOR FXUSED::#OFF G:k/pc_loop[9].vector_select_mux:#LUT:D=((~A3*A2)+(A3*A4))
       GYMUX::GXOR REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XUSED::0 YBUSED::#OFF YUSED::0 CYMUXF:k/pc_loop[8].pc_mid_carry.pc_vector_muxcy:
       GNDF:ProtoComp13.GNDF: XORF:k/pc_loop[8].pc_mid_carry.pc_vector_xor:
       XORG:k/pc_loop[9].pc_msb_carry.pc_vector_xor:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_3:0,4 "
  ;
inst "k/sel_carry<1>" "SLICEL",placed R16C15 SLICE_X29Y16  ,
  cfg " BXINV::BX BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::0 CY0F::F1
       CY0G::G2 CYINIT::BX CYSELF::F CYSELG::G DXMUX::#OFF DYMUX::#OFF F:k/sel_shadow_carry_lut:#LUT:D=~A2
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:instruction_wire<15>_rt:#LUT:D=A3
       _BEL_PROP::G:PK_PACKTHRU: GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF
       XBUSED::#OFF XUSED::#OFF YBUSED::#OFF YUSED::#OFF CYMUXF:k/sel_shadow_muxcy:
       CYMUXG:k/sel_shift_muxcy:
       _INST_PROP::XDL_SHAPE_DESC:Shape_4:CARRY,A\ carry\ chain\ starting\ with\ carry\ mux\ \"k/sel_shadow_muxcy\"
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_4:0,0 "
  ;
inst "k/sel_carry<3>" "SLICEL",placed R16C15 SLICE_X29Y17  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::0 CY0F::F1
       CY0G::G2 CYINIT::CIN CYSELF::F CYSELG::G DXMUX::#OFF DYMUX::#OFF
       F:k/sel_arith_carry_lut:#LUT:D=(~A2+A4) F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF
       FFX_SR_ATTR::#OFF FFY::#OFF FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF
       FXMUX::#OFF FXUSED::#OFF G:k/sel_parity_lut:#LUT:D=(~A1+(A3+~A4))
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XUSED::#OFF YBUSED::#OFF YUSED::#OFF CYMUXF:k/sel_arith_muxcy: CYMUXG:k/sel_parity_muxcy:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_4:0,1 "
  ;
inst "k/carry_flag" "SLICEL",placed R15C15 SLICE_X29Y18  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::CIN CYSELF::#OFF CYSELG::#OFF DXMUX::1 DYMUX::#OFF
       F:N0_119.SLICEL_F:#LUT:D=0 F5USED::#OFF FFX:k/carry_flag_flop:#FF
       FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY::#OFF FFY_INIT_ATTR::#OFF
       FFY_SR_ATTR::#OFF FXMUX::FXOR FXUSED::#OFF G::#OFF GYMUX::#OFF REVUSED::#OFF
       SRINV::SR SYNC_ATTR::SYNC XBUSED::#OFF XUSED::#OFF YBUSED::#OFF YUSED::#OFF
       XORF:k/carry_xor:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_4:0,2 "
  ;
inst "k/high_zero_carry" "SLICEL",placed R20C17 SLICE_X33Y8  ,
  cfg " BXINV::BX BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::0 CY0F::0
       CY0G::0 CYINIT::BX CYSELF::F CYSELG::G DXMUX::#OFF DYMUX::#OFF F:k/low_zero_lut:#LUT:D=(~A1*(~A2*(~A4*~A3)))
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:k/high_zero_lut:#LUT:D=(~A1*(~A4*(~A3*~A2)))
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XUSED::#OFF YBUSED::#OFF YUSED::#OFF CYMUXF:k/low_zero_muxcy: CYMUXG:k/high_zero_cymux:
       GNDF:ProtoComp17.GNDF: GNDG:ProtoComp17.GNDG:
       _INST_PROP::XDL_SHAPE_DESC:Shape_5:CARRY,A\ carry\ chain\ starting\ with\ carry\ mux\ \"k/low_zero_muxcy\"
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_5:0,0 "
  ;
inst "k/zero_flag" "SLICEL",placed R20C17 SLICE_X33Y9  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::F1
       CY0G::#OFF CYINIT::CIN CYSELF::F CYSELG::#OFF DXMUX::#OFF DYMUX::1
       F:k/sel_shadow_zero_lut:#LUT:D=(~A2+~A4) F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF
       FFX_SR_ATTR::#OFF FFY:k/zero_flag_flop:#FF FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW
       FXMUX::#OFF FXUSED::#OFF G:N0_122.SLICEL_G:#LUT:D=0 GYMUX::GXOR REVUSED::#OFF
       SRINV::SR SYNC_ATTR::SYNC XBUSED::#OFF XUSED::#OFF YBUSED::#OFF YUSED::#OFF
       CYMUXF:k/zero_cymux: XORG:k/zero_xor:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_5:0,1 "
  ;
inst "d/Result<0>" "SLICEL",placed R9C12 SLICE_X22Y30  ,
  cfg " BXINV::BX BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::0 CY0F::1
       CY0G::0 CYINIT::BX CYSELF::F CYSELG::G DXMUX::#OFF DYMUX::#OFF F:d/Mcount_segment_lut<0>_INV_0:#LUT:D=~A4
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::FXOR FXUSED::#OFF G:d/segment<1>_rt:#LUT:D=A2
       _BEL_PROP::G:PK_PACKTHRU: GYMUX::GXOR REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF
       XBUSED::#OFF XUSED::0 YBUSED::#OFF YUSED::0 C1VDD:ProtoComp19.C1VDD:
       CYMUXF:d/Mcount_segment_cy<0>: CYMUXG:d/Mcount_segment_cy<1>: GNDG:ProtoComp19.GNDG:
       XORF:d/Mcount_segment_xor<0>: XORG:d/Mcount_segment_xor<1>:
       _INST_PROP::XDL_SHAPE_DESC:Shape_6:CARRY,A\ carry\ chain\ starting\ with\ carry\ mux\ \"d/Mcount_segment_cy<0>\"
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_6:0,0 "
  ;
inst "d/Result<2>" "SLICEL",placed R9C12 SLICE_X22Y31  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::0 CY0F::0
       CY0G::0 CYINIT::CIN CYSELF::F CYSELG::G DXMUX::#OFF DYMUX::#OFF F:d/segment<2>_rt:#LUT:D=A4
       _BEL_PROP::F:PK_PACKTHRU: F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF
       FFX_SR_ATTR::#OFF FFY::#OFF FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF
       FXMUX::FXOR FXUSED::#OFF G:d/segment<3>_rt:#LUT:D=A2
       _BEL_PROP::G:PK_PACKTHRU: GYMUX::GXOR REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF
       XBUSED::#OFF XUSED::0 YBUSED::#OFF YUSED::0 CYMUXF:d/Mcount_segment_cy<2>:
       CYMUXG:d/Mcount_segment_cy<3>: GNDF:ProtoComp20.GNDF: GNDG:ProtoComp20.GNDG:
       XORF:d/Mcount_segment_xor<2>: XORG:d/Mcount_segment_xor<3>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_6:0,1 "
  ;
inst "d/Result<4>" "SLICEL",placed R8C12 SLICE_X22Y32  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::0 CY0F::0
       CY0G::0 CYINIT::CIN CYSELF::F CYSELG::G DXMUX::#OFF DYMUX::#OFF F:d/segment<4>_rt:#LUT:D=A4
       _BEL_PROP::F:PK_PACKTHRU: F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF
       FFX_SR_ATTR::#OFF FFY::#OFF FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF
       FXMUX::FXOR FXUSED::#OFF G:d/segment<5>_rt:#LUT:D=A2
       _BEL_PROP::G:PK_PACKTHRU: GYMUX::GXOR REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF
       XBUSED::#OFF XUSED::0 YBUSED::#OFF YUSED::0 CYMUXF:d/Mcount_segment_cy<4>:
       CYMUXG:d/Mcount_segment_cy<5>: GNDF:ProtoComp20.GNDF.1: GNDG:ProtoComp20.GNDG.1:
       XORF:d/Mcount_segment_xor<4>: XORG:d/Mcount_segment_xor<5>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_6:0,2 "
  ;
inst "d/Result<6>" "SLICEL",placed R8C12 SLICE_X22Y33  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::0 CY0F::0
       CY0G::0 CYINIT::CIN CYSELF::F CYSELG::G DXMUX::#OFF DYMUX::#OFF F:d/segment<6>_rt:#LUT:D=A4
       _BEL_PROP::F:PK_PACKTHRU: F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF
       FFX_SR_ATTR::#OFF FFY::#OFF FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF
       FXMUX::FXOR FXUSED::#OFF G:d/segment<7>_rt:#LUT:D=A1
       _BEL_PROP::G:PK_PACKTHRU: GYMUX::GXOR REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF
       XBUSED::#OFF XUSED::0 YBUSED::#OFF YUSED::0 CYMUXF:d/Mcount_segment_cy<6>:
       CYMUXG:d/Mcount_segment_cy<7>: GNDF:ProtoComp20.GNDF.2: GNDG:ProtoComp20.GNDG.2:
       XORF:d/Mcount_segment_xor<6>: XORG:d/Mcount_segment_xor<7>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_6:0,3 "
  ;
inst "d/Result<8>" "SLICEL",placed R7C12 SLICE_X22Y34  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::0 CY0F::0
       CY0G::0 CYINIT::CIN CYSELF::F CYSELG::G DXMUX::#OFF DYMUX::#OFF F:d/segment<8>_rt:#LUT:D=A4
       _BEL_PROP::F:PK_PACKTHRU: F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF
       FFX_SR_ATTR::#OFF FFY::#OFF FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF
       FXMUX::FXOR FXUSED::#OFF G:d/segment<9>_rt:#LUT:D=A2
       _BEL_PROP::G:PK_PACKTHRU: GYMUX::GXOR REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF
       XBUSED::#OFF XUSED::0 YBUSED::#OFF YUSED::0 CYMUXF:d/Mcount_segment_cy<8>:
       CYMUXG:d/Mcount_segment_cy<9>: GNDF:ProtoComp20.GNDF.3: GNDG:ProtoComp20.GNDG.3:
       XORF:d/Mcount_segment_xor<8>: XORG:d/Mcount_segment_xor<9>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_6:0,4 "
  ;
inst "d/Result<10>" "SLICEL",placed R7C12 SLICE_X22Y35  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::0 CY0F::0
       CY0G::0 CYINIT::CIN CYSELF::F CYSELG::G DXMUX::#OFF DYMUX::#OFF F:d/segment<10>_rt:#LUT:D=A1
       _BEL_PROP::F:PK_PACKTHRU: F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF
       FFX_SR_ATTR::#OFF FFY::#OFF FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF
       FXMUX::FXOR FXUSED::#OFF G:d/segment<11>_rt:#LUT:D=A3
       _BEL_PROP::G:PK_PACKTHRU: GYMUX::GXOR REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF
       XBUSED::#OFF XUSED::0 YBUSED::#OFF YUSED::0 CYMUXF:d/Mcount_segment_cy<10>:
       CYMUXG:d/Mcount_segment_cy<11>: GNDF:ProtoComp20.GNDF.4: GNDG:ProtoComp20.GNDG.4:
       XORF:d/Mcount_segment_xor<10>: XORG:d/Mcount_segment_xor<11>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_6:0,5 "
  ;
inst "d/Result<12>" "SLICEL",placed R6C12 SLICE_X22Y36  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::0 CY0F::0
       CY0G::0 CYINIT::CIN CYSELF::F CYSELG::G DXMUX::#OFF DYMUX::#OFF F:d/segment<12>_rt:#LUT:D=A4
       _BEL_PROP::F:PK_PACKTHRU: F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF
       FFX_SR_ATTR::#OFF FFY::#OFF FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF
       FXMUX::FXOR FXUSED::#OFF G:d/segment<13>_rt:#LUT:D=A2
       _BEL_PROP::G:PK_PACKTHRU: GYMUX::GXOR REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF
       XBUSED::#OFF XUSED::0 YBUSED::#OFF YUSED::0 CYMUXF:d/Mcount_segment_cy<12>:
       CYMUXG:d/Mcount_segment_cy<13>: GNDF:ProtoComp20.GNDF.5: GNDG:ProtoComp20.GNDG.5:
       XORF:d/Mcount_segment_xor<12>: XORG:d/Mcount_segment_xor<13>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_6:0,6 "
  ;
inst "d/Result<14>" "SLICEL",placed R6C12 SLICE_X22Y37  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::0 CY0F::0
       CY0G::0 CYINIT::CIN CYSELF::F CYSELG::G DXMUX::#OFF DYMUX::#OFF F:d/segment<14>_rt:#LUT:D=A2
       _BEL_PROP::F:PK_PACKTHRU: F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF
       FFX_SR_ATTR::#OFF FFY::#OFF FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF
       FXMUX::FXOR FXUSED::#OFF G:d/segment<15>_rt:#LUT:D=A1
       _BEL_PROP::G:PK_PACKTHRU: GYMUX::GXOR REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF
       XBUSED::#OFF XUSED::0 YBUSED::#OFF YUSED::0 CYMUXF:d/Mcount_segment_cy<14>:
       CYMUXG:d/Mcount_segment_cy<15>: GNDF:ProtoComp20.GNDF.6: GNDG:ProtoComp20.GNDG.6:
       XORF:d/Mcount_segment_xor<14>: XORG:d/Mcount_segment_xor<15>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_6:0,7 "
  ;
inst "d/Result<16>" "SLICEL",placed R5C12 SLICE_X22Y38  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::0 CY0F::0
       CY0G::0 CYINIT::CIN CYSELF::F CYSELG::G DXMUX::#OFF DYMUX::#OFF F:d/segment<16>_rt:#LUT:D=A2
       _BEL_PROP::F:PK_PACKTHRU: F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF
       FFX_SR_ATTR::#OFF FFY::#OFF FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF
       FXMUX::FXOR FXUSED::#OFF G:d/segment<17>_rt:#LUT:D=A2
       _BEL_PROP::G:PK_PACKTHRU: GYMUX::GXOR REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF
       XBUSED::#OFF XUSED::0 YBUSED::#OFF YUSED::0 CYMUXF:d/Mcount_segment_cy<16>:
       CYMUXG:d/Mcount_segment_cy<17>: GNDF:ProtoComp20.GNDF.7: GNDG:ProtoComp20.GNDG.7:
       XORF:d/Mcount_segment_xor<16>: XORG:d/Mcount_segment_xor<17>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_6:0,8 "
  ;
inst "d/Result<18>" "SLICEL",placed R5C12 SLICE_X22Y39  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::0 CY0F::0
       CY0G::0 CYINIT::CIN CYSELF::F CYSELG::G DXMUX::#OFF DYMUX::#OFF F:d/segment<18>_rt:#LUT:D=A3
       _BEL_PROP::F:PK_PACKTHRU: F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF
       FFX_SR_ATTR::#OFF FFY::#OFF FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF
       FXMUX::FXOR FXUSED::#OFF G:d/segment<19>_rt:#LUT:D=A1
       _BEL_PROP::G:PK_PACKTHRU: GYMUX::GXOR REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF
       XBUSED::#OFF XUSED::0 YBUSED::#OFF YUSED::0 CYMUXF:d/Mcount_segment_cy<18>:
       CYMUXG:d/Mcount_segment_cy<19>: GNDF:ProtoComp20.GNDF.8: GNDG:ProtoComp20.GNDG.8:
       XORF:d/Mcount_segment_xor<18>: XORG:d/Mcount_segment_xor<19>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_6:0,9 "
  ;
inst "d/Result<20>" "SLICEL",placed R4C12 SLICE_X22Y40  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::0 CY0F::0
       CY0G::0 CYINIT::CIN CYSELF::F CYSELG::G DXMUX::#OFF DYMUX::#OFF F:d/segment<20>_rt:#LUT:D=A2
       _BEL_PROP::F:PK_PACKTHRU: F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF
       FFX_SR_ATTR::#OFF FFY::#OFF FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF
       FXMUX::FXOR FXUSED::#OFF G:d/segment<21>_rt:#LUT:D=A2
       _BEL_PROP::G:PK_PACKTHRU: GYMUX::GXOR REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF
       XBUSED::#OFF XUSED::0 YBUSED::#OFF YUSED::0 CYMUXF:d/Mcount_segment_cy<20>:
       CYMUXG:d/Mcount_segment_cy<21>: GNDF:ProtoComp20.GNDF.9: GNDG:ProtoComp20.GNDG.9:
       XORF:d/Mcount_segment_xor<20>: XORG:d/Mcount_segment_xor<21>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_6:0,10 "
  ;
inst "d/Result<22>" "SLICEL",placed R4C12 SLICE_X22Y41  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::0 CY0F::0
       CY0G::0 CYINIT::CIN CYSELF::F CYSELG::G DXMUX::#OFF DYMUX::#OFF F:d/segment<22>_rt:#LUT:D=A3
       _BEL_PROP::F:PK_PACKTHRU: F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF
       FFX_SR_ATTR::#OFF FFY::#OFF FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF
       FXMUX::FXOR FXUSED::#OFF G:d/segment<23>_rt:#LUT:D=A1
       _BEL_PROP::G:PK_PACKTHRU: GYMUX::GXOR REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF
       XBUSED::#OFF XUSED::0 YBUSED::#OFF YUSED::0 CYMUXF:d/Mcount_segment_cy<22>:
       CYMUXG:d/Mcount_segment_cy<23>: GNDF:ProtoComp20.GNDF.10: GNDG:ProtoComp20.GNDG.10:
       XORF:d/Mcount_segment_xor<22>: XORG:d/Mcount_segment_xor<23>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_6:0,11 "
  ;
inst "d/Result<24>" "SLICEL",placed R3C12 SLICE_X22Y42  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::0 CY0F::0
       CY0G::0 CYINIT::CIN CYSELF::F CYSELG::G DXMUX::#OFF DYMUX::#OFF F:d/segment<24>_rt:#LUT:D=A2
       _BEL_PROP::F:PK_PACKTHRU: F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF
       FFX_SR_ATTR::#OFF FFY::#OFF FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF
       FXMUX::FXOR FXUSED::#OFF G:d/segment<25>_rt:#LUT:D=A1
       _BEL_PROP::G:PK_PACKTHRU: GYMUX::GXOR REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF
       XBUSED::#OFF XUSED::0 YBUSED::#OFF YUSED::0 CYMUXF:d/Mcount_segment_cy<24>:
       CYMUXG:d/Mcount_segment_cy<25>: GNDF:ProtoComp20.GNDF.11: GNDG:ProtoComp20.GNDG.11:
       XORF:d/Mcount_segment_xor<24>: XORG:d/Mcount_segment_xor<25>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_6:0,12 "
  ;
inst "d/Result<26>" "SLICEL",placed R3C12 SLICE_X22Y43  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::0 CY0F::0
       CY0G::0 CYINIT::CIN CYSELF::F CYSELG::G DXMUX::#OFF DYMUX::#OFF F:d/segment<26>_rt:#LUT:D=A4
       _BEL_PROP::F:PK_PACKTHRU: F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF
       FFX_SR_ATTR::#OFF FFY::#OFF FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF
       FXMUX::FXOR FXUSED::#OFF G:d/segment<27>_rt:#LUT:D=A3
       _BEL_PROP::G:PK_PACKTHRU: GYMUX::GXOR REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF
       XBUSED::#OFF XUSED::0 YBUSED::#OFF YUSED::0 CYMUXF:d/Mcount_segment_cy<26>:
       CYMUXG:d/Mcount_segment_cy<27>: GNDF:ProtoComp20.GNDF.12: GNDG:ProtoComp20.GNDG.12:
       XORF:d/Mcount_segment_xor<26>: XORG:d/Mcount_segment_xor<27>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_6:0,13 "
  ;
inst "d/Result<28>" "SLICEL",placed R2C12 SLICE_X22Y44  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::0 CY0F::0
       CY0G::0 CYINIT::CIN CYSELF::F CYSELG::G DXMUX::#OFF DYMUX::#OFF F:d/segment<28>_rt:#LUT:D=A4
       _BEL_PROP::F:PK_PACKTHRU: F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF
       FFX_SR_ATTR::#OFF FFY::#OFF FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF
       FXMUX::FXOR FXUSED::#OFF G:d/segment<29>_rt:#LUT:D=A2
       _BEL_PROP::G:PK_PACKTHRU: GYMUX::GXOR REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF
       XBUSED::#OFF XUSED::0 YBUSED::#OFF YUSED::0 CYMUXF:d/Mcount_segment_cy<28>:
       CYMUXG:d/Mcount_segment_cy<29>: GNDF:ProtoComp20.GNDF.13: GNDG:ProtoComp20.GNDG.13:
       XORF:d/Mcount_segment_xor<28>: XORG:d/Mcount_segment_xor<29>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_6:0,14 "
  ;
inst "d/Result<30>" "SLICEL",placed R2C12 SLICE_X22Y45  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::0 CY0G::#OFF CYINIT::CIN CYSELF::F CYSELG::#OFF DXMUX::#OFF
       DYMUX::#OFF F:d/segment<30>_rt:#LUT:D=A1
       _BEL_PROP::F:PK_PACKTHRU: F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF
       FFX_SR_ATTR::#OFF FFY::#OFF FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF
       FXMUX::FXOR FXUSED::#OFF G:d/segment<31>_rt:#LUT:D=A3
       _BEL_PROP::G:PK_PACKTHRU: GYMUX::GXOR REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF
       XBUSED::#OFF XUSED::0 YBUSED::#OFF YUSED::0 CYMUXF:d/Mcount_segment_cy<30>:
       GNDF:ProtoComp21.GNDF: XORF:d/Mcount_segment_xor<30>: XORG:d/Mcount_segment_xor<31>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_6:0,15 "
  ;
inst "c/counter<0>" "SLICEL",placed R24C3 SLICE_X4Y0  ,
  cfg " BXINV::BX BYINV::BY CEINV::#OFF CLKINV::CLK COUTUSED::0 CY0F::1
       CY0G::0 CYINIT::BX CYSELF::F CYSELG::G DXMUX::1 DYMUX::#OFF F:c/Mcount_counter_lut<0>_INV_0:#LUT:D=~A2
       F5USED::#OFF FFX:c/counter_0:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW
       FFY::#OFF FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::FXOR FXUSED::#OFF
       G:c/counter<1>_rt:#LUT:D=A2
       _BEL_PROP::G:PK_PACKTHRU: GYMUX::GXOR REVUSED::0 SRINV::SR SYNC_ATTR::SYNC
       XBUSED::#OFF XUSED::#OFF YBUSED::#OFF YUSED::0 C1VDD:ProtoComp22.C1VDD:
       CYMUXF:c/Mcount_counter_cy<0>: CYMUXG:c/Mcount_counter_cy<1>: GNDG:ProtoComp22.GNDG:
       XORF:c/Mcount_counter_xor<0>: XORG:c/Mcount_counter_xor<1>:
       _INST_PROP::XDL_SHAPE_DESC:Shape_7:CARRY,A\ carry\ chain\ starting\ with\ carry\ mux\ \"c/Mcount_counter_cy<0>\"
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_7:0,0 "
  ;
inst "c/counter<2>" "SLICEL",placed R24C3 SLICE_X4Y1  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::0 CY0F::0
       CY0G::0 CYINIT::CIN CYSELF::F CYSELG::G DXMUX::1 DYMUX::#OFF F:c/counter<2>_rt:#LUT:D=A1
       _BEL_PROP::F:PK_PACKTHRU: F5USED::#OFF FFX:c/counter_2:#FF FFX_INIT_ATTR::INIT0
       FFX_SR_ATTR::SRLOW FFY::#OFF FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF
       FXMUX::FXOR FXUSED::#OFF G:c/counter<3>_rt:#LUT:D=A1
       _BEL_PROP::G:PK_PACKTHRU: GYMUX::GXOR REVUSED::#OFF SRINV::SR SYNC_ATTR::SYNC
       XBUSED::#OFF XUSED::#OFF YBUSED::#OFF YUSED::0 CYMUXF:c/Mcount_counter_cy<2>:
       CYMUXG:c/Mcount_counter_cy<3>: GNDF:ProtoComp23.GNDF: GNDG:ProtoComp23.GNDG:
       XORF:c/Mcount_counter_xor<2>: XORG:c/Mcount_counter_xor<3>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_7:0,1 "
  ;
inst "c/counter<4>" "SLICEL",placed R23C3 SLICE_X4Y2  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::0 CY0F::0
       CY0G::0 CYINIT::CIN CYSELF::F CYSELG::G DXMUX::1 DYMUX::#OFF F:c/counter<4>_rt:#LUT:D=A4
       _BEL_PROP::F:PK_PACKTHRU: F5USED::#OFF FFX:c/counter_4:#FF FFX_INIT_ATTR::INIT0
       FFX_SR_ATTR::SRLOW FFY::#OFF FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF
       FXMUX::FXOR FXUSED::#OFF G:c/counter<5>_rt:#LUT:D=A2
       _BEL_PROP::G:PK_PACKTHRU: GYMUX::GXOR REVUSED::#OFF SRINV::SR SYNC_ATTR::SYNC
       XBUSED::#OFF XUSED::#OFF YBUSED::#OFF YUSED::0 CYMUXF:c/Mcount_counter_cy<4>:
       CYMUXG:c/Mcount_counter_cy<5>: GNDF:ProtoComp23.GNDF.1: GNDG:ProtoComp23.GNDG.1:
       XORF:c/Mcount_counter_xor<4>: XORG:c/Mcount_counter_xor<5>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_7:0,2 "
  ;
inst "c/counter<6>" "SLICEL",placed R23C3 SLICE_X4Y3  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::0 CY0F::0
       CY0G::0 CYINIT::CIN CYSELF::F CYSELG::G DXMUX::1 DYMUX::#OFF F:c/counter<6>_rt:#LUT:D=A3
       _BEL_PROP::F:PK_PACKTHRU: F5USED::#OFF FFX:c/counter_6:#FF FFX_INIT_ATTR::INIT0
       FFX_SR_ATTR::SRLOW FFY::#OFF FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF
       FXMUX::FXOR FXUSED::#OFF G:c/counter<7>_rt:#LUT:D=A1
       _BEL_PROP::G:PK_PACKTHRU: GYMUX::GXOR REVUSED::#OFF SRINV::SR SYNC_ATTR::SYNC
       XBUSED::#OFF XUSED::#OFF YBUSED::#OFF YUSED::0 CYMUXF:c/Mcount_counter_cy<6>:
       CYMUXG:c/Mcount_counter_cy<7>: GNDF:ProtoComp23.GNDF.2: GNDG:ProtoComp23.GNDG.2:
       XORF:c/Mcount_counter_xor<6>: XORG:c/Mcount_counter_xor<7>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_7:0,3 "
  ;
inst "c/counter<8>" "SLICEL",placed R22C3 SLICE_X4Y4  ,
  cfg " BXINV::#OFF BYINV::BY CEINV::#OFF CLKINV::CLK COUTUSED::0 CY0F::0
       CY0G::0 CYINIT::CIN CYSELF::F CYSELG::G DXMUX::1 DYMUX::#OFF F:c/counter<8>_rt:#LUT:D=A4
       _BEL_PROP::F:PK_PACKTHRU: F5USED::#OFF FFX:c/counter_8:#FF FFX_INIT_ATTR::INIT0
       FFX_SR_ATTR::SRLOW FFY::#OFF FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF
       FXMUX::FXOR FXUSED::#OFF G:c/counter<9>_rt:#LUT:D=A4
       _BEL_PROP::G:PK_PACKTHRU: GYMUX::GXOR REVUSED::0 SRINV::SR SYNC_ATTR::SYNC
       XBUSED::#OFF XUSED::#OFF YBUSED::#OFF YUSED::0 CYMUXF:c/Mcount_counter_cy<8>:
       CYMUXG:c/Mcount_counter_cy<9>: GNDF:ProtoComp24.GNDF: GNDG:ProtoComp24.GNDG:
       XORF:c/Mcount_counter_xor<8>: XORG:c/Mcount_counter_xor<9>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_7:0,4 "
  ;
inst "c/counter<10>" "SLICEL",placed R22C3 SLICE_X4Y5  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::0 CY0F::0
       CY0G::0 CYINIT::CIN CYSELF::F CYSELG::G DXMUX::1 DYMUX::1 F:c/counter<10>_rt:#LUT:D=A1
       _BEL_PROP::F:PK_PACKTHRU: F5USED::#OFF FFX:c/counter_10:#FF FFX_INIT_ATTR::INIT0
       FFX_SR_ATTR::SRLOW FFY:c/counter_11:#FF FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW
       FXMUX::FXOR FXUSED::#OFF G:c/counter<11>_rt:#LUT:D=A3
       _BEL_PROP::G:PK_PACKTHRU: GYMUX::GXOR REVUSED::#OFF SRINV::SR SYNC_ATTR::SYNC
       XBUSED::#OFF XUSED::#OFF YBUSED::#OFF YUSED::#OFF CYMUXF:c/Mcount_counter_cy<10>:
       CYMUXG:c/Mcount_counter_cy<11>: GNDF:ProtoComp25.GNDF: GNDG:ProtoComp25.GNDG:
       XORF:c/Mcount_counter_xor<10>: XORG:c/Mcount_counter_xor<11>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_7:0,5 "
  ;
inst "c/counter<12>" "SLICEL",placed R21C3 SLICE_X4Y6  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::0 CY0F::0
       CY0G::0 CYINIT::CIN CYSELF::F CYSELG::G DXMUX::1 DYMUX::#OFF F:c/counter<12>_rt:#LUT:D=A4
       _BEL_PROP::F:PK_PACKTHRU: F5USED::#OFF FFX:c/counter_12:#FF FFX_INIT_ATTR::INIT0
       FFX_SR_ATTR::SRLOW FFY::#OFF FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF
       FXMUX::FXOR FXUSED::#OFF G:c/counter<13>_rt:#LUT:D=A3
       _BEL_PROP::G:PK_PACKTHRU: GYMUX::GXOR REVUSED::#OFF SRINV::SR SYNC_ATTR::SYNC
       XBUSED::#OFF XUSED::#OFF YBUSED::#OFF YUSED::0 CYMUXF:c/Mcount_counter_cy<12>:
       CYMUXG:c/Mcount_counter_cy<13>: GNDF:ProtoComp23.GNDF.3: GNDG:ProtoComp23.GNDG.3:
       XORF:c/Mcount_counter_xor<12>: XORG:c/Mcount_counter_xor<13>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_7:0,6 "
  ;
inst "c/counter<14>" "SLICEL",placed R21C3 SLICE_X4Y7  ,
  cfg " BXINV::#OFF BYINV::BY CEINV::#OFF CLKINV::CLK COUTUSED::0 CY0F::0
       CY0G::0 CYINIT::CIN CYSELF::F CYSELG::G DXMUX::1 DYMUX::#OFF F:c/counter<14>_rt:#LUT:D=A2
       _BEL_PROP::F:PK_PACKTHRU: F5USED::#OFF FFX:c/counter_14:#FF FFX_INIT_ATTR::INIT0
       FFX_SR_ATTR::SRLOW FFY::#OFF FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF
       FXMUX::FXOR FXUSED::#OFF G:c/counter<15>_rt:#LUT:D=A4
       _BEL_PROP::G:PK_PACKTHRU: GYMUX::GXOR REVUSED::0 SRINV::SR SYNC_ATTR::SYNC
       XBUSED::#OFF XUSED::#OFF YBUSED::#OFF YUSED::0 CYMUXF:c/Mcount_counter_cy<14>:
       CYMUXG:c/Mcount_counter_cy<15>: GNDF:ProtoComp24.GNDF.1: GNDG:ProtoComp24.GNDG.1:
       XORF:c/Mcount_counter_xor<14>: XORG:c/Mcount_counter_xor<15>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_7:0,7 "
  ;
inst "c/counter<16>" "SLICEL",placed R20C3 SLICE_X4Y8  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::0 CY0F::0
       CY0G::0 CYINIT::CIN CYSELF::F CYSELG::G DXMUX::1 DYMUX::1 F:c/counter<16>_rt:#LUT:D=A3
       _BEL_PROP::F:PK_PACKTHRU: F5USED::#OFF FFX:c/counter_16:#FF FFX_INIT_ATTR::INIT0
       FFX_SR_ATTR::SRLOW FFY:c/counter_17:#FF FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW
       FXMUX::FXOR FXUSED::#OFF G:c/counter<17>_rt:#LUT:D=A2
       _BEL_PROP::G:PK_PACKTHRU: GYMUX::GXOR REVUSED::#OFF SRINV::SR SYNC_ATTR::SYNC
       XBUSED::#OFF XUSED::#OFF YBUSED::#OFF YUSED::#OFF CYMUXF:c/Mcount_counter_cy<16>:
       CYMUXG:c/Mcount_counter_cy<17>: GNDF:ProtoComp25.GNDF.1: GNDG:ProtoComp25.GNDG.1:
       XORF:c/Mcount_counter_xor<16>: XORG:c/Mcount_counter_xor<17>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_7:0,8 "
  ;
inst "c/counter<18>" "SLICEL",placed R20C3 SLICE_X4Y9  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::0 CY0F::0
       CY0G::0 CYINIT::CIN CYSELF::F CYSELG::G DXMUX::1 DYMUX::1 F:c/counter<18>_rt:#LUT:D=A4
       _BEL_PROP::F:PK_PACKTHRU: F5USED::#OFF FFX:c/counter_18:#FF FFX_INIT_ATTR::INIT0
       FFX_SR_ATTR::SRLOW FFY:c/counter_19:#FF FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW
       FXMUX::FXOR FXUSED::#OFF G:c/counter<19>_rt:#LUT:D=A1
       _BEL_PROP::G:PK_PACKTHRU: GYMUX::GXOR REVUSED::#OFF SRINV::SR SYNC_ATTR::SYNC
       XBUSED::#OFF XUSED::#OFF YBUSED::#OFF YUSED::#OFF CYMUXF:c/Mcount_counter_cy<18>:
       CYMUXG:c/Mcount_counter_cy<19>: GNDF:ProtoComp25.GNDF.2: GNDG:ProtoComp25.GNDG.2:
       XORF:c/Mcount_counter_xor<18>: XORG:c/Mcount_counter_xor<19>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_7:0,9 "
  ;
inst "c/counter<20>" "SLICEL",placed R19C3 SLICE_X4Y10  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::0 CY0F::0
       CY0G::0 CYINIT::CIN CYSELF::F CYSELG::G DXMUX::1 DYMUX::1 F:c/counter<20>_rt:#LUT:D=A4
       _BEL_PROP::F:PK_PACKTHRU: F5USED::#OFF FFX:c/counter_20:#FF FFX_INIT_ATTR::INIT0
       FFX_SR_ATTR::SRLOW FFY:c/counter_21:#FF FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW
       FXMUX::FXOR FXUSED::#OFF G:c/counter<21>_rt:#LUT:D=A2
       _BEL_PROP::G:PK_PACKTHRU: GYMUX::GXOR REVUSED::#OFF SRINV::SR SYNC_ATTR::SYNC
       XBUSED::#OFF XUSED::#OFF YBUSED::#OFF YUSED::#OFF CYMUXF:c/Mcount_counter_cy<20>:
       CYMUXG:c/Mcount_counter_cy<21>: GNDF:ProtoComp25.GNDF.3: GNDG:ProtoComp25.GNDG.3:
       XORF:c/Mcount_counter_xor<20>: XORG:c/Mcount_counter_xor<21>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_7:0,10 "
  ;
inst "c/counter<22>" "SLICEL",placed R19C3 SLICE_X4Y11  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::0 CY0F::0
       CY0G::0 CYINIT::CIN CYSELF::F CYSELG::G DXMUX::1 DYMUX::1 F:c/counter<22>_rt:#LUT:D=A3
       _BEL_PROP::F:PK_PACKTHRU: F5USED::#OFF FFX:c/counter_22:#FF FFX_INIT_ATTR::INIT0
       FFX_SR_ATTR::SRLOW FFY:c/counter_23:#FF FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW
       FXMUX::FXOR FXUSED::#OFF G:c/counter<23>_rt:#LUT:D=A1
       _BEL_PROP::G:PK_PACKTHRU: GYMUX::GXOR REVUSED::#OFF SRINV::SR SYNC_ATTR::SYNC
       XBUSED::#OFF XUSED::#OFF YBUSED::#OFF YUSED::#OFF CYMUXF:c/Mcount_counter_cy<22>:
       CYMUXG:c/Mcount_counter_cy<23>: GNDF:ProtoComp25.GNDF.4: GNDG:ProtoComp25.GNDG.4:
       XORF:c/Mcount_counter_xor<22>: XORG:c/Mcount_counter_xor<23>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_7:0,11 "
  ;
inst "c/counter<24>" "SLICEL",placed R18C3 SLICE_X4Y12  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::0 CY0F::0
       CY0G::0 CYINIT::CIN CYSELF::F CYSELG::G DXMUX::1 DYMUX::1 F:c/counter<24>_rt:#LUT:D=A4
       _BEL_PROP::F:PK_PACKTHRU: F5USED::#OFF FFX:c/counter_24:#FF FFX_INIT_ATTR::INIT0
       FFX_SR_ATTR::SRLOW FFY:c/counter_25:#FF FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW
       FXMUX::FXOR FXUSED::#OFF G:c/counter<25>_rt:#LUT:D=A2
       _BEL_PROP::G:PK_PACKTHRU: GYMUX::GXOR REVUSED::#OFF SRINV::SR SYNC_ATTR::SYNC
       XBUSED::#OFF XUSED::#OFF YBUSED::#OFF YUSED::#OFF CYMUXF:c/Mcount_counter_cy<24>:
       CYMUXG:c/Mcount_counter_cy<25>: GNDF:ProtoComp25.GNDF.5: GNDG:ProtoComp25.GNDG.5:
       XORF:c/Mcount_counter_xor<24>: XORG:c/Mcount_counter_xor<25>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_7:0,12 "
  ;
inst "c/counter<26>" "SLICEL",placed R18C3 SLICE_X4Y13  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::0 CY0F::0
       CY0G::0 CYINIT::CIN CYSELF::F CYSELG::G DXMUX::1 DYMUX::1 F:c/counter<26>_rt:#LUT:D=A1
       _BEL_PROP::F:PK_PACKTHRU: F5USED::#OFF FFX:c/counter_26:#FF FFX_INIT_ATTR::INIT0
       FFX_SR_ATTR::SRLOW FFY:c/counter_27:#FF FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW
       FXMUX::FXOR FXUSED::#OFF G:c/counter<27>_rt:#LUT:D=A3
       _BEL_PROP::G:PK_PACKTHRU: GYMUX::GXOR REVUSED::#OFF SRINV::SR SYNC_ATTR::SYNC
       XBUSED::#OFF XUSED::#OFF YBUSED::#OFF YUSED::#OFF CYMUXF:c/Mcount_counter_cy<26>:
       CYMUXG:c/Mcount_counter_cy<27>: GNDF:ProtoComp25.GNDF.6: GNDG:ProtoComp25.GNDG.6:
       XORF:c/Mcount_counter_xor<26>: XORG:c/Mcount_counter_xor<27>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_7:0,13 "
  ;
inst "c/counter<28>" "SLICEL",placed R17C3 SLICE_X4Y14  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::0 CY0F::0
       CY0G::0 CYINIT::CIN CYSELF::F CYSELG::G DXMUX::1 DYMUX::1 F:c/counter<28>_rt:#LUT:D=A4
       _BEL_PROP::F:PK_PACKTHRU: F5USED::#OFF FFX:c/counter_28:#FF FFX_INIT_ATTR::INIT0
       FFX_SR_ATTR::SRLOW FFY:c/counter_29:#FF FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW
       FXMUX::FXOR FXUSED::#OFF G:c/counter<29>_rt:#LUT:D=A2
       _BEL_PROP::G:PK_PACKTHRU: GYMUX::GXOR REVUSED::#OFF SRINV::SR SYNC_ATTR::SYNC
       XBUSED::#OFF XUSED::#OFF YBUSED::#OFF YUSED::#OFF CYMUXF:c/Mcount_counter_cy<28>:
       CYMUXG:c/Mcount_counter_cy<29>: GNDF:ProtoComp25.GNDF.7: GNDG:ProtoComp25.GNDG.7:
       XORF:c/Mcount_counter_xor<28>: XORG:c/Mcount_counter_xor<29>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_7:0,14 "
  ;
inst "c/counter<30>" "SLICEL",placed R17C3 SLICE_X4Y15  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::0
       CY0G::#OFF CYINIT::CIN CYSELF::F CYSELG::#OFF DXMUX::1 DYMUX::1 F:c/counter<30>_rt:#LUT:D=A1
       _BEL_PROP::F:PK_PACKTHRU: F5USED::#OFF FFX:c/counter_30:#FF FFX_INIT_ATTR::INIT0
       FFX_SR_ATTR::SRLOW FFY:c/counter_31:#FF FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW
       FXMUX::FXOR FXUSED::#OFF G:c/counter<31>_rt:#LUT:D=A3
       _BEL_PROP::G:PK_PACKTHRU: GYMUX::GXOR REVUSED::#OFF SRINV::SR SYNC_ATTR::SYNC
       XBUSED::#OFF XUSED::#OFF YBUSED::#OFF YUSED::#OFF CYMUXF:c/Mcount_counter_cy<30>:
       GNDF:ProtoComp26.GNDF: XORF:c/Mcount_counter_xor<30>: XORG:c/Mcount_counter_xor<31>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_7:0,15 "
  ;
inst "k/parity" "SLICEL",placed R22C16 SLICE_X31Y4  ,
  cfg " BXINV::BX BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF CY0F::0
       CY0G::#OFF CYINIT::BX CYSELF::F CYSELG::#OFF DXMUX::#OFF DYMUX::#OFF
       F:k/low_parity_lut:#LUT:D=(A3@(A1@(A4@A2))) F5USED::#OFF FFX::#OFF
       FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF FFY_INIT_ATTR::#OFF
       FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:k/high_parity_lut:#LUT:D=(A3@(A2@(A4@A1)))
       GYMUX::GXOR REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XUSED::#OFF YBUSED::#OFF YUSED::0 CYMUXF:k/parity_muxcy: GNDF:ProtoComp27.GNDF:
       XORG:k/parity_xor:
       _INST_PROP::XDL_SHAPE_DESC:Shape_8:CARRY,A\ carry\ chain\ starting\ with\ carry\ mux\ \"k/parity_muxcy\"
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_8:0,0 "
  ;
inst "d/led7_seg_o_cmp_eq0000_wg_cy<1>" "SLICEL",placed R11C5 SLICE_X9Y26  ,
  cfg " BXINV::BX BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::0 CY0F::0
       CY0G::0 CYINIT::BX CYSELF::F CYSELG::G DXMUX::#OFF DYMUX::#OFF F:d/led7_seg_o_cmp_eq0000_wg_lut<0>:#LUT:D=(A3*(~A4*(~A1*A2)))
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:d/led7_seg_o_cmp_eq0000_wg_lut<1>:#LUT:D=(~A2*(A3*(~A1*~A4)))
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XUSED::#OFF YBUSED::#OFF YUSED::#OFF CYMUXF:d/led7_seg_o_cmp_eq0000_wg_cy<0>:
       CYMUXG:d/led7_seg_o_cmp_eq0000_wg_cy<1>: GNDF:ProtoComp28.GNDF: GNDG:ProtoComp28.GNDG:
       _INST_PROP::XDL_SHAPE_DESC:Shape_9:CARRY,A\ carry\ chain\ starting\ with\ carry\ mux\ \"d/led7_seg_o_cmp_eq0000_wg_cy<0>\"
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_9:0,0 "
  ;
inst "d/led7_seg_o_cmp_eq0000_wg_cy<3>" "SLICEL",placed R11C5 SLICE_X9Y27  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::0 CY0F::0
       CY0G::0 CYINIT::CIN CYSELF::F CYSELG::G DXMUX::#OFF DYMUX::#OFF F:d/led7_seg_o_cmp_eq0000_wg_lut<2>:#LUT:D=(A3*(~A4*(~A1*A2)))
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:d/led7_seg_o_cmp_eq0000_wg_lut<3>:#LUT:D=(~A3*(A1*(~A2*~A4)))
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XUSED::#OFF YBUSED::#OFF YUSED::#OFF CYMUXF:d/led7_seg_o_cmp_eq0000_wg_cy<2>:
       CYMUXG:d/led7_seg_o_cmp_eq0000_wg_cy<3>: GNDF:ProtoComp29.GNDF: GNDG:ProtoComp29.GNDG:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_9:0,1 "
  ;
inst "d/led7_seg_o_cmp_eq0000_wg_cy<5>" "SLICEL",placed R10C5 SLICE_X9Y28  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::0 CY0F::0
       CY0G::0 CYINIT::CIN CYSELF::F CYSELG::G DXMUX::#OFF DYMUX::#OFF F:d/led7_seg_o_cmp_eq0000_wg_lut<4>:#LUT:D=(~A4*(~A2*(~A3*~A1)))
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:d/led7_seg_o_cmp_eq0000_wg_lut<5>:#LUT:D=(~A4*(~A2*(~A1*~A3)))
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XUSED::#OFF YBUSED::#OFF YUSED::#OFF CYMUXF:d/led7_seg_o_cmp_eq0000_wg_cy<4>:
       CYMUXG:d/led7_seg_o_cmp_eq0000_wg_cy<5>: GNDF:ProtoComp30.GNDF: GNDG:ProtoComp30.GNDG:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_9:0,2 "
  ;
inst "d/led7_seg_o_cmp_eq0000" "SLICEL",placed R10C5 SLICE_X9Y29  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::0 CY0F::0
       CY0G::0 CYINIT::CIN CYSELF::F CYSELG::G DXMUX::#OFF DYMUX::#OFF F:d/led7_seg_o_cmp_eq0000_wg_lut<6>:#LUT:D=(~A1*(~A4*(~A2*~A3)))
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:d/led7_seg_o_cmp_eq0000_wg_lut<7>:#LUT:D=(~A2*(~A4*(~A3*~A1)))
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XUSED::#OFF YBUSED::#OFF YUSED::#OFF CYMUXF:d/led7_seg_o_cmp_eq0000_wg_cy<6>:
       CYMUXG:d/led7_seg_o_cmp_eq0000_wg_cy<7>: GNDF:ProtoComp30.GNDF.1:
       GNDG:ProtoComp30.GNDG.1:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_9:0,3  _ROUTETHROUGH:COUT:YB "
  ;
inst "d/Result<0>1" "SLICEL",placed R14C5 SLICE_X8Y20  ,
  cfg " BXINV::BX BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::0 CY0F::1
       CY0G::0 CYINIT::BX CYSELF::F CYSELG::G DXMUX::#OFF DYMUX::#OFF F:d/Mcount_counter_lut<0>_INV_0:#LUT:D=~A3
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::FXOR FXUSED::#OFF G:d/counter<1>_rt:#LUT:D=A4
       _BEL_PROP::G:PK_PACKTHRU: GYMUX::GXOR REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF
       XBUSED::#OFF XUSED::0 YBUSED::#OFF YUSED::0 C1VDD:ProtoComp19.C1VDD.1:
       CYMUXF:d/Mcount_counter_cy<0>: CYMUXG:d/Mcount_counter_cy<1>: GNDG:ProtoComp19.GNDG.1:
       XORF:d/Mcount_counter_xor<0>: XORG:d/Mcount_counter_xor<1>:
       _INST_PROP::XDL_SHAPE_DESC:Shape_10:CARRY,A\ carry\ chain\ starting\ with\ carry\ mux\ \"d/Mcount_counter_cy<0>\"
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_10:0,0 "
  ;
inst "d/Result<2>1" "SLICEL",placed R14C5 SLICE_X8Y21  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::0 CY0F::0
       CY0G::0 CYINIT::CIN CYSELF::F CYSELG::G DXMUX::#OFF DYMUX::#OFF F:d/counter<2>_rt:#LUT:D=A1
       _BEL_PROP::F:PK_PACKTHRU: F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF
       FFX_SR_ATTR::#OFF FFY::#OFF FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF
       FXMUX::FXOR FXUSED::#OFF G:d/counter<3>_rt:#LUT:D=A2
       _BEL_PROP::G:PK_PACKTHRU: GYMUX::GXOR REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF
       XBUSED::#OFF XUSED::0 YBUSED::#OFF YUSED::0 CYMUXF:d/Mcount_counter_cy<2>:
       CYMUXG:d/Mcount_counter_cy<3>: GNDF:ProtoComp20.GNDF.14: GNDG:ProtoComp20.GNDG.14:
       XORF:d/Mcount_counter_xor<2>: XORG:d/Mcount_counter_xor<3>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_10:0,1 "
  ;
inst "d/Result<4>1" "SLICEL",placed R13C5 SLICE_X8Y22  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::0 CY0F::0
       CY0G::0 CYINIT::CIN CYSELF::F CYSELG::G DXMUX::#OFF DYMUX::#OFF F:d/counter<4>_rt:#LUT:D=A4
       _BEL_PROP::F:PK_PACKTHRU: F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF
       FFX_SR_ATTR::#OFF FFY::#OFF FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF
       FXMUX::FXOR FXUSED::#OFF G:d/counter<5>_rt:#LUT:D=A3
       _BEL_PROP::G:PK_PACKTHRU: GYMUX::GXOR REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF
       XBUSED::#OFF XUSED::0 YBUSED::#OFF YUSED::0 CYMUXF:d/Mcount_counter_cy<4>:
       CYMUXG:d/Mcount_counter_cy<5>: GNDF:ProtoComp20.GNDF.15: GNDG:ProtoComp20.GNDG.15:
       XORF:d/Mcount_counter_xor<4>: XORG:d/Mcount_counter_xor<5>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_10:0,2 "
  ;
inst "d/Result<6>1" "SLICEL",placed R13C5 SLICE_X8Y23  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::0 CY0F::0
       CY0G::0 CYINIT::CIN CYSELF::F CYSELG::G DXMUX::#OFF DYMUX::#OFF F:d/counter<6>_rt:#LUT:D=A2
       _BEL_PROP::F:PK_PACKTHRU: F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF
       FFX_SR_ATTR::#OFF FFY::#OFF FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF
       FXMUX::FXOR FXUSED::#OFF G:d/counter<7>_rt:#LUT:D=A4
       _BEL_PROP::G:PK_PACKTHRU: GYMUX::GXOR REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF
       XBUSED::#OFF XUSED::0 YBUSED::#OFF YUSED::0 CYMUXF:d/Mcount_counter_cy<6>:
       CYMUXG:d/Mcount_counter_cy<7>: GNDF:ProtoComp20.GNDF.16: GNDG:ProtoComp20.GNDG.16:
       XORF:d/Mcount_counter_xor<6>: XORG:d/Mcount_counter_xor<7>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_10:0,3 "
  ;
inst "d/Result<8>1" "SLICEL",placed R12C5 SLICE_X8Y24  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::0 CY0F::0
       CY0G::0 CYINIT::CIN CYSELF::F CYSELG::G DXMUX::#OFF DYMUX::#OFF F:d/counter<8>_rt:#LUT:D=A1
       _BEL_PROP::F:PK_PACKTHRU: F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF
       FFX_SR_ATTR::#OFF FFY::#OFF FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF
       FXMUX::FXOR FXUSED::#OFF G:d/counter<9>_rt:#LUT:D=A2
       _BEL_PROP::G:PK_PACKTHRU: GYMUX::GXOR REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF
       XBUSED::#OFF XUSED::0 YBUSED::#OFF YUSED::0 CYMUXF:d/Mcount_counter_cy<8>:
       CYMUXG:d/Mcount_counter_cy<9>: GNDF:ProtoComp20.GNDF.17: GNDG:ProtoComp20.GNDG.17:
       XORF:d/Mcount_counter_xor<8>: XORG:d/Mcount_counter_xor<9>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_10:0,4 "
  ;
inst "d/Result<10>1" "SLICEL",placed R12C5 SLICE_X8Y25  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::0 CY0F::0
       CY0G::0 CYINIT::CIN CYSELF::F CYSELG::G DXMUX::#OFF DYMUX::#OFF F:d/counter<10>_rt:#LUT:D=A1
       _BEL_PROP::F:PK_PACKTHRU: F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF
       FFX_SR_ATTR::#OFF FFY::#OFF FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF
       FXMUX::FXOR FXUSED::#OFF G:d/counter<11>_rt:#LUT:D=A4
       _BEL_PROP::G:PK_PACKTHRU: GYMUX::GXOR REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF
       XBUSED::#OFF XUSED::0 YBUSED::#OFF YUSED::0 CYMUXF:d/Mcount_counter_cy<10>:
       CYMUXG:d/Mcount_counter_cy<11>: GNDF:ProtoComp20.GNDF.18: GNDG:ProtoComp20.GNDG.18:
       XORF:d/Mcount_counter_xor<10>: XORG:d/Mcount_counter_xor<11>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_10:0,5 "
  ;
inst "d/Result<12>1" "SLICEL",placed R11C5 SLICE_X8Y26  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::0 CY0F::0
       CY0G::0 CYINIT::CIN CYSELF::F CYSELG::G DXMUX::#OFF DYMUX::#OFF F:d/counter<12>_rt:#LUT:D=A4
       _BEL_PROP::F:PK_PACKTHRU: F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF
       FFX_SR_ATTR::#OFF FFY::#OFF FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF
       FXMUX::FXOR FXUSED::#OFF G:d/counter<13>_rt:#LUT:D=A2
       _BEL_PROP::G:PK_PACKTHRU: GYMUX::GXOR REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF
       XBUSED::#OFF XUSED::0 YBUSED::#OFF YUSED::0 CYMUXF:d/Mcount_counter_cy<12>:
       CYMUXG:d/Mcount_counter_cy<13>: GNDF:ProtoComp20.GNDF.19: GNDG:ProtoComp20.GNDG.19:
       XORF:d/Mcount_counter_xor<12>: XORG:d/Mcount_counter_xor<13>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_10:0,6 "
  ;
inst "d/Result<14>1" "SLICEL",placed R11C5 SLICE_X8Y27  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::0 CY0F::0
       CY0G::0 CYINIT::CIN CYSELF::F CYSELG::G DXMUX::#OFF DYMUX::#OFF F:d/counter<14>_rt:#LUT:D=A1
       _BEL_PROP::F:PK_PACKTHRU: F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF
       FFX_SR_ATTR::#OFF FFY::#OFF FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF
       FXMUX::FXOR FXUSED::#OFF G:d/counter<15>_rt:#LUT:D=A3
       _BEL_PROP::G:PK_PACKTHRU: GYMUX::GXOR REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF
       XBUSED::#OFF XUSED::0 YBUSED::#OFF YUSED::0 CYMUXF:d/Mcount_counter_cy<14>:
       CYMUXG:d/Mcount_counter_cy<15>: GNDF:ProtoComp20.GNDF.20: GNDG:ProtoComp20.GNDG.20:
       XORF:d/Mcount_counter_xor<14>: XORG:d/Mcount_counter_xor<15>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_10:0,7 "
  ;
inst "d/Result<16>1" "SLICEL",placed R10C5 SLICE_X8Y28  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::0 CY0F::0
       CY0G::0 CYINIT::CIN CYSELF::F CYSELG::G DXMUX::#OFF DYMUX::#OFF F:d/counter<16>_rt:#LUT:D=A4
       _BEL_PROP::F:PK_PACKTHRU: F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF
       FFX_SR_ATTR::#OFF FFY::#OFF FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF
       FXMUX::FXOR FXUSED::#OFF G:d/counter<17>_rt:#LUT:D=A3
       _BEL_PROP::G:PK_PACKTHRU: GYMUX::GXOR REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF
       XBUSED::#OFF XUSED::0 YBUSED::#OFF YUSED::0 CYMUXF:d/Mcount_counter_cy<16>:
       CYMUXG:d/Mcount_counter_cy<17>: GNDF:ProtoComp20.GNDF.21: GNDG:ProtoComp20.GNDG.21:
       XORF:d/Mcount_counter_xor<16>: XORG:d/Mcount_counter_xor<17>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_10:0,8 "
  ;
inst "d/Result<18>1" "SLICEL",placed R10C5 SLICE_X8Y29  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::0 CY0F::0
       CY0G::0 CYINIT::CIN CYSELF::F CYSELG::G DXMUX::#OFF DYMUX::#OFF F:d/counter<18>_rt:#LUT:D=A1
       _BEL_PROP::F:PK_PACKTHRU: F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF
       FFX_SR_ATTR::#OFF FFY::#OFF FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF
       FXMUX::FXOR FXUSED::#OFF G:d/counter<19>_rt:#LUT:D=A2
       _BEL_PROP::G:PK_PACKTHRU: GYMUX::GXOR REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF
       XBUSED::#OFF XUSED::0 YBUSED::#OFF YUSED::0 CYMUXF:d/Mcount_counter_cy<18>:
       CYMUXG:d/Mcount_counter_cy<19>: GNDF:ProtoComp20.GNDF.22: GNDG:ProtoComp20.GNDG.22:
       XORF:d/Mcount_counter_xor<18>: XORG:d/Mcount_counter_xor<19>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_10:0,9 "
  ;
inst "d/Result<20>1" "SLICEL",placed R9C5 SLICE_X8Y30  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::0 CY0F::0
       CY0G::0 CYINIT::CIN CYSELF::F CYSELG::G DXMUX::#OFF DYMUX::#OFF F:d/counter<20>_rt:#LUT:D=A3
       _BEL_PROP::F:PK_PACKTHRU: F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF
       FFX_SR_ATTR::#OFF FFY::#OFF FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF
       FXMUX::FXOR FXUSED::#OFF G:d/counter<21>_rt:#LUT:D=A2
       _BEL_PROP::G:PK_PACKTHRU: GYMUX::GXOR REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF
       XBUSED::#OFF XUSED::0 YBUSED::#OFF YUSED::0 CYMUXF:d/Mcount_counter_cy<20>:
       CYMUXG:d/Mcount_counter_cy<21>: GNDF:ProtoComp20.GNDF.23: GNDG:ProtoComp20.GNDG.23:
       XORF:d/Mcount_counter_xor<20>: XORG:d/Mcount_counter_xor<21>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_10:0,10 "
  ;
inst "d/Result<22>1" "SLICEL",placed R9C5 SLICE_X8Y31  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::0 CY0F::0
       CY0G::0 CYINIT::CIN CYSELF::F CYSELG::G DXMUX::#OFF DYMUX::#OFF F:d/counter<22>_rt:#LUT:D=A1
       _BEL_PROP::F:PK_PACKTHRU: F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF
       FFX_SR_ATTR::#OFF FFY::#OFF FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF
       FXMUX::FXOR FXUSED::#OFF G:d/counter<23>_rt:#LUT:D=A4
       _BEL_PROP::G:PK_PACKTHRU: GYMUX::GXOR REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF
       XBUSED::#OFF XUSED::0 YBUSED::#OFF YUSED::0 CYMUXF:d/Mcount_counter_cy<22>:
       CYMUXG:d/Mcount_counter_cy<23>: GNDF:ProtoComp20.GNDF.24: GNDG:ProtoComp20.GNDG.24:
       XORF:d/Mcount_counter_xor<22>: XORG:d/Mcount_counter_xor<23>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_10:0,11 "
  ;
inst "d/Result<24>1" "SLICEL",placed R8C5 SLICE_X8Y32  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::0 CY0F::0
       CY0G::0 CYINIT::CIN CYSELF::F CYSELG::G DXMUX::#OFF DYMUX::#OFF F:d/counter<24>_rt:#LUT:D=A4
       _BEL_PROP::F:PK_PACKTHRU: F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF
       FFX_SR_ATTR::#OFF FFY::#OFF FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF
       FXMUX::FXOR FXUSED::#OFF G:d/counter<25>_rt:#LUT:D=A2
       _BEL_PROP::G:PK_PACKTHRU: GYMUX::GXOR REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF
       XBUSED::#OFF XUSED::0 YBUSED::#OFF YUSED::0 CYMUXF:d/Mcount_counter_cy<24>:
       CYMUXG:d/Mcount_counter_cy<25>: GNDF:ProtoComp20.GNDF.25: GNDG:ProtoComp20.GNDG.25:
       XORF:d/Mcount_counter_xor<24>: XORG:d/Mcount_counter_xor<25>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_10:0,12 "
  ;
inst "d/Result<26>1" "SLICEL",placed R8C5 SLICE_X8Y33  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::0 CY0F::0
       CY0G::0 CYINIT::CIN CYSELF::F CYSELG::G DXMUX::#OFF DYMUX::#OFF F:d/counter<26>_rt:#LUT:D=A1
       _BEL_PROP::F:PK_PACKTHRU: F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF
       FFX_SR_ATTR::#OFF FFY::#OFF FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF
       FXMUX::FXOR FXUSED::#OFF G:d/counter<27>_rt:#LUT:D=A3
       _BEL_PROP::G:PK_PACKTHRU: GYMUX::GXOR REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF
       XBUSED::#OFF XUSED::0 YBUSED::#OFF YUSED::0 CYMUXF:d/Mcount_counter_cy<26>:
       CYMUXG:d/Mcount_counter_cy<27>: GNDF:ProtoComp20.GNDF.26: GNDG:ProtoComp20.GNDG.26:
       XORF:d/Mcount_counter_xor<26>: XORG:d/Mcount_counter_xor<27>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_10:0,13 "
  ;
inst "d/Result<28>1" "SLICEL",placed R7C5 SLICE_X8Y34  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::0 CY0F::0
       CY0G::0 CYINIT::CIN CYSELF::F CYSELG::G DXMUX::#OFF DYMUX::#OFF F:d/counter<28>_rt:#LUT:D=A2
       _BEL_PROP::F:PK_PACKTHRU: F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF
       FFX_SR_ATTR::#OFF FFY::#OFF FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF
       FXMUX::FXOR FXUSED::#OFF G:d/counter<29>_rt:#LUT:D=A4
       _BEL_PROP::G:PK_PACKTHRU: GYMUX::GXOR REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF
       XBUSED::#OFF XUSED::0 YBUSED::#OFF YUSED::0 CYMUXF:d/Mcount_counter_cy<28>:
       CYMUXG:d/Mcount_counter_cy<29>: GNDF:ProtoComp20.GNDF.27: GNDG:ProtoComp20.GNDG.27:
       XORF:d/Mcount_counter_xor<28>: XORG:d/Mcount_counter_xor<29>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_10:0,14 "
  ;
inst "d/Result<30>1" "SLICEL",placed R7C5 SLICE_X8Y35  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::0 CY0G::#OFF CYINIT::CIN CYSELF::F CYSELG::#OFF DXMUX::#OFF
       DYMUX::#OFF F:d/counter<30>_rt:#LUT:D=A3
       _BEL_PROP::F:PK_PACKTHRU: F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF
       FFX_SR_ATTR::#OFF FFY::#OFF FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF
       FXMUX::FXOR FXUSED::#OFF G:d/counter<31>_rt:#LUT:D=A1
       _BEL_PROP::G:PK_PACKTHRU: GYMUX::GXOR REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF
       XBUSED::#OFF XUSED::0 YBUSED::#OFF YUSED::0 CYMUXF:d/Mcount_counter_cy<30>:
       GNDF:ProtoComp21.GNDF.1: XORF:d/Mcount_counter_xor<30>: XORG:d/Mcount_counter_xor<31>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_10:0,15 "
  ;
inst "c/clk_o_cmp_eq00001_wg_cy<1>" "SLICEL",placed R17C3 SLICE_X5Y14  ,
  cfg " BXINV::BX BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::0 CY0F::0
       CY0G::0 CYINIT::BX CYSELF::F CYSELG::G DXMUX::#OFF DYMUX::#OFF F:c/clk_o_cmp_eq00001_wg_lut<0>:#LUT:D=(~A1*(~A4*(~A3*~A2)))
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:c/clk_o_cmp_eq00001_wg_lut<1>:#LUT:D=(~A2*(~A3*(~A4*~A1)))
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XUSED::#OFF YBUSED::#OFF YUSED::#OFF CYMUXF:c/clk_o_cmp_eq00001_wg_cy<0>:
       CYMUXG:c/clk_o_cmp_eq00001_wg_cy<1>: GNDF:ProtoComp17.GNDF.1: GNDG:ProtoComp17.GNDG.1:
       _INST_PROP::XDL_SHAPE_DESC:Shape_11:CARRY,A\ carry\ chain\ starting\ with\ carry\ mux\ \"c/clk_o_cmp_eq00001_wg_cy<0>\"
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_11:0,0 "
  ;
inst "c/clk_o_cmp_eq00001_wg_cy<3>" "SLICEL",placed R17C3 SLICE_X5Y15  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::0 CY0F::0
       CY0G::0 CYINIT::CIN CYSELF::F CYSELG::G DXMUX::#OFF DYMUX::#OFF F:c/clk_o_cmp_eq00001_wg_lut<2>:#LUT:D=(~A1*(~A2*(~A3*~A4)))
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:c/clk_o_cmp_eq00001_wg_lut<3>:#LUT:D=(~A3*(A2*(~A4*~A1)))
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XUSED::#OFF YBUSED::#OFF YUSED::#OFF CYMUXF:c/clk_o_cmp_eq00001_wg_cy<2>:
       CYMUXG:c/clk_o_cmp_eq00001_wg_cy<3>: GNDF:ProtoComp31.GNDF: GNDG:ProtoComp31.GNDG:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_11:0,1 "
  ;
inst "c/N1" "SLICEL",placed R16C3 SLICE_X5Y16  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::0 CY0F::0
       CY0G::0 CYINIT::CIN CYSELF::F CYSELG::G DXMUX::#OFF DYMUX::#OFF F:c/clk_o_cmp_eq00001_wg_lut<4>:#LUT:D=(~A4*(A2*(~A3*~A1)))
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:c/clk_o_cmp_eq00001_wg_lut<5>:#LUT:D=(~A1*(~A2*(~A4*~A3)))
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XUSED::#OFF YBUSED::#OFF YUSED::#OFF CYMUXF:c/clk_o_cmp_eq00001_wg_cy<4>:
       CYMUXG:c/clk_o_cmp_eq00001_wg_cy<5>: GNDF:ProtoComp32.GNDF: GNDG:ProtoComp32.GNDG:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_11:0,2  _ROUTETHROUGH:COUT:YB
       "
  ;
inst "d/segment_cmp_eq00001_wg_cy<1>" "SLICEL",placed R5C12 SLICE_X23Y38  ,
  cfg " BXINV::BX BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::0 CY0F::0
       CY0G::0 CYINIT::BX CYSELF::F CYSELG::G DXMUX::#OFF DYMUX::#OFF F:d/segment_cmp_eq00001_wg_lut<0>:#LUT:D=(~A2*~A4)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:d/segment_cmp_eq00001_wg_lut<1>:#LUT:D=(~A2*(~A4*(~A3*~A1)))
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XUSED::#OFF YBUSED::#OFF YUSED::#OFF CYMUXF:d/segment_cmp_eq00001_wg_cy<0>:
       CYMUXG:d/segment_cmp_eq00001_wg_cy<1>: GNDF:ProtoComp33.GNDF: GNDG:ProtoComp33.GNDG:
       _INST_PROP::XDL_SHAPE_DESC:Shape_12:CARRY,A\ carry\ chain\ starting\ with\ carry\ mux\ \"d/segment_cmp_eq00001_wg_cy<0>\"
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_12:0,0 "
  ;
inst "d/segment_cmp_eq00001_wg_cy<3>" "SLICEL",placed R5C12 SLICE_X23Y39  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::0 CY0F::0
       CY0G::0 CYINIT::CIN CYSELF::F CYSELG::G DXMUX::#OFF DYMUX::#OFF F:d/segment_cmp_eq00001_wg_lut<2>:#LUT:D=(~A3*(~A4*(~A2*~A1)))
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:d/segment_cmp_eq00001_wg_lut<3>:#LUT:D=(~A2*(~A4*(~A1*~A3)))
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XUSED::#OFF YBUSED::#OFF YUSED::#OFF CYMUXF:d/segment_cmp_eq00001_wg_cy<2>:
       CYMUXG:d/segment_cmp_eq00001_wg_cy<3>: GNDF:ProtoComp30.GNDF.2: GNDG:ProtoComp30.GNDG.2:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_12:0,1 "
  ;
inst "d/segment_cmp_eq00001_wg_cy<5>" "SLICEL",placed R4C12 SLICE_X23Y40  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::0 CY0F::0
       CY0G::0 CYINIT::CIN CYSELF::F CYSELG::G DXMUX::#OFF DYMUX::#OFF F:d/segment_cmp_eq00001_wg_lut<4>:#LUT:D=(~A2*(~A1*(~A4*~A3)))
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:d/segment_cmp_eq00001_wg_lut<5>:#LUT:D=(~A1*(~A2*(~A3*~A4)))
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XUSED::#OFF YBUSED::#OFF YUSED::#OFF CYMUXF:d/segment_cmp_eq00001_wg_cy<4>:
       CYMUXG:d/segment_cmp_eq00001_wg_cy<5>: GNDF:ProtoComp30.GNDF.3: GNDG:ProtoComp30.GNDG.3:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_12:0,2 "
  ;
inst "d/led7_seg_o_and0000" "SLICEL",placed R4C12 SLICE_X23Y41  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::0 CY0F::0
       CY0G::0 CYINIT::CIN CYSELF::F CYSELG::G DXMUX::#OFF DYMUX::#OFF F:d/segment_cmp_eq00001_wg_lut<6>:#LUT:D=(~A1*(~A3*(~A2*~A4)))
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF G:d/segment_cmp_eq00001_wg_lut<7>:#LUT:D=(~A1*(~A2*(~A3*~A4)))
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XUSED::#OFF YBUSED::#OFF YUSED::#OFF CYMUXF:d/segment_cmp_eq00001_wg_cy<6>:
       CYMUXG:d/segment_cmp_eq00001_wg_cy<7>: GNDF:ProtoComp30.GNDF.4: GNDG:ProtoComp30.GNDG.4:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_12:0,3  _ROUTETHROUGH:COUT:YB
       "
  ;
inst "btn_i<0>" "IOB",placed RIOIR19 M13  ,
  cfg " DRIVEATTRBOX::#OFF DRIVE_0MA::#OFF GTSATTRBOX::#OFF ICEINV::#OFF
       ICLK1INV::#OFF ICLK2INV::#OFF IDELMUX::1 IFF1::#OFF IFF1_INIT_ATTR::#OFF
       IFF1_SR_ATTR::#OFF IFF2::#OFF IFF2_INIT_ATTR::#OFF IFF2_SR_ATTR::#OFF
       IFFATTRBOX::#OFF IFFDELMUX::#OFF IFFDMUX::#OFF IMUX::1 IOATTRBOX::LVCMOS25
       IREV_USED::#OFF ISR_USED::#OFF O1INV::#OFF O2INV::#OFF OCEINV::#OFF
       OFF1::#OFF OFF1_INIT_ATTR::#OFF OFF1_SR_ATTR::#OFF OFF2::#OFF OFF2_INIT_ATTR::#OFF
       OFF2_SR_ATTR::#OFF OFFATTRBOX::#OFF OMUX::#OFF OREV_USED::#OFF OSR_USED::#OFF
       OTCLK1INV::#OFF OTCLK2INV::#OFF PULL::#OFF REVINV::#OFF SLEW::#OFF
       SRINV::#OFF T1INV::#OFF T2INV::#OFF TCEINV::#OFF TFF1::#OFF TFF1_INIT_ATTR::#OFF
       TFF1_SR_ATTR::#OFF TFF2::#OFF TFF2_INIT_ATTR::#OFF TFF2_SR_ATTR::#OFF
       TFFATTRBOX::#OFF TMUX::#OFF TREV_USED::#OFF TSMUX::#OFF TSR_USED::#OFF
       T_USED::#OFF INBUF:btn_i_0_IBUF: PAD:btn_i<0>: "
  ;
inst "btn_i<1>" "IOB",placed RIOIR21 M14  ,
  cfg " DRIVEATTRBOX::#OFF DRIVE_0MA::#OFF GTSATTRBOX::#OFF ICEINV::#OFF
       ICLK1INV::#OFF ICLK2INV::#OFF IDELMUX::1 IFF1::#OFF IFF1_INIT_ATTR::#OFF
       IFF1_SR_ATTR::#OFF IFF2::#OFF IFF2_INIT_ATTR::#OFF IFF2_SR_ATTR::#OFF
       IFFATTRBOX::#OFF IFFDELMUX::#OFF IFFDMUX::#OFF IMUX::1 IOATTRBOX::LVCMOS25
       IREV_USED::#OFF ISR_USED::#OFF O1INV::#OFF O2INV::#OFF OCEINV::#OFF
       OFF1::#OFF OFF1_INIT_ATTR::#OFF OFF1_SR_ATTR::#OFF OFF2::#OFF OFF2_INIT_ATTR::#OFF
       OFF2_SR_ATTR::#OFF OFFATTRBOX::#OFF OMUX::#OFF OREV_USED::#OFF OSR_USED::#OFF
       OTCLK1INV::#OFF OTCLK2INV::#OFF PULL::#OFF REVINV::#OFF SLEW::#OFF
       SRINV::#OFF T1INV::#OFF T2INV::#OFF TCEINV::#OFF TFF1::#OFF TFF1_INIT_ATTR::#OFF
       TFF1_SR_ATTR::#OFF TFF2::#OFF TFF2_INIT_ATTR::#OFF TFF2_SR_ATTR::#OFF
       TFFATTRBOX::#OFF TMUX::#OFF TREV_USED::#OFF TSMUX::#OFF TSR_USED::#OFF
       T_USED::#OFF INBUF:btn_i_1_IBUF: PAD:btn_i<1>: "
  ;
inst "btn_i<2>" "IOB",placed RIOIR19 L13  ,
  cfg " DRIVEATTRBOX::#OFF DRIVE_0MA::#OFF GTSATTRBOX::#OFF ICEINV::#OFF
       ICLK1INV::#OFF ICLK2INV::#OFF IDELMUX::1 IFF1::#OFF IFF1_INIT_ATTR::#OFF
       IFF1_SR_ATTR::#OFF IFF2::#OFF IFF2_INIT_ATTR::#OFF IFF2_SR_ATTR::#OFF
       IFFATTRBOX::#OFF IFFDELMUX::#OFF IFFDMUX::#OFF IMUX::1 IOATTRBOX::LVCMOS25
       IREV_USED::#OFF ISR_USED::#OFF O1INV::#OFF O2INV::#OFF OCEINV::#OFF
       OFF1::#OFF OFF1_INIT_ATTR::#OFF OFF1_SR_ATTR::#OFF OFF2::#OFF OFF2_INIT_ATTR::#OFF
       OFF2_SR_ATTR::#OFF OFFATTRBOX::#OFF OMUX::#OFF OREV_USED::#OFF OSR_USED::#OFF
       OTCLK1INV::#OFF OTCLK2INV::#OFF PULL::#OFF REVINV::#OFF SLEW::#OFF
       SRINV::#OFF T1INV::#OFF T2INV::#OFF TCEINV::#OFF TFF1::#OFF TFF1_INIT_ATTR::#OFF
       TFF1_SR_ATTR::#OFF TFF2::#OFF TFF2_INIT_ATTR::#OFF TFF2_SR_ATTR::#OFF
       TFFATTRBOX::#OFF TMUX::#OFF TREV_USED::#OFF TSMUX::#OFF TSR_USED::#OFF
       T_USED::#OFF INBUF:btn_i_2_IBUF: PAD:btn_i<2>: "
  ;
inst "btn_i<3>" "IOB",placed RIOIR18 L14  ,
  cfg " DRIVEATTRBOX::#OFF DRIVE_0MA::#OFF GTSATTRBOX::#OFF ICEINV::#OFF
       ICLK1INV::#OFF ICLK2INV::#OFF IDELMUX::1 IFF1::#OFF IFF1_INIT_ATTR::#OFF
       IFF1_SR_ATTR::#OFF IFF2::#OFF IFF2_INIT_ATTR::#OFF IFF2_SR_ATTR::#OFF
       IFFATTRBOX::#OFF IFFDELMUX::#OFF IFFDMUX::#OFF IMUX::1 IOATTRBOX::LVCMOS25
       IREV_USED::#OFF ISR_USED::#OFF O1INV::#OFF O2INV::#OFF OCEINV::#OFF
       OFF1::#OFF OFF1_INIT_ATTR::#OFF OFF1_SR_ATTR::#OFF OFF2::#OFF OFF2_INIT_ATTR::#OFF
       OFF2_SR_ATTR::#OFF OFFATTRBOX::#OFF OMUX::#OFF OREV_USED::#OFF OSR_USED::#OFF
       OTCLK1INV::#OFF OTCLK2INV::#OFF PULL::#OFF REVINV::#OFF SLEW::#OFF
       SRINV::#OFF T1INV::#OFF T2INV::#OFF TCEINV::#OFF TFF1::#OFF TFF1_INIT_ATTR::#OFF
       TFF1_SR_ATTR::#OFF TFF2::#OFF TFF2_INIT_ATTR::#OFF TFF2_SR_ATTR::#OFF
       TFFATTRBOX::#OFF TMUX::#OFF TREV_USED::#OFF TSMUX::#OFF TSR_USED::#OFF
       T_USED::#OFF INBUF:btn_i_3_IBUF: PAD:btn_i<3>: "
  ;
inst "led_o<0>" "IOB",placed RIOIR17 K12  ,
  cfg " DRIVEATTRBOX::12 DRIVE_0MA::#OFF GTSATTRBOX::#OFF ICEINV::#OFF ICLK1INV::#OFF
       ICLK2INV::#OFF IDELMUX::#OFF IFF1::#OFF IFF1_INIT_ATTR::#OFF IFF1_SR_ATTR::#OFF
       IFF2::#OFF IFF2_INIT_ATTR::#OFF IFF2_SR_ATTR::#OFF IFFATTRBOX::#OFF
       IFFDELMUX::#OFF IFFDMUX::#OFF IMUX::#OFF IOATTRBOX::LVCMOS25 IREV_USED::#OFF
       ISR_USED::#OFF O1INV::O1 O2INV::#OFF OCEINV::#OFF OFF1::#OFF OFF1_INIT_ATTR::#OFF
       OFF1_SR_ATTR::#OFF OFF2::#OFF OFF2_INIT_ATTR::#OFF OFF2_SR_ATTR::#OFF
       OFFATTRBOX::#OFF OMUX::O1 OREV_USED::#OFF OSR_USED::#OFF OTCLK1INV::#OFF
       OTCLK2INV::#OFF PULL::#OFF REVINV::#OFF SLEW::SLOW SRINV::#OFF T1INV::#OFF
       T2INV::#OFF TCEINV::#OFF TFF1::#OFF TFF1_INIT_ATTR::#OFF TFF1_SR_ATTR::#OFF
       TFF2::#OFF TFF2_INIT_ATTR::#OFF TFF2_SR_ATTR::#OFF TFFATTRBOX::#OFF
       TMUX::#OFF TREV_USED::#OFF TSMUX::#OFF TSR_USED::#OFF T_USED::#OFF
       OUTBUF:led_o_0_OBUF: PAD:led_o<0>: "
  ;
inst "led_o<1>" "IOB",placed RIOIR23 P14  ,
  cfg " DRIVEATTRBOX::12 DRIVE_0MA::#OFF GTSATTRBOX::#OFF ICEINV::#OFF ICLK1INV::#OFF
       ICLK2INV::#OFF IDELMUX::#OFF IFF1::#OFF IFF1_INIT_ATTR::#OFF IFF1_SR_ATTR::#OFF
       IFF2::#OFF IFF2_INIT_ATTR::#OFF IFF2_SR_ATTR::#OFF IFFATTRBOX::#OFF
       IFFDELMUX::#OFF IFFDMUX::#OFF IMUX::#OFF IOATTRBOX::LVCMOS25 IREV_USED::#OFF
       ISR_USED::#OFF O1INV::O1 O2INV::#OFF OCEINV::#OFF OFF1::#OFF OFF1_INIT_ATTR::#OFF
       OFF1_SR_ATTR::#OFF OFF2::#OFF OFF2_INIT_ATTR::#OFF OFF2_SR_ATTR::#OFF
       OFFATTRBOX::#OFF OMUX::O1 OREV_USED::#OFF OSR_USED::#OFF OTCLK1INV::#OFF
       OTCLK2INV::#OFF PULL::#OFF REVINV::#OFF SLEW::SLOW SRINV::#OFF T1INV::#OFF
       T2INV::#OFF TCEINV::#OFF TFF1::#OFF TFF1_INIT_ATTR::#OFF TFF1_SR_ATTR::#OFF
       TFF2::#OFF TFF2_INIT_ATTR::#OFF TFF2_SR_ATTR::#OFF TFFATTRBOX::#OFF
       TMUX::#OFF TREV_USED::#OFF TSMUX::#OFF TSR_USED::#OFF T_USED::#OFF
       OUTBUF:led_o_1_OBUF: PAD:led_o<1>: "
  ;
inst "led_o<2>" "IOB",placed RIOIR17 L12  ,
  cfg " DRIVEATTRBOX::12 DRIVE_0MA::#OFF GTSATTRBOX::#OFF ICEINV::#OFF ICLK1INV::#OFF
       ICLK2INV::#OFF IDELMUX::#OFF IFF1::#OFF IFF1_INIT_ATTR::#OFF IFF1_SR_ATTR::#OFF
       IFF2::#OFF IFF2_INIT_ATTR::#OFF IFF2_SR_ATTR::#OFF IFFATTRBOX::#OFF
       IFFDELMUX::#OFF IFFDMUX::#OFF IMUX::#OFF IOATTRBOX::LVCMOS25 IREV_USED::#OFF
       ISR_USED::#OFF O1INV::O1 O2INV::#OFF OCEINV::#OFF OFF1::#OFF OFF1_INIT_ATTR::#OFF
       OFF1_SR_ATTR::#OFF OFF2::#OFF OFF2_INIT_ATTR::#OFF OFF2_SR_ATTR::#OFF
       OFFATTRBOX::#OFF OMUX::O1 OREV_USED::#OFF OSR_USED::#OFF OTCLK1INV::#OFF
       OTCLK2INV::#OFF PULL::#OFF REVINV::#OFF SLEW::SLOW SRINV::#OFF T1INV::#OFF
       T2INV::#OFF TCEINV::#OFF TFF1::#OFF TFF1_INIT_ATTR::#OFF TFF1_SR_ATTR::#OFF
       TFF2::#OFF TFF2_INIT_ATTR::#OFF TFF2_SR_ATTR::#OFF TFFATTRBOX::#OFF
       TMUX::#OFF TREV_USED::#OFF TSMUX::#OFF TSR_USED::#OFF T_USED::#OFF
       OUTBUF:led_o_2_OBUF: PAD:led_o<2>: "
  ;
inst "led_o<3>" "IOB",placed RIOIR21 N14  ,
  cfg " DRIVEATTRBOX::12 DRIVE_0MA::#OFF GTSATTRBOX::#OFF ICEINV::#OFF ICLK1INV::#OFF
       ICLK2INV::#OFF IDELMUX::#OFF IFF1::#OFF IFF1_INIT_ATTR::#OFF IFF1_SR_ATTR::#OFF
       IFF2::#OFF IFF2_INIT_ATTR::#OFF IFF2_SR_ATTR::#OFF IFFATTRBOX::#OFF
       IFFDELMUX::#OFF IFFDMUX::#OFF IMUX::#OFF IOATTRBOX::LVCMOS25 IREV_USED::#OFF
       ISR_USED::#OFF O1INV::O1 O2INV::#OFF OCEINV::#OFF OFF1::#OFF OFF1_INIT_ATTR::#OFF
       OFF1_SR_ATTR::#OFF OFF2::#OFF OFF2_INIT_ATTR::#OFF OFF2_SR_ATTR::#OFF
       OFFATTRBOX::#OFF OMUX::O1 OREV_USED::#OFF OSR_USED::#OFF OTCLK1INV::#OFF
       OTCLK2INV::#OFF PULL::#OFF REVINV::#OFF SLEW::SLOW SRINV::#OFF T1INV::#OFF
       T2INV::#OFF TCEINV::#OFF TFF1::#OFF TFF1_INIT_ATTR::#OFF TFF1_SR_ATTR::#OFF
       TFF2::#OFF TFF2_INIT_ATTR::#OFF TFF2_SR_ATTR::#OFF TFFATTRBOX::#OFF
       TMUX::#OFF TREV_USED::#OFF TSMUX::#OFF TSR_USED::#OFF T_USED::#OFF
       OUTBUF:led_o_3_OBUF: PAD:led_o<3>: "
  ;
inst "led_o<4>" "IOB",placed BIOIC20 P13  ,
  cfg " DRIVEATTRBOX::12 DRIVE_0MA::#OFF GTSATTRBOX::#OFF ICEINV::#OFF ICLK1INV::#OFF
       ICLK2INV::#OFF IDELMUX::#OFF IFF1::#OFF IFF1_INIT_ATTR::#OFF IFF1_SR_ATTR::#OFF
       IFF2::#OFF IFF2_INIT_ATTR::#OFF IFF2_SR_ATTR::#OFF IFFATTRBOX::#OFF
       IFFDELMUX::#OFF IFFDMUX::#OFF IMUX::#OFF IOATTRBOX::LVCMOS25 IREV_USED::#OFF
       ISR_USED::#OFF O1INV::O1 O2INV::#OFF OCEINV::#OFF OFF1::#OFF OFF1_INIT_ATTR::#OFF
       OFF1_SR_ATTR::#OFF OFF2::#OFF OFF2_INIT_ATTR::#OFF OFF2_SR_ATTR::#OFF
       OFFATTRBOX::#OFF OMUX::O1 OREV_USED::#OFF OSR_USED::#OFF OTCLK1INV::#OFF
       OTCLK2INV::#OFF PULL::#OFF REVINV::#OFF SLEW::SLOW SRINV::#OFF T1INV::#OFF
       T2INV::#OFF TCEINV::#OFF TFF1::#OFF TFF1_INIT_ATTR::#OFF TFF1_SR_ATTR::#OFF
       TFF2::#OFF TFF2_INIT_ATTR::#OFF TFF2_SR_ATTR::#OFF TFFATTRBOX::#OFF
       TMUX::#OFF TREV_USED::#OFF TSMUX::#OFF TSR_USED::#OFF T_USED::#OFF
       OUTBUF:led_o_4_OBUF: PAD:led_o<4>: "
  ;
inst "led_o<5>" "IOB",placed BIOIC18 N12  ,
  cfg " DRIVEATTRBOX::12 DRIVE_0MA::#OFF GTSATTRBOX::#OFF ICEINV::#OFF ICLK1INV::#OFF
       ICLK2INV::#OFF IDELMUX::#OFF IFF1::#OFF IFF1_INIT_ATTR::#OFF IFF1_SR_ATTR::#OFF
       IFF2::#OFF IFF2_INIT_ATTR::#OFF IFF2_SR_ATTR::#OFF IFFATTRBOX::#OFF
       IFFDELMUX::#OFF IFFDMUX::#OFF IMUX::#OFF IOATTRBOX::LVCMOS25 IREV_USED::#OFF
       ISR_USED::#OFF O1INV::O1 O2INV::#OFF OCEINV::#OFF OFF1::#OFF OFF1_INIT_ATTR::#OFF
       OFF1_SR_ATTR::#OFF OFF2::#OFF OFF2_INIT_ATTR::#OFF OFF2_SR_ATTR::#OFF
       OFFATTRBOX::#OFF OMUX::O1 OREV_USED::#OFF OSR_USED::#OFF OTCLK1INV::#OFF
       OTCLK2INV::#OFF PULL::#OFF REVINV::#OFF SLEW::SLOW SRINV::#OFF T1INV::#OFF
       T2INV::#OFF TCEINV::#OFF TFF1::#OFF TFF1_INIT_ATTR::#OFF TFF1_SR_ATTR::#OFF
       TFF2::#OFF TFF2_INIT_ATTR::#OFF TFF2_SR_ATTR::#OFF TFFATTRBOX::#OFF
       TMUX::#OFF TREV_USED::#OFF TSMUX::#OFF TSR_USED::#OFF T_USED::#OFF
       OUTBUF:led_o_5_OBUF: PAD:led_o<5>: "
  ;
inst "led_o<6>" "IOB",placed BIOIC17 P12  ,
  cfg " DRIVEATTRBOX::12 DRIVE_0MA::#OFF GTSATTRBOX::#OFF ICEINV::#OFF ICLK1INV::#OFF
       ICLK2INV::#OFF IDELMUX::#OFF IFF1::#OFF IFF1_INIT_ATTR::#OFF IFF1_SR_ATTR::#OFF
       IFF2::#OFF IFF2_INIT_ATTR::#OFF IFF2_SR_ATTR::#OFF IFFATTRBOX::#OFF
       IFFDELMUX::#OFF IFFDMUX::#OFF IMUX::#OFF IOATTRBOX::LVCMOS25 IREV_USED::#OFF
       ISR_USED::#OFF O1INV::O1 O2INV::#OFF OCEINV::#OFF OFF1::#OFF OFF1_INIT_ATTR::#OFF
       OFF1_SR_ATTR::#OFF OFF2::#OFF OFF2_INIT_ATTR::#OFF OFF2_SR_ATTR::#OFF
       OFFATTRBOX::#OFF OMUX::O1 OREV_USED::#OFF OSR_USED::#OFF OTCLK1INV::#OFF
       OTCLK2INV::#OFF PULL::#OFF REVINV::#OFF SLEW::SLOW SRINV::#OFF T1INV::#OFF
       T2INV::#OFF TCEINV::#OFF TFF1::#OFF TFF1_INIT_ATTR::#OFF TFF1_SR_ATTR::#OFF
       TFF2::#OFF TFF2_INIT_ATTR::#OFF TFF2_SR_ATTR::#OFF TFFATTRBOX::#OFF
       TMUX::#OFF TREV_USED::#OFF TSMUX::#OFF TSR_USED::#OFF T_USED::#OFF
       OUTBUF:led_o_6_OBUF: PAD:led_o<6>: "
  ;
inst "led_o<7>" "IOB",placed BIOIC15 P11  ,
  cfg " DRIVEATTRBOX::12 DRIVE_0MA::#OFF GTSATTRBOX::#OFF ICEINV::#OFF ICLK1INV::#OFF
       ICLK2INV::#OFF IDELMUX::#OFF IFF1::#OFF IFF1_INIT_ATTR::#OFF IFF1_SR_ATTR::#OFF
       IFF2::#OFF IFF2_INIT_ATTR::#OFF IFF2_SR_ATTR::#OFF IFFATTRBOX::#OFF
       IFFDELMUX::#OFF IFFDMUX::#OFF IMUX::#OFF IOATTRBOX::LVCMOS25 IREV_USED::#OFF
       ISR_USED::#OFF O1INV::O1 O2INV::#OFF OCEINV::#OFF OFF1::#OFF OFF1_INIT_ATTR::#OFF
       OFF1_SR_ATTR::#OFF OFF2::#OFF OFF2_INIT_ATTR::#OFF OFF2_SR_ATTR::#OFF
       OFFATTRBOX::#OFF OMUX::O1 OREV_USED::#OFF OSR_USED::#OFF OTCLK1INV::#OFF
       OTCLK2INV::#OFF PULL::#OFF REVINV::#OFF SLEW::SLOW SRINV::#OFF T1INV::#OFF
       T2INV::#OFF TCEINV::#OFF TFF1::#OFF TFF1_INIT_ATTR::#OFF TFF1_SR_ATTR::#OFF
       TFF2::#OFF TFF2_INIT_ATTR::#OFF TFF2_SR_ATTR::#OFF TFFATTRBOX::#OFF
       TMUX::#OFF TREV_USED::#OFF TSMUX::#OFF TSR_USED::#OFF T_USED::#OFF
       OUTBUF:led_o_7_OBUF: PAD:led_o<7>: "
  ;
inst "clk_i" "IOB",placed BIOIC11 T9  ,
  cfg " DRIVEATTRBOX::#OFF DRIVE_0MA::#OFF GTSATTRBOX::#OFF ICEINV::#OFF
       ICLK1INV::#OFF ICLK2INV::#OFF IDELMUX::1 IFF1::#OFF IFF1_INIT_ATTR::#OFF
       IFF1_SR_ATTR::#OFF IFF2::#OFF IFF2_INIT_ATTR::#OFF IFF2_SR_ATTR::#OFF
       IFFATTRBOX::#OFF IFFDELMUX::#OFF IFFDMUX::#OFF IMUX::1 IOATTRBOX::LVCMOS25
       IREV_USED::#OFF ISR_USED::#OFF O1INV::#OFF O2INV::#OFF OCEINV::#OFF
       OFF1::#OFF OFF1_INIT_ATTR::#OFF OFF1_SR_ATTR::#OFF OFF2::#OFF OFF2_INIT_ATTR::#OFF
       OFF2_SR_ATTR::#OFF OFFATTRBOX::#OFF OMUX::#OFF OREV_USED::#OFF OSR_USED::#OFF
       OTCLK1INV::#OFF OTCLK2INV::#OFF PULL::#OFF REVINV::#OFF SLEW::#OFF
       SRINV::#OFF T1INV::#OFF T2INV::#OFF TCEINV::#OFF TFF1::#OFF TFF1_INIT_ATTR::#OFF
       TFF1_SR_ATTR::#OFF TFF2::#OFF TFF2_INIT_ATTR::#OFF TFF2_SR_ATTR::#OFF
       TFFATTRBOX::#OFF TMUX::#OFF TREV_USED::#OFF TSMUX::#OFF TSR_USED::#OFF
       T_USED::#OFF INBUF:clk_i_BUFGP/IBUFG: PAD:clk_i: "
  ;
inst "rst_i" "IOB",placed RIOIR16 K13  ,
  cfg " DRIVEATTRBOX::#OFF DRIVE_0MA::#OFF GTSATTRBOX::#OFF ICEINV::#OFF
       ICLK1INV::#OFF ICLK2INV::#OFF IDELMUX::1 IFF1::#OFF IFF1_INIT_ATTR::#OFF
       IFF1_SR_ATTR::#OFF IFF2::#OFF IFF2_INIT_ATTR::#OFF IFF2_SR_ATTR::#OFF
       IFFATTRBOX::#OFF IFFDELMUX::#OFF IFFDMUX::#OFF IMUX::1 IOATTRBOX::LVCMOS25
       IREV_USED::#OFF ISR_USED::#OFF O1INV::#OFF O2INV::#OFF OCEINV::#OFF
       OFF1::#OFF OFF1_INIT_ATTR::#OFF OFF1_SR_ATTR::#OFF OFF2::#OFF OFF2_INIT_ATTR::#OFF
       OFF2_SR_ATTR::#OFF OFFATTRBOX::#OFF OMUX::#OFF OREV_USED::#OFF OSR_USED::#OFF
       OTCLK1INV::#OFF OTCLK2INV::#OFF PULL::#OFF REVINV::#OFF SLEW::#OFF
       SRINV::#OFF T1INV::#OFF T2INV::#OFF TCEINV::#OFF TFF1::#OFF TFF1_INIT_ATTR::#OFF
       TFF1_SR_ATTR::#OFF TFF2::#OFF TFF2_INIT_ATTR::#OFF TFF2_SR_ATTR::#OFF
       TFFATTRBOX::#OFF TMUX::#OFF TREV_USED::#OFF TSMUX::#OFF TSR_USED::#OFF
       T_USED::#OFF INBUF:rst_i_IBUF: PAD:rst_i: "
  ;
inst "led7_an_o<0>" "IOB",placed RIOIR2 D14  ,
  cfg " DRIVEATTRBOX::12 DRIVE_0MA::#OFF GTSATTRBOX::#OFF ICEINV::#OFF ICLK1INV::#OFF
       ICLK2INV::#OFF IDELMUX::#OFF IFF1::#OFF IFF1_INIT_ATTR::#OFF IFF1_SR_ATTR::#OFF
       IFF2::#OFF IFF2_INIT_ATTR::#OFF IFF2_SR_ATTR::#OFF IFFATTRBOX::#OFF
       IFFDELMUX::#OFF IFFDMUX::#OFF IMUX::#OFF IOATTRBOX::LVCMOS25 IREV_USED::#OFF
       ISR_USED::#OFF O1INV::O1 O2INV::#OFF OCEINV::#OFF OFF1::#OFF OFF1_INIT_ATTR::#OFF
       OFF1_SR_ATTR::#OFF OFF2::#OFF OFF2_INIT_ATTR::#OFF OFF2_SR_ATTR::#OFF
       OFFATTRBOX::#OFF OMUX::O1 OREV_USED::#OFF OSR_USED::#OFF OTCLK1INV::#OFF
       OTCLK2INV::#OFF PULL::#OFF REVINV::#OFF SLEW::SLOW SRINV::#OFF T1INV::#OFF
       T2INV::#OFF TCEINV::#OFF TFF1::#OFF TFF1_INIT_ATTR::#OFF TFF1_SR_ATTR::#OFF
       TFF2::#OFF TFF2_INIT_ATTR::#OFF TFF2_SR_ATTR::#OFF TFFATTRBOX::#OFF
       TMUX::#OFF TREV_USED::#OFF TSMUX::#OFF TSR_USED::#OFF T_USED::#OFF
       OUTBUF:led7_an_o_0_OBUF: PAD:led7_an_o<0>: "
  ;
inst "led7_an_o<1>" "IOB",placed RIOIR9 G14  ,
  cfg " DRIVEATTRBOX::12 DRIVE_0MA::#OFF GTSATTRBOX::#OFF ICEINV::#OFF ICLK1INV::#OFF
       ICLK2INV::#OFF IDELMUX::#OFF IFF1::#OFF IFF1_INIT_ATTR::#OFF IFF1_SR_ATTR::#OFF
       IFF2::#OFF IFF2_INIT_ATTR::#OFF IFF2_SR_ATTR::#OFF IFFATTRBOX::#OFF
       IFFDELMUX::#OFF IFFDMUX::#OFF IMUX::#OFF IOATTRBOX::LVCMOS25 IREV_USED::#OFF
       ISR_USED::#OFF O1INV::O1 O2INV::#OFF OCEINV::#OFF OFF1::#OFF OFF1_INIT_ATTR::#OFF
       OFF1_SR_ATTR::#OFF OFF2::#OFF OFF2_INIT_ATTR::#OFF OFF2_SR_ATTR::#OFF
       OFFATTRBOX::#OFF OMUX::O1 OREV_USED::#OFF OSR_USED::#OFF OTCLK1INV::#OFF
       OTCLK2INV::#OFF PULL::#OFF REVINV::#OFF SLEW::SLOW SRINV::#OFF T1INV::#OFF
       T2INV::#OFF TCEINV::#OFF TFF1::#OFF TFF1_INIT_ATTR::#OFF TFF1_SR_ATTR::#OFF
       TFF2::#OFF TFF2_INIT_ATTR::#OFF TFF2_SR_ATTR::#OFF TFFATTRBOX::#OFF
       TMUX::#OFF TREV_USED::#OFF TSMUX::#OFF TSR_USED::#OFF T_USED::#OFF
       OUTBUF:led7_an_o_1_OBUF: PAD:led7_an_o<1>: "
  ;
inst "led7_an_o<2>" "IOB",placed RIOIR7 F14  ,
  cfg " DRIVEATTRBOX::12 DRIVE_0MA::#OFF GTSATTRBOX::#OFF ICEINV::#OFF ICLK1INV::#OFF
       ICLK2INV::#OFF IDELMUX::#OFF IFF1::#OFF IFF1_INIT_ATTR::#OFF IFF1_SR_ATTR::#OFF
       IFF2::#OFF IFF2_INIT_ATTR::#OFF IFF2_SR_ATTR::#OFF IFFATTRBOX::#OFF
       IFFDELMUX::#OFF IFFDMUX::#OFF IMUX::#OFF IOATTRBOX::LVCMOS25 IREV_USED::#OFF
       ISR_USED::#OFF O1INV::O1 O2INV::#OFF OCEINV::#OFF OFF1::#OFF OFF1_INIT_ATTR::#OFF
       OFF1_SR_ATTR::#OFF OFF2::#OFF OFF2_INIT_ATTR::#OFF OFF2_SR_ATTR::#OFF
       OFFATTRBOX::#OFF OMUX::O1 OREV_USED::#OFF OSR_USED::#OFF OTCLK1INV::#OFF
       OTCLK2INV::#OFF PULL::#OFF REVINV::#OFF SLEW::SLOW SRINV::#OFF T1INV::#OFF
       T2INV::#OFF TCEINV::#OFF TFF1::#OFF TFF1_INIT_ATTR::#OFF TFF1_SR_ATTR::#OFF
       TFF2::#OFF TFF2_INIT_ATTR::#OFF TFF2_SR_ATTR::#OFF TFFATTRBOX::#OFF
       TMUX::#OFF TREV_USED::#OFF TSMUX::#OFF TSR_USED::#OFF T_USED::#OFF
       OUTBUF:led7_an_o_2_OBUF: PAD:led7_an_o<2>: "
  ;
inst "led7_an_o<3>" "IOB",placed RIOIR4 E13  ,
  cfg " DRIVEATTRBOX::12 DRIVE_0MA::#OFF GTSATTRBOX::#OFF ICEINV::#OFF ICLK1INV::#OFF
       ICLK2INV::#OFF IDELMUX::#OFF IFF1::#OFF IFF1_INIT_ATTR::#OFF IFF1_SR_ATTR::#OFF
       IFF2::#OFF IFF2_INIT_ATTR::#OFF IFF2_SR_ATTR::#OFF IFFATTRBOX::#OFF
       IFFDELMUX::#OFF IFFDMUX::#OFF IMUX::#OFF IOATTRBOX::LVCMOS25 IREV_USED::#OFF
       ISR_USED::#OFF O1INV::O1 O2INV::#OFF OCEINV::#OFF OFF1::#OFF OFF1_INIT_ATTR::#OFF
       OFF1_SR_ATTR::#OFF OFF2::#OFF OFF2_INIT_ATTR::#OFF OFF2_SR_ATTR::#OFF
       OFFATTRBOX::#OFF OMUX::O1 OREV_USED::#OFF OSR_USED::#OFF OTCLK1INV::#OFF
       OTCLK2INV::#OFF PULL::#OFF REVINV::#OFF SLEW::SLOW SRINV::#OFF T1INV::#OFF
       T2INV::#OFF TCEINV::#OFF TFF1::#OFF TFF1_INIT_ATTR::#OFF TFF1_SR_ATTR::#OFF
       TFF2::#OFF TFF2_INIT_ATTR::#OFF TFF2_SR_ATTR::#OFF TFFATTRBOX::#OFF
       TMUX::#OFF TREV_USED::#OFF TSMUX::#OFF TSR_USED::#OFF T_USED::#OFF
       OUTBUF:led7_an_o_3_OBUF: PAD:led7_an_o<3>: "
  ;
inst "led7_seg_o<0>" "IOB",placed RIOIR24 P16  ,
  cfg " DRIVEATTRBOX::12 DRIVE_0MA::#OFF GTSATTRBOX::#OFF ICEINV::#OFF ICLK1INV::#OFF
       ICLK2INV::#OFF IDELMUX::#OFF IFF1::#OFF IFF1_INIT_ATTR::#OFF IFF1_SR_ATTR::#OFF
       IFF2::#OFF IFF2_INIT_ATTR::#OFF IFF2_SR_ATTR::#OFF IFFATTRBOX::#OFF
       IFFDELMUX::#OFF IFFDMUX::#OFF IMUX::#OFF IOATTRBOX::LVCMOS25 IREV_USED::#OFF
       ISR_USED::#OFF O1INV::O1 O2INV::#OFF OCEINV::#OFF OFF1::#OFF OFF1_INIT_ATTR::#OFF
       OFF1_SR_ATTR::#OFF OFF2::#OFF OFF2_INIT_ATTR::#OFF OFF2_SR_ATTR::#OFF
       OFFATTRBOX::#OFF OMUX::O1 OREV_USED::#OFF OSR_USED::#OFF OTCLK1INV::#OFF
       OTCLK2INV::#OFF PULL::#OFF REVINV::#OFF SLEW::SLOW SRINV::#OFF T1INV::#OFF
       T2INV::#OFF TCEINV::#OFF TFF1::#OFF TFF1_INIT_ATTR::#OFF TFF1_SR_ATTR::#OFF
       TFF2::#OFF TFF2_INIT_ATTR::#OFF TFF2_SR_ATTR::#OFF TFFATTRBOX::#OFF
       TMUX::#OFF TREV_USED::#OFF TSMUX::#OFF TSR_USED::#OFF T_USED::#OFF
       OUTBUF:led7_seg_o_0_OBUF: PAD:led7_seg_o<0>: "
  ;
inst "led7_seg_o<1>" "IOB",placed RIOIR22 N16  ,
  cfg " DRIVEATTRBOX::12 DRIVE_0MA::#OFF GTSATTRBOX::#OFF ICEINV::#OFF ICLK1INV::#OFF
       ICLK2INV::#OFF IDELMUX::#OFF IFF1::#OFF IFF1_INIT_ATTR::#OFF IFF1_SR_ATTR::#OFF
       IFF2::#OFF IFF2_INIT_ATTR::#OFF IFF2_SR_ATTR::#OFF IFFATTRBOX::#OFF
       IFFDELMUX::#OFF IFFDMUX::#OFF IMUX::#OFF IOATTRBOX::LVCMOS25 IREV_USED::#OFF
       ISR_USED::#OFF O1INV::O1 O2INV::#OFF OCEINV::#OFF OFF1::#OFF OFF1_INIT_ATTR::#OFF
       OFF1_SR_ATTR::#OFF OFF2::#OFF OFF2_INIT_ATTR::#OFF OFF2_SR_ATTR::#OFF
       OFFATTRBOX::#OFF OMUX::O1 OREV_USED::#OFF OSR_USED::#OFF OTCLK1INV::#OFF
       OTCLK2INV::#OFF PULL::#OFF REVINV::#OFF SLEW::SLOW SRINV::#OFF T1INV::#OFF
       T2INV::#OFF TCEINV::#OFF TFF1::#OFF TFF1_INIT_ATTR::#OFF TFF1_SR_ATTR::#OFF
       TFF2::#OFF TFF2_INIT_ATTR::#OFF TFF2_SR_ATTR::#OFF TFFATTRBOX::#OFF
       TMUX::#OFF TREV_USED::#OFF TSMUX::#OFF TSR_USED::#OFF T_USED::#OFF
       OUTBUF:led7_seg_o_1_OBUF: PAD:led7_seg_o<1>: "
  ;
inst "led7_seg_o<2>" "IOB",placed RIOIR6 F13  ,
  cfg " DRIVEATTRBOX::12 DRIVE_0MA::#OFF GTSATTRBOX::#OFF ICEINV::#OFF ICLK1INV::#OFF
       ICLK2INV::#OFF IDELMUX::#OFF IFF1::#OFF IFF1_INIT_ATTR::#OFF IFF1_SR_ATTR::#OFF
       IFF2::#OFF IFF2_INIT_ATTR::#OFF IFF2_SR_ATTR::#OFF IFFATTRBOX::#OFF
       IFFDELMUX::#OFF IFFDMUX::#OFF IMUX::#OFF IOATTRBOX::LVCMOS25 IREV_USED::#OFF
       ISR_USED::#OFF O1INV::O1 O2INV::#OFF OCEINV::#OFF OFF1::#OFF OFF1_INIT_ATTR::#OFF
       OFF1_SR_ATTR::#OFF OFF2::#OFF OFF2_INIT_ATTR::#OFF OFF2_SR_ATTR::#OFF
       OFFATTRBOX::#OFF OMUX::O1 OREV_USED::#OFF OSR_USED::#OFF OTCLK1INV::#OFF
       OTCLK2INV::#OFF PULL::#OFF REVINV::#OFF SLEW::SLOW SRINV::#OFF T1INV::#OFF
       T2INV::#OFF TCEINV::#OFF TFF1::#OFF TFF1_INIT_ATTR::#OFF TFF1_SR_ATTR::#OFF
       TFF2::#OFF TFF2_INIT_ATTR::#OFF TFF2_SR_ATTR::#OFF TFFATTRBOX::#OFF
       TMUX::#OFF TREV_USED::#OFF TSMUX::#OFF TSR_USED::#OFF T_USED::#OFF
       OUTBUF:led7_seg_o_2_OBUF: PAD:led7_seg_o<2>: "
  ;
inst "led7_seg_o<3>" "IOB",placed RIOIR24 R16  ,
  cfg " DRIVEATTRBOX::12 DRIVE_0MA::#OFF GTSATTRBOX::#OFF ICEINV::#OFF ICLK1INV::#OFF
       ICLK2INV::#OFF IDELMUX::#OFF IFF1::#OFF IFF1_INIT_ATTR::#OFF IFF1_SR_ATTR::#OFF
       IFF2::#OFF IFF2_INIT_ATTR::#OFF IFF2_SR_ATTR::#OFF IFFATTRBOX::#OFF
       IFFDELMUX::#OFF IFFDMUX::#OFF IMUX::#OFF IOATTRBOX::LVCMOS25 IREV_USED::#OFF
       ISR_USED::#OFF O1INV::O1 O2INV::#OFF OCEINV::#OFF OFF1::#OFF OFF1_INIT_ATTR::#OFF
       OFF1_SR_ATTR::#OFF OFF2::#OFF OFF2_INIT_ATTR::#OFF OFF2_SR_ATTR::#OFF
       OFFATTRBOX::#OFF OMUX::O1 OREV_USED::#OFF OSR_USED::#OFF OTCLK1INV::#OFF
       OTCLK2INV::#OFF PULL::#OFF REVINV::#OFF SLEW::SLOW SRINV::#OFF T1INV::#OFF
       T2INV::#OFF TCEINV::#OFF TFF1::#OFF TFF1_INIT_ATTR::#OFF TFF1_SR_ATTR::#OFF
       TFF2::#OFF TFF2_INIT_ATTR::#OFF TFF2_SR_ATTR::#OFF TFFATTRBOX::#OFF
       TMUX::#OFF TREV_USED::#OFF TSMUX::#OFF TSR_USED::#OFF T_USED::#OFF
       OUTBUF:led7_seg_o_3_OBUF: PAD:led7_seg_o<3>: "
  ;
inst "led7_seg_o<4>" "IOB",placed RIOIR23 P15  ,
  cfg " DRIVEATTRBOX::12 DRIVE_0MA::#OFF GTSATTRBOX::#OFF ICEINV::#OFF ICLK1INV::#OFF
       ICLK2INV::#OFF IDELMUX::#OFF IFF1::#OFF IFF1_INIT_ATTR::#OFF IFF1_SR_ATTR::#OFF
       IFF2::#OFF IFF2_INIT_ATTR::#OFF IFF2_SR_ATTR::#OFF IFFATTRBOX::#OFF
       IFFDELMUX::#OFF IFFDMUX::#OFF IMUX::#OFF IOATTRBOX::LVCMOS25 IREV_USED::#OFF
       ISR_USED::#OFF O1INV::O1 O2INV::#OFF OCEINV::#OFF OFF1::#OFF OFF1_INIT_ATTR::#OFF
       OFF1_SR_ATTR::#OFF OFF2::#OFF OFF2_INIT_ATTR::#OFF OFF2_SR_ATTR::#OFF
       OFFATTRBOX::#OFF OMUX::O1 OREV_USED::#OFF OSR_USED::#OFF OTCLK1INV::#OFF
       OTCLK2INV::#OFF PULL::#OFF REVINV::#OFF SLEW::SLOW SRINV::#OFF T1INV::#OFF
       T2INV::#OFF TCEINV::#OFF TFF1::#OFF TFF1_INIT_ATTR::#OFF TFF1_SR_ATTR::#OFF
       TFF2::#OFF TFF2_INIT_ATTR::#OFF TFF2_SR_ATTR::#OFF TFFATTRBOX::#OFF
       TMUX::#OFF TREV_USED::#OFF TSMUX::#OFF TSR_USED::#OFF T_USED::#OFF
       OUTBUF:led7_seg_o_4_OBUF: PAD:led7_seg_o<4>: "
  ;
inst "led7_seg_o<5>" "IOB",placed RIOIR22 N15  ,
  cfg " DRIVEATTRBOX::12 DRIVE_0MA::#OFF GTSATTRBOX::#OFF ICEINV::#OFF ICLK1INV::#OFF
       ICLK2INV::#OFF IDELMUX::#OFF IFF1::#OFF IFF1_INIT_ATTR::#OFF IFF1_SR_ATTR::#OFF
       IFF2::#OFF IFF2_INIT_ATTR::#OFF IFF2_SR_ATTR::#OFF IFFATTRBOX::#OFF
       IFFDELMUX::#OFF IFFDMUX::#OFF IMUX::#OFF IOATTRBOX::LVCMOS25 IREV_USED::#OFF
       ISR_USED::#OFF O1INV::O1 O2INV::#OFF OCEINV::#OFF OFF1::#OFF OFF1_INIT_ATTR::#OFF
       OFF1_SR_ATTR::#OFF OFF2::#OFF OFF2_INIT_ATTR::#OFF OFF2_SR_ATTR::#OFF
       OFFATTRBOX::#OFF OMUX::O1 OREV_USED::#OFF OSR_USED::#OFF OTCLK1INV::#OFF
       OTCLK2INV::#OFF PULL::#OFF REVINV::#OFF SLEW::SLOW SRINV::#OFF T1INV::#OFF
       T2INV::#OFF TCEINV::#OFF TFF1::#OFF TFF1_INIT_ATTR::#OFF TFF1_SR_ATTR::#OFF
       TFF2::#OFF TFF2_INIT_ATTR::#OFF TFF2_SR_ATTR::#OFF TFFATTRBOX::#OFF
       TMUX::#OFF TREV_USED::#OFF TSMUX::#OFF TSR_USED::#OFF T_USED::#OFF
       OUTBUF:led7_seg_o_5_OBUF: PAD:led7_seg_o<5>: "
  ;
inst "led7_seg_o<6>" "IOB",placed RIOIR8 G13  ,
  cfg " DRIVEATTRBOX::12 DRIVE_0MA::#OFF GTSATTRBOX::#OFF ICEINV::#OFF ICLK1INV::#OFF
       ICLK2INV::#OFF IDELMUX::#OFF IFF1::#OFF IFF1_INIT_ATTR::#OFF IFF1_SR_ATTR::#OFF
       IFF2::#OFF IFF2_INIT_ATTR::#OFF IFF2_SR_ATTR::#OFF IFFATTRBOX::#OFF
       IFFDELMUX::#OFF IFFDMUX::#OFF IMUX::#OFF IOATTRBOX::LVCMOS25 IREV_USED::#OFF
       ISR_USED::#OFF O1INV::O1 O2INV::#OFF OCEINV::#OFF OFF1::#OFF OFF1_INIT_ATTR::#OFF
       OFF1_SR_ATTR::#OFF OFF2::#OFF OFF2_INIT_ATTR::#OFF OFF2_SR_ATTR::#OFF
       OFFATTRBOX::#OFF OMUX::O1 OREV_USED::#OFF OSR_USED::#OFF OTCLK1INV::#OFF
       OTCLK2INV::#OFF PULL::#OFF REVINV::#OFF SLEW::SLOW SRINV::#OFF T1INV::#OFF
       T2INV::#OFF TCEINV::#OFF TFF1::#OFF TFF1_INIT_ATTR::#OFF TFF1_SR_ATTR::#OFF
       TFF2::#OFF TFF2_INIT_ATTR::#OFF TFF2_SR_ATTR::#OFF TFFATTRBOX::#OFF
       TMUX::#OFF TREV_USED::#OFF TSMUX::#OFF TSR_USED::#OFF T_USED::#OFF
       OUTBUF:led7_seg_o_6_OBUF: PAD:led7_seg_o<6>: "
  ;
inst "led7_seg_o<7>" "IOB",placed RIOIR4 E14  ,
  cfg " DRIVEATTRBOX::12 DRIVE_0MA::#OFF GTSATTRBOX::#OFF ICEINV::#OFF ICLK1INV::#OFF
       ICLK2INV::#OFF IDELMUX::#OFF IFF1::#OFF IFF1_INIT_ATTR::#OFF IFF1_SR_ATTR::#OFF
       IFF2::#OFF IFF2_INIT_ATTR::#OFF IFF2_SR_ATTR::#OFF IFFATTRBOX::#OFF
       IFFDELMUX::#OFF IFFDMUX::#OFF IMUX::#OFF IOATTRBOX::LVCMOS25 IREV_USED::#OFF
       ISR_USED::#OFF O1INV::O1 O2INV::#OFF OCEINV::#OFF OFF1::#OFF OFF1_INIT_ATTR::#OFF
       OFF1_SR_ATTR::#OFF OFF2::#OFF OFF2_INIT_ATTR::#OFF OFF2_SR_ATTR::#OFF
       OFFATTRBOX::#OFF OMUX::O1 OREV_USED::#OFF OSR_USED::#OFF OTCLK1INV::#OFF
       OTCLK2INV::#OFF PULL::#OFF REVINV::#OFF SLEW::SLOW SRINV::#OFF T1INV::#OFF
       T2INV::#OFF TCEINV::#OFF TFF1::#OFF TFF1_INIT_ATTR::#OFF TFF1_SR_ATTR::#OFF
       TFF2::#OFF TFF2_INIT_ATTR::#OFF TFF2_SR_ATTR::#OFF TFFATTRBOX::#OFF
       TMUX::#OFF TREV_USED::#OFF TSMUX::#OFF TSR_USED::#OFF T_USED::#OFF
       OUTBUF:led7_seg_o_7_OBUF: PAD:led7_seg_o<7>: "
  ;
inst "clk_i_BUFGP/BUFG" "BUFGMUX",placed CLKB BUFGMUX0  ,
  cfg " DISABLE_ATTR::LOW I0_USED::0 I1_USED::#OFF SINV::S_B GCLKMUX:clk_i_BUFGP/BUFG.GCLKMUX:
       GCLK_BUFFER:clk_i_BUFGP/BUFG: "
  ;
inst "c/clk_o_BUFG" "BUFGMUX",placed CLKB BUFGMUX1  ,
  cfg " DISABLE_ATTR::LOW I0_USED::0 I1_USED::#OFF SINV::S_B GCLKMUX:c/clk_o_BUFG.GCLKMUX:
       GCLK_BUFFER:c/clk_o_BUFG: "
  ;
inst "p/ram_1024_x_18" "RAMB16",placed BMR16C2 RAMB16_X1Y2  ,
  cfg " CLKAINV::CLKA CLKBINV::#OFF ENAINV::ENA ENBINV::#OFF PORTA_ATTR::1024X18
       PORTB_ATTR::#OFF SSRAINV::SSRA SSRBINV::#OFF WEAINV::WEA WEBINV::#OFF
       WRITEMODEA::WRITE_FIRST WRITEMODEB::#OFF RAMB16:ProtoComp37.RAMB16:
       RAMB16A:p/ram_1024_x_18.A:
         INITP_00::0000000000000000000000000000000000000000000000000000000000000F83
        INITP_01::0000000000000000000000000000000000000000000000000000000000000000
        INITP_02::0000000000000000000000000000000000000000000000000000000000000000
        INITP_03::0000000000000000000000000000000000000000000000000000000000000000
        INITP_04::0000000000000000000000000000000000000000000000000000000000000000
        INITP_05::0000000000000000000000000000000000000000000000000000000000000000
        INITP_06::0000000000000000000000000000000000000000000000000000000000000000
        INITP_07::C000000000000000000000000000000000000000000000000000000000000000
        INIT_00::000000000000000000000000000000000000000080014002C700070A0700C001
        INIT_01::0000000000000000000000000000000000000000000000000000000000000000
        INIT_02::0000000000000000000000000000000000000000000000000000000000000000
        INIT_03::0000000000000000000000000000000000000000000000000000000000000000
        INIT_04::0000000000000000000000000000000000000000000000000000000000000000
        INIT_05::0000000000000000000000000000000000000000000000000000000000000000
        INIT_06::0000000000000000000000000000000000000000000000000000000000000000
        INIT_07::0000000000000000000000000000000000000000000000000000000000000000
        INIT_08::0000000000000000000000000000000000000000000000000000000000000000
        INIT_09::0000000000000000000000000000000000000000000000000000000000000000
        INIT_0a::0000000000000000000000000000000000000000000000000000000000000000
        INIT_0b::0000000000000000000000000000000000000000000000000000000000000000
        INIT_0c::0000000000000000000000000000000000000000000000000000000000000000
        INIT_0d::0000000000000000000000000000000000000000000000000000000000000000
        INIT_0e::0000000000000000000000000000000000000000000000000000000000000000
        INIT_0f::0000000000000000000000000000000000000000000000000000000000000000
        INIT_10::0000000000000000000000000000000000000000000000000000000000000000
        INIT_11::0000000000000000000000000000000000000000000000000000000000000000
        INIT_12::0000000000000000000000000000000000000000000000000000000000000000
        INIT_13::0000000000000000000000000000000000000000000000000000000000000000
        INIT_14::0000000000000000000000000000000000000000000000000000000000000000
        INIT_15::0000000000000000000000000000000000000000000000000000000000000000
        INIT_16::0000000000000000000000000000000000000000000000000000000000000000
        INIT_17::0000000000000000000000000000000000000000000000000000000000000000
        INIT_18::0000000000000000000000000000000000000000000000000000000000000000
        INIT_19::0000000000000000000000000000000000000000000000000000000000000000
        INIT_1a::0000000000000000000000000000000000000000000000000000000000000000
        INIT_1b::0000000000000000000000000000000000000000000000000000000000000000
        INIT_1c::0000000000000000000000000000000000000000000000000000000000000000
        INIT_1d::0000000000000000000000000000000000000000000000000000000000000000
        INIT_1e::0000000000000000000000000000000000000000000000000000000000000000
        INIT_1f::0000000000000000000000000000000000000000000000000000000000000000
        INIT_20::0000000000000000000000000000000000000000000000000000000000000000
        INIT_21::0000000000000000000000000000000000000000000000000000000000000000
        INIT_22::0000000000000000000000000000000000000000000000000000000000000000
        INIT_23::0000000000000000000000000000000000000000000000000000000000000000
        INIT_24::0000000000000000000000000000000000000000000000000000000000000000
        INIT_25::0000000000000000000000000000000000000000000000000000000000000000
        INIT_26::0000000000000000000000000000000000000000000000000000000000000000
        INIT_27::0000000000000000000000000000000000000000000000000000000000000000
        INIT_28::0000000000000000000000000000000000000000000000000000000000000000
        INIT_29::0000000000000000000000000000000000000000000000000000000000000000
        INIT_2a::0000000000000000000000000000000000000000000000000000000000000000
        INIT_2b::0000000000000000000000000000000000000000000000000000000000000000
        INIT_2c::0000000000000000000000000000000000000000000000000000000000000000
        INIT_2d::0000000000000000000000000000000000000000000000000000000000000000
        INIT_2e::0000000000000000000000000000000000000000000000000000000000000000
        INIT_2f::0000000000000000000000000000000000000000000000000000000000000000
        INIT_30::0000000000000000000000000000000000000000000000000000000000000000
        INIT_31::0000000000000000000000000000000000000000000000000000000000000000
        INIT_32::0000000000000000000000000000000000000000000000000000000000000000
        INIT_33::0000000000000000000000000000000000000000000000000000000000000000
        INIT_34::0000000000000000000000000000000000000000000000000000000000000000
        INIT_35::0000000000000000000000000000000000000000000000000000000000000000
        INIT_36::0000000000000000000000000000000000000000000000000000000000000000
        INIT_37::0000000000000000000000000000000000000000000000000000000000000000
        INIT_38::0000000000000000000000000000000000000000000000000000000000000000
        INIT_39::0000000000000000000000000000000000000000000000000000000000000000
        INIT_3a::0000000000000000000000000000000000000000000000000000000000000000
        INIT_3b::0000000000000000000000000000000000000000000000000000000000000000
        INIT_3c::0000000000000000000000000000000000000000000000000000000000000000
        INIT_3d::0000000000000000000000000000000000000000000000000000000000000000
        INIT_3e::0000000000000000000000000000000000000000000000000000000000000000
        INIT_3f::4005000000000000000000000000000000000000000000000000000000000000
        INIT_A::00000  SRVAL_A::00000 "
  ;
inst "k/alu_result<2>" "SLICEL",placed R21C17 SLICE_X33Y7  ,
  cfg " BXINV::BX BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF CYSELF::#OFF CYSELG::#OFF DXMUX::#OFF DYMUX::#OFF
       F:k/alu_mux_loop[2].mux_lut:#LUT:D=((~A2*A4)+(A2*A3)) F5USED::#OFF
       FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF FFY_INIT_ATTR::#OFF
       FFY_SR_ATTR::#OFF FXMUX::F5 FXUSED::#OFF G:k/alu_mux_loop[2].or_lut:#LUT:D=(A4+(A1+A2))
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XUSED::0 YBUSED::#OFF YUSED::#OFF F5MUX:k/alu_mux_loop[2].shift_in_muxf5:
       "
  ;
inst "k/alu_result<1>" "SLICEL",placed R21C17 SLICE_X32Y7  ,
  cfg " BXINV::BX BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF CYSELF::#OFF CYSELG::#OFF DXMUX::#OFF DYMUX::#OFF
       F:k/alu_mux_loop[1].mux_lut:#LUT:D=((~A1*A2)+(A1*A3)) F5USED::#OFF
       FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF FFY_INIT_ATTR::#OFF
       FFY_SR_ATTR::#OFF FXMUX::F5 FXUSED::#OFF G:k/alu_mux_loop[1].or_lut:#LUT:D=(A4+(A2+A3))
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XUSED::0 YBUSED::#OFF YUSED::#OFF F5MUX:k/alu_mux_loop[1].shift_in_muxf5:
       "
  ;
inst "k/alu_result<0>" "SLICEL",placed R20C18 SLICE_X35Y8  ,
  cfg " BXINV::BX BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF CYSELF::#OFF CYSELG::#OFF DXMUX::#OFF DYMUX::#OFF
       F:k/alu_mux_loop[0].mux_lut:#LUT:D=((~A2*A3)+(A2*A4)) F5USED::#OFF
       FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF FFY_INIT_ATTR::#OFF
       FFY_SR_ATTR::#OFF FXMUX::F5 FXUSED::#OFF G:k/alu_mux_loop[0].or_lut:#LUT:D=(A3+(A1+A2))
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XUSED::0 YBUSED::#OFF YUSED::#OFF F5MUX:k/alu_mux_loop[0].shift_in_muxf5:
       "
  ;
inst "k/shift_in" "SLICEL",placed R19C16 SLICE_X31Y10  ,
  cfg " BXINV::BX BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF CYSELF::#OFF CYSELG::#OFF DXMUX::#OFF DYMUX::#OFF
       F:k/high_shift_in_lut:#LUT:D=((~A3*A2)+(A3*A4)) F5USED::#OFF FFX::#OFF
       FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF FFY_INIT_ATTR::#OFF
       FFY_SR_ATTR::#OFF FXMUX::F5 FXUSED::#OFF G:k/low_shift_in_lut:#LUT:D=((~A3*A2)+(A3*A4))
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XUSED::0 YBUSED::#OFF YUSED::#OFF F5MUX:k/shift_in_muxf5: "
  ;
inst "k/alu_result<7>" "SLICEL",placed R19C17 SLICE_X32Y11  ,
  cfg " BXINV::BX BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF CYSELF::#OFF CYSELG::#OFF DXMUX::#OFF DYMUX::#OFF
       F:k/alu_mux_loop[7].mux_lut:#LUT:D=(A1*A3) F5USED::#OFF FFX::#OFF
       FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF FFY_INIT_ATTR::#OFF
       FFY_SR_ATTR::#OFF FXMUX::F5 FXUSED::#OFF G:k/alu_mux_loop[7].or_lut:#LUT:D=(A3+(A4+A2))
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XUSED::0 YBUSED::#OFF YUSED::#OFF F5MUX:k/alu_mux_loop[7].shift_in_muxf5:
       "
  ;
inst "k/alu_result<6>" "SLICEL",placed R19C17 SLICE_X33Y11  ,
  cfg " BXINV::BX BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF CYSELF::#OFF CYSELG::#OFF DXMUX::#OFF DYMUX::#OFF
       F:k/alu_mux_loop[6].mux_lut:#LUT:D=(A4*A1) F5USED::#OFF FFX::#OFF
       FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF FFY_INIT_ATTR::#OFF
       FFY_SR_ATTR::#OFF FXMUX::F5 FXUSED::#OFF G:k/alu_mux_loop[6].or_lut:#LUT:D=(A1+(A3+A2))
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XUSED::0 YBUSED::#OFF YUSED::#OFF F5MUX:k/alu_mux_loop[6].shift_in_muxf5:
       "
  ;
inst "k/alu_result<5>" "SLICEL",placed R20C17 SLICE_X32Y8  ,
  cfg " BXINV::BX BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF CYSELF::#OFF CYSELG::#OFF DXMUX::#OFF DYMUX::#OFF
       F:k/alu_mux_loop[5].mux_lut:#LUT:D=(A1*A4) F5USED::#OFF FFX::#OFF
       FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF FFY_INIT_ATTR::#OFF
       FFY_SR_ATTR::#OFF FXMUX::F5 FXUSED::#OFF G:k/alu_mux_loop[5].or_lut:#LUT:D=(A3+(A2+A1))
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XUSED::0 YBUSED::#OFF YUSED::#OFF F5MUX:k/alu_mux_loop[5].shift_in_muxf5:
       "
  ;
inst "k/alu_result<4>" "SLICEL",placed R22C17 SLICE_X33Y5  ,
  cfg " BXINV::BX BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF CYSELF::#OFF CYSELG::#OFF DXMUX::#OFF DYMUX::#OFF
       F:k/alu_mux_loop[4].mux_lut:#LUT:D=(A2*A4) F5USED::#OFF FFX::#OFF
       FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF FFY_INIT_ATTR::#OFF
       FFY_SR_ATTR::#OFF FXMUX::F5 FXUSED::#OFF G:k/alu_mux_loop[4].or_lut:#LUT:D=(A3+(A4+A1))
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XUSED::0 YBUSED::#OFF YUSED::#OFF F5MUX:k/alu_mux_loop[4].shift_in_muxf5:
       "
  ;
inst "k/alu_result<3>" "SLICEL",placed R21C16 SLICE_X31Y6  ,
  cfg " BXINV::BX BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF CYSELF::#OFF CYSELG::#OFF DXMUX::#OFF DYMUX::#OFF
       F:k/alu_mux_loop[3].mux_lut:#LUT:D=((~A4*A3)+(A4*A1)) F5USED::#OFF
       FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF FFY_INIT_ATTR::#OFF
       FFY_SR_ATTR::#OFF FXMUX::F5 FXUSED::#OFF G:k/alu_mux_loop[3].or_lut:#LUT:D=(A1+(A3+A4))
       GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF
       XUSED::0 YBUSED::#OFF YUSED::#OFF F5MUX:k/alu_mux_loop[3].shift_in_muxf5:
       "
  ;
inst "c/counter_cst" "SLICEL",placed R22C3 SLICE_X5Y5  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF CYSELF::#OFF CYSELG::#OFF DXMUX::#OFF
       DYMUX::#OFF F:c/counter_cst1:#LUT:D=(A3*(A4*A2)) F5USED::#OFF FFX::#OFF
       FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF FFY_INIT_ATTR::#OFF
       FFY_SR_ATTR::#OFF FXMUX::F FXUSED::#OFF G:c/Mcount_counter_val1110:#LUT:D=(A3*(~A4*(~A1*A2)))
       GYMUX::G REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF XUSED::0
       YBUSED::#OFF YUSED::0 "
  ;
inst "interrupt" "SLICEL",placed R20C19 SLICE_X37Y8  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF CYSELF::#OFF CYSELG::#OFF DXMUX::1 DYMUX::#OFF
       F:btn_i_old_cmp_ne000066:#LUT:D=(A3+A2) F5USED::#OFF FFX:interrupt:#FF
       FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY::#OFF FFY_INIT_ATTR::#OFF
       FFY_SR_ATTR::#OFF FXMUX::F FXUSED::#OFF G:btn_i_old_cmp_ne000032:#LUT:D=((A4@A2)+(A3@A1))
       GYMUX::G REVUSED::#OFF SRINV::#OFF SYNC_ATTR::ASYNC XBUSED::#OFF
       XUSED::0 YBUSED::#OFF YUSED::0 "
  ;
inst "btn_i_old_not0001_inv" "SLICEL",placed R20C19 SLICE_X36Y9  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF CYSELF::#OFF CYSELG::#OFF DXMUX::#OFF
       DYMUX::#OFF F:btn_i_old_and00001:#LUT:D=(((~A3*A2)+A3)*~A4) F5USED::#OFF
       FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF FFY_INIT_ATTR::#OFF
       FFY_SR_ATTR::#OFF FXMUX::F FXUSED::#OFF G:btn_i_old_cmp_ne000065:#LUT:D=((A3@A2)+(A4@A1))
       GYMUX::G REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF XUSED::0
       YBUSED::#OFF YUSED::0 "
  ;
inst "c/Mcount_counter_val" "SLICEL",placed R19C3 SLICE_X5Y11  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF CYSELF::#OFF CYSELG::#OFF DXMUX::#OFF
       DYMUX::#OFF F:c/Mcount_counter_val1:#LUT:D=(((~A1*A4)+(A1*((~A2*A4)+A2)))*A3)
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::F FXUSED::#OFF G:c/Mcount_counter_val1222:#LUT:D=(A2*A1)
       GYMUX::G REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF XUSED::0
       YBUSED::#OFF YUSED::0 "
  ;
inst "digit_values_0_not0001" "SLICEL",placed R20C18 SLICE_X35Y9  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF CYSELF::#OFF CYSELG::#OFF DXMUX::#OFF
       DYMUX::#OFF F:digit_values_0_not000133:#LUT:D=(~A1*(~A3*(~A2*A4)))
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::F FXUSED::#OFF G:digit_values_0_not000131:#LUT:D=(~A4*(~A2*(~A1*~A3)))
       GYMUX::G REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF XUSED::0
       YBUSED::#OFF YUSED::0 "
  ;
inst "c/counter_and0000" "SLICEL",placed R22C3 SLICE_X5Y4  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF CYSELF::#OFF CYSELG::#OFF DXMUX::#OFF
       DYMUX::#OFF F:c/counter_and00001:#LUT:D=(A3*(A2*A4)) F5USED::#OFF
       FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF FFY_INIT_ATTR::#OFF
       FFY_SR_ATTR::#OFF FXMUX::F FXUSED::#OFF G:c/Mcount_counter_val1210:#LUT:D=(A2*(~A4*(~A3*A1)))
       GYMUX::G REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF XUSED::0
       YBUSED::#OFF YUSED::0 "
  ;
inst "d/segment<11>" "SLICEL",placed R8C12 SLICE_X23Y33  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF CYSELF::#OFF CYSELG::#OFF DXMUX::1 DYMUX::1
       F:d/Mcount_segment_eqn_111:#LUT:D=((~A1+(A1*(~A3+(A3*~A2))))*A4)
       F5USED::#OFF FFX:d/segment_11:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW
       FFY:d/segment_10:#FF FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::F
       FXUSED::#OFF G:d/Mcount_segment_eqn_101:#LUT:D=((~A1+(A1*(~A3+(A3*~A2))))*A4)
       GYMUX::G REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF XUSED::#OFF
       YBUSED::#OFF YUSED::#OFF "
  ;
inst "d/segment<13>" "SLICEL",placed R6C13 SLICE_X24Y36  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF CYSELF::#OFF CYSELG::#OFF DXMUX::1 DYMUX::1
       F:d/Mcount_segment_eqn_131:#LUT:D=((~A4+(A4*(~A1+(A1*~A3))))*A2)
       F5USED::#OFF FFX:d/segment_13:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW
       FFY:d/segment_12:#FF FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::F
       FXUSED::#OFF G:d/Mcount_segment_eqn_121:#LUT:D=((~A4+(A4*(~A2+(A2*~A3))))*A1)
       GYMUX::G REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF XUSED::#OFF
       YBUSED::#OFF YUSED::#OFF "
  ;
inst "d/segment<21>" "SLICEL",placed R4C13 SLICE_X24Y40  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF CYSELF::#OFF CYSELG::#OFF DXMUX::1 DYMUX::1
       F:d/Mcount_segment_eqn_211:#LUT:D=((~A4+(A4*(~A3+(A3*~A2))))*A1)
       F5USED::#OFF FFX:d/segment_21:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW
       FFY:d/segment_20:#FF FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::F
       FXUSED::#OFF G:d/Mcount_segment_eqn_201:#LUT:D=((~A4+(A4*(~A3+(A3*~A2))))*A1)
       GYMUX::G REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF XUSED::#OFF
       YBUSED::#OFF YUSED::#OFF "
  ;
inst "k/shift_result<5>" "SLICEL",placed R22C17 SLICE_X33Y4  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF CYSELF::#OFF CYSELG::#OFF DXMUX::1 DYMUX::1
       F:k/shift_loop[5].mid_shift.shift_mux_lut:#LUT:D=((~A1*A4)+(A1*A2))
       F5USED::#OFF FFX:k/shift_loop[5].shift_flop:#FF FFX_INIT_ATTR::INIT0
       FFX_SR_ATTR::SRLOW FFY:k/shift_loop[4].shift_flop:#FF FFY_INIT_ATTR::INIT0
       FFY_SR_ATTR::SRLOW FXMUX::F FXUSED::#OFF G:k/shift_loop[4].mid_shift.shift_mux_lut:#LUT:D=((~A1*A3)+(A1*A4))
       GYMUX::G REVUSED::#OFF SRINV::SR_B SYNC_ATTR::SYNC XBUSED::#OFF XUSED::#OFF
       YBUSED::#OFF YUSED::#OFF "
  ;
inst "d/segment<15>" "SLICEL",placed R6C12 SLICE_X23Y37  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF CYSELF::#OFF CYSELG::#OFF DXMUX::1 DYMUX::1
       F:d/Mcount_segment_eqn_151:#LUT:D=((~A3+(A3*(~A1+(A1*~A2))))*A4)
       F5USED::#OFF FFX:d/segment_15:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW
       FFY:d/segment_14:#FF FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::F
       FXUSED::#OFF G:d/Mcount_segment_eqn_141:#LUT:D=((~A3+(A3*(~A4+(A4*~A2))))*A1)
       GYMUX::G REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF XUSED::#OFF
       YBUSED::#OFF YUSED::#OFF "
  ;
inst "d/segment<23>" "SLICEL",placed R4C13 SLICE_X25Y40  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF CYSELF::#OFF CYSELG::#OFF DXMUX::1 DYMUX::1
       F:d/Mcount_segment_eqn_231:#LUT:D=((~A1+(A1*(~A4+(A4*~A3))))*A2)
       F5USED::#OFF FFX:d/segment_23:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW
       FFY:d/segment_22:#FF FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::F
       FXUSED::#OFF G:d/Mcount_segment_eqn_221:#LUT:D=((~A1+(A1*(~A2+(A2*~A3))))*A4)
       GYMUX::G REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF XUSED::#OFF
       YBUSED::#OFF YUSED::#OFF "
  ;
inst "d/segment<31>" "SLICEL",placed R2C12 SLICE_X23Y44  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF CYSELF::#OFF CYSELG::#OFF DXMUX::1 DYMUX::1
       F:d/Mcount_segment_eqn_311:#LUT:D=((~A3+(A3*(~A4+(A4*~A1))))*A2)
       F5USED::#OFF FFX:d/segment_31:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW
       FFY:d/segment_30:#FF FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::F
       FXUSED::#OFF G:d/Mcount_segment_eqn_301:#LUT:D=((~A3+(A3*(~A4+(A4*~A1))))*A2)
       GYMUX::G REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF XUSED::#OFF
       YBUSED::#OFF YUSED::#OFF "
  ;
inst "d/segment<17>" "SLICEL",placed R5C13 SLICE_X25Y39  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF CYSELF::#OFF CYSELG::#OFF DXMUX::1 DYMUX::1
       F:d/Mcount_segment_eqn_171:#LUT:D=((~A1+(A1*(~A3+(A3*~A2))))*A4)
       F5USED::#OFF FFX:d/segment_17:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW
       FFY:d/segment_16:#FF FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::F
       FXUSED::#OFF G:d/Mcount_segment_eqn_161:#LUT:D=((~A1+(A1*(~A3+(A3*~A2))))*A4)
       GYMUX::G REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF XUSED::#OFF
       YBUSED::#OFF YUSED::#OFF "
  ;
inst "d/segment<25>" "SLICEL",placed R3C12 SLICE_X23Y42  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF CYSELF::#OFF CYSELG::#OFF DXMUX::1 DYMUX::1
       F:d/Mcount_segment_eqn_251:#LUT:D=((~A3+(A3*(~A2+(A2*~A4))))*A1)
       F5USED::#OFF FFX:d/segment_25:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW
       FFY:d/segment_24:#FF FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::F
       FXUSED::#OFF G:d/Mcount_segment_eqn_241:#LUT:D=((~A3+(A3*(~A2+(A2*~A1))))*A4)
       GYMUX::G REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF XUSED::#OFF
       YBUSED::#OFF YUSED::#OFF "
  ;
inst "d/segment<19>" "SLICEL",placed R5C13 SLICE_X24Y38  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF CYSELF::#OFF CYSELG::#OFF DXMUX::1 DYMUX::1
       F:d/Mcount_segment_eqn_191:#LUT:D=((~A4+(A4*(~A1+(A1*~A3))))*A2)
       F5USED::#OFF FFX:d/segment_19:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW
       FFY:d/segment_18:#FF FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::F
       FXUSED::#OFF G:d/Mcount_segment_eqn_181:#LUT:D=((~A4+(A4*(~A1+(A1*~A3))))*A2)
       GYMUX::G REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF XUSED::#OFF
       YBUSED::#OFF YUSED::#OFF "
  ;
inst "d/segment<27>" "SLICEL",placed R3C13 SLICE_X24Y42  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF CYSELF::#OFF CYSELG::#OFF DXMUX::1 DYMUX::1
       F:d/Mcount_segment_eqn_271:#LUT:D=((~A4+(A4*(~A3+(A3*~A2))))*A1)
       F5USED::#OFF FFX:d/segment_27:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW
       FFY:d/segment_26:#FF FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::F
       FXUSED::#OFF G:d/Mcount_segment_eqn_261:#LUT:D=((~A4+(A4*(~A1+(A1*~A2))))*A3)
       GYMUX::G REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF XUSED::#OFF
       YBUSED::#OFF YUSED::#OFF "
  ;
inst "d/segment<29>" "SLICEL",placed R2C12 SLICE_X23Y45  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF CYSELF::#OFF CYSELG::#OFF DXMUX::1 DYMUX::1
       F:d/Mcount_segment_eqn_291:#LUT:D=((~A3+(A3*(~A4+(A4*~A2))))*A1)
       F5USED::#OFF FFX:d/segment_29:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW
       FFY:d/segment_28:#FF FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::F
       FXUSED::#OFF G:d/Mcount_segment_eqn_281:#LUT:D=((~A3+(A3*(~A2+(A2*~A1))))*A4)
       GYMUX::G REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF XUSED::#OFF
       YBUSED::#OFF YUSED::#OFF "
  ;
inst "k/logical_result<7>" "SLICEL",placed R18C17 SLICE_X33Y13  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF CYSELF::#OFF CYSELG::#OFF DXMUX::#OFF DYMUX::1
       F:k/memory_enable_lut:#LUT:D=(A1*(A4*(A3*A2))) F5USED::#OFF FFX::#OFF
       FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY:k/logical_loop[7].logical_flop:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::F FXUSED::#OFF G:k/logical_loop[7].logical_lut:#LUT:D=((~A1*(A2*A3))+(A1*((A2@A3)+~A4)))
       GYMUX::G REVUSED::#OFF SRINV::SR SYNC_ATTR::SYNC XBUSED::#OFF XUSED::0
       YBUSED::#OFF YUSED::#OFF "
  ;
inst "k/shift_result<7>" "SLICEL",placed R19C16 SLICE_X31Y11  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF CYSELF::#OFF CYSELG::#OFF DXMUX::1 DYMUX::1
       F:k/shift_loop[7].msb_shift.shift_mux_lut:#LUT:D=((~A3*A1)+(A3*A2))
       F5USED::#OFF FFX:k/shift_loop[7].shift_flop:#FF FFX_INIT_ATTR::INIT0
       FFX_SR_ATTR::SRLOW FFY:k/shift_loop[6].shift_flop:#FF FFY_INIT_ATTR::INIT0
       FFY_SR_ATTR::SRLOW FXMUX::F FXUSED::#OFF G:k/shift_loop[6].mid_shift.shift_mux_lut:#LUT:D=((~A2*A3)+(A2*A4))
       GYMUX::G REVUSED::#OFF SRINV::SR_B SYNC_ATTR::SYNC XBUSED::#OFF XUSED::#OFF
       YBUSED::#OFF YUSED::#OFF "
  ;
inst "k/active_interrupt" "SLICEL",placed R17C17 SLICE_X33Y15  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF CYSELF::#OFF CYSELG::#OFF DXMUX::#OFF DYMUX::1
       F:k/flag_enable_lut:#LUT:D=(A2*A4) F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF
       FFX_SR_ATTR::#OFF FFY:k/int_flop:#FF FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW
       FXMUX::F FXUSED::#OFF G:k/int_pulse_lut:#LUT:D=(A2*(A3*(A4*~A1)))
       GYMUX::G REVUSED::#OFF SRINV::SR SYNC_ATTR::SYNC XBUSED::#OFF XUSED::0
       YBUSED::#OFF YUSED::#OFF "
  ;
inst "k/int_enable" "SLICEL",placed R19C18 SLICE_X35Y11  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF CYSELF::#OFF CYSELG::#OFF DXMUX::#OFF DYMUX::1
       F:interrupt_and00001:#LUT:D=(~A1*((A2*A3)+A4)) F5USED::#OFF FFX::#OFF
       FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY:k/int_enable_flop:#FF FFY_INIT_ATTR::INIT0
       FFY_SR_ATTR::SRLOW FXMUX::F FXUSED::#OFF G:k/int_value_lut:#LUT:D=(~A2*(A4*~A3))
       GYMUX::G REVUSED::#OFF SRINV::SR SYNC_ATTR::SYNC XBUSED::#OFF XUSED::0
       YBUSED::#OFF YUSED::#OFF "
  ;
inst "d/segment<1>" "SLICEL",placed R9C13 SLICE_X25Y31  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF CYSELF::#OFF CYSELG::#OFF DXMUX::1 DYMUX::1
       F:d/Mcount_segment_eqn_110:#LUT:D=(A1*(~A3+(~A4+~A2))) F5USED::#OFF
       FFX:d/segment_1:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:d/segment_0:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::F FXUSED::#OFF G:d/Mcount_segment_eqn_01:#LUT:D=(A4*(~A3+(~A1+~A2)))
       GYMUX::G REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF XUSED::#OFF
       YBUSED::#OFF YUSED::#OFF "
  ;
inst "d/segment<3>" "SLICEL",placed R9C12 SLICE_X23Y30  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF CYSELF::#OFF CYSELG::#OFF DXMUX::1 DYMUX::1
       F:d/Mcount_segment_eqn_32:#LUT:D=(A2*(~A3+(~A1+~A4))) F5USED::#OFF
       FFX:d/segment_3:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:d/segment_2:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::F FXUSED::#OFF G:d/Mcount_segment_eqn_210:#LUT:D=(A3*(~A2+(~A1+~A4)))
       GYMUX::G REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF XUSED::#OFF
       YBUSED::#OFF YUSED::#OFF "
  ;
inst "d/segment<5>" "SLICEL",placed R8C12 SLICE_X23Y32  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF CYSELF::#OFF CYSELG::#OFF DXMUX::1 DYMUX::1
       F:d/Mcount_segment_eqn_51:#LUT:D=(A4*(~A2+(~A3+~A1))) F5USED::#OFF
       FFX:d/segment_5:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:d/segment_4:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::F FXUSED::#OFF G:d/Mcount_segment_eqn_41:#LUT:D=(A4*(~A2+(~A3+~A1)))
       GYMUX::G REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF XUSED::#OFF
       YBUSED::#OFF YUSED::#OFF "
  ;
inst "d/segment<7>" "SLICEL",placed R9C12 SLICE_X23Y31  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF CYSELF::#OFF CYSELG::#OFF DXMUX::1 DYMUX::1
       F:d/Mcount_segment_eqn_71:#LUT:D=(A1*(~A3+(~A4+~A2))) F5USED::#OFF
       FFX:d/segment_7:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:d/segment_6:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::F FXUSED::#OFF G:d/Mcount_segment_eqn_61:#LUT:D=(A1*(~A3+(~A4+~A2)))
       GYMUX::G REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF XUSED::#OFF
       YBUSED::#OFF YUSED::#OFF "
  ;
inst "d/segment<9>" "SLICEL",placed R7C12 SLICE_X23Y35  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF CYSELF::#OFF CYSELG::#OFF DXMUX::1 DYMUX::1
       F:d/Mcount_segment_eqn_91:#LUT:D=((~A1+(A1*(~A2+(A2*~A3))))*A4) F5USED::#OFF
       FFX:d/segment_9:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:d/segment_8:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::F FXUSED::#OFF G:d/Mcount_segment_eqn_81:#LUT:D=((~A1+(A1*(~A2+(A2*~A3))))*A4)
       GYMUX::G REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF XUSED::#OFF
       YBUSED::#OFF YUSED::#OFF "
  ;
inst "k/memory_write" "SLICEL",placed R18C17 SLICE_X33Y12  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF CYSELF::#OFF CYSELG::#OFF DXMUX::#OFF DYMUX::1
       F:k/int_update_lut:#LUT:D=(A4+(A3*(A2*A1))) F5USED::#OFF FFX::#OFF
       FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY:k/memory_write_flop:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::F FXUSED::#OFF G:k/memory_type_lut:#LUT:D=(~A4*(A3*(~A2*A1)))
       GYMUX::G REVUSED::#OFF SRINV::#OFF SYNC_ATTR::ASYNC XBUSED::#OFF
       XUSED::0 YBUSED::#OFF YUSED::#OFF "
  ;
inst "d/counter<11>" "SLICEL",placed R12C5 SLICE_X9Y24  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF CYSELF::#OFF CYSELG::#OFF DXMUX::1 DYMUX::1
       F:d/Mcount_counter_eqn_111:#LUT:D=(A2*~A1) F5USED::#OFF FFX:d/counter_11:#FF
       FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:d/counter_10:#FF FFY_INIT_ATTR::INIT0
       FFY_SR_ATTR::SRLOW FXMUX::F FXUSED::#OFF G:d/Mcount_counter_eqn_101:#LUT:D=(A3*~A1)
       GYMUX::G REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF XUSED::#OFF
       YBUSED::#OFF YUSED::#OFF "
  ;
inst "d/counter<13>" "SLICEL",placed R11C6 SLICE_X11Y27  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF CYSELF::#OFF CYSELG::#OFF DXMUX::1 DYMUX::1
       F:d/Mcount_counter_eqn_131:#LUT:D=(A4*~A2) F5USED::#OFF FFX:d/counter_13:#FF
       FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:d/counter_12:#FF FFY_INIT_ATTR::INIT0
       FFY_SR_ATTR::SRLOW FXMUX::F FXUSED::#OFF G:d/Mcount_counter_eqn_121:#LUT:D=(A4*~A2)
       GYMUX::G REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF XUSED::#OFF
       YBUSED::#OFF YUSED::#OFF "
  ;
inst "d/counter<21>" "SLICEL",placed R9C5 SLICE_X9Y31  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF CYSELF::#OFF CYSELG::#OFF DXMUX::1 DYMUX::1
       F:d/Mcount_counter_eqn_211:#LUT:D=(A1*~A4) F5USED::#OFF FFX:d/counter_21:#FF
       FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:d/counter_20:#FF FFY_INIT_ATTR::INIT0
       FFY_SR_ATTR::SRLOW FXMUX::F FXUSED::#OFF G:d/Mcount_counter_eqn_201:#LUT:D=(A4*~A3)
       GYMUX::G REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF XUSED::#OFF
       YBUSED::#OFF YUSED::#OFF "
  ;
inst "d/counter<15>" "SLICEL",placed R11C6 SLICE_X11Y26  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF CYSELF::#OFF CYSELG::#OFF DXMUX::1 DYMUX::1
       F:d/Mcount_counter_eqn_151:#LUT:D=(A1*~A2) F5USED::#OFF FFX:d/counter_15:#FF
       FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:d/counter_14:#FF FFY_INIT_ATTR::INIT0
       FFY_SR_ATTR::SRLOW FXMUX::F FXUSED::#OFF G:d/Mcount_counter_eqn_141:#LUT:D=(A3*~A2)
       GYMUX::G REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF XUSED::#OFF
       YBUSED::#OFF YUSED::#OFF "
  ;
inst "d/counter<23>" "SLICEL",placed R9C5 SLICE_X9Y30  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF CYSELF::#OFF CYSELG::#OFF DXMUX::1 DYMUX::1
       F:d/Mcount_counter_eqn_231:#LUT:D=(A2*~A4) F5USED::#OFF FFX:d/counter_23:#FF
       FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:d/counter_22:#FF FFY_INIT_ATTR::INIT0
       FFY_SR_ATTR::SRLOW FXMUX::F FXUSED::#OFF G:d/Mcount_counter_eqn_221:#LUT:D=(A3*~A4)
       GYMUX::G REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF XUSED::#OFF
       YBUSED::#OFF YUSED::#OFF "
  ;
inst "d/counter<31>" "SLICEL",placed R7C5 SLICE_X9Y35  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF CYSELF::#OFF CYSELG::#OFF DXMUX::1 DYMUX::1
       F:d/Mcount_counter_eqn_311:#LUT:D=(~A1*A2) F5USED::#OFF FFX:d/counter_31:#FF
       FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:d/counter_30:#FF FFY_INIT_ATTR::INIT0
       FFY_SR_ATTR::SRLOW FXMUX::F FXUSED::#OFF G:d/Mcount_counter_eqn_301:#LUT:D=(~A1*A3)
       GYMUX::G REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF XUSED::#OFF
       YBUSED::#OFF YUSED::#OFF "
  ;
inst "d/counter<17>" "SLICEL",placed R10C6 SLICE_X11Y29  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF CYSELF::#OFF CYSELG::#OFF DXMUX::1 DYMUX::1
       F:d/Mcount_counter_eqn_171:#LUT:D=(A2*~A1) F5USED::#OFF FFX:d/counter_17:#FF
       FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:d/counter_16:#FF FFY_INIT_ATTR::INIT0
       FFY_SR_ATTR::SRLOW FXMUX::F FXUSED::#OFF G:d/Mcount_counter_eqn_161:#LUT:D=(A4*~A1)
       GYMUX::G REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF XUSED::#OFF
       YBUSED::#OFF YUSED::#OFF "
  ;
inst "d/counter<25>" "SLICEL",placed R8C5 SLICE_X9Y33  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF CYSELF::#OFF CYSELG::#OFF DXMUX::1 DYMUX::1
       F:d/Mcount_counter_eqn_251:#LUT:D=(~A2*A1) F5USED::#OFF FFX:d/counter_25:#FF
       FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:d/counter_24:#FF FFY_INIT_ATTR::INIT0
       FFY_SR_ATTR::SRLOW FXMUX::F FXUSED::#OFF G:d/Mcount_counter_eqn_241:#LUT:D=(~A1*A4)
       GYMUX::G REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF XUSED::#OFF
       YBUSED::#OFF YUSED::#OFF "
  ;
inst "d/counter<19>" "SLICEL",placed R10C6 SLICE_X10Y28  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF CYSELF::#OFF CYSELG::#OFF DXMUX::1 DYMUX::1
       F:d/Mcount_counter_eqn_191:#LUT:D=(A3*~A4) F5USED::#OFF FFX:d/counter_19:#FF
       FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:d/counter_18:#FF FFY_INIT_ATTR::INIT0
       FFY_SR_ATTR::SRLOW FXMUX::F FXUSED::#OFF G:d/Mcount_counter_eqn_181:#LUT:D=(A2*~A4)
       GYMUX::G REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF XUSED::#OFF
       YBUSED::#OFF YUSED::#OFF "
  ;
inst "d/counter<27>" "SLICEL",placed R8C5 SLICE_X9Y32  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF CYSELF::#OFF CYSELG::#OFF DXMUX::1 DYMUX::1
       F:d/Mcount_counter_eqn_271:#LUT:D=(~A1*A2) F5USED::#OFF FFX:d/counter_27:#FF
       FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:d/counter_26:#FF FFY_INIT_ATTR::INIT0
       FFY_SR_ATTR::SRLOW FXMUX::F FXUSED::#OFF G:d/Mcount_counter_eqn_261:#LUT:D=(~A1*A3)
       GYMUX::G REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF XUSED::#OFF
       YBUSED::#OFF YUSED::#OFF "
  ;
inst "d/counter<29>" "SLICEL",placed R7C5 SLICE_X9Y34  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF CYSELF::#OFF CYSELG::#OFF DXMUX::1 DYMUX::1
       F:d/Mcount_counter_eqn_291:#LUT:D=(~A2*A1) F5USED::#OFF FFX:d/counter_29:#FF
       FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:d/counter_28:#FF FFY_INIT_ATTR::INIT0
       FFY_SR_ATTR::SRLOW FXMUX::F FXUSED::#OFF G:d/Mcount_counter_eqn_281:#LUT:D=(~A2*A4)
       GYMUX::G REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF XUSED::#OFF
       YBUSED::#OFF YUSED::#OFF "
  ;
inst "k/sel_group" "SLICEL",placed R18C16 SLICE_X30Y12  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF CYSELF::#OFF CYSELG::#OFF DXMUX::#OFF DYMUX::1
       F:k/push_pop_lut:#LUT:D=(~A1*(((~A3*A2)+A3)*A4)) F5USED::#OFF FFX::#OFF
       FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY:k/sel_group_flop:#FF FFY_INIT_ATTR::INIT0
       FFY_SR_ATTR::SRLOW FXMUX::F FXUSED::#OFF G:k/input_fetch_type_lut:#LUT:D=(A1*(~A3*(~A2*~A4)))
       GYMUX::G REVUSED::#OFF SRINV::#OFF SYNC_ATTR::ASYNC XBUSED::#OFF
       XUSED::0 YBUSED::#OFF YUSED::#OFF "
  ;
inst "d/led7_seg_o<2>" "SLICEL",placed R16C18 SLICE_X34Y17  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF CYSELF::#OFF CYSELG::#OFF DXMUX::1 DYMUX::1
       F:d/led7_seg_o_mux0001<26>2:#LUT:D=(A3*((A4*A2)+~A1)) F5USED::#OFF
       FFX:d/led7_seg_o_2:#FF FFX_INIT_ATTR::INIT1 FFX_SR_ATTR::SRHIGH FFY:d/led7_seg_o_1:#FF
       FFY_INIT_ATTR::INIT1 FFY_SR_ATTR::SRHIGH FXMUX::F FXUSED::#OFF G:d/led7_seg_o_mux0001<25>1:#LUT:D=((~A1*A3)+(A1*(~A2+(A3+~A4))))
       GYMUX::G REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF XUSED::#OFF
       YBUSED::#OFF YUSED::#OFF "
  ;
inst "d/led7_seg_o<4>" "SLICEL",placed R18C18 SLICE_X35Y12  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF CYSELF::#OFF CYSELG::#OFF DXMUX::1 DYMUX::1
       F:d/led7_seg_o_mux0001<28>1:#LUT:D=(A2*((A1*A3)+~A4)) F5USED::#OFF
       FFX:d/led7_seg_o_4:#FF FFX_INIT_ATTR::INIT1 FFX_SR_ATTR::SRHIGH FFY:d/led7_seg_o_3:#FF
       FFY_INIT_ATTR::INIT1 FFY_SR_ATTR::SRHIGH FXMUX::F FXUSED::#OFF G:d/led7_seg_o_mux0001<27>1:#LUT:D=(A2*((A1*A3)+~A4))
       GYMUX::G REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF XUSED::#OFF
       YBUSED::#OFF YUSED::#OFF "
  ;
inst "d/led7_seg_o<6>" "SLICEL",placed R14C19 SLICE_X36Y20  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF CYSELF::#OFF CYSELG::#OFF DXMUX::1 DYMUX::1
       F:d/led7_seg_o_mux0001<30>1:#LUT:D=(A1*((A4*A2)+~A3)) F5USED::#OFF
       FFX:d/led7_seg_o_6:#FF FFX_INIT_ATTR::INIT1 FFX_SR_ATTR::SRHIGH FFY:d/led7_seg_o_5:#FF
       FFY_INIT_ATTR::INIT1 FFY_SR_ATTR::SRHIGH FXMUX::F FXUSED::#OFF G:d/led7_seg_o_mux0001<29>1:#LUT:D=(A1*((A4*A2)+~A3))
       GYMUX::G REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF XUSED::#OFF
       YBUSED::#OFF YUSED::#OFF "
  ;
inst "d/led7_seg_o<7>" "SLICEL",placed R9C19 SLICE_X36Y31  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF CYSELF::#OFF CYSELG::#OFF DXMUX::#OFF DYMUX::1
       F::#OFF F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF
       FFY:d/led7_seg_o_7:#FF FFY_INIT_ATTR::INIT1 FFY_SR_ATTR::SRHIGH FXMUX::#OFF
       FXUSED::#OFF G:d/led7_seg_o_mux0001<31>1:#LUT:D=(A4*((A2*A3)+~A1))
       GYMUX::G REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF XUSED::#OFF
       YBUSED::#OFF YUSED::#OFF "
  ;
inst "d/counter<1>" "SLICEL",placed R14C5 SLICE_X9Y20  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF CYSELF::#OFF CYSELG::#OFF DXMUX::1 DYMUX::1
       F:d/Mcount_counter_eqn_110:#LUT:D=(A1*~A4) F5USED::#OFF FFX:d/counter_1:#FF
       FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:d/counter_0:#FF FFY_INIT_ATTR::INIT0
       FFY_SR_ATTR::SRLOW FXMUX::F FXUSED::#OFF G:d/Mcount_counter_eqn_01:#LUT:D=(A4*~A1)
       GYMUX::G REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF XUSED::#OFF
       YBUSED::#OFF YUSED::#OFF "
  ;
inst "k/flag_write" "SLICEL",placed R17C17 SLICE_X33Y14  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF CYSELF::#OFF CYSELG::#OFF DXMUX::#OFF DYMUX::1
       F:k/sel_logical_lut:#LUT:D=((~A1*((A3*A2)+A4))+(A1*(~A3+(A2+A4))))
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY:k/flag_write_flop:#FF
       FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::F FXUSED::#OFF G:k/flag_type_lut:#LUT:D=((~A1*((~A3*(A2@A4))+(A3*(A2+~A4))))+(A1*(((~A3*A2)+A3)*~A4)))
       GYMUX::G REVUSED::#OFF SRINV::#OFF SYNC_ATTR::ASYNC XBUSED::#OFF
       XUSED::0 YBUSED::#OFF YUSED::#OFF "
  ;
inst "d/counter<3>" "SLICEL",placed R14C5 SLICE_X9Y21  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF CYSELF::#OFF CYSELG::#OFF DXMUX::1 DYMUX::1
       F:d/Mcount_counter_eqn_32:#LUT:D=(A2*~A4) F5USED::#OFF FFX:d/counter_3:#FF
       FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:d/counter_2:#FF FFY_INIT_ATTR::INIT0
       FFY_SR_ATTR::SRLOW FXMUX::F FXUSED::#OFF G:d/Mcount_counter_eqn_210:#LUT:D=(A3*~A4)
       GYMUX::G REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF XUSED::#OFF
       YBUSED::#OFF YUSED::#OFF "
  ;
inst "d/counter<5>" "SLICEL",placed R13C5 SLICE_X9Y23  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF CYSELF::#OFF CYSELG::#OFF DXMUX::1 DYMUX::1
       F:d/Mcount_counter_eqn_51:#LUT:D=(A1*~A4) F5USED::#OFF FFX:d/counter_5:#FF
       FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:d/counter_4:#FF FFY_INIT_ATTR::INIT0
       FFY_SR_ATTR::SRLOW FXMUX::F FXUSED::#OFF G:d/Mcount_counter_eqn_41:#LUT:D=(A4*~A1)
       GYMUX::G REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF XUSED::#OFF
       YBUSED::#OFF YUSED::#OFF "
  ;
inst "d/counter<7>" "SLICEL",placed R12C5 SLICE_X9Y25  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF CYSELF::#OFF CYSELG::#OFF DXMUX::1 DYMUX::1
       F:d/Mcount_counter_eqn_71:#LUT:D=(A4*~A2) F5USED::#OFF FFX:d/counter_7:#FF
       FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:d/counter_6:#FF FFY_INIT_ATTR::INIT0
       FFY_SR_ATTR::SRLOW FXMUX::F FXUSED::#OFF G:d/Mcount_counter_eqn_61:#LUT:D=(A3*~A2)
       GYMUX::G REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF XUSED::#OFF
       YBUSED::#OFF YUSED::#OFF "
  ;
inst "d/counter<9>" "SLICEL",placed R12C6 SLICE_X11Y24  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF CYSELF::#OFF CYSELG::#OFF DXMUX::1 DYMUX::1
       F:d/Mcount_counter_eqn_91:#LUT:D=(A3*~A2) F5USED::#OFF FFX:d/counter_9:#FF
       FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY:d/counter_8:#FF FFY_INIT_ATTR::INIT0
       FFY_SR_ATTR::SRLOW FXMUX::F FXUSED::#OFF G:d/Mcount_counter_eqn_81:#LUT:D=(A3*~A2)
       GYMUX::G REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF XUSED::#OFF
       YBUSED::#OFF YUSED::#OFF "
  ;
inst "k/shift_carry" "SLICEL",placed R20C15 SLICE_X29Y9  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF CYSELF::#OFF CYSELG::#OFF DXMUX::#OFF DYMUX::1
       F::#OFF F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF
       FFY:k/pipeline_bit:#FF FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF
       FXUSED::#OFF G:k/shift_carry_lut:#LUT:D=((~A1*A2)+(A1*A3)) GYMUX::G
       REVUSED::#OFF SRINV::#OFF SYNC_ATTR::ASYNC XBUSED::#OFF XUSED::#OFF
       YBUSED::#OFF YUSED::#OFF "
  ;
inst "k/shift_result<1>" "SLICEL",placed R20C16 SLICE_X31Y9  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF CYSELF::#OFF CYSELG::#OFF DXMUX::1 DYMUX::1
       F:k/shift_loop[1].mid_shift.shift_mux_lut:#LUT:D=((~A1*A4)+(A1*A2))
       F5USED::#OFF FFX:k/shift_loop[1].shift_flop:#FF FFX_INIT_ATTR::INIT0
       FFX_SR_ATTR::SRLOW FFY:k/shift_loop[0].shift_flop:#FF FFY_INIT_ATTR::INIT0
       FFY_SR_ATTR::SRLOW FXMUX::F FXUSED::#OFF G:k/shift_loop[0].lsb_shift.shift_mux_lut:#LUT:D=((~A1*A3)+(A1*A4))
       GYMUX::G REVUSED::#OFF SRINV::SR_B SYNC_ATTR::SYNC XBUSED::#OFF XUSED::#OFF
       YBUSED::#OFF YUSED::#OFF "
  ;
inst "k/register_write" "SLICEL",placed R19C15 SLICE_X29Y11  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF CYSELF::#OFF CYSELG::#OFF DXMUX::#OFF DYMUX::1
       F:k/sel_arith_lut:#LUT:D=((~A4*~A1)+~A2) F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF
       FFX_SR_ATTR::#OFF FFY:k/register_write_flop:#FF FFY_INIT_ATTR::INIT0
       FFY_SR_ATTR::SRLOW FXMUX::F FXUSED::#OFF G:k/register_type_lut:#LUT:D=(~A3*((~A1*~A2)+(A1*~A4)))
       GYMUX::G REVUSED::#OFF SRINV::#OFF SYNC_ATTR::ASYNC XBUSED::#OFF
       XUSED::0 YBUSED::#OFF YUSED::#OFF "
  ;
inst "d/led7_an_o<1>" "SLICEL",placed R7C19 SLICE_X36Y34  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF CYSELF::#OFF CYSELG::#OFF DXMUX::1 DYMUX::1
       F:d/led7_an_o_mux0001<2>1:#LUT:D=(~A1+(~A3+A2)) F5USED::#OFF FFX:d/led7_an_o_1:#FF
       FFX_INIT_ATTR::INIT1 FFX_SR_ATTR::SRHIGH FFY:d/led7_an_o_0:#FF FFY_INIT_ATTR::INIT1
       FFY_SR_ATTR::SRHIGH FXMUX::F FXUSED::#OFF G:d/led7_an_o_mux0001<3>1:#LUT:D=(A3*(~A1+~A2))
       GYMUX::G REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF XUSED::#OFF
       YBUSED::#OFF YUSED::#OFF "
  ;
inst "d/led7_an_o<3>" "SLICEL",placed R4C19 SLICE_X36Y40  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF CYSELF::#OFF CYSELG::#OFF DXMUX::1 DYMUX::1
       F:d/led7_an_o_mux0001<0>1:#LUT:D=(A2+(~A3+A1)) F5USED::#OFF FFX:d/led7_an_o_3:#FF
       FFX_INIT_ATTR::INIT1 FFX_SR_ATTR::SRHIGH FFY:d/led7_an_o_2:#FF FFY_INIT_ATTR::INIT1
       FFY_SR_ATTR::SRHIGH FXMUX::F FXUSED::#OFF G:d/led7_an_o_mux0001<1>1:#LUT:D=(~A2+(~A3+A1))
       GYMUX::G REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC XBUSED::#OFF XUSED::#OFF
       YBUSED::#OFF YUSED::#OFF "
  ;
inst "k/shift_result<3>" "SLICEL",placed R21C16 SLICE_X31Y7  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF CYSELF::#OFF CYSELG::#OFF DXMUX::1 DYMUX::1
       F:k/shift_loop[3].mid_shift.shift_mux_lut:#LUT:D=((~A4*A1)+(A4*A3))
       F5USED::#OFF FFX:k/shift_loop[3].shift_flop:#FF FFX_INIT_ATTR::INIT0
       FFX_SR_ATTR::SRLOW FFY:k/shift_loop[2].shift_flop:#FF FFY_INIT_ATTR::INIT0
       FFY_SR_ATTR::SRLOW FXMUX::F FXUSED::#OFF G:k/shift_loop[2].mid_shift.shift_mux_lut:#LUT:D=((~A4*A2)+(A4*A3))
       GYMUX::G REVUSED::#OFF SRINV::SR_B SYNC_ATTR::SYNC XBUSED::#OFF XUSED::#OFF
       YBUSED::#OFF YUSED::#OFF "
  ;
inst "digit_segments_0_2" "SLICEL",placed R16C19 SLICE_X36Y16  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::CE_B CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF CYSELF::#OFF CYSELG::#OFF DXMUX::1 DYMUX::1
       F:Mrom_digit_segments_0_mux000121:#LUT:D=((~A2*((~A4*(A3*~A1))+(A4*(A3+~A1))))+(A2*(~A4*(A3*A1))))
       F5USED::#OFF FFX:digit_segments_0_2:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW
       FFY:digit_segments_0_1:#FF FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW
       FXMUX::F FXUSED::#OFF G:Mrom_digit_segments_0_mux0001111:#LUT:D=((~A4*((~A2*~A1)+(A2*(A1*~A3))))+(A4*(~A2*(A1*A3))))
       GYMUX::G REVUSED::#OFF SRINV::#OFF SYNC_ATTR::ASYNC XBUSED::#OFF
       XUSED::#OFF YBUSED::#OFF YUSED::#OFF "
  ;
inst "digit_segments_0_4" "SLICEL",placed R18C18 SLICE_X35Y13  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::CE_B CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF CYSELF::#OFF CYSELG::#OFF DXMUX::1 DYMUX::1
       F:Mrom_digit_segments_0_mux000141:#LUT:D=((~A1*(~A3*(A2@A4)))+(A1*((~A3*(A2*A4))+(A3*(A2@~A4)))))
       F5USED::#OFF FFX:digit_segments_0_4:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW
       FFY:digit_segments_0_3:#FF FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW
       FXMUX::F FXUSED::#OFF G:Mrom_digit_segments_0_mux000131:#LUT:D=((~A3*(A2+(A4*~A1)))+(A3*(A2*(~A4*~A1))))
       GYMUX::G REVUSED::#OFF SRINV::#OFF SYNC_ATTR::ASYNC XBUSED::#OFF
       XUSED::#OFF YBUSED::#OFF YUSED::#OFF "
  ;
inst "digit_segments_0_6" "SLICEL",placed R14C19 SLICE_X37Y20  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::CE_B CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF CYSELF::#OFF CYSELG::#OFF DXMUX::1 DYMUX::1
       F:Mrom_digit_segments_0_mux000161:#LUT:D=((~A1*(A4*(A2@A3)))+(A1*((~A4*(A2*A3))+(A4*(~A2+A3)))))
       F5USED::#OFF FFX:digit_segments_0_6:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW
       FFY:digit_segments_0_5:#FF FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW
       FXMUX::F FXUSED::#OFF G:Mrom_digit_segments_0_mux000151:#LUT:D=((~A3*(A4*(A1*~A2)))+(A3*((~A4*(~A1*~A2))+(A4*A1))))
       GYMUX::G REVUSED::#OFF SRINV::#OFF SYNC_ATTR::ASYNC XBUSED::#OFF
       XUSED::#OFF YBUSED::#OFF YUSED::#OFF "
  ;
inst "digit_segments_0_7" "SLICEL",placed R14C19 SLICE_X36Y21  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::CE_B CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF CYSELF::#OFF CYSELG::#OFF DXMUX::#OFF DYMUX::1
       F::#OFF F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF
       FFY:digit_segments_0_7:#FF FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW
       FXMUX::#OFF FXUSED::#OFF G:Mrom_digit_segments_0_mux000171:#LUT:D=((~A3*(~A4*(A1*~A2)))+(A3*((~A4*(A1@~A2))+(A4*(~A1*A2)))))
       GYMUX::G REVUSED::#OFF SRINV::#OFF SYNC_ATTR::ASYNC XBUSED::#OFF
       XUSED::#OFF YBUSED::#OFF YUSED::#OFF "
  ;
inst "k/logical_result<0>" "SLICEL",placed R20C16 SLICE_X31Y8  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF CYSELF::#OFF CYSELG::#OFF DXMUX::1 DYMUX::#OFF
       F:k/logical_loop[0].logical_lut:#LUT:D=((~A3*(A4*A1))+(A3*((A4@A1)+~A2)))
       F5USED::#OFF FFX:k/logical_loop[0].logical_flop:#FF FFX_INIT_ATTR::INIT0
       FFX_SR_ATTR::SRLOW FFY::#OFF FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF
       FXMUX::F FXUSED::#OFF G:k/reg_loop[0].operand_select_mux:#LUT:D=((~A2*A3)+(A2*A4))
       GYMUX::G REVUSED::#OFF SRINV::SR SYNC_ATTR::SYNC XBUSED::#OFF XUSED::#OFF
       YBUSED::#OFF YUSED::0 "
  ;
inst "k/sy<7>" "SLICEM",placed R18C18 SLICE_X34Y13  ,
  cfg " BXINV::#OFF BYINV::BY BYINVOUTUSED::#OFF BYOUTUSED::#OFF CEINV::#OFF
       CLKINV::CLK COUTUSED::#OFF CY0F::#OFF CY0G::#OFF CYINIT::#OFF CYSELF::#OFF
       CYSELG::#OFF DIF_MUX::ALTDIF DIGUSED::#OFF DIG_MUX::BY DXMUX::#OFF
       DYMUX::#OFF F:k/reg_loop[7].register_bit.SLICEM_F:#RAM:D=0x0000 F5USED::#OFF
       FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF FFY_INIT_ATTR::#OFF
       FFY_SR_ATTR::#OFF FXMUX::F FXUSED::#OFF F_ATTR::DUAL_PORT G:k/reg_loop[7].register_bit.SLICEM_G:#RAM:D=0x0000
       GYMUX::G G_ATTR::DUAL_PORT REVUSED::#OFF SHIFTOUTUSED::#OFF SLICEWE0USED::#OFF
       SLICEWE1USED::#OFF SRFFMUX::#OFF SRINV::SR SYNC_ATTR::#OFF WF1USED::0
       WF2USED::0 WF3USED::0 WF4USED::0 WG1USED::0 WG2USED::0 WG3USED::0
       WG4USED::0 XBMUX::#OFF XUSED::0 YBMUX::#OFF YBUSED::#OFF YUSED::0
       WSGEN:k/reg_loop[7].register_bit.WE: "
  ;
inst "led_o_1" "SLICEL",placed R20C18 SLICE_X34Y8  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF CYSELF::#OFF CYSELG::#OFF DXMUX::0 DYMUX::0
       F::#OFF F5USED::#OFF FFX:led_o_1:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW
       FFY:led_o_0:#FF FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF
       FXUSED::#OFF G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC
       XBUSED::#OFF XUSED::#OFF YBUSED::#OFF YUSED::#OFF "
  ;
inst "led_o_3" "SLICEL",placed R19C18 SLICE_X34Y10  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF CYSELF::#OFF CYSELG::#OFF DXMUX::0 DYMUX::0
       F::#OFF F5USED::#OFF FFX:led_o_3:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW
       FFY:led_o_2:#FF FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF
       FXUSED::#OFF G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC
       XBUSED::#OFF XUSED::#OFF YBUSED::#OFF YUSED::#OFF "
  ;
inst "led_o_5" "SLICEL",placed R22C18 SLICE_X35Y5  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF CYSELF::#OFF CYSELG::#OFF DXMUX::0 DYMUX::0
       F::#OFF F5USED::#OFF FFX:led_o_5:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW
       FFY:led_o_4:#FF FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF
       FXUSED::#OFF G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC
       XBUSED::#OFF XUSED::#OFF YBUSED::#OFF YUSED::#OFF "
  ;
inst "led_o_7" "SLICEL",placed R20C18 SLICE_X34Y9  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF CYSELF::#OFF CYSELG::#OFF DXMUX::0 DYMUX::0
       F::#OFF F5USED::#OFF FFX:led_o_7:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW
       FFY:led_o_6:#FF FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF
       FXUSED::#OFF G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::ASYNC
       XBUSED::#OFF XUSED::#OFF YBUSED::#OFF YUSED::#OFF "
  ;
inst "k/sy<3>" "SLICEM",placed R21C15 SLICE_X28Y6  ,
  cfg " BXINV::#OFF BYINV::BY BYINVOUTUSED::#OFF BYOUTUSED::#OFF CEINV::#OFF
       CLKINV::CLK COUTUSED::#OFF CY0F::#OFF CY0G::#OFF CYINIT::#OFF CYSELF::#OFF
       CYSELG::#OFF DIF_MUX::ALTDIF DIGUSED::#OFF DIG_MUX::BY DXMUX::#OFF
       DYMUX::#OFF F:k/reg_loop[3].register_bit.SLICEM_F:#RAM:D=0x0000 F5USED::#OFF
       FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF FFY_INIT_ATTR::#OFF
       FFY_SR_ATTR::#OFF FXMUX::F FXUSED::#OFF F_ATTR::DUAL_PORT G:k/reg_loop[3].register_bit.SLICEM_G:#RAM:D=0x0000
       GYMUX::G G_ATTR::DUAL_PORT REVUSED::#OFF SHIFTOUTUSED::#OFF SLICEWE0USED::#OFF
       SLICEWE1USED::#OFF SRFFMUX::#OFF SRINV::SR SYNC_ATTR::#OFF WF1USED::0
       WF2USED::0 WF3USED::0 WF4USED::0 WG1USED::0 WG2USED::0 WG3USED::0
       WG4USED::0 XBMUX::#OFF XUSED::0 YBMUX::#OFF YBUSED::#OFF YUSED::0
       WSGEN:k/reg_loop[3].register_bit.WE: "
  ;
inst "k/shadow_zero" "SLICEL",placed R20C15 SLICE_X29Y8  ,
  cfg " BXINV::#OFF BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF CYSELF::#OFF CYSELG::#OFF DXMUX::#OFF DYMUX::0
       F::#OFF F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF
       FFY:k/shadow_zero_flop:#FF FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW
       FXMUX::#OFF FXUSED::#OFF G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::#OFF
       SYNC_ATTR::ASYNC XBUSED::#OFF XUSED::#OFF YBUSED::#OFF YUSED::#OFF
       "
  ;
inst "k/t_state" "SLICEL",placed R14C15 SLICE_X29Y21  ,
  cfg " BXINV::#OFF BYINV::BY_B CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF CYSELF::#OFF CYSELG::#OFF DXMUX::#OFF DYMUX::0
       F::#OFF F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF
       FFY:k/toggle_flop:#FF FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF
       FXUSED::#OFF G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::SYNC
       XBUSED::#OFF XUSED::#OFF YBUSED::#OFF YUSED::#OFF "
  ;
inst "k/logical_result<5>" "SLICEL",placed R18C16 SLICE_X31Y12  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF CYSELF::#OFF CYSELG::#OFF DXMUX::1 DYMUX::#OFF
       F:k/logical_loop[5].logical_lut:#LUT:D=((~A3*(A2*A1))+(A3*((A2@A1)+~A4)))
       F5USED::#OFF FFX:k/logical_loop[5].logical_flop:#FF FFX_INIT_ATTR::INIT0
       FFX_SR_ATTR::SRLOW FFY::#OFF FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF
       FXMUX::F FXUSED::#OFF G:k/reg_loop[5].operand_select_mux:#LUT:D=((~A4*A2)+(A4*A3))
       GYMUX::G REVUSED::#OFF SRINV::SR SYNC_ATTR::SYNC XBUSED::#OFF XUSED::#OFF
       YBUSED::#OFF YUSED::0 "
  ;
inst "btn_i_old<1>" "SLICEL",placed R20C19 SLICE_X37Y9  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF CYSELF::#OFF CYSELG::#OFF DXMUX::0 DYMUX::0
       F::#OFF F5USED::#OFF FFX:btn_i_old_1:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW
       FFY:btn_i_old_0:#FF FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF
       FXUSED::#OFF G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::ASYNC
       XBUSED::#OFF XUSED::#OFF YBUSED::#OFF YUSED::#OFF "
  ;
inst "btn_i_old<3>" "SLICEL",placed R21C19 SLICE_X36Y6  ,
  cfg " BXINV::BX BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF CYSELF::#OFF CYSELG::#OFF DXMUX::0 DYMUX::0
       F::#OFF F5USED::#OFF FFX:btn_i_old_3:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW
       FFY:btn_i_old_2:#FF FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF
       FXUSED::#OFF G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::ASYNC
       XBUSED::#OFF XUSED::#OFF YBUSED::#OFF YUSED::#OFF "
  ;
inst "k/reset_delay" "SLICEL",placed R15C16 SLICE_X30Y19  ,
  cfg " BXINV::#OFF BYINV::BY CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF CYSELF::#OFF CYSELG::#OFF DXMUX::#OFF DYMUX::0
       F::#OFF F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF
       FFY:k/reset_flop1:#FF FFY_INIT_ATTR::INIT1 FFY_SR_ATTR::SRHIGH FXMUX::#OFF
       FXUSED::#OFF G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::SYNC
       XBUSED::#OFF XUSED::#OFF YBUSED::#OFF YUSED::#OFF "
  ;
inst "k/internal_reset" "SLICEL",placed R15C16 SLICE_X30Y18  ,
  cfg " BXINV::#OFF BYINV::BY CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF CYSELF::#OFF CYSELG::#OFF DXMUX::#OFF DYMUX::0
       F::#OFF F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF
       FFY:k/reset_flop2:#FF FFY_INIT_ATTR::INIT1 FFY_SR_ATTR::SRHIGH FXMUX::#OFF
       FXUSED::#OFF G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::SYNC
       XBUSED::#OFF XUSED::#OFF YBUSED::#OFF YUSED::#OFF _GND_SOURCE::X
       "
  ;
inst "write_strobe" "SLICEL",placed R17C18 SLICE_X34Y14  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF CYSELF::#OFF CYSELG::#OFF DXMUX::1 DYMUX::#OFF
       F:k/write_active_lut:#LUT:D=(~A3*(A2*(A1*A4))) F5USED::#OFF FFX:k/write_strobe_flop:#FF
       FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW FFY::#OFF FFY_INIT_ATTR::#OFF
       FFY_SR_ATTR::#OFF FXMUX::F FXUSED::#OFF G:k/io_decode_lut:#LUT:D=(~A3*(~A4*(A1*~A2)))
       GYMUX::G REVUSED::#OFF SRINV::SR SYNC_ATTR::SYNC XBUSED::#OFF XUSED::#OFF
       YBUSED::#OFF YUSED::0 "
  ;
inst "interrupt_ack" "SLICEL",placed R18C19 SLICE_X36Y12  ,
  cfg " BXINV::#OFF BYINV::BY CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF CYSELF::#OFF CYSELG::#OFF DXMUX::#OFF DYMUX::0
       F::#OFF F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF
       FFY:k/ack_flop:#FF FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF
       FXUSED::#OFF G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::#OFF SYNC_ATTR::ASYNC
       XBUSED::#OFF XUSED::#OFF YBUSED::#OFF YUSED::#OFF "
  ;
inst "k/logical_result<1>" "SLICEL",placed R21C17 SLICE_X32Y6  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF CYSELF::#OFF CYSELG::#OFF DXMUX::1 DYMUX::#OFF
       F:k/logical_loop[1].logical_lut:#LUT:D=((~A2*(A4*A3))+(A2*((A4@A3)+~A1)))
       F5USED::#OFF FFX:k/logical_loop[1].logical_flop:#FF FFX_INIT_ATTR::INIT0
       FFX_SR_ATTR::SRLOW FFY::#OFF FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF
       FXMUX::F FXUSED::#OFF G:k/reg_loop[1].operand_select_mux:#LUT:D=((~A2*A1)+(A2*A3))
       GYMUX::G REVUSED::#OFF SRINV::SR SYNC_ATTR::SYNC XBUSED::#OFF XUSED::#OFF
       YBUSED::#OFF YUSED::0 "
  ;
inst "k/sy<4>" "SLICEM",placed R19C18 SLICE_X34Y11  ,
  cfg " BXINV::#OFF BYINV::BY BYINVOUTUSED::#OFF BYOUTUSED::#OFF CEINV::#OFF
       CLKINV::CLK COUTUSED::#OFF CY0F::#OFF CY0G::#OFF CYINIT::#OFF CYSELF::#OFF
       CYSELG::#OFF DIF_MUX::ALTDIF DIGUSED::#OFF DIG_MUX::BY DXMUX::#OFF
       DYMUX::#OFF F:k/reg_loop[4].register_bit.SLICEM_F:#RAM:D=0x0000 F5USED::#OFF
       FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF FFY_INIT_ATTR::#OFF
       FFY_SR_ATTR::#OFF FXMUX::F FXUSED::#OFF F_ATTR::DUAL_PORT G:k/reg_loop[4].register_bit.SLICEM_G:#RAM:D=0x0000
       GYMUX::G G_ATTR::DUAL_PORT REVUSED::#OFF SHIFTOUTUSED::#OFF SLICEWE0USED::#OFF
       SLICEWE1USED::#OFF SRFFMUX::#OFF SRINV::SR SYNC_ATTR::#OFF WF1USED::0
       WF2USED::0 WF3USED::0 WF4USED::0 WG1USED::0 WG2USED::0 WG3USED::0
       WG4USED::0 XBMUX::#OFF XUSED::0 YBMUX::#OFF YBUSED::#OFF YUSED::0
       WSGEN:k/reg_loop[4].register_bit.WE: "
  ;
inst "k/logical_result<6>" "SLICEL",placed R19C17 SLICE_X33Y10  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF CYSELF::#OFF CYSELG::#OFF DXMUX::1 DYMUX::#OFF
       F:k/logical_loop[6].logical_lut:#LUT:D=((~A3*(A1*A2))+(A3*((A1@A2)+~A4)))
       F5USED::#OFF FFX:k/logical_loop[6].logical_flop:#FF FFX_INIT_ATTR::INIT0
       FFX_SR_ATTR::SRLOW FFY::#OFF FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF
       FXMUX::F FXUSED::#OFF G:k/reg_loop[6].operand_select_mux:#LUT:D=((~A2*A3)+(A2*A4))
       GYMUX::G REVUSED::#OFF SRINV::SR SYNC_ATTR::SYNC XBUSED::#OFF XUSED::#OFF
       YBUSED::#OFF YUSED::0 "
  ;
inst "k/stack_address<4>" "SLICEL",placed R14C16 SLICE_X31Y20  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::CE_B CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::CIN CYSELF::#OFF CYSELG::#OFF DXMUX::1 DYMUX::#OFF
       F:k/stack_count_loop[4].msb_stack_count.count_lut:#LUT:D=((~A1*(~A2*(~A3+~A4)))+(A1*(A2+(A3*A4))))
       F5USED::#OFF FFX:k/stack_count_loop[4].register_bit:#FF FFX_INIT_ATTR::INIT0
       FFX_SR_ATTR::SRLOW FFY::#OFF FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF
       FXMUX::FXOR FXUSED::#OFF G:k/call_type_lut:#LUT:D=(~A1*(~A3*(A4*A2)))
       GYMUX::G REVUSED::#OFF SRINV::SR SYNC_ATTR::SYNC XBUSED::#OFF XUSED::#OFF
       YBUSED::#OFF YUSED::0 XORF:k/stack_count_loop[4].msb_stack_count.count_xor:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_1:0,2 "
  ;
inst "k/sy<0>" "SLICEM",placed R19C16 SLICE_X30Y11  ,
  cfg " BXINV::#OFF BYINV::BY BYINVOUTUSED::#OFF BYOUTUSED::#OFF CEINV::#OFF
       CLKINV::CLK COUTUSED::#OFF CY0F::#OFF CY0G::#OFF CYINIT::#OFF CYSELF::#OFF
       CYSELG::#OFF DIF_MUX::ALTDIF DIGUSED::#OFF DIG_MUX::BY DXMUX::#OFF
       DYMUX::#OFF F:k/reg_loop[0].register_bit.SLICEM_F:#RAM:D=0x0000 F5USED::#OFF
       FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF FFY_INIT_ATTR::#OFF
       FFY_SR_ATTR::#OFF FXMUX::F FXUSED::#OFF F_ATTR::DUAL_PORT G:k/reg_loop[0].register_bit.SLICEM_G:#RAM:D=0x0000
       GYMUX::G G_ATTR::DUAL_PORT REVUSED::#OFF SHIFTOUTUSED::#OFF SLICEWE0USED::#OFF
       SLICEWE1USED::#OFF SRFFMUX::#OFF SRINV::SR SYNC_ATTR::#OFF WF1USED::0
       WF2USED::0 WF3USED::0 WF4USED::0 WG1USED::0 WG2USED::0 WG3USED::0
       WG4USED::0 XBMUX::#OFF XUSED::0 YBMUX::#OFF YBUSED::#OFF YUSED::0
       WSGEN:k/reg_loop[0].register_bit.WE: "
  ;
inst "k/logical_result<2>" "SLICEL",placed R21C17 SLICE_X33Y6  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF CYSELF::#OFF CYSELG::#OFF DXMUX::1 DYMUX::#OFF
       F:k/logical_loop[2].logical_lut:#LUT:D=((~A3*(A1*A2))+(A3*((A1@A2)+~A4)))
       F5USED::#OFF FFX:k/logical_loop[2].logical_flop:#FF FFX_INIT_ATTR::INIT0
       FFX_SR_ATTR::SRLOW FFY::#OFF FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF
       FXMUX::F FXUSED::#OFF G:k/reg_loop[2].operand_select_mux:#LUT:D=((~A2*A3)+(A2*A4))
       GYMUX::G REVUSED::#OFF SRINV::SR SYNC_ATTR::SYNC XBUSED::#OFF XUSED::#OFF
       YBUSED::#OFF YUSED::0 "
  ;
inst "k/shadow_carry" "SLICEL",placed R16C15 SLICE_X28Y16  ,
  cfg " BXINV::#OFF BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF CYSELF::#OFF CYSELG::#OFF DXMUX::#OFF DYMUX::0
       F::#OFF F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF
       FFY:k/shadow_carry_flop:#FF FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW
       FXMUX::#OFF FXUSED::#OFF G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::#OFF
       SYNC_ATTR::ASYNC XBUSED::#OFF XUSED::#OFF YBUSED::#OFF YUSED::#OFF
       "
  ;
inst "k/normal_count" "SLICEL",placed R14C15 SLICE_X28Y21  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF CYSELF::#OFF CYSELG::#OFF DXMUX::#OFF
       DYMUX::#OFF F:k/normal_count_lut:#LUT:D=((A4*~A2)+~A3) F5USED::#OFF
       FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF FFY_INIT_ATTR::#OFF
       FFY_SR_ATTR::#OFF FXMUX::F FXUSED::#OFF G:k/move_group_lut:#LUT:D=((~A4*(((~A2*A1)+A2)*A3))+(A4*(~A2*(A1*A3))))
       GYMUX::G REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF XUSED::0
       YBUSED::#OFF YUSED::0 "
  ;
inst "c/counter<13>" "SLICEL",placed R21C3 SLICE_X5Y6  ,
  cfg " BXINV::BX BYINV::BY CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF CYSELF::#OFF CYSELG::#OFF DXMUX::0 DYMUX::#OFF
       F::#OFF F5USED::#OFF FFX:c/counter_13:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW
       FFY::#OFF FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF
       G::#OFF GYMUX::#OFF REVUSED::0 SRINV::SR SYNC_ATTR::SYNC XBUSED::#OFF
       XUSED::#OFF YBUSED::#OFF YUSED::#OFF "
  ;
inst "c/counter<15>" "SLICEL",placed R20C3 SLICE_X5Y9  ,
  cfg " BXINV::#OFF BYINV::BY CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF CYSELF::#OFF CYSELG::#OFF DXMUX::#OFF DYMUX::0
       F::#OFF F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF
       FFY:c/counter_15:#FF FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF
       FXUSED::#OFF G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::SYNC
       XBUSED::#OFF XUSED::#OFF YBUSED::#OFF YUSED::#OFF "
  ;
inst "k/sy<5>" "SLICEM",placed R18C16 SLICE_X30Y13  ,
  cfg " BXINV::#OFF BYINV::BY BYINVOUTUSED::#OFF BYOUTUSED::#OFF CEINV::#OFF
       CLKINV::CLK COUTUSED::#OFF CY0F::#OFF CY0G::#OFF CYINIT::#OFF CYSELF::#OFF
       CYSELG::#OFF DIF_MUX::ALTDIF DIGUSED::#OFF DIG_MUX::BY DXMUX::#OFF
       DYMUX::#OFF F:k/reg_loop[5].register_bit.SLICEM_F:#RAM:D=0x0000 F5USED::#OFF
       FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF FFY_INIT_ATTR::#OFF
       FFY_SR_ATTR::#OFF FXMUX::F FXUSED::#OFF F_ATTR::DUAL_PORT G:k/reg_loop[5].register_bit.SLICEM_G:#RAM:D=0x0000
       GYMUX::G G_ATTR::DUAL_PORT REVUSED::#OFF SHIFTOUTUSED::#OFF SLICEWE0USED::#OFF
       SLICEWE1USED::#OFF SRFFMUX::#OFF SRINV::SR SYNC_ATTR::#OFF WF1USED::0
       WF2USED::0 WF3USED::0 WF4USED::0 WG1USED::0 WG2USED::0 WG3USED::0
       WG4USED::0 XBMUX::#OFF XUSED::0 YBMUX::#OFF YBUSED::#OFF YUSED::0
       WSGEN:k/reg_loop[5].register_bit.WE: "
  ;
inst "N13" "SLICEL",placed R19C17 SLICE_X32Y10  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF CYSELF::#OFF CYSELG::#OFF DXMUX::#OFF
       DYMUX::#OFF F:digit_values_0_not000133_SW0:#LUT:D=(~A3+(A2+A4)) F5USED::#OFF
       FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF FFY_INIT_ATTR::#OFF
       FFY_SR_ATTR::#OFF FXMUX::F FXUSED::#OFF G:k/reg_loop[7].operand_select_mux:#LUT:D=((~A3*A2)+(A3*A1))
       GYMUX::G REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF XUSED::0
       YBUSED::#OFF YUSED::0 "
  ;
inst "k/sy<1>" "SLICEM",placed R21C18 SLICE_X34Y7  ,
  cfg " BXINV::#OFF BYINV::BY BYINVOUTUSED::#OFF BYOUTUSED::#OFF CEINV::#OFF
       CLKINV::CLK COUTUSED::#OFF CY0F::#OFF CY0G::#OFF CYINIT::#OFF CYSELF::#OFF
       CYSELG::#OFF DIF_MUX::ALTDIF DIGUSED::#OFF DIG_MUX::BY DXMUX::#OFF
       DYMUX::#OFF F:k/reg_loop[1].register_bit.SLICEM_F:#RAM:D=0x0000 F5USED::#OFF
       FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF FFY_INIT_ATTR::#OFF
       FFY_SR_ATTR::#OFF FXMUX::F FXUSED::#OFF F_ATTR::DUAL_PORT G:k/reg_loop[1].register_bit.SLICEM_G:#RAM:D=0x0000
       GYMUX::G G_ATTR::DUAL_PORT REVUSED::#OFF SHIFTOUTUSED::#OFF SLICEWE0USED::#OFF
       SLICEWE1USED::#OFF SRFFMUX::#OFF SRINV::SR SYNC_ATTR::#OFF WF1USED::0
       WF2USED::0 WF3USED::0 WF4USED::0 WG1USED::0 WG2USED::0 WG3USED::0
       WG4USED::0 XBMUX::#OFF XUSED::0 YBMUX::#OFF YBUSED::#OFF YUSED::0
       WSGEN:k/reg_loop[1].register_bit.WE: "
  ;
inst "k/logical_result<3>" "SLICEL",placed R22C16 SLICE_X31Y5  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF CYSELF::#OFF CYSELG::#OFF DXMUX::1 DYMUX::#OFF
       F:k/logical_loop[3].logical_lut:#LUT:D=((~A4*(A3*A1))+(A4*((A3@A1)+~A2)))
       F5USED::#OFF FFX:k/logical_loop[3].logical_flop:#FF FFX_INIT_ATTR::INIT0
       FFX_SR_ATTR::SRLOW FFY::#OFF FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF
       FXMUX::F FXUSED::#OFF G:k/reg_loop[3].operand_select_mux:#LUT:D=((~A3*A1)+(A3*A2))
       GYMUX::G REVUSED::#OFF SRINV::SR SYNC_ATTR::SYNC XBUSED::#OFF XUSED::#OFF
       YBUSED::#OFF YUSED::0 "
  ;
inst "k/valid_to_move" "SLICEL",placed R14C15 SLICE_X29Y20  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF CYSELF::#OFF CYSELG::#OFF DXMUX::#OFF
       DYMUX::#OFF F:k/valid_move_lut:#LUT:D=(~A4+A3) F5USED::#OFF FFX::#OFF
       FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF FFY_INIT_ATTR::#OFF
       FFY_SR_ATTR::#OFF FXMUX::F FXUSED::#OFF G:k/condition_met_lut:#LUT:D=(((~A1*(A4*~A3))+(A1*((~A4*A3)+A4)))@A2)
       GYMUX::G REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF XUSED::0
       YBUSED::#OFF YUSED::0 "
  ;
inst "c/counter<1>" "SLICEL",placed R19C3 SLICE_X5Y10  ,
  cfg " BXINV::#OFF BYINV::BY CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF CYSELF::#OFF CYSELG::#OFF DXMUX::#OFF DYMUX::0
       F::#OFF F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF
       FFY:c/counter_1:#FF FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF
       FXUSED::#OFF G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::SYNC
       XBUSED::#OFF XUSED::#OFF YBUSED::#OFF YUSED::#OFF "
  ;
inst "c/counter<3>" "SLICEL",placed R23C4 SLICE_X6Y2  ,
  cfg " BXINV::BX BYINV::BY CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF CYSELF::#OFF CYSELG::#OFF DXMUX::0 DYMUX::#OFF
       F::#OFF F5USED::#OFF FFX:c/counter_3:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW
       FFY::#OFF FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF
       G::#OFF GYMUX::#OFF REVUSED::0 SRINV::SR SYNC_ATTR::SYNC XBUSED::#OFF
       XUSED::#OFF YBUSED::#OFF YUSED::#OFF "
  ;
inst "c/counter<5>" "SLICEL",placed R23C3 SLICE_X5Y2  ,
  cfg " BXINV::BX BYINV::BY CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF CYSELF::#OFF CYSELG::#OFF DXMUX::0 DYMUX::#OFF
       F::#OFF F5USED::#OFF FFX:c/counter_5:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW
       FFY::#OFF FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF
       G::#OFF GYMUX::#OFF REVUSED::0 SRINV::SR SYNC_ATTR::SYNC XBUSED::#OFF
       XUSED::#OFF YBUSED::#OFF YUSED::#OFF "
  ;
inst "c/counter<7>" "SLICEL",placed R22C4 SLICE_X6Y5  ,
  cfg " BXINV::BX BYINV::BY CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF CYSELF::#OFF CYSELG::#OFF DXMUX::0 DYMUX::#OFF
       F::#OFF F5USED::#OFF FFX:c/counter_7:#FF FFX_INIT_ATTR::INIT0 FFX_SR_ATTR::SRLOW
       FFY::#OFF FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::#OFF FXUSED::#OFF
       G::#OFF GYMUX::#OFF REVUSED::0 SRINV::SR SYNC_ATTR::SYNC XBUSED::#OFF
       XUSED::#OFF YBUSED::#OFF YUSED::#OFF "
  ;
inst "c/counter<9>" "SLICEL",placed R21C3 SLICE_X5Y7  ,
  cfg " BXINV::#OFF BYINV::BY CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF CYSELF::#OFF CYSELG::#OFF DXMUX::#OFF DYMUX::0
       F::#OFF F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF
       FFY:c/counter_9:#FF FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW FXMUX::#OFF
       FXUSED::#OFF G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::SYNC
       XBUSED::#OFF XUSED::#OFF YBUSED::#OFF YUSED::#OFF "
  ;
inst "k/register_enable" "SLICEL",placed R19C15 SLICE_X29Y10  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF CYSELF::#OFF CYSELG::#OFF DXMUX::#OFF
       DYMUX::#OFF F:k/register_enable_lut:#LUT:D=(A2*A1) F5USED::#OFF FFX::#OFF
       FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF FFY_INIT_ATTR::#OFF
       FFY_SR_ATTR::#OFF FXMUX::F FXUSED::#OFF G::#OFF GYMUX::#OFF REVUSED::#OFF
       SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF XUSED::0 YBUSED::#OFF YUSED::#OFF
       "
  ;
inst "k/sy<6>" "SLICEM",placed R20C17 SLICE_X32Y9  ,
  cfg " BXINV::#OFF BYINV::BY BYINVOUTUSED::#OFF BYOUTUSED::#OFF CEINV::#OFF
       CLKINV::CLK COUTUSED::#OFF CY0F::#OFF CY0G::#OFF CYINIT::#OFF CYSELF::#OFF
       CYSELG::#OFF DIF_MUX::ALTDIF DIGUSED::#OFF DIG_MUX::BY DXMUX::#OFF
       DYMUX::#OFF F:k/reg_loop[6].register_bit.SLICEM_F:#RAM:D=0x0000 F5USED::#OFF
       FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF FFY_INIT_ATTR::#OFF
       FFY_SR_ATTR::#OFF FXMUX::F FXUSED::#OFF F_ATTR::DUAL_PORT G:k/reg_loop[6].register_bit.SLICEM_G:#RAM:D=0x0000
       GYMUX::G G_ATTR::DUAL_PORT REVUSED::#OFF SHIFTOUTUSED::#OFF SLICEWE0USED::#OFF
       SLICEWE1USED::#OFF SRFFMUX::#OFF SRINV::SR SYNC_ATTR::#OFF WF1USED::0
       WF2USED::0 WF3USED::0 WF4USED::0 WG1USED::0 WG2USED::0 WG3USED::0
       WG4USED::0 XBMUX::#OFF XUSED::0 YBMUX::#OFF YBUSED::#OFF YUSED::0
       WSGEN:k/reg_loop[6].register_bit.WE: "
  ;
inst "k/sy<2>" "SLICEM",placed R21C18 SLICE_X34Y6  ,
  cfg " BXINV::#OFF BYINV::BY BYINVOUTUSED::#OFF BYOUTUSED::#OFF CEINV::#OFF
       CLKINV::CLK COUTUSED::#OFF CY0F::#OFF CY0G::#OFF CYINIT::#OFF CYSELF::#OFF
       CYSELG::#OFF DIF_MUX::ALTDIF DIGUSED::#OFF DIG_MUX::BY DXMUX::#OFF
       DYMUX::#OFF F:k/reg_loop[2].register_bit.SLICEM_F:#RAM:D=0x0000 F5USED::#OFF
       FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF FFY_INIT_ATTR::#OFF
       FFY_SR_ATTR::#OFF FXMUX::F FXUSED::#OFF F_ATTR::DUAL_PORT G:k/reg_loop[2].register_bit.SLICEM_G:#RAM:D=0x0000
       GYMUX::G G_ATTR::DUAL_PORT REVUSED::#OFF SHIFTOUTUSED::#OFF SLICEWE0USED::#OFF
       SLICEWE1USED::#OFF SRFFMUX::#OFF SRINV::SR SYNC_ATTR::#OFF WF1USED::0
       WF2USED::0 WF3USED::0 WF4USED::0 WG1USED::0 WG2USED::0 WG3USED::0
       WG4USED::0 XBMUX::#OFF XUSED::0 YBMUX::#OFF YBUSED::#OFF YUSED::0
       WSGEN:k/reg_loop[2].register_bit.WE: "
  ;
inst "k/clean_int" "SLICEL",placed R17C17 SLICE_X32Y15  ,
  cfg " BXINV::#OFF BYINV::BY CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF CYSELF::#OFF CYSELG::#OFF DXMUX::#OFF DYMUX::0
       F::#OFF F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF
       FFY:k/int_capture_flop:#FF FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRLOW
       FXMUX::#OFF FXUSED::#OFF G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR
       SYNC_ATTR::SYNC XBUSED::#OFF XUSED::#OFF YBUSED::#OFF YUSED::#OFF
       "
  ;
inst "c/Mcount_counter_val1221" "SLICEL",placed R23C3 SLICE_X5Y3  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::#OFF COUTUSED::#OFF
       CY0F::#OFF CY0G::#OFF CYINIT::#OFF CYSELF::#OFF CYSELG::#OFF DXMUX::#OFF
       DYMUX::#OFF F:c/Mcount_counter_val1221:#LUT:D=(A2*(~A4*(~A3*A1)))
       F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF FFY::#OFF
       FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF FXMUX::F FXUSED::#OFF G:c/Mcount_counter_val1121:#LUT:D=(A3*(~A1*(~A2*A4)))
       GYMUX::G REVUSED::#OFF SRINV::#OFF SYNC_ATTR::#OFF XBUSED::#OFF XUSED::0
       YBUSED::#OFF YUSED::0 "
  ;
inst "c/clk_o1" "SLICEL",placed R24C9 SLICE_X16Y0  ,
  cfg " BXINV::#OFF BYINV::BY CEINV::CE CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF CYSELF::#OFF CYSELG::#OFF DXMUX::#OFF DYMUX::0
       F::#OFF F5USED::#OFF FFX::#OFF FFX_INIT_ATTR::#OFF FFX_SR_ATTR::#OFF
       FFY:c/clk_o:#FF FFY_INIT_ATTR::INIT0 FFY_SR_ATTR::SRHIGH FXMUX::#OFF
       FXUSED::#OFF G::#OFF GYMUX::#OFF REVUSED::#OFF SRINV::SR SYNC_ATTR::SYNC
       XBUSED::#OFF XUSED::#OFF YBUSED::#OFF YUSED::#OFF "
  ;
inst "k/logical_result<4>" "SLICEL",placed R19C18 SLICE_X35Y10  ,
  cfg " BXINV::#OFF BYINV::#OFF CEINV::#OFF CLKINV::CLK COUTUSED::#OFF CY0F::#OFF
       CY0G::#OFF CYINIT::#OFF CYSELF::#OFF CYSELG::#OFF DXMUX::1 DYMUX::#OFF
       F:k/logical_loop[4].logical_lut:#LUT:D=((~A3*(A4*A1))+(A3*((A4@A1)+~A2)))
       F5USED::#OFF FFX:k/logical_loop[4].logical_flop:#FF FFX_INIT_ATTR::INIT0
       FFX_SR_ATTR::SRLOW FFY::#OFF FFY_INIT_ATTR::#OFF FFY_SR_ATTR::#OFF
       FXMUX::F FXUSED::#OFF G:k/reg_loop[4].operand_select_mux:#LUT:D=((~A2*A4)+(A2*A3))
       GYMUX::G REVUSED::#OFF SRINV::SR SYNC_ATTR::SYNC XBUSED::#OFF XUSED::#OFF
       YBUSED::#OFF YUSED::0 "
  ;
inst "XDL_DUMMY_R17C3_VCC_X4Y8" "VCC",placed R17C3 VCC_X4Y8  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::VCCOUT "
  ;
inst "XDL_DUMMY_R24C3_SLICE_X5Y1" "SLICEL",placed R24C3 SLICE_X5Y1  ,
  cfg "_NO_USER_LOGIC:: _GND_SOURCE::Y "
  ;
inst "XDL_DUMMY_R14C4_SLICE_X7Y21" "SLICEL",placed R14C4 SLICE_X7Y21  ,
  cfg "_NO_USER_LOGIC:: _GND_SOURCE::Y "
  ;
inst "XDL_DUMMY_R11C5_VCC_X6Y14" "VCC",placed R11C5 VCC_X6Y14  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::VCCOUT "
  ;
inst "XDL_DUMMY_R24C9_SLICE_X17Y1" "SLICEL",placed R24C9 SLICE_X17Y1  ,
  cfg "_NO_USER_LOGIC:: _GND_SOURCE::Y "
  ;
inst "XDL_DUMMY_CLKB_VCC_X12Y0" "VCC",placed CLKB VCC_X12Y0  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::VCCOUT "
  ;
inst "XDL_DUMMY_R9C11_SLICE_X21Y31" "SLICEL",placed R9C11 SLICE_X21Y31  ,
  cfg "_NO_USER_LOGIC:: _GND_SOURCE::Y "
  ;
inst "XDL_DUMMY_R5C12_VCC_X14Y20" "VCC",placed R5C12 VCC_X14Y20  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::VCCOUT "
  ;
inst "XDL_DUMMY_R16C15_SLICE_X28Y17" "SLICEM",placed R16C15 SLICE_X28Y17  ,
  cfg "_NO_USER_LOGIC:: _GND_SOURCE::Y "
  ;
inst "XDL_DUMMY_R22C16_VCC_X18Y3" "VCC",placed R22C16 VCC_X18Y3  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::VCCOUT "
  ;
inst "XDL_DUMMY_R21C16_VCC_X18Y4" "VCC",placed R21C16 VCC_X18Y4  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::VCCOUT "
  ;
inst "XDL_DUMMY_R20C17_VCC_X19Y5" "VCC",placed R20C17 VCC_X19Y5  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::VCCOUT "
  ;
inst "XDL_DUMMY_R13C18_SLICE_X35Y23" "SLICEL",placed R13C18 SLICE_X35Y23  ,
  cfg "_NO_USER_LOGIC:: _GND_SOURCE::Y "
  ;
inst "XDL_DUMMY_BRAMR15C2_VCC_X21Y10" "VCC",placed BRAMR15C2 VCC_X21Y10  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::VCCOUT "
  ;
inst "XDL_DUMMY_RIOIR24_VCC_X24Y1" "VCC",placed RIOIR24 VCC_X24Y1  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::VCCOUT "
  ;

#  ================================================
#  The syntax for nets is:
#     net <name> <type>,
#       outpin <inst_name> <inst_pin>,
#       .
#       .
#       inpin <inst_name> <inst_pin>,
#       .
#       .
#       pip <tile> <wire0> <dir> <wire1> , # [<rt>]
#       .
#       .
#       ;
# 
#  There are three available wire types: wire, power and ground.
#  If no type is specified, wire is assumed.
# 
#  Wire indicates that this a normal wire.
#  Power indicates that this net is tied to a DC power source.
#  You can use "power", "vcc" or "vdd" to specify a power net.
# 
#  Ground indicates that this net is tied to ground.
#  You can use "ground", or "gnd" to specify a ground net.
# 
#  The <dir> token will be one of the following:
# 
#     Symbol Description
#     ====== ==========================================
#       ==   Bidirectional, unbuffered.
#       =>   Bidirectional, buffered in one direction.
#       =-   Bidirectional, buffered in both directions.
#       ->   Directional, buffered.
# 
#  No pips exist for unrouted nets.
#  ================================================
net "GLOBAL_LOGIC1_0" vcc, 
  outpin "XDL_DUMMY_R11C5_VCC_X6Y14" VCCOUT ,
  inpin "d/led7_seg_o_cmp_eq0000_wg_cy<1>" BX ,
  pip R11C5 BX1 -> BX_PINWIRE1 , 
  pip R11C5 VCC_PINWIRE -> BX1 , 
  ;
net "GLOBAL_LOGIC1_1" vcc, 
  outpin "XDL_DUMMY_R17C3_VCC_X4Y8" VCCOUT ,
  inpin "c/clk_o_cmp_eq00001_wg_cy<1>" BX ,
  pip R17C3 BX1 -> BX_PINWIRE1 , 
  pip R17C3 VCC_PINWIRE -> BX1 , 
  ;
net "GLOBAL_LOGIC1_2" vcc, 
  outpin "XDL_DUMMY_R21C16_VCC_X18Y4" VCCOUT ,
  inpin "k/arith_result<0>" BX ,
  pip R21C16 BX0 -> BX_PINWIRE0 , 
  pip R21C16 VCC_PINWIRE -> BX0 , 
  ;
net "GLOBAL_LOGIC1_3" vcc, 
  outpin "XDL_DUMMY_R22C16_VCC_X18Y3" VCCOUT ,
  inpin "k/parity" BX ,
  pip R22C16 BX1 -> BX_PINWIRE1 , 
  pip R22C16 VCC_PINWIRE -> BX1 , 
  ;
net "GLOBAL_LOGIC1_4" vcc, 
  outpin "XDL_DUMMY_R20C17_VCC_X19Y5" VCCOUT ,
  inpin "k/high_zero_carry" BX ,
  pip R20C17 BX1 -> BX_PINWIRE1 , 
  pip R20C17 VCC_PINWIRE -> BX1 , 
  ;
net "GLOBAL_LOGIC1_5" vcc, 
  outpin "XDL_DUMMY_BRAMR15C2_VCC_X21Y10" VCCOUT ,
  inpin "p/ram_1024_x_18" ENA ,
  pip BRAMR15C2 BRAM_VCC_WIRE -> BRAM_CE_B2 , 
  ;
net "GLOBAL_LOGIC1_6" vcc, 
  outpin "XDL_DUMMY_RIOIR24_VCC_X24Y1" VCCOUT ,
  inpin "led7_seg_o<0>" O1 ,
  pip RIOIR24 IOIS_VCC_WIRE -> IOIS_G3_B1 , 
  ;
net "GLOBAL_LOGIC1_7" vcc, 
  outpin "XDL_DUMMY_R5C12_VCC_X14Y20" VCCOUT ,
  inpin "d/segment_cmp_eq00001_wg_cy<1>" BX ,
  pip R5C12 BX1 -> BX_PINWIRE1 , 
  pip R5C12 VCC_PINWIRE -> BX1 , 
  ;
net "GLOBAL_LOGIC1_8" vcc, 
  outpin "XDL_DUMMY_CLKB_VCC_X12Y0" VCCOUT ,
  inpin "c/clk_o_BUFG" S ,
  inpin "clk_i_BUFGP/BUFG" S ,
  pip CLKB CLKB_VCC_WIRE -> CLKB_SELDUB0 , 
  pip CLKB CLKB_VCC_WIRE -> CLKB_SELDUB1 , 
  ;
net "N13" , 
  outpin "N13" X ,
  inpin "digit_values_0_not0001" F2 ,
  pip R19C17 X0 -> OMUX3 , 
  pip R20C18 F2_B3 -> F2_B_PINWIRE3 , 
  pip R20C18 OMUX_SE3 -> F2_B3 , 
  ;
net "address_wire<0>" , 
  outpin "address_wire<0>" XQ ,
  inpin "address_wire<0>" F3 ,
  inpin "k/stack_pop_data<0>" BY ,
  inpin "p/ram_1024_x_18" ADDRA4 ,
  pip BMR16C2 BRAMSITE_ADDR_LOCAL_A4 -> BRAMSITE_ADDR_A4 , 
  pip BRAMR14C2 E2END3 -> S2BEG2 , 
  pip BRAMR15C2 S2MID2 -> BRAM_ADDRA_B0 , 
  pip R13C14 BY0 -> BY_PINWIRE0 , 
  pip R13C14 OMUX_W6 -> BY0 , 
  pip R13C15 F3_B1 -> F3_B_PINWIRE1 , 
  pip R13C15 OMUX6 -> F3_B1 , 
  pip R13C15 OMUX6 -> S2BEG3 , 
  pip R13C15 XQ1 -> OMUX6 , 
  pip R14C15 S2MID3 -> E2BEG3 , 
  pip R14C17 E2END3 -> E2BEG3 , 
  ;
net "address_wire<1>" , 
  outpin "address_wire<0>" YQ ,
  inpin "address_wire<0>" G4 ,
  inpin "k/stack_pop_data<1>" BY ,
  inpin "p/ram_1024_x_18" ADDRA5 ,
  pip BMR16C2 BRAMSITE_ADDR_LOCAL_A5 -> BRAMSITE_ADDR_A5 , 
  pip BRAMR15C2 E2MID1 -> BRAM_ADDRA_B1 , 
  pip R13C15 G4_B1 -> G4_B_PINWIRE1 , 
  pip R13C15 OMUX13 -> G4_B1 , 
  pip R13C15 YQ1 -> OMUX13 , 
  pip R13C15 YQ1 -> OMUX7 , 
  pip R13C15 YQ1 -> OMUX8 , 
  pip R13C16 BY2 -> BY_PINWIRE2 , 
  pip R13C16 OMUX_E7 -> BY2 , 
  pip R13C16 OMUX_E8 -> S2BEG5 , 
  pip R15C16 S2END5 -> E2BEG3 , 
  pip R15C18 E2END3 -> E2BEG1 , 
  ;
net "address_wire<2>" , 
  outpin "address_wire<2>" XQ ,
  inpin "address_wire<2>" F4 ,
  inpin "k/stack_pop_data<2>" BY ,
  inpin "p/ram_1024_x_18" ADDRA6 ,
  pip BMR16C2 BRAMSITE_ADDR_LOCAL_A6 -> BRAMSITE_ADDR_A6 , 
  pip BRAMR14C2 E2MID6 -> S2BEG6 , 
  pip BRAMR15C2 S2MID6 -> BRAM_ADDRA_B2 , 
  pip R13C15 F4_B3 -> F4_B_PINWIRE3 , 
  pip R13C15 OMUX11 -> W2BEG6 , 
  pip R13C15 OMUX9 -> E6BEG6 , 
  pip R13C15 W2BEG6 -> F4_B3 , 
  pip R13C15 XQ3 -> OMUX11 , 
  pip R13C15 XQ3 -> OMUX4 , 
  pip R13C15 XQ3 -> OMUX9 , 
  pip R13C18 E6MID6 -> S2BEG6 , 
  pip R14C15 BY0 -> BY_PINWIRE0 , 
  pip R14C15 OMUX_S4 -> BY0 , 
  pip R14C18 S2MID6 -> E2BEG6 , 
  ;
net "address_wire<3>" , 
  outpin "address_wire<2>" YQ ,
  inpin "address_wire<2>" G1 ,
  inpin "k/stack_pop_data<3>" BY ,
  inpin "p/ram_1024_x_18" ADDRA7 ,
  pip BMR16C2 BRAMSITE_ADDR_LOCAL_A7 -> BRAMSITE_ADDR_A7 , 
  pip BRAMR15C2 E2END5 -> BRAM_ADDRA_B3 , 
  pip R13C15 G1_B3 -> G1_B_PINWIRE3 , 
  pip R13C15 OMUX2 -> G1_B3 , 
  pip R13C15 YQ3 -> OMUX2 , 
  pip R13C15 YQ3 -> OMUX3 , 
  pip R14C15 OMUX_S3 -> S2BEG5 , 
  pip R14C16 BY0 -> BY_PINWIRE0 , 
  pip R14C16 N2END3 -> BY0 , 
  pip R15C15 S2MID5 -> E2BEG5 , 
  pip R15C17 E2END5 -> E2BEG5 , 
  pip R16C15 S2END5 -> E2BEG3 , 
  pip R16C16 E2MID3 -> N2BEG3 , 
  ;
net "address_wire<4>" , 
  outpin "address_wire<4>" XQ ,
  inpin "address_wire<4>" F3 ,
  inpin "k/stack_pop_data<4>" BY ,
  inpin "p/ram_1024_x_18" ADDRA8 ,
  pip BMR16C2 BRAMSITE_ADDR_LOCAL_A8 -> BRAMSITE_ADDR_A8 , 
  pip BRAMR14C2 E2MID3 -> BRAM_ADDRA_B0 , 
  pip R12C14 BY0 -> BY_PINWIRE0 , 
  pip R12C14 OMUX_W6 -> BY0 , 
  pip R12C15 F3_B1 -> F3_B_PINWIRE1 , 
  pip R12C15 OMUX6 -> F3_B1 , 
  pip R12C15 XQ1 -> OMUX6 , 
  pip R12C15 XQ1 -> OMUX8 , 
  pip R12C16 OMUX_E8 -> S2BEG5 , 
  pip R14C16 S2END5 -> E2BEG3 , 
  pip R14C18 E2END3 -> E2BEG3 , 
  ;
net "address_wire<5>" , 
  outpin "address_wire<4>" YQ ,
  inpin "address_wire<4>" G2 ,
  inpin "k/stack_pop_data<5>" BY ,
  inpin "p/ram_1024_x_18" ADDRA9 ,
  pip BMR16C2 BRAMSITE_ADDR_LOCAL_A9 -> BRAMSITE_ADDR_A9 , 
  pip BRAMR14C2 E2MID1 -> BRAM_ADDRA_B1 , 
  pip R12C15 G2_B1 -> G2_B_PINWIRE1 , 
  pip R12C15 OMUX9 -> G2_B1 , 
  pip R12C15 YQ1 -> OMUX7 , 
  pip R12C15 YQ1 -> OMUX9 , 
  pip R12C16 BY0 -> BY_PINWIRE0 , 
  pip R12C16 OMUX_E7 -> BY0 , 
  pip R12C16 OMUX_E7 -> E2BEG4 , 
  pip R12C18 E2END4 -> S2BEG3 , 
  pip R14C18 S2END3 -> E2BEG1 , 
  ;
net "address_wire<6>" , 
  outpin "address_wire<6>" XQ ,
  inpin "address_wire<6>" F1 ,
  inpin "k/stack_pop_data<6>" BY ,
  inpin "p/ram_1024_x_18" ADDRA10 ,
  pip BMR16C2 BRAMSITE_ADDR_LOCAL_A10 -> BRAMSITE_ADDR_A10 , 
  pip BRAMR14C2 E2MID7 -> BRAM_ADDRA_B2 , 
  pip R10C16 W2END0 -> S2BEG2 , 
  pip R10C18 N2END_N7 -> W2BEG0 , 
  pip R12C15 F1_B3 -> F1_B_PINWIRE3 , 
  pip R12C15 OMUX2 -> F1_B3 , 
  pip R12C15 XQ3 -> OMUX2 , 
  pip R12C16 BY2 -> BY_PINWIRE2 , 
  pip R12C16 S2END2 -> BY2 , 
  pip R13C15 SE_S -> E6BEG7 , 
  pip R13C18 E6MID7 -> N2BEG7 , 
  pip R13C18 E6MID7 -> S2BEG7 , 
  pip R14C18 S2MID7 -> E2BEG7 , 
  ;
net "address_wire<7>" , 
  outpin "address_wire<6>" YQ ,
  inpin "address_wire<6>" G3 ,
  inpin "k/stack_pop_data<7>" BY ,
  inpin "p/ram_1024_x_18" ADDRA11 ,
  pip BMR16C2 BRAMSITE_ADDR_LOCAL_A11 -> BRAMSITE_ADDR_A11 , 
  pip BRAMR14C2 N2MID5 -> BRAM_ADDRA_B3 , 
  pip BRAMR15C2 E2END6 -> N2BEG5 , 
  pip R12C15 G3_B3 -> G3_B_PINWIRE3 , 
  pip R12C15 OMUX4 -> S2BEG2 , 
  pip R12C15 S2BEG2 -> G3_B3 , 
  pip R12C15 YQ3 -> OMUX4 , 
  pip R13C15 S2MID2 -> E2BEG2 , 
  pip R13C16 BY0 -> BY_PINWIRE0 , 
  pip R13C16 E2MID2 -> BY0 , 
  pip R14C15 S2END2 -> E2BEG0 , 
  pip R15C17 E2END_S0 -> E2BEG6 , 
  ;
net "address_wire<8>" , 
  outpin "address_wire<8>" XQ ,
  inpin "address_wire<8>" F2 ,
  inpin "k/stack_pop_data<8>" BY ,
  inpin "p/ram_1024_x_18" ADDRA12 ,
  pip BMR16C2 BRAMSITE_ADDR_LOCAL_A12 -> BRAMSITE_ADDR_A12 , 
  pip BRAMR11C2 E2MID2 -> S2BEG2 , 
  pip BRAMR13C2 S2END2 -> BRAM_ADDRA_B0 , 
  pip R11C15 F2_B1 -> F2_B_PINWIRE1 , 
  pip R11C15 OMUX9 -> F2_B1 , 
  pip R11C15 XQ1 -> OMUX7 , 
  pip R11C15 XQ1 -> OMUX9 , 
  pip R11C16 BY2 -> BY_PINWIRE2 , 
  pip R11C16 OMUX_E7 -> BY2 , 
  pip R11C16 OMUX_E7 -> E2BEG4 , 
  pip R11C18 E2END4 -> E2BEG2 , 
  ;
net "address_wire<9>" , 
  outpin "address_wire<8>" YQ ,
  inpin "address_wire<8>" G4 ,
  inpin "k/stack_pop_data<9>" BY ,
  inpin "p/ram_1024_x_18" ADDRA13 ,
  pip BMR16C2 BRAMSITE_ADDR_LOCAL_A13 -> BRAMSITE_ADDR_A13 , 
  pip BRAMR13C2 E2MID0 -> BRAM_ADDRA_B1 , 
  pip R11C15 BY2 -> BY_PINWIRE2 , 
  pip R11C15 G4_B1 -> G4_B_PINWIRE1 , 
  pip R11C15 OMUX13 -> G4_B1 , 
  pip R11C15 OMUX6 -> BY2 , 
  pip R11C15 OMUX6 -> E6BEG2 , 
  pip R11C15 YQ1 -> OMUX13 , 
  pip R11C15 YQ1 -> OMUX6 , 
  pip R11C18 E6MID2 -> S2BEG2 , 
  pip R13C18 S2END2 -> E2BEG0 , 
  ;
net "btn_i<0>" , cfg " _BELSIG:PAD,PAD,btn_i<0>:btn_i<0>",
  ;
net "btn_i<1>" , cfg " _BELSIG:PAD,PAD,btn_i<1>:btn_i<1>",
  ;
net "btn_i<2>" , cfg " _BELSIG:PAD,PAD,btn_i<2>:btn_i<2>",
  ;
net "btn_i<3>" , cfg " _BELSIG:PAD,PAD,btn_i<3>:btn_i<3>",
  ;
net "btn_i_0_IBUF" , 
  outpin "btn_i<0>" I ,
  inpin "btn_i_old<1>" BY ,
  inpin "btn_i_old_not0001_inv" G3 ,
  pip R19C19 W2END3 -> S2BEG5 , 
  pip R20C19 BY3 -> BY_PINWIRE3 , 
  pip R20C19 G3_B2 -> G3_B_PINWIRE2 , 
  pip R20C19 S2MID5 -> BY3 , 
  pip R20C19 S2MID5 -> G3_B2 , 
  pip RIOIR19 I0_PINWIRE -> IOIS_Y0 , 
  pip RIOIR19 IOIS_Y0 -> W2BEG3 , 
  ;
net "btn_i_1_IBUF" , 
  outpin "btn_i<1>" I ,
  inpin "btn_i_old<1>" BX ,
  inpin "interrupt" G3 ,
  pip R20C19 BX3 -> BX_PINWIRE3 , 
  pip R20C19 G3_B1 -> G3_B_PINWIRE1 , 
  pip R20C19 N2MID6 -> BX3 , 
  pip R20C19 W2END2 -> G3_B1 , 
  pip R21C19 W2END4 -> N2BEG6 , 
  pip RIOIR20 N2MID2 -> W2BEG2 , 
  pip RIOIR21 I1_PINWIRE -> IOIS_Y1 , 
  pip RIOIR21 IOIS_Y1 -> N2BEG2 , 
  pip RIOIR21 IOIS_Y1 -> W2BEG4 , 
  ;
net "btn_i_2_IBUF" , 
  outpin "btn_i<2>" I ,
  inpin "btn_i_old<3>" BY ,
  inpin "interrupt" G4 ,
  pip R19C19 W2END4 -> S2BEG6 , 
  pip R19C20 W2MID4 -> S2BEG4 , 
  pip R20C19 G4_B1 -> G4_B_PINWIRE1 , 
  pip R20C19 S2MID6 -> G4_B1 , 
  pip R21C19 BY0 -> BY_PINWIRE0 , 
  pip R21C19 W2MID2 -> BY0 , 
  pip R21C20 S2END4 -> W2BEG2 , 
  pip RIOIR19 I1_PINWIRE -> IOIS_Y1 , 
  pip RIOIR19 IOIS_Y1 -> W2BEG4 , 
  ;
net "btn_i_3_IBUF" , 
  outpin "btn_i<3>" I ,
  inpin "btn_i_old<3>" BX ,
  inpin "btn_i_old_not0001_inv" G4 ,
  pip R20C19 G4_B2 -> G4_B_PINWIRE2 , 
  pip R20C19 W2MID1 -> G4_B2 , 
  pip R20C20 N2MID1 -> W2BEG1 , 
  pip R21C19 BX0 -> BX_PINWIRE0 , 
  pip R21C19 W2END1 -> BX0 , 
  pip R21C20 W2MID1 -> N2BEG1 , 
  pip RIOIR18 I0_PINWIRE -> IOIS_Y0 , 
  pip RIOIR18 IOIS_Y0 -> S6BEG1 , 
  pip RIOIR21 S6MID1 -> W2BEG1 , 
  ;
net "btn_i_old<0>" , 
  outpin "btn_i_old<1>" YQ ,
  inpin "btn_i_old_not0001_inv" G2 ,
  inpin "k/alu_result<0>" F3 ,
  pip R20C18 F3_B1 -> F3_B_PINWIRE1 , 
  pip R20C18 W2END2 -> F3_B1 , 
  pip R20C19 G2_B2 -> G2_B_PINWIRE2 , 
  pip R20C19 OMUX6 -> G2_B2 , 
  pip R20C19 OMUX6 -> W2BEG2 , 
  pip R20C19 YQ3 -> OMUX6 , 
  ;
net "btn_i_old<1>" , 
  outpin "btn_i_old<1>" XQ ,
  inpin "interrupt" G1 ,
  inpin "k/alu_result<1>" F2 ,
  pip R20C17 W6MID2 -> S2BEG2 , 
  pip R20C19 G1_B1 -> G1_B_PINWIRE1 , 
  pip R20C19 OMUX2 -> G1_B1 , 
  pip R20C19 OMUX4 -> W6BEG2 , 
  pip R20C19 XQ3 -> OMUX2 , 
  pip R20C19 XQ3 -> OMUX4 , 
  pip R21C17 F2_B2 -> F2_B_PINWIRE2 , 
  pip R21C17 S2MID2 -> F2_B2 , 
  ;
net "btn_i_old<2>" , 
  outpin "btn_i_old<3>" YQ ,
  inpin "interrupt" G2 ,
  inpin "k/alu_result<2>" F4 ,
  pip R20C19 G2_B1 -> G2_B_PINWIRE1 , 
  pip R20C19 OMUX_N11 -> G2_B1 , 
  pip R21C17 F4_B3 -> F4_B_PINWIRE3 , 
  pip R21C17 W2MID7 -> F4_B3 , 
  pip R21C18 W2END7 -> W2BEG7 , 
  pip R21C19 OMUX9 -> W2BEG7 , 
  pip R21C19 YQ0 -> OMUX11 , 
  pip R21C19 YQ0 -> OMUX9 , 
  ;
net "btn_i_old<3>" , 
  outpin "btn_i_old<3>" XQ ,
  inpin "btn_i_old_not0001_inv" G1 ,
  inpin "k/alu_result<3>" F3 ,
  pip R20C19 G1_B2 -> G1_B_PINWIRE2 , 
  pip R20C19 OMUX_N15 -> G1_B2 , 
  pip R21C16 F3_B1 -> F3_B_PINWIRE1 , 
  pip R21C16 W2END2 -> F3_B1 , 
  pip R21C18 W2END2 -> W2BEG2 , 
  pip R21C19 OMUX6 -> W2BEG2 , 
  pip R21C19 XQ0 -> OMUX15 , 
  pip R21C19 XQ0 -> OMUX6 , 
  ;
net "btn_i_old_cmp_ne0000" , 
  outpin "interrupt" X ,
  inpin "k/int_enable" F4 ,
  pip R19C18 F4_B3 -> F4_B_PINWIRE3 , 
  pip R19C18 N2MID7 -> F4_B3 , 
  pip R20C18 W2END5 -> N2BEG7 , 
  pip R20C19 X1 -> W2BEG5 , 
  ;
net "btn_i_old_cmp_ne000032" , 
  outpin "interrupt" Y ,
  inpin "btn_i_old_not0001_inv" F2 ,
  inpin "interrupt" F3 ,
  pip R20C19 F2_B2 -> F2_B_PINWIRE2 , 
  pip R20C19 F3_B1 -> F3_B_PINWIRE1 , 
  pip R20C19 Y1 -> F2_B2 , 
  pip R20C19 Y1 -> F3_B1 , 
  ;
net "btn_i_old_cmp_ne000065" , 
  outpin "btn_i_old_not0001_inv" Y ,
  inpin "btn_i_old_not0001_inv" F3 ,
  inpin "interrupt" F2 ,
  pip R20C19 F2_B1 -> F2_B_PINWIRE1 , 
  pip R20C19 F3_B2 -> F3_B_PINWIRE2 , 
  pip R20C19 Y2 -> F2_B1 , 
  pip R20C19 Y2 -> F3_B2 , 
  ;
net "btn_i_old_not0001_inv" , 
  outpin "btn_i_old_not0001_inv" X ,
  inpin "btn_i_old<1>" CE ,
  inpin "btn_i_old<3>" CE ,
  pip R20C19 N6BEG7 -> CE_B3 , 
  pip R20C19 OMUX11 -> N6BEG7 , 
  pip R20C19 OMUX11 -> S6BEG7 , 
  pip R20C19 X2 -> OMUX11 , 
  pip R21C19 S6A7 -> CE_B0 , 
  ;
net "c/Mcount_counter_cy<11>" , 
  outpin "c/counter<10>" COUT ,
  inpin "c/counter<12>" CIN ,
  pip R22C3 COUT2 -> COUT_N1 , 
  ;
net "c/Mcount_counter_cy<13>" , 
  outpin "c/counter<12>" COUT ,
  inpin "c/counter<14>" CIN ,
  pip R21C3 COUT0 -> CIN2 , 
  ;
net "c/Mcount_counter_cy<15>" , 
  outpin "c/counter<14>" COUT ,
  inpin "c/counter<16>" CIN ,
  pip R21C3 COUT2 -> COUT_N1 , 
  ;
net "c/Mcount_counter_cy<17>" , 
  outpin "c/counter<16>" COUT ,
  inpin "c/counter<18>" CIN ,
  pip R20C3 COUT0 -> CIN2 , 
  ;
net "c/Mcount_counter_cy<19>" , 
  outpin "c/counter<18>" COUT ,
  inpin "c/counter<20>" CIN ,
  pip R20C3 COUT2 -> COUT_N1 , 
  ;
net "c/Mcount_counter_cy<1>" , 
  outpin "c/counter<0>" COUT ,
  inpin "c/counter<2>" CIN ,
  pip R24C3 COUT0 -> CIN2 , 
  ;
net "c/Mcount_counter_cy<21>" , 
  outpin "c/counter<20>" COUT ,
  inpin "c/counter<22>" CIN ,
  pip R19C3 COUT0 -> CIN2 , 
  ;
net "c/Mcount_counter_cy<23>" , 
  outpin "c/counter<22>" COUT ,
  inpin "c/counter<24>" CIN ,
  pip R19C3 COUT2 -> COUT_N1 , 
  ;
net "c/Mcount_counter_cy<25>" , 
  outpin "c/counter<24>" COUT ,
  inpin "c/counter<26>" CIN ,
  pip R18C3 COUT0 -> CIN2 , 
  ;
net "c/Mcount_counter_cy<27>" , 
  outpin "c/counter<26>" COUT ,
  inpin "c/counter<28>" CIN ,
  pip R18C3 COUT2 -> COUT_N1 , 
  ;
net "c/Mcount_counter_cy<29>" , 
  outpin "c/counter<28>" COUT ,
  inpin "c/counter<30>" CIN ,
  pip R17C3 COUT0 -> CIN2 , 
  ;
net "c/Mcount_counter_cy<3>" , 
  outpin "c/counter<2>" COUT ,
  inpin "c/counter<4>" CIN ,
  pip R24C3 COUT2 -> COUT_N1 , 
  ;
net "c/Mcount_counter_cy<5>" , 
  outpin "c/counter<4>" COUT ,
  inpin "c/counter<6>" CIN ,
  pip R23C3 COUT0 -> CIN2 , 
  ;
net "c/Mcount_counter_cy<7>" , 
  outpin "c/counter<6>" COUT ,
  inpin "c/counter<8>" CIN ,
  pip R23C3 COUT2 -> COUT_N1 , 
  ;
net "c/Mcount_counter_cy<9>" , 
  outpin "c/counter<8>" COUT ,
  inpin "c/counter<10>" CIN ,
  pip R22C3 COUT0 -> CIN2 , 
  ;
net "c/Mcount_counter_val" , 
  outpin "c/Mcount_counter_val" X ,
  inpin "c/counter<10>" SR ,
  inpin "c/counter<12>" SR ,
  inpin "c/counter<15>" SR ,
  inpin "c/counter<16>" SR ,
  inpin "c/counter<18>" SR ,
  inpin "c/counter<1>" SR ,
  inpin "c/counter<20>" SR ,
  inpin "c/counter<22>" SR ,
  inpin "c/counter<24>" SR ,
  inpin "c/counter<26>" SR ,
  inpin "c/counter<28>" SR ,
  inpin "c/counter<2>" SR ,
  inpin "c/counter<30>" SR ,
  inpin "c/counter<4>" SR ,
  inpin "c/counter<6>" SR ,
  inpin "c/counter<9>" SR ,
  pip R17C3 N6B0 -> SR0 , 
  pip R17C3 N6B0 -> SR2 , 
  pip R18C3 W2MID0 -> SR0 , 
  pip R18C3 W2MID0 -> SR2 , 
  pip R18C4 N2MID0 -> W2BEG0 , 
  pip R19C3 E2BEG0 -> SR0 , 
  pip R19C3 E2BEG0 -> SR2 , 
  pip R19C3 N6BEG0 -> SR1 , 
  pip R19C3 X3 -> E2BEG0 , 
  pip R19C3 X3 -> N6BEG0 , 
  pip R19C3 X3 -> S6BEG0 , 
  pip R19C4 E2MID0 -> N2BEG0 , 
  pip R20C3 S6A0 -> SR0 , 
  pip R20C3 S6A0 -> SR2 , 
  pip R20C3 S6A0 -> SR3 , 
  pip R21C3 S6B0 -> SR0 , 
  pip R21C3 S6B0 -> SR3 , 
  pip R22C3 S6MID0 -> SR2 , 
  pip R23C3 S6C0 -> SR0 , 
  pip R23C3 S6C0 -> SR2 , 
  pip R24C3 S6D0 -> SR2 , 
  ;
net "c/Mcount_counter_val1110" , 
  outpin "c/counter_cst" Y ,
  inpin "c/Mcount_counter_val" F2 ,
  inpin "c/counter_cst" F4 ,
  pip R16C3 N6END6 -> S2BEG6 , 
  pip R18C3 S2END6 -> S2BEG4 , 
  pip R19C3 F2_B3 -> F2_B_PINWIRE3 , 
  pip R19C3 S2MID4 -> F2_B3 , 
  pip R22C3 F4_B3 -> F4_B_PINWIRE3 , 
  pip R22C3 Y3 -> F4_B3 , 
  pip R22C3 Y3 -> N6BEG6 , 
  ;
net "c/Mcount_counter_val1121" , 
  outpin "c/Mcount_counter_val1221" Y ,
  inpin "c/Mcount_counter_val" F1 ,
  inpin "c/counter_cst" F2 ,
  pip R19C3 F1_B3 -> F1_B_PINWIRE3 , 
  pip R19C3 N2MID0 -> F1_B3 , 
  pip R20C3 N2END_N6 -> N2BEG0 , 
  pip R22C3 F2_B3 -> F2_B_PINWIRE3 , 
  pip R22C3 OMUX_N11 -> F2_B3 , 
  pip R23C3 Y3 -> N2BEG6 , 
  pip R23C3 Y3 -> OMUX11 , 
  ;
net "c/Mcount_counter_val1210" , 
  outpin "c/counter_and0000" Y ,
  inpin "c/Mcount_counter_val" G2 ,
  inpin "c/counter_and0000" F2 ,
  pip R19C3 G2_B3 -> G2_B_PINWIRE3 , 
  pip R19C3 N2MID4 -> G2_B3 , 
  pip R20C3 N2END4 -> N2BEG4 , 
  pip R22C3 F2_B1 -> F2_B_PINWIRE1 , 
  pip R22C3 S2BEG4 -> F2_B1 , 
  pip R22C3 Y1 -> N2BEG4 , 
  pip R22C3 Y1 -> S2BEG4 , 
  ;
net "c/Mcount_counter_val1221" , 
  outpin "c/Mcount_counter_val1221" X ,
  inpin "c/Mcount_counter_val" G1 ,
  inpin "c/counter_and0000" F4 ,
  pip R17C3 N6END0 -> S2BEG0 , 
  pip R19C3 G1_B3 -> G1_B_PINWIRE3 , 
  pip R19C3 S2END0 -> G1_B3 , 
  pip R22C3 F4_B1 -> F4_B_PINWIRE1 , 
  pip R22C3 OMUX_N15 -> F4_B1 , 
  pip R23C3 X3 -> N6BEG0 , 
  pip R23C3 X3 -> OMUX15 , 
  ;
net "c/Mcount_counter_val1222/O" , 
  outpin "c/Mcount_counter_val" Y ,
  inpin "c/Mcount_counter_val" F4 ,
  pip R19C3 F4_B3 -> F4_B_PINWIRE3 , 
  pip R19C3 Y3 -> F4_B3 , 
  ;
net "c/N1" , 
  outpin "c/N1" COUT ,
  inpin "c/Mcount_counter_val" F3 ,
  inpin "c/counter_and0000" F3 ,
  inpin "c/counter_cst" F3 ,
  pip R16C3 COUT1 -> YB1 ,  #  _ROUTETHROUGH:COUT:YB "c/N1" COUT -> YB
  pip R16C3 OMUX4 -> S2BEG2 , 
  pip R16C3 OMUX4 -> S6BEG2 , 
  pip R16C3 YB1 -> OMUX4 , 
  pip R18C3 S2END2 -> S2BEG2 , 
  pip R19C3 F3_B3 -> F3_B_PINWIRE3 , 
  pip R19C3 S2MID2 -> F3_B3 , 
  pip R22C3 F3_B1 -> F3_B_PINWIRE1 , 
  pip R22C3 F3_B3 -> F3_B_PINWIRE3 , 
  pip R22C3 S2BEG2 -> F3_B1 , 
  pip R22C3 S2BEG2 -> F3_B3 , 
  pip R22C3 S6END2 -> S2BEG2 , 
  ;
net "c/Result<13>" , 
  outpin "c/counter<12>" Y ,
  inpin "c/counter<13>" BX ,
  pip R21C3 BX1 -> BX_PINWIRE1 , 
  pip R21C3 OMUX13 -> BX1 , 
  pip R21C3 Y0 -> OMUX13 , 
  ;
net "c/Result<15>" , 
  outpin "c/counter<14>" Y ,
  inpin "c/counter<15>" BY ,
  pip R20C3 BY3 -> BY_PINWIRE3 , 
  pip R20C3 OMUX_N11 -> BY3 , 
  pip R21C3 Y2 -> OMUX11 , 
  ;
net "c/Result<1>" , 
  outpin "c/counter<0>" Y ,
  inpin "c/counter<1>" BY ,
  pip R19C3 BY1 -> BY_PINWIRE1 , 
  pip R19C3 N2END5 -> BY1 , 
  pip R21C3 N2END5 -> N2BEG5 , 
  pip R23C3 OMUX_N12 -> N2BEG5 , 
  pip R24C3 Y0 -> OMUX12 , 
  ;
net "c/Result<3>" , 
  outpin "c/counter<2>" Y ,
  inpin "c/counter<3>" BX ,
  pip R23C4 BX0 -> BX_PINWIRE0 , 
  pip R23C4 OMUX_EN8 -> BX0 , 
  pip R24C3 Y2 -> OMUX8 , 
  ;
net "c/Result<5>" , 
  outpin "c/counter<4>" Y ,
  inpin "c/counter<5>" BX ,
  pip R23C3 BX1 -> BX_PINWIRE1 , 
  pip R23C3 OMUX13 -> BX1 , 
  pip R23C3 Y0 -> OMUX13 , 
  ;
net "c/Result<7>" , 
  outpin "c/counter<6>" Y ,
  inpin "c/counter<7>" BX ,
  pip R22C4 BX2 -> BX_PINWIRE2 , 
  pip R22C4 OMUX_EN8 -> BX2 , 
  pip R23C3 Y2 -> OMUX8 , 
  ;
net "c/Result<9>" , 
  outpin "c/counter<8>" Y ,
  inpin "c/counter<9>" BY ,
  pip R21C2 N2MID5 -> E2BEG5 , 
  pip R21C3 BY3 -> BY_PINWIRE3 , 
  pip R21C3 E2END5 -> BY3 , 
  pip R22C2 W2END3 -> N2BEG5 , 
  pip R22C3 Y0 -> W2BEG3 , 
  ;
net "c/clk_o" , 
  outpin "c/clk_o_BUFG" O ,
  inpin "address_wire<0>" CLK ,
  inpin "address_wire<2>" CLK ,
  inpin "address_wire<4>" CLK ,
  inpin "address_wire<6>" CLK ,
  inpin "address_wire<8>" CLK ,
  inpin "btn_i_old<1>" CLK ,
  inpin "btn_i_old<3>" CLK ,
  inpin "digit_segments_0_2" CLK ,
  inpin "digit_segments_0_4" CLK ,
  inpin "digit_segments_0_6" CLK ,
  inpin "digit_segments_0_7" CLK ,
  inpin "interrupt" CLK ,
  inpin "interrupt_ack" CLK ,
  inpin "k/active_interrupt" CLK ,
  inpin "k/arith_result<0>" CLK ,
  inpin "k/arith_result<1>" CLK ,
  inpin "k/arith_result<3>" CLK ,
  inpin "k/arith_result<5>" CLK ,
  inpin "k/arith_result<7>" CLK ,
  inpin "k/carry_flag" CLK ,
  inpin "k/clean_int" CLK ,
  inpin "k/flag_write" CLK ,
  inpin "k/int_enable" CLK ,
  inpin "k/internal_reset" CLK ,
  inpin "k/logical_result<0>" CLK ,
  inpin "k/logical_result<1>" CLK ,
  inpin "k/logical_result<2>" CLK ,
  inpin "k/logical_result<3>" CLK ,
  inpin "k/logical_result<4>" CLK ,
  inpin "k/logical_result<5>" CLK ,
  inpin "k/logical_result<6>" CLK ,
  inpin "k/logical_result<7>" CLK ,
  inpin "k/memory_write" CLK ,
  inpin "k/register_write" CLK ,
  inpin "k/reset_delay" CLK ,
  inpin "k/sel_group" CLK ,
  inpin "k/shadow_carry" CLK ,
  inpin "k/shadow_zero" CLK ,
  inpin "k/shift_carry" CLK ,
  inpin "k/shift_result<1>" CLK ,
  inpin "k/shift_result<3>" CLK ,
  inpin "k/shift_result<5>" CLK ,
  inpin "k/shift_result<7>" CLK ,
  inpin "k/stack_address<0>" CLK ,
  inpin "k/stack_address<2>" CLK ,
  inpin "k/stack_address<4>" CLK ,
  inpin "k/stack_pop_data<0>" CLK ,
  inpin "k/stack_pop_data<1>" CLK ,
  inpin "k/stack_pop_data<2>" CLK ,
  inpin "k/stack_pop_data<3>" CLK ,
  inpin "k/stack_pop_data<4>" CLK ,
  inpin "k/stack_pop_data<5>" CLK ,
  inpin "k/stack_pop_data<6>" CLK ,
  inpin "k/stack_pop_data<7>" CLK ,
  inpin "k/stack_pop_data<8>" CLK ,
  inpin "k/stack_pop_data<9>" CLK ,
  inpin "k/store_data<0>" CLK ,
  inpin "k/store_data<1>" CLK ,
  inpin "k/store_data<2>" CLK ,
  inpin "k/store_data<3>" CLK ,
  inpin "k/store_data<4>" CLK ,
  inpin "k/store_data<5>" CLK ,
  inpin "k/store_data<6>" CLK ,
  inpin "k/store_data<7>" CLK ,
  inpin "k/store_loop[0].memory_bit/F5.S1" CLK ,
  inpin "k/store_loop[1].memory_bit/F5.S1" CLK ,
  inpin "k/store_loop[2].memory_bit/F5.S1" CLK ,
  inpin "k/store_loop[3].memory_bit/F5.S1" CLK ,
  inpin "k/store_loop[4].memory_bit/F5.S1" CLK ,
  inpin "k/store_loop[5].memory_bit/F5.S1" CLK ,
  inpin "k/store_loop[6].memory_bit/F5.S1" CLK ,
  inpin "k/store_loop[7].memory_bit/F5.S1" CLK ,
  inpin "k/sy<0>" CLK ,
  inpin "k/sy<1>" CLK ,
  inpin "k/sy<2>" CLK ,
  inpin "k/sy<3>" CLK ,
  inpin "k/sy<4>" CLK ,
  inpin "k/sy<5>" CLK ,
  inpin "k/sy<6>" CLK ,
  inpin "k/sy<7>" CLK ,
  inpin "k/t_state" CLK ,
  inpin "k/zero_flag" CLK ,
  inpin "led_o_1" CLK ,
  inpin "led_o_3" CLK ,
  inpin "led_o_5" CLK ,
  inpin "led_o_7" CLK ,
  inpin "write_strobe" CLK ,
  pip CLKB CLKB_GCLK_PINWIRE1 -> CLKB_GCLK_MAIN1 , 
  pip GCLKHR1C14 GCLKH_GCLK1 -> GCLKH_GCLK_DN1 , 
  pip GCLKHR1C15 GCLKH_GCLK1 -> GCLKH_GCLK_DN1 , 
  pip GCLKHR1C16 GCLKH_GCLK1 -> GCLKH_GCLK_DN1 , 
  pip GCLKHR2C14 GCLKH_GCLK1 -> GCLKH_GCLK_UP1 , 
  pip GCLKHR2C15 GCLKH_GCLK1 -> GCLKH_GCLK_DN1 , 
  pip GCLKHR2C15 GCLKH_GCLK1 -> GCLKH_GCLK_UP1 , 
  pip GCLKHR2C16 GCLKH_GCLK1 -> GCLKH_GCLK_DN1 , 
  pip GCLKHR2C16 GCLKH_GCLK1 -> GCLKH_GCLK_UP1 , 
  pip GCLKHR2C17 GCLKH_GCLK1 -> GCLKH_GCLK_DN1 , 
  pip GCLKHR2C17 GCLKH_GCLK1 -> GCLKH_GCLK_UP1 , 
  pip GCLKHR2C18 GCLKH_GCLK1 -> GCLKH_GCLK_DN1 , 
  pip GCLKHR2C18 GCLKH_GCLK1 -> GCLKH_GCLK_UP1 , 
  pip GCLKHR2C19 GCLKH_GCLK1 -> GCLKH_GCLK_DN1 , 
  pip GCLKHR2C19 GCLKH_GCLK1 -> GCLKH_GCLK_UP1 , 
  pip M CLKC_GCLK_MAIN_B1 -> CLKC_GCLK1 , 
  pip R11C15 GCLK1 -> CLK1 , 
  pip R11C15 GCLK1 -> CLK2 , 
  pip R11C16 GCLK1 -> CLK2 , 
  pip R12C14 GCLK1 -> CLK0 , 
  pip R12C15 GCLK1 -> CLK1 , 
  pip R12C15 GCLK1 -> CLK3 , 
  pip R12C16 GCLK1 -> CLK0 , 
  pip R12C16 GCLK1 -> CLK2 , 
  pip R13C14 GCLK1 -> CLK0 , 
  pip R13C15 GCLK1 -> CLK1 , 
  pip R13C15 GCLK1 -> CLK3 , 
  pip R13C16 GCLK1 -> CLK0 , 
  pip R13C16 GCLK1 -> CLK2 , 
  pip R14C15 GCLK1 -> CLK0 , 
  pip R14C15 GCLK1 -> CLK3 , 
  pip R14C16 GCLK1 -> CLK0 , 
  pip R14C16 GCLK1 -> CLK1 , 
  pip R14C19 GCLK1 -> CLK1 , 
  pip R14C19 GCLK1 -> CLK2 , 
  pip R15C15 GCLK1 -> CLK1 , 
  pip R15C16 GCLK1 -> CLK0 , 
  pip R15C16 GCLK1 -> CLK1 , 
  pip R15C16 GCLK1 -> CLK2 , 
  pip R15C16 GCLK1 -> CLK3 , 
  pip R16C15 GCLK1 -> CLK0 , 
  pip R16C19 GCLK1 -> CLK0 , 
  pip R17C17 GCLK1 -> CLK1 , 
  pip R17C17 GCLK1 -> CLK2 , 
  pip R17C17 GCLK1 -> CLK3 , 
  pip R17C18 GCLK1 -> CLK0 , 
  pip R18C16 GCLK1 -> CLK0 , 
  pip R18C16 GCLK1 -> CLK1 , 
  pip R18C16 GCLK1 -> CLK2 , 
  pip R18C17 GCLK1 -> CLK0 , 
  pip R18C17 GCLK1 -> CLK1 , 
  pip R18C17 GCLK1 -> CLK2 , 
  pip R18C17 GCLK1 -> CLK3 , 
  pip R18C18 GCLK1 -> CLK2 , 
  pip R18C18 GCLK1 -> CLK3 , 
  pip R18C19 GCLK1 -> CLK0 , 
  pip R19C15 GCLK1 -> CLK0 , 
  pip R19C15 GCLK1 -> CLK2 , 
  pip R19C15 GCLK1 -> CLK3 , 
  pip R19C16 GCLK1 -> CLK0 , 
  pip R19C16 GCLK1 -> CLK2 , 
  pip R19C16 GCLK1 -> CLK3 , 
  pip R19C17 GCLK1 -> CLK1 , 
  pip R19C18 GCLK1 -> CLK0 , 
  pip R19C18 GCLK1 -> CLK1 , 
  pip R19C18 GCLK1 -> CLK2 , 
  pip R19C18 GCLK1 -> CLK3 , 
  pip R20C15 GCLK1 -> CLK0 , 
  pip R20C15 GCLK1 -> CLK1 , 
  pip R20C15 GCLK1 -> CLK2 , 
  pip R20C15 GCLK1 -> CLK3 , 
  pip R20C16 GCLK1 -> CLK0 , 
  pip R20C16 GCLK1 -> CLK1 , 
  pip R20C16 GCLK1 -> CLK2 , 
  pip R20C16 GCLK1 -> CLK3 , 
  pip R20C17 GCLK1 -> CLK2 , 
  pip R20C17 GCLK1 -> CLK3 , 
  pip R20C18 GCLK1 -> CLK0 , 
  pip R20C18 GCLK1 -> CLK2 , 
  pip R20C19 GCLK1 -> CLK1 , 
  pip R20C19 GCLK1 -> CLK3 , 
  pip R21C15 GCLK1 -> CLK0 , 
  pip R21C16 GCLK1 -> CLK0 , 
  pip R21C16 GCLK1 -> CLK2 , 
  pip R21C16 GCLK1 -> CLK3 , 
  pip R21C17 GCLK1 -> CLK0 , 
  pip R21C17 GCLK1 -> CLK1 , 
  pip R21C18 GCLK1 -> CLK0 , 
  pip R21C18 GCLK1 -> CLK2 , 
  pip R21C19 GCLK1 -> CLK0 , 
  pip R22C16 GCLK1 -> CLK0 , 
  pip R22C16 GCLK1 -> CLK2 , 
  pip R22C16 GCLK1 -> CLK3 , 
  pip R22C17 GCLK1 -> CLK0 , 
  pip R22C17 GCLK1 -> CLK1 , 
  pip R22C17 GCLK1 -> CLK2 , 
  pip R22C18 GCLK1 -> CLK0 , 
  pip R22C18 GCLK1 -> CLK2 , 
  pip R22C18 GCLK1 -> CLK3 , 
  pip R23C17 GCLK1 -> CLK0 , 
  pip R23C17 GCLK1 -> CLK2 , 
  pip R23C18 GCLK1 -> CLK0 , 
  pip R23C18 GCLK1 -> CLK2 , 
  pip RCLKVCR1 GCLKC_GCLK1 -> GCLKC_GCLK_OUT_L1 , 
  pip RCLKVCR2 GCLKC_GCLK1 -> GCLKC_GCLK_OUT_L1 , 
  pip RCLKVCR2 GCLKC_GCLK1 -> GCLKC_GCLK_OUT_R1 , 
  pip RGCLKVM GCLKVM_GCLK1 -> GCLKVM_GCLK_DN1 , 
  pip RGCLKVM GCLKVM_GCLK1 -> GCLKVM_GCLK_UP1 , 
  ;
net "c/clk_o1" , 
  outpin "c/clk_o1" YQ ,
  inpin "c/clk_o_BUFG" I0 ,
  pip BIOIC9 S2MID2 -> E2BEG2 , 
  pip CLKB CLKB_CLKDUB1 -> CLKB_GCLK1 , 
  pip CLKB CLKB_GCLK1 -> CLKB_GCLKIN01 , 
  pip CLKB CLKV_E2MID2 -> CLKB_CLKDUB1 , 
  pip R24C9 OMUX4 -> S2BEG2 , 
  pip R24C9 YQ0 -> OMUX4 , 
  ;
net "c/clk_o_cmp_eq00001_wg_cy<1>" , 
  outpin "c/clk_o_cmp_eq00001_wg_cy<1>" COUT ,
  inpin "c/clk_o_cmp_eq00001_wg_cy<3>" CIN ,
  pip R17C3 COUT1 -> CIN3 , 
  ;
net "c/clk_o_cmp_eq00001_wg_cy<3>" , 
  outpin "c/clk_o_cmp_eq00001_wg_cy<3>" COUT ,
  inpin "c/N1" CIN ,
  pip R17C3 COUT3 -> COUT_N3 , 
  ;
net "c/counter<0>" , 
  outpin "c/counter<0>" XQ ,
  inpin "c/N1" G1 ,
  inpin "c/counter<0>" F2 ,
  pip R16C3 G1_B1 -> G1_B_PINWIRE1 , 
  pip R16C3 N2MID1 -> G1_B1 , 
  pip R17C3 N6END1 -> N2BEG1 , 
  pip R23C3 OMUX_N10 -> N6BEG1 , 
  pip R24C3 F2_B0 -> F2_B_PINWIRE0 , 
  pip R24C3 OMUX6 -> F2_B0 , 
  pip R24C3 XQ0 -> OMUX10 , 
  pip R24C3 XQ0 -> OMUX6 , 
  ;
net "c/counter<10>" , 
  outpin "c/counter<10>" XQ ,
  inpin "c/N1" F3 ,
  inpin "c/counter<10>" F1 ,
  pip R16C3 F3_B1 -> F3_B_PINWIRE1 , 
  pip R16C3 N6END2 -> W2BEG2 , 
  pip R16C3 W2BEG2 -> F3_B1 , 
  pip R22C3 F1_B2 -> F1_B_PINWIRE2 , 
  pip R22C3 OMUX13 -> F1_B2 , 
  pip R22C3 OMUX4 -> N6BEG2 , 
  pip R22C3 XQ2 -> OMUX13 , 
  pip R22C3 XQ2 -> OMUX4 , 
  ;
net "c/counter<11>" , 
  outpin "c/counter<10>" YQ ,
  inpin "c/clk_o_cmp_eq00001_wg_cy<3>" G3 ,
  inpin "c/counter<10>" G3 ,
  pip R17C3 G3_B3 -> G3_B_PINWIRE3 , 
  pip R17C3 N2END3 -> G3_B3 , 
  pip R19C3 N2END1 -> N2BEG3 , 
  pip R21C3 OMUX_N10 -> N2BEG1 , 
  pip R22C3 G3_B2 -> G3_B_PINWIRE2 , 
  pip R22C3 OMUX9 -> G3_B2 , 
  pip R22C3 YQ2 -> OMUX10 , 
  pip R22C3 YQ2 -> OMUX9 , 
  ;
net "c/counter<12>" , 
  outpin "c/counter<12>" XQ ,
  inpin "c/clk_o_cmp_eq00001_wg_cy<3>" G1 ,
  inpin "c/counter<12>" F4 ,
  pip R14C3 N6END1 -> S2BEG1 , 
  pip R16C3 S2END1 -> S2BEG1 , 
  pip R17C3 G1_B3 -> G1_B_PINWIRE3 , 
  pip R17C3 S2MID1 -> G1_B3 , 
  pip R20C3 OMUX_N10 -> N6BEG1 , 
  pip R21C3 F4_B0 -> F4_B_PINWIRE0 , 
  pip R21C3 OMUX2 -> F4_B0 , 
  pip R21C3 XQ0 -> OMUX10 , 
  pip R21C3 XQ0 -> OMUX2 , 
  ;
net "c/counter<13>" , 
  outpin "c/counter<13>" XQ ,
  inpin "c/counter<12>" G3 ,
  inpin "c/counter_and0000" G3 ,
  inpin "c/counter_cst" G3 ,
  pip R21C3 G3_B0 -> G3_B_PINWIRE0 , 
  pip R21C3 OMUX9 -> G3_B0 , 
  pip R21C3 XQ1 -> OMUX4 , 
  pip R21C3 XQ1 -> OMUX9 , 
  pip R22C3 G3_B1 -> G3_B_PINWIRE1 , 
  pip R22C3 G3_B3 -> G3_B_PINWIRE3 , 
  pip R22C3 OMUX_S4 -> G3_B1 , 
  pip R22C3 OMUX_S4 -> G3_B3 , 
  ;
net "c/counter<14>" , 
  outpin "c/counter<14>" XQ ,
  inpin "c/clk_o_cmp_eq00001_wg_cy<3>" G2 ,
  inpin "c/counter<14>" F2 ,
  pip R17C3 E2BEG5 -> G2_B3 , 
  pip R17C3 G2_B3 -> G2_B_PINWIRE3 , 
  pip R17C3 N6MID5 -> E2BEG5 , 
  pip R20C3 OMUX_N12 -> N6BEG5 , 
  pip R21C3 F2_B2 -> F2_B_PINWIRE2 , 
  pip R21C3 OMUX6 -> F2_B2 , 
  pip R21C3 XQ2 -> OMUX12 , 
  pip R21C3 XQ2 -> OMUX6 , 
  ;
net "c/counter<15>" , 
  outpin "c/counter<15>" YQ ,
  inpin "c/counter<14>" G4 ,
  inpin "c/counter_and0000" G2 ,
  inpin "c/counter_cst" G1 ,
  pip R20C3 OMUX0 -> S2BEG0 , 
  pip R20C3 YQ3 -> OMUX0 , 
  pip R20C3 YQ3 -> OMUX3 , 
  pip R21C3 G4_B2 -> G4_B_PINWIRE2 , 
  pip R21C3 OMUX_S0 -> G4_B2 , 
  pip R21C3 OMUX_S3 -> S2BEG5 , 
  pip R22C3 G1_B3 -> G1_B_PINWIRE3 , 
  pip R22C3 G2_B1 -> G2_B_PINWIRE1 , 
  pip R22C3 S2END0 -> G1_B3 , 
  pip R22C3 S2MID5 -> G2_B1 , 
  ;
net "c/counter<16>" , 
  outpin "c/counter<16>" XQ ,
  inpin "c/clk_o_cmp_eq00001_wg_cy<3>" F1 ,
  inpin "c/counter<16>" F3 ,
  pip R17C3 F1_B3 -> F1_B_PINWIRE3 , 
  pip R17C3 N2END0 -> F1_B3 , 
  pip R19C3 NW_N -> N2BEG0 , 
  pip R20C3 F3_B0 -> F3_B_PINWIRE0 , 
  pip R20C3 OMUX9 -> F3_B0 , 
  pip R20C3 XQ0 -> OMUX9 , 
  ;
net "c/counter<17>" , 
  outpin "c/counter<16>" YQ ,
  inpin "c/clk_o_cmp_eq00001_wg_cy<3>" F4 ,
  inpin "c/counter<16>" G2 ,
  pip R17C3 F4_B3 -> F4_B_PINWIRE3 , 
  pip R17C3 N2MID7 -> F4_B3 , 
  pip R18C3 N2END7 -> N2BEG7 , 
  pip R20C3 G2_B0 -> G2_B_PINWIRE0 , 
  pip R20C3 OMUX11 -> N2BEG7 , 
  pip R20C3 OMUX6 -> G2_B0 , 
  pip R20C3 YQ0 -> OMUX11 , 
  pip R20C3 YQ0 -> OMUX6 , 
  ;
net "c/counter<18>" , 
  outpin "c/counter<18>" XQ ,
  inpin "c/clk_o_cmp_eq00001_wg_cy<3>" F2 ,
  inpin "c/counter<18>" F4 ,
  pip R17C3 F2_B3 -> F2_B_PINWIRE3 , 
  pip R17C3 N2MID4 -> F2_B3 , 
  pip R18C3 N2END2 -> N2BEG4 , 
  pip R20C3 F4_B2 -> F4_B_PINWIRE2 , 
  pip R20C3 OMUX2 -> F4_B2 , 
  pip R20C3 OMUX4 -> N2BEG2 , 
  pip R20C3 XQ2 -> OMUX2 , 
  pip R20C3 XQ2 -> OMUX4 , 
  ;
net "c/counter<19>" , 
  outpin "c/counter<18>" YQ ,
  inpin "c/clk_o_cmp_eq00001_wg_cy<1>" G2 ,
  inpin "c/counter<18>" G1 ,
  pip R17C3 G2_B1 -> G2_B_PINWIRE1 , 
  pip R17C3 N2END5 -> G2_B1 , 
  pip R19C3 OMUX_N12 -> N2BEG5 , 
  pip R20C3 G1_B2 -> G1_B_PINWIRE2 , 
  pip R20C3 OMUX13 -> G1_B2 , 
  pip R20C3 YQ2 -> OMUX12 , 
  pip R20C3 YQ2 -> OMUX13 , 
  ;
net "c/counter<1>" , 
  outpin "c/counter<1>" YQ ,
  inpin "c/N1" G2 ,
  inpin "c/counter<0>" G2 ,
  pip BIOIC3 S6END2 -> N2BEG2 , 
  pip R16C3 G2_B1 -> G2_B_PINWIRE1 , 
  pip R16C3 N2MID4 -> G2_B1 , 
  pip R17C3 N2END2 -> N2BEG4 , 
  pip R19C3 OMUX4 -> N2BEG2 , 
  pip R19C3 OMUX4 -> S6BEG2 , 
  pip R19C3 YQ1 -> OMUX4 , 
  pip R24C3 G2_B0 -> G2_B_PINWIRE0 , 
  pip R24C3 N2MID2 -> G2_B0 , 
  ;
net "c/counter<20>" , 
  outpin "c/counter<20>" XQ ,
  inpin "c/clk_o_cmp_eq00001_wg_cy<1>" G1 ,
  inpin "c/counter<20>" F4 ,
  pip R17C3 G1_B1 -> G1_B_PINWIRE1 , 
  pip R17C3 N2MID1 -> G1_B1 , 
  pip R18C3 OMUX_N10 -> N2BEG1 , 
  pip R19C3 F4_B0 -> F4_B_PINWIRE0 , 
  pip R19C3 OMUX2 -> F4_B0 , 
  pip R19C3 XQ0 -> OMUX10 , 
  pip R19C3 XQ0 -> OMUX2 , 
  ;
net "c/counter<21>" , 
  outpin "c/counter<20>" YQ ,
  inpin "c/clk_o_cmp_eq00001_wg_cy<1>" G3 ,
  inpin "c/counter<20>" G2 ,
  pip R17C3 G3_B1 -> G3_B_PINWIRE1 , 
  pip R17C3 W2MID3 -> G3_B1 , 
  pip R17C4 N2END2 -> W2BEG3 , 
  pip R19C3 G2_B0 -> G2_B_PINWIRE0 , 
  pip R19C3 OMUX6 -> E2BEG2 , 
  pip R19C3 OMUX6 -> G2_B0 , 
  pip R19C3 YQ0 -> OMUX6 , 
  pip R19C4 E2MID2 -> N2BEG2 , 
  ;
net "c/counter<22>" , 
  outpin "c/counter<22>" XQ ,
  inpin "c/clk_o_cmp_eq00001_wg_cy<1>" F1 ,
  inpin "c/counter<22>" F3 ,
  pip R17C3 F1_B1 -> F1_B_PINWIRE1 , 
  pip R17C3 N2MID0 -> F1_B1 , 
  pip R18C3 NW_N -> N2BEG0 , 
  pip R19C3 F3_B2 -> F3_B_PINWIRE2 , 
  pip R19C3 OMUX9 -> F3_B2 , 
  pip R19C3 XQ2 -> OMUX9 , 
  ;
net "c/counter<23>" , 
  outpin "c/counter<22>" YQ ,
  inpin "c/clk_o_cmp_eq00001_wg_cy<1>" F2 ,
  inpin "c/counter<22>" G1 ,
  pip R17C3 F2_B1 -> F2_B_PINWIRE1 , 
  pip R17C3 N2MID5 -> F2_B1 , 
  pip R18C3 OMUX_N12 -> N2BEG5 , 
  pip R19C3 G1_B2 -> G1_B_PINWIRE2 , 
  pip R19C3 OMUX13 -> G1_B2 , 
  pip R19C3 YQ2 -> OMUX12 , 
  pip R19C3 YQ2 -> OMUX13 , 
  ;
net "c/counter<24>" , 
  outpin "c/counter<24>" XQ ,
  inpin "c/clk_o_cmp_eq00001_wg_cy<1>" F4 ,
  inpin "c/counter<24>" F4 ,
  pip R17C3 F4_B1 -> F4_B_PINWIRE1 , 
  pip R17C3 OMUX_N15 -> F4_B1 , 
  pip R18C3 F4_B0 -> F4_B_PINWIRE0 , 
  pip R18C3 OMUX2 -> F4_B0 , 
  pip R18C3 XQ0 -> OMUX15 , 
  pip R18C3 XQ0 -> OMUX2 , 
  ;
net "c/counter<25>" , 
  outpin "c/counter<24>" YQ ,
  inpin "c/clk_o_cmp_eq00001_wg_cy<3>" F3 ,
  inpin "c/counter<24>" G2 ,
  pip R17C3 F3_B3 -> F3_B_PINWIRE3 , 
  pip R17C3 N2MID2 -> F3_B3 , 
  pip R18C3 G2_B0 -> G2_B_PINWIRE0 , 
  pip R18C3 OMUX4 -> N2BEG2 , 
  pip R18C3 OMUX6 -> G2_B0 , 
  pip R18C3 YQ0 -> OMUX4 , 
  pip R18C3 YQ0 -> OMUX6 , 
  ;
net "c/counter<26>" , 
  outpin "c/counter<26>" XQ ,
  inpin "c/clk_o_cmp_eq00001_wg_cy<1>" F3 ,
  inpin "c/counter<26>" F1 ,
  pip R17C3 F3_B1 -> F3_B_PINWIRE1 , 
  pip R17C3 OMUX_N12 -> F3_B1 , 
  pip R18C3 F1_B2 -> F1_B_PINWIRE2 , 
  pip R18C3 OMUX13 -> F1_B2 , 
  pip R18C3 XQ2 -> OMUX12 , 
  pip R18C3 XQ2 -> OMUX13 , 
  ;
net "c/counter<27>" , 
  outpin "c/counter<26>" YQ ,
  inpin "c/clk_o_cmp_eq00001_wg_cy<1>" G4 ,
  inpin "c/counter<26>" G3 ,
  pip R17C3 G4_B1 -> G4_B_PINWIRE1 , 
  pip R17C3 N2MID6 -> G4_B1 , 
  pip R18C3 G3_B2 -> G3_B_PINWIRE2 , 
  pip R18C3 OMUX9 -> G3_B2 , 
  pip R18C3 OMUX9 -> N2BEG6 , 
  pip R18C3 YQ2 -> OMUX9 , 
  ;
net "c/counter<28>" , 
  outpin "c/counter<28>" XQ ,
  inpin "c/N1" G4 ,
  inpin "c/counter<28>" F4 ,
  pip R16C3 G4_B1 -> G4_B_PINWIRE1 , 
  pip R16C3 OMUX_N15 -> G4_B1 , 
  pip R17C3 F4_B0 -> F4_B_PINWIRE0 , 
  pip R17C3 OMUX2 -> F4_B0 , 
  pip R17C3 XQ0 -> OMUX15 , 
  pip R17C3 XQ0 -> OMUX2 , 
  ;
net "c/counter<29>" , 
  outpin "c/counter<28>" YQ ,
  inpin "c/clk_o_cmp_eq00001_wg_cy<3>" G4 ,
  inpin "c/counter<28>" G2 ,
  pip R17C3 G2_B0 -> G2_B_PINWIRE0 , 
  pip R17C3 G4_B3 -> G4_B_PINWIRE3 , 
  pip R17C3 OMUX11 -> W2BEG6 , 
  pip R17C3 OMUX6 -> G2_B0 , 
  pip R17C3 W2BEG6 -> G4_B3 , 
  pip R17C3 YQ0 -> OMUX11 , 
  pip R17C3 YQ0 -> OMUX6 , 
  ;
net "c/counter<2>" , 
  outpin "c/counter<2>" XQ ,
  inpin "c/N1" F4 ,
  inpin "c/counter<2>" F1 ,
  pip R16C3 F4_B1 -> F4_B_PINWIRE1 , 
  pip R16C3 W2MID7 -> F4_B1 , 
  pip R16C4 N2END6 -> W2BEG7 , 
  pip R18C3 N6END6 -> E2BEG6 , 
  pip R18C4 E2MID6 -> N2BEG6 , 
  pip R24C3 F1_B2 -> F1_B_PINWIRE2 , 
  pip R24C3 OMUX13 -> F1_B2 , 
  pip R24C3 OMUX9 -> N6BEG6 , 
  pip R24C3 XQ2 -> OMUX13 , 
  pip R24C3 XQ2 -> OMUX9 , 
  ;
net "c/counter<30>" , 
  outpin "c/counter<30>" XQ ,
  inpin "c/N1" F1 ,
  inpin "c/counter<30>" F1 ,
  pip R16C3 F1_B1 -> F1_B_PINWIRE1 , 
  pip R16C3 OMUX_N10 -> F1_B1 , 
  pip R17C3 F1_B2 -> F1_B_PINWIRE2 , 
  pip R17C3 OMUX13 -> F1_B2 , 
  pip R17C3 XQ2 -> OMUX10 , 
  pip R17C3 XQ2 -> OMUX13 , 
  ;
net "c/counter<31>" , 
  outpin "c/counter<30>" YQ ,
  inpin "c/N1" G3 ,
  inpin "c/counter<30>" G3 ,
  pip R16C3 G3_B1 -> G3_B_PINWIRE1 , 
  pip R16C3 N2MID2 -> G3_B1 , 
  pip R17C3 G3_B2 -> G3_B_PINWIRE2 , 
  pip R17C3 OMUX4 -> N2BEG2 , 
  pip R17C3 OMUX9 -> G3_B2 , 
  pip R17C3 YQ2 -> OMUX4 , 
  pip R17C3 YQ2 -> OMUX9 , 
  ;
net "c/counter<3>" , 
  outpin "c/counter<3>" XQ ,
  inpin "c/Mcount_counter_val1221" G4 ,
  inpin "c/counter<2>" G1 ,
  inpin "c/counter_and0000" G4 ,
  pip R22C3 G4_B1 -> G4_B_PINWIRE1 , 
  pip R22C3 W2MID6 -> G4_B1 , 
  pip R22C4 N2MID6 -> W2BEG6 , 
  pip R23C3 G4_B3 -> G4_B_PINWIRE3 , 
  pip R23C3 OMUX_W14 -> G4_B3 , 
  pip R23C4 OMUX9 -> N2BEG6 , 
  pip R23C4 XQ0 -> OMUX14 , 
  pip R23C4 XQ0 -> OMUX5 , 
  pip R23C4 XQ0 -> OMUX9 , 
  pip R24C3 G1_B2 -> G1_B_PINWIRE2 , 
  pip R24C3 OMUX_SW5 -> G1_B2 , 
  ;
net "c/counter<4>" , 
  outpin "c/counter<4>" XQ ,
  inpin "c/Mcount_counter_val1221" G1 ,
  inpin "c/counter<4>" F4 ,
  inpin "c/counter_and0000" G1 ,
  pip R22C3 G1_B1 -> G1_B_PINWIRE1 , 
  pip R22C3 OMUX_N10 -> G1_B1 , 
  pip R23C3 F4_B0 -> F4_B_PINWIRE0 , 
  pip R23C3 G1_B3 -> G1_B_PINWIRE3 , 
  pip R23C3 OMUX2 -> F4_B0 , 
  pip R23C3 OMUX2 -> G1_B3 , 
  pip R23C3 XQ0 -> OMUX10 , 
  pip R23C3 XQ0 -> OMUX2 , 
  ;
net "c/counter<5>" , 
  outpin "c/counter<5>" XQ ,
  inpin "c/Mcount_counter_val1221" F3 ,
  inpin "c/Mcount_counter_val1221" G3 ,
  inpin "c/counter<4>" G2 ,
  pip R23C3 F3_B3 -> F3_B_PINWIRE3 , 
  pip R23C3 G2_B0 -> G2_B_PINWIRE0 , 
  pip R23C3 G3_B3 -> G3_B_PINWIRE3 , 
  pip R23C3 OMUX6 -> F3_B3 , 
  pip R23C3 OMUX6 -> G2_B0 , 
  pip R23C3 OMUX6 -> G3_B3 , 
  pip R23C3 XQ1 -> OMUX6 , 
  ;
net "c/counter<6>" , 
  outpin "c/counter<6>" XQ ,
  inpin "c/Mcount_counter_val1221" F2 ,
  inpin "c/Mcount_counter_val1221" G2 ,
  inpin "c/counter<6>" F3 ,
  pip R23C3 F2_B3 -> F2_B_PINWIRE3 , 
  pip R23C3 F3_B2 -> F3_B_PINWIRE2 , 
  pip R23C3 G2_B3 -> G2_B_PINWIRE3 , 
  pip R23C3 OMUX9 -> F2_B3 , 
  pip R23C3 OMUX9 -> F3_B2 , 
  pip R23C3 OMUX9 -> G2_B3 , 
  pip R23C3 XQ2 -> OMUX9 , 
  ;
net "c/counter<7>" , 
  outpin "c/counter<7>" XQ ,
  inpin "c/Mcount_counter_val1221" F4 ,
  inpin "c/counter<6>" G1 ,
  inpin "c/counter_cst" G2 ,
  pip R22C3 G2_B3 -> G2_B_PINWIRE3 , 
  pip R22C3 OMUX_W9 -> G2_B3 , 
  pip R22C4 XQ2 -> OMUX5 , 
  pip R22C4 XQ2 -> OMUX9 , 
  pip R23C3 F4_B3 -> F4_B_PINWIRE3 , 
  pip R23C3 G1_B2 -> G1_B_PINWIRE2 , 
  pip R23C3 OMUX_SW5 -> F4_B3 , 
  pip R23C3 OMUX_SW5 -> G1_B2 , 
  ;
net "c/counter<8>" , 
  outpin "c/counter<8>" XQ ,
  inpin "c/N1" F2 ,
  inpin "c/counter<8>" F4 ,
  pip R15C3 N6END5 -> S2BEG5 , 
  pip R16C3 F2_B1 -> F2_B_PINWIRE1 , 
  pip R16C3 S2MID5 -> F2_B1 , 
  pip R21C3 OMUX_N12 -> N6BEG5 , 
  pip R22C3 F4_B0 -> F4_B_PINWIRE0 , 
  pip R22C3 OMUX2 -> F4_B0 , 
  pip R22C3 XQ0 -> OMUX12 , 
  pip R22C3 XQ0 -> OMUX2 , 
  ;
net "c/counter<9>" , 
  outpin "c/counter<9>" YQ ,
  inpin "c/Mcount_counter_val1221" F1 ,
  inpin "c/counter<8>" G4 ,
  inpin "c/counter_cst" G4 ,
  pip R21C3 OMUX0 -> S2BEG0 , 
  pip R21C3 YQ3 -> OMUX0 , 
  pip R21C3 YQ3 -> OMUX5 , 
  pip R22C3 G4_B0 -> G4_B_PINWIRE0 , 
  pip R22C3 G4_B3 -> G4_B_PINWIRE3 , 
  pip R22C3 OMUX_S0 -> G4_B0 , 
  pip R22C3 OMUX_S5 -> G4_B3 , 
  pip R23C3 F1_B3 -> F1_B_PINWIRE3 , 
  pip R23C3 S2END0 -> F1_B3 , 
  ;
net "c/counter_and0000" , 
  outpin "c/counter_and0000" X ,
  inpin "c/clk_o1" CE ,
  inpin "c/counter<0>" SR ,
  inpin "c/counter<13>" SR ,
  inpin "c/counter<14>" SR ,
  inpin "c/counter<3>" SR ,
  inpin "c/counter<5>" SR ,
  inpin "c/counter<7>" SR ,
  inpin "c/counter<8>" SR ,
  pip R21C3 N6A0 -> SR1 , 
  pip R21C3 N6A0 -> SR2 , 
  pip R22C3 N6BEG0 -> SR0 , 
  pip R22C3 OMUX0 -> N6BEG0 , 
  pip R22C3 OMUX0 -> S2BEG0 , 
  pip R22C3 OMUX0 -> S6BEG0 , 
  pip R22C3 X1 -> OMUX0 , 
  pip R22C4 E2BEG0 -> SR2 , 
  pip R22C4 N2MID0 -> E2BEG0 , 
  pip R23C3 S2MID0 -> E2BEG0 , 
  pip R23C3 S6A0 -> SR1 , 
  pip R23C4 E2MID0 -> N2BEG0 , 
  pip R23C4 E2MID0 -> SR0 , 
  pip R24C3 S6B0 -> SR0 , 
  pip R24C5 E2END_S0 -> E2BEG6 , 
  pip R24C7 E2END6 -> E2BEG6 , 
  pip R24C9 E2BEG6 -> CE_B0 , 
  pip R24C9 E2END6 -> E2BEG6 , 
  ;
net "c/counter_cst" , 
  outpin "c/counter_cst" X ,
  inpin "c/clk_o1" SR ,
  inpin "c/counter<0>" BY ,
  inpin "c/counter<13>" BY ,
  inpin "c/counter<14>" BY ,
  inpin "c/counter<3>" BY ,
  inpin "c/counter<5>" BY ,
  inpin "c/counter<7>" BY ,
  inpin "c/counter<8>" BY ,
  pip R21C3 BY1 -> BY_PINWIRE1 , 
  pip R21C3 BY2 -> BY_PINWIRE2 , 
  pip R21C3 N2MID3 -> BY2 , 
  pip R21C3 OMUX_N11 -> BY1 , 
  pip R22C3 BY0 -> BY_PINWIRE0 , 
  pip R22C3 OMUX6 -> BY0 , 
  pip R22C3 X3 -> E6BEG2 , 
  pip R22C3 X3 -> N2BEG3 , 
  pip R22C3 X3 -> OMUX11 , 
  pip R22C3 X3 -> OMUX3 , 
  pip R22C3 X3 -> OMUX6 , 
  pip R22C3 X3 -> OMUX7 , 
  pip R22C3 X3 -> S2BEG3 , 
  pip R22C4 BY2 -> BY_PINWIRE2 , 
  pip R22C4 OMUX_E7 -> BY2 , 
  pip R22C9 E6END2 -> S2BEG2 , 
  pip R23C3 BY1 -> BY_PINWIRE1 , 
  pip R23C3 OMUX_S3 -> BY1 , 
  pip R23C3 S2MID3 -> E2BEG3 , 
  pip R23C4 BY0 -> BY_PINWIRE0 , 
  pip R23C4 E2MID3 -> BY0 , 
  pip R24C3 BY0 -> BY_PINWIRE0 , 
  pip R24C3 S2END3 -> BY0 , 
  pip R24C9 E2BEG0 -> SR0 , 
  pip R24C9 S2END2 -> E2BEG0 , 
  ;
net "clk_i" , cfg " _BELSIG:PAD,PAD,clk_i:clk_i",
  ;
net "clk_i_BUFGP" , 
  outpin "clk_i_BUFGP/BUFG" O ,
  inpin "c/clk_o1" CLK ,
  inpin "c/counter<0>" CLK ,
  inpin "c/counter<10>" CLK ,
  inpin "c/counter<12>" CLK ,
  inpin "c/counter<13>" CLK ,
  inpin "c/counter<14>" CLK ,
  inpin "c/counter<15>" CLK ,
  inpin "c/counter<16>" CLK ,
  inpin "c/counter<18>" CLK ,
  inpin "c/counter<1>" CLK ,
  inpin "c/counter<20>" CLK ,
  inpin "c/counter<22>" CLK ,
  inpin "c/counter<24>" CLK ,
  inpin "c/counter<26>" CLK ,
  inpin "c/counter<28>" CLK ,
  inpin "c/counter<2>" CLK ,
  inpin "c/counter<30>" CLK ,
  inpin "c/counter<3>" CLK ,
  inpin "c/counter<4>" CLK ,
  inpin "c/counter<5>" CLK ,
  inpin "c/counter<6>" CLK ,
  inpin "c/counter<7>" CLK ,
  inpin "c/counter<8>" CLK ,
  inpin "c/counter<9>" CLK ,
  inpin "d/counter<11>" CLK ,
  inpin "d/counter<13>" CLK ,
  inpin "d/counter<15>" CLK ,
  inpin "d/counter<17>" CLK ,
  inpin "d/counter<19>" CLK ,
  inpin "d/counter<1>" CLK ,
  inpin "d/counter<21>" CLK ,
  inpin "d/counter<23>" CLK ,
  inpin "d/counter<25>" CLK ,
  inpin "d/counter<27>" CLK ,
  inpin "d/counter<29>" CLK ,
  inpin "d/counter<31>" CLK ,
  inpin "d/counter<3>" CLK ,
  inpin "d/counter<5>" CLK ,
  inpin "d/counter<7>" CLK ,
  inpin "d/counter<9>" CLK ,
  inpin "d/led7_an_o<1>" CLK ,
  inpin "d/led7_an_o<3>" CLK ,
  inpin "d/led7_seg_o<2>" CLK ,
  inpin "d/led7_seg_o<4>" CLK ,
  inpin "d/led7_seg_o<6>" CLK ,
  inpin "d/led7_seg_o<7>" CLK ,
  inpin "d/segment<11>" CLK ,
  inpin "d/segment<13>" CLK ,
  inpin "d/segment<15>" CLK ,
  inpin "d/segment<17>" CLK ,
  inpin "d/segment<19>" CLK ,
  inpin "d/segment<1>" CLK ,
  inpin "d/segment<21>" CLK ,
  inpin "d/segment<23>" CLK ,
  inpin "d/segment<25>" CLK ,
  inpin "d/segment<27>" CLK ,
  inpin "d/segment<29>" CLK ,
  inpin "d/segment<31>" CLK ,
  inpin "d/segment<3>" CLK ,
  inpin "d/segment<5>" CLK ,
  inpin "d/segment<7>" CLK ,
  inpin "d/segment<9>" CLK ,
  inpin "p/ram_1024_x_18" CLKA ,
  pip BRAMR15C2 GCLK0 -> BRAM_CLK2 , 
  pip CLKB CLKB_GCLK_PINWIRE0 -> CLKB_GCLK_MAIN0 , 
  pip GCLKHR1C12 GCLKH_GCLK0 -> GCLKH_GCLK_DN0 , 
  pip GCLKHR1C12 GCLKH_GCLK0 -> GCLKH_GCLK_UP0 , 
  pip GCLKHR1C13 GCLKH_GCLK0 -> GCLKH_GCLK_DN0 , 
  pip GCLKHR1C13 GCLKH_GCLK0 -> GCLKH_GCLK_UP0 , 
  pip GCLKHR1C19 GCLKH_GCLK0 -> GCLKH_GCLK_DN0 , 
  pip GCLKHR1C19 GCLKH_GCLK0 -> GCLKH_GCLK_UP0 , 
  pip GCLKHR1C5 GCLKH_GCLK0 -> GCLKH_GCLK_DN0 , 
  pip GCLKHR1C6 GCLKH_GCLK0 -> GCLKH_GCLK_DN0 , 
  pip GCLKHR2BRAMC2 GCLKH_GCLK0 -> GCLKH_GCLK_UP0 , 
  pip GCLKHR2C18 GCLKH_GCLK0 -> GCLKH_GCLK_UP0 , 
  pip GCLKHR2C19 GCLKH_GCLK0 -> GCLKH_GCLK_UP0 , 
  pip GCLKHR2C3 GCLKH_GCLK0 -> GCLKH_GCLK_DN0 , 
  pip GCLKHR2C3 GCLKH_GCLK0 -> GCLKH_GCLK_UP0 , 
  pip GCLKHR2C4 GCLKH_GCLK0 -> GCLKH_GCLK_DN0 , 
  pip GCLKHR2C5 GCLKH_GCLK0 -> GCLKH_GCLK_UP0 , 
  pip GCLKHR2C9 GCLKH_GCLK0 -> GCLKH_GCLK_DN0 , 
  pip LCLKVCR1 GCLKC_GCLK0 -> GCLKC_GCLK_OUT_R0 , 
  pip LCLKVCR2 GCLKC_GCLK0 -> GCLKC_GCLK_OUT_L0 , 
  pip LCLKVCR2 GCLKC_GCLK0 -> GCLKC_GCLK_OUT_R0 , 
  pip LGCLKVM GCLKVM_GCLK0 -> GCLKVM_GCLK_DN0 , 
  pip LGCLKVM GCLKVM_GCLK0 -> GCLKVM_GCLK_UP0 , 
  pip M CLKC_GCLK_MAIN_B0 -> CLKC_GCLK0 , 
  pip R10C6 GCLK0 -> CLK0 , 
  pip R10C6 GCLK0 -> CLK3 , 
  pip R11C6 GCLK0 -> CLK1 , 
  pip R11C6 GCLK0 -> CLK3 , 
  pip R12C5 GCLK0 -> CLK1 , 
  pip R12C5 GCLK0 -> CLK3 , 
  pip R12C6 GCLK0 -> CLK1 , 
  pip R13C5 GCLK0 -> CLK3 , 
  pip R14C19 GCLK0 -> CLK0 , 
  pip R14C5 GCLK0 -> CLK1 , 
  pip R14C5 GCLK0 -> CLK3 , 
  pip R16C18 GCLK0 -> CLK2 , 
  pip R17C3 GCLK0 -> CLK0 , 
  pip R17C3 GCLK0 -> CLK2 , 
  pip R18C18 GCLK0 -> CLK1 , 
  pip R18C3 GCLK0 -> CLK0 , 
  pip R18C3 GCLK0 -> CLK2 , 
  pip R19C3 GCLK0 -> CLK0 , 
  pip R19C3 GCLK0 -> CLK1 , 
  pip R19C3 GCLK0 -> CLK2 , 
  pip R20C3 GCLK0 -> CLK0 , 
  pip R20C3 GCLK0 -> CLK2 , 
  pip R20C3 GCLK0 -> CLK3 , 
  pip R21C3 GCLK0 -> CLK0 , 
  pip R21C3 GCLK0 -> CLK1 , 
  pip R21C3 GCLK0 -> CLK2 , 
  pip R21C3 GCLK0 -> CLK3 , 
  pip R22C3 GCLK0 -> CLK0 , 
  pip R22C3 GCLK0 -> CLK2 , 
  pip R22C4 GCLK0 -> CLK2 , 
  pip R23C3 GCLK0 -> CLK0 , 
  pip R23C3 GCLK0 -> CLK1 , 
  pip R23C3 GCLK0 -> CLK2 , 
  pip R23C4 GCLK0 -> CLK0 , 
  pip R24C3 GCLK0 -> CLK0 , 
  pip R24C3 GCLK0 -> CLK2 , 
  pip R24C9 GCLK0 -> CLK0 , 
  pip R2C12 GCLK0 -> CLK1 , 
  pip R2C12 GCLK0 -> CLK3 , 
  pip R3C12 GCLK0 -> CLK1 , 
  pip R3C13 GCLK0 -> CLK0 , 
  pip R4C13 GCLK0 -> CLK0 , 
  pip R4C13 GCLK0 -> CLK1 , 
  pip R4C19 GCLK0 -> CLK0 , 
  pip R5C13 GCLK0 -> CLK0 , 
  pip R5C13 GCLK0 -> CLK3 , 
  pip R6C12 GCLK0 -> CLK3 , 
  pip R6C13 GCLK0 -> CLK0 , 
  pip R7C12 GCLK0 -> CLK3 , 
  pip R7C19 GCLK0 -> CLK0 , 
  pip R7C5 GCLK0 -> CLK1 , 
  pip R7C5 GCLK0 -> CLK3 , 
  pip R8C12 GCLK0 -> CLK1 , 
  pip R8C12 GCLK0 -> CLK3 , 
  pip R8C5 GCLK0 -> CLK1 , 
  pip R8C5 GCLK0 -> CLK3 , 
  pip R9C12 GCLK0 -> CLK1 , 
  pip R9C12 GCLK0 -> CLK3 , 
  pip R9C13 GCLK0 -> CLK3 , 
  pip R9C19 GCLK0 -> CLK2 , 
  pip R9C5 GCLK0 -> CLK1 , 
  pip R9C5 GCLK0 -> CLK3 , 
  pip RCLKVCR1 GCLKC_GCLK0 -> GCLKC_GCLK_OUT_L0 , 
  pip RCLKVCR1 GCLKC_GCLK0 -> GCLKC_GCLK_OUT_R0 , 
  pip RCLKVCR2 GCLKC_GCLK0 -> GCLKC_GCLK_OUT_R0 , 
  pip RGCLKVM GCLKVM_GCLK0 -> GCLKVM_GCLK_DN0 , 
  pip RGCLKVM GCLKVM_GCLK0 -> GCLKVM_GCLK_UP0 , 
  ;
net "clk_i_BUFGP/IBUFG" , 
  outpin "clk_i" I ,
  inpin "clk_i_BUFGP/BUFG" I0 ,
  pip BIOIC11 I0_PINWIRE -> IOIS_IBUF0 , 
  pip CLKB CLKB_CKI0 -> CLKB_GCLK0 , 
  pip CLKB CLKB_GCLK0 -> CLKB_GCLKIN00 , 
  ;
net "d/Mcount_counter_cy<11>" , 
  outpin "d/Result<10>1" COUT ,
  inpin "d/Result<12>1" CIN ,
  pip R12C5 COUT2 -> COUT_N1 , 
  ;
net "d/Mcount_counter_cy<13>" , 
  outpin "d/Result<12>1" COUT ,
  inpin "d/Result<14>1" CIN ,
  pip R11C5 COUT0 -> CIN2 , 
  ;
net "d/Mcount_counter_cy<15>" , 
  outpin "d/Result<14>1" COUT ,
  inpin "d/Result<16>1" CIN ,
  pip R11C5 COUT2 -> COUT_N1 , 
  ;
net "d/Mcount_counter_cy<17>" , 
  outpin "d/Result<16>1" COUT ,
  inpin "d/Result<18>1" CIN ,
  pip R10C5 COUT0 -> CIN2 , 
  ;
net "d/Mcount_counter_cy<19>" , 
  outpin "d/Result<18>1" COUT ,
  inpin "d/Result<20>1" CIN ,
  pip R10C5 COUT2 -> COUT_N1 , 
  ;
net "d/Mcount_counter_cy<1>" , 
  outpin "d/Result<0>1" COUT ,
  inpin "d/Result<2>1" CIN ,
  pip R14C5 COUT0 -> CIN2 , 
  ;
net "d/Mcount_counter_cy<21>" , 
  outpin "d/Result<20>1" COUT ,
  inpin "d/Result<22>1" CIN ,
  pip R9C5 COUT0 -> CIN2 , 
  ;
net "d/Mcount_counter_cy<23>" , 
  outpin "d/Result<22>1" COUT ,
  inpin "d/Result<24>1" CIN ,
  pip R9C5 COUT2 -> COUT_N1 , 
  ;
net "d/Mcount_counter_cy<25>" , 
  outpin "d/Result<24>1" COUT ,
  inpin "d/Result<26>1" CIN ,
  pip R8C5 COUT0 -> CIN2 , 
  ;
net "d/Mcount_counter_cy<27>" , 
  outpin "d/Result<26>1" COUT ,
  inpin "d/Result<28>1" CIN ,
  pip R8C5 COUT2 -> COUT_N1 , 
  ;
net "d/Mcount_counter_cy<29>" , 
  outpin "d/Result<28>1" COUT ,
  inpin "d/Result<30>1" CIN ,
  pip R7C5 COUT0 -> CIN2 , 
  ;
net "d/Mcount_counter_cy<3>" , 
  outpin "d/Result<2>1" COUT ,
  inpin "d/Result<4>1" CIN ,
  pip R14C5 COUT2 -> COUT_N1 , 
  ;
net "d/Mcount_counter_cy<5>" , 
  outpin "d/Result<4>1" COUT ,
  inpin "d/Result<6>1" CIN ,
  pip R13C5 COUT0 -> CIN2 , 
  ;
net "d/Mcount_counter_cy<7>" , 
  outpin "d/Result<6>1" COUT ,
  inpin "d/Result<8>1" CIN ,
  pip R13C5 COUT2 -> COUT_N1 , 
  ;
net "d/Mcount_counter_cy<9>" , 
  outpin "d/Result<8>1" COUT ,
  inpin "d/Result<10>1" CIN ,
  pip R12C5 COUT0 -> CIN2 , 
  ;
net "d/Mcount_segment_cy<11>" , 
  outpin "d/Result<10>" COUT ,
  inpin "d/Result<12>" CIN ,
  pip R7C12 COUT2 -> COUT_N1 , 
  ;
net "d/Mcount_segment_cy<13>" , 
  outpin "d/Result<12>" COUT ,
  inpin "d/Result<14>" CIN ,
  pip R6C12 COUT0 -> CIN2 , 
  ;
net "d/Mcount_segment_cy<15>" , 
  outpin "d/Result<14>" COUT ,
  inpin "d/Result<16>" CIN ,
  pip R6C12 COUT2 -> COUT_N1 , 
  ;
net "d/Mcount_segment_cy<17>" , 
  outpin "d/Result<16>" COUT ,
  inpin "d/Result<18>" CIN ,
  pip R5C12 COUT0 -> CIN2 , 
  ;
net "d/Mcount_segment_cy<19>" , 
  outpin "d/Result<18>" COUT ,
  inpin "d/Result<20>" CIN ,
  pip R5C12 COUT2 -> COUT_N1 , 
  ;
net "d/Mcount_segment_cy<1>" , 
  outpin "d/Result<0>" COUT ,
  inpin "d/Result<2>" CIN ,
  pip R9C12 COUT0 -> CIN2 , 
  ;
net "d/Mcount_segment_cy<21>" , 
  outpin "d/Result<20>" COUT ,
  inpin "d/Result<22>" CIN ,
  pip R4C12 COUT0 -> CIN2 , 
  ;
net "d/Mcount_segment_cy<23>" , 
  outpin "d/Result<22>" COUT ,
  inpin "d/Result<24>" CIN ,
  pip R4C12 COUT2 -> COUT_N1 , 
  ;
net "d/Mcount_segment_cy<25>" , 
  outpin "d/Result<24>" COUT ,
  inpin "d/Result<26>" CIN ,
  pip R3C12 COUT0 -> CIN2 , 
  ;
net "d/Mcount_segment_cy<27>" , 
  outpin "d/Result<26>" COUT ,
  inpin "d/Result<28>" CIN ,
  pip R3C12 COUT2 -> COUT_N1 , 
  ;
net "d/Mcount_segment_cy<29>" , 
  outpin "d/Result<28>" COUT ,
  inpin "d/Result<30>" CIN ,
  pip R2C12 COUT0 -> CIN2 , 
  ;
net "d/Mcount_segment_cy<3>" , 
  outpin "d/Result<2>" COUT ,
  inpin "d/Result<4>" CIN ,
  pip R9C12 COUT2 -> COUT_N1 , 
  ;
net "d/Mcount_segment_cy<5>" , 
  outpin "d/Result<4>" COUT ,
  inpin "d/Result<6>" CIN ,
  pip R8C12 COUT0 -> CIN2 , 
  ;
net "d/Mcount_segment_cy<7>" , 
  outpin "d/Result<6>" COUT ,
  inpin "d/Result<8>" CIN ,
  pip R8C12 COUT2 -> COUT_N1 , 
  ;
net "d/Mcount_segment_cy<9>" , 
  outpin "d/Result<8>" COUT ,
  inpin "d/Result<10>" CIN ,
  pip R7C12 COUT0 -> CIN2 , 
  ;
net "d/Result<0>" , 
  outpin "d/Result<0>" X ,
  inpin "d/segment<1>" G4 ,
  pip R9C12 X0 -> OMUX13 , 
  pip R9C13 G4_B3 -> G4_B_PINWIRE3 , 
  pip R9C13 OMUX_E13 -> G4_B3 , 
  ;
net "d/Result<0>1" , 
  outpin "d/Result<0>1" X ,
  inpin "d/counter<1>" G4 ,
  pip R14C5 G4_B1 -> G4_B_PINWIRE1 , 
  pip R14C5 X0 -> G4_B1 , 
  ;
net "d/Result<10>" , 
  outpin "d/Result<10>" X ,
  inpin "d/segment<11>" G4 ,
  pip R7C12 X2 -> OMUX5 , 
  pip R8C12 G4_B3 -> G4_B_PINWIRE3 , 
  pip R8C12 OMUX_S5 -> G4_B3 , 
  ;
net "d/Result<10>1" , 
  outpin "d/Result<10>1" X ,
  inpin "d/counter<11>" G3 ,
  pip R12C5 G3_B1 -> G3_B_PINWIRE1 , 
  pip R12C5 X2 -> G3_B1 , 
  ;
net "d/Result<11>" , 
  outpin "d/Result<10>" Y ,
  inpin "d/segment<11>" F4 ,
  pip R7C12 Y2 -> S2BEG7 , 
  pip R8C12 F4_B3 -> F4_B_PINWIRE3 , 
  pip R8C12 S2MID7 -> F4_B3 , 
  ;
net "d/Result<11>1" , 
  outpin "d/Result<10>1" Y ,
  inpin "d/counter<11>" F2 ,
  pip R12C5 F2_B1 -> F2_B_PINWIRE1 , 
  pip R12C5 Y2 -> F2_B1 , 
  ;
net "d/Result<12>" , 
  outpin "d/Result<12>" X ,
  inpin "d/segment<13>" G1 ,
  pip R6C12 X0 -> E2BEG6 , 
  pip R6C13 E2MID6 -> G1_B0 , 
  pip R6C13 G1_B0 -> G1_B_PINWIRE0 , 
  ;
net "d/Result<12>1" , 
  outpin "d/Result<12>1" X ,
  inpin "d/counter<13>" G4 ,
  pip R11C5 X0 -> E2BEG6 , 
  pip R11C6 E2MID6 -> G4_B3 , 
  pip R11C6 G4_B3 -> G4_B_PINWIRE3 , 
  ;
net "d/Result<13>" , 
  outpin "d/Result<12>" Y ,
  inpin "d/segment<13>" F2 ,
  pip R6C12 Y0 -> OMUX7 , 
  pip R6C13 F2_B0 -> F2_B_PINWIRE0 , 
  pip R6C13 OMUX_E7 -> F2_B0 , 
  ;
net "d/Result<13>1" , 
  outpin "d/Result<12>1" Y ,
  inpin "d/counter<13>" F4 ,
  pip R11C5 Y0 -> OMUX13 , 
  pip R11C6 F4_B3 -> F4_B_PINWIRE3 , 
  pip R11C6 OMUX_E13 -> F4_B3 , 
  ;
net "d/Result<14>" , 
  outpin "d/Result<14>" X ,
  inpin "d/segment<15>" G1 ,
  pip R6C12 G1_B3 -> G1_B_PINWIRE3 , 
  pip R6C12 OMUX2 -> G1_B3 , 
  pip R6C12 X2 -> OMUX2 , 
  ;
net "d/Result<14>1" , 
  outpin "d/Result<14>1" X ,
  inpin "d/counter<15>" G3 ,
  pip R11C5 X2 -> OMUX7 , 
  pip R11C6 G3_B1 -> G3_B_PINWIRE1 , 
  pip R11C6 OMUX_E7 -> G3_B1 , 
  ;
net "d/Result<15>" , 
  outpin "d/Result<14>" Y ,
  inpin "d/segment<15>" F4 ,
  pip R6C12 E2BEG7 -> F4_B3 , 
  pip R6C12 F4_B3 -> F4_B_PINWIRE3 , 
  pip R6C12 Y2 -> E2BEG7 , 
  ;
net "d/Result<15>1" , 
  outpin "d/Result<14>1" Y ,
  inpin "d/counter<15>" F1 ,
  pip R11C5 Y2 -> OMUX2 , 
  pip R11C6 F1_B1 -> F1_B_PINWIRE1 , 
  pip R11C6 OMUX_E2 -> F1_B1 , 
  ;
net "d/Result<16>" , 
  outpin "d/Result<16>" X ,
  inpin "d/segment<17>" G4 ,
  pip R5C12 X0 -> OMUX13 , 
  pip R5C13 G4_B3 -> G4_B_PINWIRE3 , 
  pip R5C13 OMUX_E13 -> G4_B3 , 
  ;
net "d/Result<16>1" , 
  outpin "d/Result<16>1" X ,
  inpin "d/counter<17>" G4 ,
  pip R10C5 X0 -> OMUX13 , 
  pip R10C6 G4_B3 -> G4_B_PINWIRE3 , 
  pip R10C6 OMUX_E13 -> G4_B3 , 
  ;
net "d/Result<17>" , 
  outpin "d/Result<16>" Y ,
  inpin "d/segment<17>" F4 ,
  pip R5C12 OMUX11 -> E2BEG6 , 
  pip R5C12 Y0 -> OMUX11 , 
  pip R5C13 E2MID6 -> F4_B3 , 
  pip R5C13 F4_B3 -> F4_B_PINWIRE3 , 
  ;
net "d/Result<17>1" , 
  outpin "d/Result<16>1" Y ,
  inpin "d/counter<17>" F2 ,
  pip R10C5 Y0 -> OMUX8 , 
  pip R10C6 F2_B3 -> F2_B_PINWIRE3 , 
  pip R10C6 OMUX_E8 -> F2_B3 , 
  ;
net "d/Result<18>" , 
  outpin "d/Result<18>" X ,
  inpin "d/segment<19>" G2 ,
  pip R5C12 X2 -> E2BEG3 , 
  pip R5C13 E2MID3 -> G2_B0 , 
  pip R5C13 G2_B0 -> G2_B_PINWIRE0 , 
  ;
net "d/Result<18>1" , 
  outpin "d/Result<18>1" X ,
  inpin "d/counter<19>" G2 ,
  pip R10C5 X2 -> OMUX7 , 
  pip R10C6 G2_B0 -> G2_B_PINWIRE0 , 
  pip R10C6 OMUX_E7 -> G2_B0 , 
  ;
net "d/Result<19>" , 
  outpin "d/Result<18>" Y ,
  inpin "d/segment<19>" F2 ,
  pip R5C12 Y2 -> OMUX7 , 
  pip R5C13 F2_B0 -> F2_B_PINWIRE0 , 
  pip R5C13 OMUX_E7 -> F2_B0 , 
  ;
net "d/Result<19>1" , 
  outpin "d/Result<18>1" Y ,
  inpin "d/counter<19>" F3 ,
  pip R10C5 Y2 -> E2BEG4 , 
  pip R10C6 E2MID4 -> F3_B0 , 
  pip R10C6 F3_B0 -> F3_B_PINWIRE0 , 
  ;
net "d/Result<1>" , 
  outpin "d/Result<0>" Y ,
  inpin "d/segment<1>" F1 ,
  pip R9C12 Y0 -> E2BEG0 , 
  pip R9C13 E2MID0 -> F1_B3 , 
  pip R9C13 F1_B3 -> F1_B_PINWIRE3 , 
  ;
net "d/Result<1>1" , 
  outpin "d/Result<0>1" Y ,
  inpin "d/counter<1>" F1 ,
  pip R14C5 F1_B1 -> F1_B_PINWIRE1 , 
  pip R14C5 Y0 -> F1_B1 , 
  ;
net "d/Result<20>" , 
  outpin "d/Result<20>" X ,
  inpin "d/segment<21>" G1 ,
  pip R3C12 N2MID6 -> E2BEG6 , 
  pip R3C13 E2MID6 -> S2BEG6 , 
  pip R4C12 X0 -> N2BEG6 , 
  pip R4C13 G1_B0 -> G1_B_PINWIRE0 , 
  pip R4C13 S2MID6 -> G1_B0 , 
  ;
net "d/Result<20>1" , 
  outpin "d/Result<20>1" X ,
  inpin "d/counter<21>" G4 ,
  pip R9C5 G4_B3 -> G4_B_PINWIRE3 , 
  pip R9C5 X0 -> G4_B3 , 
  ;
net "d/Result<21>" , 
  outpin "d/Result<20>" Y ,
  inpin "d/segment<21>" F1 ,
  pip R4C12 OMUX11 -> E2BEG6 , 
  pip R4C12 Y0 -> OMUX11 , 
  pip R4C13 E2MID6 -> F1_B0 , 
  pip R4C13 F1_B0 -> F1_B_PINWIRE0 , 
  ;
net "d/Result<21>1" , 
  outpin "d/Result<20>1" Y ,
  inpin "d/counter<21>" F1 ,
  pip R9C5 F1_B3 -> F1_B_PINWIRE3 , 
  pip R9C5 Y0 -> F1_B3 , 
  ;
net "d/Result<22>" , 
  outpin "d/Result<22>" X ,
  inpin "d/segment<23>" G4 ,
  pip R4C12 X2 -> OMUX13 , 
  pip R4C13 G4_B1 -> G4_B_PINWIRE1 , 
  pip R4C13 OMUX_E13 -> G4_B1 , 
  ;
net "d/Result<22>1" , 
  outpin "d/Result<22>1" X ,
  inpin "d/counter<23>" G3 ,
  pip R9C5 G3_B1 -> G3_B_PINWIRE1 , 
  pip R9C5 X2 -> G3_B1 , 
  ;
net "d/Result<23>" , 
  outpin "d/Result<22>" Y ,
  inpin "d/segment<23>" F2 ,
  pip R4C12 Y2 -> OMUX8 , 
  pip R4C13 F2_B1 -> F2_B_PINWIRE1 , 
  pip R4C13 OMUX_E8 -> F2_B1 , 
  ;
net "d/Result<23>1" , 
  outpin "d/Result<22>1" Y ,
  inpin "d/counter<23>" F2 ,
  pip R9C5 F2_B1 -> F2_B_PINWIRE1 , 
  pip R9C5 Y2 -> F2_B1 , 
  ;
net "d/Result<24>" , 
  outpin "d/Result<24>" X ,
  inpin "d/segment<25>" G4 ,
  pip R3C12 G4_B1 -> G4_B_PINWIRE1 , 
  pip R3C12 X0 -> G4_B1 , 
  ;
net "d/Result<24>1" , 
  outpin "d/Result<24>1" X ,
  inpin "d/counter<25>" G4 ,
  pip R8C5 G4_B3 -> G4_B_PINWIRE3 , 
  pip R8C5 X0 -> G4_B3 , 
  ;
net "d/Result<25>" , 
  outpin "d/Result<24>" Y ,
  inpin "d/segment<25>" F1 ,
  pip R3C12 F1_B1 -> F1_B_PINWIRE1 , 
  pip R3C12 Y0 -> F1_B1 , 
  ;
net "d/Result<25>1" , 
  outpin "d/Result<24>1" Y ,
  inpin "d/counter<25>" F1 ,
  pip R8C5 F1_B3 -> F1_B_PINWIRE3 , 
  pip R8C5 Y0 -> F1_B3 , 
  ;
net "d/Result<26>" , 
  outpin "d/Result<26>" X ,
  inpin "d/segment<27>" G3 ,
  pip R3C12 X2 -> OMUX8 , 
  pip R3C13 G3_B0 -> G3_B_PINWIRE0 , 
  pip R3C13 OMUX_E8 -> G3_B0 , 
  ;
net "d/Result<26>1" , 
  outpin "d/Result<26>1" X ,
  inpin "d/counter<27>" G3 ,
  pip R8C5 G3_B1 -> G3_B_PINWIRE1 , 
  pip R8C5 X2 -> G3_B1 , 
  ;
net "d/Result<27>" , 
  outpin "d/Result<26>" Y ,
  inpin "d/segment<27>" F1 ,
  pip R3C12 Y2 -> E2BEG7 , 
  pip R3C13 E2MID7 -> F1_B0 , 
  pip R3C13 F1_B0 -> F1_B_PINWIRE0 , 
  ;
net "d/Result<27>1" , 
  outpin "d/Result<26>1" Y ,
  inpin "d/counter<27>" F2 ,
  pip R8C5 F2_B1 -> F2_B_PINWIRE1 , 
  pip R8C5 Y2 -> F2_B1 , 
  ;
net "d/Result<28>" , 
  outpin "d/Result<28>" X ,
  inpin "d/segment<29>" G4 ,
  pip R2C12 G4_B3 -> G4_B_PINWIRE3 , 
  pip R2C12 X0 -> G4_B3 , 
  ;
net "d/Result<28>1" , 
  outpin "d/Result<28>1" X ,
  inpin "d/counter<29>" G4 ,
  pip R7C5 G4_B1 -> G4_B_PINWIRE1 , 
  pip R7C5 X0 -> G4_B1 , 
  ;
net "d/Result<29>" , 
  outpin "d/Result<28>" Y ,
  inpin "d/segment<29>" F1 ,
  pip R2C12 F1_B3 -> F1_B_PINWIRE3 , 
  pip R2C12 Y0 -> F1_B3 , 
  ;
net "d/Result<29>1" , 
  outpin "d/Result<28>1" Y ,
  inpin "d/counter<29>" F1 ,
  pip R7C5 F1_B1 -> F1_B_PINWIRE1 , 
  pip R7C5 Y0 -> F1_B1 , 
  ;
net "d/Result<2>" , 
  outpin "d/Result<2>" X ,
  inpin "d/segment<3>" G3 ,
  pip R9C12 G3_B1 -> G3_B_PINWIRE1 , 
  pip R9C12 X2 -> G3_B1 , 
  ;
net "d/Result<2>1" , 
  outpin "d/Result<2>1" X ,
  inpin "d/counter<3>" G3 ,
  pip R14C5 G3_B3 -> G3_B_PINWIRE3 , 
  pip R14C5 X2 -> G3_B3 , 
  ;
net "d/Result<30>" , 
  outpin "d/Result<30>" X ,
  inpin "d/segment<31>" G2 ,
  pip R2C12 G2_B1 -> G2_B_PINWIRE1 , 
  pip R2C12 S2BEG4 -> G2_B1 , 
  pip R2C12 X2 -> S2BEG4 , 
  ;
net "d/Result<30>1" , 
  outpin "d/Result<30>1" X ,
  inpin "d/counter<31>" G3 ,
  pip R7C5 G3_B3 -> G3_B_PINWIRE3 , 
  pip R7C5 X2 -> G3_B3 , 
  ;
net "d/Result<31>" , 
  outpin "d/Result<30>" Y ,
  inpin "d/segment<31>" F2 ,
  pip R2C12 F2_B1 -> F2_B_PINWIRE1 , 
  pip R2C12 Y2 -> F2_B1 , 
  ;
net "d/Result<31>1" , 
  outpin "d/Result<30>1" Y ,
  inpin "d/counter<31>" F2 ,
  pip R7C5 F2_B3 -> F2_B_PINWIRE3 , 
  pip R7C5 Y2 -> F2_B3 , 
  ;
net "d/Result<3>" , 
  outpin "d/Result<2>" Y ,
  inpin "d/segment<3>" F2 ,
  pip R9C12 F2_B1 -> F2_B_PINWIRE1 , 
  pip R9C12 Y2 -> F2_B1 , 
  ;
net "d/Result<3>1" , 
  outpin "d/Result<2>1" Y ,
  inpin "d/counter<3>" F2 ,
  pip R14C5 F2_B3 -> F2_B_PINWIRE3 , 
  pip R14C5 Y2 -> F2_B3 , 
  ;
net "d/Result<4>" , 
  outpin "d/Result<4>" X ,
  inpin "d/segment<5>" G4 ,
  pip R8C12 G4_B1 -> G4_B_PINWIRE1 , 
  pip R8C12 X0 -> G4_B1 , 
  ;
net "d/Result<4>1" , 
  outpin "d/Result<4>1" X ,
  inpin "d/counter<5>" G4 ,
  pip R13C5 G4_B3 -> G4_B_PINWIRE3 , 
  pip R13C5 X0 -> G4_B3 , 
  ;
net "d/Result<5>" , 
  outpin "d/Result<4>" Y ,
  inpin "d/segment<5>" F4 ,
  pip R8C12 F4_B1 -> F4_B_PINWIRE1 , 
  pip R8C12 OMUX13 -> F4_B1 , 
  pip R8C12 Y0 -> OMUX13 , 
  ;
net "d/Result<5>1" , 
  outpin "d/Result<4>1" Y ,
  inpin "d/counter<5>" F1 ,
  pip R13C5 F1_B3 -> F1_B_PINWIRE3 , 
  pip R13C5 Y0 -> F1_B3 , 
  ;
net "d/Result<6>" , 
  outpin "d/Result<6>" X ,
  inpin "d/segment<7>" G1 ,
  pip R8C12 X2 -> S2BEG1 , 
  pip R9C12 G1_B3 -> G1_B_PINWIRE3 , 
  pip R9C12 S2MID1 -> G1_B3 , 
  ;
net "d/Result<6>1" , 
  outpin "d/Result<6>1" X ,
  inpin "d/counter<7>" G3 ,
  pip R12C5 G3_B3 -> G3_B_PINWIRE3 , 
  pip R12C5 OMUX_N12 -> G3_B3 , 
  pip R13C5 X2 -> OMUX12 , 
  ;
net "d/Result<7>" , 
  outpin "d/Result<6>" Y ,
  inpin "d/segment<7>" F1 ,
  pip R8C12 Y2 -> OMUX0 , 
  pip R9C12 F1_B3 -> F1_B_PINWIRE3 , 
  pip R9C12 OMUX_S0 -> F1_B3 , 
  ;
net "d/Result<7>1" , 
  outpin "d/Result<6>1" Y ,
  inpin "d/counter<7>" F4 ,
  pip R12C5 F4_B3 -> F4_B_PINWIRE3 , 
  pip R12C5 OMUX_N15 -> F4_B3 , 
  pip R13C5 Y2 -> OMUX15 , 
  ;
net "d/Result<8>" , 
  outpin "d/Result<8>" X ,
  inpin "d/segment<9>" G4 ,
  pip R7C12 G4_B3 -> G4_B_PINWIRE3 , 
  pip R7C12 X0 -> G4_B3 , 
  ;
net "d/Result<8>1" , 
  outpin "d/Result<8>1" X ,
  inpin "d/counter<9>" G3 ,
  pip R12C5 X0 -> OMUX7 , 
  pip R12C6 G3_B1 -> G3_B_PINWIRE1 , 
  pip R12C6 OMUX_E7 -> G3_B1 , 
  ;
net "d/Result<9>" , 
  outpin "d/Result<8>" Y ,
  inpin "d/segment<9>" F4 ,
  pip R7C12 F4_B3 -> F4_B_PINWIRE3 , 
  pip R7C12 OMUX13 -> F4_B3 , 
  pip R7C12 Y0 -> OMUX13 , 
  ;
net "d/Result<9>1" , 
  outpin "d/Result<8>1" Y ,
  inpin "d/counter<9>" F3 ,
  pip R12C5 Y0 -> E2BEG3 , 
  pip R12C6 E2MID3 -> F3_B1 , 
  pip R12C6 F3_B1 -> F3_B_PINWIRE1 , 
  ;
net "d/counter<0>" , 
  outpin "d/counter<1>" YQ ,
  inpin "d/Result<0>1" F3 ,
  inpin "d/led7_seg_o_cmp_eq0000" G3 ,
  pip R10C5 G3_B3 -> G3_B_PINWIRE3 , 
  pip R10C5 N2MID2 -> G3_B3 , 
  pip R11C5 N2END0 -> N2BEG2 , 
  pip R13C5 NW_N -> N2BEG0 , 
  pip R14C5 F3_B0 -> F3_B_PINWIRE0 , 
  pip R14C5 OMUX9 -> F3_B0 , 
  pip R14C5 YQ1 -> OMUX9 , 
  ;
net "d/counter<10>" , 
  outpin "d/counter<11>" YQ ,
  inpin "d/Result<10>1" F1 ,
  inpin "d/led7_seg_o_cmp_eq0000_wg_cy<1>" F1 ,
  pip R11C5 F1_B1 -> F1_B_PINWIRE1 , 
  pip R11C5 OMUX_N10 -> F1_B1 , 
  pip R12C5 F1_B2 -> F1_B_PINWIRE2 , 
  pip R12C5 OMUX13 -> F1_B2 , 
  pip R12C5 YQ1 -> OMUX10 , 
  pip R12C5 YQ1 -> OMUX13 , 
  ;
net "d/counter<11>" , 
  outpin "d/counter<11>" XQ ,
  inpin "d/Result<10>1" G4 ,
  inpin "d/led7_seg_o_cmp_eq0000_wg_cy<1>" G2 ,
  pip R11C5 G2_B1 -> G2_B_PINWIRE1 , 
  pip R11C5 OMUX_N11 -> G2_B1 , 
  pip R12C5 G4_B2 -> G4_B_PINWIRE2 , 
  pip R12C5 OMUX2 -> G4_B2 , 
  pip R12C5 XQ1 -> OMUX11 , 
  pip R12C5 XQ1 -> OMUX2 , 
  ;
net "d/counter<12>" , 
  outpin "d/counter<13>" YQ ,
  inpin "d/Result<12>1" F4 ,
  inpin "d/led7_seg_o_cmp_eq0000_wg_cy<1>" G1 ,
  pip R11C5 F4_B0 -> F4_B_PINWIRE0 , 
  pip R11C5 G1_B1 -> G1_B_PINWIRE1 , 
  pip R11C5 OMUX_W1 -> F4_B0 , 
  pip R11C5 OMUX_W1 -> G1_B1 , 
  pip R11C6 YQ3 -> OMUX1 , 
  ;
net "d/counter<13>" , 
  outpin "d/counter<13>" XQ ,
  inpin "d/Result<12>1" G2 ,
  inpin "d/led7_seg_o_cmp_eq0000_wg_cy<1>" G4 ,
  pip R11C5 G2_B0 -> G2_B_PINWIRE0 , 
  pip R11C5 G4_B1 -> G4_B_PINWIRE1 , 
  pip R11C5 OMUX_W6 -> G2_B0 , 
  pip R11C5 W2MID6 -> G4_B1 , 
  pip R11C6 OMUX11 -> W2BEG6 , 
  pip R11C6 XQ3 -> OMUX11 , 
  pip R11C6 XQ3 -> OMUX6 , 
  ;
net "d/counter<14>" , 
  outpin "d/counter<15>" YQ ,
  inpin "d/Result<14>1" F1 ,
  inpin "d/led7_seg_o_cmp_eq0000_wg_cy<3>" F3 ,
  pip R11C5 F1_B2 -> F1_B_PINWIRE2 , 
  pip R11C5 F3_B3 -> F3_B_PINWIRE3 , 
  pip R11C5 OMUX_W14 -> F1_B2 , 
  pip R11C5 W2MID2 -> F3_B3 , 
  pip R11C6 OMUX4 -> W2BEG2 , 
  pip R11C6 YQ1 -> OMUX14 , 
  pip R11C6 YQ1 -> OMUX4 , 
  ;
net "d/counter<15>" , 
  outpin "d/counter<15>" XQ ,
  inpin "d/Result<14>1" G3 ,
  inpin "d/led7_seg_o_cmp_eq0000_wg_cy<3>" F2 ,
  pip R11C5 F2_B3 -> F2_B_PINWIRE3 , 
  pip R11C5 G3_B2 -> G3_B_PINWIRE2 , 
  pip R11C5 OMUX_W9 -> F2_B3 , 
  pip R11C5 OMUX_W9 -> G3_B2 , 
  pip R11C6 XQ1 -> OMUX9 , 
  ;
net "d/counter<16>" , 
  outpin "d/counter<17>" YQ ,
  inpin "d/Result<16>1" F4 ,
  inpin "d/led7_seg_o_cmp_eq0000_wg_cy<3>" F1 ,
  pip R10C5 F4_B0 -> F4_B_PINWIRE0 , 
  pip R10C5 OMUX_W1 -> F4_B0 , 
  pip R10C6 OMUX0 -> S2BEG0 , 
  pip R10C6 YQ3 -> OMUX0 , 
  pip R10C6 YQ3 -> OMUX1 , 
  pip R11C5 F1_B3 -> F1_B_PINWIRE3 , 
  pip R11C5 W2MID0 -> F1_B3 , 
  pip R11C6 S2MID0 -> W2BEG0 , 
  ;
net "d/counter<17>" , 
  outpin "d/counter<17>" XQ ,
  inpin "d/Result<16>1" G3 ,
  inpin "d/led7_seg_o_cmp_eq0000_wg_cy<3>" G3 ,
  pip R10C5 G3_B0 -> G3_B_PINWIRE0 , 
  pip R10C5 OMUX_W9 -> G3_B0 , 
  pip R10C5 W2MID2 -> S2BEG2 , 
  pip R10C6 OMUX4 -> W2BEG2 , 
  pip R10C6 XQ3 -> OMUX4 , 
  pip R10C6 XQ3 -> OMUX9 , 
  pip R11C5 G3_B3 -> G3_B_PINWIRE3 , 
  pip R11C5 S2MID2 -> G3_B3 , 
  ;
net "d/counter<18>" , 
  outpin "d/counter<19>" YQ ,
  inpin "d/Result<18>1" F1 ,
  inpin "d/led7_seg_o_cmp_eq0000_wg_cy<3>" G2 ,
  pip R10C5 F1_B2 -> F1_B_PINWIRE2 , 
  pip R10C5 OMUX_W14 -> F1_B2 , 
  pip R10C6 YQ0 -> OMUX14 , 
  pip R10C6 YQ0 -> OMUX3 , 
  pip R11C5 G2_B3 -> G2_B_PINWIRE3 , 
  pip R11C5 W2MID5 -> G2_B3 , 
  pip R11C6 OMUX_S3 -> W2BEG5 , 
  ;
net "d/counter<19>" , 
  outpin "d/counter<19>" XQ ,
  inpin "d/Result<18>1" G2 ,
  inpin "d/led7_seg_o_cmp_eq0000_wg_cy<3>" G4 ,
  pip R10C5 G2_B2 -> G2_B_PINWIRE2 , 
  pip R10C5 OMUX_W6 -> G2_B2 , 
  pip R10C6 XQ0 -> OMUX5 , 
  pip R10C6 XQ0 -> OMUX6 , 
  pip R11C5 G4_B3 -> G4_B_PINWIRE3 , 
  pip R11C5 OMUX_SW5 -> G4_B3 , 
  ;
net "d/counter<1>" , 
  outpin "d/counter<1>" XQ ,
  inpin "d/Result<0>1" G4 ,
  inpin "d/led7_seg_o_cmp_eq0000" F2 ,
  pip R10C5 F2_B3 -> F2_B_PINWIRE3 , 
  pip R10C5 N2MID5 -> F2_B3 , 
  pip R11C5 N2END5 -> N2BEG5 , 
  pip R13C5 OMUX_N12 -> N2BEG5 , 
  pip R14C5 G4_B0 -> G4_B_PINWIRE0 , 
  pip R14C5 OMUX2 -> G4_B0 , 
  pip R14C5 XQ1 -> OMUX12 , 
  pip R14C5 XQ1 -> OMUX2 , 
  ;
net "d/counter<20>" , 
  outpin "d/counter<21>" YQ ,
  inpin "d/Result<20>1" F3 ,
  inpin "d/led7_seg_o_cmp_eq0000_wg_cy<5>" F4 ,
  pip R10C5 F4_B1 -> F4_B_PINWIRE1 , 
  pip R10C5 OMUX_S5 -> F4_B1 , 
  pip R9C5 F3_B0 -> F3_B_PINWIRE0 , 
  pip R9C5 OMUX9 -> F3_B0 , 
  pip R9C5 YQ3 -> OMUX5 , 
  pip R9C5 YQ3 -> OMUX9 , 
  ;
net "d/counter<21>" , 
  outpin "d/counter<21>" XQ ,
  inpin "d/Result<20>1" G2 ,
  inpin "d/led7_seg_o_cmp_eq0000_wg_cy<5>" F2 ,
  pip R10C5 F2_B1 -> F2_B_PINWIRE1 , 
  pip R10C5 OMUX_S3 -> F2_B1 , 
  pip R9C5 G2_B0 -> G2_B_PINWIRE0 , 
  pip R9C5 OMUX6 -> G2_B0 , 
  pip R9C5 XQ3 -> OMUX3 , 
  pip R9C5 XQ3 -> OMUX6 , 
  ;
net "d/counter<22>" , 
  outpin "d/counter<23>" YQ ,
  inpin "d/Result<22>1" F1 ,
  inpin "d/led7_seg_o_cmp_eq0000_wg_cy<5>" F1 ,
  pip R10C5 F1_B1 -> F1_B_PINWIRE1 , 
  pip R10C5 OMUX_S0 -> F1_B1 , 
  pip R9C5 F1_B2 -> F1_B_PINWIRE2 , 
  pip R9C5 OMUX13 -> F1_B2 , 
  pip R9C5 YQ1 -> OMUX0 , 
  pip R9C5 YQ1 -> OMUX13 , 
  ;
net "d/counter<23>" , 
  outpin "d/counter<23>" XQ ,
  inpin "d/Result<22>1" G4 ,
  inpin "d/led7_seg_o_cmp_eq0000_wg_cy<5>" G4 ,
  pip R10C5 E2BEG7 -> G4_B1 , 
  pip R10C5 G4_B1 -> G4_B_PINWIRE1 , 
  pip R10C5 SE_S -> E2BEG7 , 
  pip R9C5 G4_B2 -> G4_B_PINWIRE2 , 
  pip R9C5 OMUX2 -> G4_B2 , 
  pip R9C5 XQ1 -> OMUX2 , 
  ;
net "d/counter<24>" , 
  outpin "d/counter<25>" YQ ,
  inpin "d/Result<24>1" F4 ,
  inpin "d/led7_seg_o_cmp_eq0000_wg_cy<5>" G2 ,
  pip R10C5 G2_B1 -> G2_B_PINWIRE1 , 
  pip R10C5 S2MID5 -> G2_B1 , 
  pip R8C5 F4_B0 -> F4_B_PINWIRE0 , 
  pip R8C5 OMUX2 -> F4_B0 , 
  pip R8C5 YQ3 -> OMUX2 , 
  pip R8C5 YQ3 -> OMUX3 , 
  pip R9C5 OMUX_S3 -> S2BEG5 , 
  ;
net "d/counter<25>" , 
  outpin "d/counter<25>" XQ ,
  inpin "d/Result<24>1" G2 ,
  inpin "d/led7_seg_o_cmp_eq0000_wg_cy<5>" G3 ,
  pip R10C5 G3_B1 -> G3_B_PINWIRE1 , 
  pip R10C5 S2END2 -> G3_B1 , 
  pip R8C5 G2_B0 -> G2_B_PINWIRE0 , 
  pip R8C5 OMUX4 -> S2BEG2 , 
  pip R8C5 OMUX6 -> G2_B0 , 
  pip R8C5 XQ3 -> OMUX4 , 
  pip R8C5 XQ3 -> OMUX6 , 
  ;
net "d/counter<26>" , 
  outpin "d/counter<27>" YQ ,
  inpin "d/Result<26>1" F1 ,
  inpin "d/led7_seg_o_cmp_eq0000" F1 ,
  pip R10C5 F1_B3 -> F1_B_PINWIRE3 , 
  pip R10C5 S2END0 -> F1_B3 , 
  pip R8C5 F1_B2 -> F1_B_PINWIRE2 , 
  pip R8C5 OMUX0 -> S2BEG0 , 
  pip R8C5 OMUX13 -> F1_B2 , 
  pip R8C5 YQ1 -> OMUX0 , 
  pip R8C5 YQ1 -> OMUX13 , 
  ;
net "d/counter<27>" , 
  outpin "d/counter<27>" XQ ,
  inpin "d/Result<26>1" G3 ,
  inpin "d/led7_seg_o_cmp_eq0000" F4 ,
  pip R10C5 F4_B3 -> F4_B_PINWIRE3 , 
  pip R10C5 S2END7 -> F4_B3 , 
  pip R8C5 G3_B2 -> G3_B_PINWIRE2 , 
  pip R8C5 OMUX11 -> S2BEG7 , 
  pip R8C5 OMUX9 -> G3_B2 , 
  pip R8C5 XQ1 -> OMUX11 , 
  pip R8C5 XQ1 -> OMUX9 , 
  ;
net "d/counter<28>" , 
  outpin "d/counter<29>" YQ ,
  inpin "d/Result<28>1" F2 ,
  inpin "d/led7_seg_o_cmp_eq0000" F3 ,
  pip R10C5 F3_B3 -> F3_B_PINWIRE3 , 
  pip R10C5 S2MID2 -> F3_B3 , 
  pip R7C5 F2_B0 -> F2_B_PINWIRE0 , 
  pip R7C5 OMUX4 -> S2BEG2 , 
  pip R7C5 OMUX6 -> F2_B0 , 
  pip R7C5 YQ1 -> OMUX4 , 
  pip R7C5 YQ1 -> OMUX6 , 
  pip R9C5 S2END2 -> S2BEG2 , 
  ;
net "d/counter<29>" , 
  outpin "d/counter<29>" XQ ,
  inpin "d/Result<28>1" G4 ,
  inpin "d/led7_seg_o_cmp_eq0000" G2 ,
  pip R10C5 G2_B3 -> G2_B_PINWIRE3 , 
  pip R10C5 W2MID5 -> G2_B3 , 
  pip R10C6 S6MID5 -> W2BEG5 , 
  pip R7C5 G4_B0 -> G4_B_PINWIRE0 , 
  pip R7C5 OMUX2 -> G4_B0 , 
  pip R7C5 XQ1 -> OMUX2 , 
  pip R7C5 XQ1 -> OMUX8 , 
  pip R7C6 OMUX_E8 -> S6BEG5 , 
  ;
net "d/counter<2>" , 
  outpin "d/counter<3>" YQ ,
  inpin "d/Result<2>1" F1 ,
  inpin "d/led7_seg_o_cmp_eq0000_wg_cy<5>" G1 ,
  pip R10C5 G1_B1 -> G1_B_PINWIRE1 , 
  pip R10C5 N2MID1 -> G1_B1 , 
  pip R11C5 N2END1 -> N2BEG1 , 
  pip R13C5 OMUX_N10 -> N2BEG1 , 
  pip R14C5 F1_B2 -> F1_B_PINWIRE2 , 
  pip R14C5 OMUX13 -> F1_B2 , 
  pip R14C5 YQ3 -> OMUX10 , 
  pip R14C5 YQ3 -> OMUX13 , 
  ;
net "d/counter<30>" , 
  outpin "d/counter<31>" YQ ,
  inpin "d/Result<30>1" F3 ,
  inpin "d/led7_seg_o_cmp_eq0000" G4 ,
  pip R10C5 G4_B3 -> G4_B_PINWIRE3 , 
  pip R10C5 S2MID7 -> G4_B3 , 
  pip R7C5 F3_B2 -> F3_B_PINWIRE2 , 
  pip R7C5 OMUX11 -> S2BEG7 , 
  pip R7C5 OMUX9 -> F3_B2 , 
  pip R7C5 YQ3 -> OMUX11 , 
  pip R7C5 YQ3 -> OMUX9 , 
  pip R9C5 S2END7 -> S2BEG7 , 
  ;
net "d/counter<31>" , 
  outpin "d/counter<31>" XQ ,
  inpin "d/Result<30>1" G1 ,
  inpin "d/led7_seg_o_cmp_eq0000" G1 ,
  pip R10C5 G1_B3 -> G1_B_PINWIRE3 , 
  pip R10C5 S2MID0 -> G1_B3 , 
  pip R7C5 G1_B2 -> G1_B_PINWIRE2 , 
  pip R7C5 OMUX0 -> S2BEG0 , 
  pip R7C5 OMUX13 -> G1_B2 , 
  pip R7C5 XQ3 -> OMUX0 , 
  pip R7C5 XQ3 -> OMUX13 , 
  pip R9C5 S2END0 -> S2BEG0 , 
  ;
net "d/counter<3>" , 
  outpin "d/counter<3>" XQ ,
  inpin "d/Result<2>1" G2 ,
  inpin "d/led7_seg_o_cmp_eq0000_wg_cy<5>" F3 ,
  pip R10C5 F3_B1 -> F3_B_PINWIRE1 , 
  pip R10C5 W2END2 -> F3_B1 , 
  pip R10C7 N2END1 -> W2BEG2 , 
  pip R12C7 N2END1 -> N2BEG1 , 
  pip R14C5 G2_B2 -> G2_B_PINWIRE2 , 
  pip R14C5 OMUX6 -> E2BEG2 , 
  pip R14C5 OMUX6 -> G2_B2 , 
  pip R14C5 XQ3 -> OMUX6 , 
  pip R14C7 E2END2 -> N2BEG1 , 
  ;
net "d/counter<4>" , 
  outpin "d/counter<5>" YQ ,
  inpin "d/Result<4>1" F4 ,
  inpin "d/led7_seg_o_cmp_eq0000_wg_cy<3>" G1 ,
  pip R11C5 G1_B3 -> G1_B_PINWIRE3 , 
  pip R11C5 N2MID1 -> G1_B3 , 
  pip R12C5 OMUX_N10 -> N2BEG1 , 
  pip R13C5 F4_B0 -> F4_B_PINWIRE0 , 
  pip R13C5 OMUX2 -> F4_B0 , 
  pip R13C5 YQ3 -> OMUX10 , 
  pip R13C5 YQ3 -> OMUX2 , 
  ;
net "d/counter<5>" , 
  outpin "d/counter<5>" XQ ,
  inpin "d/Result<4>1" G3 ,
  inpin "d/led7_seg_o_cmp_eq0000_wg_cy<3>" F4 ,
  pip R11C5 F4_B3 -> F4_B_PINWIRE3 , 
  pip R11C5 N2END7 -> F4_B3 , 
  pip R13C5 G3_B0 -> G3_B_PINWIRE0 , 
  pip R13C5 OMUX11 -> N2BEG7 , 
  pip R13C5 OMUX9 -> G3_B0 , 
  pip R13C5 XQ3 -> OMUX11 , 
  pip R13C5 XQ3 -> OMUX9 , 
  ;
net "d/counter<6>" , 
  outpin "d/counter<7>" YQ ,
  inpin "d/Result<6>1" F2 ,
  inpin "d/led7_seg_o_cmp_eq0000_wg_cy<1>" G3 ,
  pip R11C5 G3_B1 -> G3_B_PINWIRE1 , 
  pip R11C5 OMUX_N12 -> G3_B1 , 
  pip R12C5 YQ3 -> OMUX12 , 
  pip R12C5 YQ3 -> OMUX4 , 
  pip R13C5 F2_B2 -> F2_B_PINWIRE2 , 
  pip R13C5 OMUX_S4 -> F2_B2 , 
  ;
net "d/counter<7>" , 
  outpin "d/counter<7>" XQ ,
  inpin "d/Result<6>1" G4 ,
  inpin "d/led7_seg_o_cmp_eq0000_wg_cy<1>" F4 ,
  pip R11C5 F4_B1 -> F4_B_PINWIRE1 , 
  pip R11C5 OMUX_N15 -> F4_B1 , 
  pip R12C5 XQ3 -> OMUX0 , 
  pip R12C5 XQ3 -> OMUX15 , 
  pip R13C5 G4_B2 -> G4_B_PINWIRE2 , 
  pip R13C5 OMUX_S0 -> G4_B2 , 
  ;
net "d/counter<8>" , 
  outpin "d/counter<9>" YQ ,
  inpin "d/Result<8>1" F1 ,
  inpin "d/led7_seg_o_cmp_eq0000_wg_cy<1>" F3 ,
  pip R11C5 F3_B1 -> F3_B_PINWIRE1 , 
  pip R11C5 OMUX_WN14 -> F3_B1 , 
  pip R12C5 F1_B0 -> F1_B_PINWIRE0 , 
  pip R12C5 OMUX_W14 -> F1_B0 , 
  pip R12C6 YQ1 -> OMUX14 , 
  ;
net "d/counter<9>" , 
  outpin "d/counter<9>" XQ ,
  inpin "d/Result<8>1" G2 ,
  inpin "d/led7_seg_o_cmp_eq0000_wg_cy<1>" F2 ,
  pip R11C5 F2_B1 -> F2_B_PINWIRE1 , 
  pip R11C5 W2MID4 -> F2_B1 , 
  pip R11C6 OMUX_N12 -> W2BEG4 , 
  pip R12C5 G2_B0 -> G2_B_PINWIRE0 , 
  pip R12C5 OMUX_W6 -> G2_B0 , 
  pip R12C6 XQ1 -> OMUX12 , 
  pip R12C6 XQ1 -> OMUX6 , 
  ;
net "d/led7_an_o<0>" , 
  outpin "d/led7_an_o<1>" YQ ,
  inpin "led7_an_o<0>" O1 ,
  pip R3C19 N6MID5 -> E2BEG5 , 
  pip R6C19 OMUX_N12 -> N6BEG5 , 
  pip R7C19 YQ0 -> OMUX12 , 
  pip RIOIR2 N2MID4 -> IOIS_G3_B0 , 
  pip RIOIR3 E2END5 -> N2BEG4 , 
  ;
net "d/led7_an_o<1>" , 
  outpin "d/led7_an_o<1>" XQ ,
  inpin "led7_an_o<1>" O1 ,
  pip R7C19 XQ0 -> OMUX8 , 
  pip R7C20 OMUX_E8 -> S2BEG5 , 
  pip R9C20 S2END5 -> E2BEG3 , 
  pip RIOIR9 E2MID3 -> IOIS_G3_B1 , 
  ;
net "d/led7_an_o<2>" , 
  outpin "d/led7_an_o<3>" YQ ,
  inpin "led7_an_o<2>" O1 ,
  pip R4C19 YQ0 -> OMUX3 , 
  pip R5C19 OMUX_S3 -> S2BEG5 , 
  pip R7C19 S2END5 -> E2BEG3 , 
  pip RIOIR7 E2BEG3 -> IOIS_G3_B1 , 
  pip RIOIR7 E2END3 -> E2BEG3 , 
  ;
net "d/led7_an_o<3>" , 
  outpin "d/led7_an_o<3>" XQ ,
  inpin "led7_an_o<3>" O1 ,
  pip R4C19 OMUX4 -> E2BEG2 , 
  pip R4C19 XQ0 -> OMUX4 , 
  pip RIOIR4 E2END2 -> IOIS_G3_B1 , 
  ;
net "d/led7_seg_o<1>" , 
  outpin "d/led7_seg_o<2>" YQ ,
  inpin "led7_seg_o<1>" O1 ,
  pip R16C18 YQ2 -> OMUX3 , 
  pip R17C18 OMUX_S3 -> S6BEG5 , 
  pip R22C20 N2MID3 -> E2BEG3 , 
  pip R23C18 S6END5 -> E6BEG3 , 
  pip R23C20 E6MID3 -> N2BEG3 , 
  pip RIOIR22 E2MID3 -> IOIS_G3_B1 , 
  ;
net "d/led7_seg_o<2>" , 
  outpin "d/led7_seg_o<2>" XQ ,
  inpin "led7_seg_o<2>" O1 ,
  pip R15C18 OMUX_N12 -> N6BEG5 , 
  pip R16C18 XQ2 -> OMUX12 , 
  pip R9C18 N6END5 -> E2BEG5 , 
  pip R9C19 E2END5 -> E2BEG5 , 
  pip RIOIR6 N2MID4 -> IOIS_G3_B0 , 
  pip RIOIR7 N2END4 -> N2BEG4 , 
  pip RIOIR9 E2END5 -> N2BEG4 , 
  ;
net "d/led7_seg_o<3>" , 
  outpin "d/led7_seg_o<4>" YQ ,
  inpin "led7_seg_o<3>" O1 ,
  pip BIOIC20 S2END7 -> E2BEG5 , 
  pip BR E2MID5 -> N2BEG5 , 
  pip BRAMR18C2 OMUX_E7 -> E2BEG4 , 
  pip R18C18 YQ1 -> OMUX7 , 
  pip R18C20 E2END4 -> S2BEG3 , 
  pip R20C20 S2END3 -> S2BEG1 , 
  pip R23C20 S2END_S1 -> S2BEG7 , 
  pip RIOIR24 N2MID5 -> IOIS_G3_B0 , 
  ;
net "d/led7_seg_o<4>" , 
  outpin "d/led7_seg_o<4>" XQ ,
  inpin "led7_seg_o<4>" O1 ,
  pip R18C18 XQ1 -> OMUX3 , 
  pip R19C18 OMUX_S3 -> S6BEG5 , 
  pip R22C18 S6MID5 -> E2BEG5 , 
  pip R22C19 E2END5 -> E2BEG3 , 
  pip RIOIR22 E2END3 -> S2BEG2 , 
  pip RIOIR23 S2MID2 -> IOIS_G3_B1 , 
  ;
net "d/led7_seg_o<5>" , 
  outpin "d/led7_seg_o<6>" YQ ,
  inpin "led7_seg_o<5>" O1 ,
  pip R14C19 YQ0 -> OMUX3 , 
  pip R15C19 OMUX_S3 -> S6BEG5 , 
  pip R21C19 S6END5 -> S2BEG5 , 
  pip R22C19 S2MID5 -> E2BEG5 , 
  pip RIOIR22 E2BEG5 -> IOIS_G3_B0 , 
  pip RIOIR22 E2END5 -> E2BEG5 , 
  ;
net "d/led7_seg_o<6>" , 
  outpin "d/led7_seg_o<6>" XQ ,
  inpin "led7_seg_o<6>" O1 ,
  pip R13C19 OMUX_N12 -> N6BEG5 , 
  pip R14C19 XQ0 -> OMUX12 , 
  pip R7C19 N6END5 -> E2BEG5 , 
  pip RIOIR7 E2END5 -> S2BEG4 , 
  pip RIOIR8 S2MID4 -> IOIS_G3_B0 , 
  ;
net "d/led7_seg_o<7>" , 
  outpin "d/led7_seg_o<7>" YQ ,
  inpin "led7_seg_o<7>" O1 ,
  pip R5C19 N6MID5 -> E2BEG5 , 
  pip R8C19 OMUX_N12 -> N6BEG5 , 
  pip R9C19 YQ2 -> OMUX12 , 
  pip RIOIR4 N2MID4 -> IOIS_G3_B0 , 
  pip RIOIR5 E2END5 -> N2BEG4 , 
  ;
net "d/led7_seg_o_and0000" , 
  outpin "d/led7_seg_o_and0000" COUT ,
  inpin "d/led7_an_o<1>" F3 ,
  inpin "d/led7_an_o<1>" G3 ,
  inpin "d/led7_an_o<3>" F3 ,
  inpin "d/led7_an_o<3>" G3 ,
  inpin "d/led7_seg_o<2>" F1 ,
  inpin "d/led7_seg_o<2>" G1 ,
  inpin "d/led7_seg_o<4>" F4 ,
  inpin "d/led7_seg_o<4>" G4 ,
  inpin "d/led7_seg_o<6>" F3 ,
  inpin "d/led7_seg_o<6>" G3 ,
  inpin "d/led7_seg_o<7>" G1 ,
  inpin "d/segment<11>" F2 ,
  inpin "d/segment<11>" G2 ,
  inpin "d/segment<13>" F3 ,
  inpin "d/segment<13>" G3 ,
  inpin "d/segment<15>" F2 ,
  inpin "d/segment<15>" G2 ,
  inpin "d/segment<17>" F2 ,
  inpin "d/segment<17>" G2 ,
  inpin "d/segment<19>" F3 ,
  inpin "d/segment<19>" G3 ,
  inpin "d/segment<1>" F3 ,
  inpin "d/segment<1>" G3 ,
  inpin "d/segment<21>" F2 ,
  inpin "d/segment<21>" G2 ,
  inpin "d/segment<23>" F3 ,
  inpin "d/segment<23>" G3 ,
  inpin "d/segment<25>" F4 ,
  inpin "d/segment<25>" G1 ,
  inpin "d/segment<27>" F2 ,
  inpin "d/segment<27>" G2 ,
  inpin "d/segment<29>" F2 ,
  inpin "d/segment<29>" G1 ,
  inpin "d/segment<31>" F1 ,
  inpin "d/segment<31>" G1 ,
  inpin "d/segment<3>" F3 ,
  inpin "d/segment<3>" G2 ,
  inpin "d/segment<5>" F2 ,
  inpin "d/segment<5>" G2 ,
  inpin "d/segment<7>" F3 ,
  inpin "d/segment<7>" G3 ,
  inpin "d/segment<9>" F3 ,
  inpin "d/segment<9>" G3 ,
  pip R10C16 E2END_S1 -> E2BEG7 , 
  pip R10C18 E2END7 -> E2BEG5 , 
  pip R10C18 E2END7 -> N2BEG6 , 
  pip R10C18 E2END7 -> S2BEG6 , 
  pip R10C19 E2END5 -> N2BEG4 , 
  pip R12C18 S2END6 -> S2BEG6 , 
  pip R14C18 S2END6 -> E2BEG4 , 
  pip R14C18 S2END6 -> S2BEG6 , 
  pip R14C19 E2END4 -> F3_B0 , 
  pip R14C19 E2END4 -> G3_B0 , 
  pip R14C19 F3_B0 -> F3_B_PINWIRE0 , 
  pip R14C19 G3_B0 -> G3_B_PINWIRE0 , 
  pip R16C18 F1_B2 -> F1_B_PINWIRE2 , 
  pip R16C18 G1_B2 -> G1_B_PINWIRE2 , 
  pip R16C18 S2END6 -> F1_B2 , 
  pip R16C18 S2END6 -> G1_B2 , 
  pip R16C18 S2END6 -> S2BEG6 , 
  pip R18C18 F4_B1 -> F4_B_PINWIRE1 , 
  pip R18C18 G4_B1 -> G4_B_PINWIRE1 , 
  pip R18C18 S2END6 -> F4_B1 , 
  pip R18C18 S2END6 -> G4_B1 , 
  pip R2C12 F1_B1 -> F1_B_PINWIRE1 , 
  pip R2C12 F2_B3 -> F2_B_PINWIRE3 , 
  pip R2C12 G1_B1 -> G1_B_PINWIRE1 , 
  pip R2C12 G1_B3 -> G1_B_PINWIRE3 , 
  pip R2C12 N2MID1 -> F1_B1 , 
  pip R2C12 N2MID1 -> G1_B1 , 
  pip R2C12 N2MID1 -> G1_B3 , 
  pip R2C12 W2MID5 -> F2_B3 , 
  pip R2C13 N2END4 -> W2BEG5 , 
  pip R3C12 F4_B1 -> F4_B_PINWIRE1 , 
  pip R3C12 G1_B1 -> G1_B_PINWIRE1 , 
  pip R3C12 OMUX_N10 -> G1_B1 , 
  pip R3C12 OMUX_N10 -> N2BEG1 , 
  pip R3C12 OMUX_N15 -> F4_B1 , 
  pip R3C13 F2_B0 -> F2_B_PINWIRE0 , 
  pip R3C13 G2_B0 -> G2_B_PINWIRE0 , 
  pip R3C13 OMUX_NE12 -> F2_B0 , 
  pip R3C13 OMUX_NE12 -> G2_B0 , 
  pip R4C12 COUT3 -> YB3 ,  #  _ROUTETHROUGH:COUT:YB "d/led7_seg_o_and0000" COUT -> YB
  pip R4C12 OMUX4 -> E2BEG2 , 
  pip R4C12 YB3 -> OMUX10 , 
  pip R4C12 YB3 -> OMUX12 , 
  pip R4C12 YB3 -> OMUX15 , 
  pip R4C12 YB3 -> OMUX3 , 
  pip R4C12 YB3 -> OMUX4 , 
  pip R4C12 YB3 -> OMUX7 , 
  pip R4C13 E2MID2 -> F2_B0 , 
  pip R4C13 E2MID2 -> F3_B1 , 
  pip R4C13 E2MID2 -> G2_B0 , 
  pip R4C13 E2MID2 -> G3_B1 , 
  pip R4C13 F2_B0 -> F2_B_PINWIRE0 , 
  pip R4C13 F3_B1 -> F3_B_PINWIRE1 , 
  pip R4C13 G2_B0 -> G2_B_PINWIRE0 , 
  pip R4C13 G3_B1 -> G3_B_PINWIRE1 , 
  pip R4C13 OMUX_E7 -> N2BEG4 , 
  pip R4C19 F3_B0 -> F3_B_PINWIRE0 , 
  pip R4C19 G3_B0 -> G3_B_PINWIRE0 , 
  pip R4C19 N2END4 -> F3_B0 , 
  pip R4C19 N2END4 -> G3_B0 , 
  pip R5C12 OMUX_S3 -> S2BEG5 , 
  pip R5C13 F2_B3 -> F2_B_PINWIRE3 , 
  pip R5C13 F3_B0 -> F3_B_PINWIRE0 , 
  pip R5C13 G2_B3 -> G2_B_PINWIRE3 , 
  pip R5C13 G3_B0 -> G3_B_PINWIRE0 , 
  pip R5C13 OMUX_SE3 -> F2_B3 , 
  pip R5C13 OMUX_SE3 -> F3_B0 , 
  pip R5C13 OMUX_SE3 -> G2_B3 , 
  pip R5C13 OMUX_SE3 -> G3_B0 , 
  pip R6C12 F2_B3 -> F2_B_PINWIRE3 , 
  pip R6C12 G2_B3 -> G2_B_PINWIRE3 , 
  pip R6C12 S2MID5 -> E2BEG5 , 
  pip R6C12 S2MID5 -> F2_B3 , 
  pip R6C12 S2MID5 -> G2_B3 , 
  pip R6C13 E2MID5 -> F3_B0 , 
  pip R6C13 E2MID5 -> G3_B0 , 
  pip R6C13 F3_B0 -> F3_B_PINWIRE0 , 
  pip R6C13 G3_B0 -> G3_B_PINWIRE0 , 
  pip R6C19 N2END4 -> N2BEG4 , 
  pip R7C12 E2BEG3 -> F3_B3 , 
  pip R7C12 E2BEG3 -> G3_B3 , 
  pip R7C12 F3_B3 -> F3_B_PINWIRE3 , 
  pip R7C12 G3_B3 -> G3_B_PINWIRE3 , 
  pip R7C12 S2END5 -> E2BEG3 , 
  pip R7C12 S2END5 -> S2BEG5 , 
  pip R7C19 F3_B0 -> F3_B_PINWIRE0 , 
  pip R7C19 G3_B0 -> G3_B_PINWIRE0 , 
  pip R7C19 N2MID4 -> F3_B0 , 
  pip R7C19 N2MID4 -> G3_B0 , 
  pip R8C12 F2_B1 -> F2_B_PINWIRE1 , 
  pip R8C12 F2_B3 -> F2_B_PINWIRE3 , 
  pip R8C12 G2_B1 -> G2_B_PINWIRE1 , 
  pip R8C12 G2_B3 -> G2_B_PINWIRE3 , 
  pip R8C12 S2MID5 -> F2_B1 , 
  pip R8C12 S2MID5 -> F2_B3 , 
  pip R8C12 S2MID5 -> G2_B1 , 
  pip R8C12 S2MID5 -> G2_B3 , 
  pip R8C19 N2END4 -> N2BEG4 , 
  pip R9C12 E2BEG3 -> F3_B1 , 
  pip R9C12 E2BEG3 -> F3_B3 , 
  pip R9C12 E2BEG3 -> G3_B3 , 
  pip R9C12 F3_B1 -> F3_B_PINWIRE1 , 
  pip R9C12 F3_B3 -> F3_B_PINWIRE3 , 
  pip R9C12 G2_B1 -> G2_B_PINWIRE1 , 
  pip R9C12 G3_B3 -> G3_B_PINWIRE3 , 
  pip R9C12 S2END5 -> E2BEG3 , 
  pip R9C12 S2END5 -> G2_B1 , 
  pip R9C13 E2MID3 -> F3_B3 , 
  pip R9C13 E2MID3 -> G3_B3 , 
  pip R9C13 F3_B3 -> F3_B_PINWIRE3 , 
  pip R9C13 G3_B3 -> G3_B_PINWIRE3 , 
  pip R9C14 E2END3 -> E2BEG1 , 
  pip R9C18 N2MID6 -> E2BEG6 , 
  pip R9C19 E2END6 -> G1_B2 , 
  pip R9C19 G1_B2 -> G1_B_PINWIRE2 , 
  ;
net "d/led7_seg_o_cmp_eq0000" , 
  outpin "d/led7_seg_o_cmp_eq0000" COUT ,
  inpin "d/counter<11>" F1 ,
  inpin "d/counter<11>" G1 ,
  inpin "d/counter<13>" F2 ,
  inpin "d/counter<13>" G2 ,
  inpin "d/counter<15>" F2 ,
  inpin "d/counter<15>" G2 ,
  inpin "d/counter<17>" F1 ,
  inpin "d/counter<17>" G1 ,
  inpin "d/counter<19>" F4 ,
  inpin "d/counter<19>" G4 ,
  inpin "d/counter<1>" F4 ,
  inpin "d/counter<1>" G1 ,
  inpin "d/counter<21>" F4 ,
  inpin "d/counter<21>" G3 ,
  inpin "d/counter<23>" F4 ,
  inpin "d/counter<23>" G4 ,
  inpin "d/counter<25>" F2 ,
  inpin "d/counter<25>" G1 ,
  inpin "d/counter<27>" F1 ,
  inpin "d/counter<27>" G1 ,
  inpin "d/counter<29>" F2 ,
  inpin "d/counter<29>" G2 ,
  inpin "d/counter<31>" F1 ,
  inpin "d/counter<31>" G1 ,
  inpin "d/counter<3>" F4 ,
  inpin "d/counter<3>" G4 ,
  inpin "d/counter<5>" F4 ,
  inpin "d/counter<5>" G1 ,
  inpin "d/counter<7>" F2 ,
  inpin "d/counter<7>" G2 ,
  inpin "d/counter<9>" F2 ,
  inpin "d/counter<9>" G2 ,
  inpin "d/led7_an_o<1>" CE ,
  inpin "d/led7_an_o<3>" CE ,
  inpin "d/led7_seg_o<2>" CE ,
  inpin "d/led7_seg_o<4>" CE ,
  inpin "d/led7_seg_o<6>" CE ,
  inpin "d/led7_seg_o<7>" CE ,
  inpin "d/segment<11>" CE ,
  inpin "d/segment<13>" CE ,
  inpin "d/segment<15>" CE ,
  inpin "d/segment<17>" CE ,
  inpin "d/segment<19>" CE ,
  inpin "d/segment<1>" CE ,
  inpin "d/segment<21>" CE ,
  inpin "d/segment<23>" CE ,
  inpin "d/segment<25>" CE ,
  inpin "d/segment<27>" CE ,
  inpin "d/segment<29>" CE ,
  inpin "d/segment<31>" CE ,
  inpin "d/segment<3>" CE ,
  inpin "d/segment<5>" CE ,
  inpin "d/segment<7>" CE ,
  inpin "d/segment<9>" CE ,
  pip BRAMR14C2 N2MID6 -> E2BEG6 , 
  pip BRAMR15C2 N2END6 -> N2BEG6 , 
  pip BRAMR16C2 N2MID6 -> W2BEG6 , 
  pip BRAMR17C2 E2END7 -> N2BEG6 , 
  pip BRAMR4C2 E2END6 -> E2BEG6 , 
  pip BRAMR9C2 E2END6 -> E2BEG6 , 
  pip R10C11 E6END6 -> E6BEG6 , 
  pip R10C11 E6END6 -> N6BEG5 , 
  pip R10C17 E6END6 -> N2BEG6 , 
  pip R10C5 COUT3 -> YB3 ,  #  _ROUTETHROUGH:COUT:YB "d/led7_seg_o_cmp_eq0000" COUT -> YB
  pip R10C5 OMUX2 -> S2BEG1 , 
  pip R10C5 OMUX2 -> S6BEG1 , 
  pip R10C5 OMUX9 -> E6BEG6 , 
  pip R10C5 YB3 -> OMUX12 , 
  pip R10C5 YB3 -> OMUX15 , 
  pip R10C5 YB3 -> OMUX2 , 
  pip R10C5 YB3 -> OMUX3 , 
  pip R10C5 YB3 -> OMUX9 , 
  pip R10C6 F1_B3 -> F1_B_PINWIRE3 , 
  pip R10C6 F4_B0 -> F4_B_PINWIRE0 , 
  pip R10C6 G1_B3 -> G1_B_PINWIRE3 , 
  pip R10C6 G4_B0 -> G4_B_PINWIRE0 , 
  pip R10C6 OMUX_E2 -> F1_B3 , 
  pip R10C6 OMUX_E2 -> F4_B0 , 
  pip R10C6 OMUX_E2 -> G1_B3 , 
  pip R10C6 OMUX_E2 -> G4_B0 , 
  pip R11C11 E6END7 -> E6BEG7 , 
  pip R11C11 E6END7 -> N2BEG7 , 
  pip R11C17 E6END7 -> E6BEG7 , 
  pip R11C19 E6MID7 -> N6BEG7 , 
  pip R11C5 OMUX_S3 -> S2BEG5 , 
  pip R11C5 SE_S -> E6BEG7 , 
  pip R11C6 F2_B1 -> F2_B_PINWIRE1 , 
  pip R11C6 F2_B3 -> F2_B_PINWIRE3 , 
  pip R11C6 G2_B1 -> G2_B_PINWIRE1 , 
  pip R11C6 G2_B3 -> G2_B_PINWIRE3 , 
  pip R11C6 OMUX_SE3 -> F2_B1 , 
  pip R11C6 OMUX_SE3 -> F2_B3 , 
  pip R11C6 OMUX_SE3 -> G2_B1 , 
  pip R11C6 OMUX_SE3 -> G2_B3 , 
  pip R12C5 F1_B1 -> F1_B_PINWIRE1 , 
  pip R12C5 F2_B3 -> F2_B_PINWIRE3 , 
  pip R12C5 G1_B1 -> G1_B_PINWIRE1 , 
  pip R12C5 G2_B3 -> G2_B_PINWIRE3 , 
  pip R12C5 S2END1 -> F1_B1 , 
  pip R12C5 S2END1 -> G1_B1 , 
  pip R12C5 S2END1 -> S2BEG1 , 
  pip R12C5 S2MID5 -> E2BEG5 , 
  pip R12C5 S2MID5 -> F2_B3 , 
  pip R12C5 S2MID5 -> G2_B3 , 
  pip R12C6 E2MID5 -> F2_B1 , 
  pip R12C6 E2MID5 -> G2_B1 , 
  pip R12C6 F2_B1 -> F2_B_PINWIRE1 , 
  pip R12C6 G2_B1 -> G2_B_PINWIRE1 , 
  pip R13C5 E2BEG7 -> F4_B3 , 
  pip R13C5 F4_B3 -> F4_B_PINWIRE3 , 
  pip R13C5 G1_B3 -> G1_B_PINWIRE3 , 
  pip R13C5 S2END_S1 -> E2BEG7 , 
  pip R13C5 S2END_S1 -> S2BEG7 , 
  pip R13C5 S2MID1 -> G1_B3 , 
  pip R14C19 E2MID6 -> CE_B0 , 
  pip R14C5 F4_B1 -> F4_B_PINWIRE1 , 
  pip R14C5 F4_B3 -> F4_B_PINWIRE3 , 
  pip R14C5 G1_B1 -> G1_B_PINWIRE1 , 
  pip R14C5 G4_B3 -> G4_B_PINWIRE3 , 
  pip R14C5 N2END1 -> G1_B1 , 
  pip R14C5 S2MID7 -> F4_B1 , 
  pip R14C5 S2MID7 -> F4_B3 , 
  pip R14C5 S2MID7 -> G4_B3 , 
  pip R16C18 W2MID6 -> CE_B2 , 
  pip R16C5 S6END1 -> N2BEG1 , 
  pip R17C11 E6END7 -> E6BEG7 , 
  pip R17C17 E6END7 -> E2BEG7 , 
  pip R17C18 E2MID7 -> S2BEG7 , 
  pip R17C5 S6END_S1 -> E6BEG7 , 
  pip R18C18 E2BEG7 -> CE_B1 , 
  pip R18C18 S2MID7 -> E2BEG7 , 
  pip R2C12 W2MID7 -> CE_B1 , 
  pip R2C12 W2MID7 -> CE_B3 , 
  pip R2C13 N2END6 -> W2BEG7 , 
  pip R3C12 W2END7 -> CE_B1 , 
  pip R3C13 E2BEG6 -> CE_B0 , 
  pip R3C13 N2MID6 -> E2BEG6 , 
  pip R3C14 N2MID7 -> W2BEG7 , 
  pip R4C11 N6END5 -> E6BEG6 , 
  pip R4C13 E2BEG7 -> CE_B1 , 
  pip R4C13 N2END6 -> E2BEG7 , 
  pip R4C13 N2END6 -> N2BEG6 , 
  pip R4C13 W2MID6 -> CE_B0 , 
  pip R4C14 E2MID7 -> N2BEG7 , 
  pip R4C14 N2END5 -> W2BEG6 , 
  pip R4C17 E6END6 -> E2BEG6 , 
  pip R4C19 E2MID6 -> CE_B0 , 
  pip R5C13 E2BEG6 -> CE_B0 , 
  pip R5C13 N2MID6 -> E2BEG6 , 
  pip R5C13 W2MID7 -> CE_B3 , 
  pip R5C14 N2MID7 -> W2BEG7 , 
  pip R6C11 N2MID7 -> E2BEG7 , 
  pip R6C12 E2MID7 -> CE_B3 , 
  pip R6C12 E2MID7 -> S2BEG7 , 
  pip R6C13 E2END7 -> N2BEG6 , 
  pip R6C13 W2MID6 -> CE_B0 , 
  pip R6C14 N2END5 -> N2BEG5 , 
  pip R6C14 N2END5 -> N2BEG7 , 
  pip R6C14 N2END5 -> W2BEG6 , 
  pip R7C11 N2END7 -> N2BEG7 , 
  pip R7C12 E2BEG7 -> CE_B3 , 
  pip R7C12 S2MID7 -> E2BEG7 , 
  pip R7C19 N6C7 -> CE_B0 , 
  pip R7C5 F1_B3 -> F1_B_PINWIRE3 , 
  pip R7C5 F2_B1 -> F2_B_PINWIRE1 , 
  pip R7C5 G1_B3 -> G1_B_PINWIRE3 , 
  pip R7C5 G2_B1 -> G2_B_PINWIRE1 , 
  pip R7C5 N2END0 -> F1_B3 , 
  pip R7C5 N2END0 -> G1_B3 , 
  pip R7C5 N2END5 -> F2_B1 , 
  pip R7C5 N2END5 -> G2_B1 , 
  pip R8C11 N2MID7 -> E2BEG7 , 
  pip R8C12 E2MID7 -> CE_B1 , 
  pip R8C12 E2MID7 -> CE_B3 , 
  pip R8C12 E2MID7 -> S2BEG7 , 
  pip R8C13 E2END7 -> E2BEG5 , 
  pip R8C14 E2MID5 -> N2BEG5 , 
  pip R8C5 F1_B1 -> F1_B_PINWIRE1 , 
  pip R8C5 F2_B3 -> F2_B_PINWIRE3 , 
  pip R8C5 G1_B1 -> G1_B_PINWIRE1 , 
  pip R8C5 G1_B3 -> G1_B_PINWIRE3 , 
  pip R8C5 N2MID0 -> F1_B1 , 
  pip R8C5 N2MID0 -> G1_B1 , 
  pip R8C5 N2MID0 -> G1_B3 , 
  pip R8C5 N2MID5 -> F2_B3 , 
  pip R9C11 N2END7 -> N2BEG7 , 
  pip R9C12 E2BEG7 -> CE_B1 , 
  pip R9C12 E2BEG7 -> CE_B3 , 
  pip R9C12 S2MID7 -> E2BEG7 , 
  pip R9C13 E2MID7 -> CE_B3 , 
  pip R9C17 N2MID6 -> E2BEG6 , 
  pip R9C19 E2MID6 -> CE_B2 , 
  pip R9C5 F4_B1 -> F4_B_PINWIRE1 , 
  pip R9C5 F4_B3 -> F4_B_PINWIRE3 , 
  pip R9C5 G3_B3 -> G3_B_PINWIRE3 , 
  pip R9C5 G4_B1 -> G4_B_PINWIRE1 , 
  pip R9C5 NW_N -> N2BEG0 , 
  pip R9C5 OMUX_N12 -> G3_B3 , 
  pip R9C5 OMUX_N12 -> N2BEG5 , 
  pip R9C5 OMUX_N15 -> F4_B1 , 
  pip R9C5 OMUX_N15 -> F4_B3 , 
  pip R9C5 OMUX_N15 -> G4_B1 , 
  ;
net "d/led7_seg_o_cmp_eq0000_wg_cy<1>" , 
  outpin "d/led7_seg_o_cmp_eq0000_wg_cy<1>" COUT ,
  inpin "d/led7_seg_o_cmp_eq0000_wg_cy<3>" CIN ,
  pip R11C5 COUT1 -> CIN3 , 
  ;
net "d/led7_seg_o_cmp_eq0000_wg_cy<3>" , 
  outpin "d/led7_seg_o_cmp_eq0000_wg_cy<3>" COUT ,
  inpin "d/led7_seg_o_cmp_eq0000_wg_cy<5>" CIN ,
  pip R11C5 COUT3 -> COUT_N3 , 
  ;
net "d/led7_seg_o_cmp_eq0000_wg_cy<5>" , 
  outpin "d/led7_seg_o_cmp_eq0000_wg_cy<5>" COUT ,
  inpin "d/led7_seg_o_cmp_eq0000" CIN ,
  pip R10C5 COUT1 -> CIN3 , 
  ;
net "d/segment<0>" , 
  outpin "d/segment<1>" YQ ,
  inpin "d/Result<0>" F4 ,
  inpin "d/led7_an_o<1>" F2 ,
  inpin "d/led7_an_o<1>" G2 ,
  inpin "d/led7_an_o<3>" F2 ,
  inpin "d/led7_an_o<3>" G2 ,
  inpin "d/led7_seg_o<2>" F4 ,
  inpin "d/led7_seg_o<2>" G4 ,
  inpin "d/led7_seg_o<4>" F1 ,
  inpin "d/led7_seg_o<4>" G1 ,
  inpin "d/led7_seg_o<6>" F4 ,
  inpin "d/led7_seg_o<6>" G4 ,
  inpin "d/led7_seg_o<7>" G2 ,
  inpin "d/segment<11>" F3 ,
  inpin "d/segment<11>" G3 ,
  inpin "d/segment<13>" F1 ,
  inpin "d/segment<13>" G2 ,
  inpin "d/segment<15>" F1 ,
  inpin "d/segment<15>" G4 ,
  inpin "d/segment<17>" F3 ,
  inpin "d/segment<17>" G3 ,
  inpin "d/segment<19>" F1 ,
  inpin "d/segment<19>" G1 ,
  inpin "d/segment<1>" F4 ,
  inpin "d/segment<1>" G1 ,
  inpin "d/segment<21>" F3 ,
  inpin "d/segment<21>" G3 ,
  inpin "d/segment<23>" F4 ,
  inpin "d/segment<23>" G2 ,
  inpin "d/segment<25>" F2 ,
  inpin "d/segment<25>" G2 ,
  inpin "d/segment<27>" F3 ,
  inpin "d/segment<27>" G1 ,
  inpin "d/segment<29>" F4 ,
  inpin "d/segment<29>" G2 ,
  inpin "d/segment<31>" F4 ,
  inpin "d/segment<31>" G4 ,
  inpin "d/segment<3>" F1 ,
  inpin "d/segment<3>" G1 ,
  inpin "d/segment<5>" F3 ,
  inpin "d/segment<5>" G3 ,
  inpin "d/segment<7>" F4 ,
  inpin "d/segment<7>" G4 ,
  inpin "d/segment<9>" F2 ,
  inpin "d/segment<9>" G2 ,
  pip BRAMR14C2 N2MID1 -> E2BEG1 , 
  pip BRAMR15C2 S6END1 -> N2BEG1 , 
  pip BRAMR15C2 S6END1 -> S2BEG1 , 
  pip BRAMR16C2 S2MID1 -> W2BEG1 , 
  pip BRAMR9C2 E6END2 -> E2BEG2 , 
  pip BRAMR9C2 E6END2 -> S6BEG1 , 
  pip R14C19 E2MID1 -> F4_B0 , 
  pip R14C19 E2MID1 -> G4_B0 , 
  pip R14C19 F4_B0 -> F4_B_PINWIRE0 , 
  pip R14C19 G4_B0 -> G4_B_PINWIRE0 , 
  pip R16C18 F4_B2 -> F4_B_PINWIRE2 , 
  pip R16C18 G4_B2 -> G4_B_PINWIRE2 , 
  pip R16C18 W2MID1 -> F4_B2 , 
  pip R16C18 W2MID1 -> G4_B2 , 
  pip R16C18 W2MID1 -> S2BEG1 , 
  pip R18C18 F1_B1 -> F1_B_PINWIRE1 , 
  pip R18C18 G1_B1 -> G1_B_PINWIRE1 , 
  pip R18C18 S2END1 -> F1_B1 , 
  pip R18C18 S2END1 -> G1_B1 , 
  pip R2C12 F4_B1 -> F4_B_PINWIRE1 , 
  pip R2C12 F4_B3 -> F4_B_PINWIRE3 , 
  pip R2C12 G2_B3 -> G2_B_PINWIRE3 , 
  pip R2C12 G4_B1 -> G4_B_PINWIRE1 , 
  pip R2C12 N2MID5 -> G2_B3 , 
  pip R2C12 W2MID6 -> F4_B1 , 
  pip R2C12 W2MID6 -> F4_B3 , 
  pip R2C12 W2MID6 -> G4_B1 , 
  pip R2C13 N2MID6 -> W2BEG6 , 
  pip R3C12 F2_B1 -> F2_B_PINWIRE1 , 
  pip R3C12 G2_B1 -> G2_B_PINWIRE1 , 
  pip R3C12 W2MID5 -> F2_B1 , 
  pip R3C12 W2MID5 -> G2_B1 , 
  pip R3C12 W2MID5 -> N2BEG5 , 
  pip R3C13 F3_B0 -> F3_B_PINWIRE0 , 
  pip R3C13 G1_B0 -> G1_B_PINWIRE0 , 
  pip R3C13 N2END4 -> F3_B0 , 
  pip R3C13 N2END4 -> N2BEG6 , 
  pip R3C13 N2END4 -> W2BEG5 , 
  pip R3C13 N2END7 -> G1_B0 , 
  pip R4C13 F3_B0 -> F3_B_PINWIRE0 , 
  pip R4C13 F4_B1 -> F4_B_PINWIRE1 , 
  pip R4C13 G2_B1 -> G2_B_PINWIRE1 , 
  pip R4C13 G3_B0 -> G3_B_PINWIRE0 , 
  pip R4C13 N2MID4 -> F3_B0 , 
  pip R4C13 N2MID4 -> G2_B1 , 
  pip R4C13 N2MID4 -> G3_B0 , 
  pip R4C13 N2MID7 -> F4_B1 , 
  pip R4C19 F2_B0 -> F2_B_PINWIRE0 , 
  pip R4C19 G2_B0 -> G2_B_PINWIRE0 , 
  pip R4C19 N2MID2 -> F2_B0 , 
  pip R4C19 N2MID2 -> G2_B0 , 
  pip R5C13 E2BEG3 -> F3_B3 , 
  pip R5C13 E2BEG3 -> G3_B3 , 
  pip R5C13 F1_B0 -> F1_B_PINWIRE0 , 
  pip R5C13 F3_B3 -> F3_B_PINWIRE3 , 
  pip R5C13 G1_B0 -> G1_B_PINWIRE0 , 
  pip R5C13 G3_B3 -> G3_B_PINWIRE3 , 
  pip R5C13 N2END2 -> E2BEG3 , 
  pip R5C13 N2END2 -> N2BEG4 , 
  pip R5C13 N2END7 -> F1_B0 , 
  pip R5C13 N2END7 -> G1_B0 , 
  pip R5C13 N2END7 -> N2BEG7 , 
  pip R5C19 N2END2 -> N2BEG2 , 
  pip R6C12 F1_B3 -> F1_B_PINWIRE3 , 
  pip R6C12 G4_B3 -> G4_B_PINWIRE3 , 
  pip R6C12 W2MID0 -> F1_B3 , 
  pip R6C12 W2MID6 -> G4_B3 , 
  pip R6C13 F1_B0 -> F1_B_PINWIRE0 , 
  pip R6C13 G2_B0 -> G2_B_PINWIRE0 , 
  pip R6C13 N2END5 -> W2BEG6 , 
  pip R6C13 N2END_N7 -> W2BEG0 , 
  pip R6C13 N2MID2 -> G2_B0 , 
  pip R6C13 N2MID7 -> F1_B0 , 
  pip R7C12 F2_B3 -> F2_B_PINWIRE3 , 
  pip R7C12 G2_B3 -> G2_B_PINWIRE3 , 
  pip R7C12 W2MID5 -> F2_B3 , 
  pip R7C12 W2MID5 -> G2_B3 , 
  pip R7C13 N2END2 -> N2BEG2 , 
  pip R7C13 N2END7 -> N2BEG7 , 
  pip R7C13 N2MID5 -> W2BEG5 , 
  pip R7C19 F2_B0 -> F2_B_PINWIRE0 , 
  pip R7C19 G2_B0 -> G2_B_PINWIRE0 , 
  pip R7C19 W2MID2 -> F2_B0 , 
  pip R7C19 W2MID2 -> G2_B0 , 
  pip R7C19 W2MID2 -> N2BEG2 , 
  pip R7C20 N2END1 -> W2BEG2 , 
  pip R8C12 F3_B1 -> F3_B_PINWIRE1 , 
  pip R8C12 F3_B3 -> F3_B_PINWIRE3 , 
  pip R8C12 G3_B1 -> G3_B_PINWIRE1 , 
  pip R8C12 G3_B3 -> G3_B_PINWIRE3 , 
  pip R8C12 OMUX_WN14 -> F3_B1 , 
  pip R8C12 OMUX_WN14 -> F3_B3 , 
  pip R8C12 OMUX_WN14 -> G3_B1 , 
  pip R8C12 OMUX_WN14 -> G3_B3 , 
  pip R8C13 OMUX_N12 -> N2BEG5 , 
  pip R9C12 F1_B1 -> F1_B_PINWIRE1 , 
  pip R9C12 F4_B0 -> F4_B_PINWIRE0 , 
  pip R9C12 F4_B3 -> F4_B_PINWIRE3 , 
  pip R9C12 G1_B1 -> G1_B_PINWIRE1 , 
  pip R9C12 G4_B3 -> G4_B_PINWIRE3 , 
  pip R9C12 OMUX_W1 -> F1_B1 , 
  pip R9C12 OMUX_W1 -> F4_B0 , 
  pip R9C12 OMUX_W1 -> G1_B1 , 
  pip R9C12 OMUX_W14 -> F4_B3 , 
  pip R9C12 OMUX_W14 -> G4_B3 , 
  pip R9C13 F4_B3 -> F4_B_PINWIRE3 , 
  pip R9C13 G1_B3 -> G1_B_PINWIRE3 , 
  pip R9C13 OMUX11 -> N2BEG7 , 
  pip R9C13 OMUX13 -> F4_B3 , 
  pip R9C13 OMUX2 -> G1_B3 , 
  pip R9C13 OMUX4 -> E6BEG2 , 
  pip R9C13 OMUX4 -> N2BEG2 , 
  pip R9C13 YQ3 -> OMUX1 , 
  pip R9C13 YQ3 -> OMUX11 , 
  pip R9C13 YQ3 -> OMUX12 , 
  pip R9C13 YQ3 -> OMUX13 , 
  pip R9C13 YQ3 -> OMUX14 , 
  pip R9C13 YQ3 -> OMUX2 , 
  pip R9C13 YQ3 -> OMUX4 , 
  pip R9C19 E2MID2 -> G2_B2 , 
  pip R9C19 G2_B2 -> G2_B_PINWIRE2 , 
  pip R9C20 E2END2 -> N2BEG1 , 
  ;
net "d/segment<10>" , 
  outpin "d/segment<11>" YQ ,
  inpin "d/Result<10>" F1 ,
  inpin "d/segment_cmp_eq00001_wg_cy<5>" F3 ,
  pip R4C12 F3_B1 -> F3_B_PINWIRE1 , 
  pip R4C12 N2MID2 -> F3_B1 , 
  pip R5C12 N2END0 -> N2BEG2 , 
  pip R7C12 F1_B2 -> F1_B_PINWIRE2 , 
  pip R7C12 NW_N -> N2BEG0 , 
  pip R7C12 OMUX_N15 -> F1_B2 , 
  pip R8C12 YQ3 -> OMUX15 , 
  pip R8C12 YQ3 -> OMUX9 , 
  ;
net "d/segment<11>" , 
  outpin "d/segment<11>" XQ ,
  inpin "d/Result<10>" G3 ,
  inpin "d/segment_cmp_eq00001_wg_cy<5>" F1 ,
  pip R4C12 F1_B1 -> F1_B_PINWIRE1 , 
  pip R4C12 N2MID1 -> F1_B1 , 
  pip R5C12 N2END_N7 -> N2BEG1 , 
  pip R7C12 G3_B2 -> G3_B_PINWIRE2 , 
  pip R7C12 OMUX_N11 -> G3_B2 , 
  pip R8C12 OMUX11 -> N2BEG7 , 
  pip R8C12 XQ3 -> OMUX11 , 
  ;
net "d/segment<12>" , 
  outpin "d/segment<13>" YQ ,
  inpin "d/Result<12>" F4 ,
  inpin "d/segment_cmp_eq00001_wg_cy<5>" F2 ,
  pip R4C12 F2_B1 -> F2_B_PINWIRE1 , 
  pip R4C12 W2MID5 -> F2_B1 , 
  pip R4C13 N2MID5 -> W2BEG5 , 
  pip R5C13 OMUX_N12 -> N2BEG5 , 
  pip R6C12 F4_B0 -> F4_B_PINWIRE0 , 
  pip R6C12 OMUX_W1 -> F4_B0 , 
  pip R6C13 YQ0 -> OMUX1 , 
  pip R6C13 YQ0 -> OMUX12 , 
  ;
net "d/segment<13>" , 
  outpin "d/segment<13>" XQ ,
  inpin "d/Result<12>" G2 ,
  inpin "d/segment_cmp_eq00001_wg_cy<3>" G3 ,
  pip R5C12 G3_B3 -> G3_B_PINWIRE3 , 
  pip R5C12 OMUX_WN14 -> G3_B3 , 
  pip R6C12 G2_B0 -> G2_B_PINWIRE0 , 
  pip R6C12 OMUX_W6 -> G2_B0 , 
  pip R6C13 XQ0 -> OMUX14 , 
  pip R6C13 XQ0 -> OMUX6 , 
  ;
net "d/segment<14>" , 
  outpin "d/segment<15>" YQ ,
  inpin "d/Result<14>" F2 ,
  inpin "d/segment_cmp_eq00001_wg_cy<3>" G4 ,
  pip R5C12 G4_B3 -> G4_B_PINWIRE3 , 
  pip R5C12 OMUX_N15 -> G4_B3 , 
  pip R6C12 F2_B2 -> F2_B_PINWIRE2 , 
  pip R6C12 OMUX6 -> F2_B2 , 
  pip R6C12 YQ3 -> OMUX15 , 
  pip R6C12 YQ3 -> OMUX6 , 
  ;
net "d/segment<15>" , 
  outpin "d/segment<15>" XQ ,
  inpin "d/Result<14>" G1 ,
  inpin "d/segment_cmp_eq00001_wg_cy<3>" G2 ,
  pip R5C12 G2_B3 -> G2_B_PINWIRE3 , 
  pip R5C12 OMUX_N11 -> G2_B3 , 
  pip R6C12 G1_B2 -> G1_B_PINWIRE2 , 
  pip R6C12 OMUX13 -> G1_B2 , 
  pip R6C12 XQ3 -> OMUX11 , 
  pip R6C12 XQ3 -> OMUX13 , 
  ;
net "d/segment<16>" , 
  outpin "d/segment<17>" YQ ,
  inpin "d/Result<16>" F2 ,
  inpin "d/segment_cmp_eq00001_wg_cy<3>" F3 ,
  pip R5C12 F2_B0 -> F2_B_PINWIRE0 , 
  pip R5C12 F3_B3 -> F3_B_PINWIRE3 , 
  pip R5C12 W2MID2 -> F2_B0 , 
  pip R5C12 W2MID2 -> F3_B3 , 
  pip R5C13 OMUX4 -> W2BEG2 , 
  pip R5C13 YQ3 -> OMUX4 , 
  ;
net "d/segment<17>" , 
  outpin "d/segment<17>" XQ ,
  inpin "d/Result<16>" G2 ,
  inpin "d/segment_cmp_eq00001_wg_cy<3>" F1 ,
  pip R4C11 W2END_N6 -> S2BEG0 , 
  pip R5C11 S2MID0 -> E2BEG0 , 
  pip R5C12 E2MID0 -> F1_B3 , 
  pip R5C12 F1_B3 -> F1_B_PINWIRE3 , 
  pip R5C12 G2_B0 -> G2_B_PINWIRE0 , 
  pip R5C12 OMUX_W6 -> G2_B0 , 
  pip R5C13 OMUX11 -> W2BEG6 , 
  pip R5C13 XQ3 -> OMUX11 , 
  pip R5C13 XQ3 -> OMUX6 , 
  ;
net "d/segment<18>" , 
  outpin "d/segment<19>" YQ ,
  inpin "d/Result<18>" F3 ,
  inpin "d/segment_cmp_eq00001_wg_cy<3>" F4 ,
  pip R5C12 F3_B2 -> F3_B_PINWIRE2 , 
  pip R5C12 F4_B3 -> F4_B_PINWIRE3 , 
  pip R5C12 OMUX_W9 -> F3_B2 , 
  pip R5C12 W2MID7 -> F4_B3 , 
  pip R5C13 OMUX9 -> W2BEG7 , 
  pip R5C13 YQ0 -> OMUX9 , 
  ;
net "d/segment<19>" , 
  outpin "d/segment<19>" XQ ,
  inpin "d/Result<18>" G1 ,
  inpin "d/segment_cmp_eq00001_wg_cy<1>" G1 ,
  pip R5C12 G1_B1 -> G1_B_PINWIRE1 , 
  pip R5C12 G1_B2 -> G1_B_PINWIRE2 , 
  pip R5C12 OMUX_W1 -> G1_B1 , 
  pip R5C12 OMUX_W14 -> G1_B2 , 
  pip R5C13 XQ0 -> OMUX1 , 
  pip R5C13 XQ0 -> OMUX14 , 
  ;
net "d/segment<1>" , 
  outpin "d/segment<1>" XQ ,
  inpin "d/Result<0>" G2 ,
  inpin "d/led7_an_o<1>" F1 ,
  inpin "d/led7_an_o<1>" G1 ,
  inpin "d/led7_an_o<3>" F1 ,
  inpin "d/led7_an_o<3>" G1 ,
  inpin "d/led7_seg_o<2>" F2 ,
  inpin "d/led7_seg_o<2>" G2 ,
  inpin "d/led7_seg_o<4>" F3 ,
  inpin "d/led7_seg_o<4>" G3 ,
  inpin "d/led7_seg_o<6>" F2 ,
  inpin "d/led7_seg_o<6>" G2 ,
  inpin "d/led7_seg_o<7>" G3 ,
  inpin "d/segment<11>" F1 ,
  inpin "d/segment<11>" G1 ,
  inpin "d/segment<13>" F4 ,
  inpin "d/segment<13>" G4 ,
  inpin "d/segment<15>" F3 ,
  inpin "d/segment<15>" G3 ,
  inpin "d/segment<17>" F1 ,
  inpin "d/segment<17>" G1 ,
  inpin "d/segment<19>" F4 ,
  inpin "d/segment<19>" G4 ,
  inpin "d/segment<1>" F2 ,
  inpin "d/segment<1>" G2 ,
  inpin "d/segment<21>" F4 ,
  inpin "d/segment<21>" G4 ,
  inpin "d/segment<23>" F1 ,
  inpin "d/segment<23>" G1 ,
  inpin "d/segment<25>" F3 ,
  inpin "d/segment<25>" G3 ,
  inpin "d/segment<27>" F4 ,
  inpin "d/segment<27>" G4 ,
  inpin "d/segment<29>" F3 ,
  inpin "d/segment<29>" G3 ,
  inpin "d/segment<31>" F3 ,
  inpin "d/segment<31>" G3 ,
  inpin "d/segment<3>" F4 ,
  inpin "d/segment<3>" G4 ,
  inpin "d/segment<5>" F1 ,
  inpin "d/segment<5>" G1 ,
  inpin "d/segment<7>" F2 ,
  inpin "d/segment<7>" G2 ,
  inpin "d/segment<9>" F1 ,
  inpin "d/segment<9>" G1 ,
  pip BRAMR16C2 E6END3 -> W2BEG3 , 
  pip R10C13 OMUX_S3 -> S6BEG5 , 
  pip R14C19 F2_B0 -> F2_B_PINWIRE0 , 
  pip R14C19 G2_B0 -> G2_B_PINWIRE0 , 
  pip R14C19 N2MID2 -> F2_B0 , 
  pip R14C19 N2MID2 -> G2_B0 , 
  pip R15C18 N2MID3 -> E2BEG3 , 
  pip R15C19 E2END3 -> N2BEG2 , 
  pip R16C13 S6END5 -> E6BEG3 , 
  pip R16C17 W2END3 -> S2BEG5 , 
  pip R16C18 F2_B2 -> F2_B_PINWIRE2 , 
  pip R16C18 G2_B2 -> G2_B_PINWIRE2 , 
  pip R16C18 W2MID3 -> F2_B2 , 
  pip R16C18 W2MID3 -> G2_B2 , 
  pip R16C18 W2MID3 -> N2BEG3 , 
  pip R18C17 S2END5 -> E2BEG3 , 
  pip R18C18 E2MID3 -> F3_B1 , 
  pip R18C18 E2MID3 -> G3_B1 , 
  pip R18C18 F3_B1 -> F3_B_PINWIRE1 , 
  pip R18C18 G3_B1 -> G3_B_PINWIRE1 , 
  pip R2C12 F3_B1 -> F3_B_PINWIRE1 , 
  pip R2C12 F3_B3 -> F3_B_PINWIRE3 , 
  pip R2C12 G3_B1 -> G3_B_PINWIRE1 , 
  pip R2C12 G3_B3 -> G3_B_PINWIRE3 , 
  pip R2C12 W2MID2 -> F3_B1 , 
  pip R2C12 W2MID2 -> F3_B3 , 
  pip R2C12 W2MID2 -> G3_B1 , 
  pip R2C12 W2MID2 -> G3_B3 , 
  pip R2C12 W2MID2 -> S2BEG2 , 
  pip R2C13 N2END1 -> W2BEG2 , 
  pip R3C12 F3_B1 -> F3_B_PINWIRE1 , 
  pip R3C12 G3_B1 -> G3_B_PINWIRE1 , 
  pip R3C12 S2MID2 -> F3_B1 , 
  pip R3C12 S2MID2 -> G3_B1 , 
  pip R3C13 F4_B0 -> F4_B_PINWIRE0 , 
  pip R3C13 G4_B0 -> G4_B_PINWIRE0 , 
  pip R3C13 N2MID1 -> F4_B0 , 
  pip R3C13 N2MID1 -> G4_B0 , 
  pip R4C13 F1_B1 -> F1_B_PINWIRE1 , 
  pip R4C13 F4_B0 -> F4_B_PINWIRE0 , 
  pip R4C13 G1_B1 -> G1_B_PINWIRE1 , 
  pip R4C13 G4_B0 -> G4_B_PINWIRE0 , 
  pip R4C13 N2END1 -> F1_B1 , 
  pip R4C13 N2END1 -> F4_B0 , 
  pip R4C13 N2END1 -> G1_B1 , 
  pip R4C13 N2END1 -> G4_B0 , 
  pip R4C13 N2END1 -> N2BEG1 , 
  pip R4C19 F1_B0 -> F1_B_PINWIRE0 , 
  pip R4C19 G1_B0 -> G1_B_PINWIRE0 , 
  pip R4C19 N2MID6 -> F1_B0 , 
  pip R4C19 N2MID6 -> G1_B0 , 
  pip R5C13 F1_B3 -> F1_B_PINWIRE3 , 
  pip R5C13 F4_B0 -> F4_B_PINWIRE0 , 
  pip R5C13 G1_B3 -> G1_B_PINWIRE3 , 
  pip R5C13 G4_B0 -> G4_B_PINWIRE0 , 
  pip R5C13 N2MID1 -> F1_B3 , 
  pip R5C13 N2MID1 -> F4_B0 , 
  pip R5C13 N2MID1 -> G1_B3 , 
  pip R5C13 N2MID1 -> G4_B0 , 
  pip R5C19 N2END6 -> N2BEG6 , 
  pip R6C12 F3_B3 -> F3_B_PINWIRE3 , 
  pip R6C12 G3_B3 -> G3_B_PINWIRE3 , 
  pip R6C12 W2MID2 -> F3_B3 , 
  pip R6C12 W2MID2 -> G3_B3 , 
  pip R6C13 F4_B0 -> F4_B_PINWIRE0 , 
  pip R6C13 G4_B0 -> G4_B_PINWIRE0 , 
  pip R6C13 N2END1 -> F4_B0 , 
  pip R6C13 N2END1 -> G4_B0 , 
  pip R6C13 N2END1 -> N2BEG1 , 
  pip R6C13 N2END1 -> W2BEG2 , 
  pip R6C19 N2MID6 -> E2BEG6 , 
  pip R6C20 E2MID6 -> S2BEG6 , 
  pip R7C12 F1_B3 -> F1_B_PINWIRE3 , 
  pip R7C12 G1_B3 -> G1_B_PINWIRE3 , 
  pip R7C12 W2MID1 -> F1_B3 , 
  pip R7C12 W2MID1 -> G1_B3 , 
  pip R7C13 N2MID1 -> W2BEG1 , 
  pip R7C19 F1_B0 -> F1_B_PINWIRE0 , 
  pip R7C19 G1_B0 -> G1_B_PINWIRE0 , 
  pip R7C19 N2END4 -> N2BEG6 , 
  pip R7C19 W2MID6 -> F1_B0 , 
  pip R7C19 W2MID6 -> G1_B0 , 
  pip R7C20 S2MID6 -> W2BEG6 , 
  pip R8C12 F1_B1 -> F1_B_PINWIRE1 , 
  pip R8C12 F1_B3 -> F1_B_PINWIRE3 , 
  pip R8C12 G1_B1 -> G1_B_PINWIRE1 , 
  pip R8C12 G1_B3 -> G1_B_PINWIRE3 , 
  pip R8C12 OMUX_NW10 -> F1_B1 , 
  pip R8C12 OMUX_NW10 -> F1_B3 , 
  pip R8C12 OMUX_NW10 -> G1_B1 , 
  pip R8C12 OMUX_NW10 -> G1_B3 , 
  pip R8C13 OMUX_N10 -> N2BEG1 , 
  pip R9C12 F2_B3 -> F2_B_PINWIRE3 , 
  pip R9C12 F4_B1 -> F4_B_PINWIRE1 , 
  pip R9C12 G2_B0 -> G2_B_PINWIRE0 , 
  pip R9C12 G2_B3 -> G2_B_PINWIRE3 , 
  pip R9C12 G4_B1 -> G4_B_PINWIRE1 , 
  pip R9C12 OMUX_W6 -> G2_B0 , 
  pip R9C12 OMUX_W9 -> F2_B3 , 
  pip R9C12 OMUX_W9 -> G2_B3 , 
  pip R9C12 W2MID7 -> F4_B1 , 
  pip R9C12 W2MID7 -> G4_B1 , 
  pip R9C13 F2_B3 -> F2_B_PINWIRE3 , 
  pip R9C13 G2_B3 -> G2_B_PINWIRE3 , 
  pip R9C13 OMUX9 -> F2_B3 , 
  pip R9C13 OMUX9 -> G2_B3 , 
  pip R9C13 OMUX9 -> W2BEG7 , 
  pip R9C13 XQ3 -> OMUX10 , 
  pip R9C13 XQ3 -> OMUX3 , 
  pip R9C13 XQ3 -> OMUX6 , 
  pip R9C13 XQ3 -> OMUX7 , 
  pip R9C13 XQ3 -> OMUX9 , 
  pip R9C14 OMUX_E7 -> E6BEG4 , 
  pip R9C19 E6END4 -> N2BEG4 , 
  pip R9C19 E6END4 -> S2BEG4 , 
  pip R9C19 G3_B2 -> G3_B_PINWIRE2 , 
  pip R9C19 S2BEG4 -> G3_B2 , 
  ;
net "d/segment<20>" , 
  outpin "d/segment<21>" YQ ,
  inpin "d/Result<20>" F2 ,
  inpin "d/segment_cmp_eq00001_wg_cy<1>" G2 ,
  pip R4C12 F2_B0 -> F2_B_PINWIRE0 , 
  pip R4C12 W2MID2 -> F2_B0 , 
  pip R4C13 OMUX4 -> W2BEG2 , 
  pip R4C13 YQ0 -> OMUX3 , 
  pip R4C13 YQ0 -> OMUX4 , 
  pip R5C12 G2_B1 -> G2_B_PINWIRE1 , 
  pip R5C12 W2MID5 -> G2_B1 , 
  pip R5C13 OMUX_S3 -> W2BEG5 , 
  ;
net "d/segment<21>" , 
  outpin "d/segment<21>" XQ ,
  inpin "d/Result<20>" G2 ,
  inpin "d/segment_cmp_eq00001_wg_cy<1>" G4 ,
  pip R4C12 G2_B0 -> G2_B_PINWIRE0 , 
  pip R4C12 OMUX_W6 -> G2_B0 , 
  pip R4C13 XQ0 -> OMUX5 , 
  pip R4C13 XQ0 -> OMUX6 , 
  pip R5C12 G4_B1 -> G4_B_PINWIRE1 , 
  pip R5C12 OMUX_SW5 -> G4_B1 , 
  ;
net "d/segment<22>" , 
  outpin "d/segment<23>" YQ ,
  inpin "d/Result<22>" F3 ,
  inpin "d/segment_cmp_eq00001_wg_cy<1>" F4 ,
  pip R4C12 F3_B2 -> F3_B_PINWIRE2 , 
  pip R4C12 OMUX_W9 -> F3_B2 , 
  pip R4C12 W2MID7 -> S2BEG7 , 
  pip R4C13 OMUX9 -> W2BEG7 , 
  pip R4C13 YQ1 -> OMUX9 , 
  pip R5C12 F4_B1 -> F4_B_PINWIRE1 , 
  pip R5C12 S2MID7 -> F4_B1 , 
  ;
net "d/segment<23>" , 
  outpin "d/segment<23>" XQ ,
  inpin "d/Result<22>" G1 ,
  inpin "d/segment_cmp_eq00001_wg_cy<1>" F2 ,
  pip R4C12 G1_B2 -> G1_B_PINWIRE2 , 
  pip R4C12 OMUX_W14 -> G1_B2 , 
  pip R4C13 XQ1 -> OMUX1 , 
  pip R4C13 XQ1 -> OMUX14 , 
  pip R5C12 F2_B1 -> F2_B_PINWIRE1 , 
  pip R5C12 OMUX_WS1 -> F2_B1 , 
  ;
net "d/segment<24>" , 
  outpin "d/segment<25>" YQ ,
  inpin "d/Result<24>" F2 ,
  inpin "d/segment_cmp_eq00001_wg_cy<1>" G3 ,
  pip R3C12 F2_B0 -> F2_B_PINWIRE0 , 
  pip R3C12 OMUX6 -> F2_B0 , 
  pip R3C12 OMUX6 -> S2BEG2 , 
  pip R3C12 YQ1 -> OMUX6 , 
  pip R5C12 G3_B1 -> G3_B_PINWIRE1 , 
  pip R5C12 S2END2 -> G3_B1 , 
  ;
net "d/segment<25>" , 
  outpin "d/segment<25>" XQ ,
  inpin "d/Result<24>" G1 ,
  inpin "d/segment_cmp_eq00001_wg_cy<3>" F2 ,
  pip R3C12 G1_B0 -> G1_B_PINWIRE0 , 
  pip R3C12 OMUX13 -> G1_B0 , 
  pip R3C12 XQ1 -> OMUX13 , 
  pip R3C12 XQ1 -> OMUX3 , 
  pip R4C12 OMUX_S3 -> S2BEG5 , 
  pip R5C12 F2_B3 -> F2_B_PINWIRE3 , 
  pip R5C12 S2MID5 -> F2_B3 , 
  ;
net "d/segment<26>" , 
  outpin "d/segment<27>" YQ ,
  inpin "d/Result<26>" F4 ,
  inpin "d/segment_cmp_eq00001_wg_cy<3>" G1 ,
  pip R3C12 F4_B2 -> F4_B_PINWIRE2 , 
  pip R3C12 OMUX_W1 -> F4_B2 , 
  pip R3C13 OMUX6 -> S2BEG3 , 
  pip R3C13 YQ0 -> OMUX1 , 
  pip R3C13 YQ0 -> OMUX6 , 
  pip R5C12 G1_B3 -> G1_B_PINWIRE3 , 
  pip R5C12 W2MID1 -> G1_B3 , 
  pip R5C13 S2END3 -> W2BEG1 , 
  ;
net "d/segment<27>" , 
  outpin "d/segment<27>" XQ ,
  inpin "d/Result<26>" G3 ,
  inpin "d/segment_cmp_eq00001_wg_cy<5>" F4 ,
  pip R3C12 G3_B2 -> G3_B_PINWIRE2 , 
  pip R3C12 OMUX_W9 -> G3_B2 , 
  pip R3C13 XQ0 -> OMUX5 , 
  pip R3C13 XQ0 -> OMUX9 , 
  pip R4C12 F4_B1 -> F4_B_PINWIRE1 , 
  pip R4C12 OMUX_SW5 -> F4_B1 , 
  ;
net "d/segment<28>" , 
  outpin "d/segment<29>" YQ ,
  inpin "d/Result<28>" F4 ,
  inpin "d/segment_cmp_eq00001_wg_cy<5>" G3 ,
  pip R2C12 F4_B0 -> F4_B_PINWIRE0 , 
  pip R2C12 OMUX2 -> F4_B0 , 
  pip R2C12 YQ3 -> OMUX2 , 
  pip R2C12 YQ3 -> OMUX8 , 
  pip R2C13 OMUX_E8 -> S2BEG5 , 
  pip R4C12 G3_B1 -> G3_B_PINWIRE1 , 
  pip R4C12 W2MID3 -> G3_B1 , 
  pip R4C13 S2END5 -> W2BEG3 , 
  ;
net "d/segment<29>" , 
  outpin "d/segment<29>" XQ ,
  inpin "d/Result<28>" G2 ,
  inpin "d/led7_seg_o_and0000" G3 ,
  pip R2C12 G2_B0 -> G2_B_PINWIRE0 , 
  pip R2C12 OMUX6 -> G2_B0 , 
  pip R2C12 OMUX6 -> S2BEG3 , 
  pip R2C12 XQ3 -> OMUX6 , 
  pip R4C12 G3_B3 -> G3_B_PINWIRE3 , 
  pip R4C12 S2END3 -> G3_B3 , 
  ;
net "d/segment<2>" , 
  outpin "d/segment<3>" YQ ,
  inpin "d/Result<2>" F4 ,
  inpin "d/led7_seg_o_and0000" G4 ,
  pip R3C12 N6END7 -> S2BEG7 , 
  pip R4C12 G4_B3 -> G4_B_PINWIRE3 , 
  pip R4C12 S2MID7 -> G4_B3 , 
  pip R9C12 F4_B2 -> F4_B_PINWIRE2 , 
  pip R9C12 OMUX11 -> N6BEG7 , 
  pip R9C12 OMUX2 -> F4_B2 , 
  pip R9C12 YQ1 -> OMUX11 , 
  pip R9C12 YQ1 -> OMUX2 , 
  ;
net "d/segment<30>" , 
  outpin "d/segment<31>" YQ ,
  inpin "d/Result<30>" F1 ,
  inpin "d/led7_seg_o_and0000" F2 ,
  pip R2C12 F1_B2 -> F1_B_PINWIRE2 , 
  pip R2C12 OMUX13 -> F1_B2 , 
  pip R2C12 YQ1 -> OMUX13 , 
  pip R2C12 YQ1 -> OMUX3 , 
  pip R3C12 OMUX_S3 -> S2BEG5 , 
  pip R4C12 F2_B3 -> F2_B_PINWIRE3 , 
  pip R4C12 S2MID5 -> F2_B3 , 
  ;
net "d/segment<31>" , 
  outpin "d/segment<31>" XQ ,
  inpin "d/Result<30>" G3 ,
  inpin "d/led7_seg_o_and0000" G1 ,
  pip R2C12 G3_B2 -> G3_B_PINWIRE2 , 
  pip R2C12 OMUX0 -> S2BEG0 , 
  pip R2C12 OMUX9 -> G3_B2 , 
  pip R2C12 XQ1 -> OMUX0 , 
  pip R2C12 XQ1 -> OMUX9 , 
  pip R4C12 G1_B3 -> G1_B_PINWIRE3 , 
  pip R4C12 S2END0 -> G1_B3 , 
  ;
net "d/segment<3>" , 
  outpin "d/segment<3>" XQ ,
  inpin "d/Result<2>" G2 ,
  inpin "d/led7_seg_o_and0000" F4 ,
  pip R4C12 F4_B3 -> F4_B_PINWIRE3 , 
  pip R4C12 N2END7 -> F4_B3 , 
  pip R6C12 N2END5 -> N2BEG7 , 
  pip R8C12 OMUX_N12 -> N2BEG5 , 
  pip R9C12 G2_B2 -> G2_B_PINWIRE2 , 
  pip R9C12 OMUX6 -> G2_B2 , 
  pip R9C12 XQ1 -> OMUX12 , 
  pip R9C12 XQ1 -> OMUX6 , 
  ;
net "d/segment<4>" , 
  outpin "d/segment<5>" YQ ,
  inpin "d/Result<4>" F4 ,
  inpin "d/led7_seg_o_and0000" G2 ,
  pip R4C12 G2_B3 -> G2_B_PINWIRE3 , 
  pip R4C12 N2MID5 -> G2_B3 , 
  pip R5C12 N2END5 -> N2BEG5 , 
  pip R7C12 OMUX_N12 -> N2BEG5 , 
  pip R8C12 F4_B0 -> F4_B_PINWIRE0 , 
  pip R8C12 OMUX2 -> F4_B0 , 
  pip R8C12 YQ1 -> OMUX12 , 
  pip R8C12 YQ1 -> OMUX2 , 
  ;
net "d/segment<5>" , 
  outpin "d/segment<5>" XQ ,
  inpin "d/Result<4>" G2 ,
  inpin "d/led7_seg_o_and0000" F3 ,
  pip R4C12 F3_B3 -> F3_B_PINWIRE3 , 
  pip R4C12 N2MID3 -> F3_B3 , 
  pip R5C12 N2END1 -> N2BEG3 , 
  pip R7C12 OMUX_N10 -> N2BEG1 , 
  pip R8C12 G2_B0 -> G2_B_PINWIRE0 , 
  pip R8C12 OMUX6 -> G2_B0 , 
  pip R8C12 XQ1 -> OMUX10 , 
  pip R8C12 XQ1 -> OMUX6 , 
  ;
net "d/segment<6>" , 
  outpin "d/segment<7>" YQ ,
  inpin "d/Result<6>" F4 ,
  inpin "d/led7_seg_o_and0000" F1 ,
  pip R3C12 N6END0 -> S2BEG0 , 
  pip R4C12 F1_B3 -> F1_B_PINWIRE3 , 
  pip R4C12 S2MID0 -> F1_B3 , 
  pip R8C12 F4_B2 -> F4_B_PINWIRE2 , 
  pip R8C12 OMUX_N10 -> F4_B2 , 
  pip R9C12 OMUX0 -> N6BEG0 , 
  pip R9C12 YQ3 -> OMUX0 , 
  pip R9C12 YQ3 -> OMUX10 , 
  ;
net "d/segment<7>" , 
  outpin "d/segment<7>" XQ ,
  inpin "d/Result<6>" G1 ,
  inpin "d/segment_cmp_eq00001_wg_cy<5>" G4 ,
  pip R3C12 N6END6 -> S2BEG6 , 
  pip R4C12 G4_B1 -> G4_B_PINWIRE1 , 
  pip R4C12 S2MID6 -> G4_B1 , 
  pip R8C12 G1_B2 -> G1_B_PINWIRE2 , 
  pip R8C12 OMUX_N15 -> G1_B2 , 
  pip R9C12 OMUX9 -> N6BEG6 , 
  pip R9C12 XQ3 -> OMUX15 , 
  pip R9C12 XQ3 -> OMUX9 , 
  ;
net "d/segment<8>" , 
  outpin "d/segment<9>" YQ ,
  inpin "d/Result<8>" F4 ,
  inpin "d/segment_cmp_eq00001_wg_cy<5>" G2 ,
  pip R4C12 G2_B1 -> G2_B_PINWIRE1 , 
  pip R4C12 N2END5 -> G2_B1 , 
  pip R6C12 OMUX_N12 -> N2BEG5 , 
  pip R7C12 F4_B0 -> F4_B_PINWIRE0 , 
  pip R7C12 OMUX2 -> F4_B0 , 
  pip R7C12 YQ3 -> OMUX12 , 
  pip R7C12 YQ3 -> OMUX2 , 
  ;
net "d/segment<9>" , 
  outpin "d/segment<9>" XQ ,
  inpin "d/Result<8>" G2 ,
  inpin "d/segment_cmp_eq00001_wg_cy<5>" G1 ,
  pip R4C12 G1_B1 -> G1_B_PINWIRE1 , 
  pip R4C12 N2END1 -> G1_B1 , 
  pip R6C12 OMUX_N10 -> N2BEG1 , 
  pip R7C12 G2_B0 -> G2_B_PINWIRE0 , 
  pip R7C12 OMUX6 -> G2_B0 , 
  pip R7C12 XQ3 -> OMUX10 , 
  pip R7C12 XQ3 -> OMUX6 , 
  ;
net "d/segment_cmp_eq00001_wg_cy<1>" , 
  outpin "d/segment_cmp_eq00001_wg_cy<1>" COUT ,
  inpin "d/segment_cmp_eq00001_wg_cy<3>" CIN ,
  pip R5C12 COUT1 -> CIN3 , 
  ;
net "d/segment_cmp_eq00001_wg_cy<3>" , 
  outpin "d/segment_cmp_eq00001_wg_cy<3>" COUT ,
  inpin "d/segment_cmp_eq00001_wg_cy<5>" CIN ,
  pip R5C12 COUT3 -> COUT_N3 , 
  ;
net "d/segment_cmp_eq00001_wg_cy<5>" , 
  outpin "d/segment_cmp_eq00001_wg_cy<5>" COUT ,
  inpin "d/led7_seg_o_and0000" CIN ,
  pip R4C12 COUT1 -> CIN3 , 
  ;
net "digit_segments_0_1" , 
  outpin "digit_segments_0_2" YQ ,
  inpin "d/led7_seg_o<2>" G3 ,
  pip R15C18 W2END2 -> S2BEG4 , 
  pip R15C19 N2MID2 -> W2BEG2 , 
  pip R16C18 G3_B2 -> G3_B_PINWIRE2 , 
  pip R16C18 S2MID4 -> G3_B2 , 
  pip R16C19 OMUX4 -> N2BEG2 , 
  pip R16C19 YQ0 -> OMUX4 , 
  ;
net "digit_segments_0_2" , 
  outpin "digit_segments_0_2" XQ ,
  inpin "d/led7_seg_o<2>" F3 ,
  pip R16C18 F3_B2 -> F3_B_PINWIRE2 , 
  pip R16C18 S2BEG4 -> F3_B2 , 
  pip R16C18 W2END2 -> S2BEG4 , 
  pip R16C19 OMUX6 -> W2BEG2 , 
  pip R16C19 XQ0 -> OMUX6 , 
  ;
net "digit_segments_0_3" , 
  outpin "digit_segments_0_4" YQ ,
  inpin "d/led7_seg_o<4>" G2 ,
  pip R17C17 W2MID4 -> S2BEG4 , 
  pip R17C18 OMUX_N12 -> W2BEG4 , 
  pip R18C17 S2MID4 -> E2BEG4 , 
  pip R18C18 E2MID4 -> G2_B1 , 
  pip R18C18 G2_B1 -> G2_B_PINWIRE1 , 
  pip R18C18 YQ3 -> OMUX12 , 
  ;
net "digit_segments_0_4" , 
  outpin "digit_segments_0_4" XQ ,
  inpin "d/led7_seg_o<4>" F2 ,
  pip R18C18 F2_B1 -> F2_B_PINWIRE1 , 
  pip R18C18 OMUX9 -> F2_B1 , 
  pip R18C18 XQ3 -> OMUX9 , 
  ;
net "digit_segments_0_5" , 
  outpin "digit_segments_0_6" YQ ,
  inpin "d/led7_seg_o<6>" G1 ,
  pip R14C19 G1_B0 -> G1_B_PINWIRE0 , 
  pip R14C19 OMUX11 -> W2BEG6 , 
  pip R14C19 W2BEG6 -> G1_B0 , 
  pip R14C19 YQ1 -> OMUX11 , 
  ;
net "digit_segments_0_6" , 
  outpin "digit_segments_0_6" XQ ,
  inpin "d/led7_seg_o<6>" F1 ,
  pip R14C19 F1_B0 -> F1_B_PINWIRE0 , 
  pip R14C19 OMUX13 -> F1_B0 , 
  pip R14C19 XQ1 -> OMUX13 , 
  ;
net "digit_segments_0_7" , 
  outpin "digit_segments_0_7" YQ ,
  inpin "d/led7_seg_o<7>" G4 ,
  pip R11C19 N2END0 -> N2BEG0 , 
  pip R13C19 NW_N -> N2BEG0 , 
  pip R14C19 YQ2 -> OMUX9 , 
  pip R9C19 G4_B2 -> G4_B_PINWIRE2 , 
  pip R9C19 N2END0 -> G4_B2 , 
  ;
net "digit_values_0_not0001" , 
  outpin "digit_values_0_not0001" X ,
  inpin "led_o_1" CE ,
  inpin "led_o_3" CE ,
  inpin "led_o_5" CE ,
  inpin "led_o_7" CE ,
  pip R19C18 E2BEG6 -> CE_B0 , 
  pip R19C18 N2MID6 -> E2BEG6 , 
  pip R20C18 E2BEG6 -> CE_B0 , 
  pip R20C18 E2BEG6 -> CE_B2 , 
  pip R20C18 OMUX11 -> E2BEG6 , 
  pip R20C18 OMUX11 -> S6BEG7 , 
  pip R20C18 OMUX9 -> N2BEG6 , 
  pip R20C18 X3 -> OMUX11 , 
  pip R20C18 X3 -> OMUX9 , 
  pip R22C18 S6B7 -> CE_B3 , 
  ;
net "digit_values_0_not000131/O" , 
  outpin "digit_values_0_not0001" Y ,
  inpin "digit_values_0_not0001" F4 ,
  pip R20C18 F4_B3 -> F4_B_PINWIRE3 , 
  pip R20C18 Y3 -> F4_B3 , 
  ;
net "instruction_wire<0>" , 
  outpin "p/ram_1024_x_18" DOA0 ,
  inpin "k/inc_pc_vector<0>" F4 ,
  inpin "k/int_enable" G4 ,
  inpin "k/logical_result<0>" G3 ,
  inpin "k/shift_in" F4 ,
  pip BRAMR14C2 N2END6 -> W2BEG7 , 
  pip BRAMR16C2 BRAM_DOA0 -> N2BEG6 , 
  pip BRAMR16C2 BRAM_DOA0 -> S2BEG6 , 
  pip BRAMR16C2 BRAM_DOA0 -> S6BEG6 , 
  pip BRAMR18C2 S2END6 -> S2BEG4 , 
  pip BRAMR19C2 S6MID6 -> W2BEG6 , 
  pip BRAMR20C2 S2END4 -> W2BEG2 , 
  pip R13C15 F4_B0 -> F4_B_PINWIRE0 , 
  pip R13C15 W2END1 -> F4_B0 , 
  pip R13C17 W2END_N7 -> W2BEG1 , 
  pip R19C16 F4_B1 -> F4_B_PINWIRE1 , 
  pip R19C16 W2MID6 -> F4_B1 , 
  pip R19C17 W2END6 -> W2BEG6 , 
  pip R19C18 G4_B3 -> G4_B_PINWIRE3 , 
  pip R19C18 W2MID6 -> G4_B3 , 
  pip R20C16 G3_B1 -> G3_B_PINWIRE1 , 
  pip R20C16 W2MID2 -> G3_B1 , 
  pip R20C17 W2END2 -> W2BEG2 , 
  ;
net "instruction_wire<10>" , 
  outpin "p/ram_1024_x_18" DOA10 ,
  inpin "k/sy<0>" G3 ,
  inpin "k/sy<1>" G3 ,
  inpin "k/sy<2>" G3 ,
  inpin "k/sy<3>" G3 ,
  inpin "k/sy<4>" G3 ,
  inpin "k/sy<5>" G3 ,
  inpin "k/sy<6>" G3 ,
  inpin "k/sy<7>" G3 ,
  inpin "k/valid_to_move" G2 ,
  pip BRAMR14C2 BRAM_DOA2 -> S6BEG4 , 
  pip BRAMR14C2 BRAM_DOA2 -> W2BEG3 , 
  pip BRAMR17C2 S6MID4 -> W2BEG4 , 
  pip R14C15 G2_B1 -> G2_B_PINWIRE1 , 
  pip R14C15 W2END5 -> G2_B1 , 
  pip R14C17 W2END3 -> W2BEG5 , 
  pip R17C15 W2END4 -> S2BEG6 , 
  pip R17C16 W2MID4 -> S2BEG4 , 
  pip R17C17 W2END4 -> W2BEG4 , 
  pip R17C18 W2MID4 -> S2BEG4 , 
  pip R18C16 G3_B2 -> G3_B_PINWIRE2 , 
  pip R18C16 S2MID4 -> G3_B2 , 
  pip R18C18 G3_B2 -> G3_B_PINWIRE2 , 
  pip R18C18 S2MID4 -> G3_B2 , 
  pip R19C15 S2END6 -> E2BEG4 , 
  pip R19C15 S2END6 -> S2BEG6 , 
  pip R19C16 E2MID4 -> G3_B2 , 
  pip R19C16 G3_B2 -> G3_B_PINWIRE2 , 
  pip R19C18 G3_B2 -> G3_B_PINWIRE2 , 
  pip R19C18 S2BEG4 -> G3_B2 , 
  pip R19C18 S2END4 -> S2BEG4 , 
  pip R20C17 G3_B2 -> G3_B_PINWIRE2 , 
  pip R20C17 W2MID4 -> G3_B2 , 
  pip R20C18 S2MID4 -> W2BEG4 , 
  pip R21C15 G3_B0 -> G3_B_PINWIRE0 , 
  pip R21C15 S2BEG4 -> G3_B0 , 
  pip R21C15 S2END6 -> S2BEG4 , 
  pip R21C18 G3_B0 -> G3_B_PINWIRE0 , 
  pip R21C18 G3_B2 -> G3_B_PINWIRE2 , 
  pip R21C18 S2BEG4 -> G3_B2 , 
  pip R21C18 S2END4 -> G3_B0 , 
  pip R21C18 S2END4 -> S2BEG4 , 
  ;
net "instruction_wire<11>" , 
  outpin "p/ram_1024_x_18" DOA11 ,
  inpin "k/sy<0>" G4 ,
  inpin "k/sy<1>" G4 ,
  inpin "k/sy<2>" G4 ,
  inpin "k/sy<3>" G4 ,
  inpin "k/sy<4>" G4 ,
  inpin "k/sy<5>" G4 ,
  inpin "k/sy<6>" G4 ,
  inpin "k/sy<7>" G4 ,
  inpin "k/valid_to_move" G3 ,
  pip BRAMR14C2 BRAM_DOA3 -> S2BEG3 , 
  pip BRAMR14C2 BRAM_DOA3 -> W2BEG2 , 
  pip BRAMR16C2 S2END3 -> S2BEG3 , 
  pip BRAMR18C2 S2END3 -> S2BEG1 , 
  pip BRAMR18C2 S2END3 -> W2BEG1 , 
  pip BRAMR19C2 S2MID1 -> W2BEG1 , 
  pip R14C15 G3_B1 -> G3_B_PINWIRE1 , 
  pip R14C15 W2END2 -> G3_B1 , 
  pip R14C17 W2END2 -> W2BEG2 , 
  pip R18C16 G4_B2 -> G4_B_PINWIRE2 , 
  pip R18C16 N2MID1 -> G4_B2 , 
  pip R18C17 W2END1 -> S2BEG3 , 
  pip R18C18 G4_B2 -> G4_B_PINWIRE2 , 
  pip R18C18 W2MID1 -> G4_B2 , 
  pip R18C18 W2MID1 -> S2BEG1 , 
  pip R19C16 G4_B2 -> G4_B_PINWIRE2 , 
  pip R19C16 W2MID1 -> G4_B2 , 
  pip R19C16 W2MID1 -> N2BEG1 , 
  pip R19C17 W2END1 -> W2BEG1 , 
  pip R19C18 G4_B2 -> G4_B_PINWIRE2 , 
  pip R19C18 S2MID1 -> G4_B2 , 
  pip R20C17 G4_B2 -> G4_B_PINWIRE2 , 
  pip R20C17 N2MID1 -> G4_B2 , 
  pip R20C17 S2END3 -> S2BEG1 , 
  pip R20C18 S2END1 -> S2BEG1 , 
  pip R21C15 G4_B0 -> G4_B_PINWIRE0 , 
  pip R21C15 W2END1 -> G4_B0 , 
  pip R21C17 S2MID1 -> W2BEG1 , 
  pip R21C17 W2MID1 -> N2BEG1 , 
  pip R21C18 G4_B0 -> G4_B_PINWIRE0 , 
  pip R21C18 G4_B2 -> G4_B_PINWIRE2 , 
  pip R21C18 S2MID1 -> G4_B0 , 
  pip R21C18 S2MID1 -> G4_B2 , 
  pip R21C18 S2MID1 -> W2BEG1 , 
  ;
net "instruction_wire<12>" , 
  outpin "p/ram_1024_x_18" DOA12 ,
  inpin "N13" G3 ,
  inpin "k/logical_result<0>" G2 ,
  inpin "k/logical_result<1>" G2 ,
  inpin "k/logical_result<2>" G2 ,
  inpin "k/logical_result<3>" G3 ,
  inpin "k/logical_result<4>" G2 ,
  inpin "k/logical_result<5>" G4 ,
  inpin "k/logical_result<6>" G2 ,
  inpin "k/normal_count" F4 ,
  inpin "k/valid_to_move" F4 ,
  pip BRAMR13C2 BRAM_DOA0 -> S6BEG6 , 
  pip BRAMR13C2 BRAM_DOA0 -> W2BEG6 , 
  pip BRAMR19C2 S6END6 -> W2BEG5 , 
  pip BRAMR19C2 S6END6 -> W6BEG4 , 
  pip R12C15 W2END_N6 -> S2BEG0 , 
  pip R13C16 W2MID6 -> S2BEG6 , 
  pip R13C17 W2END6 -> W2BEG6 , 
  pip R14C15 F4_B1 -> F4_B_PINWIRE1 , 
  pip R14C15 F4_B2 -> F4_B_PINWIRE2 , 
  pip R14C15 S2END0 -> F4_B2 , 
  pip R14C15 W2MID6 -> F4_B1 , 
  pip R14C16 S2MID6 -> W2BEG6 , 
  pip R18C16 G4_B1 -> G4_B_PINWIRE1 , 
  pip R18C16 W2MID7 -> G4_B1 , 
  pip R18C17 N2MID7 -> W2BEG7 , 
  pip R19C16 W6MID4 -> S2BEG4 , 
  pip R19C17 G2_B1 -> G2_B_PINWIRE1 , 
  pip R19C17 G3_B0 -> G3_B_PINWIRE0 , 
  pip R19C17 N2MID5 -> G3_B0 , 
  pip R19C17 W2END5 -> G2_B1 , 
  pip R19C17 W2END5 -> N2BEG7 , 
  pip R19C18 G2_B1 -> G2_B_PINWIRE1 , 
  pip R19C18 W2MID5 -> G2_B1 , 
  pip R19C18 W2MID5 -> S2BEG5 , 
  pip R20C16 G2_B1 -> G2_B_PINWIRE1 , 
  pip R20C16 S2MID4 -> G2_B1 , 
  pip R20C17 W2MID5 -> N2BEG5 , 
  pip R20C18 S2MID5 -> W2BEG5 , 
  pip R21C16 N2MID5 -> E2BEG5 , 
  pip R21C17 E2MID5 -> G2_B1 , 
  pip R21C17 G2_B0 -> G2_B_PINWIRE0 , 
  pip R21C17 G2_B1 -> G2_B_PINWIRE1 , 
  pip R21C17 N2MID3 -> G2_B0 , 
  pip R21C18 S2END5 -> S2BEG3 , 
  pip R22C16 G3_B3 -> G3_B_PINWIRE3 , 
  pip R22C16 W2END3 -> G3_B3 , 
  pip R22C16 W2END3 -> N2BEG5 , 
  pip R22C17 W2MID3 -> N2BEG3 , 
  pip R22C18 S2MID3 -> W2BEG3 , 
  ;
net "instruction_wire<13>" , 
  outpin "p/ram_1024_x_18" DOA13 ,
  inpin "k/alu_result<0>" F2 ,
  inpin "k/alu_result<1>" F1 ,
  inpin "k/alu_result<2>" F2 ,
  inpin "k/alu_result<3>" F4 ,
  inpin "k/alu_result<4>" F2 ,
  inpin "k/alu_result<5>" F1 ,
  inpin "k/alu_result<6>" F4 ,
  inpin "k/alu_result<7>" F1 ,
  inpin "k/arith_result<0>" F2 ,
  inpin "k/inc_pc_vector<0>" BX ,
  inpin "k/logical_result<0>" F2 ,
  inpin "k/logical_result<1>" F1 ,
  inpin "k/logical_result<2>" F4 ,
  inpin "k/logical_result<3>" F2 ,
  inpin "k/logical_result<4>" F2 ,
  inpin "k/logical_result<5>" F4 ,
  inpin "k/logical_result<6>" F4 ,
  inpin "k/logical_result<7>" F4 ,
  inpin "k/logical_result<7>" G4 ,
  inpin "k/sel_carry<3>" G1 ,
  inpin "write_strobe" G4 ,
  pip BRAMR13C2 BRAM_DOA1 -> OMUX6 , 
  pip BRAMR13C2 BRAM_DOA1 -> S6BEG5 , 
  pip BRAMR13C2 OMUX6 -> S2BEG2 , 
  pip BRAMR15C2 S2END2 -> S2BEG2 , 
  pip BRAMR16C2 S6MID5 -> W2BEG5 , 
  pip BRAMR17C2 S2END2 -> W2BEG0 , 
  pip BRAMR19C2 S6END5 -> W6BEG3 , 
  pip R13C15 BX0 -> BX_PINWIRE0 , 
  pip R13C15 N2END1 -> BX0 , 
  pip R15C15 W2END_N7 -> N2BEG1 , 
  pip R15C15 W2END_N7 -> S2BEG1 , 
  pip R16C15 G1_B3 -> G1_B_PINWIRE3 , 
  pip R16C15 S2MID1 -> G1_B3 , 
  pip R16C17 W2END5 -> S2BEG7 , 
  pip R16C17 W2END5 -> W2BEG7 , 
  pip R16C18 W2MID5 -> S2BEG5 , 
  pip R17C16 W2MID7 -> S2BEG7 , 
  pip R17C17 S2MID7 -> W2BEG7 , 
  pip R17C18 G4_B0 -> G4_B_PINWIRE0 , 
  pip R17C18 W2MID0 -> G4_B0 , 
  pip R18C16 F4_B1 -> F4_B_PINWIRE1 , 
  pip R18C16 S2MID7 -> F4_B1 , 
  pip R18C17 F4_B3 -> F4_B_PINWIRE3 , 
  pip R18C17 G4_B3 -> G4_B_PINWIRE3 , 
  pip R18C17 S2END7 -> F4_B3 , 
  pip R18C17 S2END7 -> G4_B3 , 
  pip R18C17 S2END7 -> S2BEG7 , 
  pip R18C18 S2END5 -> S2BEG5 , 
  pip R19C13 W6END3 -> S2BEG4 , 
  pip R19C17 F1_B2 -> F1_B_PINWIRE2 , 
  pip R19C17 F4_B1 -> F4_B_PINWIRE1 , 
  pip R19C17 F4_B3 -> F4_B_PINWIRE3 , 
  pip R19C17 S2MID7 -> F1_B2 , 
  pip R19C17 S2MID7 -> F4_B1 , 
  pip R19C17 S2MID7 -> F4_B3 , 
  pip R19C18 F2_B1 -> F2_B_PINWIRE1 , 
  pip R19C18 S2MID5 -> F2_B1 , 
  pip R20C15 W2END5 -> S2BEG7 , 
  pip R20C16 F2_B1 -> F2_B_PINWIRE1 , 
  pip R20C16 W2MID5 -> F2_B1 , 
  pip R20C17 F1_B0 -> F1_B_PINWIRE0 , 
  pip R20C17 S2END7 -> E2BEG5 , 
  pip R20C17 S2END7 -> F1_B0 , 
  pip R20C17 S2END7 -> S2BEG7 , 
  pip R20C17 S2END7 -> W2BEG5 , 
  pip R20C18 E2MID5 -> F2_B1 , 
  pip R20C18 F2_B1 -> F2_B_PINWIRE1 , 
  pip R21C13 S2END4 -> E2BEG2 , 
  pip R21C15 E2END2 -> E2BEG2 , 
  pip R21C15 S2MID7 -> E2BEG7 , 
  pip R21C16 E2MID2 -> F2_B0 , 
  pip R21C16 F2_B0 -> F2_B_PINWIRE0 , 
  pip R21C16 F4_B1 -> F4_B_PINWIRE1 , 
  pip R21C16 W2MID7 -> F4_B1 , 
  pip R21C17 E2BEG5 -> F2_B3 , 
  pip R21C17 E2END7 -> E2BEG5 , 
  pip R21C17 F1_B0 -> F1_B_PINWIRE0 , 
  pip R21C17 F1_B2 -> F1_B_PINWIRE2 , 
  pip R21C17 F2_B3 -> F2_B_PINWIRE3 , 
  pip R21C17 F4_B1 -> F4_B_PINWIRE1 , 
  pip R21C17 S2MID7 -> F1_B0 , 
  pip R21C17 S2MID7 -> F1_B2 , 
  pip R21C17 S2MID7 -> F4_B1 , 
  pip R21C17 S2MID7 -> W2BEG7 , 
  pip R22C15 S2END7 -> E2BEG5 , 
  pip R22C16 E2MID5 -> F2_B3 , 
  pip R22C16 F2_B3 -> F2_B_PINWIRE3 , 
  pip R22C17 E2BEG5 -> F2_B3 , 
  pip R22C17 F2_B3 -> F2_B_PINWIRE3 , 
  pip R22C17 S2END7 -> E2BEG5 , 
  ;
net "instruction_wire<14>" , 
  outpin "p/ram_1024_x_18" DOA14 ,
  inpin "k/arith_result<0>" F1 ,
  inpin "k/arith_result<0>" G4 ,
  inpin "k/arith_result<1>" F3 ,
  inpin "k/arith_result<1>" G3 ,
  inpin "k/arith_result<3>" F3 ,
  inpin "k/arith_result<3>" G3 ,
  inpin "k/arith_result<5>" F3 ,
  inpin "k/arith_result<5>" G3 ,
  inpin "k/arith_result<7>" F3 ,
  inpin "k/arith_result<7>" G1 ,
  inpin "k/flag_write" F1 ,
  inpin "k/flag_write" G1 ,
  inpin "k/logical_result<0>" F1 ,
  inpin "k/logical_result<1>" F3 ,
  inpin "k/logical_result<2>" F2 ,
  inpin "k/logical_result<3>" F1 ,
  inpin "k/logical_result<4>" F1 ,
  inpin "k/logical_result<5>" F1 ,
  inpin "k/logical_result<6>" F2 ,
  inpin "k/logical_result<7>" F3 ,
  inpin "k/logical_result<7>" G3 ,
  inpin "k/normal_count" G4 ,
  inpin "k/register_write" F4 ,
  inpin "k/sel_group" F1 ,
  inpin "k/sel_group" G1 ,
  inpin "k/stack_address<4>" G1 ,
  inpin "write_strobe" G1 ,
  pip BRAMR13C2 BRAM_DOA2 -> S6BEG1 , 
  pip BRAMR13C2 BRAM_DOA2 -> W6BEG1 , 
  pip BRAMR19C2 S6END1 -> W2BEG0 , 
  pip BRAMR20C2 S6END_S1 -> W6BEG7 , 
  pip R13C16 W6MID1 -> S2BEG1 , 
  pip R14C15 G4_B2 -> G4_B_PINWIRE2 , 
  pip R14C15 W2MID1 -> G4_B2 , 
  pip R14C16 G1_B1 -> G1_B_PINWIRE1 , 
  pip R14C16 S2MID1 -> G1_B1 , 
  pip R14C16 S2MID1 -> W2BEG1 , 
  pip R15C16 S2END1 -> S2BEG1 , 
  pip R17C16 N2END_N7 -> E2BEG0 , 
  pip R17C16 S2END1 -> S2BEG1 , 
  pip R17C17 E2MID0 -> F1_B1 , 
  pip R17C17 E2MID0 -> G1_B1 , 
  pip R17C17 F1_B1 -> F1_B_PINWIRE1 , 
  pip R17C17 G1_B1 -> G1_B_PINWIRE1 , 
  pip R17C18 G1_B0 -> G1_B_PINWIRE0 , 
  pip R17C18 N2MID7 -> G1_B0 , 
  pip R18C16 F1_B0 -> F1_B_PINWIRE0 , 
  pip R18C16 F1_B1 -> F1_B_PINWIRE1 , 
  pip R18C16 G1_B0 -> G1_B_PINWIRE0 , 
  pip R18C16 N2END7 -> F1_B0 , 
  pip R18C16 N2END7 -> G1_B0 , 
  pip R18C16 S2MID1 -> F1_B1 , 
  pip R18C17 F3_B3 -> F3_B_PINWIRE3 , 
  pip R18C17 G3_B3 -> G3_B_PINWIRE3 , 
  pip R18C17 N2MID2 -> F3_B3 , 
  pip R18C17 N2MID2 -> G3_B3 , 
  pip R18C18 E2END_S0 -> N2BEG7 , 
  pip R19C15 F4_B3 -> F4_B_PINWIRE3 , 
  pip R19C15 W2MID7 -> F4_B3 , 
  pip R19C16 F3_B0 -> F3_B_PINWIRE0 , 
  pip R19C16 G1_B0 -> G1_B_PINWIRE0 , 
  pip R19C16 N2MID5 -> F3_B0 , 
  pip R19C16 N2MID7 -> G1_B0 , 
  pip R19C16 N2MID7 -> W2BEG7 , 
  pip R19C16 S2END1 -> S2BEG1 , 
  pip R19C17 F2_B1 -> F2_B_PINWIRE1 , 
  pip R19C17 N2MID4 -> F2_B1 , 
  pip R19C17 W2END0 -> N2BEG2 , 
  pip R19C18 F1_B1 -> F1_B_PINWIRE1 , 
  pip R19C18 W2MID0 -> F1_B1 , 
  pip R20C13 W6END7 -> E2BEG7 , 
  pip R20C14 E2MID7 -> S2BEG7 , 
  pip R20C15 E2END7 -> E2BEG5 , 
  pip R20C16 E2MID5 -> F3_B0 , 
  pip R20C16 E2MID5 -> F3_B2 , 
  pip R20C16 E2MID5 -> G3_B0 , 
  pip R20C16 E2MID5 -> G3_B2 , 
  pip R20C16 E2MID5 -> N2BEG5 , 
  pip R20C16 E2MID5 -> S2BEG5 , 
  pip R20C16 F1_B1 -> F1_B_PINWIRE1 , 
  pip R20C16 F3_B0 -> F3_B_PINWIRE0 , 
  pip R20C16 F3_B2 -> F3_B_PINWIRE2 , 
  pip R20C16 G3_B0 -> G3_B_PINWIRE0 , 
  pip R20C16 G3_B2 -> G3_B_PINWIRE2 , 
  pip R20C16 S2MID1 -> F1_B1 , 
  pip R20C16 W6MID7 -> N2BEG7 , 
  pip R20C17 E2END5 -> N2BEG4 , 
  pip R20C17 E2END5 -> S2BEG4 , 
  pip R21C14 S2MID7 -> E2BEG7 , 
  pip R21C16 E2END7 -> F1_B0 , 
  pip R21C16 F1_B0 -> F1_B_PINWIRE0 , 
  pip R21C16 F3_B2 -> F3_B_PINWIRE2 , 
  pip R21C16 G3_B2 -> G3_B_PINWIRE2 , 
  pip R21C16 G4_B0 -> G4_B_PINWIRE0 , 
  pip R21C16 S2END1 -> G4_B0 , 
  pip R21C16 S2END1 -> S2BEG1 , 
  pip R21C16 S2MID5 -> F3_B2 , 
  pip R21C16 S2MID5 -> G3_B2 , 
  pip R21C17 F2_B1 -> F2_B_PINWIRE1 , 
  pip R21C17 F3_B0 -> F3_B_PINWIRE0 , 
  pip R21C17 S2MID4 -> F2_B1 , 
  pip R21C17 S2MID4 -> F3_B0 , 
  pip R22C16 F1_B3 -> F1_B_PINWIRE3 , 
  pip R22C16 S2MID1 -> F1_B3 , 
  ;
net "instruction_wire<15>" , 
  outpin "p/ram_1024_x_18" DOA15 ,
  inpin "k/flag_write" F3 ,
  inpin "k/flag_write" G3 ,
  inpin "k/inc_pc_vector<0>" F3 ,
  inpin "k/inc_pc_vector<0>" G3 ,
  inpin "k/inc_pc_vector<2>" F2 ,
  inpin "k/inc_pc_vector<2>" G2 ,
  inpin "k/inc_pc_vector<4>" F3 ,
  inpin "k/inc_pc_vector<4>" G3 ,
  inpin "k/inc_pc_vector<6>" F3 ,
  inpin "k/inc_pc_vector<6>" G3 ,
  inpin "k/inc_pc_vector<8>" F3 ,
  inpin "k/inc_pc_vector<8>" G3 ,
  inpin "k/memory_write" F3 ,
  inpin "k/memory_write" G3 ,
  inpin "k/normal_count" G2 ,
  inpin "k/register_write" F1 ,
  inpin "k/register_write" G1 ,
  inpin "k/sel_carry<1>" G3 ,
  inpin "k/sel_carry<3>" G3 ,
  inpin "k/sel_group" F3 ,
  inpin "k/sel_group" G3 ,
  inpin "k/stack_address<4>" G3 ,
  inpin "write_strobe" F2 ,
  pip BRAMR13C2 BRAM_DOA3 -> W2BEG2 , 
  pip R11C15 F3_B0 -> F3_B_PINWIRE0 , 
  pip R11C15 G3_B0 -> G3_B_PINWIRE0 , 
  pip R11C15 N2END4 -> F3_B0 , 
  pip R11C15 N2END4 -> G3_B0 , 
  pip R12C15 F3_B0 -> F3_B_PINWIRE0 , 
  pip R12C15 F3_B2 -> F3_B_PINWIRE2 , 
  pip R12C15 G3_B0 -> G3_B_PINWIRE0 , 
  pip R12C15 G3_B2 -> G3_B_PINWIRE2 , 
  pip R12C15 N2MID4 -> F3_B0 , 
  pip R12C15 N2MID4 -> F3_B2 , 
  pip R12C15 N2MID4 -> G3_B0 , 
  pip R12C15 N2MID4 -> G3_B2 , 
  pip R13C15 F2_B2 -> F2_B_PINWIRE2 , 
  pip R13C15 F3_B0 -> F3_B_PINWIRE0 , 
  pip R13C15 G2_B2 -> G2_B_PINWIRE2 , 
  pip R13C15 G3_B0 -> G3_B_PINWIRE0 , 
  pip R13C15 S2BEG4 -> F3_B0 , 
  pip R13C15 S2BEG4 -> G3_B0 , 
  pip R13C15 W2END2 -> F2_B2 , 
  pip R13C15 W2END2 -> G2_B2 , 
  pip R13C15 W2END2 -> N2BEG4 , 
  pip R13C15 W2END2 -> S2BEG4 , 
  pip R13C16 W2MID2 -> S2BEG2 , 
  pip R13C17 W2END2 -> S2BEG4 , 
  pip R13C17 W2END2 -> W2BEG2 , 
  pip R14C15 G2_B2 -> G2_B_PINWIRE2 , 
  pip R14C15 W2MID2 -> G2_B2 , 
  pip R14C16 G3_B1 -> G3_B_PINWIRE1 , 
  pip R14C16 S2MID2 -> G3_B1 , 
  pip R14C16 S2MID2 -> W2BEG2 , 
  pip R15C15 S2END4 -> S2BEG2 , 
  pip R15C17 S2END4 -> S2BEG4 , 
  pip R16C15 G3_B1 -> G3_B_PINWIRE1 , 
  pip R16C15 G3_B3 -> G3_B_PINWIRE3 , 
  pip R16C15 S2MID2 -> G3_B1 , 
  pip R16C15 S2MID2 -> G3_B3 , 
  pip R17C15 S2END2 -> S2BEG0 , 
  pip R17C15 W2END2 -> S2BEG4 , 
  pip R17C17 F3_B1 -> F3_B_PINWIRE1 , 
  pip R17C17 G3_B1 -> G3_B_PINWIRE1 , 
  pip R17C17 S2BEG2 -> F3_B1 , 
  pip R17C17 S2BEG2 -> G3_B1 , 
  pip R17C17 S2END4 -> E2BEG2 , 
  pip R17C17 S2END4 -> S2BEG2 , 
  pip R17C17 S2END4 -> W2BEG2 , 
  pip R17C18 E2MID2 -> F2_B0 , 
  pip R17C18 F2_B0 -> F2_B_PINWIRE0 , 
  pip R18C15 S2MID4 -> E2BEG4 , 
  pip R18C16 E2MID4 -> F3_B0 , 
  pip R18C16 E2MID4 -> G3_B0 , 
  pip R18C16 F3_B0 -> F3_B_PINWIRE0 , 
  pip R18C16 G3_B0 -> G3_B_PINWIRE0 , 
  pip R18C17 F3_B1 -> F3_B_PINWIRE1 , 
  pip R18C17 G3_B1 -> G3_B_PINWIRE1 , 
  pip R18C17 S2MID2 -> F3_B1 , 
  pip R18C17 S2MID2 -> G3_B1 , 
  pip R19C15 F1_B3 -> F1_B_PINWIRE3 , 
  pip R19C15 G1_B3 -> G1_B_PINWIRE3 , 
  pip R19C15 S2END0 -> F1_B3 , 
  pip R19C15 S2END0 -> G1_B3 , 
  ;
net "instruction_wire<16>" , 
  outpin "p/ram_1024_x_18" DOPA0 ,
  inpin "k/flag_write" F2 ,
  inpin "k/flag_write" G2 ,
  inpin "k/memory_write" F2 ,
  inpin "k/memory_write" G2 ,
  inpin "k/normal_count" G1 ,
  inpin "k/register_write" F2 ,
  inpin "k/register_write" G2 ,
  inpin "k/sel_carry<3>" F2 ,
  inpin "k/sel_carry<3>" G4 ,
  inpin "k/sel_group" F2 ,
  inpin "k/sel_group" G2 ,
  inpin "k/stack_address<4>" G4 ,
  inpin "k/zero_flag" F2 ,
  inpin "write_strobe" G2 ,
  pip BRAMR16C2 BRAM_DOPA -> OMUX6 , 
  pip BRAMR16C2 OMUX6 -> W2BEG2 , 
  pip R14C15 G1_B2 -> G1_B_PINWIRE2 , 
  pip R14C15 N2END6 -> E2BEG7 , 
  pip R14C15 N2END6 -> G1_B2 , 
  pip R14C16 E2MID7 -> G4_B1 , 
  pip R14C16 G4_B1 -> G4_B_PINWIRE1 , 
  pip R16C15 F2_B3 -> F2_B_PINWIRE3 , 
  pip R16C15 G4_B3 -> G4_B_PINWIRE3 , 
  pip R16C15 W2BEG6 -> G4_B3 , 
  pip R16C15 W2END4 -> F2_B3 , 
  pip R16C15 W2END4 -> N2BEG6 , 
  pip R16C15 W2END4 -> W2BEG6 , 
  pip R16C17 W2END2 -> S2BEG4 , 
  pip R16C17 W2END2 -> W2BEG4 , 
  pip R16C18 W2MID2 -> S2BEG2 , 
  pip R17C17 F2_B1 -> F2_B_PINWIRE1 , 
  pip R17C17 G2_B1 -> G2_B_PINWIRE1 , 
  pip R17C17 S2MID4 -> F2_B1 , 
  pip R17C17 S2MID4 -> G2_B1 , 
  pip R17C18 G2_B0 -> G2_B_PINWIRE0 , 
  pip R17C18 S2MID2 -> G2_B0 , 
  pip R18C15 W2END2 -> S2BEG4 , 
  pip R18C16 F2_B0 -> F2_B_PINWIRE0 , 
  pip R18C16 G2_B0 -> G2_B_PINWIRE0 , 
  pip R18C16 W2MID2 -> F2_B0 , 
  pip R18C16 W2MID2 -> G2_B0 , 
  pip R18C17 F2_B1 -> F2_B_PINWIRE1 , 
  pip R18C17 G2_B1 -> G2_B_PINWIRE1 , 
  pip R18C17 S2BEG4 -> F2_B1 , 
  pip R18C17 S2BEG4 -> G2_B1 , 
  pip R18C17 S2END4 -> S2BEG4 , 
  pip R18C17 S2END4 -> W2BEG2 , 
  pip R19C15 F2_B3 -> F2_B_PINWIRE3 , 
  pip R19C15 G2_B3 -> G2_B_PINWIRE3 , 
  pip R19C15 S2MID4 -> F2_B3 , 
  pip R19C15 S2MID4 -> G2_B3 , 
  pip R20C17 F2_B3 -> F2_B_PINWIRE3 , 
  pip R20C17 S2END4 -> F2_B3 , 
  ;
net "instruction_wire<17>" , 
  outpin "p/ram_1024_x_18" DOPA1 ,
  inpin "k/flag_write" F4 ,
  inpin "k/flag_write" G4 ,
  inpin "k/memory_write" F1 ,
  inpin "k/memory_write" G1 ,
  inpin "k/normal_count" G3 ,
  inpin "k/register_write" G4 ,
  inpin "k/sel_carry<1>" F2 ,
  inpin "k/sel_carry<3>" F4 ,
  inpin "k/sel_group" F4 ,
  inpin "k/sel_group" G4 ,
  inpin "k/shift_result<1>" SR ,
  inpin "k/shift_result<3>" SR ,
  inpin "k/shift_result<5>" SR ,
  inpin "k/shift_result<7>" SR ,
  inpin "k/stack_address<4>" G2 ,
  inpin "k/zero_flag" F4 ,
  inpin "write_strobe" F1 ,
  pip BRAMR14C2 BRAM_DOPA -> OMUX0 , 
  pip BRAMR14C2 BRAM_DOPA -> OMUX9 , 
  pip BRAMR14C2 OMUX0 -> S6BEG0 , 
  pip BRAMR14C2 OMUX9 -> W6BEG7 , 
  pip BRAMR17C2 S6MID0 -> W6BEG0 , 
  pip BRAMR21C2 S6END_S0 -> E2BEG7 , 
  pip BRAMR21C2 S6END_S0 -> W2BEG7 , 
  pip R14C13 W6END7 -> E2BEG7 , 
  pip R14C15 E2BEG5 -> G3_B2 , 
  pip R14C15 E2END7 -> E2BEG5 , 
  pip R14C15 G3_B2 -> G3_B_PINWIRE2 , 
  pip R14C16 E2MID5 -> G2_B1 , 
  pip R14C16 G2_B1 -> G2_B_PINWIRE1 , 
  pip R14C16 W6MID7 -> S2BEG7 , 
  pip R15C15 W2MID7 -> S2BEG7 , 
  pip R15C16 S2MID7 -> W2BEG7 , 
  pip R16C15 F2_B1 -> F2_B_PINWIRE1 , 
  pip R16C15 F4_B3 -> F4_B_PINWIRE3 , 
  pip R16C15 S2MID7 -> F4_B3 , 
  pip R16C15 W2MID5 -> F2_B1 , 
  pip R16C16 S2END7 -> S2BEG7 , 
  pip R16C16 S2END7 -> W2BEG5 , 
  pip R17C15 S2END7 -> S2BEG7 , 
  pip R17C16 S2MID7 -> E2BEG7 , 
  pip R17C16 W6MID0 -> S2BEG0 , 
  pip R17C16 W6MID0 -> S6BEG0 , 
  pip R17C17 E2MID7 -> F4_B1 , 
  pip R17C17 E2MID7 -> G4_B1 , 
  pip R17C17 F4_B1 -> F4_B_PINWIRE1 , 
  pip R17C17 G4_B1 -> G4_B_PINWIRE1 , 
  pip R17C18 F1_B0 -> F1_B_PINWIRE0 , 
  pip R17C18 N2END7 -> F1_B0 , 
  pip R18C16 F4_B0 -> F4_B_PINWIRE0 , 
  pip R18C16 G4_B0 -> G4_B_PINWIRE0 , 
  pip R18C16 S2MID0 -> F4_B0 , 
  pip R18C16 S2MID0 -> G4_B0 , 
  pip R18C17 F1_B1 -> F1_B_PINWIRE1 , 
  pip R18C17 G1_B1 -> G1_B_PINWIRE1 , 
  pip R18C17 W2MID0 -> F1_B1 , 
  pip R18C17 W2MID0 -> G1_B1 , 
  pip R18C18 N2END_N7 -> W2BEG0 , 
  pip R19C15 G4_B3 -> G4_B_PINWIRE3 , 
  pip R19C15 S2END7 -> G4_B3 , 
  pip R19C16 S6B0 -> SR3 , 
  pip R19C18 N2END7 -> N2BEG7 , 
  pip R20C16 S2END_S0 -> S2BEG6 , 
  pip R20C16 S6MID0 -> SR3 , 
  pip R20C17 F4_B3 -> F4_B_PINWIRE3 , 
  pip R20C17 N2MID6 -> F4_B3 , 
  pip R21C16 S2MID6 -> E2BEG6 , 
  pip R21C16 S6C0 -> SR3 , 
  pip R21C17 E2MID6 -> N2BEG6 , 
  pip R21C18 W2END_N7 -> S2BEG1 , 
  pip R21C18 W2MID7 -> N2BEG7 , 
  pip R21C19 E2MID7 -> S2BEG7 , 
  pip R22C17 W2MID1 -> SR1 , 
  pip R22C18 S2MID1 -> W2BEG1 , 
  pip R22C19 S2MID7 -> W2BEG7 , 
  ;
net "instruction_wire<1>" , 
  outpin "p/ram_1024_x_18" DOA1 ,
  inpin "k/inc_pc_vector<0>" G1 ,
  inpin "k/logical_result<1>" G1 ,
  inpin "k/shift_in" F3 ,
  inpin "k/shift_in" G3 ,
  pip BRAMR16C2 BRAM_DOA1 -> W6BEG5 , 
  pip R13C13 N6MID7 -> E2BEG7 , 
  pip R13C15 E2END7 -> G1_B0 , 
  pip R13C15 G1_B0 -> G1_B_PINWIRE0 , 
  pip R16C13 W6END5 -> N6BEG7 , 
  pip R16C16 W6MID5 -> S2BEG5 , 
  pip R18C16 S2END5 -> S2BEG3 , 
  pip R19C16 F3_B1 -> F3_B_PINWIRE1 , 
  pip R19C16 G3_B1 -> G3_B_PINWIRE1 , 
  pip R19C16 S2MID3 -> F3_B1 , 
  pip R19C16 S2MID3 -> G3_B1 , 
  pip R20C16 S2END3 -> S2BEG1 , 
  pip R21C17 G1_B0 -> G1_B_PINWIRE0 , 
  pip R21C17 N2END7 -> G1_B0 , 
  pip R23C16 S2END_S1 -> E2BEG7 , 
  pip R23C17 E2MID7 -> N2BEG7 , 
  ;
net "instruction_wire<2>" , 
  outpin "p/ram_1024_x_18" DOA2 ,
  inpin "k/inc_pc_vector<2>" F3 ,
  inpin "k/logical_result<2>" G3 ,
  inpin "k/shift_in" BX ,
  pip BRAMR16C2 BRAM_DOA2 -> S2BEG1 , 
  pip BRAMR16C2 BRAM_DOA2 -> W6BEG3 , 
  pip BRAMR19C2 S2END_S1 -> W2BEG7 , 
  pip R13C13 N6MID5 -> E2BEG5 , 
  pip R13C15 E2END5 -> F3_B2 , 
  pip R13C15 F3_B2 -> F3_B_PINWIRE2 , 
  pip R16C13 W6END3 -> N6BEG5 , 
  pip R16C16 W6MID3 -> S6BEG3 , 
  pip R19C16 BX1 -> BX_PINWIRE1 , 
  pip R19C16 W2MID7 -> BX1 , 
  pip R19C17 W2END7 -> W2BEG7 , 
  pip R21C16 N2MID3 -> E2BEG3 , 
  pip R21C17 E2MID3 -> G3_B1 , 
  pip R21C17 G3_B1 -> G3_B_PINWIRE1 , 
  pip R22C16 S6END3 -> N2BEG3 , 
  ;
net "instruction_wire<3>" , 
  outpin "p/ram_1024_x_18" DOA3 ,
  inpin "k/inc_pc_vector<2>" G3 ,
  inpin "k/logical_result<3>" G1 ,
  inpin "k/shift_carry" G1 ,
  inpin "k/shift_result<1>" F1 ,
  inpin "k/shift_result<1>" G1 ,
  inpin "k/shift_result<3>" F4 ,
  inpin "k/shift_result<3>" G4 ,
  inpin "k/shift_result<5>" F1 ,
  inpin "k/shift_result<5>" G1 ,
  inpin "k/shift_result<7>" F3 ,
  inpin "k/shift_result<7>" G2 ,
  pip BRAMR16C2 BRAM_DOA3 -> W6BEG2 , 
  pip R13C15 G3_B2 -> G3_B_PINWIRE2 , 
  pip R13C15 W2MID4 -> G3_B2 , 
  pip R13C16 N2MID4 -> W2BEG4 , 
  pip R14C16 N2END2 -> N2BEG4 , 
  pip R16C16 W6MID2 -> N2BEG2 , 
  pip R16C16 W6MID2 -> S2BEG2 , 
  pip R16C16 W6MID2 -> S6BEG2 , 
  pip R18C14 W2END0 -> S2BEG2 , 
  pip R18C15 W2MID0 -> S2BEG0 , 
  pip R18C16 S2END2 -> W2BEG0 , 
  pip R19C16 F3_B3 -> F3_B_PINWIRE3 , 
  pip R19C16 G2_B3 -> G2_B_PINWIRE3 , 
  pip R19C16 N2MID2 -> F3_B3 , 
  pip R19C16 N2MID4 -> G2_B3 , 
  pip R20C14 S2END2 -> E2BEG0 , 
  pip R20C15 G1_B3 -> G1_B_PINWIRE3 , 
  pip R20C15 S2END0 -> G1_B3 , 
  pip R20C16 E2END0 -> F1_B3 , 
  pip R20C16 E2END0 -> G1_B3 , 
  pip R20C16 F1_B3 -> F1_B_PINWIRE3 , 
  pip R20C16 G1_B3 -> G1_B_PINWIRE3 , 
  pip R20C16 N2END2 -> N2BEG2 , 
  pip R20C16 N2END2 -> N2BEG4 , 
  pip R21C15 S2END_S0 -> E2BEG6 , 
  pip R21C16 E2MID6 -> F4_B3 , 
  pip R21C16 E2MID6 -> G4_B3 , 
  pip R21C16 F4_B3 -> F4_B_PINWIRE3 , 
  pip R21C16 G4_B3 -> G4_B_PINWIRE3 , 
  pip R22C16 G1_B3 -> G1_B_PINWIRE3 , 
  pip R22C16 N2MID1 -> G1_B3 , 
  pip R22C16 S6END2 -> E2BEG1 , 
  pip R22C16 S6END2 -> N2BEG2 , 
  pip R22C17 E2MID1 -> F1_B1 , 
  pip R22C17 E2MID1 -> G1_B1 , 
  pip R22C17 E2MID1 -> S2BEG1 , 
  pip R22C17 F1_B1 -> F1_B_PINWIRE1 , 
  pip R22C17 G1_B1 -> G1_B_PINWIRE1 , 
  pip R23C16 W2MID1 -> N2BEG1 , 
  pip R23C17 S2MID1 -> W2BEG1 , 
  ;
net "instruction_wire<4>" , 
  outpin "p/ram_1024_x_18" DOA4 ,
  inpin "k/inc_pc_vector<4>" F1 ,
  inpin "k/logical_result<4>" G4 ,
  inpin "k/sy<0>" F1 ,
  inpin "k/sy<1>" F1 ,
  inpin "k/sy<2>" F1 ,
  inpin "k/sy<3>" F1 ,
  inpin "k/sy<4>" F1 ,
  inpin "k/sy<5>" F1 ,
  inpin "k/sy<6>" F1 ,
  inpin "k/sy<7>" F1 ,
  pip BRAMR15C2 BRAM_DOA0 -> S2BEG6 , 
  pip BRAMR15C2 BRAM_DOA0 -> W6BEG6 , 
  pip BRAMR17C2 S2END6 -> S2BEG6 , 
  pip BRAMR18C2 S2MID6 -> W2BEG6 , 
  pip BRAMR19C2 S2END6 -> W2BEG4 , 
  pip R12C15 F1_B0 -> F1_B_PINWIRE0 , 
  pip R12C15 W2MID6 -> F1_B0 , 
  pip R12C16 N6MID6 -> W2BEG6 , 
  pip R15C16 W6MID6 -> N6BEG6 , 
  pip R18C16 F1_B2 -> F1_B_PINWIRE2 , 
  pip R18C16 W2MID6 -> F1_B2 , 
  pip R18C17 W2END6 -> W2BEG6 , 
  pip R18C18 F1_B2 -> F1_B_PINWIRE2 , 
  pip R18C18 W2MID6 -> F1_B2 , 
  pip R18C18 W2MID6 -> S2BEG6 , 
  pip R19C16 F1_B2 -> F1_B_PINWIRE2 , 
  pip R19C16 W2END6 -> F1_B2 , 
  pip R19C17 W2END4 -> S2BEG6 , 
  pip R19C18 F1_B2 -> F1_B_PINWIRE2 , 
  pip R19C18 G4_B1 -> G4_B_PINWIRE1 , 
  pip R19C18 S2MID6 -> F1_B2 , 
  pip R19C18 S2MID6 -> G4_B1 , 
  pip R19C18 S2MID6 -> W2BEG6 , 
  pip R20C17 F1_B2 -> F1_B_PINWIRE2 , 
  pip R20C17 S2MID6 -> F1_B2 , 
  pip R20C18 S2END6 -> S2BEG6 , 
  pip R21C15 F1_B0 -> F1_B_PINWIRE0 , 
  pip R21C15 S2BEG6 -> F1_B0 , 
  pip R21C15 W2END4 -> S2BEG6 , 
  pip R21C17 S2END6 -> W2BEG4 , 
  pip R21C18 F1_B0 -> F1_B_PINWIRE0 , 
  pip R21C18 F1_B2 -> F1_B_PINWIRE2 , 
  pip R21C18 S2MID6 -> F1_B0 , 
  pip R21C18 S2MID6 -> F1_B2 , 
  ;
net "instruction_wire<5>" , 
  outpin "p/ram_1024_x_18" DOA5 ,
  inpin "k/inc_pc_vector<4>" G1 ,
  inpin "k/logical_result<5>" G2 ,
  inpin "k/sy<0>" F2 ,
  inpin "k/sy<1>" F2 ,
  inpin "k/sy<2>" F2 ,
  inpin "k/sy<3>" F2 ,
  inpin "k/sy<4>" F2 ,
  inpin "k/sy<5>" F2 ,
  inpin "k/sy<6>" F2 ,
  inpin "k/sy<7>" F2 ,
  pip BRAMR15C2 BRAM_DOA1 -> S2BEG5 , 
  pip BRAMR15C2 BRAM_DOA1 -> W6BEG5 , 
  pip BRAMR17C2 S2END5 -> S2BEG5 , 
  pip BRAMR19C2 S2END5 -> S2BEG5 , 
  pip BRAMR19C2 S2END5 -> W2BEG3 , 
  pip BRAMR21C2 S2END5 -> W2BEG3 , 
  pip R12C15 G1_B0 -> G1_B_PINWIRE0 , 
  pip R12C15 W2MID7 -> G1_B0 , 
  pip R12C16 N2MID7 -> W2BEG7 , 
  pip R13C16 N2END5 -> N2BEG7 , 
  pip R15C16 W6MID5 -> N2BEG5 , 
  pip R15C16 W6MID5 -> S2BEG5 , 
  pip R17C16 S2END5 -> S2BEG3 , 
  pip R17C16 S2END5 -> S2BEG5 , 
  pip R18C16 F2_B2 -> F2_B_PINWIRE2 , 
  pip R18C16 G2_B1 -> G2_B_PINWIRE1 , 
  pip R18C16 S2MID3 -> F2_B2 , 
  pip R18C16 S2MID5 -> E2BEG5 , 
  pip R18C16 S2MID5 -> G2_B1 , 
  pip R18C18 E2BEG3 -> F2_B2 , 
  pip R18C18 E2END5 -> E2BEG3 , 
  pip R18C18 F2_B2 -> F2_B_PINWIRE2 , 
  pip R19C16 E2BEG3 -> F2_B2 , 
  pip R19C16 F2_B2 -> F2_B_PINWIRE2 , 
  pip R19C16 S2END5 -> E2BEG3 , 
  pip R19C18 F2_B2 -> F2_B_PINWIRE2 , 
  pip R19C18 W2MID3 -> F2_B2 , 
  pip R19C18 W2MID3 -> S2BEG3 , 
  pip R20C17 F2_B2 -> F2_B_PINWIRE2 , 
  pip R20C17 W2MID3 -> F2_B2 , 
  pip R20C18 S2MID3 -> W2BEG3 , 
  pip R21C15 F2_B0 -> F2_B_PINWIRE0 , 
  pip R21C15 W2END3 -> F2_B0 , 
  pip R21C17 W2END3 -> W2BEG3 , 
  pip R21C18 F2_B0 -> F2_B_PINWIRE0 , 
  pip R21C18 F2_B2 -> F2_B_PINWIRE2 , 
  pip R21C18 W2MID3 -> F2_B0 , 
  pip R21C18 W2MID3 -> F2_B2 , 
  ;
net "instruction_wire<6>" , 
  outpin "p/ram_1024_x_18" DOA6 ,
  inpin "k/inc_pc_vector<6>" F2 ,
  inpin "k/logical_result<6>" G3 ,
  inpin "k/sy<0>" F3 ,
  inpin "k/sy<1>" F3 ,
  inpin "k/sy<2>" F3 ,
  inpin "k/sy<3>" F3 ,
  inpin "k/sy<4>" F3 ,
  inpin "k/sy<5>" F3 ,
  inpin "k/sy<6>" F3 ,
  inpin "k/sy<7>" F3 ,
  pip BRAMR15C2 BRAM_DOA2 -> S2BEG4 , 
  pip BRAMR15C2 BRAM_DOA2 -> W6BEG3 , 
  pip BRAMR17C2 S2END4 -> S2BEG4 , 
  pip BRAMR18C2 S2MID4 -> W2BEG4 , 
  pip BRAMR19C2 S2END4 -> W2BEG2 , 
  pip R12C15 F2_B2 -> F2_B_PINWIRE2 , 
  pip R12C15 W2MID3 -> F2_B2 , 
  pip R12C16 N6MID3 -> W2BEG3 , 
  pip R15C16 W6MID3 -> N6BEG3 , 
  pip R18C16 F3_B2 -> F3_B_PINWIRE2 , 
  pip R18C16 W2MID4 -> F3_B2 , 
  pip R18C17 W2END4 -> S2BEG6 , 
  pip R18C17 W2END4 -> W2BEG4 , 
  pip R18C18 F3_B2 -> F3_B_PINWIRE2 , 
  pip R18C18 W2MID4 -> F3_B2 , 
  pip R18C18 W2MID4 -> S2BEG4 , 
  pip R19C15 W2END2 -> S2BEG4 , 
  pip R19C16 F3_B2 -> F3_B_PINWIRE2 , 
  pip R19C16 W2MID4 -> F3_B2 , 
  pip R19C17 G3_B1 -> G3_B_PINWIRE1 , 
  pip R19C17 W2END2 -> G3_B1 , 
  pip R19C17 W2END2 -> W2BEG2 , 
  pip R19C17 W2END2 -> W2BEG4 , 
  pip R19C18 F3_B2 -> F3_B_PINWIRE2 , 
  pip R19C18 S2MID4 -> F3_B2 , 
  pip R20C17 F3_B2 -> F3_B_PINWIRE2 , 
  pip R20C17 S2END6 -> W2BEG4 , 
  pip R20C17 W2BEG4 -> F3_B2 , 
  pip R20C18 S2END4 -> S2BEG4 , 
  pip R21C15 F3_B0 -> F3_B_PINWIRE0 , 
  pip R21C15 S2END4 -> F3_B0 , 
  pip R21C18 F3_B0 -> F3_B_PINWIRE0 , 
  pip R21C18 F3_B2 -> F3_B_PINWIRE2 , 
  pip R21C18 S2MID4 -> F3_B0 , 
  pip R21C18 S2MID4 -> F3_B2 , 
  ;
net "instruction_wire<7>" , 
  outpin "p/ram_1024_x_18" DOA7 ,
  inpin "N13" G2 ,
  inpin "k/inc_pc_vector<6>" G2 ,
  inpin "k/sy<0>" F4 ,
  inpin "k/sy<1>" F4 ,
  inpin "k/sy<2>" F4 ,
  inpin "k/sy<3>" F4 ,
  inpin "k/sy<4>" F4 ,
  inpin "k/sy<5>" F4 ,
  inpin "k/sy<6>" F4 ,
  inpin "k/sy<7>" F4 ,
  pip BRAMR15C2 BRAM_DOA3 -> S6BEG0 , 
  pip BRAMR15C2 BRAM_DOA3 -> W2BEG0 , 
  pip BRAMR15C2 BRAM_DOA3 -> W6BEG2 , 
  pip BRAMR18C2 S6MID0 -> W2BEG0 , 
  pip BRAMR21C2 S6END0 -> S2BEG0 , 
  pip BRAMR22C2 S2MID0 -> W2BEG0 , 
  pip R12C15 G2_B2 -> G2_B_PINWIRE2 , 
  pip R12C15 W2MID2 -> G2_B2 , 
  pip R12C16 N6MID2 -> W2BEG2 , 
  pip R15C16 W6MID2 -> N6BEG2 , 
  pip R15C16 W6MID2 -> S6BEG2 , 
  pip R15C18 W2MID0 -> S2BEG0 , 
  pip R17C18 S2END0 -> S2BEG0 , 
  pip R18C16 F4_B2 -> F4_B_PINWIRE2 , 
  pip R18C16 S6MID2 -> E2BEG2 , 
  pip R18C16 W2MID0 -> F4_B2 , 
  pip R18C17 E2MID2 -> S2BEG2 , 
  pip R18C17 W2END0 -> W2BEG0 , 
  pip R18C18 F4_B2 -> F4_B_PINWIRE2 , 
  pip R18C18 W2MID0 -> F4_B2 , 
  pip R19C16 F4_B2 -> F4_B_PINWIRE2 , 
  pip R19C16 N2MID0 -> F4_B2 , 
  pip R19C17 G2_B0 -> G2_B_PINWIRE0 , 
  pip R19C17 S2MID2 -> G2_B0 , 
  pip R19C18 F4_B2 -> F4_B_PINWIRE2 , 
  pip R19C18 S2END0 -> F4_B2 , 
  pip R20C16 W2MID0 -> N2BEG0 , 
  pip R20C17 F4_B2 -> F4_B_PINWIRE2 , 
  pip R20C17 S2END2 -> W2BEG0 , 
  pip R20C17 W2BEG0 -> F4_B2 , 
  pip R21C15 F4_B0 -> F4_B_PINWIRE0 , 
  pip R21C15 W2MID1 -> F4_B0 , 
  pip R21C16 S6END2 -> W2BEG1 , 
  pip R21C18 F4_B0 -> F4_B_PINWIRE0 , 
  pip R21C18 F4_B2 -> F4_B_PINWIRE2 , 
  pip R21C18 N2MID0 -> F4_B0 , 
  pip R21C18 N2MID0 -> F4_B2 , 
  pip R22C18 W2MID0 -> N2BEG0 , 
  ;
net "instruction_wire<8>" , 
  outpin "p/ram_1024_x_18" DOA8 ,
  inpin "k/inc_pc_vector<8>" F1 ,
  inpin "k/sy<0>" G1 ,
  inpin "k/sy<1>" G1 ,
  inpin "k/sy<2>" G1 ,
  inpin "k/sy<3>" G1 ,
  inpin "k/sy<4>" G1 ,
  inpin "k/sy<5>" G1 ,
  inpin "k/sy<6>" G1 ,
  inpin "k/sy<7>" G1 ,
  pip BRAMR14C2 BRAM_DOA0 -> S6BEG6 , 
  pip BRAMR14C2 BRAM_DOA0 -> W6BEG6 , 
  pip BRAMR17C2 S6MID6 -> W2BEG6 , 
  pip R11C15 F1_B0 -> F1_B_PINWIRE0 , 
  pip R11C15 W2MID6 -> F1_B0 , 
  pip R11C16 N6MID6 -> W2BEG6 , 
  pip R14C16 W6MID6 -> N6BEG6 , 
  pip R17C16 W2MID6 -> S2BEG6 , 
  pip R17C17 W2END6 -> W2BEG6 , 
  pip R17C18 W2MID6 -> S2BEG6 , 
  pip R18C16 G1_B2 -> G1_B_PINWIRE2 , 
  pip R18C16 W2END6 -> G1_B2 , 
  pip R18C18 G1_B2 -> G1_B_PINWIRE2 , 
  pip R18C18 S2MID6 -> G1_B2 , 
  pip R18C18 S2MID6 -> W2BEG6 , 
  pip R19C16 G1_B2 -> G1_B_PINWIRE2 , 
  pip R19C16 S2END6 -> G1_B2 , 
  pip R19C18 G1_B2 -> G1_B_PINWIRE2 , 
  pip R19C18 S2END6 -> G1_B2 , 
  pip R19C18 S2END6 -> S2BEG6 , 
  pip R20C17 G1_B2 -> G1_B_PINWIRE2 , 
  pip R20C17 W2MID6 -> G1_B2 , 
  pip R20C18 S2MID6 -> W2BEG6 , 
  pip R21C15 G1_B0 -> G1_B_PINWIRE0 , 
  pip R21C15 W2MID7 -> G1_B0 , 
  pip R21C16 N2END6 -> W2BEG7 , 
  pip R21C18 G1_B0 -> G1_B_PINWIRE0 , 
  pip R21C18 G1_B2 -> G1_B_PINWIRE2 , 
  pip R21C18 S2BEG6 -> G1_B0 , 
  pip R21C18 S2END6 -> G1_B2 , 
  pip R21C18 S2END6 -> S2BEG6 , 
  pip R23C16 W2END4 -> N2BEG6 , 
  pip R23C18 S2END6 -> W2BEG4 , 
  ;
net "instruction_wire<9>" , 
  outpin "p/ram_1024_x_18" DOA9 ,
  inpin "k/inc_pc_vector<8>" G2 ,
  inpin "k/sy<0>" G2 ,
  inpin "k/sy<1>" G2 ,
  inpin "k/sy<2>" G2 ,
  inpin "k/sy<3>" G2 ,
  inpin "k/sy<4>" G2 ,
  inpin "k/sy<5>" G2 ,
  inpin "k/sy<6>" G2 ,
  inpin "k/sy<7>" G2 ,
  pip BRAMR14C2 BRAM_DOA1 -> OMUX6 , 
  pip BRAMR14C2 BRAM_DOA1 -> S2BEG5 , 
  pip BRAMR14C2 BRAM_DOA1 -> W2BEG5 , 
  pip BRAMR14C2 OMUX6 -> S6BEG2 , 
  pip BRAMR15C2 S2MID5 -> W2BEG5 , 
  pip BRAMR16C2 S2END5 -> S2BEG5 , 
  pip BRAMR17C2 S6MID2 -> W6BEG2 , 
  pip BRAMR18C2 S2END5 -> S2BEG5 , 
  pip BRAMR18C2 S2END5 -> W2BEG3 , 
  pip BRAMR20C2 S2END5 -> W2BEG3 , 
  pip R11C15 G2_B0 -> G2_B_PINWIRE0 , 
  pip R11C15 S2BEG2 -> G2_B0 , 
  pip R11C15 W2END0 -> S2BEG2 , 
  pip R11C17 N2END_N7 -> W2BEG0 , 
  pip R14C17 W2END5 -> N2BEG7 , 
  pip R15C17 W2END5 -> S2BEG7 , 
  pip R17C16 W6MID2 -> S2BEG2 , 
  pip R17C17 S2END7 -> S2BEG5 , 
  pip R18C16 G2_B2 -> G2_B_PINWIRE2 , 
  pip R18C16 S2MID2 -> G2_B2 , 
  pip R18C17 W2END3 -> S2BEG5 , 
  pip R18C18 G2_B2 -> G2_B_PINWIRE2 , 
  pip R18C18 W2MID3 -> G2_B2 , 
  pip R19C16 G2_B2 -> G2_B_PINWIRE2 , 
  pip R19C16 N2MID3 -> G2_B2 , 
  pip R19C17 S2END5 -> S2BEG3 , 
  pip R19C18 G2_B2 -> G2_B_PINWIRE2 , 
  pip R19C18 N2MID3 -> G2_B2 , 
  pip R20C16 W2MID3 -> N2BEG3 , 
  pip R20C16 W2MID3 -> S2BEG3 , 
  pip R20C17 G2_B2 -> G2_B_PINWIRE2 , 
  pip R20C17 S2END5 -> W2BEG3 , 
  pip R20C17 S2MID3 -> G2_B2 , 
  pip R20C18 W2MID3 -> N2BEG3 , 
  pip R20C18 W2MID3 -> S2BEG3 , 
  pip R21C15 G2_B0 -> G2_B_PINWIRE0 , 
  pip R21C15 W2MID3 -> G2_B0 , 
  pip R21C16 S2MID3 -> W2BEG3 , 
  pip R21C18 G2_B0 -> G2_B_PINWIRE0 , 
  pip R21C18 G2_B2 -> G2_B_PINWIRE2 , 
  pip R21C18 S2MID3 -> G2_B0 , 
  pip R21C18 S2MID3 -> G2_B2 , 
  ;
net "interrupt" , 
  outpin "interrupt" XQ ,
  inpin "k/clean_int" BY ,
  inpin "k/int_enable" F2 ,
  pip R17C17 BY2 -> BY_PINWIRE2 , 
  pip R17C17 W2MID2 -> BY2 , 
  pip R17C18 W2END2 -> W2BEG2 , 
  pip R17C19 N2END1 -> W2BEG2 , 
  pip R19C18 F2_B3 -> F2_B_PINWIRE3 , 
  pip R19C18 W2END4 -> F2_B3 , 
  pip R19C19 OMUX_N10 -> N2BEG1 , 
  pip R19C19 OMUX_N12 -> W2BEG4 , 
  pip R20C19 XQ1 -> OMUX10 , 
  pip R20C19 XQ1 -> OMUX12 , 
  ;
net "interrupt_ack" , 
  outpin "interrupt_ack" YQ ,
  inpin "k/int_enable" F3 ,
  inpin "k/int_enable" G3 ,
  pip R18C18 W2END1 -> S2BEG3 , 
  pip R18C19 OMUX2 -> W2BEG1 , 
  pip R18C19 YQ0 -> OMUX2 , 
  pip R19C18 F3_B3 -> F3_B_PINWIRE3 , 
  pip R19C18 G3_B3 -> G3_B_PINWIRE3 , 
  pip R19C18 S2MID3 -> F3_B3 , 
  pip R19C18 S2MID3 -> G3_B3 , 
  ;
net "interrupt_and0000" , 
  outpin "k/int_enable" X ,
  inpin "interrupt" CE ,
  pip R19C18 X3 -> OMUX2 , 
  pip R20C18 SE_S -> E2BEG7 , 
  pip R20C19 E2BEG7 -> CE_B1 , 
  pip R20C19 E2END7 -> E2BEG7 , 
  ;
net "k/active_interrupt" , 
  outpin "k/active_interrupt" YQ ,
  inpin "address_wire<0>" BY ,
  inpin "address_wire<2>" BY ,
  inpin "address_wire<4>" BY ,
  inpin "address_wire<6>" BY ,
  inpin "address_wire<8>" BY ,
  inpin "interrupt_ack" BY ,
  inpin "k/active_interrupt" G1 ,
  inpin "k/int_enable" G2 ,
  inpin "k/memory_write" F4 ,
  inpin "k/memory_write" G4 ,
  inpin "k/register_write" G3 ,
  inpin "k/shadow_carry" CE ,
  inpin "k/shadow_zero" CE ,
  inpin "k/stack_address<0>" CE ,
  inpin "k/stack_address<2>" CE ,
  inpin "k/stack_address<4>" CE ,
  inpin "write_strobe" G3 ,
  pip R10C17 N6END5 -> S2BEG5 , 
  pip R11C15 BY1 -> BY_PINWIRE1 , 
  pip R11C15 W2END5 -> BY1 , 
  pip R11C17 S2MID5 -> W2BEG5 , 
  pip R12C15 BY1 -> BY_PINWIRE1 , 
  pip R12C15 BY3 -> BY_PINWIRE3 , 
  pip R12C15 W2MID5 -> BY1 , 
  pip R12C15 W2MID5 -> BY3 , 
  pip R12C16 N2MID5 -> W2BEG5 , 
  pip R13C15 BY1 -> BY_PINWIRE1 , 
  pip R13C15 BY3 -> BY_PINWIRE3 , 
  pip R13C15 W2END5 -> BY1 , 
  pip R13C15 W2END5 -> BY3 , 
  pip R13C16 W2MID5 -> N2BEG5 , 
  pip R13C17 N6MID5 -> W2BEG5 , 
  pip R14C16 E2BEG7 -> CE_B1 , 
  pip R14C16 N2MID7 -> E2BEG7 , 
  pip R15C15 N2MID7 -> E2BEG7 , 
  pip R15C16 E2MID7 -> CE_B1 , 
  pip R15C16 E2MID7 -> CE_B3 , 
  pip R15C16 E2MID7 -> N2BEG7 , 
  pip R16C15 N2END7 -> N2BEG7 , 
  pip R16C15 W2MID6 -> CE_B0 , 
  pip R16C16 N2END5 -> W2BEG6 , 
  pip R16C17 OMUX_N12 -> N6BEG5 , 
  pip R17C17 G1_B3 -> G1_B_PINWIRE3 , 
  pip R17C17 OMUX0 -> S2BEG0 , 
  pip R17C17 S2BEG0 -> G1_B3 , 
  pip R17C17 YQ3 -> OMUX0 , 
  pip R17C17 YQ3 -> OMUX12 , 
  pip R17C17 YQ3 -> OMUX3 , 
  pip R17C17 YQ3 -> OMUX5 , 
  pip R17C17 YQ3 -> OMUX8 , 
  pip R17C18 G3_B0 -> G3_B_PINWIRE0 , 
  pip R17C18 OMUX_E8 -> G3_B0 , 
  pip R17C18 OMUX_E8 -> S2BEG5 , 
  pip R18C15 W2END5 -> N2BEG7 , 
  pip R18C16 W2MID5 -> N2BEG5 , 
  pip R18C16 W2MID5 -> S2BEG5 , 
  pip R18C17 F4_B1 -> F4_B_PINWIRE1 , 
  pip R18C17 G4_B1 -> G4_B_PINWIRE1 , 
  pip R18C17 OMUX_S3 -> W2BEG5 , 
  pip R18C17 OMUX_S5 -> F4_B1 , 
  pip R18C17 OMUX_S5 -> G4_B1 , 
  pip R18C18 S2MID5 -> E2BEG5 , 
  pip R18C19 BY0 -> BY_PINWIRE0 , 
  pip R18C19 E2BEG3 -> BY0 , 
  pip R18C19 E2END5 -> E2BEG3 , 
  pip R19C15 G3_B3 -> G3_B_PINWIRE3 , 
  pip R19C15 W2MID3 -> G3_B3 , 
  pip R19C16 S2MID5 -> E2BEG5 , 
  pip R19C16 W2END3 -> W2BEG3 , 
  pip R19C17 S2END0 -> S2BEG0 , 
  pip R19C18 E2BEG5 -> G2_B3 , 
  pip R19C18 E2END5 -> E2BEG5 , 
  pip R19C18 G2_B3 -> G2_B_PINWIRE3 , 
  pip R19C18 S2END5 -> W2BEG3 , 
  pip R20C15 W2MID7 -> CE_B1 , 
  pip R20C16 N2END6 -> W2BEG7 , 
  pip R22C16 W2MID6 -> N2BEG6 , 
  pip R22C17 S2END_S0 -> W2BEG6 , 
  ;
net "k/alu_result<0>" , 
  outpin "k/alu_result<0>" X ,
  inpin "k/high_zero_carry" F1 ,
  inpin "k/sy<0>" BY ,
  pip R19C16 BY2 -> BY_PINWIRE2 , 
  pip R19C16 W2END2 -> BY2 , 
  pip R19C18 N2MID2 -> W2BEG2 , 
  pip R20C17 F1_B1 -> F1_B_PINWIRE1 , 
  pip R20C17 OMUX_W1 -> F1_B1 , 
  pip R20C18 OMUX4 -> N2BEG2 , 
  pip R20C18 X1 -> OMUX1 , 
  pip R20C18 X1 -> OMUX4 , 
  ;
net "k/alu_result<1>" , 
  outpin "k/alu_result<1>" X ,
  inpin "k/high_zero_carry" F2 ,
  inpin "k/sy<1>" BY ,
  pip R20C17 F2_B1 -> F2_B_PINWIRE1 , 
  pip R20C17 OMUX_N11 -> F2_B1 , 
  pip R21C17 X2 -> E2BEG3 , 
  pip R21C17 X2 -> OMUX11 , 
  pip R21C18 BY2 -> BY_PINWIRE2 , 
  pip R21C18 E2MID3 -> BY2 , 
  ;
net "k/alu_result<2>" , 
  outpin "k/alu_result<2>" X ,
  inpin "k/high_zero_carry" F4 ,
  inpin "k/sy<2>" BY ,
  pip R20C17 F4_B1 -> F4_B_PINWIRE1 , 
  pip R20C17 OMUX_N15 -> F4_B1 , 
  pip R21C17 X3 -> OMUX15 , 
  pip R21C17 X3 -> OMUX7 , 
  pip R21C18 BY0 -> BY_PINWIRE0 , 
  pip R21C18 OMUX_E7 -> BY0 , 
  ;
net "k/alu_result<3>" , 
  outpin "k/alu_result<3>" X ,
  inpin "k/high_zero_carry" F3 ,
  inpin "k/sy<3>" BY ,
  pip R20C17 F3_B1 -> F3_B_PINWIRE1 , 
  pip R20C17 N2MID2 -> F3_B1 , 
  pip R21C15 BY0 -> BY_PINWIRE0 , 
  pip R21C15 OMUX_W6 -> BY0 , 
  pip R21C16 OMUX6 -> E2BEG2 , 
  pip R21C16 X1 -> OMUX6 , 
  pip R21C17 E2MID2 -> N2BEG2 , 
  ;
net "k/alu_result<4>" , 
  outpin "k/alu_result<4>" X ,
  inpin "k/high_zero_carry" G1 ,
  inpin "k/sy<4>" BY ,
  pip R19C17 N6MID3 -> E2BEG3 , 
  pip R19C18 BY2 -> BY_PINWIRE2 , 
  pip R19C18 E2MID3 -> BY2 , 
  pip R20C17 G1_B1 -> G1_B_PINWIRE1 , 
  pip R20C17 N2MID0 -> G1_B1 , 
  pip R21C17 NW_N -> N2BEG0 , 
  pip R22C17 X3 -> N6BEG3 , 
  pip R22C17 X3 -> OMUX9 , 
  ;
net "k/alu_result<5>" , 
  outpin "k/alu_result<5>" X ,
  inpin "k/high_zero_carry" G4 ,
  inpin "k/sy<5>" BY ,
  pip R18C16 BY2 -> BY_PINWIRE2 , 
  pip R18C16 W2MID3 -> BY2 , 
  pip R18C17 N2END2 -> W2BEG3 , 
  pip R20C17 G4_B1 -> G4_B_PINWIRE1 , 
  pip R20C17 OMUX4 -> N2BEG2 , 
  pip R20C17 X0 -> G4_B1 , 
  pip R20C17 X0 -> OMUX4 , 
  ;
net "k/alu_result<6>" , 
  outpin "k/alu_result<6>" X ,
  inpin "k/high_zero_carry" G3 ,
  inpin "k/sy<6>" BY ,
  pip R19C17 X3 -> OMUX4 , 
  pip R20C17 BY2 -> BY_PINWIRE2 , 
  pip R20C17 G3_B1 -> G3_B_PINWIRE1 , 
  pip R20C17 OMUX_S4 -> BY2 , 
  pip R20C17 OMUX_S4 -> G3_B1 , 
  ;
net "k/alu_result<7>" , 
  outpin "k/alu_result<7>" X ,
  inpin "k/high_zero_carry" G2 ,
  inpin "k/sy<7>" BY ,
  pip BRAMR18C2 E2END_S0 -> S2BEG7 , 
  pip BRAMR20C2 S2END7 -> W2BEG5 , 
  pip R17C17 N2MID0 -> E2BEG0 , 
  pip R18C17 NW_N -> N2BEG0 , 
  pip R18C18 BY2 -> BY_PINWIRE2 , 
  pip R18C18 OMUX_NE12 -> BY2 , 
  pip R19C17 X2 -> OMUX12 , 
  pip R19C17 X2 -> OMUX9 , 
  pip R20C17 G2_B1 -> G2_B_PINWIRE1 , 
  pip R20C17 W2END5 -> G2_B1 , 
  ;
net "k/arith_carry" , 
  outpin "k/arith_result<7>" YQ ,
  inpin "k/sel_carry<3>" F1 ,
  pip R16C15 F1_B3 -> F1_B_PINWIRE3 , 
  pip R16C15 W2MID1 -> F1_B3 , 
  pip R16C16 N2END0 -> W2BEG1 , 
  pip R18C16 NW_N -> N2BEG0 , 
  pip R19C16 YQ0 -> OMUX9 , 
  ;
net "k/arith_internal_carry<0>" , 
  outpin "k/arith_result<0>" COUT ,
  inpin "k/arith_result<1>" CIN ,
  pip R21C16 COUT0 -> CIN2 , 
  ;
net "k/arith_internal_carry<2>" , 
  outpin "k/arith_result<1>" COUT ,
  inpin "k/arith_result<3>" CIN ,
  pip R21C16 COUT2 -> COUT_N1 , 
  ;
net "k/arith_internal_carry<4>" , 
  outpin "k/arith_result<3>" COUT ,
  inpin "k/arith_result<5>" CIN ,
  pip R20C16 COUT0 -> CIN2 , 
  ;
net "k/arith_internal_carry<6>" , 
  outpin "k/arith_result<5>" COUT ,
  inpin "k/arith_result<7>" CIN ,
  pip R20C16 COUT2 -> COUT_N1 , 
  ;
net "k/arith_result<0>" , 
  outpin "k/arith_result<0>" YQ ,
  inpin "k/alu_result<0>" G1 ,
  pip R20C16 OMUX_N10 -> E2BEG1 , 
  pip R20C18 E2END1 -> G1_B1 , 
  pip R20C18 G1_B1 -> G1_B_PINWIRE1 , 
  pip R21C16 YQ0 -> OMUX10 , 
  ;
net "k/arith_result<0>/ProtoComp3.GNDF.0_0" gnd, 
  outpin "XDL_DUMMY_R14C4_SLICE_X7Y21" Y ,
  inpin "d/Result<0>1" BX ,
  pip R14C4 Y3 -> OMUX2 , 
  pip R14C5 BX0 -> BX_PINWIRE0 , 
  pip R14C5 OMUX_E2 -> BX0 , 
  ;
net "k/arith_result<0>/ProtoComp3.GNDF.0_1" gnd, 
  outpin "XDL_DUMMY_R24C3_SLICE_X5Y1" Y ,
  inpin "c/counter<0>" BX ,
  pip R24C3 BX0 -> BX_PINWIRE0 , 
  pip R24C3 OMUX2 -> BX0 , 
  pip R24C3 Y3 -> OMUX2 , 
  ;
net "k/arith_result<0>/ProtoComp3.GNDF.0_2" gnd, 
  outpin "XDL_DUMMY_R24C9_SLICE_X17Y1" Y ,
  inpin "c/clk_o1" BY ,
  pip R24C9 BY0 -> BY_PINWIRE0 , 
  pip R24C9 OMUX6 -> BY0 , 
  pip R24C9 Y3 -> OMUX6 , 
  ;
net "k/arith_result<0>/ProtoComp3.GNDF.0_3" gnd, 
  outpin "XDL_DUMMY_R16C15_SLICE_X28Y17" Y ,
  inpin "k/reset_delay" BY ,
  inpin "k/sel_carry<1>" BX ,
  pip R15C16 BY2 -> BY_PINWIRE2 , 
  pip R15C16 OMUX_NE12 -> BY2 , 
  pip R16C15 BX1 -> BX_PINWIRE1 , 
  pip R16C15 OMUX13 -> BX1 , 
  pip R16C15 Y2 -> OMUX12 , 
  pip R16C15 Y2 -> OMUX13 , 
  ;
net "k/arith_result<0>/ProtoComp3.GNDF.0_4" gnd, 
  outpin "k/internal_reset" X ,
  inpin "k/stack_address<0>" BX ,
  pip R15C16 BX1 -> BX_PINWIRE1 , 
  pip R15C16 OMUX13 -> BX1 , 
  pip R15C16 X0 -> OMUX13 , 
  ;
net "k/arith_result<0>/ProtoComp3.GNDF.0_5" gnd, 
  outpin "XDL_DUMMY_R13C18_SLICE_X35Y23" Y ,
  inpin "p/ram_1024_x_18" SSRA ,
  inpin "p/ram_1024_x_18" WEA ,
  pip BRAMR14C2 E2MID0 -> BRAM_SR0 , 
  pip BRAMR15C2 E2MID0 -> BRAM_SR2 , 
  pip R13C18 OMUX2 -> S2BEG0 , 
  pip R13C18 OMUX4 -> S2BEG2 , 
  pip R13C18 Y3 -> OMUX2 , 
  pip R13C18 Y3 -> OMUX4 , 
  pip R14C18 S2MID0 -> E2BEG0 , 
  pip R15C18 S2END2 -> E2BEG0 , 
  ;
net "k/arith_result<0>/ProtoComp3.GNDF.0_6" gnd, 
  outpin "XDL_DUMMY_R9C11_SLICE_X21Y31" Y ,
  inpin "d/Result<0>" BX ,
  pip R9C11 Y3 -> OMUX2 , 
  pip R9C12 BX0 -> BX_PINWIRE0 , 
  pip R9C12 OMUX_E2 -> BX0 , 
  ;
net "k/arith_result<1>" , 
  outpin "k/arith_result<1>" XQ ,
  inpin "k/alu_result<1>" G2 ,
  pip R21C16 XQ2 -> OMUX7 , 
  pip R21C17 G2_B2 -> G2_B_PINWIRE2 , 
  pip R21C17 OMUX_E7 -> G2_B2 , 
  ;
net "k/arith_result<2>" , 
  outpin "k/arith_result<1>" YQ ,
  inpin "k/alu_result<2>" G1 ,
  pip R21C16 YQ2 -> OMUX2 , 
  pip R21C17 G1_B3 -> G1_B_PINWIRE3 , 
  pip R21C17 OMUX_E2 -> G1_B3 , 
  ;
net "k/arith_result<3>" , 
  outpin "k/arith_result<3>" XQ ,
  inpin "k/alu_result<3>" G3 ,
  pip R20C16 XQ0 -> OMUX4 , 
  pip R21C16 G3_B1 -> G3_B_PINWIRE1 , 
  pip R21C16 OMUX_S4 -> G3_B1 , 
  ;
net "k/arith_result<4>" , 
  outpin "k/arith_result<3>" YQ ,
  inpin "k/alu_result<4>" G4 ,
  pip R20C16 OMUX2 -> S2BEG0 , 
  pip R20C16 YQ0 -> OMUX2 , 
  pip R22C17 G4_B3 -> G4_B_PINWIRE3 , 
  pip R22C17 N2MID6 -> G4_B3 , 
  pip R23C16 S2END_S0 -> E2BEG6 , 
  pip R23C17 E2MID6 -> N2BEG6 , 
  ;
net "k/arith_result<5>" , 
  outpin "k/arith_result<5>" XQ ,
  inpin "k/alu_result<5>" G2 ,
  pip R20C16 XQ2 -> OMUX7 , 
  pip R20C17 G2_B0 -> G2_B_PINWIRE0 , 
  pip R20C17 OMUX_E7 -> G2_B0 , 
  ;
net "k/arith_result<6>" , 
  outpin "k/arith_result<5>" YQ ,
  inpin "k/alu_result<6>" G3 ,
  pip R19C17 G3_B3 -> G3_B_PINWIRE3 , 
  pip R19C17 OMUX_NE12 -> G3_B3 , 
  pip R20C16 YQ2 -> OMUX12 , 
  ;
net "k/arith_result<7>" , 
  outpin "k/arith_result<7>" XQ ,
  inpin "k/alu_result<7>" G4 ,
  pip R19C16 XQ0 -> OMUX2 , 
  pip R19C17 G4_B2 -> G4_B_PINWIRE2 , 
  pip R19C17 OMUX_E2 -> G4_B2 , 
  ;
net "k/call_type" , 
  outpin "k/stack_address<4>" Y ,
  inpin "k/stack_address<0>" G3 ,
  inpin "k/stack_address<2>" F3 ,
  inpin "k/stack_address<2>" G3 ,
  inpin "k/stack_address<4>" F4 ,
  pip R14C16 F4_B1 -> F4_B_PINWIRE1 , 
  pip R14C16 OMUX13 -> F4_B1 , 
  pip R14C16 Y1 -> OMUX13 , 
  pip R14C16 Y1 -> OMUX4 , 
  pip R15C16 F3_B3 -> F3_B_PINWIRE3 , 
  pip R15C16 G3_B1 -> G3_B_PINWIRE1 , 
  pip R15C16 G3_B3 -> G3_B_PINWIRE3 , 
  pip R15C16 OMUX_S4 -> F3_B3 , 
  pip R15C16 OMUX_S4 -> G3_B1 , 
  pip R15C16 OMUX_S4 -> G3_B3 , 
  ;
net "k/carry_flag" , 
  outpin "k/carry_flag" XQ ,
  inpin "k/arith_result<0>" F3 ,
  inpin "k/shadow_carry" BY ,
  inpin "k/shift_in" G2 ,
  inpin "k/valid_to_move" G1 ,
  pip R14C15 G1_B1 -> G1_B_PINWIRE1 , 
  pip R14C15 OMUX_N10 -> G1_B1 , 
  pip R15C15 XQ1 -> OMUX10 , 
  pip R15C15 XQ1 -> OMUX3 , 
  pip R15C15 XQ1 -> OMUX4 , 
  pip R16C15 BY0 -> BY_PINWIRE0 , 
  pip R16C15 OMUX_S3 -> S6BEG5 , 
  pip R16C15 OMUX_S4 -> BY0 , 
  pip R19C15 S6MID5 -> E2BEG5 , 
  pip R19C16 E2MID5 -> G2_B1 , 
  pip R19C16 G2_B1 -> G2_B_PINWIRE1 , 
  pip R21C16 F3_B0 -> F3_B_PINWIRE0 , 
  pip R21C16 N2MID4 -> F3_B0 , 
  pip R22C15 S6END5 -> E2BEG4 , 
  pip R22C16 E2MID4 -> N2BEG4 , 
  ;
net "k/clean_int" , 
  outpin "k/clean_int" YQ ,
  inpin "k/active_interrupt" G3 ,
  pip R17C17 G3_B3 -> G3_B_PINWIRE3 , 
  pip R17C17 OMUX6 -> G3_B3 , 
  pip R17C17 YQ2 -> OMUX6 , 
  ;
net "k/condition_met" , 
  outpin "k/valid_to_move" Y ,
  inpin "k/normal_count" F2 ,
  inpin "k/valid_to_move" F3 ,
  pip R14C15 F2_B2 -> F2_B_PINWIRE2 , 
  pip R14C15 F3_B1 -> F3_B_PINWIRE1 , 
  pip R14C15 Y1 -> F2_B2 , 
  pip R14C15 Y1 -> F3_B1 , 
  ;
net "k/flag_enable" , 
  outpin "k/active_interrupt" X ,
  inpin "k/carry_flag" CE ,
  inpin "k/zero_flag" CE ,
  pip R15C15 W2END7 -> CE_B1 , 
  pip R15C17 N2END6 -> W2BEG7 , 
  pip R17C17 OMUX11 -> S6BEG7 , 
  pip R17C17 OMUX9 -> N2BEG6 , 
  pip R17C17 X3 -> OMUX11 , 
  pip R17C17 X3 -> OMUX9 , 
  pip R20C17 S6MID7 -> CE_B3 , 
  ;
net "k/flag_write" , 
  outpin "k/flag_write" YQ ,
  inpin "k/active_interrupt" F4 ,
  pip R17C17 F4_B3 -> F4_B_PINWIRE3 , 
  pip R17C17 OMUX13 -> F4_B3 , 
  pip R17C17 YQ1 -> OMUX13 , 
  ;
net "k/high_zero_carry" , 
  outpin "k/high_zero_carry" COUT ,
  inpin "k/zero_flag" CIN ,
  pip R20C17 COUT1 -> CIN3 , 
  ;
net "k/inc_pc_vector<0>" , 
  outpin "k/inc_pc_vector<0>" X ,
  inpin "address_wire<0>" F4 ,
  pip R13C15 F4_B1 -> F4_B_PINWIRE1 , 
  pip R13C15 X0 -> F4_B1 , 
  ;
net "k/inc_pc_vector<1>" , 
  outpin "k/inc_pc_vector<0>" Y ,
  inpin "address_wire<0>" G1 ,
  pip R13C15 G1_B1 -> G1_B_PINWIRE1 , 
  pip R13C15 Y0 -> G1_B1 , 
  ;
net "k/inc_pc_vector<2>" , 
  outpin "k/inc_pc_vector<2>" X ,
  inpin "address_wire<2>" F3 ,
  pip R13C15 F3_B3 -> F3_B_PINWIRE3 , 
  pip R13C15 X2 -> F3_B3 , 
  ;
net "k/inc_pc_vector<3>" , 
  outpin "k/inc_pc_vector<2>" Y ,
  inpin "address_wire<2>" G4 ,
  pip R13C15 E2BEG7 -> G4_B3 , 
  pip R13C15 G4_B3 -> G4_B_PINWIRE3 , 
  pip R13C15 Y2 -> E2BEG7 , 
  ;
net "k/inc_pc_vector<4>" , 
  outpin "k/inc_pc_vector<4>" X ,
  inpin "address_wire<4>" F4 ,
  pip R12C15 F4_B1 -> F4_B_PINWIRE1 , 
  pip R12C15 X0 -> F4_B1 , 
  ;
net "k/inc_pc_vector<5>" , 
  outpin "k/inc_pc_vector<4>" Y ,
  inpin "address_wire<4>" G4 ,
  pip R12C15 G4_B1 -> G4_B_PINWIRE1 , 
  pip R12C15 OMUX13 -> G4_B1 , 
  pip R12C15 Y0 -> OMUX13 , 
  ;
net "k/inc_pc_vector<6>" , 
  outpin "k/inc_pc_vector<6>" X ,
  inpin "address_wire<6>" F3 ,
  pip R12C15 F3_B3 -> F3_B_PINWIRE3 , 
  pip R12C15 X2 -> F3_B3 , 
  ;
net "k/inc_pc_vector<7>" , 
  outpin "k/inc_pc_vector<6>" Y ,
  inpin "address_wire<6>" G2 ,
  pip R12C15 G2_B3 -> G2_B_PINWIRE3 , 
  pip R12C15 Y2 -> G2_B3 , 
  ;
net "k/inc_pc_vector<8>" , 
  outpin "k/inc_pc_vector<8>" X ,
  inpin "address_wire<8>" F4 ,
  pip R11C15 F4_B1 -> F4_B_PINWIRE1 , 
  pip R11C15 X0 -> F4_B1 , 
  ;
net "k/inc_pc_vector<9>" , 
  outpin "k/inc_pc_vector<8>" Y ,
  inpin "address_wire<8>" G1 ,
  pip R11C15 G1_B1 -> G1_B_PINWIRE1 , 
  pip R11C15 Y0 -> G1_B1 , 
  ;
net "k/int_enable" , 
  outpin "k/int_enable" YQ ,
  inpin "k/active_interrupt" G4 ,
  pip R17C17 G4_B3 -> G4_B_PINWIRE3 , 
  pip R17C17 W2MID7 -> G4_B3 , 
  pip R17C18 N2END6 -> W2BEG7 , 
  pip R19C18 OMUX9 -> N2BEG6 , 
  pip R19C18 YQ3 -> OMUX9 , 
  ;
net "k/int_update_enable" , 
  outpin "k/memory_write" X ,
  inpin "k/int_enable" CE ,
  pip R18C17 X1 -> OMUX2 , 
  pip R19C17 SE_S -> E2BEG7 , 
  pip R19C18 E2MID7 -> CE_B3 , 
  ;
net "k/internal_reset" , 
  outpin "k/internal_reset" YQ ,
  inpin "address_wire<0>" SR ,
  inpin "address_wire<2>" SR ,
  inpin "address_wire<4>" SR ,
  inpin "address_wire<6>" SR ,
  inpin "address_wire<8>" SR ,
  inpin "k/active_interrupt" SR ,
  inpin "k/carry_flag" SR ,
  inpin "k/clean_int" SR ,
  inpin "k/int_enable" SR ,
  inpin "k/stack_address<0>" SR ,
  inpin "k/stack_address<2>" SR ,
  inpin "k/stack_address<4>" SR ,
  inpin "k/t_state" SR ,
  inpin "k/zero_flag" SR ,
  inpin "write_strobe" SR ,
  pip BRAMR15C2 E2END4 -> E2BEG2 , 
  pip BRAMR15C2 E2END4 -> S2BEG3 , 
  pip BRAMR17C2 S2END3 -> S2BEG1 , 
  pip BRAMR17C2 S2END3 -> W2BEG1 , 
  pip BRAMR19C2 S2END1 -> S2BEG1 , 
  pip BRAMR20C2 S2MID1 -> W2BEG1 , 
  pip R11C15 W2MID1 -> SR1 , 
  pip R11C16 N2MID1 -> W2BEG1 , 
  pip R12C15 E2BEG1 -> SR1 , 
  pip R12C15 E2BEG1 -> SR3 , 
  pip R12C15 N2MID1 -> E2BEG1 , 
  pip R12C16 E2MID1 -> N2BEG1 , 
  pip R13C14 W2END1 -> S2BEG3 , 
  pip R13C15 W2MID1 -> N2BEG1 , 
  pip R13C15 W2MID1 -> S2BEG1 , 
  pip R13C15 W2MID1 -> SR1 , 
  pip R13C15 W2MID1 -> SR3 , 
  pip R13C16 N2END0 -> W2BEG1 , 
  pip R14C15 E2BEG1 -> SR3 , 
  pip R14C15 S2MID1 -> E2BEG1 , 
  pip R14C16 E2MID1 -> SR1 , 
  pip R15C14 S2END3 -> E2BEG1 , 
  pip R15C15 E2MID1 -> SR1 , 
  pip R15C16 N6BEG0 -> SR1 , 
  pip R15C16 N6BEG0 -> SR3 , 
  pip R15C16 OMUX0 -> N2BEG0 , 
  pip R15C16 OMUX0 -> N6BEG0 , 
  pip R15C16 YQ0 -> OMUX0 , 
  pip R15C16 YQ0 -> OMUX7 , 
  pip R15C17 OMUX_E7 -> E2BEG4 , 
  pip R15C19 E2MID2 -> S2BEG2 , 
  pip R17C17 W2END1 -> S2BEG3 , 
  pip R17C17 W2END1 -> SR3 , 
  pip R17C17 W2MID0 -> SR2 , 
  pip R17C18 W2END0 -> SR0 , 
  pip R17C18 W2END0 -> W2BEG0 , 
  pip R17C19 S2END2 -> W2BEG0 , 
  pip R19C17 S2END3 -> E2BEG1 , 
  pip R19C18 E2MID1 -> SR3 , 
  pip R20C17 W2END1 -> SR3 , 
  ;
net "k/io_initial_decode" , 
  outpin "write_strobe" Y ,
  inpin "write_strobe" F4 ,
  pip R17C18 F4_B0 -> F4_B_PINWIRE0 , 
  pip R17C18 Y0 -> F4_B0 , 
  ;
net "k/logical_result<0>" , 
  outpin "k/logical_result<0>" XQ ,
  inpin "k/alu_result<0>" G3 ,
  inpin "k/parity" F3 ,
  pip R20C16 OMUX6 -> E2BEG2 , 
  pip R20C16 OMUX6 -> S2BEG2 , 
  pip R20C16 XQ1 -> OMUX6 , 
  pip R20C18 E2END2 -> G3_B1 , 
  pip R20C18 G3_B1 -> G3_B_PINWIRE1 , 
  pip R22C16 F3_B1 -> F3_B_PINWIRE1 , 
  pip R22C16 S2END2 -> F3_B1 , 
  ;
net "k/logical_result<1>" , 
  outpin "k/logical_result<1>" XQ ,
  inpin "k/alu_result<1>" G4 ,
  inpin "k/parity" F1 ,
  pip R21C17 G4_B2 -> G4_B_PINWIRE2 , 
  pip R21C17 OMUX2 -> G4_B2 , 
  pip R21C17 OMUX2 -> S2BEG0 , 
  pip R21C17 XQ0 -> OMUX2 , 
  pip R22C16 F1_B1 -> F1_B_PINWIRE1 , 
  pip R22C16 W2MID0 -> F1_B1 , 
  pip R22C17 S2MID0 -> W2BEG0 , 
  ;
net "k/logical_result<2>" , 
  outpin "k/logical_result<2>" XQ ,
  inpin "k/alu_result<2>" G4 ,
  inpin "k/parity" F4 ,
  pip R21C17 G4_B3 -> G4_B_PINWIRE3 , 
  pip R21C17 OMUX13 -> G4_B3 , 
  pip R21C17 XQ1 -> OMUX13 , 
  pip R21C17 XQ1 -> OMUX5 , 
  pip R22C16 F4_B1 -> F4_B_PINWIRE1 , 
  pip R22C16 OMUX_SW5 -> F4_B1 , 
  ;
net "k/logical_result<3>" , 
  outpin "k/logical_result<3>" XQ ,
  inpin "k/alu_result<3>" G1 ,
  inpin "k/parity" F2 ,
  pip R21C16 G1_B1 -> G1_B_PINWIRE1 , 
  pip R21C16 OMUX_N10 -> G1_B1 , 
  pip R22C16 F2_B1 -> F2_B_PINWIRE1 , 
  pip R22C16 OMUX9 -> F2_B1 , 
  pip R22C16 XQ3 -> OMUX10 , 
  pip R22C16 XQ3 -> OMUX9 , 
  ;
net "k/logical_result<4>" , 
  outpin "k/logical_result<4>" XQ ,
  inpin "k/alu_result<4>" G3 ,
  inpin "k/parity" G3 ,
  pip R19C18 OMUX6 -> S6BEG2 , 
  pip R19C18 XQ1 -> OMUX6 , 
  pip R22C16 G3_B1 -> G3_B_PINWIRE1 , 
  pip R22C16 W2END2 -> G3_B1 , 
  pip R22C17 G3_B3 -> G3_B_PINWIRE3 , 
  pip R22C17 W2MID2 -> G3_B3 , 
  pip R22C18 S6MID2 -> W2BEG2 , 
  ;
net "k/logical_result<5>" , 
  outpin "k/logical_result<5>" XQ ,
  inpin "k/alu_result<5>" G3 ,
  inpin "k/parity" G2 ,
  pip R18C16 XQ1 -> OMUX3 , 
  pip R19C16 OMUX_S3 -> S2BEG5 , 
  pip R20C16 S2MID5 -> E2BEG5 , 
  pip R20C17 E2MID5 -> G3_B0 , 
  pip R20C17 G3_B0 -> G3_B_PINWIRE0 , 
  pip R21C16 S2END5 -> S2BEG5 , 
  pip R22C16 G2_B1 -> G2_B_PINWIRE1 , 
  pip R22C16 S2MID5 -> G2_B1 , 
  ;
net "k/logical_result<6>" , 
  outpin "k/logical_result<6>" XQ ,
  inpin "k/alu_result<6>" G1 ,
  inpin "k/parity" G4 ,
  pip R19C17 G1_B3 -> G1_B_PINWIRE3 , 
  pip R19C17 OMUX2 -> G1_B3 , 
  pip R19C17 OMUX2 -> S2BEG1 , 
  pip R19C17 XQ1 -> OMUX2 , 
  pip R22C16 G4_B1 -> G4_B_PINWIRE1 , 
  pip R22C16 W2MID7 -> G4_B1 , 
  pip R22C17 S2END_S1 -> W2BEG7 , 
  ;
net "k/logical_result<7>" , 
  outpin "k/logical_result<7>" YQ ,
  inpin "k/alu_result<7>" G3 ,
  inpin "k/parity" G1 ,
  pip R18C17 OMUX6 -> S6BEG2 , 
  pip R18C17 YQ3 -> OMUX3 , 
  pip R18C17 YQ3 -> OMUX6 , 
  pip R19C17 G3_B2 -> G3_B_PINWIRE2 , 
  pip R19C17 OMUX_S3 -> G3_B2 , 
  pip R22C16 G1_B1 -> G1_B_PINWIRE1 , 
  pip R22C16 N2END1 -> G1_B1 , 
  pip R24C16 W2MID1 -> N2BEG1 , 
  pip R24C17 S6END2 -> W2BEG1 , 
  ;
net "k/memory_enable" , 
  outpin "k/logical_result<7>" X ,
  inpin "k/store_data<0>" SR ,
  inpin "k/store_data<1>" SR ,
  inpin "k/store_data<2>" SR ,
  inpin "k/store_data<3>" SR ,
  inpin "k/store_data<4>" SR ,
  inpin "k/store_data<5>" SR ,
  inpin "k/store_data<6>" SR ,
  inpin "k/store_data<7>" SR ,
  inpin "k/store_loop[0].memory_bit/F5.S1" SR ,
  inpin "k/store_loop[1].memory_bit/F5.S1" SR ,
  inpin "k/store_loop[2].memory_bit/F5.S1" SR ,
  inpin "k/store_loop[3].memory_bit/F5.S1" SR ,
  inpin "k/store_loop[4].memory_bit/F5.S1" SR ,
  inpin "k/store_loop[5].memory_bit/F5.S1" SR ,
  inpin "k/store_loop[6].memory_bit/F5.S1" SR ,
  inpin "k/store_loop[7].memory_bit/F5.S1" SR ,
  pip BIOIC16 W2MID7 -> N2BEG7 , 
  pip BIOIC17 S6END_S0 -> W2BEG7 , 
  pip R18C16 N2MID0 -> E2BEG0 , 
  pip R18C17 E2MID0 -> SR0 , 
  pip R18C17 E2MID0 -> SR2 , 
  pip R18C17 X3 -> S2BEG0 , 
  pip R18C17 X3 -> S6BEG0 , 
  pip R19C15 W2END0 -> SR0 , 
  pip R19C15 W2END0 -> SR2 , 
  pip R19C16 W2MID0 -> N2BEG0 , 
  pip R19C16 W2MID0 -> S2BEG0 , 
  pip R19C17 S2MID0 -> W2BEG0 , 
  pip R20C15 W2MID0 -> SR0 , 
  pip R20C15 W2MID0 -> SR2 , 
  pip R20C16 S2MID0 -> W2BEG0 , 
  pip R21C17 S6MID0 -> E2BEG0 , 
  pip R21C18 E2MID0 -> S2BEG0 , 
  pip R22C16 E2BEG0 -> SR0 , 
  pip R22C16 E2BEG0 -> SR2 , 
  pip R22C16 N2END_N7 -> E2BEG0 , 
  pip R22C17 S6C0 -> SR0 , 
  pip R22C17 S6C0 -> SR2 , 
  pip R22C18 E2BEG0 -> SR0 , 
  pip R22C18 E2BEG0 -> SR2 , 
  pip R22C18 S2MID0 -> E2BEG0 , 
  pip R23C17 E2BEG0 -> SR0 , 
  pip R23C17 E2BEG0 -> SR2 , 
  pip R23C17 N2MID0 -> E2BEG0 , 
  pip R23C18 E2MID0 -> SR0 , 
  pip R23C18 E2MID0 -> SR2 , 
  pip R24C17 S6END0 -> N2BEG0 , 
  ;
net "k/memory_write" , 
  outpin "k/memory_write" YQ ,
  inpin "k/logical_result<7>" F2 ,
  pip R18C17 F2_B3 -> F2_B_PINWIRE3 , 
  pip R18C17 OMUX9 -> F2_B3 , 
  pip R18C17 YQ1 -> OMUX9 , 
  ;
net "k/move_group" , 
  outpin "k/normal_count" Y ,
  inpin "k/normal_count" F3 ,
  pip R14C15 F3_B2 -> F3_B_PINWIRE2 , 
  pip R14C15 Y2 -> F3_B2 , 
  ;
net "k/normal_count" , 
  outpin "k/normal_count" X ,
  inpin "address_wire<0>" BX ,
  inpin "address_wire<0>" F2 ,
  inpin "address_wire<0>" G2 ,
  inpin "address_wire<2>" F2 ,
  inpin "address_wire<2>" G2 ,
  inpin "address_wire<4>" F1 ,
  inpin "address_wire<4>" G1 ,
  inpin "address_wire<6>" F4 ,
  inpin "address_wire<6>" G4 ,
  inpin "address_wire<8>" F3 ,
  inpin "address_wire<8>" G3 ,
  pip R11C15 F3_B1 -> F3_B_PINWIRE1 , 
  pip R11C15 G3_B1 -> G3_B_PINWIRE1 , 
  pip R11C15 N2MID3 -> F3_B1 , 
  pip R11C15 N2MID3 -> G3_B1 , 
  pip R12C15 F1_B1 -> F1_B_PINWIRE1 , 
  pip R12C15 F4_B3 -> F4_B_PINWIRE3 , 
  pip R12C15 G1_B1 -> G1_B_PINWIRE1 , 
  pip R12C15 G4_B3 -> G4_B_PINWIRE3 , 
  pip R12C15 N2END1 -> F1_B1 , 
  pip R12C15 N2END1 -> G1_B1 , 
  pip R12C15 N2END1 -> N2BEG3 , 
  pip R12C15 N2END7 -> F4_B3 , 
  pip R12C15 N2END7 -> G4_B3 , 
  pip R13C15 BX1 -> BX_PINWIRE1 , 
  pip R13C15 F2_B1 -> F2_B_PINWIRE1 , 
  pip R13C15 F2_B3 -> F2_B_PINWIRE3 , 
  pip R13C15 G2_B1 -> G2_B_PINWIRE1 , 
  pip R13C15 G2_B3 -> G2_B_PINWIRE3 , 
  pip R13C15 OMUX_N11 -> F2_B1 , 
  pip R13C15 OMUX_N11 -> F2_B3 , 
  pip R13C15 OMUX_N11 -> G2_B1 , 
  pip R13C15 OMUX_N11 -> G2_B3 , 
  pip R13C15 OMUX_N15 -> BX1 , 
  pip R14C15 OMUX11 -> N2BEG7 , 
  pip R14C15 X2 -> N2BEG1 , 
  pip R14C15 X2 -> OMUX11 , 
  pip R14C15 X2 -> OMUX15 , 
  ;
net "k/parity" , 
  outpin "k/parity" Y ,
  inpin "k/sel_carry<3>" G2 ,
  pip R16C15 G2_B3 -> G2_B_PINWIRE3 , 
  pip R16C15 W2MID4 -> G2_B3 , 
  pip R16C16 N6END4 -> W2BEG4 , 
  pip R22C16 Y1 -> N6BEG4 , 
  ;
net "k/pc_value_carry<1>" , 
  outpin "address_wire<0>" COUT ,
  inpin "address_wire<2>" CIN ,
  pip R13C15 COUT1 -> CIN3 , 
  ;
net "k/pc_value_carry<3>" , 
  outpin "address_wire<2>" COUT ,
  inpin "address_wire<4>" CIN ,
  pip R13C15 COUT3 -> COUT_N3 , 
  ;
net "k/pc_value_carry<5>" , 
  outpin "address_wire<4>" COUT ,
  inpin "address_wire<6>" CIN ,
  pip R12C15 COUT1 -> CIN3 , 
  ;
net "k/pc_value_carry<7>" , 
  outpin "address_wire<6>" COUT ,
  inpin "address_wire<8>" CIN ,
  pip R12C15 COUT3 -> COUT_N3 , 
  ;
net "k/pc_vector_carry<1>" , 
  outpin "k/inc_pc_vector<0>" COUT ,
  inpin "k/inc_pc_vector<2>" CIN ,
  pip R13C15 COUT0 -> CIN2 , 
  ;
net "k/pc_vector_carry<3>" , 
  outpin "k/inc_pc_vector<2>" COUT ,
  inpin "k/inc_pc_vector<4>" CIN ,
  pip R13C15 COUT2 -> COUT_N1 , 
  ;
net "k/pc_vector_carry<5>" , 
  outpin "k/inc_pc_vector<4>" COUT ,
  inpin "k/inc_pc_vector<6>" CIN ,
  pip R12C15 COUT0 -> CIN2 , 
  ;
net "k/pc_vector_carry<7>" , 
  outpin "k/inc_pc_vector<6>" COUT ,
  inpin "k/inc_pc_vector<8>" CIN ,
  pip R12C15 COUT2 -> COUT_N1 , 
  ;
net "k/push_or_pop_type" , 
  outpin "k/sel_group" X ,
  inpin "k/stack_address<0>" F3 ,
  pip R15C16 F3_B1 -> F3_B_PINWIRE1 , 
  pip R15C16 N2END1 -> W2BEG2 , 
  pip R15C16 W2BEG2 -> F3_B1 , 
  pip R17C16 OMUX_N10 -> N2BEG1 , 
  pip R18C16 X0 -> OMUX10 , 
  ;
net "k/register_enable" , 
  outpin "k/register_enable" X ,
  inpin "k/sy<0>" SR ,
  inpin "k/sy<1>" SR ,
  inpin "k/sy<2>" SR ,
  inpin "k/sy<3>" SR ,
  inpin "k/sy<4>" SR ,
  inpin "k/sy<5>" SR ,
  inpin "k/sy<6>" SR ,
  inpin "k/sy<7>" SR ,
  pip R17C16 N2END2 -> E2BEG3 , 
  pip R17C18 E2END3 -> S2BEG2 , 
  pip R18C15 N2MID0 -> E2BEG0 , 
  pip R18C16 E2MID0 -> SR2 , 
  pip R18C17 E2END0 -> E2BEG0 , 
  pip R18C18 E2MID0 -> SR2 , 
  pip R19C15 OMUX0 -> N2BEG0 , 
  pip R19C15 OMUX0 -> S6BEG0 , 
  pip R19C15 OMUX6 -> E2BEG2 , 
  pip R19C15 X1 -> OMUX0 , 
  pip R19C15 X1 -> OMUX6 , 
  pip R19C16 E2MID2 -> N2BEG2 , 
  pip R19C16 W2END0 -> SR2 , 
  pip R19C17 E2END2 -> E2BEG0 , 
  pip R19C17 E2END2 -> E2BEG2 , 
  pip R19C18 E2MID0 -> S2BEG0 , 
  pip R19C18 E2MID0 -> SR2 , 
  pip R19C18 E2MID2 -> S2BEG2 , 
  pip R19C18 S2END2 -> W2BEG0 , 
  pip R20C17 W2MID0 -> SR2 , 
  pip R20C18 S2MID0 -> W2BEG0 , 
  pip R21C15 S6B0 -> SR0 , 
  pip R21C18 E2BEG0 -> SR0 , 
  pip R21C18 E2BEG0 -> SR2 , 
  pip R21C18 S2END2 -> E2BEG0 , 
  ;
net "k/register_write" , 
  outpin "k/register_write" YQ ,
  inpin "k/register_enable" F1 ,
  pip R19C15 F1_B1 -> F1_B_PINWIRE1 , 
  pip R19C15 OMUX2 -> F1_B1 , 
  pip R19C15 YQ3 -> OMUX2 , 
  ;
net "k/reset_delay" , 
  outpin "k/reset_delay" YQ ,
  inpin "k/internal_reset" BY ,
  pip R15C16 BY0 -> BY_PINWIRE0 , 
  pip R15C16 OMUX6 -> BY0 , 
  pip R15C16 YQ2 -> OMUX6 , 
  ;
net "k/sel_arith" , 
  outpin "k/register_write" X ,
  inpin "k/arith_result<0>" SR ,
  inpin "k/arith_result<1>" SR ,
  inpin "k/arith_result<3>" SR ,
  inpin "k/arith_result<5>" SR ,
  inpin "k/arith_result<7>" SR ,
  pip R19C15 OMUX4 -> S2BEG2 , 
  pip R19C15 X3 -> E2BEG0 , 
  pip R19C15 X3 -> OMUX4 , 
  pip R19C15 X3 -> S2BEG0 , 
  pip R19C16 E2MID0 -> SR0 , 
  pip R20C15 S2MID0 -> E2BEG0 , 
  pip R20C16 E2MID0 -> SR0 , 
  pip R20C16 E2MID0 -> SR2 , 
  pip R21C15 S2END2 -> E2BEG0 , 
  pip R21C16 E2MID0 -> SR0 , 
  pip R21C16 E2MID0 -> SR2 , 
  ;
net "k/sel_carry<1>" , 
  outpin "k/sel_carry<1>" COUT ,
  inpin "k/sel_carry<3>" CIN ,
  pip R16C15 COUT1 -> CIN3 , 
  ;
net "k/sel_carry<3>" , 
  outpin "k/sel_carry<3>" COUT ,
  inpin "k/carry_flag" CIN ,
  pip R16C15 COUT3 -> COUT_N3 , 
  ;
net "k/sel_group" , 
  outpin "k/sel_group" YQ ,
  inpin "k/alu_result<0>" BX ,
  inpin "k/alu_result<1>" BX ,
  inpin "k/alu_result<2>" BX ,
  inpin "k/alu_result<3>" BX ,
  inpin "k/alu_result<4>" BX ,
  inpin "k/alu_result<5>" BX ,
  inpin "k/alu_result<6>" BX ,
  inpin "k/alu_result<7>" BX ,
  pip BRAMR20C2 E2END7 -> S2BEG6 , 
  pip BRAMR21C2 S2MID6 -> W2BEG6 , 
  pip R18C16 OMUX2 -> S2BEG0 , 
  pip R18C16 OMUX2 -> S2BEG1 , 
  pip R18C16 OMUX2 -> S6BEG1 , 
  pip R18C16 YQ0 -> OMUX2 , 
  pip R19C16 S2MID1 -> E2BEG1 , 
  pip R19C16 SE_S -> E2BEG7 , 
  pip R19C17 BX2 -> BX_PINWIRE2 , 
  pip R19C17 BX3 -> BX_PINWIRE3 , 
  pip R19C17 E2MID1 -> BX2 , 
  pip R19C17 E2MID7 -> BX3 , 
  pip R19C17 E2MID7 -> S2BEG7 , 
  pip R20C17 BX0 -> BX_PINWIRE0 , 
  pip R20C17 S2BEG0 -> BX0 , 
  pip R20C17 S2MID7 -> E2BEG7 , 
  pip R20C17 W2END_N6 -> S2BEG0 , 
  pip R20C18 BX1 -> BX_PINWIRE1 , 
  pip R20C18 E2MID7 -> BX1 , 
  pip R21C16 BX1 -> BX_PINWIRE1 , 
  pip R21C16 S2BEG6 -> BX1 , 
  pip R21C16 S2END_S0 -> S2BEG6 , 
  pip R21C16 S6MID1 -> E2BEG1 , 
  pip R21C17 BX2 -> BX_PINWIRE2 , 
  pip R21C17 BX3 -> BX_PINWIRE3 , 
  pip R21C17 E2MID1 -> BX2 , 
  pip R21C17 S2END7 -> BX3 , 
  pip R21C17 S2END7 -> S2BEG7 , 
  pip R22C17 BX3 -> BX_PINWIRE3 , 
  pip R22C17 S2MID7 -> BX3 , 
  ;
net "k/sel_logical" , 
  outpin "k/flag_write" X ,
  inpin "k/logical_result<0>" SR ,
  inpin "k/logical_result<1>" SR ,
  inpin "k/logical_result<2>" SR ,
  inpin "k/logical_result<3>" SR ,
  inpin "k/logical_result<4>" SR ,
  inpin "k/logical_result<5>" SR ,
  inpin "k/logical_result<6>" SR ,
  inpin "k/logical_result<7>" SR ,
  pip R17C17 OMUX2 -> S2BEG1 , 
  pip R17C17 OMUX2 -> S6BEG0 , 
  pip R17C17 OMUX2 -> S6BEG1 , 
  pip R17C17 X1 -> OMUX2 , 
  pip R17C17 X1 -> OMUX7 , 
  pip R17C18 OMUX_E7 -> E2BEG4 , 
  pip R17C19 E2END4 -> S2BEG3 , 
  pip R18C16 W2MID1 -> SR1 , 
  pip R18C17 E2BEG1 -> SR3 , 
  pip R18C17 S2MID1 -> E2BEG1 , 
  pip R18C17 S2MID1 -> W2BEG1 , 
  pip R19C17 S6B0 -> SR1 , 
  pip R19C18 W2END1 -> SR1 , 
  pip R19C19 S2END3 -> W2BEG1 , 
  pip R20C16 W2MID1 -> SR1 , 
  pip R20C17 S6MID1 -> W2BEG1 , 
  pip R21C17 S6C0 -> SR0 , 
  pip R21C17 S6C0 -> SR1 , 
  pip R22C16 W2MID1 -> SR3 , 
  pip R22C17 N2MID1 -> W2BEG1 , 
  pip R23C17 S6END1 -> N2BEG1 , 
  ;
net "k/shadow_carry" , 
  outpin "k/shadow_carry" YQ ,
  inpin "k/sel_carry<1>" F1 ,
  pip R16C15 F1_B1 -> F1_B_PINWIRE1 , 
  pip R16C15 OMUX2 -> F1_B1 , 
  pip R16C15 YQ0 -> OMUX2 , 
  ;
net "k/shadow_zero" , 
  outpin "k/shadow_zero" YQ ,
  inpin "k/zero_flag" F1 ,
  pip R20C15 OMUX4 -> E2BEG2 , 
  pip R20C15 YQ1 -> OMUX4 , 
  pip R20C17 E2BEG0 -> F1_B3 , 
  pip R20C17 E2END2 -> E2BEG0 , 
  pip R20C17 F1_B3 -> F1_B_PINWIRE3 , 
  ;
net "k/shift_carry" , 
  outpin "k/shift_carry" YQ ,
  inpin "k/sel_carry<1>" G2 ,
  pip R16C15 G2_B1 -> G2_B_PINWIRE1 , 
  pip R16C15 N2MID5 -> G2_B1 , 
  pip R17C15 N2END5 -> N2BEG5 , 
  pip R19C15 OMUX_N12 -> N2BEG5 , 
  pip R20C15 YQ3 -> OMUX12 , 
  ;
net "k/shift_in" , 
  outpin "k/shift_in" X ,
  inpin "k/shift_result<1>" G3 ,
  inpin "k/shift_result<7>" F2 ,
  pip R19C16 F2_B3 -> F2_B_PINWIRE3 , 
  pip R19C16 X1 -> F2_B3 , 
  pip R19C16 X1 -> OMUX4 , 
  pip R20C16 G3_B3 -> G3_B_PINWIRE3 , 
  pip R20C16 OMUX_S4 -> G3_B3 , 
  ;
net "k/shift_result<0>" , 
  outpin "k/shift_result<1>" YQ ,
  inpin "k/alu_result<0>" G2 ,
  pip R20C16 YQ3 -> OMUX8 , 
  pip R20C17 OMUX_E8 -> E2BEG4 , 
  pip R20C18 E2MID4 -> G2_B1 , 
  pip R20C18 G2_B1 -> G2_B_PINWIRE1 , 
  ;
net "k/shift_result<1>" , 
  outpin "k/shift_result<1>" XQ ,
  inpin "k/alu_result<1>" G3 ,
  pip R20C16 XQ3 -> OMUX3 , 
  pip R21C17 G3_B2 -> G3_B_PINWIRE2 , 
  pip R21C17 OMUX_SE3 -> G3_B2 , 
  ;
net "k/shift_result<2>" , 
  outpin "k/shift_result<3>" YQ ,
  inpin "k/alu_result<2>" G2 ,
  pip R21C16 YQ3 -> OMUX8 , 
  pip R21C17 G2_B3 -> G2_B_PINWIRE3 , 
  pip R21C17 OMUX_E8 -> G2_B3 , 
  ;
net "k/shift_result<3>" , 
  outpin "k/shift_result<3>" XQ ,
  inpin "k/alu_result<3>" G4 ,
  pip R21C16 G4_B1 -> G4_B_PINWIRE1 , 
  pip R21C16 OMUX13 -> G4_B1 , 
  pip R21C16 XQ3 -> OMUX13 , 
  ;
net "k/shift_result<4>" , 
  outpin "k/shift_result<5>" YQ ,
  inpin "k/alu_result<4>" G1 ,
  pip R22C17 G1_B3 -> G1_B_PINWIRE3 , 
  pip R22C17 OMUX2 -> G1_B3 , 
  pip R22C17 YQ1 -> OMUX2 , 
  ;
net "k/shift_result<5>" , 
  outpin "k/shift_result<5>" XQ ,
  inpin "k/alu_result<5>" G1 ,
  pip R20C17 G1_B0 -> G1_B_PINWIRE0 , 
  pip R20C17 N2END7 -> G1_B0 , 
  pip R22C17 OMUX11 -> N2BEG7 , 
  pip R22C17 XQ1 -> OMUX11 , 
  ;
net "k/shift_result<6>" , 
  outpin "k/shift_result<7>" YQ ,
  inpin "k/alu_result<6>" G2 ,
  pip R19C16 YQ3 -> OMUX8 , 
  pip R19C17 G2_B3 -> G2_B_PINWIRE3 , 
  pip R19C17 OMUX_E8 -> G2_B3 , 
  ;
net "k/shift_result<7>" , 
  outpin "k/shift_result<7>" XQ ,
  inpin "k/alu_result<7>" G2 ,
  pip R19C16 XQ3 -> OMUX7 , 
  pip R19C17 G2_B2 -> G2_B_PINWIRE2 , 
  pip R19C17 OMUX_E7 -> G2_B2 , 
  ;
net "k/stack_address<0>" , 
  outpin "k/stack_address<0>" XQ ,
  inpin "k/stack_address<0>" F2 ,
  inpin "k/stack_pop_data<0>" F1 ,
  inpin "k/stack_pop_data<0>" G1 ,
  inpin "k/stack_pop_data<1>" F1 ,
  inpin "k/stack_pop_data<1>" G1 ,
  inpin "k/stack_pop_data<2>" F1 ,
  inpin "k/stack_pop_data<2>" G1 ,
  inpin "k/stack_pop_data<3>" F1 ,
  inpin "k/stack_pop_data<3>" G1 ,
  inpin "k/stack_pop_data<4>" F1 ,
  inpin "k/stack_pop_data<4>" G1 ,
  inpin "k/stack_pop_data<5>" F1 ,
  inpin "k/stack_pop_data<5>" G1 ,
  inpin "k/stack_pop_data<6>" F1 ,
  inpin "k/stack_pop_data<6>" G1 ,
  inpin "k/stack_pop_data<7>" F1 ,
  inpin "k/stack_pop_data<7>" G1 ,
  inpin "k/stack_pop_data<8>" F1 ,
  inpin "k/stack_pop_data<8>" G1 ,
  inpin "k/stack_pop_data<9>" F1 ,
  inpin "k/stack_pop_data<9>" G1 ,
  pip R11C15 F1_B2 -> F1_B_PINWIRE2 , 
  pip R11C15 G1_B2 -> G1_B_PINWIRE2 , 
  pip R11C15 W2MID7 -> F1_B2 , 
  pip R11C15 W2MID7 -> G1_B2 , 
  pip R11C16 F1_B2 -> F1_B_PINWIRE2 , 
  pip R11C16 G1_B2 -> G1_B_PINWIRE2 , 
  pip R11C16 N2END6 -> F1_B2 , 
  pip R11C16 N2END6 -> G1_B2 , 
  pip R11C16 N2END6 -> W2BEG7 , 
  pip R12C14 F1_B0 -> F1_B_PINWIRE0 , 
  pip R12C14 G1_B0 -> G1_B_PINWIRE0 , 
  pip R12C14 W2MID7 -> F1_B0 , 
  pip R12C14 W2MID7 -> G1_B0 , 
  pip R12C15 N2MID7 -> W2BEG7 , 
  pip R12C16 F1_B0 -> F1_B_PINWIRE0 , 
  pip R12C16 F1_B2 -> F1_B_PINWIRE2 , 
  pip R12C16 G1_B0 -> G1_B_PINWIRE0 , 
  pip R12C16 G1_B2 -> G1_B_PINWIRE2 , 
  pip R12C16 N2MID6 -> F1_B0 , 
  pip R12C16 N2MID6 -> F1_B2 , 
  pip R12C16 N2MID6 -> G1_B0 , 
  pip R12C16 N2MID6 -> G1_B2 , 
  pip R13C14 F1_B0 -> F1_B_PINWIRE0 , 
  pip R13C14 G1_B0 -> G1_B_PINWIRE0 , 
  pip R13C14 W2END7 -> F1_B0 , 
  pip R13C14 W2END7 -> G1_B0 , 
  pip R13C15 W2MID7 -> N2BEG7 , 
  pip R13C15 W2MID7 -> S2BEG7 , 
  pip R13C16 E2BEG7 -> F1_B0 , 
  pip R13C16 E2BEG7 -> G1_B0 , 
  pip R13C16 F1_B0 -> F1_B_PINWIRE0 , 
  pip R13C16 F1_B2 -> F1_B_PINWIRE2 , 
  pip R13C16 G1_B0 -> G1_B_PINWIRE0 , 
  pip R13C16 G1_B2 -> G1_B_PINWIRE2 , 
  pip R13C16 N2END6 -> E2BEG7 , 
  pip R13C16 N2END6 -> F1_B2 , 
  pip R13C16 N2END6 -> G1_B2 , 
  pip R13C16 N2END6 -> N2BEG6 , 
  pip R13C16 N2END6 -> W2BEG7 , 
  pip R14C15 F1_B0 -> F1_B_PINWIRE0 , 
  pip R14C15 G1_B0 -> G1_B_PINWIRE0 , 
  pip R14C15 S2MID7 -> F1_B0 , 
  pip R14C15 S2MID7 -> G1_B0 , 
  pip R14C16 F1_B0 -> F1_B_PINWIRE0 , 
  pip R14C16 G1_B0 -> G1_B_PINWIRE0 , 
  pip R14C16 OMUX_N15 -> F1_B0 , 
  pip R14C16 OMUX_N15 -> G1_B0 , 
  pip R15C16 F2_B1 -> F2_B_PINWIRE1 , 
  pip R15C16 OMUX9 -> F2_B1 , 
  pip R15C16 OMUX9 -> N2BEG6 , 
  pip R15C16 XQ1 -> OMUX15 , 
  pip R15C16 XQ1 -> OMUX9 , 
  ;
net "k/stack_address<1>" , 
  outpin "k/stack_address<0>" YQ ,
  inpin "k/stack_address<0>" G1 ,
  inpin "k/stack_pop_data<0>" F2 ,
  inpin "k/stack_pop_data<0>" G2 ,
  inpin "k/stack_pop_data<1>" F2 ,
  inpin "k/stack_pop_data<1>" G2 ,
  inpin "k/stack_pop_data<2>" F2 ,
  inpin "k/stack_pop_data<2>" G2 ,
  inpin "k/stack_pop_data<3>" F2 ,
  inpin "k/stack_pop_data<3>" G2 ,
  inpin "k/stack_pop_data<4>" F2 ,
  inpin "k/stack_pop_data<4>" G2 ,
  inpin "k/stack_pop_data<5>" F2 ,
  inpin "k/stack_pop_data<5>" G2 ,
  inpin "k/stack_pop_data<6>" F2 ,
  inpin "k/stack_pop_data<6>" G2 ,
  inpin "k/stack_pop_data<7>" F2 ,
  inpin "k/stack_pop_data<7>" G2 ,
  inpin "k/stack_pop_data<8>" F2 ,
  inpin "k/stack_pop_data<8>" G2 ,
  inpin "k/stack_pop_data<9>" F2 ,
  inpin "k/stack_pop_data<9>" G2 ,
  pip R11C15 F2_B2 -> F2_B_PINWIRE2 , 
  pip R11C15 G2_B2 -> G2_B_PINWIRE2 , 
  pip R11C15 W2MID3 -> F2_B2 , 
  pip R11C15 W2MID3 -> G2_B2 , 
  pip R11C16 F2_B2 -> F2_B_PINWIRE2 , 
  pip R11C16 G2_B2 -> G2_B_PINWIRE2 , 
  pip R11C16 N2END2 -> F2_B2 , 
  pip R11C16 N2END2 -> G2_B2 , 
  pip R11C16 N2END2 -> W2BEG3 , 
  pip R12C14 F2_B0 -> F2_B_PINWIRE0 , 
  pip R12C14 G2_B0 -> G2_B_PINWIRE0 , 
  pip R12C14 W2MID3 -> F2_B0 , 
  pip R12C14 W2MID3 -> G2_B0 , 
  pip R12C15 N2MID3 -> W2BEG3 , 
  pip R12C16 F2_B0 -> F2_B_PINWIRE0 , 
  pip R12C16 F2_B2 -> F2_B_PINWIRE2 , 
  pip R12C16 G2_B0 -> G2_B_PINWIRE0 , 
  pip R12C16 G2_B2 -> G2_B_PINWIRE2 , 
  pip R12C16 N2MID2 -> F2_B0 , 
  pip R12C16 N2MID2 -> F2_B2 , 
  pip R12C16 N2MID2 -> G2_B0 , 
  pip R12C16 N2MID2 -> G2_B2 , 
  pip R13C14 F2_B0 -> F2_B_PINWIRE0 , 
  pip R13C14 G2_B0 -> G2_B_PINWIRE0 , 
  pip R13C14 W2END3 -> F2_B0 , 
  pip R13C14 W2END3 -> G2_B0 , 
  pip R13C15 W2MID3 -> N2BEG3 , 
  pip R13C16 E2BEG3 -> F2_B0 , 
  pip R13C16 E2BEG3 -> G2_B0 , 
  pip R13C16 F2_B0 -> F2_B_PINWIRE0 , 
  pip R13C16 F2_B2 -> F2_B_PINWIRE2 , 
  pip R13C16 G2_B0 -> G2_B_PINWIRE0 , 
  pip R13C16 G2_B2 -> G2_B_PINWIRE2 , 
  pip R13C16 N2END2 -> E2BEG3 , 
  pip R13C16 N2END2 -> F2_B2 , 
  pip R13C16 N2END2 -> G2_B2 , 
  pip R13C16 N2END2 -> N2BEG2 , 
  pip R13C16 N2END2 -> W2BEG3 , 
  pip R14C15 F2_B0 -> F2_B_PINWIRE0 , 
  pip R14C15 G2_B0 -> G2_B_PINWIRE0 , 
  pip R14C15 OMUX_WN14 -> F2_B0 , 
  pip R14C15 OMUX_WN14 -> G2_B0 , 
  pip R14C16 F2_B0 -> F2_B_PINWIRE0 , 
  pip R14C16 G2_B0 -> G2_B_PINWIRE0 , 
  pip R14C16 N2MID2 -> F2_B0 , 
  pip R14C16 N2MID2 -> G2_B0 , 
  pip R15C16 G1_B1 -> G1_B_PINWIRE1 , 
  pip R15C16 OMUX2 -> G1_B1 , 
  pip R15C16 OMUX4 -> N2BEG2 , 
  pip R15C16 YQ1 -> OMUX14 , 
  pip R15C16 YQ1 -> OMUX2 , 
  pip R15C16 YQ1 -> OMUX4 , 
  ;
net "k/stack_address<2>" , 
  outpin "k/stack_address<2>" XQ ,
  inpin "k/stack_address<2>" F1 ,
  inpin "k/stack_pop_data<0>" F3 ,
  inpin "k/stack_pop_data<0>" G3 ,
  inpin "k/stack_pop_data<1>" F3 ,
  inpin "k/stack_pop_data<1>" G3 ,
  inpin "k/stack_pop_data<2>" F3 ,
  inpin "k/stack_pop_data<2>" G3 ,
  inpin "k/stack_pop_data<3>" F3 ,
  inpin "k/stack_pop_data<3>" G3 ,
  inpin "k/stack_pop_data<4>" F3 ,
  inpin "k/stack_pop_data<4>" G3 ,
  inpin "k/stack_pop_data<5>" F3 ,
  inpin "k/stack_pop_data<5>" G3 ,
  inpin "k/stack_pop_data<6>" F3 ,
  inpin "k/stack_pop_data<6>" G3 ,
  inpin "k/stack_pop_data<7>" F3 ,
  inpin "k/stack_pop_data<7>" G3 ,
  inpin "k/stack_pop_data<8>" F3 ,
  inpin "k/stack_pop_data<8>" G3 ,
  inpin "k/stack_pop_data<9>" F3 ,
  inpin "k/stack_pop_data<9>" G3 ,
  pip R11C15 F3_B2 -> F3_B_PINWIRE2 , 
  pip R11C15 G3_B2 -> G3_B_PINWIRE2 , 
  pip R11C15 W2MID5 -> F3_B2 , 
  pip R11C15 W2MID5 -> G3_B2 , 
  pip R11C16 F3_B2 -> F3_B_PINWIRE2 , 
  pip R11C16 G3_B2 -> G3_B_PINWIRE2 , 
  pip R11C16 N2MID5 -> F3_B2 , 
  pip R11C16 N2MID5 -> G3_B2 , 
  pip R11C16 N2MID5 -> W2BEG5 , 
  pip R12C14 F3_B0 -> F3_B_PINWIRE0 , 
  pip R12C14 G3_B0 -> G3_B_PINWIRE0 , 
  pip R12C14 W2MID5 -> F3_B0 , 
  pip R12C14 W2MID5 -> G3_B0 , 
  pip R12C15 N2END4 -> E2BEG5 , 
  pip R12C15 N2END4 -> W2BEG5 , 
  pip R12C16 E2MID5 -> F3_B0 , 
  pip R12C16 E2MID5 -> G3_B0 , 
  pip R12C16 F3_B0 -> F3_B_PINWIRE0 , 
  pip R12C16 F3_B2 -> F3_B_PINWIRE2 , 
  pip R12C16 G3_B0 -> G3_B_PINWIRE0 , 
  pip R12C16 G3_B2 -> G3_B_PINWIRE2 , 
  pip R12C16 N2END5 -> F3_B2 , 
  pip R12C16 N2END5 -> G3_B2 , 
  pip R12C16 N2END5 -> N2BEG5 , 
  pip R13C14 F3_B0 -> F3_B_PINWIRE0 , 
  pip R13C14 G3_B0 -> G3_B_PINWIRE0 , 
  pip R13C14 W2MID4 -> F3_B0 , 
  pip R13C14 W2MID4 -> G3_B0 , 
  pip R13C15 N2MID4 -> W2BEG4 , 
  pip R13C16 F3_B0 -> F3_B_PINWIRE0 , 
  pip R13C16 F3_B2 -> F3_B_PINWIRE2 , 
  pip R13C16 G3_B0 -> G3_B_PINWIRE0 , 
  pip R13C16 G3_B2 -> G3_B_PINWIRE2 , 
  pip R13C16 N2MID5 -> F3_B0 , 
  pip R13C16 N2MID5 -> F3_B2 , 
  pip R13C16 N2MID5 -> G3_B0 , 
  pip R13C16 N2MID5 -> G3_B2 , 
  pip R14C14 W2END_N6 -> S2BEG0 , 
  pip R14C15 F3_B0 -> F3_B_PINWIRE0 , 
  pip R14C15 G3_B0 -> G3_B_PINWIRE0 , 
  pip R14C15 W2MID4 -> F3_B0 , 
  pip R14C15 W2MID4 -> G3_B0 , 
  pip R14C15 W2MID4 -> N2BEG4 , 
  pip R14C16 F3_B0 -> F3_B_PINWIRE0 , 
  pip R14C16 G3_B0 -> G3_B_PINWIRE0 , 
  pip R14C16 OMUX_N11 -> F3_B0 , 
  pip R14C16 OMUX_N11 -> G3_B0 , 
  pip R14C16 OMUX_N12 -> N2BEG5 , 
  pip R14C16 OMUX_N12 -> W2BEG4 , 
  pip R15C14 S2MID0 -> E2BEG0 , 
  pip R15C16 E2END0 -> F1_B3 , 
  pip R15C16 F1_B3 -> F1_B_PINWIRE3 , 
  pip R15C16 OMUX11 -> W2BEG6 , 
  pip R15C16 XQ3 -> OMUX11 , 
  pip R15C16 XQ3 -> OMUX12 , 
  ;
net "k/stack_address<3>" , 
  outpin "k/stack_address<2>" YQ ,
  inpin "k/stack_address<2>" G1 ,
  inpin "k/stack_pop_data<0>" F4 ,
  inpin "k/stack_pop_data<0>" G4 ,
  inpin "k/stack_pop_data<1>" F4 ,
  inpin "k/stack_pop_data<1>" G4 ,
  inpin "k/stack_pop_data<2>" F4 ,
  inpin "k/stack_pop_data<2>" G4 ,
  inpin "k/stack_pop_data<3>" F4 ,
  inpin "k/stack_pop_data<3>" G4 ,
  inpin "k/stack_pop_data<4>" F4 ,
  inpin "k/stack_pop_data<4>" G4 ,
  inpin "k/stack_pop_data<5>" F4 ,
  inpin "k/stack_pop_data<5>" G4 ,
  inpin "k/stack_pop_data<6>" F4 ,
  inpin "k/stack_pop_data<6>" G4 ,
  inpin "k/stack_pop_data<7>" F4 ,
  inpin "k/stack_pop_data<7>" G4 ,
  inpin "k/stack_pop_data<8>" F4 ,
  inpin "k/stack_pop_data<8>" G4 ,
  inpin "k/stack_pop_data<9>" F4 ,
  inpin "k/stack_pop_data<9>" G4 ,
  pip R10C15 S2END1 -> S2BEG1 , 
  pip R11C15 F4_B2 -> F4_B_PINWIRE2 , 
  pip R11C15 G4_B2 -> G4_B_PINWIRE2 , 
  pip R11C15 S2MID1 -> E2BEG1 , 
  pip R11C15 S2MID1 -> F4_B2 , 
  pip R11C15 S2MID1 -> G4_B2 , 
  pip R11C16 E2MID1 -> F4_B2 , 
  pip R11C16 E2MID1 -> G4_B2 , 
  pip R11C16 E2MID1 -> S2BEG1 , 
  pip R11C16 F4_B2 -> F4_B_PINWIRE2 , 
  pip R11C16 G4_B2 -> G4_B_PINWIRE2 , 
  pip R12C14 F4_B0 -> F4_B_PINWIRE0 , 
  pip R12C14 G4_B0 -> G4_B_PINWIRE0 , 
  pip R12C14 N2MID1 -> F4_B0 , 
  pip R12C14 N2MID1 -> G4_B0 , 
  pip R12C15 S2END1 -> S2BEG1 , 
  pip R12C16 F4_B0 -> F4_B_PINWIRE0 , 
  pip R12C16 F4_B2 -> F4_B_PINWIRE2 , 
  pip R12C16 G4_B0 -> G4_B_PINWIRE0 , 
  pip R12C16 G4_B2 -> G4_B_PINWIRE2 , 
  pip R12C16 N2END1 -> F4_B0 , 
  pip R12C16 N2END1 -> G4_B0 , 
  pip R12C16 S2MID1 -> F4_B2 , 
  pip R12C16 S2MID1 -> G4_B2 , 
  pip R13C14 F4_B0 -> F4_B_PINWIRE0 , 
  pip R13C14 G4_B0 -> G4_B_PINWIRE0 , 
  pip R13C14 W2MID1 -> F4_B0 , 
  pip R13C14 W2MID1 -> G4_B0 , 
  pip R13C14 W2MID1 -> N2BEG1 , 
  pip R13C15 S2MID1 -> W2BEG1 , 
  pip R13C16 F4_B0 -> F4_B_PINWIRE0 , 
  pip R13C16 F4_B2 -> F4_B_PINWIRE2 , 
  pip R13C16 G4_B0 -> G4_B_PINWIRE0 , 
  pip R13C16 G4_B2 -> G4_B_PINWIRE2 , 
  pip R13C16 N2MID1 -> F4_B0 , 
  pip R13C16 N2MID1 -> F4_B2 , 
  pip R13C16 N2MID1 -> G4_B0 , 
  pip R13C16 N2MID1 -> G4_B2 , 
  pip R14C15 F4_B0 -> F4_B_PINWIRE0 , 
  pip R14C15 G4_B0 -> G4_B_PINWIRE0 , 
  pip R14C15 OMUX_NW10 -> F4_B0 , 
  pip R14C15 OMUX_NW10 -> G4_B0 , 
  pip R14C16 F4_B0 -> F4_B_PINWIRE0 , 
  pip R14C16 G4_B0 -> G4_B_PINWIRE0 , 
  pip R14C16 OMUX_N10 -> E2BEG1 , 
  pip R14C16 OMUX_N10 -> F4_B0 , 
  pip R14C16 OMUX_N10 -> G4_B0 , 
  pip R14C16 OMUX_N10 -> N2BEG1 , 
  pip R14C16 OMUX_N10 -> N6BEG1 , 
  pip R14C17 E2MID1 -> S2BEG1 , 
  pip R15C16 G1_B3 -> G1_B_PINWIRE3 , 
  pip R15C16 W2MID1 -> G1_B3 , 
  pip R15C16 YQ3 -> OMUX10 , 
  pip R15C17 S2MID1 -> W2BEG1 , 
  pip R8C15 W2MID1 -> S2BEG1 , 
  pip R8C16 N6END1 -> W2BEG1 , 
  ;
net "k/stack_address<4>" , 
  outpin "k/stack_address<4>" XQ ,
  inpin "k/stack_address<4>" F1 ,
  inpin "k/stack_pop_data<0>" BX ,
  inpin "k/stack_pop_data<1>" BX ,
  inpin "k/stack_pop_data<2>" BX ,
  inpin "k/stack_pop_data<3>" BX ,
  inpin "k/stack_pop_data<4>" BX ,
  inpin "k/stack_pop_data<5>" BX ,
  inpin "k/stack_pop_data<6>" BX ,
  inpin "k/stack_pop_data<7>" BX ,
  inpin "k/stack_pop_data<8>" BX ,
  inpin "k/stack_pop_data<9>" BX ,
  pip R11C15 BX2 -> BX_PINWIRE2 , 
  pip R11C15 W2MID0 -> BX2 , 
  pip R11C16 BX2 -> BX_PINWIRE2 , 
  pip R11C16 N2MID0 -> BX2 , 
  pip R11C16 N2MID0 -> W2BEG0 , 
  pip R12C14 BX0 -> BX_PINWIRE0 , 
  pip R12C14 W2END1 -> BX0 , 
  pip R12C16 BX0 -> BX_PINWIRE0 , 
  pip R12C16 BX2 -> BX_PINWIRE2 , 
  pip R12C16 N2END0 -> BX0 , 
  pip R12C16 N2END0 -> BX2 , 
  pip R12C16 N2END0 -> N2BEG0 , 
  pip R12C16 N2END0 -> W2BEG1 , 
  pip R13C14 BX0 -> BX_PINWIRE0 , 
  pip R13C14 W2END0 -> BX0 , 
  pip R13C16 BX0 -> BX_PINWIRE0 , 
  pip R13C16 BX2 -> BX_PINWIRE2 , 
  pip R13C16 N2MID0 -> BX0 , 
  pip R13C16 N2MID0 -> BX2 , 
  pip R13C16 N2MID0 -> W2BEG0 , 
  pip R14C15 BX0 -> BX_PINWIRE0 , 
  pip R14C15 OMUX_W1 -> BX0 , 
  pip R14C16 BX0 -> BX_PINWIRE0 , 
  pip R14C16 F1_B1 -> F1_B_PINWIRE1 , 
  pip R14C16 OMUX0 -> N2BEG0 , 
  pip R14C16 OMUX2 -> BX0 , 
  pip R14C16 OMUX2 -> F1_B1 , 
  pip R14C16 XQ1 -> OMUX0 , 
  pip R14C16 XQ1 -> OMUX1 , 
  pip R14C16 XQ1 -> OMUX2 , 
  ;
net "k/stack_address_carry<1>" , 
  outpin "k/stack_address<0>" COUT ,
  inpin "k/stack_address<2>" CIN ,
  pip R15C16 COUT1 -> CIN3 , 
  ;
net "k/stack_address_carry<3>" , 
  outpin "k/stack_address<2>" COUT ,
  inpin "k/stack_address<4>" CIN ,
  pip R15C16 COUT3 -> COUT_N3 , 
  ;
net "k/stack_pop_data<0>" , 
  outpin "k/stack_pop_data<0>" XQ ,
  inpin "k/inc_pc_vector<0>" F2 ,
  pip R13C14 XQ0 -> OMUX7 , 
  pip R13C15 F2_B0 -> F2_B_PINWIRE0 , 
  pip R13C15 OMUX_E7 -> F2_B0 , 
  ;
net "k/stack_pop_data<1>" , 
  outpin "k/stack_pop_data<1>" XQ ,
  inpin "k/inc_pc_vector<0>" G2 ,
  pip R13C15 G2_B0 -> G2_B_PINWIRE0 , 
  pip R13C15 OMUX_W6 -> G2_B0 , 
  pip R13C16 XQ2 -> OMUX6 , 
  ;
net "k/stack_pop_data<2>" , 
  outpin "k/stack_pop_data<2>" XQ ,
  inpin "k/inc_pc_vector<2>" F4 ,
  pip R13C15 F4_B2 -> F4_B_PINWIRE2 , 
  pip R13C15 OMUX_N10 -> F4_B2 , 
  pip R14C15 XQ0 -> OMUX10 , 
  ;
net "k/stack_pop_data<3>" , 
  outpin "k/stack_pop_data<3>" XQ ,
  inpin "k/inc_pc_vector<2>" G4 ,
  pip R13C15 G4_B2 -> G4_B_PINWIRE2 , 
  pip R13C15 OMUX_NW10 -> G4_B2 , 
  pip R14C16 XQ0 -> OMUX10 , 
  ;
net "k/stack_pop_data<4>" , 
  outpin "k/stack_pop_data<4>" XQ ,
  inpin "k/inc_pc_vector<4>" F2 ,
  pip R12C14 XQ0 -> OMUX7 , 
  pip R12C15 F2_B0 -> F2_B_PINWIRE0 , 
  pip R12C15 OMUX_E7 -> F2_B0 , 
  ;
net "k/stack_pop_data<5>" , 
  outpin "k/stack_pop_data<5>" XQ ,
  inpin "k/inc_pc_vector<4>" G2 ,
  pip R12C15 G2_B0 -> G2_B_PINWIRE0 , 
  pip R12C15 OMUX_W6 -> G2_B0 , 
  pip R12C16 XQ0 -> OMUX6 , 
  ;
net "k/stack_pop_data<6>" , 
  outpin "k/stack_pop_data<6>" XQ ,
  inpin "k/inc_pc_vector<6>" F4 ,
  pip R12C15 F4_B2 -> F4_B_PINWIRE2 , 
  pip R12C15 OMUX_W1 -> F4_B2 , 
  pip R12C16 XQ2 -> OMUX1 , 
  ;
net "k/stack_pop_data<7>" , 
  outpin "k/stack_pop_data<7>" XQ ,
  inpin "k/inc_pc_vector<6>" G4 ,
  pip R12C15 G4_B2 -> G4_B_PINWIRE2 , 
  pip R12C15 OMUX_NW10 -> G4_B2 , 
  pip R13C16 XQ0 -> OMUX10 , 
  ;
net "k/stack_pop_data<8>" , 
  outpin "k/stack_pop_data<8>" XQ ,
  inpin "k/inc_pc_vector<8>" F4 ,
  pip R11C15 F4_B0 -> F4_B_PINWIRE0 , 
  pip R11C15 OMUX_W1 -> F4_B0 , 
  pip R11C16 XQ2 -> OMUX1 , 
  ;
net "k/stack_pop_data<9>" , 
  outpin "k/stack_pop_data<9>" XQ ,
  inpin "k/inc_pc_vector<8>" G4 ,
  pip R11C15 G4_B0 -> G4_B_PINWIRE0 , 
  pip R11C15 OMUX2 -> G4_B0 , 
  pip R11C15 XQ2 -> OMUX2 , 
  ;
net "k/store_data<0>" , 
  outpin "k/store_data<0>" YQ ,
  inpin "k/alu_result<0>" F4 ,
  pip R20C15 OMUX11 -> E2BEG6 , 
  pip R20C15 YQ0 -> OMUX11 , 
  pip R20C17 E2END6 -> E2BEG6 , 
  pip R20C18 E2MID6 -> F4_B1 , 
  pip R20C18 F4_B1 -> F4_B_PINWIRE1 , 
  ;
net "k/store_data<1>" , 
  outpin "k/store_data<1>" YQ ,
  inpin "k/alu_result<1>" F3 ,
  pip R21C17 F3_B2 -> F3_B_PINWIRE2 , 
  pip R21C17 N2MID4 -> F3_B2 , 
  pip R22C17 W2MID4 -> N2BEG4 , 
  pip R22C18 OMUX_N12 -> W2BEG4 , 
  pip R23C18 YQ0 -> OMUX12 , 
  ;
net "k/store_data<2>" , 
  outpin "k/store_data<2>" YQ ,
  inpin "k/alu_result<2>" F3 ,
  pip R21C17 F3_B3 -> F3_B_PINWIRE3 , 
  pip R21C17 OMUX_NE12 -> F3_B3 , 
  pip R22C16 YQ0 -> OMUX12 , 
  ;
net "k/store_data<3>" , 
  outpin "k/store_data<3>" YQ ,
  inpin "k/alu_result<3>" F1 ,
  pip R21C16 F1_B1 -> F1_B_PINWIRE1 , 
  pip R21C16 OMUX_NW10 -> F1_B1 , 
  pip R22C17 YQ0 -> OMUX10 , 
  ;
net "k/store_data<4>" , 
  outpin "k/store_data<4>" YQ ,
  inpin "k/alu_result<4>" F4 ,
  pip R22C17 F4_B3 -> F4_B_PINWIRE3 , 
  pip R22C17 OMUX_N15 -> F4_B3 , 
  pip R23C17 YQ0 -> OMUX15 , 
  ;
net "k/store_data<5>" , 
  outpin "k/store_data<5>" YQ ,
  inpin "k/alu_result<5>" F4 ,
  pip R20C17 F4_B0 -> F4_B_PINWIRE0 , 
  pip R20C17 W2MID1 -> F4_B0 , 
  pip R20C18 N2MID1 -> W2BEG1 , 
  pip R21C18 OMUX_N10 -> N2BEG1 , 
  pip R22C18 YQ0 -> OMUX10 , 
  ;
net "k/store_data<6>" , 
  outpin "k/store_data<6>" YQ ,
  inpin "k/alu_result<6>" F1 ,
  pip R18C17 YQ0 -> OMUX0 , 
  pip R19C17 F1_B3 -> F1_B_PINWIRE3 , 
  pip R19C17 OMUX_S0 -> F1_B3 , 
  ;
net "k/store_data<7>" , 
  outpin "k/store_data<7>" YQ ,
  inpin "k/alu_result<7>" F3 ,
  pip R19C15 YQ0 -> OMUX7 , 
  pip R19C16 OMUX_E7 -> E2BEG4 , 
  pip R19C17 E2MID4 -> F3_B2 , 
  pip R19C17 F3_B2 -> F3_B_PINWIRE2 , 
  ;
net "k/store_loop[0].memory_bit/A5'" , 
  outpin "k/store_data<0>" BYOUT ,
  inpin "k/store_data<0>" SLICEWE1 ,
  pip R20C15 BYOUT0 -> SLICEWE10 , 
  ;
net "k/store_loop[0].memory_bit/ALTD" , 
  outpin "k/store_loop[0].memory_bit/F5.S1" DIG ,
  inpin "k/store_data<0>" ALTDIG ,
  pip R20C15 DIG2 -> ALTDIG0 , 
  ;
net "k/store_loop[0].memory_bit/F5.S0" , 
  outpin "k/store_data<0>" F5 ,
  inpin "k/store_data<0>" FXINA ,
  pip R20C15 F50 -> FXINA0 , 
  ;
net "k/store_loop[0].memory_bit/F5.S1" , 
  outpin "k/store_loop[0].memory_bit/F5.S1" F5 ,
  inpin "k/store_data<0>" FXINB ,
  pip R20C15 F52 -> FXINB0 , 
  ;
net "k/store_loop[0].memory_bit/~A5" , 
  outpin "k/store_data<0>" BYINVOUT ,
  inpin "k/store_loop[0].memory_bit/F5.S1" SLICEWE1 ,
  pip R20C15 BYINVOUT0 -> SLICEWE12 , 
  ;
net "k/store_loop[1].memory_bit/A5'" , 
  outpin "k/store_data<1>" BYOUT ,
  inpin "k/store_data<1>" SLICEWE1 ,
  pip R23C18 BYOUT0 -> SLICEWE10 , 
  ;
net "k/store_loop[1].memory_bit/ALTD" , 
  outpin "k/store_loop[1].memory_bit/F5.S1" DIG ,
  inpin "k/store_data<1>" ALTDIG ,
  pip R23C18 DIG2 -> ALTDIG0 , 
  ;
net "k/store_loop[1].memory_bit/F5.S0" , 
  outpin "k/store_data<1>" F5 ,
  inpin "k/store_data<1>" FXINA ,
  pip R23C18 F50 -> FXINA0 , 
  ;
net "k/store_loop[1].memory_bit/F5.S1" , 
  outpin "k/store_loop[1].memory_bit/F5.S1" F5 ,
  inpin "k/store_data<1>" FXINB ,
  pip R23C18 F52 -> FXINB0 , 
  ;
net "k/store_loop[1].memory_bit/~A5" , 
  outpin "k/store_data<1>" BYINVOUT ,
  inpin "k/store_loop[1].memory_bit/F5.S1" SLICEWE1 ,
  pip R23C18 BYINVOUT0 -> SLICEWE12 , 
  ;
net "k/store_loop[2].memory_bit/A5'" , 
  outpin "k/store_data<2>" BYOUT ,
  inpin "k/store_data<2>" SLICEWE1 ,
  pip R22C16 BYOUT0 -> SLICEWE10 , 
  ;
net "k/store_loop[2].memory_bit/ALTD" , 
  outpin "k/store_loop[2].memory_bit/F5.S1" DIG ,
  inpin "k/store_data<2>" ALTDIG ,
  pip R22C16 DIG2 -> ALTDIG0 , 
  ;
net "k/store_loop[2].memory_bit/F5.S0" , 
  outpin "k/store_data<2>" F5 ,
  inpin "k/store_data<2>" FXINA ,
  pip R22C16 F50 -> FXINA0 , 
  ;
net "k/store_loop[2].memory_bit/F5.S1" , 
  outpin "k/store_loop[2].memory_bit/F5.S1" F5 ,
  inpin "k/store_data<2>" FXINB ,
  pip R22C16 F52 -> FXINB0 , 
  ;
net "k/store_loop[2].memory_bit/~A5" , 
  outpin "k/store_data<2>" BYINVOUT ,
  inpin "k/store_loop[2].memory_bit/F5.S1" SLICEWE1 ,
  pip R22C16 BYINVOUT0 -> SLICEWE12 , 
  ;
net "k/store_loop[3].memory_bit/A5'" , 
  outpin "k/store_data<3>" BYOUT ,
  inpin "k/store_data<3>" SLICEWE1 ,
  pip R22C17 BYOUT0 -> SLICEWE10 , 
  ;
net "k/store_loop[3].memory_bit/ALTD" , 
  outpin "k/store_loop[3].memory_bit/F5.S1" DIG ,
  inpin "k/store_data<3>" ALTDIG ,
  pip R22C17 DIG2 -> ALTDIG0 , 
  ;
net "k/store_loop[3].memory_bit/F5.S0" , 
  outpin "k/store_data<3>" F5 ,
  inpin "k/store_data<3>" FXINA ,
  pip R22C17 F50 -> FXINA0 , 
  ;
net "k/store_loop[3].memory_bit/F5.S1" , 
  outpin "k/store_loop[3].memory_bit/F5.S1" F5 ,
  inpin "k/store_data<3>" FXINB ,
  pip R22C17 F52 -> FXINB0 , 
  ;
net "k/store_loop[3].memory_bit/~A5" , 
  outpin "k/store_data<3>" BYINVOUT ,
  inpin "k/store_loop[3].memory_bit/F5.S1" SLICEWE1 ,
  pip R22C17 BYINVOUT0 -> SLICEWE12 , 
  ;
net "k/store_loop[4].memory_bit/A5'" , 
  outpin "k/store_data<4>" BYOUT ,
  inpin "k/store_data<4>" SLICEWE1 ,
  pip R23C17 BYOUT0 -> SLICEWE10 , 
  ;
net "k/store_loop[4].memory_bit/ALTD" , 
  outpin "k/store_loop[4].memory_bit/F5.S1" DIG ,
  inpin "k/store_data<4>" ALTDIG ,
  pip R23C17 DIG2 -> ALTDIG0 , 
  ;
net "k/store_loop[4].memory_bit/F5.S0" , 
  outpin "k/store_data<4>" F5 ,
  inpin "k/store_data<4>" FXINA ,
  pip R23C17 F50 -> FXINA0 , 
  ;
net "k/store_loop[4].memory_bit/F5.S1" , 
  outpin "k/store_loop[4].memory_bit/F5.S1" F5 ,
  inpin "k/store_data<4>" FXINB ,
  pip R23C17 F52 -> FXINB0 , 
  ;
net "k/store_loop[4].memory_bit/~A5" , 
  outpin "k/store_data<4>" BYINVOUT ,
  inpin "k/store_loop[4].memory_bit/F5.S1" SLICEWE1 ,
  pip R23C17 BYINVOUT0 -> SLICEWE12 , 
  ;
net "k/store_loop[5].memory_bit/A5'" , 
  outpin "k/store_data<5>" BYOUT ,
  inpin "k/store_data<5>" SLICEWE1 ,
  pip R22C18 BYOUT0 -> SLICEWE10 , 
  ;
net "k/store_loop[5].memory_bit/ALTD" , 
  outpin "k/store_loop[5].memory_bit/F5.S1" DIG ,
  inpin "k/store_data<5>" ALTDIG ,
  pip R22C18 DIG2 -> ALTDIG0 , 
  ;
net "k/store_loop[5].memory_bit/F5.S0" , 
  outpin "k/store_data<5>" F5 ,
  inpin "k/store_data<5>" FXINA ,
  pip R22C18 F50 -> FXINA0 , 
  ;
net "k/store_loop[5].memory_bit/F5.S1" , 
  outpin "k/store_loop[5].memory_bit/F5.S1" F5 ,
  inpin "k/store_data<5>" FXINB ,
  pip R22C18 F52 -> FXINB0 , 
  ;
net "k/store_loop[5].memory_bit/~A5" , 
  outpin "k/store_data<5>" BYINVOUT ,
  inpin "k/store_loop[5].memory_bit/F5.S1" SLICEWE1 ,
  pip R22C18 BYINVOUT0 -> SLICEWE12 , 
  ;
net "k/store_loop[6].memory_bit/A5'" , 
  outpin "k/store_data<6>" BYOUT ,
  inpin "k/store_data<6>" SLICEWE1 ,
  pip R18C17 BYOUT0 -> SLICEWE10 , 
  ;
net "k/store_loop[6].memory_bit/ALTD" , 
  outpin "k/store_loop[6].memory_bit/F5.S1" DIG ,
  inpin "k/store_data<6>" ALTDIG ,
  pip R18C17 DIG2 -> ALTDIG0 , 
  ;
net "k/store_loop[6].memory_bit/F5.S0" , 
  outpin "k/store_data<6>" F5 ,
  inpin "k/store_data<6>" FXINA ,
  pip R18C17 F50 -> FXINA0 , 
  ;
net "k/store_loop[6].memory_bit/F5.S1" , 
  outpin "k/store_loop[6].memory_bit/F5.S1" F5 ,
  inpin "k/store_data<6>" FXINB ,
  pip R18C17 F52 -> FXINB0 , 
  ;
net "k/store_loop[6].memory_bit/~A5" , 
  outpin "k/store_data<6>" BYINVOUT ,
  inpin "k/store_loop[6].memory_bit/F5.S1" SLICEWE1 ,
  pip R18C17 BYINVOUT0 -> SLICEWE12 , 
  ;
net "k/store_loop[7].memory_bit/A5'" , 
  outpin "k/store_data<7>" BYOUT ,
  inpin "k/store_data<7>" SLICEWE1 ,
  pip R19C15 BYOUT0 -> SLICEWE10 , 
  ;
net "k/store_loop[7].memory_bit/ALTD" , 
  outpin "k/store_loop[7].memory_bit/F5.S1" DIG ,
  inpin "k/store_data<7>" ALTDIG ,
  pip R19C15 DIG2 -> ALTDIG0 , 
  ;
net "k/store_loop[7].memory_bit/F5.S0" , 
  outpin "k/store_data<7>" F5 ,
  inpin "k/store_data<7>" FXINA ,
  pip R19C15 F50 -> FXINA0 , 
  ;
net "k/store_loop[7].memory_bit/F5.S1" , 
  outpin "k/store_loop[7].memory_bit/F5.S1" F5 ,
  inpin "k/store_data<7>" FXINB ,
  pip R19C15 F52 -> FXINB0 , 
  ;
net "k/store_loop[7].memory_bit/~A5" , 
  outpin "k/store_data<7>" BYINVOUT ,
  inpin "k/store_loop[7].memory_bit/F5.S1" SLICEWE1 ,
  pip R19C15 BYINVOUT0 -> SLICEWE12 , 
  ;
net "k/sy<0>" , 
  outpin "k/sy<0>" X ,
  inpin "k/logical_result<0>" G4 ,
  pip R19C16 X2 -> OMUX5 , 
  pip R20C16 G4_B1 -> G4_B_PINWIRE1 , 
  pip R20C16 OMUX_S5 -> G4_B1 , 
  ;
net "k/sy<1>" , 
  outpin "k/sy<1>" X ,
  inpin "k/logical_result<1>" G3 ,
  pip R21C17 G3_B0 -> G3_B_PINWIRE0 , 
  pip R21C17 OMUX_W9 -> G3_B0 , 
  pip R21C18 X2 -> OMUX9 , 
  ;
net "k/sy<2>" , 
  outpin "k/sy<2>" X ,
  inpin "k/logical_result<2>" G4 ,
  pip R21C17 G4_B1 -> G4_B_PINWIRE1 , 
  pip R21C17 OMUX_W14 -> G4_B1 , 
  pip R21C18 X0 -> OMUX14 , 
  ;
net "k/sy<3>" , 
  outpin "k/sy<3>" X ,
  inpin "k/logical_result<3>" G2 ,
  pip R21C15 X0 -> OMUX3 , 
  pip R22C16 G2_B3 -> G2_B_PINWIRE3 , 
  pip R22C16 OMUX_SE3 -> G2_B3 , 
  ;
net "k/sy<4>" , 
  outpin "k/sy<4>" X ,
  inpin "k/logical_result<4>" G3 ,
  pip R19C18 G3_B1 -> G3_B_PINWIRE1 , 
  pip R19C18 X2 -> G3_B1 , 
  ;
net "k/sy<5>" , 
  outpin "k/sy<5>" X ,
  inpin "k/logical_result<5>" G3 ,
  pip R18C16 G3_B1 -> G3_B_PINWIRE1 , 
  pip R18C16 X2 -> G3_B1 , 
  ;
net "k/sy<6>" , 
  outpin "k/sy<6>" X ,
  inpin "k/logical_result<6>" G4 ,
  pip R19C17 G4_B1 -> G4_B_PINWIRE1 , 
  pip R19C17 OMUX_N15 -> G4_B1 , 
  pip R20C17 X2 -> OMUX15 , 
  ;
net "k/sy<7>" , 
  outpin "k/sy<7>" X ,
  inpin "N13" G1 ,
  pip R18C18 X2 -> OMUX5 , 
  pip R19C17 G1_B0 -> G1_B_PINWIRE0 , 
  pip R19C17 OMUX_SW5 -> G1_B0 , 
  ;
net "k/t_state" , 
  outpin "k/t_state" YQ ,
  inpin "address_wire<0>" CE ,
  inpin "address_wire<2>" CE ,
  inpin "address_wire<4>" CE ,
  inpin "address_wire<6>" CE ,
  inpin "address_wire<8>" CE ,
  inpin "k/active_interrupt" F2 ,
  inpin "k/active_interrupt" G2 ,
  inpin "k/logical_result<7>" F1 ,
  inpin "k/register_enable" F2 ,
  inpin "k/stack_address<0>" F1 ,
  inpin "k/stack_address<0>" G2 ,
  inpin "k/stack_address<2>" F2 ,
  inpin "k/stack_address<2>" G2 ,
  inpin "k/stack_address<4>" F2 ,
  inpin "k/stack_pop_data<0>" SR ,
  inpin "k/stack_pop_data<1>" SR ,
  inpin "k/stack_pop_data<2>" SR ,
  inpin "k/stack_pop_data<3>" SR ,
  inpin "k/stack_pop_data<4>" SR ,
  inpin "k/stack_pop_data<5>" SR ,
  inpin "k/stack_pop_data<6>" SR ,
  inpin "k/stack_pop_data<7>" SR ,
  inpin "k/stack_pop_data<8>" SR ,
  inpin "k/stack_pop_data<9>" SR ,
  inpin "k/t_state" BY ,
  inpin "write_strobe" F3 ,
  pip R11C15 N6MID0 -> E2BEG0 , 
  pip R11C15 N6MID0 -> SR2 , 
  pip R11C15 W2END7 -> CE_B1 , 
  pip R11C16 E2MID0 -> SR2 , 
  pip R11C17 N2MID7 -> W2BEG7 , 
  pip R12C14 W2MID0 -> SR0 , 
  pip R12C15 E2BEG7 -> CE_B1 , 
  pip R12C15 E2BEG7 -> CE_B3 , 
  pip R12C15 N2END6 -> E2BEG7 , 
  pip R12C15 N2MID0 -> E2BEG0 , 
  pip R12C15 N2MID0 -> W2BEG0 , 
  pip R12C16 E2MID0 -> SR0 , 
  pip R12C16 E2MID0 -> SR2 , 
  pip R12C17 E2END_S0 -> N2BEG7 , 
  pip R12C17 E2END_S0 -> S2BEG7 , 
  pip R13C14 W2MID0 -> SR0 , 
  pip R13C15 N2MID0 -> E2BEG0 , 
  pip R13C15 N2MID0 -> W2BEG0 , 
  pip R13C15 NW_N -> N2BEG0 , 
  pip R13C15 W2END7 -> CE_B1 , 
  pip R13C15 W2END7 -> CE_B3 , 
  pip R13C16 E2MID0 -> S2BEG0 , 
  pip R13C16 E2MID0 -> SR0 , 
  pip R13C16 E2MID0 -> SR2 , 
  pip R13C17 S2MID7 -> W2BEG7 , 
  pip R14C15 BY3 -> BY_PINWIRE3 , 
  pip R14C15 OMUX0 -> N2BEG0 , 
  pip R14C15 OMUX0 -> N6BEG0 , 
  pip R14C15 OMUX0 -> S2BEG0 , 
  pip R14C15 OMUX9 -> BY3 , 
  pip R14C15 OMUX9 -> N2BEG6 , 
  pip R14C15 W2MID0 -> SR0 , 
  pip R14C15 YQ3 -> OMUX0 , 
  pip R14C15 YQ3 -> OMUX3 , 
  pip R14C15 YQ3 -> OMUX8 , 
  pip R14C15 YQ3 -> OMUX9 , 
  pip R14C16 E2BEG0 -> SR0 , 
  pip R14C16 F2_B1 -> F2_B_PINWIRE1 , 
  pip R14C16 OMUX_E8 -> F2_B1 , 
  pip R14C16 OMUX_E8 -> S2BEG5 , 
  pip R14C16 S2MID0 -> E2BEG0 , 
  pip R14C16 S2MID0 -> W2BEG0 , 
  pip R15C15 OMUX_S3 -> S6BEG5 , 
  pip R15C15 S2MID0 -> E2BEG0 , 
  pip R15C16 E2MID0 -> F1_B1 , 
  pip R15C16 F1_B1 -> F1_B_PINWIRE1 , 
  pip R15C16 F2_B3 -> F2_B_PINWIRE3 , 
  pip R15C16 G2_B1 -> G2_B_PINWIRE1 , 
  pip R15C16 G2_B3 -> G2_B_PINWIRE3 , 
  pip R15C16 OMUX_SE3 -> F2_B3 , 
  pip R15C16 OMUX_SE3 -> G2_B1 , 
  pip R15C16 OMUX_SE3 -> G2_B3 , 
  pip R16C16 S2END5 -> S2BEG3 , 
  pip R17C17 F2_B3 -> F2_B_PINWIRE3 , 
  pip R17C17 G2_B3 -> G2_B_PINWIRE3 , 
  pip R17C17 N2MID4 -> E2BEG4 , 
  pip R17C17 N2MID4 -> F2_B3 , 
  pip R17C17 N2MID4 -> G2_B3 , 
  pip R17C18 E2MID4 -> F3_B0 , 
  pip R17C18 F3_B0 -> F3_B_PINWIRE0 , 
  pip R18C15 S6MID5 -> E2BEG5 , 
  pip R18C16 S2END3 -> E2BEG1 , 
  pip R18C17 E2END5 -> N2BEG4 , 
  pip R18C17 E2MID1 -> F1_B3 , 
  pip R18C17 F1_B3 -> F1_B_PINWIRE3 , 
  pip R19C15 F2_B1 -> F2_B_PINWIRE1 , 
  pip R19C15 N2END5 -> F2_B1 , 
  pip R21C15 S6END5 -> N2BEG5 , 
  ;
net "k/valid_to_move" , 
  outpin "k/valid_to_move" X ,
  inpin "k/stack_address<0>" F4 ,
  inpin "k/stack_address<0>" G4 ,
  inpin "k/stack_address<2>" F4 ,
  inpin "k/stack_address<2>" G4 ,
  inpin "k/stack_address<4>" F3 ,
  pip R14C15 X1 -> OMUX7 , 
  pip R14C16 F3_B1 -> F3_B_PINWIRE1 , 
  pip R14C16 OMUX_E7 -> F3_B1 , 
  pip R15C16 F4_B1 -> F4_B_PINWIRE1 , 
  pip R15C16 F4_B3 -> F4_B_PINWIRE3 , 
  pip R15C16 G4_B1 -> G4_B_PINWIRE1 , 
  pip R15C16 G4_B3 -> G4_B_PINWIRE3 , 
  pip R15C16 OMUX_ES7 -> F4_B1 , 
  pip R15C16 OMUX_ES7 -> F4_B3 , 
  pip R15C16 OMUX_ES7 -> G4_B1 , 
  pip R15C16 OMUX_ES7 -> G4_B3 , 
  ;
net "k/zero_flag" , 
  outpin "k/zero_flag" YQ ,
  inpin "k/shadow_zero" BY ,
  inpin "k/valid_to_move" G4 ,
  pip R14C15 G4_B1 -> G4_B_PINWIRE1 , 
  pip R14C15 W2END6 -> G4_B1 , 
  pip R14C17 N6END6 -> W2BEG6 , 
  pip R19C14 W6MID4 -> S2BEG4 , 
  pip R19C17 OMUX_N12 -> W6BEG4 , 
  pip R20C14 S2MID4 -> E2BEG4 , 
  pip R20C15 BY1 -> BY_PINWIRE1 , 
  pip R20C15 E2MID4 -> BY1 , 
  pip R20C17 OMUX9 -> N6BEG6 , 
  pip R20C17 YQ3 -> OMUX12 , 
  pip R20C17 YQ3 -> OMUX9 , 
  ;
net "led7_an_o<0>" , cfg " _BELSIG:PAD,PAD,led7_an_o<0>:led7_an_o<0>",
  ;
net "led7_an_o<1>" , cfg " _BELSIG:PAD,PAD,led7_an_o<1>:led7_an_o<1>",
  ;
net "led7_an_o<2>" , cfg " _BELSIG:PAD,PAD,led7_an_o<2>:led7_an_o<2>",
  ;
net "led7_an_o<3>" , cfg " _BELSIG:PAD,PAD,led7_an_o<3>:led7_an_o<3>",
  ;
net "led7_seg_o<0>" , cfg " _BELSIG:PAD,PAD,led7_seg_o<0>:led7_seg_o<0>",
  ;
net "led7_seg_o<1>" , cfg " _BELSIG:PAD,PAD,led7_seg_o<1>:led7_seg_o<1>",
  ;
net "led7_seg_o<2>" , cfg " _BELSIG:PAD,PAD,led7_seg_o<2>:led7_seg_o<2>",
  ;
net "led7_seg_o<3>" , cfg " _BELSIG:PAD,PAD,led7_seg_o<3>:led7_seg_o<3>",
  ;
net "led7_seg_o<4>" , cfg " _BELSIG:PAD,PAD,led7_seg_o<4>:led7_seg_o<4>",
  ;
net "led7_seg_o<5>" , cfg " _BELSIG:PAD,PAD,led7_seg_o<5>:led7_seg_o<5>",
  ;
net "led7_seg_o<6>" , cfg " _BELSIG:PAD,PAD,led7_seg_o<6>:led7_seg_o<6>",
  ;
net "led7_seg_o<7>" , cfg " _BELSIG:PAD,PAD,led7_seg_o<7>:led7_seg_o<7>",
  ;
net "led_o<0>" , cfg " _BELSIG:PAD,PAD,led_o<0>:led_o<0>",
  ;
net "led_o<1>" , cfg " _BELSIG:PAD,PAD,led_o<1>:led_o<1>",
  ;
net "led_o<2>" , cfg " _BELSIG:PAD,PAD,led_o<2>:led_o<2>",
  ;
net "led_o<3>" , cfg " _BELSIG:PAD,PAD,led_o<3>:led_o<3>",
  ;
net "led_o<4>" , cfg " _BELSIG:PAD,PAD,led_o<4>:led_o<4>",
  ;
net "led_o<5>" , cfg " _BELSIG:PAD,PAD,led_o<5>:led_o<5>",
  ;
net "led_o<6>" , cfg " _BELSIG:PAD,PAD,led_o<6>:led_o<6>",
  ;
net "led_o<7>" , cfg " _BELSIG:PAD,PAD,led_o<7>:led_o<7>",
  ;
net "led_o_0" , 
  outpin "led_o_1" YQ ,
  inpin "digit_segments_0_2" F3 ,
  inpin "digit_segments_0_2" G3 ,
  inpin "digit_segments_0_4" F2 ,
  inpin "digit_segments_0_4" G2 ,
  inpin "digit_segments_0_6" F2 ,
  inpin "digit_segments_0_6" G2 ,
  inpin "digit_segments_0_7" G3 ,
  inpin "led_o<0>" O1 ,
  pip BRAMR17C2 N6MID4 -> E2BEG4 , 
  pip BRAMR20C2 OMUX_E7 -> N6BEG4 , 
  pip R14C19 F2_B1 -> F2_B_PINWIRE1 , 
  pip R14C19 G2_B1 -> G2_B_PINWIRE1 , 
  pip R14C19 G3_B2 -> G3_B_PINWIRE2 , 
  pip R14C19 N2MID4 -> F2_B1 , 
  pip R14C19 N2MID4 -> G2_B1 , 
  pip R14C19 N2MID4 -> G3_B2 , 
  pip R15C19 N2END4 -> N2BEG4 , 
  pip R16C19 F3_B0 -> F3_B_PINWIRE0 , 
  pip R16C19 G3_B0 -> G3_B_PINWIRE0 , 
  pip R16C19 N2MID4 -> F3_B0 , 
  pip R16C19 N2MID4 -> G3_B0 , 
  pip R17C19 E2MID4 -> N2BEG4 , 
  pip R17C20 E2END4 -> E2BEG2 , 
  pip R18C18 F2_B3 -> F2_B_PINWIRE3 , 
  pip R18C18 G2_B3 -> G2_B_PINWIRE3 , 
  pip R18C18 N2MID5 -> F2_B3 , 
  pip R18C18 N2MID5 -> G2_B3 , 
  pip R19C18 OMUX_N12 -> N2BEG5 , 
  pip R20C18 YQ0 -> OMUX12 , 
  pip R20C18 YQ0 -> OMUX7 , 
  pip RIOIR17 E2MID2 -> IOIS_G3_B1 , 
  ;
net "led_o_1" , 
  outpin "led_o_1" XQ ,
  inpin "digit_segments_0_2" F4 ,
  inpin "digit_segments_0_2" G4 ,
  inpin "digit_segments_0_4" F1 ,
  inpin "digit_segments_0_4" G1 ,
  inpin "digit_segments_0_6" F3 ,
  inpin "digit_segments_0_6" G3 ,
  inpin "digit_segments_0_7" G4 ,
  inpin "led_o<1>" O1 ,
  pip R14C19 F3_B1 -> F3_B_PINWIRE1 , 
  pip R14C19 G3_B1 -> G3_B_PINWIRE1 , 
  pip R14C19 G4_B2 -> G4_B_PINWIRE2 , 
  pip R14C19 N2MID1 -> G4_B2 , 
  pip R14C19 N2MID3 -> F3_B1 , 
  pip R14C19 N2MID3 -> G3_B1 , 
  pip R15C19 N2END1 -> N2BEG1 , 
  pip R15C19 N2END1 -> N2BEG3 , 
  pip R16C19 F4_B0 -> F4_B_PINWIRE0 , 
  pip R16C19 G4_B0 -> G4_B_PINWIRE0 , 
  pip R16C19 N2MID1 -> F4_B0 , 
  pip R16C19 N2MID1 -> G4_B0 , 
  pip R17C18 N2END1 -> E2BEG2 , 
  pip R17C19 E2END2 -> N2BEG1 , 
  pip R18C18 F1_B3 -> F1_B_PINWIRE3 , 
  pip R18C18 G1_B3 -> G1_B_PINWIRE3 , 
  pip R18C18 N2MID1 -> F1_B3 , 
  pip R18C18 N2MID1 -> G1_B3 , 
  pip R19C18 OMUX_N10 -> N2BEG1 , 
  pip R20C18 XQ0 -> OMUX10 , 
  pip R20C18 XQ0 -> OMUX2 , 
  pip R21C18 SE_S -> E6BEG7 , 
  pip R21C20 E6MID7 -> S2BEG7 , 
  pip R23C20 S2END7 -> E2BEG5 , 
  pip RIOIR23 E2MID5 -> IOIS_G3_B0 , 
  ;
net "led_o_2" , 
  outpin "led_o_3" YQ ,
  inpin "digit_segments_0_2" F1 ,
  inpin "digit_segments_0_2" G1 ,
  inpin "digit_segments_0_4" F4 ,
  inpin "digit_segments_0_4" G4 ,
  inpin "digit_segments_0_6" F4 ,
  inpin "digit_segments_0_6" G4 ,
  inpin "digit_segments_0_7" G1 ,
  inpin "led_o<2>" O1 ,
  pip BRAMR19C2 OMUX_E8 -> E2BEG4 , 
  pip R14C19 F4_B1 -> F4_B_PINWIRE1 , 
  pip R14C19 G1_B2 -> G1_B_PINWIRE2 , 
  pip R14C19 G4_B1 -> G4_B_PINWIRE1 , 
  pip R14C19 N2MID6 -> F4_B1 , 
  pip R14C19 N2MID6 -> G1_B2 , 
  pip R14C19 N2MID6 -> G4_B1 , 
  pip R15C19 N2END6 -> N2BEG6 , 
  pip R16C19 F1_B0 -> F1_B_PINWIRE0 , 
  pip R16C19 G1_B0 -> G1_B_PINWIRE0 , 
  pip R16C19 N2MID6 -> F1_B0 , 
  pip R16C19 N2MID6 -> G1_B0 , 
  pip R17C19 N2END4 -> N2BEG6 , 
  pip R17C20 N2END3 -> E2BEG4 , 
  pip R18C18 F4_B3 -> F4_B_PINWIRE3 , 
  pip R18C18 G4_B3 -> G4_B_PINWIRE3 , 
  pip R18C18 OMUX_N15 -> F4_B3 , 
  pip R18C18 OMUX_N15 -> G4_B3 , 
  pip R19C18 YQ0 -> OMUX15 , 
  pip R19C18 YQ0 -> OMUX8 , 
  pip R19C19 E2MID4 -> N2BEG4 , 
  pip R19C20 E2END4 -> N2BEG3 , 
  pip RIOIR17 E2MID4 -> IOIS_G3_B0 , 
  ;
net "led_o_3" , 
  outpin "led_o_3" XQ ,
  inpin "digit_segments_0_2" F2 ,
  inpin "digit_segments_0_2" G2 ,
  inpin "digit_segments_0_4" F3 ,
  inpin "digit_segments_0_4" G3 ,
  inpin "digit_segments_0_6" F1 ,
  inpin "digit_segments_0_6" G1 ,
  inpin "digit_segments_0_7" G2 ,
  inpin "led_o<3>" O1 ,
  pip BRAMR16C2 E2MID2 -> S2BEG2 , 
  pip BRAMR17C2 S2MID2 -> E2BEG2 , 
  pip BRAMR19C2 OMUX_E7 -> E6BEG4 , 
  pip R14C19 F1_B1 -> F1_B_PINWIRE1 , 
  pip R14C19 G1_B1 -> G1_B_PINWIRE1 , 
  pip R14C19 G2_B2 -> G2_B_PINWIRE2 , 
  pip R14C19 N2END1 -> F1_B1 , 
  pip R14C19 N2END1 -> G1_B1 , 
  pip R14C19 N2END1 -> W2BEG2 , 
  pip R14C19 W2BEG2 -> G2_B2 , 
  pip R16C18 N6MID2 -> E2BEG2 , 
  pip R16C19 E2END2 -> N2BEG1 , 
  pip R16C19 F2_B0 -> F2_B_PINWIRE0 , 
  pip R16C19 G2_B0 -> G2_B_PINWIRE0 , 
  pip R16C19 N2MID2 -> F2_B0 , 
  pip R16C19 N2MID2 -> G2_B0 , 
  pip R17C19 E2MID2 -> N2BEG2 , 
  pip R18C18 F3_B3 -> F3_B_PINWIRE3 , 
  pip R18C18 G3_B3 -> G3_B_PINWIRE3 , 
  pip R18C18 OMUX_N12 -> F3_B3 , 
  pip R18C18 OMUX_N12 -> G3_B3 , 
  pip R19C18 OMUX4 -> N6BEG2 , 
  pip R19C18 XQ0 -> OMUX12 , 
  pip R19C18 XQ0 -> OMUX4 , 
  pip R19C18 XQ0 -> OMUX7 , 
  pip RIOIR19 E6MID4 -> S2BEG4 , 
  pip RIOIR21 S2END4 -> IOIS_G3_B0 , 
  ;
net "led_o_4" , 
  outpin "led_o_5" YQ ,
  inpin "led_o<4>" O1 ,
  pip BIOIBRAMC2 S2MID5 -> E2BEG5 , 
  pip BIOIC20 E2END5 -> IOIS_G3_B2 , 
  pip BRAMR22C2 OMUX_E8 -> S2BEG5 , 
  pip BRAMR24C2 S2END5 -> S2BEG5 , 
  pip R22C18 YQ3 -> OMUX8 , 
  ;
net "led_o_5" , 
  outpin "led_o_5" XQ ,
  inpin "led_o<5>" O1 ,
  pip BIOIC18 S2MID5 -> IOIS_G3_B2 , 
  pip R22C18 OMUX11 -> S2BEG7 , 
  pip R22C18 XQ3 -> OMUX11 , 
  pip R24C18 S2END7 -> S2BEG5 , 
  ;
net "led_o_6" , 
  outpin "led_o_7" YQ ,
  inpin "led_o<6>" O1 ,
  pip BIOIC17 E2BEG3 -> IOIS_G3_B1 , 
  pip BIOIC17 S2END5 -> E2BEG3 , 
  pip R20C18 YQ2 -> OMUX3 , 
  pip R21C17 W2MID5 -> S2BEG5 , 
  pip R21C18 OMUX_S3 -> W2BEG5 , 
  pip R23C17 S2END5 -> S2BEG5 , 
  ;
net "led_o_7" , 
  outpin "led_o_7" XQ ,
  inpin "led_o<7>" O1 ,
  pip BIOIC15 W2MID2 -> IOIS_G3_B1 , 
  pip BIOIC16 S2END4 -> W2BEG2 , 
  pip R20C18 OMUX6 -> S6BEG2 , 
  pip R20C18 XQ2 -> OMUX6 , 
  pip R23C16 W2END2 -> S2BEG4 , 
  pip R23C18 S6MID2 -> W2BEG2 , 
  ;
net "out_port<0>" , 
  outpin "k/sy<0>" Y ,
  inpin "k/arith_result<0>" G2 ,
  inpin "k/logical_result<0>" F4 ,
  inpin "k/shift_carry" G3 ,
  inpin "k/shift_in" F2 ,
  inpin "k/shift_result<1>" F4 ,
  inpin "k/store_loop[0].memory_bit/F5.S1" BY ,
  inpin "led_o_1" BY ,
  pip R19C16 F2_B1 -> F2_B_PINWIRE1 , 
  pip R19C16 OMUX6 -> S2BEG3 , 
  pip R19C16 Y2 -> F2_B1 , 
  pip R19C16 Y2 -> OMUX6 , 
  pip R19C16 Y2 -> S2BEG7 , 
  pip R20C15 BY2 -> BY_PINWIRE2 , 
  pip R20C15 G3_B3 -> G3_B_PINWIRE3 , 
  pip R20C15 W2MID3 -> BY2 , 
  pip R20C15 W2MID3 -> G3_B3 , 
  pip R20C16 F4_B1 -> F4_B_PINWIRE1 , 
  pip R20C16 F4_B3 -> F4_B_PINWIRE3 , 
  pip R20C16 S2MID3 -> E2BEG3 , 
  pip R20C16 S2MID3 -> W2BEG3 , 
  pip R20C16 S2MID7 -> F4_B1 , 
  pip R20C16 S2MID7 -> F4_B3 , 
  pip R20C18 BY0 -> BY_PINWIRE0 , 
  pip R20C18 E2END3 -> BY0 , 
  pip R21C16 G2_B0 -> G2_B_PINWIRE0 , 
  pip R21C16 S2END3 -> G2_B0 , 
  ;
net "out_port<1>" , 
  outpin "k/sy<1>" Y ,
  inpin "k/arith_result<1>" F1 ,
  inpin "k/logical_result<1>" F4 ,
  inpin "k/shift_result<1>" G4 ,
  inpin "k/shift_result<3>" G2 ,
  inpin "k/store_loop[1].memory_bit/F5.S1" BY ,
  inpin "led_o_1" BX ,
  pip R20C16 G4_B3 -> G4_B_PINWIRE3 , 
  pip R20C16 N2MID6 -> G4_B3 , 
  pip R20C18 BX0 -> BX_PINWIRE0 , 
  pip R20C18 OMUX_N10 -> BX0 , 
  pip R21C16 F1_B2 -> F1_B_PINWIRE2 , 
  pip R21C16 G2_B3 -> G2_B_PINWIRE3 , 
  pip R21C16 W2BEG6 -> F1_B2 , 
  pip R21C16 W2END4 -> G2_B3 , 
  pip R21C16 W2END4 -> N2BEG6 , 
  pip R21C16 W2END4 -> W2BEG6 , 
  pip R21C17 F4_B0 -> F4_B_PINWIRE0 , 
  pip R21C17 OMUX_W1 -> F4_B0 , 
  pip R21C18 OMUX4 -> S2BEG2 , 
  pip R21C18 Y2 -> OMUX1 , 
  pip R21C18 Y2 -> OMUX10 , 
  pip R21C18 Y2 -> OMUX4 , 
  pip R21C18 Y2 -> W2BEG4 , 
  pip R23C18 BY2 -> BY_PINWIRE2 , 
  pip R23C18 S2END2 -> BY2 , 
  ;
net "out_port<2>" , 
  outpin "k/sy<2>" Y ,
  inpin "k/arith_result<1>" G2 ,
  inpin "k/logical_result<2>" F1 ,
  inpin "k/shift_result<1>" F2 ,
  inpin "k/shift_result<3>" F1 ,
  inpin "k/store_loop[2].memory_bit/F5.S1" BY ,
  inpin "led_o_3" BY ,
  pip R19C18 BY0 -> BY_PINWIRE0 , 
  pip R19C18 N2END3 -> BY0 , 
  pip R20C16 F2_B3 -> F2_B_PINWIRE3 , 
  pip R20C16 N2MID5 -> F2_B3 , 
  pip R21C16 F1_B3 -> F1_B_PINWIRE3 , 
  pip R21C16 G2_B2 -> G2_B_PINWIRE2 , 
  pip R21C16 S2BEG2 -> G2_B2 , 
  pip R21C16 W2END0 -> F1_B3 , 
  pip R21C16 W2END0 -> S2BEG2 , 
  pip R21C16 W2END3 -> N2BEG5 , 
  pip R21C17 F1_B1 -> F1_B_PINWIRE1 , 
  pip R21C17 W2MID0 -> F1_B1 , 
  pip R21C18 Y0 -> N2BEG3 , 
  pip R21C18 Y0 -> W2BEG0 , 
  pip R21C18 Y0 -> W2BEG3 , 
  pip R22C16 BY2 -> BY_PINWIRE2 , 
  pip R22C16 S2MID2 -> BY2 , 
  ;
net "out_port<3>" , 
  outpin "k/sy<3>" Y ,
  inpin "k/arith_result<3>" F2 ,
  inpin "k/logical_result<3>" F3 ,
  inpin "k/shift_result<3>" G3 ,
  inpin "k/shift_result<5>" G3 ,
  inpin "k/store_loop[3].memory_bit/F5.S1" BY ,
  inpin "led_o_3" BX ,
  pip R19C18 BX0 -> BX_PINWIRE0 , 
  pip R19C18 N2END0 -> BX0 , 
  pip R20C16 F2_B0 -> F2_B_PINWIRE0 , 
  pip R20C16 OMUX_NE12 -> F2_B0 , 
  pip R21C15 Y0 -> E2BEG3 , 
  pip R21C15 Y0 -> E6BEG0 , 
  pip R21C15 Y0 -> OMUX12 , 
  pip R21C15 Y0 -> S2BEG3 , 
  pip R21C16 E2MID3 -> G3_B3 , 
  pip R21C16 G3_B3 -> G3_B_PINWIRE3 , 
  pip R21C17 E2END3 -> S2BEG2 , 
  pip R21C18 E6MID0 -> N2BEG0 , 
  pip R22C15 S2MID3 -> E2BEG3 , 
  pip R22C16 E2MID3 -> F3_B3 , 
  pip R22C16 F3_B3 -> F3_B_PINWIRE3 , 
  pip R22C17 BY2 -> BY_PINWIRE2 , 
  pip R22C17 E2END3 -> BY2 , 
  pip R22C17 G3_B1 -> G3_B_PINWIRE1 , 
  pip R22C17 S2MID2 -> G3_B1 , 
  ;
net "out_port<4>" , 
  outpin "k/sy<4>" Y ,
  inpin "k/arith_result<3>" G1 ,
  inpin "k/logical_result<4>" F4 ,
  inpin "k/shift_result<3>" F3 ,
  inpin "k/shift_result<5>" F4 ,
  inpin "k/store_loop[4].memory_bit/F5.S1" BY ,
  inpin "led_o_5" BY ,
  pip BRAMR21C2 E2MID5 -> S2BEG5 , 
  pip BRAMR22C2 S2MID5 -> W2BEG5 , 
  pip BRAMR23C2 S2END5 -> W2BEG3 , 
  pip R19C18 F4_B1 -> F4_B_PINWIRE1 , 
  pip R19C18 OMUX13 -> F4_B1 , 
  pip R19C18 Y2 -> OMUX13 , 
  pip R19C18 Y2 -> S2BEG7 , 
  pip R19C18 Y2 -> S6BEG7 , 
  pip R20C16 G1_B0 -> G1_B_PINWIRE0 , 
  pip R20C16 W2END7 -> G1_B0 , 
  pip R20C18 S2MID7 -> W2BEG7 , 
  pip R21C16 F3_B3 -> F3_B_PINWIRE3 , 
  pip R21C16 N2END3 -> F3_B3 , 
  pip R21C18 S2END7 -> E2BEG5 , 
  pip R22C17 F4_B1 -> F4_B_PINWIRE1 , 
  pip R22C17 W2MID7 -> F4_B1 , 
  pip R22C18 BY3 -> BY_PINWIRE3 , 
  pip R22C18 S6MID7 -> W2BEG7 , 
  pip R22C18 W2MID5 -> BY3 , 
  pip R23C16 W2MID3 -> N2BEG3 , 
  pip R23C17 BY2 -> BY_PINWIRE2 , 
  pip R23C17 W2END3 -> BY2 , 
  pip R23C17 W2END3 -> W2BEG3 , 
  ;
net "out_port<5>" , 
  outpin "k/sy<5>" Y ,
  inpin "k/arith_result<5>" F1 ,
  inpin "k/logical_result<5>" F2 ,
  inpin "k/shift_result<5>" G4 ,
  inpin "k/shift_result<7>" G3 ,
  inpin "k/store_loop[5].memory_bit/F5.S1" BY ,
  inpin "led_o_5" BX ,
  pip R18C16 F2_B1 -> F2_B_PINWIRE1 , 
  pip R18C16 Y2 -> F2_B1 , 
  pip R18C16 Y2 -> OMUX4 , 
  pip R18C16 Y2 -> S6BEG5 , 
  pip R19C16 G3_B3 -> G3_B_PINWIRE3 , 
  pip R19C16 OMUX_S4 -> G3_B3 , 
  pip R20C15 N2END6 -> E2BEG7 , 
  pip R20C16 E2MID7 -> F1_B2 , 
  pip R20C16 F1_B2 -> F1_B_PINWIRE2 , 
  pip R22C15 W2MID6 -> N2BEG6 , 
  pip R22C16 N2END5 -> E2BEG6 , 
  pip R22C16 N2END5 -> W2BEG6 , 
  pip R22C17 E2MID6 -> G4_B1 , 
  pip R22C17 G4_B1 -> G4_B_PINWIRE1 , 
  pip R22C18 BX3 -> BX_PINWIRE3 , 
  pip R22C18 BY2 -> BY_PINWIRE2 , 
  pip R22C18 E2END6 -> BX3 , 
  pip R22C18 N2END3 -> BY2 , 
  pip R24C16 S6END5 -> E2BEG4 , 
  pip R24C16 S6END5 -> N2BEG5 , 
  pip R24C18 E2END4 -> N2BEG3 , 
  ;
net "out_port<6>" , 
  outpin "k/sy<6>" Y ,
  inpin "k/arith_result<5>" G2 ,
  inpin "k/logical_result<6>" F1 ,
  inpin "k/shift_result<5>" F2 ,
  inpin "k/shift_result<7>" F1 ,
  inpin "k/store_loop[6].memory_bit/F5.S1" BY ,
  inpin "led_o_7" BY ,
  pip BRAMR18C2 N2END1 -> W2BEG2 , 
  pip BRAMR20C2 E2END2 -> N2BEG1 , 
  pip R18C17 BY2 -> BY_PINWIRE2 , 
  pip R18C17 W2END2 -> BY2 , 
  pip R19C16 F1_B3 -> F1_B_PINWIRE3 , 
  pip R19C16 OMUX_NW10 -> F1_B3 , 
  pip R19C17 F1_B1 -> F1_B_PINWIRE1 , 
  pip R19C17 OMUX_N10 -> F1_B1 , 
  pip R20C16 G2_B2 -> G2_B_PINWIRE2 , 
  pip R20C16 OMUX_W6 -> G2_B2 , 
  pip R20C17 OMUX6 -> E2BEG2 , 
  pip R20C17 Y2 -> OMUX10 , 
  pip R20C17 Y2 -> OMUX6 , 
  pip R20C17 Y2 -> OMUX7 , 
  pip R20C17 Y2 -> S2BEG5 , 
  pip R20C18 BY2 -> BY_PINWIRE2 , 
  pip R20C18 OMUX_E7 -> BY2 , 
  pip R22C17 F2_B1 -> F2_B_PINWIRE1 , 
  pip R22C17 S2END5 -> F2_B1 , 
  ;
net "out_port<7>" , 
  outpin "k/sy<7>" Y ,
  inpin "k/arith_result<7>" F1 ,
  inpin "k/logical_result<7>" G2 ,
  inpin "k/shift_carry" G2 ,
  inpin "k/shift_in" G4 ,
  inpin "k/shift_result<7>" G4 ,
  inpin "k/store_loop[7].memory_bit/F5.S1" BY ,
  inpin "led_o_7" BX ,
  pip R18C15 W6MID2 -> S2BEG2 , 
  pip R18C16 W2END4 -> S2BEG6 , 
  pip R18C17 G2_B3 -> G2_B_PINWIRE3 , 
  pip R18C17 W2MID4 -> G2_B3 , 
  pip R18C18 OMUX0 -> S2BEG0 , 
  pip R18C18 OMUX6 -> W6BEG2 , 
  pip R18C18 Y2 -> OMUX0 , 
  pip R18C18 Y2 -> OMUX6 , 
  pip R18C18 Y2 -> W2BEG4 , 
  pip R19C15 BY2 -> BY_PINWIRE2 , 
  pip R19C15 S2MID2 -> BY2 , 
  pip R19C16 F1_B0 -> F1_B_PINWIRE0 , 
  pip R19C16 G4_B1 -> G4_B_PINWIRE1 , 
  pip R19C16 G4_B3 -> G4_B_PINWIRE3 , 
  pip R19C16 S2MID6 -> F1_B0 , 
  pip R19C16 S2MID6 -> G4_B1 , 
  pip R19C16 S2MID6 -> G4_B3 , 
  pip R20C15 G2_B3 -> G2_B_PINWIRE3 , 
  pip R20C15 W2MID4 -> G2_B3 , 
  pip R20C16 S2END6 -> W2BEG4 , 
  pip R20C18 BX2 -> BX_PINWIRE2 , 
  pip R20C18 S2END0 -> BX2 , 
  ;
net "port_id<0>" , 
  outpin "k/logical_result<0>" Y ,
  inpin "digit_values_0_not0001" F3 ,
  inpin "k/arith_result<0>" G1 ,
  inpin "k/logical_result<0>" F3 ,
  inpin "k/store_data<0>" F1 ,
  inpin "k/store_data<0>" G1 ,
  inpin "k/store_data<1>" F1 ,
  inpin "k/store_data<1>" G1 ,
  inpin "k/store_data<2>" F1 ,
  inpin "k/store_data<2>" G1 ,
  inpin "k/store_data<3>" F1 ,
  inpin "k/store_data<3>" G1 ,
  inpin "k/store_data<4>" F1 ,
  inpin "k/store_data<4>" G1 ,
  inpin "k/store_data<5>" F1 ,
  inpin "k/store_data<5>" G1 ,
  inpin "k/store_data<6>" F1 ,
  inpin "k/store_data<6>" G1 ,
  inpin "k/store_data<7>" F1 ,
  inpin "k/store_data<7>" G1 ,
  inpin "k/store_loop[0].memory_bit/F5.S1" F1 ,
  inpin "k/store_loop[0].memory_bit/F5.S1" G1 ,
  inpin "k/store_loop[1].memory_bit/F5.S1" F1 ,
  inpin "k/store_loop[1].memory_bit/F5.S1" G1 ,
  inpin "k/store_loop[2].memory_bit/F5.S1" F1 ,
  inpin "k/store_loop[2].memory_bit/F5.S1" G1 ,
  inpin "k/store_loop[3].memory_bit/F5.S1" F1 ,
  inpin "k/store_loop[3].memory_bit/F5.S1" G1 ,
  inpin "k/store_loop[4].memory_bit/F5.S1" F1 ,
  inpin "k/store_loop[4].memory_bit/F5.S1" G1 ,
  inpin "k/store_loop[5].memory_bit/F5.S1" F1 ,
  inpin "k/store_loop[5].memory_bit/F5.S1" G1 ,
  inpin "k/store_loop[6].memory_bit/F5.S1" F1 ,
  inpin "k/store_loop[6].memory_bit/F5.S1" G1 ,
  inpin "k/store_loop[7].memory_bit/F5.S1" F1 ,
  inpin "k/store_loop[7].memory_bit/F5.S1" G1 ,
  pip R18C17 E2BEG7 -> F1_B0 , 
  pip R18C17 E2BEG7 -> G1_B0 , 
  pip R18C17 F1_B0 -> F1_B_PINWIRE0 , 
  pip R18C17 F1_B2 -> F1_B_PINWIRE2 , 
  pip R18C17 G1_B0 -> G1_B_PINWIRE0 , 
  pip R18C17 G1_B2 -> G1_B_PINWIRE2 , 
  pip R18C17 N2END6 -> E2BEG7 , 
  pip R18C17 N2END6 -> F1_B2 , 
  pip R18C17 N2END6 -> G1_B2 , 
  pip R19C14 W2END_N6 -> S2BEG0 , 
  pip R19C15 F1_B0 -> F1_B_PINWIRE0 , 
  pip R19C15 F1_B2 -> F1_B_PINWIRE2 , 
  pip R19C15 G1_B0 -> G1_B_PINWIRE0 , 
  pip R19C15 G1_B2 -> G1_B_PINWIRE2 , 
  pip R19C15 N2MID6 -> F1_B0 , 
  pip R19C15 N2MID6 -> F1_B2 , 
  pip R19C15 N2MID6 -> G1_B0 , 
  pip R19C15 N2MID6 -> G1_B2 , 
  pip R20C15 F1_B0 -> F1_B_PINWIRE0 , 
  pip R20C15 F1_B2 -> F1_B_PINWIRE2 , 
  pip R20C15 G1_B0 -> G1_B_PINWIRE0 , 
  pip R20C15 G1_B2 -> G1_B_PINWIRE2 , 
  pip R20C15 OMUX_W14 -> F1_B0 , 
  pip R20C15 OMUX_W14 -> F1_B2 , 
  pip R20C15 OMUX_W14 -> G1_B0 , 
  pip R20C15 OMUX_W14 -> G1_B2 , 
  pip R20C15 W2MID6 -> N2BEG6 , 
  pip R20C16 F3_B1 -> F3_B_PINWIRE1 , 
  pip R20C16 OMUX11 -> E2BEG6 , 
  pip R20C16 OMUX11 -> S2BEG7 , 
  pip R20C16 OMUX11 -> W2BEG6 , 
  pip R20C16 Y1 -> E6BEG1 , 
  pip R20C16 Y1 -> F3_B1 , 
  pip R20C16 Y1 -> OMUX11 , 
  pip R20C16 Y1 -> OMUX14 , 
  pip R20C16 Y1 -> OMUX5 , 
  pip R20C17 E2MID6 -> N2BEG6 , 
  pip R20C17 E2MID6 -> S2BEG6 , 
  pip R20C18 F3_B3 -> F3_B_PINWIRE3 , 
  pip R20C18 W2END3 -> F3_B3 , 
  pip R20C19 W2END1 -> W2BEG3 , 
  pip R21C16 G1_B0 -> G1_B_PINWIRE0 , 
  pip R21C16 OMUX_S5 -> G1_B0 , 
  pip R22C14 S2END_S0 -> E2BEG6 , 
  pip R22C16 E2END6 -> F1_B2 , 
  pip R22C16 E2END6 -> G1_B2 , 
  pip R22C16 F1_B0 -> F1_B_PINWIRE0 , 
  pip R22C16 F1_B2 -> F1_B_PINWIRE2 , 
  pip R22C16 G1_B0 -> G1_B_PINWIRE0 , 
  pip R22C16 G1_B2 -> G1_B_PINWIRE2 , 
  pip R22C16 S2END7 -> F1_B0 , 
  pip R22C16 S2END7 -> G1_B0 , 
  pip R22C17 F1_B0 -> F1_B_PINWIRE0 , 
  pip R22C17 F1_B2 -> F1_B_PINWIRE2 , 
  pip R22C17 G1_B0 -> G1_B_PINWIRE0 , 
  pip R22C17 G1_B2 -> G1_B_PINWIRE2 , 
  pip R22C17 S2BEG6 -> F1_B0 , 
  pip R22C17 S2BEG6 -> G1_B0 , 
  pip R22C17 S2END6 -> F1_B2 , 
  pip R22C17 S2END6 -> G1_B2 , 
  pip R22C17 S2END6 -> S2BEG6 , 
  pip R22C18 F1_B0 -> F1_B_PINWIRE0 , 
  pip R22C18 F1_B2 -> F1_B_PINWIRE2 , 
  pip R22C18 G1_B0 -> G1_B_PINWIRE0 , 
  pip R22C18 G1_B2 -> G1_B_PINWIRE2 , 
  pip R22C18 N2MID6 -> F1_B0 , 
  pip R22C18 N2MID6 -> F1_B2 , 
  pip R22C18 N2MID6 -> G1_B0 , 
  pip R22C18 N2MID6 -> G1_B2 , 
  pip R23C17 F1_B0 -> F1_B_PINWIRE0 , 
  pip R23C17 F1_B2 -> F1_B_PINWIRE2 , 
  pip R23C17 G1_B0 -> G1_B_PINWIRE0 , 
  pip R23C17 G1_B2 -> G1_B_PINWIRE2 , 
  pip R23C17 S2MID6 -> E2BEG6 , 
  pip R23C17 S2MID6 -> F1_B0 , 
  pip R23C17 S2MID6 -> F1_B2 , 
  pip R23C17 S2MID6 -> G1_B0 , 
  pip R23C17 S2MID6 -> G1_B2 , 
  pip R23C18 E2MID6 -> F1_B0 , 
  pip R23C18 E2MID6 -> F1_B2 , 
  pip R23C18 E2MID6 -> G1_B0 , 
  pip R23C18 E2MID6 -> G1_B2 , 
  pip R23C18 E2MID6 -> N2BEG6 , 
  pip R23C18 F1_B0 -> F1_B_PINWIRE0 , 
  pip R23C18 F1_B2 -> F1_B_PINWIRE2 , 
  pip R23C18 G1_B0 -> G1_B_PINWIRE0 , 
  pip R23C18 G1_B2 -> G1_B_PINWIRE2 , 
  pip RIOIR20 E6END1 -> W2BEG1 , 
  ;
net "port_id<1>" , 
  outpin "k/logical_result<1>" Y ,
  inpin "digit_values_0_not0001" G3 ,
  inpin "k/arith_result<1>" F2 ,
  inpin "k/logical_result<1>" F2 ,
  inpin "k/store_data<0>" F2 ,
  inpin "k/store_data<0>" G2 ,
  inpin "k/store_data<1>" F2 ,
  inpin "k/store_data<1>" G2 ,
  inpin "k/store_data<2>" F2 ,
  inpin "k/store_data<2>" G2 ,
  inpin "k/store_data<3>" F2 ,
  inpin "k/store_data<3>" G2 ,
  inpin "k/store_data<4>" F2 ,
  inpin "k/store_data<4>" G2 ,
  inpin "k/store_data<5>" F2 ,
  inpin "k/store_data<5>" G2 ,
  inpin "k/store_data<6>" F2 ,
  inpin "k/store_data<6>" G2 ,
  inpin "k/store_data<7>" F2 ,
  inpin "k/store_data<7>" G2 ,
  inpin "k/store_loop[0].memory_bit/F5.S1" F2 ,
  inpin "k/store_loop[0].memory_bit/F5.S1" G2 ,
  inpin "k/store_loop[1].memory_bit/F5.S1" F2 ,
  inpin "k/store_loop[1].memory_bit/F5.S1" G2 ,
  inpin "k/store_loop[2].memory_bit/F5.S1" F2 ,
  inpin "k/store_loop[2].memory_bit/F5.S1" G2 ,
  inpin "k/store_loop[3].memory_bit/F5.S1" F2 ,
  inpin "k/store_loop[3].memory_bit/F5.S1" G2 ,
  inpin "k/store_loop[4].memory_bit/F5.S1" F2 ,
  inpin "k/store_loop[4].memory_bit/F5.S1" G2 ,
  inpin "k/store_loop[5].memory_bit/F5.S1" F2 ,
  inpin "k/store_loop[5].memory_bit/F5.S1" G2 ,
  inpin "k/store_loop[6].memory_bit/F5.S1" F2 ,
  inpin "k/store_loop[6].memory_bit/F5.S1" G2 ,
  inpin "k/store_loop[7].memory_bit/F5.S1" F2 ,
  inpin "k/store_loop[7].memory_bit/F5.S1" G2 ,
  pip R18C17 F2_B0 -> F2_B_PINWIRE0 , 
  pip R18C17 F2_B2 -> F2_B_PINWIRE2 , 
  pip R18C17 G2_B0 -> G2_B_PINWIRE0 , 
  pip R18C17 G2_B2 -> G2_B_PINWIRE2 , 
  pip R18C17 N2MID3 -> F2_B0 , 
  pip R18C17 N2MID3 -> F2_B2 , 
  pip R18C17 N2MID3 -> G2_B0 , 
  pip R18C17 N2MID3 -> G2_B2 , 
  pip R19C15 E2BEG3 -> F2_B0 , 
  pip R19C15 E2BEG3 -> G2_B0 , 
  pip R19C15 F2_B0 -> F2_B_PINWIRE0 , 
  pip R19C15 F2_B2 -> F2_B_PINWIRE2 , 
  pip R19C15 G2_B0 -> G2_B_PINWIRE0 , 
  pip R19C15 G2_B2 -> G2_B_PINWIRE2 , 
  pip R19C15 N2END2 -> E2BEG3 , 
  pip R19C15 N2END2 -> F2_B2 , 
  pip R19C15 N2END2 -> G2_B2 , 
  pip R19C17 N2END3 -> N2BEG3 , 
  pip R20C15 F2_B0 -> F2_B_PINWIRE0 , 
  pip R20C15 F2_B2 -> F2_B_PINWIRE2 , 
  pip R20C15 G2_B0 -> G2_B_PINWIRE0 , 
  pip R20C15 G2_B2 -> G2_B_PINWIRE2 , 
  pip R20C15 N2MID2 -> F2_B0 , 
  pip R20C15 N2MID2 -> F2_B2 , 
  pip R20C15 N2MID2 -> G2_B0 , 
  pip R20C15 N2MID2 -> G2_B2 , 
  pip R20C17 N2MID3 -> E2BEG3 , 
  pip R20C18 E2MID3 -> G3_B3 , 
  pip R20C18 G3_B3 -> G3_B_PINWIRE3 , 
  pip R21C15 W2END0 -> N2BEG2 , 
  pip R21C16 F2_B2 -> F2_B_PINWIRE2 , 
  pip R21C16 OMUX_W6 -> F2_B2 , 
  pip R21C17 F2_B0 -> F2_B_PINWIRE0 , 
  pip R21C17 OMUX6 -> F2_B0 , 
  pip R21C17 Y0 -> N2BEG3 , 
  pip R21C17 Y0 -> OMUX4 , 
  pip R21C17 Y0 -> OMUX6 , 
  pip R21C17 Y0 -> S2BEG3 , 
  pip R21C17 Y0 -> W2BEG0 , 
  pip R22C16 F2_B0 -> F2_B_PINWIRE0 , 
  pip R22C16 F2_B2 -> F2_B_PINWIRE2 , 
  pip R22C16 G2_B0 -> G2_B_PINWIRE0 , 
  pip R22C16 G2_B2 -> G2_B_PINWIRE2 , 
  pip R22C16 W2MID3 -> F2_B0 , 
  pip R22C16 W2MID3 -> F2_B2 , 
  pip R22C16 W2MID3 -> G2_B0 , 
  pip R22C16 W2MID3 -> G2_B2 , 
  pip R22C17 F2_B0 -> F2_B_PINWIRE0 , 
  pip R22C17 F2_B2 -> F2_B_PINWIRE2 , 
  pip R22C17 G2_B0 -> G2_B_PINWIRE0 , 
  pip R22C17 G2_B2 -> G2_B_PINWIRE2 , 
  pip R22C17 OMUX_S4 -> F2_B0 , 
  pip R22C17 OMUX_S4 -> F2_B2 , 
  pip R22C17 OMUX_S4 -> G2_B0 , 
  pip R22C17 OMUX_S4 -> G2_B2 , 
  pip R22C17 S2MID3 -> E2BEG3 , 
  pip R22C17 S2MID3 -> W2BEG3 , 
  pip R22C18 E2MID3 -> F2_B0 , 
  pip R22C18 E2MID3 -> F2_B2 , 
  pip R22C18 E2MID3 -> G2_B0 , 
  pip R22C18 E2MID3 -> G2_B2 , 
  pip R22C18 E2MID3 -> S2BEG3 , 
  pip R22C18 F2_B0 -> F2_B_PINWIRE0 , 
  pip R22C18 F2_B2 -> F2_B_PINWIRE2 , 
  pip R22C18 G2_B0 -> G2_B_PINWIRE0 , 
  pip R22C18 G2_B2 -> G2_B_PINWIRE2 , 
  pip R23C17 F2_B0 -> F2_B_PINWIRE0 , 
  pip R23C17 F2_B2 -> F2_B_PINWIRE2 , 
  pip R23C17 G2_B0 -> G2_B_PINWIRE0 , 
  pip R23C17 G2_B2 -> G2_B_PINWIRE2 , 
  pip R23C17 S2END3 -> F2_B0 , 
  pip R23C17 S2END3 -> G2_B0 , 
  pip R23C17 W2MID3 -> F2_B2 , 
  pip R23C17 W2MID3 -> G2_B2 , 
  pip R23C18 F2_B0 -> F2_B_PINWIRE0 , 
  pip R23C18 F2_B2 -> F2_B_PINWIRE2 , 
  pip R23C18 G2_B0 -> G2_B_PINWIRE0 , 
  pip R23C18 G2_B2 -> G2_B_PINWIRE2 , 
  pip R23C18 S2MID3 -> F2_B0 , 
  pip R23C18 S2MID3 -> F2_B2 , 
  pip R23C18 S2MID3 -> G2_B0 , 
  pip R23C18 S2MID3 -> G2_B2 , 
  pip R23C18 S2MID3 -> W2BEG3 , 
  ;
net "port_id<2>" , 
  outpin "k/logical_result<2>" Y ,
  inpin "digit_values_0_not0001" G1 ,
  inpin "k/arith_result<1>" G1 ,
  inpin "k/logical_result<2>" F3 ,
  inpin "k/store_data<0>" F3 ,
  inpin "k/store_data<0>" G3 ,
  inpin "k/store_data<1>" F3 ,
  inpin "k/store_data<1>" G3 ,
  inpin "k/store_data<2>" F3 ,
  inpin "k/store_data<2>" G3 ,
  inpin "k/store_data<3>" F3 ,
  inpin "k/store_data<3>" G3 ,
  inpin "k/store_data<4>" F3 ,
  inpin "k/store_data<4>" G3 ,
  inpin "k/store_data<5>" F3 ,
  inpin "k/store_data<5>" G3 ,
  inpin "k/store_data<6>" F3 ,
  inpin "k/store_data<6>" G3 ,
  inpin "k/store_data<7>" F3 ,
  inpin "k/store_data<7>" G3 ,
  inpin "k/store_loop[0].memory_bit/F5.S1" F3 ,
  inpin "k/store_loop[0].memory_bit/F5.S1" G3 ,
  inpin "k/store_loop[1].memory_bit/F5.S1" F3 ,
  inpin "k/store_loop[1].memory_bit/F5.S1" G3 ,
  inpin "k/store_loop[2].memory_bit/F5.S1" F3 ,
  inpin "k/store_loop[2].memory_bit/F5.S1" G3 ,
  inpin "k/store_loop[3].memory_bit/F5.S1" F3 ,
  inpin "k/store_loop[3].memory_bit/F5.S1" G3 ,
  inpin "k/store_loop[4].memory_bit/F5.S1" F3 ,
  inpin "k/store_loop[4].memory_bit/F5.S1" G3 ,
  inpin "k/store_loop[5].memory_bit/F5.S1" F3 ,
  inpin "k/store_loop[5].memory_bit/F5.S1" G3 ,
  inpin "k/store_loop[6].memory_bit/F5.S1" F3 ,
  inpin "k/store_loop[6].memory_bit/F5.S1" G3 ,
  inpin "k/store_loop[7].memory_bit/F5.S1" F3 ,
  inpin "k/store_loop[7].memory_bit/F5.S1" G3 ,
  pip R18C17 F3_B0 -> F3_B_PINWIRE0 , 
  pip R18C17 F3_B2 -> F3_B_PINWIRE2 , 
  pip R18C17 G3_B0 -> G3_B_PINWIRE0 , 
  pip R18C17 G3_B2 -> G3_B_PINWIRE2 , 
  pip R18C17 N2MID4 -> F3_B0 , 
  pip R18C17 N2MID4 -> F3_B2 , 
  pip R18C17 N2MID4 -> G3_B0 , 
  pip R18C17 N2MID4 -> G3_B2 , 
  pip R19C14 W2MID5 -> S2BEG5 , 
  pip R19C15 F3_B0 -> F3_B_PINWIRE0 , 
  pip R19C15 F3_B2 -> F3_B_PINWIRE2 , 
  pip R19C15 G3_B0 -> G3_B_PINWIRE0 , 
  pip R19C15 G3_B2 -> G3_B_PINWIRE2 , 
  pip R19C15 N2MID5 -> F3_B0 , 
  pip R19C15 N2MID5 -> G3_B0 , 
  pip R19C15 W2END5 -> F3_B2 , 
  pip R19C15 W2END5 -> G3_B2 , 
  pip R19C15 W2END5 -> W2BEG5 , 
  pip R19C17 N2END4 -> N2BEG4 , 
  pip R19C17 N2END4 -> W2BEG5 , 
  pip R20C14 S2MID5 -> E2BEG5 , 
  pip R20C15 E2MID5 -> F3_B0 , 
  pip R20C15 E2MID5 -> F3_B2 , 
  pip R20C15 E2MID5 -> G3_B0 , 
  pip R20C15 E2MID5 -> G3_B2 , 
  pip R20C15 E2MID5 -> N2BEG5 , 
  pip R20C15 F3_B0 -> F3_B_PINWIRE0 , 
  pip R20C15 F3_B2 -> F3_B_PINWIRE2 , 
  pip R20C15 G3_B0 -> G3_B_PINWIRE0 , 
  pip R20C15 G3_B2 -> G3_B_PINWIRE2 , 
  pip R20C18 G1_B3 -> G1_B_PINWIRE3 , 
  pip R20C18 OMUX_EN8 -> G1_B3 , 
  pip R21C16 G1_B2 -> G1_B_PINWIRE2 , 
  pip R21C16 OMUX_W14 -> G1_B2 , 
  pip R21C17 F3_B1 -> F3_B_PINWIRE1 , 
  pip R21C17 Y1 -> F3_B1 , 
  pip R21C17 Y1 -> N2BEG4 , 
  pip R21C17 Y1 -> OMUX14 , 
  pip R21C17 Y1 -> OMUX3 , 
  pip R21C17 Y1 -> OMUX8 , 
  pip R21C18 OMUX_E8 -> S2BEG5 , 
  pip R22C16 F3_B0 -> F3_B_PINWIRE0 , 
  pip R22C16 F3_B2 -> F3_B_PINWIRE2 , 
  pip R22C16 G3_B0 -> G3_B_PINWIRE0 , 
  pip R22C16 G3_B2 -> G3_B_PINWIRE2 , 
  pip R22C16 N2MID5 -> F3_B0 , 
  pip R22C16 N2MID5 -> F3_B2 , 
  pip R22C16 N2MID5 -> G3_B0 , 
  pip R22C16 N2MID5 -> G3_B2 , 
  pip R22C17 F3_B0 -> F3_B_PINWIRE0 , 
  pip R22C17 F3_B2 -> F3_B_PINWIRE2 , 
  pip R22C17 G3_B0 -> G3_B_PINWIRE0 , 
  pip R22C17 G3_B2 -> G3_B_PINWIRE2 , 
  pip R22C17 OMUX_S3 -> F3_B0 , 
  pip R22C17 OMUX_S3 -> F3_B2 , 
  pip R22C17 OMUX_S3 -> G3_B0 , 
  pip R22C17 OMUX_S3 -> G3_B2 , 
  pip R22C17 OMUX_S3 -> S2BEG5 , 
  pip R22C18 F3_B0 -> F3_B_PINWIRE0 , 
  pip R22C18 F3_B2 -> F3_B_PINWIRE2 , 
  pip R22C18 G3_B0 -> G3_B_PINWIRE0 , 
  pip R22C18 G3_B2 -> G3_B_PINWIRE2 , 
  pip R22C18 OMUX_SE3 -> F3_B0 , 
  pip R22C18 OMUX_SE3 -> F3_B2 , 
  pip R22C18 OMUX_SE3 -> G3_B0 , 
  pip R22C18 OMUX_SE3 -> G3_B2 , 
  pip R23C16 W2MID5 -> N2BEG5 , 
  pip R23C17 F3_B0 -> F3_B_PINWIRE0 , 
  pip R23C17 F3_B2 -> F3_B_PINWIRE2 , 
  pip R23C17 G3_B0 -> G3_B_PINWIRE0 , 
  pip R23C17 G3_B2 -> G3_B_PINWIRE2 , 
  pip R23C17 S2MID5 -> E2BEG5 , 
  pip R23C17 S2MID5 -> F3_B0 , 
  pip R23C17 S2MID5 -> F3_B2 , 
  pip R23C17 S2MID5 -> G3_B0 , 
  pip R23C17 S2MID5 -> G3_B2 , 
  pip R23C17 S2MID5 -> W2BEG5 , 
  pip R23C18 E2MID5 -> F3_B0 , 
  pip R23C18 E2MID5 -> G3_B0 , 
  pip R23C18 F3_B0 -> F3_B_PINWIRE0 , 
  pip R23C18 F3_B2 -> F3_B_PINWIRE2 , 
  pip R23C18 G3_B0 -> G3_B_PINWIRE0 , 
  pip R23C18 G3_B2 -> G3_B_PINWIRE2 , 
  pip R23C18 S2END5 -> F3_B2 , 
  pip R23C18 S2END5 -> G3_B2 , 
  ;
net "port_id<3>" , 
  outpin "k/logical_result<3>" Y ,
  inpin "digit_values_0_not0001" G2 ,
  inpin "k/arith_result<3>" F1 ,
  inpin "k/logical_result<3>" F4 ,
  inpin "k/store_data<0>" F4 ,
  inpin "k/store_data<0>" G4 ,
  inpin "k/store_data<1>" F4 ,
  inpin "k/store_data<1>" G4 ,
  inpin "k/store_data<2>" F4 ,
  inpin "k/store_data<2>" G4 ,
  inpin "k/store_data<3>" F4 ,
  inpin "k/store_data<3>" G4 ,
  inpin "k/store_data<4>" F4 ,
  inpin "k/store_data<4>" G4 ,
  inpin "k/store_data<5>" F4 ,
  inpin "k/store_data<5>" G4 ,
  inpin "k/store_data<6>" F4 ,
  inpin "k/store_data<6>" G4 ,
  inpin "k/store_data<7>" F4 ,
  inpin "k/store_data<7>" G4 ,
  inpin "k/store_loop[0].memory_bit/F5.S1" F4 ,
  inpin "k/store_loop[0].memory_bit/F5.S1" G4 ,
  inpin "k/store_loop[1].memory_bit/F5.S1" F4 ,
  inpin "k/store_loop[1].memory_bit/F5.S1" G4 ,
  inpin "k/store_loop[2].memory_bit/F5.S1" F4 ,
  inpin "k/store_loop[2].memory_bit/F5.S1" G4 ,
  inpin "k/store_loop[3].memory_bit/F5.S1" F4 ,
  inpin "k/store_loop[3].memory_bit/F5.S1" G4 ,
  inpin "k/store_loop[4].memory_bit/F5.S1" F4 ,
  inpin "k/store_loop[4].memory_bit/F5.S1" G4 ,
  inpin "k/store_loop[5].memory_bit/F5.S1" F4 ,
  inpin "k/store_loop[5].memory_bit/F5.S1" G4 ,
  inpin "k/store_loop[6].memory_bit/F5.S1" F4 ,
  inpin "k/store_loop[6].memory_bit/F5.S1" G4 ,
  inpin "k/store_loop[7].memory_bit/F5.S1" F4 ,
  inpin "k/store_loop[7].memory_bit/F5.S1" G4 ,
  pip R18C17 F4_B0 -> F4_B_PINWIRE0 , 
  pip R18C17 F4_B2 -> F4_B_PINWIRE2 , 
  pip R18C17 G4_B0 -> G4_B_PINWIRE0 , 
  pip R18C17 G4_B2 -> G4_B_PINWIRE2 , 
  pip R18C17 N2MID0 -> F4_B0 , 
  pip R18C17 N2MID0 -> F4_B2 , 
  pip R18C17 N2MID0 -> G4_B0 , 
  pip R18C17 N2MID0 -> G4_B2 , 
  pip R19C15 F4_B0 -> F4_B_PINWIRE0 , 
  pip R19C15 F4_B2 -> F4_B_PINWIRE2 , 
  pip R19C15 G4_B0 -> G4_B_PINWIRE0 , 
  pip R19C15 G4_B2 -> G4_B_PINWIRE2 , 
  pip R19C15 W2MID0 -> F4_B0 , 
  pip R19C15 W2MID0 -> F4_B2 , 
  pip R19C15 W2MID0 -> G4_B0 , 
  pip R19C15 W2MID0 -> G4_B2 , 
  pip R19C16 N2END_N7 -> E2BEG0 , 
  pip R19C16 N2END_N7 -> W2BEG0 , 
  pip R19C17 E2MID0 -> N2BEG0 , 
  pip R20C15 F4_B0 -> F4_B_PINWIRE0 , 
  pip R20C15 F4_B2 -> F4_B_PINWIRE2 , 
  pip R20C15 G4_B0 -> G4_B_PINWIRE0 , 
  pip R20C15 G4_B2 -> G4_B_PINWIRE2 , 
  pip R20C15 W2MID1 -> F4_B0 , 
  pip R20C15 W2MID1 -> F4_B2 , 
  pip R20C15 W2MID1 -> G4_B0 , 
  pip R20C15 W2MID1 -> G4_B2 , 
  pip R20C16 F1_B0 -> F1_B_PINWIRE0 , 
  pip R20C16 N2END0 -> W2BEG1 , 
  pip R20C16 N2END7 -> F1_B0 , 
  pip R20C18 G2_B3 -> G2_B_PINWIRE3 , 
  pip R20C18 N2END4 -> G2_B3 , 
  pip R22C16 F4_B0 -> F4_B_PINWIRE0 , 
  pip R22C16 F4_B2 -> F4_B_PINWIRE2 , 
  pip R22C16 F4_B3 -> F4_B_PINWIRE3 , 
  pip R22C16 G4_B0 -> G4_B_PINWIRE0 , 
  pip R22C16 G4_B2 -> G4_B_PINWIRE2 , 
  pip R22C16 OMUX0 -> N2BEG0 , 
  pip R22C16 OMUX11 -> N2BEG7 , 
  pip R22C16 OMUX2 -> F4_B0 , 
  pip R22C16 OMUX2 -> F4_B2 , 
  pip R22C16 OMUX2 -> G4_B0 , 
  pip R22C16 OMUX2 -> G4_B2 , 
  pip R22C16 OMUX2 -> S2BEG0 , 
  pip R22C16 Y3 -> E2BEG5 , 
  pip R22C16 Y3 -> F4_B3 , 
  pip R22C16 Y3 -> OMUX0 , 
  pip R22C16 Y3 -> OMUX11 , 
  pip R22C16 Y3 -> OMUX2 , 
  pip R22C17 F4_B0 -> F4_B_PINWIRE0 , 
  pip R22C17 F4_B2 -> F4_B_PINWIRE2 , 
  pip R22C17 G4_B0 -> G4_B_PINWIRE0 , 
  pip R22C17 G4_B2 -> G4_B_PINWIRE2 , 
  pip R22C17 N2MID0 -> E2BEG0 , 
  pip R22C17 OMUX_E2 -> F4_B0 , 
  pip R22C17 OMUX_E2 -> F4_B2 , 
  pip R22C17 OMUX_E2 -> G4_B0 , 
  pip R22C17 OMUX_E2 -> G4_B2 , 
  pip R22C18 E2END5 -> N2BEG4 , 
  pip R22C18 E2MID0 -> F4_B0 , 
  pip R22C18 E2MID0 -> F4_B2 , 
  pip R22C18 E2MID0 -> G4_B0 , 
  pip R22C18 E2MID0 -> G4_B2 , 
  pip R22C18 F4_B0 -> F4_B_PINWIRE0 , 
  pip R22C18 F4_B2 -> F4_B_PINWIRE2 , 
  pip R22C18 G4_B0 -> G4_B_PINWIRE0 , 
  pip R22C18 G4_B2 -> G4_B_PINWIRE2 , 
  pip R23C16 S2MID0 -> E2BEG0 , 
  pip R23C17 E2MID0 -> F4_B0 , 
  pip R23C17 E2MID0 -> F4_B2 , 
  pip R23C17 E2MID0 -> G4_B0 , 
  pip R23C17 E2MID0 -> G4_B2 , 
  pip R23C17 E2MID0 -> N2BEG0 , 
  pip R23C17 F4_B0 -> F4_B_PINWIRE0 , 
  pip R23C17 F4_B2 -> F4_B_PINWIRE2 , 
  pip R23C17 G4_B0 -> G4_B_PINWIRE0 , 
  pip R23C17 G4_B2 -> G4_B_PINWIRE2 , 
  pip R23C18 E2BEG0 -> F4_B0 , 
  pip R23C18 E2BEG0 -> G4_B0 , 
  pip R23C18 E2END0 -> E2BEG0 , 
  pip R23C18 E2END0 -> F4_B2 , 
  pip R23C18 E2END0 -> G4_B2 , 
  pip R23C18 F4_B0 -> F4_B_PINWIRE0 , 
  pip R23C18 F4_B2 -> F4_B_PINWIRE2 , 
  pip R23C18 G4_B0 -> G4_B_PINWIRE0 , 
  pip R23C18 G4_B2 -> G4_B_PINWIRE2 , 
  ;
net "port_id<4>" , 
  outpin "k/logical_result<4>" Y ,
  inpin "digit_values_0_not0001" G4 ,
  inpin "k/arith_result<3>" G2 ,
  inpin "k/logical_result<4>" F3 ,
  inpin "k/store_data<0>" BX ,
  inpin "k/store_data<1>" BX ,
  inpin "k/store_data<2>" BX ,
  inpin "k/store_data<3>" BX ,
  inpin "k/store_data<4>" BX ,
  inpin "k/store_data<5>" BX ,
  inpin "k/store_data<6>" BX ,
  inpin "k/store_data<7>" BX ,
  inpin "k/store_loop[0].memory_bit/F5.S1" BX ,
  inpin "k/store_loop[1].memory_bit/F5.S1" BX ,
  inpin "k/store_loop[2].memory_bit/F5.S1" BX ,
  inpin "k/store_loop[3].memory_bit/F5.S1" BX ,
  inpin "k/store_loop[4].memory_bit/F5.S1" BX ,
  inpin "k/store_loop[5].memory_bit/F5.S1" BX ,
  inpin "k/store_loop[6].memory_bit/F5.S1" BX ,
  inpin "k/store_loop[7].memory_bit/F5.S1" BX ,
  pip BIOIC18 S6END0 -> N2BEG0 , 
  pip R18C17 BX0 -> BX_PINWIRE0 , 
  pip R18C17 BX2 -> BX_PINWIRE2 , 
  pip R18C17 OMUX_NW10 -> BX0 , 
  pip R18C17 OMUX_NW10 -> BX2 , 
  pip R19C12 W6END1 -> E2BEG1 , 
  pip R19C14 E2END1 -> E2BEG1 , 
  pip R19C15 BX0 -> BX_PINWIRE0 , 
  pip R19C15 BX2 -> BX_PINWIRE2 , 
  pip R19C15 E2MID1 -> BX0 , 
  pip R19C15 E2MID1 -> BX2 , 
  pip R19C15 W6MID1 -> S2BEG1 , 
  pip R19C18 F3_B1 -> F3_B_PINWIRE1 , 
  pip R19C18 OMUX0 -> S6BEG0 , 
  pip R19C18 Y1 -> F3_B1 , 
  pip R19C18 Y1 -> OMUX0 , 
  pip R19C18 Y1 -> OMUX10 , 
  pip R19C18 Y1 -> OMUX3 , 
  pip R19C18 Y1 -> OMUX5 , 
  pip R19C18 Y1 -> W6BEG1 , 
  pip R20C12 W6END5 -> E2BEG5 , 
  pip R20C14 E2END5 -> E2BEG3 , 
  pip R20C15 BX0 -> BX_PINWIRE0 , 
  pip R20C15 BX2 -> BX_PINWIRE2 , 
  pip R20C15 S2MID1 -> BX0 , 
  pip R20C15 S2MID1 -> BX2 , 
  pip R20C16 E2END3 -> G2_B0 , 
  pip R20C16 G2_B0 -> G2_B_PINWIRE0 , 
  pip R20C18 G4_B3 -> G4_B_PINWIRE3 , 
  pip R20C18 OMUX_S3 -> W6BEG5 , 
  pip R20C18 OMUX_S5 -> G4_B3 , 
  pip R22C16 BX0 -> BX_PINWIRE0 , 
  pip R22C16 BX2 -> BX_PINWIRE2 , 
  pip R22C16 W2END0 -> BX0 , 
  pip R22C16 W2END0 -> BX2 , 
  pip R22C17 BX0 -> BX_PINWIRE0 , 
  pip R22C17 BX2 -> BX_PINWIRE2 , 
  pip R22C17 W2MID0 -> BX0 , 
  pip R22C17 W2MID0 -> BX2 , 
  pip R22C18 BX0 -> BX_PINWIRE0 , 
  pip R22C18 BX2 -> BX_PINWIRE2 , 
  pip R22C18 S6MID0 -> W2BEG0 , 
  pip R22C18 W2BEG0 -> BX0 , 
  pip R22C18 W2BEG0 -> BX2 , 
  pip R23C17 BX0 -> BX_PINWIRE0 , 
  pip R23C17 BX2 -> BX_PINWIRE2 , 
  pip R23C17 W2MID1 -> BX0 , 
  pip R23C17 W2MID1 -> BX2 , 
  pip R23C18 BX0 -> BX_PINWIRE0 , 
  pip R23C18 BX2 -> BX_PINWIRE2 , 
  pip R23C18 N2END0 -> BX0 , 
  pip R23C18 N2END0 -> BX2 , 
  pip R23C18 N2END0 -> W2BEG1 , 
  ;
net "port_id<5>" , 
  outpin "k/logical_result<5>" Y ,
  inpin "digit_values_0_not0001" F1 ,
  inpin "k/arith_result<5>" F2 ,
  inpin "k/logical_result<5>" F3 ,
  inpin "k/store_data<0>" BY ,
  inpin "k/store_data<1>" BY ,
  inpin "k/store_data<2>" BY ,
  inpin "k/store_data<3>" BY ,
  inpin "k/store_data<4>" BY ,
  inpin "k/store_data<5>" BY ,
  inpin "k/store_data<6>" BY ,
  inpin "k/store_data<7>" BY ,
  pip R18C16 F3_B1 -> F3_B_PINWIRE1 , 
  pip R18C16 Y1 -> F3_B1 , 
  pip R18C16 Y1 -> OMUX7 , 
  pip R18C16 Y1 -> S2BEG2 , 
  pip R18C16 Y1 -> S2BEG4 , 
  pip R18C17 BY0 -> BY_PINWIRE0 , 
  pip R18C17 OMUX_E7 -> BY0 , 
  pip R19C15 BY0 -> BY_PINWIRE0 , 
  pip R19C15 W2MID2 -> BY0 , 
  pip R19C16 S2MID2 -> W2BEG2 , 
  pip R20C15 BY0 -> BY_PINWIRE0 , 
  pip R20C15 W2MID2 -> BY0 , 
  pip R20C16 F2_B2 -> F2_B_PINWIRE2 , 
  pip R20C16 S2END2 -> E2BEG0 , 
  pip R20C16 S2END2 -> F2_B2 , 
  pip R20C16 S2END4 -> S2BEG4 , 
  pip R20C16 S2END4 -> W2BEG2 , 
  pip R20C18 E2END0 -> F1_B3 , 
  pip R20C18 F1_B3 -> F1_B_PINWIRE3 , 
  pip R22C16 BY0 -> BY_PINWIRE0 , 
  pip R22C16 S2BEG2 -> BY0 , 
  pip R22C16 S2END4 -> E2BEG2 , 
  pip R22C16 S2END4 -> S2BEG2 , 
  pip R22C17 BY0 -> BY_PINWIRE0 , 
  pip R22C17 E2MID2 -> BY0 , 
  pip R22C18 BY0 -> BY_PINWIRE0 , 
  pip R22C18 E2END2 -> BY0 , 
  pip R23C16 S2MID2 -> E2BEG2 , 
  pip R23C17 BY0 -> BY_PINWIRE0 , 
  pip R23C17 E2MID2 -> BY0 , 
  pip R23C18 BY0 -> BY_PINWIRE0 , 
  pip R23C18 E2END2 -> BY0 , 
  ;
net "port_id<6>" , 
  outpin "k/logical_result<6>" Y ,
  inpin "N13" F2 ,
  inpin "k/arith_result<5>" G1 ,
  inpin "k/logical_result<6>" F3 ,
  pip R19C17 F2_B0 -> F2_B_PINWIRE0 , 
  pip R19C17 F3_B1 -> F3_B_PINWIRE1 , 
  pip R19C17 Y1 -> F2_B0 , 
  pip R19C17 Y1 -> F3_B1 , 
  pip R19C17 Y1 -> OMUX5 , 
  pip R20C16 G1_B2 -> G1_B_PINWIRE2 , 
  pip R20C16 OMUX_SW5 -> G1_B2 , 
  ;
net "port_id<7>" , 
  outpin "N13" Y ,
  inpin "N13" F4 ,
  inpin "k/arith_result<7>" F2 ,
  inpin "k/logical_result<7>" G1 ,
  pip R18C17 G1_B3 -> G1_B_PINWIRE3 , 
  pip R18C17 N2MID1 -> G1_B3 , 
  pip R19C16 F2_B0 -> F2_B_PINWIRE0 , 
  pip R19C16 OMUX_W6 -> F2_B0 , 
  pip R19C17 F4_B0 -> F4_B_PINWIRE0 , 
  pip R19C17 Y0 -> F4_B0 , 
  pip R19C17 Y0 -> N2BEG1 , 
  pip R19C17 Y0 -> OMUX6 , 
  ;
net "rst_i" , cfg " _BELSIG:PAD,PAD,rst_i:rst_i",
  ;
net "rst_i_IBUF" , 
  outpin "rst_i" I ,
  inpin "btn_i_old_not0001_inv" F4 ,
  inpin "d/counter<11>" SR ,
  inpin "d/counter<13>" SR ,
  inpin "d/counter<15>" SR ,
  inpin "d/counter<17>" SR ,
  inpin "d/counter<19>" SR ,
  inpin "d/counter<1>" SR ,
  inpin "d/counter<21>" SR ,
  inpin "d/counter<23>" SR ,
  inpin "d/counter<25>" SR ,
  inpin "d/counter<27>" SR ,
  inpin "d/counter<29>" SR ,
  inpin "d/counter<31>" SR ,
  inpin "d/counter<3>" SR ,
  inpin "d/counter<5>" SR ,
  inpin "d/counter<7>" SR ,
  inpin "d/counter<9>" SR ,
  inpin "d/led7_an_o<1>" SR ,
  inpin "d/led7_an_o<3>" SR ,
  inpin "d/led7_seg_o<2>" SR ,
  inpin "d/led7_seg_o<4>" SR ,
  inpin "d/led7_seg_o<6>" SR ,
  inpin "d/led7_seg_o<7>" SR ,
  inpin "d/segment<11>" SR ,
  inpin "d/segment<13>" SR ,
  inpin "d/segment<15>" SR ,
  inpin "d/segment<17>" SR ,
  inpin "d/segment<19>" SR ,
  inpin "d/segment<1>" SR ,
  inpin "d/segment<21>" SR ,
  inpin "d/segment<23>" SR ,
  inpin "d/segment<25>" SR ,
  inpin "d/segment<27>" SR ,
  inpin "d/segment<29>" SR ,
  inpin "d/segment<31>" SR ,
  inpin "d/segment<3>" SR ,
  inpin "d/segment<5>" SR ,
  inpin "d/segment<7>" SR ,
  inpin "d/segment<9>" SR ,
  inpin "digit_segments_0_2" CE ,
  inpin "digit_segments_0_4" CE ,
  inpin "digit_segments_0_6" CE ,
  inpin "digit_segments_0_7" CE ,
  inpin "k/int_enable" F1 ,
  inpin "k/internal_reset" SR ,
  inpin "k/reset_delay" SR ,
  inpin "led_o_1" SR ,
  inpin "led_o_3" SR ,
  inpin "led_o_5" SR ,
  inpin "led_o_7" SR ,
  pip BRAMR10C2 W6MID4 -> N2BEG4 , 
  pip BRAMR20C2 N2END_N7 -> W2BEG0 , 
  pip BRAMR23C2 W6MID7 -> N2BEG7 , 
  pip BRAMR4C2 N2MID0 -> E2BEG0 , 
  pip BRAMR5C2 N2END_N6 -> N2BEG0 , 
  pip BRAMR8C2 N2END4 -> N2BEG6 , 
  pip R10C10 S2MID0 -> W2BEG0 , 
  pip R10C12 S2END_S1 -> S2BEG7 , 
  pip R10C12 S2END_S1 -> W2BEG7 , 
  pip R10C12 W2END4 -> W2BEG6 , 
  pip R10C14 W2END4 -> N2BEG6 , 
  pip R10C14 W2END4 -> W2BEG4 , 
  pip R10C16 W6END4 -> W2BEG4 , 
  pip R10C20 N2END0 -> N2BEG0 , 
  pip R10C6 W2END0 -> SR0 , 
  pip R10C6 W2MID1 -> SR3 , 
  pip R10C7 S2MID1 -> W2BEG1 , 
  pip R10C8 W2END0 -> W2BEG0 , 
  pip R11C6 W2END1 -> S2BEG3 , 
  pip R11C6 W2END1 -> SR1 , 
  pip R11C6 W2END1 -> SR3 , 
  pip R11C6 W2END_N7 -> S2BEG1 , 
  pip R11C8 W2END_N7 -> W2BEG1 , 
  pip R12C10 W2END5 -> W2BEG7 , 
  pip R12C12 S2END7 -> W2BEG5 , 
  pip R12C20 N2END0 -> N2BEG0 , 
  pip R12C5 W2MID1 -> SR1 , 
  pip R12C5 W2MID1 -> SR3 , 
  pip R12C6 E2BEG1 -> SR1 , 
  pip R12C6 S2MID1 -> E2BEG1 , 
  pip R12C6 S2MID1 -> W2BEG1 , 
  pip R12C8 W2END7 -> W2BEG7 , 
  pip R13C5 W2MID1 -> SR3 , 
  pip R13C6 S2END1 -> S2BEG1 , 
  pip R13C6 S2END3 -> W2BEG1 , 
  pip R14C19 E2BEG6 -> CE_B2 , 
  pip R14C19 N2END5 -> E2BEG6 , 
  pip R14C19 W2END0 -> SR0 , 
  pip R14C19 W2END7 -> CE_B1 , 
  pip R14C20 W2MID0 -> N2BEG0 , 
  pip R14C5 W2MID1 -> SR1 , 
  pip R14C5 W2MID1 -> SR3 , 
  pip R14C6 S2MID1 -> W2BEG1 , 
  pip R15C16 W2MID0 -> SR0 , 
  pip R15C16 W2MID0 -> SR2 , 
  pip R15C17 N2MID0 -> W2BEG0 , 
  pip R16C17 W2MID0 -> N2BEG0 , 
  pip R16C18 W2END0 -> SR2 , 
  pip R16C18 W2END0 -> W2BEG0 , 
  pip R16C19 W2END0 -> S2BEG2 , 
  pip R16C19 W2END0 -> W2BEG0 , 
  pip R16C19 W2END3 -> N2BEG5 , 
  pip R16C19 W2END6 -> CE_B0 , 
  pip R17C18 W2END_N7 -> S2BEG1 , 
  pip R17C19 W2END5 -> S2BEG7 , 
  pip R18C18 E2BEG1 -> SR1 , 
  pip R18C18 S2MID1 -> E2BEG1 , 
  pip R18C18 W2END7 -> CE_B3 , 
  pip R18C19 S2END2 -> S2BEG0 , 
  pip R18C19 S2MID7 -> W2BEG7 , 
  pip R19C18 F1_B3 -> F1_B_PINWIRE3 , 
  pip R19C18 W2END0 -> F1_B3 , 
  pip R19C18 W2END0 -> SR0 , 
  pip R19C19 S2MID0 -> W2BEG0 , 
  pip R19C19 W2END1 -> S2BEG3 , 
  pip R20C18 W2MID0 -> SR0 , 
  pip R20C18 W2MID0 -> SR2 , 
  pip R20C19 F4_B2 -> F4_B_PINWIRE2 , 
  pip R20C19 S2END0 -> F4_B2 , 
  pip R21C19 S2END3 -> S2BEG1 , 
  pip R22C18 W2END1 -> SR3 , 
  pip R22C19 S2MID1 -> W2BEG1 , 
  pip R2C12 W2MID1 -> SR1 , 
  pip R2C12 W2MID1 -> SR3 , 
  pip R2C13 N2END0 -> W2BEG1 , 
  pip R3C12 W2END1 -> SR1 , 
  pip R3C13 E2BEG0 -> SR0 , 
  pip R3C13 N2MID0 -> E2BEG0 , 
  pip R3C14 N2END0 -> W2BEG1 , 
  pip R4C13 E2BEG1 -> SR1 , 
  pip R4C13 N2END0 -> E2BEG1 , 
  pip R4C13 W2MID0 -> N2BEG0 , 
  pip R4C13 W2MID0 -> SR0 , 
  pip R4C14 N2MID0 -> W2BEG0 , 
  pip R4C19 E2MID0 -> SR0 , 
  pip R5C12 W2END1 -> S2BEG3 , 
  pip R5C13 E2BEG0 -> SR0 , 
  pip R5C13 N2MID0 -> E2BEG0 , 
  pip R5C13 W2MID1 -> S2BEG1 , 
  pip R5C13 W2MID1 -> SR3 , 
  pip R5C14 N2END0 -> N2BEG0 , 
  pip R5C14 N2END0 -> W2BEG1 , 
  pip R6C12 W2MID1 -> SR3 , 
  pip R6C13 S2MID1 -> W2BEG1 , 
  pip R6C13 W2MID0 -> N2BEG0 , 
  pip R6C13 W2MID0 -> SR0 , 
  pip R6C14 N2MID0 -> W2BEG0 , 
  pip R7C10 W2END1 -> W2BEG1 , 
  pip R7C12 E2BEG1 -> SR3 , 
  pip R7C12 S2END3 -> E2BEG1 , 
  pip R7C12 W2END_N7 -> S2BEG1 , 
  pip R7C12 W2END_N7 -> W2BEG1 , 
  pip R7C14 N2END_N6 -> N2BEG0 , 
  pip R7C19 W2MID0 -> SR0 , 
  pip R7C20 N2MID0 -> W2BEG0 , 
  pip R7C5 W2MID1 -> SR1 , 
  pip R7C5 W2MID1 -> SR3 , 
  pip R7C6 W2END1 -> W2BEG1 , 
  pip R7C7 W2MID1 -> S2BEG1 , 
  pip R7C8 W2END1 -> W2BEG1 , 
  pip R8C12 E2BEG1 -> SR1 , 
  pip R8C12 E2BEG1 -> SR3 , 
  pip R8C12 S2MID1 -> E2BEG1 , 
  pip R8C13 E2MID1 -> S2BEG1 , 
  pip R8C14 N2END6 -> W2BEG7 , 
  pip R8C20 N2END0 -> N2BEG0 , 
  pip R8C5 W2END1 -> SR1 , 
  pip R8C5 W2END1 -> SR3 , 
  pip R8C7 S2MID1 -> W2BEG1 , 
  pip R9C10 W2END_N6 -> S2BEG0 , 
  pip R9C10 W2END_N7 -> W2BEG1 , 
  pip R9C12 W2MID1 -> SR1 , 
  pip R9C12 W2MID1 -> SR3 , 
  pip R9C13 E2BEG1 -> SR3 , 
  pip R9C13 S2MID1 -> E2BEG1 , 
  pip R9C13 S2MID1 -> W2BEG1 , 
  pip R9C19 W2MID0 -> SR2 , 
  pip R9C20 N2MID0 -> W2BEG0 , 
  pip R9C5 W2MID1 -> SR1 , 
  pip R9C5 W2MID1 -> SR3 , 
  pip R9C6 W2END1 -> W2BEG1 , 
  pip R9C7 W2MID1 -> S2BEG1 , 
  pip R9C8 W2END1 -> W2BEG1 , 
  pip RIOIR10 N6END3 -> W6BEG4 , 
  pip RIOIR14 N2END6 -> W2BEG7 , 
  pip RIOIR14 N2MID0 -> W2BEG0 , 
  pip RIOIR15 NW_N -> N2BEG0 , 
  pip RIOIR16 I0_PINWIRE -> IOIS_Y0 , 
  pip RIOIR16 IOIS_Y0 -> N6BEG3 , 
  pip RIOIR16 IOIS_Y0 -> OMUX11 , 
  pip RIOIR16 IOIS_Y0 -> OMUX3 , 
  pip RIOIR16 IOIS_Y0 -> OMUX9 , 
  pip RIOIR16 IOIS_Y0 -> S6BEG1 , 
  pip RIOIR16 IOIS_Y0 -> W2BEG0 , 
  pip RIOIR16 IOIS_Y0 -> W2BEG3 , 
  pip RIOIR16 OMUX11 -> W2BEG6 , 
  pip RIOIR16 OMUX9 -> N2BEG6 , 
  pip RIOIR17 OMUX_S3 -> W2BEG5 , 
  pip RIOIR19 S6MID1 -> W2BEG1 , 
  pip RIOIR23 S6END_S1 -> W6BEG7 , 
  ;
net "write_strobe" , 
  outpin "write_strobe" XQ ,
  inpin "N13" F3 ,
  pip R17C17 W2MID6 -> S2BEG6 , 
  pip R17C18 OMUX11 -> W2BEG6 , 
  pip R17C18 XQ0 -> OMUX11 , 
  pip R19C17 F3_B0 -> F3_B_PINWIRE0 , 
  pip R19C17 S2BEG4 -> F3_B0 , 
  pip R19C17 S2END6 -> S2BEG4 , 
  ;

# =======================================================
# SUMMARY
# Number of Module Defs: 0
# Number of Module Insts: 0
# Number of Primitive Insts: 249
# Number of Nets: 514
# =======================================================

