Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Dec 14 14:16:04 2019
| Host         : ZIQIAN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file riscv_top_timing_summary_routed.rpt -pb riscv_top_timing_summary_routed.pb -rpx riscv_top_timing_summary_routed.rpx -warn_on_violation
| Design       : riscv_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 64 register/latch pins with no clock driven by root clock pin: hci0/FSM_sequential_q_state_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: hci0/FSM_sequential_q_state_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: hci0/FSM_sequential_q_state_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: hci0/FSM_sequential_q_state_reg[3]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 128 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.297        0.000                      0                17530        0.031        0.000                      0                17530        3.750        0.000                       0                  6861  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.297        0.000                      0                17467        0.031        0.000                      0                17467        3.750        0.000                       0                  6861  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              5.272        0.000                      0                   63        1.049        0.000                      0                   63  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.297ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.297ns  (required time - arrival time)
  Source:                 cpu0/if0/raddr_o_reg[1]_rep__9/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/if_inst_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.379ns  (logic 2.765ns (29.480%)  route 6.614ns (70.520%))
  Logic Levels:           11  (CARRY4=1 LUT4=2 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6860, routed)        1.558     5.079    cpu0/if0/EXCLK_IBUF_BUFG
    SLICE_X51Y91         FDRE                                         r  cpu0/if0/raddr_o_reg[1]_rep__9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  cpu0/if0/raddr_o_reg[1]_rep__9/Q
                         net (fo=96, routed)          1.557     7.092    cpu0/icache0/raddr_o_reg[1]_rep__9
    SLICE_X59Y87         LUT6 (Prop_lut6_I2_O)        0.124     7.216 r  cpu0/icache0/FSM_sequential_state[3]_i_678/O
                         net (fo=1, routed)           0.000     7.216    cpu0/icache0/FSM_sequential_state[3]_i_678_n_1
    SLICE_X59Y87         MUXF7 (Prop_muxf7_I1_O)      0.245     7.461 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_405/O
                         net (fo=1, routed)           0.000     7.461    cpu0/icache0/FSM_sequential_state_reg[3]_i_405_n_1
    SLICE_X59Y87         MUXF8 (Prop_muxf8_I0_O)      0.104     7.565 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_237/O
                         net (fo=1, routed)           1.333     8.898    cpu0/icache0/FSM_sequential_state_reg[3]_i_237_n_1
    SLICE_X45Y89         LUT6 (Prop_lut6_I0_O)        0.316     9.214 r  cpu0/icache0/FSM_sequential_state[3]_i_123/O
                         net (fo=1, routed)           0.000     9.214    cpu0/icache0/FSM_sequential_state[3]_i_123_n_1
    SLICE_X45Y89         MUXF7 (Prop_muxf7_I0_O)      0.212     9.426 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_74/O
                         net (fo=1, routed)           0.610    10.036    cpu0/icache0/cache_tag[1]
    SLICE_X38Y88         LUT6 (Prop_lut6_I5_O)        0.299    10.335 r  cpu0/icache0/FSM_sequential_state[3]_i_41/O
                         net (fo=1, routed)           0.000    10.335    cpu0/icache0/FSM_sequential_state[3]_i_41_n_1
    SLICE_X38Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.848 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.712    11.561    cpu0/icache0/hit_o1
    SLICE_X37Y89         LUT4 (Prop_lut4_I0_O)        0.124    11.685 r  cpu0/icache0/FSM_sequential_state[3]_i_14/O
                         net (fo=41, routed)          0.737    12.422    cpu0/if0/hit_o0
    SLICE_X39Y84         LUT5 (Prop_lut5_I4_O)        0.124    12.546 f  cpu0/if0/FSM_sequential_state[3]_i_6/O
                         net (fo=2, routed)           0.413    12.959    cpu0/if0/FSM_sequential_state[3]_i_6_n_1
    SLICE_X39Y84         LUT6 (Prop_lut6_I0_O)        0.124    13.083 r  cpu0/if0/if_inst[31]_i_3/O
                         net (fo=1, routed)           0.433    13.516    cpu0/if0/if_inst[31]_i_3_n_1
    SLICE_X39Y84         LUT4 (Prop_lut4_I2_O)        0.124    13.640 r  cpu0/if0/if_inst[31]_i_1/O
                         net (fo=32, routed)          0.818    14.458    cpu0/if0/if_inst[31]_i_1_n_1
    SLICE_X34Y89         FDRE                                         r  cpu0/if0/if_inst_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6860, routed)        1.432    14.773    cpu0/if0/EXCLK_IBUF_BUFG
    SLICE_X34Y89         FDRE                                         r  cpu0/if0/if_inst_reg[13]/C
                         clock pessimism              0.187    14.960    
                         clock uncertainty           -0.035    14.924    
    SLICE_X34Y89         FDRE (Setup_fdre_C_CE)      -0.169    14.755    cpu0/if0/if_inst_reg[13]
  -------------------------------------------------------------------
                         required time                         14.755    
                         arrival time                         -14.458    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.297ns  (required time - arrival time)
  Source:                 cpu0/if0/raddr_o_reg[1]_rep__9/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/if_inst_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.379ns  (logic 2.765ns (29.480%)  route 6.614ns (70.520%))
  Logic Levels:           11  (CARRY4=1 LUT4=2 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6860, routed)        1.558     5.079    cpu0/if0/EXCLK_IBUF_BUFG
    SLICE_X51Y91         FDRE                                         r  cpu0/if0/raddr_o_reg[1]_rep__9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  cpu0/if0/raddr_o_reg[1]_rep__9/Q
                         net (fo=96, routed)          1.557     7.092    cpu0/icache0/raddr_o_reg[1]_rep__9
    SLICE_X59Y87         LUT6 (Prop_lut6_I2_O)        0.124     7.216 r  cpu0/icache0/FSM_sequential_state[3]_i_678/O
                         net (fo=1, routed)           0.000     7.216    cpu0/icache0/FSM_sequential_state[3]_i_678_n_1
    SLICE_X59Y87         MUXF7 (Prop_muxf7_I1_O)      0.245     7.461 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_405/O
                         net (fo=1, routed)           0.000     7.461    cpu0/icache0/FSM_sequential_state_reg[3]_i_405_n_1
    SLICE_X59Y87         MUXF8 (Prop_muxf8_I0_O)      0.104     7.565 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_237/O
                         net (fo=1, routed)           1.333     8.898    cpu0/icache0/FSM_sequential_state_reg[3]_i_237_n_1
    SLICE_X45Y89         LUT6 (Prop_lut6_I0_O)        0.316     9.214 r  cpu0/icache0/FSM_sequential_state[3]_i_123/O
                         net (fo=1, routed)           0.000     9.214    cpu0/icache0/FSM_sequential_state[3]_i_123_n_1
    SLICE_X45Y89         MUXF7 (Prop_muxf7_I0_O)      0.212     9.426 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_74/O
                         net (fo=1, routed)           0.610    10.036    cpu0/icache0/cache_tag[1]
    SLICE_X38Y88         LUT6 (Prop_lut6_I5_O)        0.299    10.335 r  cpu0/icache0/FSM_sequential_state[3]_i_41/O
                         net (fo=1, routed)           0.000    10.335    cpu0/icache0/FSM_sequential_state[3]_i_41_n_1
    SLICE_X38Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.848 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.712    11.561    cpu0/icache0/hit_o1
    SLICE_X37Y89         LUT4 (Prop_lut4_I0_O)        0.124    11.685 r  cpu0/icache0/FSM_sequential_state[3]_i_14/O
                         net (fo=41, routed)          0.737    12.422    cpu0/if0/hit_o0
    SLICE_X39Y84         LUT5 (Prop_lut5_I4_O)        0.124    12.546 f  cpu0/if0/FSM_sequential_state[3]_i_6/O
                         net (fo=2, routed)           0.413    12.959    cpu0/if0/FSM_sequential_state[3]_i_6_n_1
    SLICE_X39Y84         LUT6 (Prop_lut6_I0_O)        0.124    13.083 r  cpu0/if0/if_inst[31]_i_3/O
                         net (fo=1, routed)           0.433    13.516    cpu0/if0/if_inst[31]_i_3_n_1
    SLICE_X39Y84         LUT4 (Prop_lut4_I2_O)        0.124    13.640 r  cpu0/if0/if_inst[31]_i_1/O
                         net (fo=32, routed)          0.818    14.458    cpu0/if0/if_inst[31]_i_1_n_1
    SLICE_X34Y89         FDRE                                         r  cpu0/if0/if_inst_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6860, routed)        1.432    14.773    cpu0/if0/EXCLK_IBUF_BUFG
    SLICE_X34Y89         FDRE                                         r  cpu0/if0/if_inst_reg[22]/C
                         clock pessimism              0.187    14.960    
                         clock uncertainty           -0.035    14.924    
    SLICE_X34Y89         FDRE (Setup_fdre_C_CE)      -0.169    14.755    cpu0/if0/if_inst_reg[22]
  -------------------------------------------------------------------
                         required time                         14.755    
                         arrival time                         -14.458    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.297ns  (required time - arrival time)
  Source:                 cpu0/if0/raddr_o_reg[1]_rep__9/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/if_inst_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.379ns  (logic 2.765ns (29.480%)  route 6.614ns (70.520%))
  Logic Levels:           11  (CARRY4=1 LUT4=2 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6860, routed)        1.558     5.079    cpu0/if0/EXCLK_IBUF_BUFG
    SLICE_X51Y91         FDRE                                         r  cpu0/if0/raddr_o_reg[1]_rep__9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  cpu0/if0/raddr_o_reg[1]_rep__9/Q
                         net (fo=96, routed)          1.557     7.092    cpu0/icache0/raddr_o_reg[1]_rep__9
    SLICE_X59Y87         LUT6 (Prop_lut6_I2_O)        0.124     7.216 r  cpu0/icache0/FSM_sequential_state[3]_i_678/O
                         net (fo=1, routed)           0.000     7.216    cpu0/icache0/FSM_sequential_state[3]_i_678_n_1
    SLICE_X59Y87         MUXF7 (Prop_muxf7_I1_O)      0.245     7.461 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_405/O
                         net (fo=1, routed)           0.000     7.461    cpu0/icache0/FSM_sequential_state_reg[3]_i_405_n_1
    SLICE_X59Y87         MUXF8 (Prop_muxf8_I0_O)      0.104     7.565 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_237/O
                         net (fo=1, routed)           1.333     8.898    cpu0/icache0/FSM_sequential_state_reg[3]_i_237_n_1
    SLICE_X45Y89         LUT6 (Prop_lut6_I0_O)        0.316     9.214 r  cpu0/icache0/FSM_sequential_state[3]_i_123/O
                         net (fo=1, routed)           0.000     9.214    cpu0/icache0/FSM_sequential_state[3]_i_123_n_1
    SLICE_X45Y89         MUXF7 (Prop_muxf7_I0_O)      0.212     9.426 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_74/O
                         net (fo=1, routed)           0.610    10.036    cpu0/icache0/cache_tag[1]
    SLICE_X38Y88         LUT6 (Prop_lut6_I5_O)        0.299    10.335 r  cpu0/icache0/FSM_sequential_state[3]_i_41/O
                         net (fo=1, routed)           0.000    10.335    cpu0/icache0/FSM_sequential_state[3]_i_41_n_1
    SLICE_X38Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.848 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.712    11.561    cpu0/icache0/hit_o1
    SLICE_X37Y89         LUT4 (Prop_lut4_I0_O)        0.124    11.685 r  cpu0/icache0/FSM_sequential_state[3]_i_14/O
                         net (fo=41, routed)          0.737    12.422    cpu0/if0/hit_o0
    SLICE_X39Y84         LUT5 (Prop_lut5_I4_O)        0.124    12.546 f  cpu0/if0/FSM_sequential_state[3]_i_6/O
                         net (fo=2, routed)           0.413    12.959    cpu0/if0/FSM_sequential_state[3]_i_6_n_1
    SLICE_X39Y84         LUT6 (Prop_lut6_I0_O)        0.124    13.083 r  cpu0/if0/if_inst[31]_i_3/O
                         net (fo=1, routed)           0.433    13.516    cpu0/if0/if_inst[31]_i_3_n_1
    SLICE_X39Y84         LUT4 (Prop_lut4_I2_O)        0.124    13.640 r  cpu0/if0/if_inst[31]_i_1/O
                         net (fo=32, routed)          0.818    14.458    cpu0/if0/if_inst[31]_i_1_n_1
    SLICE_X34Y89         FDRE                                         r  cpu0/if0/if_inst_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6860, routed)        1.432    14.773    cpu0/if0/EXCLK_IBUF_BUFG
    SLICE_X34Y89         FDRE                                         r  cpu0/if0/if_inst_reg[5]/C
                         clock pessimism              0.187    14.960    
                         clock uncertainty           -0.035    14.924    
    SLICE_X34Y89         FDRE (Setup_fdre_C_CE)      -0.169    14.755    cpu0/if0/if_inst_reg[5]
  -------------------------------------------------------------------
                         required time                         14.755    
                         arrival time                         -14.458    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.297ns  (required time - arrival time)
  Source:                 cpu0/if0/raddr_o_reg[1]_rep__9/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/if_inst_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.379ns  (logic 2.765ns (29.480%)  route 6.614ns (70.520%))
  Logic Levels:           11  (CARRY4=1 LUT4=2 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6860, routed)        1.558     5.079    cpu0/if0/EXCLK_IBUF_BUFG
    SLICE_X51Y91         FDRE                                         r  cpu0/if0/raddr_o_reg[1]_rep__9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  cpu0/if0/raddr_o_reg[1]_rep__9/Q
                         net (fo=96, routed)          1.557     7.092    cpu0/icache0/raddr_o_reg[1]_rep__9
    SLICE_X59Y87         LUT6 (Prop_lut6_I2_O)        0.124     7.216 r  cpu0/icache0/FSM_sequential_state[3]_i_678/O
                         net (fo=1, routed)           0.000     7.216    cpu0/icache0/FSM_sequential_state[3]_i_678_n_1
    SLICE_X59Y87         MUXF7 (Prop_muxf7_I1_O)      0.245     7.461 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_405/O
                         net (fo=1, routed)           0.000     7.461    cpu0/icache0/FSM_sequential_state_reg[3]_i_405_n_1
    SLICE_X59Y87         MUXF8 (Prop_muxf8_I0_O)      0.104     7.565 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_237/O
                         net (fo=1, routed)           1.333     8.898    cpu0/icache0/FSM_sequential_state_reg[3]_i_237_n_1
    SLICE_X45Y89         LUT6 (Prop_lut6_I0_O)        0.316     9.214 r  cpu0/icache0/FSM_sequential_state[3]_i_123/O
                         net (fo=1, routed)           0.000     9.214    cpu0/icache0/FSM_sequential_state[3]_i_123_n_1
    SLICE_X45Y89         MUXF7 (Prop_muxf7_I0_O)      0.212     9.426 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_74/O
                         net (fo=1, routed)           0.610    10.036    cpu0/icache0/cache_tag[1]
    SLICE_X38Y88         LUT6 (Prop_lut6_I5_O)        0.299    10.335 r  cpu0/icache0/FSM_sequential_state[3]_i_41/O
                         net (fo=1, routed)           0.000    10.335    cpu0/icache0/FSM_sequential_state[3]_i_41_n_1
    SLICE_X38Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.848 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.712    11.561    cpu0/icache0/hit_o1
    SLICE_X37Y89         LUT4 (Prop_lut4_I0_O)        0.124    11.685 r  cpu0/icache0/FSM_sequential_state[3]_i_14/O
                         net (fo=41, routed)          0.737    12.422    cpu0/if0/hit_o0
    SLICE_X39Y84         LUT5 (Prop_lut5_I4_O)        0.124    12.546 f  cpu0/if0/FSM_sequential_state[3]_i_6/O
                         net (fo=2, routed)           0.413    12.959    cpu0/if0/FSM_sequential_state[3]_i_6_n_1
    SLICE_X39Y84         LUT6 (Prop_lut6_I0_O)        0.124    13.083 r  cpu0/if0/if_inst[31]_i_3/O
                         net (fo=1, routed)           0.433    13.516    cpu0/if0/if_inst[31]_i_3_n_1
    SLICE_X39Y84         LUT4 (Prop_lut4_I2_O)        0.124    13.640 r  cpu0/if0/if_inst[31]_i_1/O
                         net (fo=32, routed)          0.818    14.458    cpu0/if0/if_inst[31]_i_1_n_1
    SLICE_X34Y89         FDRE                                         r  cpu0/if0/if_inst_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6860, routed)        1.432    14.773    cpu0/if0/EXCLK_IBUF_BUFG
    SLICE_X34Y89         FDRE                                         r  cpu0/if0/if_inst_reg[7]/C
                         clock pessimism              0.187    14.960    
                         clock uncertainty           -0.035    14.924    
    SLICE_X34Y89         FDRE (Setup_fdre_C_CE)      -0.169    14.755    cpu0/if0/if_inst_reg[7]
  -------------------------------------------------------------------
                         required time                         14.755    
                         arrival time                         -14.458    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.308ns  (required time - arrival time)
  Source:                 cpu0/if0/raddr_o_reg[1]_rep__9/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/if_inst_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.333ns  (logic 2.765ns (29.626%)  route 6.568ns (70.374%))
  Logic Levels:           11  (CARRY4=1 LUT4=2 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6860, routed)        1.558     5.079    cpu0/if0/EXCLK_IBUF_BUFG
    SLICE_X51Y91         FDRE                                         r  cpu0/if0/raddr_o_reg[1]_rep__9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  cpu0/if0/raddr_o_reg[1]_rep__9/Q
                         net (fo=96, routed)          1.557     7.092    cpu0/icache0/raddr_o_reg[1]_rep__9
    SLICE_X59Y87         LUT6 (Prop_lut6_I2_O)        0.124     7.216 r  cpu0/icache0/FSM_sequential_state[3]_i_678/O
                         net (fo=1, routed)           0.000     7.216    cpu0/icache0/FSM_sequential_state[3]_i_678_n_1
    SLICE_X59Y87         MUXF7 (Prop_muxf7_I1_O)      0.245     7.461 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_405/O
                         net (fo=1, routed)           0.000     7.461    cpu0/icache0/FSM_sequential_state_reg[3]_i_405_n_1
    SLICE_X59Y87         MUXF8 (Prop_muxf8_I0_O)      0.104     7.565 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_237/O
                         net (fo=1, routed)           1.333     8.898    cpu0/icache0/FSM_sequential_state_reg[3]_i_237_n_1
    SLICE_X45Y89         LUT6 (Prop_lut6_I0_O)        0.316     9.214 r  cpu0/icache0/FSM_sequential_state[3]_i_123/O
                         net (fo=1, routed)           0.000     9.214    cpu0/icache0/FSM_sequential_state[3]_i_123_n_1
    SLICE_X45Y89         MUXF7 (Prop_muxf7_I0_O)      0.212     9.426 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_74/O
                         net (fo=1, routed)           0.610    10.036    cpu0/icache0/cache_tag[1]
    SLICE_X38Y88         LUT6 (Prop_lut6_I5_O)        0.299    10.335 r  cpu0/icache0/FSM_sequential_state[3]_i_41/O
                         net (fo=1, routed)           0.000    10.335    cpu0/icache0/FSM_sequential_state[3]_i_41_n_1
    SLICE_X38Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.848 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.712    11.561    cpu0/icache0/hit_o1
    SLICE_X37Y89         LUT4 (Prop_lut4_I0_O)        0.124    11.685 r  cpu0/icache0/FSM_sequential_state[3]_i_14/O
                         net (fo=41, routed)          0.737    12.422    cpu0/if0/hit_o0
    SLICE_X39Y84         LUT5 (Prop_lut5_I4_O)        0.124    12.546 f  cpu0/if0/FSM_sequential_state[3]_i_6/O
                         net (fo=2, routed)           0.413    12.959    cpu0/if0/FSM_sequential_state[3]_i_6_n_1
    SLICE_X39Y84         LUT6 (Prop_lut6_I0_O)        0.124    13.083 r  cpu0/if0/if_inst[31]_i_3/O
                         net (fo=1, routed)           0.433    13.516    cpu0/if0/if_inst[31]_i_3_n_1
    SLICE_X39Y84         LUT4 (Prop_lut4_I2_O)        0.124    13.640 r  cpu0/if0/if_inst[31]_i_1/O
                         net (fo=32, routed)          0.772    14.412    cpu0/if0/if_inst[31]_i_1_n_1
    SLICE_X32Y89         FDRE                                         r  cpu0/if0/if_inst_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6860, routed)        1.433    14.774    cpu0/if0/EXCLK_IBUF_BUFG
    SLICE_X32Y89         FDRE                                         r  cpu0/if0/if_inst_reg[17]/C
                         clock pessimism              0.187    14.961    
                         clock uncertainty           -0.035    14.925    
    SLICE_X32Y89         FDRE (Setup_fdre_C_CE)      -0.205    14.720    cpu0/if0/if_inst_reg[17]
  -------------------------------------------------------------------
                         required time                         14.720    
                         arrival time                         -14.412    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (required time - arrival time)
  Source:                 cpu0/if0/raddr_o_reg[1]_rep__9/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/if_inst_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.333ns  (logic 2.765ns (29.626%)  route 6.568ns (70.374%))
  Logic Levels:           11  (CARRY4=1 LUT4=2 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6860, routed)        1.558     5.079    cpu0/if0/EXCLK_IBUF_BUFG
    SLICE_X51Y91         FDRE                                         r  cpu0/if0/raddr_o_reg[1]_rep__9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  cpu0/if0/raddr_o_reg[1]_rep__9/Q
                         net (fo=96, routed)          1.557     7.092    cpu0/icache0/raddr_o_reg[1]_rep__9
    SLICE_X59Y87         LUT6 (Prop_lut6_I2_O)        0.124     7.216 r  cpu0/icache0/FSM_sequential_state[3]_i_678/O
                         net (fo=1, routed)           0.000     7.216    cpu0/icache0/FSM_sequential_state[3]_i_678_n_1
    SLICE_X59Y87         MUXF7 (Prop_muxf7_I1_O)      0.245     7.461 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_405/O
                         net (fo=1, routed)           0.000     7.461    cpu0/icache0/FSM_sequential_state_reg[3]_i_405_n_1
    SLICE_X59Y87         MUXF8 (Prop_muxf8_I0_O)      0.104     7.565 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_237/O
                         net (fo=1, routed)           1.333     8.898    cpu0/icache0/FSM_sequential_state_reg[3]_i_237_n_1
    SLICE_X45Y89         LUT6 (Prop_lut6_I0_O)        0.316     9.214 r  cpu0/icache0/FSM_sequential_state[3]_i_123/O
                         net (fo=1, routed)           0.000     9.214    cpu0/icache0/FSM_sequential_state[3]_i_123_n_1
    SLICE_X45Y89         MUXF7 (Prop_muxf7_I0_O)      0.212     9.426 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_74/O
                         net (fo=1, routed)           0.610    10.036    cpu0/icache0/cache_tag[1]
    SLICE_X38Y88         LUT6 (Prop_lut6_I5_O)        0.299    10.335 r  cpu0/icache0/FSM_sequential_state[3]_i_41/O
                         net (fo=1, routed)           0.000    10.335    cpu0/icache0/FSM_sequential_state[3]_i_41_n_1
    SLICE_X38Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.848 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.712    11.561    cpu0/icache0/hit_o1
    SLICE_X37Y89         LUT4 (Prop_lut4_I0_O)        0.124    11.685 r  cpu0/icache0/FSM_sequential_state[3]_i_14/O
                         net (fo=41, routed)          0.737    12.422    cpu0/if0/hit_o0
    SLICE_X39Y84         LUT5 (Prop_lut5_I4_O)        0.124    12.546 f  cpu0/if0/FSM_sequential_state[3]_i_6/O
                         net (fo=2, routed)           0.413    12.959    cpu0/if0/FSM_sequential_state[3]_i_6_n_1
    SLICE_X39Y84         LUT6 (Prop_lut6_I0_O)        0.124    13.083 r  cpu0/if0/if_inst[31]_i_3/O
                         net (fo=1, routed)           0.433    13.516    cpu0/if0/if_inst[31]_i_3_n_1
    SLICE_X39Y84         LUT4 (Prop_lut4_I2_O)        0.124    13.640 r  cpu0/if0/if_inst[31]_i_1/O
                         net (fo=32, routed)          0.772    14.412    cpu0/if0/if_inst[31]_i_1_n_1
    SLICE_X32Y89         FDRE                                         r  cpu0/if0/if_inst_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6860, routed)        1.433    14.774    cpu0/if0/EXCLK_IBUF_BUFG
    SLICE_X32Y89         FDRE                                         r  cpu0/if0/if_inst_reg[6]/C
                         clock pessimism              0.187    14.961    
                         clock uncertainty           -0.035    14.925    
    SLICE_X32Y89         FDRE (Setup_fdre_C_CE)      -0.205    14.720    cpu0/if0/if_inst_reg[6]
  -------------------------------------------------------------------
                         required time                         14.720    
                         arrival time                         -14.412    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.318ns  (required time - arrival time)
  Source:                 cpu0/if0/raddr_o_reg[1]_rep__9/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/if_inst_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.323ns  (logic 2.765ns (29.657%)  route 6.558ns (70.343%))
  Logic Levels:           11  (CARRY4=1 LUT4=2 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6860, routed)        1.558     5.079    cpu0/if0/EXCLK_IBUF_BUFG
    SLICE_X51Y91         FDRE                                         r  cpu0/if0/raddr_o_reg[1]_rep__9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  cpu0/if0/raddr_o_reg[1]_rep__9/Q
                         net (fo=96, routed)          1.557     7.092    cpu0/icache0/raddr_o_reg[1]_rep__9
    SLICE_X59Y87         LUT6 (Prop_lut6_I2_O)        0.124     7.216 r  cpu0/icache0/FSM_sequential_state[3]_i_678/O
                         net (fo=1, routed)           0.000     7.216    cpu0/icache0/FSM_sequential_state[3]_i_678_n_1
    SLICE_X59Y87         MUXF7 (Prop_muxf7_I1_O)      0.245     7.461 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_405/O
                         net (fo=1, routed)           0.000     7.461    cpu0/icache0/FSM_sequential_state_reg[3]_i_405_n_1
    SLICE_X59Y87         MUXF8 (Prop_muxf8_I0_O)      0.104     7.565 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_237/O
                         net (fo=1, routed)           1.333     8.898    cpu0/icache0/FSM_sequential_state_reg[3]_i_237_n_1
    SLICE_X45Y89         LUT6 (Prop_lut6_I0_O)        0.316     9.214 r  cpu0/icache0/FSM_sequential_state[3]_i_123/O
                         net (fo=1, routed)           0.000     9.214    cpu0/icache0/FSM_sequential_state[3]_i_123_n_1
    SLICE_X45Y89         MUXF7 (Prop_muxf7_I0_O)      0.212     9.426 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_74/O
                         net (fo=1, routed)           0.610    10.036    cpu0/icache0/cache_tag[1]
    SLICE_X38Y88         LUT6 (Prop_lut6_I5_O)        0.299    10.335 r  cpu0/icache0/FSM_sequential_state[3]_i_41/O
                         net (fo=1, routed)           0.000    10.335    cpu0/icache0/FSM_sequential_state[3]_i_41_n_1
    SLICE_X38Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.848 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.712    11.561    cpu0/icache0/hit_o1
    SLICE_X37Y89         LUT4 (Prop_lut4_I0_O)        0.124    11.685 r  cpu0/icache0/FSM_sequential_state[3]_i_14/O
                         net (fo=41, routed)          0.737    12.422    cpu0/if0/hit_o0
    SLICE_X39Y84         LUT5 (Prop_lut5_I4_O)        0.124    12.546 f  cpu0/if0/FSM_sequential_state[3]_i_6/O
                         net (fo=2, routed)           0.413    12.959    cpu0/if0/FSM_sequential_state[3]_i_6_n_1
    SLICE_X39Y84         LUT6 (Prop_lut6_I0_O)        0.124    13.083 r  cpu0/if0/if_inst[31]_i_3/O
                         net (fo=1, routed)           0.433    13.516    cpu0/if0/if_inst[31]_i_3_n_1
    SLICE_X39Y84         LUT4 (Prop_lut4_I2_O)        0.124    13.640 r  cpu0/if0/if_inst[31]_i_1/O
                         net (fo=32, routed)          0.762    14.402    cpu0/if0/if_inst[31]_i_1_n_1
    SLICE_X33Y89         FDRE                                         r  cpu0/if0/if_inst_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6860, routed)        1.433    14.774    cpu0/if0/EXCLK_IBUF_BUFG
    SLICE_X33Y89         FDRE                                         r  cpu0/if0/if_inst_reg[19]/C
                         clock pessimism              0.187    14.961    
                         clock uncertainty           -0.035    14.925    
    SLICE_X33Y89         FDRE (Setup_fdre_C_CE)      -0.205    14.720    cpu0/if0/if_inst_reg[19]
  -------------------------------------------------------------------
                         required time                         14.720    
                         arrival time                         -14.402    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.318ns  (required time - arrival time)
  Source:                 cpu0/if0/raddr_o_reg[1]_rep__9/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/if_inst_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.323ns  (logic 2.765ns (29.657%)  route 6.558ns (70.343%))
  Logic Levels:           11  (CARRY4=1 LUT4=2 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6860, routed)        1.558     5.079    cpu0/if0/EXCLK_IBUF_BUFG
    SLICE_X51Y91         FDRE                                         r  cpu0/if0/raddr_o_reg[1]_rep__9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  cpu0/if0/raddr_o_reg[1]_rep__9/Q
                         net (fo=96, routed)          1.557     7.092    cpu0/icache0/raddr_o_reg[1]_rep__9
    SLICE_X59Y87         LUT6 (Prop_lut6_I2_O)        0.124     7.216 r  cpu0/icache0/FSM_sequential_state[3]_i_678/O
                         net (fo=1, routed)           0.000     7.216    cpu0/icache0/FSM_sequential_state[3]_i_678_n_1
    SLICE_X59Y87         MUXF7 (Prop_muxf7_I1_O)      0.245     7.461 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_405/O
                         net (fo=1, routed)           0.000     7.461    cpu0/icache0/FSM_sequential_state_reg[3]_i_405_n_1
    SLICE_X59Y87         MUXF8 (Prop_muxf8_I0_O)      0.104     7.565 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_237/O
                         net (fo=1, routed)           1.333     8.898    cpu0/icache0/FSM_sequential_state_reg[3]_i_237_n_1
    SLICE_X45Y89         LUT6 (Prop_lut6_I0_O)        0.316     9.214 r  cpu0/icache0/FSM_sequential_state[3]_i_123/O
                         net (fo=1, routed)           0.000     9.214    cpu0/icache0/FSM_sequential_state[3]_i_123_n_1
    SLICE_X45Y89         MUXF7 (Prop_muxf7_I0_O)      0.212     9.426 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_74/O
                         net (fo=1, routed)           0.610    10.036    cpu0/icache0/cache_tag[1]
    SLICE_X38Y88         LUT6 (Prop_lut6_I5_O)        0.299    10.335 r  cpu0/icache0/FSM_sequential_state[3]_i_41/O
                         net (fo=1, routed)           0.000    10.335    cpu0/icache0/FSM_sequential_state[3]_i_41_n_1
    SLICE_X38Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.848 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.712    11.561    cpu0/icache0/hit_o1
    SLICE_X37Y89         LUT4 (Prop_lut4_I0_O)        0.124    11.685 r  cpu0/icache0/FSM_sequential_state[3]_i_14/O
                         net (fo=41, routed)          0.737    12.422    cpu0/if0/hit_o0
    SLICE_X39Y84         LUT5 (Prop_lut5_I4_O)        0.124    12.546 f  cpu0/if0/FSM_sequential_state[3]_i_6/O
                         net (fo=2, routed)           0.413    12.959    cpu0/if0/FSM_sequential_state[3]_i_6_n_1
    SLICE_X39Y84         LUT6 (Prop_lut6_I0_O)        0.124    13.083 r  cpu0/if0/if_inst[31]_i_3/O
                         net (fo=1, routed)           0.433    13.516    cpu0/if0/if_inst[31]_i_3_n_1
    SLICE_X39Y84         LUT4 (Prop_lut4_I2_O)        0.124    13.640 r  cpu0/if0/if_inst[31]_i_1/O
                         net (fo=32, routed)          0.762    14.402    cpu0/if0/if_inst[31]_i_1_n_1
    SLICE_X33Y89         FDRE                                         r  cpu0/if0/if_inst_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6860, routed)        1.433    14.774    cpu0/if0/EXCLK_IBUF_BUFG
    SLICE_X33Y89         FDRE                                         r  cpu0/if0/if_inst_reg[20]/C
                         clock pessimism              0.187    14.961    
                         clock uncertainty           -0.035    14.925    
    SLICE_X33Y89         FDRE (Setup_fdre_C_CE)      -0.205    14.720    cpu0/if0/if_inst_reg[20]
  -------------------------------------------------------------------
                         required time                         14.720    
                         arrival time                         -14.402    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.318ns  (required time - arrival time)
  Source:                 cpu0/if0/raddr_o_reg[1]_rep__9/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/if_inst_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.323ns  (logic 2.765ns (29.657%)  route 6.558ns (70.343%))
  Logic Levels:           11  (CARRY4=1 LUT4=2 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6860, routed)        1.558     5.079    cpu0/if0/EXCLK_IBUF_BUFG
    SLICE_X51Y91         FDRE                                         r  cpu0/if0/raddr_o_reg[1]_rep__9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  cpu0/if0/raddr_o_reg[1]_rep__9/Q
                         net (fo=96, routed)          1.557     7.092    cpu0/icache0/raddr_o_reg[1]_rep__9
    SLICE_X59Y87         LUT6 (Prop_lut6_I2_O)        0.124     7.216 r  cpu0/icache0/FSM_sequential_state[3]_i_678/O
                         net (fo=1, routed)           0.000     7.216    cpu0/icache0/FSM_sequential_state[3]_i_678_n_1
    SLICE_X59Y87         MUXF7 (Prop_muxf7_I1_O)      0.245     7.461 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_405/O
                         net (fo=1, routed)           0.000     7.461    cpu0/icache0/FSM_sequential_state_reg[3]_i_405_n_1
    SLICE_X59Y87         MUXF8 (Prop_muxf8_I0_O)      0.104     7.565 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_237/O
                         net (fo=1, routed)           1.333     8.898    cpu0/icache0/FSM_sequential_state_reg[3]_i_237_n_1
    SLICE_X45Y89         LUT6 (Prop_lut6_I0_O)        0.316     9.214 r  cpu0/icache0/FSM_sequential_state[3]_i_123/O
                         net (fo=1, routed)           0.000     9.214    cpu0/icache0/FSM_sequential_state[3]_i_123_n_1
    SLICE_X45Y89         MUXF7 (Prop_muxf7_I0_O)      0.212     9.426 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_74/O
                         net (fo=1, routed)           0.610    10.036    cpu0/icache0/cache_tag[1]
    SLICE_X38Y88         LUT6 (Prop_lut6_I5_O)        0.299    10.335 r  cpu0/icache0/FSM_sequential_state[3]_i_41/O
                         net (fo=1, routed)           0.000    10.335    cpu0/icache0/FSM_sequential_state[3]_i_41_n_1
    SLICE_X38Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.848 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.712    11.561    cpu0/icache0/hit_o1
    SLICE_X37Y89         LUT4 (Prop_lut4_I0_O)        0.124    11.685 r  cpu0/icache0/FSM_sequential_state[3]_i_14/O
                         net (fo=41, routed)          0.737    12.422    cpu0/if0/hit_o0
    SLICE_X39Y84         LUT5 (Prop_lut5_I4_O)        0.124    12.546 f  cpu0/if0/FSM_sequential_state[3]_i_6/O
                         net (fo=2, routed)           0.413    12.959    cpu0/if0/FSM_sequential_state[3]_i_6_n_1
    SLICE_X39Y84         LUT6 (Prop_lut6_I0_O)        0.124    13.083 r  cpu0/if0/if_inst[31]_i_3/O
                         net (fo=1, routed)           0.433    13.516    cpu0/if0/if_inst[31]_i_3_n_1
    SLICE_X39Y84         LUT4 (Prop_lut4_I2_O)        0.124    13.640 r  cpu0/if0/if_inst[31]_i_1/O
                         net (fo=32, routed)          0.762    14.402    cpu0/if0/if_inst[31]_i_1_n_1
    SLICE_X33Y89         FDRE                                         r  cpu0/if0/if_inst_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6860, routed)        1.433    14.774    cpu0/if0/EXCLK_IBUF_BUFG
    SLICE_X33Y89         FDRE                                         r  cpu0/if0/if_inst_reg[23]/C
                         clock pessimism              0.187    14.961    
                         clock uncertainty           -0.035    14.925    
    SLICE_X33Y89         FDRE (Setup_fdre_C_CE)      -0.205    14.720    cpu0/if0/if_inst_reg[23]
  -------------------------------------------------------------------
                         required time                         14.720    
                         arrival time                         -14.402    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.318ns  (required time - arrival time)
  Source:                 cpu0/if0/raddr_o_reg[1]_rep__9/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/if_inst_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.323ns  (logic 2.765ns (29.657%)  route 6.558ns (70.343%))
  Logic Levels:           11  (CARRY4=1 LUT4=2 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6860, routed)        1.558     5.079    cpu0/if0/EXCLK_IBUF_BUFG
    SLICE_X51Y91         FDRE                                         r  cpu0/if0/raddr_o_reg[1]_rep__9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  cpu0/if0/raddr_o_reg[1]_rep__9/Q
                         net (fo=96, routed)          1.557     7.092    cpu0/icache0/raddr_o_reg[1]_rep__9
    SLICE_X59Y87         LUT6 (Prop_lut6_I2_O)        0.124     7.216 r  cpu0/icache0/FSM_sequential_state[3]_i_678/O
                         net (fo=1, routed)           0.000     7.216    cpu0/icache0/FSM_sequential_state[3]_i_678_n_1
    SLICE_X59Y87         MUXF7 (Prop_muxf7_I1_O)      0.245     7.461 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_405/O
                         net (fo=1, routed)           0.000     7.461    cpu0/icache0/FSM_sequential_state_reg[3]_i_405_n_1
    SLICE_X59Y87         MUXF8 (Prop_muxf8_I0_O)      0.104     7.565 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_237/O
                         net (fo=1, routed)           1.333     8.898    cpu0/icache0/FSM_sequential_state_reg[3]_i_237_n_1
    SLICE_X45Y89         LUT6 (Prop_lut6_I0_O)        0.316     9.214 r  cpu0/icache0/FSM_sequential_state[3]_i_123/O
                         net (fo=1, routed)           0.000     9.214    cpu0/icache0/FSM_sequential_state[3]_i_123_n_1
    SLICE_X45Y89         MUXF7 (Prop_muxf7_I0_O)      0.212     9.426 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_74/O
                         net (fo=1, routed)           0.610    10.036    cpu0/icache0/cache_tag[1]
    SLICE_X38Y88         LUT6 (Prop_lut6_I5_O)        0.299    10.335 r  cpu0/icache0/FSM_sequential_state[3]_i_41/O
                         net (fo=1, routed)           0.000    10.335    cpu0/icache0/FSM_sequential_state[3]_i_41_n_1
    SLICE_X38Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.848 r  cpu0/icache0/FSM_sequential_state_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.712    11.561    cpu0/icache0/hit_o1
    SLICE_X37Y89         LUT4 (Prop_lut4_I0_O)        0.124    11.685 r  cpu0/icache0/FSM_sequential_state[3]_i_14/O
                         net (fo=41, routed)          0.737    12.422    cpu0/if0/hit_o0
    SLICE_X39Y84         LUT5 (Prop_lut5_I4_O)        0.124    12.546 f  cpu0/if0/FSM_sequential_state[3]_i_6/O
                         net (fo=2, routed)           0.413    12.959    cpu0/if0/FSM_sequential_state[3]_i_6_n_1
    SLICE_X39Y84         LUT6 (Prop_lut6_I0_O)        0.124    13.083 r  cpu0/if0/if_inst[31]_i_3/O
                         net (fo=1, routed)           0.433    13.516    cpu0/if0/if_inst[31]_i_3_n_1
    SLICE_X39Y84         LUT4 (Prop_lut4_I2_O)        0.124    13.640 r  cpu0/if0/if_inst[31]_i_1/O
                         net (fo=32, routed)          0.762    14.402    cpu0/if0/if_inst[31]_i_1_n_1
    SLICE_X33Y89         FDRE                                         r  cpu0/if0/if_inst_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6860, routed)        1.433    14.774    cpu0/if0/EXCLK_IBUF_BUFG
    SLICE_X33Y89         FDRE                                         r  cpu0/if0/if_inst_reg[4]/C
                         clock pessimism              0.187    14.961    
                         clock uncertainty           -0.035    14.925    
    SLICE_X33Y89         FDRE (Setup_fdre_C_CE)      -0.205    14.720    cpu0/if0/if_inst_reg[4]
  -------------------------------------------------------------------
                         required time                         14.720    
                         arrival time                         -14.402    
  -------------------------------------------------------------------
                         slack                                  0.318    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 cpu0/if0/inst_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/wdata_o_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.418%)  route 0.217ns (60.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6860, routed)        0.559     1.442    cpu0/if0/EXCLK_IBUF_BUFG
    SLICE_X37Y89         FDRE                                         r  cpu0/if0/inst_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y89         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  cpu0/if0/inst_reg[19]/Q
                         net (fo=2, routed)           0.217     1.800    cpu0/if0/p_1_in[19]
    SLICE_X34Y90         FDRE                                         r  cpu0/if0/wdata_o_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6860, routed)        0.827     1.955    cpu0/if0/EXCLK_IBUF_BUFG
    SLICE_X34Y90         FDRE                                         r  cpu0/if0/wdata_o_reg[19]/C
                         clock pessimism             -0.249     1.706    
    SLICE_X34Y90         FDRE (Hold_fdre_C_D)         0.063     1.769    cpu0/if0/wdata_o_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wdata_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/regfile0/regs_reg_r1_0_31_30_31/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.141ns (63.753%)  route 0.080ns (36.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6860, routed)        0.551     1.434    cpu0/mem_wb0/EXCLK_IBUF_BUFG
    SLICE_X53Y75         FDRE                                         r  cpu0/mem_wb0/wb_wdata_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y75         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  cpu0/mem_wb0/wb_wdata_reg[30]/Q
                         net (fo=4, routed)           0.080     1.655    cpu0/regfile0/regs_reg_r1_0_31_30_31/DIA0
    SLICE_X52Y75         RAMD32                                       r  cpu0/regfile0/regs_reg_r1_0_31_30_31/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6860, routed)        0.818     1.946    cpu0/regfile0/regs_reg_r1_0_31_30_31/WCLK
    SLICE_X52Y75         RAMD32                                       r  cpu0/regfile0/regs_reg_r1_0_31_30_31/RAMA/CLK
                         clock pessimism             -0.499     1.447    
    SLICE_X52Y75         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.594    cpu0/regfile0/regs_reg_r1_0_31_30_31/RAMA
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.655    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 cpu0/if0/waddr_o_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/icache0/cache_tag_reg[92][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.231%)  route 0.271ns (65.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6860, routed)        0.550     1.433    cpu0/if0/EXCLK_IBUF_BUFG
    SLICE_X35Y78         FDRE                                         r  cpu0/if0/waddr_o_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y78         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  cpu0/if0/waddr_o_reg[9]/Q
                         net (fo=129, routed)         0.271     1.845    cpu0/icache0/waddr_o[2]
    SLICE_X39Y84         FDRE                                         r  cpu0/icache0/cache_tag_reg[92][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6860, routed)        0.823     1.951    cpu0/icache0/EXCLK_IBUF_BUFG
    SLICE_X39Y84         FDRE                                         r  cpu0/icache0/cache_tag_reg[92][2]/C
                         clock pessimism             -0.249     1.702    
    SLICE_X39Y84         FDRE (Hold_fdre_C_D)         0.070     1.772    cpu0/icache0/cache_tag_reg[92][2]
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 cpu0/if0/inst_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/wdata_o_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.128ns (35.885%)  route 0.229ns (64.115%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6860, routed)        0.559     1.442    cpu0/if0/EXCLK_IBUF_BUFG
    SLICE_X37Y89         FDRE                                         r  cpu0/if0/inst_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y89         FDRE (Prop_fdre_C_Q)         0.128     1.570 r  cpu0/if0/inst_reg[22]/Q
                         net (fo=2, routed)           0.229     1.799    cpu0/if0/p_1_in[22]
    SLICE_X34Y90         FDRE                                         r  cpu0/if0/wdata_o_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6860, routed)        0.827     1.955    cpu0/if0/EXCLK_IBUF_BUFG
    SLICE_X34Y90         FDRE                                         r  cpu0/if0/wdata_o_reg[22]/C
                         clock pessimism             -0.249     1.706    
    SLICE_X34Y90         FDRE (Hold_fdre_C_D)         0.009     1.715    cpu0/if0/wdata_o_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.715    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 cpu0/if0/wdata_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/icache0/cache_data_reg[105][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.903%)  route 0.275ns (66.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6860, routed)        0.561     1.444    cpu0/if0/EXCLK_IBUF_BUFG
    SLICE_X37Y93         FDRE                                         r  cpu0/if0/wdata_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y93         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  cpu0/if0/wdata_o_reg[4]/Q
                         net (fo=129, routed)         0.275     1.860    cpu0/icache0/wdata_o[4]
    SLICE_X32Y99         FDRE                                         r  cpu0/icache0/cache_data_reg[105][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6860, routed)        0.830     1.958    cpu0/icache0/EXCLK_IBUF_BUFG
    SLICE_X32Y99         FDRE                                         r  cpu0/icache0/cache_data_reg[105][4]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X32Y99         FDRE (Hold_fdre_C_D)         0.066     1.775    cpu0/icache0/cache_data_reg[105][4]
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 cpu0/if0/pc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/raddr_o_reg[0]_rep__8/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.299%)  route 0.282ns (66.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6860, routed)        0.557     1.440    cpu0/if0/EXCLK_IBUF_BUFG
    SLICE_X36Y84         FDRE                                         r  cpu0/if0/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y84         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  cpu0/if0/pc_reg[0]/Q
                         net (fo=20, routed)          0.282     1.864    cpu0/if0/D[0]
    SLICE_X35Y92         FDRE                                         r  cpu0/if0/raddr_o_reg[0]_rep__8/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6860, routed)        0.827     1.955    cpu0/if0/EXCLK_IBUF_BUFG
    SLICE_X35Y92         FDRE                                         r  cpu0/if0/raddr_o_reg[0]_rep__8/C
                         clock pessimism             -0.249     1.706    
    SLICE_X35Y92         FDRE (Hold_fdre_C_D)         0.070     1.776    cpu0/if0/raddr_o_reg[0]_rep__8
  -------------------------------------------------------------------
                         required time                         -1.776    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 cpu0/id_ex0/ex_branch_addr_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/pc_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.230ns (46.954%)  route 0.260ns (53.047%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6860, routed)        0.552     1.435    cpu0/id_ex0/EXCLK_IBUF_BUFG
    SLICE_X35Y80         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y80         FDRE (Prop_fdre_C_Q)         0.128     1.563 r  cpu0/id_ex0/ex_branch_addr_reg[27]/Q
                         net (fo=1, routed)           0.260     1.823    cpu0/id_ex0/ex_branch_addr[27]
    SLICE_X42Y82         LUT3 (Prop_lut3_I0_O)        0.102     1.925 r  cpu0/id_ex0/pc[27]_i_1/O
                         net (fo=1, routed)           0.000     1.925    cpu0/if0/ex_branch_addr_reg[31][27]
    SLICE_X42Y82         FDRE                                         r  cpu0/if0/pc_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6860, routed)        0.822     1.950    cpu0/if0/EXCLK_IBUF_BUFG
    SLICE_X42Y82         FDRE                                         r  cpu0/if0/pc_reg[27]/C
                         clock pessimism             -0.249     1.701    
    SLICE_X42Y82         FDRE (Hold_fdre_C_D)         0.131     1.832    cpu0/if0/pc_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 hci0/q_tx_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_384_447_7_7/SP/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.379%)  route 0.114ns (44.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6860, routed)        0.557     1.440    hci0/clk
    SLICE_X41Y64         FDRE                                         r  hci0/q_tx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y64         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  hci0/q_tx_data_reg[7]/Q
                         net (fo=32, routed)          0.114     1.695    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_384_447_7_7/D
    SLICE_X42Y65         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_384_447_7_7/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6860, routed)        0.825     1.952    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_384_447_7_7/WCLK
    SLICE_X42Y65         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_384_447_7_7/SP/CLK
                         clock pessimism             -0.498     1.454    
    SLICE_X42Y65         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146     1.600    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_384_447_7_7/SP
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.695    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 cpu0/if0/if_inst_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if_id0/id_inst_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.492%)  route 0.280ns (66.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6860, routed)        0.558     1.441    cpu0/if0/EXCLK_IBUF_BUFG
    SLICE_X41Y87         FDRE                                         r  cpu0/if0/if_inst_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y87         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  cpu0/if0/if_inst_reg[1]/Q
                         net (fo=1, routed)           0.280     1.862    cpu0/if_id0/if_inst_reg[31][1]
    SLICE_X35Y79         FDRE                                         r  cpu0/if_id0/id_inst_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6860, routed)        0.817     1.945    cpu0/if_id0/EXCLK_IBUF_BUFG
    SLICE_X35Y79         FDRE                                         r  cpu0/if_id0/id_inst_reg[1]/C
                         clock pessimism             -0.249     1.696    
    SLICE_X35Y79         FDRE (Hold_fdre_C_D)         0.070     1.766    cpu0/if_id0/id_inst_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.766    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_3_5/RAMA/WADR5
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (49.971%)  route 0.141ns (50.029%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6860, routed)        0.557     1.440    hci0/uart_blk/uart_tx_fifo/clk
    SLICE_X37Y64         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y64         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[5]/Q
                         net (fo=261, routed)         0.141     1.722    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_3_5/ADDRD5
    SLICE_X38Y64         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_3_5/RAMA/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6860, routed)        0.824     1.952    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_3_5/WCLK
    SLICE_X38Y64         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_3_5/RAMA/CLK
                         clock pessimism             -0.497     1.455    
    SLICE_X38Y64         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     1.625    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.097    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { EXCLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y6   ram0/ram_bram/ram_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y12  ram0/ram_bram/ram_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y7   ram0/ram_bram/ram_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y13  ram0/ram_bram/ram_reg_1_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y14  ram0/ram_bram/ram_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y11  ram0/ram_bram/ram_reg_2_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y15  ram0/ram_bram/ram_reg_3_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y12  ram0/ram_bram/ram_reg_3_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y6   ram0/ram_bram/ram_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y16  ram0/ram_bram/ram_reg_0_6/CLKARDCLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y67  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y67  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y67  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y67  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y70  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_192_255_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y70  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_192_255_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y70  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_192_255_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y70  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_192_255_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y69  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_320_383_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y69  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_320_383_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y72  cpu0/regfile0/regs_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y72  cpu0/regfile0/regs_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y72  cpu0/regfile0/regs_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y72  cpu0/regfile0/regs_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y72  cpu0/regfile0/regs_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y72  cpu0/regfile0/regs_reg_r1_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y72  cpu0/regfile0/regs_reg_r1_0_31_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y72  cpu0/regfile0/regs_reg_r1_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y77  cpu0/regfile0/regs_reg_r1_0_31_24_29/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y77  cpu0/regfile0/regs_reg_r1_0_31_24_29/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.272ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.049ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.272ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.191ns  (logic 0.518ns (12.359%)  route 3.673ns (87.641%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.056ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6860, routed)        1.535     5.056    EXCLK_IBUF_BUFG
    SLICE_X46Y74         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y74         FDPE (Prop_fdpe_C_Q)         0.518     5.574 f  rst_reg/Q
                         net (fo=922, routed)         3.673     9.247    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X31Y61         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6860, routed)        1.432    14.773    hci0/uart_blk/uart_tx_blk/clk
    SLICE_X31Y61         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[1]/C
                         clock pessimism              0.187    14.960    
                         clock uncertainty           -0.035    14.924    
    SLICE_X31Y61         FDCE (Recov_fdce_C_CLR)     -0.405    14.519    hci0/uart_blk/uart_tx_blk/q_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.519    
                         arrival time                          -9.247    
  -------------------------------------------------------------------
                         slack                                  5.272    

Slack (MET) :             5.272ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.191ns  (logic 0.518ns (12.359%)  route 3.673ns (87.641%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.056ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6860, routed)        1.535     5.056    EXCLK_IBUF_BUFG
    SLICE_X46Y74         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y74         FDPE (Prop_fdpe_C_Q)         0.518     5.574 f  rst_reg/Q
                         net (fo=922, routed)         3.673     9.247    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X31Y61         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6860, routed)        1.432    14.773    hci0/uart_blk/uart_tx_blk/clk
    SLICE_X31Y61         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[3]/C
                         clock pessimism              0.187    14.960    
                         clock uncertainty           -0.035    14.924    
    SLICE_X31Y61         FDCE (Recov_fdce_C_CLR)     -0.405    14.519    hci0/uart_blk/uart_tx_blk/q_state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.519    
                         arrival time                          -9.247    
  -------------------------------------------------------------------
                         slack                                  5.272    

Slack (MET) :             5.272ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.191ns  (logic 0.518ns (12.359%)  route 3.673ns (87.641%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.056ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6860, routed)        1.535     5.056    EXCLK_IBUF_BUFG
    SLICE_X46Y74         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y74         FDPE (Prop_fdpe_C_Q)         0.518     5.574 f  rst_reg/Q
                         net (fo=922, routed)         3.673     9.247    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X31Y61         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6860, routed)        1.432    14.773    hci0/uart_blk/uart_tx_blk/clk
    SLICE_X31Y61         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[4]/C
                         clock pessimism              0.187    14.960    
                         clock uncertainty           -0.035    14.924    
    SLICE_X31Y61         FDCE (Recov_fdce_C_CLR)     -0.405    14.519    hci0/uart_blk/uart_tx_blk/q_state_reg[4]
  -------------------------------------------------------------------
                         required time                         14.519    
                         arrival time                          -9.247    
  -------------------------------------------------------------------
                         slack                                  5.272    

Slack (MET) :             5.318ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[0]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.191ns  (logic 0.518ns (12.359%)  route 3.673ns (87.641%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.056ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6860, routed)        1.535     5.056    EXCLK_IBUF_BUFG
    SLICE_X46Y74         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y74         FDPE (Prop_fdpe_C_Q)         0.518     5.574 f  rst_reg/Q
                         net (fo=922, routed)         3.673     9.247    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X31Y61         FDPE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6860, routed)        1.432    14.773    hci0/uart_blk/uart_tx_blk/clk
    SLICE_X31Y61         FDPE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[0]/C
                         clock pessimism              0.187    14.960    
                         clock uncertainty           -0.035    14.924    
    SLICE_X31Y61         FDPE (Recov_fdpe_C_PRE)     -0.359    14.565    hci0/uart_blk/uart_tx_blk/q_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.565    
                         arrival time                          -9.247    
  -------------------------------------------------------------------
                         slack                                  5.318    

Slack (MET) :             5.344ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.122ns  (logic 0.518ns (12.567%)  route 3.604ns (87.433%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.056ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6860, routed)        1.535     5.056    EXCLK_IBUF_BUFG
    SLICE_X46Y74         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y74         FDPE (Prop_fdpe_C_Q)         0.518     5.574 f  rst_reg/Q
                         net (fo=922, routed)         3.604     9.178    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X31Y55         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6860, routed)        1.435    14.776    hci0/uart_blk/uart_baud_clk_blk/clk
    SLICE_X31Y55         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[1]/C
                         clock pessimism              0.187    14.963    
                         clock uncertainty           -0.035    14.927    
    SLICE_X31Y55         FDCE (Recov_fdce_C_CLR)     -0.405    14.522    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.522    
                         arrival time                          -9.178    
  -------------------------------------------------------------------
                         slack                                  5.344    

Slack (MET) :             5.344ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.122ns  (logic 0.518ns (12.567%)  route 3.604ns (87.433%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.056ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6860, routed)        1.535     5.056    EXCLK_IBUF_BUFG
    SLICE_X46Y74         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y74         FDPE (Prop_fdpe_C_Q)         0.518     5.574 f  rst_reg/Q
                         net (fo=922, routed)         3.604     9.178    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X31Y55         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6860, routed)        1.435    14.776    hci0/uart_blk/uart_baud_clk_blk/clk
    SLICE_X31Y55         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[2]/C
                         clock pessimism              0.187    14.963    
                         clock uncertainty           -0.035    14.927    
    SLICE_X31Y55         FDCE (Recov_fdce_C_CLR)     -0.405    14.522    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.522    
                         arrival time                          -9.178    
  -------------------------------------------------------------------
                         slack                                  5.344    

Slack (MET) :             5.344ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.122ns  (logic 0.518ns (12.567%)  route 3.604ns (87.433%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.056ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6860, routed)        1.535     5.056    EXCLK_IBUF_BUFG
    SLICE_X46Y74         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y74         FDPE (Prop_fdpe_C_Q)         0.518     5.574 f  rst_reg/Q
                         net (fo=922, routed)         3.604     9.178    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X31Y55         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6860, routed)        1.435    14.776    hci0/uart_blk/uart_baud_clk_blk/clk
    SLICE_X31Y55         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/C
                         clock pessimism              0.187    14.963    
                         clock uncertainty           -0.035    14.927    
    SLICE_X31Y55         FDCE (Recov_fdce_C_CLR)     -0.405    14.522    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         14.522    
                         arrival time                          -9.178    
  -------------------------------------------------------------------
                         slack                                  5.344    

Slack (MET) :             5.382ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.079ns  (logic 0.518ns (12.700%)  route 3.561ns (87.300%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.056ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6860, routed)        1.535     5.056    EXCLK_IBUF_BUFG
    SLICE_X46Y74         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y74         FDPE (Prop_fdpe_C_Q)         0.518     5.574 f  rst_reg/Q
                         net (fo=922, routed)         3.561     9.135    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X32Y64         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6860, routed)        1.430    14.771    hci0/uart_blk/uart_tx_blk/clk
    SLICE_X32Y64         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[7]/C
                         clock pessimism              0.187    14.958    
                         clock uncertainty           -0.035    14.922    
    SLICE_X32Y64         FDCE (Recov_fdce_C_CLR)     -0.405    14.517    hci0/uart_blk/uart_tx_blk/q_data_reg[7]
  -------------------------------------------------------------------
                         required time                         14.517    
                         arrival time                          -9.135    
  -------------------------------------------------------------------
                         slack                                  5.382    

Slack (MET) :             5.387ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.075ns  (logic 0.518ns (12.713%)  route 3.557ns (87.287%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.056ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6860, routed)        1.535     5.056    EXCLK_IBUF_BUFG
    SLICE_X46Y74         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y74         FDPE (Prop_fdpe_C_Q)         0.518     5.574 f  rst_reg/Q
                         net (fo=922, routed)         3.557     9.130    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X33Y64         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6860, routed)        1.430    14.771    hci0/uart_blk/uart_tx_blk/clk
    SLICE_X33Y64         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[0]/C
                         clock pessimism              0.187    14.958    
                         clock uncertainty           -0.035    14.922    
    SLICE_X33Y64         FDCE (Recov_fdce_C_CLR)     -0.405    14.517    hci0/uart_blk/uart_tx_blk/q_data_reg[0]
  -------------------------------------------------------------------
                         required time                         14.517    
                         arrival time                          -9.130    
  -------------------------------------------------------------------
                         slack                                  5.387    

Slack (MET) :             5.387ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.075ns  (logic 0.518ns (12.713%)  route 3.557ns (87.287%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.056ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6860, routed)        1.535     5.056    EXCLK_IBUF_BUFG
    SLICE_X46Y74         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y74         FDPE (Prop_fdpe_C_Q)         0.518     5.574 f  rst_reg/Q
                         net (fo=922, routed)         3.557     9.130    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X33Y64         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6860, routed)        1.430    14.771    hci0/uart_blk/uart_tx_blk/clk
    SLICE_X33Y64         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/C
                         clock pessimism              0.187    14.958    
                         clock uncertainty           -0.035    14.922    
    SLICE_X33Y64         FDCE (Recov_fdce_C_CLR)     -0.405    14.517    hci0/uart_blk/uart_tx_blk/q_data_reg[4]
  -------------------------------------------------------------------
                         required time                         14.517    
                         arrival time                          -9.130    
  -------------------------------------------------------------------
                         slack                                  5.387    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.049ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 0.164ns (16.406%)  route 0.836ns (83.594%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6860, routed)        0.549     1.432    EXCLK_IBUF_BUFG
    SLICE_X46Y74         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y74         FDPE (Prop_fdpe_C_Q)         0.164     1.596 f  rst_reg/Q
                         net (fo=922, routed)         0.836     2.432    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X37Y62         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6860, routed)        0.825     1.953    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X37Y62         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[0]/C
                         clock pessimism             -0.478     1.475    
    SLICE_X37Y62         FDCE (Remov_fdce_C_CLR)     -0.092     1.383    hci0/uart_blk/uart_rx_blk/q_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.383    
                         arrival time                           2.432    
  -------------------------------------------------------------------
                         slack                                  1.049    

Slack (MET) :             1.049ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 0.164ns (16.406%)  route 0.836ns (83.594%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6860, routed)        0.549     1.432    EXCLK_IBUF_BUFG
    SLICE_X46Y74         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y74         FDPE (Prop_fdpe_C_Q)         0.164     1.596 f  rst_reg/Q
                         net (fo=922, routed)         0.836     2.432    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X37Y62         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6860, routed)        0.825     1.953    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X37Y62         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[1]/C
                         clock pessimism             -0.478     1.475    
    SLICE_X37Y62         FDCE (Remov_fdce_C_CLR)     -0.092     1.383    hci0/uart_blk/uart_rx_blk/q_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.383    
                         arrival time                           2.432    
  -------------------------------------------------------------------
                         slack                                  1.049    

Slack (MET) :             1.049ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 0.164ns (16.406%)  route 0.836ns (83.594%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6860, routed)        0.549     1.432    EXCLK_IBUF_BUFG
    SLICE_X46Y74         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y74         FDPE (Prop_fdpe_C_Q)         0.164     1.596 f  rst_reg/Q
                         net (fo=922, routed)         0.836     2.432    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X37Y62         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6860, routed)        0.825     1.953    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X37Y62         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[2]/C
                         clock pessimism             -0.478     1.475    
    SLICE_X37Y62         FDCE (Remov_fdce_C_CLR)     -0.092     1.383    hci0/uart_blk/uart_rx_blk/q_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.383    
                         arrival time                           2.432    
  -------------------------------------------------------------------
                         slack                                  1.049    

Slack (MET) :             1.049ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 0.164ns (16.406%)  route 0.836ns (83.594%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6860, routed)        0.549     1.432    EXCLK_IBUF_BUFG
    SLICE_X46Y74         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y74         FDPE (Prop_fdpe_C_Q)         0.164     1.596 f  rst_reg/Q
                         net (fo=922, routed)         0.836     2.432    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X37Y62         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6860, routed)        0.825     1.953    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X37Y62         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[3]/C
                         clock pessimism             -0.478     1.475    
    SLICE_X37Y62         FDCE (Remov_fdce_C_CLR)     -0.092     1.383    hci0/uart_blk/uart_rx_blk/q_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.383    
                         arrival time                           2.432    
  -------------------------------------------------------------------
                         slack                                  1.049    

Slack (MET) :             1.049ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 0.164ns (16.406%)  route 0.836ns (83.594%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6860, routed)        0.549     1.432    EXCLK_IBUF_BUFG
    SLICE_X46Y74         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y74         FDPE (Prop_fdpe_C_Q)         0.164     1.596 f  rst_reg/Q
                         net (fo=922, routed)         0.836     2.432    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X37Y62         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6860, routed)        0.825     1.953    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X37Y62         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[4]/C
                         clock pessimism             -0.478     1.475    
    SLICE_X37Y62         FDCE (Remov_fdce_C_CLR)     -0.092     1.383    hci0/uart_blk/uart_rx_blk/q_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.383    
                         arrival time                           2.432    
  -------------------------------------------------------------------
                         slack                                  1.049    

Slack (MET) :             1.049ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 0.164ns (16.406%)  route 0.836ns (83.594%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6860, routed)        0.549     1.432    EXCLK_IBUF_BUFG
    SLICE_X46Y74         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y74         FDPE (Prop_fdpe_C_Q)         0.164     1.596 f  rst_reg/Q
                         net (fo=922, routed)         0.836     2.432    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X37Y62         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6860, routed)        0.825     1.953    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X37Y62         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[5]/C
                         clock pessimism             -0.478     1.475    
    SLICE_X37Y62         FDCE (Remov_fdce_C_CLR)     -0.092     1.383    hci0/uart_blk/uart_rx_blk/q_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.383    
                         arrival time                           2.432    
  -------------------------------------------------------------------
                         slack                                  1.049    

Slack (MET) :             1.049ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 0.164ns (16.406%)  route 0.836ns (83.594%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6860, routed)        0.549     1.432    EXCLK_IBUF_BUFG
    SLICE_X46Y74         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y74         FDPE (Prop_fdpe_C_Q)         0.164     1.596 f  rst_reg/Q
                         net (fo=922, routed)         0.836     2.432    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X37Y62         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6860, routed)        0.825     1.953    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X37Y62         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[6]/C
                         clock pessimism             -0.478     1.475    
    SLICE_X37Y62         FDCE (Remov_fdce_C_CLR)     -0.092     1.383    hci0/uart_blk/uart_rx_blk/q_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.383    
                         arrival time                           2.432    
  -------------------------------------------------------------------
                         slack                                  1.049    

Slack (MET) :             1.103ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_rx_reg/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.274ns  (logic 0.164ns (12.874%)  route 1.110ns (87.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6860, routed)        0.549     1.432    EXCLK_IBUF_BUFG
    SLICE_X46Y74         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y74         FDPE (Prop_fdpe_C_Q)         0.164     1.596 f  rst_reg/Q
                         net (fo=922, routed)         1.110     2.706    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X31Y69         FDPE                                         f  hci0/uart_blk/uart_rx_blk/q_rx_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6860, routed)        0.819     1.947    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X31Y69         FDPE                                         r  hci0/uart_blk/uart_rx_blk/q_rx_reg/C
                         clock pessimism             -0.249     1.698    
    SLICE_X31Y69         FDPE (Remov_fdpe_C_PRE)     -0.095     1.603    hci0/uart_blk/uart_rx_blk/q_rx_reg
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           2.706    
  -------------------------------------------------------------------
                         slack                                  1.103    

Slack (MET) :             1.108ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_tx_reg/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.288ns  (logic 0.164ns (12.737%)  route 1.124ns (87.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6860, routed)        0.549     1.432    EXCLK_IBUF_BUFG
    SLICE_X46Y74         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y74         FDPE (Prop_fdpe_C_Q)         0.164     1.596 f  rst_reg/Q
                         net (fo=922, routed)         1.124     2.720    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X29Y61         FDPE                                         f  hci0/uart_blk/uart_tx_blk/q_tx_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6860, routed)        0.829     1.956    hci0/uart_blk/uart_tx_blk/clk
    SLICE_X29Y61         FDPE                                         r  hci0/uart_blk/uart_tx_blk/q_tx_reg/C
                         clock pessimism             -0.249     1.707    
    SLICE_X29Y61         FDPE (Remov_fdpe_C_PRE)     -0.095     1.612    hci0/uart_blk/uart_tx_blk/q_tx_reg
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           2.720    
  -------------------------------------------------------------------
                         slack                                  1.108    

Slack (MET) :             1.109ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_tx_done_tick_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.292ns  (logic 0.164ns (12.694%)  route 1.128ns (87.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6860, routed)        0.549     1.432    EXCLK_IBUF_BUFG
    SLICE_X46Y74         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y74         FDPE (Prop_fdpe_C_Q)         0.164     1.596 f  rst_reg/Q
                         net (fo=922, routed)         1.128     2.724    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X28Y61         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_tx_done_tick_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=6860, routed)        0.829     1.956    hci0/uart_blk/uart_tx_blk/clk
    SLICE_X28Y61         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_tx_done_tick_reg/C
                         clock pessimism             -0.249     1.707    
    SLICE_X28Y61         FDCE (Remov_fdce_C_CLR)     -0.092     1.615    hci0/uart_blk/uart_tx_blk/q_tx_done_tick_reg
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           2.724    
  -------------------------------------------------------------------
                         slack                                  1.109    





