{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 18 17:33:44 2015 " "Info: Processing started: Mon May 18 17:33:44 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mma_top -c mma_top " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off mma_top -c mma_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pingpong_rd.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pingpong_rd.v" { { "Info" "ISGN_ENTITY_NAME" "1 pingpong_rd " "Info: Found entity 1: pingpong_rd" {  } { { "pingpong_rd.v" "" { Text "E:/myverilog/mma_top1/pingpong_rd.v" 12 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pingpong_wr.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pingpong_wr.v" { { "Info" "ISGN_ENTITY_NAME" "1 pingpong_wr " "Info: Found entity 1: pingpong_wr" {  } { { "pingpong_wr.v" "" { Text "E:/myverilog/mma_top1/pingpong_wr.v" 12 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pingpong_fifo.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pingpong_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 pingpong_fifo " "Info: Found entity 1: pingpong_fifo" {  } { { "pingpong_fifo.v" "" { Text "E:/myverilog/mma_top1/pingpong_fifo.v" 12 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input_sync.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file input_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 input_sync " "Info: Found entity 1: input_sync" {  } { { "input_sync.v" "" { Text "E:/myverilog/mma_top1/input_sync.v" 12 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controler.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file vga_controler.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controler " "Info: Found entity 1: vga_controler" {  } { { "vga_controler.v" "" { Text "E:/myverilog/mma_top1/vga_controler.v" 12 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mma_top.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mma_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 mma_top " "Info: Found entity 1: mma_top" {  } { { "mma_top.v" "" { Text "E:/myverilog/mma_top1/mma_top.v" 12 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pllnrst.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pllnrst.v" { { "Info" "ISGN_ENTITY_NAME" "1 pllnrst " "Info: Found entity 1: pllnrst" {  } { { "pllnrst.v" "" { Text "E:/myverilog/mma_top1/pllnrst.v" 12 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Info: Found entity 1: pll" {  } { { "pll.v" "" { Text "E:/myverilog/mma_top1/pll.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo1_1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file fifo1_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo1_1 " "Info: Found entity 1: fifo1_1" {  } { { "fifo1_1.v" "" { Text "E:/myverilog/mma_top1/fifo1_1.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo1_2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file fifo1_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo1_2 " "Info: Found entity 1: fifo1_2" {  } { { "fifo1_2.v" "" { Text "E:/myverilog/mma_top1/fifo1_2.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo2_1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file fifo2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo2_1 " "Info: Found entity 1: fifo2_1" {  } { { "fifo2_1.v" "" { Text "E:/myverilog/mma_top1/fifo2_1.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo2_2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file fifo2_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo2_2 " "Info: Found entity 1: fifo2_2" {  } { { "fifo2_2.v" "" { Text "E:/myverilog/mma_top1/fifo2_2.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "mma_top " "Info: Elaborating entity \"mma_top\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pllnrst pllnrst:pllnrst_inst " "Info: Elaborating entity \"pllnrst\" for hierarchy \"pllnrst:pllnrst_inst\"" {  } { { "mma_top.v" "pllnrst_inst" { Text "E:/myverilog/mma_top1/mma_top.v" 90 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pllnrst:pllnrst_inst\|pll:pll_inst " "Info: Elaborating entity \"pll\" for hierarchy \"pllnrst:pllnrst_inst\|pll:pll_inst\"" {  } { { "pllnrst.v" "pll_inst" { Text "E:/myverilog/mma_top1/pllnrst.v" 52 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pllnrst:pllnrst_inst\|pll:pll_inst\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"pllnrst:pllnrst_inst\|pll:pll_inst\|altpll:altpll_component\"" {  } { { "pll.v" "altpll_component" { Text "E:/myverilog/mma_top1/pll.v" 103 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "pllnrst:pllnrst_inst\|pll:pll_inst\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"pllnrst:pllnrst_inst\|pll:pll_inst\|altpll:altpll_component\"" {  } { { "pll.v" "" { Text "E:/myverilog/mma_top1/pll.v" 103 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pllnrst:pllnrst_inst\|pll:pll_inst\|altpll:altpll_component " "Info: Instantiated megafunction \"pllnrst:pllnrst_inst\|pll:pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Info: Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 25 " "Info: Parameter \"clk0_divide_by\" = \"25\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 12 " "Info: Parameter \"clk0_multiply_by\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Info: Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Info: Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Info: Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Info: Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Info: Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Info: Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Info: Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Info: Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Info: Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Info: Parameter \"width_clock\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "pll.v" "" { Text "E:/myverilog/mma_top1/pll.v" 103 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Info: Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "E:/myverilog/mma_top1/db/pll_altpll.v" 30 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pllnrst:pllnrst_inst\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated " "Info: Elaborating entity \"pll_altpll\" for hierarchy \"pllnrst:pllnrst_inst\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 884 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "input_sync input_sync:input_sync_inst " "Info: Elaborating entity \"input_sync\" for hierarchy \"input_sync:input_sync_inst\"" {  } { { "mma_top.v" "input_sync_inst" { Text "E:/myverilog/mma_top1/mma_top.v" 105 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pingpong_wr pingpong_wr:pingpong_wr_inst " "Info: Elaborating entity \"pingpong_wr\" for hierarchy \"pingpong_wr:pingpong_wr_inst\"" {  } { { "mma_top.v" "pingpong_wr_inst" { Text "E:/myverilog/mma_top1/mma_top.v" 123 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pingpong_fifo pingpong_fifo:pingpong_fifo_inst " "Info: Elaborating entity \"pingpong_fifo\" for hierarchy \"pingpong_fifo:pingpong_fifo_inst\"" {  } { { "mma_top.v" "pingpong_fifo_inst" { Text "E:/myverilog/mma_top1/mma_top.v" 146 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo1_1 pingpong_fifo:pingpong_fifo_inst\|fifo1_1:fifo1_1_inst " "Info: Elaborating entity \"fifo1_1\" for hierarchy \"pingpong_fifo:pingpong_fifo_inst\|fifo1_1:fifo1_1_inst\"" {  } { { "pingpong_fifo.v" "fifo1_1_inst" { Text "E:/myverilog/mma_top1/pingpong_fifo.v" 135 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo pingpong_fifo:pingpong_fifo_inst\|fifo1_1:fifo1_1_inst\|dcfifo:dcfifo_component " "Info: Elaborating entity \"dcfifo\" for hierarchy \"pingpong_fifo:pingpong_fifo_inst\|fifo1_1:fifo1_1_inst\|dcfifo:dcfifo_component\"" {  } { { "fifo1_1.v" "dcfifo_component" { Text "E:/myverilog/mma_top1/fifo1_1.v" 91 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "pingpong_fifo:pingpong_fifo_inst\|fifo1_1:fifo1_1_inst\|dcfifo:dcfifo_component " "Info: Elaborated megafunction instantiation \"pingpong_fifo:pingpong_fifo_inst\|fifo1_1:fifo1_1_inst\|dcfifo:dcfifo_component\"" {  } { { "fifo1_1.v" "" { Text "E:/myverilog/mma_top1/fifo1_1.v" 91 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pingpong_fifo:pingpong_fifo_inst\|fifo1_1:fifo1_1_inst\|dcfifo:dcfifo_component " "Info: Instantiated megafunction \"pingpong_fifo:pingpong_fifo_inst\|fifo1_1:fifo1_1_inst\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Info: Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2048 " "Info: Parameter \"lpm_numwords\" = \"2048\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Info: Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Info: Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 24 " "Info: Parameter \"lpm_width\" = \"24\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 11 " "Info: Parameter \"lpm_widthu\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Info: Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Info: Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Info: Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Info: Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Info: Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "fifo1_1.v" "" { Text "E:/myverilog/mma_top1/fifo1_1.v" 91 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_2gi1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dcfifo_2gi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_2gi1 " "Info: Found entity 1: dcfifo_2gi1" {  } { { "db/dcfifo_2gi1.tdf" "" { Text "E:/myverilog/mma_top1/db/dcfifo_2gi1.tdf" 42 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_2gi1 pingpong_fifo:pingpong_fifo_inst\|fifo1_1:fifo1_1_inst\|dcfifo:dcfifo_component\|dcfifo_2gi1:auto_generated " "Info: Elaborating entity \"dcfifo_2gi1\" for hierarchy \"pingpong_fifo:pingpong_fifo_inst\|fifo1_1:fifo1_1_inst\|dcfifo:dcfifo_component\|dcfifo_2gi1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/altera/91/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_vgb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_gray2bin_vgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_vgb " "Info: Found entity 1: a_gray2bin_vgb" {  } { { "db/a_gray2bin_vgb.tdf" "" { Text "E:/myverilog/mma_top1/db/a_gray2bin_vgb.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_vgb pingpong_fifo:pingpong_fifo_inst\|fifo1_1:fifo1_1_inst\|dcfifo:dcfifo_component\|dcfifo_2gi1:auto_generated\|a_gray2bin_vgb:wrptr_g_gray2bin " "Info: Elaborating entity \"a_gray2bin_vgb\" for hierarchy \"pingpong_fifo:pingpong_fifo_inst\|fifo1_1:fifo1_1_inst\|dcfifo:dcfifo_component\|dcfifo_2gi1:auto_generated\|a_gray2bin_vgb:wrptr_g_gray2bin\"" {  } { { "db/dcfifo_2gi1.tdf" "wrptr_g_gray2bin" { Text "E:/myverilog/mma_top1/db/dcfifo_2gi1.tdf" 55 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_u57.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_u57.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_u57 " "Info: Found entity 1: a_graycounter_u57" {  } { { "db/a_graycounter_u57.tdf" "" { Text "E:/myverilog/mma_top1/db/a_graycounter_u57.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_u57 pingpong_fifo:pingpong_fifo_inst\|fifo1_1:fifo1_1_inst\|dcfifo:dcfifo_component\|dcfifo_2gi1:auto_generated\|a_graycounter_u57:rdptr_g1p " "Info: Elaborating entity \"a_graycounter_u57\" for hierarchy \"pingpong_fifo:pingpong_fifo_inst\|fifo1_1:fifo1_1_inst\|dcfifo:dcfifo_component\|dcfifo_2gi1:auto_generated\|a_graycounter_u57:rdptr_g1p\"" {  } { { "db/dcfifo_2gi1.tdf" "rdptr_g1p" { Text "E:/myverilog/mma_top1/db/dcfifo_2gi1.tdf" 57 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_qjc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_qjc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_qjc " "Info: Found entity 1: a_graycounter_qjc" {  } { { "db/a_graycounter_qjc.tdf" "" { Text "E:/myverilog/mma_top1/db/a_graycounter_qjc.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_qjc pingpong_fifo:pingpong_fifo_inst\|fifo1_1:fifo1_1_inst\|dcfifo:dcfifo_component\|dcfifo_2gi1:auto_generated\|a_graycounter_qjc:wrptr_g1p " "Info: Elaborating entity \"a_graycounter_qjc\" for hierarchy \"pingpong_fifo:pingpong_fifo_inst\|fifo1_1:fifo1_1_inst\|dcfifo:dcfifo_component\|dcfifo_2gi1:auto_generated\|a_graycounter_qjc:wrptr_g1p\"" {  } { { "db/dcfifo_2gi1.tdf" "wrptr_g1p" { Text "E:/myverilog/mma_top1/db/dcfifo_2gi1.tdf" 58 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_pjc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_pjc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_pjc " "Info: Found entity 1: a_graycounter_pjc" {  } { { "db/a_graycounter_pjc.tdf" "" { Text "E:/myverilog/mma_top1/db/a_graycounter_pjc.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_pjc pingpong_fifo:pingpong_fifo_inst\|fifo1_1:fifo1_1_inst\|dcfifo:dcfifo_component\|dcfifo_2gi1:auto_generated\|a_graycounter_pjc:wrptr_gp " "Info: Elaborating entity \"a_graycounter_pjc\" for hierarchy \"pingpong_fifo:pingpong_fifo_inst\|fifo1_1:fifo1_1_inst\|dcfifo:dcfifo_component\|dcfifo_2gi1:auto_generated\|a_graycounter_pjc:wrptr_gp\"" {  } { { "db/dcfifo_2gi1.tdf" "wrptr_gp" { Text "E:/myverilog/mma_top1/db/dcfifo_2gi1.tdf" 59 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5l31.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_5l31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5l31 " "Info: Found entity 1: altsyncram_5l31" {  } { { "db/altsyncram_5l31.tdf" "" { Text "E:/myverilog/mma_top1/db/altsyncram_5l31.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5l31 pingpong_fifo:pingpong_fifo_inst\|fifo1_1:fifo1_1_inst\|dcfifo:dcfifo_component\|dcfifo_2gi1:auto_generated\|altsyncram_5l31:fifo_ram " "Info: Elaborating entity \"altsyncram_5l31\" for hierarchy \"pingpong_fifo:pingpong_fifo_inst\|fifo1_1:fifo1_1_inst\|dcfifo:dcfifo_component\|dcfifo_2gi1:auto_generated\|altsyncram_5l31:fifo_ram\"" {  } { { "db/dcfifo_2gi1.tdf" "fifo_ram" { Text "E:/myverilog/mma_top1/db/dcfifo_2gi1.tdf" 60 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_uld.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_uld.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_uld " "Info: Found entity 1: alt_synch_pipe_uld" {  } { { "db/alt_synch_pipe_uld.tdf" "" { Text "E:/myverilog/mma_top1/db/alt_synch_pipe_uld.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_uld pingpong_fifo:pingpong_fifo_inst\|fifo1_1:fifo1_1_inst\|dcfifo:dcfifo_component\|dcfifo_2gi1:auto_generated\|alt_synch_pipe_uld:rs_dgwp " "Info: Elaborating entity \"alt_synch_pipe_uld\" for hierarchy \"pingpong_fifo:pingpong_fifo_inst\|fifo1_1:fifo1_1_inst\|dcfifo:dcfifo_component\|dcfifo_2gi1:auto_generated\|alt_synch_pipe_uld:rs_dgwp\"" {  } { { "db/dcfifo_2gi1.tdf" "rs_dgwp" { Text "E:/myverilog/mma_top1/db/dcfifo_2gi1.tdf" 63 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_te9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_te9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_te9 " "Info: Found entity 1: dffpipe_te9" {  } { { "db/dffpipe_te9.tdf" "" { Text "E:/myverilog/mma_top1/db/dffpipe_te9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_te9 pingpong_fifo:pingpong_fifo_inst\|fifo1_1:fifo1_1_inst\|dcfifo:dcfifo_component\|dcfifo_2gi1:auto_generated\|alt_synch_pipe_uld:rs_dgwp\|dffpipe_te9:dffpipe5 " "Info: Elaborating entity \"dffpipe_te9\" for hierarchy \"pingpong_fifo:pingpong_fifo_inst\|fifo1_1:fifo1_1_inst\|dcfifo:dcfifo_component\|dcfifo_2gi1:auto_generated\|alt_synch_pipe_uld:rs_dgwp\|dffpipe_te9:dffpipe5\"" {  } { { "db/alt_synch_pipe_uld.tdf" "dffpipe5" { Text "E:/myverilog/mma_top1/db/alt_synch_pipe_uld.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Info: Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "E:/myverilog/mma_top1/db/dffpipe_qe9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 pingpong_fifo:pingpong_fifo_inst\|fifo1_1:fifo1_1_inst\|dcfifo:dcfifo_component\|dcfifo_2gi1:auto_generated\|dffpipe_qe9:ws_brp " "Info: Elaborating entity \"dffpipe_qe9\" for hierarchy \"pingpong_fifo:pingpong_fifo_inst\|fifo1_1:fifo1_1_inst\|dcfifo:dcfifo_component\|dcfifo_2gi1:auto_generated\|dffpipe_qe9:ws_brp\"" {  } { { "db/dcfifo_2gi1.tdf" "ws_brp" { Text "E:/myverilog/mma_top1/db/dcfifo_2gi1.tdf" 64 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_vld.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_vld.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_vld " "Info: Found entity 1: alt_synch_pipe_vld" {  } { { "db/alt_synch_pipe_vld.tdf" "" { Text "E:/myverilog/mma_top1/db/alt_synch_pipe_vld.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_vld pingpong_fifo:pingpong_fifo_inst\|fifo1_1:fifo1_1_inst\|dcfifo:dcfifo_component\|dcfifo_2gi1:auto_generated\|alt_synch_pipe_vld:ws_dgrp " "Info: Elaborating entity \"alt_synch_pipe_vld\" for hierarchy \"pingpong_fifo:pingpong_fifo_inst\|fifo1_1:fifo1_1_inst\|dcfifo:dcfifo_component\|dcfifo_2gi1:auto_generated\|alt_synch_pipe_vld:ws_dgrp\"" {  } { { "db/dcfifo_2gi1.tdf" "ws_dgrp" { Text "E:/myverilog/mma_top1/db/dcfifo_2gi1.tdf" 66 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ue9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_ue9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ue9 " "Info: Found entity 1: dffpipe_ue9" {  } { { "db/dffpipe_ue9.tdf" "" { Text "E:/myverilog/mma_top1/db/dffpipe_ue9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ue9 pingpong_fifo:pingpong_fifo_inst\|fifo1_1:fifo1_1_inst\|dcfifo:dcfifo_component\|dcfifo_2gi1:auto_generated\|alt_synch_pipe_vld:ws_dgrp\|dffpipe_ue9:dffpipe8 " "Info: Elaborating entity \"dffpipe_ue9\" for hierarchy \"pingpong_fifo:pingpong_fifo_inst\|fifo1_1:fifo1_1_inst\|dcfifo:dcfifo_component\|dcfifo_2gi1:auto_generated\|alt_synch_pipe_vld:ws_dgrp\|dffpipe_ue9:dffpipe8\"" {  } { { "db/alt_synch_pipe_vld.tdf" "dffpipe8" { Text "E:/myverilog/mma_top1/db/alt_synch_pipe_vld.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_g66.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_g66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_g66 " "Info: Found entity 1: cmpr_g66" {  } { { "db/cmpr_g66.tdf" "" { Text "E:/myverilog/mma_top1/db/cmpr_g66.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_g66 pingpong_fifo:pingpong_fifo_inst\|fifo1_1:fifo1_1_inst\|dcfifo:dcfifo_component\|dcfifo_2gi1:auto_generated\|cmpr_g66:rdempty_eq_comp " "Info: Elaborating entity \"cmpr_g66\" for hierarchy \"pingpong_fifo:pingpong_fifo_inst\|fifo1_1:fifo1_1_inst\|dcfifo:dcfifo_component\|dcfifo_2gi1:auto_generated\|cmpr_g66:rdempty_eq_comp\"" {  } { { "db/dcfifo_2gi1.tdf" "rdempty_eq_comp" { Text "E:/myverilog/mma_top1/db/dcfifo_2gi1.tdf" 70 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo1_2 pingpong_fifo:pingpong_fifo_inst\|fifo1_2:fifo1_2_inst " "Info: Elaborating entity \"fifo1_2\" for hierarchy \"pingpong_fifo:pingpong_fifo_inst\|fifo1_2:fifo1_2_inst\"" {  } { { "pingpong_fifo.v" "fifo1_2_inst" { Text "E:/myverilog/mma_top1/pingpong_fifo.v" 147 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo2_1 pingpong_fifo:pingpong_fifo_inst\|fifo2_1:fifo2_1_inst " "Info: Elaborating entity \"fifo2_1\" for hierarchy \"pingpong_fifo:pingpong_fifo_inst\|fifo2_1:fifo2_1_inst\"" {  } { { "pingpong_fifo.v" "fifo2_1_inst" { Text "E:/myverilog/mma_top1/pingpong_fifo.v" 224 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo2_2 pingpong_fifo:pingpong_fifo_inst\|fifo2_2:fifo2_2_inst " "Info: Elaborating entity \"fifo2_2\" for hierarchy \"pingpong_fifo:pingpong_fifo_inst\|fifo2_2:fifo2_2_inst\"" {  } { { "pingpong_fifo.v" "fifo2_2_inst" { Text "E:/myverilog/mma_top1/pingpong_fifo.v" 236 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controler vga_controler:vga_controler_inst " "Info: Elaborating entity \"vga_controler\" for hierarchy \"vga_controler:vga_controler_inst\"" {  } { { "mma_top.v" "vga_controler_inst" { Text "E:/myverilog/mma_top1/mma_top.v" 180 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "vga_controler.v" "" { Text "E:/myverilog/mma_top1/vga_controler.v" 65 -1 0 } } { "vga_controler.v" "" { Text "E:/myverilog/mma_top1/vga_controler.v" 79 -1 0 } } { "vga_controler.v" "" { Text "E:/myverilog/mma_top1/vga_controler.v" 80 -1 0 } } { "pingpong_wr.v" "" { Text "E:/myverilog/mma_top1/pingpong_wr.v" 39 -1 0 } } { "db/a_graycounter_u57.tdf" "" { Text "E:/myverilog/mma_top1/db/a_graycounter_u57.tdf" 32 2 0 } } { "pingpong_wr.v" "" { Text "E:/myverilog/mma_top1/pingpong_wr.v" 40 -1 0 } } { "input_sync.v" "" { Text "E:/myverilog/mma_top1/input_sync.v" 33 -1 0 } } { "db/a_graycounter_u57.tdf" "" { Text "E:/myverilog/mma_top1/db/a_graycounter_u57.tdf" 47 2 0 } } { "db/a_graycounter_pjc.tdf" "" { Text "E:/myverilog/mma_top1/db/a_graycounter_pjc.tdf" 37 2 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "sync_n_l GND " "Warning (13410): Pin \"sync_n_l\" is stuck at GND" {  } { { "mma_top.v" "" { Text "E:/myverilog/mma_top1/mma_top.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "sync_n_r GND " "Warning (13410): Pin \"sync_n_r\" is stuck at GND" {  } { { "mma_top.v" "" { Text "E:/myverilog/mma_top1/mma_top.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 8 " "Info: 8 registers lost all their fanouts during netlist optimizations. The first 8 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pingpong_fifo:pingpong_fifo_inst\|fifo2_2:fifo2_2_inst\|dcfifo:dcfifo_component\|dcfifo_2gi1:auto_generated\|dffpipe_qe9:ws_bwp\|dffe18a\[11\] " "Info: Register \"pingpong_fifo:pingpong_fifo_inst\|fifo2_2:fifo2_2_inst\|dcfifo:dcfifo_component\|dcfifo_2gi1:auto_generated\|dffpipe_qe9:ws_bwp\|dffe18a\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pingpong_fifo:pingpong_fifo_inst\|fifo2_2:fifo2_2_inst\|dcfifo:dcfifo_component\|dcfifo_2gi1:auto_generated\|dffpipe_qe9:ws_brp\|dffe18a\[11\] " "Info: Register \"pingpong_fifo:pingpong_fifo_inst\|fifo2_2:fifo2_2_inst\|dcfifo:dcfifo_component\|dcfifo_2gi1:auto_generated\|dffpipe_qe9:ws_brp\|dffe18a\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pingpong_fifo:pingpong_fifo_inst\|fifo2_1:fifo2_1_inst\|dcfifo:dcfifo_component\|dcfifo_2gi1:auto_generated\|dffpipe_qe9:ws_bwp\|dffe18a\[11\] " "Info: Register \"pingpong_fifo:pingpong_fifo_inst\|fifo2_1:fifo2_1_inst\|dcfifo:dcfifo_component\|dcfifo_2gi1:auto_generated\|dffpipe_qe9:ws_bwp\|dffe18a\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pingpong_fifo:pingpong_fifo_inst\|fifo2_1:fifo2_1_inst\|dcfifo:dcfifo_component\|dcfifo_2gi1:auto_generated\|dffpipe_qe9:ws_brp\|dffe18a\[11\] " "Info: Register \"pingpong_fifo:pingpong_fifo_inst\|fifo2_1:fifo2_1_inst\|dcfifo:dcfifo_component\|dcfifo_2gi1:auto_generated\|dffpipe_qe9:ws_brp\|dffe18a\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pingpong_fifo:pingpong_fifo_inst\|fifo1_2:fifo1_2_inst\|dcfifo:dcfifo_component\|dcfifo_2gi1:auto_generated\|dffpipe_qe9:ws_bwp\|dffe18a\[11\] " "Info: Register \"pingpong_fifo:pingpong_fifo_inst\|fifo1_2:fifo1_2_inst\|dcfifo:dcfifo_component\|dcfifo_2gi1:auto_generated\|dffpipe_qe9:ws_bwp\|dffe18a\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pingpong_fifo:pingpong_fifo_inst\|fifo1_2:fifo1_2_inst\|dcfifo:dcfifo_component\|dcfifo_2gi1:auto_generated\|dffpipe_qe9:ws_brp\|dffe18a\[11\] " "Info: Register \"pingpong_fifo:pingpong_fifo_inst\|fifo1_2:fifo1_2_inst\|dcfifo:dcfifo_component\|dcfifo_2gi1:auto_generated\|dffpipe_qe9:ws_brp\|dffe18a\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pingpong_fifo:pingpong_fifo_inst\|fifo1_1:fifo1_1_inst\|dcfifo:dcfifo_component\|dcfifo_2gi1:auto_generated\|dffpipe_qe9:ws_bwp\|dffe18a\[11\] " "Info: Register \"pingpong_fifo:pingpong_fifo_inst\|fifo1_1:fifo1_1_inst\|dcfifo:dcfifo_component\|dcfifo_2gi1:auto_generated\|dffpipe_qe9:ws_bwp\|dffe18a\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pingpong_fifo:pingpong_fifo_inst\|fifo1_1:fifo1_1_inst\|dcfifo:dcfifo_component\|dcfifo_2gi1:auto_generated\|dffpipe_qe9:ws_brp\|dffe18a\[11\] " "Info: Register \"pingpong_fifo:pingpong_fifo_inst\|fifo1_1:fifo1_1_inst\|dcfifo:dcfifo_component\|dcfifo_2gi1:auto_generated\|dffpipe_qe9:ws_brp\|dffe18a\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1153 " "Info: Implemented 1153 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "30 " "Info: Implemented 30 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "59 " "Info: Implemented 59 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "967 " "Info: Implemented 967 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "96 " "Info: Implemented 96 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 PLLs" {  } {  } 0 0 "Implemented %1!d! PLLs" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "212 " "Info: Peak virtual memory: 212 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 18 17:33:54 2015 " "Info: Processing ended: Mon May 18 17:33:54 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Info: Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
