# Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 2
attribute \cells_not_processed 1
attribute \src "dut.sv:1.1-24.10"
module \gate
  attribute \src "dut.sv:2.20-2.26"
  wire width 32 output 1 signed \result
  attribute \src "dut.sv:21.5-23.8"
  process $proc$dut.sv:21$1
    sync always
    sync init
      update \result 5
  end
end
