=====
SETUP
0.606
20.668
21.273
MREQ_n_ibuf
10.000
10.984
address_13_s0
12.061
12.519
ram_ram_1_2_s
20.668
=====
SETUP
0.752
20.987
21.739
IORQ_n_ibuf
10.000
10.984
address_io_1_s0
13.463
13.922
tx_send_s4
14.340
15.401
tx_send_s3
15.820
16.642
n198_s2
17.531
18.156
tx_data_0_s0
20.987
=====
SETUP
0.752
20.987
21.739
IORQ_n_ibuf
10.000
10.984
address_io_1_s0
13.463
13.922
tx_send_s4
14.340
15.401
tx_send_s3
15.820
16.642
n198_s2
17.531
18.156
tx_data_1_s0
20.987
=====
SETUP
1.090
20.183
21.273
MREQ_n_ibuf
10.000
10.984
address_13_s0
12.061
12.519
ram_ram_1_0_s
20.183
=====
SETUP
1.123
20.617
21.739
IORQ_n_ibuf
10.000
10.984
address_io_1_s0
13.463
13.922
tx_send_s4
14.340
15.401
tx_send_s3
15.820
16.642
n198_s2
17.531
18.156
tx_data_2_s0
20.617
=====
SETUP
1.176
20.563
21.739
IORQ_n_ibuf
10.000
10.984
address_io_1_s0
13.463
13.922
tx_send_s4
14.340
15.401
tx_send_s3
15.820
16.642
n198_s2
17.531
18.156
tx_data_4_s0
20.563
=====
SETUP
1.547
20.192
21.739
IORQ_n_ibuf
10.000
10.984
address_io_1_s0
13.463
13.922
tx_send_s4
14.340
15.401
tx_send_s3
15.820
16.642
n198_s2
17.531
18.156
tx_data_7_s0
20.192
=====
SETUP
1.575
19.698
21.273
MREQ_n_ibuf
10.000
10.984
address_13_s0
12.061
12.519
ram_ram_1_6_s
19.698
=====
SETUP
1.588
20.151
21.739
IORQ_n_ibuf
10.000
10.984
address_io_1_s0
13.463
13.922
tx_send_s4
14.340
15.401
tx_send_s3
15.820
16.642
n198_s2
17.531
18.156
tx_data_3_s0
20.151
=====
SETUP
1.588
20.151
21.739
IORQ_n_ibuf
10.000
10.984
address_io_1_s0
13.463
13.922
tx_send_s4
14.340
15.401
tx_send_s3
15.820
16.642
n198_s2
17.531
18.156
tx_data_5_s0
20.151
=====
SETUP
1.804
19.935
21.739
IORQ_n_ibuf
10.000
10.984
address_io_1_s0
13.463
13.922
tx_send_s4
14.340
15.401
tx_send_s3
15.820
16.642
tx_send_s2
16.664
17.763
n234_s1
18.573
19.599
rx_clear_s1
19.935
=====
SETUP
1.958
19.781
21.739
IORQ_n_ibuf
10.000
10.984
address_io_1_s0
13.463
13.922
tx_send_s4
14.340
15.401
tx_send_s3
15.820
16.642
n198_s2
17.531
18.156
tx_data_6_s0
19.781
=====
SETUP
2.064
19.209
21.273
MREQ_n_ibuf
10.000
10.984
address_13_s0
12.061
12.519
ram_ram_0_5_s
19.209
=====
SETUP
2.302
18.494
20.796
MREQ_n_ibuf
10.000
10.984
mem_mem_0_3_s
12.061
15.521
n300_s0
17.462
18.494
dbg_tx_data[1]_6_s0
18.494
=====
SETUP
2.393
18.750
21.143
MREQ_n_ibuf
10.000
10.984
address_15_s0
12.061
12.519
ram_s55
15.318
16.344
ram_ram_0_0_s
18.750
=====
SETUP
2.437
18.706
21.143
MREQ_n_ibuf
10.000
10.984
address_15_s0
12.061
12.519
ram_s55
15.318
16.344
ram_ram_0_1_s
18.706
=====
SETUP
2.467
18.329
20.796
MREQ_n_ibuf
10.000
10.984
mem_mem_0_2_s
12.061
15.521
n302_s0
17.297
18.329
dbg_tx_data[1]_4_s0
18.329
=====
SETUP
2.467
18.329
20.796
MREQ_n_ibuf
10.000
10.984
mem_mem_0_2_s
12.061
15.521
n301_s0
17.297
18.329
dbg_tx_data[1]_5_s0
18.329
=====
SETUP
2.512
18.284
20.796
MREQ_n_ibuf
10.000
10.984
mem_mem_0_3_s
12.061
15.521
n299_s0
17.462
18.284
dbg_tx_data[1]_7_s0
18.284
=====
SETUP
2.549
18.724
21.273
MREQ_n_ibuf
10.000
10.984
address_13_s0
12.061
12.519
ram_ram_1_7_s
18.724
=====
SETUP
2.703
18.571
21.273
MREQ_n_ibuf
10.000
10.984
address_13_s0
12.061
12.519
ram_ram_0_4_s
18.571
=====
SETUP
2.735
18.538
21.273
MREQ_n_ibuf
10.000
10.984
address_11_s0
12.061
12.519
ram_ram_1_1_s
18.538
=====
SETUP
2.742
18.401
21.143
MREQ_n_ibuf
10.000
10.984
address_15_s0
12.061
12.519
ram_s56
15.318
15.943
ram_ram_1_1_s
18.401
=====
SETUP
2.742
18.401
21.143
MREQ_n_ibuf
10.000
10.984
address_15_s0
12.061
12.519
ram_s56
15.318
15.943
ram_ram_1_0_s
18.401
=====
SETUP
2.805
18.338
21.143
MREQ_n_ibuf
10.000
10.984
address_15_s0
12.061
12.519
ram_s55
15.318
16.344
ram_ram_0_6_s
18.338
=====
HOLD
-0.685
0.374
1.059
n20_s3
0.002
0.374
CLK_div_s2
0.374
=====
HOLD
0.561
1.605
1.044
sys_clk_ibuf
0.000
0.844
uart_tx_inst/state_1_s1
1.029
1.362
uart_tx_inst/state_0_s0
1.605
=====
HOLD
0.708
1.737
1.029
sys_clk_ibuf
0.000
0.844
uart_tx_inst_dbg1/send_buf_9_s5
1.029
1.362
uart_tx_inst_dbg1/n49_s18
1.365
1.737
uart_tx_inst_dbg1/send_buf_9_s5
1.737
=====
HOLD
0.708
1.737
1.029
sys_clk_ibuf
0.000
0.844
uart_tx_inst_dbg1/bit_cnt_3_s2
1.029
1.362
uart_tx_inst_dbg1/n77_s1
1.365
1.737
uart_tx_inst_dbg1/bit_cnt_3_s2
1.737
=====
HOLD
0.708
1.737
1.029
sys_clk_ibuf
0.000
0.844
uart_tx_inst_dbg1/cycle_cnt_0_s0
1.029
1.362
uart_tx_inst_dbg1/n112_s2
1.365
1.737
uart_tx_inst_dbg1/cycle_cnt_0_s0
1.737
=====
HOLD
0.708
1.737
1.029
sys_clk_ibuf
0.000
0.844
uart_tx_inst_dbg0/send_buf_9_s5
1.029
1.362
uart_tx_inst_dbg0/n49_s18
1.365
1.737
uart_tx_inst_dbg0/send_buf_9_s5
1.737
=====
HOLD
0.708
1.737
1.029
sys_clk_ibuf
0.000
0.844
uart_tx_inst_dbg0/bit_cnt_1_s2
1.029
1.362
uart_tx_inst_dbg0/n79_s2
1.365
1.737
uart_tx_inst_dbg0/bit_cnt_1_s2
1.737
=====
HOLD
0.708
1.737
1.029
sys_clk_ibuf
0.000
0.844
uart_tx_inst_dbg0/bit_cnt_3_s2
1.029
1.362
uart_tx_inst_dbg0/n77_s1
1.365
1.737
uart_tx_inst_dbg0/bit_cnt_3_s2
1.737
=====
HOLD
0.708
1.737
1.029
sys_clk_ibuf
0.000
0.844
uart_tx_inst/bit_cnt_1_s2
1.029
1.362
uart_tx_inst/n91_s2
1.365
1.737
uart_tx_inst/bit_cnt_1_s2
1.737
=====
HOLD
0.708
1.737
1.029
sys_clk_ibuf
0.000
0.844
uart_tx_inst/bit_cnt_3_s2
1.029
1.362
uart_tx_inst/n89_s1
1.365
1.737
uart_tx_inst/bit_cnt_3_s2
1.737
=====
HOLD
0.708
1.737
1.029
sys_clk_ibuf
0.000
0.844
clk_cnt_0_s0
1.029
1.362
n19_s2
1.365
1.737
clk_cnt_0_s0
1.737
=====
HOLD
0.709
1.738
1.029
sys_clk_ibuf
0.000
0.844
uart_tx_inst_dbg0/bit_cnt_0_s3
1.029
1.362
uart_tx_inst_dbg0/n88_s10
1.366
1.738
uart_tx_inst_dbg0/bit_cnt_0_s3
1.738
=====
HOLD
0.709
1.738
1.029
sys_clk_ibuf
0.000
0.844
uart_tx_inst/bit_cnt_0_s3
1.029
1.362
uart_tx_inst/n100_s10
1.366
1.738
uart_tx_inst/bit_cnt_0_s3
1.738
=====
HOLD
0.709
1.738
1.029
sys_clk_ibuf
0.000
0.844
uart_rx_inst/cycle_cnt_0_s0
1.029
1.362
uart_rx_inst/n151_s2
1.366
1.738
uart_rx_inst/cycle_cnt_0_s0
1.738
=====
HOLD
0.710
1.739
1.029
sys_clk_ibuf
0.000
0.844
uart_tx_inst_dbg1/bit_cnt_0_s3
1.029
1.362
uart_tx_inst_dbg1/n88_s10
1.367
1.739
uart_tx_inst_dbg1/bit_cnt_0_s3
1.739
=====
HOLD
0.710
1.739
1.029
sys_clk_ibuf
0.000
0.844
uart_rx_inst/bit_cnt_0_s0
1.029
1.362
uart_rx_inst/n107_s2
1.367
1.739
uart_rx_inst/bit_cnt_0_s0
1.739
=====
HOLD
0.710
1.739
1.029
sys_clk_ibuf
0.000
0.844
uart_rx_inst/bit_cnt_2_s0
1.029
1.362
uart_rx_inst/n105_s1
1.367
1.739
uart_rx_inst/bit_cnt_2_s0
1.739
=====
HOLD
0.712
1.741
1.029
sys_clk_ibuf
0.000
0.844
uart_tx_inst/state_0_s0
1.029
1.362
uart_tx_inst/n24_s4
1.369
1.741
uart_tx_inst/state_0_s0
1.741
=====
HOLD
0.714
1.743
1.029
sys_clk_ibuf
0.000
0.844
uart_tx_inst_dbg1/state_1_s4
1.029
1.362
uart_tx_inst_dbg1/n19_s9
1.371
1.743
uart_tx_inst_dbg1/state_1_s4
1.743
=====
HOLD
0.715
1.744
1.029
sys_clk_ibuf
0.000
0.844
uart_tx_inst_dbg0/state_1_s4
1.029
1.362
uart_tx_inst_dbg0/n19_s9
1.372
1.744
uart_tx_inst_dbg0/state_1_s4
1.744
=====
HOLD
0.730
1.759
1.029
sys_clk_ibuf
0.000
0.844
uart_tx_inst_dbg1/cycle_cnt_2_s0
1.029
1.362
uart_tx_inst_dbg1/n110_s
1.365
1.759
uart_tx_inst_dbg1/cycle_cnt_2_s0
1.759
=====
HOLD
0.730
1.759
1.029
sys_clk_ibuf
0.000
0.844
uart_tx_inst_dbg1/cycle_cnt_6_s0
1.029
1.362
uart_tx_inst_dbg1/n106_s
1.365
1.759
uart_tx_inst_dbg1/cycle_cnt_6_s0
1.759
=====
HOLD
0.730
1.759
1.029
sys_clk_ibuf
0.000
0.844
uart_tx_inst_dbg1/cycle_cnt_8_s0
1.029
1.362
uart_tx_inst_dbg1/n104_s
1.365
1.759
uart_tx_inst_dbg1/cycle_cnt_8_s0
1.759
=====
HOLD
0.730
1.759
1.029
sys_clk_ibuf
0.000
0.844
uart_tx_inst_dbg1/cycle_cnt_12_s0
1.029
1.362
uart_tx_inst_dbg1/n100_s
1.365
1.759
uart_tx_inst_dbg1/cycle_cnt_12_s0
1.759
=====
HOLD
0.730
1.759
1.029
sys_clk_ibuf
0.000
0.844
uart_tx_inst_dbg1/cycle_cnt_14_s0
1.029
1.362
uart_tx_inst_dbg1/n98_s
1.365
1.759
uart_tx_inst_dbg1/cycle_cnt_14_s0
1.759
