// Seed: 207374161
module module_0 (
    output wand id_0
);
  wire id_2;
  assign id_0 = 1 - id_2;
  wire id_3;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    output supply1 id_1,
    output wire id_2,
    input supply0 id_3,
    input wire id_4,
    output uwire id_5
    , id_16,
    output supply1 id_6,
    input wor id_7,
    input supply1 id_8,
    input supply1 id_9,
    output supply0 id_10,
    input supply0 id_11
    , id_17,
    input uwire id_12,
    output tri id_13,
    output uwire id_14
);
  id_18(
      .id_0(~|1), .id_1(id_14), .id_2(id_13), .id_3(1), .id_4(id_13), .id_5(), .id_6(1 - 1)
  );
  module_0 modCall_1 (id_14);
endmodule
