0.6
2017.2
Jun 15 2017
18:52:51
D:/DSD-II/Exercise1/Project_1/Project_1.sim/sim_1/impl/timing/aluTB_time_impl.v,1548795862,verilog,,,,alu32;glbl,,,,,,,,
D:/DSD-II/Exercise1/Project_1/Project_1.srcs/sim_1/new/aluTB.vhd,1547596986,vhdl,,,,alutb,,,,,,,,
D:/DSD-II/Exercise1/Project_1/Project_1.srcs/sim_1/new/aluTB32.vhd,1548200156,vhdl,,,,alutb32,,,,,,,,
