# this is a small project by Vitis HLS

to write a 4x4 systolic array to implemente a 256x256 matric multiplication
I have finished the C/RTL cosimulation and run the implementation
