Info: Generated by version: 22.4 build 94
Info: Starting: Create simulation model
Info: qsys-generate /tmp/alt9347_7096929033990798331.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/tmp/alt9347_7096929033990798331.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed --family=Agilex --part=AGIB027R29A1E2VR3
Info: intel_rtile_cxl_top_0.rnr_ial_sip_clkgen_pll: Able to implement PLL with user settings
Info: intel_rtile_cxl_top_cxltyp3_ed: "Transforming system: intel_rtile_cxl_top_cxltyp3_ed"
Info: intel_rtile_cxl_top_cxltyp3_ed: "Naming system components in system: intel_rtile_cxl_top_cxltyp3_ed"
Info: intel_rtile_cxl_top_cxltyp3_ed: "Processing generation queue"
Info: intel_rtile_cxl_top_cxltyp3_ed: "Generating: intel_rtile_cxl_top_cxltyp3_ed"
Info: intel_rtile_cxl_top_cxltyp3_ed: "Generating: cxl_ip_top"
Info: rtile_cxl_ip: "Generating: rtile_cxl_ip"
Info: rnr_ial_sip_clkgen_pll: "Generating: rnr_ial_sip_clkgen_pll"
Info: intel_rtile_cxl_top_cxltyp3_ed: "Generating: rtile_cxl_ip"
Info: intel_rtile_cxl_top_cxltyp3_ed: "Generating: rnr_ial_sip_clkgen_pll"
Info: intel_rtile_cxl_top_cxltyp3_ed: "Generating: intel_rtile_cxl_ast"
Info: rtile_cxl_ip: Generating fully constrained parameters
Info: intel_rtile_cxl_top_cxltyp3_ed: "Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_iopll_1931_lsetw4a"
Info: intel_rtile_cxl_top_cxltyp3_ed: Done "intel_rtile_cxl_top_cxltyp3_ed" with 6 modules, 1050 files
Info: Generating the following file(s) for VCSMX simulator in /tmp/alt9347_7096929033990798331.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/sim/ directory:
Info: 	common/vcsmx_files.tcl
Info: Generating the following file(s) for XCELIUM simulator in /tmp/alt9347_7096929033990798331.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/sim/ directory:
Info: 	common/xcelium_files.tcl
Info: Generating the following file(s) for MODELSIM simulator in /tmp/alt9347_7096929033990798331.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/sim/ directory:
Info: 	common/modelsim_files.tcl
Info: Generating the following file(s) for RIVIERA simulator in /tmp/alt9347_7096929033990798331.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/sim/ directory:
Info: 	common/riviera_files.tcl
Info: Generating the following file(s) for VCS simulator in /tmp/alt9347_7096929033990798331.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/sim/ directory:
Info: 	common/vcs_files.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /tmp/alt9347_7096929033990798331.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create simulation model
Info: Starting: Create simulation script
Info: sim-script-gen --system-file=/tmp/alt9347_7096929033990798331.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed.ip --output-directory=/tmp/alt9347_7096929033990798331.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/sim/ --use-relative-paths=true
Info: Generating the following file(s) for VCSMX simulator in /tmp/alt9347_7096929033990798331.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/sim/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for XCELIUM simulator in /tmp/alt9347_7096929033990798331.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/sim/ directory:
Info: 	xcelium/cds.lib
Info: 	xcelium/hdl.var
Info: 	xcelium/xcelium_setup.sh
Info: 	4 .cds.lib files in xcelium/cds_libs/ directory
Info: Generating the following file(s) for MODELSIM simulator in /tmp/alt9347_7096929033990798331.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/sim/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for RIVIERA simulator in /tmp/alt9347_7096929033990798331.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/sim/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: Generating the following file(s) for VCS simulator in /tmp/alt9347_7096929033990798331.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/sim/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /tmp/alt9347_7096929033990798331.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create simulation script
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /tmp/alt9347_7096929033990798331.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed.ip --synthesis=VERILOG --output-directory=/tmp/alt9347_7096929033990798331.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed --family=Agilex --part=AGIB027R29A1E2VR3
Info: intel_rtile_cxl_top_0.rnr_ial_sip_clkgen_pll: Able to implement PLL with user settings
Info: intel_rtile_cxl_top_cxltyp3_ed: "Transforming system: intel_rtile_cxl_top_cxltyp3_ed"
Info: intel_rtile_cxl_top_cxltyp3_ed: "Naming system components in system: intel_rtile_cxl_top_cxltyp3_ed"
Info: intel_rtile_cxl_top_cxltyp3_ed: "Processing generation queue"
Info: intel_rtile_cxl_top_cxltyp3_ed: "Generating: intel_rtile_cxl_top_cxltyp3_ed"
Info: intel_rtile_cxl_top_cxltyp3_ed: "Generating: cxl_ip_top"
Info: rtile_cxl_ip: "Generating: rtile_cxl_ip"
Info: rnr_ial_sip_clkgen_pll: "Generating: rnr_ial_sip_clkgen_pll"
Info: intel_rtile_cxl_top_cxltyp3_ed: "Generating: rtile_cxl_ip"
Info: intel_rtile_cxl_top_cxltyp3_ed: "Generating: rnr_ial_sip_clkgen_pll"
Info: intel_rtile_cxl_top_cxltyp3_ed: "Generating: intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_ast_101_2lhya4y"
Info: intel_rtile_cxl_top_cxltyp3_ed: "Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_iopll_1931_lsetw4a"
Info: intel_rtile_cxl_top_cxltyp3_ed: Done "intel_rtile_cxl_top_cxltyp3_ed" with 6 modules, 617 files
Info: Finished: Create HDL design files for synthesis
