// Seed: 3433018299
module module_0 (
    output tri   id_0,
    input  tri0  id_1,
    input  uwire id_2
);
  wire id_4;
  assign id_0 = 1'b0;
endmodule
module module_1 (
    output wire id_0,
    input uwire id_1,
    input tri0 id_2,
    output tri0 id_3
    , id_7,
    output supply0 id_4,
    output supply0 id_5
);
  module_0(
      id_3, id_1, id_7
  );
  wire id_8;
  assign id_5 = id_7;
  assign id_4 = 1'b0;
  assign id_7 = id_1;
  wire id_9;
  assign id_8 = id_9;
endmodule
