#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Fri Mar 10 14:37:58 2023
# Process ID: 18732
# Current directory: C:/Users/tangx/Desktop/Test_3EG/fake_sensor_0x03C10/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent27984 C:\Users\tangx\Desktop\Test_3EG\fake_sensor_0x03C10\project_1\project_1.xpr
# Log file: C:/Users/tangx/Desktop/Test_3EG/fake_sensor_0x03C10/project_1/vivado.log
# Journal file: C:/Users/tangx/Desktop/Test_3EG/fake_sensor_0x03C10/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/tangx/Desktop/Test_3EG/fake_sensor_0x03C10/project_1/project_1.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/users/tangx/desktop/test_3eg/i2c_slave/component.xml'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/tangx/Desktop/Test_3EG/fake_sensor_0x03C10'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/Users/tangx/Desktop/Test_3EG/fake_sensor_0x03C10' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/Users/tangx/Desktop/Test_3EG/fake_sensor_0x03C10/project_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2020.1/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_i2c_slave_0_0

update_compile_order -fileset sources_1
open_bd_design {C:/Users/tangx/Desktop/Test_3EG/fake_sensor_0x03C10/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:user:i2c_slave:1.0 - i2c_slave_0
Successfully read diagram <design_1> from BD file <C:/Users/tangx/Desktop/Test_3EG/fake_sensor_0x03C10/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd>
delete_bd_objs [get_bd_cells i2c_slave_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:fake_sensor_0x03C10:1.0 fake_sensor_0x03C10_0
endgroup
delete_bd_objs [get_bd_cells fake_sensor_0x03C10_0]
close_bd_design [get_bd_designs design_1]
Wrote  : <C:/Users/tangx/Desktop/Test_3EG/fake_sensor_0x03C10/project_1/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
export_ip_user_files -of_objects  [get_files C:/Users/tangx/Desktop/Test_3EG/fake_sensor_0x03C10/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -reset -force -quiet
remove_files  C:/Users/tangx/Desktop/Test_3EG/fake_sensor_0x03C10/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd
remove_files  C:/Users/tangx/Desktop/Test_3EG/fake_sensor_0x03C10/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd
WARNING: [Vivado 12-818] No files matched 'C:/Users/tangx/Desktop/Test_3EG/fake_sensor_0x03C10/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
exit
INFO: [Common 17-206] Exiting Vivado at Fri Mar 10 14:39:19 2023...
