// Seed: 2143402979
module module_0 (
    input id_0,
    input id_1
);
  assign id_2 = id_0 ? id_2 : 1;
  logic id_3;
  initial begin
    if (1'b0) begin
      id_2 <= #1 id_0;
    end
  end
  type_7(
      id_2, id_2, 1, id_0, 1
  );
  logic id_4;
  logic id_5;
endmodule
