--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml mojo_top.twx mojo_top.ncd -o mojo_top.twr mojo_top.pcf

Design file:              mojo_top.ncd
Physical constraint file: mojo_top.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 128902 paths analyzed, 4023 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  17.312ns.
--------------------------------------------------------------------------------

Paths for end point VGACard/ControlUnit/VRAMMux/addr_13 (SLICE_X4Y21.C6), 5216 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.688ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGACard/ControlUnit/CursorReg/cursor_y_2 (FF)
  Destination:          VGACard/ControlUnit/VRAMMux/addr_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.245ns (Levels of Logic = 8)
  Clock Path Skew:      -0.032ns (0.325 - 0.357)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: VGACard/ControlUnit/CursorReg/cursor_y_2 to VGACard/ControlUnit/VRAMMux/addr_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y29.CQ       Tcko                  0.476   VGACard/ControlUnit/CursorReg/cursor_y<2>
                                                       VGACard/ControlUnit/CursorReg/cursor_y_2
    DSP48_X0Y6.D2        net (fanout=11)       1.316   VGACard/ControlUnit/CursorReg/cursor_y<2>
    DSP48_X0Y6.P8        Tdspdo_D_P            7.376   VGACard/ScreenUnit/ScreenController/VRAMRead/Maddsub_BUS_0004_PWR_25_o_MuLt_16_OUT1
                                                       VGACard/ScreenUnit/ScreenController/VRAMRead/Maddsub_BUS_0004_PWR_25_o_MuLt_16_OUT1
    SLICE_X2Y21.B1       net (fanout=15)       1.910   VGACard/ScreenUnit/ScreenController/VRAMRead/BUS_0005_PWR_25_o_mod_18/Madd_a[14]_b[12]_add_27_OUT_Madd_cy<8>
    SLICE_X2Y21.B        Tilo                  0.235   VGACard/ScreenUnit/ScreenController/VRAMRead/BUS_0005_PWR_25_o_mod_18/Madd_a[14]_GND_43_o_add_29_OUT_Madd_lut<10>
                                                       VGACard/ScreenUnit/ScreenController/VRAMRead/BUS_0005_PWR_25_o_mod_18/BUS_0014_INV_387_o2
    SLICE_X2Y20.A2       net (fanout=13)       0.732   VGACard/ScreenUnit/ScreenController/VRAMRead/BUS_0005_PWR_25_o_mod_18/BUS_0014_INV_387_o1
    SLICE_X2Y20.A        Tilo                  0.235   VGACard/ScreenUnit/ScreenController/VRAMRead/BUS_0005_PWR_25_o_mod_18/Mmux_a[0]_a[14]_MUX_1087_o121
                                                       VGACard/ScreenUnit/ScreenController/VRAMRead/BUS_0005_PWR_25_o_mod_18/Mmux_a[0]_a[14]_MUX_1072_o121
    SLICE_X3Y22.B1       net (fanout=10)       0.782   VGACard/ScreenUnit/ScreenController/VRAMRead/BUS_0005_PWR_25_o_mod_18/a[11]_a[14]_MUX_1061_o
    SLICE_X3Y22.B        Tilo                  0.259   VGACard/ScreenUnit/ScreenController/VRAMRead/BUS_0005_PWR_25_o_mod_18/a[12]_a[14]_MUX_1060_o
                                                       VGACard/ScreenUnit/ScreenController/VRAMRead/BUS_0005_PWR_25_o_mod_18/BUS_0015_INV_403_o11
    SLICE_X3Y22.C4       net (fanout=10)       0.344   VGACard/ScreenUnit/ScreenController/VRAMRead/BUS_0005_PWR_25_o_mod_18/BUS_0015_INV_403_o
    SLICE_X3Y22.C        Tilo                  0.259   VGACard/ScreenUnit/ScreenController/VRAMRead/BUS_0005_PWR_25_o_mod_18/a[12]_a[14]_MUX_1060_o
                                                       VGACard/ScreenUnit/ScreenController/VRAMRead/BUS_0005_PWR_25_o_mod_18/Madd_a[14]_GND_43_o_add_31_OUT_Madd_Madd_cy<8>11
    SLICE_X4Y22.A1       net (fanout=6)        1.012   VGACard/ScreenUnit/ScreenController/VRAMRead/BUS_0005_PWR_25_o_mod_18/Madd_a[14]_GND_43_o_add_31_OUT_Madd_Madd_cy<8>
    SLICE_X4Y22.A        Tilo                  0.254   VGACard/ControlUnit/VRAMMux/Mmux_state[1]_X_23_o_wide_mux_19_OUT55
                                                       VGACard/ScreenUnit/ScreenController/VRAMRead/BUS_0005_PWR_25_o_mod_18/BUS_0016_INV_419_o15
    SLICE_X4Y22.C1       net (fanout=8)        0.572   VGACard/ScreenUnit/ScreenController/VRAMRead/BUS_0005_PWR_25_o_mod_18/BUS_0016_INV_419_o
    SLICE_X4Y22.C        Tilo                  0.255   VGACard/ControlUnit/VRAMMux/Mmux_state[1]_X_23_o_wide_mux_19_OUT55
                                                       VGACard/ControlUnit/VRAMMux/Mmux_state[1]_X_23_o_wide_mux_19_OUT55
    SLICE_X4Y21.C6       net (fanout=1)        0.889   VGACard/ControlUnit/VRAMMux/Mmux_state[1]_X_23_o_wide_mux_19_OUT54
    SLICE_X4Y21.CLK      Tas                   0.339   VGACard/ControlUnit/VRAMMux/addr<13>
                                                       VGACard/ControlUnit/VRAMMux/Mmux_state[1]_X_23_o_wide_mux_19_OUT57
                                                       VGACard/ControlUnit/VRAMMux/addr_13
    -------------------------------------------------  ---------------------------
    Total                                     17.245ns (9.688ns logic, 7.557ns route)
                                                       (56.2% logic, 43.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.764ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGACard/ControlUnit/CursorReg/cursor_y_2 (FF)
  Destination:          VGACard/ControlUnit/VRAMMux/addr_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.169ns (Levels of Logic = 8)
  Clock Path Skew:      -0.032ns (0.325 - 0.357)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: VGACard/ControlUnit/CursorReg/cursor_y_2 to VGACard/ControlUnit/VRAMMux/addr_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y29.CQ       Tcko                  0.476   VGACard/ControlUnit/CursorReg/cursor_y<2>
                                                       VGACard/ControlUnit/CursorReg/cursor_y_2
    DSP48_X0Y6.D2        net (fanout=11)       1.316   VGACard/ControlUnit/CursorReg/cursor_y<2>
    DSP48_X0Y6.P8        Tdspdo_D_P            7.376   VGACard/ScreenUnit/ScreenController/VRAMRead/Maddsub_BUS_0004_PWR_25_o_MuLt_16_OUT1
                                                       VGACard/ScreenUnit/ScreenController/VRAMRead/Maddsub_BUS_0004_PWR_25_o_MuLt_16_OUT1
    SLICE_X2Y21.B1       net (fanout=15)       1.910   VGACard/ScreenUnit/ScreenController/VRAMRead/BUS_0005_PWR_25_o_mod_18/Madd_a[14]_b[12]_add_27_OUT_Madd_cy<8>
    SLICE_X2Y21.B        Tilo                  0.235   VGACard/ScreenUnit/ScreenController/VRAMRead/BUS_0005_PWR_25_o_mod_18/Madd_a[14]_GND_43_o_add_29_OUT_Madd_lut<10>
                                                       VGACard/ScreenUnit/ScreenController/VRAMRead/BUS_0005_PWR_25_o_mod_18/BUS_0014_INV_387_o2
    SLICE_X2Y20.D1       net (fanout=13)       0.784   VGACard/ScreenUnit/ScreenController/VRAMRead/BUS_0005_PWR_25_o_mod_18/BUS_0014_INV_387_o1
    SLICE_X2Y20.D        Tilo                  0.235   VGACard/ScreenUnit/ScreenController/VRAMRead/BUS_0005_PWR_25_o_mod_18/Mmux_a[0]_a[14]_MUX_1087_o121
                                                       VGACard/ScreenUnit/ScreenController/VRAMRead/BUS_0005_PWR_25_o_mod_18/Mmux_a[0]_a[14]_MUX_1087_o1211
    SLICE_X3Y22.B5       net (fanout=10)       0.654   VGACard/ScreenUnit/ScreenController/VRAMRead/BUS_0005_PWR_25_o_mod_18/Mmux_a[0]_a[14]_MUX_1087_o121
    SLICE_X3Y22.B        Tilo                  0.259   VGACard/ScreenUnit/ScreenController/VRAMRead/BUS_0005_PWR_25_o_mod_18/a[12]_a[14]_MUX_1060_o
                                                       VGACard/ScreenUnit/ScreenController/VRAMRead/BUS_0005_PWR_25_o_mod_18/BUS_0015_INV_403_o11
    SLICE_X3Y22.C4       net (fanout=10)       0.344   VGACard/ScreenUnit/ScreenController/VRAMRead/BUS_0005_PWR_25_o_mod_18/BUS_0015_INV_403_o
    SLICE_X3Y22.C        Tilo                  0.259   VGACard/ScreenUnit/ScreenController/VRAMRead/BUS_0005_PWR_25_o_mod_18/a[12]_a[14]_MUX_1060_o
                                                       VGACard/ScreenUnit/ScreenController/VRAMRead/BUS_0005_PWR_25_o_mod_18/Madd_a[14]_GND_43_o_add_31_OUT_Madd_Madd_cy<8>11
    SLICE_X4Y22.A1       net (fanout=6)        1.012   VGACard/ScreenUnit/ScreenController/VRAMRead/BUS_0005_PWR_25_o_mod_18/Madd_a[14]_GND_43_o_add_31_OUT_Madd_Madd_cy<8>
    SLICE_X4Y22.A        Tilo                  0.254   VGACard/ControlUnit/VRAMMux/Mmux_state[1]_X_23_o_wide_mux_19_OUT55
                                                       VGACard/ScreenUnit/ScreenController/VRAMRead/BUS_0005_PWR_25_o_mod_18/BUS_0016_INV_419_o15
    SLICE_X4Y22.C1       net (fanout=8)        0.572   VGACard/ScreenUnit/ScreenController/VRAMRead/BUS_0005_PWR_25_o_mod_18/BUS_0016_INV_419_o
    SLICE_X4Y22.C        Tilo                  0.255   VGACard/ControlUnit/VRAMMux/Mmux_state[1]_X_23_o_wide_mux_19_OUT55
                                                       VGACard/ControlUnit/VRAMMux/Mmux_state[1]_X_23_o_wide_mux_19_OUT55
    SLICE_X4Y21.C6       net (fanout=1)        0.889   VGACard/ControlUnit/VRAMMux/Mmux_state[1]_X_23_o_wide_mux_19_OUT54
    SLICE_X4Y21.CLK      Tas                   0.339   VGACard/ControlUnit/VRAMMux/addr<13>
                                                       VGACard/ControlUnit/VRAMMux/Mmux_state[1]_X_23_o_wide_mux_19_OUT57
                                                       VGACard/ControlUnit/VRAMMux/addr_13
    -------------------------------------------------  ---------------------------
    Total                                     17.169ns (9.688ns logic, 7.481ns route)
                                                       (56.4% logic, 43.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.795ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGACard/ControlUnit/CursorReg/cursor_y_2 (FF)
  Destination:          VGACard/ControlUnit/VRAMMux/addr_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.138ns (Levels of Logic = 8)
  Clock Path Skew:      -0.032ns (0.325 - 0.357)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: VGACard/ControlUnit/CursorReg/cursor_y_2 to VGACard/ControlUnit/VRAMMux/addr_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y29.CQ       Tcko                  0.476   VGACard/ControlUnit/CursorReg/cursor_y<2>
                                                       VGACard/ControlUnit/CursorReg/cursor_y_2
    DSP48_X0Y6.D2        net (fanout=11)       1.316   VGACard/ControlUnit/CursorReg/cursor_y<2>
    DSP48_X0Y6.P8        Tdspdo_D_P            7.376   VGACard/ScreenUnit/ScreenController/VRAMRead/Maddsub_BUS_0004_PWR_25_o_MuLt_16_OUT1
                                                       VGACard/ScreenUnit/ScreenController/VRAMRead/Maddsub_BUS_0004_PWR_25_o_MuLt_16_OUT1
    SLICE_X2Y21.B1       net (fanout=15)       1.910   VGACard/ScreenUnit/ScreenController/VRAMRead/BUS_0005_PWR_25_o_mod_18/Madd_a[14]_b[12]_add_27_OUT_Madd_cy<8>
    SLICE_X2Y21.B        Tilo                  0.235   VGACard/ScreenUnit/ScreenController/VRAMRead/BUS_0005_PWR_25_o_mod_18/Madd_a[14]_GND_43_o_add_29_OUT_Madd_lut<10>
                                                       VGACard/ScreenUnit/ScreenController/VRAMRead/BUS_0005_PWR_25_o_mod_18/BUS_0014_INV_387_o2
    SLICE_X2Y20.A2       net (fanout=13)       0.732   VGACard/ScreenUnit/ScreenController/VRAMRead/BUS_0005_PWR_25_o_mod_18/BUS_0014_INV_387_o1
    SLICE_X2Y20.A        Tilo                  0.235   VGACard/ScreenUnit/ScreenController/VRAMRead/BUS_0005_PWR_25_o_mod_18/Mmux_a[0]_a[14]_MUX_1087_o121
                                                       VGACard/ScreenUnit/ScreenController/VRAMRead/BUS_0005_PWR_25_o_mod_18/Mmux_a[0]_a[14]_MUX_1072_o121
    SLICE_X3Y22.B1       net (fanout=10)       0.782   VGACard/ScreenUnit/ScreenController/VRAMRead/BUS_0005_PWR_25_o_mod_18/a[11]_a[14]_MUX_1061_o
    SLICE_X3Y22.B        Tilo                  0.259   VGACard/ScreenUnit/ScreenController/VRAMRead/BUS_0005_PWR_25_o_mod_18/a[12]_a[14]_MUX_1060_o
                                                       VGACard/ScreenUnit/ScreenController/VRAMRead/BUS_0005_PWR_25_o_mod_18/BUS_0015_INV_403_o11
    SLICE_X5Y22.B5       net (fanout=10)       0.704   VGACard/ScreenUnit/ScreenController/VRAMRead/BUS_0005_PWR_25_o_mod_18/BUS_0015_INV_403_o
    SLICE_X5Y22.B        Tilo                  0.259   N130
                                                       VGACard/ScreenUnit/ScreenController/VRAMRead/BUS_0005_PWR_25_o_mod_18/Mmux_a[0]_a[14]_MUX_1087_o1121
    SLICE_X4Y22.A2       net (fanout=7)        0.545   VGACard/ScreenUnit/ScreenController/VRAMRead/BUS_0005_PWR_25_o_mod_18/Madd_a[14]_GND_43_o_add_31_OUT_Madd_Madd_lut<9>
    SLICE_X4Y22.A        Tilo                  0.254   VGACard/ControlUnit/VRAMMux/Mmux_state[1]_X_23_o_wide_mux_19_OUT55
                                                       VGACard/ScreenUnit/ScreenController/VRAMRead/BUS_0005_PWR_25_o_mod_18/BUS_0016_INV_419_o15
    SLICE_X4Y22.C1       net (fanout=8)        0.572   VGACard/ScreenUnit/ScreenController/VRAMRead/BUS_0005_PWR_25_o_mod_18/BUS_0016_INV_419_o
    SLICE_X4Y22.C        Tilo                  0.255   VGACard/ControlUnit/VRAMMux/Mmux_state[1]_X_23_o_wide_mux_19_OUT55
                                                       VGACard/ControlUnit/VRAMMux/Mmux_state[1]_X_23_o_wide_mux_19_OUT55
    SLICE_X4Y21.C6       net (fanout=1)        0.889   VGACard/ControlUnit/VRAMMux/Mmux_state[1]_X_23_o_wide_mux_19_OUT54
    SLICE_X4Y21.CLK      Tas                   0.339   VGACard/ControlUnit/VRAMMux/addr<13>
                                                       VGACard/ControlUnit/VRAMMux/Mmux_state[1]_X_23_o_wide_mux_19_OUT57
                                                       VGACard/ControlUnit/VRAMMux/addr_13
    -------------------------------------------------  ---------------------------
    Total                                     17.138ns (9.688ns logic, 7.450ns route)
                                                       (56.5% logic, 43.5% route)

--------------------------------------------------------------------------------

Paths for end point VGACard/ControlUnit/VRAMMux/addr_10 (SLICE_X6Y22.C4), 4915 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.986ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGACard/ControlUnit/CursorReg/cursor_y_2 (FF)
  Destination:          VGACard/ControlUnit/VRAMMux/addr_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.944ns (Levels of Logic = 8)
  Clock Path Skew:      -0.035ns (0.322 - 0.357)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: VGACard/ControlUnit/CursorReg/cursor_y_2 to VGACard/ControlUnit/VRAMMux/addr_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y29.CQ       Tcko                  0.476   VGACard/ControlUnit/CursorReg/cursor_y<2>
                                                       VGACard/ControlUnit/CursorReg/cursor_y_2
    DSP48_X0Y6.D2        net (fanout=11)       1.316   VGACard/ControlUnit/CursorReg/cursor_y<2>
    DSP48_X0Y6.P8        Tdspdo_D_P            7.376   VGACard/ScreenUnit/ScreenController/VRAMRead/Maddsub_BUS_0004_PWR_25_o_MuLt_16_OUT1
                                                       VGACard/ScreenUnit/ScreenController/VRAMRead/Maddsub_BUS_0004_PWR_25_o_MuLt_16_OUT1
    SLICE_X2Y21.B1       net (fanout=15)       1.910   VGACard/ScreenUnit/ScreenController/VRAMRead/BUS_0005_PWR_25_o_mod_18/Madd_a[14]_b[12]_add_27_OUT_Madd_cy<8>
    SLICE_X2Y21.B        Tilo                  0.235   VGACard/ScreenUnit/ScreenController/VRAMRead/BUS_0005_PWR_25_o_mod_18/Madd_a[14]_GND_43_o_add_29_OUT_Madd_lut<10>
                                                       VGACard/ScreenUnit/ScreenController/VRAMRead/BUS_0005_PWR_25_o_mod_18/BUS_0014_INV_387_o2
    SLICE_X2Y20.A2       net (fanout=13)       0.732   VGACard/ScreenUnit/ScreenController/VRAMRead/BUS_0005_PWR_25_o_mod_18/BUS_0014_INV_387_o1
    SLICE_X2Y20.A        Tilo                  0.235   VGACard/ScreenUnit/ScreenController/VRAMRead/BUS_0005_PWR_25_o_mod_18/Mmux_a[0]_a[14]_MUX_1087_o121
                                                       VGACard/ScreenUnit/ScreenController/VRAMRead/BUS_0005_PWR_25_o_mod_18/Mmux_a[0]_a[14]_MUX_1072_o121
    SLICE_X3Y22.B1       net (fanout=10)       0.782   VGACard/ScreenUnit/ScreenController/VRAMRead/BUS_0005_PWR_25_o_mod_18/a[11]_a[14]_MUX_1061_o
    SLICE_X3Y22.B        Tilo                  0.259   VGACard/ScreenUnit/ScreenController/VRAMRead/BUS_0005_PWR_25_o_mod_18/a[12]_a[14]_MUX_1060_o
                                                       VGACard/ScreenUnit/ScreenController/VRAMRead/BUS_0005_PWR_25_o_mod_18/BUS_0015_INV_403_o11
    SLICE_X3Y22.C4       net (fanout=10)       0.344   VGACard/ScreenUnit/ScreenController/VRAMRead/BUS_0005_PWR_25_o_mod_18/BUS_0015_INV_403_o
    SLICE_X3Y22.C        Tilo                  0.259   VGACard/ScreenUnit/ScreenController/VRAMRead/BUS_0005_PWR_25_o_mod_18/a[12]_a[14]_MUX_1060_o
                                                       VGACard/ScreenUnit/ScreenController/VRAMRead/BUS_0005_PWR_25_o_mod_18/Madd_a[14]_GND_43_o_add_31_OUT_Madd_Madd_cy<8>11
    SLICE_X4Y22.A1       net (fanout=6)        1.012   VGACard/ScreenUnit/ScreenController/VRAMRead/BUS_0005_PWR_25_o_mod_18/Madd_a[14]_GND_43_o_add_31_OUT_Madd_Madd_cy<8>
    SLICE_X4Y22.A        Tilo                  0.254   VGACard/ControlUnit/VRAMMux/Mmux_state[1]_X_23_o_wide_mux_19_OUT55
                                                       VGACard/ScreenUnit/ScreenController/VRAMRead/BUS_0005_PWR_25_o_mod_18/BUS_0016_INV_419_o15
    SLICE_X4Y21.B4       net (fanout=8)        0.525   VGACard/ScreenUnit/ScreenController/VRAMRead/BUS_0005_PWR_25_o_mod_18/BUS_0016_INV_419_o
    SLICE_X4Y21.B        Tilo                  0.254   VGACard/ControlUnit/VRAMMux/addr<13>
                                                       VGACard/ScreenUnit/ScreenController/VRAMRead/Madd_c_addr_cy<9>111
    SLICE_X6Y22.C4       net (fanout=4)        0.626   VGACard/ScreenUnit/ScreenController/VRAMRead/Madd_c_addr_cy<9>
    SLICE_X6Y22.CLK      Tas                   0.349   VGACard/ControlUnit/VRAMMux/addr<11>
                                                       VGACard/ControlUnit/VRAMMux/Mmux_state[1]_X_23_o_wide_mux_19_OUT2
                                                       VGACard/ControlUnit/VRAMMux/addr_10
    -------------------------------------------------  ---------------------------
    Total                                     16.944ns (9.697ns logic, 7.247ns route)
                                                       (57.2% logic, 42.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.062ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGACard/ControlUnit/CursorReg/cursor_y_2 (FF)
  Destination:          VGACard/ControlUnit/VRAMMux/addr_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.868ns (Levels of Logic = 8)
  Clock Path Skew:      -0.035ns (0.322 - 0.357)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: VGACard/ControlUnit/CursorReg/cursor_y_2 to VGACard/ControlUnit/VRAMMux/addr_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y29.CQ       Tcko                  0.476   VGACard/ControlUnit/CursorReg/cursor_y<2>
                                                       VGACard/ControlUnit/CursorReg/cursor_y_2
    DSP48_X0Y6.D2        net (fanout=11)       1.316   VGACard/ControlUnit/CursorReg/cursor_y<2>
    DSP48_X0Y6.P8        Tdspdo_D_P            7.376   VGACard/ScreenUnit/ScreenController/VRAMRead/Maddsub_BUS_0004_PWR_25_o_MuLt_16_OUT1
                                                       VGACard/ScreenUnit/ScreenController/VRAMRead/Maddsub_BUS_0004_PWR_25_o_MuLt_16_OUT1
    SLICE_X2Y21.B1       net (fanout=15)       1.910   VGACard/ScreenUnit/ScreenController/VRAMRead/BUS_0005_PWR_25_o_mod_18/Madd_a[14]_b[12]_add_27_OUT_Madd_cy<8>
    SLICE_X2Y21.B        Tilo                  0.235   VGACard/ScreenUnit/ScreenController/VRAMRead/BUS_0005_PWR_25_o_mod_18/Madd_a[14]_GND_43_o_add_29_OUT_Madd_lut<10>
                                                       VGACard/ScreenUnit/ScreenController/VRAMRead/BUS_0005_PWR_25_o_mod_18/BUS_0014_INV_387_o2
    SLICE_X2Y20.D1       net (fanout=13)       0.784   VGACard/ScreenUnit/ScreenController/VRAMRead/BUS_0005_PWR_25_o_mod_18/BUS_0014_INV_387_o1
    SLICE_X2Y20.D        Tilo                  0.235   VGACard/ScreenUnit/ScreenController/VRAMRead/BUS_0005_PWR_25_o_mod_18/Mmux_a[0]_a[14]_MUX_1087_o121
                                                       VGACard/ScreenUnit/ScreenController/VRAMRead/BUS_0005_PWR_25_o_mod_18/Mmux_a[0]_a[14]_MUX_1087_o1211
    SLICE_X3Y22.B5       net (fanout=10)       0.654   VGACard/ScreenUnit/ScreenController/VRAMRead/BUS_0005_PWR_25_o_mod_18/Mmux_a[0]_a[14]_MUX_1087_o121
    SLICE_X3Y22.B        Tilo                  0.259   VGACard/ScreenUnit/ScreenController/VRAMRead/BUS_0005_PWR_25_o_mod_18/a[12]_a[14]_MUX_1060_o
                                                       VGACard/ScreenUnit/ScreenController/VRAMRead/BUS_0005_PWR_25_o_mod_18/BUS_0015_INV_403_o11
    SLICE_X3Y22.C4       net (fanout=10)       0.344   VGACard/ScreenUnit/ScreenController/VRAMRead/BUS_0005_PWR_25_o_mod_18/BUS_0015_INV_403_o
    SLICE_X3Y22.C        Tilo                  0.259   VGACard/ScreenUnit/ScreenController/VRAMRead/BUS_0005_PWR_25_o_mod_18/a[12]_a[14]_MUX_1060_o
                                                       VGACard/ScreenUnit/ScreenController/VRAMRead/BUS_0005_PWR_25_o_mod_18/Madd_a[14]_GND_43_o_add_31_OUT_Madd_Madd_cy<8>11
    SLICE_X4Y22.A1       net (fanout=6)        1.012   VGACard/ScreenUnit/ScreenController/VRAMRead/BUS_0005_PWR_25_o_mod_18/Madd_a[14]_GND_43_o_add_31_OUT_Madd_Madd_cy<8>
    SLICE_X4Y22.A        Tilo                  0.254   VGACard/ControlUnit/VRAMMux/Mmux_state[1]_X_23_o_wide_mux_19_OUT55
                                                       VGACard/ScreenUnit/ScreenController/VRAMRead/BUS_0005_PWR_25_o_mod_18/BUS_0016_INV_419_o15
    SLICE_X4Y21.B4       net (fanout=8)        0.525   VGACard/ScreenUnit/ScreenController/VRAMRead/BUS_0005_PWR_25_o_mod_18/BUS_0016_INV_419_o
    SLICE_X4Y21.B        Tilo                  0.254   VGACard/ControlUnit/VRAMMux/addr<13>
                                                       VGACard/ScreenUnit/ScreenController/VRAMRead/Madd_c_addr_cy<9>111
    SLICE_X6Y22.C4       net (fanout=4)        0.626   VGACard/ScreenUnit/ScreenController/VRAMRead/Madd_c_addr_cy<9>
    SLICE_X6Y22.CLK      Tas                   0.349   VGACard/ControlUnit/VRAMMux/addr<11>
                                                       VGACard/ControlUnit/VRAMMux/Mmux_state[1]_X_23_o_wide_mux_19_OUT2
                                                       VGACard/ControlUnit/VRAMMux/addr_10
    -------------------------------------------------  ---------------------------
    Total                                     16.868ns (9.697ns logic, 7.171ns route)
                                                       (57.5% logic, 42.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.093ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGACard/ControlUnit/CursorReg/cursor_y_2 (FF)
  Destination:          VGACard/ControlUnit/VRAMMux/addr_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.837ns (Levels of Logic = 8)
  Clock Path Skew:      -0.035ns (0.322 - 0.357)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: VGACard/ControlUnit/CursorReg/cursor_y_2 to VGACard/ControlUnit/VRAMMux/addr_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y29.CQ       Tcko                  0.476   VGACard/ControlUnit/CursorReg/cursor_y<2>
                                                       VGACard/ControlUnit/CursorReg/cursor_y_2
    DSP48_X0Y6.D2        net (fanout=11)       1.316   VGACard/ControlUnit/CursorReg/cursor_y<2>
    DSP48_X0Y6.P8        Tdspdo_D_P            7.376   VGACard/ScreenUnit/ScreenController/VRAMRead/Maddsub_BUS_0004_PWR_25_o_MuLt_16_OUT1
                                                       VGACard/ScreenUnit/ScreenController/VRAMRead/Maddsub_BUS_0004_PWR_25_o_MuLt_16_OUT1
    SLICE_X2Y21.B1       net (fanout=15)       1.910   VGACard/ScreenUnit/ScreenController/VRAMRead/BUS_0005_PWR_25_o_mod_18/Madd_a[14]_b[12]_add_27_OUT_Madd_cy<8>
    SLICE_X2Y21.B        Tilo                  0.235   VGACard/ScreenUnit/ScreenController/VRAMRead/BUS_0005_PWR_25_o_mod_18/Madd_a[14]_GND_43_o_add_29_OUT_Madd_lut<10>
                                                       VGACard/ScreenUnit/ScreenController/VRAMRead/BUS_0005_PWR_25_o_mod_18/BUS_0014_INV_387_o2
    SLICE_X2Y20.A2       net (fanout=13)       0.732   VGACard/ScreenUnit/ScreenController/VRAMRead/BUS_0005_PWR_25_o_mod_18/BUS_0014_INV_387_o1
    SLICE_X2Y20.A        Tilo                  0.235   VGACard/ScreenUnit/ScreenController/VRAMRead/BUS_0005_PWR_25_o_mod_18/Mmux_a[0]_a[14]_MUX_1087_o121
                                                       VGACard/ScreenUnit/ScreenController/VRAMRead/BUS_0005_PWR_25_o_mod_18/Mmux_a[0]_a[14]_MUX_1072_o121
    SLICE_X3Y22.B1       net (fanout=10)       0.782   VGACard/ScreenUnit/ScreenController/VRAMRead/BUS_0005_PWR_25_o_mod_18/a[11]_a[14]_MUX_1061_o
    SLICE_X3Y22.B        Tilo                  0.259   VGACard/ScreenUnit/ScreenController/VRAMRead/BUS_0005_PWR_25_o_mod_18/a[12]_a[14]_MUX_1060_o
                                                       VGACard/ScreenUnit/ScreenController/VRAMRead/BUS_0005_PWR_25_o_mod_18/BUS_0015_INV_403_o11
    SLICE_X5Y22.B5       net (fanout=10)       0.704   VGACard/ScreenUnit/ScreenController/VRAMRead/BUS_0005_PWR_25_o_mod_18/BUS_0015_INV_403_o
    SLICE_X5Y22.B        Tilo                  0.259   N130
                                                       VGACard/ScreenUnit/ScreenController/VRAMRead/BUS_0005_PWR_25_o_mod_18/Mmux_a[0]_a[14]_MUX_1087_o1121
    SLICE_X4Y22.A2       net (fanout=7)        0.545   VGACard/ScreenUnit/ScreenController/VRAMRead/BUS_0005_PWR_25_o_mod_18/Madd_a[14]_GND_43_o_add_31_OUT_Madd_Madd_lut<9>
    SLICE_X4Y22.A        Tilo                  0.254   VGACard/ControlUnit/VRAMMux/Mmux_state[1]_X_23_o_wide_mux_19_OUT55
                                                       VGACard/ScreenUnit/ScreenController/VRAMRead/BUS_0005_PWR_25_o_mod_18/BUS_0016_INV_419_o15
    SLICE_X4Y21.B4       net (fanout=8)        0.525   VGACard/ScreenUnit/ScreenController/VRAMRead/BUS_0005_PWR_25_o_mod_18/BUS_0016_INV_419_o
    SLICE_X4Y21.B        Tilo                  0.254   VGACard/ControlUnit/VRAMMux/addr<13>
                                                       VGACard/ScreenUnit/ScreenController/VRAMRead/Madd_c_addr_cy<9>111
    SLICE_X6Y22.C4       net (fanout=4)        0.626   VGACard/ScreenUnit/ScreenController/VRAMRead/Madd_c_addr_cy<9>
    SLICE_X6Y22.CLK      Tas                   0.349   VGACard/ControlUnit/VRAMMux/addr<11>
                                                       VGACard/ControlUnit/VRAMMux/Mmux_state[1]_X_23_o_wide_mux_19_OUT2
                                                       VGACard/ControlUnit/VRAMMux/addr_10
    -------------------------------------------------  ---------------------------
    Total                                     16.837ns (9.697ns logic, 7.140ns route)
                                                       (57.6% logic, 42.4% route)

--------------------------------------------------------------------------------

Paths for end point VGACard/ControlUnit/VRAMMux/addr_11 (SLICE_X6Y22.D4), 4915 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.075ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGACard/ControlUnit/CursorReg/cursor_y_2 (FF)
  Destination:          VGACard/ControlUnit/VRAMMux/addr_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.855ns (Levels of Logic = 8)
  Clock Path Skew:      -0.035ns (0.322 - 0.357)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: VGACard/ControlUnit/CursorReg/cursor_y_2 to VGACard/ControlUnit/VRAMMux/addr_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y29.CQ       Tcko                  0.476   VGACard/ControlUnit/CursorReg/cursor_y<2>
                                                       VGACard/ControlUnit/CursorReg/cursor_y_2
    DSP48_X0Y6.D2        net (fanout=11)       1.316   VGACard/ControlUnit/CursorReg/cursor_y<2>
    DSP48_X0Y6.P8        Tdspdo_D_P            7.376   VGACard/ScreenUnit/ScreenController/VRAMRead/Maddsub_BUS_0004_PWR_25_o_MuLt_16_OUT1
                                                       VGACard/ScreenUnit/ScreenController/VRAMRead/Maddsub_BUS_0004_PWR_25_o_MuLt_16_OUT1
    SLICE_X2Y21.B1       net (fanout=15)       1.910   VGACard/ScreenUnit/ScreenController/VRAMRead/BUS_0005_PWR_25_o_mod_18/Madd_a[14]_b[12]_add_27_OUT_Madd_cy<8>
    SLICE_X2Y21.B        Tilo                  0.235   VGACard/ScreenUnit/ScreenController/VRAMRead/BUS_0005_PWR_25_o_mod_18/Madd_a[14]_GND_43_o_add_29_OUT_Madd_lut<10>
                                                       VGACard/ScreenUnit/ScreenController/VRAMRead/BUS_0005_PWR_25_o_mod_18/BUS_0014_INV_387_o2
    SLICE_X2Y20.A2       net (fanout=13)       0.732   VGACard/ScreenUnit/ScreenController/VRAMRead/BUS_0005_PWR_25_o_mod_18/BUS_0014_INV_387_o1
    SLICE_X2Y20.A        Tilo                  0.235   VGACard/ScreenUnit/ScreenController/VRAMRead/BUS_0005_PWR_25_o_mod_18/Mmux_a[0]_a[14]_MUX_1087_o121
                                                       VGACard/ScreenUnit/ScreenController/VRAMRead/BUS_0005_PWR_25_o_mod_18/Mmux_a[0]_a[14]_MUX_1072_o121
    SLICE_X3Y22.B1       net (fanout=10)       0.782   VGACard/ScreenUnit/ScreenController/VRAMRead/BUS_0005_PWR_25_o_mod_18/a[11]_a[14]_MUX_1061_o
    SLICE_X3Y22.B        Tilo                  0.259   VGACard/ScreenUnit/ScreenController/VRAMRead/BUS_0005_PWR_25_o_mod_18/a[12]_a[14]_MUX_1060_o
                                                       VGACard/ScreenUnit/ScreenController/VRAMRead/BUS_0005_PWR_25_o_mod_18/BUS_0015_INV_403_o11
    SLICE_X3Y22.C4       net (fanout=10)       0.344   VGACard/ScreenUnit/ScreenController/VRAMRead/BUS_0005_PWR_25_o_mod_18/BUS_0015_INV_403_o
    SLICE_X3Y22.C        Tilo                  0.259   VGACard/ScreenUnit/ScreenController/VRAMRead/BUS_0005_PWR_25_o_mod_18/a[12]_a[14]_MUX_1060_o
                                                       VGACard/ScreenUnit/ScreenController/VRAMRead/BUS_0005_PWR_25_o_mod_18/Madd_a[14]_GND_43_o_add_31_OUT_Madd_Madd_cy<8>11
    SLICE_X4Y22.A1       net (fanout=6)        1.012   VGACard/ScreenUnit/ScreenController/VRAMRead/BUS_0005_PWR_25_o_mod_18/Madd_a[14]_GND_43_o_add_31_OUT_Madd_Madd_cy<8>
    SLICE_X4Y22.A        Tilo                  0.254   VGACard/ControlUnit/VRAMMux/Mmux_state[1]_X_23_o_wide_mux_19_OUT55
                                                       VGACard/ScreenUnit/ScreenController/VRAMRead/BUS_0005_PWR_25_o_mod_18/BUS_0016_INV_419_o15
    SLICE_X4Y21.B4       net (fanout=8)        0.525   VGACard/ScreenUnit/ScreenController/VRAMRead/BUS_0005_PWR_25_o_mod_18/BUS_0016_INV_419_o
    SLICE_X4Y21.B        Tilo                  0.254   VGACard/ControlUnit/VRAMMux/addr<13>
                                                       VGACard/ScreenUnit/ScreenController/VRAMRead/Madd_c_addr_cy<9>111
    SLICE_X6Y22.D4       net (fanout=4)        0.537   VGACard/ScreenUnit/ScreenController/VRAMRead/Madd_c_addr_cy<9>
    SLICE_X6Y22.CLK      Tas                   0.349   VGACard/ControlUnit/VRAMMux/addr<11>
                                                       VGACard/ControlUnit/VRAMMux/Mmux_state[1]_X_23_o_wide_mux_19_OUT34
                                                       VGACard/ControlUnit/VRAMMux/addr_11
    -------------------------------------------------  ---------------------------
    Total                                     16.855ns (9.697ns logic, 7.158ns route)
                                                       (57.5% logic, 42.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.151ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGACard/ControlUnit/CursorReg/cursor_y_2 (FF)
  Destination:          VGACard/ControlUnit/VRAMMux/addr_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.779ns (Levels of Logic = 8)
  Clock Path Skew:      -0.035ns (0.322 - 0.357)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: VGACard/ControlUnit/CursorReg/cursor_y_2 to VGACard/ControlUnit/VRAMMux/addr_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y29.CQ       Tcko                  0.476   VGACard/ControlUnit/CursorReg/cursor_y<2>
                                                       VGACard/ControlUnit/CursorReg/cursor_y_2
    DSP48_X0Y6.D2        net (fanout=11)       1.316   VGACard/ControlUnit/CursorReg/cursor_y<2>
    DSP48_X0Y6.P8        Tdspdo_D_P            7.376   VGACard/ScreenUnit/ScreenController/VRAMRead/Maddsub_BUS_0004_PWR_25_o_MuLt_16_OUT1
                                                       VGACard/ScreenUnit/ScreenController/VRAMRead/Maddsub_BUS_0004_PWR_25_o_MuLt_16_OUT1
    SLICE_X2Y21.B1       net (fanout=15)       1.910   VGACard/ScreenUnit/ScreenController/VRAMRead/BUS_0005_PWR_25_o_mod_18/Madd_a[14]_b[12]_add_27_OUT_Madd_cy<8>
    SLICE_X2Y21.B        Tilo                  0.235   VGACard/ScreenUnit/ScreenController/VRAMRead/BUS_0005_PWR_25_o_mod_18/Madd_a[14]_GND_43_o_add_29_OUT_Madd_lut<10>
                                                       VGACard/ScreenUnit/ScreenController/VRAMRead/BUS_0005_PWR_25_o_mod_18/BUS_0014_INV_387_o2
    SLICE_X2Y20.D1       net (fanout=13)       0.784   VGACard/ScreenUnit/ScreenController/VRAMRead/BUS_0005_PWR_25_o_mod_18/BUS_0014_INV_387_o1
    SLICE_X2Y20.D        Tilo                  0.235   VGACard/ScreenUnit/ScreenController/VRAMRead/BUS_0005_PWR_25_o_mod_18/Mmux_a[0]_a[14]_MUX_1087_o121
                                                       VGACard/ScreenUnit/ScreenController/VRAMRead/BUS_0005_PWR_25_o_mod_18/Mmux_a[0]_a[14]_MUX_1087_o1211
    SLICE_X3Y22.B5       net (fanout=10)       0.654   VGACard/ScreenUnit/ScreenController/VRAMRead/BUS_0005_PWR_25_o_mod_18/Mmux_a[0]_a[14]_MUX_1087_o121
    SLICE_X3Y22.B        Tilo                  0.259   VGACard/ScreenUnit/ScreenController/VRAMRead/BUS_0005_PWR_25_o_mod_18/a[12]_a[14]_MUX_1060_o
                                                       VGACard/ScreenUnit/ScreenController/VRAMRead/BUS_0005_PWR_25_o_mod_18/BUS_0015_INV_403_o11
    SLICE_X3Y22.C4       net (fanout=10)       0.344   VGACard/ScreenUnit/ScreenController/VRAMRead/BUS_0005_PWR_25_o_mod_18/BUS_0015_INV_403_o
    SLICE_X3Y22.C        Tilo                  0.259   VGACard/ScreenUnit/ScreenController/VRAMRead/BUS_0005_PWR_25_o_mod_18/a[12]_a[14]_MUX_1060_o
                                                       VGACard/ScreenUnit/ScreenController/VRAMRead/BUS_0005_PWR_25_o_mod_18/Madd_a[14]_GND_43_o_add_31_OUT_Madd_Madd_cy<8>11
    SLICE_X4Y22.A1       net (fanout=6)        1.012   VGACard/ScreenUnit/ScreenController/VRAMRead/BUS_0005_PWR_25_o_mod_18/Madd_a[14]_GND_43_o_add_31_OUT_Madd_Madd_cy<8>
    SLICE_X4Y22.A        Tilo                  0.254   VGACard/ControlUnit/VRAMMux/Mmux_state[1]_X_23_o_wide_mux_19_OUT55
                                                       VGACard/ScreenUnit/ScreenController/VRAMRead/BUS_0005_PWR_25_o_mod_18/BUS_0016_INV_419_o15
    SLICE_X4Y21.B4       net (fanout=8)        0.525   VGACard/ScreenUnit/ScreenController/VRAMRead/BUS_0005_PWR_25_o_mod_18/BUS_0016_INV_419_o
    SLICE_X4Y21.B        Tilo                  0.254   VGACard/ControlUnit/VRAMMux/addr<13>
                                                       VGACard/ScreenUnit/ScreenController/VRAMRead/Madd_c_addr_cy<9>111
    SLICE_X6Y22.D4       net (fanout=4)        0.537   VGACard/ScreenUnit/ScreenController/VRAMRead/Madd_c_addr_cy<9>
    SLICE_X6Y22.CLK      Tas                   0.349   VGACard/ControlUnit/VRAMMux/addr<11>
                                                       VGACard/ControlUnit/VRAMMux/Mmux_state[1]_X_23_o_wide_mux_19_OUT34
                                                       VGACard/ControlUnit/VRAMMux/addr_11
    -------------------------------------------------  ---------------------------
    Total                                     16.779ns (9.697ns logic, 7.082ns route)
                                                       (57.8% logic, 42.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.182ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGACard/ControlUnit/CursorReg/cursor_y_2 (FF)
  Destination:          VGACard/ControlUnit/VRAMMux/addr_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.748ns (Levels of Logic = 8)
  Clock Path Skew:      -0.035ns (0.322 - 0.357)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: VGACard/ControlUnit/CursorReg/cursor_y_2 to VGACard/ControlUnit/VRAMMux/addr_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y29.CQ       Tcko                  0.476   VGACard/ControlUnit/CursorReg/cursor_y<2>
                                                       VGACard/ControlUnit/CursorReg/cursor_y_2
    DSP48_X0Y6.D2        net (fanout=11)       1.316   VGACard/ControlUnit/CursorReg/cursor_y<2>
    DSP48_X0Y6.P8        Tdspdo_D_P            7.376   VGACard/ScreenUnit/ScreenController/VRAMRead/Maddsub_BUS_0004_PWR_25_o_MuLt_16_OUT1
                                                       VGACard/ScreenUnit/ScreenController/VRAMRead/Maddsub_BUS_0004_PWR_25_o_MuLt_16_OUT1
    SLICE_X2Y21.B1       net (fanout=15)       1.910   VGACard/ScreenUnit/ScreenController/VRAMRead/BUS_0005_PWR_25_o_mod_18/Madd_a[14]_b[12]_add_27_OUT_Madd_cy<8>
    SLICE_X2Y21.B        Tilo                  0.235   VGACard/ScreenUnit/ScreenController/VRAMRead/BUS_0005_PWR_25_o_mod_18/Madd_a[14]_GND_43_o_add_29_OUT_Madd_lut<10>
                                                       VGACard/ScreenUnit/ScreenController/VRAMRead/BUS_0005_PWR_25_o_mod_18/BUS_0014_INV_387_o2
    SLICE_X2Y20.A2       net (fanout=13)       0.732   VGACard/ScreenUnit/ScreenController/VRAMRead/BUS_0005_PWR_25_o_mod_18/BUS_0014_INV_387_o1
    SLICE_X2Y20.A        Tilo                  0.235   VGACard/ScreenUnit/ScreenController/VRAMRead/BUS_0005_PWR_25_o_mod_18/Mmux_a[0]_a[14]_MUX_1087_o121
                                                       VGACard/ScreenUnit/ScreenController/VRAMRead/BUS_0005_PWR_25_o_mod_18/Mmux_a[0]_a[14]_MUX_1072_o121
    SLICE_X3Y22.B1       net (fanout=10)       0.782   VGACard/ScreenUnit/ScreenController/VRAMRead/BUS_0005_PWR_25_o_mod_18/a[11]_a[14]_MUX_1061_o
    SLICE_X3Y22.B        Tilo                  0.259   VGACard/ScreenUnit/ScreenController/VRAMRead/BUS_0005_PWR_25_o_mod_18/a[12]_a[14]_MUX_1060_o
                                                       VGACard/ScreenUnit/ScreenController/VRAMRead/BUS_0005_PWR_25_o_mod_18/BUS_0015_INV_403_o11
    SLICE_X5Y22.B5       net (fanout=10)       0.704   VGACard/ScreenUnit/ScreenController/VRAMRead/BUS_0005_PWR_25_o_mod_18/BUS_0015_INV_403_o
    SLICE_X5Y22.B        Tilo                  0.259   N130
                                                       VGACard/ScreenUnit/ScreenController/VRAMRead/BUS_0005_PWR_25_o_mod_18/Mmux_a[0]_a[14]_MUX_1087_o1121
    SLICE_X4Y22.A2       net (fanout=7)        0.545   VGACard/ScreenUnit/ScreenController/VRAMRead/BUS_0005_PWR_25_o_mod_18/Madd_a[14]_GND_43_o_add_31_OUT_Madd_Madd_lut<9>
    SLICE_X4Y22.A        Tilo                  0.254   VGACard/ControlUnit/VRAMMux/Mmux_state[1]_X_23_o_wide_mux_19_OUT55
                                                       VGACard/ScreenUnit/ScreenController/VRAMRead/BUS_0005_PWR_25_o_mod_18/BUS_0016_INV_419_o15
    SLICE_X4Y21.B4       net (fanout=8)        0.525   VGACard/ScreenUnit/ScreenController/VRAMRead/BUS_0005_PWR_25_o_mod_18/BUS_0016_INV_419_o
    SLICE_X4Y21.B        Tilo                  0.254   VGACard/ControlUnit/VRAMMux/addr<13>
                                                       VGACard/ScreenUnit/ScreenController/VRAMRead/Madd_c_addr_cy<9>111
    SLICE_X6Y22.D4       net (fanout=4)        0.537   VGACard/ScreenUnit/ScreenController/VRAMRead/Madd_c_addr_cy<9>
    SLICE_X6Y22.CLK      Tas                   0.349   VGACard/ControlUnit/VRAMMux/addr<11>
                                                       VGACard/ControlUnit/VRAMMux/Mmux_state[1]_X_23_o_wide_mux_19_OUT34
                                                       VGACard/ControlUnit/VRAMMux/addr_11
    -------------------------------------------------  ---------------------------
    Total                                     16.748ns (9.697ns logic, 7.051ns route)
                                                       (57.9% logic, 42.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ShiftReader/GenDebounce[3].Debounce/counter_out_3 (SLICE_X2Y47.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.382ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ShiftReader/GenDebounce[3].Debounce/counter_out_2 (FF)
  Destination:          ShiftReader/GenDebounce[3].Debounce/counter_out_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.382ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ShiftReader/GenDebounce[3].Debounce/counter_out_2 to ShiftReader/GenDebounce[3].Debounce/counter_out_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y47.CQ       Tcko                  0.200   ShiftReader/GenDebounce[3].Debounce/counter_out<2>
                                                       ShiftReader/GenDebounce[3].Debounce/counter_out_2
    SLICE_X2Y47.C5       net (fanout=1)        0.061   ShiftReader/GenDebounce[3].Debounce/counter_out<2>
    SLICE_X2Y47.CLK      Tah         (-Th)    -0.121   ShiftReader/GenDebounce[3].Debounce/counter_out<2>
                                                       ShiftReader/GenDebounce[3].Debounce/Mcount_counter_out_xor<3>11
                                                       ShiftReader/GenDebounce[3].Debounce/counter_out_3
    -------------------------------------------------  ---------------------------
    Total                                      0.382ns (0.321ns logic, 0.061ns route)
                                                       (84.0% logic, 16.0% route)

--------------------------------------------------------------------------------

Paths for end point ShiftReader/GenDebounce[2].Debounce/counter_out_3 (SLICE_X9Y8.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.405ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ShiftReader/GenDebounce[2].Debounce/counter_out_2 (FF)
  Destination:          ShiftReader/GenDebounce[2].Debounce/counter_out_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.405ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ShiftReader/GenDebounce[2].Debounce/counter_out_2 to ShiftReader/GenDebounce[2].Debounce/counter_out_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y8.CQ        Tcko                  0.198   ShiftReader/GenDebounce[2].Debounce/counter_out<2>
                                                       ShiftReader/GenDebounce[2].Debounce/counter_out_2
    SLICE_X9Y8.C5        net (fanout=1)        0.052   ShiftReader/GenDebounce[2].Debounce/counter_out<2>
    SLICE_X9Y8.CLK       Tah         (-Th)    -0.155   ShiftReader/GenDebounce[2].Debounce/counter_out<2>
                                                       ShiftReader/GenDebounce[2].Debounce/Mcount_counter_out_xor<3>11
                                                       ShiftReader/GenDebounce[2].Debounce/counter_out_3
    -------------------------------------------------  ---------------------------
    Total                                      0.405ns (0.353ns logic, 0.052ns route)
                                                       (87.2% logic, 12.8% route)

--------------------------------------------------------------------------------

Paths for end point VGACard/VRAMInterface/state_FSM_FFd2 (SLICE_X15Y29.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.414ns (requirement - (clock path skew + uncertainty - data path))
  Source:               VGACard/VRAMInterface/timer_1 (FF)
  Destination:          VGACard/VRAMInterface/state_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.414ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: VGACard/VRAMInterface/timer_1 to VGACard/VRAMInterface/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y29.CQ      Tcko                  0.198   VGACard/VRAMInterface/timer<1>
                                                       VGACard/VRAMInterface/timer_1
    SLICE_X15Y29.C5      net (fanout=2)        0.061   VGACard/VRAMInterface/timer<1>
    SLICE_X15Y29.CLK     Tah         (-Th)    -0.155   VGACard/VRAMInterface/timer<1>
                                                       VGACard/VRAMInterface/state_FSM_FFd2-In1
                                                       VGACard/VRAMInterface/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      0.414ns (0.353ns logic, 0.061ns route)
                                                       (85.3% logic, 14.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: VGACard/ScreenUnit/VGASignalGenerator/x_counter<3>/CLK
  Logical resource: VGACard/ScreenUnit/VGASignalGenerator/x_counter_0/CK
  Location pin: SLICE_X12Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: VGACard/ScreenUnit/VGASignalGenerator/x_counter<3>/CLK
  Logical resource: VGACard/ScreenUnit/VGASignalGenerator/x_counter_1/CK
  Location pin: SLICE_X12Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   17.312|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 128902 paths, 0 nets, and 5423 connections

Design statistics:
   Minimum period:  17.312ns{1}   (Maximum frequency:  57.763MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Aug 19 20:57:08 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 242 MB



