module top_module(
    input [31:0] a,
    input [31:0] b,
    output [31:0] sum
);
    wire [15:0]max,sum1,sum2;
    wire cout1,cout2,cout3;
    add16 instance1(a[15:0],b[15:0],1'b0,sum[15:0],cout1);
    add16 instance2(a[31:16],b[31:16],1'b0,sum1,cout2);
    add16 instance3(a[31:16],b[31:16],1'b1,sum2,cout3);
    always @(*) begin
    case(cout1) 
        0:max=sum1;
        1:max=sum2;
    endcase
    end 
    assign sum[31:0] = {max,sum[15:0]};
endmodule
