<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RTEMS: Afec Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="rtemslogo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">RTEMS
   &#160;<span id="projectnumber">5.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">Afec Struct Reference<div class="ingroups"><a class="el" href="group__RTEMSBSPs.html">Board Support Packages</a> &raquo; <a class="el" href="group__RTEMSBSPsARM.html">ARM</a> &raquo; <a class="el" href="group__RTEMSBSPsARMAtsam.html">Atmel/Microchip SAM E70, S70, V70 and V71</a> &raquo; <a class="el" href="group__RTEMSBSPsARMAtsamContrib.html">Contributed Code</a> &raquo; <a class="el" href="group__RTEMSBSPsARMAtsamContribE70.html">SAME70</a> &raquo; <a class="el" href="group__SAME70__AFEC.html">Analog Front-End Controller</a><a class="el" href="group__RTEMSBSPs.html">Board Support Packages</a> &raquo; <a class="el" href="group__RTEMSBSPsARM.html">ARM</a> &raquo; <a class="el" href="group__RTEMSBSPsARMAtsam.html">Atmel/Microchip SAM E70, S70, V70 and V71</a> &raquo; <a class="el" href="group__RTEMSBSPsARMAtsamContrib.html">Contributed Code</a> &raquo; <a class="el" href="group__RTEMSBSPsARMAtsamContribS70.html">SAMS70</a> &raquo;  &#124; <a class="el" href="group__SAMS70__AFEC.html">Analog Front-End Controller</a><a class="el" href="group__RTEMSBSPs.html">Board Support Packages</a> &raquo; <a class="el" href="group__RTEMSBSPsARM.html">ARM</a> &raquo; <a class="el" href="group__RTEMSBSPsARMAtsam.html">Atmel/Microchip SAM E70, S70, V70 and V71</a> &raquo; <a class="el" href="group__RTEMSBSPsARMAtsamContrib.html">Contributed Code</a> &raquo; <a class="el" href="group__RTEMSBSPsARMAtsamContribV71.html">SAMV71</a> &raquo;  &#124; <a class="el" href="group__SAMV71__AFEC.html">Analog Front-End Controller</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p><a class="el" href="structAfec.html" title="Afec hardware registers.">Afec</a> hardware registers.  
 <a href="structAfec.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="same70_2component_2component__afec_8h_source.html">component_afec.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:ac29b1d3db73de4b64488f7ee7963156f"><td class="memItemLeft" align="right" valign="top"><a id="ac29b1d3db73de4b64488f7ee7963156f"></a>
<a class="el" href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structAfec.html#ac29b1d3db73de4b64488f7ee7963156f">AFEC_CR</a></td></tr>
<tr class="memdesc:ac29b1d3db73de4b64488f7ee7963156f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structAfec.html" title="Afec hardware registers.">Afec</a> Offset: 0x00) AFEC Control Register <br /></td></tr>
<tr class="separator:ac29b1d3db73de4b64488f7ee7963156f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acec338750aa7f92bbc3da2a095330ba1"><td class="memItemLeft" align="right" valign="top"><a id="acec338750aa7f92bbc3da2a095330ba1"></a>
<a class="el" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structAfec.html#acec338750aa7f92bbc3da2a095330ba1">AFEC_MR</a></td></tr>
<tr class="memdesc:acec338750aa7f92bbc3da2a095330ba1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structAfec.html" title="Afec hardware registers.">Afec</a> Offset: 0x04) AFEC Mode Register <br /></td></tr>
<tr class="separator:acec338750aa7f92bbc3da2a095330ba1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a273bb4498b610cbe4cbe26a6824a0763"><td class="memItemLeft" align="right" valign="top"><a id="a273bb4498b610cbe4cbe26a6824a0763"></a>
<a class="el" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structAfec.html#a273bb4498b610cbe4cbe26a6824a0763">AFEC_EMR</a></td></tr>
<tr class="memdesc:a273bb4498b610cbe4cbe26a6824a0763"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structAfec.html" title="Afec hardware registers.">Afec</a> Offset: 0x08) AFEC Extended Mode Register <br /></td></tr>
<tr class="separator:a273bb4498b610cbe4cbe26a6824a0763"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade9a7257dcca6c8ab465a0976c215234"><td class="memItemLeft" align="right" valign="top"><a id="ade9a7257dcca6c8ab465a0976c215234"></a>
<a class="el" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structAfec.html#ade9a7257dcca6c8ab465a0976c215234">AFEC_SEQ1R</a></td></tr>
<tr class="memdesc:ade9a7257dcca6c8ab465a0976c215234"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structAfec.html" title="Afec hardware registers.">Afec</a> Offset: 0x0C) AFEC Channel Sequence 1 Register <br /></td></tr>
<tr class="separator:ade9a7257dcca6c8ab465a0976c215234"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59f6c465fafe6bb642b597840f1fda53"><td class="memItemLeft" align="right" valign="top"><a id="a59f6c465fafe6bb642b597840f1fda53"></a>
<a class="el" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structAfec.html#a59f6c465fafe6bb642b597840f1fda53">AFEC_SEQ2R</a></td></tr>
<tr class="memdesc:a59f6c465fafe6bb642b597840f1fda53"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structAfec.html" title="Afec hardware registers.">Afec</a> Offset: 0x10) AFEC Channel Sequence 2 Register <br /></td></tr>
<tr class="separator:a59f6c465fafe6bb642b597840f1fda53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe97d9d9fd482bed00dbd9d974c1b843"><td class="memItemLeft" align="right" valign="top"><a id="abe97d9d9fd482bed00dbd9d974c1b843"></a>
<a class="el" href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structAfec.html#abe97d9d9fd482bed00dbd9d974c1b843">AFEC_CHER</a></td></tr>
<tr class="memdesc:abe97d9d9fd482bed00dbd9d974c1b843"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structAfec.html" title="Afec hardware registers.">Afec</a> Offset: 0x14) AFEC Channel Enable Register <br /></td></tr>
<tr class="separator:abe97d9d9fd482bed00dbd9d974c1b843"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8be162885811f55a2221fa848bf0f16b"><td class="memItemLeft" align="right" valign="top"><a id="a8be162885811f55a2221fa848bf0f16b"></a>
<a class="el" href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structAfec.html#a8be162885811f55a2221fa848bf0f16b">AFEC_CHDR</a></td></tr>
<tr class="memdesc:a8be162885811f55a2221fa848bf0f16b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structAfec.html" title="Afec hardware registers.">Afec</a> Offset: 0x18) AFEC Channel Disable Register <br /></td></tr>
<tr class="separator:a8be162885811f55a2221fa848bf0f16b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07aeeca355ca3abae0ee7195bd406555"><td class="memItemLeft" align="right" valign="top"><a id="a07aeeca355ca3abae0ee7195bd406555"></a>
<a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structAfec.html#a07aeeca355ca3abae0ee7195bd406555">AFEC_CHSR</a></td></tr>
<tr class="memdesc:a07aeeca355ca3abae0ee7195bd406555"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structAfec.html" title="Afec hardware registers.">Afec</a> Offset: 0x1C) AFEC Channel Status Register <br /></td></tr>
<tr class="separator:a07aeeca355ca3abae0ee7195bd406555"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d1228afdea284396de8b912149ea8ae"><td class="memItemLeft" align="right" valign="top"><a id="a0d1228afdea284396de8b912149ea8ae"></a>
<a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structAfec.html#a0d1228afdea284396de8b912149ea8ae">AFEC_LCDR</a></td></tr>
<tr class="memdesc:a0d1228afdea284396de8b912149ea8ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structAfec.html" title="Afec hardware registers.">Afec</a> Offset: 0x20) AFEC Last Converted Data Register <br /></td></tr>
<tr class="separator:a0d1228afdea284396de8b912149ea8ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a183a66ff6f94f5be0d2eaea0b2ce849a"><td class="memItemLeft" align="right" valign="top"><a id="a183a66ff6f94f5be0d2eaea0b2ce849a"></a>
<a class="el" href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structAfec.html#a183a66ff6f94f5be0d2eaea0b2ce849a">AFEC_IER</a></td></tr>
<tr class="memdesc:a183a66ff6f94f5be0d2eaea0b2ce849a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structAfec.html" title="Afec hardware registers.">Afec</a> Offset: 0x24) AFEC Interrupt Enable Register <br /></td></tr>
<tr class="separator:a183a66ff6f94f5be0d2eaea0b2ce849a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16015793734f7be14b2134cfe6d052cd"><td class="memItemLeft" align="right" valign="top"><a id="a16015793734f7be14b2134cfe6d052cd"></a>
<a class="el" href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structAfec.html#a16015793734f7be14b2134cfe6d052cd">AFEC_IDR</a></td></tr>
<tr class="memdesc:a16015793734f7be14b2134cfe6d052cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structAfec.html" title="Afec hardware registers.">Afec</a> Offset: 0x28) AFEC Interrupt Disable Register <br /></td></tr>
<tr class="separator:a16015793734f7be14b2134cfe6d052cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf60f5ce0c0fbbbcdc62d7aa2da419e9"><td class="memItemLeft" align="right" valign="top"><a id="abf60f5ce0c0fbbbcdc62d7aa2da419e9"></a>
<a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structAfec.html#abf60f5ce0c0fbbbcdc62d7aa2da419e9">AFEC_IMR</a></td></tr>
<tr class="memdesc:abf60f5ce0c0fbbbcdc62d7aa2da419e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structAfec.html" title="Afec hardware registers.">Afec</a> Offset: 0x2C) AFEC Interrupt Mask Register <br /></td></tr>
<tr class="separator:abf60f5ce0c0fbbbcdc62d7aa2da419e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1190e24f761f4753b4cbdb5cba72ef2"><td class="memItemLeft" align="right" valign="top"><a id="ae1190e24f761f4753b4cbdb5cba72ef2"></a>
<a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structAfec.html#ae1190e24f761f4753b4cbdb5cba72ef2">AFEC_ISR</a></td></tr>
<tr class="memdesc:ae1190e24f761f4753b4cbdb5cba72ef2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structAfec.html" title="Afec hardware registers.">Afec</a> Offset: 0x30) AFEC Interrupt Status Register <br /></td></tr>
<tr class="separator:ae1190e24f761f4753b4cbdb5cba72ef2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5aae0f66e98c4e4aa12be22e23b8d886"><td class="memItemLeft" align="right" valign="top"><a id="a5aae0f66e98c4e4aa12be22e23b8d886"></a>
<a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b> [6]</td></tr>
<tr class="separator:a5aae0f66e98c4e4aa12be22e23b8d886"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa860cb580b3b8026bd061d8d26fdbe94"><td class="memItemLeft" align="right" valign="top"><a id="aa860cb580b3b8026bd061d8d26fdbe94"></a>
<a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structAfec.html#aa860cb580b3b8026bd061d8d26fdbe94">AFEC_OVER</a></td></tr>
<tr class="memdesc:aa860cb580b3b8026bd061d8d26fdbe94"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structAfec.html" title="Afec hardware registers.">Afec</a> Offset: 0x4C) AFEC Overrun Status Register <br /></td></tr>
<tr class="separator:aa860cb580b3b8026bd061d8d26fdbe94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8080af793cfe3d1157fd16c09ccf93d6"><td class="memItemLeft" align="right" valign="top"><a id="a8080af793cfe3d1157fd16c09ccf93d6"></a>
<a class="el" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structAfec.html#a8080af793cfe3d1157fd16c09ccf93d6">AFEC_CWR</a></td></tr>
<tr class="memdesc:a8080af793cfe3d1157fd16c09ccf93d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structAfec.html" title="Afec hardware registers.">Afec</a> Offset: 0x50) AFEC Compare Window Register <br /></td></tr>
<tr class="separator:a8080af793cfe3d1157fd16c09ccf93d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed7e6832afd27e46e49e28b0ec019f3a"><td class="memItemLeft" align="right" valign="top"><a id="aed7e6832afd27e46e49e28b0ec019f3a"></a>
<a class="el" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structAfec.html#aed7e6832afd27e46e49e28b0ec019f3a">AFEC_CGR</a></td></tr>
<tr class="memdesc:aed7e6832afd27e46e49e28b0ec019f3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structAfec.html" title="Afec hardware registers.">Afec</a> Offset: 0x54) AFEC Channel Gain Register <br /></td></tr>
<tr class="separator:aed7e6832afd27e46e49e28b0ec019f3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bfdb285f4328334d147a70b86001f0b"><td class="memItemLeft" align="right" valign="top"><a id="a2bfdb285f4328334d147a70b86001f0b"></a>
<a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved2</b> [2]</td></tr>
<tr class="separator:a2bfdb285f4328334d147a70b86001f0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c16f2f9eff021e925d5b5cee528b373"><td class="memItemLeft" align="right" valign="top"><a id="a8c16f2f9eff021e925d5b5cee528b373"></a>
<a class="el" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structAfec.html#a8c16f2f9eff021e925d5b5cee528b373">AFEC_DIFFR</a></td></tr>
<tr class="memdesc:a8c16f2f9eff021e925d5b5cee528b373"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structAfec.html" title="Afec hardware registers.">Afec</a> Offset: 0x60) AFEC Channel Differential Register <br /></td></tr>
<tr class="separator:a8c16f2f9eff021e925d5b5cee528b373"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b446a6ad57fd557f1b923a845f7b8e6"><td class="memItemLeft" align="right" valign="top"><a id="a2b446a6ad57fd557f1b923a845f7b8e6"></a>
<a class="el" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structAfec.html#a2b446a6ad57fd557f1b923a845f7b8e6">AFEC_CSELR</a></td></tr>
<tr class="memdesc:a2b446a6ad57fd557f1b923a845f7b8e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structAfec.html" title="Afec hardware registers.">Afec</a> Offset: 0x64) AFEC Channel Selection Register <br /></td></tr>
<tr class="separator:a2b446a6ad57fd557f1b923a845f7b8e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2511dc698c07554bfc49fa46e51d4939"><td class="memItemLeft" align="right" valign="top"><a id="a2511dc698c07554bfc49fa46e51d4939"></a>
<a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structAfec.html#a2511dc698c07554bfc49fa46e51d4939">AFEC_CDR</a></td></tr>
<tr class="memdesc:a2511dc698c07554bfc49fa46e51d4939"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structAfec.html" title="Afec hardware registers.">Afec</a> Offset: 0x68) AFEC Channel Data Register <br /></td></tr>
<tr class="separator:a2511dc698c07554bfc49fa46e51d4939"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24451f90e1e0434b5f6b8522066fdc67"><td class="memItemLeft" align="right" valign="top"><a id="a24451f90e1e0434b5f6b8522066fdc67"></a>
<a class="el" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structAfec.html#a24451f90e1e0434b5f6b8522066fdc67">AFEC_COCR</a></td></tr>
<tr class="memdesc:a24451f90e1e0434b5f6b8522066fdc67"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structAfec.html" title="Afec hardware registers.">Afec</a> Offset: 0x6C) AFEC Channel Offset Compensation Register <br /></td></tr>
<tr class="separator:a24451f90e1e0434b5f6b8522066fdc67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8422ca0c9f24c0298228beeae159b9df"><td class="memItemLeft" align="right" valign="top"><a id="a8422ca0c9f24c0298228beeae159b9df"></a>
<a class="el" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structAfec.html#a8422ca0c9f24c0298228beeae159b9df">AFEC_TEMPMR</a></td></tr>
<tr class="memdesc:a8422ca0c9f24c0298228beeae159b9df"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structAfec.html" title="Afec hardware registers.">Afec</a> Offset: 0x70) AFEC Temperature Sensor Mode Register <br /></td></tr>
<tr class="separator:a8422ca0c9f24c0298228beeae159b9df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fd7492511e01f9b5b480053fdbee28e"><td class="memItemLeft" align="right" valign="top"><a id="a7fd7492511e01f9b5b480053fdbee28e"></a>
<a class="el" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structAfec.html#a7fd7492511e01f9b5b480053fdbee28e">AFEC_TEMPCWR</a></td></tr>
<tr class="memdesc:a7fd7492511e01f9b5b480053fdbee28e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structAfec.html" title="Afec hardware registers.">Afec</a> Offset: 0x74) AFEC Temperature Compare Window Register <br /></td></tr>
<tr class="separator:a7fd7492511e01f9b5b480053fdbee28e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a5084eb5204cf727cddaa82bbdd3afa"><td class="memItemLeft" align="right" valign="top"><a id="a9a5084eb5204cf727cddaa82bbdd3afa"></a>
<a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved3</b> [7]</td></tr>
<tr class="separator:a9a5084eb5204cf727cddaa82bbdd3afa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57a6c900fa0bf41a7af4b2163d844553"><td class="memItemLeft" align="right" valign="top"><a id="a57a6c900fa0bf41a7af4b2163d844553"></a>
<a class="el" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structAfec.html#a57a6c900fa0bf41a7af4b2163d844553">AFEC_ACR</a></td></tr>
<tr class="memdesc:a57a6c900fa0bf41a7af4b2163d844553"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structAfec.html" title="Afec hardware registers.">Afec</a> Offset: 0x94) AFEC Analog Control Register <br /></td></tr>
<tr class="separator:a57a6c900fa0bf41a7af4b2163d844553"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a604c7f271a5212fd746d06553a773361"><td class="memItemLeft" align="right" valign="top"><a id="a604c7f271a5212fd746d06553a773361"></a>
<a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved4</b> [2]</td></tr>
<tr class="separator:a604c7f271a5212fd746d06553a773361"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9467752a3207b64652eeacef9a2ca4a"><td class="memItemLeft" align="right" valign="top"><a id="ac9467752a3207b64652eeacef9a2ca4a"></a>
<a class="el" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structAfec.html#ac9467752a3207b64652eeacef9a2ca4a">AFEC_SHMR</a></td></tr>
<tr class="memdesc:ac9467752a3207b64652eeacef9a2ca4a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structAfec.html" title="Afec hardware registers.">Afec</a> Offset: 0xA0) AFEC Sample &amp; Hold Mode Register <br /></td></tr>
<tr class="separator:ac9467752a3207b64652eeacef9a2ca4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48c243a854262674e08ba68c2f2403fd"><td class="memItemLeft" align="right" valign="top"><a id="a48c243a854262674e08ba68c2f2403fd"></a>
<a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved5</b> [11]</td></tr>
<tr class="separator:a48c243a854262674e08ba68c2f2403fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6328d8b21fc8150a839bd8350f87dd36"><td class="memItemLeft" align="right" valign="top"><a id="a6328d8b21fc8150a839bd8350f87dd36"></a>
<a class="el" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structAfec.html#a6328d8b21fc8150a839bd8350f87dd36">AFEC_COSR</a></td></tr>
<tr class="memdesc:a6328d8b21fc8150a839bd8350f87dd36"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structAfec.html" title="Afec hardware registers.">Afec</a> Offset: 0xD0) AFEC Correction Select Register <br /></td></tr>
<tr class="separator:a6328d8b21fc8150a839bd8350f87dd36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adcd1f9289fd9eb9510b929515ef76d05"><td class="memItemLeft" align="right" valign="top"><a id="adcd1f9289fd9eb9510b929515ef76d05"></a>
<a class="el" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structAfec.html#adcd1f9289fd9eb9510b929515ef76d05">AFEC_CVR</a></td></tr>
<tr class="memdesc:adcd1f9289fd9eb9510b929515ef76d05"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structAfec.html" title="Afec hardware registers.">Afec</a> Offset: 0xD4) AFEC Correction Values Register <br /></td></tr>
<tr class="separator:adcd1f9289fd9eb9510b929515ef76d05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e860021a4b2bd1e05d1a9dabb4bcfd6"><td class="memItemLeft" align="right" valign="top"><a id="a1e860021a4b2bd1e05d1a9dabb4bcfd6"></a>
<a class="el" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structAfec.html#a1e860021a4b2bd1e05d1a9dabb4bcfd6">AFEC_CECR</a></td></tr>
<tr class="memdesc:a1e860021a4b2bd1e05d1a9dabb4bcfd6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structAfec.html" title="Afec hardware registers.">Afec</a> Offset: 0xD8) AFEC Channel Error Correction Register <br /></td></tr>
<tr class="separator:a1e860021a4b2bd1e05d1a9dabb4bcfd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4760e3b8472acd4ec4994ec7f743ff63"><td class="memItemLeft" align="right" valign="top"><a id="a4760e3b8472acd4ec4994ec7f743ff63"></a>
<a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved6</b> [2]</td></tr>
<tr class="separator:a4760e3b8472acd4ec4994ec7f743ff63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86fecee02e4e45e21d694ebd7eb4811e"><td class="memItemLeft" align="right" valign="top"><a id="a86fecee02e4e45e21d694ebd7eb4811e"></a>
<a class="el" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structAfec.html#a86fecee02e4e45e21d694ebd7eb4811e">AFEC_WPMR</a></td></tr>
<tr class="memdesc:a86fecee02e4e45e21d694ebd7eb4811e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structAfec.html" title="Afec hardware registers.">Afec</a> Offset: 0xE4) AFEC Write Protection Mode Register <br /></td></tr>
<tr class="separator:a86fecee02e4e45e21d694ebd7eb4811e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada320d843e1a82d21fc18942ec4f1623"><td class="memItemLeft" align="right" valign="top"><a id="ada320d843e1a82d21fc18942ec4f1623"></a>
<a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structAfec.html#ada320d843e1a82d21fc18942ec4f1623">AFEC_WPSR</a></td></tr>
<tr class="memdesc:ada320d843e1a82d21fc18942ec4f1623"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structAfec.html" title="Afec hardware registers.">Afec</a> Offset: 0xE8) AFEC Write Protection Status Register <br /></td></tr>
<tr class="separator:ada320d843e1a82d21fc18942ec4f1623"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1db0f799a539d669b65886c0734a2fd7"><td class="memItemLeft" align="right" valign="top"><a id="a1db0f799a539d669b65886c0734a2fd7"></a>
<a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved7</b> [4]</td></tr>
<tr class="separator:a1db0f799a539d669b65886c0734a2fd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af978f50c15b343db6e4a813121e7c718"><td class="memItemLeft" align="right" valign="top"><a id="af978f50c15b343db6e4a813121e7c718"></a>
<a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structAfec.html#af978f50c15b343db6e4a813121e7c718">AFEC_VERSION</a></td></tr>
<tr class="memdesc:af978f50c15b343db6e4a813121e7c718"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structAfec.html" title="Afec hardware registers.">Afec</a> Offset: 0xFC) AFEC Version Register <br /></td></tr>
<tr class="separator:af978f50c15b343db6e4a813121e7c718"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p><a class="el" href="structAfec.html" title="Afec hardware registers.">Afec</a> hardware registers. </p>
</div><hr/>The documentation for this struct was generated from the following file:<ul>
<li>bsps/arm/atsam/include/libchip/include/same70/component/<a class="el" href="same70_2component_2component__afec_8h_source.html">component_afec.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
