# AXI4 Read Channel Arbiter

![Build Status](https://img.shields.io/badge/build-passing-green)
![Build Status](https://img.shields.io/badge/test-passing-green)
![Build Status](https://img.shields.io/badge/synthesis-N/A-lightgrey)
![Build Status](https://img.shields.io/badge/fpga-N/A-lightgrey)

Arbiter with parameterized number of AXI4 Masters which connects to one AXI4 Slave.
The design's testbench is simulated with VCS and a proprietary AXI4 VIP thus the testbench cannot be run as it is.