$date
	Fri Dec 12 10:14:13 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb $end
$var wire 1 ! out $end
$var reg 7 " in [6:0] $end
$scope module uut $end
$var wire 7 # in [6:0] $end
$var wire 1 ! out $end
$var wire 3 $ w [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b101 $
b0 #
b0 "
1!
$end
#10
b0 $
b1111111 "
b1111111 #
#20
b11 $
b1010101 "
b1010101 #
#30
b1 $
b1111000 "
b1111000 #
#40
b101010 "
b101010 #
#50
0!
b111 $
b10100 "
b10100 #
#60
