Analysis & Synthesis report for recorder
Fri Jul 16 12:36:16 2010
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. User-Specified and Inferred Latches
  8. Registers Removed During Synthesis
  9. Removed Registers Triggering Further Register Optimizations
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Parameter Settings for User Entity Instance: pll:pll1|altpll:altpll_component
 13. Parameter Settings for User Entity Instance: debounce:debounce1
 14. Parameter Settings for User Entity Instance: debounce:debounce2
 15. Parameter Settings for User Entity Instance: debounce:debounce3
 16. altpll Parameter Settings by Entity Instance
 17. Port Connectivity Checks: "pll:pll1"
 18. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                       ;
+------------------------------------+-----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Jul 16 12:36:15 2010         ;
; Quartus II Version                 ; 9.0 Build 235 06/17/2009 SP 2 SJ Full Version ;
; Revision Name                      ; recorder                                      ;
; Top-level Entity Name              ; recorder                                      ;
; Family                             ; Cyclone II                                    ;
; Total logic elements               ; 516                                           ;
;     Total combinational functions  ; 490                                           ;
;     Dedicated logic registers      ; 262                                           ;
; Total registers                    ; 262                                           ;
; Total pins                         ; 51                                            ;
; Total virtual pins                 ; 0                                             ;
; Total memory bits                  ; 0                                             ;
; Embedded Multiplier 9-bit elements ; 0                                             ;
; Total PLLs                         ; 1                                             ;
+------------------------------------+-----------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                          ;
+--------------------------------------------------------------+--------------------+--------------------+
; Option                                                       ; Setting            ; Default Value      ;
+--------------------------------------------------------------+--------------------+--------------------+
; Device                                                       ; EP2C35F672C6       ;                    ;
; Top-level entity name                                        ; recorder           ; recorder           ;
; Family name                                                  ; Cyclone II         ; Stratix II         ;
; Use Generated Physical Constraints File                      ; Off                ;                    ;
; Use smart compilation                                        ; Off                ; Off                ;
; Restructure Multiplexers                                     ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                          ; Off                ; Off                ;
; Preserve fewer node names                                    ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                    ; Off                ; Off                ;
; Verilog Version                                              ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                 ; VHDL93             ; VHDL93             ;
; State Machine Processing                                     ; Auto               ; Auto               ;
; Safe State Machine                                           ; Off                ; Off                ;
; Extract Verilog State Machines                               ; On                 ; On                 ;
; Extract VHDL State Machines                                  ; On                 ; On                 ;
; Ignore Verilog initial constructs                            ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                   ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops               ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                      ; On                 ; On                 ;
; Parallel Synthesis                                           ; Off                ; Off                ;
; DSP Block Balancing                                          ; Auto               ; Auto               ;
; NOT Gate Push-Back                                           ; On                 ; On                 ;
; Power-Up Don't Care                                          ; On                 ; On                 ;
; Remove Redundant Logic Cells                                 ; Off                ; Off                ;
; Remove Duplicate Registers                                   ; On                 ; On                 ;
; Ignore CARRY Buffers                                         ; Off                ; Off                ;
; Ignore CASCADE Buffers                                       ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                    ; Off                ; Off                ;
; Ignore LCELL Buffers                                         ; Off                ; Off                ;
; Ignore SOFT Buffers                                          ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                               ; Off                ; Off                ;
; Optimization Technique                                       ; Balanced           ; Balanced           ;
; Carry Chain Length                                           ; 70                 ; 70                 ;
; Auto Carry Chains                                            ; On                 ; On                 ;
; Auto Open-Drain Pins                                         ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                        ; Off                ; Off                ;
; Auto ROM Replacement                                         ; On                 ; On                 ;
; Auto RAM Replacement                                         ; On                 ; On                 ;
; Auto Shift Register Replacement                              ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                ; On                 ; On                 ;
; Strict RAM Replacement                                       ; Off                ; Off                ;
; Allow Synchronous Control Signals                            ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                       ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                            ; Off                ; Off                ;
; Auto Resource Sharing                                        ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                           ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                           ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing          ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives            ; Off                ; Off                ;
; Timing-Driven Synthesis                                      ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report           ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                           ; Off                ; Off                ;
; Synchronization Register Chain Length                        ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                 ; Normal compilation ; Normal compilation ;
; HDL message level                                            ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages              ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report     ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report    ; 100                ; 100                ;
; Clock MUX Protection                                         ; On                 ; On                 ;
; Auto Gated Clock Conversion                                  ; Off                ; Off                ;
; Block Design Naming                                          ; Auto               ; Auto               ;
; SDC constraint protection                                    ; Off                ; Off                ;
; Synthesis Effort                                             ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal ; On                 ; On                 ;
; Analysis & Synthesis Message Level                           ; Medium             ; Medium             ;
+--------------------------------------------------------------+--------------------+--------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                             ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                   ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------+
; pll.v                            ; yes             ; User Wizard-Generated File   ; C:/home/lucaspeng/dclab/exp3/pll.v                             ;
; recorder.v                       ; yes             ; Auto-Found Verilog HDL File  ; C:/home/lucaspeng/dclab/exp3/recorder.v                        ;
; altpll.tdf                       ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/altpll.tdf        ;
; aglobal90.inc                    ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/aglobal90.inc     ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/stratix_pll.inc   ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/stratixii_pll.inc ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/cycloneii_pll.inc ;
; i2c.v                            ; yes             ; Auto-Found Verilog HDL File  ; C:/home/lucaspeng/dclab/exp3/i2c.v                             ;
; sram.v                           ; yes             ; Auto-Found Verilog HDL File  ; C:/home/lucaspeng/dclab/exp3/sram.v                            ;
; adc.v                            ; yes             ; Auto-Found Verilog HDL File  ; C:/home/lucaspeng/dclab/exp3/adc.v                             ;
; dac.v                            ; yes             ; Auto-Found Verilog HDL File  ; C:/home/lucaspeng/dclab/exp3/dac.v                             ;
; debounce.v                       ; yes             ; Auto-Found Verilog HDL File  ; C:/home/lucaspeng/dclab/exp3/debounce.v                        ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                          ;
+---------------------------------------------+----------------------------------------+
; Resource                                    ; Usage                                  ;
+---------------------------------------------+----------------------------------------+
; Estimated Total logic elements              ; 516                                    ;
;                                             ;                                        ;
; Total combinational functions               ; 490                                    ;
; Logic element usage by number of LUT inputs ;                                        ;
;     -- 4 input functions                    ; 146                                    ;
;     -- 3 input functions                    ; 129                                    ;
;     -- <=2 input functions                  ; 215                                    ;
;                                             ;                                        ;
; Logic elements by mode                      ;                                        ;
;     -- normal mode                          ; 301                                    ;
;     -- arithmetic mode                      ; 189                                    ;
;                                             ;                                        ;
; Total registers                             ; 262                                    ;
;     -- Dedicated logic registers            ; 262                                    ;
;     -- I/O registers                        ; 0                                      ;
;                                             ;                                        ;
; I/O pins                                    ; 51                                     ;
; Total PLLs                                  ; 1                                      ;
; Maximum fan-out node                        ; pll:pll1|altpll:altpll_component|_clk0 ;
; Maximum fan-out                             ; 92                                     ;
; Total fan-out                               ; 2172                                   ;
; Average fan-out                             ; 2.70                                   ;
+---------------------------------------------+----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                     ;
+---------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------+--------------+
; Compilation Hierarchy Node      ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                        ; Library Name ;
+---------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------+--------------+
; |recorder                       ; 490 (0)           ; 262 (0)      ; 0           ; 0            ; 0       ; 0         ; 51   ; 0            ; |recorder                                  ; work         ;
;    |adc:adc1|                   ; 77 (77)           ; 57 (57)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |recorder|adc:adc1                         ; work         ;
;    |dac:dac1|                   ; 51 (51)           ; 34 (34)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |recorder|dac:dac1                         ; work         ;
;    |debounce:debounce1|         ; 29 (29)           ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |recorder|debounce:debounce1               ; work         ;
;    |debounce:debounce2|         ; 29 (29)           ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |recorder|debounce:debounce2               ; work         ;
;    |debounce:debounce3|         ; 29 (29)           ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |recorder|debounce:debounce3               ; work         ;
;    |i2c:i2c1|                   ; 160 (160)         ; 85 (85)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |recorder|i2c:i2c1                         ; work         ;
;    |pll:pll1|                   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |recorder|pll:pll1                         ; work         ;
;       |altpll:altpll_component| ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |recorder|pll:pll1|altpll:altpll_component ; work         ;
;    |sram:sram1|                 ; 115 (115)         ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |recorder|sram:sram1                       ; work         ;
+---------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                 ;
+-----------------------------------------------------+----------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal  ; Free of Timing Hazards ;
+-----------------------------------------------------+----------------------+------------------------+
; sram:sram1|oe                                       ; GND                  ; yes                    ;
; sram:sram1|we                                       ; GND                  ; yes                    ;
; sram:sram1|io_buffer[0]                             ; sram:sram1|comb~2    ; yes                    ;
; sram:sram1|io_buffer[1]                             ; sram:sram1|comb~2    ; yes                    ;
; sram:sram1|io_buffer[2]                             ; sram:sram1|comb~2    ; yes                    ;
; sram:sram1|io_buffer[3]                             ; sram:sram1|comb~2    ; yes                    ;
; sram:sram1|io_buffer[4]                             ; sram:sram1|comb~2    ; yes                    ;
; sram:sram1|io_buffer[5]                             ; sram:sram1|comb~2    ; yes                    ;
; sram:sram1|io_buffer[6]                             ; sram:sram1|comb~2    ; yes                    ;
; sram:sram1|io_buffer[7]                             ; sram:sram1|comb~2    ; yes                    ;
; sram:sram1|io_buffer[8]                             ; sram:sram1|comb~2    ; yes                    ;
; sram:sram1|io_buffer[9]                             ; sram:sram1|comb~2    ; yes                    ;
; sram:sram1|io_buffer[10]                            ; sram:sram1|comb~2    ; yes                    ;
; sram:sram1|io_buffer[11]                            ; sram:sram1|comb~2    ; yes                    ;
; sram:sram1|io_buffer[12]                            ; sram:sram1|comb~2    ; yes                    ;
; sram:sram1|io_buffer[13]                            ; sram:sram1|comb~2    ; yes                    ;
; sram:sram1|io_buffer[14]                            ; sram:sram1|comb~2    ; yes                    ;
; sram:sram1|io_buffer[15]                            ; sram:sram1|comb~2    ; yes                    ;
; sram:sram1|data_buffer[10]                          ; sram:sram1|always1~0 ; yes                    ;
; sram:sram1|data_buffer[9]                           ; sram:sram1|always1~0 ; yes                    ;
; sram:sram1|data_buffer[8]                           ; sram:sram1|always1~0 ; yes                    ;
; sram:sram1|data_buffer[11]                          ; sram:sram1|always1~0 ; yes                    ;
; sram:sram1|data_buffer[5]                           ; sram:sram1|always1~0 ; yes                    ;
; sram:sram1|data_buffer[6]                           ; sram:sram1|always1~0 ; yes                    ;
; sram:sram1|data_buffer[4]                           ; sram:sram1|always1~0 ; yes                    ;
; sram:sram1|data_buffer[7]                           ; sram:sram1|always1~0 ; yes                    ;
; sram:sram1|data_buffer[2]                           ; sram:sram1|always1~0 ; yes                    ;
; sram:sram1|data_buffer[1]                           ; sram:sram1|always1~0 ; yes                    ;
; sram:sram1|data_buffer[0]                           ; sram:sram1|always1~0 ; yes                    ;
; sram:sram1|data_buffer[3]                           ; sram:sram1|always1~0 ; yes                    ;
; sram:sram1|data_buffer[13]                          ; sram:sram1|always1~0 ; yes                    ;
; sram:sram1|data_buffer[14]                          ; sram:sram1|always1~0 ; yes                    ;
; sram:sram1|data_buffer[12]                          ; sram:sram1|always1~0 ; yes                    ;
; sram:sram1|data_buffer[15]                          ; sram:sram1|always1~0 ; yes                    ;
; Number of user-specified and inferred latches = 34  ;                      ;                        ;
+-----------------------------------------------------+----------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; reset_tmp[1]                           ; Stuck at GND due to stuck port data_in ;
; sram:sram1|io_reset[0..15]             ; Stuck at GND due to stuck port data_in ;
; slowmethod                             ; Stuck at GND due to stuck port data_in ;
; slow[0]                                ; Stuck at GND due to stuck port data_in ;
; slow[1]                                ; Stuck at VCC due to stuck port data_in ;
; slow[2..3]                             ; Stuck at GND due to stuck port data_in ;
; fast[0]                                ; Stuck at VCC due to stuck port data_in ;
; fast[1..3]                             ; Stuck at GND due to stuck port data_in ;
; reset_tmp[0]                           ; Lost fanout                            ;
; Total Number of Removed Registers = 27 ;                                        ;
+----------------------------------------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                  ;
+---------------+---------------------------+--------------------------------------------------------------------------------------------------+
; Register name ; Reason for Removal        ; Registers Removed due to This Register                                                           ;
+---------------+---------------------------+--------------------------------------------------------------------------------------------------+
; reset_tmp[1]  ; Stuck at GND              ; slowmethod, slow[0], slow[1], slow[2], slow[3], fast[0], fast[1], fast[2], fast[3], reset_tmp[0] ;
;               ; due to stuck port data_in ;                                                                                                  ;
+---------------+---------------------------+--------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 262   ;
; Number of registers using Synchronous Clear  ; 77    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 128   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------+
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |recorder|debounce:debounce3|count[10] ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |recorder|sram:sram1|reset_counter[15] ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |recorder|debounce:debounce1|count[7]  ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |recorder|debounce:debounce2|count[17] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |recorder|i2c:i2c1|count_1[24]         ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |recorder|i2c:i2c1|reset_counter[5]    ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |recorder|adc:adc1|reg_count[4]        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |recorder|dac:dac1|counter_addr[4]     ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |recorder|dac:dac1|counter[4]          ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |recorder|i2c:i2c1|reset_state[1]      ;
; 3:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |recorder|sram:sram1|addr_o[17]        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------+


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:pll1|altpll:altpll_component ;
+-------------------------------+-------------------+---------------------------+
; Parameter Name                ; Value             ; Type                      ;
+-------------------------------+-------------------+---------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                   ;
; PLL_TYPE                      ; AUTO              ; Untyped                   ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                   ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                   ;
; SCAN_CHAIN                    ; LONG              ; Untyped                   ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                   ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer            ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                   ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                   ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                   ;
; LOCK_HIGH                     ; 1                 ; Untyped                   ;
; LOCK_LOW                      ; 1                 ; Untyped                   ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Signed Integer            ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Signed Integer            ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                   ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                   ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                   ;
; SKIP_VCO                      ; OFF               ; Untyped                   ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                   ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                   ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                   ;
; BANDWIDTH                     ; 0                 ; Untyped                   ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                   ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                   ;
; DOWN_SPREAD                   ; 0                 ; Untyped                   ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                   ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                   ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                   ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                   ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                   ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                   ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                   ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                   ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                   ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                   ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                   ;
; CLK0_MULTIPLY_BY              ; 6                 ; Signed Integer            ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                   ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                   ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                   ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                   ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                   ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                   ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                   ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                   ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                   ;
; CLK0_DIVIDE_BY                ; 25                ; Signed Integer            ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                   ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                   ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                   ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                   ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                   ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                   ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                   ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                   ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                   ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                   ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                   ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                   ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                   ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                   ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                   ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                   ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                   ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                   ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                   ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                   ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                   ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                   ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                   ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                   ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                   ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer            ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                   ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                   ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                   ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                   ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                   ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                   ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                   ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                   ;
; DPA_DIVIDER                   ; 0                 ; Untyped                   ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                   ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                   ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                   ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                   ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                   ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                   ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                   ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                   ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                   ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                   ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                   ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                   ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                   ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                   ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                   ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                   ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                   ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                   ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                   ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                   ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                   ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                   ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                   ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                   ;
; VCO_MIN                       ; 0                 ; Untyped                   ;
; VCO_MAX                       ; 0                 ; Untyped                   ;
; VCO_CENTER                    ; 0                 ; Untyped                   ;
; PFD_MIN                       ; 0                 ; Untyped                   ;
; PFD_MAX                       ; 0                 ; Untyped                   ;
; M_INITIAL                     ; 0                 ; Untyped                   ;
; M                             ; 0                 ; Untyped                   ;
; N                             ; 1                 ; Untyped                   ;
; M2                            ; 1                 ; Untyped                   ;
; N2                            ; 1                 ; Untyped                   ;
; SS                            ; 1                 ; Untyped                   ;
; C0_HIGH                       ; 0                 ; Untyped                   ;
; C1_HIGH                       ; 0                 ; Untyped                   ;
; C2_HIGH                       ; 0                 ; Untyped                   ;
; C3_HIGH                       ; 0                 ; Untyped                   ;
; C4_HIGH                       ; 0                 ; Untyped                   ;
; C5_HIGH                       ; 0                 ; Untyped                   ;
; C6_HIGH                       ; 0                 ; Untyped                   ;
; C7_HIGH                       ; 0                 ; Untyped                   ;
; C8_HIGH                       ; 0                 ; Untyped                   ;
; C9_HIGH                       ; 0                 ; Untyped                   ;
; C0_LOW                        ; 0                 ; Untyped                   ;
; C1_LOW                        ; 0                 ; Untyped                   ;
; C2_LOW                        ; 0                 ; Untyped                   ;
; C3_LOW                        ; 0                 ; Untyped                   ;
; C4_LOW                        ; 0                 ; Untyped                   ;
; C5_LOW                        ; 0                 ; Untyped                   ;
; C6_LOW                        ; 0                 ; Untyped                   ;
; C7_LOW                        ; 0                 ; Untyped                   ;
; C8_LOW                        ; 0                 ; Untyped                   ;
; C9_LOW                        ; 0                 ; Untyped                   ;
; C0_INITIAL                    ; 0                 ; Untyped                   ;
; C1_INITIAL                    ; 0                 ; Untyped                   ;
; C2_INITIAL                    ; 0                 ; Untyped                   ;
; C3_INITIAL                    ; 0                 ; Untyped                   ;
; C4_INITIAL                    ; 0                 ; Untyped                   ;
; C5_INITIAL                    ; 0                 ; Untyped                   ;
; C6_INITIAL                    ; 0                 ; Untyped                   ;
; C7_INITIAL                    ; 0                 ; Untyped                   ;
; C8_INITIAL                    ; 0                 ; Untyped                   ;
; C9_INITIAL                    ; 0                 ; Untyped                   ;
; C0_MODE                       ; BYPASS            ; Untyped                   ;
; C1_MODE                       ; BYPASS            ; Untyped                   ;
; C2_MODE                       ; BYPASS            ; Untyped                   ;
; C3_MODE                       ; BYPASS            ; Untyped                   ;
; C4_MODE                       ; BYPASS            ; Untyped                   ;
; C5_MODE                       ; BYPASS            ; Untyped                   ;
; C6_MODE                       ; BYPASS            ; Untyped                   ;
; C7_MODE                       ; BYPASS            ; Untyped                   ;
; C8_MODE                       ; BYPASS            ; Untyped                   ;
; C9_MODE                       ; BYPASS            ; Untyped                   ;
; C0_PH                         ; 0                 ; Untyped                   ;
; C1_PH                         ; 0                 ; Untyped                   ;
; C2_PH                         ; 0                 ; Untyped                   ;
; C3_PH                         ; 0                 ; Untyped                   ;
; C4_PH                         ; 0                 ; Untyped                   ;
; C5_PH                         ; 0                 ; Untyped                   ;
; C6_PH                         ; 0                 ; Untyped                   ;
; C7_PH                         ; 0                 ; Untyped                   ;
; C8_PH                         ; 0                 ; Untyped                   ;
; C9_PH                         ; 0                 ; Untyped                   ;
; L0_HIGH                       ; 1                 ; Untyped                   ;
; L1_HIGH                       ; 1                 ; Untyped                   ;
; G0_HIGH                       ; 1                 ; Untyped                   ;
; G1_HIGH                       ; 1                 ; Untyped                   ;
; G2_HIGH                       ; 1                 ; Untyped                   ;
; G3_HIGH                       ; 1                 ; Untyped                   ;
; E0_HIGH                       ; 1                 ; Untyped                   ;
; E1_HIGH                       ; 1                 ; Untyped                   ;
; E2_HIGH                       ; 1                 ; Untyped                   ;
; E3_HIGH                       ; 1                 ; Untyped                   ;
; L0_LOW                        ; 1                 ; Untyped                   ;
; L1_LOW                        ; 1                 ; Untyped                   ;
; G0_LOW                        ; 1                 ; Untyped                   ;
; G1_LOW                        ; 1                 ; Untyped                   ;
; G2_LOW                        ; 1                 ; Untyped                   ;
; G3_LOW                        ; 1                 ; Untyped                   ;
; E0_LOW                        ; 1                 ; Untyped                   ;
; E1_LOW                        ; 1                 ; Untyped                   ;
; E2_LOW                        ; 1                 ; Untyped                   ;
; E3_LOW                        ; 1                 ; Untyped                   ;
; L0_INITIAL                    ; 1                 ; Untyped                   ;
; L1_INITIAL                    ; 1                 ; Untyped                   ;
; G0_INITIAL                    ; 1                 ; Untyped                   ;
; G1_INITIAL                    ; 1                 ; Untyped                   ;
; G2_INITIAL                    ; 1                 ; Untyped                   ;
; G3_INITIAL                    ; 1                 ; Untyped                   ;
; E0_INITIAL                    ; 1                 ; Untyped                   ;
; E1_INITIAL                    ; 1                 ; Untyped                   ;
; E2_INITIAL                    ; 1                 ; Untyped                   ;
; E3_INITIAL                    ; 1                 ; Untyped                   ;
; L0_MODE                       ; BYPASS            ; Untyped                   ;
; L1_MODE                       ; BYPASS            ; Untyped                   ;
; G0_MODE                       ; BYPASS            ; Untyped                   ;
; G1_MODE                       ; BYPASS            ; Untyped                   ;
; G2_MODE                       ; BYPASS            ; Untyped                   ;
; G3_MODE                       ; BYPASS            ; Untyped                   ;
; E0_MODE                       ; BYPASS            ; Untyped                   ;
; E1_MODE                       ; BYPASS            ; Untyped                   ;
; E2_MODE                       ; BYPASS            ; Untyped                   ;
; E3_MODE                       ; BYPASS            ; Untyped                   ;
; L0_PH                         ; 0                 ; Untyped                   ;
; L1_PH                         ; 0                 ; Untyped                   ;
; G0_PH                         ; 0                 ; Untyped                   ;
; G1_PH                         ; 0                 ; Untyped                   ;
; G2_PH                         ; 0                 ; Untyped                   ;
; G3_PH                         ; 0                 ; Untyped                   ;
; E0_PH                         ; 0                 ; Untyped                   ;
; E1_PH                         ; 0                 ; Untyped                   ;
; E2_PH                         ; 0                 ; Untyped                   ;
; E3_PH                         ; 0                 ; Untyped                   ;
; M_PH                          ; 0                 ; Untyped                   ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                   ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                   ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                   ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                   ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                   ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                   ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                   ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                   ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                   ;
; CLK0_COUNTER                  ; G0                ; Untyped                   ;
; CLK1_COUNTER                  ; G0                ; Untyped                   ;
; CLK2_COUNTER                  ; G0                ; Untyped                   ;
; CLK3_COUNTER                  ; G0                ; Untyped                   ;
; CLK4_COUNTER                  ; G0                ; Untyped                   ;
; CLK5_COUNTER                  ; G0                ; Untyped                   ;
; CLK6_COUNTER                  ; E0                ; Untyped                   ;
; CLK7_COUNTER                  ; E1                ; Untyped                   ;
; CLK8_COUNTER                  ; E2                ; Untyped                   ;
; CLK9_COUNTER                  ; E3                ; Untyped                   ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                   ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                   ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                   ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                   ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                   ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                   ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                   ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                   ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                   ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                   ;
; M_TIME_DELAY                  ; 0                 ; Untyped                   ;
; N_TIME_DELAY                  ; 0                 ; Untyped                   ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                   ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                   ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                   ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                   ;
; ENABLE0_COUNTER               ; L0                ; Untyped                   ;
; ENABLE1_COUNTER               ; L0                ; Untyped                   ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                   ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                   ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                   ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                   ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                   ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                   ;
; VCO_POST_SCALE                ; 0                 ; Untyped                   ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                   ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                   ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                   ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                   ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                   ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                   ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                   ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                   ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                   ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                   ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                   ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                   ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                   ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                   ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                   ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                   ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                   ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                   ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                   ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                   ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                   ;
; PORT_CLK1                     ; PORT_UNUSED       ; Untyped                   ;
; PORT_CLK2                     ; PORT_UNUSED       ; Untyped                   ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                   ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                   ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                   ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                   ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                   ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                   ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                   ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                   ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                   ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                   ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                   ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                   ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                   ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                   ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                   ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                   ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                   ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                   ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                   ;
; PORT_ARESET                   ; PORT_USED         ; Untyped                   ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                   ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                   ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                   ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                   ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                   ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                   ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                   ;
; PORT_LOCKED                   ; PORT_USED         ; Untyped                   ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                   ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                   ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                   ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                   ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                   ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                   ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                   ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                   ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                   ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                   ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                   ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                   ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                   ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                   ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                   ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                   ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                   ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                   ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                   ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                   ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                   ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                   ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                   ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                   ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                   ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                   ;
; DEVICE_FAMILY                 ; Cyclone II        ; Untyped                   ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                   ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                   ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE            ;
+-------------------------------+-------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: debounce:debounce1 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; NDELAY         ; 6500  ; Signed Integer                         ;
; NBITS          ; 20    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: debounce:debounce2 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; NDELAY         ; 6500  ; Signed Integer                         ;
; NBITS          ; 20    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: debounce:debounce3 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; NDELAY         ; 6500  ; Signed Integer                         ;
; NBITS          ; 20    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                     ;
+-------------------------------+----------------------------------+
; Name                          ; Value                            ;
+-------------------------------+----------------------------------+
; Number of entity instances    ; 1                                ;
; Entity Instance               ; pll:pll1|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                           ;
;     -- PLL_TYPE               ; AUTO                             ;
;     -- PRIMARY_CLOCK          ; INCLK0                           ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                            ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                ;
;     -- VCO_MULTIPLY_BY        ; 0                                ;
;     -- VCO_DIVIDE_BY          ; 0                                ;
+-------------------------------+----------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll:pll1"                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; areset ; Input  ; Info     ; Explicitly unconnected                                                                                   ;
; locked ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version
    Info: Processing started: Fri Jul 16 12:35:52 2010
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off recorder -c recorder
Info: Found 1 design units, including 1 entities, in source file pll.v
    Info: Found entity 1: pll
Warning (10275): Verilog HDL Module Instantiation warning at recorder.v(57): ignored dangling comma in List of Port Connections
Warning: Using design file recorder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: recorder
Info: Elaborating entity "recorder" for the top level hierarchy
Info (10266): Verilog HDL Module Instantiation information at recorder.v(57): instance "pll1" connects port 0 to an empty expression
Info: Elaborating entity "pll" for hierarchy "pll:pll1"
Info: Elaborating entity "altpll" for hierarchy "pll:pll1|altpll:altpll_component"
Info: Elaborated megafunction instantiation "pll:pll1|altpll:altpll_component"
Info: Instantiated megafunction "pll:pll1|altpll:altpll_component" with the following parameter:
    Info: Parameter "clk0_divide_by" = "25"
    Info: Parameter "clk0_duty_cycle" = "50"
    Info: Parameter "clk0_multiply_by" = "6"
    Info: Parameter "clk0_phase_shift" = "0"
    Info: Parameter "compensate_clock" = "CLK0"
    Info: Parameter "gate_lock_signal" = "NO"
    Info: Parameter "inclk0_input_frequency" = "20000"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "invalid_lock_multiplier" = "5"
    Info: Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info: Parameter "lpm_type" = "altpll"
    Info: Parameter "operation_mode" = "NORMAL"
    Info: Parameter "port_activeclock" = "PORT_UNUSED"
    Info: Parameter "port_areset" = "PORT_USED"
    Info: Parameter "port_clkbad0" = "PORT_UNUSED"
    Info: Parameter "port_clkbad1" = "PORT_UNUSED"
    Info: Parameter "port_clkloss" = "PORT_UNUSED"
    Info: Parameter "port_clkswitch" = "PORT_UNUSED"
    Info: Parameter "port_configupdate" = "PORT_UNUSED"
    Info: Parameter "port_fbin" = "PORT_UNUSED"
    Info: Parameter "port_inclk0" = "PORT_USED"
    Info: Parameter "port_inclk1" = "PORT_UNUSED"
    Info: Parameter "port_locked" = "PORT_USED"
    Info: Parameter "port_pfdena" = "PORT_UNUSED"
    Info: Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info: Parameter "port_phasedone" = "PORT_UNUSED"
    Info: Parameter "port_phasestep" = "PORT_UNUSED"
    Info: Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info: Parameter "port_pllena" = "PORT_UNUSED"
    Info: Parameter "port_scanaclr" = "PORT_UNUSED"
    Info: Parameter "port_scanclk" = "PORT_UNUSED"
    Info: Parameter "port_scanclkena" = "PORT_UNUSED"
    Info: Parameter "port_scandata" = "PORT_UNUSED"
    Info: Parameter "port_scandataout" = "PORT_UNUSED"
    Info: Parameter "port_scandone" = "PORT_UNUSED"
    Info: Parameter "port_scanread" = "PORT_UNUSED"
    Info: Parameter "port_scanwrite" = "PORT_UNUSED"
    Info: Parameter "port_clk0" = "PORT_USED"
    Info: Parameter "port_clk1" = "PORT_UNUSED"
    Info: Parameter "port_clk2" = "PORT_UNUSED"
    Info: Parameter "port_clk3" = "PORT_UNUSED"
    Info: Parameter "port_clk4" = "PORT_UNUSED"
    Info: Parameter "port_clk5" = "PORT_UNUSED"
    Info: Parameter "port_clkena0" = "PORT_UNUSED"
    Info: Parameter "port_clkena1" = "PORT_UNUSED"
    Info: Parameter "port_clkena2" = "PORT_UNUSED"
    Info: Parameter "port_clkena3" = "PORT_UNUSED"
    Info: Parameter "port_clkena4" = "PORT_UNUSED"
    Info: Parameter "port_clkena5" = "PORT_UNUSED"
    Info: Parameter "port_extclk0" = "PORT_UNUSED"
    Info: Parameter "port_extclk1" = "PORT_UNUSED"
    Info: Parameter "port_extclk2" = "PORT_UNUSED"
    Info: Parameter "port_extclk3" = "PORT_UNUSED"
    Info: Parameter "valid_lock_multiplier" = "1"
Warning: Using design file i2c.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: i2c
Info: Elaborating entity "i2c" for hierarchy "i2c:i2c1"
Warning (10036): Verilog HDL or VHDL warning at i2c.v(27): object "start_ready" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at i2c.v(27): object "send_ready" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at i2c.v(29): object "send_counter" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at i2c.v(73): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at i2c.v(77): truncated value with size 32 to match size of target (7)
Warning (10030): Net "i2c_reset[0][0]" at i2c.v(22) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "i2c_reset[0][1]" at i2c.v(22) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "i2c_reset[0][2]" at i2c.v(22) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "i2c_reset[0][3]" at i2c.v(22) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "i2c_reset[0][4]" at i2c.v(22) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "i2c_reset[0][5]" at i2c.v(22) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "i2c_reset[0][6]" at i2c.v(22) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "i2c_reset[0][7]" at i2c.v(22) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "i2c_reset[0][8]" at i2c.v(22) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "i2c_reset[0][9]" at i2c.v(22) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "i2c_reset[0][10]" at i2c.v(22) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "i2c_reset[0][11]" at i2c.v(22) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "i2c_reset[0][12]" at i2c.v(22) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "i2c_reset[0][13]" at i2c.v(22) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "i2c_reset[0][14]" at i2c.v(22) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "i2c_reset[0][15]" at i2c.v(22) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "i2c_reset[0][16]" at i2c.v(22) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "i2c_reset[0][17]" at i2c.v(22) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "i2c_reset[0][18]" at i2c.v(22) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "i2c_reset[0][19]" at i2c.v(22) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "i2c_reset[0][20]" at i2c.v(22) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "i2c_reset[0][21]" at i2c.v(22) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "i2c_reset[0][22]" at i2c.v(22) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "i2c_reset[0][23]" at i2c.v(22) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "i2c_reset[0][24]" at i2c.v(22) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "i2c_reset[0][25]" at i2c.v(22) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "i2c_reset[0][26]" at i2c.v(22) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "i2c_reset[11][0]" at i2c.v(22) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "i2c_reset[11][1]" at i2c.v(22) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "i2c_reset[11][2]" at i2c.v(22) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "i2c_reset[11][3]" at i2c.v(22) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "i2c_reset[11][4]" at i2c.v(22) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "i2c_reset[11][5]" at i2c.v(22) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "i2c_reset[11][6]" at i2c.v(22) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "i2c_reset[11][7]" at i2c.v(22) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "i2c_reset[11][8]" at i2c.v(22) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "i2c_reset[11][9]" at i2c.v(22) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "i2c_reset[11][10]" at i2c.v(22) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "i2c_reset[11][11]" at i2c.v(22) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "i2c_reset[11][12]" at i2c.v(22) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "i2c_reset[11][13]" at i2c.v(22) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "i2c_reset[11][14]" at i2c.v(22) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "i2c_reset[11][15]" at i2c.v(22) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "i2c_reset[11][16]" at i2c.v(22) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "i2c_reset[11][17]" at i2c.v(22) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "i2c_reset[11][18]" at i2c.v(22) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "i2c_reset[11][19]" at i2c.v(22) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "i2c_reset[11][20]" at i2c.v(22) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "i2c_reset[11][21]" at i2c.v(22) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "i2c_reset[11][22]" at i2c.v(22) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "i2c_reset[11][23]" at i2c.v(22) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "i2c_reset[11][24]" at i2c.v(22) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "i2c_reset[11][25]" at i2c.v(22) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "i2c_reset[11][26]" at i2c.v(22) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "i2c_reset[12][0]" at i2c.v(22) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "i2c_reset[12][1]" at i2c.v(22) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "i2c_reset[12][2]" at i2c.v(22) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "i2c_reset[12][3]" at i2c.v(22) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "i2c_reset[12][4]" at i2c.v(22) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "i2c_reset[12][5]" at i2c.v(22) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "i2c_reset[12][6]" at i2c.v(22) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "i2c_reset[12][7]" at i2c.v(22) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "i2c_reset[12][8]" at i2c.v(22) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "i2c_reset[12][9]" at i2c.v(22) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "i2c_reset[12][10]" at i2c.v(22) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "i2c_reset[12][11]" at i2c.v(22) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "i2c_reset[12][12]" at i2c.v(22) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "i2c_reset[12][13]" at i2c.v(22) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "i2c_reset[12][14]" at i2c.v(22) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "i2c_reset[12][15]" at i2c.v(22) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "i2c_reset[12][16]" at i2c.v(22) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "i2c_reset[12][17]" at i2c.v(22) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "i2c_reset[12][18]" at i2c.v(22) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "i2c_reset[12][19]" at i2c.v(22) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "i2c_reset[12][20]" at i2c.v(22) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "i2c_reset[12][21]" at i2c.v(22) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "i2c_reset[12][22]" at i2c.v(22) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "i2c_reset[12][23]" at i2c.v(22) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "i2c_reset[12][24]" at i2c.v(22) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "i2c_reset[12][25]" at i2c.v(22) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "i2c_reset[12][26]" at i2c.v(22) has no driver or initial value, using a default initial value '0'
Warning: Using design file sram.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: sram
Info: Elaborating entity "sram" for hierarchy "sram:sram1"
Warning (10230): Verilog HDL assignment warning at sram.v(45): truncated value with size 32 to match size of target (18)
Warning (10240): Verilog HDL Always Construct warning at sram.v(63): inferring latch(es) for variable "we", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at sram.v(63): inferring latch(es) for variable "oe", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at sram.v(63): inferring latch(es) for variable "data_buffer", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at sram.v(63): inferring latch(es) for variable "io_buffer", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "io_buffer[0]" at sram.v(71)
Info (10041): Inferred latch for "io_buffer[1]" at sram.v(71)
Info (10041): Inferred latch for "io_buffer[2]" at sram.v(71)
Info (10041): Inferred latch for "io_buffer[3]" at sram.v(71)
Info (10041): Inferred latch for "io_buffer[4]" at sram.v(71)
Info (10041): Inferred latch for "io_buffer[5]" at sram.v(71)
Info (10041): Inferred latch for "io_buffer[6]" at sram.v(71)
Info (10041): Inferred latch for "io_buffer[7]" at sram.v(71)
Info (10041): Inferred latch for "io_buffer[8]" at sram.v(71)
Info (10041): Inferred latch for "io_buffer[9]" at sram.v(71)
Info (10041): Inferred latch for "io_buffer[10]" at sram.v(71)
Info (10041): Inferred latch for "io_buffer[11]" at sram.v(71)
Info (10041): Inferred latch for "io_buffer[12]" at sram.v(71)
Info (10041): Inferred latch for "io_buffer[13]" at sram.v(71)
Info (10041): Inferred latch for "io_buffer[14]" at sram.v(71)
Info (10041): Inferred latch for "io_buffer[15]" at sram.v(71)
Info (10041): Inferred latch for "data_buffer[0]" at sram.v(71)
Info (10041): Inferred latch for "data_buffer[1]" at sram.v(71)
Info (10041): Inferred latch for "data_buffer[2]" at sram.v(71)
Info (10041): Inferred latch for "data_buffer[3]" at sram.v(71)
Info (10041): Inferred latch for "data_buffer[4]" at sram.v(71)
Info (10041): Inferred latch for "data_buffer[5]" at sram.v(71)
Info (10041): Inferred latch for "data_buffer[6]" at sram.v(71)
Info (10041): Inferred latch for "data_buffer[7]" at sram.v(71)
Info (10041): Inferred latch for "data_buffer[8]" at sram.v(71)
Info (10041): Inferred latch for "data_buffer[9]" at sram.v(71)
Info (10041): Inferred latch for "data_buffer[10]" at sram.v(71)
Info (10041): Inferred latch for "data_buffer[11]" at sram.v(71)
Info (10041): Inferred latch for "data_buffer[12]" at sram.v(71)
Info (10041): Inferred latch for "data_buffer[13]" at sram.v(71)
Info (10041): Inferred latch for "data_buffer[14]" at sram.v(71)
Info (10041): Inferred latch for "data_buffer[15]" at sram.v(71)
Info (10041): Inferred latch for "oe" at sram.v(71)
Info (10041): Inferred latch for "we" at sram.v(71)
Warning (10238): Verilog Module Declaration warning at adc.v(7): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "adc"
Warning: Using design file adc.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: adc
Info: Elaborating entity "adc" for hierarchy "adc:adc1"
Warning (10230): Verilog HDL assignment warning at adc.v(64): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at adc.v(69): truncated value with size 32 to match size of target (18)
Warning: Using design file dac.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: dac
Info: Elaborating entity "dac" for hierarchy "dac:dac1"
Warning (10230): Verilog HDL assignment warning at dac.v(34): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at dac.v(36): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at dac.v(39): truncated value with size 32 to match size of target (5)
Warning: Using design file debounce.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: debounce
Info: Elaborating entity "debounce" for hierarchy "debounce:debounce1"
Warning (10230): Verilog HDL assignment warning at debounce.v(26): truncated value with size 32 to match size of target (20)
Warning: Tri-state node(s) do not directly drive top-level pin(s)
    Warning: Converted tri-state node "addr[17]" into a selector
    Warning: Converted tri-state node "addr[16]" into a selector
    Warning: Converted tri-state node "addr[15]" into a selector
    Warning: Converted tri-state node "addr[14]" into a selector
    Warning: Converted tri-state node "addr[13]" into a selector
    Warning: Converted tri-state node "addr[12]" into a selector
    Warning: Converted tri-state node "addr[11]" into a selector
    Warning: Converted tri-state node "addr[10]" into a selector
    Warning: Converted tri-state node "addr[9]" into a selector
    Warning: Converted tri-state node "addr[8]" into a selector
    Warning: Converted tri-state node "addr[7]" into a selector
    Warning: Converted tri-state node "addr[6]" into a selector
    Warning: Converted tri-state node "addr[5]" into a selector
    Warning: Converted tri-state node "addr[4]" into a selector
    Warning: Converted tri-state node "addr[3]" into a selector
    Warning: Converted tri-state node "addr[2]" into a selector
    Warning: Converted tri-state node "addr[1]" into a selector
    Warning: Converted tri-state node "addr[0]" into a selector
Warning: 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning: Tri-state node(s) do not directly drive top-level pin(s)
    Warning: Converted the fan-out from the tri-state buffer "adc:adc1|data[10]" to the node "dac:dac1|Mux0" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "adc:adc1|data[9]" to the node "dac:dac1|Mux0" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "adc:adc1|data[8]" to the node "dac:dac1|Mux0" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "adc:adc1|data[11]" to the node "dac:dac1|Mux0" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "adc:adc1|data[5]" to the node "dac:dac1|Mux0" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "adc:adc1|data[6]" to the node "dac:dac1|Mux0" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "adc:adc1|data[4]" to the node "dac:dac1|Mux0" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "adc:adc1|data[7]" to the node "dac:dac1|Mux0" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "adc:adc1|data[2]" to the node "dac:dac1|Mux0" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "adc:adc1|data[1]" to the node "dac:dac1|Mux0" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "adc:adc1|data[0]" to the node "dac:dac1|Mux0" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "adc:adc1|data[3]" to the node "dac:dac1|Mux0" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "adc:adc1|data[13]" to the node "dac:dac1|Mux0" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "adc:adc1|data[14]" to the node "dac:dac1|Mux0" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "adc:adc1|data[12]" to the node "dac:dac1|Mux0" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "adc:adc1|data[15]" to the node "dac:dac1|Mux0" into an OR gate
Warning: Latch sram:sram1|io_buffer[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal debounce:debounce3|clean
Warning: Latch sram:sram1|io_buffer[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal debounce:debounce3|clean
Warning: Latch sram:sram1|io_buffer[2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal debounce:debounce3|clean
Warning: Latch sram:sram1|io_buffer[3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal debounce:debounce3|clean
Warning: Latch sram:sram1|io_buffer[4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal debounce:debounce3|clean
Warning: Latch sram:sram1|io_buffer[5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal debounce:debounce3|clean
Warning: Latch sram:sram1|io_buffer[6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal debounce:debounce3|clean
Warning: Latch sram:sram1|io_buffer[7] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal debounce:debounce3|clean
Warning: Latch sram:sram1|io_buffer[8] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal debounce:debounce3|clean
Warning: Latch sram:sram1|io_buffer[9] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal debounce:debounce3|clean
Warning: Latch sram:sram1|io_buffer[10] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal debounce:debounce3|clean
Warning: Latch sram:sram1|io_buffer[11] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal debounce:debounce3|clean
Warning: Latch sram:sram1|io_buffer[12] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal debounce:debounce3|clean
Warning: Latch sram:sram1|io_buffer[13] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal debounce:debounce3|clean
Warning: Latch sram:sram1|io_buffer[14] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal debounce:debounce3|clean
Warning: Latch sram:sram1|io_buffer[15] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal debounce:debounce3|clean
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "ub" is stuck at GND
    Warning (13410): Pin "lb" is stuck at GND
Info: 1 registers lost all their fanouts during netlist optimizations. The first 1 are displayed below.
    Info: Register "reset_tmp[0]" lost all its fanouts during netlist optimizations.
Info: Implemented 569 device resources after synthesis - the final resource count might be different
    Info: Implemented 8 input pins
    Info: Implemented 27 output pins
    Info: Implemented 16 bidirectional pins
    Info: Implemented 517 logic cells
    Info: Implemented 1 ClockLock PLLs
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 177 warnings
    Info: Peak virtual memory: 185 megabytes
    Info: Processing ended: Fri Jul 16 12:36:16 2010
    Info: Elapsed time: 00:00:24
    Info: Total CPU time (on all processors): 00:00:23


