
Temp_conv.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b15c  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000e8  0800b2ec  0800b2ec  0000c2ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b3d4  0800b3d4  0000d06c  2**0
                  CONTENTS
  4 .ARM          00000008  0800b3d4  0800b3d4  0000c3d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b3dc  0800b3dc  0000d06c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b3dc  0800b3dc  0000c3dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b3e0  0800b3e0  0000c3e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  0800b3e4  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002280  2000006c  0800b450  0000d06c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200022ec  0800b450  0000d2ec  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000d06c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002ae64  00000000  00000000  0000d09c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000051e1  00000000  00000000  00037f00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000027a8  00000000  00000000  0003d0e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001ef2  00000000  00000000  0003f890  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00006a84  00000000  00000000  00041782  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002c966  00000000  00000000  00048206  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0011da33  00000000  00000000  00074b6c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0019259f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000b468  00000000  00000000  001925e4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000066  00000000  00000000  0019da4c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000006c 	.word	0x2000006c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800b2d4 	.word	0x0800b2d4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000070 	.word	0x20000070
 80001cc:	0800b2d4 	.word	0x0800b2d4

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b96a 	b.w	800055c <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	460c      	mov	r4, r1
 80002a8:	2b00      	cmp	r3, #0
 80002aa:	d14e      	bne.n	800034a <__udivmoddi4+0xaa>
 80002ac:	4694      	mov	ip, r2
 80002ae:	458c      	cmp	ip, r1
 80002b0:	4686      	mov	lr, r0
 80002b2:	fab2 f282 	clz	r2, r2
 80002b6:	d962      	bls.n	800037e <__udivmoddi4+0xde>
 80002b8:	b14a      	cbz	r2, 80002ce <__udivmoddi4+0x2e>
 80002ba:	f1c2 0320 	rsb	r3, r2, #32
 80002be:	4091      	lsls	r1, r2
 80002c0:	fa20 f303 	lsr.w	r3, r0, r3
 80002c4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002c8:	4319      	orrs	r1, r3
 80002ca:	fa00 fe02 	lsl.w	lr, r0, r2
 80002ce:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002d2:	fa1f f68c 	uxth.w	r6, ip
 80002d6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002da:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002de:	fb07 1114 	mls	r1, r7, r4, r1
 80002e2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002e6:	fb04 f106 	mul.w	r1, r4, r6
 80002ea:	4299      	cmp	r1, r3
 80002ec:	d90a      	bls.n	8000304 <__udivmoddi4+0x64>
 80002ee:	eb1c 0303 	adds.w	r3, ip, r3
 80002f2:	f104 30ff 	add.w	r0, r4, #4294967295
 80002f6:	f080 8112 	bcs.w	800051e <__udivmoddi4+0x27e>
 80002fa:	4299      	cmp	r1, r3
 80002fc:	f240 810f 	bls.w	800051e <__udivmoddi4+0x27e>
 8000300:	3c02      	subs	r4, #2
 8000302:	4463      	add	r3, ip
 8000304:	1a59      	subs	r1, r3, r1
 8000306:	fa1f f38e 	uxth.w	r3, lr
 800030a:	fbb1 f0f7 	udiv	r0, r1, r7
 800030e:	fb07 1110 	mls	r1, r7, r0, r1
 8000312:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000316:	fb00 f606 	mul.w	r6, r0, r6
 800031a:	429e      	cmp	r6, r3
 800031c:	d90a      	bls.n	8000334 <__udivmoddi4+0x94>
 800031e:	eb1c 0303 	adds.w	r3, ip, r3
 8000322:	f100 31ff 	add.w	r1, r0, #4294967295
 8000326:	f080 80fc 	bcs.w	8000522 <__udivmoddi4+0x282>
 800032a:	429e      	cmp	r6, r3
 800032c:	f240 80f9 	bls.w	8000522 <__udivmoddi4+0x282>
 8000330:	4463      	add	r3, ip
 8000332:	3802      	subs	r0, #2
 8000334:	1b9b      	subs	r3, r3, r6
 8000336:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800033a:	2100      	movs	r1, #0
 800033c:	b11d      	cbz	r5, 8000346 <__udivmoddi4+0xa6>
 800033e:	40d3      	lsrs	r3, r2
 8000340:	2200      	movs	r2, #0
 8000342:	e9c5 3200 	strd	r3, r2, [r5]
 8000346:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800034a:	428b      	cmp	r3, r1
 800034c:	d905      	bls.n	800035a <__udivmoddi4+0xba>
 800034e:	b10d      	cbz	r5, 8000354 <__udivmoddi4+0xb4>
 8000350:	e9c5 0100 	strd	r0, r1, [r5]
 8000354:	2100      	movs	r1, #0
 8000356:	4608      	mov	r0, r1
 8000358:	e7f5      	b.n	8000346 <__udivmoddi4+0xa6>
 800035a:	fab3 f183 	clz	r1, r3
 800035e:	2900      	cmp	r1, #0
 8000360:	d146      	bne.n	80003f0 <__udivmoddi4+0x150>
 8000362:	42a3      	cmp	r3, r4
 8000364:	d302      	bcc.n	800036c <__udivmoddi4+0xcc>
 8000366:	4290      	cmp	r0, r2
 8000368:	f0c0 80f0 	bcc.w	800054c <__udivmoddi4+0x2ac>
 800036c:	1a86      	subs	r6, r0, r2
 800036e:	eb64 0303 	sbc.w	r3, r4, r3
 8000372:	2001      	movs	r0, #1
 8000374:	2d00      	cmp	r5, #0
 8000376:	d0e6      	beq.n	8000346 <__udivmoddi4+0xa6>
 8000378:	e9c5 6300 	strd	r6, r3, [r5]
 800037c:	e7e3      	b.n	8000346 <__udivmoddi4+0xa6>
 800037e:	2a00      	cmp	r2, #0
 8000380:	f040 8090 	bne.w	80004a4 <__udivmoddi4+0x204>
 8000384:	eba1 040c 	sub.w	r4, r1, ip
 8000388:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800038c:	fa1f f78c 	uxth.w	r7, ip
 8000390:	2101      	movs	r1, #1
 8000392:	fbb4 f6f8 	udiv	r6, r4, r8
 8000396:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800039a:	fb08 4416 	mls	r4, r8, r6, r4
 800039e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003a2:	fb07 f006 	mul.w	r0, r7, r6
 80003a6:	4298      	cmp	r0, r3
 80003a8:	d908      	bls.n	80003bc <__udivmoddi4+0x11c>
 80003aa:	eb1c 0303 	adds.w	r3, ip, r3
 80003ae:	f106 34ff 	add.w	r4, r6, #4294967295
 80003b2:	d202      	bcs.n	80003ba <__udivmoddi4+0x11a>
 80003b4:	4298      	cmp	r0, r3
 80003b6:	f200 80cd 	bhi.w	8000554 <__udivmoddi4+0x2b4>
 80003ba:	4626      	mov	r6, r4
 80003bc:	1a1c      	subs	r4, r3, r0
 80003be:	fa1f f38e 	uxth.w	r3, lr
 80003c2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003c6:	fb08 4410 	mls	r4, r8, r0, r4
 80003ca:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003ce:	fb00 f707 	mul.w	r7, r0, r7
 80003d2:	429f      	cmp	r7, r3
 80003d4:	d908      	bls.n	80003e8 <__udivmoddi4+0x148>
 80003d6:	eb1c 0303 	adds.w	r3, ip, r3
 80003da:	f100 34ff 	add.w	r4, r0, #4294967295
 80003de:	d202      	bcs.n	80003e6 <__udivmoddi4+0x146>
 80003e0:	429f      	cmp	r7, r3
 80003e2:	f200 80b0 	bhi.w	8000546 <__udivmoddi4+0x2a6>
 80003e6:	4620      	mov	r0, r4
 80003e8:	1bdb      	subs	r3, r3, r7
 80003ea:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003ee:	e7a5      	b.n	800033c <__udivmoddi4+0x9c>
 80003f0:	f1c1 0620 	rsb	r6, r1, #32
 80003f4:	408b      	lsls	r3, r1
 80003f6:	fa22 f706 	lsr.w	r7, r2, r6
 80003fa:	431f      	orrs	r7, r3
 80003fc:	fa20 fc06 	lsr.w	ip, r0, r6
 8000400:	fa04 f301 	lsl.w	r3, r4, r1
 8000404:	ea43 030c 	orr.w	r3, r3, ip
 8000408:	40f4      	lsrs	r4, r6
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	0c38      	lsrs	r0, r7, #16
 8000410:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000414:	fbb4 fef0 	udiv	lr, r4, r0
 8000418:	fa1f fc87 	uxth.w	ip, r7
 800041c:	fb00 441e 	mls	r4, r0, lr, r4
 8000420:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000424:	fb0e f90c 	mul.w	r9, lr, ip
 8000428:	45a1      	cmp	r9, r4
 800042a:	fa02 f201 	lsl.w	r2, r2, r1
 800042e:	d90a      	bls.n	8000446 <__udivmoddi4+0x1a6>
 8000430:	193c      	adds	r4, r7, r4
 8000432:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000436:	f080 8084 	bcs.w	8000542 <__udivmoddi4+0x2a2>
 800043a:	45a1      	cmp	r9, r4
 800043c:	f240 8081 	bls.w	8000542 <__udivmoddi4+0x2a2>
 8000440:	f1ae 0e02 	sub.w	lr, lr, #2
 8000444:	443c      	add	r4, r7
 8000446:	eba4 0409 	sub.w	r4, r4, r9
 800044a:	fa1f f983 	uxth.w	r9, r3
 800044e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000452:	fb00 4413 	mls	r4, r0, r3, r4
 8000456:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800045a:	fb03 fc0c 	mul.w	ip, r3, ip
 800045e:	45a4      	cmp	ip, r4
 8000460:	d907      	bls.n	8000472 <__udivmoddi4+0x1d2>
 8000462:	193c      	adds	r4, r7, r4
 8000464:	f103 30ff 	add.w	r0, r3, #4294967295
 8000468:	d267      	bcs.n	800053a <__udivmoddi4+0x29a>
 800046a:	45a4      	cmp	ip, r4
 800046c:	d965      	bls.n	800053a <__udivmoddi4+0x29a>
 800046e:	3b02      	subs	r3, #2
 8000470:	443c      	add	r4, r7
 8000472:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000476:	fba0 9302 	umull	r9, r3, r0, r2
 800047a:	eba4 040c 	sub.w	r4, r4, ip
 800047e:	429c      	cmp	r4, r3
 8000480:	46ce      	mov	lr, r9
 8000482:	469c      	mov	ip, r3
 8000484:	d351      	bcc.n	800052a <__udivmoddi4+0x28a>
 8000486:	d04e      	beq.n	8000526 <__udivmoddi4+0x286>
 8000488:	b155      	cbz	r5, 80004a0 <__udivmoddi4+0x200>
 800048a:	ebb8 030e 	subs.w	r3, r8, lr
 800048e:	eb64 040c 	sbc.w	r4, r4, ip
 8000492:	fa04 f606 	lsl.w	r6, r4, r6
 8000496:	40cb      	lsrs	r3, r1
 8000498:	431e      	orrs	r6, r3
 800049a:	40cc      	lsrs	r4, r1
 800049c:	e9c5 6400 	strd	r6, r4, [r5]
 80004a0:	2100      	movs	r1, #0
 80004a2:	e750      	b.n	8000346 <__udivmoddi4+0xa6>
 80004a4:	f1c2 0320 	rsb	r3, r2, #32
 80004a8:	fa20 f103 	lsr.w	r1, r0, r3
 80004ac:	fa0c fc02 	lsl.w	ip, ip, r2
 80004b0:	fa24 f303 	lsr.w	r3, r4, r3
 80004b4:	4094      	lsls	r4, r2
 80004b6:	430c      	orrs	r4, r1
 80004b8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004bc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004c0:	fa1f f78c 	uxth.w	r7, ip
 80004c4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004c8:	fb08 3110 	mls	r1, r8, r0, r3
 80004cc:	0c23      	lsrs	r3, r4, #16
 80004ce:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004d2:	fb00 f107 	mul.w	r1, r0, r7
 80004d6:	4299      	cmp	r1, r3
 80004d8:	d908      	bls.n	80004ec <__udivmoddi4+0x24c>
 80004da:	eb1c 0303 	adds.w	r3, ip, r3
 80004de:	f100 36ff 	add.w	r6, r0, #4294967295
 80004e2:	d22c      	bcs.n	800053e <__udivmoddi4+0x29e>
 80004e4:	4299      	cmp	r1, r3
 80004e6:	d92a      	bls.n	800053e <__udivmoddi4+0x29e>
 80004e8:	3802      	subs	r0, #2
 80004ea:	4463      	add	r3, ip
 80004ec:	1a5b      	subs	r3, r3, r1
 80004ee:	b2a4      	uxth	r4, r4
 80004f0:	fbb3 f1f8 	udiv	r1, r3, r8
 80004f4:	fb08 3311 	mls	r3, r8, r1, r3
 80004f8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80004fc:	fb01 f307 	mul.w	r3, r1, r7
 8000500:	42a3      	cmp	r3, r4
 8000502:	d908      	bls.n	8000516 <__udivmoddi4+0x276>
 8000504:	eb1c 0404 	adds.w	r4, ip, r4
 8000508:	f101 36ff 	add.w	r6, r1, #4294967295
 800050c:	d213      	bcs.n	8000536 <__udivmoddi4+0x296>
 800050e:	42a3      	cmp	r3, r4
 8000510:	d911      	bls.n	8000536 <__udivmoddi4+0x296>
 8000512:	3902      	subs	r1, #2
 8000514:	4464      	add	r4, ip
 8000516:	1ae4      	subs	r4, r4, r3
 8000518:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800051c:	e739      	b.n	8000392 <__udivmoddi4+0xf2>
 800051e:	4604      	mov	r4, r0
 8000520:	e6f0      	b.n	8000304 <__udivmoddi4+0x64>
 8000522:	4608      	mov	r0, r1
 8000524:	e706      	b.n	8000334 <__udivmoddi4+0x94>
 8000526:	45c8      	cmp	r8, r9
 8000528:	d2ae      	bcs.n	8000488 <__udivmoddi4+0x1e8>
 800052a:	ebb9 0e02 	subs.w	lr, r9, r2
 800052e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000532:	3801      	subs	r0, #1
 8000534:	e7a8      	b.n	8000488 <__udivmoddi4+0x1e8>
 8000536:	4631      	mov	r1, r6
 8000538:	e7ed      	b.n	8000516 <__udivmoddi4+0x276>
 800053a:	4603      	mov	r3, r0
 800053c:	e799      	b.n	8000472 <__udivmoddi4+0x1d2>
 800053e:	4630      	mov	r0, r6
 8000540:	e7d4      	b.n	80004ec <__udivmoddi4+0x24c>
 8000542:	46d6      	mov	lr, sl
 8000544:	e77f      	b.n	8000446 <__udivmoddi4+0x1a6>
 8000546:	4463      	add	r3, ip
 8000548:	3802      	subs	r0, #2
 800054a:	e74d      	b.n	80003e8 <__udivmoddi4+0x148>
 800054c:	4606      	mov	r6, r0
 800054e:	4623      	mov	r3, r4
 8000550:	4608      	mov	r0, r1
 8000552:	e70f      	b.n	8000374 <__udivmoddi4+0xd4>
 8000554:	3e02      	subs	r6, #2
 8000556:	4463      	add	r3, ip
 8000558:	e730      	b.n	80003bc <__udivmoddi4+0x11c>
 800055a:	bf00      	nop

0800055c <__aeabi_idiv0>:
 800055c:	4770      	bx	lr
 800055e:	bf00      	nop

08000560 <__io_putchar>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

int __io_putchar(int ch)
{
 8000560:	b580      	push	{r7, lr}
 8000562:	b082      	sub	sp, #8
 8000564:	af00      	add	r7, sp, #0
 8000566:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, 0xFFFF);
 8000568:	1d39      	adds	r1, r7, #4
 800056a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800056e:	2201      	movs	r2, #1
 8000570:	4803      	ldr	r0, [pc, #12]	@ (8000580 <__io_putchar+0x20>)
 8000572:	f005 fcaf 	bl	8005ed4 <HAL_UART_Transmit>
	return ch;
 8000576:	687b      	ldr	r3, [r7, #4]
}
 8000578:	4618      	mov	r0, r3
 800057a:	3708      	adds	r7, #8
 800057c:	46bd      	mov	sp, r7
 800057e:	bd80      	pop	{r7, pc}
 8000580:	2000026c 	.word	0x2000026c

08000584 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8000584:	b580      	push	{r7, lr}
 8000586:	b082      	sub	sp, #8
 8000588:	af00      	add	r7, sp, #0
 800058a:	6078      	str	r0, [r7, #4]
    if(hadc->Instance == ADC1) /* Check if the interrupt comes from ACD1 */
 800058c:	687b      	ldr	r3, [r7, #4]
 800058e:	681b      	ldr	r3, [r3, #0]
 8000590:	4a05      	ldr	r2, [pc, #20]	@ (80005a8 <HAL_ADC_ConvCpltCallback+0x24>)
 8000592:	4293      	cmp	r3, r2
 8000594:	d104      	bne.n	80005a0 <HAL_ADC_ConvCpltCallback+0x1c>
    {
    	osSemaphoreRelease(ADC_CompleteHandle);
 8000596:	4b05      	ldr	r3, [pc, #20]	@ (80005ac <HAL_ADC_ConvCpltCallback+0x28>)
 8000598:	681b      	ldr	r3, [r3, #0]
 800059a:	4618      	mov	r0, r3
 800059c:	f006 fe90 	bl	80072c0 <osSemaphoreRelease>

    }
}
 80005a0:	bf00      	nop
 80005a2:	3708      	adds	r7, #8
 80005a4:	46bd      	mov	sp, r7
 80005a6:	bd80      	pop	{r7, pc}
 80005a8:	50040000 	.word	0x50040000
 80005ac:	20000864 	.word	0x20000864

080005b0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005b0:	b580      	push	{r7, lr}
 80005b2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005b4:	f001 f907 	bl	80017c6 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005b8:	f000 f840 	bl	800063c <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 80005bc:	f000 f8a0 	bl	8000700 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005c0:	f000 fb00 	bl	8000bc4 <MX_GPIO_Init>
  MX_DFSDM1_Init();
 80005c4:	f000 f942 	bl	800084c <MX_DFSDM1_Init>
  MX_I2C2_Init();
 80005c8:	f000 f978 	bl	80008bc <MX_I2C2_Init>
  MX_QUADSPI_Init();
 80005cc:	f000 f9b4 	bl	8000938 <MX_QUADSPI_Init>
  MX_SPI3_Init();
 80005d0:	f000 f9d8 	bl	8000984 <MX_SPI3_Init>
  MX_USART1_UART_Init();
 80005d4:	f000 fa68 	bl	8000aa8 <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 80005d8:	f000 fa96 	bl	8000b08 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 80005dc:	f000 fac4 	bl	8000b68 <MX_USB_OTG_FS_PCD_Init>
  MX_ADC1_Init();
 80005e0:	f000 f8bc 	bl	800075c <MX_ADC1_Init>
  MX_TIM1_Init();
 80005e4:	f000 fa0c 	bl	8000a00 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */

  HAL_ADC_Start_IT(&hadc1);
 80005e8:	480d      	ldr	r0, [pc, #52]	@ (8000620 <main+0x70>)
 80005ea:	f001 fccb 	bl	8001f84 <HAL_ADC_Start_IT>
  HAL_TIM_Base_Start_IT(&htim1);
 80005ee:	480d      	ldr	r0, [pc, #52]	@ (8000624 <main+0x74>)
 80005f0:	f005 f920 	bl	8005834 <HAL_TIM_Base_Start_IT>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80005f4:	f006 fcac 	bl	8006f50 <osKernelInitialize>
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* creation of ADC_Complete */
  ADC_CompleteHandle = osSemaphoreNew(1, 0, &ADC_Complete_attributes);
 80005f8:	4a0b      	ldr	r2, [pc, #44]	@ (8000628 <main+0x78>)
 80005fa:	2100      	movs	r1, #0
 80005fc:	2001      	movs	r0, #1
 80005fe:	f006 fd83 	bl	8007108 <osSemaphoreNew>
 8000602:	4603      	mov	r3, r0
 8000604:	4a09      	ldr	r2, [pc, #36]	@ (800062c <main+0x7c>)
 8000606:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000608:	4a09      	ldr	r2, [pc, #36]	@ (8000630 <main+0x80>)
 800060a:	2100      	movs	r1, #0
 800060c:	4809      	ldr	r0, [pc, #36]	@ (8000634 <main+0x84>)
 800060e:	f006 fce9 	bl	8006fe4 <osThreadNew>
 8000612:	4603      	mov	r3, r0
 8000614:	4a08      	ldr	r2, [pc, #32]	@ (8000638 <main+0x88>)
 8000616:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000618:	f006 fcbe 	bl	8006f98 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800061c:	bf00      	nop
 800061e:	e7fd      	b.n	800061c <main+0x6c>
 8000620:	20000088 	.word	0x20000088
 8000624:	20000220 	.word	0x20000220
 8000628:	0800b348 	.word	0x0800b348
 800062c:	20000864 	.word	0x20000864
 8000630:	0800b324 	.word	0x0800b324
 8000634:	08000ed5 	.word	0x08000ed5
 8000638:	20000860 	.word	0x20000860

0800063c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800063c:	b580      	push	{r7, lr}
 800063e:	b096      	sub	sp, #88	@ 0x58
 8000640:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000642:	f107 0314 	add.w	r3, r7, #20
 8000646:	2244      	movs	r2, #68	@ 0x44
 8000648:	2100      	movs	r1, #0
 800064a:	4618      	mov	r0, r3
 800064c:	f00a f81b 	bl	800a686 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000650:	463b      	mov	r3, r7
 8000652:	2200      	movs	r2, #0
 8000654:	601a      	str	r2, [r3, #0]
 8000656:	605a      	str	r2, [r3, #4]
 8000658:	609a      	str	r2, [r3, #8]
 800065a:	60da      	str	r2, [r3, #12]
 800065c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800065e:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000662:	f003 fbff 	bl	8003e64 <HAL_PWREx_ControlVoltageScaling>
 8000666:	4603      	mov	r3, r0
 8000668:	2b00      	cmp	r3, #0
 800066a:	d001      	beq.n	8000670 <SystemClock_Config+0x34>
  {
    Error_Handler();
 800066c:	f000 fc50 	bl	8000f10 <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000670:	f003 fbda 	bl	8003e28 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8000674:	4b21      	ldr	r3, [pc, #132]	@ (80006fc <SystemClock_Config+0xc0>)
 8000676:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800067a:	4a20      	ldr	r2, [pc, #128]	@ (80006fc <SystemClock_Config+0xc0>)
 800067c:	f023 0318 	bic.w	r3, r3, #24
 8000680:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8000684:	2314      	movs	r3, #20
 8000686:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000688:	2301      	movs	r3, #1
 800068a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800068c:	2301      	movs	r3, #1
 800068e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000690:	2300      	movs	r3, #0
 8000692:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000694:	2360      	movs	r3, #96	@ 0x60
 8000696:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000698:	2302      	movs	r3, #2
 800069a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 800069c:	2301      	movs	r3, #1
 800069e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80006a0:	2301      	movs	r3, #1
 80006a2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 80006a4:	2328      	movs	r3, #40	@ 0x28
 80006a6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80006a8:	2307      	movs	r3, #7
 80006aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80006ac:	2302      	movs	r3, #2
 80006ae:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80006b0:	2302      	movs	r3, #2
 80006b2:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006b4:	f107 0314 	add.w	r3, r7, #20
 80006b8:	4618      	mov	r0, r3
 80006ba:	f003 fcf5 	bl	80040a8 <HAL_RCC_OscConfig>
 80006be:	4603      	mov	r3, r0
 80006c0:	2b00      	cmp	r3, #0
 80006c2:	d001      	beq.n	80006c8 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 80006c4:	f000 fc24 	bl	8000f10 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006c8:	230f      	movs	r3, #15
 80006ca:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006cc:	2303      	movs	r3, #3
 80006ce:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006d0:	2300      	movs	r3, #0
 80006d2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80006d4:	2300      	movs	r3, #0
 80006d6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006d8:	2300      	movs	r3, #0
 80006da:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80006dc:	463b      	mov	r3, r7
 80006de:	2104      	movs	r1, #4
 80006e0:	4618      	mov	r0, r3
 80006e2:	f004 f8bd 	bl	8004860 <HAL_RCC_ClockConfig>
 80006e6:	4603      	mov	r3, r0
 80006e8:	2b00      	cmp	r3, #0
 80006ea:	d001      	beq.n	80006f0 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 80006ec:	f000 fc10 	bl	8000f10 <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 80006f0:	f004 fdc4 	bl	800527c <HAL_RCCEx_EnableMSIPLLMode>
}
 80006f4:	bf00      	nop
 80006f6:	3758      	adds	r7, #88	@ 0x58
 80006f8:	46bd      	mov	sp, r7
 80006fa:	bd80      	pop	{r7, pc}
 80006fc:	40021000 	.word	0x40021000

08000700 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8000700:	b580      	push	{r7, lr}
 8000702:	b0a2      	sub	sp, #136	@ 0x88
 8000704:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000706:	463b      	mov	r3, r7
 8000708:	2288      	movs	r2, #136	@ 0x88
 800070a:	2100      	movs	r1, #0
 800070c:	4618      	mov	r0, r3
 800070e:	f009 ffba 	bl	800a686 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB|RCC_PERIPHCLK_ADC;
 8000712:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8000716:	603b      	str	r3, [r7, #0]
  PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8000718:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800071c:	67bb      	str	r3, [r7, #120]	@ 0x78
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 800071e:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8000722:	66fb      	str	r3, [r7, #108]	@ 0x6c
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8000724:	2301      	movs	r3, #1
 8000726:	607b      	str	r3, [r7, #4]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8000728:	2301      	movs	r3, #1
 800072a:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 800072c:	2318      	movs	r3, #24
 800072e:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8000730:	2307      	movs	r3, #7
 8000732:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8000734:	2302      	movs	r3, #2
 8000736:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8000738:	2302      	movs	r3, #2
 800073a:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK|RCC_PLLSAI1_ADC1CLK;
 800073c:	f04f 7388 	mov.w	r3, #17825792	@ 0x1100000
 8000740:	61fb      	str	r3, [r7, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000742:	463b      	mov	r3, r7
 8000744:	4618      	mov	r0, r3
 8000746:	f004 faaf 	bl	8004ca8 <HAL_RCCEx_PeriphCLKConfig>
 800074a:	4603      	mov	r3, r0
 800074c:	2b00      	cmp	r3, #0
 800074e:	d001      	beq.n	8000754 <PeriphCommonClock_Config+0x54>
  {
    Error_Handler();
 8000750:	f000 fbde 	bl	8000f10 <Error_Handler>
  }
}
 8000754:	bf00      	nop
 8000756:	3788      	adds	r7, #136	@ 0x88
 8000758:	46bd      	mov	sp, r7
 800075a:	bd80      	pop	{r7, pc}

0800075c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800075c:	b580      	push	{r7, lr}
 800075e:	b08a      	sub	sp, #40	@ 0x28
 8000760:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000762:	f107 031c 	add.w	r3, r7, #28
 8000766:	2200      	movs	r2, #0
 8000768:	601a      	str	r2, [r3, #0]
 800076a:	605a      	str	r2, [r3, #4]
 800076c:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800076e:	1d3b      	adds	r3, r7, #4
 8000770:	2200      	movs	r2, #0
 8000772:	601a      	str	r2, [r3, #0]
 8000774:	605a      	str	r2, [r3, #4]
 8000776:	609a      	str	r2, [r3, #8]
 8000778:	60da      	str	r2, [r3, #12]
 800077a:	611a      	str	r2, [r3, #16]
 800077c:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800077e:	4b30      	ldr	r3, [pc, #192]	@ (8000840 <MX_ADC1_Init+0xe4>)
 8000780:	4a30      	ldr	r2, [pc, #192]	@ (8000844 <MX_ADC1_Init+0xe8>)
 8000782:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000784:	4b2e      	ldr	r3, [pc, #184]	@ (8000840 <MX_ADC1_Init+0xe4>)
 8000786:	2200      	movs	r2, #0
 8000788:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800078a:	4b2d      	ldr	r3, [pc, #180]	@ (8000840 <MX_ADC1_Init+0xe4>)
 800078c:	2200      	movs	r2, #0
 800078e:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000790:	4b2b      	ldr	r3, [pc, #172]	@ (8000840 <MX_ADC1_Init+0xe4>)
 8000792:	2200      	movs	r2, #0
 8000794:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000796:	4b2a      	ldr	r3, [pc, #168]	@ (8000840 <MX_ADC1_Init+0xe4>)
 8000798:	2200      	movs	r2, #0
 800079a:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800079c:	4b28      	ldr	r3, [pc, #160]	@ (8000840 <MX_ADC1_Init+0xe4>)
 800079e:	2204      	movs	r2, #4
 80007a0:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80007a2:	4b27      	ldr	r3, [pc, #156]	@ (8000840 <MX_ADC1_Init+0xe4>)
 80007a4:	2200      	movs	r2, #0
 80007a6:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80007a8:	4b25      	ldr	r3, [pc, #148]	@ (8000840 <MX_ADC1_Init+0xe4>)
 80007aa:	2200      	movs	r2, #0
 80007ac:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 80007ae:	4b24      	ldr	r3, [pc, #144]	@ (8000840 <MX_ADC1_Init+0xe4>)
 80007b0:	2201      	movs	r2, #1
 80007b2:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80007b4:	4b22      	ldr	r3, [pc, #136]	@ (8000840 <MX_ADC1_Init+0xe4>)
 80007b6:	2200      	movs	r2, #0
 80007b8:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T1_TRGO;
 80007bc:	4b20      	ldr	r3, [pc, #128]	@ (8000840 <MX_ADC1_Init+0xe4>)
 80007be:	f44f 62c8 	mov.w	r2, #1600	@ 0x640
 80007c2:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 80007c4:	4b1e      	ldr	r3, [pc, #120]	@ (8000840 <MX_ADC1_Init+0xe4>)
 80007c6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80007ca:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80007cc:	4b1c      	ldr	r3, [pc, #112]	@ (8000840 <MX_ADC1_Init+0xe4>)
 80007ce:	2200      	movs	r2, #0
 80007d0:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80007d4:	4b1a      	ldr	r3, [pc, #104]	@ (8000840 <MX_ADC1_Init+0xe4>)
 80007d6:	2200      	movs	r2, #0
 80007d8:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 80007da:	4b19      	ldr	r3, [pc, #100]	@ (8000840 <MX_ADC1_Init+0xe4>)
 80007dc:	2200      	movs	r2, #0
 80007de:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80007e2:	4817      	ldr	r0, [pc, #92]	@ (8000840 <MX_ADC1_Init+0xe4>)
 80007e4:	f001 fa7e 	bl	8001ce4 <HAL_ADC_Init>
 80007e8:	4603      	mov	r3, r0
 80007ea:	2b00      	cmp	r3, #0
 80007ec:	d001      	beq.n	80007f2 <MX_ADC1_Init+0x96>
  {
    Error_Handler();
 80007ee:	f000 fb8f 	bl	8000f10 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80007f2:	2300      	movs	r3, #0
 80007f4:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80007f6:	f107 031c 	add.w	r3, r7, #28
 80007fa:	4619      	mov	r1, r3
 80007fc:	4810      	ldr	r0, [pc, #64]	@ (8000840 <MX_ADC1_Init+0xe4>)
 80007fe:	f002 fbfb 	bl	8002ff8 <HAL_ADCEx_MultiModeConfigChannel>
 8000802:	4603      	mov	r3, r0
 8000804:	2b00      	cmp	r3, #0
 8000806:	d001      	beq.n	800080c <MX_ADC1_Init+0xb0>
  {
    Error_Handler();
 8000808:	f000 fb82 	bl	8000f10 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 800080c:	4b0e      	ldr	r3, [pc, #56]	@ (8000848 <MX_ADC1_Init+0xec>)
 800080e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000810:	2306      	movs	r3, #6
 8000812:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000814:	2300      	movs	r3, #0
 8000816:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000818:	237f      	movs	r3, #127	@ 0x7f
 800081a:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800081c:	2304      	movs	r3, #4
 800081e:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000820:	2300      	movs	r3, #0
 8000822:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000824:	1d3b      	adds	r3, r7, #4
 8000826:	4619      	mov	r1, r3
 8000828:	4805      	ldr	r0, [pc, #20]	@ (8000840 <MX_ADC1_Init+0xe4>)
 800082a:	f001 ff15 	bl	8002658 <HAL_ADC_ConfigChannel>
 800082e:	4603      	mov	r3, r0
 8000830:	2b00      	cmp	r3, #0
 8000832:	d001      	beq.n	8000838 <MX_ADC1_Init+0xdc>
  {
    Error_Handler();
 8000834:	f000 fb6c 	bl	8000f10 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000838:	bf00      	nop
 800083a:	3728      	adds	r7, #40	@ 0x28
 800083c:	46bd      	mov	sp, r7
 800083e:	bd80      	pop	{r7, pc}
 8000840:	20000088 	.word	0x20000088
 8000844:	50040000 	.word	0x50040000
 8000848:	c7520000 	.word	0xc7520000

0800084c <MX_DFSDM1_Init>:
  * @brief DFSDM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DFSDM1_Init(void)
{
 800084c:	b580      	push	{r7, lr}
 800084e:	af00      	add	r7, sp, #0
  /* USER CODE END DFSDM1_Init 0 */

  /* USER CODE BEGIN DFSDM1_Init 1 */

  /* USER CODE END DFSDM1_Init 1 */
  hdfsdm1_channel1.Instance = DFSDM1_Channel1;
 8000850:	4b18      	ldr	r3, [pc, #96]	@ (80008b4 <MX_DFSDM1_Init+0x68>)
 8000852:	4a19      	ldr	r2, [pc, #100]	@ (80008b8 <MX_DFSDM1_Init+0x6c>)
 8000854:	601a      	str	r2, [r3, #0]
  hdfsdm1_channel1.Init.OutputClock.Activation = ENABLE;
 8000856:	4b17      	ldr	r3, [pc, #92]	@ (80008b4 <MX_DFSDM1_Init+0x68>)
 8000858:	2201      	movs	r2, #1
 800085a:	711a      	strb	r2, [r3, #4]
  hdfsdm1_channel1.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 800085c:	4b15      	ldr	r3, [pc, #84]	@ (80008b4 <MX_DFSDM1_Init+0x68>)
 800085e:	2200      	movs	r2, #0
 8000860:	609a      	str	r2, [r3, #8]
  hdfsdm1_channel1.Init.OutputClock.Divider = 2;
 8000862:	4b14      	ldr	r3, [pc, #80]	@ (80008b4 <MX_DFSDM1_Init+0x68>)
 8000864:	2202      	movs	r2, #2
 8000866:	60da      	str	r2, [r3, #12]
  hdfsdm1_channel1.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 8000868:	4b12      	ldr	r3, [pc, #72]	@ (80008b4 <MX_DFSDM1_Init+0x68>)
 800086a:	2200      	movs	r2, #0
 800086c:	611a      	str	r2, [r3, #16]
  hdfsdm1_channel1.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 800086e:	4b11      	ldr	r3, [pc, #68]	@ (80008b4 <MX_DFSDM1_Init+0x68>)
 8000870:	2200      	movs	r2, #0
 8000872:	615a      	str	r2, [r3, #20]
  hdfsdm1_channel1.Init.Input.Pins = DFSDM_CHANNEL_FOLLOWING_CHANNEL_PINS;
 8000874:	4b0f      	ldr	r3, [pc, #60]	@ (80008b4 <MX_DFSDM1_Init+0x68>)
 8000876:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800087a:	619a      	str	r2, [r3, #24]
  hdfsdm1_channel1.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 800087c:	4b0d      	ldr	r3, [pc, #52]	@ (80008b4 <MX_DFSDM1_Init+0x68>)
 800087e:	2200      	movs	r2, #0
 8000880:	61da      	str	r2, [r3, #28]
  hdfsdm1_channel1.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 8000882:	4b0c      	ldr	r3, [pc, #48]	@ (80008b4 <MX_DFSDM1_Init+0x68>)
 8000884:	2204      	movs	r2, #4
 8000886:	621a      	str	r2, [r3, #32]
  hdfsdm1_channel1.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 8000888:	4b0a      	ldr	r3, [pc, #40]	@ (80008b4 <MX_DFSDM1_Init+0x68>)
 800088a:	2200      	movs	r2, #0
 800088c:	625a      	str	r2, [r3, #36]	@ 0x24
  hdfsdm1_channel1.Init.Awd.Oversampling = 1;
 800088e:	4b09      	ldr	r3, [pc, #36]	@ (80008b4 <MX_DFSDM1_Init+0x68>)
 8000890:	2201      	movs	r2, #1
 8000892:	629a      	str	r2, [r3, #40]	@ 0x28
  hdfsdm1_channel1.Init.Offset = 0;
 8000894:	4b07      	ldr	r3, [pc, #28]	@ (80008b4 <MX_DFSDM1_Init+0x68>)
 8000896:	2200      	movs	r2, #0
 8000898:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdfsdm1_channel1.Init.RightBitShift = 0x00;
 800089a:	4b06      	ldr	r3, [pc, #24]	@ (80008b4 <MX_DFSDM1_Init+0x68>)
 800089c:	2200      	movs	r2, #0
 800089e:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel1) != HAL_OK)
 80008a0:	4804      	ldr	r0, [pc, #16]	@ (80008b4 <MX_DFSDM1_Init+0x68>)
 80008a2:	f002 fd6b 	bl	800337c <HAL_DFSDM_ChannelInit>
 80008a6:	4603      	mov	r3, r0
 80008a8:	2b00      	cmp	r3, #0
 80008aa:	d001      	beq.n	80008b0 <MX_DFSDM1_Init+0x64>
  {
    Error_Handler();
 80008ac:	f000 fb30 	bl	8000f10 <Error_Handler>
  }
  /* USER CODE BEGIN DFSDM1_Init 2 */

  /* USER CODE END DFSDM1_Init 2 */

}
 80008b0:	bf00      	nop
 80008b2:	bd80      	pop	{r7, pc}
 80008b4:	200000ec 	.word	0x200000ec
 80008b8:	40016020 	.word	0x40016020

080008bc <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80008bc:	b580      	push	{r7, lr}
 80008be:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80008c0:	4b1b      	ldr	r3, [pc, #108]	@ (8000930 <MX_I2C2_Init+0x74>)
 80008c2:	4a1c      	ldr	r2, [pc, #112]	@ (8000934 <MX_I2C2_Init+0x78>)
 80008c4:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x00000E14;
 80008c6:	4b1a      	ldr	r3, [pc, #104]	@ (8000930 <MX_I2C2_Init+0x74>)
 80008c8:	f640 6214 	movw	r2, #3604	@ 0xe14
 80008cc:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 80008ce:	4b18      	ldr	r3, [pc, #96]	@ (8000930 <MX_I2C2_Init+0x74>)
 80008d0:	2200      	movs	r2, #0
 80008d2:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80008d4:	4b16      	ldr	r3, [pc, #88]	@ (8000930 <MX_I2C2_Init+0x74>)
 80008d6:	2201      	movs	r2, #1
 80008d8:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80008da:	4b15      	ldr	r3, [pc, #84]	@ (8000930 <MX_I2C2_Init+0x74>)
 80008dc:	2200      	movs	r2, #0
 80008de:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 80008e0:	4b13      	ldr	r3, [pc, #76]	@ (8000930 <MX_I2C2_Init+0x74>)
 80008e2:	2200      	movs	r2, #0
 80008e4:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80008e6:	4b12      	ldr	r3, [pc, #72]	@ (8000930 <MX_I2C2_Init+0x74>)
 80008e8:	2200      	movs	r2, #0
 80008ea:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80008ec:	4b10      	ldr	r3, [pc, #64]	@ (8000930 <MX_I2C2_Init+0x74>)
 80008ee:	2200      	movs	r2, #0
 80008f0:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80008f2:	4b0f      	ldr	r3, [pc, #60]	@ (8000930 <MX_I2C2_Init+0x74>)
 80008f4:	2200      	movs	r2, #0
 80008f6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80008f8:	480d      	ldr	r0, [pc, #52]	@ (8000930 <MX_I2C2_Init+0x74>)
 80008fa:	f003 f830 	bl	800395e <HAL_I2C_Init>
 80008fe:	4603      	mov	r3, r0
 8000900:	2b00      	cmp	r3, #0
 8000902:	d001      	beq.n	8000908 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8000904:	f000 fb04 	bl	8000f10 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000908:	2100      	movs	r1, #0
 800090a:	4809      	ldr	r0, [pc, #36]	@ (8000930 <MX_I2C2_Init+0x74>)
 800090c:	f003 f8c2 	bl	8003a94 <HAL_I2CEx_ConfigAnalogFilter>
 8000910:	4603      	mov	r3, r0
 8000912:	2b00      	cmp	r3, #0
 8000914:	d001      	beq.n	800091a <MX_I2C2_Init+0x5e>
  {
    Error_Handler();
 8000916:	f000 fafb 	bl	8000f10 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 800091a:	2100      	movs	r1, #0
 800091c:	4804      	ldr	r0, [pc, #16]	@ (8000930 <MX_I2C2_Init+0x74>)
 800091e:	f003 f904 	bl	8003b2a <HAL_I2CEx_ConfigDigitalFilter>
 8000922:	4603      	mov	r3, r0
 8000924:	2b00      	cmp	r3, #0
 8000926:	d001      	beq.n	800092c <MX_I2C2_Init+0x70>
  {
    Error_Handler();
 8000928:	f000 faf2 	bl	8000f10 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800092c:	bf00      	nop
 800092e:	bd80      	pop	{r7, pc}
 8000930:	20000124 	.word	0x20000124
 8000934:	40005800 	.word	0x40005800

08000938 <MX_QUADSPI_Init>:
  * @brief QUADSPI Initialization Function
  * @param None
  * @retval None
  */
static void MX_QUADSPI_Init(void)
{
 8000938:	b580      	push	{r7, lr}
 800093a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  /* QUADSPI parameter configuration*/
  hqspi.Instance = QUADSPI;
 800093c:	4b0f      	ldr	r3, [pc, #60]	@ (800097c <MX_QUADSPI_Init+0x44>)
 800093e:	4a10      	ldr	r2, [pc, #64]	@ (8000980 <MX_QUADSPI_Init+0x48>)
 8000940:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 2;
 8000942:	4b0e      	ldr	r3, [pc, #56]	@ (800097c <MX_QUADSPI_Init+0x44>)
 8000944:	2202      	movs	r2, #2
 8000946:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 4;
 8000948:	4b0c      	ldr	r3, [pc, #48]	@ (800097c <MX_QUADSPI_Init+0x44>)
 800094a:	2204      	movs	r2, #4
 800094c:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 800094e:	4b0b      	ldr	r3, [pc, #44]	@ (800097c <MX_QUADSPI_Init+0x44>)
 8000950:	2210      	movs	r2, #16
 8000952:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 23;
 8000954:	4b09      	ldr	r3, [pc, #36]	@ (800097c <MX_QUADSPI_Init+0x44>)
 8000956:	2217      	movs	r2, #23
 8000958:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 800095a:	4b08      	ldr	r3, [pc, #32]	@ (800097c <MX_QUADSPI_Init+0x44>)
 800095c:	2200      	movs	r2, #0
 800095e:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8000960:	4b06      	ldr	r3, [pc, #24]	@ (800097c <MX_QUADSPI_Init+0x44>)
 8000962:	2200      	movs	r2, #0
 8000964:	619a      	str	r2, [r3, #24]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 8000966:	4805      	ldr	r0, [pc, #20]	@ (800097c <MX_QUADSPI_Init+0x44>)
 8000968:	f003 fae2 	bl	8003f30 <HAL_QSPI_Init>
 800096c:	4603      	mov	r3, r0
 800096e:	2b00      	cmp	r3, #0
 8000970:	d001      	beq.n	8000976 <MX_QUADSPI_Init+0x3e>
  {
    Error_Handler();
 8000972:	f000 facd 	bl	8000f10 <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 8000976:	bf00      	nop
 8000978:	bd80      	pop	{r7, pc}
 800097a:	bf00      	nop
 800097c:	20000178 	.word	0x20000178
 8000980:	a0001000 	.word	0xa0001000

08000984 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8000984:	b580      	push	{r7, lr}
 8000986:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8000988:	4b1b      	ldr	r3, [pc, #108]	@ (80009f8 <MX_SPI3_Init+0x74>)
 800098a:	4a1c      	ldr	r2, [pc, #112]	@ (80009fc <MX_SPI3_Init+0x78>)
 800098c:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800098e:	4b1a      	ldr	r3, [pc, #104]	@ (80009f8 <MX_SPI3_Init+0x74>)
 8000990:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000994:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8000996:	4b18      	ldr	r3, [pc, #96]	@ (80009f8 <MX_SPI3_Init+0x74>)
 8000998:	2200      	movs	r2, #0
 800099a:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 800099c:	4b16      	ldr	r3, [pc, #88]	@ (80009f8 <MX_SPI3_Init+0x74>)
 800099e:	f44f 7240 	mov.w	r2, #768	@ 0x300
 80009a2:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 80009a4:	4b14      	ldr	r3, [pc, #80]	@ (80009f8 <MX_SPI3_Init+0x74>)
 80009a6:	2200      	movs	r2, #0
 80009a8:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80009aa:	4b13      	ldr	r3, [pc, #76]	@ (80009f8 <MX_SPI3_Init+0x74>)
 80009ac:	2200      	movs	r2, #0
 80009ae:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 80009b0:	4b11      	ldr	r3, [pc, #68]	@ (80009f8 <MX_SPI3_Init+0x74>)
 80009b2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80009b6:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80009b8:	4b0f      	ldr	r3, [pc, #60]	@ (80009f8 <MX_SPI3_Init+0x74>)
 80009ba:	2200      	movs	r2, #0
 80009bc:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80009be:	4b0e      	ldr	r3, [pc, #56]	@ (80009f8 <MX_SPI3_Init+0x74>)
 80009c0:	2200      	movs	r2, #0
 80009c2:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80009c4:	4b0c      	ldr	r3, [pc, #48]	@ (80009f8 <MX_SPI3_Init+0x74>)
 80009c6:	2200      	movs	r2, #0
 80009c8:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80009ca:	4b0b      	ldr	r3, [pc, #44]	@ (80009f8 <MX_SPI3_Init+0x74>)
 80009cc:	2200      	movs	r2, #0
 80009ce:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 80009d0:	4b09      	ldr	r3, [pc, #36]	@ (80009f8 <MX_SPI3_Init+0x74>)
 80009d2:	2207      	movs	r2, #7
 80009d4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80009d6:	4b08      	ldr	r3, [pc, #32]	@ (80009f8 <MX_SPI3_Init+0x74>)
 80009d8:	2200      	movs	r2, #0
 80009da:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80009dc:	4b06      	ldr	r3, [pc, #24]	@ (80009f8 <MX_SPI3_Init+0x74>)
 80009de:	2208      	movs	r2, #8
 80009e0:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80009e2:	4805      	ldr	r0, [pc, #20]	@ (80009f8 <MX_SPI3_Init+0x74>)
 80009e4:	f004 fe2c 	bl	8005640 <HAL_SPI_Init>
 80009e8:	4603      	mov	r3, r0
 80009ea:	2b00      	cmp	r3, #0
 80009ec:	d001      	beq.n	80009f2 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 80009ee:	f000 fa8f 	bl	8000f10 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 80009f2:	bf00      	nop
 80009f4:	bd80      	pop	{r7, pc}
 80009f6:	bf00      	nop
 80009f8:	200001bc 	.word	0x200001bc
 80009fc:	40003c00 	.word	0x40003c00

08000a00 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000a00:	b580      	push	{r7, lr}
 8000a02:	b088      	sub	sp, #32
 8000a04:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000a06:	f107 0310 	add.w	r3, r7, #16
 8000a0a:	2200      	movs	r2, #0
 8000a0c:	601a      	str	r2, [r3, #0]
 8000a0e:	605a      	str	r2, [r3, #4]
 8000a10:	609a      	str	r2, [r3, #8]
 8000a12:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a14:	1d3b      	adds	r3, r7, #4
 8000a16:	2200      	movs	r2, #0
 8000a18:	601a      	str	r2, [r3, #0]
 8000a1a:	605a      	str	r2, [r3, #4]
 8000a1c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000a1e:	4b20      	ldr	r3, [pc, #128]	@ (8000aa0 <MX_TIM1_Init+0xa0>)
 8000a20:	4a20      	ldr	r2, [pc, #128]	@ (8000aa4 <MX_TIM1_Init+0xa4>)
 8000a22:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 8000-1;
 8000a24:	4b1e      	ldr	r3, [pc, #120]	@ (8000aa0 <MX_TIM1_Init+0xa0>)
 8000a26:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 8000a2a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a2c:	4b1c      	ldr	r3, [pc, #112]	@ (8000aa0 <MX_TIM1_Init+0xa0>)
 8000a2e:	2200      	movs	r2, #0
 8000a30:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 10000-1;
 8000a32:	4b1b      	ldr	r3, [pc, #108]	@ (8000aa0 <MX_TIM1_Init+0xa0>)
 8000a34:	f242 720f 	movw	r2, #9999	@ 0x270f
 8000a38:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a3a:	4b19      	ldr	r3, [pc, #100]	@ (8000aa0 <MX_TIM1_Init+0xa0>)
 8000a3c:	2200      	movs	r2, #0
 8000a3e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000a40:	4b17      	ldr	r3, [pc, #92]	@ (8000aa0 <MX_TIM1_Init+0xa0>)
 8000a42:	2200      	movs	r2, #0
 8000a44:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a46:	4b16      	ldr	r3, [pc, #88]	@ (8000aa0 <MX_TIM1_Init+0xa0>)
 8000a48:	2200      	movs	r2, #0
 8000a4a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000a4c:	4814      	ldr	r0, [pc, #80]	@ (8000aa0 <MX_TIM1_Init+0xa0>)
 8000a4e:	f004 fe9a 	bl	8005786 <HAL_TIM_Base_Init>
 8000a52:	4603      	mov	r3, r0
 8000a54:	2b00      	cmp	r3, #0
 8000a56:	d001      	beq.n	8000a5c <MX_TIM1_Init+0x5c>
  {
    Error_Handler();
 8000a58:	f000 fa5a 	bl	8000f10 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000a5c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000a60:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000a62:	f107 0310 	add.w	r3, r7, #16
 8000a66:	4619      	mov	r1, r3
 8000a68:	480d      	ldr	r0, [pc, #52]	@ (8000aa0 <MX_TIM1_Init+0xa0>)
 8000a6a:	f004 ff53 	bl	8005914 <HAL_TIM_ConfigClockSource>
 8000a6e:	4603      	mov	r3, r0
 8000a70:	2b00      	cmp	r3, #0
 8000a72:	d001      	beq.n	8000a78 <MX_TIM1_Init+0x78>
  {
    Error_Handler();
 8000a74:	f000 fa4c 	bl	8000f10 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000a78:	2320      	movs	r3, #32
 8000a7a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000a7c:	2300      	movs	r3, #0
 8000a7e:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a80:	2300      	movs	r3, #0
 8000a82:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000a84:	1d3b      	adds	r3, r7, #4
 8000a86:	4619      	mov	r1, r3
 8000a88:	4805      	ldr	r0, [pc, #20]	@ (8000aa0 <MX_TIM1_Init+0xa0>)
 8000a8a:	f005 f94d 	bl	8005d28 <HAL_TIMEx_MasterConfigSynchronization>
 8000a8e:	4603      	mov	r3, r0
 8000a90:	2b00      	cmp	r3, #0
 8000a92:	d001      	beq.n	8000a98 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8000a94:	f000 fa3c 	bl	8000f10 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8000a98:	bf00      	nop
 8000a9a:	3720      	adds	r7, #32
 8000a9c:	46bd      	mov	sp, r7
 8000a9e:	bd80      	pop	{r7, pc}
 8000aa0:	20000220 	.word	0x20000220
 8000aa4:	40012c00 	.word	0x40012c00

08000aa8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000aa8:	b580      	push	{r7, lr}
 8000aaa:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000aac:	4b14      	ldr	r3, [pc, #80]	@ (8000b00 <MX_USART1_UART_Init+0x58>)
 8000aae:	4a15      	ldr	r2, [pc, #84]	@ (8000b04 <MX_USART1_UART_Init+0x5c>)
 8000ab0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000ab2:	4b13      	ldr	r3, [pc, #76]	@ (8000b00 <MX_USART1_UART_Init+0x58>)
 8000ab4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000ab8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000aba:	4b11      	ldr	r3, [pc, #68]	@ (8000b00 <MX_USART1_UART_Init+0x58>)
 8000abc:	2200      	movs	r2, #0
 8000abe:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000ac0:	4b0f      	ldr	r3, [pc, #60]	@ (8000b00 <MX_USART1_UART_Init+0x58>)
 8000ac2:	2200      	movs	r2, #0
 8000ac4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000ac6:	4b0e      	ldr	r3, [pc, #56]	@ (8000b00 <MX_USART1_UART_Init+0x58>)
 8000ac8:	2200      	movs	r2, #0
 8000aca:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000acc:	4b0c      	ldr	r3, [pc, #48]	@ (8000b00 <MX_USART1_UART_Init+0x58>)
 8000ace:	220c      	movs	r2, #12
 8000ad0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000ad2:	4b0b      	ldr	r3, [pc, #44]	@ (8000b00 <MX_USART1_UART_Init+0x58>)
 8000ad4:	2200      	movs	r2, #0
 8000ad6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000ad8:	4b09      	ldr	r3, [pc, #36]	@ (8000b00 <MX_USART1_UART_Init+0x58>)
 8000ada:	2200      	movs	r2, #0
 8000adc:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000ade:	4b08      	ldr	r3, [pc, #32]	@ (8000b00 <MX_USART1_UART_Init+0x58>)
 8000ae0:	2200      	movs	r2, #0
 8000ae2:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000ae4:	4b06      	ldr	r3, [pc, #24]	@ (8000b00 <MX_USART1_UART_Init+0x58>)
 8000ae6:	2200      	movs	r2, #0
 8000ae8:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000aea:	4805      	ldr	r0, [pc, #20]	@ (8000b00 <MX_USART1_UART_Init+0x58>)
 8000aec:	f005 f9a4 	bl	8005e38 <HAL_UART_Init>
 8000af0:	4603      	mov	r3, r0
 8000af2:	2b00      	cmp	r3, #0
 8000af4:	d001      	beq.n	8000afa <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8000af6:	f000 fa0b 	bl	8000f10 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000afa:	bf00      	nop
 8000afc:	bd80      	pop	{r7, pc}
 8000afe:	bf00      	nop
 8000b00:	2000026c 	.word	0x2000026c
 8000b04:	40013800 	.word	0x40013800

08000b08 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000b08:	b580      	push	{r7, lr}
 8000b0a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000b0c:	4b14      	ldr	r3, [pc, #80]	@ (8000b60 <MX_USART3_UART_Init+0x58>)
 8000b0e:	4a15      	ldr	r2, [pc, #84]	@ (8000b64 <MX_USART3_UART_Init+0x5c>)
 8000b10:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000b12:	4b13      	ldr	r3, [pc, #76]	@ (8000b60 <MX_USART3_UART_Init+0x58>)
 8000b14:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000b18:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000b1a:	4b11      	ldr	r3, [pc, #68]	@ (8000b60 <MX_USART3_UART_Init+0x58>)
 8000b1c:	2200      	movs	r2, #0
 8000b1e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000b20:	4b0f      	ldr	r3, [pc, #60]	@ (8000b60 <MX_USART3_UART_Init+0x58>)
 8000b22:	2200      	movs	r2, #0
 8000b24:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000b26:	4b0e      	ldr	r3, [pc, #56]	@ (8000b60 <MX_USART3_UART_Init+0x58>)
 8000b28:	2200      	movs	r2, #0
 8000b2a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000b2c:	4b0c      	ldr	r3, [pc, #48]	@ (8000b60 <MX_USART3_UART_Init+0x58>)
 8000b2e:	220c      	movs	r2, #12
 8000b30:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b32:	4b0b      	ldr	r3, [pc, #44]	@ (8000b60 <MX_USART3_UART_Init+0x58>)
 8000b34:	2200      	movs	r2, #0
 8000b36:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b38:	4b09      	ldr	r3, [pc, #36]	@ (8000b60 <MX_USART3_UART_Init+0x58>)
 8000b3a:	2200      	movs	r2, #0
 8000b3c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000b3e:	4b08      	ldr	r3, [pc, #32]	@ (8000b60 <MX_USART3_UART_Init+0x58>)
 8000b40:	2200      	movs	r2, #0
 8000b42:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000b44:	4b06      	ldr	r3, [pc, #24]	@ (8000b60 <MX_USART3_UART_Init+0x58>)
 8000b46:	2200      	movs	r2, #0
 8000b48:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000b4a:	4805      	ldr	r0, [pc, #20]	@ (8000b60 <MX_USART3_UART_Init+0x58>)
 8000b4c:	f005 f974 	bl	8005e38 <HAL_UART_Init>
 8000b50:	4603      	mov	r3, r0
 8000b52:	2b00      	cmp	r3, #0
 8000b54:	d001      	beq.n	8000b5a <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8000b56:	f000 f9db 	bl	8000f10 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000b5a:	bf00      	nop
 8000b5c:	bd80      	pop	{r7, pc}
 8000b5e:	bf00      	nop
 8000b60:	200002f4 	.word	0x200002f4
 8000b64:	40004800 	.word	0x40004800

08000b68 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8000b68:	b580      	push	{r7, lr}
 8000b6a:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8000b6c:	4b14      	ldr	r3, [pc, #80]	@ (8000bc0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000b6e:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8000b72:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8000b74:	4b12      	ldr	r3, [pc, #72]	@ (8000bc0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000b76:	2206      	movs	r2, #6
 8000b78:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8000b7a:	4b11      	ldr	r3, [pc, #68]	@ (8000bc0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000b7c:	2202      	movs	r2, #2
 8000b7e:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8000b80:	4b0f      	ldr	r3, [pc, #60]	@ (8000bc0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000b82:	2202      	movs	r2, #2
 8000b84:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8000b86:	4b0e      	ldr	r3, [pc, #56]	@ (8000bc0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000b88:	2200      	movs	r2, #0
 8000b8a:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8000b8c:	4b0c      	ldr	r3, [pc, #48]	@ (8000bc0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000b8e:	2200      	movs	r2, #0
 8000b90:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8000b92:	4b0b      	ldr	r3, [pc, #44]	@ (8000bc0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000b94:	2200      	movs	r2, #0
 8000b96:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 8000b98:	4b09      	ldr	r3, [pc, #36]	@ (8000bc0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000b9a:	2200      	movs	r2, #0
 8000b9c:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8000b9e:	4b08      	ldr	r3, [pc, #32]	@ (8000bc0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000ba0:	2200      	movs	r2, #0
 8000ba2:	73da      	strb	r2, [r3, #15]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8000ba4:	4b06      	ldr	r3, [pc, #24]	@ (8000bc0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000ba6:	2200      	movs	r2, #0
 8000ba8:	739a      	strb	r2, [r3, #14]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8000baa:	4805      	ldr	r0, [pc, #20]	@ (8000bc0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000bac:	f003 f809 	bl	8003bc2 <HAL_PCD_Init>
 8000bb0:	4603      	mov	r3, r0
 8000bb2:	2b00      	cmp	r3, #0
 8000bb4:	d001      	beq.n	8000bba <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8000bb6:	f000 f9ab 	bl	8000f10 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8000bba:	bf00      	nop
 8000bbc:	bd80      	pop	{r7, pc}
 8000bbe:	bf00      	nop
 8000bc0:	2000037c 	.word	0x2000037c

08000bc4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000bc4:	b580      	push	{r7, lr}
 8000bc6:	b08a      	sub	sp, #40	@ 0x28
 8000bc8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bca:	f107 0314 	add.w	r3, r7, #20
 8000bce:	2200      	movs	r2, #0
 8000bd0:	601a      	str	r2, [r3, #0]
 8000bd2:	605a      	str	r2, [r3, #4]
 8000bd4:	609a      	str	r2, [r3, #8]
 8000bd6:	60da      	str	r2, [r3, #12]
 8000bd8:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000bda:	4bb9      	ldr	r3, [pc, #740]	@ (8000ec0 <MX_GPIO_Init+0x2fc>)
 8000bdc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000bde:	4ab8      	ldr	r2, [pc, #736]	@ (8000ec0 <MX_GPIO_Init+0x2fc>)
 8000be0:	f043 0310 	orr.w	r3, r3, #16
 8000be4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000be6:	4bb6      	ldr	r3, [pc, #728]	@ (8000ec0 <MX_GPIO_Init+0x2fc>)
 8000be8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000bea:	f003 0310 	and.w	r3, r3, #16
 8000bee:	613b      	str	r3, [r7, #16]
 8000bf0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000bf2:	4bb3      	ldr	r3, [pc, #716]	@ (8000ec0 <MX_GPIO_Init+0x2fc>)
 8000bf4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000bf6:	4ab2      	ldr	r2, [pc, #712]	@ (8000ec0 <MX_GPIO_Init+0x2fc>)
 8000bf8:	f043 0304 	orr.w	r3, r3, #4
 8000bfc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000bfe:	4bb0      	ldr	r3, [pc, #704]	@ (8000ec0 <MX_GPIO_Init+0x2fc>)
 8000c00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c02:	f003 0304 	and.w	r3, r3, #4
 8000c06:	60fb      	str	r3, [r7, #12]
 8000c08:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c0a:	4bad      	ldr	r3, [pc, #692]	@ (8000ec0 <MX_GPIO_Init+0x2fc>)
 8000c0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c0e:	4aac      	ldr	r2, [pc, #688]	@ (8000ec0 <MX_GPIO_Init+0x2fc>)
 8000c10:	f043 0301 	orr.w	r3, r3, #1
 8000c14:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000c16:	4baa      	ldr	r3, [pc, #680]	@ (8000ec0 <MX_GPIO_Init+0x2fc>)
 8000c18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c1a:	f003 0301 	and.w	r3, r3, #1
 8000c1e:	60bb      	str	r3, [r7, #8]
 8000c20:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c22:	4ba7      	ldr	r3, [pc, #668]	@ (8000ec0 <MX_GPIO_Init+0x2fc>)
 8000c24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c26:	4aa6      	ldr	r2, [pc, #664]	@ (8000ec0 <MX_GPIO_Init+0x2fc>)
 8000c28:	f043 0302 	orr.w	r3, r3, #2
 8000c2c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000c2e:	4ba4      	ldr	r3, [pc, #656]	@ (8000ec0 <MX_GPIO_Init+0x2fc>)
 8000c30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c32:	f003 0302 	and.w	r3, r3, #2
 8000c36:	607b      	str	r3, [r7, #4]
 8000c38:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000c3a:	4ba1      	ldr	r3, [pc, #644]	@ (8000ec0 <MX_GPIO_Init+0x2fc>)
 8000c3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c3e:	4aa0      	ldr	r2, [pc, #640]	@ (8000ec0 <MX_GPIO_Init+0x2fc>)
 8000c40:	f043 0308 	orr.w	r3, r3, #8
 8000c44:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000c46:	4b9e      	ldr	r3, [pc, #632]	@ (8000ec0 <MX_GPIO_Init+0x2fc>)
 8000c48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c4a:	f003 0308 	and.w	r3, r3, #8
 8000c4e:	603b      	str	r3, [r7, #0]
 8000c50:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin, GPIO_PIN_RESET);
 8000c52:	2200      	movs	r2, #0
 8000c54:	f44f 718a 	mov.w	r1, #276	@ 0x114
 8000c58:	489a      	ldr	r0, [pc, #616]	@ (8000ec4 <MX_GPIO_Init+0x300>)
 8000c5a:	f002 fe45 	bl	80038e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, ARD_D10_Pin|SPBTLE_RF_RST_Pin|ARD_D9_Pin, GPIO_PIN_RESET);
 8000c5e:	2200      	movs	r2, #0
 8000c60:	f248 1104 	movw	r1, #33028	@ 0x8104
 8000c64:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000c68:	f002 fe3e 	bl	80038e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|LED2_Pin
 8000c6c:	2200      	movs	r2, #0
 8000c6e:	f24f 0114 	movw	r1, #61460	@ 0xf014
 8000c72:	4895      	ldr	r0, [pc, #596]	@ (8000ec8 <MX_GPIO_Init+0x304>)
 8000c74:	f002 fe38 	bl	80038e8 <HAL_GPIO_WritePin>
                          |SPSGRF_915_SDN_Pin|ARD_D5_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, USB_OTG_FS_PWR_EN_Pin|PMOD_RESET_Pin|STSAFE_A100_RESET_Pin, GPIO_PIN_RESET);
 8000c78:	2200      	movs	r2, #0
 8000c7a:	f241 0181 	movw	r1, #4225	@ 0x1081
 8000c7e:	4893      	ldr	r0, [pc, #588]	@ (8000ecc <MX_GPIO_Init+0x308>)
 8000c80:	f002 fe32 	bl	80038e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPBTLE_RF_SPI3_CSN_GPIO_Port, SPBTLE_RF_SPI3_CSN_Pin, GPIO_PIN_SET);
 8000c84:	2201      	movs	r2, #1
 8000c86:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000c8a:	4890      	ldr	r0, [pc, #576]	@ (8000ecc <MX_GPIO_Init+0x308>)
 8000c8c:	f002 fe2c 	bl	80038e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin, GPIO_PIN_RESET);
 8000c90:	2200      	movs	r2, #0
 8000c92:	f44f 7110 	mov.w	r1, #576	@ 0x240
 8000c96:	488e      	ldr	r0, [pc, #568]	@ (8000ed0 <MX_GPIO_Init+0x30c>)
 8000c98:	f002 fe26 	bl	80038e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPSGRF_915_SPI3_CSN_GPIO_Port, SPSGRF_915_SPI3_CSN_Pin, GPIO_PIN_SET);
 8000c9c:	2201      	movs	r2, #1
 8000c9e:	2120      	movs	r1, #32
 8000ca0:	4889      	ldr	r0, [pc, #548]	@ (8000ec8 <MX_GPIO_Init+0x304>)
 8000ca2:	f002 fe21 	bl	80038e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ISM43362_SPI3_CSN_GPIO_Port, ISM43362_SPI3_CSN_Pin, GPIO_PIN_SET);
 8000ca6:	2201      	movs	r2, #1
 8000ca8:	2101      	movs	r1, #1
 8000caa:	4886      	ldr	r0, [pc, #536]	@ (8000ec4 <MX_GPIO_Init+0x300>)
 8000cac:	f002 fe1c 	bl	80038e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : M24SR64_Y_RF_DISABLE_Pin M24SR64_Y_GPO_Pin ISM43362_RST_Pin ISM43362_SPI3_CSN_Pin */
  GPIO_InitStruct.Pin = M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin|ISM43362_SPI3_CSN_Pin;
 8000cb0:	f240 1315 	movw	r3, #277	@ 0x115
 8000cb4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cb6:	2301      	movs	r3, #1
 8000cb8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cba:	2300      	movs	r3, #0
 8000cbc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cbe:	2300      	movs	r3, #0
 8000cc0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000cc2:	f107 0314 	add.w	r3, r7, #20
 8000cc6:	4619      	mov	r1, r3
 8000cc8:	487e      	ldr	r0, [pc, #504]	@ (8000ec4 <MX_GPIO_Init+0x300>)
 8000cca:	f002 fc63 	bl	8003594 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_OVRCR_EXTI3_Pin SPSGRF_915_GPIO3_EXTI5_Pin SPBTLE_RF_IRQ_EXTI6_Pin ISM43362_DRDY_EXTI1_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_OVRCR_EXTI3_Pin|SPSGRF_915_GPIO3_EXTI5_Pin|SPBTLE_RF_IRQ_EXTI6_Pin|ISM43362_DRDY_EXTI1_Pin;
 8000cce:	236a      	movs	r3, #106	@ 0x6a
 8000cd0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000cd2:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000cd6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cd8:	2300      	movs	r3, #0
 8000cda:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000cdc:	f107 0314 	add.w	r3, r7, #20
 8000ce0:	4619      	mov	r1, r3
 8000ce2:	4878      	ldr	r0, [pc, #480]	@ (8000ec4 <MX_GPIO_Init+0x300>)
 8000ce4:	f002 fc56 	bl	8003594 <HAL_GPIO_Init>

  /*Configure GPIO pin : BUTTON_EXTI13_Pin */
  GPIO_InitStruct.Pin = BUTTON_EXTI13_Pin;
 8000ce8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000cec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000cee:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000cf2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cf4:	2300      	movs	r3, #0
 8000cf6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BUTTON_EXTI13_GPIO_Port, &GPIO_InitStruct);
 8000cf8:	f107 0314 	add.w	r3, r7, #20
 8000cfc:	4619      	mov	r1, r3
 8000cfe:	4874      	ldr	r0, [pc, #464]	@ (8000ed0 <MX_GPIO_Init+0x30c>)
 8000d00:	f002 fc48 	bl	8003594 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D1_Pin ARD_D0_Pin */
  GPIO_InitStruct.Pin = ARD_D1_Pin|ARD_D0_Pin;
 8000d04:	2303      	movs	r3, #3
 8000d06:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d08:	2302      	movs	r3, #2
 8000d0a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d10:	2303      	movs	r3, #3
 8000d12:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8000d14:	2308      	movs	r3, #8
 8000d16:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d18:	f107 0314 	add.w	r3, r7, #20
 8000d1c:	4619      	mov	r1, r3
 8000d1e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d22:	f002 fc37 	bl	8003594 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D10_Pin SPBTLE_RF_RST_Pin ARD_D9_Pin */
  GPIO_InitStruct.Pin = ARD_D10_Pin|SPBTLE_RF_RST_Pin|ARD_D9_Pin;
 8000d26:	f248 1304 	movw	r3, #33028	@ 0x8104
 8000d2a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d2c:	2301      	movs	r3, #1
 8000d2e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d30:	2300      	movs	r3, #0
 8000d32:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d34:	2300      	movs	r3, #0
 8000d36:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d38:	f107 0314 	add.w	r3, r7, #20
 8000d3c:	4619      	mov	r1, r3
 8000d3e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d42:	f002 fc27 	bl	8003594 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D4_Pin */
  GPIO_InitStruct.Pin = ARD_D4_Pin;
 8000d46:	2308      	movs	r3, #8
 8000d48:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d4a:	2302      	movs	r3, #2
 8000d4c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d4e:	2300      	movs	r3, #0
 8000d50:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d52:	2300      	movs	r3, #0
 8000d54:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000d56:	2301      	movs	r3, #1
 8000d58:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(ARD_D4_GPIO_Port, &GPIO_InitStruct);
 8000d5a:	f107 0314 	add.w	r3, r7, #20
 8000d5e:	4619      	mov	r1, r3
 8000d60:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d64:	f002 fc16 	bl	8003594 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D13_Pin ARD_D12_Pin ARD_D11_Pin */
  GPIO_InitStruct.Pin = ARD_D13_Pin|ARD_D12_Pin|ARD_D11_Pin;
 8000d68:	23e0      	movs	r3, #224	@ 0xe0
 8000d6a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d6c:	2302      	movs	r3, #2
 8000d6e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d70:	2300      	movs	r3, #0
 8000d72:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d74:	2303      	movs	r3, #3
 8000d76:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000d78:	2305      	movs	r3, #5
 8000d7a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d7c:	f107 0314 	add.w	r3, r7, #20
 8000d80:	4619      	mov	r1, r3
 8000d82:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d86:	f002 fc05 	bl	8003594 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D3_Pin */
  GPIO_InitStruct.Pin = ARD_D3_Pin;
 8000d8a:	2301      	movs	r3, #1
 8000d8c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000d8e:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000d92:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d94:	2300      	movs	r3, #0
 8000d96:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_D3_GPIO_Port, &GPIO_InitStruct);
 8000d98:	f107 0314 	add.w	r3, r7, #20
 8000d9c:	4619      	mov	r1, r3
 8000d9e:	484a      	ldr	r0, [pc, #296]	@ (8000ec8 <MX_GPIO_Init+0x304>)
 8000da0:	f002 fbf8 	bl	8003594 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D8_Pin ISM43362_BOOT0_Pin ISM43362_WAKEUP_Pin LED2_Pin
                           SPSGRF_915_SDN_Pin ARD_D5_Pin SPSGRF_915_SPI3_CSN_Pin */
  GPIO_InitStruct.Pin = ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|LED2_Pin
 8000da4:	f24f 0334 	movw	r3, #61492	@ 0xf034
 8000da8:	617b      	str	r3, [r7, #20]
                          |SPSGRF_915_SDN_Pin|ARD_D5_Pin|SPSGRF_915_SPI3_CSN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000daa:	2301      	movs	r3, #1
 8000dac:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dae:	2300      	movs	r3, #0
 8000db0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000db2:	2300      	movs	r3, #0
 8000db4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000db6:	f107 0314 	add.w	r3, r7, #20
 8000dba:	4619      	mov	r1, r3
 8000dbc:	4842      	ldr	r0, [pc, #264]	@ (8000ec8 <MX_GPIO_Init+0x304>)
 8000dbe:	f002 fbe9 	bl	8003594 <HAL_GPIO_Init>

  /*Configure GPIO pins : LPS22HB_INT_DRDY_EXTI0_Pin LSM6DSL_INT1_EXTI11_Pin ARD_D2_Pin HTS221_DRDY_EXTI15_Pin
                           PMOD_IRQ_EXTI12_Pin */
  GPIO_InitStruct.Pin = LPS22HB_INT_DRDY_EXTI0_Pin|LSM6DSL_INT1_EXTI11_Pin|ARD_D2_Pin|HTS221_DRDY_EXTI15_Pin
 8000dc2:	f64c 4304 	movw	r3, #52228	@ 0xcc04
 8000dc6:	617b      	str	r3, [r7, #20]
                          |PMOD_IRQ_EXTI12_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000dc8:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000dcc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dce:	2300      	movs	r3, #0
 8000dd0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000dd2:	f107 0314 	add.w	r3, r7, #20
 8000dd6:	4619      	mov	r1, r3
 8000dd8:	483c      	ldr	r0, [pc, #240]	@ (8000ecc <MX_GPIO_Init+0x308>)
 8000dda:	f002 fbdb 	bl	8003594 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_PWR_EN_Pin SPBTLE_RF_SPI3_CSN_Pin PMOD_RESET_Pin STSAFE_A100_RESET_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin|SPBTLE_RF_SPI3_CSN_Pin|PMOD_RESET_Pin|STSAFE_A100_RESET_Pin;
 8000dde:	f243 0381 	movw	r3, #12417	@ 0x3081
 8000de2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000de4:	2301      	movs	r3, #1
 8000de6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000de8:	2300      	movs	r3, #0
 8000dea:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dec:	2300      	movs	r3, #0
 8000dee:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000df0:	f107 0314 	add.w	r3, r7, #20
 8000df4:	4619      	mov	r1, r3
 8000df6:	4835      	ldr	r0, [pc, #212]	@ (8000ecc <MX_GPIO_Init+0x308>)
 8000df8:	f002 fbcc 	bl	8003594 <HAL_GPIO_Init>

  /*Configure GPIO pins : VL53L0X_XSHUT_Pin LED3_WIFI__LED4_BLE_Pin */
  GPIO_InitStruct.Pin = VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin;
 8000dfc:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8000e00:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e02:	2301      	movs	r3, #1
 8000e04:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e06:	2300      	movs	r3, #0
 8000e08:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e0a:	2300      	movs	r3, #0
 8000e0c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000e0e:	f107 0314 	add.w	r3, r7, #20
 8000e12:	4619      	mov	r1, r3
 8000e14:	482e      	ldr	r0, [pc, #184]	@ (8000ed0 <MX_GPIO_Init+0x30c>)
 8000e16:	f002 fbbd 	bl	8003594 <HAL_GPIO_Init>

  /*Configure GPIO pins : VL53L0X_GPIO1_EXTI7_Pin LSM3MDL_DRDY_EXTI8_Pin */
  GPIO_InitStruct.Pin = VL53L0X_GPIO1_EXTI7_Pin|LSM3MDL_DRDY_EXTI8_Pin;
 8000e1a:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8000e1e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000e20:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000e24:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e26:	2300      	movs	r3, #0
 8000e28:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000e2a:	f107 0314 	add.w	r3, r7, #20
 8000e2e:	4619      	mov	r1, r3
 8000e30:	4827      	ldr	r0, [pc, #156]	@ (8000ed0 <MX_GPIO_Init+0x30c>)
 8000e32:	f002 fbaf 	bl	8003594 <HAL_GPIO_Init>

  /*Configure GPIO pin : PMOD_SPI2_SCK_Pin */
  GPIO_InitStruct.Pin = PMOD_SPI2_SCK_Pin;
 8000e36:	2302      	movs	r3, #2
 8000e38:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e3a:	2302      	movs	r3, #2
 8000e3c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e3e:	2300      	movs	r3, #0
 8000e40:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e42:	2303      	movs	r3, #3
 8000e44:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000e46:	2305      	movs	r3, #5
 8000e48:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(PMOD_SPI2_SCK_GPIO_Port, &GPIO_InitStruct);
 8000e4a:	f107 0314 	add.w	r3, r7, #20
 8000e4e:	4619      	mov	r1, r3
 8000e50:	481e      	ldr	r0, [pc, #120]	@ (8000ecc <MX_GPIO_Init+0x308>)
 8000e52:	f002 fb9f 	bl	8003594 <HAL_GPIO_Init>

  /*Configure GPIO pins : PMOD_UART2_CTS_Pin PMOD_UART2_RTS_Pin PMOD_UART2_TX_Pin PMOD_UART2_RX_Pin */
  GPIO_InitStruct.Pin = PMOD_UART2_CTS_Pin|PMOD_UART2_RTS_Pin|PMOD_UART2_TX_Pin|PMOD_UART2_RX_Pin;
 8000e56:	2378      	movs	r3, #120	@ 0x78
 8000e58:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e5a:	2302      	movs	r3, #2
 8000e5c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e5e:	2300      	movs	r3, #0
 8000e60:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e62:	2303      	movs	r3, #3
 8000e64:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000e66:	2307      	movs	r3, #7
 8000e68:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000e6a:	f107 0314 	add.w	r3, r7, #20
 8000e6e:	4619      	mov	r1, r3
 8000e70:	4816      	ldr	r0, [pc, #88]	@ (8000ecc <MX_GPIO_Init+0x308>)
 8000e72:	f002 fb8f 	bl	8003594 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D15_Pin ARD_D14_Pin */
  GPIO_InitStruct.Pin = ARD_D15_Pin|ARD_D14_Pin;
 8000e76:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000e7a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000e7c:	2312      	movs	r3, #18
 8000e7e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e80:	2300      	movs	r3, #0
 8000e82:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e84:	2303      	movs	r3, #3
 8000e86:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000e88:	2304      	movs	r3, #4
 8000e8a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e8c:	f107 0314 	add.w	r3, r7, #20
 8000e90:	4619      	mov	r1, r3
 8000e92:	480d      	ldr	r0, [pc, #52]	@ (8000ec8 <MX_GPIO_Init+0x304>)
 8000e94:	f002 fb7e 	bl	8003594 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 8000e98:	2200      	movs	r2, #0
 8000e9a:	2105      	movs	r1, #5
 8000e9c:	2017      	movs	r0, #23
 8000e9e:	f002 fa36 	bl	800330e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8000ea2:	2017      	movs	r0, #23
 8000ea4:	f002 fa4f 	bl	8003346 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	2105      	movs	r1, #5
 8000eac:	2028      	movs	r0, #40	@ 0x28
 8000eae:	f002 fa2e 	bl	800330e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000eb2:	2028      	movs	r0, #40	@ 0x28
 8000eb4:	f002 fa47 	bl	8003346 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000eb8:	bf00      	nop
 8000eba:	3728      	adds	r7, #40	@ 0x28
 8000ebc:	46bd      	mov	sp, r7
 8000ebe:	bd80      	pop	{r7, pc}
 8000ec0:	40021000 	.word	0x40021000
 8000ec4:	48001000 	.word	0x48001000
 8000ec8:	48000400 	.word	0x48000400
 8000ecc:	48000c00 	.word	0x48000c00
 8000ed0:	48000800 	.word	0x48000800

08000ed4 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	b084      	sub	sp, #16
 8000ed8:	af00      	add	r7, sp, #0
 8000eda:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
	  osSemaphoreAcquire(ADC_CompleteHandle,osWaitForever);
 8000edc:	4b09      	ldr	r3, [pc, #36]	@ (8000f04 <StartDefaultTask+0x30>)
 8000ede:	681b      	ldr	r3, [r3, #0]
 8000ee0:	f04f 31ff 	mov.w	r1, #4294967295
 8000ee4:	4618      	mov	r0, r3
 8000ee6:	f006 f999 	bl	800721c <osSemaphoreAcquire>
	  uint16_t val = HAL_ADC_GetValue(&hadc1);
 8000eea:	4807      	ldr	r0, [pc, #28]	@ (8000f08 <StartDefaultTask+0x34>)
 8000eec:	f001 f978 	bl	80021e0 <HAL_ADC_GetValue>
 8000ef0:	4603      	mov	r3, r0
 8000ef2:	81fb      	strh	r3, [r7, #14]
	  printf("%d\n",val);
 8000ef4:	89fb      	ldrh	r3, [r7, #14]
 8000ef6:	4619      	mov	r1, r3
 8000ef8:	4804      	ldr	r0, [pc, #16]	@ (8000f0c <StartDefaultTask+0x38>)
 8000efa:	f009 fb6f 	bl	800a5dc <iprintf>
  {
 8000efe:	bf00      	nop
 8000f00:	e7ec      	b.n	8000edc <StartDefaultTask+0x8>
 8000f02:	bf00      	nop
 8000f04:	20000864 	.word	0x20000864
 8000f08:	20000088 	.word	0x20000088
 8000f0c:	0800b308 	.word	0x0800b308

08000f10 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f10:	b480      	push	{r7}
 8000f12:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f14:	b672      	cpsid	i
}
 8000f16:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000f18:	bf00      	nop
 8000f1a:	e7fd      	b.n	8000f18 <Error_Handler+0x8>

08000f1c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	b082      	sub	sp, #8
 8000f20:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f22:	4b11      	ldr	r3, [pc, #68]	@ (8000f68 <HAL_MspInit+0x4c>)
 8000f24:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000f26:	4a10      	ldr	r2, [pc, #64]	@ (8000f68 <HAL_MspInit+0x4c>)
 8000f28:	f043 0301 	orr.w	r3, r3, #1
 8000f2c:	6613      	str	r3, [r2, #96]	@ 0x60
 8000f2e:	4b0e      	ldr	r3, [pc, #56]	@ (8000f68 <HAL_MspInit+0x4c>)
 8000f30:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000f32:	f003 0301 	and.w	r3, r3, #1
 8000f36:	607b      	str	r3, [r7, #4]
 8000f38:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f3a:	4b0b      	ldr	r3, [pc, #44]	@ (8000f68 <HAL_MspInit+0x4c>)
 8000f3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000f3e:	4a0a      	ldr	r2, [pc, #40]	@ (8000f68 <HAL_MspInit+0x4c>)
 8000f40:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000f44:	6593      	str	r3, [r2, #88]	@ 0x58
 8000f46:	4b08      	ldr	r3, [pc, #32]	@ (8000f68 <HAL_MspInit+0x4c>)
 8000f48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000f4a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000f4e:	603b      	str	r3, [r7, #0]
 8000f50:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000f52:	2200      	movs	r2, #0
 8000f54:	210f      	movs	r1, #15
 8000f56:	f06f 0001 	mvn.w	r0, #1
 8000f5a:	f002 f9d8 	bl	800330e <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f5e:	bf00      	nop
 8000f60:	3708      	adds	r7, #8
 8000f62:	46bd      	mov	sp, r7
 8000f64:	bd80      	pop	{r7, pc}
 8000f66:	bf00      	nop
 8000f68:	40021000 	.word	0x40021000

08000f6c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	b08c      	sub	sp, #48	@ 0x30
 8000f70:	af00      	add	r7, sp, #0
 8000f72:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f74:	f107 031c 	add.w	r3, r7, #28
 8000f78:	2200      	movs	r2, #0
 8000f7a:	601a      	str	r2, [r3, #0]
 8000f7c:	605a      	str	r2, [r3, #4]
 8000f7e:	609a      	str	r2, [r3, #8]
 8000f80:	60da      	str	r2, [r3, #12]
 8000f82:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	681b      	ldr	r3, [r3, #0]
 8000f88:	4a31      	ldr	r2, [pc, #196]	@ (8001050 <HAL_ADC_MspInit+0xe4>)
 8000f8a:	4293      	cmp	r3, r2
 8000f8c:	d15c      	bne.n	8001048 <HAL_ADC_MspInit+0xdc>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8000f8e:	4b31      	ldr	r3, [pc, #196]	@ (8001054 <HAL_ADC_MspInit+0xe8>)
 8000f90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f92:	4a30      	ldr	r2, [pc, #192]	@ (8001054 <HAL_ADC_MspInit+0xe8>)
 8000f94:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000f98:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f9a:	4b2e      	ldr	r3, [pc, #184]	@ (8001054 <HAL_ADC_MspInit+0xe8>)
 8000f9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f9e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000fa2:	61bb      	str	r3, [r7, #24]
 8000fa4:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000fa6:	4b2b      	ldr	r3, [pc, #172]	@ (8001054 <HAL_ADC_MspInit+0xe8>)
 8000fa8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000faa:	4a2a      	ldr	r2, [pc, #168]	@ (8001054 <HAL_ADC_MspInit+0xe8>)
 8000fac:	f043 0304 	orr.w	r3, r3, #4
 8000fb0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000fb2:	4b28      	ldr	r3, [pc, #160]	@ (8001054 <HAL_ADC_MspInit+0xe8>)
 8000fb4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fb6:	f003 0304 	and.w	r3, r3, #4
 8000fba:	617b      	str	r3, [r7, #20]
 8000fbc:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fbe:	4b25      	ldr	r3, [pc, #148]	@ (8001054 <HAL_ADC_MspInit+0xe8>)
 8000fc0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fc2:	4a24      	ldr	r2, [pc, #144]	@ (8001054 <HAL_ADC_MspInit+0xe8>)
 8000fc4:	f043 0301 	orr.w	r3, r3, #1
 8000fc8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000fca:	4b22      	ldr	r3, [pc, #136]	@ (8001054 <HAL_ADC_MspInit+0xe8>)
 8000fcc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fce:	f003 0301 	and.w	r3, r3, #1
 8000fd2:	613b      	str	r3, [r7, #16]
 8000fd4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fd6:	4b1f      	ldr	r3, [pc, #124]	@ (8001054 <HAL_ADC_MspInit+0xe8>)
 8000fd8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fda:	4a1e      	ldr	r2, [pc, #120]	@ (8001054 <HAL_ADC_MspInit+0xe8>)
 8000fdc:	f043 0302 	orr.w	r3, r3, #2
 8000fe0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000fe2:	4b1c      	ldr	r3, [pc, #112]	@ (8001054 <HAL_ADC_MspInit+0xe8>)
 8000fe4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fe6:	f003 0302 	and.w	r3, r3, #2
 8000fea:	60fb      	str	r3, [r7, #12]
 8000fec:	68fb      	ldr	r3, [r7, #12]
    PA4     ------> ADC1_IN9
    PC4     ------> ADC1_IN13
    PC5     ------> ADC1_IN14
    PB1     ------> ADC1_IN16
    */
    GPIO_InitStruct.Pin = ARD_A5_Pin|ARD_A4_Pin|ARD_A3_Pin|ARD_A2_Pin
 8000fee:	233f      	movs	r3, #63	@ 0x3f
 8000ff0:	61fb      	str	r3, [r7, #28]
                          |ARD_A1_Pin|ARD_A0_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000ff2:	230b      	movs	r3, #11
 8000ff4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ff6:	2300      	movs	r3, #0
 8000ff8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ffa:	f107 031c 	add.w	r3, r7, #28
 8000ffe:	4619      	mov	r1, r3
 8001000:	4815      	ldr	r0, [pc, #84]	@ (8001058 <HAL_ADC_MspInit+0xec>)
 8001002:	f002 fac7 	bl	8003594 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ARD_D7_Pin;
 8001006:	2310      	movs	r3, #16
 8001008:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 800100a:	230b      	movs	r3, #11
 800100c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800100e:	2300      	movs	r3, #0
 8001010:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(ARD_D7_GPIO_Port, &GPIO_InitStruct);
 8001012:	f107 031c 	add.w	r3, r7, #28
 8001016:	4619      	mov	r1, r3
 8001018:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800101c:	f002 faba 	bl	8003594 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ARD_D6_Pin;
 8001020:	2302      	movs	r3, #2
 8001022:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001024:	230b      	movs	r3, #11
 8001026:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001028:	2300      	movs	r3, #0
 800102a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(ARD_D6_GPIO_Port, &GPIO_InitStruct);
 800102c:	f107 031c 	add.w	r3, r7, #28
 8001030:	4619      	mov	r1, r3
 8001032:	480a      	ldr	r0, [pc, #40]	@ (800105c <HAL_ADC_MspInit+0xf0>)
 8001034:	f002 faae 	bl	8003594 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 5, 0);
 8001038:	2200      	movs	r2, #0
 800103a:	2105      	movs	r1, #5
 800103c:	2012      	movs	r0, #18
 800103e:	f002 f966 	bl	800330e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8001042:	2012      	movs	r0, #18
 8001044:	f002 f97f 	bl	8003346 <HAL_NVIC_EnableIRQ>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001048:	bf00      	nop
 800104a:	3730      	adds	r7, #48	@ 0x30
 800104c:	46bd      	mov	sp, r7
 800104e:	bd80      	pop	{r7, pc}
 8001050:	50040000 	.word	0x50040000
 8001054:	40021000 	.word	0x40021000
 8001058:	48000800 	.word	0x48000800
 800105c:	48000400 	.word	0x48000400

08001060 <HAL_DFSDM_ChannelMspInit>:
* This function configures the hardware resources used in this example
* @param hdfsdm_channel: DFSDM_Channel handle pointer
* @retval None
*/
void HAL_DFSDM_ChannelMspInit(DFSDM_Channel_HandleTypeDef* hdfsdm_channel)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	b0ac      	sub	sp, #176	@ 0xb0
 8001064:	af00      	add	r7, sp, #0
 8001066:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001068:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800106c:	2200      	movs	r2, #0
 800106e:	601a      	str	r2, [r3, #0]
 8001070:	605a      	str	r2, [r3, #4]
 8001072:	609a      	str	r2, [r3, #8]
 8001074:	60da      	str	r2, [r3, #12]
 8001076:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001078:	f107 0314 	add.w	r3, r7, #20
 800107c:	2288      	movs	r2, #136	@ 0x88
 800107e:	2100      	movs	r1, #0
 8001080:	4618      	mov	r0, r3
 8001082:	f009 fb00 	bl	800a686 <memset>
  if(DFSDM1_Init == 0)
 8001086:	4b25      	ldr	r3, [pc, #148]	@ (800111c <HAL_DFSDM_ChannelMspInit+0xbc>)
 8001088:	681b      	ldr	r3, [r3, #0]
 800108a:	2b00      	cmp	r3, #0
 800108c:	d142      	bne.n	8001114 <HAL_DFSDM_ChannelMspInit+0xb4>

  /* USER CODE END DFSDM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_DFSDM1;
 800108e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001092:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
 8001094:	2300      	movs	r3, #0
 8001096:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800109a:	f107 0314 	add.w	r3, r7, #20
 800109e:	4618      	mov	r0, r3
 80010a0:	f003 fe02 	bl	8004ca8 <HAL_RCCEx_PeriphCLKConfig>
 80010a4:	4603      	mov	r3, r0
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	d001      	beq.n	80010ae <HAL_DFSDM_ChannelMspInit+0x4e>
    {
      Error_Handler();
 80010aa:	f7ff ff31 	bl	8000f10 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_DFSDM1_CLK_ENABLE();
 80010ae:	4b1c      	ldr	r3, [pc, #112]	@ (8001120 <HAL_DFSDM_ChannelMspInit+0xc0>)
 80010b0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80010b2:	4a1b      	ldr	r2, [pc, #108]	@ (8001120 <HAL_DFSDM_ChannelMspInit+0xc0>)
 80010b4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80010b8:	6613      	str	r3, [r2, #96]	@ 0x60
 80010ba:	4b19      	ldr	r3, [pc, #100]	@ (8001120 <HAL_DFSDM_ChannelMspInit+0xc0>)
 80010bc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80010be:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80010c2:	613b      	str	r3, [r7, #16]
 80010c4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80010c6:	4b16      	ldr	r3, [pc, #88]	@ (8001120 <HAL_DFSDM_ChannelMspInit+0xc0>)
 80010c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010ca:	4a15      	ldr	r2, [pc, #84]	@ (8001120 <HAL_DFSDM_ChannelMspInit+0xc0>)
 80010cc:	f043 0310 	orr.w	r3, r3, #16
 80010d0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80010d2:	4b13      	ldr	r3, [pc, #76]	@ (8001120 <HAL_DFSDM_ChannelMspInit+0xc0>)
 80010d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010d6:	f003 0310 	and.w	r3, r3, #16
 80010da:	60fb      	str	r3, [r7, #12]
 80010dc:	68fb      	ldr	r3, [r7, #12]
    /**DFSDM1 GPIO Configuration
    PE7     ------> DFSDM1_DATIN2
    PE9     ------> DFSDM1_CKOUT
    */
    GPIO_InitStruct.Pin = DFSDM1_DATIN2_Pin|DFSDM1_CKOUT_Pin;
 80010de:	f44f 7320 	mov.w	r3, #640	@ 0x280
 80010e2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010e6:	2302      	movs	r3, #2
 80010e8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010ec:	2300      	movs	r3, #0
 80010ee:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010f2:	2300      	movs	r3, #0
 80010f4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 80010f8:	2306      	movs	r3, #6
 80010fa:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80010fe:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001102:	4619      	mov	r1, r3
 8001104:	4807      	ldr	r0, [pc, #28]	@ (8001124 <HAL_DFSDM_ChannelMspInit+0xc4>)
 8001106:	f002 fa45 	bl	8003594 <HAL_GPIO_Init>

  /* USER CODE BEGIN DFSDM1_MspInit 1 */

  /* USER CODE END DFSDM1_MspInit 1 */

  DFSDM1_Init++;
 800110a:	4b04      	ldr	r3, [pc, #16]	@ (800111c <HAL_DFSDM_ChannelMspInit+0xbc>)
 800110c:	681b      	ldr	r3, [r3, #0]
 800110e:	3301      	adds	r3, #1
 8001110:	4a02      	ldr	r2, [pc, #8]	@ (800111c <HAL_DFSDM_ChannelMspInit+0xbc>)
 8001112:	6013      	str	r3, [r2, #0]
  }

}
 8001114:	bf00      	nop
 8001116:	37b0      	adds	r7, #176	@ 0xb0
 8001118:	46bd      	mov	sp, r7
 800111a:	bd80      	pop	{r7, pc}
 800111c:	20000868 	.word	0x20000868
 8001120:	40021000 	.word	0x40021000
 8001124:	48001000 	.word	0x48001000

08001128 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001128:	b580      	push	{r7, lr}
 800112a:	b0ac      	sub	sp, #176	@ 0xb0
 800112c:	af00      	add	r7, sp, #0
 800112e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001130:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001134:	2200      	movs	r2, #0
 8001136:	601a      	str	r2, [r3, #0]
 8001138:	605a      	str	r2, [r3, #4]
 800113a:	609a      	str	r2, [r3, #8]
 800113c:	60da      	str	r2, [r3, #12]
 800113e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001140:	f107 0314 	add.w	r3, r7, #20
 8001144:	2288      	movs	r2, #136	@ 0x88
 8001146:	2100      	movs	r1, #0
 8001148:	4618      	mov	r0, r3
 800114a:	f009 fa9c 	bl	800a686 <memset>
  if(hi2c->Instance==I2C2)
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	4a21      	ldr	r2, [pc, #132]	@ (80011d8 <HAL_I2C_MspInit+0xb0>)
 8001154:	4293      	cmp	r3, r2
 8001156:	d13b      	bne.n	80011d0 <HAL_I2C_MspInit+0xa8>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8001158:	2380      	movs	r3, #128	@ 0x80
 800115a:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 800115c:	2300      	movs	r3, #0
 800115e:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001160:	f107 0314 	add.w	r3, r7, #20
 8001164:	4618      	mov	r0, r3
 8001166:	f003 fd9f 	bl	8004ca8 <HAL_RCCEx_PeriphCLKConfig>
 800116a:	4603      	mov	r3, r0
 800116c:	2b00      	cmp	r3, #0
 800116e:	d001      	beq.n	8001174 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001170:	f7ff fece 	bl	8000f10 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001174:	4b19      	ldr	r3, [pc, #100]	@ (80011dc <HAL_I2C_MspInit+0xb4>)
 8001176:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001178:	4a18      	ldr	r2, [pc, #96]	@ (80011dc <HAL_I2C_MspInit+0xb4>)
 800117a:	f043 0302 	orr.w	r3, r3, #2
 800117e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001180:	4b16      	ldr	r3, [pc, #88]	@ (80011dc <HAL_I2C_MspInit+0xb4>)
 8001182:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001184:	f003 0302 	and.w	r3, r3, #2
 8001188:	613b      	str	r3, [r7, #16]
 800118a:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = INTERNAL_I2C2_SCL_Pin|INTERNAL_I2C2_SDA_Pin;
 800118c:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001190:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001194:	2312      	movs	r3, #18
 8001196:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800119a:	2301      	movs	r3, #1
 800119c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011a0:	2303      	movs	r3, #3
 80011a2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80011a6:	2304      	movs	r3, #4
 80011a8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011ac:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80011b0:	4619      	mov	r1, r3
 80011b2:	480b      	ldr	r0, [pc, #44]	@ (80011e0 <HAL_I2C_MspInit+0xb8>)
 80011b4:	f002 f9ee 	bl	8003594 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 80011b8:	4b08      	ldr	r3, [pc, #32]	@ (80011dc <HAL_I2C_MspInit+0xb4>)
 80011ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80011bc:	4a07      	ldr	r2, [pc, #28]	@ (80011dc <HAL_I2C_MspInit+0xb4>)
 80011be:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80011c2:	6593      	str	r3, [r2, #88]	@ 0x58
 80011c4:	4b05      	ldr	r3, [pc, #20]	@ (80011dc <HAL_I2C_MspInit+0xb4>)
 80011c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80011c8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80011cc:	60fb      	str	r3, [r7, #12]
 80011ce:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END I2C2_MspInit 1 */

  }

}
 80011d0:	bf00      	nop
 80011d2:	37b0      	adds	r7, #176	@ 0xb0
 80011d4:	46bd      	mov	sp, r7
 80011d6:	bd80      	pop	{r7, pc}
 80011d8:	40005800 	.word	0x40005800
 80011dc:	40021000 	.word	0x40021000
 80011e0:	48000400 	.word	0x48000400

080011e4 <HAL_QSPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hqspi: QSPI handle pointer
* @retval None
*/
void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	b08a      	sub	sp, #40	@ 0x28
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011ec:	f107 0314 	add.w	r3, r7, #20
 80011f0:	2200      	movs	r2, #0
 80011f2:	601a      	str	r2, [r3, #0]
 80011f4:	605a      	str	r2, [r3, #4]
 80011f6:	609a      	str	r2, [r3, #8]
 80011f8:	60da      	str	r2, [r3, #12]
 80011fa:	611a      	str	r2, [r3, #16]
  if(hqspi->Instance==QUADSPI)
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	4a17      	ldr	r2, [pc, #92]	@ (8001260 <HAL_QSPI_MspInit+0x7c>)
 8001202:	4293      	cmp	r3, r2
 8001204:	d128      	bne.n	8001258 <HAL_QSPI_MspInit+0x74>
  {
  /* USER CODE BEGIN QUADSPI_MspInit 0 */

  /* USER CODE END QUADSPI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 8001206:	4b17      	ldr	r3, [pc, #92]	@ (8001264 <HAL_QSPI_MspInit+0x80>)
 8001208:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800120a:	4a16      	ldr	r2, [pc, #88]	@ (8001264 <HAL_QSPI_MspInit+0x80>)
 800120c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001210:	6513      	str	r3, [r2, #80]	@ 0x50
 8001212:	4b14      	ldr	r3, [pc, #80]	@ (8001264 <HAL_QSPI_MspInit+0x80>)
 8001214:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001216:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800121a:	613b      	str	r3, [r7, #16]
 800121c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 800121e:	4b11      	ldr	r3, [pc, #68]	@ (8001264 <HAL_QSPI_MspInit+0x80>)
 8001220:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001222:	4a10      	ldr	r2, [pc, #64]	@ (8001264 <HAL_QSPI_MspInit+0x80>)
 8001224:	f043 0310 	orr.w	r3, r3, #16
 8001228:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800122a:	4b0e      	ldr	r3, [pc, #56]	@ (8001264 <HAL_QSPI_MspInit+0x80>)
 800122c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800122e:	f003 0310 	and.w	r3, r3, #16
 8001232:	60fb      	str	r3, [r7, #12]
 8001234:	68fb      	ldr	r3, [r7, #12]
    PE12     ------> QUADSPI_BK1_IO0
    PE13     ------> QUADSPI_BK1_IO1
    PE14     ------> QUADSPI_BK1_IO2
    PE15     ------> QUADSPI_BK1_IO3
    */
    GPIO_InitStruct.Pin = QUADSPI_CLK_Pin|QUADSPI_NCS_Pin|OQUADSPI_BK1_IO0_Pin|QUADSPI_BK1_IO1_Pin
 8001236:	f44f 437c 	mov.w	r3, #64512	@ 0xfc00
 800123a:	617b      	str	r3, [r7, #20]
                          |QUAD_SPI_BK1_IO2_Pin|QUAD_SPI_BK1_IO3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800123c:	2302      	movs	r3, #2
 800123e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001240:	2300      	movs	r3, #0
 8001242:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001244:	2303      	movs	r3, #3
 8001246:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8001248:	230a      	movs	r3, #10
 800124a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800124c:	f107 0314 	add.w	r3, r7, #20
 8001250:	4619      	mov	r1, r3
 8001252:	4805      	ldr	r0, [pc, #20]	@ (8001268 <HAL_QSPI_MspInit+0x84>)
 8001254:	f002 f99e 	bl	8003594 <HAL_GPIO_Init>

  /* USER CODE END QUADSPI_MspInit 1 */

  }

}
 8001258:	bf00      	nop
 800125a:	3728      	adds	r7, #40	@ 0x28
 800125c:	46bd      	mov	sp, r7
 800125e:	bd80      	pop	{r7, pc}
 8001260:	a0001000 	.word	0xa0001000
 8001264:	40021000 	.word	0x40021000
 8001268:	48001000 	.word	0x48001000

0800126c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800126c:	b580      	push	{r7, lr}
 800126e:	b08a      	sub	sp, #40	@ 0x28
 8001270:	af00      	add	r7, sp, #0
 8001272:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001274:	f107 0314 	add.w	r3, r7, #20
 8001278:	2200      	movs	r2, #0
 800127a:	601a      	str	r2, [r3, #0]
 800127c:	605a      	str	r2, [r3, #4]
 800127e:	609a      	str	r2, [r3, #8]
 8001280:	60da      	str	r2, [r3, #12]
 8001282:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	4a17      	ldr	r2, [pc, #92]	@ (80012e8 <HAL_SPI_MspInit+0x7c>)
 800128a:	4293      	cmp	r3, r2
 800128c:	d128      	bne.n	80012e0 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 800128e:	4b17      	ldr	r3, [pc, #92]	@ (80012ec <HAL_SPI_MspInit+0x80>)
 8001290:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001292:	4a16      	ldr	r2, [pc, #88]	@ (80012ec <HAL_SPI_MspInit+0x80>)
 8001294:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001298:	6593      	str	r3, [r2, #88]	@ 0x58
 800129a:	4b14      	ldr	r3, [pc, #80]	@ (80012ec <HAL_SPI_MspInit+0x80>)
 800129c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800129e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80012a2:	613b      	str	r3, [r7, #16]
 80012a4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80012a6:	4b11      	ldr	r3, [pc, #68]	@ (80012ec <HAL_SPI_MspInit+0x80>)
 80012a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012aa:	4a10      	ldr	r2, [pc, #64]	@ (80012ec <HAL_SPI_MspInit+0x80>)
 80012ac:	f043 0304 	orr.w	r3, r3, #4
 80012b0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80012b2:	4b0e      	ldr	r3, [pc, #56]	@ (80012ec <HAL_SPI_MspInit+0x80>)
 80012b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012b6:	f003 0304 	and.w	r3, r3, #4
 80012ba:	60fb      	str	r3, [r7, #12]
 80012bc:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = INTERNAL_SPI3_SCK_Pin|INTERNAL_SPI3_MISO_Pin|INTERNAL_SPI3_MOSI_Pin;
 80012be:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 80012c2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012c4:	2302      	movs	r3, #2
 80012c6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012c8:	2300      	movs	r3, #0
 80012ca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012cc:	2303      	movs	r3, #3
 80012ce:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80012d0:	2306      	movs	r3, #6
 80012d2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80012d4:	f107 0314 	add.w	r3, r7, #20
 80012d8:	4619      	mov	r1, r3
 80012da:	4805      	ldr	r0, [pc, #20]	@ (80012f0 <HAL_SPI_MspInit+0x84>)
 80012dc:	f002 f95a 	bl	8003594 <HAL_GPIO_Init>

  /* USER CODE END SPI3_MspInit 1 */

  }

}
 80012e0:	bf00      	nop
 80012e2:	3728      	adds	r7, #40	@ 0x28
 80012e4:	46bd      	mov	sp, r7
 80012e6:	bd80      	pop	{r7, pc}
 80012e8:	40003c00 	.word	0x40003c00
 80012ec:	40021000 	.word	0x40021000
 80012f0:	48000800 	.word	0x48000800

080012f4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80012f4:	b480      	push	{r7}
 80012f6:	b085      	sub	sp, #20
 80012f8:	af00      	add	r7, sp, #0
 80012fa:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	4a0a      	ldr	r2, [pc, #40]	@ (800132c <HAL_TIM_Base_MspInit+0x38>)
 8001302:	4293      	cmp	r3, r2
 8001304:	d10b      	bne.n	800131e <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001306:	4b0a      	ldr	r3, [pc, #40]	@ (8001330 <HAL_TIM_Base_MspInit+0x3c>)
 8001308:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800130a:	4a09      	ldr	r2, [pc, #36]	@ (8001330 <HAL_TIM_Base_MspInit+0x3c>)
 800130c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001310:	6613      	str	r3, [r2, #96]	@ 0x60
 8001312:	4b07      	ldr	r3, [pc, #28]	@ (8001330 <HAL_TIM_Base_MspInit+0x3c>)
 8001314:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001316:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800131a:	60fb      	str	r3, [r7, #12]
 800131c:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM1_MspInit 1 */

  }

}
 800131e:	bf00      	nop
 8001320:	3714      	adds	r7, #20
 8001322:	46bd      	mov	sp, r7
 8001324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001328:	4770      	bx	lr
 800132a:	bf00      	nop
 800132c:	40012c00 	.word	0x40012c00
 8001330:	40021000 	.word	0x40021000

08001334 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001334:	b580      	push	{r7, lr}
 8001336:	b0ae      	sub	sp, #184	@ 0xb8
 8001338:	af00      	add	r7, sp, #0
 800133a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800133c:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001340:	2200      	movs	r2, #0
 8001342:	601a      	str	r2, [r3, #0]
 8001344:	605a      	str	r2, [r3, #4]
 8001346:	609a      	str	r2, [r3, #8]
 8001348:	60da      	str	r2, [r3, #12]
 800134a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800134c:	f107 031c 	add.w	r3, r7, #28
 8001350:	2288      	movs	r2, #136	@ 0x88
 8001352:	2100      	movs	r1, #0
 8001354:	4618      	mov	r0, r3
 8001356:	f009 f996 	bl	800a686 <memset>
  if(huart->Instance==USART1)
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	4a42      	ldr	r2, [pc, #264]	@ (8001468 <HAL_UART_MspInit+0x134>)
 8001360:	4293      	cmp	r3, r2
 8001362:	d13b      	bne.n	80013dc <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001364:	2301      	movs	r3, #1
 8001366:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001368:	2300      	movs	r3, #0
 800136a:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800136c:	f107 031c 	add.w	r3, r7, #28
 8001370:	4618      	mov	r0, r3
 8001372:	f003 fc99 	bl	8004ca8 <HAL_RCCEx_PeriphCLKConfig>
 8001376:	4603      	mov	r3, r0
 8001378:	2b00      	cmp	r3, #0
 800137a:	d001      	beq.n	8001380 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 800137c:	f7ff fdc8 	bl	8000f10 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001380:	4b3a      	ldr	r3, [pc, #232]	@ (800146c <HAL_UART_MspInit+0x138>)
 8001382:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001384:	4a39      	ldr	r2, [pc, #228]	@ (800146c <HAL_UART_MspInit+0x138>)
 8001386:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800138a:	6613      	str	r3, [r2, #96]	@ 0x60
 800138c:	4b37      	ldr	r3, [pc, #220]	@ (800146c <HAL_UART_MspInit+0x138>)
 800138e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001390:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001394:	61bb      	str	r3, [r7, #24]
 8001396:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001398:	4b34      	ldr	r3, [pc, #208]	@ (800146c <HAL_UART_MspInit+0x138>)
 800139a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800139c:	4a33      	ldr	r2, [pc, #204]	@ (800146c <HAL_UART_MspInit+0x138>)
 800139e:	f043 0302 	orr.w	r3, r3, #2
 80013a2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80013a4:	4b31      	ldr	r3, [pc, #196]	@ (800146c <HAL_UART_MspInit+0x138>)
 80013a6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013a8:	f003 0302 	and.w	r3, r3, #2
 80013ac:	617b      	str	r3, [r7, #20]
 80013ae:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = ST_LINK_UART1_TX_Pin|ST_LINK_UART1_RX_Pin;
 80013b0:	23c0      	movs	r3, #192	@ 0xc0
 80013b2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013b6:	2302      	movs	r3, #2
 80013b8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013bc:	2300      	movs	r3, #0
 80013be:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013c2:	2303      	movs	r3, #3
 80013c4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80013c8:	2307      	movs	r3, #7
 80013ca:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013ce:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80013d2:	4619      	mov	r1, r3
 80013d4:	4826      	ldr	r0, [pc, #152]	@ (8001470 <HAL_UART_MspInit+0x13c>)
 80013d6:	f002 f8dd 	bl	8003594 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80013da:	e040      	b.n	800145e <HAL_UART_MspInit+0x12a>
  else if(huart->Instance==USART3)
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	4a24      	ldr	r2, [pc, #144]	@ (8001474 <HAL_UART_MspInit+0x140>)
 80013e2:	4293      	cmp	r3, r2
 80013e4:	d13b      	bne.n	800145e <HAL_UART_MspInit+0x12a>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80013e6:	2304      	movs	r3, #4
 80013e8:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80013ea:	2300      	movs	r3, #0
 80013ec:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80013ee:	f107 031c 	add.w	r3, r7, #28
 80013f2:	4618      	mov	r0, r3
 80013f4:	f003 fc58 	bl	8004ca8 <HAL_RCCEx_PeriphCLKConfig>
 80013f8:	4603      	mov	r3, r0
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d001      	beq.n	8001402 <HAL_UART_MspInit+0xce>
      Error_Handler();
 80013fe:	f7ff fd87 	bl	8000f10 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001402:	4b1a      	ldr	r3, [pc, #104]	@ (800146c <HAL_UART_MspInit+0x138>)
 8001404:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001406:	4a19      	ldr	r2, [pc, #100]	@ (800146c <HAL_UART_MspInit+0x138>)
 8001408:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800140c:	6593      	str	r3, [r2, #88]	@ 0x58
 800140e:	4b17      	ldr	r3, [pc, #92]	@ (800146c <HAL_UART_MspInit+0x138>)
 8001410:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001412:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001416:	613b      	str	r3, [r7, #16]
 8001418:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800141a:	4b14      	ldr	r3, [pc, #80]	@ (800146c <HAL_UART_MspInit+0x138>)
 800141c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800141e:	4a13      	ldr	r2, [pc, #76]	@ (800146c <HAL_UART_MspInit+0x138>)
 8001420:	f043 0308 	orr.w	r3, r3, #8
 8001424:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001426:	4b11      	ldr	r3, [pc, #68]	@ (800146c <HAL_UART_MspInit+0x138>)
 8001428:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800142a:	f003 0308 	and.w	r3, r3, #8
 800142e:	60fb      	str	r3, [r7, #12]
 8001430:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = INTERNAL_UART3_TX_Pin|INTERNAL_UART3_RX_Pin;
 8001432:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001436:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800143a:	2302      	movs	r3, #2
 800143c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001440:	2300      	movs	r3, #0
 8001442:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001446:	2303      	movs	r3, #3
 8001448:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800144c:	2307      	movs	r3, #7
 800144e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001452:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001456:	4619      	mov	r1, r3
 8001458:	4807      	ldr	r0, [pc, #28]	@ (8001478 <HAL_UART_MspInit+0x144>)
 800145a:	f002 f89b 	bl	8003594 <HAL_GPIO_Init>
}
 800145e:	bf00      	nop
 8001460:	37b8      	adds	r7, #184	@ 0xb8
 8001462:	46bd      	mov	sp, r7
 8001464:	bd80      	pop	{r7, pc}
 8001466:	bf00      	nop
 8001468:	40013800 	.word	0x40013800
 800146c:	40021000 	.word	0x40021000
 8001470:	48000400 	.word	0x48000400
 8001474:	40004800 	.word	0x40004800
 8001478:	48000c00 	.word	0x48000c00

0800147c <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 800147c:	b580      	push	{r7, lr}
 800147e:	b08a      	sub	sp, #40	@ 0x28
 8001480:	af00      	add	r7, sp, #0
 8001482:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001484:	f107 0314 	add.w	r3, r7, #20
 8001488:	2200      	movs	r2, #0
 800148a:	601a      	str	r2, [r3, #0]
 800148c:	605a      	str	r2, [r3, #4]
 800148e:	609a      	str	r2, [r3, #8]
 8001490:	60da      	str	r2, [r3, #12]
 8001492:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800149c:	d154      	bne.n	8001548 <HAL_PCD_MspInit+0xcc>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800149e:	4b2c      	ldr	r3, [pc, #176]	@ (8001550 <HAL_PCD_MspInit+0xd4>)
 80014a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014a2:	4a2b      	ldr	r2, [pc, #172]	@ (8001550 <HAL_PCD_MspInit+0xd4>)
 80014a4:	f043 0301 	orr.w	r3, r3, #1
 80014a8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80014aa:	4b29      	ldr	r3, [pc, #164]	@ (8001550 <HAL_PCD_MspInit+0xd4>)
 80014ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014ae:	f003 0301 	and.w	r3, r3, #1
 80014b2:	613b      	str	r3, [r7, #16]
 80014b4:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_OTG_FS_VBUS_Pin;
 80014b6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80014ba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80014bc:	2300      	movs	r3, #0
 80014be:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014c0:	2300      	movs	r3, #0
 80014c2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 80014c4:	f107 0314 	add.w	r3, r7, #20
 80014c8:	4619      	mov	r1, r3
 80014ca:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80014ce:	f002 f861 	bl	8003594 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_OTG_FS_ID_Pin|USB_OTG_FS_DM_Pin|USB_OTG_FS_DP_Pin;
 80014d2:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 80014d6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014d8:	2302      	movs	r3, #2
 80014da:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014dc:	2300      	movs	r3, #0
 80014de:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014e0:	2303      	movs	r3, #3
 80014e2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80014e4:	230a      	movs	r3, #10
 80014e6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014e8:	f107 0314 	add.w	r3, r7, #20
 80014ec:	4619      	mov	r1, r3
 80014ee:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80014f2:	f002 f84f 	bl	8003594 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80014f6:	4b16      	ldr	r3, [pc, #88]	@ (8001550 <HAL_PCD_MspInit+0xd4>)
 80014f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014fa:	4a15      	ldr	r2, [pc, #84]	@ (8001550 <HAL_PCD_MspInit+0xd4>)
 80014fc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001500:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001502:	4b13      	ldr	r3, [pc, #76]	@ (8001550 <HAL_PCD_MspInit+0xd4>)
 8001504:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001506:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800150a:	60fb      	str	r3, [r7, #12]
 800150c:	68fb      	ldr	r3, [r7, #12]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800150e:	4b10      	ldr	r3, [pc, #64]	@ (8001550 <HAL_PCD_MspInit+0xd4>)
 8001510:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001512:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001516:	2b00      	cmp	r3, #0
 8001518:	d114      	bne.n	8001544 <HAL_PCD_MspInit+0xc8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800151a:	4b0d      	ldr	r3, [pc, #52]	@ (8001550 <HAL_PCD_MspInit+0xd4>)
 800151c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800151e:	4a0c      	ldr	r2, [pc, #48]	@ (8001550 <HAL_PCD_MspInit+0xd4>)
 8001520:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001524:	6593      	str	r3, [r2, #88]	@ 0x58
 8001526:	4b0a      	ldr	r3, [pc, #40]	@ (8001550 <HAL_PCD_MspInit+0xd4>)
 8001528:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800152a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800152e:	60bb      	str	r3, [r7, #8]
 8001530:	68bb      	ldr	r3, [r7, #8]
      HAL_PWREx_EnableVddUSB();
 8001532:	f002 fced 	bl	8003f10 <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001536:	4b06      	ldr	r3, [pc, #24]	@ (8001550 <HAL_PCD_MspInit+0xd4>)
 8001538:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800153a:	4a05      	ldr	r2, [pc, #20]	@ (8001550 <HAL_PCD_MspInit+0xd4>)
 800153c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001540:	6593      	str	r3, [r2, #88]	@ 0x58

  /* USER CODE END USB_OTG_FS_MspInit 1 */

  }

}
 8001542:	e001      	b.n	8001548 <HAL_PCD_MspInit+0xcc>
      HAL_PWREx_EnableVddUSB();
 8001544:	f002 fce4 	bl	8003f10 <HAL_PWREx_EnableVddUSB>
}
 8001548:	bf00      	nop
 800154a:	3728      	adds	r7, #40	@ 0x28
 800154c:	46bd      	mov	sp, r7
 800154e:	bd80      	pop	{r7, pc}
 8001550:	40021000 	.word	0x40021000

08001554 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001554:	b480      	push	{r7}
 8001556:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001558:	bf00      	nop
 800155a:	e7fd      	b.n	8001558 <NMI_Handler+0x4>

0800155c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800155c:	b480      	push	{r7}
 800155e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001560:	bf00      	nop
 8001562:	e7fd      	b.n	8001560 <HardFault_Handler+0x4>

08001564 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001564:	b480      	push	{r7}
 8001566:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001568:	bf00      	nop
 800156a:	e7fd      	b.n	8001568 <MemManage_Handler+0x4>

0800156c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800156c:	b480      	push	{r7}
 800156e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001570:	bf00      	nop
 8001572:	e7fd      	b.n	8001570 <BusFault_Handler+0x4>

08001574 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001574:	b480      	push	{r7}
 8001576:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001578:	bf00      	nop
 800157a:	e7fd      	b.n	8001578 <UsageFault_Handler+0x4>

0800157c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800157c:	b480      	push	{r7}
 800157e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001580:	bf00      	nop
 8001582:	46bd      	mov	sp, r7
 8001584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001588:	4770      	bx	lr

0800158a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800158a:	b580      	push	{r7, lr}
 800158c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800158e:	f000 f96f 	bl	8001870 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8001592:	f007 fde1 	bl	8009158 <xTaskGetSchedulerState>
 8001596:	4603      	mov	r3, r0
 8001598:	2b01      	cmp	r3, #1
 800159a:	d001      	beq.n	80015a0 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 800159c:	f008 fcdc 	bl	8009f58 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80015a0:	bf00      	nop
 80015a2:	bd80      	pop	{r7, pc}

080015a4 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 80015a4:	b580      	push	{r7, lr}
 80015a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80015a8:	4802      	ldr	r0, [pc, #8]	@ (80015b4 <ADC1_2_IRQHandler+0x10>)
 80015aa:	f000 fe27 	bl	80021fc <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 80015ae:	bf00      	nop
 80015b0:	bd80      	pop	{r7, pc}
 80015b2:	bf00      	nop
 80015b4:	20000088 	.word	0x20000088

080015b8 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80015b8:	b580      	push	{r7, lr}
 80015ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SPSGRF_915_GPIO3_EXTI5_Pin);
 80015bc:	2020      	movs	r0, #32
 80015be:	f002 f9ab 	bl	8003918 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(SPBTLE_RF_IRQ_EXTI6_Pin);
 80015c2:	2040      	movs	r0, #64	@ 0x40
 80015c4:	f002 f9a8 	bl	8003918 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(VL53L0X_GPIO1_EXTI7_Pin);
 80015c8:	2080      	movs	r0, #128	@ 0x80
 80015ca:	f002 f9a5 	bl	8003918 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LSM3MDL_DRDY_EXTI8_Pin);
 80015ce:	f44f 7080 	mov.w	r0, #256	@ 0x100
 80015d2:	f002 f9a1 	bl	8003918 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80015d6:	bf00      	nop
 80015d8:	bd80      	pop	{r7, pc}

080015da <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80015da:	b580      	push	{r7, lr}
 80015dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(LPS22HB_INT_DRDY_EXTI0_Pin);
 80015de:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 80015e2:	f002 f999 	bl	8003918 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LSM6DSL_INT1_EXTI11_Pin);
 80015e6:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 80015ea:	f002 f995 	bl	8003918 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BUTTON_EXTI13_Pin);
 80015ee:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80015f2:	f002 f991 	bl	8003918 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(ARD_D2_Pin);
 80015f6:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 80015fa:	f002 f98d 	bl	8003918 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(HTS221_DRDY_EXTI15_Pin);
 80015fe:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8001602:	f002 f989 	bl	8003918 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001606:	bf00      	nop
 8001608:	bd80      	pop	{r7, pc}

0800160a <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800160a:	b580      	push	{r7, lr}
 800160c:	b086      	sub	sp, #24
 800160e:	af00      	add	r7, sp, #0
 8001610:	60f8      	str	r0, [r7, #12]
 8001612:	60b9      	str	r1, [r7, #8]
 8001614:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001616:	2300      	movs	r3, #0
 8001618:	617b      	str	r3, [r7, #20]
 800161a:	e00a      	b.n	8001632 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800161c:	f3af 8000 	nop.w
 8001620:	4601      	mov	r1, r0
 8001622:	68bb      	ldr	r3, [r7, #8]
 8001624:	1c5a      	adds	r2, r3, #1
 8001626:	60ba      	str	r2, [r7, #8]
 8001628:	b2ca      	uxtb	r2, r1
 800162a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800162c:	697b      	ldr	r3, [r7, #20]
 800162e:	3301      	adds	r3, #1
 8001630:	617b      	str	r3, [r7, #20]
 8001632:	697a      	ldr	r2, [r7, #20]
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	429a      	cmp	r2, r3
 8001638:	dbf0      	blt.n	800161c <_read+0x12>
  }

  return len;
 800163a:	687b      	ldr	r3, [r7, #4]
}
 800163c:	4618      	mov	r0, r3
 800163e:	3718      	adds	r7, #24
 8001640:	46bd      	mov	sp, r7
 8001642:	bd80      	pop	{r7, pc}

08001644 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001644:	b580      	push	{r7, lr}
 8001646:	b086      	sub	sp, #24
 8001648:	af00      	add	r7, sp, #0
 800164a:	60f8      	str	r0, [r7, #12]
 800164c:	60b9      	str	r1, [r7, #8]
 800164e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001650:	2300      	movs	r3, #0
 8001652:	617b      	str	r3, [r7, #20]
 8001654:	e009      	b.n	800166a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001656:	68bb      	ldr	r3, [r7, #8]
 8001658:	1c5a      	adds	r2, r3, #1
 800165a:	60ba      	str	r2, [r7, #8]
 800165c:	781b      	ldrb	r3, [r3, #0]
 800165e:	4618      	mov	r0, r3
 8001660:	f7fe ff7e 	bl	8000560 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001664:	697b      	ldr	r3, [r7, #20]
 8001666:	3301      	adds	r3, #1
 8001668:	617b      	str	r3, [r7, #20]
 800166a:	697a      	ldr	r2, [r7, #20]
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	429a      	cmp	r2, r3
 8001670:	dbf1      	blt.n	8001656 <_write+0x12>
  }
  return len;
 8001672:	687b      	ldr	r3, [r7, #4]
}
 8001674:	4618      	mov	r0, r3
 8001676:	3718      	adds	r7, #24
 8001678:	46bd      	mov	sp, r7
 800167a:	bd80      	pop	{r7, pc}

0800167c <_close>:

int _close(int file)
{
 800167c:	b480      	push	{r7}
 800167e:	b083      	sub	sp, #12
 8001680:	af00      	add	r7, sp, #0
 8001682:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001684:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001688:	4618      	mov	r0, r3
 800168a:	370c      	adds	r7, #12
 800168c:	46bd      	mov	sp, r7
 800168e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001692:	4770      	bx	lr

08001694 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001694:	b480      	push	{r7}
 8001696:	b083      	sub	sp, #12
 8001698:	af00      	add	r7, sp, #0
 800169a:	6078      	str	r0, [r7, #4]
 800169c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800169e:	683b      	ldr	r3, [r7, #0]
 80016a0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80016a4:	605a      	str	r2, [r3, #4]
  return 0;
 80016a6:	2300      	movs	r3, #0
}
 80016a8:	4618      	mov	r0, r3
 80016aa:	370c      	adds	r7, #12
 80016ac:	46bd      	mov	sp, r7
 80016ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b2:	4770      	bx	lr

080016b4 <_isatty>:

int _isatty(int file)
{
 80016b4:	b480      	push	{r7}
 80016b6:	b083      	sub	sp, #12
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80016bc:	2301      	movs	r3, #1
}
 80016be:	4618      	mov	r0, r3
 80016c0:	370c      	adds	r7, #12
 80016c2:	46bd      	mov	sp, r7
 80016c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c8:	4770      	bx	lr

080016ca <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80016ca:	b480      	push	{r7}
 80016cc:	b085      	sub	sp, #20
 80016ce:	af00      	add	r7, sp, #0
 80016d0:	60f8      	str	r0, [r7, #12]
 80016d2:	60b9      	str	r1, [r7, #8]
 80016d4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80016d6:	2300      	movs	r3, #0
}
 80016d8:	4618      	mov	r0, r3
 80016da:	3714      	adds	r7, #20
 80016dc:	46bd      	mov	sp, r7
 80016de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e2:	4770      	bx	lr

080016e4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80016e4:	b580      	push	{r7, lr}
 80016e6:	b086      	sub	sp, #24
 80016e8:	af00      	add	r7, sp, #0
 80016ea:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80016ec:	4a14      	ldr	r2, [pc, #80]	@ (8001740 <_sbrk+0x5c>)
 80016ee:	4b15      	ldr	r3, [pc, #84]	@ (8001744 <_sbrk+0x60>)
 80016f0:	1ad3      	subs	r3, r2, r3
 80016f2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80016f4:	697b      	ldr	r3, [r7, #20]
 80016f6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80016f8:	4b13      	ldr	r3, [pc, #76]	@ (8001748 <_sbrk+0x64>)
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	d102      	bne.n	8001706 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001700:	4b11      	ldr	r3, [pc, #68]	@ (8001748 <_sbrk+0x64>)
 8001702:	4a12      	ldr	r2, [pc, #72]	@ (800174c <_sbrk+0x68>)
 8001704:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001706:	4b10      	ldr	r3, [pc, #64]	@ (8001748 <_sbrk+0x64>)
 8001708:	681a      	ldr	r2, [r3, #0]
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	4413      	add	r3, r2
 800170e:	693a      	ldr	r2, [r7, #16]
 8001710:	429a      	cmp	r2, r3
 8001712:	d207      	bcs.n	8001724 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001714:	f009 f806 	bl	800a724 <__errno>
 8001718:	4603      	mov	r3, r0
 800171a:	220c      	movs	r2, #12
 800171c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800171e:	f04f 33ff 	mov.w	r3, #4294967295
 8001722:	e009      	b.n	8001738 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001724:	4b08      	ldr	r3, [pc, #32]	@ (8001748 <_sbrk+0x64>)
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800172a:	4b07      	ldr	r3, [pc, #28]	@ (8001748 <_sbrk+0x64>)
 800172c:	681a      	ldr	r2, [r3, #0]
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	4413      	add	r3, r2
 8001732:	4a05      	ldr	r2, [pc, #20]	@ (8001748 <_sbrk+0x64>)
 8001734:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001736:	68fb      	ldr	r3, [r7, #12]
}
 8001738:	4618      	mov	r0, r3
 800173a:	3718      	adds	r7, #24
 800173c:	46bd      	mov	sp, r7
 800173e:	bd80      	pop	{r7, pc}
 8001740:	20018000 	.word	0x20018000
 8001744:	00000400 	.word	0x00000400
 8001748:	2000086c 	.word	0x2000086c
 800174c:	200022f0 	.word	0x200022f0

08001750 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001750:	b480      	push	{r7}
 8001752:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001754:	4b06      	ldr	r3, [pc, #24]	@ (8001770 <SystemInit+0x20>)
 8001756:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800175a:	4a05      	ldr	r2, [pc, #20]	@ (8001770 <SystemInit+0x20>)
 800175c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001760:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001764:	bf00      	nop
 8001766:	46bd      	mov	sp, r7
 8001768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800176c:	4770      	bx	lr
 800176e:	bf00      	nop
 8001770:	e000ed00 	.word	0xe000ed00

08001774 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001774:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80017ac <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001778:	f7ff ffea 	bl	8001750 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800177c:	480c      	ldr	r0, [pc, #48]	@ (80017b0 <LoopForever+0x6>)
  ldr r1, =_edata
 800177e:	490d      	ldr	r1, [pc, #52]	@ (80017b4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001780:	4a0d      	ldr	r2, [pc, #52]	@ (80017b8 <LoopForever+0xe>)
  movs r3, #0
 8001782:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001784:	e002      	b.n	800178c <LoopCopyDataInit>

08001786 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001786:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001788:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800178a:	3304      	adds	r3, #4

0800178c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800178c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800178e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001790:	d3f9      	bcc.n	8001786 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001792:	4a0a      	ldr	r2, [pc, #40]	@ (80017bc <LoopForever+0x12>)
  ldr r4, =_ebss
 8001794:	4c0a      	ldr	r4, [pc, #40]	@ (80017c0 <LoopForever+0x16>)
  movs r3, #0
 8001796:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001798:	e001      	b.n	800179e <LoopFillZerobss>

0800179a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800179a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800179c:	3204      	adds	r2, #4

0800179e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800179e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80017a0:	d3fb      	bcc.n	800179a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80017a2:	f008 ffc5 	bl	800a730 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80017a6:	f7fe ff03 	bl	80005b0 <main>

080017aa <LoopForever>:

LoopForever:
    b LoopForever
 80017aa:	e7fe      	b.n	80017aa <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80017ac:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80017b0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80017b4:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 80017b8:	0800b3e4 	.word	0x0800b3e4
  ldr r2, =_sbss
 80017bc:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 80017c0:	200022ec 	.word	0x200022ec

080017c4 <ADC3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80017c4:	e7fe      	b.n	80017c4 <ADC3_IRQHandler>

080017c6 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80017c6:	b580      	push	{r7, lr}
 80017c8:	b082      	sub	sp, #8
 80017ca:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80017cc:	2300      	movs	r3, #0
 80017ce:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80017d0:	2003      	movs	r0, #3
 80017d2:	f001 fd91 	bl	80032f8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80017d6:	200f      	movs	r0, #15
 80017d8:	f000 f80e 	bl	80017f8 <HAL_InitTick>
 80017dc:	4603      	mov	r3, r0
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d002      	beq.n	80017e8 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80017e2:	2301      	movs	r3, #1
 80017e4:	71fb      	strb	r3, [r7, #7]
 80017e6:	e001      	b.n	80017ec <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80017e8:	f7ff fb98 	bl	8000f1c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80017ec:	79fb      	ldrb	r3, [r7, #7]
}
 80017ee:	4618      	mov	r0, r3
 80017f0:	3708      	adds	r7, #8
 80017f2:	46bd      	mov	sp, r7
 80017f4:	bd80      	pop	{r7, pc}
	...

080017f8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80017f8:	b580      	push	{r7, lr}
 80017fa:	b084      	sub	sp, #16
 80017fc:	af00      	add	r7, sp, #0
 80017fe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001800:	2300      	movs	r3, #0
 8001802:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001804:	4b17      	ldr	r3, [pc, #92]	@ (8001864 <HAL_InitTick+0x6c>)
 8001806:	781b      	ldrb	r3, [r3, #0]
 8001808:	2b00      	cmp	r3, #0
 800180a:	d023      	beq.n	8001854 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 800180c:	4b16      	ldr	r3, [pc, #88]	@ (8001868 <HAL_InitTick+0x70>)
 800180e:	681a      	ldr	r2, [r3, #0]
 8001810:	4b14      	ldr	r3, [pc, #80]	@ (8001864 <HAL_InitTick+0x6c>)
 8001812:	781b      	ldrb	r3, [r3, #0]
 8001814:	4619      	mov	r1, r3
 8001816:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800181a:	fbb3 f3f1 	udiv	r3, r3, r1
 800181e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001822:	4618      	mov	r0, r3
 8001824:	f001 fd9d 	bl	8003362 <HAL_SYSTICK_Config>
 8001828:	4603      	mov	r3, r0
 800182a:	2b00      	cmp	r3, #0
 800182c:	d10f      	bne.n	800184e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	2b0f      	cmp	r3, #15
 8001832:	d809      	bhi.n	8001848 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001834:	2200      	movs	r2, #0
 8001836:	6879      	ldr	r1, [r7, #4]
 8001838:	f04f 30ff 	mov.w	r0, #4294967295
 800183c:	f001 fd67 	bl	800330e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001840:	4a0a      	ldr	r2, [pc, #40]	@ (800186c <HAL_InitTick+0x74>)
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	6013      	str	r3, [r2, #0]
 8001846:	e007      	b.n	8001858 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001848:	2301      	movs	r3, #1
 800184a:	73fb      	strb	r3, [r7, #15]
 800184c:	e004      	b.n	8001858 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800184e:	2301      	movs	r3, #1
 8001850:	73fb      	strb	r3, [r7, #15]
 8001852:	e001      	b.n	8001858 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001854:	2301      	movs	r3, #1
 8001856:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001858:	7bfb      	ldrb	r3, [r7, #15]
}
 800185a:	4618      	mov	r0, r3
 800185c:	3710      	adds	r7, #16
 800185e:	46bd      	mov	sp, r7
 8001860:	bd80      	pop	{r7, pc}
 8001862:	bf00      	nop
 8001864:	20000008 	.word	0x20000008
 8001868:	20000000 	.word	0x20000000
 800186c:	20000004 	.word	0x20000004

08001870 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001870:	b480      	push	{r7}
 8001872:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001874:	4b06      	ldr	r3, [pc, #24]	@ (8001890 <HAL_IncTick+0x20>)
 8001876:	781b      	ldrb	r3, [r3, #0]
 8001878:	461a      	mov	r2, r3
 800187a:	4b06      	ldr	r3, [pc, #24]	@ (8001894 <HAL_IncTick+0x24>)
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	4413      	add	r3, r2
 8001880:	4a04      	ldr	r2, [pc, #16]	@ (8001894 <HAL_IncTick+0x24>)
 8001882:	6013      	str	r3, [r2, #0]
}
 8001884:	bf00      	nop
 8001886:	46bd      	mov	sp, r7
 8001888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800188c:	4770      	bx	lr
 800188e:	bf00      	nop
 8001890:	20000008 	.word	0x20000008
 8001894:	20000870 	.word	0x20000870

08001898 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001898:	b480      	push	{r7}
 800189a:	af00      	add	r7, sp, #0
  return uwTick;
 800189c:	4b03      	ldr	r3, [pc, #12]	@ (80018ac <HAL_GetTick+0x14>)
 800189e:	681b      	ldr	r3, [r3, #0]
}
 80018a0:	4618      	mov	r0, r3
 80018a2:	46bd      	mov	sp, r7
 80018a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a8:	4770      	bx	lr
 80018aa:	bf00      	nop
 80018ac:	20000870 	.word	0x20000870

080018b0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80018b0:	b580      	push	{r7, lr}
 80018b2:	b084      	sub	sp, #16
 80018b4:	af00      	add	r7, sp, #0
 80018b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80018b8:	f7ff ffee 	bl	8001898 <HAL_GetTick>
 80018bc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80018c2:	68fb      	ldr	r3, [r7, #12]
 80018c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80018c8:	d005      	beq.n	80018d6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80018ca:	4b0a      	ldr	r3, [pc, #40]	@ (80018f4 <HAL_Delay+0x44>)
 80018cc:	781b      	ldrb	r3, [r3, #0]
 80018ce:	461a      	mov	r2, r3
 80018d0:	68fb      	ldr	r3, [r7, #12]
 80018d2:	4413      	add	r3, r2
 80018d4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80018d6:	bf00      	nop
 80018d8:	f7ff ffde 	bl	8001898 <HAL_GetTick>
 80018dc:	4602      	mov	r2, r0
 80018de:	68bb      	ldr	r3, [r7, #8]
 80018e0:	1ad3      	subs	r3, r2, r3
 80018e2:	68fa      	ldr	r2, [r7, #12]
 80018e4:	429a      	cmp	r2, r3
 80018e6:	d8f7      	bhi.n	80018d8 <HAL_Delay+0x28>
  {
  }
}
 80018e8:	bf00      	nop
 80018ea:	bf00      	nop
 80018ec:	3710      	adds	r7, #16
 80018ee:	46bd      	mov	sp, r7
 80018f0:	bd80      	pop	{r7, pc}
 80018f2:	bf00      	nop
 80018f4:	20000008 	.word	0x20000008

080018f8 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80018f8:	b480      	push	{r7}
 80018fa:	b083      	sub	sp, #12
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	6078      	str	r0, [r7, #4]
 8001900:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	689b      	ldr	r3, [r3, #8]
 8001906:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800190a:	683b      	ldr	r3, [r7, #0]
 800190c:	431a      	orrs	r2, r3
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	609a      	str	r2, [r3, #8]
}
 8001912:	bf00      	nop
 8001914:	370c      	adds	r7, #12
 8001916:	46bd      	mov	sp, r7
 8001918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800191c:	4770      	bx	lr

0800191e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800191e:	b480      	push	{r7}
 8001920:	b083      	sub	sp, #12
 8001922:	af00      	add	r7, sp, #0
 8001924:	6078      	str	r0, [r7, #4]
 8001926:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	689b      	ldr	r3, [r3, #8]
 800192c:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8001930:	683b      	ldr	r3, [r7, #0]
 8001932:	431a      	orrs	r2, r3
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	609a      	str	r2, [r3, #8]
}
 8001938:	bf00      	nop
 800193a:	370c      	adds	r7, #12
 800193c:	46bd      	mov	sp, r7
 800193e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001942:	4770      	bx	lr

08001944 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001944:	b480      	push	{r7}
 8001946:	b083      	sub	sp, #12
 8001948:	af00      	add	r7, sp, #0
 800194a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	689b      	ldr	r3, [r3, #8]
 8001950:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8001954:	4618      	mov	r0, r3
 8001956:	370c      	adds	r7, #12
 8001958:	46bd      	mov	sp, r7
 800195a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800195e:	4770      	bx	lr

08001960 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001960:	b480      	push	{r7}
 8001962:	b087      	sub	sp, #28
 8001964:	af00      	add	r7, sp, #0
 8001966:	60f8      	str	r0, [r7, #12]
 8001968:	60b9      	str	r1, [r7, #8]
 800196a:	607a      	str	r2, [r7, #4]
 800196c:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800196e:	68fb      	ldr	r3, [r7, #12]
 8001970:	3360      	adds	r3, #96	@ 0x60
 8001972:	461a      	mov	r2, r3
 8001974:	68bb      	ldr	r3, [r7, #8]
 8001976:	009b      	lsls	r3, r3, #2
 8001978:	4413      	add	r3, r2
 800197a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800197c:	697b      	ldr	r3, [r7, #20]
 800197e:	681a      	ldr	r2, [r3, #0]
 8001980:	4b08      	ldr	r3, [pc, #32]	@ (80019a4 <LL_ADC_SetOffset+0x44>)
 8001982:	4013      	ands	r3, r2
 8001984:	687a      	ldr	r2, [r7, #4]
 8001986:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 800198a:	683a      	ldr	r2, [r7, #0]
 800198c:	430a      	orrs	r2, r1
 800198e:	4313      	orrs	r3, r2
 8001990:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8001994:	697b      	ldr	r3, [r7, #20]
 8001996:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8001998:	bf00      	nop
 800199a:	371c      	adds	r7, #28
 800199c:	46bd      	mov	sp, r7
 800199e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a2:	4770      	bx	lr
 80019a4:	03fff000 	.word	0x03fff000

080019a8 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80019a8:	b480      	push	{r7}
 80019aa:	b085      	sub	sp, #20
 80019ac:	af00      	add	r7, sp, #0
 80019ae:	6078      	str	r0, [r7, #4]
 80019b0:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	3360      	adds	r3, #96	@ 0x60
 80019b6:	461a      	mov	r2, r3
 80019b8:	683b      	ldr	r3, [r7, #0]
 80019ba:	009b      	lsls	r3, r3, #2
 80019bc:	4413      	add	r3, r2
 80019be:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80019c0:	68fb      	ldr	r3, [r7, #12]
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 80019c8:	4618      	mov	r0, r3
 80019ca:	3714      	adds	r7, #20
 80019cc:	46bd      	mov	sp, r7
 80019ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d2:	4770      	bx	lr

080019d4 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80019d4:	b480      	push	{r7}
 80019d6:	b087      	sub	sp, #28
 80019d8:	af00      	add	r7, sp, #0
 80019da:	60f8      	str	r0, [r7, #12]
 80019dc:	60b9      	str	r1, [r7, #8]
 80019de:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80019e0:	68fb      	ldr	r3, [r7, #12]
 80019e2:	3360      	adds	r3, #96	@ 0x60
 80019e4:	461a      	mov	r2, r3
 80019e6:	68bb      	ldr	r3, [r7, #8]
 80019e8:	009b      	lsls	r3, r3, #2
 80019ea:	4413      	add	r3, r2
 80019ec:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80019ee:	697b      	ldr	r3, [r7, #20]
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	431a      	orrs	r2, r3
 80019fa:	697b      	ldr	r3, [r7, #20]
 80019fc:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80019fe:	bf00      	nop
 8001a00:	371c      	adds	r7, #28
 8001a02:	46bd      	mov	sp, r7
 8001a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a08:	4770      	bx	lr

08001a0a <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8001a0a:	b480      	push	{r7}
 8001a0c:	b083      	sub	sp, #12
 8001a0e:	af00      	add	r7, sp, #0
 8001a10:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	68db      	ldr	r3, [r3, #12]
 8001a16:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d101      	bne.n	8001a22 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8001a1e:	2301      	movs	r3, #1
 8001a20:	e000      	b.n	8001a24 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8001a22:	2300      	movs	r3, #0
}
 8001a24:	4618      	mov	r0, r3
 8001a26:	370c      	adds	r7, #12
 8001a28:	46bd      	mov	sp, r7
 8001a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a2e:	4770      	bx	lr

08001a30 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001a30:	b480      	push	{r7}
 8001a32:	b087      	sub	sp, #28
 8001a34:	af00      	add	r7, sp, #0
 8001a36:	60f8      	str	r0, [r7, #12]
 8001a38:	60b9      	str	r1, [r7, #8]
 8001a3a:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8001a3c:	68fb      	ldr	r3, [r7, #12]
 8001a3e:	3330      	adds	r3, #48	@ 0x30
 8001a40:	461a      	mov	r2, r3
 8001a42:	68bb      	ldr	r3, [r7, #8]
 8001a44:	0a1b      	lsrs	r3, r3, #8
 8001a46:	009b      	lsls	r3, r3, #2
 8001a48:	f003 030c 	and.w	r3, r3, #12
 8001a4c:	4413      	add	r3, r2
 8001a4e:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001a50:	697b      	ldr	r3, [r7, #20]
 8001a52:	681a      	ldr	r2, [r3, #0]
 8001a54:	68bb      	ldr	r3, [r7, #8]
 8001a56:	f003 031f 	and.w	r3, r3, #31
 8001a5a:	211f      	movs	r1, #31
 8001a5c:	fa01 f303 	lsl.w	r3, r1, r3
 8001a60:	43db      	mvns	r3, r3
 8001a62:	401a      	ands	r2, r3
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	0e9b      	lsrs	r3, r3, #26
 8001a68:	f003 011f 	and.w	r1, r3, #31
 8001a6c:	68bb      	ldr	r3, [r7, #8]
 8001a6e:	f003 031f 	and.w	r3, r3, #31
 8001a72:	fa01 f303 	lsl.w	r3, r1, r3
 8001a76:	431a      	orrs	r2, r3
 8001a78:	697b      	ldr	r3, [r7, #20]
 8001a7a:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001a7c:	bf00      	nop
 8001a7e:	371c      	adds	r7, #28
 8001a80:	46bd      	mov	sp, r7
 8001a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a86:	4770      	bx	lr

08001a88 <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8001a88:	b480      	push	{r7}
 8001a8a:	b083      	sub	sp, #12
 8001a8c:	af00      	add	r7, sp, #0
 8001a8e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a94:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d101      	bne.n	8001aa0 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 8001a9c:	2301      	movs	r3, #1
 8001a9e:	e000      	b.n	8001aa2 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 8001aa0:	2300      	movs	r3, #0
}
 8001aa2:	4618      	mov	r0, r3
 8001aa4:	370c      	adds	r7, #12
 8001aa6:	46bd      	mov	sp, r7
 8001aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aac:	4770      	bx	lr

08001aae <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001aae:	b480      	push	{r7}
 8001ab0:	b087      	sub	sp, #28
 8001ab2:	af00      	add	r7, sp, #0
 8001ab4:	60f8      	str	r0, [r7, #12]
 8001ab6:	60b9      	str	r1, [r7, #8]
 8001ab8:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8001aba:	68fb      	ldr	r3, [r7, #12]
 8001abc:	3314      	adds	r3, #20
 8001abe:	461a      	mov	r2, r3
 8001ac0:	68bb      	ldr	r3, [r7, #8]
 8001ac2:	0e5b      	lsrs	r3, r3, #25
 8001ac4:	009b      	lsls	r3, r3, #2
 8001ac6:	f003 0304 	and.w	r3, r3, #4
 8001aca:	4413      	add	r3, r2
 8001acc:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001ace:	697b      	ldr	r3, [r7, #20]
 8001ad0:	681a      	ldr	r2, [r3, #0]
 8001ad2:	68bb      	ldr	r3, [r7, #8]
 8001ad4:	0d1b      	lsrs	r3, r3, #20
 8001ad6:	f003 031f 	and.w	r3, r3, #31
 8001ada:	2107      	movs	r1, #7
 8001adc:	fa01 f303 	lsl.w	r3, r1, r3
 8001ae0:	43db      	mvns	r3, r3
 8001ae2:	401a      	ands	r2, r3
 8001ae4:	68bb      	ldr	r3, [r7, #8]
 8001ae6:	0d1b      	lsrs	r3, r3, #20
 8001ae8:	f003 031f 	and.w	r3, r3, #31
 8001aec:	6879      	ldr	r1, [r7, #4]
 8001aee:	fa01 f303 	lsl.w	r3, r1, r3
 8001af2:	431a      	orrs	r2, r3
 8001af4:	697b      	ldr	r3, [r7, #20]
 8001af6:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001af8:	bf00      	nop
 8001afa:	371c      	adds	r7, #28
 8001afc:	46bd      	mov	sp, r7
 8001afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b02:	4770      	bx	lr

08001b04 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001b04:	b480      	push	{r7}
 8001b06:	b085      	sub	sp, #20
 8001b08:	af00      	add	r7, sp, #0
 8001b0a:	60f8      	str	r0, [r7, #12]
 8001b0c:	60b9      	str	r1, [r7, #8]
 8001b0e:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001b10:	68fb      	ldr	r3, [r7, #12]
 8001b12:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8001b16:	68bb      	ldr	r3, [r7, #8]
 8001b18:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001b1c:	43db      	mvns	r3, r3
 8001b1e:	401a      	ands	r2, r3
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	f003 0318 	and.w	r3, r3, #24
 8001b26:	4908      	ldr	r1, [pc, #32]	@ (8001b48 <LL_ADC_SetChannelSingleDiff+0x44>)
 8001b28:	40d9      	lsrs	r1, r3
 8001b2a:	68bb      	ldr	r3, [r7, #8]
 8001b2c:	400b      	ands	r3, r1
 8001b2e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001b32:	431a      	orrs	r2, r3
 8001b34:	68fb      	ldr	r3, [r7, #12]
 8001b36:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8001b3a:	bf00      	nop
 8001b3c:	3714      	adds	r7, #20
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b44:	4770      	bx	lr
 8001b46:	bf00      	nop
 8001b48:	0007ffff 	.word	0x0007ffff

08001b4c <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001b4c:	b480      	push	{r7}
 8001b4e:	b083      	sub	sp, #12
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	689b      	ldr	r3, [r3, #8]
 8001b58:	f003 031f 	and.w	r3, r3, #31
}
 8001b5c:	4618      	mov	r0, r3
 8001b5e:	370c      	adds	r7, #12
 8001b60:	46bd      	mov	sp, r7
 8001b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b66:	4770      	bx	lr

08001b68 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001b68:	b480      	push	{r7}
 8001b6a:	b083      	sub	sp, #12
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	689b      	ldr	r3, [r3, #8]
 8001b74:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8001b78:	4618      	mov	r0, r3
 8001b7a:	370c      	adds	r7, #12
 8001b7c:	46bd      	mov	sp, r7
 8001b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b82:	4770      	bx	lr

08001b84 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001b84:	b480      	push	{r7}
 8001b86:	b083      	sub	sp, #12
 8001b88:	af00      	add	r7, sp, #0
 8001b8a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	689b      	ldr	r3, [r3, #8]
 8001b90:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8001b94:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001b98:	687a      	ldr	r2, [r7, #4]
 8001b9a:	6093      	str	r3, [r2, #8]
}
 8001b9c:	bf00      	nop
 8001b9e:	370c      	adds	r7, #12
 8001ba0:	46bd      	mov	sp, r7
 8001ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba6:	4770      	bx	lr

08001ba8 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8001ba8:	b480      	push	{r7}
 8001baa:	b083      	sub	sp, #12
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	689b      	ldr	r3, [r3, #8]
 8001bb4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001bb8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001bbc:	d101      	bne.n	8001bc2 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8001bbe:	2301      	movs	r3, #1
 8001bc0:	e000      	b.n	8001bc4 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8001bc2:	2300      	movs	r3, #0
}
 8001bc4:	4618      	mov	r0, r3
 8001bc6:	370c      	adds	r7, #12
 8001bc8:	46bd      	mov	sp, r7
 8001bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bce:	4770      	bx	lr

08001bd0 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001bd0:	b480      	push	{r7}
 8001bd2:	b083      	sub	sp, #12
 8001bd4:	af00      	add	r7, sp, #0
 8001bd6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	689b      	ldr	r3, [r3, #8]
 8001bdc:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8001be0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001be4:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001bec:	bf00      	nop
 8001bee:	370c      	adds	r7, #12
 8001bf0:	46bd      	mov	sp, r7
 8001bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf6:	4770      	bx	lr

08001bf8 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8001bf8:	b480      	push	{r7}
 8001bfa:	b083      	sub	sp, #12
 8001bfc:	af00      	add	r7, sp, #0
 8001bfe:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	689b      	ldr	r3, [r3, #8]
 8001c04:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c08:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8001c0c:	d101      	bne.n	8001c12 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8001c0e:	2301      	movs	r3, #1
 8001c10:	e000      	b.n	8001c14 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8001c12:	2300      	movs	r3, #0
}
 8001c14:	4618      	mov	r0, r3
 8001c16:	370c      	adds	r7, #12
 8001c18:	46bd      	mov	sp, r7
 8001c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c1e:	4770      	bx	lr

08001c20 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8001c20:	b480      	push	{r7}
 8001c22:	b083      	sub	sp, #12
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	689b      	ldr	r3, [r3, #8]
 8001c2c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001c30:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001c34:	f043 0201 	orr.w	r2, r3, #1
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8001c3c:	bf00      	nop
 8001c3e:	370c      	adds	r7, #12
 8001c40:	46bd      	mov	sp, r7
 8001c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c46:	4770      	bx	lr

08001c48 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8001c48:	b480      	push	{r7}
 8001c4a:	b083      	sub	sp, #12
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	689b      	ldr	r3, [r3, #8]
 8001c54:	f003 0301 	and.w	r3, r3, #1
 8001c58:	2b01      	cmp	r3, #1
 8001c5a:	d101      	bne.n	8001c60 <LL_ADC_IsEnabled+0x18>
 8001c5c:	2301      	movs	r3, #1
 8001c5e:	e000      	b.n	8001c62 <LL_ADC_IsEnabled+0x1a>
 8001c60:	2300      	movs	r3, #0
}
 8001c62:	4618      	mov	r0, r3
 8001c64:	370c      	adds	r7, #12
 8001c66:	46bd      	mov	sp, r7
 8001c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c6c:	4770      	bx	lr

08001c6e <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8001c6e:	b480      	push	{r7}
 8001c70:	b083      	sub	sp, #12
 8001c72:	af00      	add	r7, sp, #0
 8001c74:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	689b      	ldr	r3, [r3, #8]
 8001c7a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001c7e:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001c82:	f043 0204 	orr.w	r2, r3, #4
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8001c8a:	bf00      	nop
 8001c8c:	370c      	adds	r7, #12
 8001c8e:	46bd      	mov	sp, r7
 8001c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c94:	4770      	bx	lr

08001c96 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001c96:	b480      	push	{r7}
 8001c98:	b083      	sub	sp, #12
 8001c9a:	af00      	add	r7, sp, #0
 8001c9c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	689b      	ldr	r3, [r3, #8]
 8001ca2:	f003 0304 	and.w	r3, r3, #4
 8001ca6:	2b04      	cmp	r3, #4
 8001ca8:	d101      	bne.n	8001cae <LL_ADC_REG_IsConversionOngoing+0x18>
 8001caa:	2301      	movs	r3, #1
 8001cac:	e000      	b.n	8001cb0 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001cae:	2300      	movs	r3, #0
}
 8001cb0:	4618      	mov	r0, r3
 8001cb2:	370c      	adds	r7, #12
 8001cb4:	46bd      	mov	sp, r7
 8001cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cba:	4770      	bx	lr

08001cbc <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001cbc:	b480      	push	{r7}
 8001cbe:	b083      	sub	sp, #12
 8001cc0:	af00      	add	r7, sp, #0
 8001cc2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	689b      	ldr	r3, [r3, #8]
 8001cc8:	f003 0308 	and.w	r3, r3, #8
 8001ccc:	2b08      	cmp	r3, #8
 8001cce:	d101      	bne.n	8001cd4 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001cd0:	2301      	movs	r3, #1
 8001cd2:	e000      	b.n	8001cd6 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001cd4:	2300      	movs	r3, #0
}
 8001cd6:	4618      	mov	r0, r3
 8001cd8:	370c      	adds	r7, #12
 8001cda:	46bd      	mov	sp, r7
 8001cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce0:	4770      	bx	lr
	...

08001ce4 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001ce4:	b590      	push	{r4, r7, lr}
 8001ce6:	b089      	sub	sp, #36	@ 0x24
 8001ce8:	af00      	add	r7, sp, #0
 8001cea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001cec:	2300      	movs	r3, #0
 8001cee:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8001cf0:	2300      	movs	r3, #0
 8001cf2:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d101      	bne.n	8001cfe <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8001cfa:	2301      	movs	r3, #1
 8001cfc:	e130      	b.n	8001f60 <HAL_ADC_Init+0x27c>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	691b      	ldr	r3, [r3, #16]
 8001d02:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d109      	bne.n	8001d20 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001d0c:	6878      	ldr	r0, [r7, #4]
 8001d0e:	f7ff f92d 	bl	8000f6c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	2200      	movs	r2, #0
 8001d16:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	2200      	movs	r2, #0
 8001d1c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	4618      	mov	r0, r3
 8001d26:	f7ff ff3f 	bl	8001ba8 <LL_ADC_IsDeepPowerDownEnabled>
 8001d2a:	4603      	mov	r3, r0
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d004      	beq.n	8001d3a <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	4618      	mov	r0, r3
 8001d36:	f7ff ff25 	bl	8001b84 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	4618      	mov	r0, r3
 8001d40:	f7ff ff5a 	bl	8001bf8 <LL_ADC_IsInternalRegulatorEnabled>
 8001d44:	4603      	mov	r3, r0
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d115      	bne.n	8001d76 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	4618      	mov	r0, r3
 8001d50:	f7ff ff3e 	bl	8001bd0 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001d54:	4b84      	ldr	r3, [pc, #528]	@ (8001f68 <HAL_ADC_Init+0x284>)
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	099b      	lsrs	r3, r3, #6
 8001d5a:	4a84      	ldr	r2, [pc, #528]	@ (8001f6c <HAL_ADC_Init+0x288>)
 8001d5c:	fba2 2303 	umull	r2, r3, r2, r3
 8001d60:	099b      	lsrs	r3, r3, #6
 8001d62:	3301      	adds	r3, #1
 8001d64:	005b      	lsls	r3, r3, #1
 8001d66:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001d68:	e002      	b.n	8001d70 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8001d6a:	68fb      	ldr	r3, [r7, #12]
 8001d6c:	3b01      	subs	r3, #1
 8001d6e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001d70:	68fb      	ldr	r3, [r7, #12]
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d1f9      	bne.n	8001d6a <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	4618      	mov	r0, r3
 8001d7c:	f7ff ff3c 	bl	8001bf8 <LL_ADC_IsInternalRegulatorEnabled>
 8001d80:	4603      	mov	r3, r0
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d10d      	bne.n	8001da2 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001d8a:	f043 0210 	orr.w	r2, r3, #16
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d96:	f043 0201 	orr.w	r2, r3, #1
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8001d9e:	2301      	movs	r3, #1
 8001da0:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	4618      	mov	r0, r3
 8001da8:	f7ff ff75 	bl	8001c96 <LL_ADC_REG_IsConversionOngoing>
 8001dac:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001db2:	f003 0310 	and.w	r3, r3, #16
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	f040 80c9 	bne.w	8001f4e <HAL_ADC_Init+0x26a>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8001dbc:	697b      	ldr	r3, [r7, #20]
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	f040 80c5 	bne.w	8001f4e <HAL_ADC_Init+0x26a>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001dc8:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8001dcc:	f043 0202 	orr.w	r2, r3, #2
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	4618      	mov	r0, r3
 8001dda:	f7ff ff35 	bl	8001c48 <LL_ADC_IsEnabled>
 8001dde:	4603      	mov	r3, r0
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d115      	bne.n	8001e10 <HAL_ADC_Init+0x12c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001de4:	4862      	ldr	r0, [pc, #392]	@ (8001f70 <HAL_ADC_Init+0x28c>)
 8001de6:	f7ff ff2f 	bl	8001c48 <LL_ADC_IsEnabled>
 8001dea:	4604      	mov	r4, r0
 8001dec:	4861      	ldr	r0, [pc, #388]	@ (8001f74 <HAL_ADC_Init+0x290>)
 8001dee:	f7ff ff2b 	bl	8001c48 <LL_ADC_IsEnabled>
 8001df2:	4603      	mov	r3, r0
 8001df4:	431c      	orrs	r4, r3
 8001df6:	4860      	ldr	r0, [pc, #384]	@ (8001f78 <HAL_ADC_Init+0x294>)
 8001df8:	f7ff ff26 	bl	8001c48 <LL_ADC_IsEnabled>
 8001dfc:	4603      	mov	r3, r0
 8001dfe:	4323      	orrs	r3, r4
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d105      	bne.n	8001e10 <HAL_ADC_Init+0x12c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	685b      	ldr	r3, [r3, #4]
 8001e08:	4619      	mov	r1, r3
 8001e0a:	485c      	ldr	r0, [pc, #368]	@ (8001f7c <HAL_ADC_Init+0x298>)
 8001e0c:	f7ff fd74 	bl	80018f8 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	7e5b      	ldrb	r3, [r3, #25]
 8001e14:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001e1a:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8001e20:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8001e26:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001e2e:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001e30:	4313      	orrs	r3, r2
 8001e32:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001e3a:	2b01      	cmp	r3, #1
 8001e3c:	d106      	bne.n	8001e4c <HAL_ADC_Init+0x168>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e42:	3b01      	subs	r3, #1
 8001e44:	045b      	lsls	r3, r3, #17
 8001e46:	69ba      	ldr	r2, [r7, #24]
 8001e48:	4313      	orrs	r3, r2
 8001e4a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d009      	beq.n	8001e68 <HAL_ADC_Init+0x184>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e58:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e60:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001e62:	69ba      	ldr	r2, [r7, #24]
 8001e64:	4313      	orrs	r3, r2
 8001e66:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	68da      	ldr	r2, [r3, #12]
 8001e6e:	4b44      	ldr	r3, [pc, #272]	@ (8001f80 <HAL_ADC_Init+0x29c>)
 8001e70:	4013      	ands	r3, r2
 8001e72:	687a      	ldr	r2, [r7, #4]
 8001e74:	6812      	ldr	r2, [r2, #0]
 8001e76:	69b9      	ldr	r1, [r7, #24]
 8001e78:	430b      	orrs	r3, r1
 8001e7a:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	4618      	mov	r0, r3
 8001e82:	f7ff ff1b 	bl	8001cbc <LL_ADC_INJ_IsConversionOngoing>
 8001e86:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001e88:	697b      	ldr	r3, [r7, #20]
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d13d      	bne.n	8001f0a <HAL_ADC_Init+0x226>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001e8e:	693b      	ldr	r3, [r7, #16]
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d13a      	bne.n	8001f0a <HAL_ADC_Init+0x226>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	7e1b      	ldrb	r3, [r3, #24]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8001e98:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8001ea0:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8001ea2:	4313      	orrs	r3, r2
 8001ea4:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	68db      	ldr	r3, [r3, #12]
 8001eac:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8001eb0:	f023 0302 	bic.w	r3, r3, #2
 8001eb4:	687a      	ldr	r2, [r7, #4]
 8001eb6:	6812      	ldr	r2, [r2, #0]
 8001eb8:	69b9      	ldr	r1, [r7, #24]
 8001eba:	430b      	orrs	r3, r1
 8001ebc:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8001ec4:	2b01      	cmp	r3, #1
 8001ec6:	d118      	bne.n	8001efa <HAL_ADC_Init+0x216>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	691b      	ldr	r3, [r3, #16]
 8001ece:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8001ed2:	f023 0304 	bic.w	r3, r3, #4
 8001ed6:	687a      	ldr	r2, [r7, #4]
 8001ed8:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8001eda:	687a      	ldr	r2, [r7, #4]
 8001edc:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8001ede:	4311      	orrs	r1, r2
 8001ee0:	687a      	ldr	r2, [r7, #4]
 8001ee2:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8001ee4:	4311      	orrs	r1, r2
 8001ee6:	687a      	ldr	r2, [r7, #4]
 8001ee8:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8001eea:	430a      	orrs	r2, r1
 8001eec:	431a      	orrs	r2, r3
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	f042 0201 	orr.w	r2, r2, #1
 8001ef6:	611a      	str	r2, [r3, #16]
 8001ef8:	e007      	b.n	8001f0a <HAL_ADC_Init+0x226>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	691a      	ldr	r2, [r3, #16]
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	f022 0201 	bic.w	r2, r2, #1
 8001f08:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	691b      	ldr	r3, [r3, #16]
 8001f0e:	2b01      	cmp	r3, #1
 8001f10:	d10c      	bne.n	8001f2c <HAL_ADC_Init+0x248>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f18:	f023 010f 	bic.w	r1, r3, #15
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	69db      	ldr	r3, [r3, #28]
 8001f20:	1e5a      	subs	r2, r3, #1
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	430a      	orrs	r2, r1
 8001f28:	631a      	str	r2, [r3, #48]	@ 0x30
 8001f2a:	e007      	b.n	8001f3c <HAL_ADC_Init+0x258>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	f022 020f 	bic.w	r2, r2, #15
 8001f3a:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f40:	f023 0303 	bic.w	r3, r3, #3
 8001f44:	f043 0201 	orr.w	r2, r3, #1
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	655a      	str	r2, [r3, #84]	@ 0x54
 8001f4c:	e007      	b.n	8001f5e <HAL_ADC_Init+0x27a>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f52:	f043 0210 	orr.w	r2, r3, #16
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8001f5a:	2301      	movs	r3, #1
 8001f5c:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8001f5e:	7ffb      	ldrb	r3, [r7, #31]
}
 8001f60:	4618      	mov	r0, r3
 8001f62:	3724      	adds	r7, #36	@ 0x24
 8001f64:	46bd      	mov	sp, r7
 8001f66:	bd90      	pop	{r4, r7, pc}
 8001f68:	20000000 	.word	0x20000000
 8001f6c:	053e2d63 	.word	0x053e2d63
 8001f70:	50040000 	.word	0x50040000
 8001f74:	50040100 	.word	0x50040100
 8001f78:	50040200 	.word	0x50040200
 8001f7c:	50040300 	.word	0x50040300
 8001f80:	fff0c007 	.word	0xfff0c007

08001f84 <HAL_ADC_Start_IT>:
  *          before calling HAL_ADC_Start_IT().
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef *hadc)
{
 8001f84:	b580      	push	{r7, lr}
 8001f86:	b086      	sub	sp, #24
 8001f88:	af00      	add	r7, sp, #0
 8001f8a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001f8c:	4891      	ldr	r0, [pc, #580]	@ (80021d4 <HAL_ADC_Start_IT+0x250>)
 8001f8e:	f7ff fddd 	bl	8001b4c <LL_ADC_GetMultimode>
 8001f92:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	4618      	mov	r0, r3
 8001f9a:	f7ff fe7c 	bl	8001c96 <LL_ADC_REG_IsConversionOngoing>
 8001f9e:	4603      	mov	r3, r0
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	f040 8110 	bne.w	80021c6 <HAL_ADC_Start_IT+0x242>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8001fac:	2b01      	cmp	r3, #1
 8001fae:	d101      	bne.n	8001fb4 <HAL_ADC_Start_IT+0x30>
 8001fb0:	2302      	movs	r3, #2
 8001fb2:	e10b      	b.n	80021cc <HAL_ADC_Start_IT+0x248>
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	2201      	movs	r2, #1
 8001fb8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8001fbc:	6878      	ldr	r0, [r7, #4]
 8001fbe:	f000 ff3d 	bl	8002e3c <ADC_Enable>
 8001fc2:	4603      	mov	r3, r0
 8001fc4:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8001fc6:	7dfb      	ldrb	r3, [r7, #23]
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	f040 80f7 	bne.w	80021bc <HAL_ADC_Start_IT+0x238>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001fd2:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8001fd6:	f023 0301 	bic.w	r3, r3, #1
 8001fda:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	655a      	str	r2, [r3, #84]	@ 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	4a7c      	ldr	r2, [pc, #496]	@ (80021d8 <HAL_ADC_Start_IT+0x254>)
 8001fe8:	4293      	cmp	r3, r2
 8001fea:	d002      	beq.n	8001ff2 <HAL_ADC_Start_IT+0x6e>
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	e000      	b.n	8001ff4 <HAL_ADC_Start_IT+0x70>
 8001ff2:	4b7a      	ldr	r3, [pc, #488]	@ (80021dc <HAL_ADC_Start_IT+0x258>)
 8001ff4:	687a      	ldr	r2, [r7, #4]
 8001ff6:	6812      	ldr	r2, [r2, #0]
 8001ff8:	4293      	cmp	r3, r2
 8001ffa:	d002      	beq.n	8002002 <HAL_ADC_Start_IT+0x7e>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001ffc:	693b      	ldr	r3, [r7, #16]
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d105      	bne.n	800200e <HAL_ADC_Start_IT+0x8a>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002006:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	655a      	str	r2, [r3, #84]	@ 0x54
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002012:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002016:	2b00      	cmp	r3, #0
 8002018:	d006      	beq.n	8002028 <HAL_ADC_Start_IT+0xa4>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800201e:	f023 0206 	bic.w	r2, r3, #6
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	659a      	str	r2, [r3, #88]	@ 0x58
 8002026:	e002      	b.n	800202e <HAL_ADC_Start_IT+0xaa>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	2200      	movs	r2, #0
 800202c:	659a      	str	r2, [r3, #88]	@ 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	221c      	movs	r2, #28
 8002034:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	2200      	movs	r2, #0
 800203a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

      /* Disable all interruptions before enabling the desired ones */
      __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_EOS | ADC_IT_OVR));
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	685a      	ldr	r2, [r3, #4]
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	f022 021c 	bic.w	r2, r2, #28
 800204c:	605a      	str	r2, [r3, #4]

      /* Enable ADC end of conversion interrupt */
      switch (hadc->Init.EOCSelection)
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	695b      	ldr	r3, [r3, #20]
 8002052:	2b08      	cmp	r3, #8
 8002054:	d108      	bne.n	8002068 <HAL_ADC_Start_IT+0xe4>
      {
        case ADC_EOC_SEQ_CONV:
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOS);
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	685a      	ldr	r2, [r3, #4]
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	f042 0208 	orr.w	r2, r2, #8
 8002064:	605a      	str	r2, [r3, #4]
          break;
 8002066:	e008      	b.n	800207a <HAL_ADC_Start_IT+0xf6>
        /* case ADC_EOC_SINGLE_CONV */
        default:
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	685a      	ldr	r2, [r3, #4]
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	f042 0204 	orr.w	r2, r2, #4
 8002076:	605a      	str	r2, [r3, #4]
          break;
 8002078:	bf00      	nop

      /* Enable ADC overrun interrupt */
      /* If hadc->Init.Overrun is set to ADC_OVR_DATA_PRESERVED, only then is
         ADC_IT_OVR enabled; otherwise data overwrite is considered as normal
         behavior and no CPU time is lost for a non-processed interruption */
      if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800207e:	2b00      	cmp	r3, #0
 8002080:	d107      	bne.n	8002092 <HAL_ADC_Start_IT+0x10e>
      {
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	685a      	ldr	r2, [r3, #4]
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	f042 0210 	orr.w	r2, r2, #16
 8002090:	605a      	str	r2, [r3, #4]
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	4a50      	ldr	r2, [pc, #320]	@ (80021d8 <HAL_ADC_Start_IT+0x254>)
 8002098:	4293      	cmp	r3, r2
 800209a:	d002      	beq.n	80020a2 <HAL_ADC_Start_IT+0x11e>
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	e000      	b.n	80020a4 <HAL_ADC_Start_IT+0x120>
 80020a2:	4b4e      	ldr	r3, [pc, #312]	@ (80021dc <HAL_ADC_Start_IT+0x258>)
 80020a4:	687a      	ldr	r2, [r7, #4]
 80020a6:	6812      	ldr	r2, [r2, #0]
 80020a8:	4293      	cmp	r3, r2
 80020aa:	d008      	beq.n	80020be <HAL_ADC_Start_IT+0x13a>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80020ac:	693b      	ldr	r3, [r7, #16]
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d005      	beq.n	80020be <HAL_ADC_Start_IT+0x13a>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80020b2:	693b      	ldr	r3, [r7, #16]
 80020b4:	2b05      	cmp	r3, #5
 80020b6:	d002      	beq.n	80020be <HAL_ADC_Start_IT+0x13a>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80020b8:	693b      	ldr	r3, [r7, #16]
 80020ba:	2b09      	cmp	r3, #9
 80020bc:	d13a      	bne.n	8002134 <HAL_ADC_Start_IT+0x1b0>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	68db      	ldr	r3, [r3, #12]
 80020c4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d02d      	beq.n	8002128 <HAL_ADC_Start_IT+0x1a4>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80020d0:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80020d4:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Enable as well injected interruptions in case
           HAL_ADCEx_InjectedStart_IT() has not been called beforehand. This
           allows to start regular and injected conversions when JAUTO is
           set with a single call to HAL_ADC_Start_IT() */
          switch (hadc->Init.EOCSelection)
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	695b      	ldr	r3, [r3, #20]
 80020e0:	2b08      	cmp	r3, #8
 80020e2:	d110      	bne.n	8002106 <HAL_ADC_Start_IT+0x182>
          {
            case ADC_EOC_SEQ_CONV:
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	685a      	ldr	r2, [r3, #4]
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	f022 0220 	bic.w	r2, r2, #32
 80020f2:	605a      	str	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	685a      	ldr	r2, [r3, #4]
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002102:	605a      	str	r2, [r3, #4]
              break;
 8002104:	e010      	b.n	8002128 <HAL_ADC_Start_IT+0x1a4>
            /* case ADC_EOC_SINGLE_CONV */
            default:
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	685a      	ldr	r2, [r3, #4]
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002114:	605a      	str	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	685a      	ldr	r2, [r3, #4]
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	f042 0220 	orr.w	r2, r2, #32
 8002124:	605a      	str	r2, [r3, #4]
              break;
 8002126:	bf00      	nop
          }
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	4618      	mov	r0, r3
 800212e:	f7ff fd9e 	bl	8001c6e <LL_ADC_REG_StartConversion>
 8002132:	e04a      	b.n	80021ca <HAL_ADC_Start_IT+0x246>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002138:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	655a      	str	r2, [r3, #84]	@ 0x54
        /* if Master ADC JAUTO bit is set, Slave injected interruptions
           are enabled nevertheless (for same reason as above) */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	4a24      	ldr	r2, [pc, #144]	@ (80021d8 <HAL_ADC_Start_IT+0x254>)
 8002146:	4293      	cmp	r3, r2
 8002148:	d002      	beq.n	8002150 <HAL_ADC_Start_IT+0x1cc>
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	e000      	b.n	8002152 <HAL_ADC_Start_IT+0x1ce>
 8002150:	4b22      	ldr	r3, [pc, #136]	@ (80021dc <HAL_ADC_Start_IT+0x258>)
 8002152:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	68db      	ldr	r3, [r3, #12]
 8002158:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800215c:	2b00      	cmp	r3, #0
 800215e:	d034      	beq.n	80021ca <HAL_ADC_Start_IT+0x246>
        {
          /* First, update Slave State in setting HAL_ADC_STATE_INJ_BUSY bit
             and in resetting HAL_ADC_STATE_INJ_EOC bit */
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002164:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002168:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	655a      	str	r2, [r3, #84]	@ 0x54
          /* Next, set Slave injected interruptions */
          switch (hadc->Init.EOCSelection)
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	695b      	ldr	r3, [r3, #20]
 8002174:	2b08      	cmp	r3, #8
 8002176:	d110      	bne.n	800219a <HAL_ADC_Start_IT+0x216>
          {
            case ADC_EOC_SEQ_CONV:
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	685a      	ldr	r2, [r3, #4]
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	f022 0220 	bic.w	r2, r2, #32
 8002186:	605a      	str	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	685a      	ldr	r2, [r3, #4]
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002196:	605a      	str	r2, [r3, #4]
              break;
 8002198:	e017      	b.n	80021ca <HAL_ADC_Start_IT+0x246>
            /* case ADC_EOC_SINGLE_CONV */
            default:
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	685a      	ldr	r2, [r3, #4]
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80021a8:	605a      	str	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	685a      	ldr	r2, [r3, #4]
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	f042 0220 	orr.w	r2, r2, #32
 80021b8:	605a      	str	r2, [r3, #4]
              break;
 80021ba:	e006      	b.n	80021ca <HAL_ADC_Start_IT+0x246>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	2200      	movs	r2, #0
 80021c0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 80021c4:	e001      	b.n	80021ca <HAL_ADC_Start_IT+0x246>
    }

  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80021c6:	2302      	movs	r3, #2
 80021c8:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 80021ca:	7dfb      	ldrb	r3, [r7, #23]
}
 80021cc:	4618      	mov	r0, r3
 80021ce:	3718      	adds	r7, #24
 80021d0:	46bd      	mov	sp, r7
 80021d2:	bd80      	pop	{r7, pc}
 80021d4:	50040300 	.word	0x50040300
 80021d8:	50040100 	.word	0x50040100
 80021dc:	50040000 	.word	0x50040000

080021e0 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 80021e0:	b480      	push	{r7}
 80021e2:	b083      	sub	sp, #12
 80021e4:	af00      	add	r7, sp, #0
 80021e6:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 80021ee:	4618      	mov	r0, r3
 80021f0:	370c      	adds	r7, #12
 80021f2:	46bd      	mov	sp, r7
 80021f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f8:	4770      	bx	lr
	...

080021fc <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 80021fc:	b580      	push	{r7, lr}
 80021fe:	b08a      	sub	sp, #40	@ 0x28
 8002200:	af00      	add	r7, sp, #0
 8002202:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8002204:	2300      	movs	r3, #0
 8002206:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	685b      	ldr	r3, [r3, #4]
 8002216:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002218:	4882      	ldr	r0, [pc, #520]	@ (8002424 <HAL_ADC_IRQHandler+0x228>)
 800221a:	f7ff fc97 	bl	8001b4c <LL_ADC_GetMultimode>
 800221e:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8002220:	69fb      	ldr	r3, [r7, #28]
 8002222:	f003 0302 	and.w	r3, r3, #2
 8002226:	2b00      	cmp	r3, #0
 8002228:	d017      	beq.n	800225a <HAL_ADC_IRQHandler+0x5e>
 800222a:	69bb      	ldr	r3, [r7, #24]
 800222c:	f003 0302 	and.w	r3, r3, #2
 8002230:	2b00      	cmp	r3, #0
 8002232:	d012      	beq.n	800225a <HAL_ADC_IRQHandler+0x5e>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002238:	f003 0310 	and.w	r3, r3, #16
 800223c:	2b00      	cmp	r3, #0
 800223e:	d105      	bne.n	800224c <HAL_ADC_IRQHandler+0x50>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002244:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	655a      	str	r2, [r3, #84]	@ 0x54

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 800224c:	6878      	ldr	r0, [r7, #4]
 800224e:	f000 fec9 	bl	8002fe4 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	2202      	movs	r2, #2
 8002258:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 800225a:	69fb      	ldr	r3, [r7, #28]
 800225c:	f003 0304 	and.w	r3, r3, #4
 8002260:	2b00      	cmp	r3, #0
 8002262:	d004      	beq.n	800226e <HAL_ADC_IRQHandler+0x72>
 8002264:	69bb      	ldr	r3, [r7, #24]
 8002266:	f003 0304 	and.w	r3, r3, #4
 800226a:	2b00      	cmp	r3, #0
 800226c:	d10a      	bne.n	8002284 <HAL_ADC_IRQHandler+0x88>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 800226e:	69fb      	ldr	r3, [r7, #28]
 8002270:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8002274:	2b00      	cmp	r3, #0
 8002276:	f000 8083 	beq.w	8002380 <HAL_ADC_IRQHandler+0x184>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 800227a:	69bb      	ldr	r3, [r7, #24]
 800227c:	f003 0308 	and.w	r3, r3, #8
 8002280:	2b00      	cmp	r3, #0
 8002282:	d07d      	beq.n	8002380 <HAL_ADC_IRQHandler+0x184>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002288:	f003 0310 	and.w	r3, r3, #16
 800228c:	2b00      	cmp	r3, #0
 800228e:	d105      	bne.n	800229c <HAL_ADC_IRQHandler+0xa0>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002294:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	4618      	mov	r0, r3
 80022a2:	f7ff fbb2 	bl	8001a0a <LL_ADC_REG_IsTriggerSourceSWStart>
 80022a6:	4603      	mov	r3, r0
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d062      	beq.n	8002372 <HAL_ADC_IRQHandler+0x176>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	4a5d      	ldr	r2, [pc, #372]	@ (8002428 <HAL_ADC_IRQHandler+0x22c>)
 80022b2:	4293      	cmp	r3, r2
 80022b4:	d002      	beq.n	80022bc <HAL_ADC_IRQHandler+0xc0>
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	e000      	b.n	80022be <HAL_ADC_IRQHandler+0xc2>
 80022bc:	4b5b      	ldr	r3, [pc, #364]	@ (800242c <HAL_ADC_IRQHandler+0x230>)
 80022be:	687a      	ldr	r2, [r7, #4]
 80022c0:	6812      	ldr	r2, [r2, #0]
 80022c2:	4293      	cmp	r3, r2
 80022c4:	d008      	beq.n	80022d8 <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80022c6:	697b      	ldr	r3, [r7, #20]
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d005      	beq.n	80022d8 <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80022cc:	697b      	ldr	r3, [r7, #20]
 80022ce:	2b05      	cmp	r3, #5
 80022d0:	d002      	beq.n	80022d8 <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80022d2:	697b      	ldr	r3, [r7, #20]
 80022d4:	2b09      	cmp	r3, #9
 80022d6:	d104      	bne.n	80022e2 <HAL_ADC_IRQHandler+0xe6>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	68db      	ldr	r3, [r3, #12]
 80022de:	623b      	str	r3, [r7, #32]
 80022e0:	e00c      	b.n	80022fc <HAL_ADC_IRQHandler+0x100>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	4a50      	ldr	r2, [pc, #320]	@ (8002428 <HAL_ADC_IRQHandler+0x22c>)
 80022e8:	4293      	cmp	r3, r2
 80022ea:	d002      	beq.n	80022f2 <HAL_ADC_IRQHandler+0xf6>
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	e000      	b.n	80022f4 <HAL_ADC_IRQHandler+0xf8>
 80022f2:	4b4e      	ldr	r3, [pc, #312]	@ (800242c <HAL_ADC_IRQHandler+0x230>)
 80022f4:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 80022f6:	693b      	ldr	r3, [r7, #16]
 80022f8:	68db      	ldr	r3, [r3, #12]
 80022fa:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 80022fc:	6a3b      	ldr	r3, [r7, #32]
 80022fe:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002302:	2b00      	cmp	r3, #0
 8002304:	d135      	bne.n	8002372 <HAL_ADC_IRQHandler+0x176>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	f003 0308 	and.w	r3, r3, #8
 8002310:	2b08      	cmp	r3, #8
 8002312:	d12e      	bne.n	8002372 <HAL_ADC_IRQHandler+0x176>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	4618      	mov	r0, r3
 800231a:	f7ff fcbc 	bl	8001c96 <LL_ADC_REG_IsConversionOngoing>
 800231e:	4603      	mov	r3, r0
 8002320:	2b00      	cmp	r3, #0
 8002322:	d11a      	bne.n	800235a <HAL_ADC_IRQHandler+0x15e>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	685a      	ldr	r2, [r3, #4]
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	f022 020c 	bic.w	r2, r2, #12
 8002332:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002338:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	655a      	str	r2, [r3, #84]	@ 0x54

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002344:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002348:	2b00      	cmp	r3, #0
 800234a:	d112      	bne.n	8002372 <HAL_ADC_IRQHandler+0x176>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002350:	f043 0201 	orr.w	r2, r3, #1
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	655a      	str	r2, [r3, #84]	@ 0x54
 8002358:	e00b      	b.n	8002372 <HAL_ADC_IRQHandler+0x176>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800235e:	f043 0210 	orr.w	r2, r3, #16
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	655a      	str	r2, [r3, #84]	@ 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800236a:	f043 0201 	orr.w	r2, r3, #1
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	659a      	str	r2, [r3, #88]	@ 0x58
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002372:	6878      	ldr	r0, [r7, #4]
 8002374:	f7fe f906 	bl	8000584 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	220c      	movs	r2, #12
 800237e:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8002380:	69fb      	ldr	r3, [r7, #28]
 8002382:	f003 0320 	and.w	r3, r3, #32
 8002386:	2b00      	cmp	r3, #0
 8002388:	d004      	beq.n	8002394 <HAL_ADC_IRQHandler+0x198>
 800238a:	69bb      	ldr	r3, [r7, #24]
 800238c:	f003 0320 	and.w	r3, r3, #32
 8002390:	2b00      	cmp	r3, #0
 8002392:	d10b      	bne.n	80023ac <HAL_ADC_IRQHandler+0x1b0>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8002394:	69fb      	ldr	r3, [r7, #28]
 8002396:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 800239a:	2b00      	cmp	r3, #0
 800239c:	f000 809f 	beq.w	80024de <HAL_ADC_IRQHandler+0x2e2>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 80023a0:	69bb      	ldr	r3, [r7, #24]
 80023a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	f000 8099 	beq.w	80024de <HAL_ADC_IRQHandler+0x2e2>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80023b0:	f003 0310 	and.w	r3, r3, #16
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d105      	bne.n	80023c4 <HAL_ADC_IRQHandler+0x1c8>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80023bc:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	4618      	mov	r0, r3
 80023ca:	f7ff fb5d 	bl	8001a88 <LL_ADC_INJ_IsTriggerSourceSWStart>
 80023ce:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	4618      	mov	r0, r3
 80023d6:	f7ff fb18 	bl	8001a0a <LL_ADC_REG_IsTriggerSourceSWStart>
 80023da:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	4a11      	ldr	r2, [pc, #68]	@ (8002428 <HAL_ADC_IRQHandler+0x22c>)
 80023e2:	4293      	cmp	r3, r2
 80023e4:	d002      	beq.n	80023ec <HAL_ADC_IRQHandler+0x1f0>
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	e000      	b.n	80023ee <HAL_ADC_IRQHandler+0x1f2>
 80023ec:	4b0f      	ldr	r3, [pc, #60]	@ (800242c <HAL_ADC_IRQHandler+0x230>)
 80023ee:	687a      	ldr	r2, [r7, #4]
 80023f0:	6812      	ldr	r2, [r2, #0]
 80023f2:	4293      	cmp	r3, r2
 80023f4:	d008      	beq.n	8002408 <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80023f6:	697b      	ldr	r3, [r7, #20]
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d005      	beq.n	8002408 <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 80023fc:	697b      	ldr	r3, [r7, #20]
 80023fe:	2b06      	cmp	r3, #6
 8002400:	d002      	beq.n	8002408 <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8002402:	697b      	ldr	r3, [r7, #20]
 8002404:	2b07      	cmp	r3, #7
 8002406:	d104      	bne.n	8002412 <HAL_ADC_IRQHandler+0x216>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	68db      	ldr	r3, [r3, #12]
 800240e:	623b      	str	r3, [r7, #32]
 8002410:	e013      	b.n	800243a <HAL_ADC_IRQHandler+0x23e>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	4a04      	ldr	r2, [pc, #16]	@ (8002428 <HAL_ADC_IRQHandler+0x22c>)
 8002418:	4293      	cmp	r3, r2
 800241a:	d009      	beq.n	8002430 <HAL_ADC_IRQHandler+0x234>
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	e007      	b.n	8002432 <HAL_ADC_IRQHandler+0x236>
 8002422:	bf00      	nop
 8002424:	50040300 	.word	0x50040300
 8002428:	50040100 	.word	0x50040100
 800242c:	50040000 	.word	0x50040000
 8002430:	4b7d      	ldr	r3, [pc, #500]	@ (8002628 <HAL_ADC_IRQHandler+0x42c>)
 8002432:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8002434:	693b      	ldr	r3, [r7, #16]
 8002436:	68db      	ldr	r3, [r3, #12]
 8002438:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 800243a:	68fb      	ldr	r3, [r7, #12]
 800243c:	2b00      	cmp	r3, #0
 800243e:	d047      	beq.n	80024d0 <HAL_ADC_IRQHandler+0x2d4>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8002440:	6a3b      	ldr	r3, [r7, #32]
 8002442:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002446:	2b00      	cmp	r3, #0
 8002448:	d007      	beq.n	800245a <HAL_ADC_IRQHandler+0x25e>
 800244a:	68bb      	ldr	r3, [r7, #8]
 800244c:	2b00      	cmp	r3, #0
 800244e:	d03f      	beq.n	80024d0 <HAL_ADC_IRQHandler+0x2d4>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8002450:	6a3b      	ldr	r3, [r7, #32]
 8002452:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8002456:	2b00      	cmp	r3, #0
 8002458:	d13a      	bne.n	80024d0 <HAL_ADC_IRQHandler+0x2d4>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002464:	2b40      	cmp	r3, #64	@ 0x40
 8002466:	d133      	bne.n	80024d0 <HAL_ADC_IRQHandler+0x2d4>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8002468:	6a3b      	ldr	r3, [r7, #32]
 800246a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800246e:	2b00      	cmp	r3, #0
 8002470:	d12e      	bne.n	80024d0 <HAL_ADC_IRQHandler+0x2d4>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	4618      	mov	r0, r3
 8002478:	f7ff fc20 	bl	8001cbc <LL_ADC_INJ_IsConversionOngoing>
 800247c:	4603      	mov	r3, r0
 800247e:	2b00      	cmp	r3, #0
 8002480:	d11a      	bne.n	80024b8 <HAL_ADC_IRQHandler+0x2bc>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	685a      	ldr	r2, [r3, #4]
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002490:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002496:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	655a      	str	r2, [r3, #84]	@ 0x54

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80024a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d112      	bne.n	80024d0 <HAL_ADC_IRQHandler+0x2d4>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80024ae:	f043 0201 	orr.w	r2, r3, #1
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	655a      	str	r2, [r3, #84]	@ 0x54
 80024b6:	e00b      	b.n	80024d0 <HAL_ADC_IRQHandler+0x2d4>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80024bc:	f043 0210 	orr.w	r2, r3, #16
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	655a      	str	r2, [r3, #84]	@ 0x54

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80024c8:	f043 0201 	orr.w	r2, r3, #1
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	659a      	str	r2, [r3, #88]	@ 0x58
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80024d0:	6878      	ldr	r0, [r7, #4]
 80024d2:	f000 fd5f 	bl	8002f94 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	2260      	movs	r2, #96	@ 0x60
 80024dc:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 80024de:	69fb      	ldr	r3, [r7, #28]
 80024e0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d011      	beq.n	800250c <HAL_ADC_IRQHandler+0x310>
 80024e8:	69bb      	ldr	r3, [r7, #24]
 80024ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d00c      	beq.n	800250c <HAL_ADC_IRQHandler+0x310>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80024f6:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 80024fe:	6878      	ldr	r0, [r7, #4]
 8002500:	f000 f896 	bl	8002630 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	2280      	movs	r2, #128	@ 0x80
 800250a:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 800250c:	69fb      	ldr	r3, [r7, #28]
 800250e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002512:	2b00      	cmp	r3, #0
 8002514:	d012      	beq.n	800253c <HAL_ADC_IRQHandler+0x340>
 8002516:	69bb      	ldr	r3, [r7, #24]
 8002518:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800251c:	2b00      	cmp	r3, #0
 800251e:	d00d      	beq.n	800253c <HAL_ADC_IRQHandler+0x340>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002524:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 800252c:	6878      	ldr	r0, [r7, #4]
 800252e:	f000 fd45 	bl	8002fbc <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800253a:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 800253c:	69fb      	ldr	r3, [r7, #28]
 800253e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002542:	2b00      	cmp	r3, #0
 8002544:	d012      	beq.n	800256c <HAL_ADC_IRQHandler+0x370>
 8002546:	69bb      	ldr	r3, [r7, #24]
 8002548:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800254c:	2b00      	cmp	r3, #0
 800254e:	d00d      	beq.n	800256c <HAL_ADC_IRQHandler+0x370>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002554:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 800255c:	6878      	ldr	r0, [r7, #4]
 800255e:	f000 fd37 	bl	8002fd0 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800256a:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 800256c:	69fb      	ldr	r3, [r7, #28]
 800256e:	f003 0310 	and.w	r3, r3, #16
 8002572:	2b00      	cmp	r3, #0
 8002574:	d036      	beq.n	80025e4 <HAL_ADC_IRQHandler+0x3e8>
 8002576:	69bb      	ldr	r3, [r7, #24]
 8002578:	f003 0310 	and.w	r3, r3, #16
 800257c:	2b00      	cmp	r3, #0
 800257e:	d031      	beq.n	80025e4 <HAL_ADC_IRQHandler+0x3e8>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002584:	2b00      	cmp	r3, #0
 8002586:	d102      	bne.n	800258e <HAL_ADC_IRQHandler+0x392>
    {
      overrun_error = 1UL;
 8002588:	2301      	movs	r3, #1
 800258a:	627b      	str	r3, [r7, #36]	@ 0x24
 800258c:	e014      	b.n	80025b8 <HAL_ADC_IRQHandler+0x3bc>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 800258e:	697b      	ldr	r3, [r7, #20]
 8002590:	2b00      	cmp	r3, #0
 8002592:	d008      	beq.n	80025a6 <HAL_ADC_IRQHandler+0x3aa>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8002594:	4825      	ldr	r0, [pc, #148]	@ (800262c <HAL_ADC_IRQHandler+0x430>)
 8002596:	f7ff fae7 	bl	8001b68 <LL_ADC_GetMultiDMATransfer>
 800259a:	4603      	mov	r3, r0
 800259c:	2b00      	cmp	r3, #0
 800259e:	d00b      	beq.n	80025b8 <HAL_ADC_IRQHandler+0x3bc>
        {
          overrun_error = 1UL;
 80025a0:	2301      	movs	r3, #1
 80025a2:	627b      	str	r3, [r7, #36]	@ 0x24
 80025a4:	e008      	b.n	80025b8 <HAL_ADC_IRQHandler+0x3bc>
      }
      else
#endif /* ADC_MULTIMODE_SUPPORT */
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	68db      	ldr	r3, [r3, #12]
 80025ac:	f003 0301 	and.w	r3, r3, #1
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d001      	beq.n	80025b8 <HAL_ADC_IRQHandler+0x3bc>
        {
          overrun_error = 1UL;
 80025b4:	2301      	movs	r3, #1
 80025b6:	627b      	str	r3, [r7, #36]	@ 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 80025b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025ba:	2b01      	cmp	r3, #1
 80025bc:	d10e      	bne.n	80025dc <HAL_ADC_IRQHandler+0x3e0>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80025c2:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80025ce:	f043 0202 	orr.w	r2, r3, #2
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	659a      	str	r2, [r3, #88]	@ 0x58
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 80025d6:	6878      	ldr	r0, [r7, #4]
 80025d8:	f000 f834 	bl	8002644 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	2210      	movs	r2, #16
 80025e2:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 80025e4:	69fb      	ldr	r3, [r7, #28]
 80025e6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d018      	beq.n	8002620 <HAL_ADC_IRQHandler+0x424>
 80025ee:	69bb      	ldr	r3, [r7, #24]
 80025f0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d013      	beq.n	8002620 <HAL_ADC_IRQHandler+0x424>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80025fc:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002608:	f043 0208 	orr.w	r2, r3, #8
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002618:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 800261a:	6878      	ldr	r0, [r7, #4]
 800261c:	f000 fcc4 	bl	8002fa8 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 8002620:	bf00      	nop
 8002622:	3728      	adds	r7, #40	@ 0x28
 8002624:	46bd      	mov	sp, r7
 8002626:	bd80      	pop	{r7, pc}
 8002628:	50040000 	.word	0x50040000
 800262c:	50040300 	.word	0x50040300

08002630 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8002630:	b480      	push	{r7}
 8002632:	b083      	sub	sp, #12
 8002634:	af00      	add	r7, sp, #0
 8002636:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8002638:	bf00      	nop
 800263a:	370c      	adds	r7, #12
 800263c:	46bd      	mov	sp, r7
 800263e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002642:	4770      	bx	lr

08002644 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002644:	b480      	push	{r7}
 8002646:	b083      	sub	sp, #12
 8002648:	af00      	add	r7, sp, #0
 800264a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 800264c:	bf00      	nop
 800264e:	370c      	adds	r7, #12
 8002650:	46bd      	mov	sp, r7
 8002652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002656:	4770      	bx	lr

08002658 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8002658:	b580      	push	{r7, lr}
 800265a:	b0b6      	sub	sp, #216	@ 0xd8
 800265c:	af00      	add	r7, sp, #0
 800265e:	6078      	str	r0, [r7, #4]
 8002660:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002662:	2300      	movs	r3, #0
 8002664:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002668:	2300      	movs	r3, #0
 800266a:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002672:	2b01      	cmp	r3, #1
 8002674:	d101      	bne.n	800267a <HAL_ADC_ConfigChannel+0x22>
 8002676:	2302      	movs	r3, #2
 8002678:	e3c9      	b.n	8002e0e <HAL_ADC_ConfigChannel+0x7b6>
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	2201      	movs	r2, #1
 800267e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	4618      	mov	r0, r3
 8002688:	f7ff fb05 	bl	8001c96 <LL_ADC_REG_IsConversionOngoing>
 800268c:	4603      	mov	r3, r0
 800268e:	2b00      	cmp	r3, #0
 8002690:	f040 83aa 	bne.w	8002de8 <HAL_ADC_ConfigChannel+0x790>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 8002694:	683b      	ldr	r3, [r7, #0]
 8002696:	685b      	ldr	r3, [r3, #4]
 8002698:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 800269c:	683b      	ldr	r3, [r7, #0]
 800269e:	685b      	ldr	r3, [r3, #4]
 80026a0:	2b05      	cmp	r3, #5
 80026a2:	d824      	bhi.n	80026ee <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 80026a4:	683b      	ldr	r3, [r7, #0]
 80026a6:	685b      	ldr	r3, [r3, #4]
 80026a8:	3b02      	subs	r3, #2
 80026aa:	2b03      	cmp	r3, #3
 80026ac:	d81b      	bhi.n	80026e6 <HAL_ADC_ConfigChannel+0x8e>
 80026ae:	a201      	add	r2, pc, #4	@ (adr r2, 80026b4 <HAL_ADC_ConfigChannel+0x5c>)
 80026b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80026b4:	080026c5 	.word	0x080026c5
 80026b8:	080026cd 	.word	0x080026cd
 80026bc:	080026d5 	.word	0x080026d5
 80026c0:	080026dd 	.word	0x080026dd
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 80026c4:	230c      	movs	r3, #12
 80026c6:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 80026ca:	e010      	b.n	80026ee <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 80026cc:	2312      	movs	r3, #18
 80026ce:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 80026d2:	e00c      	b.n	80026ee <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 80026d4:	2318      	movs	r3, #24
 80026d6:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 80026da:	e008      	b.n	80026ee <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 80026dc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80026e0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 80026e4:	e003      	b.n	80026ee <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 80026e6:	2306      	movs	r3, #6
 80026e8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 80026ec:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	6818      	ldr	r0, [r3, #0]
 80026f2:	683b      	ldr	r3, [r7, #0]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	461a      	mov	r2, r3
 80026f8:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 80026fc:	f7ff f998 	bl	8001a30 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	4618      	mov	r0, r3
 8002706:	f7ff fac6 	bl	8001c96 <LL_ADC_REG_IsConversionOngoing>
 800270a:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	4618      	mov	r0, r3
 8002714:	f7ff fad2 	bl	8001cbc <LL_ADC_INJ_IsConversionOngoing>
 8002718:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800271c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8002720:	2b00      	cmp	r3, #0
 8002722:	f040 81a4 	bne.w	8002a6e <HAL_ADC_ConfigChannel+0x416>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002726:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800272a:	2b00      	cmp	r3, #0
 800272c:	f040 819f 	bne.w	8002a6e <HAL_ADC_ConfigChannel+0x416>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	6818      	ldr	r0, [r3, #0]
 8002734:	683b      	ldr	r3, [r7, #0]
 8002736:	6819      	ldr	r1, [r3, #0]
 8002738:	683b      	ldr	r3, [r7, #0]
 800273a:	689b      	ldr	r3, [r3, #8]
 800273c:	461a      	mov	r2, r3
 800273e:	f7ff f9b6 	bl	8001aae <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8002742:	683b      	ldr	r3, [r7, #0]
 8002744:	695a      	ldr	r2, [r3, #20]
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	68db      	ldr	r3, [r3, #12]
 800274c:	08db      	lsrs	r3, r3, #3
 800274e:	f003 0303 	and.w	r3, r3, #3
 8002752:	005b      	lsls	r3, r3, #1
 8002754:	fa02 f303 	lsl.w	r3, r2, r3
 8002758:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 800275c:	683b      	ldr	r3, [r7, #0]
 800275e:	691b      	ldr	r3, [r3, #16]
 8002760:	2b04      	cmp	r3, #4
 8002762:	d00a      	beq.n	800277a <HAL_ADC_ConfigChannel+0x122>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	6818      	ldr	r0, [r3, #0]
 8002768:	683b      	ldr	r3, [r7, #0]
 800276a:	6919      	ldr	r1, [r3, #16]
 800276c:	683b      	ldr	r3, [r7, #0]
 800276e:	681a      	ldr	r2, [r3, #0]
 8002770:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002774:	f7ff f8f4 	bl	8001960 <LL_ADC_SetOffset>
 8002778:	e179      	b.n	8002a6e <HAL_ADC_ConfigChannel+0x416>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	2100      	movs	r1, #0
 8002780:	4618      	mov	r0, r3
 8002782:	f7ff f911 	bl	80019a8 <LL_ADC_GetOffsetChannel>
 8002786:	4603      	mov	r3, r0
 8002788:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800278c:	2b00      	cmp	r3, #0
 800278e:	d10a      	bne.n	80027a6 <HAL_ADC_ConfigChannel+0x14e>
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	2100      	movs	r1, #0
 8002796:	4618      	mov	r0, r3
 8002798:	f7ff f906 	bl	80019a8 <LL_ADC_GetOffsetChannel>
 800279c:	4603      	mov	r3, r0
 800279e:	0e9b      	lsrs	r3, r3, #26
 80027a0:	f003 021f 	and.w	r2, r3, #31
 80027a4:	e01e      	b.n	80027e4 <HAL_ADC_ConfigChannel+0x18c>
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	2100      	movs	r1, #0
 80027ac:	4618      	mov	r0, r3
 80027ae:	f7ff f8fb 	bl	80019a8 <LL_ADC_GetOffsetChannel>
 80027b2:	4603      	mov	r3, r0
 80027b4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027b8:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80027bc:	fa93 f3a3 	rbit	r3, r3
 80027c0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80027c4:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80027c8:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80027cc:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d101      	bne.n	80027d8 <HAL_ADC_ConfigChannel+0x180>
  {
    return 32U;
 80027d4:	2320      	movs	r3, #32
 80027d6:	e004      	b.n	80027e2 <HAL_ADC_ConfigChannel+0x18a>
  }
  return __builtin_clz(value);
 80027d8:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80027dc:	fab3 f383 	clz	r3, r3
 80027e0:	b2db      	uxtb	r3, r3
 80027e2:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80027e4:	683b      	ldr	r3, [r7, #0]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d105      	bne.n	80027fc <HAL_ADC_ConfigChannel+0x1a4>
 80027f0:	683b      	ldr	r3, [r7, #0]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	0e9b      	lsrs	r3, r3, #26
 80027f6:	f003 031f 	and.w	r3, r3, #31
 80027fa:	e018      	b.n	800282e <HAL_ADC_ConfigChannel+0x1d6>
 80027fc:	683b      	ldr	r3, [r7, #0]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002804:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002808:	fa93 f3a3 	rbit	r3, r3
 800280c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 8002810:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002814:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 8002818:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800281c:	2b00      	cmp	r3, #0
 800281e:	d101      	bne.n	8002824 <HAL_ADC_ConfigChannel+0x1cc>
    return 32U;
 8002820:	2320      	movs	r3, #32
 8002822:	e004      	b.n	800282e <HAL_ADC_ConfigChannel+0x1d6>
  return __builtin_clz(value);
 8002824:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002828:	fab3 f383 	clz	r3, r3
 800282c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800282e:	429a      	cmp	r2, r3
 8002830:	d106      	bne.n	8002840 <HAL_ADC_ConfigChannel+0x1e8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	2200      	movs	r2, #0
 8002838:	2100      	movs	r1, #0
 800283a:	4618      	mov	r0, r3
 800283c:	f7ff f8ca 	bl	80019d4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	2101      	movs	r1, #1
 8002846:	4618      	mov	r0, r3
 8002848:	f7ff f8ae 	bl	80019a8 <LL_ADC_GetOffsetChannel>
 800284c:	4603      	mov	r3, r0
 800284e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002852:	2b00      	cmp	r3, #0
 8002854:	d10a      	bne.n	800286c <HAL_ADC_ConfigChannel+0x214>
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	2101      	movs	r1, #1
 800285c:	4618      	mov	r0, r3
 800285e:	f7ff f8a3 	bl	80019a8 <LL_ADC_GetOffsetChannel>
 8002862:	4603      	mov	r3, r0
 8002864:	0e9b      	lsrs	r3, r3, #26
 8002866:	f003 021f 	and.w	r2, r3, #31
 800286a:	e01e      	b.n	80028aa <HAL_ADC_ConfigChannel+0x252>
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	2101      	movs	r1, #1
 8002872:	4618      	mov	r0, r3
 8002874:	f7ff f898 	bl	80019a8 <LL_ADC_GetOffsetChannel>
 8002878:	4603      	mov	r3, r0
 800287a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800287e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002882:	fa93 f3a3 	rbit	r3, r3
 8002886:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 800288a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800288e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 8002892:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002896:	2b00      	cmp	r3, #0
 8002898:	d101      	bne.n	800289e <HAL_ADC_ConfigChannel+0x246>
    return 32U;
 800289a:	2320      	movs	r3, #32
 800289c:	e004      	b.n	80028a8 <HAL_ADC_ConfigChannel+0x250>
  return __builtin_clz(value);
 800289e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80028a2:	fab3 f383 	clz	r3, r3
 80028a6:	b2db      	uxtb	r3, r3
 80028a8:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80028aa:	683b      	ldr	r3, [r7, #0]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d105      	bne.n	80028c2 <HAL_ADC_ConfigChannel+0x26a>
 80028b6:	683b      	ldr	r3, [r7, #0]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	0e9b      	lsrs	r3, r3, #26
 80028bc:	f003 031f 	and.w	r3, r3, #31
 80028c0:	e018      	b.n	80028f4 <HAL_ADC_ConfigChannel+0x29c>
 80028c2:	683b      	ldr	r3, [r7, #0]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028ca:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80028ce:	fa93 f3a3 	rbit	r3, r3
 80028d2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 80028d6:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80028da:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 80028de:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d101      	bne.n	80028ea <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 80028e6:	2320      	movs	r3, #32
 80028e8:	e004      	b.n	80028f4 <HAL_ADC_ConfigChannel+0x29c>
  return __builtin_clz(value);
 80028ea:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80028ee:	fab3 f383 	clz	r3, r3
 80028f2:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80028f4:	429a      	cmp	r2, r3
 80028f6:	d106      	bne.n	8002906 <HAL_ADC_ConfigChannel+0x2ae>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	2200      	movs	r2, #0
 80028fe:	2101      	movs	r1, #1
 8002900:	4618      	mov	r0, r3
 8002902:	f7ff f867 	bl	80019d4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	2102      	movs	r1, #2
 800290c:	4618      	mov	r0, r3
 800290e:	f7ff f84b 	bl	80019a8 <LL_ADC_GetOffsetChannel>
 8002912:	4603      	mov	r3, r0
 8002914:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002918:	2b00      	cmp	r3, #0
 800291a:	d10a      	bne.n	8002932 <HAL_ADC_ConfigChannel+0x2da>
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	2102      	movs	r1, #2
 8002922:	4618      	mov	r0, r3
 8002924:	f7ff f840 	bl	80019a8 <LL_ADC_GetOffsetChannel>
 8002928:	4603      	mov	r3, r0
 800292a:	0e9b      	lsrs	r3, r3, #26
 800292c:	f003 021f 	and.w	r2, r3, #31
 8002930:	e01e      	b.n	8002970 <HAL_ADC_ConfigChannel+0x318>
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	2102      	movs	r1, #2
 8002938:	4618      	mov	r0, r3
 800293a:	f7ff f835 	bl	80019a8 <LL_ADC_GetOffsetChannel>
 800293e:	4603      	mov	r3, r0
 8002940:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002944:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002948:	fa93 f3a3 	rbit	r3, r3
 800294c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 8002950:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002954:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 8002958:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800295c:	2b00      	cmp	r3, #0
 800295e:	d101      	bne.n	8002964 <HAL_ADC_ConfigChannel+0x30c>
    return 32U;
 8002960:	2320      	movs	r3, #32
 8002962:	e004      	b.n	800296e <HAL_ADC_ConfigChannel+0x316>
  return __builtin_clz(value);
 8002964:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002968:	fab3 f383 	clz	r3, r3
 800296c:	b2db      	uxtb	r3, r3
 800296e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002970:	683b      	ldr	r3, [r7, #0]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002978:	2b00      	cmp	r3, #0
 800297a:	d105      	bne.n	8002988 <HAL_ADC_ConfigChannel+0x330>
 800297c:	683b      	ldr	r3, [r7, #0]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	0e9b      	lsrs	r3, r3, #26
 8002982:	f003 031f 	and.w	r3, r3, #31
 8002986:	e014      	b.n	80029b2 <HAL_ADC_ConfigChannel+0x35a>
 8002988:	683b      	ldr	r3, [r7, #0]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800298e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002990:	fa93 f3a3 	rbit	r3, r3
 8002994:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 8002996:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002998:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 800299c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d101      	bne.n	80029a8 <HAL_ADC_ConfigChannel+0x350>
    return 32U;
 80029a4:	2320      	movs	r3, #32
 80029a6:	e004      	b.n	80029b2 <HAL_ADC_ConfigChannel+0x35a>
  return __builtin_clz(value);
 80029a8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80029ac:	fab3 f383 	clz	r3, r3
 80029b0:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80029b2:	429a      	cmp	r2, r3
 80029b4:	d106      	bne.n	80029c4 <HAL_ADC_ConfigChannel+0x36c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	2200      	movs	r2, #0
 80029bc:	2102      	movs	r1, #2
 80029be:	4618      	mov	r0, r3
 80029c0:	f7ff f808 	bl	80019d4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	2103      	movs	r1, #3
 80029ca:	4618      	mov	r0, r3
 80029cc:	f7fe ffec 	bl	80019a8 <LL_ADC_GetOffsetChannel>
 80029d0:	4603      	mov	r3, r0
 80029d2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d10a      	bne.n	80029f0 <HAL_ADC_ConfigChannel+0x398>
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	2103      	movs	r1, #3
 80029e0:	4618      	mov	r0, r3
 80029e2:	f7fe ffe1 	bl	80019a8 <LL_ADC_GetOffsetChannel>
 80029e6:	4603      	mov	r3, r0
 80029e8:	0e9b      	lsrs	r3, r3, #26
 80029ea:	f003 021f 	and.w	r2, r3, #31
 80029ee:	e017      	b.n	8002a20 <HAL_ADC_ConfigChannel+0x3c8>
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	2103      	movs	r1, #3
 80029f6:	4618      	mov	r0, r3
 80029f8:	f7fe ffd6 	bl	80019a8 <LL_ADC_GetOffsetChannel>
 80029fc:	4603      	mov	r3, r0
 80029fe:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a00:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002a02:	fa93 f3a3 	rbit	r3, r3
 8002a06:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8002a08:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002a0a:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 8002a0c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d101      	bne.n	8002a16 <HAL_ADC_ConfigChannel+0x3be>
    return 32U;
 8002a12:	2320      	movs	r3, #32
 8002a14:	e003      	b.n	8002a1e <HAL_ADC_ConfigChannel+0x3c6>
  return __builtin_clz(value);
 8002a16:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002a18:	fab3 f383 	clz	r3, r3
 8002a1c:	b2db      	uxtb	r3, r3
 8002a1e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002a20:	683b      	ldr	r3, [r7, #0]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d105      	bne.n	8002a38 <HAL_ADC_ConfigChannel+0x3e0>
 8002a2c:	683b      	ldr	r3, [r7, #0]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	0e9b      	lsrs	r3, r3, #26
 8002a32:	f003 031f 	and.w	r3, r3, #31
 8002a36:	e011      	b.n	8002a5c <HAL_ADC_ConfigChannel+0x404>
 8002a38:	683b      	ldr	r3, [r7, #0]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a3e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002a40:	fa93 f3a3 	rbit	r3, r3
 8002a44:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 8002a46:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002a48:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 8002a4a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d101      	bne.n	8002a54 <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 8002a50:	2320      	movs	r3, #32
 8002a52:	e003      	b.n	8002a5c <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 8002a54:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002a56:	fab3 f383 	clz	r3, r3
 8002a5a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002a5c:	429a      	cmp	r2, r3
 8002a5e:	d106      	bne.n	8002a6e <HAL_ADC_ConfigChannel+0x416>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	2200      	movs	r2, #0
 8002a66:	2103      	movs	r1, #3
 8002a68:	4618      	mov	r0, r3
 8002a6a:	f7fe ffb3 	bl	80019d4 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	4618      	mov	r0, r3
 8002a74:	f7ff f8e8 	bl	8001c48 <LL_ADC_IsEnabled>
 8002a78:	4603      	mov	r3, r0
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	f040 8140 	bne.w	8002d00 <HAL_ADC_ConfigChannel+0x6a8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	6818      	ldr	r0, [r3, #0]
 8002a84:	683b      	ldr	r3, [r7, #0]
 8002a86:	6819      	ldr	r1, [r3, #0]
 8002a88:	683b      	ldr	r3, [r7, #0]
 8002a8a:	68db      	ldr	r3, [r3, #12]
 8002a8c:	461a      	mov	r2, r3
 8002a8e:	f7ff f839 	bl	8001b04 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002a92:	683b      	ldr	r3, [r7, #0]
 8002a94:	68db      	ldr	r3, [r3, #12]
 8002a96:	4a8f      	ldr	r2, [pc, #572]	@ (8002cd4 <HAL_ADC_ConfigChannel+0x67c>)
 8002a98:	4293      	cmp	r3, r2
 8002a9a:	f040 8131 	bne.w	8002d00 <HAL_ADC_ConfigChannel+0x6a8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002aa2:	683b      	ldr	r3, [r7, #0]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d10b      	bne.n	8002ac6 <HAL_ADC_ConfigChannel+0x46e>
 8002aae:	683b      	ldr	r3, [r7, #0]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	0e9b      	lsrs	r3, r3, #26
 8002ab4:	3301      	adds	r3, #1
 8002ab6:	f003 031f 	and.w	r3, r3, #31
 8002aba:	2b09      	cmp	r3, #9
 8002abc:	bf94      	ite	ls
 8002abe:	2301      	movls	r3, #1
 8002ac0:	2300      	movhi	r3, #0
 8002ac2:	b2db      	uxtb	r3, r3
 8002ac4:	e019      	b.n	8002afa <HAL_ADC_ConfigChannel+0x4a2>
 8002ac6:	683b      	ldr	r3, [r7, #0]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002acc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002ace:	fa93 f3a3 	rbit	r3, r3
 8002ad2:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 8002ad4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002ad6:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 8002ad8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d101      	bne.n	8002ae2 <HAL_ADC_ConfigChannel+0x48a>
    return 32U;
 8002ade:	2320      	movs	r3, #32
 8002ae0:	e003      	b.n	8002aea <HAL_ADC_ConfigChannel+0x492>
  return __builtin_clz(value);
 8002ae2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002ae4:	fab3 f383 	clz	r3, r3
 8002ae8:	b2db      	uxtb	r3, r3
 8002aea:	3301      	adds	r3, #1
 8002aec:	f003 031f 	and.w	r3, r3, #31
 8002af0:	2b09      	cmp	r3, #9
 8002af2:	bf94      	ite	ls
 8002af4:	2301      	movls	r3, #1
 8002af6:	2300      	movhi	r3, #0
 8002af8:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d079      	beq.n	8002bf2 <HAL_ADC_ConfigChannel+0x59a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002afe:	683b      	ldr	r3, [r7, #0]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d107      	bne.n	8002b1a <HAL_ADC_ConfigChannel+0x4c2>
 8002b0a:	683b      	ldr	r3, [r7, #0]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	0e9b      	lsrs	r3, r3, #26
 8002b10:	3301      	adds	r3, #1
 8002b12:	069b      	lsls	r3, r3, #26
 8002b14:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002b18:	e015      	b.n	8002b46 <HAL_ADC_ConfigChannel+0x4ee>
 8002b1a:	683b      	ldr	r3, [r7, #0]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b20:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002b22:	fa93 f3a3 	rbit	r3, r3
 8002b26:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 8002b28:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002b2a:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 8002b2c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d101      	bne.n	8002b36 <HAL_ADC_ConfigChannel+0x4de>
    return 32U;
 8002b32:	2320      	movs	r3, #32
 8002b34:	e003      	b.n	8002b3e <HAL_ADC_ConfigChannel+0x4e6>
  return __builtin_clz(value);
 8002b36:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002b38:	fab3 f383 	clz	r3, r3
 8002b3c:	b2db      	uxtb	r3, r3
 8002b3e:	3301      	adds	r3, #1
 8002b40:	069b      	lsls	r3, r3, #26
 8002b42:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002b46:	683b      	ldr	r3, [r7, #0]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d109      	bne.n	8002b66 <HAL_ADC_ConfigChannel+0x50e>
 8002b52:	683b      	ldr	r3, [r7, #0]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	0e9b      	lsrs	r3, r3, #26
 8002b58:	3301      	adds	r3, #1
 8002b5a:	f003 031f 	and.w	r3, r3, #31
 8002b5e:	2101      	movs	r1, #1
 8002b60:	fa01 f303 	lsl.w	r3, r1, r3
 8002b64:	e017      	b.n	8002b96 <HAL_ADC_ConfigChannel+0x53e>
 8002b66:	683b      	ldr	r3, [r7, #0]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b6c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002b6e:	fa93 f3a3 	rbit	r3, r3
 8002b72:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 8002b74:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002b76:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 8002b78:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d101      	bne.n	8002b82 <HAL_ADC_ConfigChannel+0x52a>
    return 32U;
 8002b7e:	2320      	movs	r3, #32
 8002b80:	e003      	b.n	8002b8a <HAL_ADC_ConfigChannel+0x532>
  return __builtin_clz(value);
 8002b82:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002b84:	fab3 f383 	clz	r3, r3
 8002b88:	b2db      	uxtb	r3, r3
 8002b8a:	3301      	adds	r3, #1
 8002b8c:	f003 031f 	and.w	r3, r3, #31
 8002b90:	2101      	movs	r1, #1
 8002b92:	fa01 f303 	lsl.w	r3, r1, r3
 8002b96:	ea42 0103 	orr.w	r1, r2, r3
 8002b9a:	683b      	ldr	r3, [r7, #0]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d10a      	bne.n	8002bbc <HAL_ADC_ConfigChannel+0x564>
 8002ba6:	683b      	ldr	r3, [r7, #0]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	0e9b      	lsrs	r3, r3, #26
 8002bac:	3301      	adds	r3, #1
 8002bae:	f003 021f 	and.w	r2, r3, #31
 8002bb2:	4613      	mov	r3, r2
 8002bb4:	005b      	lsls	r3, r3, #1
 8002bb6:	4413      	add	r3, r2
 8002bb8:	051b      	lsls	r3, r3, #20
 8002bba:	e018      	b.n	8002bee <HAL_ADC_ConfigChannel+0x596>
 8002bbc:	683b      	ldr	r3, [r7, #0]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bc2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002bc4:	fa93 f3a3 	rbit	r3, r3
 8002bc8:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 8002bca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002bcc:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 8002bce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d101      	bne.n	8002bd8 <HAL_ADC_ConfigChannel+0x580>
    return 32U;
 8002bd4:	2320      	movs	r3, #32
 8002bd6:	e003      	b.n	8002be0 <HAL_ADC_ConfigChannel+0x588>
  return __builtin_clz(value);
 8002bd8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002bda:	fab3 f383 	clz	r3, r3
 8002bde:	b2db      	uxtb	r3, r3
 8002be0:	3301      	adds	r3, #1
 8002be2:	f003 021f 	and.w	r2, r3, #31
 8002be6:	4613      	mov	r3, r2
 8002be8:	005b      	lsls	r3, r3, #1
 8002bea:	4413      	add	r3, r2
 8002bec:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002bee:	430b      	orrs	r3, r1
 8002bf0:	e081      	b.n	8002cf6 <HAL_ADC_ConfigChannel+0x69e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002bf2:	683b      	ldr	r3, [r7, #0]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d107      	bne.n	8002c0e <HAL_ADC_ConfigChannel+0x5b6>
 8002bfe:	683b      	ldr	r3, [r7, #0]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	0e9b      	lsrs	r3, r3, #26
 8002c04:	3301      	adds	r3, #1
 8002c06:	069b      	lsls	r3, r3, #26
 8002c08:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002c0c:	e015      	b.n	8002c3a <HAL_ADC_ConfigChannel+0x5e2>
 8002c0e:	683b      	ldr	r3, [r7, #0]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c16:	fa93 f3a3 	rbit	r3, r3
 8002c1a:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 8002c1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c1e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 8002c20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d101      	bne.n	8002c2a <HAL_ADC_ConfigChannel+0x5d2>
    return 32U;
 8002c26:	2320      	movs	r3, #32
 8002c28:	e003      	b.n	8002c32 <HAL_ADC_ConfigChannel+0x5da>
  return __builtin_clz(value);
 8002c2a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002c2c:	fab3 f383 	clz	r3, r3
 8002c30:	b2db      	uxtb	r3, r3
 8002c32:	3301      	adds	r3, #1
 8002c34:	069b      	lsls	r3, r3, #26
 8002c36:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002c3a:	683b      	ldr	r3, [r7, #0]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d109      	bne.n	8002c5a <HAL_ADC_ConfigChannel+0x602>
 8002c46:	683b      	ldr	r3, [r7, #0]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	0e9b      	lsrs	r3, r3, #26
 8002c4c:	3301      	adds	r3, #1
 8002c4e:	f003 031f 	and.w	r3, r3, #31
 8002c52:	2101      	movs	r1, #1
 8002c54:	fa01 f303 	lsl.w	r3, r1, r3
 8002c58:	e017      	b.n	8002c8a <HAL_ADC_ConfigChannel+0x632>
 8002c5a:	683b      	ldr	r3, [r7, #0]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c60:	69fb      	ldr	r3, [r7, #28]
 8002c62:	fa93 f3a3 	rbit	r3, r3
 8002c66:	61bb      	str	r3, [r7, #24]
  return result;
 8002c68:	69bb      	ldr	r3, [r7, #24]
 8002c6a:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8002c6c:	6a3b      	ldr	r3, [r7, #32]
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d101      	bne.n	8002c76 <HAL_ADC_ConfigChannel+0x61e>
    return 32U;
 8002c72:	2320      	movs	r3, #32
 8002c74:	e003      	b.n	8002c7e <HAL_ADC_ConfigChannel+0x626>
  return __builtin_clz(value);
 8002c76:	6a3b      	ldr	r3, [r7, #32]
 8002c78:	fab3 f383 	clz	r3, r3
 8002c7c:	b2db      	uxtb	r3, r3
 8002c7e:	3301      	adds	r3, #1
 8002c80:	f003 031f 	and.w	r3, r3, #31
 8002c84:	2101      	movs	r1, #1
 8002c86:	fa01 f303 	lsl.w	r3, r1, r3
 8002c8a:	ea42 0103 	orr.w	r1, r2, r3
 8002c8e:	683b      	ldr	r3, [r7, #0]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d10d      	bne.n	8002cb6 <HAL_ADC_ConfigChannel+0x65e>
 8002c9a:	683b      	ldr	r3, [r7, #0]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	0e9b      	lsrs	r3, r3, #26
 8002ca0:	3301      	adds	r3, #1
 8002ca2:	f003 021f 	and.w	r2, r3, #31
 8002ca6:	4613      	mov	r3, r2
 8002ca8:	005b      	lsls	r3, r3, #1
 8002caa:	4413      	add	r3, r2
 8002cac:	3b1e      	subs	r3, #30
 8002cae:	051b      	lsls	r3, r3, #20
 8002cb0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002cb4:	e01e      	b.n	8002cf4 <HAL_ADC_ConfigChannel+0x69c>
 8002cb6:	683b      	ldr	r3, [r7, #0]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cbc:	693b      	ldr	r3, [r7, #16]
 8002cbe:	fa93 f3a3 	rbit	r3, r3
 8002cc2:	60fb      	str	r3, [r7, #12]
  return result;
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8002cc8:	697b      	ldr	r3, [r7, #20]
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d104      	bne.n	8002cd8 <HAL_ADC_ConfigChannel+0x680>
    return 32U;
 8002cce:	2320      	movs	r3, #32
 8002cd0:	e006      	b.n	8002ce0 <HAL_ADC_ConfigChannel+0x688>
 8002cd2:	bf00      	nop
 8002cd4:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8002cd8:	697b      	ldr	r3, [r7, #20]
 8002cda:	fab3 f383 	clz	r3, r3
 8002cde:	b2db      	uxtb	r3, r3
 8002ce0:	3301      	adds	r3, #1
 8002ce2:	f003 021f 	and.w	r2, r3, #31
 8002ce6:	4613      	mov	r3, r2
 8002ce8:	005b      	lsls	r3, r3, #1
 8002cea:	4413      	add	r3, r2
 8002cec:	3b1e      	subs	r3, #30
 8002cee:	051b      	lsls	r3, r3, #20
 8002cf0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002cf4:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8002cf6:	683a      	ldr	r2, [r7, #0]
 8002cf8:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002cfa:	4619      	mov	r1, r3
 8002cfc:	f7fe fed7 	bl	8001aae <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002d00:	683b      	ldr	r3, [r7, #0]
 8002d02:	681a      	ldr	r2, [r3, #0]
 8002d04:	4b44      	ldr	r3, [pc, #272]	@ (8002e18 <HAL_ADC_ConfigChannel+0x7c0>)
 8002d06:	4013      	ands	r3, r2
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d07a      	beq.n	8002e02 <HAL_ADC_ConfigChannel+0x7aa>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002d0c:	4843      	ldr	r0, [pc, #268]	@ (8002e1c <HAL_ADC_ConfigChannel+0x7c4>)
 8002d0e:	f7fe fe19 	bl	8001944 <LL_ADC_GetCommonPathInternalCh>
 8002d12:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002d16:	683b      	ldr	r3, [r7, #0]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	4a41      	ldr	r2, [pc, #260]	@ (8002e20 <HAL_ADC_ConfigChannel+0x7c8>)
 8002d1c:	4293      	cmp	r3, r2
 8002d1e:	d12c      	bne.n	8002d7a <HAL_ADC_ConfigChannel+0x722>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002d20:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002d24:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d126      	bne.n	8002d7a <HAL_ADC_ConfigChannel+0x722>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	4a3c      	ldr	r2, [pc, #240]	@ (8002e24 <HAL_ADC_ConfigChannel+0x7cc>)
 8002d32:	4293      	cmp	r3, r2
 8002d34:	d004      	beq.n	8002d40 <HAL_ADC_ConfigChannel+0x6e8>
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	4a3b      	ldr	r2, [pc, #236]	@ (8002e28 <HAL_ADC_ConfigChannel+0x7d0>)
 8002d3c:	4293      	cmp	r3, r2
 8002d3e:	d15d      	bne.n	8002dfc <HAL_ADC_ConfigChannel+0x7a4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002d40:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002d44:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002d48:	4619      	mov	r1, r3
 8002d4a:	4834      	ldr	r0, [pc, #208]	@ (8002e1c <HAL_ADC_ConfigChannel+0x7c4>)
 8002d4c:	f7fe fde7 	bl	800191e <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002d50:	4b36      	ldr	r3, [pc, #216]	@ (8002e2c <HAL_ADC_ConfigChannel+0x7d4>)
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	099b      	lsrs	r3, r3, #6
 8002d56:	4a36      	ldr	r2, [pc, #216]	@ (8002e30 <HAL_ADC_ConfigChannel+0x7d8>)
 8002d58:	fba2 2303 	umull	r2, r3, r2, r3
 8002d5c:	099b      	lsrs	r3, r3, #6
 8002d5e:	1c5a      	adds	r2, r3, #1
 8002d60:	4613      	mov	r3, r2
 8002d62:	005b      	lsls	r3, r3, #1
 8002d64:	4413      	add	r3, r2
 8002d66:	009b      	lsls	r3, r3, #2
 8002d68:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8002d6a:	e002      	b.n	8002d72 <HAL_ADC_ConfigChannel+0x71a>
          {
            wait_loop_index--;
 8002d6c:	68bb      	ldr	r3, [r7, #8]
 8002d6e:	3b01      	subs	r3, #1
 8002d70:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8002d72:	68bb      	ldr	r3, [r7, #8]
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d1f9      	bne.n	8002d6c <HAL_ADC_ConfigChannel+0x714>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002d78:	e040      	b.n	8002dfc <HAL_ADC_ConfigChannel+0x7a4>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8002d7a:	683b      	ldr	r3, [r7, #0]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	4a2d      	ldr	r2, [pc, #180]	@ (8002e34 <HAL_ADC_ConfigChannel+0x7dc>)
 8002d80:	4293      	cmp	r3, r2
 8002d82:	d118      	bne.n	8002db6 <HAL_ADC_ConfigChannel+0x75e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002d84:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002d88:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d112      	bne.n	8002db6 <HAL_ADC_ConfigChannel+0x75e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	4a23      	ldr	r2, [pc, #140]	@ (8002e24 <HAL_ADC_ConfigChannel+0x7cc>)
 8002d96:	4293      	cmp	r3, r2
 8002d98:	d004      	beq.n	8002da4 <HAL_ADC_ConfigChannel+0x74c>
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	4a22      	ldr	r2, [pc, #136]	@ (8002e28 <HAL_ADC_ConfigChannel+0x7d0>)
 8002da0:	4293      	cmp	r3, r2
 8002da2:	d12d      	bne.n	8002e00 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002da4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002da8:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002dac:	4619      	mov	r1, r3
 8002dae:	481b      	ldr	r0, [pc, #108]	@ (8002e1c <HAL_ADC_ConfigChannel+0x7c4>)
 8002db0:	f7fe fdb5 	bl	800191e <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002db4:	e024      	b.n	8002e00 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8002db6:	683b      	ldr	r3, [r7, #0]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	4a1f      	ldr	r2, [pc, #124]	@ (8002e38 <HAL_ADC_ConfigChannel+0x7e0>)
 8002dbc:	4293      	cmp	r3, r2
 8002dbe:	d120      	bne.n	8002e02 <HAL_ADC_ConfigChannel+0x7aa>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002dc0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002dc4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d11a      	bne.n	8002e02 <HAL_ADC_ConfigChannel+0x7aa>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	4a14      	ldr	r2, [pc, #80]	@ (8002e24 <HAL_ADC_ConfigChannel+0x7cc>)
 8002dd2:	4293      	cmp	r3, r2
 8002dd4:	d115      	bne.n	8002e02 <HAL_ADC_ConfigChannel+0x7aa>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002dd6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002dda:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002dde:	4619      	mov	r1, r3
 8002de0:	480e      	ldr	r0, [pc, #56]	@ (8002e1c <HAL_ADC_ConfigChannel+0x7c4>)
 8002de2:	f7fe fd9c 	bl	800191e <LL_ADC_SetCommonPathInternalCh>
 8002de6:	e00c      	b.n	8002e02 <HAL_ADC_ConfigChannel+0x7aa>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002dec:	f043 0220 	orr.w	r2, r3, #32
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8002df4:	2301      	movs	r3, #1
 8002df6:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 8002dfa:	e002      	b.n	8002e02 <HAL_ADC_ConfigChannel+0x7aa>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002dfc:	bf00      	nop
 8002dfe:	e000      	b.n	8002e02 <HAL_ADC_ConfigChannel+0x7aa>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002e00:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	2200      	movs	r2, #0
 8002e06:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8002e0a:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8002e0e:	4618      	mov	r0, r3
 8002e10:	37d8      	adds	r7, #216	@ 0xd8
 8002e12:	46bd      	mov	sp, r7
 8002e14:	bd80      	pop	{r7, pc}
 8002e16:	bf00      	nop
 8002e18:	80080000 	.word	0x80080000
 8002e1c:	50040300 	.word	0x50040300
 8002e20:	c7520000 	.word	0xc7520000
 8002e24:	50040000 	.word	0x50040000
 8002e28:	50040200 	.word	0x50040200
 8002e2c:	20000000 	.word	0x20000000
 8002e30:	053e2d63 	.word	0x053e2d63
 8002e34:	cb840000 	.word	0xcb840000
 8002e38:	80000001 	.word	0x80000001

08002e3c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8002e3c:	b580      	push	{r7, lr}
 8002e3e:	b084      	sub	sp, #16
 8002e40:	af00      	add	r7, sp, #0
 8002e42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8002e44:	2300      	movs	r3, #0
 8002e46:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	4618      	mov	r0, r3
 8002e4e:	f7fe fefb 	bl	8001c48 <LL_ADC_IsEnabled>
 8002e52:	4603      	mov	r3, r0
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d169      	bne.n	8002f2c <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	689a      	ldr	r2, [r3, #8]
 8002e5e:	4b36      	ldr	r3, [pc, #216]	@ (8002f38 <ADC_Enable+0xfc>)
 8002e60:	4013      	ands	r3, r2
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d00d      	beq.n	8002e82 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e6a:	f043 0210 	orr.w	r2, r3, #16
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e76:	f043 0201 	orr.w	r2, r3, #1
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 8002e7e:	2301      	movs	r3, #1
 8002e80:	e055      	b.n	8002f2e <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	4618      	mov	r0, r3
 8002e88:	f7fe feca 	bl	8001c20 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8002e8c:	482b      	ldr	r0, [pc, #172]	@ (8002f3c <ADC_Enable+0x100>)
 8002e8e:	f7fe fd59 	bl	8001944 <LL_ADC_GetCommonPathInternalCh>
 8002e92:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8002e94:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d013      	beq.n	8002ec4 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002e9c:	4b28      	ldr	r3, [pc, #160]	@ (8002f40 <ADC_Enable+0x104>)
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	099b      	lsrs	r3, r3, #6
 8002ea2:	4a28      	ldr	r2, [pc, #160]	@ (8002f44 <ADC_Enable+0x108>)
 8002ea4:	fba2 2303 	umull	r2, r3, r2, r3
 8002ea8:	099b      	lsrs	r3, r3, #6
 8002eaa:	1c5a      	adds	r2, r3, #1
 8002eac:	4613      	mov	r3, r2
 8002eae:	005b      	lsls	r3, r3, #1
 8002eb0:	4413      	add	r3, r2
 8002eb2:	009b      	lsls	r3, r3, #2
 8002eb4:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002eb6:	e002      	b.n	8002ebe <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8002eb8:	68bb      	ldr	r3, [r7, #8]
 8002eba:	3b01      	subs	r3, #1
 8002ebc:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002ebe:	68bb      	ldr	r3, [r7, #8]
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d1f9      	bne.n	8002eb8 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8002ec4:	f7fe fce8 	bl	8001898 <HAL_GetTick>
 8002ec8:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002eca:	e028      	b.n	8002f1e <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	4618      	mov	r0, r3
 8002ed2:	f7fe feb9 	bl	8001c48 <LL_ADC_IsEnabled>
 8002ed6:	4603      	mov	r3, r0
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d104      	bne.n	8002ee6 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	4618      	mov	r0, r3
 8002ee2:	f7fe fe9d 	bl	8001c20 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002ee6:	f7fe fcd7 	bl	8001898 <HAL_GetTick>
 8002eea:	4602      	mov	r2, r0
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	1ad3      	subs	r3, r2, r3
 8002ef0:	2b02      	cmp	r3, #2
 8002ef2:	d914      	bls.n	8002f1e <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	f003 0301 	and.w	r3, r3, #1
 8002efe:	2b01      	cmp	r3, #1
 8002f00:	d00d      	beq.n	8002f1e <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f06:	f043 0210 	orr.w	r2, r3, #16
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f12:	f043 0201 	orr.w	r2, r3, #1
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8002f1a:	2301      	movs	r3, #1
 8002f1c:	e007      	b.n	8002f2e <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	f003 0301 	and.w	r3, r3, #1
 8002f28:	2b01      	cmp	r3, #1
 8002f2a:	d1cf      	bne.n	8002ecc <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002f2c:	2300      	movs	r3, #0
}
 8002f2e:	4618      	mov	r0, r3
 8002f30:	3710      	adds	r7, #16
 8002f32:	46bd      	mov	sp, r7
 8002f34:	bd80      	pop	{r7, pc}
 8002f36:	bf00      	nop
 8002f38:	8000003f 	.word	0x8000003f
 8002f3c:	50040300 	.word	0x50040300
 8002f40:	20000000 	.word	0x20000000
 8002f44:	053e2d63 	.word	0x053e2d63

08002f48 <LL_ADC_IsEnabled>:
{
 8002f48:	b480      	push	{r7}
 8002f4a:	b083      	sub	sp, #12
 8002f4c:	af00      	add	r7, sp, #0
 8002f4e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	689b      	ldr	r3, [r3, #8]
 8002f54:	f003 0301 	and.w	r3, r3, #1
 8002f58:	2b01      	cmp	r3, #1
 8002f5a:	d101      	bne.n	8002f60 <LL_ADC_IsEnabled+0x18>
 8002f5c:	2301      	movs	r3, #1
 8002f5e:	e000      	b.n	8002f62 <LL_ADC_IsEnabled+0x1a>
 8002f60:	2300      	movs	r3, #0
}
 8002f62:	4618      	mov	r0, r3
 8002f64:	370c      	adds	r7, #12
 8002f66:	46bd      	mov	sp, r7
 8002f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f6c:	4770      	bx	lr

08002f6e <LL_ADC_REG_IsConversionOngoing>:
{
 8002f6e:	b480      	push	{r7}
 8002f70:	b083      	sub	sp, #12
 8002f72:	af00      	add	r7, sp, #0
 8002f74:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	689b      	ldr	r3, [r3, #8]
 8002f7a:	f003 0304 	and.w	r3, r3, #4
 8002f7e:	2b04      	cmp	r3, #4
 8002f80:	d101      	bne.n	8002f86 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002f82:	2301      	movs	r3, #1
 8002f84:	e000      	b.n	8002f88 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002f86:	2300      	movs	r3, #0
}
 8002f88:	4618      	mov	r0, r3
 8002f8a:	370c      	adds	r7, #12
 8002f8c:	46bd      	mov	sp, r7
 8002f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f92:	4770      	bx	lr

08002f94 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002f94:	b480      	push	{r7}
 8002f96:	b083      	sub	sp, #12
 8002f98:	af00      	add	r7, sp, #0
 8002f9a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8002f9c:	bf00      	nop
 8002f9e:	370c      	adds	r7, #12
 8002fa0:	46bd      	mov	sp, r7
 8002fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa6:	4770      	bx	lr

08002fa8 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8002fa8:	b480      	push	{r7}
 8002faa:	b083      	sub	sp, #12
 8002fac:	af00      	add	r7, sp, #0
 8002fae:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8002fb0:	bf00      	nop
 8002fb2:	370c      	adds	r7, #12
 8002fb4:	46bd      	mov	sp, r7
 8002fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fba:	4770      	bx	lr

08002fbc <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8002fbc:	b480      	push	{r7}
 8002fbe:	b083      	sub	sp, #12
 8002fc0:	af00      	add	r7, sp, #0
 8002fc2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8002fc4:	bf00      	nop
 8002fc6:	370c      	adds	r7, #12
 8002fc8:	46bd      	mov	sp, r7
 8002fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fce:	4770      	bx	lr

08002fd0 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8002fd0:	b480      	push	{r7}
 8002fd2:	b083      	sub	sp, #12
 8002fd4:	af00      	add	r7, sp, #0
 8002fd6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8002fd8:	bf00      	nop
 8002fda:	370c      	adds	r7, #12
 8002fdc:	46bd      	mov	sp, r7
 8002fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe2:	4770      	bx	lr

08002fe4 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8002fe4:	b480      	push	{r7}
 8002fe6:	b083      	sub	sp, #12
 8002fe8:	af00      	add	r7, sp, #0
 8002fea:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8002fec:	bf00      	nop
 8002fee:	370c      	adds	r7, #12
 8002ff0:	46bd      	mov	sp, r7
 8002ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ff6:	4770      	bx	lr

08002ff8 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8002ff8:	b590      	push	{r4, r7, lr}
 8002ffa:	b09f      	sub	sp, #124	@ 0x7c
 8002ffc:	af00      	add	r7, sp, #0
 8002ffe:	6078      	str	r0, [r7, #4]
 8003000:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003002:	2300      	movs	r3, #0
 8003004:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800300e:	2b01      	cmp	r3, #1
 8003010:	d101      	bne.n	8003016 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8003012:	2302      	movs	r3, #2
 8003014:	e093      	b.n	800313e <HAL_ADCEx_MultiModeConfigChannel+0x146>
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	2201      	movs	r2, #1
 800301a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 800301e:	2300      	movs	r3, #0
 8003020:	65fb      	str	r3, [r7, #92]	@ 0x5c
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8003022:	2300      	movs	r3, #0
 8003024:	663b      	str	r3, [r7, #96]	@ 0x60

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	4a47      	ldr	r2, [pc, #284]	@ (8003148 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 800302c:	4293      	cmp	r3, r2
 800302e:	d102      	bne.n	8003036 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8003030:	4b46      	ldr	r3, [pc, #280]	@ (800314c <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8003032:	60bb      	str	r3, [r7, #8]
 8003034:	e001      	b.n	800303a <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8003036:	2300      	movs	r3, #0
 8003038:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 800303a:	68bb      	ldr	r3, [r7, #8]
 800303c:	2b00      	cmp	r3, #0
 800303e:	d10b      	bne.n	8003058 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003044:	f043 0220 	orr.w	r2, r3, #32
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	2200      	movs	r2, #0
 8003050:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    return HAL_ERROR;
 8003054:	2301      	movs	r3, #1
 8003056:	e072      	b.n	800313e <HAL_ADCEx_MultiModeConfigChannel+0x146>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8003058:	68bb      	ldr	r3, [r7, #8]
 800305a:	4618      	mov	r0, r3
 800305c:	f7ff ff87 	bl	8002f6e <LL_ADC_REG_IsConversionOngoing>
 8003060:	6738      	str	r0, [r7, #112]	@ 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	4618      	mov	r0, r3
 8003068:	f7ff ff81 	bl	8002f6e <LL_ADC_REG_IsConversionOngoing>
 800306c:	4603      	mov	r3, r0
 800306e:	2b00      	cmp	r3, #0
 8003070:	d154      	bne.n	800311c <HAL_ADCEx_MultiModeConfigChannel+0x124>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8003072:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003074:	2b00      	cmp	r3, #0
 8003076:	d151      	bne.n	800311c <HAL_ADCEx_MultiModeConfigChannel+0x124>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8003078:	4b35      	ldr	r3, [pc, #212]	@ (8003150 <HAL_ADCEx_MultiModeConfigChannel+0x158>)
 800307a:	66fb      	str	r3, [r7, #108]	@ 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800307c:	683b      	ldr	r3, [r7, #0]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	2b00      	cmp	r3, #0
 8003082:	d02c      	beq.n	80030de <HAL_ADCEx_MultiModeConfigChannel+0xe6>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8003084:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003086:	689b      	ldr	r3, [r3, #8]
 8003088:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800308c:	683b      	ldr	r3, [r7, #0]
 800308e:	6859      	ldr	r1, [r3, #4]
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8003096:	035b      	lsls	r3, r3, #13
 8003098:	430b      	orrs	r3, r1
 800309a:	431a      	orrs	r2, r3
 800309c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800309e:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80030a0:	4829      	ldr	r0, [pc, #164]	@ (8003148 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 80030a2:	f7ff ff51 	bl	8002f48 <LL_ADC_IsEnabled>
 80030a6:	4604      	mov	r4, r0
 80030a8:	4828      	ldr	r0, [pc, #160]	@ (800314c <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 80030aa:	f7ff ff4d 	bl	8002f48 <LL_ADC_IsEnabled>
 80030ae:	4603      	mov	r3, r0
 80030b0:	431c      	orrs	r4, r3
 80030b2:	4828      	ldr	r0, [pc, #160]	@ (8003154 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 80030b4:	f7ff ff48 	bl	8002f48 <LL_ADC_IsEnabled>
 80030b8:	4603      	mov	r3, r0
 80030ba:	4323      	orrs	r3, r4
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d137      	bne.n	8003130 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80030c0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80030c2:	689b      	ldr	r3, [r3, #8]
 80030c4:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 80030c8:	f023 030f 	bic.w	r3, r3, #15
 80030cc:	683a      	ldr	r2, [r7, #0]
 80030ce:	6811      	ldr	r1, [r2, #0]
 80030d0:	683a      	ldr	r2, [r7, #0]
 80030d2:	6892      	ldr	r2, [r2, #8]
 80030d4:	430a      	orrs	r2, r1
 80030d6:	431a      	orrs	r2, r3
 80030d8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80030da:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80030dc:	e028      	b.n	8003130 <HAL_ADCEx_MultiModeConfigChannel+0x138>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80030de:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80030e0:	689b      	ldr	r3, [r3, #8]
 80030e2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80030e6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80030e8:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80030ea:	4817      	ldr	r0, [pc, #92]	@ (8003148 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 80030ec:	f7ff ff2c 	bl	8002f48 <LL_ADC_IsEnabled>
 80030f0:	4604      	mov	r4, r0
 80030f2:	4816      	ldr	r0, [pc, #88]	@ (800314c <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 80030f4:	f7ff ff28 	bl	8002f48 <LL_ADC_IsEnabled>
 80030f8:	4603      	mov	r3, r0
 80030fa:	431c      	orrs	r4, r3
 80030fc:	4815      	ldr	r0, [pc, #84]	@ (8003154 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 80030fe:	f7ff ff23 	bl	8002f48 <LL_ADC_IsEnabled>
 8003102:	4603      	mov	r3, r0
 8003104:	4323      	orrs	r3, r4
 8003106:	2b00      	cmp	r3, #0
 8003108:	d112      	bne.n	8003130 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800310a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800310c:	689b      	ldr	r3, [r3, #8]
 800310e:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8003112:	f023 030f 	bic.w	r3, r3, #15
 8003116:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8003118:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800311a:	e009      	b.n	8003130 <HAL_ADCEx_MultiModeConfigChannel+0x138>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003120:	f043 0220 	orr.w	r2, r3, #32
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8003128:	2301      	movs	r3, #1
 800312a:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 800312e:	e000      	b.n	8003132 <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003130:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	2200      	movs	r2, #0
 8003136:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 800313a:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
}
 800313e:	4618      	mov	r0, r3
 8003140:	377c      	adds	r7, #124	@ 0x7c
 8003142:	46bd      	mov	sp, r7
 8003144:	bd90      	pop	{r4, r7, pc}
 8003146:	bf00      	nop
 8003148:	50040000 	.word	0x50040000
 800314c:	50040100 	.word	0x50040100
 8003150:	50040300 	.word	0x50040300
 8003154:	50040200 	.word	0x50040200

08003158 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003158:	b480      	push	{r7}
 800315a:	b085      	sub	sp, #20
 800315c:	af00      	add	r7, sp, #0
 800315e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	f003 0307 	and.w	r3, r3, #7
 8003166:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003168:	4b0c      	ldr	r3, [pc, #48]	@ (800319c <__NVIC_SetPriorityGrouping+0x44>)
 800316a:	68db      	ldr	r3, [r3, #12]
 800316c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800316e:	68ba      	ldr	r2, [r7, #8]
 8003170:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003174:	4013      	ands	r3, r2
 8003176:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800317c:	68bb      	ldr	r3, [r7, #8]
 800317e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003180:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003184:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003188:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800318a:	4a04      	ldr	r2, [pc, #16]	@ (800319c <__NVIC_SetPriorityGrouping+0x44>)
 800318c:	68bb      	ldr	r3, [r7, #8]
 800318e:	60d3      	str	r3, [r2, #12]
}
 8003190:	bf00      	nop
 8003192:	3714      	adds	r7, #20
 8003194:	46bd      	mov	sp, r7
 8003196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800319a:	4770      	bx	lr
 800319c:	e000ed00 	.word	0xe000ed00

080031a0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80031a0:	b480      	push	{r7}
 80031a2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80031a4:	4b04      	ldr	r3, [pc, #16]	@ (80031b8 <__NVIC_GetPriorityGrouping+0x18>)
 80031a6:	68db      	ldr	r3, [r3, #12]
 80031a8:	0a1b      	lsrs	r3, r3, #8
 80031aa:	f003 0307 	and.w	r3, r3, #7
}
 80031ae:	4618      	mov	r0, r3
 80031b0:	46bd      	mov	sp, r7
 80031b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031b6:	4770      	bx	lr
 80031b8:	e000ed00 	.word	0xe000ed00

080031bc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80031bc:	b480      	push	{r7}
 80031be:	b083      	sub	sp, #12
 80031c0:	af00      	add	r7, sp, #0
 80031c2:	4603      	mov	r3, r0
 80031c4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80031c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	db0b      	blt.n	80031e6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80031ce:	79fb      	ldrb	r3, [r7, #7]
 80031d0:	f003 021f 	and.w	r2, r3, #31
 80031d4:	4907      	ldr	r1, [pc, #28]	@ (80031f4 <__NVIC_EnableIRQ+0x38>)
 80031d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031da:	095b      	lsrs	r3, r3, #5
 80031dc:	2001      	movs	r0, #1
 80031de:	fa00 f202 	lsl.w	r2, r0, r2
 80031e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80031e6:	bf00      	nop
 80031e8:	370c      	adds	r7, #12
 80031ea:	46bd      	mov	sp, r7
 80031ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031f0:	4770      	bx	lr
 80031f2:	bf00      	nop
 80031f4:	e000e100 	.word	0xe000e100

080031f8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80031f8:	b480      	push	{r7}
 80031fa:	b083      	sub	sp, #12
 80031fc:	af00      	add	r7, sp, #0
 80031fe:	4603      	mov	r3, r0
 8003200:	6039      	str	r1, [r7, #0]
 8003202:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003204:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003208:	2b00      	cmp	r3, #0
 800320a:	db0a      	blt.n	8003222 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800320c:	683b      	ldr	r3, [r7, #0]
 800320e:	b2da      	uxtb	r2, r3
 8003210:	490c      	ldr	r1, [pc, #48]	@ (8003244 <__NVIC_SetPriority+0x4c>)
 8003212:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003216:	0112      	lsls	r2, r2, #4
 8003218:	b2d2      	uxtb	r2, r2
 800321a:	440b      	add	r3, r1
 800321c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003220:	e00a      	b.n	8003238 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003222:	683b      	ldr	r3, [r7, #0]
 8003224:	b2da      	uxtb	r2, r3
 8003226:	4908      	ldr	r1, [pc, #32]	@ (8003248 <__NVIC_SetPriority+0x50>)
 8003228:	79fb      	ldrb	r3, [r7, #7]
 800322a:	f003 030f 	and.w	r3, r3, #15
 800322e:	3b04      	subs	r3, #4
 8003230:	0112      	lsls	r2, r2, #4
 8003232:	b2d2      	uxtb	r2, r2
 8003234:	440b      	add	r3, r1
 8003236:	761a      	strb	r2, [r3, #24]
}
 8003238:	bf00      	nop
 800323a:	370c      	adds	r7, #12
 800323c:	46bd      	mov	sp, r7
 800323e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003242:	4770      	bx	lr
 8003244:	e000e100 	.word	0xe000e100
 8003248:	e000ed00 	.word	0xe000ed00

0800324c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800324c:	b480      	push	{r7}
 800324e:	b089      	sub	sp, #36	@ 0x24
 8003250:	af00      	add	r7, sp, #0
 8003252:	60f8      	str	r0, [r7, #12]
 8003254:	60b9      	str	r1, [r7, #8]
 8003256:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	f003 0307 	and.w	r3, r3, #7
 800325e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003260:	69fb      	ldr	r3, [r7, #28]
 8003262:	f1c3 0307 	rsb	r3, r3, #7
 8003266:	2b04      	cmp	r3, #4
 8003268:	bf28      	it	cs
 800326a:	2304      	movcs	r3, #4
 800326c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800326e:	69fb      	ldr	r3, [r7, #28]
 8003270:	3304      	adds	r3, #4
 8003272:	2b06      	cmp	r3, #6
 8003274:	d902      	bls.n	800327c <NVIC_EncodePriority+0x30>
 8003276:	69fb      	ldr	r3, [r7, #28]
 8003278:	3b03      	subs	r3, #3
 800327a:	e000      	b.n	800327e <NVIC_EncodePriority+0x32>
 800327c:	2300      	movs	r3, #0
 800327e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003280:	f04f 32ff 	mov.w	r2, #4294967295
 8003284:	69bb      	ldr	r3, [r7, #24]
 8003286:	fa02 f303 	lsl.w	r3, r2, r3
 800328a:	43da      	mvns	r2, r3
 800328c:	68bb      	ldr	r3, [r7, #8]
 800328e:	401a      	ands	r2, r3
 8003290:	697b      	ldr	r3, [r7, #20]
 8003292:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003294:	f04f 31ff 	mov.w	r1, #4294967295
 8003298:	697b      	ldr	r3, [r7, #20]
 800329a:	fa01 f303 	lsl.w	r3, r1, r3
 800329e:	43d9      	mvns	r1, r3
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80032a4:	4313      	orrs	r3, r2
         );
}
 80032a6:	4618      	mov	r0, r3
 80032a8:	3724      	adds	r7, #36	@ 0x24
 80032aa:	46bd      	mov	sp, r7
 80032ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b0:	4770      	bx	lr
	...

080032b4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80032b4:	b580      	push	{r7, lr}
 80032b6:	b082      	sub	sp, #8
 80032b8:	af00      	add	r7, sp, #0
 80032ba:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	3b01      	subs	r3, #1
 80032c0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80032c4:	d301      	bcc.n	80032ca <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80032c6:	2301      	movs	r3, #1
 80032c8:	e00f      	b.n	80032ea <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80032ca:	4a0a      	ldr	r2, [pc, #40]	@ (80032f4 <SysTick_Config+0x40>)
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	3b01      	subs	r3, #1
 80032d0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80032d2:	210f      	movs	r1, #15
 80032d4:	f04f 30ff 	mov.w	r0, #4294967295
 80032d8:	f7ff ff8e 	bl	80031f8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80032dc:	4b05      	ldr	r3, [pc, #20]	@ (80032f4 <SysTick_Config+0x40>)
 80032de:	2200      	movs	r2, #0
 80032e0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80032e2:	4b04      	ldr	r3, [pc, #16]	@ (80032f4 <SysTick_Config+0x40>)
 80032e4:	2207      	movs	r2, #7
 80032e6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80032e8:	2300      	movs	r3, #0
}
 80032ea:	4618      	mov	r0, r3
 80032ec:	3708      	adds	r7, #8
 80032ee:	46bd      	mov	sp, r7
 80032f0:	bd80      	pop	{r7, pc}
 80032f2:	bf00      	nop
 80032f4:	e000e010 	.word	0xe000e010

080032f8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80032f8:	b580      	push	{r7, lr}
 80032fa:	b082      	sub	sp, #8
 80032fc:	af00      	add	r7, sp, #0
 80032fe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003300:	6878      	ldr	r0, [r7, #4]
 8003302:	f7ff ff29 	bl	8003158 <__NVIC_SetPriorityGrouping>
}
 8003306:	bf00      	nop
 8003308:	3708      	adds	r7, #8
 800330a:	46bd      	mov	sp, r7
 800330c:	bd80      	pop	{r7, pc}

0800330e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800330e:	b580      	push	{r7, lr}
 8003310:	b086      	sub	sp, #24
 8003312:	af00      	add	r7, sp, #0
 8003314:	4603      	mov	r3, r0
 8003316:	60b9      	str	r1, [r7, #8]
 8003318:	607a      	str	r2, [r7, #4]
 800331a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800331c:	2300      	movs	r3, #0
 800331e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003320:	f7ff ff3e 	bl	80031a0 <__NVIC_GetPriorityGrouping>
 8003324:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003326:	687a      	ldr	r2, [r7, #4]
 8003328:	68b9      	ldr	r1, [r7, #8]
 800332a:	6978      	ldr	r0, [r7, #20]
 800332c:	f7ff ff8e 	bl	800324c <NVIC_EncodePriority>
 8003330:	4602      	mov	r2, r0
 8003332:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003336:	4611      	mov	r1, r2
 8003338:	4618      	mov	r0, r3
 800333a:	f7ff ff5d 	bl	80031f8 <__NVIC_SetPriority>
}
 800333e:	bf00      	nop
 8003340:	3718      	adds	r7, #24
 8003342:	46bd      	mov	sp, r7
 8003344:	bd80      	pop	{r7, pc}

08003346 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003346:	b580      	push	{r7, lr}
 8003348:	b082      	sub	sp, #8
 800334a:	af00      	add	r7, sp, #0
 800334c:	4603      	mov	r3, r0
 800334e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003350:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003354:	4618      	mov	r0, r3
 8003356:	f7ff ff31 	bl	80031bc <__NVIC_EnableIRQ>
}
 800335a:	bf00      	nop
 800335c:	3708      	adds	r7, #8
 800335e:	46bd      	mov	sp, r7
 8003360:	bd80      	pop	{r7, pc}

08003362 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003362:	b580      	push	{r7, lr}
 8003364:	b082      	sub	sp, #8
 8003366:	af00      	add	r7, sp, #0
 8003368:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800336a:	6878      	ldr	r0, [r7, #4]
 800336c:	f7ff ffa2 	bl	80032b4 <SysTick_Config>
 8003370:	4603      	mov	r3, r0
}
 8003372:	4618      	mov	r0, r3
 8003374:	3708      	adds	r7, #8
 8003376:	46bd      	mov	sp, r7
 8003378:	bd80      	pop	{r7, pc}
	...

0800337c <HAL_DFSDM_ChannelInit>:
  *         in the DFSDM_ChannelInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_channel DFSDM channel handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_ChannelInit(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)
{
 800337c:	b580      	push	{r7, lr}
 800337e:	b082      	sub	sp, #8
 8003380:	af00      	add	r7, sp, #0
 8003382:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if (hdfsdm_channel == NULL)
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	2b00      	cmp	r3, #0
 8003388:	d101      	bne.n	800338e <HAL_DFSDM_ChannelInit+0x12>
  {
    return HAL_ERROR;
 800338a:	2301      	movs	r3, #1
 800338c:	e0ac      	b.n	80034e8 <HAL_DFSDM_ChannelInit+0x16c>
  assert_param(IS_DFSDM_CHANNEL_FILTER_OVS_RATIO(hdfsdm_channel->Init.Awd.Oversampling));
  assert_param(IS_DFSDM_CHANNEL_OFFSET(hdfsdm_channel->Init.Offset));
  assert_param(IS_DFSDM_CHANNEL_RIGHT_BIT_SHIFT(hdfsdm_channel->Init.RightBitShift));

  /* Check that channel has not been already initialized */
  if (a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] != NULL)
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	4618      	mov	r0, r3
 8003394:	f000 f8b2 	bl	80034fc <DFSDM_GetChannelFromInstance>
 8003398:	4603      	mov	r3, r0
 800339a:	4a55      	ldr	r2, [pc, #340]	@ (80034f0 <HAL_DFSDM_ChannelInit+0x174>)
 800339c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d001      	beq.n	80033a8 <HAL_DFSDM_ChannelInit+0x2c>
  {
    return HAL_ERROR;
 80033a4:	2301      	movs	r3, #1
 80033a6:	e09f      	b.n	80034e8 <HAL_DFSDM_ChannelInit+0x16c>
    hdfsdm_channel->MspInitCallback = HAL_DFSDM_ChannelMspInit;
  }
  hdfsdm_channel->MspInitCallback(hdfsdm_channel);
#else
  /* Call MSP init function */
  HAL_DFSDM_ChannelMspInit(hdfsdm_channel);
 80033a8:	6878      	ldr	r0, [r7, #4]
 80033aa:	f7fd fe59 	bl	8001060 <HAL_DFSDM_ChannelMspInit>
#endif

  /* Update the channel counter */
  v_dfsdm1ChannelCounter++;
 80033ae:	4b51      	ldr	r3, [pc, #324]	@ (80034f4 <HAL_DFSDM_ChannelInit+0x178>)
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	3301      	adds	r3, #1
 80033b4:	4a4f      	ldr	r2, [pc, #316]	@ (80034f4 <HAL_DFSDM_ChannelInit+0x178>)
 80033b6:	6013      	str	r3, [r2, #0]

  /* Configure output serial clock and enable global DFSDM interface only for first channel */
  if (v_dfsdm1ChannelCounter == 1U)
 80033b8:	4b4e      	ldr	r3, [pc, #312]	@ (80034f4 <HAL_DFSDM_ChannelInit+0x178>)
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	2b01      	cmp	r3, #1
 80033be:	d125      	bne.n	800340c <HAL_DFSDM_ChannelInit+0x90>
  {
    assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK(hdfsdm_channel->Init.OutputClock.Selection));
    /* Set the output serial clock source */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTSRC);
 80033c0:	4b4d      	ldr	r3, [pc, #308]	@ (80034f8 <HAL_DFSDM_ChannelInit+0x17c>)
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	4a4c      	ldr	r2, [pc, #304]	@ (80034f8 <HAL_DFSDM_ChannelInit+0x17c>)
 80033c6:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80033ca:	6013      	str	r3, [r2, #0]
    DFSDM1_Channel0->CHCFGR1 |= hdfsdm_channel->Init.OutputClock.Selection;
 80033cc:	4b4a      	ldr	r3, [pc, #296]	@ (80034f8 <HAL_DFSDM_ChannelInit+0x17c>)
 80033ce:	681a      	ldr	r2, [r3, #0]
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	689b      	ldr	r3, [r3, #8]
 80033d4:	4948      	ldr	r1, [pc, #288]	@ (80034f8 <HAL_DFSDM_ChannelInit+0x17c>)
 80033d6:	4313      	orrs	r3, r2
 80033d8:	600b      	str	r3, [r1, #0]

    /* Reset clock divider */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTDIV);
 80033da:	4b47      	ldr	r3, [pc, #284]	@ (80034f8 <HAL_DFSDM_ChannelInit+0x17c>)
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	4a46      	ldr	r2, [pc, #280]	@ (80034f8 <HAL_DFSDM_ChannelInit+0x17c>)
 80033e0:	f423 037f 	bic.w	r3, r3, #16711680	@ 0xff0000
 80033e4:	6013      	str	r3, [r2, #0]
    if (hdfsdm_channel->Init.OutputClock.Activation == ENABLE)
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	791b      	ldrb	r3, [r3, #4]
 80033ea:	2b01      	cmp	r3, #1
 80033ec:	d108      	bne.n	8003400 <HAL_DFSDM_ChannelInit+0x84>
    {
      assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK_DIVIDER(hdfsdm_channel->Init.OutputClock.Divider));
      /* Set the output clock divider */
      DFSDM1_Channel0->CHCFGR1 |= (uint32_t)((hdfsdm_channel->Init.OutputClock.Divider - 1U) <<
 80033ee:	4b42      	ldr	r3, [pc, #264]	@ (80034f8 <HAL_DFSDM_ChannelInit+0x17c>)
 80033f0:	681a      	ldr	r2, [r3, #0]
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	68db      	ldr	r3, [r3, #12]
 80033f6:	3b01      	subs	r3, #1
 80033f8:	041b      	lsls	r3, r3, #16
 80033fa:	493f      	ldr	r1, [pc, #252]	@ (80034f8 <HAL_DFSDM_ChannelInit+0x17c>)
 80033fc:	4313      	orrs	r3, r2
 80033fe:	600b      	str	r3, [r1, #0]
                                             DFSDM_CHCFGR1_CKOUTDIV_Pos);
    }

    /* enable the DFSDM global interface */
    DFSDM1_Channel0->CHCFGR1 |= DFSDM_CHCFGR1_DFSDMEN;
 8003400:	4b3d      	ldr	r3, [pc, #244]	@ (80034f8 <HAL_DFSDM_ChannelInit+0x17c>)
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	4a3c      	ldr	r2, [pc, #240]	@ (80034f8 <HAL_DFSDM_ChannelInit+0x17c>)
 8003406:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800340a:	6013      	str	r3, [r2, #0]
  }

  /* Set channel input parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_DATPACK | DFSDM_CHCFGR1_DATMPX |
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	681a      	ldr	r2, [r3, #0]
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	f422 4271 	bic.w	r2, r2, #61696	@ 0xf100
 800341a:	601a      	str	r2, [r3, #0]
                                         DFSDM_CHCFGR1_CHINSEL);
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	6819      	ldr	r1, [r3, #0]
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	691a      	ldr	r2, [r3, #16]
                                        hdfsdm_channel->Init.Input.DataPacking |
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	695b      	ldr	r3, [r3, #20]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 800342a:	431a      	orrs	r2, r3
                                        hdfsdm_channel->Init.Input.Pins);
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	699b      	ldr	r3, [r3, #24]
                                        hdfsdm_channel->Init.Input.DataPacking |
 8003430:	431a      	orrs	r2, r3
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	430a      	orrs	r2, r1
 8003438:	601a      	str	r2, [r3, #0]

  /* Set serial interface parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_SITP | DFSDM_CHCFGR1_SPICKSEL);
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	681a      	ldr	r2, [r3, #0]
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	f022 020f 	bic.w	r2, r2, #15
 8003448:	601a      	str	r2, [r3, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	6819      	ldr	r1, [r3, #0]
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	69da      	ldr	r2, [r3, #28]
                                        hdfsdm_channel->Init.SerialInterface.SpiClock);
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	6a1b      	ldr	r3, [r3, #32]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 8003458:	431a      	orrs	r2, r3
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	430a      	orrs	r2, r1
 8003460:	601a      	str	r2, [r3, #0]

  /* Set analog watchdog parameters */
  hdfsdm_channel->Instance->CHAWSCDR &= ~(DFSDM_CHAWSCDR_AWFORD | DFSDM_CHAWSCDR_AWFOSR);
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	689a      	ldr	r2, [r3, #8]
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	f422 025f 	bic.w	r2, r2, #14614528	@ 0xdf0000
 8003470:	609a      	str	r2, [r3, #8]
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	6899      	ldr	r1, [r3, #8]
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
                                         ((hdfsdm_channel->Init.Awd.Oversampling - 1U) << DFSDM_CHAWSCDR_AWFOSR_Pos));
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003480:	3b01      	subs	r3, #1
 8003482:	041b      	lsls	r3, r3, #16
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 8003484:	431a      	orrs	r2, r3
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	430a      	orrs	r2, r1
 800348c:	609a      	str	r2, [r3, #8]

  /* Set channel offset and right bit shift */
  hdfsdm_channel->Instance->CHCFGR2 &= ~(DFSDM_CHCFGR2_OFFSET | DFSDM_CHCFGR2_DTRBS);
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	685a      	ldr	r2, [r3, #4]
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	f002 0207 	and.w	r2, r2, #7
 800349c:	605a      	str	r2, [r3, #4]
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	6859      	ldr	r1, [r3, #4]
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034a8:	021a      	lsls	r2, r3, #8
                                        (hdfsdm_channel->Init.RightBitShift << DFSDM_CHCFGR2_DTRBS_Pos));
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034ae:	00db      	lsls	r3, r3, #3
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 80034b0:	431a      	orrs	r2, r3
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	430a      	orrs	r2, r1
 80034b8:	605a      	str	r2, [r3, #4]

  /* Enable DFSDM channel */
  hdfsdm_channel->Instance->CHCFGR1 |= DFSDM_CHCFGR1_CHEN;
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	681a      	ldr	r2, [r3, #0]
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80034c8:	601a      	str	r2, [r3, #0]

  /* Set DFSDM Channel to ready state */
  hdfsdm_channel->State = HAL_DFSDM_CHANNEL_STATE_READY;
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	2201      	movs	r2, #1
 80034ce:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Store channel handle in DFSDM channel handle table */
  a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] = hdfsdm_channel;
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	4618      	mov	r0, r3
 80034d8:	f000 f810 	bl	80034fc <DFSDM_GetChannelFromInstance>
 80034dc:	4602      	mov	r2, r0
 80034de:	4904      	ldr	r1, [pc, #16]	@ (80034f0 <HAL_DFSDM_ChannelInit+0x174>)
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	f841 3022 	str.w	r3, [r1, r2, lsl #2]

  return HAL_OK;
 80034e6:	2300      	movs	r3, #0
}
 80034e8:	4618      	mov	r0, r3
 80034ea:	3708      	adds	r7, #8
 80034ec:	46bd      	mov	sp, r7
 80034ee:	bd80      	pop	{r7, pc}
 80034f0:	20000878 	.word	0x20000878
 80034f4:	20000874 	.word	0x20000874
 80034f8:	40016000 	.word	0x40016000

080034fc <DFSDM_GetChannelFromInstance>:
  * @brief  This function allows to get the channel number from channel instance.
  * @param  Instance DFSDM channel instance.
  * @retval Channel number.
  */
static uint32_t DFSDM_GetChannelFromInstance(const DFSDM_Channel_TypeDef *Instance)
{
 80034fc:	b480      	push	{r7}
 80034fe:	b085      	sub	sp, #20
 8003500:	af00      	add	r7, sp, #0
 8003502:	6078      	str	r0, [r7, #4]
  uint32_t channel;

  /* Get channel from instance */
  if (Instance == DFSDM1_Channel0)
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	4a1c      	ldr	r2, [pc, #112]	@ (8003578 <DFSDM_GetChannelFromInstance+0x7c>)
 8003508:	4293      	cmp	r3, r2
 800350a:	d102      	bne.n	8003512 <DFSDM_GetChannelFromInstance+0x16>
  {
    channel = 0;
 800350c:	2300      	movs	r3, #0
 800350e:	60fb      	str	r3, [r7, #12]
 8003510:	e02b      	b.n	800356a <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel1)
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	4a19      	ldr	r2, [pc, #100]	@ (800357c <DFSDM_GetChannelFromInstance+0x80>)
 8003516:	4293      	cmp	r3, r2
 8003518:	d102      	bne.n	8003520 <DFSDM_GetChannelFromInstance+0x24>
  {
    channel = 1;
 800351a:	2301      	movs	r3, #1
 800351c:	60fb      	str	r3, [r7, #12]
 800351e:	e024      	b.n	800356a <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel2)
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	4a17      	ldr	r2, [pc, #92]	@ (8003580 <DFSDM_GetChannelFromInstance+0x84>)
 8003524:	4293      	cmp	r3, r2
 8003526:	d102      	bne.n	800352e <DFSDM_GetChannelFromInstance+0x32>
  {
    channel = 2;
 8003528:	2302      	movs	r3, #2
 800352a:	60fb      	str	r3, [r7, #12]
 800352c:	e01d      	b.n	800356a <DFSDM_GetChannelFromInstance+0x6e>
  }
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else if (Instance == DFSDM1_Channel4)
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	4a14      	ldr	r2, [pc, #80]	@ (8003584 <DFSDM_GetChannelFromInstance+0x88>)
 8003532:	4293      	cmp	r3, r2
 8003534:	d102      	bne.n	800353c <DFSDM_GetChannelFromInstance+0x40>
  {
    channel = 4;
 8003536:	2304      	movs	r3, #4
 8003538:	60fb      	str	r3, [r7, #12]
 800353a:	e016      	b.n	800356a <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel5)
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	4a12      	ldr	r2, [pc, #72]	@ (8003588 <DFSDM_GetChannelFromInstance+0x8c>)
 8003540:	4293      	cmp	r3, r2
 8003542:	d102      	bne.n	800354a <DFSDM_GetChannelFromInstance+0x4e>
  {
    channel = 5;
 8003544:	2305      	movs	r3, #5
 8003546:	60fb      	str	r3, [r7, #12]
 8003548:	e00f      	b.n	800356a <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel6)
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	4a0f      	ldr	r2, [pc, #60]	@ (800358c <DFSDM_GetChannelFromInstance+0x90>)
 800354e:	4293      	cmp	r3, r2
 8003550:	d102      	bne.n	8003558 <DFSDM_GetChannelFromInstance+0x5c>
  {
    channel = 6;
 8003552:	2306      	movs	r3, #6
 8003554:	60fb      	str	r3, [r7, #12]
 8003556:	e008      	b.n	800356a <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel7)
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	4a0d      	ldr	r2, [pc, #52]	@ (8003590 <DFSDM_GetChannelFromInstance+0x94>)
 800355c:	4293      	cmp	r3, r2
 800355e:	d102      	bne.n	8003566 <DFSDM_GetChannelFromInstance+0x6a>
  {
    channel = 7;
 8003560:	2307      	movs	r3, #7
 8003562:	60fb      	str	r3, [r7, #12]
 8003564:	e001      	b.n	800356a <DFSDM_GetChannelFromInstance+0x6e>
  }
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || STM32L496xx || STM32L4A6xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  else /* DFSDM1_Channel3 */
  {
    channel = 3;
 8003566:	2303      	movs	r3, #3
 8003568:	60fb      	str	r3, [r7, #12]
  }

  return channel;
 800356a:	68fb      	ldr	r3, [r7, #12]
}
 800356c:	4618      	mov	r0, r3
 800356e:	3714      	adds	r7, #20
 8003570:	46bd      	mov	sp, r7
 8003572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003576:	4770      	bx	lr
 8003578:	40016000 	.word	0x40016000
 800357c:	40016020 	.word	0x40016020
 8003580:	40016040 	.word	0x40016040
 8003584:	40016080 	.word	0x40016080
 8003588:	400160a0 	.word	0x400160a0
 800358c:	400160c0 	.word	0x400160c0
 8003590:	400160e0 	.word	0x400160e0

08003594 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003594:	b480      	push	{r7}
 8003596:	b087      	sub	sp, #28
 8003598:	af00      	add	r7, sp, #0
 800359a:	6078      	str	r0, [r7, #4]
 800359c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800359e:	2300      	movs	r3, #0
 80035a0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80035a2:	e17f      	b.n	80038a4 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80035a4:	683b      	ldr	r3, [r7, #0]
 80035a6:	681a      	ldr	r2, [r3, #0]
 80035a8:	2101      	movs	r1, #1
 80035aa:	697b      	ldr	r3, [r7, #20]
 80035ac:	fa01 f303 	lsl.w	r3, r1, r3
 80035b0:	4013      	ands	r3, r2
 80035b2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	f000 8171 	beq.w	800389e <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80035bc:	683b      	ldr	r3, [r7, #0]
 80035be:	685b      	ldr	r3, [r3, #4]
 80035c0:	f003 0303 	and.w	r3, r3, #3
 80035c4:	2b01      	cmp	r3, #1
 80035c6:	d005      	beq.n	80035d4 <HAL_GPIO_Init+0x40>
 80035c8:	683b      	ldr	r3, [r7, #0]
 80035ca:	685b      	ldr	r3, [r3, #4]
 80035cc:	f003 0303 	and.w	r3, r3, #3
 80035d0:	2b02      	cmp	r3, #2
 80035d2:	d130      	bne.n	8003636 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	689b      	ldr	r3, [r3, #8]
 80035d8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80035da:	697b      	ldr	r3, [r7, #20]
 80035dc:	005b      	lsls	r3, r3, #1
 80035de:	2203      	movs	r2, #3
 80035e0:	fa02 f303 	lsl.w	r3, r2, r3
 80035e4:	43db      	mvns	r3, r3
 80035e6:	693a      	ldr	r2, [r7, #16]
 80035e8:	4013      	ands	r3, r2
 80035ea:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80035ec:	683b      	ldr	r3, [r7, #0]
 80035ee:	68da      	ldr	r2, [r3, #12]
 80035f0:	697b      	ldr	r3, [r7, #20]
 80035f2:	005b      	lsls	r3, r3, #1
 80035f4:	fa02 f303 	lsl.w	r3, r2, r3
 80035f8:	693a      	ldr	r2, [r7, #16]
 80035fa:	4313      	orrs	r3, r2
 80035fc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	693a      	ldr	r2, [r7, #16]
 8003602:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	685b      	ldr	r3, [r3, #4]
 8003608:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800360a:	2201      	movs	r2, #1
 800360c:	697b      	ldr	r3, [r7, #20]
 800360e:	fa02 f303 	lsl.w	r3, r2, r3
 8003612:	43db      	mvns	r3, r3
 8003614:	693a      	ldr	r2, [r7, #16]
 8003616:	4013      	ands	r3, r2
 8003618:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800361a:	683b      	ldr	r3, [r7, #0]
 800361c:	685b      	ldr	r3, [r3, #4]
 800361e:	091b      	lsrs	r3, r3, #4
 8003620:	f003 0201 	and.w	r2, r3, #1
 8003624:	697b      	ldr	r3, [r7, #20]
 8003626:	fa02 f303 	lsl.w	r3, r2, r3
 800362a:	693a      	ldr	r2, [r7, #16]
 800362c:	4313      	orrs	r3, r2
 800362e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	693a      	ldr	r2, [r7, #16]
 8003634:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8003636:	683b      	ldr	r3, [r7, #0]
 8003638:	685b      	ldr	r3, [r3, #4]
 800363a:	f003 0303 	and.w	r3, r3, #3
 800363e:	2b03      	cmp	r3, #3
 8003640:	d118      	bne.n	8003674 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003646:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8003648:	2201      	movs	r2, #1
 800364a:	697b      	ldr	r3, [r7, #20]
 800364c:	fa02 f303 	lsl.w	r3, r2, r3
 8003650:	43db      	mvns	r3, r3
 8003652:	693a      	ldr	r2, [r7, #16]
 8003654:	4013      	ands	r3, r2
 8003656:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8003658:	683b      	ldr	r3, [r7, #0]
 800365a:	685b      	ldr	r3, [r3, #4]
 800365c:	08db      	lsrs	r3, r3, #3
 800365e:	f003 0201 	and.w	r2, r3, #1
 8003662:	697b      	ldr	r3, [r7, #20]
 8003664:	fa02 f303 	lsl.w	r3, r2, r3
 8003668:	693a      	ldr	r2, [r7, #16]
 800366a:	4313      	orrs	r3, r2
 800366c:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	693a      	ldr	r2, [r7, #16]
 8003672:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003674:	683b      	ldr	r3, [r7, #0]
 8003676:	685b      	ldr	r3, [r3, #4]
 8003678:	f003 0303 	and.w	r3, r3, #3
 800367c:	2b03      	cmp	r3, #3
 800367e:	d017      	beq.n	80036b0 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	68db      	ldr	r3, [r3, #12]
 8003684:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003686:	697b      	ldr	r3, [r7, #20]
 8003688:	005b      	lsls	r3, r3, #1
 800368a:	2203      	movs	r2, #3
 800368c:	fa02 f303 	lsl.w	r3, r2, r3
 8003690:	43db      	mvns	r3, r3
 8003692:	693a      	ldr	r2, [r7, #16]
 8003694:	4013      	ands	r3, r2
 8003696:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003698:	683b      	ldr	r3, [r7, #0]
 800369a:	689a      	ldr	r2, [r3, #8]
 800369c:	697b      	ldr	r3, [r7, #20]
 800369e:	005b      	lsls	r3, r3, #1
 80036a0:	fa02 f303 	lsl.w	r3, r2, r3
 80036a4:	693a      	ldr	r2, [r7, #16]
 80036a6:	4313      	orrs	r3, r2
 80036a8:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	693a      	ldr	r2, [r7, #16]
 80036ae:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80036b0:	683b      	ldr	r3, [r7, #0]
 80036b2:	685b      	ldr	r3, [r3, #4]
 80036b4:	f003 0303 	and.w	r3, r3, #3
 80036b8:	2b02      	cmp	r3, #2
 80036ba:	d123      	bne.n	8003704 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80036bc:	697b      	ldr	r3, [r7, #20]
 80036be:	08da      	lsrs	r2, r3, #3
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	3208      	adds	r2, #8
 80036c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80036c8:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80036ca:	697b      	ldr	r3, [r7, #20]
 80036cc:	f003 0307 	and.w	r3, r3, #7
 80036d0:	009b      	lsls	r3, r3, #2
 80036d2:	220f      	movs	r2, #15
 80036d4:	fa02 f303 	lsl.w	r3, r2, r3
 80036d8:	43db      	mvns	r3, r3
 80036da:	693a      	ldr	r2, [r7, #16]
 80036dc:	4013      	ands	r3, r2
 80036de:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80036e0:	683b      	ldr	r3, [r7, #0]
 80036e2:	691a      	ldr	r2, [r3, #16]
 80036e4:	697b      	ldr	r3, [r7, #20]
 80036e6:	f003 0307 	and.w	r3, r3, #7
 80036ea:	009b      	lsls	r3, r3, #2
 80036ec:	fa02 f303 	lsl.w	r3, r2, r3
 80036f0:	693a      	ldr	r2, [r7, #16]
 80036f2:	4313      	orrs	r3, r2
 80036f4:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80036f6:	697b      	ldr	r3, [r7, #20]
 80036f8:	08da      	lsrs	r2, r3, #3
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	3208      	adds	r2, #8
 80036fe:	6939      	ldr	r1, [r7, #16]
 8003700:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800370a:	697b      	ldr	r3, [r7, #20]
 800370c:	005b      	lsls	r3, r3, #1
 800370e:	2203      	movs	r2, #3
 8003710:	fa02 f303 	lsl.w	r3, r2, r3
 8003714:	43db      	mvns	r3, r3
 8003716:	693a      	ldr	r2, [r7, #16]
 8003718:	4013      	ands	r3, r2
 800371a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800371c:	683b      	ldr	r3, [r7, #0]
 800371e:	685b      	ldr	r3, [r3, #4]
 8003720:	f003 0203 	and.w	r2, r3, #3
 8003724:	697b      	ldr	r3, [r7, #20]
 8003726:	005b      	lsls	r3, r3, #1
 8003728:	fa02 f303 	lsl.w	r3, r2, r3
 800372c:	693a      	ldr	r2, [r7, #16]
 800372e:	4313      	orrs	r3, r2
 8003730:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	693a      	ldr	r2, [r7, #16]
 8003736:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003738:	683b      	ldr	r3, [r7, #0]
 800373a:	685b      	ldr	r3, [r3, #4]
 800373c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003740:	2b00      	cmp	r3, #0
 8003742:	f000 80ac 	beq.w	800389e <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003746:	4b5f      	ldr	r3, [pc, #380]	@ (80038c4 <HAL_GPIO_Init+0x330>)
 8003748:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800374a:	4a5e      	ldr	r2, [pc, #376]	@ (80038c4 <HAL_GPIO_Init+0x330>)
 800374c:	f043 0301 	orr.w	r3, r3, #1
 8003750:	6613      	str	r3, [r2, #96]	@ 0x60
 8003752:	4b5c      	ldr	r3, [pc, #368]	@ (80038c4 <HAL_GPIO_Init+0x330>)
 8003754:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003756:	f003 0301 	and.w	r3, r3, #1
 800375a:	60bb      	str	r3, [r7, #8]
 800375c:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800375e:	4a5a      	ldr	r2, [pc, #360]	@ (80038c8 <HAL_GPIO_Init+0x334>)
 8003760:	697b      	ldr	r3, [r7, #20]
 8003762:	089b      	lsrs	r3, r3, #2
 8003764:	3302      	adds	r3, #2
 8003766:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800376a:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800376c:	697b      	ldr	r3, [r7, #20]
 800376e:	f003 0303 	and.w	r3, r3, #3
 8003772:	009b      	lsls	r3, r3, #2
 8003774:	220f      	movs	r2, #15
 8003776:	fa02 f303 	lsl.w	r3, r2, r3
 800377a:	43db      	mvns	r3, r3
 800377c:	693a      	ldr	r2, [r7, #16]
 800377e:	4013      	ands	r3, r2
 8003780:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003788:	d025      	beq.n	80037d6 <HAL_GPIO_Init+0x242>
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	4a4f      	ldr	r2, [pc, #316]	@ (80038cc <HAL_GPIO_Init+0x338>)
 800378e:	4293      	cmp	r3, r2
 8003790:	d01f      	beq.n	80037d2 <HAL_GPIO_Init+0x23e>
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	4a4e      	ldr	r2, [pc, #312]	@ (80038d0 <HAL_GPIO_Init+0x33c>)
 8003796:	4293      	cmp	r3, r2
 8003798:	d019      	beq.n	80037ce <HAL_GPIO_Init+0x23a>
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	4a4d      	ldr	r2, [pc, #308]	@ (80038d4 <HAL_GPIO_Init+0x340>)
 800379e:	4293      	cmp	r3, r2
 80037a0:	d013      	beq.n	80037ca <HAL_GPIO_Init+0x236>
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	4a4c      	ldr	r2, [pc, #304]	@ (80038d8 <HAL_GPIO_Init+0x344>)
 80037a6:	4293      	cmp	r3, r2
 80037a8:	d00d      	beq.n	80037c6 <HAL_GPIO_Init+0x232>
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	4a4b      	ldr	r2, [pc, #300]	@ (80038dc <HAL_GPIO_Init+0x348>)
 80037ae:	4293      	cmp	r3, r2
 80037b0:	d007      	beq.n	80037c2 <HAL_GPIO_Init+0x22e>
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	4a4a      	ldr	r2, [pc, #296]	@ (80038e0 <HAL_GPIO_Init+0x34c>)
 80037b6:	4293      	cmp	r3, r2
 80037b8:	d101      	bne.n	80037be <HAL_GPIO_Init+0x22a>
 80037ba:	2306      	movs	r3, #6
 80037bc:	e00c      	b.n	80037d8 <HAL_GPIO_Init+0x244>
 80037be:	2307      	movs	r3, #7
 80037c0:	e00a      	b.n	80037d8 <HAL_GPIO_Init+0x244>
 80037c2:	2305      	movs	r3, #5
 80037c4:	e008      	b.n	80037d8 <HAL_GPIO_Init+0x244>
 80037c6:	2304      	movs	r3, #4
 80037c8:	e006      	b.n	80037d8 <HAL_GPIO_Init+0x244>
 80037ca:	2303      	movs	r3, #3
 80037cc:	e004      	b.n	80037d8 <HAL_GPIO_Init+0x244>
 80037ce:	2302      	movs	r3, #2
 80037d0:	e002      	b.n	80037d8 <HAL_GPIO_Init+0x244>
 80037d2:	2301      	movs	r3, #1
 80037d4:	e000      	b.n	80037d8 <HAL_GPIO_Init+0x244>
 80037d6:	2300      	movs	r3, #0
 80037d8:	697a      	ldr	r2, [r7, #20]
 80037da:	f002 0203 	and.w	r2, r2, #3
 80037de:	0092      	lsls	r2, r2, #2
 80037e0:	4093      	lsls	r3, r2
 80037e2:	693a      	ldr	r2, [r7, #16]
 80037e4:	4313      	orrs	r3, r2
 80037e6:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80037e8:	4937      	ldr	r1, [pc, #220]	@ (80038c8 <HAL_GPIO_Init+0x334>)
 80037ea:	697b      	ldr	r3, [r7, #20]
 80037ec:	089b      	lsrs	r3, r3, #2
 80037ee:	3302      	adds	r3, #2
 80037f0:	693a      	ldr	r2, [r7, #16]
 80037f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80037f6:	4b3b      	ldr	r3, [pc, #236]	@ (80038e4 <HAL_GPIO_Init+0x350>)
 80037f8:	689b      	ldr	r3, [r3, #8]
 80037fa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	43db      	mvns	r3, r3
 8003800:	693a      	ldr	r2, [r7, #16]
 8003802:	4013      	ands	r3, r2
 8003804:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003806:	683b      	ldr	r3, [r7, #0]
 8003808:	685b      	ldr	r3, [r3, #4]
 800380a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800380e:	2b00      	cmp	r3, #0
 8003810:	d003      	beq.n	800381a <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8003812:	693a      	ldr	r2, [r7, #16]
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	4313      	orrs	r3, r2
 8003818:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800381a:	4a32      	ldr	r2, [pc, #200]	@ (80038e4 <HAL_GPIO_Init+0x350>)
 800381c:	693b      	ldr	r3, [r7, #16]
 800381e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003820:	4b30      	ldr	r3, [pc, #192]	@ (80038e4 <HAL_GPIO_Init+0x350>)
 8003822:	68db      	ldr	r3, [r3, #12]
 8003824:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	43db      	mvns	r3, r3
 800382a:	693a      	ldr	r2, [r7, #16]
 800382c:	4013      	ands	r3, r2
 800382e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003830:	683b      	ldr	r3, [r7, #0]
 8003832:	685b      	ldr	r3, [r3, #4]
 8003834:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003838:	2b00      	cmp	r3, #0
 800383a:	d003      	beq.n	8003844 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 800383c:	693a      	ldr	r2, [r7, #16]
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	4313      	orrs	r3, r2
 8003842:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003844:	4a27      	ldr	r2, [pc, #156]	@ (80038e4 <HAL_GPIO_Init+0x350>)
 8003846:	693b      	ldr	r3, [r7, #16]
 8003848:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800384a:	4b26      	ldr	r3, [pc, #152]	@ (80038e4 <HAL_GPIO_Init+0x350>)
 800384c:	685b      	ldr	r3, [r3, #4]
 800384e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	43db      	mvns	r3, r3
 8003854:	693a      	ldr	r2, [r7, #16]
 8003856:	4013      	ands	r3, r2
 8003858:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800385a:	683b      	ldr	r3, [r7, #0]
 800385c:	685b      	ldr	r3, [r3, #4]
 800385e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003862:	2b00      	cmp	r3, #0
 8003864:	d003      	beq.n	800386e <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8003866:	693a      	ldr	r2, [r7, #16]
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	4313      	orrs	r3, r2
 800386c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800386e:	4a1d      	ldr	r2, [pc, #116]	@ (80038e4 <HAL_GPIO_Init+0x350>)
 8003870:	693b      	ldr	r3, [r7, #16]
 8003872:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8003874:	4b1b      	ldr	r3, [pc, #108]	@ (80038e4 <HAL_GPIO_Init+0x350>)
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	43db      	mvns	r3, r3
 800387e:	693a      	ldr	r2, [r7, #16]
 8003880:	4013      	ands	r3, r2
 8003882:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003884:	683b      	ldr	r3, [r7, #0]
 8003886:	685b      	ldr	r3, [r3, #4]
 8003888:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800388c:	2b00      	cmp	r3, #0
 800388e:	d003      	beq.n	8003898 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8003890:	693a      	ldr	r2, [r7, #16]
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	4313      	orrs	r3, r2
 8003896:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003898:	4a12      	ldr	r2, [pc, #72]	@ (80038e4 <HAL_GPIO_Init+0x350>)
 800389a:	693b      	ldr	r3, [r7, #16]
 800389c:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800389e:	697b      	ldr	r3, [r7, #20]
 80038a0:	3301      	adds	r3, #1
 80038a2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80038a4:	683b      	ldr	r3, [r7, #0]
 80038a6:	681a      	ldr	r2, [r3, #0]
 80038a8:	697b      	ldr	r3, [r7, #20]
 80038aa:	fa22 f303 	lsr.w	r3, r2, r3
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	f47f ae78 	bne.w	80035a4 <HAL_GPIO_Init+0x10>
  }
}
 80038b4:	bf00      	nop
 80038b6:	bf00      	nop
 80038b8:	371c      	adds	r7, #28
 80038ba:	46bd      	mov	sp, r7
 80038bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038c0:	4770      	bx	lr
 80038c2:	bf00      	nop
 80038c4:	40021000 	.word	0x40021000
 80038c8:	40010000 	.word	0x40010000
 80038cc:	48000400 	.word	0x48000400
 80038d0:	48000800 	.word	0x48000800
 80038d4:	48000c00 	.word	0x48000c00
 80038d8:	48001000 	.word	0x48001000
 80038dc:	48001400 	.word	0x48001400
 80038e0:	48001800 	.word	0x48001800
 80038e4:	40010400 	.word	0x40010400

080038e8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80038e8:	b480      	push	{r7}
 80038ea:	b083      	sub	sp, #12
 80038ec:	af00      	add	r7, sp, #0
 80038ee:	6078      	str	r0, [r7, #4]
 80038f0:	460b      	mov	r3, r1
 80038f2:	807b      	strh	r3, [r7, #2]
 80038f4:	4613      	mov	r3, r2
 80038f6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80038f8:	787b      	ldrb	r3, [r7, #1]
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d003      	beq.n	8003906 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80038fe:	887a      	ldrh	r2, [r7, #2]
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003904:	e002      	b.n	800390c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003906:	887a      	ldrh	r2, [r7, #2]
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800390c:	bf00      	nop
 800390e:	370c      	adds	r7, #12
 8003910:	46bd      	mov	sp, r7
 8003912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003916:	4770      	bx	lr

08003918 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003918:	b580      	push	{r7, lr}
 800391a:	b082      	sub	sp, #8
 800391c:	af00      	add	r7, sp, #0
 800391e:	4603      	mov	r3, r0
 8003920:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003922:	4b08      	ldr	r3, [pc, #32]	@ (8003944 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003924:	695a      	ldr	r2, [r3, #20]
 8003926:	88fb      	ldrh	r3, [r7, #6]
 8003928:	4013      	ands	r3, r2
 800392a:	2b00      	cmp	r3, #0
 800392c:	d006      	beq.n	800393c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800392e:	4a05      	ldr	r2, [pc, #20]	@ (8003944 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003930:	88fb      	ldrh	r3, [r7, #6]
 8003932:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003934:	88fb      	ldrh	r3, [r7, #6]
 8003936:	4618      	mov	r0, r3
 8003938:	f000 f806 	bl	8003948 <HAL_GPIO_EXTI_Callback>
  }
}
 800393c:	bf00      	nop
 800393e:	3708      	adds	r7, #8
 8003940:	46bd      	mov	sp, r7
 8003942:	bd80      	pop	{r7, pc}
 8003944:	40010400 	.word	0x40010400

08003948 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8003948:	b480      	push	{r7}
 800394a:	b083      	sub	sp, #12
 800394c:	af00      	add	r7, sp, #0
 800394e:	4603      	mov	r3, r0
 8003950:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8003952:	bf00      	nop
 8003954:	370c      	adds	r7, #12
 8003956:	46bd      	mov	sp, r7
 8003958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800395c:	4770      	bx	lr

0800395e <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800395e:	b580      	push	{r7, lr}
 8003960:	b082      	sub	sp, #8
 8003962:	af00      	add	r7, sp, #0
 8003964:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	2b00      	cmp	r3, #0
 800396a:	d101      	bne.n	8003970 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800396c:	2301      	movs	r3, #1
 800396e:	e08d      	b.n	8003a8c <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003976:	b2db      	uxtb	r3, r3
 8003978:	2b00      	cmp	r3, #0
 800397a:	d106      	bne.n	800398a <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	2200      	movs	r2, #0
 8003980:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003984:	6878      	ldr	r0, [r7, #4]
 8003986:	f7fd fbcf 	bl	8001128 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	2224      	movs	r2, #36	@ 0x24
 800398e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	681a      	ldr	r2, [r3, #0]
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	f022 0201 	bic.w	r2, r2, #1
 80039a0:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	685a      	ldr	r2, [r3, #4]
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80039ae:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	689a      	ldr	r2, [r3, #8]
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80039be:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	68db      	ldr	r3, [r3, #12]
 80039c4:	2b01      	cmp	r3, #1
 80039c6:	d107      	bne.n	80039d8 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	689a      	ldr	r2, [r3, #8]
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80039d4:	609a      	str	r2, [r3, #8]
 80039d6:	e006      	b.n	80039e6 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	689a      	ldr	r2, [r3, #8]
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80039e4:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	68db      	ldr	r3, [r3, #12]
 80039ea:	2b02      	cmp	r3, #2
 80039ec:	d108      	bne.n	8003a00 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	685a      	ldr	r2, [r3, #4]
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80039fc:	605a      	str	r2, [r3, #4]
 80039fe:	e007      	b.n	8003a10 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	685a      	ldr	r2, [r3, #4]
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003a0e:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	685b      	ldr	r3, [r3, #4]
 8003a16:	687a      	ldr	r2, [r7, #4]
 8003a18:	6812      	ldr	r2, [r2, #0]
 8003a1a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003a1e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003a22:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	68da      	ldr	r2, [r3, #12]
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003a32:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	691a      	ldr	r2, [r3, #16]
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	695b      	ldr	r3, [r3, #20]
 8003a3c:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	699b      	ldr	r3, [r3, #24]
 8003a44:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	430a      	orrs	r2, r1
 8003a4c:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	69d9      	ldr	r1, [r3, #28]
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	6a1a      	ldr	r2, [r3, #32]
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	430a      	orrs	r2, r1
 8003a5c:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	681a      	ldr	r2, [r3, #0]
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	f042 0201 	orr.w	r2, r2, #1
 8003a6c:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	2200      	movs	r2, #0
 8003a72:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	2220      	movs	r2, #32
 8003a78:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	2200      	movs	r2, #0
 8003a80:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	2200      	movs	r2, #0
 8003a86:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8003a8a:	2300      	movs	r3, #0
}
 8003a8c:	4618      	mov	r0, r3
 8003a8e:	3708      	adds	r7, #8
 8003a90:	46bd      	mov	sp, r7
 8003a92:	bd80      	pop	{r7, pc}

08003a94 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003a94:	b480      	push	{r7}
 8003a96:	b083      	sub	sp, #12
 8003a98:	af00      	add	r7, sp, #0
 8003a9a:	6078      	str	r0, [r7, #4]
 8003a9c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003aa4:	b2db      	uxtb	r3, r3
 8003aa6:	2b20      	cmp	r3, #32
 8003aa8:	d138      	bne.n	8003b1c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003ab0:	2b01      	cmp	r3, #1
 8003ab2:	d101      	bne.n	8003ab8 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003ab4:	2302      	movs	r3, #2
 8003ab6:	e032      	b.n	8003b1e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	2201      	movs	r2, #1
 8003abc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	2224      	movs	r2, #36	@ 0x24
 8003ac4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	681a      	ldr	r2, [r3, #0]
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	f022 0201 	bic.w	r2, r2, #1
 8003ad6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	681a      	ldr	r2, [r3, #0]
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003ae6:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	6819      	ldr	r1, [r3, #0]
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	683a      	ldr	r2, [r7, #0]
 8003af4:	430a      	orrs	r2, r1
 8003af6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	681a      	ldr	r2, [r3, #0]
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	f042 0201 	orr.w	r2, r2, #1
 8003b06:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	2220      	movs	r2, #32
 8003b0c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	2200      	movs	r2, #0
 8003b14:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003b18:	2300      	movs	r3, #0
 8003b1a:	e000      	b.n	8003b1e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003b1c:	2302      	movs	r3, #2
  }
}
 8003b1e:	4618      	mov	r0, r3
 8003b20:	370c      	adds	r7, #12
 8003b22:	46bd      	mov	sp, r7
 8003b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b28:	4770      	bx	lr

08003b2a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003b2a:	b480      	push	{r7}
 8003b2c:	b085      	sub	sp, #20
 8003b2e:	af00      	add	r7, sp, #0
 8003b30:	6078      	str	r0, [r7, #4]
 8003b32:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003b3a:	b2db      	uxtb	r3, r3
 8003b3c:	2b20      	cmp	r3, #32
 8003b3e:	d139      	bne.n	8003bb4 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003b46:	2b01      	cmp	r3, #1
 8003b48:	d101      	bne.n	8003b4e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003b4a:	2302      	movs	r3, #2
 8003b4c:	e033      	b.n	8003bb6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	2201      	movs	r2, #1
 8003b52:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	2224      	movs	r2, #36	@ 0x24
 8003b5a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	681a      	ldr	r2, [r3, #0]
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	f022 0201 	bic.w	r2, r2, #1
 8003b6c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003b7c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003b7e:	683b      	ldr	r3, [r7, #0]
 8003b80:	021b      	lsls	r3, r3, #8
 8003b82:	68fa      	ldr	r2, [r7, #12]
 8003b84:	4313      	orrs	r3, r2
 8003b86:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	68fa      	ldr	r2, [r7, #12]
 8003b8e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	681a      	ldr	r2, [r3, #0]
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	f042 0201 	orr.w	r2, r2, #1
 8003b9e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	2220      	movs	r2, #32
 8003ba4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	2200      	movs	r2, #0
 8003bac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003bb0:	2300      	movs	r3, #0
 8003bb2:	e000      	b.n	8003bb6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003bb4:	2302      	movs	r3, #2
  }
}
 8003bb6:	4618      	mov	r0, r3
 8003bb8:	3714      	adds	r7, #20
 8003bba:	46bd      	mov	sp, r7
 8003bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bc0:	4770      	bx	lr

08003bc2 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003bc2:	b580      	push	{r7, lr}
 8003bc4:	b086      	sub	sp, #24
 8003bc6:	af02      	add	r7, sp, #8
 8003bc8:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d101      	bne.n	8003bd4 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003bd0:	2301      	movs	r3, #1
 8003bd2:	e101      	b.n	8003dd8 <HAL_PCD_Init+0x216>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8003bda:	b2db      	uxtb	r3, r3
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d106      	bne.n	8003bee <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	2200      	movs	r2, #0
 8003be4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003be8:	6878      	ldr	r0, [r7, #4]
 8003bea:	f7fd fc47 	bl	800147c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	2203      	movs	r2, #3
 8003bf2:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Disable DMA mode for FS instance */
  hpcd->Init.dma_enable = 0U;
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	2200      	movs	r2, #0
 8003bfa:	719a      	strb	r2, [r3, #6]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	4618      	mov	r0, r3
 8003c02:	f002 fef1 	bl	80069e8 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	6818      	ldr	r0, [r3, #0]
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	7c1a      	ldrb	r2, [r3, #16]
 8003c0e:	f88d 2000 	strb.w	r2, [sp]
 8003c12:	3304      	adds	r3, #4
 8003c14:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003c16:	f002 feba 	bl	800698e <USB_CoreInit>
 8003c1a:	4603      	mov	r3, r0
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d005      	beq.n	8003c2c <HAL_PCD_Init+0x6a>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	2202      	movs	r2, #2
 8003c24:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003c28:	2301      	movs	r3, #1
 8003c2a:	e0d5      	b.n	8003dd8 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	2100      	movs	r1, #0
 8003c32:	4618      	mov	r0, r3
 8003c34:	f002 fee9 	bl	8006a0a <USB_SetCurrentMode>
 8003c38:	4603      	mov	r3, r0
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d005      	beq.n	8003c4a <HAL_PCD_Init+0x88>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	2202      	movs	r2, #2
 8003c42:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003c46:	2301      	movs	r3, #1
 8003c48:	e0c6      	b.n	8003dd8 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003c4a:	2300      	movs	r3, #0
 8003c4c:	73fb      	strb	r3, [r7, #15]
 8003c4e:	e04a      	b.n	8003ce6 <HAL_PCD_Init+0x124>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003c50:	7bfa      	ldrb	r2, [r7, #15]
 8003c52:	6879      	ldr	r1, [r7, #4]
 8003c54:	4613      	mov	r3, r2
 8003c56:	00db      	lsls	r3, r3, #3
 8003c58:	4413      	add	r3, r2
 8003c5a:	009b      	lsls	r3, r3, #2
 8003c5c:	440b      	add	r3, r1
 8003c5e:	3315      	adds	r3, #21
 8003c60:	2201      	movs	r2, #1
 8003c62:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8003c64:	7bfa      	ldrb	r2, [r7, #15]
 8003c66:	6879      	ldr	r1, [r7, #4]
 8003c68:	4613      	mov	r3, r2
 8003c6a:	00db      	lsls	r3, r3, #3
 8003c6c:	4413      	add	r3, r2
 8003c6e:	009b      	lsls	r3, r3, #2
 8003c70:	440b      	add	r3, r1
 8003c72:	3314      	adds	r3, #20
 8003c74:	7bfa      	ldrb	r2, [r7, #15]
 8003c76:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS)
    hpcd->IN_ep[i].tx_fifo_num = i;
 8003c78:	7bfa      	ldrb	r2, [r7, #15]
 8003c7a:	7bfb      	ldrb	r3, [r7, #15]
 8003c7c:	b298      	uxth	r0, r3
 8003c7e:	6879      	ldr	r1, [r7, #4]
 8003c80:	4613      	mov	r3, r2
 8003c82:	00db      	lsls	r3, r3, #3
 8003c84:	4413      	add	r3, r2
 8003c86:	009b      	lsls	r3, r3, #2
 8003c88:	440b      	add	r3, r1
 8003c8a:	332e      	adds	r3, #46	@ 0x2e
 8003c8c:	4602      	mov	r2, r0
 8003c8e:	801a      	strh	r2, [r3, #0]
#endif /* defined (USB_OTG_FS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003c90:	7bfa      	ldrb	r2, [r7, #15]
 8003c92:	6879      	ldr	r1, [r7, #4]
 8003c94:	4613      	mov	r3, r2
 8003c96:	00db      	lsls	r3, r3, #3
 8003c98:	4413      	add	r3, r2
 8003c9a:	009b      	lsls	r3, r3, #2
 8003c9c:	440b      	add	r3, r1
 8003c9e:	3318      	adds	r3, #24
 8003ca0:	2200      	movs	r2, #0
 8003ca2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003ca4:	7bfa      	ldrb	r2, [r7, #15]
 8003ca6:	6879      	ldr	r1, [r7, #4]
 8003ca8:	4613      	mov	r3, r2
 8003caa:	00db      	lsls	r3, r3, #3
 8003cac:	4413      	add	r3, r2
 8003cae:	009b      	lsls	r3, r3, #2
 8003cb0:	440b      	add	r3, r1
 8003cb2:	331c      	adds	r3, #28
 8003cb4:	2200      	movs	r2, #0
 8003cb6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003cb8:	7bfa      	ldrb	r2, [r7, #15]
 8003cba:	6879      	ldr	r1, [r7, #4]
 8003cbc:	4613      	mov	r3, r2
 8003cbe:	00db      	lsls	r3, r3, #3
 8003cc0:	4413      	add	r3, r2
 8003cc2:	009b      	lsls	r3, r3, #2
 8003cc4:	440b      	add	r3, r1
 8003cc6:	3320      	adds	r3, #32
 8003cc8:	2200      	movs	r2, #0
 8003cca:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003ccc:	7bfa      	ldrb	r2, [r7, #15]
 8003cce:	6879      	ldr	r1, [r7, #4]
 8003cd0:	4613      	mov	r3, r2
 8003cd2:	00db      	lsls	r3, r3, #3
 8003cd4:	4413      	add	r3, r2
 8003cd6:	009b      	lsls	r3, r3, #2
 8003cd8:	440b      	add	r3, r1
 8003cda:	3324      	adds	r3, #36	@ 0x24
 8003cdc:	2200      	movs	r2, #0
 8003cde:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003ce0:	7bfb      	ldrb	r3, [r7, #15]
 8003ce2:	3301      	adds	r3, #1
 8003ce4:	73fb      	strb	r3, [r7, #15]
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	791b      	ldrb	r3, [r3, #4]
 8003cea:	7bfa      	ldrb	r2, [r7, #15]
 8003cec:	429a      	cmp	r2, r3
 8003cee:	d3af      	bcc.n	8003c50 <HAL_PCD_Init+0x8e>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003cf0:	2300      	movs	r3, #0
 8003cf2:	73fb      	strb	r3, [r7, #15]
 8003cf4:	e044      	b.n	8003d80 <HAL_PCD_Init+0x1be>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8003cf6:	7bfa      	ldrb	r2, [r7, #15]
 8003cf8:	6879      	ldr	r1, [r7, #4]
 8003cfa:	4613      	mov	r3, r2
 8003cfc:	00db      	lsls	r3, r3, #3
 8003cfe:	4413      	add	r3, r2
 8003d00:	009b      	lsls	r3, r3, #2
 8003d02:	440b      	add	r3, r1
 8003d04:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8003d08:	2200      	movs	r2, #0
 8003d0a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003d0c:	7bfa      	ldrb	r2, [r7, #15]
 8003d0e:	6879      	ldr	r1, [r7, #4]
 8003d10:	4613      	mov	r3, r2
 8003d12:	00db      	lsls	r3, r3, #3
 8003d14:	4413      	add	r3, r2
 8003d16:	009b      	lsls	r3, r3, #2
 8003d18:	440b      	add	r3, r1
 8003d1a:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8003d1e:	7bfa      	ldrb	r2, [r7, #15]
 8003d20:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003d22:	7bfa      	ldrb	r2, [r7, #15]
 8003d24:	6879      	ldr	r1, [r7, #4]
 8003d26:	4613      	mov	r3, r2
 8003d28:	00db      	lsls	r3, r3, #3
 8003d2a:	4413      	add	r3, r2
 8003d2c:	009b      	lsls	r3, r3, #2
 8003d2e:	440b      	add	r3, r1
 8003d30:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8003d34:	2200      	movs	r2, #0
 8003d36:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003d38:	7bfa      	ldrb	r2, [r7, #15]
 8003d3a:	6879      	ldr	r1, [r7, #4]
 8003d3c:	4613      	mov	r3, r2
 8003d3e:	00db      	lsls	r3, r3, #3
 8003d40:	4413      	add	r3, r2
 8003d42:	009b      	lsls	r3, r3, #2
 8003d44:	440b      	add	r3, r1
 8003d46:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8003d4a:	2200      	movs	r2, #0
 8003d4c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003d4e:	7bfa      	ldrb	r2, [r7, #15]
 8003d50:	6879      	ldr	r1, [r7, #4]
 8003d52:	4613      	mov	r3, r2
 8003d54:	00db      	lsls	r3, r3, #3
 8003d56:	4413      	add	r3, r2
 8003d58:	009b      	lsls	r3, r3, #2
 8003d5a:	440b      	add	r3, r1
 8003d5c:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8003d60:	2200      	movs	r2, #0
 8003d62:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8003d64:	7bfa      	ldrb	r2, [r7, #15]
 8003d66:	6879      	ldr	r1, [r7, #4]
 8003d68:	4613      	mov	r3, r2
 8003d6a:	00db      	lsls	r3, r3, #3
 8003d6c:	4413      	add	r3, r2
 8003d6e:	009b      	lsls	r3, r3, #2
 8003d70:	440b      	add	r3, r1
 8003d72:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8003d76:	2200      	movs	r2, #0
 8003d78:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003d7a:	7bfb      	ldrb	r3, [r7, #15]
 8003d7c:	3301      	adds	r3, #1
 8003d7e:	73fb      	strb	r3, [r7, #15]
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	791b      	ldrb	r3, [r3, #4]
 8003d84:	7bfa      	ldrb	r2, [r7, #15]
 8003d86:	429a      	cmp	r2, r3
 8003d88:	d3b5      	bcc.n	8003cf6 <HAL_PCD_Init+0x134>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	6818      	ldr	r0, [r3, #0]
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	7c1a      	ldrb	r2, [r3, #16]
 8003d92:	f88d 2000 	strb.w	r2, [sp]
 8003d96:	3304      	adds	r3, #4
 8003d98:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003d9a:	f002 fe83 	bl	8006aa4 <USB_DevInit>
 8003d9e:	4603      	mov	r3, r0
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d005      	beq.n	8003db0 <HAL_PCD_Init+0x1ee>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	2202      	movs	r2, #2
 8003da8:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003dac:	2301      	movs	r3, #1
 8003dae:	e013      	b.n	8003dd8 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	2200      	movs	r2, #0
 8003db4:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	2201      	movs	r2, #1
 8003dba:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	7b1b      	ldrb	r3, [r3, #12]
 8003dc2:	2b01      	cmp	r3, #1
 8003dc4:	d102      	bne.n	8003dcc <HAL_PCD_Init+0x20a>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8003dc6:	6878      	ldr	r0, [r7, #4]
 8003dc8:	f000 f80a 	bl	8003de0 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	4618      	mov	r0, r3
 8003dd2:	f003 f828 	bl	8006e26 <USB_DevDisconnect>

  return HAL_OK;
 8003dd6:	2300      	movs	r3, #0
}
 8003dd8:	4618      	mov	r0, r3
 8003dda:	3710      	adds	r7, #16
 8003ddc:	46bd      	mov	sp, r7
 8003dde:	bd80      	pop	{r7, pc}

08003de0 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8003de0:	b480      	push	{r7}
 8003de2:	b085      	sub	sp, #20
 8003de4:	af00      	add	r7, sp, #0
 8003de6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	2201      	movs	r2, #1
 8003df2:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	2200      	movs	r2, #0
 8003dfa:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	699b      	ldr	r3, [r3, #24]
 8003e02:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e0e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003e12:	f043 0303 	orr.w	r3, r3, #3
 8003e16:	68fa      	ldr	r2, [r7, #12]
 8003e18:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 8003e1a:	2300      	movs	r3, #0
}
 8003e1c:	4618      	mov	r0, r3
 8003e1e:	3714      	adds	r7, #20
 8003e20:	46bd      	mov	sp, r7
 8003e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e26:	4770      	bx	lr

08003e28 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8003e28:	b480      	push	{r7}
 8003e2a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003e2c:	4b05      	ldr	r3, [pc, #20]	@ (8003e44 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	4a04      	ldr	r2, [pc, #16]	@ (8003e44 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003e32:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003e36:	6013      	str	r3, [r2, #0]
}
 8003e38:	bf00      	nop
 8003e3a:	46bd      	mov	sp, r7
 8003e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e40:	4770      	bx	lr
 8003e42:	bf00      	nop
 8003e44:	40007000 	.word	0x40007000

08003e48 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003e48:	b480      	push	{r7}
 8003e4a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003e4c:	4b04      	ldr	r3, [pc, #16]	@ (8003e60 <HAL_PWREx_GetVoltageRange+0x18>)
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8003e54:	4618      	mov	r0, r3
 8003e56:	46bd      	mov	sp, r7
 8003e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e5c:	4770      	bx	lr
 8003e5e:	bf00      	nop
 8003e60:	40007000 	.word	0x40007000

08003e64 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003e64:	b480      	push	{r7}
 8003e66:	b085      	sub	sp, #20
 8003e68:	af00      	add	r7, sp, #0
 8003e6a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003e72:	d130      	bne.n	8003ed6 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8003e74:	4b23      	ldr	r3, [pc, #140]	@ (8003f04 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003e7c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003e80:	d038      	beq.n	8003ef4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003e82:	4b20      	ldr	r3, [pc, #128]	@ (8003f04 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003e8a:	4a1e      	ldr	r2, [pc, #120]	@ (8003f04 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003e8c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003e90:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003e92:	4b1d      	ldr	r3, [pc, #116]	@ (8003f08 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	2232      	movs	r2, #50	@ 0x32
 8003e98:	fb02 f303 	mul.w	r3, r2, r3
 8003e9c:	4a1b      	ldr	r2, [pc, #108]	@ (8003f0c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8003e9e:	fba2 2303 	umull	r2, r3, r2, r3
 8003ea2:	0c9b      	lsrs	r3, r3, #18
 8003ea4:	3301      	adds	r3, #1
 8003ea6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003ea8:	e002      	b.n	8003eb0 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	3b01      	subs	r3, #1
 8003eae:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003eb0:	4b14      	ldr	r3, [pc, #80]	@ (8003f04 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003eb2:	695b      	ldr	r3, [r3, #20]
 8003eb4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003eb8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003ebc:	d102      	bne.n	8003ec4 <HAL_PWREx_ControlVoltageScaling+0x60>
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d1f2      	bne.n	8003eaa <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003ec4:	4b0f      	ldr	r3, [pc, #60]	@ (8003f04 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003ec6:	695b      	ldr	r3, [r3, #20]
 8003ec8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003ecc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003ed0:	d110      	bne.n	8003ef4 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8003ed2:	2303      	movs	r3, #3
 8003ed4:	e00f      	b.n	8003ef6 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8003ed6:	4b0b      	ldr	r3, [pc, #44]	@ (8003f04 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003ede:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003ee2:	d007      	beq.n	8003ef4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003ee4:	4b07      	ldr	r3, [pc, #28]	@ (8003f04 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003eec:	4a05      	ldr	r2, [pc, #20]	@ (8003f04 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003eee:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003ef2:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003ef4:	2300      	movs	r3, #0
}
 8003ef6:	4618      	mov	r0, r3
 8003ef8:	3714      	adds	r7, #20
 8003efa:	46bd      	mov	sp, r7
 8003efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f00:	4770      	bx	lr
 8003f02:	bf00      	nop
 8003f04:	40007000 	.word	0x40007000
 8003f08:	20000000 	.word	0x20000000
 8003f0c:	431bde83 	.word	0x431bde83

08003f10 <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 8003f10:	b480      	push	{r7}
 8003f12:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 8003f14:	4b05      	ldr	r3, [pc, #20]	@ (8003f2c <HAL_PWREx_EnableVddUSB+0x1c>)
 8003f16:	685b      	ldr	r3, [r3, #4]
 8003f18:	4a04      	ldr	r2, [pc, #16]	@ (8003f2c <HAL_PWREx_EnableVddUSB+0x1c>)
 8003f1a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003f1e:	6053      	str	r3, [r2, #4]
}
 8003f20:	bf00      	nop
 8003f22:	46bd      	mov	sp, r7
 8003f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f28:	4770      	bx	lr
 8003f2a:	bf00      	nop
 8003f2c:	40007000 	.word	0x40007000

08003f30 <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 8003f30:	b580      	push	{r7, lr}
 8003f32:	b086      	sub	sp, #24
 8003f34:	af02      	add	r7, sp, #8
 8003f36:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8003f38:	f7fd fcae 	bl	8001898 <HAL_GetTick>
 8003f3c:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d101      	bne.n	8003f48 <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 8003f44:	2301      	movs	r3, #1
 8003f46:	e063      	b.n	8004010 <HAL_QSPI_Init+0xe0>
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }
#endif

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8003f4e:	b2db      	uxtb	r3, r3
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d10b      	bne.n	8003f6c <HAL_QSPI_Init+0x3c>
  {
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	2200      	movs	r2, #0
 8003f58:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 8003f5c:	6878      	ldr	r0, [r7, #4]
 8003f5e:	f7fd f941 	bl	80011e4 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 8003f62:	f241 3188 	movw	r1, #5000	@ 0x1388
 8003f66:	6878      	ldr	r0, [r7, #4]
 8003f68:	f000 f858 	bl	800401c <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	f423 6170 	bic.w	r1, r3, #3840	@ 0xf00
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	689b      	ldr	r3, [r3, #8]
 8003f7a:	3b01      	subs	r3, #1
 8003f7c:	021a      	lsls	r2, r3, #8
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	430a      	orrs	r2, r1
 8003f84:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f8a:	9300      	str	r3, [sp, #0]
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	2200      	movs	r2, #0
 8003f90:	2120      	movs	r1, #32
 8003f92:	6878      	ldr	r0, [r7, #4]
 8003f94:	f000 f850 	bl	8004038 <QSPI_WaitFlagStateUntilTimeout>
 8003f98:	4603      	mov	r3, r0
 8003f9a:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 8003f9c:	7afb      	ldrb	r3, [r7, #11]
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d131      	bne.n	8004006 <HAL_QSPI_Init+0xd6>
#if defined(QUADSPI_CR_DFM)
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));
#else
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT),
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8003fac:	f023 0310 	bic.w	r3, r3, #16
 8003fb0:	687a      	ldr	r2, [r7, #4]
 8003fb2:	6852      	ldr	r2, [r2, #4]
 8003fb4:	0611      	lsls	r1, r2, #24
 8003fb6:	687a      	ldr	r2, [r7, #4]
 8003fb8:	68d2      	ldr	r2, [r2, #12]
 8003fba:	4311      	orrs	r1, r2
 8003fbc:	687a      	ldr	r2, [r7, #4]
 8003fbe:	6812      	ldr	r2, [r2, #0]
 8003fc0:	430b      	orrs	r3, r1
 8003fc2:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting));
#endif

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	685a      	ldr	r2, [r3, #4]
 8003fca:	4b13      	ldr	r3, [pc, #76]	@ (8004018 <HAL_QSPI_Init+0xe8>)
 8003fcc:	4013      	ands	r3, r2
 8003fce:	687a      	ldr	r2, [r7, #4]
 8003fd0:	6912      	ldr	r2, [r2, #16]
 8003fd2:	0411      	lsls	r1, r2, #16
 8003fd4:	687a      	ldr	r2, [r7, #4]
 8003fd6:	6952      	ldr	r2, [r2, #20]
 8003fd8:	4311      	orrs	r1, r2
 8003fda:	687a      	ldr	r2, [r7, #4]
 8003fdc:	6992      	ldr	r2, [r2, #24]
 8003fde:	4311      	orrs	r1, r2
 8003fe0:	687a      	ldr	r2, [r7, #4]
 8003fe2:	6812      	ldr	r2, [r2, #0]
 8003fe4:	430b      	orrs	r3, r1
 8003fe6:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	681a      	ldr	r2, [r3, #0]
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	f042 0201 	orr.w	r2, r2, #1
 8003ff6:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	2200      	movs	r2, #0
 8003ffc:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	2201      	movs	r2, #1
 8004002:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
  }

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	2200      	movs	r2, #0
 800400a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  /* Return function status */
  return status;
 800400e:	7afb      	ldrb	r3, [r7, #11]
}
 8004010:	4618      	mov	r0, r3
 8004012:	3710      	adds	r7, #16
 8004014:	46bd      	mov	sp, r7
 8004016:	bd80      	pop	{r7, pc}
 8004018:	ffe0f8fe 	.word	0xffe0f8fe

0800401c <HAL_QSPI_SetTimeout>:
  * @param  hqspi QSPI handle.
  * @param  Timeout Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 800401c:	b480      	push	{r7}
 800401e:	b083      	sub	sp, #12
 8004020:	af00      	add	r7, sp, #0
 8004022:	6078      	str	r0, [r7, #4]
 8004024:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	683a      	ldr	r2, [r7, #0]
 800402a:	641a      	str	r2, [r3, #64]	@ 0x40
}
 800402c:	bf00      	nop
 800402e:	370c      	adds	r7, #12
 8004030:	46bd      	mov	sp, r7
 8004032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004036:	4770      	bx	lr

08004038 <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 8004038:	b580      	push	{r7, lr}
 800403a:	b084      	sub	sp, #16
 800403c:	af00      	add	r7, sp, #0
 800403e:	60f8      	str	r0, [r7, #12]
 8004040:	60b9      	str	r1, [r7, #8]
 8004042:	603b      	str	r3, [r7, #0]
 8004044:	4613      	mov	r3, r2
 8004046:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8004048:	e01a      	b.n	8004080 <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800404a:	69bb      	ldr	r3, [r7, #24]
 800404c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004050:	d016      	beq.n	8004080 <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004052:	f7fd fc21 	bl	8001898 <HAL_GetTick>
 8004056:	4602      	mov	r2, r0
 8004058:	683b      	ldr	r3, [r7, #0]
 800405a:	1ad3      	subs	r3, r2, r3
 800405c:	69ba      	ldr	r2, [r7, #24]
 800405e:	429a      	cmp	r2, r3
 8004060:	d302      	bcc.n	8004068 <QSPI_WaitFlagStateUntilTimeout+0x30>
 8004062:	69bb      	ldr	r3, [r7, #24]
 8004064:	2b00      	cmp	r3, #0
 8004066:	d10b      	bne.n	8004080 <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	2204      	movs	r2, #4
 800406c:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004074:	f043 0201 	orr.w	r2, r3, #1
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	63da      	str	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800407c:	2301      	movs	r3, #1
 800407e:	e00e      	b.n	800409e <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	689a      	ldr	r2, [r3, #8]
 8004086:	68bb      	ldr	r3, [r7, #8]
 8004088:	4013      	ands	r3, r2
 800408a:	2b00      	cmp	r3, #0
 800408c:	bf14      	ite	ne
 800408e:	2301      	movne	r3, #1
 8004090:	2300      	moveq	r3, #0
 8004092:	b2db      	uxtb	r3, r3
 8004094:	461a      	mov	r2, r3
 8004096:	79fb      	ldrb	r3, [r7, #7]
 8004098:	429a      	cmp	r2, r3
 800409a:	d1d6      	bne.n	800404a <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800409c:	2300      	movs	r3, #0
}
 800409e:	4618      	mov	r0, r3
 80040a0:	3710      	adds	r7, #16
 80040a2:	46bd      	mov	sp, r7
 80040a4:	bd80      	pop	{r7, pc}
	...

080040a8 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80040a8:	b580      	push	{r7, lr}
 80040aa:	b088      	sub	sp, #32
 80040ac:	af00      	add	r7, sp, #0
 80040ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d101      	bne.n	80040ba <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80040b6:	2301      	movs	r3, #1
 80040b8:	e3ca      	b.n	8004850 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80040ba:	4b97      	ldr	r3, [pc, #604]	@ (8004318 <HAL_RCC_OscConfig+0x270>)
 80040bc:	689b      	ldr	r3, [r3, #8]
 80040be:	f003 030c 	and.w	r3, r3, #12
 80040c2:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80040c4:	4b94      	ldr	r3, [pc, #592]	@ (8004318 <HAL_RCC_OscConfig+0x270>)
 80040c6:	68db      	ldr	r3, [r3, #12]
 80040c8:	f003 0303 	and.w	r3, r3, #3
 80040cc:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	f003 0310 	and.w	r3, r3, #16
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	f000 80e4 	beq.w	80042a4 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80040dc:	69bb      	ldr	r3, [r7, #24]
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d007      	beq.n	80040f2 <HAL_RCC_OscConfig+0x4a>
 80040e2:	69bb      	ldr	r3, [r7, #24]
 80040e4:	2b0c      	cmp	r3, #12
 80040e6:	f040 808b 	bne.w	8004200 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80040ea:	697b      	ldr	r3, [r7, #20]
 80040ec:	2b01      	cmp	r3, #1
 80040ee:	f040 8087 	bne.w	8004200 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80040f2:	4b89      	ldr	r3, [pc, #548]	@ (8004318 <HAL_RCC_OscConfig+0x270>)
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	f003 0302 	and.w	r3, r3, #2
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d005      	beq.n	800410a <HAL_RCC_OscConfig+0x62>
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	699b      	ldr	r3, [r3, #24]
 8004102:	2b00      	cmp	r3, #0
 8004104:	d101      	bne.n	800410a <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8004106:	2301      	movs	r3, #1
 8004108:	e3a2      	b.n	8004850 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	6a1a      	ldr	r2, [r3, #32]
 800410e:	4b82      	ldr	r3, [pc, #520]	@ (8004318 <HAL_RCC_OscConfig+0x270>)
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	f003 0308 	and.w	r3, r3, #8
 8004116:	2b00      	cmp	r3, #0
 8004118:	d004      	beq.n	8004124 <HAL_RCC_OscConfig+0x7c>
 800411a:	4b7f      	ldr	r3, [pc, #508]	@ (8004318 <HAL_RCC_OscConfig+0x270>)
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004122:	e005      	b.n	8004130 <HAL_RCC_OscConfig+0x88>
 8004124:	4b7c      	ldr	r3, [pc, #496]	@ (8004318 <HAL_RCC_OscConfig+0x270>)
 8004126:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800412a:	091b      	lsrs	r3, r3, #4
 800412c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004130:	4293      	cmp	r3, r2
 8004132:	d223      	bcs.n	800417c <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	6a1b      	ldr	r3, [r3, #32]
 8004138:	4618      	mov	r0, r3
 800413a:	f000 fd55 	bl	8004be8 <RCC_SetFlashLatencyFromMSIRange>
 800413e:	4603      	mov	r3, r0
 8004140:	2b00      	cmp	r3, #0
 8004142:	d001      	beq.n	8004148 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8004144:	2301      	movs	r3, #1
 8004146:	e383      	b.n	8004850 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004148:	4b73      	ldr	r3, [pc, #460]	@ (8004318 <HAL_RCC_OscConfig+0x270>)
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	4a72      	ldr	r2, [pc, #456]	@ (8004318 <HAL_RCC_OscConfig+0x270>)
 800414e:	f043 0308 	orr.w	r3, r3, #8
 8004152:	6013      	str	r3, [r2, #0]
 8004154:	4b70      	ldr	r3, [pc, #448]	@ (8004318 <HAL_RCC_OscConfig+0x270>)
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	6a1b      	ldr	r3, [r3, #32]
 8004160:	496d      	ldr	r1, [pc, #436]	@ (8004318 <HAL_RCC_OscConfig+0x270>)
 8004162:	4313      	orrs	r3, r2
 8004164:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004166:	4b6c      	ldr	r3, [pc, #432]	@ (8004318 <HAL_RCC_OscConfig+0x270>)
 8004168:	685b      	ldr	r3, [r3, #4]
 800416a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	69db      	ldr	r3, [r3, #28]
 8004172:	021b      	lsls	r3, r3, #8
 8004174:	4968      	ldr	r1, [pc, #416]	@ (8004318 <HAL_RCC_OscConfig+0x270>)
 8004176:	4313      	orrs	r3, r2
 8004178:	604b      	str	r3, [r1, #4]
 800417a:	e025      	b.n	80041c8 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800417c:	4b66      	ldr	r3, [pc, #408]	@ (8004318 <HAL_RCC_OscConfig+0x270>)
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	4a65      	ldr	r2, [pc, #404]	@ (8004318 <HAL_RCC_OscConfig+0x270>)
 8004182:	f043 0308 	orr.w	r3, r3, #8
 8004186:	6013      	str	r3, [r2, #0]
 8004188:	4b63      	ldr	r3, [pc, #396]	@ (8004318 <HAL_RCC_OscConfig+0x270>)
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	6a1b      	ldr	r3, [r3, #32]
 8004194:	4960      	ldr	r1, [pc, #384]	@ (8004318 <HAL_RCC_OscConfig+0x270>)
 8004196:	4313      	orrs	r3, r2
 8004198:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800419a:	4b5f      	ldr	r3, [pc, #380]	@ (8004318 <HAL_RCC_OscConfig+0x270>)
 800419c:	685b      	ldr	r3, [r3, #4]
 800419e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	69db      	ldr	r3, [r3, #28]
 80041a6:	021b      	lsls	r3, r3, #8
 80041a8:	495b      	ldr	r1, [pc, #364]	@ (8004318 <HAL_RCC_OscConfig+0x270>)
 80041aa:	4313      	orrs	r3, r2
 80041ac:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80041ae:	69bb      	ldr	r3, [r7, #24]
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d109      	bne.n	80041c8 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	6a1b      	ldr	r3, [r3, #32]
 80041b8:	4618      	mov	r0, r3
 80041ba:	f000 fd15 	bl	8004be8 <RCC_SetFlashLatencyFromMSIRange>
 80041be:	4603      	mov	r3, r0
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d001      	beq.n	80041c8 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 80041c4:	2301      	movs	r3, #1
 80041c6:	e343      	b.n	8004850 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80041c8:	f000 fc4a 	bl	8004a60 <HAL_RCC_GetSysClockFreq>
 80041cc:	4602      	mov	r2, r0
 80041ce:	4b52      	ldr	r3, [pc, #328]	@ (8004318 <HAL_RCC_OscConfig+0x270>)
 80041d0:	689b      	ldr	r3, [r3, #8]
 80041d2:	091b      	lsrs	r3, r3, #4
 80041d4:	f003 030f 	and.w	r3, r3, #15
 80041d8:	4950      	ldr	r1, [pc, #320]	@ (800431c <HAL_RCC_OscConfig+0x274>)
 80041da:	5ccb      	ldrb	r3, [r1, r3]
 80041dc:	f003 031f 	and.w	r3, r3, #31
 80041e0:	fa22 f303 	lsr.w	r3, r2, r3
 80041e4:	4a4e      	ldr	r2, [pc, #312]	@ (8004320 <HAL_RCC_OscConfig+0x278>)
 80041e6:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80041e8:	4b4e      	ldr	r3, [pc, #312]	@ (8004324 <HAL_RCC_OscConfig+0x27c>)
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	4618      	mov	r0, r3
 80041ee:	f7fd fb03 	bl	80017f8 <HAL_InitTick>
 80041f2:	4603      	mov	r3, r0
 80041f4:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80041f6:	7bfb      	ldrb	r3, [r7, #15]
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d052      	beq.n	80042a2 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 80041fc:	7bfb      	ldrb	r3, [r7, #15]
 80041fe:	e327      	b.n	8004850 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	699b      	ldr	r3, [r3, #24]
 8004204:	2b00      	cmp	r3, #0
 8004206:	d032      	beq.n	800426e <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004208:	4b43      	ldr	r3, [pc, #268]	@ (8004318 <HAL_RCC_OscConfig+0x270>)
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	4a42      	ldr	r2, [pc, #264]	@ (8004318 <HAL_RCC_OscConfig+0x270>)
 800420e:	f043 0301 	orr.w	r3, r3, #1
 8004212:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004214:	f7fd fb40 	bl	8001898 <HAL_GetTick>
 8004218:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800421a:	e008      	b.n	800422e <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800421c:	f7fd fb3c 	bl	8001898 <HAL_GetTick>
 8004220:	4602      	mov	r2, r0
 8004222:	693b      	ldr	r3, [r7, #16]
 8004224:	1ad3      	subs	r3, r2, r3
 8004226:	2b02      	cmp	r3, #2
 8004228:	d901      	bls.n	800422e <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 800422a:	2303      	movs	r3, #3
 800422c:	e310      	b.n	8004850 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800422e:	4b3a      	ldr	r3, [pc, #232]	@ (8004318 <HAL_RCC_OscConfig+0x270>)
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	f003 0302 	and.w	r3, r3, #2
 8004236:	2b00      	cmp	r3, #0
 8004238:	d0f0      	beq.n	800421c <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800423a:	4b37      	ldr	r3, [pc, #220]	@ (8004318 <HAL_RCC_OscConfig+0x270>)
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	4a36      	ldr	r2, [pc, #216]	@ (8004318 <HAL_RCC_OscConfig+0x270>)
 8004240:	f043 0308 	orr.w	r3, r3, #8
 8004244:	6013      	str	r3, [r2, #0]
 8004246:	4b34      	ldr	r3, [pc, #208]	@ (8004318 <HAL_RCC_OscConfig+0x270>)
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	6a1b      	ldr	r3, [r3, #32]
 8004252:	4931      	ldr	r1, [pc, #196]	@ (8004318 <HAL_RCC_OscConfig+0x270>)
 8004254:	4313      	orrs	r3, r2
 8004256:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004258:	4b2f      	ldr	r3, [pc, #188]	@ (8004318 <HAL_RCC_OscConfig+0x270>)
 800425a:	685b      	ldr	r3, [r3, #4]
 800425c:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	69db      	ldr	r3, [r3, #28]
 8004264:	021b      	lsls	r3, r3, #8
 8004266:	492c      	ldr	r1, [pc, #176]	@ (8004318 <HAL_RCC_OscConfig+0x270>)
 8004268:	4313      	orrs	r3, r2
 800426a:	604b      	str	r3, [r1, #4]
 800426c:	e01a      	b.n	80042a4 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800426e:	4b2a      	ldr	r3, [pc, #168]	@ (8004318 <HAL_RCC_OscConfig+0x270>)
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	4a29      	ldr	r2, [pc, #164]	@ (8004318 <HAL_RCC_OscConfig+0x270>)
 8004274:	f023 0301 	bic.w	r3, r3, #1
 8004278:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800427a:	f7fd fb0d 	bl	8001898 <HAL_GetTick>
 800427e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004280:	e008      	b.n	8004294 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004282:	f7fd fb09 	bl	8001898 <HAL_GetTick>
 8004286:	4602      	mov	r2, r0
 8004288:	693b      	ldr	r3, [r7, #16]
 800428a:	1ad3      	subs	r3, r2, r3
 800428c:	2b02      	cmp	r3, #2
 800428e:	d901      	bls.n	8004294 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8004290:	2303      	movs	r3, #3
 8004292:	e2dd      	b.n	8004850 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004294:	4b20      	ldr	r3, [pc, #128]	@ (8004318 <HAL_RCC_OscConfig+0x270>)
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	f003 0302 	and.w	r3, r3, #2
 800429c:	2b00      	cmp	r3, #0
 800429e:	d1f0      	bne.n	8004282 <HAL_RCC_OscConfig+0x1da>
 80042a0:	e000      	b.n	80042a4 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80042a2:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	f003 0301 	and.w	r3, r3, #1
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d074      	beq.n	800439a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80042b0:	69bb      	ldr	r3, [r7, #24]
 80042b2:	2b08      	cmp	r3, #8
 80042b4:	d005      	beq.n	80042c2 <HAL_RCC_OscConfig+0x21a>
 80042b6:	69bb      	ldr	r3, [r7, #24]
 80042b8:	2b0c      	cmp	r3, #12
 80042ba:	d10e      	bne.n	80042da <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80042bc:	697b      	ldr	r3, [r7, #20]
 80042be:	2b03      	cmp	r3, #3
 80042c0:	d10b      	bne.n	80042da <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80042c2:	4b15      	ldr	r3, [pc, #84]	@ (8004318 <HAL_RCC_OscConfig+0x270>)
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d064      	beq.n	8004398 <HAL_RCC_OscConfig+0x2f0>
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	685b      	ldr	r3, [r3, #4]
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d160      	bne.n	8004398 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80042d6:	2301      	movs	r3, #1
 80042d8:	e2ba      	b.n	8004850 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	685b      	ldr	r3, [r3, #4]
 80042de:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80042e2:	d106      	bne.n	80042f2 <HAL_RCC_OscConfig+0x24a>
 80042e4:	4b0c      	ldr	r3, [pc, #48]	@ (8004318 <HAL_RCC_OscConfig+0x270>)
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	4a0b      	ldr	r2, [pc, #44]	@ (8004318 <HAL_RCC_OscConfig+0x270>)
 80042ea:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80042ee:	6013      	str	r3, [r2, #0]
 80042f0:	e026      	b.n	8004340 <HAL_RCC_OscConfig+0x298>
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	685b      	ldr	r3, [r3, #4]
 80042f6:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80042fa:	d115      	bne.n	8004328 <HAL_RCC_OscConfig+0x280>
 80042fc:	4b06      	ldr	r3, [pc, #24]	@ (8004318 <HAL_RCC_OscConfig+0x270>)
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	4a05      	ldr	r2, [pc, #20]	@ (8004318 <HAL_RCC_OscConfig+0x270>)
 8004302:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004306:	6013      	str	r3, [r2, #0]
 8004308:	4b03      	ldr	r3, [pc, #12]	@ (8004318 <HAL_RCC_OscConfig+0x270>)
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	4a02      	ldr	r2, [pc, #8]	@ (8004318 <HAL_RCC_OscConfig+0x270>)
 800430e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004312:	6013      	str	r3, [r2, #0]
 8004314:	e014      	b.n	8004340 <HAL_RCC_OscConfig+0x298>
 8004316:	bf00      	nop
 8004318:	40021000 	.word	0x40021000
 800431c:	0800b358 	.word	0x0800b358
 8004320:	20000000 	.word	0x20000000
 8004324:	20000004 	.word	0x20000004
 8004328:	4ba0      	ldr	r3, [pc, #640]	@ (80045ac <HAL_RCC_OscConfig+0x504>)
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	4a9f      	ldr	r2, [pc, #636]	@ (80045ac <HAL_RCC_OscConfig+0x504>)
 800432e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004332:	6013      	str	r3, [r2, #0]
 8004334:	4b9d      	ldr	r3, [pc, #628]	@ (80045ac <HAL_RCC_OscConfig+0x504>)
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	4a9c      	ldr	r2, [pc, #624]	@ (80045ac <HAL_RCC_OscConfig+0x504>)
 800433a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800433e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	685b      	ldr	r3, [r3, #4]
 8004344:	2b00      	cmp	r3, #0
 8004346:	d013      	beq.n	8004370 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004348:	f7fd faa6 	bl	8001898 <HAL_GetTick>
 800434c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800434e:	e008      	b.n	8004362 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004350:	f7fd faa2 	bl	8001898 <HAL_GetTick>
 8004354:	4602      	mov	r2, r0
 8004356:	693b      	ldr	r3, [r7, #16]
 8004358:	1ad3      	subs	r3, r2, r3
 800435a:	2b64      	cmp	r3, #100	@ 0x64
 800435c:	d901      	bls.n	8004362 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800435e:	2303      	movs	r3, #3
 8004360:	e276      	b.n	8004850 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004362:	4b92      	ldr	r3, [pc, #584]	@ (80045ac <HAL_RCC_OscConfig+0x504>)
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800436a:	2b00      	cmp	r3, #0
 800436c:	d0f0      	beq.n	8004350 <HAL_RCC_OscConfig+0x2a8>
 800436e:	e014      	b.n	800439a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004370:	f7fd fa92 	bl	8001898 <HAL_GetTick>
 8004374:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004376:	e008      	b.n	800438a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004378:	f7fd fa8e 	bl	8001898 <HAL_GetTick>
 800437c:	4602      	mov	r2, r0
 800437e:	693b      	ldr	r3, [r7, #16]
 8004380:	1ad3      	subs	r3, r2, r3
 8004382:	2b64      	cmp	r3, #100	@ 0x64
 8004384:	d901      	bls.n	800438a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8004386:	2303      	movs	r3, #3
 8004388:	e262      	b.n	8004850 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800438a:	4b88      	ldr	r3, [pc, #544]	@ (80045ac <HAL_RCC_OscConfig+0x504>)
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004392:	2b00      	cmp	r3, #0
 8004394:	d1f0      	bne.n	8004378 <HAL_RCC_OscConfig+0x2d0>
 8004396:	e000      	b.n	800439a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004398:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	f003 0302 	and.w	r3, r3, #2
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d060      	beq.n	8004468 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80043a6:	69bb      	ldr	r3, [r7, #24]
 80043a8:	2b04      	cmp	r3, #4
 80043aa:	d005      	beq.n	80043b8 <HAL_RCC_OscConfig+0x310>
 80043ac:	69bb      	ldr	r3, [r7, #24]
 80043ae:	2b0c      	cmp	r3, #12
 80043b0:	d119      	bne.n	80043e6 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80043b2:	697b      	ldr	r3, [r7, #20]
 80043b4:	2b02      	cmp	r3, #2
 80043b6:	d116      	bne.n	80043e6 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80043b8:	4b7c      	ldr	r3, [pc, #496]	@ (80045ac <HAL_RCC_OscConfig+0x504>)
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d005      	beq.n	80043d0 <HAL_RCC_OscConfig+0x328>
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	68db      	ldr	r3, [r3, #12]
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d101      	bne.n	80043d0 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80043cc:	2301      	movs	r3, #1
 80043ce:	e23f      	b.n	8004850 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80043d0:	4b76      	ldr	r3, [pc, #472]	@ (80045ac <HAL_RCC_OscConfig+0x504>)
 80043d2:	685b      	ldr	r3, [r3, #4]
 80043d4:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	691b      	ldr	r3, [r3, #16]
 80043dc:	061b      	lsls	r3, r3, #24
 80043de:	4973      	ldr	r1, [pc, #460]	@ (80045ac <HAL_RCC_OscConfig+0x504>)
 80043e0:	4313      	orrs	r3, r2
 80043e2:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80043e4:	e040      	b.n	8004468 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	68db      	ldr	r3, [r3, #12]
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d023      	beq.n	8004436 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80043ee:	4b6f      	ldr	r3, [pc, #444]	@ (80045ac <HAL_RCC_OscConfig+0x504>)
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	4a6e      	ldr	r2, [pc, #440]	@ (80045ac <HAL_RCC_OscConfig+0x504>)
 80043f4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80043f8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043fa:	f7fd fa4d 	bl	8001898 <HAL_GetTick>
 80043fe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004400:	e008      	b.n	8004414 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004402:	f7fd fa49 	bl	8001898 <HAL_GetTick>
 8004406:	4602      	mov	r2, r0
 8004408:	693b      	ldr	r3, [r7, #16]
 800440a:	1ad3      	subs	r3, r2, r3
 800440c:	2b02      	cmp	r3, #2
 800440e:	d901      	bls.n	8004414 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8004410:	2303      	movs	r3, #3
 8004412:	e21d      	b.n	8004850 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004414:	4b65      	ldr	r3, [pc, #404]	@ (80045ac <HAL_RCC_OscConfig+0x504>)
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800441c:	2b00      	cmp	r3, #0
 800441e:	d0f0      	beq.n	8004402 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004420:	4b62      	ldr	r3, [pc, #392]	@ (80045ac <HAL_RCC_OscConfig+0x504>)
 8004422:	685b      	ldr	r3, [r3, #4]
 8004424:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	691b      	ldr	r3, [r3, #16]
 800442c:	061b      	lsls	r3, r3, #24
 800442e:	495f      	ldr	r1, [pc, #380]	@ (80045ac <HAL_RCC_OscConfig+0x504>)
 8004430:	4313      	orrs	r3, r2
 8004432:	604b      	str	r3, [r1, #4]
 8004434:	e018      	b.n	8004468 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004436:	4b5d      	ldr	r3, [pc, #372]	@ (80045ac <HAL_RCC_OscConfig+0x504>)
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	4a5c      	ldr	r2, [pc, #368]	@ (80045ac <HAL_RCC_OscConfig+0x504>)
 800443c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004440:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004442:	f7fd fa29 	bl	8001898 <HAL_GetTick>
 8004446:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004448:	e008      	b.n	800445c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800444a:	f7fd fa25 	bl	8001898 <HAL_GetTick>
 800444e:	4602      	mov	r2, r0
 8004450:	693b      	ldr	r3, [r7, #16]
 8004452:	1ad3      	subs	r3, r2, r3
 8004454:	2b02      	cmp	r3, #2
 8004456:	d901      	bls.n	800445c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8004458:	2303      	movs	r3, #3
 800445a:	e1f9      	b.n	8004850 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800445c:	4b53      	ldr	r3, [pc, #332]	@ (80045ac <HAL_RCC_OscConfig+0x504>)
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004464:	2b00      	cmp	r3, #0
 8004466:	d1f0      	bne.n	800444a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	f003 0308 	and.w	r3, r3, #8
 8004470:	2b00      	cmp	r3, #0
 8004472:	d03c      	beq.n	80044ee <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	695b      	ldr	r3, [r3, #20]
 8004478:	2b00      	cmp	r3, #0
 800447a:	d01c      	beq.n	80044b6 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800447c:	4b4b      	ldr	r3, [pc, #300]	@ (80045ac <HAL_RCC_OscConfig+0x504>)
 800447e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004482:	4a4a      	ldr	r2, [pc, #296]	@ (80045ac <HAL_RCC_OscConfig+0x504>)
 8004484:	f043 0301 	orr.w	r3, r3, #1
 8004488:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800448c:	f7fd fa04 	bl	8001898 <HAL_GetTick>
 8004490:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004492:	e008      	b.n	80044a6 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004494:	f7fd fa00 	bl	8001898 <HAL_GetTick>
 8004498:	4602      	mov	r2, r0
 800449a:	693b      	ldr	r3, [r7, #16]
 800449c:	1ad3      	subs	r3, r2, r3
 800449e:	2b02      	cmp	r3, #2
 80044a0:	d901      	bls.n	80044a6 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80044a2:	2303      	movs	r3, #3
 80044a4:	e1d4      	b.n	8004850 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80044a6:	4b41      	ldr	r3, [pc, #260]	@ (80045ac <HAL_RCC_OscConfig+0x504>)
 80044a8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80044ac:	f003 0302 	and.w	r3, r3, #2
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d0ef      	beq.n	8004494 <HAL_RCC_OscConfig+0x3ec>
 80044b4:	e01b      	b.n	80044ee <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80044b6:	4b3d      	ldr	r3, [pc, #244]	@ (80045ac <HAL_RCC_OscConfig+0x504>)
 80044b8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80044bc:	4a3b      	ldr	r2, [pc, #236]	@ (80045ac <HAL_RCC_OscConfig+0x504>)
 80044be:	f023 0301 	bic.w	r3, r3, #1
 80044c2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80044c6:	f7fd f9e7 	bl	8001898 <HAL_GetTick>
 80044ca:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80044cc:	e008      	b.n	80044e0 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80044ce:	f7fd f9e3 	bl	8001898 <HAL_GetTick>
 80044d2:	4602      	mov	r2, r0
 80044d4:	693b      	ldr	r3, [r7, #16]
 80044d6:	1ad3      	subs	r3, r2, r3
 80044d8:	2b02      	cmp	r3, #2
 80044da:	d901      	bls.n	80044e0 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80044dc:	2303      	movs	r3, #3
 80044de:	e1b7      	b.n	8004850 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80044e0:	4b32      	ldr	r3, [pc, #200]	@ (80045ac <HAL_RCC_OscConfig+0x504>)
 80044e2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80044e6:	f003 0302 	and.w	r3, r3, #2
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d1ef      	bne.n	80044ce <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	f003 0304 	and.w	r3, r3, #4
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	f000 80a6 	beq.w	8004648 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80044fc:	2300      	movs	r3, #0
 80044fe:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004500:	4b2a      	ldr	r3, [pc, #168]	@ (80045ac <HAL_RCC_OscConfig+0x504>)
 8004502:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004504:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004508:	2b00      	cmp	r3, #0
 800450a:	d10d      	bne.n	8004528 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800450c:	4b27      	ldr	r3, [pc, #156]	@ (80045ac <HAL_RCC_OscConfig+0x504>)
 800450e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004510:	4a26      	ldr	r2, [pc, #152]	@ (80045ac <HAL_RCC_OscConfig+0x504>)
 8004512:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004516:	6593      	str	r3, [r2, #88]	@ 0x58
 8004518:	4b24      	ldr	r3, [pc, #144]	@ (80045ac <HAL_RCC_OscConfig+0x504>)
 800451a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800451c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004520:	60bb      	str	r3, [r7, #8]
 8004522:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004524:	2301      	movs	r3, #1
 8004526:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004528:	4b21      	ldr	r3, [pc, #132]	@ (80045b0 <HAL_RCC_OscConfig+0x508>)
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004530:	2b00      	cmp	r3, #0
 8004532:	d118      	bne.n	8004566 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004534:	4b1e      	ldr	r3, [pc, #120]	@ (80045b0 <HAL_RCC_OscConfig+0x508>)
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	4a1d      	ldr	r2, [pc, #116]	@ (80045b0 <HAL_RCC_OscConfig+0x508>)
 800453a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800453e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004540:	f7fd f9aa 	bl	8001898 <HAL_GetTick>
 8004544:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004546:	e008      	b.n	800455a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004548:	f7fd f9a6 	bl	8001898 <HAL_GetTick>
 800454c:	4602      	mov	r2, r0
 800454e:	693b      	ldr	r3, [r7, #16]
 8004550:	1ad3      	subs	r3, r2, r3
 8004552:	2b02      	cmp	r3, #2
 8004554:	d901      	bls.n	800455a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8004556:	2303      	movs	r3, #3
 8004558:	e17a      	b.n	8004850 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800455a:	4b15      	ldr	r3, [pc, #84]	@ (80045b0 <HAL_RCC_OscConfig+0x508>)
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004562:	2b00      	cmp	r3, #0
 8004564:	d0f0      	beq.n	8004548 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	689b      	ldr	r3, [r3, #8]
 800456a:	2b01      	cmp	r3, #1
 800456c:	d108      	bne.n	8004580 <HAL_RCC_OscConfig+0x4d8>
 800456e:	4b0f      	ldr	r3, [pc, #60]	@ (80045ac <HAL_RCC_OscConfig+0x504>)
 8004570:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004574:	4a0d      	ldr	r2, [pc, #52]	@ (80045ac <HAL_RCC_OscConfig+0x504>)
 8004576:	f043 0301 	orr.w	r3, r3, #1
 800457a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800457e:	e029      	b.n	80045d4 <HAL_RCC_OscConfig+0x52c>
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	689b      	ldr	r3, [r3, #8]
 8004584:	2b05      	cmp	r3, #5
 8004586:	d115      	bne.n	80045b4 <HAL_RCC_OscConfig+0x50c>
 8004588:	4b08      	ldr	r3, [pc, #32]	@ (80045ac <HAL_RCC_OscConfig+0x504>)
 800458a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800458e:	4a07      	ldr	r2, [pc, #28]	@ (80045ac <HAL_RCC_OscConfig+0x504>)
 8004590:	f043 0304 	orr.w	r3, r3, #4
 8004594:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004598:	4b04      	ldr	r3, [pc, #16]	@ (80045ac <HAL_RCC_OscConfig+0x504>)
 800459a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800459e:	4a03      	ldr	r2, [pc, #12]	@ (80045ac <HAL_RCC_OscConfig+0x504>)
 80045a0:	f043 0301 	orr.w	r3, r3, #1
 80045a4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80045a8:	e014      	b.n	80045d4 <HAL_RCC_OscConfig+0x52c>
 80045aa:	bf00      	nop
 80045ac:	40021000 	.word	0x40021000
 80045b0:	40007000 	.word	0x40007000
 80045b4:	4b9c      	ldr	r3, [pc, #624]	@ (8004828 <HAL_RCC_OscConfig+0x780>)
 80045b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80045ba:	4a9b      	ldr	r2, [pc, #620]	@ (8004828 <HAL_RCC_OscConfig+0x780>)
 80045bc:	f023 0301 	bic.w	r3, r3, #1
 80045c0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80045c4:	4b98      	ldr	r3, [pc, #608]	@ (8004828 <HAL_RCC_OscConfig+0x780>)
 80045c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80045ca:	4a97      	ldr	r2, [pc, #604]	@ (8004828 <HAL_RCC_OscConfig+0x780>)
 80045cc:	f023 0304 	bic.w	r3, r3, #4
 80045d0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	689b      	ldr	r3, [r3, #8]
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d016      	beq.n	800460a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80045dc:	f7fd f95c 	bl	8001898 <HAL_GetTick>
 80045e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80045e2:	e00a      	b.n	80045fa <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80045e4:	f7fd f958 	bl	8001898 <HAL_GetTick>
 80045e8:	4602      	mov	r2, r0
 80045ea:	693b      	ldr	r3, [r7, #16]
 80045ec:	1ad3      	subs	r3, r2, r3
 80045ee:	f241 3288 	movw	r2, #5000	@ 0x1388
 80045f2:	4293      	cmp	r3, r2
 80045f4:	d901      	bls.n	80045fa <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80045f6:	2303      	movs	r3, #3
 80045f8:	e12a      	b.n	8004850 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80045fa:	4b8b      	ldr	r3, [pc, #556]	@ (8004828 <HAL_RCC_OscConfig+0x780>)
 80045fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004600:	f003 0302 	and.w	r3, r3, #2
 8004604:	2b00      	cmp	r3, #0
 8004606:	d0ed      	beq.n	80045e4 <HAL_RCC_OscConfig+0x53c>
 8004608:	e015      	b.n	8004636 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800460a:	f7fd f945 	bl	8001898 <HAL_GetTick>
 800460e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004610:	e00a      	b.n	8004628 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004612:	f7fd f941 	bl	8001898 <HAL_GetTick>
 8004616:	4602      	mov	r2, r0
 8004618:	693b      	ldr	r3, [r7, #16]
 800461a:	1ad3      	subs	r3, r2, r3
 800461c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004620:	4293      	cmp	r3, r2
 8004622:	d901      	bls.n	8004628 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8004624:	2303      	movs	r3, #3
 8004626:	e113      	b.n	8004850 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004628:	4b7f      	ldr	r3, [pc, #508]	@ (8004828 <HAL_RCC_OscConfig+0x780>)
 800462a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800462e:	f003 0302 	and.w	r3, r3, #2
 8004632:	2b00      	cmp	r3, #0
 8004634:	d1ed      	bne.n	8004612 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004636:	7ffb      	ldrb	r3, [r7, #31]
 8004638:	2b01      	cmp	r3, #1
 800463a:	d105      	bne.n	8004648 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800463c:	4b7a      	ldr	r3, [pc, #488]	@ (8004828 <HAL_RCC_OscConfig+0x780>)
 800463e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004640:	4a79      	ldr	r2, [pc, #484]	@ (8004828 <HAL_RCC_OscConfig+0x780>)
 8004642:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004646:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800464c:	2b00      	cmp	r3, #0
 800464e:	f000 80fe 	beq.w	800484e <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004656:	2b02      	cmp	r3, #2
 8004658:	f040 80d0 	bne.w	80047fc <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800465c:	4b72      	ldr	r3, [pc, #456]	@ (8004828 <HAL_RCC_OscConfig+0x780>)
 800465e:	68db      	ldr	r3, [r3, #12]
 8004660:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004662:	697b      	ldr	r3, [r7, #20]
 8004664:	f003 0203 	and.w	r2, r3, #3
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800466c:	429a      	cmp	r2, r3
 800466e:	d130      	bne.n	80046d2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004670:	697b      	ldr	r3, [r7, #20]
 8004672:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800467a:	3b01      	subs	r3, #1
 800467c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800467e:	429a      	cmp	r2, r3
 8004680:	d127      	bne.n	80046d2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004682:	697b      	ldr	r3, [r7, #20]
 8004684:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800468c:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800468e:	429a      	cmp	r2, r3
 8004690:	d11f      	bne.n	80046d2 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8004692:	697b      	ldr	r3, [r7, #20]
 8004694:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004698:	687a      	ldr	r2, [r7, #4]
 800469a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800469c:	2a07      	cmp	r2, #7
 800469e:	bf14      	ite	ne
 80046a0:	2201      	movne	r2, #1
 80046a2:	2200      	moveq	r2, #0
 80046a4:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80046a6:	4293      	cmp	r3, r2
 80046a8:	d113      	bne.n	80046d2 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80046aa:	697b      	ldr	r3, [r7, #20]
 80046ac:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80046b4:	085b      	lsrs	r3, r3, #1
 80046b6:	3b01      	subs	r3, #1
 80046b8:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80046ba:	429a      	cmp	r2, r3
 80046bc:	d109      	bne.n	80046d2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80046be:	697b      	ldr	r3, [r7, #20]
 80046c0:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046c8:	085b      	lsrs	r3, r3, #1
 80046ca:	3b01      	subs	r3, #1
 80046cc:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80046ce:	429a      	cmp	r2, r3
 80046d0:	d06e      	beq.n	80047b0 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80046d2:	69bb      	ldr	r3, [r7, #24]
 80046d4:	2b0c      	cmp	r3, #12
 80046d6:	d069      	beq.n	80047ac <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80046d8:	4b53      	ldr	r3, [pc, #332]	@ (8004828 <HAL_RCC_OscConfig+0x780>)
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d105      	bne.n	80046f0 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80046e4:	4b50      	ldr	r3, [pc, #320]	@ (8004828 <HAL_RCC_OscConfig+0x780>)
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d001      	beq.n	80046f4 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 80046f0:	2301      	movs	r3, #1
 80046f2:	e0ad      	b.n	8004850 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80046f4:	4b4c      	ldr	r3, [pc, #304]	@ (8004828 <HAL_RCC_OscConfig+0x780>)
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	4a4b      	ldr	r2, [pc, #300]	@ (8004828 <HAL_RCC_OscConfig+0x780>)
 80046fa:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80046fe:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004700:	f7fd f8ca 	bl	8001898 <HAL_GetTick>
 8004704:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004706:	e008      	b.n	800471a <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004708:	f7fd f8c6 	bl	8001898 <HAL_GetTick>
 800470c:	4602      	mov	r2, r0
 800470e:	693b      	ldr	r3, [r7, #16]
 8004710:	1ad3      	subs	r3, r2, r3
 8004712:	2b02      	cmp	r3, #2
 8004714:	d901      	bls.n	800471a <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8004716:	2303      	movs	r3, #3
 8004718:	e09a      	b.n	8004850 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800471a:	4b43      	ldr	r3, [pc, #268]	@ (8004828 <HAL_RCC_OscConfig+0x780>)
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004722:	2b00      	cmp	r3, #0
 8004724:	d1f0      	bne.n	8004708 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004726:	4b40      	ldr	r3, [pc, #256]	@ (8004828 <HAL_RCC_OscConfig+0x780>)
 8004728:	68da      	ldr	r2, [r3, #12]
 800472a:	4b40      	ldr	r3, [pc, #256]	@ (800482c <HAL_RCC_OscConfig+0x784>)
 800472c:	4013      	ands	r3, r2
 800472e:	687a      	ldr	r2, [r7, #4]
 8004730:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8004732:	687a      	ldr	r2, [r7, #4]
 8004734:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8004736:	3a01      	subs	r2, #1
 8004738:	0112      	lsls	r2, r2, #4
 800473a:	4311      	orrs	r1, r2
 800473c:	687a      	ldr	r2, [r7, #4]
 800473e:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004740:	0212      	lsls	r2, r2, #8
 8004742:	4311      	orrs	r1, r2
 8004744:	687a      	ldr	r2, [r7, #4]
 8004746:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004748:	0852      	lsrs	r2, r2, #1
 800474a:	3a01      	subs	r2, #1
 800474c:	0552      	lsls	r2, r2, #21
 800474e:	4311      	orrs	r1, r2
 8004750:	687a      	ldr	r2, [r7, #4]
 8004752:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8004754:	0852      	lsrs	r2, r2, #1
 8004756:	3a01      	subs	r2, #1
 8004758:	0652      	lsls	r2, r2, #25
 800475a:	4311      	orrs	r1, r2
 800475c:	687a      	ldr	r2, [r7, #4]
 800475e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004760:	0912      	lsrs	r2, r2, #4
 8004762:	0452      	lsls	r2, r2, #17
 8004764:	430a      	orrs	r2, r1
 8004766:	4930      	ldr	r1, [pc, #192]	@ (8004828 <HAL_RCC_OscConfig+0x780>)
 8004768:	4313      	orrs	r3, r2
 800476a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800476c:	4b2e      	ldr	r3, [pc, #184]	@ (8004828 <HAL_RCC_OscConfig+0x780>)
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	4a2d      	ldr	r2, [pc, #180]	@ (8004828 <HAL_RCC_OscConfig+0x780>)
 8004772:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004776:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004778:	4b2b      	ldr	r3, [pc, #172]	@ (8004828 <HAL_RCC_OscConfig+0x780>)
 800477a:	68db      	ldr	r3, [r3, #12]
 800477c:	4a2a      	ldr	r2, [pc, #168]	@ (8004828 <HAL_RCC_OscConfig+0x780>)
 800477e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004782:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004784:	f7fd f888 	bl	8001898 <HAL_GetTick>
 8004788:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800478a:	e008      	b.n	800479e <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800478c:	f7fd f884 	bl	8001898 <HAL_GetTick>
 8004790:	4602      	mov	r2, r0
 8004792:	693b      	ldr	r3, [r7, #16]
 8004794:	1ad3      	subs	r3, r2, r3
 8004796:	2b02      	cmp	r3, #2
 8004798:	d901      	bls.n	800479e <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 800479a:	2303      	movs	r3, #3
 800479c:	e058      	b.n	8004850 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800479e:	4b22      	ldr	r3, [pc, #136]	@ (8004828 <HAL_RCC_OscConfig+0x780>)
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d0f0      	beq.n	800478c <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80047aa:	e050      	b.n	800484e <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80047ac:	2301      	movs	r3, #1
 80047ae:	e04f      	b.n	8004850 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80047b0:	4b1d      	ldr	r3, [pc, #116]	@ (8004828 <HAL_RCC_OscConfig+0x780>)
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d148      	bne.n	800484e <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80047bc:	4b1a      	ldr	r3, [pc, #104]	@ (8004828 <HAL_RCC_OscConfig+0x780>)
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	4a19      	ldr	r2, [pc, #100]	@ (8004828 <HAL_RCC_OscConfig+0x780>)
 80047c2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80047c6:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80047c8:	4b17      	ldr	r3, [pc, #92]	@ (8004828 <HAL_RCC_OscConfig+0x780>)
 80047ca:	68db      	ldr	r3, [r3, #12]
 80047cc:	4a16      	ldr	r2, [pc, #88]	@ (8004828 <HAL_RCC_OscConfig+0x780>)
 80047ce:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80047d2:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80047d4:	f7fd f860 	bl	8001898 <HAL_GetTick>
 80047d8:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80047da:	e008      	b.n	80047ee <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80047dc:	f7fd f85c 	bl	8001898 <HAL_GetTick>
 80047e0:	4602      	mov	r2, r0
 80047e2:	693b      	ldr	r3, [r7, #16]
 80047e4:	1ad3      	subs	r3, r2, r3
 80047e6:	2b02      	cmp	r3, #2
 80047e8:	d901      	bls.n	80047ee <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 80047ea:	2303      	movs	r3, #3
 80047ec:	e030      	b.n	8004850 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80047ee:	4b0e      	ldr	r3, [pc, #56]	@ (8004828 <HAL_RCC_OscConfig+0x780>)
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d0f0      	beq.n	80047dc <HAL_RCC_OscConfig+0x734>
 80047fa:	e028      	b.n	800484e <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80047fc:	69bb      	ldr	r3, [r7, #24]
 80047fe:	2b0c      	cmp	r3, #12
 8004800:	d023      	beq.n	800484a <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004802:	4b09      	ldr	r3, [pc, #36]	@ (8004828 <HAL_RCC_OscConfig+0x780>)
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	4a08      	ldr	r2, [pc, #32]	@ (8004828 <HAL_RCC_OscConfig+0x780>)
 8004808:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800480c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800480e:	f7fd f843 	bl	8001898 <HAL_GetTick>
 8004812:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004814:	e00c      	b.n	8004830 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004816:	f7fd f83f 	bl	8001898 <HAL_GetTick>
 800481a:	4602      	mov	r2, r0
 800481c:	693b      	ldr	r3, [r7, #16]
 800481e:	1ad3      	subs	r3, r2, r3
 8004820:	2b02      	cmp	r3, #2
 8004822:	d905      	bls.n	8004830 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8004824:	2303      	movs	r3, #3
 8004826:	e013      	b.n	8004850 <HAL_RCC_OscConfig+0x7a8>
 8004828:	40021000 	.word	0x40021000
 800482c:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004830:	4b09      	ldr	r3, [pc, #36]	@ (8004858 <HAL_RCC_OscConfig+0x7b0>)
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004838:	2b00      	cmp	r3, #0
 800483a:	d1ec      	bne.n	8004816 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800483c:	4b06      	ldr	r3, [pc, #24]	@ (8004858 <HAL_RCC_OscConfig+0x7b0>)
 800483e:	68da      	ldr	r2, [r3, #12]
 8004840:	4905      	ldr	r1, [pc, #20]	@ (8004858 <HAL_RCC_OscConfig+0x7b0>)
 8004842:	4b06      	ldr	r3, [pc, #24]	@ (800485c <HAL_RCC_OscConfig+0x7b4>)
 8004844:	4013      	ands	r3, r2
 8004846:	60cb      	str	r3, [r1, #12]
 8004848:	e001      	b.n	800484e <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800484a:	2301      	movs	r3, #1
 800484c:	e000      	b.n	8004850 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 800484e:	2300      	movs	r3, #0
}
 8004850:	4618      	mov	r0, r3
 8004852:	3720      	adds	r7, #32
 8004854:	46bd      	mov	sp, r7
 8004856:	bd80      	pop	{r7, pc}
 8004858:	40021000 	.word	0x40021000
 800485c:	feeefffc 	.word	0xfeeefffc

08004860 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004860:	b580      	push	{r7, lr}
 8004862:	b084      	sub	sp, #16
 8004864:	af00      	add	r7, sp, #0
 8004866:	6078      	str	r0, [r7, #4]
 8004868:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	2b00      	cmp	r3, #0
 800486e:	d101      	bne.n	8004874 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004870:	2301      	movs	r3, #1
 8004872:	e0e7      	b.n	8004a44 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004874:	4b75      	ldr	r3, [pc, #468]	@ (8004a4c <HAL_RCC_ClockConfig+0x1ec>)
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	f003 0307 	and.w	r3, r3, #7
 800487c:	683a      	ldr	r2, [r7, #0]
 800487e:	429a      	cmp	r2, r3
 8004880:	d910      	bls.n	80048a4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004882:	4b72      	ldr	r3, [pc, #456]	@ (8004a4c <HAL_RCC_ClockConfig+0x1ec>)
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	f023 0207 	bic.w	r2, r3, #7
 800488a:	4970      	ldr	r1, [pc, #448]	@ (8004a4c <HAL_RCC_ClockConfig+0x1ec>)
 800488c:	683b      	ldr	r3, [r7, #0]
 800488e:	4313      	orrs	r3, r2
 8004890:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004892:	4b6e      	ldr	r3, [pc, #440]	@ (8004a4c <HAL_RCC_ClockConfig+0x1ec>)
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	f003 0307 	and.w	r3, r3, #7
 800489a:	683a      	ldr	r2, [r7, #0]
 800489c:	429a      	cmp	r2, r3
 800489e:	d001      	beq.n	80048a4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80048a0:	2301      	movs	r3, #1
 80048a2:	e0cf      	b.n	8004a44 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	f003 0302 	and.w	r3, r3, #2
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d010      	beq.n	80048d2 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	689a      	ldr	r2, [r3, #8]
 80048b4:	4b66      	ldr	r3, [pc, #408]	@ (8004a50 <HAL_RCC_ClockConfig+0x1f0>)
 80048b6:	689b      	ldr	r3, [r3, #8]
 80048b8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80048bc:	429a      	cmp	r2, r3
 80048be:	d908      	bls.n	80048d2 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80048c0:	4b63      	ldr	r3, [pc, #396]	@ (8004a50 <HAL_RCC_ClockConfig+0x1f0>)
 80048c2:	689b      	ldr	r3, [r3, #8]
 80048c4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	689b      	ldr	r3, [r3, #8]
 80048cc:	4960      	ldr	r1, [pc, #384]	@ (8004a50 <HAL_RCC_ClockConfig+0x1f0>)
 80048ce:	4313      	orrs	r3, r2
 80048d0:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	f003 0301 	and.w	r3, r3, #1
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d04c      	beq.n	8004978 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	685b      	ldr	r3, [r3, #4]
 80048e2:	2b03      	cmp	r3, #3
 80048e4:	d107      	bne.n	80048f6 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80048e6:	4b5a      	ldr	r3, [pc, #360]	@ (8004a50 <HAL_RCC_ClockConfig+0x1f0>)
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d121      	bne.n	8004936 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80048f2:	2301      	movs	r3, #1
 80048f4:	e0a6      	b.n	8004a44 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	685b      	ldr	r3, [r3, #4]
 80048fa:	2b02      	cmp	r3, #2
 80048fc:	d107      	bne.n	800490e <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80048fe:	4b54      	ldr	r3, [pc, #336]	@ (8004a50 <HAL_RCC_ClockConfig+0x1f0>)
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004906:	2b00      	cmp	r3, #0
 8004908:	d115      	bne.n	8004936 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800490a:	2301      	movs	r3, #1
 800490c:	e09a      	b.n	8004a44 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	685b      	ldr	r3, [r3, #4]
 8004912:	2b00      	cmp	r3, #0
 8004914:	d107      	bne.n	8004926 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004916:	4b4e      	ldr	r3, [pc, #312]	@ (8004a50 <HAL_RCC_ClockConfig+0x1f0>)
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	f003 0302 	and.w	r3, r3, #2
 800491e:	2b00      	cmp	r3, #0
 8004920:	d109      	bne.n	8004936 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004922:	2301      	movs	r3, #1
 8004924:	e08e      	b.n	8004a44 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004926:	4b4a      	ldr	r3, [pc, #296]	@ (8004a50 <HAL_RCC_ClockConfig+0x1f0>)
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800492e:	2b00      	cmp	r3, #0
 8004930:	d101      	bne.n	8004936 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004932:	2301      	movs	r3, #1
 8004934:	e086      	b.n	8004a44 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004936:	4b46      	ldr	r3, [pc, #280]	@ (8004a50 <HAL_RCC_ClockConfig+0x1f0>)
 8004938:	689b      	ldr	r3, [r3, #8]
 800493a:	f023 0203 	bic.w	r2, r3, #3
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	685b      	ldr	r3, [r3, #4]
 8004942:	4943      	ldr	r1, [pc, #268]	@ (8004a50 <HAL_RCC_ClockConfig+0x1f0>)
 8004944:	4313      	orrs	r3, r2
 8004946:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004948:	f7fc ffa6 	bl	8001898 <HAL_GetTick>
 800494c:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800494e:	e00a      	b.n	8004966 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004950:	f7fc ffa2 	bl	8001898 <HAL_GetTick>
 8004954:	4602      	mov	r2, r0
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	1ad3      	subs	r3, r2, r3
 800495a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800495e:	4293      	cmp	r3, r2
 8004960:	d901      	bls.n	8004966 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8004962:	2303      	movs	r3, #3
 8004964:	e06e      	b.n	8004a44 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004966:	4b3a      	ldr	r3, [pc, #232]	@ (8004a50 <HAL_RCC_ClockConfig+0x1f0>)
 8004968:	689b      	ldr	r3, [r3, #8]
 800496a:	f003 020c 	and.w	r2, r3, #12
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	685b      	ldr	r3, [r3, #4]
 8004972:	009b      	lsls	r3, r3, #2
 8004974:	429a      	cmp	r2, r3
 8004976:	d1eb      	bne.n	8004950 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	f003 0302 	and.w	r3, r3, #2
 8004980:	2b00      	cmp	r3, #0
 8004982:	d010      	beq.n	80049a6 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	689a      	ldr	r2, [r3, #8]
 8004988:	4b31      	ldr	r3, [pc, #196]	@ (8004a50 <HAL_RCC_ClockConfig+0x1f0>)
 800498a:	689b      	ldr	r3, [r3, #8]
 800498c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004990:	429a      	cmp	r2, r3
 8004992:	d208      	bcs.n	80049a6 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004994:	4b2e      	ldr	r3, [pc, #184]	@ (8004a50 <HAL_RCC_ClockConfig+0x1f0>)
 8004996:	689b      	ldr	r3, [r3, #8]
 8004998:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	689b      	ldr	r3, [r3, #8]
 80049a0:	492b      	ldr	r1, [pc, #172]	@ (8004a50 <HAL_RCC_ClockConfig+0x1f0>)
 80049a2:	4313      	orrs	r3, r2
 80049a4:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80049a6:	4b29      	ldr	r3, [pc, #164]	@ (8004a4c <HAL_RCC_ClockConfig+0x1ec>)
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	f003 0307 	and.w	r3, r3, #7
 80049ae:	683a      	ldr	r2, [r7, #0]
 80049b0:	429a      	cmp	r2, r3
 80049b2:	d210      	bcs.n	80049d6 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80049b4:	4b25      	ldr	r3, [pc, #148]	@ (8004a4c <HAL_RCC_ClockConfig+0x1ec>)
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	f023 0207 	bic.w	r2, r3, #7
 80049bc:	4923      	ldr	r1, [pc, #140]	@ (8004a4c <HAL_RCC_ClockConfig+0x1ec>)
 80049be:	683b      	ldr	r3, [r7, #0]
 80049c0:	4313      	orrs	r3, r2
 80049c2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80049c4:	4b21      	ldr	r3, [pc, #132]	@ (8004a4c <HAL_RCC_ClockConfig+0x1ec>)
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	f003 0307 	and.w	r3, r3, #7
 80049cc:	683a      	ldr	r2, [r7, #0]
 80049ce:	429a      	cmp	r2, r3
 80049d0:	d001      	beq.n	80049d6 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80049d2:	2301      	movs	r3, #1
 80049d4:	e036      	b.n	8004a44 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	f003 0304 	and.w	r3, r3, #4
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d008      	beq.n	80049f4 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80049e2:	4b1b      	ldr	r3, [pc, #108]	@ (8004a50 <HAL_RCC_ClockConfig+0x1f0>)
 80049e4:	689b      	ldr	r3, [r3, #8]
 80049e6:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	68db      	ldr	r3, [r3, #12]
 80049ee:	4918      	ldr	r1, [pc, #96]	@ (8004a50 <HAL_RCC_ClockConfig+0x1f0>)
 80049f0:	4313      	orrs	r3, r2
 80049f2:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	f003 0308 	and.w	r3, r3, #8
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d009      	beq.n	8004a14 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004a00:	4b13      	ldr	r3, [pc, #76]	@ (8004a50 <HAL_RCC_ClockConfig+0x1f0>)
 8004a02:	689b      	ldr	r3, [r3, #8]
 8004a04:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	691b      	ldr	r3, [r3, #16]
 8004a0c:	00db      	lsls	r3, r3, #3
 8004a0e:	4910      	ldr	r1, [pc, #64]	@ (8004a50 <HAL_RCC_ClockConfig+0x1f0>)
 8004a10:	4313      	orrs	r3, r2
 8004a12:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004a14:	f000 f824 	bl	8004a60 <HAL_RCC_GetSysClockFreq>
 8004a18:	4602      	mov	r2, r0
 8004a1a:	4b0d      	ldr	r3, [pc, #52]	@ (8004a50 <HAL_RCC_ClockConfig+0x1f0>)
 8004a1c:	689b      	ldr	r3, [r3, #8]
 8004a1e:	091b      	lsrs	r3, r3, #4
 8004a20:	f003 030f 	and.w	r3, r3, #15
 8004a24:	490b      	ldr	r1, [pc, #44]	@ (8004a54 <HAL_RCC_ClockConfig+0x1f4>)
 8004a26:	5ccb      	ldrb	r3, [r1, r3]
 8004a28:	f003 031f 	and.w	r3, r3, #31
 8004a2c:	fa22 f303 	lsr.w	r3, r2, r3
 8004a30:	4a09      	ldr	r2, [pc, #36]	@ (8004a58 <HAL_RCC_ClockConfig+0x1f8>)
 8004a32:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004a34:	4b09      	ldr	r3, [pc, #36]	@ (8004a5c <HAL_RCC_ClockConfig+0x1fc>)
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	4618      	mov	r0, r3
 8004a3a:	f7fc fedd 	bl	80017f8 <HAL_InitTick>
 8004a3e:	4603      	mov	r3, r0
 8004a40:	72fb      	strb	r3, [r7, #11]

  return status;
 8004a42:	7afb      	ldrb	r3, [r7, #11]
}
 8004a44:	4618      	mov	r0, r3
 8004a46:	3710      	adds	r7, #16
 8004a48:	46bd      	mov	sp, r7
 8004a4a:	bd80      	pop	{r7, pc}
 8004a4c:	40022000 	.word	0x40022000
 8004a50:	40021000 	.word	0x40021000
 8004a54:	0800b358 	.word	0x0800b358
 8004a58:	20000000 	.word	0x20000000
 8004a5c:	20000004 	.word	0x20000004

08004a60 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004a60:	b480      	push	{r7}
 8004a62:	b089      	sub	sp, #36	@ 0x24
 8004a64:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8004a66:	2300      	movs	r3, #0
 8004a68:	61fb      	str	r3, [r7, #28]
 8004a6a:	2300      	movs	r3, #0
 8004a6c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004a6e:	4b3e      	ldr	r3, [pc, #248]	@ (8004b68 <HAL_RCC_GetSysClockFreq+0x108>)
 8004a70:	689b      	ldr	r3, [r3, #8]
 8004a72:	f003 030c 	and.w	r3, r3, #12
 8004a76:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004a78:	4b3b      	ldr	r3, [pc, #236]	@ (8004b68 <HAL_RCC_GetSysClockFreq+0x108>)
 8004a7a:	68db      	ldr	r3, [r3, #12]
 8004a7c:	f003 0303 	and.w	r3, r3, #3
 8004a80:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004a82:	693b      	ldr	r3, [r7, #16]
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d005      	beq.n	8004a94 <HAL_RCC_GetSysClockFreq+0x34>
 8004a88:	693b      	ldr	r3, [r7, #16]
 8004a8a:	2b0c      	cmp	r3, #12
 8004a8c:	d121      	bne.n	8004ad2 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	2b01      	cmp	r3, #1
 8004a92:	d11e      	bne.n	8004ad2 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004a94:	4b34      	ldr	r3, [pc, #208]	@ (8004b68 <HAL_RCC_GetSysClockFreq+0x108>)
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	f003 0308 	and.w	r3, r3, #8
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d107      	bne.n	8004ab0 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004aa0:	4b31      	ldr	r3, [pc, #196]	@ (8004b68 <HAL_RCC_GetSysClockFreq+0x108>)
 8004aa2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004aa6:	0a1b      	lsrs	r3, r3, #8
 8004aa8:	f003 030f 	and.w	r3, r3, #15
 8004aac:	61fb      	str	r3, [r7, #28]
 8004aae:	e005      	b.n	8004abc <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004ab0:	4b2d      	ldr	r3, [pc, #180]	@ (8004b68 <HAL_RCC_GetSysClockFreq+0x108>)
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	091b      	lsrs	r3, r3, #4
 8004ab6:	f003 030f 	and.w	r3, r3, #15
 8004aba:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004abc:	4a2b      	ldr	r2, [pc, #172]	@ (8004b6c <HAL_RCC_GetSysClockFreq+0x10c>)
 8004abe:	69fb      	ldr	r3, [r7, #28]
 8004ac0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004ac4:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004ac6:	693b      	ldr	r3, [r7, #16]
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d10d      	bne.n	8004ae8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004acc:	69fb      	ldr	r3, [r7, #28]
 8004ace:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004ad0:	e00a      	b.n	8004ae8 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8004ad2:	693b      	ldr	r3, [r7, #16]
 8004ad4:	2b04      	cmp	r3, #4
 8004ad6:	d102      	bne.n	8004ade <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004ad8:	4b25      	ldr	r3, [pc, #148]	@ (8004b70 <HAL_RCC_GetSysClockFreq+0x110>)
 8004ada:	61bb      	str	r3, [r7, #24]
 8004adc:	e004      	b.n	8004ae8 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8004ade:	693b      	ldr	r3, [r7, #16]
 8004ae0:	2b08      	cmp	r3, #8
 8004ae2:	d101      	bne.n	8004ae8 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004ae4:	4b23      	ldr	r3, [pc, #140]	@ (8004b74 <HAL_RCC_GetSysClockFreq+0x114>)
 8004ae6:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004ae8:	693b      	ldr	r3, [r7, #16]
 8004aea:	2b0c      	cmp	r3, #12
 8004aec:	d134      	bne.n	8004b58 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004aee:	4b1e      	ldr	r3, [pc, #120]	@ (8004b68 <HAL_RCC_GetSysClockFreq+0x108>)
 8004af0:	68db      	ldr	r3, [r3, #12]
 8004af2:	f003 0303 	and.w	r3, r3, #3
 8004af6:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004af8:	68bb      	ldr	r3, [r7, #8]
 8004afa:	2b02      	cmp	r3, #2
 8004afc:	d003      	beq.n	8004b06 <HAL_RCC_GetSysClockFreq+0xa6>
 8004afe:	68bb      	ldr	r3, [r7, #8]
 8004b00:	2b03      	cmp	r3, #3
 8004b02:	d003      	beq.n	8004b0c <HAL_RCC_GetSysClockFreq+0xac>
 8004b04:	e005      	b.n	8004b12 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8004b06:	4b1a      	ldr	r3, [pc, #104]	@ (8004b70 <HAL_RCC_GetSysClockFreq+0x110>)
 8004b08:	617b      	str	r3, [r7, #20]
      break;
 8004b0a:	e005      	b.n	8004b18 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8004b0c:	4b19      	ldr	r3, [pc, #100]	@ (8004b74 <HAL_RCC_GetSysClockFreq+0x114>)
 8004b0e:	617b      	str	r3, [r7, #20]
      break;
 8004b10:	e002      	b.n	8004b18 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8004b12:	69fb      	ldr	r3, [r7, #28]
 8004b14:	617b      	str	r3, [r7, #20]
      break;
 8004b16:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004b18:	4b13      	ldr	r3, [pc, #76]	@ (8004b68 <HAL_RCC_GetSysClockFreq+0x108>)
 8004b1a:	68db      	ldr	r3, [r3, #12]
 8004b1c:	091b      	lsrs	r3, r3, #4
 8004b1e:	f003 0307 	and.w	r3, r3, #7
 8004b22:	3301      	adds	r3, #1
 8004b24:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004b26:	4b10      	ldr	r3, [pc, #64]	@ (8004b68 <HAL_RCC_GetSysClockFreq+0x108>)
 8004b28:	68db      	ldr	r3, [r3, #12]
 8004b2a:	0a1b      	lsrs	r3, r3, #8
 8004b2c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004b30:	697a      	ldr	r2, [r7, #20]
 8004b32:	fb03 f202 	mul.w	r2, r3, r2
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b3c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004b3e:	4b0a      	ldr	r3, [pc, #40]	@ (8004b68 <HAL_RCC_GetSysClockFreq+0x108>)
 8004b40:	68db      	ldr	r3, [r3, #12]
 8004b42:	0e5b      	lsrs	r3, r3, #25
 8004b44:	f003 0303 	and.w	r3, r3, #3
 8004b48:	3301      	adds	r3, #1
 8004b4a:	005b      	lsls	r3, r3, #1
 8004b4c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8004b4e:	697a      	ldr	r2, [r7, #20]
 8004b50:	683b      	ldr	r3, [r7, #0]
 8004b52:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b56:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004b58:	69bb      	ldr	r3, [r7, #24]
}
 8004b5a:	4618      	mov	r0, r3
 8004b5c:	3724      	adds	r7, #36	@ 0x24
 8004b5e:	46bd      	mov	sp, r7
 8004b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b64:	4770      	bx	lr
 8004b66:	bf00      	nop
 8004b68:	40021000 	.word	0x40021000
 8004b6c:	0800b370 	.word	0x0800b370
 8004b70:	00f42400 	.word	0x00f42400
 8004b74:	007a1200 	.word	0x007a1200

08004b78 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004b78:	b480      	push	{r7}
 8004b7a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004b7c:	4b03      	ldr	r3, [pc, #12]	@ (8004b8c <HAL_RCC_GetHCLKFreq+0x14>)
 8004b7e:	681b      	ldr	r3, [r3, #0]
}
 8004b80:	4618      	mov	r0, r3
 8004b82:	46bd      	mov	sp, r7
 8004b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b88:	4770      	bx	lr
 8004b8a:	bf00      	nop
 8004b8c:	20000000 	.word	0x20000000

08004b90 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004b90:	b580      	push	{r7, lr}
 8004b92:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004b94:	f7ff fff0 	bl	8004b78 <HAL_RCC_GetHCLKFreq>
 8004b98:	4602      	mov	r2, r0
 8004b9a:	4b06      	ldr	r3, [pc, #24]	@ (8004bb4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004b9c:	689b      	ldr	r3, [r3, #8]
 8004b9e:	0a1b      	lsrs	r3, r3, #8
 8004ba0:	f003 0307 	and.w	r3, r3, #7
 8004ba4:	4904      	ldr	r1, [pc, #16]	@ (8004bb8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004ba6:	5ccb      	ldrb	r3, [r1, r3]
 8004ba8:	f003 031f 	and.w	r3, r3, #31
 8004bac:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004bb0:	4618      	mov	r0, r3
 8004bb2:	bd80      	pop	{r7, pc}
 8004bb4:	40021000 	.word	0x40021000
 8004bb8:	0800b368 	.word	0x0800b368

08004bbc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004bbc:	b580      	push	{r7, lr}
 8004bbe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004bc0:	f7ff ffda 	bl	8004b78 <HAL_RCC_GetHCLKFreq>
 8004bc4:	4602      	mov	r2, r0
 8004bc6:	4b06      	ldr	r3, [pc, #24]	@ (8004be0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004bc8:	689b      	ldr	r3, [r3, #8]
 8004bca:	0adb      	lsrs	r3, r3, #11
 8004bcc:	f003 0307 	and.w	r3, r3, #7
 8004bd0:	4904      	ldr	r1, [pc, #16]	@ (8004be4 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004bd2:	5ccb      	ldrb	r3, [r1, r3]
 8004bd4:	f003 031f 	and.w	r3, r3, #31
 8004bd8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004bdc:	4618      	mov	r0, r3
 8004bde:	bd80      	pop	{r7, pc}
 8004be0:	40021000 	.word	0x40021000
 8004be4:	0800b368 	.word	0x0800b368

08004be8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004be8:	b580      	push	{r7, lr}
 8004bea:	b086      	sub	sp, #24
 8004bec:	af00      	add	r7, sp, #0
 8004bee:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004bf0:	2300      	movs	r3, #0
 8004bf2:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004bf4:	4b2a      	ldr	r3, [pc, #168]	@ (8004ca0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004bf6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004bf8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d003      	beq.n	8004c08 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004c00:	f7ff f922 	bl	8003e48 <HAL_PWREx_GetVoltageRange>
 8004c04:	6178      	str	r0, [r7, #20]
 8004c06:	e014      	b.n	8004c32 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004c08:	4b25      	ldr	r3, [pc, #148]	@ (8004ca0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004c0a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c0c:	4a24      	ldr	r2, [pc, #144]	@ (8004ca0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004c0e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004c12:	6593      	str	r3, [r2, #88]	@ 0x58
 8004c14:	4b22      	ldr	r3, [pc, #136]	@ (8004ca0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004c16:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c18:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004c1c:	60fb      	str	r3, [r7, #12]
 8004c1e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004c20:	f7ff f912 	bl	8003e48 <HAL_PWREx_GetVoltageRange>
 8004c24:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8004c26:	4b1e      	ldr	r3, [pc, #120]	@ (8004ca0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004c28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c2a:	4a1d      	ldr	r2, [pc, #116]	@ (8004ca0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004c2c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004c30:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004c32:	697b      	ldr	r3, [r7, #20]
 8004c34:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004c38:	d10b      	bne.n	8004c52 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	2b80      	cmp	r3, #128	@ 0x80
 8004c3e:	d919      	bls.n	8004c74 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	2ba0      	cmp	r3, #160	@ 0xa0
 8004c44:	d902      	bls.n	8004c4c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004c46:	2302      	movs	r3, #2
 8004c48:	613b      	str	r3, [r7, #16]
 8004c4a:	e013      	b.n	8004c74 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004c4c:	2301      	movs	r3, #1
 8004c4e:	613b      	str	r3, [r7, #16]
 8004c50:	e010      	b.n	8004c74 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	2b80      	cmp	r3, #128	@ 0x80
 8004c56:	d902      	bls.n	8004c5e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8004c58:	2303      	movs	r3, #3
 8004c5a:	613b      	str	r3, [r7, #16]
 8004c5c:	e00a      	b.n	8004c74 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	2b80      	cmp	r3, #128	@ 0x80
 8004c62:	d102      	bne.n	8004c6a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004c64:	2302      	movs	r3, #2
 8004c66:	613b      	str	r3, [r7, #16]
 8004c68:	e004      	b.n	8004c74 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	2b70      	cmp	r3, #112	@ 0x70
 8004c6e:	d101      	bne.n	8004c74 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004c70:	2301      	movs	r3, #1
 8004c72:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004c74:	4b0b      	ldr	r3, [pc, #44]	@ (8004ca4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	f023 0207 	bic.w	r2, r3, #7
 8004c7c:	4909      	ldr	r1, [pc, #36]	@ (8004ca4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004c7e:	693b      	ldr	r3, [r7, #16]
 8004c80:	4313      	orrs	r3, r2
 8004c82:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8004c84:	4b07      	ldr	r3, [pc, #28]	@ (8004ca4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	f003 0307 	and.w	r3, r3, #7
 8004c8c:	693a      	ldr	r2, [r7, #16]
 8004c8e:	429a      	cmp	r2, r3
 8004c90:	d001      	beq.n	8004c96 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8004c92:	2301      	movs	r3, #1
 8004c94:	e000      	b.n	8004c98 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8004c96:	2300      	movs	r3, #0
}
 8004c98:	4618      	mov	r0, r3
 8004c9a:	3718      	adds	r7, #24
 8004c9c:	46bd      	mov	sp, r7
 8004c9e:	bd80      	pop	{r7, pc}
 8004ca0:	40021000 	.word	0x40021000
 8004ca4:	40022000 	.word	0x40022000

08004ca8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004ca8:	b580      	push	{r7, lr}
 8004caa:	b086      	sub	sp, #24
 8004cac:	af00      	add	r7, sp, #0
 8004cae:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004cb0:	2300      	movs	r3, #0
 8004cb2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004cb4:	2300      	movs	r3, #0
 8004cb6:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d041      	beq.n	8004d48 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004cc8:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8004ccc:	d02a      	beq.n	8004d24 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8004cce:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8004cd2:	d824      	bhi.n	8004d1e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004cd4:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004cd8:	d008      	beq.n	8004cec <HAL_RCCEx_PeriphCLKConfig+0x44>
 8004cda:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004cde:	d81e      	bhi.n	8004d1e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	d00a      	beq.n	8004cfa <HAL_RCCEx_PeriphCLKConfig+0x52>
 8004ce4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004ce8:	d010      	beq.n	8004d0c <HAL_RCCEx_PeriphCLKConfig+0x64>
 8004cea:	e018      	b.n	8004d1e <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004cec:	4b86      	ldr	r3, [pc, #536]	@ (8004f08 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004cee:	68db      	ldr	r3, [r3, #12]
 8004cf0:	4a85      	ldr	r2, [pc, #532]	@ (8004f08 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004cf2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004cf6:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004cf8:	e015      	b.n	8004d26 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	3304      	adds	r3, #4
 8004cfe:	2100      	movs	r1, #0
 8004d00:	4618      	mov	r0, r3
 8004d02:	f000 facb 	bl	800529c <RCCEx_PLLSAI1_Config>
 8004d06:	4603      	mov	r3, r0
 8004d08:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004d0a:	e00c      	b.n	8004d26 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	3320      	adds	r3, #32
 8004d10:	2100      	movs	r1, #0
 8004d12:	4618      	mov	r0, r3
 8004d14:	f000 fbb6 	bl	8005484 <RCCEx_PLLSAI2_Config>
 8004d18:	4603      	mov	r3, r0
 8004d1a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004d1c:	e003      	b.n	8004d26 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004d1e:	2301      	movs	r3, #1
 8004d20:	74fb      	strb	r3, [r7, #19]
      break;
 8004d22:	e000      	b.n	8004d26 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8004d24:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004d26:	7cfb      	ldrb	r3, [r7, #19]
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d10b      	bne.n	8004d44 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004d2c:	4b76      	ldr	r3, [pc, #472]	@ (8004f08 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004d2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d32:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004d3a:	4973      	ldr	r1, [pc, #460]	@ (8004f08 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004d3c:	4313      	orrs	r3, r2
 8004d3e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8004d42:	e001      	b.n	8004d48 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d44:	7cfb      	ldrb	r3, [r7, #19]
 8004d46:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	d041      	beq.n	8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004d58:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004d5c:	d02a      	beq.n	8004db4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8004d5e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004d62:	d824      	bhi.n	8004dae <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004d64:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004d68:	d008      	beq.n	8004d7c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8004d6a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004d6e:	d81e      	bhi.n	8004dae <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d00a      	beq.n	8004d8a <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8004d74:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004d78:	d010      	beq.n	8004d9c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8004d7a:	e018      	b.n	8004dae <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004d7c:	4b62      	ldr	r3, [pc, #392]	@ (8004f08 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004d7e:	68db      	ldr	r3, [r3, #12]
 8004d80:	4a61      	ldr	r2, [pc, #388]	@ (8004f08 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004d82:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004d86:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004d88:	e015      	b.n	8004db6 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	3304      	adds	r3, #4
 8004d8e:	2100      	movs	r1, #0
 8004d90:	4618      	mov	r0, r3
 8004d92:	f000 fa83 	bl	800529c <RCCEx_PLLSAI1_Config>
 8004d96:	4603      	mov	r3, r0
 8004d98:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004d9a:	e00c      	b.n	8004db6 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	3320      	adds	r3, #32
 8004da0:	2100      	movs	r1, #0
 8004da2:	4618      	mov	r0, r3
 8004da4:	f000 fb6e 	bl	8005484 <RCCEx_PLLSAI2_Config>
 8004da8:	4603      	mov	r3, r0
 8004daa:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004dac:	e003      	b.n	8004db6 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004dae:	2301      	movs	r3, #1
 8004db0:	74fb      	strb	r3, [r7, #19]
      break;
 8004db2:	e000      	b.n	8004db6 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8004db4:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004db6:	7cfb      	ldrb	r3, [r7, #19]
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d10b      	bne.n	8004dd4 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004dbc:	4b52      	ldr	r3, [pc, #328]	@ (8004f08 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004dbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004dc2:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004dca:	494f      	ldr	r1, [pc, #316]	@ (8004f08 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004dcc:	4313      	orrs	r3, r2
 8004dce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8004dd2:	e001      	b.n	8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004dd4:	7cfb      	ldrb	r3, [r7, #19]
 8004dd6:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	f000 80a0 	beq.w	8004f26 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004de6:	2300      	movs	r3, #0
 8004de8:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004dea:	4b47      	ldr	r3, [pc, #284]	@ (8004f08 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004dec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004dee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d101      	bne.n	8004dfa <HAL_RCCEx_PeriphCLKConfig+0x152>
 8004df6:	2301      	movs	r3, #1
 8004df8:	e000      	b.n	8004dfc <HAL_RCCEx_PeriphCLKConfig+0x154>
 8004dfa:	2300      	movs	r3, #0
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	d00d      	beq.n	8004e1c <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004e00:	4b41      	ldr	r3, [pc, #260]	@ (8004f08 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e02:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e04:	4a40      	ldr	r2, [pc, #256]	@ (8004f08 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e06:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004e0a:	6593      	str	r3, [r2, #88]	@ 0x58
 8004e0c:	4b3e      	ldr	r3, [pc, #248]	@ (8004f08 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e0e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e10:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004e14:	60bb      	str	r3, [r7, #8]
 8004e16:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004e18:	2301      	movs	r3, #1
 8004e1a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004e1c:	4b3b      	ldr	r3, [pc, #236]	@ (8004f0c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	4a3a      	ldr	r2, [pc, #232]	@ (8004f0c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004e22:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004e26:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004e28:	f7fc fd36 	bl	8001898 <HAL_GetTick>
 8004e2c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004e2e:	e009      	b.n	8004e44 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004e30:	f7fc fd32 	bl	8001898 <HAL_GetTick>
 8004e34:	4602      	mov	r2, r0
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	1ad3      	subs	r3, r2, r3
 8004e3a:	2b02      	cmp	r3, #2
 8004e3c:	d902      	bls.n	8004e44 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8004e3e:	2303      	movs	r3, #3
 8004e40:	74fb      	strb	r3, [r7, #19]
        break;
 8004e42:	e005      	b.n	8004e50 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004e44:	4b31      	ldr	r3, [pc, #196]	@ (8004f0c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d0ef      	beq.n	8004e30 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8004e50:	7cfb      	ldrb	r3, [r7, #19]
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d15c      	bne.n	8004f10 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004e56:	4b2c      	ldr	r3, [pc, #176]	@ (8004f08 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e58:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e5c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004e60:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004e62:	697b      	ldr	r3, [r7, #20]
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	d01f      	beq.n	8004ea8 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004e6e:	697a      	ldr	r2, [r7, #20]
 8004e70:	429a      	cmp	r2, r3
 8004e72:	d019      	beq.n	8004ea8 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004e74:	4b24      	ldr	r3, [pc, #144]	@ (8004f08 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e76:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e7a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004e7e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004e80:	4b21      	ldr	r3, [pc, #132]	@ (8004f08 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e82:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e86:	4a20      	ldr	r2, [pc, #128]	@ (8004f08 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e88:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004e8c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004e90:	4b1d      	ldr	r3, [pc, #116]	@ (8004f08 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e92:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e96:	4a1c      	ldr	r2, [pc, #112]	@ (8004f08 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e98:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004e9c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004ea0:	4a19      	ldr	r2, [pc, #100]	@ (8004f08 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004ea2:	697b      	ldr	r3, [r7, #20]
 8004ea4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004ea8:	697b      	ldr	r3, [r7, #20]
 8004eaa:	f003 0301 	and.w	r3, r3, #1
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d016      	beq.n	8004ee0 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004eb2:	f7fc fcf1 	bl	8001898 <HAL_GetTick>
 8004eb6:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004eb8:	e00b      	b.n	8004ed2 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004eba:	f7fc fced 	bl	8001898 <HAL_GetTick>
 8004ebe:	4602      	mov	r2, r0
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	1ad3      	subs	r3, r2, r3
 8004ec4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004ec8:	4293      	cmp	r3, r2
 8004eca:	d902      	bls.n	8004ed2 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8004ecc:	2303      	movs	r3, #3
 8004ece:	74fb      	strb	r3, [r7, #19]
            break;
 8004ed0:	e006      	b.n	8004ee0 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004ed2:	4b0d      	ldr	r3, [pc, #52]	@ (8004f08 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004ed4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ed8:	f003 0302 	and.w	r3, r3, #2
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d0ec      	beq.n	8004eba <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8004ee0:	7cfb      	ldrb	r3, [r7, #19]
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d10c      	bne.n	8004f00 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004ee6:	4b08      	ldr	r3, [pc, #32]	@ (8004f08 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004ee8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004eec:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004ef6:	4904      	ldr	r1, [pc, #16]	@ (8004f08 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004ef8:	4313      	orrs	r3, r2
 8004efa:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8004efe:	e009      	b.n	8004f14 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004f00:	7cfb      	ldrb	r3, [r7, #19]
 8004f02:	74bb      	strb	r3, [r7, #18]
 8004f04:	e006      	b.n	8004f14 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8004f06:	bf00      	nop
 8004f08:	40021000 	.word	0x40021000
 8004f0c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004f10:	7cfb      	ldrb	r3, [r7, #19]
 8004f12:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004f14:	7c7b      	ldrb	r3, [r7, #17]
 8004f16:	2b01      	cmp	r3, #1
 8004f18:	d105      	bne.n	8004f26 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004f1a:	4b9e      	ldr	r3, [pc, #632]	@ (8005194 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004f1c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f1e:	4a9d      	ldr	r2, [pc, #628]	@ (8005194 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004f20:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004f24:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	f003 0301 	and.w	r3, r3, #1
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d00a      	beq.n	8004f48 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004f32:	4b98      	ldr	r3, [pc, #608]	@ (8005194 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004f34:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f38:	f023 0203 	bic.w	r2, r3, #3
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f40:	4994      	ldr	r1, [pc, #592]	@ (8005194 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004f42:	4313      	orrs	r3, r2
 8004f44:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	f003 0302 	and.w	r3, r3, #2
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d00a      	beq.n	8004f6a <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004f54:	4b8f      	ldr	r3, [pc, #572]	@ (8005194 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004f56:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f5a:	f023 020c 	bic.w	r2, r3, #12
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f62:	498c      	ldr	r1, [pc, #560]	@ (8005194 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004f64:	4313      	orrs	r3, r2
 8004f66:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	f003 0304 	and.w	r3, r3, #4
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d00a      	beq.n	8004f8c <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004f76:	4b87      	ldr	r3, [pc, #540]	@ (8005194 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004f78:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f7c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f84:	4983      	ldr	r1, [pc, #524]	@ (8005194 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004f86:	4313      	orrs	r3, r2
 8004f88:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	f003 0308 	and.w	r3, r3, #8
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	d00a      	beq.n	8004fae <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004f98:	4b7e      	ldr	r3, [pc, #504]	@ (8005194 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004f9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f9e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004fa6:	497b      	ldr	r1, [pc, #492]	@ (8005194 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004fa8:	4313      	orrs	r3, r2
 8004faa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	f003 0310 	and.w	r3, r3, #16
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d00a      	beq.n	8004fd0 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004fba:	4b76      	ldr	r3, [pc, #472]	@ (8005194 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004fbc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004fc0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004fc8:	4972      	ldr	r1, [pc, #456]	@ (8005194 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004fca:	4313      	orrs	r3, r2
 8004fcc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	f003 0320 	and.w	r3, r3, #32
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	d00a      	beq.n	8004ff2 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004fdc:	4b6d      	ldr	r3, [pc, #436]	@ (8005194 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004fde:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004fe2:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004fea:	496a      	ldr	r1, [pc, #424]	@ (8005194 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004fec:	4313      	orrs	r3, r2
 8004fee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d00a      	beq.n	8005014 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004ffe:	4b65      	ldr	r3, [pc, #404]	@ (8005194 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005000:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005004:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800500c:	4961      	ldr	r1, [pc, #388]	@ (8005194 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800500e:	4313      	orrs	r3, r2
 8005010:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800501c:	2b00      	cmp	r3, #0
 800501e:	d00a      	beq.n	8005036 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005020:	4b5c      	ldr	r3, [pc, #368]	@ (8005194 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005022:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005026:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800502e:	4959      	ldr	r1, [pc, #356]	@ (8005194 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005030:	4313      	orrs	r3, r2
 8005032:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800503e:	2b00      	cmp	r3, #0
 8005040:	d00a      	beq.n	8005058 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005042:	4b54      	ldr	r3, [pc, #336]	@ (8005194 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005044:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005048:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005050:	4950      	ldr	r1, [pc, #320]	@ (8005194 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005052:	4313      	orrs	r3, r2
 8005054:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005060:	2b00      	cmp	r3, #0
 8005062:	d00a      	beq.n	800507a <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005064:	4b4b      	ldr	r3, [pc, #300]	@ (8005194 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005066:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800506a:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005072:	4948      	ldr	r1, [pc, #288]	@ (8005194 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005074:	4313      	orrs	r3, r2
 8005076:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005082:	2b00      	cmp	r3, #0
 8005084:	d00a      	beq.n	800509c <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005086:	4b43      	ldr	r3, [pc, #268]	@ (8005194 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005088:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800508c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005094:	493f      	ldr	r1, [pc, #252]	@ (8005194 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005096:	4313      	orrs	r3, r2
 8005098:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d028      	beq.n	80050fa <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80050a8:	4b3a      	ldr	r3, [pc, #232]	@ (8005194 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80050aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80050ae:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80050b6:	4937      	ldr	r1, [pc, #220]	@ (8005194 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80050b8:	4313      	orrs	r3, r2
 80050ba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80050c2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80050c6:	d106      	bne.n	80050d6 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80050c8:	4b32      	ldr	r3, [pc, #200]	@ (8005194 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80050ca:	68db      	ldr	r3, [r3, #12]
 80050cc:	4a31      	ldr	r2, [pc, #196]	@ (8005194 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80050ce:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80050d2:	60d3      	str	r3, [r2, #12]
 80050d4:	e011      	b.n	80050fa <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80050da:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80050de:	d10c      	bne.n	80050fa <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	3304      	adds	r3, #4
 80050e4:	2101      	movs	r1, #1
 80050e6:	4618      	mov	r0, r3
 80050e8:	f000 f8d8 	bl	800529c <RCCEx_PLLSAI1_Config>
 80050ec:	4603      	mov	r3, r0
 80050ee:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80050f0:	7cfb      	ldrb	r3, [r7, #19]
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d001      	beq.n	80050fa <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 80050f6:	7cfb      	ldrb	r3, [r7, #19]
 80050f8:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005102:	2b00      	cmp	r3, #0
 8005104:	d028      	beq.n	8005158 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8005106:	4b23      	ldr	r3, [pc, #140]	@ (8005194 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005108:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800510c:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005114:	491f      	ldr	r1, [pc, #124]	@ (8005194 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005116:	4313      	orrs	r3, r2
 8005118:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005120:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005124:	d106      	bne.n	8005134 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005126:	4b1b      	ldr	r3, [pc, #108]	@ (8005194 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005128:	68db      	ldr	r3, [r3, #12]
 800512a:	4a1a      	ldr	r2, [pc, #104]	@ (8005194 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800512c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005130:	60d3      	str	r3, [r2, #12]
 8005132:	e011      	b.n	8005158 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005138:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800513c:	d10c      	bne.n	8005158 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	3304      	adds	r3, #4
 8005142:	2101      	movs	r1, #1
 8005144:	4618      	mov	r0, r3
 8005146:	f000 f8a9 	bl	800529c <RCCEx_PLLSAI1_Config>
 800514a:	4603      	mov	r3, r0
 800514c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800514e:	7cfb      	ldrb	r3, [r7, #19]
 8005150:	2b00      	cmp	r3, #0
 8005152:	d001      	beq.n	8005158 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8005154:	7cfb      	ldrb	r3, [r7, #19]
 8005156:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005160:	2b00      	cmp	r3, #0
 8005162:	d02b      	beq.n	80051bc <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005164:	4b0b      	ldr	r3, [pc, #44]	@ (8005194 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005166:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800516a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005172:	4908      	ldr	r1, [pc, #32]	@ (8005194 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005174:	4313      	orrs	r3, r2
 8005176:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800517e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005182:	d109      	bne.n	8005198 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005184:	4b03      	ldr	r3, [pc, #12]	@ (8005194 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005186:	68db      	ldr	r3, [r3, #12]
 8005188:	4a02      	ldr	r2, [pc, #8]	@ (8005194 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800518a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800518e:	60d3      	str	r3, [r2, #12]
 8005190:	e014      	b.n	80051bc <HAL_RCCEx_PeriphCLKConfig+0x514>
 8005192:	bf00      	nop
 8005194:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800519c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80051a0:	d10c      	bne.n	80051bc <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	3304      	adds	r3, #4
 80051a6:	2101      	movs	r1, #1
 80051a8:	4618      	mov	r0, r3
 80051aa:	f000 f877 	bl	800529c <RCCEx_PLLSAI1_Config>
 80051ae:	4603      	mov	r3, r0
 80051b0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80051b2:	7cfb      	ldrb	r3, [r7, #19]
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d001      	beq.n	80051bc <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 80051b8:	7cfb      	ldrb	r3, [r7, #19]
 80051ba:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	d02f      	beq.n	8005228 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80051c8:	4b2b      	ldr	r3, [pc, #172]	@ (8005278 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80051ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80051ce:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80051d6:	4928      	ldr	r1, [pc, #160]	@ (8005278 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80051d8:	4313      	orrs	r3, r2
 80051da:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80051e2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80051e6:	d10d      	bne.n	8005204 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	3304      	adds	r3, #4
 80051ec:	2102      	movs	r1, #2
 80051ee:	4618      	mov	r0, r3
 80051f0:	f000 f854 	bl	800529c <RCCEx_PLLSAI1_Config>
 80051f4:	4603      	mov	r3, r0
 80051f6:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80051f8:	7cfb      	ldrb	r3, [r7, #19]
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d014      	beq.n	8005228 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80051fe:	7cfb      	ldrb	r3, [r7, #19]
 8005200:	74bb      	strb	r3, [r7, #18]
 8005202:	e011      	b.n	8005228 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005208:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800520c:	d10c      	bne.n	8005228 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	3320      	adds	r3, #32
 8005212:	2102      	movs	r1, #2
 8005214:	4618      	mov	r0, r3
 8005216:	f000 f935 	bl	8005484 <RCCEx_PLLSAI2_Config>
 800521a:	4603      	mov	r3, r0
 800521c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800521e:	7cfb      	ldrb	r3, [r7, #19]
 8005220:	2b00      	cmp	r3, #0
 8005222:	d001      	beq.n	8005228 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8005224:	7cfb      	ldrb	r3, [r7, #19]
 8005226:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005230:	2b00      	cmp	r3, #0
 8005232:	d00a      	beq.n	800524a <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8005234:	4b10      	ldr	r3, [pc, #64]	@ (8005278 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005236:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800523a:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005242:	490d      	ldr	r1, [pc, #52]	@ (8005278 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005244:	4313      	orrs	r3, r2
 8005246:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005252:	2b00      	cmp	r3, #0
 8005254:	d00b      	beq.n	800526e <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005256:	4b08      	ldr	r3, [pc, #32]	@ (8005278 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005258:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800525c:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005266:	4904      	ldr	r1, [pc, #16]	@ (8005278 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005268:	4313      	orrs	r3, r2
 800526a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800526e:	7cbb      	ldrb	r3, [r7, #18]
}
 8005270:	4618      	mov	r0, r3
 8005272:	3718      	adds	r7, #24
 8005274:	46bd      	mov	sp, r7
 8005276:	bd80      	pop	{r7, pc}
 8005278:	40021000 	.word	0x40021000

0800527c <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 800527c:	b480      	push	{r7}
 800527e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 8005280:	4b05      	ldr	r3, [pc, #20]	@ (8005298 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	4a04      	ldr	r2, [pc, #16]	@ (8005298 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8005286:	f043 0304 	orr.w	r3, r3, #4
 800528a:	6013      	str	r3, [r2, #0]
}
 800528c:	bf00      	nop
 800528e:	46bd      	mov	sp, r7
 8005290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005294:	4770      	bx	lr
 8005296:	bf00      	nop
 8005298:	40021000 	.word	0x40021000

0800529c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800529c:	b580      	push	{r7, lr}
 800529e:	b084      	sub	sp, #16
 80052a0:	af00      	add	r7, sp, #0
 80052a2:	6078      	str	r0, [r7, #4]
 80052a4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80052a6:	2300      	movs	r3, #0
 80052a8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80052aa:	4b75      	ldr	r3, [pc, #468]	@ (8005480 <RCCEx_PLLSAI1_Config+0x1e4>)
 80052ac:	68db      	ldr	r3, [r3, #12]
 80052ae:	f003 0303 	and.w	r3, r3, #3
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d018      	beq.n	80052e8 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80052b6:	4b72      	ldr	r3, [pc, #456]	@ (8005480 <RCCEx_PLLSAI1_Config+0x1e4>)
 80052b8:	68db      	ldr	r3, [r3, #12]
 80052ba:	f003 0203 	and.w	r2, r3, #3
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	429a      	cmp	r2, r3
 80052c4:	d10d      	bne.n	80052e2 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	681b      	ldr	r3, [r3, #0]
       ||
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d009      	beq.n	80052e2 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80052ce:	4b6c      	ldr	r3, [pc, #432]	@ (8005480 <RCCEx_PLLSAI1_Config+0x1e4>)
 80052d0:	68db      	ldr	r3, [r3, #12]
 80052d2:	091b      	lsrs	r3, r3, #4
 80052d4:	f003 0307 	and.w	r3, r3, #7
 80052d8:	1c5a      	adds	r2, r3, #1
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	685b      	ldr	r3, [r3, #4]
       ||
 80052de:	429a      	cmp	r2, r3
 80052e0:	d047      	beq.n	8005372 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80052e2:	2301      	movs	r3, #1
 80052e4:	73fb      	strb	r3, [r7, #15]
 80052e6:	e044      	b.n	8005372 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	2b03      	cmp	r3, #3
 80052ee:	d018      	beq.n	8005322 <RCCEx_PLLSAI1_Config+0x86>
 80052f0:	2b03      	cmp	r3, #3
 80052f2:	d825      	bhi.n	8005340 <RCCEx_PLLSAI1_Config+0xa4>
 80052f4:	2b01      	cmp	r3, #1
 80052f6:	d002      	beq.n	80052fe <RCCEx_PLLSAI1_Config+0x62>
 80052f8:	2b02      	cmp	r3, #2
 80052fa:	d009      	beq.n	8005310 <RCCEx_PLLSAI1_Config+0x74>
 80052fc:	e020      	b.n	8005340 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80052fe:	4b60      	ldr	r3, [pc, #384]	@ (8005480 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	f003 0302 	and.w	r3, r3, #2
 8005306:	2b00      	cmp	r3, #0
 8005308:	d11d      	bne.n	8005346 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800530a:	2301      	movs	r3, #1
 800530c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800530e:	e01a      	b.n	8005346 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005310:	4b5b      	ldr	r3, [pc, #364]	@ (8005480 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005318:	2b00      	cmp	r3, #0
 800531a:	d116      	bne.n	800534a <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 800531c:	2301      	movs	r3, #1
 800531e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005320:	e013      	b.n	800534a <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005322:	4b57      	ldr	r3, [pc, #348]	@ (8005480 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800532a:	2b00      	cmp	r3, #0
 800532c:	d10f      	bne.n	800534e <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800532e:	4b54      	ldr	r3, [pc, #336]	@ (8005480 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005336:	2b00      	cmp	r3, #0
 8005338:	d109      	bne.n	800534e <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800533a:	2301      	movs	r3, #1
 800533c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800533e:	e006      	b.n	800534e <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8005340:	2301      	movs	r3, #1
 8005342:	73fb      	strb	r3, [r7, #15]
      break;
 8005344:	e004      	b.n	8005350 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005346:	bf00      	nop
 8005348:	e002      	b.n	8005350 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800534a:	bf00      	nop
 800534c:	e000      	b.n	8005350 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800534e:	bf00      	nop
    }

    if(status == HAL_OK)
 8005350:	7bfb      	ldrb	r3, [r7, #15]
 8005352:	2b00      	cmp	r3, #0
 8005354:	d10d      	bne.n	8005372 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8005356:	4b4a      	ldr	r3, [pc, #296]	@ (8005480 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005358:	68db      	ldr	r3, [r3, #12]
 800535a:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	6819      	ldr	r1, [r3, #0]
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	685b      	ldr	r3, [r3, #4]
 8005366:	3b01      	subs	r3, #1
 8005368:	011b      	lsls	r3, r3, #4
 800536a:	430b      	orrs	r3, r1
 800536c:	4944      	ldr	r1, [pc, #272]	@ (8005480 <RCCEx_PLLSAI1_Config+0x1e4>)
 800536e:	4313      	orrs	r3, r2
 8005370:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8005372:	7bfb      	ldrb	r3, [r7, #15]
 8005374:	2b00      	cmp	r3, #0
 8005376:	d17d      	bne.n	8005474 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8005378:	4b41      	ldr	r3, [pc, #260]	@ (8005480 <RCCEx_PLLSAI1_Config+0x1e4>)
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	4a40      	ldr	r2, [pc, #256]	@ (8005480 <RCCEx_PLLSAI1_Config+0x1e4>)
 800537e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005382:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005384:	f7fc fa88 	bl	8001898 <HAL_GetTick>
 8005388:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800538a:	e009      	b.n	80053a0 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800538c:	f7fc fa84 	bl	8001898 <HAL_GetTick>
 8005390:	4602      	mov	r2, r0
 8005392:	68bb      	ldr	r3, [r7, #8]
 8005394:	1ad3      	subs	r3, r2, r3
 8005396:	2b02      	cmp	r3, #2
 8005398:	d902      	bls.n	80053a0 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800539a:	2303      	movs	r3, #3
 800539c:	73fb      	strb	r3, [r7, #15]
        break;
 800539e:	e005      	b.n	80053ac <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80053a0:	4b37      	ldr	r3, [pc, #220]	@ (8005480 <RCCEx_PLLSAI1_Config+0x1e4>)
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d1ef      	bne.n	800538c <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80053ac:	7bfb      	ldrb	r3, [r7, #15]
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d160      	bne.n	8005474 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80053b2:	683b      	ldr	r3, [r7, #0]
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	d111      	bne.n	80053dc <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80053b8:	4b31      	ldr	r3, [pc, #196]	@ (8005480 <RCCEx_PLLSAI1_Config+0x1e4>)
 80053ba:	691b      	ldr	r3, [r3, #16]
 80053bc:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80053c0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80053c4:	687a      	ldr	r2, [r7, #4]
 80053c6:	6892      	ldr	r2, [r2, #8]
 80053c8:	0211      	lsls	r1, r2, #8
 80053ca:	687a      	ldr	r2, [r7, #4]
 80053cc:	68d2      	ldr	r2, [r2, #12]
 80053ce:	0912      	lsrs	r2, r2, #4
 80053d0:	0452      	lsls	r2, r2, #17
 80053d2:	430a      	orrs	r2, r1
 80053d4:	492a      	ldr	r1, [pc, #168]	@ (8005480 <RCCEx_PLLSAI1_Config+0x1e4>)
 80053d6:	4313      	orrs	r3, r2
 80053d8:	610b      	str	r3, [r1, #16]
 80053da:	e027      	b.n	800542c <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80053dc:	683b      	ldr	r3, [r7, #0]
 80053de:	2b01      	cmp	r3, #1
 80053e0:	d112      	bne.n	8005408 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80053e2:	4b27      	ldr	r3, [pc, #156]	@ (8005480 <RCCEx_PLLSAI1_Config+0x1e4>)
 80053e4:	691b      	ldr	r3, [r3, #16]
 80053e6:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 80053ea:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80053ee:	687a      	ldr	r2, [r7, #4]
 80053f0:	6892      	ldr	r2, [r2, #8]
 80053f2:	0211      	lsls	r1, r2, #8
 80053f4:	687a      	ldr	r2, [r7, #4]
 80053f6:	6912      	ldr	r2, [r2, #16]
 80053f8:	0852      	lsrs	r2, r2, #1
 80053fa:	3a01      	subs	r2, #1
 80053fc:	0552      	lsls	r2, r2, #21
 80053fe:	430a      	orrs	r2, r1
 8005400:	491f      	ldr	r1, [pc, #124]	@ (8005480 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005402:	4313      	orrs	r3, r2
 8005404:	610b      	str	r3, [r1, #16]
 8005406:	e011      	b.n	800542c <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005408:	4b1d      	ldr	r3, [pc, #116]	@ (8005480 <RCCEx_PLLSAI1_Config+0x1e4>)
 800540a:	691b      	ldr	r3, [r3, #16]
 800540c:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8005410:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005414:	687a      	ldr	r2, [r7, #4]
 8005416:	6892      	ldr	r2, [r2, #8]
 8005418:	0211      	lsls	r1, r2, #8
 800541a:	687a      	ldr	r2, [r7, #4]
 800541c:	6952      	ldr	r2, [r2, #20]
 800541e:	0852      	lsrs	r2, r2, #1
 8005420:	3a01      	subs	r2, #1
 8005422:	0652      	lsls	r2, r2, #25
 8005424:	430a      	orrs	r2, r1
 8005426:	4916      	ldr	r1, [pc, #88]	@ (8005480 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005428:	4313      	orrs	r3, r2
 800542a:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800542c:	4b14      	ldr	r3, [pc, #80]	@ (8005480 <RCCEx_PLLSAI1_Config+0x1e4>)
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	4a13      	ldr	r2, [pc, #76]	@ (8005480 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005432:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005436:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005438:	f7fc fa2e 	bl	8001898 <HAL_GetTick>
 800543c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800543e:	e009      	b.n	8005454 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005440:	f7fc fa2a 	bl	8001898 <HAL_GetTick>
 8005444:	4602      	mov	r2, r0
 8005446:	68bb      	ldr	r3, [r7, #8]
 8005448:	1ad3      	subs	r3, r2, r3
 800544a:	2b02      	cmp	r3, #2
 800544c:	d902      	bls.n	8005454 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 800544e:	2303      	movs	r3, #3
 8005450:	73fb      	strb	r3, [r7, #15]
          break;
 8005452:	e005      	b.n	8005460 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005454:	4b0a      	ldr	r3, [pc, #40]	@ (8005480 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800545c:	2b00      	cmp	r3, #0
 800545e:	d0ef      	beq.n	8005440 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8005460:	7bfb      	ldrb	r3, [r7, #15]
 8005462:	2b00      	cmp	r3, #0
 8005464:	d106      	bne.n	8005474 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8005466:	4b06      	ldr	r3, [pc, #24]	@ (8005480 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005468:	691a      	ldr	r2, [r3, #16]
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	699b      	ldr	r3, [r3, #24]
 800546e:	4904      	ldr	r1, [pc, #16]	@ (8005480 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005470:	4313      	orrs	r3, r2
 8005472:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8005474:	7bfb      	ldrb	r3, [r7, #15]
}
 8005476:	4618      	mov	r0, r3
 8005478:	3710      	adds	r7, #16
 800547a:	46bd      	mov	sp, r7
 800547c:	bd80      	pop	{r7, pc}
 800547e:	bf00      	nop
 8005480:	40021000 	.word	0x40021000

08005484 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8005484:	b580      	push	{r7, lr}
 8005486:	b084      	sub	sp, #16
 8005488:	af00      	add	r7, sp, #0
 800548a:	6078      	str	r0, [r7, #4]
 800548c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800548e:	2300      	movs	r3, #0
 8005490:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005492:	4b6a      	ldr	r3, [pc, #424]	@ (800563c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005494:	68db      	ldr	r3, [r3, #12]
 8005496:	f003 0303 	and.w	r3, r3, #3
 800549a:	2b00      	cmp	r3, #0
 800549c:	d018      	beq.n	80054d0 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800549e:	4b67      	ldr	r3, [pc, #412]	@ (800563c <RCCEx_PLLSAI2_Config+0x1b8>)
 80054a0:	68db      	ldr	r3, [r3, #12]
 80054a2:	f003 0203 	and.w	r2, r3, #3
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	429a      	cmp	r2, r3
 80054ac:	d10d      	bne.n	80054ca <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	681b      	ldr	r3, [r3, #0]
       ||
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d009      	beq.n	80054ca <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80054b6:	4b61      	ldr	r3, [pc, #388]	@ (800563c <RCCEx_PLLSAI2_Config+0x1b8>)
 80054b8:	68db      	ldr	r3, [r3, #12]
 80054ba:	091b      	lsrs	r3, r3, #4
 80054bc:	f003 0307 	and.w	r3, r3, #7
 80054c0:	1c5a      	adds	r2, r3, #1
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	685b      	ldr	r3, [r3, #4]
       ||
 80054c6:	429a      	cmp	r2, r3
 80054c8:	d047      	beq.n	800555a <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80054ca:	2301      	movs	r3, #1
 80054cc:	73fb      	strb	r3, [r7, #15]
 80054ce:	e044      	b.n	800555a <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	2b03      	cmp	r3, #3
 80054d6:	d018      	beq.n	800550a <RCCEx_PLLSAI2_Config+0x86>
 80054d8:	2b03      	cmp	r3, #3
 80054da:	d825      	bhi.n	8005528 <RCCEx_PLLSAI2_Config+0xa4>
 80054dc:	2b01      	cmp	r3, #1
 80054de:	d002      	beq.n	80054e6 <RCCEx_PLLSAI2_Config+0x62>
 80054e0:	2b02      	cmp	r3, #2
 80054e2:	d009      	beq.n	80054f8 <RCCEx_PLLSAI2_Config+0x74>
 80054e4:	e020      	b.n	8005528 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80054e6:	4b55      	ldr	r3, [pc, #340]	@ (800563c <RCCEx_PLLSAI2_Config+0x1b8>)
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	f003 0302 	and.w	r3, r3, #2
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d11d      	bne.n	800552e <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 80054f2:	2301      	movs	r3, #1
 80054f4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80054f6:	e01a      	b.n	800552e <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80054f8:	4b50      	ldr	r3, [pc, #320]	@ (800563c <RCCEx_PLLSAI2_Config+0x1b8>)
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005500:	2b00      	cmp	r3, #0
 8005502:	d116      	bne.n	8005532 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8005504:	2301      	movs	r3, #1
 8005506:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005508:	e013      	b.n	8005532 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800550a:	4b4c      	ldr	r3, [pc, #304]	@ (800563c <RCCEx_PLLSAI2_Config+0x1b8>)
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005512:	2b00      	cmp	r3, #0
 8005514:	d10f      	bne.n	8005536 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005516:	4b49      	ldr	r3, [pc, #292]	@ (800563c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800551e:	2b00      	cmp	r3, #0
 8005520:	d109      	bne.n	8005536 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8005522:	2301      	movs	r3, #1
 8005524:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005526:	e006      	b.n	8005536 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8005528:	2301      	movs	r3, #1
 800552a:	73fb      	strb	r3, [r7, #15]
      break;
 800552c:	e004      	b.n	8005538 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800552e:	bf00      	nop
 8005530:	e002      	b.n	8005538 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005532:	bf00      	nop
 8005534:	e000      	b.n	8005538 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005536:	bf00      	nop
    }

    if(status == HAL_OK)
 8005538:	7bfb      	ldrb	r3, [r7, #15]
 800553a:	2b00      	cmp	r3, #0
 800553c:	d10d      	bne.n	800555a <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800553e:	4b3f      	ldr	r3, [pc, #252]	@ (800563c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005540:	68db      	ldr	r3, [r3, #12]
 8005542:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	6819      	ldr	r1, [r3, #0]
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	685b      	ldr	r3, [r3, #4]
 800554e:	3b01      	subs	r3, #1
 8005550:	011b      	lsls	r3, r3, #4
 8005552:	430b      	orrs	r3, r1
 8005554:	4939      	ldr	r1, [pc, #228]	@ (800563c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005556:	4313      	orrs	r3, r2
 8005558:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800555a:	7bfb      	ldrb	r3, [r7, #15]
 800555c:	2b00      	cmp	r3, #0
 800555e:	d167      	bne.n	8005630 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8005560:	4b36      	ldr	r3, [pc, #216]	@ (800563c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	4a35      	ldr	r2, [pc, #212]	@ (800563c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005566:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800556a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800556c:	f7fc f994 	bl	8001898 <HAL_GetTick>
 8005570:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005572:	e009      	b.n	8005588 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005574:	f7fc f990 	bl	8001898 <HAL_GetTick>
 8005578:	4602      	mov	r2, r0
 800557a:	68bb      	ldr	r3, [r7, #8]
 800557c:	1ad3      	subs	r3, r2, r3
 800557e:	2b02      	cmp	r3, #2
 8005580:	d902      	bls.n	8005588 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8005582:	2303      	movs	r3, #3
 8005584:	73fb      	strb	r3, [r7, #15]
        break;
 8005586:	e005      	b.n	8005594 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005588:	4b2c      	ldr	r3, [pc, #176]	@ (800563c <RCCEx_PLLSAI2_Config+0x1b8>)
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005590:	2b00      	cmp	r3, #0
 8005592:	d1ef      	bne.n	8005574 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8005594:	7bfb      	ldrb	r3, [r7, #15]
 8005596:	2b00      	cmp	r3, #0
 8005598:	d14a      	bne.n	8005630 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800559a:	683b      	ldr	r3, [r7, #0]
 800559c:	2b00      	cmp	r3, #0
 800559e:	d111      	bne.n	80055c4 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80055a0:	4b26      	ldr	r3, [pc, #152]	@ (800563c <RCCEx_PLLSAI2_Config+0x1b8>)
 80055a2:	695b      	ldr	r3, [r3, #20]
 80055a4:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80055a8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80055ac:	687a      	ldr	r2, [r7, #4]
 80055ae:	6892      	ldr	r2, [r2, #8]
 80055b0:	0211      	lsls	r1, r2, #8
 80055b2:	687a      	ldr	r2, [r7, #4]
 80055b4:	68d2      	ldr	r2, [r2, #12]
 80055b6:	0912      	lsrs	r2, r2, #4
 80055b8:	0452      	lsls	r2, r2, #17
 80055ba:	430a      	orrs	r2, r1
 80055bc:	491f      	ldr	r1, [pc, #124]	@ (800563c <RCCEx_PLLSAI2_Config+0x1b8>)
 80055be:	4313      	orrs	r3, r2
 80055c0:	614b      	str	r3, [r1, #20]
 80055c2:	e011      	b.n	80055e8 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80055c4:	4b1d      	ldr	r3, [pc, #116]	@ (800563c <RCCEx_PLLSAI2_Config+0x1b8>)
 80055c6:	695b      	ldr	r3, [r3, #20]
 80055c8:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80055cc:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80055d0:	687a      	ldr	r2, [r7, #4]
 80055d2:	6892      	ldr	r2, [r2, #8]
 80055d4:	0211      	lsls	r1, r2, #8
 80055d6:	687a      	ldr	r2, [r7, #4]
 80055d8:	6912      	ldr	r2, [r2, #16]
 80055da:	0852      	lsrs	r2, r2, #1
 80055dc:	3a01      	subs	r2, #1
 80055de:	0652      	lsls	r2, r2, #25
 80055e0:	430a      	orrs	r2, r1
 80055e2:	4916      	ldr	r1, [pc, #88]	@ (800563c <RCCEx_PLLSAI2_Config+0x1b8>)
 80055e4:	4313      	orrs	r3, r2
 80055e6:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80055e8:	4b14      	ldr	r3, [pc, #80]	@ (800563c <RCCEx_PLLSAI2_Config+0x1b8>)
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	4a13      	ldr	r2, [pc, #76]	@ (800563c <RCCEx_PLLSAI2_Config+0x1b8>)
 80055ee:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80055f2:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80055f4:	f7fc f950 	bl	8001898 <HAL_GetTick>
 80055f8:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80055fa:	e009      	b.n	8005610 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80055fc:	f7fc f94c 	bl	8001898 <HAL_GetTick>
 8005600:	4602      	mov	r2, r0
 8005602:	68bb      	ldr	r3, [r7, #8]
 8005604:	1ad3      	subs	r3, r2, r3
 8005606:	2b02      	cmp	r3, #2
 8005608:	d902      	bls.n	8005610 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 800560a:	2303      	movs	r3, #3
 800560c:	73fb      	strb	r3, [r7, #15]
          break;
 800560e:	e005      	b.n	800561c <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005610:	4b0a      	ldr	r3, [pc, #40]	@ (800563c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005618:	2b00      	cmp	r3, #0
 800561a:	d0ef      	beq.n	80055fc <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 800561c:	7bfb      	ldrb	r3, [r7, #15]
 800561e:	2b00      	cmp	r3, #0
 8005620:	d106      	bne.n	8005630 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8005622:	4b06      	ldr	r3, [pc, #24]	@ (800563c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005624:	695a      	ldr	r2, [r3, #20]
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	695b      	ldr	r3, [r3, #20]
 800562a:	4904      	ldr	r1, [pc, #16]	@ (800563c <RCCEx_PLLSAI2_Config+0x1b8>)
 800562c:	4313      	orrs	r3, r2
 800562e:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8005630:	7bfb      	ldrb	r3, [r7, #15]
}
 8005632:	4618      	mov	r0, r3
 8005634:	3710      	adds	r7, #16
 8005636:	46bd      	mov	sp, r7
 8005638:	bd80      	pop	{r7, pc}
 800563a:	bf00      	nop
 800563c:	40021000 	.word	0x40021000

08005640 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005640:	b580      	push	{r7, lr}
 8005642:	b084      	sub	sp, #16
 8005644:	af00      	add	r7, sp, #0
 8005646:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	2b00      	cmp	r3, #0
 800564c:	d101      	bne.n	8005652 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800564e:	2301      	movs	r3, #1
 8005650:	e095      	b.n	800577e <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005656:	2b00      	cmp	r3, #0
 8005658:	d108      	bne.n	800566c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	685b      	ldr	r3, [r3, #4]
 800565e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005662:	d009      	beq.n	8005678 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	2200      	movs	r2, #0
 8005668:	61da      	str	r2, [r3, #28]
 800566a:	e005      	b.n	8005678 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	2200      	movs	r2, #0
 8005670:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	2200      	movs	r2, #0
 8005676:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	2200      	movs	r2, #0
 800567c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005684:	b2db      	uxtb	r3, r3
 8005686:	2b00      	cmp	r3, #0
 8005688:	d106      	bne.n	8005698 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	2200      	movs	r2, #0
 800568e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005692:	6878      	ldr	r0, [r7, #4]
 8005694:	f7fb fdea 	bl	800126c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	2202      	movs	r2, #2
 800569c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	681a      	ldr	r2, [r3, #0]
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80056ae:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	68db      	ldr	r3, [r3, #12]
 80056b4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80056b8:	d902      	bls.n	80056c0 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80056ba:	2300      	movs	r3, #0
 80056bc:	60fb      	str	r3, [r7, #12]
 80056be:	e002      	b.n	80056c6 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80056c0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80056c4:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	68db      	ldr	r3, [r3, #12]
 80056ca:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 80056ce:	d007      	beq.n	80056e0 <HAL_SPI_Init+0xa0>
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	68db      	ldr	r3, [r3, #12]
 80056d4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80056d8:	d002      	beq.n	80056e0 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	2200      	movs	r2, #0
 80056de:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	685b      	ldr	r3, [r3, #4]
 80056e4:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	689b      	ldr	r3, [r3, #8]
 80056ec:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80056f0:	431a      	orrs	r2, r3
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	691b      	ldr	r3, [r3, #16]
 80056f6:	f003 0302 	and.w	r3, r3, #2
 80056fa:	431a      	orrs	r2, r3
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	695b      	ldr	r3, [r3, #20]
 8005700:	f003 0301 	and.w	r3, r3, #1
 8005704:	431a      	orrs	r2, r3
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	699b      	ldr	r3, [r3, #24]
 800570a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800570e:	431a      	orrs	r2, r3
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	69db      	ldr	r3, [r3, #28]
 8005714:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005718:	431a      	orrs	r2, r3
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	6a1b      	ldr	r3, [r3, #32]
 800571e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005722:	ea42 0103 	orr.w	r1, r2, r3
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800572a:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	430a      	orrs	r2, r1
 8005734:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	699b      	ldr	r3, [r3, #24]
 800573a:	0c1b      	lsrs	r3, r3, #16
 800573c:	f003 0204 	and.w	r2, r3, #4
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005744:	f003 0310 	and.w	r3, r3, #16
 8005748:	431a      	orrs	r2, r3
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800574e:	f003 0308 	and.w	r3, r3, #8
 8005752:	431a      	orrs	r2, r3
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	68db      	ldr	r3, [r3, #12]
 8005758:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800575c:	ea42 0103 	orr.w	r1, r2, r3
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	430a      	orrs	r2, r1
 800576c:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	2200      	movs	r2, #0
 8005772:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	2201      	movs	r2, #1
 8005778:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800577c:	2300      	movs	r3, #0
}
 800577e:	4618      	mov	r0, r3
 8005780:	3710      	adds	r7, #16
 8005782:	46bd      	mov	sp, r7
 8005784:	bd80      	pop	{r7, pc}

08005786 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005786:	b580      	push	{r7, lr}
 8005788:	b082      	sub	sp, #8
 800578a:	af00      	add	r7, sp, #0
 800578c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	2b00      	cmp	r3, #0
 8005792:	d101      	bne.n	8005798 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005794:	2301      	movs	r3, #1
 8005796:	e049      	b.n	800582c <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800579e:	b2db      	uxtb	r3, r3
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d106      	bne.n	80057b2 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	2200      	movs	r2, #0
 80057a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80057ac:	6878      	ldr	r0, [r7, #4]
 80057ae:	f7fb fda1 	bl	80012f4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	2202      	movs	r2, #2
 80057b6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	681a      	ldr	r2, [r3, #0]
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	3304      	adds	r3, #4
 80057c2:	4619      	mov	r1, r3
 80057c4:	4610      	mov	r0, r2
 80057c6:	f000 f96f 	bl	8005aa8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	2201      	movs	r2, #1
 80057ce:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	2201      	movs	r2, #1
 80057d6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	2201      	movs	r2, #1
 80057de:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	2201      	movs	r2, #1
 80057e6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	2201      	movs	r2, #1
 80057ee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	2201      	movs	r2, #1
 80057f6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	2201      	movs	r2, #1
 80057fe:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	2201      	movs	r2, #1
 8005806:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	2201      	movs	r2, #1
 800580e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	2201      	movs	r2, #1
 8005816:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	2201      	movs	r2, #1
 800581e:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	2201      	movs	r2, #1
 8005826:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800582a:	2300      	movs	r3, #0
}
 800582c:	4618      	mov	r0, r3
 800582e:	3708      	adds	r7, #8
 8005830:	46bd      	mov	sp, r7
 8005832:	bd80      	pop	{r7, pc}

08005834 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005834:	b480      	push	{r7}
 8005836:	b085      	sub	sp, #20
 8005838:	af00      	add	r7, sp, #0
 800583a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005842:	b2db      	uxtb	r3, r3
 8005844:	2b01      	cmp	r3, #1
 8005846:	d001      	beq.n	800584c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005848:	2301      	movs	r3, #1
 800584a:	e04f      	b.n	80058ec <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	2202      	movs	r2, #2
 8005850:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	68da      	ldr	r2, [r3, #12]
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	f042 0201 	orr.w	r2, r2, #1
 8005862:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	4a23      	ldr	r2, [pc, #140]	@ (80058f8 <HAL_TIM_Base_Start_IT+0xc4>)
 800586a:	4293      	cmp	r3, r2
 800586c:	d01d      	beq.n	80058aa <HAL_TIM_Base_Start_IT+0x76>
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005876:	d018      	beq.n	80058aa <HAL_TIM_Base_Start_IT+0x76>
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	4a1f      	ldr	r2, [pc, #124]	@ (80058fc <HAL_TIM_Base_Start_IT+0xc8>)
 800587e:	4293      	cmp	r3, r2
 8005880:	d013      	beq.n	80058aa <HAL_TIM_Base_Start_IT+0x76>
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	4a1e      	ldr	r2, [pc, #120]	@ (8005900 <HAL_TIM_Base_Start_IT+0xcc>)
 8005888:	4293      	cmp	r3, r2
 800588a:	d00e      	beq.n	80058aa <HAL_TIM_Base_Start_IT+0x76>
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	4a1c      	ldr	r2, [pc, #112]	@ (8005904 <HAL_TIM_Base_Start_IT+0xd0>)
 8005892:	4293      	cmp	r3, r2
 8005894:	d009      	beq.n	80058aa <HAL_TIM_Base_Start_IT+0x76>
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	4a1b      	ldr	r2, [pc, #108]	@ (8005908 <HAL_TIM_Base_Start_IT+0xd4>)
 800589c:	4293      	cmp	r3, r2
 800589e:	d004      	beq.n	80058aa <HAL_TIM_Base_Start_IT+0x76>
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	4a19      	ldr	r2, [pc, #100]	@ (800590c <HAL_TIM_Base_Start_IT+0xd8>)
 80058a6:	4293      	cmp	r3, r2
 80058a8:	d115      	bne.n	80058d6 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	689a      	ldr	r2, [r3, #8]
 80058b0:	4b17      	ldr	r3, [pc, #92]	@ (8005910 <HAL_TIM_Base_Start_IT+0xdc>)
 80058b2:	4013      	ands	r3, r2
 80058b4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	2b06      	cmp	r3, #6
 80058ba:	d015      	beq.n	80058e8 <HAL_TIM_Base_Start_IT+0xb4>
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80058c2:	d011      	beq.n	80058e8 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	681a      	ldr	r2, [r3, #0]
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	f042 0201 	orr.w	r2, r2, #1
 80058d2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80058d4:	e008      	b.n	80058e8 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	681a      	ldr	r2, [r3, #0]
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	f042 0201 	orr.w	r2, r2, #1
 80058e4:	601a      	str	r2, [r3, #0]
 80058e6:	e000      	b.n	80058ea <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80058e8:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80058ea:	2300      	movs	r3, #0
}
 80058ec:	4618      	mov	r0, r3
 80058ee:	3714      	adds	r7, #20
 80058f0:	46bd      	mov	sp, r7
 80058f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058f6:	4770      	bx	lr
 80058f8:	40012c00 	.word	0x40012c00
 80058fc:	40000400 	.word	0x40000400
 8005900:	40000800 	.word	0x40000800
 8005904:	40000c00 	.word	0x40000c00
 8005908:	40013400 	.word	0x40013400
 800590c:	40014000 	.word	0x40014000
 8005910:	00010007 	.word	0x00010007

08005914 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005914:	b580      	push	{r7, lr}
 8005916:	b084      	sub	sp, #16
 8005918:	af00      	add	r7, sp, #0
 800591a:	6078      	str	r0, [r7, #4]
 800591c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800591e:	2300      	movs	r3, #0
 8005920:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005928:	2b01      	cmp	r3, #1
 800592a:	d101      	bne.n	8005930 <HAL_TIM_ConfigClockSource+0x1c>
 800592c:	2302      	movs	r3, #2
 800592e:	e0b6      	b.n	8005a9e <HAL_TIM_ConfigClockSource+0x18a>
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	2201      	movs	r2, #1
 8005934:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	2202      	movs	r2, #2
 800593c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	689b      	ldr	r3, [r3, #8]
 8005946:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005948:	68bb      	ldr	r3, [r7, #8]
 800594a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800594e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005952:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005954:	68bb      	ldr	r3, [r7, #8]
 8005956:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800595a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	68ba      	ldr	r2, [r7, #8]
 8005962:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005964:	683b      	ldr	r3, [r7, #0]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800596c:	d03e      	beq.n	80059ec <HAL_TIM_ConfigClockSource+0xd8>
 800596e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005972:	f200 8087 	bhi.w	8005a84 <HAL_TIM_ConfigClockSource+0x170>
 8005976:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800597a:	f000 8086 	beq.w	8005a8a <HAL_TIM_ConfigClockSource+0x176>
 800597e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005982:	d87f      	bhi.n	8005a84 <HAL_TIM_ConfigClockSource+0x170>
 8005984:	2b70      	cmp	r3, #112	@ 0x70
 8005986:	d01a      	beq.n	80059be <HAL_TIM_ConfigClockSource+0xaa>
 8005988:	2b70      	cmp	r3, #112	@ 0x70
 800598a:	d87b      	bhi.n	8005a84 <HAL_TIM_ConfigClockSource+0x170>
 800598c:	2b60      	cmp	r3, #96	@ 0x60
 800598e:	d050      	beq.n	8005a32 <HAL_TIM_ConfigClockSource+0x11e>
 8005990:	2b60      	cmp	r3, #96	@ 0x60
 8005992:	d877      	bhi.n	8005a84 <HAL_TIM_ConfigClockSource+0x170>
 8005994:	2b50      	cmp	r3, #80	@ 0x50
 8005996:	d03c      	beq.n	8005a12 <HAL_TIM_ConfigClockSource+0xfe>
 8005998:	2b50      	cmp	r3, #80	@ 0x50
 800599a:	d873      	bhi.n	8005a84 <HAL_TIM_ConfigClockSource+0x170>
 800599c:	2b40      	cmp	r3, #64	@ 0x40
 800599e:	d058      	beq.n	8005a52 <HAL_TIM_ConfigClockSource+0x13e>
 80059a0:	2b40      	cmp	r3, #64	@ 0x40
 80059a2:	d86f      	bhi.n	8005a84 <HAL_TIM_ConfigClockSource+0x170>
 80059a4:	2b30      	cmp	r3, #48	@ 0x30
 80059a6:	d064      	beq.n	8005a72 <HAL_TIM_ConfigClockSource+0x15e>
 80059a8:	2b30      	cmp	r3, #48	@ 0x30
 80059aa:	d86b      	bhi.n	8005a84 <HAL_TIM_ConfigClockSource+0x170>
 80059ac:	2b20      	cmp	r3, #32
 80059ae:	d060      	beq.n	8005a72 <HAL_TIM_ConfigClockSource+0x15e>
 80059b0:	2b20      	cmp	r3, #32
 80059b2:	d867      	bhi.n	8005a84 <HAL_TIM_ConfigClockSource+0x170>
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	d05c      	beq.n	8005a72 <HAL_TIM_ConfigClockSource+0x15e>
 80059b8:	2b10      	cmp	r3, #16
 80059ba:	d05a      	beq.n	8005a72 <HAL_TIM_ConfigClockSource+0x15e>
 80059bc:	e062      	b.n	8005a84 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80059c2:	683b      	ldr	r3, [r7, #0]
 80059c4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80059c6:	683b      	ldr	r3, [r7, #0]
 80059c8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80059ca:	683b      	ldr	r3, [r7, #0]
 80059cc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80059ce:	f000 f98b 	bl	8005ce8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	689b      	ldr	r3, [r3, #8]
 80059d8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80059da:	68bb      	ldr	r3, [r7, #8]
 80059dc:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80059e0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	68ba      	ldr	r2, [r7, #8]
 80059e8:	609a      	str	r2, [r3, #8]
      break;
 80059ea:	e04f      	b.n	8005a8c <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80059f0:	683b      	ldr	r3, [r7, #0]
 80059f2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80059f4:	683b      	ldr	r3, [r7, #0]
 80059f6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80059f8:	683b      	ldr	r3, [r7, #0]
 80059fa:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80059fc:	f000 f974 	bl	8005ce8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	689a      	ldr	r2, [r3, #8]
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005a0e:	609a      	str	r2, [r3, #8]
      break;
 8005a10:	e03c      	b.n	8005a8c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005a16:	683b      	ldr	r3, [r7, #0]
 8005a18:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005a1a:	683b      	ldr	r3, [r7, #0]
 8005a1c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005a1e:	461a      	mov	r2, r3
 8005a20:	f000 f8e8 	bl	8005bf4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	2150      	movs	r1, #80	@ 0x50
 8005a2a:	4618      	mov	r0, r3
 8005a2c:	f000 f941 	bl	8005cb2 <TIM_ITRx_SetConfig>
      break;
 8005a30:	e02c      	b.n	8005a8c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005a36:	683b      	ldr	r3, [r7, #0]
 8005a38:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005a3a:	683b      	ldr	r3, [r7, #0]
 8005a3c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005a3e:	461a      	mov	r2, r3
 8005a40:	f000 f907 	bl	8005c52 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	2160      	movs	r1, #96	@ 0x60
 8005a4a:	4618      	mov	r0, r3
 8005a4c:	f000 f931 	bl	8005cb2 <TIM_ITRx_SetConfig>
      break;
 8005a50:	e01c      	b.n	8005a8c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005a56:	683b      	ldr	r3, [r7, #0]
 8005a58:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005a5a:	683b      	ldr	r3, [r7, #0]
 8005a5c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005a5e:	461a      	mov	r2, r3
 8005a60:	f000 f8c8 	bl	8005bf4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	2140      	movs	r1, #64	@ 0x40
 8005a6a:	4618      	mov	r0, r3
 8005a6c:	f000 f921 	bl	8005cb2 <TIM_ITRx_SetConfig>
      break;
 8005a70:	e00c      	b.n	8005a8c <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	681a      	ldr	r2, [r3, #0]
 8005a76:	683b      	ldr	r3, [r7, #0]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	4619      	mov	r1, r3
 8005a7c:	4610      	mov	r0, r2
 8005a7e:	f000 f918 	bl	8005cb2 <TIM_ITRx_SetConfig>
      break;
 8005a82:	e003      	b.n	8005a8c <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8005a84:	2301      	movs	r3, #1
 8005a86:	73fb      	strb	r3, [r7, #15]
      break;
 8005a88:	e000      	b.n	8005a8c <HAL_TIM_ConfigClockSource+0x178>
      break;
 8005a8a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	2201      	movs	r2, #1
 8005a90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	2200      	movs	r2, #0
 8005a98:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005a9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a9e:	4618      	mov	r0, r3
 8005aa0:	3710      	adds	r7, #16
 8005aa2:	46bd      	mov	sp, r7
 8005aa4:	bd80      	pop	{r7, pc}
	...

08005aa8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005aa8:	b480      	push	{r7}
 8005aaa:	b085      	sub	sp, #20
 8005aac:	af00      	add	r7, sp, #0
 8005aae:	6078      	str	r0, [r7, #4]
 8005ab0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	4a46      	ldr	r2, [pc, #280]	@ (8005bd4 <TIM_Base_SetConfig+0x12c>)
 8005abc:	4293      	cmp	r3, r2
 8005abe:	d013      	beq.n	8005ae8 <TIM_Base_SetConfig+0x40>
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005ac6:	d00f      	beq.n	8005ae8 <TIM_Base_SetConfig+0x40>
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	4a43      	ldr	r2, [pc, #268]	@ (8005bd8 <TIM_Base_SetConfig+0x130>)
 8005acc:	4293      	cmp	r3, r2
 8005ace:	d00b      	beq.n	8005ae8 <TIM_Base_SetConfig+0x40>
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	4a42      	ldr	r2, [pc, #264]	@ (8005bdc <TIM_Base_SetConfig+0x134>)
 8005ad4:	4293      	cmp	r3, r2
 8005ad6:	d007      	beq.n	8005ae8 <TIM_Base_SetConfig+0x40>
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	4a41      	ldr	r2, [pc, #260]	@ (8005be0 <TIM_Base_SetConfig+0x138>)
 8005adc:	4293      	cmp	r3, r2
 8005ade:	d003      	beq.n	8005ae8 <TIM_Base_SetConfig+0x40>
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	4a40      	ldr	r2, [pc, #256]	@ (8005be4 <TIM_Base_SetConfig+0x13c>)
 8005ae4:	4293      	cmp	r3, r2
 8005ae6:	d108      	bne.n	8005afa <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005aee:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005af0:	683b      	ldr	r3, [r7, #0]
 8005af2:	685b      	ldr	r3, [r3, #4]
 8005af4:	68fa      	ldr	r2, [r7, #12]
 8005af6:	4313      	orrs	r3, r2
 8005af8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	4a35      	ldr	r2, [pc, #212]	@ (8005bd4 <TIM_Base_SetConfig+0x12c>)
 8005afe:	4293      	cmp	r3, r2
 8005b00:	d01f      	beq.n	8005b42 <TIM_Base_SetConfig+0x9a>
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005b08:	d01b      	beq.n	8005b42 <TIM_Base_SetConfig+0x9a>
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	4a32      	ldr	r2, [pc, #200]	@ (8005bd8 <TIM_Base_SetConfig+0x130>)
 8005b0e:	4293      	cmp	r3, r2
 8005b10:	d017      	beq.n	8005b42 <TIM_Base_SetConfig+0x9a>
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	4a31      	ldr	r2, [pc, #196]	@ (8005bdc <TIM_Base_SetConfig+0x134>)
 8005b16:	4293      	cmp	r3, r2
 8005b18:	d013      	beq.n	8005b42 <TIM_Base_SetConfig+0x9a>
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	4a30      	ldr	r2, [pc, #192]	@ (8005be0 <TIM_Base_SetConfig+0x138>)
 8005b1e:	4293      	cmp	r3, r2
 8005b20:	d00f      	beq.n	8005b42 <TIM_Base_SetConfig+0x9a>
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	4a2f      	ldr	r2, [pc, #188]	@ (8005be4 <TIM_Base_SetConfig+0x13c>)
 8005b26:	4293      	cmp	r3, r2
 8005b28:	d00b      	beq.n	8005b42 <TIM_Base_SetConfig+0x9a>
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	4a2e      	ldr	r2, [pc, #184]	@ (8005be8 <TIM_Base_SetConfig+0x140>)
 8005b2e:	4293      	cmp	r3, r2
 8005b30:	d007      	beq.n	8005b42 <TIM_Base_SetConfig+0x9a>
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	4a2d      	ldr	r2, [pc, #180]	@ (8005bec <TIM_Base_SetConfig+0x144>)
 8005b36:	4293      	cmp	r3, r2
 8005b38:	d003      	beq.n	8005b42 <TIM_Base_SetConfig+0x9a>
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	4a2c      	ldr	r2, [pc, #176]	@ (8005bf0 <TIM_Base_SetConfig+0x148>)
 8005b3e:	4293      	cmp	r3, r2
 8005b40:	d108      	bne.n	8005b54 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005b48:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005b4a:	683b      	ldr	r3, [r7, #0]
 8005b4c:	68db      	ldr	r3, [r3, #12]
 8005b4e:	68fa      	ldr	r2, [r7, #12]
 8005b50:	4313      	orrs	r3, r2
 8005b52:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005b5a:	683b      	ldr	r3, [r7, #0]
 8005b5c:	695b      	ldr	r3, [r3, #20]
 8005b5e:	4313      	orrs	r3, r2
 8005b60:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	68fa      	ldr	r2, [r7, #12]
 8005b66:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005b68:	683b      	ldr	r3, [r7, #0]
 8005b6a:	689a      	ldr	r2, [r3, #8]
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005b70:	683b      	ldr	r3, [r7, #0]
 8005b72:	681a      	ldr	r2, [r3, #0]
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	4a16      	ldr	r2, [pc, #88]	@ (8005bd4 <TIM_Base_SetConfig+0x12c>)
 8005b7c:	4293      	cmp	r3, r2
 8005b7e:	d00f      	beq.n	8005ba0 <TIM_Base_SetConfig+0xf8>
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	4a18      	ldr	r2, [pc, #96]	@ (8005be4 <TIM_Base_SetConfig+0x13c>)
 8005b84:	4293      	cmp	r3, r2
 8005b86:	d00b      	beq.n	8005ba0 <TIM_Base_SetConfig+0xf8>
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	4a17      	ldr	r2, [pc, #92]	@ (8005be8 <TIM_Base_SetConfig+0x140>)
 8005b8c:	4293      	cmp	r3, r2
 8005b8e:	d007      	beq.n	8005ba0 <TIM_Base_SetConfig+0xf8>
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	4a16      	ldr	r2, [pc, #88]	@ (8005bec <TIM_Base_SetConfig+0x144>)
 8005b94:	4293      	cmp	r3, r2
 8005b96:	d003      	beq.n	8005ba0 <TIM_Base_SetConfig+0xf8>
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	4a15      	ldr	r2, [pc, #84]	@ (8005bf0 <TIM_Base_SetConfig+0x148>)
 8005b9c:	4293      	cmp	r3, r2
 8005b9e:	d103      	bne.n	8005ba8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005ba0:	683b      	ldr	r3, [r7, #0]
 8005ba2:	691a      	ldr	r2, [r3, #16]
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	2201      	movs	r2, #1
 8005bac:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	691b      	ldr	r3, [r3, #16]
 8005bb2:	f003 0301 	and.w	r3, r3, #1
 8005bb6:	2b01      	cmp	r3, #1
 8005bb8:	d105      	bne.n	8005bc6 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	691b      	ldr	r3, [r3, #16]
 8005bbe:	f023 0201 	bic.w	r2, r3, #1
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	611a      	str	r2, [r3, #16]
  }
}
 8005bc6:	bf00      	nop
 8005bc8:	3714      	adds	r7, #20
 8005bca:	46bd      	mov	sp, r7
 8005bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bd0:	4770      	bx	lr
 8005bd2:	bf00      	nop
 8005bd4:	40012c00 	.word	0x40012c00
 8005bd8:	40000400 	.word	0x40000400
 8005bdc:	40000800 	.word	0x40000800
 8005be0:	40000c00 	.word	0x40000c00
 8005be4:	40013400 	.word	0x40013400
 8005be8:	40014000 	.word	0x40014000
 8005bec:	40014400 	.word	0x40014400
 8005bf0:	40014800 	.word	0x40014800

08005bf4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005bf4:	b480      	push	{r7}
 8005bf6:	b087      	sub	sp, #28
 8005bf8:	af00      	add	r7, sp, #0
 8005bfa:	60f8      	str	r0, [r7, #12]
 8005bfc:	60b9      	str	r1, [r7, #8]
 8005bfe:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	6a1b      	ldr	r3, [r3, #32]
 8005c04:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	6a1b      	ldr	r3, [r3, #32]
 8005c0a:	f023 0201 	bic.w	r2, r3, #1
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	699b      	ldr	r3, [r3, #24]
 8005c16:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005c18:	693b      	ldr	r3, [r7, #16]
 8005c1a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005c1e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	011b      	lsls	r3, r3, #4
 8005c24:	693a      	ldr	r2, [r7, #16]
 8005c26:	4313      	orrs	r3, r2
 8005c28:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005c2a:	697b      	ldr	r3, [r7, #20]
 8005c2c:	f023 030a 	bic.w	r3, r3, #10
 8005c30:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005c32:	697a      	ldr	r2, [r7, #20]
 8005c34:	68bb      	ldr	r3, [r7, #8]
 8005c36:	4313      	orrs	r3, r2
 8005c38:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	693a      	ldr	r2, [r7, #16]
 8005c3e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	697a      	ldr	r2, [r7, #20]
 8005c44:	621a      	str	r2, [r3, #32]
}
 8005c46:	bf00      	nop
 8005c48:	371c      	adds	r7, #28
 8005c4a:	46bd      	mov	sp, r7
 8005c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c50:	4770      	bx	lr

08005c52 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005c52:	b480      	push	{r7}
 8005c54:	b087      	sub	sp, #28
 8005c56:	af00      	add	r7, sp, #0
 8005c58:	60f8      	str	r0, [r7, #12]
 8005c5a:	60b9      	str	r1, [r7, #8]
 8005c5c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	6a1b      	ldr	r3, [r3, #32]
 8005c62:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	6a1b      	ldr	r3, [r3, #32]
 8005c68:	f023 0210 	bic.w	r2, r3, #16
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	699b      	ldr	r3, [r3, #24]
 8005c74:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005c76:	693b      	ldr	r3, [r7, #16]
 8005c78:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005c7c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	031b      	lsls	r3, r3, #12
 8005c82:	693a      	ldr	r2, [r7, #16]
 8005c84:	4313      	orrs	r3, r2
 8005c86:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005c88:	697b      	ldr	r3, [r7, #20]
 8005c8a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005c8e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005c90:	68bb      	ldr	r3, [r7, #8]
 8005c92:	011b      	lsls	r3, r3, #4
 8005c94:	697a      	ldr	r2, [r7, #20]
 8005c96:	4313      	orrs	r3, r2
 8005c98:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	693a      	ldr	r2, [r7, #16]
 8005c9e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	697a      	ldr	r2, [r7, #20]
 8005ca4:	621a      	str	r2, [r3, #32]
}
 8005ca6:	bf00      	nop
 8005ca8:	371c      	adds	r7, #28
 8005caa:	46bd      	mov	sp, r7
 8005cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cb0:	4770      	bx	lr

08005cb2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005cb2:	b480      	push	{r7}
 8005cb4:	b085      	sub	sp, #20
 8005cb6:	af00      	add	r7, sp, #0
 8005cb8:	6078      	str	r0, [r7, #4]
 8005cba:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	689b      	ldr	r3, [r3, #8]
 8005cc0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005cc8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005cca:	683a      	ldr	r2, [r7, #0]
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	4313      	orrs	r3, r2
 8005cd0:	f043 0307 	orr.w	r3, r3, #7
 8005cd4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	68fa      	ldr	r2, [r7, #12]
 8005cda:	609a      	str	r2, [r3, #8]
}
 8005cdc:	bf00      	nop
 8005cde:	3714      	adds	r7, #20
 8005ce0:	46bd      	mov	sp, r7
 8005ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ce6:	4770      	bx	lr

08005ce8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005ce8:	b480      	push	{r7}
 8005cea:	b087      	sub	sp, #28
 8005cec:	af00      	add	r7, sp, #0
 8005cee:	60f8      	str	r0, [r7, #12]
 8005cf0:	60b9      	str	r1, [r7, #8]
 8005cf2:	607a      	str	r2, [r7, #4]
 8005cf4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	689b      	ldr	r3, [r3, #8]
 8005cfa:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005cfc:	697b      	ldr	r3, [r7, #20]
 8005cfe:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005d02:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005d04:	683b      	ldr	r3, [r7, #0]
 8005d06:	021a      	lsls	r2, r3, #8
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	431a      	orrs	r2, r3
 8005d0c:	68bb      	ldr	r3, [r7, #8]
 8005d0e:	4313      	orrs	r3, r2
 8005d10:	697a      	ldr	r2, [r7, #20]
 8005d12:	4313      	orrs	r3, r2
 8005d14:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	697a      	ldr	r2, [r7, #20]
 8005d1a:	609a      	str	r2, [r3, #8]
}
 8005d1c:	bf00      	nop
 8005d1e:	371c      	adds	r7, #28
 8005d20:	46bd      	mov	sp, r7
 8005d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d26:	4770      	bx	lr

08005d28 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005d28:	b480      	push	{r7}
 8005d2a:	b085      	sub	sp, #20
 8005d2c:	af00      	add	r7, sp, #0
 8005d2e:	6078      	str	r0, [r7, #4]
 8005d30:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005d38:	2b01      	cmp	r3, #1
 8005d3a:	d101      	bne.n	8005d40 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005d3c:	2302      	movs	r3, #2
 8005d3e:	e068      	b.n	8005e12 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	2201      	movs	r2, #1
 8005d44:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	2202      	movs	r2, #2
 8005d4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	685b      	ldr	r3, [r3, #4]
 8005d56:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	689b      	ldr	r3, [r3, #8]
 8005d5e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	4a2e      	ldr	r2, [pc, #184]	@ (8005e20 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8005d66:	4293      	cmp	r3, r2
 8005d68:	d004      	beq.n	8005d74 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	4a2d      	ldr	r2, [pc, #180]	@ (8005e24 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8005d70:	4293      	cmp	r3, r2
 8005d72:	d108      	bne.n	8005d86 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8005d7a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005d7c:	683b      	ldr	r3, [r7, #0]
 8005d7e:	685b      	ldr	r3, [r3, #4]
 8005d80:	68fa      	ldr	r2, [r7, #12]
 8005d82:	4313      	orrs	r3, r2
 8005d84:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005d8c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005d8e:	683b      	ldr	r3, [r7, #0]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	68fa      	ldr	r2, [r7, #12]
 8005d94:	4313      	orrs	r3, r2
 8005d96:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	68fa      	ldr	r2, [r7, #12]
 8005d9e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	4a1e      	ldr	r2, [pc, #120]	@ (8005e20 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8005da6:	4293      	cmp	r3, r2
 8005da8:	d01d      	beq.n	8005de6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005db2:	d018      	beq.n	8005de6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	4a1b      	ldr	r2, [pc, #108]	@ (8005e28 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005dba:	4293      	cmp	r3, r2
 8005dbc:	d013      	beq.n	8005de6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	4a1a      	ldr	r2, [pc, #104]	@ (8005e2c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005dc4:	4293      	cmp	r3, r2
 8005dc6:	d00e      	beq.n	8005de6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	4a18      	ldr	r2, [pc, #96]	@ (8005e30 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8005dce:	4293      	cmp	r3, r2
 8005dd0:	d009      	beq.n	8005de6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	4a13      	ldr	r2, [pc, #76]	@ (8005e24 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8005dd8:	4293      	cmp	r3, r2
 8005dda:	d004      	beq.n	8005de6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	4a14      	ldr	r2, [pc, #80]	@ (8005e34 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8005de2:	4293      	cmp	r3, r2
 8005de4:	d10c      	bne.n	8005e00 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005de6:	68bb      	ldr	r3, [r7, #8]
 8005de8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005dec:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005dee:	683b      	ldr	r3, [r7, #0]
 8005df0:	689b      	ldr	r3, [r3, #8]
 8005df2:	68ba      	ldr	r2, [r7, #8]
 8005df4:	4313      	orrs	r3, r2
 8005df6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	68ba      	ldr	r2, [r7, #8]
 8005dfe:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	2201      	movs	r2, #1
 8005e04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	2200      	movs	r2, #0
 8005e0c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005e10:	2300      	movs	r3, #0
}
 8005e12:	4618      	mov	r0, r3
 8005e14:	3714      	adds	r7, #20
 8005e16:	46bd      	mov	sp, r7
 8005e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e1c:	4770      	bx	lr
 8005e1e:	bf00      	nop
 8005e20:	40012c00 	.word	0x40012c00
 8005e24:	40013400 	.word	0x40013400
 8005e28:	40000400 	.word	0x40000400
 8005e2c:	40000800 	.word	0x40000800
 8005e30:	40000c00 	.word	0x40000c00
 8005e34:	40014000 	.word	0x40014000

08005e38 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005e38:	b580      	push	{r7, lr}
 8005e3a:	b082      	sub	sp, #8
 8005e3c:	af00      	add	r7, sp, #0
 8005e3e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	d101      	bne.n	8005e4a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005e46:	2301      	movs	r3, #1
 8005e48:	e040      	b.n	8005ecc <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d106      	bne.n	8005e60 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	2200      	movs	r2, #0
 8005e56:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005e5a:	6878      	ldr	r0, [r7, #4]
 8005e5c:	f7fb fa6a 	bl	8001334 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	2224      	movs	r2, #36	@ 0x24
 8005e64:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	681a      	ldr	r2, [r3, #0]
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	f022 0201 	bic.w	r2, r2, #1
 8005e74:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d002      	beq.n	8005e84 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8005e7e:	6878      	ldr	r0, [r7, #4]
 8005e80:	f000 fb6a 	bl	8006558 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005e84:	6878      	ldr	r0, [r7, #4]
 8005e86:	f000 f8af 	bl	8005fe8 <UART_SetConfig>
 8005e8a:	4603      	mov	r3, r0
 8005e8c:	2b01      	cmp	r3, #1
 8005e8e:	d101      	bne.n	8005e94 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8005e90:	2301      	movs	r3, #1
 8005e92:	e01b      	b.n	8005ecc <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	685a      	ldr	r2, [r3, #4]
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005ea2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	689a      	ldr	r2, [r3, #8]
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005eb2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	681a      	ldr	r2, [r3, #0]
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	f042 0201 	orr.w	r2, r2, #1
 8005ec2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005ec4:	6878      	ldr	r0, [r7, #4]
 8005ec6:	f000 fbe9 	bl	800669c <UART_CheckIdleState>
 8005eca:	4603      	mov	r3, r0
}
 8005ecc:	4618      	mov	r0, r3
 8005ece:	3708      	adds	r7, #8
 8005ed0:	46bd      	mov	sp, r7
 8005ed2:	bd80      	pop	{r7, pc}

08005ed4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005ed4:	b580      	push	{r7, lr}
 8005ed6:	b08a      	sub	sp, #40	@ 0x28
 8005ed8:	af02      	add	r7, sp, #8
 8005eda:	60f8      	str	r0, [r7, #12]
 8005edc:	60b9      	str	r1, [r7, #8]
 8005ede:	603b      	str	r3, [r7, #0]
 8005ee0:	4613      	mov	r3, r2
 8005ee2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005ee8:	2b20      	cmp	r3, #32
 8005eea:	d177      	bne.n	8005fdc <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8005eec:	68bb      	ldr	r3, [r7, #8]
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	d002      	beq.n	8005ef8 <HAL_UART_Transmit+0x24>
 8005ef2:	88fb      	ldrh	r3, [r7, #6]
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	d101      	bne.n	8005efc <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8005ef8:	2301      	movs	r3, #1
 8005efa:	e070      	b.n	8005fde <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	2200      	movs	r2, #0
 8005f00:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	2221      	movs	r2, #33	@ 0x21
 8005f08:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005f0a:	f7fb fcc5 	bl	8001898 <HAL_GetTick>
 8005f0e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	88fa      	ldrh	r2, [r7, #6]
 8005f14:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	88fa      	ldrh	r2, [r7, #6]
 8005f1c:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	689b      	ldr	r3, [r3, #8]
 8005f24:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005f28:	d108      	bne.n	8005f3c <HAL_UART_Transmit+0x68>
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	691b      	ldr	r3, [r3, #16]
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d104      	bne.n	8005f3c <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8005f32:	2300      	movs	r3, #0
 8005f34:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005f36:	68bb      	ldr	r3, [r7, #8]
 8005f38:	61bb      	str	r3, [r7, #24]
 8005f3a:	e003      	b.n	8005f44 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8005f3c:	68bb      	ldr	r3, [r7, #8]
 8005f3e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005f40:	2300      	movs	r3, #0
 8005f42:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005f44:	e02f      	b.n	8005fa6 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005f46:	683b      	ldr	r3, [r7, #0]
 8005f48:	9300      	str	r3, [sp, #0]
 8005f4a:	697b      	ldr	r3, [r7, #20]
 8005f4c:	2200      	movs	r2, #0
 8005f4e:	2180      	movs	r1, #128	@ 0x80
 8005f50:	68f8      	ldr	r0, [r7, #12]
 8005f52:	f000 fc4b 	bl	80067ec <UART_WaitOnFlagUntilTimeout>
 8005f56:	4603      	mov	r3, r0
 8005f58:	2b00      	cmp	r3, #0
 8005f5a:	d004      	beq.n	8005f66 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	2220      	movs	r2, #32
 8005f60:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8005f62:	2303      	movs	r3, #3
 8005f64:	e03b      	b.n	8005fde <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8005f66:	69fb      	ldr	r3, [r7, #28]
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	d10b      	bne.n	8005f84 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005f6c:	69bb      	ldr	r3, [r7, #24]
 8005f6e:	881a      	ldrh	r2, [r3, #0]
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005f78:	b292      	uxth	r2, r2
 8005f7a:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8005f7c:	69bb      	ldr	r3, [r7, #24]
 8005f7e:	3302      	adds	r3, #2
 8005f80:	61bb      	str	r3, [r7, #24]
 8005f82:	e007      	b.n	8005f94 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005f84:	69fb      	ldr	r3, [r7, #28]
 8005f86:	781a      	ldrb	r2, [r3, #0]
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8005f8e:	69fb      	ldr	r3, [r7, #28]
 8005f90:	3301      	adds	r3, #1
 8005f92:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8005f9a:	b29b      	uxth	r3, r3
 8005f9c:	3b01      	subs	r3, #1
 8005f9e:	b29a      	uxth	r2, r3
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8005fac:	b29b      	uxth	r3, r3
 8005fae:	2b00      	cmp	r3, #0
 8005fb0:	d1c9      	bne.n	8005f46 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005fb2:	683b      	ldr	r3, [r7, #0]
 8005fb4:	9300      	str	r3, [sp, #0]
 8005fb6:	697b      	ldr	r3, [r7, #20]
 8005fb8:	2200      	movs	r2, #0
 8005fba:	2140      	movs	r1, #64	@ 0x40
 8005fbc:	68f8      	ldr	r0, [r7, #12]
 8005fbe:	f000 fc15 	bl	80067ec <UART_WaitOnFlagUntilTimeout>
 8005fc2:	4603      	mov	r3, r0
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	d004      	beq.n	8005fd2 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	2220      	movs	r2, #32
 8005fcc:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8005fce:	2303      	movs	r3, #3
 8005fd0:	e005      	b.n	8005fde <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	2220      	movs	r2, #32
 8005fd6:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8005fd8:	2300      	movs	r3, #0
 8005fda:	e000      	b.n	8005fde <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8005fdc:	2302      	movs	r3, #2
  }
}
 8005fde:	4618      	mov	r0, r3
 8005fe0:	3720      	adds	r7, #32
 8005fe2:	46bd      	mov	sp, r7
 8005fe4:	bd80      	pop	{r7, pc}
	...

08005fe8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005fe8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005fec:	b08a      	sub	sp, #40	@ 0x28
 8005fee:	af00      	add	r7, sp, #0
 8005ff0:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005ff2:	2300      	movs	r3, #0
 8005ff4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	689a      	ldr	r2, [r3, #8]
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	691b      	ldr	r3, [r3, #16]
 8006000:	431a      	orrs	r2, r3
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	695b      	ldr	r3, [r3, #20]
 8006006:	431a      	orrs	r2, r3
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	69db      	ldr	r3, [r3, #28]
 800600c:	4313      	orrs	r3, r2
 800600e:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	681a      	ldr	r2, [r3, #0]
 8006016:	4ba4      	ldr	r3, [pc, #656]	@ (80062a8 <UART_SetConfig+0x2c0>)
 8006018:	4013      	ands	r3, r2
 800601a:	68fa      	ldr	r2, [r7, #12]
 800601c:	6812      	ldr	r2, [r2, #0]
 800601e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006020:	430b      	orrs	r3, r1
 8006022:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	685b      	ldr	r3, [r3, #4]
 800602a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	68da      	ldr	r2, [r3, #12]
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	430a      	orrs	r2, r1
 8006038:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	699b      	ldr	r3, [r3, #24]
 800603e:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	4a99      	ldr	r2, [pc, #612]	@ (80062ac <UART_SetConfig+0x2c4>)
 8006046:	4293      	cmp	r3, r2
 8006048:	d004      	beq.n	8006054 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	6a1b      	ldr	r3, [r3, #32]
 800604e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006050:	4313      	orrs	r3, r2
 8006052:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	689b      	ldr	r3, [r3, #8]
 800605a:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006064:	430a      	orrs	r2, r1
 8006066:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	4a90      	ldr	r2, [pc, #576]	@ (80062b0 <UART_SetConfig+0x2c8>)
 800606e:	4293      	cmp	r3, r2
 8006070:	d126      	bne.n	80060c0 <UART_SetConfig+0xd8>
 8006072:	4b90      	ldr	r3, [pc, #576]	@ (80062b4 <UART_SetConfig+0x2cc>)
 8006074:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006078:	f003 0303 	and.w	r3, r3, #3
 800607c:	2b03      	cmp	r3, #3
 800607e:	d81b      	bhi.n	80060b8 <UART_SetConfig+0xd0>
 8006080:	a201      	add	r2, pc, #4	@ (adr r2, 8006088 <UART_SetConfig+0xa0>)
 8006082:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006086:	bf00      	nop
 8006088:	08006099 	.word	0x08006099
 800608c:	080060a9 	.word	0x080060a9
 8006090:	080060a1 	.word	0x080060a1
 8006094:	080060b1 	.word	0x080060b1
 8006098:	2301      	movs	r3, #1
 800609a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800609e:	e116      	b.n	80062ce <UART_SetConfig+0x2e6>
 80060a0:	2302      	movs	r3, #2
 80060a2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80060a6:	e112      	b.n	80062ce <UART_SetConfig+0x2e6>
 80060a8:	2304      	movs	r3, #4
 80060aa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80060ae:	e10e      	b.n	80062ce <UART_SetConfig+0x2e6>
 80060b0:	2308      	movs	r3, #8
 80060b2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80060b6:	e10a      	b.n	80062ce <UART_SetConfig+0x2e6>
 80060b8:	2310      	movs	r3, #16
 80060ba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80060be:	e106      	b.n	80062ce <UART_SetConfig+0x2e6>
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	4a7c      	ldr	r2, [pc, #496]	@ (80062b8 <UART_SetConfig+0x2d0>)
 80060c6:	4293      	cmp	r3, r2
 80060c8:	d138      	bne.n	800613c <UART_SetConfig+0x154>
 80060ca:	4b7a      	ldr	r3, [pc, #488]	@ (80062b4 <UART_SetConfig+0x2cc>)
 80060cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80060d0:	f003 030c 	and.w	r3, r3, #12
 80060d4:	2b0c      	cmp	r3, #12
 80060d6:	d82d      	bhi.n	8006134 <UART_SetConfig+0x14c>
 80060d8:	a201      	add	r2, pc, #4	@ (adr r2, 80060e0 <UART_SetConfig+0xf8>)
 80060da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80060de:	bf00      	nop
 80060e0:	08006115 	.word	0x08006115
 80060e4:	08006135 	.word	0x08006135
 80060e8:	08006135 	.word	0x08006135
 80060ec:	08006135 	.word	0x08006135
 80060f0:	08006125 	.word	0x08006125
 80060f4:	08006135 	.word	0x08006135
 80060f8:	08006135 	.word	0x08006135
 80060fc:	08006135 	.word	0x08006135
 8006100:	0800611d 	.word	0x0800611d
 8006104:	08006135 	.word	0x08006135
 8006108:	08006135 	.word	0x08006135
 800610c:	08006135 	.word	0x08006135
 8006110:	0800612d 	.word	0x0800612d
 8006114:	2300      	movs	r3, #0
 8006116:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800611a:	e0d8      	b.n	80062ce <UART_SetConfig+0x2e6>
 800611c:	2302      	movs	r3, #2
 800611e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006122:	e0d4      	b.n	80062ce <UART_SetConfig+0x2e6>
 8006124:	2304      	movs	r3, #4
 8006126:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800612a:	e0d0      	b.n	80062ce <UART_SetConfig+0x2e6>
 800612c:	2308      	movs	r3, #8
 800612e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006132:	e0cc      	b.n	80062ce <UART_SetConfig+0x2e6>
 8006134:	2310      	movs	r3, #16
 8006136:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800613a:	e0c8      	b.n	80062ce <UART_SetConfig+0x2e6>
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	4a5e      	ldr	r2, [pc, #376]	@ (80062bc <UART_SetConfig+0x2d4>)
 8006142:	4293      	cmp	r3, r2
 8006144:	d125      	bne.n	8006192 <UART_SetConfig+0x1aa>
 8006146:	4b5b      	ldr	r3, [pc, #364]	@ (80062b4 <UART_SetConfig+0x2cc>)
 8006148:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800614c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8006150:	2b30      	cmp	r3, #48	@ 0x30
 8006152:	d016      	beq.n	8006182 <UART_SetConfig+0x19a>
 8006154:	2b30      	cmp	r3, #48	@ 0x30
 8006156:	d818      	bhi.n	800618a <UART_SetConfig+0x1a2>
 8006158:	2b20      	cmp	r3, #32
 800615a:	d00a      	beq.n	8006172 <UART_SetConfig+0x18a>
 800615c:	2b20      	cmp	r3, #32
 800615e:	d814      	bhi.n	800618a <UART_SetConfig+0x1a2>
 8006160:	2b00      	cmp	r3, #0
 8006162:	d002      	beq.n	800616a <UART_SetConfig+0x182>
 8006164:	2b10      	cmp	r3, #16
 8006166:	d008      	beq.n	800617a <UART_SetConfig+0x192>
 8006168:	e00f      	b.n	800618a <UART_SetConfig+0x1a2>
 800616a:	2300      	movs	r3, #0
 800616c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006170:	e0ad      	b.n	80062ce <UART_SetConfig+0x2e6>
 8006172:	2302      	movs	r3, #2
 8006174:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006178:	e0a9      	b.n	80062ce <UART_SetConfig+0x2e6>
 800617a:	2304      	movs	r3, #4
 800617c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006180:	e0a5      	b.n	80062ce <UART_SetConfig+0x2e6>
 8006182:	2308      	movs	r3, #8
 8006184:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006188:	e0a1      	b.n	80062ce <UART_SetConfig+0x2e6>
 800618a:	2310      	movs	r3, #16
 800618c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006190:	e09d      	b.n	80062ce <UART_SetConfig+0x2e6>
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	4a4a      	ldr	r2, [pc, #296]	@ (80062c0 <UART_SetConfig+0x2d8>)
 8006198:	4293      	cmp	r3, r2
 800619a:	d125      	bne.n	80061e8 <UART_SetConfig+0x200>
 800619c:	4b45      	ldr	r3, [pc, #276]	@ (80062b4 <UART_SetConfig+0x2cc>)
 800619e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80061a2:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80061a6:	2bc0      	cmp	r3, #192	@ 0xc0
 80061a8:	d016      	beq.n	80061d8 <UART_SetConfig+0x1f0>
 80061aa:	2bc0      	cmp	r3, #192	@ 0xc0
 80061ac:	d818      	bhi.n	80061e0 <UART_SetConfig+0x1f8>
 80061ae:	2b80      	cmp	r3, #128	@ 0x80
 80061b0:	d00a      	beq.n	80061c8 <UART_SetConfig+0x1e0>
 80061b2:	2b80      	cmp	r3, #128	@ 0x80
 80061b4:	d814      	bhi.n	80061e0 <UART_SetConfig+0x1f8>
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	d002      	beq.n	80061c0 <UART_SetConfig+0x1d8>
 80061ba:	2b40      	cmp	r3, #64	@ 0x40
 80061bc:	d008      	beq.n	80061d0 <UART_SetConfig+0x1e8>
 80061be:	e00f      	b.n	80061e0 <UART_SetConfig+0x1f8>
 80061c0:	2300      	movs	r3, #0
 80061c2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80061c6:	e082      	b.n	80062ce <UART_SetConfig+0x2e6>
 80061c8:	2302      	movs	r3, #2
 80061ca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80061ce:	e07e      	b.n	80062ce <UART_SetConfig+0x2e6>
 80061d0:	2304      	movs	r3, #4
 80061d2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80061d6:	e07a      	b.n	80062ce <UART_SetConfig+0x2e6>
 80061d8:	2308      	movs	r3, #8
 80061da:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80061de:	e076      	b.n	80062ce <UART_SetConfig+0x2e6>
 80061e0:	2310      	movs	r3, #16
 80061e2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80061e6:	e072      	b.n	80062ce <UART_SetConfig+0x2e6>
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	4a35      	ldr	r2, [pc, #212]	@ (80062c4 <UART_SetConfig+0x2dc>)
 80061ee:	4293      	cmp	r3, r2
 80061f0:	d12a      	bne.n	8006248 <UART_SetConfig+0x260>
 80061f2:	4b30      	ldr	r3, [pc, #192]	@ (80062b4 <UART_SetConfig+0x2cc>)
 80061f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80061f8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80061fc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006200:	d01a      	beq.n	8006238 <UART_SetConfig+0x250>
 8006202:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006206:	d81b      	bhi.n	8006240 <UART_SetConfig+0x258>
 8006208:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800620c:	d00c      	beq.n	8006228 <UART_SetConfig+0x240>
 800620e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006212:	d815      	bhi.n	8006240 <UART_SetConfig+0x258>
 8006214:	2b00      	cmp	r3, #0
 8006216:	d003      	beq.n	8006220 <UART_SetConfig+0x238>
 8006218:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800621c:	d008      	beq.n	8006230 <UART_SetConfig+0x248>
 800621e:	e00f      	b.n	8006240 <UART_SetConfig+0x258>
 8006220:	2300      	movs	r3, #0
 8006222:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006226:	e052      	b.n	80062ce <UART_SetConfig+0x2e6>
 8006228:	2302      	movs	r3, #2
 800622a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800622e:	e04e      	b.n	80062ce <UART_SetConfig+0x2e6>
 8006230:	2304      	movs	r3, #4
 8006232:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006236:	e04a      	b.n	80062ce <UART_SetConfig+0x2e6>
 8006238:	2308      	movs	r3, #8
 800623a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800623e:	e046      	b.n	80062ce <UART_SetConfig+0x2e6>
 8006240:	2310      	movs	r3, #16
 8006242:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006246:	e042      	b.n	80062ce <UART_SetConfig+0x2e6>
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	4a17      	ldr	r2, [pc, #92]	@ (80062ac <UART_SetConfig+0x2c4>)
 800624e:	4293      	cmp	r3, r2
 8006250:	d13a      	bne.n	80062c8 <UART_SetConfig+0x2e0>
 8006252:	4b18      	ldr	r3, [pc, #96]	@ (80062b4 <UART_SetConfig+0x2cc>)
 8006254:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006258:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800625c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006260:	d01a      	beq.n	8006298 <UART_SetConfig+0x2b0>
 8006262:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006266:	d81b      	bhi.n	80062a0 <UART_SetConfig+0x2b8>
 8006268:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800626c:	d00c      	beq.n	8006288 <UART_SetConfig+0x2a0>
 800626e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006272:	d815      	bhi.n	80062a0 <UART_SetConfig+0x2b8>
 8006274:	2b00      	cmp	r3, #0
 8006276:	d003      	beq.n	8006280 <UART_SetConfig+0x298>
 8006278:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800627c:	d008      	beq.n	8006290 <UART_SetConfig+0x2a8>
 800627e:	e00f      	b.n	80062a0 <UART_SetConfig+0x2b8>
 8006280:	2300      	movs	r3, #0
 8006282:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006286:	e022      	b.n	80062ce <UART_SetConfig+0x2e6>
 8006288:	2302      	movs	r3, #2
 800628a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800628e:	e01e      	b.n	80062ce <UART_SetConfig+0x2e6>
 8006290:	2304      	movs	r3, #4
 8006292:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006296:	e01a      	b.n	80062ce <UART_SetConfig+0x2e6>
 8006298:	2308      	movs	r3, #8
 800629a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800629e:	e016      	b.n	80062ce <UART_SetConfig+0x2e6>
 80062a0:	2310      	movs	r3, #16
 80062a2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80062a6:	e012      	b.n	80062ce <UART_SetConfig+0x2e6>
 80062a8:	efff69f3 	.word	0xefff69f3
 80062ac:	40008000 	.word	0x40008000
 80062b0:	40013800 	.word	0x40013800
 80062b4:	40021000 	.word	0x40021000
 80062b8:	40004400 	.word	0x40004400
 80062bc:	40004800 	.word	0x40004800
 80062c0:	40004c00 	.word	0x40004c00
 80062c4:	40005000 	.word	0x40005000
 80062c8:	2310      	movs	r3, #16
 80062ca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	4a9f      	ldr	r2, [pc, #636]	@ (8006550 <UART_SetConfig+0x568>)
 80062d4:	4293      	cmp	r3, r2
 80062d6:	d17a      	bne.n	80063ce <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80062d8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80062dc:	2b08      	cmp	r3, #8
 80062de:	d824      	bhi.n	800632a <UART_SetConfig+0x342>
 80062e0:	a201      	add	r2, pc, #4	@ (adr r2, 80062e8 <UART_SetConfig+0x300>)
 80062e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80062e6:	bf00      	nop
 80062e8:	0800630d 	.word	0x0800630d
 80062ec:	0800632b 	.word	0x0800632b
 80062f0:	08006315 	.word	0x08006315
 80062f4:	0800632b 	.word	0x0800632b
 80062f8:	0800631b 	.word	0x0800631b
 80062fc:	0800632b 	.word	0x0800632b
 8006300:	0800632b 	.word	0x0800632b
 8006304:	0800632b 	.word	0x0800632b
 8006308:	08006323 	.word	0x08006323
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800630c:	f7fe fc40 	bl	8004b90 <HAL_RCC_GetPCLK1Freq>
 8006310:	61f8      	str	r0, [r7, #28]
        break;
 8006312:	e010      	b.n	8006336 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006314:	4b8f      	ldr	r3, [pc, #572]	@ (8006554 <UART_SetConfig+0x56c>)
 8006316:	61fb      	str	r3, [r7, #28]
        break;
 8006318:	e00d      	b.n	8006336 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800631a:	f7fe fba1 	bl	8004a60 <HAL_RCC_GetSysClockFreq>
 800631e:	61f8      	str	r0, [r7, #28]
        break;
 8006320:	e009      	b.n	8006336 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006322:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006326:	61fb      	str	r3, [r7, #28]
        break;
 8006328:	e005      	b.n	8006336 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 800632a:	2300      	movs	r3, #0
 800632c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800632e:	2301      	movs	r3, #1
 8006330:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8006334:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006336:	69fb      	ldr	r3, [r7, #28]
 8006338:	2b00      	cmp	r3, #0
 800633a:	f000 80fb 	beq.w	8006534 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	685a      	ldr	r2, [r3, #4]
 8006342:	4613      	mov	r3, r2
 8006344:	005b      	lsls	r3, r3, #1
 8006346:	4413      	add	r3, r2
 8006348:	69fa      	ldr	r2, [r7, #28]
 800634a:	429a      	cmp	r2, r3
 800634c:	d305      	bcc.n	800635a <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	685b      	ldr	r3, [r3, #4]
 8006352:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8006354:	69fa      	ldr	r2, [r7, #28]
 8006356:	429a      	cmp	r2, r3
 8006358:	d903      	bls.n	8006362 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 800635a:	2301      	movs	r3, #1
 800635c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8006360:	e0e8      	b.n	8006534 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8006362:	69fb      	ldr	r3, [r7, #28]
 8006364:	2200      	movs	r2, #0
 8006366:	461c      	mov	r4, r3
 8006368:	4615      	mov	r5, r2
 800636a:	f04f 0200 	mov.w	r2, #0
 800636e:	f04f 0300 	mov.w	r3, #0
 8006372:	022b      	lsls	r3, r5, #8
 8006374:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8006378:	0222      	lsls	r2, r4, #8
 800637a:	68f9      	ldr	r1, [r7, #12]
 800637c:	6849      	ldr	r1, [r1, #4]
 800637e:	0849      	lsrs	r1, r1, #1
 8006380:	2000      	movs	r0, #0
 8006382:	4688      	mov	r8, r1
 8006384:	4681      	mov	r9, r0
 8006386:	eb12 0a08 	adds.w	sl, r2, r8
 800638a:	eb43 0b09 	adc.w	fp, r3, r9
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	685b      	ldr	r3, [r3, #4]
 8006392:	2200      	movs	r2, #0
 8006394:	603b      	str	r3, [r7, #0]
 8006396:	607a      	str	r2, [r7, #4]
 8006398:	e9d7 2300 	ldrd	r2, r3, [r7]
 800639c:	4650      	mov	r0, sl
 800639e:	4659      	mov	r1, fp
 80063a0:	f7f9 ff66 	bl	8000270 <__aeabi_uldivmod>
 80063a4:	4602      	mov	r2, r0
 80063a6:	460b      	mov	r3, r1
 80063a8:	4613      	mov	r3, r2
 80063aa:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80063ac:	69bb      	ldr	r3, [r7, #24]
 80063ae:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80063b2:	d308      	bcc.n	80063c6 <UART_SetConfig+0x3de>
 80063b4:	69bb      	ldr	r3, [r7, #24]
 80063b6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80063ba:	d204      	bcs.n	80063c6 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	69ba      	ldr	r2, [r7, #24]
 80063c2:	60da      	str	r2, [r3, #12]
 80063c4:	e0b6      	b.n	8006534 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 80063c6:	2301      	movs	r3, #1
 80063c8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80063cc:	e0b2      	b.n	8006534 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	69db      	ldr	r3, [r3, #28]
 80063d2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80063d6:	d15e      	bne.n	8006496 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 80063d8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80063dc:	2b08      	cmp	r3, #8
 80063de:	d828      	bhi.n	8006432 <UART_SetConfig+0x44a>
 80063e0:	a201      	add	r2, pc, #4	@ (adr r2, 80063e8 <UART_SetConfig+0x400>)
 80063e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80063e6:	bf00      	nop
 80063e8:	0800640d 	.word	0x0800640d
 80063ec:	08006415 	.word	0x08006415
 80063f0:	0800641d 	.word	0x0800641d
 80063f4:	08006433 	.word	0x08006433
 80063f8:	08006423 	.word	0x08006423
 80063fc:	08006433 	.word	0x08006433
 8006400:	08006433 	.word	0x08006433
 8006404:	08006433 	.word	0x08006433
 8006408:	0800642b 	.word	0x0800642b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800640c:	f7fe fbc0 	bl	8004b90 <HAL_RCC_GetPCLK1Freq>
 8006410:	61f8      	str	r0, [r7, #28]
        break;
 8006412:	e014      	b.n	800643e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006414:	f7fe fbd2 	bl	8004bbc <HAL_RCC_GetPCLK2Freq>
 8006418:	61f8      	str	r0, [r7, #28]
        break;
 800641a:	e010      	b.n	800643e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800641c:	4b4d      	ldr	r3, [pc, #308]	@ (8006554 <UART_SetConfig+0x56c>)
 800641e:	61fb      	str	r3, [r7, #28]
        break;
 8006420:	e00d      	b.n	800643e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006422:	f7fe fb1d 	bl	8004a60 <HAL_RCC_GetSysClockFreq>
 8006426:	61f8      	str	r0, [r7, #28]
        break;
 8006428:	e009      	b.n	800643e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800642a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800642e:	61fb      	str	r3, [r7, #28]
        break;
 8006430:	e005      	b.n	800643e <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8006432:	2300      	movs	r3, #0
 8006434:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8006436:	2301      	movs	r3, #1
 8006438:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800643c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800643e:	69fb      	ldr	r3, [r7, #28]
 8006440:	2b00      	cmp	r3, #0
 8006442:	d077      	beq.n	8006534 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006444:	69fb      	ldr	r3, [r7, #28]
 8006446:	005a      	lsls	r2, r3, #1
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	685b      	ldr	r3, [r3, #4]
 800644c:	085b      	lsrs	r3, r3, #1
 800644e:	441a      	add	r2, r3
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	685b      	ldr	r3, [r3, #4]
 8006454:	fbb2 f3f3 	udiv	r3, r2, r3
 8006458:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800645a:	69bb      	ldr	r3, [r7, #24]
 800645c:	2b0f      	cmp	r3, #15
 800645e:	d916      	bls.n	800648e <UART_SetConfig+0x4a6>
 8006460:	69bb      	ldr	r3, [r7, #24]
 8006462:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006466:	d212      	bcs.n	800648e <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006468:	69bb      	ldr	r3, [r7, #24]
 800646a:	b29b      	uxth	r3, r3
 800646c:	f023 030f 	bic.w	r3, r3, #15
 8006470:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006472:	69bb      	ldr	r3, [r7, #24]
 8006474:	085b      	lsrs	r3, r3, #1
 8006476:	b29b      	uxth	r3, r3
 8006478:	f003 0307 	and.w	r3, r3, #7
 800647c:	b29a      	uxth	r2, r3
 800647e:	8afb      	ldrh	r3, [r7, #22]
 8006480:	4313      	orrs	r3, r2
 8006482:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	8afa      	ldrh	r2, [r7, #22]
 800648a:	60da      	str	r2, [r3, #12]
 800648c:	e052      	b.n	8006534 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800648e:	2301      	movs	r3, #1
 8006490:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8006494:	e04e      	b.n	8006534 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006496:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800649a:	2b08      	cmp	r3, #8
 800649c:	d827      	bhi.n	80064ee <UART_SetConfig+0x506>
 800649e:	a201      	add	r2, pc, #4	@ (adr r2, 80064a4 <UART_SetConfig+0x4bc>)
 80064a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80064a4:	080064c9 	.word	0x080064c9
 80064a8:	080064d1 	.word	0x080064d1
 80064ac:	080064d9 	.word	0x080064d9
 80064b0:	080064ef 	.word	0x080064ef
 80064b4:	080064df 	.word	0x080064df
 80064b8:	080064ef 	.word	0x080064ef
 80064bc:	080064ef 	.word	0x080064ef
 80064c0:	080064ef 	.word	0x080064ef
 80064c4:	080064e7 	.word	0x080064e7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80064c8:	f7fe fb62 	bl	8004b90 <HAL_RCC_GetPCLK1Freq>
 80064cc:	61f8      	str	r0, [r7, #28]
        break;
 80064ce:	e014      	b.n	80064fa <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80064d0:	f7fe fb74 	bl	8004bbc <HAL_RCC_GetPCLK2Freq>
 80064d4:	61f8      	str	r0, [r7, #28]
        break;
 80064d6:	e010      	b.n	80064fa <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80064d8:	4b1e      	ldr	r3, [pc, #120]	@ (8006554 <UART_SetConfig+0x56c>)
 80064da:	61fb      	str	r3, [r7, #28]
        break;
 80064dc:	e00d      	b.n	80064fa <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80064de:	f7fe fabf 	bl	8004a60 <HAL_RCC_GetSysClockFreq>
 80064e2:	61f8      	str	r0, [r7, #28]
        break;
 80064e4:	e009      	b.n	80064fa <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80064e6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80064ea:	61fb      	str	r3, [r7, #28]
        break;
 80064ec:	e005      	b.n	80064fa <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 80064ee:	2300      	movs	r3, #0
 80064f0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80064f2:	2301      	movs	r3, #1
 80064f4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80064f8:	bf00      	nop
    }

    if (pclk != 0U)
 80064fa:	69fb      	ldr	r3, [r7, #28]
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d019      	beq.n	8006534 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	685b      	ldr	r3, [r3, #4]
 8006504:	085a      	lsrs	r2, r3, #1
 8006506:	69fb      	ldr	r3, [r7, #28]
 8006508:	441a      	add	r2, r3
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	685b      	ldr	r3, [r3, #4]
 800650e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006512:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006514:	69bb      	ldr	r3, [r7, #24]
 8006516:	2b0f      	cmp	r3, #15
 8006518:	d909      	bls.n	800652e <UART_SetConfig+0x546>
 800651a:	69bb      	ldr	r3, [r7, #24]
 800651c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006520:	d205      	bcs.n	800652e <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006522:	69bb      	ldr	r3, [r7, #24]
 8006524:	b29a      	uxth	r2, r3
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	60da      	str	r2, [r3, #12]
 800652c:	e002      	b.n	8006534 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800652e:	2301      	movs	r3, #1
 8006530:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	2200      	movs	r2, #0
 8006538:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	2200      	movs	r2, #0
 800653e:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8006540:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8006544:	4618      	mov	r0, r3
 8006546:	3728      	adds	r7, #40	@ 0x28
 8006548:	46bd      	mov	sp, r7
 800654a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800654e:	bf00      	nop
 8006550:	40008000 	.word	0x40008000
 8006554:	00f42400 	.word	0x00f42400

08006558 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006558:	b480      	push	{r7}
 800655a:	b083      	sub	sp, #12
 800655c:	af00      	add	r7, sp, #0
 800655e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006564:	f003 0308 	and.w	r3, r3, #8
 8006568:	2b00      	cmp	r3, #0
 800656a:	d00a      	beq.n	8006582 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	685b      	ldr	r3, [r3, #4]
 8006572:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	430a      	orrs	r2, r1
 8006580:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006586:	f003 0301 	and.w	r3, r3, #1
 800658a:	2b00      	cmp	r3, #0
 800658c:	d00a      	beq.n	80065a4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	685b      	ldr	r3, [r3, #4]
 8006594:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	430a      	orrs	r2, r1
 80065a2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065a8:	f003 0302 	and.w	r3, r3, #2
 80065ac:	2b00      	cmp	r3, #0
 80065ae:	d00a      	beq.n	80065c6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	685b      	ldr	r3, [r3, #4]
 80065b6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	430a      	orrs	r2, r1
 80065c4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065ca:	f003 0304 	and.w	r3, r3, #4
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d00a      	beq.n	80065e8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	685b      	ldr	r3, [r3, #4]
 80065d8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	430a      	orrs	r2, r1
 80065e6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065ec:	f003 0310 	and.w	r3, r3, #16
 80065f0:	2b00      	cmp	r3, #0
 80065f2:	d00a      	beq.n	800660a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	689b      	ldr	r3, [r3, #8]
 80065fa:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	430a      	orrs	r2, r1
 8006608:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800660e:	f003 0320 	and.w	r3, r3, #32
 8006612:	2b00      	cmp	r3, #0
 8006614:	d00a      	beq.n	800662c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	689b      	ldr	r3, [r3, #8]
 800661c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	430a      	orrs	r2, r1
 800662a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006630:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006634:	2b00      	cmp	r3, #0
 8006636:	d01a      	beq.n	800666e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	685b      	ldr	r3, [r3, #4]
 800663e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	430a      	orrs	r2, r1
 800664c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006652:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006656:	d10a      	bne.n	800666e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	685b      	ldr	r3, [r3, #4]
 800665e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	430a      	orrs	r2, r1
 800666c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006672:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006676:	2b00      	cmp	r3, #0
 8006678:	d00a      	beq.n	8006690 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	685b      	ldr	r3, [r3, #4]
 8006680:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	430a      	orrs	r2, r1
 800668e:	605a      	str	r2, [r3, #4]
  }
}
 8006690:	bf00      	nop
 8006692:	370c      	adds	r7, #12
 8006694:	46bd      	mov	sp, r7
 8006696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800669a:	4770      	bx	lr

0800669c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800669c:	b580      	push	{r7, lr}
 800669e:	b098      	sub	sp, #96	@ 0x60
 80066a0:	af02      	add	r7, sp, #8
 80066a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	2200      	movs	r2, #0
 80066a8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80066ac:	f7fb f8f4 	bl	8001898 <HAL_GetTick>
 80066b0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	f003 0308 	and.w	r3, r3, #8
 80066bc:	2b08      	cmp	r3, #8
 80066be:	d12e      	bne.n	800671e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80066c0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80066c4:	9300      	str	r3, [sp, #0]
 80066c6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80066c8:	2200      	movs	r2, #0
 80066ca:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80066ce:	6878      	ldr	r0, [r7, #4]
 80066d0:	f000 f88c 	bl	80067ec <UART_WaitOnFlagUntilTimeout>
 80066d4:	4603      	mov	r3, r0
 80066d6:	2b00      	cmp	r3, #0
 80066d8:	d021      	beq.n	800671e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80066e2:	e853 3f00 	ldrex	r3, [r3]
 80066e6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80066e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80066ea:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80066ee:	653b      	str	r3, [r7, #80]	@ 0x50
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	461a      	mov	r2, r3
 80066f6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80066f8:	647b      	str	r3, [r7, #68]	@ 0x44
 80066fa:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066fc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80066fe:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006700:	e841 2300 	strex	r3, r2, [r1]
 8006704:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006706:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006708:	2b00      	cmp	r3, #0
 800670a:	d1e6      	bne.n	80066da <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	2220      	movs	r2, #32
 8006710:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	2200      	movs	r2, #0
 8006716:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800671a:	2303      	movs	r3, #3
 800671c:	e062      	b.n	80067e4 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	f003 0304 	and.w	r3, r3, #4
 8006728:	2b04      	cmp	r3, #4
 800672a:	d149      	bne.n	80067c0 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800672c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006730:	9300      	str	r3, [sp, #0]
 8006732:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006734:	2200      	movs	r2, #0
 8006736:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800673a:	6878      	ldr	r0, [r7, #4]
 800673c:	f000 f856 	bl	80067ec <UART_WaitOnFlagUntilTimeout>
 8006740:	4603      	mov	r3, r0
 8006742:	2b00      	cmp	r3, #0
 8006744:	d03c      	beq.n	80067c0 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800674c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800674e:	e853 3f00 	ldrex	r3, [r3]
 8006752:	623b      	str	r3, [r7, #32]
   return(result);
 8006754:	6a3b      	ldr	r3, [r7, #32]
 8006756:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800675a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	461a      	mov	r2, r3
 8006762:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006764:	633b      	str	r3, [r7, #48]	@ 0x30
 8006766:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006768:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800676a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800676c:	e841 2300 	strex	r3, r2, [r1]
 8006770:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006772:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006774:	2b00      	cmp	r3, #0
 8006776:	d1e6      	bne.n	8006746 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	3308      	adds	r3, #8
 800677e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006780:	693b      	ldr	r3, [r7, #16]
 8006782:	e853 3f00 	ldrex	r3, [r3]
 8006786:	60fb      	str	r3, [r7, #12]
   return(result);
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	f023 0301 	bic.w	r3, r3, #1
 800678e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	3308      	adds	r3, #8
 8006796:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006798:	61fa      	str	r2, [r7, #28]
 800679a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800679c:	69b9      	ldr	r1, [r7, #24]
 800679e:	69fa      	ldr	r2, [r7, #28]
 80067a0:	e841 2300 	strex	r3, r2, [r1]
 80067a4:	617b      	str	r3, [r7, #20]
   return(result);
 80067a6:	697b      	ldr	r3, [r7, #20]
 80067a8:	2b00      	cmp	r3, #0
 80067aa:	d1e5      	bne.n	8006778 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	2220      	movs	r2, #32
 80067b0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	2200      	movs	r2, #0
 80067b8:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80067bc:	2303      	movs	r3, #3
 80067be:	e011      	b.n	80067e4 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	2220      	movs	r2, #32
 80067c4:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	2220      	movs	r2, #32
 80067ca:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	2200      	movs	r2, #0
 80067d2:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	2200      	movs	r2, #0
 80067d8:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	2200      	movs	r2, #0
 80067de:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80067e2:	2300      	movs	r3, #0
}
 80067e4:	4618      	mov	r0, r3
 80067e6:	3758      	adds	r7, #88	@ 0x58
 80067e8:	46bd      	mov	sp, r7
 80067ea:	bd80      	pop	{r7, pc}

080067ec <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80067ec:	b580      	push	{r7, lr}
 80067ee:	b084      	sub	sp, #16
 80067f0:	af00      	add	r7, sp, #0
 80067f2:	60f8      	str	r0, [r7, #12]
 80067f4:	60b9      	str	r1, [r7, #8]
 80067f6:	603b      	str	r3, [r7, #0]
 80067f8:	4613      	mov	r3, r2
 80067fa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80067fc:	e04f      	b.n	800689e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80067fe:	69bb      	ldr	r3, [r7, #24]
 8006800:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006804:	d04b      	beq.n	800689e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006806:	f7fb f847 	bl	8001898 <HAL_GetTick>
 800680a:	4602      	mov	r2, r0
 800680c:	683b      	ldr	r3, [r7, #0]
 800680e:	1ad3      	subs	r3, r2, r3
 8006810:	69ba      	ldr	r2, [r7, #24]
 8006812:	429a      	cmp	r2, r3
 8006814:	d302      	bcc.n	800681c <UART_WaitOnFlagUntilTimeout+0x30>
 8006816:	69bb      	ldr	r3, [r7, #24]
 8006818:	2b00      	cmp	r3, #0
 800681a:	d101      	bne.n	8006820 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800681c:	2303      	movs	r3, #3
 800681e:	e04e      	b.n	80068be <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	f003 0304 	and.w	r3, r3, #4
 800682a:	2b00      	cmp	r3, #0
 800682c:	d037      	beq.n	800689e <UART_WaitOnFlagUntilTimeout+0xb2>
 800682e:	68bb      	ldr	r3, [r7, #8]
 8006830:	2b80      	cmp	r3, #128	@ 0x80
 8006832:	d034      	beq.n	800689e <UART_WaitOnFlagUntilTimeout+0xb2>
 8006834:	68bb      	ldr	r3, [r7, #8]
 8006836:	2b40      	cmp	r3, #64	@ 0x40
 8006838:	d031      	beq.n	800689e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800683a:	68fb      	ldr	r3, [r7, #12]
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	69db      	ldr	r3, [r3, #28]
 8006840:	f003 0308 	and.w	r3, r3, #8
 8006844:	2b08      	cmp	r3, #8
 8006846:	d110      	bne.n	800686a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	2208      	movs	r2, #8
 800684e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006850:	68f8      	ldr	r0, [r7, #12]
 8006852:	f000 f838 	bl	80068c6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006856:	68fb      	ldr	r3, [r7, #12]
 8006858:	2208      	movs	r2, #8
 800685a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	2200      	movs	r2, #0
 8006862:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8006866:	2301      	movs	r3, #1
 8006868:	e029      	b.n	80068be <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	69db      	ldr	r3, [r3, #28]
 8006870:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006874:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006878:	d111      	bne.n	800689e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800687a:	68fb      	ldr	r3, [r7, #12]
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006882:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006884:	68f8      	ldr	r0, [r7, #12]
 8006886:	f000 f81e 	bl	80068c6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800688a:	68fb      	ldr	r3, [r7, #12]
 800688c:	2220      	movs	r2, #32
 800688e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	2200      	movs	r2, #0
 8006896:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800689a:	2303      	movs	r3, #3
 800689c:	e00f      	b.n	80068be <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	69da      	ldr	r2, [r3, #28]
 80068a4:	68bb      	ldr	r3, [r7, #8]
 80068a6:	4013      	ands	r3, r2
 80068a8:	68ba      	ldr	r2, [r7, #8]
 80068aa:	429a      	cmp	r2, r3
 80068ac:	bf0c      	ite	eq
 80068ae:	2301      	moveq	r3, #1
 80068b0:	2300      	movne	r3, #0
 80068b2:	b2db      	uxtb	r3, r3
 80068b4:	461a      	mov	r2, r3
 80068b6:	79fb      	ldrb	r3, [r7, #7]
 80068b8:	429a      	cmp	r2, r3
 80068ba:	d0a0      	beq.n	80067fe <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80068bc:	2300      	movs	r3, #0
}
 80068be:	4618      	mov	r0, r3
 80068c0:	3710      	adds	r7, #16
 80068c2:	46bd      	mov	sp, r7
 80068c4:	bd80      	pop	{r7, pc}

080068c6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80068c6:	b480      	push	{r7}
 80068c8:	b095      	sub	sp, #84	@ 0x54
 80068ca:	af00      	add	r7, sp, #0
 80068cc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80068d6:	e853 3f00 	ldrex	r3, [r3]
 80068da:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80068dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068de:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80068e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	461a      	mov	r2, r3
 80068ea:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80068ec:	643b      	str	r3, [r7, #64]	@ 0x40
 80068ee:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068f0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80068f2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80068f4:	e841 2300 	strex	r3, r2, [r1]
 80068f8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80068fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	d1e6      	bne.n	80068ce <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	3308      	adds	r3, #8
 8006906:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006908:	6a3b      	ldr	r3, [r7, #32]
 800690a:	e853 3f00 	ldrex	r3, [r3]
 800690e:	61fb      	str	r3, [r7, #28]
   return(result);
 8006910:	69fb      	ldr	r3, [r7, #28]
 8006912:	f023 0301 	bic.w	r3, r3, #1
 8006916:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	3308      	adds	r3, #8
 800691e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006920:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006922:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006924:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006926:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006928:	e841 2300 	strex	r3, r2, [r1]
 800692c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800692e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006930:	2b00      	cmp	r3, #0
 8006932:	d1e5      	bne.n	8006900 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006938:	2b01      	cmp	r3, #1
 800693a:	d118      	bne.n	800696e <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	e853 3f00 	ldrex	r3, [r3]
 8006948:	60bb      	str	r3, [r7, #8]
   return(result);
 800694a:	68bb      	ldr	r3, [r7, #8]
 800694c:	f023 0310 	bic.w	r3, r3, #16
 8006950:	647b      	str	r3, [r7, #68]	@ 0x44
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	461a      	mov	r2, r3
 8006958:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800695a:	61bb      	str	r3, [r7, #24]
 800695c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800695e:	6979      	ldr	r1, [r7, #20]
 8006960:	69ba      	ldr	r2, [r7, #24]
 8006962:	e841 2300 	strex	r3, r2, [r1]
 8006966:	613b      	str	r3, [r7, #16]
   return(result);
 8006968:	693b      	ldr	r3, [r7, #16]
 800696a:	2b00      	cmp	r3, #0
 800696c:	d1e6      	bne.n	800693c <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	2220      	movs	r2, #32
 8006972:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	2200      	movs	r2, #0
 800697a:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	2200      	movs	r2, #0
 8006980:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8006982:	bf00      	nop
 8006984:	3754      	adds	r7, #84	@ 0x54
 8006986:	46bd      	mov	sp, r7
 8006988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800698c:	4770      	bx	lr

0800698e <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800698e:	b084      	sub	sp, #16
 8006990:	b580      	push	{r7, lr}
 8006992:	b084      	sub	sp, #16
 8006994:	af00      	add	r7, sp, #0
 8006996:	6078      	str	r0, [r7, #4]
 8006998:	f107 001c 	add.w	r0, r7, #28
 800699c:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  /* Select FS Embedded PHY */
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	68db      	ldr	r3, [r3, #12]
 80069a4:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	60da      	str	r2, [r3, #12]

  /* Reset after a PHY select */
  ret = USB_CoreReset(USBx);
 80069ac:	6878      	ldr	r0, [r7, #4]
 80069ae:	f000 fa69 	bl	8006e84 <USB_CoreReset>
 80069b2:	4603      	mov	r3, r0
 80069b4:	73fb      	strb	r3, [r7, #15]

  if (cfg.battery_charging_enable == 0U)
 80069b6:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80069ba:	2b00      	cmp	r3, #0
 80069bc:	d106      	bne.n	80069cc <USB_CoreInit+0x3e>
  {
    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80069c2:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	639a      	str	r2, [r3, #56]	@ 0x38
 80069ca:	e005      	b.n	80069d8 <USB_CoreInit+0x4a>
  }
  else
  {
    /* Deactivate the USB Transceiver */
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80069d0:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return ret;
 80069d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80069da:	4618      	mov	r0, r3
 80069dc:	3710      	adds	r7, #16
 80069de:	46bd      	mov	sp, r7
 80069e0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80069e4:	b004      	add	sp, #16
 80069e6:	4770      	bx	lr

080069e8 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80069e8:	b480      	push	{r7}
 80069ea:	b083      	sub	sp, #12
 80069ec:	af00      	add	r7, sp, #0
 80069ee:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	689b      	ldr	r3, [r3, #8]
 80069f4:	f023 0201 	bic.w	r2, r3, #1
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80069fc:	2300      	movs	r3, #0
}
 80069fe:	4618      	mov	r0, r3
 8006a00:	370c      	adds	r7, #12
 8006a02:	46bd      	mov	sp, r7
 8006a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a08:	4770      	bx	lr

08006a0a <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_ModeTypeDef mode)
{
 8006a0a:	b580      	push	{r7, lr}
 8006a0c:	b084      	sub	sp, #16
 8006a0e:	af00      	add	r7, sp, #0
 8006a10:	6078      	str	r0, [r7, #4]
 8006a12:	460b      	mov	r3, r1
 8006a14:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8006a16:	2300      	movs	r3, #0
 8006a18:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	68db      	ldr	r3, [r3, #12]
 8006a1e:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8006a26:	78fb      	ldrb	r3, [r7, #3]
 8006a28:	2b01      	cmp	r3, #1
 8006a2a:	d115      	bne.n	8006a58 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	68db      	ldr	r3, [r3, #12]
 8006a30:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006a38:	200a      	movs	r0, #10
 8006a3a:	f7fa ff39 	bl	80018b0 <HAL_Delay>
      ms += 10U;
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	330a      	adds	r3, #10
 8006a42:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8006a44:	6878      	ldr	r0, [r7, #4]
 8006a46:	f000 fa0f 	bl	8006e68 <USB_GetMode>
 8006a4a:	4603      	mov	r3, r0
 8006a4c:	2b01      	cmp	r3, #1
 8006a4e:	d01e      	beq.n	8006a8e <USB_SetCurrentMode+0x84>
 8006a50:	68fb      	ldr	r3, [r7, #12]
 8006a52:	2bc7      	cmp	r3, #199	@ 0xc7
 8006a54:	d9f0      	bls.n	8006a38 <USB_SetCurrentMode+0x2e>
 8006a56:	e01a      	b.n	8006a8e <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8006a58:	78fb      	ldrb	r3, [r7, #3]
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	d115      	bne.n	8006a8a <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	68db      	ldr	r3, [r3, #12]
 8006a62:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006a6a:	200a      	movs	r0, #10
 8006a6c:	f7fa ff20 	bl	80018b0 <HAL_Delay>
      ms += 10U;
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	330a      	adds	r3, #10
 8006a74:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8006a76:	6878      	ldr	r0, [r7, #4]
 8006a78:	f000 f9f6 	bl	8006e68 <USB_GetMode>
 8006a7c:	4603      	mov	r3, r0
 8006a7e:	2b00      	cmp	r3, #0
 8006a80:	d005      	beq.n	8006a8e <USB_SetCurrentMode+0x84>
 8006a82:	68fb      	ldr	r3, [r7, #12]
 8006a84:	2bc7      	cmp	r3, #199	@ 0xc7
 8006a86:	d9f0      	bls.n	8006a6a <USB_SetCurrentMode+0x60>
 8006a88:	e001      	b.n	8006a8e <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8006a8a:	2301      	movs	r3, #1
 8006a8c:	e005      	b.n	8006a9a <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8006a8e:	68fb      	ldr	r3, [r7, #12]
 8006a90:	2bc8      	cmp	r3, #200	@ 0xc8
 8006a92:	d101      	bne.n	8006a98 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8006a94:	2301      	movs	r3, #1
 8006a96:	e000      	b.n	8006a9a <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8006a98:	2300      	movs	r3, #0
}
 8006a9a:	4618      	mov	r0, r3
 8006a9c:	3710      	adds	r7, #16
 8006a9e:	46bd      	mov	sp, r7
 8006aa0:	bd80      	pop	{r7, pc}
	...

08006aa4 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006aa4:	b084      	sub	sp, #16
 8006aa6:	b580      	push	{r7, lr}
 8006aa8:	b086      	sub	sp, #24
 8006aaa:	af00      	add	r7, sp, #0
 8006aac:	6078      	str	r0, [r7, #4]
 8006aae:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8006ab2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8006ab6:	2300      	movs	r3, #0
 8006ab8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8006abe:	2300      	movs	r3, #0
 8006ac0:	613b      	str	r3, [r7, #16]
 8006ac2:	e009      	b.n	8006ad8 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8006ac4:	687a      	ldr	r2, [r7, #4]
 8006ac6:	693b      	ldr	r3, [r7, #16]
 8006ac8:	3340      	adds	r3, #64	@ 0x40
 8006aca:	009b      	lsls	r3, r3, #2
 8006acc:	4413      	add	r3, r2
 8006ace:	2200      	movs	r2, #0
 8006ad0:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8006ad2:	693b      	ldr	r3, [r7, #16]
 8006ad4:	3301      	adds	r3, #1
 8006ad6:	613b      	str	r3, [r7, #16]
 8006ad8:	693b      	ldr	r3, [r7, #16]
 8006ada:	2b0e      	cmp	r3, #14
 8006adc:	d9f2      	bls.n	8006ac4 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8006ade:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8006ae2:	2b00      	cmp	r3, #0
 8006ae4:	d11c      	bne.n	8006b20 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006aec:	685b      	ldr	r3, [r3, #4]
 8006aee:	68fa      	ldr	r2, [r7, #12]
 8006af0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006af4:	f043 0302 	orr.w	r3, r3, #2
 8006af8:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006afe:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	601a      	str	r2, [r3, #0]
 8006b1e:	e005      	b.n	8006b2c <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b24:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8006b2c:	68fb      	ldr	r3, [r7, #12]
 8006b2e:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8006b32:	461a      	mov	r2, r3
 8006b34:	2300      	movs	r3, #0
 8006b36:	6013      	str	r3, [r2, #0]

  /* Set Core speed to Full speed mode */
  (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8006b38:	2103      	movs	r1, #3
 8006b3a:	6878      	ldr	r0, [r7, #4]
 8006b3c:	f000 f95a 	bl	8006df4 <USB_SetDevSpeed>

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8006b40:	2110      	movs	r1, #16
 8006b42:	6878      	ldr	r0, [r7, #4]
 8006b44:	f000 f8f6 	bl	8006d34 <USB_FlushTxFifo>
 8006b48:	4603      	mov	r3, r0
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	d001      	beq.n	8006b52 <USB_DevInit+0xae>
  {
    ret = HAL_ERROR;
 8006b4e:	2301      	movs	r3, #1
 8006b50:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8006b52:	6878      	ldr	r0, [r7, #4]
 8006b54:	f000 f920 	bl	8006d98 <USB_FlushRxFifo>
 8006b58:	4603      	mov	r3, r0
 8006b5a:	2b00      	cmp	r3, #0
 8006b5c:	d001      	beq.n	8006b62 <USB_DevInit+0xbe>
  {
    ret = HAL_ERROR;
 8006b5e:	2301      	movs	r3, #1
 8006b60:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006b68:	461a      	mov	r2, r3
 8006b6a:	2300      	movs	r3, #0
 8006b6c:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8006b6e:	68fb      	ldr	r3, [r7, #12]
 8006b70:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006b74:	461a      	mov	r2, r3
 8006b76:	2300      	movs	r3, #0
 8006b78:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006b80:	461a      	mov	r2, r3
 8006b82:	2300      	movs	r3, #0
 8006b84:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006b86:	2300      	movs	r3, #0
 8006b88:	613b      	str	r3, [r7, #16]
 8006b8a:	e043      	b.n	8006c14 <USB_DevInit+0x170>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006b8c:	693b      	ldr	r3, [r7, #16]
 8006b8e:	015a      	lsls	r2, r3, #5
 8006b90:	68fb      	ldr	r3, [r7, #12]
 8006b92:	4413      	add	r3, r2
 8006b94:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006b9e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006ba2:	d118      	bne.n	8006bd6 <USB_DevInit+0x132>
    {
      if (i == 0U)
 8006ba4:	693b      	ldr	r3, [r7, #16]
 8006ba6:	2b00      	cmp	r3, #0
 8006ba8:	d10a      	bne.n	8006bc0 <USB_DevInit+0x11c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8006baa:	693b      	ldr	r3, [r7, #16]
 8006bac:	015a      	lsls	r2, r3, #5
 8006bae:	68fb      	ldr	r3, [r7, #12]
 8006bb0:	4413      	add	r3, r2
 8006bb2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006bb6:	461a      	mov	r2, r3
 8006bb8:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8006bbc:	6013      	str	r3, [r2, #0]
 8006bbe:	e013      	b.n	8006be8 <USB_DevInit+0x144>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8006bc0:	693b      	ldr	r3, [r7, #16]
 8006bc2:	015a      	lsls	r2, r3, #5
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	4413      	add	r3, r2
 8006bc8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006bcc:	461a      	mov	r2, r3
 8006bce:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8006bd2:	6013      	str	r3, [r2, #0]
 8006bd4:	e008      	b.n	8006be8 <USB_DevInit+0x144>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8006bd6:	693b      	ldr	r3, [r7, #16]
 8006bd8:	015a      	lsls	r2, r3, #5
 8006bda:	68fb      	ldr	r3, [r7, #12]
 8006bdc:	4413      	add	r3, r2
 8006bde:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006be2:	461a      	mov	r2, r3
 8006be4:	2300      	movs	r3, #0
 8006be6:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8006be8:	693b      	ldr	r3, [r7, #16]
 8006bea:	015a      	lsls	r2, r3, #5
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	4413      	add	r3, r2
 8006bf0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006bf4:	461a      	mov	r2, r3
 8006bf6:	2300      	movs	r3, #0
 8006bf8:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8006bfa:	693b      	ldr	r3, [r7, #16]
 8006bfc:	015a      	lsls	r2, r3, #5
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	4413      	add	r3, r2
 8006c02:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006c06:	461a      	mov	r2, r3
 8006c08:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8006c0c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006c0e:	693b      	ldr	r3, [r7, #16]
 8006c10:	3301      	adds	r3, #1
 8006c12:	613b      	str	r3, [r7, #16]
 8006c14:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8006c18:	461a      	mov	r2, r3
 8006c1a:	693b      	ldr	r3, [r7, #16]
 8006c1c:	4293      	cmp	r3, r2
 8006c1e:	d3b5      	bcc.n	8006b8c <USB_DevInit+0xe8>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006c20:	2300      	movs	r3, #0
 8006c22:	613b      	str	r3, [r7, #16]
 8006c24:	e043      	b.n	8006cae <USB_DevInit+0x20a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006c26:	693b      	ldr	r3, [r7, #16]
 8006c28:	015a      	lsls	r2, r3, #5
 8006c2a:	68fb      	ldr	r3, [r7, #12]
 8006c2c:	4413      	add	r3, r2
 8006c2e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006c38:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006c3c:	d118      	bne.n	8006c70 <USB_DevInit+0x1cc>
    {
      if (i == 0U)
 8006c3e:	693b      	ldr	r3, [r7, #16]
 8006c40:	2b00      	cmp	r3, #0
 8006c42:	d10a      	bne.n	8006c5a <USB_DevInit+0x1b6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8006c44:	693b      	ldr	r3, [r7, #16]
 8006c46:	015a      	lsls	r2, r3, #5
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	4413      	add	r3, r2
 8006c4c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006c50:	461a      	mov	r2, r3
 8006c52:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8006c56:	6013      	str	r3, [r2, #0]
 8006c58:	e013      	b.n	8006c82 <USB_DevInit+0x1de>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8006c5a:	693b      	ldr	r3, [r7, #16]
 8006c5c:	015a      	lsls	r2, r3, #5
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	4413      	add	r3, r2
 8006c62:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006c66:	461a      	mov	r2, r3
 8006c68:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8006c6c:	6013      	str	r3, [r2, #0]
 8006c6e:	e008      	b.n	8006c82 <USB_DevInit+0x1de>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8006c70:	693b      	ldr	r3, [r7, #16]
 8006c72:	015a      	lsls	r2, r3, #5
 8006c74:	68fb      	ldr	r3, [r7, #12]
 8006c76:	4413      	add	r3, r2
 8006c78:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006c7c:	461a      	mov	r2, r3
 8006c7e:	2300      	movs	r3, #0
 8006c80:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8006c82:	693b      	ldr	r3, [r7, #16]
 8006c84:	015a      	lsls	r2, r3, #5
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	4413      	add	r3, r2
 8006c8a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006c8e:	461a      	mov	r2, r3
 8006c90:	2300      	movs	r3, #0
 8006c92:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8006c94:	693b      	ldr	r3, [r7, #16]
 8006c96:	015a      	lsls	r2, r3, #5
 8006c98:	68fb      	ldr	r3, [r7, #12]
 8006c9a:	4413      	add	r3, r2
 8006c9c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006ca0:	461a      	mov	r2, r3
 8006ca2:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8006ca6:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006ca8:	693b      	ldr	r3, [r7, #16]
 8006caa:	3301      	adds	r3, #1
 8006cac:	613b      	str	r3, [r7, #16]
 8006cae:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8006cb2:	461a      	mov	r2, r3
 8006cb4:	693b      	ldr	r3, [r7, #16]
 8006cb6:	4293      	cmp	r3, r2
 8006cb8:	d3b5      	bcc.n	8006c26 <USB_DevInit+0x182>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8006cba:	68fb      	ldr	r3, [r7, #12]
 8006cbc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006cc0:	691b      	ldr	r3, [r3, #16]
 8006cc2:	68fa      	ldr	r2, [r7, #12]
 8006cc4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006cc8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006ccc:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	2200      	movs	r2, #0
 8006cd2:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8006cda:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	699b      	ldr	r3, [r3, #24]
 8006ce0:	f043 0210 	orr.w	r2, r3, #16
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	619a      	str	r2, [r3, #24]

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	699a      	ldr	r2, [r3, #24]
 8006cec:	4b10      	ldr	r3, [pc, #64]	@ (8006d30 <USB_DevInit+0x28c>)
 8006cee:	4313      	orrs	r3, r2
 8006cf0:	687a      	ldr	r2, [r7, #4]
 8006cf2:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8006cf4:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8006cf8:	2b00      	cmp	r3, #0
 8006cfa:	d005      	beq.n	8006d08 <USB_DevInit+0x264>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	699b      	ldr	r3, [r3, #24]
 8006d00:	f043 0208 	orr.w	r2, r3, #8
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8006d08:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8006d0c:	2b01      	cmp	r3, #1
 8006d0e:	d107      	bne.n	8006d20 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	699b      	ldr	r3, [r3, #24]
 8006d14:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006d18:	f043 0304 	orr.w	r3, r3, #4
 8006d1c:	687a      	ldr	r2, [r7, #4]
 8006d1e:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8006d20:	7dfb      	ldrb	r3, [r7, #23]
}
 8006d22:	4618      	mov	r0, r3
 8006d24:	3718      	adds	r7, #24
 8006d26:	46bd      	mov	sp, r7
 8006d28:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006d2c:	b004      	add	sp, #16
 8006d2e:	4770      	bx	lr
 8006d30:	803c3800 	.word	0x803c3800

08006d34 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8006d34:	b480      	push	{r7}
 8006d36:	b085      	sub	sp, #20
 8006d38:	af00      	add	r7, sp, #0
 8006d3a:	6078      	str	r0, [r7, #4]
 8006d3c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8006d3e:	2300      	movs	r3, #0
 8006d40:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	3301      	adds	r3, #1
 8006d46:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006d48:	68fb      	ldr	r3, [r7, #12]
 8006d4a:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006d4e:	d901      	bls.n	8006d54 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8006d50:	2303      	movs	r3, #3
 8006d52:	e01b      	b.n	8006d8c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	691b      	ldr	r3, [r3, #16]
 8006d58:	2b00      	cmp	r3, #0
 8006d5a:	daf2      	bge.n	8006d42 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8006d5c:	2300      	movs	r3, #0
 8006d5e:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8006d60:	683b      	ldr	r3, [r7, #0]
 8006d62:	019b      	lsls	r3, r3, #6
 8006d64:	f043 0220 	orr.w	r2, r3, #32
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	3301      	adds	r3, #1
 8006d70:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006d72:	68fb      	ldr	r3, [r7, #12]
 8006d74:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006d78:	d901      	bls.n	8006d7e <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8006d7a:	2303      	movs	r3, #3
 8006d7c:	e006      	b.n	8006d8c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	691b      	ldr	r3, [r3, #16]
 8006d82:	f003 0320 	and.w	r3, r3, #32
 8006d86:	2b20      	cmp	r3, #32
 8006d88:	d0f0      	beq.n	8006d6c <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8006d8a:	2300      	movs	r3, #0
}
 8006d8c:	4618      	mov	r0, r3
 8006d8e:	3714      	adds	r7, #20
 8006d90:	46bd      	mov	sp, r7
 8006d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d96:	4770      	bx	lr

08006d98 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8006d98:	b480      	push	{r7}
 8006d9a:	b085      	sub	sp, #20
 8006d9c:	af00      	add	r7, sp, #0
 8006d9e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006da0:	2300      	movs	r3, #0
 8006da2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	3301      	adds	r3, #1
 8006da8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006daa:	68fb      	ldr	r3, [r7, #12]
 8006dac:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006db0:	d901      	bls.n	8006db6 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8006db2:	2303      	movs	r3, #3
 8006db4:	e018      	b.n	8006de8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	691b      	ldr	r3, [r3, #16]
 8006dba:	2b00      	cmp	r3, #0
 8006dbc:	daf2      	bge.n	8006da4 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8006dbe:	2300      	movs	r3, #0
 8006dc0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	2210      	movs	r2, #16
 8006dc6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006dc8:	68fb      	ldr	r3, [r7, #12]
 8006dca:	3301      	adds	r3, #1
 8006dcc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006dd4:	d901      	bls.n	8006dda <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8006dd6:	2303      	movs	r3, #3
 8006dd8:	e006      	b.n	8006de8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	691b      	ldr	r3, [r3, #16]
 8006dde:	f003 0310 	and.w	r3, r3, #16
 8006de2:	2b10      	cmp	r3, #16
 8006de4:	d0f0      	beq.n	8006dc8 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8006de6:	2300      	movs	r3, #0
}
 8006de8:	4618      	mov	r0, r3
 8006dea:	3714      	adds	r7, #20
 8006dec:	46bd      	mov	sp, r7
 8006dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006df2:	4770      	bx	lr

08006df4 <USB_SetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8006df4:	b480      	push	{r7}
 8006df6:	b085      	sub	sp, #20
 8006df8:	af00      	add	r7, sp, #0
 8006dfa:	6078      	str	r0, [r7, #4]
 8006dfc:	460b      	mov	r3, r1
 8006dfe:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8006e04:	68fb      	ldr	r3, [r7, #12]
 8006e06:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006e0a:	681a      	ldr	r2, [r3, #0]
 8006e0c:	78fb      	ldrb	r3, [r7, #3]
 8006e0e:	68f9      	ldr	r1, [r7, #12]
 8006e10:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006e14:	4313      	orrs	r3, r2
 8006e16:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8006e18:	2300      	movs	r3, #0
}
 8006e1a:	4618      	mov	r0, r3
 8006e1c:	3714      	adds	r7, #20
 8006e1e:	46bd      	mov	sp, r7
 8006e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e24:	4770      	bx	lr

08006e26 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8006e26:	b480      	push	{r7}
 8006e28:	b085      	sub	sp, #20
 8006e2a:	af00      	add	r7, sp, #0
 8006e2c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8006e32:	68fb      	ldr	r3, [r7, #12]
 8006e34:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	68fa      	ldr	r2, [r7, #12]
 8006e3c:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8006e40:	f023 0303 	bic.w	r3, r3, #3
 8006e44:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006e4c:	685b      	ldr	r3, [r3, #4]
 8006e4e:	68fa      	ldr	r2, [r7, #12]
 8006e50:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006e54:	f043 0302 	orr.w	r3, r3, #2
 8006e58:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006e5a:	2300      	movs	r3, #0
}
 8006e5c:	4618      	mov	r0, r3
 8006e5e:	3714      	adds	r7, #20
 8006e60:	46bd      	mov	sp, r7
 8006e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e66:	4770      	bx	lr

08006e68 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8006e68:	b480      	push	{r7}
 8006e6a:	b083      	sub	sp, #12
 8006e6c:	af00      	add	r7, sp, #0
 8006e6e:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	695b      	ldr	r3, [r3, #20]
 8006e74:	f003 0301 	and.w	r3, r3, #1
}
 8006e78:	4618      	mov	r0, r3
 8006e7a:	370c      	adds	r7, #12
 8006e7c:	46bd      	mov	sp, r7
 8006e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e82:	4770      	bx	lr

08006e84 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8006e84:	b480      	push	{r7}
 8006e86:	b085      	sub	sp, #20
 8006e88:	af00      	add	r7, sp, #0
 8006e8a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006e8c:	2300      	movs	r3, #0
 8006e8e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006e90:	68fb      	ldr	r3, [r7, #12]
 8006e92:	3301      	adds	r3, #1
 8006e94:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006e96:	68fb      	ldr	r3, [r7, #12]
 8006e98:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006e9c:	d901      	bls.n	8006ea2 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8006e9e:	2303      	movs	r3, #3
 8006ea0:	e01b      	b.n	8006eda <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	691b      	ldr	r3, [r3, #16]
 8006ea6:	2b00      	cmp	r3, #0
 8006ea8:	daf2      	bge.n	8006e90 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8006eaa:	2300      	movs	r3, #0
 8006eac:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	691b      	ldr	r3, [r3, #16]
 8006eb2:	f043 0201 	orr.w	r2, r3, #1
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006eba:	68fb      	ldr	r3, [r7, #12]
 8006ebc:	3301      	adds	r3, #1
 8006ebe:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006ec6:	d901      	bls.n	8006ecc <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8006ec8:	2303      	movs	r3, #3
 8006eca:	e006      	b.n	8006eda <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	691b      	ldr	r3, [r3, #16]
 8006ed0:	f003 0301 	and.w	r3, r3, #1
 8006ed4:	2b01      	cmp	r3, #1
 8006ed6:	d0f0      	beq.n	8006eba <USB_CoreReset+0x36>

  return HAL_OK;
 8006ed8:	2300      	movs	r3, #0
}
 8006eda:	4618      	mov	r0, r3
 8006edc:	3714      	adds	r7, #20
 8006ede:	46bd      	mov	sp, r7
 8006ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ee4:	4770      	bx	lr
	...

08006ee8 <__NVIC_SetPriority>:
{
 8006ee8:	b480      	push	{r7}
 8006eea:	b083      	sub	sp, #12
 8006eec:	af00      	add	r7, sp, #0
 8006eee:	4603      	mov	r3, r0
 8006ef0:	6039      	str	r1, [r7, #0]
 8006ef2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006ef4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	db0a      	blt.n	8006f12 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006efc:	683b      	ldr	r3, [r7, #0]
 8006efe:	b2da      	uxtb	r2, r3
 8006f00:	490c      	ldr	r1, [pc, #48]	@ (8006f34 <__NVIC_SetPriority+0x4c>)
 8006f02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006f06:	0112      	lsls	r2, r2, #4
 8006f08:	b2d2      	uxtb	r2, r2
 8006f0a:	440b      	add	r3, r1
 8006f0c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8006f10:	e00a      	b.n	8006f28 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006f12:	683b      	ldr	r3, [r7, #0]
 8006f14:	b2da      	uxtb	r2, r3
 8006f16:	4908      	ldr	r1, [pc, #32]	@ (8006f38 <__NVIC_SetPriority+0x50>)
 8006f18:	79fb      	ldrb	r3, [r7, #7]
 8006f1a:	f003 030f 	and.w	r3, r3, #15
 8006f1e:	3b04      	subs	r3, #4
 8006f20:	0112      	lsls	r2, r2, #4
 8006f22:	b2d2      	uxtb	r2, r2
 8006f24:	440b      	add	r3, r1
 8006f26:	761a      	strb	r2, [r3, #24]
}
 8006f28:	bf00      	nop
 8006f2a:	370c      	adds	r7, #12
 8006f2c:	46bd      	mov	sp, r7
 8006f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f32:	4770      	bx	lr
 8006f34:	e000e100 	.word	0xe000e100
 8006f38:	e000ed00 	.word	0xe000ed00

08006f3c <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8006f3c:	b580      	push	{r7, lr}
 8006f3e:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8006f40:	2100      	movs	r1, #0
 8006f42:	f06f 0004 	mvn.w	r0, #4
 8006f46:	f7ff ffcf 	bl	8006ee8 <__NVIC_SetPriority>
#endif
}
 8006f4a:	bf00      	nop
 8006f4c:	bd80      	pop	{r7, pc}
	...

08006f50 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8006f50:	b480      	push	{r7}
 8006f52:	b083      	sub	sp, #12
 8006f54:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006f56:	f3ef 8305 	mrs	r3, IPSR
 8006f5a:	603b      	str	r3, [r7, #0]
  return(result);
 8006f5c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	d003      	beq.n	8006f6a <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8006f62:	f06f 0305 	mvn.w	r3, #5
 8006f66:	607b      	str	r3, [r7, #4]
 8006f68:	e00c      	b.n	8006f84 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8006f6a:	4b0a      	ldr	r3, [pc, #40]	@ (8006f94 <osKernelInitialize+0x44>)
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	d105      	bne.n	8006f7e <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8006f72:	4b08      	ldr	r3, [pc, #32]	@ (8006f94 <osKernelInitialize+0x44>)
 8006f74:	2201      	movs	r2, #1
 8006f76:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8006f78:	2300      	movs	r3, #0
 8006f7a:	607b      	str	r3, [r7, #4]
 8006f7c:	e002      	b.n	8006f84 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8006f7e:	f04f 33ff 	mov.w	r3, #4294967295
 8006f82:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8006f84:	687b      	ldr	r3, [r7, #4]
}
 8006f86:	4618      	mov	r0, r3
 8006f88:	370c      	adds	r7, #12
 8006f8a:	46bd      	mov	sp, r7
 8006f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f90:	4770      	bx	lr
 8006f92:	bf00      	nop
 8006f94:	20000898 	.word	0x20000898

08006f98 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8006f98:	b580      	push	{r7, lr}
 8006f9a:	b082      	sub	sp, #8
 8006f9c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006f9e:	f3ef 8305 	mrs	r3, IPSR
 8006fa2:	603b      	str	r3, [r7, #0]
  return(result);
 8006fa4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006fa6:	2b00      	cmp	r3, #0
 8006fa8:	d003      	beq.n	8006fb2 <osKernelStart+0x1a>
    stat = osErrorISR;
 8006faa:	f06f 0305 	mvn.w	r3, #5
 8006fae:	607b      	str	r3, [r7, #4]
 8006fb0:	e010      	b.n	8006fd4 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8006fb2:	4b0b      	ldr	r3, [pc, #44]	@ (8006fe0 <osKernelStart+0x48>)
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	2b01      	cmp	r3, #1
 8006fb8:	d109      	bne.n	8006fce <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8006fba:	f7ff ffbf 	bl	8006f3c <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8006fbe:	4b08      	ldr	r3, [pc, #32]	@ (8006fe0 <osKernelStart+0x48>)
 8006fc0:	2202      	movs	r2, #2
 8006fc2:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8006fc4:	f001 fc7a 	bl	80088bc <vTaskStartScheduler>
      stat = osOK;
 8006fc8:	2300      	movs	r3, #0
 8006fca:	607b      	str	r3, [r7, #4]
 8006fcc:	e002      	b.n	8006fd4 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8006fce:	f04f 33ff 	mov.w	r3, #4294967295
 8006fd2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8006fd4:	687b      	ldr	r3, [r7, #4]
}
 8006fd6:	4618      	mov	r0, r3
 8006fd8:	3708      	adds	r7, #8
 8006fda:	46bd      	mov	sp, r7
 8006fdc:	bd80      	pop	{r7, pc}
 8006fde:	bf00      	nop
 8006fe0:	20000898 	.word	0x20000898

08006fe4 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8006fe4:	b580      	push	{r7, lr}
 8006fe6:	b08e      	sub	sp, #56	@ 0x38
 8006fe8:	af04      	add	r7, sp, #16
 8006fea:	60f8      	str	r0, [r7, #12]
 8006fec:	60b9      	str	r1, [r7, #8]
 8006fee:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8006ff0:	2300      	movs	r3, #0
 8006ff2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006ff4:	f3ef 8305 	mrs	r3, IPSR
 8006ff8:	617b      	str	r3, [r7, #20]
  return(result);
 8006ffa:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8006ffc:	2b00      	cmp	r3, #0
 8006ffe:	d17e      	bne.n	80070fe <osThreadNew+0x11a>
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	2b00      	cmp	r3, #0
 8007004:	d07b      	beq.n	80070fe <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8007006:	2380      	movs	r3, #128	@ 0x80
 8007008:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800700a:	2318      	movs	r3, #24
 800700c:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800700e:	2300      	movs	r3, #0
 8007010:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8007012:	f04f 33ff 	mov.w	r3, #4294967295
 8007016:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	2b00      	cmp	r3, #0
 800701c:	d045      	beq.n	80070aa <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	2b00      	cmp	r3, #0
 8007024:	d002      	beq.n	800702c <osThreadNew+0x48>
        name = attr->name;
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	699b      	ldr	r3, [r3, #24]
 8007030:	2b00      	cmp	r3, #0
 8007032:	d002      	beq.n	800703a <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	699b      	ldr	r3, [r3, #24]
 8007038:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800703a:	69fb      	ldr	r3, [r7, #28]
 800703c:	2b00      	cmp	r3, #0
 800703e:	d008      	beq.n	8007052 <osThreadNew+0x6e>
 8007040:	69fb      	ldr	r3, [r7, #28]
 8007042:	2b38      	cmp	r3, #56	@ 0x38
 8007044:	d805      	bhi.n	8007052 <osThreadNew+0x6e>
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	685b      	ldr	r3, [r3, #4]
 800704a:	f003 0301 	and.w	r3, r3, #1
 800704e:	2b00      	cmp	r3, #0
 8007050:	d001      	beq.n	8007056 <osThreadNew+0x72>
        return (NULL);
 8007052:	2300      	movs	r3, #0
 8007054:	e054      	b.n	8007100 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	695b      	ldr	r3, [r3, #20]
 800705a:	2b00      	cmp	r3, #0
 800705c:	d003      	beq.n	8007066 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	695b      	ldr	r3, [r3, #20]
 8007062:	089b      	lsrs	r3, r3, #2
 8007064:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	689b      	ldr	r3, [r3, #8]
 800706a:	2b00      	cmp	r3, #0
 800706c:	d00e      	beq.n	800708c <osThreadNew+0xa8>
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	68db      	ldr	r3, [r3, #12]
 8007072:	2b5b      	cmp	r3, #91	@ 0x5b
 8007074:	d90a      	bls.n	800708c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800707a:	2b00      	cmp	r3, #0
 800707c:	d006      	beq.n	800708c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	695b      	ldr	r3, [r3, #20]
 8007082:	2b00      	cmp	r3, #0
 8007084:	d002      	beq.n	800708c <osThreadNew+0xa8>
        mem = 1;
 8007086:	2301      	movs	r3, #1
 8007088:	61bb      	str	r3, [r7, #24]
 800708a:	e010      	b.n	80070ae <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	689b      	ldr	r3, [r3, #8]
 8007090:	2b00      	cmp	r3, #0
 8007092:	d10c      	bne.n	80070ae <osThreadNew+0xca>
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	68db      	ldr	r3, [r3, #12]
 8007098:	2b00      	cmp	r3, #0
 800709a:	d108      	bne.n	80070ae <osThreadNew+0xca>
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	691b      	ldr	r3, [r3, #16]
 80070a0:	2b00      	cmp	r3, #0
 80070a2:	d104      	bne.n	80070ae <osThreadNew+0xca>
          mem = 0;
 80070a4:	2300      	movs	r3, #0
 80070a6:	61bb      	str	r3, [r7, #24]
 80070a8:	e001      	b.n	80070ae <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 80070aa:	2300      	movs	r3, #0
 80070ac:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80070ae:	69bb      	ldr	r3, [r7, #24]
 80070b0:	2b01      	cmp	r3, #1
 80070b2:	d110      	bne.n	80070d6 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 80070b8:	687a      	ldr	r2, [r7, #4]
 80070ba:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80070bc:	9202      	str	r2, [sp, #8]
 80070be:	9301      	str	r3, [sp, #4]
 80070c0:	69fb      	ldr	r3, [r7, #28]
 80070c2:	9300      	str	r3, [sp, #0]
 80070c4:	68bb      	ldr	r3, [r7, #8]
 80070c6:	6a3a      	ldr	r2, [r7, #32]
 80070c8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80070ca:	68f8      	ldr	r0, [r7, #12]
 80070cc:	f001 fa50 	bl	8008570 <xTaskCreateStatic>
 80070d0:	4603      	mov	r3, r0
 80070d2:	613b      	str	r3, [r7, #16]
 80070d4:	e013      	b.n	80070fe <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 80070d6:	69bb      	ldr	r3, [r7, #24]
 80070d8:	2b00      	cmp	r3, #0
 80070da:	d110      	bne.n	80070fe <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80070dc:	6a3b      	ldr	r3, [r7, #32]
 80070de:	b29a      	uxth	r2, r3
 80070e0:	f107 0310 	add.w	r3, r7, #16
 80070e4:	9301      	str	r3, [sp, #4]
 80070e6:	69fb      	ldr	r3, [r7, #28]
 80070e8:	9300      	str	r3, [sp, #0]
 80070ea:	68bb      	ldr	r3, [r7, #8]
 80070ec:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80070ee:	68f8      	ldr	r0, [r7, #12]
 80070f0:	f001 fa9e 	bl	8008630 <xTaskCreate>
 80070f4:	4603      	mov	r3, r0
 80070f6:	2b01      	cmp	r3, #1
 80070f8:	d001      	beq.n	80070fe <osThreadNew+0x11a>
            hTask = NULL;
 80070fa:	2300      	movs	r3, #0
 80070fc:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 80070fe:	693b      	ldr	r3, [r7, #16]
}
 8007100:	4618      	mov	r0, r3
 8007102:	3728      	adds	r7, #40	@ 0x28
 8007104:	46bd      	mov	sp, r7
 8007106:	bd80      	pop	{r7, pc}

08007108 <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 8007108:	b580      	push	{r7, lr}
 800710a:	b08a      	sub	sp, #40	@ 0x28
 800710c:	af02      	add	r7, sp, #8
 800710e:	60f8      	str	r0, [r7, #12]
 8007110:	60b9      	str	r1, [r7, #8]
 8007112:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 8007114:	2300      	movs	r3, #0
 8007116:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007118:	f3ef 8305 	mrs	r3, IPSR
 800711c:	613b      	str	r3, [r7, #16]
  return(result);
 800711e:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 8007120:	2b00      	cmp	r3, #0
 8007122:	d175      	bne.n	8007210 <osSemaphoreNew+0x108>
 8007124:	68fb      	ldr	r3, [r7, #12]
 8007126:	2b00      	cmp	r3, #0
 8007128:	d072      	beq.n	8007210 <osSemaphoreNew+0x108>
 800712a:	68ba      	ldr	r2, [r7, #8]
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	429a      	cmp	r2, r3
 8007130:	d86e      	bhi.n	8007210 <osSemaphoreNew+0x108>
    mem = -1;
 8007132:	f04f 33ff 	mov.w	r3, #4294967295
 8007136:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	2b00      	cmp	r3, #0
 800713c:	d015      	beq.n	800716a <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	689b      	ldr	r3, [r3, #8]
 8007142:	2b00      	cmp	r3, #0
 8007144:	d006      	beq.n	8007154 <osSemaphoreNew+0x4c>
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	68db      	ldr	r3, [r3, #12]
 800714a:	2b4f      	cmp	r3, #79	@ 0x4f
 800714c:	d902      	bls.n	8007154 <osSemaphoreNew+0x4c>
        mem = 1;
 800714e:	2301      	movs	r3, #1
 8007150:	61bb      	str	r3, [r7, #24]
 8007152:	e00c      	b.n	800716e <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	689b      	ldr	r3, [r3, #8]
 8007158:	2b00      	cmp	r3, #0
 800715a:	d108      	bne.n	800716e <osSemaphoreNew+0x66>
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	68db      	ldr	r3, [r3, #12]
 8007160:	2b00      	cmp	r3, #0
 8007162:	d104      	bne.n	800716e <osSemaphoreNew+0x66>
          mem = 0;
 8007164:	2300      	movs	r3, #0
 8007166:	61bb      	str	r3, [r7, #24]
 8007168:	e001      	b.n	800716e <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 800716a:	2300      	movs	r3, #0
 800716c:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 800716e:	69bb      	ldr	r3, [r7, #24]
 8007170:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007174:	d04c      	beq.n	8007210 <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 8007176:	68fb      	ldr	r3, [r7, #12]
 8007178:	2b01      	cmp	r3, #1
 800717a:	d128      	bne.n	80071ce <osSemaphoreNew+0xc6>
        if (mem == 1) {
 800717c:	69bb      	ldr	r3, [r7, #24]
 800717e:	2b01      	cmp	r3, #1
 8007180:	d10a      	bne.n	8007198 <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	689b      	ldr	r3, [r3, #8]
 8007186:	2203      	movs	r2, #3
 8007188:	9200      	str	r2, [sp, #0]
 800718a:	2200      	movs	r2, #0
 800718c:	2100      	movs	r1, #0
 800718e:	2001      	movs	r0, #1
 8007190:	f000 fa2c 	bl	80075ec <xQueueGenericCreateStatic>
 8007194:	61f8      	str	r0, [r7, #28]
 8007196:	e005      	b.n	80071a4 <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 8007198:	2203      	movs	r2, #3
 800719a:	2100      	movs	r1, #0
 800719c:	2001      	movs	r0, #1
 800719e:	f000 faa2 	bl	80076e6 <xQueueGenericCreate>
 80071a2:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 80071a4:	69fb      	ldr	r3, [r7, #28]
 80071a6:	2b00      	cmp	r3, #0
 80071a8:	d022      	beq.n	80071f0 <osSemaphoreNew+0xe8>
 80071aa:	68bb      	ldr	r3, [r7, #8]
 80071ac:	2b00      	cmp	r3, #0
 80071ae:	d01f      	beq.n	80071f0 <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 80071b0:	2300      	movs	r3, #0
 80071b2:	2200      	movs	r2, #0
 80071b4:	2100      	movs	r1, #0
 80071b6:	69f8      	ldr	r0, [r7, #28]
 80071b8:	f000 fb62 	bl	8007880 <xQueueGenericSend>
 80071bc:	4603      	mov	r3, r0
 80071be:	2b01      	cmp	r3, #1
 80071c0:	d016      	beq.n	80071f0 <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 80071c2:	69f8      	ldr	r0, [r7, #28]
 80071c4:	f001 f800 	bl	80081c8 <vQueueDelete>
            hSemaphore = NULL;
 80071c8:	2300      	movs	r3, #0
 80071ca:	61fb      	str	r3, [r7, #28]
 80071cc:	e010      	b.n	80071f0 <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 80071ce:	69bb      	ldr	r3, [r7, #24]
 80071d0:	2b01      	cmp	r3, #1
 80071d2:	d108      	bne.n	80071e6 <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	689b      	ldr	r3, [r3, #8]
 80071d8:	461a      	mov	r2, r3
 80071da:	68b9      	ldr	r1, [r7, #8]
 80071dc:	68f8      	ldr	r0, [r7, #12]
 80071de:	f000 fae0 	bl	80077a2 <xQueueCreateCountingSemaphoreStatic>
 80071e2:	61f8      	str	r0, [r7, #28]
 80071e4:	e004      	b.n	80071f0 <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 80071e6:	68b9      	ldr	r1, [r7, #8]
 80071e8:	68f8      	ldr	r0, [r7, #12]
 80071ea:	f000 fb13 	bl	8007814 <xQueueCreateCountingSemaphore>
 80071ee:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 80071f0:	69fb      	ldr	r3, [r7, #28]
 80071f2:	2b00      	cmp	r3, #0
 80071f4:	d00c      	beq.n	8007210 <osSemaphoreNew+0x108>
        if (attr != NULL) {
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	2b00      	cmp	r3, #0
 80071fa:	d003      	beq.n	8007204 <osSemaphoreNew+0xfc>
          name = attr->name;
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	617b      	str	r3, [r7, #20]
 8007202:	e001      	b.n	8007208 <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 8007204:	2300      	movs	r3, #0
 8007206:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 8007208:	6979      	ldr	r1, [r7, #20]
 800720a:	69f8      	ldr	r0, [r7, #28]
 800720c:	f001 f928 	bl	8008460 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 8007210:	69fb      	ldr	r3, [r7, #28]
}
 8007212:	4618      	mov	r0, r3
 8007214:	3720      	adds	r7, #32
 8007216:	46bd      	mov	sp, r7
 8007218:	bd80      	pop	{r7, pc}
	...

0800721c <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 800721c:	b580      	push	{r7, lr}
 800721e:	b086      	sub	sp, #24
 8007220:	af00      	add	r7, sp, #0
 8007222:	6078      	str	r0, [r7, #4]
 8007224:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800722a:	2300      	movs	r3, #0
 800722c:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 800722e:	693b      	ldr	r3, [r7, #16]
 8007230:	2b00      	cmp	r3, #0
 8007232:	d103      	bne.n	800723c <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 8007234:	f06f 0303 	mvn.w	r3, #3
 8007238:	617b      	str	r3, [r7, #20]
 800723a:	e039      	b.n	80072b0 <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800723c:	f3ef 8305 	mrs	r3, IPSR
 8007240:	60fb      	str	r3, [r7, #12]
  return(result);
 8007242:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8007244:	2b00      	cmp	r3, #0
 8007246:	d022      	beq.n	800728e <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 8007248:	683b      	ldr	r3, [r7, #0]
 800724a:	2b00      	cmp	r3, #0
 800724c:	d003      	beq.n	8007256 <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 800724e:	f06f 0303 	mvn.w	r3, #3
 8007252:	617b      	str	r3, [r7, #20]
 8007254:	e02c      	b.n	80072b0 <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 8007256:	2300      	movs	r3, #0
 8007258:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 800725a:	f107 0308 	add.w	r3, r7, #8
 800725e:	461a      	mov	r2, r3
 8007260:	2100      	movs	r1, #0
 8007262:	6938      	ldr	r0, [r7, #16]
 8007264:	f000 ff2e 	bl	80080c4 <xQueueReceiveFromISR>
 8007268:	4603      	mov	r3, r0
 800726a:	2b01      	cmp	r3, #1
 800726c:	d003      	beq.n	8007276 <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 800726e:	f06f 0302 	mvn.w	r3, #2
 8007272:	617b      	str	r3, [r7, #20]
 8007274:	e01c      	b.n	80072b0 <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 8007276:	68bb      	ldr	r3, [r7, #8]
 8007278:	2b00      	cmp	r3, #0
 800727a:	d019      	beq.n	80072b0 <osSemaphoreAcquire+0x94>
 800727c:	4b0f      	ldr	r3, [pc, #60]	@ (80072bc <osSemaphoreAcquire+0xa0>)
 800727e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007282:	601a      	str	r2, [r3, #0]
 8007284:	f3bf 8f4f 	dsb	sy
 8007288:	f3bf 8f6f 	isb	sy
 800728c:	e010      	b.n	80072b0 <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 800728e:	6839      	ldr	r1, [r7, #0]
 8007290:	6938      	ldr	r0, [r7, #16]
 8007292:	f000 fe07 	bl	8007ea4 <xQueueSemaphoreTake>
 8007296:	4603      	mov	r3, r0
 8007298:	2b01      	cmp	r3, #1
 800729a:	d009      	beq.n	80072b0 <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 800729c:	683b      	ldr	r3, [r7, #0]
 800729e:	2b00      	cmp	r3, #0
 80072a0:	d003      	beq.n	80072aa <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 80072a2:	f06f 0301 	mvn.w	r3, #1
 80072a6:	617b      	str	r3, [r7, #20]
 80072a8:	e002      	b.n	80072b0 <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 80072aa:	f06f 0302 	mvn.w	r3, #2
 80072ae:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 80072b0:	697b      	ldr	r3, [r7, #20]
}
 80072b2:	4618      	mov	r0, r3
 80072b4:	3718      	adds	r7, #24
 80072b6:	46bd      	mov	sp, r7
 80072b8:	bd80      	pop	{r7, pc}
 80072ba:	bf00      	nop
 80072bc:	e000ed04 	.word	0xe000ed04

080072c0 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 80072c0:	b580      	push	{r7, lr}
 80072c2:	b086      	sub	sp, #24
 80072c4:	af00      	add	r7, sp, #0
 80072c6:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 80072cc:	2300      	movs	r3, #0
 80072ce:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 80072d0:	693b      	ldr	r3, [r7, #16]
 80072d2:	2b00      	cmp	r3, #0
 80072d4:	d103      	bne.n	80072de <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 80072d6:	f06f 0303 	mvn.w	r3, #3
 80072da:	617b      	str	r3, [r7, #20]
 80072dc:	e02c      	b.n	8007338 <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80072de:	f3ef 8305 	mrs	r3, IPSR
 80072e2:	60fb      	str	r3, [r7, #12]
  return(result);
 80072e4:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 80072e6:	2b00      	cmp	r3, #0
 80072e8:	d01a      	beq.n	8007320 <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 80072ea:	2300      	movs	r3, #0
 80072ec:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 80072ee:	f107 0308 	add.w	r3, r7, #8
 80072f2:	4619      	mov	r1, r3
 80072f4:	6938      	ldr	r0, [r7, #16]
 80072f6:	f000 fc63 	bl	8007bc0 <xQueueGiveFromISR>
 80072fa:	4603      	mov	r3, r0
 80072fc:	2b01      	cmp	r3, #1
 80072fe:	d003      	beq.n	8007308 <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 8007300:	f06f 0302 	mvn.w	r3, #2
 8007304:	617b      	str	r3, [r7, #20]
 8007306:	e017      	b.n	8007338 <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 8007308:	68bb      	ldr	r3, [r7, #8]
 800730a:	2b00      	cmp	r3, #0
 800730c:	d014      	beq.n	8007338 <osSemaphoreRelease+0x78>
 800730e:	4b0d      	ldr	r3, [pc, #52]	@ (8007344 <osSemaphoreRelease+0x84>)
 8007310:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007314:	601a      	str	r2, [r3, #0]
 8007316:	f3bf 8f4f 	dsb	sy
 800731a:	f3bf 8f6f 	isb	sy
 800731e:	e00b      	b.n	8007338 <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8007320:	2300      	movs	r3, #0
 8007322:	2200      	movs	r2, #0
 8007324:	2100      	movs	r1, #0
 8007326:	6938      	ldr	r0, [r7, #16]
 8007328:	f000 faaa 	bl	8007880 <xQueueGenericSend>
 800732c:	4603      	mov	r3, r0
 800732e:	2b01      	cmp	r3, #1
 8007330:	d002      	beq.n	8007338 <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 8007332:	f06f 0302 	mvn.w	r3, #2
 8007336:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 8007338:	697b      	ldr	r3, [r7, #20]
}
 800733a:	4618      	mov	r0, r3
 800733c:	3718      	adds	r7, #24
 800733e:	46bd      	mov	sp, r7
 8007340:	bd80      	pop	{r7, pc}
 8007342:	bf00      	nop
 8007344:	e000ed04 	.word	0xe000ed04

08007348 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8007348:	b480      	push	{r7}
 800734a:	b085      	sub	sp, #20
 800734c:	af00      	add	r7, sp, #0
 800734e:	60f8      	str	r0, [r7, #12]
 8007350:	60b9      	str	r1, [r7, #8]
 8007352:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8007354:	68fb      	ldr	r3, [r7, #12]
 8007356:	4a07      	ldr	r2, [pc, #28]	@ (8007374 <vApplicationGetIdleTaskMemory+0x2c>)
 8007358:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800735a:	68bb      	ldr	r3, [r7, #8]
 800735c:	4a06      	ldr	r2, [pc, #24]	@ (8007378 <vApplicationGetIdleTaskMemory+0x30>)
 800735e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	2280      	movs	r2, #128	@ 0x80
 8007364:	601a      	str	r2, [r3, #0]
}
 8007366:	bf00      	nop
 8007368:	3714      	adds	r7, #20
 800736a:	46bd      	mov	sp, r7
 800736c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007370:	4770      	bx	lr
 8007372:	bf00      	nop
 8007374:	2000089c 	.word	0x2000089c
 8007378:	200008f8 	.word	0x200008f8

0800737c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800737c:	b480      	push	{r7}
 800737e:	b085      	sub	sp, #20
 8007380:	af00      	add	r7, sp, #0
 8007382:	60f8      	str	r0, [r7, #12]
 8007384:	60b9      	str	r1, [r7, #8]
 8007386:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8007388:	68fb      	ldr	r3, [r7, #12]
 800738a:	4a07      	ldr	r2, [pc, #28]	@ (80073a8 <vApplicationGetTimerTaskMemory+0x2c>)
 800738c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800738e:	68bb      	ldr	r3, [r7, #8]
 8007390:	4a06      	ldr	r2, [pc, #24]	@ (80073ac <vApplicationGetTimerTaskMemory+0x30>)
 8007392:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800739a:	601a      	str	r2, [r3, #0]
}
 800739c:	bf00      	nop
 800739e:	3714      	adds	r7, #20
 80073a0:	46bd      	mov	sp, r7
 80073a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073a6:	4770      	bx	lr
 80073a8:	20000af8 	.word	0x20000af8
 80073ac:	20000b54 	.word	0x20000b54

080073b0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80073b0:	b480      	push	{r7}
 80073b2:	b083      	sub	sp, #12
 80073b4:	af00      	add	r7, sp, #0
 80073b6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	f103 0208 	add.w	r2, r3, #8
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	f04f 32ff 	mov.w	r2, #4294967295
 80073c8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	f103 0208 	add.w	r2, r3, #8
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	f103 0208 	add.w	r2, r3, #8
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	2200      	movs	r2, #0
 80073e2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80073e4:	bf00      	nop
 80073e6:	370c      	adds	r7, #12
 80073e8:	46bd      	mov	sp, r7
 80073ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073ee:	4770      	bx	lr

080073f0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80073f0:	b480      	push	{r7}
 80073f2:	b083      	sub	sp, #12
 80073f4:	af00      	add	r7, sp, #0
 80073f6:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	2200      	movs	r2, #0
 80073fc:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80073fe:	bf00      	nop
 8007400:	370c      	adds	r7, #12
 8007402:	46bd      	mov	sp, r7
 8007404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007408:	4770      	bx	lr

0800740a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800740a:	b480      	push	{r7}
 800740c:	b085      	sub	sp, #20
 800740e:	af00      	add	r7, sp, #0
 8007410:	6078      	str	r0, [r7, #4]
 8007412:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	685b      	ldr	r3, [r3, #4]
 8007418:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800741a:	683b      	ldr	r3, [r7, #0]
 800741c:	68fa      	ldr	r2, [r7, #12]
 800741e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8007420:	68fb      	ldr	r3, [r7, #12]
 8007422:	689a      	ldr	r2, [r3, #8]
 8007424:	683b      	ldr	r3, [r7, #0]
 8007426:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8007428:	68fb      	ldr	r3, [r7, #12]
 800742a:	689b      	ldr	r3, [r3, #8]
 800742c:	683a      	ldr	r2, [r7, #0]
 800742e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	683a      	ldr	r2, [r7, #0]
 8007434:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8007436:	683b      	ldr	r3, [r7, #0]
 8007438:	687a      	ldr	r2, [r7, #4]
 800743a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	1c5a      	adds	r2, r3, #1
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	601a      	str	r2, [r3, #0]
}
 8007446:	bf00      	nop
 8007448:	3714      	adds	r7, #20
 800744a:	46bd      	mov	sp, r7
 800744c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007450:	4770      	bx	lr

08007452 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007452:	b480      	push	{r7}
 8007454:	b085      	sub	sp, #20
 8007456:	af00      	add	r7, sp, #0
 8007458:	6078      	str	r0, [r7, #4]
 800745a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800745c:	683b      	ldr	r3, [r7, #0]
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8007462:	68bb      	ldr	r3, [r7, #8]
 8007464:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007468:	d103      	bne.n	8007472 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	691b      	ldr	r3, [r3, #16]
 800746e:	60fb      	str	r3, [r7, #12]
 8007470:	e00c      	b.n	800748c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	3308      	adds	r3, #8
 8007476:	60fb      	str	r3, [r7, #12]
 8007478:	e002      	b.n	8007480 <vListInsert+0x2e>
 800747a:	68fb      	ldr	r3, [r7, #12]
 800747c:	685b      	ldr	r3, [r3, #4]
 800747e:	60fb      	str	r3, [r7, #12]
 8007480:	68fb      	ldr	r3, [r7, #12]
 8007482:	685b      	ldr	r3, [r3, #4]
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	68ba      	ldr	r2, [r7, #8]
 8007488:	429a      	cmp	r2, r3
 800748a:	d2f6      	bcs.n	800747a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	685a      	ldr	r2, [r3, #4]
 8007490:	683b      	ldr	r3, [r7, #0]
 8007492:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8007494:	683b      	ldr	r3, [r7, #0]
 8007496:	685b      	ldr	r3, [r3, #4]
 8007498:	683a      	ldr	r2, [r7, #0]
 800749a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800749c:	683b      	ldr	r3, [r7, #0]
 800749e:	68fa      	ldr	r2, [r7, #12]
 80074a0:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80074a2:	68fb      	ldr	r3, [r7, #12]
 80074a4:	683a      	ldr	r2, [r7, #0]
 80074a6:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80074a8:	683b      	ldr	r3, [r7, #0]
 80074aa:	687a      	ldr	r2, [r7, #4]
 80074ac:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	1c5a      	adds	r2, r3, #1
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	601a      	str	r2, [r3, #0]
}
 80074b8:	bf00      	nop
 80074ba:	3714      	adds	r7, #20
 80074bc:	46bd      	mov	sp, r7
 80074be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074c2:	4770      	bx	lr

080074c4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80074c4:	b480      	push	{r7}
 80074c6:	b085      	sub	sp, #20
 80074c8:	af00      	add	r7, sp, #0
 80074ca:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	691b      	ldr	r3, [r3, #16]
 80074d0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	685b      	ldr	r3, [r3, #4]
 80074d6:	687a      	ldr	r2, [r7, #4]
 80074d8:	6892      	ldr	r2, [r2, #8]
 80074da:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	689b      	ldr	r3, [r3, #8]
 80074e0:	687a      	ldr	r2, [r7, #4]
 80074e2:	6852      	ldr	r2, [r2, #4]
 80074e4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80074e6:	68fb      	ldr	r3, [r7, #12]
 80074e8:	685b      	ldr	r3, [r3, #4]
 80074ea:	687a      	ldr	r2, [r7, #4]
 80074ec:	429a      	cmp	r2, r3
 80074ee:	d103      	bne.n	80074f8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	689a      	ldr	r2, [r3, #8]
 80074f4:	68fb      	ldr	r3, [r7, #12]
 80074f6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	2200      	movs	r2, #0
 80074fc:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80074fe:	68fb      	ldr	r3, [r7, #12]
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	1e5a      	subs	r2, r3, #1
 8007504:	68fb      	ldr	r3, [r7, #12]
 8007506:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8007508:	68fb      	ldr	r3, [r7, #12]
 800750a:	681b      	ldr	r3, [r3, #0]
}
 800750c:	4618      	mov	r0, r3
 800750e:	3714      	adds	r7, #20
 8007510:	46bd      	mov	sp, r7
 8007512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007516:	4770      	bx	lr

08007518 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8007518:	b580      	push	{r7, lr}
 800751a:	b084      	sub	sp, #16
 800751c:	af00      	add	r7, sp, #0
 800751e:	6078      	str	r0, [r7, #4]
 8007520:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8007526:	68fb      	ldr	r3, [r7, #12]
 8007528:	2b00      	cmp	r3, #0
 800752a:	d10b      	bne.n	8007544 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800752c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007530:	f383 8811 	msr	BASEPRI, r3
 8007534:	f3bf 8f6f 	isb	sy
 8007538:	f3bf 8f4f 	dsb	sy
 800753c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800753e:	bf00      	nop
 8007540:	bf00      	nop
 8007542:	e7fd      	b.n	8007540 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8007544:	f002 fc78 	bl	8009e38 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007548:	68fb      	ldr	r3, [r7, #12]
 800754a:	681a      	ldr	r2, [r3, #0]
 800754c:	68fb      	ldr	r3, [r7, #12]
 800754e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007550:	68f9      	ldr	r1, [r7, #12]
 8007552:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8007554:	fb01 f303 	mul.w	r3, r1, r3
 8007558:	441a      	add	r2, r3
 800755a:	68fb      	ldr	r3, [r7, #12]
 800755c:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800755e:	68fb      	ldr	r3, [r7, #12]
 8007560:	2200      	movs	r2, #0
 8007562:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8007564:	68fb      	ldr	r3, [r7, #12]
 8007566:	681a      	ldr	r2, [r3, #0]
 8007568:	68fb      	ldr	r3, [r7, #12]
 800756a:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800756c:	68fb      	ldr	r3, [r7, #12]
 800756e:	681a      	ldr	r2, [r3, #0]
 8007570:	68fb      	ldr	r3, [r7, #12]
 8007572:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007574:	3b01      	subs	r3, #1
 8007576:	68f9      	ldr	r1, [r7, #12]
 8007578:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800757a:	fb01 f303 	mul.w	r3, r1, r3
 800757e:	441a      	add	r2, r3
 8007580:	68fb      	ldr	r3, [r7, #12]
 8007582:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8007584:	68fb      	ldr	r3, [r7, #12]
 8007586:	22ff      	movs	r2, #255	@ 0xff
 8007588:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800758c:	68fb      	ldr	r3, [r7, #12]
 800758e:	22ff      	movs	r2, #255	@ 0xff
 8007590:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8007594:	683b      	ldr	r3, [r7, #0]
 8007596:	2b00      	cmp	r3, #0
 8007598:	d114      	bne.n	80075c4 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800759a:	68fb      	ldr	r3, [r7, #12]
 800759c:	691b      	ldr	r3, [r3, #16]
 800759e:	2b00      	cmp	r3, #0
 80075a0:	d01a      	beq.n	80075d8 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80075a2:	68fb      	ldr	r3, [r7, #12]
 80075a4:	3310      	adds	r3, #16
 80075a6:	4618      	mov	r0, r3
 80075a8:	f001 fc16 	bl	8008dd8 <xTaskRemoveFromEventList>
 80075ac:	4603      	mov	r3, r0
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	d012      	beq.n	80075d8 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80075b2:	4b0d      	ldr	r3, [pc, #52]	@ (80075e8 <xQueueGenericReset+0xd0>)
 80075b4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80075b8:	601a      	str	r2, [r3, #0]
 80075ba:	f3bf 8f4f 	dsb	sy
 80075be:	f3bf 8f6f 	isb	sy
 80075c2:	e009      	b.n	80075d8 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80075c4:	68fb      	ldr	r3, [r7, #12]
 80075c6:	3310      	adds	r3, #16
 80075c8:	4618      	mov	r0, r3
 80075ca:	f7ff fef1 	bl	80073b0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80075ce:	68fb      	ldr	r3, [r7, #12]
 80075d0:	3324      	adds	r3, #36	@ 0x24
 80075d2:	4618      	mov	r0, r3
 80075d4:	f7ff feec 	bl	80073b0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80075d8:	f002 fc60 	bl	8009e9c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80075dc:	2301      	movs	r3, #1
}
 80075de:	4618      	mov	r0, r3
 80075e0:	3710      	adds	r7, #16
 80075e2:	46bd      	mov	sp, r7
 80075e4:	bd80      	pop	{r7, pc}
 80075e6:	bf00      	nop
 80075e8:	e000ed04 	.word	0xe000ed04

080075ec <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80075ec:	b580      	push	{r7, lr}
 80075ee:	b08e      	sub	sp, #56	@ 0x38
 80075f0:	af02      	add	r7, sp, #8
 80075f2:	60f8      	str	r0, [r7, #12]
 80075f4:	60b9      	str	r1, [r7, #8]
 80075f6:	607a      	str	r2, [r7, #4]
 80075f8:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80075fa:	68fb      	ldr	r3, [r7, #12]
 80075fc:	2b00      	cmp	r3, #0
 80075fe:	d10b      	bne.n	8007618 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8007600:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007604:	f383 8811 	msr	BASEPRI, r3
 8007608:	f3bf 8f6f 	isb	sy
 800760c:	f3bf 8f4f 	dsb	sy
 8007610:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8007612:	bf00      	nop
 8007614:	bf00      	nop
 8007616:	e7fd      	b.n	8007614 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8007618:	683b      	ldr	r3, [r7, #0]
 800761a:	2b00      	cmp	r3, #0
 800761c:	d10b      	bne.n	8007636 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800761e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007622:	f383 8811 	msr	BASEPRI, r3
 8007626:	f3bf 8f6f 	isb	sy
 800762a:	f3bf 8f4f 	dsb	sy
 800762e:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8007630:	bf00      	nop
 8007632:	bf00      	nop
 8007634:	e7fd      	b.n	8007632 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	2b00      	cmp	r3, #0
 800763a:	d002      	beq.n	8007642 <xQueueGenericCreateStatic+0x56>
 800763c:	68bb      	ldr	r3, [r7, #8]
 800763e:	2b00      	cmp	r3, #0
 8007640:	d001      	beq.n	8007646 <xQueueGenericCreateStatic+0x5a>
 8007642:	2301      	movs	r3, #1
 8007644:	e000      	b.n	8007648 <xQueueGenericCreateStatic+0x5c>
 8007646:	2300      	movs	r3, #0
 8007648:	2b00      	cmp	r3, #0
 800764a:	d10b      	bne.n	8007664 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800764c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007650:	f383 8811 	msr	BASEPRI, r3
 8007654:	f3bf 8f6f 	isb	sy
 8007658:	f3bf 8f4f 	dsb	sy
 800765c:	623b      	str	r3, [r7, #32]
}
 800765e:	bf00      	nop
 8007660:	bf00      	nop
 8007662:	e7fd      	b.n	8007660 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	2b00      	cmp	r3, #0
 8007668:	d102      	bne.n	8007670 <xQueueGenericCreateStatic+0x84>
 800766a:	68bb      	ldr	r3, [r7, #8]
 800766c:	2b00      	cmp	r3, #0
 800766e:	d101      	bne.n	8007674 <xQueueGenericCreateStatic+0x88>
 8007670:	2301      	movs	r3, #1
 8007672:	e000      	b.n	8007676 <xQueueGenericCreateStatic+0x8a>
 8007674:	2300      	movs	r3, #0
 8007676:	2b00      	cmp	r3, #0
 8007678:	d10b      	bne.n	8007692 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800767a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800767e:	f383 8811 	msr	BASEPRI, r3
 8007682:	f3bf 8f6f 	isb	sy
 8007686:	f3bf 8f4f 	dsb	sy
 800768a:	61fb      	str	r3, [r7, #28]
}
 800768c:	bf00      	nop
 800768e:	bf00      	nop
 8007690:	e7fd      	b.n	800768e <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8007692:	2350      	movs	r3, #80	@ 0x50
 8007694:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8007696:	697b      	ldr	r3, [r7, #20]
 8007698:	2b50      	cmp	r3, #80	@ 0x50
 800769a:	d00b      	beq.n	80076b4 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800769c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076a0:	f383 8811 	msr	BASEPRI, r3
 80076a4:	f3bf 8f6f 	isb	sy
 80076a8:	f3bf 8f4f 	dsb	sy
 80076ac:	61bb      	str	r3, [r7, #24]
}
 80076ae:	bf00      	nop
 80076b0:	bf00      	nop
 80076b2:	e7fd      	b.n	80076b0 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80076b4:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80076b6:	683b      	ldr	r3, [r7, #0]
 80076b8:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 80076ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80076bc:	2b00      	cmp	r3, #0
 80076be:	d00d      	beq.n	80076dc <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80076c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80076c2:	2201      	movs	r2, #1
 80076c4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80076c8:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 80076cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80076ce:	9300      	str	r3, [sp, #0]
 80076d0:	4613      	mov	r3, r2
 80076d2:	687a      	ldr	r2, [r7, #4]
 80076d4:	68b9      	ldr	r1, [r7, #8]
 80076d6:	68f8      	ldr	r0, [r7, #12]
 80076d8:	f000 f840 	bl	800775c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80076dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 80076de:	4618      	mov	r0, r3
 80076e0:	3730      	adds	r7, #48	@ 0x30
 80076e2:	46bd      	mov	sp, r7
 80076e4:	bd80      	pop	{r7, pc}

080076e6 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80076e6:	b580      	push	{r7, lr}
 80076e8:	b08a      	sub	sp, #40	@ 0x28
 80076ea:	af02      	add	r7, sp, #8
 80076ec:	60f8      	str	r0, [r7, #12]
 80076ee:	60b9      	str	r1, [r7, #8]
 80076f0:	4613      	mov	r3, r2
 80076f2:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80076f4:	68fb      	ldr	r3, [r7, #12]
 80076f6:	2b00      	cmp	r3, #0
 80076f8:	d10b      	bne.n	8007712 <xQueueGenericCreate+0x2c>
	__asm volatile
 80076fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076fe:	f383 8811 	msr	BASEPRI, r3
 8007702:	f3bf 8f6f 	isb	sy
 8007706:	f3bf 8f4f 	dsb	sy
 800770a:	613b      	str	r3, [r7, #16]
}
 800770c:	bf00      	nop
 800770e:	bf00      	nop
 8007710:	e7fd      	b.n	800770e <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007712:	68fb      	ldr	r3, [r7, #12]
 8007714:	68ba      	ldr	r2, [r7, #8]
 8007716:	fb02 f303 	mul.w	r3, r2, r3
 800771a:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800771c:	69fb      	ldr	r3, [r7, #28]
 800771e:	3350      	adds	r3, #80	@ 0x50
 8007720:	4618      	mov	r0, r3
 8007722:	f002 fcab 	bl	800a07c <pvPortMalloc>
 8007726:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8007728:	69bb      	ldr	r3, [r7, #24]
 800772a:	2b00      	cmp	r3, #0
 800772c:	d011      	beq.n	8007752 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800772e:	69bb      	ldr	r3, [r7, #24]
 8007730:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007732:	697b      	ldr	r3, [r7, #20]
 8007734:	3350      	adds	r3, #80	@ 0x50
 8007736:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8007738:	69bb      	ldr	r3, [r7, #24]
 800773a:	2200      	movs	r2, #0
 800773c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8007740:	79fa      	ldrb	r2, [r7, #7]
 8007742:	69bb      	ldr	r3, [r7, #24]
 8007744:	9300      	str	r3, [sp, #0]
 8007746:	4613      	mov	r3, r2
 8007748:	697a      	ldr	r2, [r7, #20]
 800774a:	68b9      	ldr	r1, [r7, #8]
 800774c:	68f8      	ldr	r0, [r7, #12]
 800774e:	f000 f805 	bl	800775c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8007752:	69bb      	ldr	r3, [r7, #24]
	}
 8007754:	4618      	mov	r0, r3
 8007756:	3720      	adds	r7, #32
 8007758:	46bd      	mov	sp, r7
 800775a:	bd80      	pop	{r7, pc}

0800775c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800775c:	b580      	push	{r7, lr}
 800775e:	b084      	sub	sp, #16
 8007760:	af00      	add	r7, sp, #0
 8007762:	60f8      	str	r0, [r7, #12]
 8007764:	60b9      	str	r1, [r7, #8]
 8007766:	607a      	str	r2, [r7, #4]
 8007768:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800776a:	68bb      	ldr	r3, [r7, #8]
 800776c:	2b00      	cmp	r3, #0
 800776e:	d103      	bne.n	8007778 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8007770:	69bb      	ldr	r3, [r7, #24]
 8007772:	69ba      	ldr	r2, [r7, #24]
 8007774:	601a      	str	r2, [r3, #0]
 8007776:	e002      	b.n	800777e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8007778:	69bb      	ldr	r3, [r7, #24]
 800777a:	687a      	ldr	r2, [r7, #4]
 800777c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800777e:	69bb      	ldr	r3, [r7, #24]
 8007780:	68fa      	ldr	r2, [r7, #12]
 8007782:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8007784:	69bb      	ldr	r3, [r7, #24]
 8007786:	68ba      	ldr	r2, [r7, #8]
 8007788:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800778a:	2101      	movs	r1, #1
 800778c:	69b8      	ldr	r0, [r7, #24]
 800778e:	f7ff fec3 	bl	8007518 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8007792:	69bb      	ldr	r3, [r7, #24]
 8007794:	78fa      	ldrb	r2, [r7, #3]
 8007796:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800779a:	bf00      	nop
 800779c:	3710      	adds	r7, #16
 800779e:	46bd      	mov	sp, r7
 80077a0:	bd80      	pop	{r7, pc}

080077a2 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 80077a2:	b580      	push	{r7, lr}
 80077a4:	b08a      	sub	sp, #40	@ 0x28
 80077a6:	af02      	add	r7, sp, #8
 80077a8:	60f8      	str	r0, [r7, #12]
 80077aa:	60b9      	str	r1, [r7, #8]
 80077ac:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 80077ae:	68fb      	ldr	r3, [r7, #12]
 80077b0:	2b00      	cmp	r3, #0
 80077b2:	d10b      	bne.n	80077cc <xQueueCreateCountingSemaphoreStatic+0x2a>
	__asm volatile
 80077b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80077b8:	f383 8811 	msr	BASEPRI, r3
 80077bc:	f3bf 8f6f 	isb	sy
 80077c0:	f3bf 8f4f 	dsb	sy
 80077c4:	61bb      	str	r3, [r7, #24]
}
 80077c6:	bf00      	nop
 80077c8:	bf00      	nop
 80077ca:	e7fd      	b.n	80077c8 <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 80077cc:	68ba      	ldr	r2, [r7, #8]
 80077ce:	68fb      	ldr	r3, [r7, #12]
 80077d0:	429a      	cmp	r2, r3
 80077d2:	d90b      	bls.n	80077ec <xQueueCreateCountingSemaphoreStatic+0x4a>
	__asm volatile
 80077d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80077d8:	f383 8811 	msr	BASEPRI, r3
 80077dc:	f3bf 8f6f 	isb	sy
 80077e0:	f3bf 8f4f 	dsb	sy
 80077e4:	617b      	str	r3, [r7, #20]
}
 80077e6:	bf00      	nop
 80077e8:	bf00      	nop
 80077ea:	e7fd      	b.n	80077e8 <xQueueCreateCountingSemaphoreStatic+0x46>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 80077ec:	2302      	movs	r3, #2
 80077ee:	9300      	str	r3, [sp, #0]
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	2200      	movs	r2, #0
 80077f4:	2100      	movs	r1, #0
 80077f6:	68f8      	ldr	r0, [r7, #12]
 80077f8:	f7ff fef8 	bl	80075ec <xQueueGenericCreateStatic>
 80077fc:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 80077fe:	69fb      	ldr	r3, [r7, #28]
 8007800:	2b00      	cmp	r3, #0
 8007802:	d002      	beq.n	800780a <xQueueCreateCountingSemaphoreStatic+0x68>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8007804:	69fb      	ldr	r3, [r7, #28]
 8007806:	68ba      	ldr	r2, [r7, #8]
 8007808:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800780a:	69fb      	ldr	r3, [r7, #28]
	}
 800780c:	4618      	mov	r0, r3
 800780e:	3720      	adds	r7, #32
 8007810:	46bd      	mov	sp, r7
 8007812:	bd80      	pop	{r7, pc}

08007814 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 8007814:	b580      	push	{r7, lr}
 8007816:	b086      	sub	sp, #24
 8007818:	af00      	add	r7, sp, #0
 800781a:	6078      	str	r0, [r7, #4]
 800781c:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	2b00      	cmp	r3, #0
 8007822:	d10b      	bne.n	800783c <xQueueCreateCountingSemaphore+0x28>
	__asm volatile
 8007824:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007828:	f383 8811 	msr	BASEPRI, r3
 800782c:	f3bf 8f6f 	isb	sy
 8007830:	f3bf 8f4f 	dsb	sy
 8007834:	613b      	str	r3, [r7, #16]
}
 8007836:	bf00      	nop
 8007838:	bf00      	nop
 800783a:	e7fd      	b.n	8007838 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 800783c:	683a      	ldr	r2, [r7, #0]
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	429a      	cmp	r2, r3
 8007842:	d90b      	bls.n	800785c <xQueueCreateCountingSemaphore+0x48>
	__asm volatile
 8007844:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007848:	f383 8811 	msr	BASEPRI, r3
 800784c:	f3bf 8f6f 	isb	sy
 8007850:	f3bf 8f4f 	dsb	sy
 8007854:	60fb      	str	r3, [r7, #12]
}
 8007856:	bf00      	nop
 8007858:	bf00      	nop
 800785a:	e7fd      	b.n	8007858 <xQueueCreateCountingSemaphore+0x44>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800785c:	2202      	movs	r2, #2
 800785e:	2100      	movs	r1, #0
 8007860:	6878      	ldr	r0, [r7, #4]
 8007862:	f7ff ff40 	bl	80076e6 <xQueueGenericCreate>
 8007866:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 8007868:	697b      	ldr	r3, [r7, #20]
 800786a:	2b00      	cmp	r3, #0
 800786c:	d002      	beq.n	8007874 <xQueueCreateCountingSemaphore+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800786e:	697b      	ldr	r3, [r7, #20]
 8007870:	683a      	ldr	r2, [r7, #0]
 8007872:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8007874:	697b      	ldr	r3, [r7, #20]
	}
 8007876:	4618      	mov	r0, r3
 8007878:	3718      	adds	r7, #24
 800787a:	46bd      	mov	sp, r7
 800787c:	bd80      	pop	{r7, pc}
	...

08007880 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8007880:	b580      	push	{r7, lr}
 8007882:	b08e      	sub	sp, #56	@ 0x38
 8007884:	af00      	add	r7, sp, #0
 8007886:	60f8      	str	r0, [r7, #12]
 8007888:	60b9      	str	r1, [r7, #8]
 800788a:	607a      	str	r2, [r7, #4]
 800788c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800788e:	2300      	movs	r3, #0
 8007890:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007892:	68fb      	ldr	r3, [r7, #12]
 8007894:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8007896:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007898:	2b00      	cmp	r3, #0
 800789a:	d10b      	bne.n	80078b4 <xQueueGenericSend+0x34>
	__asm volatile
 800789c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80078a0:	f383 8811 	msr	BASEPRI, r3
 80078a4:	f3bf 8f6f 	isb	sy
 80078a8:	f3bf 8f4f 	dsb	sy
 80078ac:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80078ae:	bf00      	nop
 80078b0:	bf00      	nop
 80078b2:	e7fd      	b.n	80078b0 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80078b4:	68bb      	ldr	r3, [r7, #8]
 80078b6:	2b00      	cmp	r3, #0
 80078b8:	d103      	bne.n	80078c2 <xQueueGenericSend+0x42>
 80078ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80078be:	2b00      	cmp	r3, #0
 80078c0:	d101      	bne.n	80078c6 <xQueueGenericSend+0x46>
 80078c2:	2301      	movs	r3, #1
 80078c4:	e000      	b.n	80078c8 <xQueueGenericSend+0x48>
 80078c6:	2300      	movs	r3, #0
 80078c8:	2b00      	cmp	r3, #0
 80078ca:	d10b      	bne.n	80078e4 <xQueueGenericSend+0x64>
	__asm volatile
 80078cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80078d0:	f383 8811 	msr	BASEPRI, r3
 80078d4:	f3bf 8f6f 	isb	sy
 80078d8:	f3bf 8f4f 	dsb	sy
 80078dc:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80078de:	bf00      	nop
 80078e0:	bf00      	nop
 80078e2:	e7fd      	b.n	80078e0 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80078e4:	683b      	ldr	r3, [r7, #0]
 80078e6:	2b02      	cmp	r3, #2
 80078e8:	d103      	bne.n	80078f2 <xQueueGenericSend+0x72>
 80078ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80078ee:	2b01      	cmp	r3, #1
 80078f0:	d101      	bne.n	80078f6 <xQueueGenericSend+0x76>
 80078f2:	2301      	movs	r3, #1
 80078f4:	e000      	b.n	80078f8 <xQueueGenericSend+0x78>
 80078f6:	2300      	movs	r3, #0
 80078f8:	2b00      	cmp	r3, #0
 80078fa:	d10b      	bne.n	8007914 <xQueueGenericSend+0x94>
	__asm volatile
 80078fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007900:	f383 8811 	msr	BASEPRI, r3
 8007904:	f3bf 8f6f 	isb	sy
 8007908:	f3bf 8f4f 	dsb	sy
 800790c:	623b      	str	r3, [r7, #32]
}
 800790e:	bf00      	nop
 8007910:	bf00      	nop
 8007912:	e7fd      	b.n	8007910 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007914:	f001 fc20 	bl	8009158 <xTaskGetSchedulerState>
 8007918:	4603      	mov	r3, r0
 800791a:	2b00      	cmp	r3, #0
 800791c:	d102      	bne.n	8007924 <xQueueGenericSend+0xa4>
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	2b00      	cmp	r3, #0
 8007922:	d101      	bne.n	8007928 <xQueueGenericSend+0xa8>
 8007924:	2301      	movs	r3, #1
 8007926:	e000      	b.n	800792a <xQueueGenericSend+0xaa>
 8007928:	2300      	movs	r3, #0
 800792a:	2b00      	cmp	r3, #0
 800792c:	d10b      	bne.n	8007946 <xQueueGenericSend+0xc6>
	__asm volatile
 800792e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007932:	f383 8811 	msr	BASEPRI, r3
 8007936:	f3bf 8f6f 	isb	sy
 800793a:	f3bf 8f4f 	dsb	sy
 800793e:	61fb      	str	r3, [r7, #28]
}
 8007940:	bf00      	nop
 8007942:	bf00      	nop
 8007944:	e7fd      	b.n	8007942 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007946:	f002 fa77 	bl	8009e38 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800794a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800794c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800794e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007950:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007952:	429a      	cmp	r2, r3
 8007954:	d302      	bcc.n	800795c <xQueueGenericSend+0xdc>
 8007956:	683b      	ldr	r3, [r7, #0]
 8007958:	2b02      	cmp	r3, #2
 800795a:	d129      	bne.n	80079b0 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800795c:	683a      	ldr	r2, [r7, #0]
 800795e:	68b9      	ldr	r1, [r7, #8]
 8007960:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007962:	f000 fc6d 	bl	8008240 <prvCopyDataToQueue>
 8007966:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007968:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800796a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800796c:	2b00      	cmp	r3, #0
 800796e:	d010      	beq.n	8007992 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007970:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007972:	3324      	adds	r3, #36	@ 0x24
 8007974:	4618      	mov	r0, r3
 8007976:	f001 fa2f 	bl	8008dd8 <xTaskRemoveFromEventList>
 800797a:	4603      	mov	r3, r0
 800797c:	2b00      	cmp	r3, #0
 800797e:	d013      	beq.n	80079a8 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8007980:	4b3f      	ldr	r3, [pc, #252]	@ (8007a80 <xQueueGenericSend+0x200>)
 8007982:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007986:	601a      	str	r2, [r3, #0]
 8007988:	f3bf 8f4f 	dsb	sy
 800798c:	f3bf 8f6f 	isb	sy
 8007990:	e00a      	b.n	80079a8 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8007992:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007994:	2b00      	cmp	r3, #0
 8007996:	d007      	beq.n	80079a8 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8007998:	4b39      	ldr	r3, [pc, #228]	@ (8007a80 <xQueueGenericSend+0x200>)
 800799a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800799e:	601a      	str	r2, [r3, #0]
 80079a0:	f3bf 8f4f 	dsb	sy
 80079a4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80079a8:	f002 fa78 	bl	8009e9c <vPortExitCritical>
				return pdPASS;
 80079ac:	2301      	movs	r3, #1
 80079ae:	e063      	b.n	8007a78 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	2b00      	cmp	r3, #0
 80079b4:	d103      	bne.n	80079be <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80079b6:	f002 fa71 	bl	8009e9c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80079ba:	2300      	movs	r3, #0
 80079bc:	e05c      	b.n	8007a78 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80079be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80079c0:	2b00      	cmp	r3, #0
 80079c2:	d106      	bne.n	80079d2 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80079c4:	f107 0314 	add.w	r3, r7, #20
 80079c8:	4618      	mov	r0, r3
 80079ca:	f001 fa69 	bl	8008ea0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80079ce:	2301      	movs	r3, #1
 80079d0:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80079d2:	f002 fa63 	bl	8009e9c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80079d6:	f000 ffd9 	bl	800898c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80079da:	f002 fa2d 	bl	8009e38 <vPortEnterCritical>
 80079de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079e0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80079e4:	b25b      	sxtb	r3, r3
 80079e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80079ea:	d103      	bne.n	80079f4 <xQueueGenericSend+0x174>
 80079ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079ee:	2200      	movs	r2, #0
 80079f0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80079f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079f6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80079fa:	b25b      	sxtb	r3, r3
 80079fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a00:	d103      	bne.n	8007a0a <xQueueGenericSend+0x18a>
 8007a02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a04:	2200      	movs	r2, #0
 8007a06:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007a0a:	f002 fa47 	bl	8009e9c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007a0e:	1d3a      	adds	r2, r7, #4
 8007a10:	f107 0314 	add.w	r3, r7, #20
 8007a14:	4611      	mov	r1, r2
 8007a16:	4618      	mov	r0, r3
 8007a18:	f001 fa58 	bl	8008ecc <xTaskCheckForTimeOut>
 8007a1c:	4603      	mov	r3, r0
 8007a1e:	2b00      	cmp	r3, #0
 8007a20:	d124      	bne.n	8007a6c <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8007a22:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007a24:	f000 fd04 	bl	8008430 <prvIsQueueFull>
 8007a28:	4603      	mov	r3, r0
 8007a2a:	2b00      	cmp	r3, #0
 8007a2c:	d018      	beq.n	8007a60 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8007a2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a30:	3310      	adds	r3, #16
 8007a32:	687a      	ldr	r2, [r7, #4]
 8007a34:	4611      	mov	r1, r2
 8007a36:	4618      	mov	r0, r3
 8007a38:	f001 f97c 	bl	8008d34 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8007a3c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007a3e:	f000 fc8f 	bl	8008360 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8007a42:	f000 ffb1 	bl	80089a8 <xTaskResumeAll>
 8007a46:	4603      	mov	r3, r0
 8007a48:	2b00      	cmp	r3, #0
 8007a4a:	f47f af7c 	bne.w	8007946 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8007a4e:	4b0c      	ldr	r3, [pc, #48]	@ (8007a80 <xQueueGenericSend+0x200>)
 8007a50:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007a54:	601a      	str	r2, [r3, #0]
 8007a56:	f3bf 8f4f 	dsb	sy
 8007a5a:	f3bf 8f6f 	isb	sy
 8007a5e:	e772      	b.n	8007946 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8007a60:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007a62:	f000 fc7d 	bl	8008360 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007a66:	f000 ff9f 	bl	80089a8 <xTaskResumeAll>
 8007a6a:	e76c      	b.n	8007946 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8007a6c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007a6e:	f000 fc77 	bl	8008360 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007a72:	f000 ff99 	bl	80089a8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8007a76:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8007a78:	4618      	mov	r0, r3
 8007a7a:	3738      	adds	r7, #56	@ 0x38
 8007a7c:	46bd      	mov	sp, r7
 8007a7e:	bd80      	pop	{r7, pc}
 8007a80:	e000ed04 	.word	0xe000ed04

08007a84 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8007a84:	b580      	push	{r7, lr}
 8007a86:	b090      	sub	sp, #64	@ 0x40
 8007a88:	af00      	add	r7, sp, #0
 8007a8a:	60f8      	str	r0, [r7, #12]
 8007a8c:	60b9      	str	r1, [r7, #8]
 8007a8e:	607a      	str	r2, [r7, #4]
 8007a90:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8007a92:	68fb      	ldr	r3, [r7, #12]
 8007a94:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8007a96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007a98:	2b00      	cmp	r3, #0
 8007a9a:	d10b      	bne.n	8007ab4 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8007a9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007aa0:	f383 8811 	msr	BASEPRI, r3
 8007aa4:	f3bf 8f6f 	isb	sy
 8007aa8:	f3bf 8f4f 	dsb	sy
 8007aac:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8007aae:	bf00      	nop
 8007ab0:	bf00      	nop
 8007ab2:	e7fd      	b.n	8007ab0 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007ab4:	68bb      	ldr	r3, [r7, #8]
 8007ab6:	2b00      	cmp	r3, #0
 8007ab8:	d103      	bne.n	8007ac2 <xQueueGenericSendFromISR+0x3e>
 8007aba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007abc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007abe:	2b00      	cmp	r3, #0
 8007ac0:	d101      	bne.n	8007ac6 <xQueueGenericSendFromISR+0x42>
 8007ac2:	2301      	movs	r3, #1
 8007ac4:	e000      	b.n	8007ac8 <xQueueGenericSendFromISR+0x44>
 8007ac6:	2300      	movs	r3, #0
 8007ac8:	2b00      	cmp	r3, #0
 8007aca:	d10b      	bne.n	8007ae4 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8007acc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ad0:	f383 8811 	msr	BASEPRI, r3
 8007ad4:	f3bf 8f6f 	isb	sy
 8007ad8:	f3bf 8f4f 	dsb	sy
 8007adc:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8007ade:	bf00      	nop
 8007ae0:	bf00      	nop
 8007ae2:	e7fd      	b.n	8007ae0 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007ae4:	683b      	ldr	r3, [r7, #0]
 8007ae6:	2b02      	cmp	r3, #2
 8007ae8:	d103      	bne.n	8007af2 <xQueueGenericSendFromISR+0x6e>
 8007aea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007aec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007aee:	2b01      	cmp	r3, #1
 8007af0:	d101      	bne.n	8007af6 <xQueueGenericSendFromISR+0x72>
 8007af2:	2301      	movs	r3, #1
 8007af4:	e000      	b.n	8007af8 <xQueueGenericSendFromISR+0x74>
 8007af6:	2300      	movs	r3, #0
 8007af8:	2b00      	cmp	r3, #0
 8007afa:	d10b      	bne.n	8007b14 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8007afc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b00:	f383 8811 	msr	BASEPRI, r3
 8007b04:	f3bf 8f6f 	isb	sy
 8007b08:	f3bf 8f4f 	dsb	sy
 8007b0c:	623b      	str	r3, [r7, #32]
}
 8007b0e:	bf00      	nop
 8007b10:	bf00      	nop
 8007b12:	e7fd      	b.n	8007b10 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007b14:	f002 fa70 	bl	8009ff8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8007b18:	f3ef 8211 	mrs	r2, BASEPRI
 8007b1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b20:	f383 8811 	msr	BASEPRI, r3
 8007b24:	f3bf 8f6f 	isb	sy
 8007b28:	f3bf 8f4f 	dsb	sy
 8007b2c:	61fa      	str	r2, [r7, #28]
 8007b2e:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8007b30:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007b32:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007b34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b36:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007b38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b3a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007b3c:	429a      	cmp	r2, r3
 8007b3e:	d302      	bcc.n	8007b46 <xQueueGenericSendFromISR+0xc2>
 8007b40:	683b      	ldr	r3, [r7, #0]
 8007b42:	2b02      	cmp	r3, #2
 8007b44:	d12f      	bne.n	8007ba6 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8007b46:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b48:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007b4c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007b50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007b54:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007b56:	683a      	ldr	r2, [r7, #0]
 8007b58:	68b9      	ldr	r1, [r7, #8]
 8007b5a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8007b5c:	f000 fb70 	bl	8008240 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8007b60:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8007b64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b68:	d112      	bne.n	8007b90 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007b6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b6e:	2b00      	cmp	r3, #0
 8007b70:	d016      	beq.n	8007ba0 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007b72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b74:	3324      	adds	r3, #36	@ 0x24
 8007b76:	4618      	mov	r0, r3
 8007b78:	f001 f92e 	bl	8008dd8 <xTaskRemoveFromEventList>
 8007b7c:	4603      	mov	r3, r0
 8007b7e:	2b00      	cmp	r3, #0
 8007b80:	d00e      	beq.n	8007ba0 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	2b00      	cmp	r3, #0
 8007b86:	d00b      	beq.n	8007ba0 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	2201      	movs	r2, #1
 8007b8c:	601a      	str	r2, [r3, #0]
 8007b8e:	e007      	b.n	8007ba0 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8007b90:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8007b94:	3301      	adds	r3, #1
 8007b96:	b2db      	uxtb	r3, r3
 8007b98:	b25a      	sxtb	r2, r3
 8007b9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b9c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8007ba0:	2301      	movs	r3, #1
 8007ba2:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8007ba4:	e001      	b.n	8007baa <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8007ba6:	2300      	movs	r3, #0
 8007ba8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007baa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007bac:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8007bae:	697b      	ldr	r3, [r7, #20]
 8007bb0:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8007bb4:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007bb6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8007bb8:	4618      	mov	r0, r3
 8007bba:	3740      	adds	r7, #64	@ 0x40
 8007bbc:	46bd      	mov	sp, r7
 8007bbe:	bd80      	pop	{r7, pc}

08007bc0 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8007bc0:	b580      	push	{r7, lr}
 8007bc2:	b08e      	sub	sp, #56	@ 0x38
 8007bc4:	af00      	add	r7, sp, #0
 8007bc6:	6078      	str	r0, [r7, #4]
 8007bc8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8007bce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bd0:	2b00      	cmp	r3, #0
 8007bd2:	d10b      	bne.n	8007bec <xQueueGiveFromISR+0x2c>
	__asm volatile
 8007bd4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007bd8:	f383 8811 	msr	BASEPRI, r3
 8007bdc:	f3bf 8f6f 	isb	sy
 8007be0:	f3bf 8f4f 	dsb	sy
 8007be4:	623b      	str	r3, [r7, #32]
}
 8007be6:	bf00      	nop
 8007be8:	bf00      	nop
 8007bea:	e7fd      	b.n	8007be8 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8007bec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007bf0:	2b00      	cmp	r3, #0
 8007bf2:	d00b      	beq.n	8007c0c <xQueueGiveFromISR+0x4c>
	__asm volatile
 8007bf4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007bf8:	f383 8811 	msr	BASEPRI, r3
 8007bfc:	f3bf 8f6f 	isb	sy
 8007c00:	f3bf 8f4f 	dsb	sy
 8007c04:	61fb      	str	r3, [r7, #28]
}
 8007c06:	bf00      	nop
 8007c08:	bf00      	nop
 8007c0a:	e7fd      	b.n	8007c08 <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8007c0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c0e:	681b      	ldr	r3, [r3, #0]
 8007c10:	2b00      	cmp	r3, #0
 8007c12:	d103      	bne.n	8007c1c <xQueueGiveFromISR+0x5c>
 8007c14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c16:	689b      	ldr	r3, [r3, #8]
 8007c18:	2b00      	cmp	r3, #0
 8007c1a:	d101      	bne.n	8007c20 <xQueueGiveFromISR+0x60>
 8007c1c:	2301      	movs	r3, #1
 8007c1e:	e000      	b.n	8007c22 <xQueueGiveFromISR+0x62>
 8007c20:	2300      	movs	r3, #0
 8007c22:	2b00      	cmp	r3, #0
 8007c24:	d10b      	bne.n	8007c3e <xQueueGiveFromISR+0x7e>
	__asm volatile
 8007c26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c2a:	f383 8811 	msr	BASEPRI, r3
 8007c2e:	f3bf 8f6f 	isb	sy
 8007c32:	f3bf 8f4f 	dsb	sy
 8007c36:	61bb      	str	r3, [r7, #24]
}
 8007c38:	bf00      	nop
 8007c3a:	bf00      	nop
 8007c3c:	e7fd      	b.n	8007c3a <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007c3e:	f002 f9db 	bl	8009ff8 <vPortValidateInterruptPriority>
	__asm volatile
 8007c42:	f3ef 8211 	mrs	r2, BASEPRI
 8007c46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c4a:	f383 8811 	msr	BASEPRI, r3
 8007c4e:	f3bf 8f6f 	isb	sy
 8007c52:	f3bf 8f4f 	dsb	sy
 8007c56:	617a      	str	r2, [r7, #20]
 8007c58:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8007c5a:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007c5c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007c5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c60:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c62:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8007c64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c66:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007c68:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007c6a:	429a      	cmp	r2, r3
 8007c6c:	d22b      	bcs.n	8007cc6 <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8007c6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c70:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007c74:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8007c78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c7a:	1c5a      	adds	r2, r3, #1
 8007c7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c7e:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8007c80:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8007c84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c88:	d112      	bne.n	8007cb0 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007c8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c8e:	2b00      	cmp	r3, #0
 8007c90:	d016      	beq.n	8007cc0 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007c92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c94:	3324      	adds	r3, #36	@ 0x24
 8007c96:	4618      	mov	r0, r3
 8007c98:	f001 f89e 	bl	8008dd8 <xTaskRemoveFromEventList>
 8007c9c:	4603      	mov	r3, r0
 8007c9e:	2b00      	cmp	r3, #0
 8007ca0:	d00e      	beq.n	8007cc0 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8007ca2:	683b      	ldr	r3, [r7, #0]
 8007ca4:	2b00      	cmp	r3, #0
 8007ca6:	d00b      	beq.n	8007cc0 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007ca8:	683b      	ldr	r3, [r7, #0]
 8007caa:	2201      	movs	r2, #1
 8007cac:	601a      	str	r2, [r3, #0]
 8007cae:	e007      	b.n	8007cc0 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8007cb0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007cb4:	3301      	adds	r3, #1
 8007cb6:	b2db      	uxtb	r3, r3
 8007cb8:	b25a      	sxtb	r2, r3
 8007cba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007cbc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8007cc0:	2301      	movs	r3, #1
 8007cc2:	637b      	str	r3, [r7, #52]	@ 0x34
 8007cc4:	e001      	b.n	8007cca <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8007cc6:	2300      	movs	r3, #0
 8007cc8:	637b      	str	r3, [r7, #52]	@ 0x34
 8007cca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ccc:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8007cce:	68fb      	ldr	r3, [r7, #12]
 8007cd0:	f383 8811 	msr	BASEPRI, r3
}
 8007cd4:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007cd6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8007cd8:	4618      	mov	r0, r3
 8007cda:	3738      	adds	r7, #56	@ 0x38
 8007cdc:	46bd      	mov	sp, r7
 8007cde:	bd80      	pop	{r7, pc}

08007ce0 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8007ce0:	b580      	push	{r7, lr}
 8007ce2:	b08c      	sub	sp, #48	@ 0x30
 8007ce4:	af00      	add	r7, sp, #0
 8007ce6:	60f8      	str	r0, [r7, #12]
 8007ce8:	60b9      	str	r1, [r7, #8]
 8007cea:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8007cec:	2300      	movs	r3, #0
 8007cee:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007cf0:	68fb      	ldr	r3, [r7, #12]
 8007cf2:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8007cf4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007cf6:	2b00      	cmp	r3, #0
 8007cf8:	d10b      	bne.n	8007d12 <xQueueReceive+0x32>
	__asm volatile
 8007cfa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007cfe:	f383 8811 	msr	BASEPRI, r3
 8007d02:	f3bf 8f6f 	isb	sy
 8007d06:	f3bf 8f4f 	dsb	sy
 8007d0a:	623b      	str	r3, [r7, #32]
}
 8007d0c:	bf00      	nop
 8007d0e:	bf00      	nop
 8007d10:	e7fd      	b.n	8007d0e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007d12:	68bb      	ldr	r3, [r7, #8]
 8007d14:	2b00      	cmp	r3, #0
 8007d16:	d103      	bne.n	8007d20 <xQueueReceive+0x40>
 8007d18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d1c:	2b00      	cmp	r3, #0
 8007d1e:	d101      	bne.n	8007d24 <xQueueReceive+0x44>
 8007d20:	2301      	movs	r3, #1
 8007d22:	e000      	b.n	8007d26 <xQueueReceive+0x46>
 8007d24:	2300      	movs	r3, #0
 8007d26:	2b00      	cmp	r3, #0
 8007d28:	d10b      	bne.n	8007d42 <xQueueReceive+0x62>
	__asm volatile
 8007d2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d2e:	f383 8811 	msr	BASEPRI, r3
 8007d32:	f3bf 8f6f 	isb	sy
 8007d36:	f3bf 8f4f 	dsb	sy
 8007d3a:	61fb      	str	r3, [r7, #28]
}
 8007d3c:	bf00      	nop
 8007d3e:	bf00      	nop
 8007d40:	e7fd      	b.n	8007d3e <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007d42:	f001 fa09 	bl	8009158 <xTaskGetSchedulerState>
 8007d46:	4603      	mov	r3, r0
 8007d48:	2b00      	cmp	r3, #0
 8007d4a:	d102      	bne.n	8007d52 <xQueueReceive+0x72>
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	2b00      	cmp	r3, #0
 8007d50:	d101      	bne.n	8007d56 <xQueueReceive+0x76>
 8007d52:	2301      	movs	r3, #1
 8007d54:	e000      	b.n	8007d58 <xQueueReceive+0x78>
 8007d56:	2300      	movs	r3, #0
 8007d58:	2b00      	cmp	r3, #0
 8007d5a:	d10b      	bne.n	8007d74 <xQueueReceive+0x94>
	__asm volatile
 8007d5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d60:	f383 8811 	msr	BASEPRI, r3
 8007d64:	f3bf 8f6f 	isb	sy
 8007d68:	f3bf 8f4f 	dsb	sy
 8007d6c:	61bb      	str	r3, [r7, #24]
}
 8007d6e:	bf00      	nop
 8007d70:	bf00      	nop
 8007d72:	e7fd      	b.n	8007d70 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007d74:	f002 f860 	bl	8009e38 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007d78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d7c:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007d7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d80:	2b00      	cmp	r3, #0
 8007d82:	d01f      	beq.n	8007dc4 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8007d84:	68b9      	ldr	r1, [r7, #8]
 8007d86:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007d88:	f000 fac4 	bl	8008314 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8007d8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d8e:	1e5a      	subs	r2, r3, #1
 8007d90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d92:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007d94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d96:	691b      	ldr	r3, [r3, #16]
 8007d98:	2b00      	cmp	r3, #0
 8007d9a:	d00f      	beq.n	8007dbc <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007d9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d9e:	3310      	adds	r3, #16
 8007da0:	4618      	mov	r0, r3
 8007da2:	f001 f819 	bl	8008dd8 <xTaskRemoveFromEventList>
 8007da6:	4603      	mov	r3, r0
 8007da8:	2b00      	cmp	r3, #0
 8007daa:	d007      	beq.n	8007dbc <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8007dac:	4b3c      	ldr	r3, [pc, #240]	@ (8007ea0 <xQueueReceive+0x1c0>)
 8007dae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007db2:	601a      	str	r2, [r3, #0]
 8007db4:	f3bf 8f4f 	dsb	sy
 8007db8:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8007dbc:	f002 f86e 	bl	8009e9c <vPortExitCritical>
				return pdPASS;
 8007dc0:	2301      	movs	r3, #1
 8007dc2:	e069      	b.n	8007e98 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	2b00      	cmp	r3, #0
 8007dc8:	d103      	bne.n	8007dd2 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007dca:	f002 f867 	bl	8009e9c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8007dce:	2300      	movs	r3, #0
 8007dd0:	e062      	b.n	8007e98 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007dd2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007dd4:	2b00      	cmp	r3, #0
 8007dd6:	d106      	bne.n	8007de6 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007dd8:	f107 0310 	add.w	r3, r7, #16
 8007ddc:	4618      	mov	r0, r3
 8007dde:	f001 f85f 	bl	8008ea0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007de2:	2301      	movs	r3, #1
 8007de4:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007de6:	f002 f859 	bl	8009e9c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007dea:	f000 fdcf 	bl	800898c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007dee:	f002 f823 	bl	8009e38 <vPortEnterCritical>
 8007df2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007df4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007df8:	b25b      	sxtb	r3, r3
 8007dfa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007dfe:	d103      	bne.n	8007e08 <xQueueReceive+0x128>
 8007e00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e02:	2200      	movs	r2, #0
 8007e04:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007e08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e0a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007e0e:	b25b      	sxtb	r3, r3
 8007e10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e14:	d103      	bne.n	8007e1e <xQueueReceive+0x13e>
 8007e16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e18:	2200      	movs	r2, #0
 8007e1a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007e1e:	f002 f83d 	bl	8009e9c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007e22:	1d3a      	adds	r2, r7, #4
 8007e24:	f107 0310 	add.w	r3, r7, #16
 8007e28:	4611      	mov	r1, r2
 8007e2a:	4618      	mov	r0, r3
 8007e2c:	f001 f84e 	bl	8008ecc <xTaskCheckForTimeOut>
 8007e30:	4603      	mov	r3, r0
 8007e32:	2b00      	cmp	r3, #0
 8007e34:	d123      	bne.n	8007e7e <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007e36:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007e38:	f000 fae4 	bl	8008404 <prvIsQueueEmpty>
 8007e3c:	4603      	mov	r3, r0
 8007e3e:	2b00      	cmp	r3, #0
 8007e40:	d017      	beq.n	8007e72 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007e42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e44:	3324      	adds	r3, #36	@ 0x24
 8007e46:	687a      	ldr	r2, [r7, #4]
 8007e48:	4611      	mov	r1, r2
 8007e4a:	4618      	mov	r0, r3
 8007e4c:	f000 ff72 	bl	8008d34 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8007e50:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007e52:	f000 fa85 	bl	8008360 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8007e56:	f000 fda7 	bl	80089a8 <xTaskResumeAll>
 8007e5a:	4603      	mov	r3, r0
 8007e5c:	2b00      	cmp	r3, #0
 8007e5e:	d189      	bne.n	8007d74 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8007e60:	4b0f      	ldr	r3, [pc, #60]	@ (8007ea0 <xQueueReceive+0x1c0>)
 8007e62:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007e66:	601a      	str	r2, [r3, #0]
 8007e68:	f3bf 8f4f 	dsb	sy
 8007e6c:	f3bf 8f6f 	isb	sy
 8007e70:	e780      	b.n	8007d74 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8007e72:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007e74:	f000 fa74 	bl	8008360 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007e78:	f000 fd96 	bl	80089a8 <xTaskResumeAll>
 8007e7c:	e77a      	b.n	8007d74 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8007e7e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007e80:	f000 fa6e 	bl	8008360 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007e84:	f000 fd90 	bl	80089a8 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007e88:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007e8a:	f000 fabb 	bl	8008404 <prvIsQueueEmpty>
 8007e8e:	4603      	mov	r3, r0
 8007e90:	2b00      	cmp	r3, #0
 8007e92:	f43f af6f 	beq.w	8007d74 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8007e96:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8007e98:	4618      	mov	r0, r3
 8007e9a:	3730      	adds	r7, #48	@ 0x30
 8007e9c:	46bd      	mov	sp, r7
 8007e9e:	bd80      	pop	{r7, pc}
 8007ea0:	e000ed04 	.word	0xe000ed04

08007ea4 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8007ea4:	b580      	push	{r7, lr}
 8007ea6:	b08e      	sub	sp, #56	@ 0x38
 8007ea8:	af00      	add	r7, sp, #0
 8007eaa:	6078      	str	r0, [r7, #4]
 8007eac:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8007eae:	2300      	movs	r3, #0
 8007eb0:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8007eb6:	2300      	movs	r3, #0
 8007eb8:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8007eba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ebc:	2b00      	cmp	r3, #0
 8007ebe:	d10b      	bne.n	8007ed8 <xQueueSemaphoreTake+0x34>
	__asm volatile
 8007ec0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ec4:	f383 8811 	msr	BASEPRI, r3
 8007ec8:	f3bf 8f6f 	isb	sy
 8007ecc:	f3bf 8f4f 	dsb	sy
 8007ed0:	623b      	str	r3, [r7, #32]
}
 8007ed2:	bf00      	nop
 8007ed4:	bf00      	nop
 8007ed6:	e7fd      	b.n	8007ed4 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8007ed8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007eda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007edc:	2b00      	cmp	r3, #0
 8007ede:	d00b      	beq.n	8007ef8 <xQueueSemaphoreTake+0x54>
	__asm volatile
 8007ee0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ee4:	f383 8811 	msr	BASEPRI, r3
 8007ee8:	f3bf 8f6f 	isb	sy
 8007eec:	f3bf 8f4f 	dsb	sy
 8007ef0:	61fb      	str	r3, [r7, #28]
}
 8007ef2:	bf00      	nop
 8007ef4:	bf00      	nop
 8007ef6:	e7fd      	b.n	8007ef4 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007ef8:	f001 f92e 	bl	8009158 <xTaskGetSchedulerState>
 8007efc:	4603      	mov	r3, r0
 8007efe:	2b00      	cmp	r3, #0
 8007f00:	d102      	bne.n	8007f08 <xQueueSemaphoreTake+0x64>
 8007f02:	683b      	ldr	r3, [r7, #0]
 8007f04:	2b00      	cmp	r3, #0
 8007f06:	d101      	bne.n	8007f0c <xQueueSemaphoreTake+0x68>
 8007f08:	2301      	movs	r3, #1
 8007f0a:	e000      	b.n	8007f0e <xQueueSemaphoreTake+0x6a>
 8007f0c:	2300      	movs	r3, #0
 8007f0e:	2b00      	cmp	r3, #0
 8007f10:	d10b      	bne.n	8007f2a <xQueueSemaphoreTake+0x86>
	__asm volatile
 8007f12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f16:	f383 8811 	msr	BASEPRI, r3
 8007f1a:	f3bf 8f6f 	isb	sy
 8007f1e:	f3bf 8f4f 	dsb	sy
 8007f22:	61bb      	str	r3, [r7, #24]
}
 8007f24:	bf00      	nop
 8007f26:	bf00      	nop
 8007f28:	e7fd      	b.n	8007f26 <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007f2a:	f001 ff85 	bl	8009e38 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8007f2e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f30:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f32:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8007f34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f36:	2b00      	cmp	r3, #0
 8007f38:	d024      	beq.n	8007f84 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8007f3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f3c:	1e5a      	subs	r2, r3, #1
 8007f3e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f40:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007f42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f44:	681b      	ldr	r3, [r3, #0]
 8007f46:	2b00      	cmp	r3, #0
 8007f48:	d104      	bne.n	8007f54 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8007f4a:	f001 fa7f 	bl	800944c <pvTaskIncrementMutexHeldCount>
 8007f4e:	4602      	mov	r2, r0
 8007f50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f52:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007f54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f56:	691b      	ldr	r3, [r3, #16]
 8007f58:	2b00      	cmp	r3, #0
 8007f5a:	d00f      	beq.n	8007f7c <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007f5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f5e:	3310      	adds	r3, #16
 8007f60:	4618      	mov	r0, r3
 8007f62:	f000 ff39 	bl	8008dd8 <xTaskRemoveFromEventList>
 8007f66:	4603      	mov	r3, r0
 8007f68:	2b00      	cmp	r3, #0
 8007f6a:	d007      	beq.n	8007f7c <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8007f6c:	4b54      	ldr	r3, [pc, #336]	@ (80080c0 <xQueueSemaphoreTake+0x21c>)
 8007f6e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007f72:	601a      	str	r2, [r3, #0]
 8007f74:	f3bf 8f4f 	dsb	sy
 8007f78:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8007f7c:	f001 ff8e 	bl	8009e9c <vPortExitCritical>
				return pdPASS;
 8007f80:	2301      	movs	r3, #1
 8007f82:	e098      	b.n	80080b6 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007f84:	683b      	ldr	r3, [r7, #0]
 8007f86:	2b00      	cmp	r3, #0
 8007f88:	d112      	bne.n	8007fb0 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8007f8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f8c:	2b00      	cmp	r3, #0
 8007f8e:	d00b      	beq.n	8007fa8 <xQueueSemaphoreTake+0x104>
	__asm volatile
 8007f90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f94:	f383 8811 	msr	BASEPRI, r3
 8007f98:	f3bf 8f6f 	isb	sy
 8007f9c:	f3bf 8f4f 	dsb	sy
 8007fa0:	617b      	str	r3, [r7, #20]
}
 8007fa2:	bf00      	nop
 8007fa4:	bf00      	nop
 8007fa6:	e7fd      	b.n	8007fa4 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8007fa8:	f001 ff78 	bl	8009e9c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8007fac:	2300      	movs	r3, #0
 8007fae:	e082      	b.n	80080b6 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007fb0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007fb2:	2b00      	cmp	r3, #0
 8007fb4:	d106      	bne.n	8007fc4 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007fb6:	f107 030c 	add.w	r3, r7, #12
 8007fba:	4618      	mov	r0, r3
 8007fbc:	f000 ff70 	bl	8008ea0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007fc0:	2301      	movs	r3, #1
 8007fc2:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007fc4:	f001 ff6a 	bl	8009e9c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007fc8:	f000 fce0 	bl	800898c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007fcc:	f001 ff34 	bl	8009e38 <vPortEnterCritical>
 8007fd0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007fd2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007fd6:	b25b      	sxtb	r3, r3
 8007fd8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007fdc:	d103      	bne.n	8007fe6 <xQueueSemaphoreTake+0x142>
 8007fde:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007fe0:	2200      	movs	r2, #0
 8007fe2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007fe6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007fe8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007fec:	b25b      	sxtb	r3, r3
 8007fee:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007ff2:	d103      	bne.n	8007ffc <xQueueSemaphoreTake+0x158>
 8007ff4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ff6:	2200      	movs	r2, #0
 8007ff8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007ffc:	f001 ff4e 	bl	8009e9c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008000:	463a      	mov	r2, r7
 8008002:	f107 030c 	add.w	r3, r7, #12
 8008006:	4611      	mov	r1, r2
 8008008:	4618      	mov	r0, r3
 800800a:	f000 ff5f 	bl	8008ecc <xTaskCheckForTimeOut>
 800800e:	4603      	mov	r3, r0
 8008010:	2b00      	cmp	r3, #0
 8008012:	d132      	bne.n	800807a <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008014:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008016:	f000 f9f5 	bl	8008404 <prvIsQueueEmpty>
 800801a:	4603      	mov	r3, r0
 800801c:	2b00      	cmp	r3, #0
 800801e:	d026      	beq.n	800806e <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008020:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008022:	681b      	ldr	r3, [r3, #0]
 8008024:	2b00      	cmp	r3, #0
 8008026:	d109      	bne.n	800803c <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8008028:	f001 ff06 	bl	8009e38 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800802c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800802e:	689b      	ldr	r3, [r3, #8]
 8008030:	4618      	mov	r0, r3
 8008032:	f001 f8af 	bl	8009194 <xTaskPriorityInherit>
 8008036:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8008038:	f001 ff30 	bl	8009e9c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800803c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800803e:	3324      	adds	r3, #36	@ 0x24
 8008040:	683a      	ldr	r2, [r7, #0]
 8008042:	4611      	mov	r1, r2
 8008044:	4618      	mov	r0, r3
 8008046:	f000 fe75 	bl	8008d34 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800804a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800804c:	f000 f988 	bl	8008360 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8008050:	f000 fcaa 	bl	80089a8 <xTaskResumeAll>
 8008054:	4603      	mov	r3, r0
 8008056:	2b00      	cmp	r3, #0
 8008058:	f47f af67 	bne.w	8007f2a <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 800805c:	4b18      	ldr	r3, [pc, #96]	@ (80080c0 <xQueueSemaphoreTake+0x21c>)
 800805e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008062:	601a      	str	r2, [r3, #0]
 8008064:	f3bf 8f4f 	dsb	sy
 8008068:	f3bf 8f6f 	isb	sy
 800806c:	e75d      	b.n	8007f2a <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800806e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008070:	f000 f976 	bl	8008360 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008074:	f000 fc98 	bl	80089a8 <xTaskResumeAll>
 8008078:	e757      	b.n	8007f2a <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800807a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800807c:	f000 f970 	bl	8008360 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008080:	f000 fc92 	bl	80089a8 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008084:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008086:	f000 f9bd 	bl	8008404 <prvIsQueueEmpty>
 800808a:	4603      	mov	r3, r0
 800808c:	2b00      	cmp	r3, #0
 800808e:	f43f af4c 	beq.w	8007f2a <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8008092:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008094:	2b00      	cmp	r3, #0
 8008096:	d00d      	beq.n	80080b4 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8008098:	f001 fece 	bl	8009e38 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800809c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800809e:	f000 f8b7 	bl	8008210 <prvGetDisinheritPriorityAfterTimeout>
 80080a2:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80080a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80080a6:	689b      	ldr	r3, [r3, #8]
 80080a8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80080aa:	4618      	mov	r0, r3
 80080ac:	f001 f94a 	bl	8009344 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 80080b0:	f001 fef4 	bl	8009e9c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80080b4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80080b6:	4618      	mov	r0, r3
 80080b8:	3738      	adds	r7, #56	@ 0x38
 80080ba:	46bd      	mov	sp, r7
 80080bc:	bd80      	pop	{r7, pc}
 80080be:	bf00      	nop
 80080c0:	e000ed04 	.word	0xe000ed04

080080c4 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80080c4:	b580      	push	{r7, lr}
 80080c6:	b08e      	sub	sp, #56	@ 0x38
 80080c8:	af00      	add	r7, sp, #0
 80080ca:	60f8      	str	r0, [r7, #12]
 80080cc:	60b9      	str	r1, [r7, #8]
 80080ce:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80080d0:	68fb      	ldr	r3, [r7, #12]
 80080d2:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80080d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080d6:	2b00      	cmp	r3, #0
 80080d8:	d10b      	bne.n	80080f2 <xQueueReceiveFromISR+0x2e>
	__asm volatile
 80080da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80080de:	f383 8811 	msr	BASEPRI, r3
 80080e2:	f3bf 8f6f 	isb	sy
 80080e6:	f3bf 8f4f 	dsb	sy
 80080ea:	623b      	str	r3, [r7, #32]
}
 80080ec:	bf00      	nop
 80080ee:	bf00      	nop
 80080f0:	e7fd      	b.n	80080ee <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80080f2:	68bb      	ldr	r3, [r7, #8]
 80080f4:	2b00      	cmp	r3, #0
 80080f6:	d103      	bne.n	8008100 <xQueueReceiveFromISR+0x3c>
 80080f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80080fc:	2b00      	cmp	r3, #0
 80080fe:	d101      	bne.n	8008104 <xQueueReceiveFromISR+0x40>
 8008100:	2301      	movs	r3, #1
 8008102:	e000      	b.n	8008106 <xQueueReceiveFromISR+0x42>
 8008104:	2300      	movs	r3, #0
 8008106:	2b00      	cmp	r3, #0
 8008108:	d10b      	bne.n	8008122 <xQueueReceiveFromISR+0x5e>
	__asm volatile
 800810a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800810e:	f383 8811 	msr	BASEPRI, r3
 8008112:	f3bf 8f6f 	isb	sy
 8008116:	f3bf 8f4f 	dsb	sy
 800811a:	61fb      	str	r3, [r7, #28]
}
 800811c:	bf00      	nop
 800811e:	bf00      	nop
 8008120:	e7fd      	b.n	800811e <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008122:	f001 ff69 	bl	8009ff8 <vPortValidateInterruptPriority>
	__asm volatile
 8008126:	f3ef 8211 	mrs	r2, BASEPRI
 800812a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800812e:	f383 8811 	msr	BASEPRI, r3
 8008132:	f3bf 8f6f 	isb	sy
 8008136:	f3bf 8f4f 	dsb	sy
 800813a:	61ba      	str	r2, [r7, #24]
 800813c:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800813e:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008140:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008142:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008144:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008146:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008148:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800814a:	2b00      	cmp	r3, #0
 800814c:	d02f      	beq.n	80081ae <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800814e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008150:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008154:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8008158:	68b9      	ldr	r1, [r7, #8]
 800815a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800815c:	f000 f8da 	bl	8008314 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8008160:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008162:	1e5a      	subs	r2, r3, #1
 8008164:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008166:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8008168:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800816c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008170:	d112      	bne.n	8008198 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008172:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008174:	691b      	ldr	r3, [r3, #16]
 8008176:	2b00      	cmp	r3, #0
 8008178:	d016      	beq.n	80081a8 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800817a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800817c:	3310      	adds	r3, #16
 800817e:	4618      	mov	r0, r3
 8008180:	f000 fe2a 	bl	8008dd8 <xTaskRemoveFromEventList>
 8008184:	4603      	mov	r3, r0
 8008186:	2b00      	cmp	r3, #0
 8008188:	d00e      	beq.n	80081a8 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	2b00      	cmp	r3, #0
 800818e:	d00b      	beq.n	80081a8 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	2201      	movs	r2, #1
 8008194:	601a      	str	r2, [r3, #0]
 8008196:	e007      	b.n	80081a8 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8008198:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800819c:	3301      	adds	r3, #1
 800819e:	b2db      	uxtb	r3, r3
 80081a0:	b25a      	sxtb	r2, r3
 80081a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081a4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 80081a8:	2301      	movs	r3, #1
 80081aa:	637b      	str	r3, [r7, #52]	@ 0x34
 80081ac:	e001      	b.n	80081b2 <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 80081ae:	2300      	movs	r3, #0
 80081b0:	637b      	str	r3, [r7, #52]	@ 0x34
 80081b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80081b4:	613b      	str	r3, [r7, #16]
	__asm volatile
 80081b6:	693b      	ldr	r3, [r7, #16]
 80081b8:	f383 8811 	msr	BASEPRI, r3
}
 80081bc:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80081be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80081c0:	4618      	mov	r0, r3
 80081c2:	3738      	adds	r7, #56	@ 0x38
 80081c4:	46bd      	mov	sp, r7
 80081c6:	bd80      	pop	{r7, pc}

080081c8 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 80081c8:	b580      	push	{r7, lr}
 80081ca:	b084      	sub	sp, #16
 80081cc:	af00      	add	r7, sp, #0
 80081ce:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80081d4:	68fb      	ldr	r3, [r7, #12]
 80081d6:	2b00      	cmp	r3, #0
 80081d8:	d10b      	bne.n	80081f2 <vQueueDelete+0x2a>
	__asm volatile
 80081da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80081de:	f383 8811 	msr	BASEPRI, r3
 80081e2:	f3bf 8f6f 	isb	sy
 80081e6:	f3bf 8f4f 	dsb	sy
 80081ea:	60bb      	str	r3, [r7, #8]
}
 80081ec:	bf00      	nop
 80081ee:	bf00      	nop
 80081f0:	e7fd      	b.n	80081ee <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 80081f2:	68f8      	ldr	r0, [r7, #12]
 80081f4:	f000 f95e 	bl	80084b4 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 80081f8:	68fb      	ldr	r3, [r7, #12]
 80081fa:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 80081fe:	2b00      	cmp	r3, #0
 8008200:	d102      	bne.n	8008208 <vQueueDelete+0x40>
		{
			vPortFree( pxQueue );
 8008202:	68f8      	ldr	r0, [r7, #12]
 8008204:	f002 f808 	bl	800a218 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 8008208:	bf00      	nop
 800820a:	3710      	adds	r7, #16
 800820c:	46bd      	mov	sp, r7
 800820e:	bd80      	pop	{r7, pc}

08008210 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8008210:	b480      	push	{r7}
 8008212:	b085      	sub	sp, #20
 8008214:	af00      	add	r7, sp, #0
 8008216:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800821c:	2b00      	cmp	r3, #0
 800821e:	d006      	beq.n	800822e <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008224:	681b      	ldr	r3, [r3, #0]
 8008226:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 800822a:	60fb      	str	r3, [r7, #12]
 800822c:	e001      	b.n	8008232 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800822e:	2300      	movs	r3, #0
 8008230:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8008232:	68fb      	ldr	r3, [r7, #12]
	}
 8008234:	4618      	mov	r0, r3
 8008236:	3714      	adds	r7, #20
 8008238:	46bd      	mov	sp, r7
 800823a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800823e:	4770      	bx	lr

08008240 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8008240:	b580      	push	{r7, lr}
 8008242:	b086      	sub	sp, #24
 8008244:	af00      	add	r7, sp, #0
 8008246:	60f8      	str	r0, [r7, #12]
 8008248:	60b9      	str	r1, [r7, #8]
 800824a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800824c:	2300      	movs	r3, #0
 800824e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008250:	68fb      	ldr	r3, [r7, #12]
 8008252:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008254:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8008256:	68fb      	ldr	r3, [r7, #12]
 8008258:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800825a:	2b00      	cmp	r3, #0
 800825c:	d10d      	bne.n	800827a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800825e:	68fb      	ldr	r3, [r7, #12]
 8008260:	681b      	ldr	r3, [r3, #0]
 8008262:	2b00      	cmp	r3, #0
 8008264:	d14d      	bne.n	8008302 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8008266:	68fb      	ldr	r3, [r7, #12]
 8008268:	689b      	ldr	r3, [r3, #8]
 800826a:	4618      	mov	r0, r3
 800826c:	f000 fffa 	bl	8009264 <xTaskPriorityDisinherit>
 8008270:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8008272:	68fb      	ldr	r3, [r7, #12]
 8008274:	2200      	movs	r2, #0
 8008276:	609a      	str	r2, [r3, #8]
 8008278:	e043      	b.n	8008302 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	2b00      	cmp	r3, #0
 800827e:	d119      	bne.n	80082b4 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008280:	68fb      	ldr	r3, [r7, #12]
 8008282:	6858      	ldr	r0, [r3, #4]
 8008284:	68fb      	ldr	r3, [r7, #12]
 8008286:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008288:	461a      	mov	r2, r3
 800828a:	68b9      	ldr	r1, [r7, #8]
 800828c:	f002 fa77 	bl	800a77e <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008290:	68fb      	ldr	r3, [r7, #12]
 8008292:	685a      	ldr	r2, [r3, #4]
 8008294:	68fb      	ldr	r3, [r7, #12]
 8008296:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008298:	441a      	add	r2, r3
 800829a:	68fb      	ldr	r3, [r7, #12]
 800829c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800829e:	68fb      	ldr	r3, [r7, #12]
 80082a0:	685a      	ldr	r2, [r3, #4]
 80082a2:	68fb      	ldr	r3, [r7, #12]
 80082a4:	689b      	ldr	r3, [r3, #8]
 80082a6:	429a      	cmp	r2, r3
 80082a8:	d32b      	bcc.n	8008302 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80082aa:	68fb      	ldr	r3, [r7, #12]
 80082ac:	681a      	ldr	r2, [r3, #0]
 80082ae:	68fb      	ldr	r3, [r7, #12]
 80082b0:	605a      	str	r2, [r3, #4]
 80082b2:	e026      	b.n	8008302 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80082b4:	68fb      	ldr	r3, [r7, #12]
 80082b6:	68d8      	ldr	r0, [r3, #12]
 80082b8:	68fb      	ldr	r3, [r7, #12]
 80082ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80082bc:	461a      	mov	r2, r3
 80082be:	68b9      	ldr	r1, [r7, #8]
 80082c0:	f002 fa5d 	bl	800a77e <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80082c4:	68fb      	ldr	r3, [r7, #12]
 80082c6:	68da      	ldr	r2, [r3, #12]
 80082c8:	68fb      	ldr	r3, [r7, #12]
 80082ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80082cc:	425b      	negs	r3, r3
 80082ce:	441a      	add	r2, r3
 80082d0:	68fb      	ldr	r3, [r7, #12]
 80082d2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80082d4:	68fb      	ldr	r3, [r7, #12]
 80082d6:	68da      	ldr	r2, [r3, #12]
 80082d8:	68fb      	ldr	r3, [r7, #12]
 80082da:	681b      	ldr	r3, [r3, #0]
 80082dc:	429a      	cmp	r2, r3
 80082de:	d207      	bcs.n	80082f0 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80082e0:	68fb      	ldr	r3, [r7, #12]
 80082e2:	689a      	ldr	r2, [r3, #8]
 80082e4:	68fb      	ldr	r3, [r7, #12]
 80082e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80082e8:	425b      	negs	r3, r3
 80082ea:	441a      	add	r2, r3
 80082ec:	68fb      	ldr	r3, [r7, #12]
 80082ee:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	2b02      	cmp	r3, #2
 80082f4:	d105      	bne.n	8008302 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80082f6:	693b      	ldr	r3, [r7, #16]
 80082f8:	2b00      	cmp	r3, #0
 80082fa:	d002      	beq.n	8008302 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80082fc:	693b      	ldr	r3, [r7, #16]
 80082fe:	3b01      	subs	r3, #1
 8008300:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8008302:	693b      	ldr	r3, [r7, #16]
 8008304:	1c5a      	adds	r2, r3, #1
 8008306:	68fb      	ldr	r3, [r7, #12]
 8008308:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800830a:	697b      	ldr	r3, [r7, #20]
}
 800830c:	4618      	mov	r0, r3
 800830e:	3718      	adds	r7, #24
 8008310:	46bd      	mov	sp, r7
 8008312:	bd80      	pop	{r7, pc}

08008314 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8008314:	b580      	push	{r7, lr}
 8008316:	b082      	sub	sp, #8
 8008318:	af00      	add	r7, sp, #0
 800831a:	6078      	str	r0, [r7, #4]
 800831c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008322:	2b00      	cmp	r3, #0
 8008324:	d018      	beq.n	8008358 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	68da      	ldr	r2, [r3, #12]
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800832e:	441a      	add	r2, r3
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	68da      	ldr	r2, [r3, #12]
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	689b      	ldr	r3, [r3, #8]
 800833c:	429a      	cmp	r2, r3
 800833e:	d303      	bcc.n	8008348 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	681a      	ldr	r2, [r3, #0]
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	68d9      	ldr	r1, [r3, #12]
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008350:	461a      	mov	r2, r3
 8008352:	6838      	ldr	r0, [r7, #0]
 8008354:	f002 fa13 	bl	800a77e <memcpy>
	}
}
 8008358:	bf00      	nop
 800835a:	3708      	adds	r7, #8
 800835c:	46bd      	mov	sp, r7
 800835e:	bd80      	pop	{r7, pc}

08008360 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8008360:	b580      	push	{r7, lr}
 8008362:	b084      	sub	sp, #16
 8008364:	af00      	add	r7, sp, #0
 8008366:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8008368:	f001 fd66 	bl	8009e38 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008372:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008374:	e011      	b.n	800839a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800837a:	2b00      	cmp	r3, #0
 800837c:	d012      	beq.n	80083a4 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	3324      	adds	r3, #36	@ 0x24
 8008382:	4618      	mov	r0, r3
 8008384:	f000 fd28 	bl	8008dd8 <xTaskRemoveFromEventList>
 8008388:	4603      	mov	r3, r0
 800838a:	2b00      	cmp	r3, #0
 800838c:	d001      	beq.n	8008392 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800838e:	f000 fe01 	bl	8008f94 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8008392:	7bfb      	ldrb	r3, [r7, #15]
 8008394:	3b01      	subs	r3, #1
 8008396:	b2db      	uxtb	r3, r3
 8008398:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800839a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800839e:	2b00      	cmp	r3, #0
 80083a0:	dce9      	bgt.n	8008376 <prvUnlockQueue+0x16>
 80083a2:	e000      	b.n	80083a6 <prvUnlockQueue+0x46>
					break;
 80083a4:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	22ff      	movs	r2, #255	@ 0xff
 80083aa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80083ae:	f001 fd75 	bl	8009e9c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80083b2:	f001 fd41 	bl	8009e38 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80083bc:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80083be:	e011      	b.n	80083e4 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	691b      	ldr	r3, [r3, #16]
 80083c4:	2b00      	cmp	r3, #0
 80083c6:	d012      	beq.n	80083ee <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	3310      	adds	r3, #16
 80083cc:	4618      	mov	r0, r3
 80083ce:	f000 fd03 	bl	8008dd8 <xTaskRemoveFromEventList>
 80083d2:	4603      	mov	r3, r0
 80083d4:	2b00      	cmp	r3, #0
 80083d6:	d001      	beq.n	80083dc <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80083d8:	f000 fddc 	bl	8008f94 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80083dc:	7bbb      	ldrb	r3, [r7, #14]
 80083de:	3b01      	subs	r3, #1
 80083e0:	b2db      	uxtb	r3, r3
 80083e2:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80083e4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80083e8:	2b00      	cmp	r3, #0
 80083ea:	dce9      	bgt.n	80083c0 <prvUnlockQueue+0x60>
 80083ec:	e000      	b.n	80083f0 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80083ee:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	22ff      	movs	r2, #255	@ 0xff
 80083f4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80083f8:	f001 fd50 	bl	8009e9c <vPortExitCritical>
}
 80083fc:	bf00      	nop
 80083fe:	3710      	adds	r7, #16
 8008400:	46bd      	mov	sp, r7
 8008402:	bd80      	pop	{r7, pc}

08008404 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8008404:	b580      	push	{r7, lr}
 8008406:	b084      	sub	sp, #16
 8008408:	af00      	add	r7, sp, #0
 800840a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800840c:	f001 fd14 	bl	8009e38 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008414:	2b00      	cmp	r3, #0
 8008416:	d102      	bne.n	800841e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8008418:	2301      	movs	r3, #1
 800841a:	60fb      	str	r3, [r7, #12]
 800841c:	e001      	b.n	8008422 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800841e:	2300      	movs	r3, #0
 8008420:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008422:	f001 fd3b 	bl	8009e9c <vPortExitCritical>

	return xReturn;
 8008426:	68fb      	ldr	r3, [r7, #12]
}
 8008428:	4618      	mov	r0, r3
 800842a:	3710      	adds	r7, #16
 800842c:	46bd      	mov	sp, r7
 800842e:	bd80      	pop	{r7, pc}

08008430 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8008430:	b580      	push	{r7, lr}
 8008432:	b084      	sub	sp, #16
 8008434:	af00      	add	r7, sp, #0
 8008436:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008438:	f001 fcfe 	bl	8009e38 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008444:	429a      	cmp	r2, r3
 8008446:	d102      	bne.n	800844e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8008448:	2301      	movs	r3, #1
 800844a:	60fb      	str	r3, [r7, #12]
 800844c:	e001      	b.n	8008452 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800844e:	2300      	movs	r3, #0
 8008450:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008452:	f001 fd23 	bl	8009e9c <vPortExitCritical>

	return xReturn;
 8008456:	68fb      	ldr	r3, [r7, #12]
}
 8008458:	4618      	mov	r0, r3
 800845a:	3710      	adds	r7, #16
 800845c:	46bd      	mov	sp, r7
 800845e:	bd80      	pop	{r7, pc}

08008460 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8008460:	b480      	push	{r7}
 8008462:	b085      	sub	sp, #20
 8008464:	af00      	add	r7, sp, #0
 8008466:	6078      	str	r0, [r7, #4]
 8008468:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800846a:	2300      	movs	r3, #0
 800846c:	60fb      	str	r3, [r7, #12]
 800846e:	e014      	b.n	800849a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8008470:	4a0f      	ldr	r2, [pc, #60]	@ (80084b0 <vQueueAddToRegistry+0x50>)
 8008472:	68fb      	ldr	r3, [r7, #12]
 8008474:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8008478:	2b00      	cmp	r3, #0
 800847a:	d10b      	bne.n	8008494 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800847c:	490c      	ldr	r1, [pc, #48]	@ (80084b0 <vQueueAddToRegistry+0x50>)
 800847e:	68fb      	ldr	r3, [r7, #12]
 8008480:	683a      	ldr	r2, [r7, #0]
 8008482:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8008486:	4a0a      	ldr	r2, [pc, #40]	@ (80084b0 <vQueueAddToRegistry+0x50>)
 8008488:	68fb      	ldr	r3, [r7, #12]
 800848a:	00db      	lsls	r3, r3, #3
 800848c:	4413      	add	r3, r2
 800848e:	687a      	ldr	r2, [r7, #4]
 8008490:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8008492:	e006      	b.n	80084a2 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008494:	68fb      	ldr	r3, [r7, #12]
 8008496:	3301      	adds	r3, #1
 8008498:	60fb      	str	r3, [r7, #12]
 800849a:	68fb      	ldr	r3, [r7, #12]
 800849c:	2b07      	cmp	r3, #7
 800849e:	d9e7      	bls.n	8008470 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80084a0:	bf00      	nop
 80084a2:	bf00      	nop
 80084a4:	3714      	adds	r7, #20
 80084a6:	46bd      	mov	sp, r7
 80084a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084ac:	4770      	bx	lr
 80084ae:	bf00      	nop
 80084b0:	20000f54 	.word	0x20000f54

080084b4 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 80084b4:	b480      	push	{r7}
 80084b6:	b085      	sub	sp, #20
 80084b8:	af00      	add	r7, sp, #0
 80084ba:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80084bc:	2300      	movs	r3, #0
 80084be:	60fb      	str	r3, [r7, #12]
 80084c0:	e016      	b.n	80084f0 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 80084c2:	4a10      	ldr	r2, [pc, #64]	@ (8008504 <vQueueUnregisterQueue+0x50>)
 80084c4:	68fb      	ldr	r3, [r7, #12]
 80084c6:	00db      	lsls	r3, r3, #3
 80084c8:	4413      	add	r3, r2
 80084ca:	685b      	ldr	r3, [r3, #4]
 80084cc:	687a      	ldr	r2, [r7, #4]
 80084ce:	429a      	cmp	r2, r3
 80084d0:	d10b      	bne.n	80084ea <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 80084d2:	4a0c      	ldr	r2, [pc, #48]	@ (8008504 <vQueueUnregisterQueue+0x50>)
 80084d4:	68fb      	ldr	r3, [r7, #12]
 80084d6:	2100      	movs	r1, #0
 80084d8:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 80084dc:	4a09      	ldr	r2, [pc, #36]	@ (8008504 <vQueueUnregisterQueue+0x50>)
 80084de:	68fb      	ldr	r3, [r7, #12]
 80084e0:	00db      	lsls	r3, r3, #3
 80084e2:	4413      	add	r3, r2
 80084e4:	2200      	movs	r2, #0
 80084e6:	605a      	str	r2, [r3, #4]
				break;
 80084e8:	e006      	b.n	80084f8 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80084ea:	68fb      	ldr	r3, [r7, #12]
 80084ec:	3301      	adds	r3, #1
 80084ee:	60fb      	str	r3, [r7, #12]
 80084f0:	68fb      	ldr	r3, [r7, #12]
 80084f2:	2b07      	cmp	r3, #7
 80084f4:	d9e5      	bls.n	80084c2 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 80084f6:	bf00      	nop
 80084f8:	bf00      	nop
 80084fa:	3714      	adds	r7, #20
 80084fc:	46bd      	mov	sp, r7
 80084fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008502:	4770      	bx	lr
 8008504:	20000f54 	.word	0x20000f54

08008508 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008508:	b580      	push	{r7, lr}
 800850a:	b086      	sub	sp, #24
 800850c:	af00      	add	r7, sp, #0
 800850e:	60f8      	str	r0, [r7, #12]
 8008510:	60b9      	str	r1, [r7, #8]
 8008512:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8008514:	68fb      	ldr	r3, [r7, #12]
 8008516:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8008518:	f001 fc8e 	bl	8009e38 <vPortEnterCritical>
 800851c:	697b      	ldr	r3, [r7, #20]
 800851e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008522:	b25b      	sxtb	r3, r3
 8008524:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008528:	d103      	bne.n	8008532 <vQueueWaitForMessageRestricted+0x2a>
 800852a:	697b      	ldr	r3, [r7, #20]
 800852c:	2200      	movs	r2, #0
 800852e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008532:	697b      	ldr	r3, [r7, #20]
 8008534:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008538:	b25b      	sxtb	r3, r3
 800853a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800853e:	d103      	bne.n	8008548 <vQueueWaitForMessageRestricted+0x40>
 8008540:	697b      	ldr	r3, [r7, #20]
 8008542:	2200      	movs	r2, #0
 8008544:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008548:	f001 fca8 	bl	8009e9c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800854c:	697b      	ldr	r3, [r7, #20]
 800854e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008550:	2b00      	cmp	r3, #0
 8008552:	d106      	bne.n	8008562 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8008554:	697b      	ldr	r3, [r7, #20]
 8008556:	3324      	adds	r3, #36	@ 0x24
 8008558:	687a      	ldr	r2, [r7, #4]
 800855a:	68b9      	ldr	r1, [r7, #8]
 800855c:	4618      	mov	r0, r3
 800855e:	f000 fc0f 	bl	8008d80 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8008562:	6978      	ldr	r0, [r7, #20]
 8008564:	f7ff fefc 	bl	8008360 <prvUnlockQueue>
	}
 8008568:	bf00      	nop
 800856a:	3718      	adds	r7, #24
 800856c:	46bd      	mov	sp, r7
 800856e:	bd80      	pop	{r7, pc}

08008570 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8008570:	b580      	push	{r7, lr}
 8008572:	b08e      	sub	sp, #56	@ 0x38
 8008574:	af04      	add	r7, sp, #16
 8008576:	60f8      	str	r0, [r7, #12]
 8008578:	60b9      	str	r1, [r7, #8]
 800857a:	607a      	str	r2, [r7, #4]
 800857c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800857e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008580:	2b00      	cmp	r3, #0
 8008582:	d10b      	bne.n	800859c <xTaskCreateStatic+0x2c>
	__asm volatile
 8008584:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008588:	f383 8811 	msr	BASEPRI, r3
 800858c:	f3bf 8f6f 	isb	sy
 8008590:	f3bf 8f4f 	dsb	sy
 8008594:	623b      	str	r3, [r7, #32]
}
 8008596:	bf00      	nop
 8008598:	bf00      	nop
 800859a:	e7fd      	b.n	8008598 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800859c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800859e:	2b00      	cmp	r3, #0
 80085a0:	d10b      	bne.n	80085ba <xTaskCreateStatic+0x4a>
	__asm volatile
 80085a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085a6:	f383 8811 	msr	BASEPRI, r3
 80085aa:	f3bf 8f6f 	isb	sy
 80085ae:	f3bf 8f4f 	dsb	sy
 80085b2:	61fb      	str	r3, [r7, #28]
}
 80085b4:	bf00      	nop
 80085b6:	bf00      	nop
 80085b8:	e7fd      	b.n	80085b6 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80085ba:	235c      	movs	r3, #92	@ 0x5c
 80085bc:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80085be:	693b      	ldr	r3, [r7, #16]
 80085c0:	2b5c      	cmp	r3, #92	@ 0x5c
 80085c2:	d00b      	beq.n	80085dc <xTaskCreateStatic+0x6c>
	__asm volatile
 80085c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085c8:	f383 8811 	msr	BASEPRI, r3
 80085cc:	f3bf 8f6f 	isb	sy
 80085d0:	f3bf 8f4f 	dsb	sy
 80085d4:	61bb      	str	r3, [r7, #24]
}
 80085d6:	bf00      	nop
 80085d8:	bf00      	nop
 80085da:	e7fd      	b.n	80085d8 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80085dc:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80085de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80085e0:	2b00      	cmp	r3, #0
 80085e2:	d01e      	beq.n	8008622 <xTaskCreateStatic+0xb2>
 80085e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80085e6:	2b00      	cmp	r3, #0
 80085e8:	d01b      	beq.n	8008622 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80085ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80085ec:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80085ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085f0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80085f2:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80085f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085f6:	2202      	movs	r2, #2
 80085f8:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80085fc:	2300      	movs	r3, #0
 80085fe:	9303      	str	r3, [sp, #12]
 8008600:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008602:	9302      	str	r3, [sp, #8]
 8008604:	f107 0314 	add.w	r3, r7, #20
 8008608:	9301      	str	r3, [sp, #4]
 800860a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800860c:	9300      	str	r3, [sp, #0]
 800860e:	683b      	ldr	r3, [r7, #0]
 8008610:	687a      	ldr	r2, [r7, #4]
 8008612:	68b9      	ldr	r1, [r7, #8]
 8008614:	68f8      	ldr	r0, [r7, #12]
 8008616:	f000 f850 	bl	80086ba <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800861a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800861c:	f000 f8de 	bl	80087dc <prvAddNewTaskToReadyList>
 8008620:	e001      	b.n	8008626 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8008622:	2300      	movs	r3, #0
 8008624:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8008626:	697b      	ldr	r3, [r7, #20]
	}
 8008628:	4618      	mov	r0, r3
 800862a:	3728      	adds	r7, #40	@ 0x28
 800862c:	46bd      	mov	sp, r7
 800862e:	bd80      	pop	{r7, pc}

08008630 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8008630:	b580      	push	{r7, lr}
 8008632:	b08c      	sub	sp, #48	@ 0x30
 8008634:	af04      	add	r7, sp, #16
 8008636:	60f8      	str	r0, [r7, #12]
 8008638:	60b9      	str	r1, [r7, #8]
 800863a:	603b      	str	r3, [r7, #0]
 800863c:	4613      	mov	r3, r2
 800863e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8008640:	88fb      	ldrh	r3, [r7, #6]
 8008642:	009b      	lsls	r3, r3, #2
 8008644:	4618      	mov	r0, r3
 8008646:	f001 fd19 	bl	800a07c <pvPortMalloc>
 800864a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800864c:	697b      	ldr	r3, [r7, #20]
 800864e:	2b00      	cmp	r3, #0
 8008650:	d00e      	beq.n	8008670 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8008652:	205c      	movs	r0, #92	@ 0x5c
 8008654:	f001 fd12 	bl	800a07c <pvPortMalloc>
 8008658:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800865a:	69fb      	ldr	r3, [r7, #28]
 800865c:	2b00      	cmp	r3, #0
 800865e:	d003      	beq.n	8008668 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8008660:	69fb      	ldr	r3, [r7, #28]
 8008662:	697a      	ldr	r2, [r7, #20]
 8008664:	631a      	str	r2, [r3, #48]	@ 0x30
 8008666:	e005      	b.n	8008674 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8008668:	6978      	ldr	r0, [r7, #20]
 800866a:	f001 fdd5 	bl	800a218 <vPortFree>
 800866e:	e001      	b.n	8008674 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8008670:	2300      	movs	r3, #0
 8008672:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8008674:	69fb      	ldr	r3, [r7, #28]
 8008676:	2b00      	cmp	r3, #0
 8008678:	d017      	beq.n	80086aa <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800867a:	69fb      	ldr	r3, [r7, #28]
 800867c:	2200      	movs	r2, #0
 800867e:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8008682:	88fa      	ldrh	r2, [r7, #6]
 8008684:	2300      	movs	r3, #0
 8008686:	9303      	str	r3, [sp, #12]
 8008688:	69fb      	ldr	r3, [r7, #28]
 800868a:	9302      	str	r3, [sp, #8]
 800868c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800868e:	9301      	str	r3, [sp, #4]
 8008690:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008692:	9300      	str	r3, [sp, #0]
 8008694:	683b      	ldr	r3, [r7, #0]
 8008696:	68b9      	ldr	r1, [r7, #8]
 8008698:	68f8      	ldr	r0, [r7, #12]
 800869a:	f000 f80e 	bl	80086ba <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800869e:	69f8      	ldr	r0, [r7, #28]
 80086a0:	f000 f89c 	bl	80087dc <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80086a4:	2301      	movs	r3, #1
 80086a6:	61bb      	str	r3, [r7, #24]
 80086a8:	e002      	b.n	80086b0 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80086aa:	f04f 33ff 	mov.w	r3, #4294967295
 80086ae:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80086b0:	69bb      	ldr	r3, [r7, #24]
	}
 80086b2:	4618      	mov	r0, r3
 80086b4:	3720      	adds	r7, #32
 80086b6:	46bd      	mov	sp, r7
 80086b8:	bd80      	pop	{r7, pc}

080086ba <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80086ba:	b580      	push	{r7, lr}
 80086bc:	b088      	sub	sp, #32
 80086be:	af00      	add	r7, sp, #0
 80086c0:	60f8      	str	r0, [r7, #12]
 80086c2:	60b9      	str	r1, [r7, #8]
 80086c4:	607a      	str	r2, [r7, #4]
 80086c6:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80086c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086ca:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	009b      	lsls	r3, r3, #2
 80086d0:	461a      	mov	r2, r3
 80086d2:	21a5      	movs	r1, #165	@ 0xa5
 80086d4:	f001 ffd7 	bl	800a686 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80086d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086da:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80086e2:	3b01      	subs	r3, #1
 80086e4:	009b      	lsls	r3, r3, #2
 80086e6:	4413      	add	r3, r2
 80086e8:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80086ea:	69bb      	ldr	r3, [r7, #24]
 80086ec:	f023 0307 	bic.w	r3, r3, #7
 80086f0:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80086f2:	69bb      	ldr	r3, [r7, #24]
 80086f4:	f003 0307 	and.w	r3, r3, #7
 80086f8:	2b00      	cmp	r3, #0
 80086fa:	d00b      	beq.n	8008714 <prvInitialiseNewTask+0x5a>
	__asm volatile
 80086fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008700:	f383 8811 	msr	BASEPRI, r3
 8008704:	f3bf 8f6f 	isb	sy
 8008708:	f3bf 8f4f 	dsb	sy
 800870c:	617b      	str	r3, [r7, #20]
}
 800870e:	bf00      	nop
 8008710:	bf00      	nop
 8008712:	e7fd      	b.n	8008710 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8008714:	68bb      	ldr	r3, [r7, #8]
 8008716:	2b00      	cmp	r3, #0
 8008718:	d01f      	beq.n	800875a <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800871a:	2300      	movs	r3, #0
 800871c:	61fb      	str	r3, [r7, #28]
 800871e:	e012      	b.n	8008746 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8008720:	68ba      	ldr	r2, [r7, #8]
 8008722:	69fb      	ldr	r3, [r7, #28]
 8008724:	4413      	add	r3, r2
 8008726:	7819      	ldrb	r1, [r3, #0]
 8008728:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800872a:	69fb      	ldr	r3, [r7, #28]
 800872c:	4413      	add	r3, r2
 800872e:	3334      	adds	r3, #52	@ 0x34
 8008730:	460a      	mov	r2, r1
 8008732:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8008734:	68ba      	ldr	r2, [r7, #8]
 8008736:	69fb      	ldr	r3, [r7, #28]
 8008738:	4413      	add	r3, r2
 800873a:	781b      	ldrb	r3, [r3, #0]
 800873c:	2b00      	cmp	r3, #0
 800873e:	d006      	beq.n	800874e <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008740:	69fb      	ldr	r3, [r7, #28]
 8008742:	3301      	adds	r3, #1
 8008744:	61fb      	str	r3, [r7, #28]
 8008746:	69fb      	ldr	r3, [r7, #28]
 8008748:	2b0f      	cmp	r3, #15
 800874a:	d9e9      	bls.n	8008720 <prvInitialiseNewTask+0x66>
 800874c:	e000      	b.n	8008750 <prvInitialiseNewTask+0x96>
			{
				break;
 800874e:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8008750:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008752:	2200      	movs	r2, #0
 8008754:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8008758:	e003      	b.n	8008762 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800875a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800875c:	2200      	movs	r2, #0
 800875e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8008762:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008764:	2b37      	cmp	r3, #55	@ 0x37
 8008766:	d901      	bls.n	800876c <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8008768:	2337      	movs	r3, #55	@ 0x37
 800876a:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800876c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800876e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008770:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8008772:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008774:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008776:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8008778:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800877a:	2200      	movs	r2, #0
 800877c:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800877e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008780:	3304      	adds	r3, #4
 8008782:	4618      	mov	r0, r3
 8008784:	f7fe fe34 	bl	80073f0 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8008788:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800878a:	3318      	adds	r3, #24
 800878c:	4618      	mov	r0, r3
 800878e:	f7fe fe2f 	bl	80073f0 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8008792:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008794:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008796:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008798:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800879a:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800879e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087a0:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80087a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087a4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80087a6:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80087a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087aa:	2200      	movs	r2, #0
 80087ac:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80087ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087b0:	2200      	movs	r2, #0
 80087b2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80087b6:	683a      	ldr	r2, [r7, #0]
 80087b8:	68f9      	ldr	r1, [r7, #12]
 80087ba:	69b8      	ldr	r0, [r7, #24]
 80087bc:	f001 fa08 	bl	8009bd0 <pxPortInitialiseStack>
 80087c0:	4602      	mov	r2, r0
 80087c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087c4:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80087c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80087c8:	2b00      	cmp	r3, #0
 80087ca:	d002      	beq.n	80087d2 <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80087cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80087ce:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80087d0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80087d2:	bf00      	nop
 80087d4:	3720      	adds	r7, #32
 80087d6:	46bd      	mov	sp, r7
 80087d8:	bd80      	pop	{r7, pc}
	...

080087dc <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80087dc:	b580      	push	{r7, lr}
 80087de:	b082      	sub	sp, #8
 80087e0:	af00      	add	r7, sp, #0
 80087e2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80087e4:	f001 fb28 	bl	8009e38 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80087e8:	4b2d      	ldr	r3, [pc, #180]	@ (80088a0 <prvAddNewTaskToReadyList+0xc4>)
 80087ea:	681b      	ldr	r3, [r3, #0]
 80087ec:	3301      	adds	r3, #1
 80087ee:	4a2c      	ldr	r2, [pc, #176]	@ (80088a0 <prvAddNewTaskToReadyList+0xc4>)
 80087f0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80087f2:	4b2c      	ldr	r3, [pc, #176]	@ (80088a4 <prvAddNewTaskToReadyList+0xc8>)
 80087f4:	681b      	ldr	r3, [r3, #0]
 80087f6:	2b00      	cmp	r3, #0
 80087f8:	d109      	bne.n	800880e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80087fa:	4a2a      	ldr	r2, [pc, #168]	@ (80088a4 <prvAddNewTaskToReadyList+0xc8>)
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8008800:	4b27      	ldr	r3, [pc, #156]	@ (80088a0 <prvAddNewTaskToReadyList+0xc4>)
 8008802:	681b      	ldr	r3, [r3, #0]
 8008804:	2b01      	cmp	r3, #1
 8008806:	d110      	bne.n	800882a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8008808:	f000 fbe8 	bl	8008fdc <prvInitialiseTaskLists>
 800880c:	e00d      	b.n	800882a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800880e:	4b26      	ldr	r3, [pc, #152]	@ (80088a8 <prvAddNewTaskToReadyList+0xcc>)
 8008810:	681b      	ldr	r3, [r3, #0]
 8008812:	2b00      	cmp	r3, #0
 8008814:	d109      	bne.n	800882a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8008816:	4b23      	ldr	r3, [pc, #140]	@ (80088a4 <prvAddNewTaskToReadyList+0xc8>)
 8008818:	681b      	ldr	r3, [r3, #0]
 800881a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008820:	429a      	cmp	r2, r3
 8008822:	d802      	bhi.n	800882a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8008824:	4a1f      	ldr	r2, [pc, #124]	@ (80088a4 <prvAddNewTaskToReadyList+0xc8>)
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800882a:	4b20      	ldr	r3, [pc, #128]	@ (80088ac <prvAddNewTaskToReadyList+0xd0>)
 800882c:	681b      	ldr	r3, [r3, #0]
 800882e:	3301      	adds	r3, #1
 8008830:	4a1e      	ldr	r2, [pc, #120]	@ (80088ac <prvAddNewTaskToReadyList+0xd0>)
 8008832:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8008834:	4b1d      	ldr	r3, [pc, #116]	@ (80088ac <prvAddNewTaskToReadyList+0xd0>)
 8008836:	681a      	ldr	r2, [r3, #0]
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008840:	4b1b      	ldr	r3, [pc, #108]	@ (80088b0 <prvAddNewTaskToReadyList+0xd4>)
 8008842:	681b      	ldr	r3, [r3, #0]
 8008844:	429a      	cmp	r2, r3
 8008846:	d903      	bls.n	8008850 <prvAddNewTaskToReadyList+0x74>
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800884c:	4a18      	ldr	r2, [pc, #96]	@ (80088b0 <prvAddNewTaskToReadyList+0xd4>)
 800884e:	6013      	str	r3, [r2, #0]
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008854:	4613      	mov	r3, r2
 8008856:	009b      	lsls	r3, r3, #2
 8008858:	4413      	add	r3, r2
 800885a:	009b      	lsls	r3, r3, #2
 800885c:	4a15      	ldr	r2, [pc, #84]	@ (80088b4 <prvAddNewTaskToReadyList+0xd8>)
 800885e:	441a      	add	r2, r3
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	3304      	adds	r3, #4
 8008864:	4619      	mov	r1, r3
 8008866:	4610      	mov	r0, r2
 8008868:	f7fe fdcf 	bl	800740a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800886c:	f001 fb16 	bl	8009e9c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8008870:	4b0d      	ldr	r3, [pc, #52]	@ (80088a8 <prvAddNewTaskToReadyList+0xcc>)
 8008872:	681b      	ldr	r3, [r3, #0]
 8008874:	2b00      	cmp	r3, #0
 8008876:	d00e      	beq.n	8008896 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8008878:	4b0a      	ldr	r3, [pc, #40]	@ (80088a4 <prvAddNewTaskToReadyList+0xc8>)
 800887a:	681b      	ldr	r3, [r3, #0]
 800887c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008882:	429a      	cmp	r2, r3
 8008884:	d207      	bcs.n	8008896 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8008886:	4b0c      	ldr	r3, [pc, #48]	@ (80088b8 <prvAddNewTaskToReadyList+0xdc>)
 8008888:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800888c:	601a      	str	r2, [r3, #0]
 800888e:	f3bf 8f4f 	dsb	sy
 8008892:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008896:	bf00      	nop
 8008898:	3708      	adds	r7, #8
 800889a:	46bd      	mov	sp, r7
 800889c:	bd80      	pop	{r7, pc}
 800889e:	bf00      	nop
 80088a0:	20001468 	.word	0x20001468
 80088a4:	20000f94 	.word	0x20000f94
 80088a8:	20001474 	.word	0x20001474
 80088ac:	20001484 	.word	0x20001484
 80088b0:	20001470 	.word	0x20001470
 80088b4:	20000f98 	.word	0x20000f98
 80088b8:	e000ed04 	.word	0xe000ed04

080088bc <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80088bc:	b580      	push	{r7, lr}
 80088be:	b08a      	sub	sp, #40	@ 0x28
 80088c0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80088c2:	2300      	movs	r3, #0
 80088c4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80088c6:	2300      	movs	r3, #0
 80088c8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80088ca:	463a      	mov	r2, r7
 80088cc:	1d39      	adds	r1, r7, #4
 80088ce:	f107 0308 	add.w	r3, r7, #8
 80088d2:	4618      	mov	r0, r3
 80088d4:	f7fe fd38 	bl	8007348 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80088d8:	6839      	ldr	r1, [r7, #0]
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	68ba      	ldr	r2, [r7, #8]
 80088de:	9202      	str	r2, [sp, #8]
 80088e0:	9301      	str	r3, [sp, #4]
 80088e2:	2300      	movs	r3, #0
 80088e4:	9300      	str	r3, [sp, #0]
 80088e6:	2300      	movs	r3, #0
 80088e8:	460a      	mov	r2, r1
 80088ea:	4922      	ldr	r1, [pc, #136]	@ (8008974 <vTaskStartScheduler+0xb8>)
 80088ec:	4822      	ldr	r0, [pc, #136]	@ (8008978 <vTaskStartScheduler+0xbc>)
 80088ee:	f7ff fe3f 	bl	8008570 <xTaskCreateStatic>
 80088f2:	4603      	mov	r3, r0
 80088f4:	4a21      	ldr	r2, [pc, #132]	@ (800897c <vTaskStartScheduler+0xc0>)
 80088f6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80088f8:	4b20      	ldr	r3, [pc, #128]	@ (800897c <vTaskStartScheduler+0xc0>)
 80088fa:	681b      	ldr	r3, [r3, #0]
 80088fc:	2b00      	cmp	r3, #0
 80088fe:	d002      	beq.n	8008906 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8008900:	2301      	movs	r3, #1
 8008902:	617b      	str	r3, [r7, #20]
 8008904:	e001      	b.n	800890a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8008906:	2300      	movs	r3, #0
 8008908:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800890a:	697b      	ldr	r3, [r7, #20]
 800890c:	2b01      	cmp	r3, #1
 800890e:	d102      	bne.n	8008916 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8008910:	f000 fe04 	bl	800951c <xTimerCreateTimerTask>
 8008914:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8008916:	697b      	ldr	r3, [r7, #20]
 8008918:	2b01      	cmp	r3, #1
 800891a:	d116      	bne.n	800894a <vTaskStartScheduler+0x8e>
	__asm volatile
 800891c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008920:	f383 8811 	msr	BASEPRI, r3
 8008924:	f3bf 8f6f 	isb	sy
 8008928:	f3bf 8f4f 	dsb	sy
 800892c:	613b      	str	r3, [r7, #16]
}
 800892e:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8008930:	4b13      	ldr	r3, [pc, #76]	@ (8008980 <vTaskStartScheduler+0xc4>)
 8008932:	f04f 32ff 	mov.w	r2, #4294967295
 8008936:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8008938:	4b12      	ldr	r3, [pc, #72]	@ (8008984 <vTaskStartScheduler+0xc8>)
 800893a:	2201      	movs	r2, #1
 800893c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800893e:	4b12      	ldr	r3, [pc, #72]	@ (8008988 <vTaskStartScheduler+0xcc>)
 8008940:	2200      	movs	r2, #0
 8008942:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8008944:	f001 f9d4 	bl	8009cf0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8008948:	e00f      	b.n	800896a <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800894a:	697b      	ldr	r3, [r7, #20]
 800894c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008950:	d10b      	bne.n	800896a <vTaskStartScheduler+0xae>
	__asm volatile
 8008952:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008956:	f383 8811 	msr	BASEPRI, r3
 800895a:	f3bf 8f6f 	isb	sy
 800895e:	f3bf 8f4f 	dsb	sy
 8008962:	60fb      	str	r3, [r7, #12]
}
 8008964:	bf00      	nop
 8008966:	bf00      	nop
 8008968:	e7fd      	b.n	8008966 <vTaskStartScheduler+0xaa>
}
 800896a:	bf00      	nop
 800896c:	3718      	adds	r7, #24
 800896e:	46bd      	mov	sp, r7
 8008970:	bd80      	pop	{r7, pc}
 8008972:	bf00      	nop
 8008974:	0800b30c 	.word	0x0800b30c
 8008978:	08008fad 	.word	0x08008fad
 800897c:	2000148c 	.word	0x2000148c
 8008980:	20001488 	.word	0x20001488
 8008984:	20001474 	.word	0x20001474
 8008988:	2000146c 	.word	0x2000146c

0800898c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800898c:	b480      	push	{r7}
 800898e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8008990:	4b04      	ldr	r3, [pc, #16]	@ (80089a4 <vTaskSuspendAll+0x18>)
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	3301      	adds	r3, #1
 8008996:	4a03      	ldr	r2, [pc, #12]	@ (80089a4 <vTaskSuspendAll+0x18>)
 8008998:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800899a:	bf00      	nop
 800899c:	46bd      	mov	sp, r7
 800899e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089a2:	4770      	bx	lr
 80089a4:	20001490 	.word	0x20001490

080089a8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80089a8:	b580      	push	{r7, lr}
 80089aa:	b084      	sub	sp, #16
 80089ac:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80089ae:	2300      	movs	r3, #0
 80089b0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80089b2:	2300      	movs	r3, #0
 80089b4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80089b6:	4b42      	ldr	r3, [pc, #264]	@ (8008ac0 <xTaskResumeAll+0x118>)
 80089b8:	681b      	ldr	r3, [r3, #0]
 80089ba:	2b00      	cmp	r3, #0
 80089bc:	d10b      	bne.n	80089d6 <xTaskResumeAll+0x2e>
	__asm volatile
 80089be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80089c2:	f383 8811 	msr	BASEPRI, r3
 80089c6:	f3bf 8f6f 	isb	sy
 80089ca:	f3bf 8f4f 	dsb	sy
 80089ce:	603b      	str	r3, [r7, #0]
}
 80089d0:	bf00      	nop
 80089d2:	bf00      	nop
 80089d4:	e7fd      	b.n	80089d2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80089d6:	f001 fa2f 	bl	8009e38 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80089da:	4b39      	ldr	r3, [pc, #228]	@ (8008ac0 <xTaskResumeAll+0x118>)
 80089dc:	681b      	ldr	r3, [r3, #0]
 80089de:	3b01      	subs	r3, #1
 80089e0:	4a37      	ldr	r2, [pc, #220]	@ (8008ac0 <xTaskResumeAll+0x118>)
 80089e2:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80089e4:	4b36      	ldr	r3, [pc, #216]	@ (8008ac0 <xTaskResumeAll+0x118>)
 80089e6:	681b      	ldr	r3, [r3, #0]
 80089e8:	2b00      	cmp	r3, #0
 80089ea:	d162      	bne.n	8008ab2 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80089ec:	4b35      	ldr	r3, [pc, #212]	@ (8008ac4 <xTaskResumeAll+0x11c>)
 80089ee:	681b      	ldr	r3, [r3, #0]
 80089f0:	2b00      	cmp	r3, #0
 80089f2:	d05e      	beq.n	8008ab2 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80089f4:	e02f      	b.n	8008a56 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80089f6:	4b34      	ldr	r3, [pc, #208]	@ (8008ac8 <xTaskResumeAll+0x120>)
 80089f8:	68db      	ldr	r3, [r3, #12]
 80089fa:	68db      	ldr	r3, [r3, #12]
 80089fc:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80089fe:	68fb      	ldr	r3, [r7, #12]
 8008a00:	3318      	adds	r3, #24
 8008a02:	4618      	mov	r0, r3
 8008a04:	f7fe fd5e 	bl	80074c4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008a08:	68fb      	ldr	r3, [r7, #12]
 8008a0a:	3304      	adds	r3, #4
 8008a0c:	4618      	mov	r0, r3
 8008a0e:	f7fe fd59 	bl	80074c4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8008a12:	68fb      	ldr	r3, [r7, #12]
 8008a14:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008a16:	4b2d      	ldr	r3, [pc, #180]	@ (8008acc <xTaskResumeAll+0x124>)
 8008a18:	681b      	ldr	r3, [r3, #0]
 8008a1a:	429a      	cmp	r2, r3
 8008a1c:	d903      	bls.n	8008a26 <xTaskResumeAll+0x7e>
 8008a1e:	68fb      	ldr	r3, [r7, #12]
 8008a20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a22:	4a2a      	ldr	r2, [pc, #168]	@ (8008acc <xTaskResumeAll+0x124>)
 8008a24:	6013      	str	r3, [r2, #0]
 8008a26:	68fb      	ldr	r3, [r7, #12]
 8008a28:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008a2a:	4613      	mov	r3, r2
 8008a2c:	009b      	lsls	r3, r3, #2
 8008a2e:	4413      	add	r3, r2
 8008a30:	009b      	lsls	r3, r3, #2
 8008a32:	4a27      	ldr	r2, [pc, #156]	@ (8008ad0 <xTaskResumeAll+0x128>)
 8008a34:	441a      	add	r2, r3
 8008a36:	68fb      	ldr	r3, [r7, #12]
 8008a38:	3304      	adds	r3, #4
 8008a3a:	4619      	mov	r1, r3
 8008a3c:	4610      	mov	r0, r2
 8008a3e:	f7fe fce4 	bl	800740a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008a42:	68fb      	ldr	r3, [r7, #12]
 8008a44:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008a46:	4b23      	ldr	r3, [pc, #140]	@ (8008ad4 <xTaskResumeAll+0x12c>)
 8008a48:	681b      	ldr	r3, [r3, #0]
 8008a4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a4c:	429a      	cmp	r2, r3
 8008a4e:	d302      	bcc.n	8008a56 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8008a50:	4b21      	ldr	r3, [pc, #132]	@ (8008ad8 <xTaskResumeAll+0x130>)
 8008a52:	2201      	movs	r2, #1
 8008a54:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008a56:	4b1c      	ldr	r3, [pc, #112]	@ (8008ac8 <xTaskResumeAll+0x120>)
 8008a58:	681b      	ldr	r3, [r3, #0]
 8008a5a:	2b00      	cmp	r3, #0
 8008a5c:	d1cb      	bne.n	80089f6 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8008a5e:	68fb      	ldr	r3, [r7, #12]
 8008a60:	2b00      	cmp	r3, #0
 8008a62:	d001      	beq.n	8008a68 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8008a64:	f000 fb58 	bl	8009118 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8008a68:	4b1c      	ldr	r3, [pc, #112]	@ (8008adc <xTaskResumeAll+0x134>)
 8008a6a:	681b      	ldr	r3, [r3, #0]
 8008a6c:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	2b00      	cmp	r3, #0
 8008a72:	d010      	beq.n	8008a96 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8008a74:	f000 f846 	bl	8008b04 <xTaskIncrementTick>
 8008a78:	4603      	mov	r3, r0
 8008a7a:	2b00      	cmp	r3, #0
 8008a7c:	d002      	beq.n	8008a84 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8008a7e:	4b16      	ldr	r3, [pc, #88]	@ (8008ad8 <xTaskResumeAll+0x130>)
 8008a80:	2201      	movs	r2, #1
 8008a82:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	3b01      	subs	r3, #1
 8008a88:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	2b00      	cmp	r3, #0
 8008a8e:	d1f1      	bne.n	8008a74 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8008a90:	4b12      	ldr	r3, [pc, #72]	@ (8008adc <xTaskResumeAll+0x134>)
 8008a92:	2200      	movs	r2, #0
 8008a94:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8008a96:	4b10      	ldr	r3, [pc, #64]	@ (8008ad8 <xTaskResumeAll+0x130>)
 8008a98:	681b      	ldr	r3, [r3, #0]
 8008a9a:	2b00      	cmp	r3, #0
 8008a9c:	d009      	beq.n	8008ab2 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8008a9e:	2301      	movs	r3, #1
 8008aa0:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8008aa2:	4b0f      	ldr	r3, [pc, #60]	@ (8008ae0 <xTaskResumeAll+0x138>)
 8008aa4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008aa8:	601a      	str	r2, [r3, #0]
 8008aaa:	f3bf 8f4f 	dsb	sy
 8008aae:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008ab2:	f001 f9f3 	bl	8009e9c <vPortExitCritical>

	return xAlreadyYielded;
 8008ab6:	68bb      	ldr	r3, [r7, #8]
}
 8008ab8:	4618      	mov	r0, r3
 8008aba:	3710      	adds	r7, #16
 8008abc:	46bd      	mov	sp, r7
 8008abe:	bd80      	pop	{r7, pc}
 8008ac0:	20001490 	.word	0x20001490
 8008ac4:	20001468 	.word	0x20001468
 8008ac8:	20001428 	.word	0x20001428
 8008acc:	20001470 	.word	0x20001470
 8008ad0:	20000f98 	.word	0x20000f98
 8008ad4:	20000f94 	.word	0x20000f94
 8008ad8:	2000147c 	.word	0x2000147c
 8008adc:	20001478 	.word	0x20001478
 8008ae0:	e000ed04 	.word	0xe000ed04

08008ae4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8008ae4:	b480      	push	{r7}
 8008ae6:	b083      	sub	sp, #12
 8008ae8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8008aea:	4b05      	ldr	r3, [pc, #20]	@ (8008b00 <xTaskGetTickCount+0x1c>)
 8008aec:	681b      	ldr	r3, [r3, #0]
 8008aee:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8008af0:	687b      	ldr	r3, [r7, #4]
}
 8008af2:	4618      	mov	r0, r3
 8008af4:	370c      	adds	r7, #12
 8008af6:	46bd      	mov	sp, r7
 8008af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008afc:	4770      	bx	lr
 8008afe:	bf00      	nop
 8008b00:	2000146c 	.word	0x2000146c

08008b04 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8008b04:	b580      	push	{r7, lr}
 8008b06:	b086      	sub	sp, #24
 8008b08:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8008b0a:	2300      	movs	r3, #0
 8008b0c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008b0e:	4b4f      	ldr	r3, [pc, #316]	@ (8008c4c <xTaskIncrementTick+0x148>)
 8008b10:	681b      	ldr	r3, [r3, #0]
 8008b12:	2b00      	cmp	r3, #0
 8008b14:	f040 8090 	bne.w	8008c38 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8008b18:	4b4d      	ldr	r3, [pc, #308]	@ (8008c50 <xTaskIncrementTick+0x14c>)
 8008b1a:	681b      	ldr	r3, [r3, #0]
 8008b1c:	3301      	adds	r3, #1
 8008b1e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8008b20:	4a4b      	ldr	r2, [pc, #300]	@ (8008c50 <xTaskIncrementTick+0x14c>)
 8008b22:	693b      	ldr	r3, [r7, #16]
 8008b24:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8008b26:	693b      	ldr	r3, [r7, #16]
 8008b28:	2b00      	cmp	r3, #0
 8008b2a:	d121      	bne.n	8008b70 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8008b2c:	4b49      	ldr	r3, [pc, #292]	@ (8008c54 <xTaskIncrementTick+0x150>)
 8008b2e:	681b      	ldr	r3, [r3, #0]
 8008b30:	681b      	ldr	r3, [r3, #0]
 8008b32:	2b00      	cmp	r3, #0
 8008b34:	d00b      	beq.n	8008b4e <xTaskIncrementTick+0x4a>
	__asm volatile
 8008b36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b3a:	f383 8811 	msr	BASEPRI, r3
 8008b3e:	f3bf 8f6f 	isb	sy
 8008b42:	f3bf 8f4f 	dsb	sy
 8008b46:	603b      	str	r3, [r7, #0]
}
 8008b48:	bf00      	nop
 8008b4a:	bf00      	nop
 8008b4c:	e7fd      	b.n	8008b4a <xTaskIncrementTick+0x46>
 8008b4e:	4b41      	ldr	r3, [pc, #260]	@ (8008c54 <xTaskIncrementTick+0x150>)
 8008b50:	681b      	ldr	r3, [r3, #0]
 8008b52:	60fb      	str	r3, [r7, #12]
 8008b54:	4b40      	ldr	r3, [pc, #256]	@ (8008c58 <xTaskIncrementTick+0x154>)
 8008b56:	681b      	ldr	r3, [r3, #0]
 8008b58:	4a3e      	ldr	r2, [pc, #248]	@ (8008c54 <xTaskIncrementTick+0x150>)
 8008b5a:	6013      	str	r3, [r2, #0]
 8008b5c:	4a3e      	ldr	r2, [pc, #248]	@ (8008c58 <xTaskIncrementTick+0x154>)
 8008b5e:	68fb      	ldr	r3, [r7, #12]
 8008b60:	6013      	str	r3, [r2, #0]
 8008b62:	4b3e      	ldr	r3, [pc, #248]	@ (8008c5c <xTaskIncrementTick+0x158>)
 8008b64:	681b      	ldr	r3, [r3, #0]
 8008b66:	3301      	adds	r3, #1
 8008b68:	4a3c      	ldr	r2, [pc, #240]	@ (8008c5c <xTaskIncrementTick+0x158>)
 8008b6a:	6013      	str	r3, [r2, #0]
 8008b6c:	f000 fad4 	bl	8009118 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8008b70:	4b3b      	ldr	r3, [pc, #236]	@ (8008c60 <xTaskIncrementTick+0x15c>)
 8008b72:	681b      	ldr	r3, [r3, #0]
 8008b74:	693a      	ldr	r2, [r7, #16]
 8008b76:	429a      	cmp	r2, r3
 8008b78:	d349      	bcc.n	8008c0e <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008b7a:	4b36      	ldr	r3, [pc, #216]	@ (8008c54 <xTaskIncrementTick+0x150>)
 8008b7c:	681b      	ldr	r3, [r3, #0]
 8008b7e:	681b      	ldr	r3, [r3, #0]
 8008b80:	2b00      	cmp	r3, #0
 8008b82:	d104      	bne.n	8008b8e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008b84:	4b36      	ldr	r3, [pc, #216]	@ (8008c60 <xTaskIncrementTick+0x15c>)
 8008b86:	f04f 32ff 	mov.w	r2, #4294967295
 8008b8a:	601a      	str	r2, [r3, #0]
					break;
 8008b8c:	e03f      	b.n	8008c0e <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008b8e:	4b31      	ldr	r3, [pc, #196]	@ (8008c54 <xTaskIncrementTick+0x150>)
 8008b90:	681b      	ldr	r3, [r3, #0]
 8008b92:	68db      	ldr	r3, [r3, #12]
 8008b94:	68db      	ldr	r3, [r3, #12]
 8008b96:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8008b98:	68bb      	ldr	r3, [r7, #8]
 8008b9a:	685b      	ldr	r3, [r3, #4]
 8008b9c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8008b9e:	693a      	ldr	r2, [r7, #16]
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	429a      	cmp	r2, r3
 8008ba4:	d203      	bcs.n	8008bae <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8008ba6:	4a2e      	ldr	r2, [pc, #184]	@ (8008c60 <xTaskIncrementTick+0x15c>)
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8008bac:	e02f      	b.n	8008c0e <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008bae:	68bb      	ldr	r3, [r7, #8]
 8008bb0:	3304      	adds	r3, #4
 8008bb2:	4618      	mov	r0, r3
 8008bb4:	f7fe fc86 	bl	80074c4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8008bb8:	68bb      	ldr	r3, [r7, #8]
 8008bba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008bbc:	2b00      	cmp	r3, #0
 8008bbe:	d004      	beq.n	8008bca <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008bc0:	68bb      	ldr	r3, [r7, #8]
 8008bc2:	3318      	adds	r3, #24
 8008bc4:	4618      	mov	r0, r3
 8008bc6:	f7fe fc7d 	bl	80074c4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8008bca:	68bb      	ldr	r3, [r7, #8]
 8008bcc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008bce:	4b25      	ldr	r3, [pc, #148]	@ (8008c64 <xTaskIncrementTick+0x160>)
 8008bd0:	681b      	ldr	r3, [r3, #0]
 8008bd2:	429a      	cmp	r2, r3
 8008bd4:	d903      	bls.n	8008bde <xTaskIncrementTick+0xda>
 8008bd6:	68bb      	ldr	r3, [r7, #8]
 8008bd8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008bda:	4a22      	ldr	r2, [pc, #136]	@ (8008c64 <xTaskIncrementTick+0x160>)
 8008bdc:	6013      	str	r3, [r2, #0]
 8008bde:	68bb      	ldr	r3, [r7, #8]
 8008be0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008be2:	4613      	mov	r3, r2
 8008be4:	009b      	lsls	r3, r3, #2
 8008be6:	4413      	add	r3, r2
 8008be8:	009b      	lsls	r3, r3, #2
 8008bea:	4a1f      	ldr	r2, [pc, #124]	@ (8008c68 <xTaskIncrementTick+0x164>)
 8008bec:	441a      	add	r2, r3
 8008bee:	68bb      	ldr	r3, [r7, #8]
 8008bf0:	3304      	adds	r3, #4
 8008bf2:	4619      	mov	r1, r3
 8008bf4:	4610      	mov	r0, r2
 8008bf6:	f7fe fc08 	bl	800740a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008bfa:	68bb      	ldr	r3, [r7, #8]
 8008bfc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008bfe:	4b1b      	ldr	r3, [pc, #108]	@ (8008c6c <xTaskIncrementTick+0x168>)
 8008c00:	681b      	ldr	r3, [r3, #0]
 8008c02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008c04:	429a      	cmp	r2, r3
 8008c06:	d3b8      	bcc.n	8008b7a <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8008c08:	2301      	movs	r3, #1
 8008c0a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008c0c:	e7b5      	b.n	8008b7a <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8008c0e:	4b17      	ldr	r3, [pc, #92]	@ (8008c6c <xTaskIncrementTick+0x168>)
 8008c10:	681b      	ldr	r3, [r3, #0]
 8008c12:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008c14:	4914      	ldr	r1, [pc, #80]	@ (8008c68 <xTaskIncrementTick+0x164>)
 8008c16:	4613      	mov	r3, r2
 8008c18:	009b      	lsls	r3, r3, #2
 8008c1a:	4413      	add	r3, r2
 8008c1c:	009b      	lsls	r3, r3, #2
 8008c1e:	440b      	add	r3, r1
 8008c20:	681b      	ldr	r3, [r3, #0]
 8008c22:	2b01      	cmp	r3, #1
 8008c24:	d901      	bls.n	8008c2a <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8008c26:	2301      	movs	r3, #1
 8008c28:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8008c2a:	4b11      	ldr	r3, [pc, #68]	@ (8008c70 <xTaskIncrementTick+0x16c>)
 8008c2c:	681b      	ldr	r3, [r3, #0]
 8008c2e:	2b00      	cmp	r3, #0
 8008c30:	d007      	beq.n	8008c42 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8008c32:	2301      	movs	r3, #1
 8008c34:	617b      	str	r3, [r7, #20]
 8008c36:	e004      	b.n	8008c42 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8008c38:	4b0e      	ldr	r3, [pc, #56]	@ (8008c74 <xTaskIncrementTick+0x170>)
 8008c3a:	681b      	ldr	r3, [r3, #0]
 8008c3c:	3301      	adds	r3, #1
 8008c3e:	4a0d      	ldr	r2, [pc, #52]	@ (8008c74 <xTaskIncrementTick+0x170>)
 8008c40:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8008c42:	697b      	ldr	r3, [r7, #20]
}
 8008c44:	4618      	mov	r0, r3
 8008c46:	3718      	adds	r7, #24
 8008c48:	46bd      	mov	sp, r7
 8008c4a:	bd80      	pop	{r7, pc}
 8008c4c:	20001490 	.word	0x20001490
 8008c50:	2000146c 	.word	0x2000146c
 8008c54:	20001420 	.word	0x20001420
 8008c58:	20001424 	.word	0x20001424
 8008c5c:	20001480 	.word	0x20001480
 8008c60:	20001488 	.word	0x20001488
 8008c64:	20001470 	.word	0x20001470
 8008c68:	20000f98 	.word	0x20000f98
 8008c6c:	20000f94 	.word	0x20000f94
 8008c70:	2000147c 	.word	0x2000147c
 8008c74:	20001478 	.word	0x20001478

08008c78 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8008c78:	b480      	push	{r7}
 8008c7a:	b085      	sub	sp, #20
 8008c7c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8008c7e:	4b28      	ldr	r3, [pc, #160]	@ (8008d20 <vTaskSwitchContext+0xa8>)
 8008c80:	681b      	ldr	r3, [r3, #0]
 8008c82:	2b00      	cmp	r3, #0
 8008c84:	d003      	beq.n	8008c8e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8008c86:	4b27      	ldr	r3, [pc, #156]	@ (8008d24 <vTaskSwitchContext+0xac>)
 8008c88:	2201      	movs	r2, #1
 8008c8a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8008c8c:	e042      	b.n	8008d14 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 8008c8e:	4b25      	ldr	r3, [pc, #148]	@ (8008d24 <vTaskSwitchContext+0xac>)
 8008c90:	2200      	movs	r2, #0
 8008c92:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008c94:	4b24      	ldr	r3, [pc, #144]	@ (8008d28 <vTaskSwitchContext+0xb0>)
 8008c96:	681b      	ldr	r3, [r3, #0]
 8008c98:	60fb      	str	r3, [r7, #12]
 8008c9a:	e011      	b.n	8008cc0 <vTaskSwitchContext+0x48>
 8008c9c:	68fb      	ldr	r3, [r7, #12]
 8008c9e:	2b00      	cmp	r3, #0
 8008ca0:	d10b      	bne.n	8008cba <vTaskSwitchContext+0x42>
	__asm volatile
 8008ca2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ca6:	f383 8811 	msr	BASEPRI, r3
 8008caa:	f3bf 8f6f 	isb	sy
 8008cae:	f3bf 8f4f 	dsb	sy
 8008cb2:	607b      	str	r3, [r7, #4]
}
 8008cb4:	bf00      	nop
 8008cb6:	bf00      	nop
 8008cb8:	e7fd      	b.n	8008cb6 <vTaskSwitchContext+0x3e>
 8008cba:	68fb      	ldr	r3, [r7, #12]
 8008cbc:	3b01      	subs	r3, #1
 8008cbe:	60fb      	str	r3, [r7, #12]
 8008cc0:	491a      	ldr	r1, [pc, #104]	@ (8008d2c <vTaskSwitchContext+0xb4>)
 8008cc2:	68fa      	ldr	r2, [r7, #12]
 8008cc4:	4613      	mov	r3, r2
 8008cc6:	009b      	lsls	r3, r3, #2
 8008cc8:	4413      	add	r3, r2
 8008cca:	009b      	lsls	r3, r3, #2
 8008ccc:	440b      	add	r3, r1
 8008cce:	681b      	ldr	r3, [r3, #0]
 8008cd0:	2b00      	cmp	r3, #0
 8008cd2:	d0e3      	beq.n	8008c9c <vTaskSwitchContext+0x24>
 8008cd4:	68fa      	ldr	r2, [r7, #12]
 8008cd6:	4613      	mov	r3, r2
 8008cd8:	009b      	lsls	r3, r3, #2
 8008cda:	4413      	add	r3, r2
 8008cdc:	009b      	lsls	r3, r3, #2
 8008cde:	4a13      	ldr	r2, [pc, #76]	@ (8008d2c <vTaskSwitchContext+0xb4>)
 8008ce0:	4413      	add	r3, r2
 8008ce2:	60bb      	str	r3, [r7, #8]
 8008ce4:	68bb      	ldr	r3, [r7, #8]
 8008ce6:	685b      	ldr	r3, [r3, #4]
 8008ce8:	685a      	ldr	r2, [r3, #4]
 8008cea:	68bb      	ldr	r3, [r7, #8]
 8008cec:	605a      	str	r2, [r3, #4]
 8008cee:	68bb      	ldr	r3, [r7, #8]
 8008cf0:	685a      	ldr	r2, [r3, #4]
 8008cf2:	68bb      	ldr	r3, [r7, #8]
 8008cf4:	3308      	adds	r3, #8
 8008cf6:	429a      	cmp	r2, r3
 8008cf8:	d104      	bne.n	8008d04 <vTaskSwitchContext+0x8c>
 8008cfa:	68bb      	ldr	r3, [r7, #8]
 8008cfc:	685b      	ldr	r3, [r3, #4]
 8008cfe:	685a      	ldr	r2, [r3, #4]
 8008d00:	68bb      	ldr	r3, [r7, #8]
 8008d02:	605a      	str	r2, [r3, #4]
 8008d04:	68bb      	ldr	r3, [r7, #8]
 8008d06:	685b      	ldr	r3, [r3, #4]
 8008d08:	68db      	ldr	r3, [r3, #12]
 8008d0a:	4a09      	ldr	r2, [pc, #36]	@ (8008d30 <vTaskSwitchContext+0xb8>)
 8008d0c:	6013      	str	r3, [r2, #0]
 8008d0e:	4a06      	ldr	r2, [pc, #24]	@ (8008d28 <vTaskSwitchContext+0xb0>)
 8008d10:	68fb      	ldr	r3, [r7, #12]
 8008d12:	6013      	str	r3, [r2, #0]
}
 8008d14:	bf00      	nop
 8008d16:	3714      	adds	r7, #20
 8008d18:	46bd      	mov	sp, r7
 8008d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d1e:	4770      	bx	lr
 8008d20:	20001490 	.word	0x20001490
 8008d24:	2000147c 	.word	0x2000147c
 8008d28:	20001470 	.word	0x20001470
 8008d2c:	20000f98 	.word	0x20000f98
 8008d30:	20000f94 	.word	0x20000f94

08008d34 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8008d34:	b580      	push	{r7, lr}
 8008d36:	b084      	sub	sp, #16
 8008d38:	af00      	add	r7, sp, #0
 8008d3a:	6078      	str	r0, [r7, #4]
 8008d3c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	2b00      	cmp	r3, #0
 8008d42:	d10b      	bne.n	8008d5c <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8008d44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d48:	f383 8811 	msr	BASEPRI, r3
 8008d4c:	f3bf 8f6f 	isb	sy
 8008d50:	f3bf 8f4f 	dsb	sy
 8008d54:	60fb      	str	r3, [r7, #12]
}
 8008d56:	bf00      	nop
 8008d58:	bf00      	nop
 8008d5a:	e7fd      	b.n	8008d58 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008d5c:	4b07      	ldr	r3, [pc, #28]	@ (8008d7c <vTaskPlaceOnEventList+0x48>)
 8008d5e:	681b      	ldr	r3, [r3, #0]
 8008d60:	3318      	adds	r3, #24
 8008d62:	4619      	mov	r1, r3
 8008d64:	6878      	ldr	r0, [r7, #4]
 8008d66:	f7fe fb74 	bl	8007452 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8008d6a:	2101      	movs	r1, #1
 8008d6c:	6838      	ldr	r0, [r7, #0]
 8008d6e:	f000 fb81 	bl	8009474 <prvAddCurrentTaskToDelayedList>
}
 8008d72:	bf00      	nop
 8008d74:	3710      	adds	r7, #16
 8008d76:	46bd      	mov	sp, r7
 8008d78:	bd80      	pop	{r7, pc}
 8008d7a:	bf00      	nop
 8008d7c:	20000f94 	.word	0x20000f94

08008d80 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008d80:	b580      	push	{r7, lr}
 8008d82:	b086      	sub	sp, #24
 8008d84:	af00      	add	r7, sp, #0
 8008d86:	60f8      	str	r0, [r7, #12]
 8008d88:	60b9      	str	r1, [r7, #8]
 8008d8a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8008d8c:	68fb      	ldr	r3, [r7, #12]
 8008d8e:	2b00      	cmp	r3, #0
 8008d90:	d10b      	bne.n	8008daa <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8008d92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d96:	f383 8811 	msr	BASEPRI, r3
 8008d9a:	f3bf 8f6f 	isb	sy
 8008d9e:	f3bf 8f4f 	dsb	sy
 8008da2:	617b      	str	r3, [r7, #20]
}
 8008da4:	bf00      	nop
 8008da6:	bf00      	nop
 8008da8:	e7fd      	b.n	8008da6 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008daa:	4b0a      	ldr	r3, [pc, #40]	@ (8008dd4 <vTaskPlaceOnEventListRestricted+0x54>)
 8008dac:	681b      	ldr	r3, [r3, #0]
 8008dae:	3318      	adds	r3, #24
 8008db0:	4619      	mov	r1, r3
 8008db2:	68f8      	ldr	r0, [r7, #12]
 8008db4:	f7fe fb29 	bl	800740a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	2b00      	cmp	r3, #0
 8008dbc:	d002      	beq.n	8008dc4 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8008dbe:	f04f 33ff 	mov.w	r3, #4294967295
 8008dc2:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8008dc4:	6879      	ldr	r1, [r7, #4]
 8008dc6:	68b8      	ldr	r0, [r7, #8]
 8008dc8:	f000 fb54 	bl	8009474 <prvAddCurrentTaskToDelayedList>
	}
 8008dcc:	bf00      	nop
 8008dce:	3718      	adds	r7, #24
 8008dd0:	46bd      	mov	sp, r7
 8008dd2:	bd80      	pop	{r7, pc}
 8008dd4:	20000f94 	.word	0x20000f94

08008dd8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8008dd8:	b580      	push	{r7, lr}
 8008dda:	b086      	sub	sp, #24
 8008ddc:	af00      	add	r7, sp, #0
 8008dde:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	68db      	ldr	r3, [r3, #12]
 8008de4:	68db      	ldr	r3, [r3, #12]
 8008de6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8008de8:	693b      	ldr	r3, [r7, #16]
 8008dea:	2b00      	cmp	r3, #0
 8008dec:	d10b      	bne.n	8008e06 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8008dee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008df2:	f383 8811 	msr	BASEPRI, r3
 8008df6:	f3bf 8f6f 	isb	sy
 8008dfa:	f3bf 8f4f 	dsb	sy
 8008dfe:	60fb      	str	r3, [r7, #12]
}
 8008e00:	bf00      	nop
 8008e02:	bf00      	nop
 8008e04:	e7fd      	b.n	8008e02 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8008e06:	693b      	ldr	r3, [r7, #16]
 8008e08:	3318      	adds	r3, #24
 8008e0a:	4618      	mov	r0, r3
 8008e0c:	f7fe fb5a 	bl	80074c4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008e10:	4b1d      	ldr	r3, [pc, #116]	@ (8008e88 <xTaskRemoveFromEventList+0xb0>)
 8008e12:	681b      	ldr	r3, [r3, #0]
 8008e14:	2b00      	cmp	r3, #0
 8008e16:	d11d      	bne.n	8008e54 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8008e18:	693b      	ldr	r3, [r7, #16]
 8008e1a:	3304      	adds	r3, #4
 8008e1c:	4618      	mov	r0, r3
 8008e1e:	f7fe fb51 	bl	80074c4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8008e22:	693b      	ldr	r3, [r7, #16]
 8008e24:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008e26:	4b19      	ldr	r3, [pc, #100]	@ (8008e8c <xTaskRemoveFromEventList+0xb4>)
 8008e28:	681b      	ldr	r3, [r3, #0]
 8008e2a:	429a      	cmp	r2, r3
 8008e2c:	d903      	bls.n	8008e36 <xTaskRemoveFromEventList+0x5e>
 8008e2e:	693b      	ldr	r3, [r7, #16]
 8008e30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e32:	4a16      	ldr	r2, [pc, #88]	@ (8008e8c <xTaskRemoveFromEventList+0xb4>)
 8008e34:	6013      	str	r3, [r2, #0]
 8008e36:	693b      	ldr	r3, [r7, #16]
 8008e38:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008e3a:	4613      	mov	r3, r2
 8008e3c:	009b      	lsls	r3, r3, #2
 8008e3e:	4413      	add	r3, r2
 8008e40:	009b      	lsls	r3, r3, #2
 8008e42:	4a13      	ldr	r2, [pc, #76]	@ (8008e90 <xTaskRemoveFromEventList+0xb8>)
 8008e44:	441a      	add	r2, r3
 8008e46:	693b      	ldr	r3, [r7, #16]
 8008e48:	3304      	adds	r3, #4
 8008e4a:	4619      	mov	r1, r3
 8008e4c:	4610      	mov	r0, r2
 8008e4e:	f7fe fadc 	bl	800740a <vListInsertEnd>
 8008e52:	e005      	b.n	8008e60 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8008e54:	693b      	ldr	r3, [r7, #16]
 8008e56:	3318      	adds	r3, #24
 8008e58:	4619      	mov	r1, r3
 8008e5a:	480e      	ldr	r0, [pc, #56]	@ (8008e94 <xTaskRemoveFromEventList+0xbc>)
 8008e5c:	f7fe fad5 	bl	800740a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8008e60:	693b      	ldr	r3, [r7, #16]
 8008e62:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008e64:	4b0c      	ldr	r3, [pc, #48]	@ (8008e98 <xTaskRemoveFromEventList+0xc0>)
 8008e66:	681b      	ldr	r3, [r3, #0]
 8008e68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e6a:	429a      	cmp	r2, r3
 8008e6c:	d905      	bls.n	8008e7a <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8008e6e:	2301      	movs	r3, #1
 8008e70:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8008e72:	4b0a      	ldr	r3, [pc, #40]	@ (8008e9c <xTaskRemoveFromEventList+0xc4>)
 8008e74:	2201      	movs	r2, #1
 8008e76:	601a      	str	r2, [r3, #0]
 8008e78:	e001      	b.n	8008e7e <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8008e7a:	2300      	movs	r3, #0
 8008e7c:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8008e7e:	697b      	ldr	r3, [r7, #20]
}
 8008e80:	4618      	mov	r0, r3
 8008e82:	3718      	adds	r7, #24
 8008e84:	46bd      	mov	sp, r7
 8008e86:	bd80      	pop	{r7, pc}
 8008e88:	20001490 	.word	0x20001490
 8008e8c:	20001470 	.word	0x20001470
 8008e90:	20000f98 	.word	0x20000f98
 8008e94:	20001428 	.word	0x20001428
 8008e98:	20000f94 	.word	0x20000f94
 8008e9c:	2000147c 	.word	0x2000147c

08008ea0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8008ea0:	b480      	push	{r7}
 8008ea2:	b083      	sub	sp, #12
 8008ea4:	af00      	add	r7, sp, #0
 8008ea6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8008ea8:	4b06      	ldr	r3, [pc, #24]	@ (8008ec4 <vTaskInternalSetTimeOutState+0x24>)
 8008eaa:	681a      	ldr	r2, [r3, #0]
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8008eb0:	4b05      	ldr	r3, [pc, #20]	@ (8008ec8 <vTaskInternalSetTimeOutState+0x28>)
 8008eb2:	681a      	ldr	r2, [r3, #0]
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	605a      	str	r2, [r3, #4]
}
 8008eb8:	bf00      	nop
 8008eba:	370c      	adds	r7, #12
 8008ebc:	46bd      	mov	sp, r7
 8008ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ec2:	4770      	bx	lr
 8008ec4:	20001480 	.word	0x20001480
 8008ec8:	2000146c 	.word	0x2000146c

08008ecc <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8008ecc:	b580      	push	{r7, lr}
 8008ece:	b088      	sub	sp, #32
 8008ed0:	af00      	add	r7, sp, #0
 8008ed2:	6078      	str	r0, [r7, #4]
 8008ed4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	2b00      	cmp	r3, #0
 8008eda:	d10b      	bne.n	8008ef4 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8008edc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ee0:	f383 8811 	msr	BASEPRI, r3
 8008ee4:	f3bf 8f6f 	isb	sy
 8008ee8:	f3bf 8f4f 	dsb	sy
 8008eec:	613b      	str	r3, [r7, #16]
}
 8008eee:	bf00      	nop
 8008ef0:	bf00      	nop
 8008ef2:	e7fd      	b.n	8008ef0 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8008ef4:	683b      	ldr	r3, [r7, #0]
 8008ef6:	2b00      	cmp	r3, #0
 8008ef8:	d10b      	bne.n	8008f12 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8008efa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008efe:	f383 8811 	msr	BASEPRI, r3
 8008f02:	f3bf 8f6f 	isb	sy
 8008f06:	f3bf 8f4f 	dsb	sy
 8008f0a:	60fb      	str	r3, [r7, #12]
}
 8008f0c:	bf00      	nop
 8008f0e:	bf00      	nop
 8008f10:	e7fd      	b.n	8008f0e <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8008f12:	f000 ff91 	bl	8009e38 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8008f16:	4b1d      	ldr	r3, [pc, #116]	@ (8008f8c <xTaskCheckForTimeOut+0xc0>)
 8008f18:	681b      	ldr	r3, [r3, #0]
 8008f1a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	685b      	ldr	r3, [r3, #4]
 8008f20:	69ba      	ldr	r2, [r7, #24]
 8008f22:	1ad3      	subs	r3, r2, r3
 8008f24:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8008f26:	683b      	ldr	r3, [r7, #0]
 8008f28:	681b      	ldr	r3, [r3, #0]
 8008f2a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008f2e:	d102      	bne.n	8008f36 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8008f30:	2300      	movs	r3, #0
 8008f32:	61fb      	str	r3, [r7, #28]
 8008f34:	e023      	b.n	8008f7e <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	681a      	ldr	r2, [r3, #0]
 8008f3a:	4b15      	ldr	r3, [pc, #84]	@ (8008f90 <xTaskCheckForTimeOut+0xc4>)
 8008f3c:	681b      	ldr	r3, [r3, #0]
 8008f3e:	429a      	cmp	r2, r3
 8008f40:	d007      	beq.n	8008f52 <xTaskCheckForTimeOut+0x86>
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	685b      	ldr	r3, [r3, #4]
 8008f46:	69ba      	ldr	r2, [r7, #24]
 8008f48:	429a      	cmp	r2, r3
 8008f4a:	d302      	bcc.n	8008f52 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8008f4c:	2301      	movs	r3, #1
 8008f4e:	61fb      	str	r3, [r7, #28]
 8008f50:	e015      	b.n	8008f7e <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8008f52:	683b      	ldr	r3, [r7, #0]
 8008f54:	681b      	ldr	r3, [r3, #0]
 8008f56:	697a      	ldr	r2, [r7, #20]
 8008f58:	429a      	cmp	r2, r3
 8008f5a:	d20b      	bcs.n	8008f74 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8008f5c:	683b      	ldr	r3, [r7, #0]
 8008f5e:	681a      	ldr	r2, [r3, #0]
 8008f60:	697b      	ldr	r3, [r7, #20]
 8008f62:	1ad2      	subs	r2, r2, r3
 8008f64:	683b      	ldr	r3, [r7, #0]
 8008f66:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8008f68:	6878      	ldr	r0, [r7, #4]
 8008f6a:	f7ff ff99 	bl	8008ea0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8008f6e:	2300      	movs	r3, #0
 8008f70:	61fb      	str	r3, [r7, #28]
 8008f72:	e004      	b.n	8008f7e <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8008f74:	683b      	ldr	r3, [r7, #0]
 8008f76:	2200      	movs	r2, #0
 8008f78:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8008f7a:	2301      	movs	r3, #1
 8008f7c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8008f7e:	f000 ff8d 	bl	8009e9c <vPortExitCritical>

	return xReturn;
 8008f82:	69fb      	ldr	r3, [r7, #28]
}
 8008f84:	4618      	mov	r0, r3
 8008f86:	3720      	adds	r7, #32
 8008f88:	46bd      	mov	sp, r7
 8008f8a:	bd80      	pop	{r7, pc}
 8008f8c:	2000146c 	.word	0x2000146c
 8008f90:	20001480 	.word	0x20001480

08008f94 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8008f94:	b480      	push	{r7}
 8008f96:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8008f98:	4b03      	ldr	r3, [pc, #12]	@ (8008fa8 <vTaskMissedYield+0x14>)
 8008f9a:	2201      	movs	r2, #1
 8008f9c:	601a      	str	r2, [r3, #0]
}
 8008f9e:	bf00      	nop
 8008fa0:	46bd      	mov	sp, r7
 8008fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fa6:	4770      	bx	lr
 8008fa8:	2000147c 	.word	0x2000147c

08008fac <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8008fac:	b580      	push	{r7, lr}
 8008fae:	b082      	sub	sp, #8
 8008fb0:	af00      	add	r7, sp, #0
 8008fb2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8008fb4:	f000 f852 	bl	800905c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8008fb8:	4b06      	ldr	r3, [pc, #24]	@ (8008fd4 <prvIdleTask+0x28>)
 8008fba:	681b      	ldr	r3, [r3, #0]
 8008fbc:	2b01      	cmp	r3, #1
 8008fbe:	d9f9      	bls.n	8008fb4 <prvIdleTask+0x8>
			{
				taskYIELD();
 8008fc0:	4b05      	ldr	r3, [pc, #20]	@ (8008fd8 <prvIdleTask+0x2c>)
 8008fc2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008fc6:	601a      	str	r2, [r3, #0]
 8008fc8:	f3bf 8f4f 	dsb	sy
 8008fcc:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8008fd0:	e7f0      	b.n	8008fb4 <prvIdleTask+0x8>
 8008fd2:	bf00      	nop
 8008fd4:	20000f98 	.word	0x20000f98
 8008fd8:	e000ed04 	.word	0xe000ed04

08008fdc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8008fdc:	b580      	push	{r7, lr}
 8008fde:	b082      	sub	sp, #8
 8008fe0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008fe2:	2300      	movs	r3, #0
 8008fe4:	607b      	str	r3, [r7, #4]
 8008fe6:	e00c      	b.n	8009002 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8008fe8:	687a      	ldr	r2, [r7, #4]
 8008fea:	4613      	mov	r3, r2
 8008fec:	009b      	lsls	r3, r3, #2
 8008fee:	4413      	add	r3, r2
 8008ff0:	009b      	lsls	r3, r3, #2
 8008ff2:	4a12      	ldr	r2, [pc, #72]	@ (800903c <prvInitialiseTaskLists+0x60>)
 8008ff4:	4413      	add	r3, r2
 8008ff6:	4618      	mov	r0, r3
 8008ff8:	f7fe f9da 	bl	80073b0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	3301      	adds	r3, #1
 8009000:	607b      	str	r3, [r7, #4]
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	2b37      	cmp	r3, #55	@ 0x37
 8009006:	d9ef      	bls.n	8008fe8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8009008:	480d      	ldr	r0, [pc, #52]	@ (8009040 <prvInitialiseTaskLists+0x64>)
 800900a:	f7fe f9d1 	bl	80073b0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800900e:	480d      	ldr	r0, [pc, #52]	@ (8009044 <prvInitialiseTaskLists+0x68>)
 8009010:	f7fe f9ce 	bl	80073b0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8009014:	480c      	ldr	r0, [pc, #48]	@ (8009048 <prvInitialiseTaskLists+0x6c>)
 8009016:	f7fe f9cb 	bl	80073b0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800901a:	480c      	ldr	r0, [pc, #48]	@ (800904c <prvInitialiseTaskLists+0x70>)
 800901c:	f7fe f9c8 	bl	80073b0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8009020:	480b      	ldr	r0, [pc, #44]	@ (8009050 <prvInitialiseTaskLists+0x74>)
 8009022:	f7fe f9c5 	bl	80073b0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8009026:	4b0b      	ldr	r3, [pc, #44]	@ (8009054 <prvInitialiseTaskLists+0x78>)
 8009028:	4a05      	ldr	r2, [pc, #20]	@ (8009040 <prvInitialiseTaskLists+0x64>)
 800902a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800902c:	4b0a      	ldr	r3, [pc, #40]	@ (8009058 <prvInitialiseTaskLists+0x7c>)
 800902e:	4a05      	ldr	r2, [pc, #20]	@ (8009044 <prvInitialiseTaskLists+0x68>)
 8009030:	601a      	str	r2, [r3, #0]
}
 8009032:	bf00      	nop
 8009034:	3708      	adds	r7, #8
 8009036:	46bd      	mov	sp, r7
 8009038:	bd80      	pop	{r7, pc}
 800903a:	bf00      	nop
 800903c:	20000f98 	.word	0x20000f98
 8009040:	200013f8 	.word	0x200013f8
 8009044:	2000140c 	.word	0x2000140c
 8009048:	20001428 	.word	0x20001428
 800904c:	2000143c 	.word	0x2000143c
 8009050:	20001454 	.word	0x20001454
 8009054:	20001420 	.word	0x20001420
 8009058:	20001424 	.word	0x20001424

0800905c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800905c:	b580      	push	{r7, lr}
 800905e:	b082      	sub	sp, #8
 8009060:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009062:	e019      	b.n	8009098 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8009064:	f000 fee8 	bl	8009e38 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009068:	4b10      	ldr	r3, [pc, #64]	@ (80090ac <prvCheckTasksWaitingTermination+0x50>)
 800906a:	68db      	ldr	r3, [r3, #12]
 800906c:	68db      	ldr	r3, [r3, #12]
 800906e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	3304      	adds	r3, #4
 8009074:	4618      	mov	r0, r3
 8009076:	f7fe fa25 	bl	80074c4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800907a:	4b0d      	ldr	r3, [pc, #52]	@ (80090b0 <prvCheckTasksWaitingTermination+0x54>)
 800907c:	681b      	ldr	r3, [r3, #0]
 800907e:	3b01      	subs	r3, #1
 8009080:	4a0b      	ldr	r2, [pc, #44]	@ (80090b0 <prvCheckTasksWaitingTermination+0x54>)
 8009082:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8009084:	4b0b      	ldr	r3, [pc, #44]	@ (80090b4 <prvCheckTasksWaitingTermination+0x58>)
 8009086:	681b      	ldr	r3, [r3, #0]
 8009088:	3b01      	subs	r3, #1
 800908a:	4a0a      	ldr	r2, [pc, #40]	@ (80090b4 <prvCheckTasksWaitingTermination+0x58>)
 800908c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800908e:	f000 ff05 	bl	8009e9c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8009092:	6878      	ldr	r0, [r7, #4]
 8009094:	f000 f810 	bl	80090b8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009098:	4b06      	ldr	r3, [pc, #24]	@ (80090b4 <prvCheckTasksWaitingTermination+0x58>)
 800909a:	681b      	ldr	r3, [r3, #0]
 800909c:	2b00      	cmp	r3, #0
 800909e:	d1e1      	bne.n	8009064 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80090a0:	bf00      	nop
 80090a2:	bf00      	nop
 80090a4:	3708      	adds	r7, #8
 80090a6:	46bd      	mov	sp, r7
 80090a8:	bd80      	pop	{r7, pc}
 80090aa:	bf00      	nop
 80090ac:	2000143c 	.word	0x2000143c
 80090b0:	20001468 	.word	0x20001468
 80090b4:	20001450 	.word	0x20001450

080090b8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80090b8:	b580      	push	{r7, lr}
 80090ba:	b084      	sub	sp, #16
 80090bc:	af00      	add	r7, sp, #0
 80090be:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80090c6:	2b00      	cmp	r3, #0
 80090c8:	d108      	bne.n	80090dc <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80090ca:	687b      	ldr	r3, [r7, #4]
 80090cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80090ce:	4618      	mov	r0, r3
 80090d0:	f001 f8a2 	bl	800a218 <vPortFree>
				vPortFree( pxTCB );
 80090d4:	6878      	ldr	r0, [r7, #4]
 80090d6:	f001 f89f 	bl	800a218 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80090da:	e019      	b.n	8009110 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80090e2:	2b01      	cmp	r3, #1
 80090e4:	d103      	bne.n	80090ee <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80090e6:	6878      	ldr	r0, [r7, #4]
 80090e8:	f001 f896 	bl	800a218 <vPortFree>
	}
 80090ec:	e010      	b.n	8009110 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80090f4:	2b02      	cmp	r3, #2
 80090f6:	d00b      	beq.n	8009110 <prvDeleteTCB+0x58>
	__asm volatile
 80090f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80090fc:	f383 8811 	msr	BASEPRI, r3
 8009100:	f3bf 8f6f 	isb	sy
 8009104:	f3bf 8f4f 	dsb	sy
 8009108:	60fb      	str	r3, [r7, #12]
}
 800910a:	bf00      	nop
 800910c:	bf00      	nop
 800910e:	e7fd      	b.n	800910c <prvDeleteTCB+0x54>
	}
 8009110:	bf00      	nop
 8009112:	3710      	adds	r7, #16
 8009114:	46bd      	mov	sp, r7
 8009116:	bd80      	pop	{r7, pc}

08009118 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8009118:	b480      	push	{r7}
 800911a:	b083      	sub	sp, #12
 800911c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800911e:	4b0c      	ldr	r3, [pc, #48]	@ (8009150 <prvResetNextTaskUnblockTime+0x38>)
 8009120:	681b      	ldr	r3, [r3, #0]
 8009122:	681b      	ldr	r3, [r3, #0]
 8009124:	2b00      	cmp	r3, #0
 8009126:	d104      	bne.n	8009132 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8009128:	4b0a      	ldr	r3, [pc, #40]	@ (8009154 <prvResetNextTaskUnblockTime+0x3c>)
 800912a:	f04f 32ff 	mov.w	r2, #4294967295
 800912e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8009130:	e008      	b.n	8009144 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009132:	4b07      	ldr	r3, [pc, #28]	@ (8009150 <prvResetNextTaskUnblockTime+0x38>)
 8009134:	681b      	ldr	r3, [r3, #0]
 8009136:	68db      	ldr	r3, [r3, #12]
 8009138:	68db      	ldr	r3, [r3, #12]
 800913a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800913c:	687b      	ldr	r3, [r7, #4]
 800913e:	685b      	ldr	r3, [r3, #4]
 8009140:	4a04      	ldr	r2, [pc, #16]	@ (8009154 <prvResetNextTaskUnblockTime+0x3c>)
 8009142:	6013      	str	r3, [r2, #0]
}
 8009144:	bf00      	nop
 8009146:	370c      	adds	r7, #12
 8009148:	46bd      	mov	sp, r7
 800914a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800914e:	4770      	bx	lr
 8009150:	20001420 	.word	0x20001420
 8009154:	20001488 	.word	0x20001488

08009158 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8009158:	b480      	push	{r7}
 800915a:	b083      	sub	sp, #12
 800915c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800915e:	4b0b      	ldr	r3, [pc, #44]	@ (800918c <xTaskGetSchedulerState+0x34>)
 8009160:	681b      	ldr	r3, [r3, #0]
 8009162:	2b00      	cmp	r3, #0
 8009164:	d102      	bne.n	800916c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8009166:	2301      	movs	r3, #1
 8009168:	607b      	str	r3, [r7, #4]
 800916a:	e008      	b.n	800917e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800916c:	4b08      	ldr	r3, [pc, #32]	@ (8009190 <xTaskGetSchedulerState+0x38>)
 800916e:	681b      	ldr	r3, [r3, #0]
 8009170:	2b00      	cmp	r3, #0
 8009172:	d102      	bne.n	800917a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8009174:	2302      	movs	r3, #2
 8009176:	607b      	str	r3, [r7, #4]
 8009178:	e001      	b.n	800917e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800917a:	2300      	movs	r3, #0
 800917c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800917e:	687b      	ldr	r3, [r7, #4]
	}
 8009180:	4618      	mov	r0, r3
 8009182:	370c      	adds	r7, #12
 8009184:	46bd      	mov	sp, r7
 8009186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800918a:	4770      	bx	lr
 800918c:	20001474 	.word	0x20001474
 8009190:	20001490 	.word	0x20001490

08009194 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8009194:	b580      	push	{r7, lr}
 8009196:	b084      	sub	sp, #16
 8009198:	af00      	add	r7, sp, #0
 800919a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 80091a0:	2300      	movs	r3, #0
 80091a2:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	2b00      	cmp	r3, #0
 80091a8:	d051      	beq.n	800924e <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 80091aa:	68bb      	ldr	r3, [r7, #8]
 80091ac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80091ae:	4b2a      	ldr	r3, [pc, #168]	@ (8009258 <xTaskPriorityInherit+0xc4>)
 80091b0:	681b      	ldr	r3, [r3, #0]
 80091b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80091b4:	429a      	cmp	r2, r3
 80091b6:	d241      	bcs.n	800923c <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80091b8:	68bb      	ldr	r3, [r7, #8]
 80091ba:	699b      	ldr	r3, [r3, #24]
 80091bc:	2b00      	cmp	r3, #0
 80091be:	db06      	blt.n	80091ce <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80091c0:	4b25      	ldr	r3, [pc, #148]	@ (8009258 <xTaskPriorityInherit+0xc4>)
 80091c2:	681b      	ldr	r3, [r3, #0]
 80091c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80091c6:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80091ca:	68bb      	ldr	r3, [r7, #8]
 80091cc:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80091ce:	68bb      	ldr	r3, [r7, #8]
 80091d0:	6959      	ldr	r1, [r3, #20]
 80091d2:	68bb      	ldr	r3, [r7, #8]
 80091d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80091d6:	4613      	mov	r3, r2
 80091d8:	009b      	lsls	r3, r3, #2
 80091da:	4413      	add	r3, r2
 80091dc:	009b      	lsls	r3, r3, #2
 80091de:	4a1f      	ldr	r2, [pc, #124]	@ (800925c <xTaskPriorityInherit+0xc8>)
 80091e0:	4413      	add	r3, r2
 80091e2:	4299      	cmp	r1, r3
 80091e4:	d122      	bne.n	800922c <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80091e6:	68bb      	ldr	r3, [r7, #8]
 80091e8:	3304      	adds	r3, #4
 80091ea:	4618      	mov	r0, r3
 80091ec:	f7fe f96a 	bl	80074c4 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80091f0:	4b19      	ldr	r3, [pc, #100]	@ (8009258 <xTaskPriorityInherit+0xc4>)
 80091f2:	681b      	ldr	r3, [r3, #0]
 80091f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80091f6:	68bb      	ldr	r3, [r7, #8]
 80091f8:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80091fa:	68bb      	ldr	r3, [r7, #8]
 80091fc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80091fe:	4b18      	ldr	r3, [pc, #96]	@ (8009260 <xTaskPriorityInherit+0xcc>)
 8009200:	681b      	ldr	r3, [r3, #0]
 8009202:	429a      	cmp	r2, r3
 8009204:	d903      	bls.n	800920e <xTaskPriorityInherit+0x7a>
 8009206:	68bb      	ldr	r3, [r7, #8]
 8009208:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800920a:	4a15      	ldr	r2, [pc, #84]	@ (8009260 <xTaskPriorityInherit+0xcc>)
 800920c:	6013      	str	r3, [r2, #0]
 800920e:	68bb      	ldr	r3, [r7, #8]
 8009210:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009212:	4613      	mov	r3, r2
 8009214:	009b      	lsls	r3, r3, #2
 8009216:	4413      	add	r3, r2
 8009218:	009b      	lsls	r3, r3, #2
 800921a:	4a10      	ldr	r2, [pc, #64]	@ (800925c <xTaskPriorityInherit+0xc8>)
 800921c:	441a      	add	r2, r3
 800921e:	68bb      	ldr	r3, [r7, #8]
 8009220:	3304      	adds	r3, #4
 8009222:	4619      	mov	r1, r3
 8009224:	4610      	mov	r0, r2
 8009226:	f7fe f8f0 	bl	800740a <vListInsertEnd>
 800922a:	e004      	b.n	8009236 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800922c:	4b0a      	ldr	r3, [pc, #40]	@ (8009258 <xTaskPriorityInherit+0xc4>)
 800922e:	681b      	ldr	r3, [r3, #0]
 8009230:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009232:	68bb      	ldr	r3, [r7, #8]
 8009234:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8009236:	2301      	movs	r3, #1
 8009238:	60fb      	str	r3, [r7, #12]
 800923a:	e008      	b.n	800924e <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800923c:	68bb      	ldr	r3, [r7, #8]
 800923e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009240:	4b05      	ldr	r3, [pc, #20]	@ (8009258 <xTaskPriorityInherit+0xc4>)
 8009242:	681b      	ldr	r3, [r3, #0]
 8009244:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009246:	429a      	cmp	r2, r3
 8009248:	d201      	bcs.n	800924e <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800924a:	2301      	movs	r3, #1
 800924c:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800924e:	68fb      	ldr	r3, [r7, #12]
	}
 8009250:	4618      	mov	r0, r3
 8009252:	3710      	adds	r7, #16
 8009254:	46bd      	mov	sp, r7
 8009256:	bd80      	pop	{r7, pc}
 8009258:	20000f94 	.word	0x20000f94
 800925c:	20000f98 	.word	0x20000f98
 8009260:	20001470 	.word	0x20001470

08009264 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8009264:	b580      	push	{r7, lr}
 8009266:	b086      	sub	sp, #24
 8009268:	af00      	add	r7, sp, #0
 800926a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800926c:	687b      	ldr	r3, [r7, #4]
 800926e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8009270:	2300      	movs	r3, #0
 8009272:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	2b00      	cmp	r3, #0
 8009278:	d058      	beq.n	800932c <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800927a:	4b2f      	ldr	r3, [pc, #188]	@ (8009338 <xTaskPriorityDisinherit+0xd4>)
 800927c:	681b      	ldr	r3, [r3, #0]
 800927e:	693a      	ldr	r2, [r7, #16]
 8009280:	429a      	cmp	r2, r3
 8009282:	d00b      	beq.n	800929c <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8009284:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009288:	f383 8811 	msr	BASEPRI, r3
 800928c:	f3bf 8f6f 	isb	sy
 8009290:	f3bf 8f4f 	dsb	sy
 8009294:	60fb      	str	r3, [r7, #12]
}
 8009296:	bf00      	nop
 8009298:	bf00      	nop
 800929a:	e7fd      	b.n	8009298 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800929c:	693b      	ldr	r3, [r7, #16]
 800929e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80092a0:	2b00      	cmp	r3, #0
 80092a2:	d10b      	bne.n	80092bc <xTaskPriorityDisinherit+0x58>
	__asm volatile
 80092a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80092a8:	f383 8811 	msr	BASEPRI, r3
 80092ac:	f3bf 8f6f 	isb	sy
 80092b0:	f3bf 8f4f 	dsb	sy
 80092b4:	60bb      	str	r3, [r7, #8]
}
 80092b6:	bf00      	nop
 80092b8:	bf00      	nop
 80092ba:	e7fd      	b.n	80092b8 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 80092bc:	693b      	ldr	r3, [r7, #16]
 80092be:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80092c0:	1e5a      	subs	r2, r3, #1
 80092c2:	693b      	ldr	r3, [r7, #16]
 80092c4:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80092c6:	693b      	ldr	r3, [r7, #16]
 80092c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80092ca:	693b      	ldr	r3, [r7, #16]
 80092cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80092ce:	429a      	cmp	r2, r3
 80092d0:	d02c      	beq.n	800932c <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80092d2:	693b      	ldr	r3, [r7, #16]
 80092d4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80092d6:	2b00      	cmp	r3, #0
 80092d8:	d128      	bne.n	800932c <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80092da:	693b      	ldr	r3, [r7, #16]
 80092dc:	3304      	adds	r3, #4
 80092de:	4618      	mov	r0, r3
 80092e0:	f7fe f8f0 	bl	80074c4 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80092e4:	693b      	ldr	r3, [r7, #16]
 80092e6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80092e8:	693b      	ldr	r3, [r7, #16]
 80092ea:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80092ec:	693b      	ldr	r3, [r7, #16]
 80092ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80092f0:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80092f4:	693b      	ldr	r3, [r7, #16]
 80092f6:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80092f8:	693b      	ldr	r3, [r7, #16]
 80092fa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80092fc:	4b0f      	ldr	r3, [pc, #60]	@ (800933c <xTaskPriorityDisinherit+0xd8>)
 80092fe:	681b      	ldr	r3, [r3, #0]
 8009300:	429a      	cmp	r2, r3
 8009302:	d903      	bls.n	800930c <xTaskPriorityDisinherit+0xa8>
 8009304:	693b      	ldr	r3, [r7, #16]
 8009306:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009308:	4a0c      	ldr	r2, [pc, #48]	@ (800933c <xTaskPriorityDisinherit+0xd8>)
 800930a:	6013      	str	r3, [r2, #0]
 800930c:	693b      	ldr	r3, [r7, #16]
 800930e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009310:	4613      	mov	r3, r2
 8009312:	009b      	lsls	r3, r3, #2
 8009314:	4413      	add	r3, r2
 8009316:	009b      	lsls	r3, r3, #2
 8009318:	4a09      	ldr	r2, [pc, #36]	@ (8009340 <xTaskPriorityDisinherit+0xdc>)
 800931a:	441a      	add	r2, r3
 800931c:	693b      	ldr	r3, [r7, #16]
 800931e:	3304      	adds	r3, #4
 8009320:	4619      	mov	r1, r3
 8009322:	4610      	mov	r0, r2
 8009324:	f7fe f871 	bl	800740a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8009328:	2301      	movs	r3, #1
 800932a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800932c:	697b      	ldr	r3, [r7, #20]
	}
 800932e:	4618      	mov	r0, r3
 8009330:	3718      	adds	r7, #24
 8009332:	46bd      	mov	sp, r7
 8009334:	bd80      	pop	{r7, pc}
 8009336:	bf00      	nop
 8009338:	20000f94 	.word	0x20000f94
 800933c:	20001470 	.word	0x20001470
 8009340:	20000f98 	.word	0x20000f98

08009344 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8009344:	b580      	push	{r7, lr}
 8009346:	b088      	sub	sp, #32
 8009348:	af00      	add	r7, sp, #0
 800934a:	6078      	str	r0, [r7, #4]
 800934c:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800934e:	687b      	ldr	r3, [r7, #4]
 8009350:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8009352:	2301      	movs	r3, #1
 8009354:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	2b00      	cmp	r3, #0
 800935a:	d06c      	beq.n	8009436 <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800935c:	69bb      	ldr	r3, [r7, #24]
 800935e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009360:	2b00      	cmp	r3, #0
 8009362:	d10b      	bne.n	800937c <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8009364:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009368:	f383 8811 	msr	BASEPRI, r3
 800936c:	f3bf 8f6f 	isb	sy
 8009370:	f3bf 8f4f 	dsb	sy
 8009374:	60fb      	str	r3, [r7, #12]
}
 8009376:	bf00      	nop
 8009378:	bf00      	nop
 800937a:	e7fd      	b.n	8009378 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800937c:	69bb      	ldr	r3, [r7, #24]
 800937e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009380:	683a      	ldr	r2, [r7, #0]
 8009382:	429a      	cmp	r2, r3
 8009384:	d902      	bls.n	800938c <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8009386:	683b      	ldr	r3, [r7, #0]
 8009388:	61fb      	str	r3, [r7, #28]
 800938a:	e002      	b.n	8009392 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800938c:	69bb      	ldr	r3, [r7, #24]
 800938e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009390:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8009392:	69bb      	ldr	r3, [r7, #24]
 8009394:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009396:	69fa      	ldr	r2, [r7, #28]
 8009398:	429a      	cmp	r2, r3
 800939a:	d04c      	beq.n	8009436 <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800939c:	69bb      	ldr	r3, [r7, #24]
 800939e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80093a0:	697a      	ldr	r2, [r7, #20]
 80093a2:	429a      	cmp	r2, r3
 80093a4:	d147      	bne.n	8009436 <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 80093a6:	4b26      	ldr	r3, [pc, #152]	@ (8009440 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 80093a8:	681b      	ldr	r3, [r3, #0]
 80093aa:	69ba      	ldr	r2, [r7, #24]
 80093ac:	429a      	cmp	r2, r3
 80093ae:	d10b      	bne.n	80093c8 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 80093b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80093b4:	f383 8811 	msr	BASEPRI, r3
 80093b8:	f3bf 8f6f 	isb	sy
 80093bc:	f3bf 8f4f 	dsb	sy
 80093c0:	60bb      	str	r3, [r7, #8]
}
 80093c2:	bf00      	nop
 80093c4:	bf00      	nop
 80093c6:	e7fd      	b.n	80093c4 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80093c8:	69bb      	ldr	r3, [r7, #24]
 80093ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80093cc:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 80093ce:	69bb      	ldr	r3, [r7, #24]
 80093d0:	69fa      	ldr	r2, [r7, #28]
 80093d2:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80093d4:	69bb      	ldr	r3, [r7, #24]
 80093d6:	699b      	ldr	r3, [r3, #24]
 80093d8:	2b00      	cmp	r3, #0
 80093da:	db04      	blt.n	80093e6 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80093dc:	69fb      	ldr	r3, [r7, #28]
 80093de:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80093e2:	69bb      	ldr	r3, [r7, #24]
 80093e4:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80093e6:	69bb      	ldr	r3, [r7, #24]
 80093e8:	6959      	ldr	r1, [r3, #20]
 80093ea:	693a      	ldr	r2, [r7, #16]
 80093ec:	4613      	mov	r3, r2
 80093ee:	009b      	lsls	r3, r3, #2
 80093f0:	4413      	add	r3, r2
 80093f2:	009b      	lsls	r3, r3, #2
 80093f4:	4a13      	ldr	r2, [pc, #76]	@ (8009444 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 80093f6:	4413      	add	r3, r2
 80093f8:	4299      	cmp	r1, r3
 80093fa:	d11c      	bne.n	8009436 <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80093fc:	69bb      	ldr	r3, [r7, #24]
 80093fe:	3304      	adds	r3, #4
 8009400:	4618      	mov	r0, r3
 8009402:	f7fe f85f 	bl	80074c4 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8009406:	69bb      	ldr	r3, [r7, #24]
 8009408:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800940a:	4b0f      	ldr	r3, [pc, #60]	@ (8009448 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800940c:	681b      	ldr	r3, [r3, #0]
 800940e:	429a      	cmp	r2, r3
 8009410:	d903      	bls.n	800941a <vTaskPriorityDisinheritAfterTimeout+0xd6>
 8009412:	69bb      	ldr	r3, [r7, #24]
 8009414:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009416:	4a0c      	ldr	r2, [pc, #48]	@ (8009448 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8009418:	6013      	str	r3, [r2, #0]
 800941a:	69bb      	ldr	r3, [r7, #24]
 800941c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800941e:	4613      	mov	r3, r2
 8009420:	009b      	lsls	r3, r3, #2
 8009422:	4413      	add	r3, r2
 8009424:	009b      	lsls	r3, r3, #2
 8009426:	4a07      	ldr	r2, [pc, #28]	@ (8009444 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8009428:	441a      	add	r2, r3
 800942a:	69bb      	ldr	r3, [r7, #24]
 800942c:	3304      	adds	r3, #4
 800942e:	4619      	mov	r1, r3
 8009430:	4610      	mov	r0, r2
 8009432:	f7fd ffea 	bl	800740a <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009436:	bf00      	nop
 8009438:	3720      	adds	r7, #32
 800943a:	46bd      	mov	sp, r7
 800943c:	bd80      	pop	{r7, pc}
 800943e:	bf00      	nop
 8009440:	20000f94 	.word	0x20000f94
 8009444:	20000f98 	.word	0x20000f98
 8009448:	20001470 	.word	0x20001470

0800944c <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800944c:	b480      	push	{r7}
 800944e:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8009450:	4b07      	ldr	r3, [pc, #28]	@ (8009470 <pvTaskIncrementMutexHeldCount+0x24>)
 8009452:	681b      	ldr	r3, [r3, #0]
 8009454:	2b00      	cmp	r3, #0
 8009456:	d004      	beq.n	8009462 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8009458:	4b05      	ldr	r3, [pc, #20]	@ (8009470 <pvTaskIncrementMutexHeldCount+0x24>)
 800945a:	681b      	ldr	r3, [r3, #0]
 800945c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800945e:	3201      	adds	r2, #1
 8009460:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 8009462:	4b03      	ldr	r3, [pc, #12]	@ (8009470 <pvTaskIncrementMutexHeldCount+0x24>)
 8009464:	681b      	ldr	r3, [r3, #0]
	}
 8009466:	4618      	mov	r0, r3
 8009468:	46bd      	mov	sp, r7
 800946a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800946e:	4770      	bx	lr
 8009470:	20000f94 	.word	0x20000f94

08009474 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8009474:	b580      	push	{r7, lr}
 8009476:	b084      	sub	sp, #16
 8009478:	af00      	add	r7, sp, #0
 800947a:	6078      	str	r0, [r7, #4]
 800947c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800947e:	4b21      	ldr	r3, [pc, #132]	@ (8009504 <prvAddCurrentTaskToDelayedList+0x90>)
 8009480:	681b      	ldr	r3, [r3, #0]
 8009482:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009484:	4b20      	ldr	r3, [pc, #128]	@ (8009508 <prvAddCurrentTaskToDelayedList+0x94>)
 8009486:	681b      	ldr	r3, [r3, #0]
 8009488:	3304      	adds	r3, #4
 800948a:	4618      	mov	r0, r3
 800948c:	f7fe f81a 	bl	80074c4 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009496:	d10a      	bne.n	80094ae <prvAddCurrentTaskToDelayedList+0x3a>
 8009498:	683b      	ldr	r3, [r7, #0]
 800949a:	2b00      	cmp	r3, #0
 800949c:	d007      	beq.n	80094ae <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800949e:	4b1a      	ldr	r3, [pc, #104]	@ (8009508 <prvAddCurrentTaskToDelayedList+0x94>)
 80094a0:	681b      	ldr	r3, [r3, #0]
 80094a2:	3304      	adds	r3, #4
 80094a4:	4619      	mov	r1, r3
 80094a6:	4819      	ldr	r0, [pc, #100]	@ (800950c <prvAddCurrentTaskToDelayedList+0x98>)
 80094a8:	f7fd ffaf 	bl	800740a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80094ac:	e026      	b.n	80094fc <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80094ae:	68fa      	ldr	r2, [r7, #12]
 80094b0:	687b      	ldr	r3, [r7, #4]
 80094b2:	4413      	add	r3, r2
 80094b4:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80094b6:	4b14      	ldr	r3, [pc, #80]	@ (8009508 <prvAddCurrentTaskToDelayedList+0x94>)
 80094b8:	681b      	ldr	r3, [r3, #0]
 80094ba:	68ba      	ldr	r2, [r7, #8]
 80094bc:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80094be:	68ba      	ldr	r2, [r7, #8]
 80094c0:	68fb      	ldr	r3, [r7, #12]
 80094c2:	429a      	cmp	r2, r3
 80094c4:	d209      	bcs.n	80094da <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80094c6:	4b12      	ldr	r3, [pc, #72]	@ (8009510 <prvAddCurrentTaskToDelayedList+0x9c>)
 80094c8:	681a      	ldr	r2, [r3, #0]
 80094ca:	4b0f      	ldr	r3, [pc, #60]	@ (8009508 <prvAddCurrentTaskToDelayedList+0x94>)
 80094cc:	681b      	ldr	r3, [r3, #0]
 80094ce:	3304      	adds	r3, #4
 80094d0:	4619      	mov	r1, r3
 80094d2:	4610      	mov	r0, r2
 80094d4:	f7fd ffbd 	bl	8007452 <vListInsert>
}
 80094d8:	e010      	b.n	80094fc <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80094da:	4b0e      	ldr	r3, [pc, #56]	@ (8009514 <prvAddCurrentTaskToDelayedList+0xa0>)
 80094dc:	681a      	ldr	r2, [r3, #0]
 80094de:	4b0a      	ldr	r3, [pc, #40]	@ (8009508 <prvAddCurrentTaskToDelayedList+0x94>)
 80094e0:	681b      	ldr	r3, [r3, #0]
 80094e2:	3304      	adds	r3, #4
 80094e4:	4619      	mov	r1, r3
 80094e6:	4610      	mov	r0, r2
 80094e8:	f7fd ffb3 	bl	8007452 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80094ec:	4b0a      	ldr	r3, [pc, #40]	@ (8009518 <prvAddCurrentTaskToDelayedList+0xa4>)
 80094ee:	681b      	ldr	r3, [r3, #0]
 80094f0:	68ba      	ldr	r2, [r7, #8]
 80094f2:	429a      	cmp	r2, r3
 80094f4:	d202      	bcs.n	80094fc <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80094f6:	4a08      	ldr	r2, [pc, #32]	@ (8009518 <prvAddCurrentTaskToDelayedList+0xa4>)
 80094f8:	68bb      	ldr	r3, [r7, #8]
 80094fa:	6013      	str	r3, [r2, #0]
}
 80094fc:	bf00      	nop
 80094fe:	3710      	adds	r7, #16
 8009500:	46bd      	mov	sp, r7
 8009502:	bd80      	pop	{r7, pc}
 8009504:	2000146c 	.word	0x2000146c
 8009508:	20000f94 	.word	0x20000f94
 800950c:	20001454 	.word	0x20001454
 8009510:	20001424 	.word	0x20001424
 8009514:	20001420 	.word	0x20001420
 8009518:	20001488 	.word	0x20001488

0800951c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800951c:	b580      	push	{r7, lr}
 800951e:	b08a      	sub	sp, #40	@ 0x28
 8009520:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8009522:	2300      	movs	r3, #0
 8009524:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8009526:	f000 fb13 	bl	8009b50 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800952a:	4b1d      	ldr	r3, [pc, #116]	@ (80095a0 <xTimerCreateTimerTask+0x84>)
 800952c:	681b      	ldr	r3, [r3, #0]
 800952e:	2b00      	cmp	r3, #0
 8009530:	d021      	beq.n	8009576 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8009532:	2300      	movs	r3, #0
 8009534:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8009536:	2300      	movs	r3, #0
 8009538:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800953a:	1d3a      	adds	r2, r7, #4
 800953c:	f107 0108 	add.w	r1, r7, #8
 8009540:	f107 030c 	add.w	r3, r7, #12
 8009544:	4618      	mov	r0, r3
 8009546:	f7fd ff19 	bl	800737c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800954a:	6879      	ldr	r1, [r7, #4]
 800954c:	68bb      	ldr	r3, [r7, #8]
 800954e:	68fa      	ldr	r2, [r7, #12]
 8009550:	9202      	str	r2, [sp, #8]
 8009552:	9301      	str	r3, [sp, #4]
 8009554:	2302      	movs	r3, #2
 8009556:	9300      	str	r3, [sp, #0]
 8009558:	2300      	movs	r3, #0
 800955a:	460a      	mov	r2, r1
 800955c:	4911      	ldr	r1, [pc, #68]	@ (80095a4 <xTimerCreateTimerTask+0x88>)
 800955e:	4812      	ldr	r0, [pc, #72]	@ (80095a8 <xTimerCreateTimerTask+0x8c>)
 8009560:	f7ff f806 	bl	8008570 <xTaskCreateStatic>
 8009564:	4603      	mov	r3, r0
 8009566:	4a11      	ldr	r2, [pc, #68]	@ (80095ac <xTimerCreateTimerTask+0x90>)
 8009568:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800956a:	4b10      	ldr	r3, [pc, #64]	@ (80095ac <xTimerCreateTimerTask+0x90>)
 800956c:	681b      	ldr	r3, [r3, #0]
 800956e:	2b00      	cmp	r3, #0
 8009570:	d001      	beq.n	8009576 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8009572:	2301      	movs	r3, #1
 8009574:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8009576:	697b      	ldr	r3, [r7, #20]
 8009578:	2b00      	cmp	r3, #0
 800957a:	d10b      	bne.n	8009594 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800957c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009580:	f383 8811 	msr	BASEPRI, r3
 8009584:	f3bf 8f6f 	isb	sy
 8009588:	f3bf 8f4f 	dsb	sy
 800958c:	613b      	str	r3, [r7, #16]
}
 800958e:	bf00      	nop
 8009590:	bf00      	nop
 8009592:	e7fd      	b.n	8009590 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8009594:	697b      	ldr	r3, [r7, #20]
}
 8009596:	4618      	mov	r0, r3
 8009598:	3718      	adds	r7, #24
 800959a:	46bd      	mov	sp, r7
 800959c:	bd80      	pop	{r7, pc}
 800959e:	bf00      	nop
 80095a0:	200014c4 	.word	0x200014c4
 80095a4:	0800b314 	.word	0x0800b314
 80095a8:	080096e9 	.word	0x080096e9
 80095ac:	200014c8 	.word	0x200014c8

080095b0 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80095b0:	b580      	push	{r7, lr}
 80095b2:	b08a      	sub	sp, #40	@ 0x28
 80095b4:	af00      	add	r7, sp, #0
 80095b6:	60f8      	str	r0, [r7, #12]
 80095b8:	60b9      	str	r1, [r7, #8]
 80095ba:	607a      	str	r2, [r7, #4]
 80095bc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80095be:	2300      	movs	r3, #0
 80095c0:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80095c2:	68fb      	ldr	r3, [r7, #12]
 80095c4:	2b00      	cmp	r3, #0
 80095c6:	d10b      	bne.n	80095e0 <xTimerGenericCommand+0x30>
	__asm volatile
 80095c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80095cc:	f383 8811 	msr	BASEPRI, r3
 80095d0:	f3bf 8f6f 	isb	sy
 80095d4:	f3bf 8f4f 	dsb	sy
 80095d8:	623b      	str	r3, [r7, #32]
}
 80095da:	bf00      	nop
 80095dc:	bf00      	nop
 80095de:	e7fd      	b.n	80095dc <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80095e0:	4b19      	ldr	r3, [pc, #100]	@ (8009648 <xTimerGenericCommand+0x98>)
 80095e2:	681b      	ldr	r3, [r3, #0]
 80095e4:	2b00      	cmp	r3, #0
 80095e6:	d02a      	beq.n	800963e <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80095e8:	68bb      	ldr	r3, [r7, #8]
 80095ea:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80095f0:	68fb      	ldr	r3, [r7, #12]
 80095f2:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80095f4:	68bb      	ldr	r3, [r7, #8]
 80095f6:	2b05      	cmp	r3, #5
 80095f8:	dc18      	bgt.n	800962c <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80095fa:	f7ff fdad 	bl	8009158 <xTaskGetSchedulerState>
 80095fe:	4603      	mov	r3, r0
 8009600:	2b02      	cmp	r3, #2
 8009602:	d109      	bne.n	8009618 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8009604:	4b10      	ldr	r3, [pc, #64]	@ (8009648 <xTimerGenericCommand+0x98>)
 8009606:	6818      	ldr	r0, [r3, #0]
 8009608:	f107 0110 	add.w	r1, r7, #16
 800960c:	2300      	movs	r3, #0
 800960e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009610:	f7fe f936 	bl	8007880 <xQueueGenericSend>
 8009614:	6278      	str	r0, [r7, #36]	@ 0x24
 8009616:	e012      	b.n	800963e <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8009618:	4b0b      	ldr	r3, [pc, #44]	@ (8009648 <xTimerGenericCommand+0x98>)
 800961a:	6818      	ldr	r0, [r3, #0]
 800961c:	f107 0110 	add.w	r1, r7, #16
 8009620:	2300      	movs	r3, #0
 8009622:	2200      	movs	r2, #0
 8009624:	f7fe f92c 	bl	8007880 <xQueueGenericSend>
 8009628:	6278      	str	r0, [r7, #36]	@ 0x24
 800962a:	e008      	b.n	800963e <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800962c:	4b06      	ldr	r3, [pc, #24]	@ (8009648 <xTimerGenericCommand+0x98>)
 800962e:	6818      	ldr	r0, [r3, #0]
 8009630:	f107 0110 	add.w	r1, r7, #16
 8009634:	2300      	movs	r3, #0
 8009636:	683a      	ldr	r2, [r7, #0]
 8009638:	f7fe fa24 	bl	8007a84 <xQueueGenericSendFromISR>
 800963c:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800963e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8009640:	4618      	mov	r0, r3
 8009642:	3728      	adds	r7, #40	@ 0x28
 8009644:	46bd      	mov	sp, r7
 8009646:	bd80      	pop	{r7, pc}
 8009648:	200014c4 	.word	0x200014c4

0800964c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800964c:	b580      	push	{r7, lr}
 800964e:	b088      	sub	sp, #32
 8009650:	af02      	add	r7, sp, #8
 8009652:	6078      	str	r0, [r7, #4]
 8009654:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009656:	4b23      	ldr	r3, [pc, #140]	@ (80096e4 <prvProcessExpiredTimer+0x98>)
 8009658:	681b      	ldr	r3, [r3, #0]
 800965a:	68db      	ldr	r3, [r3, #12]
 800965c:	68db      	ldr	r3, [r3, #12]
 800965e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009660:	697b      	ldr	r3, [r7, #20]
 8009662:	3304      	adds	r3, #4
 8009664:	4618      	mov	r0, r3
 8009666:	f7fd ff2d 	bl	80074c4 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800966a:	697b      	ldr	r3, [r7, #20]
 800966c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009670:	f003 0304 	and.w	r3, r3, #4
 8009674:	2b00      	cmp	r3, #0
 8009676:	d023      	beq.n	80096c0 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8009678:	697b      	ldr	r3, [r7, #20]
 800967a:	699a      	ldr	r2, [r3, #24]
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	18d1      	adds	r1, r2, r3
 8009680:	687b      	ldr	r3, [r7, #4]
 8009682:	683a      	ldr	r2, [r7, #0]
 8009684:	6978      	ldr	r0, [r7, #20]
 8009686:	f000 f8d5 	bl	8009834 <prvInsertTimerInActiveList>
 800968a:	4603      	mov	r3, r0
 800968c:	2b00      	cmp	r3, #0
 800968e:	d020      	beq.n	80096d2 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009690:	2300      	movs	r3, #0
 8009692:	9300      	str	r3, [sp, #0]
 8009694:	2300      	movs	r3, #0
 8009696:	687a      	ldr	r2, [r7, #4]
 8009698:	2100      	movs	r1, #0
 800969a:	6978      	ldr	r0, [r7, #20]
 800969c:	f7ff ff88 	bl	80095b0 <xTimerGenericCommand>
 80096a0:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80096a2:	693b      	ldr	r3, [r7, #16]
 80096a4:	2b00      	cmp	r3, #0
 80096a6:	d114      	bne.n	80096d2 <prvProcessExpiredTimer+0x86>
	__asm volatile
 80096a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80096ac:	f383 8811 	msr	BASEPRI, r3
 80096b0:	f3bf 8f6f 	isb	sy
 80096b4:	f3bf 8f4f 	dsb	sy
 80096b8:	60fb      	str	r3, [r7, #12]
}
 80096ba:	bf00      	nop
 80096bc:	bf00      	nop
 80096be:	e7fd      	b.n	80096bc <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80096c0:	697b      	ldr	r3, [r7, #20]
 80096c2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80096c6:	f023 0301 	bic.w	r3, r3, #1
 80096ca:	b2da      	uxtb	r2, r3
 80096cc:	697b      	ldr	r3, [r7, #20]
 80096ce:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80096d2:	697b      	ldr	r3, [r7, #20]
 80096d4:	6a1b      	ldr	r3, [r3, #32]
 80096d6:	6978      	ldr	r0, [r7, #20]
 80096d8:	4798      	blx	r3
}
 80096da:	bf00      	nop
 80096dc:	3718      	adds	r7, #24
 80096de:	46bd      	mov	sp, r7
 80096e0:	bd80      	pop	{r7, pc}
 80096e2:	bf00      	nop
 80096e4:	200014bc 	.word	0x200014bc

080096e8 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80096e8:	b580      	push	{r7, lr}
 80096ea:	b084      	sub	sp, #16
 80096ec:	af00      	add	r7, sp, #0
 80096ee:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80096f0:	f107 0308 	add.w	r3, r7, #8
 80096f4:	4618      	mov	r0, r3
 80096f6:	f000 f859 	bl	80097ac <prvGetNextExpireTime>
 80096fa:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80096fc:	68bb      	ldr	r3, [r7, #8]
 80096fe:	4619      	mov	r1, r3
 8009700:	68f8      	ldr	r0, [r7, #12]
 8009702:	f000 f805 	bl	8009710 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8009706:	f000 f8d7 	bl	80098b8 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800970a:	bf00      	nop
 800970c:	e7f0      	b.n	80096f0 <prvTimerTask+0x8>
	...

08009710 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8009710:	b580      	push	{r7, lr}
 8009712:	b084      	sub	sp, #16
 8009714:	af00      	add	r7, sp, #0
 8009716:	6078      	str	r0, [r7, #4]
 8009718:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800971a:	f7ff f937 	bl	800898c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800971e:	f107 0308 	add.w	r3, r7, #8
 8009722:	4618      	mov	r0, r3
 8009724:	f000 f866 	bl	80097f4 <prvSampleTimeNow>
 8009728:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800972a:	68bb      	ldr	r3, [r7, #8]
 800972c:	2b00      	cmp	r3, #0
 800972e:	d130      	bne.n	8009792 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8009730:	683b      	ldr	r3, [r7, #0]
 8009732:	2b00      	cmp	r3, #0
 8009734:	d10a      	bne.n	800974c <prvProcessTimerOrBlockTask+0x3c>
 8009736:	687a      	ldr	r2, [r7, #4]
 8009738:	68fb      	ldr	r3, [r7, #12]
 800973a:	429a      	cmp	r2, r3
 800973c:	d806      	bhi.n	800974c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800973e:	f7ff f933 	bl	80089a8 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8009742:	68f9      	ldr	r1, [r7, #12]
 8009744:	6878      	ldr	r0, [r7, #4]
 8009746:	f7ff ff81 	bl	800964c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800974a:	e024      	b.n	8009796 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800974c:	683b      	ldr	r3, [r7, #0]
 800974e:	2b00      	cmp	r3, #0
 8009750:	d008      	beq.n	8009764 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8009752:	4b13      	ldr	r3, [pc, #76]	@ (80097a0 <prvProcessTimerOrBlockTask+0x90>)
 8009754:	681b      	ldr	r3, [r3, #0]
 8009756:	681b      	ldr	r3, [r3, #0]
 8009758:	2b00      	cmp	r3, #0
 800975a:	d101      	bne.n	8009760 <prvProcessTimerOrBlockTask+0x50>
 800975c:	2301      	movs	r3, #1
 800975e:	e000      	b.n	8009762 <prvProcessTimerOrBlockTask+0x52>
 8009760:	2300      	movs	r3, #0
 8009762:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8009764:	4b0f      	ldr	r3, [pc, #60]	@ (80097a4 <prvProcessTimerOrBlockTask+0x94>)
 8009766:	6818      	ldr	r0, [r3, #0]
 8009768:	687a      	ldr	r2, [r7, #4]
 800976a:	68fb      	ldr	r3, [r7, #12]
 800976c:	1ad3      	subs	r3, r2, r3
 800976e:	683a      	ldr	r2, [r7, #0]
 8009770:	4619      	mov	r1, r3
 8009772:	f7fe fec9 	bl	8008508 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8009776:	f7ff f917 	bl	80089a8 <xTaskResumeAll>
 800977a:	4603      	mov	r3, r0
 800977c:	2b00      	cmp	r3, #0
 800977e:	d10a      	bne.n	8009796 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8009780:	4b09      	ldr	r3, [pc, #36]	@ (80097a8 <prvProcessTimerOrBlockTask+0x98>)
 8009782:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009786:	601a      	str	r2, [r3, #0]
 8009788:	f3bf 8f4f 	dsb	sy
 800978c:	f3bf 8f6f 	isb	sy
}
 8009790:	e001      	b.n	8009796 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8009792:	f7ff f909 	bl	80089a8 <xTaskResumeAll>
}
 8009796:	bf00      	nop
 8009798:	3710      	adds	r7, #16
 800979a:	46bd      	mov	sp, r7
 800979c:	bd80      	pop	{r7, pc}
 800979e:	bf00      	nop
 80097a0:	200014c0 	.word	0x200014c0
 80097a4:	200014c4 	.word	0x200014c4
 80097a8:	e000ed04 	.word	0xe000ed04

080097ac <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80097ac:	b480      	push	{r7}
 80097ae:	b085      	sub	sp, #20
 80097b0:	af00      	add	r7, sp, #0
 80097b2:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80097b4:	4b0e      	ldr	r3, [pc, #56]	@ (80097f0 <prvGetNextExpireTime+0x44>)
 80097b6:	681b      	ldr	r3, [r3, #0]
 80097b8:	681b      	ldr	r3, [r3, #0]
 80097ba:	2b00      	cmp	r3, #0
 80097bc:	d101      	bne.n	80097c2 <prvGetNextExpireTime+0x16>
 80097be:	2201      	movs	r2, #1
 80097c0:	e000      	b.n	80097c4 <prvGetNextExpireTime+0x18>
 80097c2:	2200      	movs	r2, #0
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80097c8:	687b      	ldr	r3, [r7, #4]
 80097ca:	681b      	ldr	r3, [r3, #0]
 80097cc:	2b00      	cmp	r3, #0
 80097ce:	d105      	bne.n	80097dc <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80097d0:	4b07      	ldr	r3, [pc, #28]	@ (80097f0 <prvGetNextExpireTime+0x44>)
 80097d2:	681b      	ldr	r3, [r3, #0]
 80097d4:	68db      	ldr	r3, [r3, #12]
 80097d6:	681b      	ldr	r3, [r3, #0]
 80097d8:	60fb      	str	r3, [r7, #12]
 80097da:	e001      	b.n	80097e0 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80097dc:	2300      	movs	r3, #0
 80097de:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80097e0:	68fb      	ldr	r3, [r7, #12]
}
 80097e2:	4618      	mov	r0, r3
 80097e4:	3714      	adds	r7, #20
 80097e6:	46bd      	mov	sp, r7
 80097e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097ec:	4770      	bx	lr
 80097ee:	bf00      	nop
 80097f0:	200014bc 	.word	0x200014bc

080097f4 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80097f4:	b580      	push	{r7, lr}
 80097f6:	b084      	sub	sp, #16
 80097f8:	af00      	add	r7, sp, #0
 80097fa:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80097fc:	f7ff f972 	bl	8008ae4 <xTaskGetTickCount>
 8009800:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8009802:	4b0b      	ldr	r3, [pc, #44]	@ (8009830 <prvSampleTimeNow+0x3c>)
 8009804:	681b      	ldr	r3, [r3, #0]
 8009806:	68fa      	ldr	r2, [r7, #12]
 8009808:	429a      	cmp	r2, r3
 800980a:	d205      	bcs.n	8009818 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800980c:	f000 f93a 	bl	8009a84 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	2201      	movs	r2, #1
 8009814:	601a      	str	r2, [r3, #0]
 8009816:	e002      	b.n	800981e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	2200      	movs	r2, #0
 800981c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800981e:	4a04      	ldr	r2, [pc, #16]	@ (8009830 <prvSampleTimeNow+0x3c>)
 8009820:	68fb      	ldr	r3, [r7, #12]
 8009822:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8009824:	68fb      	ldr	r3, [r7, #12]
}
 8009826:	4618      	mov	r0, r3
 8009828:	3710      	adds	r7, #16
 800982a:	46bd      	mov	sp, r7
 800982c:	bd80      	pop	{r7, pc}
 800982e:	bf00      	nop
 8009830:	200014cc 	.word	0x200014cc

08009834 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8009834:	b580      	push	{r7, lr}
 8009836:	b086      	sub	sp, #24
 8009838:	af00      	add	r7, sp, #0
 800983a:	60f8      	str	r0, [r7, #12]
 800983c:	60b9      	str	r1, [r7, #8]
 800983e:	607a      	str	r2, [r7, #4]
 8009840:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8009842:	2300      	movs	r3, #0
 8009844:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8009846:	68fb      	ldr	r3, [r7, #12]
 8009848:	68ba      	ldr	r2, [r7, #8]
 800984a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800984c:	68fb      	ldr	r3, [r7, #12]
 800984e:	68fa      	ldr	r2, [r7, #12]
 8009850:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8009852:	68ba      	ldr	r2, [r7, #8]
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	429a      	cmp	r2, r3
 8009858:	d812      	bhi.n	8009880 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800985a:	687a      	ldr	r2, [r7, #4]
 800985c:	683b      	ldr	r3, [r7, #0]
 800985e:	1ad2      	subs	r2, r2, r3
 8009860:	68fb      	ldr	r3, [r7, #12]
 8009862:	699b      	ldr	r3, [r3, #24]
 8009864:	429a      	cmp	r2, r3
 8009866:	d302      	bcc.n	800986e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8009868:	2301      	movs	r3, #1
 800986a:	617b      	str	r3, [r7, #20]
 800986c:	e01b      	b.n	80098a6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800986e:	4b10      	ldr	r3, [pc, #64]	@ (80098b0 <prvInsertTimerInActiveList+0x7c>)
 8009870:	681a      	ldr	r2, [r3, #0]
 8009872:	68fb      	ldr	r3, [r7, #12]
 8009874:	3304      	adds	r3, #4
 8009876:	4619      	mov	r1, r3
 8009878:	4610      	mov	r0, r2
 800987a:	f7fd fdea 	bl	8007452 <vListInsert>
 800987e:	e012      	b.n	80098a6 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8009880:	687a      	ldr	r2, [r7, #4]
 8009882:	683b      	ldr	r3, [r7, #0]
 8009884:	429a      	cmp	r2, r3
 8009886:	d206      	bcs.n	8009896 <prvInsertTimerInActiveList+0x62>
 8009888:	68ba      	ldr	r2, [r7, #8]
 800988a:	683b      	ldr	r3, [r7, #0]
 800988c:	429a      	cmp	r2, r3
 800988e:	d302      	bcc.n	8009896 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8009890:	2301      	movs	r3, #1
 8009892:	617b      	str	r3, [r7, #20]
 8009894:	e007      	b.n	80098a6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009896:	4b07      	ldr	r3, [pc, #28]	@ (80098b4 <prvInsertTimerInActiveList+0x80>)
 8009898:	681a      	ldr	r2, [r3, #0]
 800989a:	68fb      	ldr	r3, [r7, #12]
 800989c:	3304      	adds	r3, #4
 800989e:	4619      	mov	r1, r3
 80098a0:	4610      	mov	r0, r2
 80098a2:	f7fd fdd6 	bl	8007452 <vListInsert>
		}
	}

	return xProcessTimerNow;
 80098a6:	697b      	ldr	r3, [r7, #20]
}
 80098a8:	4618      	mov	r0, r3
 80098aa:	3718      	adds	r7, #24
 80098ac:	46bd      	mov	sp, r7
 80098ae:	bd80      	pop	{r7, pc}
 80098b0:	200014c0 	.word	0x200014c0
 80098b4:	200014bc 	.word	0x200014bc

080098b8 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80098b8:	b580      	push	{r7, lr}
 80098ba:	b08e      	sub	sp, #56	@ 0x38
 80098bc:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80098be:	e0ce      	b.n	8009a5e <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80098c0:	687b      	ldr	r3, [r7, #4]
 80098c2:	2b00      	cmp	r3, #0
 80098c4:	da19      	bge.n	80098fa <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80098c6:	1d3b      	adds	r3, r7, #4
 80098c8:	3304      	adds	r3, #4
 80098ca:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80098cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80098ce:	2b00      	cmp	r3, #0
 80098d0:	d10b      	bne.n	80098ea <prvProcessReceivedCommands+0x32>
	__asm volatile
 80098d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80098d6:	f383 8811 	msr	BASEPRI, r3
 80098da:	f3bf 8f6f 	isb	sy
 80098de:	f3bf 8f4f 	dsb	sy
 80098e2:	61fb      	str	r3, [r7, #28]
}
 80098e4:	bf00      	nop
 80098e6:	bf00      	nop
 80098e8:	e7fd      	b.n	80098e6 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80098ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80098ec:	681b      	ldr	r3, [r3, #0]
 80098ee:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80098f0:	6850      	ldr	r0, [r2, #4]
 80098f2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80098f4:	6892      	ldr	r2, [r2, #8]
 80098f6:	4611      	mov	r1, r2
 80098f8:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80098fa:	687b      	ldr	r3, [r7, #4]
 80098fc:	2b00      	cmp	r3, #0
 80098fe:	f2c0 80ae 	blt.w	8009a5e <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8009902:	68fb      	ldr	r3, [r7, #12]
 8009904:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8009906:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009908:	695b      	ldr	r3, [r3, #20]
 800990a:	2b00      	cmp	r3, #0
 800990c:	d004      	beq.n	8009918 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800990e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009910:	3304      	adds	r3, #4
 8009912:	4618      	mov	r0, r3
 8009914:	f7fd fdd6 	bl	80074c4 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009918:	463b      	mov	r3, r7
 800991a:	4618      	mov	r0, r3
 800991c:	f7ff ff6a 	bl	80097f4 <prvSampleTimeNow>
 8009920:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8009922:	687b      	ldr	r3, [r7, #4]
 8009924:	2b09      	cmp	r3, #9
 8009926:	f200 8097 	bhi.w	8009a58 <prvProcessReceivedCommands+0x1a0>
 800992a:	a201      	add	r2, pc, #4	@ (adr r2, 8009930 <prvProcessReceivedCommands+0x78>)
 800992c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009930:	08009959 	.word	0x08009959
 8009934:	08009959 	.word	0x08009959
 8009938:	08009959 	.word	0x08009959
 800993c:	080099cf 	.word	0x080099cf
 8009940:	080099e3 	.word	0x080099e3
 8009944:	08009a2f 	.word	0x08009a2f
 8009948:	08009959 	.word	0x08009959
 800994c:	08009959 	.word	0x08009959
 8009950:	080099cf 	.word	0x080099cf
 8009954:	080099e3 	.word	0x080099e3
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009958:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800995a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800995e:	f043 0301 	orr.w	r3, r3, #1
 8009962:	b2da      	uxtb	r2, r3
 8009964:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009966:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800996a:	68ba      	ldr	r2, [r7, #8]
 800996c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800996e:	699b      	ldr	r3, [r3, #24]
 8009970:	18d1      	adds	r1, r2, r3
 8009972:	68bb      	ldr	r3, [r7, #8]
 8009974:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009976:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009978:	f7ff ff5c 	bl	8009834 <prvInsertTimerInActiveList>
 800997c:	4603      	mov	r3, r0
 800997e:	2b00      	cmp	r3, #0
 8009980:	d06c      	beq.n	8009a5c <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009982:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009984:	6a1b      	ldr	r3, [r3, #32]
 8009986:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009988:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800998a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800998c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009990:	f003 0304 	and.w	r3, r3, #4
 8009994:	2b00      	cmp	r3, #0
 8009996:	d061      	beq.n	8009a5c <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8009998:	68ba      	ldr	r2, [r7, #8]
 800999a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800999c:	699b      	ldr	r3, [r3, #24]
 800999e:	441a      	add	r2, r3
 80099a0:	2300      	movs	r3, #0
 80099a2:	9300      	str	r3, [sp, #0]
 80099a4:	2300      	movs	r3, #0
 80099a6:	2100      	movs	r1, #0
 80099a8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80099aa:	f7ff fe01 	bl	80095b0 <xTimerGenericCommand>
 80099ae:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80099b0:	6a3b      	ldr	r3, [r7, #32]
 80099b2:	2b00      	cmp	r3, #0
 80099b4:	d152      	bne.n	8009a5c <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 80099b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80099ba:	f383 8811 	msr	BASEPRI, r3
 80099be:	f3bf 8f6f 	isb	sy
 80099c2:	f3bf 8f4f 	dsb	sy
 80099c6:	61bb      	str	r3, [r7, #24]
}
 80099c8:	bf00      	nop
 80099ca:	bf00      	nop
 80099cc:	e7fd      	b.n	80099ca <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80099ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80099d0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80099d4:	f023 0301 	bic.w	r3, r3, #1
 80099d8:	b2da      	uxtb	r2, r3
 80099da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80099dc:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80099e0:	e03d      	b.n	8009a5e <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80099e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80099e4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80099e8:	f043 0301 	orr.w	r3, r3, #1
 80099ec:	b2da      	uxtb	r2, r3
 80099ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80099f0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80099f4:	68ba      	ldr	r2, [r7, #8]
 80099f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80099f8:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80099fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80099fc:	699b      	ldr	r3, [r3, #24]
 80099fe:	2b00      	cmp	r3, #0
 8009a00:	d10b      	bne.n	8009a1a <prvProcessReceivedCommands+0x162>
	__asm volatile
 8009a02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a06:	f383 8811 	msr	BASEPRI, r3
 8009a0a:	f3bf 8f6f 	isb	sy
 8009a0e:	f3bf 8f4f 	dsb	sy
 8009a12:	617b      	str	r3, [r7, #20]
}
 8009a14:	bf00      	nop
 8009a16:	bf00      	nop
 8009a18:	e7fd      	b.n	8009a16 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8009a1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a1c:	699a      	ldr	r2, [r3, #24]
 8009a1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a20:	18d1      	adds	r1, r2, r3
 8009a22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a24:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009a26:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009a28:	f7ff ff04 	bl	8009834 <prvInsertTimerInActiveList>
					break;
 8009a2c:	e017      	b.n	8009a5e <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8009a2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a30:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009a34:	f003 0302 	and.w	r3, r3, #2
 8009a38:	2b00      	cmp	r3, #0
 8009a3a:	d103      	bne.n	8009a44 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8009a3c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009a3e:	f000 fbeb 	bl	800a218 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8009a42:	e00c      	b.n	8009a5e <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009a44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a46:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009a4a:	f023 0301 	bic.w	r3, r3, #1
 8009a4e:	b2da      	uxtb	r2, r3
 8009a50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a52:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8009a56:	e002      	b.n	8009a5e <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8009a58:	bf00      	nop
 8009a5a:	e000      	b.n	8009a5e <prvProcessReceivedCommands+0x1a6>
					break;
 8009a5c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009a5e:	4b08      	ldr	r3, [pc, #32]	@ (8009a80 <prvProcessReceivedCommands+0x1c8>)
 8009a60:	681b      	ldr	r3, [r3, #0]
 8009a62:	1d39      	adds	r1, r7, #4
 8009a64:	2200      	movs	r2, #0
 8009a66:	4618      	mov	r0, r3
 8009a68:	f7fe f93a 	bl	8007ce0 <xQueueReceive>
 8009a6c:	4603      	mov	r3, r0
 8009a6e:	2b00      	cmp	r3, #0
 8009a70:	f47f af26 	bne.w	80098c0 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8009a74:	bf00      	nop
 8009a76:	bf00      	nop
 8009a78:	3730      	adds	r7, #48	@ 0x30
 8009a7a:	46bd      	mov	sp, r7
 8009a7c:	bd80      	pop	{r7, pc}
 8009a7e:	bf00      	nop
 8009a80:	200014c4 	.word	0x200014c4

08009a84 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8009a84:	b580      	push	{r7, lr}
 8009a86:	b088      	sub	sp, #32
 8009a88:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009a8a:	e049      	b.n	8009b20 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009a8c:	4b2e      	ldr	r3, [pc, #184]	@ (8009b48 <prvSwitchTimerLists+0xc4>)
 8009a8e:	681b      	ldr	r3, [r3, #0]
 8009a90:	68db      	ldr	r3, [r3, #12]
 8009a92:	681b      	ldr	r3, [r3, #0]
 8009a94:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009a96:	4b2c      	ldr	r3, [pc, #176]	@ (8009b48 <prvSwitchTimerLists+0xc4>)
 8009a98:	681b      	ldr	r3, [r3, #0]
 8009a9a:	68db      	ldr	r3, [r3, #12]
 8009a9c:	68db      	ldr	r3, [r3, #12]
 8009a9e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009aa0:	68fb      	ldr	r3, [r7, #12]
 8009aa2:	3304      	adds	r3, #4
 8009aa4:	4618      	mov	r0, r3
 8009aa6:	f7fd fd0d 	bl	80074c4 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009aaa:	68fb      	ldr	r3, [r7, #12]
 8009aac:	6a1b      	ldr	r3, [r3, #32]
 8009aae:	68f8      	ldr	r0, [r7, #12]
 8009ab0:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009ab2:	68fb      	ldr	r3, [r7, #12]
 8009ab4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009ab8:	f003 0304 	and.w	r3, r3, #4
 8009abc:	2b00      	cmp	r3, #0
 8009abe:	d02f      	beq.n	8009b20 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8009ac0:	68fb      	ldr	r3, [r7, #12]
 8009ac2:	699b      	ldr	r3, [r3, #24]
 8009ac4:	693a      	ldr	r2, [r7, #16]
 8009ac6:	4413      	add	r3, r2
 8009ac8:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8009aca:	68ba      	ldr	r2, [r7, #8]
 8009acc:	693b      	ldr	r3, [r7, #16]
 8009ace:	429a      	cmp	r2, r3
 8009ad0:	d90e      	bls.n	8009af0 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8009ad2:	68fb      	ldr	r3, [r7, #12]
 8009ad4:	68ba      	ldr	r2, [r7, #8]
 8009ad6:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009ad8:	68fb      	ldr	r3, [r7, #12]
 8009ada:	68fa      	ldr	r2, [r7, #12]
 8009adc:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009ade:	4b1a      	ldr	r3, [pc, #104]	@ (8009b48 <prvSwitchTimerLists+0xc4>)
 8009ae0:	681a      	ldr	r2, [r3, #0]
 8009ae2:	68fb      	ldr	r3, [r7, #12]
 8009ae4:	3304      	adds	r3, #4
 8009ae6:	4619      	mov	r1, r3
 8009ae8:	4610      	mov	r0, r2
 8009aea:	f7fd fcb2 	bl	8007452 <vListInsert>
 8009aee:	e017      	b.n	8009b20 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009af0:	2300      	movs	r3, #0
 8009af2:	9300      	str	r3, [sp, #0]
 8009af4:	2300      	movs	r3, #0
 8009af6:	693a      	ldr	r2, [r7, #16]
 8009af8:	2100      	movs	r1, #0
 8009afa:	68f8      	ldr	r0, [r7, #12]
 8009afc:	f7ff fd58 	bl	80095b0 <xTimerGenericCommand>
 8009b00:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8009b02:	687b      	ldr	r3, [r7, #4]
 8009b04:	2b00      	cmp	r3, #0
 8009b06:	d10b      	bne.n	8009b20 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8009b08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b0c:	f383 8811 	msr	BASEPRI, r3
 8009b10:	f3bf 8f6f 	isb	sy
 8009b14:	f3bf 8f4f 	dsb	sy
 8009b18:	603b      	str	r3, [r7, #0]
}
 8009b1a:	bf00      	nop
 8009b1c:	bf00      	nop
 8009b1e:	e7fd      	b.n	8009b1c <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009b20:	4b09      	ldr	r3, [pc, #36]	@ (8009b48 <prvSwitchTimerLists+0xc4>)
 8009b22:	681b      	ldr	r3, [r3, #0]
 8009b24:	681b      	ldr	r3, [r3, #0]
 8009b26:	2b00      	cmp	r3, #0
 8009b28:	d1b0      	bne.n	8009a8c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8009b2a:	4b07      	ldr	r3, [pc, #28]	@ (8009b48 <prvSwitchTimerLists+0xc4>)
 8009b2c:	681b      	ldr	r3, [r3, #0]
 8009b2e:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8009b30:	4b06      	ldr	r3, [pc, #24]	@ (8009b4c <prvSwitchTimerLists+0xc8>)
 8009b32:	681b      	ldr	r3, [r3, #0]
 8009b34:	4a04      	ldr	r2, [pc, #16]	@ (8009b48 <prvSwitchTimerLists+0xc4>)
 8009b36:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8009b38:	4a04      	ldr	r2, [pc, #16]	@ (8009b4c <prvSwitchTimerLists+0xc8>)
 8009b3a:	697b      	ldr	r3, [r7, #20]
 8009b3c:	6013      	str	r3, [r2, #0]
}
 8009b3e:	bf00      	nop
 8009b40:	3718      	adds	r7, #24
 8009b42:	46bd      	mov	sp, r7
 8009b44:	bd80      	pop	{r7, pc}
 8009b46:	bf00      	nop
 8009b48:	200014bc 	.word	0x200014bc
 8009b4c:	200014c0 	.word	0x200014c0

08009b50 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8009b50:	b580      	push	{r7, lr}
 8009b52:	b082      	sub	sp, #8
 8009b54:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8009b56:	f000 f96f 	bl	8009e38 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8009b5a:	4b15      	ldr	r3, [pc, #84]	@ (8009bb0 <prvCheckForValidListAndQueue+0x60>)
 8009b5c:	681b      	ldr	r3, [r3, #0]
 8009b5e:	2b00      	cmp	r3, #0
 8009b60:	d120      	bne.n	8009ba4 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8009b62:	4814      	ldr	r0, [pc, #80]	@ (8009bb4 <prvCheckForValidListAndQueue+0x64>)
 8009b64:	f7fd fc24 	bl	80073b0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8009b68:	4813      	ldr	r0, [pc, #76]	@ (8009bb8 <prvCheckForValidListAndQueue+0x68>)
 8009b6a:	f7fd fc21 	bl	80073b0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8009b6e:	4b13      	ldr	r3, [pc, #76]	@ (8009bbc <prvCheckForValidListAndQueue+0x6c>)
 8009b70:	4a10      	ldr	r2, [pc, #64]	@ (8009bb4 <prvCheckForValidListAndQueue+0x64>)
 8009b72:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8009b74:	4b12      	ldr	r3, [pc, #72]	@ (8009bc0 <prvCheckForValidListAndQueue+0x70>)
 8009b76:	4a10      	ldr	r2, [pc, #64]	@ (8009bb8 <prvCheckForValidListAndQueue+0x68>)
 8009b78:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8009b7a:	2300      	movs	r3, #0
 8009b7c:	9300      	str	r3, [sp, #0]
 8009b7e:	4b11      	ldr	r3, [pc, #68]	@ (8009bc4 <prvCheckForValidListAndQueue+0x74>)
 8009b80:	4a11      	ldr	r2, [pc, #68]	@ (8009bc8 <prvCheckForValidListAndQueue+0x78>)
 8009b82:	2110      	movs	r1, #16
 8009b84:	200a      	movs	r0, #10
 8009b86:	f7fd fd31 	bl	80075ec <xQueueGenericCreateStatic>
 8009b8a:	4603      	mov	r3, r0
 8009b8c:	4a08      	ldr	r2, [pc, #32]	@ (8009bb0 <prvCheckForValidListAndQueue+0x60>)
 8009b8e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8009b90:	4b07      	ldr	r3, [pc, #28]	@ (8009bb0 <prvCheckForValidListAndQueue+0x60>)
 8009b92:	681b      	ldr	r3, [r3, #0]
 8009b94:	2b00      	cmp	r3, #0
 8009b96:	d005      	beq.n	8009ba4 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8009b98:	4b05      	ldr	r3, [pc, #20]	@ (8009bb0 <prvCheckForValidListAndQueue+0x60>)
 8009b9a:	681b      	ldr	r3, [r3, #0]
 8009b9c:	490b      	ldr	r1, [pc, #44]	@ (8009bcc <prvCheckForValidListAndQueue+0x7c>)
 8009b9e:	4618      	mov	r0, r3
 8009ba0:	f7fe fc5e 	bl	8008460 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009ba4:	f000 f97a 	bl	8009e9c <vPortExitCritical>
}
 8009ba8:	bf00      	nop
 8009baa:	46bd      	mov	sp, r7
 8009bac:	bd80      	pop	{r7, pc}
 8009bae:	bf00      	nop
 8009bb0:	200014c4 	.word	0x200014c4
 8009bb4:	20001494 	.word	0x20001494
 8009bb8:	200014a8 	.word	0x200014a8
 8009bbc:	200014bc 	.word	0x200014bc
 8009bc0:	200014c0 	.word	0x200014c0
 8009bc4:	20001570 	.word	0x20001570
 8009bc8:	200014d0 	.word	0x200014d0
 8009bcc:	0800b31c 	.word	0x0800b31c

08009bd0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8009bd0:	b480      	push	{r7}
 8009bd2:	b085      	sub	sp, #20
 8009bd4:	af00      	add	r7, sp, #0
 8009bd6:	60f8      	str	r0, [r7, #12]
 8009bd8:	60b9      	str	r1, [r7, #8]
 8009bda:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8009bdc:	68fb      	ldr	r3, [r7, #12]
 8009bde:	3b04      	subs	r3, #4
 8009be0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8009be2:	68fb      	ldr	r3, [r7, #12]
 8009be4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8009be8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009bea:	68fb      	ldr	r3, [r7, #12]
 8009bec:	3b04      	subs	r3, #4
 8009bee:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8009bf0:	68bb      	ldr	r3, [r7, #8]
 8009bf2:	f023 0201 	bic.w	r2, r3, #1
 8009bf6:	68fb      	ldr	r3, [r7, #12]
 8009bf8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009bfa:	68fb      	ldr	r3, [r7, #12]
 8009bfc:	3b04      	subs	r3, #4
 8009bfe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8009c00:	4a0c      	ldr	r2, [pc, #48]	@ (8009c34 <pxPortInitialiseStack+0x64>)
 8009c02:	68fb      	ldr	r3, [r7, #12]
 8009c04:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8009c06:	68fb      	ldr	r3, [r7, #12]
 8009c08:	3b14      	subs	r3, #20
 8009c0a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8009c0c:	687a      	ldr	r2, [r7, #4]
 8009c0e:	68fb      	ldr	r3, [r7, #12]
 8009c10:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8009c12:	68fb      	ldr	r3, [r7, #12]
 8009c14:	3b04      	subs	r3, #4
 8009c16:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8009c18:	68fb      	ldr	r3, [r7, #12]
 8009c1a:	f06f 0202 	mvn.w	r2, #2
 8009c1e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8009c20:	68fb      	ldr	r3, [r7, #12]
 8009c22:	3b20      	subs	r3, #32
 8009c24:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8009c26:	68fb      	ldr	r3, [r7, #12]
}
 8009c28:	4618      	mov	r0, r3
 8009c2a:	3714      	adds	r7, #20
 8009c2c:	46bd      	mov	sp, r7
 8009c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c32:	4770      	bx	lr
 8009c34:	08009c39 	.word	0x08009c39

08009c38 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8009c38:	b480      	push	{r7}
 8009c3a:	b085      	sub	sp, #20
 8009c3c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8009c3e:	2300      	movs	r3, #0
 8009c40:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8009c42:	4b13      	ldr	r3, [pc, #76]	@ (8009c90 <prvTaskExitError+0x58>)
 8009c44:	681b      	ldr	r3, [r3, #0]
 8009c46:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009c4a:	d00b      	beq.n	8009c64 <prvTaskExitError+0x2c>
	__asm volatile
 8009c4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c50:	f383 8811 	msr	BASEPRI, r3
 8009c54:	f3bf 8f6f 	isb	sy
 8009c58:	f3bf 8f4f 	dsb	sy
 8009c5c:	60fb      	str	r3, [r7, #12]
}
 8009c5e:	bf00      	nop
 8009c60:	bf00      	nop
 8009c62:	e7fd      	b.n	8009c60 <prvTaskExitError+0x28>
	__asm volatile
 8009c64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c68:	f383 8811 	msr	BASEPRI, r3
 8009c6c:	f3bf 8f6f 	isb	sy
 8009c70:	f3bf 8f4f 	dsb	sy
 8009c74:	60bb      	str	r3, [r7, #8]
}
 8009c76:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8009c78:	bf00      	nop
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	2b00      	cmp	r3, #0
 8009c7e:	d0fc      	beq.n	8009c7a <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8009c80:	bf00      	nop
 8009c82:	bf00      	nop
 8009c84:	3714      	adds	r7, #20
 8009c86:	46bd      	mov	sp, r7
 8009c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c8c:	4770      	bx	lr
 8009c8e:	bf00      	nop
 8009c90:	2000000c 	.word	0x2000000c
	...

08009ca0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8009ca0:	4b07      	ldr	r3, [pc, #28]	@ (8009cc0 <pxCurrentTCBConst2>)
 8009ca2:	6819      	ldr	r1, [r3, #0]
 8009ca4:	6808      	ldr	r0, [r1, #0]
 8009ca6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009caa:	f380 8809 	msr	PSP, r0
 8009cae:	f3bf 8f6f 	isb	sy
 8009cb2:	f04f 0000 	mov.w	r0, #0
 8009cb6:	f380 8811 	msr	BASEPRI, r0
 8009cba:	4770      	bx	lr
 8009cbc:	f3af 8000 	nop.w

08009cc0 <pxCurrentTCBConst2>:
 8009cc0:	20000f94 	.word	0x20000f94
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8009cc4:	bf00      	nop
 8009cc6:	bf00      	nop

08009cc8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8009cc8:	4808      	ldr	r0, [pc, #32]	@ (8009cec <prvPortStartFirstTask+0x24>)
 8009cca:	6800      	ldr	r0, [r0, #0]
 8009ccc:	6800      	ldr	r0, [r0, #0]
 8009cce:	f380 8808 	msr	MSP, r0
 8009cd2:	f04f 0000 	mov.w	r0, #0
 8009cd6:	f380 8814 	msr	CONTROL, r0
 8009cda:	b662      	cpsie	i
 8009cdc:	b661      	cpsie	f
 8009cde:	f3bf 8f4f 	dsb	sy
 8009ce2:	f3bf 8f6f 	isb	sy
 8009ce6:	df00      	svc	0
 8009ce8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8009cea:	bf00      	nop
 8009cec:	e000ed08 	.word	0xe000ed08

08009cf0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8009cf0:	b580      	push	{r7, lr}
 8009cf2:	b086      	sub	sp, #24
 8009cf4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8009cf6:	4b47      	ldr	r3, [pc, #284]	@ (8009e14 <xPortStartScheduler+0x124>)
 8009cf8:	681b      	ldr	r3, [r3, #0]
 8009cfa:	4a47      	ldr	r2, [pc, #284]	@ (8009e18 <xPortStartScheduler+0x128>)
 8009cfc:	4293      	cmp	r3, r2
 8009cfe:	d10b      	bne.n	8009d18 <xPortStartScheduler+0x28>
	__asm volatile
 8009d00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d04:	f383 8811 	msr	BASEPRI, r3
 8009d08:	f3bf 8f6f 	isb	sy
 8009d0c:	f3bf 8f4f 	dsb	sy
 8009d10:	613b      	str	r3, [r7, #16]
}
 8009d12:	bf00      	nop
 8009d14:	bf00      	nop
 8009d16:	e7fd      	b.n	8009d14 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8009d18:	4b3e      	ldr	r3, [pc, #248]	@ (8009e14 <xPortStartScheduler+0x124>)
 8009d1a:	681b      	ldr	r3, [r3, #0]
 8009d1c:	4a3f      	ldr	r2, [pc, #252]	@ (8009e1c <xPortStartScheduler+0x12c>)
 8009d1e:	4293      	cmp	r3, r2
 8009d20:	d10b      	bne.n	8009d3a <xPortStartScheduler+0x4a>
	__asm volatile
 8009d22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d26:	f383 8811 	msr	BASEPRI, r3
 8009d2a:	f3bf 8f6f 	isb	sy
 8009d2e:	f3bf 8f4f 	dsb	sy
 8009d32:	60fb      	str	r3, [r7, #12]
}
 8009d34:	bf00      	nop
 8009d36:	bf00      	nop
 8009d38:	e7fd      	b.n	8009d36 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8009d3a:	4b39      	ldr	r3, [pc, #228]	@ (8009e20 <xPortStartScheduler+0x130>)
 8009d3c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8009d3e:	697b      	ldr	r3, [r7, #20]
 8009d40:	781b      	ldrb	r3, [r3, #0]
 8009d42:	b2db      	uxtb	r3, r3
 8009d44:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8009d46:	697b      	ldr	r3, [r7, #20]
 8009d48:	22ff      	movs	r2, #255	@ 0xff
 8009d4a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8009d4c:	697b      	ldr	r3, [r7, #20]
 8009d4e:	781b      	ldrb	r3, [r3, #0]
 8009d50:	b2db      	uxtb	r3, r3
 8009d52:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8009d54:	78fb      	ldrb	r3, [r7, #3]
 8009d56:	b2db      	uxtb	r3, r3
 8009d58:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8009d5c:	b2da      	uxtb	r2, r3
 8009d5e:	4b31      	ldr	r3, [pc, #196]	@ (8009e24 <xPortStartScheduler+0x134>)
 8009d60:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8009d62:	4b31      	ldr	r3, [pc, #196]	@ (8009e28 <xPortStartScheduler+0x138>)
 8009d64:	2207      	movs	r2, #7
 8009d66:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009d68:	e009      	b.n	8009d7e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8009d6a:	4b2f      	ldr	r3, [pc, #188]	@ (8009e28 <xPortStartScheduler+0x138>)
 8009d6c:	681b      	ldr	r3, [r3, #0]
 8009d6e:	3b01      	subs	r3, #1
 8009d70:	4a2d      	ldr	r2, [pc, #180]	@ (8009e28 <xPortStartScheduler+0x138>)
 8009d72:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8009d74:	78fb      	ldrb	r3, [r7, #3]
 8009d76:	b2db      	uxtb	r3, r3
 8009d78:	005b      	lsls	r3, r3, #1
 8009d7a:	b2db      	uxtb	r3, r3
 8009d7c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009d7e:	78fb      	ldrb	r3, [r7, #3]
 8009d80:	b2db      	uxtb	r3, r3
 8009d82:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009d86:	2b80      	cmp	r3, #128	@ 0x80
 8009d88:	d0ef      	beq.n	8009d6a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8009d8a:	4b27      	ldr	r3, [pc, #156]	@ (8009e28 <xPortStartScheduler+0x138>)
 8009d8c:	681b      	ldr	r3, [r3, #0]
 8009d8e:	f1c3 0307 	rsb	r3, r3, #7
 8009d92:	2b04      	cmp	r3, #4
 8009d94:	d00b      	beq.n	8009dae <xPortStartScheduler+0xbe>
	__asm volatile
 8009d96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d9a:	f383 8811 	msr	BASEPRI, r3
 8009d9e:	f3bf 8f6f 	isb	sy
 8009da2:	f3bf 8f4f 	dsb	sy
 8009da6:	60bb      	str	r3, [r7, #8]
}
 8009da8:	bf00      	nop
 8009daa:	bf00      	nop
 8009dac:	e7fd      	b.n	8009daa <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8009dae:	4b1e      	ldr	r3, [pc, #120]	@ (8009e28 <xPortStartScheduler+0x138>)
 8009db0:	681b      	ldr	r3, [r3, #0]
 8009db2:	021b      	lsls	r3, r3, #8
 8009db4:	4a1c      	ldr	r2, [pc, #112]	@ (8009e28 <xPortStartScheduler+0x138>)
 8009db6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8009db8:	4b1b      	ldr	r3, [pc, #108]	@ (8009e28 <xPortStartScheduler+0x138>)
 8009dba:	681b      	ldr	r3, [r3, #0]
 8009dbc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8009dc0:	4a19      	ldr	r2, [pc, #100]	@ (8009e28 <xPortStartScheduler+0x138>)
 8009dc2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	b2da      	uxtb	r2, r3
 8009dc8:	697b      	ldr	r3, [r7, #20]
 8009dca:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8009dcc:	4b17      	ldr	r3, [pc, #92]	@ (8009e2c <xPortStartScheduler+0x13c>)
 8009dce:	681b      	ldr	r3, [r3, #0]
 8009dd0:	4a16      	ldr	r2, [pc, #88]	@ (8009e2c <xPortStartScheduler+0x13c>)
 8009dd2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8009dd6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8009dd8:	4b14      	ldr	r3, [pc, #80]	@ (8009e2c <xPortStartScheduler+0x13c>)
 8009dda:	681b      	ldr	r3, [r3, #0]
 8009ddc:	4a13      	ldr	r2, [pc, #76]	@ (8009e2c <xPortStartScheduler+0x13c>)
 8009dde:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8009de2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8009de4:	f000 f8da 	bl	8009f9c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8009de8:	4b11      	ldr	r3, [pc, #68]	@ (8009e30 <xPortStartScheduler+0x140>)
 8009dea:	2200      	movs	r2, #0
 8009dec:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8009dee:	f000 f8f9 	bl	8009fe4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8009df2:	4b10      	ldr	r3, [pc, #64]	@ (8009e34 <xPortStartScheduler+0x144>)
 8009df4:	681b      	ldr	r3, [r3, #0]
 8009df6:	4a0f      	ldr	r2, [pc, #60]	@ (8009e34 <xPortStartScheduler+0x144>)
 8009df8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8009dfc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8009dfe:	f7ff ff63 	bl	8009cc8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8009e02:	f7fe ff39 	bl	8008c78 <vTaskSwitchContext>
	prvTaskExitError();
 8009e06:	f7ff ff17 	bl	8009c38 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8009e0a:	2300      	movs	r3, #0
}
 8009e0c:	4618      	mov	r0, r3
 8009e0e:	3718      	adds	r7, #24
 8009e10:	46bd      	mov	sp, r7
 8009e12:	bd80      	pop	{r7, pc}
 8009e14:	e000ed00 	.word	0xe000ed00
 8009e18:	410fc271 	.word	0x410fc271
 8009e1c:	410fc270 	.word	0x410fc270
 8009e20:	e000e400 	.word	0xe000e400
 8009e24:	200015c0 	.word	0x200015c0
 8009e28:	200015c4 	.word	0x200015c4
 8009e2c:	e000ed20 	.word	0xe000ed20
 8009e30:	2000000c 	.word	0x2000000c
 8009e34:	e000ef34 	.word	0xe000ef34

08009e38 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8009e38:	b480      	push	{r7}
 8009e3a:	b083      	sub	sp, #12
 8009e3c:	af00      	add	r7, sp, #0
	__asm volatile
 8009e3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e42:	f383 8811 	msr	BASEPRI, r3
 8009e46:	f3bf 8f6f 	isb	sy
 8009e4a:	f3bf 8f4f 	dsb	sy
 8009e4e:	607b      	str	r3, [r7, #4]
}
 8009e50:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8009e52:	4b10      	ldr	r3, [pc, #64]	@ (8009e94 <vPortEnterCritical+0x5c>)
 8009e54:	681b      	ldr	r3, [r3, #0]
 8009e56:	3301      	adds	r3, #1
 8009e58:	4a0e      	ldr	r2, [pc, #56]	@ (8009e94 <vPortEnterCritical+0x5c>)
 8009e5a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8009e5c:	4b0d      	ldr	r3, [pc, #52]	@ (8009e94 <vPortEnterCritical+0x5c>)
 8009e5e:	681b      	ldr	r3, [r3, #0]
 8009e60:	2b01      	cmp	r3, #1
 8009e62:	d110      	bne.n	8009e86 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8009e64:	4b0c      	ldr	r3, [pc, #48]	@ (8009e98 <vPortEnterCritical+0x60>)
 8009e66:	681b      	ldr	r3, [r3, #0]
 8009e68:	b2db      	uxtb	r3, r3
 8009e6a:	2b00      	cmp	r3, #0
 8009e6c:	d00b      	beq.n	8009e86 <vPortEnterCritical+0x4e>
	__asm volatile
 8009e6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e72:	f383 8811 	msr	BASEPRI, r3
 8009e76:	f3bf 8f6f 	isb	sy
 8009e7a:	f3bf 8f4f 	dsb	sy
 8009e7e:	603b      	str	r3, [r7, #0]
}
 8009e80:	bf00      	nop
 8009e82:	bf00      	nop
 8009e84:	e7fd      	b.n	8009e82 <vPortEnterCritical+0x4a>
	}
}
 8009e86:	bf00      	nop
 8009e88:	370c      	adds	r7, #12
 8009e8a:	46bd      	mov	sp, r7
 8009e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e90:	4770      	bx	lr
 8009e92:	bf00      	nop
 8009e94:	2000000c 	.word	0x2000000c
 8009e98:	e000ed04 	.word	0xe000ed04

08009e9c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8009e9c:	b480      	push	{r7}
 8009e9e:	b083      	sub	sp, #12
 8009ea0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8009ea2:	4b12      	ldr	r3, [pc, #72]	@ (8009eec <vPortExitCritical+0x50>)
 8009ea4:	681b      	ldr	r3, [r3, #0]
 8009ea6:	2b00      	cmp	r3, #0
 8009ea8:	d10b      	bne.n	8009ec2 <vPortExitCritical+0x26>
	__asm volatile
 8009eaa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009eae:	f383 8811 	msr	BASEPRI, r3
 8009eb2:	f3bf 8f6f 	isb	sy
 8009eb6:	f3bf 8f4f 	dsb	sy
 8009eba:	607b      	str	r3, [r7, #4]
}
 8009ebc:	bf00      	nop
 8009ebe:	bf00      	nop
 8009ec0:	e7fd      	b.n	8009ebe <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8009ec2:	4b0a      	ldr	r3, [pc, #40]	@ (8009eec <vPortExitCritical+0x50>)
 8009ec4:	681b      	ldr	r3, [r3, #0]
 8009ec6:	3b01      	subs	r3, #1
 8009ec8:	4a08      	ldr	r2, [pc, #32]	@ (8009eec <vPortExitCritical+0x50>)
 8009eca:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8009ecc:	4b07      	ldr	r3, [pc, #28]	@ (8009eec <vPortExitCritical+0x50>)
 8009ece:	681b      	ldr	r3, [r3, #0]
 8009ed0:	2b00      	cmp	r3, #0
 8009ed2:	d105      	bne.n	8009ee0 <vPortExitCritical+0x44>
 8009ed4:	2300      	movs	r3, #0
 8009ed6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009ed8:	683b      	ldr	r3, [r7, #0]
 8009eda:	f383 8811 	msr	BASEPRI, r3
}
 8009ede:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8009ee0:	bf00      	nop
 8009ee2:	370c      	adds	r7, #12
 8009ee4:	46bd      	mov	sp, r7
 8009ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009eea:	4770      	bx	lr
 8009eec:	2000000c 	.word	0x2000000c

08009ef0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8009ef0:	f3ef 8009 	mrs	r0, PSP
 8009ef4:	f3bf 8f6f 	isb	sy
 8009ef8:	4b15      	ldr	r3, [pc, #84]	@ (8009f50 <pxCurrentTCBConst>)
 8009efa:	681a      	ldr	r2, [r3, #0]
 8009efc:	f01e 0f10 	tst.w	lr, #16
 8009f00:	bf08      	it	eq
 8009f02:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8009f06:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f0a:	6010      	str	r0, [r2, #0]
 8009f0c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8009f10:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8009f14:	f380 8811 	msr	BASEPRI, r0
 8009f18:	f3bf 8f4f 	dsb	sy
 8009f1c:	f3bf 8f6f 	isb	sy
 8009f20:	f7fe feaa 	bl	8008c78 <vTaskSwitchContext>
 8009f24:	f04f 0000 	mov.w	r0, #0
 8009f28:	f380 8811 	msr	BASEPRI, r0
 8009f2c:	bc09      	pop	{r0, r3}
 8009f2e:	6819      	ldr	r1, [r3, #0]
 8009f30:	6808      	ldr	r0, [r1, #0]
 8009f32:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f36:	f01e 0f10 	tst.w	lr, #16
 8009f3a:	bf08      	it	eq
 8009f3c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8009f40:	f380 8809 	msr	PSP, r0
 8009f44:	f3bf 8f6f 	isb	sy
 8009f48:	4770      	bx	lr
 8009f4a:	bf00      	nop
 8009f4c:	f3af 8000 	nop.w

08009f50 <pxCurrentTCBConst>:
 8009f50:	20000f94 	.word	0x20000f94
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8009f54:	bf00      	nop
 8009f56:	bf00      	nop

08009f58 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8009f58:	b580      	push	{r7, lr}
 8009f5a:	b082      	sub	sp, #8
 8009f5c:	af00      	add	r7, sp, #0
	__asm volatile
 8009f5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f62:	f383 8811 	msr	BASEPRI, r3
 8009f66:	f3bf 8f6f 	isb	sy
 8009f6a:	f3bf 8f4f 	dsb	sy
 8009f6e:	607b      	str	r3, [r7, #4]
}
 8009f70:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8009f72:	f7fe fdc7 	bl	8008b04 <xTaskIncrementTick>
 8009f76:	4603      	mov	r3, r0
 8009f78:	2b00      	cmp	r3, #0
 8009f7a:	d003      	beq.n	8009f84 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8009f7c:	4b06      	ldr	r3, [pc, #24]	@ (8009f98 <xPortSysTickHandler+0x40>)
 8009f7e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009f82:	601a      	str	r2, [r3, #0]
 8009f84:	2300      	movs	r3, #0
 8009f86:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009f88:	683b      	ldr	r3, [r7, #0]
 8009f8a:	f383 8811 	msr	BASEPRI, r3
}
 8009f8e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8009f90:	bf00      	nop
 8009f92:	3708      	adds	r7, #8
 8009f94:	46bd      	mov	sp, r7
 8009f96:	bd80      	pop	{r7, pc}
 8009f98:	e000ed04 	.word	0xe000ed04

08009f9c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8009f9c:	b480      	push	{r7}
 8009f9e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8009fa0:	4b0b      	ldr	r3, [pc, #44]	@ (8009fd0 <vPortSetupTimerInterrupt+0x34>)
 8009fa2:	2200      	movs	r2, #0
 8009fa4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8009fa6:	4b0b      	ldr	r3, [pc, #44]	@ (8009fd4 <vPortSetupTimerInterrupt+0x38>)
 8009fa8:	2200      	movs	r2, #0
 8009faa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8009fac:	4b0a      	ldr	r3, [pc, #40]	@ (8009fd8 <vPortSetupTimerInterrupt+0x3c>)
 8009fae:	681b      	ldr	r3, [r3, #0]
 8009fb0:	4a0a      	ldr	r2, [pc, #40]	@ (8009fdc <vPortSetupTimerInterrupt+0x40>)
 8009fb2:	fba2 2303 	umull	r2, r3, r2, r3
 8009fb6:	099b      	lsrs	r3, r3, #6
 8009fb8:	4a09      	ldr	r2, [pc, #36]	@ (8009fe0 <vPortSetupTimerInterrupt+0x44>)
 8009fba:	3b01      	subs	r3, #1
 8009fbc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8009fbe:	4b04      	ldr	r3, [pc, #16]	@ (8009fd0 <vPortSetupTimerInterrupt+0x34>)
 8009fc0:	2207      	movs	r2, #7
 8009fc2:	601a      	str	r2, [r3, #0]
}
 8009fc4:	bf00      	nop
 8009fc6:	46bd      	mov	sp, r7
 8009fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fcc:	4770      	bx	lr
 8009fce:	bf00      	nop
 8009fd0:	e000e010 	.word	0xe000e010
 8009fd4:	e000e018 	.word	0xe000e018
 8009fd8:	20000000 	.word	0x20000000
 8009fdc:	10624dd3 	.word	0x10624dd3
 8009fe0:	e000e014 	.word	0xe000e014

08009fe4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8009fe4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8009ff4 <vPortEnableVFP+0x10>
 8009fe8:	6801      	ldr	r1, [r0, #0]
 8009fea:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8009fee:	6001      	str	r1, [r0, #0]
 8009ff0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8009ff2:	bf00      	nop
 8009ff4:	e000ed88 	.word	0xe000ed88

08009ff8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8009ff8:	b480      	push	{r7}
 8009ffa:	b085      	sub	sp, #20
 8009ffc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8009ffe:	f3ef 8305 	mrs	r3, IPSR
 800a002:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800a004:	68fb      	ldr	r3, [r7, #12]
 800a006:	2b0f      	cmp	r3, #15
 800a008:	d915      	bls.n	800a036 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800a00a:	4a18      	ldr	r2, [pc, #96]	@ (800a06c <vPortValidateInterruptPriority+0x74>)
 800a00c:	68fb      	ldr	r3, [r7, #12]
 800a00e:	4413      	add	r3, r2
 800a010:	781b      	ldrb	r3, [r3, #0]
 800a012:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800a014:	4b16      	ldr	r3, [pc, #88]	@ (800a070 <vPortValidateInterruptPriority+0x78>)
 800a016:	781b      	ldrb	r3, [r3, #0]
 800a018:	7afa      	ldrb	r2, [r7, #11]
 800a01a:	429a      	cmp	r2, r3
 800a01c:	d20b      	bcs.n	800a036 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800a01e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a022:	f383 8811 	msr	BASEPRI, r3
 800a026:	f3bf 8f6f 	isb	sy
 800a02a:	f3bf 8f4f 	dsb	sy
 800a02e:	607b      	str	r3, [r7, #4]
}
 800a030:	bf00      	nop
 800a032:	bf00      	nop
 800a034:	e7fd      	b.n	800a032 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800a036:	4b0f      	ldr	r3, [pc, #60]	@ (800a074 <vPortValidateInterruptPriority+0x7c>)
 800a038:	681b      	ldr	r3, [r3, #0]
 800a03a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800a03e:	4b0e      	ldr	r3, [pc, #56]	@ (800a078 <vPortValidateInterruptPriority+0x80>)
 800a040:	681b      	ldr	r3, [r3, #0]
 800a042:	429a      	cmp	r2, r3
 800a044:	d90b      	bls.n	800a05e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800a046:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a04a:	f383 8811 	msr	BASEPRI, r3
 800a04e:	f3bf 8f6f 	isb	sy
 800a052:	f3bf 8f4f 	dsb	sy
 800a056:	603b      	str	r3, [r7, #0]
}
 800a058:	bf00      	nop
 800a05a:	bf00      	nop
 800a05c:	e7fd      	b.n	800a05a <vPortValidateInterruptPriority+0x62>
	}
 800a05e:	bf00      	nop
 800a060:	3714      	adds	r7, #20
 800a062:	46bd      	mov	sp, r7
 800a064:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a068:	4770      	bx	lr
 800a06a:	bf00      	nop
 800a06c:	e000e3f0 	.word	0xe000e3f0
 800a070:	200015c0 	.word	0x200015c0
 800a074:	e000ed0c 	.word	0xe000ed0c
 800a078:	200015c4 	.word	0x200015c4

0800a07c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800a07c:	b580      	push	{r7, lr}
 800a07e:	b08a      	sub	sp, #40	@ 0x28
 800a080:	af00      	add	r7, sp, #0
 800a082:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800a084:	2300      	movs	r3, #0
 800a086:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800a088:	f7fe fc80 	bl	800898c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800a08c:	4b5c      	ldr	r3, [pc, #368]	@ (800a200 <pvPortMalloc+0x184>)
 800a08e:	681b      	ldr	r3, [r3, #0]
 800a090:	2b00      	cmp	r3, #0
 800a092:	d101      	bne.n	800a098 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800a094:	f000 f924 	bl	800a2e0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800a098:	4b5a      	ldr	r3, [pc, #360]	@ (800a204 <pvPortMalloc+0x188>)
 800a09a:	681a      	ldr	r2, [r3, #0]
 800a09c:	687b      	ldr	r3, [r7, #4]
 800a09e:	4013      	ands	r3, r2
 800a0a0:	2b00      	cmp	r3, #0
 800a0a2:	f040 8095 	bne.w	800a1d0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800a0a6:	687b      	ldr	r3, [r7, #4]
 800a0a8:	2b00      	cmp	r3, #0
 800a0aa:	d01e      	beq.n	800a0ea <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800a0ac:	2208      	movs	r2, #8
 800a0ae:	687b      	ldr	r3, [r7, #4]
 800a0b0:	4413      	add	r3, r2
 800a0b2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800a0b4:	687b      	ldr	r3, [r7, #4]
 800a0b6:	f003 0307 	and.w	r3, r3, #7
 800a0ba:	2b00      	cmp	r3, #0
 800a0bc:	d015      	beq.n	800a0ea <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800a0be:	687b      	ldr	r3, [r7, #4]
 800a0c0:	f023 0307 	bic.w	r3, r3, #7
 800a0c4:	3308      	adds	r3, #8
 800a0c6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a0c8:	687b      	ldr	r3, [r7, #4]
 800a0ca:	f003 0307 	and.w	r3, r3, #7
 800a0ce:	2b00      	cmp	r3, #0
 800a0d0:	d00b      	beq.n	800a0ea <pvPortMalloc+0x6e>
	__asm volatile
 800a0d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a0d6:	f383 8811 	msr	BASEPRI, r3
 800a0da:	f3bf 8f6f 	isb	sy
 800a0de:	f3bf 8f4f 	dsb	sy
 800a0e2:	617b      	str	r3, [r7, #20]
}
 800a0e4:	bf00      	nop
 800a0e6:	bf00      	nop
 800a0e8:	e7fd      	b.n	800a0e6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800a0ea:	687b      	ldr	r3, [r7, #4]
 800a0ec:	2b00      	cmp	r3, #0
 800a0ee:	d06f      	beq.n	800a1d0 <pvPortMalloc+0x154>
 800a0f0:	4b45      	ldr	r3, [pc, #276]	@ (800a208 <pvPortMalloc+0x18c>)
 800a0f2:	681b      	ldr	r3, [r3, #0]
 800a0f4:	687a      	ldr	r2, [r7, #4]
 800a0f6:	429a      	cmp	r2, r3
 800a0f8:	d86a      	bhi.n	800a1d0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800a0fa:	4b44      	ldr	r3, [pc, #272]	@ (800a20c <pvPortMalloc+0x190>)
 800a0fc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800a0fe:	4b43      	ldr	r3, [pc, #268]	@ (800a20c <pvPortMalloc+0x190>)
 800a100:	681b      	ldr	r3, [r3, #0]
 800a102:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a104:	e004      	b.n	800a110 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800a106:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a108:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800a10a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a10c:	681b      	ldr	r3, [r3, #0]
 800a10e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a110:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a112:	685b      	ldr	r3, [r3, #4]
 800a114:	687a      	ldr	r2, [r7, #4]
 800a116:	429a      	cmp	r2, r3
 800a118:	d903      	bls.n	800a122 <pvPortMalloc+0xa6>
 800a11a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a11c:	681b      	ldr	r3, [r3, #0]
 800a11e:	2b00      	cmp	r3, #0
 800a120:	d1f1      	bne.n	800a106 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800a122:	4b37      	ldr	r3, [pc, #220]	@ (800a200 <pvPortMalloc+0x184>)
 800a124:	681b      	ldr	r3, [r3, #0]
 800a126:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a128:	429a      	cmp	r2, r3
 800a12a:	d051      	beq.n	800a1d0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800a12c:	6a3b      	ldr	r3, [r7, #32]
 800a12e:	681b      	ldr	r3, [r3, #0]
 800a130:	2208      	movs	r2, #8
 800a132:	4413      	add	r3, r2
 800a134:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800a136:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a138:	681a      	ldr	r2, [r3, #0]
 800a13a:	6a3b      	ldr	r3, [r7, #32]
 800a13c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800a13e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a140:	685a      	ldr	r2, [r3, #4]
 800a142:	687b      	ldr	r3, [r7, #4]
 800a144:	1ad2      	subs	r2, r2, r3
 800a146:	2308      	movs	r3, #8
 800a148:	005b      	lsls	r3, r3, #1
 800a14a:	429a      	cmp	r2, r3
 800a14c:	d920      	bls.n	800a190 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800a14e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a150:	687b      	ldr	r3, [r7, #4]
 800a152:	4413      	add	r3, r2
 800a154:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a156:	69bb      	ldr	r3, [r7, #24]
 800a158:	f003 0307 	and.w	r3, r3, #7
 800a15c:	2b00      	cmp	r3, #0
 800a15e:	d00b      	beq.n	800a178 <pvPortMalloc+0xfc>
	__asm volatile
 800a160:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a164:	f383 8811 	msr	BASEPRI, r3
 800a168:	f3bf 8f6f 	isb	sy
 800a16c:	f3bf 8f4f 	dsb	sy
 800a170:	613b      	str	r3, [r7, #16]
}
 800a172:	bf00      	nop
 800a174:	bf00      	nop
 800a176:	e7fd      	b.n	800a174 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800a178:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a17a:	685a      	ldr	r2, [r3, #4]
 800a17c:	687b      	ldr	r3, [r7, #4]
 800a17e:	1ad2      	subs	r2, r2, r3
 800a180:	69bb      	ldr	r3, [r7, #24]
 800a182:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800a184:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a186:	687a      	ldr	r2, [r7, #4]
 800a188:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800a18a:	69b8      	ldr	r0, [r7, #24]
 800a18c:	f000 f90a 	bl	800a3a4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800a190:	4b1d      	ldr	r3, [pc, #116]	@ (800a208 <pvPortMalloc+0x18c>)
 800a192:	681a      	ldr	r2, [r3, #0]
 800a194:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a196:	685b      	ldr	r3, [r3, #4]
 800a198:	1ad3      	subs	r3, r2, r3
 800a19a:	4a1b      	ldr	r2, [pc, #108]	@ (800a208 <pvPortMalloc+0x18c>)
 800a19c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800a19e:	4b1a      	ldr	r3, [pc, #104]	@ (800a208 <pvPortMalloc+0x18c>)
 800a1a0:	681a      	ldr	r2, [r3, #0]
 800a1a2:	4b1b      	ldr	r3, [pc, #108]	@ (800a210 <pvPortMalloc+0x194>)
 800a1a4:	681b      	ldr	r3, [r3, #0]
 800a1a6:	429a      	cmp	r2, r3
 800a1a8:	d203      	bcs.n	800a1b2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800a1aa:	4b17      	ldr	r3, [pc, #92]	@ (800a208 <pvPortMalloc+0x18c>)
 800a1ac:	681b      	ldr	r3, [r3, #0]
 800a1ae:	4a18      	ldr	r2, [pc, #96]	@ (800a210 <pvPortMalloc+0x194>)
 800a1b0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800a1b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1b4:	685a      	ldr	r2, [r3, #4]
 800a1b6:	4b13      	ldr	r3, [pc, #76]	@ (800a204 <pvPortMalloc+0x188>)
 800a1b8:	681b      	ldr	r3, [r3, #0]
 800a1ba:	431a      	orrs	r2, r3
 800a1bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1be:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800a1c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1c2:	2200      	movs	r2, #0
 800a1c4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800a1c6:	4b13      	ldr	r3, [pc, #76]	@ (800a214 <pvPortMalloc+0x198>)
 800a1c8:	681b      	ldr	r3, [r3, #0]
 800a1ca:	3301      	adds	r3, #1
 800a1cc:	4a11      	ldr	r2, [pc, #68]	@ (800a214 <pvPortMalloc+0x198>)
 800a1ce:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800a1d0:	f7fe fbea 	bl	80089a8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800a1d4:	69fb      	ldr	r3, [r7, #28]
 800a1d6:	f003 0307 	and.w	r3, r3, #7
 800a1da:	2b00      	cmp	r3, #0
 800a1dc:	d00b      	beq.n	800a1f6 <pvPortMalloc+0x17a>
	__asm volatile
 800a1de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a1e2:	f383 8811 	msr	BASEPRI, r3
 800a1e6:	f3bf 8f6f 	isb	sy
 800a1ea:	f3bf 8f4f 	dsb	sy
 800a1ee:	60fb      	str	r3, [r7, #12]
}
 800a1f0:	bf00      	nop
 800a1f2:	bf00      	nop
 800a1f4:	e7fd      	b.n	800a1f2 <pvPortMalloc+0x176>
	return pvReturn;
 800a1f6:	69fb      	ldr	r3, [r7, #28]
}
 800a1f8:	4618      	mov	r0, r3
 800a1fa:	3728      	adds	r7, #40	@ 0x28
 800a1fc:	46bd      	mov	sp, r7
 800a1fe:	bd80      	pop	{r7, pc}
 800a200:	20002188 	.word	0x20002188
 800a204:	2000219c 	.word	0x2000219c
 800a208:	2000218c 	.word	0x2000218c
 800a20c:	20002180 	.word	0x20002180
 800a210:	20002190 	.word	0x20002190
 800a214:	20002194 	.word	0x20002194

0800a218 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800a218:	b580      	push	{r7, lr}
 800a21a:	b086      	sub	sp, #24
 800a21c:	af00      	add	r7, sp, #0
 800a21e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800a220:	687b      	ldr	r3, [r7, #4]
 800a222:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800a224:	687b      	ldr	r3, [r7, #4]
 800a226:	2b00      	cmp	r3, #0
 800a228:	d04f      	beq.n	800a2ca <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800a22a:	2308      	movs	r3, #8
 800a22c:	425b      	negs	r3, r3
 800a22e:	697a      	ldr	r2, [r7, #20]
 800a230:	4413      	add	r3, r2
 800a232:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800a234:	697b      	ldr	r3, [r7, #20]
 800a236:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800a238:	693b      	ldr	r3, [r7, #16]
 800a23a:	685a      	ldr	r2, [r3, #4]
 800a23c:	4b25      	ldr	r3, [pc, #148]	@ (800a2d4 <vPortFree+0xbc>)
 800a23e:	681b      	ldr	r3, [r3, #0]
 800a240:	4013      	ands	r3, r2
 800a242:	2b00      	cmp	r3, #0
 800a244:	d10b      	bne.n	800a25e <vPortFree+0x46>
	__asm volatile
 800a246:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a24a:	f383 8811 	msr	BASEPRI, r3
 800a24e:	f3bf 8f6f 	isb	sy
 800a252:	f3bf 8f4f 	dsb	sy
 800a256:	60fb      	str	r3, [r7, #12]
}
 800a258:	bf00      	nop
 800a25a:	bf00      	nop
 800a25c:	e7fd      	b.n	800a25a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800a25e:	693b      	ldr	r3, [r7, #16]
 800a260:	681b      	ldr	r3, [r3, #0]
 800a262:	2b00      	cmp	r3, #0
 800a264:	d00b      	beq.n	800a27e <vPortFree+0x66>
	__asm volatile
 800a266:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a26a:	f383 8811 	msr	BASEPRI, r3
 800a26e:	f3bf 8f6f 	isb	sy
 800a272:	f3bf 8f4f 	dsb	sy
 800a276:	60bb      	str	r3, [r7, #8]
}
 800a278:	bf00      	nop
 800a27a:	bf00      	nop
 800a27c:	e7fd      	b.n	800a27a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800a27e:	693b      	ldr	r3, [r7, #16]
 800a280:	685a      	ldr	r2, [r3, #4]
 800a282:	4b14      	ldr	r3, [pc, #80]	@ (800a2d4 <vPortFree+0xbc>)
 800a284:	681b      	ldr	r3, [r3, #0]
 800a286:	4013      	ands	r3, r2
 800a288:	2b00      	cmp	r3, #0
 800a28a:	d01e      	beq.n	800a2ca <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800a28c:	693b      	ldr	r3, [r7, #16]
 800a28e:	681b      	ldr	r3, [r3, #0]
 800a290:	2b00      	cmp	r3, #0
 800a292:	d11a      	bne.n	800a2ca <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800a294:	693b      	ldr	r3, [r7, #16]
 800a296:	685a      	ldr	r2, [r3, #4]
 800a298:	4b0e      	ldr	r3, [pc, #56]	@ (800a2d4 <vPortFree+0xbc>)
 800a29a:	681b      	ldr	r3, [r3, #0]
 800a29c:	43db      	mvns	r3, r3
 800a29e:	401a      	ands	r2, r3
 800a2a0:	693b      	ldr	r3, [r7, #16]
 800a2a2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800a2a4:	f7fe fb72 	bl	800898c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800a2a8:	693b      	ldr	r3, [r7, #16]
 800a2aa:	685a      	ldr	r2, [r3, #4]
 800a2ac:	4b0a      	ldr	r3, [pc, #40]	@ (800a2d8 <vPortFree+0xc0>)
 800a2ae:	681b      	ldr	r3, [r3, #0]
 800a2b0:	4413      	add	r3, r2
 800a2b2:	4a09      	ldr	r2, [pc, #36]	@ (800a2d8 <vPortFree+0xc0>)
 800a2b4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800a2b6:	6938      	ldr	r0, [r7, #16]
 800a2b8:	f000 f874 	bl	800a3a4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800a2bc:	4b07      	ldr	r3, [pc, #28]	@ (800a2dc <vPortFree+0xc4>)
 800a2be:	681b      	ldr	r3, [r3, #0]
 800a2c0:	3301      	adds	r3, #1
 800a2c2:	4a06      	ldr	r2, [pc, #24]	@ (800a2dc <vPortFree+0xc4>)
 800a2c4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800a2c6:	f7fe fb6f 	bl	80089a8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800a2ca:	bf00      	nop
 800a2cc:	3718      	adds	r7, #24
 800a2ce:	46bd      	mov	sp, r7
 800a2d0:	bd80      	pop	{r7, pc}
 800a2d2:	bf00      	nop
 800a2d4:	2000219c 	.word	0x2000219c
 800a2d8:	2000218c 	.word	0x2000218c
 800a2dc:	20002198 	.word	0x20002198

0800a2e0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800a2e0:	b480      	push	{r7}
 800a2e2:	b085      	sub	sp, #20
 800a2e4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800a2e6:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 800a2ea:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800a2ec:	4b27      	ldr	r3, [pc, #156]	@ (800a38c <prvHeapInit+0xac>)
 800a2ee:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800a2f0:	68fb      	ldr	r3, [r7, #12]
 800a2f2:	f003 0307 	and.w	r3, r3, #7
 800a2f6:	2b00      	cmp	r3, #0
 800a2f8:	d00c      	beq.n	800a314 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800a2fa:	68fb      	ldr	r3, [r7, #12]
 800a2fc:	3307      	adds	r3, #7
 800a2fe:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a300:	68fb      	ldr	r3, [r7, #12]
 800a302:	f023 0307 	bic.w	r3, r3, #7
 800a306:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800a308:	68ba      	ldr	r2, [r7, #8]
 800a30a:	68fb      	ldr	r3, [r7, #12]
 800a30c:	1ad3      	subs	r3, r2, r3
 800a30e:	4a1f      	ldr	r2, [pc, #124]	@ (800a38c <prvHeapInit+0xac>)
 800a310:	4413      	add	r3, r2
 800a312:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800a314:	68fb      	ldr	r3, [r7, #12]
 800a316:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800a318:	4a1d      	ldr	r2, [pc, #116]	@ (800a390 <prvHeapInit+0xb0>)
 800a31a:	687b      	ldr	r3, [r7, #4]
 800a31c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800a31e:	4b1c      	ldr	r3, [pc, #112]	@ (800a390 <prvHeapInit+0xb0>)
 800a320:	2200      	movs	r2, #0
 800a322:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800a324:	687b      	ldr	r3, [r7, #4]
 800a326:	68ba      	ldr	r2, [r7, #8]
 800a328:	4413      	add	r3, r2
 800a32a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800a32c:	2208      	movs	r2, #8
 800a32e:	68fb      	ldr	r3, [r7, #12]
 800a330:	1a9b      	subs	r3, r3, r2
 800a332:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a334:	68fb      	ldr	r3, [r7, #12]
 800a336:	f023 0307 	bic.w	r3, r3, #7
 800a33a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800a33c:	68fb      	ldr	r3, [r7, #12]
 800a33e:	4a15      	ldr	r2, [pc, #84]	@ (800a394 <prvHeapInit+0xb4>)
 800a340:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800a342:	4b14      	ldr	r3, [pc, #80]	@ (800a394 <prvHeapInit+0xb4>)
 800a344:	681b      	ldr	r3, [r3, #0]
 800a346:	2200      	movs	r2, #0
 800a348:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800a34a:	4b12      	ldr	r3, [pc, #72]	@ (800a394 <prvHeapInit+0xb4>)
 800a34c:	681b      	ldr	r3, [r3, #0]
 800a34e:	2200      	movs	r2, #0
 800a350:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800a352:	687b      	ldr	r3, [r7, #4]
 800a354:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800a356:	683b      	ldr	r3, [r7, #0]
 800a358:	68fa      	ldr	r2, [r7, #12]
 800a35a:	1ad2      	subs	r2, r2, r3
 800a35c:	683b      	ldr	r3, [r7, #0]
 800a35e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800a360:	4b0c      	ldr	r3, [pc, #48]	@ (800a394 <prvHeapInit+0xb4>)
 800a362:	681a      	ldr	r2, [r3, #0]
 800a364:	683b      	ldr	r3, [r7, #0]
 800a366:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a368:	683b      	ldr	r3, [r7, #0]
 800a36a:	685b      	ldr	r3, [r3, #4]
 800a36c:	4a0a      	ldr	r2, [pc, #40]	@ (800a398 <prvHeapInit+0xb8>)
 800a36e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a370:	683b      	ldr	r3, [r7, #0]
 800a372:	685b      	ldr	r3, [r3, #4]
 800a374:	4a09      	ldr	r2, [pc, #36]	@ (800a39c <prvHeapInit+0xbc>)
 800a376:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800a378:	4b09      	ldr	r3, [pc, #36]	@ (800a3a0 <prvHeapInit+0xc0>)
 800a37a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800a37e:	601a      	str	r2, [r3, #0]
}
 800a380:	bf00      	nop
 800a382:	3714      	adds	r7, #20
 800a384:	46bd      	mov	sp, r7
 800a386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a38a:	4770      	bx	lr
 800a38c:	200015c8 	.word	0x200015c8
 800a390:	20002180 	.word	0x20002180
 800a394:	20002188 	.word	0x20002188
 800a398:	20002190 	.word	0x20002190
 800a39c:	2000218c 	.word	0x2000218c
 800a3a0:	2000219c 	.word	0x2000219c

0800a3a4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800a3a4:	b480      	push	{r7}
 800a3a6:	b085      	sub	sp, #20
 800a3a8:	af00      	add	r7, sp, #0
 800a3aa:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800a3ac:	4b28      	ldr	r3, [pc, #160]	@ (800a450 <prvInsertBlockIntoFreeList+0xac>)
 800a3ae:	60fb      	str	r3, [r7, #12]
 800a3b0:	e002      	b.n	800a3b8 <prvInsertBlockIntoFreeList+0x14>
 800a3b2:	68fb      	ldr	r3, [r7, #12]
 800a3b4:	681b      	ldr	r3, [r3, #0]
 800a3b6:	60fb      	str	r3, [r7, #12]
 800a3b8:	68fb      	ldr	r3, [r7, #12]
 800a3ba:	681b      	ldr	r3, [r3, #0]
 800a3bc:	687a      	ldr	r2, [r7, #4]
 800a3be:	429a      	cmp	r2, r3
 800a3c0:	d8f7      	bhi.n	800a3b2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800a3c2:	68fb      	ldr	r3, [r7, #12]
 800a3c4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800a3c6:	68fb      	ldr	r3, [r7, #12]
 800a3c8:	685b      	ldr	r3, [r3, #4]
 800a3ca:	68ba      	ldr	r2, [r7, #8]
 800a3cc:	4413      	add	r3, r2
 800a3ce:	687a      	ldr	r2, [r7, #4]
 800a3d0:	429a      	cmp	r2, r3
 800a3d2:	d108      	bne.n	800a3e6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800a3d4:	68fb      	ldr	r3, [r7, #12]
 800a3d6:	685a      	ldr	r2, [r3, #4]
 800a3d8:	687b      	ldr	r3, [r7, #4]
 800a3da:	685b      	ldr	r3, [r3, #4]
 800a3dc:	441a      	add	r2, r3
 800a3de:	68fb      	ldr	r3, [r7, #12]
 800a3e0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800a3e2:	68fb      	ldr	r3, [r7, #12]
 800a3e4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800a3e6:	687b      	ldr	r3, [r7, #4]
 800a3e8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800a3ea:	687b      	ldr	r3, [r7, #4]
 800a3ec:	685b      	ldr	r3, [r3, #4]
 800a3ee:	68ba      	ldr	r2, [r7, #8]
 800a3f0:	441a      	add	r2, r3
 800a3f2:	68fb      	ldr	r3, [r7, #12]
 800a3f4:	681b      	ldr	r3, [r3, #0]
 800a3f6:	429a      	cmp	r2, r3
 800a3f8:	d118      	bne.n	800a42c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800a3fa:	68fb      	ldr	r3, [r7, #12]
 800a3fc:	681a      	ldr	r2, [r3, #0]
 800a3fe:	4b15      	ldr	r3, [pc, #84]	@ (800a454 <prvInsertBlockIntoFreeList+0xb0>)
 800a400:	681b      	ldr	r3, [r3, #0]
 800a402:	429a      	cmp	r2, r3
 800a404:	d00d      	beq.n	800a422 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800a406:	687b      	ldr	r3, [r7, #4]
 800a408:	685a      	ldr	r2, [r3, #4]
 800a40a:	68fb      	ldr	r3, [r7, #12]
 800a40c:	681b      	ldr	r3, [r3, #0]
 800a40e:	685b      	ldr	r3, [r3, #4]
 800a410:	441a      	add	r2, r3
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800a416:	68fb      	ldr	r3, [r7, #12]
 800a418:	681b      	ldr	r3, [r3, #0]
 800a41a:	681a      	ldr	r2, [r3, #0]
 800a41c:	687b      	ldr	r3, [r7, #4]
 800a41e:	601a      	str	r2, [r3, #0]
 800a420:	e008      	b.n	800a434 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800a422:	4b0c      	ldr	r3, [pc, #48]	@ (800a454 <prvInsertBlockIntoFreeList+0xb0>)
 800a424:	681a      	ldr	r2, [r3, #0]
 800a426:	687b      	ldr	r3, [r7, #4]
 800a428:	601a      	str	r2, [r3, #0]
 800a42a:	e003      	b.n	800a434 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800a42c:	68fb      	ldr	r3, [r7, #12]
 800a42e:	681a      	ldr	r2, [r3, #0]
 800a430:	687b      	ldr	r3, [r7, #4]
 800a432:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800a434:	68fa      	ldr	r2, [r7, #12]
 800a436:	687b      	ldr	r3, [r7, #4]
 800a438:	429a      	cmp	r2, r3
 800a43a:	d002      	beq.n	800a442 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800a43c:	68fb      	ldr	r3, [r7, #12]
 800a43e:	687a      	ldr	r2, [r7, #4]
 800a440:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a442:	bf00      	nop
 800a444:	3714      	adds	r7, #20
 800a446:	46bd      	mov	sp, r7
 800a448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a44c:	4770      	bx	lr
 800a44e:	bf00      	nop
 800a450:	20002180 	.word	0x20002180
 800a454:	20002188 	.word	0x20002188

0800a458 <std>:
 800a458:	2300      	movs	r3, #0
 800a45a:	b510      	push	{r4, lr}
 800a45c:	4604      	mov	r4, r0
 800a45e:	e9c0 3300 	strd	r3, r3, [r0]
 800a462:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a466:	6083      	str	r3, [r0, #8]
 800a468:	8181      	strh	r1, [r0, #12]
 800a46a:	6643      	str	r3, [r0, #100]	@ 0x64
 800a46c:	81c2      	strh	r2, [r0, #14]
 800a46e:	6183      	str	r3, [r0, #24]
 800a470:	4619      	mov	r1, r3
 800a472:	2208      	movs	r2, #8
 800a474:	305c      	adds	r0, #92	@ 0x5c
 800a476:	f000 f906 	bl	800a686 <memset>
 800a47a:	4b0d      	ldr	r3, [pc, #52]	@ (800a4b0 <std+0x58>)
 800a47c:	6263      	str	r3, [r4, #36]	@ 0x24
 800a47e:	4b0d      	ldr	r3, [pc, #52]	@ (800a4b4 <std+0x5c>)
 800a480:	62a3      	str	r3, [r4, #40]	@ 0x28
 800a482:	4b0d      	ldr	r3, [pc, #52]	@ (800a4b8 <std+0x60>)
 800a484:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800a486:	4b0d      	ldr	r3, [pc, #52]	@ (800a4bc <std+0x64>)
 800a488:	6323      	str	r3, [r4, #48]	@ 0x30
 800a48a:	4b0d      	ldr	r3, [pc, #52]	@ (800a4c0 <std+0x68>)
 800a48c:	6224      	str	r4, [r4, #32]
 800a48e:	429c      	cmp	r4, r3
 800a490:	d006      	beq.n	800a4a0 <std+0x48>
 800a492:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800a496:	4294      	cmp	r4, r2
 800a498:	d002      	beq.n	800a4a0 <std+0x48>
 800a49a:	33d0      	adds	r3, #208	@ 0xd0
 800a49c:	429c      	cmp	r4, r3
 800a49e:	d105      	bne.n	800a4ac <std+0x54>
 800a4a0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800a4a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a4a8:	f000 b966 	b.w	800a778 <__retarget_lock_init_recursive>
 800a4ac:	bd10      	pop	{r4, pc}
 800a4ae:	bf00      	nop
 800a4b0:	0800a601 	.word	0x0800a601
 800a4b4:	0800a623 	.word	0x0800a623
 800a4b8:	0800a65b 	.word	0x0800a65b
 800a4bc:	0800a67f 	.word	0x0800a67f
 800a4c0:	200021a0 	.word	0x200021a0

0800a4c4 <stdio_exit_handler>:
 800a4c4:	4a02      	ldr	r2, [pc, #8]	@ (800a4d0 <stdio_exit_handler+0xc>)
 800a4c6:	4903      	ldr	r1, [pc, #12]	@ (800a4d4 <stdio_exit_handler+0x10>)
 800a4c8:	4803      	ldr	r0, [pc, #12]	@ (800a4d8 <stdio_exit_handler+0x14>)
 800a4ca:	f000 b869 	b.w	800a5a0 <_fwalk_sglue>
 800a4ce:	bf00      	nop
 800a4d0:	20000010 	.word	0x20000010
 800a4d4:	0800b035 	.word	0x0800b035
 800a4d8:	20000020 	.word	0x20000020

0800a4dc <cleanup_stdio>:
 800a4dc:	6841      	ldr	r1, [r0, #4]
 800a4de:	4b0c      	ldr	r3, [pc, #48]	@ (800a510 <cleanup_stdio+0x34>)
 800a4e0:	4299      	cmp	r1, r3
 800a4e2:	b510      	push	{r4, lr}
 800a4e4:	4604      	mov	r4, r0
 800a4e6:	d001      	beq.n	800a4ec <cleanup_stdio+0x10>
 800a4e8:	f000 fda4 	bl	800b034 <_fflush_r>
 800a4ec:	68a1      	ldr	r1, [r4, #8]
 800a4ee:	4b09      	ldr	r3, [pc, #36]	@ (800a514 <cleanup_stdio+0x38>)
 800a4f0:	4299      	cmp	r1, r3
 800a4f2:	d002      	beq.n	800a4fa <cleanup_stdio+0x1e>
 800a4f4:	4620      	mov	r0, r4
 800a4f6:	f000 fd9d 	bl	800b034 <_fflush_r>
 800a4fa:	68e1      	ldr	r1, [r4, #12]
 800a4fc:	4b06      	ldr	r3, [pc, #24]	@ (800a518 <cleanup_stdio+0x3c>)
 800a4fe:	4299      	cmp	r1, r3
 800a500:	d004      	beq.n	800a50c <cleanup_stdio+0x30>
 800a502:	4620      	mov	r0, r4
 800a504:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a508:	f000 bd94 	b.w	800b034 <_fflush_r>
 800a50c:	bd10      	pop	{r4, pc}
 800a50e:	bf00      	nop
 800a510:	200021a0 	.word	0x200021a0
 800a514:	20002208 	.word	0x20002208
 800a518:	20002270 	.word	0x20002270

0800a51c <global_stdio_init.part.0>:
 800a51c:	b510      	push	{r4, lr}
 800a51e:	4b0b      	ldr	r3, [pc, #44]	@ (800a54c <global_stdio_init.part.0+0x30>)
 800a520:	4c0b      	ldr	r4, [pc, #44]	@ (800a550 <global_stdio_init.part.0+0x34>)
 800a522:	4a0c      	ldr	r2, [pc, #48]	@ (800a554 <global_stdio_init.part.0+0x38>)
 800a524:	601a      	str	r2, [r3, #0]
 800a526:	4620      	mov	r0, r4
 800a528:	2200      	movs	r2, #0
 800a52a:	2104      	movs	r1, #4
 800a52c:	f7ff ff94 	bl	800a458 <std>
 800a530:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800a534:	2201      	movs	r2, #1
 800a536:	2109      	movs	r1, #9
 800a538:	f7ff ff8e 	bl	800a458 <std>
 800a53c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800a540:	2202      	movs	r2, #2
 800a542:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a546:	2112      	movs	r1, #18
 800a548:	f7ff bf86 	b.w	800a458 <std>
 800a54c:	200022d8 	.word	0x200022d8
 800a550:	200021a0 	.word	0x200021a0
 800a554:	0800a4c5 	.word	0x0800a4c5

0800a558 <__sfp_lock_acquire>:
 800a558:	4801      	ldr	r0, [pc, #4]	@ (800a560 <__sfp_lock_acquire+0x8>)
 800a55a:	f000 b90e 	b.w	800a77a <__retarget_lock_acquire_recursive>
 800a55e:	bf00      	nop
 800a560:	200022e1 	.word	0x200022e1

0800a564 <__sfp_lock_release>:
 800a564:	4801      	ldr	r0, [pc, #4]	@ (800a56c <__sfp_lock_release+0x8>)
 800a566:	f000 b909 	b.w	800a77c <__retarget_lock_release_recursive>
 800a56a:	bf00      	nop
 800a56c:	200022e1 	.word	0x200022e1

0800a570 <__sinit>:
 800a570:	b510      	push	{r4, lr}
 800a572:	4604      	mov	r4, r0
 800a574:	f7ff fff0 	bl	800a558 <__sfp_lock_acquire>
 800a578:	6a23      	ldr	r3, [r4, #32]
 800a57a:	b11b      	cbz	r3, 800a584 <__sinit+0x14>
 800a57c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a580:	f7ff bff0 	b.w	800a564 <__sfp_lock_release>
 800a584:	4b04      	ldr	r3, [pc, #16]	@ (800a598 <__sinit+0x28>)
 800a586:	6223      	str	r3, [r4, #32]
 800a588:	4b04      	ldr	r3, [pc, #16]	@ (800a59c <__sinit+0x2c>)
 800a58a:	681b      	ldr	r3, [r3, #0]
 800a58c:	2b00      	cmp	r3, #0
 800a58e:	d1f5      	bne.n	800a57c <__sinit+0xc>
 800a590:	f7ff ffc4 	bl	800a51c <global_stdio_init.part.0>
 800a594:	e7f2      	b.n	800a57c <__sinit+0xc>
 800a596:	bf00      	nop
 800a598:	0800a4dd 	.word	0x0800a4dd
 800a59c:	200022d8 	.word	0x200022d8

0800a5a0 <_fwalk_sglue>:
 800a5a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a5a4:	4607      	mov	r7, r0
 800a5a6:	4688      	mov	r8, r1
 800a5a8:	4614      	mov	r4, r2
 800a5aa:	2600      	movs	r6, #0
 800a5ac:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a5b0:	f1b9 0901 	subs.w	r9, r9, #1
 800a5b4:	d505      	bpl.n	800a5c2 <_fwalk_sglue+0x22>
 800a5b6:	6824      	ldr	r4, [r4, #0]
 800a5b8:	2c00      	cmp	r4, #0
 800a5ba:	d1f7      	bne.n	800a5ac <_fwalk_sglue+0xc>
 800a5bc:	4630      	mov	r0, r6
 800a5be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a5c2:	89ab      	ldrh	r3, [r5, #12]
 800a5c4:	2b01      	cmp	r3, #1
 800a5c6:	d907      	bls.n	800a5d8 <_fwalk_sglue+0x38>
 800a5c8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a5cc:	3301      	adds	r3, #1
 800a5ce:	d003      	beq.n	800a5d8 <_fwalk_sglue+0x38>
 800a5d0:	4629      	mov	r1, r5
 800a5d2:	4638      	mov	r0, r7
 800a5d4:	47c0      	blx	r8
 800a5d6:	4306      	orrs	r6, r0
 800a5d8:	3568      	adds	r5, #104	@ 0x68
 800a5da:	e7e9      	b.n	800a5b0 <_fwalk_sglue+0x10>

0800a5dc <iprintf>:
 800a5dc:	b40f      	push	{r0, r1, r2, r3}
 800a5de:	b507      	push	{r0, r1, r2, lr}
 800a5e0:	4906      	ldr	r1, [pc, #24]	@ (800a5fc <iprintf+0x20>)
 800a5e2:	ab04      	add	r3, sp, #16
 800a5e4:	6808      	ldr	r0, [r1, #0]
 800a5e6:	f853 2b04 	ldr.w	r2, [r3], #4
 800a5ea:	6881      	ldr	r1, [r0, #8]
 800a5ec:	9301      	str	r3, [sp, #4]
 800a5ee:	f000 f9f7 	bl	800a9e0 <_vfiprintf_r>
 800a5f2:	b003      	add	sp, #12
 800a5f4:	f85d eb04 	ldr.w	lr, [sp], #4
 800a5f8:	b004      	add	sp, #16
 800a5fa:	4770      	bx	lr
 800a5fc:	2000001c 	.word	0x2000001c

0800a600 <__sread>:
 800a600:	b510      	push	{r4, lr}
 800a602:	460c      	mov	r4, r1
 800a604:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a608:	f000 f868 	bl	800a6dc <_read_r>
 800a60c:	2800      	cmp	r0, #0
 800a60e:	bfab      	itete	ge
 800a610:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800a612:	89a3      	ldrhlt	r3, [r4, #12]
 800a614:	181b      	addge	r3, r3, r0
 800a616:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800a61a:	bfac      	ite	ge
 800a61c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800a61e:	81a3      	strhlt	r3, [r4, #12]
 800a620:	bd10      	pop	{r4, pc}

0800a622 <__swrite>:
 800a622:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a626:	461f      	mov	r7, r3
 800a628:	898b      	ldrh	r3, [r1, #12]
 800a62a:	05db      	lsls	r3, r3, #23
 800a62c:	4605      	mov	r5, r0
 800a62e:	460c      	mov	r4, r1
 800a630:	4616      	mov	r6, r2
 800a632:	d505      	bpl.n	800a640 <__swrite+0x1e>
 800a634:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a638:	2302      	movs	r3, #2
 800a63a:	2200      	movs	r2, #0
 800a63c:	f000 f83c 	bl	800a6b8 <_lseek_r>
 800a640:	89a3      	ldrh	r3, [r4, #12]
 800a642:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a646:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a64a:	81a3      	strh	r3, [r4, #12]
 800a64c:	4632      	mov	r2, r6
 800a64e:	463b      	mov	r3, r7
 800a650:	4628      	mov	r0, r5
 800a652:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a656:	f000 b853 	b.w	800a700 <_write_r>

0800a65a <__sseek>:
 800a65a:	b510      	push	{r4, lr}
 800a65c:	460c      	mov	r4, r1
 800a65e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a662:	f000 f829 	bl	800a6b8 <_lseek_r>
 800a666:	1c43      	adds	r3, r0, #1
 800a668:	89a3      	ldrh	r3, [r4, #12]
 800a66a:	bf15      	itete	ne
 800a66c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800a66e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800a672:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800a676:	81a3      	strheq	r3, [r4, #12]
 800a678:	bf18      	it	ne
 800a67a:	81a3      	strhne	r3, [r4, #12]
 800a67c:	bd10      	pop	{r4, pc}

0800a67e <__sclose>:
 800a67e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a682:	f000 b809 	b.w	800a698 <_close_r>

0800a686 <memset>:
 800a686:	4402      	add	r2, r0
 800a688:	4603      	mov	r3, r0
 800a68a:	4293      	cmp	r3, r2
 800a68c:	d100      	bne.n	800a690 <memset+0xa>
 800a68e:	4770      	bx	lr
 800a690:	f803 1b01 	strb.w	r1, [r3], #1
 800a694:	e7f9      	b.n	800a68a <memset+0x4>
	...

0800a698 <_close_r>:
 800a698:	b538      	push	{r3, r4, r5, lr}
 800a69a:	4d06      	ldr	r5, [pc, #24]	@ (800a6b4 <_close_r+0x1c>)
 800a69c:	2300      	movs	r3, #0
 800a69e:	4604      	mov	r4, r0
 800a6a0:	4608      	mov	r0, r1
 800a6a2:	602b      	str	r3, [r5, #0]
 800a6a4:	f7f6 ffea 	bl	800167c <_close>
 800a6a8:	1c43      	adds	r3, r0, #1
 800a6aa:	d102      	bne.n	800a6b2 <_close_r+0x1a>
 800a6ac:	682b      	ldr	r3, [r5, #0]
 800a6ae:	b103      	cbz	r3, 800a6b2 <_close_r+0x1a>
 800a6b0:	6023      	str	r3, [r4, #0]
 800a6b2:	bd38      	pop	{r3, r4, r5, pc}
 800a6b4:	200022dc 	.word	0x200022dc

0800a6b8 <_lseek_r>:
 800a6b8:	b538      	push	{r3, r4, r5, lr}
 800a6ba:	4d07      	ldr	r5, [pc, #28]	@ (800a6d8 <_lseek_r+0x20>)
 800a6bc:	4604      	mov	r4, r0
 800a6be:	4608      	mov	r0, r1
 800a6c0:	4611      	mov	r1, r2
 800a6c2:	2200      	movs	r2, #0
 800a6c4:	602a      	str	r2, [r5, #0]
 800a6c6:	461a      	mov	r2, r3
 800a6c8:	f7f6 ffff 	bl	80016ca <_lseek>
 800a6cc:	1c43      	adds	r3, r0, #1
 800a6ce:	d102      	bne.n	800a6d6 <_lseek_r+0x1e>
 800a6d0:	682b      	ldr	r3, [r5, #0]
 800a6d2:	b103      	cbz	r3, 800a6d6 <_lseek_r+0x1e>
 800a6d4:	6023      	str	r3, [r4, #0]
 800a6d6:	bd38      	pop	{r3, r4, r5, pc}
 800a6d8:	200022dc 	.word	0x200022dc

0800a6dc <_read_r>:
 800a6dc:	b538      	push	{r3, r4, r5, lr}
 800a6de:	4d07      	ldr	r5, [pc, #28]	@ (800a6fc <_read_r+0x20>)
 800a6e0:	4604      	mov	r4, r0
 800a6e2:	4608      	mov	r0, r1
 800a6e4:	4611      	mov	r1, r2
 800a6e6:	2200      	movs	r2, #0
 800a6e8:	602a      	str	r2, [r5, #0]
 800a6ea:	461a      	mov	r2, r3
 800a6ec:	f7f6 ff8d 	bl	800160a <_read>
 800a6f0:	1c43      	adds	r3, r0, #1
 800a6f2:	d102      	bne.n	800a6fa <_read_r+0x1e>
 800a6f4:	682b      	ldr	r3, [r5, #0]
 800a6f6:	b103      	cbz	r3, 800a6fa <_read_r+0x1e>
 800a6f8:	6023      	str	r3, [r4, #0]
 800a6fa:	bd38      	pop	{r3, r4, r5, pc}
 800a6fc:	200022dc 	.word	0x200022dc

0800a700 <_write_r>:
 800a700:	b538      	push	{r3, r4, r5, lr}
 800a702:	4d07      	ldr	r5, [pc, #28]	@ (800a720 <_write_r+0x20>)
 800a704:	4604      	mov	r4, r0
 800a706:	4608      	mov	r0, r1
 800a708:	4611      	mov	r1, r2
 800a70a:	2200      	movs	r2, #0
 800a70c:	602a      	str	r2, [r5, #0]
 800a70e:	461a      	mov	r2, r3
 800a710:	f7f6 ff98 	bl	8001644 <_write>
 800a714:	1c43      	adds	r3, r0, #1
 800a716:	d102      	bne.n	800a71e <_write_r+0x1e>
 800a718:	682b      	ldr	r3, [r5, #0]
 800a71a:	b103      	cbz	r3, 800a71e <_write_r+0x1e>
 800a71c:	6023      	str	r3, [r4, #0]
 800a71e:	bd38      	pop	{r3, r4, r5, pc}
 800a720:	200022dc 	.word	0x200022dc

0800a724 <__errno>:
 800a724:	4b01      	ldr	r3, [pc, #4]	@ (800a72c <__errno+0x8>)
 800a726:	6818      	ldr	r0, [r3, #0]
 800a728:	4770      	bx	lr
 800a72a:	bf00      	nop
 800a72c:	2000001c 	.word	0x2000001c

0800a730 <__libc_init_array>:
 800a730:	b570      	push	{r4, r5, r6, lr}
 800a732:	4d0d      	ldr	r5, [pc, #52]	@ (800a768 <__libc_init_array+0x38>)
 800a734:	4c0d      	ldr	r4, [pc, #52]	@ (800a76c <__libc_init_array+0x3c>)
 800a736:	1b64      	subs	r4, r4, r5
 800a738:	10a4      	asrs	r4, r4, #2
 800a73a:	2600      	movs	r6, #0
 800a73c:	42a6      	cmp	r6, r4
 800a73e:	d109      	bne.n	800a754 <__libc_init_array+0x24>
 800a740:	4d0b      	ldr	r5, [pc, #44]	@ (800a770 <__libc_init_array+0x40>)
 800a742:	4c0c      	ldr	r4, [pc, #48]	@ (800a774 <__libc_init_array+0x44>)
 800a744:	f000 fdc6 	bl	800b2d4 <_init>
 800a748:	1b64      	subs	r4, r4, r5
 800a74a:	10a4      	asrs	r4, r4, #2
 800a74c:	2600      	movs	r6, #0
 800a74e:	42a6      	cmp	r6, r4
 800a750:	d105      	bne.n	800a75e <__libc_init_array+0x2e>
 800a752:	bd70      	pop	{r4, r5, r6, pc}
 800a754:	f855 3b04 	ldr.w	r3, [r5], #4
 800a758:	4798      	blx	r3
 800a75a:	3601      	adds	r6, #1
 800a75c:	e7ee      	b.n	800a73c <__libc_init_array+0xc>
 800a75e:	f855 3b04 	ldr.w	r3, [r5], #4
 800a762:	4798      	blx	r3
 800a764:	3601      	adds	r6, #1
 800a766:	e7f2      	b.n	800a74e <__libc_init_array+0x1e>
 800a768:	0800b3dc 	.word	0x0800b3dc
 800a76c:	0800b3dc 	.word	0x0800b3dc
 800a770:	0800b3dc 	.word	0x0800b3dc
 800a774:	0800b3e0 	.word	0x0800b3e0

0800a778 <__retarget_lock_init_recursive>:
 800a778:	4770      	bx	lr

0800a77a <__retarget_lock_acquire_recursive>:
 800a77a:	4770      	bx	lr

0800a77c <__retarget_lock_release_recursive>:
 800a77c:	4770      	bx	lr

0800a77e <memcpy>:
 800a77e:	440a      	add	r2, r1
 800a780:	4291      	cmp	r1, r2
 800a782:	f100 33ff 	add.w	r3, r0, #4294967295
 800a786:	d100      	bne.n	800a78a <memcpy+0xc>
 800a788:	4770      	bx	lr
 800a78a:	b510      	push	{r4, lr}
 800a78c:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a790:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a794:	4291      	cmp	r1, r2
 800a796:	d1f9      	bne.n	800a78c <memcpy+0xe>
 800a798:	bd10      	pop	{r4, pc}
	...

0800a79c <_free_r>:
 800a79c:	b538      	push	{r3, r4, r5, lr}
 800a79e:	4605      	mov	r5, r0
 800a7a0:	2900      	cmp	r1, #0
 800a7a2:	d041      	beq.n	800a828 <_free_r+0x8c>
 800a7a4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a7a8:	1f0c      	subs	r4, r1, #4
 800a7aa:	2b00      	cmp	r3, #0
 800a7ac:	bfb8      	it	lt
 800a7ae:	18e4      	addlt	r4, r4, r3
 800a7b0:	f000 f8e0 	bl	800a974 <__malloc_lock>
 800a7b4:	4a1d      	ldr	r2, [pc, #116]	@ (800a82c <_free_r+0x90>)
 800a7b6:	6813      	ldr	r3, [r2, #0]
 800a7b8:	b933      	cbnz	r3, 800a7c8 <_free_r+0x2c>
 800a7ba:	6063      	str	r3, [r4, #4]
 800a7bc:	6014      	str	r4, [r2, #0]
 800a7be:	4628      	mov	r0, r5
 800a7c0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a7c4:	f000 b8dc 	b.w	800a980 <__malloc_unlock>
 800a7c8:	42a3      	cmp	r3, r4
 800a7ca:	d908      	bls.n	800a7de <_free_r+0x42>
 800a7cc:	6820      	ldr	r0, [r4, #0]
 800a7ce:	1821      	adds	r1, r4, r0
 800a7d0:	428b      	cmp	r3, r1
 800a7d2:	bf01      	itttt	eq
 800a7d4:	6819      	ldreq	r1, [r3, #0]
 800a7d6:	685b      	ldreq	r3, [r3, #4]
 800a7d8:	1809      	addeq	r1, r1, r0
 800a7da:	6021      	streq	r1, [r4, #0]
 800a7dc:	e7ed      	b.n	800a7ba <_free_r+0x1e>
 800a7de:	461a      	mov	r2, r3
 800a7e0:	685b      	ldr	r3, [r3, #4]
 800a7e2:	b10b      	cbz	r3, 800a7e8 <_free_r+0x4c>
 800a7e4:	42a3      	cmp	r3, r4
 800a7e6:	d9fa      	bls.n	800a7de <_free_r+0x42>
 800a7e8:	6811      	ldr	r1, [r2, #0]
 800a7ea:	1850      	adds	r0, r2, r1
 800a7ec:	42a0      	cmp	r0, r4
 800a7ee:	d10b      	bne.n	800a808 <_free_r+0x6c>
 800a7f0:	6820      	ldr	r0, [r4, #0]
 800a7f2:	4401      	add	r1, r0
 800a7f4:	1850      	adds	r0, r2, r1
 800a7f6:	4283      	cmp	r3, r0
 800a7f8:	6011      	str	r1, [r2, #0]
 800a7fa:	d1e0      	bne.n	800a7be <_free_r+0x22>
 800a7fc:	6818      	ldr	r0, [r3, #0]
 800a7fe:	685b      	ldr	r3, [r3, #4]
 800a800:	6053      	str	r3, [r2, #4]
 800a802:	4408      	add	r0, r1
 800a804:	6010      	str	r0, [r2, #0]
 800a806:	e7da      	b.n	800a7be <_free_r+0x22>
 800a808:	d902      	bls.n	800a810 <_free_r+0x74>
 800a80a:	230c      	movs	r3, #12
 800a80c:	602b      	str	r3, [r5, #0]
 800a80e:	e7d6      	b.n	800a7be <_free_r+0x22>
 800a810:	6820      	ldr	r0, [r4, #0]
 800a812:	1821      	adds	r1, r4, r0
 800a814:	428b      	cmp	r3, r1
 800a816:	bf04      	itt	eq
 800a818:	6819      	ldreq	r1, [r3, #0]
 800a81a:	685b      	ldreq	r3, [r3, #4]
 800a81c:	6063      	str	r3, [r4, #4]
 800a81e:	bf04      	itt	eq
 800a820:	1809      	addeq	r1, r1, r0
 800a822:	6021      	streq	r1, [r4, #0]
 800a824:	6054      	str	r4, [r2, #4]
 800a826:	e7ca      	b.n	800a7be <_free_r+0x22>
 800a828:	bd38      	pop	{r3, r4, r5, pc}
 800a82a:	bf00      	nop
 800a82c:	200022e8 	.word	0x200022e8

0800a830 <sbrk_aligned>:
 800a830:	b570      	push	{r4, r5, r6, lr}
 800a832:	4e0f      	ldr	r6, [pc, #60]	@ (800a870 <sbrk_aligned+0x40>)
 800a834:	460c      	mov	r4, r1
 800a836:	6831      	ldr	r1, [r6, #0]
 800a838:	4605      	mov	r5, r0
 800a83a:	b911      	cbnz	r1, 800a842 <sbrk_aligned+0x12>
 800a83c:	f000 fcb6 	bl	800b1ac <_sbrk_r>
 800a840:	6030      	str	r0, [r6, #0]
 800a842:	4621      	mov	r1, r4
 800a844:	4628      	mov	r0, r5
 800a846:	f000 fcb1 	bl	800b1ac <_sbrk_r>
 800a84a:	1c43      	adds	r3, r0, #1
 800a84c:	d103      	bne.n	800a856 <sbrk_aligned+0x26>
 800a84e:	f04f 34ff 	mov.w	r4, #4294967295
 800a852:	4620      	mov	r0, r4
 800a854:	bd70      	pop	{r4, r5, r6, pc}
 800a856:	1cc4      	adds	r4, r0, #3
 800a858:	f024 0403 	bic.w	r4, r4, #3
 800a85c:	42a0      	cmp	r0, r4
 800a85e:	d0f8      	beq.n	800a852 <sbrk_aligned+0x22>
 800a860:	1a21      	subs	r1, r4, r0
 800a862:	4628      	mov	r0, r5
 800a864:	f000 fca2 	bl	800b1ac <_sbrk_r>
 800a868:	3001      	adds	r0, #1
 800a86a:	d1f2      	bne.n	800a852 <sbrk_aligned+0x22>
 800a86c:	e7ef      	b.n	800a84e <sbrk_aligned+0x1e>
 800a86e:	bf00      	nop
 800a870:	200022e4 	.word	0x200022e4

0800a874 <_malloc_r>:
 800a874:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a878:	1ccd      	adds	r5, r1, #3
 800a87a:	f025 0503 	bic.w	r5, r5, #3
 800a87e:	3508      	adds	r5, #8
 800a880:	2d0c      	cmp	r5, #12
 800a882:	bf38      	it	cc
 800a884:	250c      	movcc	r5, #12
 800a886:	2d00      	cmp	r5, #0
 800a888:	4606      	mov	r6, r0
 800a88a:	db01      	blt.n	800a890 <_malloc_r+0x1c>
 800a88c:	42a9      	cmp	r1, r5
 800a88e:	d904      	bls.n	800a89a <_malloc_r+0x26>
 800a890:	230c      	movs	r3, #12
 800a892:	6033      	str	r3, [r6, #0]
 800a894:	2000      	movs	r0, #0
 800a896:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a89a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800a970 <_malloc_r+0xfc>
 800a89e:	f000 f869 	bl	800a974 <__malloc_lock>
 800a8a2:	f8d8 3000 	ldr.w	r3, [r8]
 800a8a6:	461c      	mov	r4, r3
 800a8a8:	bb44      	cbnz	r4, 800a8fc <_malloc_r+0x88>
 800a8aa:	4629      	mov	r1, r5
 800a8ac:	4630      	mov	r0, r6
 800a8ae:	f7ff ffbf 	bl	800a830 <sbrk_aligned>
 800a8b2:	1c43      	adds	r3, r0, #1
 800a8b4:	4604      	mov	r4, r0
 800a8b6:	d158      	bne.n	800a96a <_malloc_r+0xf6>
 800a8b8:	f8d8 4000 	ldr.w	r4, [r8]
 800a8bc:	4627      	mov	r7, r4
 800a8be:	2f00      	cmp	r7, #0
 800a8c0:	d143      	bne.n	800a94a <_malloc_r+0xd6>
 800a8c2:	2c00      	cmp	r4, #0
 800a8c4:	d04b      	beq.n	800a95e <_malloc_r+0xea>
 800a8c6:	6823      	ldr	r3, [r4, #0]
 800a8c8:	4639      	mov	r1, r7
 800a8ca:	4630      	mov	r0, r6
 800a8cc:	eb04 0903 	add.w	r9, r4, r3
 800a8d0:	f000 fc6c 	bl	800b1ac <_sbrk_r>
 800a8d4:	4581      	cmp	r9, r0
 800a8d6:	d142      	bne.n	800a95e <_malloc_r+0xea>
 800a8d8:	6821      	ldr	r1, [r4, #0]
 800a8da:	1a6d      	subs	r5, r5, r1
 800a8dc:	4629      	mov	r1, r5
 800a8de:	4630      	mov	r0, r6
 800a8e0:	f7ff ffa6 	bl	800a830 <sbrk_aligned>
 800a8e4:	3001      	adds	r0, #1
 800a8e6:	d03a      	beq.n	800a95e <_malloc_r+0xea>
 800a8e8:	6823      	ldr	r3, [r4, #0]
 800a8ea:	442b      	add	r3, r5
 800a8ec:	6023      	str	r3, [r4, #0]
 800a8ee:	f8d8 3000 	ldr.w	r3, [r8]
 800a8f2:	685a      	ldr	r2, [r3, #4]
 800a8f4:	bb62      	cbnz	r2, 800a950 <_malloc_r+0xdc>
 800a8f6:	f8c8 7000 	str.w	r7, [r8]
 800a8fa:	e00f      	b.n	800a91c <_malloc_r+0xa8>
 800a8fc:	6822      	ldr	r2, [r4, #0]
 800a8fe:	1b52      	subs	r2, r2, r5
 800a900:	d420      	bmi.n	800a944 <_malloc_r+0xd0>
 800a902:	2a0b      	cmp	r2, #11
 800a904:	d917      	bls.n	800a936 <_malloc_r+0xc2>
 800a906:	1961      	adds	r1, r4, r5
 800a908:	42a3      	cmp	r3, r4
 800a90a:	6025      	str	r5, [r4, #0]
 800a90c:	bf18      	it	ne
 800a90e:	6059      	strne	r1, [r3, #4]
 800a910:	6863      	ldr	r3, [r4, #4]
 800a912:	bf08      	it	eq
 800a914:	f8c8 1000 	streq.w	r1, [r8]
 800a918:	5162      	str	r2, [r4, r5]
 800a91a:	604b      	str	r3, [r1, #4]
 800a91c:	4630      	mov	r0, r6
 800a91e:	f000 f82f 	bl	800a980 <__malloc_unlock>
 800a922:	f104 000b 	add.w	r0, r4, #11
 800a926:	1d23      	adds	r3, r4, #4
 800a928:	f020 0007 	bic.w	r0, r0, #7
 800a92c:	1ac2      	subs	r2, r0, r3
 800a92e:	bf1c      	itt	ne
 800a930:	1a1b      	subne	r3, r3, r0
 800a932:	50a3      	strne	r3, [r4, r2]
 800a934:	e7af      	b.n	800a896 <_malloc_r+0x22>
 800a936:	6862      	ldr	r2, [r4, #4]
 800a938:	42a3      	cmp	r3, r4
 800a93a:	bf0c      	ite	eq
 800a93c:	f8c8 2000 	streq.w	r2, [r8]
 800a940:	605a      	strne	r2, [r3, #4]
 800a942:	e7eb      	b.n	800a91c <_malloc_r+0xa8>
 800a944:	4623      	mov	r3, r4
 800a946:	6864      	ldr	r4, [r4, #4]
 800a948:	e7ae      	b.n	800a8a8 <_malloc_r+0x34>
 800a94a:	463c      	mov	r4, r7
 800a94c:	687f      	ldr	r7, [r7, #4]
 800a94e:	e7b6      	b.n	800a8be <_malloc_r+0x4a>
 800a950:	461a      	mov	r2, r3
 800a952:	685b      	ldr	r3, [r3, #4]
 800a954:	42a3      	cmp	r3, r4
 800a956:	d1fb      	bne.n	800a950 <_malloc_r+0xdc>
 800a958:	2300      	movs	r3, #0
 800a95a:	6053      	str	r3, [r2, #4]
 800a95c:	e7de      	b.n	800a91c <_malloc_r+0xa8>
 800a95e:	230c      	movs	r3, #12
 800a960:	6033      	str	r3, [r6, #0]
 800a962:	4630      	mov	r0, r6
 800a964:	f000 f80c 	bl	800a980 <__malloc_unlock>
 800a968:	e794      	b.n	800a894 <_malloc_r+0x20>
 800a96a:	6005      	str	r5, [r0, #0]
 800a96c:	e7d6      	b.n	800a91c <_malloc_r+0xa8>
 800a96e:	bf00      	nop
 800a970:	200022e8 	.word	0x200022e8

0800a974 <__malloc_lock>:
 800a974:	4801      	ldr	r0, [pc, #4]	@ (800a97c <__malloc_lock+0x8>)
 800a976:	f7ff bf00 	b.w	800a77a <__retarget_lock_acquire_recursive>
 800a97a:	bf00      	nop
 800a97c:	200022e0 	.word	0x200022e0

0800a980 <__malloc_unlock>:
 800a980:	4801      	ldr	r0, [pc, #4]	@ (800a988 <__malloc_unlock+0x8>)
 800a982:	f7ff befb 	b.w	800a77c <__retarget_lock_release_recursive>
 800a986:	bf00      	nop
 800a988:	200022e0 	.word	0x200022e0

0800a98c <__sfputc_r>:
 800a98c:	6893      	ldr	r3, [r2, #8]
 800a98e:	3b01      	subs	r3, #1
 800a990:	2b00      	cmp	r3, #0
 800a992:	b410      	push	{r4}
 800a994:	6093      	str	r3, [r2, #8]
 800a996:	da08      	bge.n	800a9aa <__sfputc_r+0x1e>
 800a998:	6994      	ldr	r4, [r2, #24]
 800a99a:	42a3      	cmp	r3, r4
 800a99c:	db01      	blt.n	800a9a2 <__sfputc_r+0x16>
 800a99e:	290a      	cmp	r1, #10
 800a9a0:	d103      	bne.n	800a9aa <__sfputc_r+0x1e>
 800a9a2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a9a6:	f000 bb6d 	b.w	800b084 <__swbuf_r>
 800a9aa:	6813      	ldr	r3, [r2, #0]
 800a9ac:	1c58      	adds	r0, r3, #1
 800a9ae:	6010      	str	r0, [r2, #0]
 800a9b0:	7019      	strb	r1, [r3, #0]
 800a9b2:	4608      	mov	r0, r1
 800a9b4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a9b8:	4770      	bx	lr

0800a9ba <__sfputs_r>:
 800a9ba:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a9bc:	4606      	mov	r6, r0
 800a9be:	460f      	mov	r7, r1
 800a9c0:	4614      	mov	r4, r2
 800a9c2:	18d5      	adds	r5, r2, r3
 800a9c4:	42ac      	cmp	r4, r5
 800a9c6:	d101      	bne.n	800a9cc <__sfputs_r+0x12>
 800a9c8:	2000      	movs	r0, #0
 800a9ca:	e007      	b.n	800a9dc <__sfputs_r+0x22>
 800a9cc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a9d0:	463a      	mov	r2, r7
 800a9d2:	4630      	mov	r0, r6
 800a9d4:	f7ff ffda 	bl	800a98c <__sfputc_r>
 800a9d8:	1c43      	adds	r3, r0, #1
 800a9da:	d1f3      	bne.n	800a9c4 <__sfputs_r+0xa>
 800a9dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a9e0 <_vfiprintf_r>:
 800a9e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a9e4:	460d      	mov	r5, r1
 800a9e6:	b09d      	sub	sp, #116	@ 0x74
 800a9e8:	4614      	mov	r4, r2
 800a9ea:	4698      	mov	r8, r3
 800a9ec:	4606      	mov	r6, r0
 800a9ee:	b118      	cbz	r0, 800a9f8 <_vfiprintf_r+0x18>
 800a9f0:	6a03      	ldr	r3, [r0, #32]
 800a9f2:	b90b      	cbnz	r3, 800a9f8 <_vfiprintf_r+0x18>
 800a9f4:	f7ff fdbc 	bl	800a570 <__sinit>
 800a9f8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a9fa:	07d9      	lsls	r1, r3, #31
 800a9fc:	d405      	bmi.n	800aa0a <_vfiprintf_r+0x2a>
 800a9fe:	89ab      	ldrh	r3, [r5, #12]
 800aa00:	059a      	lsls	r2, r3, #22
 800aa02:	d402      	bmi.n	800aa0a <_vfiprintf_r+0x2a>
 800aa04:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800aa06:	f7ff feb8 	bl	800a77a <__retarget_lock_acquire_recursive>
 800aa0a:	89ab      	ldrh	r3, [r5, #12]
 800aa0c:	071b      	lsls	r3, r3, #28
 800aa0e:	d501      	bpl.n	800aa14 <_vfiprintf_r+0x34>
 800aa10:	692b      	ldr	r3, [r5, #16]
 800aa12:	b99b      	cbnz	r3, 800aa3c <_vfiprintf_r+0x5c>
 800aa14:	4629      	mov	r1, r5
 800aa16:	4630      	mov	r0, r6
 800aa18:	f000 fb72 	bl	800b100 <__swsetup_r>
 800aa1c:	b170      	cbz	r0, 800aa3c <_vfiprintf_r+0x5c>
 800aa1e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800aa20:	07dc      	lsls	r4, r3, #31
 800aa22:	d504      	bpl.n	800aa2e <_vfiprintf_r+0x4e>
 800aa24:	f04f 30ff 	mov.w	r0, #4294967295
 800aa28:	b01d      	add	sp, #116	@ 0x74
 800aa2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aa2e:	89ab      	ldrh	r3, [r5, #12]
 800aa30:	0598      	lsls	r0, r3, #22
 800aa32:	d4f7      	bmi.n	800aa24 <_vfiprintf_r+0x44>
 800aa34:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800aa36:	f7ff fea1 	bl	800a77c <__retarget_lock_release_recursive>
 800aa3a:	e7f3      	b.n	800aa24 <_vfiprintf_r+0x44>
 800aa3c:	2300      	movs	r3, #0
 800aa3e:	9309      	str	r3, [sp, #36]	@ 0x24
 800aa40:	2320      	movs	r3, #32
 800aa42:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800aa46:	f8cd 800c 	str.w	r8, [sp, #12]
 800aa4a:	2330      	movs	r3, #48	@ 0x30
 800aa4c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800abfc <_vfiprintf_r+0x21c>
 800aa50:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800aa54:	f04f 0901 	mov.w	r9, #1
 800aa58:	4623      	mov	r3, r4
 800aa5a:	469a      	mov	sl, r3
 800aa5c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800aa60:	b10a      	cbz	r2, 800aa66 <_vfiprintf_r+0x86>
 800aa62:	2a25      	cmp	r2, #37	@ 0x25
 800aa64:	d1f9      	bne.n	800aa5a <_vfiprintf_r+0x7a>
 800aa66:	ebba 0b04 	subs.w	fp, sl, r4
 800aa6a:	d00b      	beq.n	800aa84 <_vfiprintf_r+0xa4>
 800aa6c:	465b      	mov	r3, fp
 800aa6e:	4622      	mov	r2, r4
 800aa70:	4629      	mov	r1, r5
 800aa72:	4630      	mov	r0, r6
 800aa74:	f7ff ffa1 	bl	800a9ba <__sfputs_r>
 800aa78:	3001      	adds	r0, #1
 800aa7a:	f000 80a7 	beq.w	800abcc <_vfiprintf_r+0x1ec>
 800aa7e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800aa80:	445a      	add	r2, fp
 800aa82:	9209      	str	r2, [sp, #36]	@ 0x24
 800aa84:	f89a 3000 	ldrb.w	r3, [sl]
 800aa88:	2b00      	cmp	r3, #0
 800aa8a:	f000 809f 	beq.w	800abcc <_vfiprintf_r+0x1ec>
 800aa8e:	2300      	movs	r3, #0
 800aa90:	f04f 32ff 	mov.w	r2, #4294967295
 800aa94:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800aa98:	f10a 0a01 	add.w	sl, sl, #1
 800aa9c:	9304      	str	r3, [sp, #16]
 800aa9e:	9307      	str	r3, [sp, #28]
 800aaa0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800aaa4:	931a      	str	r3, [sp, #104]	@ 0x68
 800aaa6:	4654      	mov	r4, sl
 800aaa8:	2205      	movs	r2, #5
 800aaaa:	f814 1b01 	ldrb.w	r1, [r4], #1
 800aaae:	4853      	ldr	r0, [pc, #332]	@ (800abfc <_vfiprintf_r+0x21c>)
 800aab0:	f7f5 fb8e 	bl	80001d0 <memchr>
 800aab4:	9a04      	ldr	r2, [sp, #16]
 800aab6:	b9d8      	cbnz	r0, 800aaf0 <_vfiprintf_r+0x110>
 800aab8:	06d1      	lsls	r1, r2, #27
 800aaba:	bf44      	itt	mi
 800aabc:	2320      	movmi	r3, #32
 800aabe:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800aac2:	0713      	lsls	r3, r2, #28
 800aac4:	bf44      	itt	mi
 800aac6:	232b      	movmi	r3, #43	@ 0x2b
 800aac8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800aacc:	f89a 3000 	ldrb.w	r3, [sl]
 800aad0:	2b2a      	cmp	r3, #42	@ 0x2a
 800aad2:	d015      	beq.n	800ab00 <_vfiprintf_r+0x120>
 800aad4:	9a07      	ldr	r2, [sp, #28]
 800aad6:	4654      	mov	r4, sl
 800aad8:	2000      	movs	r0, #0
 800aada:	f04f 0c0a 	mov.w	ip, #10
 800aade:	4621      	mov	r1, r4
 800aae0:	f811 3b01 	ldrb.w	r3, [r1], #1
 800aae4:	3b30      	subs	r3, #48	@ 0x30
 800aae6:	2b09      	cmp	r3, #9
 800aae8:	d94b      	bls.n	800ab82 <_vfiprintf_r+0x1a2>
 800aaea:	b1b0      	cbz	r0, 800ab1a <_vfiprintf_r+0x13a>
 800aaec:	9207      	str	r2, [sp, #28]
 800aaee:	e014      	b.n	800ab1a <_vfiprintf_r+0x13a>
 800aaf0:	eba0 0308 	sub.w	r3, r0, r8
 800aaf4:	fa09 f303 	lsl.w	r3, r9, r3
 800aaf8:	4313      	orrs	r3, r2
 800aafa:	9304      	str	r3, [sp, #16]
 800aafc:	46a2      	mov	sl, r4
 800aafe:	e7d2      	b.n	800aaa6 <_vfiprintf_r+0xc6>
 800ab00:	9b03      	ldr	r3, [sp, #12]
 800ab02:	1d19      	adds	r1, r3, #4
 800ab04:	681b      	ldr	r3, [r3, #0]
 800ab06:	9103      	str	r1, [sp, #12]
 800ab08:	2b00      	cmp	r3, #0
 800ab0a:	bfbb      	ittet	lt
 800ab0c:	425b      	neglt	r3, r3
 800ab0e:	f042 0202 	orrlt.w	r2, r2, #2
 800ab12:	9307      	strge	r3, [sp, #28]
 800ab14:	9307      	strlt	r3, [sp, #28]
 800ab16:	bfb8      	it	lt
 800ab18:	9204      	strlt	r2, [sp, #16]
 800ab1a:	7823      	ldrb	r3, [r4, #0]
 800ab1c:	2b2e      	cmp	r3, #46	@ 0x2e
 800ab1e:	d10a      	bne.n	800ab36 <_vfiprintf_r+0x156>
 800ab20:	7863      	ldrb	r3, [r4, #1]
 800ab22:	2b2a      	cmp	r3, #42	@ 0x2a
 800ab24:	d132      	bne.n	800ab8c <_vfiprintf_r+0x1ac>
 800ab26:	9b03      	ldr	r3, [sp, #12]
 800ab28:	1d1a      	adds	r2, r3, #4
 800ab2a:	681b      	ldr	r3, [r3, #0]
 800ab2c:	9203      	str	r2, [sp, #12]
 800ab2e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800ab32:	3402      	adds	r4, #2
 800ab34:	9305      	str	r3, [sp, #20]
 800ab36:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800ac0c <_vfiprintf_r+0x22c>
 800ab3a:	7821      	ldrb	r1, [r4, #0]
 800ab3c:	2203      	movs	r2, #3
 800ab3e:	4650      	mov	r0, sl
 800ab40:	f7f5 fb46 	bl	80001d0 <memchr>
 800ab44:	b138      	cbz	r0, 800ab56 <_vfiprintf_r+0x176>
 800ab46:	9b04      	ldr	r3, [sp, #16]
 800ab48:	eba0 000a 	sub.w	r0, r0, sl
 800ab4c:	2240      	movs	r2, #64	@ 0x40
 800ab4e:	4082      	lsls	r2, r0
 800ab50:	4313      	orrs	r3, r2
 800ab52:	3401      	adds	r4, #1
 800ab54:	9304      	str	r3, [sp, #16]
 800ab56:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ab5a:	4829      	ldr	r0, [pc, #164]	@ (800ac00 <_vfiprintf_r+0x220>)
 800ab5c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800ab60:	2206      	movs	r2, #6
 800ab62:	f7f5 fb35 	bl	80001d0 <memchr>
 800ab66:	2800      	cmp	r0, #0
 800ab68:	d03f      	beq.n	800abea <_vfiprintf_r+0x20a>
 800ab6a:	4b26      	ldr	r3, [pc, #152]	@ (800ac04 <_vfiprintf_r+0x224>)
 800ab6c:	bb1b      	cbnz	r3, 800abb6 <_vfiprintf_r+0x1d6>
 800ab6e:	9b03      	ldr	r3, [sp, #12]
 800ab70:	3307      	adds	r3, #7
 800ab72:	f023 0307 	bic.w	r3, r3, #7
 800ab76:	3308      	adds	r3, #8
 800ab78:	9303      	str	r3, [sp, #12]
 800ab7a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ab7c:	443b      	add	r3, r7
 800ab7e:	9309      	str	r3, [sp, #36]	@ 0x24
 800ab80:	e76a      	b.n	800aa58 <_vfiprintf_r+0x78>
 800ab82:	fb0c 3202 	mla	r2, ip, r2, r3
 800ab86:	460c      	mov	r4, r1
 800ab88:	2001      	movs	r0, #1
 800ab8a:	e7a8      	b.n	800aade <_vfiprintf_r+0xfe>
 800ab8c:	2300      	movs	r3, #0
 800ab8e:	3401      	adds	r4, #1
 800ab90:	9305      	str	r3, [sp, #20]
 800ab92:	4619      	mov	r1, r3
 800ab94:	f04f 0c0a 	mov.w	ip, #10
 800ab98:	4620      	mov	r0, r4
 800ab9a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ab9e:	3a30      	subs	r2, #48	@ 0x30
 800aba0:	2a09      	cmp	r2, #9
 800aba2:	d903      	bls.n	800abac <_vfiprintf_r+0x1cc>
 800aba4:	2b00      	cmp	r3, #0
 800aba6:	d0c6      	beq.n	800ab36 <_vfiprintf_r+0x156>
 800aba8:	9105      	str	r1, [sp, #20]
 800abaa:	e7c4      	b.n	800ab36 <_vfiprintf_r+0x156>
 800abac:	fb0c 2101 	mla	r1, ip, r1, r2
 800abb0:	4604      	mov	r4, r0
 800abb2:	2301      	movs	r3, #1
 800abb4:	e7f0      	b.n	800ab98 <_vfiprintf_r+0x1b8>
 800abb6:	ab03      	add	r3, sp, #12
 800abb8:	9300      	str	r3, [sp, #0]
 800abba:	462a      	mov	r2, r5
 800abbc:	4b12      	ldr	r3, [pc, #72]	@ (800ac08 <_vfiprintf_r+0x228>)
 800abbe:	a904      	add	r1, sp, #16
 800abc0:	4630      	mov	r0, r6
 800abc2:	f3af 8000 	nop.w
 800abc6:	4607      	mov	r7, r0
 800abc8:	1c78      	adds	r0, r7, #1
 800abca:	d1d6      	bne.n	800ab7a <_vfiprintf_r+0x19a>
 800abcc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800abce:	07d9      	lsls	r1, r3, #31
 800abd0:	d405      	bmi.n	800abde <_vfiprintf_r+0x1fe>
 800abd2:	89ab      	ldrh	r3, [r5, #12]
 800abd4:	059a      	lsls	r2, r3, #22
 800abd6:	d402      	bmi.n	800abde <_vfiprintf_r+0x1fe>
 800abd8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800abda:	f7ff fdcf 	bl	800a77c <__retarget_lock_release_recursive>
 800abde:	89ab      	ldrh	r3, [r5, #12]
 800abe0:	065b      	lsls	r3, r3, #25
 800abe2:	f53f af1f 	bmi.w	800aa24 <_vfiprintf_r+0x44>
 800abe6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800abe8:	e71e      	b.n	800aa28 <_vfiprintf_r+0x48>
 800abea:	ab03      	add	r3, sp, #12
 800abec:	9300      	str	r3, [sp, #0]
 800abee:	462a      	mov	r2, r5
 800abf0:	4b05      	ldr	r3, [pc, #20]	@ (800ac08 <_vfiprintf_r+0x228>)
 800abf2:	a904      	add	r1, sp, #16
 800abf4:	4630      	mov	r0, r6
 800abf6:	f000 f879 	bl	800acec <_printf_i>
 800abfa:	e7e4      	b.n	800abc6 <_vfiprintf_r+0x1e6>
 800abfc:	0800b3a0 	.word	0x0800b3a0
 800ac00:	0800b3aa 	.word	0x0800b3aa
 800ac04:	00000000 	.word	0x00000000
 800ac08:	0800a9bb 	.word	0x0800a9bb
 800ac0c:	0800b3a6 	.word	0x0800b3a6

0800ac10 <_printf_common>:
 800ac10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ac14:	4616      	mov	r6, r2
 800ac16:	4698      	mov	r8, r3
 800ac18:	688a      	ldr	r2, [r1, #8]
 800ac1a:	690b      	ldr	r3, [r1, #16]
 800ac1c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800ac20:	4293      	cmp	r3, r2
 800ac22:	bfb8      	it	lt
 800ac24:	4613      	movlt	r3, r2
 800ac26:	6033      	str	r3, [r6, #0]
 800ac28:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800ac2c:	4607      	mov	r7, r0
 800ac2e:	460c      	mov	r4, r1
 800ac30:	b10a      	cbz	r2, 800ac36 <_printf_common+0x26>
 800ac32:	3301      	adds	r3, #1
 800ac34:	6033      	str	r3, [r6, #0]
 800ac36:	6823      	ldr	r3, [r4, #0]
 800ac38:	0699      	lsls	r1, r3, #26
 800ac3a:	bf42      	ittt	mi
 800ac3c:	6833      	ldrmi	r3, [r6, #0]
 800ac3e:	3302      	addmi	r3, #2
 800ac40:	6033      	strmi	r3, [r6, #0]
 800ac42:	6825      	ldr	r5, [r4, #0]
 800ac44:	f015 0506 	ands.w	r5, r5, #6
 800ac48:	d106      	bne.n	800ac58 <_printf_common+0x48>
 800ac4a:	f104 0a19 	add.w	sl, r4, #25
 800ac4e:	68e3      	ldr	r3, [r4, #12]
 800ac50:	6832      	ldr	r2, [r6, #0]
 800ac52:	1a9b      	subs	r3, r3, r2
 800ac54:	42ab      	cmp	r3, r5
 800ac56:	dc26      	bgt.n	800aca6 <_printf_common+0x96>
 800ac58:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800ac5c:	6822      	ldr	r2, [r4, #0]
 800ac5e:	3b00      	subs	r3, #0
 800ac60:	bf18      	it	ne
 800ac62:	2301      	movne	r3, #1
 800ac64:	0692      	lsls	r2, r2, #26
 800ac66:	d42b      	bmi.n	800acc0 <_printf_common+0xb0>
 800ac68:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800ac6c:	4641      	mov	r1, r8
 800ac6e:	4638      	mov	r0, r7
 800ac70:	47c8      	blx	r9
 800ac72:	3001      	adds	r0, #1
 800ac74:	d01e      	beq.n	800acb4 <_printf_common+0xa4>
 800ac76:	6823      	ldr	r3, [r4, #0]
 800ac78:	6922      	ldr	r2, [r4, #16]
 800ac7a:	f003 0306 	and.w	r3, r3, #6
 800ac7e:	2b04      	cmp	r3, #4
 800ac80:	bf02      	ittt	eq
 800ac82:	68e5      	ldreq	r5, [r4, #12]
 800ac84:	6833      	ldreq	r3, [r6, #0]
 800ac86:	1aed      	subeq	r5, r5, r3
 800ac88:	68a3      	ldr	r3, [r4, #8]
 800ac8a:	bf0c      	ite	eq
 800ac8c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800ac90:	2500      	movne	r5, #0
 800ac92:	4293      	cmp	r3, r2
 800ac94:	bfc4      	itt	gt
 800ac96:	1a9b      	subgt	r3, r3, r2
 800ac98:	18ed      	addgt	r5, r5, r3
 800ac9a:	2600      	movs	r6, #0
 800ac9c:	341a      	adds	r4, #26
 800ac9e:	42b5      	cmp	r5, r6
 800aca0:	d11a      	bne.n	800acd8 <_printf_common+0xc8>
 800aca2:	2000      	movs	r0, #0
 800aca4:	e008      	b.n	800acb8 <_printf_common+0xa8>
 800aca6:	2301      	movs	r3, #1
 800aca8:	4652      	mov	r2, sl
 800acaa:	4641      	mov	r1, r8
 800acac:	4638      	mov	r0, r7
 800acae:	47c8      	blx	r9
 800acb0:	3001      	adds	r0, #1
 800acb2:	d103      	bne.n	800acbc <_printf_common+0xac>
 800acb4:	f04f 30ff 	mov.w	r0, #4294967295
 800acb8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800acbc:	3501      	adds	r5, #1
 800acbe:	e7c6      	b.n	800ac4e <_printf_common+0x3e>
 800acc0:	18e1      	adds	r1, r4, r3
 800acc2:	1c5a      	adds	r2, r3, #1
 800acc4:	2030      	movs	r0, #48	@ 0x30
 800acc6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800acca:	4422      	add	r2, r4
 800accc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800acd0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800acd4:	3302      	adds	r3, #2
 800acd6:	e7c7      	b.n	800ac68 <_printf_common+0x58>
 800acd8:	2301      	movs	r3, #1
 800acda:	4622      	mov	r2, r4
 800acdc:	4641      	mov	r1, r8
 800acde:	4638      	mov	r0, r7
 800ace0:	47c8      	blx	r9
 800ace2:	3001      	adds	r0, #1
 800ace4:	d0e6      	beq.n	800acb4 <_printf_common+0xa4>
 800ace6:	3601      	adds	r6, #1
 800ace8:	e7d9      	b.n	800ac9e <_printf_common+0x8e>
	...

0800acec <_printf_i>:
 800acec:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800acf0:	7e0f      	ldrb	r7, [r1, #24]
 800acf2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800acf4:	2f78      	cmp	r7, #120	@ 0x78
 800acf6:	4691      	mov	r9, r2
 800acf8:	4680      	mov	r8, r0
 800acfa:	460c      	mov	r4, r1
 800acfc:	469a      	mov	sl, r3
 800acfe:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800ad02:	d807      	bhi.n	800ad14 <_printf_i+0x28>
 800ad04:	2f62      	cmp	r7, #98	@ 0x62
 800ad06:	d80a      	bhi.n	800ad1e <_printf_i+0x32>
 800ad08:	2f00      	cmp	r7, #0
 800ad0a:	f000 80d2 	beq.w	800aeb2 <_printf_i+0x1c6>
 800ad0e:	2f58      	cmp	r7, #88	@ 0x58
 800ad10:	f000 80b9 	beq.w	800ae86 <_printf_i+0x19a>
 800ad14:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ad18:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800ad1c:	e03a      	b.n	800ad94 <_printf_i+0xa8>
 800ad1e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800ad22:	2b15      	cmp	r3, #21
 800ad24:	d8f6      	bhi.n	800ad14 <_printf_i+0x28>
 800ad26:	a101      	add	r1, pc, #4	@ (adr r1, 800ad2c <_printf_i+0x40>)
 800ad28:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800ad2c:	0800ad85 	.word	0x0800ad85
 800ad30:	0800ad99 	.word	0x0800ad99
 800ad34:	0800ad15 	.word	0x0800ad15
 800ad38:	0800ad15 	.word	0x0800ad15
 800ad3c:	0800ad15 	.word	0x0800ad15
 800ad40:	0800ad15 	.word	0x0800ad15
 800ad44:	0800ad99 	.word	0x0800ad99
 800ad48:	0800ad15 	.word	0x0800ad15
 800ad4c:	0800ad15 	.word	0x0800ad15
 800ad50:	0800ad15 	.word	0x0800ad15
 800ad54:	0800ad15 	.word	0x0800ad15
 800ad58:	0800ae99 	.word	0x0800ae99
 800ad5c:	0800adc3 	.word	0x0800adc3
 800ad60:	0800ae53 	.word	0x0800ae53
 800ad64:	0800ad15 	.word	0x0800ad15
 800ad68:	0800ad15 	.word	0x0800ad15
 800ad6c:	0800aebb 	.word	0x0800aebb
 800ad70:	0800ad15 	.word	0x0800ad15
 800ad74:	0800adc3 	.word	0x0800adc3
 800ad78:	0800ad15 	.word	0x0800ad15
 800ad7c:	0800ad15 	.word	0x0800ad15
 800ad80:	0800ae5b 	.word	0x0800ae5b
 800ad84:	6833      	ldr	r3, [r6, #0]
 800ad86:	1d1a      	adds	r2, r3, #4
 800ad88:	681b      	ldr	r3, [r3, #0]
 800ad8a:	6032      	str	r2, [r6, #0]
 800ad8c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ad90:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800ad94:	2301      	movs	r3, #1
 800ad96:	e09d      	b.n	800aed4 <_printf_i+0x1e8>
 800ad98:	6833      	ldr	r3, [r6, #0]
 800ad9a:	6820      	ldr	r0, [r4, #0]
 800ad9c:	1d19      	adds	r1, r3, #4
 800ad9e:	6031      	str	r1, [r6, #0]
 800ada0:	0606      	lsls	r6, r0, #24
 800ada2:	d501      	bpl.n	800ada8 <_printf_i+0xbc>
 800ada4:	681d      	ldr	r5, [r3, #0]
 800ada6:	e003      	b.n	800adb0 <_printf_i+0xc4>
 800ada8:	0645      	lsls	r5, r0, #25
 800adaa:	d5fb      	bpl.n	800ada4 <_printf_i+0xb8>
 800adac:	f9b3 5000 	ldrsh.w	r5, [r3]
 800adb0:	2d00      	cmp	r5, #0
 800adb2:	da03      	bge.n	800adbc <_printf_i+0xd0>
 800adb4:	232d      	movs	r3, #45	@ 0x2d
 800adb6:	426d      	negs	r5, r5
 800adb8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800adbc:	4859      	ldr	r0, [pc, #356]	@ (800af24 <_printf_i+0x238>)
 800adbe:	230a      	movs	r3, #10
 800adc0:	e011      	b.n	800ade6 <_printf_i+0xfa>
 800adc2:	6821      	ldr	r1, [r4, #0]
 800adc4:	6833      	ldr	r3, [r6, #0]
 800adc6:	0608      	lsls	r0, r1, #24
 800adc8:	f853 5b04 	ldr.w	r5, [r3], #4
 800adcc:	d402      	bmi.n	800add4 <_printf_i+0xe8>
 800adce:	0649      	lsls	r1, r1, #25
 800add0:	bf48      	it	mi
 800add2:	b2ad      	uxthmi	r5, r5
 800add4:	2f6f      	cmp	r7, #111	@ 0x6f
 800add6:	4853      	ldr	r0, [pc, #332]	@ (800af24 <_printf_i+0x238>)
 800add8:	6033      	str	r3, [r6, #0]
 800adda:	bf14      	ite	ne
 800addc:	230a      	movne	r3, #10
 800adde:	2308      	moveq	r3, #8
 800ade0:	2100      	movs	r1, #0
 800ade2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800ade6:	6866      	ldr	r6, [r4, #4]
 800ade8:	60a6      	str	r6, [r4, #8]
 800adea:	2e00      	cmp	r6, #0
 800adec:	bfa2      	ittt	ge
 800adee:	6821      	ldrge	r1, [r4, #0]
 800adf0:	f021 0104 	bicge.w	r1, r1, #4
 800adf4:	6021      	strge	r1, [r4, #0]
 800adf6:	b90d      	cbnz	r5, 800adfc <_printf_i+0x110>
 800adf8:	2e00      	cmp	r6, #0
 800adfa:	d04b      	beq.n	800ae94 <_printf_i+0x1a8>
 800adfc:	4616      	mov	r6, r2
 800adfe:	fbb5 f1f3 	udiv	r1, r5, r3
 800ae02:	fb03 5711 	mls	r7, r3, r1, r5
 800ae06:	5dc7      	ldrb	r7, [r0, r7]
 800ae08:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800ae0c:	462f      	mov	r7, r5
 800ae0e:	42bb      	cmp	r3, r7
 800ae10:	460d      	mov	r5, r1
 800ae12:	d9f4      	bls.n	800adfe <_printf_i+0x112>
 800ae14:	2b08      	cmp	r3, #8
 800ae16:	d10b      	bne.n	800ae30 <_printf_i+0x144>
 800ae18:	6823      	ldr	r3, [r4, #0]
 800ae1a:	07df      	lsls	r7, r3, #31
 800ae1c:	d508      	bpl.n	800ae30 <_printf_i+0x144>
 800ae1e:	6923      	ldr	r3, [r4, #16]
 800ae20:	6861      	ldr	r1, [r4, #4]
 800ae22:	4299      	cmp	r1, r3
 800ae24:	bfde      	ittt	le
 800ae26:	2330      	movle	r3, #48	@ 0x30
 800ae28:	f806 3c01 	strble.w	r3, [r6, #-1]
 800ae2c:	f106 36ff 	addle.w	r6, r6, #4294967295
 800ae30:	1b92      	subs	r2, r2, r6
 800ae32:	6122      	str	r2, [r4, #16]
 800ae34:	f8cd a000 	str.w	sl, [sp]
 800ae38:	464b      	mov	r3, r9
 800ae3a:	aa03      	add	r2, sp, #12
 800ae3c:	4621      	mov	r1, r4
 800ae3e:	4640      	mov	r0, r8
 800ae40:	f7ff fee6 	bl	800ac10 <_printf_common>
 800ae44:	3001      	adds	r0, #1
 800ae46:	d14a      	bne.n	800aede <_printf_i+0x1f2>
 800ae48:	f04f 30ff 	mov.w	r0, #4294967295
 800ae4c:	b004      	add	sp, #16
 800ae4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ae52:	6823      	ldr	r3, [r4, #0]
 800ae54:	f043 0320 	orr.w	r3, r3, #32
 800ae58:	6023      	str	r3, [r4, #0]
 800ae5a:	4833      	ldr	r0, [pc, #204]	@ (800af28 <_printf_i+0x23c>)
 800ae5c:	2778      	movs	r7, #120	@ 0x78
 800ae5e:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800ae62:	6823      	ldr	r3, [r4, #0]
 800ae64:	6831      	ldr	r1, [r6, #0]
 800ae66:	061f      	lsls	r7, r3, #24
 800ae68:	f851 5b04 	ldr.w	r5, [r1], #4
 800ae6c:	d402      	bmi.n	800ae74 <_printf_i+0x188>
 800ae6e:	065f      	lsls	r7, r3, #25
 800ae70:	bf48      	it	mi
 800ae72:	b2ad      	uxthmi	r5, r5
 800ae74:	6031      	str	r1, [r6, #0]
 800ae76:	07d9      	lsls	r1, r3, #31
 800ae78:	bf44      	itt	mi
 800ae7a:	f043 0320 	orrmi.w	r3, r3, #32
 800ae7e:	6023      	strmi	r3, [r4, #0]
 800ae80:	b11d      	cbz	r5, 800ae8a <_printf_i+0x19e>
 800ae82:	2310      	movs	r3, #16
 800ae84:	e7ac      	b.n	800ade0 <_printf_i+0xf4>
 800ae86:	4827      	ldr	r0, [pc, #156]	@ (800af24 <_printf_i+0x238>)
 800ae88:	e7e9      	b.n	800ae5e <_printf_i+0x172>
 800ae8a:	6823      	ldr	r3, [r4, #0]
 800ae8c:	f023 0320 	bic.w	r3, r3, #32
 800ae90:	6023      	str	r3, [r4, #0]
 800ae92:	e7f6      	b.n	800ae82 <_printf_i+0x196>
 800ae94:	4616      	mov	r6, r2
 800ae96:	e7bd      	b.n	800ae14 <_printf_i+0x128>
 800ae98:	6833      	ldr	r3, [r6, #0]
 800ae9a:	6825      	ldr	r5, [r4, #0]
 800ae9c:	6961      	ldr	r1, [r4, #20]
 800ae9e:	1d18      	adds	r0, r3, #4
 800aea0:	6030      	str	r0, [r6, #0]
 800aea2:	062e      	lsls	r6, r5, #24
 800aea4:	681b      	ldr	r3, [r3, #0]
 800aea6:	d501      	bpl.n	800aeac <_printf_i+0x1c0>
 800aea8:	6019      	str	r1, [r3, #0]
 800aeaa:	e002      	b.n	800aeb2 <_printf_i+0x1c6>
 800aeac:	0668      	lsls	r0, r5, #25
 800aeae:	d5fb      	bpl.n	800aea8 <_printf_i+0x1bc>
 800aeb0:	8019      	strh	r1, [r3, #0]
 800aeb2:	2300      	movs	r3, #0
 800aeb4:	6123      	str	r3, [r4, #16]
 800aeb6:	4616      	mov	r6, r2
 800aeb8:	e7bc      	b.n	800ae34 <_printf_i+0x148>
 800aeba:	6833      	ldr	r3, [r6, #0]
 800aebc:	1d1a      	adds	r2, r3, #4
 800aebe:	6032      	str	r2, [r6, #0]
 800aec0:	681e      	ldr	r6, [r3, #0]
 800aec2:	6862      	ldr	r2, [r4, #4]
 800aec4:	2100      	movs	r1, #0
 800aec6:	4630      	mov	r0, r6
 800aec8:	f7f5 f982 	bl	80001d0 <memchr>
 800aecc:	b108      	cbz	r0, 800aed2 <_printf_i+0x1e6>
 800aece:	1b80      	subs	r0, r0, r6
 800aed0:	6060      	str	r0, [r4, #4]
 800aed2:	6863      	ldr	r3, [r4, #4]
 800aed4:	6123      	str	r3, [r4, #16]
 800aed6:	2300      	movs	r3, #0
 800aed8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800aedc:	e7aa      	b.n	800ae34 <_printf_i+0x148>
 800aede:	6923      	ldr	r3, [r4, #16]
 800aee0:	4632      	mov	r2, r6
 800aee2:	4649      	mov	r1, r9
 800aee4:	4640      	mov	r0, r8
 800aee6:	47d0      	blx	sl
 800aee8:	3001      	adds	r0, #1
 800aeea:	d0ad      	beq.n	800ae48 <_printf_i+0x15c>
 800aeec:	6823      	ldr	r3, [r4, #0]
 800aeee:	079b      	lsls	r3, r3, #30
 800aef0:	d413      	bmi.n	800af1a <_printf_i+0x22e>
 800aef2:	68e0      	ldr	r0, [r4, #12]
 800aef4:	9b03      	ldr	r3, [sp, #12]
 800aef6:	4298      	cmp	r0, r3
 800aef8:	bfb8      	it	lt
 800aefa:	4618      	movlt	r0, r3
 800aefc:	e7a6      	b.n	800ae4c <_printf_i+0x160>
 800aefe:	2301      	movs	r3, #1
 800af00:	4632      	mov	r2, r6
 800af02:	4649      	mov	r1, r9
 800af04:	4640      	mov	r0, r8
 800af06:	47d0      	blx	sl
 800af08:	3001      	adds	r0, #1
 800af0a:	d09d      	beq.n	800ae48 <_printf_i+0x15c>
 800af0c:	3501      	adds	r5, #1
 800af0e:	68e3      	ldr	r3, [r4, #12]
 800af10:	9903      	ldr	r1, [sp, #12]
 800af12:	1a5b      	subs	r3, r3, r1
 800af14:	42ab      	cmp	r3, r5
 800af16:	dcf2      	bgt.n	800aefe <_printf_i+0x212>
 800af18:	e7eb      	b.n	800aef2 <_printf_i+0x206>
 800af1a:	2500      	movs	r5, #0
 800af1c:	f104 0619 	add.w	r6, r4, #25
 800af20:	e7f5      	b.n	800af0e <_printf_i+0x222>
 800af22:	bf00      	nop
 800af24:	0800b3b1 	.word	0x0800b3b1
 800af28:	0800b3c2 	.word	0x0800b3c2

0800af2c <__sflush_r>:
 800af2c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800af30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800af34:	0716      	lsls	r6, r2, #28
 800af36:	4605      	mov	r5, r0
 800af38:	460c      	mov	r4, r1
 800af3a:	d454      	bmi.n	800afe6 <__sflush_r+0xba>
 800af3c:	684b      	ldr	r3, [r1, #4]
 800af3e:	2b00      	cmp	r3, #0
 800af40:	dc02      	bgt.n	800af48 <__sflush_r+0x1c>
 800af42:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800af44:	2b00      	cmp	r3, #0
 800af46:	dd48      	ble.n	800afda <__sflush_r+0xae>
 800af48:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800af4a:	2e00      	cmp	r6, #0
 800af4c:	d045      	beq.n	800afda <__sflush_r+0xae>
 800af4e:	2300      	movs	r3, #0
 800af50:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800af54:	682f      	ldr	r7, [r5, #0]
 800af56:	6a21      	ldr	r1, [r4, #32]
 800af58:	602b      	str	r3, [r5, #0]
 800af5a:	d030      	beq.n	800afbe <__sflush_r+0x92>
 800af5c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800af5e:	89a3      	ldrh	r3, [r4, #12]
 800af60:	0759      	lsls	r1, r3, #29
 800af62:	d505      	bpl.n	800af70 <__sflush_r+0x44>
 800af64:	6863      	ldr	r3, [r4, #4]
 800af66:	1ad2      	subs	r2, r2, r3
 800af68:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800af6a:	b10b      	cbz	r3, 800af70 <__sflush_r+0x44>
 800af6c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800af6e:	1ad2      	subs	r2, r2, r3
 800af70:	2300      	movs	r3, #0
 800af72:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800af74:	6a21      	ldr	r1, [r4, #32]
 800af76:	4628      	mov	r0, r5
 800af78:	47b0      	blx	r6
 800af7a:	1c43      	adds	r3, r0, #1
 800af7c:	89a3      	ldrh	r3, [r4, #12]
 800af7e:	d106      	bne.n	800af8e <__sflush_r+0x62>
 800af80:	6829      	ldr	r1, [r5, #0]
 800af82:	291d      	cmp	r1, #29
 800af84:	d82b      	bhi.n	800afde <__sflush_r+0xb2>
 800af86:	4a2a      	ldr	r2, [pc, #168]	@ (800b030 <__sflush_r+0x104>)
 800af88:	410a      	asrs	r2, r1
 800af8a:	07d6      	lsls	r6, r2, #31
 800af8c:	d427      	bmi.n	800afde <__sflush_r+0xb2>
 800af8e:	2200      	movs	r2, #0
 800af90:	6062      	str	r2, [r4, #4]
 800af92:	04d9      	lsls	r1, r3, #19
 800af94:	6922      	ldr	r2, [r4, #16]
 800af96:	6022      	str	r2, [r4, #0]
 800af98:	d504      	bpl.n	800afa4 <__sflush_r+0x78>
 800af9a:	1c42      	adds	r2, r0, #1
 800af9c:	d101      	bne.n	800afa2 <__sflush_r+0x76>
 800af9e:	682b      	ldr	r3, [r5, #0]
 800afa0:	b903      	cbnz	r3, 800afa4 <__sflush_r+0x78>
 800afa2:	6560      	str	r0, [r4, #84]	@ 0x54
 800afa4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800afa6:	602f      	str	r7, [r5, #0]
 800afa8:	b1b9      	cbz	r1, 800afda <__sflush_r+0xae>
 800afaa:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800afae:	4299      	cmp	r1, r3
 800afb0:	d002      	beq.n	800afb8 <__sflush_r+0x8c>
 800afb2:	4628      	mov	r0, r5
 800afb4:	f7ff fbf2 	bl	800a79c <_free_r>
 800afb8:	2300      	movs	r3, #0
 800afba:	6363      	str	r3, [r4, #52]	@ 0x34
 800afbc:	e00d      	b.n	800afda <__sflush_r+0xae>
 800afbe:	2301      	movs	r3, #1
 800afc0:	4628      	mov	r0, r5
 800afc2:	47b0      	blx	r6
 800afc4:	4602      	mov	r2, r0
 800afc6:	1c50      	adds	r0, r2, #1
 800afc8:	d1c9      	bne.n	800af5e <__sflush_r+0x32>
 800afca:	682b      	ldr	r3, [r5, #0]
 800afcc:	2b00      	cmp	r3, #0
 800afce:	d0c6      	beq.n	800af5e <__sflush_r+0x32>
 800afd0:	2b1d      	cmp	r3, #29
 800afd2:	d001      	beq.n	800afd8 <__sflush_r+0xac>
 800afd4:	2b16      	cmp	r3, #22
 800afd6:	d11e      	bne.n	800b016 <__sflush_r+0xea>
 800afd8:	602f      	str	r7, [r5, #0]
 800afda:	2000      	movs	r0, #0
 800afdc:	e022      	b.n	800b024 <__sflush_r+0xf8>
 800afde:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800afe2:	b21b      	sxth	r3, r3
 800afe4:	e01b      	b.n	800b01e <__sflush_r+0xf2>
 800afe6:	690f      	ldr	r7, [r1, #16]
 800afe8:	2f00      	cmp	r7, #0
 800afea:	d0f6      	beq.n	800afda <__sflush_r+0xae>
 800afec:	0793      	lsls	r3, r2, #30
 800afee:	680e      	ldr	r6, [r1, #0]
 800aff0:	bf08      	it	eq
 800aff2:	694b      	ldreq	r3, [r1, #20]
 800aff4:	600f      	str	r7, [r1, #0]
 800aff6:	bf18      	it	ne
 800aff8:	2300      	movne	r3, #0
 800affa:	eba6 0807 	sub.w	r8, r6, r7
 800affe:	608b      	str	r3, [r1, #8]
 800b000:	f1b8 0f00 	cmp.w	r8, #0
 800b004:	dde9      	ble.n	800afda <__sflush_r+0xae>
 800b006:	6a21      	ldr	r1, [r4, #32]
 800b008:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800b00a:	4643      	mov	r3, r8
 800b00c:	463a      	mov	r2, r7
 800b00e:	4628      	mov	r0, r5
 800b010:	47b0      	blx	r6
 800b012:	2800      	cmp	r0, #0
 800b014:	dc08      	bgt.n	800b028 <__sflush_r+0xfc>
 800b016:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b01a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b01e:	81a3      	strh	r3, [r4, #12]
 800b020:	f04f 30ff 	mov.w	r0, #4294967295
 800b024:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b028:	4407      	add	r7, r0
 800b02a:	eba8 0800 	sub.w	r8, r8, r0
 800b02e:	e7e7      	b.n	800b000 <__sflush_r+0xd4>
 800b030:	dfbffffe 	.word	0xdfbffffe

0800b034 <_fflush_r>:
 800b034:	b538      	push	{r3, r4, r5, lr}
 800b036:	690b      	ldr	r3, [r1, #16]
 800b038:	4605      	mov	r5, r0
 800b03a:	460c      	mov	r4, r1
 800b03c:	b913      	cbnz	r3, 800b044 <_fflush_r+0x10>
 800b03e:	2500      	movs	r5, #0
 800b040:	4628      	mov	r0, r5
 800b042:	bd38      	pop	{r3, r4, r5, pc}
 800b044:	b118      	cbz	r0, 800b04e <_fflush_r+0x1a>
 800b046:	6a03      	ldr	r3, [r0, #32]
 800b048:	b90b      	cbnz	r3, 800b04e <_fflush_r+0x1a>
 800b04a:	f7ff fa91 	bl	800a570 <__sinit>
 800b04e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b052:	2b00      	cmp	r3, #0
 800b054:	d0f3      	beq.n	800b03e <_fflush_r+0xa>
 800b056:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800b058:	07d0      	lsls	r0, r2, #31
 800b05a:	d404      	bmi.n	800b066 <_fflush_r+0x32>
 800b05c:	0599      	lsls	r1, r3, #22
 800b05e:	d402      	bmi.n	800b066 <_fflush_r+0x32>
 800b060:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b062:	f7ff fb8a 	bl	800a77a <__retarget_lock_acquire_recursive>
 800b066:	4628      	mov	r0, r5
 800b068:	4621      	mov	r1, r4
 800b06a:	f7ff ff5f 	bl	800af2c <__sflush_r>
 800b06e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b070:	07da      	lsls	r2, r3, #31
 800b072:	4605      	mov	r5, r0
 800b074:	d4e4      	bmi.n	800b040 <_fflush_r+0xc>
 800b076:	89a3      	ldrh	r3, [r4, #12]
 800b078:	059b      	lsls	r3, r3, #22
 800b07a:	d4e1      	bmi.n	800b040 <_fflush_r+0xc>
 800b07c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b07e:	f7ff fb7d 	bl	800a77c <__retarget_lock_release_recursive>
 800b082:	e7dd      	b.n	800b040 <_fflush_r+0xc>

0800b084 <__swbuf_r>:
 800b084:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b086:	460e      	mov	r6, r1
 800b088:	4614      	mov	r4, r2
 800b08a:	4605      	mov	r5, r0
 800b08c:	b118      	cbz	r0, 800b096 <__swbuf_r+0x12>
 800b08e:	6a03      	ldr	r3, [r0, #32]
 800b090:	b90b      	cbnz	r3, 800b096 <__swbuf_r+0x12>
 800b092:	f7ff fa6d 	bl	800a570 <__sinit>
 800b096:	69a3      	ldr	r3, [r4, #24]
 800b098:	60a3      	str	r3, [r4, #8]
 800b09a:	89a3      	ldrh	r3, [r4, #12]
 800b09c:	071a      	lsls	r2, r3, #28
 800b09e:	d501      	bpl.n	800b0a4 <__swbuf_r+0x20>
 800b0a0:	6923      	ldr	r3, [r4, #16]
 800b0a2:	b943      	cbnz	r3, 800b0b6 <__swbuf_r+0x32>
 800b0a4:	4621      	mov	r1, r4
 800b0a6:	4628      	mov	r0, r5
 800b0a8:	f000 f82a 	bl	800b100 <__swsetup_r>
 800b0ac:	b118      	cbz	r0, 800b0b6 <__swbuf_r+0x32>
 800b0ae:	f04f 37ff 	mov.w	r7, #4294967295
 800b0b2:	4638      	mov	r0, r7
 800b0b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b0b6:	6823      	ldr	r3, [r4, #0]
 800b0b8:	6922      	ldr	r2, [r4, #16]
 800b0ba:	1a98      	subs	r0, r3, r2
 800b0bc:	6963      	ldr	r3, [r4, #20]
 800b0be:	b2f6      	uxtb	r6, r6
 800b0c0:	4283      	cmp	r3, r0
 800b0c2:	4637      	mov	r7, r6
 800b0c4:	dc05      	bgt.n	800b0d2 <__swbuf_r+0x4e>
 800b0c6:	4621      	mov	r1, r4
 800b0c8:	4628      	mov	r0, r5
 800b0ca:	f7ff ffb3 	bl	800b034 <_fflush_r>
 800b0ce:	2800      	cmp	r0, #0
 800b0d0:	d1ed      	bne.n	800b0ae <__swbuf_r+0x2a>
 800b0d2:	68a3      	ldr	r3, [r4, #8]
 800b0d4:	3b01      	subs	r3, #1
 800b0d6:	60a3      	str	r3, [r4, #8]
 800b0d8:	6823      	ldr	r3, [r4, #0]
 800b0da:	1c5a      	adds	r2, r3, #1
 800b0dc:	6022      	str	r2, [r4, #0]
 800b0de:	701e      	strb	r6, [r3, #0]
 800b0e0:	6962      	ldr	r2, [r4, #20]
 800b0e2:	1c43      	adds	r3, r0, #1
 800b0e4:	429a      	cmp	r2, r3
 800b0e6:	d004      	beq.n	800b0f2 <__swbuf_r+0x6e>
 800b0e8:	89a3      	ldrh	r3, [r4, #12]
 800b0ea:	07db      	lsls	r3, r3, #31
 800b0ec:	d5e1      	bpl.n	800b0b2 <__swbuf_r+0x2e>
 800b0ee:	2e0a      	cmp	r6, #10
 800b0f0:	d1df      	bne.n	800b0b2 <__swbuf_r+0x2e>
 800b0f2:	4621      	mov	r1, r4
 800b0f4:	4628      	mov	r0, r5
 800b0f6:	f7ff ff9d 	bl	800b034 <_fflush_r>
 800b0fa:	2800      	cmp	r0, #0
 800b0fc:	d0d9      	beq.n	800b0b2 <__swbuf_r+0x2e>
 800b0fe:	e7d6      	b.n	800b0ae <__swbuf_r+0x2a>

0800b100 <__swsetup_r>:
 800b100:	b538      	push	{r3, r4, r5, lr}
 800b102:	4b29      	ldr	r3, [pc, #164]	@ (800b1a8 <__swsetup_r+0xa8>)
 800b104:	4605      	mov	r5, r0
 800b106:	6818      	ldr	r0, [r3, #0]
 800b108:	460c      	mov	r4, r1
 800b10a:	b118      	cbz	r0, 800b114 <__swsetup_r+0x14>
 800b10c:	6a03      	ldr	r3, [r0, #32]
 800b10e:	b90b      	cbnz	r3, 800b114 <__swsetup_r+0x14>
 800b110:	f7ff fa2e 	bl	800a570 <__sinit>
 800b114:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b118:	0719      	lsls	r1, r3, #28
 800b11a:	d422      	bmi.n	800b162 <__swsetup_r+0x62>
 800b11c:	06da      	lsls	r2, r3, #27
 800b11e:	d407      	bmi.n	800b130 <__swsetup_r+0x30>
 800b120:	2209      	movs	r2, #9
 800b122:	602a      	str	r2, [r5, #0]
 800b124:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b128:	81a3      	strh	r3, [r4, #12]
 800b12a:	f04f 30ff 	mov.w	r0, #4294967295
 800b12e:	e033      	b.n	800b198 <__swsetup_r+0x98>
 800b130:	0758      	lsls	r0, r3, #29
 800b132:	d512      	bpl.n	800b15a <__swsetup_r+0x5a>
 800b134:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b136:	b141      	cbz	r1, 800b14a <__swsetup_r+0x4a>
 800b138:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b13c:	4299      	cmp	r1, r3
 800b13e:	d002      	beq.n	800b146 <__swsetup_r+0x46>
 800b140:	4628      	mov	r0, r5
 800b142:	f7ff fb2b 	bl	800a79c <_free_r>
 800b146:	2300      	movs	r3, #0
 800b148:	6363      	str	r3, [r4, #52]	@ 0x34
 800b14a:	89a3      	ldrh	r3, [r4, #12]
 800b14c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800b150:	81a3      	strh	r3, [r4, #12]
 800b152:	2300      	movs	r3, #0
 800b154:	6063      	str	r3, [r4, #4]
 800b156:	6923      	ldr	r3, [r4, #16]
 800b158:	6023      	str	r3, [r4, #0]
 800b15a:	89a3      	ldrh	r3, [r4, #12]
 800b15c:	f043 0308 	orr.w	r3, r3, #8
 800b160:	81a3      	strh	r3, [r4, #12]
 800b162:	6923      	ldr	r3, [r4, #16]
 800b164:	b94b      	cbnz	r3, 800b17a <__swsetup_r+0x7a>
 800b166:	89a3      	ldrh	r3, [r4, #12]
 800b168:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800b16c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b170:	d003      	beq.n	800b17a <__swsetup_r+0x7a>
 800b172:	4621      	mov	r1, r4
 800b174:	4628      	mov	r0, r5
 800b176:	f000 f84f 	bl	800b218 <__smakebuf_r>
 800b17a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b17e:	f013 0201 	ands.w	r2, r3, #1
 800b182:	d00a      	beq.n	800b19a <__swsetup_r+0x9a>
 800b184:	2200      	movs	r2, #0
 800b186:	60a2      	str	r2, [r4, #8]
 800b188:	6962      	ldr	r2, [r4, #20]
 800b18a:	4252      	negs	r2, r2
 800b18c:	61a2      	str	r2, [r4, #24]
 800b18e:	6922      	ldr	r2, [r4, #16]
 800b190:	b942      	cbnz	r2, 800b1a4 <__swsetup_r+0xa4>
 800b192:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800b196:	d1c5      	bne.n	800b124 <__swsetup_r+0x24>
 800b198:	bd38      	pop	{r3, r4, r5, pc}
 800b19a:	0799      	lsls	r1, r3, #30
 800b19c:	bf58      	it	pl
 800b19e:	6962      	ldrpl	r2, [r4, #20]
 800b1a0:	60a2      	str	r2, [r4, #8]
 800b1a2:	e7f4      	b.n	800b18e <__swsetup_r+0x8e>
 800b1a4:	2000      	movs	r0, #0
 800b1a6:	e7f7      	b.n	800b198 <__swsetup_r+0x98>
 800b1a8:	2000001c 	.word	0x2000001c

0800b1ac <_sbrk_r>:
 800b1ac:	b538      	push	{r3, r4, r5, lr}
 800b1ae:	4d06      	ldr	r5, [pc, #24]	@ (800b1c8 <_sbrk_r+0x1c>)
 800b1b0:	2300      	movs	r3, #0
 800b1b2:	4604      	mov	r4, r0
 800b1b4:	4608      	mov	r0, r1
 800b1b6:	602b      	str	r3, [r5, #0]
 800b1b8:	f7f6 fa94 	bl	80016e4 <_sbrk>
 800b1bc:	1c43      	adds	r3, r0, #1
 800b1be:	d102      	bne.n	800b1c6 <_sbrk_r+0x1a>
 800b1c0:	682b      	ldr	r3, [r5, #0]
 800b1c2:	b103      	cbz	r3, 800b1c6 <_sbrk_r+0x1a>
 800b1c4:	6023      	str	r3, [r4, #0]
 800b1c6:	bd38      	pop	{r3, r4, r5, pc}
 800b1c8:	200022dc 	.word	0x200022dc

0800b1cc <__swhatbuf_r>:
 800b1cc:	b570      	push	{r4, r5, r6, lr}
 800b1ce:	460c      	mov	r4, r1
 800b1d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b1d4:	2900      	cmp	r1, #0
 800b1d6:	b096      	sub	sp, #88	@ 0x58
 800b1d8:	4615      	mov	r5, r2
 800b1da:	461e      	mov	r6, r3
 800b1dc:	da0d      	bge.n	800b1fa <__swhatbuf_r+0x2e>
 800b1de:	89a3      	ldrh	r3, [r4, #12]
 800b1e0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800b1e4:	f04f 0100 	mov.w	r1, #0
 800b1e8:	bf14      	ite	ne
 800b1ea:	2340      	movne	r3, #64	@ 0x40
 800b1ec:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800b1f0:	2000      	movs	r0, #0
 800b1f2:	6031      	str	r1, [r6, #0]
 800b1f4:	602b      	str	r3, [r5, #0]
 800b1f6:	b016      	add	sp, #88	@ 0x58
 800b1f8:	bd70      	pop	{r4, r5, r6, pc}
 800b1fa:	466a      	mov	r2, sp
 800b1fc:	f000 f848 	bl	800b290 <_fstat_r>
 800b200:	2800      	cmp	r0, #0
 800b202:	dbec      	blt.n	800b1de <__swhatbuf_r+0x12>
 800b204:	9901      	ldr	r1, [sp, #4]
 800b206:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800b20a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800b20e:	4259      	negs	r1, r3
 800b210:	4159      	adcs	r1, r3
 800b212:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b216:	e7eb      	b.n	800b1f0 <__swhatbuf_r+0x24>

0800b218 <__smakebuf_r>:
 800b218:	898b      	ldrh	r3, [r1, #12]
 800b21a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b21c:	079d      	lsls	r5, r3, #30
 800b21e:	4606      	mov	r6, r0
 800b220:	460c      	mov	r4, r1
 800b222:	d507      	bpl.n	800b234 <__smakebuf_r+0x1c>
 800b224:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800b228:	6023      	str	r3, [r4, #0]
 800b22a:	6123      	str	r3, [r4, #16]
 800b22c:	2301      	movs	r3, #1
 800b22e:	6163      	str	r3, [r4, #20]
 800b230:	b003      	add	sp, #12
 800b232:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b234:	ab01      	add	r3, sp, #4
 800b236:	466a      	mov	r2, sp
 800b238:	f7ff ffc8 	bl	800b1cc <__swhatbuf_r>
 800b23c:	9f00      	ldr	r7, [sp, #0]
 800b23e:	4605      	mov	r5, r0
 800b240:	4639      	mov	r1, r7
 800b242:	4630      	mov	r0, r6
 800b244:	f7ff fb16 	bl	800a874 <_malloc_r>
 800b248:	b948      	cbnz	r0, 800b25e <__smakebuf_r+0x46>
 800b24a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b24e:	059a      	lsls	r2, r3, #22
 800b250:	d4ee      	bmi.n	800b230 <__smakebuf_r+0x18>
 800b252:	f023 0303 	bic.w	r3, r3, #3
 800b256:	f043 0302 	orr.w	r3, r3, #2
 800b25a:	81a3      	strh	r3, [r4, #12]
 800b25c:	e7e2      	b.n	800b224 <__smakebuf_r+0xc>
 800b25e:	89a3      	ldrh	r3, [r4, #12]
 800b260:	6020      	str	r0, [r4, #0]
 800b262:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b266:	81a3      	strh	r3, [r4, #12]
 800b268:	9b01      	ldr	r3, [sp, #4]
 800b26a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800b26e:	b15b      	cbz	r3, 800b288 <__smakebuf_r+0x70>
 800b270:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b274:	4630      	mov	r0, r6
 800b276:	f000 f81d 	bl	800b2b4 <_isatty_r>
 800b27a:	b128      	cbz	r0, 800b288 <__smakebuf_r+0x70>
 800b27c:	89a3      	ldrh	r3, [r4, #12]
 800b27e:	f023 0303 	bic.w	r3, r3, #3
 800b282:	f043 0301 	orr.w	r3, r3, #1
 800b286:	81a3      	strh	r3, [r4, #12]
 800b288:	89a3      	ldrh	r3, [r4, #12]
 800b28a:	431d      	orrs	r5, r3
 800b28c:	81a5      	strh	r5, [r4, #12]
 800b28e:	e7cf      	b.n	800b230 <__smakebuf_r+0x18>

0800b290 <_fstat_r>:
 800b290:	b538      	push	{r3, r4, r5, lr}
 800b292:	4d07      	ldr	r5, [pc, #28]	@ (800b2b0 <_fstat_r+0x20>)
 800b294:	2300      	movs	r3, #0
 800b296:	4604      	mov	r4, r0
 800b298:	4608      	mov	r0, r1
 800b29a:	4611      	mov	r1, r2
 800b29c:	602b      	str	r3, [r5, #0]
 800b29e:	f7f6 f9f9 	bl	8001694 <_fstat>
 800b2a2:	1c43      	adds	r3, r0, #1
 800b2a4:	d102      	bne.n	800b2ac <_fstat_r+0x1c>
 800b2a6:	682b      	ldr	r3, [r5, #0]
 800b2a8:	b103      	cbz	r3, 800b2ac <_fstat_r+0x1c>
 800b2aa:	6023      	str	r3, [r4, #0]
 800b2ac:	bd38      	pop	{r3, r4, r5, pc}
 800b2ae:	bf00      	nop
 800b2b0:	200022dc 	.word	0x200022dc

0800b2b4 <_isatty_r>:
 800b2b4:	b538      	push	{r3, r4, r5, lr}
 800b2b6:	4d06      	ldr	r5, [pc, #24]	@ (800b2d0 <_isatty_r+0x1c>)
 800b2b8:	2300      	movs	r3, #0
 800b2ba:	4604      	mov	r4, r0
 800b2bc:	4608      	mov	r0, r1
 800b2be:	602b      	str	r3, [r5, #0]
 800b2c0:	f7f6 f9f8 	bl	80016b4 <_isatty>
 800b2c4:	1c43      	adds	r3, r0, #1
 800b2c6:	d102      	bne.n	800b2ce <_isatty_r+0x1a>
 800b2c8:	682b      	ldr	r3, [r5, #0]
 800b2ca:	b103      	cbz	r3, 800b2ce <_isatty_r+0x1a>
 800b2cc:	6023      	str	r3, [r4, #0]
 800b2ce:	bd38      	pop	{r3, r4, r5, pc}
 800b2d0:	200022dc 	.word	0x200022dc

0800b2d4 <_init>:
 800b2d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b2d6:	bf00      	nop
 800b2d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b2da:	bc08      	pop	{r3}
 800b2dc:	469e      	mov	lr, r3
 800b2de:	4770      	bx	lr

0800b2e0 <_fini>:
 800b2e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b2e2:	bf00      	nop
 800b2e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b2e6:	bc08      	pop	{r3}
 800b2e8:	469e      	mov	lr, r3
 800b2ea:	4770      	bx	lr
