#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x7fbe46a04160 .scope module, "top_module_tb" "top_module_tb" 2 3;
 .timescale -9 -11;
P_0x7fbe46a042d0 .param/l "period" 1 2 6, +C4<00000000000000000000000000010100>;
v0x7fbe46b06cd0_0 .var "a", 31 0;
v0x7fbe46b06da0_0 .var "b", 31 0;
v0x7fbe46b06e50_0 .var/i "mismatch_count", 31 0;
v0x7fbe46b06f00_0 .net "sum", 31 0, L_0x7fbe46b08c00;  1 drivers
S_0x7fbe46a04400 .scope module, "UUT" "top_module" 2 16, 3 22 0, S_0x7fbe46a04160;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "sum";
L_0x7fbe46b08ca0 .functor BUFZ 16, L_0x7fbe46b07080, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7fbe46b06540_0 .net *"_ivl_24", 15 0, L_0x7fbe46b08ca0;  1 drivers
v0x7fbe46b06600_0 .net "a", 31 0, v0x7fbe46b06cd0_0;  1 drivers
v0x7fbe46b066a0_0 .net "b", 31 0, v0x7fbe46b06da0_0;  1 drivers
v0x7fbe46b06750_0 .net "cout0", 0 0, L_0x7fbe46b06fc0;  1 drivers
v0x7fbe46b06820_0 .net "cout1", 0 0, L_0x7fbe46b078d0;  1 drivers
v0x7fbe46b068f0_0 .net "cout2", 0 0, L_0x7fbe46b080c0;  1 drivers
v0x7fbe46b06980_0 .net "sum", 31 0, L_0x7fbe46b08c00;  alias, 1 drivers
v0x7fbe46b06a10_0 .net "sum0", 15 0, L_0x7fbe46b07080;  1 drivers
v0x7fbe46b06ad0_0 .net "sum1", 15 0, L_0x7fbe46b07970;  1 drivers
v0x7fbe46b06be0_0 .net "sum2", 15 0, L_0x7fbe46b081a0;  1 drivers
L_0x7fbe46b076d0 .part v0x7fbe46b06cd0_0, 0, 16;
L_0x7fbe46b077b0 .part v0x7fbe46b06da0_0, 0, 16;
L_0x7fbe46b07f40 .part v0x7fbe46b06cd0_0, 16, 16;
L_0x7fbe46b07fe0 .part v0x7fbe46b06da0_0, 16, 16;
L_0x7fbe46b086f0 .part v0x7fbe46b06cd0_0, 16, 16;
L_0x7fbe46b08840 .part v0x7fbe46b06da0_0, 16, 16;
L_0x7fbe46b08c00 .concat8 [ 16 16 0 0], L_0x7fbe46b08ca0, L_0x7fbe46b089e0;
S_0x7fbe46a045c0 .scope module, "adder0" "add16" 3 32, 3 1 0, S_0x7fbe46a04400;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 16 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fbe46963050 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fbe46a04830_0 .net *"_ivl_10", 0 0, L_0x7fbe46963050;  1 drivers
v0x7fbe46b04080_0 .net *"_ivl_11", 16 0, L_0x7fbe46b07420;  1 drivers
L_0x7fbe46963290 .functor BUFT 1, C4<00000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fbe46b04140_0 .net *"_ivl_13", 16 0, L_0x7fbe46963290;  1 drivers
v0x7fbe46b04200_0 .net *"_ivl_17", 16 0, L_0x7fbe46b07590;  1 drivers
v0x7fbe46b042b0_0 .net *"_ivl_3", 16 0, L_0x7fbe46b071a0;  1 drivers
L_0x7fbe46963008 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fbe46b043a0_0 .net *"_ivl_6", 0 0, L_0x7fbe46963008;  1 drivers
v0x7fbe46b04450_0 .net *"_ivl_7", 16 0, L_0x7fbe46b072e0;  1 drivers
v0x7fbe46b04500_0 .net "a", 15 0, L_0x7fbe46b076d0;  1 drivers
v0x7fbe46b045b0_0 .net "b", 15 0, L_0x7fbe46b077b0;  1 drivers
L_0x7fbe46963098 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fbe46b046c0_0 .net "cin", 0 0, L_0x7fbe46963098;  1 drivers
v0x7fbe46b04760_0 .net "cout", 0 0, L_0x7fbe46b06fc0;  alias, 1 drivers
v0x7fbe46b04800_0 .net "sum", 15 0, L_0x7fbe46b07080;  alias, 1 drivers
L_0x7fbe46b06fc0 .part L_0x7fbe46b07590, 16, 1;
L_0x7fbe46b07080 .part L_0x7fbe46b07590, 0, 16;
L_0x7fbe46b071a0 .concat [ 16 1 0 0], L_0x7fbe46b076d0, L_0x7fbe46963008;
L_0x7fbe46b072e0 .concat [ 16 1 0 0], L_0x7fbe46b077b0, L_0x7fbe46963050;
L_0x7fbe46b07420 .arith/sum 17, L_0x7fbe46b071a0, L_0x7fbe46b072e0;
L_0x7fbe46b07590 .arith/sum 17, L_0x7fbe46b07420, L_0x7fbe46963290;
S_0x7fbe46b04930 .scope module, "adder1" "add16" 3 41, 3 1 0, S_0x7fbe46a04400;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 16 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fbe46963128 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fbe46b04bb0_0 .net *"_ivl_10", 0 0, L_0x7fbe46963128;  1 drivers
v0x7fbe46b04c70_0 .net *"_ivl_11", 16 0, L_0x7fbe46b07c90;  1 drivers
L_0x7fbe469632d8 .functor BUFT 1, C4<00000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fbe46b04d10_0 .net *"_ivl_13", 16 0, L_0x7fbe469632d8;  1 drivers
v0x7fbe46b04da0_0 .net *"_ivl_17", 16 0, L_0x7fbe46b07e00;  1 drivers
v0x7fbe46b04e50_0 .net *"_ivl_3", 16 0, L_0x7fbe46b07a50;  1 drivers
L_0x7fbe469630e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fbe46b04f40_0 .net *"_ivl_6", 0 0, L_0x7fbe469630e0;  1 drivers
v0x7fbe46b04ff0_0 .net *"_ivl_7", 16 0, L_0x7fbe46b07b30;  1 drivers
v0x7fbe46b050a0_0 .net "a", 15 0, L_0x7fbe46b07f40;  1 drivers
v0x7fbe46b05150_0 .net "b", 15 0, L_0x7fbe46b07fe0;  1 drivers
L_0x7fbe46963170 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fbe46b05260_0 .net "cin", 0 0, L_0x7fbe46963170;  1 drivers
v0x7fbe46b05300_0 .net "cout", 0 0, L_0x7fbe46b078d0;  alias, 1 drivers
v0x7fbe46b053a0_0 .net "sum", 15 0, L_0x7fbe46b07970;  alias, 1 drivers
L_0x7fbe46b078d0 .part L_0x7fbe46b07e00, 16, 1;
L_0x7fbe46b07970 .part L_0x7fbe46b07e00, 0, 16;
L_0x7fbe46b07a50 .concat [ 16 1 0 0], L_0x7fbe46b07f40, L_0x7fbe469630e0;
L_0x7fbe46b07b30 .concat [ 16 1 0 0], L_0x7fbe46b07fe0, L_0x7fbe46963128;
L_0x7fbe46b07c90 .arith/sum 17, L_0x7fbe46b07a50, L_0x7fbe46b07b30;
L_0x7fbe46b07e00 .arith/sum 17, L_0x7fbe46b07c90, L_0x7fbe469632d8;
S_0x7fbe46b054d0 .scope module, "adder2" "add16" 3 50, 3 1 0, S_0x7fbe46a04400;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 16 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fbe46963200 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fbe46b05710_0 .net *"_ivl_10", 0 0, L_0x7fbe46963200;  1 drivers
v0x7fbe46b057a0_0 .net *"_ivl_11", 16 0, L_0x7fbe46b08440;  1 drivers
L_0x7fbe46963320 .functor BUFT 1, C4<00000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fbe46b05850_0 .net *"_ivl_13", 16 0, L_0x7fbe46963320;  1 drivers
v0x7fbe46b05910_0 .net *"_ivl_17", 16 0, L_0x7fbe46b085b0;  1 drivers
v0x7fbe46b059c0_0 .net *"_ivl_3", 16 0, L_0x7fbe46b08280;  1 drivers
L_0x7fbe469631b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fbe46b05ab0_0 .net *"_ivl_6", 0 0, L_0x7fbe469631b8;  1 drivers
v0x7fbe46b05b60_0 .net *"_ivl_7", 16 0, L_0x7fbe46b08360;  1 drivers
v0x7fbe46b05c10_0 .net "a", 15 0, L_0x7fbe46b086f0;  1 drivers
v0x7fbe46b05cc0_0 .net "b", 15 0, L_0x7fbe46b08840;  1 drivers
L_0x7fbe46963248 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fbe46b05dd0_0 .net "cin", 0 0, L_0x7fbe46963248;  1 drivers
v0x7fbe46b05e70_0 .net "cout", 0 0, L_0x7fbe46b080c0;  alias, 1 drivers
v0x7fbe46b05f10_0 .net "sum", 15 0, L_0x7fbe46b081a0;  alias, 1 drivers
L_0x7fbe46b080c0 .part L_0x7fbe46b085b0, 16, 1;
L_0x7fbe46b081a0 .part L_0x7fbe46b085b0, 0, 16;
L_0x7fbe46b08280 .concat [ 16 1 0 0], L_0x7fbe46b086f0, L_0x7fbe469631b8;
L_0x7fbe46b08360 .concat [ 16 1 0 0], L_0x7fbe46b08840, L_0x7fbe46963200;
L_0x7fbe46b08440 .arith/sum 17, L_0x7fbe46b08280, L_0x7fbe46b08360;
L_0x7fbe46b085b0 .arith/sum 17, L_0x7fbe46b08440, L_0x7fbe46963320;
S_0x7fbe46b06040 .scope module, "mux" "mux2to1_16bit" 3 59, 3 12 0, S_0x7fbe46a04400;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in0";
    .port_info 1 /INPUT 16 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 16 "out";
v0x7fbe46b06260_0 .net "in0", 15 0, L_0x7fbe46b07970;  alias, 1 drivers
v0x7fbe46b06310_0 .net "in1", 15 0, L_0x7fbe46b081a0;  alias, 1 drivers
v0x7fbe46b063a0_0 .net "out", 15 0, L_0x7fbe46b089e0;  1 drivers
v0x7fbe46b06450_0 .net "sel", 0 0, L_0x7fbe46b06fc0;  alias, 1 drivers
L_0x7fbe46b089e0 .functor MUXZ 16, L_0x7fbe46b07970, L_0x7fbe46b081a0, L_0x7fbe46b06fc0, C4<>;
    .scope S_0x7fbe46a04160;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fbe46b06e50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fbe46b06cd0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fbe46b06da0_0, 0, 32;
    %delay 2000, 0;
    %load/vec4 v0x7fbe46b06f00_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %vpi_call 2 25 "$display", "Mismatch at index 0: Inputs = [%b, %b], Generated = [%b], Reference = [%b]", 32'b00000000000000000000000000000000, 32'b00000000000000000000000000000000, v0x7fbe46b06f00_0, 32'b00000000000000000000000000000000 {0 0 0};
    %load/vec4 v0x7fbe46b06e50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fbe46b06e50_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 30 "$display", "Test 0 passed!" {0 0 0};
T_0.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fbe46b06cd0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7fbe46b06da0_0, 0, 32;
    %delay 2000, 0;
    %load/vec4 v0x7fbe46b06f00_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call 2 37 "$display", "Mismatch at index 1: Inputs = [%b, %b], Generated = [%b], Reference = [%b]", 32'b00000000000000000000000000000000, 32'b00000000000000000000000000000001, v0x7fbe46b06f00_0, 32'b00000000000000000000000000000001 {0 0 0};
    %load/vec4 v0x7fbe46b06e50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fbe46b06e50_0, 0, 32;
    %jmp T_0.3;
T_0.2 ;
    %vpi_call 2 42 "$display", "Test 1 passed!" {0 0 0};
T_0.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fbe46b06cd0_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x7fbe46b06da0_0, 0, 32;
    %delay 2000, 0;
    %load/vec4 v0x7fbe46b06f00_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %vpi_call 2 49 "$display", "Mismatch at index 2: Inputs = [%b, %b], Generated = [%b], Reference = [%b]", 32'b00000000000000000000000000000000, 32'b00000000000000000000000000000010, v0x7fbe46b06f00_0, 32'b00000000000000000000000000000010 {0 0 0};
    %load/vec4 v0x7fbe46b06e50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fbe46b06e50_0, 0, 32;
    %jmp T_0.5;
T_0.4 ;
    %vpi_call 2 54 "$display", "Test 2 passed!" {0 0 0};
T_0.5 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7fbe46b06cd0_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x7fbe46b06da0_0, 0, 32;
    %delay 2000, 0;
    %load/vec4 v0x7fbe46b06f00_0;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %vpi_call 2 61 "$display", "Mismatch at index 3: Inputs = [%b, %b], Generated = [%b], Reference = [%b]", 32'b00000000000000000000000000000001, 32'b00000000000000000000000000000010, v0x7fbe46b06f00_0, 32'b00000000000000000000000000000011 {0 0 0};
    %load/vec4 v0x7fbe46b06e50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fbe46b06e50_0, 0, 32;
    %jmp T_0.7;
T_0.6 ;
    %vpi_call 2 66 "$display", "Test 3 passed!" {0 0 0};
T_0.7 ;
    %pushi/vec4 65535, 0, 32;
    %store/vec4 v0x7fbe46b06cd0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fbe46b06da0_0, 0, 32;
    %delay 2000, 0;
    %load/vec4 v0x7fbe46b06f00_0;
    %pushi/vec4 65535, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.8, 8;
    %vpi_call 2 73 "$display", "Mismatch at index 4: Inputs = [%b, %b], Generated = [%b], Reference = [%b]", 32'b00000000000000001111111111111111, 32'b00000000000000000000000000000000, v0x7fbe46b06f00_0, 32'b00000000000000001111111111111111 {0 0 0};
    %load/vec4 v0x7fbe46b06e50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fbe46b06e50_0, 0, 32;
    %jmp T_0.9;
T_0.8 ;
    %vpi_call 2 78 "$display", "Test 4 passed!" {0 0 0};
T_0.9 ;
    %pushi/vec4 65535, 0, 32;
    %store/vec4 v0x7fbe46b06cd0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7fbe46b06da0_0, 0, 32;
    %delay 2000, 0;
    %load/vec4 v0x7fbe46b06f00_0;
    %pushi/vec4 65536, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.10, 8;
    %vpi_call 2 85 "$display", "Mismatch at index 5: Inputs = [%b, %b], Generated = [%b], Reference = [%b]", 32'b00000000000000001111111111111111, 32'b00000000000000000000000000000001, v0x7fbe46b06f00_0, 32'b00000000000000010000000000000000 {0 0 0};
    %load/vec4 v0x7fbe46b06e50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fbe46b06e50_0, 0, 32;
    %jmp T_0.11;
T_0.10 ;
    %vpi_call 2 90 "$display", "Test 5 passed!" {0 0 0};
T_0.11 ;
    %pushi/vec4 65535, 0, 32;
    %store/vec4 v0x7fbe46b06cd0_0, 0, 32;
    %pushi/vec4 183489, 0, 32;
    %store/vec4 v0x7fbe46b06da0_0, 0, 32;
    %delay 2000, 0;
    %load/vec4 v0x7fbe46b06f00_0;
    %pushi/vec4 249024, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.12, 8;
    %vpi_call 2 97 "$display", "Mismatch at index 6: Inputs = [%b, %b], Generated = [%b], Reference = [%b]", 32'b00000000000000001111111111111111, 32'b00000000000000101100110011000001, v0x7fbe46b06f00_0, 32'b00000000000000111100110011000000 {0 0 0};
    %load/vec4 v0x7fbe46b06e50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fbe46b06e50_0, 0, 32;
    %jmp T_0.13;
T_0.12 ;
    %vpi_call 2 102 "$display", "Test 6 passed!" {0 0 0};
T_0.13 ;
    %load/vec4 v0x7fbe46b06e50_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.14, 4;
    %vpi_call 2 106 "$display", "All tests passed!" {0 0 0};
    %jmp T_0.15;
T_0.14 ;
    %vpi_call 2 108 "$display", "%0d mismatches out of %0d total tests.", v0x7fbe46b06e50_0, 32'sb00000000000000000000000000000111 {0 0 0};
T_0.15 ;
    %vpi_call 2 109 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "hdlbits_testbenches/Module_cseladd_0_tb.v";
    "Self-calibration/modules/Module_cseladd.v";
