0.7
2020.2
Oct 13 2023
20:47:58
D:/Projects/Vivado/fpgaUART/fpgaUART.sim/sim_uart_top/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,uvm,,,,,,
D:/Projects/Vivado/fpgaUART/fpgaUART.srcs/sim_1/new/uart_top_tb.sv,1750931335,systemVerilog,,,,uart_top_tb,,uvm,,,,,,
D:/Projects/Vivado/fpgaUART/fpgaUART.srcs/uart_axi_interface.sv,1750947653,systemVerilog,,D:/Projects/Vivado/fpgaUART/fpgaUART.srcs/uart_gen.sv,,uart_aix_interface,,uvm,,,,,,
D:/Projects/Vivado/fpgaUART/fpgaUART.srcs/uart_gen.sv,1750934511,systemVerilog,,D:/Projects/Vivado/fpgaUART/fpgaUART.srcs/uart_top.sv,,uart_gen,,uvm,,,,,,
D:/Projects/Vivado/fpgaUART/fpgaUART.srcs/uart_top.sv,1750882494,systemVerilog,,D:/Projects/Vivado/fpgaUART/fpgaUART.srcs/sim_1/new/uart_top_tb.sv,,uart_top,,uvm,,,,,,
