###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       217082   # Number of WRITE/WRITEP commands
num_reads_done                 =      1306658   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1027809   # Number of read row buffer hits
num_read_cmds                  =      1306651   # Number of READ/READP commands
num_writes_done                =       217098   # Number of read requests issued
num_write_row_hits             =       152261   # Number of write row buffer hits
num_act_cmds                   =       346085   # Number of ACT commands
num_pre_cmds                   =       346057   # Number of PRE commands
num_ondemand_pres              =       321388   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9562258   # Cyles of rank active rank.0
rank_active_cycles.1           =      9370193   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       437742   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       629807   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1452945   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        29434   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4995   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2988   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2795   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2264   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2611   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1303   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          801   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          914   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        22706   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           31   # Write cmd latency (cycles)
write_latency[20-39]           =          166   # Write cmd latency (cycles)
write_latency[40-59]           =          167   # Write cmd latency (cycles)
write_latency[60-79]           =          245   # Write cmd latency (cycles)
write_latency[80-99]           =          404   # Write cmd latency (cycles)
write_latency[100-119]         =          612   # Write cmd latency (cycles)
write_latency[120-139]         =         1016   # Write cmd latency (cycles)
write_latency[140-159]         =         1395   # Write cmd latency (cycles)
write_latency[160-179]         =         2024   # Write cmd latency (cycles)
write_latency[180-199]         =         2713   # Write cmd latency (cycles)
write_latency[200-]            =       208309   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            6   # Read request latency (cycles)
read_latency[20-39]            =       329226   # Read request latency (cycles)
read_latency[40-59]            =       130253   # Read request latency (cycles)
read_latency[60-79]            =       140004   # Read request latency (cycles)
read_latency[80-99]            =        85475   # Read request latency (cycles)
read_latency[100-119]          =        70079   # Read request latency (cycles)
read_latency[120-139]          =        60007   # Read request latency (cycles)
read_latency[140-159]          =        47601   # Read request latency (cycles)
read_latency[160-179]          =        40070   # Read request latency (cycles)
read_latency[180-199]          =        34268   # Read request latency (cycles)
read_latency[200-]             =       369669   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.08367e+09   # Write energy
read_energy                    =  5.26842e+09   # Read energy
act_energy                     =  9.46889e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.10116e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.02307e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.96685e+09   # Active standby energy rank.0
act_stb_energy.1               =    5.847e+09   # Active standby energy rank.1
average_read_latency           =       198.73   # Average read request latency (cycles)
average_interarrival           =      6.56259   # Average request interarrival latency (cycles)
total_energy                   =  2.03299e+10   # Total energy (pJ)
average_power                  =      2032.99   # Average power (mW)
average_bandwidth              =      13.0027   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       236456   # Number of WRITE/WRITEP commands
num_reads_done                 =      1450362   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1214907   # Number of read row buffer hits
num_read_cmds                  =      1450350   # Number of READ/READP commands
num_writes_done                =       236468   # Number of read requests issued
num_write_row_hits             =       163452   # Number of write row buffer hits
num_act_cmds                   =       311656   # Number of ACT commands
num_pre_cmds                   =       311625   # Number of PRE commands
num_ondemand_pres              =       284956   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9490485   # Cyles of rank active rank.0
rank_active_cycles.1           =      9459682   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       509515   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       540318   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1621355   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        25116   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4438   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2820   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2822   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2252   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2532   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1255   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          805   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          844   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        22591   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           31   # Write cmd latency (cycles)
write_latency[20-39]           =          139   # Write cmd latency (cycles)
write_latency[40-59]           =          123   # Write cmd latency (cycles)
write_latency[60-79]           =          213   # Write cmd latency (cycles)
write_latency[80-99]           =          341   # Write cmd latency (cycles)
write_latency[100-119]         =          573   # Write cmd latency (cycles)
write_latency[120-139]         =          876   # Write cmd latency (cycles)
write_latency[140-159]         =         1207   # Write cmd latency (cycles)
write_latency[160-179]         =         1710   # Write cmd latency (cycles)
write_latency[180-199]         =         2379   # Write cmd latency (cycles)
write_latency[200-]            =       228864   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           11   # Read request latency (cycles)
read_latency[20-39]            =       332417   # Read request latency (cycles)
read_latency[40-59]            =       139021   # Read request latency (cycles)
read_latency[60-79]            =       128961   # Read request latency (cycles)
read_latency[80-99]            =        86604   # Read request latency (cycles)
read_latency[100-119]          =        71335   # Read request latency (cycles)
read_latency[120-139]          =        61099   # Read request latency (cycles)
read_latency[140-159]          =        51020   # Read request latency (cycles)
read_latency[160-179]          =        43667   # Read request latency (cycles)
read_latency[180-199]          =        38870   # Read request latency (cycles)
read_latency[200-]             =       497357   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.18039e+09   # Write energy
read_energy                    =  5.84781e+09   # Read energy
act_energy                     =  8.52691e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.44567e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.59353e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.92206e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.90284e+09   # Active standby energy rank.1
average_read_latency           =      239.705   # Average read request latency (cycles)
average_interarrival           =      5.92815   # Average request interarrival latency (cycles)
total_energy                   =  2.09144e+10   # Total energy (pJ)
average_power                  =      2091.44   # Average power (mW)
average_bandwidth              =      14.3943   # Average bandwidth
