$date
	Thu Apr 12 18:16:53 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module test $end
$var wire 32 ! out [31:0] $end
$var reg 32 " a [31:0] $end
$var reg 32 # b [31:0] $end
$var reg 5 $ op [4:0] $end
$scope module uut $end
$var wire 32 % alu_a [31:0] $end
$var wire 32 & alu_b [31:0] $end
$var wire 5 ' alu_op [4:0] $end
$var reg 32 ( alu_out [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 (
b0 '
b0 &
b0 %
b0 $
b0 #
b0 "
b0 !
$end
#100000
b11 !
b11 (
b10 #
b10 &
b11 "
b11 %
#200000
b10001 !
b10001 (
b111 #
b111 &
b1010 "
b1010 %
b1 $
b1 '
#300000
b11111111111111111111111111111101 !
b11111111111111111111111111111101 (
b1000 #
b1000 &
b101 "
b101 %
b10 $
b10 '
#400000
b11 !
b11 (
b10011 #
b10011 &
b1011 "
b1011 %
b11 $
b11 '
#500000
b10111 !
b10111 (
b10111 #
b10111 &
b10010 "
b10010 %
b100 $
b100 '
#600000
b1000 !
b1000 (
b10000 #
b10000 &
b11000 "
b11000 %
b101 $
b101 '
#700000
b11111111111111111111111111100000 !
b11111111111111111111111111100000 (
b11111 #
b11111 &
b1101 "
b1101 %
b110 $
b110 '
#800000
