
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/ip_repo/xilinx_com_hls_detection_acc_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/APP/VIVADO/Vivado/2018.3/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.cache/ip 
Command: synth_design -top design_1_wrapper -part xc7z020clg400-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7840 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 450.469 ; gain = 136.961
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_interconnect_0_0' [D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/synth/design_1.v:1162]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_7HNO1D' [D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/synth/design_1.v:3871]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_0' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_axi_protocol_converter' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_IGNORE_ID bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_axi3_conv' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:954]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_SUPPORT_SPLITTING bound to: 1 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
	Parameter C_SINGLE_THREAD bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b_downsizer' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2276]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESP_OKAY bound to: 2'b00 
	Parameter C_RESP_EXOKAY bound to: 2'b01 
	Parameter C_RESP_SLVERROR bound to: 2'b10 
	Parameter C_RESP_DECERR bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b_downsizer' (1#1) [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2276]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_a_axi3_conv' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:62]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 0 - type: integer 
	Parameter C_SUPPORT_SPLITTING bound to: 1 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
	Parameter C_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_SIZE_MASK bound to: 40'b1111111111111111111111111111111100000000 
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_17_axic_fifo' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 5 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_17_fifo_gen' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 5 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst' [D:/APP/VIVADO/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1171]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [D:/APP/VIVADO/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1222]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst' (2#1) [D:/APP/VIVADO/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1171]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_17_fifo_gen' (20#1) [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_17_axic_fifo' (21#1) [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
WARNING: [Synth 8-6014] Unused sequential element S_AXI_AUSER_Q_reg was removed.  [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:281]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_a_axi3_conv' (22#1) [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_w_axi3_conv' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2004]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORT_SPLITTING bound to: 1 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_w_axi3_conv' (23#1) [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2004]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_a_axi3_conv__parameterized0' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:62]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 1 - type: integer 
	Parameter C_SUPPORT_SPLITTING bound to: 1 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
	Parameter C_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_SIZE_MASK bound to: 40'b1111111111111111111111111111111100000000 
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_17_axic_fifo__parameterized0' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 1 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_17_fifo_gen__parameterized0' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 1 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_17_fifo_gen__parameterized0' (23#1) [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_17_axic_fifo__parameterized0' (23#1) [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
WARNING: [Synth 8-6014] Unused sequential element NO_B_CHANNEL.cmd_b_depth_reg was removed.  [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:853]
WARNING: [Synth 8-6014] Unused sequential element S_AXI_AUSER_Q_reg was removed.  [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:281]
WARNING: [Synth 8-6014] Unused sequential element cmd_b_push_block_reg was removed.  [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:637]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_a_axi3_conv__parameterized0' (23#1) [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_r_axi3_conv' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:1789]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORT_SPLITTING bound to: 1 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
	Parameter C_RESP_OKAY bound to: 2'b00 
	Parameter C_RESP_EXOKAY bound to: 2'b01 
	Parameter C_RESP_SLVERROR bound to: 2'b10 
	Parameter C_RESP_DECERR bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_r_axi3_conv' (24#1) [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:1789]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_axi3_conv' (25#1) [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:954]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_axi_protocol_converter' (26#1) [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_0' (27#1) [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_us_0' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/synth/design_1_auto_us_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_18_top' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14462]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 16 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_RATIO bound to: 0 - type: integer 
	Parameter C_RATIO_LOG bound to: 0 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
	Parameter P_MAX_SPLIT_BEATS bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14513]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14514]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14562]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14563]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_18_axi_upsizer' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7038]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FWD_REV bound to: 1 - type: integer 
	Parameter P_CONV_LIGHT_WT bound to: 0 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter P_SI_LT_MI bound to: 1'b1 
	Parameter P_ACLK_RATIO bound to: 2 - type: integer 
	Parameter P_NO_FIFO bound to: 0 - type: integer 
	Parameter P_PKTFIFO bound to: 1 - type: integer 
	Parameter P_PKTFIFO_CLK bound to: 2 - type: integer 
	Parameter P_DATAFIFO bound to: 3 - type: integer 
	Parameter P_DATAFIFO_CLK bound to: 4 - type: integer 
	Parameter P_CLK_CONV bound to: 1'b0 
	Parameter C_M_AXI_AW_REGISTER bound to: 0 - type: integer 
	Parameter C_M_AXI_W_REGISTER bound to: 1 - type: integer 
	Parameter C_M_AXI_AR_REGISTER bound to: 0 - type: integer 
	Parameter C_S_AXI_R_REGISTER bound to: 0 - type: integer 
	Parameter C_M_AXI_R_REGISTER bound to: 1 - type: integer 
	Parameter P_RID_QUEUE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_18_w_upsizer' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5563]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_REGISTER bound to: 1 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_18_w_upsizer' (28#1) [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5563]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_18_a_upsizer' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3603]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_REGISTER bound to: 0 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 0 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_ID_QUEUE bound to: 0 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b010 
	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b011 
	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_BURST_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_SI_UNUSED_LOG bound to: 30 - type: integer 
	Parameter C_MI_UNUSED_LOG bound to: 29 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_command_fifo' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:655]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_ENABLE_S_VALID_CARRY bound to: 1 - type: integer 
	Parameter C_ENABLE_REGISTERED_OUTPUT bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_command_fifo' (29#1) [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:655]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_18_a_upsizer' (30#1) [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3603]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_18_r_upsizer' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:4653]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_REGISTER bound to: 0 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_18_r_upsizer' (31#1) [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:4653]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axi_register_slice' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:2637]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 68 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 68 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 62 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice' (32#1) [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized0' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 73 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized0' (32#1) [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized1' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized1' (32#1) [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized2' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 68 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized2' (32#1) [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 68 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 68 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 68 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (33#1) [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 68 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 68 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 68 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (34#1) [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axi_register_slice' (35#1) [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:2637]
WARNING: [Synth 8-350] instance 'mi_register_slice_inst' of module 'axi_register_slice_v2_1_18_axi_register_slice' requires 93 connections, but only 92 given [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:8475]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_18_a_upsizer__parameterized0' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3603]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_REGISTER bound to: 0 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 1 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_ID_QUEUE bound to: 0 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b010 
	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b011 
	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_BURST_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_SI_UNUSED_LOG bound to: 30 - type: integer 
	Parameter C_MI_UNUSED_LOG bound to: 29 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_18_a_upsizer__parameterized0' (35#1) [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3603]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axi_register_slice__parameterized0' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:2637]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 51 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 55 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 51 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 55 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 38 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized3' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 55 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized3' (35#1) [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized4' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 38 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized4' (35#1) [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized5' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized5' (35#1) [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 55 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 38 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 55 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 51 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 55 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 51 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 55 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 38 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (35#1) [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 55 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 38 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 55 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 51 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 55 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 51 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 55 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 38 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (35#1) [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axi_register_slice__parameterized0' (35#1) [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:2637]
WARNING: [Synth 8-350] instance 'si_register_slice_inst' of module 'axi_register_slice_v2_1_18_axi_register_slice' requires 93 connections, but only 92 given [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7379]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_18_axi_upsizer' (36#1) [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7038]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_18_top' (37#1) [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14462]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_us_0' (38#1) [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/synth/design_1_auto_us_0.v:58]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_7HNO1D' (39#1) [D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/synth/design_1.v:3871]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_interconnect_0_0' (40#1) [D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/synth/design_1.v:1162]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_interconnect_1_0' [D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/synth/design_1.v:1837]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1FI55ZU' [D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/synth/design_1.v:3409]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_1' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/synth/design_1_auto_pc_1.v:58]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_1' (41#1) [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/synth/design_1_auto_pc_1.v:58]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_us_1' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/synth/design_1_auto_us_1.v:58]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_us_1' (42#1) [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/synth/design_1_auto_us_1.v:58]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1FI55ZU' (43#1) [D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/synth/design_1.v:3409]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_interconnect_1_0' (44#1) [D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/synth/design_1.v:1837]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_interconnect_2_0' [D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/synth/design_1.v:2207]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_ZRKJIY' [D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/synth/design_1.v:4628]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_2' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/synth/design_1_auto_pc_2.v:58]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_2' (45#1) [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/synth/design_1_auto_pc_2.v:58]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_us_2' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ip/design_1_auto_us_2/synth/design_1_auto_us_2.v:58]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_us_2' (46#1) [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ip/design_1_auto_us_2/synth/design_1_auto_us_2.v:58]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_ZRKJIY' (47#1) [D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/synth/design_1.v:4628]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_interconnect_2_0' (48#1) [D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/synth/design_1.v:2207]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_interconnect_3_0' [D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/synth/design_1.v:2577]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_164DZQ2' [D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/synth/design_1.v:2947]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_3' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_3/synth/design_1_auto_pc_3.v:58]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_3' (49#1) [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_3/synth/design_1_auto_pc_3.v:58]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_us_3' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ip/design_1_auto_us_3/synth/design_1_auto_us_3.v:58]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_us_3' (50#1) [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ip/design_1_auto_us_3/synth/design_1_auto_us_3.v:58]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_164DZQ2' (51#1) [D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/synth/design_1.v:2947]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_interconnect_3_0' (52#1) [D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/synth/design_1.v:2577]
INFO: [Synth 8-6157] synthesizing module 'design_1_detection_acc_0_0' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ip/design_1_detection_acc_0_0/synth/design_1_detection_acc_0_0.v:61]
INFO: [Synth 8-6157] synthesizing module 'detection_acc' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc.v:12]
	Parameter ap_ST_fsm_state1 bound to: 37'b0000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 37'b0000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 37'b0000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 37'b0000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 37'b0000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 37'b0000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 37'b0000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 37'b0000000000000000000000000000010000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 37'b0000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state12 bound to: 37'b0000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state13 bound to: 37'b0000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state14 bound to: 37'b0000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state15 bound to: 37'b0000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state16 bound to: 37'b0000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state17 bound to: 37'b0000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state18 bound to: 37'b0000000000000000000001000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 37'b0000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 37'b0000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 37'b0000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 37'b0000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 37'b0000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 37'b0000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 37'b0000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 37'b0000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 37'b0000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 37'b0000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 37'b0000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 37'b0000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 37'b0000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 37'b0000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 37'b0000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 37'b0000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 37'b0000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 37'b0001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 37'b0010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 37'b0100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 37'b1000000000000000000000000000000000000 
	Parameter C_S_AXI_CRTL_BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CRTL_BUS_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_INPUT_R_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_INPUT_R_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_INPUT_R_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_INPUT_R_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_INPUT_R_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_INPUT_R_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_INPUT_R_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_INPUT_R_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_INPUT_R_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_INPUT_R_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_INPUT_R_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_OUTPUT_R_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_OUTPUT_R_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_OUTPUT_R_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_OUTPUT_R_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_OUTPUT_R_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_OUTPUT_R_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_OUTPUT_R_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_OUTPUT_R_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_OUTPUT_R_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_OUTPUT_R_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_OUTPUT_R_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_WEIGHT_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WEIGHT_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_WEIGHT_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_WEIGHT_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WEIGHT_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WEIGHT_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WEIGHT_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WEIGHT_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WEIGHT_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_WEIGHT_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_WEIGHT_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_BETA_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BETA_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_BETA_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_BETA_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BETA_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BETA_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BETA_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BETA_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BETA_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_BETA_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_BETA_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_S_AXI_CRTL_BUS_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_INPUT_R_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_OUTPUT_R_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_WEIGHT_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_BETA_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc.v:514]
INFO: [Synth 8-6157] synthesizing module 'input_load_conv_ibkb' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/input_load_conv_ibkb.v:46]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'input_load_conv_ibkb_ram' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/input_load_conv_ibkb.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 1024 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/input_load_conv_ibkb.v:22]
INFO: [Synth 8-3876] $readmem data file './input_load_conv_ibkb_ram.dat' is read successfully [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/input_load_conv_ibkb.v:25]
INFO: [Synth 8-6155] done synthesizing module 'input_load_conv_ibkb_ram' (53#1) [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/input_load_conv_ibkb.v:9]
INFO: [Synth 8-6155] done synthesizing module 'input_load_conv_ibkb' (54#1) [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/input_load_conv_ibkb.v:46]
INFO: [Synth 8-6157] synthesizing module 'detection_acc_inpmb6' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_inpmb6.v:46]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 1296 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'detection_acc_inpmb6_ram' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_inpmb6.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1296 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_inpmb6.v:22]
INFO: [Synth 8-3876] $readmem data file './detection_acc_inpmb6_ram.dat' is read successfully [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_inpmb6.v:25]
INFO: [Synth 8-6155] done synthesizing module 'detection_acc_inpmb6_ram' (55#1) [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_inpmb6.v:9]
INFO: [Synth 8-6155] done synthesizing module 'detection_acc_inpmb6' (56#1) [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_inpmb6.v:46]
INFO: [Synth 8-6157] synthesizing module 'detection_acc_weiqcK' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_weiqcK.v:46]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 25 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'detection_acc_weiqcK_ram' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_weiqcK.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 25 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_weiqcK.v:22]
INFO: [Synth 8-3876] $readmem data file './detection_acc_weiqcK_ram.dat' is read successfully [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_weiqcK.v:25]
INFO: [Synth 8-6155] done synthesizing module 'detection_acc_weiqcK_ram' (57#1) [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_weiqcK.v:9]
INFO: [Synth 8-6155] done synthesizing module 'detection_acc_weiqcK' (58#1) [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_weiqcK.v:46]
INFO: [Synth 8-6157] synthesizing module 'detection_acc_weicux' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_weicux.v:46]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 512 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'detection_acc_weicux_ram' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_weicux.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 512 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_weicux.v:22]
INFO: [Synth 8-3876] $readmem data file './detection_acc_weicux_ram.dat' is read successfully [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_weicux.v:25]
INFO: [Synth 8-6155] done synthesizing module 'detection_acc_weicux_ram' (59#1) [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_weicux.v:9]
INFO: [Synth 8-6155] done synthesizing module 'detection_acc_weicux' (60#1) [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_weicux.v:46]
INFO: [Synth 8-6157] synthesizing module 'detection_acc_outcCy' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_outcCy.v:64]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'detection_acc_outcCy_ram' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_outcCy.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 1024 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_outcCy.v:27]
INFO: [Synth 8-3876] $readmem data file './detection_acc_outcCy_ram.dat' is read successfully [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_outcCy.v:30]
INFO: [Synth 8-6155] done synthesizing module 'detection_acc_outcCy_ram' (61#1) [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_outcCy.v:9]
INFO: [Synth 8-6155] done synthesizing module 'detection_acc_outcCy' (62#1) [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_outcCy.v:64]
INFO: [Synth 8-6157] synthesizing module 'detection_acc_outdgE' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_outdgE.v:46]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 128 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'detection_acc_outdgE_ram' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_outdgE.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 128 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_outdgE.v:22]
INFO: [Synth 8-3876] $readmem data file './detection_acc_outdgE_ram.dat' is read successfully [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_outdgE.v:25]
INFO: [Synth 8-6155] done synthesizing module 'detection_acc_outdgE_ram' (63#1) [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_outdgE.v:9]
INFO: [Synth 8-6155] done synthesizing module 'detection_acc_outdgE' (64#1) [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_outdgE.v:46]
INFO: [Synth 8-6157] synthesizing module 'detection_acc_CRTL_BUS_s_axi' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_CRTL_BUS_s_axi.v:9]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 8'b00000000 
	Parameter ADDR_GIE bound to: 8'b00000100 
	Parameter ADDR_IER bound to: 8'b00001000 
	Parameter ADDR_ISR bound to: 8'b00001100 
	Parameter ADDR_INPUT_OFFSET_DATA_0 bound to: 8'b00010000 
	Parameter ADDR_INPUT_OFFSET_CTRL bound to: 8'b00010100 
	Parameter ADDR_OUTPUT_OFFSET_DATA_0 bound to: 8'b00011000 
	Parameter ADDR_OUTPUT_OFFSET_CTRL bound to: 8'b00011100 
	Parameter ADDR_WEIGHT_OFFSET_DATA_0 bound to: 8'b00100000 
	Parameter ADDR_WEIGHT_OFFSET_CTRL bound to: 8'b00100100 
	Parameter ADDR_BETA_OFFSET_DATA_0 bound to: 8'b00101000 
	Parameter ADDR_BETA_OFFSET_CTRL bound to: 8'b00101100 
	Parameter ADDR_INFM_NUM_DATA_0 bound to: 8'b00110000 
	Parameter ADDR_INFM_NUM_CTRL bound to: 8'b00110100 
	Parameter ADDR_OUTFM_NUM_DATA_0 bound to: 8'b00111000 
	Parameter ADDR_OUTFM_NUM_CTRL bound to: 8'b00111100 
	Parameter ADDR_KERNEL_SIZE_DATA_0 bound to: 8'b01000000 
	Parameter ADDR_KERNEL_SIZE_CTRL bound to: 8'b01000100 
	Parameter ADDR_KERNEL_STRIDE_DATA_0 bound to: 8'b01001000 
	Parameter ADDR_KERNEL_STRIDE_CTRL bound to: 8'b01001100 
	Parameter ADDR_TM_DATA_0 bound to: 8'b01010000 
	Parameter ADDR_TM_CTRL bound to: 8'b01010100 
	Parameter ADDR_TN_DATA_0 bound to: 8'b01011000 
	Parameter ADDR_TN_CTRL bound to: 8'b01011100 
	Parameter ADDR_TR_DATA_0 bound to: 8'b01100000 
	Parameter ADDR_TR_CTRL bound to: 8'b01100100 
	Parameter ADDR_TC_DATA_0 bound to: 8'b01101000 
	Parameter ADDR_TC_CTRL bound to: 8'b01101100 
	Parameter ADDR_MLOOPS_DATA_0 bound to: 8'b01110000 
	Parameter ADDR_MLOOPS_CTRL bound to: 8'b01110100 
	Parameter ADDR_NLOOPS_DATA_0 bound to: 8'b01111000 
	Parameter ADDR_NLOOPS_CTRL bound to: 8'b01111100 
	Parameter ADDR_LAYERTYPE_DATA_0 bound to: 8'b10000000 
	Parameter ADDR_LAYERTYPE_CTRL bound to: 8'b10000100 
	Parameter ADDR_M_DATA_0 bound to: 8'b10001000 
	Parameter ADDR_M_CTRL bound to: 8'b10001100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 8 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_CRTL_BUS_s_axi.v:301]
INFO: [Synth 8-6155] done synthesizing module 'detection_acc_CRTL_BUS_s_axi' (65#1) [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_CRTL_BUS_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'detection_acc_Input_r_m_axi' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_Input_r_m_axi.v:10]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'detection_acc_Input_r_m_axi_throttl' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_Input_r_m_axi.v:709]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'detection_acc_Input_r_m_axi_throttl' (66#1) [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_Input_r_m_axi.v:709]
INFO: [Synth 8-6157] synthesizing module 'detection_acc_Input_r_m_axi_write' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_Input_r_m_axi.v:1702]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'detection_acc_Input_r_m_axi_fifo' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_Input_r_m_axi.v:419]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'detection_acc_Input_r_m_axi_fifo' (67#1) [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_Input_r_m_axi.v:419]
INFO: [Synth 8-6157] synthesizing module 'detection_acc_Input_r_m_axi_reg_slice' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_Input_r_m_axi.v:315]
	Parameter N bound to: 64 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'detection_acc_Input_r_m_axi_reg_slice' (68#1) [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_Input_r_m_axi.v:315]
INFO: [Synth 8-6157] synthesizing module 'detection_acc_Input_r_m_axi_fifo__parameterized0' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_Input_r_m_axi.v:419]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'detection_acc_Input_r_m_axi_fifo__parameterized0' (68#1) [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_Input_r_m_axi.v:419]
INFO: [Synth 8-6157] synthesizing module 'detection_acc_Input_r_m_axi_buffer' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_Input_r_m_axi.v:528]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'detection_acc_Input_r_m_axi_buffer' (69#1) [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_Input_r_m_axi.v:528]
INFO: [Synth 8-6157] synthesizing module 'detection_acc_Input_r_m_axi_fifo__parameterized1' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_Input_r_m_axi.v:419]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'detection_acc_Input_r_m_axi_fifo__parameterized1' (69#1) [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_Input_r_m_axi.v:419]
INFO: [Synth 8-6157] synthesizing module 'detection_acc_Input_r_m_axi_fifo__parameterized2' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_Input_r_m_axi.v:419]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'detection_acc_Input_r_m_axi_fifo__parameterized2' (69#1) [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_Input_r_m_axi.v:419]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_Input_r_m_axi.v:2069]
INFO: [Synth 8-6155] done synthesizing module 'detection_acc_Input_r_m_axi_write' (70#1) [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_Input_r_m_axi.v:1702]
INFO: [Synth 8-6157] synthesizing module 'detection_acc_Input_r_m_axi_read' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_Input_r_m_axi.v:905]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'detection_acc_Input_r_m_axi_buffer__parameterized0' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_Input_r_m_axi.v:528]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'detection_acc_Input_r_m_axi_buffer__parameterized0' (70#1) [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_Input_r_m_axi.v:528]
INFO: [Synth 8-6157] synthesizing module 'detection_acc_Input_r_m_axi_reg_slice__parameterized0' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_Input_r_m_axi.v:315]
	Parameter N bound to: 34 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'detection_acc_Input_r_m_axi_reg_slice__parameterized0' (70#1) [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_Input_r_m_axi.v:315]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_Input_r_m_axi.v:1253]
INFO: [Synth 8-6155] done synthesizing module 'detection_acc_Input_r_m_axi_read' (71#1) [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_Input_r_m_axi.v:905]
INFO: [Synth 8-6155] done synthesizing module 'detection_acc_Input_r_m_axi' (72#1) [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_Input_r_m_axi.v:10]
INFO: [Synth 8-6157] synthesizing module 'detection_acc_Output_r_m_axi' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_Output_r_m_axi.v:10]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'detection_acc_Output_r_m_axi_throttl' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_Output_r_m_axi.v:709]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'detection_acc_Output_r_m_axi_throttl' (73#1) [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_Output_r_m_axi.v:709]
INFO: [Synth 8-6157] synthesizing module 'detection_acc_Output_r_m_axi_write' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_Output_r_m_axi.v:1702]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'detection_acc_Output_r_m_axi_fifo' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_Output_r_m_axi.v:419]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'detection_acc_Output_r_m_axi_fifo' (74#1) [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_Output_r_m_axi.v:419]
INFO: [Synth 8-6157] synthesizing module 'detection_acc_Output_r_m_axi_reg_slice' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_Output_r_m_axi.v:315]
	Parameter N bound to: 64 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'detection_acc_Output_r_m_axi_reg_slice' (75#1) [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_Output_r_m_axi.v:315]
INFO: [Synth 8-6157] synthesizing module 'detection_acc_Output_r_m_axi_fifo__parameterized0' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_Output_r_m_axi.v:419]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'detection_acc_Output_r_m_axi_fifo__parameterized0' (75#1) [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_Output_r_m_axi.v:419]
INFO: [Synth 8-6157] synthesizing module 'detection_acc_Output_r_m_axi_buffer' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_Output_r_m_axi.v:528]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'detection_acc_Output_r_m_axi_buffer' (76#1) [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_Output_r_m_axi.v:528]
INFO: [Synth 8-6157] synthesizing module 'detection_acc_Output_r_m_axi_fifo__parameterized1' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_Output_r_m_axi.v:419]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'detection_acc_Output_r_m_axi_fifo__parameterized1' (76#1) [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_Output_r_m_axi.v:419]
INFO: [Synth 8-6157] synthesizing module 'detection_acc_Output_r_m_axi_fifo__parameterized2' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_Output_r_m_axi.v:419]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'detection_acc_Output_r_m_axi_fifo__parameterized2' (76#1) [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_Output_r_m_axi.v:419]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_Output_r_m_axi.v:2069]
INFO: [Synth 8-6155] done synthesizing module 'detection_acc_Output_r_m_axi_write' (77#1) [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_Output_r_m_axi.v:1702]
INFO: [Synth 8-6157] synthesizing module 'detection_acc_Output_r_m_axi_read' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_Output_r_m_axi.v:905]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'detection_acc_Output_r_m_axi_buffer__parameterized0' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_Output_r_m_axi.v:528]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'detection_acc_Output_r_m_axi_buffer__parameterized0' (77#1) [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_Output_r_m_axi.v:528]
INFO: [Synth 8-6157] synthesizing module 'detection_acc_Output_r_m_axi_reg_slice__parameterized0' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_Output_r_m_axi.v:315]
	Parameter N bound to: 34 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'detection_acc_Output_r_m_axi_reg_slice__parameterized0' (77#1) [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_Output_r_m_axi.v:315]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_Output_r_m_axi.v:1253]
INFO: [Synth 8-6155] done synthesizing module 'detection_acc_Output_r_m_axi_read' (78#1) [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_Output_r_m_axi.v:905]
INFO: [Synth 8-6155] done synthesizing module 'detection_acc_Output_r_m_axi' (79#1) [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_Output_r_m_axi.v:10]
INFO: [Synth 8-6157] synthesizing module 'detection_acc_Weight_m_axi' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_Weight_m_axi.v:10]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'detection_acc_Weight_m_axi_throttl' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_Weight_m_axi.v:709]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'detection_acc_Weight_m_axi_throttl' (80#1) [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_Weight_m_axi.v:709]
INFO: [Synth 8-6157] synthesizing module 'detection_acc_Weight_m_axi_write' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_Weight_m_axi.v:1702]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'detection_acc_Weight_m_axi_fifo' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_Weight_m_axi.v:419]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'detection_acc_Weight_m_axi_fifo' (81#1) [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_Weight_m_axi.v:419]
INFO: [Synth 8-6157] synthesizing module 'detection_acc_Weight_m_axi_reg_slice' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_Weight_m_axi.v:315]
	Parameter N bound to: 64 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'detection_acc_Weight_m_axi_reg_slice' (82#1) [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_Weight_m_axi.v:315]
INFO: [Synth 8-6157] synthesizing module 'detection_acc_Weight_m_axi_fifo__parameterized0' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_Weight_m_axi.v:419]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'detection_acc_Weight_m_axi_fifo__parameterized0' (82#1) [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_Weight_m_axi.v:419]
INFO: [Synth 8-6157] synthesizing module 'detection_acc_Weight_m_axi_buffer' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_Weight_m_axi.v:528]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'detection_acc_Weight_m_axi_buffer' (83#1) [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_Weight_m_axi.v:528]
INFO: [Synth 8-6157] synthesizing module 'detection_acc_Weight_m_axi_fifo__parameterized1' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_Weight_m_axi.v:419]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'detection_acc_Weight_m_axi_fifo__parameterized1' (83#1) [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_Weight_m_axi.v:419]
INFO: [Synth 8-6157] synthesizing module 'detection_acc_Weight_m_axi_fifo__parameterized2' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_Weight_m_axi.v:419]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'detection_acc_Weight_m_axi_fifo__parameterized2' (83#1) [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_Weight_m_axi.v:419]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_Weight_m_axi.v:2069]
INFO: [Synth 8-6155] done synthesizing module 'detection_acc_Weight_m_axi_write' (84#1) [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_Weight_m_axi.v:1702]
INFO: [Synth 8-6157] synthesizing module 'detection_acc_Weight_m_axi_read' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_Weight_m_axi.v:905]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'detection_acc_Weight_m_axi_buffer__parameterized0' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_Weight_m_axi.v:528]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'detection_acc_Weight_m_axi_buffer__parameterized0' (84#1) [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_Weight_m_axi.v:528]
	Parameter N bound to: 34 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'detection_acc_Weight_m_axi_reg_slice__parameterized0' (84#1) [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_Weight_m_axi.v:315]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_Weight_m_axi.v:1253]
INFO: [Synth 8-6155] done synthesizing module 'detection_acc_Weight_m_axi_read' (85#1) [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_Weight_m_axi.v:905]
INFO: [Synth 8-6155] done synthesizing module 'detection_acc_Weight_m_axi' (86#1) [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_Weight_m_axi.v:10]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'detection_acc_Beta_m_axi_throttl' (87#1) [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_Beta_m_axi.v:709]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'detection_acc_Beta_m_axi_fifo' (88#1) [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_Beta_m_axi.v:419]
	Parameter N bound to: 64 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'detection_acc_Beta_m_axi_reg_slice' (89#1) [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_Beta_m_axi.v:315]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_Beta_m_axi.v:2069]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
	Parameter N bound to: 34 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_Beta_m_axi.v:1253]
	Parameter ap_ST_fsm_state1 bound to: 8'b00000001 
	Parameter ap_ST_fsm_state2 bound to: 8'b00000010 
	Parameter ap_ST_fsm_state3 bound to: 8'b00000100 
	Parameter ap_ST_fsm_state4 bound to: 8'b00001000 
	Parameter ap_ST_fsm_state5 bound to: 8'b00010000 
	Parameter ap_ST_fsm_state6 bound to: 8'b00100000 
	Parameter ap_ST_fsm_state7 bound to: 8'b01000000 
	Parameter ap_ST_fsm_state8 bound to: 8'b10000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/pool.v:717]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/pool.v:3456]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/pool.v:3460]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/pool.v:3464]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/pool.v:3468]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/pool.v:3472]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/pool.v:3476]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/pool.v:3480]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/pool.v:3484]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/pool.v:3488]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/pool.v:3492]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/pool.v:3496]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/pool.v:3500]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/pool.v:3504]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/pool.v:3508]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/pool.v:3512]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/pool.v:3516]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/pool.v:3520]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/pool.v:3524]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/pool.v:3528]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/pool.v:3532]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/pool.v:3536]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/pool.v:3540]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/pool.v:3544]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/pool.v:3548]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/pool.v:3552]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/pool.v:3556]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/pool.v:3560]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/pool.v:3564]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/pool.v:3568]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/pool.v:3572]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/pool.v:3578]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/pool.v:3580]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/pool.v:3586]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/pool.v:3746]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/pool.v:3748]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/pool.v:3750]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/pool.v:3752]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/pool.v:3754]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/pool.v:3756]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/pool.v:3758]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/pool.v:3760]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/pool.v:3762]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/pool.v:3764]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/pool.v:3766]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/pool.v:3768]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/pool.v:3770]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/pool.v:3772]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/pool.v:3774]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/pool.v:3776]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/pool.v:3778]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/pool.v:3780]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/pool.v:3782]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/pool.v:3784]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/pool.v:3786]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/pool.v:3788]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/pool.v:3790]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/pool.v:3792]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/pool.v:3794]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/pool.v:3796]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/pool.v:3798]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/pool.v:3800]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/pool.v:3802]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/pool.v:3804]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/pool.v:3806]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/pool.v:3808]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/pool.v:3810]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/pool.v:3812]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/pool.v:3814]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/pool.v:3816]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/pool.v:3818]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/pool.v:3820]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/pool.v:3822]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/pool.v:3824]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/pool.v:3826]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/pool.v:3828]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/pool.v:3830]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/pool.v:3832]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/pool.v:3834]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/pool.v:3836]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/pool.v:3838]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/pool.v:3840]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/pool.v:3842]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/pool.v:3844]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/pool.v:3846]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/pool.v:3848]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/pool.v:3850]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/pool.v:3852]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/pool.v:3854]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/pool.v:3856]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/pool.v:3858]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/pool.v:3860]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/pool.v:3862]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/pool.v:3864]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/pool.v:3866]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/pool.v:3868]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/pool.v:3870]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/pool.v:3872]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/pool.v:4222]
	Parameter ap_ST_fsm_state1 bound to: 8'b00000001 
	Parameter ap_ST_fsm_state2 bound to: 8'b00000010 
	Parameter ap_ST_fsm_state3 bound to: 8'b00000100 
	Parameter ap_ST_fsm_state4 bound to: 8'b00001000 
	Parameter ap_ST_fsm_state5 bound to: 8'b00010000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 8'b00100000 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 8'b01000000 
	Parameter ap_ST_fsm_state11 bound to: 8'b10000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/conv.v:1397]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state4 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/copy_local_beta.v:171]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/copy_local_beta.v:972]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/copy_local_beta.v:974]
INFO: [Common 17-14] Message 'Synth 8-589' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 4 - type: integer 
	Parameter din1_WIDTH bound to: 66 - type: integer 
	Parameter dout_WIDTH bound to: 69 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 4 - type: integer 
	Parameter din1_WIDTH bound to: 69 - type: integer 
	Parameter dout_WIDTH bound to: 71 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 8 - type: integer 
	Parameter din4_WIDTH bound to: 8 - type: integer 
	Parameter din5_WIDTH bound to: 8 - type: integer 
	Parameter din6_WIDTH bound to: 8 - type: integer 
	Parameter din7_WIDTH bound to: 8 - type: integer 
	Parameter din8_WIDTH bound to: 8 - type: integer 
	Parameter din9_WIDTH bound to: 8 - type: integer 
	Parameter din10_WIDTH bound to: 8 - type: integer 
	Parameter din11_WIDTH bound to: 8 - type: integer 
	Parameter din12_WIDTH bound to: 8 - type: integer 
	Parameter din13_WIDTH bound to: 8 - type: integer 
	Parameter din14_WIDTH bound to: 8 - type: integer 
	Parameter din15_WIDTH bound to: 8 - type: integer 
	Parameter din16_WIDTH bound to: 8 - type: integer 
	Parameter din17_WIDTH bound to: 8 - type: integer 
	Parameter din18_WIDTH bound to: 8 - type: integer 
	Parameter din19_WIDTH bound to: 8 - type: integer 
	Parameter din20_WIDTH bound to: 8 - type: integer 
	Parameter din21_WIDTH bound to: 8 - type: integer 
	Parameter din22_WIDTH bound to: 8 - type: integer 
	Parameter din23_WIDTH bound to: 8 - type: integer 
	Parameter din24_WIDTH bound to: 8 - type: integer 
	Parameter din25_WIDTH bound to: 8 - type: integer 
	Parameter din26_WIDTH bound to: 8 - type: integer 
	Parameter din27_WIDTH bound to: 8 - type: integer 
	Parameter din28_WIDTH bound to: 8 - type: integer 
	Parameter din29_WIDTH bound to: 8 - type: integer 
	Parameter din30_WIDTH bound to: 8 - type: integer 
	Parameter din31_WIDTH bound to: 8 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 17 - type: integer 
	Parameter ap_ST_fsm_state1 bound to: 17'b00000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 17'b00000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 17'b00000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 17'b00000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 17'b00000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 17'b00000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 17'b00000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 17'b00000000010000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 17'b00000000100000000 
	Parameter ap_ST_fsm_state12 bound to: 17'b00000001000000000 
	Parameter ap_ST_fsm_state13 bound to: 17'b00000010000000000 
	Parameter ap_ST_fsm_state14 bound to: 17'b00000100000000000 
	Parameter ap_ST_fsm_state15 bound to: 17'b00001000000000000 
	Parameter ap_ST_fsm_state16 bound to: 17'b00010000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 17'b00100000000000000 
	Parameter ap_ST_fsm_pp1_stage1 bound to: 17'b01000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 17'b10000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/weight_load.v:1432]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 3200 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 3200 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/weight_load_weighdEe.v:22]
INFO: [Synth 8-3876] $readmem data file './weight_load_weighdEe_ram.dat' is read successfully [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/weight_load_weighdEe.v:25]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 96 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 96 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 128 - type: integer 
	Parameter ap_ST_fsm_state1 bound to: 14'b00000000000001 
	Parameter ap_ST_fsm_state2 bound to: 14'b00000000000010 
	Parameter ap_ST_fsm_state3 bound to: 14'b00000000000100 
	Parameter ap_ST_fsm_state4 bound to: 14'b00000000001000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 14'b00000000010000 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 14'b00000000100000 
	Parameter ap_ST_fsm_state8 bound to: 14'b00000001000000 
	Parameter ap_ST_fsm_state9 bound to: 14'b00000010000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 14'b00000100000000 
	Parameter ap_ST_fsm_state13 bound to: 14'b00001000000000 
	Parameter ap_ST_fsm_state14 bound to: 14'b00010000000000 
	Parameter ap_ST_fsm_state15 bound to: 14'b00100000000000 
	Parameter ap_ST_fsm_state16 bound to: 14'b01000000000000 
	Parameter ap_ST_fsm_state17 bound to: 14'b10000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/output_write.v:376]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 8192 - type: integer 
	Parameter AddressWidth bound to: 13 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 13 - type: integer 
	Parameter MEM_SIZE bound to: 8192 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/output_write_outpkbM.v:22]
INFO: [Synth 8-3876] $readmem data file './output_write_outpkbM_ram.dat' is read successfully [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/output_write_outpkbM.v:25]
	Parameter ap_ST_fsm_state1 bound to: 16'b0000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 16'b0000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 16'b0000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 16'b0000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 16'b0000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 16'b0000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 16'b0000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 16'b0000000010000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 16'b0000000100000000 
	Parameter ap_ST_fsm_state12 bound to: 16'b0000001000000000 
	Parameter ap_ST_fsm_state13 bound to: 16'b0000010000000000 
	Parameter ap_ST_fsm_state14 bound to: 16'b0000100000000000 
	Parameter ap_ST_fsm_state15 bound to: 16'b0001000000000000 
	Parameter ap_ST_fsm_state16 bound to: 16'b0010000000000000 
	Parameter ap_ST_fsm_state17 bound to: 16'b0100000000000000 
	Parameter ap_ST_fsm_state18 bound to: 16'b1000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/input_load_conv.v:199]
	Parameter ap_ST_fsm_state1 bound to: 6'b000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 6'b000010 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 6'b000100 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 6'b001000 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 6'b010000 
	Parameter ap_ST_fsm_state7 bound to: 6'b100000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/relu.v:461]
	Parameter ap_ST_fsm_state1 bound to: 5'b00001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 5'b00010 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 5'b00100 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 5'b01000 
	Parameter ap_ST_fsm_state7 bound to: 5'b10000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/fc.v:257]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 32 - type: integer 
	Parameter din5_WIDTH bound to: 32 - type: integer 
	Parameter din6_WIDTH bound to: 32 - type: integer 
	Parameter din7_WIDTH bound to: 32 - type: integer 
	Parameter din8_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ap_ST_fsm_state1 bound to: 6'b000001 
	Parameter ap_ST_fsm_state2 bound to: 6'b000010 
	Parameter ap_ST_fsm_state3 bound to: 6'b000100 
	Parameter ap_ST_fsm_state4 bound to: 6'b001000 
	Parameter ap_ST_fsm_state5 bound to: 6'b010000 
	Parameter ap_ST_fsm_state6 bound to: 6'b100000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/relu_fc.v:145]
	Parameter ap_ST_fsm_state1 bound to: 7'b0000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 7'b0000010 
	Parameter ap_ST_fsm_state5 bound to: 7'b0000100 
	Parameter ap_ST_fsm_state6 bound to: 7'b0001000 
	Parameter ap_ST_fsm_state7 bound to: 7'b0010000 
	Parameter ap_ST_fsm_state8 bound to: 7'b0100000 
	Parameter ap_ST_fsm_state9 bound to: 7'b1000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/output_write_fc.v:191]
	Parameter ap_ST_fsm_state1 bound to: 10'b0000000001 
	Parameter ap_ST_fsm_state2 bound to: 10'b0000000010 
	Parameter ap_ST_fsm_state3 bound to: 10'b0000000100 
	Parameter ap_ST_fsm_state4 bound to: 10'b0000001000 
	Parameter ap_ST_fsm_state5 bound to: 10'b0000010000 
	Parameter ap_ST_fsm_state6 bound to: 10'b0000100000 
	Parameter ap_ST_fsm_state7 bound to: 10'b0001000000 
	Parameter ap_ST_fsm_state8 bound to: 10'b0010000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 10'b0100000000 
	Parameter ap_ST_fsm_state12 bound to: 10'b1000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/weight_load_fc.v:219]
	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 0 - type: integer 
	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
	Parameter C_NUM_F2P_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_FCLK_CLK0_BUF bound to: TRUE - type: string 
	Parameter C_FCLK_CLK1_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK2_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK3_BUF bound to: FALSE - type: string 
	Parameter C_EMIO_GPIO_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
	Parameter C_EN_EMIO_ENET0 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_ENET1 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
	Parameter C_DM_WIDTH bound to: 4 - type: integer 
	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
	Parameter C_PACKAGE_NAME bound to: clg400 - type: string 
	Parameter C_IRQ_F2P_MODE bound to: DIRECT - type: string 
	Parameter C_TRACE_INTERNAL_WIDTH bound to: 2 - type: integer 
	Parameter C_EN_EMIO_PJTAG bound to: 0 - type: integer 
	Parameter C_USE_AXI_NONSECURE bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP0 bound to: 1 - type: integer 
	Parameter C_USE_S_AXI_HP1 bound to: 1 - type: integer 
	Parameter C_USE_S_AXI_HP2 bound to: 1 - type: integer 
	Parameter C_USE_S_AXI_HP3 bound to: 1 - type: integer 
	Parameter C_USE_M_AXI_GP0 bound to: 1 - type: integer 
	Parameter C_USE_M_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_ACP bound to: 0 - type: integer 
	Parameter C_GP0_EN_MODIFIABLE_TXN bound to: 1 - type: integer 
	Parameter C_GP1_EN_MODIFIABLE_TXN bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1347]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1348]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_5_processing_system7' requires 685 connections, but only 672 given [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:870]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'design_1_processing_system7_0_0' requires 243 connections, but only 219 given [D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/synth/design_1.v:871]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter P_AXBURST_FIXED bound to: 2'b00 
	Parameter P_AXBURST_INCR bound to: 2'b01 
	Parameter P_AXBURST_WRAP bound to: 2'b10 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE_WAIT bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3277]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter LP_RESP_OKAY bound to: 2'b00 
	Parameter LP_RESP_EXOKAY bound to: 2'b01 
	Parameter LP_RESP_SLVERROR bound to: 2'b10 
	Parameter LP_RESP_DECERR bound to: 2'b11 
	Parameter P_WIDTH bound to: 20 - type: integer 
	Parameter P_DEPTH bound to: 4 - type: integer 
	Parameter P_AWIDTH bound to: 2 - type: integer 
	Parameter P_RWIDTH bound to: 2 - type: integer 
	Parameter P_RDEPTH bound to: 4 - type: integer 
	Parameter P_RAWIDTH bound to: 2 - type: integer 
	Parameter C_WIDTH bound to: 20 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3395]
WARNING: [Synth 8-6014] Unused sequential element state_r1_reg was removed.  [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3383]
WARNING: [Synth 8-6014] Unused sequential element s_arlen_r_reg was removed.  [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3384]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter P_WIDTH bound to: 13 - type: integer 
	Parameter P_DEPTH bound to: 32 - type: integer 
	Parameter P_AWIDTH bound to: 5 - type: integer 
	Parameter P_D_WIDTH bound to: 34 - type: integer 
	Parameter P_D_DEPTH bound to: 32 - type: integer 
	Parameter P_D_AWIDTH bound to: 5 - type: integer 
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
	Parameter C_WIDTH bound to: 13 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 66 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 49 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 14 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 47 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
WARNING: [Synth 8-350] instance 'SI_REG' of module 'axi_register_slice_v2_1_18_axi_register_slice' requires 93 connections, but only 92 given [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4392]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
WARNING: [Synth 8-350] instance 'MI_REG' of module 'axi_register_slice_v2_1_18_axi_register_slice' requires 93 connections, but only 92 given [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4647]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'design_1_auto_pc_4' requires 59 connections, but only 57 given [D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/synth/design_1.v:4568]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_ps7_0_50M_0' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/synth/design_1_rst_ps7_0_50M_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'd:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/synth/design_1_rst_ps7_0_50M_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at 'D:/APP/VIVADO/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51683' bound to instance 'POR_SRL_I' of component 'SRL16' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (143#1) [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (144#1) [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (145#1) [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (146#1) [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (147#1) [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_ps7_0_50M_0' (148#1) [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/synth/design_1_rst_ps7_0_50M_0.vhd:74]
WARNING: [Synth 8-350] instance 'rst_ps7_0_50M' of module 'design_1_rst_ps7_0_50M_0' requires 10 connections, but only 6 given [D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/synth/design_1.v:1153]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_aclk
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_resetn
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[1]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[0]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port scndry_resetn
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized2 has unconnected port m_axi_bid[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized2 has unconnected port m_axi_buser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized2 has unconnected port m_axi_rid[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized2 has unconnected port m_axi_rlast
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized2 has unconnected port m_axi_ruser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized2 has unconnected port s_axi_awid[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized2 has unconnected port s_axi_awlen[7]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized2 has unconnected port s_axi_awlen[6]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized2 has unconnected port s_axi_awlen[5]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized2 has unconnected port s_axi_awlen[4]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized2 has unconnected port s_axi_awlen[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized2 has unconnected port s_axi_awlen[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized2 has unconnected port s_axi_awlen[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized2 has unconnected port s_axi_awlen[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized2 has unconnected port s_axi_awsize[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized2 has unconnected port s_axi_awsize[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized2 has unconnected port s_axi_awsize[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized2 has unconnected port s_axi_awburst[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized2 has unconnected port s_axi_awburst[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized2 has unconnected port s_axi_awlock[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized2 has unconnected port s_axi_awcache[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized2 has unconnected port s_axi_awcache[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized2 has unconnected port s_axi_awcache[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized2 has unconnected port s_axi_awcache[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized2 has unconnected port s_axi_awregion[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized2 has unconnected port s_axi_awregion[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized2 has unconnected port s_axi_awregion[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized2 has unconnected port s_axi_awregion[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized2 has unconnected port s_axi_awqos[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized2 has unconnected port s_axi_awqos[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized2 has unconnected port s_axi_awqos[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized2 has unconnected port s_axi_awqos[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized2 has unconnected port s_axi_awuser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized2 has unconnected port s_axi_wid[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized2 has unconnected port s_axi_wlast
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized2 has unconnected port s_axi_wuser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized2 has unconnected port s_axi_arid[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized2 has unconnected port s_axi_arlen[7]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized2 has unconnected port s_axi_arlen[6]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized2 has unconnected port s_axi_arlen[5]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized2 has unconnected port s_axi_arlen[4]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized2 has unconnected port s_axi_arlen[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized2 has unconnected port s_axi_arlen[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized2 has unconnected port s_axi_arlen[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized2 has unconnected port s_axi_arlen[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized2 has unconnected port s_axi_arsize[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized2 has unconnected port s_axi_arsize[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized2 has unconnected port s_axi_arsize[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized2 has unconnected port s_axi_arburst[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized2 has unconnected port s_axi_arburst[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized2 has unconnected port s_axi_arlock[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized2 has unconnected port s_axi_arcache[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized2 has unconnected port s_axi_arcache[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized2 has unconnected port s_axi_arcache[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized2 has unconnected port s_axi_arcache[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized2 has unconnected port s_axi_arregion[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized2 has unconnected port s_axi_arregion[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized2 has unconnected port s_axi_arregion[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized2 has unconnected port s_axi_arregion[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized2 has unconnected port s_axi_arqos[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized2 has unconnected port s_axi_arqos[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized2 has unconnected port s_axi_arqos[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized2 has unconnected port s_axi_arqos[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized2 has unconnected port s_axi_aruser[0]
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_18_axic_register_slice__parameterized13 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_18_axic_register_slice__parameterized13 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_18_axic_register_slice__parameterized10 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_18_axic_register_slice__parameterized10 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_18_axic_register_slice__parameterized12 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_18_axic_register_slice__parameterized12 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_18_axic_register_slice__parameterized11 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_18_axic_register_slice__parameterized11 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_18_axi_register_slice__parameterized2 has unconnected port aclk2x
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized1 has unconnected port m_axi_buser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized1 has unconnected port m_axi_ruser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized1 has unconnected port s_axi_awregion[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized1 has unconnected port s_axi_awregion[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized1 has unconnected port s_axi_awregion[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized1 has unconnected port s_axi_awregion[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized1 has unconnected port s_axi_awuser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized1 has unconnected port s_axi_wuser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized1 has unconnected port s_axi_arregion[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized1 has unconnected port s_axi_arregion[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized1 has unconnected port s_axi_arregion[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized1 has unconnected port s_axi_arregion[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized1 has unconnected port s_axi_aruser[0]
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_18_axic_register_slice__parameterized7 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_18_axic_register_slice__parameterized7 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_18_axi_register_slice__parameterized1 has unconnected port aclk2x
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm has unconnected port s_arlen[7]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm has unconnected port s_arlen[6]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm has unconnected port s_arlen[5]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm has unconnected port s_arlen[4]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm has unconnected port s_arlen[3]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm has unconnected port s_arlen[2]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:40 ; elapsed = 00:01:43 . Memory (MB): peak = 822.277 ; gain = 508.770
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:42 ; elapsed = 00:01:44 . Memory (MB): peak = 822.277 ; gain = 508.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:42 ; elapsed = 00:01:44 . Memory (MB): peak = 822.277 ; gain = 508.770
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1220.180 ; gain = 0.324
Parsing XDC File [D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1221.203 ; gain = 0.000
Sourcing Tcl File [D:/APP/VIVADO/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/APP/VIVADO/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/APP/VIVADO/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/APP/VIVADO/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/APP/VIVADO/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/APP/VIVADO/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/APP/VIVADO/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/APP/VIVADO/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/APP/VIVADO/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/APP/VIVADO/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/APP/VIVADO/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/APP/VIVADO/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/APP/VIVADO/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/APP/VIVADO/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/APP/VIVADO/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/APP/VIVADO/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/APP/VIVADO/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/APP/VIVADO/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/APP/VIVADO/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_mem_intercon_3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/APP/VIVADO/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_mem_intercon_3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/APP/VIVADO/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_mem_intercon_3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/APP/VIVADO/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_mem_intercon_3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/APP/VIVADO/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_mem_intercon_3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/APP/VIVADO/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_mem_intercon_3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/APP/VIVADO/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1221.203 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1221.254 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  FDR => FDRE: 12 instances
  SRL16 => SRL16E: 1 instances

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1221.254 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.108 . Memory (MB): peak = 1221.254 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:57 ; elapsed = 00:02:00 . Memory (MB): peak = 1221.254 ; gain = 907.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:57 ; elapsed = 00:02:00 . Memory (MB): peak = 1221.254 ; gain = 907.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0/inst. (constraint file  D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.runs/synth_1/dont_touch.xdc, line 59).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst. (constraint file  D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.runs/synth_1/dont_touch.xdc, line 64).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst. (constraint file  D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.runs/synth_1/dont_touch.xdc, line 71).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon_2/s00_couplers/auto_us/inst. (constraint file  D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.runs/synth_1/dont_touch.xdc, line 78).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon_3/s00_couplers/auto_us/inst. (constraint file  D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.runs/synth_1/dont_touch.xdc, line 85).
Applied set_property DONT_TOUCH = true for design_1_i/rst_ps7_0_50M/U0. (constraint file  D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.runs/synth_1/dont_touch.xdc, line 94).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/s00_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon_1/s00_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon_2/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon_2/s00_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon_3/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon_3/s00_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/detection_acc_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps7_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_ps7_0_50M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/\gen_axi4_axi3.axi3_conv_inst /\USE_WRITE.write_addr_inst /\USE_BURSTS.cmd_queue /inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/\gen_axi4_axi3.axi3_conv_inst /\USE_WRITE.write_addr_inst /\USE_B_CHANNEL.cmd_b_queue /inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/\gen_axi4_axi3.axi3_conv_inst /\USE_READ.USE_SPLIT_R.read_addr_inst /\USE_R_CHANNEL.cmd_queue /inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/\gen_axi4_axi3.axi3_conv_inst /\USE_WRITE.write_addr_inst /\USE_BURSTS.cmd_queue /inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/\gen_axi4_axi3.axi3_conv_inst /\USE_WRITE.write_addr_inst /\USE_B_CHANNEL.cmd_b_queue /inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/\gen_axi4_axi3.axi3_conv_inst /\USE_READ.USE_SPLIT_R.read_addr_inst /\USE_R_CHANNEL.cmd_queue /inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/\gen_axi4_axi3.axi3_conv_inst /\USE_WRITE.write_addr_inst /\USE_BURSTS.cmd_queue /inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/\gen_axi4_axi3.axi3_conv_inst /\USE_WRITE.write_addr_inst /\USE_B_CHANNEL.cmd_b_queue /inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/\gen_axi4_axi3.axi3_conv_inst /\USE_READ.USE_SPLIT_R.read_addr_inst /\USE_R_CHANNEL.cmd_queue /inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon_3/s00_couplers/auto_pc/inst/\gen_axi4_axi3.axi3_conv_inst /\USE_WRITE.write_addr_inst /\USE_BURSTS.cmd_queue /inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon_3/s00_couplers/auto_pc/inst/\gen_axi4_axi3.axi3_conv_inst /\USE_WRITE.write_addr_inst /\USE_B_CHANNEL.cmd_b_queue /inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon_3/s00_couplers/auto_pc/inst/\gen_axi4_axi3.axi3_conv_inst /\USE_READ.USE_SPLIT_R.read_addr_inst /\USE_R_CHANNEL.cmd_queue /inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:58 ; elapsed = 00:02:01 . Memory (MB): peak = 1221.254 ; gain = 907.746
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:823]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:763]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:763]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:868]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:823]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:763]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:763]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:823]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:763]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:763]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:823]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:763]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:763]
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'detection_acc_CRTL_BUS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'detection_acc_CRTL_BUS_s_axi'
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'detection_acc_Input_r_m_axi_reg_slice'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_Input_r_m_axi.v:611]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_Input_r_m_axi.v:507]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_Input_r_m_axi.v:611]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'detection_acc_Input_r_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'detection_acc_Output_r_m_axi_reg_slice'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_Output_r_m_axi.v:611]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_Output_r_m_axi.v:507]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_Output_r_m_axi.v:611]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'detection_acc_Output_r_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'detection_acc_Weight_m_axi_reg_slice'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_Weight_m_axi.v:611]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_Weight_m_axi.v:507]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_Weight_m_axi.v:611]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'detection_acc_Weight_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'detection_acc_Beta_m_axi_reg_slice'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_Beta_m_axi.v:611]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_Beta_m_axi.v:507]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_Beta_m_axi.v:611]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'detection_acc_Beta_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'tmp_26_cast_reg_4994_reg[0:0]' into 'tcc_reg_4926_reg[0:0]' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/pool.v:3886]
INFO: [Synth 8-4471] merging register 'tmp_112_reg_5227_reg[0:0]' into 'tmp_27_reg_5159_reg[0:0]' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/pool.v:3894]
INFO: [Synth 8-4471] merging register 'tmp_23_mid2_v_reg_5397_reg[0:0]' into 'tmp_27_reg_5159_reg[0:0]' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/pool.v:3880]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/pool.v:1569]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/pool.v:1583]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_112_reg_5227_reg' and it is trimmed from '11' to '9' bits. [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/pool.v:1449]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_26_cast_reg_4994_reg' and it is trimmed from '11' to '9' bits. [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/pool.v:1450]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_32_reg_5392_reg' and it is trimmed from '12' to '10' bits. [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/pool.v:1452]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'local_beta_buffer_V_10_reg_6601_reg[7:0]' into 'local_beta_buffer_V_10_reg[7:0]' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/conv.v:2454]
INFO: [Synth 8-4471] merging register 'local_beta_buffer_V_11_reg_6606_reg[7:0]' into 'local_beta_buffer_V_11_reg[7:0]' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/conv.v:2529]
INFO: [Synth 8-4471] merging register 'local_beta_buffer_V_12_reg_6611_reg[7:0]' into 'local_beta_buffer_V_12_reg[7:0]' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/conv.v:2604]
INFO: [Synth 8-4471] merging register 'local_beta_buffer_V_13_reg_6616_reg[7:0]' into 'local_beta_buffer_V_13_reg[7:0]' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/conv.v:2679]
INFO: [Synth 8-4471] merging register 'local_beta_buffer_V_14_reg_6621_reg[7:0]' into 'local_beta_buffer_V_14_reg[7:0]' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/conv.v:2754]
INFO: [Synth 8-4471] merging register 'local_beta_buffer_V_15_reg_6626_reg[7:0]' into 'local_beta_buffer_V_15_reg[7:0]' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/conv.v:2829]
INFO: [Synth 8-4471] merging register 'local_beta_buffer_V_16_reg_6631_reg[7:0]' into 'local_beta_buffer_V_16_reg[7:0]' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/conv.v:2312]
INFO: [Synth 8-4471] merging register 'local_beta_buffer_V_17_reg_6636_reg[7:0]' into 'local_beta_buffer_V_17_reg[7:0]' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/conv.v:2387]
INFO: [Synth 8-4471] merging register 'local_beta_buffer_V_18_reg_6641_reg[7:0]' into 'local_beta_buffer_V_18_reg[7:0]' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/conv.v:2462]
INFO: [Synth 8-4471] merging register 'local_beta_buffer_V_19_reg_6646_reg[7:0]' into 'local_beta_buffer_V_19_reg[7:0]' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/conv.v:2537]
INFO: [Synth 8-4471] merging register 'local_beta_buffer_V_1_reg_6556_reg[7:0]' into 'local_beta_buffer_V_1_reg[7:0]' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/conv.v:2371]
INFO: [Synth 8-4471] merging register 'local_beta_buffer_V_20_reg_6651_reg[7:0]' into 'local_beta_buffer_V_20_reg[7:0]' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/conv.v:2612]
INFO: [Synth 8-4471] merging register 'local_beta_buffer_V_21_reg_6656_reg[7:0]' into 'local_beta_buffer_V_21_reg[7:0]' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/conv.v:2687]
INFO: [Synth 8-4471] merging register 'local_beta_buffer_V_22_reg_6661_reg[7:0]' into 'local_beta_buffer_V_22_reg[7:0]' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/conv.v:2762]
INFO: [Synth 8-4471] merging register 'local_beta_buffer_V_23_reg_6666_reg[7:0]' into 'local_beta_buffer_V_23_reg[7:0]' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/conv.v:2837]
INFO: [Synth 8-4471] merging register 'local_beta_buffer_V_24_reg[7:0]' into 'local_beta_buffer_V_24_reg_6671_reg[7:0]' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/conv.v:2185]
INFO: [Synth 8-4471] merging register 'local_beta_buffer_V_25_reg[7:0]' into 'local_beta_buffer_V_25_reg_6704_reg[7:0]' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/conv.v:2186]
INFO: [Synth 8-4471] merging register 'local_beta_buffer_V_26_reg[7:0]' into 'local_beta_buffer_V_26_reg_6737_reg[7:0]' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/conv.v:2187]
INFO: [Synth 8-4471] merging register 'local_beta_buffer_V_27_reg[7:0]' into 'local_beta_buffer_V_27_reg_6770_reg[7:0]' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/conv.v:2188]
INFO: [Synth 8-4471] merging register 'local_beta_buffer_V_28_reg[7:0]' into 'local_beta_buffer_V_28_reg_6803_reg[7:0]' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/conv.v:2189]
INFO: [Synth 8-4471] merging register 'local_beta_buffer_V_29_reg[7:0]' into 'local_beta_buffer_V_29_reg_6836_reg[7:0]' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/conv.v:2190]
INFO: [Synth 8-4471] merging register 'local_beta_buffer_V_2_reg_6561_reg[7:0]' into 'local_beta_buffer_V_2_reg[7:0]' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/conv.v:2446]
INFO: [Synth 8-4471] merging register 'local_beta_buffer_V_30_reg[7:0]' into 'local_beta_buffer_V_30_reg_6869_reg[7:0]' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/conv.v:2191]
INFO: [Synth 8-4471] merging register 'local_beta_buffer_V_31_reg[7:0]' into 'local_beta_buffer_V_31_reg_6902_reg[7:0]' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/conv.v:2192]
INFO: [Synth 8-4471] merging register 'local_beta_buffer_V_3_reg_6566_reg[7:0]' into 'local_beta_buffer_V_3_reg[7:0]' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/conv.v:2521]
INFO: [Synth 8-4471] merging register 'local_beta_buffer_V_4_reg_6571_reg[7:0]' into 'local_beta_buffer_V_4_reg[7:0]' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/conv.v:2596]
INFO: [Synth 8-4471] merging register 'local_beta_buffer_V_5_reg_6576_reg[7:0]' into 'local_beta_buffer_V_5_reg[7:0]' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/conv.v:2671]
INFO: [Synth 8-4471] merging register 'local_beta_buffer_V_6_reg_6581_reg[7:0]' into 'local_beta_buffer_V_6_reg[7:0]' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/conv.v:2746]
INFO: [Synth 8-4471] merging register 'local_beta_buffer_V_7_reg_6586_reg[7:0]' into 'local_beta_buffer_V_7_reg[7:0]' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/conv.v:2821]
INFO: [Synth 8-4471] merging register 'local_beta_buffer_V_8_reg_6591_reg[7:0]' into 'local_beta_buffer_V_8_reg[7:0]' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/conv.v:2304]
INFO: [Synth 8-4471] merging register 'local_beta_buffer_V_9_reg_6596_reg[7:0]' into 'local_beta_buffer_V_9_reg[7:0]' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/conv.v:2379]
INFO: [Synth 8-4471] merging register 'local_beta_buffer_V_s_reg[7:0]' into 'local_beta_buffer_V_97_reg_6551_reg[7:0]' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/conv.v:2161]
INFO: [Synth 8-4471] merging register 'output_buffer_10_ad_reg_8054_reg[9:0]' into 'output_buffer_0_add_reg_8004_reg[9:0]' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/conv.v:3365]
INFO: [Synth 8-4471] merging register 'output_buffer_11_ad_reg_8059_reg[9:0]' into 'output_buffer_0_add_reg_8004_reg[9:0]' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/conv.v:3366]
INFO: [Synth 8-4471] merging register 'output_buffer_12_ad_reg_8064_reg[9:0]' into 'output_buffer_0_add_reg_8004_reg[9:0]' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/conv.v:3367]
INFO: [Synth 8-4471] merging register 'output_buffer_13_ad_reg_8069_reg[9:0]' into 'output_buffer_0_add_reg_8004_reg[9:0]' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/conv.v:3368]
INFO: [Synth 8-4471] merging register 'output_buffer_14_ad_reg_8074_reg[9:0]' into 'output_buffer_0_add_reg_8004_reg[9:0]' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/conv.v:3369]
INFO: [Synth 8-4471] merging register 'output_buffer_15_ad_reg_8079_reg[9:0]' into 'output_buffer_0_add_reg_8004_reg[9:0]' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/conv.v:3370]
INFO: [Synth 8-4471] merging register 'output_buffer_16_ad_reg_8084_reg[9:0]' into 'output_buffer_0_add_reg_8004_reg[9:0]' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/conv.v:3371]
INFO: [Synth 8-4471] merging register 'output_buffer_17_ad_reg_8089_reg[9:0]' into 'output_buffer_0_add_reg_8004_reg[9:0]' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/conv.v:3372]
INFO: [Synth 8-4471] merging register 'output_buffer_18_ad_reg_8094_reg[9:0]' into 'output_buffer_0_add_reg_8004_reg[9:0]' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/conv.v:3373]
INFO: [Synth 8-4471] merging register 'output_buffer_19_ad_reg_8099_reg[9:0]' into 'output_buffer_0_add_reg_8004_reg[9:0]' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/conv.v:3374]
INFO: [Synth 8-4471] merging register 'output_buffer_1_add_reg_8009_reg[9:0]' into 'output_buffer_0_add_reg_8004_reg[9:0]' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/conv.v:3375]
INFO: [Synth 8-4471] merging register 'output_buffer_20_ad_reg_8104_reg[9:0]' into 'output_buffer_0_add_reg_8004_reg[9:0]' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/conv.v:3376]
INFO: [Synth 8-4471] merging register 'output_buffer_21_ad_reg_8109_reg[9:0]' into 'output_buffer_0_add_reg_8004_reg[9:0]' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/conv.v:3377]
INFO: [Synth 8-4471] merging register 'output_buffer_22_ad_reg_8114_reg[9:0]' into 'output_buffer_0_add_reg_8004_reg[9:0]' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/conv.v:3378]
INFO: [Synth 8-4471] merging register 'output_buffer_23_ad_reg_8119_reg[9:0]' into 'output_buffer_0_add_reg_8004_reg[9:0]' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/conv.v:3379]
INFO: [Synth 8-4471] merging register 'output_buffer_24_ad_reg_8124_reg[9:0]' into 'output_buffer_0_add_reg_8004_reg[9:0]' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/conv.v:3380]
INFO: [Synth 8-4471] merging register 'output_buffer_25_ad_reg_8129_reg[9:0]' into 'output_buffer_0_add_reg_8004_reg[9:0]' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/conv.v:3381]
INFO: [Synth 8-4471] merging register 'output_buffer_26_ad_reg_8134_reg[9:0]' into 'output_buffer_0_add_reg_8004_reg[9:0]' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/conv.v:3382]
INFO: [Synth 8-4471] merging register 'output_buffer_27_ad_reg_8139_reg[9:0]' into 'output_buffer_0_add_reg_8004_reg[9:0]' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/conv.v:3383]
INFO: [Synth 8-4471] merging register 'output_buffer_28_ad_reg_8144_reg[9:0]' into 'output_buffer_0_add_reg_8004_reg[9:0]' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/conv.v:3384]
INFO: [Synth 8-4471] merging register 'output_buffer_29_ad_reg_8149_reg[9:0]' into 'output_buffer_0_add_reg_8004_reg[9:0]' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/conv.v:3385]
INFO: [Synth 8-4471] merging register 'output_buffer_2_add_reg_8014_reg[9:0]' into 'output_buffer_0_add_reg_8004_reg[9:0]' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/conv.v:3386]
INFO: [Synth 8-4471] merging register 'output_buffer_30_ad_reg_8154_reg[9:0]' into 'output_buffer_0_add_reg_8004_reg[9:0]' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/conv.v:3387]
INFO: [Synth 8-4471] merging register 'output_buffer_31_ad_reg_8159_reg[9:0]' into 'output_buffer_0_add_reg_8004_reg[9:0]' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/conv.v:3388]
INFO: [Synth 8-4471] merging register 'output_buffer_3_add_reg_8019_reg[9:0]' into 'output_buffer_0_add_reg_8004_reg[9:0]' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/conv.v:3389]
INFO: [Synth 8-4471] merging register 'output_buffer_4_add_reg_8024_reg[9:0]' into 'output_buffer_0_add_reg_8004_reg[9:0]' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/conv.v:3390]
INFO: [Synth 8-4471] merging register 'output_buffer_5_add_reg_8029_reg[9:0]' into 'output_buffer_0_add_reg_8004_reg[9:0]' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/conv.v:3391]
INFO: [Synth 8-4471] merging register 'output_buffer_6_add_reg_8034_reg[9:0]' into 'output_buffer_0_add_reg_8004_reg[9:0]' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/conv.v:3392]
INFO: [Synth 8-4471] merging register 'output_buffer_7_add_reg_8039_reg[9:0]' into 'output_buffer_0_add_reg_8004_reg[9:0]' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/conv.v:3393]
INFO: [Synth 8-4471] merging register 'output_buffer_8_add_reg_8044_reg[9:0]' into 'output_buffer_0_add_reg_8004_reg[9:0]' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/conv.v:3394]
INFO: [Synth 8-4471] merging register 'output_buffer_9_add_reg_8049_reg[9:0]' into 'output_buffer_0_add_reg_8004_reg[9:0]' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/conv.v:3395]
INFO: [Synth 8-4471] merging register 'bound4_cast_reg_6952_reg[69:69]' into 'bound3_cast_reg_6947_reg[66:66]' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/conv.v:5610]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/conv.v:6392]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_88_reg_6974_reg' and it is trimmed from '32' to '9' bits. [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/conv.v:3324]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_129_reg_7767_reg' and it is trimmed from '12' to '10' bits. [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/conv.v:3444]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_215_reg_7054_reg' and it is trimmed from '12' to '11' bits. [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/conv.v:3299]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5545] ROM "exitcond_flatten_mid_fu_2851_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_s_fu_2823_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "exitcond_fu_3503_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "tmp_89_mid_fu_3483_p2" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_86_fu_3407_p2" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_89_mid1_fu_3585_p2" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "sel_tmp26_fu_4260_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp24_fu_4255_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp22_fu_4250_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sel_tmp20_fu_4114_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sel_tmp18_fu_4108_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sel_tmp_fu_4102_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_15_reg_3194_reg' and it is trimmed from '6' to '5' bits. [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/weight_load.v:1958]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_18_reg_3174_reg' and it is trimmed from '6' to '5' bits. [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/weight_load.v:1911]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond2_fu_2306_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "exitcond_flatten_mid_fu_2409_p2" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "exitcond_mid_fu_2404_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_106_reg_1576_reg' and it is trimmed from '12' to '10' bits. [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/output_write.v:849]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_fu_1427_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_110_reg_988_reg' and it is trimmed from '10' to '9' bits. [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/input_load_conv.v:543]
WARNING: [Synth 8-3936] Found unconnected internal register 'indvar_reg_275_pp0_iter1_reg_reg' and it is trimmed from '11' to '10' bits. [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/input_load_conv.v:561]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_fu_370_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_108_fu_536_p2" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_52_fu_701_p2" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_54_fu_724_p2" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_109_fu_561_p2" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_50_mid1_fu_670_p2" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'input_10_addr_reg_1453_reg[9:0]' into 'input_0_addr_reg_1403_reg[9:0]' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/relu.v:806]
INFO: [Synth 8-4471] merging register 'input_11_addr_reg_1458_reg[9:0]' into 'input_0_addr_reg_1403_reg[9:0]' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/relu.v:807]
INFO: [Synth 8-4471] merging register 'input_12_addr_reg_1463_reg[9:0]' into 'input_0_addr_reg_1403_reg[9:0]' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/relu.v:808]
INFO: [Synth 8-4471] merging register 'input_13_addr_reg_1468_reg[9:0]' into 'input_0_addr_reg_1403_reg[9:0]' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/relu.v:809]
INFO: [Synth 8-4471] merging register 'input_14_addr_reg_1473_reg[9:0]' into 'input_0_addr_reg_1403_reg[9:0]' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/relu.v:810]
INFO: [Synth 8-4471] merging register 'input_15_addr_reg_1478_reg[9:0]' into 'input_0_addr_reg_1403_reg[9:0]' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/relu.v:811]
INFO: [Synth 8-4471] merging register 'input_16_addr_reg_1483_reg[9:0]' into 'input_0_addr_reg_1403_reg[9:0]' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/relu.v:812]
INFO: [Synth 8-4471] merging register 'input_17_addr_reg_1488_reg[9:0]' into 'input_0_addr_reg_1403_reg[9:0]' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/relu.v:813]
INFO: [Synth 8-4471] merging register 'input_18_addr_reg_1493_reg[9:0]' into 'input_0_addr_reg_1403_reg[9:0]' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/relu.v:814]
INFO: [Synth 8-4471] merging register 'input_19_addr_reg_1498_reg[9:0]' into 'input_0_addr_reg_1403_reg[9:0]' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/relu.v:815]
INFO: [Synth 8-4471] merging register 'input_1_addr_reg_1408_reg[9:0]' into 'input_0_addr_reg_1403_reg[9:0]' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/relu.v:816]
INFO: [Synth 8-4471] merging register 'input_20_addr_reg_1503_reg[9:0]' into 'input_0_addr_reg_1403_reg[9:0]' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/relu.v:817]
INFO: [Synth 8-4471] merging register 'input_21_addr_reg_1508_reg[9:0]' into 'input_0_addr_reg_1403_reg[9:0]' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/relu.v:818]
INFO: [Synth 8-4471] merging register 'input_22_addr_reg_1513_reg[9:0]' into 'input_0_addr_reg_1403_reg[9:0]' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/relu.v:819]
INFO: [Synth 8-4471] merging register 'input_23_addr_reg_1518_reg[9:0]' into 'input_0_addr_reg_1403_reg[9:0]' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/relu.v:820]
INFO: [Synth 8-4471] merging register 'input_24_addr_reg_1523_reg[9:0]' into 'input_0_addr_reg_1403_reg[9:0]' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/relu.v:821]
INFO: [Synth 8-4471] merging register 'input_25_addr_reg_1528_reg[9:0]' into 'input_0_addr_reg_1403_reg[9:0]' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/relu.v:822]
INFO: [Synth 8-4471] merging register 'input_26_addr_reg_1533_reg[9:0]' into 'input_0_addr_reg_1403_reg[9:0]' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/relu.v:823]
INFO: [Synth 8-4471] merging register 'input_27_addr_reg_1538_reg[9:0]' into 'input_0_addr_reg_1403_reg[9:0]' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/relu.v:824]
INFO: [Synth 8-4471] merging register 'input_28_addr_reg_1543_reg[9:0]' into 'input_0_addr_reg_1403_reg[9:0]' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/relu.v:825]
INFO: [Synth 8-4471] merging register 'input_29_addr_reg_1548_reg[9:0]' into 'input_0_addr_reg_1403_reg[9:0]' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/relu.v:826]
INFO: [Synth 8-4471] merging register 'input_2_addr_reg_1413_reg[9:0]' into 'input_0_addr_reg_1403_reg[9:0]' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/relu.v:827]
INFO: [Synth 8-4471] merging register 'input_30_addr_reg_1553_reg[9:0]' into 'input_0_addr_reg_1403_reg[9:0]' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/relu.v:828]
INFO: [Synth 8-4471] merging register 'input_31_addr_reg_1558_reg[9:0]' into 'input_0_addr_reg_1403_reg[9:0]' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/relu.v:829]
INFO: [Synth 8-4471] merging register 'input_3_addr_reg_1418_reg[9:0]' into 'input_0_addr_reg_1403_reg[9:0]' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/relu.v:830]
INFO: [Synth 8-4471] merging register 'input_4_addr_reg_1423_reg[9:0]' into 'input_0_addr_reg_1403_reg[9:0]' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/relu.v:831]
INFO: [Synth 8-4471] merging register 'input_5_addr_reg_1428_reg[9:0]' into 'input_0_addr_reg_1403_reg[9:0]' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/relu.v:832]
INFO: [Synth 8-4471] merging register 'input_6_addr_reg_1433_reg[9:0]' into 'input_0_addr_reg_1403_reg[9:0]' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/relu.v:833]
INFO: [Synth 8-4471] merging register 'input_7_addr_reg_1438_reg[9:0]' into 'input_0_addr_reg_1403_reg[9:0]' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/relu.v:834]
INFO: [Synth 8-4471] merging register 'input_8_addr_reg_1443_reg[9:0]' into 'input_0_addr_reg_1403_reg[9:0]' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/relu.v:835]
INFO: [Synth 8-4471] merging register 'input_9_addr_reg_1448_reg[9:0]' into 'input_0_addr_reg_1403_reg[9:0]' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/relu.v:836]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_16_reg_1381_reg' and it is trimmed from '12' to '10' bits. [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/relu.v:785]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "exitcond_fu_733_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp8_fu_882_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp6_fu_869_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp_fu_856_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'output_buffer_1_add_reg_694_reg[6:0]' into 'output_buffer_0_add_reg_689_reg[6:0]' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/fc.v:440]
INFO: [Synth 8-4471] merging register 'output_buffer_2_add_reg_699_reg[6:0]' into 'output_buffer_0_add_reg_689_reg[6:0]' [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/fc.v:441]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_fu_502_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_59_fu_536_p2" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond1_fu_216_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_fu_244_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_fu_242_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'newIndex_reg_329_pp0_iter1_reg_reg' and it is trimmed from '10' to '9' bits. [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/weight_load_fc.v:339]
WARNING: [Synth 8-3936] Found unconnected internal register 'newIndex_reg_329_reg' and it is trimmed from '10' to '9' bits. [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/weight_load_fc.v:352]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_fu_269_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'newIndex_reg_2541_pp1_iter1_reg_reg' and it is trimmed from '10' to '9' bits. [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc.v:9180]
WARNING: [Synth 8-3936] Found unconnected internal register 'newIndex_reg_2541_reg' and it is trimmed from '10' to '9' bits. [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc.v:9216]
WARNING: [Synth 8-3936] Found unconnected internal register 'indvar_reg_868_pp0_iter1_reg_reg' and it is trimmed from '30' to '10' bits. [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc.v:9195]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5545] ROM "tmp_s_fu_2095_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "exitcond1_fu_2100_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_74_fu_2273_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm'
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2870]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2870]
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'detection_acc_CRTL_BUS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'detection_acc_CRTL_BUS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'detection_acc_Input_r_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'detection_acc_Input_r_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'detection_acc_Output_r_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'detection_acc_Output_r_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'detection_acc_Weight_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'detection_acc_Weight_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'detection_acc_Beta_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'detection_acc_Beta_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               01 |                               00
               SM_CMD_EN |                               11 |                               01
         SM_CMD_ACCEPTED |                               10 |                               10
                 SM_DONE |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:06 ; elapsed = 00:02:10 . Memory (MB): peak = 1221.254 ; gain = 907.746
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------+------------+----------+
|      |RTL Partition       |Replication |Instances |
+------+--------------------+------------+----------+
|1     |pool__GB0           |           1|     15895|
|2     |pool__GB1           |           1|     11520|
|3     |detection_acc__GCB0 |           1|     27924|
|4     |detection_acc__GCB1 |           1|      8669|
|5     |detection_acc__GCB2 |           1|     12351|
|6     |detection_acc__GCB3 |           1|     19818|
|7     |design_1__GC0       |           1|     22622|
+------+--------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     96 Bit       Adders := 1     
	   2 Input     64 Bit       Adders := 2     
	   2 Input     38 Bit       Adders := 64    
	   2 Input     35 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 73    
	   3 Input     32 Bit       Adders := 1     
	   4 Input     32 Bit       Adders := 2     
	   2 Input     31 Bit       Adders := 18    
	   2 Input     20 Bit       Adders := 8     
	   2 Input     18 Bit       Adders := 8     
	   2 Input     12 Bit       Adders := 18    
	   4 Input     11 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 8     
	   2 Input      9 Bit       Adders := 12    
	   2 Input      8 Bit       Adders := 54    
	   2 Input      6 Bit       Adders := 26    
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 44    
	   2 Input      4 Bit       Adders := 33    
	   2 Input      3 Bit       Adders := 52    
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 249   
+---Registers : 
	              128 Bit    Registers := 3     
	               96 Bit    Registers := 10    
	               73 Bit    Registers := 8     
	               71 Bit    Registers := 3     
	               70 Bit    Registers := 1     
	               69 Bit    Registers := 3     
	               68 Bit    Registers := 8     
	               67 Bit    Registers := 1     
	               66 Bit    Registers := 8     
	               64 Bit    Registers := 37    
	               62 Bit    Registers := 8     
	               55 Bit    Registers := 8     
	               47 Bit    Registers := 2     
	               38 Bit    Registers := 72    
	               36 Bit    Registers := 20    
	               35 Bit    Registers := 16    
	               34 Bit    Registers := 8     
	               32 Bit    Registers := 337   
	               31 Bit    Registers := 44    
	               30 Bit    Registers := 16    
	               29 Bit    Registers := 1     
	               28 Bit    Registers := 1     
	               20 Bit    Registers := 9     
	               18 Bit    Registers := 8     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 18    
	               14 Bit    Registers := 3     
	               12 Bit    Registers := 22    
	               11 Bit    Registers := 4     
	               10 Bit    Registers := 29    
	                9 Bit    Registers := 10    
	                8 Bit    Registers := 345   
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 24    
	                5 Bit    Registers := 81    
	                4 Bit    Registers := 68    
	                3 Bit    Registers := 81    
	                2 Bit    Registers := 148   
	                1 Bit    Registers := 897   
+---Multipliers : 
	                32x96  Multipliers := 1     
	                32x64  Multipliers := 3     
	                 4x69  Multipliers := 1     
	                 4x66  Multipliers := 1     
	                32x34  Multipliers := 2     
	                32x32  Multipliers := 31    
	                31x31  Multipliers := 1     
+---RAMs : 
	             256K Bit         RAMs := 1     
	             100K Bit         RAMs := 1     
	              32K Bit         RAMs := 34    
	              16K Bit         RAMs := 16    
	              10K Bit         RAMs := 4     
	               9K Bit         RAMs := 4     
	               8K Bit         RAMs := 4     
	               4K Bit         RAMs := 8     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     96 Bit        Muxes := 2     
	   2 Input     73 Bit        Muxes := 8     
	   2 Input     71 Bit        Muxes := 1     
	   2 Input     70 Bit        Muxes := 1     
	   2 Input     68 Bit        Muxes := 8     
	   2 Input     67 Bit        Muxes := 1     
	   2 Input     66 Bit        Muxes := 5     
	   2 Input     64 Bit        Muxes := 10    
	   3 Input     64 Bit        Muxes := 1     
	   2 Input     47 Bit        Muxes := 2     
	   2 Input     38 Bit        Muxes := 8     
	  38 Input     37 Bit        Muxes := 1     
	   2 Input     37 Bit        Muxes := 1     
	   2 Input     36 Bit        Muxes := 13    
	   2 Input     35 Bit        Muxes := 7     
	   2 Input     34 Bit        Muxes := 5     
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 325   
	   4 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 2     
	   8 Input     32 Bit        Muxes := 8     
	   2 Input     31 Bit        Muxes := 31    
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     29 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 8     
	   2 Input     18 Bit        Muxes := 9     
	   3 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   3 Input     17 Bit        Muxes := 1     
	  18 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 11    
	  17 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 8     
	   3 Input     14 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 3     
	  15 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 12    
	   4 Input     12 Bit        Muxes := 8     
	   8 Input     12 Bit        Muxes := 8     
	   2 Input     11 Bit        Muxes := 8     
	   2 Input     10 Bit        Muxes := 285   
	   3 Input     10 Bit        Muxes := 5     
	  11 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 24    
	   9 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 522   
	   3 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 8     
	   8 Input      8 Bit        Muxes := 16    
	   3 Input      7 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 18    
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      6 Bit        Muxes := 2     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 140   
	   3 Input      5 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 48    
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 82    
	   3 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 24    
	   2 Input      2 Bit        Muxes := 292   
	   3 Input      2 Bit        Muxes := 44    
	   5 Input      2 Bit        Muxes := 24    
	   4 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1107  
	   3 Input      1 Bit        Muxes := 14    
	   4 Input      1 Bit        Muxes := 24    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module pool 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input     38 Bit       Adders := 64    
	   2 Input     31 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               64 Bit    Registers := 3     
	               38 Bit    Registers := 64    
	               32 Bit    Registers := 32    
	               31 Bit    Registers := 7     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                1 Bit    Registers := 66    
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 64    
	   2 Input     10 Bit        Muxes := 163   
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
Module detection_acc_inpmb6_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              10K Bit         RAMs := 1     
Module detection_acc_inpmb6_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              10K Bit         RAMs := 1     
Module detection_acc_weiqcK_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module detection_acc_weiqcK_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module detection_acc_weiqcK_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module detection_acc_weiqcK_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module detection_acc_weiqcK_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module detection_acc_weiqcK_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module detection_acc_weiqcK_ram__7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module detection_acc_weiqcK_ram__8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module detection_acc_weiqcK_ram__9 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module detection_acc_weiqcK_ram__10 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module detection_acc_weiqcK_ram__11 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module detection_acc_weiqcK_ram__12 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module detection_acc_weiqcK_ram__13 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module detection_acc_weiqcK_ram__14 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module detection_acc_weiqcK_ram__15 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module detection_acc_weiqcK_ram__16 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module detection_acc_weiqcK_ram__17 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module detection_acc_weiqcK_ram__18 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module detection_acc_weiqcK_ram__19 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module detection_acc_weiqcK_ram__20 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module detection_acc_weiqcK_ram__21 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module detection_acc_weiqcK_ram__22 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module detection_acc_weiqcK_ram__23 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module detection_acc_weiqcK_ram__24 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module detection_acc_weiqcK_ram__25 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module detection_acc_weiqcK_ram__26 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module detection_acc_weiqcK_ram__27 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module detection_acc_weiqcK_ram__28 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module detection_acc_weiqcK_ram__29 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module detection_acc_weiqcK_ram__30 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module detection_acc_weiqcK_ram__31 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module detection_acc_weiqcK_ram__32 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module detection_acc_weiqcK_ram__33 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module detection_acc_weiqcK_ram__34 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module detection_acc_weiqcK_ram__35 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module detection_acc_weiqcK_ram__36 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module detection_acc_weiqcK_ram__37 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module detection_acc_weiqcK_ram__38 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module detection_acc_weiqcK_ram__39 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module detection_acc_weiqcK_ram__40 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module detection_acc_weiqcK_ram__41 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module detection_acc_weiqcK_ram__42 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module detection_acc_weiqcK_ram__43 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module detection_acc_weiqcK_ram__44 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module detection_acc_weiqcK_ram__45 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module detection_acc_weiqcK_ram__46 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module detection_acc_weiqcK_ram__47 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module detection_acc_weiqcK_ram__48 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module detection_acc_weiqcK_ram__49 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module detection_acc_weiqcK_ram__50 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module detection_acc_weiqcK_ram__51 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module detection_acc_weiqcK_ram__52 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module detection_acc_weiqcK_ram__53 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module detection_acc_weiqcK_ram__54 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module detection_acc_weiqcK_ram__55 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module detection_acc_weiqcK_ram__56 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module detection_acc_weiqcK_ram__57 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module detection_acc_weiqcK_ram__58 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module detection_acc_weiqcK_ram__59 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module detection_acc_weiqcK_ram__60 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module detection_acc_weiqcK_ram__61 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module detection_acc_weiqcK_ram__62 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module detection_acc_weiqcK_ram__63 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module detection_acc_weiqcK_ram__64 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module detection_acc_weiqcK_ram__65 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module detection_acc_weiqcK_ram__66 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module detection_acc_weiqcK_ram__67 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module detection_acc_weiqcK_ram__68 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module detection_acc_weiqcK_ram__69 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module detection_acc_weiqcK_ram__70 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module detection_acc_weiqcK_ram__71 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module detection_acc_weiqcK_ram__72 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module detection_acc_weiqcK_ram__73 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module detection_acc_weiqcK_ram__74 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module detection_acc_weiqcK_ram__75 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module detection_acc_weiqcK_ram__76 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module detection_acc_weiqcK_ram__77 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module detection_acc_weiqcK_ram__78 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module detection_acc_weiqcK_ram__79 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module detection_acc_weiqcK_ram__80 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module detection_acc_weiqcK_ram__81 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module detection_acc_weiqcK_ram__82 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module detection_acc_weiqcK_ram__83 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module detection_acc_weiqcK_ram__84 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module detection_acc_weiqcK_ram__85 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module detection_acc_weiqcK_ram__86 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module detection_acc_weiqcK_ram__87 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module detection_acc_weiqcK_ram__88 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module detection_acc_weiqcK_ram__89 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module detection_acc_weiqcK_ram__90 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module detection_acc_weiqcK_ram__91 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module detection_acc_weiqcK_ram__92 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module detection_acc_weiqcK_ram__93 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module detection_acc_weiqcK_ram__94 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module detection_acc_weiqcK_ram__95 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module detection_acc_weiqcK_ram__96 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module detection_acc_weiqcK_ram__97 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module detection_acc_weiqcK_ram__98 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module detection_acc_weiqcK_ram__99 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module detection_acc_weiqcK_ram__100 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module detection_acc_weiqcK_ram__101 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module detection_acc_weiqcK_ram__102 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module detection_acc_weiqcK_ram__103 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module detection_acc_weiqcK_ram__104 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module detection_acc_weiqcK_ram__105 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module detection_acc_weiqcK_ram__106 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module detection_acc_weiqcK_ram__107 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module detection_acc_weiqcK_ram__108 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module detection_acc_weiqcK_ram__109 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module detection_acc_weiqcK_ram__110 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module detection_acc_weiqcK_ram__111 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module detection_acc_weiqcK_ram__112 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module detection_acc_weiqcK_ram__113 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module detection_acc_weiqcK_ram__114 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module detection_acc_weiqcK_ram__115 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module detection_acc_weiqcK_ram__116 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module detection_acc_weiqcK_ram__117 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module detection_acc_weiqcK_ram__118 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module detection_acc_weiqcK_ram__119 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module detection_acc_weiqcK_ram__120 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module detection_acc_weiqcK_ram__121 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module detection_acc_weiqcK_ram__122 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module detection_acc_weiqcK_ram__123 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module detection_acc_weiqcK_ram__124 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module detection_acc_weiqcK_ram__125 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module detection_acc_weiqcK_ram__126 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module detection_acc_weiqcK_ram__127 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module detection_acc_weiqcK_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module detection_acc_outcCy_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module detection_acc_outcCy_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module detection_acc_outcCy_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module detection_acc_outcCy_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module detection_acc_outcCy_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module detection_acc_outcCy_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module detection_acc_outcCy_ram__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module detection_acc_outcCy_ram__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module detection_acc_outcCy_ram__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module detection_acc_outcCy_ram__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module detection_acc_outcCy_ram__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module detection_acc_outcCy_ram__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module detection_acc_outcCy_ram__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module detection_acc_outcCy_ram__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module detection_acc_outcCy_ram__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module detection_acc_outcCy_ram__16 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module detection_acc_outcCy_ram__17 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module detection_acc_outcCy_ram__18 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module detection_acc_outcCy_ram__19 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module detection_acc_outcCy_ram__20 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module detection_acc_outcCy_ram__21 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module detection_acc_outcCy_ram__22 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module detection_acc_outcCy_ram__23 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module detection_acc_outcCy_ram__24 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module copy_local_beta 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 32    
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 34    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 32    
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module detection_acc_mulfYi_MulnS_2 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---Multipliers : 
	                 4x66  Multipliers := 1     
Module detection_acc_mulg8j_MulnS_3 
Detailed RTL Component Info : 
+---Registers : 
	               71 Bit    Registers := 1     
+---Multipliers : 
	                 4x69  Multipliers := 1     
Module detection_acc_muxhbi__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 31    
Module detection_acc_muxhbi__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 31    
Module detection_acc_muxhbi__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 31    
Module detection_acc_muxhbi__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 31    
Module detection_acc_muxhbi__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 31    
Module detection_acc_muxhbi__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 31    
Module detection_acc_muxhbi__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 31    
Module detection_acc_muxhbi 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 31    
Module conv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 8     
	   2 Input     31 Bit       Adders := 2     
	   2 Input     18 Bit       Adders := 8     
	   2 Input     12 Bit       Adders := 1     
	   4 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               71 Bit    Registers := 2     
	               70 Bit    Registers := 1     
	               69 Bit    Registers := 2     
	               67 Bit    Registers := 1     
	               66 Bit    Registers := 2     
	               35 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               31 Bit    Registers := 6     
	               28 Bit    Registers := 1     
	               18 Bit    Registers := 8     
	               16 Bit    Registers := 8     
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 56    
	                3 Bit    Registers := 9     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 23    
+---Multipliers : 
	                32x34  Multipliers := 1     
+---Muxes : 
	   2 Input     71 Bit        Muxes := 1     
	   2 Input     70 Bit        Muxes := 1     
	   2 Input     67 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 32    
	   2 Input     31 Bit        Muxes := 4     
	   2 Input     18 Bit        Muxes := 8     
	   2 Input     12 Bit        Muxes := 4     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 97    
	   3 Input      8 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 85    
	   3 Input      1 Bit        Muxes := 1     
Module weight_load_weighdEe_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	             100K Bit         RAMs := 1     
Module detection_acc_mulcud_MulnS_0__1 
Detailed RTL Component Info : 
+---Registers : 
	               96 Bit    Registers := 1     
+---Multipliers : 
	                32x64  Multipliers := 1     
Module detection_acc_muleOg_MulnS_1 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
+---Multipliers : 
	                32x96  Multipliers := 1     
Module weight_load 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 9     
	   2 Input     31 Bit       Adders := 3     
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 2     
	               96 Bit    Registers := 2     
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 16    
	               31 Bit    Registers := 7     
	               17 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Multipliers : 
	                32x32  Multipliers := 3     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     96 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 20    
	   2 Input     31 Bit        Muxes := 6     
	   2 Input     17 Bit        Muxes := 1     
	   3 Input     17 Bit        Muxes := 1     
	  18 Input     17 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
Module relu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     35 Bit       Adders := 1     
	   2 Input     31 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               66 Bit    Registers := 2     
	               35 Bit    Registers := 3     
	               32 Bit    Registers := 16    
	               31 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 12    
+---Multipliers : 
	                32x34  Multipliers := 1     
	                32x32  Multipliers := 8     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 24    
	   2 Input     31 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 3     
	   3 Input      6 Bit        Muxes := 2     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 24    
Module input_load_conv_ibkb_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module detection_acc_mulcud_MulnS_0__2 
Detailed RTL Component Info : 
+---Registers : 
	               96 Bit    Registers := 1     
+---Multipliers : 
	                32x64  Multipliers := 1     
Module input_load_conv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     96 Bit       Adders := 1     
	   2 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 7     
	   2 Input     31 Bit       Adders := 3     
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               96 Bit    Registers := 3     
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 8     
	               31 Bit    Registers := 6     
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 13    
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     64 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 7     
	   2 Input     16 Bit        Muxes := 2     
	  17 Input     16 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
	   3 Input      1 Bit        Muxes := 1     
Module detection_acc_CRTL_BUS_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 17    
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 16    
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module detection_acc_outcCy_ram__25 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module detection_acc_outcCy_ram__26 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module detection_acc_outcCy_ram__27 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module detection_acc_inpmb6_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              10K Bit         RAMs := 1     
Module detection_acc_inpmb6_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              10K Bit         RAMs := 1     
Module output_write_outpkbM_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	             256K Bit         RAMs := 1     
Module detection_acc_mulcud_MulnS_0 
Detailed RTL Component Info : 
+---Registers : 
	               96 Bit    Registers := 1     
+---Multipliers : 
	                32x64  Multipliers := 1     
Module output_write 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 8     
	   2 Input     31 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               96 Bit    Registers := 2     
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 12    
	               31 Bit    Registers := 11    
	               30 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Multipliers : 
	                32x32  Multipliers := 1     
	                31x31  Multipliers := 1     
+---Muxes : 
	   2 Input     96 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 14    
	   2 Input     31 Bit        Muxes := 9     
	   3 Input     14 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	  15 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 12    
Module detection_acc_Input_r_m_axi_throttl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module detection_acc_Input_r_m_axi_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module detection_acc_Input_r_m_axi_reg_slice 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module detection_acc_Input_r_m_axi_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module detection_acc_Input_r_m_axi_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               36 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               9K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module detection_acc_Input_r_m_axi_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module detection_acc_Input_r_m_axi_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module detection_acc_Input_r_m_axi_write 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
Module detection_acc_Input_r_m_axi_reg_slice__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module detection_acc_Input_r_m_axi_fifo__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module detection_acc_Input_r_m_axi_buffer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               35 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module detection_acc_Input_r_m_axi_reg_slice__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module detection_acc_Input_r_m_axi_fifo__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module detection_acc_Input_r_m_axi_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module detection_acc_outcCy_ram__28 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module detection_acc_outcCy_ram__29 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module detection_acc_outcCy_ram__30 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module detection_acc_outcCy_ram__31 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module detection_acc_outcCy_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module weight_load_fc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 1     
	  11 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module detection_acc_muxjbC 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
Module output_write_fc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module detection_acc_muxjbC__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
Module relu_fc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module detection_acc_muxjbC__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
Module fc 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   4 Input     32 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 28    
	               29 Bit    Registers := 1     
	               10 Bit    Registers := 4     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Multipliers : 
	                32x32  Multipliers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module detection_acc_Beta_m_axi_throttl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module detection_acc_Beta_m_axi_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module detection_acc_Beta_m_axi_reg_slice 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module detection_acc_Beta_m_axi_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module detection_acc_Beta_m_axi_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               36 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               9K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module detection_acc_Beta_m_axi_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module detection_acc_Beta_m_axi_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module detection_acc_Beta_m_axi_write 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
Module detection_acc_Beta_m_axi_reg_slice__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module detection_acc_Beta_m_axi_fifo__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module detection_acc_Beta_m_axi_buffer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               35 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module detection_acc_Beta_m_axi_reg_slice__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module detection_acc_Beta_m_axi_fifo__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module detection_acc_Beta_m_axi_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module detection_acc_Weight_m_axi_throttl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module detection_acc_Weight_m_axi_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module detection_acc_Weight_m_axi_reg_slice 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module detection_acc_Weight_m_axi_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module detection_acc_Weight_m_axi_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               36 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               9K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module detection_acc_Weight_m_axi_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module detection_acc_Weight_m_axi_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module detection_acc_Weight_m_axi_write 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
Module detection_acc_Weight_m_axi_reg_slice__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module detection_acc_Weight_m_axi_fifo__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module detection_acc_Weight_m_axi_buffer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               35 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module detection_acc_Weight_m_axi_reg_slice__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module detection_acc_Weight_m_axi_fifo__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module detection_acc_Weight_m_axi_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module detection_acc_Output_r_m_axi_throttl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module detection_acc_Output_r_m_axi_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module detection_acc_Output_r_m_axi_reg_slice 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module detection_acc_Output_r_m_axi_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module detection_acc_Output_r_m_axi_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               36 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               9K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module detection_acc_Output_r_m_axi_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module detection_acc_Output_r_m_axi_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module detection_acc_Output_r_m_axi_write 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
Module detection_acc_Output_r_m_axi_reg_slice__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module detection_acc_Output_r_m_axi_fifo__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module detection_acc_Output_r_m_axi_buffer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               35 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module detection_acc_Output_r_m_axi_reg_slice__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module detection_acc_Output_r_m_axi_fifo__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module detection_acc_Output_r_m_axi_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module detection_acc_outdgE_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module detection_acc_outdgE_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module detection_acc_outdgE_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module detection_acc_outdgE_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module detection_acc_outdgE_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module detection_acc_outdgE_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module detection_acc_outdgE_ram__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module detection_acc_outdgE_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module detection_acc_weicux_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module detection_acc_weicux_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module detection_acc_weicux_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module detection_acc_weicux_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module detection_acc_weicux_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module detection_acc_weicux_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module detection_acc_weicux_ram__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module detection_acc_weicux_ram__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module detection_acc_weicux_ram__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module detection_acc_weicux_ram__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module detection_acc_weicux_ram__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module detection_acc_weicux_ram__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module detection_acc_weicux_ram__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module detection_acc_weicux_ram__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module detection_acc_weicux_ram__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module detection_acc_weicux_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module input_load_conv_ibkb_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module detection_acc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 7     
	   2 Input     31 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 30    
	               31 Bit    Registers := 4     
	               30 Bit    Registers := 7     
	               20 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 23    
+---Multipliers : 
	                32x32  Multipliers := 8     
+---Muxes : 
	  38 Input     37 Bit        Muxes := 1     
	   2 Input     37 Bit        Muxes := 1     
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 49    
	   2 Input     31 Bit        Muxes := 2     
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     29 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   3 Input     18 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 5     
	   2 Input     10 Bit        Muxes := 98    
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 16    
	   2 Input      7 Bit        Muxes := 16    
	   2 Input      5 Bit        Muxes := 128   
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 340   
Module axi_protocol_converter_v2_1_18_b_downsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
Module xpm_cdc_async_rst 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module reset_blk_ramfifo__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module dmem 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module memory 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module rd_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module xpm_cdc_async_rst__22 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module reset_blk_ramfifo__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module dmem__14 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module memory__14 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module rd_bin_cntr__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__54 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__53 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__18 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__32 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__31 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_protocol_converter_v2_1_18_a_axi3_conv__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 13    
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   8 Input     12 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module axi_protocol_converter_v2_1_18_w_axi3_conv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module xpm_cdc_async_rst__21 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module reset_blk_ramfifo__xdcDup__3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module dmem__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module memory__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rd_bin_cntr__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__52 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__51 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__17 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__30 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__29 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_protocol_converter_v2_1_18_a_axi3_conv__parameterized0__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   8 Input     12 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module axi_dwidth_converter_v2_1_18_w_upsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 17    
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 21    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 18    
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 43    
Module generic_baseblocks_v2_1_0_command_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_dwidth_converter_v2_1_18_a_upsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
Module axi_dwidth_converter_v2_1_18_r_upsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__1 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               73 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     73 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               68 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     68 Bit        Muxes := 2     
Module generic_baseblocks_v2_1_0_command_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_dwidth_converter_v2_1_18_a_upsizer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	               55 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               38 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     38 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               55 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_18_b_downsizer__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
Module xpm_cdc_async_rst__20 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module reset_blk_ramfifo__xdcDup__4 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module dmem__13 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module memory__13 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module rd_bin_cntr__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__50 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__49 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__16 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__28 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__27 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module xpm_cdc_async_rst__19 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module reset_blk_ramfifo__xdcDup__5 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module dmem__12 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module memory__12 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module rd_bin_cntr__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__48 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__47 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__15 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__26 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__25 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_protocol_converter_v2_1_18_a_axi3_conv__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 13    
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   8 Input     12 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module axi_protocol_converter_v2_1_18_w_axi3_conv__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module xpm_cdc_async_rst__18 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module reset_blk_ramfifo__xdcDup__6 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module dmem__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module memory__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rd_bin_cntr__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__46 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__45 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__14 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__24 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__23 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_protocol_converter_v2_1_18_a_axi3_conv__parameterized0__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   8 Input     12 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module axi_dwidth_converter_v2_1_18_w_upsizer__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 17    
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 21    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 18    
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 43    
Module generic_baseblocks_v2_1_0_command_fifo__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_dwidth_converter_v2_1_18_a_upsizer__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
Module axi_dwidth_converter_v2_1_18_r_upsizer__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__7 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	               73 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     73 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized1__7 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__6 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized2__3 
Detailed RTL Component Info : 
+---Registers : 
	               68 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     68 Bit        Muxes := 2     
Module generic_baseblocks_v2_1_0_command_fifo__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_dwidth_converter_v2_1_18_a_upsizer__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized3__7 
Detailed RTL Component Info : 
+---Registers : 
	               55 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized4__3 
Detailed RTL Component Info : 
+---Registers : 
	               38 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     38 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized1__6 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized3__6 
Detailed RTL Component Info : 
+---Registers : 
	               55 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized5__3 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_18_b_downsizer__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
Module xpm_cdc_async_rst__17 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module reset_blk_ramfifo__xdcDup__7 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module dmem__11 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module memory__11 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module rd_bin_cntr__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__44 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__43 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__13 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__22 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__21 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module xpm_cdc_async_rst__16 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module reset_blk_ramfifo__xdcDup__8 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module dmem__10 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module memory__10 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module rd_bin_cntr__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__42 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__41 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__12 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__20 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__19 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_protocol_converter_v2_1_18_a_axi3_conv__xdcDup__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 13    
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   8 Input     12 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module axi_protocol_converter_v2_1_18_w_axi3_conv__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module xpm_cdc_async_rst__15 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module reset_blk_ramfifo__xdcDup__9 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module dmem__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module memory__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rd_bin_cntr__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__40 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__39 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__11 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__17 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_protocol_converter_v2_1_18_a_axi3_conv__parameterized0__xdcDup__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   8 Input     12 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module axi_dwidth_converter_v2_1_18_w_upsizer__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 17    
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 21    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 18    
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 43    
Module generic_baseblocks_v2_1_0_command_fifo__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_dwidth_converter_v2_1_18_a_upsizer__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
Module axi_dwidth_converter_v2_1_18_r_upsizer__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__5 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	               73 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     73 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized1__5 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__4 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	               68 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     68 Bit        Muxes := 2     
Module generic_baseblocks_v2_1_0_command_fifo__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_dwidth_converter_v2_1_18_a_upsizer__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized3__5 
Detailed RTL Component Info : 
+---Registers : 
	               55 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized4__2 
Detailed RTL Component Info : 
+---Registers : 
	               38 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     38 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized1__4 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized3__4 
Detailed RTL Component Info : 
+---Registers : 
	               55 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized5__2 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_18_b_downsizer__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
Module xpm_cdc_async_rst__14 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module reset_blk_ramfifo__xdcDup__10 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module dmem__9 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module memory__9 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module rd_bin_cntr__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__38 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__37 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__10 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module xpm_cdc_async_rst__13 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module reset_blk_ramfifo__xdcDup__11 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module dmem__8 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module memory__8 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module rd_bin_cntr__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__36 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__35 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__9 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_protocol_converter_v2_1_18_a_axi3_conv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 13    
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   8 Input     12 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module axi_protocol_converter_v2_1_18_w_axi3_conv__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module xpm_cdc_async_rst__12 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module reset_blk_ramfifo 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module dmem__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module memory__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rd_bin_cntr__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__34 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__33 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__8 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_protocol_converter_v2_1_18_a_axi3_conv__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   8 Input     12 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module axi_dwidth_converter_v2_1_18_w_upsizer__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 17    
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 21    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 18    
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 43    
Module generic_baseblocks_v2_1_0_command_fifo__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_dwidth_converter_v2_1_18_a_upsizer__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
Module axi_dwidth_converter_v2_1_18_r_upsizer__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__3 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               73 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     73 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__2 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	               68 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     68 Bit        Muxes := 2     
Module generic_baseblocks_v2_1_0_command_fifo__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_dwidth_converter_v2_1_18_a_upsizer__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized3__3 
Detailed RTL Component Info : 
+---Registers : 
	               55 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized4__1 
Detailed RTL Component Info : 
+---Registers : 
	               38 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     38 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized3__2 
Detailed RTL Component Info : 
+---Registers : 
	               55 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized5__1 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_18_b2s_incr_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_wrap_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_cmd_translator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_wr_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_18_b2s_aw_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_18_b2s_simple_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_b_channel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_18_b2s_incr_cmd__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_wrap_cmd__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_cmd_translator__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_18_b2s_ar_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_r_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized6__1 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_18_b2s 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module lpf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "tmp_74_fu_2273_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_s_fu_2095_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "grp_input_load_conv_fu_1788/exitcond_fu_370_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "grp_input_load_conv_fu_1788/tmp_52_fu_701_p2" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "grp_input_load_conv_fu_1788/tmp_108_fu_536_p2" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "grp_input_load_conv_fu_1788/tmp_109_fu_561_p2" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "grp_input_load_conv_fu_1788/tmp_54_fu_724_p2" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc.v:16805]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/input_load_conv.v:1044]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc.v:16863]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc.v:16855]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 8 [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_mulcud.v:20]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc.v:16855]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
DSP Report: Generating DSP tmp4_fu_2374_p2, operation Mode is: A*B.
DSP Report: operator tmp4_fu_2374_p2 is absorbed into DSP tmp4_fu_2374_p2.
DSP Report: operator tmp4_fu_2374_p2 is absorbed into DSP tmp4_fu_2374_p2.
DSP Report: Generating DSP tmp4_reg_2662_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register tmp4_reg_2662_reg is absorbed into DSP tmp4_reg_2662_reg.
DSP Report: operator tmp4_fu_2374_p2 is absorbed into DSP tmp4_reg_2662_reg.
DSP Report: operator tmp4_fu_2374_p2 is absorbed into DSP tmp4_reg_2662_reg.
DSP Report: Generating DSP tmp4_fu_2374_p2, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP tmp4_fu_2374_p2.
DSP Report: operator tmp4_fu_2374_p2 is absorbed into DSP tmp4_fu_2374_p2.
DSP Report: operator tmp4_fu_2374_p2 is absorbed into DSP tmp4_fu_2374_p2.
DSP Report: Generating DSP tmp4_reg_2662_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP tmp4_reg_2662_reg.
DSP Report: register tmp4_reg_2662_reg is absorbed into DSP tmp4_reg_2662_reg.
DSP Report: operator tmp4_fu_2374_p2 is absorbed into DSP tmp4_reg_2662_reg.
DSP Report: operator tmp4_fu_2374_p2 is absorbed into DSP tmp4_reg_2662_reg.
DSP Report: Generating DSP grp_input_load_conv_fu_1788/bound_fu_408_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP grp_input_load_conv_fu_1788/bound_fu_408_p2.
DSP Report: register A is absorbed into DSP grp_input_load_conv_fu_1788/bound_fu_408_p2.
DSP Report: operator grp_input_load_conv_fu_1788/bound_fu_408_p2 is absorbed into DSP grp_input_load_conv_fu_1788/bound_fu_408_p2.
DSP Report: operator grp_input_load_conv_fu_1788/bound_fu_408_p2 is absorbed into DSP grp_input_load_conv_fu_1788/bound_fu_408_p2.
DSP Report: Generating DSP grp_input_load_conv_fu_1788/bound_reg_895_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP grp_input_load_conv_fu_1788/bound_reg_895_reg.
DSP Report: register A is absorbed into DSP grp_input_load_conv_fu_1788/bound_reg_895_reg.
DSP Report: register grp_input_load_conv_fu_1788/bound_reg_895_reg is absorbed into DSP grp_input_load_conv_fu_1788/bound_reg_895_reg.
DSP Report: operator grp_input_load_conv_fu_1788/bound_fu_408_p2 is absorbed into DSP grp_input_load_conv_fu_1788/bound_reg_895_reg.
DSP Report: operator grp_input_load_conv_fu_1788/bound_fu_408_p2 is absorbed into DSP grp_input_load_conv_fu_1788/bound_reg_895_reg.
DSP Report: Generating DSP grp_input_load_conv_fu_1788/bound_fu_408_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP grp_input_load_conv_fu_1788/bound_fu_408_p2.
DSP Report: register A is absorbed into DSP grp_input_load_conv_fu_1788/bound_fu_408_p2.
DSP Report: operator grp_input_load_conv_fu_1788/bound_fu_408_p2 is absorbed into DSP grp_input_load_conv_fu_1788/bound_fu_408_p2.
DSP Report: operator grp_input_load_conv_fu_1788/bound_fu_408_p2 is absorbed into DSP grp_input_load_conv_fu_1788/bound_fu_408_p2.
DSP Report: Generating DSP grp_input_load_conv_fu_1788/bound_reg_895_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP grp_input_load_conv_fu_1788/bound_reg_895_reg.
DSP Report: register A is absorbed into DSP grp_input_load_conv_fu_1788/bound_reg_895_reg.
DSP Report: register grp_input_load_conv_fu_1788/bound_reg_895_reg is absorbed into DSP grp_input_load_conv_fu_1788/bound_reg_895_reg.
DSP Report: operator grp_input_load_conv_fu_1788/bound_fu_408_p2 is absorbed into DSP grp_input_load_conv_fu_1788/bound_reg_895_reg.
DSP Report: operator grp_input_load_conv_fu_1788/bound_fu_408_p2 is absorbed into DSP grp_input_load_conv_fu_1788/bound_reg_895_reg.
DSP Report: Generating DSP tmp_fu_2284_p2, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP tmp_fu_2284_p2.
DSP Report: operator tmp_fu_2284_p2 is absorbed into DSP tmp_fu_2284_p2.
DSP Report: operator tmp_fu_2284_p2 is absorbed into DSP tmp_fu_2284_p2.
DSP Report: Generating DSP tmp_reg_2591_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register tmp_reg_2591_reg is absorbed into DSP tmp_reg_2591_reg.
DSP Report: operator tmp_fu_2284_p2 is absorbed into DSP tmp_reg_2591_reg.
DSP Report: operator tmp_fu_2284_p2 is absorbed into DSP tmp_reg_2591_reg.
DSP Report: Generating DSP tmp_fu_2284_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP tmp_fu_2284_p2.
DSP Report: register A is absorbed into DSP tmp_fu_2284_p2.
DSP Report: operator tmp_fu_2284_p2 is absorbed into DSP tmp_fu_2284_p2.
DSP Report: operator tmp_fu_2284_p2 is absorbed into DSP tmp_fu_2284_p2.
DSP Report: Generating DSP tmp_reg_2591_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP tmp_reg_2591_reg.
DSP Report: register tmp_reg_2591_reg is absorbed into DSP tmp_reg_2591_reg.
DSP Report: operator tmp_fu_2284_p2 is absorbed into DSP tmp_reg_2591_reg.
DSP Report: operator tmp_fu_2284_p2 is absorbed into DSP tmp_reg_2591_reg.
DSP Report: Generating DSP tmp_81_fu_2358_p2, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP tmp_81_fu_2358_p2.
DSP Report: operator tmp_81_fu_2358_p2 is absorbed into DSP tmp_81_fu_2358_p2.
DSP Report: operator tmp_81_fu_2358_p2 is absorbed into DSP tmp_81_fu_2358_p2.
DSP Report: Generating DSP tmp_81_reg_2647_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP tmp_81_reg_2647_reg.
DSP Report: register tmp_81_reg_2647_reg is absorbed into DSP tmp_81_reg_2647_reg.
DSP Report: operator tmp_81_fu_2358_p2 is absorbed into DSP tmp_81_reg_2647_reg.
DSP Report: operator tmp_81_fu_2358_p2 is absorbed into DSP tmp_81_reg_2647_reg.
DSP Report: Generating DSP tmp_81_fu_2358_p2, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP tmp_81_fu_2358_p2.
DSP Report: operator tmp_81_fu_2358_p2 is absorbed into DSP tmp_81_fu_2358_p2.
DSP Report: operator tmp_81_fu_2358_p2 is absorbed into DSP tmp_81_fu_2358_p2.
DSP Report: Generating DSP tmp_81_reg_2647_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP tmp_81_reg_2647_reg.
DSP Report: register tmp_81_reg_2647_reg is absorbed into DSP tmp_81_reg_2647_reg.
DSP Report: operator tmp_81_fu_2358_p2 is absorbed into DSP tmp_81_reg_2647_reg.
DSP Report: operator tmp_81_fu_2358_p2 is absorbed into DSP tmp_81_reg_2647_reg.
DSP Report: Generating DSP grp_input_load_conv_fu_1788/detection_acc_mulcud_U1/detection_acc_mulcud_MulnS_0_U/tmp_product, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP grp_input_load_conv_fu_1788/detection_acc_mulcud_U1/detection_acc_mulcud_MulnS_0_U/tmp_product.
DSP Report: operator grp_input_load_conv_fu_1788/detection_acc_mulcud_U1/detection_acc_mulcud_MulnS_0_U/tmp_product is absorbed into DSP grp_input_load_conv_fu_1788/detection_acc_mulcud_U1/detection_acc_mulcud_MulnS_0_U/tmp_product.
DSP Report: operator grp_input_load_conv_fu_1788/detection_acc_mulcud_U1/detection_acc_mulcud_MulnS_0_U/tmp_product is absorbed into DSP grp_input_load_conv_fu_1788/detection_acc_mulcud_U1/detection_acc_mulcud_MulnS_0_U/tmp_product.
DSP Report: Generating DSP grp_input_load_conv_fu_1788/detection_acc_mulcud_U1/detection_acc_mulcud_MulnS_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register grp_input_load_conv_fu_1788/detection_acc_mulcud_U1/detection_acc_mulcud_MulnS_0_U/p_reg is absorbed into DSP grp_input_load_conv_fu_1788/detection_acc_mulcud_U1/detection_acc_mulcud_MulnS_0_U/p_reg.
DSP Report: operator grp_input_load_conv_fu_1788/detection_acc_mulcud_U1/detection_acc_mulcud_MulnS_0_U/tmp_product is absorbed into DSP grp_input_load_conv_fu_1788/detection_acc_mulcud_U1/detection_acc_mulcud_MulnS_0_U/p_reg.
DSP Report: operator grp_input_load_conv_fu_1788/detection_acc_mulcud_U1/detection_acc_mulcud_MulnS_0_U/tmp_product is absorbed into DSP grp_input_load_conv_fu_1788/detection_acc_mulcud_U1/detection_acc_mulcud_MulnS_0_U/p_reg.
DSP Report: Generating DSP grp_input_load_conv_fu_1788/detection_acc_mulcud_U1/detection_acc_mulcud_MulnS_0_U/tmp_product, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP grp_input_load_conv_fu_1788/detection_acc_mulcud_U1/detection_acc_mulcud_MulnS_0_U/tmp_product.
DSP Report: operator grp_input_load_conv_fu_1788/detection_acc_mulcud_U1/detection_acc_mulcud_MulnS_0_U/tmp_product is absorbed into DSP grp_input_load_conv_fu_1788/detection_acc_mulcud_U1/detection_acc_mulcud_MulnS_0_U/tmp_product.
DSP Report: operator grp_input_load_conv_fu_1788/detection_acc_mulcud_U1/detection_acc_mulcud_MulnS_0_U/tmp_product is absorbed into DSP grp_input_load_conv_fu_1788/detection_acc_mulcud_U1/detection_acc_mulcud_MulnS_0_U/tmp_product.
DSP Report: Generating DSP grp_input_load_conv_fu_1788/detection_acc_mulcud_U1/detection_acc_mulcud_MulnS_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register grp_input_load_conv_fu_1788/detection_acc_mulcud_U1/detection_acc_mulcud_MulnS_0_U/p_reg is absorbed into DSP grp_input_load_conv_fu_1788/detection_acc_mulcud_U1/detection_acc_mulcud_MulnS_0_U/p_reg.
DSP Report: operator grp_input_load_conv_fu_1788/detection_acc_mulcud_U1/detection_acc_mulcud_MulnS_0_U/tmp_product is absorbed into DSP grp_input_load_conv_fu_1788/detection_acc_mulcud_U1/detection_acc_mulcud_MulnS_0_U/p_reg.
DSP Report: operator grp_input_load_conv_fu_1788/detection_acc_mulcud_U1/detection_acc_mulcud_MulnS_0_U/tmp_product is absorbed into DSP grp_input_load_conv_fu_1788/detection_acc_mulcud_U1/detection_acc_mulcud_MulnS_0_U/p_reg.
DSP Report: Generating DSP grp_input_load_conv_fu_1788/detection_acc_mulcud_U1/detection_acc_mulcud_MulnS_0_U/tmp_product, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP grp_input_load_conv_fu_1788/detection_acc_mulcud_U1/detection_acc_mulcud_MulnS_0_U/tmp_product.
DSP Report: operator grp_input_load_conv_fu_1788/detection_acc_mulcud_U1/detection_acc_mulcud_MulnS_0_U/tmp_product is absorbed into DSP grp_input_load_conv_fu_1788/detection_acc_mulcud_U1/detection_acc_mulcud_MulnS_0_U/tmp_product.
DSP Report: operator grp_input_load_conv_fu_1788/detection_acc_mulcud_U1/detection_acc_mulcud_MulnS_0_U/tmp_product is absorbed into DSP grp_input_load_conv_fu_1788/detection_acc_mulcud_U1/detection_acc_mulcud_MulnS_0_U/tmp_product.
DSP Report: Generating DSP grp_input_load_conv_fu_1788/detection_acc_mulcud_U1/detection_acc_mulcud_MulnS_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register grp_input_load_conv_fu_1788/detection_acc_mulcud_U1/detection_acc_mulcud_MulnS_0_U/p_reg is absorbed into DSP grp_input_load_conv_fu_1788/detection_acc_mulcud_U1/detection_acc_mulcud_MulnS_0_U/p_reg.
DSP Report: operator grp_input_load_conv_fu_1788/detection_acc_mulcud_U1/detection_acc_mulcud_MulnS_0_U/tmp_product is absorbed into DSP grp_input_load_conv_fu_1788/detection_acc_mulcud_U1/detection_acc_mulcud_MulnS_0_U/p_reg.
DSP Report: operator grp_input_load_conv_fu_1788/detection_acc_mulcud_U1/detection_acc_mulcud_MulnS_0_U/tmp_product is absorbed into DSP grp_input_load_conv_fu_1788/detection_acc_mulcud_U1/detection_acc_mulcud_MulnS_0_U/p_reg.
DSP Report: Generating DSP grp_input_load_conv_fu_1788/detection_acc_mulcud_U1/detection_acc_mulcud_MulnS_0_U/tmp_product, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP grp_input_load_conv_fu_1788/detection_acc_mulcud_U1/detection_acc_mulcud_MulnS_0_U/tmp_product.
DSP Report: operator grp_input_load_conv_fu_1788/detection_acc_mulcud_U1/detection_acc_mulcud_MulnS_0_U/tmp_product is absorbed into DSP grp_input_load_conv_fu_1788/detection_acc_mulcud_U1/detection_acc_mulcud_MulnS_0_U/tmp_product.
DSP Report: operator grp_input_load_conv_fu_1788/detection_acc_mulcud_U1/detection_acc_mulcud_MulnS_0_U/tmp_product is absorbed into DSP grp_input_load_conv_fu_1788/detection_acc_mulcud_U1/detection_acc_mulcud_MulnS_0_U/tmp_product.
DSP Report: Generating DSP grp_input_load_conv_fu_1788/detection_acc_mulcud_U1/detection_acc_mulcud_MulnS_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register grp_input_load_conv_fu_1788/detection_acc_mulcud_U1/detection_acc_mulcud_MulnS_0_U/p_reg is absorbed into DSP grp_input_load_conv_fu_1788/detection_acc_mulcud_U1/detection_acc_mulcud_MulnS_0_U/p_reg.
DSP Report: operator grp_input_load_conv_fu_1788/detection_acc_mulcud_U1/detection_acc_mulcud_MulnS_0_U/tmp_product is absorbed into DSP grp_input_load_conv_fu_1788/detection_acc_mulcud_U1/detection_acc_mulcud_MulnS_0_U/p_reg.
DSP Report: operator grp_input_load_conv_fu_1788/detection_acc_mulcud_U1/detection_acc_mulcud_MulnS_0_U/tmp_product is absorbed into DSP grp_input_load_conv_fu_1788/detection_acc_mulcud_U1/detection_acc_mulcud_MulnS_0_U/p_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_input_load_conv_fu_1788/input_tmp_buffer_U/input_load_conv_ibkb_ram_U/q0_reg' and it is trimmed from '32' to '8' bits. [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/input_load_conv_ibkb.v:38]
INFO: [Synth 8-3971] The signal output_buffer_7_U/detection_acc_outcCy_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal output_buffer_6_U/detection_acc_outcCy_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal output_buffer_5_U/detection_acc_outcCy_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'design_1_i/detection_acc_0/insti_4_3/next_mul_reg_2642_reg[0]' (FDE) to 'design_1_i/detection_acc_0/insti_4_3/i_4_46'
INFO: [Synth 8-3886] merging instance 'design_1_i/detection_acc_0/insti_4_3/next_mul_reg_2642_reg[1]' (FDE) to 'design_1_i/detection_acc_0/insti_4_3/i_4_25'
INFO: [Synth 8-3886] merging instance 'design_1_i/detection_acc_0/insti_4_3/next_mul_reg_2642_reg[2]' (FDE) to 'design_1_i/detection_acc_0/insti_4_3/i_4_24'
INFO: [Synth 8-3886] merging instance 'design_1_i/detection_acc_0/insti_4_3/next_mul_reg_2642_reg[3]' (FDE) to 'design_1_i/detection_acc_0/insti_4_3/i_4_23'
INFO: [Synth 8-3886] merging instance 'design_1_i/detection_acc_0/insti_4_3/next_mul_reg_2642_reg[4]' (FDE) to 'design_1_i/detection_acc_0/insti_4_3/i_4_22'
INFO: [Synth 8-3886] merging instance 'design_1_i/detection_acc_0/insti_4_3/next_mul_reg_2642_reg[5]' (FDE) to 'design_1_i/detection_acc_0/insti_4_3/i_4_21'
INFO: [Synth 8-3886] merging instance 'design_1_i/detection_acc_0/insti_4_3/next_mul_reg_2642_reg[6]' (FDE) to 'design_1_i/detection_acc_0/insti_4_3/i_4_20'
INFO: [Synth 8-3886] merging instance 'design_1_i/detection_acc_0/insti_4_3/next_mul_reg_2642_reg[7]' (FDE) to 'design_1_i/detection_acc_0/insti_4_3/i_4_19'
INFO: [Synth 8-3886] merging instance 'design_1_i/detection_acc_0/insti_4_3/next_mul_reg_2642_reg[8]' (FDE) to 'design_1_i/detection_acc_0/insti_4_3/i_4_18'
INFO: [Synth 8-3886] merging instance 'design_1_i/detection_acc_0/insti_4_3/next_mul_reg_2642_reg[9]' (FDE) to 'design_1_i/detection_acc_0/insti_4_3/i_4_17'
INFO: [Synth 8-3886] merging instance 'design_1_i/detection_acc_0/insti_4_3/next_mul_reg_2642_reg[10]' (FDE) to 'design_1_i/detection_acc_0/insti_4_3/i_4_16'
INFO: [Synth 8-3886] merging instance 'design_1_i/detection_acc_0/insti_4_3/next_mul_reg_2642_reg[11]' (FDE) to 'design_1_i/detection_acc_0/insti_4_3/i_4_15'
INFO: [Synth 8-3886] merging instance 'design_1_i/detection_acc_0/insti_4_3/next_mul_reg_2642_reg[12]' (FDE) to 'design_1_i/detection_acc_0/insti_4_3/i_4_14'
INFO: [Synth 8-3886] merging instance 'design_1_i/detection_acc_0/insti_4_3/next_mul_reg_2642_reg[13]' (FDE) to 'design_1_i/detection_acc_0/insti_4_3/i_4_13'
INFO: [Synth 8-3886] merging instance 'design_1_i/detection_acc_0/insti_4_3/next_mul_reg_2642_reg[14]' (FDE) to 'design_1_i/detection_acc_0/insti_4_3/i_4_12'
INFO: [Synth 8-3886] merging instance 'design_1_i/detection_acc_0/insti_4_3/next_mul_reg_2642_reg[15]' (FDE) to 'design_1_i/detection_acc_0/insti_4_3/i_4_11'
INFO: [Synth 8-3886] merging instance 'design_1_i/detection_acc_0/insti_4_3/next_mul_reg_2642_reg[16]' (FDE) to 'design_1_i/detection_acc_0/insti_4_3/i_4_10'
INFO: [Synth 8-3886] merging instance 'design_1_i/detection_acc_0/insti_4_3/next_mul_reg_2642_reg[17]' (FDE) to 'design_1_i/detection_acc_0/insti_4_3/i_4_41'
INFO: [Synth 8-3886] merging instance 'design_1_i/detection_acc_0/insti_4_3/next_mul_reg_2642_reg[18]' (FDE) to 'design_1_i/detection_acc_0/insti_4_3/i_4_40'
INFO: [Synth 8-3886] merging instance 'design_1_i/detection_acc_0/insti_4_3/next_mul_reg_2642_reg[19]' (FDE) to 'design_1_i/detection_acc_0/insti_4_3/i_4_39'
INFO: [Synth 8-3886] merging instance 'design_1_i/detection_acc_0/insti_4_3/next_mul_reg_2642_reg[20]' (FDE) to 'design_1_i/detection_acc_0/insti_4_3/i_4_37'
INFO: [Synth 8-3886] merging instance 'design_1_i/detection_acc_0/insti_4_3/next_mul_reg_2642_reg[21]' (FDE) to 'design_1_i/detection_acc_0/insti_4_3/i_4_36'
INFO: [Synth 8-3886] merging instance 'design_1_i/detection_acc_0/insti_4_3/next_mul_reg_2642_reg[22]' (FDE) to 'design_1_i/detection_acc_0/insti_4_3/i_4_35'
INFO: [Synth 8-3886] merging instance 'design_1_i/detection_acc_0/insti_4_3/next_mul_reg_2642_reg[23]' (FDE) to 'design_1_i/detection_acc_0/insti_4_3/i_4_34'
INFO: [Synth 8-3886] merging instance 'design_1_i/detection_acc_0/insti_4_3/next_mul_reg_2642_reg[24]' (FDE) to 'design_1_i/detection_acc_0/insti_4_3/i_4_33'
INFO: [Synth 8-3886] merging instance 'design_1_i/detection_acc_0/insti_4_3/next_mul_reg_2642_reg[25]' (FDE) to 'design_1_i/detection_acc_0/insti_4_3/i_4_32'
INFO: [Synth 8-3886] merging instance 'design_1_i/detection_acc_0/insti_4_3/next_mul_reg_2642_reg[26]' (FDE) to 'design_1_i/detection_acc_0/insti_4_3/i_4_31'
INFO: [Synth 8-3886] merging instance 'design_1_i/detection_acc_0/insti_4_3/next_mul_reg_2642_reg[27]' (FDE) to 'design_1_i/detection_acc_0/insti_4_3/i_4_30'
INFO: [Synth 8-3886] merging instance 'design_1_i/detection_acc_0/insti_4_3/next_mul_reg_2642_reg[28]' (FDE) to 'design_1_i/detection_acc_0/insti_4_3/i_4_29'
INFO: [Synth 8-3886] merging instance 'design_1_i/detection_acc_0/insti_4_3/next_mul_reg_2642_reg[29]' (FDE) to 'design_1_i/detection_acc_0/insti_4_3/i_4_28'
INFO: [Synth 8-3886] merging instance 'design_1_i/detection_acc_0/insti_4_3/next_mul_reg_2642_reg[30]' (FDE) to 'design_1_i/detection_acc_0/insti_4_3/i_4_27'
INFO: [Synth 8-3886] merging instance 'design_1_i/detection_acc_0/insti_4_3/next_mul_reg_2642_reg[31]' (FDE) to 'design_1_i/detection_acc_0/insti_4_3/i_4_26'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/detection_acc_0/insti_4_3/i_4_9)
INFO: [Synth 8-3886] merging instance 'design_1_i/detection_acc_0/insti_4_3/grp_input_load_conv_fu_1788/tn_t7_mid2_v_reg_967_reg[0]' (FDE) to 'design_1_i/detection_acc_0/insti_4_3/grp_input_load_conv_fu_1788/tmp_reg_972_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/detection_acc_0/insti_4_3/grp_input_load_conv_fu_1788/tn_t7_mid2_v_reg_967_reg[1]' (FDE) to 'design_1_i/detection_acc_0/insti_4_3/grp_input_load_conv_fu_1788/tmp_reg_972_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/detection_acc_0/insti_4_3/grp_input_load_conv_fu_1788/tmp_48_mid2_reg_983_reg[0]' (FDE) to 'design_1_i/detection_acc_0/insti_4_3/grp_input_load_conv_fu_1788/tmp_110_reg_988_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/detection_acc_0/insti_4_3/grp_input_load_conv_fu_1788/tmp_48_mid2_reg_983_reg[1]' (FDE) to 'design_1_i/detection_acc_0/insti_4_3/grp_input_load_conv_fu_1788/tmp_110_reg_988_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/detection_acc_0/insti_4_3/\Input_addr_reg_2504_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/detection_acc_0/insti_4_3/\Input_addr_reg_2504_reg[31] )
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module detection_acc_CRTL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module detection_acc_CRTL_BUS_s_axi.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/pool.v:3382]
DSP Report: Generating DSP bound_fu_2735_p2, operation Mode is: A*B.
DSP Report: operator bound_fu_2735_p2 is absorbed into DSP bound_fu_2735_p2.
DSP Report: operator bound_fu_2735_p2 is absorbed into DSP bound_fu_2735_p2.
DSP Report: Generating DSP bound_reg_4901_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register bound_reg_4901_reg is absorbed into DSP bound_reg_4901_reg.
DSP Report: operator bound_fu_2735_p2 is absorbed into DSP bound_reg_4901_reg.
DSP Report: operator bound_fu_2735_p2 is absorbed into DSP bound_reg_4901_reg.
DSP Report: Generating DSP bound_fu_2735_p2, operation Mode is: A*B.
DSP Report: operator bound_fu_2735_p2 is absorbed into DSP bound_fu_2735_p2.
DSP Report: operator bound_fu_2735_p2 is absorbed into DSP bound_fu_2735_p2.
DSP Report: Generating DSP bound_reg_4901_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register bound_reg_4901_reg is absorbed into DSP bound_reg_4901_reg.
DSP Report: operator bound_fu_2735_p2 is absorbed into DSP bound_reg_4901_reg.
DSP Report: operator bound_fu_2735_p2 is absorbed into DSP bound_reg_4901_reg.
INFO: [Synth 8-5546] ROM "sel_tmp18_fu_4108_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sel_tmp20_fu_4114_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sel_tmp_fu_4102_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sel_tmp26_fu_4260_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp24_fu_4255_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp22_fu_4250_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "exitcond_flatten_mid_fu_2851_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_89_mid1_fu_3585_p2" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_89_mid_fu_3483_p2" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_s_fu_2823_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/conv.v:5586]
DSP Report: Generating DSP bound3_fu_2845_p2, operation Mode is: A*B.
DSP Report: operator bound3_fu_2845_p2 is absorbed into DSP bound3_fu_2845_p2.
DSP Report: operator bound3_fu_2845_p2 is absorbed into DSP bound3_fu_2845_p2.
DSP Report: Generating DSP bound3_reg_6362_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register bound3_reg_6362_reg is absorbed into DSP bound3_reg_6362_reg.
DSP Report: operator bound3_fu_2845_p2 is absorbed into DSP bound3_reg_6362_reg.
DSP Report: operator bound3_fu_2845_p2 is absorbed into DSP bound3_reg_6362_reg.
DSP Report: Generating DSP bound3_fu_2845_p2, operation Mode is: A*B.
DSP Report: operator bound3_fu_2845_p2 is absorbed into DSP bound3_fu_2845_p2.
DSP Report: operator bound3_fu_2845_p2 is absorbed into DSP bound3_fu_2845_p2.
DSP Report: Generating DSP bound3_reg_6362_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register bound3_reg_6362_reg is absorbed into DSP bound3_reg_6362_reg.
DSP Report: operator bound3_fu_2845_p2 is absorbed into DSP bound3_reg_6362_reg.
DSP Report: operator bound3_fu_2845_p2 is absorbed into DSP bound3_reg_6362_reg.
DSP Report: Generating DSP ret_V_reg_7807_reg, operation Mode is: (A*B)'.
DSP Report: register ret_V_reg_7807_reg is absorbed into DSP ret_V_reg_7807_reg.
DSP Report: operator ret_V_fu_4158_p2 is absorbed into DSP ret_V_reg_7807_reg.
DSP Report: Generating DSP ret_V_2_reg_7831_reg, operation Mode is: (A*B)'.
DSP Report: register ret_V_2_reg_7831_reg is absorbed into DSP ret_V_2_reg_7831_reg.
DSP Report: operator ret_V_2_fu_4220_p2 is absorbed into DSP ret_V_2_reg_7831_reg.
DSP Report: Generating DSP detection_acc_macibs_U211/detection_acc_macibs_DSP48_0_U/p, operation Mode is: PCIN+A2*B2.
DSP Report: register newSel15_reg_7841_reg is absorbed into DSP detection_acc_macibs_U211/detection_acc_macibs_DSP48_0_U/p.
DSP Report: register input_buffer_V_3_loa_reg_7836_reg is absorbed into DSP detection_acc_macibs_U211/detection_acc_macibs_DSP48_0_U/p.
DSP Report: operator detection_acc_macibs_U211/detection_acc_macibs_DSP48_0_U/p is absorbed into DSP detection_acc_macibs_U211/detection_acc_macibs_DSP48_0_U/p.
DSP Report: operator detection_acc_macibs_U211/detection_acc_macibs_DSP48_0_U/m is absorbed into DSP detection_acc_macibs_U211/detection_acc_macibs_DSP48_0_U/p.
DSP Report: Generating DSP detection_acc_macibs_U210/detection_acc_macibs_DSP48_0_U/p, operation Mode is: PCIN+A2*B2.
DSP Report: register newSel9_reg_7818_reg is absorbed into DSP detection_acc_macibs_U210/detection_acc_macibs_DSP48_0_U/p.
DSP Report: register input_buffer_V_1_loa_reg_7813_reg is absorbed into DSP detection_acc_macibs_U210/detection_acc_macibs_DSP48_0_U/p.
DSP Report: operator detection_acc_macibs_U210/detection_acc_macibs_DSP48_0_U/p is absorbed into DSP detection_acc_macibs_U210/detection_acc_macibs_DSP48_0_U/p.
DSP Report: operator detection_acc_macibs_U210/detection_acc_macibs_DSP48_0_U/m is absorbed into DSP detection_acc_macibs_U210/detection_acc_macibs_DSP48_0_U/p.
DSP Report: Generating DSP tmp_93_reg_8169_reg, operation Mode is: (PCIN+A:B)'.
DSP Report: register tmp_93_reg_8169_reg is absorbed into DSP tmp_93_reg_8169_reg.
DSP Report: operator tmp_93_fu_5099_p2 is absorbed into DSP tmp_93_reg_8169_reg.
DSP Report: Generating DSP ret_V_s_reg_7861_reg, operation Mode is: (A*B)'.
DSP Report: register ret_V_s_reg_7861_reg is absorbed into DSP ret_V_s_reg_7861_reg.
DSP Report: operator ret_V_s_fu_4299_p2 is absorbed into DSP ret_V_s_reg_7861_reg.
DSP Report: Generating DSP ret_V_2_1_reg_7872_reg, operation Mode is: (A*B)'.
DSP Report: register ret_V_2_1_reg_7872_reg is absorbed into DSP ret_V_2_1_reg_7872_reg.
DSP Report: operator ret_V_2_1_fu_4357_p2 is absorbed into DSP ret_V_2_1_reg_7872_reg.
DSP Report: Generating DSP detection_acc_macibs_U213/detection_acc_macibs_DSP48_0_U/p, operation Mode is: PCIN+A2*B2.
DSP Report: register newSel31_reg_7877_reg is absorbed into DSP detection_acc_macibs_U213/detection_acc_macibs_DSP48_0_U/p.
DSP Report: register input_buffer_V_3_loa_reg_7836_reg is absorbed into DSP detection_acc_macibs_U213/detection_acc_macibs_DSP48_0_U/p.
DSP Report: operator detection_acc_macibs_U213/detection_acc_macibs_DSP48_0_U/p is absorbed into DSP detection_acc_macibs_U213/detection_acc_macibs_DSP48_0_U/p.
DSP Report: operator detection_acc_macibs_U213/detection_acc_macibs_DSP48_0_U/m is absorbed into DSP detection_acc_macibs_U213/detection_acc_macibs_DSP48_0_U/p.
DSP Report: Generating DSP detection_acc_macibs_U212/detection_acc_macibs_DSP48_0_U/p, operation Mode is: PCIN+A2*B2.
DSP Report: register input_buffer_V_1_loa_reg_7813_reg is absorbed into DSP detection_acc_macibs_U212/detection_acc_macibs_DSP48_0_U/p.
DSP Report: register newSel25_reg_7867_reg is absorbed into DSP detection_acc_macibs_U212/detection_acc_macibs_DSP48_0_U/p.
DSP Report: operator detection_acc_macibs_U212/detection_acc_macibs_DSP48_0_U/p is absorbed into DSP detection_acc_macibs_U212/detection_acc_macibs_DSP48_0_U/p.
DSP Report: operator detection_acc_macibs_U212/detection_acc_macibs_DSP48_0_U/m is absorbed into DSP detection_acc_macibs_U212/detection_acc_macibs_DSP48_0_U/p.
DSP Report: Generating DSP tmp_144_1_reg_8174_reg, operation Mode is: (PCIN+A:B)'.
DSP Report: register tmp_144_1_reg_8174_reg is absorbed into DSP tmp_144_1_reg_8174_reg.
DSP Report: operator tmp_144_1_fu_5123_p2 is absorbed into DSP tmp_144_1_reg_8174_reg.
DSP Report: Generating DSP ret_V_8_reg_7882_reg, operation Mode is: (A*B)'.
DSP Report: register ret_V_8_reg_7882_reg is absorbed into DSP ret_V_8_reg_7882_reg.
DSP Report: operator ret_V_8_fu_4415_p2 is absorbed into DSP ret_V_8_reg_7882_reg.
DSP Report: Generating DSP ret_V_2_2_reg_7893_reg, operation Mode is: (A*B)'.
DSP Report: register ret_V_2_2_reg_7893_reg is absorbed into DSP ret_V_2_2_reg_7893_reg.
DSP Report: operator ret_V_2_2_fu_4473_p2 is absorbed into DSP ret_V_2_2_reg_7893_reg.
DSP Report: Generating DSP detection_acc_macibs_U215/detection_acc_macibs_DSP48_0_U/p, operation Mode is: PCIN+A2*B2.
DSP Report: register newSel47_reg_7898_reg is absorbed into DSP detection_acc_macibs_U215/detection_acc_macibs_DSP48_0_U/p.
DSP Report: register input_buffer_V_3_loa_reg_7836_reg is absorbed into DSP detection_acc_macibs_U215/detection_acc_macibs_DSP48_0_U/p.
DSP Report: operator detection_acc_macibs_U215/detection_acc_macibs_DSP48_0_U/p is absorbed into DSP detection_acc_macibs_U215/detection_acc_macibs_DSP48_0_U/p.
DSP Report: operator detection_acc_macibs_U215/detection_acc_macibs_DSP48_0_U/m is absorbed into DSP detection_acc_macibs_U215/detection_acc_macibs_DSP48_0_U/p.
DSP Report: Generating DSP detection_acc_macibs_U214/detection_acc_macibs_DSP48_0_U/p, operation Mode is: PCIN+A2*B2.
DSP Report: register input_buffer_V_1_loa_reg_7813_reg is absorbed into DSP detection_acc_macibs_U214/detection_acc_macibs_DSP48_0_U/p.
DSP Report: register newSel41_reg_7888_reg is absorbed into DSP detection_acc_macibs_U214/detection_acc_macibs_DSP48_0_U/p.
DSP Report: operator detection_acc_macibs_U214/detection_acc_macibs_DSP48_0_U/p is absorbed into DSP detection_acc_macibs_U214/detection_acc_macibs_DSP48_0_U/p.
DSP Report: operator detection_acc_macibs_U214/detection_acc_macibs_DSP48_0_U/m is absorbed into DSP detection_acc_macibs_U214/detection_acc_macibs_DSP48_0_U/p.
DSP Report: Generating DSP tmp_144_2_reg_8179_reg, operation Mode is: (PCIN+A:B)'.
DSP Report: register tmp_144_2_reg_8179_reg is absorbed into DSP tmp_144_2_reg_8179_reg.
DSP Report: operator tmp_144_2_fu_5147_p2 is absorbed into DSP tmp_144_2_reg_8179_reg.
DSP Report: Generating DSP ret_V_9_reg_7903_reg, operation Mode is: (A*B)'.
DSP Report: register ret_V_9_reg_7903_reg is absorbed into DSP ret_V_9_reg_7903_reg.
DSP Report: operator ret_V_9_fu_4531_p2 is absorbed into DSP ret_V_9_reg_7903_reg.
DSP Report: Generating DSP ret_V_2_3_reg_7914_reg, operation Mode is: (A*B)'.
DSP Report: register ret_V_2_3_reg_7914_reg is absorbed into DSP ret_V_2_3_reg_7914_reg.
DSP Report: operator ret_V_2_3_fu_4589_p2 is absorbed into DSP ret_V_2_3_reg_7914_reg.
DSP Report: Generating DSP detection_acc_macibs_U217/detection_acc_macibs_DSP48_0_U/p, operation Mode is: PCIN+A2*B2.
DSP Report: register newSel63_reg_7919_reg is absorbed into DSP detection_acc_macibs_U217/detection_acc_macibs_DSP48_0_U/p.
DSP Report: register input_buffer_V_3_loa_reg_7836_reg is absorbed into DSP detection_acc_macibs_U217/detection_acc_macibs_DSP48_0_U/p.
DSP Report: operator detection_acc_macibs_U217/detection_acc_macibs_DSP48_0_U/p is absorbed into DSP detection_acc_macibs_U217/detection_acc_macibs_DSP48_0_U/p.
DSP Report: operator detection_acc_macibs_U217/detection_acc_macibs_DSP48_0_U/m is absorbed into DSP detection_acc_macibs_U217/detection_acc_macibs_DSP48_0_U/p.
DSP Report: Generating DSP detection_acc_macibs_U216/detection_acc_macibs_DSP48_0_U/p, operation Mode is: PCIN+A2*B2.
DSP Report: register input_buffer_V_1_loa_reg_7813_reg is absorbed into DSP detection_acc_macibs_U216/detection_acc_macibs_DSP48_0_U/p.
DSP Report: register newSel57_reg_7909_reg is absorbed into DSP detection_acc_macibs_U216/detection_acc_macibs_DSP48_0_U/p.
DSP Report: operator detection_acc_macibs_U216/detection_acc_macibs_DSP48_0_U/p is absorbed into DSP detection_acc_macibs_U216/detection_acc_macibs_DSP48_0_U/p.
DSP Report: operator detection_acc_macibs_U216/detection_acc_macibs_DSP48_0_U/m is absorbed into DSP detection_acc_macibs_U216/detection_acc_macibs_DSP48_0_U/p.
DSP Report: Generating DSP tmp_144_3_reg_8184_reg, operation Mode is: (PCIN+A:B)'.
DSP Report: register tmp_144_3_reg_8184_reg is absorbed into DSP tmp_144_3_reg_8184_reg.
DSP Report: operator tmp_144_3_fu_5171_p2 is absorbed into DSP tmp_144_3_reg_8184_reg.
DSP Report: Generating DSP detection_acc_macibs_U219/detection_acc_macibs_DSP48_0_U/m, operation Mode is: A2*B2.
DSP Report: register newSel79_reg_7939_reg is absorbed into DSP detection_acc_macibs_U219/detection_acc_macibs_DSP48_0_U/m.
DSP Report: register input_buffer_V_3_loa_reg_7836_reg is absorbed into DSP detection_acc_macibs_U219/detection_acc_macibs_DSP48_0_U/m.
DSP Report: operator detection_acc_macibs_U219/detection_acc_macibs_DSP48_0_U/m is absorbed into DSP detection_acc_macibs_U219/detection_acc_macibs_DSP48_0_U/m.
DSP Report: Generating DSP detection_acc_macibs_U219/detection_acc_macibs_DSP48_0_U/p, operation Mode is: PCIN+A2*B2.
DSP Report: register lhs_V_2_reg_7823_reg is absorbed into DSP detection_acc_macibs_U219/detection_acc_macibs_DSP48_0_U/p.
DSP Report: register newSel76_reg_7934_reg is absorbed into DSP detection_acc_macibs_U219/detection_acc_macibs_DSP48_0_U/p.
DSP Report: operator detection_acc_macibs_U219/detection_acc_macibs_DSP48_0_U/p is absorbed into DSP detection_acc_macibs_U219/detection_acc_macibs_DSP48_0_U/p.
DSP Report: operator ret_V_2_4_fu_5195_p2 is absorbed into DSP detection_acc_macibs_U219/detection_acc_macibs_DSP48_0_U/p.
DSP Report: Generating DSP detection_acc_macibs_U218/detection_acc_macibs_DSP48_0_U/m, operation Mode is: A2*B2.
DSP Report: register input_buffer_V_1_loa_reg_7813_reg is absorbed into DSP detection_acc_macibs_U218/detection_acc_macibs_DSP48_0_U/m.
DSP Report: register newSel73_reg_7929_reg is absorbed into DSP detection_acc_macibs_U218/detection_acc_macibs_DSP48_0_U/m.
DSP Report: operator detection_acc_macibs_U218/detection_acc_macibs_DSP48_0_U/m is absorbed into DSP detection_acc_macibs_U218/detection_acc_macibs_DSP48_0_U/m.
DSP Report: Generating DSP detection_acc_macibs_U218/detection_acc_macibs_DSP48_0_U/p, operation Mode is: PCIN+A2*B2.
DSP Report: register lhs_V_reg_7799_reg is absorbed into DSP detection_acc_macibs_U218/detection_acc_macibs_DSP48_0_U/p.
DSP Report: register newSel70_reg_7924_reg is absorbed into DSP detection_acc_macibs_U218/detection_acc_macibs_DSP48_0_U/p.
DSP Report: operator detection_acc_macibs_U218/detection_acc_macibs_DSP48_0_U/p is absorbed into DSP detection_acc_macibs_U218/detection_acc_macibs_DSP48_0_U/p.
DSP Report: operator ret_V_4_fu_5180_p2 is absorbed into DSP detection_acc_macibs_U218/detection_acc_macibs_DSP48_0_U/p.
DSP Report: Generating DSP tmp_144_4_reg_8194_reg, operation Mode is: (PCIN+A:B)'.
DSP Report: register tmp_144_4_reg_8194_reg is absorbed into DSP tmp_144_4_reg_8194_reg.
DSP Report: operator tmp_144_4_fu_5213_p2 is absorbed into DSP tmp_144_4_reg_8194_reg.
DSP Report: Generating DSP detection_acc_macibs_U221/detection_acc_macibs_DSP48_0_U/m, operation Mode is: A2*B2.
DSP Report: register newSel95_reg_7959_reg is absorbed into DSP detection_acc_macibs_U221/detection_acc_macibs_DSP48_0_U/m.
DSP Report: register input_buffer_V_3_loa_reg_7836_reg is absorbed into DSP detection_acc_macibs_U221/detection_acc_macibs_DSP48_0_U/m.
DSP Report: operator detection_acc_macibs_U221/detection_acc_macibs_DSP48_0_U/m is absorbed into DSP detection_acc_macibs_U221/detection_acc_macibs_DSP48_0_U/m.
DSP Report: Generating DSP detection_acc_macibs_U221/detection_acc_macibs_DSP48_0_U/p, operation Mode is: PCIN+A2*B2.
DSP Report: register lhs_V_2_reg_7823_reg is absorbed into DSP detection_acc_macibs_U221/detection_acc_macibs_DSP48_0_U/p.
DSP Report: register newSel92_reg_7954_reg is absorbed into DSP detection_acc_macibs_U221/detection_acc_macibs_DSP48_0_U/p.
DSP Report: operator detection_acc_macibs_U221/detection_acc_macibs_DSP48_0_U/p is absorbed into DSP detection_acc_macibs_U221/detection_acc_macibs_DSP48_0_U/p.
DSP Report: operator ret_V_2_5_fu_5237_p2 is absorbed into DSP detection_acc_macibs_U221/detection_acc_macibs_DSP48_0_U/p.
DSP Report: Generating DSP detection_acc_macibs_U220/detection_acc_macibs_DSP48_0_U/m, operation Mode is: A2*B2.
DSP Report: register input_buffer_V_1_loa_reg_7813_reg is absorbed into DSP detection_acc_macibs_U220/detection_acc_macibs_DSP48_0_U/m.
DSP Report: register newSel89_reg_7949_reg is absorbed into DSP detection_acc_macibs_U220/detection_acc_macibs_DSP48_0_U/m.
DSP Report: operator detection_acc_macibs_U220/detection_acc_macibs_DSP48_0_U/m is absorbed into DSP detection_acc_macibs_U220/detection_acc_macibs_DSP48_0_U/m.
DSP Report: Generating DSP detection_acc_macibs_U220/detection_acc_macibs_DSP48_0_U/p, operation Mode is: PCIN+A2*B2.
DSP Report: register lhs_V_reg_7799_reg is absorbed into DSP detection_acc_macibs_U220/detection_acc_macibs_DSP48_0_U/p.
DSP Report: register newSel86_reg_7944_reg is absorbed into DSP detection_acc_macibs_U220/detection_acc_macibs_DSP48_0_U/p.
DSP Report: operator detection_acc_macibs_U220/detection_acc_macibs_DSP48_0_U/p is absorbed into DSP detection_acc_macibs_U220/detection_acc_macibs_DSP48_0_U/p.
DSP Report: operator ret_V_5_fu_5222_p2 is absorbed into DSP detection_acc_macibs_U220/detection_acc_macibs_DSP48_0_U/p.
DSP Report: Generating DSP tmp_144_5_reg_8204_reg, operation Mode is: (PCIN+A:B)'.
DSP Report: register tmp_144_5_reg_8204_reg is absorbed into DSP tmp_144_5_reg_8204_reg.
DSP Report: operator tmp_144_5_fu_5255_p2 is absorbed into DSP tmp_144_5_reg_8204_reg.
DSP Report: Generating DSP detection_acc_macibs_U223/detection_acc_macibs_DSP48_0_U/m, operation Mode is: A2*B2.
DSP Report: register newSel111_reg_7979_reg is absorbed into DSP detection_acc_macibs_U223/detection_acc_macibs_DSP48_0_U/m.
DSP Report: register input_buffer_V_3_loa_reg_7836_reg is absorbed into DSP detection_acc_macibs_U223/detection_acc_macibs_DSP48_0_U/m.
DSP Report: operator detection_acc_macibs_U223/detection_acc_macibs_DSP48_0_U/m is absorbed into DSP detection_acc_macibs_U223/detection_acc_macibs_DSP48_0_U/m.
DSP Report: Generating DSP detection_acc_macibs_U223/detection_acc_macibs_DSP48_0_U/p, operation Mode is: PCIN+A2*B2.
DSP Report: register lhs_V_2_reg_7823_reg is absorbed into DSP detection_acc_macibs_U223/detection_acc_macibs_DSP48_0_U/p.
DSP Report: register newSel108_reg_7974_reg is absorbed into DSP detection_acc_macibs_U223/detection_acc_macibs_DSP48_0_U/p.
DSP Report: operator detection_acc_macibs_U223/detection_acc_macibs_DSP48_0_U/p is absorbed into DSP detection_acc_macibs_U223/detection_acc_macibs_DSP48_0_U/p.
DSP Report: operator ret_V_2_6_fu_5279_p2 is absorbed into DSP detection_acc_macibs_U223/detection_acc_macibs_DSP48_0_U/p.
DSP Report: Generating DSP detection_acc_macibs_U222/detection_acc_macibs_DSP48_0_U/m, operation Mode is: A2*B2.
DSP Report: register input_buffer_V_1_loa_reg_7813_reg is absorbed into DSP detection_acc_macibs_U222/detection_acc_macibs_DSP48_0_U/m.
DSP Report: register newSel105_reg_7969_reg is absorbed into DSP detection_acc_macibs_U222/detection_acc_macibs_DSP48_0_U/m.
DSP Report: operator detection_acc_macibs_U222/detection_acc_macibs_DSP48_0_U/m is absorbed into DSP detection_acc_macibs_U222/detection_acc_macibs_DSP48_0_U/m.
DSP Report: Generating DSP detection_acc_macibs_U222/detection_acc_macibs_DSP48_0_U/p, operation Mode is: PCIN+A2*B2.
DSP Report: register lhs_V_reg_7799_reg is absorbed into DSP detection_acc_macibs_U222/detection_acc_macibs_DSP48_0_U/p.
DSP Report: register newSel102_reg_7964_reg is absorbed into DSP detection_acc_macibs_U222/detection_acc_macibs_DSP48_0_U/p.
DSP Report: operator detection_acc_macibs_U222/detection_acc_macibs_DSP48_0_U/p is absorbed into DSP detection_acc_macibs_U222/detection_acc_macibs_DSP48_0_U/p.
DSP Report: operator ret_V_6_fu_5264_p2 is absorbed into DSP detection_acc_macibs_U222/detection_acc_macibs_DSP48_0_U/p.
DSP Report: Generating DSP tmp_144_6_reg_8214_reg, operation Mode is: (PCIN+A:B)'.
DSP Report: register tmp_144_6_reg_8214_reg is absorbed into DSP tmp_144_6_reg_8214_reg.
DSP Report: operator tmp_144_6_fu_5297_p2 is absorbed into DSP tmp_144_6_reg_8214_reg.
DSP Report: Generating DSP detection_acc_macibs_U225/detection_acc_macibs_DSP48_0_U/m, operation Mode is: A2*B2.
DSP Report: register newSel127_reg_7999_reg is absorbed into DSP detection_acc_macibs_U225/detection_acc_macibs_DSP48_0_U/m.
DSP Report: register input_buffer_V_3_loa_reg_7836_reg is absorbed into DSP detection_acc_macibs_U225/detection_acc_macibs_DSP48_0_U/m.
DSP Report: operator detection_acc_macibs_U225/detection_acc_macibs_DSP48_0_U/m is absorbed into DSP detection_acc_macibs_U225/detection_acc_macibs_DSP48_0_U/m.
DSP Report: Generating DSP detection_acc_macibs_U225/detection_acc_macibs_DSP48_0_U/p, operation Mode is: PCIN+A2*B2.
DSP Report: register lhs_V_2_reg_7823_reg is absorbed into DSP detection_acc_macibs_U225/detection_acc_macibs_DSP48_0_U/p.
DSP Report: register newSel124_reg_7994_reg is absorbed into DSP detection_acc_macibs_U225/detection_acc_macibs_DSP48_0_U/p.
DSP Report: operator detection_acc_macibs_U225/detection_acc_macibs_DSP48_0_U/p is absorbed into DSP detection_acc_macibs_U225/detection_acc_macibs_DSP48_0_U/p.
DSP Report: operator ret_V_2_7_fu_5321_p2 is absorbed into DSP detection_acc_macibs_U225/detection_acc_macibs_DSP48_0_U/p.
DSP Report: Generating DSP detection_acc_macibs_U224/detection_acc_macibs_DSP48_0_U/m, operation Mode is: A2*B2.
DSP Report: register input_buffer_V_1_loa_reg_7813_reg is absorbed into DSP detection_acc_macibs_U224/detection_acc_macibs_DSP48_0_U/m.
DSP Report: register newSel121_reg_7989_reg is absorbed into DSP detection_acc_macibs_U224/detection_acc_macibs_DSP48_0_U/m.
DSP Report: operator detection_acc_macibs_U224/detection_acc_macibs_DSP48_0_U/m is absorbed into DSP detection_acc_macibs_U224/detection_acc_macibs_DSP48_0_U/m.
DSP Report: Generating DSP detection_acc_macibs_U224/detection_acc_macibs_DSP48_0_U/p, operation Mode is: PCIN+A2*B2.
DSP Report: register lhs_V_reg_7799_reg is absorbed into DSP detection_acc_macibs_U224/detection_acc_macibs_DSP48_0_U/p.
DSP Report: register newSel118_reg_7984_reg is absorbed into DSP detection_acc_macibs_U224/detection_acc_macibs_DSP48_0_U/p.
DSP Report: operator detection_acc_macibs_U224/detection_acc_macibs_DSP48_0_U/p is absorbed into DSP detection_acc_macibs_U224/detection_acc_macibs_DSP48_0_U/p.
DSP Report: operator ret_V_7_fu_5306_p2 is absorbed into DSP detection_acc_macibs_U224/detection_acc_macibs_DSP48_0_U/p.
DSP Report: Generating DSP tmp_144_7_reg_8224_reg, operation Mode is: (PCIN+A:B)'.
DSP Report: register tmp_144_7_reg_8224_reg is absorbed into DSP tmp_144_7_reg_8224_reg.
DSP Report: operator tmp_144_7_fu_5339_p2 is absorbed into DSP tmp_144_7_reg_8224_reg.
INFO: [Synth 8-5544] ROM "data31" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond2_fu_2306_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "exitcond_flatten_mid_fu_2409_p2" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "exitcond_mid_fu_2404_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/weight_load.v:4399]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 8 [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_mulcud.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 12 [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_muleOg.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/weight_load.v:4589]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/weight_load.v:4601]
DSP Report: Generating DSP bound_fu_2326_p2, operation Mode is: A*B.
DSP Report: operator bound_fu_2326_p2 is absorbed into DSP bound_fu_2326_p2.
DSP Report: operator bound_fu_2326_p2 is absorbed into DSP bound_fu_2326_p2.
DSP Report: Generating DSP bound_reg_3040_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register bound_reg_3040_reg is absorbed into DSP bound_reg_3040_reg.
DSP Report: operator bound_fu_2326_p2 is absorbed into DSP bound_reg_3040_reg.
DSP Report: operator bound_fu_2326_p2 is absorbed into DSP bound_reg_3040_reg.
DSP Report: Generating DSP bound_fu_2326_p2, operation Mode is: A*B.
DSP Report: operator bound_fu_2326_p2 is absorbed into DSP bound_fu_2326_p2.
DSP Report: operator bound_fu_2326_p2 is absorbed into DSP bound_fu_2326_p2.
DSP Report: Generating DSP bound_reg_3040_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register bound_reg_3040_reg is absorbed into DSP bound_reg_3040_reg.
DSP Report: operator bound_fu_2326_p2 is absorbed into DSP bound_reg_3040_reg.
DSP Report: operator bound_fu_2326_p2 is absorbed into DSP bound_reg_3040_reg.
DSP Report: Generating DSP detection_acc_mulcud_U15/detection_acc_mulcud_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator detection_acc_mulcud_U15/detection_acc_mulcud_MulnS_0_U/tmp_product is absorbed into DSP detection_acc_mulcud_U15/detection_acc_mulcud_MulnS_0_U/tmp_product.
DSP Report: operator detection_acc_mulcud_U15/detection_acc_mulcud_MulnS_0_U/tmp_product is absorbed into DSP detection_acc_mulcud_U15/detection_acc_mulcud_MulnS_0_U/tmp_product.
DSP Report: Generating DSP detection_acc_mulcud_U15/detection_acc_mulcud_MulnS_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register detection_acc_mulcud_U15/detection_acc_mulcud_MulnS_0_U/p_reg is absorbed into DSP detection_acc_mulcud_U15/detection_acc_mulcud_MulnS_0_U/p_reg.
DSP Report: operator detection_acc_mulcud_U15/detection_acc_mulcud_MulnS_0_U/tmp_product is absorbed into DSP detection_acc_mulcud_U15/detection_acc_mulcud_MulnS_0_U/p_reg.
DSP Report: operator detection_acc_mulcud_U15/detection_acc_mulcud_MulnS_0_U/tmp_product is absorbed into DSP detection_acc_mulcud_U15/detection_acc_mulcud_MulnS_0_U/p_reg.
DSP Report: Generating DSP detection_acc_mulcud_U15/detection_acc_mulcud_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator detection_acc_mulcud_U15/detection_acc_mulcud_MulnS_0_U/tmp_product is absorbed into DSP detection_acc_mulcud_U15/detection_acc_mulcud_MulnS_0_U/tmp_product.
DSP Report: operator detection_acc_mulcud_U15/detection_acc_mulcud_MulnS_0_U/tmp_product is absorbed into DSP detection_acc_mulcud_U15/detection_acc_mulcud_MulnS_0_U/tmp_product.
DSP Report: Generating DSP detection_acc_mulcud_U15/detection_acc_mulcud_MulnS_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register detection_acc_mulcud_U15/detection_acc_mulcud_MulnS_0_U/p_reg is absorbed into DSP detection_acc_mulcud_U15/detection_acc_mulcud_MulnS_0_U/p_reg.
DSP Report: operator detection_acc_mulcud_U15/detection_acc_mulcud_MulnS_0_U/tmp_product is absorbed into DSP detection_acc_mulcud_U15/detection_acc_mulcud_MulnS_0_U/p_reg.
DSP Report: operator detection_acc_mulcud_U15/detection_acc_mulcud_MulnS_0_U/tmp_product is absorbed into DSP detection_acc_mulcud_U15/detection_acc_mulcud_MulnS_0_U/p_reg.
DSP Report: Generating DSP detection_acc_mulcud_U15/detection_acc_mulcud_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator detection_acc_mulcud_U15/detection_acc_mulcud_MulnS_0_U/tmp_product is absorbed into DSP detection_acc_mulcud_U15/detection_acc_mulcud_MulnS_0_U/tmp_product.
DSP Report: operator detection_acc_mulcud_U15/detection_acc_mulcud_MulnS_0_U/tmp_product is absorbed into DSP detection_acc_mulcud_U15/detection_acc_mulcud_MulnS_0_U/tmp_product.
DSP Report: Generating DSP detection_acc_mulcud_U15/detection_acc_mulcud_MulnS_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register detection_acc_mulcud_U15/detection_acc_mulcud_MulnS_0_U/p_reg is absorbed into DSP detection_acc_mulcud_U15/detection_acc_mulcud_MulnS_0_U/p_reg.
DSP Report: operator detection_acc_mulcud_U15/detection_acc_mulcud_MulnS_0_U/tmp_product is absorbed into DSP detection_acc_mulcud_U15/detection_acc_mulcud_MulnS_0_U/p_reg.
DSP Report: operator detection_acc_mulcud_U15/detection_acc_mulcud_MulnS_0_U/tmp_product is absorbed into DSP detection_acc_mulcud_U15/detection_acc_mulcud_MulnS_0_U/p_reg.
DSP Report: Generating DSP detection_acc_mulcud_U15/detection_acc_mulcud_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator detection_acc_mulcud_U15/detection_acc_mulcud_MulnS_0_U/tmp_product is absorbed into DSP detection_acc_mulcud_U15/detection_acc_mulcud_MulnS_0_U/tmp_product.
DSP Report: operator detection_acc_mulcud_U15/detection_acc_mulcud_MulnS_0_U/tmp_product is absorbed into DSP detection_acc_mulcud_U15/detection_acc_mulcud_MulnS_0_U/tmp_product.
DSP Report: Generating DSP detection_acc_mulcud_U15/detection_acc_mulcud_MulnS_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register detection_acc_mulcud_U15/detection_acc_mulcud_MulnS_0_U/p_reg is absorbed into DSP detection_acc_mulcud_U15/detection_acc_mulcud_MulnS_0_U/p_reg.
DSP Report: operator detection_acc_mulcud_U15/detection_acc_mulcud_MulnS_0_U/tmp_product is absorbed into DSP detection_acc_mulcud_U15/detection_acc_mulcud_MulnS_0_U/p_reg.
DSP Report: operator detection_acc_mulcud_U15/detection_acc_mulcud_MulnS_0_U/tmp_product is absorbed into DSP detection_acc_mulcud_U15/detection_acc_mulcud_MulnS_0_U/p_reg.
DSP Report: Generating DSP detection_acc_muleOg_U16/detection_acc_muleOg_MulnS_1_U/tmp_product, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP detection_acc_muleOg_U16/detection_acc_muleOg_MulnS_1_U/tmp_product.
DSP Report: operator detection_acc_muleOg_U16/detection_acc_muleOg_MulnS_1_U/tmp_product is absorbed into DSP detection_acc_muleOg_U16/detection_acc_muleOg_MulnS_1_U/tmp_product.
DSP Report: operator detection_acc_muleOg_U16/detection_acc_muleOg_MulnS_1_U/tmp_product is absorbed into DSP detection_acc_muleOg_U16/detection_acc_muleOg_MulnS_1_U/tmp_product.
DSP Report: Generating DSP detection_acc_muleOg_U16/detection_acc_muleOg_MulnS_1_U/tmp_product, operation Mode is: PCIN+A*B2.
DSP Report: register B is absorbed into DSP detection_acc_muleOg_U16/detection_acc_muleOg_MulnS_1_U/tmp_product.
DSP Report: operator detection_acc_muleOg_U16/detection_acc_muleOg_MulnS_1_U/tmp_product is absorbed into DSP detection_acc_muleOg_U16/detection_acc_muleOg_MulnS_1_U/tmp_product.
DSP Report: operator detection_acc_muleOg_U16/detection_acc_muleOg_MulnS_1_U/tmp_product is absorbed into DSP detection_acc_muleOg_U16/detection_acc_muleOg_MulnS_1_U/tmp_product.
DSP Report: Generating DSP detection_acc_muleOg_U16/detection_acc_muleOg_MulnS_1_U/p_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP detection_acc_muleOg_U16/detection_acc_muleOg_MulnS_1_U/p_reg.
DSP Report: register detection_acc_muleOg_U16/detection_acc_muleOg_MulnS_1_U/p_reg is absorbed into DSP detection_acc_muleOg_U16/detection_acc_muleOg_MulnS_1_U/p_reg.
DSP Report: operator detection_acc_muleOg_U16/detection_acc_muleOg_MulnS_1_U/tmp_product is absorbed into DSP detection_acc_muleOg_U16/detection_acc_muleOg_MulnS_1_U/p_reg.
DSP Report: operator detection_acc_muleOg_U16/detection_acc_muleOg_MulnS_1_U/tmp_product is absorbed into DSP detection_acc_muleOg_U16/detection_acc_muleOg_MulnS_1_U/p_reg.
DSP Report: Generating DSP detection_acc_muleOg_U16/detection_acc_muleOg_MulnS_1_U/tmp_product, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP detection_acc_muleOg_U16/detection_acc_muleOg_MulnS_1_U/tmp_product.
DSP Report: operator detection_acc_muleOg_U16/detection_acc_muleOg_MulnS_1_U/tmp_product is absorbed into DSP detection_acc_muleOg_U16/detection_acc_muleOg_MulnS_1_U/tmp_product.
DSP Report: operator detection_acc_muleOg_U16/detection_acc_muleOg_MulnS_1_U/tmp_product is absorbed into DSP detection_acc_muleOg_U16/detection_acc_muleOg_MulnS_1_U/tmp_product.
DSP Report: Generating DSP detection_acc_muleOg_U16/detection_acc_muleOg_MulnS_1_U/tmp_product, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP detection_acc_muleOg_U16/detection_acc_muleOg_MulnS_1_U/tmp_product.
DSP Report: operator detection_acc_muleOg_U16/detection_acc_muleOg_MulnS_1_U/tmp_product is absorbed into DSP detection_acc_muleOg_U16/detection_acc_muleOg_MulnS_1_U/tmp_product.
DSP Report: operator detection_acc_muleOg_U16/detection_acc_muleOg_MulnS_1_U/tmp_product is absorbed into DSP detection_acc_muleOg_U16/detection_acc_muleOg_MulnS_1_U/tmp_product.
DSP Report: Generating DSP detection_acc_muleOg_U16/detection_acc_muleOg_MulnS_1_U/p_reg, operation Mode is: (PCIN+A2*B)'.
DSP Report: register A is absorbed into DSP detection_acc_muleOg_U16/detection_acc_muleOg_MulnS_1_U/p_reg.
DSP Report: register detection_acc_muleOg_U16/detection_acc_muleOg_MulnS_1_U/p_reg is absorbed into DSP detection_acc_muleOg_U16/detection_acc_muleOg_MulnS_1_U/p_reg.
DSP Report: operator detection_acc_muleOg_U16/detection_acc_muleOg_MulnS_1_U/tmp_product is absorbed into DSP detection_acc_muleOg_U16/detection_acc_muleOg_MulnS_1_U/p_reg.
DSP Report: operator detection_acc_muleOg_U16/detection_acc_muleOg_MulnS_1_U/tmp_product is absorbed into DSP detection_acc_muleOg_U16/detection_acc_muleOg_MulnS_1_U/p_reg.
DSP Report: Generating DSP detection_acc_muleOg_U16/detection_acc_muleOg_MulnS_1_U/tmp_product, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP detection_acc_muleOg_U16/detection_acc_muleOg_MulnS_1_U/tmp_product.
DSP Report: operator detection_acc_muleOg_U16/detection_acc_muleOg_MulnS_1_U/tmp_product is absorbed into DSP detection_acc_muleOg_U16/detection_acc_muleOg_MulnS_1_U/tmp_product.
DSP Report: operator detection_acc_muleOg_U16/detection_acc_muleOg_MulnS_1_U/tmp_product is absorbed into DSP detection_acc_muleOg_U16/detection_acc_muleOg_MulnS_1_U/tmp_product.
DSP Report: Generating DSP detection_acc_muleOg_U16/detection_acc_muleOg_MulnS_1_U/tmp_product, operation Mode is: PCIN+A2*B.
DSP Report: register A is absorbed into DSP detection_acc_muleOg_U16/detection_acc_muleOg_MulnS_1_U/tmp_product.
DSP Report: operator detection_acc_muleOg_U16/detection_acc_muleOg_MulnS_1_U/tmp_product is absorbed into DSP detection_acc_muleOg_U16/detection_acc_muleOg_MulnS_1_U/tmp_product.
DSP Report: operator detection_acc_muleOg_U16/detection_acc_muleOg_MulnS_1_U/tmp_product is absorbed into DSP detection_acc_muleOg_U16/detection_acc_muleOg_MulnS_1_U/tmp_product.
DSP Report: Generating DSP detection_acc_muleOg_U16/detection_acc_muleOg_MulnS_1_U/p_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP detection_acc_muleOg_U16/detection_acc_muleOg_MulnS_1_U/p_reg.
DSP Report: register detection_acc_muleOg_U16/detection_acc_muleOg_MulnS_1_U/p_reg is absorbed into DSP detection_acc_muleOg_U16/detection_acc_muleOg_MulnS_1_U/p_reg.
DSP Report: operator detection_acc_muleOg_U16/detection_acc_muleOg_MulnS_1_U/tmp_product is absorbed into DSP detection_acc_muleOg_U16/detection_acc_muleOg_MulnS_1_U/p_reg.
DSP Report: operator detection_acc_muleOg_U16/detection_acc_muleOg_MulnS_1_U/tmp_product is absorbed into DSP detection_acc_muleOg_U16/detection_acc_muleOg_MulnS_1_U/p_reg.
DSP Report: Generating DSP detection_acc_muleOg_U16/detection_acc_muleOg_MulnS_1_U/tmp_product, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP detection_acc_muleOg_U16/detection_acc_muleOg_MulnS_1_U/tmp_product.
DSP Report: operator detection_acc_muleOg_U16/detection_acc_muleOg_MulnS_1_U/tmp_product is absorbed into DSP detection_acc_muleOg_U16/detection_acc_muleOg_MulnS_1_U/tmp_product.
DSP Report: operator detection_acc_muleOg_U16/detection_acc_muleOg_MulnS_1_U/tmp_product is absorbed into DSP detection_acc_muleOg_U16/detection_acc_muleOg_MulnS_1_U/tmp_product.
DSP Report: Generating DSP detection_acc_muleOg_U16/detection_acc_muleOg_MulnS_1_U/tmp_product, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP detection_acc_muleOg_U16/detection_acc_muleOg_MulnS_1_U/tmp_product.
DSP Report: operator detection_acc_muleOg_U16/detection_acc_muleOg_MulnS_1_U/tmp_product is absorbed into DSP detection_acc_muleOg_U16/detection_acc_muleOg_MulnS_1_U/tmp_product.
DSP Report: operator detection_acc_muleOg_U16/detection_acc_muleOg_MulnS_1_U/tmp_product is absorbed into DSP detection_acc_muleOg_U16/detection_acc_muleOg_MulnS_1_U/tmp_product.
DSP Report: Generating DSP detection_acc_muleOg_U16/detection_acc_muleOg_MulnS_1_U/p_reg, operation Mode is: (PCIN+A2*B)'.
DSP Report: register A is absorbed into DSP detection_acc_muleOg_U16/detection_acc_muleOg_MulnS_1_U/p_reg.
DSP Report: register detection_acc_muleOg_U16/detection_acc_muleOg_MulnS_1_U/p_reg is absorbed into DSP detection_acc_muleOg_U16/detection_acc_muleOg_MulnS_1_U/p_reg.
DSP Report: operator detection_acc_muleOg_U16/detection_acc_muleOg_MulnS_1_U/tmp_product is absorbed into DSP detection_acc_muleOg_U16/detection_acc_muleOg_MulnS_1_U/p_reg.
DSP Report: operator detection_acc_muleOg_U16/detection_acc_muleOg_MulnS_1_U/tmp_product is absorbed into DSP detection_acc_muleOg_U16/detection_acc_muleOg_MulnS_1_U/p_reg.
DSP Report: Generating DSP tmp_5_fu_2379_p2, operation Mode is: A*B.
DSP Report: operator tmp_5_fu_2379_p2 is absorbed into DSP tmp_5_fu_2379_p2.
DSP Report: operator tmp_5_fu_2379_p2 is absorbed into DSP tmp_5_fu_2379_p2.
DSP Report: Generating DSP tmp_5_reg_3073_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register tmp_5_reg_3073_reg is absorbed into DSP tmp_5_reg_3073_reg.
DSP Report: operator tmp_5_fu_2379_p2 is absorbed into DSP tmp_5_reg_3073_reg.
DSP Report: operator tmp_5_fu_2379_p2 is absorbed into DSP tmp_5_reg_3073_reg.
DSP Report: Generating DSP tmp_5_fu_2379_p2, operation Mode is: A*B.
DSP Report: operator tmp_5_fu_2379_p2 is absorbed into DSP tmp_5_fu_2379_p2.
DSP Report: operator tmp_5_fu_2379_p2 is absorbed into DSP tmp_5_fu_2379_p2.
DSP Report: Generating DSP tmp_5_reg_3073_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register tmp_5_reg_3073_reg is absorbed into DSP tmp_5_reg_3073_reg.
DSP Report: operator tmp_5_fu_2379_p2 is absorbed into DSP tmp_5_reg_3073_reg.
DSP Report: operator tmp_5_fu_2379_p2 is absorbed into DSP tmp_5_reg_3073_reg.
DSP Report: Generating DSP tmp_8_fu_2399_p2, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP tmp_8_fu_2399_p2.
DSP Report: operator tmp_8_fu_2399_p2 is absorbed into DSP tmp_8_fu_2399_p2.
DSP Report: operator tmp_8_fu_2399_p2 is absorbed into DSP tmp_8_fu_2399_p2.
DSP Report: Generating DSP tmp_8_reg_3089_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP tmp_8_reg_3089_reg.
DSP Report: register tmp_8_reg_3089_reg is absorbed into DSP tmp_8_reg_3089_reg.
DSP Report: operator tmp_8_fu_2399_p2 is absorbed into DSP tmp_8_reg_3089_reg.
DSP Report: operator tmp_8_fu_2399_p2 is absorbed into DSP tmp_8_reg_3089_reg.
DSP Report: Generating DSP tmp_8_fu_2399_p2, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP tmp_8_fu_2399_p2.
DSP Report: operator tmp_8_fu_2399_p2 is absorbed into DSP tmp_8_fu_2399_p2.
DSP Report: operator tmp_8_fu_2399_p2 is absorbed into DSP tmp_8_fu_2399_p2.
DSP Report: Generating DSP tmp_8_reg_3089_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP tmp_8_reg_3089_reg.
DSP Report: register tmp_8_reg_3089_reg is absorbed into DSP tmp_8_reg_3089_reg.
DSP Report: operator tmp_8_fu_2399_p2 is absorbed into DSP tmp_8_reg_3089_reg.
DSP Report: operator tmp_8_fu_2399_p2 is absorbed into DSP tmp_8_reg_3089_reg.
INFO: [Synth 8-5544] ROM "sel_tmp8_fu_882_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp6_fu_869_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp_fu_856_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/relu.v:1926]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/relu.v:2092]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/relu.v:2126]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/relu.v:2130]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/relu.v:2134]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/relu.v:2138]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/relu.v:2142]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/relu.v:2146]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/relu.v:2150]
WARNING: [Synth 8-6014] Unused sequential element p_0_out was removed. 
WARNING: [Synth 8-6014] Unused sequential element p_0_out was removed. 
WARNING: [Synth 8-6014] Unused sequential element p_0_out was removed. 
WARNING: [Synth 8-6014] Unused sequential element p_0_out was removed. 
WARNING: [Synth 8-6014] Unused sequential element p_0_out was removed. 
WARNING: [Synth 8-6014] Unused sequential element p_0_out was removed. 
WARNING: [Synth 8-6014] Unused sequential element p_0_out was removed. 
WARNING: [Synth 8-6014] Unused sequential element p_0_out was removed. 
WARNING: [Synth 8-6014] Unused sequential element p_0_out was removed. 
DSP Report: Generating DSP bound2_fu_671_p2, operation Mode is: A*B.
DSP Report: operator bound2_fu_671_p2 is absorbed into DSP bound2_fu_671_p2.
DSP Report: operator bound2_fu_671_p2 is absorbed into DSP bound2_fu_671_p2.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: operator bound2_fu_671_p2 is absorbed into DSP p_0_out.
DSP Report: operator bound2_fu_671_p2 is absorbed into DSP p_0_out.
DSP Report: Generating DSP bound2_fu_671_p2, operation Mode is: A*B.
DSP Report: operator bound2_fu_671_p2 is absorbed into DSP bound2_fu_671_p2.
DSP Report: operator bound2_fu_671_p2 is absorbed into DSP bound2_fu_671_p2.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: operator bound2_fu_671_p2 is absorbed into DSP p_0_out.
DSP Report: operator bound2_fu_671_p2 is absorbed into DSP p_0_out.
DSP Report: Generating DSP tmp_17_fu_1095_p2, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP tmp_17_fu_1095_p2.
DSP Report: operator tmp_17_fu_1095_p2 is absorbed into DSP tmp_17_fu_1095_p2.
DSP Report: operator tmp_17_fu_1095_p2 is absorbed into DSP tmp_17_fu_1095_p2.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP p_0_out.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: operator tmp_17_fu_1095_p2 is absorbed into DSP p_0_out.
DSP Report: operator tmp_17_fu_1095_p2 is absorbed into DSP p_0_out.
DSP Report: Generating DSP tmp_17_fu_1095_p2, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP tmp_17_fu_1095_p2.
DSP Report: operator tmp_17_fu_1095_p2 is absorbed into DSP tmp_17_fu_1095_p2.
DSP Report: operator tmp_17_fu_1095_p2 is absorbed into DSP tmp_17_fu_1095_p2.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP p_0_out.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: operator tmp_17_fu_1095_p2 is absorbed into DSP p_0_out.
DSP Report: operator tmp_17_fu_1095_p2 is absorbed into DSP p_0_out.
DSP Report: Generating DSP tmp_25_1_fu_1117_p2, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP tmp_25_1_fu_1117_p2.
DSP Report: operator tmp_25_1_fu_1117_p2 is absorbed into DSP tmp_25_1_fu_1117_p2.
DSP Report: operator tmp_25_1_fu_1117_p2 is absorbed into DSP tmp_25_1_fu_1117_p2.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP p_0_out.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: operator tmp_25_1_fu_1117_p2 is absorbed into DSP p_0_out.
DSP Report: operator tmp_25_1_fu_1117_p2 is absorbed into DSP p_0_out.
DSP Report: Generating DSP tmp_25_1_fu_1117_p2, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP tmp_25_1_fu_1117_p2.
DSP Report: operator tmp_25_1_fu_1117_p2 is absorbed into DSP tmp_25_1_fu_1117_p2.
DSP Report: operator tmp_25_1_fu_1117_p2 is absorbed into DSP tmp_25_1_fu_1117_p2.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP p_0_out.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: operator tmp_25_1_fu_1117_p2 is absorbed into DSP p_0_out.
DSP Report: operator tmp_25_1_fu_1117_p2 is absorbed into DSP p_0_out.
DSP Report: Generating DSP tmp_25_2_fu_1138_p2, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP tmp_25_2_fu_1138_p2.
DSP Report: operator tmp_25_2_fu_1138_p2 is absorbed into DSP tmp_25_2_fu_1138_p2.
DSP Report: operator tmp_25_2_fu_1138_p2 is absorbed into DSP tmp_25_2_fu_1138_p2.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP p_0_out.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: operator tmp_25_2_fu_1138_p2 is absorbed into DSP p_0_out.
DSP Report: operator tmp_25_2_fu_1138_p2 is absorbed into DSP p_0_out.
DSP Report: Generating DSP tmp_25_2_fu_1138_p2, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP tmp_25_2_fu_1138_p2.
DSP Report: operator tmp_25_2_fu_1138_p2 is absorbed into DSP tmp_25_2_fu_1138_p2.
DSP Report: operator tmp_25_2_fu_1138_p2 is absorbed into DSP tmp_25_2_fu_1138_p2.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP p_0_out.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: operator tmp_25_2_fu_1138_p2 is absorbed into DSP p_0_out.
DSP Report: operator tmp_25_2_fu_1138_p2 is absorbed into DSP p_0_out.
DSP Report: Generating DSP tmp_25_3_fu_1159_p2, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP tmp_25_3_fu_1159_p2.
DSP Report: operator tmp_25_3_fu_1159_p2 is absorbed into DSP tmp_25_3_fu_1159_p2.
DSP Report: operator tmp_25_3_fu_1159_p2 is absorbed into DSP tmp_25_3_fu_1159_p2.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP p_0_out.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: operator tmp_25_3_fu_1159_p2 is absorbed into DSP p_0_out.
DSP Report: operator tmp_25_3_fu_1159_p2 is absorbed into DSP p_0_out.
DSP Report: Generating DSP tmp_25_3_fu_1159_p2, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP tmp_25_3_fu_1159_p2.
DSP Report: operator tmp_25_3_fu_1159_p2 is absorbed into DSP tmp_25_3_fu_1159_p2.
DSP Report: operator tmp_25_3_fu_1159_p2 is absorbed into DSP tmp_25_3_fu_1159_p2.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP p_0_out.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: operator tmp_25_3_fu_1159_p2 is absorbed into DSP p_0_out.
DSP Report: operator tmp_25_3_fu_1159_p2 is absorbed into DSP p_0_out.
DSP Report: Generating DSP tmp_25_4_fu_1180_p2, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP tmp_25_4_fu_1180_p2.
DSP Report: operator tmp_25_4_fu_1180_p2 is absorbed into DSP tmp_25_4_fu_1180_p2.
DSP Report: operator tmp_25_4_fu_1180_p2 is absorbed into DSP tmp_25_4_fu_1180_p2.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP p_0_out.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: operator tmp_25_4_fu_1180_p2 is absorbed into DSP p_0_out.
DSP Report: operator tmp_25_4_fu_1180_p2 is absorbed into DSP p_0_out.
DSP Report: Generating DSP tmp_25_4_fu_1180_p2, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP tmp_25_4_fu_1180_p2.
DSP Report: operator tmp_25_4_fu_1180_p2 is absorbed into DSP tmp_25_4_fu_1180_p2.
DSP Report: operator tmp_25_4_fu_1180_p2 is absorbed into DSP tmp_25_4_fu_1180_p2.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP p_0_out.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: operator tmp_25_4_fu_1180_p2 is absorbed into DSP p_0_out.
DSP Report: operator tmp_25_4_fu_1180_p2 is absorbed into DSP p_0_out.
DSP Report: Generating DSP tmp_25_5_fu_1201_p2, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP tmp_25_5_fu_1201_p2.
DSP Report: operator tmp_25_5_fu_1201_p2 is absorbed into DSP tmp_25_5_fu_1201_p2.
DSP Report: operator tmp_25_5_fu_1201_p2 is absorbed into DSP tmp_25_5_fu_1201_p2.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP p_0_out.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: operator tmp_25_5_fu_1201_p2 is absorbed into DSP p_0_out.
DSP Report: operator tmp_25_5_fu_1201_p2 is absorbed into DSP p_0_out.
DSP Report: Generating DSP tmp_25_5_fu_1201_p2, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP tmp_25_5_fu_1201_p2.
DSP Report: operator tmp_25_5_fu_1201_p2 is absorbed into DSP tmp_25_5_fu_1201_p2.
DSP Report: operator tmp_25_5_fu_1201_p2 is absorbed into DSP tmp_25_5_fu_1201_p2.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP p_0_out.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: operator tmp_25_5_fu_1201_p2 is absorbed into DSP p_0_out.
DSP Report: operator tmp_25_5_fu_1201_p2 is absorbed into DSP p_0_out.
DSP Report: Generating DSP tmp_25_6_fu_1222_p2, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP tmp_25_6_fu_1222_p2.
DSP Report: operator tmp_25_6_fu_1222_p2 is absorbed into DSP tmp_25_6_fu_1222_p2.
DSP Report: operator tmp_25_6_fu_1222_p2 is absorbed into DSP tmp_25_6_fu_1222_p2.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP p_0_out.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: operator tmp_25_6_fu_1222_p2 is absorbed into DSP p_0_out.
DSP Report: operator tmp_25_6_fu_1222_p2 is absorbed into DSP p_0_out.
DSP Report: Generating DSP tmp_25_6_fu_1222_p2, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP tmp_25_6_fu_1222_p2.
DSP Report: operator tmp_25_6_fu_1222_p2 is absorbed into DSP tmp_25_6_fu_1222_p2.
DSP Report: operator tmp_25_6_fu_1222_p2 is absorbed into DSP tmp_25_6_fu_1222_p2.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP p_0_out.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: operator tmp_25_6_fu_1222_p2 is absorbed into DSP p_0_out.
DSP Report: operator tmp_25_6_fu_1222_p2 is absorbed into DSP p_0_out.
DSP Report: Generating DSP tmp_25_7_fu_1243_p2, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP tmp_25_7_fu_1243_p2.
DSP Report: operator tmp_25_7_fu_1243_p2 is absorbed into DSP tmp_25_7_fu_1243_p2.
DSP Report: operator tmp_25_7_fu_1243_p2 is absorbed into DSP tmp_25_7_fu_1243_p2.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP p_0_out.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: operator tmp_25_7_fu_1243_p2 is absorbed into DSP p_0_out.
DSP Report: operator tmp_25_7_fu_1243_p2 is absorbed into DSP p_0_out.
DSP Report: Generating DSP tmp_25_7_fu_1243_p2, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP tmp_25_7_fu_1243_p2.
DSP Report: operator tmp_25_7_fu_1243_p2 is absorbed into DSP tmp_25_7_fu_1243_p2.
DSP Report: operator tmp_25_7_fu_1243_p2 is absorbed into DSP tmp_25_7_fu_1243_p2.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP p_0_out.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: operator tmp_25_7_fu_1243_p2 is absorbed into DSP p_0_out.
DSP Report: operator tmp_25_7_fu_1243_p2 is absorbed into DSP p_0_out.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc.v:16803]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc.v:16801]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc.v:16857]
DSP Report: Generating DSP tmp2_fu_2288_p2, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP tmp2_fu_2288_p2.
DSP Report: operator tmp2_fu_2288_p2 is absorbed into DSP tmp2_fu_2288_p2.
DSP Report: operator tmp2_fu_2288_p2 is absorbed into DSP tmp2_fu_2288_p2.
DSP Report: Generating DSP tmp2_reg_2596_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register tmp2_reg_2596_reg is absorbed into DSP tmp2_reg_2596_reg.
DSP Report: operator tmp2_fu_2288_p2 is absorbed into DSP tmp2_reg_2596_reg.
DSP Report: operator tmp2_fu_2288_p2 is absorbed into DSP tmp2_reg_2596_reg.
DSP Report: Generating DSP tmp2_fu_2288_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP tmp2_fu_2288_p2.
DSP Report: register A is absorbed into DSP tmp2_fu_2288_p2.
DSP Report: operator tmp2_fu_2288_p2 is absorbed into DSP tmp2_fu_2288_p2.
DSP Report: operator tmp2_fu_2288_p2 is absorbed into DSP tmp2_fu_2288_p2.
DSP Report: Generating DSP tmp2_reg_2596_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP tmp2_reg_2596_reg.
DSP Report: register tmp2_reg_2596_reg is absorbed into DSP tmp2_reg_2596_reg.
DSP Report: operator tmp2_fu_2288_p2 is absorbed into DSP tmp2_reg_2596_reg.
DSP Report: operator tmp2_fu_2288_p2 is absorbed into DSP tmp2_reg_2596_reg.
DSP Report: Generating DSP tmp3_fu_2378_p2, operation Mode is: A*B.
DSP Report: operator tmp3_fu_2378_p2 is absorbed into DSP tmp3_fu_2378_p2.
DSP Report: operator tmp3_fu_2378_p2 is absorbed into DSP tmp3_fu_2378_p2.
DSP Report: Generating DSP tmp3_reg_2667_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register tmp3_reg_2667_reg is absorbed into DSP tmp3_reg_2667_reg.
DSP Report: operator tmp3_fu_2378_p2 is absorbed into DSP tmp3_reg_2667_reg.
DSP Report: operator tmp3_fu_2378_p2 is absorbed into DSP tmp3_reg_2667_reg.
DSP Report: Generating DSP tmp3_fu_2378_p2, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP tmp3_fu_2378_p2.
DSP Report: operator tmp3_fu_2378_p2 is absorbed into DSP tmp3_fu_2378_p2.
DSP Report: operator tmp3_fu_2378_p2 is absorbed into DSP tmp3_fu_2378_p2.
DSP Report: Generating DSP tmp3_reg_2667_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP tmp3_reg_2667_reg.
DSP Report: register tmp3_reg_2667_reg is absorbed into DSP tmp3_reg_2667_reg.
DSP Report: operator tmp3_fu_2378_p2 is absorbed into DSP tmp3_reg_2667_reg.
DSP Report: operator tmp3_fu_2378_p2 is absorbed into DSP tmp3_reg_2667_reg.
DSP Report: Generating DSP tmp_82_fu_2382_p2, operation Mode is: A*B.
DSP Report: operator tmp_82_fu_2382_p2 is absorbed into DSP tmp_82_fu_2382_p2.
DSP Report: operator tmp_82_fu_2382_p2 is absorbed into DSP tmp_82_fu_2382_p2.
DSP Report: Generating DSP tmp_82_reg_2672_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register tmp_82_reg_2672_reg is absorbed into DSP tmp_82_reg_2672_reg.
DSP Report: operator tmp_82_fu_2382_p2 is absorbed into DSP tmp_82_reg_2672_reg.
DSP Report: operator tmp_82_fu_2382_p2 is absorbed into DSP tmp_82_reg_2672_reg.
DSP Report: Generating DSP tmp_82_fu_2382_p2, operation Mode is: A*B.
DSP Report: operator tmp_82_fu_2382_p2 is absorbed into DSP tmp_82_fu_2382_p2.
DSP Report: operator tmp_82_fu_2382_p2 is absorbed into DSP tmp_82_fu_2382_p2.
DSP Report: Generating DSP tmp_82_reg_2672_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register tmp_82_reg_2672_reg is absorbed into DSP tmp_82_reg_2672_reg.
DSP Report: operator tmp_82_fu_2382_p2 is absorbed into DSP tmp_82_reg_2672_reg.
DSP Report: operator tmp_82_fu_2382_p2 is absorbed into DSP tmp_82_reg_2672_reg.
INFO: [Synth 8-3971] The signal output_buffer_8_U/detection_acc_outcCy_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal output_buffer_9_U/detection_acc_outcCy_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal output_buffer_10_U/detection_acc_outcCy_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal output_buffer_11_U/detection_acc_outcCy_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal output_buffer_12_U/detection_acc_outcCy_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal output_buffer_13_U/detection_acc_outcCy_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal output_buffer_14_U/detection_acc_outcCy_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal output_buffer_15_U/detection_acc_outcCy_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal output_buffer_16_U/detection_acc_outcCy_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal output_buffer_17_U/detection_acc_outcCy_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal output_buffer_18_U/detection_acc_outcCy_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal output_buffer_19_U/detection_acc_outcCy_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal output_buffer_20_U/detection_acc_outcCy_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal output_buffer_21_U/detection_acc_outcCy_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal output_buffer_22_U/detection_acc_outcCy_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal output_buffer_23_U/detection_acc_outcCy_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal output_buffer_24_U/detection_acc_outcCy_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal output_buffer_25_U/detection_acc_outcCy_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal output_buffer_26_U/detection_acc_outcCy_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal output_buffer_27_U/detection_acc_outcCy_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal output_buffer_28_U/detection_acc_outcCy_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal output_buffer_29_U/detection_acc_outcCy_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal output_buffer_30_U/detection_acc_outcCy_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal output_buffer_31_U/detection_acc_outcCy_ram_U/ram_reg was recognized as a true dual port RAM template.
WARNING: [Synth 8-3936] Found unconnected internal register 'weight_tmp_buffer_U/weight_load_weighdEe_ram_U/q0_reg' and it is trimmed from '32' to '8' bits. [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/weight_load_weighdEe.v:38]
INFO: [Synth 8-3886] merging instance 'grp_weight_load_fu_1439/kc_mid2_reg_3158_reg[0]' (FDE) to 'grp_weight_load_fu_1439/tmp_18_reg_3174_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_weight_load_fu_1439/kc_mid2_reg_3158_reg[1]' (FDE) to 'grp_weight_load_fu_1439/tmp_18_reg_3174_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_weight_load_fu_1439/kc_mid2_reg_3158_reg[2]' (FDE) to 'grp_weight_load_fu_1439/tmp_18_reg_3174_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_weight_load_fu_1439/kc_mid2_reg_3158_reg[3]' (FDE) to 'grp_weight_load_fu_1439/tmp_18_reg_3174_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_weight_load_fu_1439/kc_mid2_reg_3158_reg[4]' (FDE) to 'grp_weight_load_fu_1439/tmp_18_reg_3174_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_relu_fu_1810/tm0_mid2_reg_1376_reg[1]' (FDE) to 'grp_relu_fu_1810/tmp_35_reg_1391_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_relu_fu_1810/tm0_mid2_reg_1376_reg[0]' (FDE) to 'grp_relu_fu_1810/tmp_35_reg_1391_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_relu_fu_1810/\bound_reg_1347_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_relu_fu_1810/\bound_reg_1347_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_relu_fu_1810/\bound2_reg_1352_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_relu_fu_1810/\bound2_reg_1352_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv_fu_1033/\bound_reg_6942_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv_fu_1033/\bound_reg_6942_reg[1] )
INFO: [Synth 8-3886] merging instance 'grp_conv_fu_1033/lhs_V_reg_7799_reg[8]' (FDE) to 'grp_conv_fu_1033/lhs_V_reg_7799_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_conv_fu_1033/lhs_V_reg_7799_reg[9]' (FDE) to 'grp_conv_fu_1033/lhs_V_reg_7799_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_conv_fu_1033/lhs_V_reg_7799_reg[10]' (FDE) to 'grp_conv_fu_1033/lhs_V_reg_7799_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_conv_fu_1033/lhs_V_reg_7799_reg[11]' (FDE) to 'grp_conv_fu_1033/lhs_V_reg_7799_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_conv_fu_1033/lhs_V_reg_7799_reg[12]' (FDE) to 'grp_conv_fu_1033/lhs_V_reg_7799_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_conv_fu_1033/lhs_V_reg_7799_reg[13]' (FDE) to 'grp_conv_fu_1033/lhs_V_reg_7799_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_conv_fu_1033/lhs_V_reg_7799_reg[14]' (FDE) to 'grp_conv_fu_1033/lhs_V_reg_7799_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_conv_fu_1033/lhs_V_reg_7799_reg[15]' (FDE) to 'grp_conv_fu_1033/lhs_V_reg_7799_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_relu_fu_1810/\bound_reg_1347_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv_fu_1033/\bound_reg_6942_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv_fu_1033/\bound3_cast_reg_6947_reg[66] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv_fu_1033/\tmp_136_t_reg_7772_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv_fu_1033/\tmp_136_t_reg_7772_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv_fu_1033/\tmp_136_t_reg_7772_reg[2] )
WARNING: [Synth 8-3332] Sequential element (bound3_reg_6362_reg[47]) is unused and will be removed from module conv.
WARNING: [Synth 8-3332] Sequential element (bound3_reg_6362_reg[46]) is unused and will be removed from module conv.
WARNING: [Synth 8-3332] Sequential element (bound3_reg_6362_reg[45]) is unused and will be removed from module conv.
WARNING: [Synth 8-3332] Sequential element (bound3_reg_6362_reg[44]) is unused and will be removed from module conv.
WARNING: [Synth 8-3332] Sequential element (bound3_reg_6362_reg[43]) is unused and will be removed from module conv.
WARNING: [Synth 8-3332] Sequential element (bound3_reg_6362_reg[42]) is unused and will be removed from module conv.
WARNING: [Synth 8-3332] Sequential element (bound3_reg_6362_reg[41]) is unused and will be removed from module conv.
WARNING: [Synth 8-3332] Sequential element (bound3_reg_6362_reg[40]) is unused and will be removed from module conv.
WARNING: [Synth 8-3332] Sequential element (bound3_reg_6362_reg[39]) is unused and will be removed from module conv.
WARNING: [Synth 8-3332] Sequential element (bound3_reg_6362_reg[38]) is unused and will be removed from module conv.
WARNING: [Synth 8-3332] Sequential element (bound3_reg_6362_reg[37]) is unused and will be removed from module conv.
WARNING: [Synth 8-3332] Sequential element (bound3_reg_6362_reg[36]) is unused and will be removed from module conv.
WARNING: [Synth 8-3332] Sequential element (bound3_reg_6362_reg[35]) is unused and will be removed from module conv.
WARNING: [Synth 8-3332] Sequential element (bound3_reg_6362_reg[34]) is unused and will be removed from module conv.
WARNING: [Synth 8-3332] Sequential element (bound3_reg_6362_reg[33]) is unused and will be removed from module conv.
WARNING: [Synth 8-3332] Sequential element (bound3_reg_6362_reg[32]) is unused and will be removed from module conv.
WARNING: [Synth 8-3332] Sequential element (bound3_reg_6362_reg[31]) is unused and will be removed from module conv.
WARNING: [Synth 8-3332] Sequential element (bound3_reg_6362_reg[30]) is unused and will be removed from module conv.
WARNING: [Synth 8-3332] Sequential element (bound3_reg_6362_reg[29]) is unused and will be removed from module conv.
WARNING: [Synth 8-3332] Sequential element (bound3_reg_6362_reg[28]) is unused and will be removed from module conv.
WARNING: [Synth 8-3332] Sequential element (bound3_reg_6362_reg[27]) is unused and will be removed from module conv.
WARNING: [Synth 8-3332] Sequential element (bound3_reg_6362_reg[26]) is unused and will be removed from module conv.
WARNING: [Synth 8-3332] Sequential element (bound3_reg_6362_reg[25]) is unused and will be removed from module conv.
WARNING: [Synth 8-3332] Sequential element (bound3_reg_6362_reg[24]) is unused and will be removed from module conv.
WARNING: [Synth 8-3332] Sequential element (bound3_reg_6362_reg[23]) is unused and will be removed from module conv.
WARNING: [Synth 8-3332] Sequential element (bound3_reg_6362_reg[22]) is unused and will be removed from module conv.
WARNING: [Synth 8-3332] Sequential element (bound3_reg_6362_reg[21]) is unused and will be removed from module conv.
WARNING: [Synth 8-3332] Sequential element (bound3_reg_6362_reg[20]) is unused and will be removed from module conv.
WARNING: [Synth 8-3332] Sequential element (bound3_reg_6362_reg[19]) is unused and will be removed from module conv.
WARNING: [Synth 8-3332] Sequential element (bound3_reg_6362_reg[18]) is unused and will be removed from module conv.
WARNING: [Synth 8-3332] Sequential element (bound3_reg_6362_reg[17]) is unused and will be removed from module conv.
WARNING: [Synth 8-3332] Sequential element (bound3_reg_6362_reg[47]__0) is unused and will be removed from module conv.
WARNING: [Synth 8-3332] Sequential element (bound3_reg_6362_reg[46]__0) is unused and will be removed from module conv.
WARNING: [Synth 8-3332] Sequential element (bound3_reg_6362_reg[45]__0) is unused and will be removed from module conv.
WARNING: [Synth 8-3332] Sequential element (bound3_reg_6362_reg[44]__0) is unused and will be removed from module conv.
WARNING: [Synth 8-3332] Sequential element (bound3_reg_6362_reg[43]__0) is unused and will be removed from module conv.
WARNING: [Synth 8-3332] Sequential element (bound3_reg_6362_reg[42]__0) is unused and will be removed from module conv.
WARNING: [Synth 8-3332] Sequential element (bound3_reg_6362_reg[41]__0) is unused and will be removed from module conv.
WARNING: [Synth 8-3332] Sequential element (bound3_reg_6362_reg[40]__0) is unused and will be removed from module conv.
WARNING: [Synth 8-3332] Sequential element (bound3_reg_6362_reg[39]__0) is unused and will be removed from module conv.
WARNING: [Synth 8-3332] Sequential element (bound3_reg_6362_reg[38]__0) is unused and will be removed from module conv.
WARNING: [Synth 8-3332] Sequential element (bound3_reg_6362_reg[37]__0) is unused and will be removed from module conv.
WARNING: [Synth 8-3332] Sequential element (bound3_reg_6362_reg[36]__0) is unused and will be removed from module conv.
WARNING: [Synth 8-3332] Sequential element (bound3_reg_6362_reg[35]__0) is unused and will be removed from module conv.
WARNING: [Synth 8-3332] Sequential element (bound3_reg_6362_reg[34]__0) is unused and will be removed from module conv.
WARNING: [Synth 8-3332] Sequential element (bound3_reg_6362_reg[33]__0) is unused and will be removed from module conv.
WARNING: [Synth 8-3332] Sequential element (bound3_reg_6362_reg[32]__0) is unused and will be removed from module conv.
WARNING: [Synth 8-3332] Sequential element (bound3_reg_6362_reg[31]__0) is unused and will be removed from module conv.
WARNING: [Synth 8-3332] Sequential element (bound3_reg_6362_reg[30]__0) is unused and will be removed from module conv.
WARNING: [Synth 8-3332] Sequential element (bound3_reg_6362_reg[29]__0) is unused and will be removed from module conv.
WARNING: [Synth 8-3332] Sequential element (bound3_reg_6362_reg[28]__0) is unused and will be removed from module conv.
WARNING: [Synth 8-3332] Sequential element (bound3_reg_6362_reg[27]__0) is unused and will be removed from module conv.
WARNING: [Synth 8-3332] Sequential element (bound3_reg_6362_reg[26]__0) is unused and will be removed from module conv.
WARNING: [Synth 8-3332] Sequential element (bound3_reg_6362_reg[25]__0) is unused and will be removed from module conv.
WARNING: [Synth 8-3332] Sequential element (bound3_reg_6362_reg[24]__0) is unused and will be removed from module conv.
WARNING: [Synth 8-3332] Sequential element (bound3_reg_6362_reg[23]__0) is unused and will be removed from module conv.
WARNING: [Synth 8-3332] Sequential element (bound3_reg_6362_reg[22]__0) is unused and will be removed from module conv.
WARNING: [Synth 8-3332] Sequential element (bound3_reg_6362_reg[21]__0) is unused and will be removed from module conv.
WARNING: [Synth 8-3332] Sequential element (bound3_reg_6362_reg[20]__0) is unused and will be removed from module conv.
WARNING: [Synth 8-3332] Sequential element (bound3_reg_6362_reg[19]__0) is unused and will be removed from module conv.
WARNING: [Synth 8-3332] Sequential element (bound3_reg_6362_reg[18]__0) is unused and will be removed from module conv.
WARNING: [Synth 8-3332] Sequential element (bound3_reg_6362_reg[17]__0) is unused and will be removed from module conv.
WARNING: [Synth 8-3332] Sequential element (bound_reg_3040_reg[47]) is unused and will be removed from module weight_load.
WARNING: [Synth 8-3332] Sequential element (bound_reg_3040_reg[46]) is unused and will be removed from module weight_load.
WARNING: [Synth 8-3332] Sequential element (bound_reg_3040_reg[45]) is unused and will be removed from module weight_load.
WARNING: [Synth 8-3332] Sequential element (bound_reg_3040_reg[44]) is unused and will be removed from module weight_load.
WARNING: [Synth 8-3332] Sequential element (bound_reg_3040_reg[43]) is unused and will be removed from module weight_load.
WARNING: [Synth 8-3332] Sequential element (bound_reg_3040_reg[42]) is unused and will be removed from module weight_load.
WARNING: [Synth 8-3332] Sequential element (bound_reg_3040_reg[41]) is unused and will be removed from module weight_load.
WARNING: [Synth 8-3332] Sequential element (bound_reg_3040_reg[40]) is unused and will be removed from module weight_load.
WARNING: [Synth 8-3332] Sequential element (bound_reg_3040_reg[39]) is unused and will be removed from module weight_load.
WARNING: [Synth 8-3332] Sequential element (bound_reg_3040_reg[38]) is unused and will be removed from module weight_load.
WARNING: [Synth 8-3332] Sequential element (bound_reg_3040_reg[37]) is unused and will be removed from module weight_load.
WARNING: [Synth 8-3332] Sequential element (bound_reg_3040_reg[36]) is unused and will be removed from module weight_load.
WARNING: [Synth 8-3332] Sequential element (bound_reg_3040_reg[35]) is unused and will be removed from module weight_load.
WARNING: [Synth 8-3332] Sequential element (bound_reg_3040_reg[34]) is unused and will be removed from module weight_load.
WARNING: [Synth 8-3332] Sequential element (bound_reg_3040_reg[33]) is unused and will be removed from module weight_load.
WARNING: [Synth 8-3332] Sequential element (bound_reg_3040_reg[32]) is unused and will be removed from module weight_load.
WARNING: [Synth 8-3332] Sequential element (bound_reg_3040_reg[31]) is unused and will be removed from module weight_load.
WARNING: [Synth 8-3332] Sequential element (bound_reg_3040_reg[30]) is unused and will be removed from module weight_load.
WARNING: [Synth 8-3332] Sequential element (bound_reg_3040_reg[29]) is unused and will be removed from module weight_load.
WARNING: [Synth 8-3332] Sequential element (bound_reg_3040_reg[28]) is unused and will be removed from module weight_load.
WARNING: [Synth 8-3332] Sequential element (bound_reg_3040_reg[27]) is unused and will be removed from module weight_load.
WARNING: [Synth 8-3332] Sequential element (bound_reg_3040_reg[26]) is unused and will be removed from module weight_load.
WARNING: [Synth 8-3332] Sequential element (bound_reg_3040_reg[25]) is unused and will be removed from module weight_load.
WARNING: [Synth 8-3332] Sequential element (bound_reg_3040_reg[24]) is unused and will be removed from module weight_load.
WARNING: [Synth 8-3332] Sequential element (bound_reg_3040_reg[23]) is unused and will be removed from module weight_load.
WARNING: [Synth 8-3332] Sequential element (bound_reg_3040_reg[22]) is unused and will be removed from module weight_load.
WARNING: [Synth 8-3332] Sequential element (bound_reg_3040_reg[21]) is unused and will be removed from module weight_load.
WARNING: [Synth 8-3332] Sequential element (bound_reg_3040_reg[20]) is unused and will be removed from module weight_load.
WARNING: [Synth 8-3332] Sequential element (bound_reg_3040_reg[19]) is unused and will be removed from module weight_load.
WARNING: [Synth 8-3332] Sequential element (bound_reg_3040_reg[18]) is unused and will be removed from module weight_load.
WARNING: [Synth 8-3332] Sequential element (bound_reg_3040_reg[17]) is unused and will be removed from module weight_load.
WARNING: [Synth 8-3332] Sequential element (bound_reg_3040_reg[47]__0) is unused and will be removed from module weight_load.
WARNING: [Synth 8-3332] Sequential element (bound_reg_3040_reg[46]__0) is unused and will be removed from module weight_load.
WARNING: [Synth 8-3332] Sequential element (bound_reg_3040_reg[45]__0) is unused and will be removed from module weight_load.
WARNING: [Synth 8-3332] Sequential element (bound_reg_3040_reg[44]__0) is unused and will be removed from module weight_load.
WARNING: [Synth 8-3332] Sequential element (bound_reg_3040_reg[43]__0) is unused and will be removed from module weight_load.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "exitcond_fu_1427_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/output_write.v:1585]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 8 [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc_mulcud.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/output_write.v:1843]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/output_write.v:1843]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
DSP Report: Generating DSP bound_fu_1124_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP bound_fu_1124_p2.
DSP Report: register A is absorbed into DSP bound_fu_1124_p2.
DSP Report: operator bound_fu_1124_p2 is absorbed into DSP bound_fu_1124_p2.
DSP Report: operator bound_fu_1124_p2 is absorbed into DSP bound_fu_1124_p2.
DSP Report: Generating DSP bound_reg_1495_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP bound_reg_1495_reg.
DSP Report: register A is absorbed into DSP bound_reg_1495_reg.
DSP Report: register bound_reg_1495_reg is absorbed into DSP bound_reg_1495_reg.
DSP Report: operator bound_fu_1124_p2 is absorbed into DSP bound_reg_1495_reg.
DSP Report: operator bound_fu_1124_p2 is absorbed into DSP bound_reg_1495_reg.
DSP Report: Generating DSP bound_fu_1124_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP bound_fu_1124_p2.
DSP Report: register A is absorbed into DSP bound_fu_1124_p2.
DSP Report: operator bound_fu_1124_p2 is absorbed into DSP bound_fu_1124_p2.
DSP Report: operator bound_fu_1124_p2 is absorbed into DSP bound_fu_1124_p2.
DSP Report: Generating DSP bound_reg_1495_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP bound_reg_1495_reg.
DSP Report: register A is absorbed into DSP bound_reg_1495_reg.
DSP Report: register bound_reg_1495_reg is absorbed into DSP bound_reg_1495_reg.
DSP Report: operator bound_fu_1124_p2 is absorbed into DSP bound_reg_1495_reg.
DSP Report: operator bound_fu_1124_p2 is absorbed into DSP bound_reg_1495_reg.
DSP Report: Generating DSP detection_acc_mulcud_U502/detection_acc_mulcud_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator detection_acc_mulcud_U502/detection_acc_mulcud_MulnS_0_U/tmp_product is absorbed into DSP detection_acc_mulcud_U502/detection_acc_mulcud_MulnS_0_U/tmp_product.
DSP Report: operator detection_acc_mulcud_U502/detection_acc_mulcud_MulnS_0_U/tmp_product is absorbed into DSP detection_acc_mulcud_U502/detection_acc_mulcud_MulnS_0_U/tmp_product.
DSP Report: Generating DSP detection_acc_mulcud_U502/detection_acc_mulcud_MulnS_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register detection_acc_mulcud_U502/detection_acc_mulcud_MulnS_0_U/p_reg is absorbed into DSP detection_acc_mulcud_U502/detection_acc_mulcud_MulnS_0_U/p_reg.
DSP Report: operator detection_acc_mulcud_U502/detection_acc_mulcud_MulnS_0_U/tmp_product is absorbed into DSP detection_acc_mulcud_U502/detection_acc_mulcud_MulnS_0_U/p_reg.
DSP Report: operator detection_acc_mulcud_U502/detection_acc_mulcud_MulnS_0_U/tmp_product is absorbed into DSP detection_acc_mulcud_U502/detection_acc_mulcud_MulnS_0_U/p_reg.
DSP Report: Generating DSP detection_acc_mulcud_U502/detection_acc_mulcud_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator detection_acc_mulcud_U502/detection_acc_mulcud_MulnS_0_U/tmp_product is absorbed into DSP detection_acc_mulcud_U502/detection_acc_mulcud_MulnS_0_U/tmp_product.
DSP Report: operator detection_acc_mulcud_U502/detection_acc_mulcud_MulnS_0_U/tmp_product is absorbed into DSP detection_acc_mulcud_U502/detection_acc_mulcud_MulnS_0_U/tmp_product.
DSP Report: Generating DSP detection_acc_mulcud_U502/detection_acc_mulcud_MulnS_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register detection_acc_mulcud_U502/detection_acc_mulcud_MulnS_0_U/p_reg is absorbed into DSP detection_acc_mulcud_U502/detection_acc_mulcud_MulnS_0_U/p_reg.
DSP Report: operator detection_acc_mulcud_U502/detection_acc_mulcud_MulnS_0_U/tmp_product is absorbed into DSP detection_acc_mulcud_U502/detection_acc_mulcud_MulnS_0_U/p_reg.
DSP Report: operator detection_acc_mulcud_U502/detection_acc_mulcud_MulnS_0_U/tmp_product is absorbed into DSP detection_acc_mulcud_U502/detection_acc_mulcud_MulnS_0_U/p_reg.
DSP Report: Generating DSP detection_acc_mulcud_U502/detection_acc_mulcud_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator detection_acc_mulcud_U502/detection_acc_mulcud_MulnS_0_U/tmp_product is absorbed into DSP detection_acc_mulcud_U502/detection_acc_mulcud_MulnS_0_U/tmp_product.
DSP Report: operator detection_acc_mulcud_U502/detection_acc_mulcud_MulnS_0_U/tmp_product is absorbed into DSP detection_acc_mulcud_U502/detection_acc_mulcud_MulnS_0_U/tmp_product.
DSP Report: Generating DSP detection_acc_mulcud_U502/detection_acc_mulcud_MulnS_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register detection_acc_mulcud_U502/detection_acc_mulcud_MulnS_0_U/p_reg is absorbed into DSP detection_acc_mulcud_U502/detection_acc_mulcud_MulnS_0_U/p_reg.
DSP Report: operator detection_acc_mulcud_U502/detection_acc_mulcud_MulnS_0_U/tmp_product is absorbed into DSP detection_acc_mulcud_U502/detection_acc_mulcud_MulnS_0_U/p_reg.
DSP Report: operator detection_acc_mulcud_U502/detection_acc_mulcud_MulnS_0_U/tmp_product is absorbed into DSP detection_acc_mulcud_U502/detection_acc_mulcud_MulnS_0_U/p_reg.
DSP Report: Generating DSP detection_acc_mulcud_U502/detection_acc_mulcud_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator detection_acc_mulcud_U502/detection_acc_mulcud_MulnS_0_U/tmp_product is absorbed into DSP detection_acc_mulcud_U502/detection_acc_mulcud_MulnS_0_U/tmp_product.
DSP Report: operator detection_acc_mulcud_U502/detection_acc_mulcud_MulnS_0_U/tmp_product is absorbed into DSP detection_acc_mulcud_U502/detection_acc_mulcud_MulnS_0_U/tmp_product.
DSP Report: Generating DSP detection_acc_mulcud_U502/detection_acc_mulcud_MulnS_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register detection_acc_mulcud_U502/detection_acc_mulcud_MulnS_0_U/p_reg is absorbed into DSP detection_acc_mulcud_U502/detection_acc_mulcud_MulnS_0_U/p_reg.
DSP Report: operator detection_acc_mulcud_U502/detection_acc_mulcud_MulnS_0_U/tmp_product is absorbed into DSP detection_acc_mulcud_U502/detection_acc_mulcud_MulnS_0_U/p_reg.
DSP Report: operator detection_acc_mulcud_U502/detection_acc_mulcud_MulnS_0_U/tmp_product is absorbed into DSP detection_acc_mulcud_U502/detection_acc_mulcud_MulnS_0_U/p_reg.
DSP Report: Generating DSP tmp_30_fu_1160_p2, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP tmp_30_fu_1160_p2.
DSP Report: operator tmp_30_fu_1160_p2 is absorbed into DSP tmp_30_fu_1160_p2.
DSP Report: operator tmp_30_fu_1160_p2 is absorbed into DSP tmp_30_fu_1160_p2.
DSP Report: Generating DSP tmp_30_reg_1522_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP tmp_30_reg_1522_reg.
DSP Report: register tmp_30_reg_1522_reg is absorbed into DSP tmp_30_reg_1522_reg.
DSP Report: operator tmp_30_fu_1160_p2 is absorbed into DSP tmp_30_reg_1522_reg.
DSP Report: operator tmp_30_fu_1160_p2 is absorbed into DSP tmp_30_reg_1522_reg.
DSP Report: Generating DSP tmp_30_fu_1160_p2, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP tmp_30_fu_1160_p2.
DSP Report: operator tmp_30_fu_1160_p2 is absorbed into DSP tmp_30_fu_1160_p2.
DSP Report: operator tmp_30_fu_1160_p2 is absorbed into DSP tmp_30_fu_1160_p2.
DSP Report: Generating DSP tmp_30_reg_1522_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP tmp_30_reg_1522_reg.
DSP Report: register tmp_30_reg_1522_reg is absorbed into DSP tmp_30_reg_1522_reg.
DSP Report: operator tmp_30_fu_1160_p2 is absorbed into DSP tmp_30_reg_1522_reg.
DSP Report: operator tmp_30_fu_1160_p2 is absorbed into DSP tmp_30_reg_1522_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc.v:16807]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc.v:16861]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/detection_acc.v:16861]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
DSP Report: Generating DSP tmp5_fu_2292_p2, operation Mode is: A*B.
DSP Report: operator tmp5_fu_2292_p2 is absorbed into DSP tmp5_fu_2292_p2.
DSP Report: operator tmp5_fu_2292_p2 is absorbed into DSP tmp5_fu_2292_p2.
DSP Report: Generating DSP tmp5_reg_2601_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register tmp5_reg_2601_reg is absorbed into DSP tmp5_reg_2601_reg.
DSP Report: operator tmp5_fu_2292_p2 is absorbed into DSP tmp5_reg_2601_reg.
DSP Report: operator tmp5_fu_2292_p2 is absorbed into DSP tmp5_reg_2601_reg.
DSP Report: Generating DSP tmp5_fu_2292_p2, operation Mode is: A*B.
DSP Report: operator tmp5_fu_2292_p2 is absorbed into DSP tmp5_fu_2292_p2.
DSP Report: operator tmp5_fu_2292_p2 is absorbed into DSP tmp5_fu_2292_p2.
DSP Report: Generating DSP tmp5_reg_2601_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register tmp5_reg_2601_reg is absorbed into DSP tmp5_reg_2601_reg.
DSP Report: operator tmp5_fu_2292_p2 is absorbed into DSP tmp5_reg_2601_reg.
DSP Report: operator tmp5_fu_2292_p2 is absorbed into DSP tmp5_reg_2601_reg.
DSP Report: Generating DSP tmp_84_fu_2369_p2, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP tmp_84_fu_2369_p2.
DSP Report: operator tmp_84_fu_2369_p2 is absorbed into DSP tmp_84_fu_2369_p2.
DSP Report: operator tmp_84_fu_2369_p2 is absorbed into DSP tmp_84_fu_2369_p2.
DSP Report: Generating DSP tmp_84_reg_2657_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP tmp_84_reg_2657_reg.
DSP Report: register tmp_84_reg_2657_reg is absorbed into DSP tmp_84_reg_2657_reg.
DSP Report: operator tmp_84_fu_2369_p2 is absorbed into DSP tmp_84_reg_2657_reg.
DSP Report: operator tmp_84_fu_2369_p2 is absorbed into DSP tmp_84_reg_2657_reg.
DSP Report: Generating DSP tmp_84_fu_2369_p2, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP tmp_84_fu_2369_p2.
DSP Report: operator tmp_84_fu_2369_p2 is absorbed into DSP tmp_84_fu_2369_p2.
DSP Report: operator tmp_84_fu_2369_p2 is absorbed into DSP tmp_84_fu_2369_p2.
DSP Report: Generating DSP tmp_84_reg_2657_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP tmp_84_reg_2657_reg.
DSP Report: register tmp_84_reg_2657_reg is absorbed into DSP tmp_84_reg_2657_reg.
DSP Report: operator tmp_84_fu_2369_p2 is absorbed into DSP tmp_84_reg_2657_reg.
DSP Report: operator tmp_84_fu_2369_p2 is absorbed into DSP tmp_84_reg_2657_reg.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
warning: Removed RAM bus_write/buff_wdata/mem_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element bus_write/buff_wdata/mem_reg was removed. 
INFO: [Synth 8-3971] The signal output_buffer_4_U/detection_acc_outcCy_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal output_buffer_3_U/detection_acc_outcCy_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal output_buffer_2_U/detection_acc_outcCy_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal output_buffer_1_U/detection_acc_outcCy_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal output_buffer_0_U/detection_acc_outcCy_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (detection_acc_Input_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (detection_acc_Input_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (detection_acc_Input_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (detection_acc_Input_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (detection_acc_Input_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (detection_acc_Input_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (detection_acc_Input_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (detection_acc_Input_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (detection_acc_Input_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (detection_acc_Input_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (detection_acc_Input_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (detection_acc_Input_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (detection_acc_Input_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (detection_acc_Input_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (detection_acc_Input_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (detection_acc_Input_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (detection_acc_Input_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (detection_acc_Input_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (detection_acc_Input_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (detection_acc_Input_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (detection_acc_Input_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (detection_acc_Input_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (detection_acc_Input_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (detection_acc_Input_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (detection_acc_Input_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (detection_acc_Input_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (detection_acc_Input_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (detection_acc_Input_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (detection_acc_Input_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (detection_acc_Input_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (detection_acc_Input_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (detection_acc_Input_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (detection_acc_Input_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (detection_acc_Input_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (detection_acc_Input_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (detection_acc_Input_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (detection_acc_Input_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (detection_acc_Input_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (detection_acc_Input_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (detection_acc_Input_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (detection_acc_Input_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (detection_acc_Input_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (detection_acc_Input_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (detection_acc_Input_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (detection_acc_Input_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (detection_acc_Input_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (detection_acc_Input_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (detection_acc_Input_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (detection_acc_Input_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (detection_acc_Input_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (detection_acc_Input_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (detection_acc_Input_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (detection_acc_Input_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (detection_acc_Input_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (detection_acc_Input_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (detection_acc_Input_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (detection_acc_Input_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (detection_acc_Input_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (detection_acc_Input_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (detection_acc_Input_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (detection_acc_Input_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (detection_acc_Input_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[29] )
INFO: [Synth 8-3886] merging instance 'next_mul3_reg_2616_reg[0]' (FDE) to 'i_37'
INFO: [Synth 8-3886] merging instance 'next_mul3_reg_2616_reg[1]' (FDE) to 'i_21'
INFO: [Synth 8-3886] merging instance 'next_mul3_reg_2616_reg[2]' (FDE) to 'i_20'
INFO: [Synth 8-3886] merging instance 'next_mul3_reg_2616_reg[3]' (FDE) to 'i_19'
INFO: [Synth 8-3886] merging instance 'next_mul3_reg_2616_reg[4]' (FDE) to 'i_18'
INFO: [Synth 8-3886] merging instance 'next_mul3_reg_2616_reg[5]' (FDE) to 'i_17'
INFO: [Synth 8-3886] merging instance 'next_mul3_reg_2616_reg[6]' (FDE) to 'i_16'
INFO: [Synth 8-3886] merging instance 'next_mul3_reg_2616_reg[7]' (FDE) to 'i_15'
INFO: [Synth 8-3886] merging instance 'next_mul3_reg_2616_reg[8]' (FDE) to 'i_14'
INFO: [Synth 8-3886] merging instance 'next_mul3_reg_2616_reg[9]' (FDE) to 'i_13'
INFO: [Synth 8-3886] merging instance 'next_mul3_reg_2616_reg[10]' (FDE) to 'i_12'
INFO: [Synth 8-3886] merging instance 'next_mul3_reg_2616_reg[11]' (FDE) to 'i_11'
INFO: [Synth 8-3886] merging instance 'next_mul3_reg_2616_reg[12]' (FDE) to 'i_10'
INFO: [Synth 8-3886] merging instance 'next_mul3_reg_2616_reg[13]' (FDE) to 'i_9'
INFO: [Synth 8-3886] merging instance 'next_mul3_reg_2616_reg[14]' (FDE) to 'i_8'
INFO: [Synth 8-3886] merging instance 'next_mul3_reg_2616_reg[15]' (FDE) to 'i_7'
INFO: [Synth 8-3886] merging instance 'next_mul3_reg_2616_reg[16]' (FDE) to 'i_6'
INFO: [Synth 8-3886] merging instance 'next_mul3_reg_2616_reg[17]' (FDE) to 'i_36'
INFO: [Synth 8-3886] merging instance 'next_mul3_reg_2616_reg[18]' (FDE) to 'i_35'
INFO: [Synth 8-3886] merging instance 'next_mul3_reg_2616_reg[19]' (FDE) to 'i_34'
INFO: [Synth 8-3886] merging instance 'next_mul3_reg_2616_reg[20]' (FDE) to 'i_33'
INFO: [Synth 8-3886] merging instance 'next_mul3_reg_2616_reg[21]' (FDE) to 'i_32'
INFO: [Synth 8-3886] merging instance 'next_mul3_reg_2616_reg[22]' (FDE) to 'i_31'
INFO: [Synth 8-3886] merging instance 'next_mul3_reg_2616_reg[23]' (FDE) to 'i_30'
INFO: [Synth 8-3886] merging instance 'next_mul3_reg_2616_reg[24]' (FDE) to 'i_29'
INFO: [Synth 8-3886] merging instance 'next_mul3_reg_2616_reg[25]' (FDE) to 'i_28'
INFO: [Synth 8-3886] merging instance 'next_mul3_reg_2616_reg[26]' (FDE) to 'i_27'
INFO: [Synth 8-3886] merging instance 'next_mul3_reg_2616_reg[27]' (FDE) to 'i_26'
INFO: [Synth 8-3886] merging instance 'next_mul3_reg_2616_reg[28]' (FDE) to 'i_25'
INFO: [Synth 8-3886] merging instance 'next_mul3_reg_2616_reg[29]' (FDE) to 'i_24'
INFO: [Synth 8-3886] merging instance 'next_mul3_reg_2616_reg[30]' (FDE) to 'i_23'
INFO: [Synth 8-3886] merging instance 'next_mul3_reg_2616_reg[31]' (FDE) to 'i_22'
INFO: [Synth 8-3886] merging instance 'grp_output_write_fu_1709/tmp_182_reg_1480_reg[13]' (FDE) to 'grp_output_write_fu_1709/TC_assign_reg_1473_reg[13]'
INFO: [Synth 8-3886] merging instance 'grp_output_write_fu_1709/tmp_182_reg_1480_reg[14]' (FDE) to 'grp_output_write_fu_1709/TC_assign_reg_1473_reg[14]'
INFO: [Synth 8-3886] merging instance 'grp_output_write_fu_1709/tmp_182_reg_1480_reg[15]' (FDE) to 'grp_output_write_fu_1709/TC_assign_reg_1473_reg[15]'
INFO: [Synth 8-3886] merging instance 'grp_output_write_fu_1709/tmp_182_reg_1480_reg[16]' (FDE) to 'grp_output_write_fu_1709/TC_assign_reg_1473_reg[16]'
INFO: [Synth 8-3886] merging instance 'grp_output_write_fu_1709/i_50' (FDE) to 'grp_output_write_fu_1709/TR_assign_reg_1462_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_output_write_fu_1709/i_30' (FDE) to 'grp_output_write_fu_1709/TR_assign_reg_1462_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_output_write_fu_1709/i_29' (FDE) to 'grp_output_write_fu_1709/TR_assign_reg_1462_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_output_write_fu_1709/i_28' (FDE) to 'grp_output_write_fu_1709/TR_assign_reg_1462_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_output_write_fu_1709/i_27' (FDE) to 'grp_output_write_fu_1709/TR_assign_reg_1462_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_output_write_fu_1709/i_26' (FDE) to 'grp_output_write_fu_1709/TR_assign_reg_1462_reg[5]'
INFO: [Synth 8-3886] merging instance 'grp_output_write_fu_1709/i_25' (FDE) to 'grp_output_write_fu_1709/TR_assign_reg_1462_reg[6]'
INFO: [Synth 8-3886] merging instance 'grp_output_write_fu_1709/i_24' (FDE) to 'grp_output_write_fu_1709/TR_assign_reg_1462_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_output_write_fu_1709/i_23' (FDE) to 'grp_output_write_fu_1709/TR_assign_reg_1462_reg[8]'
INFO: [Synth 8-3886] merging instance 'grp_output_write_fu_1709/i_22' (FDE) to 'grp_output_write_fu_1709/TR_assign_reg_1462_reg[9]'
INFO: [Synth 8-3886] merging instance 'grp_output_write_fu_1709/i_19' (FDE) to 'grp_output_write_fu_1709/TR_assign_reg_1462_reg[10]'
INFO: [Synth 8-3886] merging instance 'grp_output_write_fu_1709/i_18' (FDE) to 'grp_output_write_fu_1709/TR_assign_reg_1462_reg[11]'
INFO: [Synth 8-3886] merging instance 'grp_output_write_fu_1709/i_17' (FDE) to 'grp_output_write_fu_1709/TR_assign_reg_1462_reg[12]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_output_write_fu_1709/i_9)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_5)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (detection_acc_Input_r_m_axi_U/\bus_read/start_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (detection_acc_Input_r_m_axi_U/\bus_write/buff_wdata/full_n_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (detection_acc_Input_r_m_axi_U/\bus_write/start_addr_reg[1] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (detection_acc_Input_r_m_axi_U/\bus_write/buff_wdata/q_tmp_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (detection_acc_Input_r_m_axi_U/\bus_write/buff_wdata/show_ahead_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (detection_acc_Input_r_m_axi_U/i_2/\bus_write/buff_wdata/q_buf_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_output_write_fu_1709/\Output_offset_cast_reg_1457_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_output_write_fu_1709/\Output_offset_cast_reg_1457_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (detection_acc_Input_r_m_axi_U/\bus_read/could_multi_bursts.arlen_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (detection_acc_Input_r_m_axi_U/\bus_read/could_multi_bursts.araddr_buf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (detection_acc_Input_r_m_axi_U/\bus_write/could_multi_bursts.awlen_buf_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (detection_acc_Input_r_m_axi_U/\bus_write/could_multi_bursts.awlen_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (detection_acc_Input_r_m_axi_U/\bus_write/could_multi_bursts.awaddr_buf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (detection_acc_Input_r_m_axi_U/\bus_write/rs_wreq/data_p1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (detection_acc_Input_r_m_axi_U/\bus_write/rs_wreq/data_p1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (detection_acc_Input_r_m_axi_U/\bus_write/rs_wreq/data_p1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (detection_acc_Input_r_m_axi_U/\bus_write/rs_wreq/data_p1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (detection_acc_Input_r_m_axi_U/\bus_write/rs_wreq/data_p1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (detection_acc_Input_r_m_axi_U/\bus_write/rs_wreq/data_p1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (detection_acc_Input_r_m_axi_U/\bus_write/rs_wreq/data_p1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (detection_acc_Input_r_m_axi_U/\bus_write/rs_wreq/data_p1_reg[7] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "exitcond_fu_269_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_242_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_fu_244_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond1_fu_216_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/relu_fc.v:612]
DSP Report: Generating DSP tmp_13_fu_320_p2, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP tmp_13_fu_320_p2.
DSP Report: operator tmp_13_fu_320_p2 is absorbed into DSP tmp_13_fu_320_p2.
DSP Report: operator tmp_13_fu_320_p2 is absorbed into DSP tmp_13_fu_320_p2.
DSP Report: Generating DSP tmp_13_fu_320_p2, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP tmp_13_fu_320_p2.
DSP Report: operator tmp_13_fu_320_p2 is absorbed into DSP tmp_13_fu_320_p2.
DSP Report: operator tmp_13_fu_320_p2 is absorbed into DSP tmp_13_fu_320_p2.
DSP Report: Generating DSP tmp_13_fu_320_p2, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP tmp_13_fu_320_p2.
DSP Report: operator tmp_13_fu_320_p2 is absorbed into DSP tmp_13_fu_320_p2.
DSP Report: operator tmp_13_fu_320_p2 is absorbed into DSP tmp_13_fu_320_p2.
DSP Report: Generating DSP tmp_13_fu_320_p2, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP tmp_13_fu_320_p2.
DSP Report: operator tmp_13_fu_320_p2 is absorbed into DSP tmp_13_fu_320_p2.
DSP Report: operator tmp_13_fu_320_p2 is absorbed into DSP tmp_13_fu_320_p2.
INFO: [Synth 8-5546] ROM "exitcond_fu_502_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_59_fu_536_p2" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/fc.v:1001]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/fc.v:1013]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/fc.v:1003]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/fc.v:999]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/fc.v:1007]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/fc.v:1009]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/fc.v:1005]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/68a3/hdl/verilog/fc.v:1011]
DSP Report: Generating DSP tmp_61_fu_562_p2, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP tmp_61_fu_562_p2.
DSP Report: operator tmp_61_fu_562_p2 is absorbed into DSP tmp_61_fu_562_p2.
DSP Report: operator tmp_61_fu_562_p2 is absorbed into DSP tmp_61_fu_562_p2.
DSP Report: Generating DSP tmp_61_reg_913_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register tmp_61_reg_913_reg is absorbed into DSP tmp_61_reg_913_reg.
DSP Report: operator tmp_61_fu_562_p2 is absorbed into DSP tmp_61_reg_913_reg.
DSP Report: operator tmp_61_fu_562_p2 is absorbed into DSP tmp_61_reg_913_reg.
DSP Report: Generating DSP tmp_61_fu_562_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP tmp_61_fu_562_p2.
DSP Report: register A is absorbed into DSP tmp_61_fu_562_p2.
DSP Report: operator tmp_61_fu_562_p2 is absorbed into DSP tmp_61_fu_562_p2.
DSP Report: operator tmp_61_fu_562_p2 is absorbed into DSP tmp_61_fu_562_p2.
DSP Report: Generating DSP tmp_61_reg_913_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP tmp_61_reg_913_reg.
DSP Report: register tmp_61_reg_913_reg is absorbed into DSP tmp_61_reg_913_reg.
DSP Report: operator tmp_61_fu_562_p2 is absorbed into DSP tmp_61_reg_913_reg.
DSP Report: operator tmp_61_fu_562_p2 is absorbed into DSP tmp_61_reg_913_reg.
DSP Report: Generating DSP tmp_67_fu_586_p2, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP tmp_67_fu_586_p2.
DSP Report: operator tmp_67_fu_586_p2 is absorbed into DSP tmp_67_fu_586_p2.
DSP Report: operator tmp_67_fu_586_p2 is absorbed into DSP tmp_67_fu_586_p2.
DSP Report: Generating DSP tmp_67_reg_943_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register tmp_67_reg_943_reg is absorbed into DSP tmp_67_reg_943_reg.
DSP Report: operator tmp_67_fu_586_p2 is absorbed into DSP tmp_67_reg_943_reg.
DSP Report: operator tmp_67_fu_586_p2 is absorbed into DSP tmp_67_reg_943_reg.
DSP Report: Generating DSP tmp_67_fu_586_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP tmp_67_fu_586_p2.
DSP Report: register A is absorbed into DSP tmp_67_fu_586_p2.
DSP Report: operator tmp_67_fu_586_p2 is absorbed into DSP tmp_67_fu_586_p2.
DSP Report: operator tmp_67_fu_586_p2 is absorbed into DSP tmp_67_fu_586_p2.
DSP Report: Generating DSP tmp_67_reg_943_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP tmp_67_reg_943_reg.
DSP Report: register tmp_67_reg_943_reg is absorbed into DSP tmp_67_reg_943_reg.
DSP Report: operator tmp_67_fu_586_p2 is absorbed into DSP tmp_67_reg_943_reg.
DSP Report: operator tmp_67_fu_586_p2 is absorbed into DSP tmp_67_reg_943_reg.
DSP Report: Generating DSP tmp_62_fu_566_p2, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP tmp_62_fu_566_p2.
DSP Report: operator tmp_62_fu_566_p2 is absorbed into DSP tmp_62_fu_566_p2.
DSP Report: operator tmp_62_fu_566_p2 is absorbed into DSP tmp_62_fu_566_p2.
DSP Report: Generating DSP tmp_62_reg_918_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register tmp_62_reg_918_reg is absorbed into DSP tmp_62_reg_918_reg.
DSP Report: operator tmp_62_fu_566_p2 is absorbed into DSP tmp_62_reg_918_reg.
DSP Report: operator tmp_62_fu_566_p2 is absorbed into DSP tmp_62_reg_918_reg.
DSP Report: Generating DSP tmp_62_fu_566_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP tmp_62_fu_566_p2.
DSP Report: register A is absorbed into DSP tmp_62_fu_566_p2.
DSP Report: operator tmp_62_fu_566_p2 is absorbed into DSP tmp_62_fu_566_p2.
DSP Report: operator tmp_62_fu_566_p2 is absorbed into DSP tmp_62_fu_566_p2.
DSP Report: Generating DSP tmp_62_reg_918_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP tmp_62_reg_918_reg.
DSP Report: register tmp_62_reg_918_reg is absorbed into DSP tmp_62_reg_918_reg.
DSP Report: operator tmp_62_fu_566_p2 is absorbed into DSP tmp_62_reg_918_reg.
DSP Report: operator tmp_62_fu_566_p2 is absorbed into DSP tmp_62_reg_918_reg.
DSP Report: Generating DSP tmp_60_fu_611_p2, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP tmp_60_fu_611_p2.
DSP Report: operator tmp_60_fu_611_p2 is absorbed into DSP tmp_60_fu_611_p2.
DSP Report: operator tmp_60_fu_611_p2 is absorbed into DSP tmp_60_fu_611_p2.
DSP Report: Generating DSP tmp_60_reg_953_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register tmp_60_reg_953_reg is absorbed into DSP tmp_60_reg_953_reg.
DSP Report: operator tmp_60_fu_611_p2 is absorbed into DSP tmp_60_reg_953_reg.
DSP Report: operator tmp_60_fu_611_p2 is absorbed into DSP tmp_60_reg_953_reg.
DSP Report: Generating DSP tmp_60_fu_611_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP tmp_60_fu_611_p2.
DSP Report: register A is absorbed into DSP tmp_60_fu_611_p2.
DSP Report: operator tmp_60_fu_611_p2 is absorbed into DSP tmp_60_fu_611_p2.
DSP Report: operator tmp_60_fu_611_p2 is absorbed into DSP tmp_60_fu_611_p2.
DSP Report: Generating DSP tmp_60_reg_953_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP tmp_60_reg_953_reg.
DSP Report: register tmp_60_reg_953_reg is absorbed into DSP tmp_60_reg_953_reg.
DSP Report: operator tmp_60_fu_611_p2 is absorbed into DSP tmp_60_reg_953_reg.
DSP Report: operator tmp_60_fu_611_p2 is absorbed into DSP tmp_60_reg_953_reg.
DSP Report: Generating DSP tmp_64_fu_574_p2, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP tmp_64_fu_574_p2.
DSP Report: operator tmp_64_fu_574_p2 is absorbed into DSP tmp_64_fu_574_p2.
DSP Report: operator tmp_64_fu_574_p2 is absorbed into DSP tmp_64_fu_574_p2.
DSP Report: Generating DSP tmp_64_reg_928_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register tmp_64_reg_928_reg is absorbed into DSP tmp_64_reg_928_reg.
DSP Report: operator tmp_64_fu_574_p2 is absorbed into DSP tmp_64_reg_928_reg.
DSP Report: operator tmp_64_fu_574_p2 is absorbed into DSP tmp_64_reg_928_reg.
DSP Report: Generating DSP tmp_64_fu_574_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP tmp_64_fu_574_p2.
DSP Report: register A is absorbed into DSP tmp_64_fu_574_p2.
DSP Report: operator tmp_64_fu_574_p2 is absorbed into DSP tmp_64_fu_574_p2.
DSP Report: operator tmp_64_fu_574_p2 is absorbed into DSP tmp_64_fu_574_p2.
DSP Report: Generating DSP tmp_64_reg_928_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP tmp_64_reg_928_reg.
DSP Report: register tmp_64_reg_928_reg is absorbed into DSP tmp_64_reg_928_reg.
DSP Report: operator tmp_64_fu_574_p2 is absorbed into DSP tmp_64_reg_928_reg.
DSP Report: operator tmp_64_fu_574_p2 is absorbed into DSP tmp_64_reg_928_reg.
DSP Report: Generating DSP tmp_65_fu_578_p2, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP tmp_65_fu_578_p2.
DSP Report: operator tmp_65_fu_578_p2 is absorbed into DSP tmp_65_fu_578_p2.
DSP Report: operator tmp_65_fu_578_p2 is absorbed into DSP tmp_65_fu_578_p2.
DSP Report: Generating DSP tmp_65_reg_933_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register tmp_65_reg_933_reg is absorbed into DSP tmp_65_reg_933_reg.
DSP Report: operator tmp_65_fu_578_p2 is absorbed into DSP tmp_65_reg_933_reg.
DSP Report: operator tmp_65_fu_578_p2 is absorbed into DSP tmp_65_reg_933_reg.
DSP Report: Generating DSP tmp_65_fu_578_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP tmp_65_fu_578_p2.
DSP Report: register A is absorbed into DSP tmp_65_fu_578_p2.
DSP Report: operator tmp_65_fu_578_p2 is absorbed into DSP tmp_65_fu_578_p2.
DSP Report: operator tmp_65_fu_578_p2 is absorbed into DSP tmp_65_fu_578_p2.
DSP Report: Generating DSP tmp_65_reg_933_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP tmp_65_reg_933_reg.
DSP Report: register tmp_65_reg_933_reg is absorbed into DSP tmp_65_reg_933_reg.
DSP Report: operator tmp_65_fu_578_p2 is absorbed into DSP tmp_65_reg_933_reg.
DSP Report: operator tmp_65_fu_578_p2 is absorbed into DSP tmp_65_reg_933_reg.
DSP Report: Generating DSP tmp_63_fu_570_p2, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP tmp_63_fu_570_p2.
DSP Report: operator tmp_63_fu_570_p2 is absorbed into DSP tmp_63_fu_570_p2.
DSP Report: operator tmp_63_fu_570_p2 is absorbed into DSP tmp_63_fu_570_p2.
DSP Report: Generating DSP tmp_63_reg_923_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register tmp_63_reg_923_reg is absorbed into DSP tmp_63_reg_923_reg.
DSP Report: operator tmp_63_fu_570_p2 is absorbed into DSP tmp_63_reg_923_reg.
DSP Report: operator tmp_63_fu_570_p2 is absorbed into DSP tmp_63_reg_923_reg.
DSP Report: Generating DSP tmp_63_fu_570_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP tmp_63_fu_570_p2.
DSP Report: register A is absorbed into DSP tmp_63_fu_570_p2.
DSP Report: operator tmp_63_fu_570_p2 is absorbed into DSP tmp_63_fu_570_p2.
DSP Report: operator tmp_63_fu_570_p2 is absorbed into DSP tmp_63_fu_570_p2.
DSP Report: Generating DSP tmp_63_reg_923_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP tmp_63_reg_923_reg.
DSP Report: register tmp_63_reg_923_reg is absorbed into DSP tmp_63_reg_923_reg.
DSP Report: operator tmp_63_fu_570_p2 is absorbed into DSP tmp_63_reg_923_reg.
DSP Report: operator tmp_63_fu_570_p2 is absorbed into DSP tmp_63_reg_923_reg.
DSP Report: Generating DSP tmp_66_fu_582_p2, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP tmp_66_fu_582_p2.
DSP Report: operator tmp_66_fu_582_p2 is absorbed into DSP tmp_66_fu_582_p2.
DSP Report: operator tmp_66_fu_582_p2 is absorbed into DSP tmp_66_fu_582_p2.
DSP Report: Generating DSP tmp_66_reg_938_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register tmp_66_reg_938_reg is absorbed into DSP tmp_66_reg_938_reg.
DSP Report: operator tmp_66_fu_582_p2 is absorbed into DSP tmp_66_reg_938_reg.
DSP Report: operator tmp_66_fu_582_p2 is absorbed into DSP tmp_66_reg_938_reg.
DSP Report: Generating DSP tmp_66_fu_582_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP tmp_66_fu_582_p2.
DSP Report: register A is absorbed into DSP tmp_66_fu_582_p2.
DSP Report: operator tmp_66_fu_582_p2 is absorbed into DSP tmp_66_fu_582_p2.
DSP Report: operator tmp_66_fu_582_p2 is absorbed into DSP tmp_66_fu_582_p2.
DSP Report: Generating DSP tmp_66_reg_938_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP tmp_66_reg_938_reg.
DSP Report: register tmp_66_reg_938_reg is absorbed into DSP tmp_66_reg_938_reg.
DSP Report: operator tmp_66_fu_582_p2 is absorbed into DSP tmp_66_reg_938_reg.
DSP Report: operator tmp_66_fu_582_p2 is absorbed into DSP tmp_66_reg_938_reg.
INFO: [Synth 8-5546] ROM "exitcond1_fu_2100_p2" won't be mapped to RAM because it is too sparse
warning: Removed RAM bus_write/buff_wdata/mem_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element bus_write/buff_wdata/mem_reg was removed. 
warning: Removed RAM bus_write/buff_wdata/mem_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element bus_write/buff_wdata/mem_reg was removed. 
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3936] Found unconnected internal register 'gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i_reg' and it is trimmed from '68' to '67' bits. [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
INFO: [Synth 8-3936] Found unconnected internal register 'gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i_reg' and it is trimmed from '68' to '67' bits. [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
INFO: [Synth 8-3936] Found unconnected internal register 'gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i_reg' and it is trimmed from '68' to '67' bits. [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
INFO: [Synth 8-3936] Found unconnected internal register 'gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i_reg' and it is trimmed from '68' to '67' bits. [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:34 ; elapsed = 00:02:46 . Memory (MB): peak = 1221.254 ; gain = 907.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+----------------------------------------------------+-----------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                         | RTL Object                                                                        | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------------------------------------+-----------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|detection_acc_inpmb6_ram:                           | ram_reg                                                                           | 2 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|detection_acc_inpmb6_ram:                           | ram_reg                                                                           | 2 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|detection_acc_outcCy_ram:                           | ram_reg                                                                           | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|detection_acc_outcCy_ram:                           | ram_reg                                                                           | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|detection_acc_outcCy_ram:                           | ram_reg                                                                           | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|detection_acc_outcCy_ram:                           | ram_reg                                                                           | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|detection_acc_outcCy_ram:                           | ram_reg                                                                           | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|detection_acc_outcCy_ram:                           | ram_reg                                                                           | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|detection_acc_outcCy_ram:                           | ram_reg                                                                           | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|detection_acc_outcCy_ram:                           | ram_reg                                                                           | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|detection_acc_outcCy_ram:                           | ram_reg                                                                           | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|detection_acc_outcCy_ram:                           | ram_reg                                                                           | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|detection_acc_outcCy_ram:                           | ram_reg                                                                           | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|detection_acc_outcCy_ram:                           | ram_reg                                                                           | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|detection_acc_outcCy_ram:                           | ram_reg                                                                           | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|detection_acc_outcCy_ram:                           | ram_reg                                                                           | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|detection_acc_outcCy_ram:                           | ram_reg                                                                           | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|detection_acc_outcCy_ram:                           | ram_reg                                                                           | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|detection_acc_outcCy_ram:                           | ram_reg                                                                           | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|detection_acc_outcCy_ram:                           | ram_reg                                                                           | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|detection_acc_outcCy_ram:                           | ram_reg                                                                           | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|detection_acc_outcCy_ram:                           | ram_reg                                                                           | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|detection_acc_outcCy_ram:                           | ram_reg                                                                           | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|detection_acc_outcCy_ram:                           | ram_reg                                                                           | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|detection_acc_outcCy_ram:                           | ram_reg                                                                           | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|detection_acc_outcCy_ram:                           | ram_reg                                                                           | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|grp_weight_load_fu_1439                             | weight_tmp_buffer_U/weight_load_weighdEe_ram_U/ram_reg                            | 4 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 0      | 1      | 
|design_1_i/detection_acc_0                          | grp_input_load_conv_fu_1788/input_tmp_buffer_U/input_load_conv_ibkb_ram_U/ram_reg | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|detection_acc_outcCy_ram:                           | ram_reg                                                                           | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|detection_acc_outcCy_ram:                           | ram_reg                                                                           | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|detection_acc_outcCy_ram:                           | ram_reg                                                                           | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|detection_acc_inpmb6_ram:                           | ram_reg                                                                           | 2 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|detection_acc_inpmb6_ram:                           | ram_reg                                                                           | 2 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|output_write_outpkbM_ram:                           | ram_reg                                                                           | 8 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 8      | 
|detection_acc_Input_r_m_axi_buffer__parameterized0: | mem_reg                                                                           | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|detection_acc_outcCy_ram:                           | ram_reg                                                                           | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|detection_acc_outcCy_ram:                           | ram_reg                                                                           | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|detection_acc_outcCy_ram:                           | ram_reg                                                                           | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|detection_acc_outcCy_ram:                           | ram_reg                                                                           | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|detection_acc_outcCy_ram:                           | ram_reg                                                                           | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|detection_acc_Beta_m_axi_buffer__parameterized0:    | mem_reg                                                                           | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|detection_acc_Weight_m_axi_buffer__parameterized0:  | mem_reg                                                                           | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|detection_acc_Output_r_m_axi_buffer:                | mem_reg                                                                           | 256 x 36(READ_FIRST)   | W |   | 256 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|detection_acc_outdgE_ram:                           | ram_reg                                                                           | 128 x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|detection_acc_outdgE_ram:                           | ram_reg                                                                           | 128 x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|detection_acc_outdgE_ram:                           | ram_reg                                                                           | 128 x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|detection_acc_outdgE_ram:                           | ram_reg                                                                           | 128 x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|detection_acc_outdgE_ram:                           | ram_reg                                                                           | 128 x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|detection_acc_outdgE_ram:                           | ram_reg                                                                           | 128 x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|detection_acc_outdgE_ram:                           | ram_reg                                                                           | 128 x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|detection_acc_outdgE_ram:                           | ram_reg                                                                           | 128 x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|detection_acc_weicux_ram:                           | ram_reg                                                                           | 512 x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|detection_acc_weicux_ram:                           | ram_reg                                                                           | 512 x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|detection_acc_weicux_ram:                           | ram_reg                                                                           | 512 x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|detection_acc_weicux_ram:                           | ram_reg                                                                           | 512 x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|detection_acc_weicux_ram:                           | ram_reg                                                                           | 512 x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|detection_acc_weicux_ram:                           | ram_reg                                                                           | 512 x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|detection_acc_weicux_ram:                           | ram_reg                                                                           | 512 x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|detection_acc_weicux_ram:                           | ram_reg                                                                           | 512 x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|detection_acc_weicux_ram:                           | ram_reg                                                                           | 512 x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|detection_acc_weicux_ram:                           | ram_reg                                                                           | 512 x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|detection_acc_weicux_ram:                           | ram_reg                                                                           | 512 x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|detection_acc_weicux_ram:                           | ram_reg                                                                           | 512 x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|detection_acc_weicux_ram:                           | ram_reg                                                                           | 512 x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|detection_acc_weicux_ram:                           | ram_reg                                                                           | 512 x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|detection_acc_weicux_ram:                           | ram_reg                                                                           | 512 x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|detection_acc_weicux_ram:                           | ram_reg                                                                           | 512 x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|input_load_conv_ibkb_ram:                           | ram_reg                                                                           | 1 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
+----------------------------------------------------+-----------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+-----------------+
|Module Name                                                                                                                                                  | RTL Object                                                                    | Inference      | Size (Depth x Width) | Primitives      | 
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+-----------------+
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_0_0_U/detection_acc_weiqcK_ram_U/ram_reg                      | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_0_1_U/detection_acc_weiqcK_ram_U/ram_reg                      | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_0_2_U/detection_acc_weiqcK_ram_U/ram_reg                      | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_0_3_U/detection_acc_weiqcK_ram_U/ram_reg                      | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_0_4_U/detection_acc_weiqcK_ram_U/ram_reg                      | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_0_5_U/detection_acc_weiqcK_ram_U/ram_reg                      | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_0_6_U/detection_acc_weiqcK_ram_U/ram_reg                      | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_0_7_U/detection_acc_weiqcK_ram_U/ram_reg                      | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_0_8_U/detection_acc_weiqcK_ram_U/ram_reg                      | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_0_9_U/detection_acc_weiqcK_ram_U/ram_reg                      | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_0_10_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_0_11_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_0_12_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_0_13_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_0_14_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_0_15_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_0_16_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_0_17_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_0_18_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_0_19_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_0_20_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_0_21_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_0_22_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_0_23_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_0_24_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_0_25_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_0_26_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_0_27_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_0_28_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_0_29_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_0_30_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_0_31_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_1_0_U/detection_acc_weiqcK_ram_U/ram_reg                      | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_1_1_U/detection_acc_weiqcK_ram_U/ram_reg                      | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_1_2_U/detection_acc_weiqcK_ram_U/ram_reg                      | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_1_3_U/detection_acc_weiqcK_ram_U/ram_reg                      | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_1_4_U/detection_acc_weiqcK_ram_U/ram_reg                      | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_1_5_U/detection_acc_weiqcK_ram_U/ram_reg                      | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_1_6_U/detection_acc_weiqcK_ram_U/ram_reg                      | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_1_7_U/detection_acc_weiqcK_ram_U/ram_reg                      | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_1_8_U/detection_acc_weiqcK_ram_U/ram_reg                      | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_1_9_U/detection_acc_weiqcK_ram_U/ram_reg                      | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_1_10_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_1_11_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_1_12_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_1_13_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_1_14_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_1_15_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_1_16_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_1_17_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_1_18_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_1_19_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_1_20_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_1_21_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_1_22_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_1_23_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_1_24_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_1_25_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_1_26_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_1_27_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_1_28_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_1_29_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_1_30_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_1_31_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_2_0_U/detection_acc_weiqcK_ram_U/ram_reg                      | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_2_1_U/detection_acc_weiqcK_ram_U/ram_reg                      | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_2_2_U/detection_acc_weiqcK_ram_U/ram_reg                      | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_2_3_U/detection_acc_weiqcK_ram_U/ram_reg                      | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_2_4_U/detection_acc_weiqcK_ram_U/ram_reg                      | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_2_5_U/detection_acc_weiqcK_ram_U/ram_reg                      | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_2_6_U/detection_acc_weiqcK_ram_U/ram_reg                      | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_2_7_U/detection_acc_weiqcK_ram_U/ram_reg                      | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_2_8_U/detection_acc_weiqcK_ram_U/ram_reg                      | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_2_9_U/detection_acc_weiqcK_ram_U/ram_reg                      | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_2_10_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_2_11_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_2_12_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_2_13_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_2_14_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_2_15_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_2_16_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_2_17_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_2_18_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_2_19_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_2_20_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_2_21_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_2_22_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_2_23_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_2_24_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_2_25_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_2_26_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_2_27_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_2_28_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_2_29_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_2_30_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_2_31_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_3_0_U/detection_acc_weiqcK_ram_U/ram_reg                      | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_3_1_U/detection_acc_weiqcK_ram_U/ram_reg                      | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_3_2_U/detection_acc_weiqcK_ram_U/ram_reg                      | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_3_3_U/detection_acc_weiqcK_ram_U/ram_reg                      | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_3_4_U/detection_acc_weiqcK_ram_U/ram_reg                      | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_3_5_U/detection_acc_weiqcK_ram_U/ram_reg                      | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_3_6_U/detection_acc_weiqcK_ram_U/ram_reg                      | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_3_7_U/detection_acc_weiqcK_ram_U/ram_reg                      | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_3_8_U/detection_acc_weiqcK_ram_U/ram_reg                      | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_3_9_U/detection_acc_weiqcK_ram_U/ram_reg                      | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_3_10_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_3_11_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_3_12_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_3_13_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_3_14_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_3_15_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_3_16_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_3_17_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_3_18_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_3_19_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_3_20_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_3_21_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_3_22_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_3_23_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_3_24_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_3_25_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_3_26_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_3_27_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_3_28_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_3_29_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_3_30_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_3_31_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|axi_mem_intercon/\s00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst                 | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 5               | RAM32M x 1      | 
|axi_mem_intercon/\s00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst            | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 5               | RAM32M x 1      | 
|axi_mem_intercon/\s00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst    | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 1               | RAM32X1D x 1    | 
|axi_mem_intercon_1/\s00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst               | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 5               | RAM32M x 1      | 
|axi_mem_intercon_1/\s00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst          | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 5               | RAM32M x 1      | 
|axi_mem_intercon_1/\s00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst  | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 1               | RAM32X1D x 1    | 
|axi_mem_intercon_2/\s00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst               | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 5               | RAM32M x 1      | 
|axi_mem_intercon_2/\s00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst          | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 5               | RAM32M x 1      | 
|axi_mem_intercon_2/\s00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst  | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 1               | RAM32X1D x 1    | 
|axi_mem_intercon_3/\s00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst               | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 5               | RAM32M x 1      | 
|axi_mem_intercon_3/\s00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst          | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 5               | RAM32M x 1      | 
|axi_mem_intercon_3/\s00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst  | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 1               | RAM32X1D x 1    | 
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+---------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|design_1_detection_acc_0_0 | A*B              | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_detection_acc_0_0 | (PCIN>>17)+A*B   | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|design_1_detection_acc_0_0 | A2*B             | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_detection_acc_0_0 | (PCIN>>17)+A2*B  | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|design_1_detection_acc_0_0 | A2*B2            | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|design_1_detection_acc_0_0 | (PCIN>>17)+A2*B2 | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|design_1_detection_acc_0_0 | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|design_1_detection_acc_0_0 | (PCIN>>17)+A2*B2 | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|design_1_detection_acc_0_0 | A2*B             | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_detection_acc_0_0 | (PCIN>>17)+A*B   | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|design_1_detection_acc_0_0 | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|design_1_detection_acc_0_0 | (PCIN>>17)+A2*B  | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|design_1_detection_acc_0_0 | A2*B             | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_detection_acc_0_0 | (PCIN>>17)+A*B2  | 15     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|design_1_detection_acc_0_0 | A*B2             | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|design_1_detection_acc_0_0 | (PCIN>>17)+A*B2  | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|design_1_detection_acc_0_0 | A2*B             | 18     | 14     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_detection_acc_0_0 | (PCIN>>17)+A*B   | 16     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|design_1_detection_acc_0_0 | A*B2             | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|design_1_detection_acc_0_0 | (PCIN>>17)+A*B   | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|design_1_detection_acc_0_0 | A*B2             | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|design_1_detection_acc_0_0 | (PCIN>>17)+A*B   | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|design_1_detection_acc_0_0 | A*B2             | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|design_1_detection_acc_0_0 | (PCIN>>17)+A*B   | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|pool__GB0                  | A*B              | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pool__GB0                  | (PCIN>>17)+A*B   | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|pool__GB0                  | A*B              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pool__GB0                  | (PCIN>>17)+A*B   | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|conv                       | A*B              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv                       | (PCIN>>17)+A*B   | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|conv                       | A*B              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv                       | (PCIN>>17)+A*B   | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|conv                       | (A*B)'           | 8      | 8      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|conv                       | (A*B)'           | 8      | 8      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|conv                       | PCIN+A2*B2       | 8      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv                       | PCIN+A2*B2       | 8      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv                       | (PCIN+A:B)'      | 30     | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|conv                       | (A*B)'           | 8      | 8      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|conv                       | (A*B)'           | 8      | 8      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|conv                       | PCIN+A2*B2       | 8      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv                       | PCIN+A2*B2       | 8      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv                       | (PCIN+A:B)'      | 30     | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|conv                       | (A*B)'           | 8      | 8      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|conv                       | (A*B)'           | 8      | 8      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|conv                       | PCIN+A2*B2       | 8      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv                       | PCIN+A2*B2       | 8      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv                       | (PCIN+A:B)'      | 30     | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|conv                       | (A*B)'           | 8      | 8      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|conv                       | (A*B)'           | 8      | 8      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|conv                       | PCIN+A2*B2       | 8      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv                       | PCIN+A2*B2       | 8      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv                       | (PCIN+A:B)'      | 30     | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|conv                       | A2*B2            | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv                       | PCIN+A2*B2       | 8      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv                       | A2*B2            | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv                       | PCIN+A2*B2       | 8      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv                       | (PCIN+A:B)'      | 30     | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|conv                       | A2*B2            | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv                       | PCIN+A2*B2       | 8      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv                       | A2*B2            | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv                       | PCIN+A2*B2       | 8      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv                       | (PCIN+A:B)'      | 30     | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|conv                       | A2*B2            | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv                       | PCIN+A2*B2       | 8      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv                       | A2*B2            | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv                       | PCIN+A2*B2       | 8      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv                       | (PCIN+A:B)'      | 30     | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|conv                       | A2*B2            | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv                       | PCIN+A2*B2       | 8      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv                       | A2*B2            | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv                       | PCIN+A2*B2       | 8      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv                       | (PCIN+A:B)'      | 30     | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|weight_load                | A*B              | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|weight_load                | (PCIN>>17)+A*B   | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|weight_load                | A*B              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|weight_load                | (PCIN>>17)+A*B   | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|weight_load                | A*B              | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|weight_load                | (PCIN>>17)+A*B   | 16     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|weight_load                | A*B              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|weight_load                | (PCIN>>17)+A*B   | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|weight_load                | A*B              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|weight_load                | (PCIN>>17)+A*B   | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|weight_load                | A*B              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|weight_load                | (PCIN>>17)+A*B   | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|weight_load                | A2*B             | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|weight_load                | PCIN+A*B2        | 18     | 12     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|weight_load                | (PCIN>>17)+A*B2  | 16     | 12     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|weight_load                | A2*B             | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|weight_load                | (PCIN>>17)+A2*B  | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|weight_load                | (PCIN+A2*B)'     | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|weight_load                | A2*B             | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|weight_load                | PCIN+A2*B        | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|weight_load                | (PCIN>>17)+A2*B  | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|weight_load                | A2*B             | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|weight_load                | (PCIN>>17)+A2*B  | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|weight_load                | (PCIN+A2*B)'     | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|weight_load                | A*B              | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|weight_load                | (PCIN>>17)+A*B   | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|weight_load                | A*B              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|weight_load                | (PCIN>>17)+A*B   | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|weight_load                | A2*B             | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|weight_load                | (PCIN>>17)+A*B2  | 15     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|weight_load                | A*B2             | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|weight_load                | (PCIN>>17)+A*B2  | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|relu                       | A*B              | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|relu                       | (PCIN>>17)+A*B   | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|relu                       | A*B              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|relu                       | (PCIN>>17)+A*B   | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|relu                       | A*B2             | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|relu                       | (PCIN>>17)+A2*B  | 15     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|relu                       | A2*B             | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|relu                       | (PCIN>>17)+A2*B  | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|relu                       | A*B2             | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|relu                       | (PCIN>>17)+A2*B  | 15     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|relu                       | A2*B             | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|relu                       | (PCIN>>17)+A2*B  | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|relu                       | A*B2             | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|relu                       | (PCIN>>17)+A2*B  | 15     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|relu                       | A2*B             | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|relu                       | (PCIN>>17)+A2*B  | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|relu                       | A*B2             | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|relu                       | (PCIN>>17)+A2*B  | 15     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|relu                       | A2*B             | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|relu                       | (PCIN>>17)+A2*B  | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|relu                       | A*B2             | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|relu                       | (PCIN>>17)+A2*B  | 15     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|relu                       | A2*B             | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|relu                       | (PCIN>>17)+A2*B  | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|relu                       | A*B2             | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|relu                       | (PCIN>>17)+A2*B  | 15     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|relu                       | A2*B             | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|relu                       | (PCIN>>17)+A2*B  | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|relu                       | A*B2             | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|relu                       | (PCIN>>17)+A2*B  | 15     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|relu                       | A2*B             | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|relu                       | (PCIN>>17)+A2*B  | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|relu                       | A*B2             | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|relu                       | (PCIN>>17)+A2*B  | 15     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|relu                       | A2*B             | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|relu                       | (PCIN>>17)+A2*B  | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|detection_acc__GCB0        | A2*B             | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|detection_acc__GCB0        | (PCIN>>17)+A*B   | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|detection_acc__GCB0        | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|detection_acc__GCB0        | (PCIN>>17)+A2*B  | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|detection_acc__GCB0        | A*B              | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|detection_acc__GCB0        | (PCIN>>17)+A*B   | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|detection_acc__GCB0        | A2*B             | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|detection_acc__GCB0        | (PCIN>>17)+A2*B  | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|detection_acc__GCB0        | A*B              | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|detection_acc__GCB0        | (PCIN>>17)+A*B   | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|detection_acc__GCB0        | A*B              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|detection_acc__GCB0        | (PCIN>>17)+A*B   | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|output_write               | A2*B2            | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|output_write               | (PCIN>>17)+A2*B2 | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|output_write               | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|output_write               | (PCIN>>17)+A2*B2 | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|output_write               | A*B              | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|output_write               | (PCIN>>17)+A*B   | 16     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|output_write               | A*B              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|output_write               | (PCIN>>17)+A*B   | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|output_write               | A*B              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|output_write               | (PCIN>>17)+A*B   | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|output_write               | A*B              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|output_write               | (PCIN>>17)+A*B   | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|output_write               | A2*B             | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|output_write               | (PCIN>>17)+A*B2  | 15     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|output_write               | A*B2             | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|output_write               | (PCIN>>17)+A*B2  | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|detection_acc__GCB2        | A*B              | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|detection_acc__GCB2        | (PCIN>>17)+A*B   | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|detection_acc__GCB2        | A*B              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|detection_acc__GCB2        | (PCIN>>17)+A*B   | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|detection_acc__GCB2        | A2*B             | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|detection_acc__GCB2        | (PCIN>>17)+A*B2  | 15     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|detection_acc__GCB2        | A*B2             | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|detection_acc__GCB2        | (PCIN>>17)+A*B2  | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|relu_fc                    | A2*B             | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|relu_fc                    | (PCIN>>17)+A*B2  | 15     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|relu_fc                    | A*B2             | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|relu_fc                    | (PCIN>>17)+A*B2  | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|fc                         | A2*B             | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|fc                         | (PCIN>>17)+A*B   | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fc                         | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|fc                         | (PCIN>>17)+A2*B  | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|fc                         | A2*B             | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|fc                         | (PCIN>>17)+A*B   | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fc                         | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|fc                         | (PCIN>>17)+A2*B  | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|fc                         | A2*B             | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|fc                         | (PCIN>>17)+A*B   | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fc                         | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|fc                         | (PCIN>>17)+A2*B  | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|fc                         | A2*B             | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|fc                         | (PCIN>>17)+A*B   | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fc                         | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|fc                         | (PCIN>>17)+A2*B  | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|fc                         | A2*B             | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|fc                         | (PCIN>>17)+A*B   | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fc                         | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|fc                         | (PCIN>>17)+A2*B  | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|fc                         | A2*B             | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|fc                         | (PCIN>>17)+A*B   | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fc                         | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|fc                         | (PCIN>>17)+A2*B  | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|fc                         | A2*B             | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|fc                         | (PCIN>>17)+A*B   | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fc                         | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|fc                         | (PCIN>>17)+A2*B  | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|fc                         | A2*B             | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|fc                         | (PCIN>>17)+A*B   | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fc                         | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|fc                         | (PCIN>>17)+A2*B  | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
+---------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance design_1_i/detection_acc_0/insti_4_2/i_4_0/input_buffer_V_1_U/detection_acc_inpmb6_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/detection_acc_0/insti_4_2/i_4_1/input_buffer_V_3_U/detection_acc_inpmb6_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/detection_acc_0/insti_4_2/i_4_2/output_buffer_8_U/detection_acc_outcCy_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/detection_acc_0/insti_4_2/i_4_2/output_buffer_8_U/detection_acc_outcCy_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/detection_acc_0/insti_4_2/i_4_3/output_buffer_9_U/detection_acc_outcCy_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/detection_acc_0/insti_4_2/i_4_3/output_buffer_9_U/detection_acc_outcCy_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/detection_acc_0/insti_4_2/i_4_4/output_buffer_10_U/detection_acc_outcCy_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/detection_acc_0/insti_4_2/i_4_4/output_buffer_10_U/detection_acc_outcCy_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/detection_acc_0/insti_4_2/i_4_5/output_buffer_11_U/detection_acc_outcCy_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/detection_acc_0/insti_4_2/i_4_5/output_buffer_11_U/detection_acc_outcCy_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/detection_acc_0/insti_4_2/i_4_6/output_buffer_12_U/detection_acc_outcCy_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/detection_acc_0/insti_4_2/i_4_6/output_buffer_12_U/detection_acc_outcCy_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/detection_acc_0/insti_4_2/i_4_7/output_buffer_13_U/detection_acc_outcCy_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/detection_acc_0/insti_4_2/i_4_7/output_buffer_13_U/detection_acc_outcCy_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/detection_acc_0/insti_4_2/i_4_8/output_buffer_14_U/detection_acc_outcCy_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/detection_acc_0/insti_4_2/i_4_8/output_buffer_14_U/detection_acc_outcCy_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/detection_acc_0/insti_4_2/i_4_9/output_buffer_15_U/detection_acc_outcCy_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/detection_acc_0/insti_4_2/i_4_9/output_buffer_15_U/detection_acc_outcCy_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/detection_acc_0/insti_4_2/i_4_10/output_buffer_16_U/detection_acc_outcCy_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/detection_acc_0/insti_4_2/i_4_10/output_buffer_16_U/detection_acc_outcCy_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/detection_acc_0/insti_4_2/i_4_11/output_buffer_17_U/detection_acc_outcCy_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/detection_acc_0/insti_4_2/i_4_11/output_buffer_17_U/detection_acc_outcCy_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/detection_acc_0/insti_4_2/i_4_12/output_buffer_18_U/detection_acc_outcCy_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/detection_acc_0/insti_4_2/i_4_12/output_buffer_18_U/detection_acc_outcCy_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/detection_acc_0/insti_4_2/i_4_13/output_buffer_19_U/detection_acc_outcCy_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/detection_acc_0/insti_4_2/i_4_13/output_buffer_19_U/detection_acc_outcCy_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/detection_acc_0/insti_4_2/i_4_14/output_buffer_20_U/detection_acc_outcCy_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/detection_acc_0/insti_4_2/i_4_14/output_buffer_20_U/detection_acc_outcCy_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/detection_acc_0/insti_4_2/i_4_15/output_buffer_21_U/detection_acc_outcCy_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/detection_acc_0/insti_4_2/i_4_15/output_buffer_21_U/detection_acc_outcCy_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/detection_acc_0/insti_4_2/i_4_16/output_buffer_22_U/detection_acc_outcCy_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/detection_acc_0/insti_4_2/i_4_16/output_buffer_22_U/detection_acc_outcCy_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/detection_acc_0/insti_4_2/i_4_17/output_buffer_23_U/detection_acc_outcCy_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/detection_acc_0/insti_4_2/i_4_17/output_buffer_23_U/detection_acc_outcCy_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/detection_acc_0/insti_4_2/i_4_18/output_buffer_24_U/detection_acc_outcCy_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/detection_acc_0/insti_4_2/i_4_18/output_buffer_24_U/detection_acc_outcCy_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/detection_acc_0/insti_4_2/i_4_19/output_buffer_25_U/detection_acc_outcCy_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/detection_acc_0/insti_4_2/i_4_19/output_buffer_25_U/detection_acc_outcCy_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/detection_acc_0/insti_4_2/i_4_20/output_buffer_26_U/detection_acc_outcCy_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/detection_acc_0/insti_4_2/i_4_20/output_buffer_26_U/detection_acc_outcCy_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/detection_acc_0/insti_4_2/i_4_21/output_buffer_27_U/detection_acc_outcCy_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/detection_acc_0/insti_4_2/i_4_21/output_buffer_27_U/detection_acc_outcCy_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/detection_acc_0/insti_4_2/i_4_22/output_buffer_28_U/detection_acc_outcCy_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/detection_acc_0/insti_4_2/i_4_22/output_buffer_28_U/detection_acc_outcCy_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/detection_acc_0/insti_4_2/i_4_23/output_buffer_29_U/detection_acc_outcCy_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/detection_acc_0/insti_4_2/i_4_23/output_buffer_29_U/detection_acc_outcCy_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/detection_acc_0/insti_4_2/i_4_24/output_buffer_30_U/detection_acc_outcCy_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/detection_acc_0/insti_4_2/i_4_24/output_buffer_30_U/detection_acc_outcCy_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/detection_acc_0/insti_4_2/i_4_25/output_buffer_31_U/detection_acc_outcCy_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/detection_acc_0/insti_4_2/i_4_25/output_buffer_31_U/detection_acc_outcCy_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/detection_acc_0/insti_4_2/grp_weight_load_fu_1439/i_4_0/weight_tmp_buffer_U/weight_load_weighdEe_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/detection_acc_0/insti_4_3/i_4_0/grp_input_load_conv_fu_1788/input_tmp_buffer_U/input_load_conv_ibkb_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/detection_acc_0/insti_4_3/i_4_1/output_buffer_7_U/detection_acc_outcCy_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/detection_acc_0/insti_4_3/i_4_1/output_buffer_7_U/detection_acc_outcCy_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/detection_acc_0/insti_4_3/i_4_2/output_buffer_6_U/detection_acc_outcCy_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/detection_acc_0/insti_4_3/i_4_2/output_buffer_6_U/detection_acc_outcCy_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/detection_acc_0/insti_4_3/i_4_3/output_buffer_5_U/detection_acc_outcCy_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/detection_acc_0/insti_4_3/i_4_3/output_buffer_5_U/detection_acc_outcCy_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/detection_acc_0/insti_4_3/i_4_4/input_buffer_V_2_U/detection_acc_inpmb6_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/detection_acc_0/insti_4_3/i_4_5/input_buffer_V_0_U/detection_acc_inpmb6_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/detection_acc_0/insti_4_4/detection_acc_Input_r_m_axi_U/i_4_6/bus_read/buff_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/detection_acc_0/insti_4_4/i_4_0/output_buffer_4_U/detection_acc_outcCy_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/detection_acc_0/insti_4_4/i_4_0/output_buffer_4_U/detection_acc_outcCy_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/detection_acc_0/insti_4_4/i_4_1/output_buffer_3_U/detection_acc_outcCy_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/detection_acc_0/insti_4_4/i_4_1/output_buffer_3_U/detection_acc_outcCy_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/detection_acc_0/insti_4_4/i_4_2/output_buffer_2_U/detection_acc_outcCy_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/detection_acc_0/insti_4_4/i_4_2/output_buffer_2_U/detection_acc_outcCy_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/detection_acc_0/insti_4_4/i_4_3/output_buffer_1_U/detection_acc_outcCy_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/detection_acc_0/insti_4_4/i_4_3/output_buffer_1_U/detection_acc_outcCy_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/detection_acc_0/insti_4_4/i_4_4/output_buffer_0_U/detection_acc_outcCy_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/detection_acc_0/insti_4_4/i_4_4/output_buffer_0_U/detection_acc_outcCy_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/detection_acc_0/insti_4_5/detection_acc_Beta_m_axi_U/i_4_6/bus_read/buff_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/detection_acc_0/insti_4_5/detection_acc_Weight_m_axi_U/i_4_6/bus_read/buff_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/detection_acc_0/insti_4_5/detection_acc_Output_r_m_axi_U/i_4_2/bus_write/buff_wdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/detection_acc_0/insti_4_5/i_4_0/output_buffer_fc_7_U/detection_acc_outdgE_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/detection_acc_0/insti_4_5/i_4_0/output_buffer_fc_7_U/detection_acc_outdgE_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/detection_acc_0/insti_4_5/i_4_1/output_buffer_fc_6_U/detection_acc_outdgE_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/detection_acc_0/insti_4_5/i_4_1/output_buffer_fc_6_U/detection_acc_outdgE_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/detection_acc_0/insti_4_5/i_4_2/output_buffer_fc_5_U/detection_acc_outdgE_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/detection_acc_0/insti_4_5/i_4_2/output_buffer_fc_5_U/detection_acc_outdgE_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/detection_acc_0/insti_4_5/i_4_3/output_buffer_fc_4_U/detection_acc_outdgE_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/detection_acc_0/insti_4_5/i_4_3/output_buffer_fc_4_U/detection_acc_outdgE_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/detection_acc_0/insti_4_5/i_4_4/output_buffer_fc_3_U/detection_acc_outdgE_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/detection_acc_0/insti_4_5/i_4_4/output_buffer_fc_3_U/detection_acc_outdgE_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/detection_acc_0/insti_4_5/i_4_5/output_buffer_fc_2_U/detection_acc_outdgE_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/detection_acc_0/insti_4_5/i_4_5/output_buffer_fc_2_U/detection_acc_outdgE_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/detection_acc_0/insti_4_5/i_4_6/output_buffer_fc_1_U/detection_acc_outdgE_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/detection_acc_0/insti_4_5/i_4_6/output_buffer_fc_1_U/detection_acc_outdgE_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/detection_acc_0/insti_4_5/i_4_7/output_buffer_fc_0_U/detection_acc_outdgE_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/detection_acc_0/insti_4_5/i_4_7/output_buffer_fc_0_U/detection_acc_outdgE_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/detection_acc_0/insti_4_5/i_4_8/input_buffer_fc_7_U/detection_acc_weicux_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/detection_acc_0/insti_4_5/i_4_8/input_buffer_fc_7_U/detection_acc_weicux_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/detection_acc_0/insti_4_5/i_4_9/input_buffer_fc_6_U/detection_acc_weicux_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/detection_acc_0/insti_4_5/i_4_9/input_buffer_fc_6_U/detection_acc_weicux_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/detection_acc_0/insti_4_5/i_4_10/input_buffer_fc_5_U/detection_acc_weicux_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/detection_acc_0/insti_4_5/i_4_10/input_buffer_fc_5_U/detection_acc_weicux_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/detection_acc_0/insti_4_5/i_4_13/input_buffer_fc_4_U/detection_acc_weicux_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/detection_acc_0/insti_4_5/i_4_13/input_buffer_fc_4_U/detection_acc_weicux_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/detection_acc_0/insti_4_5/i_4_15/input_buffer_fc_3_U/detection_acc_weicux_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/detection_acc_0/insti_4_5/i_4_15/input_buffer_fc_3_U/detection_acc_weicux_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-6837' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.

Report RTL Partitions: 
+------+--------------------+------------+----------+
|      |RTL Partition       |Replication |Instances |
+------+--------------------+------------+----------+
|1     |pool__GB0           |           1|      3244|
|2     |pool__GB1           |           1|      8910|
|3     |detection_acc__GCB0 |           1|     26180|
|4     |detection_acc__GCB1 |           1|      5751|
|5     |detection_acc__GCB2 |           1|      7658|
|6     |detection_acc__GCB3 |           1|     10124|
|7     |design_1__GC0       |           1|     15156|
+------+--------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:43 ; elapsed = 00:02:55 . Memory (MB): peak = 1271.613 ; gain = 958.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:56 ; elapsed = 00:03:08 . Memory (MB): peak = 1410.426 ; gain = 1096.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+----------------------------------------------------+-----------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                         | RTL Object                                                                        | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------------------------------------+-----------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|detection_acc_inpmb6_ram:                           | ram_reg                                                                           | 2 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|detection_acc_inpmb6_ram:                           | ram_reg                                                                           | 2 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|detection_acc_outcCy_ram:                           | ram_reg                                                                           | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|detection_acc_outcCy_ram:                           | ram_reg                                                                           | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|detection_acc_outcCy_ram:                           | ram_reg                                                                           | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|detection_acc_outcCy_ram:                           | ram_reg                                                                           | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|detection_acc_outcCy_ram:                           | ram_reg                                                                           | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|detection_acc_outcCy_ram:                           | ram_reg                                                                           | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|detection_acc_outcCy_ram:                           | ram_reg                                                                           | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|detection_acc_outcCy_ram:                           | ram_reg                                                                           | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|detection_acc_outcCy_ram:                           | ram_reg                                                                           | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|detection_acc_outcCy_ram:                           | ram_reg                                                                           | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|detection_acc_outcCy_ram:                           | ram_reg                                                                           | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|detection_acc_outcCy_ram:                           | ram_reg                                                                           | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|detection_acc_outcCy_ram:                           | ram_reg                                                                           | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|detection_acc_outcCy_ram:                           | ram_reg                                                                           | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|detection_acc_outcCy_ram:                           | ram_reg                                                                           | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|detection_acc_outcCy_ram:                           | ram_reg                                                                           | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|detection_acc_outcCy_ram:                           | ram_reg                                                                           | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|detection_acc_outcCy_ram:                           | ram_reg                                                                           | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|detection_acc_outcCy_ram:                           | ram_reg                                                                           | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|detection_acc_outcCy_ram:                           | ram_reg                                                                           | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|detection_acc_outcCy_ram:                           | ram_reg                                                                           | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|detection_acc_outcCy_ram:                           | ram_reg                                                                           | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|detection_acc_outcCy_ram:                           | ram_reg                                                                           | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|detection_acc_outcCy_ram:                           | ram_reg                                                                           | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|grp_weight_load_fu_1439                             | weight_tmp_buffer_U/weight_load_weighdEe_ram_U/ram_reg                            | 4 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 0      | 1      | 
|design_1_i/detection_acc_0                          | grp_input_load_conv_fu_1788/input_tmp_buffer_U/input_load_conv_ibkb_ram_U/ram_reg | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|detection_acc_outcCy_ram:                           | ram_reg                                                                           | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|detection_acc_outcCy_ram:                           | ram_reg                                                                           | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|detection_acc_outcCy_ram:                           | ram_reg                                                                           | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|detection_acc_inpmb6_ram:                           | ram_reg                                                                           | 2 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|detection_acc_inpmb6_ram:                           | ram_reg                                                                           | 2 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|output_write_outpkbM_ram:                           | ram_reg                                                                           | 8 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 8      | 
|detection_acc_Input_r_m_axi_buffer__parameterized0: | mem_reg                                                                           | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|detection_acc_outcCy_ram:                           | ram_reg                                                                           | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|detection_acc_outcCy_ram:                           | ram_reg                                                                           | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|detection_acc_outcCy_ram:                           | ram_reg                                                                           | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|detection_acc_outcCy_ram:                           | ram_reg                                                                           | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|detection_acc_outcCy_ram:                           | ram_reg                                                                           | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|detection_acc_Beta_m_axi_buffer__parameterized0:    | mem_reg                                                                           | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|detection_acc_Weight_m_axi_buffer__parameterized0:  | mem_reg                                                                           | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|detection_acc_Output_r_m_axi_buffer:                | mem_reg                                                                           | 256 x 36(READ_FIRST)   | W |   | 256 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|detection_acc_outdgE_ram:                           | ram_reg                                                                           | 128 x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|detection_acc_outdgE_ram:                           | ram_reg                                                                           | 128 x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|detection_acc_outdgE_ram:                           | ram_reg                                                                           | 128 x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|detection_acc_outdgE_ram:                           | ram_reg                                                                           | 128 x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|detection_acc_outdgE_ram:                           | ram_reg                                                                           | 128 x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|detection_acc_outdgE_ram:                           | ram_reg                                                                           | 128 x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|detection_acc_outdgE_ram:                           | ram_reg                                                                           | 128 x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|detection_acc_outdgE_ram:                           | ram_reg                                                                           | 128 x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|detection_acc_weicux_ram:                           | ram_reg                                                                           | 512 x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|detection_acc_weicux_ram:                           | ram_reg                                                                           | 512 x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|detection_acc_weicux_ram:                           | ram_reg                                                                           | 512 x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|detection_acc_weicux_ram:                           | ram_reg                                                                           | 512 x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|detection_acc_weicux_ram:                           | ram_reg                                                                           | 512 x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|detection_acc_weicux_ram:                           | ram_reg                                                                           | 512 x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|detection_acc_weicux_ram:                           | ram_reg                                                                           | 512 x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|detection_acc_weicux_ram:                           | ram_reg                                                                           | 512 x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|detection_acc_weicux_ram:                           | ram_reg                                                                           | 512 x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|detection_acc_weicux_ram:                           | ram_reg                                                                           | 512 x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|detection_acc_weicux_ram:                           | ram_reg                                                                           | 512 x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|detection_acc_weicux_ram:                           | ram_reg                                                                           | 512 x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|detection_acc_weicux_ram:                           | ram_reg                                                                           | 512 x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|detection_acc_weicux_ram:                           | ram_reg                                                                           | 512 x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|detection_acc_weicux_ram:                           | ram_reg                                                                           | 512 x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|detection_acc_weicux_ram:                           | ram_reg                                                                           | 512 x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|input_load_conv_ibkb_ram:                           | ram_reg                                                                           | 1 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
+----------------------------------------------------+-----------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+-----------------+
|Module Name                                                                                                                                                  | RTL Object                                                                    | Inference      | Size (Depth x Width) | Primitives      | 
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+-----------------+
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_0_0_U/detection_acc_weiqcK_ram_U/ram_reg                      | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_0_1_U/detection_acc_weiqcK_ram_U/ram_reg                      | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_0_2_U/detection_acc_weiqcK_ram_U/ram_reg                      | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_0_3_U/detection_acc_weiqcK_ram_U/ram_reg                      | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_0_4_U/detection_acc_weiqcK_ram_U/ram_reg                      | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_0_5_U/detection_acc_weiqcK_ram_U/ram_reg                      | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_0_6_U/detection_acc_weiqcK_ram_U/ram_reg                      | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_0_7_U/detection_acc_weiqcK_ram_U/ram_reg                      | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_0_8_U/detection_acc_weiqcK_ram_U/ram_reg                      | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_0_9_U/detection_acc_weiqcK_ram_U/ram_reg                      | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_0_10_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_0_11_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_0_12_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_0_13_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_0_14_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_0_15_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_0_16_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_0_17_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_0_18_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_0_19_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_0_20_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_0_21_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_0_22_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_0_23_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_0_24_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_0_25_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_0_26_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_0_27_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_0_28_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_0_29_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_0_30_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_0_31_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_1_0_U/detection_acc_weiqcK_ram_U/ram_reg                      | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_1_1_U/detection_acc_weiqcK_ram_U/ram_reg                      | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_1_2_U/detection_acc_weiqcK_ram_U/ram_reg                      | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_1_3_U/detection_acc_weiqcK_ram_U/ram_reg                      | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_1_4_U/detection_acc_weiqcK_ram_U/ram_reg                      | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_1_5_U/detection_acc_weiqcK_ram_U/ram_reg                      | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_1_6_U/detection_acc_weiqcK_ram_U/ram_reg                      | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_1_7_U/detection_acc_weiqcK_ram_U/ram_reg                      | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_1_8_U/detection_acc_weiqcK_ram_U/ram_reg                      | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_1_9_U/detection_acc_weiqcK_ram_U/ram_reg                      | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_1_10_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_1_11_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_1_12_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_1_13_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_1_14_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_1_15_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_1_16_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_1_17_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_1_18_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_1_19_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_1_20_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_1_21_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_1_22_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_1_23_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_1_24_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_1_25_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_1_26_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_1_27_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_1_28_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_1_29_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_1_30_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_1_31_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_2_0_U/detection_acc_weiqcK_ram_U/ram_reg                      | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_2_1_U/detection_acc_weiqcK_ram_U/ram_reg                      | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_2_2_U/detection_acc_weiqcK_ram_U/ram_reg                      | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_2_3_U/detection_acc_weiqcK_ram_U/ram_reg                      | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_2_4_U/detection_acc_weiqcK_ram_U/ram_reg                      | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_2_5_U/detection_acc_weiqcK_ram_U/ram_reg                      | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_2_6_U/detection_acc_weiqcK_ram_U/ram_reg                      | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_2_7_U/detection_acc_weiqcK_ram_U/ram_reg                      | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_2_8_U/detection_acc_weiqcK_ram_U/ram_reg                      | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_2_9_U/detection_acc_weiqcK_ram_U/ram_reg                      | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_2_10_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_2_11_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_2_12_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_2_13_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_2_14_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_2_15_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_2_16_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_2_17_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_2_18_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_2_19_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_2_20_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_2_21_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_2_22_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_2_23_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_2_24_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_2_25_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_2_26_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_2_27_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_2_28_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_2_29_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_2_30_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_2_31_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_3_0_U/detection_acc_weiqcK_ram_U/ram_reg                      | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_3_1_U/detection_acc_weiqcK_ram_U/ram_reg                      | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_3_2_U/detection_acc_weiqcK_ram_U/ram_reg                      | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_3_3_U/detection_acc_weiqcK_ram_U/ram_reg                      | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_3_4_U/detection_acc_weiqcK_ram_U/ram_reg                      | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_3_5_U/detection_acc_weiqcK_ram_U/ram_reg                      | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_3_6_U/detection_acc_weiqcK_ram_U/ram_reg                      | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_3_7_U/detection_acc_weiqcK_ram_U/ram_reg                      | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_3_8_U/detection_acc_weiqcK_ram_U/ram_reg                      | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_3_9_U/detection_acc_weiqcK_ram_U/ram_reg                      | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_3_10_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_3_11_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_3_12_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_3_13_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_3_14_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_3_15_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_3_16_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_3_17_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_3_18_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_3_19_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_3_20_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_3_21_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_3_22_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_3_23_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_3_24_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_3_25_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_3_26_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_3_27_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_3_28_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_3_29_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_3_30_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|detection_acc__GCB0                                                                                                                                          | weight_buffer_V_3_31_U/detection_acc_weiqcK_ram_U/ram_reg                     | User Attribute | 32 x 8               | RAM16X1S x 16   | 
|axi_mem_intercon/\s00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst                 | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 5               | RAM32M x 1      | 
|axi_mem_intercon/\s00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst            | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 5               | RAM32M x 1      | 
|axi_mem_intercon/\s00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst    | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 1               | RAM32X1D x 1    | 
|axi_mem_intercon_1/\s00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst               | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 5               | RAM32M x 1      | 
|axi_mem_intercon_1/\s00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst          | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 5               | RAM32M x 1      | 
|axi_mem_intercon_1/\s00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst  | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 1               | RAM32X1D x 1    | 
|axi_mem_intercon_2/\s00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst               | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 5               | RAM32M x 1      | 
|axi_mem_intercon_2/\s00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst          | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 5               | RAM32M x 1      | 
|axi_mem_intercon_2/\s00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst  | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 1               | RAM32X1D x 1    | 
|axi_mem_intercon_3/\s00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst               | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 5               | RAM32M x 1      | 
|axi_mem_intercon_3/\s00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst          | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 5               | RAM32M x 1      | 
|axi_mem_intercon_3/\s00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst  | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 1               | RAM32X1D x 1    | 
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------+------------+----------+
|      |RTL Partition       |Replication |Instances |
+------+--------------------+------------+----------+
|1     |pool__GB0           |           1|      3243|
|2     |pool__GB1           |           1|      8910|
|3     |detection_acc__GCB0 |           1|     25542|
|4     |detection_acc__GCB1 |           1|      6427|
|5     |detection_acc__GCB2 |           1|      7346|
|6     |detection_acc__GCB3 |           1|      9444|
|7     |design_1__GC0       |           1|     15156|
+------+--------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:09 ; elapsed = 00:03:28 . Memory (MB): peak = 1428.203 ; gain = 1114.695
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------+------------+----------+
|      |RTL Partition       |Replication |Instances |
+------+--------------------+------------+----------+
|1     |pool__GB0           |           1|      2193|
|2     |pool__GB1           |           1|      3120|
|3     |detection_acc__GCB0 |           1|     15301|
|4     |detection_acc__GCB1 |           1|      3635|
|5     |detection_acc__GCB2 |           1|      4287|
|6     |detection_acc__GCB3 |           1|      5691|
|7     |design_1__GC0       |           1|      8864|
+------+--------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net instn_4_15991 is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net \inst/output_buffer_0_we0  is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net \inst/output_buffer_24_we0  is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net \inst/output_buffer_16_we0  is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net \inst/output_buffer_28_we1  is driving 52 big block pins (URAM, BRAM and DSP loads). Created 6 replicas of its driver. 
INFO: [Synth 8-6064] Net n_4_15734 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net \inst/output_buffer_8_we0  is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net \inst/grp_pool_fu_962_Input_0_address1 [5] is driving 31 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:1006]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:1007]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:4398]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:752]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:641]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.srcs/sources_1/bd/design_1/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5385]
INFO: [Common 17-14] Message 'Synth 8-5396' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:14 ; elapsed = 00:03:33 . Memory (MB): peak = 1437.051 ; gain = 1123.543
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:14 ; elapsed = 00:03:33 . Memory (MB): peak = 1437.051 ; gain = 1123.543
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:21 ; elapsed = 00:03:40 . Memory (MB): peak = 1437.051 ; gain = 1123.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:21 ; elapsed = 00:03:40 . Memory (MB): peak = 1437.051 ; gain = 1123.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:22 ; elapsed = 00:03:41 . Memory (MB): peak = 1437.051 ; gain = 1123.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:22 ; elapsed = 00:03:41 . Memory (MB): peak = 1437.051 ; gain = 1123.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+-------------------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name                      | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-------------------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | USE_RTL_FIFO.data_srl_reg[31] | 30     | 30         | 0      | 30      | 0      | 0      | 0      | 
|dsrl__1     | mem_reg[4]                    | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__2     | mem_reg[4]                    | 64     | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__3     | mem_reg[14]                   | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__4     | mem_reg[4]                    | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__5     | mem_reg[4]                    | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__6     | mem_reg[4]                    | 64     | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__7     | mem_reg[14]                   | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__8     | mem_reg[4]                    | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__9     | mem_reg[4]                    | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__10    | mem_reg[4]                    | 64     | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__11    | mem_reg[14]                   | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__12    | mem_reg[4]                    | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__13    | mem_reg[4]                    | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__14    | mem_reg[4]                    | 64     | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__15    | mem_reg[14]                   | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__16    | mem_reg[4]                    | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__17    | memory_reg[3]                 | 20     | 20         | 20     | 0       | 0      | 0      | 0      | 
|dsrl__18    | memory_reg[3]                 | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__19    | memory_reg[31]                | 34     | 34         | 0      | 34      | 0      | 0      | 0      | 
|dsrl__20    | memory_reg[31]                | 13     | 13         | 0      | 13      | 0      | 0      | 0      | 
+------------+-------------------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BIBUF      |   130|
|2     |BUFG       |     1|
|3     |CARRY4     |  1857|
|4     |DSP48E1    |     1|
|5     |DSP48E1_1  |     2|
|6     |DSP48E1_10 |     8|
|7     |DSP48E1_11 |    16|
|8     |DSP48E1_12 |     1|
|9     |DSP48E1_13 |     1|
|10    |DSP48E1_3  |    64|
|11    |DSP48E1_4  |     8|
|12    |DSP48E1_5  |     5|
|13    |DSP48E1_6  |    12|
|14    |DSP48E1_7  |    14|
|15    |DSP48E1_8  |     8|
|16    |DSP48E1_9  |    38|
|17    |LUT1       |   807|
|18    |LUT2       |  2529|
|19    |LUT3       |  5719|
|20    |LUT4       |  3859|
|21    |LUT5       |  3076|
|22    |LUT6       |  4939|
|23    |MUXF7      |   255|
|24    |MUXF8      |     2|
|25    |PS7        |     1|
|26    |RAM16X1S   |  2048|
|27    |RAM32M     |     8|
|28    |RAM32X1D   |     4|
|29    |RAMB18E1   |     4|
|30    |RAMB18E1_1 |     1|
|31    |RAMB18E1_2 |     4|
|32    |RAMB18E1_3 |    24|
|33    |RAMB36E1   |    32|
|34    |RAMB36E1_1 |     1|
|35    |RAMB36E1_3 |     1|
|36    |RAMB36E1_4 |     8|
|37    |SRL16      |     1|
|38    |SRL16E     |   270|
|39    |SRLC32E    |   239|
|40    |FDCE       |   276|
|41    |FDPE       |   132|
|42    |FDR        |     8|
|43    |FDRE       | 16850|
|44    |FDSE       |    69|
+------+-----------+------+

Report Instance Areas: 
+------+------------------------------------------------------------------------------------+----------------------------------------------------------------------+------+
|      |Instance                                                                            |Module                                                                |Cells |
+------+------------------------------------------------------------------------------------+----------------------------------------------------------------------+------+
|1     |top                                                                                 |                                                                      | 43333|
|2     |  design_1_i                                                                        |design_1                                                              | 43333|
|3     |    detection_acc_0                                                                 |design_1_detection_acc_0_0                                            | 34441|
|4     |      inst                                                                          |detection_acc                                                         | 34299|
|5     |        beta_buffer_U                                                               |input_load_conv_ibkb                                                  |     1|
|6     |          input_load_conv_ibkb_ram_U                                                |input_load_conv_ibkb_ram_557                                          |     1|
|7     |        detection_acc_Beta_m_axi_U                                                  |detection_acc_Beta_m_axi                                              |  1153|
|8     |          bus_read                                                                  |detection_acc_Beta_m_axi_read                                         |  1153|
|9     |            buff_rdata                                                              |detection_acc_Beta_m_axi_buffer__parameterized0                       |   172|
|10    |            fifo_rctl                                                               |detection_acc_Beta_m_axi_fifo__parameterized1                         |    66|
|11    |            fifo_rreq                                                               |detection_acc_Beta_m_axi_fifo__parameterized0                         |   188|
|12    |            rs_rdata                                                                |detection_acc_Beta_m_axi_reg_slice__parameterized0                    |   120|
|13    |            rs_rreq                                                                 |detection_acc_Beta_m_axi_reg_slice                                    |   194|
|14    |        detection_acc_CRTL_BUS_s_axi_U                                              |detection_acc_CRTL_BUS_s_axi                                          |  1357|
|15    |        detection_acc_Input_r_m_axi_U                                               |detection_acc_Input_r_m_axi                                           |  1092|
|16    |          bus_read                                                                  |detection_acc_Input_r_m_axi_read                                      |  1092|
|17    |            buff_rdata                                                              |detection_acc_Input_r_m_axi_buffer__parameterized0                    |   173|
|18    |            fifo_rctl                                                               |detection_acc_Input_r_m_axi_fifo__parameterized1                      |    67|
|19    |            fifo_rreq                                                               |detection_acc_Input_r_m_axi_fifo__parameterized0                      |   192|
|20    |            rs_rdata                                                                |detection_acc_Input_r_m_axi_reg_slice__parameterized0                 |   124|
|21    |            rs_rreq                                                                 |detection_acc_Input_r_m_axi_reg_slice                                 |   122|
|22    |        detection_acc_Output_r_m_axi_U                                              |detection_acc_Output_r_m_axi                                          |  1106|
|23    |          bus_read                                                                  |detection_acc_Output_r_m_axi_read                                     |    39|
|24    |            buff_rdata                                                              |detection_acc_Output_r_m_axi_buffer__parameterized0                   |    32|
|25    |            rs_rdata                                                                |detection_acc_Output_r_m_axi_reg_slice__parameterized0                |     6|
|26    |          bus_write                                                                 |detection_acc_Output_r_m_axi_write                                    |  1046|
|27    |            buff_wdata                                                              |detection_acc_Output_r_m_axi_buffer                                   |   181|
|28    |            \bus_equal_gen.fifo_burst                                               |detection_acc_Output_r_m_axi_fifo                                     |    68|
|29    |            fifo_resp                                                               |detection_acc_Output_r_m_axi_fifo__parameterized1                     |    26|
|30    |            fifo_resp_to_user                                                       |detection_acc_Output_r_m_axi_fifo__parameterized2                     |    20|
|31    |            fifo_wreq                                                               |detection_acc_Output_r_m_axi_fifo__parameterized0                     |   190|
|32    |            rs_wreq                                                                 |detection_acc_Output_r_m_axi_reg_slice                                |   111|
|33    |          wreq_throttl                                                              |detection_acc_Output_r_m_axi_throttl                                  |    21|
|34    |        detection_acc_Weight_m_axi_U                                                |detection_acc_Weight_m_axi                                            |  1066|
|35    |          bus_read                                                                  |detection_acc_Weight_m_axi_read                                       |  1066|
|36    |            buff_rdata                                                              |detection_acc_Weight_m_axi_buffer__parameterized0                     |   173|
|37    |            fifo_rctl                                                               |detection_acc_Weight_m_axi_fifo__parameterized1                       |    66|
|38    |            fifo_rreq                                                               |detection_acc_Weight_m_axi_fifo__parameterized0                       |   193|
|39    |            rs_rdata                                                                |detection_acc_Weight_m_axi_reg_slice__parameterized0                  |   110|
|40    |            rs_rreq                                                                 |detection_acc_Weight_m_axi_reg_slice                                  |   111|
|41    |        grp_conv_fu_1033                                                            |conv                                                                  |  5651|
|42    |          detection_acc_macibs_U210                                                 |detection_acc_macibs                                                  |    10|
|43    |            detection_acc_macibs_DSP48_0_U                                          |detection_acc_macibs_DSP48_0_556                                      |    10|
|44    |          detection_acc_macibs_U211                                                 |detection_acc_macibs_520                                              |     9|
|45    |            detection_acc_macibs_DSP48_0_U                                          |detection_acc_macibs_DSP48_0_555                                      |     9|
|46    |          detection_acc_macibs_U212                                                 |detection_acc_macibs_521                                              |     9|
|47    |            detection_acc_macibs_DSP48_0_U                                          |detection_acc_macibs_DSP48_0_554                                      |     9|
|48    |          detection_acc_macibs_U213                                                 |detection_acc_macibs_522                                              |     9|
|49    |            detection_acc_macibs_DSP48_0_U                                          |detection_acc_macibs_DSP48_0_553                                      |     9|
|50    |          detection_acc_macibs_U214                                                 |detection_acc_macibs_523                                              |     9|
|51    |            detection_acc_macibs_DSP48_0_U                                          |detection_acc_macibs_DSP48_0_552                                      |     9|
|52    |          detection_acc_macibs_U215                                                 |detection_acc_macibs_524                                              |     9|
|53    |            detection_acc_macibs_DSP48_0_U                                          |detection_acc_macibs_DSP48_0_551                                      |     9|
|54    |          detection_acc_macibs_U216                                                 |detection_acc_macibs_525                                              |     9|
|55    |            detection_acc_macibs_DSP48_0_U                                          |detection_acc_macibs_DSP48_0_550                                      |     9|
|56    |          detection_acc_macibs_U217                                                 |detection_acc_macibs_526                                              |     9|
|57    |            detection_acc_macibs_DSP48_0_U                                          |detection_acc_macibs_DSP48_0_549                                      |     9|
|58    |          detection_acc_macibs_U218                                                 |detection_acc_macibs_527                                              |    18|
|59    |            detection_acc_macibs_DSP48_0_U                                          |detection_acc_macibs_DSP48_0_548                                      |    18|
|60    |          detection_acc_macibs_U219                                                 |detection_acc_macibs_528                                              |    18|
|61    |            detection_acc_macibs_DSP48_0_U                                          |detection_acc_macibs_DSP48_0_547                                      |    18|
|62    |          detection_acc_macibs_U220                                                 |detection_acc_macibs_529                                              |    18|
|63    |            detection_acc_macibs_DSP48_0_U                                          |detection_acc_macibs_DSP48_0_546                                      |    18|
|64    |          detection_acc_macibs_U221                                                 |detection_acc_macibs_530                                              |    18|
|65    |            detection_acc_macibs_DSP48_0_U                                          |detection_acc_macibs_DSP48_0_545                                      |    18|
|66    |          detection_acc_macibs_U222                                                 |detection_acc_macibs_531                                              |    18|
|67    |            detection_acc_macibs_DSP48_0_U                                          |detection_acc_macibs_DSP48_0_544                                      |    18|
|68    |          detection_acc_macibs_U223                                                 |detection_acc_macibs_532                                              |    18|
|69    |            detection_acc_macibs_DSP48_0_U                                          |detection_acc_macibs_DSP48_0_543                                      |    18|
|70    |          detection_acc_macibs_U224                                                 |detection_acc_macibs_533                                              |    19|
|71    |            detection_acc_macibs_DSP48_0_U                                          |detection_acc_macibs_DSP48_0_542                                      |    19|
|72    |          detection_acc_macibs_U225                                                 |detection_acc_macibs_534                                              |    19|
|73    |            detection_acc_macibs_DSP48_0_U                                          |detection_acc_macibs_DSP48_0                                          |    19|
|74    |          detection_acc_mulfYi_U200                                                 |detection_acc_mulfYi                                                  |   213|
|75    |            detection_acc_mulfYi_MulnS_2_U                                          |detection_acc_mulfYi_MulnS_2                                          |   213|
|76    |          detection_acc_mulg8j_U201                                                 |detection_acc_mulg8j                                                  |   156|
|77    |            detection_acc_mulg8j_MulnS_3_U                                          |detection_acc_mulg8j_MulnS_3                                          |   156|
|78    |          detection_acc_muxhbi_U202                                                 |detection_acc_muxhbi                                                  |     8|
|79    |          detection_acc_muxhbi_U203                                                 |detection_acc_muxhbi_535                                              |     8|
|80    |          detection_acc_muxhbi_U204                                                 |detection_acc_muxhbi_536                                              |     8|
|81    |          detection_acc_muxhbi_U205                                                 |detection_acc_muxhbi_537                                              |     8|
|82    |          detection_acc_muxhbi_U206                                                 |detection_acc_muxhbi_538                                              |     8|
|83    |          detection_acc_muxhbi_U207                                                 |detection_acc_muxhbi_539                                              |     8|
|84    |          detection_acc_muxhbi_U208                                                 |detection_acc_muxhbi_540                                              |     8|
|85    |          detection_acc_muxhbi_U209                                                 |detection_acc_muxhbi_541                                              |     8|
|86    |          grp_copy_local_beta_fu_2784                                               |copy_local_beta                                                       |   787|
|87    |        grp_fc_fu_1882                                                              |fc                                                                    |   968|
|88    |        grp_input_load_conv_fu_1788                                                 |input_load_conv                                                       |  1882|
|89    |          detection_acc_mulcud_U1                                                   |detection_acc_mulcud_517                                              |   328|
|90    |            detection_acc_mulcud_MulnS_0_U                                          |detection_acc_mulcud_MulnS_0_519                                      |   328|
|91    |          input_tmp_buffer_U                                                        |input_load_conv_ibkb_518                                              |    45|
|92    |            input_load_conv_ibkb_ram_U                                              |input_load_conv_ibkb_ram                                              |    45|
|93    |        grp_output_write_fc_fu_1963                                                 |output_write_fc                                                       |   234|
|94    |          detection_acc_muxjbC_U555                                                 |detection_acc_muxjbC                                                  |    96|
|95    |        grp_output_write_fu_1709                                                    |output_write                                                          |  2644|
|96    |          detection_acc_mulcud_U502                                                 |detection_acc_mulcud_515                                              |   343|
|97    |            detection_acc_mulcud_MulnS_0_U                                          |detection_acc_mulcud_MulnS_0_516                                      |   343|
|98    |          output_tmp_buffer_U                                                       |output_write_outpkbM                                                  |    28|
|99    |            output_write_outpkbM_ram_U                                              |output_write_outpkbM_ram                                              |    28|
|100   |        grp_pool_fu_962                                                             |pool                                                                  |  4185|
|101   |        grp_relu_fc_fu_1941                                                         |relu_fc                                                               |   274|
|102   |        grp_relu_fu_1810                                                            |relu                                                                  |  1738|
|103   |        grp_weight_load_fc_fu_1987                                                  |weight_load_fc                                                        |   202|
|104   |        grp_weight_load_fu_1439                                                     |weight_load                                                           |  3157|
|105   |          detection_acc_mulcud_U15                                                  |detection_acc_mulcud                                                  |   340|
|106   |            detection_acc_mulcud_MulnS_0_U                                          |detection_acc_mulcud_MulnS_0                                          |   340|
|107   |          detection_acc_muleOg_U16                                                  |detection_acc_muleOg                                                  |   266|
|108   |            detection_acc_muleOg_MulnS_1_U                                          |detection_acc_muleOg_MulnS_1                                          |   266|
|109   |          weight_tmp_buffer_U                                                       |weight_load_weighdEe                                                  |    15|
|110   |            weight_load_weighdEe_ram_U                                              |weight_load_weighdEe_ram                                              |    15|
|111   |        input_buffer_V_0_U                                                          |detection_acc_inpmb6                                                  |     1|
|112   |          detection_acc_inpmb6_ram_U                                                |detection_acc_inpmb6_ram_514                                          |     1|
|113   |        input_buffer_V_1_U                                                          |detection_acc_inpmb6_149                                              |     1|
|114   |          detection_acc_inpmb6_ram_U                                                |detection_acc_inpmb6_ram_513                                          |     1|
|115   |        input_buffer_V_2_U                                                          |detection_acc_inpmb6_150                                              |     1|
|116   |          detection_acc_inpmb6_ram_U                                                |detection_acc_inpmb6_ram_512                                          |     1|
|117   |        input_buffer_V_3_U                                                          |detection_acc_inpmb6_151                                              |     1|
|118   |          detection_acc_inpmb6_ram_U                                                |detection_acc_inpmb6_ram                                              |     1|
|119   |        input_buffer_fc_0_U                                                         |detection_acc_weicux                                                  |     1|
|120   |          detection_acc_weicux_ram_U                                                |detection_acc_weicux_ram_511                                          |     1|
|121   |        input_buffer_fc_1_U                                                         |detection_acc_weicux_152                                              |     1|
|122   |          detection_acc_weicux_ram_U                                                |detection_acc_weicux_ram_510                                          |     1|
|123   |        input_buffer_fc_2_U                                                         |detection_acc_weicux_153                                              |     1|
|124   |          detection_acc_weicux_ram_U                                                |detection_acc_weicux_ram_509                                          |     1|
|125   |        input_buffer_fc_3_U                                                         |detection_acc_weicux_154                                              |     1|
|126   |          detection_acc_weicux_ram_U                                                |detection_acc_weicux_ram_508                                          |     1|
|127   |        input_buffer_fc_4_U                                                         |detection_acc_weicux_155                                              |     1|
|128   |          detection_acc_weicux_ram_U                                                |detection_acc_weicux_ram_507                                          |     1|
|129   |        input_buffer_fc_5_U                                                         |detection_acc_weicux_156                                              |     1|
|130   |          detection_acc_weicux_ram_U                                                |detection_acc_weicux_ram_506                                          |     1|
|131   |        input_buffer_fc_6_U                                                         |detection_acc_weicux_157                                              |     1|
|132   |          detection_acc_weicux_ram_U                                                |detection_acc_weicux_ram_505                                          |     1|
|133   |        input_buffer_fc_7_U                                                         |detection_acc_weicux_158                                              |     1|
|134   |          detection_acc_weicux_ram_U                                                |detection_acc_weicux_ram_504                                          |     1|
|135   |        output_buffer_0_U                                                           |detection_acc_outcCy                                                  |    75|
|136   |          detection_acc_outcCy_ram_U                                                |detection_acc_outcCy_ram_503                                          |    75|
|137   |        output_buffer_10_U                                                          |detection_acc_outcCy_159                                              |    37|
|138   |          detection_acc_outcCy_ram_U                                                |detection_acc_outcCy_ram_502                                          |    37|
|139   |        output_buffer_11_U                                                          |detection_acc_outcCy_160                                              |    37|
|140   |          detection_acc_outcCy_ram_U                                                |detection_acc_outcCy_ram_501                                          |    37|
|141   |        output_buffer_12_U                                                          |detection_acc_outcCy_161                                              |    37|
|142   |          detection_acc_outcCy_ram_U                                                |detection_acc_outcCy_ram_500                                          |    37|
|143   |        output_buffer_13_U                                                          |detection_acc_outcCy_162                                              |    37|
|144   |          detection_acc_outcCy_ram_U                                                |detection_acc_outcCy_ram_499                                          |    37|
|145   |        output_buffer_14_U                                                          |detection_acc_outcCy_163                                              |    37|
|146   |          detection_acc_outcCy_ram_U                                                |detection_acc_outcCy_ram_498                                          |    37|
|147   |        output_buffer_15_U                                                          |detection_acc_outcCy_164                                              |    37|
|148   |          detection_acc_outcCy_ram_U                                                |detection_acc_outcCy_ram_497                                          |    37|
|149   |        output_buffer_16_U                                                          |detection_acc_outcCy_165                                              |    37|
|150   |          detection_acc_outcCy_ram_U                                                |detection_acc_outcCy_ram_496                                          |    37|
|151   |        output_buffer_17_U                                                          |detection_acc_outcCy_166                                              |    37|
|152   |          detection_acc_outcCy_ram_U                                                |detection_acc_outcCy_ram_495                                          |    37|
|153   |        output_buffer_18_U                                                          |detection_acc_outcCy_167                                              |    37|
|154   |          detection_acc_outcCy_ram_U                                                |detection_acc_outcCy_ram_494                                          |    37|
|155   |        output_buffer_19_U                                                          |detection_acc_outcCy_168                                              |    38|
|156   |          detection_acc_outcCy_ram_U                                                |detection_acc_outcCy_ram_493                                          |    38|
|157   |        output_buffer_1_U                                                           |detection_acc_outcCy_169                                              |    74|
|158   |          detection_acc_outcCy_ram_U                                                |detection_acc_outcCy_ram_492                                          |    74|
|159   |        output_buffer_20_U                                                          |detection_acc_outcCy_170                                              |    37|
|160   |          detection_acc_outcCy_ram_U                                                |detection_acc_outcCy_ram_491                                          |    37|
|161   |        output_buffer_21_U                                                          |detection_acc_outcCy_171                                              |    37|
|162   |          detection_acc_outcCy_ram_U                                                |detection_acc_outcCy_ram_490                                          |    37|
|163   |        output_buffer_22_U                                                          |detection_acc_outcCy_172                                              |    37|
|164   |          detection_acc_outcCy_ram_U                                                |detection_acc_outcCy_ram_489                                          |    37|
|165   |        output_buffer_23_U                                                          |detection_acc_outcCy_173                                              |    37|
|166   |          detection_acc_outcCy_ram_U                                                |detection_acc_outcCy_ram_488                                          |    37|
|167   |        output_buffer_24_U                                                          |detection_acc_outcCy_174                                              |    37|
|168   |          detection_acc_outcCy_ram_U                                                |detection_acc_outcCy_ram_487                                          |    37|
|169   |        output_buffer_25_U                                                          |detection_acc_outcCy_175                                              |    37|
|170   |          detection_acc_outcCy_ram_U                                                |detection_acc_outcCy_ram_486                                          |    37|
|171   |        output_buffer_26_U                                                          |detection_acc_outcCy_176                                              |    37|
|172   |          detection_acc_outcCy_ram_U                                                |detection_acc_outcCy_ram_485                                          |    37|
|173   |        output_buffer_27_U                                                          |detection_acc_outcCy_177                                              |    37|
|174   |          detection_acc_outcCy_ram_U                                                |detection_acc_outcCy_ram_484                                          |    37|
|175   |        output_buffer_28_U                                                          |detection_acc_outcCy_178                                              |    37|
|176   |          detection_acc_outcCy_ram_U                                                |detection_acc_outcCy_ram_483                                          |    37|
|177   |        output_buffer_29_U                                                          |detection_acc_outcCy_179                                              |    37|
|178   |          detection_acc_outcCy_ram_U                                                |detection_acc_outcCy_ram_482                                          |    37|
|179   |        output_buffer_2_U                                                           |detection_acc_outcCy_180                                              |    54|
|180   |          detection_acc_outcCy_ram_U                                                |detection_acc_outcCy_ram_481                                          |    54|
|181   |        output_buffer_30_U                                                          |detection_acc_outcCy_181                                              |    38|
|182   |          detection_acc_outcCy_ram_U                                                |detection_acc_outcCy_ram_480                                          |    38|
|183   |        output_buffer_31_U                                                          |detection_acc_outcCy_182                                              |    37|
|184   |          detection_acc_outcCy_ram_U                                                |detection_acc_outcCy_ram_479                                          |    37|
|185   |        output_buffer_3_U                                                           |detection_acc_outcCy_183                                              |    54|
|186   |          detection_acc_outcCy_ram_U                                                |detection_acc_outcCy_ram_478                                          |    54|
|187   |        output_buffer_4_U                                                           |detection_acc_outcCy_184                                              |    54|
|188   |          detection_acc_outcCy_ram_U                                                |detection_acc_outcCy_ram_477                                          |    54|
|189   |        output_buffer_5_U                                                           |detection_acc_outcCy_185                                              |    54|
|190   |          detection_acc_outcCy_ram_U                                                |detection_acc_outcCy_ram_476                                          |    54|
|191   |        output_buffer_6_U                                                           |detection_acc_outcCy_186                                              |    54|
|192   |          detection_acc_outcCy_ram_U                                                |detection_acc_outcCy_ram_475                                          |    54|
|193   |        output_buffer_7_U                                                           |detection_acc_outcCy_187                                              |    54|
|194   |          detection_acc_outcCy_ram_U                                                |detection_acc_outcCy_ram_474                                          |    54|
|195   |        output_buffer_8_U                                                           |detection_acc_outcCy_188                                              |    37|
|196   |          detection_acc_outcCy_ram_U                                                |detection_acc_outcCy_ram_473                                          |    37|
|197   |        output_buffer_9_U                                                           |detection_acc_outcCy_189                                              |    38|
|198   |          detection_acc_outcCy_ram_U                                                |detection_acc_outcCy_ram                                              |    38|
|199   |        output_buffer_fc_0_U                                                        |detection_acc_outdgE                                                  |     2|
|200   |          detection_acc_outdgE_ram_U                                                |detection_acc_outdgE_ram_472                                          |     2|
|201   |        output_buffer_fc_1_U                                                        |detection_acc_outdgE_190                                              |     1|
|202   |          detection_acc_outdgE_ram_U                                                |detection_acc_outdgE_ram_471                                          |     1|
|203   |        output_buffer_fc_2_U                                                        |detection_acc_outdgE_191                                              |     1|
|204   |          detection_acc_outdgE_ram_U                                                |detection_acc_outdgE_ram_470                                          |     1|
|205   |        output_buffer_fc_3_U                                                        |detection_acc_outdgE_192                                              |     1|
|206   |          detection_acc_outdgE_ram_U                                                |detection_acc_outdgE_ram_469                                          |     1|
|207   |        output_buffer_fc_4_U                                                        |detection_acc_outdgE_193                                              |     1|
|208   |          detection_acc_outdgE_ram_U                                                |detection_acc_outdgE_ram_468                                          |     1|
|209   |        output_buffer_fc_5_U                                                        |detection_acc_outdgE_194                                              |     1|
|210   |          detection_acc_outdgE_ram_U                                                |detection_acc_outdgE_ram_467                                          |     1|
|211   |        output_buffer_fc_6_U                                                        |detection_acc_outdgE_195                                              |     1|
|212   |          detection_acc_outdgE_ram_U                                                |detection_acc_outdgE_ram_466                                          |     1|
|213   |        output_buffer_fc_7_U                                                        |detection_acc_outdgE_196                                              |     1|
|214   |          detection_acc_outdgE_ram_U                                                |detection_acc_outdgE_ram                                              |     1|
|215   |        weight_buffer_V_0_0_U                                                       |detection_acc_weiqcK                                                  |    32|
|216   |          detection_acc_weiqcK_ram_U                                                |detection_acc_weiqcK_ram_465                                          |    32|
|217   |        weight_buffer_V_0_10_U                                                      |detection_acc_weiqcK_197                                              |    32|
|218   |          detection_acc_weiqcK_ram_U                                                |detection_acc_weiqcK_ram_464                                          |    32|
|219   |        weight_buffer_V_0_11_U                                                      |detection_acc_weiqcK_198                                              |    32|
|220   |          detection_acc_weiqcK_ram_U                                                |detection_acc_weiqcK_ram_463                                          |    32|
|221   |        weight_buffer_V_0_12_U                                                      |detection_acc_weiqcK_199                                              |    32|
|222   |          detection_acc_weiqcK_ram_U                                                |detection_acc_weiqcK_ram_462                                          |    32|
|223   |        weight_buffer_V_0_13_U                                                      |detection_acc_weiqcK_200                                              |    32|
|224   |          detection_acc_weiqcK_ram_U                                                |detection_acc_weiqcK_ram_461                                          |    32|
|225   |        weight_buffer_V_0_14_U                                                      |detection_acc_weiqcK_201                                              |    32|
|226   |          detection_acc_weiqcK_ram_U                                                |detection_acc_weiqcK_ram_460                                          |    32|
|227   |        weight_buffer_V_0_15_U                                                      |detection_acc_weiqcK_202                                              |    32|
|228   |          detection_acc_weiqcK_ram_U                                                |detection_acc_weiqcK_ram_459                                          |    32|
|229   |        weight_buffer_V_0_16_U                                                      |detection_acc_weiqcK_203                                              |    32|
|230   |          detection_acc_weiqcK_ram_U                                                |detection_acc_weiqcK_ram_458                                          |    32|
|231   |        weight_buffer_V_0_17_U                                                      |detection_acc_weiqcK_204                                              |    32|
|232   |          detection_acc_weiqcK_ram_U                                                |detection_acc_weiqcK_ram_457                                          |    32|
|233   |        weight_buffer_V_0_18_U                                                      |detection_acc_weiqcK_205                                              |    32|
|234   |          detection_acc_weiqcK_ram_U                                                |detection_acc_weiqcK_ram_456                                          |    32|
|235   |        weight_buffer_V_0_19_U                                                      |detection_acc_weiqcK_206                                              |    32|
|236   |          detection_acc_weiqcK_ram_U                                                |detection_acc_weiqcK_ram_455                                          |    32|
|237   |        weight_buffer_V_0_1_U                                                       |detection_acc_weiqcK_207                                              |    32|
|238   |          detection_acc_weiqcK_ram_U                                                |detection_acc_weiqcK_ram_454                                          |    32|
|239   |        weight_buffer_V_0_20_U                                                      |detection_acc_weiqcK_208                                              |    32|
|240   |          detection_acc_weiqcK_ram_U                                                |detection_acc_weiqcK_ram_453                                          |    32|
|241   |        weight_buffer_V_0_21_U                                                      |detection_acc_weiqcK_209                                              |    32|
|242   |          detection_acc_weiqcK_ram_U                                                |detection_acc_weiqcK_ram_452                                          |    32|
|243   |        weight_buffer_V_0_22_U                                                      |detection_acc_weiqcK_210                                              |    32|
|244   |          detection_acc_weiqcK_ram_U                                                |detection_acc_weiqcK_ram_451                                          |    32|
|245   |        weight_buffer_V_0_23_U                                                      |detection_acc_weiqcK_211                                              |    32|
|246   |          detection_acc_weiqcK_ram_U                                                |detection_acc_weiqcK_ram_450                                          |    32|
|247   |        weight_buffer_V_0_24_U                                                      |detection_acc_weiqcK_212                                              |    32|
|248   |          detection_acc_weiqcK_ram_U                                                |detection_acc_weiqcK_ram_449                                          |    32|
|249   |        weight_buffer_V_0_25_U                                                      |detection_acc_weiqcK_213                                              |    32|
|250   |          detection_acc_weiqcK_ram_U                                                |detection_acc_weiqcK_ram_448                                          |    32|
|251   |        weight_buffer_V_0_26_U                                                      |detection_acc_weiqcK_214                                              |    32|
|252   |          detection_acc_weiqcK_ram_U                                                |detection_acc_weiqcK_ram_447                                          |    32|
|253   |        weight_buffer_V_0_27_U                                                      |detection_acc_weiqcK_215                                              |    32|
|254   |          detection_acc_weiqcK_ram_U                                                |detection_acc_weiqcK_ram_446                                          |    32|
|255   |        weight_buffer_V_0_28_U                                                      |detection_acc_weiqcK_216                                              |    32|
|256   |          detection_acc_weiqcK_ram_U                                                |detection_acc_weiqcK_ram_445                                          |    32|
|257   |        weight_buffer_V_0_29_U                                                      |detection_acc_weiqcK_217                                              |    32|
|258   |          detection_acc_weiqcK_ram_U                                                |detection_acc_weiqcK_ram_444                                          |    32|
|259   |        weight_buffer_V_0_2_U                                                       |detection_acc_weiqcK_218                                              |    32|
|260   |          detection_acc_weiqcK_ram_U                                                |detection_acc_weiqcK_ram_443                                          |    32|
|261   |        weight_buffer_V_0_30_U                                                      |detection_acc_weiqcK_219                                              |    32|
|262   |          detection_acc_weiqcK_ram_U                                                |detection_acc_weiqcK_ram_442                                          |    32|
|263   |        weight_buffer_V_0_31_U                                                      |detection_acc_weiqcK_220                                              |    32|
|264   |          detection_acc_weiqcK_ram_U                                                |detection_acc_weiqcK_ram_441                                          |    32|
|265   |        weight_buffer_V_0_3_U                                                       |detection_acc_weiqcK_221                                              |    32|
|266   |          detection_acc_weiqcK_ram_U                                                |detection_acc_weiqcK_ram_440                                          |    32|
|267   |        weight_buffer_V_0_4_U                                                       |detection_acc_weiqcK_222                                              |    32|
|268   |          detection_acc_weiqcK_ram_U                                                |detection_acc_weiqcK_ram_439                                          |    32|
|269   |        weight_buffer_V_0_5_U                                                       |detection_acc_weiqcK_223                                              |    32|
|270   |          detection_acc_weiqcK_ram_U                                                |detection_acc_weiqcK_ram_438                                          |    32|
|271   |        weight_buffer_V_0_6_U                                                       |detection_acc_weiqcK_224                                              |    32|
|272   |          detection_acc_weiqcK_ram_U                                                |detection_acc_weiqcK_ram_437                                          |    32|
|273   |        weight_buffer_V_0_7_U                                                       |detection_acc_weiqcK_225                                              |    32|
|274   |          detection_acc_weiqcK_ram_U                                                |detection_acc_weiqcK_ram_436                                          |    32|
|275   |        weight_buffer_V_0_8_U                                                       |detection_acc_weiqcK_226                                              |    32|
|276   |          detection_acc_weiqcK_ram_U                                                |detection_acc_weiqcK_ram_435                                          |    32|
|277   |        weight_buffer_V_0_9_U                                                       |detection_acc_weiqcK_227                                              |    32|
|278   |          detection_acc_weiqcK_ram_U                                                |detection_acc_weiqcK_ram_434                                          |    32|
|279   |        weight_buffer_V_1_0_U                                                       |detection_acc_weiqcK_228                                              |    32|
|280   |          detection_acc_weiqcK_ram_U                                                |detection_acc_weiqcK_ram_433                                          |    32|
|281   |        weight_buffer_V_1_10_U                                                      |detection_acc_weiqcK_229                                              |    32|
|282   |          detection_acc_weiqcK_ram_U                                                |detection_acc_weiqcK_ram_432                                          |    32|
|283   |        weight_buffer_V_1_11_U                                                      |detection_acc_weiqcK_230                                              |    32|
|284   |          detection_acc_weiqcK_ram_U                                                |detection_acc_weiqcK_ram_431                                          |    32|
|285   |        weight_buffer_V_1_12_U                                                      |detection_acc_weiqcK_231                                              |    32|
|286   |          detection_acc_weiqcK_ram_U                                                |detection_acc_weiqcK_ram_430                                          |    32|
|287   |        weight_buffer_V_1_13_U                                                      |detection_acc_weiqcK_232                                              |    32|
|288   |          detection_acc_weiqcK_ram_U                                                |detection_acc_weiqcK_ram_429                                          |    32|
|289   |        weight_buffer_V_1_14_U                                                      |detection_acc_weiqcK_233                                              |    32|
|290   |          detection_acc_weiqcK_ram_U                                                |detection_acc_weiqcK_ram_428                                          |    32|
|291   |        weight_buffer_V_1_15_U                                                      |detection_acc_weiqcK_234                                              |    32|
|292   |          detection_acc_weiqcK_ram_U                                                |detection_acc_weiqcK_ram_427                                          |    32|
|293   |        weight_buffer_V_1_16_U                                                      |detection_acc_weiqcK_235                                              |    32|
|294   |          detection_acc_weiqcK_ram_U                                                |detection_acc_weiqcK_ram_426                                          |    32|
|295   |        weight_buffer_V_1_17_U                                                      |detection_acc_weiqcK_236                                              |    32|
|296   |          detection_acc_weiqcK_ram_U                                                |detection_acc_weiqcK_ram_425                                          |    32|
|297   |        weight_buffer_V_1_18_U                                                      |detection_acc_weiqcK_237                                              |    32|
|298   |          detection_acc_weiqcK_ram_U                                                |detection_acc_weiqcK_ram_424                                          |    32|
|299   |        weight_buffer_V_1_19_U                                                      |detection_acc_weiqcK_238                                              |    32|
|300   |          detection_acc_weiqcK_ram_U                                                |detection_acc_weiqcK_ram_423                                          |    32|
|301   |        weight_buffer_V_1_1_U                                                       |detection_acc_weiqcK_239                                              |    32|
|302   |          detection_acc_weiqcK_ram_U                                                |detection_acc_weiqcK_ram_422                                          |    32|
|303   |        weight_buffer_V_1_20_U                                                      |detection_acc_weiqcK_240                                              |    32|
|304   |          detection_acc_weiqcK_ram_U                                                |detection_acc_weiqcK_ram_421                                          |    32|
|305   |        weight_buffer_V_1_21_U                                                      |detection_acc_weiqcK_241                                              |    32|
|306   |          detection_acc_weiqcK_ram_U                                                |detection_acc_weiqcK_ram_420                                          |    32|
|307   |        weight_buffer_V_1_22_U                                                      |detection_acc_weiqcK_242                                              |    32|
|308   |          detection_acc_weiqcK_ram_U                                                |detection_acc_weiqcK_ram_419                                          |    32|
|309   |        weight_buffer_V_1_23_U                                                      |detection_acc_weiqcK_243                                              |    32|
|310   |          detection_acc_weiqcK_ram_U                                                |detection_acc_weiqcK_ram_418                                          |    32|
|311   |        weight_buffer_V_1_24_U                                                      |detection_acc_weiqcK_244                                              |    32|
|312   |          detection_acc_weiqcK_ram_U                                                |detection_acc_weiqcK_ram_417                                          |    32|
|313   |        weight_buffer_V_1_25_U                                                      |detection_acc_weiqcK_245                                              |    32|
|314   |          detection_acc_weiqcK_ram_U                                                |detection_acc_weiqcK_ram_416                                          |    32|
|315   |        weight_buffer_V_1_26_U                                                      |detection_acc_weiqcK_246                                              |    32|
|316   |          detection_acc_weiqcK_ram_U                                                |detection_acc_weiqcK_ram_415                                          |    32|
|317   |        weight_buffer_V_1_27_U                                                      |detection_acc_weiqcK_247                                              |    32|
|318   |          detection_acc_weiqcK_ram_U                                                |detection_acc_weiqcK_ram_414                                          |    32|
|319   |        weight_buffer_V_1_28_U                                                      |detection_acc_weiqcK_248                                              |    32|
|320   |          detection_acc_weiqcK_ram_U                                                |detection_acc_weiqcK_ram_413                                          |    32|
|321   |        weight_buffer_V_1_29_U                                                      |detection_acc_weiqcK_249                                              |    32|
|322   |          detection_acc_weiqcK_ram_U                                                |detection_acc_weiqcK_ram_412                                          |    32|
|323   |        weight_buffer_V_1_2_U                                                       |detection_acc_weiqcK_250                                              |    32|
|324   |          detection_acc_weiqcK_ram_U                                                |detection_acc_weiqcK_ram_411                                          |    32|
|325   |        weight_buffer_V_1_30_U                                                      |detection_acc_weiqcK_251                                              |    32|
|326   |          detection_acc_weiqcK_ram_U                                                |detection_acc_weiqcK_ram_410                                          |    32|
|327   |        weight_buffer_V_1_31_U                                                      |detection_acc_weiqcK_252                                              |    32|
|328   |          detection_acc_weiqcK_ram_U                                                |detection_acc_weiqcK_ram_409                                          |    32|
|329   |        weight_buffer_V_1_3_U                                                       |detection_acc_weiqcK_253                                              |    32|
|330   |          detection_acc_weiqcK_ram_U                                                |detection_acc_weiqcK_ram_408                                          |    32|
|331   |        weight_buffer_V_1_4_U                                                       |detection_acc_weiqcK_254                                              |    32|
|332   |          detection_acc_weiqcK_ram_U                                                |detection_acc_weiqcK_ram_407                                          |    32|
|333   |        weight_buffer_V_1_5_U                                                       |detection_acc_weiqcK_255                                              |    32|
|334   |          detection_acc_weiqcK_ram_U                                                |detection_acc_weiqcK_ram_406                                          |    32|
|335   |        weight_buffer_V_1_6_U                                                       |detection_acc_weiqcK_256                                              |    32|
|336   |          detection_acc_weiqcK_ram_U                                                |detection_acc_weiqcK_ram_405                                          |    32|
|337   |        weight_buffer_V_1_7_U                                                       |detection_acc_weiqcK_257                                              |    32|
|338   |          detection_acc_weiqcK_ram_U                                                |detection_acc_weiqcK_ram_404                                          |    32|
|339   |        weight_buffer_V_1_8_U                                                       |detection_acc_weiqcK_258                                              |    32|
|340   |          detection_acc_weiqcK_ram_U                                                |detection_acc_weiqcK_ram_403                                          |    32|
|341   |        weight_buffer_V_1_9_U                                                       |detection_acc_weiqcK_259                                              |    32|
|342   |          detection_acc_weiqcK_ram_U                                                |detection_acc_weiqcK_ram_402                                          |    32|
|343   |        weight_buffer_V_2_0_U                                                       |detection_acc_weiqcK_260                                              |    32|
|344   |          detection_acc_weiqcK_ram_U                                                |detection_acc_weiqcK_ram_401                                          |    32|
|345   |        weight_buffer_V_2_10_U                                                      |detection_acc_weiqcK_261                                              |    32|
|346   |          detection_acc_weiqcK_ram_U                                                |detection_acc_weiqcK_ram_400                                          |    32|
|347   |        weight_buffer_V_2_11_U                                                      |detection_acc_weiqcK_262                                              |    32|
|348   |          detection_acc_weiqcK_ram_U                                                |detection_acc_weiqcK_ram_399                                          |    32|
|349   |        weight_buffer_V_2_12_U                                                      |detection_acc_weiqcK_263                                              |    32|
|350   |          detection_acc_weiqcK_ram_U                                                |detection_acc_weiqcK_ram_398                                          |    32|
|351   |        weight_buffer_V_2_13_U                                                      |detection_acc_weiqcK_264                                              |    32|
|352   |          detection_acc_weiqcK_ram_U                                                |detection_acc_weiqcK_ram_397                                          |    32|
|353   |        weight_buffer_V_2_14_U                                                      |detection_acc_weiqcK_265                                              |    32|
|354   |          detection_acc_weiqcK_ram_U                                                |detection_acc_weiqcK_ram_396                                          |    32|
|355   |        weight_buffer_V_2_15_U                                                      |detection_acc_weiqcK_266                                              |    32|
|356   |          detection_acc_weiqcK_ram_U                                                |detection_acc_weiqcK_ram_395                                          |    32|
|357   |        weight_buffer_V_2_16_U                                                      |detection_acc_weiqcK_267                                              |    32|
|358   |          detection_acc_weiqcK_ram_U                                                |detection_acc_weiqcK_ram_394                                          |    32|
|359   |        weight_buffer_V_2_17_U                                                      |detection_acc_weiqcK_268                                              |    32|
|360   |          detection_acc_weiqcK_ram_U                                                |detection_acc_weiqcK_ram_393                                          |    32|
|361   |        weight_buffer_V_2_18_U                                                      |detection_acc_weiqcK_269                                              |    32|
|362   |          detection_acc_weiqcK_ram_U                                                |detection_acc_weiqcK_ram_392                                          |    32|
|363   |        weight_buffer_V_2_19_U                                                      |detection_acc_weiqcK_270                                              |    32|
|364   |          detection_acc_weiqcK_ram_U                                                |detection_acc_weiqcK_ram_391                                          |    32|
|365   |        weight_buffer_V_2_1_U                                                       |detection_acc_weiqcK_271                                              |    32|
|366   |          detection_acc_weiqcK_ram_U                                                |detection_acc_weiqcK_ram_390                                          |    32|
|367   |        weight_buffer_V_2_20_U                                                      |detection_acc_weiqcK_272                                              |    32|
|368   |          detection_acc_weiqcK_ram_U                                                |detection_acc_weiqcK_ram_389                                          |    32|
|369   |        weight_buffer_V_2_21_U                                                      |detection_acc_weiqcK_273                                              |    32|
|370   |          detection_acc_weiqcK_ram_U                                                |detection_acc_weiqcK_ram_388                                          |    32|
|371   |        weight_buffer_V_2_22_U                                                      |detection_acc_weiqcK_274                                              |    32|
|372   |          detection_acc_weiqcK_ram_U                                                |detection_acc_weiqcK_ram_387                                          |    32|
|373   |        weight_buffer_V_2_23_U                                                      |detection_acc_weiqcK_275                                              |    32|
|374   |          detection_acc_weiqcK_ram_U                                                |detection_acc_weiqcK_ram_386                                          |    32|
|375   |        weight_buffer_V_2_24_U                                                      |detection_acc_weiqcK_276                                              |    32|
|376   |          detection_acc_weiqcK_ram_U                                                |detection_acc_weiqcK_ram_385                                          |    32|
|377   |        weight_buffer_V_2_25_U                                                      |detection_acc_weiqcK_277                                              |    32|
|378   |          detection_acc_weiqcK_ram_U                                                |detection_acc_weiqcK_ram_384                                          |    32|
|379   |        weight_buffer_V_2_26_U                                                      |detection_acc_weiqcK_278                                              |    32|
|380   |          detection_acc_weiqcK_ram_U                                                |detection_acc_weiqcK_ram_383                                          |    32|
|381   |        weight_buffer_V_2_27_U                                                      |detection_acc_weiqcK_279                                              |    32|
|382   |          detection_acc_weiqcK_ram_U                                                |detection_acc_weiqcK_ram_382                                          |    32|
|383   |        weight_buffer_V_2_28_U                                                      |detection_acc_weiqcK_280                                              |    32|
|384   |          detection_acc_weiqcK_ram_U                                                |detection_acc_weiqcK_ram_381                                          |    32|
|385   |        weight_buffer_V_2_29_U                                                      |detection_acc_weiqcK_281                                              |    32|
|386   |          detection_acc_weiqcK_ram_U                                                |detection_acc_weiqcK_ram_380                                          |    32|
|387   |        weight_buffer_V_2_2_U                                                       |detection_acc_weiqcK_282                                              |    32|
|388   |          detection_acc_weiqcK_ram_U                                                |detection_acc_weiqcK_ram_379                                          |    32|
|389   |        weight_buffer_V_2_30_U                                                      |detection_acc_weiqcK_283                                              |    32|
|390   |          detection_acc_weiqcK_ram_U                                                |detection_acc_weiqcK_ram_378                                          |    32|
|391   |        weight_buffer_V_2_31_U                                                      |detection_acc_weiqcK_284                                              |    32|
|392   |          detection_acc_weiqcK_ram_U                                                |detection_acc_weiqcK_ram_377                                          |    32|
|393   |        weight_buffer_V_2_3_U                                                       |detection_acc_weiqcK_285                                              |    32|
|394   |          detection_acc_weiqcK_ram_U                                                |detection_acc_weiqcK_ram_376                                          |    32|
|395   |        weight_buffer_V_2_4_U                                                       |detection_acc_weiqcK_286                                              |    32|
|396   |          detection_acc_weiqcK_ram_U                                                |detection_acc_weiqcK_ram_375                                          |    32|
|397   |        weight_buffer_V_2_5_U                                                       |detection_acc_weiqcK_287                                              |    32|
|398   |          detection_acc_weiqcK_ram_U                                                |detection_acc_weiqcK_ram_374                                          |    32|
|399   |        weight_buffer_V_2_6_U                                                       |detection_acc_weiqcK_288                                              |    32|
|400   |          detection_acc_weiqcK_ram_U                                                |detection_acc_weiqcK_ram_373                                          |    32|
|401   |        weight_buffer_V_2_7_U                                                       |detection_acc_weiqcK_289                                              |    32|
|402   |          detection_acc_weiqcK_ram_U                                                |detection_acc_weiqcK_ram_372                                          |    32|
|403   |        weight_buffer_V_2_8_U                                                       |detection_acc_weiqcK_290                                              |    32|
|404   |          detection_acc_weiqcK_ram_U                                                |detection_acc_weiqcK_ram_371                                          |    32|
|405   |        weight_buffer_V_2_9_U                                                       |detection_acc_weiqcK_291                                              |    32|
|406   |          detection_acc_weiqcK_ram_U                                                |detection_acc_weiqcK_ram_370                                          |    32|
|407   |        weight_buffer_V_3_0_U                                                       |detection_acc_weiqcK_292                                              |    32|
|408   |          detection_acc_weiqcK_ram_U                                                |detection_acc_weiqcK_ram_369                                          |    32|
|409   |        weight_buffer_V_3_10_U                                                      |detection_acc_weiqcK_293                                              |    32|
|410   |          detection_acc_weiqcK_ram_U                                                |detection_acc_weiqcK_ram_368                                          |    32|
|411   |        weight_buffer_V_3_11_U                                                      |detection_acc_weiqcK_294                                              |    32|
|412   |          detection_acc_weiqcK_ram_U                                                |detection_acc_weiqcK_ram_367                                          |    32|
|413   |        weight_buffer_V_3_12_U                                                      |detection_acc_weiqcK_295                                              |    32|
|414   |          detection_acc_weiqcK_ram_U                                                |detection_acc_weiqcK_ram_366                                          |    32|
|415   |        weight_buffer_V_3_13_U                                                      |detection_acc_weiqcK_296                                              |    32|
|416   |          detection_acc_weiqcK_ram_U                                                |detection_acc_weiqcK_ram_365                                          |    32|
|417   |        weight_buffer_V_3_14_U                                                      |detection_acc_weiqcK_297                                              |    32|
|418   |          detection_acc_weiqcK_ram_U                                                |detection_acc_weiqcK_ram_364                                          |    32|
|419   |        weight_buffer_V_3_15_U                                                      |detection_acc_weiqcK_298                                              |    32|
|420   |          detection_acc_weiqcK_ram_U                                                |detection_acc_weiqcK_ram_363                                          |    32|
|421   |        weight_buffer_V_3_16_U                                                      |detection_acc_weiqcK_299                                              |    32|
|422   |          detection_acc_weiqcK_ram_U                                                |detection_acc_weiqcK_ram_362                                          |    32|
|423   |        weight_buffer_V_3_17_U                                                      |detection_acc_weiqcK_300                                              |    32|
|424   |          detection_acc_weiqcK_ram_U                                                |detection_acc_weiqcK_ram_361                                          |    32|
|425   |        weight_buffer_V_3_18_U                                                      |detection_acc_weiqcK_301                                              |    32|
|426   |          detection_acc_weiqcK_ram_U                                                |detection_acc_weiqcK_ram_360                                          |    32|
|427   |        weight_buffer_V_3_19_U                                                      |detection_acc_weiqcK_302                                              |    32|
|428   |          detection_acc_weiqcK_ram_U                                                |detection_acc_weiqcK_ram_359                                          |    32|
|429   |        weight_buffer_V_3_1_U                                                       |detection_acc_weiqcK_303                                              |    32|
|430   |          detection_acc_weiqcK_ram_U                                                |detection_acc_weiqcK_ram_358                                          |    32|
|431   |        weight_buffer_V_3_20_U                                                      |detection_acc_weiqcK_304                                              |    32|
|432   |          detection_acc_weiqcK_ram_U                                                |detection_acc_weiqcK_ram_357                                          |    32|
|433   |        weight_buffer_V_3_21_U                                                      |detection_acc_weiqcK_305                                              |    32|
|434   |          detection_acc_weiqcK_ram_U                                                |detection_acc_weiqcK_ram_356                                          |    32|
|435   |        weight_buffer_V_3_22_U                                                      |detection_acc_weiqcK_306                                              |    32|
|436   |          detection_acc_weiqcK_ram_U                                                |detection_acc_weiqcK_ram_355                                          |    32|
|437   |        weight_buffer_V_3_23_U                                                      |detection_acc_weiqcK_307                                              |    32|
|438   |          detection_acc_weiqcK_ram_U                                                |detection_acc_weiqcK_ram_354                                          |    32|
|439   |        weight_buffer_V_3_24_U                                                      |detection_acc_weiqcK_308                                              |    32|
|440   |          detection_acc_weiqcK_ram_U                                                |detection_acc_weiqcK_ram_353                                          |    32|
|441   |        weight_buffer_V_3_25_U                                                      |detection_acc_weiqcK_309                                              |    32|
|442   |          detection_acc_weiqcK_ram_U                                                |detection_acc_weiqcK_ram_352                                          |    32|
|443   |        weight_buffer_V_3_26_U                                                      |detection_acc_weiqcK_310                                              |    32|
|444   |          detection_acc_weiqcK_ram_U                                                |detection_acc_weiqcK_ram_351                                          |    32|
|445   |        weight_buffer_V_3_27_U                                                      |detection_acc_weiqcK_311                                              |    32|
|446   |          detection_acc_weiqcK_ram_U                                                |detection_acc_weiqcK_ram_350                                          |    32|
|447   |        weight_buffer_V_3_28_U                                                      |detection_acc_weiqcK_312                                              |    32|
|448   |          detection_acc_weiqcK_ram_U                                                |detection_acc_weiqcK_ram_349                                          |    32|
|449   |        weight_buffer_V_3_29_U                                                      |detection_acc_weiqcK_313                                              |    32|
|450   |          detection_acc_weiqcK_ram_U                                                |detection_acc_weiqcK_ram_348                                          |    32|
|451   |        weight_buffer_V_3_2_U                                                       |detection_acc_weiqcK_314                                              |    32|
|452   |          detection_acc_weiqcK_ram_U                                                |detection_acc_weiqcK_ram_347                                          |    32|
|453   |        weight_buffer_V_3_30_U                                                      |detection_acc_weiqcK_315                                              |    32|
|454   |          detection_acc_weiqcK_ram_U                                                |detection_acc_weiqcK_ram_346                                          |    32|
|455   |        weight_buffer_V_3_31_U                                                      |detection_acc_weiqcK_316                                              |    32|
|456   |          detection_acc_weiqcK_ram_U                                                |detection_acc_weiqcK_ram_345                                          |    32|
|457   |        weight_buffer_V_3_3_U                                                       |detection_acc_weiqcK_317                                              |    32|
|458   |          detection_acc_weiqcK_ram_U                                                |detection_acc_weiqcK_ram_344                                          |    32|
|459   |        weight_buffer_V_3_4_U                                                       |detection_acc_weiqcK_318                                              |    32|
|460   |          detection_acc_weiqcK_ram_U                                                |detection_acc_weiqcK_ram_343                                          |    32|
|461   |        weight_buffer_V_3_5_U                                                       |detection_acc_weiqcK_319                                              |    32|
|462   |          detection_acc_weiqcK_ram_U                                                |detection_acc_weiqcK_ram_342                                          |    32|
|463   |        weight_buffer_V_3_6_U                                                       |detection_acc_weiqcK_320                                              |    32|
|464   |          detection_acc_weiqcK_ram_U                                                |detection_acc_weiqcK_ram_341                                          |    32|
|465   |        weight_buffer_V_3_7_U                                                       |detection_acc_weiqcK_321                                              |    32|
|466   |          detection_acc_weiqcK_ram_U                                                |detection_acc_weiqcK_ram_340                                          |    32|
|467   |        weight_buffer_V_3_8_U                                                       |detection_acc_weiqcK_322                                              |    32|
|468   |          detection_acc_weiqcK_ram_U                                                |detection_acc_weiqcK_ram_339                                          |    32|
|469   |        weight_buffer_V_3_9_U                                                       |detection_acc_weiqcK_323                                              |    32|
|470   |          detection_acc_weiqcK_ram_U                                                |detection_acc_weiqcK_ram                                              |    32|
|471   |        weight_buffer_fc_0_U                                                        |detection_acc_weicux_324                                              |     1|
|472   |          detection_acc_weicux_ram_U                                                |detection_acc_weicux_ram_338                                          |     1|
|473   |        weight_buffer_fc_1_U                                                        |detection_acc_weicux_325                                              |     1|
|474   |          detection_acc_weicux_ram_U                                                |detection_acc_weicux_ram_337                                          |     1|
|475   |        weight_buffer_fc_2_U                                                        |detection_acc_weicux_326                                              |     1|
|476   |          detection_acc_weicux_ram_U                                                |detection_acc_weicux_ram_336                                          |     1|
|477   |        weight_buffer_fc_3_U                                                        |detection_acc_weicux_327                                              |     1|
|478   |          detection_acc_weicux_ram_U                                                |detection_acc_weicux_ram_335                                          |     1|
|479   |        weight_buffer_fc_4_U                                                        |detection_acc_weicux_328                                              |     1|
|480   |          detection_acc_weicux_ram_U                                                |detection_acc_weicux_ram_334                                          |     1|
|481   |        weight_buffer_fc_5_U                                                        |detection_acc_weicux_329                                              |     1|
|482   |          detection_acc_weicux_ram_U                                                |detection_acc_weicux_ram_333                                          |     1|
|483   |        weight_buffer_fc_6_U                                                        |detection_acc_weicux_330                                              |     1|
|484   |          detection_acc_weicux_ram_U                                                |detection_acc_weicux_ram_332                                          |     1|
|485   |        weight_buffer_fc_7_U                                                        |detection_acc_weicux_331                                              |     1|
|486   |          detection_acc_weicux_ram_U                                                |detection_acc_weicux_ram                                              |     1|
|487   |    axi_mem_intercon                                                                |design_1_axi_interconnect_0_0                                         |  1864|
|488   |      s00_couplers                                                                  |s00_couplers_imp_7HNO1D                                               |  1864|
|489   |        auto_pc                                                                     |design_1_auto_pc_0                                                    |   789|
|490   |          inst                                                                      |axi_protocol_converter_v2_1_18_axi_protocol_converter__xdcDup__1      |   789|
|491   |            \gen_axi4_axi3.axi3_conv_inst                                           |axi_protocol_converter_v2_1_18_axi3_conv__xdcDup__1                   |   789|
|492   |              \USE_READ.USE_SPLIT_R.read_addr_inst                                  |axi_protocol_converter_v2_1_18_a_axi3_conv__parameterized0__xdcDup__1 |   329|
|493   |                \USE_R_CHANNEL.cmd_queue                                            |axi_data_fifo_v2_1_17_axic_fifo__parameterized0__xdcDup__1            |    81|
|494   |                  inst                                                              |axi_data_fifo_v2_1_17_fifo_gen__parameterized0__xdcDup__1             |    81|
|495   |                    fifo_gen_inst                                                   |fifo_generator_v13_2_3__parameterized0__xdcDup__1                     |    69|
|496   |                      inst_fifo_gen                                                 |fifo_generator_v13_2_3_synth__parameterized0__xdcDup__1               |    69|
|497   |                        \gconvfifo.rf                                               |fifo_generator_top__parameterized0__xdcDup__1                         |    69|
|498   |                          \grf.rf                                                   |fifo_generator_ramfifo__parameterized0__xdcDup__1                     |    69|
|499   |                            \gntv_or_sync_fifo.gl0.rd                               |rd_logic_140                                                          |    32|
|500   |                              \gr1.gr1_int.rfwft                                    |rd_fwft_146                                                           |    15|
|501   |                              \grss.rsts                                            |rd_status_flags_ss_147                                                |     2|
|502   |                              rpntr                                                 |rd_bin_cntr_148                                                       |    15|
|503   |                            \gntv_or_sync_fifo.gl0.wr                               |wr_logic_141                                                          |    28|
|504   |                              \gwss.wsts                                            |wr_status_flags_ss_144                                                |     5|
|505   |                              wpntr                                                 |wr_bin_cntr_145                                                       |    23|
|506   |                            \gntv_or_sync_fifo.mem                                  |memory__parameterized0_142                                            |     4|
|507   |                              \gdm.dm_gen.dm                                        |dmem__parameterized0_143                                              |     3|
|508   |                            rstblk                                                  |reset_blk_ramfifo__xdcDup__3                                          |     5|
|509   |                              \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst  |xpm_cdc_async_rst__21                                                 |     2|
|510   |              \USE_READ.USE_SPLIT_R.read_data_inst                                  |axi_protocol_converter_v2_1_18_r_axi3_conv_119                        |     1|
|511   |              \USE_WRITE.USE_SPLIT_W.write_resp_inst                                |axi_protocol_converter_v2_1_18_b_downsizer_120                        |    19|
|512   |              \USE_WRITE.write_addr_inst                                            |axi_protocol_converter_v2_1_18_a_axi3_conv__xdcDup__1                 |   418|
|513   |                \USE_BURSTS.cmd_queue                                               |axi_data_fifo_v2_1_17_axic_fifo__xdcDup__1                            |    83|
|514   |                  inst                                                              |axi_data_fifo_v2_1_17_fifo_gen__xdcDup__1                             |    83|
|515   |                    fifo_gen_inst                                                   |fifo_generator_v13_2_3__xdcDup__1                                     |    75|
|516   |                      inst_fifo_gen                                                 |fifo_generator_v13_2_3_synth__xdcDup__1                               |    75|
|517   |                        \gconvfifo.rf                                               |fifo_generator_top__xdcDup__1                                         |    75|
|518   |                          \grf.rf                                                   |fifo_generator_ramfifo__xdcDup__1                                     |    75|
|519   |                            \gntv_or_sync_fifo.gl0.rd                               |rd_logic_131                                                          |    32|
|520   |                              \gr1.gr1_int.rfwft                                    |rd_fwft_137                                                           |    15|
|521   |                              \grss.rsts                                            |rd_status_flags_ss_138                                                |     2|
|522   |                              rpntr                                                 |rd_bin_cntr_139                                                       |    15|
|523   |                            \gntv_or_sync_fifo.gl0.wr                               |wr_logic_132                                                          |    28|
|524   |                              \gwss.wsts                                            |wr_status_flags_ss_135                                                |     5|
|525   |                              wpntr                                                 |wr_bin_cntr_136                                                       |    23|
|526   |                            \gntv_or_sync_fifo.mem                                  |memory_133                                                            |     9|
|527   |                              \gdm.dm_gen.dm                                        |dmem_134                                                              |     5|
|528   |                            rstblk                                                  |reset_blk_ramfifo__xdcDup__1                                          |     6|
|529   |                              \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst  |xpm_cdc_async_rst                                                     |     2|
|530   |                \USE_B_CHANNEL.cmd_b_queue                                          |axi_data_fifo_v2_1_17_axic_fifo__xdcDup__2                            |    87|
|531   |                  inst                                                              |axi_data_fifo_v2_1_17_fifo_gen__xdcDup__2                             |    87|
|532   |                    fifo_gen_inst                                                   |fifo_generator_v13_2_3__xdcDup__2                                     |    77|
|533   |                      inst_fifo_gen                                                 |fifo_generator_v13_2_3_synth__xdcDup__2                               |    77|
|534   |                        \gconvfifo.rf                                               |fifo_generator_top__xdcDup__2                                         |    77|
|535   |                          \grf.rf                                                   |fifo_generator_ramfifo__xdcDup__2                                     |    77|
|536   |                            \gntv_or_sync_fifo.gl0.rd                               |rd_logic_122                                                          |    32|
|537   |                              \gr1.gr1_int.rfwft                                    |rd_fwft_128                                                           |    15|
|538   |                              \grss.rsts                                            |rd_status_flags_ss_129                                                |     2|
|539   |                              rpntr                                                 |rd_bin_cntr_130                                                       |    15|
|540   |                            \gntv_or_sync_fifo.gl0.wr                               |wr_logic_123                                                          |    28|
|541   |                              \gwss.wsts                                            |wr_status_flags_ss_126                                                |     5|
|542   |                              wpntr                                                 |wr_bin_cntr_127                                                       |    23|
|543   |                            \gntv_or_sync_fifo.mem                                  |memory_124                                                            |    11|
|544   |                              \gdm.dm_gen.dm                                        |dmem_125                                                              |     6|
|545   |                            rstblk                                                  |reset_blk_ramfifo__xdcDup__2                                          |     6|
|546   |                              \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst  |xpm_cdc_async_rst__22                                                 |     2|
|547   |              \USE_WRITE.write_data_inst                                            |axi_protocol_converter_v2_1_18_w_axi3_conv_121                        |    22|
|548   |        auto_us                                                                     |design_1_auto_us_0                                                    |  1075|
|549   |          inst                                                                      |axi_dwidth_converter_v2_1_18_top                                      |  1075|
|550   |            \gen_upsizer.gen_full_upsizer.axi_upsizer_inst                          |axi_dwidth_converter_v2_1_18_axi_upsizer_107                          |  1075|
|551   |              \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst               |axi_register_slice_v2_1_18_axi_register_slice_108                     |   207|
|552   |                \r.r_pipe                                                           |axi_register_slice_v2_1_18_axic_register_slice__parameterized2_118    |   207|
|553   |              \USE_READ.gen_non_fifo_r_upsizer.read_data_inst                       |axi_dwidth_converter_v2_1_18_r_upsizer_109                            |   142|
|554   |              \USE_READ.read_addr_inst                                              |axi_dwidth_converter_v2_1_18_a_upsizer__parameterized0_110            |    98|
|555   |                \GEN_CMD_QUEUE.cmd_queue                                            |generic_baseblocks_v2_1_0_command_fifo_117                            |    97|
|556   |              \USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst                     |axi_dwidth_converter_v2_1_18_w_upsizer_111                            |   271|
|557   |              \USE_WRITE.write_addr_inst                                            |axi_dwidth_converter_v2_1_18_a_upsizer_112                            |   113|
|558   |                \GEN_CMD_QUEUE.cmd_queue                                            |generic_baseblocks_v2_1_0_command_fifo_116                            |   112|
|559   |              si_register_slice_inst                                                |axi_register_slice_v2_1_18_axi_register_slice__parameterized0_113     |   244|
|560   |                \ar.ar_pipe                                                         |axi_register_slice_v2_1_18_axic_register_slice__parameterized3_114    |   117|
|561   |                \aw.aw_pipe                                                         |axi_register_slice_v2_1_18_axic_register_slice__parameterized3_115    |   127|
|562   |    axi_mem_intercon_1                                                              |design_1_axi_interconnect_1_0                                         |  1864|
|563   |      s00_couplers                                                                  |s00_couplers_imp_1FI55ZU                                              |  1864|
|564   |        auto_pc                                                                     |design_1_auto_pc_1                                                    |   789|
|565   |          inst                                                                      |axi_protocol_converter_v2_1_18_axi_protocol_converter__xdcDup__2      |   789|
|566   |            \gen_axi4_axi3.axi3_conv_inst                                           |axi_protocol_converter_v2_1_18_axi3_conv__xdcDup__2                   |   789|
|567   |              \USE_READ.USE_SPLIT_R.read_addr_inst                                  |axi_protocol_converter_v2_1_18_a_axi3_conv__parameterized0__xdcDup__2 |   329|
|568   |                \USE_R_CHANNEL.cmd_queue                                            |axi_data_fifo_v2_1_17_axic_fifo__parameterized0__xdcDup__2            |    81|
|569   |                  inst                                                              |axi_data_fifo_v2_1_17_fifo_gen__parameterized0__xdcDup__2             |    81|
|570   |                    fifo_gen_inst                                                   |fifo_generator_v13_2_3__parameterized0__xdcDup__2                     |    69|
|571   |                      inst_fifo_gen                                                 |fifo_generator_v13_2_3_synth__parameterized0__xdcDup__2               |    69|
|572   |                        \gconvfifo.rf                                               |fifo_generator_top__parameterized0__xdcDup__2                         |    69|
|573   |                          \grf.rf                                                   |fifo_generator_ramfifo__parameterized0__xdcDup__2                     |    69|
|574   |                            \gntv_or_sync_fifo.gl0.rd                               |rd_logic_98                                                           |    32|
|575   |                              \gr1.gr1_int.rfwft                                    |rd_fwft_104                                                           |    15|
|576   |                              \grss.rsts                                            |rd_status_flags_ss_105                                                |     2|
|577   |                              rpntr                                                 |rd_bin_cntr_106                                                       |    15|
|578   |                            \gntv_or_sync_fifo.gl0.wr                               |wr_logic_99                                                           |    28|
|579   |                              \gwss.wsts                                            |wr_status_flags_ss_102                                                |     5|
|580   |                              wpntr                                                 |wr_bin_cntr_103                                                       |    23|
|581   |                            \gntv_or_sync_fifo.mem                                  |memory__parameterized0_100                                            |     4|
|582   |                              \gdm.dm_gen.dm                                        |dmem__parameterized0_101                                              |     3|
|583   |                            rstblk                                                  |reset_blk_ramfifo__xdcDup__6                                          |     5|
|584   |                              \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst  |xpm_cdc_async_rst__18                                                 |     2|
|585   |              \USE_READ.USE_SPLIT_R.read_data_inst                                  |axi_protocol_converter_v2_1_18_r_axi3_conv_77                         |     1|
|586   |              \USE_WRITE.USE_SPLIT_W.write_resp_inst                                |axi_protocol_converter_v2_1_18_b_downsizer_78                         |    19|
|587   |              \USE_WRITE.write_addr_inst                                            |axi_protocol_converter_v2_1_18_a_axi3_conv__xdcDup__2                 |   418|
|588   |                \USE_BURSTS.cmd_queue                                               |axi_data_fifo_v2_1_17_axic_fifo__xdcDup__3                            |    83|
|589   |                  inst                                                              |axi_data_fifo_v2_1_17_fifo_gen__xdcDup__3                             |    83|
|590   |                    fifo_gen_inst                                                   |fifo_generator_v13_2_3__xdcDup__3                                     |    75|
|591   |                      inst_fifo_gen                                                 |fifo_generator_v13_2_3_synth__xdcDup__3                               |    75|
|592   |                        \gconvfifo.rf                                               |fifo_generator_top__xdcDup__3                                         |    75|
|593   |                          \grf.rf                                                   |fifo_generator_ramfifo__xdcDup__3                                     |    75|
|594   |                            \gntv_or_sync_fifo.gl0.rd                               |rd_logic_89                                                           |    32|
|595   |                              \gr1.gr1_int.rfwft                                    |rd_fwft_95                                                            |    15|
|596   |                              \grss.rsts                                            |rd_status_flags_ss_96                                                 |     2|
|597   |                              rpntr                                                 |rd_bin_cntr_97                                                        |    15|
|598   |                            \gntv_or_sync_fifo.gl0.wr                               |wr_logic_90                                                           |    28|
|599   |                              \gwss.wsts                                            |wr_status_flags_ss_93                                                 |     5|
|600   |                              wpntr                                                 |wr_bin_cntr_94                                                        |    23|
|601   |                            \gntv_or_sync_fifo.mem                                  |memory_91                                                             |     9|
|602   |                              \gdm.dm_gen.dm                                        |dmem_92                                                               |     5|
|603   |                            rstblk                                                  |reset_blk_ramfifo__xdcDup__4                                          |     6|
|604   |                              \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst  |xpm_cdc_async_rst__20                                                 |     2|
|605   |                \USE_B_CHANNEL.cmd_b_queue                                          |axi_data_fifo_v2_1_17_axic_fifo__xdcDup__4                            |    87|
|606   |                  inst                                                              |axi_data_fifo_v2_1_17_fifo_gen__xdcDup__4                             |    87|
|607   |                    fifo_gen_inst                                                   |fifo_generator_v13_2_3__xdcDup__4                                     |    77|
|608   |                      inst_fifo_gen                                                 |fifo_generator_v13_2_3_synth__xdcDup__4                               |    77|
|609   |                        \gconvfifo.rf                                               |fifo_generator_top__xdcDup__4                                         |    77|
|610   |                          \grf.rf                                                   |fifo_generator_ramfifo__xdcDup__4                                     |    77|
|611   |                            \gntv_or_sync_fifo.gl0.rd                               |rd_logic_80                                                           |    32|
|612   |                              \gr1.gr1_int.rfwft                                    |rd_fwft_86                                                            |    15|
|613   |                              \grss.rsts                                            |rd_status_flags_ss_87                                                 |     2|
|614   |                              rpntr                                                 |rd_bin_cntr_88                                                        |    15|
|615   |                            \gntv_or_sync_fifo.gl0.wr                               |wr_logic_81                                                           |    28|
|616   |                              \gwss.wsts                                            |wr_status_flags_ss_84                                                 |     5|
|617   |                              wpntr                                                 |wr_bin_cntr_85                                                        |    23|
|618   |                            \gntv_or_sync_fifo.mem                                  |memory_82                                                             |    11|
|619   |                              \gdm.dm_gen.dm                                        |dmem_83                                                               |     6|
|620   |                            rstblk                                                  |reset_blk_ramfifo__xdcDup__5                                          |     6|
|621   |                              \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst  |xpm_cdc_async_rst__19                                                 |     2|
|622   |              \USE_WRITE.write_data_inst                                            |axi_protocol_converter_v2_1_18_w_axi3_conv_79                         |    22|
|623   |        auto_us                                                                     |design_1_auto_us_1                                                    |  1075|
|624   |          inst                                                                      |axi_dwidth_converter_v2_1_18_top__3                                   |  1075|
|625   |            \gen_upsizer.gen_full_upsizer.axi_upsizer_inst                          |axi_dwidth_converter_v2_1_18_axi_upsizer_65                           |  1075|
|626   |              \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst               |axi_register_slice_v2_1_18_axi_register_slice_66                      |   207|
|627   |                \r.r_pipe                                                           |axi_register_slice_v2_1_18_axic_register_slice__parameterized2_76     |   207|
|628   |              \USE_READ.gen_non_fifo_r_upsizer.read_data_inst                       |axi_dwidth_converter_v2_1_18_r_upsizer_67                             |   142|
|629   |              \USE_READ.read_addr_inst                                              |axi_dwidth_converter_v2_1_18_a_upsizer__parameterized0_68             |    98|
|630   |                \GEN_CMD_QUEUE.cmd_queue                                            |generic_baseblocks_v2_1_0_command_fifo_75                             |    97|
|631   |              \USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst                     |axi_dwidth_converter_v2_1_18_w_upsizer_69                             |   271|
|632   |              \USE_WRITE.write_addr_inst                                            |axi_dwidth_converter_v2_1_18_a_upsizer_70                             |   113|
|633   |                \GEN_CMD_QUEUE.cmd_queue                                            |generic_baseblocks_v2_1_0_command_fifo_74                             |   112|
|634   |              si_register_slice_inst                                                |axi_register_slice_v2_1_18_axi_register_slice__parameterized0_71      |   244|
|635   |                \ar.ar_pipe                                                         |axi_register_slice_v2_1_18_axic_register_slice__parameterized3_72     |   117|
|636   |                \aw.aw_pipe                                                         |axi_register_slice_v2_1_18_axic_register_slice__parameterized3_73     |   127|
|637   |    axi_mem_intercon_2                                                              |design_1_axi_interconnect_2_0                                         |  1864|
|638   |      s00_couplers                                                                  |s00_couplers_imp_ZRKJIY                                               |  1864|
|639   |        auto_pc                                                                     |design_1_auto_pc_2                                                    |   789|
|640   |          inst                                                                      |axi_protocol_converter_v2_1_18_axi_protocol_converter__xdcDup__3      |   789|
|641   |            \gen_axi4_axi3.axi3_conv_inst                                           |axi_protocol_converter_v2_1_18_axi3_conv__xdcDup__3                   |   789|
|642   |              \USE_READ.USE_SPLIT_R.read_addr_inst                                  |axi_protocol_converter_v2_1_18_a_axi3_conv__parameterized0__xdcDup__3 |   329|
|643   |                \USE_R_CHANNEL.cmd_queue                                            |axi_data_fifo_v2_1_17_axic_fifo__parameterized0__xdcDup__3            |    81|
|644   |                  inst                                                              |axi_data_fifo_v2_1_17_fifo_gen__parameterized0__xdcDup__3             |    81|
|645   |                    fifo_gen_inst                                                   |fifo_generator_v13_2_3__parameterized0__xdcDup__3                     |    69|
|646   |                      inst_fifo_gen                                                 |fifo_generator_v13_2_3_synth__parameterized0__xdcDup__3               |    69|
|647   |                        \gconvfifo.rf                                               |fifo_generator_top__parameterized0__xdcDup__3                         |    69|
|648   |                          \grf.rf                                                   |fifo_generator_ramfifo__parameterized0__xdcDup__3                     |    69|
|649   |                            \gntv_or_sync_fifo.gl0.rd                               |rd_logic_56                                                           |    32|
|650   |                              \gr1.gr1_int.rfwft                                    |rd_fwft_62                                                            |    15|
|651   |                              \grss.rsts                                            |rd_status_flags_ss_63                                                 |     2|
|652   |                              rpntr                                                 |rd_bin_cntr_64                                                        |    15|
|653   |                            \gntv_or_sync_fifo.gl0.wr                               |wr_logic_57                                                           |    28|
|654   |                              \gwss.wsts                                            |wr_status_flags_ss_60                                                 |     5|
|655   |                              wpntr                                                 |wr_bin_cntr_61                                                        |    23|
|656   |                            \gntv_or_sync_fifo.mem                                  |memory__parameterized0_58                                             |     4|
|657   |                              \gdm.dm_gen.dm                                        |dmem__parameterized0_59                                               |     3|
|658   |                            rstblk                                                  |reset_blk_ramfifo__xdcDup__9                                          |     5|
|659   |                              \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst  |xpm_cdc_async_rst__15                                                 |     2|
|660   |              \USE_READ.USE_SPLIT_R.read_data_inst                                  |axi_protocol_converter_v2_1_18_r_axi3_conv_35                         |     1|
|661   |              \USE_WRITE.USE_SPLIT_W.write_resp_inst                                |axi_protocol_converter_v2_1_18_b_downsizer_36                         |    19|
|662   |              \USE_WRITE.write_addr_inst                                            |axi_protocol_converter_v2_1_18_a_axi3_conv__xdcDup__3                 |   418|
|663   |                \USE_BURSTS.cmd_queue                                               |axi_data_fifo_v2_1_17_axic_fifo__xdcDup__5                            |    83|
|664   |                  inst                                                              |axi_data_fifo_v2_1_17_fifo_gen__xdcDup__5                             |    83|
|665   |                    fifo_gen_inst                                                   |fifo_generator_v13_2_3__xdcDup__5                                     |    75|
|666   |                      inst_fifo_gen                                                 |fifo_generator_v13_2_3_synth__xdcDup__5                               |    75|
|667   |                        \gconvfifo.rf                                               |fifo_generator_top__xdcDup__5                                         |    75|
|668   |                          \grf.rf                                                   |fifo_generator_ramfifo__xdcDup__5                                     |    75|
|669   |                            \gntv_or_sync_fifo.gl0.rd                               |rd_logic_47                                                           |    32|
|670   |                              \gr1.gr1_int.rfwft                                    |rd_fwft_53                                                            |    15|
|671   |                              \grss.rsts                                            |rd_status_flags_ss_54                                                 |     2|
|672   |                              rpntr                                                 |rd_bin_cntr_55                                                        |    15|
|673   |                            \gntv_or_sync_fifo.gl0.wr                               |wr_logic_48                                                           |    28|
|674   |                              \gwss.wsts                                            |wr_status_flags_ss_51                                                 |     5|
|675   |                              wpntr                                                 |wr_bin_cntr_52                                                        |    23|
|676   |                            \gntv_or_sync_fifo.mem                                  |memory_49                                                             |     9|
|677   |                              \gdm.dm_gen.dm                                        |dmem_50                                                               |     5|
|678   |                            rstblk                                                  |reset_blk_ramfifo__xdcDup__7                                          |     6|
|679   |                              \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst  |xpm_cdc_async_rst__17                                                 |     2|
|680   |                \USE_B_CHANNEL.cmd_b_queue                                          |axi_data_fifo_v2_1_17_axic_fifo__xdcDup__6                            |    87|
|681   |                  inst                                                              |axi_data_fifo_v2_1_17_fifo_gen__xdcDup__6                             |    87|
|682   |                    fifo_gen_inst                                                   |fifo_generator_v13_2_3__xdcDup__6                                     |    77|
|683   |                      inst_fifo_gen                                                 |fifo_generator_v13_2_3_synth__xdcDup__6                               |    77|
|684   |                        \gconvfifo.rf                                               |fifo_generator_top__xdcDup__6                                         |    77|
|685   |                          \grf.rf                                                   |fifo_generator_ramfifo__xdcDup__6                                     |    77|
|686   |                            \gntv_or_sync_fifo.gl0.rd                               |rd_logic_38                                                           |    32|
|687   |                              \gr1.gr1_int.rfwft                                    |rd_fwft_44                                                            |    15|
|688   |                              \grss.rsts                                            |rd_status_flags_ss_45                                                 |     2|
|689   |                              rpntr                                                 |rd_bin_cntr_46                                                        |    15|
|690   |                            \gntv_or_sync_fifo.gl0.wr                               |wr_logic_39                                                           |    28|
|691   |                              \gwss.wsts                                            |wr_status_flags_ss_42                                                 |     5|
|692   |                              wpntr                                                 |wr_bin_cntr_43                                                        |    23|
|693   |                            \gntv_or_sync_fifo.mem                                  |memory_40                                                             |    11|
|694   |                              \gdm.dm_gen.dm                                        |dmem_41                                                               |     6|
|695   |                            rstblk                                                  |reset_blk_ramfifo__xdcDup__8                                          |     6|
|696   |                              \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst  |xpm_cdc_async_rst__16                                                 |     2|
|697   |              \USE_WRITE.write_data_inst                                            |axi_protocol_converter_v2_1_18_w_axi3_conv_37                         |    22|
|698   |        auto_us                                                                     |design_1_auto_us_2                                                    |  1075|
|699   |          inst                                                                      |axi_dwidth_converter_v2_1_18_top__2                                   |  1075|
|700   |            \gen_upsizer.gen_full_upsizer.axi_upsizer_inst                          |axi_dwidth_converter_v2_1_18_axi_upsizer_23                           |  1075|
|701   |              \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst               |axi_register_slice_v2_1_18_axi_register_slice_24                      |   207|
|702   |                \r.r_pipe                                                           |axi_register_slice_v2_1_18_axic_register_slice__parameterized2_34     |   207|
|703   |              \USE_READ.gen_non_fifo_r_upsizer.read_data_inst                       |axi_dwidth_converter_v2_1_18_r_upsizer_25                             |   142|
|704   |              \USE_READ.read_addr_inst                                              |axi_dwidth_converter_v2_1_18_a_upsizer__parameterized0_26             |    98|
|705   |                \GEN_CMD_QUEUE.cmd_queue                                            |generic_baseblocks_v2_1_0_command_fifo_33                             |    97|
|706   |              \USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst                     |axi_dwidth_converter_v2_1_18_w_upsizer_27                             |   271|
|707   |              \USE_WRITE.write_addr_inst                                            |axi_dwidth_converter_v2_1_18_a_upsizer_28                             |   113|
|708   |                \GEN_CMD_QUEUE.cmd_queue                                            |generic_baseblocks_v2_1_0_command_fifo_32                             |   112|
|709   |              si_register_slice_inst                                                |axi_register_slice_v2_1_18_axi_register_slice__parameterized0_29      |   244|
|710   |                \ar.ar_pipe                                                         |axi_register_slice_v2_1_18_axic_register_slice__parameterized3_30     |   117|
|711   |                \aw.aw_pipe                                                         |axi_register_slice_v2_1_18_axic_register_slice__parameterized3_31     |   127|
|712   |    axi_mem_intercon_3                                                              |design_1_axi_interconnect_3_0                                         |  1864|
|713   |      s00_couplers                                                                  |s00_couplers_imp_164DZQ2                                              |  1864|
|714   |        auto_pc                                                                     |design_1_auto_pc_3                                                    |   789|
|715   |          inst                                                                      |axi_protocol_converter_v2_1_18_axi_protocol_converter                 |   789|
|716   |            \gen_axi4_axi3.axi3_conv_inst                                           |axi_protocol_converter_v2_1_18_axi3_conv                              |   789|
|717   |              \USE_READ.USE_SPLIT_R.read_addr_inst                                  |axi_protocol_converter_v2_1_18_a_axi3_conv__parameterized0            |   329|
|718   |                \USE_R_CHANNEL.cmd_queue                                            |axi_data_fifo_v2_1_17_axic_fifo__parameterized0                       |    81|
|719   |                  inst                                                              |axi_data_fifo_v2_1_17_fifo_gen__parameterized0                        |    81|
|720   |                    fifo_gen_inst                                                   |fifo_generator_v13_2_3__parameterized0                                |    69|
|721   |                      inst_fifo_gen                                                 |fifo_generator_v13_2_3_synth__parameterized0                          |    69|
|722   |                        \gconvfifo.rf                                               |fifo_generator_top__parameterized0                                    |    69|
|723   |                          \grf.rf                                                   |fifo_generator_ramfifo__parameterized0                                |    69|
|724   |                            \gntv_or_sync_fifo.gl0.rd                               |rd_logic_16                                                           |    32|
|725   |                              \gr1.gr1_int.rfwft                                    |rd_fwft_20                                                            |    15|
|726   |                              \grss.rsts                                            |rd_status_flags_ss_21                                                 |     2|
|727   |                              rpntr                                                 |rd_bin_cntr_22                                                        |    15|
|728   |                            \gntv_or_sync_fifo.gl0.wr                               |wr_logic_17                                                           |    28|
|729   |                              \gwss.wsts                                            |wr_status_flags_ss_18                                                 |     5|
|730   |                              wpntr                                                 |wr_bin_cntr_19                                                        |    23|
|731   |                            \gntv_or_sync_fifo.mem                                  |memory__parameterized0                                                |     4|
|732   |                              \gdm.dm_gen.dm                                        |dmem__parameterized0                                                  |     3|
|733   |                            rstblk                                                  |reset_blk_ramfifo                                                     |     5|
|734   |                              \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst  |xpm_cdc_async_rst__12                                                 |     2|
|735   |              \USE_READ.USE_SPLIT_R.read_data_inst                                  |axi_protocol_converter_v2_1_18_r_axi3_conv                            |     1|
|736   |              \USE_WRITE.USE_SPLIT_W.write_resp_inst                                |axi_protocol_converter_v2_1_18_b_downsizer                            |    19|
|737   |              \USE_WRITE.write_addr_inst                                            |axi_protocol_converter_v2_1_18_a_axi3_conv                            |   418|
|738   |                \USE_BURSTS.cmd_queue                                               |axi_data_fifo_v2_1_17_axic_fifo__xdcDup__7                            |    83|
|739   |                  inst                                                              |axi_data_fifo_v2_1_17_fifo_gen__xdcDup__7                             |    83|
|740   |                    fifo_gen_inst                                                   |fifo_generator_v13_2_3__xdcDup__7                                     |    75|
|741   |                      inst_fifo_gen                                                 |fifo_generator_v13_2_3_synth__xdcDup__7                               |    75|
|742   |                        \gconvfifo.rf                                               |fifo_generator_top__xdcDup__7                                         |    75|
|743   |                          \grf.rf                                                   |fifo_generator_ramfifo__xdcDup__7                                     |    75|
|744   |                            \gntv_or_sync_fifo.gl0.rd                               |rd_logic_7                                                            |    32|
|745   |                              \gr1.gr1_int.rfwft                                    |rd_fwft_13                                                            |    15|
|746   |                              \grss.rsts                                            |rd_status_flags_ss_14                                                 |     2|
|747   |                              rpntr                                                 |rd_bin_cntr_15                                                        |    15|
|748   |                            \gntv_or_sync_fifo.gl0.wr                               |wr_logic_8                                                            |    28|
|749   |                              \gwss.wsts                                            |wr_status_flags_ss_11                                                 |     5|
|750   |                              wpntr                                                 |wr_bin_cntr_12                                                        |    23|
|751   |                            \gntv_or_sync_fifo.mem                                  |memory_9                                                              |     9|
|752   |                              \gdm.dm_gen.dm                                        |dmem_10                                                               |     5|
|753   |                            rstblk                                                  |reset_blk_ramfifo__xdcDup__10                                         |     6|
|754   |                              \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst  |xpm_cdc_async_rst__14                                                 |     2|
|755   |                \USE_B_CHANNEL.cmd_b_queue                                          |axi_data_fifo_v2_1_17_axic_fifo                                       |    87|
|756   |                  inst                                                              |axi_data_fifo_v2_1_17_fifo_gen                                        |    87|
|757   |                    fifo_gen_inst                                                   |fifo_generator_v13_2_3                                                |    77|
|758   |                      inst_fifo_gen                                                 |fifo_generator_v13_2_3_synth                                          |    77|
|759   |                        \gconvfifo.rf                                               |fifo_generator_top                                                    |    77|
|760   |                          \grf.rf                                                   |fifo_generator_ramfifo                                                |    77|
|761   |                            \gntv_or_sync_fifo.gl0.rd                               |rd_logic                                                              |    32|
|762   |                              \gr1.gr1_int.rfwft                                    |rd_fwft                                                               |    15|
|763   |                              \grss.rsts                                            |rd_status_flags_ss                                                    |     2|
|764   |                              rpntr                                                 |rd_bin_cntr                                                           |    15|
|765   |                            \gntv_or_sync_fifo.gl0.wr                               |wr_logic                                                              |    28|
|766   |                              \gwss.wsts                                            |wr_status_flags_ss                                                    |     5|
|767   |                              wpntr                                                 |wr_bin_cntr                                                           |    23|
|768   |                            \gntv_or_sync_fifo.mem                                  |memory                                                                |    11|
|769   |                              \gdm.dm_gen.dm                                        |dmem                                                                  |     6|
|770   |                            rstblk                                                  |reset_blk_ramfifo__xdcDup__11                                         |     6|
|771   |                              \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst  |xpm_cdc_async_rst__13                                                 |     2|
|772   |              \USE_WRITE.write_data_inst                                            |axi_protocol_converter_v2_1_18_w_axi3_conv                            |    22|
|773   |        auto_us                                                                     |design_1_auto_us_3                                                    |  1075|
|774   |          inst                                                                      |axi_dwidth_converter_v2_1_18_top__1                                   |  1075|
|775   |            \gen_upsizer.gen_full_upsizer.axi_upsizer_inst                          |axi_dwidth_converter_v2_1_18_axi_upsizer                              |  1075|
|776   |              \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst               |axi_register_slice_v2_1_18_axi_register_slice                         |   207|
|777   |                \r.r_pipe                                                           |axi_register_slice_v2_1_18_axic_register_slice__parameterized2        |   207|
|778   |              \USE_READ.gen_non_fifo_r_upsizer.read_data_inst                       |axi_dwidth_converter_v2_1_18_r_upsizer                                |   142|
|779   |              \USE_READ.read_addr_inst                                              |axi_dwidth_converter_v2_1_18_a_upsizer__parameterized0                |    98|
|780   |                \GEN_CMD_QUEUE.cmd_queue                                            |generic_baseblocks_v2_1_0_command_fifo_6                              |    97|
|781   |              \USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst                     |axi_dwidth_converter_v2_1_18_w_upsizer                                |   271|
|782   |              \USE_WRITE.write_addr_inst                                            |axi_dwidth_converter_v2_1_18_a_upsizer                                |   113|
|783   |                \GEN_CMD_QUEUE.cmd_queue                                            |generic_baseblocks_v2_1_0_command_fifo                                |   112|
|784   |              si_register_slice_inst                                                |axi_register_slice_v2_1_18_axi_register_slice__parameterized0         |   244|
|785   |                \ar.ar_pipe                                                         |axi_register_slice_v2_1_18_axic_register_slice__parameterized3        |   117|
|786   |                \aw.aw_pipe                                                         |axi_register_slice_v2_1_18_axic_register_slice__parameterized3_5      |   127|
|787   |    processing_system7_0                                                            |design_1_processing_system7_0_0                                       |   244|
|788   |      inst                                                                          |processing_system7_v5_5_processing_system7                            |   244|
|789   |    ps7_0_axi_periph                                                                |design_1_axi_interconnect_0_1                                         |  1126|
|790   |      s00_couplers                                                                  |s00_couplers_imp_UYSKKA                                               |  1126|
|791   |        auto_pc                                                                     |design_1_auto_pc_4                                                    |  1126|
|792   |          inst                                                                      |axi_protocol_converter_v2_1_18_axi_protocol_converter__parameterized0 |  1126|
|793   |            \gen_axilite.gen_b2s_conv.axilite_b2s                                   |axi_protocol_converter_v2_1_18_b2s                                    |  1126|
|794   |              \RD.ar_channel_0                                                      |axi_protocol_converter_v2_1_18_b2s_ar_channel                         |   186|
|795   |                ar_cmd_fsm_0                                                        |axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm                         |    30|
|796   |                cmd_translator_0                                                    |axi_protocol_converter_v2_1_18_b2s_cmd_translator_2                   |   144|
|797   |                  incr_cmd_0                                                        |axi_protocol_converter_v2_1_18_b2s_incr_cmd_3                         |    77|
|798   |                  wrap_cmd_0                                                        |axi_protocol_converter_v2_1_18_b2s_wrap_cmd_4                         |    62|
|799   |              \RD.r_channel_0                                                       |axi_protocol_converter_v2_1_18_b2s_r_channel                          |    93|
|800   |                rd_data_fifo_0                                                      |axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized1        |    49|
|801   |                transaction_fifo_0                                                  |axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized2        |    30|
|802   |              SI_REG                                                                |axi_register_slice_v2_1_18_axi_register_slice__parameterized1         |   597|
|803   |                \ar.ar_pipe                                                         |axi_register_slice_v2_1_18_axic_register_slice__parameterized6        |   200|
|804   |                \aw.aw_pipe                                                         |axi_register_slice_v2_1_18_axic_register_slice__parameterized6_1      |   204|
|805   |                \b.b_pipe                                                           |axi_register_slice_v2_1_18_axic_register_slice__parameterized8        |    47|
|806   |                \r.r_pipe                                                           |axi_register_slice_v2_1_18_axic_register_slice__parameterized9        |   146|
|807   |              \WR.aw_channel_0                                                      |axi_protocol_converter_v2_1_18_b2s_aw_channel                         |   186|
|808   |                aw_cmd_fsm_0                                                        |axi_protocol_converter_v2_1_18_b2s_wr_cmd_fsm                         |    18|
|809   |                cmd_translator_0                                                    |axi_protocol_converter_v2_1_18_b2s_cmd_translator                     |   152|
|810   |                  incr_cmd_0                                                        |axi_protocol_converter_v2_1_18_b2s_incr_cmd                           |    76|
|811   |                  wrap_cmd_0                                                        |axi_protocol_converter_v2_1_18_b2s_wrap_cmd                           |    72|
|812   |              \WR.b_channel_0                                                       |axi_protocol_converter_v2_1_18_b2s_b_channel                          |    62|
|813   |                bid_fifo_0                                                          |axi_protocol_converter_v2_1_18_b2s_simple_fifo                        |    28|
|814   |                bresp_fifo_0                                                        |axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized0        |     9|
|815   |    rst_ps7_0_50M                                                                   |design_1_rst_ps7_0_50M_0                                              |    66|
|816   |      U0                                                                            |proc_sys_reset                                                        |    66|
|817   |        EXT_LPF                                                                     |lpf                                                                   |    23|
|818   |          \ACTIVE_LOW_AUX.ACT_LO_AUX                                                |cdc_sync                                                              |     6|
|819   |          \ACTIVE_LOW_EXT.ACT_LO_EXT                                                |cdc_sync_0                                                            |     6|
|820   |        SEQ                                                                         |sequence_psr                                                          |    38|
|821   |          SEQ_COUNTER                                                               |upcnt_n                                                               |    13|
+------+------------------------------------------------------------------------------------+----------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:22 ; elapsed = 00:03:41 . Memory (MB): peak = 1437.051 ; gain = 1123.543
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2883 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:27 ; elapsed = 00:03:28 . Memory (MB): peak = 1437.051 ; gain = 724.566
Synthesis Optimization Complete : Time (s): cpu = 00:03:22 ; elapsed = 00:03:42 . Memory (MB): peak = 1437.051 ; gain = 1123.543
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4436 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1461.406 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2069 instances were transformed.
  FDR => FDRE: 8 instances
  RAM16X1S => RAM32X1S (RAMS32): 2048 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 8 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 4 instances
  SRL16 => SRL16E: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
952 Infos, 460 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:32 ; elapsed = 00:03:52 . Memory (MB): peak = 1461.406 ; gain = 1156.816
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1461.406 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/cnn/detection_acc_ip_test/detection_acc_ip_test.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Apr 22 14:37:52 2024...
