/// Auto-generated register definitions for DACC
/// Device: ATSAM3X8E
/// Vendor: Atmel
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>

namespace alloy::hal::atmel::atsam3x8e::atsam3x8e::dacc {

// ============================================================================
// DACC - Digital-to-Analog Converter Controller
// Base Address: 0x400C8000
// ============================================================================

/// DACC Register Structure
struct DACC_Registers {

    /// Control Register
    /// Offset: 0x0000
    /// Access: write-only
    volatile uint32_t CR;

    /// Mode Register
    /// Offset: 0x0004
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t MR;
    uint8_t RESERVED_0008[8]; ///< Reserved

    /// Channel Enable Register
    /// Offset: 0x0010
    /// Access: write-only
    volatile uint32_t CHER;

    /// Channel Disable Register
    /// Offset: 0x0014
    /// Access: write-only
    volatile uint32_t CHDR;

    /// Channel Status Register
    /// Offset: 0x0018
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CHSR;
    uint8_t RESERVED_001C[4]; ///< Reserved

    /// Conversion Data Register
    /// Offset: 0x0020
    /// Reset value: 0x00000000
    /// Access: write-only
    volatile uint32_t CDR;

    /// Interrupt Enable Register
    /// Offset: 0x0024
    /// Access: write-only
    volatile uint32_t IER;

    /// Interrupt Disable Register
    /// Offset: 0x0028
    /// Access: write-only
    volatile uint32_t IDR;

    /// Interrupt Mask Register
    /// Offset: 0x002C
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t IMR;

    /// Interrupt Status Register
    /// Offset: 0x0030
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t ISR;
    uint8_t RESERVED_0034[96]; ///< Reserved

    /// Analog Current Register
    /// Offset: 0x0094
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t ACR;
    uint8_t RESERVED_0098[76]; ///< Reserved

    /// Write Protect Mode register
    /// Offset: 0x00E4
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t WPMR;

    /// Write Protect Status register
    /// Offset: 0x00E8
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t WPSR;
    uint8_t RESERVED_00EC[28]; ///< Reserved

    /// Transmit Pointer Register
    /// Offset: 0x0108
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t TPR;

    /// Transmit Counter Register
    /// Offset: 0x010C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t TCR;
    uint8_t RESERVED_0110[8]; ///< Reserved

    /// Transmit Next Pointer Register
    /// Offset: 0x0118
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t TNPR;

    /// Transmit Next Counter Register
    /// Offset: 0x011C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t TNCR;

    /// Transfer Control Register
    /// Offset: 0x0120
    /// Reset value: 0x00000000
    /// Access: write-only
    volatile uint32_t PTCR;

    /// Transfer Status Register
    /// Offset: 0x0124
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t PTSR;
};

static_assert(sizeof(DACC_Registers) >= 296, "DACC_Registers size mismatch");

/// DACC peripheral instance
constexpr DACC_Registers* DACC = 
    reinterpret_cast<DACC_Registers*>(0x400C8000);

}  // namespace alloy::hal::atmel::atsam3x8e::atsam3x8e::dacc
