<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2017.10.24.16:12:25"
 outputDirectory="D:/dervieux/Projet_VGA_NIOS/db/ip/nios_ii/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Cyclone II"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="EP2C35F672C6"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="clk" kind="clock" start="0">
   <property name="clockRate" value="100000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="sram_de2" kind="conduit" start="0">
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="" />
   <port name="sram_de2_ADDR" direction="output" role="ADDR" width="18" />
   <port name="sram_de2_DQ" direction="bidir" role="DQ" width="16" />
   <port name="sram_de2_WE_N" direction="output" role="WE_N" width="1" />
   <port name="sram_de2_OE_N" direction="output" role="OE_N" width="1" />
   <port name="sram_de2_UB_N" direction="output" role="UB_N" width="1" />
   <port name="sram_de2_LB_N" direction="output" role="LB_N" width="1" />
   <port name="sram_de2_CE_N" direction="output" role="CE_N" width="1" />
  </interface>
  <interface name="color_out" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="color_out_export" direction="output" role="export" width="6" />
  </interface>
  <interface name="wr_address" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="wr_address_export" direction="output" role="export" width="32" />
  </interface>
  <interface name="music_sheet" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="music_sheet_export" direction="output" role="export" width="32" />
  </interface>
  <interface name="instrument" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="instrument_export" direction="output" role="export" width="8" />
  </interface>
  <interface name="wr_en" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="wr_en_export" direction="output" role="export" width="1" />
  </interface>
  <interface name="reset" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port name="reset_reset_n" direction="input" role="reset_n" width="1" />
  </interface>
  <interface name="in_bus" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="in_bus_export" direction="input" role="export" width="20" />
  </interface>
  <interface name="ps2_ext" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="ps2_ext_CLK" direction="bidir" role="CLK" width="1" />
   <port name="ps2_ext_DAT" direction="bidir" role="DAT" width="1" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="nios_ii:1.0:AUTO_CLK_CLOCK_DOMAIN=-1,AUTO_CLK_CLOCK_RATE=-1,AUTO_CLK_RESET_DOMAIN=-1,AUTO_DEVICE=EP2C35F672C6,AUTO_DEVICE_FAMILY=Cyclone II,AUTO_GENERATION_ID=1508854334,AUTO_UNIQUE_ID=(clock_source:13.0:clockFrequency=100000000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(SRAM_DE2:1.0:AUTO_CLOCK_CLOCK_RATE=100000000)(altera_nios2_qsys:13.0:bht_ramBlockType=Automatic,breakAbsoluteAddr=1050656,breakOffset=32,breakSlave=nios2_qsys_0.jtag_debug_module,clockFrequency=100000000,cpuID=0,cpuID_stored=0,cpuReset=false,customInstSlavesSystemInfo=&lt;info/&gt;,dataAddrWidth=21,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;SRAM_DE2_0.s0&apos; start=&apos;0x80000&apos; end=&apos;0x100000&apos; /&gt;&lt;slave name=&apos;nios2_qsys_0.jtag_debug_module&apos; start=&apos;0x100800&apos; end=&apos;0x101000&apos; /&gt;&lt;slave name=&apos;instrument.s1&apos; start=&apos;0x101060&apos; end=&apos;0x101070&apos; /&gt;&lt;slave name=&apos;music_sheet.s1&apos; start=&apos;0x101070&apos; end=&apos;0x101080&apos; /&gt;&lt;slave name=&apos;wr_address.s1&apos; start=&apos;0x101080&apos; end=&apos;0x101090&apos; /&gt;&lt;slave name=&apos;color_out.s1&apos; start=&apos;0x101090&apos; end=&apos;0x1010A0&apos; /&gt;&lt;slave name=&apos;wr_en.s1&apos; start=&apos;0x1010A0&apos; end=&apos;0x1010B0&apos; /&gt;&lt;slave name=&apos;in_bus.s1&apos; start=&apos;0x1010B0&apos; end=&apos;0x1010C0&apos; /&gt;&lt;slave name=&apos;ps2_0.avalon_ps2_slave&apos; start=&apos;0x1010C8&apos; end=&apos;0x1010D0&apos; /&gt;&lt;/address-map&gt;,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize=32,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_omitDataMaster=false,dcache_ramBlockType=Automatic,dcache_size=2048,dcache_size_derived=2048,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_debugReqSignals=false,debug_embeddedPLL=true,debug_jtagInstanceID=0,debug_level=Level1,debug_triggerArming=true,deviceFamilyName=Cyclone II,deviceFeaturesSystemInfo=ADDRESS_STALL 1 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FITTER_USE_FALLING_EDGE_DELAY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 0 HAS_ADVANCED_IO_TIMING_SUPPORT 0 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 0 HAS_BSDL_FILE_GENERATION 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 1 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_EARLY_TIMING_ESTIMATE_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 0 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_INTERFACE_PLANNER_SUPPORT 0 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_SMART_RECOMPILE_SUPPORT 1 HAS_JITTER_SUPPORT 0 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LIMITED_TCL_FITTER_SUPPORT 0 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 0 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 1 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 0 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 0 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 1 HAS_SPLIT_IO_SUPPORT 0 HAS_SPLIT_LC_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 0 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 1 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 0 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_HARDCOPY_FAMILY 0 LVDS_IO 0 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 1 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 0 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 1 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_SUPPORT 1 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 0 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 1 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 0 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 0 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 1 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 0 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 0 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_THIRD_GENERATION_TIMING_MODELS_TIS 0 USES_U2B2_TIMING_MODELS 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 0 USE_ADVANCED_IO_TIMING_BY_DEFAULT 0 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 0 USE_RELAX_IO_ASSIGNMENT_RULES 1 USE_RISEFALL_ONLY 0 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 0 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 0,exceptionAbsoluteAddr=524320,exceptionOffset=32,exceptionSlave=SRAM_DE2_0.s0,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=4096,icache_tagramBlockType=Automatic,impl=Fast,instAddrWidth=21,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;SRAM_DE2_0.s0&apos; start=&apos;0x80000&apos; end=&apos;0x100000&apos; /&gt;&lt;slave name=&apos;nios2_qsys_0.jtag_debug_module&apos; start=&apos;0x100800&apos; end=&apos;0x101000&apos; /&gt;&lt;slave name=&apos;instrument.s1&apos; start=&apos;0x101060&apos; end=&apos;0x101070&apos; /&gt;&lt;slave name=&apos;music_sheet.s1&apos; start=&apos;0x101070&apos; end=&apos;0x101080&apos; /&gt;&lt;slave name=&apos;wr_address.s1&apos; start=&apos;0x101080&apos; end=&apos;0x101090&apos; /&gt;&lt;slave name=&apos;color_out.s1&apos; start=&apos;0x101090&apos; end=&apos;0x1010A0&apos; /&gt;&lt;slave name=&apos;wr_en.s1&apos; start=&apos;0x1010A0&apos; end=&apos;0x1010B0&apos; /&gt;&lt;slave name=&apos;in_bus.s1&apos; start=&apos;0x1010B0&apos; end=&apos;0x1010C0&apos; /&gt;&lt;slave name=&apos;ps2_0.avalon_ps2_slave&apos; start=&apos;0x1010C8&apos; end=&apos;0x1010D0&apos; /&gt;&lt;/address-map&gt;,internalIrqMaskSystemInfo=1,is_hardcopy_compatible=false,manuallyAssignCpuID=true,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,muldiv_divider=false,muldiv_multiplierType=EmbeddedMulFast,ocimem_ramBlockType=Automatic,regfile_ramBlockType=Automatic,resetAbsoluteAddr=524288,resetOffset=0,resetSlave=SRAM_DE2_0.s0,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateModelChecker=false,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=true,setting_allowFullAddressRange=false,setting_alwaysEncrypt=true,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_avalonDebugPortPresent=false,setting_bhtIndexPcOnly=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=true,setting_branchPredictionType=Automatic,setting_clearXBitsLDNonBypass=true,setting_debugSimGen=false,setting_ecc_present=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportvectors=false,setting_extraExceptionInfo=false,setting_fullWaveformSignals=false,setting_illegalInstructionsTrap=false,setting_illegalMemAccessDetection=false,setting_interruptControllerType=Internal,setting_oci_export_jtag_signals=false,setting_perfCounterWidth=32,setting_performanceCounter=false,setting_preciseDivisionErrorException=false,setting_preciseIllegalMemAccessException=false,setting_preciseSlaveAccessErrorException=false,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings=)(altera_up_avalon_ps2:13.0:AUTO_CLOCK_RESET_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone II,avalon_bus_type=Memory Mapped,clk_rate=100000000)(altera_avalon_pio:13.0.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=100000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=true,derived_has_irq=false,derived_has_out=false,derived_has_tri=false,derived_irq_type=NONE,direction=Input,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=20)(altera_avalon_pio:13.0.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=100000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=false,derived_has_irq=false,derived_has_out=true,derived_has_tri=false,derived_irq_type=NONE,direction=Output,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=1)(altera_avalon_pio:13.0.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=100000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=false,derived_has_irq=false,derived_has_out=true,derived_has_tri=false,derived_irq_type=NONE,direction=Output,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=6)(altera_avalon_pio:13.0.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=100000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=false,derived_has_irq=false,derived_has_out=true,derived_has_tri=false,derived_irq_type=NONE,direction=Output,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=32)(altera_avalon_pio:13.0.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=100000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=false,derived_has_irq=false,derived_has_out=true,derived_has_tri=false,derived_irq_type=NONE,direction=Output,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=32)(altera_avalon_pio:13.0.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=100000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=false,derived_has_irq=false,derived_has_out=true,derived_has_tri=false,derived_irq_type=NONE,direction=Output,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=8)(avalon:13.0:arbitrationPriority=1,baseAddress=0x00100800,defaultConnection=false)(avalon:13.0:arbitrationPriority=1,baseAddress=0x00100800,defaultConnection=false)(clock:13.0:)(reset:13.0:)(reset:13.0:)(avalon:13.0:arbitrationPriority=1,baseAddress=0x00080000,defaultConnection=false)(avalon:13.0:arbitrationPriority=1,baseAddress=0x00080000,defaultConnection=false)(clock:13.0:)(reset:13.0:)(reset:13.0:)(clock:13.0:)(avalon:13.0:arbitrationPriority=1,baseAddress=0x001010c8,defaultConnection=false)(reset:13.0:)(reset:13.0:)(avalon:13.0:arbitrationPriority=1,baseAddress=0x001010c8,defaultConnection=false)(clock:13.0:)(reset:13.0:)(reset:13.0:)(avalon:13.0:arbitrationPriority=1,baseAddress=0x001010b0,defaultConnection=false)(avalon:13.0:arbitrationPriority=1,baseAddress=0x001010b0,defaultConnection=false)(clock:13.0:)(reset:13.0:)(avalon:13.0:arbitrationPriority=1,baseAddress=0x001010a0,defaultConnection=false)(avalon:13.0:arbitrationPriority=1,baseAddress=0x001010a0,defaultConnection=false)(reset:13.0:)(clock:13.0:)(reset:13.0:)(reset:13.0:)(avalon:13.0:arbitrationPriority=1,baseAddress=0x00101090,defaultConnection=false)(avalon:13.0:arbitrationPriority=1,baseAddress=0x00101090,defaultConnection=false)(clock:13.0:)(reset:13.0:)(avalon:13.0:arbitrationPriority=1,baseAddress=0x00101080,defaultConnection=false)(avalon:13.0:arbitrationPriority=1,baseAddress=0x00101080,defaultConnection=false)(reset:13.0:)(clock:13.0:)(avalon:13.0:arbitrationPriority=1,baseAddress=0x00101070,defaultConnection=false)(reset:13.0:)(avalon:13.0:arbitrationPriority=1,baseAddress=0x00101070,defaultConnection=false)(reset:13.0:)(reset:13.0:)(avalon:13.0:arbitrationPriority=1,baseAddress=0x00101060,defaultConnection=false)(reset:13.0:)(clock:13.0:)(avalon:13.0:arbitrationPriority=1,baseAddress=0x00101060,defaultConnection=false)(interrupt:13.0:irqNumber=0)"
   instancePathKey="nios_ii"
   kind="nios_ii"
   version="1.0"
   name="nios_ii">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_DEVICE" value="EP2C35F672C6" />
  <parameter name="AUTO_GENERATION_ID" value="1508854334" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="-1" />
  <generatedFiles>
   <file
       path="D:/dervieux/Projet_VGA_NIOS/db/ip/nios_ii/nios_ii.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/dervieux/Projet_VGA_NIOS/db/ip/nios_ii/submodules/SRAM_DE2.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="D:/dervieux/Projet_VGA_NIOS/db/ip/nios_ii/submodules/nios_ii_nios2_qsys_0.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="D:/dervieux/Projet_VGA_NIOS/db/ip/nios_ii/submodules/nios_ii_nios2_qsys_0.sdc"
       type="SDC"
       attributes="" />
   <file
       path="D:/dervieux/Projet_VGA_NIOS/db/ip/nios_ii/submodules/nios_ii_nios2_qsys_0.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/dervieux/Projet_VGA_NIOS/db/ip/nios_ii/submodules/nios_ii_nios2_qsys_0_bht_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/dervieux/Projet_VGA_NIOS/db/ip/nios_ii/submodules/nios_ii_nios2_qsys_0_dc_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/dervieux/Projet_VGA_NIOS/db/ip/nios_ii/submodules/nios_ii_nios2_qsys_0_ic_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/dervieux/Projet_VGA_NIOS/db/ip/nios_ii/submodules/nios_ii_nios2_qsys_0_jtag_debug_module_sysclk.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/dervieux/Projet_VGA_NIOS/db/ip/nios_ii/submodules/nios_ii_nios2_qsys_0_jtag_debug_module_tck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/dervieux/Projet_VGA_NIOS/db/ip/nios_ii/submodules/nios_ii_nios2_qsys_0_jtag_debug_module_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/dervieux/Projet_VGA_NIOS/db/ip/nios_ii/submodules/nios_ii_nios2_qsys_0_mult_cell.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/dervieux/Projet_VGA_NIOS/db/ip/nios_ii/submodules/nios_ii_nios2_qsys_0_ociram_default_contents.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/dervieux/Projet_VGA_NIOS/db/ip/nios_ii/submodules/nios_ii_nios2_qsys_0_oci_test_bench.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/dervieux/Projet_VGA_NIOS/db/ip/nios_ii/submodules/nios_ii_nios2_qsys_0_rf_ram_a.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/dervieux/Projet_VGA_NIOS/db/ip/nios_ii/submodules/nios_ii_nios2_qsys_0_rf_ram_b.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/dervieux/Projet_VGA_NIOS/db/ip/nios_ii/submodules/nios_ii_nios2_qsys_0_test_bench.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/dervieux/Projet_VGA_NIOS/db/ip/nios_ii/submodules/altera_up_ps2.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/dervieux/Projet_VGA_NIOS/db/ip/nios_ii/submodules/altera_up_ps2_command_out.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/dervieux/Projet_VGA_NIOS/db/ip/nios_ii/submodules/altera_up_ps2_data_in.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/dervieux/Projet_VGA_NIOS/db/ip/nios_ii/submodules/nios_ii_ps2_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/dervieux/Projet_VGA_NIOS/db/ip/nios_ii/submodules/nios_ii_in_bus.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/dervieux/Projet_VGA_NIOS/db/ip/nios_ii/submodules/nios_ii_wr_en.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/dervieux/Projet_VGA_NIOS/db/ip/nios_ii/submodules/nios_ii_color_out.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/dervieux/Projet_VGA_NIOS/db/ip/nios_ii/submodules/nios_ii_wr_address.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/dervieux/Projet_VGA_NIOS/db/ip/nios_ii/submodules/nios_ii_instrument.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/dervieux/Projet_VGA_NIOS/db/ip/nios_ii/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/dervieux/Projet_VGA_NIOS/db/ip/nios_ii/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/dervieux/Projet_VGA_NIOS/db/ip/nios_ii/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/dervieux/Projet_VGA_NIOS/db/ip/nios_ii/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/dervieux/Projet_VGA_NIOS/db/ip/nios_ii/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/dervieux/Projet_VGA_NIOS/db/ip/nios_ii/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/dervieux/Projet_VGA_NIOS/db/ip/nios_ii/submodules/nios_ii_addr_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/dervieux/Projet_VGA_NIOS/db/ip/nios_ii/submodules/nios_ii_id_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/dervieux/Projet_VGA_NIOS/db/ip/nios_ii/submodules/nios_ii_id_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/dervieux/Projet_VGA_NIOS/db/ip/nios_ii/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/dervieux/Projet_VGA_NIOS/db/ip/nios_ii/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/dervieux/Projet_VGA_NIOS/db/ip/nios_ii/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/dervieux/Projet_VGA_NIOS/db/ip/nios_ii/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/dervieux/Projet_VGA_NIOS/db/ip/nios_ii/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/dervieux/Projet_VGA_NIOS/db/ip/nios_ii/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/dervieux/Projet_VGA_NIOS/db/ip/nios_ii/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
   <file
       path="D:/dervieux/Projet_VGA_NIOS/db/ip/nios_ii/submodules/nios_ii_cmd_xbar_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/dervieux/Projet_VGA_NIOS/db/ip/nios_ii/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/dervieux/Projet_VGA_NIOS/db/ip/nios_ii/submodules/nios_ii_cmd_xbar_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/dervieux/Projet_VGA_NIOS/db/ip/nios_ii/submodules/nios_ii_rsp_xbar_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/dervieux/Projet_VGA_NIOS/db/ip/nios_ii/submodules/nios_ii_rsp_xbar_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/dervieux/Projet_VGA_NIOS/db/ip/nios_ii/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/dervieux/Projet_VGA_NIOS/db/ip/nios_ii/submodules/nios_ii_irq_mapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file path="D:/dervieux/Projet_VGA_NIOS/nios_ii.qsys" attributes="" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="D:/dervieux/Projet_VGA_NIOS/SRAM_DE2/SRAM_DE2_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0/ip/altera/nios2_ip/altera_nios2/altera_nios2_qsys_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0/ip/University_Program/Input_Output/altera_up_avalon_ps2/altera_up_avalon_ps2_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0/ip/University_Program/Input_Output/altera_up_avalon_ps2/hdl/altera_up_ps2.v"
       attributes="" />
   <file
       path="C:/altera/13.0/ip/University_Program/Input_Output/altera_up_avalon_ps2/hdl/altera_up_ps2_command_out.v"
       attributes="" />
   <file
       path="C:/altera/13.0/ip/University_Program/Input_Output/altera_up_avalon_ps2/hdl/altera_up_ps2_data_in.v"
       attributes="" />
   <file
       path="C:/altera/13.0/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v"
       attributes="" />
   <file
       path="C:/altera/13.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv"
       attributes="" />
   <file
       path="C:/altera/13.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv"
       attributes="" />
   <file
       path="C:/altera/13.0/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0/ip/altera/merlin/altera_irq_mapper/altera_irq_mapper_hw.tcl"
       attributes="" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="nios_ii">queue size: 0 starting:nios_ii "nios_ii"</message>
   <message level="Debug">Transform: PipelineBridgeSwap</message>
   <message level="Info" culprit="pipeline_bridge_swap_transform"><![CDATA[After transform: <b>10</b> modules, <b>46</b> connections]]></message>
   <message level="Debug">Transform: ClockCrossingBridgeSwap</message>
   <message level="Debug">Transform: QsysBetaIPSwap</message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Info">No custom instruction connections, skipping transform </message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="merlin_translator_transform"><![CDATA[After transform: <b>21</b> modules, <b>90</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces nios2_qsys_0.instruction_master and nios2_qsys_0_instruction_master_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces nios2_qsys_0.data_master and nios2_qsys_0_data_master_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces nios2_qsys_0_jtag_debug_module_translator.avalon_anti_slave_0 and nios2_qsys_0.jtag_debug_module</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces SRAM_DE2_0_s0_translator.avalon_anti_slave_0 and SRAM_DE2_0.s0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces ps2_0_avalon_ps2_slave_translator.avalon_anti_slave_0 and ps2_0.avalon_ps2_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces in_bus_s1_translator.avalon_anti_slave_0 and in_bus.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces wr_en_s1_translator.avalon_anti_slave_0 and wr_en.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces color_out_s1_translator.avalon_anti_slave_0 and color_out.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces wr_address_s1_translator.avalon_anti_slave_0 and wr_address.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces music_sheet_s1_translator.avalon_anti_slave_0 and music_sheet.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces instrument_s1_translator.avalon_anti_slave_0 and instrument.s1</message>
   <message level="Info" culprit="merlin_domain_transform"><![CDATA[After transform: <b>42</b> modules, <b>225</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="merlin_router_transform"><![CDATA[After transform: <b>53</b> modules, <b>269</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="merlin_traffic_limiter_transform"><![CDATA[After transform: <b>55</b> modules, <b>279</b> connections]]></message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="merlin_burst_transform"><![CDATA[After transform: <b>56</b> modules, <b>283</b> connections]]></message>
   <message level="Debug">Transform: CombinedWidthTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>57</b> modules, <b>221</b> connections]]></message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>78</b> modules, <b>279</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="merlin_width_transform"><![CDATA[After transform: <b>80</b> modules, <b>285</b> connections]]></message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Info" culprit="limiter_update_transform"><![CDATA[After transform: <b>80</b> modules, <b>287</b> connections]]></message>
   <message level="Info" culprit="merlin_mm_transform"><![CDATA[After transform: <b>80</b> modules, <b>287</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="merlin_interrupt_mapper_transform"><![CDATA[After transform: <b>81</b> modules, <b>290</b> connections]]></message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug" culprit="nios_ii"><![CDATA["<b>nios_ii</b>" reuses <b>SRAM_DE2</b> "<b>submodules/SRAM_DE2</b>"]]></message>
   <message level="Debug" culprit="nios_ii"><![CDATA["<b>nios_ii</b>" reuses <b>altera_nios2_qsys</b> "<b>submodules/nios_ii_nios2_qsys_0</b>"]]></message>
   <message level="Debug" culprit="nios_ii"><![CDATA["<b>nios_ii</b>" reuses <b>altera_up_avalon_ps2</b> "<b>submodules/nios_ii_ps2_0</b>"]]></message>
   <message level="Debug" culprit="nios_ii"><![CDATA["<b>nios_ii</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/nios_ii_in_bus</b>"]]></message>
   <message level="Debug" culprit="nios_ii"><![CDATA["<b>nios_ii</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/nios_ii_wr_en</b>"]]></message>
   <message level="Debug" culprit="nios_ii"><![CDATA["<b>nios_ii</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/nios_ii_color_out</b>"]]></message>
   <message level="Debug" culprit="nios_ii"><![CDATA["<b>nios_ii</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/nios_ii_wr_address</b>"]]></message>
   <message level="Debug" culprit="nios_ii"><![CDATA["<b>nios_ii</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/nios_ii_wr_address</b>"]]></message>
   <message level="Debug" culprit="nios_ii"><![CDATA["<b>nios_ii</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/nios_ii_instrument</b>"]]></message>
   <message level="Debug" culprit="nios_ii"><![CDATA["<b>nios_ii</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="nios_ii"><![CDATA["<b>nios_ii</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="nios_ii"><![CDATA["<b>nios_ii</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="nios_ii"><![CDATA["<b>nios_ii</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="nios_ii"><![CDATA["<b>nios_ii</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="nios_ii"><![CDATA["<b>nios_ii</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="nios_ii"><![CDATA["<b>nios_ii</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="nios_ii"><![CDATA["<b>nios_ii</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="nios_ii"><![CDATA["<b>nios_ii</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="nios_ii"><![CDATA["<b>nios_ii</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="nios_ii"><![CDATA["<b>nios_ii</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="nios_ii"><![CDATA["<b>nios_ii</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="nios_ii"><![CDATA["<b>nios_ii</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="nios_ii"><![CDATA["<b>nios_ii</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="nios_ii"><![CDATA["<b>nios_ii</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="nios_ii"><![CDATA["<b>nios_ii</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="nios_ii"><![CDATA["<b>nios_ii</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="nios_ii"><![CDATA["<b>nios_ii</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="nios_ii"><![CDATA["<b>nios_ii</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="nios_ii"><![CDATA["<b>nios_ii</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="nios_ii"><![CDATA["<b>nios_ii</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="nios_ii"><![CDATA["<b>nios_ii</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="nios_ii"><![CDATA["<b>nios_ii</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="nios_ii"><![CDATA["<b>nios_ii</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="nios_ii"><![CDATA["<b>nios_ii</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="nios_ii"><![CDATA["<b>nios_ii</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="nios_ii"><![CDATA["<b>nios_ii</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="nios_ii"><![CDATA["<b>nios_ii</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="nios_ii"><![CDATA["<b>nios_ii</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="nios_ii"><![CDATA["<b>nios_ii</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="nios_ii"><![CDATA["<b>nios_ii</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="nios_ii"><![CDATA["<b>nios_ii</b>" reuses <b>altera_merlin_router</b> "<b>submodules/nios_ii_addr_router</b>"]]></message>
   <message level="Debug" culprit="nios_ii"><![CDATA["<b>nios_ii</b>" reuses <b>altera_merlin_router</b> "<b>submodules/nios_ii_addr_router</b>"]]></message>
   <message level="Debug" culprit="nios_ii"><![CDATA["<b>nios_ii</b>" reuses <b>altera_merlin_router</b> "<b>submodules/nios_ii_id_router</b>"]]></message>
   <message level="Debug" culprit="nios_ii"><![CDATA["<b>nios_ii</b>" reuses <b>altera_merlin_router</b> "<b>submodules/nios_ii_id_router_001</b>"]]></message>
   <message level="Debug" culprit="nios_ii"><![CDATA["<b>nios_ii</b>" reuses <b>altera_merlin_router</b> "<b>submodules/nios_ii_id_router</b>"]]></message>
   <message level="Debug" culprit="nios_ii"><![CDATA["<b>nios_ii</b>" reuses <b>altera_merlin_router</b> "<b>submodules/nios_ii_id_router</b>"]]></message>
   <message level="Debug" culprit="nios_ii"><![CDATA["<b>nios_ii</b>" reuses <b>altera_merlin_router</b> "<b>submodules/nios_ii_id_router</b>"]]></message>
   <message level="Debug" culprit="nios_ii"><![CDATA["<b>nios_ii</b>" reuses <b>altera_merlin_router</b> "<b>submodules/nios_ii_id_router</b>"]]></message>
   <message level="Debug" culprit="nios_ii"><![CDATA["<b>nios_ii</b>" reuses <b>altera_merlin_router</b> "<b>submodules/nios_ii_id_router</b>"]]></message>
   <message level="Debug" culprit="nios_ii"><![CDATA["<b>nios_ii</b>" reuses <b>altera_merlin_router</b> "<b>submodules/nios_ii_id_router</b>"]]></message>
   <message level="Debug" culprit="nios_ii"><![CDATA["<b>nios_ii</b>" reuses <b>altera_merlin_router</b> "<b>submodules/nios_ii_id_router</b>"]]></message>
   <message level="Debug" culprit="nios_ii"><![CDATA["<b>nios_ii</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="nios_ii"><![CDATA["<b>nios_ii</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="nios_ii"><![CDATA["<b>nios_ii</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="nios_ii"><![CDATA["<b>nios_ii</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="nios_ii"><![CDATA["<b>nios_ii</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/nios_ii_cmd_xbar_demux</b>"]]></message>
   <message level="Debug" culprit="nios_ii"><![CDATA["<b>nios_ii</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/nios_ii_cmd_xbar_demux</b>"]]></message>
   <message level="Debug" culprit="nios_ii"><![CDATA["<b>nios_ii</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/nios_ii_cmd_xbar_mux</b>"]]></message>
   <message level="Debug" culprit="nios_ii"><![CDATA["<b>nios_ii</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/nios_ii_cmd_xbar_mux</b>"]]></message>
   <message level="Debug" culprit="nios_ii"><![CDATA["<b>nios_ii</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/nios_ii_cmd_xbar_mux</b>"]]></message>
   <message level="Debug" culprit="nios_ii"><![CDATA["<b>nios_ii</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/nios_ii_cmd_xbar_mux</b>"]]></message>
   <message level="Debug" culprit="nios_ii"><![CDATA["<b>nios_ii</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/nios_ii_cmd_xbar_mux</b>"]]></message>
   <message level="Debug" culprit="nios_ii"><![CDATA["<b>nios_ii</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/nios_ii_cmd_xbar_mux</b>"]]></message>
   <message level="Debug" culprit="nios_ii"><![CDATA["<b>nios_ii</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/nios_ii_cmd_xbar_mux</b>"]]></message>
   <message level="Debug" culprit="nios_ii"><![CDATA["<b>nios_ii</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/nios_ii_cmd_xbar_mux</b>"]]></message>
   <message level="Debug" culprit="nios_ii"><![CDATA["<b>nios_ii</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/nios_ii_cmd_xbar_mux</b>"]]></message>
   <message level="Debug" culprit="nios_ii"><![CDATA["<b>nios_ii</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/nios_ii_rsp_xbar_demux</b>"]]></message>
   <message level="Debug" culprit="nios_ii"><![CDATA["<b>nios_ii</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/nios_ii_rsp_xbar_demux</b>"]]></message>
   <message level="Debug" culprit="nios_ii"><![CDATA["<b>nios_ii</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/nios_ii_rsp_xbar_demux</b>"]]></message>
   <message level="Debug" culprit="nios_ii"><![CDATA["<b>nios_ii</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/nios_ii_rsp_xbar_demux</b>"]]></message>
   <message level="Debug" culprit="nios_ii"><![CDATA["<b>nios_ii</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/nios_ii_rsp_xbar_demux</b>"]]></message>
   <message level="Debug" culprit="nios_ii"><![CDATA["<b>nios_ii</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/nios_ii_rsp_xbar_demux</b>"]]></message>
   <message level="Debug" culprit="nios_ii"><![CDATA["<b>nios_ii</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/nios_ii_rsp_xbar_demux</b>"]]></message>
   <message level="Debug" culprit="nios_ii"><![CDATA["<b>nios_ii</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/nios_ii_rsp_xbar_demux</b>"]]></message>
   <message level="Debug" culprit="nios_ii"><![CDATA["<b>nios_ii</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/nios_ii_rsp_xbar_demux</b>"]]></message>
   <message level="Debug" culprit="nios_ii"><![CDATA["<b>nios_ii</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/nios_ii_rsp_xbar_mux</b>"]]></message>
   <message level="Debug" culprit="nios_ii"><![CDATA["<b>nios_ii</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/nios_ii_rsp_xbar_mux</b>"]]></message>
   <message level="Debug" culprit="nios_ii"><![CDATA["<b>nios_ii</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="nios_ii"><![CDATA["<b>nios_ii</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="nios_ii"><![CDATA["<b>nios_ii</b>" reuses <b>altera_irq_mapper</b> "<b>submodules/nios_ii_irq_mapper</b>"]]></message>
   <message level="Debug" culprit="nios_ii">queue size: 79 starting:SRAM_DE2 "submodules/SRAM_DE2"</message>
   <message level="Info" culprit="SRAM_DE2_0"><![CDATA["<b>nios_ii</b>" instantiated <b>SRAM_DE2</b> "<b>SRAM_DE2_0</b>"]]></message>
   <message level="Debug" culprit="nios_ii">queue size: 78 starting:altera_nios2_qsys "submodules/nios_ii_nios2_qsys_0"</message>
   <message level="Info" culprit="nios2_qsys_0">Starting RTL generation for module 'nios_ii_nios2_qsys_0'</message>
   <message level="Info" culprit="nios2_qsys_0">  Generation command is [exec C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=nios_ii_nios2_qsys_0 --dir=C:/Users/dervieux_emm/AppData/Local/Temp/alt7463_1517619818154431569.dir/0002_nios2_qsys_0_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/Users/dervieux_emm/AppData/Local/Temp/alt7463_1517619818154431569.dir/0002_nios2_qsys_0_gen//nios_ii_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0    --bogus  ]</message>
   <message level="Info" culprit="nios2_qsys_0"># 2017.10.24 16:12:18 (*) Starting Nios II generation</message>
   <message level="Info" culprit="nios2_qsys_0"># 2017.10.24 16:12:18 (*)   Checking for plaintext license.</message>
   <message level="Info" culprit="nios2_qsys_0"># 2017.10.24 16:12:18 (*)   Plaintext license not found.</message>
   <message level="Info" culprit="nios2_qsys_0"># 2017.10.24 16:12:18 (*)   Checking for encrypted license (non-evaluation).</message>
   <message level="Info" culprit="nios2_qsys_0"># 2017.10.24 16:12:18 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)</message>
   <message level="Info" culprit="nios2_qsys_0"># 2017.10.24 16:12:18 (*)   Elaborating CPU configuration settings</message>
   <message level="Info" culprit="nios2_qsys_0"># 2017.10.24 16:12:18 (*)   Creating all objects for CPU</message>
   <message level="Info" culprit="nios2_qsys_0"># 2017.10.24 16:12:18 (*)     Testbench</message>
   <message level="Info" culprit="nios2_qsys_0"># 2017.10.24 16:12:18 (*)     Instruction decoding</message>
   <message level="Info" culprit="nios2_qsys_0"># 2017.10.24 16:12:18 (*)       Instruction fields</message>
   <message level="Info" culprit="nios2_qsys_0"># 2017.10.24 16:12:18 (*)       Instruction decodes</message>
   <message level="Info" culprit="nios2_qsys_0"># 2017.10.24 16:12:19 (*)       Signals for RTL simulation waveforms</message>
   <message level="Info" culprit="nios2_qsys_0"># 2017.10.24 16:12:19 (*)       Instruction controls</message>
   <message level="Info" culprit="nios2_qsys_0"># 2017.10.24 16:12:19 (*)     Pipeline frontend</message>
   <message level="Info" culprit="nios2_qsys_0"># 2017.10.24 16:12:19 (*)     Pipeline backend</message>
   <message level="Info" culprit="nios2_qsys_0"># 2017.10.24 16:12:21 (*)   Generating RTL from CPU objects</message>
   <message level="Info" culprit="nios2_qsys_0"># 2017.10.24 16:12:23 (*)   Creating encrypted RTL</message>
   <message level="Info" culprit="nios2_qsys_0"># 2017.10.24 16:12:24 (*) Done Nios II generation</message>
   <message level="Info" culprit="nios2_qsys_0">Done RTL generation for module 'nios_ii_nios2_qsys_0'</message>
   <message level="Info" culprit="nios2_qsys_0"><![CDATA["<b>nios_ii</b>" instantiated <b>altera_nios2_qsys</b> "<b>nios2_qsys_0</b>"]]></message>
   <message level="Debug" culprit="nios_ii">queue size: 77 starting:altera_up_avalon_ps2 "submodules/nios_ii_ps2_0"</message>
   <message level="Info" culprit="ps2_0">Starting Generation of PS2 Controller</message>
   <message level="Info" culprit="ps2_0"><![CDATA["<b>nios_ii</b>" instantiated <b>altera_up_avalon_ps2</b> "<b>ps2_0</b>"]]></message>
   <message level="Debug" culprit="nios_ii">queue size: 76 starting:altera_avalon_pio "submodules/nios_ii_in_bus"</message>
   <message level="Info" culprit="in_bus">Starting RTL generation for module 'nios_ii_in_bus'</message>
   <message level="Info" culprit="in_bus">  Generation command is [exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_ii_in_bus --dir=C:/Users/dervieux_emm/AppData/Local/Temp/alt7463_1517619818154431569.dir/0004_in_bus_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/Users/dervieux_emm/AppData/Local/Temp/alt7463_1517619818154431569.dir/0004_in_bus_gen//nios_ii_in_bus_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="in_bus">Done RTL generation for module 'nios_ii_in_bus'</message>
   <message level="Info" culprit="in_bus"><![CDATA["<b>nios_ii</b>" instantiated <b>altera_avalon_pio</b> "<b>in_bus</b>"]]></message>
   <message level="Debug" culprit="nios_ii">queue size: 75 starting:altera_avalon_pio "submodules/nios_ii_wr_en"</message>
   <message level="Info" culprit="wr_en">Starting RTL generation for module 'nios_ii_wr_en'</message>
   <message level="Info" culprit="wr_en">  Generation command is [exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_ii_wr_en --dir=C:/Users/dervieux_emm/AppData/Local/Temp/alt7463_1517619818154431569.dir/0005_wr_en_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/Users/dervieux_emm/AppData/Local/Temp/alt7463_1517619818154431569.dir/0005_wr_en_gen//nios_ii_wr_en_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="wr_en">Done RTL generation for module 'nios_ii_wr_en'</message>
   <message level="Info" culprit="wr_en"><![CDATA["<b>nios_ii</b>" instantiated <b>altera_avalon_pio</b> "<b>wr_en</b>"]]></message>
   <message level="Debug" culprit="nios_ii">queue size: 74 starting:altera_avalon_pio "submodules/nios_ii_color_out"</message>
   <message level="Info" culprit="color_out">Starting RTL generation for module 'nios_ii_color_out'</message>
   <message level="Info" culprit="color_out">  Generation command is [exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_ii_color_out --dir=C:/Users/dervieux_emm/AppData/Local/Temp/alt7463_1517619818154431569.dir/0006_color_out_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/Users/dervieux_emm/AppData/Local/Temp/alt7463_1517619818154431569.dir/0006_color_out_gen//nios_ii_color_out_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="color_out">Done RTL generation for module 'nios_ii_color_out'</message>
   <message level="Info" culprit="color_out"><![CDATA["<b>nios_ii</b>" instantiated <b>altera_avalon_pio</b> "<b>color_out</b>"]]></message>
   <message level="Debug" culprit="nios_ii">queue size: 73 starting:altera_avalon_pio "submodules/nios_ii_wr_address"</message>
   <message level="Info" culprit="wr_address">Starting RTL generation for module 'nios_ii_wr_address'</message>
   <message level="Info" culprit="wr_address">  Generation command is [exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_ii_wr_address --dir=C:/Users/dervieux_emm/AppData/Local/Temp/alt7463_1517619818154431569.dir/0007_wr_address_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/Users/dervieux_emm/AppData/Local/Temp/alt7463_1517619818154431569.dir/0007_wr_address_gen//nios_ii_wr_address_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="wr_address">Done RTL generation for module 'nios_ii_wr_address'</message>
   <message level="Info" culprit="wr_address"><![CDATA["<b>nios_ii</b>" instantiated <b>altera_avalon_pio</b> "<b>wr_address</b>"]]></message>
   <message level="Debug" culprit="nios_ii">queue size: 71 starting:altera_avalon_pio "submodules/nios_ii_instrument"</message>
   <message level="Info" culprit="instrument">Starting RTL generation for module 'nios_ii_instrument'</message>
   <message level="Info" culprit="instrument">  Generation command is [exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_ii_instrument --dir=C:/Users/dervieux_emm/AppData/Local/Temp/alt7463_1517619818154431569.dir/0008_instrument_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/Users/dervieux_emm/AppData/Local/Temp/alt7463_1517619818154431569.dir/0008_instrument_gen//nios_ii_instrument_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="instrument">Done RTL generation for module 'nios_ii_instrument'</message>
   <message level="Info" culprit="instrument"><![CDATA["<b>nios_ii</b>" instantiated <b>altera_avalon_pio</b> "<b>instrument</b>"]]></message>
   <message level="Debug" culprit="nios_ii">queue size: 70 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="nios2_qsys_0_instruction_master_translator"><![CDATA["<b>nios_ii</b>" instantiated <b>altera_merlin_master_translator</b> "<b>nios2_qsys_0_instruction_master_translator</b>"]]></message>
   <message level="Debug" culprit="nios_ii">queue size: 68 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="nios2_qsys_0_jtag_debug_module_translator"><![CDATA["<b>nios_ii</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>nios2_qsys_0_jtag_debug_module_translator</b>"]]></message>
   <message level="Debug" culprit="nios_ii">queue size: 59 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message
       level="Info"
       culprit="nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent"><![CDATA["<b>nios_ii</b>" instantiated <b>altera_merlin_master_agent</b> "<b>nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent</b>"]]></message>
   <message level="Debug" culprit="nios_ii">queue size: 57 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message
       level="Info"
       culprit="nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent"><![CDATA["<b>nios_ii</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent</b>"]]></message>
   <message level="Debug" culprit="nios_ii">queue size: 56 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message
       level="Info"
       culprit="nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"><![CDATA["<b>nios_ii</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="nios_ii">queue size: 39 starting:altera_merlin_router "submodules/nios_ii_addr_router"</message>
   <message level="Info" culprit="addr_router"><![CDATA["<b>nios_ii</b>" instantiated <b>altera_merlin_router</b> "<b>addr_router</b>"]]></message>
   <message level="Debug" culprit="nios_ii">queue size: 37 starting:altera_merlin_router "submodules/nios_ii_id_router"</message>
   <message level="Info" culprit="id_router"><![CDATA["<b>nios_ii</b>" instantiated <b>altera_merlin_router</b> "<b>id_router</b>"]]></message>
   <message level="Debug" culprit="nios_ii">queue size: 36 starting:altera_merlin_router "submodules/nios_ii_id_router_001"</message>
   <message level="Info" culprit="id_router_001"><![CDATA["<b>nios_ii</b>" instantiated <b>altera_merlin_router</b> "<b>id_router_001</b>"]]></message>
   <message level="Debug" culprit="nios_ii">queue size: 28 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="limiter"><![CDATA["<b>nios_ii</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>limiter</b>"]]></message>
   <message level="Debug" culprit="nios_ii">queue size: 26 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="burst_adapter"><![CDATA["<b>nios_ii</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>burst_adapter</b>"]]></message>
   <message level="Debug" culprit="nios_ii">queue size: 25 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>nios_ii</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
   <message level="Debug" culprit="nios_ii">queue size: 24 starting:altera_merlin_demultiplexer "submodules/nios_ii_cmd_xbar_demux"</message>
   <message level="Info" culprit="cmd_xbar_demux"><![CDATA["<b>nios_ii</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_xbar_demux</b>"]]></message>
   <message level="Debug" culprit="nios_ii">queue size: 22 starting:altera_merlin_multiplexer "submodules/nios_ii_cmd_xbar_mux"</message>
   <message level="Info" culprit="cmd_xbar_mux"><![CDATA["<b>nios_ii</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_xbar_mux</b>"]]></message>
   <message level="Debug" culprit="nios_ii">queue size: 13 starting:altera_merlin_demultiplexer "submodules/nios_ii_rsp_xbar_demux"</message>
   <message level="Info" culprit="rsp_xbar_demux"><![CDATA["<b>nios_ii</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_xbar_demux</b>"]]></message>
   <message level="Debug" culprit="nios_ii">queue size: 4 starting:altera_merlin_multiplexer "submodules/nios_ii_rsp_xbar_mux"</message>
   <message level="Info" culprit="rsp_xbar_mux"><![CDATA["<b>nios_ii</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_xbar_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/dervieux/Projet_VGA_NIOS/db/ip/nios_ii/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="nios_ii">queue size: 2 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message level="Info" culprit="width_adapter"><![CDATA["<b>nios_ii</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/dervieux/Projet_VGA_NIOS/db/ip/nios_ii/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/dervieux/Projet_VGA_NIOS/db/ip/nios_ii/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="nios_ii">queue size: 0 starting:altera_irq_mapper "submodules/nios_ii_irq_mapper"</message>
   <message level="Info" culprit="irq_mapper"><![CDATA["<b>nios_ii</b>" instantiated <b>altera_irq_mapper</b> "<b>irq_mapper</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="SRAM_DE2:1.0:AUTO_CLOCK_CLOCK_RATE=100000000"
   instancePathKey="nios_ii:.:SRAM_DE2_0"
   kind="SRAM_DE2"
   version="1.0"
   name="SRAM_DE2">
  <parameter name="AUTO_CLOCK_CLOCK_RATE" value="100000000" />
  <generatedFiles>
   <file
       path="D:/dervieux/Projet_VGA_NIOS/db/ip/nios_ii/submodules/SRAM_DE2.vhd"
       type="VHDL"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/dervieux/Projet_VGA_NIOS/SRAM_DE2/SRAM_DE2_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="nios_ii" as="SRAM_DE2_0" />
  <messages>
   <message level="Debug" culprit="nios_ii">queue size: 79 starting:SRAM_DE2 "submodules/SRAM_DE2"</message>
   <message level="Info" culprit="SRAM_DE2_0"><![CDATA["<b>nios_ii</b>" instantiated <b>SRAM_DE2</b> "<b>SRAM_DE2_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_nios2_qsys:13.0:bht_ramBlockType=Automatic,breakAbsoluteAddr=1050656,breakOffset=32,breakSlave=nios2_qsys_0.jtag_debug_module,clockFrequency=100000000,cpuID=0,cpuID_stored=0,cpuReset=false,customInstSlavesSystemInfo=&lt;info/&gt;,dataAddrWidth=21,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;SRAM_DE2_0.s0&apos; start=&apos;0x80000&apos; end=&apos;0x100000&apos; /&gt;&lt;slave name=&apos;nios2_qsys_0.jtag_debug_module&apos; start=&apos;0x100800&apos; end=&apos;0x101000&apos; /&gt;&lt;slave name=&apos;instrument.s1&apos; start=&apos;0x101060&apos; end=&apos;0x101070&apos; /&gt;&lt;slave name=&apos;music_sheet.s1&apos; start=&apos;0x101070&apos; end=&apos;0x101080&apos; /&gt;&lt;slave name=&apos;wr_address.s1&apos; start=&apos;0x101080&apos; end=&apos;0x101090&apos; /&gt;&lt;slave name=&apos;color_out.s1&apos; start=&apos;0x101090&apos; end=&apos;0x1010A0&apos; /&gt;&lt;slave name=&apos;wr_en.s1&apos; start=&apos;0x1010A0&apos; end=&apos;0x1010B0&apos; /&gt;&lt;slave name=&apos;in_bus.s1&apos; start=&apos;0x1010B0&apos; end=&apos;0x1010C0&apos; /&gt;&lt;slave name=&apos;ps2_0.avalon_ps2_slave&apos; start=&apos;0x1010C8&apos; end=&apos;0x1010D0&apos; /&gt;&lt;/address-map&gt;,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize=32,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_omitDataMaster=false,dcache_ramBlockType=Automatic,dcache_size=2048,dcache_size_derived=2048,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_debugReqSignals=false,debug_embeddedPLL=true,debug_jtagInstanceID=0,debug_level=Level1,debug_triggerArming=true,deviceFamilyName=Cyclone II,deviceFeaturesSystemInfo=ADDRESS_STALL 1 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FITTER_USE_FALLING_EDGE_DELAY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 0 HAS_ADVANCED_IO_TIMING_SUPPORT 0 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 0 HAS_BSDL_FILE_GENERATION 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 1 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_EARLY_TIMING_ESTIMATE_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 0 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_INTERFACE_PLANNER_SUPPORT 0 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_SMART_RECOMPILE_SUPPORT 1 HAS_JITTER_SUPPORT 0 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LIMITED_TCL_FITTER_SUPPORT 0 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 0 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 1 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 0 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 0 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 1 HAS_SPLIT_IO_SUPPORT 0 HAS_SPLIT_LC_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 0 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 1 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 0 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_HARDCOPY_FAMILY 0 LVDS_IO 0 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 1 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 0 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 1 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_SUPPORT 1 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 0 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 1 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 0 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 0 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 1 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 0 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 0 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_THIRD_GENERATION_TIMING_MODELS_TIS 0 USES_U2B2_TIMING_MODELS 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 0 USE_ADVANCED_IO_TIMING_BY_DEFAULT 0 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 0 USE_RELAX_IO_ASSIGNMENT_RULES 1 USE_RISEFALL_ONLY 0 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 0 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 0,exceptionAbsoluteAddr=524320,exceptionOffset=32,exceptionSlave=SRAM_DE2_0.s0,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=4096,icache_tagramBlockType=Automatic,impl=Fast,instAddrWidth=21,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;SRAM_DE2_0.s0&apos; start=&apos;0x80000&apos; end=&apos;0x100000&apos; /&gt;&lt;slave name=&apos;nios2_qsys_0.jtag_debug_module&apos; start=&apos;0x100800&apos; end=&apos;0x101000&apos; /&gt;&lt;slave name=&apos;instrument.s1&apos; start=&apos;0x101060&apos; end=&apos;0x101070&apos; /&gt;&lt;slave name=&apos;music_sheet.s1&apos; start=&apos;0x101070&apos; end=&apos;0x101080&apos; /&gt;&lt;slave name=&apos;wr_address.s1&apos; start=&apos;0x101080&apos; end=&apos;0x101090&apos; /&gt;&lt;slave name=&apos;color_out.s1&apos; start=&apos;0x101090&apos; end=&apos;0x1010A0&apos; /&gt;&lt;slave name=&apos;wr_en.s1&apos; start=&apos;0x1010A0&apos; end=&apos;0x1010B0&apos; /&gt;&lt;slave name=&apos;in_bus.s1&apos; start=&apos;0x1010B0&apos; end=&apos;0x1010C0&apos; /&gt;&lt;slave name=&apos;ps2_0.avalon_ps2_slave&apos; start=&apos;0x1010C8&apos; end=&apos;0x1010D0&apos; /&gt;&lt;/address-map&gt;,internalIrqMaskSystemInfo=1,is_hardcopy_compatible=false,manuallyAssignCpuID=true,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,muldiv_divider=false,muldiv_multiplierType=EmbeddedMulFast,ocimem_ramBlockType=Automatic,regfile_ramBlockType=Automatic,resetAbsoluteAddr=524288,resetOffset=0,resetSlave=SRAM_DE2_0.s0,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateModelChecker=false,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=true,setting_allowFullAddressRange=false,setting_alwaysEncrypt=true,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_avalonDebugPortPresent=false,setting_bhtIndexPcOnly=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=true,setting_branchPredictionType=Automatic,setting_clearXBitsLDNonBypass=true,setting_debugSimGen=false,setting_ecc_present=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportvectors=false,setting_extraExceptionInfo=false,setting_fullWaveformSignals=false,setting_illegalInstructionsTrap=false,setting_illegalMemAccessDetection=false,setting_interruptControllerType=Internal,setting_oci_export_jtag_signals=false,setting_perfCounterWidth=32,setting_performanceCounter=false,setting_preciseDivisionErrorException=false,setting_preciseIllegalMemAccessException=false,setting_preciseSlaveAccessErrorException=false,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings="
   instancePathKey="nios_ii:.:nios2_qsys_0"
   kind="altera_nios2_qsys"
   version="13.0"
   name="nios_ii_nios2_qsys_0">
  <parameter name="muldiv_divider" value="false" />
  <parameter name="exceptionOffset" value="32" />
  <parameter name="setting_shadowRegisterSets" value="0" />
  <parameter name="setting_activateMonitors" value="true" />
  <parameter name="setting_preciseSlaveAccessErrorException" value="false" />
  <parameter name="tightlyCoupledDataMaster3MapParam" value="" />
  <parameter name="setting_branchPredictionType" value="Automatic" />
  <parameter name="setting_bhtPtrSz" value="8" />
  <parameter name="dcache_ramBlockType" value="Automatic" />
  <parameter name="tightlyCoupledDataMaster0MapParam" value="" />
  <parameter name="tightlyCoupledDataMaster2AddrWidth" value="1" />
  <parameter name="is_hardcopy_compatible" value="false" />
  <parameter name="setting_alwaysEncrypt" value="true" />
  <parameter name="icache_numTCIM" value="0" />
  <parameter name="icache_size" value="4096" />
  <parameter name="internalIrqMaskSystemInfo" value="1" />
  <parameter name="translate_off" value=" &quot;synthesis translate_off&quot; " />
  <parameter name="dcache_numTCDM" value="0" />
  <parameter name="breakSlave" value="nios2_qsys_0.jtag_debug_module" />
  <parameter name="dcache_size" value="2048" />
  <parameter name="userDefinedSettings" value="" />
  <parameter name="cpuID_stored" value="0" />
  <parameter name="tightlyCoupledDataMaster2MapParam" value="" />
  <parameter name="mmu_autoAssignTlbPtrSz" value="true" />
  <parameter name="clockFrequency" value="100000000" />
  <parameter name="setting_allowFullAddressRange" value="false" />
  <parameter name="setting_illegalInstructionsTrap" value="false" />
  <parameter name="mmu_tlbPtrSz" value="7" />
  <parameter name="setting_avalonDebugPortPresent" value="false" />
  <parameter name="mmu_TLBMissExcOffset" value="0" />
  <parameter name="breakOffset" value="32" />
  <parameter name="customInstSlavesSystemInfo" value="&lt;info/&gt;" />
  <parameter
     name="deviceFeaturesSystemInfo"
     value="ADDRESS_STALL 1 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FITTER_USE_FALLING_EDGE_DELAY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 0 HAS_ADVANCED_IO_TIMING_SUPPORT 0 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 0 HAS_BSDL_FILE_GENERATION 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 1 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_EARLY_TIMING_ESTIMATE_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 0 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_INTERFACE_PLANNER_SUPPORT 0 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_SMART_RECOMPILE_SUPPORT 1 HAS_JITTER_SUPPORT 0 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LIMITED_TCL_FITTER_SUPPORT 0 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 0 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 1 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 0 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 0 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 1 HAS_SPLIT_IO_SUPPORT 0 HAS_SPLIT_LC_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 0 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 1 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 0 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_HARDCOPY_FAMILY 0 LVDS_IO 0 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 1 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 0 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 1 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_SUPPORT 1 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 0 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 1 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 0 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 0 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 1 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 0 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 0 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_THIRD_GENERATION_TIMING_MODELS_TIS 0 USES_U2B2_TIMING_MODELS 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 0 USE_ADVANCED_IO_TIMING_BY_DEFAULT 0 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 0 USE_RELAX_IO_ASSIGNMENT_RULES 1 USE_RISEFALL_ONLY 0 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 0 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 0" />
  <parameter name="dcache_bursts" value="false" />
  <parameter name="setting_exportPCB" value="false" />
  <parameter name="debug_jtagInstanceID" value="0" />
  <parameter name="setting_HDLSimCachesCleared" value="true" />
  <parameter name="tightlyCoupledInstructionMaster3MapParam" value="" />
  <parameter name="setting_interruptControllerType" value="Internal" />
  <parameter name="tightlyCoupledInstructionMaster2MapParam" value="" />
  <parameter name="mpu_minDataRegionSize" value="12" />
  <parameter name="tightlyCoupledInstructionMaster0AddrWidth" value="1" />
  <parameter name="dcache_victim_buf_impl" value="ram" />
  <parameter name="resetSlave" value="SRAM_DE2_0.s0" />
  <parameter name="regfile_ramBlockType" value="Automatic" />
  <parameter name="mpu_numOfInstRegion" value="8" />
  <parameter name="setting_performanceCounter" value="false" />
  <parameter name="tightlyCoupledInstructionMaster1MapParam" value="" />
  <parameter name="setting_bit31BypassDCache" value="true" />
  <parameter name="tightlyCoupledDataMaster0AddrWidth" value="1" />
  <parameter name="mmu_processIDNumBits" value="8" />
  <parameter name="mmu_ramBlockType" value="Automatic" />
  <parameter name="setting_showInternalSettings" value="false" />
  <parameter name="mmu_tlbNumWays" value="16" />
  <parameter name="dataAddrWidth" value="21" />
  <parameter name="exceptionSlave" value="SRAM_DE2_0.s0" />
  <parameter name="setting_exportvectors" value="false" />
  <parameter name="setting_showUnpublishedSettings" value="false" />
  <parameter name="setting_extraExceptionInfo" value="false" />
  <parameter name="setting_ecc_present" value="false" />
  <parameter name="resetOffset" value="0" />
  <parameter name="debug_level" value="Level1" />
  <parameter name="setting_perfCounterWidth" value="32" />
  <parameter name="dcache_bursts_derived" value="false" />
  <parameter name="mmu_udtlbNumEntries" value="6" />
  <parameter name="setting_fullWaveformSignals" value="false" />
  <parameter name="setting_activateTestEndChecker" value="false" />
  <parameter name="translate_on" value=" &quot;synthesis translate_on&quot;  " />
  <parameter name="cpuID" value="0" />
  <parameter name="debug_embeddedPLL" value="true" />
  <parameter name="mmu_enabled" value="false" />
  <parameter name="setting_asic_synopsys_translate_on_off" value="false" />
  <parameter name="mpu_numOfDataRegion" value="8" />
  <parameter name="setting_oci_export_jtag_signals" value="false" />
  <parameter name="bht_ramBlockType" value="Automatic" />
  <parameter name="tightlyCoupledInstructionMaster0MapParam" value="" />
  <parameter name="icache_burstType" value="None" />
  <parameter
     name="dataSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;SRAM_DE2_0.s0&apos; start=&apos;0x80000&apos; end=&apos;0x100000&apos; /&gt;&lt;slave name=&apos;nios2_qsys_0.jtag_debug_module&apos; start=&apos;0x100800&apos; end=&apos;0x101000&apos; /&gt;&lt;slave name=&apos;instrument.s1&apos; start=&apos;0x101060&apos; end=&apos;0x101070&apos; /&gt;&lt;slave name=&apos;music_sheet.s1&apos; start=&apos;0x101070&apos; end=&apos;0x101080&apos; /&gt;&lt;slave name=&apos;wr_address.s1&apos; start=&apos;0x101080&apos; end=&apos;0x101090&apos; /&gt;&lt;slave name=&apos;color_out.s1&apos; start=&apos;0x101090&apos; end=&apos;0x1010A0&apos; /&gt;&lt;slave name=&apos;wr_en.s1&apos; start=&apos;0x1010A0&apos; end=&apos;0x1010B0&apos; /&gt;&lt;slave name=&apos;in_bus.s1&apos; start=&apos;0x1010B0&apos; end=&apos;0x1010C0&apos; /&gt;&lt;slave name=&apos;ps2_0.avalon_ps2_slave&apos; start=&apos;0x1010C8&apos; end=&apos;0x1010D0&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="tightlyCoupledDataMaster1MapParam" value="" />
  <parameter name="dcache_size_derived" value="2048" />
  <parameter name="tightlyCoupledDataMaster1AddrWidth" value="1" />
  <parameter name="setting_bhtIndexPcOnly" value="false" />
  <parameter name="mpu_enabled" value="false" />
  <parameter name="setting_bigEndian" value="false" />
  <parameter name="setting_export_large_RAMs" value="false" />
  <parameter name="mmu_TLBMissExcAbsAddr" value="0" />
  <parameter name="setting_HBreakTest" value="false" />
  <parameter name="setting_preciseDivisionErrorException" value="false" />
  <parameter name="setting_clearXBitsLDNonBypass" value="true" />
  <parameter name="mpu_minInstRegionSize" value="12" />
  <parameter name="debug_assignJtagInstanceID" value="false" />
  <parameter name="mmu_uitlbNumEntries" value="4" />
  <parameter name="setting_preciseIllegalMemAccessException" value="false" />
  <parameter name="tightlyCoupledInstructionMaster3AddrWidth" value="1" />
  <parameter name="debug_debugReqSignals" value="false" />
  <parameter name="setting_illegalMemAccessDetection" value="false" />
  <parameter name="mpu_useLimit" value="false" />
  <parameter name="dcache_lineSize_derived" value="32" />
  <parameter name="tightlyCoupledInstructionMaster1AddrWidth" value="1" />
  <parameter name="exceptionAbsoluteAddr" value="524320" />
  <parameter name="dcache_tagramBlockType" value="Automatic" />
  <parameter name="tightlyCoupledInstructionMaster2AddrWidth" value="1" />
  <parameter name="ocimem_ramBlockType" value="Automatic" />
  <parameter name="icache_tagramBlockType" value="Automatic" />
  <parameter name="tightlyCoupledDataMaster3AddrWidth" value="1" />
  <parameter name="setting_activateModelChecker" value="false" />
  <parameter name="dcache_lineSize" value="32" />
  <parameter
     name="instSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;SRAM_DE2_0.s0&apos; start=&apos;0x80000&apos; end=&apos;0x100000&apos; /&gt;&lt;slave name=&apos;nios2_qsys_0.jtag_debug_module&apos; start=&apos;0x100800&apos; end=&apos;0x101000&apos; /&gt;&lt;slave name=&apos;instrument.s1&apos; start=&apos;0x101060&apos; end=&apos;0x101070&apos; /&gt;&lt;slave name=&apos;music_sheet.s1&apos; start=&apos;0x101070&apos; end=&apos;0x101080&apos; /&gt;&lt;slave name=&apos;wr_address.s1&apos; start=&apos;0x101080&apos; end=&apos;0x101090&apos; /&gt;&lt;slave name=&apos;color_out.s1&apos; start=&apos;0x101090&apos; end=&apos;0x1010A0&apos; /&gt;&lt;slave name=&apos;wr_en.s1&apos; start=&apos;0x1010A0&apos; end=&apos;0x1010B0&apos; /&gt;&lt;slave name=&apos;in_bus.s1&apos; start=&apos;0x1010B0&apos; end=&apos;0x1010C0&apos; /&gt;&lt;slave name=&apos;ps2_0.avalon_ps2_slave&apos; start=&apos;0x1010C8&apos; end=&apos;0x1010D0&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="instAddrWidth" value="21" />
  <parameter name="cpuReset" value="false" />
  <parameter name="setting_debugSimGen" value="false" />
  <parameter name="resetAbsoluteAddr" value="524288" />
  <parameter name="deviceFamilyName" value="Cyclone II" />
  <parameter name="mmu_TLBMissExcSlave" value="None" />
  <parameter name="impl" value="Fast" />
  <parameter name="icache_ramBlockType" value="Automatic" />
  <parameter name="debug_triggerArming" value="true" />
  <parameter name="debug_OCIOnchipTrace" value="_128" />
  <parameter name="breakAbsoluteAddr" value="1050656" />
  <parameter name="dcache_omitDataMaster" value="false" />
  <parameter name="muldiv_multiplierType" value="EmbeddedMulFast" />
  <parameter name="setting_activateTrace" value="true" />
  <parameter name="setting_asic_enabled" value="false" />
  <parameter name="manuallyAssignCpuID" value="true" />
  <generatedFiles>
   <file
       path="D:/dervieux/Projet_VGA_NIOS/db/ip/nios_ii/submodules/nios_ii_nios2_qsys_0.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="D:/dervieux/Projet_VGA_NIOS/db/ip/nios_ii/submodules/nios_ii_nios2_qsys_0.sdc"
       type="SDC"
       attributes="" />
   <file
       path="D:/dervieux/Projet_VGA_NIOS/db/ip/nios_ii/submodules/nios_ii_nios2_qsys_0.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/dervieux/Projet_VGA_NIOS/db/ip/nios_ii/submodules/nios_ii_nios2_qsys_0_bht_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/dervieux/Projet_VGA_NIOS/db/ip/nios_ii/submodules/nios_ii_nios2_qsys_0_dc_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/dervieux/Projet_VGA_NIOS/db/ip/nios_ii/submodules/nios_ii_nios2_qsys_0_ic_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/dervieux/Projet_VGA_NIOS/db/ip/nios_ii/submodules/nios_ii_nios2_qsys_0_jtag_debug_module_sysclk.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/dervieux/Projet_VGA_NIOS/db/ip/nios_ii/submodules/nios_ii_nios2_qsys_0_jtag_debug_module_tck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/dervieux/Projet_VGA_NIOS/db/ip/nios_ii/submodules/nios_ii_nios2_qsys_0_jtag_debug_module_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/dervieux/Projet_VGA_NIOS/db/ip/nios_ii/submodules/nios_ii_nios2_qsys_0_mult_cell.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/dervieux/Projet_VGA_NIOS/db/ip/nios_ii/submodules/nios_ii_nios2_qsys_0_ociram_default_contents.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/dervieux/Projet_VGA_NIOS/db/ip/nios_ii/submodules/nios_ii_nios2_qsys_0_oci_test_bench.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/dervieux/Projet_VGA_NIOS/db/ip/nios_ii/submodules/nios_ii_nios2_qsys_0_rf_ram_a.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/dervieux/Projet_VGA_NIOS/db/ip/nios_ii/submodules/nios_ii_nios2_qsys_0_rf_ram_b.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/dervieux/Projet_VGA_NIOS/db/ip/nios_ii/submodules/nios_ii_nios2_qsys_0_test_bench.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0/ip/altera/nios2_ip/altera_nios2/altera_nios2_qsys_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="nios_ii" as="nios2_qsys_0" />
  <messages>
   <message level="Debug" culprit="nios_ii">queue size: 78 starting:altera_nios2_qsys "submodules/nios_ii_nios2_qsys_0"</message>
   <message level="Info" culprit="nios2_qsys_0">Starting RTL generation for module 'nios_ii_nios2_qsys_0'</message>
   <message level="Info" culprit="nios2_qsys_0">  Generation command is [exec C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=nios_ii_nios2_qsys_0 --dir=C:/Users/dervieux_emm/AppData/Local/Temp/alt7463_1517619818154431569.dir/0002_nios2_qsys_0_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/Users/dervieux_emm/AppData/Local/Temp/alt7463_1517619818154431569.dir/0002_nios2_qsys_0_gen//nios_ii_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0    --bogus  ]</message>
   <message level="Info" culprit="nios2_qsys_0"># 2017.10.24 16:12:18 (*) Starting Nios II generation</message>
   <message level="Info" culprit="nios2_qsys_0"># 2017.10.24 16:12:18 (*)   Checking for plaintext license.</message>
   <message level="Info" culprit="nios2_qsys_0"># 2017.10.24 16:12:18 (*)   Plaintext license not found.</message>
   <message level="Info" culprit="nios2_qsys_0"># 2017.10.24 16:12:18 (*)   Checking for encrypted license (non-evaluation).</message>
   <message level="Info" culprit="nios2_qsys_0"># 2017.10.24 16:12:18 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)</message>
   <message level="Info" culprit="nios2_qsys_0"># 2017.10.24 16:12:18 (*)   Elaborating CPU configuration settings</message>
   <message level="Info" culprit="nios2_qsys_0"># 2017.10.24 16:12:18 (*)   Creating all objects for CPU</message>
   <message level="Info" culprit="nios2_qsys_0"># 2017.10.24 16:12:18 (*)     Testbench</message>
   <message level="Info" culprit="nios2_qsys_0"># 2017.10.24 16:12:18 (*)     Instruction decoding</message>
   <message level="Info" culprit="nios2_qsys_0"># 2017.10.24 16:12:18 (*)       Instruction fields</message>
   <message level="Info" culprit="nios2_qsys_0"># 2017.10.24 16:12:18 (*)       Instruction decodes</message>
   <message level="Info" culprit="nios2_qsys_0"># 2017.10.24 16:12:19 (*)       Signals for RTL simulation waveforms</message>
   <message level="Info" culprit="nios2_qsys_0"># 2017.10.24 16:12:19 (*)       Instruction controls</message>
   <message level="Info" culprit="nios2_qsys_0"># 2017.10.24 16:12:19 (*)     Pipeline frontend</message>
   <message level="Info" culprit="nios2_qsys_0"># 2017.10.24 16:12:19 (*)     Pipeline backend</message>
   <message level="Info" culprit="nios2_qsys_0"># 2017.10.24 16:12:21 (*)   Generating RTL from CPU objects</message>
   <message level="Info" culprit="nios2_qsys_0"># 2017.10.24 16:12:23 (*)   Creating encrypted RTL</message>
   <message level="Info" culprit="nios2_qsys_0"># 2017.10.24 16:12:24 (*) Done Nios II generation</message>
   <message level="Info" culprit="nios2_qsys_0">Done RTL generation for module 'nios_ii_nios2_qsys_0'</message>
   <message level="Info" culprit="nios2_qsys_0"><![CDATA["<b>nios_ii</b>" instantiated <b>altera_nios2_qsys</b> "<b>nios2_qsys_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_ps2:13.0:AUTO_CLOCK_RESET_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone II,avalon_bus_type=Memory Mapped,clk_rate=100000000"
   instancePathKey="nios_ii:.:ps2_0"
   kind="altera_up_avalon_ps2"
   version="13.0"
   name="nios_ii_ps2_0">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="avalon_bus_type" value="Memory Mapped" />
  <parameter name="AUTO_CLOCK_RESET_CLOCK_RATE" value="100000000" />
  <parameter name="clk_rate" value="100000000" />
  <generatedFiles>
   <file
       path="D:/dervieux/Projet_VGA_NIOS/db/ip/nios_ii/submodules/altera_up_ps2.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/dervieux/Projet_VGA_NIOS/db/ip/nios_ii/submodules/altera_up_ps2_command_out.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/dervieux/Projet_VGA_NIOS/db/ip/nios_ii/submodules/altera_up_ps2_data_in.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/dervieux/Projet_VGA_NIOS/db/ip/nios_ii/submodules/nios_ii_ps2_0.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0/ip/University_Program/Input_Output/altera_up_avalon_ps2/altera_up_avalon_ps2_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0/ip/University_Program/Input_Output/altera_up_avalon_ps2/hdl/altera_up_ps2.v"
       attributes="" />
   <file
       path="C:/altera/13.0/ip/University_Program/Input_Output/altera_up_avalon_ps2/hdl/altera_up_ps2_command_out.v"
       attributes="" />
   <file
       path="C:/altera/13.0/ip/University_Program/Input_Output/altera_up_avalon_ps2/hdl/altera_up_ps2_data_in.v"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="nios_ii" as="ps2_0" />
  <messages>
   <message level="Debug" culprit="nios_ii">queue size: 77 starting:altera_up_avalon_ps2 "submodules/nios_ii_ps2_0"</message>
   <message level="Info" culprit="ps2_0">Starting Generation of PS2 Controller</message>
   <message level="Info" culprit="ps2_0"><![CDATA["<b>nios_ii</b>" instantiated <b>altera_up_avalon_ps2</b> "<b>ps2_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_pio:13.0.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=100000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=true,derived_has_irq=false,derived_has_out=false,derived_has_tri=false,derived_irq_type=NONE,direction=Input,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=20"
   instancePathKey="nios_ii:.:in_bus"
   kind="altera_avalon_pio"
   version="13.0.1"
   name="nios_ii_in_bus">
  <parameter name="derived_capture" value="false" />
  <parameter name="derived_do_test_bench_wiring" value="false" />
  <parameter name="clockRate" value="100000000" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="resetValue" value="0" />
  <parameter name="direction" value="Input" />
  <parameter name="width" value="20" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="derived_edge_type" value="NONE" />
  <parameter name="derived_has_in" value="true" />
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="derived_irq_type" value="NONE" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="derived_has_irq" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="derived_has_out" value="false" />
  <parameter name="derived_has_tri" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <generatedFiles>
   <file
       path="D:/dervieux/Projet_VGA_NIOS/db/ip/nios_ii/submodules/nios_ii_in_bus.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="nios_ii" as="in_bus" />
  <messages>
   <message level="Debug" culprit="nios_ii">queue size: 76 starting:altera_avalon_pio "submodules/nios_ii_in_bus"</message>
   <message level="Info" culprit="in_bus">Starting RTL generation for module 'nios_ii_in_bus'</message>
   <message level="Info" culprit="in_bus">  Generation command is [exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_ii_in_bus --dir=C:/Users/dervieux_emm/AppData/Local/Temp/alt7463_1517619818154431569.dir/0004_in_bus_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/Users/dervieux_emm/AppData/Local/Temp/alt7463_1517619818154431569.dir/0004_in_bus_gen//nios_ii_in_bus_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="in_bus">Done RTL generation for module 'nios_ii_in_bus'</message>
   <message level="Info" culprit="in_bus"><![CDATA["<b>nios_ii</b>" instantiated <b>altera_avalon_pio</b> "<b>in_bus</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_pio:13.0.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=100000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=false,derived_has_irq=false,derived_has_out=true,derived_has_tri=false,derived_irq_type=NONE,direction=Output,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=1"
   instancePathKey="nios_ii:.:wr_en"
   kind="altera_avalon_pio"
   version="13.0.1"
   name="nios_ii_wr_en">
  <parameter name="derived_capture" value="false" />
  <parameter name="derived_do_test_bench_wiring" value="false" />
  <parameter name="clockRate" value="100000000" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="resetValue" value="0" />
  <parameter name="direction" value="Output" />
  <parameter name="width" value="1" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="derived_edge_type" value="NONE" />
  <parameter name="derived_has_in" value="false" />
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="derived_irq_type" value="NONE" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="derived_has_irq" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="derived_has_out" value="true" />
  <parameter name="derived_has_tri" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <generatedFiles>
   <file
       path="D:/dervieux/Projet_VGA_NIOS/db/ip/nios_ii/submodules/nios_ii_wr_en.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="nios_ii" as="wr_en" />
  <messages>
   <message level="Debug" culprit="nios_ii">queue size: 75 starting:altera_avalon_pio "submodules/nios_ii_wr_en"</message>
   <message level="Info" culprit="wr_en">Starting RTL generation for module 'nios_ii_wr_en'</message>
   <message level="Info" culprit="wr_en">  Generation command is [exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_ii_wr_en --dir=C:/Users/dervieux_emm/AppData/Local/Temp/alt7463_1517619818154431569.dir/0005_wr_en_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/Users/dervieux_emm/AppData/Local/Temp/alt7463_1517619818154431569.dir/0005_wr_en_gen//nios_ii_wr_en_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="wr_en">Done RTL generation for module 'nios_ii_wr_en'</message>
   <message level="Info" culprit="wr_en"><![CDATA["<b>nios_ii</b>" instantiated <b>altera_avalon_pio</b> "<b>wr_en</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_pio:13.0.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=100000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=false,derived_has_irq=false,derived_has_out=true,derived_has_tri=false,derived_irq_type=NONE,direction=Output,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=6"
   instancePathKey="nios_ii:.:color_out"
   kind="altera_avalon_pio"
   version="13.0.1"
   name="nios_ii_color_out">
  <parameter name="derived_capture" value="false" />
  <parameter name="derived_do_test_bench_wiring" value="false" />
  <parameter name="clockRate" value="100000000" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="resetValue" value="0" />
  <parameter name="direction" value="Output" />
  <parameter name="width" value="6" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="derived_edge_type" value="NONE" />
  <parameter name="derived_has_in" value="false" />
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="derived_irq_type" value="NONE" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="derived_has_irq" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="derived_has_out" value="true" />
  <parameter name="derived_has_tri" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <generatedFiles>
   <file
       path="D:/dervieux/Projet_VGA_NIOS/db/ip/nios_ii/submodules/nios_ii_color_out.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="nios_ii" as="color_out" />
  <messages>
   <message level="Debug" culprit="nios_ii">queue size: 74 starting:altera_avalon_pio "submodules/nios_ii_color_out"</message>
   <message level="Info" culprit="color_out">Starting RTL generation for module 'nios_ii_color_out'</message>
   <message level="Info" culprit="color_out">  Generation command is [exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_ii_color_out --dir=C:/Users/dervieux_emm/AppData/Local/Temp/alt7463_1517619818154431569.dir/0006_color_out_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/Users/dervieux_emm/AppData/Local/Temp/alt7463_1517619818154431569.dir/0006_color_out_gen//nios_ii_color_out_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="color_out">Done RTL generation for module 'nios_ii_color_out'</message>
   <message level="Info" culprit="color_out"><![CDATA["<b>nios_ii</b>" instantiated <b>altera_avalon_pio</b> "<b>color_out</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_pio:13.0.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=100000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=false,derived_has_irq=false,derived_has_out=true,derived_has_tri=false,derived_irq_type=NONE,direction=Output,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=32"
   instancePathKey="nios_ii:.:wr_address"
   kind="altera_avalon_pio"
   version="13.0.1"
   name="nios_ii_wr_address">
  <parameter name="derived_capture" value="false" />
  <parameter name="derived_do_test_bench_wiring" value="false" />
  <parameter name="clockRate" value="100000000" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="resetValue" value="0" />
  <parameter name="direction" value="Output" />
  <parameter name="width" value="32" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="derived_edge_type" value="NONE" />
  <parameter name="derived_has_in" value="false" />
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="derived_irq_type" value="NONE" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="derived_has_irq" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="derived_has_out" value="true" />
  <parameter name="derived_has_tri" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <generatedFiles>
   <file
       path="D:/dervieux/Projet_VGA_NIOS/db/ip/nios_ii/submodules/nios_ii_wr_address.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="nios_ii" as="wr_address,music_sheet" />
  <messages>
   <message level="Debug" culprit="nios_ii">queue size: 73 starting:altera_avalon_pio "submodules/nios_ii_wr_address"</message>
   <message level="Info" culprit="wr_address">Starting RTL generation for module 'nios_ii_wr_address'</message>
   <message level="Info" culprit="wr_address">  Generation command is [exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_ii_wr_address --dir=C:/Users/dervieux_emm/AppData/Local/Temp/alt7463_1517619818154431569.dir/0007_wr_address_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/Users/dervieux_emm/AppData/Local/Temp/alt7463_1517619818154431569.dir/0007_wr_address_gen//nios_ii_wr_address_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="wr_address">Done RTL generation for module 'nios_ii_wr_address'</message>
   <message level="Info" culprit="wr_address"><![CDATA["<b>nios_ii</b>" instantiated <b>altera_avalon_pio</b> "<b>wr_address</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_pio:13.0.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=100000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=false,derived_has_irq=false,derived_has_out=true,derived_has_tri=false,derived_irq_type=NONE,direction=Output,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=8"
   instancePathKey="nios_ii:.:instrument"
   kind="altera_avalon_pio"
   version="13.0.1"
   name="nios_ii_instrument">
  <parameter name="derived_capture" value="false" />
  <parameter name="derived_do_test_bench_wiring" value="false" />
  <parameter name="clockRate" value="100000000" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="resetValue" value="0" />
  <parameter name="direction" value="Output" />
  <parameter name="width" value="8" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="derived_edge_type" value="NONE" />
  <parameter name="derived_has_in" value="false" />
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="derived_irq_type" value="NONE" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="derived_has_irq" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="derived_has_out" value="true" />
  <parameter name="derived_has_tri" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <generatedFiles>
   <file
       path="D:/dervieux/Projet_VGA_NIOS/db/ip/nios_ii/submodules/nios_ii_instrument.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="nios_ii" as="instrument" />
  <messages>
   <message level="Debug" culprit="nios_ii">queue size: 71 starting:altera_avalon_pio "submodules/nios_ii_instrument"</message>
   <message level="Info" culprit="instrument">Starting RTL generation for module 'nios_ii_instrument'</message>
   <message level="Info" culprit="instrument">  Generation command is [exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_ii_instrument --dir=C:/Users/dervieux_emm/AppData/Local/Temp/alt7463_1517619818154431569.dir/0008_instrument_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/Users/dervieux_emm/AppData/Local/Temp/alt7463_1517619818154431569.dir/0008_instrument_gen//nios_ii_instrument_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="instrument">Done RTL generation for module 'nios_ii_instrument'</message>
   <message level="Info" culprit="instrument"><![CDATA["<b>nios_ii</b>" instantiated <b>altera_avalon_pio</b> "<b>instrument</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_translator:13.0:AUTO_CLK_CLOCK_RATE=-1,AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=21,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=1,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=21,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0"
   instancePathKey="nios_ii:.:nios2_qsys_0_instruction_master_translator"
   kind="altera_merlin_master_translator"
   version="13.0"
   name="altera_merlin_master_translator">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="D:/dervieux/Projet_VGA_NIOS/db/ip/nios_ii/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="nios_ii"
     as="nios2_qsys_0_instruction_master_translator,nios2_qsys_0_data_master_translator" />
  <messages>
   <message level="Debug" culprit="nios_ii">queue size: 70 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="nios2_qsys_0_instruction_master_translator"><![CDATA["<b>nios_ii</b>" instantiated <b>altera_merlin_master_translator</b> "<b>nios2_qsys_0_instruction_master_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_translator:13.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=9,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=1,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=1,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=21,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0"
   instancePathKey="nios_ii:.:nios2_qsys_0_jtag_debug_module_translator"
   kind="altera_merlin_slave_translator"
   version="13.0"
   name="altera_merlin_slave_translator">
  <generatedFiles>
   <file
       path="D:/dervieux/Projet_VGA_NIOS/db/ip/nios_ii/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="nios_ii"
     as="nios2_qsys_0_jtag_debug_module_translator,SRAM_DE2_0_s0_translator,ps2_0_avalon_ps2_slave_translator,in_bus_s1_translator,wr_en_s1_translator,color_out_s1_translator,wr_address_s1_translator,music_sheet_s1_translator,instrument_s1_translator" />
  <messages>
   <message level="Debug" culprit="nios_ii">queue size: 68 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="nios2_qsys_0_jtag_debug_module_translator"><![CDATA["<b>nios_ii</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>nios2_qsys_0_jtag_debug_module_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_agent:13.0:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;nios2_qsys_0_jtag_debug_module_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000100800&quot;
   end=&quot;0x00000000000101000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;SRAM_DE2_0_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000080000&quot;
   end=&quot;0x00000000000100000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;ps2_0_avalon_ps2_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000001010c8&quot;
   end=&quot;0x000000000001010d0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;in_bus_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000001010b0&quot;
   end=&quot;0x000000000001010c0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;8&quot;
   name=&quot;wr_en_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000001010a0&quot;
   end=&quot;0x000000000001010b0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;color_out_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000101090&quot;
   end=&quot;0x000000000001010a0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;wr_address_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000101080&quot;
   end=&quot;0x00000000000101090&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;music_sheet_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000101070&quot;
   end=&quot;0x00000000000101080&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;instrument_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000101060&quot;
   end=&quot;0x00000000000101070&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AUTO_CLK_CLOCK_RATE=-1,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=1,BURSTWRAP_VALUE=3,CACHE_VALUE=0,ID=1,MERLIN_PACKET_FORMAT=response_status(95:94) cache(93:90) protection(89:87) thread_id(86) dest_id(85:82) src_id(81:78) qos(77) begin_burst(76) data_sideband(75) addr_sideband(74) burst_type(73:72) burst_size(71:69) burstwrap(68:66) byte_cnt(65:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0),PKT_ADDR_H=56,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=74,PKT_ADDR_SIDEBAND_L=74,PKT_BEGIN_BURST=76,PKT_BURSTWRAP_H=68,PKT_BURSTWRAP_L=66,PKT_BURST_SIZE_H=71,PKT_BURST_SIZE_L=69,PKT_BURST_TYPE_H=73,PKT_BURST_TYPE_L=72,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=65,PKT_BYTE_CNT_L=63,PKT_CACHE_H=93,PKT_CACHE_L=90,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=75,PKT_DATA_SIDEBAND_L=75,PKT_DEST_ID_H=85,PKT_DEST_ID_L=82,PKT_PROTECTION_H=89,PKT_PROTECTION_L=87,PKT_QOS_H=77,PKT_QOS_L=77,PKT_RESPONSE_STATUS_H=95,PKT_RESPONSE_STATUS_L=94,PKT_SRC_ID_H=81,PKT_SRC_ID_L=78,PKT_THREAD_ID_H=86,PKT_THREAD_ID_L=86,PKT_TRANS_COMPRESSED_READ=57,PKT_TRANS_EXCLUSIVE=62,PKT_TRANS_LOCK=61,PKT_TRANS_POSTED=58,PKT_TRANS_READ=60,PKT_TRANS_WRITE=59,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=9,ST_DATA_W=96,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0"
   instancePathKey="nios_ii:.:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent"
   kind="altera_merlin_master_agent"
   version="13.0"
   name="altera_merlin_master_agent">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="response_status(95:94) cache(93:90) protection(89:87) thread_id(86) dest_id(85:82) src_id(81:78) qos(77) begin_burst(76) data_sideband(75) addr_sideband(74) burst_type(73:72) burst_size(71:69) burstwrap(68:66) byte_cnt(65:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)" />
  <parameter name="AV_LINEWRAPBURSTS" value="1" />
  <parameter name="AV_BURSTBOUNDARIES" value="0" />
  <parameter
     name="ADDR_MAP"
     value="&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;nios2_qsys_0_jtag_debug_module_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000100800&quot;
   end=&quot;0x00000000000101000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;SRAM_DE2_0_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000080000&quot;
   end=&quot;0x00000000000100000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;ps2_0_avalon_ps2_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000001010c8&quot;
   end=&quot;0x000000000001010d0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;in_bus_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000001010b0&quot;
   end=&quot;0x000000000001010c0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;8&quot;
   name=&quot;wr_en_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000001010a0&quot;
   end=&quot;0x000000000001010b0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;color_out_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000101090&quot;
   end=&quot;0x000000000001010a0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;wr_address_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000101080&quot;
   end=&quot;0x00000000000101090&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;music_sheet_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000101070&quot;
   end=&quot;0x00000000000101080&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;instrument_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000101060&quot;
   end=&quot;0x00000000000101070&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
" />
  <generatedFiles>
   <file
       path="D:/dervieux/Projet_VGA_NIOS/db/ip/nios_ii/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="nios_ii"
     as="nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent,nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent" />
  <messages>
   <message level="Debug" culprit="nios_ii">queue size: 59 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message
       level="Info"
       culprit="nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent"><![CDATA["<b>nios_ii</b>" instantiated <b>altera_merlin_master_agent</b> "<b>nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_agent:13.0:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ID=5,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=response_status(95:94) cache(93:90) protection(89:87) thread_id(86) dest_id(85:82) src_id(81:78) qos(77) begin_burst(76) data_sideband(75) addr_sideband(74) burst_type(73:72) burst_size(71:69) burstwrap(68:66) byte_cnt(65:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0),PKT_ADDR_H=56,PKT_ADDR_L=36,PKT_BEGIN_BURST=76,PKT_BURSTWRAP_H=68,PKT_BURSTWRAP_L=66,PKT_BURST_SIZE_H=71,PKT_BURST_SIZE_L=69,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=65,PKT_BYTE_CNT_L=63,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=85,PKT_DEST_ID_L=82,PKT_PROTECTION_H=89,PKT_PROTECTION_L=87,PKT_RESPONSE_STATUS_H=95,PKT_RESPONSE_STATUS_L=94,PKT_SRC_ID_H=81,PKT_SRC_ID_L=78,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=57,PKT_TRANS_LOCK=61,PKT_TRANS_POSTED=58,PKT_TRANS_READ=60,PKT_TRANS_WRITE=59,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=9,ST_DATA_W=96,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0"
   instancePathKey="nios_ii:.:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent"
   kind="altera_merlin_slave_agent"
   version="13.0"
   name="altera_merlin_slave_agent">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="response_status(95:94) cache(93:90) protection(89:87) thread_id(86) dest_id(85:82) src_id(81:78) qos(77) begin_burst(76) data_sideband(75) addr_sideband(74) burst_type(73:72) burst_size(71:69) burstwrap(68:66) byte_cnt(65:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)" />
  <parameter name="AV_LINEWRAPBURSTS" value="0" />
  <parameter name="ID" value="5" />
  <parameter name="MAX_BURSTWRAP" value="7" />
  <parameter name="MAX_BYTE_CNT" value="4" />
  <parameter name="AVS_BURSTCOUNT_SYMBOLS" value="0" />
  <generatedFiles>
   <file
       path="D:/dervieux/Projet_VGA_NIOS/db/ip/nios_ii/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/dervieux/Projet_VGA_NIOS/db/ip/nios_ii/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="nios_ii"
     as="nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent,SRAM_DE2_0_s0_translator_avalon_universal_slave_0_agent,ps2_0_avalon_ps2_slave_translator_avalon_universal_slave_0_agent,in_bus_s1_translator_avalon_universal_slave_0_agent,wr_en_s1_translator_avalon_universal_slave_0_agent,color_out_s1_translator_avalon_universal_slave_0_agent,wr_address_s1_translator_avalon_universal_slave_0_agent,music_sheet_s1_translator_avalon_universal_slave_0_agent,instrument_s1_translator_avalon_universal_slave_0_agent" />
  <messages>
   <message level="Debug" culprit="nios_ii">queue size: 57 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message
       level="Info"
       culprit="nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent"><![CDATA["<b>nios_ii</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_sc_fifo:13.0:AUTO_DEVICE_FAMILY=Cyclone II,BITS_PER_SYMBOL=97,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0"
   instancePathKey="nios_ii:.:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
   kind="altera_avalon_sc_fifo"
   version="13.0"
   name="altera_avalon_sc_fifo">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <generatedFiles>
   <file
       path="D:/dervieux/Projet_VGA_NIOS/db/ip/nios_ii/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="nios_ii"
     as="nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo,SRAM_DE2_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo,ps2_0_avalon_ps2_slave_translator_avalon_universal_slave_0_agent_rsp_fifo,in_bus_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,wr_en_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,color_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,wr_address_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,music_sheet_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,instrument_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" />
  <messages>
   <message level="Debug" culprit="nios_ii">queue size: 56 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message
       level="Info"
       culprit="nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"><![CDATA["<b>nios_ii</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:13.0:AUTO_CLK_CLOCK_RATE=-1,CHANNEL_ID=000000010,000000001,100000000,010000000,001000000,000100000,000010000,000001000,000000100,DECODER_TYPE=0,DEFAULT_CHANNEL=1,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,5,3,4,7,1,8,2,6,END_ADDRESS=0x100000,0x101000,0x101070,0x101080,0x101090,0x1010a0,0x1010b0,0x1010c0,0x1010d0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=response_status(95:94) cache(93:90) protection(89:87) thread_id(86) dest_id(85:82) src_id(81:78) qos(77) begin_burst(76) data_sideband(75) addr_sideband(74) burst_type(73:72) burst_size(71:69) burstwrap(68:66) byte_cnt(65:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,1,1,1,1,1,PKT_ADDR_H=56,PKT_ADDR_L=36,PKT_DEST_ID_H=85,PKT_DEST_ID_L=82,PKT_PROTECTION_H=89,PKT_PROTECTION_L=87,PKT_TRANS_READ=60,PKT_TRANS_WRITE=59,SECURED_RANGE_LIST=,,,,,,,,,SECURED_RANGE_PAIRS=0,0,0,0,0,0,0,0,0,SLAVES_INFO=0:000000010:0x80000:0x100000:both:1:0:,5:000000001:0x100800:0x101000:both:1:0:,3:100000000:0x101060:0x101070:both:1:0:,4:010000000:0x101070:0x101080:both:1:0:,7:001000000:0x101080:0x101090:both:1:0:,1:000100000:0x101090:0x1010a0:both:1:0:,8:000010000:0x1010a0:0x1010b0:both:1:0:,2:000001000:0x1010b0:0x1010c0:both:1:0:,6:000000100:0x1010c8:0x1010d0:both:1:0:,START_ADDRESS=0x80000,0x100800,0x101060,0x101070,0x101080,0x101090,0x1010a0,0x1010b0,0x1010c8,ST_CHANNEL_W=9,ST_DATA_W=96,TYPE_OF_TRANSACTION=both,both,both,both,both,both,both,both,both"
   instancePathKey="nios_ii:.:addr_router"
   kind="altera_merlin_router"
   version="13.0"
   name="nios_ii_addr_router">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="D:/dervieux/Projet_VGA_NIOS/db/ip/nios_ii/submodules/nios_ii_addr_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="nios_ii" as="addr_router,addr_router_001" />
  <messages>
   <message level="Debug" culprit="nios_ii">queue size: 39 starting:altera_merlin_router "submodules/nios_ii_addr_router"</message>
   <message level="Info" culprit="addr_router"><![CDATA["<b>nios_ii</b>" instantiated <b>altera_merlin_router</b> "<b>addr_router</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:13.0:AUTO_CLK_CLOCK_RATE=-1,CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,0,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=response_status(95:94) cache(93:90) protection(89:87) thread_id(86) dest_id(85:82) src_id(81:78) qos(77) begin_burst(76) data_sideband(75) addr_sideband(74) burst_type(73:72) burst_size(71:69) burstwrap(68:66) byte_cnt(65:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=56,PKT_ADDR_L=36,PKT_DEST_ID_H=85,PKT_DEST_ID_L=82,PKT_PROTECTION_H=89,PKT_PROTECTION_L=87,PKT_TRANS_READ=60,PKT_TRANS_WRITE=59,SECURED_RANGE_LIST=,,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=1:01:0x0:0x0:both:1:0:,0:10:0x0:0x0:both:1:0:,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=9,ST_DATA_W=96,TYPE_OF_TRANSACTION=both,both"
   instancePathKey="nios_ii:.:id_router"
   kind="altera_merlin_router"
   version="13.0"
   name="nios_ii_id_router">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="D:/dervieux/Projet_VGA_NIOS/db/ip/nios_ii/submodules/nios_ii_id_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="nios_ii"
     as="id_router,id_router_002,id_router_003,id_router_004,id_router_005,id_router_006,id_router_007,id_router_008" />
  <messages>
   <message level="Debug" culprit="nios_ii">queue size: 37 starting:altera_merlin_router "submodules/nios_ii_id_router"</message>
   <message level="Info" culprit="id_router"><![CDATA["<b>nios_ii</b>" instantiated <b>altera_merlin_router</b> "<b>id_router</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:13.0:AUTO_CLK_CLOCK_RATE=-1,CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,0,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=response_status(77:76) cache(75:72) protection(71:69) thread_id(68) dest_id(67:64) src_id(63:60) qos(59) begin_burst(58) data_sideband(57) addr_sideband(56) burst_type(55:54) burst_size(53:51) burstwrap(50:48) byte_cnt(47:45) trans_exclusive(44) trans_lock(43) trans_read(42) trans_write(41) trans_posted(40) trans_compressed_read(39) addr(38:18) byteen(17:16) data(15:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=38,PKT_ADDR_L=18,PKT_DEST_ID_H=67,PKT_DEST_ID_L=64,PKT_PROTECTION_H=71,PKT_PROTECTION_L=69,PKT_TRANS_READ=42,PKT_TRANS_WRITE=41,SECURED_RANGE_LIST=,,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=1:01:0x0:0x0:both:1:0:,0:10:0x0:0x0:both:1:0:,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=9,ST_DATA_W=78,TYPE_OF_TRANSACTION=both,both"
   instancePathKey="nios_ii:.:id_router_001"
   kind="altera_merlin_router"
   version="13.0"
   name="nios_ii_id_router_001">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="D:/dervieux/Projet_VGA_NIOS/db/ip/nios_ii/submodules/nios_ii_id_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="nios_ii" as="id_router_001" />
  <messages>
   <message level="Debug" culprit="nios_ii">queue size: 36 starting:altera_merlin_router "submodules/nios_ii_id_router_001"</message>
   <message level="Info" culprit="id_router_001"><![CDATA["<b>nios_ii</b>" instantiated <b>altera_merlin_router</b> "<b>id_router_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_traffic_limiter:13.0:AUTO_CLK_CLOCK_RATE=-1,ENFORCE_ORDER=1,MAX_OUTSTANDING_RESPONSES=3,MERLIN_PACKET_FORMAT=response_status(95:94) cache(93:90) protection(89:87) thread_id(86) dest_id(85:82) src_id(81:78) qos(77) begin_burst(76) data_sideband(75) addr_sideband(74) burst_type(73:72) burst_size(71:69) burstwrap(68:66) byte_cnt(65:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0),PIPELINED=0,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=65,PKT_BYTE_CNT_L=63,PKT_DEST_ID_H=85,PKT_DEST_ID_L=82,PKT_TRANS_POSTED=58,PKT_TRANS_WRITE=59,PREVENT_HAZARDS=0,ST_CHANNEL_W=9,ST_DATA_W=96,VALID_WIDTH=9"
   instancePathKey="nios_ii:.:limiter"
   kind="altera_merlin_traffic_limiter"
   version="13.0"
   name="altera_merlin_traffic_limiter">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="response_status(95:94) cache(93:90) protection(89:87) thread_id(86) dest_id(85:82) src_id(81:78) qos(77) begin_burst(76) data_sideband(75) addr_sideband(74) burst_type(73:72) burst_size(71:69) burstwrap(68:66) byte_cnt(65:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)" />
  <generatedFiles>
   <file
       path="D:/dervieux/Projet_VGA_NIOS/db/ip/nios_ii/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/dervieux/Projet_VGA_NIOS/db/ip/nios_ii/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="nios_ii" as="limiter,limiter_001" />
  <messages>
   <message level="Debug" culprit="nios_ii">queue size: 28 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="limiter"><![CDATA["<b>nios_ii</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>limiter</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_burst_adapter:13.0:AUTO_CR0_CLOCK_RATE=-1,BURSTWRAP_CONST_MASK=3,BURSTWRAP_CONST_VALUE=3,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=response_status(77:76) cache(75:72) protection(71:69) thread_id(68) dest_id(67:64) src_id(63:60) qos(59) begin_burst(58) data_sideband(57) addr_sideband(56) burst_type(55:54) burst_size(53:51) burstwrap(50:48) byte_cnt(47:45) trans_exclusive(44) trans_lock(43) trans_read(42) trans_write(41) trans_posted(40) trans_compressed_read(39) addr(38:18) byteen(17:16) data(15:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=50,OUT_BYTE_CNT_H=46,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=38,PKT_ADDR_L=18,PKT_BEGIN_BURST=58,PKT_BURSTWRAP_H=50,PKT_BURSTWRAP_L=48,PKT_BURST_SIZE_H=53,PKT_BURST_SIZE_L=51,PKT_BURST_TYPE_H=55,PKT_BURST_TYPE_L=54,PKT_BYTEEN_H=17,PKT_BYTEEN_L=16,PKT_BYTE_CNT_H=47,PKT_BYTE_CNT_L=45,PKT_TRANS_COMPRESSED_READ=39,PKT_TRANS_READ=42,PKT_TRANS_WRITE=41,ST_CHANNEL_W=9,ST_DATA_W=78"
   instancePathKey="nios_ii:.:burst_adapter"
   kind="altera_merlin_burst_adapter"
   version="13.0"
   name="altera_merlin_burst_adapter">
  <parameter name="PKT_TRANS_COMPRESSED_READ" value="39" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="response_status(77:76) cache(75:72) protection(71:69) thread_id(68) dest_id(67:64) src_id(63:60) qos(59) begin_burst(58) data_sideband(57) addr_sideband(56) burst_type(55:54) burst_size(53:51) burstwrap(50:48) byte_cnt(47:45) trans_exclusive(44) trans_lock(43) trans_read(42) trans_write(41) trans_posted(40) trans_compressed_read(39) addr(38:18) byteen(17:16) data(15:0)" />
  <parameter name="AUTO_CR0_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="D:/dervieux/Projet_VGA_NIOS/db/ip/nios_ii/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/dervieux/Projet_VGA_NIOS/db/ip/nios_ii/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="nios_ii" as="burst_adapter" />
  <messages>
   <message level="Debug" culprit="nios_ii">queue size: 26 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="burst_adapter"><![CDATA["<b>nios_ii</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>burst_adapter</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_reset_controller:13.0:AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_INPUTS=2,OUTPUT_RESET_SYNC_EDGES=deassert,SYNC_DEPTH=2"
   instancePathKey="nios_ii:.:rst_controller"
   kind="altera_reset_controller"
   version="13.0"
   name="altera_reset_controller">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="D:/dervieux/Projet_VGA_NIOS/db/ip/nios_ii/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/dervieux/Projet_VGA_NIOS/db/ip/nios_ii/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/dervieux/Projet_VGA_NIOS/db/ip/nios_ii/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="nios_ii" as="rst_controller" />
  <messages>
   <message level="Debug" culprit="nios_ii">queue size: 25 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>nios_ii</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:13.0:AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone II,MERLIN_PACKET_FORMAT=response_status(95:94) cache(93:90) protection(89:87) thread_id(86) dest_id(85:82) src_id(81:78) qos(77) begin_burst(76) data_sideband(75) addr_sideband(74) burst_type(73:72) burst_size(71:69) burstwrap(68:66) byte_cnt(65:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0),NUM_OUTPUTS=9,ST_CHANNEL_W=9,ST_DATA_W=96,VALID_WIDTH=9"
   instancePathKey="nios_ii:.:cmd_xbar_demux"
   kind="altera_merlin_demultiplexer"
   version="13.0"
   name="nios_ii_cmd_xbar_demux">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="response_status(95:94) cache(93:90) protection(89:87) thread_id(86) dest_id(85:82) src_id(81:78) qos(77) begin_burst(76) data_sideband(75) addr_sideband(74) burst_type(73:72) burst_size(71:69) burstwrap(68:66) byte_cnt(65:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)" />
  <parameter name="NUM_OUTPUTS" value="9" />
  <parameter name="ST_DATA_W" value="96" />
  <parameter name="VALID_WIDTH" value="9" />
  <parameter name="ST_CHANNEL_W" value="9" />
  <generatedFiles>
   <file
       path="D:/dervieux/Projet_VGA_NIOS/db/ip/nios_ii/submodules/nios_ii_cmd_xbar_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="nios_ii" as="cmd_xbar_demux,cmd_xbar_demux_001" />
  <messages>
   <message level="Debug" culprit="nios_ii">queue size: 24 starting:altera_merlin_demultiplexer "submodules/nios_ii_cmd_xbar_demux"</message>
   <message level="Info" culprit="cmd_xbar_demux"><![CDATA["<b>nios_ii</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_xbar_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:13.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone II,MERLIN_PACKET_FORMAT=response_status(95:94) cache(93:90) protection(89:87) thread_id(86) dest_id(85:82) src_id(81:78) qos(77) begin_burst(76) data_sideband(75) addr_sideband(74) burst_type(73:72) burst_size(71:69) burstwrap(68:66) byte_cnt(65:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=61,ST_CHANNEL_W=9,ST_DATA_W=96,USE_EXTERNAL_ARB=0"
   instancePathKey="nios_ii:.:cmd_xbar_mux"
   kind="altera_merlin_multiplexer"
   version="13.0"
   name="nios_ii_cmd_xbar_mux">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="response_status(95:94) cache(93:90) protection(89:87) thread_id(86) dest_id(85:82) src_id(81:78) qos(77) begin_burst(76) data_sideband(75) addr_sideband(74) burst_type(73:72) burst_size(71:69) burstwrap(68:66) byte_cnt(65:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="96" />
  <parameter name="PKT_TRANS_LOCK" value="61" />
  <parameter name="ARBITRATION_SHARES" value="1,1" />
  <parameter name="ST_CHANNEL_W" value="9" />
  <generatedFiles>
   <file
       path="D:/dervieux/Projet_VGA_NIOS/db/ip/nios_ii/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/dervieux/Projet_VGA_NIOS/db/ip/nios_ii/submodules/nios_ii_cmd_xbar_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="nios_ii"
     as="cmd_xbar_mux,cmd_xbar_mux_001,cmd_xbar_mux_002,cmd_xbar_mux_003,cmd_xbar_mux_004,cmd_xbar_mux_005,cmd_xbar_mux_006,cmd_xbar_mux_007,cmd_xbar_mux_008" />
  <messages>
   <message level="Debug" culprit="nios_ii">queue size: 22 starting:altera_merlin_multiplexer "submodules/nios_ii_cmd_xbar_mux"</message>
   <message level="Info" culprit="cmd_xbar_mux"><![CDATA["<b>nios_ii</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_xbar_mux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:13.0:AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone II,MERLIN_PACKET_FORMAT=response_status(95:94) cache(93:90) protection(89:87) thread_id(86) dest_id(85:82) src_id(81:78) qos(77) begin_burst(76) data_sideband(75) addr_sideband(74) burst_type(73:72) burst_size(71:69) burstwrap(68:66) byte_cnt(65:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=9,ST_DATA_W=96,VALID_WIDTH=1"
   instancePathKey="nios_ii:.:rsp_xbar_demux"
   kind="altera_merlin_demultiplexer"
   version="13.0"
   name="nios_ii_rsp_xbar_demux">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="response_status(95:94) cache(93:90) protection(89:87) thread_id(86) dest_id(85:82) src_id(81:78) qos(77) begin_burst(76) data_sideband(75) addr_sideband(74) burst_type(73:72) burst_size(71:69) burstwrap(68:66) byte_cnt(65:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)" />
  <parameter name="NUM_OUTPUTS" value="2" />
  <parameter name="ST_DATA_W" value="96" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="ST_CHANNEL_W" value="9" />
  <generatedFiles>
   <file
       path="D:/dervieux/Projet_VGA_NIOS/db/ip/nios_ii/submodules/nios_ii_rsp_xbar_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="nios_ii"
     as="rsp_xbar_demux,rsp_xbar_demux_001,rsp_xbar_demux_002,rsp_xbar_demux_003,rsp_xbar_demux_004,rsp_xbar_demux_005,rsp_xbar_demux_006,rsp_xbar_demux_007,rsp_xbar_demux_008" />
  <messages>
   <message level="Debug" culprit="nios_ii">queue size: 13 starting:altera_merlin_demultiplexer "submodules/nios_ii_rsp_xbar_demux"</message>
   <message level="Info" culprit="rsp_xbar_demux"><![CDATA["<b>nios_ii</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_xbar_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:13.0:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,1,1,1,1,1,AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone II,MERLIN_PACKET_FORMAT=response_status(95:94) cache(93:90) protection(89:87) thread_id(86) dest_id(85:82) src_id(81:78) qos(77) begin_burst(76) data_sideband(75) addr_sideband(74) burst_type(73:72) burst_size(71:69) burstwrap(68:66) byte_cnt(65:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0),NUM_INPUTS=9,PIPELINE_ARB=0,PKT_TRANS_LOCK=61,ST_CHANNEL_W=9,ST_DATA_W=96,USE_EXTERNAL_ARB=0"
   instancePathKey="nios_ii:.:rsp_xbar_mux"
   kind="altera_merlin_multiplexer"
   version="13.0"
   name="nios_ii_rsp_xbar_mux">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="NUM_INPUTS" value="9" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="response_status(95:94) cache(93:90) protection(89:87) thread_id(86) dest_id(85:82) src_id(81:78) qos(77) begin_burst(76) data_sideband(75) addr_sideband(74) burst_type(73:72) burst_size(71:69) burstwrap(68:66) byte_cnt(65:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="96" />
  <parameter name="PKT_TRANS_LOCK" value="61" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1,1,1,1,1,1,1" />
  <parameter name="ST_CHANNEL_W" value="9" />
  <generatedFiles>
   <file
       path="D:/dervieux/Projet_VGA_NIOS/db/ip/nios_ii/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/dervieux/Projet_VGA_NIOS/db/ip/nios_ii/submodules/nios_ii_rsp_xbar_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="nios_ii" as="rsp_xbar_mux,rsp_xbar_mux_001" />
  <messages>
   <message level="Debug" culprit="nios_ii">queue size: 4 starting:altera_merlin_multiplexer "submodules/nios_ii_rsp_xbar_mux"</message>
   <message level="Info" culprit="rsp_xbar_mux"><![CDATA["<b>nios_ii</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_xbar_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/dervieux/Projet_VGA_NIOS/db/ip/nios_ii/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_width_adapter:13.0:AUTO_CLK_CLOCK_RATE=-1,COMMAND_SIZE_W=3,IN_MERLIN_PACKET_FORMAT=response_status(95:94) cache(93:90) protection(89:87) thread_id(86) dest_id(85:82) src_id(81:78) qos(77) begin_burst(76) data_sideband(75) addr_sideband(74) burst_type(73:72) burst_size(71:69) burstwrap(68:66) byte_cnt(65:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=56,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=68,IN_PKT_BURSTWRAP_L=66,IN_PKT_BURST_SIZE_H=71,IN_PKT_BURST_SIZE_L=69,IN_PKT_BURST_TYPE_H=73,IN_PKT_BURST_TYPE_L=72,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=65,IN_PKT_BYTE_CNT_L=63,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_RESPONSE_STATUS_H=95,IN_PKT_RESPONSE_STATUS_L=94,IN_PKT_TRANS_COMPRESSED_READ=57,IN_PKT_TRANS_EXCLUSIVE=62,IN_ST_DATA_W=96,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=response_status(77:76) cache(75:72) protection(71:69) thread_id(68) dest_id(67:64) src_id(63:60) qos(59) begin_burst(58) data_sideband(57) addr_sideband(56) burst_type(55:54) burst_size(53:51) burstwrap(50:48) byte_cnt(47:45) trans_exclusive(44) trans_lock(43) trans_read(42) trans_write(41) trans_posted(40) trans_compressed_read(39) addr(38:18) byteen(17:16) data(15:0),OUT_PKT_ADDR_H=38,OUT_PKT_ADDR_L=18,OUT_PKT_BURST_SIZE_H=53,OUT_PKT_BURST_SIZE_L=51,OUT_PKT_BURST_TYPE_H=55,OUT_PKT_BURST_TYPE_L=54,OUT_PKT_BYTEEN_H=17,OUT_PKT_BYTEEN_L=16,OUT_PKT_BYTE_CNT_H=47,OUT_PKT_BYTE_CNT_L=45,OUT_PKT_DATA_H=15,OUT_PKT_DATA_L=0,OUT_PKT_RESPONSE_STATUS_H=77,OUT_PKT_RESPONSE_STATUS_L=76,OUT_PKT_TRANS_COMPRESSED_READ=39,OUT_PKT_TRANS_EXCLUSIVE=44,OUT_ST_DATA_W=78,RESPONSE_PATH=0,ST_CHANNEL_W=9"
   instancePathKey="nios_ii:.:width_adapter"
   kind="altera_merlin_width_adapter"
   version="13.0"
   name="altera_merlin_width_adapter">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter
     name="OUT_MERLIN_PACKET_FORMAT"
     value="response_status(77:76) cache(75:72) protection(71:69) thread_id(68) dest_id(67:64) src_id(63:60) qos(59) begin_burst(58) data_sideband(57) addr_sideband(56) burst_type(55:54) burst_size(53:51) burstwrap(50:48) byte_cnt(47:45) trans_exclusive(44) trans_lock(43) trans_read(42) trans_write(41) trans_posted(40) trans_compressed_read(39) addr(38:18) byteen(17:16) data(15:0)" />
  <parameter
     name="IN_MERLIN_PACKET_FORMAT"
     value="response_status(95:94) cache(93:90) protection(89:87) thread_id(86) dest_id(85:82) src_id(81:78) qos(77) begin_burst(76) data_sideband(75) addr_sideband(74) burst_type(73:72) burst_size(71:69) burstwrap(68:66) byte_cnt(65:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)" />
  <generatedFiles>
   <file
       path="D:/dervieux/Projet_VGA_NIOS/db/ip/nios_ii/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/dervieux/Projet_VGA_NIOS/db/ip/nios_ii/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/dervieux/Projet_VGA_NIOS/db/ip/nios_ii/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="nios_ii" as="width_adapter,width_adapter_001" />
  <messages>
   <message level="Debug" culprit="nios_ii">queue size: 2 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message level="Info" culprit="width_adapter"><![CDATA["<b>nios_ii</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/dervieux/Projet_VGA_NIOS/db/ip/nios_ii/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/dervieux/Projet_VGA_NIOS/db/ip/nios_ii/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_irq_mapper:13.0:AUTO_DEVICE_FAMILY=Cyclone II,IRQ_MAP=0:0,NUM_RCVRS=1,SENDER_IRQ_WIDTH=32"
   instancePathKey="nios_ii:.:irq_mapper"
   kind="altera_irq_mapper"
   version="13.0"
   name="nios_ii_irq_mapper">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="SENDER_IRQ_WIDTH" value="32" />
  <parameter name="IRQ_MAP" value="0:0" />
  <parameter name="NUM_RCVRS" value="1" />
  <generatedFiles>
   <file
       path="D:/dervieux/Projet_VGA_NIOS/db/ip/nios_ii/submodules/nios_ii_irq_mapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0/ip/altera/merlin/altera_irq_mapper/altera_irq_mapper_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="nios_ii" as="irq_mapper" />
  <messages>
   <message level="Debug" culprit="nios_ii">queue size: 0 starting:altera_irq_mapper "submodules/nios_ii_irq_mapper"</message>
   <message level="Info" culprit="irq_mapper"><![CDATA["<b>nios_ii</b>" instantiated <b>altera_irq_mapper</b> "<b>irq_mapper</b>"]]></message>
  </messages>
 </entity>
</deploy>
