--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml register.twx register.ncd -o register.twr register.pcf -ucf
register_constraints.ucf

Design file:              register.ncd
Physical constraint file: register.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.596ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.404ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.798ns (Tcl)
  Physical resource: in/ICLK1
  Logical resource: out/CK
  Location pin: L15.ICLK1
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.404ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.798ns (Tch)
  Physical resource: in/ICLK1
  Logical resource: out/CK
  Location pin: L15.ICLK1
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.404ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.596ns (626.566MHz) (Tcp)
  Physical resource: in/ICLK1
  Logical resource: out/CK
  Location pin: L15.ICLK1
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "in" OFFSET = IN 10 ns VALID 10 ns BEFORE COMP "clk" 
"RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   4.676ns.
--------------------------------------------------------------------------------

Paths for end point out (L15.PAD), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.324ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               in (PAD)
  Destination:          out (FF)
  Destination Clock:    clk_BUFGP rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      7.064ns (Levels of Logic = 0)
  Clock Path Delay:     2.388ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: in to out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L15.ICLK1            Tiopickd              7.064   in
                                                       in
                                                       in_IBUF
                                                       in.IFD_DELAY
                                                       out
    -------------------------------------------------  ---------------------------
    Total                                      7.064ns (7.064ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: clk to out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B8.I                 Tiopi                 1.040   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.036   clk_BUFGP/IBUFG
    BUFGMUX_X2Y11.O      Tgi0o                 1.166   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG.GCLKMUX
                                                       clk_BUFGP/BUFG
    L15.ICLK1            net (fanout=1)        0.146   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.388ns (2.206ns logic, 0.182ns route)
                                                       (92.4% logic, 7.6% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "in" OFFSET = IN 10 ns VALID 10 ns BEFORE COMP "clk" "RISING";
--------------------------------------------------------------------------------

Paths for end point out (L15.PAD), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.804ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               in (PAD)
  Destination:          out (FF)
  Destination Clock:    clk_BUFGP rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      3.778ns (Levels of Logic = 0)
  Clock Path Delay:     2.974ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: in to out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L15.ICLK1            Tioickpd    (-Th)    -3.778   in
                                                       in
                                                       in_IBUF
                                                       in.IFD_DELAY
                                                       out
    -------------------------------------------------  ---------------------------
    Total                                      3.778ns (3.778ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path: clk to out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B8.I                 Tiopi                 1.300   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.046   clk_BUFGP/IBUFG
    BUFGMUX_X2Y11.O      Tgi0o                 1.457   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG.GCLKMUX
                                                       clk_BUFGP/BUFG
    L15.ICLK1            net (fanout=1)        0.171   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.974ns (2.757ns logic, 0.217ns route)
                                                       (92.7% logic, 7.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "out" OFFSET = OUT 10 ns AFTER COMP "clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   8.028ns.
--------------------------------------------------------------------------------

Paths for end point out (L16.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  1.972ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               out (FF)
  Destination:          out (PAD)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      5.054ns (Levels of Logic = 1)
  Clock Path Delay:     2.974ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: clk to out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B8.I                 Tiopi                 1.300   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.046   clk_BUFGP/IBUFG
    BUFGMUX_X2Y11.O      Tgi0o                 1.457   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG.GCLKMUX
                                                       clk_BUFGP/BUFG
    L15.ICLK1            net (fanout=1)        0.171   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.974ns (2.757ns logic, 0.217ns route)
                                                       (92.7% logic, 7.3% route)

  Maximum Data Path: out to out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L15.IQ1              Tiockiq               0.508   in
                                                       out
    L16.O1               net (fanout=1)        1.298   out_OBUF
    L16.PAD              Tioop                 3.248   out
                                                       out_OBUF
                                                       out
    -------------------------------------------------  ---------------------------
    Total                                      5.054ns (3.756ns logic, 1.298ns route)
                                                       (74.3% logic, 25.7% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "out" OFFSET = OUT 10 ns AFTER COMP "clk";
--------------------------------------------------------------------------------

Paths for end point out (L16.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.567ns (clock arrival + clock path + data path - uncertainty)
  Source:               out (FF)
  Destination:          out (PAD)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Data Path Delay:      4.179ns (Levels of Logic = 1)
  Clock Path Delay:     2.388ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: clk to out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B8.I                 Tiopi                 1.040   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.036   clk_BUFGP/IBUFG
    BUFGMUX_X2Y11.O      Tgi0o                 1.166   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG.GCLKMUX
                                                       clk_BUFGP/BUFG
    L15.ICLK1            net (fanout=1)        0.146   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.388ns (2.206ns logic, 0.182ns route)
                                                       (92.4% logic, 7.6% route)

  Minimum Data Path: out to out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L15.IQ1              Tiockiq               0.406   in
                                                       out
    L16.O1               net (fanout=1)        1.039   out_OBUF
    L16.PAD              Tioop                 2.734   out
                                                       out_OBUF
                                                       out
    -------------------------------------------------  ---------------------------
    Total                                      4.179ns (3.140ns logic, 1.039ns route)
                                                       (75.1% logic, 24.9% route)

--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
in          |    4.676(R)|   -0.804(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
out         |    8.028(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

COMP "in" OFFSET = IN 10 ns VALID 10 ns BEFORE COMP "clk" "RISING";
Worst Case Data Window 3.872; Ideal Clock Offset To Actual Clock -2.260; 
------------------+------------+------------+---------+---------+-------------+
                  |            |            |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |    Hold    |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+---------+---------+-------------+
in                |    4.676(R)|   -0.804(R)|    5.324|    0.804|        2.260|
------------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       4.676|      -0.804|    5.324|    0.804|             |
------------------+------------+------------+---------+---------+-------------+

COMP "out" OFFSET = OUT 10 ns AFTER COMP "clk";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
out                                            |        8.028|         0.000|
-----------------------------------------------+-------------+--------------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2 paths, 0 nets, and 3 connections

Design statistics:
   Minimum period:   1.596ns{1}   (Maximum frequency: 626.566MHz)
   Minimum input required time before clock:   4.676ns
   Minimum output required time after clock:   8.028ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri May 19 01:42:46 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 357 MB



