ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccVcuE6q.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"spi.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/spi.c"
  18              		.section	.text.MX_SPI1_Init,"ax",%progbits
  19              		.align	1
  20              		.global	MX_SPI1_Init
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	MX_SPI1_Init:
  26              	.LFB65:
   1:Core/Src/spi.c **** /* USER CODE BEGIN Header */
   2:Core/Src/spi.c **** /**
   3:Core/Src/spi.c ****   ******************************************************************************
   4:Core/Src/spi.c ****   * @file    spi.c
   5:Core/Src/spi.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/spi.c ****   *          of the SPI instances.
   7:Core/Src/spi.c ****   ******************************************************************************
   8:Core/Src/spi.c ****   * @attention
   9:Core/Src/spi.c ****   *
  10:Core/Src/spi.c ****   * Copyright (c) 2025 STMicroelectronics.
  11:Core/Src/spi.c ****   * All rights reserved.
  12:Core/Src/spi.c ****   *
  13:Core/Src/spi.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/spi.c ****   * in the root directory of this software component.
  15:Core/Src/spi.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/spi.c ****   *
  17:Core/Src/spi.c ****   ******************************************************************************
  18:Core/Src/spi.c ****   */
  19:Core/Src/spi.c **** /* USER CODE END Header */
  20:Core/Src/spi.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/spi.c **** #include "spi.h"
  22:Core/Src/spi.c **** 
  23:Core/Src/spi.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/spi.c **** 
  25:Core/Src/spi.c **** /* USER CODE END 0 */
  26:Core/Src/spi.c **** 
  27:Core/Src/spi.c **** SPI_HandleTypeDef hspi1;
  28:Core/Src/spi.c **** DMA_HandleTypeDef hdma_spi1_rx;
  29:Core/Src/spi.c **** DMA_HandleTypeDef hdma_spi1_tx;
  30:Core/Src/spi.c **** 
  31:Core/Src/spi.c **** /* SPI1 init function */
  32:Core/Src/spi.c **** void MX_SPI1_Init(void)
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccVcuE6q.s 			page 2


  33:Core/Src/spi.c **** {
  27              		.loc 1 33 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 08B5     		push	{r3, lr}
  32              		.cfi_def_cfa_offset 8
  33              		.cfi_offset 3, -8
  34              		.cfi_offset 14, -4
  34:Core/Src/spi.c **** 
  35:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_Init 0 */
  36:Core/Src/spi.c **** 
  37:Core/Src/spi.c ****   /* USER CODE END SPI1_Init 0 */
  38:Core/Src/spi.c **** 
  39:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_Init 1 */
  40:Core/Src/spi.c **** 
  41:Core/Src/spi.c ****   /* USER CODE END SPI1_Init 1 */
  42:Core/Src/spi.c ****   hspi1.Instance = SPI1;
  35              		.loc 1 42 3 view .LVU1
  36              		.loc 1 42 18 is_stmt 0 view .LVU2
  37 0002 0F48     		ldr	r0, .L5
  38 0004 0F4B     		ldr	r3, .L5+4
  39 0006 0360     		str	r3, [r0]
  43:Core/Src/spi.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
  40              		.loc 1 43 3 is_stmt 1 view .LVU3
  41              		.loc 1 43 19 is_stmt 0 view .LVU4
  42 0008 4FF48273 		mov	r3, #260
  43 000c 4360     		str	r3, [r0, #4]
  44:Core/Src/spi.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
  44              		.loc 1 44 3 is_stmt 1 view .LVU5
  45              		.loc 1 44 24 is_stmt 0 view .LVU6
  46 000e 0023     		movs	r3, #0
  47 0010 8360     		str	r3, [r0, #8]
  45:Core/Src/spi.c ****   hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
  48              		.loc 1 45 3 is_stmt 1 view .LVU7
  49              		.loc 1 45 23 is_stmt 0 view .LVU8
  50 0012 4FF40062 		mov	r2, #2048
  51 0016 C260     		str	r2, [r0, #12]
  46:Core/Src/spi.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
  52              		.loc 1 46 3 is_stmt 1 view .LVU9
  53              		.loc 1 46 26 is_stmt 0 view .LVU10
  54 0018 0361     		str	r3, [r0, #16]
  47:Core/Src/spi.c ****   hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
  55              		.loc 1 47 3 is_stmt 1 view .LVU11
  56              		.loc 1 47 23 is_stmt 0 view .LVU12
  57 001a 0122     		movs	r2, #1
  58 001c 4261     		str	r2, [r0, #20]
  48:Core/Src/spi.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
  59              		.loc 1 48 3 is_stmt 1 view .LVU13
  60              		.loc 1 48 18 is_stmt 0 view .LVU14
  61 001e 4FF40072 		mov	r2, #512
  62 0022 8261     		str	r2, [r0, #24]
  49:Core/Src/spi.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
  63              		.loc 1 49 3 is_stmt 1 view .LVU15
  64              		.loc 1 49 32 is_stmt 0 view .LVU16
  65 0024 2822     		movs	r2, #40
  66 0026 C261     		str	r2, [r0, #28]
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccVcuE6q.s 			page 3


  50:Core/Src/spi.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
  67              		.loc 1 50 3 is_stmt 1 view .LVU17
  68              		.loc 1 50 23 is_stmt 0 view .LVU18
  69 0028 0362     		str	r3, [r0, #32]
  51:Core/Src/spi.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
  70              		.loc 1 51 3 is_stmt 1 view .LVU19
  71              		.loc 1 51 21 is_stmt 0 view .LVU20
  72 002a 4362     		str	r3, [r0, #36]
  52:Core/Src/spi.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
  73              		.loc 1 52 3 is_stmt 1 view .LVU21
  74              		.loc 1 52 29 is_stmt 0 view .LVU22
  75 002c 8362     		str	r3, [r0, #40]
  53:Core/Src/spi.c ****   hspi1.Init.CRCPolynomial = 10;
  76              		.loc 1 53 3 is_stmt 1 view .LVU23
  77              		.loc 1 53 28 is_stmt 0 view .LVU24
  78 002e 0A23     		movs	r3, #10
  79 0030 C362     		str	r3, [r0, #44]
  54:Core/Src/spi.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
  80              		.loc 1 54 3 is_stmt 1 view .LVU25
  81              		.loc 1 54 7 is_stmt 0 view .LVU26
  82 0032 FFF7FEFF 		bl	HAL_SPI_Init
  83              	.LVL0:
  84              		.loc 1 54 6 discriminator 1 view .LVU27
  85 0036 00B9     		cbnz	r0, .L4
  86              	.L1:
  55:Core/Src/spi.c ****   {
  56:Core/Src/spi.c ****     Error_Handler();
  57:Core/Src/spi.c ****   }
  58:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_Init 2 */
  59:Core/Src/spi.c **** 
  60:Core/Src/spi.c ****   /* USER CODE END SPI1_Init 2 */
  61:Core/Src/spi.c **** 
  62:Core/Src/spi.c **** }
  87              		.loc 1 62 1 view .LVU28
  88 0038 08BD     		pop	{r3, pc}
  89              	.L4:
  56:Core/Src/spi.c ****   }
  90              		.loc 1 56 5 is_stmt 1 view .LVU29
  91 003a FFF7FEFF 		bl	Error_Handler
  92              	.LVL1:
  93              		.loc 1 62 1 is_stmt 0 view .LVU30
  94 003e FBE7     		b	.L1
  95              	.L6:
  96              		.align	2
  97              	.L5:
  98 0040 00000000 		.word	hspi1
  99 0044 00300140 		.word	1073819648
 100              		.cfi_endproc
 101              	.LFE65:
 103              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
 104              		.align	1
 105              		.global	HAL_SPI_MspInit
 106              		.syntax unified
 107              		.thumb
 108              		.thumb_func
 110              	HAL_SPI_MspInit:
 111              	.LVL2:
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccVcuE6q.s 			page 4


 112              	.LFB66:
  63:Core/Src/spi.c **** 
  64:Core/Src/spi.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
  65:Core/Src/spi.c **** {
 113              		.loc 1 65 1 is_stmt 1 view -0
 114              		.cfi_startproc
 115              		@ args = 0, pretend = 0, frame = 24
 116              		@ frame_needed = 0, uses_anonymous_args = 0
 117              		.loc 1 65 1 is_stmt 0 view .LVU32
 118 0000 70B5     		push	{r4, r5, r6, lr}
 119              		.cfi_def_cfa_offset 16
 120              		.cfi_offset 4, -16
 121              		.cfi_offset 5, -12
 122              		.cfi_offset 6, -8
 123              		.cfi_offset 14, -4
 124 0002 86B0     		sub	sp, sp, #24
 125              		.cfi_def_cfa_offset 40
  66:Core/Src/spi.c **** 
  67:Core/Src/spi.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 126              		.loc 1 67 3 is_stmt 1 view .LVU33
 127              		.loc 1 67 20 is_stmt 0 view .LVU34
 128 0004 0023     		movs	r3, #0
 129 0006 0293     		str	r3, [sp, #8]
 130 0008 0393     		str	r3, [sp, #12]
 131 000a 0493     		str	r3, [sp, #16]
 132 000c 0593     		str	r3, [sp, #20]
  68:Core/Src/spi.c ****   if(spiHandle->Instance==SPI1)
 133              		.loc 1 68 3 is_stmt 1 view .LVU35
 134              		.loc 1 68 15 is_stmt 0 view .LVU36
 135 000e 0268     		ldr	r2, [r0]
 136              		.loc 1 68 5 view .LVU37
 137 0010 324B     		ldr	r3, .L15
 138 0012 9A42     		cmp	r2, r3
 139 0014 01D0     		beq	.L12
 140              	.LVL3:
 141              	.L7:
  69:Core/Src/spi.c ****   {
  70:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspInit 0 */
  71:Core/Src/spi.c **** 
  72:Core/Src/spi.c ****   /* USER CODE END SPI1_MspInit 0 */
  73:Core/Src/spi.c ****     /* SPI1 clock enable */
  74:Core/Src/spi.c ****     __HAL_RCC_SPI1_CLK_ENABLE();
  75:Core/Src/spi.c **** 
  76:Core/Src/spi.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
  77:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
  78:Core/Src/spi.c ****     PA5     ------> SPI1_SCK
  79:Core/Src/spi.c ****     PA6     ------> SPI1_MISO
  80:Core/Src/spi.c ****     PA7     ------> SPI1_MOSI
  81:Core/Src/spi.c ****     */
  82:Core/Src/spi.c ****     GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
  83:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  84:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
  85:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
  86:Core/Src/spi.c **** 
  87:Core/Src/spi.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6;
  88:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  89:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccVcuE6q.s 			page 5


  90:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
  91:Core/Src/spi.c **** 
  92:Core/Src/spi.c ****     /* SPI1 DMA Init */
  93:Core/Src/spi.c ****     /* SPI1_RX Init */
  94:Core/Src/spi.c ****     hdma_spi1_rx.Instance = DMA1_Channel2;
  95:Core/Src/spi.c ****     hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
  96:Core/Src/spi.c ****     hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
  97:Core/Src/spi.c ****     hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
  98:Core/Src/spi.c ****     hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
  99:Core/Src/spi.c ****     hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 100:Core/Src/spi.c ****     hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 101:Core/Src/spi.c ****     hdma_spi1_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 102:Core/Src/spi.c ****     if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 103:Core/Src/spi.c ****     {
 104:Core/Src/spi.c ****       Error_Handler();
 105:Core/Src/spi.c ****     }
 106:Core/Src/spi.c **** 
 107:Core/Src/spi.c ****     __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi1_rx);
 108:Core/Src/spi.c **** 
 109:Core/Src/spi.c ****     /* SPI1_TX Init */
 110:Core/Src/spi.c ****     hdma_spi1_tx.Instance = DMA1_Channel3;
 111:Core/Src/spi.c ****     hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 112:Core/Src/spi.c ****     hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 113:Core/Src/spi.c ****     hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 114:Core/Src/spi.c ****     hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 115:Core/Src/spi.c ****     hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 116:Core/Src/spi.c ****     hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 117:Core/Src/spi.c ****     hdma_spi1_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 118:Core/Src/spi.c ****     if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 119:Core/Src/spi.c ****     {
 120:Core/Src/spi.c ****       Error_Handler();
 121:Core/Src/spi.c ****     }
 122:Core/Src/spi.c **** 
 123:Core/Src/spi.c ****     __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 124:Core/Src/spi.c **** 
 125:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspInit 1 */
 126:Core/Src/spi.c **** 
 127:Core/Src/spi.c ****   /* USER CODE END SPI1_MspInit 1 */
 128:Core/Src/spi.c ****   }
 129:Core/Src/spi.c **** }
 142              		.loc 1 129 1 view .LVU38
 143 0016 06B0     		add	sp, sp, #24
 144              		.cfi_remember_state
 145              		.cfi_def_cfa_offset 16
 146              		@ sp needed
 147 0018 70BD     		pop	{r4, r5, r6, pc}
 148              	.LVL4:
 149              	.L12:
 150              		.cfi_restore_state
 151              		.loc 1 129 1 view .LVU39
 152 001a 0446     		mov	r4, r0
  74:Core/Src/spi.c **** 
 153              		.loc 1 74 5 is_stmt 1 view .LVU40
 154              	.LBB2:
  74:Core/Src/spi.c **** 
 155              		.loc 1 74 5 view .LVU41
  74:Core/Src/spi.c **** 
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccVcuE6q.s 			page 6


 156              		.loc 1 74 5 view .LVU42
 157 001c 03F56043 		add	r3, r3, #57344
 158 0020 9A69     		ldr	r2, [r3, #24]
 159 0022 42F48052 		orr	r2, r2, #4096
 160 0026 9A61     		str	r2, [r3, #24]
  74:Core/Src/spi.c **** 
 161              		.loc 1 74 5 view .LVU43
 162 0028 9A69     		ldr	r2, [r3, #24]
 163 002a 02F48052 		and	r2, r2, #4096
 164 002e 0092     		str	r2, [sp]
  74:Core/Src/spi.c **** 
 165              		.loc 1 74 5 view .LVU44
 166 0030 009A     		ldr	r2, [sp]
 167              	.LBE2:
  74:Core/Src/spi.c **** 
 168              		.loc 1 74 5 view .LVU45
  76:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 169              		.loc 1 76 5 view .LVU46
 170              	.LBB3:
  76:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 171              		.loc 1 76 5 view .LVU47
  76:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 172              		.loc 1 76 5 view .LVU48
 173 0032 9A69     		ldr	r2, [r3, #24]
 174 0034 42F00402 		orr	r2, r2, #4
 175 0038 9A61     		str	r2, [r3, #24]
  76:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 176              		.loc 1 76 5 view .LVU49
 177 003a 9B69     		ldr	r3, [r3, #24]
 178 003c 03F00403 		and	r3, r3, #4
 179 0040 0193     		str	r3, [sp, #4]
  76:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 180              		.loc 1 76 5 view .LVU50
 181 0042 019B     		ldr	r3, [sp, #4]
 182              	.LBE3:
  76:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 183              		.loc 1 76 5 view .LVU51
  82:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 184              		.loc 1 82 5 view .LVU52
  82:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 185              		.loc 1 82 25 is_stmt 0 view .LVU53
 186 0044 A023     		movs	r3, #160
 187 0046 0293     		str	r3, [sp, #8]
  83:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 188              		.loc 1 83 5 is_stmt 1 view .LVU54
  83:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 189              		.loc 1 83 26 is_stmt 0 view .LVU55
 190 0048 0223     		movs	r3, #2
 191 004a 0393     		str	r3, [sp, #12]
  84:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 192              		.loc 1 84 5 is_stmt 1 view .LVU56
  84:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 193              		.loc 1 84 27 is_stmt 0 view .LVU57
 194 004c 0323     		movs	r3, #3
 195 004e 0593     		str	r3, [sp, #20]
  85:Core/Src/spi.c **** 
 196              		.loc 1 85 5 is_stmt 1 view .LVU58
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccVcuE6q.s 			page 7


 197 0050 234E     		ldr	r6, .L15+4
 198 0052 02A9     		add	r1, sp, #8
 199 0054 3046     		mov	r0, r6
 200              	.LVL5:
  85:Core/Src/spi.c **** 
 201              		.loc 1 85 5 is_stmt 0 view .LVU59
 202 0056 FFF7FEFF 		bl	HAL_GPIO_Init
 203              	.LVL6:
  87:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 204              		.loc 1 87 5 is_stmt 1 view .LVU60
  87:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 205              		.loc 1 87 25 is_stmt 0 view .LVU61
 206 005a 4023     		movs	r3, #64
 207 005c 0293     		str	r3, [sp, #8]
  88:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 208              		.loc 1 88 5 is_stmt 1 view .LVU62
  88:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 209              		.loc 1 88 26 is_stmt 0 view .LVU63
 210 005e 0025     		movs	r5, #0
 211 0060 0395     		str	r5, [sp, #12]
  89:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 212              		.loc 1 89 5 is_stmt 1 view .LVU64
  89:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 213              		.loc 1 89 26 is_stmt 0 view .LVU65
 214 0062 0495     		str	r5, [sp, #16]
  90:Core/Src/spi.c **** 
 215              		.loc 1 90 5 is_stmt 1 view .LVU66
 216 0064 02A9     		add	r1, sp, #8
 217 0066 3046     		mov	r0, r6
 218 0068 FFF7FEFF 		bl	HAL_GPIO_Init
 219              	.LVL7:
  94:Core/Src/spi.c ****     hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 220              		.loc 1 94 5 view .LVU67
  94:Core/Src/spi.c ****     hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 221              		.loc 1 94 27 is_stmt 0 view .LVU68
 222 006c 1D48     		ldr	r0, .L15+8
 223 006e 1E4B     		ldr	r3, .L15+12
 224 0070 0360     		str	r3, [r0]
  95:Core/Src/spi.c ****     hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 225              		.loc 1 95 5 is_stmt 1 view .LVU69
  95:Core/Src/spi.c ****     hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 226              		.loc 1 95 33 is_stmt 0 view .LVU70
 227 0072 4560     		str	r5, [r0, #4]
  96:Core/Src/spi.c ****     hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 228              		.loc 1 96 5 is_stmt 1 view .LVU71
  96:Core/Src/spi.c ****     hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 229              		.loc 1 96 33 is_stmt 0 view .LVU72
 230 0074 8560     		str	r5, [r0, #8]
  97:Core/Src/spi.c ****     hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 231              		.loc 1 97 5 is_stmt 1 view .LVU73
  97:Core/Src/spi.c ****     hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 232              		.loc 1 97 30 is_stmt 0 view .LVU74
 233 0076 8023     		movs	r3, #128
 234 0078 C360     		str	r3, [r0, #12]
  98:Core/Src/spi.c ****     hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 235              		.loc 1 98 5 is_stmt 1 view .LVU75
  98:Core/Src/spi.c ****     hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccVcuE6q.s 			page 8


 236              		.loc 1 98 43 is_stmt 0 view .LVU76
 237 007a 4FF48073 		mov	r3, #256
 238 007e 0361     		str	r3, [r0, #16]
  99:Core/Src/spi.c ****     hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 239              		.loc 1 99 5 is_stmt 1 view .LVU77
  99:Core/Src/spi.c ****     hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 240              		.loc 1 99 40 is_stmt 0 view .LVU78
 241 0080 4FF48063 		mov	r3, #1024
 242 0084 4361     		str	r3, [r0, #20]
 100:Core/Src/spi.c ****     hdma_spi1_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 243              		.loc 1 100 5 is_stmt 1 view .LVU79
 100:Core/Src/spi.c ****     hdma_spi1_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 244              		.loc 1 100 28 is_stmt 0 view .LVU80
 245 0086 8561     		str	r5, [r0, #24]
 101:Core/Src/spi.c ****     if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 246              		.loc 1 101 5 is_stmt 1 view .LVU81
 101:Core/Src/spi.c ****     if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 247              		.loc 1 101 32 is_stmt 0 view .LVU82
 248 0088 4FF48053 		mov	r3, #4096
 249 008c C361     		str	r3, [r0, #28]
 102:Core/Src/spi.c ****     {
 250              		.loc 1 102 5 is_stmt 1 view .LVU83
 102:Core/Src/spi.c ****     {
 251              		.loc 1 102 9 is_stmt 0 view .LVU84
 252 008e FFF7FEFF 		bl	HAL_DMA_Init
 253              	.LVL8:
 102:Core/Src/spi.c ****     {
 254              		.loc 1 102 8 discriminator 1 view .LVU85
 255 0092 E0B9     		cbnz	r0, .L13
 256              	.L9:
 107:Core/Src/spi.c **** 
 257              		.loc 1 107 5 is_stmt 1 view .LVU86
 107:Core/Src/spi.c **** 
 258              		.loc 1 107 5 view .LVU87
 259 0094 134B     		ldr	r3, .L15+8
 260 0096 E364     		str	r3, [r4, #76]
 107:Core/Src/spi.c **** 
 261              		.loc 1 107 5 view .LVU88
 262 0098 5C62     		str	r4, [r3, #36]
 107:Core/Src/spi.c **** 
 263              		.loc 1 107 5 view .LVU89
 110:Core/Src/spi.c ****     hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 264              		.loc 1 110 5 view .LVU90
 110:Core/Src/spi.c ****     hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 265              		.loc 1 110 27 is_stmt 0 view .LVU91
 266 009a 1448     		ldr	r0, .L15+16
 267 009c 144B     		ldr	r3, .L15+20
 268 009e 0360     		str	r3, [r0]
 111:Core/Src/spi.c ****     hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 269              		.loc 1 111 5 is_stmt 1 view .LVU92
 111:Core/Src/spi.c ****     hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 270              		.loc 1 111 33 is_stmt 0 view .LVU93
 271 00a0 1023     		movs	r3, #16
 272 00a2 4360     		str	r3, [r0, #4]
 112:Core/Src/spi.c ****     hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 273              		.loc 1 112 5 is_stmt 1 view .LVU94
 112:Core/Src/spi.c ****     hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccVcuE6q.s 			page 9


 274              		.loc 1 112 33 is_stmt 0 view .LVU95
 275 00a4 0023     		movs	r3, #0
 276 00a6 8360     		str	r3, [r0, #8]
 113:Core/Src/spi.c ****     hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 277              		.loc 1 113 5 is_stmt 1 view .LVU96
 113:Core/Src/spi.c ****     hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 278              		.loc 1 113 30 is_stmt 0 view .LVU97
 279 00a8 8022     		movs	r2, #128
 280 00aa C260     		str	r2, [r0, #12]
 114:Core/Src/spi.c ****     hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 281              		.loc 1 114 5 is_stmt 1 view .LVU98
 114:Core/Src/spi.c ****     hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 282              		.loc 1 114 43 is_stmt 0 view .LVU99
 283 00ac 4FF48072 		mov	r2, #256
 284 00b0 0261     		str	r2, [r0, #16]
 115:Core/Src/spi.c ****     hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 285              		.loc 1 115 5 is_stmt 1 view .LVU100
 115:Core/Src/spi.c ****     hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 286              		.loc 1 115 40 is_stmt 0 view .LVU101
 287 00b2 4FF48062 		mov	r2, #1024
 288 00b6 4261     		str	r2, [r0, #20]
 116:Core/Src/spi.c ****     hdma_spi1_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 289              		.loc 1 116 5 is_stmt 1 view .LVU102
 116:Core/Src/spi.c ****     hdma_spi1_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 290              		.loc 1 116 28 is_stmt 0 view .LVU103
 291 00b8 8361     		str	r3, [r0, #24]
 117:Core/Src/spi.c ****     if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 292              		.loc 1 117 5 is_stmt 1 view .LVU104
 117:Core/Src/spi.c ****     if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 293              		.loc 1 117 32 is_stmt 0 view .LVU105
 294 00ba 4FF48053 		mov	r3, #4096
 295 00be C361     		str	r3, [r0, #28]
 118:Core/Src/spi.c ****     {
 296              		.loc 1 118 5 is_stmt 1 view .LVU106
 118:Core/Src/spi.c ****     {
 297              		.loc 1 118 9 is_stmt 0 view .LVU107
 298 00c0 FFF7FEFF 		bl	HAL_DMA_Init
 299              	.LVL9:
 118:Core/Src/spi.c ****     {
 300              		.loc 1 118 8 discriminator 1 view .LVU108
 301 00c4 30B9     		cbnz	r0, .L14
 302              	.L10:
 123:Core/Src/spi.c **** 
 303              		.loc 1 123 5 is_stmt 1 view .LVU109
 123:Core/Src/spi.c **** 
 304              		.loc 1 123 5 view .LVU110
 305 00c6 094B     		ldr	r3, .L15+16
 306 00c8 A364     		str	r3, [r4, #72]
 123:Core/Src/spi.c **** 
 307              		.loc 1 123 5 view .LVU111
 308 00ca 5C62     		str	r4, [r3, #36]
 123:Core/Src/spi.c **** 
 309              		.loc 1 123 5 discriminator 1 view .LVU112
 310              		.loc 1 129 1 is_stmt 0 view .LVU113
 311 00cc A3E7     		b	.L7
 312              	.L13:
 104:Core/Src/spi.c ****     }
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccVcuE6q.s 			page 10


 313              		.loc 1 104 7 is_stmt 1 view .LVU114
 314 00ce FFF7FEFF 		bl	Error_Handler
 315              	.LVL10:
 316 00d2 DFE7     		b	.L9
 317              	.L14:
 120:Core/Src/spi.c ****     }
 318              		.loc 1 120 7 view .LVU115
 319 00d4 FFF7FEFF 		bl	Error_Handler
 320              	.LVL11:
 321 00d8 F5E7     		b	.L10
 322              	.L16:
 323 00da 00BF     		.align	2
 324              	.L15:
 325 00dc 00300140 		.word	1073819648
 326 00e0 00080140 		.word	1073809408
 327 00e4 00000000 		.word	hdma_spi1_rx
 328 00e8 1C000240 		.word	1073872924
 329 00ec 00000000 		.word	hdma_spi1_tx
 330 00f0 30000240 		.word	1073872944
 331              		.cfi_endproc
 332              	.LFE66:
 334              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 335              		.align	1
 336              		.global	HAL_SPI_MspDeInit
 337              		.syntax unified
 338              		.thumb
 339              		.thumb_func
 341              	HAL_SPI_MspDeInit:
 342              	.LVL12:
 343              	.LFB67:
 130:Core/Src/spi.c **** 
 131:Core/Src/spi.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* spiHandle)
 132:Core/Src/spi.c **** {
 344              		.loc 1 132 1 view -0
 345              		.cfi_startproc
 346              		@ args = 0, pretend = 0, frame = 0
 347              		@ frame_needed = 0, uses_anonymous_args = 0
 133:Core/Src/spi.c **** 
 134:Core/Src/spi.c ****   if(spiHandle->Instance==SPI1)
 348              		.loc 1 134 3 view .LVU117
 349              		.loc 1 134 15 is_stmt 0 view .LVU118
 350 0000 0268     		ldr	r2, [r0]
 351              		.loc 1 134 5 view .LVU119
 352 0002 0B4B     		ldr	r3, .L24
 353 0004 9A42     		cmp	r2, r3
 354 0006 00D0     		beq	.L23
 355 0008 7047     		bx	lr
 356              	.L23:
 132:Core/Src/spi.c **** 
 357              		.loc 1 132 1 view .LVU120
 358 000a 10B5     		push	{r4, lr}
 359              		.cfi_def_cfa_offset 8
 360              		.cfi_offset 4, -8
 361              		.cfi_offset 14, -4
 362 000c 0446     		mov	r4, r0
 135:Core/Src/spi.c ****   {
 136:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspDeInit 0 */
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccVcuE6q.s 			page 11


 137:Core/Src/spi.c **** 
 138:Core/Src/spi.c ****   /* USER CODE END SPI1_MspDeInit 0 */
 139:Core/Src/spi.c ****     /* Peripheral clock disable */
 140:Core/Src/spi.c ****     __HAL_RCC_SPI1_CLK_DISABLE();
 363              		.loc 1 140 5 is_stmt 1 view .LVU121
 364 000e 094A     		ldr	r2, .L24+4
 365 0010 9369     		ldr	r3, [r2, #24]
 366 0012 23F48053 		bic	r3, r3, #4096
 367 0016 9361     		str	r3, [r2, #24]
 141:Core/Src/spi.c **** 
 142:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 143:Core/Src/spi.c ****     PA5     ------> SPI1_SCK
 144:Core/Src/spi.c ****     PA6     ------> SPI1_MISO
 145:Core/Src/spi.c ****     PA7     ------> SPI1_MOSI
 146:Core/Src/spi.c ****     */
 147:Core/Src/spi.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7);
 368              		.loc 1 147 5 view .LVU122
 369 0018 E021     		movs	r1, #224
 370 001a 0748     		ldr	r0, .L24+8
 371              	.LVL13:
 372              		.loc 1 147 5 is_stmt 0 view .LVU123
 373 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 374              	.LVL14:
 148:Core/Src/spi.c **** 
 149:Core/Src/spi.c ****     /* SPI1 DMA DeInit */
 150:Core/Src/spi.c ****     HAL_DMA_DeInit(spiHandle->hdmarx);
 375              		.loc 1 150 5 is_stmt 1 view .LVU124
 376 0020 E06C     		ldr	r0, [r4, #76]
 377 0022 FFF7FEFF 		bl	HAL_DMA_DeInit
 378              	.LVL15:
 151:Core/Src/spi.c ****     HAL_DMA_DeInit(spiHandle->hdmatx);
 379              		.loc 1 151 5 view .LVU125
 380 0026 A06C     		ldr	r0, [r4, #72]
 381 0028 FFF7FEFF 		bl	HAL_DMA_DeInit
 382              	.LVL16:
 152:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspDeInit 1 */
 153:Core/Src/spi.c **** 
 154:Core/Src/spi.c ****   /* USER CODE END SPI1_MspDeInit 1 */
 155:Core/Src/spi.c ****   }
 156:Core/Src/spi.c **** }
 383              		.loc 1 156 1 is_stmt 0 view .LVU126
 384 002c 10BD     		pop	{r4, pc}
 385              	.LVL17:
 386              	.L25:
 387              		.loc 1 156 1 view .LVU127
 388 002e 00BF     		.align	2
 389              	.L24:
 390 0030 00300140 		.word	1073819648
 391 0034 00100240 		.word	1073876992
 392 0038 00080140 		.word	1073809408
 393              		.cfi_endproc
 394              	.LFE67:
 396              		.global	hdma_spi1_tx
 397              		.section	.bss.hdma_spi1_tx,"aw",%nobits
 398              		.align	2
 401              	hdma_spi1_tx:
 402 0000 00000000 		.space	68
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccVcuE6q.s 			page 12


 402      00000000 
 402      00000000 
 402      00000000 
 402      00000000 
 403              		.global	hdma_spi1_rx
 404              		.section	.bss.hdma_spi1_rx,"aw",%nobits
 405              		.align	2
 408              	hdma_spi1_rx:
 409 0000 00000000 		.space	68
 409      00000000 
 409      00000000 
 409      00000000 
 409      00000000 
 410              		.global	hspi1
 411              		.section	.bss.hspi1,"aw",%nobits
 412              		.align	2
 415              	hspi1:
 416 0000 00000000 		.space	88
 416      00000000 
 416      00000000 
 416      00000000 
 416      00000000 
 417              		.text
 418              	.Letext0:
 419              		.file 2 "C:/Users/zhmis/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-to
 420              		.file 3 "C:/Users/zhmis/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-to
 421              		.file 4 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 422              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 423              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 424              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 425              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_spi.h"
 426              		.file 9 "Core/Inc/spi.h"
 427              		.file 10 "Core/Inc/main.h"
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccVcuE6q.s 			page 13


DEFINED SYMBOLS
                            *ABS*:00000000 spi.c
C:\Users\zhmis\AppData\Local\Temp\ccVcuE6q.s:19     .text.MX_SPI1_Init:00000000 $t
C:\Users\zhmis\AppData\Local\Temp\ccVcuE6q.s:25     .text.MX_SPI1_Init:00000000 MX_SPI1_Init
C:\Users\zhmis\AppData\Local\Temp\ccVcuE6q.s:98     .text.MX_SPI1_Init:00000040 $d
C:\Users\zhmis\AppData\Local\Temp\ccVcuE6q.s:415    .bss.hspi1:00000000 hspi1
C:\Users\zhmis\AppData\Local\Temp\ccVcuE6q.s:104    .text.HAL_SPI_MspInit:00000000 $t
C:\Users\zhmis\AppData\Local\Temp\ccVcuE6q.s:110    .text.HAL_SPI_MspInit:00000000 HAL_SPI_MspInit
C:\Users\zhmis\AppData\Local\Temp\ccVcuE6q.s:325    .text.HAL_SPI_MspInit:000000dc $d
C:\Users\zhmis\AppData\Local\Temp\ccVcuE6q.s:408    .bss.hdma_spi1_rx:00000000 hdma_spi1_rx
C:\Users\zhmis\AppData\Local\Temp\ccVcuE6q.s:401    .bss.hdma_spi1_tx:00000000 hdma_spi1_tx
C:\Users\zhmis\AppData\Local\Temp\ccVcuE6q.s:335    .text.HAL_SPI_MspDeInit:00000000 $t
C:\Users\zhmis\AppData\Local\Temp\ccVcuE6q.s:341    .text.HAL_SPI_MspDeInit:00000000 HAL_SPI_MspDeInit
C:\Users\zhmis\AppData\Local\Temp\ccVcuE6q.s:390    .text.HAL_SPI_MspDeInit:00000030 $d
C:\Users\zhmis\AppData\Local\Temp\ccVcuE6q.s:398    .bss.hdma_spi1_tx:00000000 $d
C:\Users\zhmis\AppData\Local\Temp\ccVcuE6q.s:405    .bss.hdma_spi1_rx:00000000 $d
C:\Users\zhmis\AppData\Local\Temp\ccVcuE6q.s:412    .bss.hspi1:00000000 $d

UNDEFINED SYMBOLS
HAL_SPI_Init
Error_Handler
HAL_GPIO_Init
HAL_DMA_Init
HAL_GPIO_DeInit
HAL_DMA_DeInit
