|block1
CHIP_ENABLE <= sram:inst1.SRAM_CE_N
clk => sram:inst1.CLOCK
clk => contr:inst.clk
start => contr:inst.Start
read_write => contr:inst.r_W
count_enable => contr:inst.input
reset => contr:inst.reset
Data_in[0] => contr:inst.data[0]
Data_in[1] => contr:inst.data[1]
Data_in[2] => contr:inst.data[2]
Data_in[3] => contr:inst.data[3]
Data_in[4] => contr:inst.data[4]
Data_in[5] => contr:inst.data[5]
Data_in[6] => contr:inst.data[6]
Data_in[7] => contr:inst.data[7]
dq[0] <> sram:inst1.SRAM_DQ[0]
dq[1] <> sram:inst1.SRAM_DQ[1]
dq[2] <> sram:inst1.SRAM_DQ[2]
dq[3] <> sram:inst1.SRAM_DQ[3]
dq[4] <> sram:inst1.SRAM_DQ[4]
dq[5] <> sram:inst1.SRAM_DQ[5]
dq[6] <> sram:inst1.SRAM_DQ[6]
dq[7] <> sram:inst1.SRAM_DQ[7]
dq[8] <> sram:inst1.SRAM_DQ[8]
dq[9] <> sram:inst1.SRAM_DQ[9]
dq[10] <> sram:inst1.SRAM_DQ[10]
dq[11] <> sram:inst1.SRAM_DQ[11]
dq[12] <> sram:inst1.SRAM_DQ[12]
dq[13] <> sram:inst1.SRAM_DQ[13]
dq[14] <> sram:inst1.SRAM_DQ[14]
dq[15] <> sram:inst1.SRAM_DQ[15]
output_enable <= sram:inst1.SRAM_OE_N
Write_enable <= sram:inst1.SRAM_WE_N
UB <= sram:inst1.SRAM_UB_N
LB <= sram:inst1.SRAM_LB_N
addr[0] <= sram:inst1.SRAM_ADDR[0]
addr[1] <= sram:inst1.SRAM_ADDR[1]
addr[2] <= sram:inst1.SRAM_ADDR[2]
addr[3] <= sram:inst1.SRAM_ADDR[3]
addr[4] <= sram:inst1.SRAM_ADDR[4]
addr[5] <= sram:inst1.SRAM_ADDR[5]
addr[6] <= sram:inst1.SRAM_ADDR[6]
addr[7] <= sram:inst1.SRAM_ADDR[7]
addr[8] <= sram:inst1.SRAM_ADDR[8]
addr[9] <= sram:inst1.SRAM_ADDR[9]
addr[10] <= sram:inst1.SRAM_ADDR[10]
addr[11] <= sram:inst1.SRAM_ADDR[11]
addr[12] <= sram:inst1.SRAM_ADDR[12]
addr[13] <= sram:inst1.SRAM_ADDR[13]
addr[14] <= sram:inst1.SRAM_ADDR[14]
addr[15] <= sram:inst1.SRAM_ADDR[15]
addr[16] <= sram:inst1.SRAM_ADDR[16]
addr[17] <= sram:inst1.SRAM_ADDR[17]
addr[18] <= sram:inst1.SRAM_ADDR[18]
addr[19] <= sram:inst1.SRAM_ADDR[19]
led_verde[0] <= contr:inst.add_count_o[0]
led_verde[1] <= contr:inst.add_count_o[1]
led_verde[2] <= contr:inst.add_count_o[2]
led_verde[3] <= contr:inst.add_count_o[3]
led_verde[4] <= contr:inst.add_count_o[4]
led_verde[5] <= contr:inst.add_count_o[5]
led_verde[6] <= contr:inst.add_count_o[6]
led_verde[7] <= contr:inst.add_count_o[7]
LEDs[0] <= sram:inst1.DATA_OUT[0]
LEDs[1] <= sram:inst1.DATA_OUT[1]
LEDs[2] <= sram:inst1.DATA_OUT[2]
LEDs[3] <= sram:inst1.DATA_OUT[3]
LEDs[4] <= sram:inst1.DATA_OUT[4]
LEDs[5] <= sram:inst1.DATA_OUT[5]
LEDs[6] <= sram:inst1.DATA_OUT[6]
LEDs[7] <= sram:inst1.DATA_OUT[7]
LEDs[8] <= sram:inst1.DATA_OUT[8]
LEDs[9] <= sram:inst1.DATA_OUT[9]
LEDs[10] <= sram:inst1.DATA_OUT[10]
LEDs[11] <= sram:inst1.DATA_OUT[11]
LEDs[12] <= sram:inst1.DATA_OUT[12]
LEDs[13] <= sram:inst1.DATA_OUT[13]
LEDs[14] <= sram:inst1.DATA_OUT[14]
LEDs[15] <= sram:inst1.DATA_OUT[15]


|block1|sram:inst1
CLOCK => DATA_OUT[0]~reg0.CLK
CLOCK => DATA_OUT[1]~reg0.CLK
CLOCK => DATA_OUT[2]~reg0.CLK
CLOCK => DATA_OUT[3]~reg0.CLK
CLOCK => DATA_OUT[4]~reg0.CLK
CLOCK => DATA_OUT[5]~reg0.CLK
CLOCK => DATA_OUT[6]~reg0.CLK
CLOCK => DATA_OUT[7]~reg0.CLK
CLOCK => DATA_OUT[8]~reg0.CLK
CLOCK => DATA_OUT[9]~reg0.CLK
CLOCK => DATA_OUT[10]~reg0.CLK
CLOCK => DATA_OUT[11]~reg0.CLK
CLOCK => DATA_OUT[12]~reg0.CLK
CLOCK => DATA_OUT[13]~reg0.CLK
CLOCK => DATA_OUT[14]~reg0.CLK
CLOCK => DATA_OUT[15]~reg0.CLK
CLOCK => S_ACTION.CLK
CLOCK => SRAM_DQ[0]~reg0.CLK
CLOCK => SRAM_DQ[0]~en.CLK
CLOCK => SRAM_DQ[1]~reg0.CLK
CLOCK => SRAM_DQ[1]~en.CLK
CLOCK => SRAM_DQ[2]~reg0.CLK
CLOCK => SRAM_DQ[2]~en.CLK
CLOCK => SRAM_DQ[3]~reg0.CLK
CLOCK => SRAM_DQ[3]~en.CLK
CLOCK => SRAM_DQ[4]~reg0.CLK
CLOCK => SRAM_DQ[4]~en.CLK
CLOCK => SRAM_DQ[5]~reg0.CLK
CLOCK => SRAM_DQ[5]~en.CLK
CLOCK => SRAM_DQ[6]~reg0.CLK
CLOCK => SRAM_DQ[6]~en.CLK
CLOCK => SRAM_DQ[7]~reg0.CLK
CLOCK => SRAM_DQ[7]~en.CLK
CLOCK => SRAM_DQ[8]~reg0.CLK
CLOCK => SRAM_DQ[8]~en.CLK
CLOCK => SRAM_DQ[9]~reg0.CLK
CLOCK => SRAM_DQ[9]~en.CLK
CLOCK => SRAM_DQ[10]~reg0.CLK
CLOCK => SRAM_DQ[10]~en.CLK
CLOCK => SRAM_DQ[11]~reg0.CLK
CLOCK => SRAM_DQ[11]~en.CLK
CLOCK => SRAM_DQ[12]~reg0.CLK
CLOCK => SRAM_DQ[12]~en.CLK
CLOCK => SRAM_DQ[13]~reg0.CLK
CLOCK => SRAM_DQ[13]~en.CLK
CLOCK => SRAM_DQ[14]~reg0.CLK
CLOCK => SRAM_DQ[14]~en.CLK
CLOCK => SRAM_DQ[15]~reg0.CLK
CLOCK => SRAM_DQ[15]~en.CLK
CLOCK => SRAM_ADDR[0]~reg0.CLK
CLOCK => SRAM_ADDR[1]~reg0.CLK
CLOCK => SRAM_ADDR[2]~reg0.CLK
CLOCK => SRAM_ADDR[3]~reg0.CLK
CLOCK => SRAM_ADDR[4]~reg0.CLK
CLOCK => SRAM_ADDR[5]~reg0.CLK
CLOCK => SRAM_ADDR[6]~reg0.CLK
CLOCK => SRAM_ADDR[7]~reg0.CLK
CLOCK => SRAM_ADDR[8]~reg0.CLK
CLOCK => SRAM_ADDR[9]~reg0.CLK
CLOCK => SRAM_ADDR[10]~reg0.CLK
CLOCK => SRAM_ADDR[11]~reg0.CLK
CLOCK => SRAM_ADDR[12]~reg0.CLK
CLOCK => SRAM_ADDR[13]~reg0.CLK
CLOCK => SRAM_ADDR[14]~reg0.CLK
CLOCK => SRAM_ADDR[15]~reg0.CLK
CLOCK => SRAM_ADDR[16]~reg0.CLK
CLOCK => SRAM_ADDR[17]~reg0.CLK
CLOCK => SRAM_ADDR[18]~reg0.CLK
CLOCK => SRAM_ADDR[19]~reg0.CLK
CLOCK => SRAM_UB_N~reg0.CLK
CLOCK => SRAM_LB_N~reg0.CLK
RESET_N => SRAM_DQ[0]~en.ACLR
RESET_N => SRAM_DQ[1]~en.ACLR
RESET_N => SRAM_DQ[2]~en.ACLR
RESET_N => SRAM_DQ[3]~en.ACLR
RESET_N => SRAM_DQ[4]~en.ACLR
RESET_N => SRAM_DQ[5]~en.ACLR
RESET_N => SRAM_DQ[6]~en.ACLR
RESET_N => SRAM_DQ[7]~en.ACLR
RESET_N => SRAM_DQ[8]~en.ACLR
RESET_N => SRAM_DQ[9]~en.ACLR
RESET_N => SRAM_DQ[10]~en.ACLR
RESET_N => SRAM_DQ[11]~en.ACLR
RESET_N => SRAM_DQ[12]~en.ACLR
RESET_N => SRAM_DQ[13]~en.ACLR
RESET_N => SRAM_DQ[14]~en.ACLR
RESET_N => SRAM_DQ[15]~en.ACLR
RESET_N => SRAM_UB_N~reg0.PRESET
RESET_N => SRAM_LB_N~reg0.PRESET
RESET_N => DATA_OUT[0]~reg0.ENA
RESET_N => S_ACTION.ENA
RESET_N => DATA_OUT[15]~reg0.ENA
RESET_N => DATA_OUT[14]~reg0.ENA
RESET_N => DATA_OUT[13]~reg0.ENA
RESET_N => DATA_OUT[12]~reg0.ENA
RESET_N => DATA_OUT[11]~reg0.ENA
RESET_N => DATA_OUT[10]~reg0.ENA
RESET_N => DATA_OUT[9]~reg0.ENA
RESET_N => DATA_OUT[8]~reg0.ENA
RESET_N => DATA_OUT[7]~reg0.ENA
RESET_N => DATA_OUT[6]~reg0.ENA
RESET_N => DATA_OUT[5]~reg0.ENA
RESET_N => DATA_OUT[4]~reg0.ENA
RESET_N => DATA_OUT[3]~reg0.ENA
RESET_N => DATA_OUT[2]~reg0.ENA
RESET_N => DATA_OUT[1]~reg0.ENA
DATA_IN[0] => SRAM_DQ[0]~reg0.DATAIN
DATA_IN[1] => SRAM_DQ[1]~reg0.DATAIN
DATA_IN[2] => SRAM_DQ[2]~reg0.DATAIN
DATA_IN[3] => SRAM_DQ[3]~reg0.DATAIN
DATA_IN[4] => SRAM_DQ[4]~reg0.DATAIN
DATA_IN[5] => SRAM_DQ[5]~reg0.DATAIN
DATA_IN[6] => SRAM_DQ[6]~reg0.DATAIN
DATA_IN[7] => SRAM_DQ[7]~reg0.DATAIN
DATA_IN[8] => SRAM_DQ[8]~reg0.DATAIN
DATA_IN[9] => SRAM_DQ[9]~reg0.DATAIN
DATA_IN[10] => SRAM_DQ[10]~reg0.DATAIN
DATA_IN[11] => SRAM_DQ[11]~reg0.DATAIN
DATA_IN[12] => SRAM_DQ[12]~reg0.DATAIN
DATA_IN[13] => SRAM_DQ[13]~reg0.DATAIN
DATA_IN[14] => SRAM_DQ[14]~reg0.DATAIN
DATA_IN[15] => SRAM_DQ[15]~reg0.DATAIN
DATA_OUT[0] <= DATA_OUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[1] <= DATA_OUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[2] <= DATA_OUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[3] <= DATA_OUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[4] <= DATA_OUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[5] <= DATA_OUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[6] <= DATA_OUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[7] <= DATA_OUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[8] <= DATA_OUT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[9] <= DATA_OUT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[10] <= DATA_OUT[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[11] <= DATA_OUT[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[12] <= DATA_OUT[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[13] <= DATA_OUT[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[14] <= DATA_OUT[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[15] <= DATA_OUT[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDR[0] => SRAM_ADDR[0]~reg0.DATAIN
ADDR[1] => SRAM_ADDR[1]~reg0.DATAIN
ADDR[2] => SRAM_ADDR[2]~reg0.DATAIN
ADDR[3] => SRAM_ADDR[3]~reg0.DATAIN
ADDR[4] => SRAM_ADDR[4]~reg0.DATAIN
ADDR[5] => SRAM_ADDR[5]~reg0.DATAIN
ADDR[6] => SRAM_ADDR[6]~reg0.DATAIN
ADDR[7] => SRAM_ADDR[7]~reg0.DATAIN
ADDR[8] => SRAM_ADDR[8]~reg0.DATAIN
ADDR[9] => SRAM_ADDR[9]~reg0.DATAIN
ADDR[10] => SRAM_ADDR[10]~reg0.DATAIN
ADDR[11] => SRAM_ADDR[11]~reg0.DATAIN
ADDR[12] => SRAM_ADDR[12]~reg0.DATAIN
ADDR[13] => SRAM_ADDR[13]~reg0.DATAIN
ADDR[14] => SRAM_ADDR[14]~reg0.DATAIN
ADDR[15] => SRAM_ADDR[15]~reg0.DATAIN
ADDR[16] => SRAM_ADDR[16]~reg0.DATAIN
ADDR[17] => SRAM_ADDR[17]~reg0.DATAIN
ADDR[18] => SRAM_ADDR[18]~reg0.DATAIN
ADDR[19] => SRAM_ADDR[19]~reg0.DATAIN
ACTION => S_ACTION.OUTPUTSELECT
ACTION => SRAM_LB_N.OUTPUTSELECT
ACTION => SRAM_UB_N.OUTPUTSELECT
ACTION => SRAM_DQ[0]~en.DATAIN
ACTION => SRAM_DQ[1]~en.DATAIN
ACTION => SRAM_DQ[2]~en.DATAIN
ACTION => SRAM_DQ[3]~en.DATAIN
ACTION => SRAM_DQ[4]~en.DATAIN
ACTION => SRAM_DQ[5]~en.DATAIN
ACTION => SRAM_DQ[6]~en.DATAIN
ACTION => SRAM_DQ[7]~en.DATAIN
ACTION => SRAM_DQ[8]~en.DATAIN
ACTION => SRAM_DQ[9]~en.DATAIN
ACTION => SRAM_DQ[10]~en.DATAIN
ACTION => SRAM_DQ[11]~en.DATAIN
ACTION => SRAM_DQ[12]~en.DATAIN
ACTION => SRAM_DQ[13]~en.DATAIN
ACTION => SRAM_DQ[14]~en.DATAIN
ACTION => SRAM_DQ[15]~en.DATAIN
ACTION => S_ACTION.OUTPUTSELECT
ACTION => SRAM_LB_N.OUTPUTSELECT
ACTION => SRAM_UB_N.OUTPUTSELECT
ACTION => DATA_OUT.OUTPUTSELECT
ACTION => DATA_OUT.OUTPUTSELECT
ACTION => DATA_OUT.OUTPUTSELECT
ACTION => DATA_OUT.OUTPUTSELECT
ACTION => DATA_OUT.OUTPUTSELECT
ACTION => DATA_OUT.OUTPUTSELECT
ACTION => DATA_OUT.OUTPUTSELECT
ACTION => DATA_OUT.OUTPUTSELECT
ACTION => DATA_OUT.OUTPUTSELECT
ACTION => DATA_OUT.OUTPUTSELECT
ACTION => DATA_OUT.OUTPUTSELECT
ACTION => DATA_OUT.OUTPUTSELECT
ACTION => DATA_OUT.OUTPUTSELECT
ACTION => DATA_OUT.OUTPUTSELECT
ACTION => DATA_OUT.OUTPUTSELECT
ACTION => DATA_OUT.OUTPUTSELECT
SRAM_ADDR[0] <= SRAM_ADDR[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[1] <= SRAM_ADDR[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[2] <= SRAM_ADDR[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[3] <= SRAM_ADDR[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[4] <= SRAM_ADDR[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[5] <= SRAM_ADDR[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[6] <= SRAM_ADDR[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[7] <= SRAM_ADDR[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[8] <= SRAM_ADDR[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[9] <= SRAM_ADDR[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[10] <= SRAM_ADDR[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[11] <= SRAM_ADDR[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[12] <= SRAM_ADDR[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[13] <= SRAM_ADDR[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[14] <= SRAM_ADDR[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[15] <= SRAM_ADDR[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[16] <= SRAM_ADDR[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[17] <= SRAM_ADDR[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[18] <= SRAM_ADDR[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[19] <= SRAM_ADDR[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_DQ[0] <> SRAM_DQ[0]
SRAM_DQ[1] <> SRAM_DQ[1]
SRAM_DQ[2] <> SRAM_DQ[2]
SRAM_DQ[3] <> SRAM_DQ[3]
SRAM_DQ[4] <> SRAM_DQ[4]
SRAM_DQ[5] <> SRAM_DQ[5]
SRAM_DQ[6] <> SRAM_DQ[6]
SRAM_DQ[7] <> SRAM_DQ[7]
SRAM_DQ[8] <> SRAM_DQ[8]
SRAM_DQ[9] <> SRAM_DQ[9]
SRAM_DQ[10] <> SRAM_DQ[10]
SRAM_DQ[11] <> SRAM_DQ[11]
SRAM_DQ[12] <> SRAM_DQ[12]
SRAM_DQ[13] <> SRAM_DQ[13]
SRAM_DQ[14] <> SRAM_DQ[14]
SRAM_DQ[15] <> SRAM_DQ[15]
SRAM_CE_N <= <GND>
SRAM_OE_N <= S_ACTION.DB_MAX_OUTPUT_PORT_TYPE
SRAM_WE_N <= S_ACTION.DB_MAX_OUTPUT_PORT_TYPE
SRAM_UB_N <= SRAM_UB_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_LB_N <= SRAM_LB_N~reg0.DB_MAX_OUTPUT_PORT_TYPE


|block1|contr:inst
clk => data_reg[0].CLK
clk => data_reg[1].CLK
clk => data_reg[2].CLK
clk => data_reg[3].CLK
clk => data_reg[4].CLK
clk => data_reg[5].CLK
clk => data_reg[6].CLK
clk => data_reg[7].CLK
clk => clk_lento.CLK
clk => cont_int[0].CLK
clk => cont_int[1].CLK
clk => cont_int[2].CLK
clk => cont_int[3].CLK
clk => cont_int[4].CLK
clk => cont_int[5].CLK
clk => cont_int[6].CLK
clk => cont_int[7].CLK
clk => cont_int[8].CLK
clk => cont_int[9].CLK
clk => cont_int[10].CLK
clk => cont_int[11].CLK
clk => cont_int[12].CLK
clk => cont_int[13].CLK
clk => cont_int[14].CLK
clk => cont_int[15].CLK
clk => cont_int[16].CLK
clk => cont_int[17].CLK
clk => cont_int[18].CLK
clk => cont_int[19].CLK
clk => cont_int[20].CLK
clk => cont_int[21].CLK
clk => cont_int[22].CLK
clk => cont_int[23].CLK
clk => cont_int[24].CLK
clk => cont_int[25].CLK
clk => state~4.DATAIN
Start => state.DATAB
Start => Selector0.IN2
r_W => state.DATAB
r_W => state.DATAB
input => add_count.OUTPUTSELECT
input => add_count.OUTPUTSELECT
input => add_count.OUTPUTSELECT
input => add_count.OUTPUTSELECT
input => add_count.OUTPUTSELECT
input => add_count.OUTPUTSELECT
input => add_count.OUTPUTSELECT
input => add_count.OUTPUTSELECT
input => add_count.OUTPUTSELECT
input => add_count.OUTPUTSELECT
input => add_count.OUTPUTSELECT
input => add_count.OUTPUTSELECT
input => add_count.OUTPUTSELECT
input => add_count.OUTPUTSELECT
input => add_count.OUTPUTSELECT
input => add_count.OUTPUTSELECT
input => add_count.OUTPUTSELECT
input => add_count.OUTPUTSELECT
input => add_count.OUTPUTSELECT
input => add_count.OUTPUTSELECT
reset => add_count.OUTPUTSELECT
reset => add_count.OUTPUTSELECT
reset => add_count.OUTPUTSELECT
reset => add_count.OUTPUTSELECT
reset => add_count.OUTPUTSELECT
reset => add_count.OUTPUTSELECT
reset => add_count.OUTPUTSELECT
reset => add_count.OUTPUTSELECT
reset => add_count.OUTPUTSELECT
reset => add_count.OUTPUTSELECT
reset => add_count.OUTPUTSELECT
reset => add_count.OUTPUTSELECT
reset => add_count.OUTPUTSELECT
reset => add_count.OUTPUTSELECT
reset => add_count.OUTPUTSELECT
reset => add_count.OUTPUTSELECT
reset => add_count.OUTPUTSELECT
reset => add_count.OUTPUTSELECT
reset => add_count.OUTPUTSELECT
reset => add_count.OUTPUTSELECT
reset => state~6.DATAIN
reset => data_reg[7].ENA
reset => data_reg[6].ENA
reset => data_reg[5].ENA
reset => data_reg[4].ENA
reset => data_reg[3].ENA
reset => data_reg[2].ENA
reset => data_reg[1].ENA
reset => data_reg[0].ENA
data[0] => data_reg.DATAB
data[1] => data_reg.DATAB
data[2] => data_reg.DATAB
data[3] => data_reg.DATAB
data[4] => data_reg.DATAB
data[5] => data_reg.DATAB
data[6] => data_reg.DATAB
data[7] => data_reg.DATAB
add[0] <= add_count[0].DB_MAX_OUTPUT_PORT_TYPE
add[1] <= add_count[1].DB_MAX_OUTPUT_PORT_TYPE
add[2] <= add_count[2].DB_MAX_OUTPUT_PORT_TYPE
add[3] <= add_count[3].DB_MAX_OUTPUT_PORT_TYPE
add[4] <= add_count[4].DB_MAX_OUTPUT_PORT_TYPE
add[5] <= add_count[5].DB_MAX_OUTPUT_PORT_TYPE
add[6] <= add_count[6].DB_MAX_OUTPUT_PORT_TYPE
add[7] <= add_count[7].DB_MAX_OUTPUT_PORT_TYPE
add[8] <= add_count[8].DB_MAX_OUTPUT_PORT_TYPE
add[9] <= add_count[9].DB_MAX_OUTPUT_PORT_TYPE
add[10] <= add_count[10].DB_MAX_OUTPUT_PORT_TYPE
add[11] <= add_count[11].DB_MAX_OUTPUT_PORT_TYPE
add[12] <= add_count[12].DB_MAX_OUTPUT_PORT_TYPE
add[13] <= add_count[13].DB_MAX_OUTPUT_PORT_TYPE
add[14] <= add_count[14].DB_MAX_OUTPUT_PORT_TYPE
add[15] <= add_count[15].DB_MAX_OUTPUT_PORT_TYPE
add[16] <= add_count[16].DB_MAX_OUTPUT_PORT_TYPE
add[17] <= add_count[17].DB_MAX_OUTPUT_PORT_TYPE
add[18] <= add_count[18].DB_MAX_OUTPUT_PORT_TYPE
add[19] <= add_count[19].DB_MAX_OUTPUT_PORT_TYPE
data_o[0] <= <GND>
data_o[1] <= <GND>
data_o[2] <= <GND>
data_o[3] <= <GND>
data_o[4] <= <GND>
data_o[5] <= <GND>
data_o[6] <= <GND>
data_o[7] <= <GND>
data_o[8] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[9] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[10] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[11] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[12] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[13] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[14] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[15] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
reset_o <= reset_o.DB_MAX_OUTPUT_PORT_TYPE
r_w_O <= r_w_O.DB_MAX_OUTPUT_PORT_TYPE
add_count_o[0] <= add_count[0].DB_MAX_OUTPUT_PORT_TYPE
add_count_o[1] <= add_count[1].DB_MAX_OUTPUT_PORT_TYPE
add_count_o[2] <= add_count[2].DB_MAX_OUTPUT_PORT_TYPE
add_count_o[3] <= add_count[3].DB_MAX_OUTPUT_PORT_TYPE
add_count_o[4] <= add_count[4].DB_MAX_OUTPUT_PORT_TYPE
add_count_o[5] <= add_count[5].DB_MAX_OUTPUT_PORT_TYPE
add_count_o[6] <= add_count[6].DB_MAX_OUTPUT_PORT_TYPE
add_count_o[7] <= add_count[7].DB_MAX_OUTPUT_PORT_TYPE


