m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dH:/my_workshop/learn_fpga/Exercises/TEST/PRJ/rom_ip/prj/simulation/modelsim
vrom
Z1 !s110 1558620870
!i10b 1
!s100 `<eAD3HHJDO90O0XP?TG<2
IHHD6HJo:Vo:[]f5^Gac;@1
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1558620574
8H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/rom_ip/prj/ip/rom.v
FH:/my_workshop/learn_fpga/Exercises/TEST/PRJ/rom_ip/prj/ip/rom.v
L0 39
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1558620870.000000
!s107 H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/rom_ip/prj/ip/rom.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/rom_ip/prj/ip|H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/rom_ip/prj/ip/rom.v|
!i113 1
Z5 o-vlog01compat -work work
!s92 -vlog01compat -work work +incdir+H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/rom_ip/prj/ip
Z6 tCvgOpt 0
vrom_tb
R1
!i10b 1
!s100 UHFfB1>HL^3dP0<aajSHQ3
IRC8?WhZEIWWQD;JQjzEfh1
R2
R0
w1558620064
8H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/rom_ip/prj/../testbench/rom_tb.v
FH:/my_workshop/learn_fpga/Exercises/TEST/PRJ/rom_ip/prj/../testbench/rom_tb.v
L0 4
R3
r1
!s85 0
31
R4
!s107 H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/rom_ip/prj/../testbench/rom_tb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/rom_ip/prj/../testbench|H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/rom_ip/prj/../testbench/rom_tb.v|
!i113 1
R5
!s92 -vlog01compat -work work +incdir+H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/rom_ip/prj/../testbench
R6
