; generated by ARM C/C++ Compiler, 5.03 [Build 76]
; commandline ArmCC [--list --split_sections --debug -c --asm --interleave -o.\stm3210b-eval\stm32f10x_spi.o --asm_dir=.\STM3210B-EVAL\ --list_dir=.\STM3210B-EVAL\ --depend=.\stm3210b-eval\stm32f10x_spi.d --cpu=Cortex-M3 --apcs=interwork -O3 -I..\inc -I..\..\..\Libraries\CMSIS\Device\ST\STM32F10x\Include -I..\..\..\Libraries\STM32_USB-FS-Device_Driver\inc -I..\..\..\Libraries\STM32F10x_StdPeriph_Driver\inc -I..\..\..\Utilities\STM32_EVAL -I..\..\..\Utilities\STM32_EVAL\STM3210B_EVAL -I..\DFU\inc -I..\..\..\Utilities\STM32_EVAL\Common -ID:\Keil5\ARM\RV31\INC -ID:\Keil5\ARM\PACK\ARM\CMSIS\3.20.4\CMSIS\Include -ID:\Keil5\ARM\Inc\ST\STM32F10x -D__MICROLIB -DUSE_STDPERIPH_DRIVER -DSTM32F10X_MD -DUSE_STM3210B_EVAL --omf_browse=.\stm3210b-eval\stm32f10x_spi.crf ..\..\..\Libraries\STM32F10x_StdPeriph_Driver\src\stm32f10x_spi.c]
                          THUMB

                          AREA ||i.I2S_Cmd||, CODE, READONLY, ALIGN=1

                  I2S_Cmd PROC
;;;456      */
;;;457    void I2S_Cmd(SPI_TypeDef* SPIx, FunctionalState NewState)
000000  2900              CMP      r1,#0
;;;458    {
;;;459      /* Check the parameters */
;;;460      assert_param(IS_SPI_23_PERIPH(SPIx));
;;;461      assert_param(IS_FUNCTIONAL_STATE(NewState));
;;;462      if (NewState != DISABLE)
;;;463      {
;;;464        /* Enable the selected SPI peripheral (in I2S mode) */
;;;465        SPIx->I2SCFGR |= I2SCFGR_I2SE_Set;
;;;466      }
;;;467      else
;;;468      {
;;;469        /* Disable the selected SPI peripheral (in I2S mode) */
;;;470        SPIx->I2SCFGR &= I2SCFGR_I2SE_Reset;
000002  8b81              LDRH     r1,[r0,#0x1c]
000004  d002              BEQ      |L1.12|
000006  f4416180          ORR      r1,r1,#0x400          ;465
00000a  e001              B        |L1.16|
                  |L1.12|
00000c  f4216180          BIC      r1,r1,#0x400
                  |L1.16|
000010  8381              STRH     r1,[r0,#0x1c]         ;465
;;;471      }
;;;472    }
000012  4770              BX       lr
;;;473    
                          ENDP


                          AREA ||i.I2S_Init||, CODE, READONLY, ALIGN=2

                  I2S_Init PROC
;;;224      */
;;;225    void I2S_Init(SPI_TypeDef* SPIx, I2S_InitTypeDef* I2S_InitStruct)
000000  b5f0              PUSH     {r4-r7,lr}
;;;226    {
000002  4605              MOV      r5,r0
000004  460c              MOV      r4,r1
;;;227      uint16_t tmpreg = 0, i2sdiv = 2, i2sodd = 0, packetlength = 1;
000006  2002              MOVS     r0,#2
000008  2100              MOVS     r1,#0
;;;228      uint32_t tmp = 0;
;;;229      RCC_ClocksTypeDef RCC_Clocks;
;;;230      uint32_t sourceclock = 0;
;;;231      
;;;232      /* Check the I2S parameters */
;;;233      assert_param(IS_SPI_23_PERIPH(SPIx));
;;;234      assert_param(IS_I2S_MODE(I2S_InitStruct->I2S_Mode));
;;;235      assert_param(IS_I2S_STANDARD(I2S_InitStruct->I2S_Standard));
;;;236      assert_param(IS_I2S_DATA_FORMAT(I2S_InitStruct->I2S_DataFormat));
;;;237      assert_param(IS_I2S_MCLK_OUTPUT(I2S_InitStruct->I2S_MCLKOutput));
;;;238      assert_param(IS_I2S_AUDIO_FREQ(I2S_InitStruct->I2S_AudioFreq));
;;;239      assert_param(IS_I2S_CPOL(I2S_InitStruct->I2S_CPOL));  
;;;240    
;;;241    /*----------------------- SPIx I2SCFGR & I2SPR Configuration -----------------*/
;;;242      /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
;;;243      SPIx->I2SCFGR &= I2SCFGR_CLEAR_Mask; 
00000a  8baa              LDRH     r2,[r5,#0x1c]
00000c  b085              SUB      sp,sp,#0x14           ;226
00000e  2601              MOVS     r6,#1                 ;227
000010  f24f0340          MOV      r3,#0xf040
000014  401a              ANDS     r2,r2,r3
000016  83aa              STRH     r2,[r5,#0x1c]
;;;244      SPIx->I2SPR = 0x0002;
000018  8428              STRH     r0,[r5,#0x20]
;;;245      
;;;246      /* Get the I2SCFGR register value */
;;;247      tmpreg = SPIx->I2SCFGR;
00001a  8baf              LDRH     r7,[r5,#0x1c]
;;;248      
;;;249      /* If the default value has to be written, reinitialize i2sdiv and i2sodd*/
;;;250      if(I2S_InitStruct->I2S_AudioFreq == I2S_AudioFreq_Default)
00001c  68a2              LDR      r2,[r4,#8]
00001e  2a02              CMP      r2,#2
000020  d027              BEQ      |L2.114|
;;;251      {
;;;252        i2sodd = (uint16_t)0;
;;;253        i2sdiv = (uint16_t)2;   
;;;254      }
;;;255      /* If the requested audio frequency is not the default, compute the prescaler */
;;;256      else
;;;257      {
;;;258        /* Check the frame length (For the Prescaler computing) */
;;;259        if(I2S_InitStruct->I2S_DataFormat == I2S_DataFormat_16b)
000022  88a0              LDRH     r0,[r4,#4]
000024  b100              CBZ      r0,|L2.40|
;;;260        {
;;;261          /* Packet length is 16 bits */
;;;262          packetlength = 1;
;;;263        }
;;;264        else
;;;265        {
;;;266          /* Packet length is 32 bits */
;;;267          packetlength = 2;
000026  2602              MOVS     r6,#2
                  |L2.40|
;;;268        }
;;;269    
;;;270        /* Get the I2S clock source mask depending on the peripheral number */
;;;271        if(((uint32_t)SPIx) == SPI2_BASE)
;;;272        {
;;;273          /* The mask is relative to I2S2 */
;;;274          tmp = I2S2_CLOCK_SRC;
;;;275        }
;;;276        else 
;;;277        {
;;;278          /* The mask is relative to I2S3 */      
;;;279          tmp = I2S3_CLOCK_SRC;
;;;280        }
;;;281    
;;;282        /* Check the I2S clock source configuration depending on the Device:
;;;283           Only Connectivity line devices have the PLL3 VCO clock */
;;;284    #ifdef STM32F10X_CL
;;;285        if((RCC->CFGR2 & tmp) != 0)
;;;286        {
;;;287          /* Get the configuration bits of RCC PLL3 multiplier */
;;;288          tmp = (uint32_t)((RCC->CFGR2 & I2S_MUL_MASK) >> 12);
;;;289    
;;;290          /* Get the value of the PLL3 multiplier */      
;;;291          if((tmp > 5) && (tmp < 15))
;;;292          {
;;;293            /* Multiplier is between 8 and 14 (value 15 is forbidden) */
;;;294            tmp += 2;
;;;295          }
;;;296          else
;;;297          {
;;;298            if (tmp == 15)
;;;299            {
;;;300              /* Multiplier is 20 */
;;;301              tmp = 20;
;;;302            }
;;;303          }      
;;;304          /* Get the PREDIV2 value */
;;;305          sourceclock = (uint32_t)(((RCC->CFGR2 & I2S_DIV_MASK) >> 4) + 1);
;;;306          
;;;307          /* Calculate the Source Clock frequency based on PLL3 and PREDIV2 values */
;;;308          sourceclock = (uint32_t) ((HSE_Value / sourceclock) * tmp * 2); 
;;;309        }
;;;310        else
;;;311        {
;;;312          /* I2S Clock source is System clock: Get System Clock frequency */
;;;313          RCC_GetClocksFreq(&RCC_Clocks);      
;;;314          
;;;315          /* Get the source clock value: based on System Clock value */
;;;316          sourceclock = RCC_Clocks.SYSCLK_Frequency;
;;;317        }        
;;;318    #else /* STM32F10X_HD */
;;;319        /* I2S Clock source is System clock: Get System Clock frequency */
;;;320        RCC_GetClocksFreq(&RCC_Clocks);      
000028  4668              MOV      r0,sp
00002a  f7fffffe          BL       RCC_GetClocksFreq
;;;321          
;;;322        /* Get the source clock value: based on System Clock value */
;;;323        sourceclock = RCC_Clocks.SYSCLK_Frequency;    
;;;324    #endif /* STM32F10X_CL */    
;;;325    
;;;326        /* Compute the Real divider depending on the MCLK output state with a floating point */
;;;327        if(I2S_InitStruct->I2S_MCLKOutput == I2S_MCLKOutput_Enable)
00002e  88e1              LDRH     r1,[r4,#6]
000030  9800              LDR      r0,[sp,#0]
000032  f5b17f00          CMP      r1,#0x200
000036  d02d              BEQ      |L2.148|
;;;328        {
;;;329          /* MCLK output is enabled */
;;;330          tmp = (uint16_t)(((((sourceclock / 256) * 10) / I2S_InitStruct->I2S_AudioFreq)) + 5);
;;;331        }
;;;332        else
;;;333        {
;;;334          /* MCLK output is disabled */
;;;335          tmp = (uint16_t)(((((sourceclock / (32 * packetlength)) *10 ) / I2S_InitStruct->I2S_AudioFreq)) + 5);
000038  0171              LSLS     r1,r6,#5
00003a  fbb0f0f1          UDIV     r0,r0,r1
00003e  bf00              NOP      
                  |L2.64|
000040  eb000080          ADD      r0,r0,r0,LSL #2
000044  68a1              LDR      r1,[r4,#8]
000046  0040              LSLS     r0,r0,#1
000048  fbb0f0f1          UDIV     r0,r0,r1
00004c  1d40              ADDS     r0,r0,#5
00004e  b280              UXTH     r0,r0
;;;336        }
;;;337        
;;;338        /* Remove the floating point */
;;;339        tmp = tmp / 10;  
000050  210a              MOVS     r1,#0xa
000052  fbb0f0f1          UDIV     r0,r0,r1
;;;340          
;;;341        /* Check the parity of the divider */
;;;342        i2sodd = (uint16_t)(tmp & (uint16_t)0x0001);
000056  f0000101          AND      r1,r0,#1
;;;343       
;;;344        /* Compute the i2sdiv prescaler */
;;;345        i2sdiv = (uint16_t)((tmp - i2sodd) / 2);
00005a  1a40              SUBS     r0,r0,r1
;;;346       
;;;347        /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
;;;348        i2sodd = (uint16_t) (i2sodd << 8);
00005c  f64f72ff          MOV      r2,#0xffff
000060  f3c0004f          UBFX     r0,r0,#1,#16          ;345
000064  ea022101          AND      r1,r2,r1,LSL #8
;;;349      }
;;;350      
;;;351      /* Test if the divider is 1 or 0 or greater than 0xFF */
;;;352      if ((i2sdiv < 2) || (i2sdiv > 0xFF))
000068  1e82              SUBS     r2,r0,#2
00006a  2afe              CMP      r2,#0xfe
00006c  d301              BCC      |L2.114|
;;;353      {
;;;354        /* Set the default values */
;;;355        i2sdiv = 2;
00006e  2002              MOVS     r0,#2
;;;356        i2sodd = 0;
000070  2100              MOVS     r1,#0
                  |L2.114|
;;;357      }
;;;358    
;;;359      /* Write to SPIx I2SPR register the computed value */
;;;360      SPIx->I2SPR = (uint16_t)(i2sdiv | (uint16_t)(i2sodd | (uint16_t)I2S_InitStruct->I2S_MCLKOutput));  
000072  88e2              LDRH     r2,[r4,#6]
000074  4308              ORRS     r0,r0,r1
000076  4302              ORRS     r2,r2,r0
000078  842a              STRH     r2,[r5,#0x20]
;;;361     
;;;362      /* Configure the I2S with the SPI_InitStruct values */
;;;363      tmpreg |= (uint16_t)(I2S_Mode_Select | (uint16_t)(I2S_InitStruct->I2S_Mode | \
00007a  8820              LDRH     r0,[r4,#0]
00007c  8861              LDRH     r1,[r4,#2]
00007e  89a2              LDRH     r2,[r4,#0xc]
000080  4308              ORRS     r0,r0,r1
000082  88a1              LDRH     r1,[r4,#4]
000084  4311              ORRS     r1,r1,r2
000086  4308              ORRS     r0,r0,r1
000088  4338              ORRS     r0,r0,r7
00008a  f4406000          ORR      r0,r0,#0x800
;;;364                      (uint16_t)(I2S_InitStruct->I2S_Standard | (uint16_t)(I2S_InitStruct->I2S_DataFormat | \
;;;365                      (uint16_t)I2S_InitStruct->I2S_CPOL))));
;;;366     
;;;367      /* Write to SPIx I2SCFGR */  
;;;368      SPIx->I2SCFGR = tmpreg;   
00008e  83a8              STRH     r0,[r5,#0x1c]
;;;369    }
000090  b005              ADD      sp,sp,#0x14
000092  bdf0              POP      {r4-r7,pc}
                  |L2.148|
000094  0a00              LSRS     r0,r0,#8              ;330
000096  e7d3              B        |L2.64|
;;;370    
                          ENDP


                          AREA ||i.I2S_StructInit||, CODE, READONLY, ALIGN=1

                  I2S_StructInit PROC
;;;403      */
;;;404    void I2S_StructInit(I2S_InitTypeDef* I2S_InitStruct)
000000  2100              MOVS     r1,#0
;;;405    {
;;;406    /*--------------- Reset I2S init structure parameters values -----------------*/
;;;407      /* Initialize the I2S_Mode member */
;;;408      I2S_InitStruct->I2S_Mode = I2S_Mode_SlaveTx;
000002  8001              STRH     r1,[r0,#0]
;;;409      
;;;410      /* Initialize the I2S_Standard member */
;;;411      I2S_InitStruct->I2S_Standard = I2S_Standard_Phillips;
000004  8041              STRH     r1,[r0,#2]
;;;412      
;;;413      /* Initialize the I2S_DataFormat member */
;;;414      I2S_InitStruct->I2S_DataFormat = I2S_DataFormat_16b;
000006  8081              STRH     r1,[r0,#4]
;;;415      
;;;416      /* Initialize the I2S_MCLKOutput member */
;;;417      I2S_InitStruct->I2S_MCLKOutput = I2S_MCLKOutput_Disable;
000008  80c1              STRH     r1,[r0,#6]
;;;418      
;;;419      /* Initialize the I2S_AudioFreq member */
;;;420      I2S_InitStruct->I2S_AudioFreq = I2S_AudioFreq_Default;
00000a  2202              MOVS     r2,#2
;;;421      
;;;422      /* Initialize the I2S_CPOL member */
;;;423      I2S_InitStruct->I2S_CPOL = I2S_CPOL_Low;
00000c  6082              STR      r2,[r0,#8]
00000e  8181              STRH     r1,[r0,#0xc]
;;;424    }
000010  4770              BX       lr
;;;425    
                          ENDP


                          AREA ||i.SPI_BiDirectionalLineConfig||, CODE, READONLY, ALIGN=1

                  SPI_BiDirectionalLineConfig PROC
;;;737      */
;;;738    void SPI_BiDirectionalLineConfig(SPI_TypeDef* SPIx, uint16_t SPI_Direction)
000000  f5b14f80          CMP      r1,#0x4000
;;;739    {
;;;740      /* Check the parameters */
;;;741      assert_param(IS_SPI_ALL_PERIPH(SPIx));
;;;742      assert_param(IS_SPI_DIRECTION(SPI_Direction));
;;;743      if (SPI_Direction == SPI_Direction_Tx)
;;;744      {
;;;745        /* Set the Tx only mode */
;;;746        SPIx->CR1 |= SPI_Direction_Tx;
;;;747      }
;;;748      else
;;;749      {
;;;750        /* Set the Rx only mode */
;;;751        SPIx->CR1 &= SPI_Direction_Rx;
000004  8801              LDRH     r1,[r0,#0]
000006  d003              BEQ      |L4.16|
000008  f4214180          BIC      r1,r1,#0x4000
                  |L4.12|
00000c  8001              STRH     r1,[r0,#0]            ;746
;;;752      }
;;;753    }
00000e  4770              BX       lr
                  |L4.16|
000010  f4414180          ORR      r1,r1,#0x4000         ;746
000014  e7fa              B        |L4.12|
;;;754    
                          ENDP


                          AREA ||i.SPI_CalculateCRC||, CODE, READONLY, ALIGN=1

                  SPI_CalculateCRC PROC
;;;668      */
;;;669    void SPI_CalculateCRC(SPI_TypeDef* SPIx, FunctionalState NewState)
000000  2900              CMP      r1,#0
;;;670    {
;;;671      /* Check the parameters */
;;;672      assert_param(IS_SPI_ALL_PERIPH(SPIx));
;;;673      assert_param(IS_FUNCTIONAL_STATE(NewState));
;;;674      if (NewState != DISABLE)
;;;675      {
;;;676        /* Enable the selected SPI CRC calculation */
;;;677        SPIx->CR1 |= CR1_CRCEN_Set;
;;;678      }
;;;679      else
;;;680      {
;;;681        /* Disable the selected SPI CRC calculation */
;;;682        SPIx->CR1 &= CR1_CRCEN_Reset;
000002  8801              LDRH     r1,[r0,#0]
000004  d002              BEQ      |L5.12|
000006  f4415100          ORR      r1,r1,#0x2000         ;677
00000a  e001              B        |L5.16|
                  |L5.12|
00000c  f4215100          BIC      r1,r1,#0x2000
                  |L5.16|
000010  8001              STRH     r1,[r0,#0]            ;677
;;;683      }
;;;684    }
000012  4770              BX       lr
;;;685    
                          ENDP


                          AREA ||i.SPI_Cmd||, CODE, READONLY, ALIGN=1

                  SPI_Cmd PROC
;;;432      */
;;;433    void SPI_Cmd(SPI_TypeDef* SPIx, FunctionalState NewState)
000000  2900              CMP      r1,#0
;;;434    {
;;;435      /* Check the parameters */
;;;436      assert_param(IS_SPI_ALL_PERIPH(SPIx));
;;;437      assert_param(IS_FUNCTIONAL_STATE(NewState));
;;;438      if (NewState != DISABLE)
;;;439      {
;;;440        /* Enable the selected SPI peripheral */
;;;441        SPIx->CR1 |= CR1_SPE_Set;
;;;442      }
;;;443      else
;;;444      {
;;;445        /* Disable the selected SPI peripheral */
;;;446        SPIx->CR1 &= CR1_SPE_Reset;
000002  8801              LDRH     r1,[r0,#0]
000004  d002              BEQ      |L6.12|
000006  f0410140          ORR      r1,r1,#0x40           ;441
00000a  e001              B        |L6.16|
                  |L6.12|
00000c  f0210140          BIC      r1,r1,#0x40
                  |L6.16|
000010  8001              STRH     r1,[r0,#0]            ;441
;;;447      }
;;;448    }
000012  4770              BX       lr
;;;449    
                          ENDP


                          AREA ||i.SPI_DataSizeConfig||, CODE, READONLY, ALIGN=1

                  SPI_DataSizeConfig PROC
;;;636      */
;;;637    void SPI_DataSizeConfig(SPI_TypeDef* SPIx, uint16_t SPI_DataSize)
000000  8802              LDRH     r2,[r0,#0]
;;;638    {
;;;639      /* Check the parameters */
;;;640      assert_param(IS_SPI_ALL_PERIPH(SPIx));
;;;641      assert_param(IS_SPI_DATASIZE(SPI_DataSize));
;;;642      /* Clear DFF bit */
;;;643      SPIx->CR1 &= (uint16_t)~SPI_DataSize_16b;
000002  f4226200          BIC      r2,r2,#0x800
000006  8002              STRH     r2,[r0,#0]
;;;644      /* Set new DFF bit value */
;;;645      SPIx->CR1 |= SPI_DataSize;
000008  8802              LDRH     r2,[r0,#0]
00000a  430a              ORRS     r2,r2,r1
00000c  8002              STRH     r2,[r0,#0]
;;;646    }
00000e  4770              BX       lr
;;;647    
                          ENDP


                          AREA ||i.SPI_GetCRC||, CODE, READONLY, ALIGN=1

                  SPI_GetCRC PROC
;;;694      */
;;;695    uint16_t SPI_GetCRC(SPI_TypeDef* SPIx, uint8_t SPI_CRC)
000000  2901              CMP      r1,#1
;;;696    {
000002  d001              BEQ      |L8.8|
;;;697      uint16_t crcreg = 0;
;;;698      /* Check the parameters */
;;;699      assert_param(IS_SPI_ALL_PERIPH(SPIx));
;;;700      assert_param(IS_SPI_CRC(SPI_CRC));
;;;701      if (SPI_CRC != SPI_CRC_Rx)
;;;702      {
;;;703        /* Get the Tx CRC register */
;;;704        crcreg = SPIx->TXCRCR;
000004  8b00              LDRH     r0,[r0,#0x18]
;;;705      }
;;;706      else
;;;707      {
;;;708        /* Get the Rx CRC register */
;;;709        crcreg = SPIx->RXCRCR;
;;;710      }
;;;711      /* Return the selected CRC register */
;;;712      return crcreg;
;;;713    }
000006  4770              BX       lr
                  |L8.8|
000008  8a80              LDRH     r0,[r0,#0x14]         ;709
00000a  4770              BX       lr
;;;714    
                          ENDP


                          AREA ||i.SPI_GetCRCPolynomial||, CODE, READONLY, ALIGN=1

                  SPI_GetCRCPolynomial PROC
;;;719      */
;;;720    uint16_t SPI_GetCRCPolynomial(SPI_TypeDef* SPIx)
000000  8a00              LDRH     r0,[r0,#0x10]
;;;721    {
;;;722      /* Check the parameters */
;;;723      assert_param(IS_SPI_ALL_PERIPH(SPIx));
;;;724      
;;;725      /* Return the CRC polynomial register */
;;;726      return SPIx->CRCPR;
;;;727    }
000002  4770              BX       lr
;;;728    
                          ENDP


                          AREA ||i.SPI_I2S_ClearFlag||, CODE, READONLY, ALIGN=1

                  SPI_I2S_ClearFlag PROC
;;;809      */
;;;810    void SPI_I2S_ClearFlag(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG)
000000  43c9              MVNS     r1,r1
;;;811    {
;;;812      /* Check the parameters */
;;;813      assert_param(IS_SPI_ALL_PERIPH(SPIx));
;;;814      assert_param(IS_SPI_I2S_CLEAR_FLAG(SPI_I2S_FLAG));
;;;815        
;;;816        /* Clear the selected SPI CRC Error (CRCERR) flag */
;;;817        SPIx->SR = (uint16_t)~SPI_I2S_FLAG;
000002  8101              STRH     r1,[r0,#8]
;;;818    }
000004  4770              BX       lr
;;;819    
                          ENDP


                          AREA ||i.SPI_I2S_ClearITPendingBit||, CODE, READONLY, ALIGN=1

                  SPI_I2S_ClearITPendingBit PROC
;;;888      */
;;;889    void SPI_I2S_ClearITPendingBit(SPI_TypeDef* SPIx, uint8_t SPI_I2S_IT)
000000  f001020f          AND      r2,r1,#0xf
;;;890    {
;;;891      uint16_t itpos = 0;
;;;892      /* Check the parameters */
;;;893      assert_param(IS_SPI_ALL_PERIPH(SPIx));
;;;894      assert_param(IS_SPI_I2S_CLEAR_IT(SPI_I2S_IT));
;;;895    
;;;896      /* Get the SPI IT index */
;;;897      itpos = 0x01 << (SPI_I2S_IT & 0x0F);
000004  2101              MOVS     r1,#1
000006  4091              LSLS     r1,r1,r2
;;;898    
;;;899      /* Clear the selected SPI CRC Error (CRCERR) interrupt pending bit */
;;;900      SPIx->SR = (uint16_t)~itpos;
000008  43c9              MVNS     r1,r1
00000a  8101              STRH     r1,[r0,#8]
;;;901    }
00000c  4770              BX       lr
;;;902    /**
                          ENDP


                          AREA ||i.SPI_I2S_DMACmd||, CODE, READONLY, ALIGN=1

                  SPI_I2S_DMACmd PROC
;;;526      */
;;;527    void SPI_I2S_DMACmd(SPI_TypeDef* SPIx, uint16_t SPI_I2S_DMAReq, FunctionalState NewState)
000000  2a00              CMP      r2,#0
;;;528    {
;;;529      /* Check the parameters */
;;;530      assert_param(IS_SPI_ALL_PERIPH(SPIx));
;;;531      assert_param(IS_FUNCTIONAL_STATE(NewState));
;;;532      assert_param(IS_SPI_I2S_DMAREQ(SPI_I2S_DMAReq));
;;;533      if (NewState != DISABLE)
;;;534      {
;;;535        /* Enable the selected SPI/I2S DMA requests */
;;;536        SPIx->CR2 |= SPI_I2S_DMAReq;
;;;537      }
;;;538      else
;;;539      {
;;;540        /* Disable the selected SPI/I2S DMA requests */
;;;541        SPIx->CR2 &= (uint16_t)~SPI_I2S_DMAReq;
000002  8882              LDRH     r2,[r0,#4]
000004  d001              BEQ      |L12.10|
000006  430a              ORRS     r2,r2,r1              ;536
000008  e000              B        |L12.12|
                  |L12.10|
00000a  438a              BICS     r2,r2,r1
                  |L12.12|
00000c  8082              STRH     r2,[r0,#4]            ;536
;;;542      }
;;;543    }
00000e  4770              BX       lr
;;;544    
                          ENDP


                          AREA ||i.SPI_I2S_DeInit||, CODE, READONLY, ALIGN=2

                  SPI_I2S_DeInit PROC
;;;124      */
;;;125    void SPI_I2S_DeInit(SPI_TypeDef* SPIx)
000000  4911              LDR      r1,|L13.72|
;;;126    {
000002  b510              PUSH     {r4,lr}
;;;127      /* Check the parameters */
;;;128      assert_param(IS_SPI_ALL_PERIPH(SPIx));
;;;129    
;;;130      if (SPIx == SPI1)
000004  4288              CMP      r0,r1
000006  d10a              BNE      |L13.30|
;;;131      {
;;;132        /* Enable SPI1 reset state */
;;;133        RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, ENABLE);
000008  1484              ASRS     r4,r0,#18
00000a  2101              MOVS     r1,#1
00000c  4620              MOV      r0,r4
00000e  f7fffffe          BL       RCC_APB2PeriphResetCmd
;;;134        /* Release SPI1 from reset state */
;;;135        RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, DISABLE);
000012  4620              MOV      r0,r4
000014  e8bd4010          POP      {r4,lr}
000018  2100              MOVS     r1,#0
00001a  f7ffbffe          B.W      RCC_APB2PeriphResetCmd
                  |L13.30|
;;;136      }
;;;137      else if (SPIx == SPI2)
00001e  490b              LDR      r1,|L13.76|
000020  4288              CMP      r0,r1
000022  d102              BNE      |L13.42|
;;;138      {
;;;139        /* Enable SPI2 reset state */
;;;140        RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI2, ENABLE);
000024  2101              MOVS     r1,#1
000026  1404              ASRS     r4,r0,#16
;;;141        /* Release SPI2 from reset state */
;;;142        RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI2, DISABLE);
000028  e004              B        |L13.52|
                  |L13.42|
;;;143      }
;;;144      else
;;;145      {
;;;146        if (SPIx == SPI3)
00002a  4909              LDR      r1,|L13.80|
00002c  4288              CMP      r0,r1
00002e  d10a              BNE      |L13.70|
;;;147        {
;;;148          /* Enable SPI3 reset state */
;;;149          RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, ENABLE);
000030  2101              MOVS     r1,#1
000032  13c4              ASRS     r4,r0,#15
                  |L13.52|
000034  4620              MOV      r0,r4
000036  f7fffffe          BL       RCC_APB1PeriphResetCmd
;;;150          /* Release SPI3 from reset state */
;;;151          RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, DISABLE);
00003a  4620              MOV      r0,r4
00003c  e8bd4010          POP      {r4,lr}
000040  2100              MOVS     r1,#0
000042  f7ffbffe          B.W      RCC_APB1PeriphResetCmd
                  |L13.70|
;;;152        }
;;;153      }
;;;154    }
000046  bd10              POP      {r4,pc}
;;;155    
                          ENDP

                  |L13.72|
                          DCD      0x40013000
                  |L13.76|
                          DCD      0x40003800
                  |L13.80|
                          DCD      0x40003c00

                          AREA ||i.SPI_I2S_GetFlagStatus||, CODE, READONLY, ALIGN=1

                  SPI_I2S_GetFlagStatus PROC
;;;771      */
;;;772    FlagStatus SPI_I2S_GetFlagStatus(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG)
000000  4602              MOV      r2,r0
;;;773    {
;;;774      FlagStatus bitstatus = RESET;
000002  2000              MOVS     r0,#0
;;;775      /* Check the parameters */
;;;776      assert_param(IS_SPI_ALL_PERIPH(SPIx));
;;;777      assert_param(IS_SPI_I2S_GET_FLAG(SPI_I2S_FLAG));
;;;778      /* Check the status of the specified SPI/I2S flag */
;;;779      if ((SPIx->SR & SPI_I2S_FLAG) != (uint16_t)RESET)
000004  8912              LDRH     r2,[r2,#8]
000006  420a              TST      r2,r1
000008  d000              BEQ      |L14.12|
;;;780      {
;;;781        /* SPI_I2S_FLAG is set */
;;;782        bitstatus = SET;
00000a  2001              MOVS     r0,#1
                  |L14.12|
;;;783      }
;;;784      else
;;;785      {
;;;786        /* SPI_I2S_FLAG is reset */
;;;787        bitstatus = RESET;
;;;788      }
;;;789      /* Return the SPI_I2S_FLAG status */
;;;790      return  bitstatus;
;;;791    }
00000c  4770              BX       lr
;;;792    
                          ENDP


                          AREA ||i.SPI_I2S_GetITStatus||, CODE, READONLY, ALIGN=1

                  SPI_I2S_GetITStatus PROC
;;;834      */
;;;835    ITStatus SPI_I2S_GetITStatus(SPI_TypeDef* SPIx, uint8_t SPI_I2S_IT)
000000  b510              PUSH     {r4,lr}
;;;836    {
;;;837      ITStatus bitstatus = RESET;
;;;838      uint16_t itpos = 0, itmask = 0, enablestatus = 0;
;;;839    
;;;840      /* Check the parameters */
;;;841      assert_param(IS_SPI_ALL_PERIPH(SPIx));
;;;842      assert_param(IS_SPI_I2S_GET_IT(SPI_I2S_IT));
;;;843    
;;;844      /* Get the SPI/I2S IT index */
;;;845      itpos = 0x01 << (SPI_I2S_IT & 0x0F);
000002  f001040f          AND      r4,r1,#0xf
000006  2201              MOVS     r2,#1
000008  4603              MOV      r3,r0                 ;836
00000a  fa02f404          LSL      r4,r2,r4
00000e  2000              MOVS     r0,#0                 ;837
;;;846    
;;;847      /* Get the SPI/I2S IT mask */
;;;848      itmask = SPI_I2S_IT >> 4;
000010  0909              LSRS     r1,r1,#4
;;;849    
;;;850      /* Set the IT mask */
;;;851      itmask = 0x01 << itmask;
000012  408a              LSLS     r2,r2,r1
000014  b291              UXTH     r1,r2
;;;852    
;;;853      /* Get the SPI_I2S_IT enable bit status */
;;;854      enablestatus = (SPIx->CR2 & itmask) ;
000016  889a              LDRH     r2,[r3,#4]
000018  b2a4              UXTH     r4,r4                 ;845
00001a  400a              ANDS     r2,r2,r1
;;;855    
;;;856      /* Check the status of the specified SPI/I2S interrupt */
;;;857      if (((SPIx->SR & itpos) != (uint16_t)RESET) && enablestatus)
00001c  8919              LDRH     r1,[r3,#8]
00001e  4221              TST      r1,r4
000020  d002              BEQ      |L15.40|
000022  2a00              CMP      r2,#0
000024  d000              BEQ      |L15.40|
;;;858      {
;;;859        /* SPI_I2S_IT is set */
;;;860        bitstatus = SET;
000026  2001              MOVS     r0,#1
                  |L15.40|
;;;861      }
;;;862      else
;;;863      {
;;;864        /* SPI_I2S_IT is reset */
;;;865        bitstatus = RESET;
;;;866      }
;;;867      /* Return the SPI_I2S_IT status */
;;;868      return bitstatus;
;;;869    }
000028  bd10              POP      {r4,pc}
;;;870    
                          ENDP


                          AREA ||i.SPI_I2S_ITConfig||, CODE, READONLY, ALIGN=1

                  SPI_I2S_ITConfig PROC
;;;487      */
;;;488    void SPI_I2S_ITConfig(SPI_TypeDef* SPIx, uint8_t SPI_I2S_IT, FunctionalState NewState)
000000  0909              LSRS     r1,r1,#4
;;;489    {
;;;490      uint16_t itpos = 0, itmask = 0 ;
;;;491      /* Check the parameters */
;;;492      assert_param(IS_SPI_ALL_PERIPH(SPIx));
;;;493      assert_param(IS_FUNCTIONAL_STATE(NewState));
;;;494      assert_param(IS_SPI_I2S_CONFIG_IT(SPI_I2S_IT));
;;;495    
;;;496      /* Get the SPI/I2S IT index */
;;;497      itpos = SPI_I2S_IT >> 4;
;;;498    
;;;499      /* Set the IT mask */
;;;500      itmask = (uint16_t)1 << (uint16_t)itpos;
000002  2301              MOVS     r3,#1
000004  408b              LSLS     r3,r3,r1
;;;501    
;;;502      if (NewState != DISABLE)
000006  2a00              CMP      r2,#0
;;;503      {
;;;504        /* Enable the selected SPI/I2S interrupt */
;;;505        SPIx->CR2 |= itmask;
;;;506      }
;;;507      else
;;;508      {
;;;509        /* Disable the selected SPI/I2S interrupt */
;;;510        SPIx->CR2 &= (uint16_t)~itmask;
000008  8882              LDRH     r2,[r0,#4]
00000a  b299              UXTH     r1,r3                 ;500
00000c  d001              BEQ      |L16.18|
00000e  430a              ORRS     r2,r2,r1              ;505
000010  e000              B        |L16.20|
                  |L16.18|
000012  438a              BICS     r2,r2,r1
                  |L16.20|
000014  8082              STRH     r2,[r0,#4]            ;505
;;;511      }
;;;512    }
000016  4770              BX       lr
;;;513    
                          ENDP


                          AREA ||i.SPI_I2S_ReceiveData||, CODE, READONLY, ALIGN=1

                  SPI_I2S_ReceiveData PROC
;;;568      */
;;;569    uint16_t SPI_I2S_ReceiveData(SPI_TypeDef* SPIx)
000000  8980              LDRH     r0,[r0,#0xc]
;;;570    {
;;;571      /* Check the parameters */
;;;572      assert_param(IS_SPI_ALL_PERIPH(SPIx));
;;;573      
;;;574      /* Return the data in the DR register */
;;;575      return SPIx->DR;
;;;576    }
000002  4770              BX       lr
;;;577    
                          ENDP


                          AREA ||i.SPI_I2S_SendData||, CODE, READONLY, ALIGN=1

                  SPI_I2S_SendData PROC
;;;552      */
;;;553    void SPI_I2S_SendData(SPI_TypeDef* SPIx, uint16_t Data)
000000  8181              STRH     r1,[r0,#0xc]
;;;554    {
;;;555      /* Check the parameters */
;;;556      assert_param(IS_SPI_ALL_PERIPH(SPIx));
;;;557      
;;;558      /* Write in the DR register the data to be sent */
;;;559      SPIx->DR = Data;
;;;560    }
000002  4770              BX       lr
;;;561    
                          ENDP


                          AREA ||i.SPI_Init||, CODE, READONLY, ALIGN=1

                  SPI_Init PROC
;;;163      */
;;;164    void SPI_Init(SPI_TypeDef* SPIx, SPI_InitTypeDef* SPI_InitStruct)
000000  b530              PUSH     {r4,r5,lr}
;;;165    {
;;;166      uint16_t tmpreg = 0;
;;;167      
;;;168      /* check the parameters */
;;;169      assert_param(IS_SPI_ALL_PERIPH(SPIx));   
;;;170      
;;;171      /* Check the SPI parameters */
;;;172      assert_param(IS_SPI_DIRECTION_MODE(SPI_InitStruct->SPI_Direction));
;;;173      assert_param(IS_SPI_MODE(SPI_InitStruct->SPI_Mode));
;;;174      assert_param(IS_SPI_DATASIZE(SPI_InitStruct->SPI_DataSize));
;;;175      assert_param(IS_SPI_CPOL(SPI_InitStruct->SPI_CPOL));
;;;176      assert_param(IS_SPI_CPHA(SPI_InitStruct->SPI_CPHA));
;;;177      assert_param(IS_SPI_NSS(SPI_InitStruct->SPI_NSS));
;;;178      assert_param(IS_SPI_BAUDRATE_PRESCALER(SPI_InitStruct->SPI_BaudRatePrescaler));
;;;179      assert_param(IS_SPI_FIRST_BIT(SPI_InitStruct->SPI_FirstBit));
;;;180      assert_param(IS_SPI_CRC_POLYNOMIAL(SPI_InitStruct->SPI_CRCPolynomial));
;;;181    
;;;182    /*---------------------------- SPIx CR1 Configuration ------------------------*/
;;;183      /* Get the SPIx CR1 value */
;;;184      tmpreg = SPIx->CR1;
000002  8802              LDRH     r2,[r0,#0]
;;;185      /* Clear BIDIMode, BIDIOE, RxONLY, SSM, SSI, LSBFirst, BR, MSTR, CPOL and CPHA bits */
;;;186      tmpreg &= CR1_CLEAR_Mask;
;;;187      /* Configure SPIx: direction, NSS management, first transmitted bit, BaudRate prescaler
;;;188         master/salve mode, CPOL and CPHA */
;;;189      /* Set BIDImode, BIDIOE and RxONLY bits according to SPI_Direction value */
;;;190      /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
;;;191      /* Set LSBFirst bit according to SPI_FirstBit value */
;;;192      /* Set BR bits according to SPI_BaudRatePrescaler value */
;;;193      /* Set CPOL bit according to SPI_CPOL value */
;;;194      /* Set CPHA bit according to SPI_CPHA value */
;;;195      tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
000004  884c              LDRH     r4,[r1,#2]
000006  f4025341          AND      r3,r2,#0x3040         ;186
00000a  880a              LDRH     r2,[r1,#0]
00000c  88cd              LDRH     r5,[r1,#6]
00000e  4322              ORRS     r2,r2,r4
000010  888c              LDRH     r4,[r1,#4]
000012  432c              ORRS     r4,r4,r5
000014  4322              ORRS     r2,r2,r4
000016  890c              LDRH     r4,[r1,#8]
000018  4322              ORRS     r2,r2,r4
00001a  894c              LDRH     r4,[r1,#0xa]
00001c  4322              ORRS     r2,r2,r4
00001e  898c              LDRH     r4,[r1,#0xc]
000020  4322              ORRS     r2,r2,r4
000022  89cc              LDRH     r4,[r1,#0xe]
000024  4322              ORRS     r2,r2,r4
000026  431a              ORRS     r2,r2,r3
;;;196                      SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
;;;197                      SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
;;;198                      SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
;;;199      /* Write to SPIx CR1 */
;;;200      SPIx->CR1 = tmpreg;
000028  8002              STRH     r2,[r0,#0]
;;;201      
;;;202      /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
;;;203      SPIx->I2SCFGR &= SPI_Mode_Select;		
00002a  8b82              LDRH     r2,[r0,#0x1c]
00002c  f4226200          BIC      r2,r2,#0x800
000030  8382              STRH     r2,[r0,#0x1c]
;;;204    
;;;205    /*---------------------------- SPIx CRCPOLY Configuration --------------------*/
;;;206      /* Write to SPIx CRCPOLY */
;;;207      SPIx->CRCPR = SPI_InitStruct->SPI_CRCPolynomial;
000032  8a09              LDRH     r1,[r1,#0x10]
000034  8201              STRH     r1,[r0,#0x10]
;;;208    }
000036  bd30              POP      {r4,r5,pc}
;;;209    
                          ENDP


                          AREA ||i.SPI_NSSInternalSoftwareConfig||, CODE, READONLY, ALIGN=1

                  SPI_NSSInternalSoftwareConfig PROC
;;;586      */
;;;587    void SPI_NSSInternalSoftwareConfig(SPI_TypeDef* SPIx, uint16_t SPI_NSSInternalSoft)
000000  f5a1427e          SUB      r2,r1,#0xfe00
;;;588    {
;;;589      /* Check the parameters */
;;;590      assert_param(IS_SPI_ALL_PERIPH(SPIx));
;;;591      assert_param(IS_SPI_NSS_INTERNAL(SPI_NSSInternalSoft));
;;;592      if (SPI_NSSInternalSoft != SPI_NSSInternalSoft_Reset)
;;;593      {
;;;594        /* Set NSS pin internally by software */
;;;595        SPIx->CR1 |= SPI_NSSInternalSoft_Set;
;;;596      }
;;;597      else
;;;598      {
;;;599        /* Reset NSS pin internally by software */
;;;600        SPIx->CR1 &= SPI_NSSInternalSoft_Reset;
000004  8801              LDRH     r1,[r0,#0]
000006  3aff              SUBS     r2,r2,#0xff           ;592
000008  d002              BEQ      |L20.16|
00000a  f4417180          ORR      r1,r1,#0x100          ;595
00000e  e001              B        |L20.20|
                  |L20.16|
000010  f4217180          BIC      r1,r1,#0x100
                  |L20.20|
000014  8001              STRH     r1,[r0,#0]            ;595
;;;601      }
;;;602    }
000016  4770              BX       lr
;;;603    
                          ENDP


                          AREA ||i.SPI_SSOutputCmd||, CODE, READONLY, ALIGN=1

                  SPI_SSOutputCmd PROC
;;;610      */
;;;611    void SPI_SSOutputCmd(SPI_TypeDef* SPIx, FunctionalState NewState)
000000  2900              CMP      r1,#0
;;;612    {
;;;613      /* Check the parameters */
;;;614      assert_param(IS_SPI_ALL_PERIPH(SPIx));
;;;615      assert_param(IS_FUNCTIONAL_STATE(NewState));
;;;616      if (NewState != DISABLE)
;;;617      {
;;;618        /* Enable the selected SPI SS output */
;;;619        SPIx->CR2 |= CR2_SSOE_Set;
;;;620      }
;;;621      else
;;;622      {
;;;623        /* Disable the selected SPI SS output */
;;;624        SPIx->CR2 &= CR2_SSOE_Reset;
000002  8881              LDRH     r1,[r0,#4]
000004  d002              BEQ      |L21.12|
000006  f0410104          ORR      r1,r1,#4              ;619
00000a  e001              B        |L21.16|
                  |L21.12|
00000c  f0210104          BIC      r1,r1,#4
                  |L21.16|
000010  8081              STRH     r1,[r0,#4]            ;619
;;;625      }
;;;626    }
000012  4770              BX       lr
;;;627    
                          ENDP


                          AREA ||i.SPI_StructInit||, CODE, READONLY, ALIGN=1

                  SPI_StructInit PROC
;;;375      */
;;;376    void SPI_StructInit(SPI_InitTypeDef* SPI_InitStruct)
000000  2100              MOVS     r1,#0
;;;377    {
;;;378    /*--------------- Reset SPI init structure parameters values -----------------*/
;;;379      /* Initialize the SPI_Direction member */
;;;380      SPI_InitStruct->SPI_Direction = SPI_Direction_2Lines_FullDuplex;
000002  8001              STRH     r1,[r0,#0]
;;;381      /* initialize the SPI_Mode member */
;;;382      SPI_InitStruct->SPI_Mode = SPI_Mode_Slave;
000004  8041              STRH     r1,[r0,#2]
;;;383      /* initialize the SPI_DataSize member */
;;;384      SPI_InitStruct->SPI_DataSize = SPI_DataSize_8b;
000006  8081              STRH     r1,[r0,#4]
;;;385      /* Initialize the SPI_CPOL member */
;;;386      SPI_InitStruct->SPI_CPOL = SPI_CPOL_Low;
000008  80c1              STRH     r1,[r0,#6]
;;;387      /* Initialize the SPI_CPHA member */
;;;388      SPI_InitStruct->SPI_CPHA = SPI_CPHA_1Edge;
00000a  8101              STRH     r1,[r0,#8]
;;;389      /* Initialize the SPI_NSS member */
;;;390      SPI_InitStruct->SPI_NSS = SPI_NSS_Hard;
00000c  8141              STRH     r1,[r0,#0xa]
;;;391      /* Initialize the SPI_BaudRatePrescaler member */
;;;392      SPI_InitStruct->SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_2;
00000e  8181              STRH     r1,[r0,#0xc]
;;;393      /* Initialize the SPI_FirstBit member */
;;;394      SPI_InitStruct->SPI_FirstBit = SPI_FirstBit_MSB;
000010  81c1              STRH     r1,[r0,#0xe]
;;;395      /* Initialize the SPI_CRCPolynomial member */
;;;396      SPI_InitStruct->SPI_CRCPolynomial = 7;
000012  2107              MOVS     r1,#7
000014  8201              STRH     r1,[r0,#0x10]
;;;397    }
000016  4770              BX       lr
;;;398    
                          ENDP


                          AREA ||i.SPI_TransmitCRC||, CODE, READONLY, ALIGN=1

                  SPI_TransmitCRC PROC
;;;652      */
;;;653    void SPI_TransmitCRC(SPI_TypeDef* SPIx)
000000  8801              LDRH     r1,[r0,#0]
;;;654    {
;;;655      /* Check the parameters */
;;;656      assert_param(IS_SPI_ALL_PERIPH(SPIx));
;;;657      
;;;658      /* Enable the selected SPI CRC transmission */
;;;659      SPIx->CR1 |= CR1_CRCNext_Set;
000002  f4415180          ORR      r1,r1,#0x1000
000006  8001              STRH     r1,[r0,#0]
;;;660    }
000008  4770              BX       lr
;;;661    
                          ENDP


;*** Start embedded assembler ***

#line 1 "..\\..\\..\\Libraries\\STM32F10x_StdPeriph_Driver\\src\\stm32f10x_spi.c"
	AREA ||.rev16_text||, CODE, READONLY
	THUMB
	EXPORT |__asm___15_stm32f10x_spi_c_2b928927____REV16|
#line 129 "D:\\Keil5\\ARM\\PACK\\ARM\\CMSIS\\3.20.4\\CMSIS\\Include\\core_cmInstr.h"
|__asm___15_stm32f10x_spi_c_2b928927____REV16| PROC
#line 130

 rev16 r0, r0
 bx lr
	ENDP
	AREA ||.revsh_text||, CODE, READONLY
	THUMB
	EXPORT |__asm___15_stm32f10x_spi_c_2b928927____REVSH|
#line 144
|__asm___15_stm32f10x_spi_c_2b928927____REVSH| PROC
#line 145

 revsh r0, r0
 bx lr
	ENDP

;*** End   embedded assembler ***
