// Seed: 1379489084
module module_0 ();
  wire id_2;
  wire id_3;
  wire id_4;
  wire id_5, id_6;
endmodule
module module_1 ();
  assign id_1 = -1 - 1;
  bit id_2 = 1;
  reg id_3, id_4;
  initial id_2 <= id_3;
  assign id_3 = id_3;
  module_0 modCall_1 ();
  assign id_2 = 1;
  id_5[1] (
      1
  );
endmodule
module module_2 (
    input wor id_0,
    input uwire id_1,
    output uwire id_2,
    output wire id_3,
    output wire id_4,
    id_8,
    input supply1 id_5,
    input wor void id_6
);
  parameter id_9 = 1;
  module_0 modCall_1 ();
  wire id_10;
endmodule : SymbolIdentifier
