0.6
2018.3
Dec  6 2018
23:39:36
/home/emresevilgen/Google-Drive/Lessons/University/4th Semester/CS 224/Labs/Lab4/SystemVerilog/Lab04Verilog/Lab04Verilog.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
/home/emresevilgen/Google-Drive/Lessons/University/4th Semester/CS 224/Labs/Lab4/SystemVerilog/Lab04Verilog/Lab04Verilog.srcs/sim_1/new/testbench.sv,1554286072,systemVerilog,,,,testbench,,,,,,,,
/home/emresevilgen/Google-Drive/Lessons/University/4th Semester/CS 224/Labs/Lab4/SystemVerilog/Lab04Verilog/Lab04Verilog.srcs/sources_1/new/Complete_MIPS_model.sv,1554293609,systemVerilog,,/home/emresevilgen/Google-Drive/Lessons/University/4th Semester/CS 224/Labs/Lab4/SystemVerilog/Lab04Verilog/Lab04Verilog.srcs/sources_1/new/display_controller.sv,,adder;alu;aludec;controller;datapath;dmem;flopr;imem;maindec;mips;mux2;regfile;signext;sl2;top,,,,,,,,
/home/emresevilgen/Google-Drive/Lessons/University/4th Semester/CS 224/Labs/Lab4/SystemVerilog/Lab04Verilog/Lab04Verilog.srcs/sources_1/new/display_controller.sv,1554288376,systemVerilog,,/home/emresevilgen/Google-Drive/Lessons/University/4th Semester/CS 224/Labs/Lab4/SystemVerilog/Lab04Verilog/Lab04Verilog.srcs/sources_1/new/pulse_controller.sv,,display_controller,,,,,,,,
/home/emresevilgen/Google-Drive/Lessons/University/4th Semester/CS 224/Labs/Lab4/SystemVerilog/Lab04Verilog/Lab04Verilog.srcs/sources_1/new/pulse_controller.sv,1554276096,systemVerilog,,/home/emresevilgen/Google-Drive/Lessons/University/4th Semester/CS 224/Labs/Lab4/SystemVerilog/Lab04Verilog/Lab04Verilog.srcs/sim_1/new/testbench.sv,,pulse_controller,,,,,,,,
