Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Dec 13 14:38:18 2023
| Host         : DESKTOP-NE7H09B running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file nexys_PIC_timing_summary_routed.rpt -rpx nexys_PIC_timing_summary_routed.rpx -warn_on_violation
| Design       : nexys_PIC
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 692 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     36.482        0.000                      0                 1386        0.050        0.000                      0                 1386        3.000        0.000                       0                   698  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
CLK100MHZ               {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 25.000}     50.000          20.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 25.000}     50.000          20.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         36.482        0.000                      0                 1386        0.153        0.000                      0                 1386       23.750        0.000                       0                   694  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       36.485        0.000                      0                 1386        0.153        0.000                      0                 1386       23.750        0.000                       0                   694  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         36.482        0.000                      0                 1386        0.050        0.000                      0                 1386  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       36.482        0.000                      0                 1386        0.050        0.000                      0                 1386  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       36.482ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       23.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.482ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/UUT1/contents_ram_reg[41][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.159ns  (logic 1.926ns (14.637%)  route 11.233ns (85.363%))
  Logic Levels:           9  (LUT2=2 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 48.490 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         1.722    -0.818    UUT/DMA_PHY/clk_out1
    SLICE_X6Y89          FDCE                                         r  UUT/DMA_PHY/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDCE (Prop_fdce_C_Q)         0.518    -0.300 r  UUT/DMA_PHY/FSM_sequential_current_state_reg[1]/Q
                         net (fo=40, routed)          1.668     1.369    UUT/DMA_PHY/current_state[1]
    SLICE_X8Y92          LUT6 (Prop_lut6_I4_O)        0.124     1.493 f  UUT/DMA_PHY/contents_ram[16][7]_i_10/O
                         net (fo=1, routed)           0.286     1.779    UUT/DMA_PHY/contents_ram[16][7]_i_10_n_0
    SLICE_X8Y92          LUT6 (Prop_lut6_I0_O)        0.124     1.903 r  UUT/DMA_PHY/contents_ram[16][7]_i_6/O
                         net (fo=178, routed)         3.070     4.973    UUT/RAM_PHY/UUT1/FSM_sequential_current_state_reg[3]_0
    SLICE_X6Y99          LUT6 (Prop_lut6_I2_O)        0.124     5.097 r  UUT/RAM_PHY/UUT1/i_data_out[2]_i_22/O
                         net (fo=1, routed)           0.000     5.097    UUT/RAM_PHY/UUT1/i_data_out[2]_i_22_n_0
    SLICE_X6Y99          MUXF7 (Prop_muxf7_I1_O)      0.247     5.344 r  UUT/RAM_PHY/UUT1/i_data_out_reg[2]_i_13/O
                         net (fo=1, routed)           0.000     5.344    UUT/RAM_PHY/UUT1/i_data_out_reg[2]_i_13_n_0
    SLICE_X6Y99          MUXF8 (Prop_muxf8_I0_O)      0.098     5.442 r  UUT/RAM_PHY/UUT1/i_data_out_reg[2]_i_9/O
                         net (fo=1, routed)           0.833     6.275    UUT/RAM_PHY/UUT1/i_data_out_reg[2]_i_9_n_0
    SLICE_X6Y95          LUT6 (Prop_lut6_I0_O)        0.319     6.594 r  UUT/RAM_PHY/UUT1/i_data_out[2]_i_7/O
                         net (fo=1, routed)           0.963     7.557    UUT/DMA_PHY/contents_ram[63]_49[2]
    SLICE_X4Y92          LUT6 (Prop_lut6_I2_O)        0.124     7.681 r  UUT/DMA_PHY/i_data_out[2]_i_4/O
                         net (fo=1, routed)           0.500     8.181    UUT/DMA_PHY/i_data_out[2]_i_4_n_0
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.124     8.305 r  UUT/DMA_PHY/i_data_out[2]_i_2/O
                         net (fo=1, routed)           0.444     8.749    UUT/DMA_PHY/i_data_out[2]_i_2_n_0
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.124     8.873 r  UUT/DMA_PHY/i_data_out[2]_i_1/O
                         net (fo=69, routed)          3.468    12.341    UUT/RAM_PHY/UUT1/D[2]
    SLICE_X10Y105        FDCE                                         r  UUT/RAM_PHY/UUT1/contents_ram_reg[41][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         1.511    48.490    UUT/RAM_PHY/UUT1/clk_out1
    SLICE_X10Y105        FDCE                                         r  UUT/RAM_PHY/UUT1/contents_ram_reg[41][2]/C
                         clock pessimism              0.480    48.971    
                         clock uncertainty           -0.103    48.868    
    SLICE_X10Y105        FDCE (Setup_fdce_C_D)       -0.045    48.823    UUT/RAM_PHY/UUT1/contents_ram_reg[41][2]
  -------------------------------------------------------------------
                         required time                         48.823    
                         arrival time                         -12.341    
  -------------------------------------------------------------------
                         slack                                 36.482    

Slack (MET) :             36.604ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/UUT1/contents_ram_reg[60][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.114ns  (logic 1.926ns (14.687%)  route 11.188ns (85.313%))
  Logic Levels:           9  (LUT2=2 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 48.567 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         1.722    -0.818    UUT/DMA_PHY/clk_out1
    SLICE_X6Y89          FDCE                                         r  UUT/DMA_PHY/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDCE (Prop_fdce_C_Q)         0.518    -0.300 r  UUT/DMA_PHY/FSM_sequential_current_state_reg[1]/Q
                         net (fo=40, routed)          1.668     1.369    UUT/DMA_PHY/current_state[1]
    SLICE_X8Y92          LUT6 (Prop_lut6_I4_O)        0.124     1.493 f  UUT/DMA_PHY/contents_ram[16][7]_i_10/O
                         net (fo=1, routed)           0.286     1.779    UUT/DMA_PHY/contents_ram[16][7]_i_10_n_0
    SLICE_X8Y92          LUT6 (Prop_lut6_I0_O)        0.124     1.903 r  UUT/DMA_PHY/contents_ram[16][7]_i_6/O
                         net (fo=178, routed)         3.070     4.973    UUT/RAM_PHY/UUT1/FSM_sequential_current_state_reg[3]_0
    SLICE_X6Y99          LUT6 (Prop_lut6_I2_O)        0.124     5.097 r  UUT/RAM_PHY/UUT1/i_data_out[2]_i_22/O
                         net (fo=1, routed)           0.000     5.097    UUT/RAM_PHY/UUT1/i_data_out[2]_i_22_n_0
    SLICE_X6Y99          MUXF7 (Prop_muxf7_I1_O)      0.247     5.344 r  UUT/RAM_PHY/UUT1/i_data_out_reg[2]_i_13/O
                         net (fo=1, routed)           0.000     5.344    UUT/RAM_PHY/UUT1/i_data_out_reg[2]_i_13_n_0
    SLICE_X6Y99          MUXF8 (Prop_muxf8_I0_O)      0.098     5.442 r  UUT/RAM_PHY/UUT1/i_data_out_reg[2]_i_9/O
                         net (fo=1, routed)           0.833     6.275    UUT/RAM_PHY/UUT1/i_data_out_reg[2]_i_9_n_0
    SLICE_X6Y95          LUT6 (Prop_lut6_I0_O)        0.319     6.594 r  UUT/RAM_PHY/UUT1/i_data_out[2]_i_7/O
                         net (fo=1, routed)           0.963     7.557    UUT/DMA_PHY/contents_ram[63]_49[2]
    SLICE_X4Y92          LUT6 (Prop_lut6_I2_O)        0.124     7.681 r  UUT/DMA_PHY/i_data_out[2]_i_4/O
                         net (fo=1, routed)           0.500     8.181    UUT/DMA_PHY/i_data_out[2]_i_4_n_0
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.124     8.305 r  UUT/DMA_PHY/i_data_out[2]_i_2/O
                         net (fo=1, routed)           0.444     8.749    UUT/DMA_PHY/i_data_out[2]_i_2_n_0
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.124     8.873 r  UUT/DMA_PHY/i_data_out[2]_i_1/O
                         net (fo=69, routed)          3.423    12.296    UUT/RAM_PHY/UUT1/D[2]
    SLICE_X6Y101         FDCE                                         r  UUT/RAM_PHY/UUT1/contents_ram_reg[60][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         1.588    48.567    UUT/RAM_PHY/UUT1/clk_out1
    SLICE_X6Y101         FDCE                                         r  UUT/RAM_PHY/UUT1/contents_ram_reg[60][2]/C
                         clock pessimism              0.480    49.048    
                         clock uncertainty           -0.103    48.945    
    SLICE_X6Y101         FDCE (Setup_fdce_C_D)       -0.045    48.900    UUT/RAM_PHY/UUT1/contents_ram_reg[60][2]
  -------------------------------------------------------------------
                         required time                         48.900    
                         arrival time                         -12.296    
  -------------------------------------------------------------------
                         slack                                 36.604    

Slack (MET) :             36.729ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/UUT1/contents_ram_reg[35][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.864ns  (logic 1.926ns (14.972%)  route 10.938ns (85.028%))
  Logic Levels:           9  (LUT2=2 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 48.490 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         1.722    -0.818    UUT/DMA_PHY/clk_out1
    SLICE_X6Y89          FDCE                                         r  UUT/DMA_PHY/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDCE (Prop_fdce_C_Q)         0.518    -0.300 r  UUT/DMA_PHY/FSM_sequential_current_state_reg[1]/Q
                         net (fo=40, routed)          1.668     1.369    UUT/DMA_PHY/current_state[1]
    SLICE_X8Y92          LUT6 (Prop_lut6_I4_O)        0.124     1.493 f  UUT/DMA_PHY/contents_ram[16][7]_i_10/O
                         net (fo=1, routed)           0.286     1.779    UUT/DMA_PHY/contents_ram[16][7]_i_10_n_0
    SLICE_X8Y92          LUT6 (Prop_lut6_I0_O)        0.124     1.903 r  UUT/DMA_PHY/contents_ram[16][7]_i_6/O
                         net (fo=178, routed)         3.070     4.973    UUT/RAM_PHY/UUT1/FSM_sequential_current_state_reg[3]_0
    SLICE_X6Y99          LUT6 (Prop_lut6_I2_O)        0.124     5.097 r  UUT/RAM_PHY/UUT1/i_data_out[2]_i_22/O
                         net (fo=1, routed)           0.000     5.097    UUT/RAM_PHY/UUT1/i_data_out[2]_i_22_n_0
    SLICE_X6Y99          MUXF7 (Prop_muxf7_I1_O)      0.247     5.344 r  UUT/RAM_PHY/UUT1/i_data_out_reg[2]_i_13/O
                         net (fo=1, routed)           0.000     5.344    UUT/RAM_PHY/UUT1/i_data_out_reg[2]_i_13_n_0
    SLICE_X6Y99          MUXF8 (Prop_muxf8_I0_O)      0.098     5.442 r  UUT/RAM_PHY/UUT1/i_data_out_reg[2]_i_9/O
                         net (fo=1, routed)           0.833     6.275    UUT/RAM_PHY/UUT1/i_data_out_reg[2]_i_9_n_0
    SLICE_X6Y95          LUT6 (Prop_lut6_I0_O)        0.319     6.594 r  UUT/RAM_PHY/UUT1/i_data_out[2]_i_7/O
                         net (fo=1, routed)           0.963     7.557    UUT/DMA_PHY/contents_ram[63]_49[2]
    SLICE_X4Y92          LUT6 (Prop_lut6_I2_O)        0.124     7.681 r  UUT/DMA_PHY/i_data_out[2]_i_4/O
                         net (fo=1, routed)           0.500     8.181    UUT/DMA_PHY/i_data_out[2]_i_4_n_0
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.124     8.305 r  UUT/DMA_PHY/i_data_out[2]_i_2/O
                         net (fo=1, routed)           0.444     8.749    UUT/DMA_PHY/i_data_out[2]_i_2_n_0
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.124     8.873 r  UUT/DMA_PHY/i_data_out[2]_i_1/O
                         net (fo=69, routed)          3.173    12.046    UUT/RAM_PHY/UUT1/D[2]
    SLICE_X11Y104        FDCE                                         r  UUT/RAM_PHY/UUT1/contents_ram_reg[35][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         1.511    48.490    UUT/RAM_PHY/UUT1/clk_out1
    SLICE_X11Y104        FDCE                                         r  UUT/RAM_PHY/UUT1/contents_ram_reg[35][2]/C
                         clock pessimism              0.480    48.971    
                         clock uncertainty           -0.103    48.868    
    SLICE_X11Y104        FDCE (Setup_fdce_C_D)       -0.093    48.775    UUT/RAM_PHY/UUT1/contents_ram_reg[35][2]
  -------------------------------------------------------------------
                         required time                         48.775    
                         arrival time                         -12.046    
  -------------------------------------------------------------------
                         slack                                 36.729    

Slack (MET) :             36.883ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/UUT1/contents_ram_reg[58][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.834ns  (logic 1.926ns (15.007%)  route 10.908ns (84.993%))
  Logic Levels:           9  (LUT2=2 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 48.567 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         1.722    -0.818    UUT/DMA_PHY/clk_out1
    SLICE_X6Y89          FDCE                                         r  UUT/DMA_PHY/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDCE (Prop_fdce_C_Q)         0.518    -0.300 r  UUT/DMA_PHY/FSM_sequential_current_state_reg[1]/Q
                         net (fo=40, routed)          1.668     1.369    UUT/DMA_PHY/current_state[1]
    SLICE_X8Y92          LUT6 (Prop_lut6_I4_O)        0.124     1.493 f  UUT/DMA_PHY/contents_ram[16][7]_i_10/O
                         net (fo=1, routed)           0.286     1.779    UUT/DMA_PHY/contents_ram[16][7]_i_10_n_0
    SLICE_X8Y92          LUT6 (Prop_lut6_I0_O)        0.124     1.903 r  UUT/DMA_PHY/contents_ram[16][7]_i_6/O
                         net (fo=178, routed)         3.070     4.973    UUT/RAM_PHY/UUT1/FSM_sequential_current_state_reg[3]_0
    SLICE_X6Y99          LUT6 (Prop_lut6_I2_O)        0.124     5.097 r  UUT/RAM_PHY/UUT1/i_data_out[2]_i_22/O
                         net (fo=1, routed)           0.000     5.097    UUT/RAM_PHY/UUT1/i_data_out[2]_i_22_n_0
    SLICE_X6Y99          MUXF7 (Prop_muxf7_I1_O)      0.247     5.344 r  UUT/RAM_PHY/UUT1/i_data_out_reg[2]_i_13/O
                         net (fo=1, routed)           0.000     5.344    UUT/RAM_PHY/UUT1/i_data_out_reg[2]_i_13_n_0
    SLICE_X6Y99          MUXF8 (Prop_muxf8_I0_O)      0.098     5.442 r  UUT/RAM_PHY/UUT1/i_data_out_reg[2]_i_9/O
                         net (fo=1, routed)           0.833     6.275    UUT/RAM_PHY/UUT1/i_data_out_reg[2]_i_9_n_0
    SLICE_X6Y95          LUT6 (Prop_lut6_I0_O)        0.319     6.594 r  UUT/RAM_PHY/UUT1/i_data_out[2]_i_7/O
                         net (fo=1, routed)           0.963     7.557    UUT/DMA_PHY/contents_ram[63]_49[2]
    SLICE_X4Y92          LUT6 (Prop_lut6_I2_O)        0.124     7.681 r  UUT/DMA_PHY/i_data_out[2]_i_4/O
                         net (fo=1, routed)           0.500     8.181    UUT/DMA_PHY/i_data_out[2]_i_4_n_0
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.124     8.305 r  UUT/DMA_PHY/i_data_out[2]_i_2/O
                         net (fo=1, routed)           0.444     8.749    UUT/DMA_PHY/i_data_out[2]_i_2_n_0
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.124     8.873 r  UUT/DMA_PHY/i_data_out[2]_i_1/O
                         net (fo=69, routed)          3.143    12.016    UUT/RAM_PHY/UUT1/D[2]
    SLICE_X6Y102         FDCE                                         r  UUT/RAM_PHY/UUT1/contents_ram_reg[58][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         1.588    48.567    UUT/RAM_PHY/UUT1/clk_out1
    SLICE_X6Y102         FDCE                                         r  UUT/RAM_PHY/UUT1/contents_ram_reg[58][2]/C
                         clock pessimism              0.480    49.048    
                         clock uncertainty           -0.103    48.945    
    SLICE_X6Y102         FDCE (Setup_fdce_C_D)       -0.045    48.900    UUT/RAM_PHY/UUT1/contents_ram_reg[58][2]
  -------------------------------------------------------------------
                         required time                         48.900    
                         arrival time                         -12.016    
  -------------------------------------------------------------------
                         slack                                 36.883    

Slack (MET) :             37.022ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/UUT1/contents_ram_reg[45][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.603ns  (logic 1.926ns (15.282%)  route 10.677ns (84.718%))
  Logic Levels:           9  (LUT2=2 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 48.487 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         1.722    -0.818    UUT/DMA_PHY/clk_out1
    SLICE_X6Y89          FDCE                                         r  UUT/DMA_PHY/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDCE (Prop_fdce_C_Q)         0.518    -0.300 r  UUT/DMA_PHY/FSM_sequential_current_state_reg[1]/Q
                         net (fo=40, routed)          1.668     1.369    UUT/DMA_PHY/current_state[1]
    SLICE_X8Y92          LUT6 (Prop_lut6_I4_O)        0.124     1.493 f  UUT/DMA_PHY/contents_ram[16][7]_i_10/O
                         net (fo=1, routed)           0.286     1.779    UUT/DMA_PHY/contents_ram[16][7]_i_10_n_0
    SLICE_X8Y92          LUT6 (Prop_lut6_I0_O)        0.124     1.903 r  UUT/DMA_PHY/contents_ram[16][7]_i_6/O
                         net (fo=178, routed)         3.070     4.973    UUT/RAM_PHY/UUT1/FSM_sequential_current_state_reg[3]_0
    SLICE_X6Y99          LUT6 (Prop_lut6_I2_O)        0.124     5.097 r  UUT/RAM_PHY/UUT1/i_data_out[2]_i_22/O
                         net (fo=1, routed)           0.000     5.097    UUT/RAM_PHY/UUT1/i_data_out[2]_i_22_n_0
    SLICE_X6Y99          MUXF7 (Prop_muxf7_I1_O)      0.247     5.344 r  UUT/RAM_PHY/UUT1/i_data_out_reg[2]_i_13/O
                         net (fo=1, routed)           0.000     5.344    UUT/RAM_PHY/UUT1/i_data_out_reg[2]_i_13_n_0
    SLICE_X6Y99          MUXF8 (Prop_muxf8_I0_O)      0.098     5.442 r  UUT/RAM_PHY/UUT1/i_data_out_reg[2]_i_9/O
                         net (fo=1, routed)           0.833     6.275    UUT/RAM_PHY/UUT1/i_data_out_reg[2]_i_9_n_0
    SLICE_X6Y95          LUT6 (Prop_lut6_I0_O)        0.319     6.594 r  UUT/RAM_PHY/UUT1/i_data_out[2]_i_7/O
                         net (fo=1, routed)           0.963     7.557    UUT/DMA_PHY/contents_ram[63]_49[2]
    SLICE_X4Y92          LUT6 (Prop_lut6_I2_O)        0.124     7.681 r  UUT/DMA_PHY/i_data_out[2]_i_4/O
                         net (fo=1, routed)           0.500     8.181    UUT/DMA_PHY/i_data_out[2]_i_4_n_0
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.124     8.305 r  UUT/DMA_PHY/i_data_out[2]_i_2/O
                         net (fo=1, routed)           0.444     8.749    UUT/DMA_PHY/i_data_out[2]_i_2_n_0
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.124     8.873 r  UUT/DMA_PHY/i_data_out[2]_i_1/O
                         net (fo=69, routed)          2.912    11.785    UUT/RAM_PHY/UUT1/D[2]
    SLICE_X13Y103        FDCE                                         r  UUT/RAM_PHY/UUT1/contents_ram_reg[45][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         1.508    48.487    UUT/RAM_PHY/UUT1/clk_out1
    SLICE_X13Y103        FDCE                                         r  UUT/RAM_PHY/UUT1/contents_ram_reg[45][2]/C
                         clock pessimism              0.480    48.968    
                         clock uncertainty           -0.103    48.865    
    SLICE_X13Y103        FDCE (Setup_fdce_C_D)       -0.058    48.807    UUT/RAM_PHY/UUT1/contents_ram_reg[45][2]
  -------------------------------------------------------------------
                         required time                         48.807    
                         arrival time                         -11.785    
  -------------------------------------------------------------------
                         slack                                 37.022    

Slack (MET) :             37.071ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/UUT1/contents_ram_reg[34][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.609ns  (logic 1.884ns (14.941%)  route 10.725ns (85.059%))
  Logic Levels:           9  (LUT2=2 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 48.566 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         1.722    -0.818    UUT/DMA_PHY/clk_out1
    SLICE_X6Y89          FDCE                                         r  UUT/DMA_PHY/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDCE (Prop_fdce_C_Q)         0.518    -0.300 r  UUT/DMA_PHY/FSM_sequential_current_state_reg[1]/Q
                         net (fo=40, routed)          1.668     1.369    UUT/DMA_PHY/current_state[1]
    SLICE_X8Y92          LUT6 (Prop_lut6_I4_O)        0.124     1.493 f  UUT/DMA_PHY/contents_ram[16][7]_i_10/O
                         net (fo=1, routed)           0.286     1.779    UUT/DMA_PHY/contents_ram[16][7]_i_10_n_0
    SLICE_X8Y92          LUT6 (Prop_lut6_I0_O)        0.124     1.903 r  UUT/DMA_PHY/contents_ram[16][7]_i_6/O
                         net (fo=178, routed)         2.704     4.607    UUT/RAM_PHY/UUT1/FSM_sequential_current_state_reg[3]_0
    SLICE_X9Y105         LUT6 (Prop_lut6_I2_O)        0.124     4.731 r  UUT/RAM_PHY/UUT1/i_data_out[3]_i_27/O
                         net (fo=1, routed)           0.000     4.731    UUT/RAM_PHY/UUT1/i_data_out[3]_i_27_n_0
    SLICE_X9Y105         MUXF7 (Prop_muxf7_I0_O)      0.212     4.943 r  UUT/RAM_PHY/UUT1/i_data_out_reg[3]_i_16/O
                         net (fo=1, routed)           0.000     4.943    UUT/RAM_PHY/UUT1/i_data_out_reg[3]_i_16_n_0
    SLICE_X9Y105         MUXF8 (Prop_muxf8_I1_O)      0.094     5.037 r  UUT/RAM_PHY/UUT1/i_data_out_reg[3]_i_10/O
                         net (fo=1, routed)           1.072     6.109    UUT/RAM_PHY/UUT1/i_data_out_reg[3]_i_10_n_0
    SLICE_X5Y95          LUT6 (Prop_lut6_I1_O)        0.316     6.425 r  UUT/RAM_PHY/UUT1/i_data_out[3]_i_7/O
                         net (fo=1, routed)           0.937     7.361    UUT/DMA_PHY/contents_ram[63]_49[3]
    SLICE_X4Y91          LUT6 (Prop_lut6_I2_O)        0.124     7.485 r  UUT/DMA_PHY/i_data_out[3]_i_4/O
                         net (fo=1, routed)           0.452     7.937    UUT/DMA_PHY/i_data_out[3]_i_4_n_0
    SLICE_X0Y90          LUT2 (Prop_lut2_I0_O)        0.124     8.061 r  UUT/DMA_PHY/i_data_out[3]_i_2/O
                         net (fo=1, routed)           0.280     8.341    UUT/DMA_PHY/i_data_out[3]_i_2_n_0
    SLICE_X0Y90          LUT2 (Prop_lut2_I0_O)        0.124     8.465 r  UUT/DMA_PHY/i_data_out[3]_i_1/O
                         net (fo=69, routed)          3.327    11.792    UUT/RAM_PHY/UUT1/D[3]
    SLICE_X7Y105         FDCE                                         r  UUT/RAM_PHY/UUT1/contents_ram_reg[34][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         1.587    48.566    UUT/RAM_PHY/UUT1/clk_out1
    SLICE_X7Y105         FDCE                                         r  UUT/RAM_PHY/UUT1/contents_ram_reg[34][3]/C
                         clock pessimism              0.480    49.047    
                         clock uncertainty           -0.103    48.944    
    SLICE_X7Y105         FDCE (Setup_fdce_C_D)       -0.081    48.863    UUT/RAM_PHY/UUT1/contents_ram_reg[34][3]
  -------------------------------------------------------------------
                         required time                         48.863    
                         arrival time                         -11.792    
  -------------------------------------------------------------------
                         slack                                 37.071    

Slack (MET) :             37.180ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/UUT1/contents_ram_reg[36][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.422ns  (logic 1.884ns (15.167%)  route 10.538ns (84.833%))
  Logic Levels:           9  (LUT2=2 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 48.487 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         1.722    -0.818    UUT/DMA_PHY/clk_out1
    SLICE_X6Y89          FDCE                                         r  UUT/DMA_PHY/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDCE (Prop_fdce_C_Q)         0.518    -0.300 r  UUT/DMA_PHY/FSM_sequential_current_state_reg[1]/Q
                         net (fo=40, routed)          1.668     1.369    UUT/DMA_PHY/current_state[1]
    SLICE_X8Y92          LUT6 (Prop_lut6_I4_O)        0.124     1.493 f  UUT/DMA_PHY/contents_ram[16][7]_i_10/O
                         net (fo=1, routed)           0.286     1.779    UUT/DMA_PHY/contents_ram[16][7]_i_10_n_0
    SLICE_X8Y92          LUT6 (Prop_lut6_I0_O)        0.124     1.903 r  UUT/DMA_PHY/contents_ram[16][7]_i_6/O
                         net (fo=178, routed)         2.704     4.607    UUT/RAM_PHY/UUT1/FSM_sequential_current_state_reg[3]_0
    SLICE_X9Y105         LUT6 (Prop_lut6_I2_O)        0.124     4.731 r  UUT/RAM_PHY/UUT1/i_data_out[3]_i_27/O
                         net (fo=1, routed)           0.000     4.731    UUT/RAM_PHY/UUT1/i_data_out[3]_i_27_n_0
    SLICE_X9Y105         MUXF7 (Prop_muxf7_I0_O)      0.212     4.943 r  UUT/RAM_PHY/UUT1/i_data_out_reg[3]_i_16/O
                         net (fo=1, routed)           0.000     4.943    UUT/RAM_PHY/UUT1/i_data_out_reg[3]_i_16_n_0
    SLICE_X9Y105         MUXF8 (Prop_muxf8_I1_O)      0.094     5.037 r  UUT/RAM_PHY/UUT1/i_data_out_reg[3]_i_10/O
                         net (fo=1, routed)           1.072     6.109    UUT/RAM_PHY/UUT1/i_data_out_reg[3]_i_10_n_0
    SLICE_X5Y95          LUT6 (Prop_lut6_I1_O)        0.316     6.425 r  UUT/RAM_PHY/UUT1/i_data_out[3]_i_7/O
                         net (fo=1, routed)           0.937     7.361    UUT/DMA_PHY/contents_ram[63]_49[3]
    SLICE_X4Y91          LUT6 (Prop_lut6_I2_O)        0.124     7.485 r  UUT/DMA_PHY/i_data_out[3]_i_4/O
                         net (fo=1, routed)           0.452     7.937    UUT/DMA_PHY/i_data_out[3]_i_4_n_0
    SLICE_X0Y90          LUT2 (Prop_lut2_I0_O)        0.124     8.061 r  UUT/DMA_PHY/i_data_out[3]_i_2/O
                         net (fo=1, routed)           0.280     8.341    UUT/DMA_PHY/i_data_out[3]_i_2_n_0
    SLICE_X0Y90          LUT2 (Prop_lut2_I0_O)        0.124     8.465 r  UUT/DMA_PHY/i_data_out[3]_i_1/O
                         net (fo=69, routed)          3.139    11.604    UUT/RAM_PHY/UUT1/D[3]
    SLICE_X9Y106         FDCE                                         r  UUT/RAM_PHY/UUT1/contents_ram_reg[36][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         1.508    48.487    UUT/RAM_PHY/UUT1/clk_out1
    SLICE_X9Y106         FDCE                                         r  UUT/RAM_PHY/UUT1/contents_ram_reg[36][3]/C
                         clock pessimism              0.480    48.968    
                         clock uncertainty           -0.103    48.865    
    SLICE_X9Y106         FDCE (Setup_fdce_C_D)       -0.081    48.784    UUT/RAM_PHY/UUT1/contents_ram_reg[36][3]
  -------------------------------------------------------------------
                         required time                         48.784    
                         arrival time                         -11.604    
  -------------------------------------------------------------------
                         slack                                 37.180    

Slack (MET) :             37.196ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/UUT1/contents_ram_reg[32][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.398ns  (logic 1.926ns (15.535%)  route 10.472ns (84.465%))
  Logic Levels:           9  (LUT2=2 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 48.491 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         1.722    -0.818    UUT/DMA_PHY/clk_out1
    SLICE_X6Y89          FDCE                                         r  UUT/DMA_PHY/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDCE (Prop_fdce_C_Q)         0.518    -0.300 r  UUT/DMA_PHY/FSM_sequential_current_state_reg[1]/Q
                         net (fo=40, routed)          1.668     1.369    UUT/DMA_PHY/current_state[1]
    SLICE_X8Y92          LUT6 (Prop_lut6_I4_O)        0.124     1.493 f  UUT/DMA_PHY/contents_ram[16][7]_i_10/O
                         net (fo=1, routed)           0.286     1.779    UUT/DMA_PHY/contents_ram[16][7]_i_10_n_0
    SLICE_X8Y92          LUT6 (Prop_lut6_I0_O)        0.124     1.903 r  UUT/DMA_PHY/contents_ram[16][7]_i_6/O
                         net (fo=178, routed)         3.070     4.973    UUT/RAM_PHY/UUT1/FSM_sequential_current_state_reg[3]_0
    SLICE_X6Y99          LUT6 (Prop_lut6_I2_O)        0.124     5.097 r  UUT/RAM_PHY/UUT1/i_data_out[2]_i_22/O
                         net (fo=1, routed)           0.000     5.097    UUT/RAM_PHY/UUT1/i_data_out[2]_i_22_n_0
    SLICE_X6Y99          MUXF7 (Prop_muxf7_I1_O)      0.247     5.344 r  UUT/RAM_PHY/UUT1/i_data_out_reg[2]_i_13/O
                         net (fo=1, routed)           0.000     5.344    UUT/RAM_PHY/UUT1/i_data_out_reg[2]_i_13_n_0
    SLICE_X6Y99          MUXF8 (Prop_muxf8_I0_O)      0.098     5.442 r  UUT/RAM_PHY/UUT1/i_data_out_reg[2]_i_9/O
                         net (fo=1, routed)           0.833     6.275    UUT/RAM_PHY/UUT1/i_data_out_reg[2]_i_9_n_0
    SLICE_X6Y95          LUT6 (Prop_lut6_I0_O)        0.319     6.594 r  UUT/RAM_PHY/UUT1/i_data_out[2]_i_7/O
                         net (fo=1, routed)           0.963     7.557    UUT/DMA_PHY/contents_ram[63]_49[2]
    SLICE_X4Y92          LUT6 (Prop_lut6_I2_O)        0.124     7.681 r  UUT/DMA_PHY/i_data_out[2]_i_4/O
                         net (fo=1, routed)           0.500     8.181    UUT/DMA_PHY/i_data_out[2]_i_4_n_0
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.124     8.305 r  UUT/DMA_PHY/i_data_out[2]_i_2/O
                         net (fo=1, routed)           0.444     8.749    UUT/DMA_PHY/i_data_out[2]_i_2_n_0
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.124     8.873 r  UUT/DMA_PHY/i_data_out[2]_i_1/O
                         net (fo=69, routed)          2.707    11.580    UUT/RAM_PHY/UUT1/D[2]
    SLICE_X11Y102        FDCE                                         r  UUT/RAM_PHY/UUT1/contents_ram_reg[32][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         1.512    48.491    UUT/RAM_PHY/UUT1/clk_out1
    SLICE_X11Y102        FDCE                                         r  UUT/RAM_PHY/UUT1/contents_ram_reg[32][2]/C
                         clock pessimism              0.480    48.972    
                         clock uncertainty           -0.103    48.869    
    SLICE_X11Y102        FDCE (Setup_fdce_C_D)       -0.093    48.776    UUT/RAM_PHY/UUT1/contents_ram_reg[32][2]
  -------------------------------------------------------------------
                         required time                         48.776    
                         arrival time                         -11.580    
  -------------------------------------------------------------------
                         slack                                 37.196    

Slack (MET) :             37.251ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/UUT1/contents_ram_reg[8][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.482ns  (logic 1.926ns (15.430%)  route 10.556ns (84.570%))
  Logic Levels:           9  (LUT2=2 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 48.504 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         1.722    -0.818    UUT/DMA_PHY/clk_out1
    SLICE_X6Y89          FDCE                                         r  UUT/DMA_PHY/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDCE (Prop_fdce_C_Q)         0.518    -0.300 r  UUT/DMA_PHY/FSM_sequential_current_state_reg[1]/Q
                         net (fo=40, routed)          1.668     1.369    UUT/DMA_PHY/current_state[1]
    SLICE_X8Y92          LUT6 (Prop_lut6_I4_O)        0.124     1.493 f  UUT/DMA_PHY/contents_ram[16][7]_i_10/O
                         net (fo=1, routed)           0.286     1.779    UUT/DMA_PHY/contents_ram[16][7]_i_10_n_0
    SLICE_X8Y92          LUT6 (Prop_lut6_I0_O)        0.124     1.903 r  UUT/DMA_PHY/contents_ram[16][7]_i_6/O
                         net (fo=178, routed)         3.070     4.973    UUT/RAM_PHY/UUT1/FSM_sequential_current_state_reg[3]_0
    SLICE_X6Y99          LUT6 (Prop_lut6_I2_O)        0.124     5.097 r  UUT/RAM_PHY/UUT1/i_data_out[2]_i_22/O
                         net (fo=1, routed)           0.000     5.097    UUT/RAM_PHY/UUT1/i_data_out[2]_i_22_n_0
    SLICE_X6Y99          MUXF7 (Prop_muxf7_I1_O)      0.247     5.344 r  UUT/RAM_PHY/UUT1/i_data_out_reg[2]_i_13/O
                         net (fo=1, routed)           0.000     5.344    UUT/RAM_PHY/UUT1/i_data_out_reg[2]_i_13_n_0
    SLICE_X6Y99          MUXF8 (Prop_muxf8_I0_O)      0.098     5.442 r  UUT/RAM_PHY/UUT1/i_data_out_reg[2]_i_9/O
                         net (fo=1, routed)           0.833     6.275    UUT/RAM_PHY/UUT1/i_data_out_reg[2]_i_9_n_0
    SLICE_X6Y95          LUT6 (Prop_lut6_I0_O)        0.319     6.594 r  UUT/RAM_PHY/UUT1/i_data_out[2]_i_7/O
                         net (fo=1, routed)           0.963     7.557    UUT/DMA_PHY/contents_ram[63]_49[2]
    SLICE_X4Y92          LUT6 (Prop_lut6_I2_O)        0.124     7.681 r  UUT/DMA_PHY/i_data_out[2]_i_4/O
                         net (fo=1, routed)           0.500     8.181    UUT/DMA_PHY/i_data_out[2]_i_4_n_0
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.124     8.305 r  UUT/DMA_PHY/i_data_out[2]_i_2/O
                         net (fo=1, routed)           0.444     8.749    UUT/DMA_PHY/i_data_out[2]_i_2_n_0
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.124     8.873 r  UUT/DMA_PHY/i_data_out[2]_i_1/O
                         net (fo=69, routed)          2.792    11.665    UUT/RAM_PHY/UUT1/D[2]
    SLICE_X12Y96         FDCE                                         r  UUT/RAM_PHY/UUT1/contents_ram_reg[8][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         1.524    48.504    UUT/RAM_PHY/UUT1/clk_out1
    SLICE_X12Y96         FDCE                                         r  UUT/RAM_PHY/UUT1/contents_ram_reg[8][2]/C
                         clock pessimism              0.559    49.063    
                         clock uncertainty           -0.103    48.960    
    SLICE_X12Y96         FDCE (Setup_fdce_C_D)       -0.045    48.915    UUT/RAM_PHY/UUT1/contents_ram_reg[8][2]
  -------------------------------------------------------------------
                         required time                         48.915    
                         arrival time                         -11.665    
  -------------------------------------------------------------------
                         slack                                 37.251    

Slack (MET) :             37.345ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/UUT1/contents_ram_reg[33][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.293ns  (logic 1.926ns (15.668%)  route 10.367ns (84.332%))
  Logic Levels:           9  (LUT2=2 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 48.487 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         1.722    -0.818    UUT/DMA_PHY/clk_out1
    SLICE_X6Y89          FDCE                                         r  UUT/DMA_PHY/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDCE (Prop_fdce_C_Q)         0.518    -0.300 r  UUT/DMA_PHY/FSM_sequential_current_state_reg[1]/Q
                         net (fo=40, routed)          1.668     1.369    UUT/DMA_PHY/current_state[1]
    SLICE_X8Y92          LUT6 (Prop_lut6_I4_O)        0.124     1.493 f  UUT/DMA_PHY/contents_ram[16][7]_i_10/O
                         net (fo=1, routed)           0.286     1.779    UUT/DMA_PHY/contents_ram[16][7]_i_10_n_0
    SLICE_X8Y92          LUT6 (Prop_lut6_I0_O)        0.124     1.903 r  UUT/DMA_PHY/contents_ram[16][7]_i_6/O
                         net (fo=178, routed)         3.070     4.973    UUT/RAM_PHY/UUT1/FSM_sequential_current_state_reg[3]_0
    SLICE_X6Y99          LUT6 (Prop_lut6_I2_O)        0.124     5.097 r  UUT/RAM_PHY/UUT1/i_data_out[2]_i_22/O
                         net (fo=1, routed)           0.000     5.097    UUT/RAM_PHY/UUT1/i_data_out[2]_i_22_n_0
    SLICE_X6Y99          MUXF7 (Prop_muxf7_I1_O)      0.247     5.344 r  UUT/RAM_PHY/UUT1/i_data_out_reg[2]_i_13/O
                         net (fo=1, routed)           0.000     5.344    UUT/RAM_PHY/UUT1/i_data_out_reg[2]_i_13_n_0
    SLICE_X6Y99          MUXF8 (Prop_muxf8_I0_O)      0.098     5.442 r  UUT/RAM_PHY/UUT1/i_data_out_reg[2]_i_9/O
                         net (fo=1, routed)           0.833     6.275    UUT/RAM_PHY/UUT1/i_data_out_reg[2]_i_9_n_0
    SLICE_X6Y95          LUT6 (Prop_lut6_I0_O)        0.319     6.594 r  UUT/RAM_PHY/UUT1/i_data_out[2]_i_7/O
                         net (fo=1, routed)           0.963     7.557    UUT/DMA_PHY/contents_ram[63]_49[2]
    SLICE_X4Y92          LUT6 (Prop_lut6_I2_O)        0.124     7.681 r  UUT/DMA_PHY/i_data_out[2]_i_4/O
                         net (fo=1, routed)           0.500     8.181    UUT/DMA_PHY/i_data_out[2]_i_4_n_0
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.124     8.305 r  UUT/DMA_PHY/i_data_out[2]_i_2/O
                         net (fo=1, routed)           0.444     8.749    UUT/DMA_PHY/i_data_out[2]_i_2_n_0
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.124     8.873 r  UUT/DMA_PHY/i_data_out[2]_i_1/O
                         net (fo=69, routed)          2.602    11.475    UUT/RAM_PHY/UUT1/D[2]
    SLICE_X12Y103        FDCE                                         r  UUT/RAM_PHY/UUT1/contents_ram_reg[33][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         1.508    48.487    UUT/RAM_PHY/UUT1/clk_out1
    SLICE_X12Y103        FDCE                                         r  UUT/RAM_PHY/UUT1/contents_ram_reg[33][2]/C
                         clock pessimism              0.480    48.968    
                         clock uncertainty           -0.103    48.865    
    SLICE_X12Y103        FDCE (Setup_fdce_C_D)       -0.045    48.820    UUT/RAM_PHY/UUT1/contents_ram_reg[33][2]
  -------------------------------------------------------------------
                         required time                         48.820    
                         arrival time                         -11.475    
  -------------------------------------------------------------------
                         slack                                 37.345    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.964%)  route 0.100ns (35.036%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         0.572    -0.592    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X9Y87          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/Q
                         net (fo=8, routed)           0.100    -0.351    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/curr_fwft_state[0]
    SLICE_X8Y87          LUT4 (Prop_lut4_I2_O)        0.045    -0.306 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_i_1/O
                         net (fo=2, routed)           0.000    -0.306    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i0__1
    SLICE_X8Y87          FDSE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         0.842    -0.831    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X8Y87          FDSE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism              0.252    -0.579    
    SLICE_X8Y87          FDSE (Hold_fdse_C_D)         0.120    -0.459    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Data_FF_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Transmitter/dato_TDATA_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.686%)  route 0.117ns (45.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         0.574    -0.590    UUT/RS232_PHY/clk_out1
    SLICE_X9Y91          FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  UUT/RS232_PHY/Data_FF_reg[1]/Q
                         net (fo=1, routed)           0.117    -0.332    UUT/RS232_PHY/Transmitter/Q[1]
    SLICE_X11Y91         FDCE                                         r  UUT/RS232_PHY/Transmitter/dato_TDATA_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         0.845    -0.828    UUT/RS232_PHY/Transmitter/clk_out1
    SLICE_X11Y91         FDCE                                         r  UUT/RS232_PHY/Transmitter/dato_TDATA_reg[1]/C
                         clock pessimism              0.275    -0.553    
    SLICE_X11Y91         FDCE (Hold_fdce_C_D)         0.066    -0.487    UUT/RS232_PHY/Transmitter/dato_TDATA_reg[1]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Receiver/contador_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Receiver/contador_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.189ns (63.138%)  route 0.110ns (36.862%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         0.600    -0.564    UUT/RS232_PHY/Receiver/clk_out1
    SLICE_X3Y85          FDCE                                         r  UUT/RS232_PHY/Receiver/contador_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141    -0.423 r  UUT/RS232_PHY/Receiver/contador_reg[0]/Q
                         net (fo=8, routed)           0.110    -0.313    UUT/RS232_PHY/Receiver/contador_reg_n_0_[0]
    SLICE_X2Y85          LUT5 (Prop_lut5_I3_O)        0.048    -0.265 r  UUT/RS232_PHY/Receiver/contador[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.265    UUT/RS232_PHY/Receiver/contador[3]_i_1__0_n_0
    SLICE_X2Y85          FDCE                                         r  UUT/RS232_PHY/Receiver/contador_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         0.872    -0.801    UUT/RS232_PHY/Receiver/clk_out1
    SLICE_X2Y85          FDCE                                         r  UUT/RS232_PHY/Receiver/contador_reg[3]/C
                         clock pessimism              0.250    -0.551    
    SLICE_X2Y85          FDCE (Hold_fdce_C_D)         0.131    -0.420    UUT/RS232_PHY/Receiver/contador_reg[3]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Receiver/Code_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Shift/desplazado_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.827%)  route 0.103ns (42.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         0.599    -0.565    UUT/RS232_PHY/Receiver/clk_out1
    SLICE_X4Y86          FDCE                                         r  UUT/RS232_PHY/Receiver/Code_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  UUT/RS232_PHY/Receiver/Code_out_reg/Q
                         net (fo=1, routed)           0.103    -0.321    UUT/RS232_PHY/Shift/D[0]
    SLICE_X7Y85          FDCE                                         r  UUT/RS232_PHY/Shift/desplazado_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         0.869    -0.804    UUT/RS232_PHY/Shift/clk_out1
    SLICE_X7Y85          FDCE                                         r  UUT/RS232_PHY/Shift/desplazado_reg[7]/C
                         clock pessimism              0.254    -0.550    
    SLICE_X7Y85          FDCE (Hold_fdce_C_D)         0.072    -0.478    UUT/RS232_PHY/Shift/desplazado_reg[7]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Receiver/contador_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Receiver/contador_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         0.600    -0.564    UUT/RS232_PHY/Receiver/clk_out1
    SLICE_X3Y85          FDCE                                         r  UUT/RS232_PHY/Receiver/contador_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141    -0.423 r  UUT/RS232_PHY/Receiver/contador_reg[0]/Q
                         net (fo=8, routed)           0.110    -0.313    UUT/RS232_PHY/Receiver/contador_reg_n_0_[0]
    SLICE_X2Y85          LUT4 (Prop_lut4_I2_O)        0.045    -0.268 r  UUT/RS232_PHY/Receiver/contador[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.268    UUT/RS232_PHY/Receiver/contador[2]_i_1__0_n_0
    SLICE_X2Y85          FDCE                                         r  UUT/RS232_PHY/Receiver/contador_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         0.872    -0.801    UUT/RS232_PHY/Receiver/clk_out1
    SLICE_X2Y85          FDCE                                         r  UUT/RS232_PHY/Receiver/contador_reg[2]/C
                         clock pessimism              0.250    -0.551    
    SLICE_X2Y85          FDCE (Hold_fdce_C_D)         0.120    -0.431    UUT/RS232_PHY/Receiver/contador_reg[2]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Data_FF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Transmitter/dato_TDATA_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.522%)  route 0.113ns (44.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         0.574    -0.590    UUT/RS232_PHY/clk_out1
    SLICE_X9Y91          FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  UUT/RS232_PHY/Data_FF_reg[4]/Q
                         net (fo=1, routed)           0.113    -0.336    UUT/RS232_PHY/Transmitter/Q[4]
    SLICE_X10Y91         FDCE                                         r  UUT/RS232_PHY/Transmitter/dato_TDATA_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         0.845    -0.828    UUT/RS232_PHY/Transmitter/clk_out1
    SLICE_X10Y91         FDCE                                         r  UUT/RS232_PHY/Transmitter/dato_TDATA_reg[4]/C
                         clock pessimism              0.275    -0.553    
    SLICE_X10Y91         FDCE (Hold_fdce_C_D)         0.052    -0.501    UUT/RS232_PHY/Transmitter/dato_TDATA_reg[4]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Receiver/contador_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Receiver/contador_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.929%)  route 0.114ns (38.071%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         0.600    -0.564    UUT/RS232_PHY/Receiver/clk_out1
    SLICE_X3Y85          FDCE                                         r  UUT/RS232_PHY/Receiver/contador_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141    -0.423 r  UUT/RS232_PHY/Receiver/contador_reg[0]/Q
                         net (fo=8, routed)           0.114    -0.309    UUT/RS232_PHY/Receiver/contador_reg_n_0_[0]
    SLICE_X2Y85          LUT6 (Prop_lut6_I4_O)        0.045    -0.264 r  UUT/RS232_PHY/Receiver/contador[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.264    UUT/RS232_PHY/Receiver/contador[4]_i_1__0_n_0
    SLICE_X2Y85          FDCE                                         r  UUT/RS232_PHY/Receiver/contador_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         0.872    -0.801    UUT/RS232_PHY/Receiver/clk_out1
    SLICE_X2Y85          FDCE                                         r  UUT/RS232_PHY/Receiver/contador_reg[4]/C
                         clock pessimism              0.250    -0.551    
    SLICE_X2Y85          FDCE (Hold_fdce_C_D)         0.121    -0.430    UUT/RS232_PHY/Receiver/contador_reg[4]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Shift/desplazado_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.164ns (43.271%)  route 0.215ns (56.729%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         0.599    -0.565    UUT/RS232_PHY/Shift/clk_out1
    SLICE_X6Y85          FDCE                                         r  UUT/RS232_PHY/Shift/desplazado_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDCE (Prop_fdce_C_Q)         0.164    -0.401 r  UUT/RS232_PHY/Shift/desplazado_reg[2]/Q
                         net (fo=2, routed)           0.215    -0.186    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[2]
    RAMB18_X0Y34         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         0.883    -0.790    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y34         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.275    -0.515    
    RAMB18_X0Y34         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[8])
                                                      0.155    -0.360    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.209ns (74.078%)  route 0.073ns (25.922%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         0.572    -0.592    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X8Y87          FDSE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y87          FDSE (Prop_fdse_C_Q)         0.164    -0.428 f  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/Q
                         net (fo=5, routed)           0.073    -0.355    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out
    SLICE_X9Y87          LUT4 (Prop_lut4_I3_O)        0.045    -0.310 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.310    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/next_fwft_state[1]
    SLICE_X9Y87          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         0.842    -0.831    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X9Y87          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism              0.252    -0.579    
    SLICE_X9Y87          FDRE (Hold_fdre_C_D)         0.092    -0.487    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Data_FF_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Transmitter/dato_TDATA_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.397%)  route 0.117ns (41.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         0.574    -0.590    UUT/RS232_PHY/clk_out1
    SLICE_X8Y91          FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y91          FDCE (Prop_fdce_C_Q)         0.164    -0.426 r  UUT/RS232_PHY/Data_FF_reg[7]/Q
                         net (fo=1, routed)           0.117    -0.309    UUT/RS232_PHY/Transmitter/Q[7]
    SLICE_X10Y91         FDCE                                         r  UUT/RS232_PHY/Transmitter/dato_TDATA_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         0.845    -0.828    UUT/RS232_PHY/Transmitter/clk_out1
    SLICE_X10Y91         FDCE                                         r  UUT/RS232_PHY/Transmitter/dato_TDATA_reg[7]/C
                         clock pessimism              0.275    -0.553    
    SLICE_X10Y91         FDCE (Hold_fdce_C_D)         0.063    -0.490    UUT/RS232_PHY/Transmitter/dato_TDATA_reg[7]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.181    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_20MHz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         50.000      47.056     RAMB18_X0Y34     UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         50.000      47.056     RAMB18_X0Y34     UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y16   clk_20MHz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X14Y97     UUT/RAM_PHY/UUT1/contents_ram_reg[11][2]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X11Y95     UUT/RAM_PHY/UUT1/contents_ram_reg[11][3]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X14Y97     UUT/RAM_PHY/UUT1/contents_ram_reg[11][4]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X14Y97     UUT/RAM_PHY/UUT1/contents_ram_reg[11][5]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X11Y95     UUT/RAM_PHY/UUT1/contents_ram_reg[11][6]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X14Y97     UUT/RAM_PHY/UUT1/contents_ram_reg[11][7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X2Y93      UUT/RAM_PHY/UUT2/contents_ram_reg_0_63_0_0__3/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X2Y93      UUT/RAM_PHY/UUT2/contents_ram_reg_0_63_0_0__4/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X2Y93      UUT/RAM_PHY/UUT2/contents_ram_reg_0_63_0_0__5/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X2Y93      UUT/RAM_PHY/UUT2/contents_ram_reg_0_63_0_0__6/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X2Y92      UUT/RAM_PHY/UUT2/contents_ram_reg_0_63_0_0__1/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X2Y92      UUT/RAM_PHY/UUT2/contents_ram_reg_0_63_0_0__2/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X2Y93      UUT/RAM_PHY/UUT2/contents_ram_reg_0_63_0_0__3/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X2Y93      UUT/RAM_PHY/UUT2/contents_ram_reg_0_63_0_0__4/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X2Y93      UUT/RAM_PHY/UUT2/contents_ram_reg_0_63_0_0__5/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X2Y93      UUT/RAM_PHY/UUT2/contents_ram_reg_0_63_0_0__6/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X2Y92      UUT/RAM_PHY/UUT2/contents_ram_reg_0_63_0_0__1/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X2Y92      UUT/RAM_PHY/UUT2/contents_ram_reg_0_63_0_0__2/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X2Y93      UUT/RAM_PHY/UUT2/contents_ram_reg_0_63_0_0__3/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X2Y93      UUT/RAM_PHY/UUT2/contents_ram_reg_0_63_0_0__4/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X2Y93      UUT/RAM_PHY/UUT2/contents_ram_reg_0_63_0_0__5/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X2Y93      UUT/RAM_PHY/UUT2/contents_ram_reg_0_63_0_0__6/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X2Y91      UUT/RAM_PHY/UUT2/contents_ram_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X2Y91      UUT/RAM_PHY/UUT2/contents_ram_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X2Y91      UUT/RAM_PHY/UUT2/contents_ram_reg_0_127_0_0__0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X2Y91      UUT/RAM_PHY/UUT2/contents_ram_reg_0_127_0_0__0/LOW/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk_20MHz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       36.485ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       23.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.485ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/UUT1/contents_ram_reg[41][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.159ns  (logic 1.926ns (14.637%)  route 11.233ns (85.363%))
  Logic Levels:           9  (LUT2=2 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 48.490 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         1.722    -0.818    UUT/DMA_PHY/clk_out1
    SLICE_X6Y89          FDCE                                         r  UUT/DMA_PHY/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDCE (Prop_fdce_C_Q)         0.518    -0.300 r  UUT/DMA_PHY/FSM_sequential_current_state_reg[1]/Q
                         net (fo=40, routed)          1.668     1.369    UUT/DMA_PHY/current_state[1]
    SLICE_X8Y92          LUT6 (Prop_lut6_I4_O)        0.124     1.493 f  UUT/DMA_PHY/contents_ram[16][7]_i_10/O
                         net (fo=1, routed)           0.286     1.779    UUT/DMA_PHY/contents_ram[16][7]_i_10_n_0
    SLICE_X8Y92          LUT6 (Prop_lut6_I0_O)        0.124     1.903 r  UUT/DMA_PHY/contents_ram[16][7]_i_6/O
                         net (fo=178, routed)         3.070     4.973    UUT/RAM_PHY/UUT1/FSM_sequential_current_state_reg[3]_0
    SLICE_X6Y99          LUT6 (Prop_lut6_I2_O)        0.124     5.097 r  UUT/RAM_PHY/UUT1/i_data_out[2]_i_22/O
                         net (fo=1, routed)           0.000     5.097    UUT/RAM_PHY/UUT1/i_data_out[2]_i_22_n_0
    SLICE_X6Y99          MUXF7 (Prop_muxf7_I1_O)      0.247     5.344 r  UUT/RAM_PHY/UUT1/i_data_out_reg[2]_i_13/O
                         net (fo=1, routed)           0.000     5.344    UUT/RAM_PHY/UUT1/i_data_out_reg[2]_i_13_n_0
    SLICE_X6Y99          MUXF8 (Prop_muxf8_I0_O)      0.098     5.442 r  UUT/RAM_PHY/UUT1/i_data_out_reg[2]_i_9/O
                         net (fo=1, routed)           0.833     6.275    UUT/RAM_PHY/UUT1/i_data_out_reg[2]_i_9_n_0
    SLICE_X6Y95          LUT6 (Prop_lut6_I0_O)        0.319     6.594 r  UUT/RAM_PHY/UUT1/i_data_out[2]_i_7/O
                         net (fo=1, routed)           0.963     7.557    UUT/DMA_PHY/contents_ram[63]_49[2]
    SLICE_X4Y92          LUT6 (Prop_lut6_I2_O)        0.124     7.681 r  UUT/DMA_PHY/i_data_out[2]_i_4/O
                         net (fo=1, routed)           0.500     8.181    UUT/DMA_PHY/i_data_out[2]_i_4_n_0
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.124     8.305 r  UUT/DMA_PHY/i_data_out[2]_i_2/O
                         net (fo=1, routed)           0.444     8.749    UUT/DMA_PHY/i_data_out[2]_i_2_n_0
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.124     8.873 r  UUT/DMA_PHY/i_data_out[2]_i_1/O
                         net (fo=69, routed)          3.468    12.341    UUT/RAM_PHY/UUT1/D[2]
    SLICE_X10Y105        FDCE                                         r  UUT/RAM_PHY/UUT1/contents_ram_reg[41][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         1.511    48.490    UUT/RAM_PHY/UUT1/clk_out1
    SLICE_X10Y105        FDCE                                         r  UUT/RAM_PHY/UUT1/contents_ram_reg[41][2]/C
                         clock pessimism              0.480    48.971    
                         clock uncertainty           -0.100    48.871    
    SLICE_X10Y105        FDCE (Setup_fdce_C_D)       -0.045    48.826    UUT/RAM_PHY/UUT1/contents_ram_reg[41][2]
  -------------------------------------------------------------------
                         required time                         48.826    
                         arrival time                         -12.341    
  -------------------------------------------------------------------
                         slack                                 36.485    

Slack (MET) :             36.607ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/UUT1/contents_ram_reg[60][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.114ns  (logic 1.926ns (14.687%)  route 11.188ns (85.313%))
  Logic Levels:           9  (LUT2=2 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 48.567 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         1.722    -0.818    UUT/DMA_PHY/clk_out1
    SLICE_X6Y89          FDCE                                         r  UUT/DMA_PHY/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDCE (Prop_fdce_C_Q)         0.518    -0.300 r  UUT/DMA_PHY/FSM_sequential_current_state_reg[1]/Q
                         net (fo=40, routed)          1.668     1.369    UUT/DMA_PHY/current_state[1]
    SLICE_X8Y92          LUT6 (Prop_lut6_I4_O)        0.124     1.493 f  UUT/DMA_PHY/contents_ram[16][7]_i_10/O
                         net (fo=1, routed)           0.286     1.779    UUT/DMA_PHY/contents_ram[16][7]_i_10_n_0
    SLICE_X8Y92          LUT6 (Prop_lut6_I0_O)        0.124     1.903 r  UUT/DMA_PHY/contents_ram[16][7]_i_6/O
                         net (fo=178, routed)         3.070     4.973    UUT/RAM_PHY/UUT1/FSM_sequential_current_state_reg[3]_0
    SLICE_X6Y99          LUT6 (Prop_lut6_I2_O)        0.124     5.097 r  UUT/RAM_PHY/UUT1/i_data_out[2]_i_22/O
                         net (fo=1, routed)           0.000     5.097    UUT/RAM_PHY/UUT1/i_data_out[2]_i_22_n_0
    SLICE_X6Y99          MUXF7 (Prop_muxf7_I1_O)      0.247     5.344 r  UUT/RAM_PHY/UUT1/i_data_out_reg[2]_i_13/O
                         net (fo=1, routed)           0.000     5.344    UUT/RAM_PHY/UUT1/i_data_out_reg[2]_i_13_n_0
    SLICE_X6Y99          MUXF8 (Prop_muxf8_I0_O)      0.098     5.442 r  UUT/RAM_PHY/UUT1/i_data_out_reg[2]_i_9/O
                         net (fo=1, routed)           0.833     6.275    UUT/RAM_PHY/UUT1/i_data_out_reg[2]_i_9_n_0
    SLICE_X6Y95          LUT6 (Prop_lut6_I0_O)        0.319     6.594 r  UUT/RAM_PHY/UUT1/i_data_out[2]_i_7/O
                         net (fo=1, routed)           0.963     7.557    UUT/DMA_PHY/contents_ram[63]_49[2]
    SLICE_X4Y92          LUT6 (Prop_lut6_I2_O)        0.124     7.681 r  UUT/DMA_PHY/i_data_out[2]_i_4/O
                         net (fo=1, routed)           0.500     8.181    UUT/DMA_PHY/i_data_out[2]_i_4_n_0
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.124     8.305 r  UUT/DMA_PHY/i_data_out[2]_i_2/O
                         net (fo=1, routed)           0.444     8.749    UUT/DMA_PHY/i_data_out[2]_i_2_n_0
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.124     8.873 r  UUT/DMA_PHY/i_data_out[2]_i_1/O
                         net (fo=69, routed)          3.423    12.296    UUT/RAM_PHY/UUT1/D[2]
    SLICE_X6Y101         FDCE                                         r  UUT/RAM_PHY/UUT1/contents_ram_reg[60][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         1.588    48.567    UUT/RAM_PHY/UUT1/clk_out1
    SLICE_X6Y101         FDCE                                         r  UUT/RAM_PHY/UUT1/contents_ram_reg[60][2]/C
                         clock pessimism              0.480    49.048    
                         clock uncertainty           -0.100    48.948    
    SLICE_X6Y101         FDCE (Setup_fdce_C_D)       -0.045    48.903    UUT/RAM_PHY/UUT1/contents_ram_reg[60][2]
  -------------------------------------------------------------------
                         required time                         48.903    
                         arrival time                         -12.296    
  -------------------------------------------------------------------
                         slack                                 36.607    

Slack (MET) :             36.732ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/UUT1/contents_ram_reg[35][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.864ns  (logic 1.926ns (14.972%)  route 10.938ns (85.028%))
  Logic Levels:           9  (LUT2=2 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 48.490 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         1.722    -0.818    UUT/DMA_PHY/clk_out1
    SLICE_X6Y89          FDCE                                         r  UUT/DMA_PHY/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDCE (Prop_fdce_C_Q)         0.518    -0.300 r  UUT/DMA_PHY/FSM_sequential_current_state_reg[1]/Q
                         net (fo=40, routed)          1.668     1.369    UUT/DMA_PHY/current_state[1]
    SLICE_X8Y92          LUT6 (Prop_lut6_I4_O)        0.124     1.493 f  UUT/DMA_PHY/contents_ram[16][7]_i_10/O
                         net (fo=1, routed)           0.286     1.779    UUT/DMA_PHY/contents_ram[16][7]_i_10_n_0
    SLICE_X8Y92          LUT6 (Prop_lut6_I0_O)        0.124     1.903 r  UUT/DMA_PHY/contents_ram[16][7]_i_6/O
                         net (fo=178, routed)         3.070     4.973    UUT/RAM_PHY/UUT1/FSM_sequential_current_state_reg[3]_0
    SLICE_X6Y99          LUT6 (Prop_lut6_I2_O)        0.124     5.097 r  UUT/RAM_PHY/UUT1/i_data_out[2]_i_22/O
                         net (fo=1, routed)           0.000     5.097    UUT/RAM_PHY/UUT1/i_data_out[2]_i_22_n_0
    SLICE_X6Y99          MUXF7 (Prop_muxf7_I1_O)      0.247     5.344 r  UUT/RAM_PHY/UUT1/i_data_out_reg[2]_i_13/O
                         net (fo=1, routed)           0.000     5.344    UUT/RAM_PHY/UUT1/i_data_out_reg[2]_i_13_n_0
    SLICE_X6Y99          MUXF8 (Prop_muxf8_I0_O)      0.098     5.442 r  UUT/RAM_PHY/UUT1/i_data_out_reg[2]_i_9/O
                         net (fo=1, routed)           0.833     6.275    UUT/RAM_PHY/UUT1/i_data_out_reg[2]_i_9_n_0
    SLICE_X6Y95          LUT6 (Prop_lut6_I0_O)        0.319     6.594 r  UUT/RAM_PHY/UUT1/i_data_out[2]_i_7/O
                         net (fo=1, routed)           0.963     7.557    UUT/DMA_PHY/contents_ram[63]_49[2]
    SLICE_X4Y92          LUT6 (Prop_lut6_I2_O)        0.124     7.681 r  UUT/DMA_PHY/i_data_out[2]_i_4/O
                         net (fo=1, routed)           0.500     8.181    UUT/DMA_PHY/i_data_out[2]_i_4_n_0
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.124     8.305 r  UUT/DMA_PHY/i_data_out[2]_i_2/O
                         net (fo=1, routed)           0.444     8.749    UUT/DMA_PHY/i_data_out[2]_i_2_n_0
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.124     8.873 r  UUT/DMA_PHY/i_data_out[2]_i_1/O
                         net (fo=69, routed)          3.173    12.046    UUT/RAM_PHY/UUT1/D[2]
    SLICE_X11Y104        FDCE                                         r  UUT/RAM_PHY/UUT1/contents_ram_reg[35][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         1.511    48.490    UUT/RAM_PHY/UUT1/clk_out1
    SLICE_X11Y104        FDCE                                         r  UUT/RAM_PHY/UUT1/contents_ram_reg[35][2]/C
                         clock pessimism              0.480    48.971    
                         clock uncertainty           -0.100    48.871    
    SLICE_X11Y104        FDCE (Setup_fdce_C_D)       -0.093    48.778    UUT/RAM_PHY/UUT1/contents_ram_reg[35][2]
  -------------------------------------------------------------------
                         required time                         48.778    
                         arrival time                         -12.046    
  -------------------------------------------------------------------
                         slack                                 36.732    

Slack (MET) :             36.887ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/UUT1/contents_ram_reg[58][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.834ns  (logic 1.926ns (15.007%)  route 10.908ns (84.993%))
  Logic Levels:           9  (LUT2=2 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 48.567 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         1.722    -0.818    UUT/DMA_PHY/clk_out1
    SLICE_X6Y89          FDCE                                         r  UUT/DMA_PHY/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDCE (Prop_fdce_C_Q)         0.518    -0.300 r  UUT/DMA_PHY/FSM_sequential_current_state_reg[1]/Q
                         net (fo=40, routed)          1.668     1.369    UUT/DMA_PHY/current_state[1]
    SLICE_X8Y92          LUT6 (Prop_lut6_I4_O)        0.124     1.493 f  UUT/DMA_PHY/contents_ram[16][7]_i_10/O
                         net (fo=1, routed)           0.286     1.779    UUT/DMA_PHY/contents_ram[16][7]_i_10_n_0
    SLICE_X8Y92          LUT6 (Prop_lut6_I0_O)        0.124     1.903 r  UUT/DMA_PHY/contents_ram[16][7]_i_6/O
                         net (fo=178, routed)         3.070     4.973    UUT/RAM_PHY/UUT1/FSM_sequential_current_state_reg[3]_0
    SLICE_X6Y99          LUT6 (Prop_lut6_I2_O)        0.124     5.097 r  UUT/RAM_PHY/UUT1/i_data_out[2]_i_22/O
                         net (fo=1, routed)           0.000     5.097    UUT/RAM_PHY/UUT1/i_data_out[2]_i_22_n_0
    SLICE_X6Y99          MUXF7 (Prop_muxf7_I1_O)      0.247     5.344 r  UUT/RAM_PHY/UUT1/i_data_out_reg[2]_i_13/O
                         net (fo=1, routed)           0.000     5.344    UUT/RAM_PHY/UUT1/i_data_out_reg[2]_i_13_n_0
    SLICE_X6Y99          MUXF8 (Prop_muxf8_I0_O)      0.098     5.442 r  UUT/RAM_PHY/UUT1/i_data_out_reg[2]_i_9/O
                         net (fo=1, routed)           0.833     6.275    UUT/RAM_PHY/UUT1/i_data_out_reg[2]_i_9_n_0
    SLICE_X6Y95          LUT6 (Prop_lut6_I0_O)        0.319     6.594 r  UUT/RAM_PHY/UUT1/i_data_out[2]_i_7/O
                         net (fo=1, routed)           0.963     7.557    UUT/DMA_PHY/contents_ram[63]_49[2]
    SLICE_X4Y92          LUT6 (Prop_lut6_I2_O)        0.124     7.681 r  UUT/DMA_PHY/i_data_out[2]_i_4/O
                         net (fo=1, routed)           0.500     8.181    UUT/DMA_PHY/i_data_out[2]_i_4_n_0
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.124     8.305 r  UUT/DMA_PHY/i_data_out[2]_i_2/O
                         net (fo=1, routed)           0.444     8.749    UUT/DMA_PHY/i_data_out[2]_i_2_n_0
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.124     8.873 r  UUT/DMA_PHY/i_data_out[2]_i_1/O
                         net (fo=69, routed)          3.143    12.016    UUT/RAM_PHY/UUT1/D[2]
    SLICE_X6Y102         FDCE                                         r  UUT/RAM_PHY/UUT1/contents_ram_reg[58][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         1.588    48.567    UUT/RAM_PHY/UUT1/clk_out1
    SLICE_X6Y102         FDCE                                         r  UUT/RAM_PHY/UUT1/contents_ram_reg[58][2]/C
                         clock pessimism              0.480    49.048    
                         clock uncertainty           -0.100    48.948    
    SLICE_X6Y102         FDCE (Setup_fdce_C_D)       -0.045    48.903    UUT/RAM_PHY/UUT1/contents_ram_reg[58][2]
  -------------------------------------------------------------------
                         required time                         48.903    
                         arrival time                         -12.016    
  -------------------------------------------------------------------
                         slack                                 36.887    

Slack (MET) :             37.025ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/UUT1/contents_ram_reg[45][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.603ns  (logic 1.926ns (15.282%)  route 10.677ns (84.718%))
  Logic Levels:           9  (LUT2=2 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 48.487 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         1.722    -0.818    UUT/DMA_PHY/clk_out1
    SLICE_X6Y89          FDCE                                         r  UUT/DMA_PHY/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDCE (Prop_fdce_C_Q)         0.518    -0.300 r  UUT/DMA_PHY/FSM_sequential_current_state_reg[1]/Q
                         net (fo=40, routed)          1.668     1.369    UUT/DMA_PHY/current_state[1]
    SLICE_X8Y92          LUT6 (Prop_lut6_I4_O)        0.124     1.493 f  UUT/DMA_PHY/contents_ram[16][7]_i_10/O
                         net (fo=1, routed)           0.286     1.779    UUT/DMA_PHY/contents_ram[16][7]_i_10_n_0
    SLICE_X8Y92          LUT6 (Prop_lut6_I0_O)        0.124     1.903 r  UUT/DMA_PHY/contents_ram[16][7]_i_6/O
                         net (fo=178, routed)         3.070     4.973    UUT/RAM_PHY/UUT1/FSM_sequential_current_state_reg[3]_0
    SLICE_X6Y99          LUT6 (Prop_lut6_I2_O)        0.124     5.097 r  UUT/RAM_PHY/UUT1/i_data_out[2]_i_22/O
                         net (fo=1, routed)           0.000     5.097    UUT/RAM_PHY/UUT1/i_data_out[2]_i_22_n_0
    SLICE_X6Y99          MUXF7 (Prop_muxf7_I1_O)      0.247     5.344 r  UUT/RAM_PHY/UUT1/i_data_out_reg[2]_i_13/O
                         net (fo=1, routed)           0.000     5.344    UUT/RAM_PHY/UUT1/i_data_out_reg[2]_i_13_n_0
    SLICE_X6Y99          MUXF8 (Prop_muxf8_I0_O)      0.098     5.442 r  UUT/RAM_PHY/UUT1/i_data_out_reg[2]_i_9/O
                         net (fo=1, routed)           0.833     6.275    UUT/RAM_PHY/UUT1/i_data_out_reg[2]_i_9_n_0
    SLICE_X6Y95          LUT6 (Prop_lut6_I0_O)        0.319     6.594 r  UUT/RAM_PHY/UUT1/i_data_out[2]_i_7/O
                         net (fo=1, routed)           0.963     7.557    UUT/DMA_PHY/contents_ram[63]_49[2]
    SLICE_X4Y92          LUT6 (Prop_lut6_I2_O)        0.124     7.681 r  UUT/DMA_PHY/i_data_out[2]_i_4/O
                         net (fo=1, routed)           0.500     8.181    UUT/DMA_PHY/i_data_out[2]_i_4_n_0
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.124     8.305 r  UUT/DMA_PHY/i_data_out[2]_i_2/O
                         net (fo=1, routed)           0.444     8.749    UUT/DMA_PHY/i_data_out[2]_i_2_n_0
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.124     8.873 r  UUT/DMA_PHY/i_data_out[2]_i_1/O
                         net (fo=69, routed)          2.912    11.785    UUT/RAM_PHY/UUT1/D[2]
    SLICE_X13Y103        FDCE                                         r  UUT/RAM_PHY/UUT1/contents_ram_reg[45][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         1.508    48.487    UUT/RAM_PHY/UUT1/clk_out1
    SLICE_X13Y103        FDCE                                         r  UUT/RAM_PHY/UUT1/contents_ram_reg[45][2]/C
                         clock pessimism              0.480    48.968    
                         clock uncertainty           -0.100    48.868    
    SLICE_X13Y103        FDCE (Setup_fdce_C_D)       -0.058    48.810    UUT/RAM_PHY/UUT1/contents_ram_reg[45][2]
  -------------------------------------------------------------------
                         required time                         48.810    
                         arrival time                         -11.785    
  -------------------------------------------------------------------
                         slack                                 37.025    

Slack (MET) :             37.074ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/UUT1/contents_ram_reg[34][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.609ns  (logic 1.884ns (14.941%)  route 10.725ns (85.059%))
  Logic Levels:           9  (LUT2=2 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 48.566 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         1.722    -0.818    UUT/DMA_PHY/clk_out1
    SLICE_X6Y89          FDCE                                         r  UUT/DMA_PHY/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDCE (Prop_fdce_C_Q)         0.518    -0.300 r  UUT/DMA_PHY/FSM_sequential_current_state_reg[1]/Q
                         net (fo=40, routed)          1.668     1.369    UUT/DMA_PHY/current_state[1]
    SLICE_X8Y92          LUT6 (Prop_lut6_I4_O)        0.124     1.493 f  UUT/DMA_PHY/contents_ram[16][7]_i_10/O
                         net (fo=1, routed)           0.286     1.779    UUT/DMA_PHY/contents_ram[16][7]_i_10_n_0
    SLICE_X8Y92          LUT6 (Prop_lut6_I0_O)        0.124     1.903 r  UUT/DMA_PHY/contents_ram[16][7]_i_6/O
                         net (fo=178, routed)         2.704     4.607    UUT/RAM_PHY/UUT1/FSM_sequential_current_state_reg[3]_0
    SLICE_X9Y105         LUT6 (Prop_lut6_I2_O)        0.124     4.731 r  UUT/RAM_PHY/UUT1/i_data_out[3]_i_27/O
                         net (fo=1, routed)           0.000     4.731    UUT/RAM_PHY/UUT1/i_data_out[3]_i_27_n_0
    SLICE_X9Y105         MUXF7 (Prop_muxf7_I0_O)      0.212     4.943 r  UUT/RAM_PHY/UUT1/i_data_out_reg[3]_i_16/O
                         net (fo=1, routed)           0.000     4.943    UUT/RAM_PHY/UUT1/i_data_out_reg[3]_i_16_n_0
    SLICE_X9Y105         MUXF8 (Prop_muxf8_I1_O)      0.094     5.037 r  UUT/RAM_PHY/UUT1/i_data_out_reg[3]_i_10/O
                         net (fo=1, routed)           1.072     6.109    UUT/RAM_PHY/UUT1/i_data_out_reg[3]_i_10_n_0
    SLICE_X5Y95          LUT6 (Prop_lut6_I1_O)        0.316     6.425 r  UUT/RAM_PHY/UUT1/i_data_out[3]_i_7/O
                         net (fo=1, routed)           0.937     7.361    UUT/DMA_PHY/contents_ram[63]_49[3]
    SLICE_X4Y91          LUT6 (Prop_lut6_I2_O)        0.124     7.485 r  UUT/DMA_PHY/i_data_out[3]_i_4/O
                         net (fo=1, routed)           0.452     7.937    UUT/DMA_PHY/i_data_out[3]_i_4_n_0
    SLICE_X0Y90          LUT2 (Prop_lut2_I0_O)        0.124     8.061 r  UUT/DMA_PHY/i_data_out[3]_i_2/O
                         net (fo=1, routed)           0.280     8.341    UUT/DMA_PHY/i_data_out[3]_i_2_n_0
    SLICE_X0Y90          LUT2 (Prop_lut2_I0_O)        0.124     8.465 r  UUT/DMA_PHY/i_data_out[3]_i_1/O
                         net (fo=69, routed)          3.327    11.792    UUT/RAM_PHY/UUT1/D[3]
    SLICE_X7Y105         FDCE                                         r  UUT/RAM_PHY/UUT1/contents_ram_reg[34][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         1.587    48.566    UUT/RAM_PHY/UUT1/clk_out1
    SLICE_X7Y105         FDCE                                         r  UUT/RAM_PHY/UUT1/contents_ram_reg[34][3]/C
                         clock pessimism              0.480    49.047    
                         clock uncertainty           -0.100    48.947    
    SLICE_X7Y105         FDCE (Setup_fdce_C_D)       -0.081    48.866    UUT/RAM_PHY/UUT1/contents_ram_reg[34][3]
  -------------------------------------------------------------------
                         required time                         48.866    
                         arrival time                         -11.792    
  -------------------------------------------------------------------
                         slack                                 37.074    

Slack (MET) :             37.183ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/UUT1/contents_ram_reg[36][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.422ns  (logic 1.884ns (15.167%)  route 10.538ns (84.833%))
  Logic Levels:           9  (LUT2=2 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 48.487 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         1.722    -0.818    UUT/DMA_PHY/clk_out1
    SLICE_X6Y89          FDCE                                         r  UUT/DMA_PHY/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDCE (Prop_fdce_C_Q)         0.518    -0.300 r  UUT/DMA_PHY/FSM_sequential_current_state_reg[1]/Q
                         net (fo=40, routed)          1.668     1.369    UUT/DMA_PHY/current_state[1]
    SLICE_X8Y92          LUT6 (Prop_lut6_I4_O)        0.124     1.493 f  UUT/DMA_PHY/contents_ram[16][7]_i_10/O
                         net (fo=1, routed)           0.286     1.779    UUT/DMA_PHY/contents_ram[16][7]_i_10_n_0
    SLICE_X8Y92          LUT6 (Prop_lut6_I0_O)        0.124     1.903 r  UUT/DMA_PHY/contents_ram[16][7]_i_6/O
                         net (fo=178, routed)         2.704     4.607    UUT/RAM_PHY/UUT1/FSM_sequential_current_state_reg[3]_0
    SLICE_X9Y105         LUT6 (Prop_lut6_I2_O)        0.124     4.731 r  UUT/RAM_PHY/UUT1/i_data_out[3]_i_27/O
                         net (fo=1, routed)           0.000     4.731    UUT/RAM_PHY/UUT1/i_data_out[3]_i_27_n_0
    SLICE_X9Y105         MUXF7 (Prop_muxf7_I0_O)      0.212     4.943 r  UUT/RAM_PHY/UUT1/i_data_out_reg[3]_i_16/O
                         net (fo=1, routed)           0.000     4.943    UUT/RAM_PHY/UUT1/i_data_out_reg[3]_i_16_n_0
    SLICE_X9Y105         MUXF8 (Prop_muxf8_I1_O)      0.094     5.037 r  UUT/RAM_PHY/UUT1/i_data_out_reg[3]_i_10/O
                         net (fo=1, routed)           1.072     6.109    UUT/RAM_PHY/UUT1/i_data_out_reg[3]_i_10_n_0
    SLICE_X5Y95          LUT6 (Prop_lut6_I1_O)        0.316     6.425 r  UUT/RAM_PHY/UUT1/i_data_out[3]_i_7/O
                         net (fo=1, routed)           0.937     7.361    UUT/DMA_PHY/contents_ram[63]_49[3]
    SLICE_X4Y91          LUT6 (Prop_lut6_I2_O)        0.124     7.485 r  UUT/DMA_PHY/i_data_out[3]_i_4/O
                         net (fo=1, routed)           0.452     7.937    UUT/DMA_PHY/i_data_out[3]_i_4_n_0
    SLICE_X0Y90          LUT2 (Prop_lut2_I0_O)        0.124     8.061 r  UUT/DMA_PHY/i_data_out[3]_i_2/O
                         net (fo=1, routed)           0.280     8.341    UUT/DMA_PHY/i_data_out[3]_i_2_n_0
    SLICE_X0Y90          LUT2 (Prop_lut2_I0_O)        0.124     8.465 r  UUT/DMA_PHY/i_data_out[3]_i_1/O
                         net (fo=69, routed)          3.139    11.604    UUT/RAM_PHY/UUT1/D[3]
    SLICE_X9Y106         FDCE                                         r  UUT/RAM_PHY/UUT1/contents_ram_reg[36][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         1.508    48.487    UUT/RAM_PHY/UUT1/clk_out1
    SLICE_X9Y106         FDCE                                         r  UUT/RAM_PHY/UUT1/contents_ram_reg[36][3]/C
                         clock pessimism              0.480    48.968    
                         clock uncertainty           -0.100    48.868    
    SLICE_X9Y106         FDCE (Setup_fdce_C_D)       -0.081    48.787    UUT/RAM_PHY/UUT1/contents_ram_reg[36][3]
  -------------------------------------------------------------------
                         required time                         48.787    
                         arrival time                         -11.604    
  -------------------------------------------------------------------
                         slack                                 37.183    

Slack (MET) :             37.199ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/UUT1/contents_ram_reg[32][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.398ns  (logic 1.926ns (15.535%)  route 10.472ns (84.465%))
  Logic Levels:           9  (LUT2=2 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 48.491 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         1.722    -0.818    UUT/DMA_PHY/clk_out1
    SLICE_X6Y89          FDCE                                         r  UUT/DMA_PHY/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDCE (Prop_fdce_C_Q)         0.518    -0.300 r  UUT/DMA_PHY/FSM_sequential_current_state_reg[1]/Q
                         net (fo=40, routed)          1.668     1.369    UUT/DMA_PHY/current_state[1]
    SLICE_X8Y92          LUT6 (Prop_lut6_I4_O)        0.124     1.493 f  UUT/DMA_PHY/contents_ram[16][7]_i_10/O
                         net (fo=1, routed)           0.286     1.779    UUT/DMA_PHY/contents_ram[16][7]_i_10_n_0
    SLICE_X8Y92          LUT6 (Prop_lut6_I0_O)        0.124     1.903 r  UUT/DMA_PHY/contents_ram[16][7]_i_6/O
                         net (fo=178, routed)         3.070     4.973    UUT/RAM_PHY/UUT1/FSM_sequential_current_state_reg[3]_0
    SLICE_X6Y99          LUT6 (Prop_lut6_I2_O)        0.124     5.097 r  UUT/RAM_PHY/UUT1/i_data_out[2]_i_22/O
                         net (fo=1, routed)           0.000     5.097    UUT/RAM_PHY/UUT1/i_data_out[2]_i_22_n_0
    SLICE_X6Y99          MUXF7 (Prop_muxf7_I1_O)      0.247     5.344 r  UUT/RAM_PHY/UUT1/i_data_out_reg[2]_i_13/O
                         net (fo=1, routed)           0.000     5.344    UUT/RAM_PHY/UUT1/i_data_out_reg[2]_i_13_n_0
    SLICE_X6Y99          MUXF8 (Prop_muxf8_I0_O)      0.098     5.442 r  UUT/RAM_PHY/UUT1/i_data_out_reg[2]_i_9/O
                         net (fo=1, routed)           0.833     6.275    UUT/RAM_PHY/UUT1/i_data_out_reg[2]_i_9_n_0
    SLICE_X6Y95          LUT6 (Prop_lut6_I0_O)        0.319     6.594 r  UUT/RAM_PHY/UUT1/i_data_out[2]_i_7/O
                         net (fo=1, routed)           0.963     7.557    UUT/DMA_PHY/contents_ram[63]_49[2]
    SLICE_X4Y92          LUT6 (Prop_lut6_I2_O)        0.124     7.681 r  UUT/DMA_PHY/i_data_out[2]_i_4/O
                         net (fo=1, routed)           0.500     8.181    UUT/DMA_PHY/i_data_out[2]_i_4_n_0
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.124     8.305 r  UUT/DMA_PHY/i_data_out[2]_i_2/O
                         net (fo=1, routed)           0.444     8.749    UUT/DMA_PHY/i_data_out[2]_i_2_n_0
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.124     8.873 r  UUT/DMA_PHY/i_data_out[2]_i_1/O
                         net (fo=69, routed)          2.707    11.580    UUT/RAM_PHY/UUT1/D[2]
    SLICE_X11Y102        FDCE                                         r  UUT/RAM_PHY/UUT1/contents_ram_reg[32][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         1.512    48.491    UUT/RAM_PHY/UUT1/clk_out1
    SLICE_X11Y102        FDCE                                         r  UUT/RAM_PHY/UUT1/contents_ram_reg[32][2]/C
                         clock pessimism              0.480    48.972    
                         clock uncertainty           -0.100    48.872    
    SLICE_X11Y102        FDCE (Setup_fdce_C_D)       -0.093    48.779    UUT/RAM_PHY/UUT1/contents_ram_reg[32][2]
  -------------------------------------------------------------------
                         required time                         48.779    
                         arrival time                         -11.580    
  -------------------------------------------------------------------
                         slack                                 37.199    

Slack (MET) :             37.254ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/UUT1/contents_ram_reg[8][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.482ns  (logic 1.926ns (15.430%)  route 10.556ns (84.570%))
  Logic Levels:           9  (LUT2=2 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 48.504 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         1.722    -0.818    UUT/DMA_PHY/clk_out1
    SLICE_X6Y89          FDCE                                         r  UUT/DMA_PHY/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDCE (Prop_fdce_C_Q)         0.518    -0.300 r  UUT/DMA_PHY/FSM_sequential_current_state_reg[1]/Q
                         net (fo=40, routed)          1.668     1.369    UUT/DMA_PHY/current_state[1]
    SLICE_X8Y92          LUT6 (Prop_lut6_I4_O)        0.124     1.493 f  UUT/DMA_PHY/contents_ram[16][7]_i_10/O
                         net (fo=1, routed)           0.286     1.779    UUT/DMA_PHY/contents_ram[16][7]_i_10_n_0
    SLICE_X8Y92          LUT6 (Prop_lut6_I0_O)        0.124     1.903 r  UUT/DMA_PHY/contents_ram[16][7]_i_6/O
                         net (fo=178, routed)         3.070     4.973    UUT/RAM_PHY/UUT1/FSM_sequential_current_state_reg[3]_0
    SLICE_X6Y99          LUT6 (Prop_lut6_I2_O)        0.124     5.097 r  UUT/RAM_PHY/UUT1/i_data_out[2]_i_22/O
                         net (fo=1, routed)           0.000     5.097    UUT/RAM_PHY/UUT1/i_data_out[2]_i_22_n_0
    SLICE_X6Y99          MUXF7 (Prop_muxf7_I1_O)      0.247     5.344 r  UUT/RAM_PHY/UUT1/i_data_out_reg[2]_i_13/O
                         net (fo=1, routed)           0.000     5.344    UUT/RAM_PHY/UUT1/i_data_out_reg[2]_i_13_n_0
    SLICE_X6Y99          MUXF8 (Prop_muxf8_I0_O)      0.098     5.442 r  UUT/RAM_PHY/UUT1/i_data_out_reg[2]_i_9/O
                         net (fo=1, routed)           0.833     6.275    UUT/RAM_PHY/UUT1/i_data_out_reg[2]_i_9_n_0
    SLICE_X6Y95          LUT6 (Prop_lut6_I0_O)        0.319     6.594 r  UUT/RAM_PHY/UUT1/i_data_out[2]_i_7/O
                         net (fo=1, routed)           0.963     7.557    UUT/DMA_PHY/contents_ram[63]_49[2]
    SLICE_X4Y92          LUT6 (Prop_lut6_I2_O)        0.124     7.681 r  UUT/DMA_PHY/i_data_out[2]_i_4/O
                         net (fo=1, routed)           0.500     8.181    UUT/DMA_PHY/i_data_out[2]_i_4_n_0
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.124     8.305 r  UUT/DMA_PHY/i_data_out[2]_i_2/O
                         net (fo=1, routed)           0.444     8.749    UUT/DMA_PHY/i_data_out[2]_i_2_n_0
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.124     8.873 r  UUT/DMA_PHY/i_data_out[2]_i_1/O
                         net (fo=69, routed)          2.792    11.665    UUT/RAM_PHY/UUT1/D[2]
    SLICE_X12Y96         FDCE                                         r  UUT/RAM_PHY/UUT1/contents_ram_reg[8][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         1.524    48.504    UUT/RAM_PHY/UUT1/clk_out1
    SLICE_X12Y96         FDCE                                         r  UUT/RAM_PHY/UUT1/contents_ram_reg[8][2]/C
                         clock pessimism              0.559    49.063    
                         clock uncertainty           -0.100    48.964    
    SLICE_X12Y96         FDCE (Setup_fdce_C_D)       -0.045    48.919    UUT/RAM_PHY/UUT1/contents_ram_reg[8][2]
  -------------------------------------------------------------------
                         required time                         48.919    
                         arrival time                         -11.665    
  -------------------------------------------------------------------
                         slack                                 37.254    

Slack (MET) :             37.348ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/UUT1/contents_ram_reg[33][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.293ns  (logic 1.926ns (15.668%)  route 10.367ns (84.332%))
  Logic Levels:           9  (LUT2=2 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 48.487 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         1.722    -0.818    UUT/DMA_PHY/clk_out1
    SLICE_X6Y89          FDCE                                         r  UUT/DMA_PHY/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDCE (Prop_fdce_C_Q)         0.518    -0.300 r  UUT/DMA_PHY/FSM_sequential_current_state_reg[1]/Q
                         net (fo=40, routed)          1.668     1.369    UUT/DMA_PHY/current_state[1]
    SLICE_X8Y92          LUT6 (Prop_lut6_I4_O)        0.124     1.493 f  UUT/DMA_PHY/contents_ram[16][7]_i_10/O
                         net (fo=1, routed)           0.286     1.779    UUT/DMA_PHY/contents_ram[16][7]_i_10_n_0
    SLICE_X8Y92          LUT6 (Prop_lut6_I0_O)        0.124     1.903 r  UUT/DMA_PHY/contents_ram[16][7]_i_6/O
                         net (fo=178, routed)         3.070     4.973    UUT/RAM_PHY/UUT1/FSM_sequential_current_state_reg[3]_0
    SLICE_X6Y99          LUT6 (Prop_lut6_I2_O)        0.124     5.097 r  UUT/RAM_PHY/UUT1/i_data_out[2]_i_22/O
                         net (fo=1, routed)           0.000     5.097    UUT/RAM_PHY/UUT1/i_data_out[2]_i_22_n_0
    SLICE_X6Y99          MUXF7 (Prop_muxf7_I1_O)      0.247     5.344 r  UUT/RAM_PHY/UUT1/i_data_out_reg[2]_i_13/O
                         net (fo=1, routed)           0.000     5.344    UUT/RAM_PHY/UUT1/i_data_out_reg[2]_i_13_n_0
    SLICE_X6Y99          MUXF8 (Prop_muxf8_I0_O)      0.098     5.442 r  UUT/RAM_PHY/UUT1/i_data_out_reg[2]_i_9/O
                         net (fo=1, routed)           0.833     6.275    UUT/RAM_PHY/UUT1/i_data_out_reg[2]_i_9_n_0
    SLICE_X6Y95          LUT6 (Prop_lut6_I0_O)        0.319     6.594 r  UUT/RAM_PHY/UUT1/i_data_out[2]_i_7/O
                         net (fo=1, routed)           0.963     7.557    UUT/DMA_PHY/contents_ram[63]_49[2]
    SLICE_X4Y92          LUT6 (Prop_lut6_I2_O)        0.124     7.681 r  UUT/DMA_PHY/i_data_out[2]_i_4/O
                         net (fo=1, routed)           0.500     8.181    UUT/DMA_PHY/i_data_out[2]_i_4_n_0
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.124     8.305 r  UUT/DMA_PHY/i_data_out[2]_i_2/O
                         net (fo=1, routed)           0.444     8.749    UUT/DMA_PHY/i_data_out[2]_i_2_n_0
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.124     8.873 r  UUT/DMA_PHY/i_data_out[2]_i_1/O
                         net (fo=69, routed)          2.602    11.475    UUT/RAM_PHY/UUT1/D[2]
    SLICE_X12Y103        FDCE                                         r  UUT/RAM_PHY/UUT1/contents_ram_reg[33][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         1.508    48.487    UUT/RAM_PHY/UUT1/clk_out1
    SLICE_X12Y103        FDCE                                         r  UUT/RAM_PHY/UUT1/contents_ram_reg[33][2]/C
                         clock pessimism              0.480    48.968    
                         clock uncertainty           -0.100    48.868    
    SLICE_X12Y103        FDCE (Setup_fdce_C_D)       -0.045    48.823    UUT/RAM_PHY/UUT1/contents_ram_reg[33][2]
  -------------------------------------------------------------------
                         required time                         48.823    
                         arrival time                         -11.475    
  -------------------------------------------------------------------
                         slack                                 37.348    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.964%)  route 0.100ns (35.036%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         0.572    -0.592    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X9Y87          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/Q
                         net (fo=8, routed)           0.100    -0.351    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/curr_fwft_state[0]
    SLICE_X8Y87          LUT4 (Prop_lut4_I2_O)        0.045    -0.306 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_i_1/O
                         net (fo=2, routed)           0.000    -0.306    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i0__1
    SLICE_X8Y87          FDSE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         0.842    -0.831    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X8Y87          FDSE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism              0.252    -0.579    
    SLICE_X8Y87          FDSE (Hold_fdse_C_D)         0.120    -0.459    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Data_FF_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Transmitter/dato_TDATA_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.686%)  route 0.117ns (45.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         0.574    -0.590    UUT/RS232_PHY/clk_out1
    SLICE_X9Y91          FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  UUT/RS232_PHY/Data_FF_reg[1]/Q
                         net (fo=1, routed)           0.117    -0.332    UUT/RS232_PHY/Transmitter/Q[1]
    SLICE_X11Y91         FDCE                                         r  UUT/RS232_PHY/Transmitter/dato_TDATA_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         0.845    -0.828    UUT/RS232_PHY/Transmitter/clk_out1
    SLICE_X11Y91         FDCE                                         r  UUT/RS232_PHY/Transmitter/dato_TDATA_reg[1]/C
                         clock pessimism              0.275    -0.553    
    SLICE_X11Y91         FDCE (Hold_fdce_C_D)         0.066    -0.487    UUT/RS232_PHY/Transmitter/dato_TDATA_reg[1]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Receiver/contador_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Receiver/contador_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.189ns (63.138%)  route 0.110ns (36.862%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         0.600    -0.564    UUT/RS232_PHY/Receiver/clk_out1
    SLICE_X3Y85          FDCE                                         r  UUT/RS232_PHY/Receiver/contador_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141    -0.423 r  UUT/RS232_PHY/Receiver/contador_reg[0]/Q
                         net (fo=8, routed)           0.110    -0.313    UUT/RS232_PHY/Receiver/contador_reg_n_0_[0]
    SLICE_X2Y85          LUT5 (Prop_lut5_I3_O)        0.048    -0.265 r  UUT/RS232_PHY/Receiver/contador[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.265    UUT/RS232_PHY/Receiver/contador[3]_i_1__0_n_0
    SLICE_X2Y85          FDCE                                         r  UUT/RS232_PHY/Receiver/contador_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         0.872    -0.801    UUT/RS232_PHY/Receiver/clk_out1
    SLICE_X2Y85          FDCE                                         r  UUT/RS232_PHY/Receiver/contador_reg[3]/C
                         clock pessimism              0.250    -0.551    
    SLICE_X2Y85          FDCE (Hold_fdce_C_D)         0.131    -0.420    UUT/RS232_PHY/Receiver/contador_reg[3]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Receiver/Code_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Shift/desplazado_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.827%)  route 0.103ns (42.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         0.599    -0.565    UUT/RS232_PHY/Receiver/clk_out1
    SLICE_X4Y86          FDCE                                         r  UUT/RS232_PHY/Receiver/Code_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  UUT/RS232_PHY/Receiver/Code_out_reg/Q
                         net (fo=1, routed)           0.103    -0.321    UUT/RS232_PHY/Shift/D[0]
    SLICE_X7Y85          FDCE                                         r  UUT/RS232_PHY/Shift/desplazado_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         0.869    -0.804    UUT/RS232_PHY/Shift/clk_out1
    SLICE_X7Y85          FDCE                                         r  UUT/RS232_PHY/Shift/desplazado_reg[7]/C
                         clock pessimism              0.254    -0.550    
    SLICE_X7Y85          FDCE (Hold_fdce_C_D)         0.072    -0.478    UUT/RS232_PHY/Shift/desplazado_reg[7]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Receiver/contador_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Receiver/contador_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         0.600    -0.564    UUT/RS232_PHY/Receiver/clk_out1
    SLICE_X3Y85          FDCE                                         r  UUT/RS232_PHY/Receiver/contador_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141    -0.423 r  UUT/RS232_PHY/Receiver/contador_reg[0]/Q
                         net (fo=8, routed)           0.110    -0.313    UUT/RS232_PHY/Receiver/contador_reg_n_0_[0]
    SLICE_X2Y85          LUT4 (Prop_lut4_I2_O)        0.045    -0.268 r  UUT/RS232_PHY/Receiver/contador[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.268    UUT/RS232_PHY/Receiver/contador[2]_i_1__0_n_0
    SLICE_X2Y85          FDCE                                         r  UUT/RS232_PHY/Receiver/contador_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         0.872    -0.801    UUT/RS232_PHY/Receiver/clk_out1
    SLICE_X2Y85          FDCE                                         r  UUT/RS232_PHY/Receiver/contador_reg[2]/C
                         clock pessimism              0.250    -0.551    
    SLICE_X2Y85          FDCE (Hold_fdce_C_D)         0.120    -0.431    UUT/RS232_PHY/Receiver/contador_reg[2]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Data_FF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Transmitter/dato_TDATA_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.522%)  route 0.113ns (44.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         0.574    -0.590    UUT/RS232_PHY/clk_out1
    SLICE_X9Y91          FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  UUT/RS232_PHY/Data_FF_reg[4]/Q
                         net (fo=1, routed)           0.113    -0.336    UUT/RS232_PHY/Transmitter/Q[4]
    SLICE_X10Y91         FDCE                                         r  UUT/RS232_PHY/Transmitter/dato_TDATA_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         0.845    -0.828    UUT/RS232_PHY/Transmitter/clk_out1
    SLICE_X10Y91         FDCE                                         r  UUT/RS232_PHY/Transmitter/dato_TDATA_reg[4]/C
                         clock pessimism              0.275    -0.553    
    SLICE_X10Y91         FDCE (Hold_fdce_C_D)         0.052    -0.501    UUT/RS232_PHY/Transmitter/dato_TDATA_reg[4]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Receiver/contador_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Receiver/contador_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.929%)  route 0.114ns (38.071%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         0.600    -0.564    UUT/RS232_PHY/Receiver/clk_out1
    SLICE_X3Y85          FDCE                                         r  UUT/RS232_PHY/Receiver/contador_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141    -0.423 r  UUT/RS232_PHY/Receiver/contador_reg[0]/Q
                         net (fo=8, routed)           0.114    -0.309    UUT/RS232_PHY/Receiver/contador_reg_n_0_[0]
    SLICE_X2Y85          LUT6 (Prop_lut6_I4_O)        0.045    -0.264 r  UUT/RS232_PHY/Receiver/contador[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.264    UUT/RS232_PHY/Receiver/contador[4]_i_1__0_n_0
    SLICE_X2Y85          FDCE                                         r  UUT/RS232_PHY/Receiver/contador_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         0.872    -0.801    UUT/RS232_PHY/Receiver/clk_out1
    SLICE_X2Y85          FDCE                                         r  UUT/RS232_PHY/Receiver/contador_reg[4]/C
                         clock pessimism              0.250    -0.551    
    SLICE_X2Y85          FDCE (Hold_fdce_C_D)         0.121    -0.430    UUT/RS232_PHY/Receiver/contador_reg[4]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Shift/desplazado_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.164ns (43.271%)  route 0.215ns (56.729%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         0.599    -0.565    UUT/RS232_PHY/Shift/clk_out1
    SLICE_X6Y85          FDCE                                         r  UUT/RS232_PHY/Shift/desplazado_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDCE (Prop_fdce_C_Q)         0.164    -0.401 r  UUT/RS232_PHY/Shift/desplazado_reg[2]/Q
                         net (fo=2, routed)           0.215    -0.186    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[2]
    RAMB18_X0Y34         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         0.883    -0.790    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y34         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.275    -0.515    
    RAMB18_X0Y34         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[8])
                                                      0.155    -0.360    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.209ns (74.078%)  route 0.073ns (25.922%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         0.572    -0.592    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X8Y87          FDSE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y87          FDSE (Prop_fdse_C_Q)         0.164    -0.428 f  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/Q
                         net (fo=5, routed)           0.073    -0.355    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out
    SLICE_X9Y87          LUT4 (Prop_lut4_I3_O)        0.045    -0.310 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.310    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/next_fwft_state[1]
    SLICE_X9Y87          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         0.842    -0.831    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X9Y87          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism              0.252    -0.579    
    SLICE_X9Y87          FDRE (Hold_fdre_C_D)         0.092    -0.487    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Data_FF_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Transmitter/dato_TDATA_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.397%)  route 0.117ns (41.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         0.574    -0.590    UUT/RS232_PHY/clk_out1
    SLICE_X8Y91          FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y91          FDCE (Prop_fdce_C_Q)         0.164    -0.426 r  UUT/RS232_PHY/Data_FF_reg[7]/Q
                         net (fo=1, routed)           0.117    -0.309    UUT/RS232_PHY/Transmitter/Q[7]
    SLICE_X10Y91         FDCE                                         r  UUT/RS232_PHY/Transmitter/dato_TDATA_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         0.845    -0.828    UUT/RS232_PHY/Transmitter/clk_out1
    SLICE_X10Y91         FDCE                                         r  UUT/RS232_PHY/Transmitter/dato_TDATA_reg[7]/C
                         clock pessimism              0.275    -0.553    
    SLICE_X10Y91         FDCE (Hold_fdce_C_D)         0.063    -0.490    UUT/RS232_PHY/Transmitter/dato_TDATA_reg[7]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.181    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_20MHz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         50.000      47.056     RAMB18_X0Y34     UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         50.000      47.056     RAMB18_X0Y34     UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y16   clk_20MHz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X14Y97     UUT/RAM_PHY/UUT1/contents_ram_reg[11][2]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X11Y95     UUT/RAM_PHY/UUT1/contents_ram_reg[11][3]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X14Y97     UUT/RAM_PHY/UUT1/contents_ram_reg[11][4]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X14Y97     UUT/RAM_PHY/UUT1/contents_ram_reg[11][5]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X11Y95     UUT/RAM_PHY/UUT1/contents_ram_reg[11][6]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X14Y97     UUT/RAM_PHY/UUT1/contents_ram_reg[11][7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X2Y93      UUT/RAM_PHY/UUT2/contents_ram_reg_0_63_0_0__3/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X2Y93      UUT/RAM_PHY/UUT2/contents_ram_reg_0_63_0_0__4/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X2Y93      UUT/RAM_PHY/UUT2/contents_ram_reg_0_63_0_0__5/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X2Y93      UUT/RAM_PHY/UUT2/contents_ram_reg_0_63_0_0__6/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X2Y92      UUT/RAM_PHY/UUT2/contents_ram_reg_0_63_0_0__1/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X2Y92      UUT/RAM_PHY/UUT2/contents_ram_reg_0_63_0_0__2/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X2Y93      UUT/RAM_PHY/UUT2/contents_ram_reg_0_63_0_0__3/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X2Y93      UUT/RAM_PHY/UUT2/contents_ram_reg_0_63_0_0__4/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X2Y93      UUT/RAM_PHY/UUT2/contents_ram_reg_0_63_0_0__5/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X2Y93      UUT/RAM_PHY/UUT2/contents_ram_reg_0_63_0_0__6/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X2Y92      UUT/RAM_PHY/UUT2/contents_ram_reg_0_63_0_0__1/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X2Y92      UUT/RAM_PHY/UUT2/contents_ram_reg_0_63_0_0__2/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X2Y93      UUT/RAM_PHY/UUT2/contents_ram_reg_0_63_0_0__3/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X2Y93      UUT/RAM_PHY/UUT2/contents_ram_reg_0_63_0_0__4/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X2Y93      UUT/RAM_PHY/UUT2/contents_ram_reg_0_63_0_0__5/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X2Y93      UUT/RAM_PHY/UUT2/contents_ram_reg_0_63_0_0__6/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X2Y91      UUT/RAM_PHY/UUT2/contents_ram_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X2Y91      UUT/RAM_PHY/UUT2/contents_ram_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X2Y91      UUT/RAM_PHY/UUT2/contents_ram_reg_0_127_0_0__0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X2Y91      UUT/RAM_PHY/UUT2/contents_ram_reg_0_127_0_0__0/LOW/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk_20MHz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       36.482ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.482ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/UUT1/contents_ram_reg[41][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.159ns  (logic 1.926ns (14.637%)  route 11.233ns (85.363%))
  Logic Levels:           9  (LUT2=2 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 48.490 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         1.722    -0.818    UUT/DMA_PHY/clk_out1
    SLICE_X6Y89          FDCE                                         r  UUT/DMA_PHY/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDCE (Prop_fdce_C_Q)         0.518    -0.300 r  UUT/DMA_PHY/FSM_sequential_current_state_reg[1]/Q
                         net (fo=40, routed)          1.668     1.369    UUT/DMA_PHY/current_state[1]
    SLICE_X8Y92          LUT6 (Prop_lut6_I4_O)        0.124     1.493 f  UUT/DMA_PHY/contents_ram[16][7]_i_10/O
                         net (fo=1, routed)           0.286     1.779    UUT/DMA_PHY/contents_ram[16][7]_i_10_n_0
    SLICE_X8Y92          LUT6 (Prop_lut6_I0_O)        0.124     1.903 r  UUT/DMA_PHY/contents_ram[16][7]_i_6/O
                         net (fo=178, routed)         3.070     4.973    UUT/RAM_PHY/UUT1/FSM_sequential_current_state_reg[3]_0
    SLICE_X6Y99          LUT6 (Prop_lut6_I2_O)        0.124     5.097 r  UUT/RAM_PHY/UUT1/i_data_out[2]_i_22/O
                         net (fo=1, routed)           0.000     5.097    UUT/RAM_PHY/UUT1/i_data_out[2]_i_22_n_0
    SLICE_X6Y99          MUXF7 (Prop_muxf7_I1_O)      0.247     5.344 r  UUT/RAM_PHY/UUT1/i_data_out_reg[2]_i_13/O
                         net (fo=1, routed)           0.000     5.344    UUT/RAM_PHY/UUT1/i_data_out_reg[2]_i_13_n_0
    SLICE_X6Y99          MUXF8 (Prop_muxf8_I0_O)      0.098     5.442 r  UUT/RAM_PHY/UUT1/i_data_out_reg[2]_i_9/O
                         net (fo=1, routed)           0.833     6.275    UUT/RAM_PHY/UUT1/i_data_out_reg[2]_i_9_n_0
    SLICE_X6Y95          LUT6 (Prop_lut6_I0_O)        0.319     6.594 r  UUT/RAM_PHY/UUT1/i_data_out[2]_i_7/O
                         net (fo=1, routed)           0.963     7.557    UUT/DMA_PHY/contents_ram[63]_49[2]
    SLICE_X4Y92          LUT6 (Prop_lut6_I2_O)        0.124     7.681 r  UUT/DMA_PHY/i_data_out[2]_i_4/O
                         net (fo=1, routed)           0.500     8.181    UUT/DMA_PHY/i_data_out[2]_i_4_n_0
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.124     8.305 r  UUT/DMA_PHY/i_data_out[2]_i_2/O
                         net (fo=1, routed)           0.444     8.749    UUT/DMA_PHY/i_data_out[2]_i_2_n_0
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.124     8.873 r  UUT/DMA_PHY/i_data_out[2]_i_1/O
                         net (fo=69, routed)          3.468    12.341    UUT/RAM_PHY/UUT1/D[2]
    SLICE_X10Y105        FDCE                                         r  UUT/RAM_PHY/UUT1/contents_ram_reg[41][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         1.511    48.490    UUT/RAM_PHY/UUT1/clk_out1
    SLICE_X10Y105        FDCE                                         r  UUT/RAM_PHY/UUT1/contents_ram_reg[41][2]/C
                         clock pessimism              0.480    48.971    
                         clock uncertainty           -0.103    48.868    
    SLICE_X10Y105        FDCE (Setup_fdce_C_D)       -0.045    48.823    UUT/RAM_PHY/UUT1/contents_ram_reg[41][2]
  -------------------------------------------------------------------
                         required time                         48.823    
                         arrival time                         -12.341    
  -------------------------------------------------------------------
                         slack                                 36.482    

Slack (MET) :             36.604ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/UUT1/contents_ram_reg[60][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.114ns  (logic 1.926ns (14.687%)  route 11.188ns (85.313%))
  Logic Levels:           9  (LUT2=2 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 48.567 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         1.722    -0.818    UUT/DMA_PHY/clk_out1
    SLICE_X6Y89          FDCE                                         r  UUT/DMA_PHY/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDCE (Prop_fdce_C_Q)         0.518    -0.300 r  UUT/DMA_PHY/FSM_sequential_current_state_reg[1]/Q
                         net (fo=40, routed)          1.668     1.369    UUT/DMA_PHY/current_state[1]
    SLICE_X8Y92          LUT6 (Prop_lut6_I4_O)        0.124     1.493 f  UUT/DMA_PHY/contents_ram[16][7]_i_10/O
                         net (fo=1, routed)           0.286     1.779    UUT/DMA_PHY/contents_ram[16][7]_i_10_n_0
    SLICE_X8Y92          LUT6 (Prop_lut6_I0_O)        0.124     1.903 r  UUT/DMA_PHY/contents_ram[16][7]_i_6/O
                         net (fo=178, routed)         3.070     4.973    UUT/RAM_PHY/UUT1/FSM_sequential_current_state_reg[3]_0
    SLICE_X6Y99          LUT6 (Prop_lut6_I2_O)        0.124     5.097 r  UUT/RAM_PHY/UUT1/i_data_out[2]_i_22/O
                         net (fo=1, routed)           0.000     5.097    UUT/RAM_PHY/UUT1/i_data_out[2]_i_22_n_0
    SLICE_X6Y99          MUXF7 (Prop_muxf7_I1_O)      0.247     5.344 r  UUT/RAM_PHY/UUT1/i_data_out_reg[2]_i_13/O
                         net (fo=1, routed)           0.000     5.344    UUT/RAM_PHY/UUT1/i_data_out_reg[2]_i_13_n_0
    SLICE_X6Y99          MUXF8 (Prop_muxf8_I0_O)      0.098     5.442 r  UUT/RAM_PHY/UUT1/i_data_out_reg[2]_i_9/O
                         net (fo=1, routed)           0.833     6.275    UUT/RAM_PHY/UUT1/i_data_out_reg[2]_i_9_n_0
    SLICE_X6Y95          LUT6 (Prop_lut6_I0_O)        0.319     6.594 r  UUT/RAM_PHY/UUT1/i_data_out[2]_i_7/O
                         net (fo=1, routed)           0.963     7.557    UUT/DMA_PHY/contents_ram[63]_49[2]
    SLICE_X4Y92          LUT6 (Prop_lut6_I2_O)        0.124     7.681 r  UUT/DMA_PHY/i_data_out[2]_i_4/O
                         net (fo=1, routed)           0.500     8.181    UUT/DMA_PHY/i_data_out[2]_i_4_n_0
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.124     8.305 r  UUT/DMA_PHY/i_data_out[2]_i_2/O
                         net (fo=1, routed)           0.444     8.749    UUT/DMA_PHY/i_data_out[2]_i_2_n_0
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.124     8.873 r  UUT/DMA_PHY/i_data_out[2]_i_1/O
                         net (fo=69, routed)          3.423    12.296    UUT/RAM_PHY/UUT1/D[2]
    SLICE_X6Y101         FDCE                                         r  UUT/RAM_PHY/UUT1/contents_ram_reg[60][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         1.588    48.567    UUT/RAM_PHY/UUT1/clk_out1
    SLICE_X6Y101         FDCE                                         r  UUT/RAM_PHY/UUT1/contents_ram_reg[60][2]/C
                         clock pessimism              0.480    49.048    
                         clock uncertainty           -0.103    48.945    
    SLICE_X6Y101         FDCE (Setup_fdce_C_D)       -0.045    48.900    UUT/RAM_PHY/UUT1/contents_ram_reg[60][2]
  -------------------------------------------------------------------
                         required time                         48.900    
                         arrival time                         -12.296    
  -------------------------------------------------------------------
                         slack                                 36.604    

Slack (MET) :             36.729ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/UUT1/contents_ram_reg[35][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.864ns  (logic 1.926ns (14.972%)  route 10.938ns (85.028%))
  Logic Levels:           9  (LUT2=2 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 48.490 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         1.722    -0.818    UUT/DMA_PHY/clk_out1
    SLICE_X6Y89          FDCE                                         r  UUT/DMA_PHY/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDCE (Prop_fdce_C_Q)         0.518    -0.300 r  UUT/DMA_PHY/FSM_sequential_current_state_reg[1]/Q
                         net (fo=40, routed)          1.668     1.369    UUT/DMA_PHY/current_state[1]
    SLICE_X8Y92          LUT6 (Prop_lut6_I4_O)        0.124     1.493 f  UUT/DMA_PHY/contents_ram[16][7]_i_10/O
                         net (fo=1, routed)           0.286     1.779    UUT/DMA_PHY/contents_ram[16][7]_i_10_n_0
    SLICE_X8Y92          LUT6 (Prop_lut6_I0_O)        0.124     1.903 r  UUT/DMA_PHY/contents_ram[16][7]_i_6/O
                         net (fo=178, routed)         3.070     4.973    UUT/RAM_PHY/UUT1/FSM_sequential_current_state_reg[3]_0
    SLICE_X6Y99          LUT6 (Prop_lut6_I2_O)        0.124     5.097 r  UUT/RAM_PHY/UUT1/i_data_out[2]_i_22/O
                         net (fo=1, routed)           0.000     5.097    UUT/RAM_PHY/UUT1/i_data_out[2]_i_22_n_0
    SLICE_X6Y99          MUXF7 (Prop_muxf7_I1_O)      0.247     5.344 r  UUT/RAM_PHY/UUT1/i_data_out_reg[2]_i_13/O
                         net (fo=1, routed)           0.000     5.344    UUT/RAM_PHY/UUT1/i_data_out_reg[2]_i_13_n_0
    SLICE_X6Y99          MUXF8 (Prop_muxf8_I0_O)      0.098     5.442 r  UUT/RAM_PHY/UUT1/i_data_out_reg[2]_i_9/O
                         net (fo=1, routed)           0.833     6.275    UUT/RAM_PHY/UUT1/i_data_out_reg[2]_i_9_n_0
    SLICE_X6Y95          LUT6 (Prop_lut6_I0_O)        0.319     6.594 r  UUT/RAM_PHY/UUT1/i_data_out[2]_i_7/O
                         net (fo=1, routed)           0.963     7.557    UUT/DMA_PHY/contents_ram[63]_49[2]
    SLICE_X4Y92          LUT6 (Prop_lut6_I2_O)        0.124     7.681 r  UUT/DMA_PHY/i_data_out[2]_i_4/O
                         net (fo=1, routed)           0.500     8.181    UUT/DMA_PHY/i_data_out[2]_i_4_n_0
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.124     8.305 r  UUT/DMA_PHY/i_data_out[2]_i_2/O
                         net (fo=1, routed)           0.444     8.749    UUT/DMA_PHY/i_data_out[2]_i_2_n_0
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.124     8.873 r  UUT/DMA_PHY/i_data_out[2]_i_1/O
                         net (fo=69, routed)          3.173    12.046    UUT/RAM_PHY/UUT1/D[2]
    SLICE_X11Y104        FDCE                                         r  UUT/RAM_PHY/UUT1/contents_ram_reg[35][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         1.511    48.490    UUT/RAM_PHY/UUT1/clk_out1
    SLICE_X11Y104        FDCE                                         r  UUT/RAM_PHY/UUT1/contents_ram_reg[35][2]/C
                         clock pessimism              0.480    48.971    
                         clock uncertainty           -0.103    48.868    
    SLICE_X11Y104        FDCE (Setup_fdce_C_D)       -0.093    48.775    UUT/RAM_PHY/UUT1/contents_ram_reg[35][2]
  -------------------------------------------------------------------
                         required time                         48.775    
                         arrival time                         -12.046    
  -------------------------------------------------------------------
                         slack                                 36.729    

Slack (MET) :             36.883ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/UUT1/contents_ram_reg[58][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.834ns  (logic 1.926ns (15.007%)  route 10.908ns (84.993%))
  Logic Levels:           9  (LUT2=2 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 48.567 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         1.722    -0.818    UUT/DMA_PHY/clk_out1
    SLICE_X6Y89          FDCE                                         r  UUT/DMA_PHY/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDCE (Prop_fdce_C_Q)         0.518    -0.300 r  UUT/DMA_PHY/FSM_sequential_current_state_reg[1]/Q
                         net (fo=40, routed)          1.668     1.369    UUT/DMA_PHY/current_state[1]
    SLICE_X8Y92          LUT6 (Prop_lut6_I4_O)        0.124     1.493 f  UUT/DMA_PHY/contents_ram[16][7]_i_10/O
                         net (fo=1, routed)           0.286     1.779    UUT/DMA_PHY/contents_ram[16][7]_i_10_n_0
    SLICE_X8Y92          LUT6 (Prop_lut6_I0_O)        0.124     1.903 r  UUT/DMA_PHY/contents_ram[16][7]_i_6/O
                         net (fo=178, routed)         3.070     4.973    UUT/RAM_PHY/UUT1/FSM_sequential_current_state_reg[3]_0
    SLICE_X6Y99          LUT6 (Prop_lut6_I2_O)        0.124     5.097 r  UUT/RAM_PHY/UUT1/i_data_out[2]_i_22/O
                         net (fo=1, routed)           0.000     5.097    UUT/RAM_PHY/UUT1/i_data_out[2]_i_22_n_0
    SLICE_X6Y99          MUXF7 (Prop_muxf7_I1_O)      0.247     5.344 r  UUT/RAM_PHY/UUT1/i_data_out_reg[2]_i_13/O
                         net (fo=1, routed)           0.000     5.344    UUT/RAM_PHY/UUT1/i_data_out_reg[2]_i_13_n_0
    SLICE_X6Y99          MUXF8 (Prop_muxf8_I0_O)      0.098     5.442 r  UUT/RAM_PHY/UUT1/i_data_out_reg[2]_i_9/O
                         net (fo=1, routed)           0.833     6.275    UUT/RAM_PHY/UUT1/i_data_out_reg[2]_i_9_n_0
    SLICE_X6Y95          LUT6 (Prop_lut6_I0_O)        0.319     6.594 r  UUT/RAM_PHY/UUT1/i_data_out[2]_i_7/O
                         net (fo=1, routed)           0.963     7.557    UUT/DMA_PHY/contents_ram[63]_49[2]
    SLICE_X4Y92          LUT6 (Prop_lut6_I2_O)        0.124     7.681 r  UUT/DMA_PHY/i_data_out[2]_i_4/O
                         net (fo=1, routed)           0.500     8.181    UUT/DMA_PHY/i_data_out[2]_i_4_n_0
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.124     8.305 r  UUT/DMA_PHY/i_data_out[2]_i_2/O
                         net (fo=1, routed)           0.444     8.749    UUT/DMA_PHY/i_data_out[2]_i_2_n_0
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.124     8.873 r  UUT/DMA_PHY/i_data_out[2]_i_1/O
                         net (fo=69, routed)          3.143    12.016    UUT/RAM_PHY/UUT1/D[2]
    SLICE_X6Y102         FDCE                                         r  UUT/RAM_PHY/UUT1/contents_ram_reg[58][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         1.588    48.567    UUT/RAM_PHY/UUT1/clk_out1
    SLICE_X6Y102         FDCE                                         r  UUT/RAM_PHY/UUT1/contents_ram_reg[58][2]/C
                         clock pessimism              0.480    49.048    
                         clock uncertainty           -0.103    48.945    
    SLICE_X6Y102         FDCE (Setup_fdce_C_D)       -0.045    48.900    UUT/RAM_PHY/UUT1/contents_ram_reg[58][2]
  -------------------------------------------------------------------
                         required time                         48.900    
                         arrival time                         -12.016    
  -------------------------------------------------------------------
                         slack                                 36.883    

Slack (MET) :             37.022ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/UUT1/contents_ram_reg[45][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.603ns  (logic 1.926ns (15.282%)  route 10.677ns (84.718%))
  Logic Levels:           9  (LUT2=2 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 48.487 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         1.722    -0.818    UUT/DMA_PHY/clk_out1
    SLICE_X6Y89          FDCE                                         r  UUT/DMA_PHY/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDCE (Prop_fdce_C_Q)         0.518    -0.300 r  UUT/DMA_PHY/FSM_sequential_current_state_reg[1]/Q
                         net (fo=40, routed)          1.668     1.369    UUT/DMA_PHY/current_state[1]
    SLICE_X8Y92          LUT6 (Prop_lut6_I4_O)        0.124     1.493 f  UUT/DMA_PHY/contents_ram[16][7]_i_10/O
                         net (fo=1, routed)           0.286     1.779    UUT/DMA_PHY/contents_ram[16][7]_i_10_n_0
    SLICE_X8Y92          LUT6 (Prop_lut6_I0_O)        0.124     1.903 r  UUT/DMA_PHY/contents_ram[16][7]_i_6/O
                         net (fo=178, routed)         3.070     4.973    UUT/RAM_PHY/UUT1/FSM_sequential_current_state_reg[3]_0
    SLICE_X6Y99          LUT6 (Prop_lut6_I2_O)        0.124     5.097 r  UUT/RAM_PHY/UUT1/i_data_out[2]_i_22/O
                         net (fo=1, routed)           0.000     5.097    UUT/RAM_PHY/UUT1/i_data_out[2]_i_22_n_0
    SLICE_X6Y99          MUXF7 (Prop_muxf7_I1_O)      0.247     5.344 r  UUT/RAM_PHY/UUT1/i_data_out_reg[2]_i_13/O
                         net (fo=1, routed)           0.000     5.344    UUT/RAM_PHY/UUT1/i_data_out_reg[2]_i_13_n_0
    SLICE_X6Y99          MUXF8 (Prop_muxf8_I0_O)      0.098     5.442 r  UUT/RAM_PHY/UUT1/i_data_out_reg[2]_i_9/O
                         net (fo=1, routed)           0.833     6.275    UUT/RAM_PHY/UUT1/i_data_out_reg[2]_i_9_n_0
    SLICE_X6Y95          LUT6 (Prop_lut6_I0_O)        0.319     6.594 r  UUT/RAM_PHY/UUT1/i_data_out[2]_i_7/O
                         net (fo=1, routed)           0.963     7.557    UUT/DMA_PHY/contents_ram[63]_49[2]
    SLICE_X4Y92          LUT6 (Prop_lut6_I2_O)        0.124     7.681 r  UUT/DMA_PHY/i_data_out[2]_i_4/O
                         net (fo=1, routed)           0.500     8.181    UUT/DMA_PHY/i_data_out[2]_i_4_n_0
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.124     8.305 r  UUT/DMA_PHY/i_data_out[2]_i_2/O
                         net (fo=1, routed)           0.444     8.749    UUT/DMA_PHY/i_data_out[2]_i_2_n_0
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.124     8.873 r  UUT/DMA_PHY/i_data_out[2]_i_1/O
                         net (fo=69, routed)          2.912    11.785    UUT/RAM_PHY/UUT1/D[2]
    SLICE_X13Y103        FDCE                                         r  UUT/RAM_PHY/UUT1/contents_ram_reg[45][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         1.508    48.487    UUT/RAM_PHY/UUT1/clk_out1
    SLICE_X13Y103        FDCE                                         r  UUT/RAM_PHY/UUT1/contents_ram_reg[45][2]/C
                         clock pessimism              0.480    48.968    
                         clock uncertainty           -0.103    48.865    
    SLICE_X13Y103        FDCE (Setup_fdce_C_D)       -0.058    48.807    UUT/RAM_PHY/UUT1/contents_ram_reg[45][2]
  -------------------------------------------------------------------
                         required time                         48.807    
                         arrival time                         -11.785    
  -------------------------------------------------------------------
                         slack                                 37.022    

Slack (MET) :             37.071ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/UUT1/contents_ram_reg[34][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.609ns  (logic 1.884ns (14.941%)  route 10.725ns (85.059%))
  Logic Levels:           9  (LUT2=2 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 48.566 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         1.722    -0.818    UUT/DMA_PHY/clk_out1
    SLICE_X6Y89          FDCE                                         r  UUT/DMA_PHY/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDCE (Prop_fdce_C_Q)         0.518    -0.300 r  UUT/DMA_PHY/FSM_sequential_current_state_reg[1]/Q
                         net (fo=40, routed)          1.668     1.369    UUT/DMA_PHY/current_state[1]
    SLICE_X8Y92          LUT6 (Prop_lut6_I4_O)        0.124     1.493 f  UUT/DMA_PHY/contents_ram[16][7]_i_10/O
                         net (fo=1, routed)           0.286     1.779    UUT/DMA_PHY/contents_ram[16][7]_i_10_n_0
    SLICE_X8Y92          LUT6 (Prop_lut6_I0_O)        0.124     1.903 r  UUT/DMA_PHY/contents_ram[16][7]_i_6/O
                         net (fo=178, routed)         2.704     4.607    UUT/RAM_PHY/UUT1/FSM_sequential_current_state_reg[3]_0
    SLICE_X9Y105         LUT6 (Prop_lut6_I2_O)        0.124     4.731 r  UUT/RAM_PHY/UUT1/i_data_out[3]_i_27/O
                         net (fo=1, routed)           0.000     4.731    UUT/RAM_PHY/UUT1/i_data_out[3]_i_27_n_0
    SLICE_X9Y105         MUXF7 (Prop_muxf7_I0_O)      0.212     4.943 r  UUT/RAM_PHY/UUT1/i_data_out_reg[3]_i_16/O
                         net (fo=1, routed)           0.000     4.943    UUT/RAM_PHY/UUT1/i_data_out_reg[3]_i_16_n_0
    SLICE_X9Y105         MUXF8 (Prop_muxf8_I1_O)      0.094     5.037 r  UUT/RAM_PHY/UUT1/i_data_out_reg[3]_i_10/O
                         net (fo=1, routed)           1.072     6.109    UUT/RAM_PHY/UUT1/i_data_out_reg[3]_i_10_n_0
    SLICE_X5Y95          LUT6 (Prop_lut6_I1_O)        0.316     6.425 r  UUT/RAM_PHY/UUT1/i_data_out[3]_i_7/O
                         net (fo=1, routed)           0.937     7.361    UUT/DMA_PHY/contents_ram[63]_49[3]
    SLICE_X4Y91          LUT6 (Prop_lut6_I2_O)        0.124     7.485 r  UUT/DMA_PHY/i_data_out[3]_i_4/O
                         net (fo=1, routed)           0.452     7.937    UUT/DMA_PHY/i_data_out[3]_i_4_n_0
    SLICE_X0Y90          LUT2 (Prop_lut2_I0_O)        0.124     8.061 r  UUT/DMA_PHY/i_data_out[3]_i_2/O
                         net (fo=1, routed)           0.280     8.341    UUT/DMA_PHY/i_data_out[3]_i_2_n_0
    SLICE_X0Y90          LUT2 (Prop_lut2_I0_O)        0.124     8.465 r  UUT/DMA_PHY/i_data_out[3]_i_1/O
                         net (fo=69, routed)          3.327    11.792    UUT/RAM_PHY/UUT1/D[3]
    SLICE_X7Y105         FDCE                                         r  UUT/RAM_PHY/UUT1/contents_ram_reg[34][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         1.587    48.566    UUT/RAM_PHY/UUT1/clk_out1
    SLICE_X7Y105         FDCE                                         r  UUT/RAM_PHY/UUT1/contents_ram_reg[34][3]/C
                         clock pessimism              0.480    49.047    
                         clock uncertainty           -0.103    48.944    
    SLICE_X7Y105         FDCE (Setup_fdce_C_D)       -0.081    48.863    UUT/RAM_PHY/UUT1/contents_ram_reg[34][3]
  -------------------------------------------------------------------
                         required time                         48.863    
                         arrival time                         -11.792    
  -------------------------------------------------------------------
                         slack                                 37.071    

Slack (MET) :             37.180ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/UUT1/contents_ram_reg[36][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.422ns  (logic 1.884ns (15.167%)  route 10.538ns (84.833%))
  Logic Levels:           9  (LUT2=2 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 48.487 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         1.722    -0.818    UUT/DMA_PHY/clk_out1
    SLICE_X6Y89          FDCE                                         r  UUT/DMA_PHY/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDCE (Prop_fdce_C_Q)         0.518    -0.300 r  UUT/DMA_PHY/FSM_sequential_current_state_reg[1]/Q
                         net (fo=40, routed)          1.668     1.369    UUT/DMA_PHY/current_state[1]
    SLICE_X8Y92          LUT6 (Prop_lut6_I4_O)        0.124     1.493 f  UUT/DMA_PHY/contents_ram[16][7]_i_10/O
                         net (fo=1, routed)           0.286     1.779    UUT/DMA_PHY/contents_ram[16][7]_i_10_n_0
    SLICE_X8Y92          LUT6 (Prop_lut6_I0_O)        0.124     1.903 r  UUT/DMA_PHY/contents_ram[16][7]_i_6/O
                         net (fo=178, routed)         2.704     4.607    UUT/RAM_PHY/UUT1/FSM_sequential_current_state_reg[3]_0
    SLICE_X9Y105         LUT6 (Prop_lut6_I2_O)        0.124     4.731 r  UUT/RAM_PHY/UUT1/i_data_out[3]_i_27/O
                         net (fo=1, routed)           0.000     4.731    UUT/RAM_PHY/UUT1/i_data_out[3]_i_27_n_0
    SLICE_X9Y105         MUXF7 (Prop_muxf7_I0_O)      0.212     4.943 r  UUT/RAM_PHY/UUT1/i_data_out_reg[3]_i_16/O
                         net (fo=1, routed)           0.000     4.943    UUT/RAM_PHY/UUT1/i_data_out_reg[3]_i_16_n_0
    SLICE_X9Y105         MUXF8 (Prop_muxf8_I1_O)      0.094     5.037 r  UUT/RAM_PHY/UUT1/i_data_out_reg[3]_i_10/O
                         net (fo=1, routed)           1.072     6.109    UUT/RAM_PHY/UUT1/i_data_out_reg[3]_i_10_n_0
    SLICE_X5Y95          LUT6 (Prop_lut6_I1_O)        0.316     6.425 r  UUT/RAM_PHY/UUT1/i_data_out[3]_i_7/O
                         net (fo=1, routed)           0.937     7.361    UUT/DMA_PHY/contents_ram[63]_49[3]
    SLICE_X4Y91          LUT6 (Prop_lut6_I2_O)        0.124     7.485 r  UUT/DMA_PHY/i_data_out[3]_i_4/O
                         net (fo=1, routed)           0.452     7.937    UUT/DMA_PHY/i_data_out[3]_i_4_n_0
    SLICE_X0Y90          LUT2 (Prop_lut2_I0_O)        0.124     8.061 r  UUT/DMA_PHY/i_data_out[3]_i_2/O
                         net (fo=1, routed)           0.280     8.341    UUT/DMA_PHY/i_data_out[3]_i_2_n_0
    SLICE_X0Y90          LUT2 (Prop_lut2_I0_O)        0.124     8.465 r  UUT/DMA_PHY/i_data_out[3]_i_1/O
                         net (fo=69, routed)          3.139    11.604    UUT/RAM_PHY/UUT1/D[3]
    SLICE_X9Y106         FDCE                                         r  UUT/RAM_PHY/UUT1/contents_ram_reg[36][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         1.508    48.487    UUT/RAM_PHY/UUT1/clk_out1
    SLICE_X9Y106         FDCE                                         r  UUT/RAM_PHY/UUT1/contents_ram_reg[36][3]/C
                         clock pessimism              0.480    48.968    
                         clock uncertainty           -0.103    48.865    
    SLICE_X9Y106         FDCE (Setup_fdce_C_D)       -0.081    48.784    UUT/RAM_PHY/UUT1/contents_ram_reg[36][3]
  -------------------------------------------------------------------
                         required time                         48.784    
                         arrival time                         -11.604    
  -------------------------------------------------------------------
                         slack                                 37.180    

Slack (MET) :             37.196ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/UUT1/contents_ram_reg[32][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.398ns  (logic 1.926ns (15.535%)  route 10.472ns (84.465%))
  Logic Levels:           9  (LUT2=2 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 48.491 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         1.722    -0.818    UUT/DMA_PHY/clk_out1
    SLICE_X6Y89          FDCE                                         r  UUT/DMA_PHY/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDCE (Prop_fdce_C_Q)         0.518    -0.300 r  UUT/DMA_PHY/FSM_sequential_current_state_reg[1]/Q
                         net (fo=40, routed)          1.668     1.369    UUT/DMA_PHY/current_state[1]
    SLICE_X8Y92          LUT6 (Prop_lut6_I4_O)        0.124     1.493 f  UUT/DMA_PHY/contents_ram[16][7]_i_10/O
                         net (fo=1, routed)           0.286     1.779    UUT/DMA_PHY/contents_ram[16][7]_i_10_n_0
    SLICE_X8Y92          LUT6 (Prop_lut6_I0_O)        0.124     1.903 r  UUT/DMA_PHY/contents_ram[16][7]_i_6/O
                         net (fo=178, routed)         3.070     4.973    UUT/RAM_PHY/UUT1/FSM_sequential_current_state_reg[3]_0
    SLICE_X6Y99          LUT6 (Prop_lut6_I2_O)        0.124     5.097 r  UUT/RAM_PHY/UUT1/i_data_out[2]_i_22/O
                         net (fo=1, routed)           0.000     5.097    UUT/RAM_PHY/UUT1/i_data_out[2]_i_22_n_0
    SLICE_X6Y99          MUXF7 (Prop_muxf7_I1_O)      0.247     5.344 r  UUT/RAM_PHY/UUT1/i_data_out_reg[2]_i_13/O
                         net (fo=1, routed)           0.000     5.344    UUT/RAM_PHY/UUT1/i_data_out_reg[2]_i_13_n_0
    SLICE_X6Y99          MUXF8 (Prop_muxf8_I0_O)      0.098     5.442 r  UUT/RAM_PHY/UUT1/i_data_out_reg[2]_i_9/O
                         net (fo=1, routed)           0.833     6.275    UUT/RAM_PHY/UUT1/i_data_out_reg[2]_i_9_n_0
    SLICE_X6Y95          LUT6 (Prop_lut6_I0_O)        0.319     6.594 r  UUT/RAM_PHY/UUT1/i_data_out[2]_i_7/O
                         net (fo=1, routed)           0.963     7.557    UUT/DMA_PHY/contents_ram[63]_49[2]
    SLICE_X4Y92          LUT6 (Prop_lut6_I2_O)        0.124     7.681 r  UUT/DMA_PHY/i_data_out[2]_i_4/O
                         net (fo=1, routed)           0.500     8.181    UUT/DMA_PHY/i_data_out[2]_i_4_n_0
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.124     8.305 r  UUT/DMA_PHY/i_data_out[2]_i_2/O
                         net (fo=1, routed)           0.444     8.749    UUT/DMA_PHY/i_data_out[2]_i_2_n_0
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.124     8.873 r  UUT/DMA_PHY/i_data_out[2]_i_1/O
                         net (fo=69, routed)          2.707    11.580    UUT/RAM_PHY/UUT1/D[2]
    SLICE_X11Y102        FDCE                                         r  UUT/RAM_PHY/UUT1/contents_ram_reg[32][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         1.512    48.491    UUT/RAM_PHY/UUT1/clk_out1
    SLICE_X11Y102        FDCE                                         r  UUT/RAM_PHY/UUT1/contents_ram_reg[32][2]/C
                         clock pessimism              0.480    48.972    
                         clock uncertainty           -0.103    48.869    
    SLICE_X11Y102        FDCE (Setup_fdce_C_D)       -0.093    48.776    UUT/RAM_PHY/UUT1/contents_ram_reg[32][2]
  -------------------------------------------------------------------
                         required time                         48.776    
                         arrival time                         -11.580    
  -------------------------------------------------------------------
                         slack                                 37.196    

Slack (MET) :             37.251ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/UUT1/contents_ram_reg[8][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.482ns  (logic 1.926ns (15.430%)  route 10.556ns (84.570%))
  Logic Levels:           9  (LUT2=2 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 48.504 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         1.722    -0.818    UUT/DMA_PHY/clk_out1
    SLICE_X6Y89          FDCE                                         r  UUT/DMA_PHY/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDCE (Prop_fdce_C_Q)         0.518    -0.300 r  UUT/DMA_PHY/FSM_sequential_current_state_reg[1]/Q
                         net (fo=40, routed)          1.668     1.369    UUT/DMA_PHY/current_state[1]
    SLICE_X8Y92          LUT6 (Prop_lut6_I4_O)        0.124     1.493 f  UUT/DMA_PHY/contents_ram[16][7]_i_10/O
                         net (fo=1, routed)           0.286     1.779    UUT/DMA_PHY/contents_ram[16][7]_i_10_n_0
    SLICE_X8Y92          LUT6 (Prop_lut6_I0_O)        0.124     1.903 r  UUT/DMA_PHY/contents_ram[16][7]_i_6/O
                         net (fo=178, routed)         3.070     4.973    UUT/RAM_PHY/UUT1/FSM_sequential_current_state_reg[3]_0
    SLICE_X6Y99          LUT6 (Prop_lut6_I2_O)        0.124     5.097 r  UUT/RAM_PHY/UUT1/i_data_out[2]_i_22/O
                         net (fo=1, routed)           0.000     5.097    UUT/RAM_PHY/UUT1/i_data_out[2]_i_22_n_0
    SLICE_X6Y99          MUXF7 (Prop_muxf7_I1_O)      0.247     5.344 r  UUT/RAM_PHY/UUT1/i_data_out_reg[2]_i_13/O
                         net (fo=1, routed)           0.000     5.344    UUT/RAM_PHY/UUT1/i_data_out_reg[2]_i_13_n_0
    SLICE_X6Y99          MUXF8 (Prop_muxf8_I0_O)      0.098     5.442 r  UUT/RAM_PHY/UUT1/i_data_out_reg[2]_i_9/O
                         net (fo=1, routed)           0.833     6.275    UUT/RAM_PHY/UUT1/i_data_out_reg[2]_i_9_n_0
    SLICE_X6Y95          LUT6 (Prop_lut6_I0_O)        0.319     6.594 r  UUT/RAM_PHY/UUT1/i_data_out[2]_i_7/O
                         net (fo=1, routed)           0.963     7.557    UUT/DMA_PHY/contents_ram[63]_49[2]
    SLICE_X4Y92          LUT6 (Prop_lut6_I2_O)        0.124     7.681 r  UUT/DMA_PHY/i_data_out[2]_i_4/O
                         net (fo=1, routed)           0.500     8.181    UUT/DMA_PHY/i_data_out[2]_i_4_n_0
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.124     8.305 r  UUT/DMA_PHY/i_data_out[2]_i_2/O
                         net (fo=1, routed)           0.444     8.749    UUT/DMA_PHY/i_data_out[2]_i_2_n_0
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.124     8.873 r  UUT/DMA_PHY/i_data_out[2]_i_1/O
                         net (fo=69, routed)          2.792    11.665    UUT/RAM_PHY/UUT1/D[2]
    SLICE_X12Y96         FDCE                                         r  UUT/RAM_PHY/UUT1/contents_ram_reg[8][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         1.524    48.504    UUT/RAM_PHY/UUT1/clk_out1
    SLICE_X12Y96         FDCE                                         r  UUT/RAM_PHY/UUT1/contents_ram_reg[8][2]/C
                         clock pessimism              0.559    49.063    
                         clock uncertainty           -0.103    48.960    
    SLICE_X12Y96         FDCE (Setup_fdce_C_D)       -0.045    48.915    UUT/RAM_PHY/UUT1/contents_ram_reg[8][2]
  -------------------------------------------------------------------
                         required time                         48.915    
                         arrival time                         -11.665    
  -------------------------------------------------------------------
                         slack                                 37.251    

Slack (MET) :             37.345ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/UUT1/contents_ram_reg[33][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.293ns  (logic 1.926ns (15.668%)  route 10.367ns (84.332%))
  Logic Levels:           9  (LUT2=2 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 48.487 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         1.722    -0.818    UUT/DMA_PHY/clk_out1
    SLICE_X6Y89          FDCE                                         r  UUT/DMA_PHY/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDCE (Prop_fdce_C_Q)         0.518    -0.300 r  UUT/DMA_PHY/FSM_sequential_current_state_reg[1]/Q
                         net (fo=40, routed)          1.668     1.369    UUT/DMA_PHY/current_state[1]
    SLICE_X8Y92          LUT6 (Prop_lut6_I4_O)        0.124     1.493 f  UUT/DMA_PHY/contents_ram[16][7]_i_10/O
                         net (fo=1, routed)           0.286     1.779    UUT/DMA_PHY/contents_ram[16][7]_i_10_n_0
    SLICE_X8Y92          LUT6 (Prop_lut6_I0_O)        0.124     1.903 r  UUT/DMA_PHY/contents_ram[16][7]_i_6/O
                         net (fo=178, routed)         3.070     4.973    UUT/RAM_PHY/UUT1/FSM_sequential_current_state_reg[3]_0
    SLICE_X6Y99          LUT6 (Prop_lut6_I2_O)        0.124     5.097 r  UUT/RAM_PHY/UUT1/i_data_out[2]_i_22/O
                         net (fo=1, routed)           0.000     5.097    UUT/RAM_PHY/UUT1/i_data_out[2]_i_22_n_0
    SLICE_X6Y99          MUXF7 (Prop_muxf7_I1_O)      0.247     5.344 r  UUT/RAM_PHY/UUT1/i_data_out_reg[2]_i_13/O
                         net (fo=1, routed)           0.000     5.344    UUT/RAM_PHY/UUT1/i_data_out_reg[2]_i_13_n_0
    SLICE_X6Y99          MUXF8 (Prop_muxf8_I0_O)      0.098     5.442 r  UUT/RAM_PHY/UUT1/i_data_out_reg[2]_i_9/O
                         net (fo=1, routed)           0.833     6.275    UUT/RAM_PHY/UUT1/i_data_out_reg[2]_i_9_n_0
    SLICE_X6Y95          LUT6 (Prop_lut6_I0_O)        0.319     6.594 r  UUT/RAM_PHY/UUT1/i_data_out[2]_i_7/O
                         net (fo=1, routed)           0.963     7.557    UUT/DMA_PHY/contents_ram[63]_49[2]
    SLICE_X4Y92          LUT6 (Prop_lut6_I2_O)        0.124     7.681 r  UUT/DMA_PHY/i_data_out[2]_i_4/O
                         net (fo=1, routed)           0.500     8.181    UUT/DMA_PHY/i_data_out[2]_i_4_n_0
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.124     8.305 r  UUT/DMA_PHY/i_data_out[2]_i_2/O
                         net (fo=1, routed)           0.444     8.749    UUT/DMA_PHY/i_data_out[2]_i_2_n_0
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.124     8.873 r  UUT/DMA_PHY/i_data_out[2]_i_1/O
                         net (fo=69, routed)          2.602    11.475    UUT/RAM_PHY/UUT1/D[2]
    SLICE_X12Y103        FDCE                                         r  UUT/RAM_PHY/UUT1/contents_ram_reg[33][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         1.508    48.487    UUT/RAM_PHY/UUT1/clk_out1
    SLICE_X12Y103        FDCE                                         r  UUT/RAM_PHY/UUT1/contents_ram_reg[33][2]/C
                         clock pessimism              0.480    48.968    
                         clock uncertainty           -0.103    48.865    
    SLICE_X12Y103        FDCE (Setup_fdce_C_D)       -0.045    48.820    UUT/RAM_PHY/UUT1/contents_ram_reg[33][2]
  -------------------------------------------------------------------
                         required time                         48.820    
                         arrival time                         -11.475    
  -------------------------------------------------------------------
                         slack                                 37.345    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.964%)  route 0.100ns (35.036%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         0.572    -0.592    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X9Y87          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/Q
                         net (fo=8, routed)           0.100    -0.351    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/curr_fwft_state[0]
    SLICE_X8Y87          LUT4 (Prop_lut4_I2_O)        0.045    -0.306 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_i_1/O
                         net (fo=2, routed)           0.000    -0.306    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i0__1
    SLICE_X8Y87          FDSE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         0.842    -0.831    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X8Y87          FDSE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism              0.252    -0.579    
                         clock uncertainty            0.103    -0.476    
    SLICE_X8Y87          FDSE (Hold_fdse_C_D)         0.120    -0.356    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Data_FF_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Transmitter/dato_TDATA_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.686%)  route 0.117ns (45.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         0.574    -0.590    UUT/RS232_PHY/clk_out1
    SLICE_X9Y91          FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  UUT/RS232_PHY/Data_FF_reg[1]/Q
                         net (fo=1, routed)           0.117    -0.332    UUT/RS232_PHY/Transmitter/Q[1]
    SLICE_X11Y91         FDCE                                         r  UUT/RS232_PHY/Transmitter/dato_TDATA_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         0.845    -0.828    UUT/RS232_PHY/Transmitter/clk_out1
    SLICE_X11Y91         FDCE                                         r  UUT/RS232_PHY/Transmitter/dato_TDATA_reg[1]/C
                         clock pessimism              0.275    -0.553    
                         clock uncertainty            0.103    -0.450    
    SLICE_X11Y91         FDCE (Hold_fdce_C_D)         0.066    -0.384    UUT/RS232_PHY/Transmitter/dato_TDATA_reg[1]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Receiver/contador_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Receiver/contador_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.189ns (63.138%)  route 0.110ns (36.862%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         0.600    -0.564    UUT/RS232_PHY/Receiver/clk_out1
    SLICE_X3Y85          FDCE                                         r  UUT/RS232_PHY/Receiver/contador_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141    -0.423 r  UUT/RS232_PHY/Receiver/contador_reg[0]/Q
                         net (fo=8, routed)           0.110    -0.313    UUT/RS232_PHY/Receiver/contador_reg_n_0_[0]
    SLICE_X2Y85          LUT5 (Prop_lut5_I3_O)        0.048    -0.265 r  UUT/RS232_PHY/Receiver/contador[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.265    UUT/RS232_PHY/Receiver/contador[3]_i_1__0_n_0
    SLICE_X2Y85          FDCE                                         r  UUT/RS232_PHY/Receiver/contador_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         0.872    -0.801    UUT/RS232_PHY/Receiver/clk_out1
    SLICE_X2Y85          FDCE                                         r  UUT/RS232_PHY/Receiver/contador_reg[3]/C
                         clock pessimism              0.250    -0.551    
                         clock uncertainty            0.103    -0.448    
    SLICE_X2Y85          FDCE (Hold_fdce_C_D)         0.131    -0.317    UUT/RS232_PHY/Receiver/contador_reg[3]
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Receiver/Code_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Shift/desplazado_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.827%)  route 0.103ns (42.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         0.599    -0.565    UUT/RS232_PHY/Receiver/clk_out1
    SLICE_X4Y86          FDCE                                         r  UUT/RS232_PHY/Receiver/Code_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  UUT/RS232_PHY/Receiver/Code_out_reg/Q
                         net (fo=1, routed)           0.103    -0.321    UUT/RS232_PHY/Shift/D[0]
    SLICE_X7Y85          FDCE                                         r  UUT/RS232_PHY/Shift/desplazado_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         0.869    -0.804    UUT/RS232_PHY/Shift/clk_out1
    SLICE_X7Y85          FDCE                                         r  UUT/RS232_PHY/Shift/desplazado_reg[7]/C
                         clock pessimism              0.254    -0.550    
                         clock uncertainty            0.103    -0.447    
    SLICE_X7Y85          FDCE (Hold_fdce_C_D)         0.072    -0.375    UUT/RS232_PHY/Shift/desplazado_reg[7]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Receiver/contador_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Receiver/contador_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         0.600    -0.564    UUT/RS232_PHY/Receiver/clk_out1
    SLICE_X3Y85          FDCE                                         r  UUT/RS232_PHY/Receiver/contador_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141    -0.423 r  UUT/RS232_PHY/Receiver/contador_reg[0]/Q
                         net (fo=8, routed)           0.110    -0.313    UUT/RS232_PHY/Receiver/contador_reg_n_0_[0]
    SLICE_X2Y85          LUT4 (Prop_lut4_I2_O)        0.045    -0.268 r  UUT/RS232_PHY/Receiver/contador[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.268    UUT/RS232_PHY/Receiver/contador[2]_i_1__0_n_0
    SLICE_X2Y85          FDCE                                         r  UUT/RS232_PHY/Receiver/contador_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         0.872    -0.801    UUT/RS232_PHY/Receiver/clk_out1
    SLICE_X2Y85          FDCE                                         r  UUT/RS232_PHY/Receiver/contador_reg[2]/C
                         clock pessimism              0.250    -0.551    
                         clock uncertainty            0.103    -0.448    
    SLICE_X2Y85          FDCE (Hold_fdce_C_D)         0.120    -0.328    UUT/RS232_PHY/Receiver/contador_reg[2]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Data_FF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Transmitter/dato_TDATA_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.522%)  route 0.113ns (44.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         0.574    -0.590    UUT/RS232_PHY/clk_out1
    SLICE_X9Y91          FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  UUT/RS232_PHY/Data_FF_reg[4]/Q
                         net (fo=1, routed)           0.113    -0.336    UUT/RS232_PHY/Transmitter/Q[4]
    SLICE_X10Y91         FDCE                                         r  UUT/RS232_PHY/Transmitter/dato_TDATA_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         0.845    -0.828    UUT/RS232_PHY/Transmitter/clk_out1
    SLICE_X10Y91         FDCE                                         r  UUT/RS232_PHY/Transmitter/dato_TDATA_reg[4]/C
                         clock pessimism              0.275    -0.553    
                         clock uncertainty            0.103    -0.450    
    SLICE_X10Y91         FDCE (Hold_fdce_C_D)         0.052    -0.398    UUT/RS232_PHY/Transmitter/dato_TDATA_reg[4]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Receiver/contador_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Receiver/contador_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.929%)  route 0.114ns (38.071%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         0.600    -0.564    UUT/RS232_PHY/Receiver/clk_out1
    SLICE_X3Y85          FDCE                                         r  UUT/RS232_PHY/Receiver/contador_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141    -0.423 r  UUT/RS232_PHY/Receiver/contador_reg[0]/Q
                         net (fo=8, routed)           0.114    -0.309    UUT/RS232_PHY/Receiver/contador_reg_n_0_[0]
    SLICE_X2Y85          LUT6 (Prop_lut6_I4_O)        0.045    -0.264 r  UUT/RS232_PHY/Receiver/contador[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.264    UUT/RS232_PHY/Receiver/contador[4]_i_1__0_n_0
    SLICE_X2Y85          FDCE                                         r  UUT/RS232_PHY/Receiver/contador_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         0.872    -0.801    UUT/RS232_PHY/Receiver/clk_out1
    SLICE_X2Y85          FDCE                                         r  UUT/RS232_PHY/Receiver/contador_reg[4]/C
                         clock pessimism              0.250    -0.551    
                         clock uncertainty            0.103    -0.448    
    SLICE_X2Y85          FDCE (Hold_fdce_C_D)         0.121    -0.327    UUT/RS232_PHY/Receiver/contador_reg[4]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Shift/desplazado_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.164ns (43.271%)  route 0.215ns (56.729%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         0.599    -0.565    UUT/RS232_PHY/Shift/clk_out1
    SLICE_X6Y85          FDCE                                         r  UUT/RS232_PHY/Shift/desplazado_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDCE (Prop_fdce_C_Q)         0.164    -0.401 r  UUT/RS232_PHY/Shift/desplazado_reg[2]/Q
                         net (fo=2, routed)           0.215    -0.186    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[2]
    RAMB18_X0Y34         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         0.883    -0.790    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y34         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.275    -0.515    
                         clock uncertainty            0.103    -0.412    
    RAMB18_X0Y34         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[8])
                                                      0.155    -0.257    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.209ns (74.078%)  route 0.073ns (25.922%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         0.572    -0.592    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X8Y87          FDSE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y87          FDSE (Prop_fdse_C_Q)         0.164    -0.428 f  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/Q
                         net (fo=5, routed)           0.073    -0.355    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out
    SLICE_X9Y87          LUT4 (Prop_lut4_I3_O)        0.045    -0.310 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.310    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/next_fwft_state[1]
    SLICE_X9Y87          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         0.842    -0.831    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X9Y87          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism              0.252    -0.579    
                         clock uncertainty            0.103    -0.476    
    SLICE_X9Y87          FDRE (Hold_fdre_C_D)         0.092    -0.384    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Data_FF_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Transmitter/dato_TDATA_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.397%)  route 0.117ns (41.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         0.574    -0.590    UUT/RS232_PHY/clk_out1
    SLICE_X8Y91          FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y91          FDCE (Prop_fdce_C_Q)         0.164    -0.426 r  UUT/RS232_PHY/Data_FF_reg[7]/Q
                         net (fo=1, routed)           0.117    -0.309    UUT/RS232_PHY/Transmitter/Q[7]
    SLICE_X10Y91         FDCE                                         r  UUT/RS232_PHY/Transmitter/dato_TDATA_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         0.845    -0.828    UUT/RS232_PHY/Transmitter/clk_out1
    SLICE_X10Y91         FDCE                                         r  UUT/RS232_PHY/Transmitter/dato_TDATA_reg[7]/C
                         clock pessimism              0.275    -0.553    
                         clock uncertainty            0.103    -0.450    
    SLICE_X10Y91         FDCE (Hold_fdce_C_D)         0.063    -0.387    UUT/RS232_PHY/Transmitter/dato_TDATA_reg[7]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.078    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       36.482ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.482ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/UUT1/contents_ram_reg[41][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.159ns  (logic 1.926ns (14.637%)  route 11.233ns (85.363%))
  Logic Levels:           9  (LUT2=2 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 48.490 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         1.722    -0.818    UUT/DMA_PHY/clk_out1
    SLICE_X6Y89          FDCE                                         r  UUT/DMA_PHY/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDCE (Prop_fdce_C_Q)         0.518    -0.300 r  UUT/DMA_PHY/FSM_sequential_current_state_reg[1]/Q
                         net (fo=40, routed)          1.668     1.369    UUT/DMA_PHY/current_state[1]
    SLICE_X8Y92          LUT6 (Prop_lut6_I4_O)        0.124     1.493 f  UUT/DMA_PHY/contents_ram[16][7]_i_10/O
                         net (fo=1, routed)           0.286     1.779    UUT/DMA_PHY/contents_ram[16][7]_i_10_n_0
    SLICE_X8Y92          LUT6 (Prop_lut6_I0_O)        0.124     1.903 r  UUT/DMA_PHY/contents_ram[16][7]_i_6/O
                         net (fo=178, routed)         3.070     4.973    UUT/RAM_PHY/UUT1/FSM_sequential_current_state_reg[3]_0
    SLICE_X6Y99          LUT6 (Prop_lut6_I2_O)        0.124     5.097 r  UUT/RAM_PHY/UUT1/i_data_out[2]_i_22/O
                         net (fo=1, routed)           0.000     5.097    UUT/RAM_PHY/UUT1/i_data_out[2]_i_22_n_0
    SLICE_X6Y99          MUXF7 (Prop_muxf7_I1_O)      0.247     5.344 r  UUT/RAM_PHY/UUT1/i_data_out_reg[2]_i_13/O
                         net (fo=1, routed)           0.000     5.344    UUT/RAM_PHY/UUT1/i_data_out_reg[2]_i_13_n_0
    SLICE_X6Y99          MUXF8 (Prop_muxf8_I0_O)      0.098     5.442 r  UUT/RAM_PHY/UUT1/i_data_out_reg[2]_i_9/O
                         net (fo=1, routed)           0.833     6.275    UUT/RAM_PHY/UUT1/i_data_out_reg[2]_i_9_n_0
    SLICE_X6Y95          LUT6 (Prop_lut6_I0_O)        0.319     6.594 r  UUT/RAM_PHY/UUT1/i_data_out[2]_i_7/O
                         net (fo=1, routed)           0.963     7.557    UUT/DMA_PHY/contents_ram[63]_49[2]
    SLICE_X4Y92          LUT6 (Prop_lut6_I2_O)        0.124     7.681 r  UUT/DMA_PHY/i_data_out[2]_i_4/O
                         net (fo=1, routed)           0.500     8.181    UUT/DMA_PHY/i_data_out[2]_i_4_n_0
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.124     8.305 r  UUT/DMA_PHY/i_data_out[2]_i_2/O
                         net (fo=1, routed)           0.444     8.749    UUT/DMA_PHY/i_data_out[2]_i_2_n_0
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.124     8.873 r  UUT/DMA_PHY/i_data_out[2]_i_1/O
                         net (fo=69, routed)          3.468    12.341    UUT/RAM_PHY/UUT1/D[2]
    SLICE_X10Y105        FDCE                                         r  UUT/RAM_PHY/UUT1/contents_ram_reg[41][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         1.511    48.490    UUT/RAM_PHY/UUT1/clk_out1
    SLICE_X10Y105        FDCE                                         r  UUT/RAM_PHY/UUT1/contents_ram_reg[41][2]/C
                         clock pessimism              0.480    48.971    
                         clock uncertainty           -0.103    48.868    
    SLICE_X10Y105        FDCE (Setup_fdce_C_D)       -0.045    48.823    UUT/RAM_PHY/UUT1/contents_ram_reg[41][2]
  -------------------------------------------------------------------
                         required time                         48.823    
                         arrival time                         -12.341    
  -------------------------------------------------------------------
                         slack                                 36.482    

Slack (MET) :             36.604ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/UUT1/contents_ram_reg[60][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.114ns  (logic 1.926ns (14.687%)  route 11.188ns (85.313%))
  Logic Levels:           9  (LUT2=2 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 48.567 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         1.722    -0.818    UUT/DMA_PHY/clk_out1
    SLICE_X6Y89          FDCE                                         r  UUT/DMA_PHY/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDCE (Prop_fdce_C_Q)         0.518    -0.300 r  UUT/DMA_PHY/FSM_sequential_current_state_reg[1]/Q
                         net (fo=40, routed)          1.668     1.369    UUT/DMA_PHY/current_state[1]
    SLICE_X8Y92          LUT6 (Prop_lut6_I4_O)        0.124     1.493 f  UUT/DMA_PHY/contents_ram[16][7]_i_10/O
                         net (fo=1, routed)           0.286     1.779    UUT/DMA_PHY/contents_ram[16][7]_i_10_n_0
    SLICE_X8Y92          LUT6 (Prop_lut6_I0_O)        0.124     1.903 r  UUT/DMA_PHY/contents_ram[16][7]_i_6/O
                         net (fo=178, routed)         3.070     4.973    UUT/RAM_PHY/UUT1/FSM_sequential_current_state_reg[3]_0
    SLICE_X6Y99          LUT6 (Prop_lut6_I2_O)        0.124     5.097 r  UUT/RAM_PHY/UUT1/i_data_out[2]_i_22/O
                         net (fo=1, routed)           0.000     5.097    UUT/RAM_PHY/UUT1/i_data_out[2]_i_22_n_0
    SLICE_X6Y99          MUXF7 (Prop_muxf7_I1_O)      0.247     5.344 r  UUT/RAM_PHY/UUT1/i_data_out_reg[2]_i_13/O
                         net (fo=1, routed)           0.000     5.344    UUT/RAM_PHY/UUT1/i_data_out_reg[2]_i_13_n_0
    SLICE_X6Y99          MUXF8 (Prop_muxf8_I0_O)      0.098     5.442 r  UUT/RAM_PHY/UUT1/i_data_out_reg[2]_i_9/O
                         net (fo=1, routed)           0.833     6.275    UUT/RAM_PHY/UUT1/i_data_out_reg[2]_i_9_n_0
    SLICE_X6Y95          LUT6 (Prop_lut6_I0_O)        0.319     6.594 r  UUT/RAM_PHY/UUT1/i_data_out[2]_i_7/O
                         net (fo=1, routed)           0.963     7.557    UUT/DMA_PHY/contents_ram[63]_49[2]
    SLICE_X4Y92          LUT6 (Prop_lut6_I2_O)        0.124     7.681 r  UUT/DMA_PHY/i_data_out[2]_i_4/O
                         net (fo=1, routed)           0.500     8.181    UUT/DMA_PHY/i_data_out[2]_i_4_n_0
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.124     8.305 r  UUT/DMA_PHY/i_data_out[2]_i_2/O
                         net (fo=1, routed)           0.444     8.749    UUT/DMA_PHY/i_data_out[2]_i_2_n_0
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.124     8.873 r  UUT/DMA_PHY/i_data_out[2]_i_1/O
                         net (fo=69, routed)          3.423    12.296    UUT/RAM_PHY/UUT1/D[2]
    SLICE_X6Y101         FDCE                                         r  UUT/RAM_PHY/UUT1/contents_ram_reg[60][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         1.588    48.567    UUT/RAM_PHY/UUT1/clk_out1
    SLICE_X6Y101         FDCE                                         r  UUT/RAM_PHY/UUT1/contents_ram_reg[60][2]/C
                         clock pessimism              0.480    49.048    
                         clock uncertainty           -0.103    48.945    
    SLICE_X6Y101         FDCE (Setup_fdce_C_D)       -0.045    48.900    UUT/RAM_PHY/UUT1/contents_ram_reg[60][2]
  -------------------------------------------------------------------
                         required time                         48.900    
                         arrival time                         -12.296    
  -------------------------------------------------------------------
                         slack                                 36.604    

Slack (MET) :             36.729ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/UUT1/contents_ram_reg[35][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.864ns  (logic 1.926ns (14.972%)  route 10.938ns (85.028%))
  Logic Levels:           9  (LUT2=2 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 48.490 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         1.722    -0.818    UUT/DMA_PHY/clk_out1
    SLICE_X6Y89          FDCE                                         r  UUT/DMA_PHY/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDCE (Prop_fdce_C_Q)         0.518    -0.300 r  UUT/DMA_PHY/FSM_sequential_current_state_reg[1]/Q
                         net (fo=40, routed)          1.668     1.369    UUT/DMA_PHY/current_state[1]
    SLICE_X8Y92          LUT6 (Prop_lut6_I4_O)        0.124     1.493 f  UUT/DMA_PHY/contents_ram[16][7]_i_10/O
                         net (fo=1, routed)           0.286     1.779    UUT/DMA_PHY/contents_ram[16][7]_i_10_n_0
    SLICE_X8Y92          LUT6 (Prop_lut6_I0_O)        0.124     1.903 r  UUT/DMA_PHY/contents_ram[16][7]_i_6/O
                         net (fo=178, routed)         3.070     4.973    UUT/RAM_PHY/UUT1/FSM_sequential_current_state_reg[3]_0
    SLICE_X6Y99          LUT6 (Prop_lut6_I2_O)        0.124     5.097 r  UUT/RAM_PHY/UUT1/i_data_out[2]_i_22/O
                         net (fo=1, routed)           0.000     5.097    UUT/RAM_PHY/UUT1/i_data_out[2]_i_22_n_0
    SLICE_X6Y99          MUXF7 (Prop_muxf7_I1_O)      0.247     5.344 r  UUT/RAM_PHY/UUT1/i_data_out_reg[2]_i_13/O
                         net (fo=1, routed)           0.000     5.344    UUT/RAM_PHY/UUT1/i_data_out_reg[2]_i_13_n_0
    SLICE_X6Y99          MUXF8 (Prop_muxf8_I0_O)      0.098     5.442 r  UUT/RAM_PHY/UUT1/i_data_out_reg[2]_i_9/O
                         net (fo=1, routed)           0.833     6.275    UUT/RAM_PHY/UUT1/i_data_out_reg[2]_i_9_n_0
    SLICE_X6Y95          LUT6 (Prop_lut6_I0_O)        0.319     6.594 r  UUT/RAM_PHY/UUT1/i_data_out[2]_i_7/O
                         net (fo=1, routed)           0.963     7.557    UUT/DMA_PHY/contents_ram[63]_49[2]
    SLICE_X4Y92          LUT6 (Prop_lut6_I2_O)        0.124     7.681 r  UUT/DMA_PHY/i_data_out[2]_i_4/O
                         net (fo=1, routed)           0.500     8.181    UUT/DMA_PHY/i_data_out[2]_i_4_n_0
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.124     8.305 r  UUT/DMA_PHY/i_data_out[2]_i_2/O
                         net (fo=1, routed)           0.444     8.749    UUT/DMA_PHY/i_data_out[2]_i_2_n_0
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.124     8.873 r  UUT/DMA_PHY/i_data_out[2]_i_1/O
                         net (fo=69, routed)          3.173    12.046    UUT/RAM_PHY/UUT1/D[2]
    SLICE_X11Y104        FDCE                                         r  UUT/RAM_PHY/UUT1/contents_ram_reg[35][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         1.511    48.490    UUT/RAM_PHY/UUT1/clk_out1
    SLICE_X11Y104        FDCE                                         r  UUT/RAM_PHY/UUT1/contents_ram_reg[35][2]/C
                         clock pessimism              0.480    48.971    
                         clock uncertainty           -0.103    48.868    
    SLICE_X11Y104        FDCE (Setup_fdce_C_D)       -0.093    48.775    UUT/RAM_PHY/UUT1/contents_ram_reg[35][2]
  -------------------------------------------------------------------
                         required time                         48.775    
                         arrival time                         -12.046    
  -------------------------------------------------------------------
                         slack                                 36.729    

Slack (MET) :             36.883ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/UUT1/contents_ram_reg[58][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.834ns  (logic 1.926ns (15.007%)  route 10.908ns (84.993%))
  Logic Levels:           9  (LUT2=2 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 48.567 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         1.722    -0.818    UUT/DMA_PHY/clk_out1
    SLICE_X6Y89          FDCE                                         r  UUT/DMA_PHY/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDCE (Prop_fdce_C_Q)         0.518    -0.300 r  UUT/DMA_PHY/FSM_sequential_current_state_reg[1]/Q
                         net (fo=40, routed)          1.668     1.369    UUT/DMA_PHY/current_state[1]
    SLICE_X8Y92          LUT6 (Prop_lut6_I4_O)        0.124     1.493 f  UUT/DMA_PHY/contents_ram[16][7]_i_10/O
                         net (fo=1, routed)           0.286     1.779    UUT/DMA_PHY/contents_ram[16][7]_i_10_n_0
    SLICE_X8Y92          LUT6 (Prop_lut6_I0_O)        0.124     1.903 r  UUT/DMA_PHY/contents_ram[16][7]_i_6/O
                         net (fo=178, routed)         3.070     4.973    UUT/RAM_PHY/UUT1/FSM_sequential_current_state_reg[3]_0
    SLICE_X6Y99          LUT6 (Prop_lut6_I2_O)        0.124     5.097 r  UUT/RAM_PHY/UUT1/i_data_out[2]_i_22/O
                         net (fo=1, routed)           0.000     5.097    UUT/RAM_PHY/UUT1/i_data_out[2]_i_22_n_0
    SLICE_X6Y99          MUXF7 (Prop_muxf7_I1_O)      0.247     5.344 r  UUT/RAM_PHY/UUT1/i_data_out_reg[2]_i_13/O
                         net (fo=1, routed)           0.000     5.344    UUT/RAM_PHY/UUT1/i_data_out_reg[2]_i_13_n_0
    SLICE_X6Y99          MUXF8 (Prop_muxf8_I0_O)      0.098     5.442 r  UUT/RAM_PHY/UUT1/i_data_out_reg[2]_i_9/O
                         net (fo=1, routed)           0.833     6.275    UUT/RAM_PHY/UUT1/i_data_out_reg[2]_i_9_n_0
    SLICE_X6Y95          LUT6 (Prop_lut6_I0_O)        0.319     6.594 r  UUT/RAM_PHY/UUT1/i_data_out[2]_i_7/O
                         net (fo=1, routed)           0.963     7.557    UUT/DMA_PHY/contents_ram[63]_49[2]
    SLICE_X4Y92          LUT6 (Prop_lut6_I2_O)        0.124     7.681 r  UUT/DMA_PHY/i_data_out[2]_i_4/O
                         net (fo=1, routed)           0.500     8.181    UUT/DMA_PHY/i_data_out[2]_i_4_n_0
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.124     8.305 r  UUT/DMA_PHY/i_data_out[2]_i_2/O
                         net (fo=1, routed)           0.444     8.749    UUT/DMA_PHY/i_data_out[2]_i_2_n_0
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.124     8.873 r  UUT/DMA_PHY/i_data_out[2]_i_1/O
                         net (fo=69, routed)          3.143    12.016    UUT/RAM_PHY/UUT1/D[2]
    SLICE_X6Y102         FDCE                                         r  UUT/RAM_PHY/UUT1/contents_ram_reg[58][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         1.588    48.567    UUT/RAM_PHY/UUT1/clk_out1
    SLICE_X6Y102         FDCE                                         r  UUT/RAM_PHY/UUT1/contents_ram_reg[58][2]/C
                         clock pessimism              0.480    49.048    
                         clock uncertainty           -0.103    48.945    
    SLICE_X6Y102         FDCE (Setup_fdce_C_D)       -0.045    48.900    UUT/RAM_PHY/UUT1/contents_ram_reg[58][2]
  -------------------------------------------------------------------
                         required time                         48.900    
                         arrival time                         -12.016    
  -------------------------------------------------------------------
                         slack                                 36.883    

Slack (MET) :             37.022ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/UUT1/contents_ram_reg[45][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.603ns  (logic 1.926ns (15.282%)  route 10.677ns (84.718%))
  Logic Levels:           9  (LUT2=2 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 48.487 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         1.722    -0.818    UUT/DMA_PHY/clk_out1
    SLICE_X6Y89          FDCE                                         r  UUT/DMA_PHY/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDCE (Prop_fdce_C_Q)         0.518    -0.300 r  UUT/DMA_PHY/FSM_sequential_current_state_reg[1]/Q
                         net (fo=40, routed)          1.668     1.369    UUT/DMA_PHY/current_state[1]
    SLICE_X8Y92          LUT6 (Prop_lut6_I4_O)        0.124     1.493 f  UUT/DMA_PHY/contents_ram[16][7]_i_10/O
                         net (fo=1, routed)           0.286     1.779    UUT/DMA_PHY/contents_ram[16][7]_i_10_n_0
    SLICE_X8Y92          LUT6 (Prop_lut6_I0_O)        0.124     1.903 r  UUT/DMA_PHY/contents_ram[16][7]_i_6/O
                         net (fo=178, routed)         3.070     4.973    UUT/RAM_PHY/UUT1/FSM_sequential_current_state_reg[3]_0
    SLICE_X6Y99          LUT6 (Prop_lut6_I2_O)        0.124     5.097 r  UUT/RAM_PHY/UUT1/i_data_out[2]_i_22/O
                         net (fo=1, routed)           0.000     5.097    UUT/RAM_PHY/UUT1/i_data_out[2]_i_22_n_0
    SLICE_X6Y99          MUXF7 (Prop_muxf7_I1_O)      0.247     5.344 r  UUT/RAM_PHY/UUT1/i_data_out_reg[2]_i_13/O
                         net (fo=1, routed)           0.000     5.344    UUT/RAM_PHY/UUT1/i_data_out_reg[2]_i_13_n_0
    SLICE_X6Y99          MUXF8 (Prop_muxf8_I0_O)      0.098     5.442 r  UUT/RAM_PHY/UUT1/i_data_out_reg[2]_i_9/O
                         net (fo=1, routed)           0.833     6.275    UUT/RAM_PHY/UUT1/i_data_out_reg[2]_i_9_n_0
    SLICE_X6Y95          LUT6 (Prop_lut6_I0_O)        0.319     6.594 r  UUT/RAM_PHY/UUT1/i_data_out[2]_i_7/O
                         net (fo=1, routed)           0.963     7.557    UUT/DMA_PHY/contents_ram[63]_49[2]
    SLICE_X4Y92          LUT6 (Prop_lut6_I2_O)        0.124     7.681 r  UUT/DMA_PHY/i_data_out[2]_i_4/O
                         net (fo=1, routed)           0.500     8.181    UUT/DMA_PHY/i_data_out[2]_i_4_n_0
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.124     8.305 r  UUT/DMA_PHY/i_data_out[2]_i_2/O
                         net (fo=1, routed)           0.444     8.749    UUT/DMA_PHY/i_data_out[2]_i_2_n_0
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.124     8.873 r  UUT/DMA_PHY/i_data_out[2]_i_1/O
                         net (fo=69, routed)          2.912    11.785    UUT/RAM_PHY/UUT1/D[2]
    SLICE_X13Y103        FDCE                                         r  UUT/RAM_PHY/UUT1/contents_ram_reg[45][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         1.508    48.487    UUT/RAM_PHY/UUT1/clk_out1
    SLICE_X13Y103        FDCE                                         r  UUT/RAM_PHY/UUT1/contents_ram_reg[45][2]/C
                         clock pessimism              0.480    48.968    
                         clock uncertainty           -0.103    48.865    
    SLICE_X13Y103        FDCE (Setup_fdce_C_D)       -0.058    48.807    UUT/RAM_PHY/UUT1/contents_ram_reg[45][2]
  -------------------------------------------------------------------
                         required time                         48.807    
                         arrival time                         -11.785    
  -------------------------------------------------------------------
                         slack                                 37.022    

Slack (MET) :             37.071ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/UUT1/contents_ram_reg[34][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.609ns  (logic 1.884ns (14.941%)  route 10.725ns (85.059%))
  Logic Levels:           9  (LUT2=2 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 48.566 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         1.722    -0.818    UUT/DMA_PHY/clk_out1
    SLICE_X6Y89          FDCE                                         r  UUT/DMA_PHY/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDCE (Prop_fdce_C_Q)         0.518    -0.300 r  UUT/DMA_PHY/FSM_sequential_current_state_reg[1]/Q
                         net (fo=40, routed)          1.668     1.369    UUT/DMA_PHY/current_state[1]
    SLICE_X8Y92          LUT6 (Prop_lut6_I4_O)        0.124     1.493 f  UUT/DMA_PHY/contents_ram[16][7]_i_10/O
                         net (fo=1, routed)           0.286     1.779    UUT/DMA_PHY/contents_ram[16][7]_i_10_n_0
    SLICE_X8Y92          LUT6 (Prop_lut6_I0_O)        0.124     1.903 r  UUT/DMA_PHY/contents_ram[16][7]_i_6/O
                         net (fo=178, routed)         2.704     4.607    UUT/RAM_PHY/UUT1/FSM_sequential_current_state_reg[3]_0
    SLICE_X9Y105         LUT6 (Prop_lut6_I2_O)        0.124     4.731 r  UUT/RAM_PHY/UUT1/i_data_out[3]_i_27/O
                         net (fo=1, routed)           0.000     4.731    UUT/RAM_PHY/UUT1/i_data_out[3]_i_27_n_0
    SLICE_X9Y105         MUXF7 (Prop_muxf7_I0_O)      0.212     4.943 r  UUT/RAM_PHY/UUT1/i_data_out_reg[3]_i_16/O
                         net (fo=1, routed)           0.000     4.943    UUT/RAM_PHY/UUT1/i_data_out_reg[3]_i_16_n_0
    SLICE_X9Y105         MUXF8 (Prop_muxf8_I1_O)      0.094     5.037 r  UUT/RAM_PHY/UUT1/i_data_out_reg[3]_i_10/O
                         net (fo=1, routed)           1.072     6.109    UUT/RAM_PHY/UUT1/i_data_out_reg[3]_i_10_n_0
    SLICE_X5Y95          LUT6 (Prop_lut6_I1_O)        0.316     6.425 r  UUT/RAM_PHY/UUT1/i_data_out[3]_i_7/O
                         net (fo=1, routed)           0.937     7.361    UUT/DMA_PHY/contents_ram[63]_49[3]
    SLICE_X4Y91          LUT6 (Prop_lut6_I2_O)        0.124     7.485 r  UUT/DMA_PHY/i_data_out[3]_i_4/O
                         net (fo=1, routed)           0.452     7.937    UUT/DMA_PHY/i_data_out[3]_i_4_n_0
    SLICE_X0Y90          LUT2 (Prop_lut2_I0_O)        0.124     8.061 r  UUT/DMA_PHY/i_data_out[3]_i_2/O
                         net (fo=1, routed)           0.280     8.341    UUT/DMA_PHY/i_data_out[3]_i_2_n_0
    SLICE_X0Y90          LUT2 (Prop_lut2_I0_O)        0.124     8.465 r  UUT/DMA_PHY/i_data_out[3]_i_1/O
                         net (fo=69, routed)          3.327    11.792    UUT/RAM_PHY/UUT1/D[3]
    SLICE_X7Y105         FDCE                                         r  UUT/RAM_PHY/UUT1/contents_ram_reg[34][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         1.587    48.566    UUT/RAM_PHY/UUT1/clk_out1
    SLICE_X7Y105         FDCE                                         r  UUT/RAM_PHY/UUT1/contents_ram_reg[34][3]/C
                         clock pessimism              0.480    49.047    
                         clock uncertainty           -0.103    48.944    
    SLICE_X7Y105         FDCE (Setup_fdce_C_D)       -0.081    48.863    UUT/RAM_PHY/UUT1/contents_ram_reg[34][3]
  -------------------------------------------------------------------
                         required time                         48.863    
                         arrival time                         -11.792    
  -------------------------------------------------------------------
                         slack                                 37.071    

Slack (MET) :             37.180ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/UUT1/contents_ram_reg[36][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.422ns  (logic 1.884ns (15.167%)  route 10.538ns (84.833%))
  Logic Levels:           9  (LUT2=2 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 48.487 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         1.722    -0.818    UUT/DMA_PHY/clk_out1
    SLICE_X6Y89          FDCE                                         r  UUT/DMA_PHY/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDCE (Prop_fdce_C_Q)         0.518    -0.300 r  UUT/DMA_PHY/FSM_sequential_current_state_reg[1]/Q
                         net (fo=40, routed)          1.668     1.369    UUT/DMA_PHY/current_state[1]
    SLICE_X8Y92          LUT6 (Prop_lut6_I4_O)        0.124     1.493 f  UUT/DMA_PHY/contents_ram[16][7]_i_10/O
                         net (fo=1, routed)           0.286     1.779    UUT/DMA_PHY/contents_ram[16][7]_i_10_n_0
    SLICE_X8Y92          LUT6 (Prop_lut6_I0_O)        0.124     1.903 r  UUT/DMA_PHY/contents_ram[16][7]_i_6/O
                         net (fo=178, routed)         2.704     4.607    UUT/RAM_PHY/UUT1/FSM_sequential_current_state_reg[3]_0
    SLICE_X9Y105         LUT6 (Prop_lut6_I2_O)        0.124     4.731 r  UUT/RAM_PHY/UUT1/i_data_out[3]_i_27/O
                         net (fo=1, routed)           0.000     4.731    UUT/RAM_PHY/UUT1/i_data_out[3]_i_27_n_0
    SLICE_X9Y105         MUXF7 (Prop_muxf7_I0_O)      0.212     4.943 r  UUT/RAM_PHY/UUT1/i_data_out_reg[3]_i_16/O
                         net (fo=1, routed)           0.000     4.943    UUT/RAM_PHY/UUT1/i_data_out_reg[3]_i_16_n_0
    SLICE_X9Y105         MUXF8 (Prop_muxf8_I1_O)      0.094     5.037 r  UUT/RAM_PHY/UUT1/i_data_out_reg[3]_i_10/O
                         net (fo=1, routed)           1.072     6.109    UUT/RAM_PHY/UUT1/i_data_out_reg[3]_i_10_n_0
    SLICE_X5Y95          LUT6 (Prop_lut6_I1_O)        0.316     6.425 r  UUT/RAM_PHY/UUT1/i_data_out[3]_i_7/O
                         net (fo=1, routed)           0.937     7.361    UUT/DMA_PHY/contents_ram[63]_49[3]
    SLICE_X4Y91          LUT6 (Prop_lut6_I2_O)        0.124     7.485 r  UUT/DMA_PHY/i_data_out[3]_i_4/O
                         net (fo=1, routed)           0.452     7.937    UUT/DMA_PHY/i_data_out[3]_i_4_n_0
    SLICE_X0Y90          LUT2 (Prop_lut2_I0_O)        0.124     8.061 r  UUT/DMA_PHY/i_data_out[3]_i_2/O
                         net (fo=1, routed)           0.280     8.341    UUT/DMA_PHY/i_data_out[3]_i_2_n_0
    SLICE_X0Y90          LUT2 (Prop_lut2_I0_O)        0.124     8.465 r  UUT/DMA_PHY/i_data_out[3]_i_1/O
                         net (fo=69, routed)          3.139    11.604    UUT/RAM_PHY/UUT1/D[3]
    SLICE_X9Y106         FDCE                                         r  UUT/RAM_PHY/UUT1/contents_ram_reg[36][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         1.508    48.487    UUT/RAM_PHY/UUT1/clk_out1
    SLICE_X9Y106         FDCE                                         r  UUT/RAM_PHY/UUT1/contents_ram_reg[36][3]/C
                         clock pessimism              0.480    48.968    
                         clock uncertainty           -0.103    48.865    
    SLICE_X9Y106         FDCE (Setup_fdce_C_D)       -0.081    48.784    UUT/RAM_PHY/UUT1/contents_ram_reg[36][3]
  -------------------------------------------------------------------
                         required time                         48.784    
                         arrival time                         -11.604    
  -------------------------------------------------------------------
                         slack                                 37.180    

Slack (MET) :             37.196ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/UUT1/contents_ram_reg[32][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.398ns  (logic 1.926ns (15.535%)  route 10.472ns (84.465%))
  Logic Levels:           9  (LUT2=2 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 48.491 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         1.722    -0.818    UUT/DMA_PHY/clk_out1
    SLICE_X6Y89          FDCE                                         r  UUT/DMA_PHY/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDCE (Prop_fdce_C_Q)         0.518    -0.300 r  UUT/DMA_PHY/FSM_sequential_current_state_reg[1]/Q
                         net (fo=40, routed)          1.668     1.369    UUT/DMA_PHY/current_state[1]
    SLICE_X8Y92          LUT6 (Prop_lut6_I4_O)        0.124     1.493 f  UUT/DMA_PHY/contents_ram[16][7]_i_10/O
                         net (fo=1, routed)           0.286     1.779    UUT/DMA_PHY/contents_ram[16][7]_i_10_n_0
    SLICE_X8Y92          LUT6 (Prop_lut6_I0_O)        0.124     1.903 r  UUT/DMA_PHY/contents_ram[16][7]_i_6/O
                         net (fo=178, routed)         3.070     4.973    UUT/RAM_PHY/UUT1/FSM_sequential_current_state_reg[3]_0
    SLICE_X6Y99          LUT6 (Prop_lut6_I2_O)        0.124     5.097 r  UUT/RAM_PHY/UUT1/i_data_out[2]_i_22/O
                         net (fo=1, routed)           0.000     5.097    UUT/RAM_PHY/UUT1/i_data_out[2]_i_22_n_0
    SLICE_X6Y99          MUXF7 (Prop_muxf7_I1_O)      0.247     5.344 r  UUT/RAM_PHY/UUT1/i_data_out_reg[2]_i_13/O
                         net (fo=1, routed)           0.000     5.344    UUT/RAM_PHY/UUT1/i_data_out_reg[2]_i_13_n_0
    SLICE_X6Y99          MUXF8 (Prop_muxf8_I0_O)      0.098     5.442 r  UUT/RAM_PHY/UUT1/i_data_out_reg[2]_i_9/O
                         net (fo=1, routed)           0.833     6.275    UUT/RAM_PHY/UUT1/i_data_out_reg[2]_i_9_n_0
    SLICE_X6Y95          LUT6 (Prop_lut6_I0_O)        0.319     6.594 r  UUT/RAM_PHY/UUT1/i_data_out[2]_i_7/O
                         net (fo=1, routed)           0.963     7.557    UUT/DMA_PHY/contents_ram[63]_49[2]
    SLICE_X4Y92          LUT6 (Prop_lut6_I2_O)        0.124     7.681 r  UUT/DMA_PHY/i_data_out[2]_i_4/O
                         net (fo=1, routed)           0.500     8.181    UUT/DMA_PHY/i_data_out[2]_i_4_n_0
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.124     8.305 r  UUT/DMA_PHY/i_data_out[2]_i_2/O
                         net (fo=1, routed)           0.444     8.749    UUT/DMA_PHY/i_data_out[2]_i_2_n_0
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.124     8.873 r  UUT/DMA_PHY/i_data_out[2]_i_1/O
                         net (fo=69, routed)          2.707    11.580    UUT/RAM_PHY/UUT1/D[2]
    SLICE_X11Y102        FDCE                                         r  UUT/RAM_PHY/UUT1/contents_ram_reg[32][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         1.512    48.491    UUT/RAM_PHY/UUT1/clk_out1
    SLICE_X11Y102        FDCE                                         r  UUT/RAM_PHY/UUT1/contents_ram_reg[32][2]/C
                         clock pessimism              0.480    48.972    
                         clock uncertainty           -0.103    48.869    
    SLICE_X11Y102        FDCE (Setup_fdce_C_D)       -0.093    48.776    UUT/RAM_PHY/UUT1/contents_ram_reg[32][2]
  -------------------------------------------------------------------
                         required time                         48.776    
                         arrival time                         -11.580    
  -------------------------------------------------------------------
                         slack                                 37.196    

Slack (MET) :             37.251ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/UUT1/contents_ram_reg[8][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.482ns  (logic 1.926ns (15.430%)  route 10.556ns (84.570%))
  Logic Levels:           9  (LUT2=2 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 48.504 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         1.722    -0.818    UUT/DMA_PHY/clk_out1
    SLICE_X6Y89          FDCE                                         r  UUT/DMA_PHY/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDCE (Prop_fdce_C_Q)         0.518    -0.300 r  UUT/DMA_PHY/FSM_sequential_current_state_reg[1]/Q
                         net (fo=40, routed)          1.668     1.369    UUT/DMA_PHY/current_state[1]
    SLICE_X8Y92          LUT6 (Prop_lut6_I4_O)        0.124     1.493 f  UUT/DMA_PHY/contents_ram[16][7]_i_10/O
                         net (fo=1, routed)           0.286     1.779    UUT/DMA_PHY/contents_ram[16][7]_i_10_n_0
    SLICE_X8Y92          LUT6 (Prop_lut6_I0_O)        0.124     1.903 r  UUT/DMA_PHY/contents_ram[16][7]_i_6/O
                         net (fo=178, routed)         3.070     4.973    UUT/RAM_PHY/UUT1/FSM_sequential_current_state_reg[3]_0
    SLICE_X6Y99          LUT6 (Prop_lut6_I2_O)        0.124     5.097 r  UUT/RAM_PHY/UUT1/i_data_out[2]_i_22/O
                         net (fo=1, routed)           0.000     5.097    UUT/RAM_PHY/UUT1/i_data_out[2]_i_22_n_0
    SLICE_X6Y99          MUXF7 (Prop_muxf7_I1_O)      0.247     5.344 r  UUT/RAM_PHY/UUT1/i_data_out_reg[2]_i_13/O
                         net (fo=1, routed)           0.000     5.344    UUT/RAM_PHY/UUT1/i_data_out_reg[2]_i_13_n_0
    SLICE_X6Y99          MUXF8 (Prop_muxf8_I0_O)      0.098     5.442 r  UUT/RAM_PHY/UUT1/i_data_out_reg[2]_i_9/O
                         net (fo=1, routed)           0.833     6.275    UUT/RAM_PHY/UUT1/i_data_out_reg[2]_i_9_n_0
    SLICE_X6Y95          LUT6 (Prop_lut6_I0_O)        0.319     6.594 r  UUT/RAM_PHY/UUT1/i_data_out[2]_i_7/O
                         net (fo=1, routed)           0.963     7.557    UUT/DMA_PHY/contents_ram[63]_49[2]
    SLICE_X4Y92          LUT6 (Prop_lut6_I2_O)        0.124     7.681 r  UUT/DMA_PHY/i_data_out[2]_i_4/O
                         net (fo=1, routed)           0.500     8.181    UUT/DMA_PHY/i_data_out[2]_i_4_n_0
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.124     8.305 r  UUT/DMA_PHY/i_data_out[2]_i_2/O
                         net (fo=1, routed)           0.444     8.749    UUT/DMA_PHY/i_data_out[2]_i_2_n_0
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.124     8.873 r  UUT/DMA_PHY/i_data_out[2]_i_1/O
                         net (fo=69, routed)          2.792    11.665    UUT/RAM_PHY/UUT1/D[2]
    SLICE_X12Y96         FDCE                                         r  UUT/RAM_PHY/UUT1/contents_ram_reg[8][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         1.524    48.504    UUT/RAM_PHY/UUT1/clk_out1
    SLICE_X12Y96         FDCE                                         r  UUT/RAM_PHY/UUT1/contents_ram_reg[8][2]/C
                         clock pessimism              0.559    49.063    
                         clock uncertainty           -0.103    48.960    
    SLICE_X12Y96         FDCE (Setup_fdce_C_D)       -0.045    48.915    UUT/RAM_PHY/UUT1/contents_ram_reg[8][2]
  -------------------------------------------------------------------
                         required time                         48.915    
                         arrival time                         -11.665    
  -------------------------------------------------------------------
                         slack                                 37.251    

Slack (MET) :             37.345ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/UUT1/contents_ram_reg[33][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.293ns  (logic 1.926ns (15.668%)  route 10.367ns (84.332%))
  Logic Levels:           9  (LUT2=2 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 48.487 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         1.722    -0.818    UUT/DMA_PHY/clk_out1
    SLICE_X6Y89          FDCE                                         r  UUT/DMA_PHY/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDCE (Prop_fdce_C_Q)         0.518    -0.300 r  UUT/DMA_PHY/FSM_sequential_current_state_reg[1]/Q
                         net (fo=40, routed)          1.668     1.369    UUT/DMA_PHY/current_state[1]
    SLICE_X8Y92          LUT6 (Prop_lut6_I4_O)        0.124     1.493 f  UUT/DMA_PHY/contents_ram[16][7]_i_10/O
                         net (fo=1, routed)           0.286     1.779    UUT/DMA_PHY/contents_ram[16][7]_i_10_n_0
    SLICE_X8Y92          LUT6 (Prop_lut6_I0_O)        0.124     1.903 r  UUT/DMA_PHY/contents_ram[16][7]_i_6/O
                         net (fo=178, routed)         3.070     4.973    UUT/RAM_PHY/UUT1/FSM_sequential_current_state_reg[3]_0
    SLICE_X6Y99          LUT6 (Prop_lut6_I2_O)        0.124     5.097 r  UUT/RAM_PHY/UUT1/i_data_out[2]_i_22/O
                         net (fo=1, routed)           0.000     5.097    UUT/RAM_PHY/UUT1/i_data_out[2]_i_22_n_0
    SLICE_X6Y99          MUXF7 (Prop_muxf7_I1_O)      0.247     5.344 r  UUT/RAM_PHY/UUT1/i_data_out_reg[2]_i_13/O
                         net (fo=1, routed)           0.000     5.344    UUT/RAM_PHY/UUT1/i_data_out_reg[2]_i_13_n_0
    SLICE_X6Y99          MUXF8 (Prop_muxf8_I0_O)      0.098     5.442 r  UUT/RAM_PHY/UUT1/i_data_out_reg[2]_i_9/O
                         net (fo=1, routed)           0.833     6.275    UUT/RAM_PHY/UUT1/i_data_out_reg[2]_i_9_n_0
    SLICE_X6Y95          LUT6 (Prop_lut6_I0_O)        0.319     6.594 r  UUT/RAM_PHY/UUT1/i_data_out[2]_i_7/O
                         net (fo=1, routed)           0.963     7.557    UUT/DMA_PHY/contents_ram[63]_49[2]
    SLICE_X4Y92          LUT6 (Prop_lut6_I2_O)        0.124     7.681 r  UUT/DMA_PHY/i_data_out[2]_i_4/O
                         net (fo=1, routed)           0.500     8.181    UUT/DMA_PHY/i_data_out[2]_i_4_n_0
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.124     8.305 r  UUT/DMA_PHY/i_data_out[2]_i_2/O
                         net (fo=1, routed)           0.444     8.749    UUT/DMA_PHY/i_data_out[2]_i_2_n_0
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.124     8.873 r  UUT/DMA_PHY/i_data_out[2]_i_1/O
                         net (fo=69, routed)          2.602    11.475    UUT/RAM_PHY/UUT1/D[2]
    SLICE_X12Y103        FDCE                                         r  UUT/RAM_PHY/UUT1/contents_ram_reg[33][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         1.508    48.487    UUT/RAM_PHY/UUT1/clk_out1
    SLICE_X12Y103        FDCE                                         r  UUT/RAM_PHY/UUT1/contents_ram_reg[33][2]/C
                         clock pessimism              0.480    48.968    
                         clock uncertainty           -0.103    48.865    
    SLICE_X12Y103        FDCE (Setup_fdce_C_D)       -0.045    48.820    UUT/RAM_PHY/UUT1/contents_ram_reg[33][2]
  -------------------------------------------------------------------
                         required time                         48.820    
                         arrival time                         -11.475    
  -------------------------------------------------------------------
                         slack                                 37.345    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.964%)  route 0.100ns (35.036%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         0.572    -0.592    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X9Y87          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/Q
                         net (fo=8, routed)           0.100    -0.351    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/curr_fwft_state[0]
    SLICE_X8Y87          LUT4 (Prop_lut4_I2_O)        0.045    -0.306 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_i_1/O
                         net (fo=2, routed)           0.000    -0.306    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i0__1
    SLICE_X8Y87          FDSE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         0.842    -0.831    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X8Y87          FDSE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism              0.252    -0.579    
                         clock uncertainty            0.103    -0.476    
    SLICE_X8Y87          FDSE (Hold_fdse_C_D)         0.120    -0.356    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Data_FF_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Transmitter/dato_TDATA_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.686%)  route 0.117ns (45.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         0.574    -0.590    UUT/RS232_PHY/clk_out1
    SLICE_X9Y91          FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  UUT/RS232_PHY/Data_FF_reg[1]/Q
                         net (fo=1, routed)           0.117    -0.332    UUT/RS232_PHY/Transmitter/Q[1]
    SLICE_X11Y91         FDCE                                         r  UUT/RS232_PHY/Transmitter/dato_TDATA_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         0.845    -0.828    UUT/RS232_PHY/Transmitter/clk_out1
    SLICE_X11Y91         FDCE                                         r  UUT/RS232_PHY/Transmitter/dato_TDATA_reg[1]/C
                         clock pessimism              0.275    -0.553    
                         clock uncertainty            0.103    -0.450    
    SLICE_X11Y91         FDCE (Hold_fdce_C_D)         0.066    -0.384    UUT/RS232_PHY/Transmitter/dato_TDATA_reg[1]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Receiver/contador_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Receiver/contador_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.189ns (63.138%)  route 0.110ns (36.862%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         0.600    -0.564    UUT/RS232_PHY/Receiver/clk_out1
    SLICE_X3Y85          FDCE                                         r  UUT/RS232_PHY/Receiver/contador_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141    -0.423 r  UUT/RS232_PHY/Receiver/contador_reg[0]/Q
                         net (fo=8, routed)           0.110    -0.313    UUT/RS232_PHY/Receiver/contador_reg_n_0_[0]
    SLICE_X2Y85          LUT5 (Prop_lut5_I3_O)        0.048    -0.265 r  UUT/RS232_PHY/Receiver/contador[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.265    UUT/RS232_PHY/Receiver/contador[3]_i_1__0_n_0
    SLICE_X2Y85          FDCE                                         r  UUT/RS232_PHY/Receiver/contador_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         0.872    -0.801    UUT/RS232_PHY/Receiver/clk_out1
    SLICE_X2Y85          FDCE                                         r  UUT/RS232_PHY/Receiver/contador_reg[3]/C
                         clock pessimism              0.250    -0.551    
                         clock uncertainty            0.103    -0.448    
    SLICE_X2Y85          FDCE (Hold_fdce_C_D)         0.131    -0.317    UUT/RS232_PHY/Receiver/contador_reg[3]
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Receiver/Code_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Shift/desplazado_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.827%)  route 0.103ns (42.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         0.599    -0.565    UUT/RS232_PHY/Receiver/clk_out1
    SLICE_X4Y86          FDCE                                         r  UUT/RS232_PHY/Receiver/Code_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  UUT/RS232_PHY/Receiver/Code_out_reg/Q
                         net (fo=1, routed)           0.103    -0.321    UUT/RS232_PHY/Shift/D[0]
    SLICE_X7Y85          FDCE                                         r  UUT/RS232_PHY/Shift/desplazado_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         0.869    -0.804    UUT/RS232_PHY/Shift/clk_out1
    SLICE_X7Y85          FDCE                                         r  UUT/RS232_PHY/Shift/desplazado_reg[7]/C
                         clock pessimism              0.254    -0.550    
                         clock uncertainty            0.103    -0.447    
    SLICE_X7Y85          FDCE (Hold_fdce_C_D)         0.072    -0.375    UUT/RS232_PHY/Shift/desplazado_reg[7]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Receiver/contador_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Receiver/contador_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         0.600    -0.564    UUT/RS232_PHY/Receiver/clk_out1
    SLICE_X3Y85          FDCE                                         r  UUT/RS232_PHY/Receiver/contador_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141    -0.423 r  UUT/RS232_PHY/Receiver/contador_reg[0]/Q
                         net (fo=8, routed)           0.110    -0.313    UUT/RS232_PHY/Receiver/contador_reg_n_0_[0]
    SLICE_X2Y85          LUT4 (Prop_lut4_I2_O)        0.045    -0.268 r  UUT/RS232_PHY/Receiver/contador[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.268    UUT/RS232_PHY/Receiver/contador[2]_i_1__0_n_0
    SLICE_X2Y85          FDCE                                         r  UUT/RS232_PHY/Receiver/contador_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         0.872    -0.801    UUT/RS232_PHY/Receiver/clk_out1
    SLICE_X2Y85          FDCE                                         r  UUT/RS232_PHY/Receiver/contador_reg[2]/C
                         clock pessimism              0.250    -0.551    
                         clock uncertainty            0.103    -0.448    
    SLICE_X2Y85          FDCE (Hold_fdce_C_D)         0.120    -0.328    UUT/RS232_PHY/Receiver/contador_reg[2]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Data_FF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Transmitter/dato_TDATA_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.522%)  route 0.113ns (44.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         0.574    -0.590    UUT/RS232_PHY/clk_out1
    SLICE_X9Y91          FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  UUT/RS232_PHY/Data_FF_reg[4]/Q
                         net (fo=1, routed)           0.113    -0.336    UUT/RS232_PHY/Transmitter/Q[4]
    SLICE_X10Y91         FDCE                                         r  UUT/RS232_PHY/Transmitter/dato_TDATA_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         0.845    -0.828    UUT/RS232_PHY/Transmitter/clk_out1
    SLICE_X10Y91         FDCE                                         r  UUT/RS232_PHY/Transmitter/dato_TDATA_reg[4]/C
                         clock pessimism              0.275    -0.553    
                         clock uncertainty            0.103    -0.450    
    SLICE_X10Y91         FDCE (Hold_fdce_C_D)         0.052    -0.398    UUT/RS232_PHY/Transmitter/dato_TDATA_reg[4]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Receiver/contador_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Receiver/contador_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.929%)  route 0.114ns (38.071%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         0.600    -0.564    UUT/RS232_PHY/Receiver/clk_out1
    SLICE_X3Y85          FDCE                                         r  UUT/RS232_PHY/Receiver/contador_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141    -0.423 r  UUT/RS232_PHY/Receiver/contador_reg[0]/Q
                         net (fo=8, routed)           0.114    -0.309    UUT/RS232_PHY/Receiver/contador_reg_n_0_[0]
    SLICE_X2Y85          LUT6 (Prop_lut6_I4_O)        0.045    -0.264 r  UUT/RS232_PHY/Receiver/contador[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.264    UUT/RS232_PHY/Receiver/contador[4]_i_1__0_n_0
    SLICE_X2Y85          FDCE                                         r  UUT/RS232_PHY/Receiver/contador_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         0.872    -0.801    UUT/RS232_PHY/Receiver/clk_out1
    SLICE_X2Y85          FDCE                                         r  UUT/RS232_PHY/Receiver/contador_reg[4]/C
                         clock pessimism              0.250    -0.551    
                         clock uncertainty            0.103    -0.448    
    SLICE_X2Y85          FDCE (Hold_fdce_C_D)         0.121    -0.327    UUT/RS232_PHY/Receiver/contador_reg[4]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Shift/desplazado_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.164ns (43.271%)  route 0.215ns (56.729%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         0.599    -0.565    UUT/RS232_PHY/Shift/clk_out1
    SLICE_X6Y85          FDCE                                         r  UUT/RS232_PHY/Shift/desplazado_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDCE (Prop_fdce_C_Q)         0.164    -0.401 r  UUT/RS232_PHY/Shift/desplazado_reg[2]/Q
                         net (fo=2, routed)           0.215    -0.186    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[2]
    RAMB18_X0Y34         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         0.883    -0.790    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y34         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.275    -0.515    
                         clock uncertainty            0.103    -0.412    
    RAMB18_X0Y34         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[8])
                                                      0.155    -0.257    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.209ns (74.078%)  route 0.073ns (25.922%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         0.572    -0.592    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X8Y87          FDSE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y87          FDSE (Prop_fdse_C_Q)         0.164    -0.428 f  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/Q
                         net (fo=5, routed)           0.073    -0.355    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out
    SLICE_X9Y87          LUT4 (Prop_lut4_I3_O)        0.045    -0.310 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.310    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/next_fwft_state[1]
    SLICE_X9Y87          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         0.842    -0.831    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X9Y87          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism              0.252    -0.579    
                         clock uncertainty            0.103    -0.476    
    SLICE_X9Y87          FDRE (Hold_fdre_C_D)         0.092    -0.384    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Data_FF_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Transmitter/dato_TDATA_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.397%)  route 0.117ns (41.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         0.574    -0.590    UUT/RS232_PHY/clk_out1
    SLICE_X8Y91          FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y91          FDCE (Prop_fdce_C_Q)         0.164    -0.426 r  UUT/RS232_PHY/Data_FF_reg[7]/Q
                         net (fo=1, routed)           0.117    -0.309    UUT/RS232_PHY/Transmitter/Q[7]
    SLICE_X10Y91         FDCE                                         r  UUT/RS232_PHY/Transmitter/dato_TDATA_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=692, routed)         0.845    -0.828    UUT/RS232_PHY/Transmitter/clk_out1
    SLICE_X10Y91         FDCE                                         r  UUT/RS232_PHY/Transmitter/dato_TDATA_reg[7]/C
                         clock pessimism              0.275    -0.553    
                         clock uncertainty            0.103    -0.450    
    SLICE_X10Y91         FDCE (Hold_fdce_C_D)         0.063    -0.387    UUT/RS232_PHY/Transmitter/dato_TDATA_reg[7]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.078    





