;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv_trm.inc

; BEEP
BEEP__0__DR EQU CYREG_GPIO_PRT2_DR
BEEP__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
BEEP__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
BEEP__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
BEEP__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
BEEP__0__HSIOM_MASK EQU 0x0000000F
BEEP__0__HSIOM_SHIFT EQU 0
BEEP__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
BEEP__0__INTR EQU CYREG_GPIO_PRT2_INTR
BEEP__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
BEEP__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
BEEP__0__MASK EQU 0x01
BEEP__0__PC EQU CYREG_GPIO_PRT2_PC
BEEP__0__PC2 EQU CYREG_GPIO_PRT2_PC2
BEEP__0__PORT EQU 2
BEEP__0__PS EQU CYREG_GPIO_PRT2_PS
BEEP__0__SHIFT EQU 0
BEEP__DR EQU CYREG_GPIO_PRT2_DR
BEEP__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
BEEP__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
BEEP__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
BEEP__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
BEEP__INTR EQU CYREG_GPIO_PRT2_INTR
BEEP__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
BEEP__INTSTAT EQU CYREG_GPIO_PRT2_INTR
BEEP__MASK EQU 0x01
BEEP__PC EQU CYREG_GPIO_PRT2_PC
BEEP__PC2 EQU CYREG_GPIO_PRT2_PC2
BEEP__PORT EQU 2
BEEP__PS EQU CYREG_GPIO_PRT2_PS
BEEP__SHIFT EQU 0

; I2C_1
I2C_1_SCB__CTRL EQU CYREG_SCB2_CTRL
I2C_1_SCB__EZ_DATA0 EQU CYREG_SCB2_EZ_DATA0
I2C_1_SCB__EZ_DATA1 EQU CYREG_SCB2_EZ_DATA1
I2C_1_SCB__EZ_DATA10 EQU CYREG_SCB2_EZ_DATA10
I2C_1_SCB__EZ_DATA11 EQU CYREG_SCB2_EZ_DATA11
I2C_1_SCB__EZ_DATA12 EQU CYREG_SCB2_EZ_DATA12
I2C_1_SCB__EZ_DATA13 EQU CYREG_SCB2_EZ_DATA13
I2C_1_SCB__EZ_DATA14 EQU CYREG_SCB2_EZ_DATA14
I2C_1_SCB__EZ_DATA15 EQU CYREG_SCB2_EZ_DATA15
I2C_1_SCB__EZ_DATA16 EQU CYREG_SCB2_EZ_DATA16
I2C_1_SCB__EZ_DATA17 EQU CYREG_SCB2_EZ_DATA17
I2C_1_SCB__EZ_DATA18 EQU CYREG_SCB2_EZ_DATA18
I2C_1_SCB__EZ_DATA19 EQU CYREG_SCB2_EZ_DATA19
I2C_1_SCB__EZ_DATA2 EQU CYREG_SCB2_EZ_DATA2
I2C_1_SCB__EZ_DATA20 EQU CYREG_SCB2_EZ_DATA20
I2C_1_SCB__EZ_DATA21 EQU CYREG_SCB2_EZ_DATA21
I2C_1_SCB__EZ_DATA22 EQU CYREG_SCB2_EZ_DATA22
I2C_1_SCB__EZ_DATA23 EQU CYREG_SCB2_EZ_DATA23
I2C_1_SCB__EZ_DATA24 EQU CYREG_SCB2_EZ_DATA24
I2C_1_SCB__EZ_DATA25 EQU CYREG_SCB2_EZ_DATA25
I2C_1_SCB__EZ_DATA26 EQU CYREG_SCB2_EZ_DATA26
I2C_1_SCB__EZ_DATA27 EQU CYREG_SCB2_EZ_DATA27
I2C_1_SCB__EZ_DATA28 EQU CYREG_SCB2_EZ_DATA28
I2C_1_SCB__EZ_DATA29 EQU CYREG_SCB2_EZ_DATA29
I2C_1_SCB__EZ_DATA3 EQU CYREG_SCB2_EZ_DATA3
I2C_1_SCB__EZ_DATA30 EQU CYREG_SCB2_EZ_DATA30
I2C_1_SCB__EZ_DATA31 EQU CYREG_SCB2_EZ_DATA31
I2C_1_SCB__EZ_DATA4 EQU CYREG_SCB2_EZ_DATA4
I2C_1_SCB__EZ_DATA5 EQU CYREG_SCB2_EZ_DATA5
I2C_1_SCB__EZ_DATA6 EQU CYREG_SCB2_EZ_DATA6
I2C_1_SCB__EZ_DATA7 EQU CYREG_SCB2_EZ_DATA7
I2C_1_SCB__EZ_DATA8 EQU CYREG_SCB2_EZ_DATA8
I2C_1_SCB__EZ_DATA9 EQU CYREG_SCB2_EZ_DATA9
I2C_1_SCB__I2C_CFG EQU CYREG_SCB2_I2C_CFG
I2C_1_SCB__I2C_CTRL EQU CYREG_SCB2_I2C_CTRL
I2C_1_SCB__I2C_M_CMD EQU CYREG_SCB2_I2C_M_CMD
I2C_1_SCB__I2C_S_CMD EQU CYREG_SCB2_I2C_S_CMD
I2C_1_SCB__I2C_STATUS EQU CYREG_SCB2_I2C_STATUS
I2C_1_SCB__INTR_CAUSE EQU CYREG_SCB2_INTR_CAUSE
I2C_1_SCB__INTR_I2C_EC EQU CYREG_SCB2_INTR_I2C_EC
I2C_1_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB2_INTR_I2C_EC_MASK
I2C_1_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB2_INTR_I2C_EC_MASKED
I2C_1_SCB__INTR_M EQU CYREG_SCB2_INTR_M
I2C_1_SCB__INTR_M_MASK EQU CYREG_SCB2_INTR_M_MASK
I2C_1_SCB__INTR_M_MASKED EQU CYREG_SCB2_INTR_M_MASKED
I2C_1_SCB__INTR_M_SET EQU CYREG_SCB2_INTR_M_SET
I2C_1_SCB__INTR_RX EQU CYREG_SCB2_INTR_RX
I2C_1_SCB__INTR_RX_MASK EQU CYREG_SCB2_INTR_RX_MASK
I2C_1_SCB__INTR_RX_MASKED EQU CYREG_SCB2_INTR_RX_MASKED
I2C_1_SCB__INTR_RX_SET EQU CYREG_SCB2_INTR_RX_SET
I2C_1_SCB__INTR_S EQU CYREG_SCB2_INTR_S
I2C_1_SCB__INTR_S_MASK EQU CYREG_SCB2_INTR_S_MASK
I2C_1_SCB__INTR_S_MASKED EQU CYREG_SCB2_INTR_S_MASKED
I2C_1_SCB__INTR_S_SET EQU CYREG_SCB2_INTR_S_SET
I2C_1_SCB__INTR_SPI_EC EQU CYREG_SCB2_INTR_SPI_EC
I2C_1_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB2_INTR_SPI_EC_MASK
I2C_1_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB2_INTR_SPI_EC_MASKED
I2C_1_SCB__INTR_TX EQU CYREG_SCB2_INTR_TX
I2C_1_SCB__INTR_TX_MASK EQU CYREG_SCB2_INTR_TX_MASK
I2C_1_SCB__INTR_TX_MASKED EQU CYREG_SCB2_INTR_TX_MASKED
I2C_1_SCB__INTR_TX_SET EQU CYREG_SCB2_INTR_TX_SET
I2C_1_SCB__RX_CTRL EQU CYREG_SCB2_RX_CTRL
I2C_1_SCB__RX_FIFO_CTRL EQU CYREG_SCB2_RX_FIFO_CTRL
I2C_1_SCB__RX_FIFO_RD EQU CYREG_SCB2_RX_FIFO_RD
I2C_1_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB2_RX_FIFO_RD_SILENT
I2C_1_SCB__RX_FIFO_STATUS EQU CYREG_SCB2_RX_FIFO_STATUS
I2C_1_SCB__RX_MATCH EQU CYREG_SCB2_RX_MATCH
I2C_1_SCB__SPI_CTRL EQU CYREG_SCB2_SPI_CTRL
I2C_1_SCB__SPI_STATUS EQU CYREG_SCB2_SPI_STATUS
I2C_1_SCB__SS0_POSISTION EQU 0
I2C_1_SCB__SS1_POSISTION EQU 1
I2C_1_SCB__SS2_POSISTION EQU 2
I2C_1_SCB__SS3_POSISTION EQU 3
I2C_1_SCB__STATUS EQU CYREG_SCB2_STATUS
I2C_1_SCB__TX_CTRL EQU CYREG_SCB2_TX_CTRL
I2C_1_SCB__TX_FIFO_CTRL EQU CYREG_SCB2_TX_FIFO_CTRL
I2C_1_SCB__TX_FIFO_STATUS EQU CYREG_SCB2_TX_FIFO_STATUS
I2C_1_SCB__TX_FIFO_WR EQU CYREG_SCB2_TX_FIFO_WR
I2C_1_SCB__UART_CTRL EQU CYREG_SCB2_UART_CTRL
I2C_1_SCB__UART_FLOW_CTRL EQU CYREG_SCB2_UART_FLOW_CTRL
I2C_1_SCB__UART_RX_CTRL EQU CYREG_SCB2_UART_RX_CTRL
I2C_1_SCB__UART_RX_STATUS EQU CYREG_SCB2_UART_RX_STATUS
I2C_1_SCB__UART_TX_CTRL EQU CYREG_SCB2_UART_TX_CTRL
I2C_1_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0P_ICER
I2C_1_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0P_ICPR
I2C_1_SCB_IRQ__INTC_MASK EQU 0x200
I2C_1_SCB_IRQ__INTC_NUMBER EQU 9
I2C_1_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC000
I2C_1_SCB_IRQ__INTC_PRIOR_NUM EQU 3
I2C_1_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0P_IPR2
I2C_1_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0P_ISER
I2C_1_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0P_ISPR
I2C_1_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL2
I2C_1_SCBCLK__DIV_ID EQU 0x00000041
I2C_1_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL1
I2C_1_SCBCLK__PA_DIV_ID EQU 0x000000FF
I2C_1_scl__0__DR EQU CYREG_GPIO_PRT1_DR
I2C_1_scl__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
I2C_1_scl__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
I2C_1_scl__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
I2C_1_scl__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
I2C_1_scl__0__HSIOM_GPIO EQU 0
I2C_1_scl__0__HSIOM_I2C EQU 14
I2C_1_scl__0__HSIOM_I2C_SCL EQU 14
I2C_1_scl__0__HSIOM_MASK EQU 0x00000F00
I2C_1_scl__0__HSIOM_SHIFT EQU 8
I2C_1_scl__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
I2C_1_scl__0__INTR EQU CYREG_GPIO_PRT1_INTR
I2C_1_scl__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
I2C_1_scl__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
I2C_1_scl__0__MASK EQU 0x04
I2C_1_scl__0__PC EQU CYREG_GPIO_PRT1_PC
I2C_1_scl__0__PC2 EQU CYREG_GPIO_PRT1_PC2
I2C_1_scl__0__PORT EQU 1
I2C_1_scl__0__PS EQU CYREG_GPIO_PRT1_PS
I2C_1_scl__0__SHIFT EQU 2
I2C_1_scl__DR EQU CYREG_GPIO_PRT1_DR
I2C_1_scl__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
I2C_1_scl__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
I2C_1_scl__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
I2C_1_scl__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
I2C_1_scl__INTR EQU CYREG_GPIO_PRT1_INTR
I2C_1_scl__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
I2C_1_scl__INTSTAT EQU CYREG_GPIO_PRT1_INTR
I2C_1_scl__MASK EQU 0x04
I2C_1_scl__PC EQU CYREG_GPIO_PRT1_PC
I2C_1_scl__PC2 EQU CYREG_GPIO_PRT1_PC2
I2C_1_scl__PORT EQU 1
I2C_1_scl__PS EQU CYREG_GPIO_PRT1_PS
I2C_1_scl__SHIFT EQU 2
I2C_1_sda__0__DR EQU CYREG_GPIO_PRT1_DR
I2C_1_sda__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
I2C_1_sda__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
I2C_1_sda__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
I2C_1_sda__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
I2C_1_sda__0__HSIOM_GPIO EQU 0
I2C_1_sda__0__HSIOM_I2C EQU 14
I2C_1_sda__0__HSIOM_I2C_SDA EQU 14
I2C_1_sda__0__HSIOM_MASK EQU 0x0000F000
I2C_1_sda__0__HSIOM_SHIFT EQU 12
I2C_1_sda__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
I2C_1_sda__0__INTR EQU CYREG_GPIO_PRT1_INTR
I2C_1_sda__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
I2C_1_sda__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
I2C_1_sda__0__MASK EQU 0x08
I2C_1_sda__0__PC EQU CYREG_GPIO_PRT1_PC
I2C_1_sda__0__PC2 EQU CYREG_GPIO_PRT1_PC2
I2C_1_sda__0__PORT EQU 1
I2C_1_sda__0__PS EQU CYREG_GPIO_PRT1_PS
I2C_1_sda__0__SHIFT EQU 3
I2C_1_sda__DR EQU CYREG_GPIO_PRT1_DR
I2C_1_sda__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
I2C_1_sda__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
I2C_1_sda__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
I2C_1_sda__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
I2C_1_sda__INTR EQU CYREG_GPIO_PRT1_INTR
I2C_1_sda__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
I2C_1_sda__INTSTAT EQU CYREG_GPIO_PRT1_INTR
I2C_1_sda__MASK EQU 0x08
I2C_1_sda__PC EQU CYREG_GPIO_PRT1_PC
I2C_1_sda__PC2 EQU CYREG_GPIO_PRT1_PC2
I2C_1_sda__PORT EQU 1
I2C_1_sda__PS EQU CYREG_GPIO_PRT1_PS
I2C_1_sda__SHIFT EQU 3

; LIN_1
LIN_1_IntClk__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL1
LIN_1_IntClk__DIV_ID EQU 0x00000043
LIN_1_IntClk__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL3
LIN_1_IntClk__PA_DIV_ID EQU 0x000000FF
LIN_1_ISR__INTC_CLR_EN_REG EQU CYREG_CM0P_ICER
LIN_1_ISR__INTC_CLR_PD_REG EQU CYREG_CM0P_ICPR
LIN_1_ISR__INTC_MASK EQU 0x100
LIN_1_ISR__INTC_NUMBER EQU 8
LIN_1_ISR__INTC_PRIOR_MASK EQU 0xC0
LIN_1_ISR__INTC_PRIOR_NUM EQU 3
LIN_1_ISR__INTC_PRIOR_REG EQU CYREG_CM0P_IPR2
LIN_1_ISR__INTC_SET_EN_REG EQU CYREG_CM0P_ISER
LIN_1_ISR__INTC_SET_PD_REG EQU CYREG_CM0P_ISPR
LIN_1_SCB_rx__0__DR EQU CYREG_GPIO_PRT0_DR
LIN_1_SCB_rx__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
LIN_1_SCB_rx__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
LIN_1_SCB_rx__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
LIN_1_SCB_rx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
LIN_1_SCB_rx__0__HSIOM_GPIO EQU 0
LIN_1_SCB_rx__0__HSIOM_I2C EQU 14
LIN_1_SCB_rx__0__HSIOM_I2C_SCL EQU 14
LIN_1_SCB_rx__0__HSIOM_MASK EQU 0x000F0000
LIN_1_SCB_rx__0__HSIOM_SHIFT EQU 16
LIN_1_SCB_rx__0__HSIOM_SPI EQU 15
LIN_1_SCB_rx__0__HSIOM_SPI_MOSI EQU 15
LIN_1_SCB_rx__0__HSIOM_UART EQU 9
LIN_1_SCB_rx__0__HSIOM_UART_RX EQU 9
LIN_1_SCB_rx__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
LIN_1_SCB_rx__0__INTR EQU CYREG_GPIO_PRT0_INTR
LIN_1_SCB_rx__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
LIN_1_SCB_rx__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
LIN_1_SCB_rx__0__MASK EQU 0x10
LIN_1_SCB_rx__0__PC EQU CYREG_GPIO_PRT0_PC
LIN_1_SCB_rx__0__PC2 EQU CYREG_GPIO_PRT0_PC2
LIN_1_SCB_rx__0__PORT EQU 0
LIN_1_SCB_rx__0__PS EQU CYREG_GPIO_PRT0_PS
LIN_1_SCB_rx__0__SHIFT EQU 4
LIN_1_SCB_rx__DR EQU CYREG_GPIO_PRT0_DR
LIN_1_SCB_rx__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
LIN_1_SCB_rx__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
LIN_1_SCB_rx__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
LIN_1_SCB_rx__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
LIN_1_SCB_rx__INTR EQU CYREG_GPIO_PRT0_INTR
LIN_1_SCB_rx__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
LIN_1_SCB_rx__INTSTAT EQU CYREG_GPIO_PRT0_INTR
LIN_1_SCB_rx__MASK EQU 0x10
LIN_1_SCB_rx__PC EQU CYREG_GPIO_PRT0_PC
LIN_1_SCB_rx__PC2 EQU CYREG_GPIO_PRT0_PC2
LIN_1_SCB_rx__PORT EQU 0
LIN_1_SCB_rx__PS EQU CYREG_GPIO_PRT0_PS
LIN_1_SCB_rx__SHIFT EQU 4
LIN_1_SCB_SCB__CTRL EQU CYREG_SCB1_CTRL
LIN_1_SCB_SCB__EZ_DATA0 EQU CYREG_SCB1_EZ_DATA0
LIN_1_SCB_SCB__EZ_DATA1 EQU CYREG_SCB1_EZ_DATA1
LIN_1_SCB_SCB__EZ_DATA10 EQU CYREG_SCB1_EZ_DATA10
LIN_1_SCB_SCB__EZ_DATA11 EQU CYREG_SCB1_EZ_DATA11
LIN_1_SCB_SCB__EZ_DATA12 EQU CYREG_SCB1_EZ_DATA12
LIN_1_SCB_SCB__EZ_DATA13 EQU CYREG_SCB1_EZ_DATA13
LIN_1_SCB_SCB__EZ_DATA14 EQU CYREG_SCB1_EZ_DATA14
LIN_1_SCB_SCB__EZ_DATA15 EQU CYREG_SCB1_EZ_DATA15
LIN_1_SCB_SCB__EZ_DATA16 EQU CYREG_SCB1_EZ_DATA16
LIN_1_SCB_SCB__EZ_DATA17 EQU CYREG_SCB1_EZ_DATA17
LIN_1_SCB_SCB__EZ_DATA18 EQU CYREG_SCB1_EZ_DATA18
LIN_1_SCB_SCB__EZ_DATA19 EQU CYREG_SCB1_EZ_DATA19
LIN_1_SCB_SCB__EZ_DATA2 EQU CYREG_SCB1_EZ_DATA2
LIN_1_SCB_SCB__EZ_DATA20 EQU CYREG_SCB1_EZ_DATA20
LIN_1_SCB_SCB__EZ_DATA21 EQU CYREG_SCB1_EZ_DATA21
LIN_1_SCB_SCB__EZ_DATA22 EQU CYREG_SCB1_EZ_DATA22
LIN_1_SCB_SCB__EZ_DATA23 EQU CYREG_SCB1_EZ_DATA23
LIN_1_SCB_SCB__EZ_DATA24 EQU CYREG_SCB1_EZ_DATA24
LIN_1_SCB_SCB__EZ_DATA25 EQU CYREG_SCB1_EZ_DATA25
LIN_1_SCB_SCB__EZ_DATA26 EQU CYREG_SCB1_EZ_DATA26
LIN_1_SCB_SCB__EZ_DATA27 EQU CYREG_SCB1_EZ_DATA27
LIN_1_SCB_SCB__EZ_DATA28 EQU CYREG_SCB1_EZ_DATA28
LIN_1_SCB_SCB__EZ_DATA29 EQU CYREG_SCB1_EZ_DATA29
LIN_1_SCB_SCB__EZ_DATA3 EQU CYREG_SCB1_EZ_DATA3
LIN_1_SCB_SCB__EZ_DATA30 EQU CYREG_SCB1_EZ_DATA30
LIN_1_SCB_SCB__EZ_DATA31 EQU CYREG_SCB1_EZ_DATA31
LIN_1_SCB_SCB__EZ_DATA4 EQU CYREG_SCB1_EZ_DATA4
LIN_1_SCB_SCB__EZ_DATA5 EQU CYREG_SCB1_EZ_DATA5
LIN_1_SCB_SCB__EZ_DATA6 EQU CYREG_SCB1_EZ_DATA6
LIN_1_SCB_SCB__EZ_DATA7 EQU CYREG_SCB1_EZ_DATA7
LIN_1_SCB_SCB__EZ_DATA8 EQU CYREG_SCB1_EZ_DATA8
LIN_1_SCB_SCB__EZ_DATA9 EQU CYREG_SCB1_EZ_DATA9
LIN_1_SCB_SCB__I2C_CFG EQU CYREG_SCB1_I2C_CFG
LIN_1_SCB_SCB__I2C_CTRL EQU CYREG_SCB1_I2C_CTRL
LIN_1_SCB_SCB__I2C_M_CMD EQU CYREG_SCB1_I2C_M_CMD
LIN_1_SCB_SCB__I2C_S_CMD EQU CYREG_SCB1_I2C_S_CMD
LIN_1_SCB_SCB__I2C_STATUS EQU CYREG_SCB1_I2C_STATUS
LIN_1_SCB_SCB__INTR_CAUSE EQU CYREG_SCB1_INTR_CAUSE
LIN_1_SCB_SCB__INTR_I2C_EC EQU CYREG_SCB1_INTR_I2C_EC
LIN_1_SCB_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB1_INTR_I2C_EC_MASK
LIN_1_SCB_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB1_INTR_I2C_EC_MASKED
LIN_1_SCB_SCB__INTR_M EQU CYREG_SCB1_INTR_M
LIN_1_SCB_SCB__INTR_M_MASK EQU CYREG_SCB1_INTR_M_MASK
LIN_1_SCB_SCB__INTR_M_MASKED EQU CYREG_SCB1_INTR_M_MASKED
LIN_1_SCB_SCB__INTR_M_SET EQU CYREG_SCB1_INTR_M_SET
LIN_1_SCB_SCB__INTR_RX EQU CYREG_SCB1_INTR_RX
LIN_1_SCB_SCB__INTR_RX_MASK EQU CYREG_SCB1_INTR_RX_MASK
LIN_1_SCB_SCB__INTR_RX_MASKED EQU CYREG_SCB1_INTR_RX_MASKED
LIN_1_SCB_SCB__INTR_RX_SET EQU CYREG_SCB1_INTR_RX_SET
LIN_1_SCB_SCB__INTR_S EQU CYREG_SCB1_INTR_S
LIN_1_SCB_SCB__INTR_S_MASK EQU CYREG_SCB1_INTR_S_MASK
LIN_1_SCB_SCB__INTR_S_MASKED EQU CYREG_SCB1_INTR_S_MASKED
LIN_1_SCB_SCB__INTR_S_SET EQU CYREG_SCB1_INTR_S_SET
LIN_1_SCB_SCB__INTR_SPI_EC EQU CYREG_SCB1_INTR_SPI_EC
LIN_1_SCB_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB1_INTR_SPI_EC_MASK
LIN_1_SCB_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB1_INTR_SPI_EC_MASKED
LIN_1_SCB_SCB__INTR_TX EQU CYREG_SCB1_INTR_TX
LIN_1_SCB_SCB__INTR_TX_MASK EQU CYREG_SCB1_INTR_TX_MASK
LIN_1_SCB_SCB__INTR_TX_MASKED EQU CYREG_SCB1_INTR_TX_MASKED
LIN_1_SCB_SCB__INTR_TX_SET EQU CYREG_SCB1_INTR_TX_SET
LIN_1_SCB_SCB__RX_CTRL EQU CYREG_SCB1_RX_CTRL
LIN_1_SCB_SCB__RX_FIFO_CTRL EQU CYREG_SCB1_RX_FIFO_CTRL
LIN_1_SCB_SCB__RX_FIFO_RD EQU CYREG_SCB1_RX_FIFO_RD
LIN_1_SCB_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB1_RX_FIFO_RD_SILENT
LIN_1_SCB_SCB__RX_FIFO_STATUS EQU CYREG_SCB1_RX_FIFO_STATUS
LIN_1_SCB_SCB__RX_MATCH EQU CYREG_SCB1_RX_MATCH
LIN_1_SCB_SCB__SPI_CTRL EQU CYREG_SCB1_SPI_CTRL
LIN_1_SCB_SCB__SPI_STATUS EQU CYREG_SCB1_SPI_STATUS
LIN_1_SCB_SCB__SS0_POSISTION EQU 0
LIN_1_SCB_SCB__SS1_POSISTION EQU 1
LIN_1_SCB_SCB__SS2_POSISTION EQU 2
LIN_1_SCB_SCB__SS3_POSISTION EQU 3
LIN_1_SCB_SCB__STATUS EQU CYREG_SCB1_STATUS
LIN_1_SCB_SCB__TX_CTRL EQU CYREG_SCB1_TX_CTRL
LIN_1_SCB_SCB__TX_FIFO_CTRL EQU CYREG_SCB1_TX_FIFO_CTRL
LIN_1_SCB_SCB__TX_FIFO_STATUS EQU CYREG_SCB1_TX_FIFO_STATUS
LIN_1_SCB_SCB__TX_FIFO_WR EQU CYREG_SCB1_TX_FIFO_WR
LIN_1_SCB_SCB__UART_CTRL EQU CYREG_SCB1_UART_CTRL
LIN_1_SCB_SCB__UART_FLOW_CTRL EQU CYREG_SCB1_UART_FLOW_CTRL
LIN_1_SCB_SCB__UART_RX_CTRL EQU CYREG_SCB1_UART_RX_CTRL
LIN_1_SCB_SCB__UART_RX_STATUS EQU CYREG_SCB1_UART_RX_STATUS
LIN_1_SCB_SCB__UART_TX_CTRL EQU CYREG_SCB1_UART_TX_CTRL
LIN_1_SCB_tx__0__DR EQU CYREG_GPIO_PRT0_DR
LIN_1_SCB_tx__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
LIN_1_SCB_tx__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
LIN_1_SCB_tx__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
LIN_1_SCB_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
LIN_1_SCB_tx__0__HSIOM_GPIO EQU 0
LIN_1_SCB_tx__0__HSIOM_I2C EQU 14
LIN_1_SCB_tx__0__HSIOM_I2C_SDA EQU 14
LIN_1_SCB_tx__0__HSIOM_MASK EQU 0x00F00000
LIN_1_SCB_tx__0__HSIOM_SHIFT EQU 20
LIN_1_SCB_tx__0__HSIOM_SPI EQU 15
LIN_1_SCB_tx__0__HSIOM_SPI_MISO EQU 15
LIN_1_SCB_tx__0__HSIOM_UART EQU 9
LIN_1_SCB_tx__0__HSIOM_UART_TX EQU 9
LIN_1_SCB_tx__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
LIN_1_SCB_tx__0__INTR EQU CYREG_GPIO_PRT0_INTR
LIN_1_SCB_tx__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
LIN_1_SCB_tx__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
LIN_1_SCB_tx__0__MASK EQU 0x20
LIN_1_SCB_tx__0__PC EQU CYREG_GPIO_PRT0_PC
LIN_1_SCB_tx__0__PC2 EQU CYREG_GPIO_PRT0_PC2
LIN_1_SCB_tx__0__PORT EQU 0
LIN_1_SCB_tx__0__PS EQU CYREG_GPIO_PRT0_PS
LIN_1_SCB_tx__0__SHIFT EQU 5
LIN_1_SCB_tx__DR EQU CYREG_GPIO_PRT0_DR
LIN_1_SCB_tx__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
LIN_1_SCB_tx__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
LIN_1_SCB_tx__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
LIN_1_SCB_tx__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
LIN_1_SCB_tx__INTR EQU CYREG_GPIO_PRT0_INTR
LIN_1_SCB_tx__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
LIN_1_SCB_tx__INTSTAT EQU CYREG_GPIO_PRT0_INTR
LIN_1_SCB_tx__MASK EQU 0x20
LIN_1_SCB_tx__PC EQU CYREG_GPIO_PRT0_PC
LIN_1_SCB_tx__PC2 EQU CYREG_GPIO_PRT0_PC2
LIN_1_SCB_tx__PORT EQU 0
LIN_1_SCB_tx__PS EQU CYREG_GPIO_PRT0_PS
LIN_1_SCB_tx__SHIFT EQU 5

; isr_1
isr_1__INTC_CLR_EN_REG EQU CYREG_CM0P_ICER
isr_1__INTC_CLR_PD_REG EQU CYREG_CM0P_ICPR
isr_1__INTC_MASK EQU 0x4000
isr_1__INTC_NUMBER EQU 14
isr_1__INTC_PRIOR_MASK EQU 0xC00000
isr_1__INTC_PRIOR_NUM EQU 3
isr_1__INTC_PRIOR_REG EQU CYREG_CM0P_IPR3
isr_1__INTC_SET_EN_REG EQU CYREG_CM0P_ISER
isr_1__INTC_SET_PD_REG EQU CYREG_CM0P_ISPR

; LIN_EN
LIN_EN__0__DR EQU CYREG_GPIO_PRT1_DR
LIN_EN__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
LIN_EN__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
LIN_EN__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
LIN_EN__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
LIN_EN__0__HSIOM_MASK EQU 0x000000F0
LIN_EN__0__HSIOM_SHIFT EQU 4
LIN_EN__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
LIN_EN__0__INTR EQU CYREG_GPIO_PRT1_INTR
LIN_EN__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
LIN_EN__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
LIN_EN__0__MASK EQU 0x02
LIN_EN__0__PC EQU CYREG_GPIO_PRT1_PC
LIN_EN__0__PC2 EQU CYREG_GPIO_PRT1_PC2
LIN_EN__0__PORT EQU 1
LIN_EN__0__PS EQU CYREG_GPIO_PRT1_PS
LIN_EN__0__SHIFT EQU 1
LIN_EN__DR EQU CYREG_GPIO_PRT1_DR
LIN_EN__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
LIN_EN__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
LIN_EN__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
LIN_EN__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
LIN_EN__INTR EQU CYREG_GPIO_PRT1_INTR
LIN_EN__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
LIN_EN__INTSTAT EQU CYREG_GPIO_PRT1_INTR
LIN_EN__MASK EQU 0x02
LIN_EN__PC EQU CYREG_GPIO_PRT1_PC
LIN_EN__PC2 EQU CYREG_GPIO_PRT1_PC2
LIN_EN__PORT EQU 1
LIN_EN__PS EQU CYREG_GPIO_PRT1_PS
LIN_EN__SHIFT EQU 1

; WdtIsr
WdtIsr__INTC_CLR_EN_REG EQU CYREG_CM0P_ICER
WdtIsr__INTC_CLR_PD_REG EQU CYREG_CM0P_ICPR
WdtIsr__INTC_MASK EQU 0x40
WdtIsr__INTC_NUMBER EQU 6
WdtIsr__INTC_PRIOR_MASK EQU 0xC00000
WdtIsr__INTC_PRIOR_NUM EQU 3
WdtIsr__INTC_PRIOR_REG EQU CYREG_CM0P_IPR1
WdtIsr__INTC_SET_EN_REG EQU CYREG_CM0P_ISER
WdtIsr__INTC_SET_PD_REG EQU CYREG_CM0P_ISPR

; Clock_1
Clock_1__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL8
Clock_1__DIV_ID EQU 0x00000042
Clock_1__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL2
Clock_1__PA_DIV_ID EQU 0x000000FF

; Timer_1
Timer_1_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT0_CC
Timer_1_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT0_CC_BUFF
Timer_1_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT0_COUNTER
Timer_1_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT0_CTRL
Timer_1_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT0_INTR
Timer_1_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT0_INTR_MASK
Timer_1_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT0_INTR_MASKED
Timer_1_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT0_INTR_SET
Timer_1_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT0_PERIOD
Timer_1_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT0_PERIOD_BUFF
Timer_1_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT0_STATUS
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x01
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 0
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x100
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 8
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x1000000
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 24
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x10000
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 16
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x01
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 0
Timer_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
Timer_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x01
Timer_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 0
Timer_1_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 0
Timer_1_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT0_TR_CTRL0
Timer_1_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT0_TR_CTRL1
Timer_1_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT0_TR_CTRL2

; PWM_BEEP
PWM_BEEP_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT4_CC
PWM_BEEP_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT4_CC_BUFF
PWM_BEEP_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT4_COUNTER
PWM_BEEP_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT4_CTRL
PWM_BEEP_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT4_INTR
PWM_BEEP_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT4_INTR_MASK
PWM_BEEP_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT4_INTR_MASKED
PWM_BEEP_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT4_INTR_SET
PWM_BEEP_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT4_PERIOD
PWM_BEEP_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT4_PERIOD_BUFF
PWM_BEEP_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT4_STATUS
PWM_BEEP_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
PWM_BEEP_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x10
PWM_BEEP_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 4
PWM_BEEP_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x1000
PWM_BEEP_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 12
PWM_BEEP_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x10000000
PWM_BEEP_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 28
PWM_BEEP_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x100000
PWM_BEEP_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 20
PWM_BEEP_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
PWM_BEEP_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x10
PWM_BEEP_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 4
PWM_BEEP_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
PWM_BEEP_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x10
PWM_BEEP_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 4
PWM_BEEP_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 4
PWM_BEEP_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT4_TR_CTRL0
PWM_BEEP_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT4_TR_CTRL1
PWM_BEEP_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT4_TR_CTRL2

; Crusie_in
Crusie_in__0__DR EQU CYREG_GPIO_PRT3_DR
Crusie_in__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Crusie_in__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Crusie_in__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Crusie_in__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Crusie_in__0__HSIOM_MASK EQU 0xF0000000
Crusie_in__0__HSIOM_SHIFT EQU 28
Crusie_in__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Crusie_in__0__INTR EQU CYREG_GPIO_PRT3_INTR
Crusie_in__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Crusie_in__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Crusie_in__0__MASK EQU 0x80
Crusie_in__0__PC EQU CYREG_GPIO_PRT3_PC
Crusie_in__0__PC2 EQU CYREG_GPIO_PRT3_PC2
Crusie_in__0__PORT EQU 3
Crusie_in__0__PS EQU CYREG_GPIO_PRT3_PS
Crusie_in__0__SHIFT EQU 7
Crusie_in__DR EQU CYREG_GPIO_PRT3_DR
Crusie_in__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Crusie_in__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Crusie_in__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Crusie_in__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Crusie_in__INTR EQU CYREG_GPIO_PRT3_INTR
Crusie_in__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Crusie_in__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Crusie_in__MASK EQU 0x80
Crusie_in__PC EQU CYREG_GPIO_PRT3_PC
Crusie_in__PC2 EQU CYREG_GPIO_PRT3_PC2
Crusie_in__PORT EQU 3
Crusie_in__PS EQU CYREG_GPIO_PRT3_PS
Crusie_in__SHIFT EQU 7

; CapSense_1
CapSense_1_Cmod__0__DR EQU CYREG_GPIO_PRT4_DR
CapSense_1_Cmod__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
CapSense_1_Cmod__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
CapSense_1_Cmod__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
CapSense_1_Cmod__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
CapSense_1_Cmod__0__HSIOM_MASK EQU 0x00000F00
CapSense_1_Cmod__0__HSIOM_SHIFT EQU 8
CapSense_1_Cmod__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_1_Cmod__0__INTR EQU CYREG_GPIO_PRT4_INTR
CapSense_1_Cmod__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_1_Cmod__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
CapSense_1_Cmod__0__MASK EQU 0x04
CapSense_1_Cmod__0__PC EQU CYREG_GPIO_PRT4_PC
CapSense_1_Cmod__0__PC2 EQU CYREG_GPIO_PRT4_PC2
CapSense_1_Cmod__0__PORT EQU 4
CapSense_1_Cmod__0__PS EQU CYREG_GPIO_PRT4_PS
CapSense_1_Cmod__0__SHIFT EQU 2
CapSense_1_Cmod__Cmod__DR EQU CYREG_GPIO_PRT4_DR
CapSense_1_Cmod__Cmod__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
CapSense_1_Cmod__Cmod__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
CapSense_1_Cmod__Cmod__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
CapSense_1_Cmod__Cmod__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_1_Cmod__Cmod__INTR EQU CYREG_GPIO_PRT4_INTR
CapSense_1_Cmod__Cmod__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_1_Cmod__Cmod__INTSTAT EQU CYREG_GPIO_PRT4_INTR
CapSense_1_Cmod__Cmod__MASK EQU 0x04
CapSense_1_Cmod__Cmod__PC EQU CYREG_GPIO_PRT4_PC
CapSense_1_Cmod__Cmod__PC2 EQU CYREG_GPIO_PRT4_PC2
CapSense_1_Cmod__Cmod__PORT EQU 4
CapSense_1_Cmod__Cmod__PS EQU CYREG_GPIO_PRT4_PS
CapSense_1_Cmod__Cmod__SHIFT EQU 2
CapSense_1_Cmod__DR EQU CYREG_GPIO_PRT4_DR
CapSense_1_Cmod__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
CapSense_1_Cmod__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
CapSense_1_Cmod__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
CapSense_1_Cmod__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_1_Cmod__INTR EQU CYREG_GPIO_PRT4_INTR
CapSense_1_Cmod__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_1_Cmod__INTSTAT EQU CYREG_GPIO_PRT4_INTR
CapSense_1_Cmod__MASK EQU 0x04
CapSense_1_Cmod__PC EQU CYREG_GPIO_PRT4_PC
CapSense_1_Cmod__PC2 EQU CYREG_GPIO_PRT4_PC2
CapSense_1_Cmod__PORT EQU 4
CapSense_1_Cmod__PS EQU CYREG_GPIO_PRT4_PS
CapSense_1_Cmod__SHIFT EQU 2
CapSense_1_CSD__ADC_CTL EQU CYREG_CSD_ADC_CTL
CapSense_1_CSD__CMOD_PAD EQU 1
CapSense_1_CSD__CSD_CONFIG EQU CYREG_CSD_CONFIG
CapSense_1_CSD__CSD_INTR EQU CYREG_CSD_INTR
CapSense_1_CSD__CSD_INTR_SET EQU CYREG_CSD_INTR_SET
CapSense_1_CSD__CSD_NUMBER EQU 0
CapSense_1_CSD__CSD_STATUS EQU CYREG_CSD_STATUS
CapSense_1_CSD__CSDCMP EQU CYREG_CSD_CSDCMP
CapSense_1_CSD__CSH_TANK_PAD EQU 2
CapSense_1_CSD__CSHIELD_PAD EQU 4
CapSense_1_CSD__DEDICATED_IO0 EQU CapSense_1_CSD__CMOD_PAD
CapSense_1_CSD__HSCMP EQU CYREG_CSD_HSCMP
CapSense_1_CSD__INTR_MASK EQU CYREG_CSD_INTR_MASK
CapSense_1_CSD__REFGEN EQU CYREG_CSD_REFGEN
CapSense_1_CSD__RESULT_VAL1 EQU CYREG_CSD_RESULT_VAL1
CapSense_1_CSD__RESULT_VAL2 EQU CYREG_CSD_RESULT_VAL2
CapSense_1_CSD__SENSE_DUTY EQU CYREG_CSD_SENSE_DUTY
CapSense_1_CSD__SENSE_PERIOD EQU CYREG_CSD_SENSE_PERIOD
CapSense_1_CSD__SEQ_INIT_CNT EQU CYREG_CSD_SEQ_INIT_CNT
CapSense_1_CSD__SEQ_NORM_CNT EQU CYREG_CSD_SEQ_NORM_CNT
CapSense_1_CSD__SEQ_START EQU CYREG_CSD_SEQ_START
CapSense_1_CSD__SEQ_TIME EQU CYREG_CSD_SEQ_TIME
CapSense_1_CSD__SW_AMUXBUF_SEL EQU CYREG_CSD_SW_AMUXBUF_SEL
CapSense_1_CSD__SW_BYP_SEL EQU CYREG_CSD_SW_BYP_SEL
CapSense_1_CSD__SW_CMP_N_SEL EQU CYREG_CSD_SW_CMP_N_SEL
CapSense_1_CSD__SW_CMP_P_SEL EQU CYREG_CSD_SW_CMP_P_SEL
CapSense_1_CSD__SW_DSI_SEL EQU CYREG_CSD_SW_DSI_SEL
CapSense_1_CSD__SW_FW_MOD_SEL EQU CYREG_CSD_SW_FW_MOD_SEL
CapSense_1_CSD__SW_FW_TANK_SEL EQU CYREG_CSD_SW_FW_TANK_SEL
CapSense_1_CSD__SW_HS_N_SEL EQU CYREG_CSD_SW_HS_N_SEL
CapSense_1_CSD__SW_HS_P_SEL EQU CYREG_CSD_SW_HS_P_SEL
CapSense_1_CSD__SW_REFGEN_SEL EQU CYREG_CSD_SW_REFGEN_SEL
CapSense_1_CSD__SW_RES EQU CYREG_CSD_SW_RES
CapSense_1_CSD__SW_SHIELD_SEL EQU CYREG_CSD_SW_SHIELD_SEL
CapSense_1_CSD__VREF_EXT_PAD EQU 8
CapSense_1_IDACComp__CONFIG EQU CYREG_CSD_CONFIG
CapSense_1_IDACComp__IDAC EQU CYREG_CSD_IDACB
CapSense_1_IDACComp__POSITION EQU 1
CapSense_1_IDACMod__CONFIG EQU CYREG_CSD_CONFIG
CapSense_1_IDACMod__IDAC EQU CYREG_CSD_IDACA
CapSense_1_IDACMod__POSITION EQU 0
CapSense_1_ISR__INTC_CLR_EN_REG EQU CYREG_CM0P_ICER
CapSense_1_ISR__INTC_CLR_PD_REG EQU CYREG_CM0P_ICPR
CapSense_1_ISR__INTC_MASK EQU 0x2000
CapSense_1_ISR__INTC_NUMBER EQU 13
CapSense_1_ISR__INTC_PRIOR_MASK EQU 0xC000
CapSense_1_ISR__INTC_PRIOR_NUM EQU 3
CapSense_1_ISR__INTC_PRIOR_REG EQU CYREG_CM0P_IPR3
CapSense_1_ISR__INTC_SET_EN_REG EQU CYREG_CM0P_ISER
CapSense_1_ISR__INTC_SET_PD_REG EQU CYREG_CM0P_ISPR
CapSense_1_ModClk__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL3
CapSense_1_ModClk__DIV_ID EQU 0x00000040
CapSense_1_ModClk__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL0
CapSense_1_ModClk__PA_DIV_ID EQU 0x000000FF
CapSense_1_Sns__0__DR EQU CYREG_GPIO_PRT0_DR
CapSense_1_Sns__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
CapSense_1_Sns__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
CapSense_1_Sns__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
CapSense_1_Sns__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
CapSense_1_Sns__0__HSIOM_MASK EQU 0xF0000000
CapSense_1_Sns__0__HSIOM_SHIFT EQU 28
CapSense_1_Sns__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_1_Sns__0__INTR EQU CYREG_GPIO_PRT0_INTR
CapSense_1_Sns__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_1_Sns__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
CapSense_1_Sns__0__MASK EQU 0x80
CapSense_1_Sns__0__PC EQU CYREG_GPIO_PRT0_PC
CapSense_1_Sns__0__PC2 EQU CYREG_GPIO_PRT0_PC2
CapSense_1_Sns__0__PORT EQU 0
CapSense_1_Sns__0__PS EQU CYREG_GPIO_PRT0_PS
CapSense_1_Sns__0__SHIFT EQU 7
CapSense_1_Sns__1__DR EQU CYREG_GPIO_PRT0_DR
CapSense_1_Sns__1__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
CapSense_1_Sns__1__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
CapSense_1_Sns__1__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
CapSense_1_Sns__1__HSIOM EQU CYREG_HSIOM_PORT_SEL0
CapSense_1_Sns__1__HSIOM_MASK EQU 0x0F000000
CapSense_1_Sns__1__HSIOM_SHIFT EQU 24
CapSense_1_Sns__1__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_1_Sns__1__INTR EQU CYREG_GPIO_PRT0_INTR
CapSense_1_Sns__1__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_1_Sns__1__INTSTAT EQU CYREG_GPIO_PRT0_INTR
CapSense_1_Sns__1__MASK EQU 0x40
CapSense_1_Sns__1__PC EQU CYREG_GPIO_PRT0_PC
CapSense_1_Sns__1__PC2 EQU CYREG_GPIO_PRT0_PC2
CapSense_1_Sns__1__PORT EQU 0
CapSense_1_Sns__1__PS EQU CYREG_GPIO_PRT0_PS
CapSense_1_Sns__1__SHIFT EQU 6
CapSense_1_Sns__2__DR EQU CYREG_GPIO_PRT0_DR
CapSense_1_Sns__2__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
CapSense_1_Sns__2__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
CapSense_1_Sns__2__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
CapSense_1_Sns__2__HSIOM EQU CYREG_HSIOM_PORT_SEL0
CapSense_1_Sns__2__HSIOM_MASK EQU 0x0000F000
CapSense_1_Sns__2__HSIOM_SHIFT EQU 12
CapSense_1_Sns__2__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_1_Sns__2__INTR EQU CYREG_GPIO_PRT0_INTR
CapSense_1_Sns__2__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_1_Sns__2__INTSTAT EQU CYREG_GPIO_PRT0_INTR
CapSense_1_Sns__2__MASK EQU 0x08
CapSense_1_Sns__2__PC EQU CYREG_GPIO_PRT0_PC
CapSense_1_Sns__2__PC2 EQU CYREG_GPIO_PRT0_PC2
CapSense_1_Sns__2__PORT EQU 0
CapSense_1_Sns__2__PS EQU CYREG_GPIO_PRT0_PS
CapSense_1_Sns__2__SHIFT EQU 3
CapSense_1_Sns__3__DR EQU CYREG_GPIO_PRT0_DR
CapSense_1_Sns__3__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
CapSense_1_Sns__3__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
CapSense_1_Sns__3__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
CapSense_1_Sns__3__HSIOM EQU CYREG_HSIOM_PORT_SEL0
CapSense_1_Sns__3__HSIOM_MASK EQU 0x00000F00
CapSense_1_Sns__3__HSIOM_SHIFT EQU 8
CapSense_1_Sns__3__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_1_Sns__3__INTR EQU CYREG_GPIO_PRT0_INTR
CapSense_1_Sns__3__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_1_Sns__3__INTSTAT EQU CYREG_GPIO_PRT0_INTR
CapSense_1_Sns__3__MASK EQU 0x04
CapSense_1_Sns__3__PC EQU CYREG_GPIO_PRT0_PC
CapSense_1_Sns__3__PC2 EQU CYREG_GPIO_PRT0_PC2
CapSense_1_Sns__3__PORT EQU 0
CapSense_1_Sns__3__PS EQU CYREG_GPIO_PRT0_PS
CapSense_1_Sns__3__SHIFT EQU 2
CapSense_1_Sns__4__DR EQU CYREG_GPIO_PRT0_DR
CapSense_1_Sns__4__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
CapSense_1_Sns__4__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
CapSense_1_Sns__4__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
CapSense_1_Sns__4__HSIOM EQU CYREG_HSIOM_PORT_SEL0
CapSense_1_Sns__4__HSIOM_MASK EQU 0x000000F0
CapSense_1_Sns__4__HSIOM_SHIFT EQU 4
CapSense_1_Sns__4__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_1_Sns__4__INTR EQU CYREG_GPIO_PRT0_INTR
CapSense_1_Sns__4__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_1_Sns__4__INTSTAT EQU CYREG_GPIO_PRT0_INTR
CapSense_1_Sns__4__MASK EQU 0x02
CapSense_1_Sns__4__PC EQU CYREG_GPIO_PRT0_PC
CapSense_1_Sns__4__PC2 EQU CYREG_GPIO_PRT0_PC2
CapSense_1_Sns__4__PORT EQU 0
CapSense_1_Sns__4__PS EQU CYREG_GPIO_PRT0_PS
CapSense_1_Sns__4__SHIFT EQU 1
CapSense_1_Sns__5__DR EQU CYREG_GPIO_PRT0_DR
CapSense_1_Sns__5__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
CapSense_1_Sns__5__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
CapSense_1_Sns__5__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
CapSense_1_Sns__5__HSIOM EQU CYREG_HSIOM_PORT_SEL0
CapSense_1_Sns__5__HSIOM_MASK EQU 0x0000000F
CapSense_1_Sns__5__HSIOM_SHIFT EQU 0
CapSense_1_Sns__5__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_1_Sns__5__INTR EQU CYREG_GPIO_PRT0_INTR
CapSense_1_Sns__5__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_1_Sns__5__INTSTAT EQU CYREG_GPIO_PRT0_INTR
CapSense_1_Sns__5__MASK EQU 0x01
CapSense_1_Sns__5__PC EQU CYREG_GPIO_PRT0_PC
CapSense_1_Sns__5__PC2 EQU CYREG_GPIO_PRT0_PC2
CapSense_1_Sns__5__PORT EQU 0
CapSense_1_Sns__5__PS EQU CYREG_GPIO_PRT0_PS
CapSense_1_Sns__5__SHIFT EQU 0
CapSense_1_Sns__ADAS_Sns0__DR EQU CYREG_GPIO_PRT0_DR
CapSense_1_Sns__ADAS_Sns0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
CapSense_1_Sns__ADAS_Sns0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
CapSense_1_Sns__ADAS_Sns0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
CapSense_1_Sns__ADAS_Sns0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_1_Sns__ADAS_Sns0__INTR EQU CYREG_GPIO_PRT0_INTR
CapSense_1_Sns__ADAS_Sns0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_1_Sns__ADAS_Sns0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
CapSense_1_Sns__ADAS_Sns0__MASK EQU 0x01
CapSense_1_Sns__ADAS_Sns0__PC EQU CYREG_GPIO_PRT0_PC
CapSense_1_Sns__ADAS_Sns0__PC2 EQU CYREG_GPIO_PRT0_PC2
CapSense_1_Sns__ADAS_Sns0__PORT EQU 0
CapSense_1_Sns__ADAS_Sns0__PS EQU CYREG_GPIO_PRT0_PS
CapSense_1_Sns__ADAS_Sns0__SHIFT EQU 0
CapSense_1_Sns__Answer_Sns0__DR EQU CYREG_GPIO_PRT0_DR
CapSense_1_Sns__Answer_Sns0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
CapSense_1_Sns__Answer_Sns0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
CapSense_1_Sns__Answer_Sns0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
CapSense_1_Sns__Answer_Sns0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_1_Sns__Answer_Sns0__INTR EQU CYREG_GPIO_PRT0_INTR
CapSense_1_Sns__Answer_Sns0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_1_Sns__Answer_Sns0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
CapSense_1_Sns__Answer_Sns0__MASK EQU 0x80
CapSense_1_Sns__Answer_Sns0__PC EQU CYREG_GPIO_PRT0_PC
CapSense_1_Sns__Answer_Sns0__PC2 EQU CYREG_GPIO_PRT0_PC2
CapSense_1_Sns__Answer_Sns0__PORT EQU 0
CapSense_1_Sns__Answer_Sns0__PS EQU CYREG_GPIO_PRT0_PS
CapSense_1_Sns__Answer_Sns0__SHIFT EQU 7
CapSense_1_Sns__DIST_Sns0__DR EQU CYREG_GPIO_PRT0_DR
CapSense_1_Sns__DIST_Sns0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
CapSense_1_Sns__DIST_Sns0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
CapSense_1_Sns__DIST_Sns0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
CapSense_1_Sns__DIST_Sns0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_1_Sns__DIST_Sns0__INTR EQU CYREG_GPIO_PRT0_INTR
CapSense_1_Sns__DIST_Sns0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_1_Sns__DIST_Sns0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
CapSense_1_Sns__DIST_Sns0__MASK EQU 0x02
CapSense_1_Sns__DIST_Sns0__PC EQU CYREG_GPIO_PRT0_PC
CapSense_1_Sns__DIST_Sns0__PC2 EQU CYREG_GPIO_PRT0_PC2
CapSense_1_Sns__DIST_Sns0__PORT EQU 0
CapSense_1_Sns__DIST_Sns0__PS EQU CYREG_GPIO_PRT0_PS
CapSense_1_Sns__DIST_Sns0__SHIFT EQU 1
CapSense_1_Sns__DR EQU CYREG_GPIO_PRT0_DR
CapSense_1_Sns__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
CapSense_1_Sns__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
CapSense_1_Sns__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
CapSense_1_Sns__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_1_Sns__INTR EQU CYREG_GPIO_PRT0_INTR
CapSense_1_Sns__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_1_Sns__INTSTAT EQU CYREG_GPIO_PRT0_INTR
CapSense_1_Sns__Menu_Sns0__DR EQU CYREG_GPIO_PRT0_DR
CapSense_1_Sns__Menu_Sns0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
CapSense_1_Sns__Menu_Sns0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
CapSense_1_Sns__Menu_Sns0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
CapSense_1_Sns__Menu_Sns0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_1_Sns__Menu_Sns0__INTR EQU CYREG_GPIO_PRT0_INTR
CapSense_1_Sns__Menu_Sns0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_1_Sns__Menu_Sns0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
CapSense_1_Sns__Menu_Sns0__MASK EQU 0x40
CapSense_1_Sns__Menu_Sns0__PC EQU CYREG_GPIO_PRT0_PC
CapSense_1_Sns__Menu_Sns0__PC2 EQU CYREG_GPIO_PRT0_PC2
CapSense_1_Sns__Menu_Sns0__PORT EQU 0
CapSense_1_Sns__Menu_Sns0__PS EQU CYREG_GPIO_PRT0_PS
CapSense_1_Sns__Menu_Sns0__SHIFT EQU 6
CapSense_1_Sns__Mode_Sns0__DR EQU CYREG_GPIO_PRT0_DR
CapSense_1_Sns__Mode_Sns0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
CapSense_1_Sns__Mode_Sns0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
CapSense_1_Sns__Mode_Sns0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
CapSense_1_Sns__Mode_Sns0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_1_Sns__Mode_Sns0__INTR EQU CYREG_GPIO_PRT0_INTR
CapSense_1_Sns__Mode_Sns0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_1_Sns__Mode_Sns0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
CapSense_1_Sns__Mode_Sns0__MASK EQU 0x08
CapSense_1_Sns__Mode_Sns0__PC EQU CYREG_GPIO_PRT0_PC
CapSense_1_Sns__Mode_Sns0__PC2 EQU CYREG_GPIO_PRT0_PC2
CapSense_1_Sns__Mode_Sns0__PORT EQU 0
CapSense_1_Sns__Mode_Sns0__PS EQU CYREG_GPIO_PRT0_PS
CapSense_1_Sns__Mode_Sns0__SHIFT EQU 3
CapSense_1_Sns__PC EQU CYREG_GPIO_PRT0_PC
CapSense_1_Sns__PC2 EQU CYREG_GPIO_PRT0_PC2
CapSense_1_Sns__PORT EQU 0
CapSense_1_Sns__PS EQU CYREG_GPIO_PRT0_PS
CapSense_1_Sns__Speech_Sns0__DR EQU CYREG_GPIO_PRT0_DR
CapSense_1_Sns__Speech_Sns0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
CapSense_1_Sns__Speech_Sns0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
CapSense_1_Sns__Speech_Sns0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
CapSense_1_Sns__Speech_Sns0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_1_Sns__Speech_Sns0__INTR EQU CYREG_GPIO_PRT0_INTR
CapSense_1_Sns__Speech_Sns0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_1_Sns__Speech_Sns0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
CapSense_1_Sns__Speech_Sns0__MASK EQU 0x04
CapSense_1_Sns__Speech_Sns0__PC EQU CYREG_GPIO_PRT0_PC
CapSense_1_Sns__Speech_Sns0__PC2 EQU CYREG_GPIO_PRT0_PC2
CapSense_1_Sns__Speech_Sns0__PORT EQU 0
CapSense_1_Sns__Speech_Sns0__PS EQU CYREG_GPIO_PRT0_PS
CapSense_1_Sns__Speech_Sns0__SHIFT EQU 2

; RESPlus_in
RESPlus_in__0__DR EQU CYREG_GPIO_PRT3_DR
RESPlus_in__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
RESPlus_in__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
RESPlus_in__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
RESPlus_in__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
RESPlus_in__0__HSIOM_MASK EQU 0x00F00000
RESPlus_in__0__HSIOM_SHIFT EQU 20
RESPlus_in__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
RESPlus_in__0__INTR EQU CYREG_GPIO_PRT3_INTR
RESPlus_in__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
RESPlus_in__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
RESPlus_in__0__MASK EQU 0x20
RESPlus_in__0__PC EQU CYREG_GPIO_PRT3_PC
RESPlus_in__0__PC2 EQU CYREG_GPIO_PRT3_PC2
RESPlus_in__0__PORT EQU 3
RESPlus_in__0__PS EQU CYREG_GPIO_PRT3_PS
RESPlus_in__0__SHIFT EQU 5
RESPlus_in__DR EQU CYREG_GPIO_PRT3_DR
RESPlus_in__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
RESPlus_in__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
RESPlus_in__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
RESPlus_in__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
RESPlus_in__INTR EQU CYREG_GPIO_PRT3_INTR
RESPlus_in__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
RESPlus_in__INTSTAT EQU CYREG_GPIO_PRT3_INTR
RESPlus_in__MASK EQU 0x20
RESPlus_in__PC EQU CYREG_GPIO_PRT3_PC
RESPlus_in__PC2 EQU CYREG_GPIO_PRT3_PC2
RESPlus_in__PORT EQU 3
RESPlus_in__PS EQU CYREG_GPIO_PRT3_PS
RESPlus_in__SHIFT EQU 5

; SETReduce_in
SETReduce_in__0__DR EQU CYREG_GPIO_PRT4_DR
SETReduce_in__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
SETReduce_in__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
SETReduce_in__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
SETReduce_in__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
SETReduce_in__0__HSIOM_MASK EQU 0x0000000F
SETReduce_in__0__HSIOM_SHIFT EQU 0
SETReduce_in__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
SETReduce_in__0__INTR EQU CYREG_GPIO_PRT4_INTR
SETReduce_in__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
SETReduce_in__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
SETReduce_in__0__MASK EQU 0x01
SETReduce_in__0__PC EQU CYREG_GPIO_PRT4_PC
SETReduce_in__0__PC2 EQU CYREG_GPIO_PRT4_PC2
SETReduce_in__0__PORT EQU 4
SETReduce_in__0__PS EQU CYREG_GPIO_PRT4_PS
SETReduce_in__0__SHIFT EQU 0
SETReduce_in__DR EQU CYREG_GPIO_PRT4_DR
SETReduce_in__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
SETReduce_in__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
SETReduce_in__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
SETReduce_in__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
SETReduce_in__INTR EQU CYREG_GPIO_PRT4_INTR
SETReduce_in__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
SETReduce_in__INTSTAT EQU CYREG_GPIO_PRT4_INTR
SETReduce_in__MASK EQU 0x01
SETReduce_in__PC EQU CYREG_GPIO_PRT4_PC
SETReduce_in__PC2 EQU CYREG_GPIO_PRT4_PC2
SETReduce_in__PORT EQU 4
SETReduce_in__PS EQU CYREG_GPIO_PRT4_PS
SETReduce_in__SHIFT EQU 0

; Miscellaneous
CYDEV_BCLK__HFCLK__HZ EQU 24000000
CYDEV_BCLK__HFCLK__KHZ EQU 24000
CYDEV_BCLK__HFCLK__MHZ EQU 24
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x1C1311AB
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4K
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4K_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_Disallowed
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 8
CYDEV_DFT_SELECT_CLK1 EQU 9
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDD_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 1
CYDEV_WDT0_DIV EQU 65536
CYIPBLOCK_m0s8cpussv3_VERSION EQU 1
CYIPBLOCK_m0s8csdv2_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8lcd_VERSION EQU 2
CYIPBLOCK_m0s8lpcomp_VERSION EQU 2
CYIPBLOCK_m0s8pass4a_VERSION EQU 1
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 2
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_m0s8wco_VERSION EQU 1
CYIPBLOCK_s8srsslt_VERSION EQU 1
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
