# Summary

* [Introduction](README.md)
* [01.HDL](01.hdl.md)
* [02.Verilog](02.verilog.md)
* [03.Logic Circuits in Verilog](03.logic_circuits_in_verilog.md)
* [04.Verilog Syntax](04.verilog_syntax.md)
* [05.Behavioral Specification](05.behavioral_specification.md)
