/*
 * Copyright (c) 2009, Martin Rosekeit
 * Copyright (c) 2009-2011, Fabian Greif
 * Copyright (c) 2010-2011, 2013, Georgi Grinshpun
 * Copyright (c) 2013-2014, Sascha Schade
 * Copyright (c) 2013, 2016, Kevin Läufer
 * Copyright (c) 2013-2017, Niklas Hauser
 * Copyright (c) 2018, Lucas Mösch
 * Copyright (c) 2021, Raphael Lehmann
 *
 * This file is part of the modm project.
 *
 * This Source Code Form is subject to the terms of the Mozilla Public
 * License, v. 2.0. If a copy of the MPL was not distributed with this
 * file, You can obtain one at http://mozilla.org/MPL/2.0/.
 */
// ----------------------------------------------------------------------------

#include "../device.hpp"
%% if "Lpuart" in uart_type
#include "lpuart_{{ id }}.hpp"
%% else
#include "uart_{{ id }}.hpp"
%%endif

%% if buffered
#include <modm/architecture/interface/atomic_lock.hpp>
#include <modm/architecture/driver/atomic/queue.hpp>

namespace
{
%% if options["buffer.rx"]
	static modm::atomic::Queue<uint8_t, {{ options["buffer.rx"] }}> rxBuffer;
%% endif
%% if options["buffer.tx"]
	static modm::atomic::Queue<uint8_t, {{ options["buffer.tx"] }}> txBuffer;
%% endif
}
%% endif

namespace modm::platform
{

void
{{ name }}::writeBlocking(uint8_t data)
{
	while(!{{ hal }}::isTransmitRegisterEmpty());
	{{ hal }}::write(data);
}

void
{{ name }}::writeBlocking(const uint8_t *data, std::size_t length)
{
	while (length-- != 0) {
		writeBlocking(*data++);
	}
}

void
{{ name }}::flushWriteBuffer()
{
%% if options["buffer.tx"]
	while(!isWriteFinished());
%% else
	return;
%% endif
}

bool
{{ name }}::write(uint8_t data)
{
%% if options["buffer.tx"]
	if(txBuffer.isEmpty() && {{ hal }}::isTransmitRegisterEmpty()) {
		{{ hal }}::write(data);
	} else {
		if (!txBuffer.push(data))
			return false;
		// Disable interrupts while enabling the transmit interrupt
		atomic::Lock lock;
		// Transmit Data Register Empty Interrupt Enable
		{{ hal }}::enableInterrupt(Interrupt::TxEmpty);
	}
	return true;
%% else
	if({{ hal }}::isTransmitRegisterEmpty()) {
		{{ hal }}::write(data);
		return true;
	} else {
		return false;
	}
%% endif
}

std::size_t
{{ name }}::write(const uint8_t *data, std::size_t length)
{
	uint32_t i = 0;
	for (; i < length; ++i)
	{
		if (!write(*data++)) {
			return i;
		}
	}
	return i;
}

bool
{{ name }}::isWriteFinished()
{
%% if options["buffer.tx"]
	return txBuffer.isEmpty() && {{ hal }}::isTransmitRegisterEmpty();
%% else
	return {{ hal }}::isTransmitRegisterEmpty();
%% endif
}

std::size_t
{{ name }}::transmitBufferSize()
{
%% if options["buffer.tx"]
	return txBuffer.getSize();
%% else
	return {{ hal }}::isTransmitRegisterEmpty() ? 0 : 1;
%% endif
}

std::size_t
{{ name }}::discardTransmitBuffer()
{
%% if options["buffer.tx"]
	std::size_t count = 0;
	// disable interrupt since buffer will be cleared
	{{ hal }}::disableInterrupt({{ hal }}::Interrupt::TxEmpty);
	while(!txBuffer.isEmpty()) {
		++count;
		txBuffer.pop();
	}
	return count;
%% else
	return 0;
%% endif
}

bool
{{ name }}::read(uint8_t &data)
{
%% if options["buffer.rx"]
	if (rxBuffer.isEmpty()) {
		return false;
	} else {
		data = rxBuffer.get();
		rxBuffer.pop();
		return true;
	}
%% else
	if({{ hal }}::isReceiveRegisterNotEmpty()) {
		{{ hal }}::read(data);
		return true;
	} else {
		return false;
	}
%% endif
}

std::size_t
{{ name }}::read(uint8_t *data, std::size_t length)
{
%% if options["buffer.rx"]
	uint32_t i = 0;
	for (; i < length; ++i)
	{
		if (rxBuffer.isEmpty()) {
			return i;
		} else {
			*data++ = rxBuffer.get();
			rxBuffer.pop();
		}
	}
	return i;
%% else
	(void)length; // avoid compiler warning
	if(read(*data)) {
		return 1;
	} else {
		return 0;
	}
%% endif
}

std::size_t
{{ name }}::receiveBufferSize()
{
%% if options["buffer.rx"]
	return rxBuffer.getSize();
%% else
	return {{ hal }}::isReceiveRegisterNotEmpty() ? 1 : 0;
%% endif
}

std::size_t
{{ name }}::discardReceiveBuffer()
{
%% if options["buffer.rx"]
	std::size_t count = 0;
	while(!rxBuffer.isEmpty()) {
		++count;
		rxBuffer.pop();
	}
	return count;
%% else
	return 0;
%% endif
}

bool
{{ name }}::hasError()
{
	return {{ hal }}::getInterruptFlags().any(
		{{ hal }}::InterruptFlag::ParityError |
#ifdef USART_ISR_NE
		{{ hal }}::InterruptFlag::NoiseError |
#endif
		{{ hal }}::InterruptFlag::OverrunError | {{ hal }}::InterruptFlag::FramingError);
}
void
{{ name }}::clearError()
{
	return {{ hal }}::acknowledgeInterruptFlags(
		{{ hal }}::InterruptFlag::ParityError |
#ifdef USART_ISR_NE
		{{ hal }}::InterruptFlag::NoiseError |
#endif
		{{ hal }}::InterruptFlag::OverrunError | {{ hal }}::InterruptFlag::FramingError);
}

}	// namespace modm::platform

%% if buffered
%% if name in shared_irqs.keys()
void
modm::platform::{{ name }}::irq()
%% else
MODM_ISR({{ name | upper }})
%% endif
{
	using namespace modm::platform;
%% if options["buffer.rx"]
	if ({{ hal }}::isReceiveRegisterNotEmpty()) {
		// TODO: save the errors
		uint8_t data;
		{{ hal }}::read(data);
		rxBuffer.push(data);
	}
%% endif
%% if options["buffer.tx"]
	if ({{ hal }}::isTransmitRegisterEmpty()) {
		if (txBuffer.isEmpty()) {
			// transmission finished, disable TxEmpty interrupt
			{{ hal }}::disableInterrupt({{ hal }}::Interrupt::TxEmpty);
		}
		else {
			{{ hal }}::write(txBuffer.get());
			txBuffer.pop();
		}
	}
%% endif
	{{ hal }}::acknowledgeInterruptFlags({{ hal }}::InterruptFlag::OverrunError);
}
%% endif
