Info (10281): Verilog HDL Declaration information at pls_mm_interconnect_0_router_003.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/pls/synthesis/submodules/pls_mm_interconnect_0_router_003.sv Line: 48
Info (10281): Verilog HDL Declaration information at pls_mm_interconnect_0_router_003.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/pls/synthesis/submodules/pls_mm_interconnect_0_router_003.sv Line: 49
Info (10281): Verilog HDL Declaration information at pls_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/pls/synthesis/submodules/pls_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at pls_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/pls/synthesis/submodules/pls_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at pls_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/pls/synthesis/submodules/pls_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at pls_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/pls/synthesis/submodules/pls_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at pls_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/pls/synthesis/submodules/pls_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at pls_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/pls/synthesis/submodules/pls_mm_interconnect_0_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at video_gen_and_clock_toplevel.sv(3): object "page2" differs only in case from object "PAGE2" in the same scope File: C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/video_gen_and_clock_toplevel.sv Line: 3
Warning (10268): Verilog HDL information at clock_generator.sv(128): always construct contains both blocking and non-blocking assignments File: C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/clock_generator.sv Line: 128
Info (10281): Verilog HDL Declaration information at video_generator.sv(8): object "HIRES" differs only in case from object "hires" in the same scope File: C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/video_generator.sv Line: 8
Warning (10273): Verilog HDL warning at HexDriver.sv(23): extended using "x" or "z" File: C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/HexDriver.sv Line: 23
Warning (10268): Verilog HDL information at disk.sv(146): always construct contains both blocking and non-blocking assignments File: C:/Users/Admin/Desktop/Spring_2019/ECE_385/ece-385-labs/final_project/disk.sv Line: 146
