RADEON_HOST_PATH_CNTL,VAR_0
RADEON_IS_PCI,VAR_1
RADEON_RING_TYPE_GFX_INDEX,VAR_2
RREG32,FUNC_0
dev_err,FUNC_1
r100_clock_startup,FUNC_2
r100_cp_init,FUNC_3
r100_enable_bm,FUNC_4
r100_irq_set,FUNC_5
r100_mc_program,FUNC_6
r100_pci_gart_enable,FUNC_7
r100_set_common_regs,FUNC_8
radeon_fence_driver_start_ring,FUNC_9
radeon_ib_pool_init,FUNC_10
radeon_irq_kms_init,FUNC_11
radeon_wb_init,FUNC_12
r100_startup,FUNC_13
rdev,VAR_3
r,VAR_4
