

================================================================
== Vitis HLS Report for 'IDST7B8_Pipeline_VITIS_LOOP_21_1'
================================================================
* Date:           Tue Dec  9 15:04:45 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        idst7_dir
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.027 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       12|       12|  0.120 us|  0.120 us|    9|    9|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_21_1  |       10|       10|         4|          1|          1|     8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.65>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [src/IDST7.cpp:21->src/IDST7.cpp:114]   --->   Operation 7 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %empty"   --->   Operation 8 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_1 = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %empty_38"   --->   Operation 9 'read' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%cutoff_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %cutoff"   --->   Operation 10 'read' 'cutoff_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_2 = read i29 @_ssdm_op_Read.ap_auto.i29, i29 %empty_37"   --->   Operation 11 'read' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%oMax_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %oMax"   --->   Operation 12 'read' 'oMax_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%oMin_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %oMin"   --->   Operation 13 'read' 'oMin_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_3 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %empty_36"   --->   Operation 14 'read' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sh_prom_i_i_i"   --->   Operation 15 'read' 'sh_prom_i_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sh_prom_i9_i_i_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sh_prom_i9_i_i"   --->   Operation 16 'read' 'sh_prom_i9_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%conv3_i12_i_i_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv3_i12_i_i"   --->   Operation 17 'read' 'conv3_i12_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%src_7_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_7_val"   --->   Operation 18 'read' 'src_7_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%src_6_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_6_val"   --->   Operation 19 'read' 'src_6_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%src_5_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_5_val"   --->   Operation 20 'read' 'src_5_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%src_4_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_4_val"   --->   Operation 21 'read' 'src_4_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%src_3_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_3_val"   --->   Operation 22 'read' 'src_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%src_2_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_2_val"   --->   Operation 23 'read' 'src_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%src_1_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_1_val"   --->   Operation 24 'read' 'src_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%src_0_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_0_val"   --->   Operation 25 'read' 'src_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_cast = zext i32 %sh_prom_i_i_i_read"   --->   Operation 26 'zext' 'sh_prom_i_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%sh_prom_i9_i_i_cast = zext i32 %sh_prom_i9_i_i_read"   --->   Operation 27 'zext' 'sh_prom_i9_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%conv3_i12_i_i_cast = sext i32 %conv3_i12_i_i_read"   --->   Operation 28 'sext' 'conv3_i12_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.98ns)   --->   "%icmp50 = icmp_sgt  i29 %tmp_2, i29 0"   --->   Operation 29 'icmp' 'icmp50' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (1.01ns)   --->   "%cmp_i_i_6 = icmp_sgt  i32 %cutoff_read, i32 6"   --->   Operation 30 'icmp' 'cmp_i_i_6' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (1.01ns)   --->   "%cmp_i_i_5 = icmp_sgt  i32 %cutoff_read, i32 5"   --->   Operation 31 'icmp' 'cmp_i_i_5' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (1.01ns)   --->   "%cmp_i_i_4 = icmp_sgt  i32 %cutoff_read, i32 4"   --->   Operation 32 'icmp' 'cmp_i_i_4' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.99ns)   --->   "%icmp47 = icmp_sgt  i30 %tmp_1, i30 0"   --->   Operation 33 'icmp' 'icmp47' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (1.01ns)   --->   "%cmp_i_i_2 = icmp_sgt  i32 %cutoff_read, i32 2"   --->   Operation 34 'icmp' 'cmp_i_i_2' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (1.00ns)   --->   "%icmp = icmp_sgt  i31 %tmp, i31 0"   --->   Operation 35 'icmp' 'icmp' <Predicate = true> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (1.01ns)   --->   "%cmp_i_i = icmp_sgt  i32 %cutoff_read, i32 0"   --->   Operation 36 'icmp' 'cmp_i_i' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.42ns)   --->   "%store_ln21 = store i4 0, i4 %j" [src/IDST7.cpp:21->src/IDST7.cpp:114]   --->   Operation 37 'store' 'store_ln21' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln21 = br void %for.body.i" [src/IDST7.cpp:21->src/IDST7.cpp:114]   --->   Operation 38 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%j_1 = load i4 %j" [src/IDST7.cpp:21->src/IDST7.cpp:114]   --->   Operation 39 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.79ns)   --->   "%icmp_ln21 = icmp_eq  i4 %j_1, i4 8" [src/IDST7.cpp:21->src/IDST7.cpp:114]   --->   Operation 40 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.79ns)   --->   "%add_ln21 = add i4 %j_1, i4 1" [src/IDST7.cpp:21->src/IDST7.cpp:114]   --->   Operation 41 'add' 'add_ln21' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %icmp_ln21, void %for.body.i.split_ifconv, void %_Z12INV_MATMUL_8PK6ap_intILi32EEPS0_S0_S0_S0_S0_PA8_S1_.exit.exitStub" [src/IDST7.cpp:21->src/IDST7.cpp:114]   --->   Operation 42 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i4 %j_1" [src/IDST7.cpp:21->src/IDST7.cpp:114]   --->   Operation 43 'zext' 'zext_ln21' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln21 = trunc i4 %j_1" [src/IDST7.cpp:21->src/IDST7.cpp:114]   --->   Operation 44 'trunc' 'trunc_ln21' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%p_ZL7idst7_8_0_addr = getelementptr i7 %p_ZL7idst7_8_0, i64 0, i64 %zext_ln21" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 45 'getelementptr' 'p_ZL7idst7_8_0_addr' <Predicate = (!icmp_ln21 & cmp_i_i)> <Delay = 0.00>
ST_1 : Operation 46 [2/2] (0.67ns)   --->   "%p_ZL7idst7_8_0_load = load i3 %p_ZL7idst7_8_0_addr" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 46 'load' 'p_ZL7idst7_8_0_load' <Predicate = (!icmp_ln21 & cmp_i_i)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 8> <ROM>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%p_ZL7idst7_8_1_addr = getelementptr i8 %p_ZL7idst7_8_1, i64 0, i64 %zext_ln21" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 47 'getelementptr' 'p_ZL7idst7_8_1_addr' <Predicate = (!icmp_ln21 & icmp)> <Delay = 0.00>
ST_1 : Operation 48 [2/2] (0.67ns)   --->   "%p_ZL7idst7_8_1_load = load i3 %p_ZL7idst7_8_1_addr" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 48 'load' 'p_ZL7idst7_8_1_load' <Predicate = (!icmp_ln21 & icmp)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%p_ZL7idst7_8_2_addr = getelementptr i8 %p_ZL7idst7_8_2, i64 0, i64 %zext_ln21" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 49 'getelementptr' 'p_ZL7idst7_8_2_addr' <Predicate = (!icmp_ln21 & cmp_i_i_2)> <Delay = 0.00>
ST_1 : Operation 50 [2/2] (0.67ns)   --->   "%p_ZL7idst7_8_2_load = load i3 %p_ZL7idst7_8_2_addr" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 50 'load' 'p_ZL7idst7_8_2_load' <Predicate = (!icmp_ln21 & cmp_i_i_2)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%p_ZL7idst7_8_3_addr = getelementptr i8 %p_ZL7idst7_8_3, i64 0, i64 %zext_ln21" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 51 'getelementptr' 'p_ZL7idst7_8_3_addr' <Predicate = (!icmp_ln21 & icmp47)> <Delay = 0.00>
ST_1 : Operation 52 [2/2] (0.67ns)   --->   "%p_ZL7idst7_8_3_load = load i3 %p_ZL7idst7_8_3_addr" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 52 'load' 'p_ZL7idst7_8_3_load' <Predicate = (!icmp_ln21 & icmp47)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%p_ZL7idst7_8_4_addr = getelementptr i8 %p_ZL7idst7_8_4, i64 0, i64 %zext_ln21" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 53 'getelementptr' 'p_ZL7idst7_8_4_addr' <Predicate = (!icmp_ln21 & cmp_i_i_4)> <Delay = 0.00>
ST_1 : Operation 54 [2/2] (0.67ns)   --->   "%p_ZL7idst7_8_4_load = load i3 %p_ZL7idst7_8_4_addr" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 54 'load' 'p_ZL7idst7_8_4_load' <Predicate = (!icmp_ln21 & cmp_i_i_4)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%p_ZL7idst7_8_5_addr = getelementptr i8 %p_ZL7idst7_8_5, i64 0, i64 %zext_ln21" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 55 'getelementptr' 'p_ZL7idst7_8_5_addr' <Predicate = (!icmp_ln21 & cmp_i_i_5)> <Delay = 0.00>
ST_1 : Operation 56 [2/2] (0.67ns)   --->   "%p_ZL7idst7_8_5_load = load i3 %p_ZL7idst7_8_5_addr" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 56 'load' 'p_ZL7idst7_8_5_load' <Predicate = (!icmp_ln21 & cmp_i_i_5)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%p_ZL7idst7_8_6_addr = getelementptr i8 %p_ZL7idst7_8_6, i64 0, i64 %zext_ln21" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 57 'getelementptr' 'p_ZL7idst7_8_6_addr' <Predicate = (!icmp_ln21 & cmp_i_i_6)> <Delay = 0.00>
ST_1 : Operation 58 [2/2] (0.67ns)   --->   "%p_ZL7idst7_8_6_load = load i3 %p_ZL7idst7_8_6_addr" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 58 'load' 'p_ZL7idst7_8_6_load' <Predicate = (!icmp_ln21 & cmp_i_i_6)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%p_ZL7idst7_8_7_addr = getelementptr i8 %p_ZL7idst7_8_7, i64 0, i64 %zext_ln21" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 59 'getelementptr' 'p_ZL7idst7_8_7_addr' <Predicate = (!icmp_ln21 & icmp50)> <Delay = 0.00>
ST_1 : Operation 60 [2/2] (0.67ns)   --->   "%p_ZL7idst7_8_7_load = load i3 %p_ZL7idst7_8_7_addr" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 60 'load' 'p_ZL7idst7_8_7_load' <Predicate = (!icmp_ln21 & icmp50)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_1 : Operation 61 [1/1] (0.67ns)   --->   "%switch_ln35 = switch i3 %trunc_ln21, void %arrayidx22.i8.case.7, i3 0, void %arrayidx22.i8.case.0, i3 1, void %arrayidx22.i8.case.1, i3 2, void %arrayidx22.i8.case.2, i3 3, void %arrayidx22.i8.case.3, i3 4, void %arrayidx22.i8.case.4, i3 5, void %arrayidx22.i8.case.5, i3 6, void %arrayidx22.i8.case.6" [src/IDST7.cpp:35->src/IDST7.cpp:114]   --->   Operation 61 'switch' 'switch_ln35' <Predicate = (!icmp_ln21)> <Delay = 0.67>
ST_1 : Operation 62 [1/1] (0.42ns)   --->   "%store_ln21 = store i4 %add_ln21, i4 %j" [src/IDST7.cpp:21->src/IDST7.cpp:114]   --->   Operation 62 'store' 'store_ln21' <Predicate = (!icmp_ln21)> <Delay = 0.42>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln21 = br void %for.body.i" [src/IDST7.cpp:21->src/IDST7.cpp:114]   --->   Operation 63 'br' 'br_ln21' <Predicate = (!icmp_ln21)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.02>
ST_2 : Operation 64 [1/2] ( I:0.67ns O:0.67ns )   --->   "%p_ZL7idst7_8_0_load = load i3 %p_ZL7idst7_8_0_addr" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 64 'load' 'p_ZL7idst7_8_0_load' <Predicate = (cmp_i_i)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 8> <ROM>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i7 %p_ZL7idst7_8_0_load" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 65 'zext' 'zext_ln30' <Predicate = (cmp_i_i)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (3.42ns)   --->   "%sum = mul i32 %zext_ln30, i32 %src_0_val_read" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 66 'mul' 'sum' <Predicate = (cmp_i_i)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.44ns)   --->   "%sum_1 = select i1 %cmp_i_i, i32 %sum, i32 0" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 67 'select' 'sum_1' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 68 [1/2] ( I:0.67ns O:0.67ns )   --->   "%p_ZL7idst7_8_1_load = load i3 %p_ZL7idst7_8_1_addr" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 68 'load' 'p_ZL7idst7_8_1_load' <Predicate = (icmp)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln30 = sext i8 %p_ZL7idst7_8_1_load" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 69 'sext' 'sext_ln30' <Predicate = (icmp)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (3.42ns)   --->   "%mul_ln30 = mul i32 %sext_ln30, i32 %src_1_val_read" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 70 'mul' 'mul_ln30' <Predicate = (icmp)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (1.01ns)   --->   "%sum_2 = add i32 %mul_ln30, i32 %sum_1" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 71 'add' 'sum_2' <Predicate = (icmp)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.44ns)   --->   "%sum_3 = select i1 %icmp, i32 %sum_2, i32 %sum_1" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 72 'select' 'sum_3' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 73 [1/2] ( I:0.67ns O:0.67ns )   --->   "%p_ZL7idst7_8_2_load = load i3 %p_ZL7idst7_8_2_addr" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 73 'load' 'p_ZL7idst7_8_2_load' <Predicate = (cmp_i_i_2)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln30_1 = sext i8 %p_ZL7idst7_8_2_load" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 74 'sext' 'sext_ln30_1' <Predicate = (cmp_i_i_2)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (3.42ns)   --->   "%mul_ln30_1 = mul i32 %sext_ln30_1, i32 %src_2_val_read" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 75 'mul' 'mul_ln30_1' <Predicate = (cmp_i_i_2)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (1.01ns)   --->   "%sum_4 = add i32 %mul_ln30_1, i32 %sum_3" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 76 'add' 'sum_4' <Predicate = (cmp_i_i_2)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/2] ( I:0.67ns O:0.67ns )   --->   "%p_ZL7idst7_8_3_load = load i3 %p_ZL7idst7_8_3_addr" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 77 'load' 'p_ZL7idst7_8_3_load' <Predicate = (icmp47)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln30_2 = sext i8 %p_ZL7idst7_8_3_load" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 78 'sext' 'sext_ln30_2' <Predicate = (icmp47)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (3.42ns)   --->   "%mul_ln30_2 = mul i32 %sext_ln30_2, i32 %src_3_val_read" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 79 'mul' 'mul_ln30_2' <Predicate = (icmp47)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/2] ( I:0.67ns O:0.67ns )   --->   "%p_ZL7idst7_8_4_load = load i3 %p_ZL7idst7_8_4_addr" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 80 'load' 'p_ZL7idst7_8_4_load' <Predicate = (cmp_i_i_4)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln30_3 = sext i8 %p_ZL7idst7_8_4_load" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 81 'sext' 'sext_ln30_3' <Predicate = (cmp_i_i_4)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (3.42ns)   --->   "%mul_ln30_3 = mul i32 %sext_ln30_3, i32 %src_4_val_read" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 82 'mul' 'mul_ln30_3' <Predicate = (cmp_i_i_4)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/2] ( I:0.67ns O:0.67ns )   --->   "%p_ZL7idst7_8_5_load = load i3 %p_ZL7idst7_8_5_addr" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 83 'load' 'p_ZL7idst7_8_5_load' <Predicate = (cmp_i_i_5)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_2 : Operation 84 [1/2] ( I:0.67ns O:0.67ns )   --->   "%p_ZL7idst7_8_6_load = load i3 %p_ZL7idst7_8_6_addr" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 84 'load' 'p_ZL7idst7_8_6_load' <Predicate = (cmp_i_i_6)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_2 : Operation 85 [1/2] ( I:0.67ns O:0.67ns )   --->   "%p_ZL7idst7_8_7_load = load i3 %p_ZL7idst7_8_7_addr" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 85 'load' 'p_ZL7idst7_8_7_load' <Predicate = (icmp50)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>

State 3 <SV = 2> <Delay = 6.35>
ST_3 : Operation 86 [1/1] (0.44ns)   --->   "%sum_5 = select i1 %cmp_i_i_2, i32 %sum_4, i32 %sum_3" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 86 'select' 'sum_5' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (1.01ns)   --->   "%sum_6 = add i32 %mul_ln30_2, i32 %sum_5" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 87 'add' 'sum_6' <Predicate = (icmp47)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.44ns)   --->   "%sum_7 = select i1 %icmp47, i32 %sum_6, i32 %sum_5" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 88 'select' 'sum_7' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (1.01ns)   --->   "%sum_8 = add i32 %mul_ln30_3, i32 %sum_7" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 89 'add' 'sum_8' <Predicate = (cmp_i_i_4)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.44ns)   --->   "%sum_9 = select i1 %cmp_i_i_4, i32 %sum_8, i32 %sum_7" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 90 'select' 'sum_9' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln30_4 = sext i8 %p_ZL7idst7_8_5_load" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 91 'sext' 'sext_ln30_4' <Predicate = (cmp_i_i_5)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (3.42ns)   --->   "%mul_ln30_4 = mul i32 %sext_ln30_4, i32 %src_5_val_read" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 92 'mul' 'mul_ln30_4' <Predicate = (cmp_i_i_5)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (1.01ns)   --->   "%sum_10 = add i32 %mul_ln30_4, i32 %sum_9" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 93 'add' 'sum_10' <Predicate = (cmp_i_i_5)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.44ns)   --->   "%sum_11 = select i1 %cmp_i_i_5, i32 %sum_10, i32 %sum_9" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 94 'select' 'sum_11' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln30_5 = sext i8 %p_ZL7idst7_8_6_load" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 95 'sext' 'sext_ln30_5' <Predicate = (cmp_i_i_6)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (3.42ns)   --->   "%mul_ln30_5 = mul i32 %sext_ln30_5, i32 %src_6_val_read" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 96 'mul' 'mul_ln30_5' <Predicate = (cmp_i_i_6)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (1.01ns)   --->   "%sum_12 = add i32 %mul_ln30_5, i32 %sum_11" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 97 'add' 'sum_12' <Predicate = (cmp_i_i_6)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.44ns)   --->   "%sum_13 = select i1 %cmp_i_i_6, i32 %sum_12, i32 %sum_11" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 98 'select' 'sum_13' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln30_6 = sext i8 %p_ZL7idst7_8_7_load" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 99 'sext' 'sext_ln30_6' <Predicate = (icmp50)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (3.42ns)   --->   "%mul_ln30_6 = mul i32 %sext_ln30_6, i32 %src_7_val_read" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 100 'mul' 'mul_ln30_6' <Predicate = (icmp50)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 133 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 133 'ret' 'ret_ln0' <Predicate = (icmp_ln21)> <Delay = 0.42>

State 4 <SV = 3> <Delay = 5.40>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%specpipeline_ln23 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_7" [src/IDST7.cpp:23->src/IDST7.cpp:114]   --->   Operation 101 'specpipeline' 'specpipeline_ln23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%speclooptripcount_ln21 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/IDST7.cpp:21->src/IDST7.cpp:114]   --->   Operation 102 'speclooptripcount' 'speclooptripcount_ln21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%specloopname_ln21 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [src/IDST7.cpp:21->src/IDST7.cpp:114]   --->   Operation 103 'specloopname' 'specloopname_ln21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (1.01ns)   --->   "%sum_14 = add i32 %mul_ln30_6, i32 %sum_13" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 104 'add' 'sum_14' <Predicate = (icmp50)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node add_ln34)   --->   "%sum_15 = select i1 %icmp50, i32 %sum_14, i32 %sum_13" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 105 'select' 'sum_15' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node add_ln34)   --->   "%sext_ln34 = sext i32 %sum_15" [src/IDST7.cpp:34->src/IDST7.cpp:114]   --->   Operation 106 'sext' 'sext_ln34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (1.01ns) (out node of the LUT)   --->   "%add_ln34 = add i33 %sext_ln34, i33 %conv3_i12_i_i_cast" [src/IDST7.cpp:34->src/IDST7.cpp:114]   --->   Operation 107 'add' 'add_ln34' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (1.46ns)   --->   "%shl_ln34 = shl i33 %add_ln34, i33 %sh_prom_i9_i_i_cast" [src/IDST7.cpp:34->src/IDST7.cpp:114]   --->   Operation 108 'shl' 'shl_ln34' <Predicate = (tmp_3)> <Delay = 1.46> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (1.46ns)   --->   "%ashr_ln34 = ashr i33 %add_ln34, i33 %sh_prom_i_i_i_cast" [src/IDST7.cpp:34->src/IDST7.cpp:114]   --->   Operation 109 'ashr' 'ashr_ln34' <Predicate = (!tmp_3)> <Delay = 1.46> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%trunc_ln34 = trunc i33 %shl_ln34" [src/IDST7.cpp:34->src/IDST7.cpp:114]   --->   Operation 110 'trunc' 'trunc_ln34' <Predicate = (tmp_3)> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%trunc_ln34_1 = trunc i33 %ashr_ln34" [src/IDST7.cpp:34->src/IDST7.cpp:114]   --->   Operation 111 'trunc' 'trunc_ln34_1' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.44ns)   --->   "%scaled = select i1 %tmp_3, i32 %trunc_ln34, i32 %trunc_ln34_1" [src/IDST7.cpp:34->src/IDST7.cpp:114]   --->   Operation 112 'select' 'scaled' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (1.01ns)   --->   "%icmp_ln8 = icmp_slt  i32 %scaled, i32 %oMin_read" [src/IDST7.cpp:8->src/IDST7.cpp:35->src/IDST7.cpp:114]   --->   Operation 113 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (1.01ns)   --->   "%icmp_ln9 = icmp_sgt  i32 %scaled, i32 %oMax_read" [src/IDST7.cpp:9->src/IDST7.cpp:35->src/IDST7.cpp:114]   --->   Operation 114 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node select_ln8)   --->   "%select_ln9 = select i1 %icmp_ln9, i32 %oMax_read, i32 %scaled" [src/IDST7.cpp:9->src/IDST7.cpp:35->src/IDST7.cpp:114]   --->   Operation 115 'select' 'select_ln9' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln8 = select i1 %icmp_ln8, i32 %oMin_read, i32 %select_ln9" [src/IDST7.cpp:8->src/IDST7.cpp:35->src/IDST7.cpp:114]   --->   Operation 116 'select' 'select_ln8' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%write_ln35 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %dst_6, i32 %select_ln8" [src/IDST7.cpp:35->src/IDST7.cpp:114]   --->   Operation 117 'write' 'write_ln35' <Predicate = (trunc_ln21 == 6)> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx22.i8.exit" [src/IDST7.cpp:35->src/IDST7.cpp:114]   --->   Operation 118 'br' 'br_ln35' <Predicate = (trunc_ln21 == 6)> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%write_ln35 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %dst_5, i32 %select_ln8" [src/IDST7.cpp:35->src/IDST7.cpp:114]   --->   Operation 119 'write' 'write_ln35' <Predicate = (trunc_ln21 == 5)> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx22.i8.exit" [src/IDST7.cpp:35->src/IDST7.cpp:114]   --->   Operation 120 'br' 'br_ln35' <Predicate = (trunc_ln21 == 5)> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%write_ln35 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %dst_4, i32 %select_ln8" [src/IDST7.cpp:35->src/IDST7.cpp:114]   --->   Operation 121 'write' 'write_ln35' <Predicate = (trunc_ln21 == 4)> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx22.i8.exit" [src/IDST7.cpp:35->src/IDST7.cpp:114]   --->   Operation 122 'br' 'br_ln35' <Predicate = (trunc_ln21 == 4)> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%write_ln35 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %dst_3, i32 %select_ln8" [src/IDST7.cpp:35->src/IDST7.cpp:114]   --->   Operation 123 'write' 'write_ln35' <Predicate = (trunc_ln21 == 3)> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx22.i8.exit" [src/IDST7.cpp:35->src/IDST7.cpp:114]   --->   Operation 124 'br' 'br_ln35' <Predicate = (trunc_ln21 == 3)> <Delay = 0.00>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%write_ln35 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %dst_2, i32 %select_ln8" [src/IDST7.cpp:35->src/IDST7.cpp:114]   --->   Operation 125 'write' 'write_ln35' <Predicate = (trunc_ln21 == 2)> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx22.i8.exit" [src/IDST7.cpp:35->src/IDST7.cpp:114]   --->   Operation 126 'br' 'br_ln35' <Predicate = (trunc_ln21 == 2)> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%write_ln35 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %dst_1, i32 %select_ln8" [src/IDST7.cpp:35->src/IDST7.cpp:114]   --->   Operation 127 'write' 'write_ln35' <Predicate = (trunc_ln21 == 1)> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx22.i8.exit" [src/IDST7.cpp:35->src/IDST7.cpp:114]   --->   Operation 128 'br' 'br_ln35' <Predicate = (trunc_ln21 == 1)> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%write_ln35 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %dst_0, i32 %select_ln8" [src/IDST7.cpp:35->src/IDST7.cpp:114]   --->   Operation 129 'write' 'write_ln35' <Predicate = (trunc_ln21 == 0)> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx22.i8.exit" [src/IDST7.cpp:35->src/IDST7.cpp:114]   --->   Operation 130 'br' 'br_ln35' <Predicate = (trunc_ln21 == 0)> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%write_ln35 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %dst_7, i32 %select_ln8" [src/IDST7.cpp:35->src/IDST7.cpp:114]   --->   Operation 131 'write' 'write_ln35' <Predicate = (trunc_ln21 == 7)> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx22.i8.exit" [src/IDST7.cpp:35->src/IDST7.cpp:114]   --->   Operation 132 'br' 'br_ln35' <Predicate = (trunc_ln21 == 7)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ dst_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ dst_7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ dst_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ dst_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ dst_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ dst_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ dst_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ dst_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ src_0_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src_1_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src_2_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src_3_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src_4_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src_5_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src_6_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src_7_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv3_i12_i_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sh_prom_i9_i_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sh_prom_i_i_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty_36]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ oMin]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ oMax]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty_37]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cutoff]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty_38]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_ZL7idst7_8_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7idst7_8_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7idst7_8_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7idst7_8_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7idst7_8_4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7idst7_8_5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7idst7_8_6]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7idst7_8_7]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                      (alloca           ) [ 01000]
tmp                    (read             ) [ 00000]
tmp_1                  (read             ) [ 00000]
cutoff_read            (read             ) [ 00000]
tmp_2                  (read             ) [ 00000]
oMax_read              (read             ) [ 01111]
oMin_read              (read             ) [ 01111]
tmp_3                  (read             ) [ 01111]
sh_prom_i_i_i_read     (read             ) [ 00000]
sh_prom_i9_i_i_read    (read             ) [ 00000]
conv3_i12_i_i_read     (read             ) [ 00000]
src_7_val_read         (read             ) [ 01110]
src_6_val_read         (read             ) [ 01110]
src_5_val_read         (read             ) [ 01110]
src_4_val_read         (read             ) [ 01100]
src_3_val_read         (read             ) [ 01100]
src_2_val_read         (read             ) [ 01100]
src_1_val_read         (read             ) [ 01100]
src_0_val_read         (read             ) [ 01100]
sh_prom_i_i_i_cast     (zext             ) [ 01111]
sh_prom_i9_i_i_cast    (zext             ) [ 01111]
conv3_i12_i_i_cast     (sext             ) [ 01111]
icmp50                 (icmp             ) [ 01111]
cmp_i_i_6              (icmp             ) [ 01110]
cmp_i_i_5              (icmp             ) [ 01110]
cmp_i_i_4              (icmp             ) [ 01110]
icmp47                 (icmp             ) [ 01110]
cmp_i_i_2              (icmp             ) [ 01110]
icmp                   (icmp             ) [ 01100]
cmp_i_i                (icmp             ) [ 01100]
store_ln21             (store            ) [ 00000]
br_ln21                (br               ) [ 00000]
j_1                    (load             ) [ 00000]
icmp_ln21              (icmp             ) [ 01110]
add_ln21               (add              ) [ 00000]
br_ln21                (br               ) [ 00000]
zext_ln21              (zext             ) [ 00000]
trunc_ln21             (trunc            ) [ 01111]
p_ZL7idst7_8_0_addr    (getelementptr    ) [ 01100]
p_ZL7idst7_8_1_addr    (getelementptr    ) [ 01100]
p_ZL7idst7_8_2_addr    (getelementptr    ) [ 01100]
p_ZL7idst7_8_3_addr    (getelementptr    ) [ 01100]
p_ZL7idst7_8_4_addr    (getelementptr    ) [ 01100]
p_ZL7idst7_8_5_addr    (getelementptr    ) [ 01100]
p_ZL7idst7_8_6_addr    (getelementptr    ) [ 01100]
p_ZL7idst7_8_7_addr    (getelementptr    ) [ 01100]
switch_ln35            (switch           ) [ 00000]
store_ln21             (store            ) [ 00000]
br_ln21                (br               ) [ 00000]
p_ZL7idst7_8_0_load    (load             ) [ 00000]
zext_ln30              (zext             ) [ 00000]
sum                    (mul              ) [ 00000]
sum_1                  (select           ) [ 00000]
p_ZL7idst7_8_1_load    (load             ) [ 00000]
sext_ln30              (sext             ) [ 00000]
mul_ln30               (mul              ) [ 00000]
sum_2                  (add              ) [ 00000]
sum_3                  (select           ) [ 01010]
p_ZL7idst7_8_2_load    (load             ) [ 00000]
sext_ln30_1            (sext             ) [ 00000]
mul_ln30_1             (mul              ) [ 00000]
sum_4                  (add              ) [ 01010]
p_ZL7idst7_8_3_load    (load             ) [ 00000]
sext_ln30_2            (sext             ) [ 00000]
mul_ln30_2             (mul              ) [ 01010]
p_ZL7idst7_8_4_load    (load             ) [ 00000]
sext_ln30_3            (sext             ) [ 00000]
mul_ln30_3             (mul              ) [ 01010]
p_ZL7idst7_8_5_load    (load             ) [ 01010]
p_ZL7idst7_8_6_load    (load             ) [ 01010]
p_ZL7idst7_8_7_load    (load             ) [ 01010]
sum_5                  (select           ) [ 00000]
sum_6                  (add              ) [ 00000]
sum_7                  (select           ) [ 00000]
sum_8                  (add              ) [ 00000]
sum_9                  (select           ) [ 00000]
sext_ln30_4            (sext             ) [ 00000]
mul_ln30_4             (mul              ) [ 00000]
sum_10                 (add              ) [ 00000]
sum_11                 (select           ) [ 00000]
sext_ln30_5            (sext             ) [ 00000]
mul_ln30_5             (mul              ) [ 00000]
sum_12                 (add              ) [ 00000]
sum_13                 (select           ) [ 01001]
sext_ln30_6            (sext             ) [ 00000]
mul_ln30_6             (mul              ) [ 01001]
specpipeline_ln23      (specpipeline     ) [ 00000]
speclooptripcount_ln21 (speclooptripcount) [ 00000]
specloopname_ln21      (specloopname     ) [ 00000]
sum_14                 (add              ) [ 00000]
sum_15                 (select           ) [ 00000]
sext_ln34              (sext             ) [ 00000]
add_ln34               (add              ) [ 00000]
shl_ln34               (shl              ) [ 00000]
ashr_ln34              (ashr             ) [ 00000]
trunc_ln34             (trunc            ) [ 00000]
trunc_ln34_1           (trunc            ) [ 00000]
scaled                 (select           ) [ 00000]
icmp_ln8               (icmp             ) [ 00000]
icmp_ln9               (icmp             ) [ 00000]
select_ln9             (select           ) [ 00000]
select_ln8             (select           ) [ 00000]
write_ln35             (write            ) [ 00000]
br_ln35                (br               ) [ 00000]
write_ln35             (write            ) [ 00000]
br_ln35                (br               ) [ 00000]
write_ln35             (write            ) [ 00000]
br_ln35                (br               ) [ 00000]
write_ln35             (write            ) [ 00000]
br_ln35                (br               ) [ 00000]
write_ln35             (write            ) [ 00000]
br_ln35                (br               ) [ 00000]
write_ln35             (write            ) [ 00000]
br_ln35                (br               ) [ 00000]
write_ln35             (write            ) [ 00000]
br_ln35                (br               ) [ 00000]
write_ln35             (write            ) [ 00000]
br_ln35                (br               ) [ 00000]
ret_ln0                (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="dst_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="dst_7">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_7"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dst_6">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_6"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dst_5">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_5"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="dst_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="dst_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_3"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="dst_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="dst_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="src_0_val">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_0_val"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="src_1_val">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_1_val"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="src_2_val">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_2_val"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="src_3_val">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_3_val"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="src_4_val">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_4_val"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="src_5_val">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_5_val"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="src_6_val">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_6_val"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="src_7_val">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_7_val"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="conv3_i12_i_i">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_i12_i_i"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="sh_prom_i9_i_i">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sh_prom_i9_i_i"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="sh_prom_i_i_i">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sh_prom_i_i_i"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="empty_36">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_36"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="oMin">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="oMin"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="oMax">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="oMax"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="empty_37">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_37"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="cutoff">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cutoff"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="empty_38">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_38"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="empty">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="p_ZL7idst7_8_0">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7idst7_8_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="p_ZL7idst7_8_1">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7idst7_8_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="p_ZL7idst7_8_2">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7idst7_8_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="p_ZL7idst7_8_3">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7idst7_8_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="p_ZL7idst7_8_4">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7idst7_8_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="p_ZL7idst7_8_5">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7idst7_8_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="p_ZL7idst7_8_6">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7idst7_8_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="p_ZL7idst7_8_7">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7idst7_8_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i31"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i30"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i29"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="134" class="1004" name="j_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="tmp_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="31" slack="0"/>
<pin id="140" dir="0" index="1" bw="31" slack="0"/>
<pin id="141" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="tmp_1_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="30" slack="0"/>
<pin id="146" dir="0" index="1" bw="30" slack="0"/>
<pin id="147" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="cutoff_read_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="0"/>
<pin id="153" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cutoff_read/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="tmp_2_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="29" slack="0"/>
<pin id="158" dir="0" index="1" bw="29" slack="0"/>
<pin id="159" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="oMax_read_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="0"/>
<pin id="165" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="oMax_read/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="oMin_read_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="oMin_read/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="tmp_3_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="sh_prom_i_i_i_read_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="0"/>
<pin id="183" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sh_prom_i_i_i_read/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="sh_prom_i9_i_i_read_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="0"/>
<pin id="189" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sh_prom_i9_i_i_read/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="conv3_i12_i_i_read_read_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="0"/>
<pin id="195" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv3_i12_i_i_read/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="src_7_val_read_read_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="0"/>
<pin id="201" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_7_val_read/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="src_6_val_read_read_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="0" index="1" bw="32" slack="0"/>
<pin id="207" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_6_val_read/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="src_5_val_read_read_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="0"/>
<pin id="213" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_5_val_read/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="src_4_val_read_read_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="0"/>
<pin id="219" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_4_val_read/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="src_3_val_read_read_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="0"/>
<pin id="224" dir="0" index="1" bw="32" slack="0"/>
<pin id="225" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_3_val_read/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="src_2_val_read_read_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="0" index="1" bw="32" slack="0"/>
<pin id="231" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_2_val_read/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="src_1_val_read_read_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="0"/>
<pin id="236" dir="0" index="1" bw="32" slack="0"/>
<pin id="237" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_1_val_read/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="src_0_val_read_read_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="0"/>
<pin id="242" dir="0" index="1" bw="32" slack="0"/>
<pin id="243" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_0_val_read/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="write_ln35_write_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="0" slack="0"/>
<pin id="248" dir="0" index="1" bw="32" slack="0"/>
<pin id="249" dir="0" index="2" bw="32" slack="0"/>
<pin id="250" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln35/4 "/>
</bind>
</comp>

<comp id="253" class="1004" name="write_ln35_write_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="0" slack="0"/>
<pin id="255" dir="0" index="1" bw="32" slack="0"/>
<pin id="256" dir="0" index="2" bw="32" slack="0"/>
<pin id="257" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln35/4 "/>
</bind>
</comp>

<comp id="260" class="1004" name="write_ln35_write_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="0" slack="0"/>
<pin id="262" dir="0" index="1" bw="32" slack="0"/>
<pin id="263" dir="0" index="2" bw="32" slack="0"/>
<pin id="264" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln35/4 "/>
</bind>
</comp>

<comp id="267" class="1004" name="write_ln35_write_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="0" slack="0"/>
<pin id="269" dir="0" index="1" bw="32" slack="0"/>
<pin id="270" dir="0" index="2" bw="32" slack="0"/>
<pin id="271" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln35/4 "/>
</bind>
</comp>

<comp id="274" class="1004" name="write_ln35_write_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="0" slack="0"/>
<pin id="276" dir="0" index="1" bw="32" slack="0"/>
<pin id="277" dir="0" index="2" bw="32" slack="0"/>
<pin id="278" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln35/4 "/>
</bind>
</comp>

<comp id="281" class="1004" name="write_ln35_write_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="0" slack="0"/>
<pin id="283" dir="0" index="1" bw="32" slack="0"/>
<pin id="284" dir="0" index="2" bw="32" slack="0"/>
<pin id="285" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln35/4 "/>
</bind>
</comp>

<comp id="288" class="1004" name="write_ln35_write_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="0" slack="0"/>
<pin id="290" dir="0" index="1" bw="32" slack="0"/>
<pin id="291" dir="0" index="2" bw="32" slack="0"/>
<pin id="292" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln35/4 "/>
</bind>
</comp>

<comp id="295" class="1004" name="write_ln35_write_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="0" slack="0"/>
<pin id="297" dir="0" index="1" bw="32" slack="0"/>
<pin id="298" dir="0" index="2" bw="32" slack="0"/>
<pin id="299" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln35/4 "/>
</bind>
</comp>

<comp id="302" class="1004" name="p_ZL7idst7_8_0_addr_gep_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="7" slack="0"/>
<pin id="304" dir="0" index="1" bw="1" slack="0"/>
<pin id="305" dir="0" index="2" bw="4" slack="0"/>
<pin id="306" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZL7idst7_8_0_addr/1 "/>
</bind>
</comp>

<comp id="309" class="1004" name="grp_access_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="3" slack="0"/>
<pin id="311" dir="0" index="1" bw="7" slack="2147483647"/>
<pin id="312" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="313" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZL7idst7_8_0_load/1 "/>
</bind>
</comp>

<comp id="315" class="1004" name="p_ZL7idst7_8_1_addr_gep_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="8" slack="0"/>
<pin id="317" dir="0" index="1" bw="1" slack="0"/>
<pin id="318" dir="0" index="2" bw="4" slack="0"/>
<pin id="319" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZL7idst7_8_1_addr/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="grp_access_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="3" slack="0"/>
<pin id="324" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="325" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="326" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZL7idst7_8_1_load/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="p_ZL7idst7_8_2_addr_gep_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="8" slack="0"/>
<pin id="330" dir="0" index="1" bw="1" slack="0"/>
<pin id="331" dir="0" index="2" bw="4" slack="0"/>
<pin id="332" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZL7idst7_8_2_addr/1 "/>
</bind>
</comp>

<comp id="335" class="1004" name="grp_access_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="3" slack="0"/>
<pin id="337" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="338" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="339" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZL7idst7_8_2_load/1 "/>
</bind>
</comp>

<comp id="341" class="1004" name="p_ZL7idst7_8_3_addr_gep_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="8" slack="0"/>
<pin id="343" dir="0" index="1" bw="1" slack="0"/>
<pin id="344" dir="0" index="2" bw="4" slack="0"/>
<pin id="345" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZL7idst7_8_3_addr/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="grp_access_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="3" slack="0"/>
<pin id="350" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="351" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="352" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZL7idst7_8_3_load/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="p_ZL7idst7_8_4_addr_gep_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="8" slack="0"/>
<pin id="356" dir="0" index="1" bw="1" slack="0"/>
<pin id="357" dir="0" index="2" bw="4" slack="0"/>
<pin id="358" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZL7idst7_8_4_addr/1 "/>
</bind>
</comp>

<comp id="361" class="1004" name="grp_access_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="3" slack="0"/>
<pin id="363" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="364" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="365" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZL7idst7_8_4_load/1 "/>
</bind>
</comp>

<comp id="367" class="1004" name="p_ZL7idst7_8_5_addr_gep_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="8" slack="0"/>
<pin id="369" dir="0" index="1" bw="1" slack="0"/>
<pin id="370" dir="0" index="2" bw="4" slack="0"/>
<pin id="371" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZL7idst7_8_5_addr/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="grp_access_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="3" slack="0"/>
<pin id="376" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="377" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="378" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZL7idst7_8_5_load/1 "/>
</bind>
</comp>

<comp id="380" class="1004" name="p_ZL7idst7_8_6_addr_gep_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="8" slack="0"/>
<pin id="382" dir="0" index="1" bw="1" slack="0"/>
<pin id="383" dir="0" index="2" bw="4" slack="0"/>
<pin id="384" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZL7idst7_8_6_addr/1 "/>
</bind>
</comp>

<comp id="387" class="1004" name="grp_access_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="3" slack="0"/>
<pin id="389" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="390" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="391" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZL7idst7_8_6_load/1 "/>
</bind>
</comp>

<comp id="393" class="1004" name="p_ZL7idst7_8_7_addr_gep_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="8" slack="0"/>
<pin id="395" dir="0" index="1" bw="1" slack="0"/>
<pin id="396" dir="0" index="2" bw="4" slack="0"/>
<pin id="397" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZL7idst7_8_7_addr/1 "/>
</bind>
</comp>

<comp id="400" class="1004" name="grp_access_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="3" slack="0"/>
<pin id="402" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="403" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="404" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZL7idst7_8_7_load/1 "/>
</bind>
</comp>

<comp id="406" class="1004" name="sum_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="7" slack="0"/>
<pin id="408" dir="0" index="1" bw="32" slack="1"/>
<pin id="409" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="sum/2 "/>
</bind>
</comp>

<comp id="410" class="1004" name="mul_ln30_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="8" slack="0"/>
<pin id="412" dir="0" index="1" bw="32" slack="1"/>
<pin id="413" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln30/2 "/>
</bind>
</comp>

<comp id="414" class="1004" name="mul_ln30_1_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="8" slack="0"/>
<pin id="416" dir="0" index="1" bw="32" slack="1"/>
<pin id="417" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln30_1/2 "/>
</bind>
</comp>

<comp id="418" class="1004" name="mul_ln30_2_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="8" slack="0"/>
<pin id="420" dir="0" index="1" bw="32" slack="1"/>
<pin id="421" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln30_2/2 "/>
</bind>
</comp>

<comp id="422" class="1004" name="mul_ln30_3_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="8" slack="0"/>
<pin id="424" dir="0" index="1" bw="32" slack="1"/>
<pin id="425" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln30_3/2 "/>
</bind>
</comp>

<comp id="426" class="1004" name="mul_ln30_4_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="8" slack="0"/>
<pin id="428" dir="0" index="1" bw="32" slack="2"/>
<pin id="429" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln30_4/3 "/>
</bind>
</comp>

<comp id="430" class="1004" name="mul_ln30_5_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="8" slack="0"/>
<pin id="432" dir="0" index="1" bw="32" slack="2"/>
<pin id="433" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln30_5/3 "/>
</bind>
</comp>

<comp id="434" class="1004" name="mul_ln30_6_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="8" slack="0"/>
<pin id="436" dir="0" index="1" bw="32" slack="2"/>
<pin id="437" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln30_6/3 "/>
</bind>
</comp>

<comp id="438" class="1004" name="sh_prom_i_i_i_cast_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="32" slack="0"/>
<pin id="440" dir="1" index="1" bw="33" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sh_prom_i_i_i_cast/1 "/>
</bind>
</comp>

<comp id="442" class="1004" name="sh_prom_i9_i_i_cast_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="32" slack="0"/>
<pin id="444" dir="1" index="1" bw="33" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sh_prom_i9_i_i_cast/1 "/>
</bind>
</comp>

<comp id="446" class="1004" name="conv3_i12_i_i_cast_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="32" slack="0"/>
<pin id="448" dir="1" index="1" bw="33" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="conv3_i12_i_i_cast/1 "/>
</bind>
</comp>

<comp id="450" class="1004" name="icmp50_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="29" slack="0"/>
<pin id="452" dir="0" index="1" bw="1" slack="0"/>
<pin id="453" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp50/1 "/>
</bind>
</comp>

<comp id="456" class="1004" name="cmp_i_i_6_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="32" slack="0"/>
<pin id="458" dir="0" index="1" bw="4" slack="0"/>
<pin id="459" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp_i_i_6/1 "/>
</bind>
</comp>

<comp id="462" class="1004" name="cmp_i_i_5_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="0"/>
<pin id="464" dir="0" index="1" bw="4" slack="0"/>
<pin id="465" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp_i_i_5/1 "/>
</bind>
</comp>

<comp id="468" class="1004" name="cmp_i_i_4_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="32" slack="0"/>
<pin id="470" dir="0" index="1" bw="4" slack="0"/>
<pin id="471" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp_i_i_4/1 "/>
</bind>
</comp>

<comp id="474" class="1004" name="icmp47_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="30" slack="0"/>
<pin id="476" dir="0" index="1" bw="1" slack="0"/>
<pin id="477" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp47/1 "/>
</bind>
</comp>

<comp id="480" class="1004" name="cmp_i_i_2_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="32" slack="0"/>
<pin id="482" dir="0" index="1" bw="3" slack="0"/>
<pin id="483" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp_i_i_2/1 "/>
</bind>
</comp>

<comp id="486" class="1004" name="icmp_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="31" slack="0"/>
<pin id="488" dir="0" index="1" bw="1" slack="0"/>
<pin id="489" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/1 "/>
</bind>
</comp>

<comp id="492" class="1004" name="cmp_i_i_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="32" slack="0"/>
<pin id="494" dir="0" index="1" bw="1" slack="0"/>
<pin id="495" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp_i_i/1 "/>
</bind>
</comp>

<comp id="498" class="1004" name="store_ln21_store_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="1" slack="0"/>
<pin id="500" dir="0" index="1" bw="4" slack="0"/>
<pin id="501" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln21/1 "/>
</bind>
</comp>

<comp id="503" class="1004" name="j_1_load_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="4" slack="0"/>
<pin id="505" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_1/1 "/>
</bind>
</comp>

<comp id="506" class="1004" name="icmp_ln21_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="4" slack="0"/>
<pin id="508" dir="0" index="1" bw="4" slack="0"/>
<pin id="509" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21/1 "/>
</bind>
</comp>

<comp id="512" class="1004" name="add_ln21_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="4" slack="0"/>
<pin id="514" dir="0" index="1" bw="1" slack="0"/>
<pin id="515" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21/1 "/>
</bind>
</comp>

<comp id="518" class="1004" name="zext_ln21_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="4" slack="0"/>
<pin id="520" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21/1 "/>
</bind>
</comp>

<comp id="530" class="1004" name="trunc_ln21_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="4" slack="0"/>
<pin id="532" dir="1" index="1" bw="3" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln21/1 "/>
</bind>
</comp>

<comp id="534" class="1004" name="store_ln21_store_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="4" slack="0"/>
<pin id="536" dir="0" index="1" bw="4" slack="0"/>
<pin id="537" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln21/1 "/>
</bind>
</comp>

<comp id="539" class="1004" name="zext_ln30_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="7" slack="0"/>
<pin id="541" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30/2 "/>
</bind>
</comp>

<comp id="544" class="1004" name="sum_1_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="1" slack="1"/>
<pin id="546" dir="0" index="1" bw="32" slack="0"/>
<pin id="547" dir="0" index="2" bw="1" slack="0"/>
<pin id="548" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sum_1/2 "/>
</bind>
</comp>

<comp id="551" class="1004" name="sext_ln30_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="8" slack="0"/>
<pin id="553" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln30/2 "/>
</bind>
</comp>

<comp id="556" class="1004" name="sum_2_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="32" slack="0"/>
<pin id="558" dir="0" index="1" bw="32" slack="0"/>
<pin id="559" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_2/2 "/>
</bind>
</comp>

<comp id="562" class="1004" name="sum_3_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="1" slack="1"/>
<pin id="564" dir="0" index="1" bw="32" slack="0"/>
<pin id="565" dir="0" index="2" bw="32" slack="0"/>
<pin id="566" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sum_3/2 "/>
</bind>
</comp>

<comp id="569" class="1004" name="sext_ln30_1_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="8" slack="0"/>
<pin id="571" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln30_1/2 "/>
</bind>
</comp>

<comp id="574" class="1004" name="sum_4_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="32" slack="0"/>
<pin id="576" dir="0" index="1" bw="32" slack="0"/>
<pin id="577" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_4/2 "/>
</bind>
</comp>

<comp id="580" class="1004" name="sext_ln30_2_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="8" slack="0"/>
<pin id="582" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln30_2/2 "/>
</bind>
</comp>

<comp id="585" class="1004" name="sext_ln30_3_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="8" slack="0"/>
<pin id="587" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln30_3/2 "/>
</bind>
</comp>

<comp id="590" class="1004" name="sum_5_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="1" slack="2"/>
<pin id="592" dir="0" index="1" bw="32" slack="1"/>
<pin id="593" dir="0" index="2" bw="32" slack="1"/>
<pin id="594" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sum_5/3 "/>
</bind>
</comp>

<comp id="595" class="1004" name="sum_6_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="32" slack="1"/>
<pin id="597" dir="0" index="1" bw="32" slack="0"/>
<pin id="598" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_6/3 "/>
</bind>
</comp>

<comp id="600" class="1004" name="sum_7_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="1" slack="2"/>
<pin id="602" dir="0" index="1" bw="32" slack="0"/>
<pin id="603" dir="0" index="2" bw="32" slack="0"/>
<pin id="604" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sum_7/3 "/>
</bind>
</comp>

<comp id="607" class="1004" name="sum_8_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="32" slack="1"/>
<pin id="609" dir="0" index="1" bw="32" slack="0"/>
<pin id="610" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_8/3 "/>
</bind>
</comp>

<comp id="612" class="1004" name="sum_9_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="1" slack="2"/>
<pin id="614" dir="0" index="1" bw="32" slack="0"/>
<pin id="615" dir="0" index="2" bw="32" slack="0"/>
<pin id="616" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sum_9/3 "/>
</bind>
</comp>

<comp id="619" class="1004" name="sext_ln30_4_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="8" slack="1"/>
<pin id="621" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln30_4/3 "/>
</bind>
</comp>

<comp id="623" class="1004" name="sum_10_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="32" slack="0"/>
<pin id="625" dir="0" index="1" bw="32" slack="0"/>
<pin id="626" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_10/3 "/>
</bind>
</comp>

<comp id="629" class="1004" name="sum_11_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="1" slack="2"/>
<pin id="631" dir="0" index="1" bw="32" slack="0"/>
<pin id="632" dir="0" index="2" bw="32" slack="0"/>
<pin id="633" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sum_11/3 "/>
</bind>
</comp>

<comp id="636" class="1004" name="sext_ln30_5_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="8" slack="1"/>
<pin id="638" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln30_5/3 "/>
</bind>
</comp>

<comp id="640" class="1004" name="sum_12_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="32" slack="0"/>
<pin id="642" dir="0" index="1" bw="32" slack="0"/>
<pin id="643" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_12/3 "/>
</bind>
</comp>

<comp id="646" class="1004" name="sum_13_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="1" slack="2"/>
<pin id="648" dir="0" index="1" bw="32" slack="0"/>
<pin id="649" dir="0" index="2" bw="32" slack="0"/>
<pin id="650" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sum_13/3 "/>
</bind>
</comp>

<comp id="653" class="1004" name="sext_ln30_6_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="8" slack="1"/>
<pin id="655" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln30_6/3 "/>
</bind>
</comp>

<comp id="657" class="1004" name="sum_14_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="32" slack="1"/>
<pin id="659" dir="0" index="1" bw="32" slack="1"/>
<pin id="660" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_14/4 "/>
</bind>
</comp>

<comp id="661" class="1004" name="sum_15_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="1" slack="3"/>
<pin id="663" dir="0" index="1" bw="32" slack="0"/>
<pin id="664" dir="0" index="2" bw="32" slack="1"/>
<pin id="665" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sum_15/4 "/>
</bind>
</comp>

<comp id="667" class="1004" name="sext_ln34_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="32" slack="0"/>
<pin id="669" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln34/4 "/>
</bind>
</comp>

<comp id="671" class="1004" name="add_ln34_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="32" slack="0"/>
<pin id="673" dir="0" index="1" bw="32" slack="3"/>
<pin id="674" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34/4 "/>
</bind>
</comp>

<comp id="676" class="1004" name="shl_ln34_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="33" slack="0"/>
<pin id="678" dir="0" index="1" bw="32" slack="3"/>
<pin id="679" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln34/4 "/>
</bind>
</comp>

<comp id="681" class="1004" name="ashr_ln34_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="33" slack="0"/>
<pin id="683" dir="0" index="1" bw="32" slack="3"/>
<pin id="684" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln34/4 "/>
</bind>
</comp>

<comp id="686" class="1004" name="trunc_ln34_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="33" slack="0"/>
<pin id="688" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln34/4 "/>
</bind>
</comp>

<comp id="690" class="1004" name="trunc_ln34_1_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="33" slack="0"/>
<pin id="692" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln34_1/4 "/>
</bind>
</comp>

<comp id="694" class="1004" name="scaled_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="1" slack="3"/>
<pin id="696" dir="0" index="1" bw="32" slack="0"/>
<pin id="697" dir="0" index="2" bw="32" slack="0"/>
<pin id="698" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="scaled/4 "/>
</bind>
</comp>

<comp id="701" class="1004" name="icmp_ln8_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="32" slack="0"/>
<pin id="703" dir="0" index="1" bw="32" slack="3"/>
<pin id="704" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8/4 "/>
</bind>
</comp>

<comp id="706" class="1004" name="icmp_ln9_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="32" slack="0"/>
<pin id="708" dir="0" index="1" bw="32" slack="3"/>
<pin id="709" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln9/4 "/>
</bind>
</comp>

<comp id="711" class="1004" name="select_ln9_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="1" slack="0"/>
<pin id="713" dir="0" index="1" bw="32" slack="3"/>
<pin id="714" dir="0" index="2" bw="32" slack="0"/>
<pin id="715" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln9/4 "/>
</bind>
</comp>

<comp id="718" class="1004" name="select_ln8_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="1" slack="0"/>
<pin id="720" dir="0" index="1" bw="32" slack="3"/>
<pin id="721" dir="0" index="2" bw="32" slack="0"/>
<pin id="722" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln8/4 "/>
</bind>
</comp>

<comp id="733" class="1005" name="j_reg_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="4" slack="0"/>
<pin id="735" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="740" class="1005" name="oMax_read_reg_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="32" slack="3"/>
<pin id="742" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="oMax_read "/>
</bind>
</comp>

<comp id="746" class="1005" name="oMin_read_reg_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="32" slack="3"/>
<pin id="748" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="oMin_read "/>
</bind>
</comp>

<comp id="752" class="1005" name="tmp_3_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="1" slack="3"/>
<pin id="754" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="757" class="1005" name="src_7_val_read_reg_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="32" slack="2"/>
<pin id="759" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="src_7_val_read "/>
</bind>
</comp>

<comp id="762" class="1005" name="src_6_val_read_reg_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="32" slack="2"/>
<pin id="764" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="src_6_val_read "/>
</bind>
</comp>

<comp id="767" class="1005" name="src_5_val_read_reg_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="32" slack="2"/>
<pin id="769" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="src_5_val_read "/>
</bind>
</comp>

<comp id="772" class="1005" name="src_4_val_read_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="32" slack="1"/>
<pin id="774" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="src_4_val_read "/>
</bind>
</comp>

<comp id="777" class="1005" name="src_3_val_read_reg_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="32" slack="1"/>
<pin id="779" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="src_3_val_read "/>
</bind>
</comp>

<comp id="782" class="1005" name="src_2_val_read_reg_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="32" slack="1"/>
<pin id="784" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="src_2_val_read "/>
</bind>
</comp>

<comp id="787" class="1005" name="src_1_val_read_reg_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="32" slack="1"/>
<pin id="789" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="src_1_val_read "/>
</bind>
</comp>

<comp id="792" class="1005" name="src_0_val_read_reg_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="32" slack="1"/>
<pin id="794" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="src_0_val_read "/>
</bind>
</comp>

<comp id="797" class="1005" name="sh_prom_i_i_i_cast_reg_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="33" slack="3"/>
<pin id="799" dir="1" index="1" bw="33" slack="3"/>
</pin_list>
<bind>
<opset="sh_prom_i_i_i_cast "/>
</bind>
</comp>

<comp id="802" class="1005" name="sh_prom_i9_i_i_cast_reg_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="33" slack="3"/>
<pin id="804" dir="1" index="1" bw="33" slack="3"/>
</pin_list>
<bind>
<opset="sh_prom_i9_i_i_cast "/>
</bind>
</comp>

<comp id="807" class="1005" name="conv3_i12_i_i_cast_reg_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="33" slack="3"/>
<pin id="809" dir="1" index="1" bw="33" slack="3"/>
</pin_list>
<bind>
<opset="conv3_i12_i_i_cast "/>
</bind>
</comp>

<comp id="812" class="1005" name="icmp50_reg_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="1" slack="1"/>
<pin id="814" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp50 "/>
</bind>
</comp>

<comp id="817" class="1005" name="cmp_i_i_6_reg_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="1" slack="1"/>
<pin id="819" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="cmp_i_i_6 "/>
</bind>
</comp>

<comp id="822" class="1005" name="cmp_i_i_5_reg_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="1" slack="1"/>
<pin id="824" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="cmp_i_i_5 "/>
</bind>
</comp>

<comp id="827" class="1005" name="cmp_i_i_4_reg_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="1" slack="1"/>
<pin id="829" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="cmp_i_i_4 "/>
</bind>
</comp>

<comp id="832" class="1005" name="icmp47_reg_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="1" slack="1"/>
<pin id="834" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp47 "/>
</bind>
</comp>

<comp id="837" class="1005" name="cmp_i_i_2_reg_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="1" slack="1"/>
<pin id="839" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="cmp_i_i_2 "/>
</bind>
</comp>

<comp id="842" class="1005" name="icmp_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="1" slack="1"/>
<pin id="844" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="847" class="1005" name="cmp_i_i_reg_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="1" slack="1"/>
<pin id="849" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cmp_i_i "/>
</bind>
</comp>

<comp id="852" class="1005" name="icmp_ln21_reg_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="1" slack="2"/>
<pin id="854" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln21 "/>
</bind>
</comp>

<comp id="856" class="1005" name="trunc_ln21_reg_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="3" slack="3"/>
<pin id="858" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln21 "/>
</bind>
</comp>

<comp id="860" class="1005" name="p_ZL7idst7_8_0_addr_reg_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="3" slack="1"/>
<pin id="862" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL7idst7_8_0_addr "/>
</bind>
</comp>

<comp id="865" class="1005" name="p_ZL7idst7_8_1_addr_reg_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="3" slack="1"/>
<pin id="867" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL7idst7_8_1_addr "/>
</bind>
</comp>

<comp id="870" class="1005" name="p_ZL7idst7_8_2_addr_reg_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="3" slack="1"/>
<pin id="872" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL7idst7_8_2_addr "/>
</bind>
</comp>

<comp id="875" class="1005" name="p_ZL7idst7_8_3_addr_reg_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="3" slack="1"/>
<pin id="877" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL7idst7_8_3_addr "/>
</bind>
</comp>

<comp id="880" class="1005" name="p_ZL7idst7_8_4_addr_reg_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="3" slack="1"/>
<pin id="882" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL7idst7_8_4_addr "/>
</bind>
</comp>

<comp id="885" class="1005" name="p_ZL7idst7_8_5_addr_reg_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="3" slack="1"/>
<pin id="887" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL7idst7_8_5_addr "/>
</bind>
</comp>

<comp id="890" class="1005" name="p_ZL7idst7_8_6_addr_reg_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="3" slack="1"/>
<pin id="892" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL7idst7_8_6_addr "/>
</bind>
</comp>

<comp id="895" class="1005" name="p_ZL7idst7_8_7_addr_reg_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="3" slack="1"/>
<pin id="897" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL7idst7_8_7_addr "/>
</bind>
</comp>

<comp id="900" class="1005" name="sum_3_reg_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="32" slack="1"/>
<pin id="902" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_3 "/>
</bind>
</comp>

<comp id="905" class="1005" name="sum_4_reg_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="32" slack="1"/>
<pin id="907" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_4 "/>
</bind>
</comp>

<comp id="910" class="1005" name="mul_ln30_2_reg_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="32" slack="1"/>
<pin id="912" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln30_2 "/>
</bind>
</comp>

<comp id="915" class="1005" name="mul_ln30_3_reg_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="32" slack="1"/>
<pin id="917" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln30_3 "/>
</bind>
</comp>

<comp id="920" class="1005" name="p_ZL7idst7_8_5_load_reg_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="8" slack="1"/>
<pin id="922" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL7idst7_8_5_load "/>
</bind>
</comp>

<comp id="925" class="1005" name="p_ZL7idst7_8_6_load_reg_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="8" slack="1"/>
<pin id="927" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL7idst7_8_6_load "/>
</bind>
</comp>

<comp id="930" class="1005" name="p_ZL7idst7_8_7_load_reg_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="8" slack="1"/>
<pin id="932" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL7idst7_8_7_load "/>
</bind>
</comp>

<comp id="935" class="1005" name="sum_13_reg_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="32" slack="1"/>
<pin id="937" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_13 "/>
</bind>
</comp>

<comp id="941" class="1005" name="mul_ln30_6_reg_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="32" slack="1"/>
<pin id="943" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln30_6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="137"><net_src comp="68" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="142"><net_src comp="70" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="50" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="72" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="48" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="74" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="46" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="76" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="44" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="74" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="42" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="74" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="40" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="78" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="38" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="74" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="36" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="74" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="34" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="74" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="32" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="74" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="30" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="74" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="28" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="74" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="26" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="74" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="24" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="74" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="22" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="74" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="20" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="74" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="18" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="74" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="16" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="251"><net_src comp="132" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="4" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="258"><net_src comp="132" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="259"><net_src comp="6" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="265"><net_src comp="132" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="8" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="272"><net_src comp="132" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="273"><net_src comp="10" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="279"><net_src comp="132" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="280"><net_src comp="12" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="286"><net_src comp="132" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="287"><net_src comp="14" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="293"><net_src comp="132" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="294"><net_src comp="0" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="300"><net_src comp="132" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="301"><net_src comp="2" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="307"><net_src comp="52" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="308"><net_src comp="102" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="314"><net_src comp="302" pin="3"/><net_sink comp="309" pin=0"/></net>

<net id="320"><net_src comp="54" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="321"><net_src comp="102" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="327"><net_src comp="315" pin="3"/><net_sink comp="322" pin=0"/></net>

<net id="333"><net_src comp="56" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="334"><net_src comp="102" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="340"><net_src comp="328" pin="3"/><net_sink comp="335" pin=0"/></net>

<net id="346"><net_src comp="58" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="347"><net_src comp="102" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="353"><net_src comp="341" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="359"><net_src comp="60" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="360"><net_src comp="102" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="366"><net_src comp="354" pin="3"/><net_sink comp="361" pin=0"/></net>

<net id="372"><net_src comp="62" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="373"><net_src comp="102" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="379"><net_src comp="367" pin="3"/><net_sink comp="374" pin=0"/></net>

<net id="385"><net_src comp="64" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="386"><net_src comp="102" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="392"><net_src comp="380" pin="3"/><net_sink comp="387" pin=0"/></net>

<net id="398"><net_src comp="66" pin="0"/><net_sink comp="393" pin=0"/></net>

<net id="399"><net_src comp="102" pin="0"/><net_sink comp="393" pin=1"/></net>

<net id="405"><net_src comp="393" pin="3"/><net_sink comp="400" pin=0"/></net>

<net id="441"><net_src comp="180" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="445"><net_src comp="186" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="449"><net_src comp="192" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="454"><net_src comp="156" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="80" pin="0"/><net_sink comp="450" pin=1"/></net>

<net id="460"><net_src comp="150" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="82" pin="0"/><net_sink comp="456" pin=1"/></net>

<net id="466"><net_src comp="150" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="84" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="472"><net_src comp="150" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="86" pin="0"/><net_sink comp="468" pin=1"/></net>

<net id="478"><net_src comp="144" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="88" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="484"><net_src comp="150" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="90" pin="0"/><net_sink comp="480" pin=1"/></net>

<net id="490"><net_src comp="138" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="92" pin="0"/><net_sink comp="486" pin=1"/></net>

<net id="496"><net_src comp="150" pin="2"/><net_sink comp="492" pin=0"/></net>

<net id="497"><net_src comp="94" pin="0"/><net_sink comp="492" pin=1"/></net>

<net id="502"><net_src comp="96" pin="0"/><net_sink comp="498" pin=0"/></net>

<net id="510"><net_src comp="503" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="98" pin="0"/><net_sink comp="506" pin=1"/></net>

<net id="516"><net_src comp="503" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="100" pin="0"/><net_sink comp="512" pin=1"/></net>

<net id="521"><net_src comp="503" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="522"><net_src comp="518" pin="1"/><net_sink comp="302" pin=2"/></net>

<net id="523"><net_src comp="518" pin="1"/><net_sink comp="315" pin=2"/></net>

<net id="524"><net_src comp="518" pin="1"/><net_sink comp="328" pin=2"/></net>

<net id="525"><net_src comp="518" pin="1"/><net_sink comp="341" pin=2"/></net>

<net id="526"><net_src comp="518" pin="1"/><net_sink comp="354" pin=2"/></net>

<net id="527"><net_src comp="518" pin="1"/><net_sink comp="367" pin=2"/></net>

<net id="528"><net_src comp="518" pin="1"/><net_sink comp="380" pin=2"/></net>

<net id="529"><net_src comp="518" pin="1"/><net_sink comp="393" pin=2"/></net>

<net id="533"><net_src comp="503" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="538"><net_src comp="512" pin="2"/><net_sink comp="534" pin=0"/></net>

<net id="542"><net_src comp="309" pin="3"/><net_sink comp="539" pin=0"/></net>

<net id="543"><net_src comp="539" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="549"><net_src comp="406" pin="2"/><net_sink comp="544" pin=1"/></net>

<net id="550"><net_src comp="94" pin="0"/><net_sink comp="544" pin=2"/></net>

<net id="554"><net_src comp="322" pin="3"/><net_sink comp="551" pin=0"/></net>

<net id="555"><net_src comp="551" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="560"><net_src comp="410" pin="2"/><net_sink comp="556" pin=0"/></net>

<net id="561"><net_src comp="544" pin="3"/><net_sink comp="556" pin=1"/></net>

<net id="567"><net_src comp="556" pin="2"/><net_sink comp="562" pin=1"/></net>

<net id="568"><net_src comp="544" pin="3"/><net_sink comp="562" pin=2"/></net>

<net id="572"><net_src comp="335" pin="3"/><net_sink comp="569" pin=0"/></net>

<net id="573"><net_src comp="569" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="578"><net_src comp="414" pin="2"/><net_sink comp="574" pin=0"/></net>

<net id="579"><net_src comp="562" pin="3"/><net_sink comp="574" pin=1"/></net>

<net id="583"><net_src comp="348" pin="3"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="588"><net_src comp="361" pin="3"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="599"><net_src comp="590" pin="3"/><net_sink comp="595" pin=1"/></net>

<net id="605"><net_src comp="595" pin="2"/><net_sink comp="600" pin=1"/></net>

<net id="606"><net_src comp="590" pin="3"/><net_sink comp="600" pin=2"/></net>

<net id="611"><net_src comp="600" pin="3"/><net_sink comp="607" pin=1"/></net>

<net id="617"><net_src comp="607" pin="2"/><net_sink comp="612" pin=1"/></net>

<net id="618"><net_src comp="600" pin="3"/><net_sink comp="612" pin=2"/></net>

<net id="622"><net_src comp="619" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="627"><net_src comp="426" pin="2"/><net_sink comp="623" pin=0"/></net>

<net id="628"><net_src comp="612" pin="3"/><net_sink comp="623" pin=1"/></net>

<net id="634"><net_src comp="623" pin="2"/><net_sink comp="629" pin=1"/></net>

<net id="635"><net_src comp="612" pin="3"/><net_sink comp="629" pin=2"/></net>

<net id="639"><net_src comp="636" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="644"><net_src comp="430" pin="2"/><net_sink comp="640" pin=0"/></net>

<net id="645"><net_src comp="629" pin="3"/><net_sink comp="640" pin=1"/></net>

<net id="651"><net_src comp="640" pin="2"/><net_sink comp="646" pin=1"/></net>

<net id="652"><net_src comp="629" pin="3"/><net_sink comp="646" pin=2"/></net>

<net id="656"><net_src comp="653" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="666"><net_src comp="657" pin="2"/><net_sink comp="661" pin=1"/></net>

<net id="670"><net_src comp="661" pin="3"/><net_sink comp="667" pin=0"/></net>

<net id="675"><net_src comp="667" pin="1"/><net_sink comp="671" pin=0"/></net>

<net id="680"><net_src comp="671" pin="2"/><net_sink comp="676" pin=0"/></net>

<net id="685"><net_src comp="671" pin="2"/><net_sink comp="681" pin=0"/></net>

<net id="689"><net_src comp="676" pin="2"/><net_sink comp="686" pin=0"/></net>

<net id="693"><net_src comp="681" pin="2"/><net_sink comp="690" pin=0"/></net>

<net id="699"><net_src comp="686" pin="1"/><net_sink comp="694" pin=1"/></net>

<net id="700"><net_src comp="690" pin="1"/><net_sink comp="694" pin=2"/></net>

<net id="705"><net_src comp="694" pin="3"/><net_sink comp="701" pin=0"/></net>

<net id="710"><net_src comp="694" pin="3"/><net_sink comp="706" pin=0"/></net>

<net id="716"><net_src comp="706" pin="2"/><net_sink comp="711" pin=0"/></net>

<net id="717"><net_src comp="694" pin="3"/><net_sink comp="711" pin=2"/></net>

<net id="723"><net_src comp="701" pin="2"/><net_sink comp="718" pin=0"/></net>

<net id="724"><net_src comp="711" pin="3"/><net_sink comp="718" pin=2"/></net>

<net id="725"><net_src comp="718" pin="3"/><net_sink comp="246" pin=2"/></net>

<net id="726"><net_src comp="718" pin="3"/><net_sink comp="253" pin=2"/></net>

<net id="727"><net_src comp="718" pin="3"/><net_sink comp="260" pin=2"/></net>

<net id="728"><net_src comp="718" pin="3"/><net_sink comp="267" pin=2"/></net>

<net id="729"><net_src comp="718" pin="3"/><net_sink comp="274" pin=2"/></net>

<net id="730"><net_src comp="718" pin="3"/><net_sink comp="281" pin=2"/></net>

<net id="731"><net_src comp="718" pin="3"/><net_sink comp="288" pin=2"/></net>

<net id="732"><net_src comp="718" pin="3"/><net_sink comp="295" pin=2"/></net>

<net id="736"><net_src comp="134" pin="1"/><net_sink comp="733" pin=0"/></net>

<net id="737"><net_src comp="733" pin="1"/><net_sink comp="498" pin=1"/></net>

<net id="738"><net_src comp="733" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="739"><net_src comp="733" pin="1"/><net_sink comp="534" pin=1"/></net>

<net id="743"><net_src comp="162" pin="2"/><net_sink comp="740" pin=0"/></net>

<net id="744"><net_src comp="740" pin="1"/><net_sink comp="706" pin=1"/></net>

<net id="745"><net_src comp="740" pin="1"/><net_sink comp="711" pin=1"/></net>

<net id="749"><net_src comp="168" pin="2"/><net_sink comp="746" pin=0"/></net>

<net id="750"><net_src comp="746" pin="1"/><net_sink comp="701" pin=1"/></net>

<net id="751"><net_src comp="746" pin="1"/><net_sink comp="718" pin=1"/></net>

<net id="755"><net_src comp="174" pin="2"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="760"><net_src comp="198" pin="2"/><net_sink comp="757" pin=0"/></net>

<net id="761"><net_src comp="757" pin="1"/><net_sink comp="434" pin=1"/></net>

<net id="765"><net_src comp="204" pin="2"/><net_sink comp="762" pin=0"/></net>

<net id="766"><net_src comp="762" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="770"><net_src comp="210" pin="2"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="775"><net_src comp="216" pin="2"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="780"><net_src comp="222" pin="2"/><net_sink comp="777" pin=0"/></net>

<net id="781"><net_src comp="777" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="785"><net_src comp="228" pin="2"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="790"><net_src comp="234" pin="2"/><net_sink comp="787" pin=0"/></net>

<net id="791"><net_src comp="787" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="795"><net_src comp="240" pin="2"/><net_sink comp="792" pin=0"/></net>

<net id="796"><net_src comp="792" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="800"><net_src comp="438" pin="1"/><net_sink comp="797" pin=0"/></net>

<net id="801"><net_src comp="797" pin="1"/><net_sink comp="681" pin=1"/></net>

<net id="805"><net_src comp="442" pin="1"/><net_sink comp="802" pin=0"/></net>

<net id="806"><net_src comp="802" pin="1"/><net_sink comp="676" pin=1"/></net>

<net id="810"><net_src comp="446" pin="1"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="671" pin=1"/></net>

<net id="815"><net_src comp="450" pin="2"/><net_sink comp="812" pin=0"/></net>

<net id="816"><net_src comp="812" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="820"><net_src comp="456" pin="2"/><net_sink comp="817" pin=0"/></net>

<net id="821"><net_src comp="817" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="825"><net_src comp="462" pin="2"/><net_sink comp="822" pin=0"/></net>

<net id="826"><net_src comp="822" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="830"><net_src comp="468" pin="2"/><net_sink comp="827" pin=0"/></net>

<net id="831"><net_src comp="827" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="835"><net_src comp="474" pin="2"/><net_sink comp="832" pin=0"/></net>

<net id="836"><net_src comp="832" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="840"><net_src comp="480" pin="2"/><net_sink comp="837" pin=0"/></net>

<net id="841"><net_src comp="837" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="845"><net_src comp="486" pin="2"/><net_sink comp="842" pin=0"/></net>

<net id="846"><net_src comp="842" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="850"><net_src comp="492" pin="2"/><net_sink comp="847" pin=0"/></net>

<net id="851"><net_src comp="847" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="855"><net_src comp="506" pin="2"/><net_sink comp="852" pin=0"/></net>

<net id="859"><net_src comp="530" pin="1"/><net_sink comp="856" pin=0"/></net>

<net id="863"><net_src comp="302" pin="3"/><net_sink comp="860" pin=0"/></net>

<net id="864"><net_src comp="860" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="868"><net_src comp="315" pin="3"/><net_sink comp="865" pin=0"/></net>

<net id="869"><net_src comp="865" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="873"><net_src comp="328" pin="3"/><net_sink comp="870" pin=0"/></net>

<net id="874"><net_src comp="870" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="878"><net_src comp="341" pin="3"/><net_sink comp="875" pin=0"/></net>

<net id="879"><net_src comp="875" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="883"><net_src comp="354" pin="3"/><net_sink comp="880" pin=0"/></net>

<net id="884"><net_src comp="880" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="888"><net_src comp="367" pin="3"/><net_sink comp="885" pin=0"/></net>

<net id="889"><net_src comp="885" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="893"><net_src comp="380" pin="3"/><net_sink comp="890" pin=0"/></net>

<net id="894"><net_src comp="890" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="898"><net_src comp="393" pin="3"/><net_sink comp="895" pin=0"/></net>

<net id="899"><net_src comp="895" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="903"><net_src comp="562" pin="3"/><net_sink comp="900" pin=0"/></net>

<net id="904"><net_src comp="900" pin="1"/><net_sink comp="590" pin=2"/></net>

<net id="908"><net_src comp="574" pin="2"/><net_sink comp="905" pin=0"/></net>

<net id="909"><net_src comp="905" pin="1"/><net_sink comp="590" pin=1"/></net>

<net id="913"><net_src comp="418" pin="2"/><net_sink comp="910" pin=0"/></net>

<net id="914"><net_src comp="910" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="918"><net_src comp="422" pin="2"/><net_sink comp="915" pin=0"/></net>

<net id="919"><net_src comp="915" pin="1"/><net_sink comp="607" pin=0"/></net>

<net id="923"><net_src comp="374" pin="3"/><net_sink comp="920" pin=0"/></net>

<net id="924"><net_src comp="920" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="928"><net_src comp="387" pin="3"/><net_sink comp="925" pin=0"/></net>

<net id="929"><net_src comp="925" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="933"><net_src comp="400" pin="3"/><net_sink comp="930" pin=0"/></net>

<net id="934"><net_src comp="930" pin="1"/><net_sink comp="653" pin=0"/></net>

<net id="938"><net_src comp="646" pin="3"/><net_sink comp="935" pin=0"/></net>

<net id="939"><net_src comp="935" pin="1"/><net_sink comp="657" pin=1"/></net>

<net id="940"><net_src comp="935" pin="1"/><net_sink comp="661" pin=2"/></net>

<net id="944"><net_src comp="434" pin="2"/><net_sink comp="941" pin=0"/></net>

<net id="945"><net_src comp="941" pin="1"/><net_sink comp="657" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dst_0 | {4 }
	Port: dst_7 | {4 }
	Port: dst_6 | {4 }
	Port: dst_5 | {4 }
	Port: dst_4 | {4 }
	Port: dst_3 | {4 }
	Port: dst_2 | {4 }
	Port: dst_1 | {4 }
 - Input state : 
	Port: IDST7B8_Pipeline_VITIS_LOOP_21_1 : src_0_val | {1 }
	Port: IDST7B8_Pipeline_VITIS_LOOP_21_1 : src_1_val | {1 }
	Port: IDST7B8_Pipeline_VITIS_LOOP_21_1 : src_2_val | {1 }
	Port: IDST7B8_Pipeline_VITIS_LOOP_21_1 : src_3_val | {1 }
	Port: IDST7B8_Pipeline_VITIS_LOOP_21_1 : src_4_val | {1 }
	Port: IDST7B8_Pipeline_VITIS_LOOP_21_1 : src_5_val | {1 }
	Port: IDST7B8_Pipeline_VITIS_LOOP_21_1 : src_6_val | {1 }
	Port: IDST7B8_Pipeline_VITIS_LOOP_21_1 : src_7_val | {1 }
	Port: IDST7B8_Pipeline_VITIS_LOOP_21_1 : conv3_i12_i_i | {1 }
	Port: IDST7B8_Pipeline_VITIS_LOOP_21_1 : sh_prom_i9_i_i | {1 }
	Port: IDST7B8_Pipeline_VITIS_LOOP_21_1 : sh_prom_i_i_i | {1 }
	Port: IDST7B8_Pipeline_VITIS_LOOP_21_1 : empty_36 | {1 }
	Port: IDST7B8_Pipeline_VITIS_LOOP_21_1 : oMin | {1 }
	Port: IDST7B8_Pipeline_VITIS_LOOP_21_1 : oMax | {1 }
	Port: IDST7B8_Pipeline_VITIS_LOOP_21_1 : empty_37 | {1 }
	Port: IDST7B8_Pipeline_VITIS_LOOP_21_1 : cutoff | {1 }
	Port: IDST7B8_Pipeline_VITIS_LOOP_21_1 : empty_38 | {1 }
	Port: IDST7B8_Pipeline_VITIS_LOOP_21_1 : empty | {1 }
	Port: IDST7B8_Pipeline_VITIS_LOOP_21_1 : p_ZL7idst7_8_0 | {1 2 }
	Port: IDST7B8_Pipeline_VITIS_LOOP_21_1 : p_ZL7idst7_8_1 | {1 2 }
	Port: IDST7B8_Pipeline_VITIS_LOOP_21_1 : p_ZL7idst7_8_2 | {1 2 }
	Port: IDST7B8_Pipeline_VITIS_LOOP_21_1 : p_ZL7idst7_8_3 | {1 2 }
	Port: IDST7B8_Pipeline_VITIS_LOOP_21_1 : p_ZL7idst7_8_4 | {1 2 }
	Port: IDST7B8_Pipeline_VITIS_LOOP_21_1 : p_ZL7idst7_8_5 | {1 2 }
	Port: IDST7B8_Pipeline_VITIS_LOOP_21_1 : p_ZL7idst7_8_6 | {1 2 }
	Port: IDST7B8_Pipeline_VITIS_LOOP_21_1 : p_ZL7idst7_8_7 | {1 2 }
  - Chain level:
	State 1
		store_ln21 : 1
		j_1 : 1
		icmp_ln21 : 2
		add_ln21 : 2
		br_ln21 : 3
		zext_ln21 : 2
		trunc_ln21 : 2
		p_ZL7idst7_8_0_addr : 3
		p_ZL7idst7_8_0_load : 4
		p_ZL7idst7_8_1_addr : 3
		p_ZL7idst7_8_1_load : 4
		p_ZL7idst7_8_2_addr : 3
		p_ZL7idst7_8_2_load : 4
		p_ZL7idst7_8_3_addr : 3
		p_ZL7idst7_8_3_load : 4
		p_ZL7idst7_8_4_addr : 3
		p_ZL7idst7_8_4_load : 4
		p_ZL7idst7_8_5_addr : 3
		p_ZL7idst7_8_5_load : 4
		p_ZL7idst7_8_6_addr : 3
		p_ZL7idst7_8_6_load : 4
		p_ZL7idst7_8_7_addr : 3
		p_ZL7idst7_8_7_load : 4
		switch_ln35 : 3
		store_ln21 : 3
	State 2
		zext_ln30 : 1
		sum : 2
		sum_1 : 3
		sext_ln30 : 1
		mul_ln30 : 2
		sum_2 : 4
		sum_3 : 5
		sext_ln30_1 : 1
		mul_ln30_1 : 2
		sum_4 : 6
		sext_ln30_2 : 1
		mul_ln30_2 : 2
		sext_ln30_3 : 1
		mul_ln30_3 : 2
	State 3
		sum_6 : 1
		sum_7 : 2
		sum_8 : 3
		sum_9 : 4
		mul_ln30_4 : 1
		sum_10 : 5
		sum_11 : 6
		mul_ln30_5 : 1
		sum_12 : 7
		sum_13 : 8
		mul_ln30_6 : 1
	State 4
		sum_15 : 1
		sext_ln34 : 2
		add_ln34 : 3
		shl_ln34 : 4
		ashr_ln34 : 4
		trunc_ln34 : 5
		trunc_ln34_1 : 5
		scaled : 6
		icmp_ln8 : 7
		icmp_ln9 : 7
		select_ln9 : 8
		select_ln8 : 9
		write_ln35 : 10
		write_ln35 : 10
		write_ln35 : 10
		write_ln35 : 10
		write_ln35 : 10
		write_ln35 : 10
		write_ln35 : 10
		write_ln35 : 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|
| Operation|         Functional Unit         |   DSP   |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|
|          |          icmp50_fu_450          |    0    |    0    |    36   |
|          |         cmp_i_i_6_fu_456        |    0    |    0    |    39   |
|          |         cmp_i_i_5_fu_462        |    0    |    0    |    39   |
|          |         cmp_i_i_4_fu_468        |    0    |    0    |    39   |
|          |          icmp47_fu_474          |    0    |    0    |    37   |
|   icmp   |         cmp_i_i_2_fu_480        |    0    |    0    |    39   |
|          |           icmp_fu_486           |    0    |    0    |    38   |
|          |          cmp_i_i_fu_492         |    0    |    0    |    39   |
|          |         icmp_ln21_fu_506        |    0    |    0    |    12   |
|          |         icmp_ln8_fu_701         |    0    |    0    |    39   |
|          |         icmp_ln9_fu_706         |    0    |    0    |    39   |
|----------|---------------------------------|---------|---------|---------|
|          |           sum_1_fu_544          |    0    |    0    |    32   |
|          |           sum_3_fu_562          |    0    |    0    |    32   |
|          |           sum_5_fu_590          |    0    |    0    |    32   |
|          |           sum_7_fu_600          |    0    |    0    |    32   |
|          |           sum_9_fu_612          |    0    |    0    |    32   |
|  select  |          sum_11_fu_629          |    0    |    0    |    32   |
|          |          sum_13_fu_646          |    0    |    0    |    32   |
|          |          sum_15_fu_661          |    0    |    0    |    32   |
|          |          scaled_fu_694          |    0    |    0    |    32   |
|          |        select_ln9_fu_711        |    0    |    0    |    32   |
|          |        select_ln8_fu_718        |    0    |    0    |    32   |
|----------|---------------------------------|---------|---------|---------|
|          |         add_ln21_fu_512         |    0    |    0    |    12   |
|          |           sum_2_fu_556          |    0    |    0    |    39   |
|          |           sum_4_fu_574          |    0    |    0    |    39   |
|          |           sum_6_fu_595          |    0    |    0    |    39   |
|    add   |           sum_8_fu_607          |    0    |    0    |    39   |
|          |          sum_10_fu_623          |    0    |    0    |    39   |
|          |          sum_12_fu_640          |    0    |    0    |    39   |
|          |          sum_14_fu_657          |    0    |    0    |    39   |
|          |         add_ln34_fu_671         |    0    |    0    |    39   |
|----------|---------------------------------|---------|---------|---------|
|          |            sum_fu_406           |    2    |    0    |    20   |
|          |         mul_ln30_fu_410         |    2    |    0    |    20   |
|          |        mul_ln30_1_fu_414        |    2    |    0    |    20   |
|    mul   |        mul_ln30_2_fu_418        |    2    |    0    |    20   |
|          |        mul_ln30_3_fu_422        |    2    |    0    |    20   |
|          |        mul_ln30_4_fu_426        |    2    |    0    |    20   |
|          |        mul_ln30_5_fu_430        |    2    |    0    |    20   |
|          |        mul_ln30_6_fu_434        |    2    |    0    |    20   |
|----------|---------------------------------|---------|---------|---------|
|    shl   |         shl_ln34_fu_676         |    0    |    0    |   106   |
|----------|---------------------------------|---------|---------|---------|
|   ashr   |         ashr_ln34_fu_681        |    0    |    0    |   106   |
|----------|---------------------------------|---------|---------|---------|
|          |         tmp_read_fu_138         |    0    |    0    |    0    |
|          |        tmp_1_read_fu_144        |    0    |    0    |    0    |
|          |     cutoff_read_read_fu_150     |    0    |    0    |    0    |
|          |        tmp_2_read_fu_156        |    0    |    0    |    0    |
|          |      oMax_read_read_fu_162      |    0    |    0    |    0    |
|          |      oMin_read_read_fu_168      |    0    |    0    |    0    |
|          |        tmp_3_read_fu_174        |    0    |    0    |    0    |
|          |  sh_prom_i_i_i_read_read_fu_180 |    0    |    0    |    0    |
|   read   | sh_prom_i9_i_i_read_read_fu_186 |    0    |    0    |    0    |
|          |  conv3_i12_i_i_read_read_fu_192 |    0    |    0    |    0    |
|          |    src_7_val_read_read_fu_198   |    0    |    0    |    0    |
|          |    src_6_val_read_read_fu_204   |    0    |    0    |    0    |
|          |    src_5_val_read_read_fu_210   |    0    |    0    |    0    |
|          |    src_4_val_read_read_fu_216   |    0    |    0    |    0    |
|          |    src_3_val_read_read_fu_222   |    0    |    0    |    0    |
|          |    src_2_val_read_read_fu_228   |    0    |    0    |    0    |
|          |    src_1_val_read_read_fu_234   |    0    |    0    |    0    |
|          |    src_0_val_read_read_fu_240   |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |     write_ln35_write_fu_246     |    0    |    0    |    0    |
|          |     write_ln35_write_fu_253     |    0    |    0    |    0    |
|          |     write_ln35_write_fu_260     |    0    |    0    |    0    |
|   write  |     write_ln35_write_fu_267     |    0    |    0    |    0    |
|          |     write_ln35_write_fu_274     |    0    |    0    |    0    |
|          |     write_ln35_write_fu_281     |    0    |    0    |    0    |
|          |     write_ln35_write_fu_288     |    0    |    0    |    0    |
|          |     write_ln35_write_fu_295     |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |    sh_prom_i_i_i_cast_fu_438    |    0    |    0    |    0    |
|   zext   |    sh_prom_i9_i_i_cast_fu_442   |    0    |    0    |    0    |
|          |         zext_ln21_fu_518        |    0    |    0    |    0    |
|          |         zext_ln30_fu_539        |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |    conv3_i12_i_i_cast_fu_446    |    0    |    0    |    0    |
|          |         sext_ln30_fu_551        |    0    |    0    |    0    |
|          |        sext_ln30_1_fu_569       |    0    |    0    |    0    |
|          |        sext_ln30_2_fu_580       |    0    |    0    |    0    |
|   sext   |        sext_ln30_3_fu_585       |    0    |    0    |    0    |
|          |        sext_ln30_4_fu_619       |    0    |    0    |    0    |
|          |        sext_ln30_5_fu_636       |    0    |    0    |    0    |
|          |        sext_ln30_6_fu_653       |    0    |    0    |    0    |
|          |         sext_ln34_fu_667        |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |        trunc_ln21_fu_530        |    0    |    0    |    0    |
|   trunc  |        trunc_ln34_fu_686        |    0    |    0    |    0    |
|          |       trunc_ln34_1_fu_690       |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   Total  |                                 |    16   |    0    |   1444  |
|----------|---------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|     cmp_i_i_2_reg_837     |    1   |
|     cmp_i_i_4_reg_827     |    1   |
|     cmp_i_i_5_reg_822     |    1   |
|     cmp_i_i_6_reg_817     |    1   |
|      cmp_i_i_reg_847      |    1   |
| conv3_i12_i_i_cast_reg_807|   33   |
|       icmp47_reg_832      |    1   |
|       icmp50_reg_812      |    1   |
|     icmp_ln21_reg_852     |    1   |
|        icmp_reg_842       |    1   |
|         j_reg_733         |    4   |
|     mul_ln30_2_reg_910    |   32   |
|     mul_ln30_3_reg_915    |   32   |
|     mul_ln30_6_reg_941    |   32   |
|     oMax_read_reg_740     |   32   |
|     oMin_read_reg_746     |   32   |
|p_ZL7idst7_8_0_addr_reg_860|    3   |
|p_ZL7idst7_8_1_addr_reg_865|    3   |
|p_ZL7idst7_8_2_addr_reg_870|    3   |
|p_ZL7idst7_8_3_addr_reg_875|    3   |
|p_ZL7idst7_8_4_addr_reg_880|    3   |
|p_ZL7idst7_8_5_addr_reg_885|    3   |
|p_ZL7idst7_8_5_load_reg_920|    8   |
|p_ZL7idst7_8_6_addr_reg_890|    3   |
|p_ZL7idst7_8_6_load_reg_925|    8   |
|p_ZL7idst7_8_7_addr_reg_895|    3   |
|p_ZL7idst7_8_7_load_reg_930|    8   |
|sh_prom_i9_i_i_cast_reg_802|   33   |
| sh_prom_i_i_i_cast_reg_797|   33   |
|   src_0_val_read_reg_792  |   32   |
|   src_1_val_read_reg_787  |   32   |
|   src_2_val_read_reg_782  |   32   |
|   src_3_val_read_reg_777  |   32   |
|   src_4_val_read_reg_772  |   32   |
|   src_5_val_read_reg_767  |   32   |
|   src_6_val_read_reg_762  |   32   |
|   src_7_val_read_reg_757  |   32   |
|       sum_13_reg_935      |   32   |
|       sum_3_reg_900       |   32   |
|       sum_4_reg_905       |   32   |
|       tmp_3_reg_752       |    1   |
|     trunc_ln21_reg_856    |    3   |
+---------------------------+--------+
|           Total           |   676  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_309 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
| grp_access_fu_322 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
| grp_access_fu_335 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
| grp_access_fu_348 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
| grp_access_fu_361 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
| grp_access_fu_374 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
| grp_access_fu_387 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
| grp_access_fu_400 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   48   ||  3.416  ||    0    ||    72   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   16   |    -   |    0   |  1444  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    0   |   72   |
|  Register |    -   |    -   |   676  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |    3   |   676  |  1516  |
+-----------+--------+--------+--------+--------+
