$comment
	File created using the following command:
		vcd file mips_single_cycle.msim.vcd -direction
$end
$date
	Thu Nov 09 21:01:05 2017
$end
$version
	ModelSim Version 10.4b
$end
$timescale
	1ps
$end

$scope module Mux2N_vlg_vec_tst $end
$var reg 5 ! input0 [4:0] $end
$var reg 5 " input1 [4:0] $end
$var reg 1 # sel $end
$var wire 1 $ muxOut [4] $end
$var wire 1 % muxOut [3] $end
$var wire 1 & muxOut [2] $end
$var wire 1 ' muxOut [1] $end
$var wire 1 ( muxOut [0] $end

$scope module i1 $end
$var wire 1 ) gnd $end
$var wire 1 * vcc $end
$var wire 1 + unknown $end
$var tri1 1 , devclrn $end
$var tri1 1 - devpor $end
$var tri1 1 . devoe $end
$var wire 1 / muxOut[0]~output_o $end
$var wire 1 0 muxOut[1]~output_o $end
$var wire 1 1 muxOut[2]~output_o $end
$var wire 1 2 muxOut[3]~output_o $end
$var wire 1 3 muxOut[4]~output_o $end
$var wire 1 4 input1[0]~input_o $end
$var wire 1 5 input0[0]~input_o $end
$var wire 1 6 sel~input_o $end
$var wire 1 7 muxOut~0_combout $end
$var wire 1 8 input1[1]~input_o $end
$var wire 1 9 input0[1]~input_o $end
$var wire 1 : muxOut~1_combout $end
$var wire 1 ; input1[2]~input_o $end
$var wire 1 < input0[2]~input_o $end
$var wire 1 = muxOut~2_combout $end
$var wire 1 > input1[3]~input_o $end
$var wire 1 ? input0[3]~input_o $end
$var wire 1 @ muxOut~3_combout $end
$var wire 1 A input1[4]~input_o $end
$var wire 1 B input0[4]~input_o $end
$var wire 1 C muxOut~4_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 !
b11 "
0#
1(
0'
0&
0%
0$
0)
1*
x+
1,
1-
1.
1/
00
01
02
03
14
15
06
17
18
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
$end
#240000
1#
16
1:
10
1'
#500000
b1001 !
b1000 !
b10011 "
b11011 "
b11111 "
1;
1>
1A
05
1?
1=
1@
1C
13
12
11
1&
1%
1$
#750000
0#
06
0C
0=
0:
07
0/
00
01
03
0$
0&
0'
0(
#1000000
