

================================================================
== Vitis HLS Report for 'covariance_Pipeline_VITIS_LOOP_60_6'
================================================================
* Date:           Sat Mar  9 22:41:20 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        proj_covariance
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7v585t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  14.600 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min   |    max    | min | max |   Type  |
    +---------+---------+----------+-----------+-----+-----+---------+
    |       34|      514|  0.680 us|  10.280 us|   34|  514|       no|
    +---------+---------+----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_60_6  |       32|      512|        33|         32|          1|  1 ~ 16|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 32, depth = 34


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 34
* Pipeline : 1
  Pipeline-0 : II = 32, D = 34, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.84>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%indvars_iv19 = alloca i32 1"   --->   Operation 36 'alloca' 'indvars_iv19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%indvars_iv17_cast_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %indvars_iv17_cast"   --->   Operation 37 'read' 'indvars_iv17_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%data_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %data"   --->   Operation 38 'read' 'data_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%cov_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %cov"   --->   Operation 39 'read' 'cov_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%p_cast113_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_cast113"   --->   Operation 40 'read' 'p_cast113_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%indvars_iv17_cast111_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %indvars_iv17_cast111"   --->   Operation 41 'read' 'indvars_iv17_cast111_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%p_cast113_cast = zext i8 %p_cast113_read"   --->   Operation 42 'zext' 'p_cast113_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%indvars_iv17_cast111_cast = zext i4 %indvars_iv17_cast111_read"   --->   Operation 43 'zext' 'indvars_iv17_cast111_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 256, void @empty_3, void @empty_4, void @empty_2, i32 16, i32 16, i32 16, i32 16, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.84ns)   --->   "%store_ln0 = store i64 %indvars_iv17_cast111_cast, i64 %indvars_iv19"   --->   Operation 45 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_63_7"   --->   Operation 46 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.59>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%indvars_iv19_load = load i64 %indvars_iv19"   --->   Operation 47 'load' 'indvars_iv19_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 48 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 49 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (1.40ns)   --->   "%exitcond243 = icmp_eq  i64 %indvars_iv19_load, i64 16"   --->   Operation 50 'icmp' 'exitcond243' <Predicate = true> <Delay = 1.40> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 16, i64 0"   --->   Operation 51 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond243, void %VITIS_LOOP_63_7.split, void %for.inc83.exitStub"   --->   Operation 52 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%empty_23 = trunc i64 %indvars_iv19_load"   --->   Operation 53 'trunc' 'empty_23' <Predicate = (!exitcond243)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (1.78ns)   --->   "%empty_24 = add i62 %empty_23, i62 %p_cast113_cast"   --->   Operation 54 'add' 'empty_24' <Predicate = (!exitcond243)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %empty_24, i2 0"   --->   Operation 55 'bitconcatenate' 'tmp_s' <Predicate = (!exitcond243)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (1.81ns)   --->   "%empty_25 = add i64 %tmp_s, i64 %cov_read"   --->   Operation 56 'add' 'empty_25' <Predicate = (!exitcond243)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%p_cast = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_25, i32 2, i32 63"   --->   Operation 57 'partselect' 'p_cast' <Predicate = (!exitcond243)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%p_cast57_cast = sext i62 %p_cast"   --->   Operation 58 'sext' 'p_cast57_cast' <Predicate = (!exitcond243)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %p_cast57_cast"   --->   Operation 59 'getelementptr' 'gmem_addr' <Predicate = (!exitcond243)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%empty_75 = trunc i64 %indvars_iv19_load"   --->   Operation 60 'trunc' 'empty_75' <Predicate = (!exitcond243)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_48 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i4.i2, i58 %empty_75, i4 %indvars_iv17_cast_read, i2 0"   --->   Operation 61 'bitconcatenate' 'tmp_48' <Predicate = (!exitcond243)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (1.81ns)   --->   "%empty_76 = add i64 %tmp_48, i64 %cov_read"   --->   Operation 62 'add' 'empty_76' <Predicate = (!exitcond243)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%p_cast18 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_76, i32 2, i32 63"   --->   Operation 63 'partselect' 'p_cast18' <Predicate = (!exitcond243)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%p_cast92_cast = sext i62 %p_cast18"   --->   Operation 64 'sext' 'p_cast92_cast' <Predicate = (!exitcond243)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%gmem_addr_5 = getelementptr i32 %gmem, i64 %p_cast92_cast"   --->   Operation 65 'getelementptr' 'gmem_addr_5' <Predicate = (!exitcond243)> <Delay = 0.00>
ST_2 : Operation 416 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 416 'ret' 'ret_ln0' <Predicate = (exitcond243)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 14.6>
ST_3 : Operation 66 [7/7] (14.6ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1"   --->   Operation 66 'readreq' 'gmem_load_4_req' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node empty_27)   --->   "%empty_26 = shl i64 %indvars_iv19_load, i64 2"   --->   Operation 67 'shl' 'empty_26' <Predicate = (!exitcond243)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (1.81ns) (out node of the LUT)   --->   "%empty_27 = add i64 %empty_26, i64 %data_read"   --->   Operation 68 'add' 'empty_27' <Predicate = (!exitcond243)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%p_cast1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_27, i32 2, i32 63"   --->   Operation 69 'partselect' 'p_cast1' <Predicate = (!exitcond243)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%p_cast58_cast = sext i62 %p_cast1"   --->   Operation 70 'sext' 'p_cast58_cast' <Predicate = (!exitcond243)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %p_cast58_cast"   --->   Operation 71 'getelementptr' 'gmem_addr_1' <Predicate = (!exitcond243)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 14.6>
ST_4 : Operation 72 [6/7] (14.6ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1"   --->   Operation 72 'readreq' 'gmem_load_4_req' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 73 [7/7] (14.6ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1"   --->   Operation 73 'readreq' 'gmem_load_20_req' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 74 [1/1] (1.78ns)   --->   "%empty_30 = add i62 %empty_23, i62 16"   --->   Operation 74 'add' 'empty_30' <Predicate = (!exitcond243)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %empty_30, i2 0"   --->   Operation 75 'bitconcatenate' 'tmp_3' <Predicate = (!exitcond243)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (1.81ns)   --->   "%empty_31 = add i64 %tmp_3, i64 %data_read"   --->   Operation 76 'add' 'empty_31' <Predicate = (!exitcond243)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%p_cast2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_31, i32 2, i32 63"   --->   Operation 77 'partselect' 'p_cast2' <Predicate = (!exitcond243)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%p_cast60_cast = sext i62 %p_cast2"   --->   Operation 78 'sext' 'p_cast60_cast' <Predicate = (!exitcond243)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i32 %gmem, i64 %p_cast60_cast"   --->   Operation 79 'getelementptr' 'gmem_addr_2' <Predicate = (!exitcond243)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 14.6>
ST_5 : Operation 80 [5/7] (14.6ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1"   --->   Operation 80 'readreq' 'gmem_load_4_req' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 81 [6/7] (14.6ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1"   --->   Operation 81 'readreq' 'gmem_load_20_req' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 82 [7/7] (14.6ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1"   --->   Operation 82 'readreq' 'gmem_load_21_req' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 83 [1/1] (1.78ns)   --->   "%empty_33 = add i62 %empty_23, i62 32"   --->   Operation 83 'add' 'empty_33' <Predicate = (!exitcond243)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %empty_33, i2 0"   --->   Operation 84 'bitconcatenate' 'tmp_6' <Predicate = (!exitcond243)> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (1.81ns)   --->   "%empty_34 = add i64 %tmp_6, i64 %data_read"   --->   Operation 85 'add' 'empty_34' <Predicate = (!exitcond243)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%p_cast3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_34, i32 2, i32 63"   --->   Operation 86 'partselect' 'p_cast3' <Predicate = (!exitcond243)> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%p_cast62_cast = sext i62 %p_cast3"   --->   Operation 87 'sext' 'p_cast62_cast' <Predicate = (!exitcond243)> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%gmem_addr_3 = getelementptr i32 %gmem, i64 %p_cast62_cast"   --->   Operation 88 'getelementptr' 'gmem_addr_3' <Predicate = (!exitcond243)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 14.6>
ST_6 : Operation 89 [4/7] (14.6ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1"   --->   Operation 89 'readreq' 'gmem_load_4_req' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 90 [5/7] (14.6ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1"   --->   Operation 90 'readreq' 'gmem_load_20_req' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 91 [6/7] (14.6ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1"   --->   Operation 91 'readreq' 'gmem_load_21_req' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 92 [7/7] (14.6ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1"   --->   Operation 92 'readreq' 'gmem_load_22_req' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 93 [1/1] (1.78ns)   --->   "%empty_36 = add i62 %empty_23, i62 48"   --->   Operation 93 'add' 'empty_36' <Predicate = (!exitcond243)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %empty_36, i2 0"   --->   Operation 94 'bitconcatenate' 'tmp_9' <Predicate = (!exitcond243)> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (1.81ns)   --->   "%empty_37 = add i64 %tmp_9, i64 %data_read"   --->   Operation 95 'add' 'empty_37' <Predicate = (!exitcond243)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%p_cast4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_37, i32 2, i32 63"   --->   Operation 96 'partselect' 'p_cast4' <Predicate = (!exitcond243)> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%p_cast64_cast = sext i62 %p_cast4"   --->   Operation 97 'sext' 'p_cast64_cast' <Predicate = (!exitcond243)> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%gmem_addr_4 = getelementptr i32 %gmem, i64 %p_cast64_cast"   --->   Operation 98 'getelementptr' 'gmem_addr_4' <Predicate = (!exitcond243)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 14.6>
ST_7 : Operation 99 [3/7] (14.6ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1"   --->   Operation 99 'readreq' 'gmem_load_4_req' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 100 [4/7] (14.6ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1"   --->   Operation 100 'readreq' 'gmem_load_20_req' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 101 [5/7] (14.6ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1"   --->   Operation 101 'readreq' 'gmem_load_21_req' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 102 [6/7] (14.6ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1"   --->   Operation 102 'readreq' 'gmem_load_22_req' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 103 [7/7] (14.6ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1"   --->   Operation 103 'readreq' 'gmem_load_23_req' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 104 [1/1] (1.78ns)   --->   "%empty_39 = add i62 %empty_23, i62 64"   --->   Operation 104 'add' 'empty_39' <Predicate = (!exitcond243)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_12 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %empty_39, i2 0"   --->   Operation 105 'bitconcatenate' 'tmp_12' <Predicate = (!exitcond243)> <Delay = 0.00>
ST_7 : Operation 106 [1/1] (1.81ns)   --->   "%empty_40 = add i64 %tmp_12, i64 %data_read"   --->   Operation 106 'add' 'empty_40' <Predicate = (!exitcond243)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%p_cast5 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_40, i32 2, i32 63"   --->   Operation 107 'partselect' 'p_cast5' <Predicate = (!exitcond243)> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%p_cast66_cast = sext i62 %p_cast5"   --->   Operation 108 'sext' 'p_cast66_cast' <Predicate = (!exitcond243)> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%gmem_addr_6 = getelementptr i32 %gmem, i64 %p_cast66_cast"   --->   Operation 109 'getelementptr' 'gmem_addr_6' <Predicate = (!exitcond243)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 14.6>
ST_8 : Operation 110 [2/7] (14.6ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1"   --->   Operation 110 'readreq' 'gmem_load_4_req' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 111 [3/7] (14.6ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1"   --->   Operation 111 'readreq' 'gmem_load_20_req' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 112 [4/7] (14.6ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1"   --->   Operation 112 'readreq' 'gmem_load_21_req' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 113 [5/7] (14.6ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1"   --->   Operation 113 'readreq' 'gmem_load_22_req' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 114 [6/7] (14.6ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1"   --->   Operation 114 'readreq' 'gmem_load_23_req' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 115 [7/7] (14.6ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1"   --->   Operation 115 'readreq' 'gmem_load_24_req' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 116 [1/1] (1.78ns)   --->   "%empty_42 = add i62 %empty_23, i62 80"   --->   Operation 116 'add' 'empty_42' <Predicate = (!exitcond243)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_15 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %empty_42, i2 0"   --->   Operation 117 'bitconcatenate' 'tmp_15' <Predicate = (!exitcond243)> <Delay = 0.00>
ST_8 : Operation 118 [1/1] (1.81ns)   --->   "%empty_43 = add i64 %tmp_15, i64 %data_read"   --->   Operation 118 'add' 'empty_43' <Predicate = (!exitcond243)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "%p_cast6 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_43, i32 2, i32 63"   --->   Operation 119 'partselect' 'p_cast6' <Predicate = (!exitcond243)> <Delay = 0.00>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "%p_cast68_cast = sext i62 %p_cast6"   --->   Operation 120 'sext' 'p_cast68_cast' <Predicate = (!exitcond243)> <Delay = 0.00>
ST_8 : Operation 121 [1/1] (0.00ns)   --->   "%gmem_addr_7 = getelementptr i32 %gmem, i64 %p_cast68_cast"   --->   Operation 121 'getelementptr' 'gmem_addr_7' <Predicate = (!exitcond243)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 14.6>
ST_9 : Operation 122 [1/7] (14.6ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1"   --->   Operation 122 'readreq' 'gmem_load_4_req' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 123 [2/7] (14.6ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1"   --->   Operation 123 'readreq' 'gmem_load_20_req' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 124 [3/7] (14.6ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1"   --->   Operation 124 'readreq' 'gmem_load_21_req' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 125 [4/7] (14.6ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1"   --->   Operation 125 'readreq' 'gmem_load_22_req' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 126 [5/7] (14.6ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1"   --->   Operation 126 'readreq' 'gmem_load_23_req' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 127 [6/7] (14.6ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1"   --->   Operation 127 'readreq' 'gmem_load_24_req' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 128 [7/7] (14.6ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1"   --->   Operation 128 'readreq' 'gmem_load_25_req' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 129 [1/1] (1.78ns)   --->   "%empty_45 = add i62 %empty_23, i62 96"   --->   Operation 129 'add' 'empty_45' <Predicate = (!exitcond243)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_18 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %empty_45, i2 0"   --->   Operation 130 'bitconcatenate' 'tmp_18' <Predicate = (!exitcond243)> <Delay = 0.00>
ST_9 : Operation 131 [1/1] (1.81ns)   --->   "%empty_46 = add i64 %tmp_18, i64 %data_read"   --->   Operation 131 'add' 'empty_46' <Predicate = (!exitcond243)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 132 [1/1] (0.00ns)   --->   "%p_cast7 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_46, i32 2, i32 63"   --->   Operation 132 'partselect' 'p_cast7' <Predicate = (!exitcond243)> <Delay = 0.00>
ST_9 : Operation 133 [1/1] (0.00ns)   --->   "%p_cast70_cast = sext i62 %p_cast7"   --->   Operation 133 'sext' 'p_cast70_cast' <Predicate = (!exitcond243)> <Delay = 0.00>
ST_9 : Operation 134 [1/1] (0.00ns)   --->   "%gmem_addr_8 = getelementptr i32 %gmem, i64 %p_cast70_cast"   --->   Operation 134 'getelementptr' 'gmem_addr_8' <Predicate = (!exitcond243)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 14.6>
ST_10 : Operation 135 [1/1] (14.6ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr"   --->   Operation 135 'read' 'gmem_addr_read' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 136 [1/7] (14.6ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1"   --->   Operation 136 'readreq' 'gmem_load_20_req' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 137 [2/7] (14.6ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1"   --->   Operation 137 'readreq' 'gmem_load_21_req' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 138 [3/7] (14.6ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1"   --->   Operation 138 'readreq' 'gmem_load_22_req' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 139 [4/7] (14.6ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1"   --->   Operation 139 'readreq' 'gmem_load_23_req' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 140 [5/7] (14.6ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1"   --->   Operation 140 'readreq' 'gmem_load_24_req' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 141 [6/7] (14.6ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1"   --->   Operation 141 'readreq' 'gmem_load_25_req' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 142 [7/7] (14.6ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1"   --->   Operation 142 'readreq' 'gmem_load_26_req' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 143 [1/1] (1.78ns)   --->   "%empty_48 = add i62 %empty_23, i62 112"   --->   Operation 143 'add' 'empty_48' <Predicate = (!exitcond243)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_21 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %empty_48, i2 0"   --->   Operation 144 'bitconcatenate' 'tmp_21' <Predicate = (!exitcond243)> <Delay = 0.00>
ST_10 : Operation 145 [1/1] (1.81ns)   --->   "%empty_49 = add i64 %tmp_21, i64 %data_read"   --->   Operation 145 'add' 'empty_49' <Predicate = (!exitcond243)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 146 [1/1] (0.00ns)   --->   "%p_cast8 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_49, i32 2, i32 63"   --->   Operation 146 'partselect' 'p_cast8' <Predicate = (!exitcond243)> <Delay = 0.00>
ST_10 : Operation 147 [1/1] (0.00ns)   --->   "%p_cast72_cast = sext i62 %p_cast8"   --->   Operation 147 'sext' 'p_cast72_cast' <Predicate = (!exitcond243)> <Delay = 0.00>
ST_10 : Operation 148 [1/1] (0.00ns)   --->   "%gmem_addr_9 = getelementptr i32 %gmem, i64 %p_cast72_cast"   --->   Operation 148 'getelementptr' 'gmem_addr_9' <Predicate = (!exitcond243)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 14.6>
ST_11 : Operation 149 [1/1] (14.6ns)   --->   "%gmem_addr_1_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_1"   --->   Operation 149 'read' 'gmem_addr_1_read' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 150 [1/7] (14.6ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1"   --->   Operation 150 'readreq' 'gmem_load_21_req' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 151 [2/7] (14.6ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1"   --->   Operation 151 'readreq' 'gmem_load_22_req' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 152 [3/7] (14.6ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1"   --->   Operation 152 'readreq' 'gmem_load_23_req' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 153 [4/7] (14.6ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1"   --->   Operation 153 'readreq' 'gmem_load_24_req' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 154 [5/7] (14.6ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1"   --->   Operation 154 'readreq' 'gmem_load_25_req' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 155 [6/7] (14.6ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1"   --->   Operation 155 'readreq' 'gmem_load_26_req' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 156 [7/7] (14.6ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1"   --->   Operation 156 'readreq' 'gmem_load_27_req' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 157 [1/1] (1.78ns)   --->   "%empty_51 = add i62 %empty_23, i62 128"   --->   Operation 157 'add' 'empty_51' <Predicate = (!exitcond243)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_24 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %empty_51, i2 0"   --->   Operation 158 'bitconcatenate' 'tmp_24' <Predicate = (!exitcond243)> <Delay = 0.00>
ST_11 : Operation 159 [1/1] (1.81ns)   --->   "%empty_52 = add i64 %tmp_24, i64 %data_read"   --->   Operation 159 'add' 'empty_52' <Predicate = (!exitcond243)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 160 [1/1] (0.00ns)   --->   "%p_cast9 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_52, i32 2, i32 63"   --->   Operation 160 'partselect' 'p_cast9' <Predicate = (!exitcond243)> <Delay = 0.00>
ST_11 : Operation 161 [1/1] (0.00ns)   --->   "%p_cast74_cast = sext i62 %p_cast9"   --->   Operation 161 'sext' 'p_cast74_cast' <Predicate = (!exitcond243)> <Delay = 0.00>
ST_11 : Operation 162 [1/1] (0.00ns)   --->   "%gmem_addr_10 = getelementptr i32 %gmem, i64 %p_cast74_cast"   --->   Operation 162 'getelementptr' 'gmem_addr_10' <Predicate = (!exitcond243)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 14.6>
ST_12 : Operation 163 [1/1] (0.00ns)   --->   "%gmem_load_20_cast = sext i32 %gmem_addr_1_read"   --->   Operation 163 'sext' 'gmem_load_20_cast' <Predicate = (!exitcond243)> <Delay = 0.00>
ST_12 : Operation 164 [1/1] (5.48ns)   --->   "%empty_28 = mul i61 %gmem_load_20_cast, i61 %gmem_load_20_cast"   --->   Operation 164 'mul' 'empty_28' <Predicate = (!exitcond243)> <Delay = 5.48> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node add63_u7_25fixp_0)   --->   "%mul58_u7_25fixp = partselect i32 @_ssdm_op_PartSelect.i32.i61.i32.i32, i61 %empty_28, i32 29, i32 60"   --->   Operation 165 'partselect' 'mul58_u7_25fixp' <Predicate = (!exitcond243)> <Delay = 0.00>
ST_12 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node add63_u7_25fixp_0)   --->   "%empty_29 = shl i32 %gmem_addr_read, i32 16"   --->   Operation 166 'shl' 'empty_29' <Predicate = (!exitcond243)> <Delay = 0.00>
ST_12 : Operation 167 [1/1] (1.51ns) (out node of the LUT)   --->   "%add63_u7_25fixp_0 = add i32 %mul58_u7_25fixp, i32 %empty_29"   --->   Operation 167 'add' 'add63_u7_25fixp_0' <Predicate = (!exitcond243)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add63_u7_25fixp_0, i32 16, i32 31"   --->   Operation 168 'partselect' 'tmp_1' <Predicate = (!exitcond243)> <Delay = 0.00>
ST_12 : Operation 169 [1/1] (14.6ns)   --->   "%gmem_addr_2_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_2"   --->   Operation 169 'read' 'gmem_addr_2_read' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 170 [1/7] (14.6ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1"   --->   Operation 170 'readreq' 'gmem_load_22_req' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 171 [2/7] (14.6ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1"   --->   Operation 171 'readreq' 'gmem_load_23_req' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 172 [3/7] (14.6ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1"   --->   Operation 172 'readreq' 'gmem_load_24_req' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 173 [4/7] (14.6ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1"   --->   Operation 173 'readreq' 'gmem_load_25_req' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 174 [5/7] (14.6ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1"   --->   Operation 174 'readreq' 'gmem_load_26_req' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 175 [6/7] (14.6ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1"   --->   Operation 175 'readreq' 'gmem_load_27_req' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 176 [7/7] (14.6ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1"   --->   Operation 176 'readreq' 'gmem_load_28_req' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 177 [1/1] (1.78ns)   --->   "%empty_54 = add i62 %empty_23, i62 144"   --->   Operation 177 'add' 'empty_54' <Predicate = (!exitcond243)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_27 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %empty_54, i2 0"   --->   Operation 178 'bitconcatenate' 'tmp_27' <Predicate = (!exitcond243)> <Delay = 0.00>
ST_12 : Operation 179 [1/1] (1.81ns)   --->   "%empty_55 = add i64 %tmp_27, i64 %data_read"   --->   Operation 179 'add' 'empty_55' <Predicate = (!exitcond243)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 180 [1/1] (0.00ns)   --->   "%p_cast10 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_55, i32 2, i32 63"   --->   Operation 180 'partselect' 'p_cast10' <Predicate = (!exitcond243)> <Delay = 0.00>
ST_12 : Operation 181 [1/1] (0.00ns)   --->   "%p_cast76_cast = sext i62 %p_cast10"   --->   Operation 181 'sext' 'p_cast76_cast' <Predicate = (!exitcond243)> <Delay = 0.00>
ST_12 : Operation 182 [1/1] (0.00ns)   --->   "%gmem_addr_11 = getelementptr i32 %gmem, i64 %p_cast76_cast"   --->   Operation 182 'getelementptr' 'gmem_addr_11' <Predicate = (!exitcond243)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 14.6>
ST_13 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %tmp_1, i16 0"   --->   Operation 183 'bitconcatenate' 'tmp_2' <Predicate = (!exitcond243)> <Delay = 0.00>
ST_13 : Operation 184 [1/1] (0.00ns)   --->   "%gmem_load_21_cast = sext i32 %gmem_addr_2_read"   --->   Operation 184 'sext' 'gmem_load_21_cast' <Predicate = (!exitcond243)> <Delay = 0.00>
ST_13 : Operation 185 [1/1] (5.48ns)   --->   "%empty_32 = mul i61 %gmem_load_21_cast, i61 %gmem_load_21_cast"   --->   Operation 185 'mul' 'empty_32' <Predicate = (!exitcond243)> <Delay = 5.48> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 186 [1/1] (0.00ns)   --->   "%mul58_u7_25fixp_1 = partselect i32 @_ssdm_op_PartSelect.i32.i61.i32.i32, i61 %empty_32, i32 29, i32 60"   --->   Operation 186 'partselect' 'mul58_u7_25fixp_1' <Predicate = (!exitcond243)> <Delay = 0.00>
ST_13 : Operation 187 [1/1] (1.51ns)   --->   "%add63_u7_25fixp_1 = add i32 %mul58_u7_25fixp_1, i32 %tmp_2"   --->   Operation 187 'add' 'add63_u7_25fixp_1' <Predicate = (!exitcond243)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 188 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add63_u7_25fixp_1, i32 16, i32 31"   --->   Operation 188 'partselect' 'tmp_4' <Predicate = (!exitcond243)> <Delay = 0.00>
ST_13 : Operation 189 [1/1] (14.6ns)   --->   "%gmem_addr_3_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_3"   --->   Operation 189 'read' 'gmem_addr_3_read' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 190 [1/7] (14.6ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1"   --->   Operation 190 'readreq' 'gmem_load_23_req' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 191 [2/7] (14.6ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1"   --->   Operation 191 'readreq' 'gmem_load_24_req' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 192 [3/7] (14.6ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1"   --->   Operation 192 'readreq' 'gmem_load_25_req' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 193 [4/7] (14.6ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1"   --->   Operation 193 'readreq' 'gmem_load_26_req' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 194 [5/7] (14.6ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1"   --->   Operation 194 'readreq' 'gmem_load_27_req' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 195 [6/7] (14.6ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1"   --->   Operation 195 'readreq' 'gmem_load_28_req' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 196 [7/7] (14.6ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1"   --->   Operation 196 'readreq' 'gmem_load_29_req' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 197 [1/1] (1.78ns)   --->   "%empty_57 = add i62 %empty_23, i62 160"   --->   Operation 197 'add' 'empty_57' <Predicate = (!exitcond243)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_30 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %empty_57, i2 0"   --->   Operation 198 'bitconcatenate' 'tmp_30' <Predicate = (!exitcond243)> <Delay = 0.00>
ST_13 : Operation 199 [1/1] (1.81ns)   --->   "%empty_58 = add i64 %tmp_30, i64 %data_read"   --->   Operation 199 'add' 'empty_58' <Predicate = (!exitcond243)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 200 [1/1] (0.00ns)   --->   "%p_cast11 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_58, i32 2, i32 63"   --->   Operation 200 'partselect' 'p_cast11' <Predicate = (!exitcond243)> <Delay = 0.00>
ST_13 : Operation 201 [1/1] (0.00ns)   --->   "%p_cast78_cast = sext i62 %p_cast11"   --->   Operation 201 'sext' 'p_cast78_cast' <Predicate = (!exitcond243)> <Delay = 0.00>
ST_13 : Operation 202 [1/1] (0.00ns)   --->   "%gmem_addr_12 = getelementptr i32 %gmem, i64 %p_cast78_cast"   --->   Operation 202 'getelementptr' 'gmem_addr_12' <Predicate = (!exitcond243)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 14.6>
ST_14 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %tmp_4, i16 0"   --->   Operation 203 'bitconcatenate' 'tmp_5' <Predicate = (!exitcond243)> <Delay = 0.00>
ST_14 : Operation 204 [1/1] (0.00ns)   --->   "%gmem_load_22_cast = sext i32 %gmem_addr_3_read"   --->   Operation 204 'sext' 'gmem_load_22_cast' <Predicate = (!exitcond243)> <Delay = 0.00>
ST_14 : Operation 205 [1/1] (5.48ns)   --->   "%empty_35 = mul i61 %gmem_load_22_cast, i61 %gmem_load_22_cast"   --->   Operation 205 'mul' 'empty_35' <Predicate = (!exitcond243)> <Delay = 5.48> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 206 [1/1] (0.00ns)   --->   "%mul58_u7_25fixp_2 = partselect i32 @_ssdm_op_PartSelect.i32.i61.i32.i32, i61 %empty_35, i32 29, i32 60"   --->   Operation 206 'partselect' 'mul58_u7_25fixp_2' <Predicate = (!exitcond243)> <Delay = 0.00>
ST_14 : Operation 207 [1/1] (1.51ns)   --->   "%add63_u7_25fixp_2 = add i32 %mul58_u7_25fixp_2, i32 %tmp_5"   --->   Operation 207 'add' 'add63_u7_25fixp_2' <Predicate = (!exitcond243)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 208 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add63_u7_25fixp_2, i32 16, i32 31"   --->   Operation 208 'partselect' 'tmp_7' <Predicate = (!exitcond243)> <Delay = 0.00>
ST_14 : Operation 209 [1/1] (14.6ns)   --->   "%gmem_addr_4_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_4"   --->   Operation 209 'read' 'gmem_addr_4_read' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 210 [1/7] (14.6ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1"   --->   Operation 210 'readreq' 'gmem_load_24_req' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 211 [2/7] (14.6ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1"   --->   Operation 211 'readreq' 'gmem_load_25_req' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 212 [3/7] (14.6ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1"   --->   Operation 212 'readreq' 'gmem_load_26_req' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 213 [4/7] (14.6ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1"   --->   Operation 213 'readreq' 'gmem_load_27_req' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 214 [5/7] (14.6ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1"   --->   Operation 214 'readreq' 'gmem_load_28_req' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 215 [6/7] (14.6ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1"   --->   Operation 215 'readreq' 'gmem_load_29_req' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 216 [7/7] (14.6ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1"   --->   Operation 216 'readreq' 'gmem_load_30_req' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 217 [1/1] (1.78ns)   --->   "%empty_60 = add i62 %empty_23, i62 176"   --->   Operation 217 'add' 'empty_60' <Predicate = (!exitcond243)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 218 [1/1] (0.00ns)   --->   "%tmp_33 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %empty_60, i2 0"   --->   Operation 218 'bitconcatenate' 'tmp_33' <Predicate = (!exitcond243)> <Delay = 0.00>
ST_14 : Operation 219 [1/1] (1.81ns)   --->   "%empty_61 = add i64 %tmp_33, i64 %data_read"   --->   Operation 219 'add' 'empty_61' <Predicate = (!exitcond243)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 220 [1/1] (0.00ns)   --->   "%p_cast12 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_61, i32 2, i32 63"   --->   Operation 220 'partselect' 'p_cast12' <Predicate = (!exitcond243)> <Delay = 0.00>
ST_14 : Operation 221 [1/1] (0.00ns)   --->   "%p_cast80_cast = sext i62 %p_cast12"   --->   Operation 221 'sext' 'p_cast80_cast' <Predicate = (!exitcond243)> <Delay = 0.00>
ST_14 : Operation 222 [1/1] (0.00ns)   --->   "%gmem_addr_13 = getelementptr i32 %gmem, i64 %p_cast80_cast"   --->   Operation 222 'getelementptr' 'gmem_addr_13' <Predicate = (!exitcond243)> <Delay = 0.00>

State 15 <SV = 14> <Delay = 14.6>
ST_15 : Operation 223 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %tmp_7, i16 0"   --->   Operation 223 'bitconcatenate' 'tmp_8' <Predicate = (!exitcond243)> <Delay = 0.00>
ST_15 : Operation 224 [1/1] (0.00ns)   --->   "%gmem_load_23_cast = sext i32 %gmem_addr_4_read"   --->   Operation 224 'sext' 'gmem_load_23_cast' <Predicate = (!exitcond243)> <Delay = 0.00>
ST_15 : Operation 225 [1/1] (5.48ns)   --->   "%empty_38 = mul i61 %gmem_load_23_cast, i61 %gmem_load_23_cast"   --->   Operation 225 'mul' 'empty_38' <Predicate = (!exitcond243)> <Delay = 5.48> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 226 [1/1] (0.00ns)   --->   "%mul58_u7_25fixp_3 = partselect i32 @_ssdm_op_PartSelect.i32.i61.i32.i32, i61 %empty_38, i32 29, i32 60"   --->   Operation 226 'partselect' 'mul58_u7_25fixp_3' <Predicate = (!exitcond243)> <Delay = 0.00>
ST_15 : Operation 227 [1/1] (1.51ns)   --->   "%add63_u7_25fixp_3 = add i32 %mul58_u7_25fixp_3, i32 %tmp_8"   --->   Operation 227 'add' 'add63_u7_25fixp_3' <Predicate = (!exitcond243)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 228 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add63_u7_25fixp_3, i32 16, i32 31"   --->   Operation 228 'partselect' 'tmp_10' <Predicate = (!exitcond243)> <Delay = 0.00>
ST_15 : Operation 229 [1/1] (14.6ns)   --->   "%gmem_addr_6_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_6"   --->   Operation 229 'read' 'gmem_addr_6_read' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 230 [1/7] (14.6ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1"   --->   Operation 230 'readreq' 'gmem_load_25_req' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 231 [2/7] (14.6ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1"   --->   Operation 231 'readreq' 'gmem_load_26_req' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 232 [3/7] (14.6ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1"   --->   Operation 232 'readreq' 'gmem_load_27_req' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 233 [4/7] (14.6ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1"   --->   Operation 233 'readreq' 'gmem_load_28_req' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 234 [5/7] (14.6ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1"   --->   Operation 234 'readreq' 'gmem_load_29_req' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 235 [6/7] (14.6ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1"   --->   Operation 235 'readreq' 'gmem_load_30_req' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 236 [7/7] (14.6ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1"   --->   Operation 236 'readreq' 'gmem_load_31_req' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 237 [1/1] (1.78ns)   --->   "%empty_63 = add i62 %empty_23, i62 192"   --->   Operation 237 'add' 'empty_63' <Predicate = (!exitcond243)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 238 [1/1] (0.00ns)   --->   "%tmp_36 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %empty_63, i2 0"   --->   Operation 238 'bitconcatenate' 'tmp_36' <Predicate = (!exitcond243)> <Delay = 0.00>
ST_15 : Operation 239 [1/1] (1.81ns)   --->   "%empty_64 = add i64 %tmp_36, i64 %data_read"   --->   Operation 239 'add' 'empty_64' <Predicate = (!exitcond243)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 240 [1/1] (0.00ns)   --->   "%p_cast13 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_64, i32 2, i32 63"   --->   Operation 240 'partselect' 'p_cast13' <Predicate = (!exitcond243)> <Delay = 0.00>
ST_15 : Operation 241 [1/1] (0.00ns)   --->   "%p_cast82_cast = sext i62 %p_cast13"   --->   Operation 241 'sext' 'p_cast82_cast' <Predicate = (!exitcond243)> <Delay = 0.00>
ST_15 : Operation 242 [1/1] (0.00ns)   --->   "%gmem_addr_14 = getelementptr i32 %gmem, i64 %p_cast82_cast"   --->   Operation 242 'getelementptr' 'gmem_addr_14' <Predicate = (!exitcond243)> <Delay = 0.00>
ST_15 : Operation 243 [1/1] (1.78ns)   --->   "%empty_66 = add i62 %empty_23, i62 208"   --->   Operation 243 'add' 'empty_66' <Predicate = (!exitcond243)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 244 [1/1] (0.00ns)   --->   "%tmp_39 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %empty_66, i2 0"   --->   Operation 244 'bitconcatenate' 'tmp_39' <Predicate = (!exitcond243)> <Delay = 0.00>
ST_15 : Operation 245 [1/1] (1.81ns)   --->   "%empty_67 = add i64 %tmp_39, i64 %data_read"   --->   Operation 245 'add' 'empty_67' <Predicate = (!exitcond243)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 246 [1/1] (0.00ns)   --->   "%p_cast14 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_67, i32 2, i32 63"   --->   Operation 246 'partselect' 'p_cast14' <Predicate = (!exitcond243)> <Delay = 0.00>
ST_15 : Operation 247 [1/1] (0.00ns)   --->   "%p_cast84_cast = sext i62 %p_cast14"   --->   Operation 247 'sext' 'p_cast84_cast' <Predicate = (!exitcond243)> <Delay = 0.00>
ST_15 : Operation 248 [1/1] (0.00ns)   --->   "%gmem_addr_15 = getelementptr i32 %gmem, i64 %p_cast84_cast"   --->   Operation 248 'getelementptr' 'gmem_addr_15' <Predicate = (!exitcond243)> <Delay = 0.00>
ST_15 : Operation 249 [1/1] (1.78ns)   --->   "%empty_69 = add i62 %empty_23, i62 224"   --->   Operation 249 'add' 'empty_69' <Predicate = (!exitcond243)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 250 [1/1] (0.00ns)   --->   "%tmp_42 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %empty_69, i2 0"   --->   Operation 250 'bitconcatenate' 'tmp_42' <Predicate = (!exitcond243)> <Delay = 0.00>
ST_15 : Operation 251 [1/1] (1.81ns)   --->   "%empty_70 = add i64 %tmp_42, i64 %data_read"   --->   Operation 251 'add' 'empty_70' <Predicate = (!exitcond243)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 252 [1/1] (0.00ns)   --->   "%p_cast15 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_70, i32 2, i32 63"   --->   Operation 252 'partselect' 'p_cast15' <Predicate = (!exitcond243)> <Delay = 0.00>
ST_15 : Operation 253 [1/1] (0.00ns)   --->   "%p_cast86_cast = sext i62 %p_cast15"   --->   Operation 253 'sext' 'p_cast86_cast' <Predicate = (!exitcond243)> <Delay = 0.00>
ST_15 : Operation 254 [1/1] (0.00ns)   --->   "%gmem_addr_16 = getelementptr i32 %gmem, i64 %p_cast86_cast"   --->   Operation 254 'getelementptr' 'gmem_addr_16' <Predicate = (!exitcond243)> <Delay = 0.00>
ST_15 : Operation 255 [1/1] (1.78ns)   --->   "%empty_72 = add i62 %empty_23, i62 240"   --->   Operation 255 'add' 'empty_72' <Predicate = (!exitcond243)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 256 [1/1] (0.00ns)   --->   "%tmp_45 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %empty_72, i2 0"   --->   Operation 256 'bitconcatenate' 'tmp_45' <Predicate = (!exitcond243)> <Delay = 0.00>
ST_15 : Operation 257 [1/1] (1.81ns)   --->   "%empty_73 = add i64 %tmp_45, i64 %data_read"   --->   Operation 257 'add' 'empty_73' <Predicate = (!exitcond243)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 258 [1/1] (0.00ns)   --->   "%p_cast16 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_73, i32 2, i32 63"   --->   Operation 258 'partselect' 'p_cast16' <Predicate = (!exitcond243)> <Delay = 0.00>
ST_15 : Operation 259 [1/1] (0.00ns)   --->   "%p_cast88_cast = sext i62 %p_cast16"   --->   Operation 259 'sext' 'p_cast88_cast' <Predicate = (!exitcond243)> <Delay = 0.00>
ST_15 : Operation 260 [1/1] (0.00ns)   --->   "%gmem_addr_17 = getelementptr i32 %gmem, i64 %p_cast88_cast"   --->   Operation 260 'getelementptr' 'gmem_addr_17' <Predicate = (!exitcond243)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 14.6>
ST_16 : Operation 261 [1/1] (0.00ns)   --->   "%tmp_11 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %tmp_10, i16 0"   --->   Operation 261 'bitconcatenate' 'tmp_11' <Predicate = (!exitcond243)> <Delay = 0.00>
ST_16 : Operation 262 [1/1] (0.00ns)   --->   "%gmem_load_24_cast = sext i32 %gmem_addr_6_read"   --->   Operation 262 'sext' 'gmem_load_24_cast' <Predicate = (!exitcond243)> <Delay = 0.00>
ST_16 : Operation 263 [1/1] (5.48ns)   --->   "%empty_41 = mul i61 %gmem_load_24_cast, i61 %gmem_load_24_cast"   --->   Operation 263 'mul' 'empty_41' <Predicate = (!exitcond243)> <Delay = 5.48> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 264 [1/1] (0.00ns)   --->   "%mul58_u7_25fixp_4 = partselect i32 @_ssdm_op_PartSelect.i32.i61.i32.i32, i61 %empty_41, i32 29, i32 60"   --->   Operation 264 'partselect' 'mul58_u7_25fixp_4' <Predicate = (!exitcond243)> <Delay = 0.00>
ST_16 : Operation 265 [1/1] (1.51ns)   --->   "%add63_u7_25fixp_4 = add i32 %mul58_u7_25fixp_4, i32 %tmp_11"   --->   Operation 265 'add' 'add63_u7_25fixp_4' <Predicate = (!exitcond243)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 266 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add63_u7_25fixp_4, i32 16, i32 31"   --->   Operation 266 'partselect' 'tmp_13' <Predicate = (!exitcond243)> <Delay = 0.00>
ST_16 : Operation 267 [1/1] (14.6ns)   --->   "%gmem_addr_7_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_7"   --->   Operation 267 'read' 'gmem_addr_7_read' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 268 [1/7] (14.6ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1"   --->   Operation 268 'readreq' 'gmem_load_26_req' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 269 [2/7] (14.6ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1"   --->   Operation 269 'readreq' 'gmem_load_27_req' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 270 [3/7] (14.6ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1"   --->   Operation 270 'readreq' 'gmem_load_28_req' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 271 [4/7] (14.6ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1"   --->   Operation 271 'readreq' 'gmem_load_29_req' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 272 [5/7] (14.6ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1"   --->   Operation 272 'readreq' 'gmem_load_30_req' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 273 [6/7] (14.6ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1"   --->   Operation 273 'readreq' 'gmem_load_31_req' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 274 [7/7] (14.6ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1"   --->   Operation 274 'readreq' 'gmem_load_32_req' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 14.6>
ST_17 : Operation 275 [1/1] (0.00ns)   --->   "%tmp_14 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %tmp_13, i16 0"   --->   Operation 275 'bitconcatenate' 'tmp_14' <Predicate = (!exitcond243)> <Delay = 0.00>
ST_17 : Operation 276 [1/1] (0.00ns)   --->   "%gmem_load_25_cast = sext i32 %gmem_addr_7_read"   --->   Operation 276 'sext' 'gmem_load_25_cast' <Predicate = (!exitcond243)> <Delay = 0.00>
ST_17 : Operation 277 [1/1] (5.48ns)   --->   "%empty_44 = mul i61 %gmem_load_25_cast, i61 %gmem_load_25_cast"   --->   Operation 277 'mul' 'empty_44' <Predicate = (!exitcond243)> <Delay = 5.48> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 278 [1/1] (0.00ns)   --->   "%mul58_u7_25fixp_5 = partselect i32 @_ssdm_op_PartSelect.i32.i61.i32.i32, i61 %empty_44, i32 29, i32 60"   --->   Operation 278 'partselect' 'mul58_u7_25fixp_5' <Predicate = (!exitcond243)> <Delay = 0.00>
ST_17 : Operation 279 [1/1] (1.51ns)   --->   "%add63_u7_25fixp_5 = add i32 %mul58_u7_25fixp_5, i32 %tmp_14"   --->   Operation 279 'add' 'add63_u7_25fixp_5' <Predicate = (!exitcond243)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 280 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add63_u7_25fixp_5, i32 16, i32 31"   --->   Operation 280 'partselect' 'tmp_16' <Predicate = (!exitcond243)> <Delay = 0.00>
ST_17 : Operation 281 [1/1] (14.6ns)   --->   "%gmem_addr_8_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_8"   --->   Operation 281 'read' 'gmem_addr_8_read' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 282 [1/7] (14.6ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1"   --->   Operation 282 'readreq' 'gmem_load_27_req' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 283 [2/7] (14.6ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1"   --->   Operation 283 'readreq' 'gmem_load_28_req' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 284 [3/7] (14.6ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1"   --->   Operation 284 'readreq' 'gmem_load_29_req' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 285 [4/7] (14.6ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1"   --->   Operation 285 'readreq' 'gmem_load_30_req' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 286 [5/7] (14.6ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1"   --->   Operation 286 'readreq' 'gmem_load_31_req' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 287 [6/7] (14.6ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1"   --->   Operation 287 'readreq' 'gmem_load_32_req' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 288 [7/7] (14.6ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1"   --->   Operation 288 'readreq' 'gmem_load_33_req' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 14.6>
ST_18 : Operation 289 [1/1] (0.00ns)   --->   "%tmp_17 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %tmp_16, i16 0"   --->   Operation 289 'bitconcatenate' 'tmp_17' <Predicate = (!exitcond243)> <Delay = 0.00>
ST_18 : Operation 290 [1/1] (0.00ns)   --->   "%gmem_load_26_cast = sext i32 %gmem_addr_8_read"   --->   Operation 290 'sext' 'gmem_load_26_cast' <Predicate = (!exitcond243)> <Delay = 0.00>
ST_18 : Operation 291 [1/1] (5.48ns)   --->   "%empty_47 = mul i61 %gmem_load_26_cast, i61 %gmem_load_26_cast"   --->   Operation 291 'mul' 'empty_47' <Predicate = (!exitcond243)> <Delay = 5.48> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 292 [1/1] (0.00ns)   --->   "%mul58_u7_25fixp_6 = partselect i32 @_ssdm_op_PartSelect.i32.i61.i32.i32, i61 %empty_47, i32 29, i32 60"   --->   Operation 292 'partselect' 'mul58_u7_25fixp_6' <Predicate = (!exitcond243)> <Delay = 0.00>
ST_18 : Operation 293 [1/1] (1.51ns)   --->   "%add63_u7_25fixp_6 = add i32 %mul58_u7_25fixp_6, i32 %tmp_17"   --->   Operation 293 'add' 'add63_u7_25fixp_6' <Predicate = (!exitcond243)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 294 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add63_u7_25fixp_6, i32 16, i32 31"   --->   Operation 294 'partselect' 'tmp_19' <Predicate = (!exitcond243)> <Delay = 0.00>
ST_18 : Operation 295 [1/1] (14.6ns)   --->   "%gmem_addr_9_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_9"   --->   Operation 295 'read' 'gmem_addr_9_read' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 296 [1/7] (14.6ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1"   --->   Operation 296 'readreq' 'gmem_load_28_req' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 297 [2/7] (14.6ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1"   --->   Operation 297 'readreq' 'gmem_load_29_req' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 298 [3/7] (14.6ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1"   --->   Operation 298 'readreq' 'gmem_load_30_req' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 299 [4/7] (14.6ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1"   --->   Operation 299 'readreq' 'gmem_load_31_req' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 300 [5/7] (14.6ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1"   --->   Operation 300 'readreq' 'gmem_load_32_req' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 301 [6/7] (14.6ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1"   --->   Operation 301 'readreq' 'gmem_load_33_req' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 302 [7/7] (14.6ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1"   --->   Operation 302 'readreq' 'gmem_load_34_req' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 14.6>
ST_19 : Operation 303 [1/1] (0.00ns)   --->   "%tmp_20 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %tmp_19, i16 0"   --->   Operation 303 'bitconcatenate' 'tmp_20' <Predicate = (!exitcond243)> <Delay = 0.00>
ST_19 : Operation 304 [1/1] (0.00ns)   --->   "%gmem_load_27_cast = sext i32 %gmem_addr_9_read"   --->   Operation 304 'sext' 'gmem_load_27_cast' <Predicate = (!exitcond243)> <Delay = 0.00>
ST_19 : Operation 305 [1/1] (5.48ns)   --->   "%empty_50 = mul i61 %gmem_load_27_cast, i61 %gmem_load_27_cast"   --->   Operation 305 'mul' 'empty_50' <Predicate = (!exitcond243)> <Delay = 5.48> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 306 [1/1] (0.00ns)   --->   "%mul58_u7_25fixp_7 = partselect i32 @_ssdm_op_PartSelect.i32.i61.i32.i32, i61 %empty_50, i32 29, i32 60"   --->   Operation 306 'partselect' 'mul58_u7_25fixp_7' <Predicate = (!exitcond243)> <Delay = 0.00>
ST_19 : Operation 307 [1/1] (1.51ns)   --->   "%add63_u7_25fixp_7 = add i32 %mul58_u7_25fixp_7, i32 %tmp_20"   --->   Operation 307 'add' 'add63_u7_25fixp_7' <Predicate = (!exitcond243)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 308 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add63_u7_25fixp_7, i32 16, i32 31"   --->   Operation 308 'partselect' 'tmp_22' <Predicate = (!exitcond243)> <Delay = 0.00>
ST_19 : Operation 309 [1/1] (14.6ns)   --->   "%gmem_addr_10_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_10"   --->   Operation 309 'read' 'gmem_addr_10_read' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 310 [1/7] (14.6ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1"   --->   Operation 310 'readreq' 'gmem_load_29_req' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 311 [2/7] (14.6ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1"   --->   Operation 311 'readreq' 'gmem_load_30_req' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 312 [3/7] (14.6ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1"   --->   Operation 312 'readreq' 'gmem_load_31_req' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 313 [4/7] (14.6ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1"   --->   Operation 313 'readreq' 'gmem_load_32_req' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 314 [5/7] (14.6ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1"   --->   Operation 314 'readreq' 'gmem_load_33_req' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 315 [6/7] (14.6ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1"   --->   Operation 315 'readreq' 'gmem_load_34_req' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 316 [7/7] (14.6ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1"   --->   Operation 316 'readreq' 'gmem_load_35_req' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 14.6>
ST_20 : Operation 317 [1/1] (0.00ns)   --->   "%tmp_23 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %tmp_22, i16 0"   --->   Operation 317 'bitconcatenate' 'tmp_23' <Predicate = (!exitcond243)> <Delay = 0.00>
ST_20 : Operation 318 [1/1] (0.00ns)   --->   "%gmem_load_28_cast = sext i32 %gmem_addr_10_read"   --->   Operation 318 'sext' 'gmem_load_28_cast' <Predicate = (!exitcond243)> <Delay = 0.00>
ST_20 : Operation 319 [1/1] (5.48ns)   --->   "%empty_53 = mul i61 %gmem_load_28_cast, i61 %gmem_load_28_cast"   --->   Operation 319 'mul' 'empty_53' <Predicate = (!exitcond243)> <Delay = 5.48> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 320 [1/1] (0.00ns)   --->   "%mul58_u7_25fixp_8 = partselect i32 @_ssdm_op_PartSelect.i32.i61.i32.i32, i61 %empty_53, i32 29, i32 60"   --->   Operation 320 'partselect' 'mul58_u7_25fixp_8' <Predicate = (!exitcond243)> <Delay = 0.00>
ST_20 : Operation 321 [1/1] (1.51ns)   --->   "%add63_u7_25fixp_8 = add i32 %mul58_u7_25fixp_8, i32 %tmp_23"   --->   Operation 321 'add' 'add63_u7_25fixp_8' <Predicate = (!exitcond243)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 322 [1/1] (0.00ns)   --->   "%tmp_25 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add63_u7_25fixp_8, i32 16, i32 31"   --->   Operation 322 'partselect' 'tmp_25' <Predicate = (!exitcond243)> <Delay = 0.00>
ST_20 : Operation 323 [1/1] (14.6ns)   --->   "%gmem_addr_11_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_11"   --->   Operation 323 'read' 'gmem_addr_11_read' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 324 [1/7] (14.6ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1"   --->   Operation 324 'readreq' 'gmem_load_30_req' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 325 [2/7] (14.6ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1"   --->   Operation 325 'readreq' 'gmem_load_31_req' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 326 [3/7] (14.6ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1"   --->   Operation 326 'readreq' 'gmem_load_32_req' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 327 [4/7] (14.6ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1"   --->   Operation 327 'readreq' 'gmem_load_33_req' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 328 [5/7] (14.6ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1"   --->   Operation 328 'readreq' 'gmem_load_34_req' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 329 [6/7] (14.6ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1"   --->   Operation 329 'readreq' 'gmem_load_35_req' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 14.6>
ST_21 : Operation 330 [1/1] (0.00ns)   --->   "%tmp_26 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %tmp_25, i16 0"   --->   Operation 330 'bitconcatenate' 'tmp_26' <Predicate = (!exitcond243)> <Delay = 0.00>
ST_21 : Operation 331 [1/1] (0.00ns)   --->   "%gmem_load_29_cast = sext i32 %gmem_addr_11_read"   --->   Operation 331 'sext' 'gmem_load_29_cast' <Predicate = (!exitcond243)> <Delay = 0.00>
ST_21 : Operation 332 [1/1] (5.48ns)   --->   "%empty_56 = mul i61 %gmem_load_29_cast, i61 %gmem_load_29_cast"   --->   Operation 332 'mul' 'empty_56' <Predicate = (!exitcond243)> <Delay = 5.48> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 333 [1/1] (0.00ns)   --->   "%mul58_u7_25fixp_9 = partselect i32 @_ssdm_op_PartSelect.i32.i61.i32.i32, i61 %empty_56, i32 29, i32 60"   --->   Operation 333 'partselect' 'mul58_u7_25fixp_9' <Predicate = (!exitcond243)> <Delay = 0.00>
ST_21 : Operation 334 [1/1] (1.51ns)   --->   "%add63_u7_25fixp_9 = add i32 %mul58_u7_25fixp_9, i32 %tmp_26"   --->   Operation 334 'add' 'add63_u7_25fixp_9' <Predicate = (!exitcond243)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 335 [1/1] (0.00ns)   --->   "%tmp_28 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add63_u7_25fixp_9, i32 16, i32 31"   --->   Operation 335 'partselect' 'tmp_28' <Predicate = (!exitcond243)> <Delay = 0.00>
ST_21 : Operation 336 [1/1] (14.6ns)   --->   "%gmem_addr_12_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_12"   --->   Operation 336 'read' 'gmem_addr_12_read' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 337 [1/7] (14.6ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1"   --->   Operation 337 'readreq' 'gmem_load_31_req' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 338 [2/7] (14.6ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1"   --->   Operation 338 'readreq' 'gmem_load_32_req' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 339 [3/7] (14.6ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1"   --->   Operation 339 'readreq' 'gmem_load_33_req' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 340 [4/7] (14.6ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1"   --->   Operation 340 'readreq' 'gmem_load_34_req' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 341 [5/7] (14.6ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1"   --->   Operation 341 'readreq' 'gmem_load_35_req' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 14.6>
ST_22 : Operation 342 [1/1] (0.00ns)   --->   "%tmp_29 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %tmp_28, i16 0"   --->   Operation 342 'bitconcatenate' 'tmp_29' <Predicate = (!exitcond243)> <Delay = 0.00>
ST_22 : Operation 343 [1/1] (0.00ns)   --->   "%gmem_load_30_cast = sext i32 %gmem_addr_12_read"   --->   Operation 343 'sext' 'gmem_load_30_cast' <Predicate = (!exitcond243)> <Delay = 0.00>
ST_22 : Operation 344 [1/1] (5.48ns)   --->   "%empty_59 = mul i61 %gmem_load_30_cast, i61 %gmem_load_30_cast"   --->   Operation 344 'mul' 'empty_59' <Predicate = (!exitcond243)> <Delay = 5.48> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 345 [1/1] (0.00ns)   --->   "%mul58_u7_25fixp_s = partselect i32 @_ssdm_op_PartSelect.i32.i61.i32.i32, i61 %empty_59, i32 29, i32 60"   --->   Operation 345 'partselect' 'mul58_u7_25fixp_s' <Predicate = (!exitcond243)> <Delay = 0.00>
ST_22 : Operation 346 [1/1] (1.51ns)   --->   "%add63_u7_25fixp_10 = add i32 %mul58_u7_25fixp_s, i32 %tmp_29"   --->   Operation 346 'add' 'add63_u7_25fixp_10' <Predicate = (!exitcond243)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 347 [1/1] (0.00ns)   --->   "%tmp_31 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add63_u7_25fixp_10, i32 16, i32 31"   --->   Operation 347 'partselect' 'tmp_31' <Predicate = (!exitcond243)> <Delay = 0.00>
ST_22 : Operation 348 [1/1] (14.6ns)   --->   "%gmem_addr_13_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_13"   --->   Operation 348 'read' 'gmem_addr_13_read' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 349 [1/7] (14.6ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1"   --->   Operation 349 'readreq' 'gmem_load_32_req' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 350 [2/7] (14.6ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1"   --->   Operation 350 'readreq' 'gmem_load_33_req' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 351 [3/7] (14.6ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1"   --->   Operation 351 'readreq' 'gmem_load_34_req' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 352 [4/7] (14.6ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1"   --->   Operation 352 'readreq' 'gmem_load_35_req' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 14.6>
ST_23 : Operation 353 [1/1] (0.00ns)   --->   "%tmp_32 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %tmp_31, i16 0"   --->   Operation 353 'bitconcatenate' 'tmp_32' <Predicate = (!exitcond243)> <Delay = 0.00>
ST_23 : Operation 354 [1/1] (0.00ns)   --->   "%gmem_load_31_cast = sext i32 %gmem_addr_13_read"   --->   Operation 354 'sext' 'gmem_load_31_cast' <Predicate = (!exitcond243)> <Delay = 0.00>
ST_23 : Operation 355 [1/1] (5.48ns)   --->   "%empty_62 = mul i61 %gmem_load_31_cast, i61 %gmem_load_31_cast"   --->   Operation 355 'mul' 'empty_62' <Predicate = (!exitcond243)> <Delay = 5.48> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 356 [1/1] (0.00ns)   --->   "%mul58_u7_25fixp_10 = partselect i32 @_ssdm_op_PartSelect.i32.i61.i32.i32, i61 %empty_62, i32 29, i32 60"   --->   Operation 356 'partselect' 'mul58_u7_25fixp_10' <Predicate = (!exitcond243)> <Delay = 0.00>
ST_23 : Operation 357 [1/1] (1.51ns)   --->   "%add63_u7_25fixp_11 = add i32 %mul58_u7_25fixp_10, i32 %tmp_32"   --->   Operation 357 'add' 'add63_u7_25fixp_11' <Predicate = (!exitcond243)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 358 [1/1] (0.00ns)   --->   "%tmp_34 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add63_u7_25fixp_11, i32 16, i32 31"   --->   Operation 358 'partselect' 'tmp_34' <Predicate = (!exitcond243)> <Delay = 0.00>
ST_23 : Operation 359 [1/1] (14.6ns)   --->   "%gmem_addr_14_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_14"   --->   Operation 359 'read' 'gmem_addr_14_read' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 360 [1/7] (14.6ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1"   --->   Operation 360 'readreq' 'gmem_load_33_req' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 361 [2/7] (14.6ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1"   --->   Operation 361 'readreq' 'gmem_load_34_req' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 362 [3/7] (14.6ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1"   --->   Operation 362 'readreq' 'gmem_load_35_req' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 14.6>
ST_24 : Operation 363 [1/1] (0.00ns)   --->   "%tmp_35 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %tmp_34, i16 0"   --->   Operation 363 'bitconcatenate' 'tmp_35' <Predicate = (!exitcond243)> <Delay = 0.00>
ST_24 : Operation 364 [1/1] (0.00ns)   --->   "%gmem_load_32_cast = sext i32 %gmem_addr_14_read"   --->   Operation 364 'sext' 'gmem_load_32_cast' <Predicate = (!exitcond243)> <Delay = 0.00>
ST_24 : Operation 365 [1/1] (5.48ns)   --->   "%empty_65 = mul i61 %gmem_load_32_cast, i61 %gmem_load_32_cast"   --->   Operation 365 'mul' 'empty_65' <Predicate = (!exitcond243)> <Delay = 5.48> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 366 [1/1] (0.00ns)   --->   "%mul58_u7_25fixp_11 = partselect i32 @_ssdm_op_PartSelect.i32.i61.i32.i32, i61 %empty_65, i32 29, i32 60"   --->   Operation 366 'partselect' 'mul58_u7_25fixp_11' <Predicate = (!exitcond243)> <Delay = 0.00>
ST_24 : Operation 367 [1/1] (1.51ns)   --->   "%add63_u7_25fixp_12 = add i32 %mul58_u7_25fixp_11, i32 %tmp_35"   --->   Operation 367 'add' 'add63_u7_25fixp_12' <Predicate = (!exitcond243)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 368 [1/1] (0.00ns)   --->   "%tmp_37 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add63_u7_25fixp_12, i32 16, i32 31"   --->   Operation 368 'partselect' 'tmp_37' <Predicate = (!exitcond243)> <Delay = 0.00>
ST_24 : Operation 369 [1/1] (14.6ns)   --->   "%gmem_addr_15_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_15"   --->   Operation 369 'read' 'gmem_addr_15_read' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 370 [1/7] (14.6ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1"   --->   Operation 370 'readreq' 'gmem_load_34_req' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 371 [2/7] (14.6ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1"   --->   Operation 371 'readreq' 'gmem_load_35_req' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 14.6>
ST_25 : Operation 372 [1/1] (0.00ns)   --->   "%tmp_38 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %tmp_37, i16 0"   --->   Operation 372 'bitconcatenate' 'tmp_38' <Predicate = (!exitcond243)> <Delay = 0.00>
ST_25 : Operation 373 [1/1] (0.00ns)   --->   "%gmem_load_33_cast = sext i32 %gmem_addr_15_read"   --->   Operation 373 'sext' 'gmem_load_33_cast' <Predicate = (!exitcond243)> <Delay = 0.00>
ST_25 : Operation 374 [1/1] (5.48ns)   --->   "%empty_68 = mul i61 %gmem_load_33_cast, i61 %gmem_load_33_cast"   --->   Operation 374 'mul' 'empty_68' <Predicate = (!exitcond243)> <Delay = 5.48> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 375 [1/1] (0.00ns)   --->   "%mul58_u7_25fixp_12 = partselect i32 @_ssdm_op_PartSelect.i32.i61.i32.i32, i61 %empty_68, i32 29, i32 60"   --->   Operation 375 'partselect' 'mul58_u7_25fixp_12' <Predicate = (!exitcond243)> <Delay = 0.00>
ST_25 : Operation 376 [1/1] (1.51ns)   --->   "%add63_u7_25fixp_13 = add i32 %mul58_u7_25fixp_12, i32 %tmp_38"   --->   Operation 376 'add' 'add63_u7_25fixp_13' <Predicate = (!exitcond243)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 377 [1/1] (0.00ns)   --->   "%tmp_40 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add63_u7_25fixp_13, i32 16, i32 31"   --->   Operation 377 'partselect' 'tmp_40' <Predicate = (!exitcond243)> <Delay = 0.00>
ST_25 : Operation 378 [1/1] (14.6ns)   --->   "%gmem_addr_16_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_16"   --->   Operation 378 'read' 'gmem_addr_16_read' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 379 [1/7] (14.6ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1"   --->   Operation 379 'readreq' 'gmem_load_35_req' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 14.6>
ST_26 : Operation 380 [1/1] (0.00ns)   --->   "%tmp_41 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %tmp_40, i16 0"   --->   Operation 380 'bitconcatenate' 'tmp_41' <Predicate = (!exitcond243)> <Delay = 0.00>
ST_26 : Operation 381 [1/1] (0.00ns)   --->   "%gmem_load_34_cast = sext i32 %gmem_addr_16_read"   --->   Operation 381 'sext' 'gmem_load_34_cast' <Predicate = (!exitcond243)> <Delay = 0.00>
ST_26 : Operation 382 [1/1] (5.48ns)   --->   "%empty_71 = mul i61 %gmem_load_34_cast, i61 %gmem_load_34_cast"   --->   Operation 382 'mul' 'empty_71' <Predicate = (!exitcond243)> <Delay = 5.48> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 383 [1/1] (0.00ns)   --->   "%mul58_u7_25fixp_13 = partselect i32 @_ssdm_op_PartSelect.i32.i61.i32.i32, i61 %empty_71, i32 29, i32 60"   --->   Operation 383 'partselect' 'mul58_u7_25fixp_13' <Predicate = (!exitcond243)> <Delay = 0.00>
ST_26 : Operation 384 [1/1] (1.51ns)   --->   "%add63_u7_25fixp_14 = add i32 %mul58_u7_25fixp_13, i32 %tmp_41"   --->   Operation 384 'add' 'add63_u7_25fixp_14' <Predicate = (!exitcond243)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 385 [1/1] (0.00ns)   --->   "%tmp_43 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add63_u7_25fixp_14, i32 16, i32 31"   --->   Operation 385 'partselect' 'tmp_43' <Predicate = (!exitcond243)> <Delay = 0.00>
ST_26 : Operation 386 [1/1] (14.6ns)   --->   "%gmem_addr_17_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_17"   --->   Operation 386 'read' 'gmem_addr_17_read' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 14.6>
ST_27 : Operation 387 [1/1] (0.00ns)   --->   "%tmp_44 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %tmp_43, i16 0"   --->   Operation 387 'bitconcatenate' 'tmp_44' <Predicate = (!exitcond243)> <Delay = 0.00>
ST_27 : Operation 388 [1/1] (0.00ns)   --->   "%gmem_load_35_cast = sext i32 %gmem_addr_17_read"   --->   Operation 388 'sext' 'gmem_load_35_cast' <Predicate = (!exitcond243)> <Delay = 0.00>
ST_27 : Operation 389 [1/1] (5.48ns)   --->   "%empty_74 = mul i61 %gmem_load_35_cast, i61 %gmem_load_35_cast"   --->   Operation 389 'mul' 'empty_74' <Predicate = (!exitcond243)> <Delay = 5.48> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 390 [1/1] (0.00ns)   --->   "%mul58_u7_25fixp_14 = partselect i32 @_ssdm_op_PartSelect.i32.i61.i32.i32, i61 %empty_74, i32 29, i32 60"   --->   Operation 390 'partselect' 'mul58_u7_25fixp_14' <Predicate = (!exitcond243)> <Delay = 0.00>
ST_27 : Operation 391 [1/1] (1.51ns)   --->   "%add63_u7_25fixp_15 = add i32 %mul58_u7_25fixp_14, i32 %tmp_44"   --->   Operation 391 'add' 'add63_u7_25fixp_15' <Predicate = (!exitcond243)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 392 [1/1] (0.00ns)   --->   "%tmp_46 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add63_u7_25fixp_15, i32 16, i32 31"   --->   Operation 392 'partselect' 'tmp_46' <Predicate = (!exitcond243)> <Delay = 0.00>
ST_27 : Operation 393 [1/1] (0.00ns)   --->   "%tmp_47 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i16.i20, i16 %tmp_46, i20 0"   --->   Operation 393 'bitconcatenate' 'tmp_47' <Predicate = (!exitcond243)> <Delay = 0.00>
ST_27 : Operation 394 [1/1] (0.00ns)   --->   "%tmp_114_cast = zext i36 %tmp_47"   --->   Operation 394 'zext' 'tmp_114_cast' <Predicate = (!exitcond243)> <Delay = 0.00>
ST_27 : Operation 395 [1/1] (5.61ns)   --->   "%mul = mul i69 %tmp_114_cast, i69 73300775186"   --->   Operation 395 'mul' 'mul' <Predicate = (!exitcond243)> <Delay = 5.61> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 396 [1/1] (0.00ns)   --->   "%p_cast17 = partselect i9 @_ssdm_op_PartSelect.i9.i69.i32.i32, i69 %mul, i32 60, i32 68"   --->   Operation 396 'partselect' 'p_cast17' <Predicate = (!exitcond243)> <Delay = 0.00>
ST_27 : Operation 397 [1/1] (14.6ns)   --->   "%gmem_addr_4_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem_addr, i32 1"   --->   Operation 397 'writereq' 'gmem_addr_4_req' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 14.6>
ST_28 : Operation 398 [1/1] (0.00ns)   --->   "%div71_u0_32fixp_cast = zext i9 %p_cast17"   --->   Operation 398 'zext' 'div71_u0_32fixp_cast' <Predicate = (!exitcond243)> <Delay = 0.00>
ST_28 : Operation 399 [1/1] (14.6ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem_addr, i32 %div71_u0_32fixp_cast, i4 15"   --->   Operation 399 'write' 'write_ln0' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 400 [1/1] (14.6ns)   --->   "%gmem_addr_5_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1"   --->   Operation 400 'writereq' 'gmem_addr_5_req' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 14.6>
ST_29 : Operation 401 [5/5] (14.6ns)   --->   "%gmem_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr"   --->   Operation 401 'writeresp' 'gmem_addr_4_resp' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 402 [1/1] (14.6ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem_addr_5, i32 %div71_u0_32fixp_cast, i4 15"   --->   Operation 402 'write' 'write_ln0' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 14.6>
ST_30 : Operation 403 [4/5] (14.6ns)   --->   "%gmem_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr"   --->   Operation 403 'writeresp' 'gmem_addr_4_resp' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 404 [5/5] (14.6ns)   --->   "%gmem_addr_5_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_5"   --->   Operation 404 'writeresp' 'gmem_addr_5_resp' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 14.6>
ST_31 : Operation 405 [3/5] (14.6ns)   --->   "%gmem_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr"   --->   Operation 405 'writeresp' 'gmem_addr_4_resp' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 406 [4/5] (14.6ns)   --->   "%gmem_addr_5_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_5"   --->   Operation 406 'writeresp' 'gmem_addr_5_resp' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 14.6>
ST_32 : Operation 407 [2/5] (14.6ns)   --->   "%gmem_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr"   --->   Operation 407 'writeresp' 'gmem_addr_4_resp' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 408 [3/5] (14.6ns)   --->   "%gmem_addr_5_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_5"   --->   Operation 408 'writeresp' 'gmem_addr_5_resp' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 14.6>
ST_33 : Operation 409 [1/5] (14.6ns)   --->   "%gmem_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr"   --->   Operation 409 'writeresp' 'gmem_addr_4_resp' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 410 [2/5] (14.6ns)   --->   "%gmem_addr_5_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_5"   --->   Operation 410 'writeresp' 'gmem_addr_5_resp' <Predicate = (!exitcond243)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 411 [1/1] (1.81ns)   --->   "%indvars_iv_next20 = add i64 %indvars_iv19_load, i64 1"   --->   Operation 411 'add' 'indvars_iv_next20' <Predicate = (!exitcond243)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 412 [1/1] (0.84ns)   --->   "%store_ln0 = store i64 %indvars_iv_next20, i64 %indvars_iv19"   --->   Operation 412 'store' 'store_ln0' <Predicate = (!exitcond243)> <Delay = 0.84>

State 34 <SV = 33> <Delay = 14.6>
ST_34 : Operation 413 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7"   --->   Operation 413 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 414 [1/5] (14.6ns)   --->   "%gmem_addr_5_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_5"   --->   Operation 414 'writeresp' 'gmem_addr_5_resp' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 415 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_63_7"   --->   Operation 415 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 5.4ns.

 <State 1>: 0.844ns
The critical path consists of the following:
	'alloca' operation ('indvars_iv19') [7]  (0 ns)
	'store' operation ('store_ln0') of variable 'indvars_iv17_cast111_cast' on local variable 'indvars_iv19' [16]  (0.844 ns)

 <State 2>: 3.6ns
The critical path consists of the following:
	'load' operation ('indvars_iv19_load') on local variable 'indvars_iv19' [19]  (0 ns)
	'add' operation ('empty_24') [28]  (1.78 ns)
	'add' operation ('empty_25') [30]  (1.81 ns)

 <State 3>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_4_req') on port 'gmem' [34]  (14.6 ns)

 <State 4>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_4_req') on port 'gmem' [34]  (14.6 ns)

 <State 5>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_4_req') on port 'gmem' [34]  (14.6 ns)

 <State 6>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_4_req') on port 'gmem' [34]  (14.6 ns)

 <State 7>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_4_req') on port 'gmem' [34]  (14.6 ns)

 <State 8>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_4_req') on port 'gmem' [34]  (14.6 ns)

 <State 9>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_4_req') on port 'gmem' [34]  (14.6 ns)

 <State 10>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read') on port 'gmem' [35]  (14.6 ns)

 <State 11>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_1_read') on port 'gmem' [42]  (14.6 ns)

 <State 12>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_2_read') on port 'gmem' [57]  (14.6 ns)

 <State 13>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_3_read') on port 'gmem' [71]  (14.6 ns)

 <State 14>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_4_read') on port 'gmem' [85]  (14.6 ns)

 <State 15>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_6_read') on port 'gmem' [99]  (14.6 ns)

 <State 16>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_7_read') on port 'gmem' [113]  (14.6 ns)

 <State 17>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_8_read') on port 'gmem' [127]  (14.6 ns)

 <State 18>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_9_read') on port 'gmem' [141]  (14.6 ns)

 <State 19>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_10_read') on port 'gmem' [155]  (14.6 ns)

 <State 20>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_11_read') on port 'gmem' [169]  (14.6 ns)

 <State 21>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_12_read') on port 'gmem' [183]  (14.6 ns)

 <State 22>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_13_read') on port 'gmem' [197]  (14.6 ns)

 <State 23>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_14_read') on port 'gmem' [211]  (14.6 ns)

 <State 24>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_15_read') on port 'gmem' [225]  (14.6 ns)

 <State 25>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_16_read') on port 'gmem' [239]  (14.6 ns)

 <State 26>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_17_read') on port 'gmem' [253]  (14.6 ns)

 <State 27>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_addr_4_req') on port 'gmem' [264]  (14.6 ns)

 <State 28>: 14.6ns
The critical path consists of the following:
	bus write operation ('write_ln0') on port 'gmem' [265]  (14.6 ns)

 <State 29>: 14.6ns
The critical path consists of the following:
	bus response operation ('gmem_addr_4_resp') on port 'gmem' [266]  (14.6 ns)

 <State 30>: 14.6ns
The critical path consists of the following:
	bus response operation ('gmem_addr_4_resp') on port 'gmem' [266]  (14.6 ns)

 <State 31>: 14.6ns
The critical path consists of the following:
	bus response operation ('gmem_addr_4_resp') on port 'gmem' [266]  (14.6 ns)

 <State 32>: 14.6ns
The critical path consists of the following:
	bus response operation ('gmem_addr_4_resp') on port 'gmem' [266]  (14.6 ns)

 <State 33>: 14.6ns
The critical path consists of the following:
	bus response operation ('gmem_addr_4_resp') on port 'gmem' [266]  (14.6 ns)

 <State 34>: 14.6ns
The critical path consists of the following:
	bus response operation ('gmem_addr_5_resp') on port 'gmem' [275]  (14.6 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
