
zadanie_cv8.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001830  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000020  080019b8  080019b8  000119b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080019d8  080019d8  00020024  2**0
                  CONTENTS
  4 .ARM          00000000  080019d8  080019d8  00020024  2**0
                  CONTENTS
  5 .preinit_array 00000000  080019d8  080019d8  00020024  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080019d8  080019d8  000119d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080019dc  080019dc  000119dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000024  20000000  080019e0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000024  20000024  08001a04  00020024  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000048  08001a04  00020048  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020024  2**0
                  CONTENTS, READONLY
 12 .debug_info   00005273  00000000  00000000  00020054  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000010ed  00000000  00000000  000252c7  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000550  00000000  00000000  000263b8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000004b8  00000000  00000000  00026908  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000169ea  00000000  00000000  00026dc0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00004046  00000000  00000000  0003d7aa  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00077b16  00000000  00000000  000417f0  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000b9306  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000149c  00000000  00000000  000b9384  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000024 	.word	0x20000024
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080019a0 	.word	0x080019a0

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000028 	.word	0x20000028
 80001c4:	080019a0 	.word	0x080019a0

080001c8 <LL_GPIO_SetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 80001c8:	b480      	push	{r7}
 80001ca:	b083      	sub	sp, #12
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	6078      	str	r0, [r7, #4]
 80001d0:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 80001d2:	687b      	ldr	r3, [r7, #4]
 80001d4:	683a      	ldr	r2, [r7, #0]
 80001d6:	619a      	str	r2, [r3, #24]
}
 80001d8:	bf00      	nop
 80001da:	370c      	adds	r7, #12
 80001dc:	46bd      	mov	sp, r7
 80001de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80001e2:	4770      	bx	lr

080001e4 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 80001e4:	b480      	push	{r7}
 80001e6:	b083      	sub	sp, #12
 80001e8:	af00      	add	r7, sp, #0
 80001ea:	6078      	str	r0, [r7, #4]
 80001ec:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 80001ee:	687b      	ldr	r3, [r7, #4]
 80001f0:	683a      	ldr	r2, [r7, #0]
 80001f2:	629a      	str	r2, [r3, #40]	; 0x28
}
 80001f4:	bf00      	nop
 80001f6:	370c      	adds	r7, #12
 80001f8:	46bd      	mov	sp, r7
 80001fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80001fe:	4770      	bx	lr

08000200 <DISPLAY_displayCurStr>:
//functions to handle shifting of the currently displaying string
void updCurPos(uint8_t *prevPos, uint8_t shiftDir);
void updShiftDir(uint8_t curPos, uint8_t *shiftDir);
void setCurStr(uint8_t curPos);

void DISPLAY_displayCurStr(){
 8000200:	b580      	push	{r7, lr}
 8000202:	af00      	add	r7, sp, #0
	static int curActDig = 1;
	resAllDigits();
 8000204:	f000 f8de 	bl	80003c4 <resAllDigits>

	switch (curStr[curActDig]){
 8000208:	4b0f      	ldr	r3, [pc, #60]	; (8000248 <DISPLAY_displayCurStr+0x48>)
 800020a:	681b      	ldr	r3, [r3, #0]
 800020c:	4a0f      	ldr	r2, [pc, #60]	; (800024c <DISPLAY_displayCurStr+0x4c>)
 800020e:	5cd3      	ldrb	r3, [r2, r3]
 8000210:	2b41      	cmp	r3, #65	; 0x41
 8000212:	d103      	bne.n	800021c <DISPLAY_displayCurStr+0x1c>
		case 'A':
			updAlphanumChar(A_segVal);
 8000214:	480e      	ldr	r0, [pc, #56]	; (8000250 <DISPLAY_displayCurStr+0x50>)
 8000216:	f000 f81d 	bl	8000254 <updAlphanumChar>
			break;
 800021a:	e001      	b.n	8000220 <DISPLAY_displayCurStr+0x20>
		default:
			resAllDigits();
 800021c:	f000 f8d2 	bl	80003c4 <resAllDigits>
	}

	setDigit(curActDig);
 8000220:	4b09      	ldr	r3, [pc, #36]	; (8000248 <DISPLAY_displayCurStr+0x48>)
 8000222:	681b      	ldr	r3, [r3, #0]
 8000224:	b2db      	uxtb	r3, r3
 8000226:	4618      	mov	r0, r3
 8000228:	f000 f86e 	bl	8000308 <setDigit>
	curActDig++;
 800022c:	4b06      	ldr	r3, [pc, #24]	; (8000248 <DISPLAY_displayCurStr+0x48>)
 800022e:	681b      	ldr	r3, [r3, #0]
 8000230:	3301      	adds	r3, #1
 8000232:	4a05      	ldr	r2, [pc, #20]	; (8000248 <DISPLAY_displayCurStr+0x48>)
 8000234:	6013      	str	r3, [r2, #0]
	if(curActDig>=4){
 8000236:	4b04      	ldr	r3, [pc, #16]	; (8000248 <DISPLAY_displayCurStr+0x48>)
 8000238:	681b      	ldr	r3, [r3, #0]
 800023a:	2b03      	cmp	r3, #3
 800023c:	dd02      	ble.n	8000244 <DISPLAY_displayCurStr+0x44>
		curActDig = 0;
 800023e:	4b02      	ldr	r3, [pc, #8]	; (8000248 <DISPLAY_displayCurStr+0x48>)
 8000240:	2200      	movs	r2, #0
 8000242:	601a      	str	r2, [r3, #0]
	}
}
 8000244:	bf00      	nop
 8000246:	bd80      	pop	{r7, pc}
 8000248:	20000018 	.word	0x20000018
 800024c:	20000044 	.word	0x20000044
 8000250:	080019b8 	.word	0x080019b8

08000254 <updAlphanumChar>:

void updAlphanumChar(char* segmentValues){
 8000254:	b580      	push	{r7, lr}
 8000256:	b082      	sub	sp, #8
 8000258:	af00      	add	r7, sp, #0
 800025a:	6078      	str	r0, [r7, #4]
	resAllSegments();
 800025c:	f000 f884 	bl	8000368 <resAllSegments>
	if(segmentValues[0] == '1') LL_GPIO_SetOutputPin(seg_A_Port, seg_A_Pin);
 8000260:	687b      	ldr	r3, [r7, #4]
 8000262:	781b      	ldrb	r3, [r3, #0]
 8000264:	2b31      	cmp	r3, #49	; 0x31
 8000266:	d104      	bne.n	8000272 <updAlphanumChar+0x1e>
 8000268:	2102      	movs	r1, #2
 800026a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800026e:	f7ff ffab 	bl	80001c8 <LL_GPIO_SetOutputPin>
	if(segmentValues[1] == '1') LL_GPIO_SetOutputPin(seg_B_Port, seg_B_Pin);
 8000272:	687b      	ldr	r3, [r7, #4]
 8000274:	3301      	adds	r3, #1
 8000276:	781b      	ldrb	r3, [r3, #0]
 8000278:	2b31      	cmp	r3, #49	; 0x31
 800027a:	d104      	bne.n	8000286 <updAlphanumChar+0x32>
 800027c:	2101      	movs	r1, #1
 800027e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000282:	f7ff ffa1 	bl	80001c8 <LL_GPIO_SetOutputPin>
	if(segmentValues[2] == '1') LL_GPIO_SetOutputPin(seg_C_Port, seg_C_Pin);
 8000286:	687b      	ldr	r3, [r7, #4]
 8000288:	3302      	adds	r3, #2
 800028a:	781b      	ldrb	r3, [r3, #0]
 800028c:	2b31      	cmp	r3, #49	; 0x31
 800028e:	d105      	bne.n	800029c <updAlphanumChar+0x48>
 8000290:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000294:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000298:	f7ff ff96 	bl	80001c8 <LL_GPIO_SetOutputPin>
	if(segmentValues[3] == '1') LL_GPIO_SetOutputPin(seg_D_Port, seg_D_Pin);
 800029c:	687b      	ldr	r3, [r7, #4]
 800029e:	3303      	adds	r3, #3
 80002a0:	781b      	ldrb	r3, [r3, #0]
 80002a2:	2b31      	cmp	r3, #49	; 0x31
 80002a4:	d103      	bne.n	80002ae <updAlphanumChar+0x5a>
 80002a6:	2120      	movs	r1, #32
 80002a8:	4816      	ldr	r0, [pc, #88]	; (8000304 <updAlphanumChar+0xb0>)
 80002aa:	f7ff ff8d 	bl	80001c8 <LL_GPIO_SetOutputPin>
	if(segmentValues[4] == '1') LL_GPIO_SetOutputPin(seg_E_Port, seg_E_Pin);
 80002ae:	687b      	ldr	r3, [r7, #4]
 80002b0:	3304      	adds	r3, #4
 80002b2:	781b      	ldrb	r3, [r3, #0]
 80002b4:	2b31      	cmp	r3, #49	; 0x31
 80002b6:	d105      	bne.n	80002c4 <updAlphanumChar+0x70>
 80002b8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80002bc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80002c0:	f7ff ff82 	bl	80001c8 <LL_GPIO_SetOutputPin>
	if(segmentValues[5] == '1') LL_GPIO_SetOutputPin(seg_F_Port, seg_F_Pin);
 80002c4:	687b      	ldr	r3, [r7, #4]
 80002c6:	3305      	adds	r3, #5
 80002c8:	781b      	ldrb	r3, [r3, #0]
 80002ca:	2b31      	cmp	r3, #49	; 0x31
 80002cc:	d104      	bne.n	80002d8 <updAlphanumChar+0x84>
 80002ce:	2108      	movs	r1, #8
 80002d0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80002d4:	f7ff ff78 	bl	80001c8 <LL_GPIO_SetOutputPin>
	if(segmentValues[6] == '1') LL_GPIO_SetOutputPin(seg_G_Port, seg_G_Pin);
 80002d8:	687b      	ldr	r3, [r7, #4]
 80002da:	3306      	adds	r3, #6
 80002dc:	781b      	ldrb	r3, [r3, #0]
 80002de:	2b31      	cmp	r3, #49	; 0x31
 80002e0:	d103      	bne.n	80002ea <updAlphanumChar+0x96>
 80002e2:	2110      	movs	r1, #16
 80002e4:	4807      	ldr	r0, [pc, #28]	; (8000304 <updAlphanumChar+0xb0>)
 80002e6:	f7ff ff6f 	bl	80001c8 <LL_GPIO_SetOutputPin>
	if(segmentValues[7] == '1') LL_GPIO_SetOutputPin(seg_DP_Port, seg_DP_Pin);
 80002ea:	687b      	ldr	r3, [r7, #4]
 80002ec:	3307      	adds	r3, #7
 80002ee:	781b      	ldrb	r3, [r3, #0]
 80002f0:	2b31      	cmp	r3, #49	; 0x31
 80002f2:	d103      	bne.n	80002fc <updAlphanumChar+0xa8>
 80002f4:	2102      	movs	r1, #2
 80002f6:	4803      	ldr	r0, [pc, #12]	; (8000304 <updAlphanumChar+0xb0>)
 80002f8:	f7ff ff66 	bl	80001c8 <LL_GPIO_SetOutputPin>
}
 80002fc:	bf00      	nop
 80002fe:	3708      	adds	r7, #8
 8000300:	46bd      	mov	sp, r7
 8000302:	bd80      	pop	{r7, pc}
 8000304:	48000400 	.word	0x48000400

08000308 <setDigit>:

//Turns required digit ON
void setDigit(uint8_t pos){
 8000308:	b580      	push	{r7, lr}
 800030a:	b082      	sub	sp, #8
 800030c:	af00      	add	r7, sp, #0
 800030e:	4603      	mov	r3, r0
 8000310:	71fb      	strb	r3, [r7, #7]
	switch(pos){
 8000312:	79fb      	ldrb	r3, [r7, #7]
 8000314:	2b03      	cmp	r3, #3
 8000316:	d823      	bhi.n	8000360 <setDigit+0x58>
 8000318:	a201      	add	r2, pc, #4	; (adr r2, 8000320 <setDigit+0x18>)
 800031a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800031e:	bf00      	nop
 8000320:	08000331 	.word	0x08000331
 8000324:	0800033d 	.word	0x0800033d
 8000328:	08000349 	.word	0x08000349
 800032c:	08000355 	.word	0x08000355
		case 0:
			DIGIT_4_ON;
 8000330:	2104      	movs	r1, #4
 8000332:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000336:	f7ff ff47 	bl	80001c8 <LL_GPIO_SetOutputPin>
			break;
 800033a:	e011      	b.n	8000360 <setDigit+0x58>
		case 1:
			DIGIT_3_ON;
 800033c:	2140      	movs	r1, #64	; 0x40
 800033e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000342:	f7ff ff41 	bl	80001c8 <LL_GPIO_SetOutputPin>
			break;
 8000346:	e00b      	b.n	8000360 <setDigit+0x58>
		case 2:
			DIGIT_2_ON;
 8000348:	2110      	movs	r1, #16
 800034a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800034e:	f7ff ff3b 	bl	80001c8 <LL_GPIO_SetOutputPin>
			break;
 8000352:	e005      	b.n	8000360 <setDigit+0x58>
		case 3:
			DIGIT_1_ON;
 8000354:	2120      	movs	r1, #32
 8000356:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800035a:	f7ff ff35 	bl	80001c8 <LL_GPIO_SetOutputPin>
			break;
 800035e:	bf00      	nop
	}
}
 8000360:	bf00      	nop
 8000362:	3708      	adds	r7, #8
 8000364:	46bd      	mov	sp, r7
 8000366:	bd80      	pop	{r7, pc}

08000368 <resAllSegments>:

/*Reset (turn-off) all the segments of display*/
void resAllSegments(){
 8000368:	b580      	push	{r7, lr}
 800036a:	af00      	add	r7, sp, #0
	LL_GPIO_SetOutputPin(seg_A_Port, seg_A_Pin);
 800036c:	2102      	movs	r1, #2
 800036e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000372:	f7ff ff29 	bl	80001c8 <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(seg_B_Port, seg_B_Pin);
 8000376:	2101      	movs	r1, #1
 8000378:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800037c:	f7ff ff24 	bl	80001c8 <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(seg_C_Port, seg_C_Pin);
 8000380:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000384:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000388:	f7ff ff1e 	bl	80001c8 <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(seg_D_Port, seg_D_Pin);
 800038c:	2120      	movs	r1, #32
 800038e:	480c      	ldr	r0, [pc, #48]	; (80003c0 <resAllSegments+0x58>)
 8000390:	f7ff ff1a 	bl	80001c8 <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(seg_E_Port, seg_E_Pin);
 8000394:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000398:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800039c:	f7ff ff14 	bl	80001c8 <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(seg_F_Port, seg_F_Pin);
 80003a0:	2108      	movs	r1, #8
 80003a2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80003a6:	f7ff ff0f 	bl	80001c8 <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(seg_G_Port, seg_G_Pin);
 80003aa:	2110      	movs	r1, #16
 80003ac:	4804      	ldr	r0, [pc, #16]	; (80003c0 <resAllSegments+0x58>)
 80003ae:	f7ff ff0b 	bl	80001c8 <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(seg_DP_Port, seg_DP_Pin);
 80003b2:	2102      	movs	r1, #2
 80003b4:	4802      	ldr	r0, [pc, #8]	; (80003c0 <resAllSegments+0x58>)
 80003b6:	f7ff ff07 	bl	80001c8 <LL_GPIO_SetOutputPin>
}
 80003ba:	bf00      	nop
 80003bc:	bd80      	pop	{r7, pc}
 80003be:	bf00      	nop
 80003c0:	48000400 	.word	0x48000400

080003c4 <resAllDigits>:

/* Reset (turn-off) all digits*/
void resAllDigits(void)
{
 80003c4:	b580      	push	{r7, lr}
 80003c6:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(dig_1_Port, dig_1_Pin);
 80003c8:	2120      	movs	r1, #32
 80003ca:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80003ce:	f7ff ff09 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(dig_2_Port, dig_2_Pin);
 80003d2:	2110      	movs	r1, #16
 80003d4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80003d8:	f7ff ff04 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(dig_3_Port, dig_3_Pin);
 80003dc:	2140      	movs	r1, #64	; 0x40
 80003de:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80003e2:	f7ff feff 	bl	80001e4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(dig_4_Port, dig_4_Pin);
 80003e6:	2104      	movs	r1, #4
 80003e8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80003ec:	f7ff fefa 	bl	80001e4 <LL_GPIO_ResetOutputPin>
}
 80003f0:	bf00      	nop
 80003f2:	bd80      	pop	{r7, pc}

080003f4 <DISPLAY_shiftCurStr>:

//Functions to handle shifting of the currently displaying string
void DISPLAY_shiftCurStr(){
 80003f4:	b580      	push	{r7, lr}
 80003f6:	af00      	add	r7, sp, #0
	static uint8_t curPos = 0;
	static uint8_t shiftDir = LEFT_TO_RIGHT;

	updCurPos(&curPos, shiftDir);
 80003f8:	4b09      	ldr	r3, [pc, #36]	; (8000420 <DISPLAY_shiftCurStr+0x2c>)
 80003fa:	781b      	ldrb	r3, [r3, #0]
 80003fc:	4619      	mov	r1, r3
 80003fe:	4809      	ldr	r0, [pc, #36]	; (8000424 <DISPLAY_shiftCurStr+0x30>)
 8000400:	f000 f812 	bl	8000428 <updCurPos>
	updShiftDir(curPos, &shiftDir);
 8000404:	4b07      	ldr	r3, [pc, #28]	; (8000424 <DISPLAY_shiftCurStr+0x30>)
 8000406:	781b      	ldrb	r3, [r3, #0]
 8000408:	4905      	ldr	r1, [pc, #20]	; (8000420 <DISPLAY_shiftCurStr+0x2c>)
 800040a:	4618      	mov	r0, r3
 800040c:	f000 f828 	bl	8000460 <updShiftDir>
	setCurStr(curPos);
 8000410:	4b04      	ldr	r3, [pc, #16]	; (8000424 <DISPLAY_shiftCurStr+0x30>)
 8000412:	781b      	ldrb	r3, [r3, #0]
 8000414:	4618      	mov	r0, r3
 8000416:	f000 f841 	bl	800049c <setCurStr>
}
 800041a:	bf00      	nop
 800041c:	bd80      	pop	{r7, pc}
 800041e:	bf00      	nop
 8000420:	2000001c 	.word	0x2000001c
 8000424:	20000040 	.word	0x20000040

08000428 <updCurPos>:

void updCurPos(uint8_t *prevPos, uint8_t shiftDir){
 8000428:	b480      	push	{r7}
 800042a:	b083      	sub	sp, #12
 800042c:	af00      	add	r7, sp, #0
 800042e:	6078      	str	r0, [r7, #4]
 8000430:	460b      	mov	r3, r1
 8000432:	70fb      	strb	r3, [r7, #3]
	shiftDir == LEFT_TO_RIGHT ? (*prevPos)++ : (*prevPos)--;
 8000434:	78fb      	ldrb	r3, [r7, #3]
 8000436:	2b01      	cmp	r3, #1
 8000438:	d106      	bne.n	8000448 <updCurPos+0x20>
 800043a:	687b      	ldr	r3, [r7, #4]
 800043c:	781b      	ldrb	r3, [r3, #0]
 800043e:	3301      	adds	r3, #1
 8000440:	b2da      	uxtb	r2, r3
 8000442:	687b      	ldr	r3, [r7, #4]
 8000444:	701a      	strb	r2, [r3, #0]
}
 8000446:	e005      	b.n	8000454 <updCurPos+0x2c>
	shiftDir == LEFT_TO_RIGHT ? (*prevPos)++ : (*prevPos)--;
 8000448:	687b      	ldr	r3, [r7, #4]
 800044a:	781b      	ldrb	r3, [r3, #0]
 800044c:	3b01      	subs	r3, #1
 800044e:	b2da      	uxtb	r2, r3
 8000450:	687b      	ldr	r3, [r7, #4]
 8000452:	701a      	strb	r2, [r3, #0]
}
 8000454:	bf00      	nop
 8000456:	370c      	adds	r7, #12
 8000458:	46bd      	mov	sp, r7
 800045a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800045e:	4770      	bx	lr

08000460 <updShiftDir>:

void updShiftDir(uint8_t curPos, uint8_t *shiftDir){
 8000460:	b480      	push	{r7}
 8000462:	b083      	sub	sp, #12
 8000464:	af00      	add	r7, sp, #0
 8000466:	4603      	mov	r3, r0
 8000468:	6039      	str	r1, [r7, #0]
 800046a:	71fb      	strb	r3, [r7, #7]
	if(curPos >= (complStrLen - NUM_DIG)){
 800046c:	79fa      	ldrb	r2, [r7, #7]
 800046e:	4b0a      	ldr	r3, [pc, #40]	; (8000498 <updShiftDir+0x38>)
 8000470:	781b      	ldrb	r3, [r3, #0]
 8000472:	3b04      	subs	r3, #4
 8000474:	429a      	cmp	r2, r3
 8000476:	db02      	blt.n	800047e <updShiftDir+0x1e>
		*shiftDir =  LEFT_TO_RIGHT;
 8000478:	683b      	ldr	r3, [r7, #0]
 800047a:	2201      	movs	r2, #1
 800047c:	701a      	strb	r2, [r3, #0]
	}

	if(curPos <= 0){
 800047e:	79fb      	ldrb	r3, [r7, #7]
 8000480:	2b00      	cmp	r3, #0
 8000482:	d102      	bne.n	800048a <updShiftDir+0x2a>
		*shiftDir = RIGHT_TO_LEFT;
 8000484:	683b      	ldr	r3, [r7, #0]
 8000486:	2200      	movs	r2, #0
 8000488:	701a      	strb	r2, [r3, #0]
	}
}
 800048a:	bf00      	nop
 800048c:	370c      	adds	r7, #12
 800048e:	46bd      	mov	sp, r7
 8000490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000494:	4770      	bx	lr
 8000496:	bf00      	nop
 8000498:	20000014 	.word	0x20000014

0800049c <setCurStr>:

void setCurStr(uint8_t curPos){
 800049c:	b480      	push	{r7}
 800049e:	b085      	sub	sp, #20
 80004a0:	af00      	add	r7, sp, #0
 80004a2:	4603      	mov	r3, r0
 80004a4:	71fb      	strb	r3, [r7, #7]
	for(uint8_t i = 0; i<NUM_DIG; i++){
 80004a6:	2300      	movs	r3, #0
 80004a8:	73fb      	strb	r3, [r7, #15]
 80004aa:	e00a      	b.n	80004c2 <setCurStr+0x26>
		curStr[i] = complStr[curPos + i];
 80004ac:	79fa      	ldrb	r2, [r7, #7]
 80004ae:	7bfb      	ldrb	r3, [r7, #15]
 80004b0:	441a      	add	r2, r3
 80004b2:	7bfb      	ldrb	r3, [r7, #15]
 80004b4:	4907      	ldr	r1, [pc, #28]	; (80004d4 <setCurStr+0x38>)
 80004b6:	5c89      	ldrb	r1, [r1, r2]
 80004b8:	4a07      	ldr	r2, [pc, #28]	; (80004d8 <setCurStr+0x3c>)
 80004ba:	54d1      	strb	r1, [r2, r3]
	for(uint8_t i = 0; i<NUM_DIG; i++){
 80004bc:	7bfb      	ldrb	r3, [r7, #15]
 80004be:	3301      	adds	r3, #1
 80004c0:	73fb      	strb	r3, [r7, #15]
 80004c2:	7bfb      	ldrb	r3, [r7, #15]
 80004c4:	2b03      	cmp	r3, #3
 80004c6:	d9f1      	bls.n	80004ac <setCurStr+0x10>
	}
}
 80004c8:	bf00      	nop
 80004ca:	3714      	adds	r7, #20
 80004cc:	46bd      	mov	sp, r7
 80004ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004d2:	4770      	bx	lr
 80004d4:	20000000 	.word	0x20000000
 80004d8:	20000044 	.word	0x20000044

080004dc <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 80004dc:	b480      	push	{r7}
 80004de:	b085      	sub	sp, #20
 80004e0:	af00      	add	r7, sp, #0
 80004e2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHBENR, Periphs);
 80004e4:	4b08      	ldr	r3, [pc, #32]	; (8000508 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80004e6:	695a      	ldr	r2, [r3, #20]
 80004e8:	4907      	ldr	r1, [pc, #28]	; (8000508 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80004ea:	687b      	ldr	r3, [r7, #4]
 80004ec:	4313      	orrs	r3, r2
 80004ee:	614b      	str	r3, [r1, #20]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 80004f0:	4b05      	ldr	r3, [pc, #20]	; (8000508 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80004f2:	695a      	ldr	r2, [r3, #20]
 80004f4:	687b      	ldr	r3, [r7, #4]
 80004f6:	4013      	ands	r3, r2
 80004f8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80004fa:	68fb      	ldr	r3, [r7, #12]
}
 80004fc:	bf00      	nop
 80004fe:	3714      	adds	r7, #20
 8000500:	46bd      	mov	sp, r7
 8000502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000506:	4770      	bx	lr
 8000508:	40021000 	.word	0x40021000

0800050c <LL_GPIO_ResetOutputPin>:
{
 800050c:	b480      	push	{r7}
 800050e:	b083      	sub	sp, #12
 8000510:	af00      	add	r7, sp, #0
 8000512:	6078      	str	r0, [r7, #4]
 8000514:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 8000516:	687b      	ldr	r3, [r7, #4]
 8000518:	683a      	ldr	r2, [r7, #0]
 800051a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800051c:	bf00      	nop
 800051e:	370c      	adds	r7, #12
 8000520:	46bd      	mov	sp, r7
 8000522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000526:	4770      	bx	lr

08000528 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 8000528:	b580      	push	{r7, lr}
 800052a:	b086      	sub	sp, #24
 800052c:	af00      	add	r7, sp, #0

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800052e:	463b      	mov	r3, r7
 8000530:	2200      	movs	r2, #0
 8000532:	601a      	str	r2, [r3, #0]
 8000534:	605a      	str	r2, [r3, #4]
 8000536:	609a      	str	r2, [r3, #8]
 8000538:	60da      	str	r2, [r3, #12]
 800053a:	611a      	str	r2, [r3, #16]
 800053c:	615a      	str	r2, [r3, #20]

  /* GPIO Ports Clock Enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 800053e:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8000542:	f7ff ffcb 	bl	80004dc <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8000546:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 800054a:	f7ff ffc7 	bl	80004dc <LL_AHB1_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(GPIOA, segment_B_Pin|segment_A_Pin|digit_4_Pin|segment_F_Pin
 800054e:	f640 117f 	movw	r1, #2431	; 0x97f
 8000552:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000556:	f7ff ffd9 	bl	800050c <LL_GPIO_ResetOutputPin>
                          |digit_2_Pin|digit_1_Pin|digit_3_Pin|segment_C_Pin
                          |segment_E_Pin);

  /**/
  LL_GPIO_ResetOutputPin(GPIOB, segment_DP_Pin|segment_G_Pin|segment_D_Pin);
 800055a:	2132      	movs	r1, #50	; 0x32
 800055c:	4813      	ldr	r0, [pc, #76]	; (80005ac <MX_GPIO_Init+0x84>)
 800055e:	f7ff ffd5 	bl	800050c <LL_GPIO_ResetOutputPin>

  /**/
  GPIO_InitStruct.Pin = segment_B_Pin|segment_A_Pin|digit_4_Pin|segment_F_Pin
 8000562:	f640 137f 	movw	r3, #2431	; 0x97f
 8000566:	603b      	str	r3, [r7, #0]
                          |digit_2_Pin|digit_1_Pin|digit_3_Pin|segment_C_Pin
                          |segment_E_Pin;
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000568:	2301      	movs	r3, #1
 800056a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800056c:	2300      	movs	r3, #0
 800056e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000570:	2300      	movs	r3, #0
 8000572:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000574:	2300      	movs	r3, #0
 8000576:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000578:	463b      	mov	r3, r7
 800057a:	4619      	mov	r1, r3
 800057c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000580:	f000 fd52 	bl	8001028 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = segment_DP_Pin|segment_G_Pin|segment_D_Pin;
 8000584:	2332      	movs	r3, #50	; 0x32
 8000586:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000588:	2301      	movs	r3, #1
 800058a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800058c:	2300      	movs	r3, #0
 800058e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000590:	2300      	movs	r3, #0
 8000592:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000594:	2300      	movs	r3, #0
 8000596:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000598:	463b      	mov	r3, r7
 800059a:	4619      	mov	r1, r3
 800059c:	4803      	ldr	r0, [pc, #12]	; (80005ac <MX_GPIO_Init+0x84>)
 800059e:	f000 fd43 	bl	8001028 <LL_GPIO_Init>

}
 80005a2:	bf00      	nop
 80005a4:	3718      	adds	r7, #24
 80005a6:	46bd      	mov	sp, r7
 80005a8:	bd80      	pop	{r7, pc}
 80005aa:	bf00      	nop
 80005ac:	48000400 	.word	0x48000400

080005b0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80005b0:	b480      	push	{r7}
 80005b2:	b085      	sub	sp, #20
 80005b4:	af00      	add	r7, sp, #0
 80005b6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80005b8:	687b      	ldr	r3, [r7, #4]
 80005ba:	f003 0307 	and.w	r3, r3, #7
 80005be:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80005c0:	4b0c      	ldr	r3, [pc, #48]	; (80005f4 <__NVIC_SetPriorityGrouping+0x44>)
 80005c2:	68db      	ldr	r3, [r3, #12]
 80005c4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80005c6:	68ba      	ldr	r2, [r7, #8]
 80005c8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80005cc:	4013      	ands	r3, r2
 80005ce:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80005d0:	68fb      	ldr	r3, [r7, #12]
 80005d2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80005d4:	68bb      	ldr	r3, [r7, #8]
 80005d6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80005d8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80005dc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80005e0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80005e2:	4a04      	ldr	r2, [pc, #16]	; (80005f4 <__NVIC_SetPriorityGrouping+0x44>)
 80005e4:	68bb      	ldr	r3, [r7, #8]
 80005e6:	60d3      	str	r3, [r2, #12]
}
 80005e8:	bf00      	nop
 80005ea:	3714      	adds	r7, #20
 80005ec:	46bd      	mov	sp, r7
 80005ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005f2:	4770      	bx	lr
 80005f4:	e000ed00 	.word	0xe000ed00

080005f8 <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
 80005f8:	b480      	push	{r7}
 80005fa:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 80005fc:	4b05      	ldr	r3, [pc, #20]	; (8000614 <LL_RCC_HSI_Enable+0x1c>)
 80005fe:	681b      	ldr	r3, [r3, #0]
 8000600:	4a04      	ldr	r2, [pc, #16]	; (8000614 <LL_RCC_HSI_Enable+0x1c>)
 8000602:	f043 0301 	orr.w	r3, r3, #1
 8000606:	6013      	str	r3, [r2, #0]
}
 8000608:	bf00      	nop
 800060a:	46bd      	mov	sp, r7
 800060c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000610:	4770      	bx	lr
 8000612:	bf00      	nop
 8000614:	40021000 	.word	0x40021000

08000618 <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 8000618:	b480      	push	{r7}
 800061a:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
 800061c:	4b06      	ldr	r3, [pc, #24]	; (8000638 <LL_RCC_HSI_IsReady+0x20>)
 800061e:	681b      	ldr	r3, [r3, #0]
 8000620:	f003 0302 	and.w	r3, r3, #2
 8000624:	2b02      	cmp	r3, #2
 8000626:	bf0c      	ite	eq
 8000628:	2301      	moveq	r3, #1
 800062a:	2300      	movne	r3, #0
 800062c:	b2db      	uxtb	r3, r3
}
 800062e:	4618      	mov	r0, r3
 8000630:	46bd      	mov	sp, r7
 8000632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000636:	4770      	bx	lr
 8000638:	40021000 	.word	0x40021000

0800063c <LL_RCC_HSI_SetCalibTrimming>:
  * @rmtoll CR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
  * @param  Value between Min_Data = 0x00 and Max_Data = 0x1F
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
 800063c:	b480      	push	{r7}
 800063e:	b083      	sub	sp, #12
 8000640:	af00      	add	r7, sp, #0
 8000642:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, Value << RCC_CR_HSITRIM_Pos);
 8000644:	4b07      	ldr	r3, [pc, #28]	; (8000664 <LL_RCC_HSI_SetCalibTrimming+0x28>)
 8000646:	681b      	ldr	r3, [r3, #0]
 8000648:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800064c:	687b      	ldr	r3, [r7, #4]
 800064e:	00db      	lsls	r3, r3, #3
 8000650:	4904      	ldr	r1, [pc, #16]	; (8000664 <LL_RCC_HSI_SetCalibTrimming+0x28>)
 8000652:	4313      	orrs	r3, r2
 8000654:	600b      	str	r3, [r1, #0]
}
 8000656:	bf00      	nop
 8000658:	370c      	adds	r7, #12
 800065a:	46bd      	mov	sp, r7
 800065c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000660:	4770      	bx	lr
 8000662:	bf00      	nop
 8000664:	40021000 	.word	0x40021000

08000668 <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 8000668:	b480      	push	{r7}
 800066a:	b083      	sub	sp, #12
 800066c:	af00      	add	r7, sp, #0
 800066e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8000670:	4b06      	ldr	r3, [pc, #24]	; (800068c <LL_RCC_SetSysClkSource+0x24>)
 8000672:	685b      	ldr	r3, [r3, #4]
 8000674:	f023 0203 	bic.w	r2, r3, #3
 8000678:	4904      	ldr	r1, [pc, #16]	; (800068c <LL_RCC_SetSysClkSource+0x24>)
 800067a:	687b      	ldr	r3, [r7, #4]
 800067c:	4313      	orrs	r3, r2
 800067e:	604b      	str	r3, [r1, #4]
}
 8000680:	bf00      	nop
 8000682:	370c      	adds	r7, #12
 8000684:	46bd      	mov	sp, r7
 8000686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800068a:	4770      	bx	lr
 800068c:	40021000 	.word	0x40021000

08000690 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8000690:	b480      	push	{r7}
 8000692:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8000694:	4b04      	ldr	r3, [pc, #16]	; (80006a8 <LL_RCC_GetSysClkSource+0x18>)
 8000696:	685b      	ldr	r3, [r3, #4]
 8000698:	f003 030c 	and.w	r3, r3, #12
}
 800069c:	4618      	mov	r0, r3
 800069e:	46bd      	mov	sp, r7
 80006a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006a4:	4770      	bx	lr
 80006a6:	bf00      	nop
 80006a8:	40021000 	.word	0x40021000

080006ac <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 80006ac:	b480      	push	{r7}
 80006ae:	b083      	sub	sp, #12
 80006b0:	af00      	add	r7, sp, #0
 80006b2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 80006b4:	4b06      	ldr	r3, [pc, #24]	; (80006d0 <LL_RCC_SetAHBPrescaler+0x24>)
 80006b6:	685b      	ldr	r3, [r3, #4]
 80006b8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80006bc:	4904      	ldr	r1, [pc, #16]	; (80006d0 <LL_RCC_SetAHBPrescaler+0x24>)
 80006be:	687b      	ldr	r3, [r7, #4]
 80006c0:	4313      	orrs	r3, r2
 80006c2:	604b      	str	r3, [r1, #4]
}
 80006c4:	bf00      	nop
 80006c6:	370c      	adds	r7, #12
 80006c8:	46bd      	mov	sp, r7
 80006ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ce:	4770      	bx	lr
 80006d0:	40021000 	.word	0x40021000

080006d4 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 80006d4:	b480      	push	{r7}
 80006d6:	b083      	sub	sp, #12
 80006d8:	af00      	add	r7, sp, #0
 80006da:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 80006dc:	4b06      	ldr	r3, [pc, #24]	; (80006f8 <LL_RCC_SetAPB1Prescaler+0x24>)
 80006de:	685b      	ldr	r3, [r3, #4]
 80006e0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80006e4:	4904      	ldr	r1, [pc, #16]	; (80006f8 <LL_RCC_SetAPB1Prescaler+0x24>)
 80006e6:	687b      	ldr	r3, [r7, #4]
 80006e8:	4313      	orrs	r3, r2
 80006ea:	604b      	str	r3, [r1, #4]
}
 80006ec:	bf00      	nop
 80006ee:	370c      	adds	r7, #12
 80006f0:	46bd      	mov	sp, r7
 80006f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006f6:	4770      	bx	lr
 80006f8:	40021000 	.word	0x40021000

080006fc <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 80006fc:	b480      	push	{r7}
 80006fe:	b083      	sub	sp, #12
 8000700:	af00      	add	r7, sp, #0
 8000702:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8000704:	4b06      	ldr	r3, [pc, #24]	; (8000720 <LL_RCC_SetAPB2Prescaler+0x24>)
 8000706:	685b      	ldr	r3, [r3, #4]
 8000708:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800070c:	4904      	ldr	r1, [pc, #16]	; (8000720 <LL_RCC_SetAPB2Prescaler+0x24>)
 800070e:	687b      	ldr	r3, [r7, #4]
 8000710:	4313      	orrs	r3, r2
 8000712:	604b      	str	r3, [r1, #4]
}
 8000714:	bf00      	nop
 8000716:	370c      	adds	r7, #12
 8000718:	46bd      	mov	sp, r7
 800071a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800071e:	4770      	bx	lr
 8000720:	40021000 	.word	0x40021000

08000724 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000724:	b480      	push	{r7}
 8000726:	b085      	sub	sp, #20
 8000728:	af00      	add	r7, sp, #0
 800072a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 800072c:	4b08      	ldr	r3, [pc, #32]	; (8000750 <LL_APB1_GRP1_EnableClock+0x2c>)
 800072e:	69da      	ldr	r2, [r3, #28]
 8000730:	4907      	ldr	r1, [pc, #28]	; (8000750 <LL_APB1_GRP1_EnableClock+0x2c>)
 8000732:	687b      	ldr	r3, [r7, #4]
 8000734:	4313      	orrs	r3, r2
 8000736:	61cb      	str	r3, [r1, #28]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8000738:	4b05      	ldr	r3, [pc, #20]	; (8000750 <LL_APB1_GRP1_EnableClock+0x2c>)
 800073a:	69da      	ldr	r2, [r3, #28]
 800073c:	687b      	ldr	r3, [r7, #4]
 800073e:	4013      	ands	r3, r2
 8000740:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000742:	68fb      	ldr	r3, [r7, #12]
}
 8000744:	bf00      	nop
 8000746:	3714      	adds	r7, #20
 8000748:	46bd      	mov	sp, r7
 800074a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800074e:	4770      	bx	lr
 8000750:	40021000 	.word	0x40021000

08000754 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000754:	b480      	push	{r7}
 8000756:	b085      	sub	sp, #20
 8000758:	af00      	add	r7, sp, #0
 800075a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 800075c:	4b08      	ldr	r3, [pc, #32]	; (8000780 <LL_APB2_GRP1_EnableClock+0x2c>)
 800075e:	699a      	ldr	r2, [r3, #24]
 8000760:	4907      	ldr	r1, [pc, #28]	; (8000780 <LL_APB2_GRP1_EnableClock+0x2c>)
 8000762:	687b      	ldr	r3, [r7, #4]
 8000764:	4313      	orrs	r3, r2
 8000766:	618b      	str	r3, [r1, #24]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8000768:	4b05      	ldr	r3, [pc, #20]	; (8000780 <LL_APB2_GRP1_EnableClock+0x2c>)
 800076a:	699a      	ldr	r2, [r3, #24]
 800076c:	687b      	ldr	r3, [r7, #4]
 800076e:	4013      	ands	r3, r2
 8000770:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000772:	68fb      	ldr	r3, [r7, #12]
}
 8000774:	bf00      	nop
 8000776:	3714      	adds	r7, #20
 8000778:	46bd      	mov	sp, r7
 800077a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800077e:	4770      	bx	lr
 8000780:	40021000 	.word	0x40021000

08000784 <LL_FLASH_SetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_1
  *         @arg @ref LL_FLASH_LATENCY_2
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 8000784:	b480      	push	{r7}
 8000786:	b083      	sub	sp, #12
 8000788:	af00      	add	r7, sp, #0
 800078a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 800078c:	4b06      	ldr	r3, [pc, #24]	; (80007a8 <LL_FLASH_SetLatency+0x24>)
 800078e:	681b      	ldr	r3, [r3, #0]
 8000790:	f023 0207 	bic.w	r2, r3, #7
 8000794:	4904      	ldr	r1, [pc, #16]	; (80007a8 <LL_FLASH_SetLatency+0x24>)
 8000796:	687b      	ldr	r3, [r7, #4]
 8000798:	4313      	orrs	r3, r2
 800079a:	600b      	str	r3, [r1, #0]
}
 800079c:	bf00      	nop
 800079e:	370c      	adds	r7, #12
 80007a0:	46bd      	mov	sp, r7
 80007a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007a6:	4770      	bx	lr
 80007a8:	40022000 	.word	0x40022000

080007ac <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_0
  *         @arg @ref LL_FLASH_LATENCY_1
  *         @arg @ref LL_FLASH_LATENCY_2
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 80007ac:	b480      	push	{r7}
 80007ae:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 80007b0:	4b04      	ldr	r3, [pc, #16]	; (80007c4 <LL_FLASH_GetLatency+0x18>)
 80007b2:	681b      	ldr	r3, [r3, #0]
 80007b4:	f003 0307 	and.w	r3, r3, #7
}
 80007b8:	4618      	mov	r0, r3
 80007ba:	46bd      	mov	sp, r7
 80007bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007c0:	4770      	bx	lr
 80007c2:	bf00      	nop
 80007c4:	40022000 	.word	0x40022000

080007c8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80007c8:	b580      	push	{r7, lr}
 80007ca:	af00      	add	r7, sp, #0

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */

  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 80007cc:	2001      	movs	r0, #1
 80007ce:	f7ff ffc1 	bl	8000754 <LL_APB2_GRP1_EnableClock>
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 80007d2:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 80007d6:	f7ff ffa5 	bl	8000724 <LL_APB1_GRP1_EnableClock>

  NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80007da:	2003      	movs	r0, #3
 80007dc:	f7ff fee8 	bl	80005b0 <__NVIC_SetPriorityGrouping>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80007e0:	f000 f808 	bl	80007f4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80007e4:	f7ff fea0 	bl	8000528 <MX_GPIO_Init>
  MX_TIM2_Init();
 80007e8:	f000 fa18 	bl	8000c1c <MX_TIM2_Init>
  MX_TIM3_Init();
 80007ec:	f000 fa78 	bl	8000ce0 <MX_TIM3_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80007f0:	e7fe      	b.n	80007f0 <main+0x28>
	...

080007f4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80007f4:	b580      	push	{r7, lr}
 80007f6:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_0);
 80007f8:	2000      	movs	r0, #0
 80007fa:	f7ff ffc3 	bl	8000784 <LL_FLASH_SetLatency>
  while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_0)
 80007fe:	bf00      	nop
 8000800:	f7ff ffd4 	bl	80007ac <LL_FLASH_GetLatency>
 8000804:	4603      	mov	r3, r0
 8000806:	2b00      	cmp	r3, #0
 8000808:	d1fa      	bne.n	8000800 <SystemClock_Config+0xc>
  {
  }
  LL_RCC_HSI_Enable();
 800080a:	f7ff fef5 	bl	80005f8 <LL_RCC_HSI_Enable>

   /* Wait till HSI is ready */
  while(LL_RCC_HSI_IsReady() != 1)
 800080e:	bf00      	nop
 8000810:	f7ff ff02 	bl	8000618 <LL_RCC_HSI_IsReady>
 8000814:	4603      	mov	r3, r0
 8000816:	2b01      	cmp	r3, #1
 8000818:	d1fa      	bne.n	8000810 <SystemClock_Config+0x1c>
  {

  }
  LL_RCC_HSI_SetCalibTrimming(16);
 800081a:	2010      	movs	r0, #16
 800081c:	f7ff ff0e 	bl	800063c <LL_RCC_HSI_SetCalibTrimming>
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 8000820:	2000      	movs	r0, #0
 8000822:	f7ff ff43 	bl	80006ac <LL_RCC_SetAHBPrescaler>
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
 8000826:	2000      	movs	r0, #0
 8000828:	f7ff ff54 	bl	80006d4 <LL_RCC_SetAPB1Prescaler>
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB1_DIV_1);
 800082c:	2000      	movs	r0, #0
 800082e:	f7ff ff65 	bl	80006fc <LL_RCC_SetAPB2Prescaler>
  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_HSI);
 8000832:	2000      	movs	r0, #0
 8000834:	f7ff ff18 	bl	8000668 <LL_RCC_SetSysClkSource>

   /* Wait till System clock is ready */
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_HSI)
 8000838:	bf00      	nop
 800083a:	f7ff ff29 	bl	8000690 <LL_RCC_GetSysClkSource>
 800083e:	4603      	mov	r3, r0
 8000840:	2b00      	cmp	r3, #0
 8000842:	d1fa      	bne.n	800083a <SystemClock_Config+0x46>
  {

  }
  LL_Init1msTick(8000000);
 8000844:	4803      	ldr	r0, [pc, #12]	; (8000854 <SystemClock_Config+0x60>)
 8000846:	f001 f861 	bl	800190c <LL_Init1msTick>
  LL_SetSystemCoreClock(8000000);
 800084a:	4802      	ldr	r0, [pc, #8]	; (8000854 <SystemClock_Config+0x60>)
 800084c:	f001 f86c 	bl	8001928 <LL_SetSystemCoreClock>
}
 8000850:	bf00      	nop
 8000852:	bd80      	pop	{r7, pc}
 8000854:	007a1200 	.word	0x007a1200

08000858 <LL_TIM_ClearFlag_UPDATE>:
  * @rmtoll SR           UIF           LL_TIM_ClearFlag_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_ClearFlag_UPDATE(TIM_TypeDef *TIMx)
{
 8000858:	b480      	push	{r7}
 800085a:	b083      	sub	sp, #12
 800085c:	af00      	add	r7, sp, #0
 800085e:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8000860:	687b      	ldr	r3, [r7, #4]
 8000862:	f06f 0201 	mvn.w	r2, #1
 8000866:	611a      	str	r2, [r3, #16]
}
 8000868:	bf00      	nop
 800086a:	370c      	adds	r7, #12
 800086c:	46bd      	mov	sp, r7
 800086e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000872:	4770      	bx	lr

08000874 <LL_TIM_IsActiveFlag_UPDATE>:
  * @rmtoll SR           UIF           LL_TIM_IsActiveFlag_UPDATE
  * @param  TIMx Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_UPDATE(TIM_TypeDef *TIMx)
{
 8000874:	b480      	push	{r7}
 8000876:	b083      	sub	sp, #12
 8000878:	af00      	add	r7, sp, #0
 800087a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 800087c:	687b      	ldr	r3, [r7, #4]
 800087e:	691b      	ldr	r3, [r3, #16]
 8000880:	f003 0301 	and.w	r3, r3, #1
 8000884:	2b01      	cmp	r3, #1
 8000886:	d101      	bne.n	800088c <LL_TIM_IsActiveFlag_UPDATE+0x18>
 8000888:	2301      	movs	r3, #1
 800088a:	e000      	b.n	800088e <LL_TIM_IsActiveFlag_UPDATE+0x1a>
 800088c:	2300      	movs	r3, #0
}
 800088e:	4618      	mov	r0, r3
 8000890:	370c      	adds	r7, #12
 8000892:	46bd      	mov	sp, r7
 8000894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000898:	4770      	bx	lr

0800089a <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800089a:	b480      	push	{r7}
 800089c:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800089e:	bf00      	nop
 80008a0:	46bd      	mov	sp, r7
 80008a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008a6:	4770      	bx	lr

080008a8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80008a8:	b480      	push	{r7}
 80008aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80008ac:	e7fe      	b.n	80008ac <HardFault_Handler+0x4>

080008ae <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80008ae:	b480      	push	{r7}
 80008b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80008b2:	e7fe      	b.n	80008b2 <MemManage_Handler+0x4>

080008b4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80008b4:	b480      	push	{r7}
 80008b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80008b8:	e7fe      	b.n	80008b8 <BusFault_Handler+0x4>

080008ba <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80008ba:	b480      	push	{r7}
 80008bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80008be:	e7fe      	b.n	80008be <UsageFault_Handler+0x4>

080008c0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80008c0:	b480      	push	{r7}
 80008c2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80008c4:	bf00      	nop
 80008c6:	46bd      	mov	sp, r7
 80008c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008cc:	4770      	bx	lr

080008ce <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80008ce:	b480      	push	{r7}
 80008d0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80008d2:	bf00      	nop
 80008d4:	46bd      	mov	sp, r7
 80008d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008da:	4770      	bx	lr

080008dc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80008dc:	b480      	push	{r7}
 80008de:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80008e0:	bf00      	nop
 80008e2:	46bd      	mov	sp, r7
 80008e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008e8:	4770      	bx	lr

080008ea <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80008ea:	b480      	push	{r7}
 80008ec:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80008ee:	bf00      	nop
 80008f0:	46bd      	mov	sp, r7
 80008f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008f6:	4770      	bx	lr

080008f8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80008f8:	b580      	push	{r7, lr}
 80008fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */
	if(LL_TIM_IsActiveFlag_UPDATE(TIM2)){
 80008fc:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000900:	f7ff ffb8 	bl	8000874 <LL_TIM_IsActiveFlag_UPDATE>
 8000904:	4603      	mov	r3, r0
 8000906:	2b00      	cmp	r3, #0
 8000908:	d005      	beq.n	8000916 <TIM2_IRQHandler+0x1e>
		DISPLAY_displayCurStr();
 800090a:	f7ff fc79 	bl	8000200 <DISPLAY_displayCurStr>
		LL_TIM_ClearFlag_UPDATE(TIM2);
 800090e:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000912:	f7ff ffa1 	bl	8000858 <LL_TIM_ClearFlag_UPDATE>
	}
  /* USER CODE END TIM2_IRQn 0 */
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000916:	bf00      	nop
 8000918:	bd80      	pop	{r7, pc}
	...

0800091c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 800091c:	b580      	push	{r7, lr}
 800091e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */
	if(LL_TIM_IsActiveFlag_UPDATE(TIM3)){
 8000920:	4806      	ldr	r0, [pc, #24]	; (800093c <TIM3_IRQHandler+0x20>)
 8000922:	f7ff ffa7 	bl	8000874 <LL_TIM_IsActiveFlag_UPDATE>
 8000926:	4603      	mov	r3, r0
 8000928:	2b00      	cmp	r3, #0
 800092a:	d004      	beq.n	8000936 <TIM3_IRQHandler+0x1a>
		DISPLAY_shiftCurStr();
 800092c:	f7ff fd62 	bl	80003f4 <DISPLAY_shiftCurStr>
		LL_TIM_ClearFlag_UPDATE(TIM3);
 8000930:	4802      	ldr	r0, [pc, #8]	; (800093c <TIM3_IRQHandler+0x20>)
 8000932:	f7ff ff91 	bl	8000858 <LL_TIM_ClearFlag_UPDATE>
	}
  /* USER CODE END TIM3_IRQn 0 */
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8000936:	bf00      	nop
 8000938:	bd80      	pop	{r7, pc}
 800093a:	bf00      	nop
 800093c:	40000400 	.word	0x40000400

08000940 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000940:	b480      	push	{r7}
 8000942:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000944:	4b06      	ldr	r3, [pc, #24]	; (8000960 <SystemInit+0x20>)
 8000946:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800094a:	4a05      	ldr	r2, [pc, #20]	; (8000960 <SystemInit+0x20>)
 800094c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000950:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000954:	bf00      	nop
 8000956:	46bd      	mov	sp, r7
 8000958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800095c:	4770      	bx	lr
 800095e:	bf00      	nop
 8000960:	e000ed00 	.word	0xe000ed00

08000964 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000964:	b480      	push	{r7}
 8000966:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000968:	4b04      	ldr	r3, [pc, #16]	; (800097c <__NVIC_GetPriorityGrouping+0x18>)
 800096a:	68db      	ldr	r3, [r3, #12]
 800096c:	0a1b      	lsrs	r3, r3, #8
 800096e:	f003 0307 	and.w	r3, r3, #7
}
 8000972:	4618      	mov	r0, r3
 8000974:	46bd      	mov	sp, r7
 8000976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800097a:	4770      	bx	lr
 800097c:	e000ed00 	.word	0xe000ed00

08000980 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000980:	b480      	push	{r7}
 8000982:	b083      	sub	sp, #12
 8000984:	af00      	add	r7, sp, #0
 8000986:	4603      	mov	r3, r0
 8000988:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800098a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800098e:	2b00      	cmp	r3, #0
 8000990:	db0b      	blt.n	80009aa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000992:	79fb      	ldrb	r3, [r7, #7]
 8000994:	f003 021f 	and.w	r2, r3, #31
 8000998:	4907      	ldr	r1, [pc, #28]	; (80009b8 <__NVIC_EnableIRQ+0x38>)
 800099a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800099e:	095b      	lsrs	r3, r3, #5
 80009a0:	2001      	movs	r0, #1
 80009a2:	fa00 f202 	lsl.w	r2, r0, r2
 80009a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80009aa:	bf00      	nop
 80009ac:	370c      	adds	r7, #12
 80009ae:	46bd      	mov	sp, r7
 80009b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009b4:	4770      	bx	lr
 80009b6:	bf00      	nop
 80009b8:	e000e100 	.word	0xe000e100

080009bc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80009bc:	b480      	push	{r7}
 80009be:	b083      	sub	sp, #12
 80009c0:	af00      	add	r7, sp, #0
 80009c2:	4603      	mov	r3, r0
 80009c4:	6039      	str	r1, [r7, #0]
 80009c6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80009c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009cc:	2b00      	cmp	r3, #0
 80009ce:	db0a      	blt.n	80009e6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80009d0:	683b      	ldr	r3, [r7, #0]
 80009d2:	b2da      	uxtb	r2, r3
 80009d4:	490c      	ldr	r1, [pc, #48]	; (8000a08 <__NVIC_SetPriority+0x4c>)
 80009d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009da:	0112      	lsls	r2, r2, #4
 80009dc:	b2d2      	uxtb	r2, r2
 80009de:	440b      	add	r3, r1
 80009e0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80009e4:	e00a      	b.n	80009fc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80009e6:	683b      	ldr	r3, [r7, #0]
 80009e8:	b2da      	uxtb	r2, r3
 80009ea:	4908      	ldr	r1, [pc, #32]	; (8000a0c <__NVIC_SetPriority+0x50>)
 80009ec:	79fb      	ldrb	r3, [r7, #7]
 80009ee:	f003 030f 	and.w	r3, r3, #15
 80009f2:	3b04      	subs	r3, #4
 80009f4:	0112      	lsls	r2, r2, #4
 80009f6:	b2d2      	uxtb	r2, r2
 80009f8:	440b      	add	r3, r1
 80009fa:	761a      	strb	r2, [r3, #24]
}
 80009fc:	bf00      	nop
 80009fe:	370c      	adds	r7, #12
 8000a00:	46bd      	mov	sp, r7
 8000a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a06:	4770      	bx	lr
 8000a08:	e000e100 	.word	0xe000e100
 8000a0c:	e000ed00 	.word	0xe000ed00

08000a10 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000a10:	b480      	push	{r7}
 8000a12:	b089      	sub	sp, #36	; 0x24
 8000a14:	af00      	add	r7, sp, #0
 8000a16:	60f8      	str	r0, [r7, #12]
 8000a18:	60b9      	str	r1, [r7, #8]
 8000a1a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000a1c:	68fb      	ldr	r3, [r7, #12]
 8000a1e:	f003 0307 	and.w	r3, r3, #7
 8000a22:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000a24:	69fb      	ldr	r3, [r7, #28]
 8000a26:	f1c3 0307 	rsb	r3, r3, #7
 8000a2a:	2b04      	cmp	r3, #4
 8000a2c:	bf28      	it	cs
 8000a2e:	2304      	movcs	r3, #4
 8000a30:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000a32:	69fb      	ldr	r3, [r7, #28]
 8000a34:	3304      	adds	r3, #4
 8000a36:	2b06      	cmp	r3, #6
 8000a38:	d902      	bls.n	8000a40 <NVIC_EncodePriority+0x30>
 8000a3a:	69fb      	ldr	r3, [r7, #28]
 8000a3c:	3b03      	subs	r3, #3
 8000a3e:	e000      	b.n	8000a42 <NVIC_EncodePriority+0x32>
 8000a40:	2300      	movs	r3, #0
 8000a42:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a44:	f04f 32ff 	mov.w	r2, #4294967295
 8000a48:	69bb      	ldr	r3, [r7, #24]
 8000a4a:	fa02 f303 	lsl.w	r3, r2, r3
 8000a4e:	43da      	mvns	r2, r3
 8000a50:	68bb      	ldr	r3, [r7, #8]
 8000a52:	401a      	ands	r2, r3
 8000a54:	697b      	ldr	r3, [r7, #20]
 8000a56:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000a58:	f04f 31ff 	mov.w	r1, #4294967295
 8000a5c:	697b      	ldr	r3, [r7, #20]
 8000a5e:	fa01 f303 	lsl.w	r3, r1, r3
 8000a62:	43d9      	mvns	r1, r3
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a68:	4313      	orrs	r3, r2
         );
}
 8000a6a:	4618      	mov	r0, r3
 8000a6c:	3724      	adds	r7, #36	; 0x24
 8000a6e:	46bd      	mov	sp, r7
 8000a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a74:	4770      	bx	lr
	...

08000a78 <LL_APB1_GRP1_EnableClock>:
{
 8000a78:	b480      	push	{r7}
 8000a7a:	b085      	sub	sp, #20
 8000a7c:	af00      	add	r7, sp, #0
 8000a7e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 8000a80:	4b08      	ldr	r3, [pc, #32]	; (8000aa4 <LL_APB1_GRP1_EnableClock+0x2c>)
 8000a82:	69da      	ldr	r2, [r3, #28]
 8000a84:	4907      	ldr	r1, [pc, #28]	; (8000aa4 <LL_APB1_GRP1_EnableClock+0x2c>)
 8000a86:	687b      	ldr	r3, [r7, #4]
 8000a88:	4313      	orrs	r3, r2
 8000a8a:	61cb      	str	r3, [r1, #28]
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8000a8c:	4b05      	ldr	r3, [pc, #20]	; (8000aa4 <LL_APB1_GRP1_EnableClock+0x2c>)
 8000a8e:	69da      	ldr	r2, [r3, #28]
 8000a90:	687b      	ldr	r3, [r7, #4]
 8000a92:	4013      	ands	r3, r2
 8000a94:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000a96:	68fb      	ldr	r3, [r7, #12]
}
 8000a98:	bf00      	nop
 8000a9a:	3714      	adds	r7, #20
 8000a9c:	46bd      	mov	sp, r7
 8000a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aa2:	4770      	bx	lr
 8000aa4:	40021000 	.word	0x40021000

08000aa8 <LL_TIM_EnableCounter>:
{
 8000aa8:	b480      	push	{r7}
 8000aaa:	b083      	sub	sp, #12
 8000aac:	af00      	add	r7, sp, #0
 8000aae:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8000ab0:	687b      	ldr	r3, [r7, #4]
 8000ab2:	681b      	ldr	r3, [r3, #0]
 8000ab4:	f043 0201 	orr.w	r2, r3, #1
 8000ab8:	687b      	ldr	r3, [r7, #4]
 8000aba:	601a      	str	r2, [r3, #0]
}
 8000abc:	bf00      	nop
 8000abe:	370c      	adds	r7, #12
 8000ac0:	46bd      	mov	sp, r7
 8000ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ac6:	4770      	bx	lr

08000ac8 <LL_TIM_DisableARRPreload>:
{
 8000ac8:	b480      	push	{r7}
 8000aca:	b083      	sub	sp, #12
 8000acc:	af00      	add	r7, sp, #0
 8000ace:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 8000ad0:	687b      	ldr	r3, [r7, #4]
 8000ad2:	681b      	ldr	r3, [r3, #0]
 8000ad4:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	601a      	str	r2, [r3, #0]
}
 8000adc:	bf00      	nop
 8000ade:	370c      	adds	r7, #12
 8000ae0:	46bd      	mov	sp, r7
 8000ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ae6:	4770      	bx	lr

08000ae8 <LL_TIM_OC_DisableFast>:
{
 8000ae8:	b480      	push	{r7}
 8000aea:	b085      	sub	sp, #20
 8000aec:	af00      	add	r7, sp, #0
 8000aee:	6078      	str	r0, [r7, #4]
 8000af0:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8000af2:	683b      	ldr	r3, [r7, #0]
 8000af4:	2b01      	cmp	r3, #1
 8000af6:	d028      	beq.n	8000b4a <LL_TIM_OC_DisableFast+0x62>
 8000af8:	683b      	ldr	r3, [r7, #0]
 8000afa:	2b04      	cmp	r3, #4
 8000afc:	d023      	beq.n	8000b46 <LL_TIM_OC_DisableFast+0x5e>
 8000afe:	683b      	ldr	r3, [r7, #0]
 8000b00:	2b10      	cmp	r3, #16
 8000b02:	d01e      	beq.n	8000b42 <LL_TIM_OC_DisableFast+0x5a>
 8000b04:	683b      	ldr	r3, [r7, #0]
 8000b06:	2b40      	cmp	r3, #64	; 0x40
 8000b08:	d019      	beq.n	8000b3e <LL_TIM_OC_DisableFast+0x56>
 8000b0a:	683b      	ldr	r3, [r7, #0]
 8000b0c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000b10:	d013      	beq.n	8000b3a <LL_TIM_OC_DisableFast+0x52>
 8000b12:	683b      	ldr	r3, [r7, #0]
 8000b14:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000b18:	d00d      	beq.n	8000b36 <LL_TIM_OC_DisableFast+0x4e>
 8000b1a:	683b      	ldr	r3, [r7, #0]
 8000b1c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8000b20:	d007      	beq.n	8000b32 <LL_TIM_OC_DisableFast+0x4a>
 8000b22:	683b      	ldr	r3, [r7, #0]
 8000b24:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000b28:	d101      	bne.n	8000b2e <LL_TIM_OC_DisableFast+0x46>
 8000b2a:	2307      	movs	r3, #7
 8000b2c:	e00e      	b.n	8000b4c <LL_TIM_OC_DisableFast+0x64>
 8000b2e:	2308      	movs	r3, #8
 8000b30:	e00c      	b.n	8000b4c <LL_TIM_OC_DisableFast+0x64>
 8000b32:	2306      	movs	r3, #6
 8000b34:	e00a      	b.n	8000b4c <LL_TIM_OC_DisableFast+0x64>
 8000b36:	2305      	movs	r3, #5
 8000b38:	e008      	b.n	8000b4c <LL_TIM_OC_DisableFast+0x64>
 8000b3a:	2304      	movs	r3, #4
 8000b3c:	e006      	b.n	8000b4c <LL_TIM_OC_DisableFast+0x64>
 8000b3e:	2303      	movs	r3, #3
 8000b40:	e004      	b.n	8000b4c <LL_TIM_OC_DisableFast+0x64>
 8000b42:	2302      	movs	r3, #2
 8000b44:	e002      	b.n	8000b4c <LL_TIM_OC_DisableFast+0x64>
 8000b46:	2301      	movs	r3, #1
 8000b48:	e000      	b.n	8000b4c <LL_TIM_OC_DisableFast+0x64>
 8000b4a:	2300      	movs	r3, #0
 8000b4c:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	3318      	adds	r3, #24
 8000b52:	4619      	mov	r1, r3
 8000b54:	7bfb      	ldrb	r3, [r7, #15]
 8000b56:	4a0b      	ldr	r2, [pc, #44]	; (8000b84 <LL_TIM_OC_DisableFast+0x9c>)
 8000b58:	5cd3      	ldrb	r3, [r2, r3]
 8000b5a:	440b      	add	r3, r1
 8000b5c:	60bb      	str	r3, [r7, #8]
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
 8000b5e:	68bb      	ldr	r3, [r7, #8]
 8000b60:	681a      	ldr	r2, [r3, #0]
 8000b62:	7bfb      	ldrb	r3, [r7, #15]
 8000b64:	4908      	ldr	r1, [pc, #32]	; (8000b88 <LL_TIM_OC_DisableFast+0xa0>)
 8000b66:	5ccb      	ldrb	r3, [r1, r3]
 8000b68:	4619      	mov	r1, r3
 8000b6a:	2304      	movs	r3, #4
 8000b6c:	408b      	lsls	r3, r1
 8000b6e:	43db      	mvns	r3, r3
 8000b70:	401a      	ands	r2, r3
 8000b72:	68bb      	ldr	r3, [r7, #8]
 8000b74:	601a      	str	r2, [r3, #0]
}
 8000b76:	bf00      	nop
 8000b78:	3714      	adds	r7, #20
 8000b7a:	46bd      	mov	sp, r7
 8000b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b80:	4770      	bx	lr
 8000b82:	bf00      	nop
 8000b84:	080019c0 	.word	0x080019c0
 8000b88:	080019cc 	.word	0x080019cc

08000b8c <LL_TIM_SetClockSource>:
{
 8000b8c:	b480      	push	{r7}
 8000b8e:	b083      	sub	sp, #12
 8000b90:	af00      	add	r7, sp, #0
 8000b92:	6078      	str	r0, [r7, #4]
 8000b94:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 8000b96:	687b      	ldr	r3, [r7, #4]
 8000b98:	689b      	ldr	r3, [r3, #8]
 8000b9a:	f423 33a0 	bic.w	r3, r3, #81920	; 0x14000
 8000b9e:	f023 0307 	bic.w	r3, r3, #7
 8000ba2:	683a      	ldr	r2, [r7, #0]
 8000ba4:	431a      	orrs	r2, r3
 8000ba6:	687b      	ldr	r3, [r7, #4]
 8000ba8:	609a      	str	r2, [r3, #8]
}
 8000baa:	bf00      	nop
 8000bac:	370c      	adds	r7, #12
 8000bae:	46bd      	mov	sp, r7
 8000bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb4:	4770      	bx	lr

08000bb6 <LL_TIM_SetTriggerOutput>:
{
 8000bb6:	b480      	push	{r7}
 8000bb8:	b083      	sub	sp, #12
 8000bba:	af00      	add	r7, sp, #0
 8000bbc:	6078      	str	r0, [r7, #4]
 8000bbe:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	685b      	ldr	r3, [r3, #4]
 8000bc4:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8000bc8:	683b      	ldr	r3, [r7, #0]
 8000bca:	431a      	orrs	r2, r3
 8000bcc:	687b      	ldr	r3, [r7, #4]
 8000bce:	605a      	str	r2, [r3, #4]
}
 8000bd0:	bf00      	nop
 8000bd2:	370c      	adds	r7, #12
 8000bd4:	46bd      	mov	sp, r7
 8000bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bda:	4770      	bx	lr

08000bdc <LL_TIM_DisableMasterSlaveMode>:
{
 8000bdc:	b480      	push	{r7}
 8000bde:	b083      	sub	sp, #12
 8000be0:	af00      	add	r7, sp, #0
 8000be2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 8000be4:	687b      	ldr	r3, [r7, #4]
 8000be6:	689b      	ldr	r3, [r3, #8]
 8000be8:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	609a      	str	r2, [r3, #8]
}
 8000bf0:	bf00      	nop
 8000bf2:	370c      	adds	r7, #12
 8000bf4:	46bd      	mov	sp, r7
 8000bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bfa:	4770      	bx	lr

08000bfc <LL_TIM_EnableIT_UPDATE>:
  * @rmtoll DIER         UIE           LL_TIM_EnableIT_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableIT_UPDATE(TIM_TypeDef *TIMx)
{
 8000bfc:	b480      	push	{r7}
 8000bfe:	b083      	sub	sp, #12
 8000c00:	af00      	add	r7, sp, #0
 8000c02:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	68db      	ldr	r3, [r3, #12]
 8000c08:	f043 0201 	orr.w	r2, r3, #1
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	60da      	str	r2, [r3, #12]
}
 8000c10:	bf00      	nop
 8000c12:	370c      	adds	r7, #12
 8000c14:	46bd      	mov	sp, r7
 8000c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c1a:	4770      	bx	lr

08000c1c <MX_TIM2_Init>:
void add_TIM3_Init(void);
/* USER CODE END 0 */

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8000c1c:	b580      	push	{r7, lr}
 8000c1e:	b08e      	sub	sp, #56	; 0x38
 8000c20:	af00      	add	r7, sp, #0
  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8000c22:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c26:	2200      	movs	r2, #0
 8000c28:	601a      	str	r2, [r3, #0]
 8000c2a:	605a      	str	r2, [r3, #4]
 8000c2c:	609a      	str	r2, [r3, #8]
 8000c2e:	60da      	str	r2, [r3, #12]
 8000c30:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 8000c32:	1d3b      	adds	r3, r7, #4
 8000c34:	2220      	movs	r2, #32
 8000c36:	2100      	movs	r1, #0
 8000c38:	4618      	mov	r0, r3
 8000c3a:	f000 fea9 	bl	8001990 <memset>

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM2);
 8000c3e:	2001      	movs	r0, #1
 8000c40:	f7ff ff1a 	bl	8000a78 <LL_APB1_GRP1_EnableClock>

  /* TIM2 interrupt Init */
  NVIC_SetPriority(TIM2_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8000c44:	f7ff fe8e 	bl	8000964 <__NVIC_GetPriorityGrouping>
 8000c48:	4603      	mov	r3, r0
 8000c4a:	2200      	movs	r2, #0
 8000c4c:	2100      	movs	r1, #0
 8000c4e:	4618      	mov	r0, r3
 8000c50:	f7ff fede 	bl	8000a10 <NVIC_EncodePriority>
 8000c54:	4603      	mov	r3, r0
 8000c56:	4619      	mov	r1, r3
 8000c58:	201c      	movs	r0, #28
 8000c5a:	f7ff feaf 	bl	80009bc <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM2_IRQn);
 8000c5e:	201c      	movs	r0, #28
 8000c60:	f7ff fe8e 	bl	8000980 <__NVIC_EnableIRQ>

  TIM_InitStruct.Prescaler = 8000;
 8000c64:	f44f 53fa 	mov.w	r3, #8000	; 0x1f40
 8000c68:	84bb      	strh	r3, [r7, #36]	; 0x24
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8000c6a:	2300      	movs	r3, #0
 8000c6c:	62bb      	str	r3, [r7, #40]	; 0x28
  TIM_InitStruct.Autoreload = 20;
 8000c6e:	2314      	movs	r3, #20
 8000c70:	62fb      	str	r3, [r7, #44]	; 0x2c
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8000c72:	2300      	movs	r3, #0
 8000c74:	633b      	str	r3, [r7, #48]	; 0x30
  LL_TIM_Init(TIM2, &TIM_InitStruct);
 8000c76:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c7a:	4619      	mov	r1, r3
 8000c7c:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000c80:	f000 fad2 	bl	8001228 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM2);
 8000c84:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000c88:	f7ff ff1e 	bl	8000ac8 <LL_TIM_DisableARRPreload>
  LL_TIM_SetClockSource(TIM2, LL_TIM_CLOCKSOURCE_INTERNAL);
 8000c8c:	2100      	movs	r1, #0
 8000c8e:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000c92:	f7ff ff7b 	bl	8000b8c <LL_TIM_SetClockSource>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_ACTIVE;
 8000c96:	2310      	movs	r3, #16
 8000c98:	607b      	str	r3, [r7, #4]
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 8000c9a:	2300      	movs	r3, #0
 8000c9c:	60bb      	str	r3, [r7, #8]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 8000c9e:	2300      	movs	r3, #0
 8000ca0:	60fb      	str	r3, [r7, #12]
  TIM_OC_InitStruct.CompareValue = 0;
 8000ca2:	2300      	movs	r3, #0
 8000ca4:	613b      	str	r3, [r7, #16]
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 8000ca6:	2300      	movs	r3, #0
 8000ca8:	617b      	str	r3, [r7, #20]
  LL_TIM_OC_Init(TIM2, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 8000caa:	1d3b      	adds	r3, r7, #4
 8000cac:	461a      	mov	r2, r3
 8000cae:	2101      	movs	r1, #1
 8000cb0:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000cb4:	f000 fb2a 	bl	800130c <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM2, LL_TIM_CHANNEL_CH1);
 8000cb8:	2101      	movs	r1, #1
 8000cba:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000cbe:	f7ff ff13 	bl	8000ae8 <LL_TIM_OC_DisableFast>
  LL_TIM_SetTriggerOutput(TIM2, LL_TIM_TRGO_RESET);
 8000cc2:	2100      	movs	r1, #0
 8000cc4:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000cc8:	f7ff ff75 	bl	8000bb6 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM2);
 8000ccc:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000cd0:	f7ff ff84 	bl	8000bdc <LL_TIM_DisableMasterSlaveMode>

  add_TIM2_Init();
 8000cd4:	f000 f862 	bl	8000d9c <add_TIM2_Init>
}
 8000cd8:	bf00      	nop
 8000cda:	3738      	adds	r7, #56	; 0x38
 8000cdc:	46bd      	mov	sp, r7
 8000cde:	bd80      	pop	{r7, pc}

08000ce0 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8000ce0:	b580      	push	{r7, lr}
 8000ce2:	b08e      	sub	sp, #56	; 0x38
 8000ce4:	af00      	add	r7, sp, #0
  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8000ce6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000cea:	2200      	movs	r2, #0
 8000cec:	601a      	str	r2, [r3, #0]
 8000cee:	605a      	str	r2, [r3, #4]
 8000cf0:	609a      	str	r2, [r3, #8]
 8000cf2:	60da      	str	r2, [r3, #12]
 8000cf4:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 8000cf6:	1d3b      	adds	r3, r7, #4
 8000cf8:	2220      	movs	r2, #32
 8000cfa:	2100      	movs	r1, #0
 8000cfc:	4618      	mov	r0, r3
 8000cfe:	f000 fe47 	bl	8001990 <memset>

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM3);
 8000d02:	2002      	movs	r0, #2
 8000d04:	f7ff feb8 	bl	8000a78 <LL_APB1_GRP1_EnableClock>

  /* TIM3 interrupt Init */
  NVIC_SetPriority(TIM3_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8000d08:	f7ff fe2c 	bl	8000964 <__NVIC_GetPriorityGrouping>
 8000d0c:	4603      	mov	r3, r0
 8000d0e:	2200      	movs	r2, #0
 8000d10:	2100      	movs	r1, #0
 8000d12:	4618      	mov	r0, r3
 8000d14:	f7ff fe7c 	bl	8000a10 <NVIC_EncodePriority>
 8000d18:	4603      	mov	r3, r0
 8000d1a:	4619      	mov	r1, r3
 8000d1c:	201d      	movs	r0, #29
 8000d1e:	f7ff fe4d 	bl	80009bc <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM3_IRQn);
 8000d22:	201d      	movs	r0, #29
 8000d24:	f7ff fe2c 	bl	8000980 <__NVIC_EnableIRQ>

  TIM_InitStruct.Prescaler = 8000;
 8000d28:	f44f 53fa 	mov.w	r3, #8000	; 0x1f40
 8000d2c:	84bb      	strh	r3, [r7, #36]	; 0x24
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8000d2e:	2300      	movs	r3, #0
 8000d30:	62bb      	str	r3, [r7, #40]	; 0x28
  TIM_InitStruct.Autoreload = 500;
 8000d32:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8000d36:	62fb      	str	r3, [r7, #44]	; 0x2c
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8000d38:	2300      	movs	r3, #0
 8000d3a:	633b      	str	r3, [r7, #48]	; 0x30
  LL_TIM_Init(TIM3, &TIM_InitStruct);
 8000d3c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d40:	4619      	mov	r1, r3
 8000d42:	4815      	ldr	r0, [pc, #84]	; (8000d98 <MX_TIM3_Init+0xb8>)
 8000d44:	f000 fa70 	bl	8001228 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM3);
 8000d48:	4813      	ldr	r0, [pc, #76]	; (8000d98 <MX_TIM3_Init+0xb8>)
 8000d4a:	f7ff febd 	bl	8000ac8 <LL_TIM_DisableARRPreload>
  LL_TIM_SetClockSource(TIM3, LL_TIM_CLOCKSOURCE_INTERNAL);
 8000d4e:	2100      	movs	r1, #0
 8000d50:	4811      	ldr	r0, [pc, #68]	; (8000d98 <MX_TIM3_Init+0xb8>)
 8000d52:	f7ff ff1b 	bl	8000b8c <LL_TIM_SetClockSource>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_ACTIVE;
 8000d56:	2310      	movs	r3, #16
 8000d58:	607b      	str	r3, [r7, #4]
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 8000d5a:	2300      	movs	r3, #0
 8000d5c:	60bb      	str	r3, [r7, #8]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 8000d5e:	2300      	movs	r3, #0
 8000d60:	60fb      	str	r3, [r7, #12]
  TIM_OC_InitStruct.CompareValue = 0;
 8000d62:	2300      	movs	r3, #0
 8000d64:	613b      	str	r3, [r7, #16]
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 8000d66:	2300      	movs	r3, #0
 8000d68:	617b      	str	r3, [r7, #20]
  LL_TIM_OC_Init(TIM3, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 8000d6a:	1d3b      	adds	r3, r7, #4
 8000d6c:	461a      	mov	r2, r3
 8000d6e:	2101      	movs	r1, #1
 8000d70:	4809      	ldr	r0, [pc, #36]	; (8000d98 <MX_TIM3_Init+0xb8>)
 8000d72:	f000 facb 	bl	800130c <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM3, LL_TIM_CHANNEL_CH1);
 8000d76:	2101      	movs	r1, #1
 8000d78:	4807      	ldr	r0, [pc, #28]	; (8000d98 <MX_TIM3_Init+0xb8>)
 8000d7a:	f7ff feb5 	bl	8000ae8 <LL_TIM_OC_DisableFast>
  LL_TIM_SetTriggerOutput(TIM3, LL_TIM_TRGO_RESET);
 8000d7e:	2100      	movs	r1, #0
 8000d80:	4805      	ldr	r0, [pc, #20]	; (8000d98 <MX_TIM3_Init+0xb8>)
 8000d82:	f7ff ff18 	bl	8000bb6 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM3);
 8000d86:	4804      	ldr	r0, [pc, #16]	; (8000d98 <MX_TIM3_Init+0xb8>)
 8000d88:	f7ff ff28 	bl	8000bdc <LL_TIM_DisableMasterSlaveMode>

  add_TIM3_Init();
 8000d8c:	f000 f812 	bl	8000db4 <add_TIM3_Init>
}
 8000d90:	bf00      	nop
 8000d92:	3738      	adds	r7, #56	; 0x38
 8000d94:	46bd      	mov	sp, r7
 8000d96:	bd80      	pop	{r7, pc}
 8000d98:	40000400 	.word	0x40000400

08000d9c <add_TIM2_Init>:

/* USER CODE BEGIN 1 */
void add_TIM2_Init(void){
 8000d9c:	b580      	push	{r7, lr}
 8000d9e:	af00      	add	r7, sp, #0
	LL_TIM_EnableIT_UPDATE(TIM2);
 8000da0:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000da4:	f7ff ff2a 	bl	8000bfc <LL_TIM_EnableIT_UPDATE>
	LL_TIM_EnableCounter(TIM2);
 8000da8:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000dac:	f7ff fe7c 	bl	8000aa8 <LL_TIM_EnableCounter>
}
 8000db0:	bf00      	nop
 8000db2:	bd80      	pop	{r7, pc}

08000db4 <add_TIM3_Init>:

void add_TIM3_Init(void){
 8000db4:	b580      	push	{r7, lr}
 8000db6:	af00      	add	r7, sp, #0
	LL_TIM_EnableIT_UPDATE(TIM3);
 8000db8:	4803      	ldr	r0, [pc, #12]	; (8000dc8 <add_TIM3_Init+0x14>)
 8000dba:	f7ff ff1f 	bl	8000bfc <LL_TIM_EnableIT_UPDATE>
	LL_TIM_EnableCounter(TIM3);
 8000dbe:	4802      	ldr	r0, [pc, #8]	; (8000dc8 <add_TIM3_Init+0x14>)
 8000dc0:	f7ff fe72 	bl	8000aa8 <LL_TIM_EnableCounter>
}
 8000dc4:	bf00      	nop
 8000dc6:	bd80      	pop	{r7, pc}
 8000dc8:	40000400 	.word	0x40000400

08000dcc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000dcc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000e04 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000dd0:	480d      	ldr	r0, [pc, #52]	; (8000e08 <LoopForever+0x6>)
  ldr r1, =_edata
 8000dd2:	490e      	ldr	r1, [pc, #56]	; (8000e0c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000dd4:	4a0e      	ldr	r2, [pc, #56]	; (8000e10 <LoopForever+0xe>)
  movs r3, #0
 8000dd6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000dd8:	e002      	b.n	8000de0 <LoopCopyDataInit>

08000dda <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000dda:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ddc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000dde:	3304      	adds	r3, #4

08000de0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000de0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000de2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000de4:	d3f9      	bcc.n	8000dda <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000de6:	4a0b      	ldr	r2, [pc, #44]	; (8000e14 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000de8:	4c0b      	ldr	r4, [pc, #44]	; (8000e18 <LoopForever+0x16>)
  movs r3, #0
 8000dea:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000dec:	e001      	b.n	8000df2 <LoopFillZerobss>

08000dee <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000dee:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000df0:	3204      	adds	r2, #4

08000df2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000df2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000df4:	d3fb      	bcc.n	8000dee <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000df6:	f7ff fda3 	bl	8000940 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000dfa:	f000 fda5 	bl	8001948 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000dfe:	f7ff fce3 	bl	80007c8 <main>

08000e02 <LoopForever>:

LoopForever:
    b LoopForever
 8000e02:	e7fe      	b.n	8000e02 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000e04:	20003000 	.word	0x20003000
  ldr r0, =_sdata
 8000e08:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000e0c:	20000024 	.word	0x20000024
  ldr r2, =_sidata
 8000e10:	080019e0 	.word	0x080019e0
  ldr r2, =_sbss
 8000e14:	20000024 	.word	0x20000024
  ldr r4, =_ebss
 8000e18:	20000048 	.word	0x20000048

08000e1c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000e1c:	e7fe      	b.n	8000e1c <ADC1_2_IRQHandler>

08000e1e <LL_GPIO_SetPinMode>:
{
 8000e1e:	b480      	push	{r7}
 8000e20:	b089      	sub	sp, #36	; 0x24
 8000e22:	af00      	add	r7, sp, #0
 8000e24:	60f8      	str	r0, [r7, #12]
 8000e26:	60b9      	str	r1, [r7, #8]
 8000e28:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8000e2a:	68fb      	ldr	r3, [r7, #12]
 8000e2c:	681a      	ldr	r2, [r3, #0]
 8000e2e:	68bb      	ldr	r3, [r7, #8]
 8000e30:	617b      	str	r3, [r7, #20]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e32:	697b      	ldr	r3, [r7, #20]
 8000e34:	fa93 f3a3 	rbit	r3, r3
 8000e38:	613b      	str	r3, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8000e3a:	693b      	ldr	r3, [r7, #16]
 8000e3c:	fab3 f383 	clz	r3, r3
 8000e40:	b2db      	uxtb	r3, r3
 8000e42:	005b      	lsls	r3, r3, #1
 8000e44:	2103      	movs	r1, #3
 8000e46:	fa01 f303 	lsl.w	r3, r1, r3
 8000e4a:	43db      	mvns	r3, r3
 8000e4c:	401a      	ands	r2, r3
 8000e4e:	68bb      	ldr	r3, [r7, #8]
 8000e50:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e52:	69fb      	ldr	r3, [r7, #28]
 8000e54:	fa93 f3a3 	rbit	r3, r3
 8000e58:	61bb      	str	r3, [r7, #24]
  return result;
 8000e5a:	69bb      	ldr	r3, [r7, #24]
 8000e5c:	fab3 f383 	clz	r3, r3
 8000e60:	b2db      	uxtb	r3, r3
 8000e62:	005b      	lsls	r3, r3, #1
 8000e64:	6879      	ldr	r1, [r7, #4]
 8000e66:	fa01 f303 	lsl.w	r3, r1, r3
 8000e6a:	431a      	orrs	r2, r3
 8000e6c:	68fb      	ldr	r3, [r7, #12]
 8000e6e:	601a      	str	r2, [r3, #0]
}
 8000e70:	bf00      	nop
 8000e72:	3724      	adds	r7, #36	; 0x24
 8000e74:	46bd      	mov	sp, r7
 8000e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e7a:	4770      	bx	lr

08000e7c <LL_GPIO_SetPinOutputType>:
{
 8000e7c:	b480      	push	{r7}
 8000e7e:	b085      	sub	sp, #20
 8000e80:	af00      	add	r7, sp, #0
 8000e82:	60f8      	str	r0, [r7, #12]
 8000e84:	60b9      	str	r1, [r7, #8]
 8000e86:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8000e88:	68fb      	ldr	r3, [r7, #12]
 8000e8a:	685a      	ldr	r2, [r3, #4]
 8000e8c:	68bb      	ldr	r3, [r7, #8]
 8000e8e:	43db      	mvns	r3, r3
 8000e90:	401a      	ands	r2, r3
 8000e92:	68bb      	ldr	r3, [r7, #8]
 8000e94:	6879      	ldr	r1, [r7, #4]
 8000e96:	fb01 f303 	mul.w	r3, r1, r3
 8000e9a:	431a      	orrs	r2, r3
 8000e9c:	68fb      	ldr	r3, [r7, #12]
 8000e9e:	605a      	str	r2, [r3, #4]
}
 8000ea0:	bf00      	nop
 8000ea2:	3714      	adds	r7, #20
 8000ea4:	46bd      	mov	sp, r7
 8000ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eaa:	4770      	bx	lr

08000eac <LL_GPIO_SetPinSpeed>:
{
 8000eac:	b480      	push	{r7}
 8000eae:	b089      	sub	sp, #36	; 0x24
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	60f8      	str	r0, [r7, #12]
 8000eb4:	60b9      	str	r1, [r7, #8]
 8000eb6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 8000eb8:	68fb      	ldr	r3, [r7, #12]
 8000eba:	689a      	ldr	r2, [r3, #8]
 8000ebc:	68bb      	ldr	r3, [r7, #8]
 8000ebe:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000ec0:	697b      	ldr	r3, [r7, #20]
 8000ec2:	fa93 f3a3 	rbit	r3, r3
 8000ec6:	613b      	str	r3, [r7, #16]
  return result;
 8000ec8:	693b      	ldr	r3, [r7, #16]
 8000eca:	fab3 f383 	clz	r3, r3
 8000ece:	b2db      	uxtb	r3, r3
 8000ed0:	005b      	lsls	r3, r3, #1
 8000ed2:	2103      	movs	r1, #3
 8000ed4:	fa01 f303 	lsl.w	r3, r1, r3
 8000ed8:	43db      	mvns	r3, r3
 8000eda:	401a      	ands	r2, r3
 8000edc:	68bb      	ldr	r3, [r7, #8]
 8000ede:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000ee0:	69fb      	ldr	r3, [r7, #28]
 8000ee2:	fa93 f3a3 	rbit	r3, r3
 8000ee6:	61bb      	str	r3, [r7, #24]
  return result;
 8000ee8:	69bb      	ldr	r3, [r7, #24]
 8000eea:	fab3 f383 	clz	r3, r3
 8000eee:	b2db      	uxtb	r3, r3
 8000ef0:	005b      	lsls	r3, r3, #1
 8000ef2:	6879      	ldr	r1, [r7, #4]
 8000ef4:	fa01 f303 	lsl.w	r3, r1, r3
 8000ef8:	431a      	orrs	r2, r3
 8000efa:	68fb      	ldr	r3, [r7, #12]
 8000efc:	609a      	str	r2, [r3, #8]
}
 8000efe:	bf00      	nop
 8000f00:	3724      	adds	r7, #36	; 0x24
 8000f02:	46bd      	mov	sp, r7
 8000f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f08:	4770      	bx	lr

08000f0a <LL_GPIO_SetPinPull>:
{
 8000f0a:	b480      	push	{r7}
 8000f0c:	b089      	sub	sp, #36	; 0x24
 8000f0e:	af00      	add	r7, sp, #0
 8000f10:	60f8      	str	r0, [r7, #12]
 8000f12:	60b9      	str	r1, [r7, #8]
 8000f14:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8000f16:	68fb      	ldr	r3, [r7, #12]
 8000f18:	68da      	ldr	r2, [r3, #12]
 8000f1a:	68bb      	ldr	r3, [r7, #8]
 8000f1c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f1e:	697b      	ldr	r3, [r7, #20]
 8000f20:	fa93 f3a3 	rbit	r3, r3
 8000f24:	613b      	str	r3, [r7, #16]
  return result;
 8000f26:	693b      	ldr	r3, [r7, #16]
 8000f28:	fab3 f383 	clz	r3, r3
 8000f2c:	b2db      	uxtb	r3, r3
 8000f2e:	005b      	lsls	r3, r3, #1
 8000f30:	2103      	movs	r1, #3
 8000f32:	fa01 f303 	lsl.w	r3, r1, r3
 8000f36:	43db      	mvns	r3, r3
 8000f38:	401a      	ands	r2, r3
 8000f3a:	68bb      	ldr	r3, [r7, #8]
 8000f3c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f3e:	69fb      	ldr	r3, [r7, #28]
 8000f40:	fa93 f3a3 	rbit	r3, r3
 8000f44:	61bb      	str	r3, [r7, #24]
  return result;
 8000f46:	69bb      	ldr	r3, [r7, #24]
 8000f48:	fab3 f383 	clz	r3, r3
 8000f4c:	b2db      	uxtb	r3, r3
 8000f4e:	005b      	lsls	r3, r3, #1
 8000f50:	6879      	ldr	r1, [r7, #4]
 8000f52:	fa01 f303 	lsl.w	r3, r1, r3
 8000f56:	431a      	orrs	r2, r3
 8000f58:	68fb      	ldr	r3, [r7, #12]
 8000f5a:	60da      	str	r2, [r3, #12]
}
 8000f5c:	bf00      	nop
 8000f5e:	3724      	adds	r7, #36	; 0x24
 8000f60:	46bd      	mov	sp, r7
 8000f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f66:	4770      	bx	lr

08000f68 <LL_GPIO_SetAFPin_0_7>:
{
 8000f68:	b480      	push	{r7}
 8000f6a:	b089      	sub	sp, #36	; 0x24
 8000f6c:	af00      	add	r7, sp, #0
 8000f6e:	60f8      	str	r0, [r7, #12]
 8000f70:	60b9      	str	r1, [r7, #8]
 8000f72:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFRL0 << (POSITION_VAL(Pin) * 4U)),
 8000f74:	68fb      	ldr	r3, [r7, #12]
 8000f76:	6a1a      	ldr	r2, [r3, #32]
 8000f78:	68bb      	ldr	r3, [r7, #8]
 8000f7a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f7c:	697b      	ldr	r3, [r7, #20]
 8000f7e:	fa93 f3a3 	rbit	r3, r3
 8000f82:	613b      	str	r3, [r7, #16]
  return result;
 8000f84:	693b      	ldr	r3, [r7, #16]
 8000f86:	fab3 f383 	clz	r3, r3
 8000f8a:	b2db      	uxtb	r3, r3
 8000f8c:	009b      	lsls	r3, r3, #2
 8000f8e:	210f      	movs	r1, #15
 8000f90:	fa01 f303 	lsl.w	r3, r1, r3
 8000f94:	43db      	mvns	r3, r3
 8000f96:	401a      	ands	r2, r3
 8000f98:	68bb      	ldr	r3, [r7, #8]
 8000f9a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f9c:	69fb      	ldr	r3, [r7, #28]
 8000f9e:	fa93 f3a3 	rbit	r3, r3
 8000fa2:	61bb      	str	r3, [r7, #24]
  return result;
 8000fa4:	69bb      	ldr	r3, [r7, #24]
 8000fa6:	fab3 f383 	clz	r3, r3
 8000faa:	b2db      	uxtb	r3, r3
 8000fac:	009b      	lsls	r3, r3, #2
 8000fae:	6879      	ldr	r1, [r7, #4]
 8000fb0:	fa01 f303 	lsl.w	r3, r1, r3
 8000fb4:	431a      	orrs	r2, r3
 8000fb6:	68fb      	ldr	r3, [r7, #12]
 8000fb8:	621a      	str	r2, [r3, #32]
}
 8000fba:	bf00      	nop
 8000fbc:	3724      	adds	r7, #36	; 0x24
 8000fbe:	46bd      	mov	sp, r7
 8000fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc4:	4770      	bx	lr

08000fc6 <LL_GPIO_SetAFPin_8_15>:
{
 8000fc6:	b480      	push	{r7}
 8000fc8:	b089      	sub	sp, #36	; 0x24
 8000fca:	af00      	add	r7, sp, #0
 8000fcc:	60f8      	str	r0, [r7, #12]
 8000fce:	60b9      	str	r1, [r7, #8]
 8000fd0:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFRH0 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8000fd2:	68fb      	ldr	r3, [r7, #12]
 8000fd4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000fd6:	68bb      	ldr	r3, [r7, #8]
 8000fd8:	0a1b      	lsrs	r3, r3, #8
 8000fda:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000fdc:	697b      	ldr	r3, [r7, #20]
 8000fde:	fa93 f3a3 	rbit	r3, r3
 8000fe2:	613b      	str	r3, [r7, #16]
  return result;
 8000fe4:	693b      	ldr	r3, [r7, #16]
 8000fe6:	fab3 f383 	clz	r3, r3
 8000fea:	b2db      	uxtb	r3, r3
 8000fec:	009b      	lsls	r3, r3, #2
 8000fee:	210f      	movs	r1, #15
 8000ff0:	fa01 f303 	lsl.w	r3, r1, r3
 8000ff4:	43db      	mvns	r3, r3
 8000ff6:	401a      	ands	r2, r3
 8000ff8:	68bb      	ldr	r3, [r7, #8]
 8000ffa:	0a1b      	lsrs	r3, r3, #8
 8000ffc:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000ffe:	69fb      	ldr	r3, [r7, #28]
 8001000:	fa93 f3a3 	rbit	r3, r3
 8001004:	61bb      	str	r3, [r7, #24]
  return result;
 8001006:	69bb      	ldr	r3, [r7, #24]
 8001008:	fab3 f383 	clz	r3, r3
 800100c:	b2db      	uxtb	r3, r3
 800100e:	009b      	lsls	r3, r3, #2
 8001010:	6879      	ldr	r1, [r7, #4]
 8001012:	fa01 f303 	lsl.w	r3, r1, r3
 8001016:	431a      	orrs	r2, r3
 8001018:	68fb      	ldr	r3, [r7, #12]
 800101a:	625a      	str	r2, [r3, #36]	; 0x24
}
 800101c:	bf00      	nop
 800101e:	3724      	adds	r7, #36	; 0x24
 8001020:	46bd      	mov	sp, r7
 8001022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001026:	4770      	bx	lr

08001028 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8001028:	b580      	push	{r7, lr}
 800102a:	b088      	sub	sp, #32
 800102c:	af00      	add	r7, sp, #0
 800102e:	6078      	str	r0, [r7, #4]
 8001030:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 8001032:	683b      	ldr	r3, [r7, #0]
 8001034:	681b      	ldr	r3, [r3, #0]
 8001036:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001038:	697b      	ldr	r3, [r7, #20]
 800103a:	fa93 f3a3 	rbit	r3, r3
 800103e:	613b      	str	r3, [r7, #16]
  return result;
 8001040:	693b      	ldr	r3, [r7, #16]
 8001042:	fab3 f383 	clz	r3, r3
 8001046:	b2db      	uxtb	r3, r3
 8001048:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 800104a:	e051      	b.n	80010f0 <LL_GPIO_Init+0xc8>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001uL << pinpos);
 800104c:	683b      	ldr	r3, [r7, #0]
 800104e:	681a      	ldr	r2, [r3, #0]
 8001050:	2101      	movs	r1, #1
 8001052:	69fb      	ldr	r3, [r7, #28]
 8001054:	fa01 f303 	lsl.w	r3, r1, r3
 8001058:	4013      	ands	r3, r2
 800105a:	61bb      	str	r3, [r7, #24]

    if (currentpin != 0x00u)
 800105c:	69bb      	ldr	r3, [r7, #24]
 800105e:	2b00      	cmp	r3, #0
 8001060:	d043      	beq.n	80010ea <LL_GPIO_Init+0xc2>
    {
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8001062:	683b      	ldr	r3, [r7, #0]
 8001064:	685b      	ldr	r3, [r3, #4]
 8001066:	2b01      	cmp	r3, #1
 8001068:	d003      	beq.n	8001072 <LL_GPIO_Init+0x4a>
 800106a:	683b      	ldr	r3, [r7, #0]
 800106c:	685b      	ldr	r3, [r3, #4]
 800106e:	2b02      	cmp	r3, #2
 8001070:	d10e      	bne.n	8001090 <LL_GPIO_Init+0x68>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8001072:	683b      	ldr	r3, [r7, #0]
 8001074:	689b      	ldr	r3, [r3, #8]
 8001076:	461a      	mov	r2, r3
 8001078:	69b9      	ldr	r1, [r7, #24]
 800107a:	6878      	ldr	r0, [r7, #4]
 800107c:	f7ff ff16 	bl	8000eac <LL_GPIO_SetPinSpeed>

        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 8001080:	683b      	ldr	r3, [r7, #0]
 8001082:	6819      	ldr	r1, [r3, #0]
 8001084:	683b      	ldr	r3, [r7, #0]
 8001086:	68db      	ldr	r3, [r3, #12]
 8001088:	461a      	mov	r2, r3
 800108a:	6878      	ldr	r0, [r7, #4]
 800108c:	f7ff fef6 	bl	8000e7c <LL_GPIO_SetPinOutputType>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8001090:	683b      	ldr	r3, [r7, #0]
 8001092:	691b      	ldr	r3, [r3, #16]
 8001094:	461a      	mov	r2, r3
 8001096:	69b9      	ldr	r1, [r7, #24]
 8001098:	6878      	ldr	r0, [r7, #4]
 800109a:	f7ff ff36 	bl	8000f0a <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 800109e:	683b      	ldr	r3, [r7, #0]
 80010a0:	685b      	ldr	r3, [r3, #4]
 80010a2:	2b02      	cmp	r3, #2
 80010a4:	d11a      	bne.n	80010dc <LL_GPIO_Init+0xb4>
 80010a6:	69bb      	ldr	r3, [r7, #24]
 80010a8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010aa:	68fb      	ldr	r3, [r7, #12]
 80010ac:	fa93 f3a3 	rbit	r3, r3
 80010b0:	60bb      	str	r3, [r7, #8]
  return result;
 80010b2:	68bb      	ldr	r3, [r7, #8]
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 0x00000008U)
 80010b4:	fab3 f383 	clz	r3, r3
 80010b8:	b2db      	uxtb	r3, r3
 80010ba:	2b07      	cmp	r3, #7
 80010bc:	d807      	bhi.n	80010ce <LL_GPIO_Init+0xa6>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 80010be:	683b      	ldr	r3, [r7, #0]
 80010c0:	695b      	ldr	r3, [r3, #20]
 80010c2:	461a      	mov	r2, r3
 80010c4:	69b9      	ldr	r1, [r7, #24]
 80010c6:	6878      	ldr	r0, [r7, #4]
 80010c8:	f7ff ff4e 	bl	8000f68 <LL_GPIO_SetAFPin_0_7>
 80010cc:	e006      	b.n	80010dc <LL_GPIO_Init+0xb4>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 80010ce:	683b      	ldr	r3, [r7, #0]
 80010d0:	695b      	ldr	r3, [r3, #20]
 80010d2:	461a      	mov	r2, r3
 80010d4:	69b9      	ldr	r1, [r7, #24]
 80010d6:	6878      	ldr	r0, [r7, #4]
 80010d8:	f7ff ff75 	bl	8000fc6 <LL_GPIO_SetAFPin_8_15>
        }
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 80010dc:	683b      	ldr	r3, [r7, #0]
 80010de:	685b      	ldr	r3, [r3, #4]
 80010e0:	461a      	mov	r2, r3
 80010e2:	69b9      	ldr	r1, [r7, #24]
 80010e4:	6878      	ldr	r0, [r7, #4]
 80010e6:	f7ff fe9a 	bl	8000e1e <LL_GPIO_SetPinMode>
    }
    pinpos++;
 80010ea:	69fb      	ldr	r3, [r7, #28]
 80010ec:	3301      	adds	r3, #1
 80010ee:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 80010f0:	683b      	ldr	r3, [r7, #0]
 80010f2:	681a      	ldr	r2, [r3, #0]
 80010f4:	69fb      	ldr	r3, [r7, #28]
 80010f6:	fa22 f303 	lsr.w	r3, r2, r3
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	d1a6      	bne.n	800104c <LL_GPIO_Init+0x24>
  }

  return (SUCCESS);
 80010fe:	2300      	movs	r3, #0
}
 8001100:	4618      	mov	r0, r3
 8001102:	3720      	adds	r7, #32
 8001104:	46bd      	mov	sp, r7
 8001106:	bd80      	pop	{r7, pc}

08001108 <LL_TIM_SetPrescaler>:
{
 8001108:	b480      	push	{r7}
 800110a:	b083      	sub	sp, #12
 800110c:	af00      	add	r7, sp, #0
 800110e:	6078      	str	r0, [r7, #4]
 8001110:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	683a      	ldr	r2, [r7, #0]
 8001116:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001118:	bf00      	nop
 800111a:	370c      	adds	r7, #12
 800111c:	46bd      	mov	sp, r7
 800111e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001122:	4770      	bx	lr

08001124 <LL_TIM_SetAutoReload>:
{
 8001124:	b480      	push	{r7}
 8001126:	b083      	sub	sp, #12
 8001128:	af00      	add	r7, sp, #0
 800112a:	6078      	str	r0, [r7, #4]
 800112c:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	683a      	ldr	r2, [r7, #0]
 8001132:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8001134:	bf00      	nop
 8001136:	370c      	adds	r7, #12
 8001138:	46bd      	mov	sp, r7
 800113a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800113e:	4770      	bx	lr

08001140 <LL_TIM_SetRepetitionCounter>:
{
 8001140:	b480      	push	{r7}
 8001142:	b083      	sub	sp, #12
 8001144:	af00      	add	r7, sp, #0
 8001146:	6078      	str	r0, [r7, #4]
 8001148:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	683a      	ldr	r2, [r7, #0]
 800114e:	631a      	str	r2, [r3, #48]	; 0x30
}
 8001150:	bf00      	nop
 8001152:	370c      	adds	r7, #12
 8001154:	46bd      	mov	sp, r7
 8001156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800115a:	4770      	bx	lr

0800115c <LL_TIM_OC_SetCompareCH1>:
{
 800115c:	b480      	push	{r7}
 800115e:	b083      	sub	sp, #12
 8001160:	af00      	add	r7, sp, #0
 8001162:	6078      	str	r0, [r7, #4]
 8001164:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	683a      	ldr	r2, [r7, #0]
 800116a:	635a      	str	r2, [r3, #52]	; 0x34
}
 800116c:	bf00      	nop
 800116e:	370c      	adds	r7, #12
 8001170:	46bd      	mov	sp, r7
 8001172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001176:	4770      	bx	lr

08001178 <LL_TIM_OC_SetCompareCH2>:
{
 8001178:	b480      	push	{r7}
 800117a:	b083      	sub	sp, #12
 800117c:	af00      	add	r7, sp, #0
 800117e:	6078      	str	r0, [r7, #4]
 8001180:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR2, CompareValue);
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	683a      	ldr	r2, [r7, #0]
 8001186:	639a      	str	r2, [r3, #56]	; 0x38
}
 8001188:	bf00      	nop
 800118a:	370c      	adds	r7, #12
 800118c:	46bd      	mov	sp, r7
 800118e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001192:	4770      	bx	lr

08001194 <LL_TIM_OC_SetCompareCH3>:
{
 8001194:	b480      	push	{r7}
 8001196:	b083      	sub	sp, #12
 8001198:	af00      	add	r7, sp, #0
 800119a:	6078      	str	r0, [r7, #4]
 800119c:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR3, CompareValue);
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	683a      	ldr	r2, [r7, #0]
 80011a2:	63da      	str	r2, [r3, #60]	; 0x3c
}
 80011a4:	bf00      	nop
 80011a6:	370c      	adds	r7, #12
 80011a8:	46bd      	mov	sp, r7
 80011aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ae:	4770      	bx	lr

080011b0 <LL_TIM_OC_SetCompareCH4>:
{
 80011b0:	b480      	push	{r7}
 80011b2:	b083      	sub	sp, #12
 80011b4:	af00      	add	r7, sp, #0
 80011b6:	6078      	str	r0, [r7, #4]
 80011b8:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR4, CompareValue);
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	683a      	ldr	r2, [r7, #0]
 80011be:	641a      	str	r2, [r3, #64]	; 0x40
}
 80011c0:	bf00      	nop
 80011c2:	370c      	adds	r7, #12
 80011c4:	46bd      	mov	sp, r7
 80011c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ca:	4770      	bx	lr

080011cc <LL_TIM_OC_SetCompareCH5>:
{
 80011cc:	b480      	push	{r7}
 80011ce:	b083      	sub	sp, #12
 80011d0:	af00      	add	r7, sp, #0
 80011d2:	6078      	str	r0, [r7, #4]
 80011d4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CCR5, TIM_CCR5_CCR5, CompareValue);
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	683a      	ldr	r2, [r7, #0]
 80011de:	659a      	str	r2, [r3, #88]	; 0x58
}
 80011e0:	bf00      	nop
 80011e2:	370c      	adds	r7, #12
 80011e4:	46bd      	mov	sp, r7
 80011e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ea:	4770      	bx	lr

080011ec <LL_TIM_OC_SetCompareCH6>:
{
 80011ec:	b480      	push	{r7}
 80011ee:	b083      	sub	sp, #12
 80011f0:	af00      	add	r7, sp, #0
 80011f2:	6078      	str	r0, [r7, #4]
 80011f4:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR6, CompareValue);
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	683a      	ldr	r2, [r7, #0]
 80011fa:	65da      	str	r2, [r3, #92]	; 0x5c
}
 80011fc:	bf00      	nop
 80011fe:	370c      	adds	r7, #12
 8001200:	46bd      	mov	sp, r7
 8001202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001206:	4770      	bx	lr

08001208 <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 8001208:	b480      	push	{r7}
 800120a:	b083      	sub	sp, #12
 800120c:	af00      	add	r7, sp, #0
 800120e:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	695b      	ldr	r3, [r3, #20]
 8001214:	f043 0201 	orr.w	r2, r3, #1
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	615a      	str	r2, [r3, #20]
}
 800121c:	bf00      	nop
 800121e:	370c      	adds	r7, #12
 8001220:	46bd      	mov	sp, r7
 8001222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001226:	4770      	bx	lr

08001228 <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, LL_TIM_InitTypeDef *TIM_InitStruct)
{
 8001228:	b580      	push	{r7, lr}
 800122a:	b084      	sub	sp, #16
 800122c:	af00      	add	r7, sp, #0
 800122e:	6078      	str	r0, [r7, #4]
 8001230:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	4a2f      	ldr	r2, [pc, #188]	; (80012f8 <LL_TIM_Init+0xd0>)
 800123c:	4293      	cmp	r3, r2
 800123e:	d007      	beq.n	8001250 <LL_TIM_Init+0x28>
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001246:	d003      	beq.n	8001250 <LL_TIM_Init+0x28>
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	4a2c      	ldr	r2, [pc, #176]	; (80012fc <LL_TIM_Init+0xd4>)
 800124c:	4293      	cmp	r3, r2
 800124e:	d106      	bne.n	800125e <LL_TIM_Init+0x36>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 8001250:	68fb      	ldr	r3, [r7, #12]
 8001252:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8001256:	683b      	ldr	r3, [r7, #0]
 8001258:	685b      	ldr	r3, [r3, #4]
 800125a:	4313      	orrs	r3, r2
 800125c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	4a25      	ldr	r2, [pc, #148]	; (80012f8 <LL_TIM_Init+0xd0>)
 8001262:	4293      	cmp	r3, r2
 8001264:	d013      	beq.n	800128e <LL_TIM_Init+0x66>
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800126c:	d00f      	beq.n	800128e <LL_TIM_Init+0x66>
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	4a22      	ldr	r2, [pc, #136]	; (80012fc <LL_TIM_Init+0xd4>)
 8001272:	4293      	cmp	r3, r2
 8001274:	d00b      	beq.n	800128e <LL_TIM_Init+0x66>
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	4a21      	ldr	r2, [pc, #132]	; (8001300 <LL_TIM_Init+0xd8>)
 800127a:	4293      	cmp	r3, r2
 800127c:	d007      	beq.n	800128e <LL_TIM_Init+0x66>
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	4a20      	ldr	r2, [pc, #128]	; (8001304 <LL_TIM_Init+0xdc>)
 8001282:	4293      	cmp	r3, r2
 8001284:	d003      	beq.n	800128e <LL_TIM_Init+0x66>
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	4a1f      	ldr	r2, [pc, #124]	; (8001308 <LL_TIM_Init+0xe0>)
 800128a:	4293      	cmp	r3, r2
 800128c:	d106      	bne.n	800129c <LL_TIM_Init+0x74>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 800128e:	68fb      	ldr	r3, [r7, #12]
 8001290:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8001294:	683b      	ldr	r3, [r7, #0]
 8001296:	68db      	ldr	r3, [r3, #12]
 8001298:	4313      	orrs	r3, r2
 800129a:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	68fa      	ldr	r2, [r7, #12]
 80012a0:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 80012a2:	683b      	ldr	r3, [r7, #0]
 80012a4:	689b      	ldr	r3, [r3, #8]
 80012a6:	4619      	mov	r1, r3
 80012a8:	6878      	ldr	r0, [r7, #4]
 80012aa:	f7ff ff3b 	bl	8001124 <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 80012ae:	683b      	ldr	r3, [r7, #0]
 80012b0:	881b      	ldrh	r3, [r3, #0]
 80012b2:	4619      	mov	r1, r3
 80012b4:	6878      	ldr	r0, [r7, #4]
 80012b6:	f7ff ff27 	bl	8001108 <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	4a0e      	ldr	r2, [pc, #56]	; (80012f8 <LL_TIM_Init+0xd0>)
 80012be:	4293      	cmp	r3, r2
 80012c0:	d00b      	beq.n	80012da <LL_TIM_Init+0xb2>
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	4a0e      	ldr	r2, [pc, #56]	; (8001300 <LL_TIM_Init+0xd8>)
 80012c6:	4293      	cmp	r3, r2
 80012c8:	d007      	beq.n	80012da <LL_TIM_Init+0xb2>
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	4a0d      	ldr	r2, [pc, #52]	; (8001304 <LL_TIM_Init+0xdc>)
 80012ce:	4293      	cmp	r3, r2
 80012d0:	d003      	beq.n	80012da <LL_TIM_Init+0xb2>
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	4a0c      	ldr	r2, [pc, #48]	; (8001308 <LL_TIM_Init+0xe0>)
 80012d6:	4293      	cmp	r3, r2
 80012d8:	d105      	bne.n	80012e6 <LL_TIM_Init+0xbe>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 80012da:	683b      	ldr	r3, [r7, #0]
 80012dc:	691b      	ldr	r3, [r3, #16]
 80012de:	4619      	mov	r1, r3
 80012e0:	6878      	ldr	r0, [r7, #4]
 80012e2:	f7ff ff2d 	bl	8001140 <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 80012e6:	6878      	ldr	r0, [r7, #4]
 80012e8:	f7ff ff8e 	bl	8001208 <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 80012ec:	2300      	movs	r3, #0
}
 80012ee:	4618      	mov	r0, r3
 80012f0:	3710      	adds	r7, #16
 80012f2:	46bd      	mov	sp, r7
 80012f4:	bd80      	pop	{r7, pc}
 80012f6:	bf00      	nop
 80012f8:	40012c00 	.word	0x40012c00
 80012fc:	40000400 	.word	0x40000400
 8001300:	40014000 	.word	0x40014000
 8001304:	40014400 	.word	0x40014400
 8001308:	40014800 	.word	0x40014800

0800130c <LL_TIM_OC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx output channel is initialized
  *          - ERROR: TIMx output channel is not initialized
  */
ErrorStatus LL_TIM_OC_Init(TIM_TypeDef *TIMx, uint32_t Channel, LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct)
{
 800130c:	b580      	push	{r7, lr}
 800130e:	b086      	sub	sp, #24
 8001310:	af00      	add	r7, sp, #0
 8001312:	60f8      	str	r0, [r7, #12]
 8001314:	60b9      	str	r1, [r7, #8]
 8001316:	607a      	str	r2, [r7, #4]
  ErrorStatus result = ERROR;
 8001318:	2301      	movs	r3, #1
 800131a:	75fb      	strb	r3, [r7, #23]

  switch (Channel)
 800131c:	68bb      	ldr	r3, [r7, #8]
 800131e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001322:	d01f      	beq.n	8001364 <LL_TIM_OC_Init+0x58>
 8001324:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001328:	d804      	bhi.n	8001334 <LL_TIM_OC_Init+0x28>
 800132a:	2b01      	cmp	r3, #1
 800132c:	d00c      	beq.n	8001348 <LL_TIM_OC_Init+0x3c>
 800132e:	2b10      	cmp	r3, #16
 8001330:	d011      	beq.n	8001356 <LL_TIM_OC_Init+0x4a>
    case LL_TIM_CHANNEL_CH6:
      result = OC6Config(TIMx, TIM_OC_InitStruct);
      break;
#endif /* TIM_CCER_CC5E */
    default:
      break;
 8001332:	e033      	b.n	800139c <LL_TIM_OC_Init+0x90>
  switch (Channel)
 8001334:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001338:	d022      	beq.n	8001380 <LL_TIM_OC_Init+0x74>
 800133a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800133e:	d026      	beq.n	800138e <LL_TIM_OC_Init+0x82>
 8001340:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001344:	d015      	beq.n	8001372 <LL_TIM_OC_Init+0x66>
      break;
 8001346:	e029      	b.n	800139c <LL_TIM_OC_Init+0x90>
      result = OC1Config(TIMx, TIM_OC_InitStruct);
 8001348:	6879      	ldr	r1, [r7, #4]
 800134a:	68f8      	ldr	r0, [r7, #12]
 800134c:	f000 f82c 	bl	80013a8 <OC1Config>
 8001350:	4603      	mov	r3, r0
 8001352:	75fb      	strb	r3, [r7, #23]
      break;
 8001354:	e022      	b.n	800139c <LL_TIM_OC_Init+0x90>
      result = OC2Config(TIMx, TIM_OC_InitStruct);
 8001356:	6879      	ldr	r1, [r7, #4]
 8001358:	68f8      	ldr	r0, [r7, #12]
 800135a:	f000 f89f 	bl	800149c <OC2Config>
 800135e:	4603      	mov	r3, r0
 8001360:	75fb      	strb	r3, [r7, #23]
      break;
 8001362:	e01b      	b.n	800139c <LL_TIM_OC_Init+0x90>
      result = OC3Config(TIMx, TIM_OC_InitStruct);
 8001364:	6879      	ldr	r1, [r7, #4]
 8001366:	68f8      	ldr	r0, [r7, #12]
 8001368:	f000 f916 	bl	8001598 <OC3Config>
 800136c:	4603      	mov	r3, r0
 800136e:	75fb      	strb	r3, [r7, #23]
      break;
 8001370:	e014      	b.n	800139c <LL_TIM_OC_Init+0x90>
      result = OC4Config(TIMx, TIM_OC_InitStruct);
 8001372:	6879      	ldr	r1, [r7, #4]
 8001374:	68f8      	ldr	r0, [r7, #12]
 8001376:	f000 f98d 	bl	8001694 <OC4Config>
 800137a:	4603      	mov	r3, r0
 800137c:	75fb      	strb	r3, [r7, #23]
      break;
 800137e:	e00d      	b.n	800139c <LL_TIM_OC_Init+0x90>
      result = OC5Config(TIMx, TIM_OC_InitStruct);
 8001380:	6879      	ldr	r1, [r7, #4]
 8001382:	68f8      	ldr	r0, [r7, #12]
 8001384:	f000 f9ec 	bl	8001760 <OC5Config>
 8001388:	4603      	mov	r3, r0
 800138a:	75fb      	strb	r3, [r7, #23]
      break;
 800138c:	e006      	b.n	800139c <LL_TIM_OC_Init+0x90>
      result = OC6Config(TIMx, TIM_OC_InitStruct);
 800138e:	6879      	ldr	r1, [r7, #4]
 8001390:	68f8      	ldr	r0, [r7, #12]
 8001392:	f000 fa43 	bl	800181c <OC6Config>
 8001396:	4603      	mov	r3, r0
 8001398:	75fb      	strb	r3, [r7, #23]
      break;
 800139a:	bf00      	nop
  }

  return result;
 800139c:	7dfb      	ldrb	r3, [r7, #23]
}
 800139e:	4618      	mov	r0, r3
 80013a0:	3718      	adds	r7, #24
 80013a2:	46bd      	mov	sp, r7
 80013a4:	bd80      	pop	{r7, pc}
	...

080013a8 <OC1Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC1Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 80013a8:	b580      	push	{r7, lr}
 80013aa:	b086      	sub	sp, #24
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	6078      	str	r0, [r7, #4]
 80013b0:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 1: Reset the CC1E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	6a1b      	ldr	r3, [r3, #32]
 80013b6:	f023 0201 	bic.w	r2, r3, #1
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	6a1b      	ldr	r3, [r3, #32]
 80013c2:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	685b      	ldr	r3, [r3, #4]
 80013c8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	699b      	ldr	r3, [r3, #24]
 80013ce:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC1S);
 80013d0:	68fb      	ldr	r3, [r7, #12]
 80013d2:	f023 0303 	bic.w	r3, r3, #3
 80013d6:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode);
 80013d8:	68fb      	ldr	r3, [r7, #12]
 80013da:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80013de:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80013e2:	683a      	ldr	r2, [r7, #0]
 80013e4:	6812      	ldr	r2, [r2, #0]
 80013e6:	4313      	orrs	r3, r2
 80013e8:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);
 80013ea:	697b      	ldr	r3, [r7, #20]
 80013ec:	f023 0202 	bic.w	r2, r3, #2
 80013f0:	683b      	ldr	r3, [r7, #0]
 80013f2:	691b      	ldr	r3, [r3, #16]
 80013f4:	4313      	orrs	r3, r2
 80013f6:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC1E, TIM_OCInitStruct->OCState);
 80013f8:	697b      	ldr	r3, [r7, #20]
 80013fa:	f023 0201 	bic.w	r2, r3, #1
 80013fe:	683b      	ldr	r3, [r7, #0]
 8001400:	685b      	ldr	r3, [r3, #4]
 8001402:	4313      	orrs	r3, r2
 8001404:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	4a20      	ldr	r2, [pc, #128]	; (800148c <OC1Config+0xe4>)
 800140a:	4293      	cmp	r3, r2
 800140c:	d00b      	beq.n	8001426 <OC1Config+0x7e>
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	4a1f      	ldr	r2, [pc, #124]	; (8001490 <OC1Config+0xe8>)
 8001412:	4293      	cmp	r3, r2
 8001414:	d007      	beq.n	8001426 <OC1Config+0x7e>
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	4a1e      	ldr	r2, [pc, #120]	; (8001494 <OC1Config+0xec>)
 800141a:	4293      	cmp	r3, r2
 800141c:	d003      	beq.n	8001426 <OC1Config+0x7e>
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	4a1d      	ldr	r2, [pc, #116]	; (8001498 <OC1Config+0xf0>)
 8001422:	4293      	cmp	r3, r2
 8001424:	d11e      	bne.n	8001464 <OC1Config+0xbc>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NP, TIM_OCInitStruct->OCNPolarity << 2U);
 8001426:	697b      	ldr	r3, [r7, #20]
 8001428:	f023 0208 	bic.w	r2, r3, #8
 800142c:	683b      	ldr	r3, [r7, #0]
 800142e:	695b      	ldr	r3, [r3, #20]
 8001430:	009b      	lsls	r3, r3, #2
 8001432:	4313      	orrs	r3, r2
 8001434:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NE, TIM_OCInitStruct->OCNState << 2U);
 8001436:	697b      	ldr	r3, [r7, #20]
 8001438:	f023 0204 	bic.w	r2, r3, #4
 800143c:	683b      	ldr	r3, [r7, #0]
 800143e:	689b      	ldr	r3, [r3, #8]
 8001440:	009b      	lsls	r3, r3, #2
 8001442:	4313      	orrs	r3, r2
 8001444:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1, TIM_OCInitStruct->OCIdleState);
 8001446:	693b      	ldr	r3, [r7, #16]
 8001448:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800144c:	683b      	ldr	r3, [r7, #0]
 800144e:	699b      	ldr	r3, [r3, #24]
 8001450:	4313      	orrs	r3, r2
 8001452:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1N, TIM_OCInitStruct->OCNIdleState << 1U);
 8001454:	693b      	ldr	r3, [r7, #16]
 8001456:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 800145a:	683b      	ldr	r3, [r7, #0]
 800145c:	69db      	ldr	r3, [r3, #28]
 800145e:	005b      	lsls	r3, r3, #1
 8001460:	4313      	orrs	r3, r2
 8001462:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	693a      	ldr	r2, [r7, #16]
 8001468:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	68fa      	ldr	r2, [r7, #12]
 800146e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH1(TIMx, TIM_OCInitStruct->CompareValue);
 8001470:	683b      	ldr	r3, [r7, #0]
 8001472:	68db      	ldr	r3, [r3, #12]
 8001474:	4619      	mov	r1, r3
 8001476:	6878      	ldr	r0, [r7, #4]
 8001478:	f7ff fe70 	bl	800115c <LL_TIM_OC_SetCompareCH1>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	697a      	ldr	r2, [r7, #20]
 8001480:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8001482:	2300      	movs	r3, #0
}
 8001484:	4618      	mov	r0, r3
 8001486:	3718      	adds	r7, #24
 8001488:	46bd      	mov	sp, r7
 800148a:	bd80      	pop	{r7, pc}
 800148c:	40012c00 	.word	0x40012c00
 8001490:	40014000 	.word	0x40014000
 8001494:	40014400 	.word	0x40014400
 8001498:	40014800 	.word	0x40014800

0800149c <OC2Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC2Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 800149c:	b580      	push	{r7, lr}
 800149e:	b086      	sub	sp, #24
 80014a0:	af00      	add	r7, sp, #0
 80014a2:	6078      	str	r0, [r7, #4]
 80014a4:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 2: Reset the CC2E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	6a1b      	ldr	r3, [r3, #32]
 80014aa:	f023 0210 	bic.w	r2, r3, #16
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	6a1b      	ldr	r3, [r3, #32]
 80014b6:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	685b      	ldr	r3, [r3, #4]
 80014bc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	699b      	ldr	r3, [r3, #24]
 80014c2:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC2S);
 80014c4:	68fb      	ldr	r3, [r7, #12]
 80014c6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80014ca:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U);
 80014cc:	68fb      	ldr	r3, [r7, #12]
 80014ce:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80014d2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80014d6:	683a      	ldr	r2, [r7, #0]
 80014d8:	6812      	ldr	r2, [r2, #0]
 80014da:	0212      	lsls	r2, r2, #8
 80014dc:	4313      	orrs	r3, r2
 80014de:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);
 80014e0:	697b      	ldr	r3, [r7, #20]
 80014e2:	f023 0220 	bic.w	r2, r3, #32
 80014e6:	683b      	ldr	r3, [r7, #0]
 80014e8:	691b      	ldr	r3, [r3, #16]
 80014ea:	011b      	lsls	r3, r3, #4
 80014ec:	4313      	orrs	r3, r2
 80014ee:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC2E, TIM_OCInitStruct->OCState << 4U);
 80014f0:	697b      	ldr	r3, [r7, #20]
 80014f2:	f023 0210 	bic.w	r2, r3, #16
 80014f6:	683b      	ldr	r3, [r7, #0]
 80014f8:	685b      	ldr	r3, [r3, #4]
 80014fa:	011b      	lsls	r3, r3, #4
 80014fc:	4313      	orrs	r3, r2
 80014fe:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	4a21      	ldr	r2, [pc, #132]	; (8001588 <OC2Config+0xec>)
 8001504:	4293      	cmp	r3, r2
 8001506:	d00b      	beq.n	8001520 <OC2Config+0x84>
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	4a20      	ldr	r2, [pc, #128]	; (800158c <OC2Config+0xf0>)
 800150c:	4293      	cmp	r3, r2
 800150e:	d007      	beq.n	8001520 <OC2Config+0x84>
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	4a1f      	ldr	r2, [pc, #124]	; (8001590 <OC2Config+0xf4>)
 8001514:	4293      	cmp	r3, r2
 8001516:	d003      	beq.n	8001520 <OC2Config+0x84>
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	4a1e      	ldr	r2, [pc, #120]	; (8001594 <OC2Config+0xf8>)
 800151c:	4293      	cmp	r3, r2
 800151e:	d11f      	bne.n	8001560 <OC2Config+0xc4>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NP, TIM_OCInitStruct->OCNPolarity << 6U);
 8001520:	697b      	ldr	r3, [r7, #20]
 8001522:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001526:	683b      	ldr	r3, [r7, #0]
 8001528:	695b      	ldr	r3, [r3, #20]
 800152a:	019b      	lsls	r3, r3, #6
 800152c:	4313      	orrs	r3, r2
 800152e:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NE, TIM_OCInitStruct->OCNState << 6U);
 8001530:	697b      	ldr	r3, [r7, #20]
 8001532:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8001536:	683b      	ldr	r3, [r7, #0]
 8001538:	689b      	ldr	r3, [r3, #8]
 800153a:	019b      	lsls	r3, r3, #6
 800153c:	4313      	orrs	r3, r2
 800153e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2, TIM_OCInitStruct->OCIdleState << 2U);
 8001540:	693b      	ldr	r3, [r7, #16]
 8001542:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8001546:	683b      	ldr	r3, [r7, #0]
 8001548:	699b      	ldr	r3, [r3, #24]
 800154a:	009b      	lsls	r3, r3, #2
 800154c:	4313      	orrs	r3, r2
 800154e:	613b      	str	r3, [r7, #16]

#if defined(STM32F373xC) || defined(STM32F378xx)
#else
    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2N, TIM_OCInitStruct->OCNIdleState << 3U);
 8001550:	693b      	ldr	r3, [r7, #16]
 8001552:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8001556:	683b      	ldr	r3, [r7, #0]
 8001558:	69db      	ldr	r3, [r3, #28]
 800155a:	00db      	lsls	r3, r3, #3
 800155c:	4313      	orrs	r3, r2
 800155e:	613b      	str	r3, [r7, #16]
#endif
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	693a      	ldr	r2, [r7, #16]
 8001564:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	68fa      	ldr	r2, [r7, #12]
 800156a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH2(TIMx, TIM_OCInitStruct->CompareValue);
 800156c:	683b      	ldr	r3, [r7, #0]
 800156e:	68db      	ldr	r3, [r3, #12]
 8001570:	4619      	mov	r1, r3
 8001572:	6878      	ldr	r0, [r7, #4]
 8001574:	f7ff fe00 	bl	8001178 <LL_TIM_OC_SetCompareCH2>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	697a      	ldr	r2, [r7, #20]
 800157c:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 800157e:	2300      	movs	r3, #0
}
 8001580:	4618      	mov	r0, r3
 8001582:	3718      	adds	r7, #24
 8001584:	46bd      	mov	sp, r7
 8001586:	bd80      	pop	{r7, pc}
 8001588:	40012c00 	.word	0x40012c00
 800158c:	40014000 	.word	0x40014000
 8001590:	40014400 	.word	0x40014400
 8001594:	40014800 	.word	0x40014800

08001598 <OC3Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC3Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8001598:	b580      	push	{r7, lr}
 800159a:	b086      	sub	sp, #24
 800159c:	af00      	add	r7, sp, #0
 800159e:	6078      	str	r0, [r7, #4]
 80015a0:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 3: Reset the CC3E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	6a1b      	ldr	r3, [r3, #32]
 80015a6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	6a1b      	ldr	r3, [r3, #32]
 80015b2:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	685b      	ldr	r3, [r3, #4]
 80015b8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	69db      	ldr	r3, [r3, #28]
 80015be:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC3S);
 80015c0:	68fb      	ldr	r3, [r7, #12]
 80015c2:	f023 0303 	bic.w	r3, r3, #3
 80015c6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);
 80015c8:	68fb      	ldr	r3, [r7, #12]
 80015ca:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80015ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80015d2:	683a      	ldr	r2, [r7, #0]
 80015d4:	6812      	ldr	r2, [r2, #0]
 80015d6:	4313      	orrs	r3, r2
 80015d8:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U);
 80015da:	697b      	ldr	r3, [r7, #20]
 80015dc:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 80015e0:	683b      	ldr	r3, [r7, #0]
 80015e2:	691b      	ldr	r3, [r3, #16]
 80015e4:	021b      	lsls	r3, r3, #8
 80015e6:	4313      	orrs	r3, r2
 80015e8:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC3E, TIM_OCInitStruct->OCState << 8U);
 80015ea:	697b      	ldr	r3, [r7, #20]
 80015ec:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80015f0:	683b      	ldr	r3, [r7, #0]
 80015f2:	685b      	ldr	r3, [r3, #4]
 80015f4:	021b      	lsls	r3, r3, #8
 80015f6:	4313      	orrs	r3, r2
 80015f8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	4a21      	ldr	r2, [pc, #132]	; (8001684 <OC3Config+0xec>)
 80015fe:	4293      	cmp	r3, r2
 8001600:	d00b      	beq.n	800161a <OC3Config+0x82>
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	4a20      	ldr	r2, [pc, #128]	; (8001688 <OC3Config+0xf0>)
 8001606:	4293      	cmp	r3, r2
 8001608:	d007      	beq.n	800161a <OC3Config+0x82>
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	4a1f      	ldr	r2, [pc, #124]	; (800168c <OC3Config+0xf4>)
 800160e:	4293      	cmp	r3, r2
 8001610:	d003      	beq.n	800161a <OC3Config+0x82>
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	4a1e      	ldr	r2, [pc, #120]	; (8001690 <OC3Config+0xf8>)
 8001616:	4293      	cmp	r3, r2
 8001618:	d11f      	bne.n	800165a <OC3Config+0xc2>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NP, TIM_OCInitStruct->OCNPolarity << 10U);
 800161a:	697b      	ldr	r3, [r7, #20]
 800161c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8001620:	683b      	ldr	r3, [r7, #0]
 8001622:	695b      	ldr	r3, [r3, #20]
 8001624:	029b      	lsls	r3, r3, #10
 8001626:	4313      	orrs	r3, r2
 8001628:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NE, TIM_OCInitStruct->OCNState << 10U);
 800162a:	697b      	ldr	r3, [r7, #20]
 800162c:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8001630:	683b      	ldr	r3, [r7, #0]
 8001632:	689b      	ldr	r3, [r3, #8]
 8001634:	029b      	lsls	r3, r3, #10
 8001636:	4313      	orrs	r3, r2
 8001638:	617b      	str	r3, [r7, #20]

#if defined(STM32F373xC) || defined(STM32F378xx)
#else
    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3, TIM_OCInitStruct->OCIdleState << 4U);
 800163a:	693b      	ldr	r3, [r7, #16]
 800163c:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8001640:	683b      	ldr	r3, [r7, #0]
 8001642:	699b      	ldr	r3, [r3, #24]
 8001644:	011b      	lsls	r3, r3, #4
 8001646:	4313      	orrs	r3, r2
 8001648:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3N, TIM_OCInitStruct->OCNIdleState << 5U);
 800164a:	693b      	ldr	r3, [r7, #16]
 800164c:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8001650:	683b      	ldr	r3, [r7, #0]
 8001652:	69db      	ldr	r3, [r3, #28]
 8001654:	015b      	lsls	r3, r3, #5
 8001656:	4313      	orrs	r3, r2
 8001658:	613b      	str	r3, [r7, #16]
#endif
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	693a      	ldr	r2, [r7, #16]
 800165e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	68fa      	ldr	r2, [r7, #12]
 8001664:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH3(TIMx, TIM_OCInitStruct->CompareValue);
 8001666:	683b      	ldr	r3, [r7, #0]
 8001668:	68db      	ldr	r3, [r3, #12]
 800166a:	4619      	mov	r1, r3
 800166c:	6878      	ldr	r0, [r7, #4]
 800166e:	f7ff fd91 	bl	8001194 <LL_TIM_OC_SetCompareCH3>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	697a      	ldr	r2, [r7, #20]
 8001676:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8001678:	2300      	movs	r3, #0
}
 800167a:	4618      	mov	r0, r3
 800167c:	3718      	adds	r7, #24
 800167e:	46bd      	mov	sp, r7
 8001680:	bd80      	pop	{r7, pc}
 8001682:	bf00      	nop
 8001684:	40012c00 	.word	0x40012c00
 8001688:	40014000 	.word	0x40014000
 800168c:	40014400 	.word	0x40014400
 8001690:	40014800 	.word	0x40014800

08001694 <OC4Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC4Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8001694:	b580      	push	{r7, lr}
 8001696:	b086      	sub	sp, #24
 8001698:	af00      	add	r7, sp, #0
 800169a:	6078      	str	r0, [r7, #4]
 800169c:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 4: Reset the CC4E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	6a1b      	ldr	r3, [r3, #32]
 80016a2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	6a1b      	ldr	r3, [r3, #32]
 80016ae:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  LL_TIM_ReadReg(TIMx, CR2);
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	685b      	ldr	r3, [r3, #4]
 80016b4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	69db      	ldr	r3, [r3, #28]
 80016ba:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC4S);
 80016bc:	68fb      	ldr	r3, [r7, #12]
 80016be:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80016c2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 80016c4:	68fb      	ldr	r3, [r7, #12]
 80016c6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80016ca:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80016ce:	683a      	ldr	r2, [r7, #0]
 80016d0:	6812      	ldr	r2, [r2, #0]
 80016d2:	0212      	lsls	r2, r2, #8
 80016d4:	4313      	orrs	r3, r2
 80016d6:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC4P, TIM_OCInitStruct->OCPolarity << 12U);
 80016d8:	693b      	ldr	r3, [r7, #16]
 80016da:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80016de:	683b      	ldr	r3, [r7, #0]
 80016e0:	691b      	ldr	r3, [r3, #16]
 80016e2:	031b      	lsls	r3, r3, #12
 80016e4:	4313      	orrs	r3, r2
 80016e6:	613b      	str	r3, [r7, #16]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC4E, TIM_OCInitStruct->OCState << 12U);
 80016e8:	693b      	ldr	r3, [r7, #16]
 80016ea:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80016ee:	683b      	ldr	r3, [r7, #0]
 80016f0:	685b      	ldr	r3, [r3, #4]
 80016f2:	031b      	lsls	r3, r3, #12
 80016f4:	4313      	orrs	r3, r2
 80016f6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	4a15      	ldr	r2, [pc, #84]	; (8001750 <OC4Config+0xbc>)
 80016fc:	4293      	cmp	r3, r2
 80016fe:	d00b      	beq.n	8001718 <OC4Config+0x84>
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	4a14      	ldr	r2, [pc, #80]	; (8001754 <OC4Config+0xc0>)
 8001704:	4293      	cmp	r3, r2
 8001706:	d007      	beq.n	8001718 <OC4Config+0x84>
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	4a13      	ldr	r2, [pc, #76]	; (8001758 <OC4Config+0xc4>)
 800170c:	4293      	cmp	r3, r2
 800170e:	d003      	beq.n	8001718 <OC4Config+0x84>
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	4a12      	ldr	r2, [pc, #72]	; (800175c <OC4Config+0xc8>)
 8001714:	4293      	cmp	r3, r2
 8001716:	d107      	bne.n	8001728 <OC4Config+0x94>
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

#if defined(STM32F373xC) || defined(STM32F378xx)
#else
    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4, TIM_OCInitStruct->OCIdleState << 6U);
 8001718:	697b      	ldr	r3, [r7, #20]
 800171a:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800171e:	683b      	ldr	r3, [r7, #0]
 8001720:	699b      	ldr	r3, [r3, #24]
 8001722:	019b      	lsls	r3, r3, #6
 8001724:	4313      	orrs	r3, r2
 8001726:	617b      	str	r3, [r7, #20]
#endif
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	697a      	ldr	r2, [r7, #20]
 800172c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	68fa      	ldr	r2, [r7, #12]
 8001732:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH4(TIMx, TIM_OCInitStruct->CompareValue);
 8001734:	683b      	ldr	r3, [r7, #0]
 8001736:	68db      	ldr	r3, [r3, #12]
 8001738:	4619      	mov	r1, r3
 800173a:	6878      	ldr	r0, [r7, #4]
 800173c:	f7ff fd38 	bl	80011b0 <LL_TIM_OC_SetCompareCH4>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	693a      	ldr	r2, [r7, #16]
 8001744:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8001746:	2300      	movs	r3, #0
}
 8001748:	4618      	mov	r0, r3
 800174a:	3718      	adds	r7, #24
 800174c:	46bd      	mov	sp, r7
 800174e:	bd80      	pop	{r7, pc}
 8001750:	40012c00 	.word	0x40012c00
 8001754:	40014000 	.word	0x40014000
 8001758:	40014400 	.word	0x40014400
 800175c:	40014800 	.word	0x40014800

08001760 <OC5Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC5Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8001760:	b580      	push	{r7, lr}
 8001762:	b084      	sub	sp, #16
 8001764:	af00      	add	r7, sp, #0
 8001766:	6078      	str	r0, [r7, #4]
 8001768:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 5: Reset the CC5E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC5E);
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	6a1b      	ldr	r3, [r3, #32]
 800176e:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	6a1b      	ldr	r3, [r3, #32]
 800177a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx CCMR3 register value */
  tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3);
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001780:	60bb      	str	r3, [r7, #8]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr3, TIM_CCMR3_OC5M, TIM_OCInitStruct->OCMode);
 8001782:	68bb      	ldr	r3, [r7, #8]
 8001784:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001788:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800178c:	683a      	ldr	r2, [r7, #0]
 800178e:	6812      	ldr	r2, [r2, #0]
 8001790:	4313      	orrs	r3, r2
 8001792:	60bb      	str	r3, [r7, #8]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC5P, TIM_OCInitStruct->OCPolarity << 16U);
 8001794:	68fb      	ldr	r3, [r7, #12]
 8001796:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800179a:	683b      	ldr	r3, [r7, #0]
 800179c:	691b      	ldr	r3, [r3, #16]
 800179e:	041b      	lsls	r3, r3, #16
 80017a0:	4313      	orrs	r3, r2
 80017a2:	60fb      	str	r3, [r7, #12]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC5E, TIM_OCInitStruct->OCState << 16U);
 80017a4:	68fb      	ldr	r3, [r7, #12]
 80017a6:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80017aa:	683b      	ldr	r3, [r7, #0]
 80017ac:	685b      	ldr	r3, [r3, #4]
 80017ae:	041b      	lsls	r3, r3, #16
 80017b0:	4313      	orrs	r3, r2
 80017b2:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	4a15      	ldr	r2, [pc, #84]	; (800180c <OC5Config+0xac>)
 80017b8:	4293      	cmp	r3, r2
 80017ba:	d00b      	beq.n	80017d4 <OC5Config+0x74>
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	4a14      	ldr	r2, [pc, #80]	; (8001810 <OC5Config+0xb0>)
 80017c0:	4293      	cmp	r3, r2
 80017c2:	d007      	beq.n	80017d4 <OC5Config+0x74>
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	4a13      	ldr	r2, [pc, #76]	; (8001814 <OC5Config+0xb4>)
 80017c8:	4293      	cmp	r3, r2
 80017ca:	d003      	beq.n	80017d4 <OC5Config+0x74>
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	4a12      	ldr	r2, [pc, #72]	; (8001818 <OC5Config+0xb8>)
 80017d0:	4293      	cmp	r3, r2
 80017d2:	d109      	bne.n	80017e8 <OC5Config+0x88>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(TIMx->CR2, TIM_CR2_OIS5, TIM_OCInitStruct->OCIdleState << 8U);
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	685b      	ldr	r3, [r3, #4]
 80017d8:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80017dc:	683b      	ldr	r3, [r7, #0]
 80017de:	699b      	ldr	r3, [r3, #24]
 80017e0:	021b      	lsls	r3, r3, #8
 80017e2:	431a      	orrs	r2, r3
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	605a      	str	r2, [r3, #4]

  }

  /* Write to TIMx CCMR3 */
  LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3);
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	68ba      	ldr	r2, [r7, #8]
 80017ec:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH5(TIMx, TIM_OCInitStruct->CompareValue);
 80017ee:	683b      	ldr	r3, [r7, #0]
 80017f0:	68db      	ldr	r3, [r3, #12]
 80017f2:	4619      	mov	r1, r3
 80017f4:	6878      	ldr	r0, [r7, #4]
 80017f6:	f7ff fce9 	bl	80011cc <LL_TIM_OC_SetCompareCH5>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	68fa      	ldr	r2, [r7, #12]
 80017fe:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8001800:	2300      	movs	r3, #0
}
 8001802:	4618      	mov	r0, r3
 8001804:	3710      	adds	r7, #16
 8001806:	46bd      	mov	sp, r7
 8001808:	bd80      	pop	{r7, pc}
 800180a:	bf00      	nop
 800180c:	40012c00 	.word	0x40012c00
 8001810:	40014000 	.word	0x40014000
 8001814:	40014400 	.word	0x40014400
 8001818:	40014800 	.word	0x40014800

0800181c <OC6Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC6Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 800181c:	b580      	push	{r7, lr}
 800181e:	b084      	sub	sp, #16
 8001820:	af00      	add	r7, sp, #0
 8001822:	6078      	str	r0, [r7, #4]
 8001824:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 5: Reset the CC6E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC6E);
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	6a1b      	ldr	r3, [r3, #32]
 800182a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	6a1b      	ldr	r3, [r3, #32]
 8001836:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx CCMR3 register value */
  tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3);
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800183c:	60bb      	str	r3, [r7, #8]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr3, TIM_CCMR3_OC6M, TIM_OCInitStruct->OCMode << 8U);
 800183e:	68bb      	ldr	r3, [r7, #8]
 8001840:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001844:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8001848:	683a      	ldr	r2, [r7, #0]
 800184a:	6812      	ldr	r2, [r2, #0]
 800184c:	0212      	lsls	r2, r2, #8
 800184e:	4313      	orrs	r3, r2
 8001850:	60bb      	str	r3, [r7, #8]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC6P, TIM_OCInitStruct->OCPolarity << 20U);
 8001852:	68fb      	ldr	r3, [r7, #12]
 8001854:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8001858:	683b      	ldr	r3, [r7, #0]
 800185a:	691b      	ldr	r3, [r3, #16]
 800185c:	051b      	lsls	r3, r3, #20
 800185e:	4313      	orrs	r3, r2
 8001860:	60fb      	str	r3, [r7, #12]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC6E, TIM_OCInitStruct->OCState << 20U);
 8001862:	68fb      	ldr	r3, [r7, #12]
 8001864:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8001868:	683b      	ldr	r3, [r7, #0]
 800186a:	685b      	ldr	r3, [r3, #4]
 800186c:	051b      	lsls	r3, r3, #20
 800186e:	4313      	orrs	r3, r2
 8001870:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	4a14      	ldr	r2, [pc, #80]	; (80018c8 <OC6Config+0xac>)
 8001876:	4293      	cmp	r3, r2
 8001878:	d00b      	beq.n	8001892 <OC6Config+0x76>
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	4a13      	ldr	r2, [pc, #76]	; (80018cc <OC6Config+0xb0>)
 800187e:	4293      	cmp	r3, r2
 8001880:	d007      	beq.n	8001892 <OC6Config+0x76>
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	4a12      	ldr	r2, [pc, #72]	; (80018d0 <OC6Config+0xb4>)
 8001886:	4293      	cmp	r3, r2
 8001888:	d003      	beq.n	8001892 <OC6Config+0x76>
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	4a11      	ldr	r2, [pc, #68]	; (80018d4 <OC6Config+0xb8>)
 800188e:	4293      	cmp	r3, r2
 8001890:	d109      	bne.n	80018a6 <OC6Config+0x8a>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(TIMx->CR2, TIM_CR2_OIS6, TIM_OCInitStruct->OCIdleState << 10U);
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	685b      	ldr	r3, [r3, #4]
 8001896:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 800189a:	683b      	ldr	r3, [r7, #0]
 800189c:	699b      	ldr	r3, [r3, #24]
 800189e:	029b      	lsls	r3, r3, #10
 80018a0:	431a      	orrs	r2, r3
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	605a      	str	r2, [r3, #4]
  }

  /* Write to TIMx CCMR3 */
  LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3);
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	68ba      	ldr	r2, [r7, #8]
 80018aa:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH6(TIMx, TIM_OCInitStruct->CompareValue);
 80018ac:	683b      	ldr	r3, [r7, #0]
 80018ae:	68db      	ldr	r3, [r3, #12]
 80018b0:	4619      	mov	r1, r3
 80018b2:	6878      	ldr	r0, [r7, #4]
 80018b4:	f7ff fc9a 	bl	80011ec <LL_TIM_OC_SetCompareCH6>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	68fa      	ldr	r2, [r7, #12]
 80018bc:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 80018be:	2300      	movs	r3, #0
}
 80018c0:	4618      	mov	r0, r3
 80018c2:	3710      	adds	r7, #16
 80018c4:	46bd      	mov	sp, r7
 80018c6:	bd80      	pop	{r7, pc}
 80018c8:	40012c00 	.word	0x40012c00
 80018cc:	40014000 	.word	0x40014000
 80018d0:	40014400 	.word	0x40014400
 80018d4:	40014800 	.word	0x40014800

080018d8 <LL_InitTick>:
  *         configuration by calling this function, for a delay use rather osDelay RTOS service.
  * @param  Ticks Number of ticks
  * @retval None
  */
__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks)
{
 80018d8:	b480      	push	{r7}
 80018da:	b083      	sub	sp, #12
 80018dc:	af00      	add	r7, sp, #0
 80018de:	6078      	str	r0, [r7, #4]
 80018e0:	6039      	str	r1, [r7, #0]
  /* Configure the SysTick to have interrupt in 1ms time base */
  SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
 80018e2:	687a      	ldr	r2, [r7, #4]
 80018e4:	683b      	ldr	r3, [r7, #0]
 80018e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80018ea:	4a07      	ldr	r2, [pc, #28]	; (8001908 <LL_InitTick+0x30>)
 80018ec:	3b01      	subs	r3, #1
 80018ee:	6053      	str	r3, [r2, #4]
  SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 80018f0:	4b05      	ldr	r3, [pc, #20]	; (8001908 <LL_InitTick+0x30>)
 80018f2:	2200      	movs	r2, #0
 80018f4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80018f6:	4b04      	ldr	r3, [pc, #16]	; (8001908 <LL_InitTick+0x30>)
 80018f8:	2205      	movs	r2, #5
 80018fa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_ENABLE_Msk;                   /* Enable the Systick Timer */
}
 80018fc:	bf00      	nop
 80018fe:	370c      	adds	r7, #12
 8001900:	46bd      	mov	sp, r7
 8001902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001906:	4770      	bx	lr
 8001908:	e000e010 	.word	0xe000e010

0800190c <LL_Init1msTick>:
  * @param  HCLKFrequency HCLK frequency in Hz
  * @note   HCLK frequency can be calculated thanks to RCC helper macro or function @ref LL_RCC_GetSystemClocksFreq
  * @retval None
  */
void LL_Init1msTick(uint32_t HCLKFrequency)
{
 800190c:	b580      	push	{r7, lr}
 800190e:	b082      	sub	sp, #8
 8001910:	af00      	add	r7, sp, #0
 8001912:	6078      	str	r0, [r7, #4]
  /* Use frequency provided in argument */
  LL_InitTick(HCLKFrequency, 1000U);
 8001914:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001918:	6878      	ldr	r0, [r7, #4]
 800191a:	f7ff ffdd 	bl	80018d8 <LL_InitTick>
}
 800191e:	bf00      	nop
 8001920:	3708      	adds	r7, #8
 8001922:	46bd      	mov	sp, r7
 8001924:	bd80      	pop	{r7, pc}
	...

08001928 <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 8001928:	b480      	push	{r7}
 800192a:	b083      	sub	sp, #12
 800192c:	af00      	add	r7, sp, #0
 800192e:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 8001930:	4a04      	ldr	r2, [pc, #16]	; (8001944 <LL_SetSystemCoreClock+0x1c>)
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	6013      	str	r3, [r2, #0]
}
 8001936:	bf00      	nop
 8001938:	370c      	adds	r7, #12
 800193a:	46bd      	mov	sp, r7
 800193c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001940:	4770      	bx	lr
 8001942:	bf00      	nop
 8001944:	20000020 	.word	0x20000020

08001948 <__libc_init_array>:
 8001948:	b570      	push	{r4, r5, r6, lr}
 800194a:	4e0d      	ldr	r6, [pc, #52]	; (8001980 <__libc_init_array+0x38>)
 800194c:	4c0d      	ldr	r4, [pc, #52]	; (8001984 <__libc_init_array+0x3c>)
 800194e:	1ba4      	subs	r4, r4, r6
 8001950:	10a4      	asrs	r4, r4, #2
 8001952:	2500      	movs	r5, #0
 8001954:	42a5      	cmp	r5, r4
 8001956:	d109      	bne.n	800196c <__libc_init_array+0x24>
 8001958:	4e0b      	ldr	r6, [pc, #44]	; (8001988 <__libc_init_array+0x40>)
 800195a:	4c0c      	ldr	r4, [pc, #48]	; (800198c <__libc_init_array+0x44>)
 800195c:	f000 f820 	bl	80019a0 <_init>
 8001960:	1ba4      	subs	r4, r4, r6
 8001962:	10a4      	asrs	r4, r4, #2
 8001964:	2500      	movs	r5, #0
 8001966:	42a5      	cmp	r5, r4
 8001968:	d105      	bne.n	8001976 <__libc_init_array+0x2e>
 800196a:	bd70      	pop	{r4, r5, r6, pc}
 800196c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001970:	4798      	blx	r3
 8001972:	3501      	adds	r5, #1
 8001974:	e7ee      	b.n	8001954 <__libc_init_array+0xc>
 8001976:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800197a:	4798      	blx	r3
 800197c:	3501      	adds	r5, #1
 800197e:	e7f2      	b.n	8001966 <__libc_init_array+0x1e>
 8001980:	080019d8 	.word	0x080019d8
 8001984:	080019d8 	.word	0x080019d8
 8001988:	080019d8 	.word	0x080019d8
 800198c:	080019dc 	.word	0x080019dc

08001990 <memset>:
 8001990:	4402      	add	r2, r0
 8001992:	4603      	mov	r3, r0
 8001994:	4293      	cmp	r3, r2
 8001996:	d100      	bne.n	800199a <memset+0xa>
 8001998:	4770      	bx	lr
 800199a:	f803 1b01 	strb.w	r1, [r3], #1
 800199e:	e7f9      	b.n	8001994 <memset+0x4>

080019a0 <_init>:
 80019a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80019a2:	bf00      	nop
 80019a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80019a6:	bc08      	pop	{r3}
 80019a8:	469e      	mov	lr, r3
 80019aa:	4770      	bx	lr

080019ac <_fini>:
 80019ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80019ae:	bf00      	nop
 80019b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80019b2:	bc08      	pop	{r3}
 80019b4:	469e      	mov	lr, r3
 80019b6:	4770      	bx	lr
