0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/lucas/Documents/fpga/lab5/lab5_1_2/lab5_1_2.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/Users/lucas/Documents/fpga/lab5/lab5_1_2/lab5_1_2.srcs/sources_1/new/sr_latch_gated.v,1582573820,verilog,,C:/Users/lucas/Documents/fpga/lab5/lab5_1_2/lab5_1_2.srcs/sources_1/new/sr_latch_gated_tb.v,,sr_latch_gated,,,,,,,,
C:/Users/lucas/Documents/fpga/lab5/lab5_1_2/lab5_1_2.srcs/sources_1/new/sr_latch_gated_tb.v,1582574968,verilog,,,,sr_latch_gated_tb,,,,,,,,
