
ROBKO.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000046  00800100  00008022  000080d6  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00008022  00000000  00000000  000000b4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000f2d  00800146  00800146  0000811c  2**0
                  ALLOC
  3 .eeprom       00000025  00810000  00810000  0000811c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  4 .debug_aranges 000003e0  00000000  00000000  00008141  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_pubnames 00001354  00000000  00000000  00008521  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00007a6c  00000000  00000000  00009875  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000028e2  00000000  00000000  000112e1  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00006461  00000000  00000000  00013bc3  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000f00  00000000  00000000  0001a024  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00002999  00000000  00000000  0001af24  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000059e6  00000000  00000000  0001d8bd  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000320  00000000  00000000  000232a3  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 6c 01 	jmp	0x2d8	; 0x2d8 <__ctors_end>
       4:	0c 94 8b 01 	jmp	0x316	; 0x316 <__bad_interrupt>
       8:	0c 94 8b 01 	jmp	0x316	; 0x316 <__bad_interrupt>
       c:	0c 94 8b 01 	jmp	0x316	; 0x316 <__bad_interrupt>
      10:	0c 94 04 02 	jmp	0x408	; 0x408 <__vector_4>
      14:	0c 94 8b 01 	jmp	0x316	; 0x316 <__bad_interrupt>
      18:	0c 94 8b 01 	jmp	0x316	; 0x316 <__bad_interrupt>
      1c:	0c 94 8b 01 	jmp	0x316	; 0x316 <__bad_interrupt>
      20:	0c 94 8b 01 	jmp	0x316	; 0x316 <__bad_interrupt>
      24:	0c 94 0e 02 	jmp	0x41c	; 0x41c <__vector_9>
      28:	0c 94 8b 01 	jmp	0x316	; 0x316 <__bad_interrupt>
      2c:	0c 94 8b 01 	jmp	0x316	; 0x316 <__bad_interrupt>
      30:	0c 94 f7 0e 	jmp	0x1dee	; 0x1dee <__vector_12>
      34:	0c 94 8b 01 	jmp	0x316	; 0x316 <__bad_interrupt>
      38:	0c 94 8b 01 	jmp	0x316	; 0x316 <__bad_interrupt>
      3c:	0c 94 8b 01 	jmp	0x316	; 0x316 <__bad_interrupt>
      40:	0c 94 8b 01 	jmp	0x316	; 0x316 <__bad_interrupt>
      44:	0c 94 8b 01 	jmp	0x316	; 0x316 <__bad_interrupt>
      48:	0c 94 8b 01 	jmp	0x316	; 0x316 <__bad_interrupt>
      4c:	0c 94 8b 01 	jmp	0x316	; 0x316 <__bad_interrupt>
      50:	0c 94 8b 01 	jmp	0x316	; 0x316 <__bad_interrupt>
      54:	0c 94 8b 01 	jmp	0x316	; 0x316 <__bad_interrupt>
      58:	0c 94 8b 01 	jmp	0x316	; 0x316 <__bad_interrupt>
      5c:	0c 94 8b 01 	jmp	0x316	; 0x316 <__bad_interrupt>
      60:	0c 94 8b 01 	jmp	0x316	; 0x316 <__bad_interrupt>
      64:	0c 94 8b 01 	jmp	0x316	; 0x316 <__bad_interrupt>
      68:	0c 94 35 02 	jmp	0x46a	; 0x46a <__vector_26>
      6c:	0c 94 8b 01 	jmp	0x316	; 0x316 <__bad_interrupt>
      70:	0c 94 8b 01 	jmp	0x316	; 0x316 <__bad_interrupt>
      74:	0c 94 8b 01 	jmp	0x316	; 0x316 <__bad_interrupt>
      78:	0c 94 66 0e 	jmp	0x1ccc	; 0x1ccc <__vector_30>
      7c:	0c 94 94 0e 	jmp	0x1d28	; 0x1d28 <__vector_31>
      80:	0c 94 5c 0e 	jmp	0x1cb8	; 0x1cb8 <__vector_32>
      84:	0c 94 8b 01 	jmp	0x316	; 0x316 <__bad_interrupt>
      88:	0c 94 8b 01 	jmp	0x316	; 0x316 <__bad_interrupt>
      8c:	08 4a       	sbci	r16, 0xA8	; 168
      8e:	d7 3b       	cpi	r29, 0xB7	; 183
      90:	3b ce       	rjmp	.-906    	; 0xfffffd08 <__eeprom_end+0xff7efce3>
      92:	01 6e       	ori	r16, 0xE1	; 225
      94:	84 bc       	out	0x24, r8	; 36
      96:	bf fd       	.word	0xfdbf	; ????
      98:	c1 2f       	mov	r28, r17
      9a:	3d 6c       	ori	r19, 0xCD	; 205
      9c:	74 31       	cpi	r23, 0x14	; 20
      9e:	9a bd       	out	0x2a, r25	; 42
      a0:	56 83       	std	Z+6, r21	; 0x06
      a2:	3d da       	rcall	.-2950   	; 0xfffff51e <__eeprom_end+0xff7ef4f9>
      a4:	3d 00       	.word	0x003d	; ????
      a6:	c7 7f       	andi	r28, 0xF7	; 247
      a8:	11 be       	out	0x31, r1	; 49
      aa:	d9 e4       	ldi	r29, 0x49	; 73
      ac:	bb 4c       	sbci	r27, 0xCB	; 203
      ae:	3e 91       	ld	r19, -X
      b0:	6b aa       	std	Y+51, r6	; 0x33
      b2:	aa be       	out	0x3a, r10	; 58
      b4:	00 00       	nop
      b6:	00 80       	ld	r0, Z
      b8:	3f 05       	cpc	r19, r15
      ba:	a8 4c       	sbci	r26, 0xC8	; 200
      bc:	cd b2       	in	r12, 0x1d	; 29
      be:	d4 4e       	sbci	r29, 0xE4	; 228
      c0:	b9 38       	cpi	r27, 0x89	; 137
      c2:	36 a9       	ldd	r19, Z+54	; 0x36
      c4:	02 0c       	add	r0, r2
      c6:	50 b9       	out	0x00, r21	; 0
      c8:	91 86       	std	Z+9, r9	; 0x09
      ca:	88 08       	sbc	r8, r8
      cc:	3c a6       	std	Y+44, r3	; 0x2c
      ce:	aa aa       	std	Y+50, r10	; 0x32
      d0:	2a be       	out	0x3a, r2	; 58
      d2:	00 00       	nop
      d4:	00 80       	ld	r0, Z
      d6:	3f 00       	.word	0x003f	; ????

000000d7 <aucCRCHi>:
      d7:	00 c1 81 40 01 c0 80 41 01 c0 80 41 00 c1 81 40     ...@...A...A...@
      e7:	01 c0 80 41 00 c1 81 40 00 c1 81 40 01 c0 80 41     ...A...@...@...A
      f7:	01 c0 80 41 00 c1 81 40 00 c1 81 40 01 c0 80 41     ...A...@...@...A
     107:	00 c1 81 40 01 c0 80 41 01 c0 80 41 00 c1 81 40     ...@...A...A...@
     117:	01 c0 80 41 00 c1 81 40 00 c1 81 40 01 c0 80 41     ...A...@...@...A
     127:	00 c1 81 40 01 c0 80 41 01 c0 80 41 00 c1 81 40     ...@...A...A...@
     137:	00 c1 81 40 01 c0 80 41 01 c0 80 41 00 c1 81 40     ...@...A...A...@
     147:	01 c0 80 41 00 c1 81 40 00 c1 81 40 01 c0 80 41     ...A...@...@...A
     157:	01 c0 80 41 00 c1 81 40 00 c1 81 40 01 c0 80 41     ...A...@...@...A
     167:	00 c1 81 40 01 c0 80 41 01 c0 80 41 00 c1 81 40     ...@...A...A...@
     177:	00 c1 81 40 01 c0 80 41 01 c0 80 41 00 c1 81 40     ...@...A...A...@
     187:	01 c0 80 41 00 c1 81 40 00 c1 81 40 01 c0 80 41     ...A...@...@...A
     197:	00 c1 81 40 01 c0 80 41 01 c0 80 41 00 c1 81 40     ...@...A...A...@
     1a7:	01 c0 80 41 00 c1 81 40 00 c1 81 40 01 c0 80 41     ...A...@...@...A
     1b7:	01 c0 80 41 00 c1 81 40 00 c1 81 40 01 c0 80 41     ...A...@...@...A
     1c7:	00 c1 81 40 01 c0 80 41 01 c0 80 41 00 c1 81 40     ...@...A...A...@

000001d7 <aucCRCLo>:
     1d7:	00 c0 c1 01 c3 03 02 c2 c6 06 07 c7 05 c5 c4 04     ................
     1e7:	cc 0c 0d cd 0f cf ce 0e 0a ca cb 0b c9 09 08 c8     ................
     1f7:	d8 18 19 d9 1b db da 1a 1e de df 1f dd 1d 1c dc     ................
     207:	14 d4 d5 15 d7 17 16 d6 d2 12 13 d3 11 d1 d0 10     ................
     217:	f0 30 31 f1 33 f3 f2 32 36 f6 f7 37 f5 35 34 f4     .01.3..26..7.54.
     227:	3c fc fd 3d ff 3f 3e fe fa 3a 3b fb 39 f9 f8 38     <..=.?>..:;.9..8
     237:	28 e8 e9 29 eb 2b 2a ea ee 2e 2f ef 2d ed ec 2c     (..).+*.../.-..,
     247:	e4 24 25 e5 27 e7 e6 26 22 e2 e3 23 e1 21 20 e0     .$%.'..&"..#.! .
     257:	a0 60 61 a1 63 a3 a2 62 66 a6 a7 67 a5 65 64 a4     .`a.c..bf..g.ed.
     267:	6c ac ad 6d af 6f 6e ae aa 6a 6b ab 69 a9 a8 68     l..m.on..jk.i..h
     277:	78 b8 b9 79 bb 7b 7a ba be 7e 7f bf 7d bd bc 7c     x..y.{z..~..}..|
     287:	b4 74 75 b5 77 b7 b6 76 72 b2 b3 73 b1 71 70 b0     .tu.w..vr..s.qp.
     297:	50 90 91 51 93 53 52 92 96 56 57 97 55 95 94 54     P..Q.SR..VW.U..T
     2a7:	9c 5c 5d 9d 5f 9f 9e 5e 5a 9a 9b 5b 99 59 58 98     .\]._..^Z..[.YX.
     2b7:	88 48 49 89 4b 8b 8a 4a 4e 8e 8f 4f 8d 4d 4c 8c     .HI.K..JN..O.ML.
     2c7:	44 84 85 45 87 47 46 86 82 42 43 83 41 81 80 40     D..E.GF..BC.A..@
	...

000002d8 <__ctors_end>:
     2d8:	11 24       	eor	r1, r1
     2da:	1f be       	out	0x3f, r1	; 63
     2dc:	cf ef       	ldi	r28, 0xFF	; 255
     2de:	d0 e1       	ldi	r29, 0x10	; 16
     2e0:	de bf       	out	0x3e, r29	; 62
     2e2:	cd bf       	out	0x3d, r28	; 61

000002e4 <__do_copy_data>:
     2e4:	11 e0       	ldi	r17, 0x01	; 1
     2e6:	a0 e0       	ldi	r26, 0x00	; 0
     2e8:	b1 e0       	ldi	r27, 0x01	; 1
     2ea:	e2 e2       	ldi	r30, 0x22	; 34
     2ec:	f0 e8       	ldi	r31, 0x80	; 128
     2ee:	00 e0       	ldi	r16, 0x00	; 0
     2f0:	0b bf       	out	0x3b, r16	; 59
     2f2:	02 c0       	rjmp	.+4      	; 0x2f8 <__do_copy_data+0x14>
     2f4:	07 90       	elpm	r0, Z+
     2f6:	0d 92       	st	X+, r0
     2f8:	a6 34       	cpi	r26, 0x46	; 70
     2fa:	b1 07       	cpc	r27, r17
     2fc:	d9 f7       	brne	.-10     	; 0x2f4 <__do_copy_data+0x10>

000002fe <__do_clear_bss>:
     2fe:	10 e1       	ldi	r17, 0x10	; 16
     300:	a6 e4       	ldi	r26, 0x46	; 70
     302:	b1 e0       	ldi	r27, 0x01	; 1
     304:	01 c0       	rjmp	.+2      	; 0x308 <.do_clear_bss_start>

00000306 <.do_clear_bss_loop>:
     306:	1d 92       	st	X+, r1

00000308 <.do_clear_bss_start>:
     308:	a3 37       	cpi	r26, 0x73	; 115
     30a:	b1 07       	cpc	r27, r17
     30c:	e1 f7       	brne	.-8      	; 0x306 <.do_clear_bss_loop>
     30e:	0e 94 a2 04 	call	0x944	; 0x944 <main>
     312:	0c 94 0f 40 	jmp	0x801e	; 0x801e <_exit>

00000316 <__bad_interrupt>:
     316:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

0000031a <eMBRegInputCB>:

eMBErrorCode eMBRegInputCB
(
	UCHAR * pucRegBuffer, USHORT usAddress, USHORT usNRegs
)
{
     31a:	dc 01       	movw	r26, r24
	unsigned int iRegIndex;
 
	// MB_FUNC_READ_INPUT_REGISTER           (  4 )
	if( (usAddress >= REG_INPUT_START) &&
     31c:	61 15       	cp	r22, r1
     31e:	71 05       	cpc	r23, r1
     320:	01 f1       	breq	.+64     	; 0x362 <eMBRegInputCB+0x48>
     322:	ca 01       	movw	r24, r20
     324:	86 0f       	add	r24, r22
     326:	97 1f       	adc	r25, r23
     328:	41 97       	sbiw	r24, 0x11	; 17
     32a:	d8 f4       	brcc	.+54     	; 0x362 <eMBRegInputCB+0x48>
		(usAddress + usNRegs <= REG_INPUT_START + REG_INPUT_NREGS)
	) {
		iRegIndex = (int)(usAddress - REG_INPUT_START);
     32c:	61 50       	subi	r22, 0x01	; 1
     32e:	70 40       	sbci	r23, 0x00	; 0
     330:	12 c0       	rjmp	.+36     	; 0x356 <eMBRegInputCB+0x3c>
		while( usNRegs > 0 ) {
			*pucRegBuffer++ = (unsigned char)(uiRegInputBuf[iRegIndex] >> 8);
     332:	fb 01       	movw	r30, r22
     334:	ee 0f       	add	r30, r30
     336:	ff 1f       	adc	r31, r31
     338:	ed 5e       	subi	r30, 0xED	; 237
     33a:	f4 4f       	sbci	r31, 0xF4	; 244
     33c:	80 81       	ld	r24, Z
     33e:	91 81       	ldd	r25, Z+1	; 0x01
     340:	9c 93       	st	X, r25
            *pucRegBuffer++ = (unsigned char)(uiRegInputBuf[iRegIndex] & 0xFF);
     342:	80 81       	ld	r24, Z
     344:	91 81       	ldd	r25, Z+1	; 0x01
     346:	11 96       	adiw	r26, 0x01	; 1
     348:	8c 93       	st	X, r24
     34a:	11 97       	sbiw	r26, 0x01	; 1

eMBErrorCode eMBRegInputCB
(
	UCHAR * pucRegBuffer, USHORT usAddress, USHORT usNRegs
)
{
     34c:	12 96       	adiw	r26, 0x02	; 2
	) {
		iRegIndex = (int)(usAddress - REG_INPUT_START);
		while( usNRegs > 0 ) {
			*pucRegBuffer++ = (unsigned char)(uiRegInputBuf[iRegIndex] >> 8);
            *pucRegBuffer++ = (unsigned char)(uiRegInputBuf[iRegIndex] & 0xFF);
			++iRegIndex;
     34e:	6f 5f       	subi	r22, 0xFF	; 255
     350:	7f 4f       	sbci	r23, 0xFF	; 255
			--usNRegs;
     352:	41 50       	subi	r20, 0x01	; 1
     354:	50 40       	sbci	r21, 0x00	; 0
	// MB_FUNC_READ_INPUT_REGISTER           (  4 )
	if( (usAddress >= REG_INPUT_START) &&
		(usAddress + usNRegs <= REG_INPUT_START + REG_INPUT_NREGS)
	) {
		iRegIndex = (int)(usAddress - REG_INPUT_START);
		while( usNRegs > 0 ) {
     356:	41 15       	cp	r20, r1
     358:	51 05       	cpc	r21, r1
     35a:	59 f7       	brne	.-42     	; 0x332 <eMBRegInputCB+0x18>
     35c:	20 e0       	ldi	r18, 0x00	; 0
     35e:	30 e0       	ldi	r19, 0x00	; 0
     360:	02 c0       	rjmp	.+4      	; 0x366 <eMBRegInputCB+0x4c>
     362:	21 e0       	ldi	r18, 0x01	; 1
     364:	30 e0       	ldi	r19, 0x00	; 0
			--usNRegs;
		}
		return MB_ENOERR;
	}
	return MB_ENOREG;
}
     366:	c9 01       	movw	r24, r18
     368:	08 95       	ret

0000036a <eMBRegHoldingCB>:
eMBErrorCode eMBRegHoldingCB
(
	UCHAR * pucRegBuffer, USHORT usAddress,
	USHORT usNRegs, eMBRegisterMode eMode
)
{
     36a:	cf 93       	push	r28
     36c:	df 93       	push	r29
     36e:	ec 01       	movw	r28, r24
	unsigned int iRegIndex;
	
	/* Check if we have registers mapped at this block. */
	if( (usAddress >= REG_HOLDING_START) &&
     370:	61 15       	cp	r22, r1
     372:	71 05       	cpc	r23, r1
     374:	09 f4       	brne	.+2      	; 0x378 <eMBRegHoldingCB+0xe>
     376:	42 c0       	rjmp	.+132    	; 0x3fc <eMBRegHoldingCB+0x92>
     378:	ca 01       	movw	r24, r20
     37a:	86 0f       	add	r24, r22
     37c:	97 1f       	adc	r25, r23
     37e:	41 97       	sbiw	r24, 0x11	; 17
     380:	e8 f5       	brcc	.+122    	; 0x3fc <eMBRegHoldingCB+0x92>
		(usAddress + usNRegs <= REG_HOLDING_START + REG_HOLDING_NREGS)
	) {
		switch(eMode) {
     382:	21 15       	cp	r18, r1
     384:	31 05       	cpc	r19, r1
     386:	21 f0       	breq	.+8      	; 0x390 <eMBRegHoldingCB+0x26>
     388:	21 30       	cpi	r18, 0x01	; 1
     38a:	31 05       	cpc	r19, r1
     38c:	b9 f5       	brne	.+110    	; 0x3fc <eMBRegHoldingCB+0x92>
     38e:	17 c0       	rjmp	.+46     	; 0x3be <eMBRegHoldingCB+0x54>
		case MB_REG_READ:
			iRegIndex = (int)(usAddress - 1);
     390:	61 50       	subi	r22, 0x01	; 1
     392:	70 40       	sbci	r23, 0x00	; 0
     394:	10 c0       	rjmp	.+32     	; 0x3b6 <eMBRegHoldingCB+0x4c>
			while( usNRegs > 0 ) {
				*pucRegBuffer++ = uiRegHolding[iRegIndex]>>8;
     396:	fb 01       	movw	r30, r22
     398:	ee 0f       	add	r30, r30
     39a:	ff 1f       	adc	r31, r31
     39c:	ec 54       	subi	r30, 0x4C	; 76
     39e:	f5 4f       	sbci	r31, 0xF5	; 245
     3a0:	80 81       	ld	r24, Z
     3a2:	91 81       	ldd	r25, Z+1	; 0x01
     3a4:	98 83       	st	Y, r25
				*pucRegBuffer++ = uiRegHolding[iRegIndex];
     3a6:	80 81       	ld	r24, Z
     3a8:	91 81       	ldd	r25, Z+1	; 0x01
     3aa:	89 83       	std	Y+1, r24	; 0x01
eMBErrorCode eMBRegHoldingCB
(
	UCHAR * pucRegBuffer, USHORT usAddress,
	USHORT usNRegs, eMBRegisterMode eMode
)
{
     3ac:	22 96       	adiw	r28, 0x02	; 2
		case MB_REG_READ:
			iRegIndex = (int)(usAddress - 1);
			while( usNRegs > 0 ) {
				*pucRegBuffer++ = uiRegHolding[iRegIndex]>>8;
				*pucRegBuffer++ = uiRegHolding[iRegIndex];
				++iRegIndex;
     3ae:	6f 5f       	subi	r22, 0xFF	; 255
     3b0:	7f 4f       	sbci	r23, 0xFF	; 255
				--usNRegs;
     3b2:	41 50       	subi	r20, 0x01	; 1
     3b4:	50 40       	sbci	r21, 0x00	; 0
		(usAddress + usNRegs <= REG_HOLDING_START + REG_HOLDING_NREGS)
	) {
		switch(eMode) {
		case MB_REG_READ:
			iRegIndex = (int)(usAddress - 1);
			while( usNRegs > 0 ) {
     3b6:	41 15       	cp	r20, r1
     3b8:	51 05       	cpc	r21, r1
     3ba:	69 f7       	brne	.-38     	; 0x396 <eMBRegHoldingCB+0x2c>
     3bc:	1c c0       	rjmp	.+56     	; 0x3f6 <eMBRegHoldingCB+0x8c>
		/*
		 	Update current register values.
		 	MB_FUNC_WRITE_MULTIPLE_REGISTERS             (16)
		*/
		case MB_REG_WRITE: {
			iRegIndex = (int)(usAddress - 1);
     3be:	61 50       	subi	r22, 0x01	; 1
     3c0:	70 40       	sbci	r23, 0x00	; 0
     3c2:	16 c0       	rjmp	.+44     	; 0x3f0 <eMBRegHoldingCB+0x86>
			while( usNRegs > 0 ) {
				uiRegHolding[iRegIndex]  = (*pucRegBuffer++)<<8;
     3c4:	b8 81       	ld	r27, Y
     3c6:	a0 e0       	ldi	r26, 0x00	; 0
     3c8:	fb 01       	movw	r30, r22
     3ca:	ee 0f       	add	r30, r30
     3cc:	ff 1f       	adc	r31, r31
     3ce:	ec 54       	subi	r30, 0x4C	; 76
     3d0:	f5 4f       	sbci	r31, 0xF5	; 245
     3d2:	b1 83       	std	Z+1, r27	; 0x01
     3d4:	a0 83       	st	Z, r26
				uiRegHolding[iRegIndex] |= *pucRegBuffer++;
     3d6:	20 81       	ld	r18, Z
     3d8:	31 81       	ldd	r19, Z+1	; 0x01
     3da:	89 81       	ldd	r24, Y+1	; 0x01
     3dc:	90 e0       	ldi	r25, 0x00	; 0
     3de:	28 2b       	or	r18, r24
     3e0:	39 2b       	or	r19, r25
     3e2:	31 83       	std	Z+1, r19	; 0x01
     3e4:	20 83       	st	Z, r18
eMBErrorCode eMBRegHoldingCB
(
	UCHAR * pucRegBuffer, USHORT usAddress,
	USHORT usNRegs, eMBRegisterMode eMode
)
{
     3e6:	22 96       	adiw	r28, 0x02	; 2
		case MB_REG_WRITE: {
			iRegIndex = (int)(usAddress - 1);
			while( usNRegs > 0 ) {
				uiRegHolding[iRegIndex]  = (*pucRegBuffer++)<<8;
				uiRegHolding[iRegIndex] |= *pucRegBuffer++;
				++iRegIndex;
     3e8:	6f 5f       	subi	r22, 0xFF	; 255
     3ea:	7f 4f       	sbci	r23, 0xFF	; 255
				--usNRegs;
     3ec:	41 50       	subi	r20, 0x01	; 1
     3ee:	50 40       	sbci	r21, 0x00	; 0
		 	Update current register values.
		 	MB_FUNC_WRITE_MULTIPLE_REGISTERS             (16)
		*/
		case MB_REG_WRITE: {
			iRegIndex = (int)(usAddress - 1);
			while( usNRegs > 0 ) {
     3f0:	41 15       	cp	r20, r1
     3f2:	51 05       	cpc	r21, r1
     3f4:	39 f7       	brne	.-50     	; 0x3c4 <eMBRegHoldingCB+0x5a>
     3f6:	20 e0       	ldi	r18, 0x00	; 0
     3f8:	30 e0       	ldi	r19, 0x00	; 0
     3fa:	02 c0       	rjmp	.+4      	; 0x400 <eMBRegHoldingCB+0x96>
     3fc:	21 e0       	ldi	r18, 0x01	; 1
     3fe:	30 e0       	ldi	r19, 0x00	; 0
		 return MB_ENOERR;
		}
	}

	return MB_ENOREG;
}
     400:	c9 01       	movw	r24, r18
     402:	df 91       	pop	r29
     404:	cf 91       	pop	r28
     406:	08 95       	ret

00000408 <__vector_4>:
		ucRegCoilsBuf[0] = arrMotor[i].direction ?  (1<<i) : 0;
	}
}
///////////////////////////////////////////////////////////////////////////////////////////
ISR( INT3_vect )
{
     408:	1f 92       	push	r1
     40a:	0f 92       	push	r0
     40c:	0f b6       	in	r0, 0x3f	; 63
     40e:	0f 92       	push	r0
     410:	11 24       	eor	r1, r1

		while( PINE & ( 1<<PE3 ) ) {
			asm("nop\n");
		}
	}
}
     412:	0f 90       	pop	r0
     414:	0f be       	out	0x3f, r0	; 63
     416:	0f 90       	pop	r0
     418:	1f 90       	pop	r1
     41a:	18 95       	reti

0000041c <__vector_9>:
	PORTC = ( 0xFF & newPortc );
	PORTD = ( 0xF0 & newPortd ) | ( 0x0F & PORTD );
}
///////////////////////////////////////////////////////////////////////////////////////////
ISR(TIMER2_COMP_vect)
{
     41c:	1f 92       	push	r1
     41e:	0f 92       	push	r0
     420:	0f b6       	in	r0, 0x3f	; 63
     422:	0f 92       	push	r0
     424:	11 24       	eor	r1, r1
     426:	8f 93       	push	r24
     428:	9f 93       	push	r25
	/* fires 100 times a second / every 10ms */
	++timer_events;
     42a:	80 91 4b 01 	lds	r24, 0x014B
     42e:	90 91 4c 01 	lds	r25, 0x014C
     432:	01 96       	adiw	r24, 0x01	; 1
     434:	90 93 4c 01 	sts	0x014C, r25
     438:	80 93 4b 01 	sts	0x014B, r24
}
     43c:	9f 91       	pop	r25
     43e:	8f 91       	pop	r24
     440:	0f 90       	pop	r0
     442:	0f be       	out	0x3f, r0	; 63
     444:	0f 90       	pop	r0
     446:	1f 90       	pop	r1
     448:	18 95       	reti

0000044a <dhcp_client_event_callback>:

void dhcp_client_event_callback(enum dhcp_client_event event)
{
	switch( event ) {
     44a:	84 30       	cpi	r24, 0x04	; 4
     44c:	91 05       	cpc	r25, r1
     44e:	29 f0       	breq	.+10     	; 0x45a <dhcp_client_event_callback+0x10>
     450:	85 30       	cpi	r24, 0x05	; 5
     452:	91 05       	cpc	r25, r1
     454:	31 f0       	breq	.+12     	; 0x462 <dhcp_client_event_callback+0x18>
     456:	01 97       	sbiw	r24, 0x01	; 1
     458:	39 f4       	brne	.+14     	; 0x468 <dhcp_client_event_callback+0x1e>
	case DHCP_CLIENT_EVT_LEASE_EXPIRED:
//		printf_P(PSTR("[dhcp] lease expired\n"));
	 break;
	case DHCP_CLIENT_EVT_TIMEOUT:
//		printf_P(PSTR("[dhcp] timeout\n"));
		flagDhcp = 1;
     45a:	81 e0       	ldi	r24, 0x01	; 1
     45c:	80 93 4e 01 	sts	0x014E, r24
     460:	08 95       	ret
	 break;
	case DHCP_CLIENT_EVT_ERROR:
//		printf_P(PSTR("[dhcp] error\n"));
		flagDhcp = 1;
     462:	81 e0       	ldi	r24, 0x01	; 1
     464:	80 93 4e 01 	sts	0x014E, r24
     468:	08 95       	ret

0000046a <__vector_26>:
		}
	}
}
///////////////////////////////////////////////////////////////////////////////////////////
ISR( TIMER3_COMPA_vect )
{
     46a:	1f 92       	push	r1
     46c:	0f 92       	push	r0
     46e:	0f b6       	in	r0, 0x3f	; 63
     470:	0f 92       	push	r0
     472:	0b b6       	in	r0, 0x3b	; 59
     474:	0f 92       	push	r0
     476:	11 24       	eor	r1, r1
     478:	0f 93       	push	r16
     47a:	1f 93       	push	r17
     47c:	2f 93       	push	r18
     47e:	3f 93       	push	r19
     480:	4f 93       	push	r20
     482:	5f 93       	push	r21
     484:	6f 93       	push	r22
     486:	7f 93       	push	r23
     488:	8f 93       	push	r24
     48a:	9f 93       	push	r25
     48c:	af 93       	push	r26
     48e:	bf 93       	push	r27
     490:	cf 93       	push	r28
     492:	df 93       	push	r29
     494:	ef 93       	push	r30
     496:	ff 93       	push	r31
	uint8_t i;
	static char n = 0;
	uint8_t newPorta = 0, newPortb = 0, newPortc = 0, newPortd = 0;

	TCNT3 = 0;
     498:	10 92 89 00 	sts	0x0089, r1
     49c:	10 92 88 00 	sts	0x0088, r1
	if( OCR3A > 8000 ) {
     4a0:	80 91 86 00 	lds	r24, 0x0086
     4a4:	90 91 87 00 	lds	r25, 0x0087
     4a8:	81 54       	subi	r24, 0x41	; 65
     4aa:	9f 41       	sbci	r25, 0x1F	; 31
     4ac:	50 f0       	brcs	.+20     	; 0x4c2 <__vector_26+0x58>
		OCR3A -= 100;
     4ae:	80 91 86 00 	lds	r24, 0x0086
     4b2:	90 91 87 00 	lds	r25, 0x0087
     4b6:	84 56       	subi	r24, 0x64	; 100
     4b8:	90 40       	sbci	r25, 0x00	; 0
     4ba:	90 93 87 00 	sts	0x0087, r25
     4be:	80 93 86 00 	sts	0x0086, r24
	}

	if( uiModbusTimeOutCounter ) {
     4c2:	80 91 4a 01 	lds	r24, 0x014A
     4c6:	88 23       	and	r24, r24
     4c8:	61 f0       	breq	.+24     	; 0x4e2 <__vector_26+0x78>
		--uiModbusTimeOutCounter;
     4ca:	80 91 4a 01 	lds	r24, 0x014A
     4ce:	81 50       	subi	r24, 0x01	; 1
     4d0:	80 93 4a 01 	sts	0x014A, r24
		}

		return;
	}

	if( !( PINE & ( 1<<PE3 ) ) ) {
     4d4:	0b 9b       	sbis	0x01, 3	; 1
     4d6:	39 c0       	rjmp	.+114    	; 0x54a <__vector_26+0xe0>
     4d8:	b0 e0       	ldi	r27, 0x00	; 0
     4da:	70 e0       	ldi	r23, 0x00	; 0
     4dc:	10 e0       	ldi	r17, 0x00	; 0
     4de:	a0 e0       	ldi	r26, 0x00	; 0
     4e0:	29 c1       	rjmp	.+594    	; 0x734 <__vector_26+0x2ca>
	}

	if( uiModbusTimeOutCounter ) {
		--uiModbusTimeOutCounter;
	} else {
		memset( &ucRegCoilsBuf, 0, sizeof(ucRegCoilsBuf) );
     4e2:	2d e8       	ldi	r18, 0x8D	; 141
     4e4:	3b e0       	ldi	r19, 0x0B	; 11
     4e6:	c9 01       	movw	r24, r18
     4e8:	60 e0       	ldi	r22, 0x00	; 0
     4ea:	70 e0       	ldi	r23, 0x00	; 0
     4ec:	43 e0       	ldi	r20, 0x03	; 3
     4ee:	50 e0       	ldi	r21, 0x00	; 0
     4f0:	0e 94 e1 3f 	call	0x7fc2	; 0x7fc2 <memset>
		memset( &uiRegInputBuf, 0, sizeof(uiRegInputBuf) );
     4f4:	23 e1       	ldi	r18, 0x13	; 19
     4f6:	3b e0       	ldi	r19, 0x0B	; 11
     4f8:	c9 01       	movw	r24, r18
     4fa:	60 e0       	ldi	r22, 0x00	; 0
     4fc:	70 e0       	ldi	r23, 0x00	; 0
     4fe:	4e e1       	ldi	r20, 0x1E	; 30
     500:	50 e0       	ldi	r21, 0x00	; 0
     502:	0e 94 e1 3f 	call	0x7fc2	; 0x7fc2 <memset>
		memset( &uiRegHolding, 0, sizeof(uiRegHolding) );
     506:	24 eb       	ldi	r18, 0xB4	; 180
     508:	3a e0       	ldi	r19, 0x0A	; 10
     50a:	c9 01       	movw	r24, r18
     50c:	60 e0       	ldi	r22, 0x00	; 0
     50e:	70 e0       	ldi	r23, 0x00	; 0
     510:	4e e1       	ldi	r20, 0x1E	; 30
     512:	50 e0       	ldi	r21, 0x00	; 0
     514:	0e 94 e1 3f 	call	0x7fc2	; 0x7fc2 <memset>

		for( i = 0; i < SIZE_OF_ARRAY( arrMotor ); i++ ) {
			arrMotor[ i ].step = 0;
     518:	10 92 3e 0b 	sts	0x0B3E, r1
     51c:	10 92 3d 0b 	sts	0x0B3D, r1
     520:	10 92 44 0b 	sts	0x0B44, r1
     524:	10 92 43 0b 	sts	0x0B43, r1
     528:	10 92 4a 0b 	sts	0x0B4A, r1
     52c:	10 92 49 0b 	sts	0x0B49, r1
     530:	10 92 50 0b 	sts	0x0B50, r1
     534:	10 92 4f 0b 	sts	0x0B4F, r1
     538:	10 92 56 0b 	sts	0x0B56, r1
     53c:	10 92 55 0b 	sts	0x0B55, r1
     540:	10 92 5c 0b 	sts	0x0B5C, r1
     544:	10 92 5b 0b 	sts	0x0B5B, r1
     548:	01 c1       	rjmp	.+514    	; 0x74c <__vector_26+0x2e2>
	} else {
		memset( &ucRegCoilsBuf, 0, sizeof(ucRegCoilsBuf) );
		memset( &uiRegInputBuf, 0, sizeof(uiRegInputBuf) );
		memset( &uiRegHolding, 0, sizeof(uiRegHolding) );

		for( i = 0; i < SIZE_OF_ARRAY( arrMotor ); i++ ) {
     54a:	b0 e0       	ldi	r27, 0x00	; 0
     54c:	70 e0       	ldi	r23, 0x00	; 0
     54e:	10 e0       	ldi	r17, 0x00	; 0
     550:	a0 e0       	ldi	r26, 0x00	; 0
     552:	40 e0       	ldi	r20, 0x00	; 0
     554:	50 e0       	ldi	r21, 0x00	; 0

					if( 3 != i ) --arrMotor[i].pos;
					else ++arrMotor[i].pos;
				} else {
					if( (char)--arrMotor[i].state < 0 ) {
						arrMotor[i].state = SIZE_OF_ARRAY( arrStep ) - 1;
     556:	07 e0       	ldi	r16, 0x07	; 7
				case 0: newPorta |= ( 0x0F & arrStep[ arrMotor[i].state ] ); break;
				case 1: newPorta |= ( 0xF0 & arrStep[ arrMotor[i].state ] ); break;
				case 2: newPortc |= ( 0xF0 & arrStep[ arrMotor[i].state ] );
					// Запазва текущия ъгъл на хващача:
					if( !arrMotor[5].step ) {
						arrMotor[5].step = 1;
     558:	c1 e0       	ldi	r28, 0x01	; 1
     55a:	d0 e0       	ldi	r29, 0x00	; 0
	} else {
		memset( &ucRegCoilsBuf, 0, sizeof(ucRegCoilsBuf) );
		memset( &uiRegInputBuf, 0, sizeof(uiRegInputBuf) );
		memset( &uiRegHolding, 0, sizeof(uiRegHolding) );

		for( i = 0; i < SIZE_OF_ARRAY( arrMotor ); i++ ) {
     55c:	64 2f       	mov	r22, r20

	if( !( PINE & ( 1<<PE3 ) ) ) {
		
		for( i = 0; i < SIZE_OF_ARRAY( arrMotor ); i++ ) {

			if( arrMotor[i].step ) {
     55e:	9a 01       	movw	r18, r20
     560:	22 0f       	add	r18, r18
     562:	33 1f       	adc	r19, r19
     564:	24 0f       	add	r18, r20
     566:	35 1f       	adc	r19, r21
     568:	f9 01       	movw	r30, r18
     56a:	ee 0f       	add	r30, r30
     56c:	ff 1f       	adc	r31, r31
     56e:	e3 5c       	subi	r30, 0xC3	; 195
     570:	f4 4f       	sbci	r31, 0xF4	; 244
     572:	80 81       	ld	r24, Z
     574:	91 81       	ldd	r25, Z+1	; 0x01
     576:	89 2b       	or	r24, r25
     578:	09 f4       	brne	.+2      	; 0x57c <__vector_26+0x112>
     57a:	cd c0       	rjmp	.+410    	; 0x716 <__vector_26+0x2ac>
				
				switch( i ) {
     57c:	42 30       	cpi	r20, 0x02	; 2
     57e:	59 f1       	breq	.+86     	; 0x5d6 <__vector_26+0x16c>
     580:	43 30       	cpi	r20, 0x03	; 3
     582:	30 f4       	brcc	.+12     	; 0x590 <__vector_26+0x126>
     584:	44 23       	and	r20, r20
     586:	71 f0       	breq	.+28     	; 0x5a4 <__vector_26+0x13a>
     588:	41 30       	cpi	r20, 0x01	; 1
     58a:	09 f0       	breq	.+2      	; 0x58e <__vector_26+0x124>
     58c:	7d c0       	rjmp	.+250    	; 0x688 <__vector_26+0x21e>
     58e:	16 c0       	rjmp	.+44     	; 0x5bc <__vector_26+0x152>
     590:	44 30       	cpi	r20, 0x04	; 4
     592:	09 f4       	brne	.+2      	; 0x596 <__vector_26+0x12c>
     594:	60 c0       	rjmp	.+192    	; 0x656 <__vector_26+0x1ec>
     596:	44 30       	cpi	r20, 0x04	; 4
     598:	08 f4       	brcc	.+2      	; 0x59c <__vector_26+0x132>
     59a:	50 c0       	rjmp	.+160    	; 0x63c <__vector_26+0x1d2>
     59c:	45 30       	cpi	r20, 0x05	; 5
     59e:	09 f0       	breq	.+2      	; 0x5a2 <__vector_26+0x138>
     5a0:	73 c0       	rjmp	.+230    	; 0x688 <__vector_26+0x21e>
     5a2:	66 c0       	rjmp	.+204    	; 0x670 <__vector_26+0x206>
				case 0: newPorta |= ( 0x0F & arrStep[ arrMotor[i].state ] ); break;
     5a4:	f9 01       	movw	r30, r18
     5a6:	ee 0f       	add	r30, r30
     5a8:	ff 1f       	adc	r31, r31
     5aa:	e5 5c       	subi	r30, 0xC5	; 197
     5ac:	f4 4f       	sbci	r31, 0xF4	; 244
     5ae:	e4 81       	ldd	r30, Z+4	; 0x04
     5b0:	f0 e0       	ldi	r31, 0x00	; 0
     5b2:	ef 5f       	subi	r30, 0xFF	; 255
     5b4:	fe 4f       	sbci	r31, 0xFE	; 254
     5b6:	80 81       	ld	r24, Z
     5b8:	8f 70       	andi	r24, 0x0F	; 15
     5ba:	0b c0       	rjmp	.+22     	; 0x5d2 <__vector_26+0x168>
				case 1: newPorta |= ( 0xF0 & arrStep[ arrMotor[i].state ] ); break;
     5bc:	f9 01       	movw	r30, r18
     5be:	ee 0f       	add	r30, r30
     5c0:	ff 1f       	adc	r31, r31
     5c2:	e5 5c       	subi	r30, 0xC5	; 197
     5c4:	f4 4f       	sbci	r31, 0xF4	; 244
     5c6:	e4 81       	ldd	r30, Z+4	; 0x04
     5c8:	f0 e0       	ldi	r31, 0x00	; 0
     5ca:	ef 5f       	subi	r30, 0xFF	; 255
     5cc:	fe 4f       	sbci	r31, 0xFE	; 254
     5ce:	80 81       	ld	r24, Z
     5d0:	80 7f       	andi	r24, 0xF0	; 240
     5d2:	b8 2b       	or	r27, r24
     5d4:	59 c0       	rjmp	.+178    	; 0x688 <__vector_26+0x21e>
				case 2: newPortc |= ( 0xF0 & arrStep[ arrMotor[i].state ] );
     5d6:	f9 01       	movw	r30, r18
     5d8:	ee 0f       	add	r30, r30
     5da:	ff 1f       	adc	r31, r31
     5dc:	e5 5c       	subi	r30, 0xC5	; 197
     5de:	f4 4f       	sbci	r31, 0xF4	; 244
     5e0:	e4 81       	ldd	r30, Z+4	; 0x04
     5e2:	f0 e0       	ldi	r31, 0x00	; 0
     5e4:	ef 5f       	subi	r30, 0xFF	; 255
     5e6:	fe 4f       	sbci	r31, 0xFE	; 254
     5e8:	80 81       	ld	r24, Z
     5ea:	80 7f       	andi	r24, 0xF0	; 240
     5ec:	18 2b       	or	r17, r24
					// Запазва текущия ъгъл на хващача:
					if( !arrMotor[5].step ) {
     5ee:	80 91 5b 0b 	lds	r24, 0x0B5B
     5f2:	90 91 5c 0b 	lds	r25, 0x0B5C
     5f6:	89 2b       	or	r24, r25
     5f8:	09 f0       	breq	.+2      	; 0x5fc <__vector_26+0x192>
     5fa:	46 c0       	rjmp	.+140    	; 0x688 <__vector_26+0x21e>
						arrMotor[5].step = 1;
     5fc:	d0 93 5c 0b 	sts	0x0B5C, r29
     600:	c0 93 5b 0b 	sts	0x0B5B, r28
						arrMotor[5].direction = !arrMotor[2].direction;
     604:	80 91 4c 0b 	lds	r24, 0x0B4C
     608:	90 e0       	ldi	r25, 0x00	; 0
     60a:	88 23       	and	r24, r24
     60c:	09 f4       	brne	.+2      	; 0x610 <__vector_26+0x1a6>
     60e:	91 e0       	ldi	r25, 0x01	; 1
     610:	90 93 5e 0b 	sts	0x0B5E, r25
						arrMotor[5].pos += arrMotor[5].direction ? 1 : -1;
     614:	20 91 59 0b 	lds	r18, 0x0B59
     618:	30 91 5a 0b 	lds	r19, 0x0B5A
     61c:	80 91 5e 0b 	lds	r24, 0x0B5E
     620:	88 23       	and	r24, r24
     622:	19 f4       	brne	.+6      	; 0x62a <__vector_26+0x1c0>
     624:	8f ef       	ldi	r24, 0xFF	; 255
     626:	9f ef       	ldi	r25, 0xFF	; 255
     628:	02 c0       	rjmp	.+4      	; 0x62e <__vector_26+0x1c4>
     62a:	81 e0       	ldi	r24, 0x01	; 1
     62c:	90 e0       	ldi	r25, 0x00	; 0
     62e:	82 0f       	add	r24, r18
     630:	93 1f       	adc	r25, r19
     632:	90 93 5a 0b 	sts	0x0B5A, r25
     636:	80 93 59 0b 	sts	0x0B59, r24
     63a:	26 c0       	rjmp	.+76     	; 0x688 <__vector_26+0x21e>
					}
				 break;
				case 3: newPortc |= ( 0x0F & arrStep[ arrMotor[i].state ] ); break;
     63c:	f9 01       	movw	r30, r18
     63e:	ee 0f       	add	r30, r30
     640:	ff 1f       	adc	r31, r31
     642:	e5 5c       	subi	r30, 0xC5	; 197
     644:	f4 4f       	sbci	r31, 0xF4	; 244
     646:	e4 81       	ldd	r30, Z+4	; 0x04
     648:	f0 e0       	ldi	r31, 0x00	; 0
     64a:	ef 5f       	subi	r30, 0xFF	; 255
     64c:	fe 4f       	sbci	r31, 0xFE	; 254
     64e:	80 81       	ld	r24, Z
     650:	8f 70       	andi	r24, 0x0F	; 15
     652:	18 2b       	or	r17, r24
     654:	19 c0       	rjmp	.+50     	; 0x688 <__vector_26+0x21e>
				case 4: newPortd |= ( 0xF0 & arrStep[ arrMotor[i].state ] ); break;
     656:	f9 01       	movw	r30, r18
     658:	ee 0f       	add	r30, r30
     65a:	ff 1f       	adc	r31, r31
     65c:	e5 5c       	subi	r30, 0xC5	; 197
     65e:	f4 4f       	sbci	r31, 0xF4	; 244
     660:	e4 81       	ldd	r30, Z+4	; 0x04
     662:	f0 e0       	ldi	r31, 0x00	; 0
     664:	ef 5f       	subi	r30, 0xFF	; 255
     666:	fe 4f       	sbci	r31, 0xFE	; 254
     668:	80 81       	ld	r24, Z
     66a:	80 7f       	andi	r24, 0xF0	; 240
     66c:	a8 2b       	or	r26, r24
     66e:	0c c0       	rjmp	.+24     	; 0x688 <__vector_26+0x21e>
				case 5: newPortb |= ( 0xF0 & arrStep[ arrMotor[i].state ] ); break;
     670:	f9 01       	movw	r30, r18
     672:	ee 0f       	add	r30, r30
     674:	ff 1f       	adc	r31, r31
     676:	e5 5c       	subi	r30, 0xC5	; 197
     678:	f4 4f       	sbci	r31, 0xF4	; 244
     67a:	e4 81       	ldd	r30, Z+4	; 0x04
     67c:	f0 e0       	ldi	r31, 0x00	; 0
     67e:	ef 5f       	subi	r30, 0xFF	; 255
     680:	fe 4f       	sbci	r31, 0xFE	; 254
     682:	80 81       	ld	r24, Z
     684:	80 7f       	andi	r24, 0xF0	; 240
     686:	78 2b       	or	r23, r24
				}

				if( arrMotor[i].direction ) {
     688:	fa 01       	movw	r30, r20
     68a:	ee 0f       	add	r30, r30
     68c:	ff 1f       	adc	r31, r31
     68e:	e4 0f       	add	r30, r20
     690:	f5 1f       	adc	r31, r21
     692:	ee 0f       	add	r30, r30
     694:	ff 1f       	adc	r31, r31
     696:	e5 5c       	subi	r30, 0xC5	; 197
     698:	f4 4f       	sbci	r31, 0xF4	; 244
     69a:	85 81       	ldd	r24, Z+5	; 0x05
     69c:	88 23       	and	r24, r24
     69e:	69 f0       	breq	.+26     	; 0x6ba <__vector_26+0x250>
					if( ++arrMotor[i].state > SIZE_OF_ARRAY( arrStep ) - 1 ) {
     6a0:	84 81       	ldd	r24, Z+4	; 0x04
     6a2:	8f 5f       	subi	r24, 0xFF	; 255
     6a4:	84 83       	std	Z+4, r24	; 0x04
     6a6:	84 81       	ldd	r24, Z+4	; 0x04
     6a8:	88 30       	cpi	r24, 0x08	; 8
     6aa:	08 f0       	brcs	.+2      	; 0x6ae <__vector_26+0x244>
						arrMotor[i].state = 0;
     6ac:	14 82       	std	Z+4, r1	; 0x04
     6ae:	fa 01       	movw	r30, r20
     6b0:	ee 0f       	add	r30, r30
     6b2:	ff 1f       	adc	r31, r31
					}

					if( 3 != i ) --arrMotor[i].pos;
     6b4:	63 30       	cpi	r22, 0x03	; 3
     6b6:	b1 f4       	brne	.+44     	; 0x6e4 <__vector_26+0x27a>
     6b8:	0b c0       	rjmp	.+22     	; 0x6d0 <__vector_26+0x266>
					else ++arrMotor[i].pos;
				} else {
					if( (char)--arrMotor[i].state < 0 ) {
     6ba:	84 81       	ldd	r24, Z+4	; 0x04
     6bc:	81 50       	subi	r24, 0x01	; 1
     6be:	84 83       	std	Z+4, r24	; 0x04
     6c0:	84 81       	ldd	r24, Z+4	; 0x04
     6c2:	87 fd       	sbrc	r24, 7
						arrMotor[i].state = SIZE_OF_ARRAY( arrStep ) - 1;
     6c4:	04 83       	std	Z+4, r16	; 0x04
     6c6:	fa 01       	movw	r30, r20
     6c8:	ee 0f       	add	r30, r30
     6ca:	ff 1f       	adc	r31, r31
					}

					if( 3 != i ) ++arrMotor[i].pos;
     6cc:	63 30       	cpi	r22, 0x03	; 3
     6ce:	51 f0       	breq	.+20     	; 0x6e4 <__vector_26+0x27a>
     6d0:	e4 0f       	add	r30, r20
     6d2:	f5 1f       	adc	r31, r21
     6d4:	ee 0f       	add	r30, r30
     6d6:	ff 1f       	adc	r31, r31
     6d8:	e5 5c       	subi	r30, 0xC5	; 197
     6da:	f4 4f       	sbci	r31, 0xF4	; 244
     6dc:	80 81       	ld	r24, Z
     6de:	91 81       	ldd	r25, Z+1	; 0x01
     6e0:	01 96       	adiw	r24, 0x01	; 1
     6e2:	09 c0       	rjmp	.+18     	; 0x6f6 <__vector_26+0x28c>
					else --arrMotor[i].pos;
     6e4:	e4 0f       	add	r30, r20
     6e6:	f5 1f       	adc	r31, r21
     6e8:	ee 0f       	add	r30, r30
     6ea:	ff 1f       	adc	r31, r31
     6ec:	e5 5c       	subi	r30, 0xC5	; 197
     6ee:	f4 4f       	sbci	r31, 0xF4	; 244
     6f0:	80 81       	ld	r24, Z
     6f2:	91 81       	ldd	r25, Z+1	; 0x01
     6f4:	01 97       	sbiw	r24, 0x01	; 1
     6f6:	91 83       	std	Z+1, r25	; 0x01
     6f8:	80 83       	st	Z, r24
				}

				--arrMotor[i].step;
     6fa:	fa 01       	movw	r30, r20
     6fc:	ee 0f       	add	r30, r30
     6fe:	ff 1f       	adc	r31, r31
     700:	e4 0f       	add	r30, r20
     702:	f5 1f       	adc	r31, r21
     704:	ee 0f       	add	r30, r30
     706:	ff 1f       	adc	r31, r31
     708:	e3 5c       	subi	r30, 0xC3	; 195
     70a:	f4 4f       	sbci	r31, 0xF4	; 244
     70c:	80 81       	ld	r24, Z
     70e:	91 81       	ldd	r25, Z+1	; 0x01
     710:	01 97       	sbiw	r24, 0x01	; 1
     712:	91 83       	std	Z+1, r25	; 0x01
     714:	80 83       	st	Z, r24
     716:	4f 5f       	subi	r20, 0xFF	; 255
     718:	5f 4f       	sbci	r21, 0xFF	; 255
		return;
	}

	if( !( PINE & ( 1<<PE3 ) ) ) {
		
		for( i = 0; i < SIZE_OF_ARRAY( arrMotor ); i++ ) {
     71a:	46 30       	cpi	r20, 0x06	; 6
     71c:	51 05       	cpc	r21, r1
     71e:	09 f0       	breq	.+2      	; 0x722 <__vector_26+0x2b8>
     720:	1d cf       	rjmp	.-454    	; 0x55c <__vector_26+0xf2>
				--arrMotor[i].step;
			}

		}

		if( ++n > 1 ) {
     722:	80 91 4f 01 	lds	r24, 0x014F
     726:	8f 5f       	subi	r24, 0xFF	; 255
     728:	80 93 4f 01 	sts	0x014F, r24
     72c:	82 30       	cpi	r24, 0x02	; 2
     72e:	14 f0       	brlt	.+4      	; 0x734 <__vector_26+0x2ca>
			n = 0;
     730:	10 92 4f 01 	sts	0x014F, r1
		}
	}

	PORTA = ( 0xFF & newPorta );
     734:	bb bb       	out	0x1b, r27	; 27
	PORTB = ( 0xF0 & newPortb ) | ( 0x0F & PORTB );
     736:	88 b3       	in	r24, 0x18	; 24
     738:	70 7f       	andi	r23, 0xF0	; 240
     73a:	8f 70       	andi	r24, 0x0F	; 15
     73c:	78 2b       	or	r23, r24
     73e:	78 bb       	out	0x18, r23	; 24
	PORTC = ( 0xFF & newPortc );
     740:	15 bb       	out	0x15, r17	; 21
	PORTD = ( 0xF0 & newPortd ) | ( 0x0F & PORTD );
     742:	82 b3       	in	r24, 0x12	; 18
     744:	a0 7f       	andi	r26, 0xF0	; 240
     746:	8f 70       	andi	r24, 0x0F	; 15
     748:	a8 2b       	or	r26, r24
     74a:	a2 bb       	out	0x12, r26	; 18
}
     74c:	ff 91       	pop	r31
     74e:	ef 91       	pop	r30
     750:	df 91       	pop	r29
     752:	cf 91       	pop	r28
     754:	bf 91       	pop	r27
     756:	af 91       	pop	r26
     758:	9f 91       	pop	r25
     75a:	8f 91       	pop	r24
     75c:	7f 91       	pop	r23
     75e:	6f 91       	pop	r22
     760:	5f 91       	pop	r21
     762:	4f 91       	pop	r20
     764:	3f 91       	pop	r19
     766:	2f 91       	pop	r18
     768:	1f 91       	pop	r17
     76a:	0f 91       	pop	r16
     76c:	0f 90       	pop	r0
     76e:	0b be       	out	0x3b, r0	; 59
     770:	0f 90       	pop	r0
     772:	0f be       	out	0x3f, r0	; 63
     774:	0f 90       	pop	r0
     776:	1f 90       	pop	r1
     778:	18 95       	reti

0000077a <robko01_LoadPos>:
		ucRegCoilsBuf[0] = arrMotor[i].direction ?  (1<<i) : 0;
	}
	// Stop I2C Transmission
	i2c_stop();
#else
	eeprom_read_block( &arrMotor, EEPROM_arrMotor, sizeof( EEPROM_arrMotor ) );
     77a:	8b e3       	ldi	r24, 0x3B	; 59
     77c:	9b e0       	ldi	r25, 0x0B	; 11
     77e:	61 e0       	ldi	r22, 0x01	; 1
     780:	70 e0       	ldi	r23, 0x00	; 0
     782:	44 e2       	ldi	r20, 0x24	; 36
     784:	50 e0       	ldi	r21, 0x00	; 0
     786:	0e 94 e8 3f 	call	0x7fd0	; 0x7fd0 <__eerd_block_m128>
     78a:	40 e0       	ldi	r20, 0x00	; 0
     78c:	50 e0       	ldi	r21, 0x00	; 0
#endif

	for( i = 0 ; i < 6 ; i++ ) {
		uiRegInputBuf[0 + i] = arrMotor[i].step = 0;
		uiRegInputBuf[6 + i] = (unsigned int)arrMotor[i].pos;
		ucRegCoilsBuf[0] = arrMotor[i].direction ?  (1<<i) : 0;
     78e:	61 e0       	ldi	r22, 0x01	; 1
     790:	70 e0       	ldi	r23, 0x00	; 0
#else
	eeprom_read_block( &arrMotor, EEPROM_arrMotor, sizeof( EEPROM_arrMotor ) );
#endif

	for( i = 0 ; i < 6 ; i++ ) {
		uiRegInputBuf[0 + i] = arrMotor[i].step = 0;
     792:	ca 01       	movw	r24, r20
     794:	88 0f       	add	r24, r24
     796:	99 1f       	adc	r25, r25
     798:	dc 01       	movw	r26, r24
     79a:	a4 0f       	add	r26, r20
     79c:	b5 1f       	adc	r27, r21
     79e:	aa 0f       	add	r26, r26
     7a0:	bb 1f       	adc	r27, r27
     7a2:	fd 01       	movw	r30, r26
     7a4:	e3 5c       	subi	r30, 0xC3	; 195
     7a6:	f4 4f       	sbci	r31, 0xF4	; 244
     7a8:	11 82       	std	Z+1, r1	; 0x01
     7aa:	10 82       	st	Z, r1
     7ac:	20 81       	ld	r18, Z
     7ae:	31 81       	ldd	r19, Z+1	; 0x01
     7b0:	8d 5e       	subi	r24, 0xED	; 237
     7b2:	94 4f       	sbci	r25, 0xF4	; 244
     7b4:	fc 01       	movw	r30, r24
     7b6:	31 83       	std	Z+1, r19	; 0x01
     7b8:	20 83       	st	Z, r18
		uiRegInputBuf[6 + i] = (unsigned int)arrMotor[i].pos;
     7ba:	a5 5c       	subi	r26, 0xC5	; 197
     7bc:	b4 4f       	sbci	r27, 0xF4	; 244
     7be:	8d 91       	ld	r24, X+
     7c0:	9c 91       	ld	r25, X
     7c2:	11 97       	sbiw	r26, 0x01	; 1
     7c4:	fa 01       	movw	r30, r20
     7c6:	ee 0f       	add	r30, r30
     7c8:	ff 1f       	adc	r31, r31
     7ca:	e1 5e       	subi	r30, 0xE1	; 225
     7cc:	f4 4f       	sbci	r31, 0xF4	; 244
     7ce:	91 83       	std	Z+1, r25	; 0x01
     7d0:	80 83       	st	Z, r24
		ucRegCoilsBuf[0] = arrMotor[i].direction ?  (1<<i) : 0;
     7d2:	15 96       	adiw	r26, 0x05	; 5
     7d4:	8c 91       	ld	r24, X
     7d6:	88 23       	and	r24, r24
     7d8:	39 f0       	breq	.+14     	; 0x7e8 <robko01_LoadPos+0x6e>
     7da:	cb 01       	movw	r24, r22
     7dc:	04 2e       	mov	r0, r20
     7de:	02 c0       	rjmp	.+4      	; 0x7e4 <robko01_LoadPos+0x6a>
     7e0:	88 0f       	add	r24, r24
     7e2:	99 1f       	adc	r25, r25
     7e4:	0a 94       	dec	r0
     7e6:	e2 f7       	brpl	.-8      	; 0x7e0 <robko01_LoadPos+0x66>
     7e8:	80 93 8d 0b 	sts	0x0B8D, r24
     7ec:	4f 5f       	subi	r20, 0xFF	; 255
     7ee:	5f 4f       	sbci	r21, 0xFF	; 255
	i2c_stop();
#else
	eeprom_read_block( &arrMotor, EEPROM_arrMotor, sizeof( EEPROM_arrMotor ) );
#endif

	for( i = 0 ; i < 6 ; i++ ) {
     7f0:	46 30       	cpi	r20, 0x06	; 6
     7f2:	51 05       	cpc	r21, r1
     7f4:	71 f6       	brne	.-100    	; 0x792 <robko01_LoadPos+0x18>
		uiRegInputBuf[0 + i] = arrMotor[i].step = 0;
		uiRegInputBuf[6 + i] = (unsigned int)arrMotor[i].pos;
		ucRegCoilsBuf[0] = arrMotor[i].direction ?  (1<<i) : 0;
	}
}
     7f6:	08 95       	ret

000007f8 <robko01_SavePos>:
		i2c_write( arrMotor[i].direction );
	}
	// Stop I2C Transmission
	i2c_stop();
#else
	eeprom_write_block( &arrMotor, EEPROM_arrMotor, sizeof( EEPROM_arrMotor ) );
     7f8:	8b e3       	ldi	r24, 0x3B	; 59
     7fa:	9b e0       	ldi	r25, 0x0B	; 11
     7fc:	61 e0       	ldi	r22, 0x01	; 1
     7fe:	70 e0       	ldi	r23, 0x00	; 0
     800:	44 e2       	ldi	r20, 0x24	; 36
     802:	50 e0       	ldi	r21, 0x00	; 0
     804:	0e 94 f8 3f 	call	0x7ff0	; 0x7ff0 <__eewr_block_m128>
#endif
}
     808:	08 95       	ret

0000080a <eMBRegDiscreteCB>:
///////////////////////////////////////////////////////////////////////////////////////////
eMBErrorCode eMBRegDiscreteCB
(
	UCHAR * pucRegBuffer, USHORT usAddress, USHORT usNDiscrete
)
{
     80a:	0f 93       	push	r16
     80c:	1f 93       	push	r17
     80e:	df 93       	push	r29
     810:	cf 93       	push	r28
     812:	00 d0       	rcall	.+0      	; 0x814 <eMBRegDiscreteCB+0xa>
     814:	00 d0       	rcall	.+0      	; 0x816 <eMBRegDiscreteCB+0xc>
     816:	00 d0       	rcall	.+0      	; 0x818 <eMBRegDiscreteCB+0xe>
     818:	cd b7       	in	r28, 0x3d	; 61
     81a:	de b7       	in	r29, 0x3e	; 62
     81c:	8c 01       	movw	r16, r24
	volatile eMBErrorCode eStatus = MB_ENOERR;
     81e:	1a 82       	std	Y+2, r1	; 0x02
     820:	19 82       	std	Y+1, r1	; 0x01
	volatile short iNDiscrete = ( short )usNDiscrete;
     822:	5c 83       	std	Y+4, r21	; 0x04
     824:	4b 83       	std	Y+3, r20	; 0x03
	volatile unsigned short usBitOffset;

	// MB_FUNC_READ_DISCRETE_INPUTS          ( 2 )
	/* Check if we have registers mapped at this block. */
	if( (usAddress >= REG_DISC_START) &&
     826:	61 15       	cp	r22, r1
     828:	71 05       	cpc	r23, r1
     82a:	71 f1       	breq	.+92     	; 0x888 <eMBRegDiscreteCB+0x7e>
     82c:	46 0f       	add	r20, r22
     82e:	57 1f       	adc	r21, r23
     830:	42 32       	cpi	r20, 0x22	; 34
     832:	51 05       	cpc	r21, r1
     834:	48 f5       	brcc	.+82     	; 0x888 <eMBRegDiscreteCB+0x7e>
		(usAddress + usNDiscrete <= REG_DISC_START + REG_DISC_SIZE)
	) {
		usBitOffset = ( unsigned short )( usAddress - REG_DISC_START );
     836:	61 50       	subi	r22, 0x01	; 1
     838:	70 40       	sbci	r23, 0x00	; 0
     83a:	7e 83       	std	Y+6, r23	; 0x06
     83c:	6d 83       	std	Y+5, r22	; 0x05
     83e:	1c c0       	rjmp	.+56     	; 0x878 <eMBRegDiscreteCB+0x6e>
		while(iNDiscrete > 0) {
			*pucRegBuffer++ =
     840:	6d 81       	ldd	r22, Y+5	; 0x05
     842:	7e 81       	ldd	r23, Y+6	; 0x06
     844:	8b 81       	ldd	r24, Y+3	; 0x03
     846:	9c 81       	ldd	r25, Y+4	; 0x04
     848:	09 97       	sbiw	r24, 0x09	; 9
     84a:	14 f0       	brlt	.+4      	; 0x850 <eMBRegDiscreteCB+0x46>
     84c:	48 e0       	ldi	r20, 0x08	; 8
     84e:	03 c0       	rjmp	.+6      	; 0x856 <eMBRegDiscreteCB+0x4c>
     850:	8b 81       	ldd	r24, Y+3	; 0x03
     852:	9c 81       	ldd	r25, Y+4	; 0x04
     854:	48 2f       	mov	r20, r24
     856:	86 e4       	ldi	r24, 0x46	; 70
     858:	91 e0       	ldi	r25, 0x01	; 1
     85a:	0e 94 51 14 	call	0x28a2	; 0x28a2 <xMBUtilGetBits>
     85e:	f8 01       	movw	r30, r16
     860:	81 93       	st	Z+, r24
     862:	8f 01       	movw	r16, r30
			xMBUtilGetBits( (unsigned char*)ucRegDiscBuf, usBitOffset,
                            (unsigned char)(iNDiscrete>8? 8:iNDiscrete)
			);
			iNDiscrete -= 8;
     864:	8b 81       	ldd	r24, Y+3	; 0x03
     866:	9c 81       	ldd	r25, Y+4	; 0x04
     868:	08 97       	sbiw	r24, 0x08	; 8
     86a:	9c 83       	std	Y+4, r25	; 0x04
     86c:	8b 83       	std	Y+3, r24	; 0x03
			usBitOffset += 8;
     86e:	8d 81       	ldd	r24, Y+5	; 0x05
     870:	9e 81       	ldd	r25, Y+6	; 0x06
     872:	08 96       	adiw	r24, 0x08	; 8
     874:	9e 83       	std	Y+6, r25	; 0x06
     876:	8d 83       	std	Y+5, r24	; 0x05
	/* Check if we have registers mapped at this block. */
	if( (usAddress >= REG_DISC_START) &&
		(usAddress + usNDiscrete <= REG_DISC_START + REG_DISC_SIZE)
	) {
		usBitOffset = ( unsigned short )( usAddress - REG_DISC_START );
		while(iNDiscrete > 0) {
     878:	8b 81       	ldd	r24, Y+3	; 0x03
     87a:	9c 81       	ldd	r25, Y+4	; 0x04
     87c:	18 16       	cp	r1, r24
     87e:	19 06       	cpc	r1, r25
     880:	fc f2       	brlt	.-66     	; 0x840 <eMBRegDiscreteCB+0x36>
     882:	20 e0       	ldi	r18, 0x00	; 0
     884:	30 e0       	ldi	r19, 0x00	; 0
     886:	02 c0       	rjmp	.+4      	; 0x88c <eMBRegDiscreteCB+0x82>
			usBitOffset += 8;
		}
		return MB_ENOERR;
	}
	
	return eStatus;
     888:	29 81       	ldd	r18, Y+1	; 0x01
     88a:	3a 81       	ldd	r19, Y+2	; 0x02
}
     88c:	c9 01       	movw	r24, r18
     88e:	26 96       	adiw	r28, 0x06	; 6
     890:	0f b6       	in	r0, 0x3f	; 63
     892:	f8 94       	cli
     894:	de bf       	out	0x3e, r29	; 62
     896:	0f be       	out	0x3f, r0	; 63
     898:	cd bf       	out	0x3d, r28	; 61
     89a:	cf 91       	pop	r28
     89c:	df 91       	pop	r29
     89e:	1f 91       	pop	r17
     8a0:	0f 91       	pop	r16
     8a2:	08 95       	ret

000008a4 <eMBRegCoilsCB>:
eMBErrorCode eMBRegCoilsCB
(
	UCHAR * pucRegBuffer, USHORT usAddress,
	USHORT usNCoils, eMBRegisterMode eMode
)
{
     8a4:	ef 92       	push	r14
     8a6:	ff 92       	push	r15
     8a8:	0f 93       	push	r16
     8aa:	1f 93       	push	r17
     8ac:	cf 93       	push	r28
     8ae:	df 93       	push	r29
     8b0:	7c 01       	movw	r14, r24
    short           iNCoils = ( short )usNCoils;
    unsigned short  usBitOffset;
	
	/* Check if we have registers mapped at this block. */
	if( (usAddress >= REG_COILS_START) &&
     8b2:	61 15       	cp	r22, r1
     8b4:	71 05       	cpc	r23, r1
     8b6:	e1 f1       	breq	.+120    	; 0x930 <eMBRegCoilsCB+0x8c>
     8b8:	ca 01       	movw	r24, r20
     8ba:	86 0f       	add	r24, r22
     8bc:	97 1f       	adc	r25, r23
     8be:	4a 97       	sbiw	r24, 0x1a	; 26
     8c0:	b8 f5       	brcc	.+110    	; 0x930 <eMBRegCoilsCB+0x8c>
(
	UCHAR * pucRegBuffer, USHORT usAddress,
	USHORT usNCoils, eMBRegisterMode eMode
)
{
    short           iNCoils = ( short )usNCoils;
     8c2:	ea 01       	movw	r28, r20
	
	/* Check if we have registers mapped at this block. */
	if( (usAddress >= REG_COILS_START) &&
		(usAddress + usNCoils <= REG_COILS_START + REG_COILS_SIZE)
	) {
		usBitOffset = (unsigned short)(usAddress - REG_COILS_START);
     8c4:	8b 01       	movw	r16, r22
     8c6:	01 50       	subi	r16, 0x01	; 1
     8c8:	10 40       	sbci	r17, 0x00	; 0
		switch(eMode) {
     8ca:	21 15       	cp	r18, r1
     8cc:	31 05       	cpc	r19, r1
     8ce:	a9 f0       	breq	.+42     	; 0x8fa <eMBRegCoilsCB+0x56>
     8d0:	21 30       	cpi	r18, 0x01	; 1
     8d2:	31 05       	cpc	r19, r1
     8d4:	69 f5       	brne	.+90     	; 0x930 <eMBRegCoilsCB+0x8c>
     8d6:	26 c0       	rjmp	.+76     	; 0x924 <eMBRegCoilsCB+0x80>
			Read current values and pass to protocol stack.
			MB_FUNC_READ_COILS						( 1 )
		*/
		case MB_REG_READ:
			while( iNCoils > 0 ) {
				*pucRegBuffer++ =
     8d8:	ae 01       	movw	r20, r28
     8da:	c9 30       	cpi	r28, 0x09	; 9
     8dc:	d1 05       	cpc	r29, r1
     8de:	14 f0       	brlt	.+4      	; 0x8e4 <eMBRegCoilsCB+0x40>
     8e0:	48 e0       	ldi	r20, 0x08	; 8
     8e2:	50 e0       	ldi	r21, 0x00	; 0
     8e4:	8d e8       	ldi	r24, 0x8D	; 141
     8e6:	9b e0       	ldi	r25, 0x0B	; 11
     8e8:	b8 01       	movw	r22, r16
     8ea:	0e 94 51 14 	call	0x28a2	; 0x28a2 <xMBUtilGetBits>
     8ee:	f7 01       	movw	r30, r14
     8f0:	81 93       	st	Z+, r24
     8f2:	7f 01       	movw	r14, r30
				xMBUtilGetBits( (unsigned char*)ucRegCoilsBuf, usBitOffset,
								(unsigned char)((iNCoils > 8) ? 8 : iNCoils)
				);
				usBitOffset += 8;
     8f4:	08 5f       	subi	r16, 0xF8	; 248
     8f6:	1f 4f       	sbci	r17, 0xFF	; 255
				iNCoils -= 8;
     8f8:	28 97       	sbiw	r28, 0x08	; 8
		/*
			Read current values and pass to protocol stack.
			MB_FUNC_READ_COILS						( 1 )
		*/
		case MB_REG_READ:
			while( iNCoils > 0 ) {
     8fa:	1c 16       	cp	r1, r28
     8fc:	1d 06       	cpc	r1, r29
     8fe:	64 f3       	brlt	.-40     	; 0x8d8 <eMBRegCoilsCB+0x34>
     900:	14 c0       	rjmp	.+40     	; 0x92a <eMBRegCoilsCB+0x86>
		 	MB_FUNC_WRITE_SINGLE_COIL				( 5 )
			MB_FUNC_WRITE_MULTIPLE_COILS			( 15 )
		 */
		 case MB_REG_WRITE:
		 	while( iNCoils > 0 ) {
				xMBUtilSetBits( (unsigned char*)ucRegCoilsBuf, usBitOffset,
     902:	f7 01       	movw	r30, r14
     904:	21 91       	ld	r18, Z+
     906:	7f 01       	movw	r14, r30
     908:	ae 01       	movw	r20, r28
     90a:	c9 30       	cpi	r28, 0x09	; 9
     90c:	d1 05       	cpc	r29, r1
     90e:	14 f0       	brlt	.+4      	; 0x914 <eMBRegCoilsCB+0x70>
     910:	48 e0       	ldi	r20, 0x08	; 8
     912:	50 e0       	ldi	r21, 0x00	; 0
     914:	8d e8       	ldi	r24, 0x8D	; 141
     916:	9b e0       	ldi	r25, 0x0B	; 11
     918:	b8 01       	movw	r22, r16
     91a:	0e 94 17 14 	call	0x282e	; 0x282e <xMBUtilSetBits>
								(unsigned char)((iNCoils > 8) ? 8 : iNCoils),
								*pucRegBuffer++
				);
				usBitOffset += 8;
     91e:	08 5f       	subi	r16, 0xF8	; 248
     920:	1f 4f       	sbci	r17, 0xFF	; 255
				iNCoils -= 8;
     922:	28 97       	sbiw	r28, 0x08	; 8
		 	Update current register values.
		 	MB_FUNC_WRITE_SINGLE_COIL				( 5 )
			MB_FUNC_WRITE_MULTIPLE_COILS			( 15 )
		 */
		 case MB_REG_WRITE:
		 	while( iNCoils > 0 ) {
     924:	1c 16       	cp	r1, r28
     926:	1d 06       	cpc	r1, r29
     928:	64 f3       	brlt	.-40     	; 0x902 <eMBRegCoilsCB+0x5e>
     92a:	20 e0       	ldi	r18, 0x00	; 0
     92c:	30 e0       	ldi	r19, 0x00	; 0
     92e:	02 c0       	rjmp	.+4      	; 0x934 <eMBRegCoilsCB+0x90>
     930:	21 e0       	ldi	r18, 0x01	; 1
     932:	30 e0       	ldi	r19, 0x00	; 0
		 return MB_ENOERR;
		}
	}
	
	return MB_ENOREG;
}
     934:	c9 01       	movw	r24, r18
     936:	df 91       	pop	r29
     938:	cf 91       	pop	r28
     93a:	1f 91       	pop	r17
     93c:	0f 91       	pop	r16
     93e:	ff 90       	pop	r15
     940:	ef 90       	pop	r14
     942:	08 95       	ret

00000944 <main>:
void robko01_SavePos(void);
void robko01_LoadPos(void);
static void dhcp_client_event_callback(enum dhcp_client_event event);

int main(void)
{
     944:	2f 92       	push	r2
     946:	3f 92       	push	r3
     948:	4f 92       	push	r4
     94a:	5f 92       	push	r5
     94c:	6f 92       	push	r6
     94e:	7f 92       	push	r7
     950:	8f 92       	push	r8
     952:	9f 92       	push	r9
     954:	af 92       	push	r10
     956:	bf 92       	push	r11
     958:	cf 92       	push	r12
     95a:	df 92       	push	r13
     95c:	ef 92       	push	r14
     95e:	ff 92       	push	r15
     960:	0f 93       	push	r16
     962:	1f 93       	push	r17
     964:	df 93       	push	r29
     966:	cf 93       	push	r28
     968:	cd b7       	in	r28, 0x3d	; 61
     96a:	de b7       	in	r29, 0x3e	; 62
     96c:	ea 97       	sbiw	r28, 0x3a	; 58
     96e:	0f b6       	in	r0, 0x3f	; 63
     970:	f8 94       	cli
     972:	de bf       	out	0x3e, r29	; 62
     974:	0f be       	out	0x3f, r0	; 63
     976:	cd bf       	out	0x3d, r28	; 61
	eMBErrorCode eStatus;
	uint8_t flagDrawLine = 0;
	uint8_t mbFlagInitPort, mbFlagInitPortOld = 2;

	/////////////////////////////////////////////////////////////////////////////
	DDRA = 0xFF;
     978:	9f ef       	ldi	r25, 0xFF	; 255
     97a:	9a bb       	out	0x1a, r25	; 26
	DDRB = 0xF7;
     97c:	87 ef       	ldi	r24, 0xF7	; 247
     97e:	87 bb       	out	0x17, r24	; 23
	DDRC = 0xFF;
     980:	94 bb       	out	0x14, r25	; 20
	DDRD = 0xF0;
     982:	80 ef       	ldi	r24, 0xF0	; 240
     984:	81 bb       	out	0x11, r24	; 17
	DDRE = 0x06;
     986:	86 e0       	ldi	r24, 0x06	; 6
     988:	82 b9       	out	0x02, r24	; 2
	DDRF = 0x0F;
     98a:	1f e0       	ldi	r17, 0x0F	; 15
     98c:	10 93 61 00 	sts	0x0061, r17
	/////////////////////////////////////////////////////////////////////////////
	TWBR = 72;
     990:	88 e4       	ldi	r24, 0x48	; 72
     992:	80 93 70 00 	sts	0x0070, r24
	TWSR = 0x00;
     996:	10 92 71 00 	sts	0x0071, r1
	/////////////////////////////////////////////////////////////////////////////
	memset( &inPort, 0, sizeof(outPort) );
     99a:	88 e1       	ldi	r24, 0x18	; 24
     99c:	e0 ee       	ldi	r30, 0xE0	; 224
     99e:	fa e0       	ldi	r31, 0x0A	; 10
     9a0:	df 01       	movw	r26, r30
     9a2:	1d 92       	st	X+, r1
     9a4:	8a 95       	dec	r24
     9a6:	e9 f7       	brne	.-6      	; 0x9a2 <main+0x5e>
	memset( &outPort, 0, sizeof(outPort) );
     9a8:	2d e6       	ldi	r18, 0x6D	; 109
     9aa:	3b e0       	ldi	r19, 0x0B	; 11
     9ac:	c9 01       	movw	r24, r18
     9ae:	60 e0       	ldi	r22, 0x00	; 0
     9b0:	70 e0       	ldi	r23, 0x00	; 0
     9b2:	48 e1       	ldi	r20, 0x18	; 24
     9b4:	50 e0       	ldi	r21, 0x00	; 0
     9b6:	0e 94 e1 3f 	call	0x7fc2	; 0x7fc2 <memset>
	memset( &ucRegCoilsBuf, 0, sizeof(ucRegCoilsBuf) );
     9ba:	2d e8       	ldi	r18, 0x8D	; 141
     9bc:	3b e0       	ldi	r19, 0x0B	; 11
     9be:	c9 01       	movw	r24, r18
     9c0:	60 e0       	ldi	r22, 0x00	; 0
     9c2:	70 e0       	ldi	r23, 0x00	; 0
     9c4:	43 e0       	ldi	r20, 0x03	; 3
     9c6:	50 e0       	ldi	r21, 0x00	; 0
     9c8:	0e 94 e1 3f 	call	0x7fc2	; 0x7fc2 <memset>
	/////////////////////////////////////////////////////////////////////////////
	robko01_LoadPos();
     9cc:	0e 94 bd 03 	call	0x77a	; 0x77a <robko01_LoadPos>
		asm("nop\n");
		robko01_LoadPos();
		asm("nop\n");
	}
	/////////////////////////////////////////////////////////////////////////////
	spi_init();
     9d0:	0e 94 c2 30 	call	0x6184	; 0x6184 <spi_init>
	/////////////////////////////////////////////////////////////////////////////
	hal_init((unsigned char*)mac_addr);
     9d4:	89 e0       	ldi	r24, 0x09	; 9
     9d6:	91 e0       	ldi	r25, 0x01	; 1
     9d8:	0e 94 13 35 	call	0x6a26	; 0x6a26 <enc424j600Init>
	// initialize ethernet protocol stack
	ethernet_init((unsigned char*)mac_addr);
     9dc:	89 e0       	ldi	r24, 0x09	; 9
     9de:	91 e0       	ldi	r25, 0x01	; 1
     9e0:	0e 94 79 1e 	call	0x3cf2	; 0x3cf2 <ethernet_init>
	arp_init();
     9e4:	0e 94 f8 1d 	call	0x3bf0	; 0x3bf0 <arp_init>
	ip_init(0, 0, 0);
     9e8:	80 e0       	ldi	r24, 0x00	; 0
     9ea:	90 e0       	ldi	r25, 0x00	; 0
     9ec:	60 e0       	ldi	r22, 0x00	; 0
     9ee:	70 e0       	ldi	r23, 0x00	; 0
     9f0:	40 e0       	ldi	r20, 0x00	; 0
     9f2:	50 e0       	ldi	r21, 0x00	; 0
     9f4:	0e 94 59 1f 	call	0x3eb2	; 0x3eb2 <ip_init>
	icmp_init();
     9f8:	0e 94 8c 1e 	call	0x3d18	; 0x3d18 <icmp_init>
	tcp_init();
     9fc:	0e 94 b1 2a 	call	0x5562	; 0x5562 <tcp_init>
	udp_init();
     a00:	0e 94 7f 2f 	call	0x5efe	; 0x5efe <udp_init>
	/////////////////////////////////////////////////////////////////////////////
	OCR3A = 15000;
     a04:	88 e9       	ldi	r24, 0x98	; 152
     a06:	9a e3       	ldi	r25, 0x3A	; 58
     a08:	90 93 87 00 	sts	0x0087, r25
     a0c:	80 93 86 00 	sts	0x0086, r24
	OCR3A *= 2;
#endif
#ifdef __DEBUG__
	OCR3A /= 10;
#endif
	TCNT3 = 0;
     a10:	10 92 89 00 	sts	0x0089, r1
     a14:	10 92 88 00 	sts	0x0088, r1
	ETIMSK = 1<<OCIE3A;
     a18:	80 e1       	ldi	r24, 0x10	; 16
     a1a:	80 93 7d 00 	sts	0x007D, r24
	TCCR3B = 1<<CS31;
     a1e:	82 e0       	ldi	r24, 0x02	; 2
     a20:	80 93 8a 00 	sts	0x008A, r24
	///////////////////////////////////////////////////////////////////////////////
	// setup interval timer
	TCCR2 |= (1<<WGM21) | (0<<WGM20) | (1<<CS22) | (0<<CS21) | (1<<CS20);
     a24:	85 b5       	in	r24, 0x25	; 37
     a26:	8d 60       	ori	r24, 0x0D	; 13
     a28:	85 bd       	out	0x25, r24	; 37
	TIMSK |= (1<<OCIE2);
     a2a:	87 b7       	in	r24, 0x37	; 55
     a2c:	80 68       	ori	r24, 0x80	; 128
     a2e:	87 bf       	out	0x37, r24	; 55
	OCR2 = F_CPU / 1024 / 1000;
     a30:	13 bd       	out	0x23, r17	; 35
	//clock_init();
	// start http server
	//httpd_init(88);
	///////////////////////////////////////////////////////////////////////////////
	// Rising Edge of INT3
	EICRA	= 1<<ISC31 | 1<<ISC30;
     a32:	80 ec       	ldi	r24, 0xC0	; 192
     a34:	80 93 6a 00 	sts	0x006A, r24
	EIMSK	= 1<<INT3;
     a38:	88 e0       	ldi	r24, 0x08	; 8
     a3a:	89 bf       	out	0x39, r24	; 57
	EIFR	= 1<<INTF3;
     a3c:	88 bf       	out	0x38, r24	; 56
	///////////////////////////////////////////////////////////////////////////////

	sei();
     a3e:	78 94       	sei
     a40:	22 24       	eor	r2, r2
     a42:	b2 e0       	ldi	r27, 0x02	; 2
     a44:	be a3       	std	Y+38, r27	; 0x26
	while(1) {
		///////////////////////////////////////////////////////////////////////////
		if( PINE & (1<<PE6) ) {
     a46:	81 b1       	in	r24, 0x01	; 1
     a48:	90 e0       	ldi	r25, 0x00	; 0
     a4a:	66 e0       	ldi	r22, 0x06	; 6
     a4c:	96 95       	lsr	r25
     a4e:	87 95       	ror	r24
     a50:	6a 95       	dec	r22
     a52:	e1 f7       	brne	.-8      	; 0xa4c <main+0x108>
     a54:	dd 24       	eor	r13, r13
     a56:	d3 94       	inc	r13
     a58:	d8 22       	and	r13, r24
			mbFlagInitPort = 1;
		} else {
			mbFlagInitPort = 0;
		}

		if( mbFlagInitPort != mbFlagInitPortOld ) {
     a5a:	ee a1       	ldd	r30, Y+38	; 0x26
     a5c:	de 16       	cp	r13, r30
     a5e:	e1 f0       	breq	.+56     	; 0xa98 <main+0x154>
			eMBDisable();
     a60:	0e 94 96 0f 	call	0x1f2c	; 0x1f2c <eMBDisable>

			if( mbFlagInitPort ) {
     a64:	dd 20       	and	r13, r13
     a66:	29 f0       	breq	.+10     	; 0xa72 <main+0x12e>
				eStatus = eMBTCPInit(502);
     a68:	86 ef       	ldi	r24, 0xF6	; 246
     a6a:	91 e0       	ldi	r25, 0x01	; 1
     a6c:	0e 94 4e 10 	call	0x209c	; 0x209c <eMBTCPInit>
     a70:	0e c0       	rjmp	.+28     	; 0xa8e <main+0x14a>
			} else {
				eStatus = eMBInit( MB_RTU, ucSlaveID, 0, 115200, MB_PAR_EVEN );
     a72:	60 91 00 01 	lds	r22, 0x0100
     a76:	80 e0       	ldi	r24, 0x00	; 0
     a78:	90 e0       	ldi	r25, 0x00	; 0
     a7a:	40 e0       	ldi	r20, 0x00	; 0
     a7c:	00 e0       	ldi	r16, 0x00	; 0
     a7e:	12 ec       	ldi	r17, 0xC2	; 194
     a80:	21 e0       	ldi	r18, 0x01	; 1
     a82:	30 e0       	ldi	r19, 0x00	; 0
     a84:	52 e0       	ldi	r21, 0x02	; 2
     a86:	e5 2e       	mov	r14, r21
     a88:	f1 2c       	mov	r15, r1
     a8a:	0e 94 8b 10 	call	0x2116	; 0x2116 <eMBInit>
			}

			if( MB_ENOERR == eStatus ) {
     a8e:	89 2b       	or	r24, r25
     a90:	11 f4       	brne	.+4      	; 0xa96 <main+0x152>
				eMBEnable();
     a92:	0e 94 80 0f 	call	0x1f00	; 0x1f00 <eMBEnable>
     a96:	de a2       	std	Y+38, r13	; 0x26
     a98:	e0 ee       	ldi	r30, 0xE0	; 224
     a9a:	fa e0       	ldi	r31, 0x0A	; 10
     a9c:	40 e0       	ldi	r20, 0x00	; 0
     a9e:	50 e0       	ldi	r21, 0x00	; 0
			
			mbFlagInitPortOld = mbFlagInitPort;
		}
		///////////////////////////////////////////////////////////////////////////
		for(i = 0; i < 5; i++) {
			if( PINE & 1<<( 3 + i ) ) {
     aa0:	81 b1       	in	r24, 0x01	; 1
     aa2:	90 e0       	ldi	r25, 0x00	; 0
     aa4:	4d 5f       	subi	r20, 0xFD	; 253
     aa6:	5f 4f       	sbci	r21, 0xFF	; 255
     aa8:	04 2e       	mov	r0, r20
     aaa:	02 c0       	rjmp	.+4      	; 0xab0 <main+0x16c>
     aac:	95 95       	asr	r25
     aae:	87 95       	ror	r24
     ab0:	0a 94       	dec	r0
     ab2:	e2 f7       	brpl	.-8      	; 0xaac <main+0x168>
     ab4:	43 50       	subi	r20, 0x03	; 3
     ab6:	50 40       	sbci	r21, 0x00	; 0
     ab8:	80 ff       	sbrs	r24, 0
     aba:	10 c0       	rjmp	.+32     	; 0xadc <main+0x198>
				ucRegDiscBuf[ i / 8] |= ( 1<<i );
     abc:	20 91 46 01 	lds	r18, 0x0146
     ac0:	81 e0       	ldi	r24, 0x01	; 1
     ac2:	90 e0       	ldi	r25, 0x00	; 0
     ac4:	04 2e       	mov	r0, r20
     ac6:	02 c0       	rjmp	.+4      	; 0xacc <main+0x188>
     ac8:	88 0f       	add	r24, r24
     aca:	99 1f       	adc	r25, r25
     acc:	0a 94       	dec	r0
     ace:	e2 f7       	brpl	.-8      	; 0xac8 <main+0x184>
     ad0:	28 2b       	or	r18, r24
     ad2:	20 93 46 01 	sts	0x0146, r18
				inPort[ i ] = 1;
     ad6:	21 e0       	ldi	r18, 0x01	; 1
     ad8:	20 83       	st	Z, r18
     ada:	0f c0       	rjmp	.+30     	; 0xafa <main+0x1b6>
			} else {
				ucRegDiscBuf[ i / 8] &= ~( 1<<i );
     adc:	20 91 46 01 	lds	r18, 0x0146
     ae0:	81 e0       	ldi	r24, 0x01	; 1
     ae2:	90 e0       	ldi	r25, 0x00	; 0
     ae4:	04 2e       	mov	r0, r20
     ae6:	02 c0       	rjmp	.+4      	; 0xaec <main+0x1a8>
     ae8:	88 0f       	add	r24, r24
     aea:	99 1f       	adc	r25, r25
     aec:	0a 94       	dec	r0
     aee:	e2 f7       	brpl	.-8      	; 0xae8 <main+0x1a4>
     af0:	80 95       	com	r24
     af2:	82 23       	and	r24, r18
     af4:	80 93 46 01 	sts	0x0146, r24
				inPort[ i ] = 0;
     af8:	10 82       	st	Z, r1
			}
			
			mbFlagInitPortOld = mbFlagInitPort;
		}
		///////////////////////////////////////////////////////////////////////////
		for(i = 0; i < 5; i++) {
     afa:	4f 5f       	subi	r20, 0xFF	; 255
     afc:	5f 4f       	sbci	r21, 0xFF	; 255
     afe:	31 96       	adiw	r30, 0x01	; 1
     b00:	45 30       	cpi	r20, 0x05	; 5
     b02:	51 05       	cpc	r21, r1
     b04:	69 f6       	brne	.-102    	; 0xaa0 <main+0x15c>
				ucRegDiscBuf[ i / 8] &= ~( 1<<i );
				inPort[ i ] = 0;
			}
		}

		flagAllMotorNotMove = 0;
     b06:	10 92 06 0b 	sts	0x0B06, r1
		cli();
     b0a:	f8 94       	cli
     b0c:	60 e0       	ldi	r22, 0x00	; 0
     b0e:	70 e0       	ldi	r23, 0x00	; 0
		for( i = 0 ; i < 6 ; i++ ) {
			uiRegInputBuf[i] = arrMotor[i].step;
     b10:	9b 01       	movw	r18, r22
     b12:	22 0f       	add	r18, r18
     b14:	33 1f       	adc	r19, r19
     b16:	f9 01       	movw	r30, r18
     b18:	e6 0f       	add	r30, r22
     b1a:	f7 1f       	adc	r31, r23
     b1c:	ee 0f       	add	r30, r30
     b1e:	ff 1f       	adc	r31, r31
     b20:	af 01       	movw	r20, r30
     b22:	43 5c       	subi	r20, 0xC3	; 195
     b24:	54 4f       	sbci	r21, 0xF4	; 244
     b26:	da 01       	movw	r26, r20
     b28:	8d 91       	ld	r24, X+
     b2a:	9c 91       	ld	r25, X
     b2c:	2d 5e       	subi	r18, 0xED	; 237
     b2e:	34 4f       	sbci	r19, 0xF4	; 244
     b30:	d9 01       	movw	r26, r18
     b32:	11 96       	adiw	r26, 0x01	; 1
     b34:	9c 93       	st	X, r25
     b36:	8e 93       	st	-X, r24
			uiRegInputBuf[6 + i] = (unsigned int)arrMotor[i].pos;
     b38:	e5 5c       	subi	r30, 0xC5	; 197
     b3a:	f4 4f       	sbci	r31, 0xF4	; 244
     b3c:	80 81       	ld	r24, Z
     b3e:	91 81       	ldd	r25, Z+1	; 0x01
     b40:	fb 01       	movw	r30, r22
     b42:	ee 0f       	add	r30, r30
     b44:	ff 1f       	adc	r31, r31
     b46:	e1 5e       	subi	r30, 0xE1	; 225
     b48:	f4 4f       	sbci	r31, 0xF4	; 244
     b4a:	91 83       	std	Z+1, r25	; 0x01
     b4c:	80 83       	st	Z, r24

			flagAllMotorNotMove |= arrMotor[i].step;
     b4e:	20 91 06 0b 	lds	r18, 0x0B06
     b52:	fa 01       	movw	r30, r20
     b54:	80 81       	ld	r24, Z
     b56:	91 81       	ldd	r25, Z+1	; 0x01
     b58:	28 2b       	or	r18, r24
     b5a:	20 93 06 0b 	sts	0x0B06, r18
			}
		}

		flagAllMotorNotMove = 0;
		cli();
		for( i = 0 ; i < 6 ; i++ ) {
     b5e:	6f 5f       	subi	r22, 0xFF	; 255
     b60:	7f 4f       	sbci	r23, 0xFF	; 255
     b62:	66 30       	cpi	r22, 0x06	; 6
     b64:	71 05       	cpc	r23, r1
     b66:	a1 f6       	brne	.-88     	; 0xb10 <main+0x1cc>
			uiRegInputBuf[i] = arrMotor[i].step;
			uiRegInputBuf[6 + i] = (unsigned int)arrMotor[i].pos;

			flagAllMotorNotMove |= arrMotor[i].step;
		}
		sei();
     b68:	78 94       	sei
		flagAllMotorNotMove = !flagAllMotorNotMove;
     b6a:	80 91 06 0b 	lds	r24, 0x0B06
     b6e:	90 e0       	ldi	r25, 0x00	; 0
     b70:	88 23       	and	r24, r24
     b72:	09 f4       	brne	.+2      	; 0xb76 <main+0x232>
     b74:	91 e0       	ldi	r25, 0x01	; 1
     b76:	90 93 06 0b 	sts	0x0B06, r25
		uiRegInputBuf[12] = uiRegHolding[6];
     b7a:	80 91 c0 0a 	lds	r24, 0x0AC0
     b7e:	90 91 c1 0a 	lds	r25, 0x0AC1
     b82:	90 93 2c 0b 	sts	0x0B2C, r25
     b86:	80 93 2b 0b 	sts	0x0B2B, r24

		/* handle network link changes */
		if( !net_link_up && hal_link_up() ) {
     b8a:	80 91 4d 01 	lds	r24, 0x014D
     b8e:	88 23       	and	r24, r24
     b90:	61 f4       	brne	.+24     	; 0xbaa <main+0x266>
     b92:	0e 94 da 34 	call	0x69b4	; 0x69b4 <enc424j600MACIsLinked>
     b96:	88 23       	and	r24, r24
     b98:	41 f0       	breq	.+16     	; 0xbaa <main+0x266>
			dhcp_client_start(dhcp_client_event_callback);
     b9a:	85 e2       	ldi	r24, 0x25	; 37
     b9c:	92 e0       	ldi	r25, 0x02	; 2
     b9e:	0e 94 a8 37 	call	0x6f50	; 0x6f50 <dhcp_client_start>
			net_link_up = 1;
     ba2:	f1 e0       	ldi	r31, 0x01	; 1
     ba4:	f0 93 4d 01 	sts	0x014D, r31
     ba8:	14 c0       	rjmp	.+40     	; 0xbd2 <main+0x28e>
		} else {
			if( net_link_up && !hal_link_up() ) {
     baa:	80 91 4d 01 	lds	r24, 0x014D
     bae:	88 23       	and	r24, r24
     bb0:	81 f0       	breq	.+32     	; 0xbd2 <main+0x28e>
     bb2:	0e 94 da 34 	call	0x69b4	; 0x69b4 <enc424j600MACIsLinked>
     bb6:	88 23       	and	r24, r24
     bb8:	61 f4       	brne	.+24     	; 0xbd2 <main+0x28e>
				dhcp_client_abort();
     bba:	0e 94 91 37 	call	0x6f22	; 0x6f22 <dhcp_client_abort>
				ip_init( 0, 0, 0 );
     bbe:	80 e0       	ldi	r24, 0x00	; 0
     bc0:	90 e0       	ldi	r25, 0x00	; 0
     bc2:	60 e0       	ldi	r22, 0x00	; 0
     bc4:	70 e0       	ldi	r23, 0x00	; 0
     bc6:	40 e0       	ldi	r20, 0x00	; 0
     bc8:	50 e0       	ldi	r21, 0x00	; 0
     bca:	0e 94 59 1f 	call	0x3eb2	; 0x3eb2 <ip_init>
				net_link_up = 0;
     bce:	10 92 4d 01 	sts	0x014D, r1
			}
		}

		if( 1 == flagDhcp ) {
     bd2:	80 91 4e 01 	lds	r24, 0x014E
     bd6:	88 23       	and	r24, r24
     bd8:	01 f1       	breq	.+64     	; 0xc1a <main+0x2d6>
			uint8_t ip_addr[4] = { 192, 168, 0, 11 };
     bda:	20 ec       	ldi	r18, 0xC0	; 192
     bdc:	2a 83       	std	Y+2, r18	; 0x02
     bde:	38 ea       	ldi	r19, 0xA8	; 168
     be0:	3b 83       	std	Y+3, r19	; 0x03
     be2:	1c 82       	std	Y+4, r1	; 0x04
     be4:	8b e0       	ldi	r24, 0x0B	; 11
     be6:	8d 83       	std	Y+5, r24	; 0x05
			uint8_t netmask[4] = { 255, 255, 255, 0 };
     be8:	9f ef       	ldi	r25, 0xFF	; 255
     bea:	9e 83       	std	Y+6, r25	; 0x06
     bec:	9f 83       	std	Y+7, r25	; 0x07
     bee:	98 87       	std	Y+8, r25	; 0x08
     bf0:	19 86       	std	Y+9, r1	; 0x09
			uint8_t gateway[4] = { 192, 168, 0, 1 };
     bf2:	2a 87       	std	Y+10, r18	; 0x0a
     bf4:	3b 87       	std	Y+11, r19	; 0x0b
     bf6:	1c 86       	std	Y+12, r1	; 0x0c
     bf8:	a1 e0       	ldi	r26, 0x01	; 1
     bfa:	ad 87       	std	Y+13, r26	; 0x0d
			ip_init(
     bfc:	ce 01       	movw	r24, r28
     bfe:	02 96       	adiw	r24, 0x02	; 2
     c00:	be 01       	movw	r22, r28
     c02:	6a 5f       	subi	r22, 0xFA	; 250
     c04:	7f 4f       	sbci	r23, 0xFF	; 255
     c06:	ae 01       	movw	r20, r28
     c08:	46 5f       	subi	r20, 0xF6	; 246
     c0a:	5f 4f       	sbci	r21, 0xFF	; 255
     c0c:	0e 94 59 1f 	call	0x3eb2	; 0x3eb2 <ip_init>
				(unsigned char*)ip_addr,
				(unsigned char*)netmask,
				(unsigned char*)gateway
			);

			net_link_up = 1;
     c10:	b1 e0       	ldi	r27, 0x01	; 1
     c12:	b0 93 4d 01 	sts	0x014D, r27
			flagDhcp = 0;
     c16:	10 92 4e 01 	sts	0x014E, r1
		}

		/* receive packets */
		while(ethernet_handle_packet());
     c1a:	0e 94 56 1e 	call	0x3cac	; 0x3cac <ethernet_handle_packet>
     c1e:	88 23       	and	r24, r24
     c20:	e1 f7       	brne	.-8      	; 0xc1a <main+0x2d6>

		cli();
     c22:	f8 94       	cli
		volatile uint8_t timer_ticks = 2;timer_events;
     c24:	e2 e0       	ldi	r30, 0x02	; 2
     c26:	e9 83       	std	Y+1, r30	; 0x01
     c28:	80 91 4b 01 	lds	r24, 0x014B
     c2c:	90 91 4c 01 	lds	r25, 0x014C
		timer_events = 0;
     c30:	10 92 4c 01 	sts	0x014C, r1
     c34:	10 92 4b 01 	sts	0x014B, r1
		sei();
     c38:	78 94       	sei
     c3a:	02 c0       	rjmp	.+4      	; 0xc40 <main+0x2fc>

		/* handle timeouts */
		while( timer_ticks-- ) {
			timer_interval();
     c3c:	0e 94 b9 32 	call	0x6572	; 0x6572 <timer_interval>
		volatile uint8_t timer_ticks = 2;timer_events;
		timer_events = 0;
		sei();

		/* handle timeouts */
		while( timer_ticks-- ) {
     c40:	89 81       	ldd	r24, Y+1	; 0x01
     c42:	81 50       	subi	r24, 0x01	; 1
     c44:	89 83       	std	Y+1, r24	; 0x01
     c46:	8f 5f       	subi	r24, 0xFF	; 255
     c48:	c9 f7       	brne	.-14     	; 0xc3c <main+0x2f8>
			timer_interval();
		}

		eMBPoll();
     c4a:	0e 94 b1 0f 	call	0x1f62	; 0x1f62 <eMBPoll>
     c4e:	20 e0       	ldi	r18, 0x00	; 0
     c50:	30 e0       	ldi	r19, 0x00	; 0

		for( i = 0; i < 15; i++ ) {
			if(i < 8) {
     c52:	28 30       	cpi	r18, 0x08	; 8
     c54:	31 05       	cpc	r19, r1
     c56:	8c f4       	brge	.+34     	; 0xc7a <main+0x336>
				if( ( 1<<i ) & ucRegCoilsBuf[0] ) {
     c58:	80 91 8d 0b 	lds	r24, 0x0B8D
     c5c:	90 e0       	ldi	r25, 0x00	; 0
     c5e:	02 2e       	mov	r0, r18
     c60:	02 c0       	rjmp	.+4      	; 0xc66 <main+0x322>
     c62:	95 95       	asr	r25
     c64:	87 95       	ror	r24
     c66:	0a 94       	dec	r0
     c68:	e2 f7       	brpl	.-8      	; 0xc62 <main+0x31e>
     c6a:	f9 01       	movw	r30, r18
     c6c:	e3 59       	subi	r30, 0x93	; 147
     c6e:	f4 4f       	sbci	r31, 0xF4	; 244
     c70:	80 ff       	sbrs	r24, 0
     c72:	18 c0       	rjmp	.+48     	; 0xca4 <main+0x360>
					outPort[i] = 1;
     c74:	81 e0       	ldi	r24, 0x01	; 1
     c76:	80 83       	st	Z, r24
     c78:	16 c0       	rjmp	.+44     	; 0xca6 <main+0x362>
				} else {
					outPort[i] = 0;
				}
			} else {
				if( ( 1<<( i - 8 ) ) & ucRegCoilsBuf[1] ) {
     c7a:	80 91 8e 0b 	lds	r24, 0x0B8E
     c7e:	90 e0       	ldi	r25, 0x00	; 0
     c80:	28 50       	subi	r18, 0x08	; 8
     c82:	30 40       	sbci	r19, 0x00	; 0
     c84:	02 2e       	mov	r0, r18
     c86:	02 c0       	rjmp	.+4      	; 0xc8c <main+0x348>
     c88:	95 95       	asr	r25
     c8a:	87 95       	ror	r24
     c8c:	0a 94       	dec	r0
     c8e:	e2 f7       	brpl	.-8      	; 0xc88 <main+0x344>
     c90:	28 5f       	subi	r18, 0xF8	; 248
     c92:	3f 4f       	sbci	r19, 0xFF	; 255
     c94:	f9 01       	movw	r30, r18
     c96:	e3 59       	subi	r30, 0x93	; 147
     c98:	f4 4f       	sbci	r31, 0xF4	; 244
     c9a:	80 ff       	sbrs	r24, 0
     c9c:	03 c0       	rjmp	.+6      	; 0xca4 <main+0x360>
					outPort[i] = 1;
     c9e:	91 e0       	ldi	r25, 0x01	; 1
     ca0:	90 83       	st	Z, r25
     ca2:	01 c0       	rjmp	.+2      	; 0xca6 <main+0x362>
				} else {
					outPort[i] = 0;
     ca4:	10 82       	st	Z, r1
			timer_interval();
		}

		eMBPoll();

		for( i = 0; i < 15; i++ ) {
     ca6:	2f 5f       	subi	r18, 0xFF	; 255
     ca8:	3f 4f       	sbci	r19, 0xFF	; 255
     caa:	2f 30       	cpi	r18, 0x0F	; 15
     cac:	31 05       	cpc	r19, r1
     cae:	89 f6       	brne	.-94     	; 0xc52 <main+0x30e>
					outPort[i] = 0;
				}
			}
		}

		cli();
     cb0:	f8 94       	cli
     cb2:	20 e0       	ldi	r18, 0x00	; 0
     cb4:	30 e0       	ldi	r19, 0x00	; 0
		for( i = 0; i < 6; i++ ) {
		
			if( outPort[6 + i] ) {
     cb6:	f9 01       	movw	r30, r18
     cb8:	ed 58       	subi	r30, 0x8D	; 141
     cba:	f4 4f       	sbci	r31, 0xF4	; 244
     cbc:	80 81       	ld	r24, Z
     cbe:	88 23       	and	r24, r24
     cc0:	b1 f0       	breq	.+44     	; 0xcee <main+0x3aa>
				arrMotor[i].step = 1;
     cc2:	f9 01       	movw	r30, r18
     cc4:	ee 0f       	add	r30, r30
     cc6:	ff 1f       	adc	r31, r31
     cc8:	e2 0f       	add	r30, r18
     cca:	f3 1f       	adc	r31, r19
     ccc:	ee 0f       	add	r30, r30
     cce:	ff 1f       	adc	r31, r31
     cd0:	df 01       	movw	r26, r30
     cd2:	a3 5c       	subi	r26, 0xC3	; 195
     cd4:	b4 4f       	sbci	r27, 0xF4	; 244
     cd6:	81 e0       	ldi	r24, 0x01	; 1
     cd8:	90 e0       	ldi	r25, 0x00	; 0
     cda:	11 96       	adiw	r26, 0x01	; 1
     cdc:	9c 93       	st	X, r25
     cde:	8e 93       	st	-X, r24
				arrMotor[i].direction = outPort[i];
     ce0:	d9 01       	movw	r26, r18
     ce2:	a3 59       	subi	r26, 0x93	; 147
     ce4:	b4 4f       	sbci	r27, 0xF4	; 244
     ce6:	8c 91       	ld	r24, X
     ce8:	e5 5c       	subi	r30, 0xC5	; 197
     cea:	f4 4f       	sbci	r31, 0xF4	; 244
     cec:	85 83       	std	Z+5, r24	; 0x05
				}
			}
		}

		cli();
		for( i = 0; i < 6; i++ ) {
     cee:	2f 5f       	subi	r18, 0xFF	; 255
     cf0:	3f 4f       	sbci	r19, 0xFF	; 255
     cf2:	26 30       	cpi	r18, 0x06	; 6
     cf4:	31 05       	cpc	r19, r1
     cf6:	f9 f6       	brne	.-66     	; 0xcb6 <main+0x372>
			if( outPort[6 + i] ) {
				arrMotor[i].step = 1;
				arrMotor[i].direction = outPort[i];
			}
		}
		if( outPort[9] ) {
     cf8:	80 91 76 0b 	lds	r24, 0x0B76
     cfc:	88 23       	and	r24, r24
     cfe:	41 f0       	breq	.+16     	; 0xd10 <main+0x3cc>
			arrMotor[3].direction = !arrMotor[3].direction;
     d00:	80 91 52 0b 	lds	r24, 0x0B52
     d04:	90 e0       	ldi	r25, 0x00	; 0
     d06:	88 23       	and	r24, r24
     d08:	09 f4       	brne	.+2      	; 0xd0c <main+0x3c8>
     d0a:	91 e0       	ldi	r25, 0x01	; 1
     d0c:	90 93 52 0b 	sts	0x0B52, r25
		}	
		sei();
     d10:	78 94       	sei

		switch( 0x00ff & uiRegHolding[6] ) {
     d12:	80 91 c0 0a 	lds	r24, 0x0AC0
     d16:	90 91 c1 0a 	lds	r25, 0x0AC1
     d1a:	90 70       	andi	r25, 0x00	; 0
     d1c:	84 30       	cpi	r24, 0x04	; 4
     d1e:	91 05       	cpc	r25, r1
     d20:	09 f4       	brne	.+2      	; 0xd24 <main+0x3e0>
     d22:	d3 c0       	rjmp	.+422    	; 0xeca <main+0x586>
     d24:	85 30       	cpi	r24, 0x05	; 5
     d26:	91 05       	cpc	r25, r1
     d28:	58 f4       	brcc	.+22     	; 0xd40 <main+0x3fc>
     d2a:	82 30       	cpi	r24, 0x02	; 2
     d2c:	91 05       	cpc	r25, r1
     d2e:	09 f4       	brne	.+2      	; 0xd32 <main+0x3ee>
     d30:	7e c0       	rjmp	.+252    	; 0xe2e <main+0x4ea>
     d32:	83 30       	cpi	r24, 0x03	; 3
     d34:	91 05       	cpc	r25, r1
     d36:	78 f4       	brcc	.+30     	; 0xd56 <main+0x412>
     d38:	01 97       	sbiw	r24, 0x01	; 1
     d3a:	09 f0       	breq	.+2      	; 0xd3e <main+0x3fa>
     d3c:	11 c6       	rjmp	.+3106   	; 0x1960 <__stack+0x861>
     d3e:	48 c0       	rjmp	.+144    	; 0xdd0 <main+0x48c>
     d40:	81 32       	cpi	r24, 0x21	; 33
     d42:	91 05       	cpc	r25, r1
     d44:	39 f1       	breq	.+78     	; 0xd94 <main+0x450>
     d46:	8c 32       	cpi	r24, 0x2C	; 44
     d48:	91 05       	cpc	r25, r1
     d4a:	09 f4       	brne	.+2      	; 0xd4e <main+0x40a>
     d4c:	69 c4       	rjmp	.+2258   	; 0x1620 <__stack+0x521>
     d4e:	05 97       	sbiw	r24, 0x05	; 5
     d50:	09 f0       	breq	.+2      	; 0xd54 <main+0x410>
     d52:	06 c6       	rjmp	.+3084   	; 0x1960 <__stack+0x861>
     d54:	ad c0       	rjmp	.+346    	; 0xeb0 <main+0x56c>
		
		// BEGIN: EMS
		case 3: {
			cli();
     d56:	f8 94       	cli
			for( i = 0; i < 6 ; i++ ) {
				arrMotor[i].step = 0;
     d58:	10 92 3e 0b 	sts	0x0B3E, r1
     d5c:	10 92 3d 0b 	sts	0x0B3D, r1
     d60:	10 92 44 0b 	sts	0x0B44, r1
     d64:	10 92 43 0b 	sts	0x0B43, r1
     d68:	10 92 4a 0b 	sts	0x0B4A, r1
     d6c:	10 92 49 0b 	sts	0x0B49, r1
     d70:	10 92 50 0b 	sts	0x0B50, r1
     d74:	10 92 4f 0b 	sts	0x0B4F, r1
     d78:	10 92 56 0b 	sts	0x0B56, r1
     d7c:	10 92 55 0b 	sts	0x0B55, r1
     d80:	10 92 5c 0b 	sts	0x0B5C, r1
     d84:	10 92 5b 0b 	sts	0x0B5B, r1
			}
			flagDrawLine = 0;
			uiRegHolding[6] = 0;
     d88:	10 92 c1 0a 	sts	0x0AC1, r1
     d8c:	10 92 c0 0a 	sts	0x0AC0, r1
			sei();
     d90:	78 94       	sei
     d92:	e5 c5       	rjmp	.+3018   	; 0x195e <__stack+0x85f>
		} // END: EMS
		 break;

		// BEGIN: Set HOME
		case 33: {
			cli();
     d94:	f8 94       	cli
     d96:	80 e0       	ldi	r24, 0x00	; 0
     d98:	90 e0       	ldi	r25, 0x00	; 0
			for( i = 0; i < 6 ; i++ ) {
				arrMotor[i].step = arrMotor[i].pos = 0;
     d9a:	fc 01       	movw	r30, r24
     d9c:	ee 0f       	add	r30, r30
     d9e:	ff 1f       	adc	r31, r31
     da0:	e8 0f       	add	r30, r24
     da2:	f9 1f       	adc	r31, r25
     da4:	ee 0f       	add	r30, r30
     da6:	ff 1f       	adc	r31, r31
     da8:	df 01       	movw	r26, r30
     daa:	a5 5c       	subi	r26, 0xC5	; 197
     dac:	b4 4f       	sbci	r27, 0xF4	; 244
     dae:	11 96       	adiw	r26, 0x01	; 1
     db0:	1c 92       	st	X, r1
     db2:	1e 92       	st	-X, r1
     db4:	e3 5c       	subi	r30, 0xC3	; 195
     db6:	f4 4f       	sbci	r31, 0xF4	; 244
     db8:	11 82       	std	Z+1, r1	; 0x01
     dba:	10 82       	st	Z, r1
		 break;

		// BEGIN: Set HOME
		case 33: {
			cli();
			for( i = 0; i < 6 ; i++ ) {
     dbc:	01 96       	adiw	r24, 0x01	; 1
     dbe:	86 30       	cpi	r24, 0x06	; 6
     dc0:	91 05       	cpc	r25, r1
     dc2:	59 f7       	brne	.-42     	; 0xd9a <main+0x456>
				arrMotor[i].step = arrMotor[i].pos = 0;
			}
			flagDrawLine = 0;
			uiRegHolding[6] = 0;
     dc4:	10 92 c1 0a 	sts	0x0AC1, r1
     dc8:	10 92 c0 0a 	sts	0x0AC0, r1
			sei();
     dcc:	78 94       	sei
     dce:	c7 c5       	rjmp	.+2958   	; 0x195e <__stack+0x85f>
		} // END: Set HOME
		 break;

		// BEGIN: Move By Step
		case 1: {
			cli();
     dd0:	f8 94       	cli
     dd2:	20 e0       	ldi	r18, 0x00	; 0
     dd4:	30 e0       	ldi	r19, 0x00	; 0

			for( i = 0; i < 6 ; i++ ) {
				arrMotor[i].step = uiRegHolding[i];
     dd6:	f9 01       	movw	r30, r18
     dd8:	ee 0f       	add	r30, r30
     dda:	ff 1f       	adc	r31, r31
     ddc:	df 01       	movw	r26, r30
     dde:	ac 54       	subi	r26, 0x4C	; 76
     de0:	b5 4f       	sbci	r27, 0xF5	; 245
     de2:	8d 91       	ld	r24, X+
     de4:	9c 91       	ld	r25, X
     de6:	e2 0f       	add	r30, r18
     de8:	f3 1f       	adc	r31, r19
     dea:	ee 0f       	add	r30, r30
     dec:	ff 1f       	adc	r31, r31
     dee:	df 01       	movw	r26, r30
     df0:	a3 5c       	subi	r26, 0xC3	; 195
     df2:	b4 4f       	sbci	r27, 0xF4	; 244
     df4:	11 96       	adiw	r26, 0x01	; 1
     df6:	9c 93       	st	X, r25
     df8:	8e 93       	st	-X, r24
				arrMotor[i].direction = outPort[i];
     dfa:	d9 01       	movw	r26, r18
     dfc:	a3 59       	subi	r26, 0x93	; 147
     dfe:	b4 4f       	sbci	r27, 0xF4	; 244
     e00:	8c 91       	ld	r24, X
     e02:	e5 5c       	subi	r30, 0xC5	; 197
     e04:	f4 4f       	sbci	r31, 0xF4	; 244
     e06:	85 83       	std	Z+5, r24	; 0x05

		// BEGIN: Move By Step
		case 1: {
			cli();

			for( i = 0; i < 6 ; i++ ) {
     e08:	2f 5f       	subi	r18, 0xFF	; 255
     e0a:	3f 4f       	sbci	r19, 0xFF	; 255
     e0c:	26 30       	cpi	r18, 0x06	; 6
     e0e:	31 05       	cpc	r19, r1
     e10:	11 f7       	brne	.-60     	; 0xdd6 <main+0x492>
				arrMotor[i].step = uiRegHolding[i];
				arrMotor[i].direction = outPort[i];
			}
			arrMotor[3].direction = !arrMotor[ 3 ].direction;
     e12:	80 91 52 0b 	lds	r24, 0x0B52
     e16:	90 e0       	ldi	r25, 0x00	; 0
     e18:	88 23       	and	r24, r24
     e1a:	09 f4       	brne	.+2      	; 0xe1e <main+0x4da>
     e1c:	91 e0       	ldi	r25, 0x01	; 1
     e1e:	90 93 52 0b 	sts	0x0B52, r25

			uiRegHolding[6] = 0;
     e22:	10 92 c1 0a 	sts	0x0AC1, r1
     e26:	10 92 c0 0a 	sts	0x0AC0, r1
			sei();
     e2a:	78 94       	sei
     e2c:	99 c5       	rjmp	.+2866   	; 0x1960 <__stack+0x861>
		} // END: Move By Step
		 break;

		// BEGIN: Move By Pos
		case 2: {
			cli();
     e2e:	f8 94       	cli
     e30:	20 e0       	ldi	r18, 0x00	; 0
     e32:	30 e0       	ldi	r19, 0x00	; 0
			for( i = 0; i < 6 ; i++ ) {
				int dPos = arrMotor[i].pos + (int)uiRegHolding[7 + i];
     e34:	d9 01       	movw	r26, r18
     e36:	aa 0f       	add	r26, r26
     e38:	bb 1f       	adc	r27, r27
     e3a:	a2 0f       	add	r26, r18
     e3c:	b3 1f       	adc	r27, r19
     e3e:	aa 0f       	add	r26, r26
     e40:	bb 1f       	adc	r27, r27
     e42:	a5 5c       	subi	r26, 0xC5	; 197
     e44:	b4 4f       	sbci	r27, 0xF4	; 244
     e46:	8d 91       	ld	r24, X+
     e48:	9c 91       	ld	r25, X
     e4a:	11 97       	sbiw	r26, 0x01	; 1
     e4c:	f9 01       	movw	r30, r18
     e4e:	ee 0f       	add	r30, r30
     e50:	ff 1f       	adc	r31, r31
     e52:	ee 53       	subi	r30, 0x3E	; 62
     e54:	f5 4f       	sbci	r31, 0xF5	; 245
     e56:	40 81       	ld	r20, Z
     e58:	51 81       	ldd	r21, Z+1	; 0x01
     e5a:	48 0f       	add	r20, r24
     e5c:	59 1f       	adc	r21, r25

				if( dPos < 0 ) {
     e5e:	57 ff       	sbrs	r21, 7
     e60:	06 c0       	rjmp	.+12     	; 0xe6e <main+0x52a>
					dPos = -dPos;
     e62:	50 95       	com	r21
     e64:	41 95       	neg	r20
     e66:	5f 4f       	sbci	r21, 0xFF	; 255
					arrMotor[i].direction = 0;
     e68:	15 96       	adiw	r26, 0x05	; 5
     e6a:	1c 92       	st	X, r1
     e6c:	03 c0       	rjmp	.+6      	; 0xe74 <main+0x530>
				} else {
					arrMotor[i].direction = 1;
     e6e:	91 e0       	ldi	r25, 0x01	; 1
     e70:	15 96       	adiw	r26, 0x05	; 5
     e72:	9c 93       	st	X, r25
				}

				arrMotor[i].step = dPos;
     e74:	f9 01       	movw	r30, r18
     e76:	ee 0f       	add	r30, r30
     e78:	ff 1f       	adc	r31, r31
     e7a:	e2 0f       	add	r30, r18
     e7c:	f3 1f       	adc	r31, r19
     e7e:	ee 0f       	add	r30, r30
     e80:	ff 1f       	adc	r31, r31
     e82:	e3 5c       	subi	r30, 0xC3	; 195
     e84:	f4 4f       	sbci	r31, 0xF4	; 244
     e86:	51 83       	std	Z+1, r21	; 0x01
     e88:	40 83       	st	Z, r20
		 break;

		// BEGIN: Move By Pos
		case 2: {
			cli();
			for( i = 0; i < 6 ; i++ ) {
     e8a:	2f 5f       	subi	r18, 0xFF	; 255
     e8c:	3f 4f       	sbci	r19, 0xFF	; 255
     e8e:	26 30       	cpi	r18, 0x06	; 6
     e90:	31 05       	cpc	r19, r1
     e92:	81 f6       	brne	.-96     	; 0xe34 <main+0x4f0>
				}

				arrMotor[i].step = dPos;
			}

			arrMotor[3].direction = !arrMotor[3].direction;
     e94:	80 91 52 0b 	lds	r24, 0x0B52
     e98:	90 e0       	ldi	r25, 0x00	; 0
     e9a:	88 23       	and	r24, r24
     e9c:	09 f4       	brne	.+2      	; 0xea0 <main+0x55c>
     e9e:	91 e0       	ldi	r25, 0x01	; 1
     ea0:	90 93 52 0b 	sts	0x0B52, r25

			uiRegHolding[6] = 0;
     ea4:	10 92 c1 0a 	sts	0x0AC1, r1
     ea8:	10 92 c0 0a 	sts	0x0AC0, r1
			sei();
     eac:	78 94       	sei
     eae:	58 c5       	rjmp	.+2736   	; 0x1960 <__stack+0x861>
		i2c_write( arrMotor[i].direction );
	}
	// Stop I2C Transmission
	i2c_stop();
#else
	eeprom_write_block( &arrMotor, EEPROM_arrMotor, sizeof( EEPROM_arrMotor ) );
     eb0:	8b e3       	ldi	r24, 0x3B	; 59
     eb2:	9b e0       	ldi	r25, 0x0B	; 11
     eb4:	61 e0       	ldi	r22, 0x01	; 1
     eb6:	70 e0       	ldi	r23, 0x00	; 0
     eb8:	44 e2       	ldi	r20, 0x24	; 36
     eba:	50 e0       	ldi	r21, 0x00	; 0
     ebc:	0e 94 f8 3f 	call	0x7ff0	; 0x7ff0 <__eewr_block_m128>
		 break;

		// Save current motors value
		case 5:
			robko01_SavePos();
			uiRegHolding[6]	= 0;
     ec0:	10 92 c1 0a 	sts	0x0AC1, r1
     ec4:	10 92 c0 0a 	sts	0x0AC0, r1
     ec8:	4b c5       	rjmp	.+2710   	; 0x1960 <__stack+0x861>
		 break;

		// BEGIN: Line
		case 4: {
			if( flagAllMotorNotMove ) {
     eca:	80 91 06 0b 	lds	r24, 0x0B06
     ece:	88 23       	and	r24, r24
     ed0:	09 f4       	brne	.+2      	; 0xed4 <main+0x590>
     ed2:	46 c5       	rjmp	.+2700   	; 0x1960 <__stack+0x861>
				if( !flagDrawLine ) {
     ed4:	22 20       	and	r2, r2
     ed6:	09 f0       	breq	.+2      	; 0xeda <main+0x596>
     ed8:	53 c2       	rjmp	.+1190   	; 0x1380 <__stack+0x281>
					Robko01_Forward_Kinematics_From_Motor_Pos(
     eda:	8f e1       	ldi	r24, 0x1F	; 31
     edc:	9b e0       	ldi	r25, 0x0B	; 11
     ede:	64 e9       	ldi	r22, 0x94	; 148
     ee0:	7b e0       	ldi	r23, 0x0B	; 11
     ee2:	20 e0       	ldi	r18, 0x00	; 0
     ee4:	30 e0       	ldi	r19, 0x00	; 0
     ee6:	40 e0       	ldi	r20, 0x00	; 0
     ee8:	50 e0       	ldi	r21, 0x00	; 0
     eea:	0e 94 7b 16 	call	0x2cf6	; 0x2cf6 <Robko01_Forward_Kinematics_From_Motor_Pos>
						(int16_t*)&uiRegInputBuf[6], arrPos, 0.0f
					);

					X1 = arrPos[0];
     eee:	e0 90 94 0b 	lds	r14, 0x0B94
     ef2:	f0 90 95 0b 	lds	r15, 0x0B95
     ef6:	00 91 96 0b 	lds	r16, 0x0B96
     efa:	10 91 97 0b 	lds	r17, 0x0B97
     efe:	e0 92 0f 0b 	sts	0x0B0F, r14
     f02:	f0 92 10 0b 	sts	0x0B10, r15
     f06:	00 93 11 0b 	sts	0x0B11, r16
     f0a:	10 93 12 0b 	sts	0x0B12, r17
					Y1 = arrPos[1];
     f0e:	80 91 98 0b 	lds	r24, 0x0B98
     f12:	90 91 99 0b 	lds	r25, 0x0B99
     f16:	a0 91 9a 0b 	lds	r26, 0x0B9A
     f1a:	b0 91 9b 0b 	lds	r27, 0x0B9B
     f1e:	80 93 89 0b 	sts	0x0B89, r24
     f22:	90 93 8a 0b 	sts	0x0B8A, r25
     f26:	a0 93 8b 0b 	sts	0x0B8B, r26
     f2a:	b0 93 8c 0b 	sts	0x0B8C, r27
					Z1 = arrPos[2];
     f2e:	80 91 9c 0b 	lds	r24, 0x0B9C
     f32:	90 91 9d 0b 	lds	r25, 0x0B9D
     f36:	a0 91 9e 0b 	lds	r26, 0x0B9E
     f3a:	b0 91 9f 0b 	lds	r27, 0x0B9F
     f3e:	80 93 5f 0b 	sts	0x0B5F, r24
     f42:	90 93 60 0b 	sts	0x0B60, r25
     f46:	a0 93 61 0b 	sts	0x0B61, r26
     f4a:	b0 93 62 0b 	sts	0x0B62, r27
					P1 = arrPos[3];
     f4e:	80 91 a0 0b 	lds	r24, 0x0BA0
     f52:	90 91 a1 0b 	lds	r25, 0x0BA1
     f56:	a0 91 a2 0b 	lds	r26, 0x0BA2
     f5a:	b0 91 a3 0b 	lds	r27, 0x0BA3
     f5e:	80 93 dc 0a 	sts	0x0ADC, r24
     f62:	90 93 dd 0a 	sts	0x0ADD, r25
     f66:	a0 93 de 0a 	sts	0x0ADE, r26
     f6a:	b0 93 df 0a 	sts	0x0ADF, r27
					R1 = arrPos[4];
     f6e:	80 91 a4 0b 	lds	r24, 0x0BA4
     f72:	90 91 a5 0b 	lds	r25, 0x0BA5
     f76:	a0 91 a6 0b 	lds	r26, 0x0BA6
     f7a:	b0 91 a7 0b 	lds	r27, 0x0BA7
     f7e:	80 93 07 0b 	sts	0x0B07, r24
     f82:	90 93 08 0b 	sts	0x0B08, r25
     f86:	a0 93 09 0b 	sts	0x0B09, r26
     f8a:	b0 93 0a 0b 	sts	0x0B0A, r27
					G1 = arrPos[5];
     f8e:	80 91 a8 0b 	lds	r24, 0x0BA8
     f92:	90 91 a9 0b 	lds	r25, 0x0BA9
     f96:	a0 91 aa 0b 	lds	r26, 0x0BAA
     f9a:	b0 91 ab 0b 	lds	r27, 0x0BAB
     f9e:	80 93 69 0b 	sts	0x0B69, r24
     fa2:	90 93 6a 0b 	sts	0x0B6A, r25
     fa6:	a0 93 6b 0b 	sts	0x0B6B, r26
     faa:	b0 93 6c 0b 	sts	0x0B6C, r27

					if( 0x0100 & uiRegHolding[6] ) {
     fae:	80 91 c0 0a 	lds	r24, 0x0AC0
     fb2:	90 91 c1 0a 	lds	r25, 0x0AC1
     fb6:	90 ff       	sbrs	r25, 0
     fb8:	1b c0       	rjmp	.+54     	; 0xff0 <main+0x6ac>
						X2 = (int)uiRegHolding[7];
     fba:	60 91 c2 0a 	lds	r22, 0x0AC2
     fbe:	70 91 c3 0a 	lds	r23, 0x0AC3
     fc2:	70 93 03 0b 	sts	0x0B03, r23
     fc6:	60 93 02 0b 	sts	0x0B02, r22
						dx = X2 - X1;
     fca:	88 27       	eor	r24, r24
     fcc:	77 fd       	sbrc	r23, 7
     fce:	80 95       	com	r24
     fd0:	98 2f       	mov	r25, r24
     fd2:	0e 94 4f 3d 	call	0x7a9e	; 0x7a9e <__floatsisf>
     fd6:	a8 01       	movw	r20, r16
     fd8:	97 01       	movw	r18, r14
     fda:	0e 94 e6 3b 	call	0x77cc	; 0x77cc <__subsf3>
     fde:	60 93 0b 0b 	sts	0x0B0B, r22
     fe2:	70 93 0c 0b 	sts	0x0B0C, r23
     fe6:	80 93 0d 0b 	sts	0x0B0D, r24
     fea:	90 93 0e 0b 	sts	0x0B0E, r25
     fee:	14 c0       	rjmp	.+40     	; 0x1018 <main+0x6d4>
					} else {
						X2 = X1;
     ff0:	c8 01       	movw	r24, r16
     ff2:	b7 01       	movw	r22, r14
     ff4:	0e 94 1c 3d 	call	0x7a38	; 0x7a38 <__fixsfsi>
     ff8:	70 93 03 0b 	sts	0x0B03, r23
     ffc:	60 93 02 0b 	sts	0x0B02, r22
						dx = 0.0f;
    1000:	80 e0       	ldi	r24, 0x00	; 0
    1002:	90 e0       	ldi	r25, 0x00	; 0
    1004:	a0 e0       	ldi	r26, 0x00	; 0
    1006:	b0 e0       	ldi	r27, 0x00	; 0
    1008:	80 93 0b 0b 	sts	0x0B0B, r24
    100c:	90 93 0c 0b 	sts	0x0B0C, r25
    1010:	a0 93 0d 0b 	sts	0x0B0D, r26
    1014:	b0 93 0e 0b 	sts	0x0B0E, r27
					}

					if( 0x0200 & uiRegHolding[6] ) {
    1018:	80 91 c0 0a 	lds	r24, 0x0AC0
    101c:	90 91 c1 0a 	lds	r25, 0x0AC1
    1020:	91 ff       	sbrs	r25, 1
    1022:	21 c0       	rjmp	.+66     	; 0x1066 <main+0x722>
						Y2 = (int)uiRegHolding[8];
    1024:	60 91 c4 0a 	lds	r22, 0x0AC4
    1028:	70 91 c5 0a 	lds	r23, 0x0AC5
    102c:	70 93 01 0b 	sts	0x0B01, r23
    1030:	60 93 00 0b 	sts	0x0B00, r22
						dy = Y2 - Y1;
    1034:	88 27       	eor	r24, r24
    1036:	77 fd       	sbrc	r23, 7
    1038:	80 95       	com	r24
    103a:	98 2f       	mov	r25, r24
    103c:	0e 94 4f 3d 	call	0x7a9e	; 0x7a9e <__floatsisf>
    1040:	20 91 89 0b 	lds	r18, 0x0B89
    1044:	30 91 8a 0b 	lds	r19, 0x0B8A
    1048:	40 91 8b 0b 	lds	r20, 0x0B8B
    104c:	50 91 8c 0b 	lds	r21, 0x0B8C
    1050:	0e 94 e6 3b 	call	0x77cc	; 0x77cc <__subsf3>
    1054:	60 93 35 0b 	sts	0x0B35, r22
    1058:	70 93 36 0b 	sts	0x0B36, r23
    105c:	80 93 37 0b 	sts	0x0B37, r24
    1060:	90 93 38 0b 	sts	0x0B38, r25
    1064:	1a c0       	rjmp	.+52     	; 0x109a <main+0x756>
					} else {
						Y2 = Y1;
    1066:	60 91 89 0b 	lds	r22, 0x0B89
    106a:	70 91 8a 0b 	lds	r23, 0x0B8A
    106e:	80 91 8b 0b 	lds	r24, 0x0B8B
    1072:	90 91 8c 0b 	lds	r25, 0x0B8C
    1076:	0e 94 1c 3d 	call	0x7a38	; 0x7a38 <__fixsfsi>
    107a:	70 93 01 0b 	sts	0x0B01, r23
    107e:	60 93 00 0b 	sts	0x0B00, r22
						dy = 0.0f;
    1082:	80 e0       	ldi	r24, 0x00	; 0
    1084:	90 e0       	ldi	r25, 0x00	; 0
    1086:	a0 e0       	ldi	r26, 0x00	; 0
    1088:	b0 e0       	ldi	r27, 0x00	; 0
    108a:	80 93 35 0b 	sts	0x0B35, r24
    108e:	90 93 36 0b 	sts	0x0B36, r25
    1092:	a0 93 37 0b 	sts	0x0B37, r26
    1096:	b0 93 38 0b 	sts	0x0B38, r27
					}

					if( 0x0400 & uiRegHolding[6] ) {
    109a:	80 91 c0 0a 	lds	r24, 0x0AC0
    109e:	90 91 c1 0a 	lds	r25, 0x0AC1
    10a2:	92 ff       	sbrs	r25, 2
    10a4:	21 c0       	rjmp	.+66     	; 0x10e8 <main+0x7a4>
						Z2 = (int)uiRegHolding[9];
    10a6:	60 91 c6 0a 	lds	r22, 0x0AC6
    10aa:	70 91 c7 0a 	lds	r23, 0x0AC7
    10ae:	70 93 d7 0a 	sts	0x0AD7, r23
    10b2:	60 93 d6 0a 	sts	0x0AD6, r22
						dz = Z2 - Z1;
    10b6:	88 27       	eor	r24, r24
    10b8:	77 fd       	sbrc	r23, 7
    10ba:	80 95       	com	r24
    10bc:	98 2f       	mov	r25, r24
    10be:	0e 94 4f 3d 	call	0x7a9e	; 0x7a9e <__floatsisf>
    10c2:	20 91 5f 0b 	lds	r18, 0x0B5F
    10c6:	30 91 60 0b 	lds	r19, 0x0B60
    10ca:	40 91 61 0b 	lds	r20, 0x0B61
    10ce:	50 91 62 0b 	lds	r21, 0x0B62
    10d2:	0e 94 e6 3b 	call	0x77cc	; 0x77cc <__subsf3>
    10d6:	60 93 d2 0a 	sts	0x0AD2, r22
    10da:	70 93 d3 0a 	sts	0x0AD3, r23
    10de:	80 93 d4 0a 	sts	0x0AD4, r24
    10e2:	90 93 d5 0a 	sts	0x0AD5, r25
    10e6:	1a c0       	rjmp	.+52     	; 0x111c <__stack+0x1d>
					} else {
						Z2 = Z1;
    10e8:	60 91 5f 0b 	lds	r22, 0x0B5F
    10ec:	70 91 60 0b 	lds	r23, 0x0B60
    10f0:	80 91 61 0b 	lds	r24, 0x0B61
    10f4:	90 91 62 0b 	lds	r25, 0x0B62
    10f8:	0e 94 1c 3d 	call	0x7a38	; 0x7a38 <__fixsfsi>
    10fc:	70 93 d7 0a 	sts	0x0AD7, r23
    1100:	60 93 d6 0a 	sts	0x0AD6, r22
						dz = 0.0f;
    1104:	80 e0       	ldi	r24, 0x00	; 0
    1106:	90 e0       	ldi	r25, 0x00	; 0
    1108:	a0 e0       	ldi	r26, 0x00	; 0
    110a:	b0 e0       	ldi	r27, 0x00	; 0
    110c:	80 93 d2 0a 	sts	0x0AD2, r24
    1110:	90 93 d3 0a 	sts	0x0AD3, r25
    1114:	a0 93 d4 0a 	sts	0x0AD4, r26
    1118:	b0 93 d5 0a 	sts	0x0AD5, r27
					}

					if( 0x0800 & uiRegHolding[6] ) {
    111c:	80 91 c0 0a 	lds	r24, 0x0AC0
    1120:	90 91 c1 0a 	lds	r25, 0x0AC1
    1124:	93 ff       	sbrs	r25, 3
    1126:	21 c0       	rjmp	.+66     	; 0x116a <__stack+0x6b>
						P2 = (int)uiRegHolding[10];
    1128:	60 91 c8 0a 	lds	r22, 0x0AC8
    112c:	70 91 c9 0a 	lds	r23, 0x0AC9
    1130:	70 93 05 0b 	sts	0x0B05, r23
    1134:	60 93 04 0b 	sts	0x0B04, r22
						dP = P2 - P1;
    1138:	88 27       	eor	r24, r24
    113a:	77 fd       	sbrc	r23, 7
    113c:	80 95       	com	r24
    113e:	98 2f       	mov	r25, r24
    1140:	0e 94 4f 3d 	call	0x7a9e	; 0x7a9e <__floatsisf>
    1144:	20 91 dc 0a 	lds	r18, 0x0ADC
    1148:	30 91 dd 0a 	lds	r19, 0x0ADD
    114c:	40 91 de 0a 	lds	r20, 0x0ADE
    1150:	50 91 df 0a 	lds	r21, 0x0ADF
    1154:	0e 94 e6 3b 	call	0x77cc	; 0x77cc <__subsf3>
    1158:	60 93 90 0b 	sts	0x0B90, r22
    115c:	70 93 91 0b 	sts	0x0B91, r23
    1160:	80 93 92 0b 	sts	0x0B92, r24
    1164:	90 93 93 0b 	sts	0x0B93, r25
    1168:	1a c0       	rjmp	.+52     	; 0x119e <__stack+0x9f>
					} else {
						P2 = P1;
    116a:	60 91 dc 0a 	lds	r22, 0x0ADC
    116e:	70 91 dd 0a 	lds	r23, 0x0ADD
    1172:	80 91 de 0a 	lds	r24, 0x0ADE
    1176:	90 91 df 0a 	lds	r25, 0x0ADF
    117a:	0e 94 1c 3d 	call	0x7a38	; 0x7a38 <__fixsfsi>
    117e:	70 93 05 0b 	sts	0x0B05, r23
    1182:	60 93 04 0b 	sts	0x0B04, r22
						dP = 0.0f;
    1186:	80 e0       	ldi	r24, 0x00	; 0
    1188:	90 e0       	ldi	r25, 0x00	; 0
    118a:	a0 e0       	ldi	r26, 0x00	; 0
    118c:	b0 e0       	ldi	r27, 0x00	; 0
    118e:	80 93 90 0b 	sts	0x0B90, r24
    1192:	90 93 91 0b 	sts	0x0B91, r25
    1196:	a0 93 92 0b 	sts	0x0B92, r26
    119a:	b0 93 93 0b 	sts	0x0B93, r27
					}

					if( 0x1000 & uiRegHolding[6] ) {
    119e:	80 91 c0 0a 	lds	r24, 0x0AC0
    11a2:	90 91 c1 0a 	lds	r25, 0x0AC1
    11a6:	94 ff       	sbrs	r25, 4
    11a8:	21 c0       	rjmp	.+66     	; 0x11ec <__stack+0xed>
						R2 = (int)uiRegHolding[11];
    11aa:	60 91 ca 0a 	lds	r22, 0x0ACA
    11ae:	70 91 cb 0a 	lds	r23, 0x0ACB
    11b2:	70 93 3a 0b 	sts	0x0B3A, r23
    11b6:	60 93 39 0b 	sts	0x0B39, r22
						dR = R2 - R1;
    11ba:	88 27       	eor	r24, r24
    11bc:	77 fd       	sbrc	r23, 7
    11be:	80 95       	com	r24
    11c0:	98 2f       	mov	r25, r24
    11c2:	0e 94 4f 3d 	call	0x7a9e	; 0x7a9e <__floatsisf>
    11c6:	20 91 07 0b 	lds	r18, 0x0B07
    11ca:	30 91 08 0b 	lds	r19, 0x0B08
    11ce:	40 91 09 0b 	lds	r20, 0x0B09
    11d2:	50 91 0a 0b 	lds	r21, 0x0B0A
    11d6:	0e 94 e6 3b 	call	0x77cc	; 0x77cc <__subsf3>
    11da:	60 93 65 0b 	sts	0x0B65, r22
    11de:	70 93 66 0b 	sts	0x0B66, r23
    11e2:	80 93 67 0b 	sts	0x0B67, r24
    11e6:	90 93 68 0b 	sts	0x0B68, r25
    11ea:	1a c0       	rjmp	.+52     	; 0x1220 <__stack+0x121>
					} else {
						R2 = R1;
    11ec:	60 91 07 0b 	lds	r22, 0x0B07
    11f0:	70 91 08 0b 	lds	r23, 0x0B08
    11f4:	80 91 09 0b 	lds	r24, 0x0B09
    11f8:	90 91 0a 0b 	lds	r25, 0x0B0A
    11fc:	0e 94 1c 3d 	call	0x7a38	; 0x7a38 <__fixsfsi>
    1200:	70 93 3a 0b 	sts	0x0B3A, r23
    1204:	60 93 39 0b 	sts	0x0B39, r22
						dR = 0.0f;
    1208:	80 e0       	ldi	r24, 0x00	; 0
    120a:	90 e0       	ldi	r25, 0x00	; 0
    120c:	a0 e0       	ldi	r26, 0x00	; 0
    120e:	b0 e0       	ldi	r27, 0x00	; 0
    1210:	80 93 65 0b 	sts	0x0B65, r24
    1214:	90 93 66 0b 	sts	0x0B66, r25
    1218:	a0 93 67 0b 	sts	0x0B67, r26
    121c:	b0 93 68 0b 	sts	0x0B68, r27
					}

					if( 0x2000 & uiRegHolding[6] ) {
    1220:	80 91 c0 0a 	lds	r24, 0x0AC0
    1224:	90 91 c1 0a 	lds	r25, 0x0AC1
    1228:	95 ff       	sbrs	r25, 5
    122a:	21 c0       	rjmp	.+66     	; 0x126e <__stack+0x16f>
						G2 = (int)uiRegHolding[12];
    122c:	60 91 cc 0a 	lds	r22, 0x0ACC
    1230:	70 91 cd 0a 	lds	r23, 0x0ACD
    1234:	70 93 64 0b 	sts	0x0B64, r23
    1238:	60 93 63 0b 	sts	0x0B63, r22
						dG = G2 - G1;
    123c:	88 27       	eor	r24, r24
    123e:	77 fd       	sbrc	r23, 7
    1240:	80 95       	com	r24
    1242:	98 2f       	mov	r25, r24
    1244:	0e 94 4f 3d 	call	0x7a9e	; 0x7a9e <__floatsisf>
    1248:	20 91 69 0b 	lds	r18, 0x0B69
    124c:	30 91 6a 0b 	lds	r19, 0x0B6A
    1250:	40 91 6b 0b 	lds	r20, 0x0B6B
    1254:	50 91 6c 0b 	lds	r21, 0x0B6C
    1258:	0e 94 e6 3b 	call	0x77cc	; 0x77cc <__subsf3>
    125c:	60 93 d8 0a 	sts	0x0AD8, r22
    1260:	70 93 d9 0a 	sts	0x0AD9, r23
    1264:	80 93 da 0a 	sts	0x0ADA, r24
    1268:	90 93 db 0a 	sts	0x0ADB, r25
    126c:	1a c0       	rjmp	.+52     	; 0x12a2 <__stack+0x1a3>
					} else {
						G2 = G1;
    126e:	60 91 69 0b 	lds	r22, 0x0B69
    1272:	70 91 6a 0b 	lds	r23, 0x0B6A
    1276:	80 91 6b 0b 	lds	r24, 0x0B6B
    127a:	90 91 6c 0b 	lds	r25, 0x0B6C
    127e:	0e 94 1c 3d 	call	0x7a38	; 0x7a38 <__fixsfsi>
    1282:	70 93 64 0b 	sts	0x0B64, r23
    1286:	60 93 63 0b 	sts	0x0B63, r22
						dG = 0.0f;
    128a:	80 e0       	ldi	r24, 0x00	; 0
    128c:	90 e0       	ldi	r25, 0x00	; 0
    128e:	a0 e0       	ldi	r26, 0x00	; 0
    1290:	b0 e0       	ldi	r27, 0x00	; 0
    1292:	80 93 d8 0a 	sts	0x0AD8, r24
    1296:	90 93 d9 0a 	sts	0x0AD9, r25
    129a:	a0 93 da 0a 	sts	0x0ADA, r26
    129e:	b0 93 db 0a 	sts	0x0ADB, r27
					}

					float c = sqrt( pow( dx, 2 ) + pow( dy, 2 ) + pow( dz, 2 ) );
    12a2:	20 91 0b 0b 	lds	r18, 0x0B0B
    12a6:	30 91 0c 0b 	lds	r19, 0x0B0C
    12aa:	40 91 0d 0b 	lds	r20, 0x0B0D
    12ae:	50 91 0e 0b 	lds	r21, 0x0B0E
    12b2:	ca 01       	movw	r24, r20
    12b4:	b9 01       	movw	r22, r18
    12b6:	0e 94 68 3e 	call	0x7cd0	; 0x7cd0 <__mulsf3>
    12ba:	3b 01       	movw	r6, r22
    12bc:	4c 01       	movw	r8, r24
    12be:	20 91 35 0b 	lds	r18, 0x0B35
    12c2:	30 91 36 0b 	lds	r19, 0x0B36
    12c6:	40 91 37 0b 	lds	r20, 0x0B37
    12ca:	50 91 38 0b 	lds	r21, 0x0B38
    12ce:	ca 01       	movw	r24, r20
    12d0:	b9 01       	movw	r22, r18
    12d2:	0e 94 68 3e 	call	0x7cd0	; 0x7cd0 <__mulsf3>
    12d6:	5b 01       	movw	r10, r22
    12d8:	6c 01       	movw	r12, r24
    12da:	20 91 d2 0a 	lds	r18, 0x0AD2
    12de:	30 91 d3 0a 	lds	r19, 0x0AD3
    12e2:	40 91 d4 0a 	lds	r20, 0x0AD4
    12e6:	50 91 d5 0a 	lds	r21, 0x0AD5
    12ea:	ca 01       	movw	r24, r20
    12ec:	b9 01       	movw	r22, r18
    12ee:	0e 94 68 3e 	call	0x7cd0	; 0x7cd0 <__mulsf3>
    12f2:	7b 01       	movw	r14, r22
    12f4:	8c 01       	movw	r16, r24
    12f6:	c4 01       	movw	r24, r8
    12f8:	b3 01       	movw	r22, r6
    12fa:	a6 01       	movw	r20, r12
    12fc:	95 01       	movw	r18, r10
    12fe:	0e 94 e7 3b 	call	0x77ce	; 0x77ce <__addsf3>
    1302:	a8 01       	movw	r20, r16
    1304:	97 01       	movw	r18, r14
    1306:	0e 94 e7 3b 	call	0x77ce	; 0x77ce <__addsf3>
    130a:	0e 94 d5 3e 	call	0x7daa	; 0x7daa <sqrt>
    130e:	7b 01       	movw	r14, r22
    1310:	8c 01       	movw	r16, r24

					if( !c ) {
    1312:	20 e0       	ldi	r18, 0x00	; 0
    1314:	30 e0       	ldi	r19, 0x00	; 0
    1316:	40 e0       	ldi	r20, 0x00	; 0
    1318:	50 e0       	ldi	r21, 0x00	; 0
    131a:	0e 94 ad 3c 	call	0x795a	; 0x795a <__cmpsf2>
    131e:	88 23       	and	r24, r24
    1320:	69 f4       	brne	.+26     	; 0x133c <__stack+0x23d>
						delta = 0.001;
    1322:	8f e6       	ldi	r24, 0x6F	; 111
    1324:	92 e1       	ldi	r25, 0x12	; 18
    1326:	a3 e8       	ldi	r26, 0x83	; 131
    1328:	ba e3       	ldi	r27, 0x3A	; 58
    132a:	80 93 31 0b 	sts	0x0B31, r24
    132e:	90 93 32 0b 	sts	0x0B32, r25
    1332:	a0 93 33 0b 	sts	0x0B33, r26
    1336:	b0 93 34 0b 	sts	0x0B34, r27
    133a:	10 c0       	rjmp	.+32     	; 0x135c <__stack+0x25d>
					} else {
						delta = 1 / c;
    133c:	60 e0       	ldi	r22, 0x00	; 0
    133e:	70 e0       	ldi	r23, 0x00	; 0
    1340:	80 e8       	ldi	r24, 0x80	; 128
    1342:	9f e3       	ldi	r25, 0x3F	; 63
    1344:	a8 01       	movw	r20, r16
    1346:	97 01       	movw	r18, r14
    1348:	0e 94 b4 3c 	call	0x7968	; 0x7968 <__divsf3>
    134c:	60 93 31 0b 	sts	0x0B31, r22
    1350:	70 93 32 0b 	sts	0x0B32, r23
    1354:	80 93 33 0b 	sts	0x0B33, r24
    1358:	90 93 34 0b 	sts	0x0B34, r25
					}

					if( delta > 0.001 ) {
    135c:	60 91 31 0b 	lds	r22, 0x0B31
    1360:	70 91 32 0b 	lds	r23, 0x0B32
    1364:	80 91 33 0b 	lds	r24, 0x0B33
    1368:	90 91 34 0b 	lds	r25, 0x0B34
    136c:	2f e6       	ldi	r18, 0x6F	; 111
    136e:	32 e1       	ldi	r19, 0x12	; 18
    1370:	43 e8       	ldi	r20, 0x83	; 131
    1372:	5a e3       	ldi	r21, 0x3A	; 58
    1374:	0e 94 5d 3e 	call	0x7cba	; 0x7cba <__gesf2>
    1378:	18 16       	cp	r1, r24
    137a:	0c f4       	brge	.+2      	; 0x137e <__stack+0x27f>
    137c:	1f c2       	rjmp	.+1086   	; 0x17bc <__stack+0x6bd>
    137e:	2a c2       	rjmp	.+1108   	; 0x17d4 <__stack+0x6d5>
						delta = 0.001;
					}

					flagDrawLine = 1;
				} else {
					if( a <= ( 1.0f + delta ) ) {
    1380:	80 91 85 0b 	lds	r24, 0x0B85
    1384:	90 91 86 0b 	lds	r25, 0x0B86
    1388:	a0 91 87 0b 	lds	r26, 0x0B87
    138c:	b0 91 88 0b 	lds	r27, 0x0B88
    1390:	89 a7       	std	Y+41, r24	; 0x29
    1392:	9a a7       	std	Y+42, r25	; 0x2a
    1394:	ab a7       	std	Y+43, r26	; 0x2b
    1396:	bc a7       	std	Y+44, r27	; 0x2c
    1398:	60 91 31 0b 	lds	r22, 0x0B31
    139c:	70 91 32 0b 	lds	r23, 0x0B32
    13a0:	80 91 33 0b 	lds	r24, 0x0B33
    13a4:	90 91 34 0b 	lds	r25, 0x0B34
    13a8:	20 e0       	ldi	r18, 0x00	; 0
    13aa:	30 e0       	ldi	r19, 0x00	; 0
    13ac:	40 e8       	ldi	r20, 0x80	; 128
    13ae:	5f e3       	ldi	r21, 0x3F	; 63
    13b0:	0e 94 e7 3b 	call	0x77ce	; 0x77ce <__addsf3>
    13b4:	9b 01       	movw	r18, r22
    13b6:	ac 01       	movw	r20, r24
    13b8:	69 a5       	ldd	r22, Y+41	; 0x29
    13ba:	7a a5       	ldd	r23, Y+42	; 0x2a
    13bc:	8b a5       	ldd	r24, Y+43	; 0x2b
    13be:	9c a5       	ldd	r25, Y+44	; 0x2c
    13c0:	0e 94 ad 3c 	call	0x795a	; 0x795a <__cmpsf2>
    13c4:	18 16       	cp	r1, r24
    13c6:	0c f4       	brge	.+2      	; 0x13ca <__stack+0x2cb>
    13c8:	ba c2       	rjmp	.+1396   	; 0x193e <__stack+0x83f>
						float Pn = P1 + a * dP;
						float Rn = R1 + a * dR;
						float Gn = G1 + a * dG;
						int temp[6];

						Robko01_Inverse_Kinematics//_fig4_4
    13ca:	ad b7       	in	r26, 0x3d	; 61
    13cc:	be b7       	in	r27, 0x3e	; 62
    13ce:	1e 97       	sbiw	r26, 0x0e	; 14
    13d0:	0f b6       	in	r0, 0x3f	; 63
    13d2:	f8 94       	cli
    13d4:	be bf       	out	0x3e, r27	; 62
    13d6:	0f be       	out	0x3f, r0	; 63
    13d8:	ad bf       	out	0x3d, r26	; 61
    13da:	8d b6       	in	r8, 0x3d	; 61
    13dc:	9e b6       	in	r9, 0x3e	; 62
    13de:	08 94       	sec
    13e0:	81 1c       	adc	r8, r1
    13e2:	91 1c       	adc	r9, r1
    13e4:	69 a5       	ldd	r22, Y+41	; 0x29
    13e6:	7a a5       	ldd	r23, Y+42	; 0x2a
    13e8:	8b a5       	ldd	r24, Y+43	; 0x2b
    13ea:	9c a5       	ldd	r25, Y+44	; 0x2c
    13ec:	20 91 0b 0b 	lds	r18, 0x0B0B
    13f0:	30 91 0c 0b 	lds	r19, 0x0B0C
    13f4:	40 91 0d 0b 	lds	r20, 0x0B0D
    13f8:	50 91 0e 0b 	lds	r21, 0x0B0E
    13fc:	0e 94 68 3e 	call	0x7cd0	; 0x7cd0 <__mulsf3>
    1400:	20 91 0f 0b 	lds	r18, 0x0B0F
    1404:	30 91 10 0b 	lds	r19, 0x0B10
    1408:	40 91 11 0b 	lds	r20, 0x0B11
    140c:	50 91 12 0b 	lds	r21, 0x0B12
    1410:	0e 94 e7 3b 	call	0x77ce	; 0x77ce <__addsf3>
    1414:	6d a7       	std	Y+45, r22	; 0x2d
    1416:	7e a7       	std	Y+46, r23	; 0x2e
    1418:	8f a7       	std	Y+47, r24	; 0x2f
    141a:	98 ab       	std	Y+48, r25	; 0x30
    141c:	69 a5       	ldd	r22, Y+41	; 0x29
    141e:	7a a5       	ldd	r23, Y+42	; 0x2a
    1420:	8b a5       	ldd	r24, Y+43	; 0x2b
    1422:	9c a5       	ldd	r25, Y+44	; 0x2c
    1424:	20 91 35 0b 	lds	r18, 0x0B35
    1428:	30 91 36 0b 	lds	r19, 0x0B36
    142c:	40 91 37 0b 	lds	r20, 0x0B37
    1430:	50 91 38 0b 	lds	r21, 0x0B38
    1434:	0e 94 68 3e 	call	0x7cd0	; 0x7cd0 <__mulsf3>
    1438:	20 91 89 0b 	lds	r18, 0x0B89
    143c:	30 91 8a 0b 	lds	r19, 0x0B8A
    1440:	40 91 8b 0b 	lds	r20, 0x0B8B
    1444:	50 91 8c 0b 	lds	r21, 0x0B8C
    1448:	0e 94 e7 3b 	call	0x77ce	; 0x77ce <__addsf3>
    144c:	2b 01       	movw	r4, r22
    144e:	3c 01       	movw	r6, r24
    1450:	69 a5       	ldd	r22, Y+41	; 0x29
    1452:	7a a5       	ldd	r23, Y+42	; 0x2a
    1454:	8b a5       	ldd	r24, Y+43	; 0x2b
    1456:	9c a5       	ldd	r25, Y+44	; 0x2c
    1458:	20 91 d2 0a 	lds	r18, 0x0AD2
    145c:	30 91 d3 0a 	lds	r19, 0x0AD3
    1460:	40 91 d4 0a 	lds	r20, 0x0AD4
    1464:	50 91 d5 0a 	lds	r21, 0x0AD5
    1468:	0e 94 68 3e 	call	0x7cd0	; 0x7cd0 <__mulsf3>
    146c:	20 91 5f 0b 	lds	r18, 0x0B5F
    1470:	30 91 60 0b 	lds	r19, 0x0B60
    1474:	40 91 61 0b 	lds	r20, 0x0B61
    1478:	50 91 62 0b 	lds	r21, 0x0B62
    147c:	0e 94 e7 3b 	call	0x77ce	; 0x77ce <__addsf3>
    1480:	7b 01       	movw	r14, r22
    1482:	8c 01       	movw	r16, r24
    1484:	69 a5       	ldd	r22, Y+41	; 0x29
    1486:	7a a5       	ldd	r23, Y+42	; 0x2a
    1488:	8b a5       	ldd	r24, Y+43	; 0x2b
    148a:	9c a5       	ldd	r25, Y+44	; 0x2c
    148c:	20 91 90 0b 	lds	r18, 0x0B90
    1490:	30 91 91 0b 	lds	r19, 0x0B91
    1494:	40 91 92 0b 	lds	r20, 0x0B92
    1498:	50 91 93 0b 	lds	r21, 0x0B93
    149c:	0e 94 68 3e 	call	0x7cd0	; 0x7cd0 <__mulsf3>
    14a0:	20 91 dc 0a 	lds	r18, 0x0ADC
    14a4:	30 91 dd 0a 	lds	r19, 0x0ADD
    14a8:	40 91 de 0a 	lds	r20, 0x0ADE
    14ac:	50 91 df 0a 	lds	r21, 0x0ADF
    14b0:	0e 94 e7 3b 	call	0x77ce	; 0x77ce <__addsf3>
    14b4:	5b 01       	movw	r10, r22
    14b6:	6c 01       	movw	r12, r24
    14b8:	69 a5       	ldd	r22, Y+41	; 0x29
    14ba:	7a a5       	ldd	r23, Y+42	; 0x2a
    14bc:	8b a5       	ldd	r24, Y+43	; 0x2b
    14be:	9c a5       	ldd	r25, Y+44	; 0x2c
    14c0:	20 91 65 0b 	lds	r18, 0x0B65
    14c4:	30 91 66 0b 	lds	r19, 0x0B66
    14c8:	40 91 67 0b 	lds	r20, 0x0B67
    14cc:	50 91 68 0b 	lds	r21, 0x0B68
    14d0:	0e 94 68 3e 	call	0x7cd0	; 0x7cd0 <__mulsf3>
    14d4:	20 91 07 0b 	lds	r18, 0x0B07
    14d8:	30 91 08 0b 	lds	r19, 0x0B08
    14dc:	40 91 09 0b 	lds	r20, 0x0B09
    14e0:	50 91 0a 0b 	lds	r21, 0x0B0A
    14e4:	0e 94 e7 3b 	call	0x77ce	; 0x77ce <__addsf3>
    14e8:	f4 01       	movw	r30, r8
    14ea:	60 83       	st	Z, r22
    14ec:	71 83       	std	Z+1, r23	; 0x01
    14ee:	82 83       	std	Z+2, r24	; 0x02
    14f0:	93 83       	std	Z+3, r25	; 0x03
    14f2:	69 a5       	ldd	r22, Y+41	; 0x29
    14f4:	7a a5       	ldd	r23, Y+42	; 0x2a
    14f6:	8b a5       	ldd	r24, Y+43	; 0x2b
    14f8:	9c a5       	ldd	r25, Y+44	; 0x2c
    14fa:	20 91 d8 0a 	lds	r18, 0x0AD8
    14fe:	30 91 d9 0a 	lds	r19, 0x0AD9
    1502:	40 91 da 0a 	lds	r20, 0x0ADA
    1506:	50 91 db 0a 	lds	r21, 0x0ADB
    150a:	0e 94 68 3e 	call	0x7cd0	; 0x7cd0 <__mulsf3>
    150e:	20 91 69 0b 	lds	r18, 0x0B69
    1512:	30 91 6a 0b 	lds	r19, 0x0B6A
    1516:	40 91 6b 0b 	lds	r20, 0x0B6B
    151a:	50 91 6c 0b 	lds	r21, 0x0B6C
    151e:	0e 94 e7 3b 	call	0x77ce	; 0x77ce <__addsf3>
    1522:	d4 01       	movw	r26, r8
    1524:	14 96       	adiw	r26, 0x04	; 4
    1526:	6d 93       	st	X+, r22
    1528:	7d 93       	st	X+, r23
    152a:	8d 93       	st	X+, r24
    152c:	9c 93       	st	X, r25
    152e:	17 97       	sbiw	r26, 0x07	; 7
    1530:	80 e0       	ldi	r24, 0x00	; 0
    1532:	90 e0       	ldi	r25, 0x00	; 0
    1534:	a0 e0       	ldi	r26, 0x00	; 0
    1536:	b0 e0       	ldi	r27, 0x00	; 0
    1538:	f4 01       	movw	r30, r8
    153a:	80 87       	std	Z+8, r24	; 0x08
    153c:	91 87       	std	Z+9, r25	; 0x09
    153e:	a2 87       	std	Z+10, r26	; 0x0a
    1540:	b3 87       	std	Z+11, r27	; 0x0b
    1542:	2e e0       	ldi	r18, 0x0E	; 14
    1544:	30 e0       	ldi	r19, 0x00	; 0
    1546:	2c 0f       	add	r18, r28
    1548:	3d 1f       	adc	r19, r29
    154a:	35 87       	std	Z+13, r19	; 0x0d
    154c:	24 87       	std	Z+12, r18	; 0x0c
    154e:	6d a5       	ldd	r22, Y+45	; 0x2d
    1550:	7e a5       	ldd	r23, Y+46	; 0x2e
    1552:	8f a5       	ldd	r24, Y+47	; 0x2f
    1554:	98 a9       	ldd	r25, Y+48	; 0x30
    1556:	a3 01       	movw	r20, r6
    1558:	92 01       	movw	r18, r4
    155a:	0e 94 45 18 	call	0x308a	; 0x308a <Robko01_Inverse_Kinematics>
							(float)Gn,
							0.0f,
							temp
						);

						cli();
    155e:	f8 94       	cli
						OCR3A = 15000;
    1560:	88 e9       	ldi	r24, 0x98	; 152
    1562:	9a e3       	ldi	r25, 0x3A	; 58
    1564:	90 93 87 00 	sts	0x0087, r25
    1568:	80 93 86 00 	sts	0x0086, r24
    156c:	de 01       	movw	r26, r28
    156e:	1e 96       	adiw	r26, 0x0e	; 14
    1570:	20 e0       	ldi	r18, 0x00	; 0
    1572:	30 e0       	ldi	r19, 0x00	; 0
    1574:	ed b7       	in	r30, 0x3d	; 61
    1576:	fe b7       	in	r31, 0x3e	; 62
    1578:	3e 96       	adiw	r30, 0x0e	; 14
    157a:	0f b6       	in	r0, 0x3f	; 63
    157c:	f8 94       	cli
    157e:	fe bf       	out	0x3e, r31	; 62
    1580:	0f be       	out	0x3f, r0	; 63
    1582:	ed bf       	out	0x3d, r30	; 61
#ifndef __USE_HALF_STEP__
						OCR3A *= 2;
#endif
						for( i = 0; i < 6 ; i++ ) {
							int dPos = arrMotor[i].pos + (int)temp[i];
    1584:	f9 01       	movw	r30, r18
    1586:	ee 0f       	add	r30, r30
    1588:	ff 1f       	adc	r31, r31
    158a:	e2 0f       	add	r30, r18
    158c:	f3 1f       	adc	r31, r19
    158e:	ee 0f       	add	r30, r30
    1590:	ff 1f       	adc	r31, r31
    1592:	e5 5c       	subi	r30, 0xC5	; 197
    1594:	f4 4f       	sbci	r31, 0xF4	; 244
    1596:	40 81       	ld	r20, Z
    1598:	51 81       	ldd	r21, Z+1	; 0x01
    159a:	8d 91       	ld	r24, X+
    159c:	9c 91       	ld	r25, X
    159e:	11 97       	sbiw	r26, 0x01	; 1
    15a0:	48 0f       	add	r20, r24
    15a2:	59 1f       	adc	r21, r25

							if( dPos < 0 ) {
    15a4:	57 ff       	sbrs	r21, 7
    15a6:	05 c0       	rjmp	.+10     	; 0x15b2 <__stack+0x4b3>
								dPos = -dPos;
    15a8:	50 95       	com	r21
    15aa:	41 95       	neg	r20
    15ac:	5f 4f       	sbci	r21, 0xFF	; 255
								arrMotor[i].direction = 0;
    15ae:	15 82       	std	Z+5, r1	; 0x05
    15b0:	02 c0       	rjmp	.+4      	; 0x15b6 <__stack+0x4b7>
							} else {
								arrMotor[i].direction = 1;
    15b2:	81 e0       	ldi	r24, 0x01	; 1
    15b4:	85 83       	std	Z+5, r24	; 0x05
							}

							arrMotor[i].step = dPos;
    15b6:	f9 01       	movw	r30, r18
    15b8:	ee 0f       	add	r30, r30
    15ba:	ff 1f       	adc	r31, r31
    15bc:	e2 0f       	add	r30, r18
    15be:	f3 1f       	adc	r31, r19
    15c0:	ee 0f       	add	r30, r30
    15c2:	ff 1f       	adc	r31, r31
    15c4:	e3 5c       	subi	r30, 0xC3	; 195
    15c6:	f4 4f       	sbci	r31, 0xF4	; 244
    15c8:	51 83       	std	Z+1, r21	; 0x01
    15ca:	40 83       	st	Z, r20
						cli();
						OCR3A = 15000;
#ifndef __USE_HALF_STEP__
						OCR3A *= 2;
#endif
						for( i = 0; i < 6 ; i++ ) {
    15cc:	2f 5f       	subi	r18, 0xFF	; 255
    15ce:	3f 4f       	sbci	r19, 0xFF	; 255
    15d0:	12 96       	adiw	r26, 0x02	; 2
    15d2:	26 30       	cpi	r18, 0x06	; 6
    15d4:	31 05       	cpc	r19, r1
    15d6:	b1 f6       	brne	.-84     	; 0x1584 <__stack+0x485>
							}

							arrMotor[i].step = dPos;
						}

						arrMotor[3].direction = !arrMotor[3].direction;
    15d8:	80 91 52 0b 	lds	r24, 0x0B52
    15dc:	90 e0       	ldi	r25, 0x00	; 0
    15de:	88 23       	and	r24, r24
    15e0:	09 f4       	brne	.+2      	; 0x15e4 <__stack+0x4e5>
    15e2:	91 e0       	ldi	r25, 0x01	; 1
    15e4:	90 93 52 0b 	sts	0x0B52, r25

						a += delta;
    15e8:	60 91 85 0b 	lds	r22, 0x0B85
    15ec:	70 91 86 0b 	lds	r23, 0x0B86
    15f0:	80 91 87 0b 	lds	r24, 0x0B87
    15f4:	90 91 88 0b 	lds	r25, 0x0B88
    15f8:	20 91 31 0b 	lds	r18, 0x0B31
    15fc:	30 91 32 0b 	lds	r19, 0x0B32
    1600:	40 91 33 0b 	lds	r20, 0x0B33
    1604:	50 91 34 0b 	lds	r21, 0x0B34
    1608:	0e 94 e7 3b 	call	0x77ce	; 0x77ce <__addsf3>
    160c:	60 93 85 0b 	sts	0x0B85, r22
    1610:	70 93 86 0b 	sts	0x0B86, r23
    1614:	80 93 87 0b 	sts	0x0B87, r24
    1618:	90 93 88 0b 	sts	0x0B88, r25

						sei();
    161c:	78 94       	sei
    161e:	a0 c1       	rjmp	.+832    	; 0x1960 <__stack+0x861>
		case 44: {
			int arrMotorPos2[6];
			static int arrMotorPos1[6];
			static int arrMotorPosDelta[6];

			if( flagAllMotorNotMove ) {
    1620:	80 91 06 0b 	lds	r24, 0x0B06
    1624:	88 23       	and	r24, r24
    1626:	09 f4       	brne	.+2      	; 0x162a <__stack+0x52b>
    1628:	9b c1       	rjmp	.+822    	; 0x1960 <__stack+0x861>
				if( !flagDrawLine ) {
    162a:	22 20       	and	r2, r2
    162c:	09 f0       	breq	.+2      	; 0x1630 <__stack+0x531>
    162e:	d5 c0       	rjmp	.+426    	; 0x17da <__stack+0x6db>

					Robko01_Inverse_Kinematics//_fig4_4
    1630:	60 91 c2 0a 	lds	r22, 0x0AC2
    1634:	70 91 c3 0a 	lds	r23, 0x0AC3
    1638:	e0 90 c4 0a 	lds	r14, 0x0AC4
    163c:	f0 90 c5 0a 	lds	r15, 0x0AC5
    1640:	a0 90 c6 0a 	lds	r10, 0x0AC6
    1644:	b0 90 c7 0a 	lds	r11, 0x0AC7
    1648:	60 90 c8 0a 	lds	r6, 0x0AC8
    164c:	70 90 c9 0a 	lds	r7, 0x0AC9
    1650:	20 90 ca 0a 	lds	r2, 0x0ACA
    1654:	30 90 cb 0a 	lds	r3, 0x0ACB
    1658:	a0 91 cc 0a 	lds	r26, 0x0ACC
    165c:	b0 91 cd 0a 	lds	r27, 0x0ACD
    1660:	b8 a7       	std	Y+40, r27	; 0x28
    1662:	af a3       	std	Y+39, r26	; 0x27
    1664:	ed b7       	in	r30, 0x3d	; 61
    1666:	fe b7       	in	r31, 0x3e	; 62
    1668:	3e 97       	sbiw	r30, 0x0e	; 14
    166a:	0f b6       	in	r0, 0x3f	; 63
    166c:	f8 94       	cli
    166e:	fe bf       	out	0x3e, r31	; 62
    1670:	0f be       	out	0x3f, r0	; 63
    1672:	ed bf       	out	0x3d, r30	; 61
    1674:	2d b7       	in	r18, 0x3d	; 61
    1676:	3e b7       	in	r19, 0x3e	; 62
    1678:	2f 5f       	subi	r18, 0xFF	; 255
    167a:	3f 4f       	sbci	r19, 0xFF	; 255
    167c:	3a ab       	std	Y+50, r19	; 0x32
    167e:	29 ab       	std	Y+49, r18	; 0x31
    1680:	88 27       	eor	r24, r24
    1682:	77 fd       	sbrc	r23, 7
    1684:	80 95       	com	r24
    1686:	98 2f       	mov	r25, r24
    1688:	0e 94 4f 3d 	call	0x7a9e	; 0x7a9e <__floatsisf>
    168c:	6b ab       	std	Y+51, r22	; 0x33
    168e:	7c ab       	std	Y+52, r23	; 0x34
    1690:	8d ab       	std	Y+53, r24	; 0x35
    1692:	9e ab       	std	Y+54, r25	; 0x36
    1694:	00 27       	eor	r16, r16
    1696:	f7 fc       	sbrc	r15, 7
    1698:	00 95       	com	r16
    169a:	10 2f       	mov	r17, r16
    169c:	c8 01       	movw	r24, r16
    169e:	b7 01       	movw	r22, r14
    16a0:	0e 94 4f 3d 	call	0x7a9e	; 0x7a9e <__floatsisf>
    16a4:	6f ab       	std	Y+55, r22	; 0x37
    16a6:	78 af       	std	Y+56, r23	; 0x38
    16a8:	89 af       	std	Y+57, r24	; 0x39
    16aa:	9a af       	std	Y+58, r25	; 0x3a
    16ac:	cc 24       	eor	r12, r12
    16ae:	b7 fc       	sbrc	r11, 7
    16b0:	c0 94       	com	r12
    16b2:	dc 2c       	mov	r13, r12
    16b4:	c6 01       	movw	r24, r12
    16b6:	b5 01       	movw	r22, r10
    16b8:	0e 94 4f 3d 	call	0x7a9e	; 0x7a9e <__floatsisf>
    16bc:	7b 01       	movw	r14, r22
    16be:	8c 01       	movw	r16, r24
    16c0:	88 24       	eor	r8, r8
    16c2:	77 fc       	sbrc	r7, 7
    16c4:	80 94       	com	r8
    16c6:	98 2c       	mov	r9, r8
    16c8:	c4 01       	movw	r24, r8
    16ca:	b3 01       	movw	r22, r6
    16cc:	0e 94 4f 3d 	call	0x7a9e	; 0x7a9e <__floatsisf>
    16d0:	5b 01       	movw	r10, r22
    16d2:	6c 01       	movw	r12, r24
    16d4:	44 24       	eor	r4, r4
    16d6:	37 fc       	sbrc	r3, 7
    16d8:	40 94       	com	r4
    16da:	54 2c       	mov	r5, r4
    16dc:	c2 01       	movw	r24, r4
    16de:	b1 01       	movw	r22, r2
    16e0:	0e 94 4f 3d 	call	0x7a9e	; 0x7a9e <__floatsisf>
    16e4:	a9 a9       	ldd	r26, Y+49	; 0x31
    16e6:	ba a9       	ldd	r27, Y+50	; 0x32
    16e8:	6d 93       	st	X+, r22
    16ea:	7d 93       	st	X+, r23
    16ec:	8d 93       	st	X+, r24
    16ee:	9c 93       	st	X, r25
    16f0:	13 97       	sbiw	r26, 0x03	; 3
    16f2:	ef a1       	ldd	r30, Y+39	; 0x27
    16f4:	f8 a5       	ldd	r31, Y+40	; 0x28
    16f6:	bf 01       	movw	r22, r30
    16f8:	88 27       	eor	r24, r24
    16fa:	77 fd       	sbrc	r23, 7
    16fc:	80 95       	com	r24
    16fe:	98 2f       	mov	r25, r24
    1700:	0e 94 4f 3d 	call	0x7a9e	; 0x7a9e <__floatsisf>
    1704:	a9 a9       	ldd	r26, Y+49	; 0x31
    1706:	ba a9       	ldd	r27, Y+50	; 0x32
    1708:	14 96       	adiw	r26, 0x04	; 4
    170a:	6d 93       	st	X+, r22
    170c:	7d 93       	st	X+, r23
    170e:	8d 93       	st	X+, r24
    1710:	9c 93       	st	X, r25
    1712:	17 97       	sbiw	r26, 0x07	; 7
    1714:	80 e0       	ldi	r24, 0x00	; 0
    1716:	90 e0       	ldi	r25, 0x00	; 0
    1718:	a0 e0       	ldi	r26, 0x00	; 0
    171a:	b0 e0       	ldi	r27, 0x00	; 0
    171c:	e9 a9       	ldd	r30, Y+49	; 0x31
    171e:	fa a9       	ldd	r31, Y+50	; 0x32
    1720:	80 87       	std	Z+8, r24	; 0x08
    1722:	91 87       	std	Z+9, r25	; 0x09
    1724:	a2 87       	std	Z+10, r26	; 0x0a
    1726:	b3 87       	std	Z+11, r27	; 0x0b
    1728:	2e e0       	ldi	r18, 0x0E	; 14
    172a:	30 e0       	ldi	r19, 0x00	; 0
    172c:	2c 0f       	add	r18, r28
    172e:	3d 1f       	adc	r19, r29
    1730:	35 87       	std	Z+13, r19	; 0x0d
    1732:	24 87       	std	Z+12, r18	; 0x0c
    1734:	6b a9       	ldd	r22, Y+51	; 0x33
    1736:	7c a9       	ldd	r23, Y+52	; 0x34
    1738:	8d a9       	ldd	r24, Y+53	; 0x35
    173a:	9e a9       	ldd	r25, Y+54	; 0x36
    173c:	2f a9       	ldd	r18, Y+55	; 0x37
    173e:	38 ad       	ldd	r19, Y+56	; 0x38
    1740:	49 ad       	ldd	r20, Y+57	; 0x39
    1742:	5a ad       	ldd	r21, Y+58	; 0x3a
    1744:	0e 94 45 18 	call	0x308a	; 0x308a <Robko01_Inverse_Kinematics>
    1748:	66 e0       	ldi	r22, 0x06	; 6
    174a:	70 e0       	ldi	r23, 0x00	; 0
    174c:	40 e0       	ldi	r20, 0x00	; 0
    174e:	50 e0       	ldi	r21, 0x00	; 0
    1750:	8d b7       	in	r24, 0x3d	; 61
    1752:	9e b7       	in	r25, 0x3e	; 62
    1754:	0e 96       	adiw	r24, 0x0e	; 14
    1756:	0f b6       	in	r0, 0x3f	; 63
    1758:	f8 94       	cli
    175a:	9e bf       	out	0x3e, r25	; 62
    175c:	0f be       	out	0x3f, r0	; 63
    175e:	8d bf       	out	0x3d, r24	; 61

					//arrMotorPos2[1] = -arrMotorPos2[1];
					//arrMotorPos2[2] = -arrMotorPos2[2];

					for( i = 0; i < 6; i++ ) {
						arrMotorPos1[i] = (int)uiRegInputBuf[6 + i];
    1760:	fb 01       	movw	r30, r22
    1762:	ee 0f       	add	r30, r30
    1764:	ff 1f       	adc	r31, r31
    1766:	ed 5e       	subi	r30, 0xED	; 237
    1768:	f4 4f       	sbci	r31, 0xF4	; 244
    176a:	20 81       	ld	r18, Z
    176c:	31 81       	ldd	r19, Z+1	; 0x01
    176e:	fa 01       	movw	r30, r20
    1770:	e4 5a       	subi	r30, 0xA4	; 164
    1772:	fe 4f       	sbci	r31, 0xFE	; 254
    1774:	31 83       	std	Z+1, r19	; 0x01
    1776:	20 83       	st	Z, r18
						arrMotorPosDelta[i] = arrMotorPos2[i] - arrMotorPos1[i];
    1778:	da 01       	movw	r26, r20
    177a:	a0 5b       	subi	r26, 0xB0	; 176
    177c:	be 4f       	sbci	r27, 0xFE	; 254
    177e:	ee e0       	ldi	r30, 0x0E	; 14
    1780:	f0 e0       	ldi	r31, 0x00	; 0
    1782:	ec 0f       	add	r30, r28
    1784:	fd 1f       	adc	r31, r29
    1786:	e4 0f       	add	r30, r20
    1788:	f5 1f       	adc	r31, r21
    178a:	80 81       	ld	r24, Z
    178c:	91 81       	ldd	r25, Z+1	; 0x01
    178e:	82 1b       	sub	r24, r18
    1790:	93 0b       	sbc	r25, r19
    1792:	8d 93       	st	X+, r24
    1794:	9c 93       	st	X, r25
    1796:	6f 5f       	subi	r22, 0xFF	; 255
    1798:	7f 4f       	sbci	r23, 0xFF	; 255
    179a:	4e 5f       	subi	r20, 0xFE	; 254
    179c:	5f 4f       	sbci	r21, 0xFF	; 255
					);

					//arrMotorPos2[1] = -arrMotorPos2[1];
					//arrMotorPos2[2] = -arrMotorPos2[2];

					for( i = 0; i < 6; i++ ) {
    179e:	6c 30       	cpi	r22, 0x0C	; 12
    17a0:	71 05       	cpc	r23, r1
    17a2:	f1 f6       	brne	.-68     	; 0x1760 <__stack+0x661>
						arrMotorPos1[i] = (int)uiRegInputBuf[6 + i];
						arrMotorPosDelta[i] = arrMotorPos2[i] - arrMotorPos1[i];
					}

					a = 0.0f;
    17a4:	80 e0       	ldi	r24, 0x00	; 0
    17a6:	90 e0       	ldi	r25, 0x00	; 0
    17a8:	a0 e0       	ldi	r26, 0x00	; 0
    17aa:	b0 e0       	ldi	r27, 0x00	; 0
    17ac:	80 93 85 0b 	sts	0x0B85, r24
    17b0:	90 93 86 0b 	sts	0x0B86, r25
    17b4:	a0 93 87 0b 	sts	0x0B87, r26
    17b8:	b0 93 88 0b 	sts	0x0B88, r27
					delta = 0.001f;
    17bc:	8f e6       	ldi	r24, 0x6F	; 111
    17be:	92 e1       	ldi	r25, 0x12	; 18
    17c0:	a3 e8       	ldi	r26, 0x83	; 131
    17c2:	ba e3       	ldi	r27, 0x3A	; 58
    17c4:	80 93 31 0b 	sts	0x0B31, r24
    17c8:	90 93 32 0b 	sts	0x0B32, r25
    17cc:	a0 93 33 0b 	sts	0x0B33, r26
    17d0:	b0 93 34 0b 	sts	0x0B34, r27
    17d4:	22 24       	eor	r2, r2
    17d6:	23 94       	inc	r2
    17d8:	c3 c0       	rjmp	.+390    	; 0x1960 <__stack+0x861>
					flagDrawLine = 1;
				} else {
					if( a <= ( 1.0f + delta ) ) {
    17da:	60 90 85 0b 	lds	r6, 0x0B85
    17de:	70 90 86 0b 	lds	r7, 0x0B86
    17e2:	80 90 87 0b 	lds	r8, 0x0B87
    17e6:	90 90 88 0b 	lds	r9, 0x0B88
    17ea:	60 91 31 0b 	lds	r22, 0x0B31
    17ee:	70 91 32 0b 	lds	r23, 0x0B32
    17f2:	80 91 33 0b 	lds	r24, 0x0B33
    17f6:	90 91 34 0b 	lds	r25, 0x0B34
    17fa:	20 e0       	ldi	r18, 0x00	; 0
    17fc:	30 e0       	ldi	r19, 0x00	; 0
    17fe:	40 e8       	ldi	r20, 0x80	; 128
    1800:	5f e3       	ldi	r21, 0x3F	; 63
    1802:	0e 94 e7 3b 	call	0x77ce	; 0x77ce <__addsf3>
    1806:	9b 01       	movw	r18, r22
    1808:	ac 01       	movw	r20, r24
    180a:	c4 01       	movw	r24, r8
    180c:	b3 01       	movw	r22, r6
    180e:	0e 94 ad 3c 	call	0x795a	; 0x795a <__cmpsf2>
    1812:	18 16       	cp	r1, r24
    1814:	0c f4       	brge	.+2      	; 0x1818 <__stack+0x719>
    1816:	93 c0       	rjmp	.+294    	; 0x193e <__stack+0x83f>
    1818:	aa 24       	eor	r10, r10
    181a:	bb 24       	eor	r11, r11
						int temp[6];

						for( i = 0; i < 6; i++ ) {
							temp[i] = (int)((float)arrMotorPos1[i] + a * (float)arrMotorPosDelta[i]);
    181c:	2a e1       	ldi	r18, 0x1A	; 26
    181e:	c2 2e       	mov	r12, r18
    1820:	d1 2c       	mov	r13, r1
    1822:	cc 0e       	add	r12, r28
    1824:	dd 1e       	adc	r13, r29
    1826:	ca 0c       	add	r12, r10
    1828:	db 1c       	adc	r13, r11
    182a:	f5 01       	movw	r30, r10
    182c:	e4 5a       	subi	r30, 0xA4	; 164
    182e:	fe 4f       	sbci	r31, 0xFE	; 254
    1830:	60 81       	ld	r22, Z
    1832:	71 81       	ldd	r23, Z+1	; 0x01
    1834:	88 27       	eor	r24, r24
    1836:	77 fd       	sbrc	r23, 7
    1838:	80 95       	com	r24
    183a:	98 2f       	mov	r25, r24
    183c:	0e 94 4f 3d 	call	0x7a9e	; 0x7a9e <__floatsisf>
    1840:	7b 01       	movw	r14, r22
    1842:	8c 01       	movw	r16, r24
    1844:	f5 01       	movw	r30, r10
    1846:	e0 5b       	subi	r30, 0xB0	; 176
    1848:	fe 4f       	sbci	r31, 0xFE	; 254
    184a:	60 81       	ld	r22, Z
    184c:	71 81       	ldd	r23, Z+1	; 0x01
    184e:	88 27       	eor	r24, r24
    1850:	77 fd       	sbrc	r23, 7
    1852:	80 95       	com	r24
    1854:	98 2f       	mov	r25, r24
    1856:	0e 94 4f 3d 	call	0x7a9e	; 0x7a9e <__floatsisf>
    185a:	9b 01       	movw	r18, r22
    185c:	ac 01       	movw	r20, r24
    185e:	c4 01       	movw	r24, r8
    1860:	b3 01       	movw	r22, r6
    1862:	0e 94 68 3e 	call	0x7cd0	; 0x7cd0 <__mulsf3>
    1866:	9b 01       	movw	r18, r22
    1868:	ac 01       	movw	r20, r24
    186a:	c8 01       	movw	r24, r16
    186c:	b7 01       	movw	r22, r14
    186e:	0e 94 e7 3b 	call	0x77ce	; 0x77ce <__addsf3>
    1872:	0e 94 1c 3d 	call	0x7a38	; 0x7a38 <__fixsfsi>
    1876:	d6 01       	movw	r26, r12
    1878:	6d 93       	st	X+, r22
    187a:	7c 93       	st	X, r23
    187c:	e2 e0       	ldi	r30, 0x02	; 2
    187e:	f0 e0       	ldi	r31, 0x00	; 0
    1880:	ae 0e       	add	r10, r30
    1882:	bf 1e       	adc	r11, r31
					flagDrawLine = 1;
				} else {
					if( a <= ( 1.0f + delta ) ) {
						int temp[6];

						for( i = 0; i < 6; i++ ) {
    1884:	fc e0       	ldi	r31, 0x0C	; 12
    1886:	af 16       	cp	r10, r31
    1888:	b1 04       	cpc	r11, r1
    188a:	41 f6       	brne	.-112    	; 0x181c <__stack+0x71d>
							temp[i] = (int)((float)arrMotorPos1[i] + a * (float)arrMotorPosDelta[i]);
						}

						cli();
    188c:	f8 94       	cli
						OCR3A = 15000;
    188e:	28 e9       	ldi	r18, 0x98	; 152
    1890:	3a e3       	ldi	r19, 0x3A	; 58
    1892:	30 93 87 00 	sts	0x0087, r19
    1896:	20 93 86 00 	sts	0x0086, r18
    189a:	de 01       	movw	r26, r28
    189c:	5a 96       	adiw	r26, 0x1a	; 26
    189e:	20 e0       	ldi	r18, 0x00	; 0
    18a0:	30 e0       	ldi	r19, 0x00	; 0
#ifndef __USE_HALF_STEP__
						OCR3A *= 2;
#endif
						for( i = 0; i < 6 ; i++ ) {
							int dPos = arrMotor[i].pos + temp[i];
    18a2:	f9 01       	movw	r30, r18
    18a4:	ee 0f       	add	r30, r30
    18a6:	ff 1f       	adc	r31, r31
    18a8:	e2 0f       	add	r30, r18
    18aa:	f3 1f       	adc	r31, r19
    18ac:	ee 0f       	add	r30, r30
    18ae:	ff 1f       	adc	r31, r31
    18b0:	e5 5c       	subi	r30, 0xC5	; 197
    18b2:	f4 4f       	sbci	r31, 0xF4	; 244
    18b4:	40 81       	ld	r20, Z
    18b6:	51 81       	ldd	r21, Z+1	; 0x01
    18b8:	8d 91       	ld	r24, X+
    18ba:	9c 91       	ld	r25, X
    18bc:	11 97       	sbiw	r26, 0x01	; 1
    18be:	48 0f       	add	r20, r24
    18c0:	59 1f       	adc	r21, r25

							if( dPos < 0 ) {
    18c2:	57 ff       	sbrs	r21, 7
    18c4:	05 c0       	rjmp	.+10     	; 0x18d0 <__stack+0x7d1>
								dPos = -dPos;
    18c6:	50 95       	com	r21
    18c8:	41 95       	neg	r20
    18ca:	5f 4f       	sbci	r21, 0xFF	; 255
								arrMotor[i].direction = 0;
    18cc:	15 82       	std	Z+5, r1	; 0x05
    18ce:	02 c0       	rjmp	.+4      	; 0x18d4 <__stack+0x7d5>
							} else {
								arrMotor[i].direction = 1;
    18d0:	81 e0       	ldi	r24, 0x01	; 1
    18d2:	85 83       	std	Z+5, r24	; 0x05
							}

							arrMotor[i].step = dPos;
    18d4:	f9 01       	movw	r30, r18
    18d6:	ee 0f       	add	r30, r30
    18d8:	ff 1f       	adc	r31, r31
    18da:	e2 0f       	add	r30, r18
    18dc:	f3 1f       	adc	r31, r19
    18de:	ee 0f       	add	r30, r30
    18e0:	ff 1f       	adc	r31, r31
    18e2:	e3 5c       	subi	r30, 0xC3	; 195
    18e4:	f4 4f       	sbci	r31, 0xF4	; 244
    18e6:	51 83       	std	Z+1, r21	; 0x01
    18e8:	40 83       	st	Z, r20
						cli();
						OCR3A = 15000;
#ifndef __USE_HALF_STEP__
						OCR3A *= 2;
#endif
						for( i = 0; i < 6 ; i++ ) {
    18ea:	2f 5f       	subi	r18, 0xFF	; 255
    18ec:	3f 4f       	sbci	r19, 0xFF	; 255
    18ee:	12 96       	adiw	r26, 0x02	; 2
    18f0:	26 30       	cpi	r18, 0x06	; 6
    18f2:	31 05       	cpc	r19, r1
    18f4:	b1 f6       	brne	.-84     	; 0x18a2 <__stack+0x7a3>
								arrMotor[i].direction = 1;
							}

							arrMotor[i].step = dPos;
						}
						arrMotor[3].direction = !arrMotor[3].direction;
    18f6:	80 91 52 0b 	lds	r24, 0x0B52
    18fa:	90 e0       	ldi	r25, 0x00	; 0
    18fc:	88 23       	and	r24, r24
    18fe:	09 f4       	brne	.+2      	; 0x1902 <__stack+0x803>
    1900:	91 e0       	ldi	r25, 0x01	; 1
    1902:	90 93 52 0b 	sts	0x0B52, r25
						sei();
    1906:	78 94       	sei

						a += delta;
    1908:	60 91 85 0b 	lds	r22, 0x0B85
    190c:	70 91 86 0b 	lds	r23, 0x0B86
    1910:	80 91 87 0b 	lds	r24, 0x0B87
    1914:	90 91 88 0b 	lds	r25, 0x0B88
    1918:	20 91 31 0b 	lds	r18, 0x0B31
    191c:	30 91 32 0b 	lds	r19, 0x0B32
    1920:	40 91 33 0b 	lds	r20, 0x0B33
    1924:	50 91 34 0b 	lds	r21, 0x0B34
    1928:	0e 94 e7 3b 	call	0x77ce	; 0x77ce <__addsf3>
    192c:	60 93 85 0b 	sts	0x0B85, r22
    1930:	70 93 86 0b 	sts	0x0B86, r23
    1934:	80 93 87 0b 	sts	0x0B87, r24
    1938:	90 93 88 0b 	sts	0x0B88, r25
    193c:	11 c0       	rjmp	.+34     	; 0x1960 <__stack+0x861>
					} else {
						uiRegHolding[6]	= 0;
    193e:	10 92 c1 0a 	sts	0x0AC1, r1
    1942:	10 92 c0 0a 	sts	0x0AC0, r1
						flagDrawLine = 0;
						a = 0.0f;
    1946:	80 e0       	ldi	r24, 0x00	; 0
    1948:	90 e0       	ldi	r25, 0x00	; 0
    194a:	a0 e0       	ldi	r26, 0x00	; 0
    194c:	b0 e0       	ldi	r27, 0x00	; 0
    194e:	80 93 85 0b 	sts	0x0B85, r24
    1952:	90 93 86 0b 	sts	0x0B86, r25
    1956:	a0 93 87 0b 	sts	0x0B87, r26
    195a:	b0 93 88 0b 	sts	0x0B88, r27
    195e:	22 24       	eor	r2, r2
		 break;

		}

		/////////////////////////////////////////////////////////////
		if( arrMotor[0].pos > T1Max ) {
    1960:	60 91 3b 0b 	lds	r22, 0x0B3B
    1964:	70 91 3c 0b 	lds	r23, 0x0B3C
    1968:	88 27       	eor	r24, r24
    196a:	77 fd       	sbrc	r23, 7
    196c:	80 95       	com	r24
    196e:	98 2f       	mov	r25, r24
    1970:	0e 94 4f 3d 	call	0x7a9e	; 0x7a9e <__floatsisf>
    1974:	2b e9       	ldi	r18, 0x9B	; 155
    1976:	33 e1       	ldi	r19, 0x13	; 19
    1978:	40 ef       	ldi	r20, 0xF0	; 240
    197a:	54 e4       	ldi	r21, 0x44	; 68
    197c:	0e 94 5d 3e 	call	0x7cba	; 0x7cba <__gesf2>
    1980:	18 16       	cp	r1, r24
    1982:	34 f4       	brge	.+12     	; 0x1990 <__stack+0x891>
			arrMotor[0].pos = T1Max;
    1984:	80 e8       	ldi	r24, 0x80	; 128
    1986:	97 e0       	ldi	r25, 0x07	; 7
    1988:	90 93 3c 0b 	sts	0x0B3C, r25
    198c:	80 93 3b 0b 	sts	0x0B3B, r24
		}
		
		if( arrMotor[0].pos < T1Min ) {
    1990:	60 91 3b 0b 	lds	r22, 0x0B3B
    1994:	70 91 3c 0b 	lds	r23, 0x0B3C
    1998:	88 27       	eor	r24, r24
    199a:	77 fd       	sbrc	r23, 7
    199c:	80 95       	com	r24
    199e:	98 2f       	mov	r25, r24
    19a0:	0e 94 4f 3d 	call	0x7a9e	; 0x7a9e <__floatsisf>
    19a4:	2b e9       	ldi	r18, 0x9B	; 155
    19a6:	33 e1       	ldi	r19, 0x13	; 19
    19a8:	40 ef       	ldi	r20, 0xF0	; 240
    19aa:	54 ec       	ldi	r21, 0xC4	; 196
    19ac:	0e 94 ad 3c 	call	0x795a	; 0x795a <__cmpsf2>
    19b0:	88 23       	and	r24, r24
    19b2:	34 f4       	brge	.+12     	; 0x19c0 <__stack+0x8c1>
			arrMotor[0].pos = T1Min;
    19b4:	80 e8       	ldi	r24, 0x80	; 128
    19b6:	98 ef       	ldi	r25, 0xF8	; 248
    19b8:	90 93 3c 0b 	sts	0x0B3C, r25
    19bc:	80 93 3b 0b 	sts	0x0B3B, r24
		}
		/////////////////////////////////////////////////////////////
		if( arrMotor[1].pos > T2Max ) {
    19c0:	60 91 41 0b 	lds	r22, 0x0B41
    19c4:	70 91 42 0b 	lds	r23, 0x0B42
    19c8:	88 27       	eor	r24, r24
    19ca:	77 fd       	sbrc	r23, 7
    19cc:	80 95       	com	r24
    19ce:	98 2f       	mov	r25, r24
    19d0:	0e 94 4f 3d 	call	0x7a9e	; 0x7a9e <__floatsisf>
    19d4:	21 e0       	ldi	r18, 0x01	; 1
    19d6:	30 ec       	ldi	r19, 0xC0	; 192
    19d8:	48 e2       	ldi	r20, 0x28	; 40
    19da:	55 e4       	ldi	r21, 0x45	; 69
    19dc:	0e 94 5d 3e 	call	0x7cba	; 0x7cba <__gesf2>
    19e0:	18 16       	cp	r1, r24
    19e2:	34 f4       	brge	.+12     	; 0x19f0 <__stack+0x8f1>
			arrMotor[1].pos = T2Max;
    19e4:	8c e8       	ldi	r24, 0x8C	; 140
    19e6:	9a e0       	ldi	r25, 0x0A	; 10
    19e8:	90 93 42 0b 	sts	0x0B42, r25
    19ec:	80 93 41 0b 	sts	0x0B41, r24
		}
		
		if( arrMotor[1].pos < T2Min ) {
    19f0:	60 91 41 0b 	lds	r22, 0x0B41
    19f4:	70 91 42 0b 	lds	r23, 0x0B42
    19f8:	88 27       	eor	r24, r24
    19fa:	77 fd       	sbrc	r23, 7
    19fc:	80 95       	com	r24
    19fe:	98 2f       	mov	r25, r24
    1a00:	0e 94 4f 3d 	call	0x7a9e	; 0x7a9e <__floatsisf>
    1a04:	21 e0       	ldi	r18, 0x01	; 1
    1a06:	30 e0       	ldi	r19, 0x00	; 0
    1a08:	41 e6       	ldi	r20, 0x61	; 97
    1a0a:	54 ec       	ldi	r21, 0xC4	; 196
    1a0c:	0e 94 ad 3c 	call	0x795a	; 0x795a <__cmpsf2>
    1a10:	88 23       	and	r24, r24
    1a12:	14 f0       	brlt	.+4      	; 0x1a18 <__stack+0x919>
    1a14:	0c 94 23 05 	jmp	0xa46	; 0xa46 <main+0x102>
			arrMotor[1].pos = T2Min;
    1a18:	8c e7       	ldi	r24, 0x7C	; 124
    1a1a:	9c ef       	ldi	r25, 0xFC	; 252
    1a1c:	90 93 42 0b 	sts	0x0B42, r25
    1a20:	80 93 41 0b 	sts	0x0B41, r24
    1a24:	0c 94 23 05 	jmp	0xa46	; 0xa46 <main+0x102>

00001a28 <xMBPortEventInit>:

/* ----------------------- Start implementation -----------------------------*/
BOOL
xMBPortEventInit( void )
{
    xEventInQueue = FALSE;
    1a28:	10 92 6a 01 	sts	0x016A, r1
    return TRUE;
}
    1a2c:	81 e0       	ldi	r24, 0x01	; 1
    1a2e:	08 95       	ret

00001a30 <xMBPortEventPost>:

BOOL
xMBPortEventPost( eMBEventType eEvent )
{
    xEventInQueue = TRUE;
    1a30:	21 e0       	ldi	r18, 0x01	; 1
    1a32:	20 93 6a 01 	sts	0x016A, r18
    eQueuedEvent = eEvent;
    1a36:	90 93 69 01 	sts	0x0169, r25
    1a3a:	80 93 68 01 	sts	0x0168, r24
    return TRUE;
}
    1a3e:	81 e0       	ldi	r24, 0x01	; 1
    1a40:	08 95       	ret

00001a42 <xMBPortEventGet>:

BOOL
xMBPortEventGet( eMBEventType * eEvent )
{
    1a42:	fc 01       	movw	r30, r24
    BOOL            xEventHappened = FALSE;

    if( xEventInQueue )
    1a44:	80 91 6a 01 	lds	r24, 0x016A
    1a48:	88 23       	and	r24, r24
    1a4a:	49 f0       	breq	.+18     	; 0x1a5e <xMBPortEventGet+0x1c>
    {
        *eEvent = eQueuedEvent;
    1a4c:	80 91 68 01 	lds	r24, 0x0168
    1a50:	90 91 69 01 	lds	r25, 0x0169
    1a54:	91 83       	std	Z+1, r25	; 0x01
    1a56:	80 83       	st	Z, r24
        xEventInQueue = FALSE;
    1a58:	10 92 6a 01 	sts	0x016A, r1
    1a5c:	81 e0       	ldi	r24, 0x01	; 1
    } else {
        /* We can't do anything with errors from the pooling module. */
        //(void)xMBPortTCPPool();
    }
    return xEventHappened;
}
    1a5e:	08 95       	ret

00001a60 <xMBPortEventRead>:

BOOL
xMBPortEventRead( eMBEventType * eEvent )
{
    1a60:	fc 01       	movw	r30, r24
	if( xEventInQueue ) {
    1a62:	80 91 6a 01 	lds	r24, 0x016A
    1a66:	88 23       	and	r24, r24
    1a68:	39 f0       	breq	.+14     	; 0x1a78 <xMBPortEventRead+0x18>
		*eEvent = eQueuedEvent;
    1a6a:	80 91 68 01 	lds	r24, 0x0168
    1a6e:	90 91 69 01 	lds	r25, 0x0169
    1a72:	91 83       	std	Z+1, r25	; 0x01
    1a74:	80 83       	st	Z, r24
    1a76:	81 e0       	ldi	r24, 0x01	; 1
		return TRUE;
    }
	return FALSE;
}
    1a78:	08 95       	ret

00001a7a <vMBPortSerialEnable>:
vMBPortSerialEnable( BOOL xRxEnable, BOOL xTxEnable )
{
#ifdef RTS_ENABLE
	UCSRB |= _BV( TXEN ) | _BV(TXCIE);
#else
	UCSRB |= _BV( TXEN );
    1a7a:	90 91 9a 00 	lds	r25, 0x009A
    1a7e:	98 60       	ori	r25, 0x08	; 8
    1a80:	90 93 9a 00 	sts	0x009A, r25
#endif

	if( xRxEnable ) {
    1a84:	88 23       	and	r24, r24
    1a86:	21 f0       	breq	.+8      	; 0x1a90 <vMBPortSerialEnable+0x16>
		UCSRB |= _BV( RXEN ) | _BV( RXCIE );
    1a88:	80 91 9a 00 	lds	r24, 0x009A
    1a8c:	80 69       	ori	r24, 0x90	; 144
    1a8e:	03 c0       	rjmp	.+6      	; 0x1a96 <vMBPortSerialEnable+0x1c>
	} else {
		UCSRB &= ~( _BV( RXEN ) | _BV( RXCIE ) );
    1a90:	80 91 9a 00 	lds	r24, 0x009A
    1a94:	8f 76       	andi	r24, 0x6F	; 111
    1a96:	80 93 9a 00 	sts	0x009A, r24
	}

	if( xTxEnable ) {
    1a9a:	66 23       	and	r22, r22
    1a9c:	21 f0       	breq	.+8      	; 0x1aa6 <vMBPortSerialEnable+0x2c>
		UCSRB |= _BV( TXEN ) | _BV( UDRE );
    1a9e:	80 91 9a 00 	lds	r24, 0x009A
    1aa2:	88 62       	ori	r24, 0x28	; 40
    1aa4:	03 c0       	rjmp	.+6      	; 0x1aac <vMBPortSerialEnable+0x32>
#ifdef RTS_ENABLE
		RTS_HIGH;
#endif
	} else {
		UCSRB &= ~( _BV( UDRE ) );
    1aa6:	80 91 9a 00 	lds	r24, 0x009A
    1aaa:	8f 7d       	andi	r24, 0xDF	; 223
    1aac:	80 93 9a 00 	sts	0x009A, r24
    1ab0:	08 95       	ret

00001ab2 <xMBPortSerialInit>:
	}
}

BOOL
xMBPortSerialInit( UCHAR ucPORT, ULONG ulBaudRate, UCHAR ucDataBits, eMBParity eParity )
{
    1ab2:	bf 92       	push	r11
    1ab4:	cf 92       	push	r12
    1ab6:	df 92       	push	r13
    1ab8:	ef 92       	push	r14
    1aba:	ff 92       	push	r15
    1abc:	0f 93       	push	r16
    1abe:	1f 93       	push	r17
    1ac0:	6a 01       	movw	r12, r20
    1ac2:	7b 01       	movw	r14, r22
    1ac4:	b2 2e       	mov	r11, r18
	UCHAR ucUCSRC = 0;
	uint16_t uiBaudRate = 0;

	// F_CPU: 16.00 MHz
	switch( ulBaudRate ) {
    1ac6:	40 30       	cpi	r20, 0x00	; 0
    1ac8:	86 e9       	ldi	r24, 0x96	; 150
    1aca:	58 07       	cpc	r21, r24
    1acc:	80 e0       	ldi	r24, 0x00	; 0
    1ace:	68 07       	cpc	r22, r24
    1ad0:	80 e0       	ldi	r24, 0x00	; 0
    1ad2:	78 07       	cpc	r23, r24
    1ad4:	09 f4       	brne	.+2      	; 0x1ad8 <xMBPortSerialInit+0x26>
    1ad6:	9f c0       	rjmp	.+318    	; 0x1c16 <xMBPortSerialInit+0x164>
    1ad8:	41 30       	cpi	r20, 0x01	; 1
    1ada:	96 e9       	ldi	r25, 0x96	; 150
    1adc:	59 07       	cpc	r21, r25
    1ade:	90 e0       	ldi	r25, 0x00	; 0
    1ae0:	69 07       	cpc	r22, r25
    1ae2:	90 e0       	ldi	r25, 0x00	; 0
    1ae4:	79 07       	cpc	r23, r25
    1ae6:	08 f0       	brcs	.+2      	; 0x1aea <xMBPortSerialInit+0x38>
    1ae8:	40 c0       	rjmp	.+128    	; 0x1b6a <xMBPortSerialInit+0xb8>
    1aea:	40 38       	cpi	r20, 0x80	; 128
    1aec:	85 e2       	ldi	r24, 0x25	; 37
    1aee:	58 07       	cpc	r21, r24
    1af0:	80 e0       	ldi	r24, 0x00	; 0
    1af2:	68 07       	cpc	r22, r24
    1af4:	80 e0       	ldi	r24, 0x00	; 0
    1af6:	78 07       	cpc	r23, r24
    1af8:	09 f4       	brne	.+2      	; 0x1afc <xMBPortSerialInit+0x4a>
    1afa:	81 c0       	rjmp	.+258    	; 0x1bfe <xMBPortSerialInit+0x14c>
    1afc:	41 38       	cpi	r20, 0x81	; 129
    1afe:	95 e2       	ldi	r25, 0x25	; 37
    1b00:	59 07       	cpc	r21, r25
    1b02:	90 e0       	ldi	r25, 0x00	; 0
    1b04:	69 07       	cpc	r22, r25
    1b06:	90 e0       	ldi	r25, 0x00	; 0
    1b08:	79 07       	cpc	r23, r25
    1b0a:	98 f4       	brcc	.+38     	; 0x1b32 <xMBPortSerialInit+0x80>
    1b0c:	40 36       	cpi	r20, 0x60	; 96
    1b0e:	89 e0       	ldi	r24, 0x09	; 9
    1b10:	58 07       	cpc	r21, r24
    1b12:	80 e0       	ldi	r24, 0x00	; 0
    1b14:	68 07       	cpc	r22, r24
    1b16:	80 e0       	ldi	r24, 0x00	; 0
    1b18:	78 07       	cpc	r23, r24
    1b1a:	09 f4       	brne	.+2      	; 0x1b1e <xMBPortSerialInit+0x6c>
    1b1c:	6d c0       	rjmp	.+218    	; 0x1bf8 <xMBPortSerialInit+0x146>
    1b1e:	40 3c       	cpi	r20, 0xC0	; 192
    1b20:	92 e1       	ldi	r25, 0x12	; 18
    1b22:	59 07       	cpc	r21, r25
    1b24:	90 e0       	ldi	r25, 0x00	; 0
    1b26:	69 07       	cpc	r22, r25
    1b28:	90 e0       	ldi	r25, 0x00	; 0
    1b2a:	79 07       	cpc	r23, r25
    1b2c:	09 f0       	breq	.+2      	; 0x1b30 <xMBPortSerialInit+0x7e>
    1b2e:	85 c0       	rjmp	.+266    	; 0x1c3a <xMBPortSerialInit+0x188>
    1b30:	60 c0       	rjmp	.+192    	; 0x1bf2 <xMBPortSerialInit+0x140>
    1b32:	40 30       	cpi	r20, 0x00	; 0
    1b34:	8b e4       	ldi	r24, 0x4B	; 75
    1b36:	58 07       	cpc	r21, r24
    1b38:	80 e0       	ldi	r24, 0x00	; 0
    1b3a:	68 07       	cpc	r22, r24
    1b3c:	80 e0       	ldi	r24, 0x00	; 0
    1b3e:	78 07       	cpc	r23, r24
    1b40:	09 f4       	brne	.+2      	; 0x1b44 <xMBPortSerialInit+0x92>
    1b42:	63 c0       	rjmp	.+198    	; 0x1c0a <xMBPortSerialInit+0x158>
    1b44:	40 38       	cpi	r20, 0x80	; 128
    1b46:	90 e7       	ldi	r25, 0x70	; 112
    1b48:	59 07       	cpc	r21, r25
    1b4a:	90 e0       	ldi	r25, 0x00	; 0
    1b4c:	69 07       	cpc	r22, r25
    1b4e:	90 e0       	ldi	r25, 0x00	; 0
    1b50:	79 07       	cpc	r23, r25
    1b52:	09 f4       	brne	.+2      	; 0x1b56 <xMBPortSerialInit+0xa4>
    1b54:	5d c0       	rjmp	.+186    	; 0x1c10 <xMBPortSerialInit+0x15e>
    1b56:	40 34       	cpi	r20, 0x40	; 64
    1b58:	88 e3       	ldi	r24, 0x38	; 56
    1b5a:	58 07       	cpc	r21, r24
    1b5c:	80 e0       	ldi	r24, 0x00	; 0
    1b5e:	68 07       	cpc	r22, r24
    1b60:	80 e0       	ldi	r24, 0x00	; 0
    1b62:	78 07       	cpc	r23, r24
    1b64:	09 f0       	breq	.+2      	; 0x1b68 <xMBPortSerialInit+0xb6>
    1b66:	69 c0       	rjmp	.+210    	; 0x1c3a <xMBPortSerialInit+0x188>
    1b68:	4d c0       	rjmp	.+154    	; 0x1c04 <xMBPortSerialInit+0x152>
    1b6a:	40 30       	cpi	r20, 0x00	; 0
    1b6c:	94 e8       	ldi	r25, 0x84	; 132
    1b6e:	59 07       	cpc	r21, r25
    1b70:	93 e0       	ldi	r25, 0x03	; 3
    1b72:	69 07       	cpc	r22, r25
    1b74:	90 e0       	ldi	r25, 0x00	; 0
    1b76:	79 07       	cpc	r23, r25
    1b78:	09 f4       	brne	.+2      	; 0x1b7c <xMBPortSerialInit+0xca>
    1b7a:	6a c0       	rjmp	.+212    	; 0x1c50 <xMBPortSerialInit+0x19e>
    1b7c:	41 30       	cpi	r20, 0x01	; 1
    1b7e:	84 e8       	ldi	r24, 0x84	; 132
    1b80:	58 07       	cpc	r21, r24
    1b82:	83 e0       	ldi	r24, 0x03	; 3
    1b84:	68 07       	cpc	r22, r24
    1b86:	80 e0       	ldi	r24, 0x00	; 0
    1b88:	78 07       	cpc	r23, r24
    1b8a:	d0 f4       	brcc	.+52     	; 0x1bc0 <xMBPortSerialInit+0x10e>
    1b8c:	40 30       	cpi	r20, 0x00	; 0
    1b8e:	9c e2       	ldi	r25, 0x2C	; 44
    1b90:	59 07       	cpc	r21, r25
    1b92:	91 e0       	ldi	r25, 0x01	; 1
    1b94:	69 07       	cpc	r22, r25
    1b96:	90 e0       	ldi	r25, 0x00	; 0
    1b98:	79 07       	cpc	r23, r25
    1b9a:	09 f4       	brne	.+2      	; 0x1b9e <xMBPortSerialInit+0xec>
    1b9c:	42 c0       	rjmp	.+132    	; 0x1c22 <xMBPortSerialInit+0x170>
    1b9e:	40 30       	cpi	r20, 0x00	; 0
    1ba0:	82 ec       	ldi	r24, 0xC2	; 194
    1ba2:	58 07       	cpc	r21, r24
    1ba4:	81 e0       	ldi	r24, 0x01	; 1
    1ba6:	68 07       	cpc	r22, r24
    1ba8:	80 e0       	ldi	r24, 0x00	; 0
    1baa:	78 07       	cpc	r23, r24
    1bac:	e9 f1       	breq	.+122    	; 0x1c28 <xMBPortSerialInit+0x176>
    1bae:	40 30       	cpi	r20, 0x00	; 0
    1bb0:	91 ee       	ldi	r25, 0xE1	; 225
    1bb2:	59 07       	cpc	r21, r25
    1bb4:	90 e0       	ldi	r25, 0x00	; 0
    1bb6:	69 07       	cpc	r22, r25
    1bb8:	90 e0       	ldi	r25, 0x00	; 0
    1bba:	79 07       	cpc	r23, r25
    1bbc:	f1 f5       	brne	.+124    	; 0x1c3a <xMBPortSerialInit+0x188>
    1bbe:	2e c0       	rjmp	.+92     	; 0x1c1c <xMBPortSerialInit+0x16a>
    1bc0:	40 32       	cpi	r20, 0x20	; 32
    1bc2:	81 ea       	ldi	r24, 0xA1	; 161
    1bc4:	58 07       	cpc	r21, r24
    1bc6:	87 e0       	ldi	r24, 0x07	; 7
    1bc8:	68 07       	cpc	r22, r24
    1bca:	80 e0       	ldi	r24, 0x00	; 0
    1bcc:	78 07       	cpc	r23, r24
    1bce:	79 f1       	breq	.+94     	; 0x1c2e <xMBPortSerialInit+0x17c>
    1bd0:	40 34       	cpi	r20, 0x40	; 64
    1bd2:	92 e4       	ldi	r25, 0x42	; 66
    1bd4:	59 07       	cpc	r21, r25
    1bd6:	9f e0       	ldi	r25, 0x0F	; 15
    1bd8:	69 07       	cpc	r22, r25
    1bda:	90 e0       	ldi	r25, 0x00	; 0
    1bdc:	79 07       	cpc	r23, r25
    1bde:	51 f1       	breq	.+84     	; 0x1c34 <xMBPortSerialInit+0x182>
    1be0:	40 39       	cpi	r20, 0x90	; 144
    1be2:	80 ed       	ldi	r24, 0xD0	; 208
    1be4:	58 07       	cpc	r21, r24
    1be6:	83 e0       	ldi	r24, 0x03	; 3
    1be8:	68 07       	cpc	r22, r24
    1bea:	80 e0       	ldi	r24, 0x00	; 0
    1bec:	78 07       	cpc	r23, r24
    1bee:	29 f5       	brne	.+74     	; 0x1c3a <xMBPortSerialInit+0x188>
    1bf0:	2f c0       	rjmp	.+94     	; 0x1c50 <xMBPortSerialInit+0x19e>
    1bf2:	2f ec       	ldi	r18, 0xCF	; 207
    1bf4:	30 e0       	ldi	r19, 0x00	; 0
    1bf6:	2e c0       	rjmp	.+92     	; 0x1c54 <xMBPortSerialInit+0x1a2>
    1bf8:	20 ea       	ldi	r18, 0xA0	; 160
    1bfa:	31 e0       	ldi	r19, 0x01	; 1
    1bfc:	2b c0       	rjmp	.+86     	; 0x1c54 <xMBPortSerialInit+0x1a2>
    1bfe:	27 e6       	ldi	r18, 0x67	; 103
    1c00:	30 e0       	ldi	r19, 0x00	; 0
    1c02:	28 c0       	rjmp	.+80     	; 0x1c54 <xMBPortSerialInit+0x1a2>
	case 2400: uiBaudRate = 416; break;
	case 4800: uiBaudRate = 207; break;
	case 9600: uiBaudRate = 103; break;
    1c04:	24 e4       	ldi	r18, 0x44	; 68
    1c06:	30 e0       	ldi	r19, 0x00	; 0
    1c08:	25 c0       	rjmp	.+74     	; 0x1c54 <xMBPortSerialInit+0x1a2>
	case 14400: uiBaudRate = 68; break;
    1c0a:	23 e3       	ldi	r18, 0x33	; 51
    1c0c:	30 e0       	ldi	r19, 0x00	; 0
    1c0e:	22 c0       	rjmp	.+68     	; 0x1c54 <xMBPortSerialInit+0x1a2>
	case 19200: uiBaudRate = 51; break;
    1c10:	22 e2       	ldi	r18, 0x22	; 34
    1c12:	30 e0       	ldi	r19, 0x00	; 0
    1c14:	1f c0       	rjmp	.+62     	; 0x1c54 <xMBPortSerialInit+0x1a2>
	case 28800: uiBaudRate = 34; break;
    1c16:	29 e1       	ldi	r18, 0x19	; 25
    1c18:	30 e0       	ldi	r19, 0x00	; 0
    1c1a:	1c c0       	rjmp	.+56     	; 0x1c54 <xMBPortSerialInit+0x1a2>
	case 38400: uiBaudRate = 25; break;
    1c1c:	20 e1       	ldi	r18, 0x10	; 16
    1c1e:	30 e0       	ldi	r19, 0x00	; 0
    1c20:	19 c0       	rjmp	.+50     	; 0x1c54 <xMBPortSerialInit+0x1a2>
	case 57600: uiBaudRate = 16; break;
    1c22:	2c e0       	ldi	r18, 0x0C	; 12
    1c24:	30 e0       	ldi	r19, 0x00	; 0
    1c26:	16 c0       	rjmp	.+44     	; 0x1c54 <xMBPortSerialInit+0x1a2>
	case 76800: uiBaudRate = 12; break;
    1c28:	28 e0       	ldi	r18, 0x08	; 8
    1c2a:	30 e0       	ldi	r19, 0x00	; 0
    1c2c:	13 c0       	rjmp	.+38     	; 0x1c54 <xMBPortSerialInit+0x1a2>
	case 115200: uiBaudRate = 8; break;
    1c2e:	21 e0       	ldi	r18, 0x01	; 1
    1c30:	30 e0       	ldi	r19, 0x00	; 0
    1c32:	10 c0       	rjmp	.+32     	; 0x1c54 <xMBPortSerialInit+0x1a2>
	case 230400: uiBaudRate = 3; break;
	case 250000: uiBaudRate = 3; break;
	case 500000: uiBaudRate = 1; break;
    1c34:	20 e0       	ldi	r18, 0x00	; 0
    1c36:	30 e0       	ldi	r19, 0x00	; 0
    1c38:	0d c0       	rjmp	.+26     	; 0x1c54 <xMBPortSerialInit+0x1a2>
	case 1000000: uiBaudRate = 0; break;
	default: uiBaudRate = UART_BAUD_CALC( ulBaudRate, F_CPU );
    1c3a:	60 e4       	ldi	r22, 0x40	; 64
    1c3c:	72 e4       	ldi	r23, 0x42	; 66
    1c3e:	8f e0       	ldi	r24, 0x0F	; 15
    1c40:	90 e0       	ldi	r25, 0x00	; 0
    1c42:	a7 01       	movw	r20, r14
    1c44:	96 01       	movw	r18, r12
    1c46:	0e 94 7c 3f 	call	0x7ef8	; 0x7ef8 <__udivmodsi4>
    1c4a:	21 50       	subi	r18, 0x01	; 1
    1c4c:	30 40       	sbci	r19, 0x00	; 0
    1c4e:	02 c0       	rjmp	.+4      	; 0x1c54 <xMBPortSerialInit+0x1a2>
    1c50:	23 e0       	ldi	r18, 0x03	; 3
    1c52:	30 e0       	ldi	r19, 0x00	; 0
	}

	UBRRH = uiBaudRate>>8;
    1c54:	30 93 98 00 	sts	0x0098, r19
	UBRRL = uiBaudRate;
    1c58:	20 93 99 00 	sts	0x0099, r18

	switch ( eParity ) {
    1c5c:	01 30       	cpi	r16, 0x01	; 1
    1c5e:	11 05       	cpc	r17, r1
    1c60:	39 f0       	breq	.+14     	; 0x1c70 <xMBPortSerialInit+0x1be>
    1c62:	02 30       	cpi	r16, 0x02	; 2
    1c64:	11 05       	cpc	r17, r1
    1c66:	11 f4       	brne	.+4      	; 0x1c6c <xMBPortSerialInit+0x1ba>
    1c68:	80 e2       	ldi	r24, 0x20	; 32
    1c6a:	03 c0       	rjmp	.+6      	; 0x1c72 <xMBPortSerialInit+0x1c0>
    1c6c:	80 e0       	ldi	r24, 0x00	; 0
    1c6e:	01 c0       	rjmp	.+2      	; 0x1c72 <xMBPortSerialInit+0x1c0>
    1c70:	80 e3       	ldi	r24, 0x30	; 48
	 break;
	case MB_PAR_NONE:
	 break;
	}

	switch ( ucDataBits ) {
    1c72:	97 e0       	ldi	r25, 0x07	; 7
    1c74:	b9 16       	cp	r11, r25
    1c76:	29 f0       	breq	.+10     	; 0x1c82 <xMBPortSerialInit+0x1d0>
    1c78:	98 e0       	ldi	r25, 0x08	; 8
    1c7a:	b9 16       	cp	r11, r25
    1c7c:	19 f4       	brne	.+6      	; 0x1c84 <xMBPortSerialInit+0x1d2>
	case 8:
		ucUCSRC |= _BV( UCSZ_1 ) | _BV( UCSZ_0 );
    1c7e:	86 60       	ori	r24, 0x06	; 6
    1c80:	01 c0       	rjmp	.+2      	; 0x1c84 <xMBPortSerialInit+0x1d2>
	 break;
	case 7:
		ucUCSRC |= _BV( UCSZ_1 );
    1c82:	84 60       	ori	r24, 0x04	; 4
#elif defined (__AVR_ATmega16__)
	UCSRC = _BV( URSEL ) | ucUCSRC;
#elif defined (__AVR_ATmega32__)
	UCSRC = _BV( URSEL ) | ucUCSRC;
#elif defined (__AVR_ATmega128__)
	UCSRC = ucUCSRC | _BV(USBS_0);
    1c84:	88 60       	ori	r24, 0x08	; 8
    1c86:	80 93 9d 00 	sts	0x009D, r24
#endif

	vMBPortSerialEnable( FALSE, FALSE );
    1c8a:	80 e0       	ldi	r24, 0x00	; 0
    1c8c:	60 e0       	ldi	r22, 0x00	; 0
    1c8e:	0e 94 3d 0d 	call	0x1a7a	; 0x1a7a <vMBPortSerialEnable>

#ifdef RTS_ENABLE
	RTS_INIT;
#endif
	return TRUE;
}
    1c92:	81 e0       	ldi	r24, 0x01	; 1
    1c94:	1f 91       	pop	r17
    1c96:	0f 91       	pop	r16
    1c98:	ff 90       	pop	r15
    1c9a:	ef 90       	pop	r14
    1c9c:	df 90       	pop	r13
    1c9e:	cf 90       	pop	r12
    1ca0:	bf 90       	pop	r11
    1ca2:	08 95       	ret

00001ca4 <xMBPortSerialPutByte>:
xMBPortSerialPutByte( CHAR ucByte )
{
#ifdef RTS_ENABLE
	RTS_HIGH;
#endif
	UDR = ucByte;
    1ca4:	80 93 9c 00 	sts	0x009C, r24
	return TRUE;
}
    1ca8:	81 e0       	ldi	r24, 0x01	; 1
    1caa:	08 95       	ret

00001cac <xMBPortSerialGetByte>:

BOOL
xMBPortSerialGetByte( CHAR * pucByte )
{
    1cac:	fc 01       	movw	r30, r24
	*pucByte = UDR;
    1cae:	80 91 9c 00 	lds	r24, 0x009C
    1cb2:	80 83       	st	Z, r24
	return TRUE;
}
    1cb4:	81 e0       	ldi	r24, 0x01	; 1
    1cb6:	08 95       	ret

00001cb8 <__vector_32>:

ISR( SIG_UART_TRANS )
{
    1cb8:	1f 92       	push	r1
    1cba:	0f 92       	push	r0
    1cbc:	0f b6       	in	r0, 0x3f	; 63
    1cbe:	0f 92       	push	r0
    1cc0:	11 24       	eor	r1, r1
#ifdef RTS_ENABLE
	RTS_LOW;
#endif
}
    1cc2:	0f 90       	pop	r0
    1cc4:	0f be       	out	0x3f, r0	; 63
    1cc6:	0f 90       	pop	r0
    1cc8:	1f 90       	pop	r1
    1cca:	18 95       	reti

00001ccc <__vector_30>:

ISR( SIG_USART_RECV )
{
    1ccc:	1f 92       	push	r1
    1cce:	0f 92       	push	r0
    1cd0:	0f b6       	in	r0, 0x3f	; 63
    1cd2:	0f 92       	push	r0
    1cd4:	0b b6       	in	r0, 0x3b	; 59
    1cd6:	0f 92       	push	r0
    1cd8:	11 24       	eor	r1, r1
    1cda:	2f 93       	push	r18
    1cdc:	3f 93       	push	r19
    1cde:	4f 93       	push	r20
    1ce0:	5f 93       	push	r21
    1ce2:	6f 93       	push	r22
    1ce4:	7f 93       	push	r23
    1ce6:	8f 93       	push	r24
    1ce8:	9f 93       	push	r25
    1cea:	af 93       	push	r26
    1cec:	bf 93       	push	r27
    1cee:	ef 93       	push	r30
    1cf0:	ff 93       	push	r31
	pxMBFrameCBByteReceived(  );
    1cf2:	e0 91 b0 0b 	lds	r30, 0x0BB0
    1cf6:	f0 91 b1 0b 	lds	r31, 0x0BB1
    1cfa:	09 95       	icall

	uiModbusTimeOutCounter = 200;
    1cfc:	88 ec       	ldi	r24, 0xC8	; 200
    1cfe:	80 93 4a 01 	sts	0x014A, r24
}
    1d02:	ff 91       	pop	r31
    1d04:	ef 91       	pop	r30
    1d06:	bf 91       	pop	r27
    1d08:	af 91       	pop	r26
    1d0a:	9f 91       	pop	r25
    1d0c:	8f 91       	pop	r24
    1d0e:	7f 91       	pop	r23
    1d10:	6f 91       	pop	r22
    1d12:	5f 91       	pop	r21
    1d14:	4f 91       	pop	r20
    1d16:	3f 91       	pop	r19
    1d18:	2f 91       	pop	r18
    1d1a:	0f 90       	pop	r0
    1d1c:	0b be       	out	0x3b, r0	; 59
    1d1e:	0f 90       	pop	r0
    1d20:	0f be       	out	0x3f, r0	; 63
    1d22:	0f 90       	pop	r0
    1d24:	1f 90       	pop	r1
    1d26:	18 95       	reti

00001d28 <__vector_31>:

ISR( SIG_USART_DATA )
{
    1d28:	1f 92       	push	r1
    1d2a:	0f 92       	push	r0
    1d2c:	0f b6       	in	r0, 0x3f	; 63
    1d2e:	0f 92       	push	r0
    1d30:	0b b6       	in	r0, 0x3b	; 59
    1d32:	0f 92       	push	r0
    1d34:	11 24       	eor	r1, r1
    1d36:	2f 93       	push	r18
    1d38:	3f 93       	push	r19
    1d3a:	4f 93       	push	r20
    1d3c:	5f 93       	push	r21
    1d3e:	6f 93       	push	r22
    1d40:	7f 93       	push	r23
    1d42:	8f 93       	push	r24
    1d44:	9f 93       	push	r25
    1d46:	af 93       	push	r26
    1d48:	bf 93       	push	r27
    1d4a:	ef 93       	push	r30
    1d4c:	ff 93       	push	r31
	pxMBFrameCBTransmitterEmpty(  );
    1d4e:	e0 91 ac 0b 	lds	r30, 0x0BAC
    1d52:	f0 91 ad 0b 	lds	r31, 0x0BAD
    1d56:	09 95       	icall
}
    1d58:	ff 91       	pop	r31
    1d5a:	ef 91       	pop	r30
    1d5c:	bf 91       	pop	r27
    1d5e:	af 91       	pop	r26
    1d60:	9f 91       	pop	r25
    1d62:	8f 91       	pop	r24
    1d64:	7f 91       	pop	r23
    1d66:	6f 91       	pop	r22
    1d68:	5f 91       	pop	r21
    1d6a:	4f 91       	pop	r20
    1d6c:	3f 91       	pop	r19
    1d6e:	2f 91       	pop	r18
    1d70:	0f 90       	pop	r0
    1d72:	0b be       	out	0x3b, r0	; 59
    1d74:	0f 90       	pop	r0
    1d76:	0f be       	out	0x3f, r0	; 63
    1d78:	0f 90       	pop	r0
    1d7a:	1f 90       	pop	r1
    1d7c:	18 95       	reti

00001d7e <vMBPortTimersEnable>:
}

inline void
vMBPortTimersEnable(  )
{
    TCNT1 = 0x0000;
    1d7e:	1d bc       	out	0x2d, r1	; 45
    1d80:	1c bc       	out	0x2c, r1	; 44
    if( usTimerOCRADelta > 0 )
    1d82:	20 91 6b 01 	lds	r18, 0x016B
    1d86:	30 91 6c 01 	lds	r19, 0x016C
    1d8a:	21 15       	cp	r18, r1
    1d8c:	31 05       	cpc	r19, r1
    1d8e:	29 f0       	breq	.+10     	; 0x1d9a <vMBPortTimersEnable+0x1c>
    {
        TIMSK1 |= _BV( OCIE1A );
    1d90:	87 b7       	in	r24, 0x37	; 55
    1d92:	80 61       	ori	r24, 0x10	; 16
    1d94:	87 bf       	out	0x37, r24	; 55
        OCR1A = usTimerOCRADelta;
    1d96:	3b bd       	out	0x2b, r19	; 43
    1d98:	2a bd       	out	0x2a, r18	; 42
    }

    TCCR1B |= _BV( CS12 ) | _BV( CS10 );
    1d9a:	8e b5       	in	r24, 0x2e	; 46
    1d9c:	85 60       	ori	r24, 0x05	; 5
    1d9e:	8e bd       	out	0x2e, r24	; 46
}
    1da0:	08 95       	ret

00001da2 <vMBPortTimersDisable>:

inline void
vMBPortTimersDisable(  )
{
    /* Disable the timer. */
    TCCR1B &= ~( _BV( CS12 ) | _BV( CS10 ) );
    1da2:	8e b5       	in	r24, 0x2e	; 46
    1da4:	8a 7f       	andi	r24, 0xFA	; 250
    1da6:	8e bd       	out	0x2e, r24	; 46
    /* Disable the output compare interrupts for channel A/B. */
    TIMSK1 &= ~( _BV( OCIE1A ) );
    1da8:	87 b7       	in	r24, 0x37	; 55
    1daa:	8f 7e       	andi	r24, 0xEF	; 239
    1dac:	87 bf       	out	0x37, r24	; 55
    /* Clear output compare flags for channel A/B. */
    TIFR1 |= _BV( OCF1A ) ;
    1dae:	86 b7       	in	r24, 0x36	; 54
    1db0:	80 61       	ori	r24, 0x10	; 16
    1db2:	86 bf       	out	0x36, r24	; 54
}
    1db4:	08 95       	ret

00001db6 <xMBPortTimersInit>:
/* ----------------------- Start implementation -----------------------------*/
BOOL
xMBPortTimersInit( USHORT usTim1Timerout50us )
{
    /* Calculate overflow counter an OCR values for Timer1. */
    usTimerOCRADelta =
    1db6:	a0 e0       	ldi	r26, 0x00	; 0
    1db8:	b0 e0       	ldi	r27, 0x00	; 0
    1dba:	bc 01       	movw	r22, r24
    1dbc:	cd 01       	movw	r24, r26
    1dbe:	29 e0       	ldi	r18, 0x09	; 9
    1dc0:	3d e3       	ldi	r19, 0x3D	; 61
    1dc2:	40 e0       	ldi	r20, 0x00	; 0
    1dc4:	50 e0       	ldi	r21, 0x00	; 0
    1dc6:	0e 94 3c 3f 	call	0x7e78	; 0x7e78 <__mulsi3>
    1dca:	20 e2       	ldi	r18, 0x20	; 32
    1dcc:	3e e4       	ldi	r19, 0x4E	; 78
    1dce:	40 e0       	ldi	r20, 0x00	; 0
    1dd0:	50 e0       	ldi	r21, 0x00	; 0
    1dd2:	0e 94 7c 3f 	call	0x7ef8	; 0x7ef8 <__udivmodsi4>
    1dd6:	30 93 6c 01 	sts	0x016C, r19
    1dda:	20 93 6b 01 	sts	0x016B, r18
        ( MB_TIMER_TICKS * usTim1Timerout50us ) / ( MB_50US_TICKS );

    TCCR1A = 0x00;
    1dde:	1f bc       	out	0x2f, r1	; 47
    TCCR1B = 0x00;
    1de0:	1e bc       	out	0x2e, r1	; 46
    TCCR1C = 0x00;
    1de2:	10 92 7a 00 	sts	0x007A, r1

    vMBPortTimersDisable(  );
    1de6:	0e 94 d1 0e 	call	0x1da2	; 0x1da2 <vMBPortTimersDisable>

    return TRUE;
}
    1dea:	81 e0       	ldi	r24, 0x01	; 1
    1dec:	08 95       	ret

00001dee <__vector_12>:
    /* Clear output compare flags for channel A/B. */
    TIFR1 |= _BV( OCF1A ) ;
}

ISR(SIG_OUTPUT_COMPARE1A)
{
    1dee:	1f 92       	push	r1
    1df0:	0f 92       	push	r0
    1df2:	0f b6       	in	r0, 0x3f	; 63
    1df4:	0f 92       	push	r0
    1df6:	0b b6       	in	r0, 0x3b	; 59
    1df8:	0f 92       	push	r0
    1dfa:	11 24       	eor	r1, r1
    1dfc:	2f 93       	push	r18
    1dfe:	3f 93       	push	r19
    1e00:	4f 93       	push	r20
    1e02:	5f 93       	push	r21
    1e04:	6f 93       	push	r22
    1e06:	7f 93       	push	r23
    1e08:	8f 93       	push	r24
    1e0a:	9f 93       	push	r25
    1e0c:	af 93       	push	r26
    1e0e:	bf 93       	push	r27
    1e10:	ef 93       	push	r30
    1e12:	ff 93       	push	r31
   ( void )pxMBPortCBTimerExpired(  );
    1e14:	e0 91 ae 0b 	lds	r30, 0x0BAE
    1e18:	f0 91 af 0b 	lds	r31, 0x0BAF
    1e1c:	09 95       	icall
}
    1e1e:	ff 91       	pop	r31
    1e20:	ef 91       	pop	r30
    1e22:	bf 91       	pop	r27
    1e24:	af 91       	pop	r26
    1e26:	9f 91       	pop	r25
    1e28:	8f 91       	pop	r24
    1e2a:	7f 91       	pop	r23
    1e2c:	6f 91       	pop	r22
    1e2e:	5f 91       	pop	r21
    1e30:	4f 91       	pop	r20
    1e32:	3f 91       	pop	r19
    1e34:	2f 91       	pop	r18
    1e36:	0f 90       	pop	r0
    1e38:	0b be       	out	0x3b, r0	; 59
    1e3a:	0f 90       	pop	r0
    1e3c:	0f be       	out	0x3f, r0	; 63
    1e3e:	0f 90       	pop	r0
    1e40:	1f 90       	pop	r1
    1e42:	18 95       	reti

00001e44 <eMBRegisterCB>:
}
#endif

eMBErrorCode
eMBRegisterCB( UCHAR ucFunctionCode, pxMBFunctionHandler pxHandler )
{
    1e44:	48 2f       	mov	r20, r24
    int             i;
    eMBErrorCode    eStatus;

    if( ( 0 < ucFunctionCode ) && ( ucFunctionCode <= 127 ) )
    1e46:	18 16       	cp	r1, r24
    1e48:	1c f0       	brlt	.+6      	; 0x1e50 <eMBRegisterCB+0xc>
    1e4a:	22 e0       	ldi	r18, 0x02	; 2
    1e4c:	30 e0       	ldi	r19, 0x00	; 0
    1e4e:	42 c0       	rjmp	.+132    	; 0x1ed4 <eMBRegisterCB+0x90>
    {
        ENTER_CRITICAL_SECTION(  );
    1e50:	f8 94       	cli
        if( pxHandler != NULL )
    1e52:	61 15       	cp	r22, r1
    1e54:	71 05       	cpc	r23, r1
    1e56:	f9 f0       	breq	.+62     	; 0x1e96 <eMBRegisterCB+0x52>
    1e58:	e2 e1       	ldi	r30, 0x12	; 18
    1e5a:	f1 e0       	ldi	r31, 0x01	; 1
    1e5c:	80 e0       	ldi	r24, 0x00	; 0
    1e5e:	90 e0       	ldi	r25, 0x00	; 0
        {
            for( i = 0; i < MB_FUNC_HANDLERS_MAX; i++ )
            {
                if( ( xFuncHandlers[i].pxHandler == NULL ) ||
    1e60:	20 81       	ld	r18, Z
    1e62:	31 81       	ldd	r19, Z+1	; 0x01
    1e64:	21 15       	cp	r18, r1
    1e66:	31 05       	cpc	r19, r1
    1e68:	19 f0       	breq	.+6      	; 0x1e70 <eMBRegisterCB+0x2c>
    1e6a:	26 17       	cp	r18, r22
    1e6c:	37 07       	cpc	r19, r23
    1e6e:	69 f4       	brne	.+26     	; 0x1e8a <eMBRegisterCB+0x46>
                    ( xFuncHandlers[i].pxHandler == pxHandler ) )
                {
                    xFuncHandlers[i].ucFunctionCode = ucFunctionCode;
    1e70:	fc 01       	movw	r30, r24
    1e72:	ee 0f       	add	r30, r30
    1e74:	ff 1f       	adc	r31, r31
    1e76:	e8 0f       	add	r30, r24
    1e78:	f9 1f       	adc	r31, r25
    1e7a:	ef 5e       	subi	r30, 0xEF	; 239
    1e7c:	fe 4f       	sbci	r31, 0xFE	; 254
    1e7e:	40 83       	st	Z, r20
                    xFuncHandlers[i].pxHandler = pxHandler;
    1e80:	72 83       	std	Z+2, r23	; 0x02
    1e82:	61 83       	std	Z+1, r22	; 0x01
                    break;
                }
            }
            eStatus = ( i != MB_FUNC_HANDLERS_MAX ) ? MB_ENOERR : MB_ENORES;
    1e84:	40 97       	sbiw	r24, 0x10	; 16
    1e86:	19 f5       	brne	.+70     	; 0x1ece <eMBRegisterCB+0x8a>
    1e88:	1f c0       	rjmp	.+62     	; 0x1ec8 <eMBRegisterCB+0x84>
    if( ( 0 < ucFunctionCode ) && ( ucFunctionCode <= 127 ) )
    {
        ENTER_CRITICAL_SECTION(  );
        if( pxHandler != NULL )
        {
            for( i = 0; i < MB_FUNC_HANDLERS_MAX; i++ )
    1e8a:	01 96       	adiw	r24, 0x01	; 1
    1e8c:	33 96       	adiw	r30, 0x03	; 3
    1e8e:	80 31       	cpi	r24, 0x10	; 16
    1e90:	91 05       	cpc	r25, r1
    1e92:	31 f7       	brne	.-52     	; 0x1e60 <eMBRegisterCB+0x1c>
    1e94:	19 c0       	rjmp	.+50     	; 0x1ec8 <eMBRegisterCB+0x84>
    1e96:	e1 e1       	ldi	r30, 0x11	; 17
    1e98:	f1 e0       	ldi	r31, 0x01	; 1
    1e9a:	20 e0       	ldi	r18, 0x00	; 0
    1e9c:	30 e0       	ldi	r19, 0x00	; 0
        }
        else
        {
            for( i = 0; i < MB_FUNC_HANDLERS_MAX; i++ )
            {
                if( xFuncHandlers[i].ucFunctionCode == ucFunctionCode )
    1e9e:	80 81       	ld	r24, Z
    1ea0:	84 17       	cp	r24, r20
    1ea2:	59 f4       	brne	.+22     	; 0x1eba <eMBRegisterCB+0x76>
                {
                    xFuncHandlers[i].ucFunctionCode = 0;
    1ea4:	f9 01       	movw	r30, r18
    1ea6:	ee 0f       	add	r30, r30
    1ea8:	ff 1f       	adc	r31, r31
    1eaa:	e2 0f       	add	r30, r18
    1eac:	f3 1f       	adc	r31, r19
    1eae:	ef 5e       	subi	r30, 0xEF	; 239
    1eb0:	fe 4f       	sbci	r31, 0xFE	; 254
    1eb2:	10 82       	st	Z, r1
                    xFuncHandlers[i].pxHandler = NULL;
    1eb4:	12 82       	std	Z+2, r1	; 0x02
    1eb6:	11 82       	std	Z+1, r1	; 0x01
    1eb8:	0a c0       	rjmp	.+20     	; 0x1ece <eMBRegisterCB+0x8a>
            }
            eStatus = ( i != MB_FUNC_HANDLERS_MAX ) ? MB_ENOERR : MB_ENORES;
        }
        else
        {
            for( i = 0; i < MB_FUNC_HANDLERS_MAX; i++ )
    1eba:	2f 5f       	subi	r18, 0xFF	; 255
    1ebc:	3f 4f       	sbci	r19, 0xFF	; 255
    1ebe:	33 96       	adiw	r30, 0x03	; 3
    1ec0:	20 31       	cpi	r18, 0x10	; 16
    1ec2:	31 05       	cpc	r19, r1
    1ec4:	61 f7       	brne	.-40     	; 0x1e9e <eMBRegisterCB+0x5a>
    1ec6:	03 c0       	rjmp	.+6      	; 0x1ece <eMBRegisterCB+0x8a>
    1ec8:	24 e0       	ldi	r18, 0x04	; 4
    1eca:	30 e0       	ldi	r19, 0x00	; 0
    1ecc:	02 c0       	rjmp	.+4      	; 0x1ed2 <eMBRegisterCB+0x8e>
    1ece:	20 e0       	ldi	r18, 0x00	; 0
    1ed0:	30 e0       	ldi	r19, 0x00	; 0
                }
            }
            /* Remove can't fail. */
            eStatus = MB_ENOERR;
        }
        EXIT_CRITICAL_SECTION(  );
    1ed2:	78 94       	sei
    else
    {
        eStatus = MB_EINVAL;
    }
    return eStatus;
}
    1ed4:	c9 01       	movw	r24, r18
    1ed6:	08 95       	ret

00001ed8 <eMBClose>:
eMBErrorCode
eMBClose( void )
{
    eMBErrorCode    eStatus = MB_ENOERR;

    if( eMBState == STATE_DISABLED )
    1ed8:	80 91 0f 01 	lds	r24, 0x010F
    1edc:	90 91 10 01 	lds	r25, 0x0110
    1ee0:	01 97       	sbiw	r24, 0x01	; 1
    1ee2:	19 f0       	breq	.+6      	; 0x1eea <eMBClose+0x12>
    1ee4:	26 e0       	ldi	r18, 0x06	; 6
    1ee6:	30 e0       	ldi	r19, 0x00	; 0
    1ee8:	09 c0       	rjmp	.+18     	; 0x1efc <eMBClose+0x24>
    {
        if( pvMBFrameCloseCur != NULL )
    1eea:	e0 91 80 01 	lds	r30, 0x0180
    1eee:	f0 91 81 01 	lds	r31, 0x0181
    1ef2:	30 97       	sbiw	r30, 0x00	; 0
    1ef4:	09 f0       	breq	.+2      	; 0x1ef8 <eMBClose+0x20>
        {
            pvMBFrameCloseCur(  );
    1ef6:	09 95       	icall
    1ef8:	20 e0       	ldi	r18, 0x00	; 0
    1efa:	30 e0       	ldi	r19, 0x00	; 0
    else
    {
        eStatus = MB_EILLSTATE;
    }
    return eStatus;
}
    1efc:	c9 01       	movw	r24, r18
    1efe:	08 95       	ret

00001f00 <eMBEnable>:
eMBErrorCode
eMBEnable( void )
{
    eMBErrorCode    eStatus = MB_ENOERR;

    if( eMBState == STATE_DISABLED )
    1f00:	80 91 0f 01 	lds	r24, 0x010F
    1f04:	90 91 10 01 	lds	r25, 0x0110
    1f08:	01 97       	sbiw	r24, 0x01	; 1
    1f0a:	19 f0       	breq	.+6      	; 0x1f12 <eMBEnable+0x12>
    1f0c:	26 e0       	ldi	r18, 0x06	; 6
    1f0e:	30 e0       	ldi	r19, 0x00	; 0
    1f10:	0b c0       	rjmp	.+22     	; 0x1f28 <eMBEnable+0x28>
    {
        /* Activate the protocol stack. */
        pvMBFrameStartCur(  );
    1f12:	e0 91 7a 01 	lds	r30, 0x017A
    1f16:	f0 91 7b 01 	lds	r31, 0x017B
    1f1a:	09 95       	icall
        eMBState = STATE_ENABLED;
    1f1c:	10 92 10 01 	sts	0x0110, r1
    1f20:	10 92 0f 01 	sts	0x010F, r1
    1f24:	20 e0       	ldi	r18, 0x00	; 0
    1f26:	30 e0       	ldi	r19, 0x00	; 0
    else
    {
        eStatus = MB_EILLSTATE;
    }
    return eStatus;
}
    1f28:	c9 01       	movw	r24, r18
    1f2a:	08 95       	ret

00001f2c <eMBDisable>:
eMBErrorCode
eMBDisable( void )
{
    eMBErrorCode    eStatus;

    if( eMBState == STATE_ENABLED )
    1f2c:	80 91 0f 01 	lds	r24, 0x010F
    1f30:	90 91 10 01 	lds	r25, 0x0110
    1f34:	00 97       	sbiw	r24, 0x00	; 0
    1f36:	61 f4       	brne	.+24     	; 0x1f50 <eMBDisable+0x24>
    {
        pvMBFrameStopCur(  );
    1f38:	e0 91 7c 01 	lds	r30, 0x017C
    1f3c:	f0 91 7d 01 	lds	r31, 0x017D
    1f40:	09 95       	icall
        eMBState = STATE_DISABLED;
    1f42:	81 e0       	ldi	r24, 0x01	; 1
    1f44:	90 e0       	ldi	r25, 0x00	; 0
    1f46:	90 93 10 01 	sts	0x0110, r25
    1f4a:	80 93 0f 01 	sts	0x010F, r24
    1f4e:	05 c0       	rjmp	.+10     	; 0x1f5a <eMBDisable+0x2e>
        eStatus = MB_ENOERR;
    }
    else if( eMBState == STATE_DISABLED )
    1f50:	01 97       	sbiw	r24, 0x01	; 1
    1f52:	19 f0       	breq	.+6      	; 0x1f5a <eMBDisable+0x2e>
    1f54:	26 e0       	ldi	r18, 0x06	; 6
    1f56:	30 e0       	ldi	r19, 0x00	; 0
    1f58:	02 c0       	rjmp	.+4      	; 0x1f5e <eMBDisable+0x32>
    1f5a:	20 e0       	ldi	r18, 0x00	; 0
    1f5c:	30 e0       	ldi	r19, 0x00	; 0
    else
    {
        eStatus = MB_EILLSTATE;
    }
    return eStatus;
}
    1f5e:	c9 01       	movw	r24, r18
    1f60:	08 95       	ret

00001f62 <eMBPoll>:

eMBErrorCode
eMBPoll( void )
{
    1f62:	df 93       	push	r29
    1f64:	cf 93       	push	r28
    1f66:	00 d0       	rcall	.+0      	; 0x1f68 <eMBPoll+0x6>
    1f68:	cd b7       	in	r28, 0x3d	; 61
    1f6a:	de b7       	in	r29, 0x3e	; 62
    int             i;
    eMBErrorCode    eStatus = MB_ENOERR;
    eMBEventType    eEvent;

    /* Check if the protocol stack is ready. */
    if( eMBState != STATE_ENABLED )
    1f6c:	80 91 0f 01 	lds	r24, 0x010F
    1f70:	90 91 10 01 	lds	r25, 0x0110
    1f74:	89 2b       	or	r24, r25
    1f76:	19 f0       	breq	.+6      	; 0x1f7e <eMBPoll+0x1c>
    1f78:	26 e0       	ldi	r18, 0x06	; 6
    1f7a:	30 e0       	ldi	r19, 0x00	; 0
    1f7c:	89 c0       	rjmp	.+274    	; 0x2090 <eMBPoll+0x12e>
        return MB_EILLSTATE;
    }

    /* Check if there is a event available. If not return control to caller.
     * Otherwise we will handle the event. */
    if( xMBPortEventGet( &eEvent ) == TRUE )
    1f7e:	ce 01       	movw	r24, r28
    1f80:	01 96       	adiw	r24, 0x01	; 1
    1f82:	0e 94 21 0d 	call	0x1a42	; 0x1a42 <xMBPortEventGet>
    1f86:	81 30       	cpi	r24, 0x01	; 1
    1f88:	09 f0       	breq	.+2      	; 0x1f8c <eMBPoll+0x2a>
    1f8a:	80 c0       	rjmp	.+256    	; 0x208c <eMBPoll+0x12a>
    {
        switch ( eEvent )
    1f8c:	89 81       	ldd	r24, Y+1	; 0x01
    1f8e:	9a 81       	ldd	r25, Y+2	; 0x02
    1f90:	81 30       	cpi	r24, 0x01	; 1
    1f92:	91 05       	cpc	r25, r1
    1f94:	21 f0       	breq	.+8      	; 0x1f9e <eMBPoll+0x3c>
    1f96:	02 97       	sbiw	r24, 0x02	; 2
    1f98:	09 f0       	breq	.+2      	; 0x1f9c <eMBPoll+0x3a>
    1f9a:	78 c0       	rjmp	.+240    	; 0x208c <eMBPoll+0x12a>
    1f9c:	1c c0       	rjmp	.+56     	; 0x1fd6 <eMBPoll+0x74>
        {
        case EV_READY:
            break;

        case EV_FRAME_RECEIVED:
            eStatus = peMBFrameReceiveCur( &ucRcvAddress, &ucMBFrame, &usLength );
    1f9e:	e0 91 7e 01 	lds	r30, 0x017E
    1fa2:	f0 91 7f 01 	lds	r31, 0x017F
    1fa6:	82 e7       	ldi	r24, 0x72	; 114
    1fa8:	91 e0       	ldi	r25, 0x01	; 1
    1faa:	63 e7       	ldi	r22, 0x73	; 115
    1fac:	71 e0       	ldi	r23, 0x01	; 1
    1fae:	4f e6       	ldi	r20, 0x6F	; 111
    1fb0:	51 e0       	ldi	r21, 0x01	; 1
    1fb2:	09 95       	icall
            if( eStatus == MB_ENOERR )
    1fb4:	89 2b       	or	r24, r25
    1fb6:	09 f0       	breq	.+2      	; 0x1fba <eMBPoll+0x58>
    1fb8:	69 c0       	rjmp	.+210    	; 0x208c <eMBPoll+0x12a>
            {
                /* Check if the frame is for us. If not ignore the frame. */
                if( ( ucRcvAddress == ucMBAddress ) || ( ucRcvAddress == MB_ADDRESS_BROADCAST ) )
    1fba:	90 91 72 01 	lds	r25, 0x0172
    1fbe:	80 91 75 01 	lds	r24, 0x0175
    1fc2:	98 17       	cp	r25, r24
    1fc4:	19 f0       	breq	.+6      	; 0x1fcc <eMBPoll+0x6a>
    1fc6:	99 23       	and	r25, r25
    1fc8:	09 f0       	breq	.+2      	; 0x1fcc <eMBPoll+0x6a>
    1fca:	60 c0       	rjmp	.+192    	; 0x208c <eMBPoll+0x12a>
                {
                    ( void )xMBPortEventPost( EV_EXECUTE );
    1fcc:	82 e0       	ldi	r24, 0x02	; 2
    1fce:	90 e0       	ldi	r25, 0x00	; 0
    1fd0:	0e 94 18 0d 	call	0x1a30	; 0x1a30 <xMBPortEventPost>
    1fd4:	5b c0       	rjmp	.+182    	; 0x208c <eMBPoll+0x12a>
                }
            }
            break;

        case EV_EXECUTE:
            ucFunctionCode = ucMBFrame[MB_PDU_FUNC_OFF];
    1fd6:	a0 91 73 01 	lds	r26, 0x0173
    1fda:	b0 91 74 01 	lds	r27, 0x0174
    1fde:	3c 91       	ld	r19, X
    1fe0:	30 93 71 01 	sts	0x0171, r19
            eException = MB_EX_ILLEGAL_FUNCTION;
    1fe4:	81 e0       	ldi	r24, 0x01	; 1
    1fe6:	90 e0       	ldi	r25, 0x00	; 0
    1fe8:	90 93 6e 01 	sts	0x016E, r25
    1fec:	80 93 6d 01 	sts	0x016D, r24
    1ff0:	e1 e1       	ldi	r30, 0x11	; 17
    1ff2:	f1 e0       	ldi	r31, 0x01	; 1
    1ff4:	80 e0       	ldi	r24, 0x00	; 0
    1ff6:	90 e0       	ldi	r25, 0x00	; 0
            for( i = 0; i < MB_FUNC_HANDLERS_MAX; i++ )
            {
                /* No more function handlers registered. Abort. */
                if( xFuncHandlers[i].ucFunctionCode == 0 )
    1ff8:	20 81       	ld	r18, Z
    1ffa:	22 23       	and	r18, r18
    1ffc:	d1 f0       	breq	.+52     	; 0x2032 <eMBPoll+0xd0>
                {
                    break;
                }
                else if( xFuncHandlers[i].ucFunctionCode == ucFunctionCode )
    1ffe:	23 17       	cp	r18, r19
    2000:	99 f4       	brne	.+38     	; 0x2028 <eMBPoll+0xc6>
                {
                    eException = xFuncHandlers[i].pxHandler( ucMBFrame, &usLength );
    2002:	fc 01       	movw	r30, r24
    2004:	ee 0f       	add	r30, r30
    2006:	ff 1f       	adc	r31, r31
    2008:	e8 0f       	add	r30, r24
    200a:	f9 1f       	adc	r31, r25
    200c:	ef 5e       	subi	r30, 0xEF	; 239
    200e:	fe 4f       	sbci	r31, 0xFE	; 254
    2010:	01 80       	ldd	r0, Z+1	; 0x01
    2012:	f2 81       	ldd	r31, Z+2	; 0x02
    2014:	e0 2d       	mov	r30, r0
    2016:	cd 01       	movw	r24, r26
    2018:	6f e6       	ldi	r22, 0x6F	; 111
    201a:	71 e0       	ldi	r23, 0x01	; 1
    201c:	09 95       	icall
    201e:	90 93 6e 01 	sts	0x016E, r25
    2022:	80 93 6d 01 	sts	0x016D, r24
    2026:	05 c0       	rjmp	.+10     	; 0x2032 <eMBPoll+0xd0>
            break;

        case EV_EXECUTE:
            ucFunctionCode = ucMBFrame[MB_PDU_FUNC_OFF];
            eException = MB_EX_ILLEGAL_FUNCTION;
            for( i = 0; i < MB_FUNC_HANDLERS_MAX; i++ )
    2028:	01 96       	adiw	r24, 0x01	; 1
    202a:	33 96       	adiw	r30, 0x03	; 3
    202c:	80 31       	cpi	r24, 0x10	; 16
    202e:	91 05       	cpc	r25, r1
    2030:	19 f7       	brne	.-58     	; 0x1ff8 <eMBPoll+0x96>
                }
            }

            /* If the request was not sent to the broadcast address we
             * return a reply. */
            if( ucRcvAddress != MB_ADDRESS_BROADCAST )
    2032:	80 91 72 01 	lds	r24, 0x0172
    2036:	88 23       	and	r24, r24
    2038:	49 f1       	breq	.+82     	; 0x208c <eMBPoll+0x12a>
            {
                if( eException != MB_EX_NONE )
    203a:	20 91 6d 01 	lds	r18, 0x016D
    203e:	30 91 6e 01 	lds	r19, 0x016E
    2042:	21 15       	cp	r18, r1
    2044:	31 05       	cpc	r19, r1
    2046:	99 f0       	breq	.+38     	; 0x206e <eMBPoll+0x10c>
                {
                    /* An exception occured. Build an error frame. */
                    usLength = 0;
                    ucMBFrame[usLength++] = ( UCHAR )( ucFunctionCode | MB_FUNC_ERROR );
    2048:	e0 91 73 01 	lds	r30, 0x0173
    204c:	f0 91 74 01 	lds	r31, 0x0174
    2050:	80 91 71 01 	lds	r24, 0x0171
    2054:	80 68       	ori	r24, 0x80	; 128
    2056:	80 83       	st	Z, r24
                    ucMBFrame[usLength++] = eException;
    2058:	e0 91 73 01 	lds	r30, 0x0173
    205c:	f0 91 74 01 	lds	r31, 0x0174
    2060:	21 83       	std	Z+1, r18	; 0x01
    2062:	82 e0       	ldi	r24, 0x02	; 2
    2064:	90 e0       	ldi	r25, 0x00	; 0
    2066:	90 93 70 01 	sts	0x0170, r25
    206a:	80 93 6f 01 	sts	0x016F, r24
                }
                if( ( eMBCurrentMode == MB_ASCII ) && MB_ASCII_TIMEOUT_WAIT_BEFORE_SEND_MS )
                {
                    vMBPortTimersDelay( MB_ASCII_TIMEOUT_WAIT_BEFORE_SEND_MS );
                }                
                eStatus = peMBFrameSendCur( ucMBAddress, ucMBFrame, usLength );
    206e:	60 91 73 01 	lds	r22, 0x0173
    2072:	70 91 74 01 	lds	r23, 0x0174
    2076:	40 91 6f 01 	lds	r20, 0x016F
    207a:	50 91 70 01 	lds	r21, 0x0170
    207e:	e0 91 78 01 	lds	r30, 0x0178
    2082:	f0 91 79 01 	lds	r31, 0x0179
    2086:	80 91 75 01 	lds	r24, 0x0175
    208a:	09 95       	icall
    208c:	20 e0       	ldi	r18, 0x00	; 0
    208e:	30 e0       	ldi	r19, 0x00	; 0
        case EV_FRAME_SENT:
            break;
        }
    }
    return MB_ENOERR;
}
    2090:	c9 01       	movw	r24, r18
    2092:	0f 90       	pop	r0
    2094:	0f 90       	pop	r0
    2096:	cf 91       	pop	r28
    2098:	df 91       	pop	r29
    209a:	08 95       	ret

0000209c <eMBTCPInit>:
}

#if MB_TCP_ENABLED > 0
eMBErrorCode
eMBTCPInit( USHORT ucTCPPort )
{
    209c:	cf 93       	push	r28
    209e:	df 93       	push	r29
    eMBErrorCode    eStatus = MB_ENOERR;

    if( ( eStatus = eMBTCPDoInit( ucTCPPort ) ) != MB_ENOERR )
    20a0:	0e 94 86 37 	call	0x6f0c	; 0x6f0c <eMBTCPDoInit>
    20a4:	ec 01       	movw	r28, r24
    20a6:	00 97       	sbiw	r24, 0x00	; 0
    20a8:	61 f5       	brne	.+88     	; 0x2102 <eMBTCPInit+0x66>
    {
        eMBState = STATE_DISABLED;
    }
    else if( !xMBPortEventInit(  ) )
    20aa:	0e 94 14 0d 	call	0x1a28	; 0x1a28 <xMBPortEventInit>
    20ae:	88 23       	and	r24, r24
    20b0:	19 f4       	brne	.+6      	; 0x20b8 <eMBTCPInit+0x1c>
    20b2:	c3 e0       	ldi	r28, 0x03	; 3
    20b4:	d0 e0       	ldi	r29, 0x00	; 0
    20b6:	2b c0       	rjmp	.+86     	; 0x210e <eMBTCPInit+0x72>
        /* Port dependent event module initalization failed. */
        eStatus = MB_EPORTERR;
    }
    else
    {
        pvMBFrameStartCur = eMBTCPStart;
    20b8:	87 e2       	ldi	r24, 0x27	; 39
    20ba:	97 e3       	ldi	r25, 0x37	; 55
    20bc:	90 93 7b 01 	sts	0x017B, r25
    20c0:	80 93 7a 01 	sts	0x017A, r24
        pvMBFrameStopCur = eMBTCPStop;
    20c4:	83 e8       	ldi	r24, 0x83	; 131
    20c6:	97 e3       	ldi	r25, 0x37	; 55
    20c8:	90 93 7d 01 	sts	0x017D, r25
    20cc:	80 93 7c 01 	sts	0x017C, r24
        peMBFrameReceiveCur = eMBTCPReceive;
    20d0:	81 e4       	ldi	r24, 0x41	; 65
    20d2:	97 e3       	ldi	r25, 0x37	; 55
    20d4:	90 93 7f 01 	sts	0x017F, r25
    20d8:	80 93 7e 01 	sts	0x017E, r24
        peMBFrameSendCur = eMBTCPSend;
    20dc:	88 e2       	ldi	r24, 0x28	; 40
    20de:	97 e3       	ldi	r25, 0x37	; 55
    20e0:	90 93 79 01 	sts	0x0179, r25
    20e4:	80 93 78 01 	sts	0x0178, r24
        pvMBFrameCloseCur = MB_PORT_HAS_CLOSE ? vMBTCPPortClose : NULL;
    20e8:	10 92 81 01 	sts	0x0181, r1
    20ec:	10 92 80 01 	sts	0x0180, r1
        ucMBAddress = MB_TCP_PSEUDO_ADDRESS;
    20f0:	8f ef       	ldi	r24, 0xFF	; 255
    20f2:	80 93 75 01 	sts	0x0175, r24
        eMBCurrentMode = MB_TCP;
    20f6:	82 e0       	ldi	r24, 0x02	; 2
    20f8:	90 e0       	ldi	r25, 0x00	; 0
    20fa:	90 93 77 01 	sts	0x0177, r25
    20fe:	80 93 76 01 	sts	0x0176, r24
        eMBState = STATE_DISABLED;
    2102:	81 e0       	ldi	r24, 0x01	; 1
    2104:	90 e0       	ldi	r25, 0x00	; 0
    2106:	90 93 10 01 	sts	0x0110, r25
    210a:	80 93 0f 01 	sts	0x010F, r24
    }
    return eStatus;
}
    210e:	ce 01       	movw	r24, r28
    2110:	df 91       	pop	r29
    2112:	cf 91       	pop	r28
    2114:	08 95       	ret

00002116 <eMBInit>:
};

/* ----------------------- Start implementation -----------------------------*/
eMBErrorCode
eMBInit( eMBMode eMode, UCHAR ucSlaveAddress, UCHAR ucPort, ULONG ulBaudRate, eMBParity eParity )
{
    2116:	ef 92       	push	r14
    2118:	ff 92       	push	r15
    211a:	0f 93       	push	r16
    211c:	1f 93       	push	r17
    211e:	fc 01       	movw	r30, r24
    eMBErrorCode    eStatus = MB_ENOERR;

    /* check preconditions */
    if( ( ucSlaveAddress == MB_ADDRESS_BROADCAST ) ||
    2120:	86 2f       	mov	r24, r22
    2122:	81 50       	subi	r24, 0x01	; 1
    2124:	87 3f       	cpi	r24, 0xF7	; 247
    2126:	08 f0       	brcs	.+2      	; 0x212a <eMBInit+0x14>
    2128:	4f c0       	rjmp	.+158    	; 0x21c8 <eMBInit+0xb2>
    {
        eStatus = MB_EINVAL;
    }
    else
    {
        ucMBAddress = ucSlaveAddress;
    212a:	60 93 75 01 	sts	0x0175, r22

        switch ( eMode )
    212e:	ef 2b       	or	r30, r31
    2130:	09 f0       	breq	.+2      	; 0x2134 <eMBInit+0x1e>
    2132:	4a c0       	rjmp	.+148    	; 0x21c8 <eMBInit+0xb2>
        {
#if MB_RTU_ENABLED > 0
        case MB_RTU:
            pvMBFrameStartCur = eMBRTUStart;
    2134:	86 e6       	ldi	r24, 0x66	; 102
    2136:	95 e1       	ldi	r25, 0x15	; 21
    2138:	90 93 7b 01 	sts	0x017B, r25
    213c:	80 93 7a 01 	sts	0x017A, r24
            pvMBFrameStopCur = eMBRTUStop;
    2140:	8b ec       	ldi	r24, 0xCB	; 203
    2142:	94 e1       	ldi	r25, 0x14	; 20
    2144:	90 93 7d 01 	sts	0x017D, r25
    2148:	80 93 7c 01 	sts	0x017C, r24
            peMBFrameSendCur = eMBRTUSend;
    214c:	83 e7       	ldi	r24, 0x73	; 115
    214e:	95 e1       	ldi	r25, 0x15	; 21
    2150:	90 93 79 01 	sts	0x0179, r25
    2154:	80 93 78 01 	sts	0x0178, r24
            peMBFrameReceiveCur = eMBRTUReceive;
    2158:	87 ec       	ldi	r24, 0xC7	; 199
    215a:	95 e1       	ldi	r25, 0x15	; 21
    215c:	90 93 7f 01 	sts	0x017F, r25
    2160:	80 93 7e 01 	sts	0x017E, r24
            pvMBFrameCloseCur = MB_PORT_HAS_CLOSE ? vMBPortClose : NULL;
    2164:	10 92 81 01 	sts	0x0181, r1
    2168:	10 92 80 01 	sts	0x0180, r1
            pxMBFrameCBByteReceived = xMBRTUReceiveFSM;
    216c:	84 e1       	ldi	r24, 0x14	; 20
    216e:	95 e1       	ldi	r25, 0x15	; 21
    2170:	90 93 b1 0b 	sts	0x0BB1, r25
    2174:	80 93 b0 0b 	sts	0x0BB0, r24
            pxMBFrameCBTransmitterEmpty = xMBRTUTransmitFSM;
    2178:	84 ed       	ldi	r24, 0xD4	; 212
    217a:	94 e1       	ldi	r25, 0x14	; 20
    217c:	90 93 ad 0b 	sts	0x0BAD, r25
    2180:	80 93 ac 0b 	sts	0x0BAC, r24
            pxMBPortCBTimerExpired = xMBRTUTimerT35Expired;
    2184:	8d ea       	ldi	r24, 0xAD	; 173
    2186:	94 e1       	ldi	r25, 0x14	; 20
    2188:	90 93 af 0b 	sts	0x0BAF, r25
    218c:	80 93 ae 0b 	sts	0x0BAE, r24

            eStatus = eMBRTUInit( ucMBAddress, ucPort, ulBaudRate, eParity );
    2190:	86 2f       	mov	r24, r22
    2192:	64 2f       	mov	r22, r20
    2194:	a9 01       	movw	r20, r18
    2196:	98 01       	movw	r18, r16
    2198:	87 01       	movw	r16, r14
    219a:	0e 94 ff 15 	call	0x2bfe	; 0x2bfe <eMBRTUInit>
    219e:	8c 01       	movw	r16, r24
#endif
        default:
            eStatus = MB_EINVAL;
        }

        if( eStatus == MB_ENOERR )
    21a0:	00 97       	sbiw	r24, 0x00	; 0
    21a2:	a1 f4       	brne	.+40     	; 0x21cc <eMBInit+0xb6>
        {
            if( !xMBPortEventInit(  ) )
    21a4:	0e 94 14 0d 	call	0x1a28	; 0x1a28 <xMBPortEventInit>
    21a8:	88 23       	and	r24, r24
    21aa:	19 f4       	brne	.+6      	; 0x21b2 <eMBInit+0x9c>
    21ac:	03 e0       	ldi	r16, 0x03	; 3
    21ae:	10 e0       	ldi	r17, 0x00	; 0
    21b0:	0d c0       	rjmp	.+26     	; 0x21cc <eMBInit+0xb6>
                /* port dependent event module initalization failed. */
                eStatus = MB_EPORTERR;
            }
            else
            {
                eMBCurrentMode = eMode;
    21b2:	10 92 77 01 	sts	0x0177, r1
    21b6:	10 92 76 01 	sts	0x0176, r1
                eMBState = STATE_DISABLED;
    21ba:	81 e0       	ldi	r24, 0x01	; 1
    21bc:	90 e0       	ldi	r25, 0x00	; 0
    21be:	90 93 10 01 	sts	0x0110, r25
    21c2:	80 93 0f 01 	sts	0x010F, r24
    21c6:	02 c0       	rjmp	.+4      	; 0x21cc <eMBInit+0xb6>
    21c8:	02 e0       	ldi	r16, 0x02	; 2
    21ca:	10 e0       	ldi	r17, 0x00	; 0
            }
        }
    }
    return eStatus;
}
    21cc:	c8 01       	movw	r24, r16
    21ce:	1f 91       	pop	r17
    21d0:	0f 91       	pop	r16
    21d2:	ff 90       	pop	r15
    21d4:	ef 90       	pop	r14
    21d6:	08 95       	ret

000021d8 <eMBFuncWriteMultipleCoils>:
#endif

#if MB_FUNC_WRITE_MULTIPLE_COILS_ENABLED > 0
eMBException
eMBFuncWriteMultipleCoils( UCHAR * pucFrame, USHORT * usLen )
{
    21d8:	cf 93       	push	r28
    21da:	df 93       	push	r29
    21dc:	fc 01       	movw	r30, r24
    21de:	eb 01       	movw	r28, r22
    UCHAR           ucByteCountVerify;

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen > ( MB_PDU_FUNC_WRITE_SIZE + MB_PDU_SIZE_MIN ) )
    21e0:	88 81       	ld	r24, Y
    21e2:	99 81       	ldd	r25, Y+1	; 0x01
    21e4:	06 97       	sbiw	r24, 0x06	; 6
    21e6:	d8 f1       	brcs	.+118    	; 0x225e <eMBFuncWriteMultipleCoils+0x86>
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF] << 8 );
    21e8:	a1 81       	ldd	r26, Z+1	; 0x01
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF + 1] );
    21ea:	b2 81       	ldd	r27, Z+2	; 0x02
        usRegAddress++;

        usCoilCnt = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_COILCNT_OFF] << 8 );
    21ec:	93 81       	ldd	r25, Z+3	; 0x03
    21ee:	80 e0       	ldi	r24, 0x00	; 0
        usCoilCnt |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_COILCNT_OFF + 1] );
    21f0:	24 81       	ldd	r18, Z+4	; 0x04
    21f2:	42 2f       	mov	r20, r18
    21f4:	50 e0       	ldi	r21, 0x00	; 0
    21f6:	48 2b       	or	r20, r24
    21f8:	59 2b       	or	r21, r25

        ucByteCount = pucFrame[MB_PDU_FUNC_WRITE_MUL_BYTECNT_OFF];
    21fa:	35 81       	ldd	r19, Z+5	; 0x05

        /* Compute the number of expected bytes in the request. */
        if( ( usCoilCnt & 0x0007 ) != 0 )
    21fc:	ca 01       	movw	r24, r20
    21fe:	87 70       	andi	r24, 0x07	; 7
    2200:	90 70       	andi	r25, 0x00	; 0
    2202:	ba 01       	movw	r22, r20
    2204:	23 e0       	ldi	r18, 0x03	; 3
    2206:	76 95       	lsr	r23
    2208:	67 95       	ror	r22
    220a:	2a 95       	dec	r18
    220c:	e1 f7       	brne	.-8      	; 0x2206 <eMBFuncWriteMultipleCoils+0x2e>
    220e:	89 2b       	or	r24, r25
    2210:	19 f0       	breq	.+6      	; 0x2218 <eMBFuncWriteMultipleCoils+0x40>
        {
            ucByteCountVerify = ( UCHAR )( usCoilCnt / 8 + 1 );
    2212:	26 2f       	mov	r18, r22
    2214:	2f 5f       	subi	r18, 0xFF	; 255
    2216:	01 c0       	rjmp	.+2      	; 0x221a <eMBFuncWriteMultipleCoils+0x42>
        }
        else
        {
            ucByteCountVerify = ( UCHAR )( usCoilCnt / 8 );
    2218:	26 2f       	mov	r18, r22
        }

        if( ( usCoilCnt >= 1 ) &&
    221a:	ca 01       	movw	r24, r20
    221c:	01 97       	sbiw	r24, 0x01	; 1
    221e:	80 5b       	subi	r24, 0xB0	; 176
    2220:	97 40       	sbci	r25, 0x07	; 7
    2222:	e8 f4       	brcc	.+58     	; 0x225e <eMBFuncWriteMultipleCoils+0x86>
    2224:	23 17       	cp	r18, r19
    2226:	d9 f4       	brne	.+54     	; 0x225e <eMBFuncWriteMultipleCoils+0x86>
    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen > ( MB_PDU_FUNC_WRITE_SIZE + MB_PDU_SIZE_MIN ) )
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF] << 8 );
    2228:	7a 2f       	mov	r23, r26
    222a:	60 e0       	ldi	r22, 0x00	; 0
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF + 1] );
    222c:	8b 2f       	mov	r24, r27
    222e:	90 e0       	ldi	r25, 0x00	; 0
    2230:	68 2b       	or	r22, r24
    2232:	79 2b       	or	r23, r25

        if( ( usCoilCnt >= 1 ) &&
            ( usCoilCnt <= MB_PDU_FUNC_WRITE_MUL_COILCNT_MAX ) &&
            ( ucByteCountVerify == ucByteCount ) )
        {
            eRegStatus =
    2234:	6f 5f       	subi	r22, 0xFF	; 255
    2236:	7f 4f       	sbci	r23, 0xFF	; 255
    2238:	cf 01       	movw	r24, r30
    223a:	06 96       	adiw	r24, 0x06	; 6
    223c:	21 e0       	ldi	r18, 0x01	; 1
    223e:	30 e0       	ldi	r19, 0x00	; 0
    2240:	0e 94 52 04 	call	0x8a4	; 0x8a4 <eMBRegCoilsCB>
                eMBRegCoilsCB( &pucFrame[MB_PDU_FUNC_WRITE_MUL_VALUES_OFF],
                               usRegAddress, usCoilCnt, MB_REG_WRITE );

            /* If an error occured convert it into a Modbus exception. */
            if( eRegStatus != MB_ENOERR )
    2244:	00 97       	sbiw	r24, 0x00	; 0
    2246:	21 f0       	breq	.+8      	; 0x2250 <eMBFuncWriteMultipleCoils+0x78>
            {
                eStatus = prveMBError2Exception( eRegStatus );
    2248:	0e 94 78 14 	call	0x28f0	; 0x28f0 <prveMBError2Exception>
    224c:	9c 01       	movw	r18, r24
    224e:	09 c0       	rjmp	.+18     	; 0x2262 <eMBFuncWriteMultipleCoils+0x8a>
            else
            {
                /* The response contains the function code, the starting address
                 * and the quantity of registers. We reuse the old values in the 
                 * buffer because they are still valid. */
                *usLen = MB_PDU_FUNC_WRITE_MUL_BYTECNT_OFF;
    2250:	85 e0       	ldi	r24, 0x05	; 5
    2252:	90 e0       	ldi	r25, 0x00	; 0
    2254:	99 83       	std	Y+1, r25	; 0x01
    2256:	88 83       	st	Y, r24
    2258:	20 e0       	ldi	r18, 0x00	; 0
    225a:	30 e0       	ldi	r19, 0x00	; 0
    225c:	02 c0       	rjmp	.+4      	; 0x2262 <eMBFuncWriteMultipleCoils+0x8a>
    225e:	23 e0       	ldi	r18, 0x03	; 3
    2260:	30 e0       	ldi	r19, 0x00	; 0
        /* Can't be a valid write coil register request because the length
         * is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
    }
    return eStatus;
}
    2262:	c9 01       	movw	r24, r18
    2264:	df 91       	pop	r29
    2266:	cf 91       	pop	r28
    2268:	08 95       	ret

0000226a <eMBFuncWriteCoil>:
}

#if MB_FUNC_WRITE_COIL_ENABLED > 0
eMBException
eMBFuncWriteCoil( UCHAR * pucFrame, USHORT * usLen )
{
    226a:	df 93       	push	r29
    226c:	cf 93       	push	r28
    226e:	00 d0       	rcall	.+0      	; 0x2270 <eMBFuncWriteCoil+0x6>
    2270:	cd b7       	in	r28, 0x3d	; 61
    2272:	de b7       	in	r29, 0x3e	; 62
    2274:	dc 01       	movw	r26, r24
    2276:	fb 01       	movw	r30, r22
    UCHAR           ucBuf[2];

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_WRITE_SIZE + MB_PDU_SIZE_MIN ) )
    2278:	80 81       	ld	r24, Z
    227a:	91 81       	ldd	r25, Z+1	; 0x01
    227c:	05 97       	sbiw	r24, 0x05	; 5
    227e:	89 f5       	brne	.+98     	; 0x22e2 <eMBFuncWriteCoil+0x78>
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_ADDR_OFF] << 8 );
    2280:	11 96       	adiw	r26, 0x01	; 1
    2282:	2c 91       	ld	r18, X
    2284:	11 97       	sbiw	r26, 0x01	; 1
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_ADDR_OFF + 1] );
    2286:	12 96       	adiw	r26, 0x02	; 2
    2288:	3c 91       	ld	r19, X
    228a:	12 97       	sbiw	r26, 0x02	; 2
        usRegAddress++;

        if( ( pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF + 1] == 0x00 ) &&
    228c:	14 96       	adiw	r26, 0x04	; 4
    228e:	8c 91       	ld	r24, X
    2290:	14 97       	sbiw	r26, 0x04	; 4
    2292:	88 23       	and	r24, r24
    2294:	31 f5       	brne	.+76     	; 0x22e2 <eMBFuncWriteCoil+0x78>
    2296:	13 96       	adiw	r26, 0x03	; 3
    2298:	9c 91       	ld	r25, X
    229a:	89 2f       	mov	r24, r25
    229c:	81 50       	subi	r24, 0x01	; 1
    229e:	8e 3f       	cpi	r24, 0xFE	; 254
    22a0:	00 f1       	brcs	.+64     	; 0x22e2 <eMBFuncWriteCoil+0x78>
            ( ( pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF] == 0xFF ) ||
              ( pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF] == 0x00 ) ) )
        {
            ucBuf[1] = 0;
    22a2:	1a 82       	std	Y+2, r1	; 0x02
            if( pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF] == 0xFF )
    22a4:	9f 3f       	cpi	r25, 0xFF	; 255
    22a6:	19 f4       	brne	.+6      	; 0x22ae <eMBFuncWriteCoil+0x44>
            {
                ucBuf[0] = 1;
    22a8:	81 e0       	ldi	r24, 0x01	; 1
    22aa:	89 83       	std	Y+1, r24	; 0x01
    22ac:	01 c0       	rjmp	.+2      	; 0x22b0 <eMBFuncWriteCoil+0x46>
            }
            else
            {
                ucBuf[0] = 0;
    22ae:	19 82       	std	Y+1, r1	; 0x01
    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_WRITE_SIZE + MB_PDU_SIZE_MIN ) )
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_ADDR_OFF] << 8 );
    22b0:	72 2f       	mov	r23, r18
    22b2:	60 e0       	ldi	r22, 0x00	; 0
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_ADDR_OFF + 1] );
    22b4:	83 2f       	mov	r24, r19
    22b6:	90 e0       	ldi	r25, 0x00	; 0
    22b8:	68 2b       	or	r22, r24
    22ba:	79 2b       	or	r23, r25
            }
            else
            {
                ucBuf[0] = 0;
            }
            eRegStatus =
    22bc:	6f 5f       	subi	r22, 0xFF	; 255
    22be:	7f 4f       	sbci	r23, 0xFF	; 255
    22c0:	ce 01       	movw	r24, r28
    22c2:	01 96       	adiw	r24, 0x01	; 1
    22c4:	41 e0       	ldi	r20, 0x01	; 1
    22c6:	50 e0       	ldi	r21, 0x00	; 0
    22c8:	21 e0       	ldi	r18, 0x01	; 1
    22ca:	30 e0       	ldi	r19, 0x00	; 0
    22cc:	0e 94 52 04 	call	0x8a4	; 0x8a4 <eMBRegCoilsCB>
                eMBRegCoilsCB( &ucBuf[0], usRegAddress, 1, MB_REG_WRITE );

            /* If an error occured convert it into a Modbus exception. */
            if( eRegStatus != MB_ENOERR )
    22d0:	00 97       	sbiw	r24, 0x00	; 0
    22d2:	19 f4       	brne	.+6      	; 0x22da <eMBFuncWriteCoil+0x70>
    22d4:	20 e0       	ldi	r18, 0x00	; 0
    22d6:	30 e0       	ldi	r19, 0x00	; 0
    22d8:	06 c0       	rjmp	.+12     	; 0x22e6 <eMBFuncWriteCoil+0x7c>
            {
                eStatus = prveMBError2Exception( eRegStatus );
    22da:	0e 94 78 14 	call	0x28f0	; 0x28f0 <prveMBError2Exception>
    22de:	9c 01       	movw	r18, r24
    22e0:	02 c0       	rjmp	.+4      	; 0x22e6 <eMBFuncWriteCoil+0x7c>
    22e2:	23 e0       	ldi	r18, 0x03	; 3
    22e4:	30 e0       	ldi	r19, 0x00	; 0
        /* Can't be a valid write coil register request because the length
         * is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
    }
    return eStatus;
}
    22e6:	c9 01       	movw	r24, r18
    22e8:	0f 90       	pop	r0
    22ea:	0f 90       	pop	r0
    22ec:	cf 91       	pop	r28
    22ee:	df 91       	pop	r29
    22f0:	08 95       	ret

000022f2 <eMBFuncReadCoils>:

#if MB_FUNC_READ_COILS_ENABLED > 0

eMBException
eMBFuncReadCoils( UCHAR * pucFrame, USHORT * usLen )
{
    22f2:	0f 93       	push	r16
    22f4:	1f 93       	push	r17
    22f6:	cf 93       	push	r28
    22f8:	df 93       	push	r29
    22fa:	fc 01       	movw	r30, r24
    22fc:	eb 01       	movw	r28, r22
    UCHAR          *pucFrameCur;

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
    22fe:	88 81       	ld	r24, Y
    2300:	99 81       	ldd	r25, Y+1	; 0x01
    2302:	05 97       	sbiw	r24, 0x05	; 5
    2304:	09 f0       	breq	.+2      	; 0x2308 <eMBFuncReadCoils+0x16>
    2306:	4a c0       	rjmp	.+148    	; 0x239c <eMBFuncReadCoils+0xaa>
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF] << 8 );
    2308:	01 81       	ldd	r16, Z+1	; 0x01
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF + 1] );
    230a:	df 01       	movw	r26, r30
    230c:	12 96       	adiw	r26, 0x02	; 2
    230e:	32 81       	ldd	r19, Z+2	; 0x02
        usRegAddress++;

        usCoilCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_COILCNT_OFF] << 8 );
    2310:	93 81       	ldd	r25, Z+3	; 0x03
    2312:	80 e0       	ldi	r24, 0x00	; 0
        usCoilCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_COILCNT_OFF + 1] );
    2314:	24 81       	ldd	r18, Z+4	; 0x04
    2316:	42 2f       	mov	r20, r18
    2318:	50 e0       	ldi	r21, 0x00	; 0
    231a:	48 2b       	or	r20, r24
    231c:	59 2b       	or	r21, r25

        /* Check if the number of registers to read is valid. If not
         * return Modbus illegal data value exception. 
         */
        if( ( usCoilCount >= 1 ) &&
    231e:	ca 01       	movw	r24, r20
    2320:	01 97       	sbiw	r24, 0x01	; 1
    2322:	8f 5c       	subi	r24, 0xCF	; 207
    2324:	97 40       	sbci	r25, 0x07	; 7
    2326:	d0 f5       	brcc	.+116    	; 0x239c <eMBFuncReadCoils+0xaa>
            ( usCoilCount < MB_PDU_FUNC_READ_COILCNT_MAX ) )
        {
            /* Set the current PDU data pointer to the beginning. */
            pucFrameCur = &pucFrame[MB_PDU_FUNC_OFF];
            *usLen = MB_PDU_FUNC_OFF;
    2328:	19 82       	std	Y+1, r1	; 0x01
    232a:	18 82       	st	Y, r1

            /* First byte contains the function code. */
            *pucFrameCur++ = MB_FUNC_READ_COILS;
    232c:	81 e0       	ldi	r24, 0x01	; 1
    232e:	80 83       	st	Z, r24
            *usLen += 1;
    2330:	88 81       	ld	r24, Y
    2332:	99 81       	ldd	r25, Y+1	; 0x01
    2334:	01 96       	adiw	r24, 0x01	; 1
    2336:	99 83       	std	Y+1, r25	; 0x01
    2338:	88 83       	st	Y, r24

            /* Test if the quantity of coils is a multiple of 8. If not last
             * byte is only partially field with unused coils set to zero. */
            if( ( usCoilCount & 0x0007 ) != 0 )
    233a:	ca 01       	movw	r24, r20
    233c:	87 70       	andi	r24, 0x07	; 7
    233e:	90 70       	andi	r25, 0x00	; 0
    2340:	ba 01       	movw	r22, r20
    2342:	13 e0       	ldi	r17, 0x03	; 3
    2344:	76 95       	lsr	r23
    2346:	67 95       	ror	r22
    2348:	1a 95       	dec	r17
    234a:	e1 f7       	brne	.-8      	; 0x2344 <eMBFuncReadCoils+0x52>
    234c:	89 2b       	or	r24, r25
    234e:	19 f0       	breq	.+6      	; 0x2356 <eMBFuncReadCoils+0x64>
            {
                ucNBytes = ( UCHAR )( usCoilCount / 8 + 1 );
    2350:	16 2f       	mov	r17, r22
    2352:	1f 5f       	subi	r17, 0xFF	; 255
    2354:	01 c0       	rjmp	.+2      	; 0x2358 <eMBFuncReadCoils+0x66>
            }
            else
            {
                ucNBytes = ( UCHAR )( usCoilCount / 8 );
    2356:	16 2f       	mov	r17, r22
            }
            *pucFrameCur++ = ucNBytes;
    2358:	11 83       	std	Z+1, r17	; 0x01
            *usLen += 1;
    235a:	88 81       	ld	r24, Y
    235c:	99 81       	ldd	r25, Y+1	; 0x01
    235e:	01 96       	adiw	r24, 0x01	; 1
    2360:	99 83       	std	Y+1, r25	; 0x01
    2362:	88 83       	st	Y, r24
    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF] << 8 );
    2364:	70 2f       	mov	r23, r16
    2366:	60 e0       	ldi	r22, 0x00	; 0
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF + 1] );
    2368:	83 2f       	mov	r24, r19
    236a:	90 e0       	ldi	r25, 0x00	; 0
    236c:	68 2b       	or	r22, r24
    236e:	79 2b       	or	r23, r25
                ucNBytes = ( UCHAR )( usCoilCount / 8 );
            }
            *pucFrameCur++ = ucNBytes;
            *usLen += 1;

            eRegStatus =
    2370:	6f 5f       	subi	r22, 0xFF	; 255
    2372:	7f 4f       	sbci	r23, 0xFF	; 255
    2374:	cd 01       	movw	r24, r26
    2376:	20 e0       	ldi	r18, 0x00	; 0
    2378:	30 e0       	ldi	r19, 0x00	; 0
    237a:	0e 94 52 04 	call	0x8a4	; 0x8a4 <eMBRegCoilsCB>
                eMBRegCoilsCB( pucFrameCur, usRegAddress, usCoilCount,
                               MB_REG_READ );

            /* If an error occured convert it into a Modbus exception. */
            if( eRegStatus != MB_ENOERR )
    237e:	00 97       	sbiw	r24, 0x00	; 0
    2380:	21 f0       	breq	.+8      	; 0x238a <eMBFuncReadCoils+0x98>
            {
                eStatus = prveMBError2Exception( eRegStatus );
    2382:	0e 94 78 14 	call	0x28f0	; 0x28f0 <prveMBError2Exception>
    2386:	9c 01       	movw	r18, r24
    2388:	0b c0       	rjmp	.+22     	; 0x23a0 <eMBFuncReadCoils+0xae>
            else
            {
                /* The response contains the function code, the starting address
                 * and the quantity of registers. We reuse the old values in the 
                 * buffer because they are still valid. */
                *usLen += ucNBytes;;
    238a:	88 81       	ld	r24, Y
    238c:	99 81       	ldd	r25, Y+1	; 0x01
    238e:	81 0f       	add	r24, r17
    2390:	91 1d       	adc	r25, r1
    2392:	99 83       	std	Y+1, r25	; 0x01
    2394:	88 83       	st	Y, r24
    2396:	20 e0       	ldi	r18, 0x00	; 0
    2398:	30 e0       	ldi	r19, 0x00	; 0
    239a:	02 c0       	rjmp	.+4      	; 0x23a0 <eMBFuncReadCoils+0xae>
    239c:	23 e0       	ldi	r18, 0x03	; 3
    239e:	30 e0       	ldi	r19, 0x00	; 0
        /* Can't be a valid read coil register request because the length
         * is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
    }
    return eStatus;
}
    23a0:	c9 01       	movw	r24, r18
    23a2:	df 91       	pop	r29
    23a4:	cf 91       	pop	r28
    23a6:	1f 91       	pop	r17
    23a8:	0f 91       	pop	r16
    23aa:	08 95       	ret

000023ac <eMBFuncReadDiscreteInputs>:

#if MB_FUNC_READ_COILS_ENABLED > 0

eMBException
eMBFuncReadDiscreteInputs( UCHAR * pucFrame, USHORT * usLen )
{
    23ac:	0f 93       	push	r16
    23ae:	1f 93       	push	r17
    23b0:	cf 93       	push	r28
    23b2:	df 93       	push	r29
    23b4:	fc 01       	movw	r30, r24
    23b6:	eb 01       	movw	r28, r22
    UCHAR          *pucFrameCur;

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
    23b8:	88 81       	ld	r24, Y
    23ba:	99 81       	ldd	r25, Y+1	; 0x01
    23bc:	05 97       	sbiw	r24, 0x05	; 5
    23be:	09 f0       	breq	.+2      	; 0x23c2 <eMBFuncReadDiscreteInputs+0x16>
    23c0:	48 c0       	rjmp	.+144    	; 0x2452 <eMBFuncReadDiscreteInputs+0xa6>
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF] << 8 );
    23c2:	01 81       	ldd	r16, Z+1	; 0x01
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF + 1] );
    23c4:	df 01       	movw	r26, r30
    23c6:	12 96       	adiw	r26, 0x02	; 2
    23c8:	32 81       	ldd	r19, Z+2	; 0x02
        usRegAddress++;

        usDiscreteCnt = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_DISCCNT_OFF] << 8 );
    23ca:	93 81       	ldd	r25, Z+3	; 0x03
    23cc:	80 e0       	ldi	r24, 0x00	; 0
        usDiscreteCnt |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_DISCCNT_OFF + 1] );
    23ce:	24 81       	ldd	r18, Z+4	; 0x04
    23d0:	42 2f       	mov	r20, r18
    23d2:	50 e0       	ldi	r21, 0x00	; 0
    23d4:	48 2b       	or	r20, r24
    23d6:	59 2b       	or	r21, r25

        /* Check if the number of registers to read is valid. If not
         * return Modbus illegal data value exception. 
         */
        if( ( usDiscreteCnt >= 1 ) &&
    23d8:	ca 01       	movw	r24, r20
    23da:	01 97       	sbiw	r24, 0x01	; 1
    23dc:	8f 5c       	subi	r24, 0xCF	; 207
    23de:	97 40       	sbci	r25, 0x07	; 7
    23e0:	c0 f5       	brcc	.+112    	; 0x2452 <eMBFuncReadDiscreteInputs+0xa6>
            ( usDiscreteCnt < MB_PDU_FUNC_READ_DISCCNT_MAX ) )
        {
            /* Set the current PDU data pointer to the beginning. */
            pucFrameCur = &pucFrame[MB_PDU_FUNC_OFF];
            *usLen = MB_PDU_FUNC_OFF;
    23e2:	19 82       	std	Y+1, r1	; 0x01
    23e4:	18 82       	st	Y, r1

            /* First byte contains the function code. */
            *pucFrameCur++ = MB_FUNC_READ_DISCRETE_INPUTS;
    23e6:	82 e0       	ldi	r24, 0x02	; 2
    23e8:	80 83       	st	Z, r24
            *usLen += 1;
    23ea:	88 81       	ld	r24, Y
    23ec:	99 81       	ldd	r25, Y+1	; 0x01
    23ee:	01 96       	adiw	r24, 0x01	; 1
    23f0:	99 83       	std	Y+1, r25	; 0x01
    23f2:	88 83       	st	Y, r24

            /* Test if the quantity of coils is a multiple of 8. If not last
             * byte is only partially field with unused coils set to zero. */
            if( ( usDiscreteCnt & 0x0007 ) != 0 )
    23f4:	ca 01       	movw	r24, r20
    23f6:	87 70       	andi	r24, 0x07	; 7
    23f8:	90 70       	andi	r25, 0x00	; 0
    23fa:	ba 01       	movw	r22, r20
    23fc:	23 e0       	ldi	r18, 0x03	; 3
    23fe:	76 95       	lsr	r23
    2400:	67 95       	ror	r22
    2402:	2a 95       	dec	r18
    2404:	e1 f7       	brne	.-8      	; 0x23fe <eMBFuncReadDiscreteInputs+0x52>
    2406:	89 2b       	or	r24, r25
    2408:	19 f0       	breq	.+6      	; 0x2410 <eMBFuncReadDiscreteInputs+0x64>
            {
                ucNBytes = ( UCHAR ) ( usDiscreteCnt / 8 + 1 );
    240a:	16 2f       	mov	r17, r22
    240c:	1f 5f       	subi	r17, 0xFF	; 255
    240e:	01 c0       	rjmp	.+2      	; 0x2412 <eMBFuncReadDiscreteInputs+0x66>
            }
            else
            {
                ucNBytes = ( UCHAR ) ( usDiscreteCnt / 8 );
    2410:	16 2f       	mov	r17, r22
            }
            *pucFrameCur++ = ucNBytes;
    2412:	11 83       	std	Z+1, r17	; 0x01
            *usLen += 1;
    2414:	88 81       	ld	r24, Y
    2416:	99 81       	ldd	r25, Y+1	; 0x01
    2418:	01 96       	adiw	r24, 0x01	; 1
    241a:	99 83       	std	Y+1, r25	; 0x01
    241c:	88 83       	st	Y, r24
    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF] << 8 );
    241e:	70 2f       	mov	r23, r16
    2420:	60 e0       	ldi	r22, 0x00	; 0
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF + 1] );
    2422:	83 2f       	mov	r24, r19
    2424:	90 e0       	ldi	r25, 0x00	; 0
    2426:	68 2b       	or	r22, r24
    2428:	79 2b       	or	r23, r25
                ucNBytes = ( UCHAR ) ( usDiscreteCnt / 8 );
            }
            *pucFrameCur++ = ucNBytes;
            *usLen += 1;

            eRegStatus =
    242a:	6f 5f       	subi	r22, 0xFF	; 255
    242c:	7f 4f       	sbci	r23, 0xFF	; 255
    242e:	cd 01       	movw	r24, r26
    2430:	0e 94 05 04 	call	0x80a	; 0x80a <eMBRegDiscreteCB>
                eMBRegDiscreteCB( pucFrameCur, usRegAddress, usDiscreteCnt );

            /* If an error occured convert it into a Modbus exception. */
            if( eRegStatus != MB_ENOERR )
    2434:	00 97       	sbiw	r24, 0x00	; 0
    2436:	21 f0       	breq	.+8      	; 0x2440 <eMBFuncReadDiscreteInputs+0x94>
            {
                eStatus = prveMBError2Exception( eRegStatus );
    2438:	0e 94 78 14 	call	0x28f0	; 0x28f0 <prveMBError2Exception>
    243c:	9c 01       	movw	r18, r24
    243e:	0b c0       	rjmp	.+22     	; 0x2456 <eMBFuncReadDiscreteInputs+0xaa>
            else
            {
                /* The response contains the function code, the starting address
                 * and the quantity of registers. We reuse the old values in the 
                 * buffer because they are still valid. */
                *usLen += ucNBytes;;
    2440:	88 81       	ld	r24, Y
    2442:	99 81       	ldd	r25, Y+1	; 0x01
    2444:	81 0f       	add	r24, r17
    2446:	91 1d       	adc	r25, r1
    2448:	99 83       	std	Y+1, r25	; 0x01
    244a:	88 83       	st	Y, r24
    244c:	20 e0       	ldi	r18, 0x00	; 0
    244e:	30 e0       	ldi	r19, 0x00	; 0
    2450:	02 c0       	rjmp	.+4      	; 0x2456 <eMBFuncReadDiscreteInputs+0xaa>
    2452:	23 e0       	ldi	r18, 0x03	; 3
    2454:	30 e0       	ldi	r19, 0x00	; 0
        /* Can't be a valid read coil register request because the length
         * is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
    }
    return eStatus;
}
    2456:	c9 01       	movw	r24, r18
    2458:	df 91       	pop	r29
    245a:	cf 91       	pop	r28
    245c:	1f 91       	pop	r17
    245e:	0f 91       	pop	r16
    2460:	08 95       	ret

00002462 <eMBFuncReadWriteMultipleHoldingRegister>:

#if MB_FUNC_READWRITE_HOLDING_ENABLED > 0

eMBException
eMBFuncReadWriteMultipleHoldingRegister( UCHAR * pucFrame, USHORT * usLen )
{
    2462:	8f 92       	push	r8
    2464:	9f 92       	push	r9
    2466:	af 92       	push	r10
    2468:	bf 92       	push	r11
    246a:	cf 92       	push	r12
    246c:	df 92       	push	r13
    246e:	ef 92       	push	r14
    2470:	ff 92       	push	r15
    2472:	0f 93       	push	r16
    2474:	1f 93       	push	r17
    2476:	cf 93       	push	r28
    2478:	df 93       	push	r29
    247a:	ec 01       	movw	r28, r24
    247c:	8b 01       	movw	r16, r22
    UCHAR          *pucFrameCur;

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen >= ( MB_PDU_FUNC_READWRITE_SIZE_MIN + MB_PDU_SIZE_MIN ) )
    247e:	fb 01       	movw	r30, r22
    2480:	80 81       	ld	r24, Z
    2482:	91 81       	ldd	r25, Z+1	; 0x01
    2484:	0a 97       	sbiw	r24, 0x0a	; 10
    2486:	08 f4       	brcc	.+2      	; 0x248a <eMBFuncReadWriteMultipleHoldingRegister+0x28>
    2488:	6a c0       	rjmp	.+212    	; 0x255e <eMBFuncReadWriteMultipleHoldingRegister+0xfc>
    {
        usRegReadAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_ADDR_OFF] << 8U );
    248a:	89 80       	ldd	r8, Y+1	; 0x01
        usRegReadAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_ADDR_OFF + 1] );
    248c:	22 e0       	ldi	r18, 0x02	; 2
    248e:	a2 2e       	mov	r10, r18
    2490:	b1 2c       	mov	r11, r1
    2492:	ac 0e       	add	r10, r28
    2494:	bd 1e       	adc	r11, r29
    2496:	9a 80       	ldd	r9, Y+2	; 0x02
        usRegReadAddress++;

        usRegReadCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_REGCNT_OFF] << 8U );
    2498:	9b 81       	ldd	r25, Y+3	; 0x03
    249a:	80 e0       	ldi	r24, 0x00	; 0
        usRegReadCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_REGCNT_OFF + 1] );
    249c:	2c 81       	ldd	r18, Y+4	; 0x04
    249e:	e2 2e       	mov	r14, r18
    24a0:	ff 24       	eor	r15, r15
    24a2:	e8 2a       	or	r14, r24
    24a4:	f9 2a       	or	r15, r25

        usRegWriteAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_ADDR_OFF] << 8U );
    24a6:	ed 81       	ldd	r30, Y+5	; 0x05
        usRegWriteAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_ADDR_OFF + 1] );
    24a8:	fe 81       	ldd	r31, Y+6	; 0x06
        usRegWriteAddress++;

        usRegWriteCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_REGCNT_OFF] << 8U );
    24aa:	6f 81       	ldd	r22, Y+7	; 0x07
        usRegWriteCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_REGCNT_OFF + 1] );
    24ac:	28 85       	ldd	r18, Y+8	; 0x08

        ucRegWriteByteCount = pucFrame[MB_PDU_FUNC_READWRITE_BYTECNT_OFF];
    24ae:	79 85       	ldd	r23, Y+9	; 0x09

        if( ( usRegReadCount >= 1 ) && ( usRegReadCount <= 0x7D ) &&
    24b0:	c7 01       	movw	r24, r14
    24b2:	01 97       	sbiw	r24, 0x01	; 1
    24b4:	8d 37       	cpi	r24, 0x7D	; 125
    24b6:	91 05       	cpc	r25, r1
    24b8:	08 f0       	brcs	.+2      	; 0x24bc <eMBFuncReadWriteMultipleHoldingRegister+0x5a>
    24ba:	58 c0       	rjmp	.+176    	; 0x256c <eMBFuncReadWriteMultipleHoldingRegister+0x10a>

        usRegWriteAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_ADDR_OFF] << 8U );
        usRegWriteAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_ADDR_OFF + 1] );
        usRegWriteAddress++;

        usRegWriteCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_REGCNT_OFF] << 8U );
    24bc:	96 2f       	mov	r25, r22
    24be:	80 e0       	ldi	r24, 0x00	; 0
        usRegWriteCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_REGCNT_OFF + 1] );
    24c0:	42 2f       	mov	r20, r18
    24c2:	50 e0       	ldi	r21, 0x00	; 0
    24c4:	48 2b       	or	r20, r24
    24c6:	59 2b       	or	r21, r25

        ucRegWriteByteCount = pucFrame[MB_PDU_FUNC_READWRITE_BYTECNT_OFF];

        if( ( usRegReadCount >= 1 ) && ( usRegReadCount <= 0x7D ) &&
    24c8:	41 15       	cp	r20, r1
    24ca:	51 05       	cpc	r21, r1
    24cc:	09 f4       	brne	.+2      	; 0x24d0 <eMBFuncReadWriteMultipleHoldingRegister+0x6e>
    24ce:	4e c0       	rjmp	.+156    	; 0x256c <eMBFuncReadWriteMultipleHoldingRegister+0x10a>
    24d0:	4a 37       	cpi	r20, 0x7A	; 122
    24d2:	51 05       	cpc	r21, r1
    24d4:	08 f0       	brcs	.+2      	; 0x24d8 <eMBFuncReadWriteMultipleHoldingRegister+0x76>
    24d6:	4a c0       	rjmp	.+148    	; 0x256c <eMBFuncReadWriteMultipleHoldingRegister+0x10a>
    24d8:	9a 01       	movw	r18, r20
    24da:	22 0f       	add	r18, r18
    24dc:	33 1f       	adc	r19, r19
    24de:	87 2f       	mov	r24, r23
    24e0:	90 e0       	ldi	r25, 0x00	; 0
    24e2:	28 17       	cp	r18, r24
    24e4:	39 07       	cpc	r19, r25
    24e6:	09 f0       	breq	.+2      	; 0x24ea <eMBFuncReadWriteMultipleHoldingRegister+0x88>
    24e8:	41 c0       	rjmp	.+130    	; 0x256c <eMBFuncReadWriteMultipleHoldingRegister+0x10a>
        usRegReadAddress++;

        usRegReadCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_REGCNT_OFF] << 8U );
        usRegReadCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_REGCNT_OFF + 1] );

        usRegWriteAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_ADDR_OFF] << 8U );
    24ea:	7e 2f       	mov	r23, r30
    24ec:	60 e0       	ldi	r22, 0x00	; 0
        usRegWriteAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_ADDR_OFF + 1] );
    24ee:	8f 2f       	mov	r24, r31
    24f0:	90 e0       	ldi	r25, 0x00	; 0
    24f2:	68 2b       	or	r22, r24
    24f4:	79 2b       	or	r23, r25
        if( ( usRegReadCount >= 1 ) && ( usRegReadCount <= 0x7D ) &&
            ( usRegWriteCount >= 1 ) && ( usRegWriteCount <= 0x79 ) &&
            ( ( 2 * usRegWriteCount ) == ucRegWriteByteCount ) )
        {
            /* Make callback to update the register values. */
            eRegStatus = eMBRegHoldingCB( &pucFrame[MB_PDU_FUNC_READWRITE_WRITE_VALUES_OFF],
    24f6:	6f 5f       	subi	r22, 0xFF	; 255
    24f8:	7f 4f       	sbci	r23, 0xFF	; 255
    24fa:	ce 01       	movw	r24, r28
    24fc:	0a 96       	adiw	r24, 0x0a	; 10
    24fe:	21 e0       	ldi	r18, 0x01	; 1
    2500:	30 e0       	ldi	r19, 0x00	; 0
    2502:	0e 94 b5 01 	call	0x36a	; 0x36a <eMBRegHoldingCB>
                                          usRegWriteAddress, usRegWriteCount, MB_REG_WRITE );

            if( eRegStatus == MB_ENOERR )
    2506:	00 97       	sbiw	r24, 0x00	; 0
    2508:	69 f5       	brne	.+90     	; 0x2564 <eMBFuncReadWriteMultipleHoldingRegister+0x102>
            {
                /* Set the current PDU data pointer to the beginning. */
                pucFrameCur = &pucFrame[MB_PDU_FUNC_OFF];
                *usLen = MB_PDU_FUNC_OFF;
    250a:	f8 01       	movw	r30, r16
    250c:	11 82       	std	Z+1, r1	; 0x01
    250e:	10 82       	st	Z, r1

                /* First byte contains the function code. */
                *pucFrameCur++ = MB_FUNC_READWRITE_MULTIPLE_REGISTERS;
    2510:	87 e1       	ldi	r24, 0x17	; 23
    2512:	88 83       	st	Y, r24
                *usLen += 1;
    2514:	80 81       	ld	r24, Z
    2516:	91 81       	ldd	r25, Z+1	; 0x01
    2518:	01 96       	adiw	r24, 0x01	; 1
    251a:	91 83       	std	Z+1, r25	; 0x01
    251c:	80 83       	st	Z, r24

                /* Second byte in the response contain the number of bytes. */
                *pucFrameCur++ = ( UCHAR ) ( usRegReadCount * 2 );
    251e:	67 01       	movw	r12, r14
    2520:	cc 0c       	add	r12, r12
    2522:	dd 1c       	adc	r13, r13
    2524:	c9 82       	std	Y+1, r12	; 0x01
                *usLen += 1;
    2526:	80 81       	ld	r24, Z
    2528:	91 81       	ldd	r25, Z+1	; 0x01
    252a:	01 96       	adiw	r24, 0x01	; 1
    252c:	91 83       	std	Z+1, r25	; 0x01
    252e:	80 83       	st	Z, r24
    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen >= ( MB_PDU_FUNC_READWRITE_SIZE_MIN + MB_PDU_SIZE_MIN ) )
    {
        usRegReadAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_ADDR_OFF] << 8U );
    2530:	78 2d       	mov	r23, r8
    2532:	60 e0       	ldi	r22, 0x00	; 0
        usRegReadAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_ADDR_OFF + 1] );
    2534:	89 2d       	mov	r24, r9
    2536:	90 e0       	ldi	r25, 0x00	; 0
    2538:	68 2b       	or	r22, r24
    253a:	79 2b       	or	r23, r25
                /* Second byte in the response contain the number of bytes. */
                *pucFrameCur++ = ( UCHAR ) ( usRegReadCount * 2 );
                *usLen += 1;

                /* Make the read callback. */
                eRegStatus =
    253c:	6f 5f       	subi	r22, 0xFF	; 255
    253e:	7f 4f       	sbci	r23, 0xFF	; 255
    2540:	c5 01       	movw	r24, r10
    2542:	a7 01       	movw	r20, r14
    2544:	20 e0       	ldi	r18, 0x00	; 0
    2546:	30 e0       	ldi	r19, 0x00	; 0
    2548:	0e 94 b5 01 	call	0x36a	; 0x36a <eMBRegHoldingCB>
                    eMBRegHoldingCB( pucFrameCur, usRegReadAddress, usRegReadCount, MB_REG_READ );
                if( eRegStatus == MB_ENOERR )
    254c:	00 97       	sbiw	r24, 0x00	; 0
    254e:	51 f4       	brne	.+20     	; 0x2564 <eMBFuncReadWriteMultipleHoldingRegister+0x102>
                {
                    *usLen += 2 * usRegReadCount;
    2550:	f8 01       	movw	r30, r16
    2552:	80 81       	ld	r24, Z
    2554:	91 81       	ldd	r25, Z+1	; 0x01
    2556:	8c 0d       	add	r24, r12
    2558:	9d 1d       	adc	r25, r13
    255a:	91 83       	std	Z+1, r25	; 0x01
    255c:	80 83       	st	Z, r24
    255e:	20 e0       	ldi	r18, 0x00	; 0
    2560:	30 e0       	ldi	r19, 0x00	; 0
    2562:	06 c0       	rjmp	.+12     	; 0x2570 <eMBFuncReadWriteMultipleHoldingRegister+0x10e>
                }
            }
            if( eRegStatus != MB_ENOERR )
            {
                eStatus = prveMBError2Exception( eRegStatus );
    2564:	0e 94 78 14 	call	0x28f0	; 0x28f0 <prveMBError2Exception>
    2568:	9c 01       	movw	r18, r24
    256a:	02 c0       	rjmp	.+4      	; 0x2570 <eMBFuncReadWriteMultipleHoldingRegister+0x10e>
    256c:	23 e0       	ldi	r18, 0x03	; 3
    256e:	30 e0       	ldi	r19, 0x00	; 0
        {
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
        }
    }
    return eStatus;
}
    2570:	c9 01       	movw	r24, r18
    2572:	df 91       	pop	r29
    2574:	cf 91       	pop	r28
    2576:	1f 91       	pop	r17
    2578:	0f 91       	pop	r16
    257a:	ff 90       	pop	r15
    257c:	ef 90       	pop	r14
    257e:	df 90       	pop	r13
    2580:	cf 90       	pop	r12
    2582:	bf 90       	pop	r11
    2584:	af 90       	pop	r10
    2586:	9f 90       	pop	r9
    2588:	8f 90       	pop	r8
    258a:	08 95       	ret

0000258c <eMBFuncReadHoldingRegister>:

#if MB_FUNC_READ_HOLDING_ENABLED > 0

eMBException
eMBFuncReadHoldingRegister( UCHAR * pucFrame, USHORT * usLen )
{
    258c:	0f 93       	push	r16
    258e:	1f 93       	push	r17
    2590:	cf 93       	push	r28
    2592:	df 93       	push	r29
    2594:	fc 01       	movw	r30, r24
    2596:	eb 01       	movw	r28, r22
    UCHAR          *pucFrameCur;

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
    2598:	88 81       	ld	r24, Y
    259a:	99 81       	ldd	r25, Y+1	; 0x01
    259c:	05 97       	sbiw	r24, 0x05	; 5
    259e:	d9 f5       	brne	.+118    	; 0x2616 <eMBFuncReadHoldingRegister+0x8a>
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF] << 8 );
    25a0:	b1 81       	ldd	r27, Z+1	; 0x01
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF + 1] );
    25a2:	9f 01       	movw	r18, r30
    25a4:	2e 5f       	subi	r18, 0xFE	; 254
    25a6:	3f 4f       	sbci	r19, 0xFF	; 255
    25a8:	a2 81       	ldd	r26, Z+2	; 0x02
        usRegAddress++;

        usRegCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_REGCNT_OFF] << 8 );
        usRegCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_REGCNT_OFF + 1] );
    25aa:	84 81       	ldd	r24, Z+4	; 0x04
    25ac:	48 2f       	mov	r20, r24
    25ae:	50 e0       	ldi	r21, 0x00	; 0

        /* Check if the number of registers to read is valid. If not
         * return Modbus illegal data value exception. 
         */
        if( ( usRegCount >= 1 ) && ( usRegCount <= MB_PDU_FUNC_READ_REGCNT_MAX ) )
    25b0:	ca 01       	movw	r24, r20
    25b2:	01 97       	sbiw	r24, 0x01	; 1
    25b4:	8d 37       	cpi	r24, 0x7D	; 125
    25b6:	91 05       	cpc	r25, r1
    25b8:	70 f5       	brcc	.+92     	; 0x2616 <eMBFuncReadHoldingRegister+0x8a>
        {
            /* Set the current PDU data pointer to the beginning. */
            pucFrameCur = &pucFrame[MB_PDU_FUNC_OFF];
            *usLen = MB_PDU_FUNC_OFF;
    25ba:	19 82       	std	Y+1, r1	; 0x01
    25bc:	18 82       	st	Y, r1

            /* First byte contains the function code. */
            *pucFrameCur++ = MB_FUNC_READ_HOLDING_REGISTER;
    25be:	83 e0       	ldi	r24, 0x03	; 3
    25c0:	80 83       	st	Z, r24
            *usLen += 1;
    25c2:	88 81       	ld	r24, Y
    25c4:	99 81       	ldd	r25, Y+1	; 0x01
    25c6:	01 96       	adiw	r24, 0x01	; 1
    25c8:	99 83       	std	Y+1, r25	; 0x01
    25ca:	88 83       	st	Y, r24

            /* Second byte in the response contain the number of bytes. */
            *pucFrameCur++ = ( UCHAR ) ( usRegCount * 2 );
    25cc:	8a 01       	movw	r16, r20
    25ce:	00 0f       	add	r16, r16
    25d0:	11 1f       	adc	r17, r17
    25d2:	01 83       	std	Z+1, r16	; 0x01
            *usLen += 1;
    25d4:	88 81       	ld	r24, Y
    25d6:	99 81       	ldd	r25, Y+1	; 0x01
    25d8:	01 96       	adiw	r24, 0x01	; 1
    25da:	99 83       	std	Y+1, r25	; 0x01
    25dc:	88 83       	st	Y, r24
    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF] << 8 );
    25de:	7b 2f       	mov	r23, r27
    25e0:	60 e0       	ldi	r22, 0x00	; 0
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF + 1] );
    25e2:	8a 2f       	mov	r24, r26
    25e4:	90 e0       	ldi	r25, 0x00	; 0
    25e6:	68 2b       	or	r22, r24
    25e8:	79 2b       	or	r23, r25
            /* Second byte in the response contain the number of bytes. */
            *pucFrameCur++ = ( UCHAR ) ( usRegCount * 2 );
            *usLen += 1;

            /* Make callback to fill the buffer. */
            eRegStatus = eMBRegHoldingCB( pucFrameCur, usRegAddress, usRegCount, MB_REG_READ );
    25ea:	6f 5f       	subi	r22, 0xFF	; 255
    25ec:	7f 4f       	sbci	r23, 0xFF	; 255
    25ee:	c9 01       	movw	r24, r18
    25f0:	20 e0       	ldi	r18, 0x00	; 0
    25f2:	30 e0       	ldi	r19, 0x00	; 0
    25f4:	0e 94 b5 01 	call	0x36a	; 0x36a <eMBRegHoldingCB>
            /* If an error occured convert it into a Modbus exception. */
            if( eRegStatus != MB_ENOERR )
    25f8:	00 97       	sbiw	r24, 0x00	; 0
    25fa:	21 f0       	breq	.+8      	; 0x2604 <eMBFuncReadHoldingRegister+0x78>
            {
                eStatus = prveMBError2Exception( eRegStatus );
    25fc:	0e 94 78 14 	call	0x28f0	; 0x28f0 <prveMBError2Exception>
    2600:	9c 01       	movw	r18, r24
    2602:	0b c0       	rjmp	.+22     	; 0x261a <eMBFuncReadHoldingRegister+0x8e>
            }
            else
            {
                *usLen += usRegCount * 2;
    2604:	88 81       	ld	r24, Y
    2606:	99 81       	ldd	r25, Y+1	; 0x01
    2608:	80 0f       	add	r24, r16
    260a:	91 1f       	adc	r25, r17
    260c:	99 83       	std	Y+1, r25	; 0x01
    260e:	88 83       	st	Y, r24
    2610:	20 e0       	ldi	r18, 0x00	; 0
    2612:	30 e0       	ldi	r19, 0x00	; 0
    2614:	02 c0       	rjmp	.+4      	; 0x261a <eMBFuncReadHoldingRegister+0x8e>
    2616:	23 e0       	ldi	r18, 0x03	; 3
    2618:	30 e0       	ldi	r19, 0x00	; 0
    {
        /* Can't be a valid request because the length is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
    }
    return eStatus;
}
    261a:	c9 01       	movw	r24, r18
    261c:	df 91       	pop	r29
    261e:	cf 91       	pop	r28
    2620:	1f 91       	pop	r17
    2622:	0f 91       	pop	r16
    2624:	08 95       	ret

00002626 <eMBFuncWriteMultipleHoldingRegister>:
#endif

#if MB_FUNC_WRITE_MULTIPLE_HOLDING_ENABLED > 0
eMBException
eMBFuncWriteMultipleHoldingRegister( UCHAR * pucFrame, USHORT * usLen )
{
    2626:	cf 93       	push	r28
    2628:	df 93       	push	r29
    262a:	fc 01       	movw	r30, r24
    262c:	eb 01       	movw	r28, r22
    UCHAR           ucRegByteCount;

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen >= ( MB_PDU_FUNC_WRITE_MUL_SIZE_MIN + MB_PDU_SIZE_MIN ) )
    262e:	88 81       	ld	r24, Y
    2630:	99 81       	ldd	r25, Y+1	; 0x01
    2632:	06 97       	sbiw	r24, 0x06	; 6
    2634:	78 f1       	brcs	.+94     	; 0x2694 <eMBFuncWriteMultipleHoldingRegister+0x6e>
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF] << 8 );
    2636:	31 81       	ldd	r19, Z+1	; 0x01
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF + 1] );
    2638:	a2 81       	ldd	r26, Z+2	; 0x02
        usRegAddress++;

        usRegCount = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_REGCNT_OFF] << 8 );
    263a:	93 81       	ldd	r25, Z+3	; 0x03
    263c:	80 e0       	ldi	r24, 0x00	; 0
        usRegCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_REGCNT_OFF + 1] );
    263e:	24 81       	ldd	r18, Z+4	; 0x04
    2640:	42 2f       	mov	r20, r18
    2642:	50 e0       	ldi	r21, 0x00	; 0
    2644:	48 2b       	or	r20, r24
    2646:	59 2b       	or	r21, r25

        ucRegByteCount = pucFrame[MB_PDU_FUNC_WRITE_MUL_BYTECNT_OFF];
    2648:	25 81       	ldd	r18, Z+5	; 0x05

        if( ( usRegCount >= 1 ) &&
    264a:	ca 01       	movw	r24, r20
    264c:	01 97       	sbiw	r24, 0x01	; 1
    264e:	88 37       	cpi	r24, 0x78	; 120
    2650:	91 05       	cpc	r25, r1
    2652:	00 f5       	brcc	.+64     	; 0x2694 <eMBFuncWriteMultipleHoldingRegister+0x6e>
    2654:	ca 01       	movw	r24, r20
    2656:	88 0f       	add	r24, r24
    2658:	99 1f       	adc	r25, r25
    265a:	28 17       	cp	r18, r24
    265c:	d9 f4       	brne	.+54     	; 0x2694 <eMBFuncWriteMultipleHoldingRegister+0x6e>
    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen >= ( MB_PDU_FUNC_WRITE_MUL_SIZE_MIN + MB_PDU_SIZE_MIN ) )
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF] << 8 );
    265e:	73 2f       	mov	r23, r19
    2660:	60 e0       	ldi	r22, 0x00	; 0
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF + 1] );
    2662:	8a 2f       	mov	r24, r26
    2664:	90 e0       	ldi	r25, 0x00	; 0
    2666:	68 2b       	or	r22, r24
    2668:	79 2b       	or	r23, r25
        if( ( usRegCount >= 1 ) &&
            ( usRegCount <= MB_PDU_FUNC_WRITE_MUL_REGCNT_MAX ) &&
            ( ucRegByteCount == ( UCHAR ) ( 2 * usRegCount ) ) )
        {
            /* Make callback to update the register values. */
            eRegStatus =
    266a:	6f 5f       	subi	r22, 0xFF	; 255
    266c:	7f 4f       	sbci	r23, 0xFF	; 255
    266e:	cf 01       	movw	r24, r30
    2670:	06 96       	adiw	r24, 0x06	; 6
    2672:	21 e0       	ldi	r18, 0x01	; 1
    2674:	30 e0       	ldi	r19, 0x00	; 0
    2676:	0e 94 b5 01 	call	0x36a	; 0x36a <eMBRegHoldingCB>
                eMBRegHoldingCB( &pucFrame[MB_PDU_FUNC_WRITE_MUL_VALUES_OFF],
                                 usRegAddress, usRegCount, MB_REG_WRITE );

            /* If an error occured convert it into a Modbus exception. */
            if( eRegStatus != MB_ENOERR )
    267a:	00 97       	sbiw	r24, 0x00	; 0
    267c:	21 f0       	breq	.+8      	; 0x2686 <eMBFuncWriteMultipleHoldingRegister+0x60>
            {
                eStatus = prveMBError2Exception( eRegStatus );
    267e:	0e 94 78 14 	call	0x28f0	; 0x28f0 <prveMBError2Exception>
    2682:	9c 01       	movw	r18, r24
    2684:	09 c0       	rjmp	.+18     	; 0x2698 <eMBFuncWriteMultipleHoldingRegister+0x72>
            {
                /* The response contains the function code, the starting
                 * address and the quantity of registers. We reuse the
                 * old values in the buffer because they are still valid.
                 */
                *usLen = MB_PDU_FUNC_WRITE_MUL_BYTECNT_OFF;
    2686:	85 e0       	ldi	r24, 0x05	; 5
    2688:	90 e0       	ldi	r25, 0x00	; 0
    268a:	99 83       	std	Y+1, r25	; 0x01
    268c:	88 83       	st	Y, r24
    268e:	20 e0       	ldi	r18, 0x00	; 0
    2690:	30 e0       	ldi	r19, 0x00	; 0
    2692:	02 c0       	rjmp	.+4      	; 0x2698 <eMBFuncWriteMultipleHoldingRegister+0x72>
    2694:	23 e0       	ldi	r18, 0x03	; 3
    2696:	30 e0       	ldi	r19, 0x00	; 0
    {
        /* Can't be a valid request because the length is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
    }
    return eStatus;
}
    2698:	c9 01       	movw	r24, r18
    269a:	df 91       	pop	r29
    269c:	cf 91       	pop	r28
    269e:	08 95       	ret

000026a0 <eMBFuncWriteHoldingRegister>:

#if MB_FUNC_WRITE_HOLDING_ENABLED > 0

eMBException
eMBFuncWriteHoldingRegister( UCHAR * pucFrame, USHORT * usLen )
{
    26a0:	dc 01       	movw	r26, r24
    26a2:	fb 01       	movw	r30, r22
    USHORT          usRegAddress;
    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_WRITE_SIZE + MB_PDU_SIZE_MIN ) )
    26a4:	80 81       	ld	r24, Z
    26a6:	91 81       	ldd	r25, Z+1	; 0x01
    26a8:	05 97       	sbiw	r24, 0x05	; 5
    26aa:	19 f0       	breq	.+6      	; 0x26b2 <eMBFuncWriteHoldingRegister+0x12>
    26ac:	23 e0       	ldi	r18, 0x03	; 3
    26ae:	30 e0       	ldi	r19, 0x00	; 0
    26b0:	1c c0       	rjmp	.+56     	; 0x26ea <eMBFuncWriteHoldingRegister+0x4a>
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_ADDR_OFF] << 8 );
    26b2:	11 96       	adiw	r26, 0x01	; 1
    26b4:	7c 91       	ld	r23, X
    26b6:	11 97       	sbiw	r26, 0x01	; 1
    26b8:	60 e0       	ldi	r22, 0x00	; 0
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_ADDR_OFF + 1] );
    26ba:	12 96       	adiw	r26, 0x02	; 2
    26bc:	8c 91       	ld	r24, X
    26be:	12 97       	sbiw	r26, 0x02	; 2
    26c0:	90 e0       	ldi	r25, 0x00	; 0
    26c2:	68 2b       	or	r22, r24
    26c4:	79 2b       	or	r23, r25
        usRegAddress++;

        /* Make callback to update the value. */
        eRegStatus = eMBRegHoldingCB( &pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF],
    26c6:	6f 5f       	subi	r22, 0xFF	; 255
    26c8:	7f 4f       	sbci	r23, 0xFF	; 255
    26ca:	cd 01       	movw	r24, r26
    26cc:	03 96       	adiw	r24, 0x03	; 3
    26ce:	41 e0       	ldi	r20, 0x01	; 1
    26d0:	50 e0       	ldi	r21, 0x00	; 0
    26d2:	21 e0       	ldi	r18, 0x01	; 1
    26d4:	30 e0       	ldi	r19, 0x00	; 0
    26d6:	0e 94 b5 01 	call	0x36a	; 0x36a <eMBRegHoldingCB>
                                      usRegAddress, 1, MB_REG_WRITE );

        /* If an error occured convert it into a Modbus exception. */
        if( eRegStatus != MB_ENOERR )
    26da:	00 97       	sbiw	r24, 0x00	; 0
    26dc:	19 f4       	brne	.+6      	; 0x26e4 <eMBFuncWriteHoldingRegister+0x44>
    26de:	20 e0       	ldi	r18, 0x00	; 0
    26e0:	30 e0       	ldi	r19, 0x00	; 0
    26e2:	03 c0       	rjmp	.+6      	; 0x26ea <eMBFuncWriteHoldingRegister+0x4a>
        {
            eStatus = prveMBError2Exception( eRegStatus );
    26e4:	0e 94 78 14 	call	0x28f0	; 0x28f0 <prveMBError2Exception>
    26e8:	9c 01       	movw	r18, r24
    {
        /* Can't be a valid request because the length is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
    }
    return eStatus;
}
    26ea:	c9 01       	movw	r24, r18
    26ec:	08 95       	ret

000026ee <eMBFuncReadInputRegister>:
/* ----------------------- Start implementation -----------------------------*/
#if MB_FUNC_READ_INPUT_ENABLED > 0

eMBException
eMBFuncReadInputRegister( UCHAR * pucFrame, USHORT * usLen )
{
    26ee:	ff 92       	push	r15
    26f0:	0f 93       	push	r16
    26f2:	1f 93       	push	r17
    26f4:	cf 93       	push	r28
    26f6:	df 93       	push	r29
    26f8:	fc 01       	movw	r30, r24
    26fa:	eb 01       	movw	r28, r22
    UCHAR          *pucFrameCur;

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
    26fc:	88 81       	ld	r24, Y
    26fe:	99 81       	ldd	r25, Y+1	; 0x01
    2700:	05 97       	sbiw	r24, 0x05	; 5
    2702:	e1 f5       	brne	.+120    	; 0x277c <eMBFuncReadInputRegister+0x8e>
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF] << 8 );
    2704:	f1 80       	ldd	r15, Z+1	; 0x01
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF + 1] );
    2706:	df 01       	movw	r26, r30
    2708:	12 96       	adiw	r26, 0x02	; 2
    270a:	32 81       	ldd	r19, Z+2	; 0x02
        usRegAddress++;

        usRegCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_REGCNT_OFF] << 8 );
    270c:	93 81       	ldd	r25, Z+3	; 0x03
    270e:	80 e0       	ldi	r24, 0x00	; 0
        usRegCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_REGCNT_OFF + 1] );
    2710:	24 81       	ldd	r18, Z+4	; 0x04
    2712:	42 2f       	mov	r20, r18
    2714:	50 e0       	ldi	r21, 0x00	; 0
    2716:	48 2b       	or	r20, r24
    2718:	59 2b       	or	r21, r25

        /* Check if the number of registers to read is valid. If not
         * return Modbus illegal data value exception. 
         */
        if( ( usRegCount >= 1 )
    271a:	ca 01       	movw	r24, r20
    271c:	01 97       	sbiw	r24, 0x01	; 1
    271e:	8c 37       	cpi	r24, 0x7C	; 124
    2720:	91 05       	cpc	r25, r1
    2722:	60 f5       	brcc	.+88     	; 0x277c <eMBFuncReadInputRegister+0x8e>
            && ( usRegCount < MB_PDU_FUNC_READ_REGCNT_MAX ) )
        {
            /* Set the current PDU data pointer to the beginning. */
            pucFrameCur = &pucFrame[MB_PDU_FUNC_OFF];
            *usLen = MB_PDU_FUNC_OFF;
    2724:	19 82       	std	Y+1, r1	; 0x01
    2726:	18 82       	st	Y, r1

            /* First byte contains the function code. */
            *pucFrameCur++ = MB_FUNC_READ_INPUT_REGISTER;
    2728:	84 e0       	ldi	r24, 0x04	; 4
    272a:	80 83       	st	Z, r24
            *usLen += 1;
    272c:	88 81       	ld	r24, Y
    272e:	99 81       	ldd	r25, Y+1	; 0x01
    2730:	01 96       	adiw	r24, 0x01	; 1
    2732:	99 83       	std	Y+1, r25	; 0x01
    2734:	88 83       	st	Y, r24

            /* Second byte in the response contain the number of bytes. */
            *pucFrameCur++ = ( UCHAR )( usRegCount * 2 );
    2736:	8a 01       	movw	r16, r20
    2738:	00 0f       	add	r16, r16
    273a:	11 1f       	adc	r17, r17
    273c:	01 83       	std	Z+1, r16	; 0x01
            *usLen += 1;
    273e:	88 81       	ld	r24, Y
    2740:	99 81       	ldd	r25, Y+1	; 0x01
    2742:	01 96       	adiw	r24, 0x01	; 1
    2744:	99 83       	std	Y+1, r25	; 0x01
    2746:	88 83       	st	Y, r24
    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF] << 8 );
    2748:	7f 2d       	mov	r23, r15
    274a:	60 e0       	ldi	r22, 0x00	; 0
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF + 1] );
    274c:	83 2f       	mov	r24, r19
    274e:	90 e0       	ldi	r25, 0x00	; 0
    2750:	68 2b       	or	r22, r24
    2752:	79 2b       	or	r23, r25

            /* Second byte in the response contain the number of bytes. */
            *pucFrameCur++ = ( UCHAR )( usRegCount * 2 );
            *usLen += 1;

            eRegStatus =
    2754:	6f 5f       	subi	r22, 0xFF	; 255
    2756:	7f 4f       	sbci	r23, 0xFF	; 255
    2758:	cd 01       	movw	r24, r26
    275a:	0e 94 8d 01 	call	0x31a	; 0x31a <eMBRegInputCB>
                eMBRegInputCB( pucFrameCur, usRegAddress, usRegCount );

            /* If an error occured convert it into a Modbus exception. */
            if( eRegStatus != MB_ENOERR )
    275e:	00 97       	sbiw	r24, 0x00	; 0
    2760:	21 f0       	breq	.+8      	; 0x276a <eMBFuncReadInputRegister+0x7c>
            {
                eStatus = prveMBError2Exception( eRegStatus );
    2762:	0e 94 78 14 	call	0x28f0	; 0x28f0 <prveMBError2Exception>
    2766:	9c 01       	movw	r18, r24
    2768:	0b c0       	rjmp	.+22     	; 0x2780 <eMBFuncReadInputRegister+0x92>
            }
            else
            {
                *usLen += usRegCount * 2;
    276a:	88 81       	ld	r24, Y
    276c:	99 81       	ldd	r25, Y+1	; 0x01
    276e:	80 0f       	add	r24, r16
    2770:	91 1f       	adc	r25, r17
    2772:	99 83       	std	Y+1, r25	; 0x01
    2774:	88 83       	st	Y, r24
    2776:	20 e0       	ldi	r18, 0x00	; 0
    2778:	30 e0       	ldi	r19, 0x00	; 0
    277a:	02 c0       	rjmp	.+4      	; 0x2780 <eMBFuncReadInputRegister+0x92>
    277c:	23 e0       	ldi	r18, 0x03	; 3
    277e:	30 e0       	ldi	r19, 0x00	; 0
        /* Can't be a valid read input register request because the length
         * is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
    }
    return eStatus;
}
    2780:	c9 01       	movw	r24, r18
    2782:	df 91       	pop	r29
    2784:	cf 91       	pop	r28
    2786:	1f 91       	pop	r17
    2788:	0f 91       	pop	r16
    278a:	ff 90       	pop	r15
    278c:	08 95       	ret

0000278e <eMBFuncReportSlaveID>:
    return eStatus;
}

eMBException
eMBFuncReportSlaveID( UCHAR * pucFrame, USHORT * usLen )
{
    278e:	0f 93       	push	r16
    2790:	1f 93       	push	r17
    2792:	8b 01       	movw	r16, r22
    memcpy( &pucFrame[MB_PDU_DATA_OFF], &ucMBSlaveID[0], ( size_t )usMBSlaveIDLen );
    2794:	9c 01       	movw	r18, r24
    2796:	2f 5f       	subi	r18, 0xFF	; 255
    2798:	3f 4f       	sbci	r19, 0xFF	; 255
    279a:	e2 e8       	ldi	r30, 0x82	; 130
    279c:	f1 e0       	ldi	r31, 0x01	; 1
    279e:	40 91 a2 01 	lds	r20, 0x01A2
    27a2:	50 91 a3 01 	lds	r21, 0x01A3
    27a6:	c9 01       	movw	r24, r18
    27a8:	bf 01       	movw	r22, r30
    27aa:	0e 94 c6 3f 	call	0x7f8c	; 0x7f8c <memcpy>
    *usLen = ( USHORT )( MB_PDU_DATA_OFF + usMBSlaveIDLen );
    27ae:	80 91 a2 01 	lds	r24, 0x01A2
    27b2:	90 91 a3 01 	lds	r25, 0x01A3
    27b6:	01 96       	adiw	r24, 0x01	; 1
    27b8:	f8 01       	movw	r30, r16
    27ba:	91 83       	std	Z+1, r25	; 0x01
    27bc:	80 83       	st	Z, r24
    return MB_EX_NONE;
}
    27be:	80 e0       	ldi	r24, 0x00	; 0
    27c0:	90 e0       	ldi	r25, 0x00	; 0
    27c2:	1f 91       	pop	r17
    27c4:	0f 91       	pop	r16
    27c6:	08 95       	ret

000027c8 <eMBSetSlaveID>:
/* ----------------------- Start implementation -----------------------------*/

eMBErrorCode
eMBSetSlaveID( UCHAR ucSlaveID, BOOL xIsRunning,
               UCHAR const *pucAdditional, USHORT usAdditionalLen )
{
    27c8:	cf 93       	push	r28
    27ca:	df 93       	push	r29
    27cc:	e8 2f       	mov	r30, r24
    27ce:	e9 01       	movw	r28, r18
    eMBErrorCode    eStatus = MB_ENOERR;

    /* the first byte and second byte in the buffer is reserved for
     * the parameter ucSlaveID and the running flag. The rest of
     * the buffer is available for additional data. */
    if( usAdditionalLen + 2 < MB_FUNC_OTHER_REP_SLAVEID_BUF )
    27d0:	c9 01       	movw	r24, r18
    27d2:	02 96       	adiw	r24, 0x02	; 2
    27d4:	80 97       	sbiw	r24, 0x20	; 32
    27d6:	18 f0       	brcs	.+6      	; 0x27de <eMBSetSlaveID+0x16>
    27d8:	24 e0       	ldi	r18, 0x04	; 4
    27da:	30 e0       	ldi	r19, 0x00	; 0
    27dc:	24 c0       	rjmp	.+72     	; 0x2826 <eMBSetSlaveID+0x5e>
    {
        usMBSlaveIDLen = 0;
        ucMBSlaveID[usMBSlaveIDLen++] = ucSlaveID;
    27de:	e0 93 82 01 	sts	0x0182, r30
        ucMBSlaveID[usMBSlaveIDLen++] = ( UCHAR )( xIsRunning ? 0xFF : 0x00 );
    27e2:	66 23       	and	r22, r22
    27e4:	11 f4       	brne	.+4      	; 0x27ea <eMBSetSlaveID+0x22>
    27e6:	80 e0       	ldi	r24, 0x00	; 0
    27e8:	01 c0       	rjmp	.+2      	; 0x27ec <eMBSetSlaveID+0x24>
    27ea:	8f ef       	ldi	r24, 0xFF	; 255
    27ec:	80 93 83 01 	sts	0x0183, r24
    27f0:	82 e0       	ldi	r24, 0x02	; 2
    27f2:	90 e0       	ldi	r25, 0x00	; 0
    27f4:	90 93 a3 01 	sts	0x01A3, r25
    27f8:	80 93 a2 01 	sts	0x01A2, r24
        if( usAdditionalLen > 0 )
    27fc:	20 97       	sbiw	r28, 0x00	; 0
    27fe:	89 f0       	breq	.+34     	; 0x2822 <eMBSetSlaveID+0x5a>
        {
            memcpy( &ucMBSlaveID[usMBSlaveIDLen], pucAdditional,
    2800:	24 e8       	ldi	r18, 0x84	; 132
    2802:	31 e0       	ldi	r19, 0x01	; 1
    2804:	c9 01       	movw	r24, r18
    2806:	ba 01       	movw	r22, r20
    2808:	ae 01       	movw	r20, r28
    280a:	0e 94 c6 3f 	call	0x7f8c	; 0x7f8c <memcpy>
                    ( size_t )usAdditionalLen );
            usMBSlaveIDLen += usAdditionalLen;
    280e:	80 91 a2 01 	lds	r24, 0x01A2
    2812:	90 91 a3 01 	lds	r25, 0x01A3
    2816:	8c 0f       	add	r24, r28
    2818:	9d 1f       	adc	r25, r29
    281a:	90 93 a3 01 	sts	0x01A3, r25
    281e:	80 93 a2 01 	sts	0x01A2, r24
    2822:	20 e0       	ldi	r18, 0x00	; 0
    2824:	30 e0       	ldi	r19, 0x00	; 0
    else
    {
        eStatus = MB_ENORES;
    }
    return eStatus;
}
    2826:	c9 01       	movw	r24, r18
    2828:	df 91       	pop	r29
    282a:	cf 91       	pop	r28
    282c:	08 95       	ret

0000282e <xMBUtilSetBits>:

/* ----------------------- Start implementation -----------------------------*/
void
xMBUtilSetBits( UCHAR * ucByteBuf, USHORT usBitOffset, UCHAR ucNBits,
                UCHAR ucValue )
{
    282e:	0f 93       	push	r16
    2830:	1f 93       	push	r17
    2832:	cf 93       	push	r28
    2834:	df 93       	push	r29
    USHORT          usWordBuf;
    USHORT          usMask;
    USHORT          usByteOffset;
    USHORT          usNPreBits;
    USHORT          usValue = ucValue;
    2836:	30 e0       	ldi	r19, 0x00	; 0

    /* How many bits precede our bits to set. */
    usNPreBits = ( USHORT )( usBitOffset - usByteOffset * BITS_UCHAR );

    /* Move bit field into position over bits to set */
    usValue <<= usNPreBits;
    2838:	db 01       	movw	r26, r22
    283a:	53 e0       	ldi	r21, 0x03	; 3
    283c:	b6 95       	lsr	r27
    283e:	a7 95       	ror	r26
    2840:	5a 95       	dec	r21
    2842:	e1 f7       	brne	.-8      	; 0x283c <xMBUtilSetBits+0xe>
    2844:	67 70       	andi	r22, 0x07	; 7
    2846:	70 70       	andi	r23, 0x00	; 0

    /* Prepare a mask for setting the new bits. */
    usMask = ( USHORT )( ( 1 << ( USHORT ) ucNBits ) - 1 );
    2848:	e1 e0       	ldi	r30, 0x01	; 1
    284a:	f0 e0       	ldi	r31, 0x00	; 0
    284c:	02 c0       	rjmp	.+4      	; 0x2852 <xMBUtilSetBits+0x24>
    284e:	ee 0f       	add	r30, r30
    2850:	ff 1f       	adc	r31, r31
    2852:	4a 95       	dec	r20
    2854:	e2 f7       	brpl	.-8      	; 0x284e <xMBUtilSetBits+0x20>
    2856:	31 97       	sbiw	r30, 0x01	; 1
    usMask <<= usBitOffset - usByteOffset * BITS_UCHAR;

    /* copy bits into temporary storage. */
    usWordBuf = ucByteBuf[usByteOffset];
    2858:	8c 01       	movw	r16, r24
    285a:	0a 0f       	add	r16, r26
    285c:	1b 1f       	adc	r17, r27
    285e:	e8 01       	movw	r28, r16
    2860:	48 81       	ld	r20, Y
    2862:	50 e0       	ldi	r21, 0x00	; 0
    usWordBuf |= ucByteBuf[usByteOffset + 1] << BITS_UCHAR;
    2864:	11 96       	adiw	r26, 0x01	; 1
    2866:	a8 0f       	add	r26, r24
    2868:	b9 1f       	adc	r27, r25

    /* Zero out bit field bits and then or value bits into them. */
    usWordBuf = ( USHORT )( ( usWordBuf & ( ~usMask ) ) | usValue );
    286a:	9c 91       	ld	r25, X
    286c:	80 e0       	ldi	r24, 0x00	; 0
    286e:	48 2b       	or	r20, r24
    2870:	59 2b       	or	r21, r25
    2872:	06 2e       	mov	r0, r22
    2874:	02 c0       	rjmp	.+4      	; 0x287a <xMBUtilSetBits+0x4c>
    2876:	ee 0f       	add	r30, r30
    2878:	ff 1f       	adc	r31, r31
    287a:	0a 94       	dec	r0
    287c:	e2 f7       	brpl	.-8      	; 0x2876 <xMBUtilSetBits+0x48>
    287e:	e0 95       	com	r30
    2880:	f0 95       	com	r31
    2882:	4e 23       	and	r20, r30
    2884:	5f 23       	and	r21, r31
    2886:	02 c0       	rjmp	.+4      	; 0x288c <xMBUtilSetBits+0x5e>
    2888:	22 0f       	add	r18, r18
    288a:	33 1f       	adc	r19, r19
    288c:	6a 95       	dec	r22
    288e:	e2 f7       	brpl	.-8      	; 0x2888 <xMBUtilSetBits+0x5a>
    2890:	42 2b       	or	r20, r18
    2892:	53 2b       	or	r21, r19

    /* move bits back into storage */
    ucByteBuf[usByteOffset] = ( UCHAR )( usWordBuf & 0xFF );
    2894:	48 83       	st	Y, r20
    ucByteBuf[usByteOffset + 1] = ( UCHAR )( usWordBuf >> BITS_UCHAR );
    2896:	5c 93       	st	X, r21
}
    2898:	df 91       	pop	r29
    289a:	cf 91       	pop	r28
    289c:	1f 91       	pop	r17
    289e:	0f 91       	pop	r16
    28a0:	08 95       	ret

000028a2 <xMBUtilGetBits>:
    USHORT          usByteOffset;
    USHORT          usNPreBits;

    /* Calculate byte offset for first byte containing the bit values starting
     * at usBitOffset. */
    usByteOffset = ( USHORT )( ( usBitOffset ) / BITS_UCHAR );
    28a2:	fb 01       	movw	r30, r22
    28a4:	b3 e0       	ldi	r27, 0x03	; 3
    28a6:	f6 95       	lsr	r31
    28a8:	e7 95       	ror	r30
    28aa:	ba 95       	dec	r27
    28ac:	e1 f7       	brne	.-8      	; 0x28a6 <xMBUtilGetBits+0x4>

    /* Prepare a mask for setting the new bits. */
    usMask = ( USHORT )( ( 1 << ( USHORT ) ucNBits ) - 1 );

    /* copy bits into temporary storage. */
    usWordBuf = ucByteBuf[usByteOffset];
    28ae:	dc 01       	movw	r26, r24
    28b0:	ae 0f       	add	r26, r30
    28b2:	bf 1f       	adc	r27, r31
    28b4:	2c 91       	ld	r18, X
    28b6:	30 e0       	ldi	r19, 0x00	; 0
    usWordBuf |= ucByteBuf[usByteOffset + 1] << BITS_UCHAR;
    28b8:	11 96       	adiw	r26, 0x01	; 1
    28ba:	9c 91       	ld	r25, X
    28bc:	80 e0       	ldi	r24, 0x00	; 0
    28be:	82 2b       	or	r24, r18
    28c0:	93 2b       	or	r25, r19

    /* throw away unneeded bits. */
    usWordBuf >>= usNPreBits;
    28c2:	a3 e0       	ldi	r26, 0x03	; 3
    28c4:	ee 0f       	add	r30, r30
    28c6:	ff 1f       	adc	r31, r31
    28c8:	aa 95       	dec	r26
    28ca:	e1 f7       	brne	.-8      	; 0x28c4 <xMBUtilGetBits+0x22>
    28cc:	6e 1b       	sub	r22, r30
    28ce:	7f 0b       	sbc	r23, r31
    28d0:	02 c0       	rjmp	.+4      	; 0x28d6 <xMBUtilGetBits+0x34>
    28d2:	96 95       	lsr	r25
    28d4:	87 95       	ror	r24
    28d6:	6a 95       	dec	r22
    28d8:	e2 f7       	brpl	.-8      	; 0x28d2 <xMBUtilGetBits+0x30>
    28da:	21 e0       	ldi	r18, 0x01	; 1
    28dc:	30 e0       	ldi	r19, 0x00	; 0
    28de:	02 c0       	rjmp	.+4      	; 0x28e4 <xMBUtilGetBits+0x42>
    28e0:	22 0f       	add	r18, r18
    28e2:	33 1f       	adc	r19, r19
    28e4:	4a 95       	dec	r20
    28e6:	e2 f7       	brpl	.-8      	; 0x28e0 <xMBUtilGetBits+0x3e>
    28e8:	21 50       	subi	r18, 0x01	; 1
    28ea:	30 40       	sbci	r19, 0x00	; 0

    /* mask away bits above the requested bitfield. */
    usWordBuf &= usMask;

    return ( UCHAR ) usWordBuf;
}
    28ec:	82 23       	and	r24, r18
    28ee:	08 95       	ret

000028f0 <prveMBError2Exception>:
eMBException
prveMBError2Exception( eMBErrorCode eErrorCode )
{
    eMBException    eStatus;

    switch ( eErrorCode )
    28f0:	81 30       	cpi	r24, 0x01	; 1
    28f2:	91 05       	cpc	r25, r1
    28f4:	31 f0       	breq	.+12     	; 0x2902 <prveMBError2Exception+0x12>
    28f6:	81 30       	cpi	r24, 0x01	; 1
    28f8:	91 05       	cpc	r25, r1
    28fa:	30 f0       	brcs	.+12     	; 0x2908 <prveMBError2Exception+0x18>
    28fc:	07 97       	sbiw	r24, 0x07	; 7
    28fe:	51 f4       	brne	.+20     	; 0x2914 <prveMBError2Exception+0x24>
    2900:	06 c0       	rjmp	.+12     	; 0x290e <prveMBError2Exception+0x1e>
    2902:	22 e0       	ldi	r18, 0x02	; 2
    2904:	30 e0       	ldi	r19, 0x00	; 0
    2906:	08 c0       	rjmp	.+16     	; 0x2918 <prveMBError2Exception+0x28>
    2908:	20 e0       	ldi	r18, 0x00	; 0
    290a:	30 e0       	ldi	r19, 0x00	; 0
    290c:	05 c0       	rjmp	.+10     	; 0x2918 <prveMBError2Exception+0x28>
    290e:	26 e0       	ldi	r18, 0x06	; 6
    2910:	30 e0       	ldi	r19, 0x00	; 0
    2912:	02 c0       	rjmp	.+4      	; 0x2918 <prveMBError2Exception+0x28>
            eStatus = MB_EX_ILLEGAL_DATA_ADDRESS;
            break;

        case MB_ETIMEDOUT:
            eStatus = MB_EX_SLAVE_BUSY;
            break;
    2914:	24 e0       	ldi	r18, 0x04	; 4
    2916:	30 e0       	ldi	r19, 0x00	; 0
            eStatus = MB_EX_SLAVE_DEVICE_FAILURE;
            break;
    }

    return eStatus;
}
    2918:	c9 01       	movw	r24, r18
    291a:	08 95       	ret

0000291c <usMBCRC16>:
    0x41, 0x81, 0x80, 0x40
};

USHORT
usMBCRC16( UCHAR * pucFrame, USHORT usLen )
{
    291c:	dc 01       	movw	r26, r24
    291e:	3f ef       	ldi	r19, 0xFF	; 255
    2920:	2f ef       	ldi	r18, 0xFF	; 255
    2922:	11 c0       	rjmp	.+34     	; 0x2946 <usMBCRC16+0x2a>
    int iIndex;
	UCHAR ucCRCHi = 0xFF;
    UCHAR ucCRCLo = 0xFF;

	while( usLen-- ) {
		iIndex = ucCRCLo ^ *( pucFrame++ );
    2924:	8d 91       	ld	r24, X+

		UCHAR table_h = pgm_read_byte( &aucCRCHi[iIndex] );
    2926:	42 2f       	mov	r20, r18
    2928:	48 27       	eor	r20, r24
    292a:	50 e0       	ldi	r21, 0x00	; 0
    292c:	ca 01       	movw	r24, r20
    292e:	89 52       	subi	r24, 0x29	; 41
    2930:	9f 4f       	sbci	r25, 0xFF	; 255
    2932:	fc 01       	movw	r30, r24
    2934:	24 91       	lpm	r18, Z+
		UCHAR table_l = pgm_read_byte( &aucCRCLo[iIndex] );
    2936:	49 52       	subi	r20, 0x29	; 41
    2938:	5e 4f       	sbci	r21, 0xFE	; 254
    293a:	fa 01       	movw	r30, r20
    293c:	84 91       	lpm	r24, Z+
		
		ucCRCLo = ( UCHAR )( ucCRCHi ^ table_h );
    293e:	23 27       	eor	r18, r19
    2940:	61 50       	subi	r22, 0x01	; 1
    2942:	70 40       	sbci	r23, 0x00	; 0
    2944:	38 2f       	mov	r19, r24
{
    int iIndex;
	UCHAR ucCRCHi = 0xFF;
    UCHAR ucCRCLo = 0xFF;

	while( usLen-- ) {
    2946:	61 15       	cp	r22, r1
    2948:	71 05       	cpc	r23, r1
    294a:	61 f7       	brne	.-40     	; 0x2924 <usMBCRC16+0x8>
    294c:	93 2f       	mov	r25, r19
    294e:	80 e0       	ldi	r24, 0x00	; 0
    2950:	30 e0       	ldi	r19, 0x00	; 0
    2952:	28 2b       	or	r18, r24
    2954:	39 2b       	or	r19, r25
		ucCRCLo = ( UCHAR )( ucCRCHi ^ table_h );
		ucCRCHi = table_l;
	}
	
	return ( USHORT )( ucCRCHi << 8 | ucCRCLo );
}
    2956:	c9 01       	movw	r24, r18
    2958:	08 95       	ret

0000295a <xMBRTUTimerT35Expired>:
	return xNeedPoll;
}

BOOL
xMBRTUTimerT35Expired( void )
{
    295a:	1f 93       	push	r17
	BOOL			xNeedPoll = FALSE;

	switch ( eRcvState )
    295c:	80 91 a6 01 	lds	r24, 0x01A6
    2960:	90 91 a7 01 	lds	r25, 0x01A7
    2964:	00 97       	sbiw	r24, 0x00	; 0
    2966:	21 f0       	breq	.+8      	; 0x2970 <xMBRTUTimerT35Expired+0x16>
    2968:	02 97       	sbiw	r24, 0x02	; 2
    296a:	29 f0       	breq	.+10     	; 0x2976 <xMBRTUTimerT35Expired+0x1c>
    296c:	10 e0       	ldi	r17, 0x00	; 0
    296e:	08 c0       	rjmp	.+16     	; 0x2980 <xMBRTUTimerT35Expired+0x26>
	{
		/* Timer t35 expired. Startup phase is finished. */
	case STATE_RX_INIT:
		xNeedPoll = xMBPortEventPost( EV_READY );
    2970:	80 e0       	ldi	r24, 0x00	; 0
    2972:	90 e0       	ldi	r25, 0x00	; 0
    2974:	02 c0       	rjmp	.+4      	; 0x297a <xMBRTUTimerT35Expired+0x20>
		break;

		/* A frame was received and t35 expired. Notify the listener that
		 * a new frame was received. */
	case STATE_RX_RCV:
		xNeedPoll = xMBPortEventPost( EV_FRAME_RECEIVED );
    2976:	81 e0       	ldi	r24, 0x01	; 1
    2978:	90 e0       	ldi	r25, 0x00	; 0
    297a:	0e 94 18 0d 	call	0x1a30	; 0x1a30 <xMBPortEventPost>
    297e:	18 2f       	mov	r17, r24
	default:
		assert( ( eRcvState == STATE_RX_INIT ) ||
				( eRcvState == STATE_RX_RCV ) || ( eRcvState == STATE_RX_ERROR ) );
	}

	vMBPortTimersDisable(  );
    2980:	0e 94 d1 0e 	call	0x1da2	; 0x1da2 <vMBPortTimersDisable>
	eRcvState = STATE_RX_IDLE;
    2984:	81 e0       	ldi	r24, 0x01	; 1
    2986:	90 e0       	ldi	r25, 0x00	; 0
    2988:	90 93 a7 01 	sts	0x01A7, r25
    298c:	80 93 a6 01 	sts	0x01A6, r24

	return xNeedPoll;
}
    2990:	81 2f       	mov	r24, r17
    2992:	1f 91       	pop	r17
    2994:	08 95       	ret

00002996 <eMBRTUStop>:
}

void
eMBRTUStop( void )
{
	ENTER_CRITICAL_SECTION(  );
    2996:	f8 94       	cli
	vMBPortSerialEnable( FALSE, FALSE );
    2998:	80 e0       	ldi	r24, 0x00	; 0
    299a:	60 e0       	ldi	r22, 0x00	; 0
    299c:	0e 94 3d 0d 	call	0x1a7a	; 0x1a7a <vMBPortSerialEnable>
	vMBPortTimersDisable(  );
    29a0:	0e 94 d1 0e 	call	0x1da2	; 0x1da2 <vMBPortTimersDisable>
	EXIT_CRITICAL_SECTION(  );
    29a4:	78 94       	sei
}
    29a6:	08 95       	ret

000029a8 <xMBRTUTransmitFSM>:
	return xTaskNeedSwitch;
}

BOOL
xMBRTUTransmitFSM( void )
{
    29a8:	1f 93       	push	r17
	BOOL			xNeedPoll = FALSE;

	assert( eRcvState == STATE_RX_IDLE );

	switch ( eSndState )
    29aa:	80 91 a4 01 	lds	r24, 0x01A4
    29ae:	90 91 a5 01 	lds	r25, 0x01A5
    29b2:	00 97       	sbiw	r24, 0x00	; 0
    29b4:	19 f0       	breq	.+6      	; 0x29bc <xMBRTUTransmitFSM+0x14>
    29b6:	01 97       	sbiw	r24, 0x01	; 1
    29b8:	29 f4       	brne	.+10     	; 0x29c4 <xMBRTUTransmitFSM+0x1c>
    29ba:	06 c0       	rjmp	.+12     	; 0x29c8 <xMBRTUTransmitFSM+0x20>
	{
		/* We should not get a transmitter event if the transmitter is in
		 * idle state.  */
	case STATE_TX_IDLE:
		/* enable receiver/disable transmitter. */
		vMBPortSerialEnable( TRUE, FALSE );
    29bc:	81 e0       	ldi	r24, 0x01	; 1
    29be:	60 e0       	ldi	r22, 0x00	; 0
    29c0:	0e 94 3d 0d 	call	0x1a7a	; 0x1a7a <vMBPortSerialEnable>
    29c4:	10 e0       	ldi	r17, 0x00	; 0
    29c6:	2d c0       	rjmp	.+90     	; 0x2a22 <xMBRTUTransmitFSM+0x7a>
		break;

	case STATE_TX_XMIT:
		/* check if we are finished. */
		if( usSndBufferCount != 0 )
    29c8:	80 91 aa 01 	lds	r24, 0x01AA
    29cc:	90 91 ab 01 	lds	r25, 0x01AB
    29d0:	89 2b       	or	r24, r25
    29d2:	d1 f0       	breq	.+52     	; 0x2a08 <xMBRTUTransmitFSM+0x60>
		{
			xMBPortSerialPutByte( ( CHAR )*pucSndBufferCur );
    29d4:	e0 91 a8 01 	lds	r30, 0x01A8
    29d8:	f0 91 a9 01 	lds	r31, 0x01A9
    29dc:	80 81       	ld	r24, Z
    29de:	0e 94 52 0e 	call	0x1ca4	; 0x1ca4 <xMBPortSerialPutByte>
			pucSndBufferCur++;  /* next byte in sendbuffer. */
    29e2:	80 91 a8 01 	lds	r24, 0x01A8
    29e6:	90 91 a9 01 	lds	r25, 0x01A9
    29ea:	01 96       	adiw	r24, 0x01	; 1
    29ec:	90 93 a9 01 	sts	0x01A9, r25
    29f0:	80 93 a8 01 	sts	0x01A8, r24
			usSndBufferCount--;
    29f4:	80 91 aa 01 	lds	r24, 0x01AA
    29f8:	90 91 ab 01 	lds	r25, 0x01AB
    29fc:	01 97       	sbiw	r24, 0x01	; 1
    29fe:	90 93 ab 01 	sts	0x01AB, r25
    2a02:	80 93 aa 01 	sts	0x01AA, r24
    2a06:	de cf       	rjmp	.-68     	; 0x29c4 <xMBRTUTransmitFSM+0x1c>
		}
		else
		{
			xNeedPoll = xMBPortEventPost( EV_FRAME_SENT );
    2a08:	83 e0       	ldi	r24, 0x03	; 3
    2a0a:	90 e0       	ldi	r25, 0x00	; 0
    2a0c:	0e 94 18 0d 	call	0x1a30	; 0x1a30 <xMBPortEventPost>
    2a10:	18 2f       	mov	r17, r24
			/* Disable transmitter. This prevents another transmit buffer
			 * empty interrupt. */
			vMBPortSerialEnable( TRUE, FALSE );
    2a12:	81 e0       	ldi	r24, 0x01	; 1
    2a14:	60 e0       	ldi	r22, 0x00	; 0
    2a16:	0e 94 3d 0d 	call	0x1a7a	; 0x1a7a <vMBPortSerialEnable>
			eSndState = STATE_TX_IDLE;
    2a1a:	10 92 a5 01 	sts	0x01A5, r1
    2a1e:	10 92 a4 01 	sts	0x01A4, r1
		}
		break;
	}

	return xNeedPoll;
}
    2a22:	81 2f       	mov	r24, r17
    2a24:	1f 91       	pop	r17
    2a26:	08 95       	ret

00002a28 <xMBRTUReceiveFSM>:
	return eStatus;
}

BOOL
xMBRTUReceiveFSM( void )
{
    2a28:	df 93       	push	r29
    2a2a:	cf 93       	push	r28
    2a2c:	0f 92       	push	r0
    2a2e:	cd b7       	in	r28, 0x3d	; 61
    2a30:	de b7       	in	r29, 0x3e	; 62
	UCHAR		   ucByte;

	assert( eSndState == STATE_TX_IDLE );

	/* Always read the character. */
	( void )xMBPortSerialGetByte( ( CHAR * ) & ucByte );
    2a32:	ce 01       	movw	r24, r28
    2a34:	01 96       	adiw	r24, 0x01	; 1
    2a36:	0e 94 56 0e 	call	0x1cac	; 0x1cac <xMBPortSerialGetByte>

	switch ( eRcvState )
    2a3a:	80 91 a6 01 	lds	r24, 0x01A6
    2a3e:	90 91 a7 01 	lds	r25, 0x01A7
    2a42:	81 30       	cpi	r24, 0x01	; 1
    2a44:	91 05       	cpc	r25, r1
    2a46:	49 f0       	breq	.+18     	; 0x2a5a <xMBRTUReceiveFSM+0x32>
    2a48:	81 30       	cpi	r24, 0x01	; 1
    2a4a:	91 05       	cpc	r25, r1
    2a4c:	c0 f1       	brcs	.+112    	; 0x2abe <xMBRTUReceiveFSM+0x96>
    2a4e:	82 30       	cpi	r24, 0x02	; 2
    2a50:	91 05       	cpc	r25, r1
    2a52:	c1 f0       	breq	.+48     	; 0x2a84 <xMBRTUReceiveFSM+0x5c>
    2a54:	03 97       	sbiw	r24, 0x03	; 3
    2a56:	a9 f5       	brne	.+106    	; 0x2ac2 <xMBRTUReceiveFSM+0x9a>
    2a58:	32 c0       	rjmp	.+100    	; 0x2abe <xMBRTUReceiveFSM+0x96>
		/* In the idle state we wait for a new character. If a character
		 * is received the t1.5 and t3.5 timers are started and the
		 * receiver is in the state STATE_RX_RECEIVCE.
		 */
	case STATE_RX_IDLE:
		usRcvBufferPos = 0;
    2a5a:	10 92 ad 01 	sts	0x01AD, r1
    2a5e:	10 92 ac 01 	sts	0x01AC, r1
		ucRTUBuf[usRcvBufferPos++] = ucByte;
    2a62:	80 91 ac 01 	lds	r24, 0x01AC
    2a66:	90 91 ad 01 	lds	r25, 0x01AD
    2a6a:	29 81       	ldd	r18, Y+1	; 0x01
    2a6c:	fc 01       	movw	r30, r24
    2a6e:	ea 54       	subi	r30, 0x4A	; 74
    2a70:	f4 4f       	sbci	r31, 0xF4	; 244
    2a72:	20 83       	st	Z, r18
    2a74:	01 96       	adiw	r24, 0x01	; 1
    2a76:	90 93 ad 01 	sts	0x01AD, r25
    2a7a:	80 93 ac 01 	sts	0x01AC, r24
		eRcvState = STATE_RX_RCV;
    2a7e:	82 e0       	ldi	r24, 0x02	; 2
    2a80:	90 e0       	ldi	r25, 0x00	; 0
    2a82:	19 c0       	rjmp	.+50     	; 0x2ab6 <xMBRTUReceiveFSM+0x8e>
		 * every character received. If more than the maximum possible
		 * number of bytes in a modbus frame is received the frame is
		 * ignored.
		 */
	case STATE_RX_RCV:
		if( usRcvBufferPos < MB_SER_PDU_SIZE_MAX )
    2a84:	80 91 ac 01 	lds	r24, 0x01AC
    2a88:	90 91 ad 01 	lds	r25, 0x01AD
    2a8c:	8f 3f       	cpi	r24, 0xFF	; 255
    2a8e:	91 05       	cpc	r25, r1
    2a90:	09 f0       	breq	.+2      	; 0x2a94 <xMBRTUReceiveFSM+0x6c>
    2a92:	78 f4       	brcc	.+30     	; 0x2ab2 <xMBRTUReceiveFSM+0x8a>
		{
			ucRTUBuf[usRcvBufferPos++] = ucByte;
    2a94:	80 91 ac 01 	lds	r24, 0x01AC
    2a98:	90 91 ad 01 	lds	r25, 0x01AD
    2a9c:	29 81       	ldd	r18, Y+1	; 0x01
    2a9e:	fc 01       	movw	r30, r24
    2aa0:	ea 54       	subi	r30, 0x4A	; 74
    2aa2:	f4 4f       	sbci	r31, 0xF4	; 244
    2aa4:	20 83       	st	Z, r18
    2aa6:	01 96       	adiw	r24, 0x01	; 1
    2aa8:	90 93 ad 01 	sts	0x01AD, r25
    2aac:	80 93 ac 01 	sts	0x01AC, r24
    2ab0:	06 c0       	rjmp	.+12     	; 0x2abe <xMBRTUReceiveFSM+0x96>
		}
		else
		{
			eRcvState = STATE_RX_ERROR;
    2ab2:	83 e0       	ldi	r24, 0x03	; 3
    2ab4:	90 e0       	ldi	r25, 0x00	; 0
    2ab6:	90 93 a7 01 	sts	0x01A7, r25
    2aba:	80 93 a6 01 	sts	0x01A6, r24
		}
		vMBPortTimersEnable(  );
    2abe:	0e 94 bf 0e 	call	0x1d7e	; 0x1d7e <vMBPortTimersEnable>
		break;
	}
	return xTaskNeedSwitch;
}
    2ac2:	80 e0       	ldi	r24, 0x00	; 0
    2ac4:	0f 90       	pop	r0
    2ac6:	cf 91       	pop	r28
    2ac8:	df 91       	pop	r29
    2aca:	08 95       	ret

00002acc <eMBRTUStart>:
}

void
eMBRTUStart( void )
{
	ENTER_CRITICAL_SECTION(  );
    2acc:	f8 94       	cli
	/* Initially the receiver is in the state STATE_RX_INIT. we start
	 * the timer and if no character is received within t3.5 we change
	 * to STATE_RX_IDLE. This makes sure that we delay startup of the
	 * modbus protocol stack until the bus is free.
	 */
	eRcvState = STATE_RX_INIT;
    2ace:	10 92 a7 01 	sts	0x01A7, r1
    2ad2:	10 92 a6 01 	sts	0x01A6, r1
	vMBPortSerialEnable( TRUE, FALSE );
    2ad6:	81 e0       	ldi	r24, 0x01	; 1
    2ad8:	60 e0       	ldi	r22, 0x00	; 0
    2ada:	0e 94 3d 0d 	call	0x1a7a	; 0x1a7a <vMBPortSerialEnable>
	vMBPortTimersEnable(  );
    2ade:	0e 94 bf 0e 	call	0x1d7e	; 0x1d7e <vMBPortTimersEnable>

	EXIT_CRITICAL_SECTION(  );
    2ae2:	78 94       	sei
}
    2ae4:	08 95       	ret

00002ae6 <eMBRTUSend>:
	return eStatus;
}

eMBErrorCode
eMBRTUSend( UCHAR ucSlaveAddress, const UCHAR * pucFrame, USHORT usLength )
{
    2ae6:	cf 93       	push	r28
    2ae8:	df 93       	push	r29
	eMBErrorCode	eStatus = MB_ENOERR;
	USHORT		  usCRC16;

	ENTER_CRITICAL_SECTION(  );
    2aea:	f8 94       	cli

	/* Check if the receiver is still in idle state. If not we where to
	 * slow with processing the received frame and the master sent another
	 * frame on the network. We have to abort sending the frame.
	 */
	if( eRcvState == STATE_RX_IDLE )
    2aec:	c0 91 a6 01 	lds	r28, 0x01A6
    2af0:	d0 91 a7 01 	lds	r29, 0x01A7
    2af4:	c1 30       	cpi	r28, 0x01	; 1
    2af6:	d1 05       	cpc	r29, r1
    2af8:	19 f0       	breq	.+6      	; 0x2b00 <eMBRTUSend+0x1a>
    2afa:	25 e0       	ldi	r18, 0x05	; 5
    2afc:	30 e0       	ldi	r19, 0x00	; 0
    2afe:	42 c0       	rjmp	.+132    	; 0x2b84 <eMBRTUSend+0x9e>
	{
		/* First byte before the Modbus-PDU is the slave address. */
		pucSndBufferCur = ( UCHAR * ) pucFrame - 1;
    2b00:	fb 01       	movw	r30, r22
    2b02:	31 97       	sbiw	r30, 0x01	; 1
    2b04:	f0 93 a9 01 	sts	0x01A9, r31
    2b08:	e0 93 a8 01 	sts	0x01A8, r30
		usSndBufferCount = 1;
    2b0c:	d0 93 ab 01 	sts	0x01AB, r29
    2b10:	c0 93 aa 01 	sts	0x01AA, r28

		/* Now copy the Modbus-PDU into the Modbus-Serial-Line-PDU. */
		pucSndBufferCur[MB_SER_PDU_ADDR_OFF] = ucSlaveAddress;
    2b14:	80 83       	st	Z, r24
		usSndBufferCount += usLength;
    2b16:	80 91 aa 01 	lds	r24, 0x01AA
    2b1a:	90 91 ab 01 	lds	r25, 0x01AB
    2b1e:	84 0f       	add	r24, r20
    2b20:	95 1f       	adc	r25, r21
    2b22:	90 93 ab 01 	sts	0x01AB, r25
    2b26:	80 93 aa 01 	sts	0x01AA, r24

		/* Calculate CRC16 checksum for Modbus-Serial-Line-PDU. */
		usCRC16 = usMBCRC16( ( UCHAR * ) pucSndBufferCur, usSndBufferCount );
    2b2a:	60 91 aa 01 	lds	r22, 0x01AA
    2b2e:	70 91 ab 01 	lds	r23, 0x01AB
    2b32:	cf 01       	movw	r24, r30
    2b34:	0e 94 8e 14 	call	0x291c	; 0x291c <usMBCRC16>
		ucRTUBuf[usSndBufferCount++] = ( UCHAR )( usCRC16 & 0xFF );
    2b38:	20 91 aa 01 	lds	r18, 0x01AA
    2b3c:	30 91 ab 01 	lds	r19, 0x01AB
    2b40:	f9 01       	movw	r30, r18
    2b42:	ea 54       	subi	r30, 0x4A	; 74
    2b44:	f4 4f       	sbci	r31, 0xF4	; 244
    2b46:	80 83       	st	Z, r24
    2b48:	2f 5f       	subi	r18, 0xFF	; 255
    2b4a:	3f 4f       	sbci	r19, 0xFF	; 255
    2b4c:	30 93 ab 01 	sts	0x01AB, r19
    2b50:	20 93 aa 01 	sts	0x01AA, r18
		ucRTUBuf[usSndBufferCount++] = ( UCHAR )( usCRC16 >> 8 );
    2b54:	20 91 aa 01 	lds	r18, 0x01AA
    2b58:	30 91 ab 01 	lds	r19, 0x01AB
    2b5c:	f9 01       	movw	r30, r18
    2b5e:	ea 54       	subi	r30, 0x4A	; 74
    2b60:	f4 4f       	sbci	r31, 0xF4	; 244
    2b62:	90 83       	st	Z, r25
    2b64:	2f 5f       	subi	r18, 0xFF	; 255
    2b66:	3f 4f       	sbci	r19, 0xFF	; 255
    2b68:	30 93 ab 01 	sts	0x01AB, r19
    2b6c:	20 93 aa 01 	sts	0x01AA, r18

		/* Activate the transmitter. */
		eSndState = STATE_TX_XMIT;
    2b70:	d0 93 a5 01 	sts	0x01A5, r29
    2b74:	c0 93 a4 01 	sts	0x01A4, r28
		vMBPortSerialEnable( FALSE, TRUE );
    2b78:	80 e0       	ldi	r24, 0x00	; 0
    2b7a:	61 e0       	ldi	r22, 0x01	; 1
    2b7c:	0e 94 3d 0d 	call	0x1a7a	; 0x1a7a <vMBPortSerialEnable>
    2b80:	20 e0       	ldi	r18, 0x00	; 0
    2b82:	30 e0       	ldi	r19, 0x00	; 0
	}
	else
	{
		eStatus = MB_EIO;
	}
	EXIT_CRITICAL_SECTION(  );
    2b84:	78 94       	sei
	return eStatus;
}
    2b86:	c9 01       	movw	r24, r18
    2b88:	df 91       	pop	r29
    2b8a:	cf 91       	pop	r28
    2b8c:	08 95       	ret

00002b8e <eMBRTUReceive>:
	EXIT_CRITICAL_SECTION(  );
}

eMBErrorCode
eMBRTUReceive( UCHAR * pucRcvAddress, UCHAR ** pucFrame, USHORT * pusLength )
{
    2b8e:	ef 92       	push	r14
    2b90:	ff 92       	push	r15
    2b92:	0f 93       	push	r16
    2b94:	1f 93       	push	r17
    2b96:	cf 93       	push	r28
    2b98:	df 93       	push	r29
    2b9a:	ec 01       	movw	r28, r24
    2b9c:	7b 01       	movw	r14, r22
    2b9e:	8a 01       	movw	r16, r20
	BOOL			xFrameReceived = FALSE;
	eMBErrorCode	eStatus = MB_ENOERR;

	ENTER_CRITICAL_SECTION(  );
    2ba0:	f8 94       	cli
	assert( usRcvBufferPos < MB_SER_PDU_SIZE_MAX );

	/* Length and CRC check */
	if( ( usRcvBufferPos >= MB_SER_PDU_SIZE_MIN )
    2ba2:	80 91 ac 01 	lds	r24, 0x01AC
    2ba6:	90 91 ad 01 	lds	r25, 0x01AD
    2baa:	04 97       	sbiw	r24, 0x04	; 4
    2bac:	e8 f0       	brcs	.+58     	; 0x2be8 <eMBRTUReceive+0x5a>
    2bae:	60 91 ac 01 	lds	r22, 0x01AC
    2bb2:	70 91 ad 01 	lds	r23, 0x01AD
    2bb6:	86 eb       	ldi	r24, 0xB6	; 182
    2bb8:	9b e0       	ldi	r25, 0x0B	; 11
    2bba:	0e 94 8e 14 	call	0x291c	; 0x291c <usMBCRC16>
    2bbe:	89 2b       	or	r24, r25
    2bc0:	99 f4       	brne	.+38     	; 0x2be8 <eMBRTUReceive+0x5a>
		&& ( usMBCRC16( ( UCHAR * ) ucRTUBuf, usRcvBufferPos ) == 0 ) )
	{
		/* Save the address field. All frames are passed to the upper layed
		 * and the decision if a frame is used is done there.
		 */
		*pucRcvAddress = ucRTUBuf[MB_SER_PDU_ADDR_OFF];
    2bc2:	80 91 b6 0b 	lds	r24, 0x0BB6
    2bc6:	88 83       	st	Y, r24

		/* Total length of Modbus-PDU is Modbus-Serial-Line-PDU minus
		 * size of address field and CRC checksum.
		 */
		*pusLength = ( USHORT )( usRcvBufferPos - MB_SER_PDU_PDU_OFF - MB_SER_PDU_SIZE_CRC );
    2bc8:	80 91 ac 01 	lds	r24, 0x01AC
    2bcc:	90 91 ad 01 	lds	r25, 0x01AD
    2bd0:	03 97       	sbiw	r24, 0x03	; 3
    2bd2:	f8 01       	movw	r30, r16
    2bd4:	91 83       	std	Z+1, r25	; 0x01
    2bd6:	80 83       	st	Z, r24

		/* Return the start of the Modbus PDU to the caller. */
		*pucFrame = ( UCHAR * ) & ucRTUBuf[MB_SER_PDU_PDU_OFF];
    2bd8:	87 eb       	ldi	r24, 0xB7	; 183
    2bda:	9b e0       	ldi	r25, 0x0B	; 11
    2bdc:	f7 01       	movw	r30, r14
    2bde:	91 83       	std	Z+1, r25	; 0x01
    2be0:	80 83       	st	Z, r24
    2be2:	20 e0       	ldi	r18, 0x00	; 0
    2be4:	30 e0       	ldi	r19, 0x00	; 0
    2be6:	02 c0       	rjmp	.+4      	; 0x2bec <eMBRTUReceive+0x5e>

	ENTER_CRITICAL_SECTION(  );
	assert( usRcvBufferPos < MB_SER_PDU_SIZE_MAX );

	/* Length and CRC check */
	if( ( usRcvBufferPos >= MB_SER_PDU_SIZE_MIN )
    2be8:	25 e0       	ldi	r18, 0x05	; 5
    2bea:	30 e0       	ldi	r19, 0x00	; 0
	else
	{
		eStatus = MB_EIO;
	}

	EXIT_CRITICAL_SECTION(  );
    2bec:	78 94       	sei
	return eStatus;
}
    2bee:	c9 01       	movw	r24, r18
    2bf0:	df 91       	pop	r29
    2bf2:	cf 91       	pop	r28
    2bf4:	1f 91       	pop	r17
    2bf6:	0f 91       	pop	r16
    2bf8:	ff 90       	pop	r15
    2bfa:	ef 90       	pop	r14
    2bfc:	08 95       	ret

00002bfe <eMBRTUInit>:
static volatile USHORT usRcvBufferPos;

/* ----------------------- Start implementation -----------------------------*/
eMBErrorCode
eMBRTUInit( UCHAR ucSlaveAddress, UCHAR ucPort, ULONG ulBaudRate, eMBParity eParity )
{
    2bfe:	cf 92       	push	r12
    2c00:	df 92       	push	r13
    2c02:	ef 92       	push	r14
    2c04:	ff 92       	push	r15
    2c06:	0f 93       	push	r16
    2c08:	1f 93       	push	r17
    2c0a:	86 2f       	mov	r24, r22
    2c0c:	69 01       	movw	r12, r18
    2c0e:	7a 01       	movw	r14, r20
	eMBErrorCode	eStatus = MB_ENOERR;
	ULONG		   usTimerT35_50us;

	( void )ucSlaveAddress;
	ENTER_CRITICAL_SECTION(  );
    2c10:	f8 94       	cli

	/* Modbus RTU uses 8 Databits. */
	if( xMBPortSerialInit( ucPort, ulBaudRate, 8, eParity ) != TRUE )
    2c12:	ba 01       	movw	r22, r20
    2c14:	a9 01       	movw	r20, r18
    2c16:	28 e0       	ldi	r18, 0x08	; 8
    2c18:	0e 94 59 0d 	call	0x1ab2	; 0x1ab2 <xMBPortSerialInit>
    2c1c:	81 30       	cpi	r24, 0x01	; 1
    2c1e:	11 f5       	brne	.+68     	; 0x2c64 <eMBRTUInit+0x66>
	else
	{
		/* If baudrate > 19200 then we should use the fixed timer values
		 * t35 = 1750us. Otherwise t35 must be 3.5 times the character time.
		 */
		if( ulBaudRate > 19200 )  {
    2c20:	81 e0       	ldi	r24, 0x01	; 1
    2c22:	c8 16       	cp	r12, r24
    2c24:	8b e4       	ldi	r24, 0x4B	; 75
    2c26:	d8 06       	cpc	r13, r24
    2c28:	80 e0       	ldi	r24, 0x00	; 0
    2c2a:	e8 06       	cpc	r14, r24
    2c2c:	80 e0       	ldi	r24, 0x00	; 0
    2c2e:	f8 06       	cpc	r15, r24
    2c30:	28 f0       	brcs	.+10     	; 0x2c3c <eMBRTUInit+0x3e>
    2c32:	8a e0       	ldi	r24, 0x0A	; 10
    2c34:	90 e0       	ldi	r25, 0x00	; 0
    2c36:	a0 e0       	ldi	r26, 0x00	; 0
    2c38:	b0 e0       	ldi	r27, 0x00	; 0
    2c3a:	0d c0       	rjmp	.+26     	; 0x2c56 <eMBRTUInit+0x58>
			 *			 = 11 * Ticks_per_1s / Baudrate
			 *			 = 220000 / Baudrate
			 * The reload for t3.5 is 1.5 times this value and similary
			 * for t3.5.
			 */
			usTimerT35_50us = ( 7UL * 220000UL ) / ( 2UL * ulBaudRate );
    2c3c:	cc 0c       	add	r12, r12
    2c3e:	dd 1c       	adc	r13, r13
    2c40:	ee 1c       	adc	r14, r14
    2c42:	ff 1c       	adc	r15, r15
    2c44:	60 ea       	ldi	r22, 0xA0	; 160
    2c46:	7f e7       	ldi	r23, 0x7F	; 127
    2c48:	87 e1       	ldi	r24, 0x17	; 23
    2c4a:	90 e0       	ldi	r25, 0x00	; 0
    2c4c:	a7 01       	movw	r20, r14
    2c4e:	96 01       	movw	r18, r12
    2c50:	0e 94 7c 3f 	call	0x7ef8	; 0x7ef8 <__udivmodsi4>
    2c54:	c9 01       	movw	r24, r18
		}
		if( xMBPortTimersInit( ( USHORT ) usTimerT35_50us ) != TRUE )
    2c56:	0e 94 db 0e 	call	0x1db6	; 0x1db6 <xMBPortTimersInit>
    2c5a:	81 30       	cpi	r24, 0x01	; 1
    2c5c:	19 f4       	brne	.+6      	; 0x2c64 <eMBRTUInit+0x66>
    2c5e:	20 e0       	ldi	r18, 0x00	; 0
    2c60:	30 e0       	ldi	r19, 0x00	; 0
    2c62:	02 c0       	rjmp	.+4      	; 0x2c68 <eMBRTUInit+0x6a>
    2c64:	23 e0       	ldi	r18, 0x03	; 3
    2c66:	30 e0       	ldi	r19, 0x00	; 0
		{
			eStatus = MB_EPORTERR;
		}
	}
	EXIT_CRITICAL_SECTION(  );
    2c68:	78 94       	sei

	return eStatus;
}
    2c6a:	c9 01       	movw	r24, r18
    2c6c:	1f 91       	pop	r17
    2c6e:	0f 91       	pop	r16
    2c70:	ff 90       	pop	r15
    2c72:	ef 90       	pop	r14
    2c74:	df 90       	pop	r13
    2c76:	cf 90       	pop	r12
    2c78:	08 95       	ret

00002c7a <SGN>:
	//////////////////////////////////////////////////////////////////////////////////
}

// SGN(n): Equals the sign of the numeric expression n. It equals 1 if it is positive, 0 if it is zero, and -1 if it is negative.
int SGN(float value)
{
    2c7a:	ef 92       	push	r14
    2c7c:	ff 92       	push	r15
    2c7e:	0f 93       	push	r16
    2c80:	1f 93       	push	r17
    2c82:	7b 01       	movw	r14, r22
    2c84:	8c 01       	movw	r16, r24
	if( value <= 0.001 && value >= -0.001 ) {
    2c86:	2f e6       	ldi	r18, 0x6F	; 111
    2c88:	32 e1       	ldi	r19, 0x12	; 18
    2c8a:	43 e8       	ldi	r20, 0x83	; 131
    2c8c:	5a e3       	ldi	r21, 0x3A	; 58
    2c8e:	0e 94 ad 3c 	call	0x795a	; 0x795a <__cmpsf2>
    2c92:	18 16       	cp	r1, r24
    2c94:	6c f0       	brlt	.+26     	; 0x2cb0 <SGN+0x36>
    2c96:	c8 01       	movw	r24, r16
    2c98:	b7 01       	movw	r22, r14
    2c9a:	2f e6       	ldi	r18, 0x6F	; 111
    2c9c:	32 e1       	ldi	r19, 0x12	; 18
    2c9e:	43 e8       	ldi	r20, 0x83	; 131
    2ca0:	5a eb       	ldi	r21, 0xBA	; 186
    2ca2:	0e 94 5d 3e 	call	0x7cba	; 0x7cba <__gesf2>
    2ca6:	88 23       	and	r24, r24
    2ca8:	1c f0       	brlt	.+6      	; 0x2cb0 <SGN+0x36>
    2caa:	20 e0       	ldi	r18, 0x00	; 0
    2cac:	30 e0       	ldi	r19, 0x00	; 0
    2cae:	0f c0       	rjmp	.+30     	; 0x2cce <SGN+0x54>
		return 0;
	}
	if( 0.001 < value ) {
    2cb0:	c8 01       	movw	r24, r16
    2cb2:	b7 01       	movw	r22, r14
    2cb4:	2f e6       	ldi	r18, 0x6F	; 111
    2cb6:	32 e1       	ldi	r19, 0x12	; 18
    2cb8:	43 e8       	ldi	r20, 0x83	; 131
    2cba:	5a e3       	ldi	r21, 0x3A	; 58
    2cbc:	0e 94 5d 3e 	call	0x7cba	; 0x7cba <__gesf2>
    2cc0:	18 16       	cp	r1, r24
    2cc2:	1c f0       	brlt	.+6      	; 0x2cca <SGN+0x50>
    2cc4:	2f ef       	ldi	r18, 0xFF	; 255
    2cc6:	3f ef       	ldi	r19, 0xFF	; 255
    2cc8:	02 c0       	rjmp	.+4      	; 0x2cce <SGN+0x54>
    2cca:	21 e0       	ldi	r18, 0x01	; 1
    2ccc:	30 e0       	ldi	r19, 0x00	; 0
		return 1;
	}
	return -1;
}
    2cce:	c9 01       	movw	r24, r18
    2cd0:	1f 91       	pop	r17
    2cd2:	0f 91       	pop	r16
    2cd4:	ff 90       	pop	r15
    2cd6:	ef 90       	pop	r14
    2cd8:	08 95       	ret

00002cda <radians>:
	arrPos[4] = -RR;
	arrPos[5] = -degrees(T6);
}

float radians( float angle )
{
    2cda:	20 ee       	ldi	r18, 0xE0	; 224
    2cdc:	3e e2       	ldi	r19, 0x2E	; 46
    2cde:	45 e6       	ldi	r20, 0x65	; 101
    2ce0:	52 e4       	ldi	r21, 0x42	; 66
    2ce2:	0e 94 b4 3c 	call	0x7968	; 0x7968 <__divsf3>
	float rad = angle / ( 180.0f / PI );
	return rad;
}
    2ce6:	08 95       	ret

00002ce8 <degrees>:

float degrees( float rad )
{
    2ce8:	20 ee       	ldi	r18, 0xE0	; 224
    2cea:	3e e2       	ldi	r19, 0x2E	; 46
    2cec:	45 e6       	ldi	r20, 0x65	; 101
    2cee:	52 e4       	ldi	r21, 0x42	; 66
    2cf0:	0e 94 68 3e 	call	0x7cd0	; 0x7cd0 <__mulsf3>
	float angle = rad * ( 180.0f / PI );
	return angle;
}
    2cf4:	08 95       	ret

00002cf6 <Robko01_Forward_Kinematics_From_Motor_Pos>:
(
	int arrMotor[6],
	float arrPos[6],
	float R1
)
{
    2cf6:	2f 92       	push	r2
    2cf8:	3f 92       	push	r3
    2cfa:	4f 92       	push	r4
    2cfc:	5f 92       	push	r5
    2cfe:	6f 92       	push	r6
    2d00:	7f 92       	push	r7
    2d02:	8f 92       	push	r8
    2d04:	9f 92       	push	r9
    2d06:	af 92       	push	r10
    2d08:	bf 92       	push	r11
    2d0a:	cf 92       	push	r12
    2d0c:	df 92       	push	r13
    2d0e:	ef 92       	push	r14
    2d10:	ff 92       	push	r15
    2d12:	0f 93       	push	r16
    2d14:	1f 93       	push	r17
    2d16:	df 93       	push	r29
    2d18:	cf 93       	push	r28
    2d1a:	cd b7       	in	r28, 0x3d	; 61
    2d1c:	de b7       	in	r29, 0x3e	; 62
    2d1e:	a2 97       	sbiw	r28, 0x22	; 34
    2d20:	0f b6       	in	r0, 0x3f	; 63
    2d22:	f8 94       	cli
    2d24:	de bf       	out	0x3e, r29	; 62
    2d26:	0f be       	out	0x3f, r0	; 63
    2d28:	cd bf       	out	0x3d, r28	; 61
    2d2a:	6c 01       	movw	r12, r24
    2d2c:	7a a3       	std	Y+34, r23	; 0x22
    2d2e:	69 a3       	std	Y+33, r22	; 0x21
    2d30:	29 87       	std	Y+9, r18	; 0x09
    2d32:	3a 87       	std	Y+10, r19	; 0x0a
    2d34:	4b 87       	std	Y+11, r20	; 0x0b
    2d36:	5c 87       	std	Y+12, r21	; 0x0c
	float XX, YY, ZZ, PP, RR, RP;
	float T1 = arrMotor[0] / T1const;
    2d38:	fc 01       	movw	r30, r24
    2d3a:	60 81       	ld	r22, Z
    2d3c:	71 81       	ldd	r23, Z+1	; 0x01
    2d3e:	88 27       	eor	r24, r24
    2d40:	77 fd       	sbrc	r23, 7
    2d42:	80 95       	com	r24
    2d44:	98 2f       	mov	r25, r24
    2d46:	0e 94 4f 3d 	call	0x7a9e	; 0x7a9e <__floatsisf>
    2d4a:	26 e6       	ldi	r18, 0x66	; 102
    2d4c:	36 ed       	ldi	r19, 0xD6	; 214
    2d4e:	48 e9       	ldi	r20, 0x98	; 152
    2d50:	54 e4       	ldi	r21, 0x44	; 68
    2d52:	0e 94 b4 3c 	call	0x7968	; 0x7968 <__divsf3>
    2d56:	6d 87       	std	Y+13, r22	; 0x0d
    2d58:	7e 87       	std	Y+14, r23	; 0x0e
    2d5a:	8f 87       	std	Y+15, r24	; 0x0f
    2d5c:	98 8b       	std	Y+16, r25	; 0x10
	float T2 = arrMotor[1] / T2const;
    2d5e:	f6 01       	movw	r30, r12
    2d60:	62 81       	ldd	r22, Z+2	; 0x02
    2d62:	73 81       	ldd	r23, Z+3	; 0x03
    2d64:	88 27       	eor	r24, r24
    2d66:	77 fd       	sbrc	r23, 7
    2d68:	80 95       	com	r24
    2d6a:	98 2f       	mov	r25, r24
    2d6c:	0e 94 4f 3d 	call	0x7a9e	; 0x7a9e <__floatsisf>
    2d70:	2d e4       	ldi	r18, 0x4D	; 77
    2d72:	3d e3       	ldi	r19, 0x3D	; 61
    2d74:	4f e8       	ldi	r20, 0x8F	; 143
    2d76:	54 e4       	ldi	r21, 0x44	; 68
    2d78:	0e 94 b4 3c 	call	0x7968	; 0x7968 <__divsf3>
    2d7c:	69 8b       	std	Y+17, r22	; 0x11
    2d7e:	7a 8b       	std	Y+18, r23	; 0x12
    2d80:	8b 8b       	std	Y+19, r24	; 0x13
    2d82:	9c 8b       	std	Y+20, r25	; 0x14
	float T3 = arrMotor[2] / T3const;
    2d84:	f6 01       	movw	r30, r12
    2d86:	64 81       	ldd	r22, Z+4	; 0x04
    2d88:	75 81       	ldd	r23, Z+5	; 0x05
    2d8a:	88 27       	eor	r24, r24
    2d8c:	77 fd       	sbrc	r23, 7
    2d8e:	80 95       	com	r24
    2d90:	98 2f       	mov	r25, r24
    2d92:	0e 94 4f 3d 	call	0x7a9e	; 0x7a9e <__floatsisf>
    2d96:	29 ed       	ldi	r18, 0xD9	; 217
    2d98:	3c e1       	ldi	r19, 0x1C	; 28
    2d9a:	47 e2       	ldi	r20, 0x27	; 39
    2d9c:	54 e4       	ldi	r21, 0x44	; 68
    2d9e:	0e 94 b4 3c 	call	0x7968	; 0x7968 <__divsf3>
    2da2:	1b 01       	movw	r2, r22
    2da4:	2c 01       	movw	r4, r24
	float T4 = arrMotor[3] / T4const;
    2da6:	f6 01       	movw	r30, r12
    2da8:	66 81       	ldd	r22, Z+6	; 0x06
    2daa:	77 81       	ldd	r23, Z+7	; 0x07
    2dac:	88 27       	eor	r24, r24
    2dae:	77 fd       	sbrc	r23, 7
    2db0:	80 95       	com	r24
    2db2:	98 2f       	mov	r25, r24
    2db4:	0e 94 4f 3d 	call	0x7a9e	; 0x7a9e <__floatsisf>
    2db8:	23 e3       	ldi	r18, 0x33	; 51
    2dba:	33 eb       	ldi	r19, 0xB3	; 179
    2dbc:	44 e7       	ldi	r20, 0x74	; 116
    2dbe:	53 e4       	ldi	r21, 0x43	; 67
    2dc0:	0e 94 b4 3c 	call	0x7968	; 0x7968 <__divsf3>
    2dc4:	4b 01       	movw	r8, r22
    2dc6:	5c 01       	movw	r10, r24
	float T5 = arrMotor[4] / T5const;
    2dc8:	f6 01       	movw	r30, r12
    2dca:	60 85       	ldd	r22, Z+8	; 0x08
    2dcc:	71 85       	ldd	r23, Z+9	; 0x09
    2dce:	88 27       	eor	r24, r24
    2dd0:	77 fd       	sbrc	r23, 7
    2dd2:	80 95       	com	r24
    2dd4:	98 2f       	mov	r25, r24
    2dd6:	0e 94 4f 3d 	call	0x7a9e	; 0x7a9e <__floatsisf>
    2dda:	23 e3       	ldi	r18, 0x33	; 51
    2ddc:	33 eb       	ldi	r19, 0xB3	; 179
    2dde:	44 e7       	ldi	r20, 0x74	; 116
    2de0:	53 e4       	ldi	r21, 0x43	; 67
    2de2:	0e 94 b4 3c 	call	0x7968	; 0x7968 <__divsf3>
    2de6:	7b 01       	movw	r14, r22
    2de8:	8c 01       	movw	r16, r24
	float T6 = arrMotor[5] / T6const;
    2dea:	f6 01       	movw	r30, r12
    2dec:	62 85       	ldd	r22, Z+10	; 0x0a
    2dee:	73 85       	ldd	r23, Z+11	; 0x0b
    2df0:	88 27       	eor	r24, r24
    2df2:	77 fd       	sbrc	r23, 7
    2df4:	80 95       	com	r24
    2df6:	98 2f       	mov	r25, r24
    2df8:	0e 94 4f 3d 	call	0x7a9e	; 0x7a9e <__floatsisf>
    2dfc:	20 e0       	ldi	r18, 0x00	; 0
    2dfe:	30 e0       	ldi	r19, 0x00	; 0
    2e00:	47 e0       	ldi	r20, 0x07	; 7
    2e02:	54 e4       	ldi	r21, 0x44	; 68
    2e04:	0e 94 b4 3c 	call	0x7968	; 0x7968 <__divsf3>
    2e08:	6d 8b       	std	Y+21, r22	; 0x15
    2e0a:	7e 8b       	std	Y+22, r23	; 0x16
    2e0c:	8f 8b       	std	Y+23, r24	; 0x17
    2e0e:	98 8f       	std	Y+24, r25	; 0x18

	PP = ( T4 + T5 ) / 2;
    2e10:	c5 01       	movw	r24, r10
    2e12:	b4 01       	movw	r22, r8
    2e14:	a8 01       	movw	r20, r16
    2e16:	97 01       	movw	r18, r14
    2e18:	0e 94 e7 3b 	call	0x77ce	; 0x77ce <__addsf3>
    2e1c:	20 e0       	ldi	r18, 0x00	; 0
    2e1e:	30 e0       	ldi	r19, 0x00	; 0
    2e20:	40 e0       	ldi	r20, 0x00	; 0
    2e22:	5f e3       	ldi	r21, 0x3F	; 63
    2e24:	0e 94 68 3e 	call	0x7cd0	; 0x7cd0 <__mulsf3>
    2e28:	69 8f       	std	Y+25, r22	; 0x19
    2e2a:	7a 8f       	std	Y+26, r23	; 0x1a
    2e2c:	8b 8f       	std	Y+27, r24	; 0x1b
    2e2e:	9c 8f       	std	Y+28, r25	; 0x1c
	RR = ( T4 - T5 ) / 2 - R1 * T1;
    2e30:	c5 01       	movw	r24, r10
    2e32:	b4 01       	movw	r22, r8
    2e34:	a8 01       	movw	r20, r16
    2e36:	97 01       	movw	r18, r14
    2e38:	0e 94 e6 3b 	call	0x77cc	; 0x77cc <__subsf3>
    2e3c:	20 e0       	ldi	r18, 0x00	; 0
    2e3e:	30 e0       	ldi	r19, 0x00	; 0
    2e40:	40 e0       	ldi	r20, 0x00	; 0
    2e42:	5f e3       	ldi	r21, 0x3F	; 63
    2e44:	0e 94 68 3e 	call	0x7cd0	; 0x7cd0 <__mulsf3>
    2e48:	7b 01       	movw	r14, r22
    2e4a:	8c 01       	movw	r16, r24
    2e4c:	69 85       	ldd	r22, Y+9	; 0x09
    2e4e:	7a 85       	ldd	r23, Y+10	; 0x0a
    2e50:	8b 85       	ldd	r24, Y+11	; 0x0b
    2e52:	9c 85       	ldd	r25, Y+12	; 0x0c
    2e54:	2d 85       	ldd	r18, Y+13	; 0x0d
    2e56:	3e 85       	ldd	r19, Y+14	; 0x0e
    2e58:	4f 85       	ldd	r20, Y+15	; 0x0f
    2e5a:	58 89       	ldd	r21, Y+16	; 0x10
    2e5c:	0e 94 68 3e 	call	0x7cd0	; 0x7cd0 <__mulsf3>
    2e60:	9b 01       	movw	r18, r22
    2e62:	ac 01       	movw	r20, r24
    2e64:	c8 01       	movw	r24, r16
    2e66:	b7 01       	movw	r22, r14
    2e68:	0e 94 e6 3b 	call	0x77cc	; 0x77cc <__subsf3>
    2e6c:	6d 8f       	std	Y+29, r22	; 0x1d
    2e6e:	7e 8f       	std	Y+30, r23	; 0x1e
    2e70:	8f 8f       	std	Y+31, r24	; 0x1f
    2e72:	98 a3       	std	Y+32, r25	; 0x20

	RP = L1 * (float)cos( T2 ) + L2 * (float)cos( T3 ) + LG * (float)cos( PP );
    2e74:	69 89       	ldd	r22, Y+17	; 0x11
    2e76:	7a 89       	ldd	r23, Y+18	; 0x12
    2e78:	8b 89       	ldd	r24, Y+19	; 0x13
    2e7a:	9c 89       	ldd	r25, Y+20	; 0x14
    2e7c:	0e 94 b1 3c 	call	0x7962	; 0x7962 <cos>
    2e80:	7b 01       	movw	r14, r22
    2e82:	8c 01       	movw	r16, r24
    2e84:	c2 01       	movw	r24, r4
    2e86:	b1 01       	movw	r22, r2
    2e88:	0e 94 b1 3c 	call	0x7962	; 0x7962 <cos>
    2e8c:	5b 01       	movw	r10, r22
    2e8e:	6c 01       	movw	r12, r24
    2e90:	69 8d       	ldd	r22, Y+25	; 0x19
    2e92:	7a 8d       	ldd	r23, Y+26	; 0x1a
    2e94:	8b 8d       	ldd	r24, Y+27	; 0x1b
    2e96:	9c 8d       	ldd	r25, Y+28	; 0x1c
    2e98:	0e 94 b1 3c 	call	0x7962	; 0x7962 <cos>
    2e9c:	3b 01       	movw	r6, r22
    2e9e:	4c 01       	movw	r8, r24
    2ea0:	c8 01       	movw	r24, r16
    2ea2:	b7 01       	movw	r22, r14
    2ea4:	20 e0       	ldi	r18, 0x00	; 0
    2ea6:	30 e0       	ldi	r19, 0x00	; 0
    2ea8:	42 e3       	ldi	r20, 0x32	; 50
    2eaa:	53 e4       	ldi	r21, 0x43	; 67
    2eac:	0e 94 68 3e 	call	0x7cd0	; 0x7cd0 <__mulsf3>
    2eb0:	7b 01       	movw	r14, r22
    2eb2:	8c 01       	movw	r16, r24
    2eb4:	c6 01       	movw	r24, r12
    2eb6:	b5 01       	movw	r22, r10
    2eb8:	20 e0       	ldi	r18, 0x00	; 0
    2eba:	30 e0       	ldi	r19, 0x00	; 0
    2ebc:	42 e3       	ldi	r20, 0x32	; 50
    2ebe:	53 e4       	ldi	r21, 0x43	; 67
    2ec0:	0e 94 68 3e 	call	0x7cd0	; 0x7cd0 <__mulsf3>
    2ec4:	9b 01       	movw	r18, r22
    2ec6:	ac 01       	movw	r20, r24
    2ec8:	c8 01       	movw	r24, r16
    2eca:	b7 01       	movw	r22, r14
    2ecc:	0e 94 e7 3b 	call	0x77ce	; 0x77ce <__addsf3>
    2ed0:	7b 01       	movw	r14, r22
    2ed2:	8c 01       	movw	r16, r24
    2ed4:	c4 01       	movw	r24, r8
    2ed6:	b3 01       	movw	r22, r6
    2ed8:	20 e0       	ldi	r18, 0x00	; 0
    2eda:	30 e0       	ldi	r19, 0x00	; 0
    2edc:	48 eb       	ldi	r20, 0xB8	; 184
    2ede:	52 e4       	ldi	r21, 0x42	; 66
    2ee0:	0e 94 68 3e 	call	0x7cd0	; 0x7cd0 <__mulsf3>
    2ee4:	9b 01       	movw	r18, r22
    2ee6:	ac 01       	movw	r20, r24
    2ee8:	c8 01       	movw	r24, r16
    2eea:	b7 01       	movw	r22, r14
    2eec:	0e 94 e7 3b 	call	0x77ce	; 0x77ce <__addsf3>
    2ef0:	7b 01       	movw	r14, r22
    2ef2:	8c 01       	movw	r16, r24
	XX = RP * (float)cos( T1 );
    2ef4:	6d 85       	ldd	r22, Y+13	; 0x0d
    2ef6:	7e 85       	ldd	r23, Y+14	; 0x0e
    2ef8:	8f 85       	ldd	r24, Y+15	; 0x0f
    2efa:	98 89       	ldd	r25, Y+16	; 0x10
    2efc:	0e 94 b1 3c 	call	0x7962	; 0x7962 <cos>
    2f00:	5b 01       	movw	r10, r22
    2f02:	6c 01       	movw	r12, r24
	YY = RP * (float)sin( T1 );
    2f04:	6d 85       	ldd	r22, Y+13	; 0x0d
    2f06:	7e 85       	ldd	r23, Y+14	; 0x0e
    2f08:	8f 85       	ldd	r24, Y+15	; 0x0f
    2f0a:	98 89       	ldd	r25, Y+16	; 0x10
    2f0c:	0e 94 cb 3e 	call	0x7d96	; 0x7d96 <sin>
    2f10:	3b 01       	movw	r6, r22
    2f12:	4c 01       	movw	r8, r24
	ZZ = H - L1 * (float)sin( -T2 ) - L2 * (float)sin( -T3 ) - LG * (float)sin( -PP );
    2f14:	69 89       	ldd	r22, Y+17	; 0x11
    2f16:	7a 89       	ldd	r23, Y+18	; 0x12
    2f18:	8b 89       	ldd	r24, Y+19	; 0x13
    2f1a:	9c 89       	ldd	r25, Y+20	; 0x14
    2f1c:	90 58       	subi	r25, 0x80	; 128
    2f1e:	0e 94 cb 3e 	call	0x7d96	; 0x7d96 <sin>
    2f22:	6d 83       	std	Y+5, r22	; 0x05
    2f24:	7e 83       	std	Y+6, r23	; 0x06
    2f26:	8f 83       	std	Y+7, r24	; 0x07
    2f28:	98 87       	std	Y+8, r25	; 0x08
    2f2a:	57 fa       	bst	r5, 7
    2f2c:	50 94       	com	r5
    2f2e:	57 f8       	bld	r5, 7
    2f30:	50 94       	com	r5
    2f32:	c2 01       	movw	r24, r4
    2f34:	b1 01       	movw	r22, r2
    2f36:	0e 94 cb 3e 	call	0x7d96	; 0x7d96 <sin>
    2f3a:	1b 01       	movw	r2, r22
    2f3c:	2c 01       	movw	r4, r24
    2f3e:	69 8d       	ldd	r22, Y+25	; 0x19
    2f40:	7a 8d       	ldd	r23, Y+26	; 0x1a
    2f42:	8b 8d       	ldd	r24, Y+27	; 0x1b
    2f44:	9c 8d       	ldd	r25, Y+28	; 0x1c
    2f46:	90 58       	subi	r25, 0x80	; 128
    2f48:	0e 94 cb 3e 	call	0x7d96	; 0x7d96 <sin>
    2f4c:	69 83       	std	Y+1, r22	; 0x01
    2f4e:	7a 83       	std	Y+2, r23	; 0x02
    2f50:	8b 83       	std	Y+3, r24	; 0x03
    2f52:	9c 83       	std	Y+4, r25	; 0x04

	PP = PP * C;
	RR = RR * C;

	arrPos[0] = XX;
    2f54:	c8 01       	movw	r24, r16
    2f56:	b7 01       	movw	r22, r14
    2f58:	a6 01       	movw	r20, r12
    2f5a:	95 01       	movw	r18, r10
    2f5c:	0e 94 68 3e 	call	0x7cd0	; 0x7cd0 <__mulsf3>
    2f60:	e9 a1       	ldd	r30, Y+33	; 0x21
    2f62:	fa a1       	ldd	r31, Y+34	; 0x22
    2f64:	60 83       	st	Z, r22
    2f66:	71 83       	std	Z+1, r23	; 0x01
    2f68:	82 83       	std	Z+2, r24	; 0x02
    2f6a:	93 83       	std	Z+3, r25	; 0x03
	arrPos[1] = YY;
    2f6c:	c8 01       	movw	r24, r16
    2f6e:	b7 01       	movw	r22, r14
    2f70:	a4 01       	movw	r20, r8
    2f72:	93 01       	movw	r18, r6
    2f74:	0e 94 68 3e 	call	0x7cd0	; 0x7cd0 <__mulsf3>
    2f78:	e9 a1       	ldd	r30, Y+33	; 0x21
    2f7a:	fa a1       	ldd	r31, Y+34	; 0x22
    2f7c:	64 83       	std	Z+4, r22	; 0x04
    2f7e:	75 83       	std	Z+5, r23	; 0x05
    2f80:	86 83       	std	Z+6, r24	; 0x06
    2f82:	97 83       	std	Z+7, r25	; 0x07
	arrPos[2] = ZZ;
    2f84:	6d 81       	ldd	r22, Y+5	; 0x05
    2f86:	7e 81       	ldd	r23, Y+6	; 0x06
    2f88:	8f 81       	ldd	r24, Y+7	; 0x07
    2f8a:	98 85       	ldd	r25, Y+8	; 0x08
    2f8c:	20 e0       	ldi	r18, 0x00	; 0
    2f8e:	30 e0       	ldi	r19, 0x00	; 0
    2f90:	42 e3       	ldi	r20, 0x32	; 50
    2f92:	53 ec       	ldi	r21, 0xC3	; 195
    2f94:	0e 94 68 3e 	call	0x7cd0	; 0x7cd0 <__mulsf3>
    2f98:	20 e0       	ldi	r18, 0x00	; 0
    2f9a:	30 e0       	ldi	r19, 0x00	; 0
    2f9c:	43 e4       	ldi	r20, 0x43	; 67
    2f9e:	53 e4       	ldi	r21, 0x43	; 67
    2fa0:	0e 94 e7 3b 	call	0x77ce	; 0x77ce <__addsf3>
    2fa4:	7b 01       	movw	r14, r22
    2fa6:	8c 01       	movw	r16, r24
    2fa8:	c2 01       	movw	r24, r4
    2faa:	b1 01       	movw	r22, r2
    2fac:	20 e0       	ldi	r18, 0x00	; 0
    2fae:	30 e0       	ldi	r19, 0x00	; 0
    2fb0:	42 e3       	ldi	r20, 0x32	; 50
    2fb2:	53 ec       	ldi	r21, 0xC3	; 195
    2fb4:	0e 94 68 3e 	call	0x7cd0	; 0x7cd0 <__mulsf3>
    2fb8:	9b 01       	movw	r18, r22
    2fba:	ac 01       	movw	r20, r24
    2fbc:	c8 01       	movw	r24, r16
    2fbe:	b7 01       	movw	r22, r14
    2fc0:	0e 94 e7 3b 	call	0x77ce	; 0x77ce <__addsf3>
    2fc4:	7b 01       	movw	r14, r22
    2fc6:	8c 01       	movw	r16, r24
    2fc8:	69 81       	ldd	r22, Y+1	; 0x01
    2fca:	7a 81       	ldd	r23, Y+2	; 0x02
    2fcc:	8b 81       	ldd	r24, Y+3	; 0x03
    2fce:	9c 81       	ldd	r25, Y+4	; 0x04
    2fd0:	20 e0       	ldi	r18, 0x00	; 0
    2fd2:	30 e0       	ldi	r19, 0x00	; 0
    2fd4:	48 eb       	ldi	r20, 0xB8	; 184
    2fd6:	52 ec       	ldi	r21, 0xC2	; 194
    2fd8:	0e 94 68 3e 	call	0x7cd0	; 0x7cd0 <__mulsf3>
    2fdc:	9b 01       	movw	r18, r22
    2fde:	ac 01       	movw	r20, r24
    2fe0:	c8 01       	movw	r24, r16
    2fe2:	b7 01       	movw	r22, r14
    2fe4:	0e 94 e7 3b 	call	0x77ce	; 0x77ce <__addsf3>
    2fe8:	e9 a1       	ldd	r30, Y+33	; 0x21
    2fea:	fa a1       	ldd	r31, Y+34	; 0x22
    2fec:	60 87       	std	Z+8, r22	; 0x08
    2fee:	71 87       	std	Z+9, r23	; 0x09
    2ff0:	82 87       	std	Z+10, r24	; 0x0a
    2ff2:	93 87       	std	Z+11, r25	; 0x0b
	arrPos[3] = PP;
    2ff4:	69 8d       	ldd	r22, Y+25	; 0x19
    2ff6:	7a 8d       	ldd	r23, Y+26	; 0x1a
    2ff8:	8b 8d       	ldd	r24, Y+27	; 0x1b
    2ffa:	9c 8d       	ldd	r25, Y+28	; 0x1c
    2ffc:	20 ee       	ldi	r18, 0xE0	; 224
    2ffe:	3e e2       	ldi	r19, 0x2E	; 46
    3000:	45 e6       	ldi	r20, 0x65	; 101
    3002:	52 e4       	ldi	r21, 0x42	; 66
    3004:	0e 94 68 3e 	call	0x7cd0	; 0x7cd0 <__mulsf3>
    3008:	e9 a1       	ldd	r30, Y+33	; 0x21
    300a:	fa a1       	ldd	r31, Y+34	; 0x22
    300c:	64 87       	std	Z+12, r22	; 0x0c
    300e:	75 87       	std	Z+13, r23	; 0x0d
    3010:	86 87       	std	Z+14, r24	; 0x0e
    3012:	97 87       	std	Z+15, r25	; 0x0f
	arrPos[4] = -RR;
    3014:	6d 8d       	ldd	r22, Y+29	; 0x1d
    3016:	7e 8d       	ldd	r23, Y+30	; 0x1e
    3018:	8f 8d       	ldd	r24, Y+31	; 0x1f
    301a:	98 a1       	ldd	r25, Y+32	; 0x20
    301c:	20 ee       	ldi	r18, 0xE0	; 224
    301e:	3e e2       	ldi	r19, 0x2E	; 46
    3020:	45 e6       	ldi	r20, 0x65	; 101
    3022:	52 e4       	ldi	r21, 0x42	; 66
    3024:	0e 94 68 3e 	call	0x7cd0	; 0x7cd0 <__mulsf3>
    3028:	90 58       	subi	r25, 0x80	; 128
    302a:	e9 a1       	ldd	r30, Y+33	; 0x21
    302c:	fa a1       	ldd	r31, Y+34	; 0x22
    302e:	60 8b       	std	Z+16, r22	; 0x10
    3030:	71 8b       	std	Z+17, r23	; 0x11
    3032:	82 8b       	std	Z+18, r24	; 0x12
    3034:	93 8b       	std	Z+19, r25	; 0x13
	arrPos[5] = -degrees(T6);
    3036:	6d 89       	ldd	r22, Y+21	; 0x15
    3038:	7e 89       	ldd	r23, Y+22	; 0x16
    303a:	8f 89       	ldd	r24, Y+23	; 0x17
    303c:	98 8d       	ldd	r25, Y+24	; 0x18
    303e:	20 ee       	ldi	r18, 0xE0	; 224
    3040:	3e e2       	ldi	r19, 0x2E	; 46
    3042:	45 e6       	ldi	r20, 0x65	; 101
    3044:	52 e4       	ldi	r21, 0x42	; 66
    3046:	0e 94 68 3e 	call	0x7cd0	; 0x7cd0 <__mulsf3>
    304a:	90 58       	subi	r25, 0x80	; 128
    304c:	e9 a1       	ldd	r30, Y+33	; 0x21
    304e:	fa a1       	ldd	r31, Y+34	; 0x22
    3050:	64 8b       	std	Z+20, r22	; 0x14
    3052:	75 8b       	std	Z+21, r23	; 0x15
    3054:	86 8b       	std	Z+22, r24	; 0x16
    3056:	97 8b       	std	Z+23, r25	; 0x17
}
    3058:	a2 96       	adiw	r28, 0x22	; 34
    305a:	0f b6       	in	r0, 0x3f	; 63
    305c:	f8 94       	cli
    305e:	de bf       	out	0x3e, r29	; 62
    3060:	0f be       	out	0x3f, r0	; 63
    3062:	cd bf       	out	0x3d, r28	; 61
    3064:	cf 91       	pop	r28
    3066:	df 91       	pop	r29
    3068:	1f 91       	pop	r17
    306a:	0f 91       	pop	r16
    306c:	ff 90       	pop	r15
    306e:	ef 90       	pop	r14
    3070:	df 90       	pop	r13
    3072:	cf 90       	pop	r12
    3074:	bf 90       	pop	r11
    3076:	af 90       	pop	r10
    3078:	9f 90       	pop	r9
    307a:	8f 90       	pop	r8
    307c:	7f 90       	pop	r7
    307e:	6f 90       	pop	r6
    3080:	5f 90       	pop	r5
    3082:	4f 90       	pop	r4
    3084:	3f 90       	pop	r3
    3086:	2f 90       	pop	r2
    3088:	08 95       	ret

0000308a <Robko01_Inverse_Kinematics>:
	float R0,
	float G0,
	float R1,
	int arrMotor[5]
)
{
    308a:	2f 92       	push	r2
    308c:	3f 92       	push	r3
    308e:	4f 92       	push	r4
    3090:	5f 92       	push	r5
    3092:	6f 92       	push	r6
    3094:	7f 92       	push	r7
    3096:	8f 92       	push	r8
    3098:	9f 92       	push	r9
    309a:	af 92       	push	r10
    309c:	bf 92       	push	r11
    309e:	cf 92       	push	r12
    30a0:	df 92       	push	r13
    30a2:	ef 92       	push	r14
    30a4:	ff 92       	push	r15
    30a6:	0f 93       	push	r16
    30a8:	1f 93       	push	r17
    30aa:	df 93       	push	r29
    30ac:	cf 93       	push	r28
    30ae:	cd b7       	in	r28, 0x3d	; 61
    30b0:	de b7       	in	r29, 0x3e	; 62
    30b2:	60 97       	sbiw	r28, 0x10	; 16
    30b4:	0f b6       	in	r0, 0x3f	; 63
    30b6:	f8 94       	cli
    30b8:	de bf       	out	0x3e, r29	; 62
    30ba:	0f be       	out	0x3f, r0	; 63
    30bc:	cd bf       	out	0x3d, r28	; 61
    30be:	69 87       	std	Y+9, r22	; 0x09
    30c0:	7a 87       	std	Y+10, r23	; 0x0a
    30c2:	8b 87       	std	Y+11, r24	; 0x0b
    30c4:	9c 87       	std	Y+12, r25	; 0x0c
    30c6:	2d 87       	std	Y+13, r18	; 0x0d
    30c8:	3e 87       	std	Y+14, r19	; 0x0e
    30ca:	4f 87       	std	Y+15, r20	; 0x0f
    30cc:	58 8b       	std	Y+16, r21	; 0x10
    30ce:	37 01       	movw	r6, r14
    30d0:	48 01       	movw	r8, r16
	float AL;

	// Motors [ Rad ]:
	float T1, T2, T3, T4, T5;

	if( 0.0 > Z0 ) {
    30d2:	c8 01       	movw	r24, r16
    30d4:	b7 01       	movw	r22, r14
    30d6:	20 e0       	ldi	r18, 0x00	; 0
    30d8:	30 e0       	ldi	r19, 0x00	; 0
    30da:	40 e0       	ldi	r20, 0x00	; 0
    30dc:	50 e0       	ldi	r21, 0x00	; 0
    30de:	0e 94 ad 3c 	call	0x795a	; 0x795a <__cmpsf2>
    30e2:	88 23       	and	r24, r24
    30e4:	5c f4       	brge	.+22     	; 0x30fc <Robko01_Inverse_Kinematics+0x72>
    30e6:	0f 2e       	mov	r0, r31
    30e8:	f0 e0       	ldi	r31, 0x00	; 0
    30ea:	6f 2e       	mov	r6, r31
    30ec:	f0 e0       	ldi	r31, 0x00	; 0
    30ee:	7f 2e       	mov	r7, r31
    30f0:	f0 e0       	ldi	r31, 0x00	; 0
    30f2:	8f 2e       	mov	r8, r31
    30f4:	f0 e0       	ldi	r31, 0x00	; 0
    30f6:	9f 2e       	mov	r9, r31
    30f8:	f0 2d       	mov	r31, r0
    30fa:	0a c0       	rjmp	.+20     	; 0x3110 <Robko01_Inverse_Kinematics+0x86>
		Z0 = 0.0f;
	}

	if( 300.0f > Z0 && 0.0f > X0 ) {
    30fc:	c8 01       	movw	r24, r16
    30fe:	b7 01       	movw	r22, r14
    3100:	20 e0       	ldi	r18, 0x00	; 0
    3102:	30 e0       	ldi	r19, 0x00	; 0
    3104:	46 e9       	ldi	r20, 0x96	; 150
    3106:	53 e4       	ldi	r21, 0x43	; 67
    3108:	0e 94 ad 3c 	call	0x795a	; 0x795a <__cmpsf2>
    310c:	88 23       	and	r24, r24
    310e:	a4 f4       	brge	.+40     	; 0x3138 <Robko01_Inverse_Kinematics+0xae>
    3110:	69 85       	ldd	r22, Y+9	; 0x09
    3112:	7a 85       	ldd	r23, Y+10	; 0x0a
    3114:	8b 85       	ldd	r24, Y+11	; 0x0b
    3116:	9c 85       	ldd	r25, Y+12	; 0x0c
    3118:	20 e0       	ldi	r18, 0x00	; 0
    311a:	30 e0       	ldi	r19, 0x00	; 0
    311c:	40 e0       	ldi	r20, 0x00	; 0
    311e:	50 e0       	ldi	r21, 0x00	; 0
    3120:	0e 94 ad 3c 	call	0x795a	; 0x795a <__cmpsf2>
    3124:	88 23       	and	r24, r24
    3126:	44 f4       	brge	.+16     	; 0x3138 <Robko01_Inverse_Kinematics+0xae>
    3128:	80 e0       	ldi	r24, 0x00	; 0
    312a:	90 e0       	ldi	r25, 0x00	; 0
    312c:	a8 ec       	ldi	r26, 0xC8	; 200
    312e:	b2 e4       	ldi	r27, 0x42	; 66
    3130:	89 87       	std	Y+9, r24	; 0x09
    3132:	9a 87       	std	Y+10, r25	; 0x0a
    3134:	ab 87       	std	Y+11, r26	; 0x0b
    3136:	bc 87       	std	Y+12, r27	; 0x0c
		X0 = 100.0f;
	}

	RR = (float)sqrt( pow( X0, 2 ) + pow( Y0, 2 ) );
    3138:	69 85       	ldd	r22, Y+9	; 0x09
    313a:	7a 85       	ldd	r23, Y+10	; 0x0a
    313c:	8b 85       	ldd	r24, Y+11	; 0x0b
    313e:	9c 85       	ldd	r25, Y+12	; 0x0c
    3140:	9b 01       	movw	r18, r22
    3142:	ac 01       	movw	r20, r24
    3144:	0e 94 68 3e 	call	0x7cd0	; 0x7cd0 <__mulsf3>
    3148:	7b 01       	movw	r14, r22
    314a:	8c 01       	movw	r16, r24
    314c:	6d 85       	ldd	r22, Y+13	; 0x0d
    314e:	7e 85       	ldd	r23, Y+14	; 0x0e
    3150:	8f 85       	ldd	r24, Y+15	; 0x0f
    3152:	98 89       	ldd	r25, Y+16	; 0x10
    3154:	9b 01       	movw	r18, r22
    3156:	ac 01       	movw	r20, r24
    3158:	0e 94 68 3e 	call	0x7cd0	; 0x7cd0 <__mulsf3>
    315c:	9b 01       	movw	r18, r22
    315e:	ac 01       	movw	r20, r24
    3160:	c8 01       	movw	r24, r16
    3162:	b7 01       	movw	r22, r14
    3164:	0e 94 e7 3b 	call	0x77ce	; 0x77ce <__addsf3>
    3168:	0e 94 d5 3e 	call	0x7daa	; 0x7daa <sqrt>
    316c:	1b 01       	movw	r2, r22
    316e:	2c 01       	movw	r4, r24
	LF = L1 + L2 + LG;

	if( /* Z0 == H */
    3170:	c4 01       	movw	r24, r8
    3172:	b3 01       	movw	r22, r6
    3174:	22 e4       	ldi	r18, 0x42	; 66
    3176:	30 e0       	ldi	r19, 0x00	; 0
    3178:	43 e4       	ldi	r20, 0x43	; 67
    317a:	53 e4       	ldi	r21, 0x43	; 67
    317c:	0e 94 ad 3c 	call	0x795a	; 0x795a <__cmpsf2>
    3180:	18 16       	cp	r1, r24
    3182:	74 f0       	brlt	.+28     	; 0x31a0 <Robko01_Inverse_Kinematics+0x116>
    3184:	c4 01       	movw	r24, r8
    3186:	b3 01       	movw	r22, r6
    3188:	2e eb       	ldi	r18, 0xBE	; 190
    318a:	3f ef       	ldi	r19, 0xFF	; 255
    318c:	42 e4       	ldi	r20, 0x42	; 66
    318e:	53 e4       	ldi	r21, 0x43	; 67
    3190:	0e 94 5d 3e 	call	0x7cba	; 0x7cba <__gesf2>
    3194:	88 23       	and	r24, r24
    3196:	24 f0       	brlt	.+8      	; 0x31a0 <Robko01_Inverse_Kinematics+0x116>
    3198:	ee 24       	eor	r14, r14
    319a:	ff 24       	eor	r15, r15
    319c:	00 ee       	ldi	r16, 0xE0	; 224
    319e:	19 c0       	rjmp	.+50     	; 0x31d2 <Robko01_Inverse_Kinematics+0x148>
		( Z0 <= (H + 0.001f) ) &&
		( Z0 >= (H - 0.001f) )
	) {
		RM = LF;
	} else {
		if( /* !Z0 */
    31a0:	c4 01       	movw	r24, r8
    31a2:	b3 01       	movw	r22, r6
    31a4:	2f e6       	ldi	r18, 0x6F	; 111
    31a6:	32 e1       	ldi	r19, 0x12	; 18
    31a8:	43 e8       	ldi	r20, 0x83	; 131
    31aa:	5a e3       	ldi	r21, 0x3A	; 58
    31ac:	0e 94 ad 3c 	call	0x795a	; 0x795a <__cmpsf2>
    31b0:	18 16       	cp	r1, r24
    31b2:	8c f0       	brlt	.+34     	; 0x31d6 <Robko01_Inverse_Kinematics+0x14c>
    31b4:	c4 01       	movw	r24, r8
    31b6:	b3 01       	movw	r22, r6
    31b8:	2f e6       	ldi	r18, 0x6F	; 111
    31ba:	32 e1       	ldi	r19, 0x12	; 18
    31bc:	43 e8       	ldi	r20, 0x83	; 131
    31be:	5a eb       	ldi	r21, 0xBA	; 186
    31c0:	0e 94 5d 3e 	call	0x7cba	; 0x7cba <__gesf2>
    31c4:	88 23       	and	r24, r24
    31c6:	3c f0       	brlt	.+14     	; 0x31d6 <Robko01_Inverse_Kinematics+0x14c>
    31c8:	9c ed       	ldi	r25, 0xDC	; 220
    31ca:	e9 2e       	mov	r14, r25
    31cc:	8a ea       	ldi	r24, 0xAA	; 170
    31ce:	f8 2e       	mov	r15, r24
    31d0:	09 ec       	ldi	r16, 0xC9	; 201
    31d2:	13 e4       	ldi	r17, 0x43	; 67
    31d4:	18 c0       	rjmp	.+48     	; 0x3206 <Robko01_Inverse_Kinematics+0x17c>
			0.001f >= Z0 && -0.001f <= Z0
		) {
			RM = (float)sqrt( pow( LF, 2 ) - pow( H, 2 ) );
		} else {
			RM = (float)sqrt( pow( LF, 2) - pow( H - Z0, 2 ) );
    31d6:	60 e0       	ldi	r22, 0x00	; 0
    31d8:	70 e0       	ldi	r23, 0x00	; 0
    31da:	83 e4       	ldi	r24, 0x43	; 67
    31dc:	93 e4       	ldi	r25, 0x43	; 67
    31de:	a4 01       	movw	r20, r8
    31e0:	93 01       	movw	r18, r6
    31e2:	0e 94 e6 3b 	call	0x77cc	; 0x77cc <__subsf3>
    31e6:	9b 01       	movw	r18, r22
    31e8:	ac 01       	movw	r20, r24
    31ea:	0e 94 68 3e 	call	0x7cd0	; 0x7cd0 <__mulsf3>
    31ee:	9b 01       	movw	r18, r22
    31f0:	ac 01       	movw	r20, r24
    31f2:	60 e0       	ldi	r22, 0x00	; 0
    31f4:	70 e0       	ldi	r23, 0x00	; 0
    31f6:	84 e4       	ldi	r24, 0x44	; 68
    31f8:	98 e4       	ldi	r25, 0x48	; 72
    31fa:	0e 94 e6 3b 	call	0x77cc	; 0x77cc <__subsf3>
    31fe:	0e 94 d5 3e 	call	0x7daa	; 0x7daa <sqrt>
    3202:	7b 01       	movw	r14, r22
    3204:	8c 01       	movw	r16, r24
		}
	}

	if( RR > RM ) {
    3206:	c2 01       	movw	r24, r4
    3208:	b1 01       	movw	r22, r2
    320a:	97 01       	movw	r18, r14
    320c:	a8 01       	movw	r20, r16
    320e:	0e 94 5d 3e 	call	0x7cba	; 0x7cba <__gesf2>
    3212:	18 16       	cp	r1, r24
    3214:	24 f4       	brge	.+8      	; 0x321e <Robko01_Inverse_Kinematics+0x194>
    3216:	c7 01       	movw	r24, r14
    3218:	d8 01       	movw	r26, r16
    321a:	1c 01       	movw	r2, r24
    321c:	2d 01       	movw	r4, r26
		RR = RM;
	}

	// ???
	P0 = -P0;
    321e:	c6 01       	movw	r24, r12
    3220:	b5 01       	movw	r22, r10
    3222:	90 58       	subi	r25, 0x80	; 128

	P0 = P0 / C;
    3224:	20 ee       	ldi	r18, 0xE0	; 224
    3226:	3e e2       	ldi	r19, 0x2E	; 46
    3228:	45 e6       	ldi	r20, 0x65	; 101
    322a:	52 e4       	ldi	r21, 0x42	; 66
    322c:	0e 94 b4 3c 	call	0x7968	; 0x7968 <__divsf3>
    3230:	6d 83       	std	Y+5, r22	; 0x05
    3232:	7e 83       	std	Y+6, r23	; 0x06
    3234:	8f 83       	std	Y+7, r24	; 0x07
    3236:	98 87       	std	Y+8, r25	; 0x08
	R0 = R0 / C;
    3238:	6d a1       	ldd	r22, Y+37	; 0x25
    323a:	7e a1       	ldd	r23, Y+38	; 0x26
    323c:	8f a1       	ldd	r24, Y+39	; 0x27
    323e:	98 a5       	ldd	r25, Y+40	; 0x28
    3240:	20 ee       	ldi	r18, 0xE0	; 224
    3242:	3e e2       	ldi	r19, 0x2E	; 46
    3244:	45 e6       	ldi	r20, 0x65	; 101
    3246:	52 e4       	ldi	r21, 0x42	; 66
    3248:	0e 94 b4 3c 	call	0x7968	; 0x7968 <__divsf3>
    324c:	69 83       	std	Y+1, r22	; 0x01
    324e:	7a 83       	std	Y+2, r23	; 0x02
    3250:	8b 83       	std	Y+3, r24	; 0x03
    3252:	9c 83       	std	Y+4, r25	; 0x04

	float R00 = RR - LG * (float)cos( P0 );
    3254:	6d 81       	ldd	r22, Y+5	; 0x05
    3256:	7e 81       	ldd	r23, Y+6	; 0x06
    3258:	8f 81       	ldd	r24, Y+7	; 0x07
    325a:	98 85       	ldd	r25, Y+8	; 0x08
    325c:	0e 94 b1 3c 	call	0x7962	; 0x7962 <cos>
    3260:	20 e0       	ldi	r18, 0x00	; 0
    3262:	30 e0       	ldi	r19, 0x00	; 0
    3264:	48 eb       	ldi	r20, 0xB8	; 184
    3266:	52 ec       	ldi	r21, 0xC2	; 194
    3268:	0e 94 68 3e 	call	0x7cd0	; 0x7cd0 <__mulsf3>
    326c:	9b 01       	movw	r18, r22
    326e:	ac 01       	movw	r20, r24
    3270:	c2 01       	movw	r24, r4
    3272:	b1 01       	movw	r22, r2
    3274:	0e 94 e7 3b 	call	0x77ce	; 0x77ce <__addsf3>
    3278:	1b 01       	movw	r2, r22
    327a:	2c 01       	movw	r4, r24
	float Z00 = H - Z0 - LG * (float)sin( P0 );
    327c:	6d 81       	ldd	r22, Y+5	; 0x05
    327e:	7e 81       	ldd	r23, Y+6	; 0x06
    3280:	8f 81       	ldd	r24, Y+7	; 0x07
    3282:	98 85       	ldd	r25, Y+8	; 0x08
    3284:	0e 94 cb 3e 	call	0x7d96	; 0x7d96 <sin>
    3288:	7b 01       	movw	r14, r22
    328a:	8c 01       	movw	r16, r24
    328c:	60 e0       	ldi	r22, 0x00	; 0
    328e:	70 e0       	ldi	r23, 0x00	; 0
    3290:	83 e4       	ldi	r24, 0x43	; 67
    3292:	93 e4       	ldi	r25, 0x43	; 67
    3294:	a4 01       	movw	r20, r8
    3296:	93 01       	movw	r18, r6
    3298:	0e 94 e6 3b 	call	0x77cc	; 0x77cc <__subsf3>
    329c:	5b 01       	movw	r10, r22
    329e:	6c 01       	movw	r12, r24
    32a0:	c8 01       	movw	r24, r16
    32a2:	b7 01       	movw	r22, r14
    32a4:	20 e0       	ldi	r18, 0x00	; 0
    32a6:	30 e0       	ldi	r19, 0x00	; 0
    32a8:	48 eb       	ldi	r20, 0xB8	; 184
    32aa:	52 ec       	ldi	r21, 0xC2	; 194
    32ac:	0e 94 68 3e 	call	0x7cd0	; 0x7cd0 <__mulsf3>
    32b0:	9b 01       	movw	r18, r22
    32b2:	ac 01       	movw	r20, r24
    32b4:	c6 01       	movw	r24, r12
    32b6:	b5 01       	movw	r22, r10
    32b8:	0e 94 e7 3b 	call	0x77ce	; 0x77ce <__addsf3>
    32bc:	5b 01       	movw	r10, r22
    32be:	6c 01       	movw	r12, r24

	if( /* !R0 */
    32c0:	c2 01       	movw	r24, r4
    32c2:	b1 01       	movw	r22, r2
    32c4:	2f e6       	ldi	r18, 0x6F	; 111
    32c6:	32 e1       	ldi	r19, 0x12	; 18
    32c8:	43 e8       	ldi	r20, 0x83	; 131
    32ca:	5a e3       	ldi	r21, 0x3A	; 58
    32cc:	0e 94 ad 3c 	call	0x795a	; 0x795a <__cmpsf2>
    32d0:	18 16       	cp	r1, r24
    32d2:	0c f4       	brge	.+2      	; 0x32d6 <Robko01_Inverse_Kinematics+0x24c>
    32d4:	3e c0       	rjmp	.+124    	; 0x3352 <Robko01_Inverse_Kinematics+0x2c8>
    32d6:	c2 01       	movw	r24, r4
    32d8:	b1 01       	movw	r22, r2
    32da:	2f e6       	ldi	r18, 0x6F	; 111
    32dc:	32 e1       	ldi	r19, 0x12	; 18
    32de:	43 e8       	ldi	r20, 0x83	; 131
    32e0:	5a eb       	ldi	r21, 0xBA	; 186
    32e2:	0e 94 5d 3e 	call	0x7cba	; 0x7cba <__gesf2>
    32e6:	88 23       	and	r24, r24
    32e8:	a4 f1       	brlt	.+104    	; 0x3352 <Robko01_Inverse_Kinematics+0x2c8>
}

// SGN(n): Equals the sign of the numeric expression n. It equals 1 if it is positive, 0 if it is zero, and -1 if it is negative.
int SGN(float value)
{
	if( value <= 0.001 && value >= -0.001 ) {
    32ea:	c6 01       	movw	r24, r12
    32ec:	b5 01       	movw	r22, r10
    32ee:	2f e6       	ldi	r18, 0x6F	; 111
    32f0:	32 e1       	ldi	r19, 0x12	; 18
    32f2:	43 e8       	ldi	r20, 0x83	; 131
    32f4:	5a e3       	ldi	r21, 0x3A	; 58
    32f6:	0e 94 ad 3c 	call	0x795a	; 0x795a <__cmpsf2>
    32fa:	18 16       	cp	r1, r24
    32fc:	6c f0       	brlt	.+26     	; 0x3318 <Robko01_Inverse_Kinematics+0x28e>
    32fe:	c6 01       	movw	r24, r12
    3300:	b5 01       	movw	r22, r10
    3302:	2f e6       	ldi	r18, 0x6F	; 111
    3304:	32 e1       	ldi	r19, 0x12	; 18
    3306:	43 e8       	ldi	r20, 0x83	; 131
    3308:	5a eb       	ldi	r21, 0xBA	; 186
    330a:	0e 94 5d 3e 	call	0x7cba	; 0x7cba <__gesf2>
    330e:	88 23       	and	r24, r24
    3310:	1c f0       	brlt	.+6      	; 0x3318 <Robko01_Inverse_Kinematics+0x28e>
    3312:	20 e0       	ldi	r18, 0x00	; 0
    3314:	30 e0       	ldi	r19, 0x00	; 0
    3316:	0f c0       	rjmp	.+30     	; 0x3336 <Robko01_Inverse_Kinematics+0x2ac>
		return 0;
	}
	if( 0.001 < value ) {
    3318:	c6 01       	movw	r24, r12
    331a:	b5 01       	movw	r22, r10
    331c:	2f e6       	ldi	r18, 0x6F	; 111
    331e:	32 e1       	ldi	r19, 0x12	; 18
    3320:	43 e8       	ldi	r20, 0x83	; 131
    3322:	5a e3       	ldi	r21, 0x3A	; 58
    3324:	0e 94 5d 3e 	call	0x7cba	; 0x7cba <__gesf2>
    3328:	18 16       	cp	r1, r24
    332a:	1c f0       	brlt	.+6      	; 0x3332 <Robko01_Inverse_Kinematics+0x2a8>
    332c:	2f ef       	ldi	r18, 0xFF	; 255
    332e:	3f ef       	ldi	r19, 0xFF	; 255
    3330:	02 c0       	rjmp	.+4      	; 0x3336 <Robko01_Inverse_Kinematics+0x2ac>
    3332:	21 e0       	ldi	r18, 0x01	; 1
    3334:	30 e0       	ldi	r19, 0x00	; 0
	float Z00 = H - Z0 - LG * (float)sin( P0 );

	if( /* !R0 */
		0.001f >= R00 && -0.001f <= R00
	) {
		GA = SGN( Z00 ) * ( PI / 2 );
    3336:	b9 01       	movw	r22, r18
    3338:	88 27       	eor	r24, r24
    333a:	77 fd       	sbrc	r23, 7
    333c:	80 95       	com	r24
    333e:	98 2f       	mov	r25, r24
    3340:	0e 94 4f 3d 	call	0x7a9e	; 0x7a9e <__floatsisf>
    3344:	2b ed       	ldi	r18, 0xDB	; 219
    3346:	3f e0       	ldi	r19, 0x0F	; 15
    3348:	49 ec       	ldi	r20, 0xC9	; 201
    334a:	5f e3       	ldi	r21, 0x3F	; 63
    334c:	0e 94 68 3e 	call	0x7cd0	; 0x7cd0 <__mulsf3>
    3350:	06 c0       	rjmp	.+12     	; 0x335e <Robko01_Inverse_Kinematics+0x2d4>
	} else {
		GA = (float)atan2( Z00, R00 );
    3352:	c6 01       	movw	r24, r12
    3354:	b5 01       	movw	r22, r10
    3356:	a2 01       	movw	r20, r4
    3358:	91 01       	movw	r18, r2
    335a:	0e 94 5a 3c 	call	0x78b4	; 0x78b4 <atan2>
    335e:	3b 01       	movw	r6, r22
    3360:	4c 01       	movw	r8, r24
	}

	AL = (float)sqrt( pow( R00, 2 ) + pow( Z00, 2 ) ) / 2;
    3362:	c2 01       	movw	r24, r4
    3364:	b1 01       	movw	r22, r2
    3366:	a2 01       	movw	r20, r4
    3368:	91 01       	movw	r18, r2
    336a:	0e 94 68 3e 	call	0x7cd0	; 0x7cd0 <__mulsf3>
    336e:	7b 01       	movw	r14, r22
    3370:	8c 01       	movw	r16, r24
    3372:	c6 01       	movw	r24, r12
    3374:	b5 01       	movw	r22, r10
    3376:	a6 01       	movw	r20, r12
    3378:	95 01       	movw	r18, r10
    337a:	0e 94 68 3e 	call	0x7cd0	; 0x7cd0 <__mulsf3>
    337e:	9b 01       	movw	r18, r22
    3380:	ac 01       	movw	r20, r24
    3382:	c8 01       	movw	r24, r16
    3384:	b7 01       	movw	r22, r14
    3386:	0e 94 e7 3b 	call	0x77ce	; 0x77ce <__addsf3>
    338a:	0e 94 d5 3e 	call	0x7daa	; 0x7daa <sqrt>
    338e:	20 e0       	ldi	r18, 0x00	; 0
    3390:	30 e0       	ldi	r19, 0x00	; 0
    3392:	40 e0       	ldi	r20, 0x00	; 0
    3394:	5f e3       	ldi	r21, 0x3F	; 63
    3396:	0e 94 68 3e 	call	0x7cd0	; 0x7cd0 <__mulsf3>
    339a:	7b 01       	movw	r14, r22
    339c:	8c 01       	movw	r16, r24
	AL = (float)atan( sqrt( pow( L1, 2 ) - pow( AL, 2 ) ) / AL );
    339e:	a8 01       	movw	r20, r16
    33a0:	97 01       	movw	r18, r14
    33a2:	0e 94 68 3e 	call	0x7cd0	; 0x7cd0 <__mulsf3>
    33a6:	9b 01       	movw	r18, r22
    33a8:	ac 01       	movw	r20, r24
    33aa:	60 e0       	ldi	r22, 0x00	; 0
    33ac:	78 e8       	ldi	r23, 0x88	; 136
    33ae:	87 ef       	ldi	r24, 0xF7	; 247
    33b0:	96 e4       	ldi	r25, 0x46	; 70
    33b2:	0e 94 e6 3b 	call	0x77cc	; 0x77cc <__subsf3>
    33b6:	0e 94 d5 3e 	call	0x7daa	; 0x7daa <sqrt>
    33ba:	a8 01       	movw	r20, r16
    33bc:	97 01       	movw	r18, r14
    33be:	0e 94 b4 3c 	call	0x7968	; 0x7968 <__divsf3>
    33c2:	0e 94 85 3c 	call	0x790a	; 0x790a <atan>
    33c6:	1b 01       	movw	r2, r22
    33c8:	2c 01       	movw	r4, r24

	if( /* !X0 */
    33ca:	69 85       	ldd	r22, Y+9	; 0x09
    33cc:	7a 85       	ldd	r23, Y+10	; 0x0a
    33ce:	8b 85       	ldd	r24, Y+11	; 0x0b
    33d0:	9c 85       	ldd	r25, Y+12	; 0x0c
    33d2:	2f e6       	ldi	r18, 0x6F	; 111
    33d4:	32 e1       	ldi	r19, 0x12	; 18
    33d6:	43 e8       	ldi	r20, 0x83	; 131
    33d8:	5a e3       	ldi	r21, 0x3A	; 58
    33da:	0e 94 ad 3c 	call	0x795a	; 0x795a <__cmpsf2>
    33de:	18 16       	cp	r1, r24
    33e0:	0c f4       	brge	.+2      	; 0x33e4 <Robko01_Inverse_Kinematics+0x35a>
    33e2:	4d c0       	rjmp	.+154    	; 0x347e <Robko01_Inverse_Kinematics+0x3f4>
    33e4:	69 85       	ldd	r22, Y+9	; 0x09
    33e6:	7a 85       	ldd	r23, Y+10	; 0x0a
    33e8:	8b 85       	ldd	r24, Y+11	; 0x0b
    33ea:	9c 85       	ldd	r25, Y+12	; 0x0c
    33ec:	2f e6       	ldi	r18, 0x6F	; 111
    33ee:	32 e1       	ldi	r19, 0x12	; 18
    33f0:	43 e8       	ldi	r20, 0x83	; 131
    33f2:	5a eb       	ldi	r21, 0xBA	; 186
    33f4:	0e 94 5d 3e 	call	0x7cba	; 0x7cba <__gesf2>
    33f8:	88 23       	and	r24, r24
    33fa:	0c f4       	brge	.+2      	; 0x33fe <Robko01_Inverse_Kinematics+0x374>
    33fc:	40 c0       	rjmp	.+128    	; 0x347e <Robko01_Inverse_Kinematics+0x3f4>
}

// SGN(n): Equals the sign of the numeric expression n. It equals 1 if it is positive, 0 if it is zero, and -1 if it is negative.
int SGN(float value)
{
	if( value <= 0.001 && value >= -0.001 ) {
    33fe:	6d 85       	ldd	r22, Y+13	; 0x0d
    3400:	7e 85       	ldd	r23, Y+14	; 0x0e
    3402:	8f 85       	ldd	r24, Y+15	; 0x0f
    3404:	98 89       	ldd	r25, Y+16	; 0x10
    3406:	2f e6       	ldi	r18, 0x6F	; 111
    3408:	32 e1       	ldi	r19, 0x12	; 18
    340a:	43 e8       	ldi	r20, 0x83	; 131
    340c:	5a e3       	ldi	r21, 0x3A	; 58
    340e:	0e 94 ad 3c 	call	0x795a	; 0x795a <__cmpsf2>
    3412:	18 16       	cp	r1, r24
    3414:	7c f0       	brlt	.+30     	; 0x3434 <Robko01_Inverse_Kinematics+0x3aa>
    3416:	6d 85       	ldd	r22, Y+13	; 0x0d
    3418:	7e 85       	ldd	r23, Y+14	; 0x0e
    341a:	8f 85       	ldd	r24, Y+15	; 0x0f
    341c:	98 89       	ldd	r25, Y+16	; 0x10
    341e:	2f e6       	ldi	r18, 0x6F	; 111
    3420:	32 e1       	ldi	r19, 0x12	; 18
    3422:	43 e8       	ldi	r20, 0x83	; 131
    3424:	5a eb       	ldi	r21, 0xBA	; 186
    3426:	0e 94 5d 3e 	call	0x7cba	; 0x7cba <__gesf2>
    342a:	88 23       	and	r24, r24
    342c:	1c f0       	brlt	.+6      	; 0x3434 <Robko01_Inverse_Kinematics+0x3aa>
    342e:	20 e0       	ldi	r18, 0x00	; 0
    3430:	30 e0       	ldi	r19, 0x00	; 0
    3432:	11 c0       	rjmp	.+34     	; 0x3456 <Robko01_Inverse_Kinematics+0x3cc>
		return 0;
	}
	if( 0.001 < value ) {
    3434:	6d 85       	ldd	r22, Y+13	; 0x0d
    3436:	7e 85       	ldd	r23, Y+14	; 0x0e
    3438:	8f 85       	ldd	r24, Y+15	; 0x0f
    343a:	98 89       	ldd	r25, Y+16	; 0x10
    343c:	2f e6       	ldi	r18, 0x6F	; 111
    343e:	32 e1       	ldi	r19, 0x12	; 18
    3440:	43 e8       	ldi	r20, 0x83	; 131
    3442:	5a e3       	ldi	r21, 0x3A	; 58
    3444:	0e 94 5d 3e 	call	0x7cba	; 0x7cba <__gesf2>
    3448:	18 16       	cp	r1, r24
    344a:	1c f0       	brlt	.+6      	; 0x3452 <Robko01_Inverse_Kinematics+0x3c8>
    344c:	2f ef       	ldi	r18, 0xFF	; 255
    344e:	3f ef       	ldi	r19, 0xFF	; 255
    3450:	02 c0       	rjmp	.+4      	; 0x3456 <Robko01_Inverse_Kinematics+0x3cc>
    3452:	21 e0       	ldi	r18, 0x01	; 1
    3454:	30 e0       	ldi	r19, 0x00	; 0
	AL = (float)atan( sqrt( pow( L1, 2 ) - pow( AL, 2 ) ) / AL );

	if( /* !X0 */
		0.001f >= X0 && -0.001f <= X0
	) {
		T1 = SGN( Y0 ) * PI / 2;
    3456:	b9 01       	movw	r22, r18
    3458:	88 27       	eor	r24, r24
    345a:	77 fd       	sbrc	r23, 7
    345c:	80 95       	com	r24
    345e:	98 2f       	mov	r25, r24
    3460:	0e 94 4f 3d 	call	0x7a9e	; 0x7a9e <__floatsisf>
    3464:	2b ed       	ldi	r18, 0xDB	; 219
    3466:	3f e0       	ldi	r19, 0x0F	; 15
    3468:	49 e4       	ldi	r20, 0x49	; 73
    346a:	50 e4       	ldi	r21, 0x40	; 64
    346c:	0e 94 68 3e 	call	0x7cd0	; 0x7cd0 <__mulsf3>
    3470:	20 e0       	ldi	r18, 0x00	; 0
    3472:	30 e0       	ldi	r19, 0x00	; 0
    3474:	40 e0       	ldi	r20, 0x00	; 0
    3476:	5f e3       	ldi	r21, 0x3F	; 63
    3478:	0e 94 68 3e 	call	0x7cd0	; 0x7cd0 <__mulsf3>
    347c:	0a c0       	rjmp	.+20     	; 0x3492 <Robko01_Inverse_Kinematics+0x408>
	} else {
		T1 = (float)atan2( Y0, X0 );	
    347e:	6d 85       	ldd	r22, Y+13	; 0x0d
    3480:	7e 85       	ldd	r23, Y+14	; 0x0e
    3482:	8f 85       	ldd	r24, Y+15	; 0x0f
    3484:	98 89       	ldd	r25, Y+16	; 0x10
    3486:	29 85       	ldd	r18, Y+9	; 0x09
    3488:	3a 85       	ldd	r19, Y+10	; 0x0a
    348a:	4b 85       	ldd	r20, Y+11	; 0x0b
    348c:	5c 85       	ldd	r21, Y+12	; 0x0c
    348e:	0e 94 5a 3c 	call	0x78b4	; 0x78b4 <atan2>
    3492:	5b 01       	movw	r10, r22
    3494:	6c 01       	movw	r12, r24
	}

	T2 = GA - AL;
	T3 = GA + AL;
	T4 = P0 + R0 + R1 * T1;
    3496:	6d a5       	ldd	r22, Y+45	; 0x2d
    3498:	7e a5       	ldd	r23, Y+46	; 0x2e
    349a:	8f a5       	ldd	r24, Y+47	; 0x2f
    349c:	98 a9       	ldd	r25, Y+48	; 0x30
    349e:	a6 01       	movw	r20, r12
    34a0:	95 01       	movw	r18, r10
    34a2:	0e 94 68 3e 	call	0x7cd0	; 0x7cd0 <__mulsf3>
    34a6:	7b 01       	movw	r14, r22
    34a8:	8c 01       	movw	r16, r24
	T5 = P0 - R0 - R1 * T1;
	//////////////////////////////////////////////////////////////////////////////////
	arrMotor[0] = (int)-(T1const * T1);
    34aa:	c6 01       	movw	r24, r12
    34ac:	b5 01       	movw	r22, r10
    34ae:	26 e6       	ldi	r18, 0x66	; 102
    34b0:	36 ed       	ldi	r19, 0xD6	; 214
    34b2:	48 e9       	ldi	r20, 0x98	; 152
    34b4:	54 ec       	ldi	r21, 0xC4	; 196
    34b6:	0e 94 68 3e 	call	0x7cd0	; 0x7cd0 <__mulsf3>
    34ba:	0e 94 1c 3d 	call	0x7a38	; 0x7a38 <__fixsfsi>
    34be:	a9 a9       	ldd	r26, Y+49	; 0x31
    34c0:	ba a9       	ldd	r27, Y+50	; 0x32
    34c2:	6d 93       	st	X+, r22
    34c4:	7c 93       	st	X, r23
	arrMotor[1] = (int)+(T2const * T2);
    34c6:	c4 01       	movw	r24, r8
    34c8:	b3 01       	movw	r22, r6
    34ca:	a2 01       	movw	r20, r4
    34cc:	91 01       	movw	r18, r2
    34ce:	0e 94 e6 3b 	call	0x77cc	; 0x77cc <__subsf3>
    34d2:	2d e4       	ldi	r18, 0x4D	; 77
    34d4:	3d e3       	ldi	r19, 0x3D	; 61
    34d6:	4f e8       	ldi	r20, 0x8F	; 143
    34d8:	54 e4       	ldi	r21, 0x44	; 68
    34da:	0e 94 68 3e 	call	0x7cd0	; 0x7cd0 <__mulsf3>
    34de:	0e 94 1c 3d 	call	0x7a38	; 0x7a38 <__fixsfsi>
    34e2:	e9 a9       	ldd	r30, Y+49	; 0x31
    34e4:	fa a9       	ldd	r31, Y+50	; 0x32
    34e6:	73 83       	std	Z+3, r23	; 0x03
    34e8:	62 83       	std	Z+2, r22	; 0x02
	arrMotor[2] = (int)+(T3const * T3);
    34ea:	c4 01       	movw	r24, r8
    34ec:	b3 01       	movw	r22, r6
    34ee:	a2 01       	movw	r20, r4
    34f0:	91 01       	movw	r18, r2
    34f2:	0e 94 e7 3b 	call	0x77ce	; 0x77ce <__addsf3>
    34f6:	29 ed       	ldi	r18, 0xD9	; 217
    34f8:	3c e1       	ldi	r19, 0x1C	; 28
    34fa:	47 e2       	ldi	r20, 0x27	; 39
    34fc:	54 e4       	ldi	r21, 0x44	; 68
    34fe:	0e 94 68 3e 	call	0x7cd0	; 0x7cd0 <__mulsf3>
    3502:	0e 94 1c 3d 	call	0x7a38	; 0x7a38 <__fixsfsi>
    3506:	a9 a9       	ldd	r26, Y+49	; 0x31
    3508:	ba a9       	ldd	r27, Y+50	; 0x32
    350a:	15 96       	adiw	r26, 0x05	; 5
    350c:	7c 93       	st	X, r23
    350e:	6e 93       	st	-X, r22
    3510:	14 97       	sbiw	r26, 0x04	; 4
	arrMotor[3] = (int)+(T4const * T4);
    3512:	6d 81       	ldd	r22, Y+5	; 0x05
    3514:	7e 81       	ldd	r23, Y+6	; 0x06
    3516:	8f 81       	ldd	r24, Y+7	; 0x07
    3518:	98 85       	ldd	r25, Y+8	; 0x08
    351a:	29 81       	ldd	r18, Y+1	; 0x01
    351c:	3a 81       	ldd	r19, Y+2	; 0x02
    351e:	4b 81       	ldd	r20, Y+3	; 0x03
    3520:	5c 81       	ldd	r21, Y+4	; 0x04
    3522:	0e 94 e7 3b 	call	0x77ce	; 0x77ce <__addsf3>
    3526:	a8 01       	movw	r20, r16
    3528:	97 01       	movw	r18, r14
    352a:	0e 94 e7 3b 	call	0x77ce	; 0x77ce <__addsf3>
    352e:	23 e3       	ldi	r18, 0x33	; 51
    3530:	33 eb       	ldi	r19, 0xB3	; 179
    3532:	44 e7       	ldi	r20, 0x74	; 116
    3534:	53 e4       	ldi	r21, 0x43	; 67
    3536:	0e 94 68 3e 	call	0x7cd0	; 0x7cd0 <__mulsf3>
    353a:	0e 94 1c 3d 	call	0x7a38	; 0x7a38 <__fixsfsi>
    353e:	e9 a9       	ldd	r30, Y+49	; 0x31
    3540:	fa a9       	ldd	r31, Y+50	; 0x32
    3542:	77 83       	std	Z+7, r23	; 0x07
    3544:	66 83       	std	Z+6, r22	; 0x06
	arrMotor[4] = (int)+(T5const * T5);
    3546:	6d 81       	ldd	r22, Y+5	; 0x05
    3548:	7e 81       	ldd	r23, Y+6	; 0x06
    354a:	8f 81       	ldd	r24, Y+7	; 0x07
    354c:	98 85       	ldd	r25, Y+8	; 0x08
    354e:	29 81       	ldd	r18, Y+1	; 0x01
    3550:	3a 81       	ldd	r19, Y+2	; 0x02
    3552:	4b 81       	ldd	r20, Y+3	; 0x03
    3554:	5c 81       	ldd	r21, Y+4	; 0x04
    3556:	0e 94 e6 3b 	call	0x77cc	; 0x77cc <__subsf3>
    355a:	a8 01       	movw	r20, r16
    355c:	97 01       	movw	r18, r14
    355e:	0e 94 e6 3b 	call	0x77cc	; 0x77cc <__subsf3>
    3562:	23 e3       	ldi	r18, 0x33	; 51
    3564:	33 eb       	ldi	r19, 0xB3	; 179
    3566:	44 e7       	ldi	r20, 0x74	; 116
    3568:	53 e4       	ldi	r21, 0x43	; 67
    356a:	0e 94 68 3e 	call	0x7cd0	; 0x7cd0 <__mulsf3>
    356e:	0e 94 1c 3d 	call	0x7a38	; 0x7a38 <__fixsfsi>
    3572:	a9 a9       	ldd	r26, Y+49	; 0x31
    3574:	ba a9       	ldd	r27, Y+50	; 0x32
    3576:	19 96       	adiw	r26, 0x09	; 9
    3578:	7c 93       	st	X, r23
    357a:	6e 93       	st	-X, r22
    357c:	18 97       	sbiw	r26, 0x08	; 8
	arrMotor[5] = (int)+(T6const * radians( G0 ));
    357e:	69 a5       	ldd	r22, Y+41	; 0x29
    3580:	7a a5       	ldd	r23, Y+42	; 0x2a
    3582:	8b a5       	ldd	r24, Y+43	; 0x2b
    3584:	9c a5       	ldd	r25, Y+44	; 0x2c
    3586:	0e 94 6d 16 	call	0x2cda	; 0x2cda <radians>
    358a:	20 e0       	ldi	r18, 0x00	; 0
    358c:	30 e0       	ldi	r19, 0x00	; 0
    358e:	47 e0       	ldi	r20, 0x07	; 7
    3590:	54 e4       	ldi	r21, 0x44	; 68
    3592:	0e 94 68 3e 	call	0x7cd0	; 0x7cd0 <__mulsf3>
    3596:	0e 94 1c 3d 	call	0x7a38	; 0x7a38 <__fixsfsi>
    359a:	e9 a9       	ldd	r30, Y+49	; 0x31
    359c:	fa a9       	ldd	r31, Y+50	; 0x32
    359e:	73 87       	std	Z+11, r23	; 0x0b
    35a0:	62 87       	std	Z+10, r22	; 0x0a
	//////////////////////////////////////////////////////////////////////////////////
}
    35a2:	60 96       	adiw	r28, 0x10	; 16
    35a4:	0f b6       	in	r0, 0x3f	; 63
    35a6:	f8 94       	cli
    35a8:	de bf       	out	0x3e, r29	; 62
    35aa:	0f be       	out	0x3f, r0	; 63
    35ac:	cd bf       	out	0x3d, r28	; 61
    35ae:	cf 91       	pop	r28
    35b0:	df 91       	pop	r29
    35b2:	1f 91       	pop	r17
    35b4:	0f 91       	pop	r16
    35b6:	ff 90       	pop	r15
    35b8:	ef 90       	pop	r14
    35ba:	df 90       	pop	r13
    35bc:	cf 90       	pop	r12
    35be:	bf 90       	pop	r11
    35c0:	af 90       	pop	r10
    35c2:	9f 90       	pop	r9
    35c4:	8f 90       	pop	r8
    35c6:	7f 90       	pop	r7
    35c8:	6f 90       	pop	r6
    35ca:	5f 90       	pop	r5
    35cc:	4f 90       	pop	r4
    35ce:	3f 90       	pop	r3
    35d0:	2f 90       	pop	r2
    35d2:	08 95       	ret

000035d4 <Robko01_Inverse_Kinematics_fig4_4>:
	float R,
	float G,
	float R1,
	int arrMotor[5]
)
{
    35d4:	2f 92       	push	r2
    35d6:	3f 92       	push	r3
    35d8:	4f 92       	push	r4
    35da:	5f 92       	push	r5
    35dc:	6f 92       	push	r6
    35de:	7f 92       	push	r7
    35e0:	8f 92       	push	r8
    35e2:	9f 92       	push	r9
    35e4:	af 92       	push	r10
    35e6:	bf 92       	push	r11
    35e8:	cf 92       	push	r12
    35ea:	df 92       	push	r13
    35ec:	ef 92       	push	r14
    35ee:	ff 92       	push	r15
    35f0:	0f 93       	push	r16
    35f2:	1f 93       	push	r17
    35f4:	df 93       	push	r29
    35f6:	cf 93       	push	r28
    35f8:	cd b7       	in	r28, 0x3d	; 61
    35fa:	de b7       	in	r29, 0x3e	; 62
    35fc:	28 97       	sbiw	r28, 0x08	; 8
    35fe:	0f b6       	in	r0, 0x3f	; 63
    3600:	f8 94       	cli
    3602:	de bf       	out	0x3e, r29	; 62
    3604:	0f be       	out	0x3f, r0	; 63
    3606:	cd bf       	out	0x3d, r28	; 61
    3608:	3b 01       	movw	r6, r22
    360a:	4c 01       	movw	r8, r24
    360c:	19 01       	movw	r2, r18
    360e:	2a 01       	movw	r4, r20
    3610:	c6 01       	movw	r24, r12
    3612:	b5 01       	movw	r22, r10

	float Q1, Q2, Q3, Q4, Q5;
	float a, b, R0, RR, Z0;
	//////////////////////////////////////////////////////////////////////////////////
	R = radians( R );
	P = radians( P );
    3614:	0e 94 6d 16 	call	0x2cda	; 0x2cda <radians>
    3618:	69 83       	std	Y+1, r22	; 0x01
    361a:	7a 83       	std	Y+2, r23	; 0x02
    361c:	8b 83       	std	Y+3, r24	; 0x03
    361e:	9c 83       	std	Y+4, r25	; 0x04
	
	Q1 = (float)atan2( Y, X );
    3620:	c2 01       	movw	r24, r4
    3622:	b1 01       	movw	r22, r2
    3624:	a4 01       	movw	r20, r8
    3626:	93 01       	movw	r18, r6
    3628:	0e 94 5a 3c 	call	0x78b4	; 0x78b4 <atan2>
    362c:	6d 83       	std	Y+5, r22	; 0x05
    362e:	7e 83       	std	Y+6, r23	; 0x06
    3630:	8f 83       	std	Y+7, r24	; 0x07
    3632:	98 87       	std	Y+8, r25	; 0x08
	RR = (float)sqrt( pow( X, 2 ) + pow( Y, 2 ) );
    3634:	c4 01       	movw	r24, r8
    3636:	b3 01       	movw	r22, r6
    3638:	a4 01       	movw	r20, r8
    363a:	93 01       	movw	r18, r6
    363c:	0e 94 68 3e 	call	0x7cd0	; 0x7cd0 <__mulsf3>
    3640:	5b 01       	movw	r10, r22
    3642:	6c 01       	movw	r12, r24
    3644:	c2 01       	movw	r24, r4
    3646:	b1 01       	movw	r22, r2
    3648:	a2 01       	movw	r20, r4
    364a:	91 01       	movw	r18, r2
    364c:	0e 94 68 3e 	call	0x7cd0	; 0x7cd0 <__mulsf3>
    3650:	9b 01       	movw	r18, r22
    3652:	ac 01       	movw	r20, r24
    3654:	c6 01       	movw	r24, r12
    3656:	b5 01       	movw	r22, r10
    3658:	0e 94 e7 3b 	call	0x77ce	; 0x77ce <__addsf3>
    365c:	0e 94 d5 3e 	call	0x7daa	; 0x7daa <sqrt>
    3660:	5b 01       	movw	r10, r22
    3662:	6c 01       	movw	r12, r24

	Q4 = P + R + R1 * Q1;
	Q5 = P - R - R1 * Q1;

	R0 = (float)(RR - LL * cos( P ));
    3664:	69 81       	ldd	r22, Y+1	; 0x01
    3666:	7a 81       	ldd	r23, Y+2	; 0x02
    3668:	8b 81       	ldd	r24, Y+3	; 0x03
    366a:	9c 81       	ldd	r25, Y+4	; 0x04
    366c:	0e 94 b1 3c 	call	0x7962	; 0x7962 <cos>
    3670:	20 e0       	ldi	r18, 0x00	; 0
    3672:	30 e0       	ldi	r19, 0x00	; 0
    3674:	48 eb       	ldi	r20, 0xB8	; 184
    3676:	52 ec       	ldi	r21, 0xC2	; 194
    3678:	0e 94 68 3e 	call	0x7cd0	; 0x7cd0 <__mulsf3>
    367c:	9b 01       	movw	r18, r22
    367e:	ac 01       	movw	r20, r24
    3680:	c6 01       	movw	r24, r12
    3682:	b5 01       	movw	r22, r10
    3684:	0e 94 e7 3b 	call	0x77ce	; 0x77ce <__addsf3>
    3688:	3b 01       	movw	r6, r22
    368a:	4c 01       	movw	r8, r24
	Z0 = (float)(Z - H - LL * sin( P ));
    368c:	69 81       	ldd	r22, Y+1	; 0x01
    368e:	7a 81       	ldd	r23, Y+2	; 0x02
    3690:	8b 81       	ldd	r24, Y+3	; 0x03
    3692:	9c 81       	ldd	r25, Y+4	; 0x04
    3694:	0e 94 cb 3e 	call	0x7d96	; 0x7d96 <sin>
    3698:	5b 01       	movw	r10, r22
    369a:	6c 01       	movw	r12, r24
    369c:	c8 01       	movw	r24, r16
    369e:	b7 01       	movw	r22, r14
    36a0:	20 e0       	ldi	r18, 0x00	; 0
    36a2:	30 e0       	ldi	r19, 0x00	; 0
    36a4:	43 e4       	ldi	r20, 0x43	; 67
    36a6:	53 e4       	ldi	r21, 0x43	; 67
    36a8:	0e 94 e6 3b 	call	0x77cc	; 0x77cc <__subsf3>
    36ac:	7b 01       	movw	r14, r22
    36ae:	8c 01       	movw	r16, r24
    36b0:	c6 01       	movw	r24, r12
    36b2:	b5 01       	movw	r22, r10
    36b4:	20 e0       	ldi	r18, 0x00	; 0
    36b6:	30 e0       	ldi	r19, 0x00	; 0
    36b8:	48 eb       	ldi	r20, 0xB8	; 184
    36ba:	52 ec       	ldi	r21, 0xC2	; 194
    36bc:	0e 94 68 3e 	call	0x7cd0	; 0x7cd0 <__mulsf3>
    36c0:	9b 01       	movw	r18, r22
    36c2:	ac 01       	movw	r20, r24
    36c4:	c8 01       	movw	r24, r16
    36c6:	b7 01       	movw	r22, r14
    36c8:	0e 94 e7 3b 	call	0x77ce	; 0x77ce <__addsf3>
    36cc:	5b 01       	movw	r10, r22
    36ce:	6c 01       	movw	r12, r24

	//////////////////////////////////////////////////////////////////////////////////
	//b = atan2( Z0, R0 );
	//a = sqrt( atan( ( 4.0f * pow( L, 2 ) ) / ( pow( R0, 2 ) + pow( Z0, 2 ) ) - 1 ) );

	if( /* !R0 */
    36d0:	c4 01       	movw	r24, r8
    36d2:	b3 01       	movw	r22, r6
    36d4:	2f e6       	ldi	r18, 0x6F	; 111
    36d6:	32 e1       	ldi	r19, 0x12	; 18
    36d8:	43 e8       	ldi	r20, 0x83	; 131
    36da:	5a e3       	ldi	r21, 0x3A	; 58
    36dc:	0e 94 ad 3c 	call	0x795a	; 0x795a <__cmpsf2>
    36e0:	18 16       	cp	r1, r24
    36e2:	0c f4       	brge	.+2      	; 0x36e6 <Robko01_Inverse_Kinematics_fig4_4+0x112>
    36e4:	3e c0       	rjmp	.+124    	; 0x3762 <Robko01_Inverse_Kinematics_fig4_4+0x18e>
    36e6:	c4 01       	movw	r24, r8
    36e8:	b3 01       	movw	r22, r6
    36ea:	2f e6       	ldi	r18, 0x6F	; 111
    36ec:	32 e1       	ldi	r19, 0x12	; 18
    36ee:	43 e8       	ldi	r20, 0x83	; 131
    36f0:	5a eb       	ldi	r21, 0xBA	; 186
    36f2:	0e 94 5d 3e 	call	0x7cba	; 0x7cba <__gesf2>
    36f6:	88 23       	and	r24, r24
    36f8:	a4 f1       	brlt	.+104    	; 0x3762 <Robko01_Inverse_Kinematics_fig4_4+0x18e>
}

// SGN(n): Equals the sign of the numeric expression n. It equals 1 if it is positive, 0 if it is zero, and -1 if it is negative.
int SGN(float value)
{
	if( value <= 0.001 && value >= -0.001 ) {
    36fa:	c6 01       	movw	r24, r12
    36fc:	b5 01       	movw	r22, r10
    36fe:	2f e6       	ldi	r18, 0x6F	; 111
    3700:	32 e1       	ldi	r19, 0x12	; 18
    3702:	43 e8       	ldi	r20, 0x83	; 131
    3704:	5a e3       	ldi	r21, 0x3A	; 58
    3706:	0e 94 ad 3c 	call	0x795a	; 0x795a <__cmpsf2>
    370a:	18 16       	cp	r1, r24
    370c:	6c f0       	brlt	.+26     	; 0x3728 <Robko01_Inverse_Kinematics_fig4_4+0x154>
    370e:	c6 01       	movw	r24, r12
    3710:	b5 01       	movw	r22, r10
    3712:	2f e6       	ldi	r18, 0x6F	; 111
    3714:	32 e1       	ldi	r19, 0x12	; 18
    3716:	43 e8       	ldi	r20, 0x83	; 131
    3718:	5a eb       	ldi	r21, 0xBA	; 186
    371a:	0e 94 5d 3e 	call	0x7cba	; 0x7cba <__gesf2>
    371e:	88 23       	and	r24, r24
    3720:	1c f0       	brlt	.+6      	; 0x3728 <Robko01_Inverse_Kinematics_fig4_4+0x154>
    3722:	20 e0       	ldi	r18, 0x00	; 0
    3724:	30 e0       	ldi	r19, 0x00	; 0
    3726:	0f c0       	rjmp	.+30     	; 0x3746 <Robko01_Inverse_Kinematics_fig4_4+0x172>
		return 0;
	}
	if( 0.001 < value ) {
    3728:	c6 01       	movw	r24, r12
    372a:	b5 01       	movw	r22, r10
    372c:	2f e6       	ldi	r18, 0x6F	; 111
    372e:	32 e1       	ldi	r19, 0x12	; 18
    3730:	43 e8       	ldi	r20, 0x83	; 131
    3732:	5a e3       	ldi	r21, 0x3A	; 58
    3734:	0e 94 5d 3e 	call	0x7cba	; 0x7cba <__gesf2>
    3738:	18 16       	cp	r1, r24
    373a:	1c f0       	brlt	.+6      	; 0x3742 <Robko01_Inverse_Kinematics_fig4_4+0x16e>
    373c:	2f ef       	ldi	r18, 0xFF	; 255
    373e:	3f ef       	ldi	r19, 0xFF	; 255
    3740:	02 c0       	rjmp	.+4      	; 0x3746 <Robko01_Inverse_Kinematics_fig4_4+0x172>
    3742:	21 e0       	ldi	r18, 0x01	; 1
    3744:	30 e0       	ldi	r19, 0x00	; 0
	//a = sqrt( atan( ( 4.0f * pow( L, 2 ) ) / ( pow( R0, 2 ) + pow( Z0, 2 ) ) - 1 ) );

	if( /* !R0 */
		0.001f >= R0 && -0.001f <= R0
	) {
		b = SGN( Z0 ) * ( PI / 2 );
    3746:	b9 01       	movw	r22, r18
    3748:	88 27       	eor	r24, r24
    374a:	77 fd       	sbrc	r23, 7
    374c:	80 95       	com	r24
    374e:	98 2f       	mov	r25, r24
    3750:	0e 94 4f 3d 	call	0x7a9e	; 0x7a9e <__floatsisf>
    3754:	2b ed       	ldi	r18, 0xDB	; 219
    3756:	3f e0       	ldi	r19, 0x0F	; 15
    3758:	49 ec       	ldi	r20, 0xC9	; 201
    375a:	5f e3       	ldi	r21, 0x3F	; 63
    375c:	0e 94 68 3e 	call	0x7cd0	; 0x7cd0 <__mulsf3>
    3760:	06 c0       	rjmp	.+12     	; 0x376e <Robko01_Inverse_Kinematics_fig4_4+0x19a>
	} else {
		b = (float)atan2( Z0, R0 );
    3762:	c6 01       	movw	r24, r12
    3764:	b5 01       	movw	r22, r10
    3766:	a4 01       	movw	r20, r8
    3768:	93 01       	movw	r18, r6
    376a:	0e 94 5a 3c 	call	0x78b4	; 0x78b4 <atan2>
    376e:	1b 01       	movw	r2, r22
    3770:	2c 01       	movw	r4, r24
	}

	a = (float)sqrt( pow( R0, 2 ) + pow( Z0, 2 ) ) / 2;
    3772:	c4 01       	movw	r24, r8
    3774:	b3 01       	movw	r22, r6
    3776:	a4 01       	movw	r20, r8
    3778:	93 01       	movw	r18, r6
    377a:	0e 94 68 3e 	call	0x7cd0	; 0x7cd0 <__mulsf3>
    377e:	7b 01       	movw	r14, r22
    3780:	8c 01       	movw	r16, r24
    3782:	c6 01       	movw	r24, r12
    3784:	b5 01       	movw	r22, r10
    3786:	a6 01       	movw	r20, r12
    3788:	95 01       	movw	r18, r10
    378a:	0e 94 68 3e 	call	0x7cd0	; 0x7cd0 <__mulsf3>
    378e:	9b 01       	movw	r18, r22
    3790:	ac 01       	movw	r20, r24
    3792:	c8 01       	movw	r24, r16
    3794:	b7 01       	movw	r22, r14
    3796:	0e 94 e7 3b 	call	0x77ce	; 0x77ce <__addsf3>
    379a:	0e 94 d5 3e 	call	0x7daa	; 0x7daa <sqrt>
    379e:	20 e0       	ldi	r18, 0x00	; 0
    37a0:	30 e0       	ldi	r19, 0x00	; 0
    37a2:	40 e0       	ldi	r20, 0x00	; 0
    37a4:	5f e3       	ldi	r21, 0x3F	; 63
    37a6:	0e 94 68 3e 	call	0x7cd0	; 0x7cd0 <__mulsf3>
    37aa:	7b 01       	movw	r14, r22
    37ac:	8c 01       	movw	r16, r24
	a = (float)atan( sqrt( pow( L1, 2 ) - pow( a, 2 ) ) / a );
    37ae:	a8 01       	movw	r20, r16
    37b0:	97 01       	movw	r18, r14
    37b2:	0e 94 68 3e 	call	0x7cd0	; 0x7cd0 <__mulsf3>
    37b6:	9b 01       	movw	r18, r22
    37b8:	ac 01       	movw	r20, r24
    37ba:	60 e0       	ldi	r22, 0x00	; 0
    37bc:	78 e8       	ldi	r23, 0x88	; 136
    37be:	87 ef       	ldi	r24, 0xF7	; 247
    37c0:	96 e4       	ldi	r25, 0x46	; 70
    37c2:	0e 94 e6 3b 	call	0x77cc	; 0x77cc <__subsf3>
    37c6:	0e 94 d5 3e 	call	0x7daa	; 0x7daa <sqrt>
    37ca:	a8 01       	movw	r20, r16
    37cc:	97 01       	movw	r18, r14
    37ce:	0e 94 b4 3c 	call	0x7968	; 0x7968 <__divsf3>
    37d2:	0e 94 85 3c 	call	0x790a	; 0x790a <atan>
    37d6:	7b 01       	movw	r14, r22
    37d8:	8c 01       	movw	r16, r24
	//////////////////////////////////////////////////////////////////////////////////
	Q2 = a + b;
	Q3 = b - a;
	//////////////////////////////////////////////////////////////////////////////////
	arrMotor[0] = (int)-( Q1 * T1const );
    37da:	6d 81       	ldd	r22, Y+5	; 0x05
    37dc:	7e 81       	ldd	r23, Y+6	; 0x06
    37de:	8f 81       	ldd	r24, Y+7	; 0x07
    37e0:	98 85       	ldd	r25, Y+8	; 0x08
    37e2:	26 e6       	ldi	r18, 0x66	; 102
    37e4:	36 ed       	ldi	r19, 0xD6	; 214
    37e6:	48 e9       	ldi	r20, 0x98	; 152
    37e8:	54 ec       	ldi	r21, 0xC4	; 196
    37ea:	0e 94 68 3e 	call	0x7cd0	; 0x7cd0 <__mulsf3>
    37ee:	0e 94 1c 3d 	call	0x7a38	; 0x7a38 <__fixsfsi>
    37f2:	e9 a5       	ldd	r30, Y+41	; 0x29
    37f4:	fa a5       	ldd	r31, Y+42	; 0x2a
    37f6:	71 83       	std	Z+1, r23	; 0x01
    37f8:	60 83       	st	Z, r22
	arrMotor[1] = (int)-( Q2 * T2const );
    37fa:	c8 01       	movw	r24, r16
    37fc:	b7 01       	movw	r22, r14
    37fe:	a2 01       	movw	r20, r4
    3800:	91 01       	movw	r18, r2
    3802:	0e 94 e7 3b 	call	0x77ce	; 0x77ce <__addsf3>
    3806:	2d e4       	ldi	r18, 0x4D	; 77
    3808:	3d e3       	ldi	r19, 0x3D	; 61
    380a:	4f e8       	ldi	r20, 0x8F	; 143
    380c:	54 ec       	ldi	r21, 0xC4	; 196
    380e:	0e 94 68 3e 	call	0x7cd0	; 0x7cd0 <__mulsf3>
    3812:	0e 94 1c 3d 	call	0x7a38	; 0x7a38 <__fixsfsi>
    3816:	e9 a5       	ldd	r30, Y+41	; 0x29
    3818:	fa a5       	ldd	r31, Y+42	; 0x2a
    381a:	73 83       	std	Z+3, r23	; 0x03
    381c:	62 83       	std	Z+2, r22	; 0x02
	arrMotor[2] = (int)-( Q3 * T3const );
    381e:	c2 01       	movw	r24, r4
    3820:	b1 01       	movw	r22, r2
    3822:	a8 01       	movw	r20, r16
    3824:	97 01       	movw	r18, r14
    3826:	0e 94 e6 3b 	call	0x77cc	; 0x77cc <__subsf3>
    382a:	29 ed       	ldi	r18, 0xD9	; 217
    382c:	3c e1       	ldi	r19, 0x1C	; 28
    382e:	47 e2       	ldi	r20, 0x27	; 39
    3830:	54 ec       	ldi	r21, 0xC4	; 196
    3832:	0e 94 68 3e 	call	0x7cd0	; 0x7cd0 <__mulsf3>
    3836:	0e 94 1c 3d 	call	0x7a38	; 0x7a38 <__fixsfsi>
    383a:	e9 a5       	ldd	r30, Y+41	; 0x29
    383c:	fa a5       	ldd	r31, Y+42	; 0x2a
    383e:	75 83       	std	Z+5, r23	; 0x05
    3840:	64 83       	std	Z+4, r22	; 0x04
	const float LL	= LG;

	float Q1, Q2, Q3, Q4, Q5;
	float a, b, R0, RR, Z0;
	//////////////////////////////////////////////////////////////////////////////////
	R = radians( R );
    3842:	6d 8d       	ldd	r22, Y+29	; 0x1d
    3844:	7e 8d       	ldd	r23, Y+30	; 0x1e
    3846:	8f 8d       	ldd	r24, Y+31	; 0x1f
    3848:	98 a1       	ldd	r25, Y+32	; 0x20
    384a:	0e 94 6d 16 	call	0x2cda	; 0x2cda <radians>
    384e:	9b 01       	movw	r18, r22
    3850:	ac 01       	movw	r20, r24
	Q3 = b - a;
	//////////////////////////////////////////////////////////////////////////////////
	arrMotor[0] = (int)-( Q1 * T1const );
	arrMotor[1] = (int)-( Q2 * T2const );
	arrMotor[2] = (int)-( Q3 * T3const );
	arrMotor[3] = (int)-( Q4 * T4const );
    3852:	69 81       	ldd	r22, Y+1	; 0x01
    3854:	7a 81       	ldd	r23, Y+2	; 0x02
    3856:	8b 81       	ldd	r24, Y+3	; 0x03
    3858:	9c 81       	ldd	r25, Y+4	; 0x04
    385a:	0e 94 e7 3b 	call	0x77ce	; 0x77ce <__addsf3>
    385e:	7b 01       	movw	r14, r22
    3860:	8c 01       	movw	r16, r24
    3862:	6d a1       	ldd	r22, Y+37	; 0x25
    3864:	7e a1       	ldd	r23, Y+38	; 0x26
    3866:	8f a1       	ldd	r24, Y+39	; 0x27
    3868:	98 a5       	ldd	r25, Y+40	; 0x28
    386a:	2d 81       	ldd	r18, Y+5	; 0x05
    386c:	3e 81       	ldd	r19, Y+6	; 0x06
    386e:	4f 81       	ldd	r20, Y+7	; 0x07
    3870:	58 85       	ldd	r21, Y+8	; 0x08
    3872:	0e 94 68 3e 	call	0x7cd0	; 0x7cd0 <__mulsf3>
    3876:	9b 01       	movw	r18, r22
    3878:	ac 01       	movw	r20, r24
    387a:	c8 01       	movw	r24, r16
    387c:	b7 01       	movw	r22, r14
    387e:	0e 94 e7 3b 	call	0x77ce	; 0x77ce <__addsf3>
    3882:	23 e3       	ldi	r18, 0x33	; 51
    3884:	33 eb       	ldi	r19, 0xB3	; 179
    3886:	44 e7       	ldi	r20, 0x74	; 116
    3888:	53 ec       	ldi	r21, 0xC3	; 195
    388a:	0e 94 68 3e 	call	0x7cd0	; 0x7cd0 <__mulsf3>
    388e:	0e 94 1c 3d 	call	0x7a38	; 0x7a38 <__fixsfsi>
    3892:	e9 a5       	ldd	r30, Y+41	; 0x29
    3894:	fa a5       	ldd	r31, Y+42	; 0x2a
    3896:	77 83       	std	Z+7, r23	; 0x07
    3898:	66 83       	std	Z+6, r22	; 0x06
	arrMotor[4] = (int)-( Q4 * T5const );
    389a:	71 87       	std	Z+9, r23	; 0x09
    389c:	60 87       	std	Z+8, r22	; 0x08
	arrMotor[5] = (int)-( radians( G ) * T6const );
    389e:	69 a1       	ldd	r22, Y+33	; 0x21
    38a0:	7a a1       	ldd	r23, Y+34	; 0x22
    38a2:	8b a1       	ldd	r24, Y+35	; 0x23
    38a4:	9c a1       	ldd	r25, Y+36	; 0x24
    38a6:	0e 94 6d 16 	call	0x2cda	; 0x2cda <radians>
    38aa:	20 e0       	ldi	r18, 0x00	; 0
    38ac:	30 e0       	ldi	r19, 0x00	; 0
    38ae:	47 e0       	ldi	r20, 0x07	; 7
    38b0:	54 ec       	ldi	r21, 0xC4	; 196
    38b2:	0e 94 68 3e 	call	0x7cd0	; 0x7cd0 <__mulsf3>
    38b6:	0e 94 1c 3d 	call	0x7a38	; 0x7a38 <__fixsfsi>
    38ba:	e9 a5       	ldd	r30, Y+41	; 0x29
    38bc:	fa a5       	ldd	r31, Y+42	; 0x2a
    38be:	73 87       	std	Z+11, r23	; 0x0b
    38c0:	62 87       	std	Z+10, r22	; 0x0a
	//////////////////////////////////////////////////////////////////////////////////
}
    38c2:	28 96       	adiw	r28, 0x08	; 8
    38c4:	0f b6       	in	r0, 0x3f	; 63
    38c6:	f8 94       	cli
    38c8:	de bf       	out	0x3e, r29	; 62
    38ca:	0f be       	out	0x3f, r0	; 63
    38cc:	cd bf       	out	0x3d, r28	; 61
    38ce:	cf 91       	pop	r28
    38d0:	df 91       	pop	r29
    38d2:	1f 91       	pop	r17
    38d4:	0f 91       	pop	r16
    38d6:	ff 90       	pop	r15
    38d8:	ef 90       	pop	r14
    38da:	df 90       	pop	r13
    38dc:	cf 90       	pop	r12
    38de:	bf 90       	pop	r11
    38e0:	af 90       	pop	r10
    38e2:	9f 90       	pop	r9
    38e4:	8f 90       	pop	r8
    38e6:	7f 90       	pop	r7
    38e8:	6f 90       	pop	r6
    38ea:	5f 90       	pop	r5
    38ec:	4f 90       	pop	r4
    38ee:	3f 90       	pop	r3
    38f0:	2f 90       	pop	r2
    38f2:	08 95       	ret

000038f4 <arp_get_mac>:
 * \param[in] ip A pointer to the IP address of the host.
 * \param[out] mac A pointer to the buffer into which the host's hardware address is written.
 * \returns \c true if the host was found, \c false otherwise.
 */
bool arp_get_mac(const uint8_t* ip, uint8_t* mac)
{
    38f4:	cf 92       	push	r12
    38f6:	df 92       	push	r13
    38f8:	ef 92       	push	r14
    38fa:	ff 92       	push	r15
    38fc:	0f 93       	push	r16
    38fe:	1f 93       	push	r17
    3900:	df 93       	push	r29
    3902:	cf 93       	push	r28
    3904:	00 d0       	rcall	.+0      	; 0x3906 <arp_get_mac+0x12>
    3906:	00 d0       	rcall	.+0      	; 0x3908 <arp_get_mac+0x14>
    3908:	00 d0       	rcall	.+0      	; 0x390a <arp_get_mac+0x16>
    390a:	cd b7       	in	r28, 0x3d	; 61
    390c:	de b7       	in	r29, 0x3e	; 62
    390e:	7c 01       	movw	r14, r24
    3910:	d6 2e       	mov	r13, r22
    3912:	c7 2e       	mov	r12, r23
    3914:	0e ea       	ldi	r16, 0xAE	; 174
    3916:	11 e0       	ldi	r17, 0x01	; 1
    3918:	1c c0       	rjmp	.+56     	; 0x3952 <arp_get_mac+0x5e>
    /* search for ip address in arp table */
    struct arp_entry* entry = &arp_table[0];
    for(; entry < &arp_table[ARP_TABLE_SIZE]; ++entry)
    {
        if(entry->timeout > 0 &&
    391a:	d8 01       	movw	r26, r16
    391c:	8c 91       	ld	r24, X
    391e:	88 23       	and	r24, r24
    3920:	b1 f0       	breq	.+44     	; 0x394e <arp_get_mac+0x5a>
    3922:	c8 01       	movw	r24, r16
    3924:	07 96       	adiw	r24, 0x07	; 7
    3926:	b7 01       	movw	r22, r14
    3928:	44 e0       	ldi	r20, 0x04	; 4
    392a:	50 e0       	ldi	r21, 0x00	; 0
    392c:	0e 94 b9 3f 	call	0x7f72	; 0x7f72 <memcmp>
    3930:	00 97       	sbiw	r24, 0x00	; 0
    3932:	69 f4       	brne	.+26     	; 0x394e <arp_get_mac+0x5a>
           memcmp(entry->ip, ip, sizeof(entry->ip)) == 0
          )
        {
            memcpy(mac, entry->mac, sizeof(entry->mac));
    3934:	8d 2d       	mov	r24, r13
    3936:	9c 2d       	mov	r25, r12
    3938:	9c 01       	movw	r18, r24
    393a:	d9 01       	movw	r26, r18
    393c:	f8 01       	movw	r30, r16
    393e:	31 96       	adiw	r30, 0x01	; 1
    3940:	86 e0       	ldi	r24, 0x06	; 6
    3942:	01 90       	ld	r0, Z+
    3944:	0d 92       	st	X+, r0
    3946:	81 50       	subi	r24, 0x01	; 1
    3948:	e1 f7       	brne	.-8      	; 0x3942 <arp_get_mac+0x4e>
    394a:	81 e0       	ldi	r24, 0x01	; 1
    394c:	5c c0       	rjmp	.+184    	; 0x3a06 <arp_get_mac+0x112>
 */
bool arp_get_mac(const uint8_t* ip, uint8_t* mac)
{
    /* search for ip address in arp table */
    struct arp_entry* entry = &arp_table[0];
    for(; entry < &arp_table[ARP_TABLE_SIZE]; ++entry)
    394e:	05 5f       	subi	r16, 0xF5	; 245
    3950:	1f 4f       	sbci	r17, 0xFF	; 255
    3952:	b1 e0       	ldi	r27, 0x01	; 1
    3954:	0a 3d       	cpi	r16, 0xDA	; 218
    3956:	1b 07       	cpc	r17, r27
    3958:	01 f7       	brne	.-64     	; 0x391a <arp_get_mac+0x26>
bool arp_generate_request(const uint8_t* ip)
{
    struct arp_header* arp_request = (struct arp_header*) ethernet_get_buffer();

    /* arp request for ipv4 over ethernet */
    arp_request->hardware_address_type = HTON16(ARP_HW_ADDR_TYPE_ETHERNET);
    395a:	20 e0       	ldi	r18, 0x00	; 0
    395c:	31 e0       	ldi	r19, 0x01	; 1
    395e:	30 93 9f 0e 	sts	0x0E9F, r19
    3962:	20 93 9e 0e 	sts	0x0E9E, r18
    arp_request->protocol_address_type = HTON16(ARP_PROT_ADDR_TYPE_IP);
    3966:	88 e0       	ldi	r24, 0x08	; 8
    3968:	90 e0       	ldi	r25, 0x00	; 0
    396a:	90 93 a1 0e 	sts	0x0EA1, r25
    396e:	80 93 a0 0e 	sts	0x0EA0, r24
    arp_request->hardware_address_size = ARP_HW_ADDR_SIZE_ETHERNET;
    3972:	86 e0       	ldi	r24, 0x06	; 6
    3974:	80 93 a2 0e 	sts	0x0EA2, r24
    arp_request->protocol_address_size = ARP_PROT_ADDR_SIZE_IP;
    3978:	84 e0       	ldi	r24, 0x04	; 4
    397a:	80 93 a3 0e 	sts	0x0EA3, r24

    /* request */
    arp_request->operation = HTON16(ARP_OP_REQUEST);
    397e:	30 93 a5 0e 	sts	0x0EA5, r19
    3982:	20 93 a4 0e 	sts	0x0EA4, r18

    /* we are source */
    memcpy(arp_request->source_mac, ethernet_get_mac(), sizeof(arp_request->source_mac));
    3986:	0e 94 20 1e 	call	0x3c40	; 0x3c40 <ethernet_get_mac>
    398a:	a6 ea       	ldi	r26, 0xA6	; 166
    398c:	be e0       	ldi	r27, 0x0E	; 14
    398e:	fc 01       	movw	r30, r24
    3990:	86 e0       	ldi	r24, 0x06	; 6
    3992:	01 90       	ld	r0, Z+
    3994:	0d 92       	st	X+, r0
    3996:	81 50       	subi	r24, 0x01	; 1
    3998:	e1 f7       	brne	.-8      	; 0x3992 <arp_get_mac+0x9e>
    memcpy(arp_request->source_ip, ip_get_address(), sizeof(arp_request->source_ip));
    399a:	0e 94 d9 1e 	call	0x3db2	; 0x3db2 <ip_get_address>
    399e:	fc 01       	movw	r30, r24
    39a0:	80 81       	ld	r24, Z
    39a2:	91 81       	ldd	r25, Z+1	; 0x01
    39a4:	a2 81       	ldd	r26, Z+2	; 0x02
    39a6:	b3 81       	ldd	r27, Z+3	; 0x03
    39a8:	80 93 ac 0e 	sts	0x0EAC, r24
    39ac:	90 93 ad 0e 	sts	0x0EAD, r25
    39b0:	a0 93 ae 0e 	sts	0x0EAE, r26
    39b4:	b0 93 af 0e 	sts	0x0EAF, r27

    /* unknown destination mac address */
    memset(arp_request->dest_mac, 0, sizeof(arp_request->dest_mac));
    39b8:	80 eb       	ldi	r24, 0xB0	; 176
    39ba:	9e e0       	ldi	r25, 0x0E	; 14
    39bc:	fc 01       	movw	r30, r24
    39be:	86 e0       	ldi	r24, 0x06	; 6
    39c0:	df 01       	movw	r26, r30
    39c2:	1d 92       	st	X+, r1
    39c4:	8a 95       	dec	r24
    39c6:	e9 f7       	brne	.-6      	; 0x39c2 <arp_get_mac+0xce>
    /* the ipv4 address we request */
    memcpy(arp_request->dest_ip, ip, sizeof(arp_request->dest_ip));
    39c8:	f7 01       	movw	r30, r14
    39ca:	80 81       	ld	r24, Z
    39cc:	91 81       	ldd	r25, Z+1	; 0x01
    39ce:	a2 81       	ldd	r26, Z+2	; 0x02
    39d0:	b3 81       	ldd	r27, Z+3	; 0x03
    39d2:	80 93 b6 0e 	sts	0x0EB6, r24
    39d6:	90 93 b7 0e 	sts	0x0EB7, r25
    39da:	a0 93 b8 0e 	sts	0x0EB8, r26
    39de:	b0 93 b9 0e 	sts	0x0EB9, r27

    /* send as a broadcast */
    uint8_t dest_mac[6];
    memset(dest_mac, 0xff, sizeof(dest_mac));
    39e2:	8e 01       	movw	r16, r28
    39e4:	0f 5f       	subi	r16, 0xFF	; 255
    39e6:	1f 4f       	sbci	r17, 0xFF	; 255
    39e8:	c8 01       	movw	r24, r16
    39ea:	6f ef       	ldi	r22, 0xFF	; 255
    39ec:	70 e0       	ldi	r23, 0x00	; 0
    39ee:	46 e0       	ldi	r20, 0x06	; 6
    39f0:	50 e0       	ldi	r21, 0x00	; 0
    39f2:	0e 94 e1 3f 	call	0x7fc2	; 0x7fc2 <memset>
    return ethernet_send_packet(dest_mac,
    39f6:	c8 01       	movw	r24, r16
    39f8:	66 e0       	ldi	r22, 0x06	; 6
    39fa:	78 e0       	ldi	r23, 0x08	; 8
    39fc:	4c e1       	ldi	r20, 0x1C	; 28
    39fe:	50 e0       	ldi	r21, 0x00	; 0
    3a00:	0e 94 23 1e 	call	0x3c46	; 0x3c46 <ethernet_send_packet>
    3a04:	80 e0       	ldi	r24, 0x00	; 0

    /* send ARP request */
    arp_generate_request(ip);

    return false;
}
    3a06:	26 96       	adiw	r28, 0x06	; 6
    3a08:	0f b6       	in	r0, 0x3f	; 63
    3a0a:	f8 94       	cli
    3a0c:	de bf       	out	0x3e, r29	; 62
    3a0e:	0f be       	out	0x3f, r0	; 63
    3a10:	cd bf       	out	0x3d, r28	; 61
    3a12:	cf 91       	pop	r28
    3a14:	df 91       	pop	r29
    3a16:	1f 91       	pop	r17
    3a18:	0f 91       	pop	r16
    3a1a:	ff 90       	pop	r15
    3a1c:	ef 90       	pop	r14
    3a1e:	df 90       	pop	r13
    3a20:	cf 90       	pop	r12
    3a22:	08 95       	ret

00003a24 <arp_handle_packet>:
 * \param[in] packet A pointer to the buffer containing the incoming ARP packet.
 * \param[in] packet_len The length of the incoming packet.
 * \returns \c true if the packet was successfully handled, \c false otherwise.
 */
bool arp_handle_packet(const struct arp_header* packet, uint16_t packet_len)
{
    3a24:	6f 92       	push	r6
    3a26:	7f 92       	push	r7
    3a28:	8f 92       	push	r8
    3a2a:	9f 92       	push	r9
    3a2c:	af 92       	push	r10
    3a2e:	bf 92       	push	r11
    3a30:	cf 92       	push	r12
    3a32:	df 92       	push	r13
    3a34:	ef 92       	push	r14
    3a36:	ff 92       	push	r15
    3a38:	0f 93       	push	r16
    3a3a:	1f 93       	push	r17
    3a3c:	cf 93       	push	r28
    3a3e:	df 93       	push	r29
    3a40:	8c 01       	movw	r16, r24
    if(packet_len < sizeof(*packet))
    3a42:	6c 31       	cpi	r22, 0x1C	; 28
    3a44:	71 05       	cpc	r23, r1
    3a46:	08 f4       	brcc	.+2      	; 0x3a4a <arp_handle_packet+0x26>
    3a48:	c3 c0       	rjmp	.+390    	; 0x3bd0 <arp_handle_packet+0x1ac>
        return false;

    /* check if packet is for our ip address */
    if(memcmp(&packet->dest_ip, ip_get_address(), sizeof(packet->dest_ip)) != 0)
    3a4a:	0e 94 d9 1e 	call	0x3db2	; 0x3db2 <ip_get_address>
    3a4e:	bc 01       	movw	r22, r24
    3a50:	c8 01       	movw	r24, r16
    3a52:	48 96       	adiw	r24, 0x18	; 24
    3a54:	44 e0       	ldi	r20, 0x04	; 4
    3a56:	50 e0       	ldi	r21, 0x00	; 0
    3a58:	0e 94 b9 3f 	call	0x7f72	; 0x7f72 <memcmp>
    3a5c:	00 97       	sbiw	r24, 0x00	; 0
    3a5e:	09 f0       	breq	.+2      	; 0x3a62 <arp_handle_packet+0x3e>
    3a60:	b7 c0       	rjmp	.+366    	; 0x3bd0 <arp_handle_packet+0x1ac>
        return false;
    /* check hardware address type: ethernet */
    if(packet->hardware_address_type != HTON16(ARP_HW_ADDR_TYPE_ETHERNET))
    3a62:	f8 01       	movw	r30, r16
    3a64:	80 81       	ld	r24, Z
    3a66:	91 81       	ldd	r25, Z+1	; 0x01
    3a68:	80 50       	subi	r24, 0x00	; 0
    3a6a:	91 40       	sbci	r25, 0x01	; 1
    3a6c:	09 f0       	breq	.+2      	; 0x3a70 <arp_handle_packet+0x4c>
    3a6e:	b0 c0       	rjmp	.+352    	; 0x3bd0 <arp_handle_packet+0x1ac>
        return false;
    /* check protocol address type: ip */
    if(packet->protocol_address_type != HTON16(ARP_PROT_ADDR_TYPE_IP))
    3a70:	f8 01       	movw	r30, r16
    3a72:	82 81       	ldd	r24, Z+2	; 0x02
    3a74:	93 81       	ldd	r25, Z+3	; 0x03
    3a76:	08 97       	sbiw	r24, 0x08	; 8
    3a78:	09 f0       	breq	.+2      	; 0x3a7c <arp_handle_packet+0x58>
    3a7a:	aa c0       	rjmp	.+340    	; 0x3bd0 <arp_handle_packet+0x1ac>
        return false;
    /* check hardware and protocol address size: 6 bytes mac, 4 bytes ip */
    if(packet->hardware_address_size != ARP_HW_ADDR_SIZE_ETHERNET ||
    3a7c:	84 81       	ldd	r24, Z+4	; 0x04
    3a7e:	86 30       	cpi	r24, 0x06	; 6
    3a80:	09 f0       	breq	.+2      	; 0x3a84 <arp_handle_packet+0x60>
    3a82:	a6 c0       	rjmp	.+332    	; 0x3bd0 <arp_handle_packet+0x1ac>
    3a84:	85 81       	ldd	r24, Z+5	; 0x05
    3a86:	84 30       	cpi	r24, 0x04	; 4
    3a88:	09 f0       	breq	.+2      	; 0x3a8c <arp_handle_packet+0x68>
    3a8a:	a2 c0       	rjmp	.+324    	; 0x3bd0 <arp_handle_packet+0x1ac>
       packet->protocol_address_size != ARP_PROT_ADDR_SIZE_IP)
        return false;

    /* check arp operation */
    uint16_t op = packet->operation;
    3a8c:	a6 80       	ldd	r10, Z+6	; 0x06
    3a8e:	b7 80       	ldd	r11, Z+7	; 0x07
    switch(op)
    3a90:	f0 e0       	ldi	r31, 0x00	; 0
    3a92:	af 16       	cp	r10, r31
    3a94:	f1 e0       	ldi	r31, 0x01	; 1
    3a96:	bf 06       	cpc	r11, r31
    3a98:	31 f0       	breq	.+12     	; 0x3aa6 <arp_handle_packet+0x82>
    3a9a:	20 e0       	ldi	r18, 0x00	; 0
    3a9c:	a2 16       	cp	r10, r18
    3a9e:	22 e0       	ldi	r18, 0x02	; 2
    3aa0:	b2 06       	cpc	r11, r18
    3aa2:	09 f0       	breq	.+2      	; 0x3aa6 <arp_handle_packet+0x82>
    3aa4:	95 c0       	rjmp	.+298    	; 0x3bd0 <arp_handle_packet+0x1ac>
    {
        case HTON16(ARP_OP_REQUEST):
        case HTON16(ARP_OP_REPLY):

            /* put host into table */
            arp_insert(packet->source_mac, packet->source_ip);
    3aa6:	28 e0       	ldi	r18, 0x08	; 8
    3aa8:	62 2e       	mov	r6, r18
    3aaa:	71 2c       	mov	r7, r1
    3aac:	60 0e       	add	r6, r16
    3aae:	71 1e       	adc	r7, r17
    3ab0:	9e e0       	ldi	r25, 0x0E	; 14
    3ab2:	89 2e       	mov	r8, r25
    3ab4:	91 2c       	mov	r9, r1
    3ab6:	80 0e       	add	r8, r16
    3ab8:	91 1e       	adc	r9, r17
    3aba:	ee 24       	eor	r14, r14
    3abc:	ea 94       	dec	r14
    3abe:	fe 2c       	mov	r15, r14
    3ac0:	8e ea       	ldi	r24, 0xAE	; 174
    3ac2:	c8 2e       	mov	r12, r24
    3ac4:	81 e0       	ldi	r24, 0x01	; 1
    3ac6:	d8 2e       	mov	r13, r24
    3ac8:	e6 01       	movw	r28, r12
    3aca:	13 c0       	rjmp	.+38     	; 0x3af2 <arp_handle_packet+0xce>
    struct arp_entry* entry = &arp_table[0];
    struct arp_entry* entry_used = entry;
    uint16_t timeout_min = 0xffff;
    for(; entry < &arp_table[ARP_TABLE_SIZE]; ++entry)
    {
        if(memcmp(entry->ip, ip, sizeof(entry->ip)) == 0)
    3acc:	ce 01       	movw	r24, r28
    3ace:	07 96       	adiw	r24, 0x07	; 7
    3ad0:	b4 01       	movw	r22, r8
    3ad2:	44 e0       	ldi	r20, 0x04	; 4
    3ad4:	50 e0       	ldi	r21, 0x00	; 0
    3ad6:	0e 94 b9 3f 	call	0x7f72	; 0x7f72 <memcmp>
    3ada:	00 97       	sbiw	r24, 0x00	; 0
    3adc:	79 f0       	breq	.+30     	; 0x3afc <arp_handle_packet+0xd8>
        {
            entry_used = entry;
            break;
        }
        else if(timeout_min > entry->timeout)
    3ade:	88 81       	ld	r24, Y
    3ae0:	90 e0       	ldi	r25, 0x00	; 0
    3ae2:	8e 15       	cp	r24, r14
    3ae4:	9f 05       	cpc	r25, r15
    3ae6:	10 f0       	brcs	.+4      	; 0x3aec <arp_handle_packet+0xc8>
    3ae8:	c7 01       	movw	r24, r14
    3aea:	01 c0       	rjmp	.+2      	; 0x3aee <arp_handle_packet+0xca>
    3aec:	6e 01       	movw	r12, r28
     * available, overwrite the oldest one.
     */
    struct arp_entry* entry = &arp_table[0];
    struct arp_entry* entry_used = entry;
    uint16_t timeout_min = 0xffff;
    for(; entry < &arp_table[ARP_TABLE_SIZE]; ++entry)
    3aee:	2b 96       	adiw	r28, 0x0b	; 11
    3af0:	7c 01       	movw	r14, r24
    3af2:	81 e0       	ldi	r24, 0x01	; 1
    3af4:	ca 3d       	cpi	r28, 0xDA	; 218
    3af6:	d8 07       	cpc	r29, r24
    3af8:	49 f7       	brne	.-46     	; 0x3acc <arp_handle_packet+0xa8>
    3afa:	e6 01       	movw	r28, r12
            entry_used = entry;
        }
    }

    /* insert mac address */
    memcpy(entry_used->mac, mac, sizeof(entry_used->mac));
    3afc:	de 01       	movw	r26, r28
    3afe:	11 96       	adiw	r26, 0x01	; 1
    3b00:	f3 01       	movw	r30, r6
    3b02:	86 e0       	ldi	r24, 0x06	; 6
    3b04:	01 90       	ld	r0, Z+
    3b06:	0d 92       	st	X+, r0
    3b08:	81 50       	subi	r24, 0x01	; 1
    3b0a:	e1 f7       	brne	.-8      	; 0x3b04 <arp_handle_packet+0xe0>
    /* insert ip address */
    memcpy(entry_used->ip, ip, sizeof(entry_used->ip));
    3b0c:	f8 01       	movw	r30, r16
    3b0e:	86 85       	ldd	r24, Z+14	; 0x0e
    3b10:	97 85       	ldd	r25, Z+15	; 0x0f
    3b12:	a0 89       	ldd	r26, Z+16	; 0x10
    3b14:	b1 89       	ldd	r27, Z+17	; 0x11
    3b16:	8f 83       	std	Y+7, r24	; 0x07
    3b18:	98 87       	std	Y+8, r25	; 0x08
    3b1a:	a9 87       	std	Y+9, r26	; 0x09
    3b1c:	ba 87       	std	Y+10, r27	; 0x0a
    /* start timeout */
    entry_used->timeout = ARP_TIMEOUT;
    3b1e:	8c e3       	ldi	r24, 0x3C	; 60
    3b20:	88 83       	st	Y, r24
        case HTON16(ARP_OP_REPLY):

            /* put host into table */
            arp_insert(packet->source_mac, packet->source_ip);
            /* reply */
            return op == HTON16(ARP_OP_REQUEST) ? arp_generate_reply(packet) : true;
    3b22:	f0 e0       	ldi	r31, 0x00	; 0
    3b24:	af 16       	cp	r10, r31
    3b26:	f1 e0       	ldi	r31, 0x01	; 1
    3b28:	bf 06       	cpc	r11, r31
    3b2a:	11 f0       	breq	.+4      	; 0x3b30 <arp_handle_packet+0x10c>
    3b2c:	81 e0       	ldi	r24, 0x01	; 1
    3b2e:	51 c0       	rjmp	.+162    	; 0x3bd2 <arp_handle_packet+0x1ae>
bool arp_generate_reply(const struct arp_header* packet)
{
    struct arp_header* arp_reply = (struct arp_header*) ethernet_get_buffer();

    /* keep hardware types, protocol types and address sizes */
    arp_reply->hardware_address_type = packet->hardware_address_type;
    3b30:	f8 01       	movw	r30, r16
    3b32:	80 81       	ld	r24, Z
    3b34:	91 81       	ldd	r25, Z+1	; 0x01
    3b36:	90 93 9f 0e 	sts	0x0E9F, r25
    3b3a:	80 93 9e 0e 	sts	0x0E9E, r24
    arp_reply->protocol_address_type = packet->protocol_address_type;
    3b3e:	82 81       	ldd	r24, Z+2	; 0x02
    3b40:	93 81       	ldd	r25, Z+3	; 0x03
    3b42:	90 93 a1 0e 	sts	0x0EA1, r25
    3b46:	80 93 a0 0e 	sts	0x0EA0, r24
    arp_reply->hardware_address_size = packet->hardware_address_size;
    3b4a:	84 81       	ldd	r24, Z+4	; 0x04
    3b4c:	80 93 a2 0e 	sts	0x0EA2, r24
    arp_reply->protocol_address_size = packet->protocol_address_size;
    3b50:	85 81       	ldd	r24, Z+5	; 0x05
    3b52:	80 93 a3 0e 	sts	0x0EA3, r24
    
    /* we want to reply */
    arp_reply->operation = HTON16(ARP_OP_REPLY);
    3b56:	80 e0       	ldi	r24, 0x00	; 0
    3b58:	92 e0       	ldi	r25, 0x02	; 2
    3b5a:	90 93 a5 0e 	sts	0x0EA5, r25
    3b5e:	80 93 a4 0e 	sts	0x0EA4, r24

    /* source mac address */
    memcpy(arp_reply->source_mac, ethernet_get_mac(), sizeof(arp_reply->source_mac));
    3b62:	0e 94 20 1e 	call	0x3c40	; 0x3c40 <ethernet_get_mac>
    3b66:	a6 ea       	ldi	r26, 0xA6	; 166
    3b68:	be e0       	ldi	r27, 0x0E	; 14
    3b6a:	fc 01       	movw	r30, r24
    3b6c:	86 e0       	ldi	r24, 0x06	; 6
    3b6e:	01 90       	ld	r0, Z+
    3b70:	0d 92       	st	X+, r0
    3b72:	81 50       	subi	r24, 0x01	; 1
    3b74:	e1 f7       	brne	.-8      	; 0x3b6e <arp_handle_packet+0x14a>
    /* source ip address */
    memcpy(arp_reply->source_ip, ip_get_address(), sizeof(arp_reply->source_ip));
    3b76:	0e 94 d9 1e 	call	0x3db2	; 0x3db2 <ip_get_address>
    3b7a:	fc 01       	movw	r30, r24
    3b7c:	80 81       	ld	r24, Z
    3b7e:	91 81       	ldd	r25, Z+1	; 0x01
    3b80:	a2 81       	ldd	r26, Z+2	; 0x02
    3b82:	b3 81       	ldd	r27, Z+3	; 0x03
    3b84:	80 93 ac 0e 	sts	0x0EAC, r24
    3b88:	90 93 ad 0e 	sts	0x0EAD, r25
    3b8c:	a0 93 ae 0e 	sts	0x0EAE, r26
    3b90:	b0 93 af 0e 	sts	0x0EAF, r27
    /* source mac and ip addresses of request are destination addresses of reply */
    memcpy(arp_reply->dest_mac, packet->source_mac, sizeof(arp_reply->dest_mac));
    3b94:	a0 eb       	ldi	r26, 0xB0	; 176
    3b96:	be e0       	ldi	r27, 0x0E	; 14
    3b98:	f3 01       	movw	r30, r6
    3b9a:	86 e0       	ldi	r24, 0x06	; 6
    3b9c:	01 90       	ld	r0, Z+
    3b9e:	0d 92       	st	X+, r0
    3ba0:	81 50       	subi	r24, 0x01	; 1
    3ba2:	e1 f7       	brne	.-8      	; 0x3b9c <arp_handle_packet+0x178>
    memcpy(arp_reply->dest_ip, packet->source_ip, sizeof(arp_reply->dest_ip));
    3ba4:	f8 01       	movw	r30, r16
    3ba6:	86 85       	ldd	r24, Z+14	; 0x0e
    3ba8:	97 85       	ldd	r25, Z+15	; 0x0f
    3baa:	a0 89       	ldd	r26, Z+16	; 0x10
    3bac:	b1 89       	ldd	r27, Z+17	; 0x11
    3bae:	80 93 b6 0e 	sts	0x0EB6, r24
    3bb2:	90 93 b7 0e 	sts	0x0EB7, r25
    3bb6:	a0 93 b8 0e 	sts	0x0EB8, r26
    3bba:	b0 93 b9 0e 	sts	0x0EB9, r27

    return ethernet_send_packet(arp_reply->dest_mac,
    3bbe:	80 eb       	ldi	r24, 0xB0	; 176
    3bc0:	9e e0       	ldi	r25, 0x0E	; 14
    3bc2:	66 e0       	ldi	r22, 0x06	; 6
    3bc4:	78 e0       	ldi	r23, 0x08	; 8
    3bc6:	4c e1       	ldi	r20, 0x1C	; 28
    3bc8:	50 e0       	ldi	r21, 0x00	; 0
    3bca:	0e 94 23 1e 	call	0x3c46	; 0x3c46 <ethernet_send_packet>
    3bce:	01 c0       	rjmp	.+2      	; 0x3bd2 <arp_handle_packet+0x1ae>
    3bd0:	80 e0       	ldi	r24, 0x00	; 0
            return op == HTON16(ARP_OP_REQUEST) ? arp_generate_reply(packet) : true;

        default:
            return false;
    }
}
    3bd2:	df 91       	pop	r29
    3bd4:	cf 91       	pop	r28
    3bd6:	1f 91       	pop	r17
    3bd8:	0f 91       	pop	r16
    3bda:	ff 90       	pop	r15
    3bdc:	ef 90       	pop	r14
    3bde:	df 90       	pop	r13
    3be0:	cf 90       	pop	r12
    3be2:	bf 90       	pop	r11
    3be4:	af 90       	pop	r10
    3be6:	9f 90       	pop	r9
    3be8:	8f 90       	pop	r8
    3bea:	7f 90       	pop	r7
    3bec:	6f 90       	pop	r6
    3bee:	08 95       	ret

00003bf0 <arp_init>:
/**
 * Initializes the ARP layer.
 */
void arp_init()
{
    memset(arp_table, 0, sizeof(arp_table));
    3bf0:	8c e2       	ldi	r24, 0x2C	; 44
    3bf2:	ee ea       	ldi	r30, 0xAE	; 174
    3bf4:	f1 e0       	ldi	r31, 0x01	; 1
    3bf6:	df 01       	movw	r26, r30
    3bf8:	1d 92       	st	X+, r1
    3bfa:	8a 95       	dec	r24
    3bfc:	e9 f7       	brne	.-6      	; 0x3bf8 <arp_init+0x8>

    int timer = timer_alloc(arp_interval, 0);
    3bfe:	8c e0       	ldi	r24, 0x0C	; 12
    3c00:	9e e1       	ldi	r25, 0x1E	; 30
    3c02:	60 e0       	ldi	r22, 0x00	; 0
    3c04:	70 e0       	ldi	r23, 0x00	; 0
    3c06:	0e 94 9b 32 	call	0x6536	; 0x6536 <timer_alloc>
    timer_set(timer, 5000);
    3c0a:	48 e8       	ldi	r20, 0x88	; 136
    3c0c:	53 e1       	ldi	r21, 0x13	; 19
    3c0e:	60 e0       	ldi	r22, 0x00	; 0
    3c10:	70 e0       	ldi	r23, 0x00	; 0
    3c12:	0e 94 f9 31 	call	0x63f2	; 0x63f2 <timer_set>
}
    3c16:	08 95       	ret

00003c18 <arp_interval>:
 * Global ARP timeout handler.
 *
 * \param[in] timer The identifier of the timer which generated the timeout.
 */
void arp_interval(int timer)
{
    3c18:	ee ea       	ldi	r30, 0xAE	; 174
    3c1a:	f1 e0       	ldi	r31, 0x01	; 1
    3c1c:	06 c0       	rjmp	.+12     	; 0x3c2a <arp_interval+0x12>
    struct arp_entry* entry = &arp_table[0];
    for(; entry < &arp_table[ARP_TABLE_SIZE]; ++entry)
    {
        if(entry->timeout > 0)
    3c1e:	20 81       	ld	r18, Z
    3c20:	22 23       	and	r18, r18
    3c22:	11 f0       	breq	.+4      	; 0x3c28 <arp_interval+0x10>
            --entry->timeout;
    3c24:	21 50       	subi	r18, 0x01	; 1
    3c26:	20 83       	st	Z, r18
 * \param[in] timer The identifier of the timer which generated the timeout.
 */
void arp_interval(int timer)
{
    struct arp_entry* entry = &arp_table[0];
    for(; entry < &arp_table[ARP_TABLE_SIZE]; ++entry)
    3c28:	3b 96       	adiw	r30, 0x0b	; 11
    3c2a:	21 e0       	ldi	r18, 0x01	; 1
    3c2c:	ea 3d       	cpi	r30, 0xDA	; 218
    3c2e:	f2 07       	cpc	r31, r18
    3c30:	b1 f7       	brne	.-20     	; 0x3c1e <arp_interval+0x6>
    {
        if(entry->timeout > 0)
            --entry->timeout;
    }

    timer_set(timer, 5000);
    3c32:	48 e8       	ldi	r20, 0x88	; 136
    3c34:	53 e1       	ldi	r21, 0x13	; 19
    3c36:	60 e0       	ldi	r22, 0x00	; 0
    3c38:	70 e0       	ldi	r23, 0x00	; 0
    3c3a:	0e 94 f9 31 	call	0x63f2	; 0x63f2 <timer_set>
}
    3c3e:	08 95       	ret

00003c40 <ethernet_get_mac>:
 * \returns The buffer containing the ethernet address.
 */
const uint8_t* ethernet_get_mac()
{
    return ethernet_mac;
}
    3c40:	8a ed       	ldi	r24, 0xDA	; 218
    3c42:	91 e0       	ldi	r25, 0x01	; 1
    3c44:	08 95       	ret

00003c46 <ethernet_send_packet>:
 * \param[in] type The protocol identifier of the upper layer protocol.
 * \param[in] data_len The length of the packet payload which is read from the global transmit buffer.
 * \returns \c true on success, \c false on failure.
 */
bool ethernet_send_packet(const uint8_t* mac_dest, uint16_t type, uint16_t data_len)
{
    3c46:	0f 93       	push	r16
    3c48:	1f 93       	push	r17
    3c4a:	cf 93       	push	r28
    3c4c:	df 93       	push	r29
    3c4e:	fc 01       	movw	r30, r24
    3c50:	ea 01       	movw	r28, r20
    if(data_len > sizeof(ethernet_rx_buffer) - NET_HEADER_SIZE_ETHERNET)
    3c52:	81 e0       	ldi	r24, 0x01	; 1
    3c54:	4d 3c       	cpi	r20, 0xCD	; 205
    3c56:	58 07       	cpc	r21, r24
    3c58:	10 f0       	brcs	.+4      	; 0x3c5e <ethernet_send_packet+0x18>
    3c5a:	80 e0       	ldi	r24, 0x00	; 0
    3c5c:	22 c0       	rjmp	.+68     	; 0x3ca2 <ethernet_send_packet+0x5c>
        return false;

    struct ethernet_header* header = (struct ethernet_header*) ethernet_tx_buffer;
    3c5e:	80 e9       	ldi	r24, 0x90	; 144
    3c60:	9e e0       	ldi	r25, 0x0E	; 14
    memcpy(header->destination, mac_dest, 6);
    3c62:	18 2f       	mov	r17, r24
    3c64:	09 2f       	mov	r16, r25
    3c66:	dc 01       	movw	r26, r24
    3c68:	86 e0       	ldi	r24, 0x06	; 6
    3c6a:	01 90       	ld	r0, Z+
    3c6c:	0d 92       	st	X+, r0
    3c6e:	81 50       	subi	r24, 0x01	; 1
    3c70:	e1 f7       	brne	.-8      	; 0x3c6a <ethernet_send_packet+0x24>
    memcpy(header->source, ethernet_mac, 6);
    3c72:	a6 e9       	ldi	r26, 0x96	; 150
    3c74:	be e0       	ldi	r27, 0x0E	; 14
    3c76:	ea ed       	ldi	r30, 0xDA	; 218
    3c78:	f1 e0       	ldi	r31, 0x01	; 1
    3c7a:	86 e0       	ldi	r24, 0x06	; 6
    3c7c:	01 90       	ld	r0, Z+
    3c7e:	0d 92       	st	X+, r0
    3c80:	81 50       	subi	r24, 0x01	; 1
    3c82:	e1 f7       	brne	.-8      	; 0x3c7c <ethernet_send_packet+0x36>
    header->type_length = hton16(type);
    3c84:	cb 01       	movw	r24, r22
    3c86:	0e 94 d1 20 	call	0x41a2	; 0x41a2 <hton16>
    3c8a:	90 93 9d 0e 	sts	0x0E9D, r25
    3c8e:	80 93 9c 0e 	sts	0x0E9C, r24

    return hal_send_packet((uint8_t*) header, data_len + NET_HEADER_SIZE_ETHERNET);
    3c92:	2e 96       	adiw	r28, 0x0e	; 14
    3c94:	81 2f       	mov	r24, r17
    3c96:	90 2f       	mov	r25, r16
    3c98:	be 01       	movw	r22, r28
    3c9a:	0e 94 f5 35 	call	0x6bea	; 0x6bea <enc424j600PacketSend>
    3c9e:	81 11       	cpse	r24, r1
    3ca0:	81 e0       	ldi	r24, 0x01	; 1
}
    3ca2:	df 91       	pop	r29
    3ca4:	cf 91       	pop	r28
    3ca6:	1f 91       	pop	r17
    3ca8:	0f 91       	pop	r16
    3caa:	08 95       	ret

00003cac <ethernet_handle_packet>:
 *
 * \returns \c true if a packet has been handled, \c false if none has been waiting.
 */
bool ethernet_handle_packet()
{
    uint16_t packet_size = hal_receive_packet(ethernet_rx_buffer, sizeof(ethernet_rx_buffer));
    3cac:	86 eb       	ldi	r24, 0xB6	; 182
    3cae:	9c e0       	ldi	r25, 0x0C	; 12
    3cb0:	6a ed       	ldi	r22, 0xDA	; 218
    3cb2:	71 e0       	ldi	r23, 0x01	; 1
    3cb4:	0e 94 88 35 	call	0x6b10	; 0x6b10 <enc424j600PacketReceive>
    if(packet_size < 1)
    3cb8:	00 97       	sbiw	r24, 0x00	; 0
    3cba:	11 f4       	brne	.+4      	; 0x3cc0 <ethernet_handle_packet+0x14>
    3cbc:	80 e0       	ldi	r24, 0x00	; 0
    3cbe:	08 95       	ret
        return false;

    struct ethernet_header* header = (struct ethernet_header*) ethernet_rx_buffer;
    uint8_t* data = (uint8_t*) (header + 1);
    packet_size -= NET_HEADER_SIZE_ETHERNET; /* drop ethernet header */
    3cc0:	bc 01       	movw	r22, r24
    3cc2:	6e 50       	subi	r22, 0x0E	; 14
    3cc4:	70 40       	sbci	r23, 0x00	; 0

    switch(header->type_length)
    3cc6:	80 91 c2 0c 	lds	r24, 0x0CC2
    3cca:	90 91 c3 0c 	lds	r25, 0x0CC3
    3cce:	88 30       	cpi	r24, 0x08	; 8
    3cd0:	91 05       	cpc	r25, r1
    3cd2:	49 f0       	breq	.+18     	; 0x3ce6 <ethernet_handle_packet+0x3a>
    3cd4:	88 50       	subi	r24, 0x08	; 8
    3cd6:	96 40       	sbci	r25, 0x06	; 6
    3cd8:	21 f4       	brne	.+8      	; 0x3ce2 <ethernet_handle_packet+0x36>
    {
        case HTON16(ETHERNET_FRAME_TYPE_ARP):
            arp_handle_packet((struct arp_header*) data, packet_size);
    3cda:	84 ec       	ldi	r24, 0xC4	; 196
    3cdc:	9c e0       	ldi	r25, 0x0C	; 12
    3cde:	0e 94 12 1d 	call	0x3a24	; 0x3a24 <arp_handle_packet>
    3ce2:	81 e0       	ldi	r24, 0x01	; 1
    3ce4:	08 95       	ret
            break;
        case HTON16(ETHERNET_FRAME_TYPE_IP):
            ip_handle_packet((struct ip_header*) data, packet_size);
    3ce6:	84 ec       	ldi	r24, 0xC4	; 196
    3ce8:	9c e0       	ldi	r25, 0x0C	; 12
    3cea:	0e 94 2a 20 	call	0x4054	; 0x4054 <ip_handle_packet>
    3cee:	81 e0       	ldi	r24, 0x01	; 1
        default:
            break;
    }

    return true;
}
    3cf0:	08 95       	ret

00003cf2 <ethernet_init>:
 * Initializes the ethernet layer and assigns an ethernet address.
 *
 * \param[in] mac The ethernet MAC address to configure for the network interface. Six bytes are used from this buffer.
 */
void ethernet_init(const uint8_t* mac)
{
    3cf2:	9c 01       	movw	r18, r24
	memset(ethernet_mac, 0, sizeof(ethernet_mac));
    3cf4:	ea ed       	ldi	r30, 0xDA	; 218
    3cf6:	f1 e0       	ldi	r31, 0x01	; 1
    3cf8:	86 e0       	ldi	r24, 0x06	; 6
    3cfa:	df 01       	movw	r26, r30
    3cfc:	1d 92       	st	X+, r1
    3cfe:	8a 95       	dec	r24
    3d00:	e9 f7       	brne	.-6      	; 0x3cfc <ethernet_init+0xa>

	if(NULL != mac) {
    3d02:	21 15       	cp	r18, r1
    3d04:	31 05       	cpc	r19, r1
    3d06:	39 f0       	breq	.+14     	; 0x3d16 <ethernet_init+0x24>
		memcpy(ethernet_mac, mac, sizeof(ethernet_mac));
    3d08:	df 01       	movw	r26, r30
    3d0a:	f9 01       	movw	r30, r18
    3d0c:	86 e0       	ldi	r24, 0x06	; 6
    3d0e:	01 90       	ld	r0, Z+
    3d10:	0d 92       	st	X+, r0
    3d12:	81 50       	subi	r24, 0x01	; 1
    3d14:	e1 f7       	brne	.-8      	; 0x3d0e <ethernet_init+0x1c>
    3d16:	08 95       	ret

00003d18 <icmp_init>:
/**
 * Initializes the ICMP layer.
 */
void icmp_init()
{
}
    3d18:	08 95       	ret

00003d1a <icmp_handle_packet>:
 * \param[in] packet A pointer to the buffer containing the ICMP packet.
 * \param[in] packet_len The length of the ICMP packet.
 * \returns \c true if the incoming packet could be handled, \c false otherwise.
 */
bool icmp_handle_packet(const uint8_t* ip, const struct icmp_header* packet, uint16_t packet_len)
{
    3d1a:	cf 92       	push	r12
    3d1c:	df 92       	push	r13
    3d1e:	ef 92       	push	r14
    3d20:	ff 92       	push	r15
    3d22:	0f 93       	push	r16
    3d24:	1f 93       	push	r17
    3d26:	cf 93       	push	r28
    3d28:	df 93       	push	r29
    3d2a:	6c 01       	movw	r12, r24
    3d2c:	eb 01       	movw	r28, r22
    3d2e:	f4 2e       	mov	r15, r20
    3d30:	e5 2e       	mov	r14, r21
	if(ntoh16(packet->checksum) != ~net_calc_checksum(0, (const uint8_t*) packet, packet_len, 2))
    3d32:	8a 81       	ldd	r24, Y+2	; 0x02
    3d34:	9b 81       	ldd	r25, Y+3	; 0x03
    3d36:	0e 94 d1 20 	call	0x41a2	; 0x41a2 <hton16>
    3d3a:	8c 01       	movw	r16, r24
    3d3c:	80 e0       	ldi	r24, 0x00	; 0
    3d3e:	90 e0       	ldi	r25, 0x00	; 0
    3d40:	be 01       	movw	r22, r28
    3d42:	4f 2d       	mov	r20, r15
    3d44:	5e 2d       	mov	r21, r14
    3d46:	22 e0       	ldi	r18, 0x02	; 2
    3d48:	0e 94 b1 20 	call	0x4162	; 0x4162 <net_calc_checksum>
    3d4c:	80 95       	com	r24
    3d4e:	90 95       	com	r25
    3d50:	08 17       	cp	r16, r24
    3d52:	19 07       	cpc	r17, r25
    3d54:	21 f5       	brne	.+72     	; 0x3d9e <icmp_handle_packet+0x84>
		return false;

	switch(packet->type)
    3d56:	88 81       	ld	r24, Y
    3d58:	88 30       	cpi	r24, 0x08	; 8
    3d5a:	09 f5       	brne	.+66     	; 0x3d9e <icmp_handle_packet+0x84>
	{
		case ICMP_TYPE_ECHO_REQUEST:
		{
			/* create packet as a copy */
			struct icmp_header* reply = (struct icmp_header*) ip_get_buffer();
    3d5c:	02 eb       	ldi	r16, 0xB2	; 178
    3d5e:	1e e0       	ldi	r17, 0x0E	; 14
			memcpy(reply, packet, packet_len);
    3d60:	c8 01       	movw	r24, r16
    3d62:	be 01       	movw	r22, r28
    3d64:	4f 2d       	mov	r20, r15
    3d66:	5e 2d       	mov	r21, r14
    3d68:	0e 94 c6 3f 	call	0x7f8c	; 0x7f8c <memcpy>

			/* we want to reply */
			reply->type = ICMP_TYPE_ECHO_REPLY;
    3d6c:	10 92 b2 0e 	sts	0x0EB2, r1

			/* calculate new checksum */
			reply->checksum = hton16(~net_calc_checksum(0, (const uint8_t*) reply, packet_len, 2));
    3d70:	80 e0       	ldi	r24, 0x00	; 0
    3d72:	90 e0       	ldi	r25, 0x00	; 0
    3d74:	b8 01       	movw	r22, r16
    3d76:	4f 2d       	mov	r20, r15
    3d78:	5e 2d       	mov	r21, r14
    3d7a:	22 e0       	ldi	r18, 0x02	; 2
    3d7c:	0e 94 b1 20 	call	0x4162	; 0x4162 <net_calc_checksum>
    3d80:	80 95       	com	r24
    3d82:	90 95       	com	r25
    3d84:	0e 94 d1 20 	call	0x41a2	; 0x41a2 <hton16>
    3d88:	90 93 b5 0e 	sts	0x0EB5, r25
    3d8c:	80 93 b4 0e 	sts	0x0EB4, r24

			return ip_send_packet(ip, IP_PROTOCOL_ICMP, packet_len);
    3d90:	c6 01       	movw	r24, r12
    3d92:	61 e0       	ldi	r22, 0x01	; 1
    3d94:	4f 2d       	mov	r20, r15
    3d96:	5e 2d       	mov	r21, r14
    3d98:	0e 94 6c 1f 	call	0x3ed8	; 0x3ed8 <ip_send_packet>
    3d9c:	01 c0       	rjmp	.+2      	; 0x3da0 <icmp_handle_packet+0x86>
    3d9e:	80 e0       	ldi	r24, 0x00	; 0
		case ICMP_TYPE_DESTINATION_UNREACHABLE:
			/* TODO */
		default:
			return false;
	}
}
    3da0:	df 91       	pop	r29
    3da2:	cf 91       	pop	r28
    3da4:	1f 91       	pop	r17
    3da6:	0f 91       	pop	r16
    3da8:	ff 90       	pop	r15
    3daa:	ef 90       	pop	r14
    3dac:	df 90       	pop	r13
    3dae:	cf 90       	pop	r12
    3db0:	08 95       	ret

00003db2 <ip_get_address>:
 * \returns The buffer containing the IP address.
 */
const uint8_t* ip_get_address()
{
    return ip_address;
}
    3db2:	80 ee       	ldi	r24, 0xE0	; 224
    3db4:	91 e0       	ldi	r25, 0x01	; 1
    3db6:	08 95       	ret

00003db8 <ip_get_netmask>:
 * \returns The buffer containing the IP netmask.
 */
const uint8_t* ip_get_netmask()
{
    return ip_netmask;
}
    3db8:	84 ee       	ldi	r24, 0xE4	; 228
    3dba:	91 e0       	ldi	r25, 0x01	; 1
    3dbc:	08 95       	ret

00003dbe <ip_get_gateway>:
 * \returns The buffer containing the IP gateway.
 */
const uint8_t* ip_get_gateway()
{
    return ip_gateway;
}
    3dbe:	88 ee       	ldi	r24, 0xE8	; 232
    3dc0:	91 e0       	ldi	r25, 0x01	; 1
    3dc2:	08 95       	ret

00003dc4 <ip_get_broadcast>:
 * Retrieves the broadcast address.
 *
 * \returns The buffer containing the broadcast address.
 */
const uint8_t* ip_get_broadcast()
{
    3dc4:	40 e0       	ldi	r20, 0x00	; 0
    3dc6:	20 e0       	ldi	r18, 0x00	; 0
    3dc8:	30 e0       	ldi	r19, 0x00	; 0
    uint8_t zero = 0;
    for(uint8_t i = 0; i < sizeof(ip_broadcast); ++i)
    {
        ip_broadcast[i] = ip_address[i] | ~ip_netmask[i];
    3dca:	f9 01       	movw	r30, r18
    3dcc:	ec 51       	subi	r30, 0x1C	; 28
    3dce:	fe 4f       	sbci	r31, 0xFE	; 254
    3dd0:	80 81       	ld	r24, Z
    3dd2:	80 95       	com	r24
    3dd4:	f9 01       	movw	r30, r18
    3dd6:	e0 52       	subi	r30, 0x20	; 32
    3dd8:	fe 4f       	sbci	r31, 0xFE	; 254
    3dda:	90 81       	ld	r25, Z
    3ddc:	89 2b       	or	r24, r25
    3dde:	f9 01       	movw	r30, r18
    3de0:	e4 51       	subi	r30, 0x14	; 20
    3de2:	fe 4f       	sbci	r31, 0xFE	; 254
    3de4:	80 83       	st	Z, r24
        zero |= ip_broadcast[i];
    3de6:	48 2b       	or	r20, r24
    3de8:	2f 5f       	subi	r18, 0xFF	; 255
    3dea:	3f 4f       	sbci	r19, 0xFF	; 255
 * \returns The buffer containing the broadcast address.
 */
const uint8_t* ip_get_broadcast()
{
    uint8_t zero = 0;
    for(uint8_t i = 0; i < sizeof(ip_broadcast); ++i)
    3dec:	24 30       	cpi	r18, 0x04	; 4
    3dee:	31 05       	cpc	r19, r1
    3df0:	61 f7       	brne	.-40     	; 0x3dca <ip_get_broadcast+0x6>
    {
        ip_broadcast[i] = ip_address[i] | ~ip_netmask[i];
        zero |= ip_broadcast[i];
    }

    if(zero == 0)
    3df2:	44 23       	and	r20, r20
    3df4:	61 f4       	brne	.+24     	; 0x3e0e <ip_get_broadcast+0x4a>
        memset(ip_broadcast, 255, sizeof(ip_broadcast));
    3df6:	8f ef       	ldi	r24, 0xFF	; 255
    3df8:	9f ef       	ldi	r25, 0xFF	; 255
    3dfa:	af ef       	ldi	r26, 0xFF	; 255
    3dfc:	bf ef       	ldi	r27, 0xFF	; 255
    3dfe:	80 93 ec 01 	sts	0x01EC, r24
    3e02:	90 93 ed 01 	sts	0x01ED, r25
    3e06:	a0 93 ee 01 	sts	0x01EE, r26
    3e0a:	b0 93 ef 01 	sts	0x01EF, r27

    return ip_broadcast;
}
    3e0e:	8c ee       	ldi	r24, 0xEC	; 236
    3e10:	91 e0       	ldi	r25, 0x01	; 1
    3e12:	08 95       	ret

00003e14 <ip_set_gateway>:
 * Configures a new IP gateway.
 *
 * \param[in] gateway The buffer containing the new IP gateway.
 */
void ip_set_gateway(const uint8_t* gateway)
{
    3e14:	fc 01       	movw	r30, r24
    memset(ip_gateway, 0, 4);
    3e16:	10 92 e8 01 	sts	0x01E8, r1
    3e1a:	10 92 e9 01 	sts	0x01E9, r1
    3e1e:	10 92 ea 01 	sts	0x01EA, r1
    3e22:	10 92 eb 01 	sts	0x01EB, r1

    if(gateway)
    3e26:	00 97       	sbiw	r24, 0x00	; 0
    3e28:	61 f0       	breq	.+24     	; 0x3e42 <ip_set_gateway+0x2e>
        memcpy(ip_gateway, gateway, 4);
    3e2a:	80 81       	ld	r24, Z
    3e2c:	91 81       	ldd	r25, Z+1	; 0x01
    3e2e:	a2 81       	ldd	r26, Z+2	; 0x02
    3e30:	b3 81       	ldd	r27, Z+3	; 0x03
    3e32:	80 93 e8 01 	sts	0x01E8, r24
    3e36:	90 93 e9 01 	sts	0x01E9, r25
    3e3a:	a0 93 ea 01 	sts	0x01EA, r26
    3e3e:	b0 93 eb 01 	sts	0x01EB, r27
    3e42:	08 95       	ret

00003e44 <ip_set_netmask>:
 * Configures a new IP netmask.
 *
 * \param[in] netmask The buffer containing the new IP netmask.
 */
void ip_set_netmask(const uint8_t* netmask)
{
    3e44:	fc 01       	movw	r30, r24
    memset(ip_netmask, 255, 4);
    3e46:	8f ef       	ldi	r24, 0xFF	; 255
    3e48:	9f ef       	ldi	r25, 0xFF	; 255
    3e4a:	af ef       	ldi	r26, 0xFF	; 255
    3e4c:	bf ef       	ldi	r27, 0xFF	; 255
    3e4e:	80 93 e4 01 	sts	0x01E4, r24
    3e52:	90 93 e5 01 	sts	0x01E5, r25
    3e56:	a0 93 e6 01 	sts	0x01E6, r26
    3e5a:	b0 93 e7 01 	sts	0x01E7, r27

    if(netmask)
    3e5e:	30 97       	sbiw	r30, 0x00	; 0
    3e60:	69 f0       	breq	.+26     	; 0x3e7c <ip_set_netmask+0x38>
        memcpy(ip_netmask, netmask, 4);
    3e62:	80 81       	ld	r24, Z
    3e64:	91 81       	ldd	r25, Z+1	; 0x01
    3e66:	a2 81       	ldd	r26, Z+2	; 0x02
    3e68:	b3 81       	ldd	r27, Z+3	; 0x03
    3e6a:	80 93 e4 01 	sts	0x01E4, r24
    3e6e:	90 93 e5 01 	sts	0x01E5, r25
    3e72:	a0 93 e6 01 	sts	0x01E6, r26
    3e76:	b0 93 e7 01 	sts	0x01E7, r27
    3e7a:	08 95       	ret
    else
        ip_netmask[3] = 0;
    3e7c:	10 92 e7 01 	sts	0x01E7, r1
    3e80:	08 95       	ret

00003e82 <ip_set_address>:
 * Configures a new IP address.
 *
 * \param[in] ip_local The buffer containing the new IP address. May be NULL to accept broadcasts only.
 */
void ip_set_address(const uint8_t* ip_local)
{
    3e82:	fc 01       	movw	r30, r24
    memset(ip_address, 0, 4);
    3e84:	10 92 e0 01 	sts	0x01E0, r1
    3e88:	10 92 e1 01 	sts	0x01E1, r1
    3e8c:	10 92 e2 01 	sts	0x01E2, r1
    3e90:	10 92 e3 01 	sts	0x01E3, r1

    if(ip_local)
    3e94:	00 97       	sbiw	r24, 0x00	; 0
    3e96:	61 f0       	breq	.+24     	; 0x3eb0 <ip_set_address+0x2e>
        memcpy(ip_address, ip_local, 4);
    3e98:	80 81       	ld	r24, Z
    3e9a:	91 81       	ldd	r25, Z+1	; 0x01
    3e9c:	a2 81       	ldd	r26, Z+2	; 0x02
    3e9e:	b3 81       	ldd	r27, Z+3	; 0x03
    3ea0:	80 93 e0 01 	sts	0x01E0, r24
    3ea4:	90 93 e1 01 	sts	0x01E1, r25
    3ea8:	a0 93 e2 01 	sts	0x01E2, r26
    3eac:	b0 93 e3 01 	sts	0x01E3, r27
    3eb0:	08 95       	ret

00003eb2 <ip_init>:
 * \param[in] ip Buffer which contains an IP address. May be NULL.
 * \param[in] netmask Buffer which contains the netmask. May be NULL.
 * \param[in] gateway Buffer which contains the gateway. May be NULL.
 */
void ip_init(const uint8_t* ip, const uint8_t* netmask, const uint8_t* gateway)
{
    3eb2:	ef 92       	push	r14
    3eb4:	ff 92       	push	r15
    3eb6:	0f 93       	push	r16
    3eb8:	1f 93       	push	r17
    3eba:	8b 01       	movw	r16, r22
    3ebc:	7a 01       	movw	r14, r20
    ip_set_address(ip);
    3ebe:	0e 94 41 1f 	call	0x3e82	; 0x3e82 <ip_set_address>
    ip_set_netmask(netmask);
    3ec2:	c8 01       	movw	r24, r16
    3ec4:	0e 94 22 1f 	call	0x3e44	; 0x3e44 <ip_set_netmask>
    ip_set_gateway(gateway);
    3ec8:	c7 01       	movw	r24, r14
    3eca:	0e 94 0a 1f 	call	0x3e14	; 0x3e14 <ip_set_gateway>
}
    3ece:	1f 91       	pop	r17
    3ed0:	0f 91       	pop	r16
    3ed2:	ff 90       	pop	r15
    3ed4:	ef 90       	pop	r14
    3ed6:	08 95       	ret

00003ed8 <ip_send_packet>:
 * \param[in] protocol The protocol identifier of the upper layer protocol.
 * \param[in] data_len The length of the packet payload which is read from the transmit buffer.
 * \returns \c true on success, \c false on failure.
 */
bool ip_send_packet(const uint8_t* ip_dest, uint8_t protocol, uint16_t data_len)
{
    3ed8:	bf 92       	push	r11
    3eda:	cf 92       	push	r12
    3edc:	df 92       	push	r13
    3ede:	ef 92       	push	r14
    3ee0:	ff 92       	push	r15
    3ee2:	0f 93       	push	r16
    3ee4:	1f 93       	push	r17
    3ee6:	df 93       	push	r29
    3ee8:	cf 93       	push	r28
    3eea:	00 d0       	rcall	.+0      	; 0x3eec <ip_send_packet+0x14>
    3eec:	00 d0       	rcall	.+0      	; 0x3eee <ip_send_packet+0x16>
    3eee:	00 d0       	rcall	.+0      	; 0x3ef0 <ip_send_packet+0x18>
    3ef0:	cd b7       	in	r28, 0x3d	; 61
    3ef2:	de b7       	in	r29, 0x3e	; 62
    3ef4:	6c 01       	movw	r12, r24
    3ef6:	b6 2e       	mov	r11, r22
    3ef8:	7a 01       	movw	r14, r20
 *
 * \returns \c true if the given address is a broadcast, \c false otherwise.
 */
bool ip_is_broadcast(const uint8_t* ip_remote)
{
    return (*((uint32_t*) ip_remote) == HTON32(0xffffffff)) ||
    3efa:	fc 01       	movw	r30, r24
    3efc:	80 81       	ld	r24, Z
    3efe:	91 81       	ldd	r25, Z+1	; 0x01
    3f00:	a2 81       	ldd	r26, Z+2	; 0x02
    3f02:	b3 81       	ldd	r27, Z+3	; 0x03
    3f04:	8f 5f       	subi	r24, 0xFF	; 255
    3f06:	9f 4f       	sbci	r25, 0xFF	; 255
    3f08:	af 4f       	sbci	r26, 0xFF	; 255
    3f0a:	bf 4f       	sbci	r27, 0xFF	; 255
    3f0c:	51 f0       	breq	.+20     	; 0x3f22 <ip_send_packet+0x4a>
    3f0e:	0e 94 e2 1e 	call	0x3dc4	; 0x3dc4 <ip_get_broadcast>
    3f12:	bc 01       	movw	r22, r24
    3f14:	c6 01       	movw	r24, r12
    3f16:	44 e0       	ldi	r20, 0x04	; 4
    3f18:	50 e0       	ldi	r21, 0x00	; 0
    3f1a:	0e 94 b9 3f 	call	0x7f72	; 0x7f72 <memcmp>
    3f1e:	00 97       	sbiw	r24, 0x00	; 0
    3f20:	49 f4       	brne	.+18     	; 0x3f34 <ip_send_packet+0x5c>
{
    uint8_t mac_dest[6];
    /* check if destination ip is a broadcast */
    if(ip_is_broadcast(ip_dest))
    {
        memset(mac_dest, 255, sizeof(mac_dest));
    3f22:	ce 01       	movw	r24, r28
    3f24:	01 96       	adiw	r24, 0x01	; 1
    3f26:	6f ef       	ldi	r22, 0xFF	; 255
    3f28:	70 e0       	ldi	r23, 0x00	; 0
    3f2a:	46 e0       	ldi	r20, 0x06	; 6
    3f2c:	50 e0       	ldi	r21, 0x00	; 0
    3f2e:	0e 94 e1 3f 	call	0x7fc2	; 0x7fc2 <memset>
    3f32:	30 c0       	rjmp	.+96     	; 0x3f94 <ip_send_packet+0xbc>
    3f34:	20 e0       	ldi	r18, 0x00	; 0
    3f36:	30 e0       	ldi	r19, 0x00	; 0
 */
bool ip_is_directly_connected(const uint8_t* ip_remote)
{
    for(uint8_t i = 0; i < 4; ++i)
    {
        if((ip_remote[i] & ip_netmask[i]) != (ip_address[i] & ip_netmask[i]))
    3f38:	f9 01       	movw	r30, r18
    3f3a:	e0 52       	subi	r30, 0x20	; 32
    3f3c:	fe 4f       	sbci	r31, 0xFE	; 254
    3f3e:	d6 01       	movw	r26, r12
    3f40:	a2 0f       	add	r26, r18
    3f42:	b3 1f       	adc	r27, r19
    3f44:	80 81       	ld	r24, Z
    3f46:	9c 91       	ld	r25, X
    3f48:	89 27       	eor	r24, r25
    3f4a:	f9 01       	movw	r30, r18
    3f4c:	ec 51       	subi	r30, 0x1C	; 28
    3f4e:	fe 4f       	sbci	r31, 0xFE	; 254
    3f50:	90 81       	ld	r25, Z
    3f52:	89 23       	and	r24, r25
    3f54:	39 f4       	brne	.+14     	; 0x3f64 <ip_send_packet+0x8c>
    3f56:	2f 5f       	subi	r18, 0xFF	; 255
    3f58:	3f 4f       	sbci	r19, 0xFF	; 255
 * \param[in] ip_remote The IP address of the remote host.
 * \returns \c true if the given host belongs to the local subnet, \c false otherwise.
 */
bool ip_is_directly_connected(const uint8_t* ip_remote)
{
    for(uint8_t i = 0; i < 4; ++i)
    3f5a:	24 30       	cpi	r18, 0x04	; 4
    3f5c:	31 05       	cpc	r19, r1
    3f5e:	61 f7       	brne	.-40     	; 0x3f38 <ip_send_packet+0x60>
    3f60:	c6 01       	movw	r24, r12
    3f62:	0f c0       	rjmp	.+30     	; 0x3f82 <ip_send_packet+0xaa>
            ip_mac_target = ip_dest;
        }
        else
        {
            /* check if a valid gateway is configured */
            if((ip_gateway[0] | ip_gateway[1] | ip_gateway[2] | ip_gateway[3]) != 0)
    3f64:	80 91 e9 01 	lds	r24, 0x01E9
    3f68:	90 91 e8 01 	lds	r25, 0x01E8
    3f6c:	89 2b       	or	r24, r25
    3f6e:	90 91 ea 01 	lds	r25, 0x01EA
    3f72:	89 2b       	or	r24, r25
    3f74:	90 91 eb 01 	lds	r25, 0x01EB
    3f78:	89 2b       	or	r24, r25
    3f7a:	09 f4       	brne	.+2      	; 0x3f7e <ip_send_packet+0xa6>
    3f7c:	5b c0       	rjmp	.+182    	; 0x4034 <ip_send_packet+0x15c>
    3f7e:	88 ee       	ldi	r24, 0xE8	; 232
    3f80:	91 e0       	ldi	r25, 0x01	; 1
            else
                return false;
        }

        /* get mac address of destination via ARP */
        if(!arp_get_mac(ip_mac_target, mac_dest))
    3f82:	be 01       	movw	r22, r28
    3f84:	6f 5f       	subi	r22, 0xFF	; 255
    3f86:	7f 4f       	sbci	r23, 0xFF	; 255
    3f88:	0e 94 7a 1c 	call	0x38f4	; 0x38f4 <arp_get_mac>
    3f8c:	88 23       	and	r24, r24
    3f8e:	11 f4       	brne	.+4      	; 0x3f94 <ip_send_packet+0xbc>
    3f90:	81 e0       	ldi	r24, 0x01	; 1
    3f92:	50 c0       	rjmp	.+160    	; 0x4034 <ip_send_packet+0x15c>
             * be handled by higher-level protocols.
             */
            return true;
    }
    
    struct ip_header* header = (struct ip_header*) ethernet_get_buffer();
    3f94:	0e e9       	ldi	r16, 0x9E	; 158
    3f96:	1e e0       	ldi	r17, 0x0E	; 14
    memset(header, 0, NET_HEADER_SIZE_IP);
    3f98:	84 e1       	ldi	r24, 0x14	; 20
    3f9a:	f8 01       	movw	r30, r16
    3f9c:	11 92       	st	Z+, r1
    3f9e:	8a 95       	dec	r24
    3fa0:	e9 f7       	brne	.-6      	; 0x3f9c <ip_send_packet+0xc4>

    /* IPv4 */
    header->vlh.version |= 0x04 << 4;
    3fa2:	80 91 9e 0e 	lds	r24, 0x0E9E

    /* header size */
    header->vlh.length_header |= (NET_HEADER_SIZE_IP / 4) & 0x0f;
    3fa6:	85 64       	ori	r24, 0x45	; 69
    3fa8:	80 93 9e 0e 	sts	0x0E9E, r24

    /* packet size */
    header->length_packet = hton16(NET_HEADER_SIZE_IP + data_len);
    3fac:	84 e1       	ldi	r24, 0x14	; 20
    3fae:	90 e0       	ldi	r25, 0x00	; 0
    3fb0:	e8 0e       	add	r14, r24
    3fb2:	f9 1e       	adc	r15, r25
    3fb4:	c7 01       	movw	r24, r14
    3fb6:	0e 94 d1 20 	call	0x41a2	; 0x41a2 <hton16>
    3fba:	90 93 a1 0e 	sts	0x0EA1, r25
    3fbe:	80 93 a0 0e 	sts	0x0EA0, r24
    
    /* time to live */
    header->ttl = 64;
    3fc2:	80 e4       	ldi	r24, 0x40	; 64
    3fc4:	80 93 a6 0e 	sts	0x0EA6, r24

    /* set protocol */
    header->protocol = protocol;
    3fc8:	b0 92 a7 0e 	sts	0x0EA7, r11

    /* we are source */
    memcpy(header->source, ip_address, sizeof(header->source));
    3fcc:	80 91 e0 01 	lds	r24, 0x01E0
    3fd0:	90 91 e1 01 	lds	r25, 0x01E1
    3fd4:	a0 91 e2 01 	lds	r26, 0x01E2
    3fd8:	b0 91 e3 01 	lds	r27, 0x01E3
    3fdc:	80 93 aa 0e 	sts	0x0EAA, r24
    3fe0:	90 93 ab 0e 	sts	0x0EAB, r25
    3fe4:	a0 93 ac 0e 	sts	0x0EAC, r26
    3fe8:	b0 93 ad 0e 	sts	0x0EAD, r27

    /* set destination */
    memcpy(header->destination, ip_dest, sizeof(header->destination));
    3fec:	f6 01       	movw	r30, r12
    3fee:	80 81       	ld	r24, Z
    3ff0:	91 81       	ldd	r25, Z+1	; 0x01
    3ff2:	a2 81       	ldd	r26, Z+2	; 0x02
    3ff4:	b3 81       	ldd	r27, Z+3	; 0x03
    3ff6:	80 93 ae 0e 	sts	0x0EAE, r24
    3ffa:	90 93 af 0e 	sts	0x0EAF, r25
    3ffe:	a0 93 b0 0e 	sts	0x0EB0, r26
    4002:	b0 93 b1 0e 	sts	0x0EB1, r27

    /* checksum */
    header->checksum = hton16(~net_calc_checksum(0, (uint8_t*) header, NET_HEADER_SIZE_IP, 10));
    4006:	80 e0       	ldi	r24, 0x00	; 0
    4008:	90 e0       	ldi	r25, 0x00	; 0
    400a:	b8 01       	movw	r22, r16
    400c:	44 e1       	ldi	r20, 0x14	; 20
    400e:	50 e0       	ldi	r21, 0x00	; 0
    4010:	2a e0       	ldi	r18, 0x0A	; 10
    4012:	0e 94 b1 20 	call	0x4162	; 0x4162 <net_calc_checksum>
    4016:	80 95       	com	r24
    4018:	90 95       	com	r25
    401a:	0e 94 d1 20 	call	0x41a2	; 0x41a2 <hton16>
    401e:	90 93 a9 0e 	sts	0x0EA9, r25
    4022:	80 93 a8 0e 	sts	0x0EA8, r24

    /* send packet */
    return ethernet_send_packet(mac_dest,
    4026:	ce 01       	movw	r24, r28
    4028:	01 96       	adiw	r24, 0x01	; 1
    402a:	60 e0       	ldi	r22, 0x00	; 0
    402c:	78 e0       	ldi	r23, 0x08	; 8
    402e:	a7 01       	movw	r20, r14
    4030:	0e 94 23 1e 	call	0x3c46	; 0x3c46 <ethernet_send_packet>
                                ETHERNET_FRAME_TYPE_IP,
                                NET_HEADER_SIZE_IP + data_len
                               );
}
    4034:	26 96       	adiw	r28, 0x06	; 6
    4036:	0f b6       	in	r0, 0x3f	; 63
    4038:	f8 94       	cli
    403a:	de bf       	out	0x3e, r29	; 62
    403c:	0f be       	out	0x3f, r0	; 63
    403e:	cd bf       	out	0x3d, r28	; 61
    4040:	cf 91       	pop	r28
    4042:	df 91       	pop	r29
    4044:	1f 91       	pop	r17
    4046:	0f 91       	pop	r16
    4048:	ff 90       	pop	r15
    404a:	ef 90       	pop	r14
    404c:	df 90       	pop	r13
    404e:	cf 90       	pop	r12
    4050:	bf 90       	pop	r11
    4052:	08 95       	ret

00004054 <ip_handle_packet>:
 * \param[in] packet The packet to be forwarded.
 * \param[in] packet_len The length of the packet.
 * \returns \c true if the packet has successfully been handled, \c false on failure.
 */
bool ip_handle_packet(const struct ip_header* packet, uint16_t packet_len)
{
    4054:	8f 92       	push	r8
    4056:	9f 92       	push	r9
    4058:	af 92       	push	r10
    405a:	bf 92       	push	r11
    405c:	cf 92       	push	r12
    405e:	df 92       	push	r13
    4060:	ef 92       	push	r14
    4062:	ff 92       	push	r15
    4064:	0f 93       	push	r16
    4066:	cf 93       	push	r28
    4068:	df 93       	push	r29
    406a:	ec 01       	movw	r28, r24
    406c:	4b 01       	movw	r8, r22
    /* check protocol version */
    if((packet->vlh.version >> 4) != 0x04)
    406e:	08 81       	ld	r16, Y
    4070:	80 2f       	mov	r24, r16
    4072:	82 95       	swap	r24
    4074:	8f 70       	andi	r24, 0x0F	; 15
    4076:	84 30       	cpi	r24, 0x04	; 4
    4078:	09 f0       	breq	.+2      	; 0x407c <ip_handle_packet+0x28>
    407a:	66 c0       	rjmp	.+204    	; 0x4148 <ip_handle_packet+0xf4>
        return false;

    /* get header length */
    uint8_t header_length = (packet->vlh.length_header & 0x0f) * 4;
    /* get packet length */
    uint16_t packet_length = ntoh16(packet->length_packet);
    407c:	8a 81       	ldd	r24, Y+2	; 0x02
    407e:	9b 81       	ldd	r25, Y+3	; 0x03
    4080:	0e 94 d1 20 	call	0x41a2	; 0x41a2 <hton16>
    4084:	6c 01       	movw	r12, r24

    /* no support for fragmentation */
    if(NTOH16(packet->ffo.flags) & (IP_FLAGS_MORE_FRAGMENTS << 13) || /* flags */
    4086:	3e 81       	ldd	r19, Y+6	; 0x06
    4088:	2f 81       	ldd	r18, Y+7	; 0x07
    408a:	35 fd       	sbrc	r19, 5
    408c:	5d c0       	rjmp	.+186    	; 0x4148 <ip_handle_packet+0xf4>
    408e:	c9 01       	movw	r24, r18
    4090:	9f 71       	andi	r25, 0x1F	; 31
    4092:	89 2b       	or	r24, r25
    4094:	09 f0       	breq	.+2      	; 0x4098 <ip_handle_packet+0x44>
    4096:	58 c0       	rjmp	.+176    	; 0x4148 <ip_handle_packet+0xf4>
       NTOH16(packet->ffo.fragment_offset) & 0x1fff                   /* fragment offset */
      )
        return false;

    /* check checksum */
    if(ntoh16(packet->checksum) != ~net_calc_checksum(0, (uint8_t*) packet, header_length, 10))
    4098:	8a 85       	ldd	r24, Y+10	; 0x0a
    409a:	9b 85       	ldd	r25, Y+11	; 0x0b
    409c:	0e 94 d1 20 	call	0x41a2	; 0x41a2 <hton16>
    40a0:	5c 01       	movw	r10, r24
    40a2:	00 0f       	add	r16, r16
    40a4:	00 0f       	add	r16, r16
    40a6:	0c 73       	andi	r16, 0x3C	; 60
    40a8:	e0 2e       	mov	r14, r16
    40aa:	ff 24       	eor	r15, r15
    40ac:	80 e0       	ldi	r24, 0x00	; 0
    40ae:	90 e0       	ldi	r25, 0x00	; 0
    40b0:	be 01       	movw	r22, r28
    40b2:	a7 01       	movw	r20, r14
    40b4:	2a e0       	ldi	r18, 0x0A	; 10
    40b6:	0e 94 b1 20 	call	0x4162	; 0x4162 <net_calc_checksum>
    40ba:	80 95       	com	r24
    40bc:	90 95       	com	r25
    40be:	a8 16       	cp	r10, r24
    40c0:	b9 06       	cpc	r11, r25
    40c2:	09 f0       	breq	.+2      	; 0x40c6 <ip_handle_packet+0x72>
    40c4:	41 c0       	rjmp	.+130    	; 0x4148 <ip_handle_packet+0xf4>
        return false;

    /* check packet size */
    if(packet_length > packet_len)
    40c6:	8c 14       	cp	r8, r12
    40c8:	9d 04       	cpc	r9, r13
    40ca:	f0 f1       	brcs	.+124    	; 0x4148 <ip_handle_packet+0xf4>
        return false;

    /* check destination address */
    if(memcmp(packet->destination, ip_address, sizeof(packet->destination)) != 0)
    40cc:	ce 01       	movw	r24, r28
    40ce:	40 96       	adiw	r24, 0x10	; 16
    40d0:	60 ee       	ldi	r22, 0xE0	; 224
    40d2:	71 e0       	ldi	r23, 0x01	; 1
    40d4:	44 e0       	ldi	r20, 0x04	; 4
    40d6:	50 e0       	ldi	r21, 0x00	; 0
    40d8:	0e 94 b9 3f 	call	0x7f72	; 0x7f72 <memcmp>
    40dc:	00 97       	sbiw	r24, 0x00	; 0
    40de:	61 f0       	breq	.+24     	; 0x40f8 <ip_handle_packet+0xa4>
    {
        /* check if packet is a broadcast */
        if(packet->destination[0] != 0xff ||
    40e0:	88 89       	ldd	r24, Y+16	; 0x10
    40e2:	8f 3f       	cpi	r24, 0xFF	; 255
    40e4:	89 f5       	brne	.+98     	; 0x4148 <ip_handle_packet+0xf4>
    40e6:	89 89       	ldd	r24, Y+17	; 0x11
    40e8:	8f 3f       	cpi	r24, 0xFF	; 255
    40ea:	71 f5       	brne	.+92     	; 0x4148 <ip_handle_packet+0xf4>
    40ec:	8a 89       	ldd	r24, Y+18	; 0x12
    40ee:	8f 3f       	cpi	r24, 0xFF	; 255
    40f0:	59 f5       	brne	.+86     	; 0x4148 <ip_handle_packet+0xf4>
    40f2:	8b 89       	ldd	r24, Y+19	; 0x13
    40f4:	8f 3f       	cpi	r24, 0xFF	; 255
    40f6:	41 f5       	brne	.+80     	; 0x4148 <ip_handle_packet+0xf4>
          )
            return false;
    }

    /* hand packet over to higher-level protocols */
    switch(packet->protocol)
    40f8:	89 85       	ldd	r24, Y+9	; 0x09
    40fa:	86 30       	cpi	r24, 0x06	; 6
    40fc:	79 f0       	breq	.+30     	; 0x411c <ip_handle_packet+0xc8>
    40fe:	81 31       	cpi	r24, 0x11	; 17
    4100:	c1 f0       	breq	.+48     	; 0x4132 <ip_handle_packet+0xde>
    4102:	81 30       	cpi	r24, 0x01	; 1
    4104:	09 f5       	brne	.+66     	; 0x4148 <ip_handle_packet+0xf4>
    {
        case IP_PROTOCOL_ICMP:
            return icmp_handle_packet(packet->source, (const struct icmp_header*) ((const uint8_t*) packet + header_length), packet_length - header_length);
    4106:	be 01       	movw	r22, r28
    4108:	6e 0d       	add	r22, r14
    410a:	7f 1d       	adc	r23, r15
    410c:	ce 18       	sub	r12, r14
    410e:	df 08       	sbc	r13, r15
    4110:	ce 01       	movw	r24, r28
    4112:	0c 96       	adiw	r24, 0x0c	; 12
    4114:	a6 01       	movw	r20, r12
    4116:	0e 94 8d 1e 	call	0x3d1a	; 0x3d1a <icmp_handle_packet>
    411a:	17 c0       	rjmp	.+46     	; 0x414a <ip_handle_packet+0xf6>
        case IP_PROTOCOL_TCP:
            return tcp_handle_packet(packet->source, (const struct tcp_header*) ((const uint8_t*) packet + header_length), packet_length - header_length);
    411c:	be 01       	movw	r22, r28
    411e:	6e 0d       	add	r22, r14
    4120:	7f 1d       	adc	r23, r15
    4122:	ce 18       	sub	r12, r14
    4124:	df 08       	sbc	r13, r15
    4126:	ce 01       	movw	r24, r28
    4128:	0c 96       	adiw	r24, 0x0c	; 12
    412a:	a6 01       	movw	r20, r12
    412c:	0e 94 5c 26 	call	0x4cb8	; 0x4cb8 <tcp_handle_packet>
    4130:	0c c0       	rjmp	.+24     	; 0x414a <ip_handle_packet+0xf6>
        case IP_PROTOCOL_UDP:
            return udp_handle_packet(packet->source, (const struct udp_header*) ((const uint8_t*) packet + header_length), packet_length - header_length);
    4132:	be 01       	movw	r22, r28
    4134:	6e 0d       	add	r22, r14
    4136:	7f 1d       	adc	r23, r15
    4138:	ce 18       	sub	r12, r14
    413a:	df 08       	sbc	r13, r15
    413c:	ce 01       	movw	r24, r28
    413e:	0c 96       	adiw	r24, 0x0c	; 12
    4140:	a6 01       	movw	r20, r12
    4142:	0e 94 4b 30 	call	0x6096	; 0x6096 <udp_handle_packet>
    4146:	01 c0       	rjmp	.+2      	; 0x414a <ip_handle_packet+0xf6>
    4148:	80 e0       	ldi	r24, 0x00	; 0
        default:
            return false;
    }
}
    414a:	df 91       	pop	r29
    414c:	cf 91       	pop	r28
    414e:	0f 91       	pop	r16
    4150:	ff 90       	pop	r15
    4152:	ef 90       	pop	r14
    4154:	df 90       	pop	r13
    4156:	cf 90       	pop	r12
    4158:	bf 90       	pop	r11
    415a:	af 90       	pop	r10
    415c:	9f 90       	pop	r9
    415e:	8f 90       	pop	r8
    4160:	08 95       	ret

00004162 <net_calc_checksum>:
 * \param[in] data_len The number of bytes to be checksummed.
 * \param[in] skip The position of a two-bytes-value assumed to be zero during checksum calculation.
 * \returns The inverted checksum value.
 */
uint16_t net_calc_checksum(uint16_t checksum, const uint8_t* data, uint16_t data_len, uint8_t skip)
{
    4162:	dc 01       	movw	r26, r24
    4164:	fb 01       	movw	r30, r22
    if(data_len < 1)
    4166:	41 15       	cp	r20, r1
    4168:	51 05       	cpc	r21, r1
    416a:	c9 f0       	breq	.+50     	; 0x419e <net_calc_checksum+0x3c>
        checksum += w;
        if(checksum < w)
            ++checksum;
    }
#else
    __asm__ __volatile__ (
    416c:	cb 01       	movw	r24, r22
    416e:	82 0f       	add	r24, r18
    4170:	91 1d       	adc	r25, r1
    4172:	41 50       	subi	r20, 0x01	; 1
    4174:	50 40       	sbci	r21, 0x00	; 0
    4176:	46 0f       	add	r20, r22
    4178:	57 1f       	adc	r21, r23
    417a:	8e 17       	cp	r24, r30
    417c:	9f 07       	cpc	r25, r31
    417e:	31 f0       	breq	.+12     	; 0x418c <net_calc_checksum+0x2a>
    4180:	01 80       	ldd	r0, Z+1	; 0x01
    4182:	a0 0d       	add	r26, r0
    4184:	00 80       	ld	r0, Z
    4186:	b0 1d       	adc	r27, r0
    4188:	a1 1d       	adc	r26, r1
    418a:	b1 1d       	adc	r27, r1
    418c:	32 96       	adiw	r30, 0x02	; 2
    418e:	e4 17       	cp	r30, r20
    4190:	f5 07       	cpc	r31, r21
    4192:	98 f3       	brcs	.-26     	; 0x417a <net_calc_checksum+0x18>
    4194:	21 f4       	brne	.+8      	; 0x419e <net_calc_checksum+0x3c>
    4196:	00 80       	ld	r0, Z
    4198:	b0 0d       	add	r27, r0
    419a:	a1 1d       	adc	r26, r1
    419c:	b1 1d       	adc	r27, r1
        : [data] "b" (data), [data_skip] "r" (data_skip), [data_end] "r" (data_end)
    );
#endif

    return checksum;
}
    419e:	cd 01       	movw	r24, r26
    41a0:	08 95       	ret

000041a2 <hton16>:
uint16_t hton16(uint16_t h)
{
#ifndef __AVR__
    return HTON16(h);
#else
    __asm__ __volatile__ (
    41a2:	9c 01       	movw	r18, r24
    41a4:	02 2e       	mov	r0, r18
    41a6:	23 2f       	mov	r18, r19
    41a8:	30 2d       	mov	r19, r0
        : "+r" (h)
    );

    return h;
#endif
}
    41aa:	c9 01       	movw	r24, r18
    41ac:	08 95       	ret

000041ae <hton32>:
 *
 * \param[in] h A 32-bit integer in host byte order.
 * \returns The given 32-bit integer converted to network byte order.
 */
uint32_t hton32(uint32_t h)
{
    41ae:	9b 01       	movw	r18, r22
    41b0:	ac 01       	movw	r20, r24
#ifndef __AVR__
    return HTON32(h);
#else
    __asm__ __volatile__ (
    41b2:	02 2e       	mov	r0, r18
    41b4:	25 2f       	mov	r18, r21
    41b6:	50 2d       	mov	r21, r0
    41b8:	03 2e       	mov	r0, r19
    41ba:	34 2f       	mov	r19, r20
    41bc:	40 2d       	mov	r20, r0
        : "+r" (h)
    );

    return h;
#endif
}
    41be:	b9 01       	movw	r22, r18
    41c0:	ca 01       	movw	r24, r20
    41c2:	08 95       	ret

000041c4 <tcp_disconnect>:
 * \param[in] socket The identifier of the socket whose connection should get closed.
 * \returns \c true if the connection shutdown was started successfully, \c false otherwise.
 */
bool tcp_disconnect(int socket)
{
	if(!tcp_socket_valid(socket))
    41c4:	9c 01       	movw	r18, r24
    41c6:	85 30       	cpi	r24, 0x05	; 5
    41c8:	91 05       	cpc	r25, r1
    41ca:	18 f5       	brcc	.+70     	; 0x4212 <tcp_disconnect+0x4e>
		return false;

	struct tcp_tcb* tcb = &tcp_tcbs[socket];
    41cc:	fc 01       	movw	r30, r24
    41ce:	85 e0       	ldi	r24, 0x05	; 5
    41d0:	ee 0f       	add	r30, r30
    41d2:	ff 1f       	adc	r31, r31
    41d4:	8a 95       	dec	r24
    41d6:	e1 f7       	brne	.-8      	; 0x41d0 <tcp_disconnect+0xc>
    41d8:	e2 0f       	add	r30, r18
    41da:	f3 1f       	adc	r31, r19
    41dc:	e0 51       	subi	r30, 0x10	; 16
    41de:	fe 4f       	sbci	r31, 0xFE	; 254
	switch(tcb->state)
    41e0:	80 81       	ld	r24, Z
    41e2:	91 81       	ldd	r25, Z+1	; 0x01
    41e4:	82 30       	cpi	r24, 0x02	; 2
    41e6:	91 05       	cpc	r25, r1
    41e8:	19 f0       	breq	.+6      	; 0x41f0 <tcp_disconnect+0x2c>
    41ea:	07 97       	sbiw	r24, 0x07	; 7
    41ec:	91 f4       	brne	.+36     	; 0x4212 <tcp_disconnect+0x4e>
    41ee:	05 c0       	rjmp	.+10     	; 0x41fa <tcp_disconnect+0x36>
	{
		case TCP_STATE_LISTEN:
			tcb->state = TCP_STATE_CLOSED;
    41f0:	81 e0       	ldi	r24, 0x01	; 1
    41f2:	90 e0       	ldi	r25, 0x00	; 0
    41f4:	91 83       	std	Z+1, r25	; 0x01
    41f6:	80 83       	st	Z, r24
    41f8:	07 c0       	rjmp	.+14     	; 0x4208 <tcp_disconnect+0x44>
			return true;
		case TCP_STATE_ESTABLISHED:
			tcb->state = TCP_STATE_START_CLOSE;
    41fa:	88 e0       	ldi	r24, 0x08	; 8
    41fc:	90 e0       	ldi	r25, 0x00	; 0
    41fe:	91 83       	std	Z+1, r25	; 0x01
    4200:	80 83       	st	Z, r24
			if(tcb->timeout < 1)
    4202:	82 8d       	ldd	r24, Z+26	; 0x1a
    4204:	88 23       	and	r24, r24
    4206:	11 f0       	breq	.+4      	; 0x420c <tcp_disconnect+0x48>
    4208:	81 e0       	ldi	r24, 0x01	; 1
    420a:	08 95       	ret
				tcb->timeout = 1;
    420c:	81 e0       	ldi	r24, 0x01	; 1
    420e:	82 8f       	std	Z+26, r24	; 0x1a
    4210:	08 95       	ret
    4212:	80 e0       	ldi	r24, 0x00	; 0
			/* TODO: handle other cases */
			break;
	}

	return false;
}
    4214:	08 95       	ret

00004216 <tcp_accept>:
 * \param[in] callback The callback function which should be attached to the new socket.
 * \returns The non-negative identifier of the new socket on success, \c -1 on failure.
 */
bool tcp_accept(int socket, tcp_callback callback)
{
	if(!tcp_socket_valid(socket))
    4216:	9c 01       	movw	r18, r24
    4218:	85 30       	cpi	r24, 0x05	; 5
    421a:	91 05       	cpc	r25, r1
    421c:	a0 f4       	brcc	.+40     	; 0x4246 <tcp_accept+0x30>
		return false;

	struct tcp_tcb* tcb = &tcp_tcbs[socket];
    421e:	fc 01       	movw	r30, r24
    4220:	95 e0       	ldi	r25, 0x05	; 5
    4222:	ee 0f       	add	r30, r30
    4224:	ff 1f       	adc	r31, r31
    4226:	9a 95       	dec	r25
    4228:	e1 f7       	brne	.-8      	; 0x4222 <tcp_accept+0xc>
    422a:	e2 0f       	add	r30, r18
    422c:	f3 1f       	adc	r31, r19
    422e:	e0 51       	subi	r30, 0x10	; 16
    4230:	fe 4f       	sbci	r31, 0xFE	; 254
	if(tcb->state != TCP_STATE_NOT_ACCEPTED)
    4232:	80 81       	ld	r24, Z
    4234:	91 81       	ldd	r25, Z+1	; 0x01
    4236:	03 97       	sbiw	r24, 0x03	; 3
    4238:	31 f4       	brne	.+12     	; 0x4246 <tcp_accept+0x30>
		return false;

	tcb->state = TCP_STATE_ACCEPTED;
    423a:	84 e0       	ldi	r24, 0x04	; 4
    423c:	90 e0       	ldi	r25, 0x00	; 0
    423e:	91 83       	std	Z+1, r25	; 0x01
    4240:	80 83       	st	Z, r24
    4242:	81 e0       	ldi	r24, 0x01	; 1
    4244:	08 95       	ret

	return true;
    4246:	80 e0       	ldi	r24, 0x00	; 0
}
    4248:	08 95       	ret

0000424a <tcp_tcb_socket>:
 * \param[in] tcb A pointer to the transfer control block.
 * \returns The socket identifier pointing to the transfer control block.
 */
int tcp_tcb_socket(const struct tcp_tcb* tcb)
{
	if(!tcb)
    424a:	00 97       	sbiw	r24, 0x00	; 0
    424c:	49 f0       	breq	.+18     	; 0x4260 <tcp_tcb_socket+0x16>
		return -1;

	int socket = ((int) tcb - (int) &tcp_tcbs[0]) / sizeof(*tcb);
    424e:	80 5f       	subi	r24, 0xF0	; 240
    4250:	91 40       	sbci	r25, 0x01	; 1
    4252:	61 e2       	ldi	r22, 0x21	; 33
    4254:	70 e0       	ldi	r23, 0x00	; 0
    4256:	0e 94 68 3f 	call	0x7ed0	; 0x7ed0 <__udivmodhi4>
	if(!tcp_socket_valid(socket))
    425a:	65 30       	cpi	r22, 0x05	; 5
    425c:	71 05       	cpc	r23, r1
    425e:	10 f0       	brcs	.+4      	; 0x4264 <tcp_tcb_socket+0x1a>
		return -1;

	return socket;
    4260:	6f ef       	ldi	r22, 0xFF	; 255
    4262:	7f ef       	ldi	r23, 0xFF	; 255
}
    4264:	cb 01       	movw	r24, r22
    4266:	08 95       	ret

00004268 <tcp_buffer_space_tx>:
 * \param[in] socket The identifier of the socket of which to get the available transmit buffer space.
 * \returns The non-negative number of unused transmit buffer bytes on success, \c -1 on failure.
 */
int16_t tcp_buffer_space_tx(int socket)
{
	if(!tcp_socket_valid(socket))
    4268:	85 30       	cpi	r24, 0x05	; 5
    426a:	91 05       	cpc	r25, r1
    426c:	a0 f4       	brcc	.+40     	; 0x4296 <tcp_buffer_space_tx+0x2e>
		return -1;

	struct tcp_tcb* tcb = &tcp_tcbs[socket];
    426e:	fc 01       	movw	r30, r24
    4270:	45 e0       	ldi	r20, 0x05	; 5
    4272:	ee 0f       	add	r30, r30
    4274:	ff 1f       	adc	r31, r31
    4276:	4a 95       	dec	r20
    4278:	e1 f7       	brne	.-8      	; 0x4272 <tcp_buffer_space_tx+0xa>
    427a:	e8 0f       	add	r30, r24
    427c:	f9 1f       	adc	r31, r25
    427e:	e0 51       	subi	r30, 0x10	; 16
    4280:	fe 4f       	sbci	r31, 0xFE	; 254
	if(tcb->state != TCP_STATE_ESTABLISHED)
    4282:	80 81       	ld	r24, Z
    4284:	91 81       	ldd	r25, Z+1	; 0x01
    4286:	07 97       	sbiw	r24, 0x07	; 7
    4288:	31 f4       	brne	.+12     	; 0x4296 <tcp_buffer_space_tx+0x2e>
		return -1;

	return tcp_queue_space_tx(tcb->queue);
    428a:	87 8d       	ldd	r24, Z+31	; 0x1f
    428c:	90 a1       	ldd	r25, Z+32	; 0x20
    428e:	0e 94 c9 2c 	call	0x5992	; 0x5992 <tcp_queue_space_tx>
    4292:	9c 01       	movw	r18, r24
    4294:	02 c0       	rjmp	.+4      	; 0x429a <tcp_buffer_space_tx+0x32>
    4296:	2f ef       	ldi	r18, 0xFF	; 255
    4298:	3f ef       	ldi	r19, 0xFF	; 255
}
    429a:	c9 01       	movw	r24, r18
    429c:	08 95       	ret

0000429e <tcp_buffer_used_tx>:
 * \param[in] socket The identifier of the socket of which to get the occupied transmit buffer space.
 * \returns The non-negative number of already used transmit buffer bytes on success, \c -1 on failure.
 */
int16_t tcp_buffer_used_tx(int socket)
{
	if(!tcp_socket_valid(socket))
    429e:	85 30       	cpi	r24, 0x05	; 5
    42a0:	91 05       	cpc	r25, r1
    42a2:	a0 f4       	brcc	.+40     	; 0x42cc <tcp_buffer_used_tx+0x2e>
		return -1;

	struct tcp_tcb* tcb = &tcp_tcbs[socket];
    42a4:	fc 01       	movw	r30, r24
    42a6:	55 e0       	ldi	r21, 0x05	; 5
    42a8:	ee 0f       	add	r30, r30
    42aa:	ff 1f       	adc	r31, r31
    42ac:	5a 95       	dec	r21
    42ae:	e1 f7       	brne	.-8      	; 0x42a8 <tcp_buffer_used_tx+0xa>
    42b0:	e8 0f       	add	r30, r24
    42b2:	f9 1f       	adc	r31, r25
    42b4:	e0 51       	subi	r30, 0x10	; 16
    42b6:	fe 4f       	sbci	r31, 0xFE	; 254
	if(tcb->state != TCP_STATE_ESTABLISHED)
    42b8:	80 81       	ld	r24, Z
    42ba:	91 81       	ldd	r25, Z+1	; 0x01
    42bc:	07 97       	sbiw	r24, 0x07	; 7
    42be:	31 f4       	brne	.+12     	; 0x42cc <tcp_buffer_used_tx+0x2e>
		return -1;

	return tcp_queue_used_tx(tcb->queue);
    42c0:	87 8d       	ldd	r24, Z+31	; 0x1f
    42c2:	90 a1       	ldd	r25, Z+32	; 0x20
    42c4:	0e 94 bb 2c 	call	0x5976	; 0x5976 <tcp_queue_used_tx>
    42c8:	9c 01       	movw	r18, r24
    42ca:	02 c0       	rjmp	.+4      	; 0x42d0 <tcp_buffer_used_tx+0x32>
    42cc:	2f ef       	ldi	r18, 0xFF	; 255
    42ce:	3f ef       	ldi	r19, 0xFF	; 255
}
    42d0:	c9 01       	movw	r24, r18
    42d2:	08 95       	ret

000042d4 <tcp_buffer_space_rx>:
 * \param[in] socket The identifier of the socket to ask for unused receive buffer space.
 * \returns The non-negative number of unused receive buffer bytes on success, \c -1 on failure.
 */
int16_t tcp_buffer_space_rx(int socket)
{
	if(!tcp_socket_valid(socket))
    42d4:	85 30       	cpi	r24, 0x05	; 5
    42d6:	91 05       	cpc	r25, r1
    42d8:	a0 f4       	brcc	.+40     	; 0x4302 <tcp_buffer_space_rx+0x2e>
		return -1;

	struct tcp_tcb* tcb = &tcp_tcbs[socket];
    42da:	fc 01       	movw	r30, r24
    42dc:	65 e0       	ldi	r22, 0x05	; 5
    42de:	ee 0f       	add	r30, r30
    42e0:	ff 1f       	adc	r31, r31
    42e2:	6a 95       	dec	r22
    42e4:	e1 f7       	brne	.-8      	; 0x42de <tcp_buffer_space_rx+0xa>
    42e6:	e8 0f       	add	r30, r24
    42e8:	f9 1f       	adc	r31, r25
    42ea:	e0 51       	subi	r30, 0x10	; 16
    42ec:	fe 4f       	sbci	r31, 0xFE	; 254
	if(tcb->state == TCP_STATE_UNUSED)
    42ee:	80 81       	ld	r24, Z
    42f0:	91 81       	ldd	r25, Z+1	; 0x01
    42f2:	89 2b       	or	r24, r25
    42f4:	31 f0       	breq	.+12     	; 0x4302 <tcp_buffer_space_rx+0x2e>
		return -1;

	return tcp_queue_space_rx(tcb->queue);
    42f6:	87 8d       	ldd	r24, Z+31	; 0x1f
    42f8:	90 a1       	ldd	r25, Z+32	; 0x20
    42fa:	0e 94 1c 2c 	call	0x5838	; 0x5838 <tcp_queue_space_rx>
    42fe:	9c 01       	movw	r18, r24
    4300:	02 c0       	rjmp	.+4      	; 0x4306 <tcp_buffer_space_rx+0x32>
    4302:	2f ef       	ldi	r18, 0xFF	; 255
    4304:	3f ef       	ldi	r19, 0xFF	; 255
}
    4306:	c9 01       	movw	r24, r18
    4308:	08 95       	ret

0000430a <tcp_buffer_used_rx>:
 * \param[in] socket The identifier of the socket to ask for available data.
 * \returns The non-negative number of available data bytes on success, \c -1 on failure.
 */
int16_t tcp_buffer_used_rx(int socket)
{
	if(!tcp_socket_valid(socket))
    430a:	85 30       	cpi	r24, 0x05	; 5
    430c:	91 05       	cpc	r25, r1
    430e:	a0 f4       	brcc	.+40     	; 0x4338 <tcp_buffer_used_rx+0x2e>
		return -1;

	struct tcp_tcb* tcb = &tcp_tcbs[socket];
    4310:	fc 01       	movw	r30, r24
    4312:	75 e0       	ldi	r23, 0x05	; 5
    4314:	ee 0f       	add	r30, r30
    4316:	ff 1f       	adc	r31, r31
    4318:	7a 95       	dec	r23
    431a:	e1 f7       	brne	.-8      	; 0x4314 <tcp_buffer_used_rx+0xa>
    431c:	e8 0f       	add	r30, r24
    431e:	f9 1f       	adc	r31, r25
    4320:	e0 51       	subi	r30, 0x10	; 16
    4322:	fe 4f       	sbci	r31, 0xFE	; 254
	if(tcb->state == TCP_STATE_UNUSED)
    4324:	80 81       	ld	r24, Z
    4326:	91 81       	ldd	r25, Z+1	; 0x01
    4328:	89 2b       	or	r24, r25
    432a:	31 f0       	breq	.+12     	; 0x4338 <tcp_buffer_used_rx+0x2e>
		return -1;

	return tcp_queue_used_rx(tcb->queue);
    432c:	87 8d       	ldd	r24, Z+31	; 0x1f
    432e:	90 a1       	ldd	r25, Z+32	; 0x20
    4330:	0e 94 12 2c 	call	0x5824	; 0x5824 <tcp_queue_used_rx>
    4334:	9c 01       	movw	r18, r24
    4336:	02 c0       	rjmp	.+4      	; 0x433c <tcp_buffer_used_rx+0x32>
    4338:	2f ef       	ldi	r18, 0xFF	; 255
    433a:	3f ef       	ldi	r19, 0xFF	; 255
}
    433c:	c9 01       	movw	r24, r18
    433e:	08 95       	ret

00004340 <tcp_buffer_tx>:
 * \param[in] socket The identifier of the socket of which to retrieve the empty transmit buffer space.
 * \returns A pointer to the empty transmit buffer space on success, \c NULL on failure.
 */
uint8_t* tcp_buffer_tx(int socket)
{
	if(!tcp_socket_valid(socket))
    4340:	85 30       	cpi	r24, 0x05	; 5
    4342:	91 05       	cpc	r25, r1
    4344:	a0 f4       	brcc	.+40     	; 0x436e <tcp_buffer_tx+0x2e>
		return 0;

	struct tcp_tcb* tcb = &tcp_tcbs[socket];
    4346:	fc 01       	movw	r30, r24
    4348:	a5 e0       	ldi	r26, 0x05	; 5
    434a:	ee 0f       	add	r30, r30
    434c:	ff 1f       	adc	r31, r31
    434e:	aa 95       	dec	r26
    4350:	e1 f7       	brne	.-8      	; 0x434a <tcp_buffer_tx+0xa>
    4352:	e8 0f       	add	r30, r24
    4354:	f9 1f       	adc	r31, r25
    4356:	e0 51       	subi	r30, 0x10	; 16
    4358:	fe 4f       	sbci	r31, 0xFE	; 254
	if(tcb->state != TCP_STATE_ESTABLISHED)
    435a:	80 81       	ld	r24, Z
    435c:	91 81       	ldd	r25, Z+1	; 0x01
    435e:	07 97       	sbiw	r24, 0x07	; 7
    4360:	31 f4       	brne	.+12     	; 0x436e <tcp_buffer_tx+0x2e>
		return 0;

	/* get pointer to the empty part of the queue transmit buffer */
	return tcp_queue_space_buffer_tx(tcb->queue);
    4362:	87 8d       	ldd	r24, Z+31	; 0x1f
    4364:	90 a1       	ldd	r25, Z+32	; 0x20
    4366:	0e 94 4e 2c 	call	0x589c	; 0x589c <tcp_queue_space_buffer_tx>
    436a:	9c 01       	movw	r18, r24
    436c:	02 c0       	rjmp	.+4      	; 0x4372 <tcp_buffer_tx+0x32>
    436e:	20 e0       	ldi	r18, 0x00	; 0
    4370:	30 e0       	ldi	r19, 0x00	; 0
}
    4372:	c9 01       	movw	r24, r18
    4374:	08 95       	ret

00004376 <tcp_buffer_rx>:
 * \param[in] socket The identifier of the socket of which to retrieve the occupied receive buffer space.
 * \returns A pointer to the occupied buffer space on success, \c NULL on failure.
 */
uint8_t* tcp_buffer_rx(int socket)
{
	if(!tcp_socket_valid(socket))
    4376:	85 30       	cpi	r24, 0x05	; 5
    4378:	91 05       	cpc	r25, r1
    437a:	a0 f4       	brcc	.+40     	; 0x43a4 <tcp_buffer_rx+0x2e>
		return 0;

	struct tcp_tcb* tcb = &tcp_tcbs[socket];
    437c:	fc 01       	movw	r30, r24
    437e:	b5 e0       	ldi	r27, 0x05	; 5
    4380:	ee 0f       	add	r30, r30
    4382:	ff 1f       	adc	r31, r31
    4384:	ba 95       	dec	r27
    4386:	e1 f7       	brne	.-8      	; 0x4380 <tcp_buffer_rx+0xa>
    4388:	e8 0f       	add	r30, r24
    438a:	f9 1f       	adc	r31, r25
    438c:	e0 51       	subi	r30, 0x10	; 16
    438e:	fe 4f       	sbci	r31, 0xFE	; 254
	if(tcb->state == TCP_STATE_UNUSED)
    4390:	80 81       	ld	r24, Z
    4392:	91 81       	ldd	r25, Z+1	; 0x01
    4394:	89 2b       	or	r24, r25
    4396:	31 f0       	breq	.+12     	; 0x43a4 <tcp_buffer_rx+0x2e>
		return 0;

	/* get pointer to the occupied part of the queue receive buffer */
	return tcp_queue_used_buffer_rx(tcb->queue);
    4398:	87 8d       	ldd	r24, Z+31	; 0x1f
    439a:	90 a1       	ldd	r25, Z+32	; 0x20
    439c:	0e 94 0c 2e 	call	0x5c18	; 0x5c18 <tcp_queue_used_buffer_rx>
    43a0:	9c 01       	movw	r18, r24
    43a2:	02 c0       	rjmp	.+4      	; 0x43a8 <tcp_buffer_rx+0x32>
    43a4:	20 e0       	ldi	r18, 0x00	; 0
    43a6:	30 e0       	ldi	r19, 0x00	; 0
}
    43a8:	c9 01       	movw	r24, r18
    43aa:	08 95       	ret

000043ac <tcp_reserve>:
 * \param[in] socket The identifier of the socket over which the data will be sent.
 * \param[in] len The number of data bytes to declare as valid.
 * \returns The number of bytes which have been declared as valid on success, \c -1 on failure.
 */
int16_t tcp_reserve(int socket, uint16_t len)
{
    43ac:	0f 93       	push	r16
    43ae:	1f 93       	push	r17
    43b0:	cf 93       	push	r28
    43b2:	df 93       	push	r29
	if(!tcp_socket_valid(socket))
    43b4:	85 30       	cpi	r24, 0x05	; 5
    43b6:	91 05       	cpc	r25, r1
    43b8:	00 f5       	brcc	.+64     	; 0x43fa <tcp_reserve+0x4e>
		return -1;

	struct tcp_tcb* tcb = &tcp_tcbs[socket];
    43ba:	ec 01       	movw	r28, r24
    43bc:	15 e0       	ldi	r17, 0x05	; 5
    43be:	cc 0f       	add	r28, r28
    43c0:	dd 1f       	adc	r29, r29
    43c2:	1a 95       	dec	r17
    43c4:	e1 f7       	brne	.-8      	; 0x43be <tcp_reserve+0x12>
    43c6:	c8 0f       	add	r28, r24
    43c8:	d9 1f       	adc	r29, r25
    43ca:	c0 51       	subi	r28, 0x10	; 16
    43cc:	de 4f       	sbci	r29, 0xFE	; 254
	if(tcb->state != TCP_STATE_ESTABLISHED)
    43ce:	88 81       	ld	r24, Y
    43d0:	99 81       	ldd	r25, Y+1	; 0x01
    43d2:	07 97       	sbiw	r24, 0x07	; 7
    43d4:	91 f4       	brne	.+36     	; 0x43fa <tcp_reserve+0x4e>
		return -1;

	if(len > INT16_MAX)
    43d6:	77 ff       	sbrs	r23, 7
    43d8:	02 c0       	rjmp	.+4      	; 0x43de <tcp_reserve+0x32>
    43da:	6f ef       	ldi	r22, 0xFF	; 255
    43dc:	7f e7       	ldi	r23, 0x7F	; 127
		len = INT16_MAX;

	/* get pointer to the empty part of the queue transmit buffer */
	int16_t queued = tcp_queue_reserve_tx(tcb->queue, len);
    43de:	8f 8d       	ldd	r24, Y+31	; 0x1f
    43e0:	98 a1       	ldd	r25, Y+32	; 0x20
    43e2:	0e 94 2e 2c 	call	0x585c	; 0x585c <tcp_queue_reserve_tx>
    43e6:	8c 01       	movw	r16, r24

	/* try to transmit on next timeout */
	if(tcp_queue_used_tx(tcb->queue) > 0)
    43e8:	8f 8d       	ldd	r24, Y+31	; 0x1f
    43ea:	98 a1       	ldd	r25, Y+32	; 0x20
    43ec:	0e 94 bb 2c 	call	0x5976	; 0x5976 <tcp_queue_used_tx>
    43f0:	89 2b       	or	r24, r25
    43f2:	29 f0       	breq	.+10     	; 0x43fe <tcp_reserve+0x52>
		tcb->timeout = 1;
    43f4:	81 e0       	ldi	r24, 0x01	; 1
    43f6:	8a 8f       	std	Y+26, r24	; 0x1a
    43f8:	02 c0       	rjmp	.+4      	; 0x43fe <tcp_reserve+0x52>
    43fa:	0f ef       	ldi	r16, 0xFF	; 255
    43fc:	1f ef       	ldi	r17, 0xFF	; 255

	return queued;
}
    43fe:	c8 01       	movw	r24, r16
    4400:	df 91       	pop	r29
    4402:	cf 91       	pop	r28
    4404:	1f 91       	pop	r17
    4406:	0f 91       	pop	r16
    4408:	08 95       	ret

0000440a <tcp_skip>:
 * \param[in] len The maximum number of bytes to remove.
 * \returns The number of bytes actually removed.
 */
int16_t tcp_skip(int socket, uint16_t len)
{
	if(!tcp_socket_valid(socket))
    440a:	9c 01       	movw	r18, r24
    440c:	85 30       	cpi	r24, 0x05	; 5
    440e:	91 05       	cpc	r25, r1
    4410:	c0 f4       	brcc	.+48     	; 0x4442 <tcp_skip+0x38>
		return -1;

	struct tcp_tcb* tcb = &tcp_tcbs[socket];
    4412:	fc 01       	movw	r30, r24
    4414:	85 e0       	ldi	r24, 0x05	; 5
    4416:	ee 0f       	add	r30, r30
    4418:	ff 1f       	adc	r31, r31
    441a:	8a 95       	dec	r24
    441c:	e1 f7       	brne	.-8      	; 0x4416 <tcp_skip+0xc>
    441e:	e2 0f       	add	r30, r18
    4420:	f3 1f       	adc	r31, r19
    4422:	e0 51       	subi	r30, 0x10	; 16
    4424:	fe 4f       	sbci	r31, 0xFE	; 254
	if(tcb->state == TCP_STATE_UNUSED)
    4426:	80 81       	ld	r24, Z
    4428:	91 81       	ldd	r25, Z+1	; 0x01
    442a:	89 2b       	or	r24, r25
    442c:	51 f0       	breq	.+20     	; 0x4442 <tcp_skip+0x38>
		return -1;

	if(len > INT16_MAX)
    442e:	77 ff       	sbrs	r23, 7
    4430:	02 c0       	rjmp	.+4      	; 0x4436 <tcp_skip+0x2c>
    4432:	6f ef       	ldi	r22, 0xFF	; 255
    4434:	7f e7       	ldi	r23, 0x7F	; 127
		len = INT16_MAX;

	/* peek data from queue */
	return tcp_queue_skip_rx(tcb->queue, len);
    4436:	87 8d       	ldd	r24, Z+31	; 0x1f
    4438:	90 a1       	ldd	r25, Z+32	; 0x20
    443a:	0e 94 09 2e 	call	0x5c12	; 0x5c12 <tcp_queue_skip_rx>
    443e:	9c 01       	movw	r18, r24
    4440:	02 c0       	rjmp	.+4      	; 0x4446 <tcp_skip+0x3c>
    4442:	2f ef       	ldi	r18, 0xFF	; 255
    4444:	3f ef       	ldi	r19, 0xFF	; 255
}
    4446:	c9 01       	movw	r24, r18
    4448:	08 95       	ret

0000444a <tcp_peek>:
 * \param[in] buffer_len The maximum number of bytes to read.
 * \returns The non-negative number of bytes actually written to the buffer on success, \c -1 on failure.
 */
int16_t tcp_peek(int socket, uint8_t* buffer, uint16_t offset, uint16_t buffer_len)
{
	if(!tcp_socket_valid(socket))
    444a:	fc 01       	movw	r30, r24
    444c:	85 30       	cpi	r24, 0x05	; 5
    444e:	91 05       	cpc	r25, r1
    4450:	d8 f4       	brcc	.+54     	; 0x4488 <tcp_peek+0x3e>
		return -1;

	struct tcp_tcb* tcb = &tcp_tcbs[socket];
    4452:	dc 01       	movw	r26, r24
    4454:	95 e0       	ldi	r25, 0x05	; 5
    4456:	aa 0f       	add	r26, r26
    4458:	bb 1f       	adc	r27, r27
    445a:	9a 95       	dec	r25
    445c:	e1 f7       	brne	.-8      	; 0x4456 <tcp_peek+0xc>
    445e:	ae 0f       	add	r26, r30
    4460:	bf 1f       	adc	r27, r31
    4462:	a0 51       	subi	r26, 0x10	; 16
    4464:	be 4f       	sbci	r27, 0xFE	; 254
	if(tcb->state == TCP_STATE_UNUSED)
    4466:	8d 91       	ld	r24, X+
    4468:	9c 91       	ld	r25, X
    446a:	11 97       	sbiw	r26, 0x01	; 1
    446c:	89 2b       	or	r24, r25
    446e:	61 f0       	breq	.+24     	; 0x4488 <tcp_peek+0x3e>
		return -1;

	if(buffer_len > INT16_MAX)
    4470:	37 ff       	sbrs	r19, 7
    4472:	02 c0       	rjmp	.+4      	; 0x4478 <tcp_peek+0x2e>
    4474:	2f ef       	ldi	r18, 0xFF	; 255
    4476:	3f e7       	ldi	r19, 0x7F	; 127
		buffer_len = INT16_MAX;

	/* peek data from queue */
	return tcp_queue_peek_rx(tcb->queue, buffer, offset, buffer_len);
    4478:	5f 96       	adiw	r26, 0x1f	; 31
    447a:	8d 91       	ld	r24, X+
    447c:	9c 91       	ld	r25, X
    447e:	90 97       	sbiw	r26, 0x20	; 32
    4480:	0e 94 9c 2d 	call	0x5b38	; 0x5b38 <tcp_queue_peek_rx>
    4484:	9c 01       	movw	r18, r24
    4486:	02 c0       	rjmp	.+4      	; 0x448c <tcp_peek+0x42>
    4488:	2f ef       	ldi	r18, 0xFF	; 255
    448a:	3f ef       	ldi	r19, 0xFF	; 255
}
    448c:	c9 01       	movw	r24, r18
    448e:	08 95       	ret

00004490 <tcp_read>:
 * \param[out] buffer A pointer to the buffer to which the received data should be written.
 * \param[in] buffer_len The maximum number of bytes to read from the socket.
 * \returns The non-negative number of bytes actually written to the buffer on success, \c -1 on failure.
 */
int16_t tcp_read(int socket, uint8_t* buffer, uint16_t buffer_len)
{
    4490:	cf 93       	push	r28
    4492:	df 93       	push	r29
    4494:	ec 01       	movw	r28, r24
    4496:	9a 01       	movw	r18, r20
	int16_t peeked = tcp_peek(socket, buffer, 0, buffer_len);
    4498:	40 e0       	ldi	r20, 0x00	; 0
    449a:	50 e0       	ldi	r21, 0x00	; 0
    449c:	0e 94 25 22 	call	0x444a	; 0x444a <tcp_peek>
    44a0:	9c 01       	movw	r18, r24
	if(peeked < 0)
    44a2:	97 fd       	sbrc	r25, 7
    44a4:	05 c0       	rjmp	.+10     	; 0x44b0 <tcp_read+0x20>
		return peeked;

	return tcp_skip(socket, peeked);
    44a6:	ce 01       	movw	r24, r28
    44a8:	b9 01       	movw	r22, r18
    44aa:	0e 94 05 22 	call	0x440a	; 0x440a <tcp_skip>
    44ae:	9c 01       	movw	r18, r24
}
    44b0:	c9 01       	movw	r24, r18
    44b2:	df 91       	pop	r29
    44b4:	cf 91       	pop	r28
    44b6:	08 95       	ret

000044b8 <tcp_write>:
 * \param[in] data A pointer to the buffer which contains the data to be sent.
 * \param[in] data_len The number of data bytes to send.
 * \returns The non-negative number of bytes queued for transmission on success, \c -1 on failure.
 */
int16_t tcp_write(int socket, const uint8_t* data, uint16_t data_len)
{
    44b8:	0f 93       	push	r16
    44ba:	1f 93       	push	r17
    44bc:	cf 93       	push	r28
    44be:	df 93       	push	r29
	if(!tcp_socket_valid(socket))
    44c0:	85 30       	cpi	r24, 0x05	; 5
    44c2:	91 05       	cpc	r25, r1
    44c4:	00 f5       	brcc	.+64     	; 0x4506 <tcp_write+0x4e>
		return -1;

	struct tcp_tcb* tcb = &tcp_tcbs[socket];
    44c6:	ec 01       	movw	r28, r24
    44c8:	e5 e0       	ldi	r30, 0x05	; 5
    44ca:	cc 0f       	add	r28, r28
    44cc:	dd 1f       	adc	r29, r29
    44ce:	ea 95       	dec	r30
    44d0:	e1 f7       	brne	.-8      	; 0x44ca <tcp_write+0x12>
    44d2:	c8 0f       	add	r28, r24
    44d4:	d9 1f       	adc	r29, r25
    44d6:	c0 51       	subi	r28, 0x10	; 16
    44d8:	de 4f       	sbci	r29, 0xFE	; 254
	if(tcb->state != TCP_STATE_ESTABLISHED)
    44da:	88 81       	ld	r24, Y
    44dc:	99 81       	ldd	r25, Y+1	; 0x01
    44de:	07 97       	sbiw	r24, 0x07	; 7
    44e0:	91 f4       	brne	.+36     	; 0x4506 <tcp_write+0x4e>
		return -1;

	if(data_len > INT16_MAX)
    44e2:	57 ff       	sbrs	r21, 7
    44e4:	02 c0       	rjmp	.+4      	; 0x44ea <tcp_write+0x32>
    44e6:	4f ef       	ldi	r20, 0xFF	; 255
    44e8:	5f e7       	ldi	r21, 0x7F	; 127
		data_len = INT16_MAX;

	/* put data into queue */
	int16_t queued = tcp_queue_put_tx(tcb->queue, data, data_len);
    44ea:	8f 8d       	ldd	r24, Y+31	; 0x1f
    44ec:	98 a1       	ldd	r25, Y+32	; 0x20
    44ee:	0e 94 45 2d 	call	0x5a8a	; 0x5a8a <tcp_queue_put_tx>
    44f2:	8c 01       	movw	r16, r24

	/* try to transmit on next timeout */
	if( tcp_queue_used_tx(tcb->queue) > 0 ) {
    44f4:	8f 8d       	ldd	r24, Y+31	; 0x1f
    44f6:	98 a1       	ldd	r25, Y+32	; 0x20
    44f8:	0e 94 bb 2c 	call	0x5976	; 0x5976 <tcp_queue_used_tx>
    44fc:	89 2b       	or	r24, r25
    44fe:	29 f0       	breq	.+10     	; 0x450a <tcp_write+0x52>
		tcb->timeout = 1;
    4500:	81 e0       	ldi	r24, 0x01	; 1
    4502:	8a 8f       	std	Y+26, r24	; 0x1a
    4504:	02 c0       	rjmp	.+4      	; 0x450a <tcp_write+0x52>
    4506:	0f ef       	ldi	r16, 0xFF	; 255
    4508:	1f ef       	ldi	r17, 0xFF	; 255
	}

	return queued;
}
    450a:	c8 01       	movw	r24, r16
    450c:	df 91       	pop	r29
    450e:	cf 91       	pop	r28
    4510:	1f 91       	pop	r17
    4512:	0f 91       	pop	r16
    4514:	08 95       	ret

00004516 <tcp_write_string_P>:
 * \param[in] socket The identifier of the socket over which the data will be sent.
 * \param[in] str A pointer to the string in flash memory space.
 * \returns The non-negative number of bytes queued for transmission on success, \c -1 on failure.
 */
int16_t tcp_write_string_P(int socket, PGM_P str)
{
    4516:	8f 92       	push	r8
    4518:	9f 92       	push	r9
    451a:	af 92       	push	r10
    451c:	bf 92       	push	r11
    451e:	cf 92       	push	r12
    4520:	df 92       	push	r13
    4522:	ef 92       	push	r14
    4524:	ff 92       	push	r15
    4526:	0f 93       	push	r16
    4528:	1f 93       	push	r17
    452a:	df 93       	push	r29
    452c:	cf 93       	push	r28
    452e:	cd b7       	in	r28, 0x3d	; 61
    4530:	de b7       	in	r29, 0x3e	; 62
    4532:	a0 97       	sbiw	r28, 0x20	; 32
    4534:	0f b6       	in	r0, 0x3f	; 63
    4536:	f8 94       	cli
    4538:	de bf       	out	0x3e, r29	; 62
    453a:	0f be       	out	0x3f, r0	; 63
    453c:	cd bf       	out	0x3d, r28	; 61
    453e:	4c 01       	movw	r8, r24
    4540:	6b 01       	movw	r12, r22
    4542:	ee 24       	eor	r14, r14
    4544:	ff 24       	eor	r15, r15
	int16_t queued = 0;
	int16_t len;
	char buffer[32];
	do
	{
		strncpy_P(buffer, str, sizeof(buffer));
    4546:	5e 01       	movw	r10, r28
    4548:	08 94       	sec
    454a:	a1 1c       	adc	r10, r1
    454c:	b1 1c       	adc	r11, r1
    454e:	c5 01       	movw	r24, r10
    4550:	b6 01       	movw	r22, r12
    4552:	40 e2       	ldi	r20, 0x20	; 32
    4554:	50 e0       	ldi	r21, 0x00	; 0
    4556:	0e 94 aa 3f 	call	0x7f54	; 0x7f54 <strncpy_P>
		if(buffer[sizeof(buffer) - 1] != '\0')
    455a:	88 a1       	ldd	r24, Y+32	; 0x20
    455c:	88 23       	and	r24, r24
    455e:	19 f0       	breq	.+6      	; 0x4566 <tcp_write_string_P+0x50>
    4560:	00 e2       	ldi	r16, 0x20	; 32
    4562:	10 e0       	ldi	r17, 0x00	; 0
    4564:	09 c0       	rjmp	.+18     	; 0x4578 <tcp_write_string_P+0x62>
			len = sizeof(buffer);
		else
			len = strlen(buffer);
    4566:	f5 01       	movw	r30, r10
    4568:	01 90       	ld	r0, Z+
    456a:	00 20       	and	r0, r0
    456c:	e9 f7       	brne	.-6      	; 0x4568 <tcp_write_string_P+0x52>
    456e:	8f 01       	movw	r16, r30
    4570:	01 50       	subi	r16, 0x01	; 1
    4572:	10 40       	sbci	r17, 0x00	; 0
    4574:	0a 19       	sub	r16, r10
    4576:	1b 09       	sbc	r17, r11

		int16_t written = tcp_write(socket, (uint8_t*) buffer, len);
    4578:	c4 01       	movw	r24, r8
    457a:	b5 01       	movw	r22, r10
    457c:	a8 01       	movw	r20, r16
    457e:	0e 94 5c 22 	call	0x44b8	; 0x44b8 <tcp_write>
		if(written < 0)
    4582:	97 fd       	sbrc	r25, 7
    4584:	0b c0       	rjmp	.+22     	; 0x459c <tcp_write_string_P+0x86>
			return -1;

		queued += written;
    4586:	e8 0e       	add	r14, r24
    4588:	f9 1e       	adc	r15, r25
		str += written;

		if(written < len)
    458a:	80 17       	cp	r24, r16
    458c:	91 07       	cpc	r25, r17
    458e:	4c f0       	brlt	.+18     	; 0x45a2 <tcp_write_string_P+0x8c>
			return queued;

	} while(len == sizeof(buffer));
    4590:	00 32       	cpi	r16, 0x20	; 32
    4592:	11 05       	cpc	r17, r1
    4594:	31 f4       	brne	.+12     	; 0x45a2 <tcp_write_string_P+0x8c>
		int16_t written = tcp_write(socket, (uint8_t*) buffer, len);
		if(written < 0)
			return -1;

		queued += written;
		str += written;
    4596:	c8 0e       	add	r12, r24
    4598:	d9 1e       	adc	r13, r25
    459a:	d9 cf       	rjmp	.-78     	; 0x454e <tcp_write_string_P+0x38>
    459c:	ee 24       	eor	r14, r14
    459e:	ea 94       	dec	r14
    45a0:	fe 2c       	mov	r15, r14
			return queued;

	} while(len == sizeof(buffer));

	return queued;
}
    45a2:	c7 01       	movw	r24, r14
    45a4:	a0 96       	adiw	r28, 0x20	; 32
    45a6:	0f b6       	in	r0, 0x3f	; 63
    45a8:	f8 94       	cli
    45aa:	de bf       	out	0x3e, r29	; 62
    45ac:	0f be       	out	0x3f, r0	; 63
    45ae:	cd bf       	out	0x3d, r28	; 61
    45b0:	cf 91       	pop	r28
    45b2:	df 91       	pop	r29
    45b4:	1f 91       	pop	r17
    45b6:	0f 91       	pop	r16
    45b8:	ff 90       	pop	r15
    45ba:	ef 90       	pop	r14
    45bc:	df 90       	pop	r13
    45be:	cf 90       	pop	r12
    45c0:	bf 90       	pop	r11
    45c2:	af 90       	pop	r10
    45c4:	9f 90       	pop	r9
    45c6:	8f 90       	pop	r8
    45c8:	08 95       	ret

000045ca <tcp_socket_free>:
 *
 * \param[in] socket The identifier of the socket to deallocate.
 * \returns \c true if the socket has been deallocated, \c false on failure.
 */
bool tcp_socket_free(int socket)
{
    45ca:	cf 93       	push	r28
    45cc:	df 93       	push	r29
	if(!tcp_socket_valid(socket))
    45ce:	85 30       	cpi	r24, 0x05	; 5
    45d0:	91 05       	cpc	r25, r1
    45d2:	10 f0       	brcs	.+4      	; 0x45d8 <tcp_socket_free+0xe>
    45d4:	80 e0       	ldi	r24, 0x00	; 0
    45d6:	14 c0       	rjmp	.+40     	; 0x4600 <tcp_socket_free+0x36>
		return false;

	/* abort connection regardless of its state */
	tcp_tcb_free(&tcp_tcbs[socket]);
    45d8:	ec 01       	movw	r28, r24
    45da:	f5 e0       	ldi	r31, 0x05	; 5
    45dc:	cc 0f       	add	r28, r28
    45de:	dd 1f       	adc	r29, r29
    45e0:	fa 95       	dec	r31
    45e2:	e1 f7       	brne	.-8      	; 0x45dc <tcp_socket_free+0x12>
    45e4:	c8 0f       	add	r28, r24
    45e6:	d9 1f       	adc	r29, r25
    45e8:	c0 51       	subi	r28, 0x10	; 16
    45ea:	de 4f       	sbci	r29, 0xFE	; 254
 *
 * \param[in] tcb A pointer to the transfer control block to deallocate.
 */
void tcp_tcb_free(struct tcp_tcb* tcb)
{
	if(!tcb)
    45ec:	41 f0       	breq	.+16     	; 0x45fe <tcp_socket_free+0x34>
		return;

	tcp_queue_free(tcb->queue);
    45ee:	8f 8d       	ldd	r24, Y+31	; 0x1f
    45f0:	98 a1       	ldd	r25, Y+32	; 0x20
    45f2:	0e 94 08 2c 	call	0x5810	; 0x5810 <tcp_queue_free>

	tcb->state = TCP_STATE_UNUSED;
    45f6:	19 82       	std	Y+1, r1	; 0x01
    45f8:	18 82       	st	Y, r1
	tcb->queue = 0;
    45fa:	18 a2       	std	Y+32, r1	; 0x20
    45fc:	1f 8e       	std	Y+31, r1	; 0x1f
    45fe:	81 e0       	ldi	r24, 0x01	; 1
		return false;

	/* abort connection regardless of its state */
	tcp_tcb_free(&tcp_tcbs[socket]);
	return true;
}
    4600:	df 91       	pop	r29
    4602:	cf 91       	pop	r28
    4604:	08 95       	ret

00004606 <tcp_tcb_reset>:
 * Initializes or resets a transfer control block.
 *
 * \param[in] tcb A pointer to the transfer control block which will be reseted.
 */
void tcp_tcb_reset(struct tcp_tcb* tcb)
{
    4606:	cf 93       	push	r28
    4608:	df 93       	push	r29
    460a:	ec 01       	movw	r28, r24
	if(!tcb)
    460c:	00 97       	sbiw	r24, 0x00	; 0
    460e:	c1 f0       	breq	.+48     	; 0x4640 <tcp_tcb_reset+0x3a>
		return;

	tcp_queue_free(tcb->queue);
    4610:	8f 8d       	ldd	r24, Y+31	; 0x1f
    4612:	98 a1       	ldd	r25, Y+32	; 0x20
    4614:	0e 94 08 2c 	call	0x5810	; 0x5810 <tcp_queue_free>

	tcp_callback callback = tcb->callback;
    4618:	2a 81       	ldd	r18, Y+2	; 0x02
    461a:	3b 81       	ldd	r19, Y+3	; 0x03

	memset(tcb, 0, sizeof(*tcb));
    461c:	81 e2       	ldi	r24, 0x21	; 33
    461e:	fe 01       	movw	r30, r28
    4620:	11 92       	st	Z+, r1
    4622:	8a 95       	dec	r24
    4624:	e9 f7       	brne	.-6      	; 0x4620 <tcp_tcb_reset+0x1a>
	tcb->state = TCP_STATE_CLOSED;
    4626:	81 e0       	ldi	r24, 0x01	; 1
    4628:	90 e0       	ldi	r25, 0x00	; 0
    462a:	99 83       	std	Y+1, r25	; 0x01
    462c:	88 83       	st	Y, r24
	tcb->callback = callback;
    462e:	3b 83       	std	Y+3, r19	; 0x03
    4630:	2a 83       	std	Y+2, r18	; 0x02
	tcb->mss = 536;
    4632:	88 e1       	ldi	r24, 0x18	; 24
    4634:	92 e0       	ldi	r25, 0x02	; 2
    4636:	9f 8b       	std	Y+23, r25	; 0x17
    4638:	8e 8b       	std	Y+22, r24	; 0x16
	tcb->rto = TCP_TIMEOUT_RTT;
    463a:	81 e0       	ldi	r24, 0x01	; 1
    463c:	8c 8f       	std	Y+28, r24	; 0x1c
	tcb->sv = TCP_TIMEOUT_RTT / 2;
    463e:	1e 8e       	std	Y+30, r1	; 0x1e
}
    4640:	df 91       	pop	r29
    4642:	cf 91       	pop	r28
    4644:	08 95       	ret

00004646 <tcp_listen>:
 * \param[in] socket The identifier of the port on which to listen for connections.
 * \param[in] port The number of the port on which to listen.
 * \returns \c true if the socket now listens for connections, \c false otherwise.
 */
bool tcp_listen(int socket, uint16_t port)
{
    4646:	0f 93       	push	r16
    4648:	1f 93       	push	r17
    464a:	cf 93       	push	r28
    464c:	df 93       	push	r29
    464e:	8b 01       	movw	r16, r22
	if(!tcp_socket_valid(socket) || port < 1)
    4650:	9c 01       	movw	r18, r24
    4652:	85 30       	cpi	r24, 0x05	; 5
    4654:	91 05       	cpc	r25, r1
    4656:	00 f5       	brcc	.+64     	; 0x4698 <tcp_listen+0x52>
    4658:	61 15       	cp	r22, r1
    465a:	71 05       	cpc	r23, r1
    465c:	e9 f0       	breq	.+58     	; 0x4698 <tcp_listen+0x52>
    465e:	e0 ef       	ldi	r30, 0xF0	; 240
    4660:	f1 e0       	ldi	r31, 0x01	; 1
    4662:	0a c0       	rjmp	.+20     	; 0x4678 <tcp_listen+0x32>
bool tcp_port_is_used(uint16_t port)
{
	struct tcp_tcb* tcb;
	
	FOREACH_TCB(tcb) {
		if( tcb->state != TCP_STATE_UNUSED &&
    4664:	80 81       	ld	r24, Z
    4666:	91 81       	ldd	r25, Z+1	; 0x01
    4668:	02 97       	sbiw	r24, 0x02	; 2
    466a:	28 f0       	brcs	.+10     	; 0x4676 <tcp_listen+0x30>
    466c:	80 85       	ldd	r24, Z+8	; 0x08
    466e:	91 85       	ldd	r25, Z+9	; 0x09
    4670:	80 17       	cp	r24, r16
    4672:	91 07       	cpc	r25, r17
    4674:	89 f0       	breq	.+34     	; 0x4698 <tcp_listen+0x52>
 */
bool tcp_port_is_used(uint16_t port)
{
	struct tcp_tcb* tcb;
	
	FOREACH_TCB(tcb) {
    4676:	b1 96       	adiw	r30, 0x21	; 33
    4678:	82 e0       	ldi	r24, 0x02	; 2
    467a:	e5 39       	cpi	r30, 0x95	; 149
    467c:	f8 07       	cpc	r31, r24
    467e:	91 f7       	brne	.-28     	; 0x4664 <tcp_listen+0x1e>
    4680:	11 c0       	rjmp	.+34     	; 0x46a4 <tcp_listen+0x5e>
	struct tcp_tcb* tcb = &tcp_tcbs[socket];
	if(tcb->state != TCP_STATE_CLOSED)
		return false;
	
	/* initialize connection state */
	tcp_tcb_reset(tcb);
    4682:	ce 01       	movw	r24, r28
    4684:	0e 94 03 23 	call	0x4606	; 0x4606 <tcp_tcb_reset>
	tcb->state = TCP_STATE_LISTEN;
    4688:	82 e0       	ldi	r24, 0x02	; 2
    468a:	90 e0       	ldi	r25, 0x00	; 0
    468c:	99 83       	std	Y+1, r25	; 0x01
    468e:	88 83       	st	Y, r24
	tcb->port_source = port;
    4690:	19 87       	std	Y+9, r17	; 0x09
    4692:	08 87       	std	Y+8, r16	; 0x08
    4694:	81 e0       	ldi	r24, 0x01	; 1
    4696:	01 c0       	rjmp	.+2      	; 0x469a <tcp_listen+0x54>

	return true;
    4698:	80 e0       	ldi	r24, 0x00	; 0
}
    469a:	df 91       	pop	r29
    469c:	cf 91       	pop	r28
    469e:	1f 91       	pop	r17
    46a0:	0f 91       	pop	r16
    46a2:	08 95       	ret
	/* make sure listening port is not already active */
	if(tcp_port_is_used(port))
		return false;

	/* ensure socket is currently not connected */
	struct tcp_tcb* tcb = &tcp_tcbs[socket];
    46a4:	e9 01       	movw	r28, r18
    46a6:	a5 e0       	ldi	r26, 0x05	; 5
    46a8:	cc 0f       	add	r28, r28
    46aa:	dd 1f       	adc	r29, r29
    46ac:	aa 95       	dec	r26
    46ae:	e1 f7       	brne	.-8      	; 0x46a8 <tcp_listen+0x62>
    46b0:	c2 0f       	add	r28, r18
    46b2:	d3 1f       	adc	r29, r19
    46b4:	c0 51       	subi	r28, 0x10	; 16
    46b6:	de 4f       	sbci	r29, 0xFE	; 254
	if(tcb->state != TCP_STATE_CLOSED)
    46b8:	88 81       	ld	r24, Y
    46ba:	99 81       	ldd	r25, Y+1	; 0x01
    46bc:	01 97       	sbiw	r24, 0x01	; 1
    46be:	61 f7       	brne	.-40     	; 0x4698 <tcp_listen+0x52>
    46c0:	e0 cf       	rjmp	.-64     	; 0x4682 <tcp_listen+0x3c>

000046c2 <tcp_tcb_alloc>:
 * Allocates a transfer control block.
 *
 * \returns A pointer to the allocated control block on success, NULL on failure.
 */
struct tcp_tcb* tcp_tcb_alloc()
{
    46c2:	e0 ef       	ldi	r30, 0xF0	; 240
    46c4:	f1 e0       	ldi	r31, 0x01	; 1
    46c6:	0f c0       	rjmp	.+30     	; 0x46e6 <tcp_tcb_alloc+0x24>
	/* search free tcb */
	struct tcp_tcb* tcb;
	FOREACH_TCB(tcb)
	{
		if(tcb->state == TCP_STATE_UNUSED)
    46c8:	80 81       	ld	r24, Z
    46ca:	91 81       	ldd	r25, Z+1	; 0x01
    46cc:	89 2b       	or	r24, r25
    46ce:	51 f4       	brne	.+20     	; 0x46e4 <tcp_tcb_alloc+0x22>
		{
			/* initialize tcb */
			memset(tcb, 0, sizeof(*tcb));
    46d0:	81 e2       	ldi	r24, 0x21	; 33
    46d2:	df 01       	movw	r26, r30
    46d4:	1d 92       	st	X+, r1
    46d6:	8a 95       	dec	r24
    46d8:	e9 f7       	brne	.-6      	; 0x46d4 <tcp_tcb_alloc+0x12>

			tcb->state = TCP_STATE_CLOSED;
    46da:	81 e0       	ldi	r24, 0x01	; 1
    46dc:	90 e0       	ldi	r25, 0x00	; 0
    46de:	91 83       	std	Z+1, r25	; 0x01
    46e0:	80 83       	st	Z, r24
    46e2:	07 c0       	rjmp	.+14     	; 0x46f2 <tcp_tcb_alloc+0x30>
 */
struct tcp_tcb* tcp_tcb_alloc()
{
	/* search free tcb */
	struct tcp_tcb* tcb;
	FOREACH_TCB(tcb)
    46e4:	b1 96       	adiw	r30, 0x21	; 33
    46e6:	b2 e0       	ldi	r27, 0x02	; 2
    46e8:	e5 39       	cpi	r30, 0x95	; 149
    46ea:	fb 07       	cpc	r31, r27
    46ec:	69 f7       	brne	.-38     	; 0x46c8 <tcp_tcb_alloc+0x6>
    46ee:	e0 e0       	ldi	r30, 0x00	; 0
    46f0:	f0 e0       	ldi	r31, 0x00	; 0
			return tcb;
		}
	}

	return 0;
}
    46f2:	cf 01       	movw	r24, r30
    46f4:	08 95       	ret

000046f6 <tcp_socket_alloc>:
 *
 * \param[in] callback A pointer to the event callback function.
 * \returns A non-negative socket identifier on success, \c -1 on failure.
 */
int tcp_socket_alloc(tcp_callback callback)
{
    46f6:	cf 93       	push	r28
    46f8:	df 93       	push	r29
    46fa:	ec 01       	movw	r28, r24
	if(!callback)
    46fc:	00 97       	sbiw	r24, 0x00	; 0
    46fe:	81 f0       	breq	.+32     	; 0x4720 <tcp_socket_alloc+0x2a>
		return -1;

	/* search free tcb */
	struct tcp_tcb* tcb = tcp_tcb_alloc();
    4700:	0e 94 61 23 	call	0x46c2	; 0x46c2 <tcp_tcb_alloc>
    4704:	fc 01       	movw	r30, r24
	if(!tcb)
    4706:	00 97       	sbiw	r24, 0x00	; 0
    4708:	59 f0       	breq	.+22     	; 0x4720 <tcp_socket_alloc+0x2a>
		return -1;

	tcb->state = TCP_STATE_CLOSED;
    470a:	81 e0       	ldi	r24, 0x01	; 1
    470c:	90 e0       	ldi	r25, 0x00	; 0
    470e:	91 83       	std	Z+1, r25	; 0x01
    4710:	80 83       	st	Z, r24
	tcb->callback = callback;
    4712:	d3 83       	std	Z+3, r29	; 0x03
    4714:	c2 83       	std	Z+2, r28	; 0x02

	return tcp_tcb_socket(tcb);
    4716:	cf 01       	movw	r24, r30
    4718:	0e 94 25 21 	call	0x424a	; 0x424a <tcp_tcb_socket>
    471c:	9c 01       	movw	r18, r24
    471e:	02 c0       	rjmp	.+4      	; 0x4724 <tcp_socket_alloc+0x2e>
    4720:	2f ef       	ldi	r18, 0xFF	; 255
    4722:	3f ef       	ldi	r19, 0xFF	; 255
}
    4724:	c9 01       	movw	r24, r18
    4726:	df 91       	pop	r29
    4728:	cf 91       	pop	r28
    472a:	08 95       	ret

0000472c <tcp_connect>:
 * \param[in] ip The buffer containing the remote IP address.
 * \param[in] port The port on the remote host.
 * \returns \c true if the connection initiation was started successfully, \c false otherwise.
 */
bool tcp_connect(int socket, const uint8_t* ip, uint16_t port)
{
    472c:	ef 92       	push	r14
    472e:	ff 92       	push	r15
    4730:	0f 93       	push	r16
    4732:	1f 93       	push	r17
    4734:	cf 93       	push	r28
    4736:	df 93       	push	r29
    4738:	8b 01       	movw	r16, r22
    473a:	7a 01       	movw	r14, r20
	if(!tcp_socket_valid(socket) || !ip || port < 1)
    473c:	85 30       	cpi	r24, 0x05	; 5
    473e:	91 05       	cpc	r25, r1
    4740:	08 f0       	brcs	.+2      	; 0x4744 <tcp_connect+0x18>
    4742:	51 c0       	rjmp	.+162    	; 0x47e6 <tcp_connect+0xba>
    4744:	61 15       	cp	r22, r1
    4746:	71 05       	cpc	r23, r1
    4748:	09 f4       	brne	.+2      	; 0x474c <tcp_connect+0x20>
    474a:	4d c0       	rjmp	.+154    	; 0x47e6 <tcp_connect+0xba>
    474c:	41 15       	cp	r20, r1
    474e:	51 05       	cpc	r21, r1
    4750:	09 f4       	brne	.+2      	; 0x4754 <tcp_connect+0x28>
    4752:	49 c0       	rjmp	.+146    	; 0x47e6 <tcp_connect+0xba>
		return false;

	struct tcp_tcb* tcb = &tcp_tcbs[socket];
    4754:	ec 01       	movw	r28, r24
    4756:	b5 e0       	ldi	r27, 0x05	; 5
    4758:	cc 0f       	add	r28, r28
    475a:	dd 1f       	adc	r29, r29
    475c:	ba 95       	dec	r27
    475e:	e1 f7       	brne	.-8      	; 0x4758 <tcp_connect+0x2c>
    4760:	c8 0f       	add	r28, r24
    4762:	d9 1f       	adc	r29, r25
    4764:	c0 51       	subi	r28, 0x10	; 16
    4766:	de 4f       	sbci	r29, 0xFE	; 254
	if(tcb->state != TCP_STATE_CLOSED)
    4768:	88 81       	ld	r24, Y
    476a:	99 81       	ldd	r25, Y+1	; 0x01
    476c:	01 97       	sbiw	r24, 0x01	; 1
    476e:	d9 f5       	brne	.+118    	; 0x47e6 <tcp_connect+0xba>
		return false;
	
	/* clear connection state */
	tcp_tcb_reset(tcb);
    4770:	ce 01       	movw	r24, r28
    4772:	0e 94 03 23 	call	0x4606	; 0x4606 <tcp_tcb_reset>

	/* allocate data queue or clear it */
	tcb->queue = tcp_queue_alloc();
    4776:	0e 94 ce 2b 	call	0x579c	; 0x579c <tcp_queue_alloc>
    477a:	98 a3       	std	Y+32, r25	; 0x20
    477c:	8f 8f       	std	Y+31, r24	; 0x1f
	if(!tcb->queue)
    477e:	89 2b       	or	r24, r25
    4780:	91 f1       	breq	.+100    	; 0x47e6 <tcp_connect+0xba>
		return false;

	/* initialize connection state */
	memcpy(tcb->ip, ip, sizeof(tcb->ip));
    4782:	f8 01       	movw	r30, r16
    4784:	80 81       	ld	r24, Z
    4786:	91 81       	ldd	r25, Z+1	; 0x01
    4788:	a2 81       	ldd	r26, Z+2	; 0x02
    478a:	b3 81       	ldd	r27, Z+3	; 0x03
    478c:	8c 83       	std	Y+4, r24	; 0x04
    478e:	9d 83       	std	Y+5, r25	; 0x05
    4790:	ae 83       	std	Y+6, r26	; 0x06
    4792:	bf 83       	std	Y+7, r27	; 0x07
    4794:	20 91 41 01 	lds	r18, 0x0141
    4798:	30 91 42 01 	lds	r19, 0x0142
{
	static uint16_t port_counter = 1023;
	
	do
	{
		if(++port_counter < 1024)
    479c:	2f 5f       	subi	r18, 0xFF	; 255
    479e:	3f 4f       	sbci	r19, 0xFF	; 255
    47a0:	f4 e0       	ldi	r31, 0x04	; 4
    47a2:	20 30       	cpi	r18, 0x00	; 0
    47a4:	3f 07       	cpc	r19, r31
    47a6:	10 f4       	brcc	.+4      	; 0x47ac <tcp_connect+0x80>
    47a8:	20 e0       	ldi	r18, 0x00	; 0
    47aa:	34 e0       	ldi	r19, 0x04	; 4
    47ac:	e0 ef       	ldi	r30, 0xF0	; 240
    47ae:	f1 e0       	ldi	r31, 0x01	; 1
    47b0:	0a c0       	rjmp	.+20     	; 0x47c6 <tcp_connect+0x9a>
bool tcp_port_is_used(uint16_t port)
{
	struct tcp_tcb* tcb;
	
	FOREACH_TCB(tcb) {
		if( tcb->state != TCP_STATE_UNUSED &&
    47b2:	80 81       	ld	r24, Z
    47b4:	91 81       	ldd	r25, Z+1	; 0x01
    47b6:	02 97       	sbiw	r24, 0x02	; 2
    47b8:	28 f0       	brcs	.+10     	; 0x47c4 <tcp_connect+0x98>
    47ba:	80 85       	ldd	r24, Z+8	; 0x08
    47bc:	91 85       	ldd	r25, Z+9	; 0x09
    47be:	82 17       	cp	r24, r18
    47c0:	93 07       	cpc	r25, r19
    47c2:	61 f3       	breq	.-40     	; 0x479c <tcp_connect+0x70>
 */
bool tcp_port_is_used(uint16_t port)
{
	struct tcp_tcb* tcb;
	
	FOREACH_TCB(tcb) {
    47c4:	b1 96       	adiw	r30, 0x21	; 33
    47c6:	82 e0       	ldi	r24, 0x02	; 2
    47c8:	e5 39       	cpi	r30, 0x95	; 149
    47ca:	f8 07       	cpc	r31, r24
    47cc:	91 f7       	brne	.-28     	; 0x47b2 <tcp_connect+0x86>
    47ce:	20 93 41 01 	sts	0x0141, r18
    47d2:	30 93 42 01 	sts	0x0142, r19
	if(!tcb->queue)
		return false;

	/* initialize connection state */
	memcpy(tcb->ip, ip, sizeof(tcb->ip));
	tcb->port_source = tcp_port_find_unused();
    47d6:	39 87       	std	Y+9, r19	; 0x09
    47d8:	28 87       	std	Y+8, r18	; 0x08
	tcb->port_destination = port;
    47da:	fb 86       	std	Y+11, r15	; 0x0b
    47dc:	ea 86       	std	Y+10, r14	; 0x0a
	tcb->timeout = 10; /* start state machine on next timer event */
    47de:	8a e0       	ldi	r24, 0x0A	; 10
    47e0:	8a 8f       	std	Y+26, r24	; 0x1a
    47e2:	81 e0       	ldi	r24, 0x01	; 1
    47e4:	01 c0       	rjmp	.+2      	; 0x47e8 <tcp_connect+0xbc>

	return true;
    47e6:	80 e0       	ldi	r24, 0x00	; 0
}
    47e8:	df 91       	pop	r29
    47ea:	cf 91       	pop	r28
    47ec:	1f 91       	pop	r17
    47ee:	0f 91       	pop	r16
    47f0:	ff 90       	pop	r15
    47f2:	ef 90       	pop	r14
    47f4:	08 95       	ret

000047f6 <tcp_parse_options>:
 *
 * \param[in] tcb The transfer control block to which the packet belongs.
 * \param[in] packet The TCP packet whose options will be parsed.
 */
void tcp_parse_options(struct tcp_tcb* tcb, const struct tcp_header* packet)
{
    47f6:	ef 92       	push	r14
    47f8:	ff 92       	push	r15
    47fa:	0f 93       	push	r16
    47fc:	1f 93       	push	r17
    47fe:	cf 93       	push	r28
    4800:	df 93       	push	r29
    4802:	7c 01       	movw	r14, r24
    4804:	fb 01       	movw	r30, r22
	if(!tcb || !packet)
    4806:	00 97       	sbiw	r24, 0x00	; 0
    4808:	69 f1       	breq	.+90     	; 0x4864 <tcp_parse_options+0x6e>
    480a:	61 15       	cp	r22, r1
    480c:	71 05       	cpc	r23, r1
    480e:	51 f1       	breq	.+84     	; 0x4864 <tcp_parse_options+0x6e>
		return;

	const uint8_t* options_data = (const uint8_t*) (packet + 1);
    4810:	eb 01       	movw	r28, r22
    4812:	64 96       	adiw	r28, 0x14	; 20
	const uint8_t* options_end = (const uint8_t*) packet + (packet->offset >> 4) * 4;
    4814:	84 85       	ldd	r24, Z+12	; 0x0c
    4816:	82 95       	swap	r24
    4818:	8f 70       	andi	r24, 0x0F	; 15
    481a:	08 2f       	mov	r16, r24
    481c:	10 e0       	ldi	r17, 0x00	; 0
    481e:	00 0f       	add	r16, r16
    4820:	11 1f       	adc	r17, r17
    4822:	00 0f       	add	r16, r16
    4824:	11 1f       	adc	r17, r17
    4826:	06 0f       	add	r16, r22
    4828:	17 1f       	adc	r17, r23
    482a:	19 c0       	rjmp	.+50     	; 0x485e <tcp_parse_options+0x68>
	for(; options_data < options_end; ++options_data)
	{
		if(*options_data == TCP_OPT_EOL)
    482c:	88 81       	ld	r24, Y
    482e:	88 23       	and	r24, r24
    4830:	c9 f0       	breq	.+50     	; 0x4864 <tcp_parse_options+0x6e>
		{
			/* end of options */
			break;
		}
		else if(*options_data == TCP_OPT_NOP)
    4832:	81 30       	cpi	r24, 0x01	; 1
    4834:	99 f0       	breq	.+38     	; 0x485c <tcp_parse_options+0x66>
		{
			continue;
		}
		else if(*options_data == TCP_OPT_MSS && *(options_data + 1) == TCP_OPT_MSS_LENGTH)
    4836:	82 30       	cpi	r24, 0x02	; 2
    4838:	61 f4       	brne	.+24     	; 0x4852 <tcp_parse_options+0x5c>
    483a:	89 81       	ldd	r24, Y+1	; 0x01
    483c:	84 30       	cpi	r24, 0x04	; 4
    483e:	49 f4       	brne	.+18     	; 0x4852 <tcp_parse_options+0x5c>
		{
			/* max segment length */

			options_data += 2;
    4840:	22 96       	adiw	r28, 0x02	; 2
			tcb->mss = ntoh16(*((uint16_t*) options_data));
    4842:	88 81       	ld	r24, Y
    4844:	99 81       	ldd	r25, Y+1	; 0x01
    4846:	0e 94 d1 20 	call	0x41a2	; 0x41a2 <hton16>
    484a:	f7 01       	movw	r30, r14
    484c:	97 8b       	std	Z+23, r25	; 0x17
    484e:	86 8b       	std	Z+22, r24	; 0x16
    4850:	05 c0       	rjmp	.+10     	; 0x485c <tcp_parse_options+0x66>
		}
		else if(*(options_data + 1) < 2)
    4852:	89 81       	ldd	r24, Y+1	; 0x01
    4854:	82 30       	cpi	r24, 0x02	; 2
    4856:	30 f0       	brcs	.+12     	; 0x4864 <tcp_parse_options+0x6e>
			break;
		}
		else
		{
			/* unknown option, skip */
			options_data += *(options_data + 1);
    4858:	c8 0f       	add	r28, r24
    485a:	d1 1d       	adc	r29, r1
	if(!tcb || !packet)
		return;

	const uint8_t* options_data = (const uint8_t*) (packet + 1);
	const uint8_t* options_end = (const uint8_t*) packet + (packet->offset >> 4) * 4;
	for(; options_data < options_end; ++options_data)
    485c:	21 96       	adiw	r28, 0x01	; 1
    485e:	c0 17       	cp	r28, r16
    4860:	d1 07       	cpc	r29, r17
    4862:	20 f3       	brcs	.-56     	; 0x482c <tcp_parse_options+0x36>
		{
			/* unknown option, skip */
			options_data += *(options_data + 1);
		}
	}
}
    4864:	df 91       	pop	r29
    4866:	cf 91       	pop	r28
    4868:	1f 91       	pop	r17
    486a:	0f 91       	pop	r16
    486c:	ff 90       	pop	r15
    486e:	ef 90       	pop	r14
    4870:	08 95       	ret

00004872 <tcp_calc_checksum>:
 * \param[in] packet A pointer to the buffer containing the packet.
 * \param[in] packet_len The length in bytes of the packet.
 * \returns The 16-bit checksum of the packet.
 */
uint16_t tcp_calc_checksum(const uint8_t* ip_destination, const struct tcp_header* packet, uint16_t packet_len)
{
    4872:	cf 92       	push	r12
    4874:	df 92       	push	r13
    4876:	ef 92       	push	r14
    4878:	ff 92       	push	r15
    487a:	0f 93       	push	r16
    487c:	1f 93       	push	r17
    487e:	7c 01       	movw	r14, r24
    4880:	6b 01       	movw	r12, r22
    4882:	8a 01       	movw	r16, r20
	/* pseudo header */
	uint16_t checksum = IP_PROTOCOL_TCP + packet_len;
    4884:	0a 5f       	subi	r16, 0xFA	; 250
    4886:	1f 4f       	sbci	r17, 0xFF	; 255
	checksum = net_calc_checksum(checksum, ip_get_address(), 4, 4);
    4888:	0e 94 d9 1e 	call	0x3db2	; 0x3db2 <ip_get_address>
    488c:	bc 01       	movw	r22, r24
    488e:	c8 01       	movw	r24, r16
    4890:	06 50       	subi	r16, 0x06	; 6
    4892:	10 40       	sbci	r17, 0x00	; 0
    4894:	44 e0       	ldi	r20, 0x04	; 4
    4896:	50 e0       	ldi	r21, 0x00	; 0
    4898:	24 e0       	ldi	r18, 0x04	; 4
    489a:	0e 94 b1 20 	call	0x4162	; 0x4162 <net_calc_checksum>
	checksum = net_calc_checksum(checksum, ip_destination, 4, 4);
    489e:	b7 01       	movw	r22, r14
    48a0:	44 e0       	ldi	r20, 0x04	; 4
    48a2:	50 e0       	ldi	r21, 0x00	; 0
    48a4:	24 e0       	ldi	r18, 0x04	; 4
    48a6:	0e 94 b1 20 	call	0x4162	; 0x4162 <net_calc_checksum>

	/* real package */
	return ~net_calc_checksum(checksum, (uint8_t*) packet, packet_len, 16);
    48aa:	b6 01       	movw	r22, r12
    48ac:	a8 01       	movw	r20, r16
    48ae:	20 e1       	ldi	r18, 0x10	; 16
    48b0:	0e 94 b1 20 	call	0x4162	; 0x4162 <net_calc_checksum>
    48b4:	9c 01       	movw	r18, r24
    48b6:	20 95       	com	r18
    48b8:	30 95       	com	r19
}
    48ba:	c9 01       	movw	r24, r18
    48bc:	1f 91       	pop	r17
    48be:	0f 91       	pop	r16
    48c0:	ff 90       	pop	r15
    48c2:	ef 90       	pop	r14
    48c4:	df 90       	pop	r13
    48c6:	cf 90       	pop	r12
    48c8:	08 95       	ret

000048ca <tcp_send_packet>:
 * \param[in] flags The TCP flags which should be set in the packet(s).
 * \param[in] send_data Determines wether non-empty or empty packets should be sent.
 * \returns \c true if the packet(s) was/were successfully sent, \c false otherwise.
 */
bool tcp_send_packet(struct tcp_tcb* tcb, uint8_t flags, bool send_data)
{
    48ca:	2f 92       	push	r2
    48cc:	3f 92       	push	r3
    48ce:	4f 92       	push	r4
    48d0:	5f 92       	push	r5
    48d2:	6f 92       	push	r6
    48d4:	7f 92       	push	r7
    48d6:	8f 92       	push	r8
    48d8:	9f 92       	push	r9
    48da:	af 92       	push	r10
    48dc:	bf 92       	push	r11
    48de:	cf 92       	push	r12
    48e0:	df 92       	push	r13
    48e2:	ef 92       	push	r14
    48e4:	ff 92       	push	r15
    48e6:	0f 93       	push	r16
    48e8:	1f 93       	push	r17
    48ea:	df 93       	push	r29
    48ec:	cf 93       	push	r28
    48ee:	cd b7       	in	r28, 0x3d	; 61
    48f0:	de b7       	in	r29, 0x3e	; 62
    48f2:	2b 97       	sbiw	r28, 0x0b	; 11
    48f4:	0f b6       	in	r0, 0x3f	; 63
    48f6:	f8 94       	cli
    48f8:	de bf       	out	0x3e, r29	; 62
    48fa:	0f be       	out	0x3f, r0	; 63
    48fc:	cd bf       	out	0x3d, r28	; 61
    48fe:	9b 87       	std	Y+11, r25	; 0x0b
    4900:	8a 87       	std	Y+10, r24	; 0x0a
    4902:	6f 83       	std	Y+7, r22	; 0x07
    4904:	48 87       	std	Y+8, r20	; 0x08
	if(!tcb || (flags & TCP_FLAG_RST)) {
    4906:	89 2b       	or	r24, r25
    4908:	09 f4       	brne	.+2      	; 0x490c <tcp_send_packet+0x42>
    490a:	2f c1       	rjmp	.+606    	; 0x4b6a <tcp_send_packet+0x2a0>
    490c:	86 2f       	mov	r24, r22
    490e:	90 e0       	ldi	r25, 0x00	; 0
    4910:	62 fd       	sbrc	r22, 2
    4912:	2b c1       	rjmp	.+598    	; 0x4b6a <tcp_send_packet+0x2a0>
	}

	/* For simplicity prevent sending data when
	 * transmitting SYNs.
	 */
	if(flags & TCP_FLAG_SYN) {
    4914:	32 e0       	ldi	r19, 0x02	; 2
    4916:	c3 2e       	mov	r12, r19
    4918:	d1 2c       	mov	r13, r1
    491a:	c8 22       	and	r12, r24
    491c:	d9 22       	and	r13, r25
    491e:	61 fd       	sbrc	r22, 1
    4920:	18 86       	std	Y+8, r1	; 0x08
		send_data = false;
	}

	/* prepare packet header */
	struct tcp_header* packet_header = (struct tcp_header*) ip_get_buffer();
	memset(packet_header, 0, sizeof(*packet_header));
    4922:	84 e1       	ldi	r24, 0x14	; 20
    4924:	e2 eb       	ldi	r30, 0xB2	; 178
    4926:	fe e0       	ldi	r31, 0x0E	; 14
    4928:	11 92       	st	Z+, r1
    492a:	8a 95       	dec	r24
    492c:	e9 f7       	brne	.-6      	; 0x4928 <tcp_send_packet+0x5e>
	packet_header->port_source = hton16(tcb->port_source);
    492e:	ea 85       	ldd	r30, Y+10	; 0x0a
    4930:	fb 85       	ldd	r31, Y+11	; 0x0b
    4932:	80 85       	ldd	r24, Z+8	; 0x08
    4934:	91 85       	ldd	r25, Z+9	; 0x09
    4936:	0e 94 d1 20 	call	0x41a2	; 0x41a2 <hton16>
    493a:	90 93 b3 0e 	sts	0x0EB3, r25
    493e:	80 93 b2 0e 	sts	0x0EB2, r24
	packet_header->port_destination = hton16(tcb->port_destination);
    4942:	ea 85       	ldd	r30, Y+10	; 0x0a
    4944:	fb 85       	ldd	r31, Y+11	; 0x0b
    4946:	82 85       	ldd	r24, Z+10	; 0x0a
    4948:	93 85       	ldd	r25, Z+11	; 0x0b
    494a:	0e 94 d1 20 	call	0x41a2	; 0x41a2 <hton16>
    494e:	90 93 b5 0e 	sts	0x0EB5, r25
    4952:	80 93 b4 0e 	sts	0x0EB4, r24
	packet_header->ack = hton32(tcb->acked);
    4956:	ea 85       	ldd	r30, Y+10	; 0x0a
    4958:	fb 85       	ldd	r31, Y+11	; 0x0b
    495a:	62 89       	ldd	r22, Z+18	; 0x12
    495c:	73 89       	ldd	r23, Z+19	; 0x13
    495e:	84 89       	ldd	r24, Z+20	; 0x14
    4960:	95 89       	ldd	r25, Z+21	; 0x15
    4962:	0e 94 d7 20 	call	0x41ae	; 0x41ae <hton32>
    4966:	60 93 ba 0e 	sts	0x0EBA, r22
    496a:	70 93 bb 0e 	sts	0x0EBB, r23
    496e:	80 93 bc 0e 	sts	0x0EBC, r24
    4972:	90 93 bd 0e 	sts	0x0EBD, r25
	packet_header->window = hton16(tcp_queue_space_rx(tcb->queue));
    4976:	ea 85       	ldd	r30, Y+10	; 0x0a
    4978:	fb 85       	ldd	r31, Y+11	; 0x0b
    497a:	87 8d       	ldd	r24, Z+31	; 0x1f
    497c:	90 a1       	ldd	r25, Z+32	; 0x20
    497e:	0e 94 1c 2c 	call	0x5838	; 0x5838 <tcp_queue_space_rx>
    4982:	0e 94 d1 20 	call	0x41a2	; 0x41a2 <hton16>
    4986:	90 93 c1 0e 	sts	0x0EC1, r25
    498a:	80 93 c0 0e 	sts	0x0EC0, r24
	packet_header->urgent = HTON16(0x0000);
    498e:	10 92 c5 0e 	sts	0x0EC5, r1
    4992:	10 92 c4 0e 	sts	0x0EC4, r1

	uint16_t data_available = tcp_queue_used_tx(tcb->queue);
    4996:	ea 85       	ldd	r30, Y+10	; 0x0a
    4998:	fb 85       	ldd	r31, Y+11	; 0x0b
    499a:	87 8d       	ldd	r24, Z+31	; 0x1f
    499c:	90 a1       	ldd	r25, Z+32	; 0x20
    499e:	0e 94 bb 2c 	call	0x5976	; 0x5976 <tcp_queue_used_tx>
    49a2:	bc 01       	movw	r22, r24
	uint8_t* packet_data = (uint8_t*) (packet_header + 1);
	uint16_t packet_header_size = sizeof(*packet_header);
	uint16_t packet_data_max = ip_get_buffer_size() - packet_header_size;
	uint32_t packet_seq = tcb->send_base;
    49a4:	ea 85       	ldd	r30, Y+10	; 0x0a
    49a6:	fb 85       	ldd	r31, Y+11	; 0x0b
    49a8:	e4 84       	ldd	r14, Z+12	; 0x0c
    49aa:	f5 84       	ldd	r15, Z+13	; 0x0d
    49ac:	06 85       	ldd	r16, Z+14	; 0x0e
    49ae:	17 85       	ldd	r17, Z+15	; 0x0f

	if(flags & TCP_FLAG_SYN) {
    49b0:	cd 28       	or	r12, r13
    49b2:	61 f4       	brne	.+24     	; 0x49cc <tcp_send_packet+0x102>
    49b4:	82 eb       	ldi	r24, 0xB2	; 178
    49b6:	9e e0       	ldi	r25, 0x0E	; 14
    49b8:	44 96       	adiw	r24, 0x14	; 20
    49ba:	9c 83       	std	Y+4, r25	; 0x04
    49bc:	8b 83       	std	Y+3, r24	; 0x03
    49be:	e4 e1       	ldi	r30, 0x14	; 20
    49c0:	f0 e0       	ldi	r31, 0x00	; 0
    49c2:	fa 83       	std	Y+2, r31	; 0x02
    49c4:	e9 83       	std	Y+1, r30	; 0x01
    49c6:	44 ea       	ldi	r20, 0xA4	; 164
    49c8:	51 e0       	ldi	r21, 0x01	; 1
    49ca:	17 c0       	rjmp	.+46     	; 0x49fa <tcp_send_packet+0x130>
		/* send option informing about maximum segment size */
		if(packet_data_max >= sizeof(uint32_t)) {
			*((uint32_t*) packet_data) = HTON32(0x0204UL << 16 | TCP_MSS);
    49cc:	82 e0       	ldi	r24, 0x02	; 2
    49ce:	94 e0       	ldi	r25, 0x04	; 4
    49d0:	a1 e0       	ldi	r26, 0x01	; 1
    49d2:	b4 ea       	ldi	r27, 0xA4	; 164
    49d4:	80 93 c6 0e 	sts	0x0EC6, r24
    49d8:	90 93 c7 0e 	sts	0x0EC7, r25
    49dc:	a0 93 c8 0e 	sts	0x0EC8, r26
    49e0:	b0 93 c9 0e 	sts	0x0EC9, r27
    49e4:	82 eb       	ldi	r24, 0xB2	; 178
    49e6:	9e e0       	ldi	r25, 0x0E	; 14
    49e8:	48 96       	adiw	r24, 0x18	; 24
    49ea:	9c 83       	std	Y+4, r25	; 0x04
    49ec:	8b 83       	std	Y+3, r24	; 0x03
    49ee:	e8 e1       	ldi	r30, 0x18	; 24
    49f0:	f0 e0       	ldi	r31, 0x00	; 0
    49f2:	fa 83       	std	Y+2, r31	; 0x02
    49f4:	e9 83       	std	Y+1, r30	; 0x01
    49f6:	40 ea       	ldi	r20, 0xA0	; 160
    49f8:	51 e0       	ldi	r21, 0x01	; 1
			packet_data_max -= sizeof(uint32_t);
			packet_header_size += sizeof(uint32_t);
		}
	}

	packet_header->offset = (packet_header_size / 4) << 4;
    49fa:	89 81       	ldd	r24, Y+1	; 0x01
    49fc:	9a 81       	ldd	r25, Y+2	; 0x02
    49fe:	96 95       	lsr	r25
    4a00:	87 95       	ror	r24
    4a02:	96 95       	lsr	r25
    4a04:	87 95       	ror	r24
    4a06:	82 95       	swap	r24
    4a08:	80 7f       	andi	r24, 0xF0	; 240
    4a0a:	80 93 be 0e 	sts	0x0EBE, r24

	/* take window and MSS of remote host into account */
	if(packet_data_max > tcb->mss) {
    4a0e:	ea 85       	ldd	r30, Y+10	; 0x0a
    4a10:	fb 85       	ldd	r31, Y+11	; 0x0b
    4a12:	26 89       	ldd	r18, Z+22	; 0x16
    4a14:	37 89       	ldd	r19, Z+23	; 0x17
    4a16:	1a 01       	movw	r2, r20
    4a18:	24 17       	cp	r18, r20
    4a1a:	35 07       	cpc	r19, r21
    4a1c:	08 f4       	brcc	.+2      	; 0x4a20 <tcp_send_packet+0x156>
    4a1e:	19 01       	movw	r2, r18
		packet_data_max = tcb->mss;
	}
	
	if(tcb->window > 0) {
    4a20:	ea 85       	ldd	r30, Y+10	; 0x0a
    4a22:	fb 85       	ldd	r31, Y+11	; 0x0b
    4a24:	80 8d       	ldd	r24, Z+24	; 0x18
    4a26:	91 8d       	ldd	r25, Z+25	; 0x19
    4a28:	00 97       	sbiw	r24, 0x00	; 0
    4a2a:	41 f0       	breq	.+16     	; 0x4a3c <tcp_send_packet+0x172>
    4a2c:	82 15       	cp	r24, r2
    4a2e:	93 05       	cpc	r25, r3
    4a30:	08 f4       	brcc	.+2      	; 0x4a34 <tcp_send_packet+0x16a>
    4a32:	1c 01       	movw	r2, r24
		if(packet_data_max > tcb->window) {
			packet_data_max = tcb->window;
		}
		if(data_available > tcb->window) {
    4a34:	86 17       	cp	r24, r22
    4a36:	97 07       	cpc	r25, r23
    4a38:	38 f0       	brcs	.+14     	; 0x4a48 <tcp_send_packet+0x17e>
    4a3a:	05 c0       	rjmp	.+10     	; 0x4a46 <tcp_send_packet+0x17c>
			data_available = tcb->window;
		}
	} else {
		if(data_available > tcb->mss) {
    4a3c:	26 17       	cp	r18, r22
    4a3e:	37 07       	cpc	r19, r23
    4a40:	10 f4       	brcc	.+4      	; 0x4a46 <tcp_send_packet+0x17c>
    4a42:	c9 01       	movw	r24, r18
    4a44:	01 c0       	rjmp	.+2      	; 0x4a48 <tcp_send_packet+0x17e>
    4a46:	cb 01       	movw	r24, r22
		 	*/
			data_available = tcb->mss;
		}
	}

	uint16_t data_pos = tcb->send_next;
    4a48:	ea 85       	ldd	r30, Y+10	; 0x0a
    4a4a:	fb 85       	ldd	r31, Y+11	; 0x0b
    4a4c:	c0 88       	ldd	r12, Z+16	; 0x10
    4a4e:	d1 88       	ldd	r13, Z+17	; 0x11
	bool success = true;

	data_available -= data_pos;
    4a50:	2c 01       	movw	r4, r24
    4a52:	4c 18       	sub	r4, r12
    4a54:	5d 08       	sbc	r5, r13
	packet_seq += data_pos;
    4a56:	46 01       	movw	r8, r12
    4a58:	aa 24       	eor	r10, r10
    4a5a:	bb 24       	eor	r11, r11
    4a5c:	8e 0c       	add	r8, r14
    4a5e:	9f 1c       	adc	r9, r15
    4a60:	a0 1e       	adc	r10, r16
    4a62:	b1 1e       	adc	r11, r17
			packet_header->flags = flags & ~TCP_FLAG_FIN;
		else
			packet_header->flags = flags;

		/* calculate header checksum */
		packet_header->checksum = hton16(tcp_calc_checksum(tcb->ip, packet_header, packet_header_size + packet_data_len));
    4a64:	34 96       	adiw	r30, 0x04	; 4
    4a66:	fe 83       	std	Y+6, r31	; 0x06
    4a68:	ed 83       	std	Y+5, r30	; 0x05
		/* set sequence number */
		packet_header->seq = hton32(packet_seq);

		/* ensure FIN is set only if we are sending the last data byte */
		if(data_pos + packet_data_len < tcp_queue_used_tx(tcb->queue))
			packet_header->flags = flags & ~TCP_FLAG_FIN;
    4a6a:	ff 81       	ldd	r31, Y+7	; 0x07
    4a6c:	fe 7f       	andi	r31, 0xFE	; 254
    4a6e:	f9 87       	std	Y+9, r31	; 0x09
	data_available -= data_pos;
	packet_seq += data_pos;
	do {
		uint16_t packet_data_len = 0;

		if(send_data) {
    4a70:	28 85       	ldd	r18, Y+8	; 0x08
    4a72:	22 23       	and	r18, r18
    4a74:	19 f4       	brne	.+6      	; 0x4a7c <tcp_send_packet+0x1b2>
    4a76:	ee 24       	eor	r14, r14
    4a78:	ff 24       	eor	r15, r15
    4a7a:	27 c0       	rjmp	.+78     	; 0x4aca <tcp_send_packet+0x200>
    4a7c:	72 01       	movw	r14, r4
    4a7e:	24 14       	cp	r2, r4
    4a80:	35 04       	cpc	r3, r5
    4a82:	08 f4       	brcc	.+2      	; 0x4a86 <tcp_send_packet+0x1bc>
    4a84:	71 01       	movw	r14, r2
				if(!data_pos && packet_data_len > 1) {
					//packet_data_len /= 2;
				}
			}

			tcp_queue_peek_tx( tcb->queue, packet_data, data_pos, packet_data_len );
    4a86:	ea 85       	ldd	r30, Y+10	; 0x0a
    4a88:	fb 85       	ldd	r31, Y+11	; 0x0b
    4a8a:	87 8d       	ldd	r24, Z+31	; 0x1f
    4a8c:	90 a1       	ldd	r25, Z+32	; 0x20
    4a8e:	6b 81       	ldd	r22, Y+3	; 0x03
    4a90:	7c 81       	ldd	r23, Y+4	; 0x04
    4a92:	a6 01       	movw	r20, r12
    4a94:	97 01       	movw	r18, r14
    4a96:	0e 94 97 2d 	call	0x5b2e	; 0x5b2e <tcp_queue_peek_tx>

			if(packet_data_len > 0) {
    4a9a:	e1 14       	cp	r14, r1
    4a9c:	f1 04       	cpc	r15, r1
    4a9e:	a9 f0       	breq	.+42     	; 0x4aca <tcp_send_packet+0x200>
				/* start retransmission timer */
				tcb->timeout = tcb->rto << (tcb->retx > 4 ? 4 : tcb->retx); /* exponential backoff */
    4aa0:	ea 85       	ldd	r30, Y+10	; 0x0a
    4aa2:	fb 85       	ldd	r31, Y+11	; 0x0b
    4aa4:	84 8d       	ldd	r24, Z+28	; 0x1c
    4aa6:	23 8d       	ldd	r18, Z+27	; 0x1b
    4aa8:	25 30       	cpi	r18, 0x05	; 5
    4aaa:	10 f0       	brcs	.+4      	; 0x4ab0 <tcp_send_packet+0x1e6>
    4aac:	24 e0       	ldi	r18, 0x04	; 4
    4aae:	30 e0       	ldi	r19, 0x00	; 0
    4ab0:	90 e0       	ldi	r25, 0x00	; 0
    4ab2:	02 c0       	rjmp	.+4      	; 0x4ab8 <tcp_send_packet+0x1ee>
    4ab4:	88 0f       	add	r24, r24
    4ab6:	99 1f       	adc	r25, r25
    4ab8:	2a 95       	dec	r18
    4aba:	e2 f7       	brpl	.-8      	; 0x4ab4 <tcp_send_packet+0x1ea>
    4abc:	ea 85       	ldd	r30, Y+10	; 0x0a
    4abe:	fb 85       	ldd	r31, Y+11	; 0x0b
    4ac0:	82 8f       	std	Z+26, r24	; 0x1a
				if(tcb->timeout < 1) {
    4ac2:	88 23       	and	r24, r24
    4ac4:	11 f4       	brne	.+4      	; 0x4aca <tcp_send_packet+0x200>
					tcb->timeout = 1;
    4ac6:	21 e0       	ldi	r18, 0x01	; 1
    4ac8:	22 8f       	std	Z+26, r18	; 0x1a
				}
			}
		}

		/* set sequence number */
		packet_header->seq = hton32(packet_seq);
    4aca:	c5 01       	movw	r24, r10
    4acc:	b4 01       	movw	r22, r8
    4ace:	0e 94 d7 20 	call	0x41ae	; 0x41ae <hton32>
    4ad2:	60 93 b6 0e 	sts	0x0EB6, r22
    4ad6:	70 93 b7 0e 	sts	0x0EB7, r23
    4ada:	80 93 b8 0e 	sts	0x0EB8, r24
    4ade:	90 93 b9 0e 	sts	0x0EB9, r25

		/* ensure FIN is set only if we are sending the last data byte */
		if(data_pos + packet_data_len < tcp_queue_used_tx(tcb->queue))
    4ae2:	37 01       	movw	r6, r14
    4ae4:	6c 0c       	add	r6, r12
    4ae6:	7d 1c       	adc	r7, r13
    4ae8:	ea 85       	ldd	r30, Y+10	; 0x0a
    4aea:	fb 85       	ldd	r31, Y+11	; 0x0b
    4aec:	87 8d       	ldd	r24, Z+31	; 0x1f
    4aee:	90 a1       	ldd	r25, Z+32	; 0x20
    4af0:	0e 94 bb 2c 	call	0x5976	; 0x5976 <tcp_queue_used_tx>
    4af4:	68 16       	cp	r6, r24
    4af6:	79 06       	cpc	r7, r25
    4af8:	20 f4       	brcc	.+8      	; 0x4b02 <tcp_send_packet+0x238>
			packet_header->flags = flags & ~TCP_FLAG_FIN;
    4afa:	f9 85       	ldd	r31, Y+9	; 0x09
    4afc:	f0 93 bf 0e 	sts	0x0EBF, r31
    4b00:	03 c0       	rjmp	.+6      	; 0x4b08 <tcp_send_packet+0x23e>
		else
			packet_header->flags = flags;
    4b02:	2f 81       	ldd	r18, Y+7	; 0x07
    4b04:	20 93 bf 0e 	sts	0x0EBF, r18

		/* calculate header checksum */
		packet_header->checksum = hton16(tcp_calc_checksum(tcb->ip, packet_header, packet_header_size + packet_data_len));
    4b08:	09 81       	ldd	r16, Y+1	; 0x01
    4b0a:	1a 81       	ldd	r17, Y+2	; 0x02
    4b0c:	0e 0d       	add	r16, r14
    4b0e:	1f 1d       	adc	r17, r15
    4b10:	8d 81       	ldd	r24, Y+5	; 0x05
    4b12:	9e 81       	ldd	r25, Y+6	; 0x06
    4b14:	62 eb       	ldi	r22, 0xB2	; 178
    4b16:	7e e0       	ldi	r23, 0x0E	; 14
    4b18:	a8 01       	movw	r20, r16
    4b1a:	0e 94 39 24 	call	0x4872	; 0x4872 <tcp_calc_checksum>
    4b1e:	0e 94 d1 20 	call	0x41a2	; 0x41a2 <hton16>
    4b22:	90 93 c3 0e 	sts	0x0EC3, r25
    4b26:	80 93 c2 0e 	sts	0x0EC2, r24

		/* transmit packet */
		success = success && ip_send_packet(tcb->ip,
    4b2a:	8d 81       	ldd	r24, Y+5	; 0x05
    4b2c:	9e 81       	ldd	r25, Y+6	; 0x06
    4b2e:	66 e0       	ldi	r22, 0x06	; 6
    4b30:	a8 01       	movw	r20, r16
    4b32:	0e 94 6c 1f 	call	0x3ed8	; 0x3ed8 <ip_send_packet>
											IP_PROTOCOL_TCP,
											packet_header_size + packet_data_len
										   );

		if( success ) {
    4b36:	88 23       	and	r24, r24
    4b38:	79 f0       	breq	.+30     	; 0x4b58 <tcp_send_packet+0x28e>
			packet_seq += packet_data_len;
			data_pos += packet_data_len;
			data_available -= packet_data_len;
		}

	} while(success && send_data && data_available > 0);
    4b3a:	88 85       	ldd	r24, Y+8	; 0x08
    4b3c:	88 23       	and	r24, r24
    4b3e:	71 f0       	breq	.+28     	; 0x4b5c <tcp_send_packet+0x292>
										   );

		if( success ) {
			packet_seq += packet_data_len;
			data_pos += packet_data_len;
			data_available -= packet_data_len;
    4b40:	4e 18       	sub	r4, r14
    4b42:	5f 08       	sbc	r5, r15
		}

	} while(success && send_data && data_available > 0);
    4b44:	59 f0       	breq	.+22     	; 0x4b5c <tcp_send_packet+0x292>
											IP_PROTOCOL_TCP,
											packet_header_size + packet_data_len
										   );

		if( success ) {
			packet_seq += packet_data_len;
    4b46:	c7 01       	movw	r24, r14
    4b48:	a0 e0       	ldi	r26, 0x00	; 0
    4b4a:	b0 e0       	ldi	r27, 0x00	; 0
    4b4c:	88 0e       	add	r8, r24
    4b4e:	99 1e       	adc	r9, r25
    4b50:	aa 1e       	adc	r10, r26
    4b52:	bb 1e       	adc	r11, r27
    4b54:	63 01       	movw	r12, r6
    4b56:	8c cf       	rjmp	.-232    	; 0x4a70 <tcp_send_packet+0x1a6>
    4b58:	80 e0       	ldi	r24, 0x00	; 0
    4b5a:	02 c0       	rjmp	.+4      	; 0x4b60 <tcp_send_packet+0x296>
    4b5c:	63 01       	movw	r12, r6
    4b5e:	81 e0       	ldi	r24, 0x01	; 1
			data_available -= packet_data_len;
		}

	} while(success && send_data && data_available > 0);

	tcb->send_next = data_pos;
    4b60:	ea 85       	ldd	r30, Y+10	; 0x0a
    4b62:	fb 85       	ldd	r31, Y+11	; 0x0b
    4b64:	d1 8a       	std	Z+17, r13	; 0x11
    4b66:	c0 8a       	std	Z+16, r12	; 0x10
    4b68:	01 c0       	rjmp	.+2      	; 0x4b6c <tcp_send_packet+0x2a2>

	return success;
    4b6a:	80 e0       	ldi	r24, 0x00	; 0
}
    4b6c:	2b 96       	adiw	r28, 0x0b	; 11
    4b6e:	0f b6       	in	r0, 0x3f	; 63
    4b70:	f8 94       	cli
    4b72:	de bf       	out	0x3e, r29	; 62
    4b74:	0f be       	out	0x3f, r0	; 63
    4b76:	cd bf       	out	0x3d, r28	; 61
    4b78:	cf 91       	pop	r28
    4b7a:	df 91       	pop	r29
    4b7c:	1f 91       	pop	r17
    4b7e:	0f 91       	pop	r16
    4b80:	ff 90       	pop	r15
    4b82:	ef 90       	pop	r14
    4b84:	df 90       	pop	r13
    4b86:	cf 90       	pop	r12
    4b88:	bf 90       	pop	r11
    4b8a:	af 90       	pop	r10
    4b8c:	9f 90       	pop	r9
    4b8e:	8f 90       	pop	r8
    4b90:	7f 90       	pop	r7
    4b92:	6f 90       	pop	r6
    4b94:	5f 90       	pop	r5
    4b96:	4f 90       	pop	r4
    4b98:	3f 90       	pop	r3
    4b9a:	2f 90       	pop	r2
    4b9c:	08 95       	ret

00004b9e <tcp_send_rst>:
 * \param[in] packet A pointer to the buffer which contains the TCP packet to which the reset package should be an response.
 * \param[in] packet_len The packet length in bytes of the packet in \a packet.
 * \returns \c true if the reset packet has successfully been sent, \c false on failure.
 */
bool tcp_send_rst(const uint8_t* ip_destination, const struct tcp_header* packet, uint16_t packet_len)
{
    4b9e:	cf 92       	push	r12
    4ba0:	df 92       	push	r13
    4ba2:	ef 92       	push	r14
    4ba4:	ff 92       	push	r15
    4ba6:	0f 93       	push	r16
    4ba8:	1f 93       	push	r17
    4baa:	cf 93       	push	r28
    4bac:	df 93       	push	r29
    4bae:	6c 01       	movw	r12, r24
    4bb0:	eb 01       	movw	r28, r22
    4bb2:	8a 01       	movw	r16, r20
	if(!packet)
    4bb4:	61 15       	cp	r22, r1
    4bb6:	71 05       	cpc	r23, r1
    4bb8:	09 f4       	brne	.+2      	; 0x4bbc <tcp_send_rst+0x1e>
    4bba:	74 c0       	rjmp	.+232    	; 0x4ca4 <tcp_send_rst+0x106>
		return false;
	if(packet->flags & TCP_FLAG_RST)
    4bbc:	8d 85       	ldd	r24, Y+13	; 0x0d
    4bbe:	82 fd       	sbrc	r24, 2
    4bc0:	71 c0       	rjmp	.+226    	; 0x4ca4 <tcp_send_rst+0x106>
		return false;

	struct tcp_header* packet_header = (struct tcp_header*) ip_get_buffer();

	/* prepare packet header */
	memset(packet_header, 0, sizeof(*packet_header));
    4bc2:	84 e1       	ldi	r24, 0x14	; 20
    4bc4:	e2 eb       	ldi	r30, 0xB2	; 178
    4bc6:	fe e0       	ldi	r31, 0x0E	; 14
    4bc8:	df 01       	movw	r26, r30
    4bca:	1d 92       	st	X+, r1
    4bcc:	8a 95       	dec	r24
    4bce:	e9 f7       	brne	.-6      	; 0x4bca <tcp_send_rst+0x2c>
	packet_header->port_source = packet->port_destination;
    4bd0:	8a 81       	ldd	r24, Y+2	; 0x02
    4bd2:	9b 81       	ldd	r25, Y+3	; 0x03
    4bd4:	90 93 b3 0e 	sts	0x0EB3, r25
    4bd8:	80 93 b2 0e 	sts	0x0EB2, r24
	packet_header->port_destination = packet->port_source;
    4bdc:	88 81       	ld	r24, Y
    4bde:	99 81       	ldd	r25, Y+1	; 0x01
    4be0:	90 93 b5 0e 	sts	0x0EB5, r25
    4be4:	80 93 b4 0e 	sts	0x0EB4, r24
	packet_header->offset = (sizeof(*packet_header) / 4) << 4;
    4be8:	80 e5       	ldi	r24, 0x50	; 80
    4bea:	80 93 be 0e 	sts	0x0EBE, r24

	if(packet->flags & TCP_FLAG_ACK)
    4bee:	8d 85       	ldd	r24, Y+13	; 0x0d
    4bf0:	84 ff       	sbrs	r24, 4
    4bf2:	10 c0       	rjmp	.+32     	; 0x4c14 <tcp_send_rst+0x76>
	{
		packet_header->flags = TCP_FLAG_RST;
    4bf4:	84 e0       	ldi	r24, 0x04	; 4
    4bf6:	80 93 bf 0e 	sts	0x0EBF, r24
		packet_header->seq = packet->ack;
    4bfa:	88 85       	ldd	r24, Y+8	; 0x08
    4bfc:	99 85       	ldd	r25, Y+9	; 0x09
    4bfe:	aa 85       	ldd	r26, Y+10	; 0x0a
    4c00:	bb 85       	ldd	r27, Y+11	; 0x0b
    4c02:	80 93 b6 0e 	sts	0x0EB6, r24
    4c06:	90 93 b7 0e 	sts	0x0EB7, r25
    4c0a:	a0 93 b8 0e 	sts	0x0EB8, r26
    4c0e:	b0 93 b9 0e 	sts	0x0EB9, r27
    4c12:	34 c0       	rjmp	.+104    	; 0x4c7c <tcp_send_rst+0xde>
	}
	else
	{
		uint32_t ack = ntoh32(packet->seq) + packet_len - (packet->offset >> 4) * 4;
    4c14:	6c 81       	ldd	r22, Y+4	; 0x04
    4c16:	7d 81       	ldd	r23, Y+5	; 0x05
    4c18:	8e 81       	ldd	r24, Y+6	; 0x06
    4c1a:	9f 81       	ldd	r25, Y+7	; 0x07
    4c1c:	0e 94 d7 20 	call	0x41ae	; 0x41ae <hton32>
    4c20:	78 01       	movw	r14, r16
    4c22:	00 e0       	ldi	r16, 0x00	; 0
    4c24:	10 e0       	ldi	r17, 0x00	; 0
    4c26:	2c 85       	ldd	r18, Y+12	; 0x0c
    4c28:	22 95       	swap	r18
    4c2a:	2f 70       	andi	r18, 0x0F	; 15
    4c2c:	30 e0       	ldi	r19, 0x00	; 0
    4c2e:	22 0f       	add	r18, r18
    4c30:	33 1f       	adc	r19, r19
    4c32:	22 0f       	add	r18, r18
    4c34:	33 1f       	adc	r19, r19
    4c36:	44 27       	eor	r20, r20
    4c38:	37 fd       	sbrc	r19, 7
    4c3a:	40 95       	com	r20
    4c3c:	54 2f       	mov	r21, r20
    4c3e:	e2 1a       	sub	r14, r18
    4c40:	f3 0a       	sbc	r15, r19
    4c42:	04 0b       	sbc	r16, r20
    4c44:	15 0b       	sbc	r17, r21
    4c46:	e6 0e       	add	r14, r22
    4c48:	f7 1e       	adc	r15, r23
    4c4a:	08 1f       	adc	r16, r24
    4c4c:	19 1f       	adc	r17, r25
		if(packet->flags & TCP_FLAG_SYN)
    4c4e:	8d 85       	ldd	r24, Y+13	; 0x0d
    4c50:	81 ff       	sbrs	r24, 1
    4c52:	05 c0       	rjmp	.+10     	; 0x4c5e <tcp_send_rst+0xc0>
			++ack;
    4c54:	08 94       	sec
    4c56:	e1 1c       	adc	r14, r1
    4c58:	f1 1c       	adc	r15, r1
    4c5a:	01 1d       	adc	r16, r1
    4c5c:	11 1d       	adc	r17, r1

		packet_header->flags = TCP_FLAG_RST | TCP_FLAG_ACK;
    4c5e:	84 e1       	ldi	r24, 0x14	; 20
    4c60:	80 93 bf 0e 	sts	0x0EBF, r24
		packet_header->ack = hton32(ack);
    4c64:	c8 01       	movw	r24, r16
    4c66:	b7 01       	movw	r22, r14
    4c68:	0e 94 d7 20 	call	0x41ae	; 0x41ae <hton32>
    4c6c:	60 93 ba 0e 	sts	0x0EBA, r22
    4c70:	70 93 bb 0e 	sts	0x0EBB, r23
    4c74:	80 93 bc 0e 	sts	0x0EBC, r24
    4c78:	90 93 bd 0e 	sts	0x0EBD, r25
	}

	/* calculate header checksum */
	packet_header->checksum = hton16(tcp_calc_checksum(ip_destination, packet_header, sizeof(*packet_header)));
    4c7c:	c6 01       	movw	r24, r12
    4c7e:	62 eb       	ldi	r22, 0xB2	; 178
    4c80:	7e e0       	ldi	r23, 0x0E	; 14
    4c82:	44 e1       	ldi	r20, 0x14	; 20
    4c84:	50 e0       	ldi	r21, 0x00	; 0
    4c86:	0e 94 39 24 	call	0x4872	; 0x4872 <tcp_calc_checksum>
    4c8a:	0e 94 d1 20 	call	0x41a2	; 0x41a2 <hton16>
    4c8e:	90 93 c3 0e 	sts	0x0EC3, r25
    4c92:	80 93 c2 0e 	sts	0x0EC2, r24

	/* transmit packet */
	return ip_send_packet(ip_destination,
    4c96:	c6 01       	movw	r24, r12
    4c98:	66 e0       	ldi	r22, 0x06	; 6
    4c9a:	44 e1       	ldi	r20, 0x14	; 20
    4c9c:	50 e0       	ldi	r21, 0x00	; 0
    4c9e:	0e 94 6c 1f 	call	0x3ed8	; 0x3ed8 <ip_send_packet>
    4ca2:	01 c0       	rjmp	.+2      	; 0x4ca6 <tcp_send_rst+0x108>
    4ca4:	80 e0       	ldi	r24, 0x00	; 0
						  IP_PROTOCOL_TCP,
						  sizeof(*packet_header)
						 );
}
    4ca6:	df 91       	pop	r29
    4ca8:	cf 91       	pop	r28
    4caa:	1f 91       	pop	r17
    4cac:	0f 91       	pop	r16
    4cae:	ff 90       	pop	r15
    4cb0:	ef 90       	pop	r14
    4cb2:	df 90       	pop	r13
    4cb4:	cf 90       	pop	r12
    4cb6:	08 95       	ret

00004cb8 <tcp_handle_packet>:
 * \note This function is used internally and should not be explicitly called by applications.
 *
 * \returns \c true if a matching socket was found, \c false if the packet was discarded.
 */
bool tcp_handle_packet(const uint8_t* ip, const struct tcp_header* packet, uint16_t packet_len)
{
    4cb8:	6f 92       	push	r6
    4cba:	7f 92       	push	r7
    4cbc:	8f 92       	push	r8
    4cbe:	9f 92       	push	r9
    4cc0:	af 92       	push	r10
    4cc2:	bf 92       	push	r11
    4cc4:	cf 92       	push	r12
    4cc6:	df 92       	push	r13
    4cc8:	ef 92       	push	r14
    4cca:	ff 92       	push	r15
    4ccc:	0f 93       	push	r16
    4cce:	1f 93       	push	r17
    4cd0:	cf 93       	push	r28
    4cd2:	df 93       	push	r29
    4cd4:	7c 01       	movw	r14, r24
    4cd6:	5b 01       	movw	r10, r22
    4cd8:	3a 01       	movw	r6, r20
	struct tcp_tcb* tcb;
	struct tcp_tcb* tcb_selected = 0;

	if(packet_len < sizeof(*packet))
    4cda:	44 31       	cpi	r20, 0x14	; 20
    4cdc:	51 05       	cpc	r21, r1
    4cde:	08 f4       	brcc	.+2      	; 0x4ce2 <tcp_handle_packet+0x2a>
    4ce0:	30 c4       	rjmp	.+2144   	; 0x5542 <tcp_handle_packet+0x88a>
		return false;

	/* test checksum */
	if(tcp_calc_checksum(ip, packet, packet_len) != ntoh16(packet->checksum))
    4ce2:	c7 01       	movw	r24, r14
    4ce4:	0e 94 39 24 	call	0x4872	; 0x4872 <tcp_calc_checksum>
    4ce8:	8c 01       	movw	r16, r24
    4cea:	d5 01       	movw	r26, r10
    4cec:	50 96       	adiw	r26, 0x10	; 16
    4cee:	8d 91       	ld	r24, X+
    4cf0:	9c 91       	ld	r25, X
    4cf2:	51 97       	sbiw	r26, 0x11	; 17
    4cf4:	0e 94 d1 20 	call	0x41a2	; 0x41a2 <hton16>
    4cf8:	08 17       	cp	r16, r24
    4cfa:	19 07       	cpc	r17, r25
    4cfc:	09 f0       	breq	.+2      	; 0x4d00 <tcp_handle_packet+0x48>
    4cfe:	21 c4       	rjmp	.+2114   	; 0x5542 <tcp_handle_packet+0x88a>
    4d00:	c0 ef       	ldi	r28, 0xF0	; 240
    4d02:	d1 e0       	ldi	r29, 0x01	; 1
    4d04:	cc 24       	eor	r12, r12
    4d06:	dd 24       	eor	r13, r13
    4d08:	2b c0       	rjmp	.+86     	; 0x4d60 <tcp_handle_packet+0xa8>
		/* invalid checksum */
		return false;

	FOREACH_TCB(tcb) {
		if(tcb->state == TCP_STATE_UNUSED)
    4d0a:	88 81       	ld	r24, Y
    4d0c:	99 81       	ldd	r25, Y+1	; 0x01
    4d0e:	89 2b       	or	r24, r25
    4d10:	31 f1       	breq	.+76     	; 0x4d5e <tcp_handle_packet+0xa6>
			continue;
		if(tcb->port_source != ntoh16(packet->port_destination))
    4d12:	08 85       	ldd	r16, Y+8	; 0x08
    4d14:	19 85       	ldd	r17, Y+9	; 0x09
    4d16:	f5 01       	movw	r30, r10
    4d18:	82 81       	ldd	r24, Z+2	; 0x02
    4d1a:	93 81       	ldd	r25, Z+3	; 0x03
    4d1c:	0e 94 d1 20 	call	0x41a2	; 0x41a2 <hton16>
    4d20:	08 17       	cp	r16, r24
    4d22:	19 07       	cpc	r17, r25
    4d24:	e1 f4       	brne	.+56     	; 0x4d5e <tcp_handle_packet+0xa6>
			continue;
		if(tcb->state == TCP_STATE_LISTEN)
    4d26:	88 81       	ld	r24, Y
    4d28:	99 81       	ldd	r25, Y+1	; 0x01
    4d2a:	02 97       	sbiw	r24, 0x02	; 2
    4d2c:	11 f4       	brne	.+4      	; 0x4d32 <tcp_handle_packet+0x7a>
    4d2e:	6e 01       	movw	r12, r28
    4d30:	16 c0       	rjmp	.+44     	; 0x4d5e <tcp_handle_packet+0xa6>
		{
			tcb_selected = tcb;
			continue;
		}
		if(tcb->port_destination != ntoh16(packet->port_source))
    4d32:	0a 85       	ldd	r16, Y+10	; 0x0a
    4d34:	1b 85       	ldd	r17, Y+11	; 0x0b
    4d36:	d5 01       	movw	r26, r10
    4d38:	8d 91       	ld	r24, X+
    4d3a:	9c 91       	ld	r25, X
    4d3c:	0e 94 d1 20 	call	0x41a2	; 0x41a2 <hton16>
    4d40:	08 17       	cp	r16, r24
    4d42:	19 07       	cpc	r17, r25
    4d44:	61 f4       	brne	.+24     	; 0x4d5e <tcp_handle_packet+0xa6>
			continue;
		if(memcmp(ip, tcb->ip, sizeof(tcb->ip)) != 0)
    4d46:	be 01       	movw	r22, r28
    4d48:	6c 5f       	subi	r22, 0xFC	; 252
    4d4a:	7f 4f       	sbci	r23, 0xFF	; 255
    4d4c:	c7 01       	movw	r24, r14
    4d4e:	44 e0       	ldi	r20, 0x04	; 4
    4d50:	50 e0       	ldi	r21, 0x00	; 0
    4d52:	0e 94 b9 3f 	call	0x7f72	; 0x7f72 <memcmp>
    4d56:	00 97       	sbiw	r24, 0x00	; 0
    4d58:	11 f4       	brne	.+4      	; 0x4d5e <tcp_handle_packet+0xa6>
			continue;
    4d5a:	6e 01       	movw	r12, r28
    4d5c:	05 c0       	rjmp	.+10     	; 0x4d68 <tcp_handle_packet+0xb0>
	/* test checksum */
	if(tcp_calc_checksum(ip, packet, packet_len) != ntoh16(packet->checksum))
		/* invalid checksum */
		return false;

	FOREACH_TCB(tcb) {
    4d5e:	a1 96       	adiw	r28, 0x21	; 33
    4d60:	b2 e0       	ldi	r27, 0x02	; 2
    4d62:	c5 39       	cpi	r28, 0x95	; 149
    4d64:	db 07       	cpc	r29, r27
    4d66:	89 f6       	brne	.-94     	; 0x4d0a <tcp_handle_packet+0x52>

		tcb_selected = tcb;
		break;
	}

	if(tcb_selected) {
    4d68:	c1 14       	cp	r12, r1
    4d6a:	d1 04       	cpc	r13, r1
    4d6c:	09 f4       	brne	.+2      	; 0x4d70 <tcp_handle_packet+0xb8>
    4d6e:	e4 c3       	rjmp	.+1992   	; 0x5538 <tcp_handle_packet+0x880>
     *    \ snd ACK                 +---------+delete TCB         +---------+
     *     ------------------------>|TIME WAIT|------------------>| CLOSED  |
     *                              +---------+                   +---------+
     */

	if(!tcb || !packet || packet_len < sizeof(*packet) || !ip)
    4d70:	a1 14       	cp	r10, r1
    4d72:	b1 04       	cpc	r11, r1
    4d74:	09 f4       	brne	.+2      	; 0x4d78 <tcp_handle_packet+0xc0>
    4d76:	e5 c3       	rjmp	.+1994   	; 0x5542 <tcp_handle_packet+0x88a>
    4d78:	e1 14       	cp	r14, r1
    4d7a:	f1 04       	cpc	r15, r1
    4d7c:	09 f4       	brne	.+2      	; 0x4d80 <tcp_handle_packet+0xc8>
    4d7e:	e1 c3       	rjmp	.+1986   	; 0x5542 <tcp_handle_packet+0x88a>
		return false;

	int socket = tcp_tcb_socket(tcb);
    4d80:	c6 01       	movw	r24, r12
    4d82:	0e 94 25 21 	call	0x424a	; 0x424a <tcp_tcb_socket>
    4d86:	4c 01       	movw	r8, r24
	if(socket < 0)
    4d88:	97 fd       	sbrc	r25, 7
    4d8a:	db c3       	rjmp	.+1974   	; 0x5542 <tcp_handle_packet+0x88a>
			 packet_len,
			 packet->flags
			);
#endif

	switch(tcb->state)
    4d8c:	f6 01       	movw	r30, r12
    4d8e:	80 81       	ld	r24, Z
    4d90:	91 81       	ldd	r25, Z+1	; 0x01
    4d92:	82 30       	cpi	r24, 0x02	; 2
    4d94:	91 05       	cpc	r25, r1
    4d96:	91 f0       	breq	.+36     	; 0x4dbc <tcp_handle_packet+0x104>
    4d98:	85 30       	cpi	r24, 0x05	; 5
    4d9a:	91 05       	cpc	r25, r1
    4d9c:	09 f4       	brne	.+2      	; 0x4da0 <tcp_handle_packet+0xe8>
    4d9e:	9a c0       	rjmp	.+308    	; 0x4ed4 <tcp_handle_packet+0x21c>
    4da0:	01 97       	sbiw	r24, 0x01	; 1
    4da2:	09 f0       	breq	.+2      	; 0x4da6 <tcp_handle_packet+0xee>
    4da4:	27 c1       	rjmp	.+590    	; 0x4ff4 <tcp_handle_packet+0x33c>
	{
		case TCP_STATE_CLOSED:
		{
			if(packet->flags & TCP_FLAG_RST)
    4da6:	d5 01       	movw	r26, r10
    4da8:	1d 96       	adiw	r26, 0x0d	; 13
    4daa:	8c 91       	ld	r24, X
    4dac:	82 fd       	sbrc	r24, 2
    4dae:	c9 c3       	rjmp	.+1938   	; 0x5542 <tcp_handle_packet+0x88a>
				return false;

			/* send RST */
			tcp_send_rst(ip, packet, packet_len);
    4db0:	c7 01       	movw	r24, r14
    4db2:	b5 01       	movw	r22, r10
    4db4:	a3 01       	movw	r20, r6
    4db6:	0e 94 cf 25 	call	0x4b9e	; 0x4b9e <tcp_send_rst>
    4dba:	bc c3       	rjmp	.+1912   	; 0x5534 <tcp_handle_packet+0x87c>

			return true;
		}
		case TCP_STATE_LISTEN:
		{
			if(packet->flags & TCP_FLAG_RST)
    4dbc:	f5 01       	movw	r30, r10
    4dbe:	85 85       	ldd	r24, Z+13	; 0x0d
    4dc0:	82 fd       	sbrc	r24, 2
    4dc2:	bf c3       	rjmp	.+1918   	; 0x5542 <tcp_handle_packet+0x88a>
				return false;

			if(packet->flags & TCP_FLAG_ACK)
    4dc4:	84 fd       	sbrc	r24, 4
    4dc6:	b8 c3       	rjmp	.+1904   	; 0x5538 <tcp_handle_packet+0x880>
				/* send RST */
				tcp_send_rst(ip, packet, packet_len);
				return false;
			}

			if(!(packet->flags & TCP_FLAG_SYN))
    4dc8:	81 ff       	sbrs	r24, 1
    4dca:	b6 c3       	rjmp	.+1900   	; 0x5538 <tcp_handle_packet+0x880>
				/* send RST */
				tcp_send_rst(ip, packet, packet_len);
				return false;
			}

			struct tcp_tcb* tcb_new = tcp_tcb_alloc();
    4dcc:	0e 94 61 23 	call	0x46c2	; 0x46c2 <tcp_tcb_alloc>
    4dd0:	ec 01       	movw	r28, r24
			struct tcp_queue* tcb_queue = tcp_queue_alloc();
    4dd2:	0e 94 ce 2b 	call	0x579c	; 0x579c <tcp_queue_alloc>
    4dd6:	8c 01       	movw	r16, r24
			if(!tcb_new || !tcb_queue)
    4dd8:	20 97       	sbiw	r28, 0x00	; 0
    4dda:	51 f0       	breq	.+20     	; 0x4df0 <tcp_handle_packet+0x138>
    4ddc:	00 97       	sbiw	r24, 0x00	; 0
    4dde:	61 f4       	brne	.+24     	; 0x4df8 <tcp_handle_packet+0x140>
void tcp_tcb_free(struct tcp_tcb* tcb)
{
	if(!tcb)
		return;

	tcp_queue_free(tcb->queue);
    4de0:	8f 8d       	ldd	r24, Y+31	; 0x1f
    4de2:	98 a1       	ldd	r25, Y+32	; 0x20
    4de4:	0e 94 08 2c 	call	0x5810	; 0x5810 <tcp_queue_free>

	tcb->state = TCP_STATE_UNUSED;
    4de8:	19 82       	std	Y+1, r1	; 0x01
    4dea:	18 82       	st	Y, r1
	tcb->queue = 0;
    4dec:	18 a2       	std	Y+32, r1	; 0x20
    4dee:	1f 8e       	std	Y+31, r1	; 0x1f
				 * Just hope that the remote host will resend the
				 * SYN later when we might have an unused connection.
				 */

				tcp_tcb_free(tcb_new);
				tcp_queue_free(tcb_queue);
    4df0:	c8 01       	movw	r24, r16
    4df2:	0e 94 08 2c 	call	0x5810	; 0x5810 <tcp_queue_free>
    4df6:	a5 c3       	rjmp	.+1866   	; 0x5542 <tcp_handle_packet+0x88a>
				return false;
			}

			/* create a new tcb which the application has to accept */
			tcp_tcb_reset(tcb_new);
    4df8:	ce 01       	movw	r24, r28
    4dfa:	0e 94 03 23 	call	0x4606	; 0x4606 <tcp_tcb_reset>
			memcpy(tcb_new->ip, ip, sizeof(tcb_new->ip));
    4dfe:	f7 01       	movw	r30, r14
    4e00:	80 81       	ld	r24, Z
    4e02:	91 81       	ldd	r25, Z+1	; 0x01
    4e04:	a2 81       	ldd	r26, Z+2	; 0x02
    4e06:	b3 81       	ldd	r27, Z+3	; 0x03
    4e08:	8c 83       	std	Y+4, r24	; 0x04
    4e0a:	9d 83       	std	Y+5, r25	; 0x05
    4e0c:	ae 83       	std	Y+6, r26	; 0x06
    4e0e:	bf 83       	std	Y+7, r27	; 0x07
			tcb_new->state = TCP_STATE_NOT_ACCEPTED;
    4e10:	83 e0       	ldi	r24, 0x03	; 3
    4e12:	90 e0       	ldi	r25, 0x00	; 0
    4e14:	99 83       	std	Y+1, r25	; 0x01
    4e16:	88 83       	st	Y, r24
			tcb_new->callback = tcb->callback;
    4e18:	d6 01       	movw	r26, r12
    4e1a:	12 96       	adiw	r26, 0x02	; 2
    4e1c:	8d 91       	ld	r24, X+
    4e1e:	9c 91       	ld	r25, X
    4e20:	13 97       	sbiw	r26, 0x03	; 3
    4e22:	9b 83       	std	Y+3, r25	; 0x03
    4e24:	8a 83       	std	Y+2, r24	; 0x02
			tcb_new->port_source = tcb->port_source;
    4e26:	18 96       	adiw	r26, 0x08	; 8
    4e28:	8d 91       	ld	r24, X+
    4e2a:	9c 91       	ld	r25, X
    4e2c:	19 97       	sbiw	r26, 0x09	; 9
    4e2e:	99 87       	std	Y+9, r25	; 0x09
    4e30:	88 87       	std	Y+8, r24	; 0x08
			tcb_new->port_destination = ntoh16(packet->port_source);
    4e32:	f5 01       	movw	r30, r10
    4e34:	80 81       	ld	r24, Z
    4e36:	91 81       	ldd	r25, Z+1	; 0x01
    4e38:	0e 94 d1 20 	call	0x41a2	; 0x41a2 <hton16>
    4e3c:	9b 87       	std	Y+11, r25	; 0x0b
    4e3e:	8a 87       	std	Y+10, r24	; 0x0a
			tcb_new->acked = ntoh32(packet->seq) + 1;
    4e40:	d5 01       	movw	r26, r10
    4e42:	14 96       	adiw	r26, 0x04	; 4
    4e44:	6d 91       	ld	r22, X+
    4e46:	7d 91       	ld	r23, X+
    4e48:	8d 91       	ld	r24, X+
    4e4a:	9c 91       	ld	r25, X
    4e4c:	17 97       	sbiw	r26, 0x07	; 7
    4e4e:	0e 94 d7 20 	call	0x41ae	; 0x41ae <hton32>
    4e52:	6f 5f       	subi	r22, 0xFF	; 255
    4e54:	7f 4f       	sbci	r23, 0xFF	; 255
    4e56:	8f 4f       	sbci	r24, 0xFF	; 255
    4e58:	9f 4f       	sbci	r25, 0xFF	; 255
    4e5a:	6a 8b       	std	Y+18, r22	; 0x12
    4e5c:	7b 8b       	std	Y+19, r23	; 0x13
    4e5e:	8c 8b       	std	Y+20, r24	; 0x14
    4e60:	9d 8b       	std	Y+21, r25	; 0x15
			tcb_new->queue = tcb_queue;
    4e62:	18 a3       	std	Y+32, r17	; 0x20
    4e64:	0f 8f       	std	Y+31, r16	; 0x1f

			/* ask application wether it accepts the new tcb */
			tcb_new->callback(tcp_tcb_socket(tcb_new), TCP_EVT_CONN_INCOMING);
    4e66:	ce 01       	movw	r24, r28
    4e68:	0e 94 25 21 	call	0x424a	; 0x424a <tcp_tcb_socket>
    4e6c:	ea 81       	ldd	r30, Y+2	; 0x02
    4e6e:	fb 81       	ldd	r31, Y+3	; 0x03
    4e70:	65 e0       	ldi	r22, 0x05	; 5
    4e72:	70 e0       	ldi	r23, 0x00	; 0
    4e74:	09 95       	icall

			/* abort if application does not accept tcb */
			if(tcb_new->state != TCP_STATE_ACCEPTED)
    4e76:	88 81       	ld	r24, Y
    4e78:	99 81       	ldd	r25, Y+1	; 0x01
    4e7a:	04 97       	sbiw	r24, 0x04	; 4
    4e7c:	71 f0       	breq	.+28     	; 0x4e9a <tcp_handle_packet+0x1e2>
			{
				/* send RST */
				tcp_send_rst(ip, packet, packet_len);
    4e7e:	c7 01       	movw	r24, r14
    4e80:	b5 01       	movw	r22, r10
    4e82:	a3 01       	movw	r20, r6
    4e84:	0e 94 cf 25 	call	0x4b9e	; 0x4b9e <tcp_send_rst>
void tcp_tcb_free(struct tcp_tcb* tcb)
{
	if(!tcb)
		return;

	tcp_queue_free(tcb->queue);
    4e88:	8f 8d       	ldd	r24, Y+31	; 0x1f
    4e8a:	98 a1       	ldd	r25, Y+32	; 0x20
    4e8c:	0e 94 08 2c 	call	0x5810	; 0x5810 <tcp_queue_free>

	tcb->state = TCP_STATE_UNUSED;
    4e90:	19 82       	std	Y+1, r1	; 0x01
    4e92:	18 82       	st	Y, r1
	tcb->queue = 0;
    4e94:	18 a2       	std	Y+32, r1	; 0x20
    4e96:	1f 8e       	std	Y+31, r1	; 0x1f
    4e98:	4d c3       	rjmp	.+1690   	; 0x5534 <tcp_handle_packet+0x87c>
				tcp_tcb_free(tcb_new);
				return true;
			}

			/* parse options to get max segment size */
			tcp_parse_options(tcb_new, packet);
    4e9a:	ce 01       	movw	r24, r28
    4e9c:	b5 01       	movw	r22, r10
    4e9e:	0e 94 fb 23 	call	0x47f6	; 0x47f6 <tcp_parse_options>

			/* send SYNACK packet */
			if(!tcp_send_packet(tcb_new, TCP_FLAG_SYN | TCP_FLAG_ACK, false))
    4ea2:	ce 01       	movw	r24, r28
    4ea4:	62 e1       	ldi	r22, 0x12	; 18
    4ea6:	40 e0       	ldi	r20, 0x00	; 0
    4ea8:	0e 94 65 24 	call	0x48ca	; 0x48ca <tcp_send_packet>
    4eac:	88 23       	and	r24, r24
    4eae:	51 f4       	brne	.+20     	; 0x4ec4 <tcp_handle_packet+0x20c>
			{
				tcb_new->state = TCP_STATE_CLOSED;
    4eb0:	81 e0       	ldi	r24, 0x01	; 1
    4eb2:	90 e0       	ldi	r25, 0x00	; 0
    4eb4:	99 83       	std	Y+1, r25	; 0x01
    4eb6:	88 83       	st	Y, r24
				tcb_new->callback(tcp_tcb_socket(tcb_new), TCP_EVT_ERROR);
    4eb8:	ce 01       	movw	r24, r28
    4eba:	0e 94 25 21 	call	0x424a	; 0x424a <tcp_tcb_socket>
    4ebe:	ea 81       	ldd	r30, Y+2	; 0x02
    4ec0:	fb 81       	ldd	r31, Y+3	; 0x03
    4ec2:	07 c3       	rjmp	.+1550   	; 0x54d2 <tcp_handle_packet+0x81a>
				return false;
			}

			tcb_new->state = TCP_STATE_SYN_RECEIVED;
    4ec4:	86 e0       	ldi	r24, 0x06	; 6
    4ec6:	90 e0       	ldi	r25, 0x00	; 0
    4ec8:	99 83       	std	Y+1, r25	; 0x01
    4eca:	88 83       	st	Y, r24
			tcb_new->timeout = TCP_TIMEOUT_GENERIC;
    4ecc:	85 e0       	ldi	r24, 0x05	; 5
    4ece:	8a 8f       	std	Y+26, r24	; 0x1a
			tcb_new->retx = 0;
    4ed0:	1b 8e       	std	Y+27, r1	; 0x1b
    4ed2:	30 c3       	rjmp	.+1632   	; 0x5534 <tcp_handle_packet+0x87c>

			return true;
		}
		case TCP_STATE_SYN_SENT:
		{
			if(packet->flags & TCP_FLAG_ACK)
    4ed4:	f5 01       	movw	r30, r10
    4ed6:	85 85       	ldd	r24, Z+13	; 0x0d
    4ed8:	84 ff       	sbrs	r24, 4
    4eda:	32 c0       	rjmp	.+100    	; 0x4f40 <tcp_handle_packet+0x288>
			{
				if(ntoh32(packet->ack) != tcb->send_base + 1)
    4edc:	60 85       	ldd	r22, Z+8	; 0x08
    4ede:	71 85       	ldd	r23, Z+9	; 0x09
    4ee0:	82 85       	ldd	r24, Z+10	; 0x0a
    4ee2:	93 85       	ldd	r25, Z+11	; 0x0b
    4ee4:	0e 94 d7 20 	call	0x41ae	; 0x41ae <hton32>
    4ee8:	9b 01       	movw	r18, r22
    4eea:	ac 01       	movw	r20, r24
    4eec:	f6 01       	movw	r30, r12
    4eee:	84 85       	ldd	r24, Z+12	; 0x0c
    4ef0:	95 85       	ldd	r25, Z+13	; 0x0d
    4ef2:	a6 85       	ldd	r26, Z+14	; 0x0e
    4ef4:	b7 85       	ldd	r27, Z+15	; 0x0f
    4ef6:	01 96       	adiw	r24, 0x01	; 1
    4ef8:	a1 1d       	adc	r26, r1
    4efa:	b1 1d       	adc	r27, r1
    4efc:	f5 01       	movw	r30, r10
    4efe:	65 85       	ldd	r22, Z+13	; 0x0d
    4f00:	28 17       	cp	r18, r24
    4f02:	39 07       	cpc	r19, r25
    4f04:	4a 07       	cpc	r20, r26
    4f06:	5b 07       	cpc	r21, r27
    4f08:	19 f0       	breq	.+6      	; 0x4f10 <tcp_handle_packet+0x258>
				{
					if(!(packet->flags & TCP_FLAG_RST))
    4f0a:	62 fd       	sbrc	r22, 2
    4f0c:	1a c3       	rjmp	.+1588   	; 0x5542 <tcp_handle_packet+0x88a>
    4f0e:	14 c3       	rjmp	.+1576   	; 0x5538 <tcp_handle_packet+0x880>
						/* send RST */
						tcp_send_rst(ip, packet, packet_len);
					return false;
				}

				if(packet->flags & TCP_FLAG_RST)
    4f10:	62 ff       	sbrs	r22, 2
    4f12:	11 c0       	rjmp	.+34     	; 0x4f36 <tcp_handle_packet+0x27e>
				{
					tcb->state = TCP_STATE_CLOSED;
    4f14:	81 e0       	ldi	r24, 0x01	; 1
    4f16:	90 e0       	ldi	r25, 0x00	; 0
    4f18:	d6 01       	movw	r26, r12
    4f1a:	11 96       	adiw	r26, 0x01	; 1
    4f1c:	9c 93       	st	X, r25
    4f1e:	8e 93       	st	-X, r24
					tcb->timeout = 0;
    4f20:	5a 96       	adiw	r26, 0x1a	; 26
    4f22:	1c 92       	st	X, r1
    4f24:	5a 97       	sbiw	r26, 0x1a	; 26
					tcb->callback(socket, TCP_EVT_RESET);
    4f26:	12 96       	adiw	r26, 0x02	; 2
    4f28:	ed 91       	ld	r30, X+
    4f2a:	fc 91       	ld	r31, X
    4f2c:	13 97       	sbiw	r26, 0x03	; 3
    4f2e:	c4 01       	movw	r24, r8
    4f30:	62 e0       	ldi	r22, 0x02	; 2
    4f32:	70 e0       	ldi	r23, 0x00	; 0
    4f34:	1d c2       	rjmp	.+1082   	; 0x5370 <tcp_handle_packet+0x6b8>
					return true;
				}

				++tcb->send_base; /* the acked SYN counts as an octet */
    4f36:	f6 01       	movw	r30, r12
    4f38:	24 87       	std	Z+12, r18	; 0x0c
    4f3a:	35 87       	std	Z+13, r19	; 0x0d
    4f3c:	46 87       	std	Z+14, r20	; 0x0e
    4f3e:	57 87       	std	Z+15, r21	; 0x0f
			}

			if(packet->flags & TCP_FLAG_RST)
    4f40:	d5 01       	movw	r26, r10
    4f42:	1d 96       	adiw	r26, 0x0d	; 13
    4f44:	8c 91       	ld	r24, X
    4f46:	82 fd       	sbrc	r24, 2
    4f48:	fc c2       	rjmp	.+1528   	; 0x5542 <tcp_handle_packet+0x88a>
				return false;

			if(packet->flags & TCP_FLAG_SYN)
    4f4a:	81 ff       	sbrs	r24, 1
    4f4c:	fa c2       	rjmp	.+1524   	; 0x5542 <tcp_handle_packet+0x88a>
			{
				/* parse options to get max segment size */
				tcp_parse_options(tcb, packet);
    4f4e:	c6 01       	movw	r24, r12
    4f50:	b5 01       	movw	r22, r10
    4f52:	0e 94 fb 23 	call	0x47f6	; 0x47f6 <tcp_parse_options>

				tcb->acked = ntoh32(packet->seq) + 1;
    4f56:	f5 01       	movw	r30, r10
    4f58:	64 81       	ldd	r22, Z+4	; 0x04
    4f5a:	75 81       	ldd	r23, Z+5	; 0x05
    4f5c:	86 81       	ldd	r24, Z+6	; 0x06
    4f5e:	97 81       	ldd	r25, Z+7	; 0x07
    4f60:	0e 94 d7 20 	call	0x41ae	; 0x41ae <hton32>
    4f64:	6f 5f       	subi	r22, 0xFF	; 255
    4f66:	7f 4f       	sbci	r23, 0xFF	; 255
    4f68:	8f 4f       	sbci	r24, 0xFF	; 255
    4f6a:	9f 4f       	sbci	r25, 0xFF	; 255
    4f6c:	d6 01       	movw	r26, r12
    4f6e:	52 96       	adiw	r26, 0x12	; 18
    4f70:	6d 93       	st	X+, r22
    4f72:	7d 93       	st	X+, r23
    4f74:	8d 93       	st	X+, r24
    4f76:	9c 93       	st	X, r25
    4f78:	55 97       	sbiw	r26, 0x15	; 21

				if(packet->flags & TCP_FLAG_ACK)
    4f7a:	f5 01       	movw	r30, r10
    4f7c:	85 85       	ldd	r24, Z+13	; 0x0d
    4f7e:	84 ff       	sbrs	r24, 4
    4f80:	24 c0       	rjmp	.+72     	; 0x4fca <tcp_handle_packet+0x312>
				{
					/* ack SYN packet */
					if(!tcp_send_packet(tcb, TCP_FLAG_ACK, false))
    4f82:	c6 01       	movw	r24, r12
    4f84:	60 e1       	ldi	r22, 0x10	; 16
    4f86:	40 e0       	ldi	r20, 0x00	; 0
    4f88:	0e 94 65 24 	call	0x48ca	; 0x48ca <tcp_send_packet>
    4f8c:	d6 01       	movw	r26, r12
    4f8e:	12 96       	adiw	r26, 0x02	; 2
    4f90:	ed 91       	ld	r30, X+
    4f92:	fc 91       	ld	r31, X
    4f94:	13 97       	sbiw	r26, 0x03	; 3
    4f96:	88 23       	and	r24, r24
    4f98:	41 f4       	brne	.+16     	; 0x4faa <tcp_handle_packet+0x2f2>
					{
						tcb->state = TCP_STATE_CLOSED;
    4f9a:	81 e0       	ldi	r24, 0x01	; 1
    4f9c:	90 e0       	ldi	r25, 0x00	; 0
    4f9e:	11 96       	adiw	r26, 0x01	; 1
    4fa0:	9c 93       	st	X, r25
    4fa2:	8e 93       	st	-X, r24
						tcb->timeout = 0;
    4fa4:	5a 96       	adiw	r26, 0x1a	; 26
    4fa6:	1c 92       	st	X, r1
    4fa8:	40 c2       	rjmp	.+1152   	; 0x542a <tcp_handle_packet+0x772>
						tcb->callback(socket, TCP_EVT_ERROR);
						return false;
					}

					tcb->state = TCP_STATE_ESTABLISHED;
    4faa:	87 e0       	ldi	r24, 0x07	; 7
    4fac:	90 e0       	ldi	r25, 0x00	; 0
    4fae:	d6 01       	movw	r26, r12
    4fb0:	11 96       	adiw	r26, 0x01	; 1
    4fb2:	9c 93       	st	X, r25
    4fb4:	8e 93       	st	-X, r24
					tcb->timeout = TCP_TIMEOUT_IDLE; /* detect when connection goes idle */
    4fb6:	81 e0       	ldi	r24, 0x01	; 1
    4fb8:	5a 96       	adiw	r26, 0x1a	; 26
    4fba:	8c 93       	st	X, r24
    4fbc:	5a 97       	sbiw	r26, 0x1a	; 26
					tcb->retx = 0;
    4fbe:	5b 96       	adiw	r26, 0x1b	; 27
    4fc0:	1c 92       	st	X, r1

					tcb->callback(socket, TCP_EVT_CONN_ESTABLISHED);
    4fc2:	c4 01       	movw	r24, r8
    4fc4:	64 e0       	ldi	r22, 0x04	; 4
    4fc6:	70 e0       	ldi	r23, 0x00	; 0
    4fc8:	d3 c1       	rjmp	.+934    	; 0x5370 <tcp_handle_packet+0x6b8>

					return true;
				}

				/* send SYNACK packet */
				if(!tcp_send_packet(tcb, TCP_FLAG_SYN | TCP_FLAG_ACK, false))
    4fca:	c6 01       	movw	r24, r12
    4fcc:	62 e1       	ldi	r22, 0x12	; 18
    4fce:	40 e0       	ldi	r20, 0x00	; 0
    4fd0:	0e 94 65 24 	call	0x48ca	; 0x48ca <tcp_send_packet>
    4fd4:	88 23       	and	r24, r24
    4fd6:	09 f4       	brne	.+2      	; 0x4fda <tcp_handle_packet+0x322>
    4fd8:	d4 c1       	rjmp	.+936    	; 0x5382 <tcp_handle_packet+0x6ca>
					tcb->timeout = 0;
					tcb->callback(socket, TCP_EVT_ERROR);
					return false;
				}

				tcb->state = TCP_STATE_SYN_RECEIVED;
    4fda:	86 e0       	ldi	r24, 0x06	; 6
    4fdc:	90 e0       	ldi	r25, 0x00	; 0
    4fde:	d6 01       	movw	r26, r12
    4fe0:	11 96       	adiw	r26, 0x01	; 1
    4fe2:	9c 93       	st	X, r25
    4fe4:	8e 93       	st	-X, r24
				tcb->timeout = TCP_TIMEOUT_GENERIC;
    4fe6:	85 e0       	ldi	r24, 0x05	; 5
    4fe8:	5a 96       	adiw	r26, 0x1a	; 26
    4fea:	8c 93       	st	X, r24
    4fec:	5a 97       	sbiw	r26, 0x1a	; 26
				tcb->retx = 0;
    4fee:	5b 96       	adiw	r26, 0x1b	; 27
    4ff0:	1c 92       	st	X, r1
    4ff2:	a0 c2       	rjmp	.+1344   	; 0x5534 <tcp_handle_packet+0x87c>
	 * We only accept packets with data which starts at the queue's
	 * left border, although RFC 793 wants that we accept everything
	 * (partially) fitting into the window.
	 */

	return tcb->acked == ntoh32(packet->seq);
    4ff4:	f6 01       	movw	r30, r12
    4ff6:	e2 88       	ldd	r14, Z+18	; 0x12
    4ff8:	f3 88       	ldd	r15, Z+19	; 0x13
    4ffa:	04 89       	ldd	r16, Z+20	; 0x14
    4ffc:	15 89       	ldd	r17, Z+21	; 0x15
    4ffe:	d5 01       	movw	r26, r10
    5000:	14 96       	adiw	r26, 0x04	; 4
    5002:	6d 91       	ld	r22, X+
    5004:	7d 91       	ld	r23, X+
    5006:	8d 91       	ld	r24, X+
    5008:	9c 91       	ld	r25, X
    500a:	17 97       	sbiw	r26, 0x07	; 7
    500c:	0e 94 d7 20 	call	0x41ae	; 0x41ae <hton32>
		default:
			break;
	}

	/* check for sequence number plausibility */
	if(!tcp_check_sequence(tcb, packet, packet_len))
    5010:	e6 16       	cp	r14, r22
    5012:	f7 06       	cpc	r15, r23
    5014:	08 07       	cpc	r16, r24
    5016:	19 07       	cpc	r17, r25
    5018:	31 f0       	breq	.+12     	; 0x5026 <tcp_handle_packet+0x36e>
	{
		/* Packet is out of sequence.
		 * Tell our position to the remote host.
		 */
		tcp_send_packet(tcb, TCP_FLAG_ACK, false);
    501a:	c6 01       	movw	r24, r12
    501c:	60 e1       	ldi	r22, 0x10	; 16
    501e:	40 e0       	ldi	r20, 0x00	; 0
    5020:	0e 94 65 24 	call	0x48ca	; 0x48ca <tcp_send_packet>
    5024:	8e c2       	rjmp	.+1308   	; 0x5542 <tcp_handle_packet+0x88a>

		return false;
	}

	/* abort connection on RST or irregular SYN packets */
	switch(tcb->state)
    5026:	f6 01       	movw	r30, r12
    5028:	20 81       	ld	r18, Z
    502a:	31 81       	ldd	r19, Z+1	; 0x01
    502c:	c9 01       	movw	r24, r18
    502e:	06 97       	sbiw	r24, 0x06	; 6
    5030:	09 97       	sbiw	r24, 0x09	; 9
    5032:	88 f4       	brcc	.+34     	; 0x5056 <tcp_handle_packet+0x39e>
		case TCP_STATE_CLOSE_WAIT:
		case TCP_STATE_CLOSING:
		case TCP_STATE_LAST_ACK:
		case TCP_STATE_TIME_WAIT:
		{
			if(packet->flags & (TCP_FLAG_RST | TCP_FLAG_SYN))
    5034:	d5 01       	movw	r26, r10
    5036:	1d 96       	adiw	r26, 0x0d	; 13
    5038:	8c 91       	ld	r24, X
    503a:	86 70       	andi	r24, 0x06	; 6
    503c:	61 f0       	breq	.+24     	; 0x5056 <tcp_handle_packet+0x39e>
			{
				tcb->state = TCP_STATE_CLOSED;
    503e:	81 e0       	ldi	r24, 0x01	; 1
    5040:	90 e0       	ldi	r25, 0x00	; 0
    5042:	91 83       	std	Z+1, r25	; 0x01
    5044:	80 83       	st	Z, r24
				tcb->timeout = 0;
    5046:	12 8e       	std	Z+26, r1	; 0x1a
				tcb->callback(socket, TCP_EVT_RESET);
    5048:	02 80       	ldd	r0, Z+2	; 0x02
    504a:	f3 81       	ldd	r31, Z+3	; 0x03
    504c:	e0 2d       	mov	r30, r0
    504e:	c4 01       	movw	r24, r8
    5050:	62 e0       	ldi	r22, 0x02	; 2
    5052:	70 e0       	ldi	r23, 0x00	; 0
    5054:	40 c2       	rjmp	.+1152   	; 0x54d6 <tcp_handle_packet+0x81e>
		default:
			break;
	}

	/* all the following requires ACK */
	if(!(packet->flags & TCP_FLAG_ACK))
    5056:	f5 01       	movw	r30, r10
    5058:	85 85       	ldd	r24, Z+13	; 0x0d
    505a:	84 ff       	sbrs	r24, 4
    505c:	72 c2       	rjmp	.+1252   	; 0x5542 <tcp_handle_packet+0x88a>
		return false;

	switch(tcb->state)
    505e:	2c 30       	cpi	r18, 0x0C	; 12
    5060:	31 05       	cpc	r19, r1
    5062:	48 f4       	brcc	.+18     	; 0x5076 <tcp_handle_packet+0x3be>
    5064:	27 30       	cpi	r18, 0x07	; 7
    5066:	31 05       	cpc	r19, r1
    5068:	08 f0       	brcs	.+2      	; 0x506c <tcp_handle_packet+0x3b4>
    506a:	43 c0       	rjmp	.+134    	; 0x50f2 <tcp_handle_packet+0x43a>
    506c:	26 30       	cpi	r18, 0x06	; 6
    506e:	31 05       	cpc	r19, r1
    5070:	09 f0       	breq	.+2      	; 0x5074 <tcp_handle_packet+0x3bc>
    5072:	95 c1       	rjmp	.+810    	; 0x539e <tcp_handle_packet+0x6e6>
    5074:	0c c0       	rjmp	.+24     	; 0x508e <tcp_handle_packet+0x3d6>
    5076:	2d 30       	cpi	r18, 0x0D	; 13
    5078:	31 05       	cpc	r19, r1
    507a:	d9 f1       	breq	.+118    	; 0x50f2 <tcp_handle_packet+0x43a>
    507c:	2d 30       	cpi	r18, 0x0D	; 13
    507e:	31 05       	cpc	r19, r1
    5080:	08 f4       	brcc	.+2      	; 0x5084 <tcp_handle_packet+0x3cc>
    5082:	78 c1       	rjmp	.+752    	; 0x5374 <tcp_handle_packet+0x6bc>
    5084:	2e 30       	cpi	r18, 0x0E	; 14
    5086:	31 05       	cpc	r19, r1
    5088:	09 f0       	breq	.+2      	; 0x508c <tcp_handle_packet+0x3d4>
    508a:	89 c1       	rjmp	.+786    	; 0x539e <tcp_handle_packet+0x6e6>
    508c:	40 c1       	rjmp	.+640    	; 0x530e <tcp_handle_packet+0x656>
	{
		case TCP_STATE_SYN_RECEIVED:
		{
			if(ntoh32(packet->ack) != tcb->send_base + 1)
    508e:	d5 01       	movw	r26, r10
    5090:	18 96       	adiw	r26, 0x08	; 8
    5092:	6d 91       	ld	r22, X+
    5094:	7d 91       	ld	r23, X+
    5096:	8d 91       	ld	r24, X+
    5098:	9c 91       	ld	r25, X
    509a:	1b 97       	sbiw	r26, 0x0b	; 11
    509c:	0e 94 d7 20 	call	0x41ae	; 0x41ae <hton32>
    50a0:	9b 01       	movw	r18, r22
    50a2:	ac 01       	movw	r20, r24
    50a4:	f6 01       	movw	r30, r12
    50a6:	84 85       	ldd	r24, Z+12	; 0x0c
    50a8:	95 85       	ldd	r25, Z+13	; 0x0d
    50aa:	a6 85       	ldd	r26, Z+14	; 0x0e
    50ac:	b7 85       	ldd	r27, Z+15	; 0x0f
    50ae:	01 96       	adiw	r24, 0x01	; 1
    50b0:	a1 1d       	adc	r26, r1
    50b2:	b1 1d       	adc	r27, r1
    50b4:	28 17       	cp	r18, r24
    50b6:	39 07       	cpc	r19, r25
    50b8:	4a 07       	cpc	r20, r26
    50ba:	5b 07       	cpc	r21, r27
    50bc:	09 f0       	breq	.+2      	; 0x50c0 <tcp_handle_packet+0x408>
    50be:	41 c2       	rjmp	.+1154   	; 0x5542 <tcp_handle_packet+0x88a>
				return false;

			++tcb->send_base; /* SYN counts as an octet */
    50c0:	d6 01       	movw	r26, r12
    50c2:	1c 96       	adiw	r26, 0x0c	; 12
    50c4:	2d 93       	st	X+, r18
    50c6:	3d 93       	st	X+, r19
    50c8:	4d 93       	st	X+, r20
    50ca:	5c 93       	st	X, r21
    50cc:	1f 97       	sbiw	r26, 0x0f	; 15

			tcb->state = TCP_STATE_ESTABLISHED;
    50ce:	87 e0       	ldi	r24, 0x07	; 7
    50d0:	90 e0       	ldi	r25, 0x00	; 0
    50d2:	11 96       	adiw	r26, 0x01	; 1
    50d4:	9c 93       	st	X, r25
    50d6:	8e 93       	st	-X, r24
			tcb->timeout = TCP_TIMEOUT_IDLE; /* timeout for idle event generation */
    50d8:	81 e0       	ldi	r24, 0x01	; 1
    50da:	5a 96       	adiw	r26, 0x1a	; 26
    50dc:	8c 93       	st	X, r24
    50de:	5a 97       	sbiw	r26, 0x1a	; 26

			tcb->callback(socket, TCP_EVT_CONN_ESTABLISHED);
    50e0:	12 96       	adiw	r26, 0x02	; 2
    50e2:	ed 91       	ld	r30, X+
    50e4:	fc 91       	ld	r31, X
    50e6:	13 97       	sbiw	r26, 0x03	; 3
    50e8:	c4 01       	movw	r24, r8
    50ea:	64 e0       	ldi	r22, 0x04	; 4
    50ec:	70 e0       	ldi	r23, 0x00	; 0
    50ee:	09 95       	icall
    50f0:	56 c1       	rjmp	.+684    	; 0x539e <tcp_handle_packet+0x6e6>
		case TCP_STATE_FIN_WAIT_1:
		case TCP_STATE_FIN_WAIT_2:
		case TCP_STATE_CLOSE_WAIT:
		case TCP_STATE_CLOSING:
		{
			uint32_t packet_ack = ntoh32(packet->ack);
    50f2:	f5 01       	movw	r30, r10
    50f4:	60 85       	ldd	r22, Z+8	; 0x08
    50f6:	71 85       	ldd	r23, Z+9	; 0x09
    50f8:	82 85       	ldd	r24, Z+10	; 0x0a
    50fa:	93 85       	ldd	r25, Z+11	; 0x0b
    50fc:	0e 94 d7 20 	call	0x41ae	; 0x41ae <hton32>
    5100:	7b 01       	movw	r14, r22
    5102:	8c 01       	movw	r16, r24
			uint16_t queue_used = tcp_queue_used_tx(tcb->queue);
    5104:	d6 01       	movw	r26, r12
    5106:	5f 96       	adiw	r26, 0x1f	; 31
    5108:	8d 91       	ld	r24, X+
    510a:	9c 91       	ld	r25, X
    510c:	90 97       	sbiw	r26, 0x20	; 32
    510e:	0e 94 bb 2c 	call	0x5976	; 0x5976 <tcp_queue_used_tx>

			if(tcb->send_base == packet_ack)
    5112:	f6 01       	movw	r30, r12
    5114:	24 85       	ldd	r18, Z+12	; 0x0c
    5116:	35 85       	ldd	r19, Z+13	; 0x0d
    5118:	46 85       	ldd	r20, Z+14	; 0x0e
    511a:	57 85       	ldd	r21, Z+15	; 0x0f
    511c:	2e 15       	cp	r18, r14
    511e:	3f 05       	cpc	r19, r15
    5120:	40 07       	cpc	r20, r16
    5122:	51 07       	cpc	r21, r17
    5124:	09 f4       	brne	.+2      	; 0x5128 <tcp_handle_packet+0x470>
    5126:	3b c1       	rjmp	.+630    	; 0x539e <tcp_handle_packet+0x6e6>
				break;

			if(((tcb->send_base + queue_used > tcb->send_base) && packet_ack > tcb->send_base && packet_ack <= tcb->send_base + queue_used) ||
    5128:	a0 e0       	ldi	r26, 0x00	; 0
    512a:	b0 e0       	ldi	r27, 0x00	; 0
    512c:	82 0f       	add	r24, r18
    512e:	93 1f       	adc	r25, r19
    5130:	a4 1f       	adc	r26, r20
    5132:	b5 1f       	adc	r27, r21
    5134:	28 17       	cp	r18, r24
    5136:	39 07       	cpc	r19, r25
    5138:	4a 07       	cpc	r20, r26
    513a:	5b 07       	cpc	r21, r27
    513c:	38 f4       	brcc	.+14     	; 0x514c <tcp_handle_packet+0x494>
    513e:	2e 15       	cp	r18, r14
    5140:	3f 05       	cpc	r19, r15
    5142:	40 07       	cpc	r20, r16
    5144:	51 07       	cpc	r21, r17
    5146:	08 f0       	brcs	.+2      	; 0x514a <tcp_handle_packet+0x492>
    5148:	9b c0       	rjmp	.+310    	; 0x5280 <tcp_handle_packet+0x5c8>
    514a:	0b c0       	rjmp	.+22     	; 0x5162 <tcp_handle_packet+0x4aa>
    514c:	82 17       	cp	r24, r18
    514e:	93 07       	cpc	r25, r19
    5150:	a4 07       	cpc	r26, r20
    5152:	b5 07       	cpc	r27, r21
    5154:	08 f0       	brcs	.+2      	; 0x5158 <tcp_handle_packet+0x4a0>
    5156:	94 c0       	rjmp	.+296    	; 0x5280 <tcp_handle_packet+0x5c8>
    5158:	2e 15       	cp	r18, r14
    515a:	3f 05       	cpc	r19, r15
    515c:	40 07       	cpc	r20, r16
    515e:	51 07       	cpc	r21, r17
    5160:	30 f0       	brcs	.+12     	; 0x516e <tcp_handle_packet+0x4b6>
    5162:	8e 15       	cp	r24, r14
    5164:	9f 05       	cpc	r25, r15
    5166:	a0 07       	cpc	r26, r16
    5168:	b1 07       	cpc	r27, r17
    516a:	08 f4       	brcc	.+2      	; 0x516e <tcp_handle_packet+0x4b6>
    516c:	89 c0       	rjmp	.+274    	; 0x5280 <tcp_handle_packet+0x5c8>
			   ((tcb->send_base + queue_used < tcb->send_base) && (packet_ack > tcb->send_base || packet_ack <= tcb->send_base + queue_used))
			  )
			{
				/* ACK lies within window */
				uint16_t bytes_acked = packet_ack - tcb->send_base;
    516e:	e7 01       	movw	r28, r14
    5170:	c2 1b       	sub	r28, r18
    5172:	d3 0b       	sbc	r29, r19

				/* remove acknowledged bytes */
				tcp_queue_skip_tx(tcb->queue, bytes_acked);
    5174:	d6 01       	movw	r26, r12
    5176:	5f 96       	adiw	r26, 0x1f	; 31
    5178:	8d 91       	ld	r24, X+
    517a:	9c 91       	ld	r25, X
    517c:	90 97       	sbiw	r26, 0x20	; 32
    517e:	be 01       	movw	r22, r28
    5180:	0e 94 cf 2d 	call	0x5b9e	; 0x5b9e <tcp_queue_skip_tx>
				/* advance sequence number */
				tcb->send_base += bytes_acked;
    5184:	9e 01       	movw	r18, r28
    5186:	40 e0       	ldi	r20, 0x00	; 0
    5188:	50 e0       	ldi	r21, 0x00	; 0
    518a:	f6 01       	movw	r30, r12
    518c:	84 85       	ldd	r24, Z+12	; 0x0c
    518e:	95 85       	ldd	r25, Z+13	; 0x0d
    5190:	a6 85       	ldd	r26, Z+14	; 0x0e
    5192:	b7 85       	ldd	r27, Z+15	; 0x0f
    5194:	82 0f       	add	r24, r18
    5196:	93 1f       	adc	r25, r19
    5198:	a4 1f       	adc	r26, r20
    519a:	b5 1f       	adc	r27, r21
    519c:	84 87       	std	Z+12, r24	; 0x0c
    519e:	95 87       	std	Z+13, r25	; 0x0d
    51a0:	a6 87       	std	Z+14, r26	; 0x0e
    51a2:	b7 87       	std	Z+15, r27	; 0x0f
				if(tcb->send_next >= bytes_acked)
    51a4:	80 89       	ldd	r24, Z+16	; 0x10
    51a6:	91 89       	ldd	r25, Z+17	; 0x11
    51a8:	8c 17       	cp	r24, r28
    51aa:	9d 07       	cpc	r25, r29
    51ac:	28 f0       	brcs	.+10     	; 0x51b8 <tcp_handle_packet+0x500>
					tcb->send_next -= bytes_acked;
    51ae:	8c 1b       	sub	r24, r28
    51b0:	9d 0b       	sbc	r25, r29
    51b2:	91 8b       	std	Z+17, r25	; 0x11
    51b4:	80 8b       	std	Z+16, r24	; 0x10
    51b6:	05 c0       	rjmp	.+10     	; 0x51c2 <tcp_handle_packet+0x50a>
				else
					tcb->send_next = 0;
    51b8:	d6 01       	movw	r26, r12
    51ba:	51 96       	adiw	r26, 0x11	; 17
    51bc:	1c 92       	st	X, r1
    51be:	1e 92       	st	-X, r1
    51c0:	50 97       	sbiw	r26, 0x10	; 16

				/* get current window of remote host */
				tcb->window = ntoh16(packet->window);
    51c2:	f5 01       	movw	r30, r10
    51c4:	86 85       	ldd	r24, Z+14	; 0x0e
    51c6:	97 85       	ldd	r25, Z+15	; 0x0f
    51c8:	0e 94 d1 20 	call	0x41a2	; 0x41a2 <hton16>
    51cc:	d6 01       	movw	r26, r12
    51ce:	59 96       	adiw	r26, 0x19	; 25
    51d0:	9c 93       	st	X, r25
    51d2:	8e 93       	st	-X, r24
    51d4:	58 97       	sbiw	r26, 0x18	; 24

				/* do round trip time estimation */
				if(tcb->timeout > 0 && tcb->retx == 0)
    51d6:	5a 96       	adiw	r26, 0x1a	; 26
    51d8:	3c 91       	ld	r19, X
    51da:	5a 97       	sbiw	r26, 0x1a	; 26
    51dc:	33 23       	and	r19, r19
    51de:	49 f1       	breq	.+82     	; 0x5232 <tcp_handle_packet+0x57a>
    51e0:	5b 96       	adiw	r26, 0x1b	; 27
    51e2:	8c 91       	ld	r24, X
    51e4:	5b 97       	sbiw	r26, 0x1b	; 27
    51e6:	88 23       	and	r24, r24
    51e8:	21 f5       	brne	.+72     	; 0x5232 <tcp_handle_packet+0x57a>
					 * by Van Jacobson in
					 * "Proceedings of SIGCOMM '88"
					 * Stanford, 1988, ACM.
					 */
					int8_t m = tcb->rto - tcb->timeout;
					m -= tcb->sa >> 3;
    51ea:	5d 96       	adiw	r26, 0x1d	; 29
    51ec:	2c 91       	ld	r18, X
    51ee:	5d 97       	sbiw	r26, 0x1d	; 29
    51f0:	5c 96       	adiw	r26, 0x1c	; 28
    51f2:	9c 91       	ld	r25, X
    51f4:	5c 97       	sbiw	r26, 0x1c	; 28
    51f6:	93 1b       	sub	r25, r19
    51f8:	82 2f       	mov	r24, r18
    51fa:	86 95       	lsr	r24
    51fc:	86 95       	lsr	r24
    51fe:	86 95       	lsr	r24
    5200:	98 1b       	sub	r25, r24
					tcb->sa += m;
    5202:	39 2f       	mov	r19, r25
    5204:	32 0f       	add	r19, r18
    5206:	5d 96       	adiw	r26, 0x1d	; 29
    5208:	3c 93       	st	X, r19
    520a:	5d 97       	sbiw	r26, 0x1d	; 29
					if(m < 0)
						m = -m;
					m -= tcb->sv >> 2;
    520c:	5e 96       	adiw	r26, 0x1e	; 30
    520e:	8c 91       	ld	r24, X
    5210:	5e 97       	sbiw	r26, 0x1e	; 30
					tcb->sv += m;
    5212:	28 2f       	mov	r18, r24
    5214:	26 95       	lsr	r18
    5216:	26 95       	lsr	r18
    5218:	82 1b       	sub	r24, r18
    521a:	97 fd       	sbrc	r25, 7
    521c:	91 95       	neg	r25
    521e:	89 0f       	add	r24, r25
    5220:	5e 96       	adiw	r26, 0x1e	; 30
    5222:	8c 93       	st	X, r24
    5224:	5e 97       	sbiw	r26, 0x1e	; 30
					tcb->rto = (tcb->sa >> 3) + tcb->sv;
    5226:	36 95       	lsr	r19
    5228:	36 95       	lsr	r19
    522a:	36 95       	lsr	r19
    522c:	83 0f       	add	r24, r19
    522e:	5c 96       	adiw	r26, 0x1c	; 28
    5230:	8c 93       	st	X, r24
				}

				/* reset retransmission counter */
				tcb->retx = 0;
    5232:	f6 01       	movw	r30, r12
    5234:	13 8e       	std	Z+27, r1	; 0x1b

				/* inform application that some data has been acknowledged */
				tcb->callback(socket, TCP_EVT_DATA_SENT);
    5236:	02 80       	ldd	r0, Z+2	; 0x02
    5238:	f3 81       	ldd	r31, Z+3	; 0x03
    523a:	e0 2d       	mov	r30, r0
    523c:	c4 01       	movw	r24, r8
    523e:	69 e0       	ldi	r22, 0x09	; 9
    5240:	70 e0       	ldi	r23, 0x00	; 0
    5242:	09 95       	icall

				if(tcp_queue_used_tx(tcb->queue) > 0)
    5244:	d6 01       	movw	r26, r12
    5246:	5f 96       	adiw	r26, 0x1f	; 31
    5248:	8d 91       	ld	r24, X+
    524a:	9c 91       	ld	r25, X
    524c:	90 97       	sbiw	r26, 0x20	; 32
    524e:	0e 94 bb 2c 	call	0x5976	; 0x5976 <tcp_queue_used_tx>
    5252:	89 2b       	or	r24, r25
    5254:	49 f0       	breq	.+18     	; 0x5268 <tcp_handle_packet+0x5b0>
				{
					/* use this opportunity to keep data flowing */
					if(!tcp_send_packet(tcb, TCP_FLAG_ACK, true))
    5256:	c6 01       	movw	r24, r12
    5258:	60 e1       	ldi	r22, 0x10	; 16
    525a:	41 e0       	ldi	r20, 0x01	; 1
    525c:	0e 94 65 24 	call	0x48ca	; 0x48ca <tcp_send_packet>
    5260:	88 23       	and	r24, r24
    5262:	09 f0       	breq	.+2      	; 0x5266 <tcp_handle_packet+0x5ae>
    5264:	9c c0       	rjmp	.+312    	; 0x539e <tcp_handle_packet+0x6e6>
    5266:	8d c0       	rjmp	.+282    	; 0x5382 <tcp_handle_packet+0x6ca>
						tcb->timeout = 0;
						tcb->callback(socket, TCP_EVT_ERROR);
						return false;
					}
				}
				else if(tcb->state == TCP_STATE_START_CLOSE)
    5268:	d6 01       	movw	r26, r12
    526a:	8d 91       	ld	r24, X+
    526c:	9c 91       	ld	r25, X
    526e:	11 97       	sbiw	r26, 0x01	; 1
    5270:	08 97       	sbiw	r24, 0x08	; 8
    5272:	11 f4       	brne	.+4      	; 0x5278 <tcp_handle_packet+0x5c0>
					 * acknowledged.
					 * As the FIN is sent from a timeout event, we shorten the timeout
					 * period, which may be much longer depending on the round trip
					 * time estimation for the last data packet.
					 */
					tcb->timeout = 1;
    5274:	81 e0       	ldi	r24, 0x01	; 1
    5276:	91 c0       	rjmp	.+290    	; 0x539a <tcp_handle_packet+0x6e2>
				}
				else
				{
					/* start idle timeout */
					tcb->timeout = TCP_TIMEOUT_IDLE;
    5278:	81 e0       	ldi	r24, 0x01	; 1
    527a:	f6 01       	movw	r30, r12
    527c:	82 8f       	std	Z+26, r24	; 0x1a
    527e:	8f c0       	rjmp	.+286    	; 0x539e <tcp_handle_packet+0x6e6>
				}

				break;
			}
			else if(packet_ack < tcb->send_base)
    5280:	e2 16       	cp	r14, r18
    5282:	f3 06       	cpc	r15, r19
    5284:	04 07       	cpc	r16, r20
    5286:	15 07       	cpc	r17, r21
    5288:	08 f4       	brcc	.+2      	; 0x528c <tcp_handle_packet+0x5d4>
    528a:	89 c0       	rjmp	.+274    	; 0x539e <tcp_handle_packet+0x6e6>
			{
				/* duplicate ACK, ignore */
				break;
			}
			else if(packet_ack == tcb->send_base + 1)
    528c:	2f 5f       	subi	r18, 0xFF	; 255
    528e:	3f 4f       	sbci	r19, 0xFF	; 255
    5290:	4f 4f       	sbci	r20, 0xFF	; 255
    5292:	5f 4f       	sbci	r21, 0xFF	; 255
    5294:	e2 16       	cp	r14, r18
    5296:	f3 06       	cpc	r15, r19
    5298:	04 07       	cpc	r16, r20
    529a:	15 07       	cpc	r17, r21
    529c:	79 f5       	brne	.+94     	; 0x52fc <tcp_handle_packet+0x644>
			{
				if(tcb->state == TCP_STATE_FIN_WAIT_1)
    529e:	d6 01       	movw	r26, r12
    52a0:	8d 91       	ld	r24, X+
    52a2:	9c 91       	ld	r25, X
    52a4:	11 97       	sbiw	r26, 0x01	; 1
    52a6:	89 30       	cpi	r24, 0x09	; 9
    52a8:	91 05       	cpc	r25, r1
    52aa:	c1 f4       	brne	.+48     	; 0x52dc <tcp_handle_packet+0x624>
				{
					/* our FIN has been acknowledged */
					tcb->state = TCP_STATE_FIN_WAIT_2;
    52ac:	8a e0       	ldi	r24, 0x0A	; 10
    52ae:	90 e0       	ldi	r25, 0x00	; 0
    52b0:	11 96       	adiw	r26, 0x01	; 1
    52b2:	9c 93       	st	X, r25
    52b4:	8e 93       	st	-X, r24
					tcb->timeout = TCP_TIMEOUT_GENERIC;
    52b6:	85 e0       	ldi	r24, 0x05	; 5
    52b8:	5a 96       	adiw	r26, 0x1a	; 26
    52ba:	8c 93       	st	X, r24
    52bc:	5a 97       	sbiw	r26, 0x1a	; 26

					++tcb->send_base;
    52be:	1c 96       	adiw	r26, 0x0c	; 12
    52c0:	8d 91       	ld	r24, X+
    52c2:	9d 91       	ld	r25, X+
    52c4:	0d 90       	ld	r0, X+
    52c6:	bc 91       	ld	r27, X
    52c8:	a0 2d       	mov	r26, r0
    52ca:	01 96       	adiw	r24, 0x01	; 1
    52cc:	a1 1d       	adc	r26, r1
    52ce:	b1 1d       	adc	r27, r1
    52d0:	f6 01       	movw	r30, r12
    52d2:	84 87       	std	Z+12, r24	; 0x0c
    52d4:	95 87       	std	Z+13, r25	; 0x0d
    52d6:	a6 87       	std	Z+14, r26	; 0x0e
    52d8:	b7 87       	std	Z+15, r27	; 0x0f
    52da:	61 c0       	rjmp	.+194    	; 0x539e <tcp_handle_packet+0x6e6>

					break;
				}
				else if(tcb->state == TCP_STATE_FIN_WAIT_2)
    52dc:	8a 30       	cpi	r24, 0x0A	; 10
    52de:	91 05       	cpc	r25, r1
    52e0:	09 f4       	brne	.+2      	; 0x52e4 <tcp_handle_packet+0x62c>
    52e2:	5d c0       	rjmp	.+186    	; 0x539e <tcp_handle_packet+0x6e6>
				{
					/* nothing, wait for FIN */
					break;
				}
				else if(tcb->state == TCP_STATE_CLOSING)
    52e4:	0b 97       	sbiw	r24, 0x0b	; 11
    52e6:	51 f4       	brne	.+20     	; 0x52fc <tcp_handle_packet+0x644>
				{
					/* our FIN has been acknowledged */
					tcb->state = TCP_STATE_TIME_WAIT;
    52e8:	8c e0       	ldi	r24, 0x0C	; 12
    52ea:	90 e0       	ldi	r25, 0x00	; 0
    52ec:	d6 01       	movw	r26, r12
    52ee:	11 96       	adiw	r26, 0x01	; 1
    52f0:	9c 93       	st	X, r25
    52f2:	8e 93       	st	-X, r24
					tcb->timeout = TCP_TIMEOUT_TIME_WAIT;
    52f4:	88 e2       	ldi	r24, 0x28	; 40
    52f6:	5a 96       	adiw	r26, 0x1a	; 26
    52f8:	8c 93       	st	X, r24
    52fa:	1c c1       	rjmp	.+568    	; 0x5534 <tcp_handle_packet+0x87c>
					return true;
				}
			}

			/* ACK lies beyond window, nonsense */
			if(!tcp_send_packet(tcb, TCP_FLAG_ACK, true))
    52fc:	c6 01       	movw	r24, r12
    52fe:	60 e1       	ldi	r22, 0x10	; 16
    5300:	41 e0       	ldi	r20, 0x01	; 1
    5302:	0e 94 65 24 	call	0x48ca	; 0x48ca <tcp_send_packet>
    5306:	88 23       	and	r24, r24
    5308:	09 f0       	breq	.+2      	; 0x530c <tcp_handle_packet+0x654>
    530a:	1b c1       	rjmp	.+566    	; 0x5542 <tcp_handle_packet+0x88a>
    530c:	3a c0       	rjmp	.+116    	; 0x5382 <tcp_handle_packet+0x6ca>

			return false;
		}
		case TCP_STATE_LAST_ACK:
		{
			if(tcp_queue_used_tx(tcb->queue) == 0 &&
    530e:	d6 01       	movw	r26, r12
    5310:	5f 96       	adiw	r26, 0x1f	; 31
    5312:	8d 91       	ld	r24, X+
    5314:	9c 91       	ld	r25, X
    5316:	90 97       	sbiw	r26, 0x20	; 32
    5318:	0e 94 bb 2c 	call	0x5976	; 0x5976 <tcp_queue_used_tx>
    531c:	89 2b       	or	r24, r25
    531e:	09 f0       	breq	.+2      	; 0x5322 <tcp_handle_packet+0x66a>
    5320:	10 c1       	rjmp	.+544    	; 0x5542 <tcp_handle_packet+0x88a>
    5322:	f5 01       	movw	r30, r10
    5324:	60 85       	ldd	r22, Z+8	; 0x08
    5326:	71 85       	ldd	r23, Z+9	; 0x09
    5328:	82 85       	ldd	r24, Z+10	; 0x0a
    532a:	93 85       	ldd	r25, Z+11	; 0x0b
    532c:	0e 94 d7 20 	call	0x41ae	; 0x41ae <hton32>
    5330:	d6 01       	movw	r26, r12
    5332:	1c 96       	adiw	r26, 0x0c	; 12
    5334:	2d 91       	ld	r18, X+
    5336:	3d 91       	ld	r19, X+
    5338:	4d 91       	ld	r20, X+
    533a:	5c 91       	ld	r21, X
    533c:	1f 97       	sbiw	r26, 0x0f	; 15
    533e:	2f 5f       	subi	r18, 0xFF	; 255
    5340:	3f 4f       	sbci	r19, 0xFF	; 255
    5342:	4f 4f       	sbci	r20, 0xFF	; 255
    5344:	5f 4f       	sbci	r21, 0xFF	; 255
    5346:	62 17       	cp	r22, r18
    5348:	73 07       	cpc	r23, r19
    534a:	84 07       	cpc	r24, r20
    534c:	95 07       	cpc	r25, r21
    534e:	09 f0       	breq	.+2      	; 0x5352 <tcp_handle_packet+0x69a>
    5350:	f8 c0       	rjmp	.+496    	; 0x5542 <tcp_handle_packet+0x88a>
			   ntoh32(packet->ack) == tcb->send_base + 1
			  )
			{
				/* remote host has accepted to close connection */
				tcb->state = TCP_STATE_CLOSED;
    5352:	81 e0       	ldi	r24, 0x01	; 1
    5354:	90 e0       	ldi	r25, 0x00	; 0
    5356:	11 96       	adiw	r26, 0x01	; 1
    5358:	9c 93       	st	X, r25
    535a:	8e 93       	st	-X, r24
				tcb->timeout = 0;
    535c:	5a 96       	adiw	r26, 0x1a	; 26
    535e:	1c 92       	st	X, r1
    5360:	5a 97       	sbiw	r26, 0x1a	; 26
				tcb->callback(socket, TCP_EVT_CONN_CLOSED);
    5362:	12 96       	adiw	r26, 0x02	; 2
    5364:	ed 91       	ld	r30, X+
    5366:	fc 91       	ld	r31, X
    5368:	13 97       	sbiw	r26, 0x03	; 3
    536a:	c4 01       	movw	r24, r8
    536c:	66 e0       	ldi	r22, 0x06	; 6
    536e:	70 e0       	ldi	r23, 0x00	; 0
    5370:	09 95       	icall
    5372:	e0 c0       	rjmp	.+448    	; 0x5534 <tcp_handle_packet+0x87c>
		}
		case TCP_STATE_TIME_WAIT:
		{
			/* remote host has retransmitted his FIN, so just ACK it */

			if(!tcp_send_packet(tcb, TCP_FLAG_ACK, false))
    5374:	c6 01       	movw	r24, r12
    5376:	60 e1       	ldi	r22, 0x10	; 16
    5378:	40 e0       	ldi	r20, 0x00	; 0
    537a:	0e 94 65 24 	call	0x48ca	; 0x48ca <tcp_send_packet>
    537e:	88 23       	and	r24, r24
    5380:	51 f4       	brne	.+20     	; 0x5396 <tcp_handle_packet+0x6de>
			{
				tcb->state = TCP_STATE_CLOSED;
    5382:	81 e0       	ldi	r24, 0x01	; 1
    5384:	90 e0       	ldi	r25, 0x00	; 0
    5386:	f6 01       	movw	r30, r12
    5388:	91 83       	std	Z+1, r25	; 0x01
    538a:	80 83       	st	Z, r24
				tcb->timeout = 0;
    538c:	12 8e       	std	Z+26, r1	; 0x1a
				tcb->callback(socket, TCP_EVT_ERROR);
    538e:	02 80       	ldd	r0, Z+2	; 0x02
    5390:	f3 81       	ldd	r31, Z+3	; 0x03
    5392:	e0 2d       	mov	r30, r0
    5394:	4a c0       	rjmp	.+148    	; 0x542a <tcp_handle_packet+0x772>
				return false;
			}

			tcb->timeout = TCP_TIMEOUT_GENERIC;
    5396:	85 e0       	ldi	r24, 0x05	; 5
    5398:	d6 01       	movw	r26, r12
    539a:	5a 96       	adiw	r26, 0x1a	; 26
    539c:	8c 93       	st	X, r24
		default:
			break;
	}

	/* process packet data */
	switch(tcb->state)
    539e:	f6 01       	movw	r30, r12
    53a0:	80 81       	ld	r24, Z
    53a2:	91 81       	ldd	r25, Z+1	; 0x01
    53a4:	07 97       	sbiw	r24, 0x07	; 7
    53a6:	04 97       	sbiw	r24, 0x04	; 4
    53a8:	08 f0       	brcs	.+2      	; 0x53ac <tcp_handle_packet+0x6f4>
    53aa:	5d c0       	rjmp	.+186    	; 0x5466 <tcp_handle_packet+0x7ae>
		case TCP_STATE_ESTABLISHED:
		case TCP_STATE_START_CLOSE:
		case TCP_STATE_FIN_WAIT_1:
		case TCP_STATE_FIN_WAIT_2:
		{
			uint16_t packet_data_len = packet_len - (packet->offset >> 4) * 4;
    53ac:	d5 01       	movw	r26, r10
    53ae:	1c 96       	adiw	r26, 0x0c	; 12
    53b0:	8c 91       	ld	r24, X
    53b2:	82 95       	swap	r24
    53b4:	8f 70       	andi	r24, 0x0F	; 15
    53b6:	68 2f       	mov	r22, r24
    53b8:	70 e0       	ldi	r23, 0x00	; 0
    53ba:	66 0f       	add	r22, r22
    53bc:	77 1f       	adc	r23, r23
    53be:	66 0f       	add	r22, r22
    53c0:	77 1f       	adc	r23, r23
    53c2:	83 01       	movw	r16, r6
    53c4:	06 1b       	sub	r16, r22
    53c6:	17 0b       	sbc	r17, r23
			uint16_t data_new = 0;

			if(packet_data_len > 0)
    53c8:	09 f4       	brne	.+2      	; 0x53cc <tcp_handle_packet+0x714>
    53ca:	4d c0       	rjmp	.+154    	; 0x5466 <tcp_handle_packet+0x7ae>
			{
				/* put data into receive buffer */
				data_new = tcp_queue_put_rx(tcb->queue,
    53cc:	6a 0d       	add	r22, r10
    53ce:	7b 1d       	adc	r23, r11
    53d0:	87 8d       	ldd	r24, Z+31	; 0x1f
    53d2:	90 a1       	ldd	r25, Z+32	; 0x20
    53d4:	a8 01       	movw	r20, r16
    53d6:	0e 94 4a 2d 	call	0x5a94	; 0x5a94 <tcp_queue_put_rx>
    53da:	ec 01       	movw	r28, r24
											(uint8_t*) (packet) + (packet->offset >> 4) * 4,
											packet_data_len
										   );

				tcb->acked += data_new;
    53dc:	9c 01       	movw	r18, r24
    53de:	40 e0       	ldi	r20, 0x00	; 0
    53e0:	50 e0       	ldi	r21, 0x00	; 0
    53e2:	f6 01       	movw	r30, r12
    53e4:	82 89       	ldd	r24, Z+18	; 0x12
    53e6:	93 89       	ldd	r25, Z+19	; 0x13
    53e8:	a4 89       	ldd	r26, Z+20	; 0x14
    53ea:	b5 89       	ldd	r27, Z+21	; 0x15
    53ec:	82 0f       	add	r24, r18
    53ee:	93 1f       	adc	r25, r19
    53f0:	a4 1f       	adc	r26, r20
    53f2:	b5 1f       	adc	r27, r21
    53f4:	82 8b       	std	Z+18, r24	; 0x12
    53f6:	93 8b       	std	Z+19, r25	; 0x13
    53f8:	a4 8b       	std	Z+20, r26	; 0x14
    53fa:	b5 8b       	std	Z+21, r27	; 0x15

				if(data_new > 0)
    53fc:	20 97       	sbiw	r28, 0x00	; 0
    53fe:	09 f4       	brne	.+2      	; 0x5402 <tcp_handle_packet+0x74a>
    5400:	99 c0       	rjmp	.+306    	; 0x5534 <tcp_handle_packet+0x87c>
				{
					/* send ACK */
					if(!tcp_send_packet(tcb, TCP_FLAG_ACK, false))
    5402:	c6 01       	movw	r24, r12
    5404:	60 e1       	ldi	r22, 0x10	; 16
    5406:	40 e0       	ldi	r20, 0x00	; 0
    5408:	0e 94 65 24 	call	0x48ca	; 0x48ca <tcp_send_packet>
    540c:	88 23       	and	r24, r24
    540e:	79 f4       	brne	.+30     	; 0x542e <tcp_handle_packet+0x776>
					{
						tcb->state = TCP_STATE_CLOSED;
    5410:	81 e0       	ldi	r24, 0x01	; 1
    5412:	90 e0       	ldi	r25, 0x00	; 0
    5414:	d6 01       	movw	r26, r12
    5416:	11 96       	adiw	r26, 0x01	; 1
    5418:	9c 93       	st	X, r25
    541a:	8e 93       	st	-X, r24
						tcb->timeout = 0;
    541c:	5a 96       	adiw	r26, 0x1a	; 26
    541e:	1c 92       	st	X, r1
    5420:	5a 97       	sbiw	r26, 0x1a	; 26
						tcb->callback(socket, TCP_EVT_ERROR);
    5422:	12 96       	adiw	r26, 0x02	; 2
    5424:	ed 91       	ld	r30, X+
    5426:	fc 91       	ld	r31, X
    5428:	13 97       	sbiw	r26, 0x03	; 3
    542a:	c4 01       	movw	r24, r8
    542c:	52 c0       	rjmp	.+164    	; 0x54d2 <tcp_handle_packet+0x81a>
						return false;
					}

					/* start idle timeout */
					if(tcb->state == TCP_STATE_ESTABLISHED && tcp_queue_used_tx(tcb->queue) < 1)
    542e:	f6 01       	movw	r30, r12
    5430:	80 81       	ld	r24, Z
    5432:	91 81       	ldd	r25, Z+1	; 0x01
    5434:	07 97       	sbiw	r24, 0x07	; 7
    5436:	51 f4       	brne	.+20     	; 0x544c <tcp_handle_packet+0x794>
    5438:	87 8d       	ldd	r24, Z+31	; 0x1f
    543a:	90 a1       	ldd	r25, Z+32	; 0x20
    543c:	0e 94 bb 2c 	call	0x5976	; 0x5976 <tcp_queue_used_tx>
    5440:	89 2b       	or	r24, r25
    5442:	21 f4       	brne	.+8      	; 0x544c <tcp_handle_packet+0x794>
						tcb->timeout = TCP_TIMEOUT_IDLE;
    5444:	81 e0       	ldi	r24, 0x01	; 1
    5446:	d6 01       	movw	r26, r12
    5448:	5a 96       	adiw	r26, 0x1a	; 26
    544a:	8c 93       	st	X, r24

					/* inform application */
					tcb->callback(socket, TCP_EVT_DATA_RECEIVED);
    544c:	d6 01       	movw	r26, r12
    544e:	12 96       	adiw	r26, 0x02	; 2
    5450:	ed 91       	ld	r30, X+
    5452:	fc 91       	ld	r31, X
    5454:	13 97       	sbiw	r26, 0x03	; 3
    5456:	c4 01       	movw	r24, r8
    5458:	68 e0       	ldi	r22, 0x08	; 8
    545a:	70 e0       	ldi	r23, 0x00	; 0
    545c:	09 95       	icall
			}

			/* Prevent a FIN from being accepted if not all of
			 * the packet's data could be queued.
			 */
			if(data_new < packet_data_len)
    545e:	c0 17       	cp	r28, r16
    5460:	d1 07       	cpc	r29, r17
    5462:	08 f4       	brcc	.+2      	; 0x5466 <tcp_handle_packet+0x7ae>
    5464:	67 c0       	rjmp	.+206    	; 0x5534 <tcp_handle_packet+0x87c>
		default:
			break;
	}

	/* process FIN */
	if(packet->flags & TCP_FLAG_FIN)
    5466:	f5 01       	movw	r30, r10
    5468:	85 85       	ldd	r24, Z+13	; 0x0d
    546a:	80 ff       	sbrs	r24, 0
    546c:	63 c0       	rjmp	.+198    	; 0x5534 <tcp_handle_packet+0x87c>
	{
		if(tcb->state == TCP_STATE_CLOSED ||
    546e:	d6 01       	movw	r26, r12
    5470:	2d 91       	ld	r18, X+
    5472:	3c 91       	ld	r19, X
    5474:	11 97       	sbiw	r26, 0x01	; 1
    5476:	c9 01       	movw	r24, r18
    5478:	01 97       	sbiw	r24, 0x01	; 1
    547a:	02 97       	sbiw	r24, 0x02	; 2
    547c:	08 f4       	brcc	.+2      	; 0x5480 <tcp_handle_packet+0x7c8>
    547e:	61 c0       	rjmp	.+194    	; 0x5542 <tcp_handle_packet+0x88a>
    5480:	25 30       	cpi	r18, 0x05	; 5
    5482:	31 05       	cpc	r19, r1
    5484:	09 f4       	brne	.+2      	; 0x5488 <tcp_handle_packet+0x7d0>
    5486:	5d c0       	rjmp	.+186    	; 0x5542 <tcp_handle_packet+0x88a>
		   tcb->state == TCP_STATE_LISTEN ||
		   tcb->state == TCP_STATE_SYN_SENT
		  )
			return false;

		++tcb->acked;
    5488:	52 96       	adiw	r26, 0x12	; 18
    548a:	8d 91       	ld	r24, X+
    548c:	9d 91       	ld	r25, X+
    548e:	0d 90       	ld	r0, X+
    5490:	bc 91       	ld	r27, X
    5492:	a0 2d       	mov	r26, r0
    5494:	01 96       	adiw	r24, 0x01	; 1
    5496:	a1 1d       	adc	r26, r1
    5498:	b1 1d       	adc	r27, r1
    549a:	f6 01       	movw	r30, r12
    549c:	82 8b       	std	Z+18, r24	; 0x12
    549e:	93 8b       	std	Z+19, r25	; 0x13
    54a0:	a4 8b       	std	Z+20, r26	; 0x14
    54a2:	b5 8b       	std	Z+21, r27	; 0x15

		/* send ACK */
		if(!tcp_send_packet(tcb, TCP_FLAG_ACK, true))
    54a4:	c6 01       	movw	r24, r12
    54a6:	60 e1       	ldi	r22, 0x10	; 16
    54a8:	41 e0       	ldi	r20, 0x01	; 1
    54aa:	0e 94 65 24 	call	0x48ca	; 0x48ca <tcp_send_packet>
    54ae:	88 23       	and	r24, r24
    54b0:	a1 f4       	brne	.+40     	; 0x54da <tcp_handle_packet+0x822>
		{
			tcb->state = TCP_STATE_CLOSED;
    54b2:	81 e0       	ldi	r24, 0x01	; 1
    54b4:	90 e0       	ldi	r25, 0x00	; 0
    54b6:	d6 01       	movw	r26, r12
    54b8:	11 96       	adiw	r26, 0x01	; 1
    54ba:	9c 93       	st	X, r25
    54bc:	8e 93       	st	-X, r24
			tcb->timeout = 0;
    54be:	5a 96       	adiw	r26, 0x1a	; 26
    54c0:	1c 92       	st	X, r1
			tcb->callback(tcp_tcb_socket(tcb), TCP_EVT_ERROR);
    54c2:	c6 01       	movw	r24, r12
    54c4:	0e 94 25 21 	call	0x424a	; 0x424a <tcp_tcb_socket>
    54c8:	d6 01       	movw	r26, r12
    54ca:	12 96       	adiw	r26, 0x02	; 2
    54cc:	ed 91       	ld	r30, X+
    54ce:	fc 91       	ld	r31, X
    54d0:	13 97       	sbiw	r26, 0x03	; 3
    54d2:	61 e0       	ldi	r22, 0x01	; 1
    54d4:	70 e0       	ldi	r23, 0x00	; 0
    54d6:	09 95       	icall
    54d8:	34 c0       	rjmp	.+104    	; 0x5542 <tcp_handle_packet+0x88a>
			return false;
		}

		switch(tcb->state)
    54da:	f6 01       	movw	r30, r12
    54dc:	80 81       	ld	r24, Z
    54de:	91 81       	ldd	r25, Z+1	; 0x01
    54e0:	89 30       	cpi	r24, 0x09	; 9
    54e2:	91 05       	cpc	r25, r1
    54e4:	b1 f0       	breq	.+44     	; 0x5512 <tcp_handle_packet+0x85a>
    54e6:	8a 30       	cpi	r24, 0x0A	; 10
    54e8:	91 05       	cpc	r25, r1
    54ea:	18 f4       	brcc	.+6      	; 0x54f2 <tcp_handle_packet+0x83a>
    54ec:	06 97       	sbiw	r24, 0x06	; 6
    54ee:	10 f1       	brcs	.+68     	; 0x5534 <tcp_handle_packet+0x87c>
    54f0:	06 c0       	rjmp	.+12     	; 0x54fe <tcp_handle_packet+0x846>
    54f2:	8a 30       	cpi	r24, 0x0A	; 10
    54f4:	91 05       	cpc	r25, r1
    54f6:	b1 f0       	breq	.+44     	; 0x5524 <tcp_handle_packet+0x86c>
    54f8:	0c 97       	sbiw	r24, 0x0c	; 12
    54fa:	e1 f4       	brne	.+56     	; 0x5534 <tcp_handle_packet+0x87c>
    54fc:	18 c0       	rjmp	.+48     	; 0x552e <tcp_handle_packet+0x876>
		{
			case TCP_STATE_SYN_RECEIVED:
			case TCP_STATE_ESTABLISHED:
			case TCP_STATE_START_CLOSE:
				/* TODO: maybe immediately send FIN here and enter LAST_ACK */
				tcb->state = TCP_STATE_CLOSE_WAIT;
    54fe:	8d e0       	ldi	r24, 0x0D	; 13
    5500:	90 e0       	ldi	r25, 0x00	; 0
    5502:	d6 01       	movw	r26, r12
    5504:	11 96       	adiw	r26, 0x01	; 1
    5506:	9c 93       	st	X, r25
    5508:	8e 93       	st	-X, r24
				tcb->timeout = 1;
    550a:	81 e0       	ldi	r24, 0x01	; 1
    550c:	5a 96       	adiw	r26, 0x1a	; 26
    550e:	8c 93       	st	X, r24
    5510:	19 c0       	rjmp	.+50     	; 0x5544 <tcp_handle_packet+0x88c>
				break;
			case TCP_STATE_FIN_WAIT_1:
				/* TODO: validate: RFC793, p. 75 */
				tcb->state = TCP_STATE_CLOSING;
    5512:	8b e0       	ldi	r24, 0x0B	; 11
    5514:	90 e0       	ldi	r25, 0x00	; 0
    5516:	f6 01       	movw	r30, r12
    5518:	91 83       	std	Z+1, r25	; 0x01
    551a:	80 83       	st	Z, r24
				tcb->timeout = TCP_TIMEOUT_GENERIC;
    551c:	85 e0       	ldi	r24, 0x05	; 5
    551e:	82 8f       	std	Z+26, r24	; 0x1a
				tcb->retx = 0;
    5520:	13 8e       	std	Z+27, r1	; 0x1b
    5522:	08 c0       	rjmp	.+16     	; 0x5534 <tcp_handle_packet+0x87c>
				break;
			case TCP_STATE_FIN_WAIT_2:
				tcb->state = TCP_STATE_TIME_WAIT;
    5524:	8c e0       	ldi	r24, 0x0C	; 12
    5526:	90 e0       	ldi	r25, 0x00	; 0
    5528:	d6 01       	movw	r26, r12
    552a:	8d 93       	st	X+, r24
    552c:	9c 93       	st	X, r25
			case TCP_STATE_TIME_WAIT:
				tcb->timeout = TCP_TIMEOUT_TIME_WAIT;
    552e:	88 e2       	ldi	r24, 0x28	; 40
    5530:	f6 01       	movw	r30, r12
    5532:	82 8f       	std	Z+26, r24	; 0x1a
    5534:	81 e0       	ldi	r24, 0x01	; 1
    5536:	06 c0       	rjmp	.+12     	; 0x5544 <tcp_handle_packet+0x88c>
	if(tcb_selected) {
		return tcp_state_machine(tcb_selected, packet, packet_len, ip);
	}

	/* no tcb found, generate RST */
	tcp_send_rst(ip, packet, packet_len);
    5538:	c7 01       	movw	r24, r14
    553a:	b5 01       	movw	r22, r10
    553c:	a3 01       	movw	r20, r6
    553e:	0e 94 cf 25 	call	0x4b9e	; 0x4b9e <tcp_send_rst>

	return false;
    5542:	80 e0       	ldi	r24, 0x00	; 0
}
    5544:	df 91       	pop	r29
    5546:	cf 91       	pop	r28
    5548:	1f 91       	pop	r17
    554a:	0f 91       	pop	r16
    554c:	ff 90       	pop	r15
    554e:	ef 90       	pop	r14
    5550:	df 90       	pop	r13
    5552:	cf 90       	pop	r12
    5554:	bf 90       	pop	r11
    5556:	af 90       	pop	r10
    5558:	9f 90       	pop	r9
    555a:	8f 90       	pop	r8
    555c:	7f 90       	pop	r7
    555e:	6f 90       	pop	r6
    5560:	08 95       	ret

00005562 <tcp_init>:
/**
 * Initializes the TCP layer.
 */
void tcp_init()
{
	memset(tcp_tcbs, 0, sizeof(tcp_tcbs));
    5562:	85 ea       	ldi	r24, 0xA5	; 165
    5564:	e0 ef       	ldi	r30, 0xF0	; 240
    5566:	f1 e0       	ldi	r31, 0x01	; 1
    5568:	df 01       	movw	r26, r30
    556a:	1d 92       	st	X+, r1
    556c:	8a 95       	dec	r24
    556e:	e9 f7       	brne	.-6      	; 0x556a <tcp_init+0x8>

	int timer = timer_alloc(tcp_interval, 0);
    5570:	85 ec       	ldi	r24, 0xC5	; 197
    5572:	9a e2       	ldi	r25, 0x2A	; 42
    5574:	60 e0       	ldi	r22, 0x00	; 0
    5576:	70 e0       	ldi	r23, 0x00	; 0
    5578:	0e 94 9b 32 	call	0x6536	; 0x6536 <timer_alloc>
	timer_set(timer, 1000);
    557c:	48 ee       	ldi	r20, 0xE8	; 232
    557e:	53 e0       	ldi	r21, 0x03	; 3
    5580:	60 e0       	ldi	r22, 0x00	; 0
    5582:	70 e0       	ldi	r23, 0x00	; 0
    5584:	0e 94 f9 31 	call	0x63f2	; 0x63f2 <timer_set>
}
    5588:	08 95       	ret

0000558a <tcp_interval>:
 *
 * \param[in] timer Timer identifier which generated the timeout event.
 * \param[in] user Pointer to user-defined data.
 */
void tcp_interval(int timer)
{
    558a:	2f 92       	push	r2
    558c:	3f 92       	push	r3
    558e:	4f 92       	push	r4
    5590:	5f 92       	push	r5
    5592:	6f 92       	push	r6
    5594:	7f 92       	push	r7
    5596:	8f 92       	push	r8
    5598:	9f 92       	push	r9
    559a:	bf 92       	push	r11
    559c:	cf 92       	push	r12
    559e:	df 92       	push	r13
    55a0:	ef 92       	push	r14
    55a2:	ff 92       	push	r15
    55a4:	0f 93       	push	r16
    55a6:	1f 93       	push	r17
    55a8:	cf 93       	push	r28
    55aa:	df 93       	push	r29
    55ac:	4c 01       	movw	r8, r24
    55ae:	c0 ef       	ldi	r28, 0xF0	; 240
    55b0:	d1 e0       	ldi	r29, 0x01	; 1
			{
				tcb->state = TCP_STATE_CLOSED;
				tcb->callback(socket, TCP_EVT_ERROR);
				return;
			}
			tcb->timeout = TCP_TIMEOUT_GENERIC;
    55b2:	a5 e0       	ldi	r26, 0x05	; 5
    55b4:	ba 2e       	mov	r11, r26

			/* resend FIN */
			tcb->send_next = 0;
			if(!tcp_send_packet(tcb, TCP_FLAG_FIN | TCP_FLAG_ACK, true))
			{
				tcb->state = TCP_STATE_CLOSED;
    55b6:	f1 e0       	ldi	r31, 0x01	; 1
    55b8:	cf 2e       	mov	r12, r31
    55ba:	d1 2c       	mov	r13, r1
				tcb->state = TCP_STATE_CLOSED;
				tcb->callback(socket, TCP_EVT_ERROR);
				return;
			}

			tcb->state = TCP_STATE_LAST_ACK;
    55bc:	ee e0       	ldi	r30, 0x0E	; 14
    55be:	4e 2e       	mov	r4, r30
    55c0:	51 2c       	mov	r5, r1
			else if(tcb->state == TCP_STATE_START_CLOSE)
			{
				/* send FIN to actively initiate closing the connection */
				tcp_send_packet(tcb, TCP_FLAG_ACK | TCP_FLAG_FIN, true);

				tcb->state = TCP_STATE_FIN_WAIT_1;
    55c2:	79 e0       	ldi	r23, 0x09	; 9
    55c4:	27 2e       	mov	r2, r23
    55c6:	31 2c       	mov	r3, r1
				tcb->state = TCP_STATE_CLOSED;
				tcb->callback(socket, TCP_EVT_ERROR);
				return;
			}

			tcb->state = TCP_STATE_SYN_SENT;
    55c8:	65 e0       	ldi	r22, 0x05	; 5
    55ca:	66 2e       	mov	r6, r22
    55cc:	71 2c       	mov	r7, r1
    55ce:	c8 c0       	rjmp	.+400    	; 0x5760 <tcp_interval+0x1d6>
void tcp_interval(int timer)
{
	struct tcp_tcb* tcb;

	FOREACH_TCB(tcb) {
		if(tcb->state != TCP_STATE_UNUSED && tcb->timeout > 0) {
    55d0:	08 81       	ld	r16, Y
    55d2:	19 81       	ldd	r17, Y+1	; 0x01
    55d4:	01 15       	cp	r16, r1
    55d6:	11 05       	cpc	r17, r1
    55d8:	09 f4       	brne	.+2      	; 0x55dc <tcp_interval+0x52>
    55da:	c1 c0       	rjmp	.+386    	; 0x575e <tcp_interval+0x1d4>
    55dc:	8a 8d       	ldd	r24, Y+26	; 0x1a
    55de:	88 23       	and	r24, r24
    55e0:	09 f4       	brne	.+2      	; 0x55e4 <tcp_interval+0x5a>
    55e2:	bd c0       	rjmp	.+378    	; 0x575e <tcp_interval+0x1d4>
			if( !(--tcb->timeout) ) {
    55e4:	81 50       	subi	r24, 0x01	; 1
    55e6:	8a 8f       	std	Y+26, r24	; 0x1a
    55e8:	88 23       	and	r24, r24
    55ea:	09 f0       	breq	.+2      	; 0x55ee <tcp_interval+0x64>
    55ec:	b8 c0       	rjmp	.+368    	; 0x575e <tcp_interval+0x1d4>
 *
 * \param[in] tcb The transfer control block for which to handle a timeout.
 */
void tcp_process_timeout(struct tcp_tcb* tcb)
{
	if(!tcb)
    55ee:	20 97       	sbiw	r28, 0x00	; 0
    55f0:	09 f4       	brne	.+2      	; 0x55f4 <tcp_interval+0x6a>
    55f2:	b5 c0       	rjmp	.+362    	; 0x575e <tcp_interval+0x1d4>
		return;

	int socket = tcp_tcb_socket(tcb);
    55f4:	ce 01       	movw	r24, r28
    55f6:	0e 94 25 21 	call	0x424a	; 0x424a <tcp_tcb_socket>
    55fa:	7c 01       	movw	r14, r24
	if(socket < 0)
    55fc:	97 fd       	sbrc	r25, 7
    55fe:	af c0       	rjmp	.+350    	; 0x575e <tcp_interval+0x1d4>
			 socket,
			 tcb->state
			);
#endif

	switch(tcb->state)
    5600:	09 30       	cpi	r16, 0x09	; 9
    5602:	11 05       	cpc	r17, r1
    5604:	09 f4       	brne	.+2      	; 0x5608 <tcp_interval+0x7e>
    5606:	8f c0       	rjmp	.+286    	; 0x5726 <tcp_interval+0x19c>
    5608:	0a 30       	cpi	r16, 0x0A	; 10
    560a:	11 05       	cpc	r17, r1
    560c:	80 f4       	brcc	.+32     	; 0x562e <tcp_interval+0xa4>
    560e:	06 30       	cpi	r16, 0x06	; 6
    5610:	11 05       	cpc	r17, r1
    5612:	09 f4       	brne	.+2      	; 0x5616 <tcp_interval+0x8c>
    5614:	48 c0       	rjmp	.+144    	; 0x56a6 <tcp_interval+0x11c>
    5616:	07 30       	cpi	r16, 0x07	; 7
    5618:	11 05       	cpc	r17, r1
    561a:	08 f0       	brcs	.+2      	; 0x561e <tcp_interval+0x94>
    561c:	4d c0       	rjmp	.+154    	; 0x56b8 <tcp_interval+0x12e>
    561e:	01 30       	cpi	r16, 0x01	; 1
    5620:	11 05       	cpc	r17, r1
    5622:	f1 f0       	breq	.+60     	; 0x5660 <tcp_interval+0xd6>
    5624:	05 30       	cpi	r16, 0x05	; 5
    5626:	11 05       	cpc	r17, r1
    5628:	09 f0       	breq	.+2      	; 0x562c <tcp_interval+0xa2>
    562a:	99 c0       	rjmp	.+306    	; 0x575e <tcp_interval+0x1d4>
    562c:	26 c0       	rjmp	.+76     	; 0x567a <tcp_interval+0xf0>
    562e:	0c 30       	cpi	r16, 0x0C	; 12
    5630:	11 05       	cpc	r17, r1
    5632:	09 f4       	brne	.+2      	; 0x5636 <tcp_interval+0xac>
    5634:	8d c0       	rjmp	.+282    	; 0x5750 <tcp_interval+0x1c6>
    5636:	0d 30       	cpi	r16, 0x0D	; 13
    5638:	11 05       	cpc	r17, r1
    563a:	48 f4       	brcc	.+18     	; 0x564e <tcp_interval+0xc4>
    563c:	0a 30       	cpi	r16, 0x0A	; 10
    563e:	11 05       	cpc	r17, r1
    5640:	09 f4       	brne	.+2      	; 0x5644 <tcp_interval+0xba>
    5642:	7e c0       	rjmp	.+252    	; 0x5740 <tcp_interval+0x1b6>
    5644:	0b 30       	cpi	r16, 0x0B	; 11
    5646:	11 05       	cpc	r17, r1
    5648:	09 f0       	breq	.+2      	; 0x564c <tcp_interval+0xc2>
    564a:	89 c0       	rjmp	.+274    	; 0x575e <tcp_interval+0x1d4>
    564c:	6c c0       	rjmp	.+216    	; 0x5726 <tcp_interval+0x19c>
    564e:	0d 30       	cpi	r16, 0x0D	; 13
    5650:	11 05       	cpc	r17, r1
    5652:	09 f4       	brne	.+2      	; 0x5656 <tcp_interval+0xcc>
    5654:	5b c0       	rjmp	.+182    	; 0x570c <tcp_interval+0x182>
    5656:	0e 30       	cpi	r16, 0x0E	; 14
    5658:	11 05       	cpc	r17, r1
    565a:	09 f0       	breq	.+2      	; 0x565e <tcp_interval+0xd4>
    565c:	80 c0       	rjmp	.+256    	; 0x575e <tcp_interval+0x1d4>
    565e:	63 c0       	rjmp	.+198    	; 0x5726 <tcp_interval+0x19c>
	{
		case TCP_STATE_CLOSED:
		{
			/* send SYN packet */
			if(!tcp_send_packet(tcb, TCP_FLAG_SYN, false))
    5660:	ce 01       	movw	r24, r28
    5662:	62 e0       	ldi	r22, 0x02	; 2
    5664:	40 e0       	ldi	r20, 0x00	; 0
    5666:	0e 94 65 24 	call	0x48ca	; 0x48ca <tcp_send_packet>
    566a:	88 23       	and	r24, r24
    566c:	19 f4       	brne	.+6      	; 0x5674 <tcp_interval+0xea>
			{
				tcb->state = TCP_STATE_CLOSED;
    566e:	19 83       	std	Y+1, r17	; 0x01
    5670:	08 83       	st	Y, r16
    5672:	13 c0       	rjmp	.+38     	; 0x569a <tcp_interval+0x110>
				tcb->callback(socket, TCP_EVT_ERROR);
				return;
			}

			tcb->state = TCP_STATE_SYN_SENT;
    5674:	79 82       	std	Y+1, r7	; 0x01
    5676:	68 82       	st	Y, r6
    5678:	3d c0       	rjmp	.+122    	; 0x56f4 <tcp_interval+0x16a>

			break;
		}
		case TCP_STATE_SYN_SENT:
		{
			if(++tcb->retx > TCP_MAX_RETRY)
    567a:	8b 8d       	ldd	r24, Y+27	; 0x1b
    567c:	8f 5f       	subi	r24, 0xFF	; 255
    567e:	8b 8f       	std	Y+27, r24	; 0x1b
    5680:	86 30       	cpi	r24, 0x06	; 6
    5682:	08 f0       	brcs	.+2      	; 0x5686 <tcp_interval+0xfc>
    5684:	5d c0       	rjmp	.+186    	; 0x5740 <tcp_interval+0x1b6>
				tcb->callback(socket, TCP_EVT_TIMEOUT);
				return;
			}

			/* resend SYN packet */
			if(!tcp_send_packet(tcb, TCP_FLAG_SYN, false))
    5686:	ce 01       	movw	r24, r28
    5688:	62 e0       	ldi	r22, 0x02	; 2
    568a:	40 e0       	ldi	r20, 0x00	; 0
    568c:	0e 94 65 24 	call	0x48ca	; 0x48ca <tcp_send_packet>
    5690:	88 23       	and	r24, r24
    5692:	09 f0       	breq	.+2      	; 0x5696 <tcp_interval+0x10c>
    5694:	53 c0       	rjmp	.+166    	; 0x573c <tcp_interval+0x1b2>
			{
				tcb->state = TCP_STATE_CLOSED;
    5696:	d9 82       	std	Y+1, r13	; 0x01
    5698:	c8 82       	st	Y, r12
				tcb->callback(socket, TCP_EVT_ERROR);
    569a:	ea 81       	ldd	r30, Y+2	; 0x02
    569c:	fb 81       	ldd	r31, Y+3	; 0x03
    569e:	c7 01       	movw	r24, r14
    56a0:	61 e0       	ldi	r22, 0x01	; 1
    56a2:	70 e0       	ldi	r23, 0x00	; 0
    56a4:	5b c0       	rjmp	.+182    	; 0x575c <tcp_interval+0x1d2>

			break;
		}
		case TCP_STATE_SYN_RECEIVED:
		{
			if(++tcb->retx > TCP_MAX_RETRY)
    56a6:	8b 8d       	ldd	r24, Y+27	; 0x1b
    56a8:	8f 5f       	subi	r24, 0xFF	; 255
    56aa:	8b 8f       	std	Y+27, r24	; 0x1b
    56ac:	86 30       	cpi	r24, 0x06	; 6
    56ae:	08 f0       	brcs	.+2      	; 0x56b2 <tcp_interval+0x128>
    56b0:	47 c0       	rjmp	.+142    	; 0x5740 <tcp_interval+0x1b6>
				tcb->callback(socket, TCP_EVT_TIMEOUT);
				return;
			}

			/* send SYNACK packet */
			if(!tcp_send_packet(tcb, TCP_FLAG_SYN | TCP_FLAG_ACK, false))
    56b2:	ce 01       	movw	r24, r28
    56b4:	62 e1       	ldi	r22, 0x12	; 18
    56b6:	e9 cf       	rjmp	.-46     	; 0x568a <tcp_interval+0x100>
			break;
		}
		case TCP_STATE_ESTABLISHED:
		case TCP_STATE_START_CLOSE:
		{
			if(tcp_queue_used_tx(tcb->queue) > 0)
    56b8:	8f 8d       	ldd	r24, Y+31	; 0x1f
    56ba:	98 a1       	ldd	r25, Y+32	; 0x20
    56bc:	0e 94 bb 2c 	call	0x5976	; 0x5976 <tcp_queue_used_tx>
    56c0:	89 2b       	or	r24, r25
    56c2:	69 f0       	breq	.+26     	; 0x56de <tcp_interval+0x154>
			{
				if(++tcb->retx > TCP_MAX_RETRY)
    56c4:	8b 8d       	ldd	r24, Y+27	; 0x1b
    56c6:	8f 5f       	subi	r24, 0xFF	; 255
    56c8:	8b 8f       	std	Y+27, r24	; 0x1b
    56ca:	86 30       	cpi	r24, 0x06	; 6
    56cc:	c8 f5       	brcc	.+114    	; 0x5740 <tcp_interval+0x1b6>

					return;
				}

				/* resend queued data */
				tcb->send_next = 0;
    56ce:	19 8a       	std	Y+17, r1	; 0x11
    56d0:	18 8a       	std	Y+16, r1	; 0x10
				tcp_send_packet(tcb, TCP_FLAG_ACK, true);
    56d2:	ce 01       	movw	r24, r28
    56d4:	60 e1       	ldi	r22, 0x10	; 16
    56d6:	41 e0       	ldi	r20, 0x01	; 1
    56d8:	0e 94 65 24 	call	0x48ca	; 0x48ca <tcp_send_packet>
    56dc:	40 c0       	rjmp	.+128    	; 0x575e <tcp_interval+0x1d4>
			}
			else if(tcb->state == TCP_STATE_START_CLOSE)
    56de:	88 81       	ld	r24, Y
    56e0:	99 81       	ldd	r25, Y+1	; 0x01
    56e2:	08 97       	sbiw	r24, 0x08	; 8
    56e4:	51 f4       	brne	.+20     	; 0x56fa <tcp_interval+0x170>
			{
				/* send FIN to actively initiate closing the connection */
				tcp_send_packet(tcb, TCP_FLAG_ACK | TCP_FLAG_FIN, true);
    56e6:	ce 01       	movw	r24, r28
    56e8:	61 e1       	ldi	r22, 0x11	; 17
    56ea:	41 e0       	ldi	r20, 0x01	; 1
    56ec:	0e 94 65 24 	call	0x48ca	; 0x48ca <tcp_send_packet>

				tcb->state = TCP_STATE_FIN_WAIT_1;
    56f0:	39 82       	std	Y+1, r3	; 0x01
    56f2:	28 82       	st	Y, r2
				tcb->timeout = TCP_TIMEOUT_GENERIC;
    56f4:	ba 8e       	std	Y+26, r11	; 0x1a
				tcb->retx = 0;
    56f6:	1b 8e       	std	Y+27, r1	; 0x1b
    56f8:	32 c0       	rjmp	.+100    	; 0x575e <tcp_interval+0x1d4>
			}
			else
			{
				tcb->callback(socket, TCP_EVT_CONN_IDLE);
    56fa:	ea 81       	ldd	r30, Y+2	; 0x02
    56fc:	fb 81       	ldd	r31, Y+3	; 0x03
    56fe:	c7 01       	movw	r24, r14
    5700:	67 e0       	ldi	r22, 0x07	; 7
    5702:	70 e0       	ldi	r23, 0x00	; 0
    5704:	09 95       	icall
				tcb->timeout = 1;
    5706:	81 e0       	ldi	r24, 0x01	; 1
    5708:	8a 8f       	std	Y+26, r24	; 0x1a
    570a:	29 c0       	rjmp	.+82     	; 0x575e <tcp_interval+0x1d4>
			break;
		}
		case TCP_STATE_CLOSE_WAIT:
		{
			/* send FIN */
			tcb->send_next = 0;
    570c:	19 8a       	std	Y+17, r1	; 0x11
    570e:	18 8a       	std	Y+16, r1	; 0x10
			if(!tcp_send_packet(tcb, TCP_FLAG_FIN | TCP_FLAG_ACK, true))
    5710:	ce 01       	movw	r24, r28
    5712:	61 e1       	ldi	r22, 0x11	; 17
    5714:	41 e0       	ldi	r20, 0x01	; 1
    5716:	0e 94 65 24 	call	0x48ca	; 0x48ca <tcp_send_packet>
    571a:	88 23       	and	r24, r24
    571c:	09 f4       	brne	.+2      	; 0x5720 <tcp_interval+0x196>
    571e:	bb cf       	rjmp	.-138    	; 0x5696 <tcp_interval+0x10c>
				tcb->state = TCP_STATE_CLOSED;
				tcb->callback(socket, TCP_EVT_ERROR);
				return;
			}

			tcb->state = TCP_STATE_LAST_ACK;
    5720:	59 82       	std	Y+1, r5	; 0x01
    5722:	48 82       	st	Y, r4
    5724:	e7 cf       	rjmp	.-50     	; 0x56f4 <tcp_interval+0x16a>
		}
		case TCP_STATE_FIN_WAIT_1:
		case TCP_STATE_CLOSING:
		case TCP_STATE_LAST_ACK:
		{
			if(++tcb->retx > TCP_MAX_RETRY)
    5726:	8b 8d       	ldd	r24, Y+27	; 0x1b
    5728:	8f 5f       	subi	r24, 0xFF	; 255
    572a:	8b 8f       	std	Y+27, r24	; 0x1b
    572c:	86 30       	cpi	r24, 0x06	; 6
    572e:	40 f4       	brcc	.+16     	; 0x5740 <tcp_interval+0x1b6>
				tcb->callback(socket, TCP_EVT_TIMEOUT);
				return;
			}

			/* resend FIN */
			tcb->send_next = 0;
    5730:	19 8a       	std	Y+17, r1	; 0x11
    5732:	18 8a       	std	Y+16, r1	; 0x10
			if(!tcp_send_packet(tcb, TCP_FLAG_FIN | TCP_FLAG_ACK, true))
    5734:	ce 01       	movw	r24, r28
    5736:	61 e1       	ldi	r22, 0x11	; 17
    5738:	41 e0       	ldi	r20, 0x01	; 1
    573a:	a8 cf       	rjmp	.-176    	; 0x568c <tcp_interval+0x102>
			{
				tcb->state = TCP_STATE_CLOSED;
				tcb->callback(socket, TCP_EVT_ERROR);
				return;
			}
			tcb->timeout = TCP_TIMEOUT_GENERIC;
    573c:	ba 8e       	std	Y+26, r11	; 0x1a
    573e:	0f c0       	rjmp	.+30     	; 0x575e <tcp_interval+0x1d4>

			break;
		}
		case TCP_STATE_FIN_WAIT_2:
		{
			tcb->state = TCP_STATE_CLOSED;
    5740:	d9 82       	std	Y+1, r13	; 0x01
    5742:	c8 82       	st	Y, r12
			tcb->callback(socket, TCP_EVT_TIMEOUT);
    5744:	ea 81       	ldd	r30, Y+2	; 0x02
    5746:	fb 81       	ldd	r31, Y+3	; 0x03
    5748:	c7 01       	movw	r24, r14
    574a:	63 e0       	ldi	r22, 0x03	; 3
    574c:	70 e0       	ldi	r23, 0x00	; 0
    574e:	06 c0       	rjmp	.+12     	; 0x575c <tcp_interval+0x1d2>
			break;
		}
		case TCP_STATE_TIME_WAIT:
		{
			/* finally close tcb */
			tcb->state = TCP_STATE_CLOSED;
    5750:	d9 82       	std	Y+1, r13	; 0x01
    5752:	c8 82       	st	Y, r12
			tcb->callback(socket, TCP_EVT_CONN_CLOSED);
    5754:	ea 81       	ldd	r30, Y+2	; 0x02
    5756:	fb 81       	ldd	r31, Y+3	; 0x03
    5758:	66 e0       	ldi	r22, 0x06	; 6
    575a:	70 e0       	ldi	r23, 0x00	; 0
    575c:	09 95       	icall
 */
void tcp_interval(int timer)
{
	struct tcp_tcb* tcb;

	FOREACH_TCB(tcb) {
    575e:	a1 96       	adiw	r28, 0x21	; 33
    5760:	82 e0       	ldi	r24, 0x02	; 2
    5762:	c5 39       	cpi	r28, 0x95	; 149
    5764:	d8 07       	cpc	r29, r24
    5766:	09 f0       	breq	.+2      	; 0x576a <tcp_interval+0x1e0>
    5768:	33 cf       	rjmp	.-410    	; 0x55d0 <tcp_interval+0x46>
				tcp_process_timeout(tcb);
			}
		}
	}

	timer_set(timer, 1000);
    576a:	c4 01       	movw	r24, r8
    576c:	48 ee       	ldi	r20, 0xE8	; 232
    576e:	53 e0       	ldi	r21, 0x03	; 3
    5770:	60 e0       	ldi	r22, 0x00	; 0
    5772:	70 e0       	ldi	r23, 0x00	; 0
    5774:	0e 94 f9 31 	call	0x63f2	; 0x63f2 <timer_set>
}
    5778:	df 91       	pop	r29
    577a:	cf 91       	pop	r28
    577c:	1f 91       	pop	r17
    577e:	0f 91       	pop	r16
    5780:	ff 90       	pop	r15
    5782:	ef 90       	pop	r14
    5784:	df 90       	pop	r13
    5786:	cf 90       	pop	r12
    5788:	bf 90       	pop	r11
    578a:	9f 90       	pop	r9
    578c:	8f 90       	pop	r8
    578e:	7f 90       	pop	r7
    5790:	6f 90       	pop	r6
    5792:	5f 90       	pop	r5
    5794:	4f 90       	pop	r4
    5796:	3f 90       	pop	r3
    5798:	2f 90       	pop	r2
    579a:	08 95       	ret

0000579c <tcp_queue_alloc>:
 * Allocates a data queue.
 *
 * \returns The allocated data queue.
 */
struct tcp_queue* tcp_queue_alloc()
{
    579c:	a5 e9       	ldi	r26, 0x95	; 149
    579e:	b2 e0       	ldi	r27, 0x02	; 2
    struct tcp_queue* queue = &tcp_queue_queues[0];
    for(; queue < &tcp_queue_queues[TCP_MAX_CONNECTION_COUNT]; ++queue)
    {
        if(queue->rx_head.pos == 0 && queue->tx_head.pos == 0)
    57a0:	8d 91       	ld	r24, X+
    57a2:	9c 91       	ld	r25, X
    57a4:	11 97       	sbiw	r26, 0x01	; 1
    57a6:	89 2b       	or	r24, r25
    57a8:	49 f5       	brne	.+82     	; 0x57fc <tcp_queue_alloc+0x60>
    57aa:	fd 01       	movw	r30, r26
    57ac:	e6 55       	subi	r30, 0x56	; 86
    57ae:	fe 4f       	sbci	r31, 0xFE	; 254
    57b0:	80 81       	ld	r24, Z
    57b2:	91 81       	ldd	r25, Z+1	; 0x01
    57b4:	89 2b       	or	r24, r25
    57b6:	11 f5       	brne	.+68     	; 0x57fc <tcp_queue_alloc+0x60>
        {
            queue->rx_head.pos = &queue->rx_buffer[0];
    57b8:	cd 01       	movw	r24, r26
    57ba:	06 96       	adiw	r24, 0x06	; 6
    57bc:	11 96       	adiw	r26, 0x01	; 1
    57be:	9c 93       	st	X, r25
    57c0:	8e 93       	st	-X, r24
            queue->rx_head.end = queue->rx_head.pos + sizeof(queue->rx_buffer);
    57c2:	13 96       	adiw	r26, 0x03	; 3
    57c4:	fc 93       	st	X, r31
    57c6:	ee 93       	st	-X, r30
    57c8:	12 97       	sbiw	r26, 0x02	; 2
            queue->rx_head.used = 0;
    57ca:	15 96       	adiw	r26, 0x05	; 5
    57cc:	1c 92       	st	X, r1
    57ce:	1e 92       	st	-X, r1
    57d0:	14 97       	sbiw	r26, 0x04	; 4

            queue->tx_head.pos = &queue->tx_buffer[0];
    57d2:	a0 55       	subi	r26, 0x50	; 80
    57d4:	be 4f       	sbci	r27, 0xFE	; 254
    57d6:	b1 83       	std	Z+1, r27	; 0x01
    57d8:	a0 83       	st	Z, r26
    57da:	a0 5b       	subi	r26, 0xB0	; 176
    57dc:	b1 40       	sbci	r27, 0x01	; 1
            queue->tx_head.end = queue->tx_head.pos + sizeof(queue->tx_buffer);
    57de:	fd 01       	movw	r30, r26
    57e0:	e4 55       	subi	r30, 0x54	; 84
    57e2:	fe 4f       	sbci	r31, 0xFE	; 254
    57e4:	ac 5a       	subi	r26, 0xAC	; 172
    57e6:	bc 4f       	sbci	r27, 0xFC	; 252
    57e8:	b1 83       	std	Z+1, r27	; 0x01
    57ea:	a0 83       	st	Z, r26
            queue->tx_head.used = 0;
    57ec:	a6 5a       	subi	r26, 0xA6	; 166
    57ee:	b1 40       	sbci	r27, 0x01	; 1
    57f0:	11 96       	adiw	r26, 0x01	; 1
    57f2:	1c 92       	st	X, r1
    57f4:	1e 92       	st	-X, r1
    57f6:	ae 5a       	subi	r26, 0xAE	; 174
    57f8:	b1 40       	sbci	r27, 0x01	; 1
    57fa:	08 c0       	rjmp	.+16     	; 0x580c <tcp_queue_alloc+0x70>
 * \returns The allocated data queue.
 */
struct tcp_queue* tcp_queue_alloc()
{
    struct tcp_queue* queue = &tcp_queue_queues[0];
    for(; queue < &tcp_queue_queues[TCP_MAX_CONNECTION_COUNT]; ++queue)
    57fc:	ac 5a       	subi	r26, 0xAC	; 172
    57fe:	bc 4f       	sbci	r27, 0xFC	; 252
    5800:	89 e0       	ldi	r24, 0x09	; 9
    5802:	ad 33       	cpi	r26, 0x3D	; 61
    5804:	b8 07       	cpc	r27, r24
    5806:	60 f2       	brcs	.-104    	; 0x57a0 <tcp_queue_alloc+0x4>
    5808:	a0 e0       	ldi	r26, 0x00	; 0
    580a:	b0 e0       	ldi	r27, 0x00	; 0
            return queue;
        }
    }

    return 0;
}
    580c:	cd 01       	movw	r24, r26
    580e:	08 95       	ret

00005810 <tcp_queue_free>:
 * Deallocates a data queue.
 *
 * \param[in] queue A pointer to the data queue to be deallocated.
 */
void tcp_queue_free(struct tcp_queue* queue)
{
    5810:	fc 01       	movw	r30, r24
    if(!queue)
    5812:	00 97       	sbiw	r24, 0x00	; 0
    5814:	31 f0       	breq	.+12     	; 0x5822 <tcp_queue_free+0x12>
        return;

    queue->rx_head.pos = 0;
    5816:	11 82       	std	Z+1, r1	; 0x01
    5818:	10 82       	st	Z, r1
    queue->tx_head.pos = 0;
    581a:	e6 55       	subi	r30, 0x56	; 86
    581c:	fe 4f       	sbci	r31, 0xFE	; 254
    581e:	11 82       	std	Z+1, r1	; 0x01
    5820:	10 82       	st	Z, r1
    5822:	08 95       	ret

00005824 <tcp_queue_used_rx>:
 *
 * \param[in] queue A pointer to the data queue.
 * \returns The number of bytes occupied of the receive buffer.
 */
uint16_t tcp_queue_used_rx(const struct tcp_queue* queue)
{
    5824:	fc 01       	movw	r30, r24
 * \param[in] queue_head A pointer to the ring buffer.
 * \returns The number of bytes occupied in the ring buffer.
 */
uint16_t tcp_queue_used(const struct tcp_queue_head* queue_head)
{
    if(!queue_head)
    5826:	00 97       	sbiw	r24, 0x00	; 0
    5828:	19 f4       	brne	.+6      	; 0x5830 <tcp_queue_used_rx+0xc>
    582a:	20 e0       	ldi	r18, 0x00	; 0
    582c:	30 e0       	ldi	r19, 0x00	; 0
    582e:	02 c0       	rjmp	.+4      	; 0x5834 <tcp_queue_used_rx+0x10>
        return 0;

    return queue_head->used;
    5830:	24 81       	ldd	r18, Z+4	; 0x04
    5832:	35 81       	ldd	r19, Z+5	; 0x05
 * \returns The number of bytes occupied of the receive buffer.
 */
uint16_t tcp_queue_used_rx(const struct tcp_queue* queue)
{
    return tcp_queue_used(&queue->rx_head);
}
    5834:	c9 01       	movw	r24, r18
    5836:	08 95       	ret

00005838 <tcp_queue_space_rx>:
 *
 * \param[in] queue A pointer to the data queue.
 * \returns The number of free bytes in the receive buffer.
 */
uint16_t tcp_queue_space_rx(const struct tcp_queue* queue)
{
    5838:	fc 01       	movw	r30, r24
 * \param[in] queue_head A pointer to the ring buffer.
 * \returns The number of free bytes in the ring buffer.
 */
uint16_t tcp_queue_space(const struct tcp_queue_head* queue_head)
{
    if(!queue_head)
    583a:	00 97       	sbiw	r24, 0x00	; 0
    583c:	19 f4       	brne	.+6      	; 0x5844 <tcp_queue_space_rx+0xc>
    583e:	20 e0       	ldi	r18, 0x00	; 0
    5840:	30 e0       	ldi	r19, 0x00	; 0
    5842:	0a c0       	rjmp	.+20     	; 0x5858 <tcp_queue_space_rx+0x20>
        return 0;

    return queue_head->end - (uint8_t*) (queue_head + 1) - queue_head->used;
    5844:	22 81       	ldd	r18, Z+2	; 0x02
    5846:	33 81       	ldd	r19, Z+3	; 0x03
    5848:	36 96       	adiw	r30, 0x06	; 6
    584a:	2e 1b       	sub	r18, r30
    584c:	3f 0b       	sbc	r19, r31
    584e:	36 97       	sbiw	r30, 0x06	; 6
    5850:	84 81       	ldd	r24, Z+4	; 0x04
    5852:	95 81       	ldd	r25, Z+5	; 0x05
    5854:	28 1b       	sub	r18, r24
    5856:	39 0b       	sbc	r19, r25
 * \returns The number of free bytes in the receive buffer.
 */
uint16_t tcp_queue_space_rx(const struct tcp_queue* queue)
{
    return tcp_queue_space(&queue->rx_head);
}
    5858:	c9 01       	movw	r24, r18
    585a:	08 95       	ret

0000585c <tcp_queue_reserve_tx>:
 * \param[in] queue A pointer to the data queue.
 * \param[in] len The maximum number of bytes to declare as valid.
 * \returns The number of bytes which have been declared as valid.
 */
uint16_t tcp_queue_reserve_tx(struct tcp_queue* queue, uint16_t len)
{
    585c:	fc 01       	movw	r30, r24
    return tcp_queue_reserve(&queue->tx_head, len);
    585e:	86 55       	subi	r24, 0x56	; 86
    5860:	9e 4f       	sbci	r25, 0xFE	; 254
 * \param[in] len The maximum number of bytes to add.
 * \returns The number of bytes added to the ring buffer.
 */
uint16_t tcp_queue_reserve(struct tcp_queue_head* queue_head, uint16_t len)
{
    if(!queue_head)
    5862:	19 f4       	brne	.+6      	; 0x586a <tcp_queue_reserve_tx+0xe>
    5864:	20 e0       	ldi	r18, 0x00	; 0
    5866:	30 e0       	ldi	r19, 0x00	; 0
    5868:	17 c0       	rjmp	.+46     	; 0x5898 <tcp_queue_reserve_tx+0x3c>
uint16_t tcp_queue_space(const struct tcp_queue_head* queue_head)
{
    if(!queue_head)
        return 0;

    return queue_head->end - (uint8_t*) (queue_head + 1) - queue_head->used;
    586a:	e2 55       	subi	r30, 0x52	; 82
    586c:	fe 4f       	sbci	r31, 0xFE	; 254
    586e:	40 81       	ld	r20, Z
    5870:	51 81       	ldd	r21, Z+1	; 0x01
    5872:	06 96       	adiw	r24, 0x06	; 6
    5874:	32 91       	ld	r19, -Z
    5876:	22 91       	ld	r18, -Z
    5878:	ec 5a       	subi	r30, 0xAC	; 172
    587a:	f1 40       	sbci	r31, 0x01	; 1
    587c:	28 1b       	sub	r18, r24
    587e:	39 0b       	sbc	r19, r25
    5880:	24 1b       	sub	r18, r20
    5882:	35 0b       	sbc	r19, r21
    5884:	62 17       	cp	r22, r18
    5886:	73 07       	cpc	r23, r19
    5888:	08 f4       	brcc	.+2      	; 0x588c <tcp_queue_reserve_tx+0x30>
    588a:	9b 01       	movw	r18, r22

    uint16_t space = tcp_queue_space(queue_head);
    if(len > space)
        len = space;

    queue_head->used += len;
    588c:	e2 55       	subi	r30, 0x52	; 82
    588e:	fe 4f       	sbci	r31, 0xFE	; 254
    5890:	42 0f       	add	r20, r18
    5892:	53 1f       	adc	r21, r19
    5894:	51 83       	std	Z+1, r21	; 0x01
    5896:	40 83       	st	Z, r20
 * \returns The number of bytes which have been declared as valid.
 */
uint16_t tcp_queue_reserve_tx(struct tcp_queue* queue, uint16_t len)
{
    return tcp_queue_reserve(&queue->tx_head, len);
}
    5898:	c9 01       	movw	r24, r18
    589a:	08 95       	ret

0000589c <tcp_queue_space_buffer_tx>:
 *
 * \param[in] queue A pointer to the data queue.
 * \returns A pointer to the empty transmit buffer space on success, \c NULL on transmit buffer full.
 */
uint8_t* tcp_queue_space_buffer_tx(struct tcp_queue* queue)
{
    589c:	ef 92       	push	r14
    589e:	ff 92       	push	r15
    58a0:	0f 93       	push	r16
    58a2:	1f 93       	push	r17
    58a4:	cf 93       	push	r28
    58a6:	df 93       	push	r29
    58a8:	fc 01       	movw	r30, r24
    return tcp_queue_space_buffer(&queue->tx_head);
    58aa:	8a ea       	ldi	r24, 0xAA	; 170
    58ac:	e8 2e       	mov	r14, r24
    58ae:	81 e0       	ldi	r24, 0x01	; 1
    58b0:	f8 2e       	mov	r15, r24
    58b2:	ee 0e       	add	r14, r30
    58b4:	ff 1e       	adc	r15, r31
 * \param[in] queue_head A pointer to the ring buffer.
 * \returns A pointer to the empty buffer space on success, \c NULL on ring buffer full.
 */
uint8_t* tcp_queue_space_buffer(struct tcp_queue_head* queue_head)
{
    if(!queue_head)
    58b6:	e1 14       	cp	r14, r1
    58b8:	f1 04       	cpc	r15, r1
    58ba:	09 f4       	brne	.+2      	; 0x58be <tcp_queue_space_buffer_tx+0x22>
    58bc:	52 c0       	rjmp	.+164    	; 0x5962 <tcp_queue_space_buffer_tx+0xc6>
uint16_t tcp_queue_space(const struct tcp_queue_head* queue_head)
{
    if(!queue_head)
        return 0;

    return queue_head->end - (uint8_t*) (queue_head + 1) - queue_head->used;
    58be:	a7 01       	movw	r20, r14
    58c0:	4a 5f       	subi	r20, 0xFA	; 250
    58c2:	5f 4f       	sbci	r21, 0xFF	; 255
    58c4:	e2 55       	subi	r30, 0x52	; 82
    58c6:	fe 4f       	sbci	r31, 0xFE	; 254
    58c8:	80 81       	ld	r24, Z
    58ca:	91 81       	ldd	r25, Z+1	; 0x01
    58cc:	12 91       	ld	r17, -Z
    58ce:	02 91       	ld	r16, -Z
    58d0:	ec 5a       	subi	r30, 0xAC	; 172
    58d2:	f1 40       	sbci	r31, 0x01	; 1
    58d4:	04 1b       	sub	r16, r20
    58d6:	15 0b       	sbc	r17, r21
    58d8:	08 1b       	sub	r16, r24
    58da:	19 0b       	sbc	r17, r25
{
    if(!queue_head)
        return 0;

    uint16_t space = tcp_queue_space(queue_head);
    if(space < 1)
    58dc:	09 f4       	brne	.+2      	; 0x58e0 <tcp_queue_space_buffer_tx+0x44>
    58de:	41 c0       	rjmp	.+130    	; 0x5962 <tcp_queue_space_buffer_tx+0xc6>
        return 0;

    if(queue_head->used < 1)
    58e0:	89 2b       	or	r24, r25
    58e2:	19 f4       	brne	.+6      	; 0x58ea <tcp_queue_space_buffer_tx+0x4e>
        queue_head->pos = (uint8_t*) (queue_head + 1);
    58e4:	d7 01       	movw	r26, r14
    58e6:	4d 93       	st	X+, r20
    58e8:	5c 93       	st	X, r21

    if(queue_head->pos == (uint8_t*) (queue_head + 1))
    58ea:	e6 55       	subi	r30, 0x56	; 86
    58ec:	fe 4f       	sbci	r31, 0xFE	; 254
    58ee:	c0 81       	ld	r28, Z
    58f0:	d1 81       	ldd	r29, Z+1	; 0x01
    58f2:	ea 5a       	subi	r30, 0xAA	; 170
    58f4:	f1 40       	sbci	r31, 0x01	; 1
    58f6:	df 01       	movw	r26, r30
    58f8:	a2 55       	subi	r26, 0x52	; 82
    58fa:	be 4f       	sbci	r27, 0xFE	; 254
    58fc:	c4 17       	cp	r28, r20
    58fe:	d5 07       	cpc	r29, r21
    5900:	19 f4       	brne	.+6      	; 0x5908 <tcp_queue_space_buffer_tx+0x6c>
    {
        return queue_head->pos + queue_head->used;
    5902:	8d 91       	ld	r24, X+
    5904:	9c 91       	ld	r25, X
    5906:	26 c0       	rjmp	.+76     	; 0x5954 <tcp_queue_space_buffer_tx+0xb8>
    }
    else if(queue_head->pos + queue_head->used == queue_head->end)
    5908:	6d 91       	ld	r22, X+
    590a:	7c 91       	ld	r23, X
    590c:	e4 55       	subi	r30, 0x54	; 84
    590e:	fe 4f       	sbci	r31, 0xFE	; 254
    5910:	20 81       	ld	r18, Z
    5912:	31 81       	ldd	r19, Z+1	; 0x01
    5914:	ec 5a       	subi	r30, 0xAC	; 172
    5916:	f1 40       	sbci	r31, 0x01	; 1
    5918:	ce 01       	movw	r24, r28
    591a:	86 0f       	add	r24, r22
    591c:	97 1f       	adc	r25, r23
    591e:	28 17       	cp	r18, r24
    5920:	39 07       	cpc	r19, r25
    5922:	09 f1       	breq	.+66     	; 0x5966 <tcp_queue_space_buffer_tx+0xca>
    {
        return (uint8_t*) (queue_head + 1);
    }
    else if(queue_head->used < queue_head->end - queue_head->pos)
    5924:	2c 1b       	sub	r18, r28
    5926:	3d 0b       	sbc	r19, r29
    5928:	62 17       	cp	r22, r18
    592a:	73 07       	cpc	r23, r19
    592c:	b0 f4       	brcc	.+44     	; 0x595a <tcp_queue_space_buffer_tx+0xbe>
    592e:	d7 01       	movw	r26, r14
    5930:	06 c0       	rjmp	.+12     	; 0x593e <tcp_queue_space_buffer_tx+0xa2>
        uint8_t* from = queue_head->pos;
        uint8_t* to = (uint8_t*) (queue_head + 1);
        uint16_t used = queue_head->used;

        while(used-- > 0)
            *to++ = *from++;
    5932:	89 91       	ld	r24, Y+
    5934:	15 96       	adiw	r26, 0x05	; 5
    5936:	8c 93       	st	X, r24
    5938:	15 97       	sbiw	r26, 0x05	; 5
    593a:	61 50       	subi	r22, 0x01	; 1
    593c:	70 40       	sbci	r23, 0x00	; 0
    593e:	11 96       	adiw	r26, 0x01	; 1
        /* rearrange memory */
        uint8_t* from = queue_head->pos;
        uint8_t* to = (uint8_t*) (queue_head + 1);
        uint16_t used = queue_head->used;

        while(used-- > 0)
    5940:	61 15       	cp	r22, r1
    5942:	71 05       	cpc	r23, r1
    5944:	b1 f7       	brne	.-20     	; 0x5932 <tcp_queue_space_buffer_tx+0x96>
            *to++ = *from++;
        queue_head->pos = (uint8_t*) (queue_head + 1);
    5946:	e6 55       	subi	r30, 0x56	; 86
    5948:	fe 4f       	sbci	r31, 0xFE	; 254
    594a:	51 83       	std	Z+1, r21	; 0x01
    594c:	40 83       	st	Z, r20

        return queue_head->pos + queue_head->used;
    594e:	34 96       	adiw	r30, 0x04	; 4
    5950:	80 81       	ld	r24, Z
    5952:	91 81       	ldd	r25, Z+1	; 0x01
    5954:	48 0f       	add	r20, r24
    5956:	59 1f       	adc	r21, r25
    5958:	06 c0       	rjmp	.+12     	; 0x5966 <tcp_queue_space_buffer_tx+0xca>
    }
    else
    {
        return queue_head->pos - space;
    595a:	ae 01       	movw	r20, r28
    595c:	40 1b       	sub	r20, r16
    595e:	51 0b       	sbc	r21, r17
    5960:	02 c0       	rjmp	.+4      	; 0x5966 <tcp_queue_space_buffer_tx+0xca>
    5962:	40 e0       	ldi	r20, 0x00	; 0
    5964:	50 e0       	ldi	r21, 0x00	; 0
 * \returns A pointer to the empty transmit buffer space on success, \c NULL on transmit buffer full.
 */
uint8_t* tcp_queue_space_buffer_tx(struct tcp_queue* queue)
{
    return tcp_queue_space_buffer(&queue->tx_head);
}
    5966:	ca 01       	movw	r24, r20
    5968:	df 91       	pop	r29
    596a:	cf 91       	pop	r28
    596c:	1f 91       	pop	r17
    596e:	0f 91       	pop	r16
    5970:	ff 90       	pop	r15
    5972:	ef 90       	pop	r14
    5974:	08 95       	ret

00005976 <tcp_queue_used_tx>:
 *
 * \param[in] queue A pointer to the data queue.
 * \returns The number of bytes occupied of the transmit buffer.
 */
uint16_t tcp_queue_used_tx(const struct tcp_queue* queue)
{
    5976:	fc 01       	movw	r30, r24
 * \param[in] queue_head A pointer to the ring buffer.
 * \returns The number of bytes occupied in the ring buffer.
 */
uint16_t tcp_queue_used(const struct tcp_queue_head* queue_head)
{
    if(!queue_head)
    5978:	8e ef       	ldi	r24, 0xFE	; 254
    597a:	e6 35       	cpi	r30, 0x56	; 86
    597c:	f8 07       	cpc	r31, r24
    597e:	19 f4       	brne	.+6      	; 0x5986 <tcp_queue_used_tx+0x10>
    5980:	20 e0       	ldi	r18, 0x00	; 0
    5982:	30 e0       	ldi	r19, 0x00	; 0
    5984:	04 c0       	rjmp	.+8      	; 0x598e <tcp_queue_used_tx+0x18>
        return 0;

    return queue_head->used;
    5986:	e2 55       	subi	r30, 0x52	; 82
    5988:	fe 4f       	sbci	r31, 0xFE	; 254
    598a:	20 81       	ld	r18, Z
    598c:	31 81       	ldd	r19, Z+1	; 0x01
 * \returns The number of bytes occupied of the transmit buffer.
 */
uint16_t tcp_queue_used_tx(const struct tcp_queue* queue)
{
    return tcp_queue_used(&queue->tx_head);
}
    598e:	c9 01       	movw	r24, r18
    5990:	08 95       	ret

00005992 <tcp_queue_space_tx>:
 *
 * \param[in] queue A pointer to the data queue.
 * \returns The number of free bytes in the transmit buffer.
 */
uint16_t tcp_queue_space_tx(const struct tcp_queue* queue)
{
    5992:	fc 01       	movw	r30, r24
    return tcp_queue_space(&queue->tx_head);
    5994:	86 55       	subi	r24, 0x56	; 86
    5996:	9e 4f       	sbci	r25, 0xFE	; 254
 * \param[in] queue_head A pointer to the ring buffer.
 * \returns The number of free bytes in the ring buffer.
 */
uint16_t tcp_queue_space(const struct tcp_queue_head* queue_head)
{
    if(!queue_head)
    5998:	19 f4       	brne	.+6      	; 0x59a0 <tcp_queue_space_tx+0xe>
    599a:	20 e0       	ldi	r18, 0x00	; 0
    599c:	30 e0       	ldi	r19, 0x00	; 0
    599e:	0b c0       	rjmp	.+22     	; 0x59b6 <tcp_queue_space_tx+0x24>
        return 0;

    return queue_head->end - (uint8_t*) (queue_head + 1) - queue_head->used;
    59a0:	e4 55       	subi	r30, 0x54	; 84
    59a2:	fe 4f       	sbci	r31, 0xFE	; 254
    59a4:	06 96       	adiw	r24, 0x06	; 6
    59a6:	21 91       	ld	r18, Z+
    59a8:	31 91       	ld	r19, Z+
    59aa:	28 1b       	sub	r18, r24
    59ac:	39 0b       	sbc	r19, r25
    59ae:	80 81       	ld	r24, Z
    59b0:	91 81       	ldd	r25, Z+1	; 0x01
    59b2:	28 1b       	sub	r18, r24
    59b4:	39 0b       	sbc	r19, r25
 * \returns The number of free bytes in the transmit buffer.
 */
uint16_t tcp_queue_space_tx(const struct tcp_queue* queue)
{
    return tcp_queue_space(&queue->tx_head);
}
    59b6:	c9 01       	movw	r24, r18
    59b8:	08 95       	ret

000059ba <tcp_queue_clear>:
 * Removes all data from the receive and transmit buffers of a queue.
 *
 * \param[in] queue A pointer to the queue to clear.
 */
void tcp_queue_clear(struct tcp_queue* queue)
{
    59ba:	fc 01       	movw	r30, r24
    if(!queue)
    59bc:	00 97       	sbiw	r24, 0x00	; 0
    59be:	31 f0       	breq	.+12     	; 0x59cc <tcp_queue_clear+0x12>
        return;

    queue->rx_head.used = 0;
    59c0:	15 82       	std	Z+5, r1	; 0x05
    59c2:	14 82       	std	Z+4, r1	; 0x04
    queue->tx_head.used = 0;
    59c4:	e2 55       	subi	r30, 0x52	; 82
    59c6:	fe 4f       	sbci	r31, 0xFE	; 254
    59c8:	11 82       	std	Z+1, r1	; 0x01
    59ca:	10 82       	st	Z, r1
    59cc:	08 95       	ret

000059ce <tcp_queue_put>:
 * \param[in] data A pointer to the data to put into the ring buffer.
 * \param[in] data_len The maximum number of bytes to put into the ring buffer.
 * \returns The number of bytes actually put into the ring buffer.
 */
uint16_t tcp_queue_put(struct tcp_queue_head* queue_head, const uint8_t* data, uint16_t data_len)
{
    59ce:	ef 92       	push	r14
    59d0:	ff 92       	push	r15
    59d2:	0f 93       	push	r16
    59d4:	1f 93       	push	r17
    59d6:	cf 93       	push	r28
    59d8:	df 93       	push	r29
    59da:	dc 01       	movw	r26, r24
    59dc:	eb 01       	movw	r28, r22
    if(!queue_head || !data || !data_len)
    59de:	00 97       	sbiw	r24, 0x00	; 0
    59e0:	09 f4       	brne	.+2      	; 0x59e4 <tcp_queue_put+0x16>
    59e2:	49 c0       	rjmp	.+146    	; 0x5a76 <tcp_queue_put+0xa8>
    59e4:	61 15       	cp	r22, r1
    59e6:	71 05       	cpc	r23, r1
    59e8:	09 f4       	brne	.+2      	; 0x59ec <tcp_queue_put+0x1e>
    59ea:	45 c0       	rjmp	.+138    	; 0x5a76 <tcp_queue_put+0xa8>
    59ec:	41 15       	cp	r20, r1
    59ee:	51 05       	cpc	r21, r1
    59f0:	09 f4       	brne	.+2      	; 0x59f4 <tcp_queue_put+0x26>
    59f2:	43 c0       	rjmp	.+134    	; 0x5a7a <tcp_queue_put+0xac>
uint16_t tcp_queue_space(const struct tcp_queue_head* queue_head)
{
    if(!queue_head)
        return 0;

    return queue_head->end - (uint8_t*) (queue_head + 1) - queue_head->used;
    59f4:	bc 01       	movw	r22, r24
    59f6:	6a 5f       	subi	r22, 0xFA	; 250
    59f8:	7f 4f       	sbci	r23, 0xFF	; 255
    59fa:	14 96       	adiw	r26, 0x04	; 4
    59fc:	2d 91       	ld	r18, X+
    59fe:	3c 91       	ld	r19, X
    5a00:	15 97       	sbiw	r26, 0x05	; 5
    5a02:	12 96       	adiw	r26, 0x02	; 2
    5a04:	8d 91       	ld	r24, X+
    5a06:	9c 91       	ld	r25, X
    5a08:	13 97       	sbiw	r26, 0x03	; 3
    5a0a:	86 1b       	sub	r24, r22
    5a0c:	97 0b       	sbc	r25, r23
    5a0e:	82 1b       	sub	r24, r18
    5a10:	93 0b       	sbc	r25, r19
    5a12:	84 17       	cp	r24, r20
    5a14:	95 07       	cpc	r25, r21
    5a16:	08 f4       	brcc	.+2      	; 0x5a1a <tcp_queue_put+0x4c>
    5a18:	ac 01       	movw	r20, r24

    uint16_t queue_left = tcp_queue_space(queue_head);
    if(data_len > queue_left)
        data_len = queue_left;

    uint8_t* data_pos = queue_head->pos + queue_head->used;
    5a1a:	ed 91       	ld	r30, X+
    5a1c:	fc 91       	ld	r31, X
    5a1e:	11 97       	sbiw	r26, 0x01	; 1
    5a20:	e2 0f       	add	r30, r18
    5a22:	f3 1f       	adc	r31, r19
    5a24:	9a 01       	movw	r18, r20
    while(data_left--)
    {
        if(data_pos >= queue_head->end)
            data_pos -= queue_head->end - (uint8_t*) (queue_head + 1);
        else if(data_pos < (uint8_t*) (queue_head + 1))
            data_pos += (uintptr_t) (queue_head + 1);
    5a26:	8d 01       	movw	r16, r26
    5a28:	0a 5f       	subi	r16, 0xFA	; 250
    5a2a:	1f 4f       	sbci	r17, 0xFF	; 255
    5a2c:	16 c0       	rjmp	.+44     	; 0x5a5a <tcp_queue_put+0x8c>

    uint8_t* data_pos = queue_head->pos + queue_head->used;
    uint16_t data_left = data_len;
    while(data_left--)
    {
        if(data_pos >= queue_head->end)
    5a2e:	12 96       	adiw	r26, 0x02	; 2
    5a30:	8d 91       	ld	r24, X+
    5a32:	9c 91       	ld	r25, X
    5a34:	13 97       	sbiw	r26, 0x03	; 3
    5a36:	e8 17       	cp	r30, r24
    5a38:	f9 07       	cpc	r31, r25
    5a3a:	30 f0       	brcs	.+12     	; 0x5a48 <tcp_queue_put+0x7a>
            data_pos -= queue_head->end - (uint8_t*) (queue_head + 1);
    5a3c:	7b 01       	movw	r14, r22
    5a3e:	e8 1a       	sub	r14, r24
    5a40:	f9 0a       	sbc	r15, r25
    5a42:	ee 0d       	add	r30, r14
    5a44:	ff 1d       	adc	r31, r15
    5a46:	05 c0       	rjmp	.+10     	; 0x5a52 <tcp_queue_put+0x84>
        else if(data_pos < (uint8_t*) (queue_head + 1))
    5a48:	e6 17       	cp	r30, r22
    5a4a:	f7 07       	cpc	r31, r23
    5a4c:	10 f4       	brcc	.+4      	; 0x5a52 <tcp_queue_put+0x84>
            data_pos += (uintptr_t) (queue_head + 1);
    5a4e:	e0 0f       	add	r30, r16
    5a50:	f1 1f       	adc	r31, r17

        *data_pos++ = *data++;
    5a52:	89 91       	ld	r24, Y+
    5a54:	81 93       	st	Z+, r24
    5a56:	21 50       	subi	r18, 0x01	; 1
    5a58:	30 40       	sbci	r19, 0x00	; 0
    if(data_len > queue_left)
        data_len = queue_left;

    uint8_t* data_pos = queue_head->pos + queue_head->used;
    uint16_t data_left = data_len;
    while(data_left--)
    5a5a:	21 15       	cp	r18, r1
    5a5c:	31 05       	cpc	r19, r1
    5a5e:	39 f7       	brne	.-50     	; 0x5a2e <tcp_queue_put+0x60>
            data_pos += (uintptr_t) (queue_head + 1);

        *data_pos++ = *data++;
    }

    queue_head->used += data_len;
    5a60:	14 96       	adiw	r26, 0x04	; 4
    5a62:	8d 91       	ld	r24, X+
    5a64:	9c 91       	ld	r25, X
    5a66:	15 97       	sbiw	r26, 0x05	; 5
    5a68:	84 0f       	add	r24, r20
    5a6a:	95 1f       	adc	r25, r21
    5a6c:	15 96       	adiw	r26, 0x05	; 5
    5a6e:	9c 93       	st	X, r25
    5a70:	8e 93       	st	-X, r24
    5a72:	14 97       	sbiw	r26, 0x04	; 4
    5a74:	02 c0       	rjmp	.+4      	; 0x5a7a <tcp_queue_put+0xac>

    return data_len;
    5a76:	40 e0       	ldi	r20, 0x00	; 0
    5a78:	50 e0       	ldi	r21, 0x00	; 0
}
    5a7a:	ca 01       	movw	r24, r20
    5a7c:	df 91       	pop	r29
    5a7e:	cf 91       	pop	r28
    5a80:	1f 91       	pop	r17
    5a82:	0f 91       	pop	r16
    5a84:	ff 90       	pop	r15
    5a86:	ef 90       	pop	r14
    5a88:	08 95       	ret

00005a8a <tcp_queue_put_tx>:
 * \param[in] data_len The number of bytes to be queued.
 * \returns The number of bytes actually queued.
 */
uint16_t tcp_queue_put_tx(struct tcp_queue* queue, const uint8_t* data, uint16_t data_len)
{
    return tcp_queue_put(&queue->tx_head, data, data_len);
    5a8a:	86 55       	subi	r24, 0x56	; 86
    5a8c:	9e 4f       	sbci	r25, 0xFE	; 254
    5a8e:	0e 94 e7 2c 	call	0x59ce	; 0x59ce <tcp_queue_put>
}
    5a92:	08 95       	ret

00005a94 <tcp_queue_put_rx>:
 * \param[in] data_len The number of bytes to be queued.
 * \returns The number of bytes actually queued.
 */
uint16_t tcp_queue_put_rx(struct tcp_queue* queue, const uint8_t* data, uint16_t data_len)
{
    return tcp_queue_put(&queue->rx_head, data, data_len);
    5a94:	0e 94 e7 2c 	call	0x59ce	; 0x59ce <tcp_queue_put>
}
    5a98:	08 95       	ret

00005a9a <tcp_queue_peek>:
 * \param[in] offset Skip the first \a offset bytes before starting to read.
 * \param[in] length The maximum number of bytes to read.
 * \returns The number of bytes actually read from the ring buffer.
 */
uint16_t tcp_queue_peek(const struct tcp_queue_head* queue_head, uint8_t* buffer, uint16_t offset, uint16_t length)
{
    5a9a:	0f 93       	push	r16
    5a9c:	1f 93       	push	r17
    5a9e:	cf 93       	push	r28
    5aa0:	df 93       	push	r29
    5aa2:	dc 01       	movw	r26, r24
    5aa4:	eb 01       	movw	r28, r22
    if(!queue_head || !buffer || !length || queue_head->used <= offset)
    5aa6:	00 97       	sbiw	r24, 0x00	; 0
    5aa8:	d1 f1       	breq	.+116    	; 0x5b1e <tcp_queue_peek+0x84>
    5aaa:	61 15       	cp	r22, r1
    5aac:	71 05       	cpc	r23, r1
    5aae:	b9 f1       	breq	.+110    	; 0x5b1e <tcp_queue_peek+0x84>
    5ab0:	21 15       	cp	r18, r1
    5ab2:	31 05       	cpc	r19, r1
    5ab4:	b1 f1       	breq	.+108    	; 0x5b22 <tcp_queue_peek+0x88>
    5ab6:	14 96       	adiw	r26, 0x04	; 4
    5ab8:	6d 91       	ld	r22, X+
    5aba:	7c 91       	ld	r23, X
    5abc:	15 97       	sbiw	r26, 0x05	; 5
    5abe:	46 17       	cp	r20, r22
    5ac0:	57 07       	cpc	r21, r23
    5ac2:	68 f5       	brcc	.+90     	; 0x5b1e <tcp_queue_peek+0x84>
        return 0;

    if(queue_head->used < offset + length)
    5ac4:	c9 01       	movw	r24, r18
    5ac6:	84 0f       	add	r24, r20
    5ac8:	95 1f       	adc	r25, r21
    5aca:	68 17       	cp	r22, r24
    5acc:	79 07       	cpc	r23, r25
    5ace:	18 f4       	brcc	.+6      	; 0x5ad6 <tcp_queue_peek+0x3c>
        length = queue_head->used - offset;
    5ad0:	9b 01       	movw	r18, r22
    5ad2:	24 1b       	sub	r18, r20
    5ad4:	35 0b       	sbc	r19, r21

    const uint8_t* data_pos = queue_head->pos + offset;
    5ad6:	ed 91       	ld	r30, X+
    5ad8:	fc 91       	ld	r31, X
    5ada:	11 97       	sbiw	r26, 0x01	; 1
    5adc:	e4 0f       	add	r30, r20
    5ade:	f5 1f       	adc	r31, r21
    5ae0:	b9 01       	movw	r22, r18
    5ae2:	ad 01       	movw	r20, r26
    5ae4:	4a 5f       	subi	r20, 0xFA	; 250
    5ae6:	5f 4f       	sbci	r21, 0xFF	; 255
    5ae8:	16 c0       	rjmp	.+44     	; 0x5b16 <tcp_queue_peek+0x7c>
    uint16_t data_left = length;
    while(data_left--)
    {
        if(data_pos >= queue_head->end)
    5aea:	12 96       	adiw	r26, 0x02	; 2
    5aec:	8d 91       	ld	r24, X+
    5aee:	9c 91       	ld	r25, X
    5af0:	13 97       	sbiw	r26, 0x03	; 3
    5af2:	e8 17       	cp	r30, r24
    5af4:	f9 07       	cpc	r31, r25
    5af6:	30 f0       	brcs	.+12     	; 0x5b04 <tcp_queue_peek+0x6a>
            data_pos -= queue_head->end - (uint8_t*) (queue_head + 1);
    5af8:	8a 01       	movw	r16, r20
    5afa:	08 1b       	sub	r16, r24
    5afc:	19 0b       	sbc	r17, r25
    5afe:	e0 0f       	add	r30, r16
    5b00:	f1 1f       	adc	r31, r17
    5b02:	05 c0       	rjmp	.+10     	; 0x5b0e <tcp_queue_peek+0x74>
        else if(data_pos < (uint8_t*) (queue_head + 1))
    5b04:	e4 17       	cp	r30, r20
    5b06:	f5 07       	cpc	r31, r21
    5b08:	10 f4       	brcc	.+4      	; 0x5b0e <tcp_queue_peek+0x74>
            data_pos += (uintptr_t) (queue_head + 1);
    5b0a:	e4 0f       	add	r30, r20
    5b0c:	f5 1f       	adc	r31, r21

        *buffer++ = *data_pos++;
    5b0e:	81 91       	ld	r24, Z+
    5b10:	89 93       	st	Y+, r24
    5b12:	61 50       	subi	r22, 0x01	; 1
    5b14:	70 40       	sbci	r23, 0x00	; 0
    if(queue_head->used < offset + length)
        length = queue_head->used - offset;

    const uint8_t* data_pos = queue_head->pos + offset;
    uint16_t data_left = length;
    while(data_left--)
    5b16:	61 15       	cp	r22, r1
    5b18:	71 05       	cpc	r23, r1
    5b1a:	39 f7       	brne	.-50     	; 0x5aea <tcp_queue_peek+0x50>
    5b1c:	02 c0       	rjmp	.+4      	; 0x5b22 <tcp_queue_peek+0x88>
    5b1e:	20 e0       	ldi	r18, 0x00	; 0
    5b20:	30 e0       	ldi	r19, 0x00	; 0

        *buffer++ = *data_pos++;
    }

    return length;
}
    5b22:	c9 01       	movw	r24, r18
    5b24:	df 91       	pop	r29
    5b26:	cf 91       	pop	r28
    5b28:	1f 91       	pop	r17
    5b2a:	0f 91       	pop	r16
    5b2c:	08 95       	ret

00005b2e <tcp_queue_peek_tx>:
 * \param[in] length The maximum number of bytes to read.
 * \returns The number of bytes actually read.
 */
uint16_t tcp_queue_peek_tx(const struct tcp_queue* queue, uint8_t* buffer, uint16_t offset, uint16_t length)
{
    return tcp_queue_peek(&queue->tx_head, buffer, offset, length);
    5b2e:	86 55       	subi	r24, 0x56	; 86
    5b30:	9e 4f       	sbci	r25, 0xFE	; 254
    5b32:	0e 94 4d 2d 	call	0x5a9a	; 0x5a9a <tcp_queue_peek>
}
    5b36:	08 95       	ret

00005b38 <tcp_queue_peek_rx>:
 * \param[in] length The maximum number of bytes to read.
 * \returns The number of bytes actually read.
 */
uint16_t tcp_queue_peek_rx(const struct tcp_queue* queue, uint8_t* buffer, uint16_t offset, uint16_t length)
{
    return tcp_queue_peek(&queue->rx_head, buffer, offset, length);
    5b38:	0e 94 4d 2d 	call	0x5a9a	; 0x5a9a <tcp_queue_peek>
}
    5b3c:	08 95       	ret

00005b3e <tcp_queue_skip>:
 * \param[in] queue_head A pointer to the ring buffer.
 * \param[in] len The maximum number of bytes to remove.
 * \returns The number of bytes actually removed.
 */
uint16_t tcp_queue_skip(struct tcp_queue_head* queue_head, uint16_t len)
{
    5b3e:	fc 01       	movw	r30, r24
    if(!queue_head || len < 1)
    5b40:	00 97       	sbiw	r24, 0x00	; 0
    5b42:	19 f4       	brne	.+6      	; 0x5b4a <tcp_queue_skip+0xc>
    5b44:	60 e0       	ldi	r22, 0x00	; 0
    5b46:	70 e0       	ldi	r23, 0x00	; 0
    5b48:	28 c0       	rjmp	.+80     	; 0x5b9a <tcp_queue_skip+0x5c>
    5b4a:	61 15       	cp	r22, r1
    5b4c:	71 05       	cpc	r23, r1
    5b4e:	29 f1       	breq	.+74     	; 0x5b9a <tcp_queue_skip+0x5c>
        return 0;

    if(len > queue_head->used)
    5b50:	24 81       	ldd	r18, Z+4	; 0x04
    5b52:	35 81       	ldd	r19, Z+5	; 0x05
    5b54:	26 17       	cp	r18, r22
    5b56:	37 07       	cpc	r19, r23
    5b58:	20 f4       	brcc	.+8      	; 0x5b62 <tcp_queue_skip+0x24>
    {
        len = queue_head->used;
        queue_head->used = 0;
    5b5a:	15 82       	std	Z+5, r1	; 0x05
    5b5c:	14 82       	std	Z+4, r1	; 0x04
    5b5e:	b9 01       	movw	r22, r18
    5b60:	1c c0       	rjmp	.+56     	; 0x5b9a <tcp_queue_skip+0x5c>

        return len;
    }

    queue_head->used -= len;
    5b62:	26 1b       	sub	r18, r22
    5b64:	37 0b       	sbc	r19, r23
    5b66:	35 83       	std	Z+5, r19	; 0x05
    5b68:	24 83       	std	Z+4, r18	; 0x04
    queue_head->pos += len;
    5b6a:	20 81       	ld	r18, Z
    5b6c:	31 81       	ldd	r19, Z+1	; 0x01
    5b6e:	26 0f       	add	r18, r22
    5b70:	37 1f       	adc	r19, r23
    5b72:	31 83       	std	Z+1, r19	; 0x01
    5b74:	20 83       	st	Z, r18
    if(queue_head->pos >= queue_head->end)
    5b76:	82 81       	ldd	r24, Z+2	; 0x02
    5b78:	93 81       	ldd	r25, Z+3	; 0x03
    5b7a:	af 01       	movw	r20, r30
    5b7c:	4a 5f       	subi	r20, 0xFA	; 250
    5b7e:	5f 4f       	sbci	r21, 0xFF	; 255
    5b80:	28 17       	cp	r18, r24
    5b82:	39 07       	cpc	r19, r25
    5b84:	18 f0       	brcs	.+6      	; 0x5b8c <tcp_queue_skip+0x4e>
        queue_head->pos -= queue_head->end - (uint8_t*) (queue_head + 1);
    5b86:	48 1b       	sub	r20, r24
    5b88:	59 0b       	sbc	r21, r25
    5b8a:	03 c0       	rjmp	.+6      	; 0x5b92 <tcp_queue_skip+0x54>
    else if(queue_head->pos < (uint8_t*) (queue_head + 1))
    5b8c:	24 17       	cp	r18, r20
    5b8e:	35 07       	cpc	r19, r21
    5b90:	20 f4       	brcc	.+8      	; 0x5b9a <tcp_queue_skip+0x5c>
        queue_head->pos += (uintptr_t) (queue_head + 1);
    5b92:	24 0f       	add	r18, r20
    5b94:	35 1f       	adc	r19, r21
    5b96:	31 83       	std	Z+1, r19	; 0x01
    5b98:	20 83       	st	Z, r18

    return len;
}
    5b9a:	cb 01       	movw	r24, r22
    5b9c:	08 95       	ret

00005b9e <tcp_queue_skip_tx>:
 * \param[in] len The maximum number of bytes to remove.
 * \returns The number of bytes actually removed.
 */
uint16_t tcp_queue_skip_tx(struct tcp_queue* queue, uint16_t len)
{
    return tcp_queue_skip(&queue->tx_head, len);
    5b9e:	86 55       	subi	r24, 0x56	; 86
    5ba0:	9e 4f       	sbci	r25, 0xFE	; 254
    5ba2:	0e 94 9f 2d 	call	0x5b3e	; 0x5b3e <tcp_queue_skip>
}
    5ba6:	08 95       	ret

00005ba8 <tcp_queue_get_tx>:
 * \param[out] buffer A pointer to the buffer which gets filled with the data.
 * \param[in] buffer_len The maximum number of bytes to read.
 * \returns The number of bytes actually read.
 */
uint16_t tcp_queue_get_tx(struct tcp_queue* queue, uint8_t* buffer, uint16_t buffer_len)
{
    5ba8:	ef 92       	push	r14
    5baa:	ff 92       	push	r15
    5bac:	0f 93       	push	r16
    5bae:	1f 93       	push	r17
    5bb0:	9a 01       	movw	r18, r20
    return tcp_queue_get(&queue->tx_head, buffer, buffer_len);
    5bb2:	8c 01       	movw	r16, r24
    5bb4:	06 55       	subi	r16, 0x56	; 86
    5bb6:	1e 4f       	sbci	r17, 0xFE	; 254
 * \param[in] buffer_len The maximum number of bytes to read from the ring buffer.
 * \returns The number of bytes actually read from the ring buffer.
 */
uint16_t tcp_queue_get(struct tcp_queue_head* queue_head, uint8_t* buffer, uint16_t buffer_len)
{
    buffer_len = tcp_queue_peek(queue_head, buffer, 0, buffer_len);
    5bb8:	c8 01       	movw	r24, r16
    5bba:	40 e0       	ldi	r20, 0x00	; 0
    5bbc:	50 e0       	ldi	r21, 0x00	; 0
    5bbe:	0e 94 4d 2d 	call	0x5a9a	; 0x5a9a <tcp_queue_peek>
    5bc2:	f8 2e       	mov	r15, r24
    5bc4:	e9 2e       	mov	r14, r25
    tcp_queue_skip(queue_head, buffer_len);
    5bc6:	c8 01       	movw	r24, r16
    5bc8:	6f 2d       	mov	r22, r15
    5bca:	7e 2d       	mov	r23, r14
    5bcc:	0e 94 9f 2d 	call	0x5b3e	; 0x5b3e <tcp_queue_skip>
 * \returns The number of bytes actually read.
 */
uint16_t tcp_queue_get_tx(struct tcp_queue* queue, uint8_t* buffer, uint16_t buffer_len)
{
    return tcp_queue_get(&queue->tx_head, buffer, buffer_len);
}
    5bd0:	8f 2d       	mov	r24, r15
    5bd2:	9e 2d       	mov	r25, r14
    5bd4:	1f 91       	pop	r17
    5bd6:	0f 91       	pop	r16
    5bd8:	ff 90       	pop	r15
    5bda:	ef 90       	pop	r14
    5bdc:	08 95       	ret

00005bde <tcp_queue_get_rx>:
 * \param[out] buffer A pointer to the buffer which gets filled with the data.
 * \param[in] buffer_len The maximum number of bytes to read.
 * \returns The number of bytes actually read.
 */
uint16_t tcp_queue_get_rx(struct tcp_queue* queue, uint8_t* buffer, uint16_t buffer_len)
{
    5bde:	ef 92       	push	r14
    5be0:	ff 92       	push	r15
    5be2:	0f 93       	push	r16
    5be4:	1f 93       	push	r17
    5be6:	f8 2e       	mov	r15, r24
    5be8:	e9 2e       	mov	r14, r25
    5bea:	9a 01       	movw	r18, r20
 * \param[in] buffer_len The maximum number of bytes to read from the ring buffer.
 * \returns The number of bytes actually read from the ring buffer.
 */
uint16_t tcp_queue_get(struct tcp_queue_head* queue_head, uint8_t* buffer, uint16_t buffer_len)
{
    buffer_len = tcp_queue_peek(queue_head, buffer, 0, buffer_len);
    5bec:	40 e0       	ldi	r20, 0x00	; 0
    5bee:	50 e0       	ldi	r21, 0x00	; 0
    5bf0:	0e 94 4d 2d 	call	0x5a9a	; 0x5a9a <tcp_queue_peek>
    5bf4:	18 2f       	mov	r17, r24
    5bf6:	09 2f       	mov	r16, r25
    tcp_queue_skip(queue_head, buffer_len);
    5bf8:	8f 2d       	mov	r24, r15
    5bfa:	9e 2d       	mov	r25, r14
    5bfc:	61 2f       	mov	r22, r17
    5bfe:	70 2f       	mov	r23, r16
    5c00:	0e 94 9f 2d 	call	0x5b3e	; 0x5b3e <tcp_queue_skip>
 * \returns The number of bytes actually read.
 */
uint16_t tcp_queue_get_rx(struct tcp_queue* queue, uint8_t* buffer, uint16_t buffer_len)
{
    return tcp_queue_get(&queue->rx_head, buffer, buffer_len);
}
    5c04:	81 2f       	mov	r24, r17
    5c06:	90 2f       	mov	r25, r16
    5c08:	1f 91       	pop	r17
    5c0a:	0f 91       	pop	r16
    5c0c:	ff 90       	pop	r15
    5c0e:	ef 90       	pop	r14
    5c10:	08 95       	ret

00005c12 <tcp_queue_skip_rx>:
 * \param[in] len The maximum number of bytes to remove.
 * \returns The number of bytes actually removed.
 */
uint16_t tcp_queue_skip_rx(struct tcp_queue* queue, uint16_t len)
{
    return tcp_queue_skip(&queue->rx_head, len);
    5c12:	0e 94 9f 2d 	call	0x5b3e	; 0x5b3e <tcp_queue_skip>
}
    5c16:	08 95       	ret

00005c18 <tcp_queue_used_buffer_rx>:
 *
 * \param[in] queue A pointer to the data queue.
 * \returns A pointer to the occupied receive buffer space on success, \c NULL on receive buffer empty.
 */
uint8_t* tcp_queue_used_buffer_rx(struct tcp_queue* queue)
{
    5c18:	8f 92       	push	r8
    5c1a:	9f 92       	push	r9
    5c1c:	af 92       	push	r10
    5c1e:	bf 92       	push	r11
    5c20:	cf 92       	push	r12
    5c22:	df 92       	push	r13
    5c24:	ef 92       	push	r14
    5c26:	ff 92       	push	r15
    5c28:	0f 93       	push	r16
    5c2a:	1f 93       	push	r17
    5c2c:	df 93       	push	r29
    5c2e:	cf 93       	push	r28
    5c30:	cd b7       	in	r28, 0x3d	; 61
    5c32:	de b7       	in	r29, 0x3e	; 62
    5c34:	a0 97       	sbiw	r28, 0x20	; 32
    5c36:	0f b6       	in	r0, 0x3f	; 63
    5c38:	f8 94       	cli
    5c3a:	de bf       	out	0x3e, r29	; 62
    5c3c:	0f be       	out	0x3f, r0	; 63
    5c3e:	cd bf       	out	0x3d, r28	; 61
    5c40:	6c 01       	movw	r12, r24
 * \param[in] queue_head A pointer to the ring buffer.
 * \returns A pointer to the occupied buffer space on success, \c NULL on ring buffer empty.
 */
uint8_t* tcp_queue_used_buffer(struct tcp_queue_head* queue_head)
{
    if(!queue_head)
    5c42:	00 97       	sbiw	r24, 0x00	; 0
    5c44:	09 f4       	brne	.+2      	; 0x5c48 <tcp_queue_used_buffer_rx+0x30>
    5c46:	8d c0       	rjmp	.+282    	; 0x5d62 <tcp_queue_used_buffer_rx+0x14a>
        return 0;

    if(queue_head->used < 1)
    5c48:	fc 01       	movw	r30, r24
    5c4a:	84 81       	ldd	r24, Z+4	; 0x04
    5c4c:	95 81       	ldd	r25, Z+5	; 0x05
    5c4e:	00 97       	sbiw	r24, 0x00	; 0
    5c50:	09 f4       	brne	.+2      	; 0x5c54 <tcp_queue_used_buffer_rx+0x3c>
    5c52:	87 c0       	rjmp	.+270    	; 0x5d62 <tcp_queue_used_buffer_rx+0x14a>
        return 0;

    /* rotate data until it is linear and contiguous */
    uint8_t* buffer = (uint8_t*) (queue_head + 1);
    5c54:	26 e0       	ldi	r18, 0x06	; 6
    5c56:	a2 2e       	mov	r10, r18
    5c58:	b1 2c       	mov	r11, r1
    5c5a:	ac 0c       	add	r10, r12
    5c5c:	bd 1c       	adc	r11, r13
uint16_t tcp_queue_space(const struct tcp_queue_head* queue_head)
{
    if(!queue_head)
        return 0;

    return queue_head->end - (uint8_t*) (queue_head + 1) - queue_head->used;
    5c5e:	e2 80       	ldd	r14, Z+2	; 0x02
    5c60:	f3 80       	ldd	r15, Z+3	; 0x03
    5c62:	ea 18       	sub	r14, r10
    5c64:	fb 08       	sbc	r15, r11
    5c66:	e8 1a       	sub	r14, r24
    5c68:	f9 0a       	sbc	r15, r25
        return 0;

    /* rotate data until it is linear and contiguous */
    uint8_t* buffer = (uint8_t*) (queue_head + 1);
    uint16_t space = tcp_queue_space(queue_head);
    if(space >= 32)
    5c6a:	f0 e2       	ldi	r31, 0x20	; 32
    5c6c:	ef 16       	cp	r14, r31
    5c6e:	f1 04       	cpc	r15, r1
    5c70:	58 f5       	brcc	.+86     	; 0x5cc8 <tcp_queue_used_buffer_rx+0xb0>
    5c72:	69 c0       	rjmp	.+210    	; 0x5d46 <tcp_queue_used_buffer_rx+0x12e>
         * that way if the unused space is larger than 32 bytes.
         */
        while(queue_head->end - queue_head->pos < queue_head->used)
        {
            uint16_t bytes_end = queue_head->end - queue_head->pos;
            uint16_t bytes_begin = queue_head->used - bytes_end;
    5c74:	4c 01       	movw	r8, r24
    5c76:	84 1a       	sub	r8, r20
    5c78:	95 0a       	sbc	r9, r21
    5c7a:	8e 14       	cp	r8, r14
    5c7c:	9f 04       	cpc	r9, r15
    5c7e:	08 f4       	brcc	.+2      	; 0x5c82 <tcp_queue_used_buffer_rx+0x6a>
    5c80:	74 01       	movw	r14, r8

            if(space > bytes_begin)
                space = bytes_begin;

            memmove(queue_head->pos - space, queue_head->pos, bytes_end);
    5c82:	00 27       	eor	r16, r16
    5c84:	11 27       	eor	r17, r17
    5c86:	0e 19       	sub	r16, r14
    5c88:	1f 09       	sbc	r17, r15
    5c8a:	cb 01       	movw	r24, r22
    5c8c:	80 0f       	add	r24, r16
    5c8e:	91 1f       	adc	r25, r17
    5c90:	0e 94 cf 3f 	call	0x7f9e	; 0x7f9e <memmove>
            memcpy(queue_head->end - space, buffer, space);
    5c94:	f6 01       	movw	r30, r12
    5c96:	22 81       	ldd	r18, Z+2	; 0x02
    5c98:	33 81       	ldd	r19, Z+3	; 0x03
    5c9a:	20 0f       	add	r18, r16
    5c9c:	31 1f       	adc	r19, r17
    5c9e:	c9 01       	movw	r24, r18
    5ca0:	b5 01       	movw	r22, r10
    5ca2:	a7 01       	movw	r20, r14
    5ca4:	0e 94 c6 3f 	call	0x7f8c	; 0x7f8c <memcpy>
            memmove(buffer, buffer + space, bytes_begin - space);
    5ca8:	b5 01       	movw	r22, r10
    5caa:	6e 0d       	add	r22, r14
    5cac:	7f 1d       	adc	r23, r15
    5cae:	8e 18       	sub	r8, r14
    5cb0:	9f 08       	sbc	r9, r15
    5cb2:	c5 01       	movw	r24, r10
    5cb4:	a4 01       	movw	r20, r8
    5cb6:	0e 94 cf 3f 	call	0x7f9e	; 0x7f9e <memmove>

            queue_head->pos -= space;
    5cba:	f6 01       	movw	r30, r12
    5cbc:	80 81       	ld	r24, Z
    5cbe:	91 81       	ldd	r25, Z+1	; 0x01
    5cc0:	80 0f       	add	r24, r16
    5cc2:	91 1f       	adc	r25, r17
    5cc4:	91 83       	std	Z+1, r25	; 0x01
    5cc6:	80 83       	st	Z, r24
        /* Use the ring buffer's unused space to rotate the content.
         * As this doesn't work if the ring buffer is full and is
         * very inefficient for nearly full buffers, we only do it
         * that way if the unused space is larger than 32 bytes.
         */
        while(queue_head->end - queue_head->pos < queue_head->used)
    5cc8:	f6 01       	movw	r30, r12
    5cca:	60 81       	ld	r22, Z
    5ccc:	71 81       	ldd	r23, Z+1	; 0x01
    5cce:	42 81       	ldd	r20, Z+2	; 0x02
    5cd0:	53 81       	ldd	r21, Z+3	; 0x03
    5cd2:	46 1b       	sub	r20, r22
    5cd4:	57 0b       	sbc	r21, r23
    5cd6:	84 81       	ldd	r24, Z+4	; 0x04
    5cd8:	95 81       	ldd	r25, Z+5	; 0x05
    5cda:	48 17       	cp	r20, r24
    5cdc:	59 07       	cpc	r21, r25
    5cde:	50 f2       	brcs	.-108    	; 0x5c74 <tcp_queue_used_buffer_rx+0x5c>
    5ce0:	3c c0       	rjmp	.+120    	; 0x5d5a <tcp_queue_used_buffer_rx+0x142>
         */
        uint8_t copy_buffer[32];
        uint16_t copy_buffer_used;
        while(queue_head->pos != buffer)
        {
            copy_buffer_used = queue_head->pos - buffer;
    5ce2:	7a 01       	movw	r14, r20
    5ce4:	ea 18       	sub	r14, r10
    5ce6:	fb 08       	sbc	r15, r11
    5ce8:	f1 e2       	ldi	r31, 0x21	; 33
    5cea:	ef 16       	cp	r14, r31
    5cec:	f1 04       	cpc	r15, r1
    5cee:	18 f0       	brcs	.+6      	; 0x5cf6 <tcp_queue_used_buffer_rx+0xde>
    5cf0:	90 e2       	ldi	r25, 0x20	; 32
    5cf2:	e9 2e       	mov	r14, r25
    5cf4:	f1 2c       	mov	r15, r1
            if(copy_buffer_used > sizeof(copy_buffer))
                copy_buffer_used = sizeof(copy_buffer);

            memcpy(copy_buffer, buffer, copy_buffer_used);
    5cf6:	c4 01       	movw	r24, r8
    5cf8:	b5 01       	movw	r22, r10
    5cfa:	a7 01       	movw	r20, r14
    5cfc:	0e 94 c6 3f 	call	0x7f8c	; 0x7f8c <memcpy>
            memmove(buffer, buffer + copy_buffer_used, queue_head->end - buffer - copy_buffer_used);
    5d00:	b5 01       	movw	r22, r10
    5d02:	6e 0d       	add	r22, r14
    5d04:	7f 1d       	adc	r23, r15
    5d06:	f6 01       	movw	r30, r12
    5d08:	42 81       	ldd	r20, Z+2	; 0x02
    5d0a:	53 81       	ldd	r21, Z+3	; 0x03
    5d0c:	4a 19       	sub	r20, r10
    5d0e:	5b 09       	sbc	r21, r11
    5d10:	4e 19       	sub	r20, r14
    5d12:	5f 09       	sbc	r21, r15
    5d14:	c5 01       	movw	r24, r10
    5d16:	0e 94 cf 3f 	call	0x7f9e	; 0x7f9e <memmove>
            memcpy(queue_head->end - copy_buffer_used, copy_buffer, copy_buffer_used);
    5d1a:	00 27       	eor	r16, r16
    5d1c:	11 27       	eor	r17, r17
    5d1e:	0e 19       	sub	r16, r14
    5d20:	1f 09       	sbc	r17, r15
    5d22:	f6 01       	movw	r30, r12
    5d24:	22 81       	ldd	r18, Z+2	; 0x02
    5d26:	33 81       	ldd	r19, Z+3	; 0x03
    5d28:	20 0f       	add	r18, r16
    5d2a:	31 1f       	adc	r19, r17
    5d2c:	c9 01       	movw	r24, r18
    5d2e:	b4 01       	movw	r22, r8
    5d30:	a7 01       	movw	r20, r14
    5d32:	0e 94 c6 3f 	call	0x7f8c	; 0x7f8c <memcpy>

            queue_head->pos -= copy_buffer_used;
    5d36:	f6 01       	movw	r30, r12
    5d38:	80 81       	ld	r24, Z
    5d3a:	91 81       	ldd	r25, Z+1	; 0x01
    5d3c:	80 0f       	add	r24, r16
    5d3e:	91 1f       	adc	r25, r17
    5d40:	91 83       	std	Z+1, r25	; 0x01
    5d42:	80 83       	st	Z, r24
    5d44:	04 c0       	rjmp	.+8      	; 0x5d4e <tcp_queue_used_buffer_rx+0x136>
        {
            copy_buffer_used = queue_head->pos - buffer;
            if(copy_buffer_used > sizeof(copy_buffer))
                copy_buffer_used = sizeof(copy_buffer);

            memcpy(copy_buffer, buffer, copy_buffer_used);
    5d46:	4e 01       	movw	r8, r28
    5d48:	08 94       	sec
    5d4a:	81 1c       	adc	r8, r1
    5d4c:	91 1c       	adc	r9, r1
         * buffer for rotating. This is also much faster for
         * nearly-full ring buffers.
         */
        uint8_t copy_buffer[32];
        uint16_t copy_buffer_used;
        while(queue_head->pos != buffer)
    5d4e:	f6 01       	movw	r30, r12
    5d50:	40 81       	ld	r20, Z
    5d52:	51 81       	ldd	r21, Z+1	; 0x01
    5d54:	4a 15       	cp	r20, r10
    5d56:	5b 05       	cpc	r21, r11
    5d58:	21 f6       	brne	.-120    	; 0x5ce2 <tcp_queue_used_buffer_rx+0xca>

            queue_head->pos -= copy_buffer_used;
        }
    }

    return queue_head->pos;
    5d5a:	f6 01       	movw	r30, r12
    5d5c:	20 81       	ld	r18, Z
    5d5e:	31 81       	ldd	r19, Z+1	; 0x01
    5d60:	02 c0       	rjmp	.+4      	; 0x5d66 <tcp_queue_used_buffer_rx+0x14e>
    5d62:	20 e0       	ldi	r18, 0x00	; 0
    5d64:	30 e0       	ldi	r19, 0x00	; 0
 * \returns A pointer to the occupied receive buffer space on success, \c NULL on receive buffer empty.
 */
uint8_t* tcp_queue_used_buffer_rx(struct tcp_queue* queue)
{
    return tcp_queue_used_buffer(&queue->rx_head);
}
    5d66:	c9 01       	movw	r24, r18
    5d68:	a0 96       	adiw	r28, 0x20	; 32
    5d6a:	0f b6       	in	r0, 0x3f	; 63
    5d6c:	f8 94       	cli
    5d6e:	de bf       	out	0x3e, r29	; 62
    5d70:	0f be       	out	0x3f, r0	; 63
    5d72:	cd bf       	out	0x3d, r28	; 61
    5d74:	cf 91       	pop	r28
    5d76:	df 91       	pop	r29
    5d78:	1f 91       	pop	r17
    5d7a:	0f 91       	pop	r16
    5d7c:	ff 90       	pop	r15
    5d7e:	ef 90       	pop	r14
    5d80:	df 90       	pop	r13
    5d82:	cf 90       	pop	r12
    5d84:	bf 90       	pop	r11
    5d86:	af 90       	pop	r10
    5d88:	9f 90       	pop	r9
    5d8a:	8f 90       	pop	r8
    5d8c:	08 95       	ret

00005d8e <udp_socket_free>:
 * \param[in] socket The identifier of the socket which is to be deallocated.
 * \returns \c true if the socket has been deallocated, \c false on failure.
 */
bool udp_socket_free(int socket)
{
    if(!udp_socket_valid(socket))
    5d8e:	82 30       	cpi	r24, 0x02	; 2
    5d90:	91 05       	cpc	r25, r1
    5d92:	10 f0       	brcs	.+4      	; 0x5d98 <udp_socket_free+0xa>
    5d94:	80 e0       	ldi	r24, 0x00	; 0
    5d96:	08 95       	ret
        return false;

    /* mark socket as free */
    udp_sockets[socket].port_local = 0;
    5d98:	fc 01       	movw	r30, r24
    5d9a:	ee 0f       	add	r30, r30
    5d9c:	ff 1f       	adc	r31, r31
    5d9e:	ee 0f       	add	r30, r30
    5da0:	ff 1f       	adc	r31, r31
    5da2:	e8 0f       	add	r30, r24
    5da4:	f9 1f       	adc	r31, r25
    5da6:	ee 0f       	add	r30, r30
    5da8:	ff 1f       	adc	r31, r31
    5daa:	e1 5c       	subi	r30, 0xC1	; 193
    5dac:	f6 4f       	sbci	r31, 0xF6	; 246
    5dae:	11 82       	std	Z+1, r1	; 0x01
    5db0:	10 82       	st	Z, r1
    5db2:	81 e0       	ldi	r24, 0x01	; 1
    return true;
}
    5db4:	08 95       	ret

00005db6 <udp_bind_local>:
 * \param[in] socket The identifier of the socket which is to be locally bound.
 * \param[in] port_local The port which should be bound to the socket.
 * \returns \c true if the binding could be established, \c false otherwise.
 */
bool udp_bind_local(int socket, uint16_t port_local)
{
    5db6:	9c 01       	movw	r18, r24
    if(!udp_socket_valid(socket) || port_local < 1)
    5db8:	82 30       	cpi	r24, 0x02	; 2
    5dba:	91 05       	cpc	r25, r1
    5dbc:	08 f5       	brcc	.+66     	; 0x5e00 <udp_bind_local+0x4a>
    5dbe:	61 15       	cp	r22, r1
    5dc0:	71 05       	cpc	r23, r1
    5dc2:	f1 f0       	breq	.+60     	; 0x5e00 <udp_bind_local+0x4a>
        return false;

    /* return success when we already listen on the same port */
    struct udp_socket* sck = &udp_sockets[socket];
    if(sck->port_local == port_local)
    5dc4:	fc 01       	movw	r30, r24
    5dc6:	ee 0f       	add	r30, r30
    5dc8:	ff 1f       	adc	r31, r31
    5dca:	53 e0       	ldi	r21, 0x03	; 3
    5dcc:	88 0f       	add	r24, r24
    5dce:	99 1f       	adc	r25, r25
    5dd0:	5a 95       	dec	r21
    5dd2:	e1 f7       	brne	.-8      	; 0x5dcc <udp_bind_local+0x16>
    5dd4:	e8 0f       	add	r30, r24
    5dd6:	f9 1f       	adc	r31, r25
    5dd8:	e3 5c       	subi	r30, 0xC3	; 195
    5dda:	f6 4f       	sbci	r31, 0xF6	; 246
    5ddc:	82 81       	ldd	r24, Z+2	; 0x02
    5dde:	93 81       	ldd	r25, Z+3	; 0x03
    5de0:	86 17       	cp	r24, r22
    5de2:	97 07       	cpc	r25, r23
    5de4:	e1 f0       	breq	.+56     	; 0x5e1e <udp_bind_local+0x68>
    5de6:	ed e3       	ldi	r30, 0x3D	; 61
    5de8:	f9 e0       	ldi	r31, 0x09	; 9
        return true;

    struct udp_socket* socket;
    FOREACH_SOCKET(socket)
    {
        if(socket->port_local == port)
    5dea:	82 81       	ldd	r24, Z+2	; 0x02
    5dec:	93 81       	ldd	r25, Z+3	; 0x03
    5dee:	86 17       	cp	r24, r22
    5df0:	97 07       	cpc	r25, r23
    5df2:	31 f0       	breq	.+12     	; 0x5e00 <udp_bind_local+0x4a>
{
    if(port < 1)
        return true;

    struct udp_socket* socket;
    FOREACH_SOCKET(socket)
    5df4:	3a 96       	adiw	r30, 0x0a	; 10
    5df6:	89 e0       	ldi	r24, 0x09	; 9
    5df8:	e1 35       	cpi	r30, 0x51	; 81
    5dfa:	f8 07       	cpc	r31, r24
    5dfc:	18 f4       	brcc	.+6      	; 0x5e04 <udp_bind_local+0x4e>
    5dfe:	f5 cf       	rjmp	.-22     	; 0x5dea <udp_bind_local+0x34>
    5e00:	80 e0       	ldi	r24, 0x00	; 0
        return false;

    /* change socket to listen on the given port number */
    udp_sockets[socket].port_local = port_local;
    return true;
}
    5e02:	08 95       	ret
    /* make sure listening port is not already active */
    if(udp_port_is_used(port_local))
        return false;

    /* change socket to listen on the given port number */
    udp_sockets[socket].port_local = port_local;
    5e04:	f9 01       	movw	r30, r18
    5e06:	ee 0f       	add	r30, r30
    5e08:	ff 1f       	adc	r31, r31
    5e0a:	ee 0f       	add	r30, r30
    5e0c:	ff 1f       	adc	r31, r31
    5e0e:	e2 0f       	add	r30, r18
    5e10:	f3 1f       	adc	r31, r19
    5e12:	ee 0f       	add	r30, r30
    5e14:	ff 1f       	adc	r31, r31
    5e16:	e1 5c       	subi	r30, 0xC1	; 193
    5e18:	f6 4f       	sbci	r31, 0xF6	; 246
    5e1a:	71 83       	std	Z+1, r23	; 0x01
    5e1c:	60 83       	st	Z, r22
    5e1e:	81 e0       	ldi	r24, 0x01	; 1
    5e20:	08 95       	ret

00005e22 <udp_socket_number>:
 * \param[in] socket The internal socket structure for which to find the identifier.
 * \returns The non-negative socket identifier on success, -1 on failure.
 */
int udp_socket_number(const struct udp_socket* socket)
{
    if(!socket)
    5e22:	00 97       	sbiw	r24, 0x00	; 0
    5e24:	49 f0       	breq	.+18     	; 0x5e38 <udp_socket_number+0x16>
        return -1;

    int sck = ((int) socket - (int) &udp_sockets[0]) / sizeof(*socket);
    5e26:	8d 53       	subi	r24, 0x3D	; 61
    5e28:	99 40       	sbci	r25, 0x09	; 9
    5e2a:	6a e0       	ldi	r22, 0x0A	; 10
    5e2c:	70 e0       	ldi	r23, 0x00	; 0
    5e2e:	0e 94 68 3f 	call	0x7ed0	; 0x7ed0 <__udivmodhi4>
    if(!udp_socket_valid(sck))
    5e32:	62 30       	cpi	r22, 0x02	; 2
    5e34:	71 05       	cpc	r23, r1
    5e36:	10 f0       	brcs	.+4      	; 0x5e3c <udp_socket_number+0x1a>
        return -1;

    return sck;
    5e38:	6f ef       	ldi	r22, 0xFF	; 255
    5e3a:	7f ef       	ldi	r23, 0xFF	; 255
}
    5e3c:	cb 01       	movw	r24, r22
    5e3e:	08 95       	ret

00005e40 <udp_unbind_remote>:
 * \param[in] socket The identifier of the socket which is to be remotely unbound.
 * \returns \c true if the binding could be removed, \c false otherwise.
 */
bool udp_unbind_remote(int socket)
{
    if(!udp_socket_valid(socket))
    5e40:	9c 01       	movw	r18, r24
    5e42:	82 30       	cpi	r24, 0x02	; 2
    5e44:	91 05       	cpc	r25, r1
    5e46:	10 f0       	brcs	.+4      	; 0x5e4c <udp_unbind_remote+0xc>
    5e48:	80 e0       	ldi	r24, 0x00	; 0
    5e4a:	08 95       	ret
        return false;

    /* unbind socket from remote ip and port */
    struct udp_socket* sck = &udp_sockets[socket];
    5e4c:	fc 01       	movw	r30, r24
    5e4e:	83 e0       	ldi	r24, 0x03	; 3
    5e50:	ee 0f       	add	r30, r30
    5e52:	ff 1f       	adc	r31, r31
    5e54:	8a 95       	dec	r24
    5e56:	e1 f7       	brne	.-8      	; 0x5e50 <udp_unbind_remote+0x10>
    5e58:	22 0f       	add	r18, r18
    5e5a:	33 1f       	adc	r19, r19
    5e5c:	e2 0f       	add	r30, r18
    5e5e:	f3 1f       	adc	r31, r19
    5e60:	e3 5c       	subi	r30, 0xC3	; 195
    5e62:	f6 4f       	sbci	r31, 0xF6	; 246
    memset(sck->ip_remote, 0, sizeof(sck->ip_remote));
    5e64:	16 82       	std	Z+6, r1	; 0x06
    5e66:	17 82       	std	Z+7, r1	; 0x07
    5e68:	10 86       	std	Z+8, r1	; 0x08
    5e6a:	11 86       	std	Z+9, r1	; 0x09
    sck->port_remote = 0;
    5e6c:	15 82       	std	Z+5, r1	; 0x05
    5e6e:	14 82       	std	Z+4, r1	; 0x04
    5e70:	81 e0       	ldi	r24, 0x01	; 1

    return true;
}
    5e72:	08 95       	ret

00005e74 <udp_socket_alloc>:
 *
 * \param[in] callback Pointer to the callback function which gets attached to the new socket.
 * \returns The non-negative socket identifier on success, \c -1 on failure.
 */
int udp_socket_alloc(udp_callback callback)
{
    5e74:	ac 01       	movw	r20, r24
    if(!callback)
    5e76:	00 97       	sbiw	r24, 0x00	; 0
    5e78:	f1 f1       	breq	.+124    	; 0x5ef6 <udp_socket_alloc+0x82>
    5e7a:	ad e3       	ldi	r26, 0x3D	; 61
    5e7c:	b9 e0       	ldi	r27, 0x09	; 9

    /* search free socket structure */
    struct udp_socket* socket;
    FOREACH_SOCKET(socket)
    {
        if(socket->port_local == 0)
    5e7e:	12 96       	adiw	r26, 0x02	; 2
    5e80:	8d 91       	ld	r24, X+
    5e82:	9c 91       	ld	r25, X
    5e84:	13 97       	sbiw	r26, 0x03	; 3
    5e86:	89 2b       	or	r24, r25
    5e88:	89 f5       	brne	.+98     	; 0x5eec <udp_socket_alloc+0x78>
        {
            /* allocate socket */
            memset(socket, 0, sizeof(*socket));
    5e8a:	8a e0       	ldi	r24, 0x0A	; 10
    5e8c:	fd 01       	movw	r30, r26
    5e8e:	11 92       	st	Z+, r1
    5e90:	8a 95       	dec	r24
    5e92:	e9 f7       	brne	.-6      	; 0x5e8e <udp_socket_alloc+0x1a>
    5e94:	20 91 43 01 	lds	r18, 0x0143
    5e98:	30 91 44 01 	lds	r19, 0x0144
{
    static uint16_t port_counter = 1023;
    
    do
    {
        if(++port_counter < 1024)
    5e9c:	2f 5f       	subi	r18, 0xFF	; 255
    5e9e:	3f 4f       	sbci	r19, 0xFF	; 255
    5ea0:	f4 e0       	ldi	r31, 0x04	; 4
    5ea2:	20 30       	cpi	r18, 0x00	; 0
    5ea4:	3f 07       	cpc	r19, r31
    5ea6:	18 f4       	brcc	.+6      	; 0x5eae <udp_socket_alloc+0x3a>
    5ea8:	20 e0       	ldi	r18, 0x00	; 0
    5eaa:	34 e0       	ldi	r19, 0x04	; 4
    5eac:	03 c0       	rjmp	.+6      	; 0x5eb4 <udp_socket_alloc+0x40>
 * \param[in] port The port number which should be checked.
 * \returns \c true if the port is already bound, \c false otherwise.
 */
bool udp_port_is_used(uint16_t port)
{
    if(port < 1)
    5eae:	21 15       	cp	r18, r1
    5eb0:	31 05       	cpc	r19, r1
    5eb2:	a1 f3       	breq	.-24     	; 0x5e9c <udp_socket_alloc+0x28>
    5eb4:	ed e3       	ldi	r30, 0x3D	; 61
    5eb6:	f9 e0       	ldi	r31, 0x09	; 9
        return true;

    struct udp_socket* socket;
    FOREACH_SOCKET(socket)
    {
        if(socket->port_local == port)
    5eb8:	82 81       	ldd	r24, Z+2	; 0x02
    5eba:	93 81       	ldd	r25, Z+3	; 0x03
    5ebc:	82 17       	cp	r24, r18
    5ebe:	93 07       	cpc	r25, r19
    5ec0:	69 f3       	breq	.-38     	; 0x5e9c <udp_socket_alloc+0x28>
{
    if(port < 1)
        return true;

    struct udp_socket* socket;
    FOREACH_SOCKET(socket)
    5ec2:	3a 96       	adiw	r30, 0x0a	; 10
    5ec4:	89 e0       	ldi	r24, 0x09	; 9
    5ec6:	e1 35       	cpi	r30, 0x51	; 81
    5ec8:	f8 07       	cpc	r31, r24
    5eca:	b0 f3       	brcs	.-20     	; 0x5eb8 <udp_socket_alloc+0x44>
    5ecc:	20 93 43 01 	sts	0x0143, r18
    5ed0:	30 93 44 01 	sts	0x0144, r19
    {
        if(socket->port_local == 0)
        {
            /* allocate socket */
            memset(socket, 0, sizeof(*socket));
            socket->port_local = udp_port_find_unused();
    5ed4:	13 96       	adiw	r26, 0x03	; 3
    5ed6:	3c 93       	st	X, r19
    5ed8:	2e 93       	st	-X, r18
    5eda:	12 97       	sbiw	r26, 0x02	; 2
            socket->callback = callback;
    5edc:	11 96       	adiw	r26, 0x01	; 1
    5ede:	5c 93       	st	X, r21
    5ee0:	4e 93       	st	-X, r20
            return udp_socket_number(socket);
    5ee2:	cd 01       	movw	r24, r26
    5ee4:	0e 94 11 2f 	call	0x5e22	; 0x5e22 <udp_socket_number>
    5ee8:	9c 01       	movw	r18, r24
    5eea:	07 c0       	rjmp	.+14     	; 0x5efa <udp_socket_alloc+0x86>
    if(!callback)
        return -1;

    /* search free socket structure */
    struct udp_socket* socket;
    FOREACH_SOCKET(socket)
    5eec:	1a 96       	adiw	r26, 0x0a	; 10
    5eee:	e9 e0       	ldi	r30, 0x09	; 9
    5ef0:	a1 35       	cpi	r26, 0x51	; 81
    5ef2:	be 07       	cpc	r27, r30
    5ef4:	20 f2       	brcs	.-120    	; 0x5e7e <udp_socket_alloc+0xa>
    5ef6:	2f ef       	ldi	r18, 0xFF	; 255
    5ef8:	3f ef       	ldi	r19, 0xFF	; 255
            return udp_socket_number(socket);
        }
    }

    return -1;
}
    5efa:	c9 01       	movw	r24, r18
    5efc:	08 95       	ret

00005efe <udp_init>:
/**
 * Initializes the UDP layer. This function has to be called once on startup.
 */
void udp_init()
{
    memset(udp_sockets, 0, sizeof(udp_sockets));
    5efe:	84 e1       	ldi	r24, 0x14	; 20
    5f00:	ed e3       	ldi	r30, 0x3D	; 61
    5f02:	f9 e0       	ldi	r31, 0x09	; 9
    5f04:	df 01       	movw	r26, r30
    5f06:	1d 92       	st	X+, r1
    5f08:	8a 95       	dec	r24
    5f0a:	e9 f7       	brne	.-6      	; 0x5f06 <udp_init+0x8>
}
    5f0c:	08 95       	ret

00005f0e <udp_calc_checksum>:
 * Calculates the checksum of a UDP packet.
 *
 * \returns The 16-bit checksum.
 */
uint16_t udp_calc_checksum(const uint8_t* ip_destination, const struct udp_header* packet, uint16_t packet_len)
{
    5f0e:	cf 92       	push	r12
    5f10:	df 92       	push	r13
    5f12:	ef 92       	push	r14
    5f14:	ff 92       	push	r15
    5f16:	0f 93       	push	r16
    5f18:	1f 93       	push	r17
    5f1a:	7c 01       	movw	r14, r24
    5f1c:	6b 01       	movw	r12, r22
    5f1e:	8a 01       	movw	r16, r20
    /* pseudo header */
    uint16_t checksum = IP_PROTOCOL_UDP + packet_len;
    5f20:	0f 5e       	subi	r16, 0xEF	; 239
    5f22:	1f 4f       	sbci	r17, 0xFF	; 255
    checksum = net_calc_checksum(checksum, ip_get_address(), 4, 4);
    5f24:	0e 94 d9 1e 	call	0x3db2	; 0x3db2 <ip_get_address>
    5f28:	bc 01       	movw	r22, r24
    5f2a:	c8 01       	movw	r24, r16
    5f2c:	01 51       	subi	r16, 0x11	; 17
    5f2e:	10 40       	sbci	r17, 0x00	; 0
    5f30:	44 e0       	ldi	r20, 0x04	; 4
    5f32:	50 e0       	ldi	r21, 0x00	; 0
    5f34:	24 e0       	ldi	r18, 0x04	; 4
    5f36:	0e 94 b1 20 	call	0x4162	; 0x4162 <net_calc_checksum>
    checksum = net_calc_checksum(checksum, ip_destination, 4, 4);
    5f3a:	b7 01       	movw	r22, r14
    5f3c:	44 e0       	ldi	r20, 0x04	; 4
    5f3e:	50 e0       	ldi	r21, 0x00	; 0
    5f40:	24 e0       	ldi	r18, 0x04	; 4
    5f42:	0e 94 b1 20 	call	0x4162	; 0x4162 <net_calc_checksum>

    /* real package */
    return ~net_calc_checksum(checksum, (uint8_t*) packet, packet_len, 6);
    5f46:	b6 01       	movw	r22, r12
    5f48:	a8 01       	movw	r20, r16
    5f4a:	26 e0       	ldi	r18, 0x06	; 6
    5f4c:	0e 94 b1 20 	call	0x4162	; 0x4162 <net_calc_checksum>
    5f50:	9c 01       	movw	r18, r24
    5f52:	20 95       	com	r18
    5f54:	30 95       	com	r19
}
    5f56:	c9 01       	movw	r24, r18
    5f58:	1f 91       	pop	r17
    5f5a:	0f 91       	pop	r16
    5f5c:	ff 90       	pop	r15
    5f5e:	ef 90       	pop	r14
    5f60:	df 90       	pop	r13
    5f62:	cf 90       	pop	r12
    5f64:	08 95       	ret

00005f66 <udp_send>:
 * \param[in] socket The identifier of the socket via which to send the packet.
 * \param[in] data_len The payload length of the packet.
 * \returns \c true if the packet was successfully sent, \c false on failure.
 */
bool udp_send(int socket, uint16_t data_len)
{
    5f66:	ef 92       	push	r14
    5f68:	ff 92       	push	r15
    5f6a:	0f 93       	push	r16
    5f6c:	1f 93       	push	r17
    5f6e:	cf 93       	push	r28
    5f70:	df 93       	push	r29
    5f72:	8b 01       	movw	r16, r22
    if(!udp_socket_valid(socket))
    5f74:	9c 01       	movw	r18, r24
    5f76:	82 30       	cpi	r24, 0x02	; 2
    5f78:	91 05       	cpc	r25, r1
    5f7a:	08 f0       	brcs	.+2      	; 0x5f7e <udp_send+0x18>
    5f7c:	5c c0       	rjmp	.+184    	; 0x6036 <udp_send+0xd0>
        return -1;

    /* get socket descriptor */
    struct udp_socket* sck = &udp_sockets[socket];
    5f7e:	ec 01       	movw	r28, r24
    5f80:	53 e0       	ldi	r21, 0x03	; 3
    5f82:	cc 0f       	add	r28, r28
    5f84:	dd 1f       	adc	r29, r29
    5f86:	5a 95       	dec	r21
    5f88:	e1 f7       	brne	.-8      	; 0x5f82 <udp_send+0x1c>
    5f8a:	22 0f       	add	r18, r18
    5f8c:	33 1f       	adc	r19, r19
    5f8e:	c2 0f       	add	r28, r18
    5f90:	d3 1f       	adc	r29, r19
    5f92:	c3 5c       	subi	r28, 0xC3	; 195
    5f94:	d6 4f       	sbci	r29, 0xF6	; 246

    /* check if remote target port is valid */
    if(sck->port_remote < 1)
    5f96:	8c 81       	ldd	r24, Y+4	; 0x04
    5f98:	9d 81       	ldd	r25, Y+5	; 0x05
    5f9a:	89 2b       	or	r24, r25
    5f9c:	09 f4       	brne	.+2      	; 0x5fa0 <udp_send+0x3a>
    5f9e:	4b c0       	rjmp	.+150    	; 0x6036 <udp_send+0xd0>
        return -1;

    /* check if we send a broadcast */
    const uint8_t* ip_remote = sck->ip_remote;
    if((ip_remote[0] | ip_remote[1] | ip_remote[2] | ip_remote[3]) == 0x00)
    5fa0:	8f 81       	ldd	r24, Y+7	; 0x07
    5fa2:	9e 81       	ldd	r25, Y+6	; 0x06
    5fa4:	89 2b       	or	r24, r25
    5fa6:	98 85       	ldd	r25, Y+8	; 0x08
    5fa8:	89 2b       	or	r24, r25
    5faa:	99 85       	ldd	r25, Y+9	; 0x09
    5fac:	89 2b       	or	r24, r25
    5fae:	31 f0       	breq	.+12     	; 0x5fbc <udp_send+0x56>
    /* check if remote target port is valid */
    if(sck->port_remote < 1)
        return -1;

    /* check if we send a broadcast */
    const uint8_t* ip_remote = sck->ip_remote;
    5fb0:	96 e0       	ldi	r25, 0x06	; 6
    5fb2:	e9 2e       	mov	r14, r25
    5fb4:	f1 2c       	mov	r15, r1
    5fb6:	ec 0e       	add	r14, r28
    5fb8:	fd 1e       	adc	r15, r29
    5fba:	03 c0       	rjmp	.+6      	; 0x5fc2 <udp_send+0x5c>
    if((ip_remote[0] | ip_remote[1] | ip_remote[2] | ip_remote[3]) == 0x00)
        ip_remote = ip_get_broadcast();
    5fbc:	0e 94 e2 1e 	call	0x3dc4	; 0x3dc4 <ip_get_broadcast>
    5fc0:	7c 01       	movw	r14, r24
    uint16_t packet_data_max = ip_get_buffer_size() - sizeof(*header);
    if(data_len > packet_data_max)
        data_len = packet_data_max;

    /* prepare udp header */
    memset(header, 0, sizeof(*header));
    5fc2:	88 e0       	ldi	r24, 0x08	; 8
    5fc4:	e2 eb       	ldi	r30, 0xB2	; 178
    5fc6:	fe e0       	ldi	r31, 0x0E	; 14
    5fc8:	df 01       	movw	r26, r30
    5fca:	1d 92       	st	X+, r1
    5fcc:	8a 95       	dec	r24
    5fce:	e9 f7       	brne	.-6      	; 0x5fca <udp_send+0x64>
    header->port_source = hton16(sck->port_local);
    5fd0:	8a 81       	ldd	r24, Y+2	; 0x02
    5fd2:	9b 81       	ldd	r25, Y+3	; 0x03
    5fd4:	0e 94 d1 20 	call	0x41a2	; 0x41a2 <hton16>
    5fd8:	90 93 b3 0e 	sts	0x0EB3, r25
    5fdc:	80 93 b2 0e 	sts	0x0EB2, r24
    header->port_destination = hton16(sck->port_remote);
    5fe0:	8c 81       	ldd	r24, Y+4	; 0x04
    5fe2:	9d 81       	ldd	r25, Y+5	; 0x05
    5fe4:	0e 94 d1 20 	call	0x41a2	; 0x41a2 <hton16>
    5fe8:	90 93 b5 0e 	sts	0x0EB5, r25
    5fec:	80 93 b4 0e 	sts	0x0EB4, r24
    header->length = hton16(sizeof(*header) + data_len);
    5ff0:	c8 01       	movw	r24, r16
    5ff2:	b1 e0       	ldi	r27, 0x01	; 1
    5ff4:	01 3b       	cpi	r16, 0xB1	; 177
    5ff6:	1b 07       	cpc	r17, r27
    5ff8:	10 f0       	brcs	.+4      	; 0x5ffe <udp_send+0x98>
    5ffa:	80 eb       	ldi	r24, 0xB0	; 176
    5ffc:	91 e0       	ldi	r25, 0x01	; 1
    5ffe:	8c 01       	movw	r16, r24
    6000:	08 5f       	subi	r16, 0xF8	; 248
    6002:	1f 4f       	sbci	r17, 0xFF	; 255
    6004:	c8 01       	movw	r24, r16
    6006:	0e 94 d1 20 	call	0x41a2	; 0x41a2 <hton16>
    600a:	90 93 b7 0e 	sts	0x0EB7, r25
    600e:	80 93 b6 0e 	sts	0x0EB6, r24
    header->checksum = hton16(udp_calc_checksum(ip_remote, header, sizeof(*header) + data_len));
    6012:	c7 01       	movw	r24, r14
    6014:	62 eb       	ldi	r22, 0xB2	; 178
    6016:	7e e0       	ldi	r23, 0x0E	; 14
    6018:	a8 01       	movw	r20, r16
    601a:	0e 94 87 2f 	call	0x5f0e	; 0x5f0e <udp_calc_checksum>
    601e:	0e 94 d1 20 	call	0x41a2	; 0x41a2 <hton16>
    6022:	90 93 b9 0e 	sts	0x0EB9, r25
    6026:	80 93 b8 0e 	sts	0x0EB8, r24
    
    /* send packet via the ip layer */
    return ip_send_packet(ip_remote,
    602a:	c7 01       	movw	r24, r14
    602c:	61 e1       	ldi	r22, 0x11	; 17
    602e:	a8 01       	movw	r20, r16
    6030:	0e 94 6c 1f 	call	0x3ed8	; 0x3ed8 <ip_send_packet>
    6034:	01 c0       	rjmp	.+2      	; 0x6038 <udp_send+0xd2>
    6036:	81 e0       	ldi	r24, 0x01	; 1
                          IP_PROTOCOL_UDP,
                          sizeof(*header) + data_len
                         );
}
    6038:	df 91       	pop	r29
    603a:	cf 91       	pop	r28
    603c:	1f 91       	pop	r17
    603e:	0f 91       	pop	r16
    6040:	ff 90       	pop	r15
    6042:	ef 90       	pop	r14
    6044:	08 95       	ret

00006046 <udp_bind_remote>:
 * \param[in] ip_remote The remote IP address of the host to which to bind the socket, or NULL.
 * \param[in] port_remote The remote port to which to bind the socket.
 * \returns \c true if the binding could be established, \c false otherwise.
 */
bool udp_bind_remote(int socket, const uint8_t* ip_remote, uint16_t port_remote)
{
    6046:	db 01       	movw	r26, r22
    if(!udp_socket_valid(socket))
    6048:	9c 01       	movw	r18, r24
    604a:	82 30       	cpi	r24, 0x02	; 2
    604c:	91 05       	cpc	r25, r1
    604e:	10 f0       	brcs	.+4      	; 0x6054 <udp_bind_remote+0xe>
    6050:	80 e0       	ldi	r24, 0x00	; 0
    6052:	08 95       	ret
        return false;

    struct udp_socket* sck = &udp_sockets[socket];
    6054:	fc 01       	movw	r30, r24
    6056:	73 e0       	ldi	r23, 0x03	; 3
    6058:	ee 0f       	add	r30, r30
    605a:	ff 1f       	adc	r31, r31
    605c:	7a 95       	dec	r23
    605e:	e1 f7       	brne	.-8      	; 0x6058 <udp_bind_remote+0x12>
    6060:	22 0f       	add	r18, r18
    6062:	33 1f       	adc	r19, r19
    6064:	e2 0f       	add	r30, r18
    6066:	f3 1f       	adc	r31, r19
    6068:	e3 5c       	subi	r30, 0xC3	; 195
    606a:	f6 4f       	sbci	r31, 0xF6	; 246
    memset(sck->ip_remote, 0, sizeof(sck->ip_remote));
    606c:	16 82       	std	Z+6, r1	; 0x06
    606e:	17 82       	std	Z+7, r1	; 0x07
    6070:	10 86       	std	Z+8, r1	; 0x08
    6072:	11 86       	std	Z+9, r1	; 0x09

    sck->port_remote = port_remote;
    6074:	55 83       	std	Z+5, r21	; 0x05
    6076:	44 83       	std	Z+4, r20	; 0x04
    if(ip_remote)
    6078:	10 97       	sbiw	r26, 0x00	; 0
    607a:	11 f4       	brne	.+4      	; 0x6080 <udp_bind_remote+0x3a>
    607c:	81 e0       	ldi	r24, 0x01	; 1
    607e:	08 95       	ret
        memcpy(sck->ip_remote, ip_remote, sizeof(sck->ip_remote));
    6080:	8d 91       	ld	r24, X+
    6082:	9d 91       	ld	r25, X+
    6084:	0d 90       	ld	r0, X+
    6086:	bc 91       	ld	r27, X
    6088:	a0 2d       	mov	r26, r0
    608a:	86 83       	std	Z+6, r24	; 0x06
    608c:	97 83       	std	Z+7, r25	; 0x07
    608e:	a0 87       	std	Z+8, r26	; 0x08
    6090:	b1 87       	std	Z+9, r27	; 0x09
    6092:	81 e0       	ldi	r24, 0x01	; 1

    return true;
}
    6094:	08 95       	ret

00006096 <udp_handle_packet>:
 * \note This function is used internally and should not be explicitly called by applications.
 *
 * \returns \c true if a matching socket was found, \c false if the packet was discarded.
 */
bool udp_handle_packet(const uint8_t* ip_remote, const struct udp_header* packet, uint16_t packet_len)
{
    6096:	8f 92       	push	r8
    6098:	9f 92       	push	r9
    609a:	af 92       	push	r10
    609c:	bf 92       	push	r11
    609e:	cf 92       	push	r12
    60a0:	df 92       	push	r13
    60a2:	ef 92       	push	r14
    60a4:	ff 92       	push	r15
    60a6:	0f 93       	push	r16
    60a8:	1f 93       	push	r17
    60aa:	cf 93       	push	r28
    60ac:	df 93       	push	r29
    60ae:	5c 01       	movw	r10, r24
    60b0:	7b 01       	movw	r14, r22
    60b2:	4a 01       	movw	r8, r20
    if(packet_len < sizeof(*packet))
    60b4:	48 30       	cpi	r20, 0x08	; 8
    60b6:	51 05       	cpc	r21, r1
    60b8:	08 f4       	brcc	.+2      	; 0x60bc <udp_handle_packet+0x26>
    60ba:	56 c0       	rjmp	.+172    	; 0x6168 <udp_handle_packet+0xd2>
        return false;

    /* test checksum */
    if(udp_calc_checksum(ip_remote, packet, packet_len) != ntoh16(packet->checksum))
    60bc:	c5 01       	movw	r24, r10
    60be:	0e 94 87 2f 	call	0x5f0e	; 0x5f0e <udp_calc_checksum>
    60c2:	8c 01       	movw	r16, r24
    60c4:	f7 01       	movw	r30, r14
    60c6:	86 81       	ldd	r24, Z+6	; 0x06
    60c8:	97 81       	ldd	r25, Z+7	; 0x07
    60ca:	0e 94 d1 20 	call	0x41a2	; 0x41a2 <hton16>
    60ce:	08 17       	cp	r16, r24
    60d0:	19 07       	cpc	r17, r25
    60d2:	09 f0       	breq	.+2      	; 0x60d6 <udp_handle_packet+0x40>
    60d4:	49 c0       	rjmp	.+146    	; 0x6168 <udp_handle_packet+0xd2>
        /* invalid checksum */
        return false;

    /* check for valid port numbers */
    uint16_t packet_port_local = ntoh16(packet->port_destination);
    60d6:	f7 01       	movw	r30, r14
    60d8:	82 81       	ldd	r24, Z+2	; 0x02
    60da:	93 81       	ldd	r25, Z+3	; 0x03
    60dc:	0e 94 d1 20 	call	0x41a2	; 0x41a2 <hton16>
    60e0:	8c 01       	movw	r16, r24
    uint16_t packet_port_remote = ntoh16(packet->port_source);
    60e2:	f7 01       	movw	r30, r14
    60e4:	80 81       	ld	r24, Z
    60e6:	91 81       	ldd	r25, Z+1	; 0x01
    60e8:	0e 94 d1 20 	call	0x41a2	; 0x41a2 <hton16>
    60ec:	6c 01       	movw	r12, r24
    if(packet_port_local == 0 || packet_port_remote == 0)
    60ee:	01 15       	cp	r16, r1
    60f0:	11 05       	cpc	r17, r1
    60f2:	d1 f1       	breq	.+116    	; 0x6168 <udp_handle_packet+0xd2>
    60f4:	00 97       	sbiw	r24, 0x00	; 0
    60f6:	c1 f1       	breq	.+112    	; 0x6168 <udp_handle_packet+0xd2>
    60f8:	cd e3       	ldi	r28, 0x3D	; 61
    60fa:	d9 e0       	ldi	r29, 0x09	; 9

    /* search socket this packet should get forwarded to */
    struct udp_socket* socket;
    FOREACH_SOCKET(socket)
    {
        if(socket->port_local != packet_port_local)
    60fc:	8a 81       	ldd	r24, Y+2	; 0x02
    60fe:	9b 81       	ldd	r25, Y+3	; 0x03
    6100:	80 17       	cp	r24, r16
    6102:	91 07       	cpc	r25, r17
    6104:	61 f5       	brne	.+88     	; 0x615e <udp_handle_packet+0xc8>
            continue;
        if(socket->port_remote != 0 && socket->port_remote != packet_port_remote)
    6106:	8c 81       	ldd	r24, Y+4	; 0x04
    6108:	9d 81       	ldd	r25, Y+5	; 0x05
    610a:	00 97       	sbiw	r24, 0x00	; 0
    610c:	19 f0       	breq	.+6      	; 0x6114 <udp_handle_packet+0x7e>
    610e:	8c 15       	cp	r24, r12
    6110:	9d 05       	cpc	r25, r13
    6112:	29 f5       	brne	.+74     	; 0x615e <udp_handle_packet+0xc8>
            continue;
        if((socket->ip_remote[0] | socket->ip_remote[1] | socket->ip_remote[2] | socket->ip_remote[3]) != 0x00 &&
    6114:	8f 81       	ldd	r24, Y+7	; 0x07
    6116:	9e 81       	ldd	r25, Y+6	; 0x06
    6118:	89 2b       	or	r24, r25
    611a:	98 85       	ldd	r25, Y+8	; 0x08
    611c:	89 2b       	or	r24, r25
    611e:	99 85       	ldd	r25, Y+9	; 0x09
    6120:	89 2b       	or	r24, r25
    6122:	49 f0       	breq	.+18     	; 0x6136 <udp_handle_packet+0xa0>
    6124:	ce 01       	movw	r24, r28
    6126:	06 96       	adiw	r24, 0x06	; 6
    6128:	b5 01       	movw	r22, r10
    612a:	44 e0       	ldi	r20, 0x04	; 4
    612c:	50 e0       	ldi	r21, 0x00	; 0
    612e:	0e 94 b9 3f 	call	0x7f72	; 0x7f72 <memcmp>
    6132:	00 97       	sbiw	r24, 0x00	; 0
    6134:	a1 f4       	brne	.+40     	; 0x615e <udp_handle_packet+0xc8>
           memcmp(socket->ip_remote, ip_remote, sizeof(socket->ip_remote)) != 0
          )
            continue;

        int socket_number = udp_socket_number(socket);
    6136:	ce 01       	movw	r24, r28
    6138:	0e 94 11 2f 	call	0x5e22	; 0x5e22 <udp_socket_number>
    613c:	8c 01       	movw	r16, r24

        udp_bind_remote(socket_number, ip_remote, packet_port_remote);
    613e:	b5 01       	movw	r22, r10
    6140:	a6 01       	movw	r20, r12
    6142:	0e 94 23 30 	call	0x6046	; 0x6046 <udp_bind_remote>
        socket->callback(socket_number, (uint8_t*) (packet + 1), packet_len);
    6146:	88 e0       	ldi	r24, 0x08	; 8
    6148:	90 e0       	ldi	r25, 0x00	; 0
    614a:	e8 0e       	add	r14, r24
    614c:	f9 1e       	adc	r15, r25
    614e:	e8 81       	ld	r30, Y
    6150:	f9 81       	ldd	r31, Y+1	; 0x01
    6152:	c8 01       	movw	r24, r16
    6154:	b7 01       	movw	r22, r14
    6156:	a4 01       	movw	r20, r8
    6158:	09 95       	icall
    615a:	81 e0       	ldi	r24, 0x01	; 1
    615c:	06 c0       	rjmp	.+12     	; 0x616a <udp_handle_packet+0xd4>
    if(packet_port_local == 0 || packet_port_remote == 0)
        return false;

    /* search socket this packet should get forwarded to */
    struct udp_socket* socket;
    FOREACH_SOCKET(socket)
    615e:	2a 96       	adiw	r28, 0x0a	; 10
    6160:	99 e0       	ldi	r25, 0x09	; 9
    6162:	c1 35       	cpi	r28, 0x51	; 81
    6164:	d9 07       	cpc	r29, r25
    6166:	50 f2       	brcs	.-108    	; 0x60fc <udp_handle_packet+0x66>
    6168:	80 e0       	ldi	r24, 0x00	; 0
        socket->callback(socket_number, (uint8_t*) (packet + 1), packet_len);
        return true;
    }

    return false;
}
    616a:	df 91       	pop	r29
    616c:	cf 91       	pop	r28
    616e:	1f 91       	pop	r17
    6170:	0f 91       	pop	r16
    6172:	ff 90       	pop	r15
    6174:	ef 90       	pop	r14
    6176:	df 90       	pop	r13
    6178:	cf 90       	pop	r12
    617a:	bf 90       	pop	r11
    617c:	af 90       	pop	r10
    617e:	9f 90       	pop	r9
    6180:	8f 90       	pop	r8
    6182:	08 95       	ret

00006184 <spi_init>:
 *
 * By default, the highest SPI frequency available is used.
 */
void spi_init()
{
	if(!(SPCR & (1 << SPE))) {
    6184:	6e 99       	sbic	0x0d, 6	; 13
    6186:	06 c0       	rjmp	.+12     	; 0x6194 <spi_init+0x10>
		/* configure pins */
		spi_config_pin_mosi();
    6188:	ba 9a       	sbi	0x17, 2	; 23
		spi_config_pin_sck();
    618a:	b9 9a       	sbi	0x17, 1	; 23
		spi_config_pin_miso();
    618c:	bb 98       	cbi	0x17, 3	; 23
/**
 * Switches to the highest SPI frequency possible.
 */
void spi_high_frequency()
{
    SPCR =	(0<<SPIE) | /* SPI Interrupt Enable */
    618e:	80 e5       	ldi	r24, 0x50	; 80
    6190:	8d b9       	out	0x0d, r24	; 13
			(1<<MSTR) | /* Master mode */
			(0<<CPOL) | /* Clock Polarity: SCK low when idle */
			(0<<CPHA) | /* Clock Phase: sample on rising SCK edge */
			(0<<SPR1) | /* Clock Frequency: f_OSC / 4 */
			(0<<SPR0);
	SPSR |= (1<<SPI2X); /* Doubled Clock Frequency: f_OSC / 2 */
    6192:	70 9a       	sbi	0x0e, 0	; 14
    6194:	08 95       	ret

00006196 <spi_send_byte>:
 *
 * \param[in] b The byte to send.
 */
void spi_send_byte(uint8_t b)
{
    SPDR = b;
    6196:	8f b9       	out	0x0f, r24	; 15
    /* wait for byte to be shifted out */
    while(!(SPSR & (1 << SPIF)));
    6198:	77 9b       	sbis	0x0e, 7	; 14
    619a:	fe cf       	rjmp	.-4      	; 0x6198 <spi_send_byte+0x2>
}
    619c:	08 95       	ret

0000619e <spi_rec_byte>:
 * \returns The received byte.
 */
uint8_t spi_rec_byte()
{
    /* send dummy data for receiving some */
    SPDR = 0xff;
    619e:	8f ef       	ldi	r24, 0xFF	; 255
    61a0:	8f b9       	out	0x0f, r24	; 15
    while(!(SPSR & (1 << SPIF)));
    61a2:	77 9b       	sbis	0x0e, 7	; 14
    61a4:	fe cf       	rjmp	.-4      	; 0x61a2 <spi_rec_byte+0x4>

    return SPDR;
    61a6:	8f b1       	in	r24, 0x0f	; 15
}
    61a8:	08 95       	ret

000061aa <spi_send_data>:
 *
 * \param[in] data A pointer to the buffer which contains the data to send.
 * \param[in] data_len The number of bytes to send.
 */
void spi_send_data(const uint8_t* data, uint16_t data_len)
{
    61aa:	fc 01       	movw	r30, r24
    do
    {
        uint8_t b = *data++;
    61ac:	81 91       	ld	r24, Z+

        while(!(SPSR & (1 << SPIF)));
    61ae:	77 9b       	sbis	0x0e, 7	; 14
    61b0:	fe cf       	rjmp	.-4      	; 0x61ae <spi_send_data+0x4>
        SPDR = b;
    61b2:	8f b9       	out	0x0f, r24	; 15

    } while(--data_len);
    61b4:	61 50       	subi	r22, 0x01	; 1
    61b6:	70 40       	sbci	r23, 0x00	; 0
    61b8:	c9 f7       	brne	.-14     	; 0x61ac <spi_send_data+0x2>

    while(!(SPSR & (1 << SPIF)));
    61ba:	77 9b       	sbis	0x0e, 7	; 14
    61bc:	fe cf       	rjmp	.-4      	; 0x61ba <spi_send_data+0x10>
}
    61be:	08 95       	ret

000061c0 <spi_rec_data>:
 *
 * \param[out] buffer A pointer to the buffer into which the data gets written.
 * \param[in] buffer_len The number of bytes to read.
 */
void spi_rec_data(uint8_t* buffer, uint16_t buffer_len)
{
    61c0:	fc 01       	movw	r30, r24
    --buffer;

    do
    {
        SPDR = 0xff;
    61c2:	9f ef       	ldi	r25, 0xFF	; 255
    61c4:	9f b9       	out	0x0f, r25	; 15
        ++buffer;

        while(!(SPSR & (1 << SPIF)));
    61c6:	77 9b       	sbis	0x0e, 7	; 14
    61c8:	fe cf       	rjmp	.-4      	; 0x61c6 <spi_rec_data+0x6>
        *buffer = SPDR;
    61ca:	8f b1       	in	r24, 0x0f	; 15
    61cc:	81 93       	st	Z+, r24

    } while(--buffer_len);
    61ce:	61 50       	subi	r22, 0x01	; 1
    61d0:	70 40       	sbci	r23, 0x00	; 0
    61d2:	c1 f7       	brne	.-16     	; 0x61c4 <spi_rec_data+0x4>
}
    61d4:	08 95       	ret

000061d6 <spi_low_frequency>:
/**
 * Switches to the lowest SPI frequency possible.
 */
void spi_low_frequency()
{
	SPCR =	(0<<SPIE) | /* SPI Interrupt Enable */
    61d6:	83 e5       	ldi	r24, 0x53	; 83
    61d8:	8d b9       	out	0x0d, r24	; 13
			(1<<MSTR) | /* Master mode */
			(0<<CPOL) | /* Clock Polarity: SCK low when idle */
			(0<<CPHA) | /* Clock Phase: sample on rising SCK edge */
			(1<<SPR1) | /* Clock Frequency: f_OSC / 128 */
			(1<<SPR0);
	SPSR &= ~(1<<SPI2X); /* No Doubled Clock Frequency */
    61da:	70 98       	cbi	0x0e, 0	; 14
}
    61dc:	08 95       	ret

000061de <spi_high_frequency>:
/**
 * Switches to the highest SPI frequency possible.
 */
void spi_high_frequency()
{
    SPCR =	(0<<SPIE) | /* SPI Interrupt Enable */
    61de:	80 e5       	ldi	r24, 0x50	; 80
    61e0:	8d b9       	out	0x0d, r24	; 13
			(1<<MSTR) | /* Master mode */
			(0<<CPOL) | /* Clock Polarity: SCK low when idle */
			(0<<CPHA) | /* Clock Phase: sample on rising SCK edge */
			(0<<SPR1) | /* Clock Frequency: f_OSC / 4 */
			(0<<SPR0);
	SPSR |= (1<<SPI2X); /* Doubled Clock Frequency: f_OSC / 2 */
    61e2:	70 9a       	sbi	0x0e, 0	; 14
}
    61e4:	08 95       	ret

000061e6 <clock_get>:
 * Retrieves current system time.
 *
 * \returns The current system date and time in seconds.
 */
uint32_t clock_get()
{
    61e6:	60 91 51 09 	lds	r22, 0x0951
    61ea:	70 91 52 09 	lds	r23, 0x0952
    return clock_current;
}
    61ee:	80 91 53 09 	lds	r24, 0x0953
    61f2:	90 91 54 09 	lds	r25, 0x0954
    61f6:	08 95       	ret

000061f8 <clock_set>:
 *
 * \param[in] timeval New date and time in seconds.
 */
void clock_set(uint32_t timeval)
{
    clock_current = timeval;
    61f8:	60 93 51 09 	sts	0x0951, r22
    61fc:	70 93 52 09 	sts	0x0952, r23
    6200:	80 93 53 09 	sts	0x0953, r24
    6204:	90 93 54 09 	sts	0x0954, r25
}
    6208:	08 95       	ret

0000620a <clock_interpret>:
 *
 * \param[in] timeval The timestamp in seconds to represent.
 * \param[out] date_time A pointer to the structure which receives the human-readable representation.
 */
void clock_interpret(uint32_t timeval, struct clock_date_time* date_time)
{
    620a:	8f 92       	push	r8
    620c:	9f 92       	push	r9
    620e:	af 92       	push	r10
    6210:	bf 92       	push	r11
    6212:	cf 92       	push	r12
    6214:	df 92       	push	r13
    6216:	ef 92       	push	r14
    6218:	ff 92       	push	r15
    621a:	0f 93       	push	r16
    621c:	1f 93       	push	r17
    621e:	cf 93       	push	r28
    6220:	df 93       	push	r29
    6222:	5b 01       	movw	r10, r22
    6224:	6c 01       	movw	r12, r24
    6226:	ea 01       	movw	r28, r20
    uint16_t days = timeval / (24 * 3600UL);
    6228:	20 e8       	ldi	r18, 0x80	; 128
    622a:	31 e5       	ldi	r19, 0x51	; 81
    622c:	41 e0       	ldi	r20, 0x01	; 1
    622e:	50 e0       	ldi	r21, 0x00	; 0
    6230:	0e 94 7c 3f 	call	0x7ef8	; 0x7ef8 <__udivmodsi4>
    6234:	79 01       	movw	r14, r18
    6236:	8a 01       	movw	r16, r20
    timeval -= days * (24 * 3600UL);
    6238:	b9 01       	movw	r22, r18
    623a:	80 e0       	ldi	r24, 0x00	; 0
    623c:	90 e0       	ldi	r25, 0x00	; 0
    623e:	20 e8       	ldi	r18, 0x80	; 128
    6240:	31 e5       	ldi	r19, 0x51	; 81
    6242:	41 e0       	ldi	r20, 0x01	; 1
    6244:	50 e0       	ldi	r21, 0x00	; 0
    6246:	0e 94 3c 3f 	call	0x7e78	; 0x7e78 <__mulsi3>
    624a:	a6 1a       	sub	r10, r22
    624c:	b7 0a       	sbc	r11, r23
    624e:	c8 0a       	sbc	r12, r24
    6250:	d9 0a       	sbc	r13, r25

    uint16_t years_leap = days / (366 + 3 * 365);
    6252:	c7 01       	movw	r24, r14
    6254:	65 eb       	ldi	r22, 0xB5	; 181
    6256:	75 e0       	ldi	r23, 0x05	; 5
    6258:	0e 94 68 3f 	call	0x7ed0	; 0x7ed0 <__udivmodhi4>
    625c:	cb 01       	movw	r24, r22
    days -= years_leap * (366 + 3 * 365);
    625e:	25 eb       	ldi	r18, 0xB5	; 181
    6260:	35 e0       	ldi	r19, 0x05	; 5
    6262:	a9 01       	movw	r20, r18
    6264:	64 9f       	mul	r22, r20
    6266:	90 01       	movw	r18, r0
    6268:	65 9f       	mul	r22, r21
    626a:	30 0d       	add	r19, r0
    626c:	74 9f       	mul	r23, r20
    626e:	30 0d       	add	r19, r0
    6270:	11 24       	eor	r1, r1
    6272:	a7 01       	movw	r20, r14
    6274:	42 1b       	sub	r20, r18
    6276:	53 0b       	sbc	r21, r19
    6278:	9a 01       	movw	r18, r20
    date_time->year = 1980 + years_leap * 4;
    627a:	81 51       	subi	r24, 0x11	; 17
    627c:	9e 4f       	sbci	r25, 0xFE	; 254
    627e:	88 0f       	add	r24, r24
    6280:	99 1f       	adc	r25, r25
    6282:	88 0f       	add	r24, r24
    6284:	99 1f       	adc	r25, r25
    6286:	99 83       	std	Y+1, r25	; 0x01
    6288:	88 83       	st	Y, r24
    bool leap = false;
    if(days >= 366)
    628a:	51 e0       	ldi	r21, 0x01	; 1
    628c:	2e 36       	cpi	r18, 0x6E	; 110
    628e:	35 07       	cpc	r19, r21
    6290:	10 f4       	brcc	.+4      	; 0x6296 <clock_interpret+0x8c>
    6292:	61 e0       	ldi	r22, 0x01	; 1
    6294:	18 c0       	rjmp	.+48     	; 0x62c6 <clock_interpret+0xbc>
    {
        days -= 366;
    6296:	2e 56       	subi	r18, 0x6E	; 110
    6298:	31 40       	sbci	r19, 0x01	; 1
        ++date_time->year;
    629a:	01 96       	adiw	r24, 0x01	; 1
    629c:	99 83       	std	Y+1, r25	; 0x01
    629e:	88 83       	st	Y, r24

        if(days >= 365)
    62a0:	41 e0       	ldi	r20, 0x01	; 1
    62a2:	2d 36       	cpi	r18, 0x6D	; 109
    62a4:	34 07       	cpc	r19, r20
    62a6:	70 f0       	brcs	.+28     	; 0x62c4 <clock_interpret+0xba>
        {
            days -= 365;
    62a8:	2d 56       	subi	r18, 0x6D	; 109
    62aa:	31 40       	sbci	r19, 0x01	; 1
            ++date_time->year;
    62ac:	01 96       	adiw	r24, 0x01	; 1
    62ae:	99 83       	std	Y+1, r25	; 0x01
    62b0:	88 83       	st	Y, r24
        }
        if(days >= 365)
    62b2:	51 e0       	ldi	r21, 0x01	; 1
    62b4:	2d 36       	cpi	r18, 0x6D	; 109
    62b6:	35 07       	cpc	r19, r21
    62b8:	28 f0       	brcs	.+10     	; 0x62c4 <clock_interpret+0xba>
        {
            days -= 365;
    62ba:	2d 56       	subi	r18, 0x6D	; 109
    62bc:	31 40       	sbci	r19, 0x01	; 1
            ++date_time->year;
    62be:	01 96       	adiw	r24, 0x01	; 1
    62c0:	99 83       	std	Y+1, r25	; 0x01
    62c2:	88 83       	st	Y, r24
    62c4:	60 e0       	ldi	r22, 0x00	; 0
    62c6:	41 e0       	ldi	r20, 0x01	; 1

    date_time->month = 1;
    while(1)
    {
        uint8_t month_days;
        if(date_time->month == 2)
    62c8:	42 30       	cpi	r20, 0x02	; 2
    62ca:	31 f4       	brne	.+12     	; 0x62d8 <clock_interpret+0xce>
        {
            month_days = leap ? 29 : 28;
    62cc:	66 23       	and	r22, r22
    62ce:	11 f4       	brne	.+4      	; 0x62d4 <clock_interpret+0xca>
    62d0:	8c e1       	ldi	r24, 0x1C	; 28
    62d2:	0c c0       	rjmp	.+24     	; 0x62ec <clock_interpret+0xe2>
    62d4:	8d e1       	ldi	r24, 0x1D	; 29
    62d6:	0a c0       	rjmp	.+20     	; 0x62ec <clock_interpret+0xe2>
        }
        else if(date_time->month <= 7)
    62d8:	48 30       	cpi	r20, 0x08	; 8
    62da:	18 f4       	brcc	.+6      	; 0x62e2 <clock_interpret+0xd8>
        {
            if((date_time->month & 1) == 1)
    62dc:	40 fd       	sbrc	r20, 0
    62de:	05 c0       	rjmp	.+10     	; 0x62ea <clock_interpret+0xe0>
    62e0:	02 c0       	rjmp	.+4      	; 0x62e6 <clock_interpret+0xdc>
            else
                month_days = 30;
        }
        else
        {
            if((date_time->month & 1) == 1)
    62e2:	40 ff       	sbrs	r20, 0
    62e4:	02 c0       	rjmp	.+4      	; 0x62ea <clock_interpret+0xe0>
    62e6:	8e e1       	ldi	r24, 0x1E	; 30
    62e8:	01 c0       	rjmp	.+2      	; 0x62ec <clock_interpret+0xe2>
    62ea:	8f e1       	ldi	r24, 0x1F	; 31
                month_days = 30;
            else
                month_days = 31;
        }

        if(days >= month_days)
    62ec:	90 e0       	ldi	r25, 0x00	; 0
    62ee:	54 2f       	mov	r21, r20
    62f0:	5f 5f       	subi	r21, 0xFF	; 255
    62f2:	28 17       	cp	r18, r24
    62f4:	39 07       	cpc	r19, r25
    62f6:	20 f0       	brcs	.+8      	; 0x6300 <clock_interpret+0xf6>
        {
            ++date_time->month;
            days -= month_days;
    62f8:	28 1b       	sub	r18, r24
    62fa:	39 0b       	sbc	r19, r25
    62fc:	45 2f       	mov	r20, r21
    62fe:	e4 cf       	rjmp	.-56     	; 0x62c8 <clock_interpret+0xbe>
        }
        else
        {
            break;
        }
    }
    6300:	4a 83       	std	Y+2, r20	; 0x02

    date_time->day = days + 1;
    6302:	82 2f       	mov	r24, r18
    6304:	8f 5f       	subi	r24, 0xFF	; 255
    6306:	8b 83       	std	Y+3, r24	; 0x03

    date_time->hour = timeval / 3600;
    6308:	c6 01       	movw	r24, r12
    630a:	b5 01       	movw	r22, r10
    630c:	20 e1       	ldi	r18, 0x10	; 16
    630e:	3e e0       	ldi	r19, 0x0E	; 14
    6310:	40 e0       	ldi	r20, 0x00	; 0
    6312:	50 e0       	ldi	r21, 0x00	; 0
    6314:	0e 94 7c 3f 	call	0x7ef8	; 0x7ef8 <__udivmodsi4>
    6318:	2c 83       	std	Y+4, r18	; 0x04
    timeval -= date_time->hour * 3600UL;
    631a:	30 e0       	ldi	r19, 0x00	; 0
    631c:	40 e0       	ldi	r20, 0x00	; 0
    631e:	50 e0       	ldi	r21, 0x00	; 0
    6320:	ca 01       	movw	r24, r20
    6322:	b9 01       	movw	r22, r18
    6324:	20 e1       	ldi	r18, 0x10	; 16
    6326:	3e e0       	ldi	r19, 0x0E	; 14
    6328:	40 e0       	ldi	r20, 0x00	; 0
    632a:	50 e0       	ldi	r21, 0x00	; 0
    632c:	0e 94 3c 3f 	call	0x7e78	; 0x7e78 <__mulsi3>
    6330:	86 01       	movw	r16, r12
    6332:	75 01       	movw	r14, r10
    6334:	e6 1a       	sub	r14, r22
    6336:	f7 0a       	sbc	r15, r23
    6338:	08 0b       	sbc	r16, r24
    633a:	19 0b       	sbc	r17, r25

    date_time->minute = timeval / 60;
    633c:	c8 01       	movw	r24, r16
    633e:	b7 01       	movw	r22, r14
    6340:	2c e3       	ldi	r18, 0x3C	; 60
    6342:	30 e0       	ldi	r19, 0x00	; 0
    6344:	40 e0       	ldi	r20, 0x00	; 0
    6346:	50 e0       	ldi	r21, 0x00	; 0
    6348:	0e 94 7c 3f 	call	0x7ef8	; 0x7ef8 <__udivmodsi4>
    634c:	2d 83       	std	Y+5, r18	; 0x05
    timeval -= date_time->minute * 60;

    date_time->second = timeval;
    634e:	8c e3       	ldi	r24, 0x3C	; 60
    6350:	28 9f       	mul	r18, r24
    6352:	90 01       	movw	r18, r0
    6354:	11 24       	eor	r1, r1
    6356:	44 27       	eor	r20, r20
    6358:	37 fd       	sbrc	r19, 7
    635a:	40 95       	com	r20
    635c:	54 2f       	mov	r21, r20
    635e:	e2 1a       	sub	r14, r18
    6360:	f3 0a       	sbc	r15, r19
    6362:	04 0b       	sbc	r16, r20
    6364:	15 0b       	sbc	r17, r21
    6366:	ee 82       	std	Y+6, r14	; 0x06
}
    6368:	df 91       	pop	r29
    636a:	cf 91       	pop	r28
    636c:	1f 91       	pop	r17
    636e:	0f 91       	pop	r16
    6370:	ff 90       	pop	r15
    6372:	ef 90       	pop	r14
    6374:	df 90       	pop	r13
    6376:	cf 90       	pop	r12
    6378:	bf 90       	pop	r11
    637a:	af 90       	pop	r10
    637c:	9f 90       	pop	r9
    637e:	8f 90       	pop	r8
    6380:	08 95       	ret

00006382 <clock_init>:
/**
 * Initializes the internal clock system.
 */
void clock_init()
{
    int timer = timer_alloc(clock_interval, 0);
    6382:	8e ec       	ldi	r24, 0xCE	; 206
    6384:	91 e3       	ldi	r25, 0x31	; 49
    6386:	60 e0       	ldi	r22, 0x00	; 0
    6388:	70 e0       	ldi	r23, 0x00	; 0
    638a:	0e 94 9b 32 	call	0x6536	; 0x6536 <timer_alloc>
    timer_set(timer, 1000);
    638e:	48 ee       	ldi	r20, 0xE8	; 232
    6390:	53 e0       	ldi	r21, 0x03	; 3
    6392:	60 e0       	ldi	r22, 0x00	; 0
    6394:	70 e0       	ldi	r23, 0x00	; 0
    6396:	0e 94 f9 31 	call	0x63f2	; 0x63f2 <timer_set>
}
    639a:	08 95       	ret

0000639c <clock_interval>:
/**
 * Timeout callback function for incrementing current system time.
 */
void clock_interval(int timer)
{
    ++clock_current;
    639c:	20 91 51 09 	lds	r18, 0x0951
    63a0:	30 91 52 09 	lds	r19, 0x0952
    63a4:	40 91 53 09 	lds	r20, 0x0953
    63a8:	50 91 54 09 	lds	r21, 0x0954
    63ac:	2f 5f       	subi	r18, 0xFF	; 255
    63ae:	3f 4f       	sbci	r19, 0xFF	; 255
    63b0:	4f 4f       	sbci	r20, 0xFF	; 255
    63b2:	5f 4f       	sbci	r21, 0xFF	; 255
    63b4:	20 93 51 09 	sts	0x0951, r18
    63b8:	30 93 52 09 	sts	0x0952, r19
    63bc:	40 93 53 09 	sts	0x0953, r20
    63c0:	50 93 54 09 	sts	0x0954, r21
    timer_set(timer, 1000);
    63c4:	48 ee       	ldi	r20, 0xE8	; 232
    63c6:	53 e0       	ldi	r21, 0x03	; 3
    63c8:	60 e0       	ldi	r22, 0x00	; 0
    63ca:	70 e0       	ldi	r23, 0x00	; 0
    63cc:	0e 94 f9 31 	call	0x63f2	; 0x63f2 <timer_set>
}
    63d0:	08 95       	ret

000063d2 <timer_free>:
 *
 * \param[in] timer The identifier of the timer which to deallocate.
 */
void timer_free(int timer)
{
	if(!timer_valid(timer)) {
    63d2:	85 30       	cpi	r24, 0x05	; 5
    63d4:	91 05       	cpc	r25, r1
    63d6:	60 f4       	brcc	.+24     	; 0x63f0 <timer_free+0x1e>
		return;
	}

	timer_descriptors[timer].callback = 0;
    63d8:	fc 01       	movw	r30, r24
    63da:	23 e0       	ldi	r18, 0x03	; 3
    63dc:	ee 0f       	add	r30, r30
    63de:	ff 1f       	adc	r31, r31
    63e0:	2a 95       	dec	r18
    63e2:	e1 f7       	brne	.-8      	; 0x63dc <timer_free+0xa>
    63e4:	e8 0f       	add	r30, r24
    63e6:	f9 1f       	adc	r31, r25
    63e8:	eb 5a       	subi	r30, 0xAB	; 171
    63ea:	f6 4f       	sbci	r31, 0xF6	; 246
    63ec:	10 86       	std	Z+8, r1	; 0x08
    63ee:	17 82       	std	Z+7, r1	; 0x07
    63f0:	08 95       	ret

000063f2 <timer_set>:
 * \param[in] timer The identifier of the timer which to start.
 * \param[in] millis The number of milliseconds after which the timer will expire.
 * \returns \c true if the timer has successfully been started, \c false on failure.
 */
bool timer_set(int timer, uint32_t millis)
{
    63f2:	cf 93       	push	r28
    63f4:	df 93       	push	r29
	struct timer_descriptor* t;

	if(!timer_valid(timer))
    63f6:	85 30       	cpi	r24, 0x05	; 5
    63f8:	91 05       	cpc	r25, r1
    63fa:	78 f5       	brcc	.+94     	; 0x645a <timer_set+0x68>
		return false;

	t = &timer_descriptors[timer];
    63fc:	ec 01       	movw	r28, r24
    63fe:	e3 e0       	ldi	r30, 0x03	; 3
    6400:	cc 0f       	add	r28, r28
    6402:	dd 1f       	adc	r29, r29
    6404:	ea 95       	dec	r30
    6406:	e1 f7       	brne	.-8      	; 0x6400 <timer_set+0xe>
    6408:	c8 0f       	add	r28, r24
    640a:	d9 1f       	adc	r29, r25
    640c:	cb 5a       	subi	r28, 0xAB	; 171
    640e:	d6 4f       	sbci	r29, 0xF6	; 246
	if(!t->callback) {
    6410:	8f 81       	ldd	r24, Y+7	; 0x07
    6412:	98 85       	ldd	r25, Y+8	; 0x08
    6414:	89 2b       	or	r24, r25
    6416:	09 f1       	breq	.+66     	; 0x645a <timer_set+0x68>
		return false;
	}

	t->next = timer_clock + (millis + TIMER_MS_PER_TICK - 1) / TIMER_MS_PER_TICK;
    6418:	47 5f       	subi	r20, 0xF7	; 247
    641a:	5f 4f       	sbci	r21, 0xFF	; 255
    641c:	6f 4f       	sbci	r22, 0xFF	; 255
    641e:	7f 4f       	sbci	r23, 0xFF	; 255
    6420:	cb 01       	movw	r24, r22
    6422:	ba 01       	movw	r22, r20
    6424:	2a e0       	ldi	r18, 0x0A	; 10
    6426:	30 e0       	ldi	r19, 0x00	; 0
    6428:	40 e0       	ldi	r20, 0x00	; 0
    642a:	50 e0       	ldi	r21, 0x00	; 0
    642c:	0e 94 7c 3f 	call	0x7ef8	; 0x7ef8 <__udivmodsi4>
    6430:	80 91 82 09 	lds	r24, 0x0982
    6434:	90 91 83 09 	lds	r25, 0x0983
    6438:	a0 91 84 09 	lds	r26, 0x0984
    643c:	b0 91 85 09 	lds	r27, 0x0985
    6440:	82 0f       	add	r24, r18
    6442:	93 1f       	adc	r25, r19
    6444:	a4 1f       	adc	r26, r20
    6446:	b5 1f       	adc	r27, r21
    6448:	89 83       	std	Y+1, r24	; 0x01
    644a:	9a 83       	std	Y+2, r25	; 0x02
    644c:	ab 83       	std	Y+3, r26	; 0x03
    644e:	bc 83       	std	Y+4, r27	; 0x04
	t->flags &= ~TIMER_FLAG_STOPPED;
    6450:	88 81       	ld	r24, Y
    6452:	8e 7f       	andi	r24, 0xFE	; 254
    6454:	88 83       	st	Y, r24
    6456:	81 e0       	ldi	r24, 0x01	; 1
    6458:	01 c0       	rjmp	.+2      	; 0x645c <timer_set+0x6a>

	return true;
    645a:	80 e0       	ldi	r24, 0x00	; 0
}
    645c:	df 91       	pop	r29
    645e:	cf 91       	pop	r28
    6460:	08 95       	ret

00006462 <timer_stop>:
 * \param[in] timer The identifier of the timer which to stop.
 * \returns \c true if the timer has been stopped, \c false on failure.
 */
bool timer_stop(int timer)
{
	if(!timer_valid(timer)) {
    6462:	85 30       	cpi	r24, 0x05	; 5
    6464:	91 05       	cpc	r25, r1
    6466:	10 f0       	brcs	.+4      	; 0x646c <timer_stop+0xa>
    6468:	80 e0       	ldi	r24, 0x00	; 0
    646a:	08 95       	ret
		return false;
	}

	timer_descriptors[timer].flags |= TIMER_FLAG_STOPPED;
    646c:	fc 01       	movw	r30, r24
    646e:	a3 e0       	ldi	r26, 0x03	; 3
    6470:	ee 0f       	add	r30, r30
    6472:	ff 1f       	adc	r31, r31
    6474:	aa 95       	dec	r26
    6476:	e1 f7       	brne	.-8      	; 0x6470 <timer_stop+0xe>
    6478:	e8 0f       	add	r30, r24
    647a:	f9 1f       	adc	r31, r25
    647c:	eb 5a       	subi	r30, 0xAB	; 171
    647e:	f6 4f       	sbci	r31, 0xF6	; 246
    6480:	80 81       	ld	r24, Z
    6482:	81 60       	ori	r24, 0x01	; 1
    6484:	80 83       	st	Z, r24
    6486:	81 e0       	ldi	r24, 0x01	; 1
	return true;
}
    6488:	08 95       	ret

0000648a <timer_expired>:
 */
bool timer_expired(int timer)
{
	struct timer_descriptor* t;

	if(!timer_valid(timer))
    648a:	85 30       	cpi	r24, 0x05	; 5
    648c:	91 05       	cpc	r25, r1
    648e:	88 f4       	brcc	.+34     	; 0x64b2 <timer_expired+0x28>
		return false;

	t = &timer_descriptors[timer];
    6490:	fc 01       	movw	r30, r24
    6492:	b3 e0       	ldi	r27, 0x03	; 3
    6494:	ee 0f       	add	r30, r30
    6496:	ff 1f       	adc	r31, r31
    6498:	ba 95       	dec	r27
    649a:	e1 f7       	brne	.-8      	; 0x6494 <timer_expired+0xa>
    649c:	e8 0f       	add	r30, r24
    649e:	f9 1f       	adc	r31, r25
    64a0:	eb 5a       	subi	r30, 0xAB	; 171
    64a2:	f6 4f       	sbci	r31, 0xF6	; 246
	if(!t->callback) {
    64a4:	87 81       	ldd	r24, Z+7	; 0x07
    64a6:	90 85       	ldd	r25, Z+8	; 0x08
    64a8:	89 2b       	or	r24, r25
    64aa:	19 f0       	breq	.+6      	; 0x64b2 <timer_expired+0x28>
		return false;
	}

	return (t->flags & TIMER_FLAG_STOPPED) != 0;
    64ac:	80 81       	ld	r24, Z
    64ae:	81 70       	andi	r24, 0x01	; 1
    64b0:	08 95       	ret
    64b2:	80 e0       	ldi	r24, 0x00	; 0
}
    64b4:	08 95       	ret

000064b6 <timer_get_user>:
 */
uintptr_t timer_get_user(int timer)
{
	struct timer_descriptor* t;

	if(!timer_valid(timer)) {
    64b6:	9c 01       	movw	r18, r24
    64b8:	85 30       	cpi	r24, 0x05	; 5
    64ba:	91 05       	cpc	r25, r1
    64bc:	88 f4       	brcc	.+34     	; 0x64e0 <timer_get_user+0x2a>
		return 0;
	}

	t = &timer_descriptors[timer];
    64be:	fc 01       	movw	r30, r24
    64c0:	83 e0       	ldi	r24, 0x03	; 3
    64c2:	ee 0f       	add	r30, r30
    64c4:	ff 1f       	adc	r31, r31
    64c6:	8a 95       	dec	r24
    64c8:	e1 f7       	brne	.-8      	; 0x64c2 <timer_get_user+0xc>
    64ca:	e2 0f       	add	r30, r18
    64cc:	f3 1f       	adc	r31, r19
    64ce:	eb 5a       	subi	r30, 0xAB	; 171
    64d0:	f6 4f       	sbci	r31, 0xF6	; 246
	if(!t->callback) {
    64d2:	87 81       	ldd	r24, Z+7	; 0x07
    64d4:	90 85       	ldd	r25, Z+8	; 0x08
    64d6:	89 2b       	or	r24, r25
    64d8:	19 f0       	breq	.+6      	; 0x64e0 <timer_get_user+0x2a>
		return 0;
	}

	return t->user;
    64da:	25 81       	ldd	r18, Z+5	; 0x05
    64dc:	36 81       	ldd	r19, Z+6	; 0x06
    64de:	02 c0       	rjmp	.+4      	; 0x64e4 <timer_get_user+0x2e>
    64e0:	20 e0       	ldi	r18, 0x00	; 0
    64e2:	30 e0       	ldi	r19, 0x00	; 0
}
    64e4:	c9 01       	movw	r24, r18
    64e6:	08 95       	ret

000064e8 <timer_set_user>:
 */
bool timer_set_user(int timer, uintptr_t user)
{
	struct timer_descriptor* t;
	
	if(!timer_valid(timer)) {
    64e8:	9c 01       	movw	r18, r24
    64ea:	85 30       	cpi	r24, 0x05	; 5
    64ec:	91 05       	cpc	r25, r1
    64ee:	90 f4       	brcc	.+36     	; 0x6514 <timer_set_user+0x2c>
		return false;
	}

	t = &timer_descriptors[timer];
    64f0:	fc 01       	movw	r30, r24
    64f2:	93 e0       	ldi	r25, 0x03	; 3
    64f4:	ee 0f       	add	r30, r30
    64f6:	ff 1f       	adc	r31, r31
    64f8:	9a 95       	dec	r25
    64fa:	e1 f7       	brne	.-8      	; 0x64f4 <timer_set_user+0xc>
    64fc:	e2 0f       	add	r30, r18
    64fe:	f3 1f       	adc	r31, r19
    6500:	eb 5a       	subi	r30, 0xAB	; 171
    6502:	f6 4f       	sbci	r31, 0xF6	; 246
	if(!t->callback) {
    6504:	87 81       	ldd	r24, Z+7	; 0x07
    6506:	90 85       	ldd	r25, Z+8	; 0x08
    6508:	89 2b       	or	r24, r25
    650a:	21 f0       	breq	.+8      	; 0x6514 <timer_set_user+0x2c>
		return false;
	}

	t->user = user;
    650c:	76 83       	std	Z+6, r23	; 0x06
    650e:	65 83       	std	Z+5, r22	; 0x05
    6510:	81 e0       	ldi	r24, 0x01	; 1
    6512:	08 95       	ret
	return true;
    6514:	80 e0       	ldi	r24, 0x00	; 0
}
    6516:	08 95       	ret

00006518 <timer_number>:
 */
int timer_number(const struct timer_descriptor* timer)
{
	int t;

	if(!timer) {
    6518:	00 97       	sbiw	r24, 0x00	; 0
    651a:	49 f0       	breq	.+18     	; 0x652e <timer_number+0x16>
		return -1;
	}

	t  = ((int) timer - (int) &timer_descriptors[0]) / sizeof(*timer);
    651c:	85 55       	subi	r24, 0x55	; 85
    651e:	99 40       	sbci	r25, 0x09	; 9
    6520:	69 e0       	ldi	r22, 0x09	; 9
    6522:	70 e0       	ldi	r23, 0x00	; 0
    6524:	0e 94 68 3f 	call	0x7ed0	; 0x7ed0 <__udivmodhi4>

	if(!timer_valid(t)) {
    6528:	65 30       	cpi	r22, 0x05	; 5
    652a:	71 05       	cpc	r23, r1
    652c:	10 f0       	brcs	.+4      	; 0x6532 <timer_number+0x1a>
		return -1;
	}

	return t;
    652e:	6f ef       	ldi	r22, 0xFF	; 255
    6530:	7f ef       	ldi	r23, 0xFF	; 255
}
    6532:	cb 01       	movw	r24, r22
    6534:	08 95       	ret

00006536 <timer_alloc>:
 * \param[in] callback The function to execute whenever the timer expires.
 * \param[in] user The user-defined value.
 * \returns A non-negative timer identifier on success, \c -1 on failure.
 */
int timer_alloc(timer_callback callback, uintptr_t user)
{
    6536:	9c 01       	movw	r18, r24
	struct timer_descriptor* timer;

	if(!callback) {
    6538:	00 97       	sbiw	r24, 0x00	; 0
    653a:	b9 f0       	breq	.+46     	; 0x656a <timer_alloc+0x34>
    653c:	e5 e5       	ldi	r30, 0x55	; 85
    653e:	f9 e0       	ldi	r31, 0x09	; 9
    6540:	10 c0       	rjmp	.+32     	; 0x6562 <timer_alloc+0x2c>
		return -1;
	}

	FOREACH_TIMER(timer) {
		if(timer->callback) {
    6542:	87 81       	ldd	r24, Z+7	; 0x07
    6544:	90 85       	ldd	r25, Z+8	; 0x08
    6546:	89 2b       	or	r24, r25
    6548:	59 f4       	brne	.+22     	; 0x6560 <timer_alloc+0x2a>
			continue;
		}

		timer->callback = callback;
    654a:	30 87       	std	Z+8, r19	; 0x08
    654c:	27 83       	std	Z+7, r18	; 0x07
		timer->user = user;
    654e:	76 83       	std	Z+6, r23	; 0x06
    6550:	65 83       	std	Z+5, r22	; 0x05
		timer->flags = TIMER_FLAG_STOPPED;
    6552:	81 e0       	ldi	r24, 0x01	; 1
    6554:	80 83       	st	Z, r24

		return timer_number(timer);
    6556:	cf 01       	movw	r24, r30
    6558:	0e 94 8c 32 	call	0x6518	; 0x6518 <timer_number>
    655c:	9c 01       	movw	r18, r24
    655e:	07 c0       	rjmp	.+14     	; 0x656e <timer_alloc+0x38>

	if(!callback) {
		return -1;
	}

	FOREACH_TIMER(timer) {
    6560:	39 96       	adiw	r30, 0x09	; 9
    6562:	89 e0       	ldi	r24, 0x09	; 9
    6564:	e2 38       	cpi	r30, 0x82	; 130
    6566:	f8 07       	cpc	r31, r24
    6568:	61 f7       	brne	.-40     	; 0x6542 <timer_alloc+0xc>
    656a:	2f ef       	ldi	r18, 0xFF	; 255
    656c:	3f ef       	ldi	r19, 0xFF	; 255

		return timer_number(timer);
	}

	return -1;
}
    656e:	c9 01       	movw	r24, r18
    6570:	08 95       	ret

00006572 <timer_interval>:
 * intervals.
 *
 * The length of the time slice is configured with #TIMER_MS_PER_TICK.
 */
void timer_interval()
{
    6572:	0f 93       	push	r16
    6574:	1f 93       	push	r17
    6576:	cf 93       	push	r28
    6578:	df 93       	push	r29
	struct timer_descriptor* timer;

	++timer_clock;
    657a:	80 91 82 09 	lds	r24, 0x0982
    657e:	90 91 83 09 	lds	r25, 0x0983
    6582:	a0 91 84 09 	lds	r26, 0x0984
    6586:	b0 91 85 09 	lds	r27, 0x0985
    658a:	01 96       	adiw	r24, 0x01	; 1
    658c:	a1 1d       	adc	r26, r1
    658e:	b1 1d       	adc	r27, r1
    6590:	80 93 82 09 	sts	0x0982, r24
    6594:	90 93 83 09 	sts	0x0983, r25
    6598:	a0 93 84 09 	sts	0x0984, r26
    659c:	b0 93 85 09 	sts	0x0985, r27
    65a0:	c5 e5       	ldi	r28, 0x55	; 85
    65a2:	d9 e0       	ldi	r29, 0x09	; 9
    65a4:	21 c0       	rjmp	.+66     	; 0x65e8 <timer_interval+0x76>

	FOREACH_TIMER(timer) {
		if( !timer->callback || (TIMER_FLAG_STOPPED & timer->flags) ) {
    65a6:	0f 81       	ldd	r16, Y+7	; 0x07
    65a8:	18 85       	ldd	r17, Y+8	; 0x08
    65aa:	01 15       	cp	r16, r1
    65ac:	11 05       	cpc	r17, r1
    65ae:	d9 f0       	breq	.+54     	; 0x65e6 <timer_interval+0x74>
    65b0:	68 81       	ld	r22, Y
    65b2:	60 fd       	sbrc	r22, 0
    65b4:	18 c0       	rjmp	.+48     	; 0x65e6 <timer_interval+0x74>
			continue;
		}

		if( timer->next == timer_clock ) {
    65b6:	29 81       	ldd	r18, Y+1	; 0x01
    65b8:	3a 81       	ldd	r19, Y+2	; 0x02
    65ba:	4b 81       	ldd	r20, Y+3	; 0x03
    65bc:	5c 81       	ldd	r21, Y+4	; 0x04
    65be:	80 91 82 09 	lds	r24, 0x0982
    65c2:	90 91 83 09 	lds	r25, 0x0983
    65c6:	a0 91 84 09 	lds	r26, 0x0984
    65ca:	b0 91 85 09 	lds	r27, 0x0985
    65ce:	28 17       	cp	r18, r24
    65d0:	39 07       	cpc	r19, r25
    65d2:	4a 07       	cpc	r20, r26
    65d4:	5b 07       	cpc	r21, r27
    65d6:	39 f4       	brne	.+14     	; 0x65e6 <timer_interval+0x74>
			timer->flags |= TIMER_FLAG_STOPPED;
    65d8:	61 60       	ori	r22, 0x01	; 1
    65da:	68 83       	st	Y, r22
			timer->callback(timer_number(timer));
    65dc:	ce 01       	movw	r24, r28
    65de:	0e 94 8c 32 	call	0x6518	; 0x6518 <timer_number>
    65e2:	f8 01       	movw	r30, r16
    65e4:	09 95       	icall
{
	struct timer_descriptor* timer;

	++timer_clock;

	FOREACH_TIMER(timer) {
    65e6:	29 96       	adiw	r28, 0x09	; 9
    65e8:	89 e0       	ldi	r24, 0x09	; 9
    65ea:	c2 38       	cpi	r28, 0x82	; 130
    65ec:	d8 07       	cpc	r29, r24
    65ee:	d9 f6       	brne	.-74     	; 0x65a6 <timer_interval+0x34>
		if( timer->next == timer_clock ) {
			timer->flags |= TIMER_FLAG_STOPPED;
			timer->callback(timer_number(timer));
		}
	}
}
    65f0:	df 91       	pop	r29
    65f2:	cf 91       	pop	r28
    65f4:	1f 91       	pop	r17
    65f6:	0f 91       	pop	r16
    65f8:	08 95       	ret

000065fa <enc424j600WriteMemoryWindow>:
/********************************************************************
 * READERS AND WRITERS
 * ******************************************************************/

void enc424j600WriteMemoryWindow(uint8_t window, uint8_t *data, uint16_t length)
{
    65fa:	fb 01       	movw	r30, r22
	uint8_t op = RBMUDA;

	if (window & GP_WINDOW)
    65fc:	28 2f       	mov	r18, r24
    65fe:	81 fd       	sbrc	r24, 1
    6600:	02 c0       	rjmp	.+4      	; 0x6606 <enc424j600WriteMemoryWindow+0xc>
    6602:	90 e3       	ldi	r25, 0x30	; 48
    6604:	01 c0       	rjmp	.+2      	; 0x6608 <enc424j600WriteMemoryWindow+0xe>
    6606:	9a e2       	ldi	r25, 0x2A	; 42
		op = WBMGP;
	if (window & RX_WINDOW)
    6608:	22 fd       	sbrc	r18, 2
    660a:	9e e2       	ldi	r25, 0x2E	; 46
	unselect_net_chip();
}

static void enc424j600WriteN(uint8_t op, uint8_t* data, uint16_t dataLen)
{
	select_net_chip();
    660c:	c0 98       	cbi	0x18, 0	; 24

	// issue read command
	SPDR = op;
    660e:	9f b9       	out	0x0f, r25	; 15
	// wail until all is sent
	while(!(SPSR & (1 << SPIF)));
    6610:	77 9b       	sbis	0x0e, 7	; 14
    6612:	fe cf       	rjmp	.-4      	; 0x6610 <enc424j600WriteMemoryWindow+0x16>
    6614:	07 c0       	rjmp	.+14     	; 0x6624 <enc424j600WriteMemoryWindow+0x2a>
	
	while(dataLen--) {
		// start sending data to SPI
		SPDR = *data++;
    6616:	80 81       	ld	r24, Z
    6618:	8f b9       	out	0x0f, r24	; 15
		// wail until all is sent
		while (!(SPSR & (1 << SPIF)));
    661a:	77 9b       	sbis	0x0e, 7	; 14
    661c:	fe cf       	rjmp	.-4      	; 0x661a <enc424j600WriteMemoryWindow+0x20>
	// wail until all is sent
	while(!(SPSR & (1 << SPIF)));
	
	while(dataLen--) {
		// start sending data to SPI
		SPDR = *data++;
    661e:	31 96       	adiw	r30, 0x01	; 1
    6620:	41 50       	subi	r20, 0x01	; 1
    6622:	50 40       	sbci	r21, 0x00	; 0
	// issue read command
	SPDR = op;
	// wail until all is sent
	while(!(SPSR & (1 << SPIF)));
	
	while(dataLen--) {
    6624:	41 15       	cp	r20, r1
    6626:	51 05       	cpc	r21, r1
    6628:	b1 f7       	brne	.-20     	; 0x6616 <enc424j600WriteMemoryWindow+0x1c>
		SPDR = *data++;
		// wail until all is sent
		while (!(SPSR & (1 << SPIF)));
	}
	
	unselect_net_chip();
    662a:	c0 9a       	sbi	0x18, 0	; 24
		op = WBMGP;
	if (window & RX_WINDOW)
		op = WBMRX;

	enc424j600WriteN(op, data, length);
}
    662c:	08 95       	ret

0000662e <enc424j600ReadMemoryWindow>:

void enc424j600ReadMemoryWindow(uint8_t window, uint8_t *data, uint16_t length)
{
    662e:	fb 01       	movw	r30, r22
	if (length == 0u)
    6630:	41 15       	cp	r20, r1
    6632:	51 05       	cpc	r21, r1
    6634:	a1 f0       	breq	.+40     	; 0x665e <enc424j600ReadMemoryWindow+0x30>
		return;

	uint8_t op = RBMUDA;

	if (window & GP_WINDOW)
    6636:	81 fd       	sbrc	r24, 1
    6638:	02 c0       	rjmp	.+4      	; 0x663e <enc424j600ReadMemoryWindow+0x10>
    663a:	90 e3       	ldi	r25, 0x30	; 48
    663c:	01 c0       	rjmp	.+2      	; 0x6640 <enc424j600ReadMemoryWindow+0x12>
    663e:	98 e2       	ldi	r25, 0x28	; 40
		op = RBMGP;
	if (window & RX_WINDOW)
    6640:	82 fd       	sbrc	r24, 2
    6642:	9c e2       	ldi	r25, 0x2C	; 44
	while (enc424j600ReadReg(MISTAT) & MISTAT_BUSY);
}

static void enc424j600ReadN(uint8_t op, uint8_t* data, uint16_t dataLen)
{
	select_net_chip();
    6644:	c0 98       	cbi	0x18, 0	; 24

	// issue read command
	SPDR = op;
    6646:	9f b9       	out	0x0f, r25	; 15
	// wail until all is sent
	while (!(SPSR & (1 << SPIF)));
    6648:	77 9b       	sbis	0x0e, 7	; 14
    664a:	fe cf       	rjmp	.-4      	; 0x6648 <enc424j600ReadMemoryWindow+0x1a>

	while (dataLen--) {
		// wait for answer
		SPDR = 0x00;
    664c:	1f b8       	out	0x0f, r1	; 15
		while(!(SPSR & (1 << SPIF)));
    664e:	77 9b       	sbis	0x0e, 7	; 14
    6650:	fe cf       	rjmp	.-4      	; 0x664e <enc424j600ReadMemoryWindow+0x20>
		*data++ = SPDR;
    6652:	8f b1       	in	r24, 0x0f	; 15
    6654:	81 93       	st	Z+, r24
    6656:	41 50       	subi	r20, 0x01	; 1
    6658:	50 40       	sbci	r21, 0x00	; 0
	// issue read command
	SPDR = op;
	// wail until all is sent
	while (!(SPSR & (1 << SPIF)));

	while (dataLen--) {
    665a:	c1 f7       	brne	.-16     	; 0x664c <enc424j600ReadMemoryWindow+0x1e>
		SPDR = 0x00;
		while(!(SPSR & (1 << SPIF)));
		*data++ = SPDR;
	}

	unselect_net_chip();
    665c:	c0 9a       	sbi	0x18, 0	; 24
    665e:	08 95       	ret

00006660 <enc424j600ExecuteOp0>:
 */
static void enc424j600ExecuteOp0(uint8_t op)
{
	uint8_t dummy;

	select_net_chip();
    6660:	c0 98       	cbi	0x18, 0	; 24

	// issue read command
	SPDR = op;
    6662:	8f b9       	out	0x0f, r24	; 15
	// wail until all is sent
	while (!(SPSR & (1 << SPIF)));
    6664:	77 9b       	sbis	0x0e, 7	; 14
    6666:	fe cf       	rjmp	.-4      	; 0x6664 <enc424j600ExecuteOp0+0x4>
	// read answer
	dummy = SPDR;
    6668:	8f b1       	in	r24, 0x0f	; 15

	unselect_net_chip();
    666a:	c0 9a       	sbi	0x18, 0	; 24
}
    666c:	08 95       	ret

0000666e <enc424j600ExecuteOp8>:
 */
uint8_t enc424j600ExecuteOp8(uint8_t op, uint8_t data)
{
	uint8_t returnValue;

	select_net_chip();
    666e:	c0 98       	cbi	0x18, 0	; 24

	// issue write command
	SPDR = op;
    6670:	8f b9       	out	0x0f, r24	; 15
	// wail until all is sent
	while (!(SPSR & (1 << SPIF)));
    6672:	77 9b       	sbis	0x0e, 7	; 14
    6674:	fe cf       	rjmp	.-4      	; 0x6672 <enc424j600ExecuteOp8+0x4>
	// start sending data to SPI
	SPDR = data;
    6676:	6f b9       	out	0x0f, r22	; 15
	// wain until all is sent
	while (!(SPSR & (1 << SPIF)));
    6678:	77 9b       	sbis	0x0e, 7	; 14
    667a:	fe cf       	rjmp	.-4      	; 0x6678 <enc424j600ExecuteOp8+0xa>
	// read answer
	returnValue = SPDR;
    667c:	8f b1       	in	r24, 0x0f	; 15

	unselect_net_chip();
    667e:	c0 9a       	sbi	0x18, 0	; 24

	return returnValue;
}
    6680:	08 95       	ret

00006682 <enc424j600ExecuteOp16>:
 * Write data to SPI with operation
 * @variable <uint8_t> op - SPI operation
 * @variable <uint16_t> data - data
 */
uint16_t enc424j600ExecuteOp16(uint8_t op, uint16_t data)
{
    6682:	df 93       	push	r29
    6684:	cf 93       	push	r28
    6686:	00 d0       	rcall	.+0      	; 0x6688 <enc424j600ExecuteOp16+0x6>
    6688:	00 d0       	rcall	.+0      	; 0x668a <enc424j600ExecuteOp16+0x8>
    668a:	cd b7       	in	r28, 0x3d	; 61
    668c:	de b7       	in	r29, 0x3e	; 62
    668e:	7c 83       	std	Y+4, r23	; 0x04
    6690:	6b 83       	std	Y+3, r22	; 0x03
	uint16_t x, returnValue;

	select_net_chip();
    6692:	c0 98       	cbi	0x18, 0	; 24

	// issue write command
	SPDR = op;
    6694:	8f b9       	out	0x0f, r24	; 15
	// wail until all is sent
	while (!(SPSR & (1 << SPIF)));
    6696:	77 9b       	sbis	0x0e, 7	; 14
    6698:	fe cf       	rjmp	.-4      	; 0x6696 <enc424j600ExecuteOp16+0x14>
    669a:	fe 01       	movw	r30, r28
    669c:	33 96       	adiw	r30, 0x03	; 3
    669e:	de 01       	movw	r26, r28
    66a0:	11 96       	adiw	r26, 0x01	; 1
	// in this cycle, data are sent
	for
	(x = 0; x < 2; x++) {
    66a2:	9e 01       	movw	r18, r28
    66a4:	2b 5f       	subi	r18, 0xFB	; 251
    66a6:	3f 4f       	sbci	r19, 0xFF	; 255
		// start sending data to SPI
		SPDR = ((uint8_t*) & data)[x];
    66a8:	80 81       	ld	r24, Z
    66aa:	8f b9       	out	0x0f, r24	; 15
		// wain until all is sent
		while (!(SPSR & (1 << SPIF)));
    66ac:	77 9b       	sbis	0x0e, 7	; 14
    66ae:	fe cf       	rjmp	.-4      	; 0x66ac <enc424j600ExecuteOp16+0x2a>
		// read answer
		((uint8_t*) & returnValue)[x] = SPDR;
    66b0:	8f b1       	in	r24, 0x0f	; 15
    66b2:	8d 93       	st	X+, r24
    66b4:	31 96       	adiw	r30, 0x01	; 1
	SPDR = op;
	// wail until all is sent
	while (!(SPSR & (1 << SPIF)));
	// in this cycle, data are sent
	for
	(x = 0; x < 2; x++) {
    66b6:	e2 17       	cp	r30, r18
    66b8:	f3 07       	cpc	r31, r19
    66ba:	b1 f7       	brne	.-20     	; 0x66a8 <enc424j600ExecuteOp16+0x26>
		while (!(SPSR & (1 << SPIF)));
		// read answer
		((uint8_t*) & returnValue)[x] = SPDR;
	}

	unselect_net_chip();
    66bc:	c0 9a       	sbi	0x18, 0	; 24

	return returnValue;
}
    66be:	89 81       	ldd	r24, Y+1	; 0x01
    66c0:	9a 81       	ldd	r25, Y+2	; 0x02
    66c2:	0f 90       	pop	r0
    66c4:	0f 90       	pop	r0
    66c6:	0f 90       	pop	r0
    66c8:	0f 90       	pop	r0
    66ca:	cf 91       	pop	r28
    66cc:	df 91       	pop	r29
    66ce:	08 95       	ret

000066d0 <enc424j600BFSReg>:
	
	unselect_net_chip();
}

static void enc424j600BFSReg(uint16_t address, uint16_t bitMask)
{
    66d0:	0f 93       	push	r16
    66d2:	1f 93       	push	r17
    66d4:	cf 93       	push	r28
    66d6:	df 93       	push	r29
    66d8:	08 2f       	mov	r16, r24
    66da:	eb 01       	movw	r28, r22
	uint8_t bank;

	// See if we need to change register banks
	bank = ((int8_t) address) & 0xE0;
    66dc:	18 2f       	mov	r17, r24
    66de:	10 7e       	andi	r17, 0xE0	; 224
	if (bank != currentBank) {
    66e0:	80 91 86 09 	lds	r24, 0x0986
    66e4:	18 17       	cp	r17, r24
    66e6:	99 f0       	breq	.+38     	; 0x670e <enc424j600BFSReg+0x3e>
		if (bank == (0x0u << 5))
    66e8:	11 23       	and	r17, r17
    66ea:	11 f4       	brne	.+4      	; 0x66f0 <enc424j600BFSReg+0x20>
			enc424j600ExecuteOp0(B0SEL);
    66ec:	80 ec       	ldi	r24, 0xC0	; 192
    66ee:	0b c0       	rjmp	.+22     	; 0x6706 <enc424j600BFSReg+0x36>
		else if (bank == (0x1u << 5))
    66f0:	10 32       	cpi	r17, 0x20	; 32
    66f2:	11 f4       	brne	.+4      	; 0x66f8 <enc424j600BFSReg+0x28>
			enc424j600ExecuteOp0(B1SEL);
    66f4:	82 ec       	ldi	r24, 0xC2	; 194
    66f6:	07 c0       	rjmp	.+14     	; 0x6706 <enc424j600BFSReg+0x36>
		else if (bank == (0x2u << 5))
    66f8:	10 34       	cpi	r17, 0x40	; 64
    66fa:	11 f4       	brne	.+4      	; 0x6700 <enc424j600BFSReg+0x30>
			enc424j600ExecuteOp0(B2SEL);
    66fc:	84 ec       	ldi	r24, 0xC4	; 196
    66fe:	03 c0       	rjmp	.+6      	; 0x6706 <enc424j600BFSReg+0x36>
		else if (bank == (0x3u << 5))
    6700:	10 36       	cpi	r17, 0x60	; 96
    6702:	19 f4       	brne	.+6      	; 0x670a <enc424j600BFSReg+0x3a>
			enc424j600ExecuteOp0(B3SEL);
    6704:	86 ec       	ldi	r24, 0xC6	; 198
    6706:	0e 94 30 33 	call	0x6660	; 0x6660 <enc424j600ExecuteOp0>

		currentBank = bank;
    670a:	10 93 86 09 	sts	0x0986, r17
	}

	enc424j600ExecuteOp16(BFS | (address & 0x1F), bitMask);
    670e:	0f 71       	andi	r16, 0x1F	; 31
    6710:	80 2f       	mov	r24, r16
    6712:	80 68       	ori	r24, 0x80	; 128
    6714:	be 01       	movw	r22, r28
    6716:	0e 94 41 33 	call	0x6682	; 0x6682 <enc424j600ExecuteOp16>
}
    671a:	df 91       	pop	r29
    671c:	cf 91       	pop	r28
    671e:	1f 91       	pop	r17
    6720:	0f 91       	pop	r16
    6722:	08 95       	ret

00006724 <enc424j600ExecuteOp32>:
 * Write data to SPI with operation
 * @variable <uint8_t> op - SPI operation
 * @variable <uint32_t> data - data
 */
uint32_t enc424j600ExecuteOp32(uint8_t op, uint32_t data)
{
    6724:	df 93       	push	r29
    6726:	cf 93       	push	r28
    6728:	00 d0       	rcall	.+0      	; 0x672a <enc424j600ExecuteOp32+0x6>
    672a:	00 d0       	rcall	.+0      	; 0x672c <enc424j600ExecuteOp32+0x8>
    672c:	00 d0       	rcall	.+0      	; 0x672e <enc424j600ExecuteOp32+0xa>
    672e:	cd b7       	in	r28, 0x3d	; 61
    6730:	de b7       	in	r29, 0x3e	; 62
    6732:	4b 83       	std	Y+3, r20	; 0x03
    6734:	5c 83       	std	Y+4, r21	; 0x04
    6736:	6d 83       	std	Y+5, r22	; 0x05
    6738:	7e 83       	std	Y+6, r23	; 0x06
	uint16_t returnValue;

	select_net_chip();
    673a:	c0 98       	cbi	0x18, 0	; 24

	// issue write command
	SPDR = op;
    673c:	8f b9       	out	0x0f, r24	; 15
	// wail until all is sent
	while (!(SPSR & (1 << SPIF)));
    673e:	77 9b       	sbis	0x0e, 7	; 14
    6740:	fe cf       	rjmp	.-4      	; 0x673e <enc424j600ExecuteOp32+0x1a>
    6742:	fe 01       	movw	r30, r28
    6744:	33 96       	adiw	r30, 0x03	; 3
    6746:	de 01       	movw	r26, r28
    6748:	11 96       	adiw	r26, 0x01	; 1
	// in this cycle, data are sent
	for (int x = 0; x < 3; x++) {
    674a:	9e 01       	movw	r18, r28
    674c:	2a 5f       	subi	r18, 0xFA	; 250
    674e:	3f 4f       	sbci	r19, 0xFF	; 255
		// start sending data to SPI
		SPDR = ((uint8_t*) & data)[x];
    6750:	80 81       	ld	r24, Z
    6752:	8f b9       	out	0x0f, r24	; 15
		// wain until all is sent
		while (!(SPSR & (1 << SPIF)));
    6754:	77 9b       	sbis	0x0e, 7	; 14
    6756:	fe cf       	rjmp	.-4      	; 0x6754 <enc424j600ExecuteOp32+0x30>
		// read answer
		((uint8_t*) & returnValue)[x] = SPDR;
    6758:	8f b1       	in	r24, 0x0f	; 15
    675a:	8d 93       	st	X+, r24
    675c:	31 96       	adiw	r30, 0x01	; 1
	// issue write command
	SPDR = op;
	// wail until all is sent
	while (!(SPSR & (1 << SPIF)));
	// in this cycle, data are sent
	for (int x = 0; x < 3; x++) {
    675e:	e2 17       	cp	r30, r18
    6760:	f3 07       	cpc	r31, r19
    6762:	b1 f7       	brne	.-20     	; 0x6750 <enc424j600ExecuteOp32+0x2c>
		while (!(SPSR & (1 << SPIF)));
		// read answer
		((uint8_t*) & returnValue)[x] = SPDR;
	}

	unselect_net_chip();
    6764:	c0 9a       	sbi	0x18, 0	; 24
    6766:	89 81       	ldd	r24, Y+1	; 0x01
    6768:	9a 81       	ldd	r25, Y+2	; 0x02

	return returnValue;
}
    676a:	bc 01       	movw	r22, r24
    676c:	80 e0       	ldi	r24, 0x00	; 0
    676e:	90 e0       	ldi	r25, 0x00	; 0
    6770:	26 96       	adiw	r28, 0x06	; 6
    6772:	0f b6       	in	r0, 0x3f	; 63
    6774:	f8 94       	cli
    6776:	de bf       	out	0x3e, r29	; 62
    6778:	0f be       	out	0x3f, r0	; 63
    677a:	cd bf       	out	0x3d, r28	; 61
    677c:	cf 91       	pop	r28
    677e:	df 91       	pop	r29
    6780:	08 95       	ret

00006782 <enc424j600WriteReg>:
 * Writes to register
 * @variable <uint16_t> address - register address
 * @variable <uint16_t> data - data to register
 */
static void enc424j600WriteReg(uint16_t address, uint16_t data)
{
    6782:	0f 93       	push	r16
    6784:	1f 93       	push	r17
    6786:	df 93       	push	r29
    6788:	cf 93       	push	r28
    678a:	00 d0       	rcall	.+0      	; 0x678c <enc424j600WriteReg+0xa>
    678c:	00 d0       	rcall	.+0      	; 0x678e <enc424j600WriteReg+0xc>
    678e:	00 d0       	rcall	.+0      	; 0x6790 <enc424j600WriteReg+0xe>
    6790:	cd b7       	in	r28, 0x3d	; 61
    6792:	de b7       	in	r29, 0x3e	; 62
    6794:	08 2f       	mov	r16, r24
    6796:	7e 83       	std	Y+6, r23	; 0x06
    6798:	6d 83       	std	Y+5, r22	; 0x05
	uint8_t bank;

	// See if we need to change register banks
	bank = ((uint8_t) address) & 0xE0;
    679a:	18 2f       	mov	r17, r24
    679c:	10 7e       	andi	r17, 0xE0	; 224
	if (bank <= (0x3u << 5)) {
    679e:	11 36       	cpi	r17, 0x61	; 97
    67a0:	f8 f4       	brcc	.+62     	; 0x67e0 <enc424j600WriteReg+0x5e>
		if (bank != currentBank) {
    67a2:	80 91 86 09 	lds	r24, 0x0986
    67a6:	18 17       	cp	r17, r24
    67a8:	99 f0       	breq	.+38     	; 0x67d0 <enc424j600WriteReg+0x4e>
			if (bank == (0x0u << 5))
    67aa:	11 23       	and	r17, r17
    67ac:	11 f4       	brne	.+4      	; 0x67b2 <enc424j600WriteReg+0x30>
				enc424j600ExecuteOp0(B0SEL);
    67ae:	80 ec       	ldi	r24, 0xC0	; 192
    67b0:	0b c0       	rjmp	.+22     	; 0x67c8 <enc424j600WriteReg+0x46>
			else if (bank == (0x1u << 5))
    67b2:	10 32       	cpi	r17, 0x20	; 32
    67b4:	11 f4       	brne	.+4      	; 0x67ba <enc424j600WriteReg+0x38>
				enc424j600ExecuteOp0(B1SEL);
    67b6:	82 ec       	ldi	r24, 0xC2	; 194
    67b8:	07 c0       	rjmp	.+14     	; 0x67c8 <enc424j600WriteReg+0x46>
			else if (bank == (0x2u << 5))
    67ba:	10 34       	cpi	r17, 0x40	; 64
    67bc:	11 f4       	brne	.+4      	; 0x67c2 <enc424j600WriteReg+0x40>
				enc424j600ExecuteOp0(B2SEL);
    67be:	84 ec       	ldi	r24, 0xC4	; 196
    67c0:	03 c0       	rjmp	.+6      	; 0x67c8 <enc424j600WriteReg+0x46>
			else if (bank == (0x3u << 5))
    67c2:	10 36       	cpi	r17, 0x60	; 96
    67c4:	19 f4       	brne	.+6      	; 0x67cc <enc424j600WriteReg+0x4a>
				enc424j600ExecuteOp0(B3SEL);
    67c6:	86 ec       	ldi	r24, 0xC6	; 198
    67c8:	0e 94 30 33 	call	0x6660	; 0x6660 <enc424j600ExecuteOp0>

			currentBank = bank;
    67cc:	10 93 86 09 	sts	0x0986, r17
		}
		enc424j600ExecuteOp16(WCR | (address & 0x1F), data);
    67d0:	0f 71       	andi	r16, 0x1F	; 31
    67d2:	6d 81       	ldd	r22, Y+5	; 0x05
    67d4:	7e 81       	ldd	r23, Y+6	; 0x06
    67d6:	80 2f       	mov	r24, r16
    67d8:	80 64       	ori	r24, 0x40	; 64
    67da:	0e 94 41 33 	call	0x6682	; 0x6682 <enc424j600ExecuteOp16>
    67de:	0e c0       	rjmp	.+28     	; 0x67fc <enc424j600WriteReg+0x7a>
	} else {
		uint32_t data32;
		((uint8_t*) & data32)[0] = (uint8_t) address;
    67e0:	fe 01       	movw	r30, r28
    67e2:	31 96       	adiw	r30, 0x01	; 1
    67e4:	89 83       	std	Y+1, r24	; 0x01
		((uint8_t*) & data32)[1] = ((uint8_t*) & data)[0];
    67e6:	8d 81       	ldd	r24, Y+5	; 0x05
    67e8:	81 83       	std	Z+1, r24	; 0x01
		((uint8_t*) & data32)[2] = ((uint8_t*) & data)[1];
    67ea:	8e 81       	ldd	r24, Y+6	; 0x06
    67ec:	82 83       	std	Z+2, r24	; 0x02
		enc424j600ExecuteOp32(WCRU, data32);
    67ee:	49 81       	ldd	r20, Y+1	; 0x01
    67f0:	5a 81       	ldd	r21, Y+2	; 0x02
    67f2:	6b 81       	ldd	r22, Y+3	; 0x03
    67f4:	7c 81       	ldd	r23, Y+4	; 0x04
    67f6:	82 e2       	ldi	r24, 0x22	; 34
    67f8:	0e 94 92 33 	call	0x6724	; 0x6724 <enc424j600ExecuteOp32>
	}

}
    67fc:	26 96       	adiw	r28, 0x06	; 6
    67fe:	0f b6       	in	r0, 0x3f	; 63
    6800:	f8 94       	cli
    6802:	de bf       	out	0x3e, r29	; 62
    6804:	0f be       	out	0x3f, r0	; 63
    6806:	cd bf       	out	0x3d, r28	; 61
    6808:	cf 91       	pop	r28
    680a:	df 91       	pop	r29
    680c:	1f 91       	pop	r17
    680e:	0f 91       	pop	r16
    6810:	08 95       	ret

00006812 <enc424j600ReadReg>:
 * Reads from address
 * @variable <uint16_t> address - register address
 * @return <uint16_t> data - data in register
 */
static uint16_t enc424j600ReadReg(uint16_t address)
{
    6812:	ef 92       	push	r14
    6814:	ff 92       	push	r15
    6816:	1f 93       	push	r17
    6818:	df 93       	push	r29
    681a:	cf 93       	push	r28
    681c:	00 d0       	rcall	.+0      	; 0x681e <enc424j600ReadReg+0xc>
    681e:	00 d0       	rcall	.+0      	; 0x6820 <enc424j600ReadReg+0xe>
    6820:	00 d0       	rcall	.+0      	; 0x6822 <enc424j600ReadReg+0x10>
    6822:	cd b7       	in	r28, 0x3d	; 61
    6824:	de b7       	in	r29, 0x3e	; 62
    6826:	7c 01       	movw	r14, r24
	uint16_t returnValue;
	uint8_t bank;

	// See if we need to change register banks
	bank = ((uint8_t) address) & 0xE0;
    6828:	18 2f       	mov	r17, r24
    682a:	10 7e       	andi	r17, 0xE0	; 224
	if (bank <= (0x3u << 5)) {
    682c:	11 36       	cpi	r17, 0x61	; 97
    682e:	00 f5       	brcc	.+64     	; 0x6870 <enc424j600ReadReg+0x5e>
		if (bank != currentBank) {
    6830:	80 91 86 09 	lds	r24, 0x0986
    6834:	18 17       	cp	r17, r24
    6836:	99 f0       	breq	.+38     	; 0x685e <enc424j600ReadReg+0x4c>
			if (bank == (0x0u << 5))
    6838:	11 23       	and	r17, r17
    683a:	11 f4       	brne	.+4      	; 0x6840 <enc424j600ReadReg+0x2e>
				enc424j600ExecuteOp0(B0SEL);
    683c:	80 ec       	ldi	r24, 0xC0	; 192
    683e:	0b c0       	rjmp	.+22     	; 0x6856 <enc424j600ReadReg+0x44>
			else if (bank == (0x1u << 5))
    6840:	10 32       	cpi	r17, 0x20	; 32
    6842:	11 f4       	brne	.+4      	; 0x6848 <enc424j600ReadReg+0x36>
				enc424j600ExecuteOp0(B1SEL);
    6844:	82 ec       	ldi	r24, 0xC2	; 194
    6846:	07 c0       	rjmp	.+14     	; 0x6856 <enc424j600ReadReg+0x44>
			else if (bank == (0x2u << 5))
    6848:	10 34       	cpi	r17, 0x40	; 64
    684a:	11 f4       	brne	.+4      	; 0x6850 <enc424j600ReadReg+0x3e>
				enc424j600ExecuteOp0(B2SEL);
    684c:	84 ec       	ldi	r24, 0xC4	; 196
    684e:	03 c0       	rjmp	.+6      	; 0x6856 <enc424j600ReadReg+0x44>
			else if (bank == (0x3u << 5))
    6850:	10 36       	cpi	r17, 0x60	; 96
    6852:	19 f4       	brne	.+6      	; 0x685a <enc424j600ReadReg+0x48>
				enc424j600ExecuteOp0(B3SEL);
    6854:	86 ec       	ldi	r24, 0xC6	; 198
    6856:	0e 94 30 33 	call	0x6660	; 0x6660 <enc424j600ExecuteOp0>

			currentBank = bank;
    685a:	10 93 86 09 	sts	0x0986, r17
		}
		returnValue = enc424j600ExecuteOp16(RCR | (address & 0x1F), 0x0000);
    685e:	8e 2d       	mov	r24, r14
    6860:	8f 71       	andi	r24, 0x1F	; 31
    6862:	60 e0       	ldi	r22, 0x00	; 0
    6864:	70 e0       	ldi	r23, 0x00	; 0
    6866:	0e 94 41 33 	call	0x6682	; 0x6682 <enc424j600ExecuteOp16>
    686a:	9a 83       	std	Y+2, r25	; 0x02
    686c:	89 83       	std	Y+1, r24	; 0x01
    686e:	10 c0       	rjmp	.+32     	; 0x6890 <enc424j600ReadReg+0x7e>
	} else {
		uint32_t returnValue32 = enc424j600ExecuteOp32(RCRU, (uint32_t) address);
    6870:	ac 01       	movw	r20, r24
    6872:	60 e0       	ldi	r22, 0x00	; 0
    6874:	70 e0       	ldi	r23, 0x00	; 0
    6876:	80 e2       	ldi	r24, 0x20	; 32
    6878:	0e 94 92 33 	call	0x6724	; 0x6724 <enc424j600ExecuteOp32>
    687c:	6b 83       	std	Y+3, r22	; 0x03
    687e:	7c 83       	std	Y+4, r23	; 0x04
    6880:	8d 83       	std	Y+5, r24	; 0x05
    6882:	9e 83       	std	Y+6, r25	; 0x06
		((uint8_t*) & returnValue)[0] = ((uint8_t*) & returnValue32)[1];
    6884:	fe 01       	movw	r30, r28
    6886:	33 96       	adiw	r30, 0x03	; 3
    6888:	81 81       	ldd	r24, Z+1	; 0x01
    688a:	89 83       	std	Y+1, r24	; 0x01
		((uint8_t*) & returnValue)[1] = ((uint8_t*) & returnValue32)[2];
    688c:	82 81       	ldd	r24, Z+2	; 0x02
    688e:	8a 83       	std	Y+2, r24	; 0x02
	}

	return returnValue;
}
    6890:	89 81       	ldd	r24, Y+1	; 0x01
    6892:	9a 81       	ldd	r25, Y+2	; 0x02
    6894:	26 96       	adiw	r28, 0x06	; 6
    6896:	0f b6       	in	r0, 0x3f	; 63
    6898:	f8 94       	cli
    689a:	de bf       	out	0x3e, r29	; 62
    689c:	0f be       	out	0x3f, r0	; 63
    689e:	cd bf       	out	0x3d, r28	; 61
    68a0:	cf 91       	pop	r28
    68a2:	df 91       	pop	r29
    68a4:	1f 91       	pop	r17
    68a6:	ff 90       	pop	r15
    68a8:	ef 90       	pop	r14
    68aa:	08 95       	ret

000068ac <enc424j600WritePHYReg>:

	return returnValue;
}

void enc424j600WritePHYReg(uint8_t address, uint16_t Data)
{
    68ac:	0f 93       	push	r16
    68ae:	1f 93       	push	r17
    68b0:	8b 01       	movw	r16, r22
	// Write the register address
	enc424j600WriteReg(MIREGADR, 0x0100 | address);
    68b2:	68 2f       	mov	r22, r24
    68b4:	70 e0       	ldi	r23, 0x00	; 0
    68b6:	71 60       	ori	r23, 0x01	; 1
    68b8:	84 e5       	ldi	r24, 0x54	; 84
    68ba:	90 e0       	ldi	r25, 0x00	; 0
    68bc:	0e 94 c1 33 	call	0x6782	; 0x6782 <enc424j600WriteReg>

	// Write the data
	enc424j600WriteReg(MIWR, Data);
    68c0:	86 e6       	ldi	r24, 0x66	; 102
    68c2:	90 e0       	ldi	r25, 0x00	; 0
    68c4:	b8 01       	movw	r22, r16
    68c6:	0e 94 c1 33 	call	0x6782	; 0x6782 <enc424j600WriteReg>

	// Wait until the PHY register has been written
	while (enc424j600ReadReg(MISTAT) & MISTAT_BUSY);
    68ca:	8a e6       	ldi	r24, 0x6A	; 106
    68cc:	90 e0       	ldi	r25, 0x00	; 0
    68ce:	0e 94 09 34 	call	0x6812	; 0x6812 <enc424j600ReadReg>
    68d2:	80 fd       	sbrc	r24, 0
    68d4:	fa cf       	rjmp	.-12     	; 0x68ca <enc424j600WritePHYReg+0x1e>
}
    68d6:	1f 91       	pop	r17
    68d8:	0f 91       	pop	r16
    68da:	08 95       	ret

000068dc <enc424j600ReadPHYReg>:
uint16_t enc424j600ReadPHYReg(uint8_t address)
{
	uint16_t returnValue;

	// Set the right address and start the register read operation
	enc424j600WriteReg(MIREGADR, 0x0100 | address);
    68dc:	68 2f       	mov	r22, r24
    68de:	70 e0       	ldi	r23, 0x00	; 0
    68e0:	71 60       	ori	r23, 0x01	; 1
    68e2:	84 e5       	ldi	r24, 0x54	; 84
    68e4:	90 e0       	ldi	r25, 0x00	; 0
    68e6:	0e 94 c1 33 	call	0x6782	; 0x6782 <enc424j600WriteReg>
	enc424j600WriteReg(MICMD, MICMD_MIIRD);
    68ea:	82 e5       	ldi	r24, 0x52	; 82
    68ec:	90 e0       	ldi	r25, 0x00	; 0
    68ee:	61 e0       	ldi	r22, 0x01	; 1
    68f0:	70 e0       	ldi	r23, 0x00	; 0
    68f2:	0e 94 c1 33 	call	0x6782	; 0x6782 <enc424j600WriteReg>

	// Loop to wait until the PHY register has been read through the MII
	// This requires 25.6us
	while (enc424j600ReadReg(MISTAT) & MISTAT_BUSY);
    68f6:	8a e6       	ldi	r24, 0x6A	; 106
    68f8:	90 e0       	ldi	r25, 0x00	; 0
    68fa:	0e 94 09 34 	call	0x6812	; 0x6812 <enc424j600ReadReg>
    68fe:	80 fd       	sbrc	r24, 0
    6900:	fa cf       	rjmp	.-12     	; 0x68f6 <enc424j600ReadPHYReg+0x1a>

	// Stop reading
	enc424j600WriteReg(MICMD, 0x0000);
    6902:	82 e5       	ldi	r24, 0x52	; 82
    6904:	90 e0       	ldi	r25, 0x00	; 0
    6906:	60 e0       	ldi	r22, 0x00	; 0
    6908:	70 e0       	ldi	r23, 0x00	; 0
    690a:	0e 94 c1 33 	call	0x6782	; 0x6782 <enc424j600WriteReg>

	// Obtain results and return
	returnValue = enc424j600ReadReg(MIRD);
    690e:	88 e6       	ldi	r24, 0x68	; 104
    6910:	90 e0       	ldi	r25, 0x00	; 0
    6912:	0e 94 09 34 	call	0x6812	; 0x6812 <enc424j600ReadReg>

	return returnValue;
}
    6916:	08 95       	ret

00006918 <enc424j600MACFlush>:

	return len;
}

void enc424j600MACFlush(void)
{
    6918:	cf 93       	push	r28
    691a:	df 93       	push	r29
	// Check to see if the duplex status has changed.  This can
	// change if the user unplugs the cable and plugs it into a
	// different node.  Auto-negotiation will automatically set
	// the duplex in the PHY, but we must also update the MAC
	// inter-packet gap timing and duplex state to match.
	if(enc424j600ReadReg(EIR) & EIR_LINKIF) {
    691c:	8c e1       	ldi	r24, 0x1C	; 28
    691e:	90 e0       	ldi	r25, 0x00	; 0
    6920:	0e 94 09 34 	call	0x6812	; 0x6812 <enc424j600ReadReg>
    6924:	93 ff       	sbrs	r25, 3
    6926:	2e c0       	rjmp	.+92     	; 0x6984 <enc424j600MACFlush+0x6c>
{
	uint8_t bank;

	// See if we need to change register banks
	bank = ((uint8_t) address) & 0xE0;
	if (bank != currentBank) {
    6928:	80 91 86 09 	lds	r24, 0x0986
    692c:	88 23       	and	r24, r24
    692e:	29 f0       	breq	.+10     	; 0x693a <enc424j600MACFlush+0x22>
		if (bank == (0x0u << 5))
			enc424j600ExecuteOp0(B0SEL);
    6930:	80 ec       	ldi	r24, 0xC0	; 192
    6932:	0e 94 30 33 	call	0x6660	; 0x6660 <enc424j600ExecuteOp0>
		else if (bank == (0x2u << 5))
			enc424j600ExecuteOp0(B2SEL);
		else if (bank == (0x3u << 5))
			enc424j600ExecuteOp0(B3SEL);

		currentBank = bank;
    6936:	10 92 86 09 	sts	0x0986, r1
	}

	enc424j600ExecuteOp16(BFC | (address & 0x1F), bitMask);
    693a:	8c eb       	ldi	r24, 0xBC	; 188
    693c:	60 e0       	ldi	r22, 0x00	; 0
    693e:	78 e0       	ldi	r23, 0x08	; 8
    6940:	0e 94 41 33 	call	0x6682	; 0x6682 <enc424j600ExecuteOp16>
	// inter-packet gap timing and duplex state to match.
	if(enc424j600ReadReg(EIR) & EIR_LINKIF) {
		enc424j600BFCReg(EIR, EIR_LINKIF);

		// Update MAC duplex settings to match PHY duplex setting
		w = enc424j600ReadReg(MACON2);
    6944:	82 e4       	ldi	r24, 0x42	; 66
    6946:	90 e0       	ldi	r25, 0x00	; 0
    6948:	0e 94 09 34 	call	0x6812	; 0x6812 <enc424j600ReadReg>
    694c:	ec 01       	movw	r28, r24
		if (enc424j600ReadReg(ESTAT) & ESTAT_PHYDPX) {
    694e:	8a e1       	ldi	r24, 0x1A	; 26
    6950:	90 e0       	ldi	r25, 0x00	; 0
    6952:	0e 94 09 34 	call	0x6812	; 0x6812 <enc424j600ReadReg>
    6956:	92 ff       	sbrs	r25, 2
    6958:	09 c0       	rjmp	.+18     	; 0x696c <enc424j600MACFlush+0x54>
			// Switching to full duplex
			enc424j600WriteReg(MABBIPG, 0x15);
    695a:	84 e4       	ldi	r24, 0x44	; 68
    695c:	90 e0       	ldi	r25, 0x00	; 0
    695e:	65 e1       	ldi	r22, 0x15	; 21
    6960:	70 e0       	ldi	r23, 0x00	; 0
    6962:	0e 94 c1 33 	call	0x6782	; 0x6782 <enc424j600WriteReg>
			w |= MACON2_FULDPX;
    6966:	be 01       	movw	r22, r28
    6968:	61 60       	ori	r22, 0x01	; 1
    696a:	08 c0       	rjmp	.+16     	; 0x697c <enc424j600MACFlush+0x64>
		} else {
			// Switching to half duplex
			enc424j600WriteReg(MABBIPG, 0x12);
    696c:	84 e4       	ldi	r24, 0x44	; 68
    696e:	90 e0       	ldi	r25, 0x00	; 0
    6970:	62 e1       	ldi	r22, 0x12	; 18
    6972:	70 e0       	ldi	r23, 0x00	; 0
    6974:	0e 94 c1 33 	call	0x6782	; 0x6782 <enc424j600WriteReg>
			w &= ~MACON2_FULDPX;
    6978:	be 01       	movw	r22, r28
    697a:	6e 7f       	andi	r22, 0xFE	; 254
		}
		enc424j600WriteReg(MACON2, w);
    697c:	82 e4       	ldi	r24, 0x42	; 66
    697e:	90 e0       	ldi	r25, 0x00	; 0
    6980:	0e 94 c1 33 	call	0x6782	; 0x6782 <enc424j600WriteReg>
	// A stalled TX engine won't do any harm in itself, but will cause the
	// MACIsTXReady() function to continuously return 0, which will
	// ultimately stall the Microchip TCP/IP stack since there is blocking code
	// elsewhere in other files that expect the TX engine to always self-free
	// itself very quickly.
	if (enc424j600ReadReg(ESTAT) & ESTAT_PHYLNK)
    6984:	8a e1       	ldi	r24, 0x1A	; 26
    6986:	90 e0       	ldi	r25, 0x00	; 0
    6988:	0e 94 09 34 	call	0x6812	; 0x6812 <enc424j600ReadReg>
    698c:	90 ff       	sbrs	r25, 0
    698e:	06 c0       	rjmp	.+12     	; 0x699c <enc424j600MACFlush+0x84>
		enc424j600BFSReg(ECON1, ECON1_TXRTS);
    6990:	8e e1       	ldi	r24, 0x1E	; 30
    6992:	90 e0       	ldi	r25, 0x00	; 0
    6994:	62 e0       	ldi	r22, 0x02	; 2
    6996:	70 e0       	ldi	r23, 0x00	; 0
    6998:	0e 94 68 33 	call	0x66d0	; 0x66d0 <enc424j600BFSReg>
}
    699c:	df 91       	pop	r29
    699e:	cf 91       	pop	r28
    69a0:	08 95       	ret

000069a2 <enc424j600MACIsTxReady>:
 * Is transmission active?
 * @return <char>
 */
char enc424j600MACIsTxReady(void)
{
	return !(enc424j600ReadReg(ECON1) & ECON1_TXRTS);
    69a2:	8e e1       	ldi	r24, 0x1E	; 30
    69a4:	90 e0       	ldi	r25, 0x00	; 0
    69a6:	0e 94 09 34 	call	0x6812	; 0x6812 <enc424j600ReadReg>
    69aa:	96 95       	lsr	r25
    69ac:	87 95       	ror	r24
    69ae:	80 95       	com	r24
}
    69b0:	81 70       	andi	r24, 0x01	; 1
    69b2:	08 95       	ret

000069b4 <enc424j600MACIsLinked>:
 * Is link connected?
 * @return <char>
 */
char enc424j600MACIsLinked(void)
{
	return (enc424j600ReadReg(ESTAT) & ESTAT_PHYLNK) != 0u;
    69b4:	8a e1       	ldi	r24, 0x1A	; 26
    69b6:	90 e0       	ldi	r25, 0x00	; 0
    69b8:	0e 94 09 34 	call	0x6812	; 0x6812 <enc424j600ReadReg>
}
    69bc:	89 2f       	mov	r24, r25
    69be:	81 70       	andi	r24, 0x01	; 1
    69c0:	08 95       	ret

000069c2 <enc424j600SendSystemReset>:

/********************************************************************
 * UTILS
 * ******************************************************************/
void enc424j600SendSystemReset(void)
{
    69c2:	cf 93       	push	r28
    69c4:	df 93       	push	r29
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    69c6:	c0 eb       	ldi	r28, 0xB0	; 176
    69c8:	d4 e0       	ldi	r29, 0x04	; 4
		// loop, you have a hardware problem of some sort (SPI or PMP not
		// initialized correctly, I/O pins aren't connected or are
		// shorted to something, power isn't available, etc.)
		//sbi(PORTE, PE7);
		do {
			enc424j600WriteReg(EUDAST, 0x1234);
    69ca:	86 e1       	ldi	r24, 0x16	; 22
    69cc:	90 e0       	ldi	r25, 0x00	; 0
    69ce:	64 e3       	ldi	r22, 0x34	; 52
    69d0:	72 e1       	ldi	r23, 0x12	; 18
    69d2:	0e 94 c1 33 	call	0x6782	; 0x6782 <enc424j600WriteReg>
		} while (enc424j600ReadReg(EUDAST) != 0x1234);
    69d6:	86 e1       	ldi	r24, 0x16	; 22
    69d8:	90 e0       	ldi	r25, 0x00	; 0
    69da:	0e 94 09 34 	call	0x6812	; 0x6812 <enc424j600ReadReg>
    69de:	84 53       	subi	r24, 0x34	; 52
    69e0:	92 41       	sbci	r25, 0x12	; 18
    69e2:	99 f7       	brne	.-26     	; 0x69ca <enc424j600SendSystemReset+0x8>
		// Issue a reset and wait for it to complete
		enc424j600BFSReg(ECON2, ECON2_ETHRST);
    69e4:	8e e6       	ldi	r24, 0x6E	; 110
    69e6:	90 e0       	ldi	r25, 0x00	; 0
    69e8:	60 e1       	ldi	r22, 0x10	; 16
    69ea:	70 e0       	ldi	r23, 0x00	; 0
    69ec:	0e 94 68 33 	call	0x66d0	; 0x66d0 <enc424j600BFSReg>
		currentBank = 0;
    69f0:	10 92 86 09 	sts	0x0986, r1
		while( (enc424j600ReadReg(ESTAT) & (ESTAT_CLKRDY | ESTAT_RSTDONE | ESTAT_PHYRDY)) != (ESTAT_CLKRDY | ESTAT_RSTDONE | ESTAT_PHYRDY) );
    69f4:	8a e1       	ldi	r24, 0x1A	; 26
    69f6:	90 e0       	ldi	r25, 0x00	; 0
    69f8:	0e 94 09 34 	call	0x6812	; 0x6812 <enc424j600ReadReg>
    69fc:	80 70       	andi	r24, 0x00	; 0
    69fe:	9a 71       	andi	r25, 0x1A	; 26
    6a00:	80 50       	subi	r24, 0x00	; 0
    6a02:	9a 41       	sbci	r25, 0x1A	; 26
    6a04:	b9 f7       	brne	.-18     	; 0x69f4 <enc424j600SendSystemReset+0x32>
    6a06:	ce 01       	movw	r24, r28
    6a08:	01 97       	sbiw	r24, 0x01	; 1
    6a0a:	f1 f7       	brne	.-4      	; 0x6a08 <enc424j600SendSystemReset+0x46>
		_delay_us(300);
		// Check to see if the reset operation was successful by
		// checking if EUDAST went back to its reset default.  This test
		// should always pass, but certain special conditions might make
		// this test fail, such as a PSP pin shorted to logic high.
	} while (enc424j600ReadReg(EUDAST) != 0x0000u);
    6a0c:	86 e1       	ldi	r24, 0x16	; 22
    6a0e:	90 e0       	ldi	r25, 0x00	; 0
    6a10:	0e 94 09 34 	call	0x6812	; 0x6812 <enc424j600ReadReg>
    6a14:	89 2b       	or	r24, r25
    6a16:	c9 f6       	brne	.-78     	; 0x69ca <enc424j600SendSystemReset+0x8>
    6a18:	80 ea       	ldi	r24, 0xA0	; 160
    6a1a:	9f e0       	ldi	r25, 0x0F	; 15
    6a1c:	01 97       	sbiw	r24, 0x01	; 1
    6a1e:	f1 f7       	brne	.-4      	; 0x6a1c <enc424j600SendSystemReset+0x5a>

	// Really ensure reset is done and give some time for power to be stable
	_delay_us(1000);
}
    6a20:	df 91       	pop	r29
    6a22:	cf 91       	pop	r28
    6a24:	08 95       	ret

00006a26 <enc424j600Init>:

/********************************************************************
 * INITIALIZATION
 * ******************************************************************/
void enc424j600Init(uint8_t *mac_addr)
{
    6a26:	ef 92       	push	r14
    6a28:	ff 92       	push	r15
    6a2a:	0f 93       	push	r16
    6a2c:	1f 93       	push	r17
    6a2e:	df 93       	push	r29
    6a30:	cf 93       	push	r28
    6a32:	00 d0       	rcall	.+0      	; 0x6a34 <enc424j600Init+0xe>
    6a34:	cd b7       	in	r28, 0x3d	; 61
    6a36:	de b7       	in	r29, 0x3e	; 62
    6a38:	7c 01       	movw	r14, r24
	//Set default bank
	currentBank = 0;
    6a3a:	10 92 86 09 	sts	0x0986, r1
	unselect_net_chip();
    6a3e:	c0 9a       	sbi	0x18, 0	; 24
	//sbi(ENC424J600_SPI_DDR, ENC424J600_SPI_SCK);

	//sbi(ENC424J600_SPI_DDR, ENC424J600_SPI_MOSI);
	//cbi(ENC424J600_SPI_DDR, ENC424J600_SPI_MISO);

	enc424j600_spi_set();
    6a40:	8d b1       	in	r24, 0x0d	; 13
    6a42:	80 65       	ori	r24, 0x50	; 80
    6a44:	8d b9       	out	0x0d, r24	; 13
    6a46:	8d b1       	in	r24, 0x0d	; 13
    6a48:	84 7d       	andi	r24, 0xD4	; 212
    6a4a:	8d b9       	out	0x0d, r24	; 13
    6a4c:	70 9a       	sbi	0x0e, 0	; 14

	// Perform a reliable reset
	enc424j600SendSystemReset();
    6a4e:	0e 94 e1 34 	call	0x69c2	; 0x69c2 <enc424j600SendSystemReset>

	// Initialize RX tracking variables and other control state flags
	nextPacketPointer = RXSTART;
    6a52:	80 e0       	ldi	r24, 0x00	; 0
    6a54:	96 e0       	ldi	r25, 0x06	; 6
    6a56:	90 93 88 09 	sts	0x0988, r25
    6a5a:	80 93 87 09 	sts	0x0987, r24

	// Set up TX/RX/UDA buffer addresses
	enc424j600WriteReg(ETXST, TXSTART);
    6a5e:	80 e0       	ldi	r24, 0x00	; 0
    6a60:	90 e0       	ldi	r25, 0x00	; 0
    6a62:	60 e0       	ldi	r22, 0x00	; 0
    6a64:	70 e0       	ldi	r23, 0x00	; 0
    6a66:	0e 94 c1 33 	call	0x6782	; 0x6782 <enc424j600WriteReg>
	enc424j600WriteReg(ERXST, RXSTART);
    6a6a:	84 e0       	ldi	r24, 0x04	; 4
    6a6c:	90 e0       	ldi	r25, 0x00	; 0
    6a6e:	60 e0       	ldi	r22, 0x00	; 0
    6a70:	76 e0       	ldi	r23, 0x06	; 6
    6a72:	0e 94 c1 33 	call	0x6782	; 0x6782 <enc424j600WriteReg>
	enc424j600WriteReg(ERXTAIL, RAMSIZE - 2);
    6a76:	86 e0       	ldi	r24, 0x06	; 6
    6a78:	90 e0       	ldi	r25, 0x00	; 0
    6a7a:	6e ef       	ldi	r22, 0xFE	; 254
    6a7c:	7f e5       	ldi	r23, 0x5F	; 95
    6a7e:	0e 94 c1 33 	call	0x6782	; 0x6782 <enc424j600WriteReg>
	enc424j600WriteReg(EUDAST, RAMSIZE);
    6a82:	86 e1       	ldi	r24, 0x16	; 22
    6a84:	90 e0       	ldi	r25, 0x00	; 0
    6a86:	60 e0       	ldi	r22, 0x00	; 0
    6a88:	70 e6       	ldi	r23, 0x60	; 96
    6a8a:	0e 94 c1 33 	call	0x6782	; 0x6782 <enc424j600WriteReg>
	enc424j600WriteReg(EUDAND, RAMSIZE + 1);
    6a8e:	88 e1       	ldi	r24, 0x18	; 24
    6a90:	90 e0       	ldi	r25, 0x00	; 0
    6a92:	61 e0       	ldi	r22, 0x01	; 1
    6a94:	70 e6       	ldi	r23, 0x60	; 96
    6a96:	0e 94 c1 33 	call	0x6782	; 0x6782 <enc424j600WriteReg>

	// Get MAC adress
	uint16_t regValue;
	regValue = enc424j600ReadReg(MAADR1);
    6a9a:	84 e6       	ldi	r24, 0x64	; 100
    6a9c:	90 e0       	ldi	r25, 0x00	; 0
    6a9e:	0e 94 09 34 	call	0x6812	; 0x6812 <enc424j600ReadReg>
    6aa2:	89 83       	std	Y+1, r24	; 0x01
    6aa4:	9a 83       	std	Y+2, r25	; 0x02
	mac_addr[0] = ((uint8_t*) & regValue)[0];
    6aa6:	8e 01       	movw	r16, r28
    6aa8:	0f 5f       	subi	r16, 0xFF	; 255
    6aaa:	1f 4f       	sbci	r17, 0xFF	; 255
    6aac:	f7 01       	movw	r30, r14
    6aae:	80 83       	st	Z, r24
	mac_addr[1] = ((uint8_t*) & regValue)[1];
    6ab0:	f8 01       	movw	r30, r16
    6ab2:	81 81       	ldd	r24, Z+1	; 0x01
    6ab4:	f7 01       	movw	r30, r14
    6ab6:	81 83       	std	Z+1, r24	; 0x01
	regValue = enc424j600ReadReg(MAADR2);
    6ab8:	82 e6       	ldi	r24, 0x62	; 98
    6aba:	90 e0       	ldi	r25, 0x00	; 0
    6abc:	0e 94 09 34 	call	0x6812	; 0x6812 <enc424j600ReadReg>
    6ac0:	89 83       	std	Y+1, r24	; 0x01
    6ac2:	9a 83       	std	Y+2, r25	; 0x02
	mac_addr[2] = ((uint8_t*) & regValue)[0];
    6ac4:	f7 01       	movw	r30, r14
    6ac6:	82 83       	std	Z+2, r24	; 0x02
	mac_addr[3] = ((uint8_t*) & regValue)[1];
    6ac8:	f8 01       	movw	r30, r16
    6aca:	81 81       	ldd	r24, Z+1	; 0x01
    6acc:	f7 01       	movw	r30, r14
    6ace:	83 83       	std	Z+3, r24	; 0x03
	regValue = enc424j600ReadReg(MAADR3);
    6ad0:	80 e6       	ldi	r24, 0x60	; 96
    6ad2:	90 e0       	ldi	r25, 0x00	; 0
    6ad4:	0e 94 09 34 	call	0x6812	; 0x6812 <enc424j600ReadReg>
    6ad8:	89 83       	std	Y+1, r24	; 0x01
    6ada:	9a 83       	std	Y+2, r25	; 0x02
	mac_addr[4] = ((uint8_t*) & regValue)[0];
    6adc:	f7 01       	movw	r30, r14
    6ade:	84 83       	std	Z+4, r24	; 0x04
	mac_addr[5] = ((uint8_t*) & regValue)[1];
    6ae0:	f8 01       	movw	r30, r16
    6ae2:	81 81       	ldd	r24, Z+1	; 0x01
    6ae4:	f7 01       	movw	r30, r14
    6ae6:	85 83       	std	Z+5, r24	; 0x05
	#endif

	// Set PHY Auto-negotiation to support 10BaseT Half duplex,
	// 10BaseT Full duplex, 100BaseTX Half Duplex, 100BaseTX Full Duplex,
	// and symmetric PAUSE capability
	enc424j600WritePHYReg(PHANA, PHANA_ADPAUS0 | PHANA_AD10FD | PHANA_AD10 | PHANA_AD100FD | PHANA_AD100 | PHANA_ADIEEE0);
    6ae8:	84 e0       	ldi	r24, 0x04	; 4
    6aea:	61 ee       	ldi	r22, 0xE1	; 225
    6aec:	75 e0       	ldi	r23, 0x05	; 5
    6aee:	0e 94 56 34 	call	0x68ac	; 0x68ac <enc424j600WritePHYReg>

	// Enable RX packet reception
	enc424j600BFSReg(ECON1, ECON1_RXEN);
    6af2:	8e e1       	ldi	r24, 0x1E	; 30
    6af4:	90 e0       	ldi	r25, 0x00	; 0
    6af6:	61 e0       	ldi	r22, 0x01	; 1
    6af8:	70 e0       	ldi	r23, 0x00	; 0
    6afa:	0e 94 68 33 	call	0x66d0	; 0x66d0 <enc424j600BFSReg>
}
    6afe:	0f 90       	pop	r0
    6b00:	0f 90       	pop	r0
    6b02:	cf 91       	pop	r28
    6b04:	df 91       	pop	r29
    6b06:	1f 91       	pop	r17
    6b08:	0f 91       	pop	r16
    6b0a:	ff 90       	pop	r15
    6b0c:	ef 90       	pop	r14
    6b0e:	08 95       	ret

00006b10 <enc424j600PacketReceive>:

	return 1;
}

uint16_t enc424j600PacketReceive(uint8_t* packet, uint16_t len)
{
    6b10:	ef 92       	push	r14
    6b12:	ff 92       	push	r15
    6b14:	0f 93       	push	r16
    6b16:	1f 93       	push	r17
    6b18:	df 93       	push	r29
    6b1a:	cf 93       	push	r28
    6b1c:	00 d0       	rcall	.+0      	; 0x6b1e <enc424j600PacketReceive+0xe>
    6b1e:	00 d0       	rcall	.+0      	; 0x6b20 <enc424j600PacketReceive+0x10>
    6b20:	00 d0       	rcall	.+0      	; 0x6b22 <enc424j600PacketReceive+0x12>
    6b22:	cd b7       	in	r28, 0x3d	; 61
    6b24:	de b7       	in	r29, 0x3e	; 62
    6b26:	7c 01       	movw	r14, r24
    6b28:	8b 01       	movw	r16, r22
	uint16_t newRXTail;
	RXSTATUS statusVector;

	spi_high_frequency();
    6b2a:	0e 94 ef 30 	call	0x61de	; 0x61de <spi_high_frequency>

	if(!(enc424j600ReadReg(EIR) & EIR_PKTIF)) {
    6b2e:	8c e1       	ldi	r24, 0x1C	; 28
    6b30:	90 e0       	ldi	r25, 0x00	; 0
    6b32:	0e 94 09 34 	call	0x6812	; 0x6812 <enc424j600ReadReg>
    6b36:	86 fd       	sbrc	r24, 6
    6b38:	03 c0       	rjmp	.+6      	; 0x6b40 <enc424j600PacketReceive+0x30>
    6b3a:	00 e0       	ldi	r16, 0x00	; 0
    6b3c:	10 e0       	ldi	r17, 0x00	; 0
    6b3e:	47 c0       	rjmp	.+142    	; 0x6bce <enc424j600PacketReceive+0xbe>
		}
	} 
#endif

	// Set the RX Read Pointer to the beginning of the next unprocessed packet
	enc424j600WriteReg(ERXRDPT, nextPacketPointer);
    6b40:	60 91 87 09 	lds	r22, 0x0987
    6b44:	70 91 88 09 	lds	r23, 0x0988
    6b48:	8a e8       	ldi	r24, 0x8A	; 138
    6b4a:	90 e0       	ldi	r25, 0x00	; 0
    6b4c:	0e 94 c1 33 	call	0x6782	; 0x6782 <enc424j600WriteReg>

	enc424j600ReadMemoryWindow(RX_WINDOW, (uint8_t*) & nextPacketPointer, sizeof (nextPacketPointer));
    6b50:	84 e0       	ldi	r24, 0x04	; 4
    6b52:	67 e8       	ldi	r22, 0x87	; 135
    6b54:	79 e0       	ldi	r23, 0x09	; 9
    6b56:	42 e0       	ldi	r20, 0x02	; 2
    6b58:	50 e0       	ldi	r21, 0x00	; 0
    6b5a:	0e 94 17 33 	call	0x662e	; 0x662e <enc424j600ReadMemoryWindow>

	enc424j600ReadMemoryWindow(RX_WINDOW, (uint8_t*) & statusVector, sizeof (statusVector));
    6b5e:	84 e0       	ldi	r24, 0x04	; 4
    6b60:	be 01       	movw	r22, r28
    6b62:	6f 5f       	subi	r22, 0xFF	; 255
    6b64:	7f 4f       	sbci	r23, 0xFF	; 255
    6b66:	46 e0       	ldi	r20, 0x06	; 6
    6b68:	50 e0       	ldi	r21, 0x00	; 0
    6b6a:	0e 94 17 33 	call	0x662e	; 0x662e <enc424j600ReadMemoryWindow>
	len = (statusVector.bits.ByteCount <= len+4) ? statusVector.bits.ByteCount-4 : 0;
    6b6e:	49 81       	ldd	r20, Y+1	; 0x01
    6b70:	5a 81       	ldd	r21, Y+2	; 0x02
    6b72:	0c 5f       	subi	r16, 0xFC	; 252
    6b74:	1f 4f       	sbci	r17, 0xFF	; 255
    6b76:	04 17       	cp	r16, r20
    6b78:	15 07       	cpc	r17, r21
    6b7a:	18 f4       	brcc	.+6      	; 0x6b82 <enc424j600PacketReceive+0x72>
    6b7c:	00 e0       	ldi	r16, 0x00	; 0
    6b7e:	10 e0       	ldi	r17, 0x00	; 0
    6b80:	03 c0       	rjmp	.+6      	; 0x6b88 <enc424j600PacketReceive+0x78>
    6b82:	8a 01       	movw	r16, r20
    6b84:	04 50       	subi	r16, 0x04	; 4
    6b86:	10 40       	sbci	r17, 0x00	; 0
	enc424j600ReadMemoryWindow(RX_WINDOW, packet, len);
    6b88:	84 e0       	ldi	r24, 0x04	; 4
    6b8a:	b7 01       	movw	r22, r14
    6b8c:	a8 01       	movw	r20, r16
    6b8e:	0e 94 17 33 	call	0x662e	; 0x662e <enc424j600ReadMemoryWindow>

	newRXTail = nextPacketPointer - 2;
    6b92:	60 91 87 09 	lds	r22, 0x0987
    6b96:	70 91 88 09 	lds	r23, 0x0988
	//Special situation if nextPacketPointer is exactly RXSTART
	if (nextPacketPointer == RXSTART)
    6b9a:	86 e0       	ldi	r24, 0x06	; 6
    6b9c:	60 30       	cpi	r22, 0x00	; 0
    6b9e:	78 07       	cpc	r23, r24
    6ba0:	29 f4       	brne	.+10     	; 0x6bac <enc424j600PacketReceive+0x9c>
    6ba2:	4e ef       	ldi	r20, 0xFE	; 254
    6ba4:	e4 2e       	mov	r14, r20
    6ba6:	4f e5       	ldi	r20, 0x5F	; 95
    6ba8:	f4 2e       	mov	r15, r20
    6baa:	06 c0       	rjmp	.+12     	; 0x6bb8 <enc424j600PacketReceive+0xa8>

	enc424j600ReadMemoryWindow(RX_WINDOW, (uint8_t*) & statusVector, sizeof (statusVector));
	len = (statusVector.bits.ByteCount <= len+4) ? statusVector.bits.ByteCount-4 : 0;
	enc424j600ReadMemoryWindow(RX_WINDOW, packet, len);

	newRXTail = nextPacketPointer - 2;
    6bac:	3e ef       	ldi	r19, 0xFE	; 254
    6bae:	e3 2e       	mov	r14, r19
    6bb0:	3f ef       	ldi	r19, 0xFF	; 255
    6bb2:	f3 2e       	mov	r15, r19
    6bb4:	e6 0e       	add	r14, r22
    6bb6:	f7 1e       	adc	r15, r23
	//Special situation if nextPacketPointer is exactly RXSTART
	if (nextPacketPointer == RXSTART)
		newRXTail = RAMSIZE - 2;

	//Packet decrement
	enc424j600BFSReg(ECON1, ECON1_PKTDEC);
    6bb8:	8e e1       	ldi	r24, 0x1E	; 30
    6bba:	90 e0       	ldi	r25, 0x00	; 0
    6bbc:	60 e0       	ldi	r22, 0x00	; 0
    6bbe:	71 e0       	ldi	r23, 0x01	; 1
    6bc0:	0e 94 68 33 	call	0x66d0	; 0x66d0 <enc424j600BFSReg>

	//Write new RX tail
	enc424j600WriteReg(ERXTAIL, newRXTail);
    6bc4:	86 e0       	ldi	r24, 0x06	; 6
    6bc6:	90 e0       	ldi	r25, 0x00	; 0
    6bc8:	b7 01       	movw	r22, r14
    6bca:	0e 94 c1 33 	call	0x6782	; 0x6782 <enc424j600WriteReg>

	return len;
}
    6bce:	c8 01       	movw	r24, r16
    6bd0:	26 96       	adiw	r28, 0x06	; 6
    6bd2:	0f b6       	in	r0, 0x3f	; 63
    6bd4:	f8 94       	cli
    6bd6:	de bf       	out	0x3e, r29	; 62
    6bd8:	0f be       	out	0x3f, r0	; 63
    6bda:	cd bf       	out	0x3d, r28	; 61
    6bdc:	cf 91       	pop	r28
    6bde:	df 91       	pop	r29
    6be0:	1f 91       	pop	r17
    6be2:	0f 91       	pop	r16
    6be4:	ff 90       	pop	r15
    6be6:	ef 90       	pop	r14
    6be8:	08 95       	ret

00006bea <enc424j600PacketSend>:
{
	return !(enc424j600ReadReg(ECON1) & ECON1_TXRTS);
}

char enc424j600PacketSend(uint8_t* packet, uint16_t len)
{
    6bea:	ef 92       	push	r14
    6bec:	ff 92       	push	r15
    6bee:	0f 93       	push	r16
    6bf0:	1f 93       	push	r17
    6bf2:	7c 01       	movw	r14, r24
    6bf4:	8b 01       	movw	r16, r22
	spi_high_frequency();
    6bf6:	0e 94 ef 30 	call	0x61de	; 0x61de <spi_high_frequency>

	// Set the Window Write Pointer to the beginning of the transmit buffer
	enc424j600WriteReg(EGPWRPT, TXSTART);
    6bfa:	88 e8       	ldi	r24, 0x88	; 136
    6bfc:	90 e0       	ldi	r25, 0x00	; 0
    6bfe:	60 e0       	ldi	r22, 0x00	; 0
    6c00:	70 e0       	ldi	r23, 0x00	; 0
    6c02:	0e 94 c1 33 	call	0x6782	; 0x6782 <enc424j600WriteReg>
			packet[41] = 0;
		}
	}
#endif

	enc424j600WriteMemoryWindow(GP_WINDOW, packet, len);
    6c06:	82 e0       	ldi	r24, 0x02	; 2
    6c08:	b7 01       	movw	r22, r14
    6c0a:	a8 01       	movw	r20, r16
    6c0c:	0e 94 fd 32 	call	0x65fa	; 0x65fa <enc424j600WriteMemoryWindow>
			enc424j600WriteMemoryWindow(GP_WINDOW, ((uint8_t*) & checksum), 2);
		}
	}
#endif

	enc424j600WriteReg(ETXLEN, len);
    6c10:	82 e0       	ldi	r24, 0x02	; 2
    6c12:	90 e0       	ldi	r25, 0x00	; 0
    6c14:	b8 01       	movw	r22, r16
    6c16:	0e 94 c1 33 	call	0x6782	; 0x6782 <enc424j600WriteReg>

	enc424j600MACFlush();
    6c1a:	0e 94 8c 34 	call	0x6918	; 0x6918 <enc424j600MACFlush>

	return 1;
}
    6c1e:	81 e0       	ldi	r24, 0x01	; 1
    6c20:	1f 91       	pop	r17
    6c22:	0f 91       	pop	r16
    6c24:	ff 90       	pop	r15
    6c26:	ef 90       	pop	r14
    6c28:	08 95       	ret

00006c2a <vMBTCPPortDisable>:
}

void
vMBTCPPortDisable( void )
{
}
    6c2a:	08 95       	ret

00006c2c <mbtcp_session_with_socket>:

	return 0;
}

static struct mbtcp_session* mbtcp_session_with_socket( int socket )
{
    6c2c:	9c 01       	movw	r18, r24
	for( uint8_t i = 0; i < sizeof(mbtcp_sessions) / sizeof(*mbtcp_sessions); ++i ) {
		if( MBTCP_METHOD_UNUSED == mbtcp_sessions[i].method ) {
    6c2e:	80 91 8b 09 	lds	r24, 0x098B
    6c32:	88 23       	and	r24, r24
    6c34:	51 f0       	breq	.+20     	; 0x6c4a <mbtcp_session_with_socket+0x1e>
			continue;
		}
		
		if( socket == mbtcp_sessions[i].socket ) {
    6c36:	80 91 89 09 	lds	r24, 0x0989
    6c3a:	90 91 8a 09 	lds	r25, 0x098A
    6c3e:	28 17       	cp	r18, r24
    6c40:	39 07       	cpc	r19, r25
    6c42:	19 f4       	brne	.+6      	; 0x6c4a <mbtcp_session_with_socket+0x1e>
    6c44:	29 e8       	ldi	r18, 0x89	; 137
    6c46:	39 e0       	ldi	r19, 0x09	; 9
    6c48:	02 c0       	rjmp	.+4      	; 0x6c4e <mbtcp_session_with_socket+0x22>
    6c4a:	20 e0       	ldi	r18, 0x00	; 0
    6c4c:	30 e0       	ldi	r19, 0x00	; 0
			return (struct mbtcp_session*)(&mbtcp_sessions[i]);
		}
	}

	return 0;
}
    6c4e:	c9 01       	movw	r24, r18
    6c50:	08 95       	ret

00006c52 <xMBTCPPortGetRequest>:
{
}

BOOL
xMBTCPPortGetRequest( UCHAR ** ppucMBTCPFrame, USHORT * usTCPLength )
{
    6c52:	0f 93       	push	r16
    6c54:	1f 93       	push	r17
    6c56:	cf 93       	push	r28
    6c58:	df 93       	push	r29
    6c5a:	ec 01       	movw	r28, r24
    6c5c:	8b 01       	movw	r16, r22
	struct mbtcp_session* session = mbtcp_session_with_socket( tcp_listener_socket );
    6c5e:	80 91 95 0a 	lds	r24, 0x0A95
    6c62:	90 91 96 0a 	lds	r25, 0x0A96
    6c66:	0e 94 16 36 	call	0x6c2c	; 0x6c2c <mbtcp_session_with_socket>

	if( !session ) {
    6c6a:	00 97       	sbiw	r24, 0x00	; 0
    6c6c:	11 f4       	brne	.+4      	; 0x6c72 <xMBTCPPortGetRequest+0x20>
    6c6e:	80 e0       	ldi	r24, 0x00	; 0
    6c70:	0e c0       	rjmp	.+28     	; 0x6c8e <xMBTCPPortGetRequest+0x3c>
		return FALSE;
	}

	*ppucMBTCPFrame = (UCHAR*)&session->aucTCPBuf[0];
    6c72:	03 96       	adiw	r24, 0x03	; 3
    6c74:	99 83       	std	Y+1, r25	; 0x01
    6c76:	88 83       	st	Y, r24
	*usTCPLength = session->usTCPBufLen;
    6c78:	fc 01       	movw	r30, r24
    6c7a:	e9 5f       	subi	r30, 0xF9	; 249
    6c7c:	fe 4f       	sbci	r31, 0xFE	; 254
    6c7e:	80 81       	ld	r24, Z
    6c80:	91 81       	ldd	r25, Z+1	; 0x01
    6c82:	d8 01       	movw	r26, r16
    6c84:	8d 93       	st	X+, r24
    6c86:	9c 93       	st	X, r25

	/* Reset the buffer. */
    session->usTCPBufLen = 0;
    6c88:	11 82       	std	Z+1, r1	; 0x01
    6c8a:	10 82       	st	Z, r1
    6c8c:	81 e0       	ldi	r24, 0x01	; 1

	return TRUE;
}
    6c8e:	df 91       	pop	r29
    6c90:	cf 91       	pop	r28
    6c92:	1f 91       	pop	r17
    6c94:	0f 91       	pop	r16
    6c96:	08 95       	ret

00006c98 <vMBTCPPortClose>:
}

void
vMBTCPPortClose( void ) // ???
{
	if( mbtcp_session_with_socket( tcp_listener_socket ) ) {
    6c98:	80 91 95 0a 	lds	r24, 0x0A95
    6c9c:	90 91 96 0a 	lds	r25, 0x0A96
    6ca0:	0e 94 16 36 	call	0x6c2c	; 0x6c2c <mbtcp_session_with_socket>
    6ca4:	89 2b       	or	r24, r25
    6ca6:	61 f0       	breq	.+24     	; 0x6cc0 <vMBTCPPortClose+0x28>
		tcp_disconnect( tcp_listener_socket );
    6ca8:	80 91 95 0a 	lds	r24, 0x0A95
    6cac:	90 91 96 0a 	lds	r25, 0x0A96
    6cb0:	0e 94 e2 20 	call	0x41c4	; 0x41c4 <tcp_disconnect>
		tcp_socket_free( tcp_listener_socket );
    6cb4:	80 91 95 0a 	lds	r24, 0x0A95
    6cb8:	90 91 96 0a 	lds	r25, 0x0A96
    6cbc:	0e 94 e5 22 	call	0x45ca	; 0x45ca <tcp_socket_free>
    6cc0:	08 95       	ret

00006cc2 <xMBTCPPortSendResponse>:
	return TRUE;
}

BOOL
xMBTCPPortSendResponse( const UCHAR * pucMBTCPFrame, USHORT usTCPLength ) // ???
{	
    6cc2:	0f 93       	push	r16
    6cc4:	1f 93       	push	r17
    6cc6:	cf 93       	push	r28
    6cc8:	df 93       	push	r29
    6cca:	8c 01       	movw	r16, r24
    6ccc:	eb 01       	movw	r28, r22
	struct mbtcp_session* session = mbtcp_session_with_socket( tcp_listener_socket );
    6cce:	80 91 95 0a 	lds	r24, 0x0A95
    6cd2:	90 91 96 0a 	lds	r25, 0x0A96
    6cd6:	0e 94 16 36 	call	0x6c2c	; 0x6c2c <mbtcp_session_with_socket>
	BOOL bFrameSent = FALSE;

	if( session && tcp_listener_socket >= 0) {
    6cda:	89 2b       	or	r24, r25
    6cdc:	a9 f0       	breq	.+42     	; 0x6d08 <xMBTCPPortSendResponse+0x46>
    6cde:	80 91 95 0a 	lds	r24, 0x0A95
    6ce2:	90 91 96 0a 	lds	r25, 0x0A96
    6ce6:	97 fd       	sbrc	r25, 7
    6ce8:	0f c0       	rjmp	.+30     	; 0x6d08 <xMBTCPPortSendResponse+0x46>
		if( usTCPLength == tcp_write( tcp_listener_socket, pucMBTCPFrame, (uint16_t)usTCPLength ) ) {
    6cea:	80 91 95 0a 	lds	r24, 0x0A95
    6cee:	90 91 96 0a 	lds	r25, 0x0A96
    6cf2:	b8 01       	movw	r22, r16
    6cf4:	ae 01       	movw	r20, r28
    6cf6:	0e 94 5c 22 	call	0x44b8	; 0x44b8 <tcp_write>
    6cfa:	c8 17       	cp	r28, r24
    6cfc:	d9 07       	cpc	r29, r25
    6cfe:	11 f4       	brne	.+4      	; 0x6d04 <xMBTCPPortSendResponse+0x42>
    6d00:	81 e0       	ldi	r24, 0x01	; 1
    6d02:	03 c0       	rjmp	.+6      	; 0x6d0a <xMBTCPPortSendResponse+0x48>
            /* Make sure data gets sent immediately. */
            bFrameSent = TRUE;
        } else {
            /* Drop the connection in case of an write error. */
            vMBTCPPortClose();
    6d04:	0e 94 4c 36 	call	0x6c98	; 0x6c98 <vMBTCPPortClose>
    6d08:	80 e0       	ldi	r24, 0x00	; 0
        }
    }

	return bFrameSent;
}
    6d0a:	df 91       	pop	r29
    6d0c:	cf 91       	pop	r28
    6d0e:	1f 91       	pop	r17
    6d10:	0f 91       	pop	r16
    6d12:	08 95       	ret

00006d14 <xMBTCPPortInit>:

/* ----------------------- Begin implementation -----------------------------*/

BOOL
xMBTCPPortInit( USHORT usTCPPort ) // ???
{
    6d14:	0f 93       	push	r16
    6d16:	1f 93       	push	r17
    6d18:	8c 01       	movw	r16, r24
        usPort = MB_TCP_DEFAULT_PORT;
    } else {
		usPort = ( USHORT ) usTCPPort;
    }

	listener = tcp_socket_alloc( modbus_connection_handler );
    6d1a:	88 e9       	ldi	r24, 0x98	; 152
    6d1c:	96 e3       	ldi	r25, 0x36	; 54
    6d1e:	0e 94 7b 23 	call	0x46f6	; 0x46f6 <tcp_socket_alloc>
	tcp_listen( listener, usTCPPort + 0 );
    6d22:	b8 01       	movw	r22, r16
    6d24:	0e 94 23 23 	call	0x4646	; 0x4646 <tcp_listen>

	//listener = tcp_socket_alloc( modbus_connection_handler );
	//tcp_listen( listener, usTCPPort + 2);

	return true;
}
    6d28:	81 e0       	ldi	r24, 0x01	; 1
    6d2a:	1f 91       	pop	r17
    6d2c:	0f 91       	pop	r16
    6d2e:	08 95       	ret

00006d30 <modbus_connection_handler>:

	return bFrameSent;
}

static void modbus_connection_handler(int socket, enum tcp_event event)
{
    6d30:	ef 92       	push	r14
    6d32:	ff 92       	push	r15
    6d34:	0f 93       	push	r16
    6d36:	1f 93       	push	r17
    6d38:	cf 93       	push	r28
    6d3a:	df 93       	push	r29
    6d3c:	7c 01       	movw	r14, r24
    6d3e:	eb 01       	movw	r28, r22
	struct mbtcp_session* session = mbtcp_session_with_socket( socket );
    6d40:	0e 94 16 36 	call	0x6c2c	; 0x6c2c <mbtcp_session_with_socket>
    6d44:	8c 01       	movw	r16, r24

	switch(event) {
    6d46:	c5 30       	cpi	r28, 0x05	; 5
    6d48:	d1 05       	cpc	r29, r1
    6d4a:	d9 f0       	breq	.+54     	; 0x6d82 <modbus_connection_handler+0x52>
    6d4c:	c6 30       	cpi	r28, 0x06	; 6
    6d4e:	d1 05       	cpc	r29, r1
    6d50:	28 f4       	brcc	.+10     	; 0x6d5c <modbus_connection_handler+0x2c>
    6d52:	21 97       	sbiw	r28, 0x01	; 1
    6d54:	23 97       	sbiw	r28, 0x03	; 3
    6d56:	08 f0       	brcs	.+2      	; 0x6d5a <modbus_connection_handler+0x2a>
    6d58:	73 c0       	rjmp	.+230    	; 0x6e40 <modbus_connection_handler+0x110>
    6d5a:	07 c0       	rjmp	.+14     	; 0x6d6a <modbus_connection_handler+0x3a>
    6d5c:	c6 30       	cpi	r28, 0x06	; 6
    6d5e:	d1 05       	cpc	r29, r1
    6d60:	21 f0       	breq	.+8      	; 0x6d6a <modbus_connection_handler+0x3a>
    6d62:	28 97       	sbiw	r28, 0x08	; 8
    6d64:	09 f0       	breq	.+2      	; 0x6d68 <modbus_connection_handler+0x38>
    6d66:	6c c0       	rjmp	.+216    	; 0x6e40 <modbus_connection_handler+0x110>
    6d68:	27 c0       	rjmp	.+78     	; 0x6db8 <modbus_connection_handler+0x88>
	case TCP_EVT_ERROR:
	case TCP_EVT_RESET:
	case TCP_EVT_TIMEOUT:
	case TCP_EVT_CONN_CLOSED:

		if( session ) {
    6d6a:	01 15       	cp	r16, r1
    6d6c:	11 05       	cpc	r17, r1
    6d6e:	11 f0       	breq	.+4      	; 0x6d74 <modbus_connection_handler+0x44>
			session->method = MBTCP_METHOD_UNUSED;
    6d70:	f8 01       	movw	r30, r16
    6d72:	12 82       	std	Z+2, r1	; 0x02
		}

		tcp_disconnect( socket );
    6d74:	c7 01       	movw	r24, r14
    6d76:	0e 94 e2 20 	call	0x41c4	; 0x41c4 <tcp_disconnect>
		tcp_socket_free( socket );
    6d7a:	c7 01       	movw	r24, r14
    6d7c:	0e 94 e5 22 	call	0x45ca	; 0x45ca <tcp_socket_free>
    6d80:	5f c0       	rjmp	.+190    	; 0x6e40 <modbus_connection_handler+0x110>
	 break;

	case TCP_EVT_CONN_INCOMING:
		if( !session ) {
    6d82:	00 97       	sbiw	r24, 0x00	; 0
    6d84:	99 f4       	brne	.+38     	; 0x6dac <modbus_connection_handler+0x7c>
}

static struct mbtcp_session* mbtcp_new_session( void )
{
	for( uint8_t i = 0; i < sizeof(mbtcp_sessions) / sizeof(*mbtcp_sessions); ++i ) {
		if( MBTCP_METHOD_UNUSED == mbtcp_sessions[i].method ) {
    6d86:	80 91 8b 09 	lds	r24, 0x098B
    6d8a:	88 23       	and	r24, r24
    6d8c:	79 f4       	brne	.+30     	; 0x6dac <modbus_connection_handler+0x7c>

	case TCP_EVT_CONN_INCOMING:
		if( !session ) {
			if( ( session = mbtcp_new_session() ) ) {

				session->method = MBTCP_METHOD_USED;
    6d8e:	81 e0       	ldi	r24, 0x01	; 1
    6d90:	80 93 8b 09 	sts	0x098B, r24
				session->socket = tcp_listener_socket = socket;
    6d94:	f0 92 96 0a 	sts	0x0A96, r15
    6d98:	e0 92 95 0a 	sts	0x0A95, r14
    6d9c:	80 91 95 0a 	lds	r24, 0x0A95
    6da0:	90 91 96 0a 	lds	r25, 0x0A96
    6da4:	90 93 8a 09 	sts	0x098A, r25
    6da8:	80 93 89 09 	sts	0x0989, r24
			}
		}

		tcp_accept( socket, modbus_connection_handler );
    6dac:	c7 01       	movw	r24, r14
    6dae:	68 e9       	ldi	r22, 0x98	; 152
    6db0:	76 e3       	ldi	r23, 0x36	; 54
    6db2:	0e 94 0b 21 	call	0x4216	; 0x4216 <tcp_accept>
    6db6:	44 c0       	rjmp	.+136    	; 0x6e40 <modbus_connection_handler+0x110>

	//case TCP_EVT_CONN_IDLE: // ???
	//case TCP_EVT_DATA_SENT: // ???
	case TCP_EVT_DATA_RECEIVED: {

		if( !session ) {
    6db8:	00 97       	sbiw	r24, 0x00	; 0
    6dba:	09 f4       	brne	.+2      	; 0x6dbe <modbus_connection_handler+0x8e>
    6dbc:	41 c0       	rjmp	.+130    	; 0x6e40 <modbus_connection_handler+0x110>
			return;
		}

		session->usTCPBufLen = tcp_buffer_used_rx( socket );
    6dbe:	c7 01       	movw	r24, r14
    6dc0:	0e 94 85 21 	call	0x430a	; 0x430a <tcp_buffer_used_rx>
    6dc4:	06 5f       	subi	r16, 0xF6	; 246
    6dc6:	1e 4f       	sbci	r17, 0xFE	; 254
    6dc8:	f8 01       	movw	r30, r16
    6dca:	91 83       	std	Z+1, r25	; 0x01
    6dcc:	80 83       	st	Z, r24
    6dce:	0a 50       	subi	r16, 0x0A	; 10
    6dd0:	11 40       	sbci	r17, 0x01	; 1

		if( session->usTCPBufLen <= 0 ) {
    6dd2:	18 16       	cp	r1, r24
    6dd4:	19 06       	cpc	r1, r25
    6dd6:	ac f4       	brge	.+42     	; 0x6e02 <modbus_connection_handler+0xd2>
			tcp_disconnect( socket );
			return;
		}

		if( session->usTCPBufLen >= MB_TCP_BUF_SIZE ) {
    6dd8:	87 50       	subi	r24, 0x07	; 7
    6dda:	91 40       	sbci	r25, 0x01	; 1
    6ddc:	94 f4       	brge	.+36     	; 0x6e02 <modbus_connection_handler+0xd2>
			tcp_disconnect( socket );
			return;
		}

		if( tcp_read( socket, (uint8_t*)session->aucTCPBuf, MB_TCP_BUF_SIZE ) <= 0 ) {
    6dde:	b8 01       	movw	r22, r16
    6de0:	6d 5f       	subi	r22, 0xFD	; 253
    6de2:	7f 4f       	sbci	r23, 0xFF	; 255
    6de4:	c7 01       	movw	r24, r14
    6de6:	47 e0       	ldi	r20, 0x07	; 7
    6de8:	51 e0       	ldi	r21, 0x01	; 1
    6dea:	0e 94 48 22 	call	0x4490	; 0x4490 <tcp_read>
    6dee:	18 16       	cp	r1, r24
    6df0:	19 06       	cpc	r1, r25
    6df2:	3c f4       	brge	.+14     	; 0x6e02 <modbus_connection_handler+0xd2>
			tcp_disconnect( socket );
			return;
		}

		if( session->aucTCPBuf[3] || session->aucTCPBuf[2] ) {
    6df4:	f8 01       	movw	r30, r16
    6df6:	86 81       	ldd	r24, Z+6	; 0x06
    6df8:	88 23       	and	r24, r24
    6dfa:	19 f4       	brne	.+6      	; 0x6e02 <modbus_connection_handler+0xd2>
    6dfc:	85 81       	ldd	r24, Z+5	; 0x05
    6dfe:	88 23       	and	r24, r24
    6e00:	21 f0       	breq	.+8      	; 0x6e0a <modbus_connection_handler+0xda>
			tcp_disconnect( socket );
    6e02:	c7 01       	movw	r24, r14
    6e04:	0e 94 e2 20 	call	0x41c4	; 0x41c4 <tcp_disconnect>
    6e08:	1b c0       	rjmp	.+54     	; 0x6e40 <modbus_connection_handler+0x110>
			return;
		}

		/* Length is a byte count of Modbus PDU (function code + data) and the unit identifier. */
		USHORT usLength;
		usLength  = session->aucTCPBuf[ MB_TCP_LEN + 0 ]<<8;
    6e0a:	f8 01       	movw	r30, r16
    6e0c:	97 81       	ldd	r25, Z+7	; 0x07
    6e0e:	80 e0       	ldi	r24, 0x00	; 0
		usLength |= session->aucTCPBuf[ MB_TCP_LEN + 1 ];

		/* The frame is complete. */
		if( ( MB_TCP_UID + usLength ) == session->usTCPBufLen ) {
    6e10:	20 85       	ldd	r18, Z+8	; 0x08
    6e12:	30 e0       	ldi	r19, 0x00	; 0
    6e14:	82 2b       	or	r24, r18
    6e16:	93 2b       	or	r25, r19
    6e18:	06 96       	adiw	r24, 0x06	; 6
    6e1a:	06 5f       	subi	r16, 0xF6	; 246
    6e1c:	1e 4f       	sbci	r17, 0xFE	; 254
    6e1e:	f8 01       	movw	r30, r16
    6e20:	20 81       	ld	r18, Z
    6e22:	31 81       	ldd	r19, Z+1	; 0x01
    6e24:	82 17       	cp	r24, r18
    6e26:	93 07       	cpc	r25, r19
    6e28:	59 f4       	brne	.+22     	; 0x6e40 <modbus_connection_handler+0x110>
			tcp_listener_socket = socket;
    6e2a:	f0 92 96 0a 	sts	0x0A96, r15
    6e2e:	e0 92 95 0a 	sts	0x0A95, r14
			uiModbusTimeOutCounter = 200;
    6e32:	88 ec       	ldi	r24, 0xC8	; 200
    6e34:	80 93 4a 01 	sts	0x014A, r24
			(void)xMBPortEventPost( EV_FRAME_RECEIVED );
    6e38:	81 e0       	ldi	r24, 0x01	; 1
    6e3a:	90 e0       	ldi	r25, 0x00	; 0
    6e3c:	0e 94 18 0d 	call	0x1a30	; 0x1a30 <xMBPortEventPost>
	}
	 break;

	default: break;
    }
}
    6e40:	df 91       	pop	r29
    6e42:	cf 91       	pop	r28
    6e44:	1f 91       	pop	r17
    6e46:	0f 91       	pop	r16
    6e48:	ff 90       	pop	r15
    6e4a:	ef 90       	pop	r14
    6e4c:	08 95       	ret

00006e4e <eMBTCPStart>:
}

void
eMBTCPStart( void )
{
}
    6e4e:	08 95       	ret

00006e50 <eMBTCPSend>:
	return eStatus;
}

eMBErrorCode
eMBTCPSend( UCHAR _unused, const UCHAR * pucFrame, USHORT usLength )
{
    6e50:	fb 01       	movw	r30, r22
	eMBErrorCode	eStatus = MB_ENOERR;
	UCHAR		  *pucMBTCPFrame = ( UCHAR * ) pucFrame - MB_TCP_FUNC;
    6e52:	37 97       	sbiw	r30, 0x07	; 7
	 * function with the buffer returned by the previous call. Therefore we 
	 * only have to update the length in the header. Note that the length 
	 * header includes the size of the Modbus PDU and the UID Byte. Therefore 
	 * the length is usLength plus one.
	 */
	pucMBTCPFrame[MB_TCP_LEN] = ( usLength + 1 ) >> 8U;
    6e54:	4f 5f       	subi	r20, 0xFF	; 255
    6e56:	5f 4f       	sbci	r21, 0xFF	; 255
    6e58:	54 83       	std	Z+4, r21	; 0x04
    6e5a:	41 50       	subi	r20, 0x01	; 1
    6e5c:	50 40       	sbci	r21, 0x00	; 0
	pucMBTCPFrame[MB_TCP_LEN + 1] = ( usLength + 1 ) & 0xFF;
    6e5e:	84 2f       	mov	r24, r20
    6e60:	8f 5f       	subi	r24, 0xFF	; 255
    6e62:	85 83       	std	Z+5, r24	; 0x05
	if( xMBTCPPortSendResponse( pucMBTCPFrame, usTCPLength ) == FALSE )
    6e64:	49 5f       	subi	r20, 0xF9	; 249
    6e66:	5f 4f       	sbci	r21, 0xFF	; 255
    6e68:	cf 01       	movw	r24, r30
    6e6a:	ba 01       	movw	r22, r20
    6e6c:	0e 94 61 36 	call	0x6cc2	; 0x6cc2 <xMBTCPPortSendResponse>
    6e70:	88 23       	and	r24, r24
    6e72:	19 f4       	brne	.+6      	; 0x6e7a <eMBTCPSend+0x2a>
    6e74:	25 e0       	ldi	r18, 0x05	; 5
    6e76:	30 e0       	ldi	r19, 0x00	; 0
    6e78:	02 c0       	rjmp	.+4      	; 0x6e7e <eMBTCPSend+0x2e>
    6e7a:	20 e0       	ldi	r18, 0x00	; 0
    6e7c:	30 e0       	ldi	r19, 0x00	; 0
	{
		eStatus = MB_EIO;
	}
	return eStatus;
}
    6e7e:	c9 01       	movw	r24, r18
    6e80:	08 95       	ret

00006e82 <eMBTCPReceive>:
	vMBTCPPortDisable( );
}

eMBErrorCode
eMBTCPReceive( UCHAR * pucRcvAddress, UCHAR ** ppucFrame, USHORT * pusLength )
{
    6e82:	cf 92       	push	r12
    6e84:	df 92       	push	r13
    6e86:	ef 92       	push	r14
    6e88:	ff 92       	push	r15
    6e8a:	0f 93       	push	r16
    6e8c:	1f 93       	push	r17
    6e8e:	df 93       	push	r29
    6e90:	cf 93       	push	r28
    6e92:	00 d0       	rcall	.+0      	; 0x6e94 <eMBTCPReceive+0x12>
    6e94:	00 d0       	rcall	.+0      	; 0x6e96 <eMBTCPReceive+0x14>
    6e96:	cd b7       	in	r28, 0x3d	; 61
    6e98:	de b7       	in	r29, 0x3e	; 62
    6e9a:	6c 01       	movw	r12, r24
    6e9c:	8b 01       	movw	r16, r22
    6e9e:	7a 01       	movw	r14, r20
	eMBErrorCode	eStatus = MB_EIO;
	UCHAR		  *pucMBTCPFrame;
	USHORT		  usLength;
	USHORT		  usPID;

	if( xMBTCPPortGetRequest( &pucMBTCPFrame, &usLength ) != FALSE )
    6ea0:	ce 01       	movw	r24, r28
    6ea2:	01 96       	adiw	r24, 0x01	; 1
    6ea4:	be 01       	movw	r22, r28
    6ea6:	6d 5f       	subi	r22, 0xFD	; 253
    6ea8:	7f 4f       	sbci	r23, 0xFF	; 255
    6eaa:	0e 94 29 36 	call	0x6c52	; 0x6c52 <xMBTCPPortGetRequest>
    6eae:	88 23       	and	r24, r24
    6eb0:	d1 f0       	breq	.+52     	; 0x6ee6 <eMBTCPReceive+0x64>
	{
		usPID = pucMBTCPFrame[MB_TCP_PID] << 8U;
    6eb2:	e9 81       	ldd	r30, Y+1	; 0x01
    6eb4:	fa 81       	ldd	r31, Y+2	; 0x02
    6eb6:	92 81       	ldd	r25, Z+2	; 0x02
    6eb8:	80 e0       	ldi	r24, 0x00	; 0
		usPID |= pucMBTCPFrame[MB_TCP_PID + 1];

		if( usPID == MB_TCP_PROTOCOL_ID )
    6eba:	23 81       	ldd	r18, Z+3	; 0x03
    6ebc:	30 e0       	ldi	r19, 0x00	; 0
    6ebe:	82 2b       	or	r24, r18
    6ec0:	93 2b       	or	r25, r19
    6ec2:	89 2b       	or	r24, r25
    6ec4:	81 f4       	brne	.+32     	; 0x6ee6 <eMBTCPReceive+0x64>
		{
			*ppucFrame = &pucMBTCPFrame[MB_TCP_FUNC];
    6ec6:	37 96       	adiw	r30, 0x07	; 7
    6ec8:	d8 01       	movw	r26, r16
    6eca:	ed 93       	st	X+, r30
    6ecc:	fc 93       	st	X, r31
			*pusLength = usLength - MB_TCP_FUNC;
    6ece:	8b 81       	ldd	r24, Y+3	; 0x03
    6ed0:	9c 81       	ldd	r25, Y+4	; 0x04
    6ed2:	07 97       	sbiw	r24, 0x07	; 7
    6ed4:	f7 01       	movw	r30, r14
    6ed6:	91 83       	std	Z+1, r25	; 0x01
    6ed8:	80 83       	st	Z, r24
			eStatus = MB_ENOERR;

			/* Modbus TCP does not use any addresses. Fake the source address such
			 * that the processing part deals with this frame.
			 */
			*pucRcvAddress = MB_TCP_PSEUDO_ADDRESS;
    6eda:	8f ef       	ldi	r24, 0xFF	; 255
    6edc:	d6 01       	movw	r26, r12
    6ede:	8c 93       	st	X, r24
    6ee0:	20 e0       	ldi	r18, 0x00	; 0
    6ee2:	30 e0       	ldi	r19, 0x00	; 0
    6ee4:	02 c0       	rjmp	.+4      	; 0x6eea <eMBTCPReceive+0x68>
    6ee6:	25 e0       	ldi	r18, 0x05	; 5
    6ee8:	30 e0       	ldi	r19, 0x00	; 0
	else
	{
		eStatus = MB_EIO;
	}
	return eStatus;
}
    6eea:	c9 01       	movw	r24, r18
    6eec:	0f 90       	pop	r0
    6eee:	0f 90       	pop	r0
    6ef0:	0f 90       	pop	r0
    6ef2:	0f 90       	pop	r0
    6ef4:	cf 91       	pop	r28
    6ef6:	df 91       	pop	r29
    6ef8:	1f 91       	pop	r17
    6efa:	0f 91       	pop	r16
    6efc:	ff 90       	pop	r15
    6efe:	ef 90       	pop	r14
    6f00:	df 90       	pop	r13
    6f02:	cf 90       	pop	r12
    6f04:	08 95       	ret

00006f06 <eMBTCPStop>:

void
eMBTCPStop( void )
{
	/* Make sure that no more clients are connected. */
	vMBTCPPortDisable( );
    6f06:	0e 94 15 36 	call	0x6c2a	; 0x6c2a <vMBTCPPortDisable>
}
    6f0a:	08 95       	ret

00006f0c <eMBTCPDoInit>:
eMBErrorCode
eMBTCPDoInit( USHORT ucTCPPort )
{
	eMBErrorCode eStatus = MB_ENOERR;

	if( xMBTCPPortInit( ucTCPPort ) == FALSE ) {
    6f0c:	0e 94 8a 36 	call	0x6d14	; 0x6d14 <xMBTCPPortInit>
    6f10:	88 23       	and	r24, r24
    6f12:	19 f4       	brne	.+6      	; 0x6f1a <eMBTCPDoInit+0xe>
    6f14:	23 e0       	ldi	r18, 0x03	; 3
    6f16:	30 e0       	ldi	r19, 0x00	; 0
    6f18:	02 c0       	rjmp	.+4      	; 0x6f1e <eMBTCPDoInit+0x12>
    6f1a:	20 e0       	ldi	r18, 0x00	; 0
    6f1c:	30 e0       	ldi	r19, 0x00	; 0
		eStatus = MB_EPORTERR;
	}

	return eStatus;
}
    6f1e:	c9 01       	movw	r24, r18
    6f20:	08 95       	ret

00006f22 <dhcp_client_abort>:
 *	   may want to deconfigure the network interface to no longer occupy an
 *	   IP address managed by the DHCP server.
 */
void dhcp_client_abort()
{
	if( DHCP_STATE_INIT == state.state )
    6f22:	80 91 97 0a 	lds	r24, 0x0A97
    6f26:	90 91 98 0a 	lds	r25, 0x0A98
    6f2a:	89 2b       	or	r24, r25
    6f2c:	81 f0       	breq	.+32     	; 0x6f4e <dhcp_client_abort+0x2c>
		return;

	timer_free(state.timer);
    6f2e:	80 91 9d 0a 	lds	r24, 0x0A9D
    6f32:	90 91 9e 0a 	lds	r25, 0x0A9E
    6f36:	0e 94 e9 31 	call	0x63d2	; 0x63d2 <timer_free>
	udp_socket_free(state.socket);
    6f3a:	80 91 9b 0a 	lds	r24, 0x0A9B
    6f3e:	90 91 9c 0a 	lds	r25, 0x0A9C
    6f42:	0e 94 c7 2e 	call	0x5d8e	; 0x5d8e <udp_socket_free>
	state.state = DHCP_STATE_INIT;
    6f46:	10 92 98 0a 	sts	0x0A98, r1
    6f4a:	10 92 97 0a 	sts	0x0A97, r1
    6f4e:	08 95       	ret

00006f50 <dhcp_client_start>:
 *
 * \param[in] callback A function pointer which is called for every event the client generates.
 * \returns \c true if the client was started successfully, \c false on failure.
 */
bool dhcp_client_start(dhcp_client_callback callback)
{
    6f50:	0f 93       	push	r16
    6f52:	1f 93       	push	r17
    6f54:	cf 93       	push	r28
    6f56:	df 93       	push	r29
    6f58:	8c 01       	movw	r16, r24
	if(state.state != DHCP_STATE_INIT || !callback)
    6f5a:	c7 e9       	ldi	r28, 0x97	; 151
    6f5c:	da e0       	ldi	r29, 0x0A	; 10
    6f5e:	80 91 97 0a 	lds	r24, 0x0A97
    6f62:	90 91 98 0a 	lds	r25, 0x0A98
    6f66:	89 2b       	or	r24, r25
    6f68:	09 f0       	breq	.+2      	; 0x6f6c <dhcp_client_start+0x1c>
    6f6a:	49 c0       	rjmp	.+146    	; 0x6ffe <dhcp_client_start+0xae>
    6f6c:	01 15       	cp	r16, r1
    6f6e:	11 05       	cpc	r17, r1
    6f70:	09 f4       	brne	.+2      	; 0x6f74 <dhcp_client_start+0x24>
    6f72:	45 c0       	rjmp	.+138    	; 0x6ffe <dhcp_client_start+0xae>
		return false;

	memset(&state, 0, sizeof(state));
    6f74:	8d e1       	ldi	r24, 0x1D	; 29
    6f76:	fe 01       	movw	r30, r28
    6f78:	11 92       	st	Z+, r1
    6f7a:	8a 95       	dec	r24
    6f7c:	e9 f7       	brne	.-6      	; 0x6f78 <dhcp_client_start+0x28>

	/* allocate timer */
	state.timer = timer_alloc(dhcp_client_timeout, 0);
    6f7e:	84 ef       	ldi	r24, 0xF4	; 244
    6f80:	99 e3       	ldi	r25, 0x39	; 57
    6f82:	60 e0       	ldi	r22, 0x00	; 0
    6f84:	70 e0       	ldi	r23, 0x00	; 0
    6f86:	0e 94 9b 32 	call	0x6536	; 0x6536 <timer_alloc>
    6f8a:	90 93 9e 0a 	sts	0x0A9E, r25
    6f8e:	80 93 9d 0a 	sts	0x0A9D, r24
	if( !timer_valid(state.timer) ) {
    6f92:	05 97       	sbiw	r24, 0x05	; 5
    6f94:	a0 f5       	brcc	.+104    	; 0x6ffe <dhcp_client_start+0xae>
		return false;
	}

	/* allocate udp socket */
	state.socket = udp_socket_alloc(dhcp_client_incoming);
    6f96:	8c ec       	ldi	r24, 0xCC	; 204
    6f98:	98 e3       	ldi	r25, 0x38	; 56
    6f9a:	0e 94 3a 2f 	call	0x5e74	; 0x5e74 <udp_socket_alloc>
    6f9e:	90 93 9c 0a 	sts	0x0A9C, r25
    6fa2:	80 93 9b 0a 	sts	0x0A9B, r24
	if( !udp_socket_valid(state.socket) ) {
    6fa6:	02 97       	sbiw	r24, 0x02	; 2
    6fa8:	38 f0       	brcs	.+14     	; 0x6fb8 <dhcp_client_start+0x68>
		timer_free(state.timer);
    6faa:	80 91 9d 0a 	lds	r24, 0x0A9D
    6fae:	90 91 9e 0a 	lds	r25, 0x0A9E
    6fb2:	0e 94 e9 31 	call	0x63d2	; 0x63d2 <timer_free>
    6fb6:	23 c0       	rjmp	.+70     	; 0x6ffe <dhcp_client_start+0xae>
		return false;
	}

	/* reset network configuration */

	ip_set_address(state.ip_local);
    6fb8:	ce 01       	movw	r24, r28
    6fba:	0c 96       	adiw	r24, 0x0c	; 12
    6fbc:	0e 94 41 1f 	call	0x3e82	; 0x3e82 <ip_set_address>
	ip_set_netmask(state.ip_netmask);
    6fc0:	ce 01       	movw	r24, r28
    6fc2:	40 96       	adiw	r24, 0x10	; 16
    6fc4:	0e 94 22 1f 	call	0x3e44	; 0x3e44 <ip_set_netmask>
	ip_set_gateway(state.ip_gateway);
    6fc8:	ce 01       	movw	r24, r28
    6fca:	44 96       	adiw	r24, 0x14	; 20
    6fcc:	0e 94 0a 1f 	call	0x3e14	; 0x3e14 <ip_set_gateway>

	/* start on the next timeout */
	timer_set(state.timer, 1000);
    6fd0:	80 91 9d 0a 	lds	r24, 0x0A9D
    6fd4:	90 91 9e 0a 	lds	r25, 0x0A9E
    6fd8:	48 ee       	ldi	r20, 0xE8	; 232
    6fda:	53 e0       	ldi	r21, 0x03	; 3
    6fdc:	60 e0       	ldi	r22, 0x00	; 0
    6fde:	70 e0       	ldi	r23, 0x00	; 0
    6fe0:	0e 94 f9 31 	call	0x63f2	; 0x63f2 <timer_set>
	state.state = DHCP_STATE_INIT;
    6fe4:	10 92 98 0a 	sts	0x0A98, r1
    6fe8:	10 92 97 0a 	sts	0x0A97, r1
	state.callback = callback;
    6fec:	10 93 9a 0a 	sts	0x0A9A, r17
    6ff0:	00 93 99 0a 	sts	0x0A99, r16
	state.retries = 5;
    6ff4:	85 e0       	ldi	r24, 0x05	; 5
    6ff6:	80 93 b3 0a 	sts	0x0AB3, r24
    6ffa:	81 e0       	ldi	r24, 0x01	; 1
    6ffc:	01 c0       	rjmp	.+2      	; 0x7000 <dhcp_client_start+0xb0>

	return true;
    6ffe:	80 e0       	ldi	r24, 0x00	; 0
}
    7000:	df 91       	pop	r29
    7002:	cf 91       	pop	r28
    7004:	1f 91       	pop	r17
    7006:	0f 91       	pop	r16
    7008:	08 95       	ret

0000700a <dhcp_client_send>:
 * Generates and sends a DHCP packet appropriate for the current client state.
 *
 * \returns \c true on success, \c false on failure.
 */
bool dhcp_client_send()
{
    700a:	0f 93       	push	r16
    700c:	1f 93       	push	r17
    700e:	cf 93       	push	r28
    7010:	df 93       	push	r29
	/* generate dhcp header */
	struct dhcp_header* packet = (struct dhcp_header*) udp_get_buffer();
    7012:	0a eb       	ldi	r16, 0xBA	; 186
    7014:	1e e0       	ldi	r17, 0x0E	; 14
	memset(packet, 0, sizeof(*packet));
    7016:	80 ef       	ldi	r24, 0xF0	; 240
    7018:	f8 01       	movw	r30, r16
    701a:	11 92       	st	Z+, r1
    701c:	8a 95       	dec	r24
    701e:	e9 f7       	brne	.-6      	; 0x701a <dhcp_client_send+0x10>
	packet->op = DHCP_OP_BOOTREQUEST;
    7020:	81 e0       	ldi	r24, 0x01	; 1
    7022:	80 93 ba 0e 	sts	0x0EBA, r24
	packet->htype = DHCP_HTYPE_ETHERNET;
    7026:	80 93 bb 0e 	sts	0x0EBB, r24
	packet->hlen = DHCP_HLEN_ETHERNET;
    702a:	86 e0       	ldi	r24, 0x06	; 6
    702c:	80 93 bc 0e 	sts	0x0EBC, r24
	packet->xid = HTON32(DHCP_CLIENT_XID);
    7030:	85 e5       	ldi	r24, 0x55	; 85
    7032:	95 e0       	ldi	r25, 0x05	; 5
    7034:	a9 e9       	ldi	r26, 0x99	; 153
    7036:	b4 e3       	ldi	r27, 0x34	; 52
    7038:	80 93 be 0e 	sts	0x0EBE, r24
    703c:	90 93 bf 0e 	sts	0x0EBF, r25
    7040:	a0 93 c0 0e 	sts	0x0EC0, r26
    7044:	b0 93 c1 0e 	sts	0x0EC1, r27
	packet->flags = HTON16(DHCP_FLAG_BROADCAST);
    7048:	80 e8       	ldi	r24, 0x80	; 128
    704a:	90 e0       	ldi	r25, 0x00	; 0
    704c:	90 93 c5 0e 	sts	0x0EC5, r25
    7050:	80 93 c4 0e 	sts	0x0EC4, r24
	packet->cookie = HTON32(DHCP_COOKIE);
    7054:	83 e6       	ldi	r24, 0x63	; 99
    7056:	92 e8       	ldi	r25, 0x82	; 130
    7058:	a3 e5       	ldi	r26, 0x53	; 83
    705a:	b3 e6       	ldi	r27, 0x63	; 99
    705c:	80 93 a6 0f 	sts	0x0FA6, r24
    7060:	90 93 a7 0f 	sts	0x0FA7, r25
    7064:	a0 93 a8 0f 	sts	0x0FA8, r26
    7068:	b0 93 a9 0f 	sts	0x0FA9, r27
	memcpy(packet->ciaddr, ip_get_address(), 4);
    706c:	0e 94 d9 1e 	call	0x3db2	; 0x3db2 <ip_get_address>
    7070:	fc 01       	movw	r30, r24
    7072:	80 81       	ld	r24, Z
    7074:	91 81       	ldd	r25, Z+1	; 0x01
    7076:	a2 81       	ldd	r26, Z+2	; 0x02
    7078:	b3 81       	ldd	r27, Z+3	; 0x03
    707a:	80 93 c6 0e 	sts	0x0EC6, r24
    707e:	90 93 c7 0e 	sts	0x0EC7, r25
    7082:	a0 93 c8 0e 	sts	0x0EC8, r26
    7086:	b0 93 c9 0e 	sts	0x0EC9, r27
	memcpy(packet->chaddr, ethernet_get_mac(), 6);
    708a:	0e 94 20 1e 	call	0x3c40	; 0x3c40 <ethernet_get_mac>
    708e:	d8 01       	movw	r26, r16
    7090:	5c 96       	adiw	r26, 0x1c	; 28
    7092:	fc 01       	movw	r30, r24
    7094:	86 e0       	ldi	r24, 0x06	; 6
    7096:	01 90       	ld	r0, Z+
    7098:	0d 92       	st	X+, r0
    709a:	81 50       	subi	r24, 0x01	; 1
    709c:	e1 f7       	brne	.-8      	; 0x7096 <dhcp_client_send+0x8c>

	/* determine message type from current state */
	uint8_t msg_type;
	if(state.state == DHCP_STATE_SELECTING)
    709e:	20 91 97 0a 	lds	r18, 0x0A97
    70a2:	30 91 98 0a 	lds	r19, 0x0A98
    70a6:	21 30       	cpi	r18, 0x01	; 1
    70a8:	31 05       	cpc	r19, r1
    70aa:	11 f4       	brne	.+4      	; 0x70b0 <dhcp_client_send+0xa6>
    70ac:	41 e0       	ldi	r20, 0x01	; 1
    70ae:	08 c0       	rjmp	.+16     	; 0x70c0 <dhcp_client_send+0xb6>
		msg_type = DHCP_MESSAGETYPE_DHCPDISCOVER;
	else if(state.state == DHCP_STATE_REQUESTING ||
    70b0:	22 30       	cpi	r18, 0x02	; 2
    70b2:	31 05       	cpc	r19, r1
    70b4:	21 f0       	breq	.+8      	; 0x70be <dhcp_client_send+0xb4>
    70b6:	24 30       	cpi	r18, 0x04	; 4
    70b8:	31 05       	cpc	r19, r1
    70ba:	09 f0       	breq	.+2      	; 0x70be <dhcp_client_send+0xb4>
    70bc:	67 c0       	rjmp	.+206    	; 0x718c <dhcp_client_send+0x182>
    70be:	43 e0       	ldi	r20, 0x03	; 3
 * \param[in] type The message type to add to the packet.
 * \returns A pointer to the packet's new end.
 */
uint8_t* dhcp_client_packet_add_msgtype(uint8_t* options, uint8_t type)
{
	*options++ = DHCP_OPTION_MESSAGETYPE;
    70c0:	85 e3       	ldi	r24, 0x35	; 53
    70c2:	80 93 aa 0f 	sts	0x0FAA, r24
	*options++ = DHCP_OPTION_LEN_MESSAGETYPE;
    70c6:	91 e0       	ldi	r25, 0x01	; 1
    70c8:	90 93 ab 0f 	sts	0x0FAB, r25
	*options++ = type;
    70cc:	40 93 ac 0f 	sts	0x0FAC, r20
 * \param[in] options A pointer to the packet's end.
 * \returns A pointer to the packet's new end.
 */
uint8_t* dhcp_client_packet_add_params(uint8_t* options)
{
	*options++ = DHCP_OPTION_PARAMREQUEST;
    70d0:	87 e3       	ldi	r24, 0x37	; 55
    70d2:	80 93 ad 0f 	sts	0x0FAD, r24
	*options++ = 2;
    70d6:	82 e0       	ldi	r24, 0x02	; 2
    70d8:	80 93 ae 0f 	sts	0x0FAE, r24
	*options++ = DHCP_OPTION_NETMASK;
    70dc:	90 93 af 0f 	sts	0x0FAF, r25
	*options++ = DHCP_OPTION_ROUTER;
    70e0:	83 e0       	ldi	r24, 0x03	; 3
    70e2:	80 93 b0 0f 	sts	0x0FB0, r24
    70e6:	c1 eb       	ldi	r28, 0xB1	; 177
    70e8:	df e0       	ldi	r29, 0x0F	; 15

	/* append dhcp options */
	uint8_t* options_end = (uint8_t*) (packet + 1);
	options_end = dhcp_client_packet_add_msgtype(options_end, msg_type);
	options_end = dhcp_client_packet_add_params(options_end);
	if(state.state == DHCP_STATE_REQUESTING)
    70ea:	22 30       	cpi	r18, 0x02	; 2
    70ec:	31 05       	cpc	r19, r1
    70ee:	61 f5       	brne	.+88     	; 0x7148 <dhcp_client_send+0x13e>
 * \param[in] options A pointer to the packet's end.
 * \returns A pointer to the packet's new end.
 */
uint8_t* dhcp_client_packet_add_ip(uint8_t* options)
{
	*options++ = DHCP_OPTION_REQUESTIP;
    70f0:	82 e3       	ldi	r24, 0x32	; 50
    70f2:	80 93 b1 0f 	sts	0x0FB1, r24
	*options++ = DHCP_OPTION_LEN_REQUESTIP;
    70f6:	24 e0       	ldi	r18, 0x04	; 4
    70f8:	20 93 b2 0f 	sts	0x0FB2, r18
	memcpy(options, state.ip_local, sizeof(state.ip_local));
    70fc:	80 91 a3 0a 	lds	r24, 0x0AA3
    7100:	90 91 a4 0a 	lds	r25, 0x0AA4
    7104:	a0 91 a5 0a 	lds	r26, 0x0AA5
    7108:	b0 91 a6 0a 	lds	r27, 0x0AA6
    710c:	80 93 b3 0f 	sts	0x0FB3, r24
    7110:	90 93 b4 0f 	sts	0x0FB4, r25
    7114:	a0 93 b5 0f 	sts	0x0FB5, r26
    7118:	b0 93 b6 0f 	sts	0x0FB6, r27
 * \param[in] options A pointer to the packet's end.
 * \returns A pointer to the packet's new end.
 */
uint8_t* dhcp_client_packet_add_server(uint8_t* options)
{
	*options++ = DHCP_OPTION_SERVERID;
    711c:	86 e3       	ldi	r24, 0x36	; 54
    711e:	80 93 b7 0f 	sts	0x0FB7, r24
	*options++ = DHCP_OPTION_LEN_SERVERID;
    7122:	20 93 b8 0f 	sts	0x0FB8, r18
	memcpy(options, state.ip_server, sizeof(state.ip_server));
    7126:	80 91 9f 0a 	lds	r24, 0x0A9F
    712a:	90 91 a0 0a 	lds	r25, 0x0AA0
    712e:	a0 91 a1 0a 	lds	r26, 0x0AA1
    7132:	b0 91 a2 0a 	lds	r27, 0x0AA2
    7136:	80 93 b9 0f 	sts	0x0FB9, r24
    713a:	90 93 ba 0f 	sts	0x0FBA, r25
    713e:	a0 93 bb 0f 	sts	0x0FBB, r26
    7142:	b0 93 bc 0f 	sts	0x0FBC, r27
	options += sizeof(state.ip_server);
    7146:	2c 96       	adiw	r28, 0x0c	; 12
 * \param[in] options A pointer to the packet's end.
 * \returns A pointer to the packet's new end.
 */
uint8_t* dhcp_client_packet_add_end(uint8_t* options)
{
	*options++ = DHCP_OPTION_END;
    7148:	8f ef       	ldi	r24, 0xFF	; 255
    714a:	88 83       	st	Y, r24
		options_end = dhcp_client_packet_add_server(options_end);
	}
	options_end = dhcp_client_packet_add_end(options_end);

	/* send dhcp packet */
	if(!udp_bind_local(state.socket, 68))
    714c:	80 91 9b 0a 	lds	r24, 0x0A9B
    7150:	90 91 9c 0a 	lds	r25, 0x0A9C
    7154:	64 e4       	ldi	r22, 0x44	; 68
    7156:	70 e0       	ldi	r23, 0x00	; 0
    7158:	0e 94 db 2e 	call	0x5db6	; 0x5db6 <udp_bind_local>
    715c:	88 23       	and	r24, r24
    715e:	b1 f0       	breq	.+44     	; 0x718c <dhcp_client_send+0x182>
		return false;
	if(!udp_bind_remote(state.socket, 0, 67))
    7160:	80 91 9b 0a 	lds	r24, 0x0A9B
    7164:	90 91 9c 0a 	lds	r25, 0x0A9C
    7168:	60 e0       	ldi	r22, 0x00	; 0
    716a:	70 e0       	ldi	r23, 0x00	; 0
    716c:	43 e4       	ldi	r20, 0x43	; 67
    716e:	50 e0       	ldi	r21, 0x00	; 0
    7170:	0e 94 23 30 	call	0x6046	; 0x6046 <udp_bind_remote>
    7174:	88 23       	and	r24, r24
    7176:	51 f0       	breq	.+20     	; 0x718c <dhcp_client_send+0x182>
		return false;
	return udp_send(state.socket, options_end - (uint8_t*) packet);
    7178:	c9 5b       	subi	r28, 0xB9	; 185
    717a:	de 40       	sbci	r29, 0x0E	; 14
    717c:	80 91 9b 0a 	lds	r24, 0x0A9B
    7180:	90 91 9c 0a 	lds	r25, 0x0A9C
    7184:	be 01       	movw	r22, r28
    7186:	0e 94 b3 2f 	call	0x5f66	; 0x5f66 <udp_send>
    718a:	01 c0       	rjmp	.+2      	; 0x718e <dhcp_client_send+0x184>
    718c:	80 e0       	ldi	r24, 0x00	; 0
}
    718e:	df 91       	pop	r29
    7190:	cf 91       	pop	r28
    7192:	1f 91       	pop	r17
    7194:	0f 91       	pop	r16
    7196:	08 95       	ret

00007198 <dhcp_client_incoming>:

/**
 * UDP callback function which handles all incoming DHCP packets.
 */
void dhcp_client_incoming(int socket, uint8_t* data, uint16_t data_len)
{
    7198:	1f 93       	push	r17
    719a:	cf 93       	push	r28
    719c:	df 93       	push	r29
	const struct dhcp_header* header = (struct dhcp_header*) data;
    719e:	eb 01       	movw	r28, r22

	/* accept responses only */
	if(header->op != DHCP_OP_BOOTREPLY)
    71a0:	88 81       	ld	r24, Y
    71a2:	82 30       	cpi	r24, 0x02	; 2
    71a4:	09 f0       	breq	.+2      	; 0x71a8 <dhcp_client_incoming+0x10>
    71a6:	1c c1       	rjmp	.+568    	; 0x73e0 <dhcp_client_incoming+0x248>
		return;

	/* accept responses with our id only */
	if(header->xid != HTON32(DHCP_CLIENT_XID))
    71a8:	8c 81       	ldd	r24, Y+4	; 0x04
    71aa:	9d 81       	ldd	r25, Y+5	; 0x05
    71ac:	ae 81       	ldd	r26, Y+6	; 0x06
    71ae:	bf 81       	ldd	r27, Y+7	; 0x07
    71b0:	85 55       	subi	r24, 0x55	; 85
    71b2:	95 40       	sbci	r25, 0x05	; 5
    71b4:	a9 49       	sbci	r26, 0x99	; 153
    71b6:	b4 43       	sbci	r27, 0x34	; 52
    71b8:	09 f0       	breq	.+2      	; 0x71bc <dhcp_client_incoming+0x24>
    71ba:	12 c1       	rjmp	.+548    	; 0x73e0 <dhcp_client_incoming+0x248>
		return;

	/* accept responses with correct cookie only */
	if(header->cookie != HTON32(DHCP_COOKIE))
    71bc:	c4 51       	subi	r28, 0x14	; 20
    71be:	df 4f       	sbci	r29, 0xFF	; 255
    71c0:	88 81       	ld	r24, Y
    71c2:	99 81       	ldd	r25, Y+1	; 0x01
    71c4:	aa 81       	ldd	r26, Y+2	; 0x02
    71c6:	bb 81       	ldd	r27, Y+3	; 0x03
    71c8:	cc 5e       	subi	r28, 0xEC	; 236
    71ca:	d0 40       	sbci	r29, 0x00	; 0
    71cc:	83 56       	subi	r24, 0x63	; 99
    71ce:	92 48       	sbci	r25, 0x82	; 130
    71d0:	a3 45       	sbci	r26, 0x53	; 83
    71d2:	b3 46       	sbci	r27, 0x63	; 99
    71d4:	09 f0       	breq	.+2      	; 0x71d8 <dhcp_client_incoming+0x40>
    71d6:	04 c1       	rjmp	.+520    	; 0x73e0 <dhcp_client_incoming+0x248>
		return;

	/* accept responses with our hardware address only */
	if(memcmp(header->chaddr, ethernet_get_mac(), 6) != 0)
    71d8:	0e 94 20 1e 	call	0x3c40	; 0x3c40 <ethernet_get_mac>
    71dc:	bc 01       	movw	r22, r24
    71de:	ce 01       	movw	r24, r28
    71e0:	4c 96       	adiw	r24, 0x1c	; 28
    71e2:	46 e0       	ldi	r20, 0x06	; 6
    71e4:	50 e0       	ldi	r21, 0x00	; 0
    71e6:	0e 94 b9 3f 	call	0x7f72	; 0x7f72 <memcmp>
    71ea:	00 97       	sbiw	r24, 0x00	; 0
    71ec:	09 f0       	breq	.+2      	; 0x71f0 <dhcp_client_incoming+0x58>
    71ee:	f8 c0       	rjmp	.+496    	; 0x73e0 <dhcp_client_incoming+0x248>
 * \param[in] packet The packet received from the DHCP server.
 * \returns The message type of the packet on success, \c 0 on failure.
 */
uint8_t dhcp_client_parse(const struct dhcp_header* packet)
{
	if(!packet)
    71f0:	20 97       	sbiw	r28, 0x00	; 0
    71f2:	09 f4       	brne	.+2      	; 0x71f6 <dhcp_client_incoming+0x5e>
    71f4:	f5 c0       	rjmp	.+490    	; 0x73e0 <dhcp_client_incoming+0x248>
		return 0;

	/* save ip address proposed by the server */
	memcpy(state.ip_local, packet->yiaddr, sizeof(state.ip_local));
    71f6:	88 89       	ldd	r24, Y+16	; 0x10
    71f8:	99 89       	ldd	r25, Y+17	; 0x11
    71fa:	aa 89       	ldd	r26, Y+18	; 0x12
    71fc:	bb 89       	ldd	r27, Y+19	; 0x13
    71fe:	80 93 a3 0a 	sts	0x0AA3, r24
    7202:	90 93 a4 0a 	sts	0x0AA4, r25
    7206:	a0 93 a5 0a 	sts	0x0AA5, r26
    720a:	b0 93 a6 0a 	sts	0x0AA6, r27

	/* parse options */
	uint8_t msg_type = 0;
	const uint8_t* opts = (const uint8_t*) (packet + 1);
    720e:	c0 51       	subi	r28, 0x10	; 16
    7210:	df 4f       	sbci	r29, 0xFF	; 255
    7212:	10 e0       	ldi	r17, 0x00	; 0
    7214:	01 c0       	rjmp	.+2      	; 0x7218 <dhcp_client_incoming+0x80>
    7216:	ef 01       	movw	r28, r30
	while(1)
	{
		const uint8_t* opt_data = opts + 2;
		uint8_t opt_type = *opts;
    7218:	fe 01       	movw	r30, r28
    721a:	81 91       	ld	r24, Z+
		uint8_t opt_len = *(opts + 1);
    721c:	29 81       	ldd	r18, Y+1	; 0x01

		if(opt_type == DHCP_OPTION_PAD)
    721e:	88 23       	and	r24, r24
    7220:	d1 f3       	breq	.-12     	; 0x7216 <dhcp_client_incoming+0x7e>
		{
			++opts;
		}
		else if(opt_type == DHCP_OPTION_END)
    7222:	8f 3f       	cpi	r24, 0xFF	; 255
    7224:	09 f4       	brne	.+2      	; 0x7228 <dhcp_client_incoming+0x90>
    7226:	67 c0       	rjmp	.+206    	; 0x72f6 <dhcp_client_incoming+0x15e>
	/* parse options */
	uint8_t msg_type = 0;
	const uint8_t* opts = (const uint8_t*) (packet + 1);
	while(1)
	{
		const uint8_t* opt_data = opts + 2;
    7228:	fe 01       	movw	r30, r28
    722a:	32 96       	adiw	r30, 0x02	; 2
		}
		else if(opt_type == DHCP_OPTION_END)
		{
			break;
		}
		else if(opt_type == DHCP_OPTION_NETMASK && opt_len == DHCP_OPTION_LEN_NETMASK)
    722c:	81 30       	cpi	r24, 0x01	; 1
    722e:	81 f4       	brne	.+32     	; 0x7250 <dhcp_client_incoming+0xb8>
    7230:	24 30       	cpi	r18, 0x04	; 4
    7232:	09 f0       	breq	.+2      	; 0x7236 <dhcp_client_incoming+0x9e>
    7234:	5a c0       	rjmp	.+180    	; 0x72ea <dhcp_client_incoming+0x152>
		{
			memcpy(state.ip_netmask, opt_data, sizeof(state.ip_netmask));
    7236:	80 81       	ld	r24, Z
    7238:	91 81       	ldd	r25, Z+1	; 0x01
    723a:	a2 81       	ldd	r26, Z+2	; 0x02
    723c:	b3 81       	ldd	r27, Z+3	; 0x03
    723e:	80 93 a7 0a 	sts	0x0AA7, r24
    7242:	90 93 a8 0a 	sts	0x0AA8, r25
    7246:	a0 93 a9 0a 	sts	0x0AA9, r26
    724a:	b0 93 aa 0a 	sts	0x0AAA, r27
    724e:	4a c0       	rjmp	.+148    	; 0x72e4 <dhcp_client_incoming+0x14c>
			opts += DHCP_OPTION_LEN_NETMASK + 2;
		}
		else if(opt_type == DHCP_OPTION_ROUTER && opt_len / 4 > 0)
    7250:	83 30       	cpi	r24, 0x03	; 3
    7252:	81 f4       	brne	.+32     	; 0x7274 <dhcp_client_incoming+0xdc>
    7254:	24 30       	cpi	r18, 0x04	; 4
    7256:	08 f4       	brcc	.+2      	; 0x725a <dhcp_client_incoming+0xc2>
    7258:	48 c0       	rjmp	.+144    	; 0x72ea <dhcp_client_incoming+0x152>
		{
			memcpy(state.ip_gateway, opt_data, sizeof(state.ip_gateway));
    725a:	80 81       	ld	r24, Z
    725c:	91 81       	ldd	r25, Z+1	; 0x01
    725e:	a2 81       	ldd	r26, Z+2	; 0x02
    7260:	b3 81       	ldd	r27, Z+3	; 0x03
    7262:	80 93 ab 0a 	sts	0x0AAB, r24
    7266:	90 93 ac 0a 	sts	0x0AAC, r25
    726a:	a0 93 ad 0a 	sts	0x0AAD, r26
    726e:	b0 93 ae 0a 	sts	0x0AAE, r27
    7272:	3b c0       	rjmp	.+118    	; 0x72ea <dhcp_client_incoming+0x152>
			opts += opt_len + 2;
		}
		else if(opt_type == DHCP_OPTION_TIMELEASE && opt_len == DHCP_OPTION_LEN_TIMELEASE)
    7274:	83 33       	cpi	r24, 0x33	; 51
    7276:	f1 f4       	brne	.+60     	; 0x72b4 <dhcp_client_incoming+0x11c>
    7278:	24 30       	cpi	r18, 0x04	; 4
    727a:	b9 f5       	brne	.+110    	; 0x72ea <dhcp_client_incoming+0x152>
		{
			state.time_rebind = ntoh32(*((const uint32_t*) opt_data));
    727c:	60 81       	ld	r22, Z
    727e:	71 81       	ldd	r23, Z+1	; 0x01
    7280:	82 81       	ldd	r24, Z+2	; 0x02
    7282:	93 81       	ldd	r25, Z+3	; 0x03
    7284:	0e 94 d7 20 	call	0x41ae	; 0x41ae <hton32>
			state.time_rebind -= state.time_rebind / 8;
    7288:	9b 01       	movw	r18, r22
    728a:	ac 01       	movw	r20, r24
    728c:	e3 e0       	ldi	r30, 0x03	; 3
    728e:	56 95       	lsr	r21
    7290:	47 95       	ror	r20
    7292:	37 95       	ror	r19
    7294:	27 95       	ror	r18
    7296:	ea 95       	dec	r30
    7298:	d1 f7       	brne	.-12     	; 0x728e <dhcp_client_incoming+0xf6>
    729a:	62 1b       	sub	r22, r18
    729c:	73 0b       	sbc	r23, r19
    729e:	84 0b       	sbc	r24, r20
    72a0:	95 0b       	sbc	r25, r21
    72a2:	60 93 af 0a 	sts	0x0AAF, r22
    72a6:	70 93 b0 0a 	sts	0x0AB0, r23
    72aa:	80 93 b1 0a 	sts	0x0AB1, r24
    72ae:	90 93 b2 0a 	sts	0x0AB2, r25
    72b2:	18 c0       	rjmp	.+48     	; 0x72e4 <dhcp_client_incoming+0x14c>
			opts += DHCP_OPTION_LEN_TIMELEASE + 2;
		}
		else if(opt_type == DHCP_OPTION_MESSAGETYPE && opt_len == DHCP_OPTION_LEN_MESSAGETYPE)
    72b4:	85 33       	cpi	r24, 0x35	; 53
    72b6:	31 f4       	brne	.+12     	; 0x72c4 <dhcp_client_incoming+0x12c>
    72b8:	21 30       	cpi	r18, 0x01	; 1
    72ba:	b9 f4       	brne	.+46     	; 0x72ea <dhcp_client_incoming+0x152>
		{
			msg_type = *opt_data;
    72bc:	10 81       	ld	r17, Z
			opts += DHCP_OPTION_LEN_MESSAGETYPE + 2;
    72be:	fe 01       	movw	r30, r28
    72c0:	33 96       	adiw	r30, 0x03	; 3
    72c2:	a9 cf       	rjmp	.-174    	; 0x7216 <dhcp_client_incoming+0x7e>
		}
		else if(opt_type == DHCP_OPTION_SERVERID && opt_len == DHCP_OPTION_LEN_SERVERID)
    72c4:	86 33       	cpi	r24, 0x36	; 54
    72c6:	89 f4       	brne	.+34     	; 0x72ea <dhcp_client_incoming+0x152>
    72c8:	24 30       	cpi	r18, 0x04	; 4
    72ca:	79 f4       	brne	.+30     	; 0x72ea <dhcp_client_incoming+0x152>
		{
			memcpy(state.ip_server, opt_data, sizeof(state.ip_server));
    72cc:	80 81       	ld	r24, Z
    72ce:	91 81       	ldd	r25, Z+1	; 0x01
    72d0:	a2 81       	ldd	r26, Z+2	; 0x02
    72d2:	b3 81       	ldd	r27, Z+3	; 0x03
    72d4:	80 93 9f 0a 	sts	0x0A9F, r24
    72d8:	90 93 a0 0a 	sts	0x0AA0, r25
    72dc:	a0 93 a1 0a 	sts	0x0AA1, r26
    72e0:	b0 93 a2 0a 	sts	0x0AA2, r27
			opts += DHCP_OPTION_LEN_SERVERID + 2;
    72e4:	fe 01       	movw	r30, r28
    72e6:	36 96       	adiw	r30, 0x06	; 6
    72e8:	96 cf       	rjmp	.-212    	; 0x7216 <dhcp_client_incoming+0x7e>
		}
		else
		{
			opts += opt_len + 2;
    72ea:	e2 2f       	mov	r30, r18
    72ec:	f0 e0       	ldi	r31, 0x00	; 0
    72ee:	32 96       	adiw	r30, 0x02	; 2
    72f0:	ec 0f       	add	r30, r28
    72f2:	fd 1f       	adc	r31, r29
    72f4:	90 cf       	rjmp	.-224    	; 0x7216 <dhcp_client_incoming+0x7e>
	if(memcmp(header->chaddr, ethernet_get_mac(), 6) != 0)
		return;

	/* parse dhcp packet options */
	uint8_t msg_type = dhcp_client_parse(header);
	if(msg_type == 0)
    72f6:	11 23       	and	r17, r17
    72f8:	09 f4       	brne	.+2      	; 0x72fc <dhcp_client_incoming+0x164>
    72fa:	72 c0       	rjmp	.+228    	; 0x73e0 <dhcp_client_incoming+0x248>
		return;

	switch(state.state)
    72fc:	80 91 97 0a 	lds	r24, 0x0A97
    7300:	90 91 98 0a 	lds	r25, 0x0A98
    7304:	82 30       	cpi	r24, 0x02	; 2
    7306:	91 05       	cpc	r25, r1
    7308:	49 f1       	breq	.+82     	; 0x735c <dhcp_client_incoming+0x1c4>
    730a:	84 30       	cpi	r24, 0x04	; 4
    730c:	91 05       	cpc	r25, r1
    730e:	31 f1       	breq	.+76     	; 0x735c <dhcp_client_incoming+0x1c4>
    7310:	01 97       	sbiw	r24, 0x01	; 1
    7312:	09 f0       	breq	.+2      	; 0x7316 <dhcp_client_incoming+0x17e>
    7314:	65 c0       	rjmp	.+202    	; 0x73e0 <dhcp_client_incoming+0x248>
			break;
		}
		case DHCP_STATE_SELECTING:
		{
			/* discard anything which is not an offer */
			if(msg_type != DHCP_MESSAGETYPE_DHCPOFFER)
    7316:	12 30       	cpi	r17, 0x02	; 2
    7318:	09 f0       	breq	.+2      	; 0x731c <dhcp_client_incoming+0x184>
    731a:	62 c0       	rjmp	.+196    	; 0x73e0 <dhcp_client_incoming+0x248>
				return;

			/* state transition */
			timer_set(state.timer, DHCP_CLIENT_TIMEOUT);
    731c:	80 91 9d 0a 	lds	r24, 0x0A9D
    7320:	90 91 9e 0a 	lds	r25, 0x0A9E
    7324:	40 ea       	ldi	r20, 0xA0	; 160
    7326:	5f e0       	ldi	r21, 0x0F	; 15
    7328:	60 e0       	ldi	r22, 0x00	; 0
    732a:	70 e0       	ldi	r23, 0x00	; 0
    732c:	0e 94 f9 31 	call	0x63f2	; 0x63f2 <timer_set>
			state.state = DHCP_STATE_REQUESTING;
    7330:	82 e0       	ldi	r24, 0x02	; 2
    7332:	90 e0       	ldi	r25, 0x00	; 0
    7334:	90 93 98 0a 	sts	0x0A98, r25
    7338:	80 93 97 0a 	sts	0x0A97, r24
			state.retries = 0;
    733c:	10 92 b3 0a 	sts	0x0AB3, r1

			/* generate dhcp reply */
			if(!dhcp_client_send())
    7340:	0e 94 05 38 	call	0x700a	; 0x700a <dhcp_client_send>
    7344:	88 23       	and	r24, r24
    7346:	09 f0       	breq	.+2      	; 0x734a <dhcp_client_incoming+0x1b2>
    7348:	4b c0       	rjmp	.+150    	; 0x73e0 <dhcp_client_incoming+0x248>
			{
				dhcp_client_abort();
    734a:	0e 94 91 37 	call	0x6f22	; 0x6f22 <dhcp_client_abort>
				state.callback(DHCP_CLIENT_EVT_ERROR);
    734e:	e0 91 99 0a 	lds	r30, 0x0A99
    7352:	f0 91 9a 0a 	lds	r31, 0x0A9A
    7356:	85 e0       	ldi	r24, 0x05	; 5
    7358:	90 e0       	ldi	r25, 0x00	; 0
    735a:	41 c0       	rjmp	.+130    	; 0x73de <dhcp_client_incoming+0x246>
		}
		case DHCP_STATE_REQUESTING:
		case DHCP_STATE_REBINDING:
		{
			/* ignore other/resent offers */
			if(msg_type == DHCP_MESSAGETYPE_DHCPOFFER)
    735c:	12 30       	cpi	r17, 0x02	; 2
    735e:	09 f4       	brne	.+2      	; 0x7362 <dhcp_client_incoming+0x1ca>
    7360:	3f c0       	rjmp	.+126    	; 0x73e0 <dhcp_client_incoming+0x248>
				return;

			/* restart from scratch if we receive something which is not an ack */
			if(msg_type != DHCP_MESSAGETYPE_DHCPACK)
    7362:	15 30       	cpi	r17, 0x05	; 5
    7364:	79 f0       	breq	.+30     	; 0x7384 <dhcp_client_incoming+0x1ec>
			{
				enum dhcp_client_event evt = DHCP_CLIENT_EVT_LEASE_DENIED;
				if(state.state == DHCP_STATE_REBINDING)
    7366:	04 97       	sbiw	r24, 0x04	; 4
    7368:	19 f4       	brne	.+6      	; 0x7370 <dhcp_client_incoming+0x1d8>
    736a:	c3 e0       	ldi	r28, 0x03	; 3
    736c:	d0 e0       	ldi	r29, 0x00	; 0
    736e:	02 c0       	rjmp	.+4      	; 0x7374 <dhcp_client_incoming+0x1dc>
    7370:	c1 e0       	ldi	r28, 0x01	; 1
    7372:	d0 e0       	ldi	r29, 0x00	; 0
					evt = DHCP_CLIENT_EVT_LEASE_EXPIRED;

				dhcp_client_abort();
    7374:	0e 94 91 37 	call	0x6f22	; 0x6f22 <dhcp_client_abort>
				state.callback(evt);
    7378:	e0 91 99 0a 	lds	r30, 0x0A99
    737c:	f0 91 9a 0a 	lds	r31, 0x0A9A
    7380:	ce 01       	movw	r24, r28
    7382:	2d c0       	rjmp	.+90     	; 0x73de <dhcp_client_incoming+0x246>
				return;
			}

			/* configure interface */
			ip_set_address(state.ip_local);
    7384:	83 ea       	ldi	r24, 0xA3	; 163
    7386:	9a e0       	ldi	r25, 0x0A	; 10
    7388:	0e 94 41 1f 	call	0x3e82	; 0x3e82 <ip_set_address>
			ip_set_netmask(state.ip_netmask);
    738c:	87 ea       	ldi	r24, 0xA7	; 167
    738e:	9a e0       	ldi	r25, 0x0A	; 10
    7390:	0e 94 22 1f 	call	0x3e44	; 0x3e44 <ip_set_netmask>
			ip_set_gateway(state.ip_gateway);
    7394:	8b ea       	ldi	r24, 0xAB	; 171
    7396:	9a e0       	ldi	r25, 0x0A	; 10
    7398:	0e 94 0a 1f 	call	0x3e14	; 0x3e14 <ip_set_gateway>

			/* wait for the lease to expire */
			timer_set(state.timer, state.time_rebind * 1024); /* 1024 approximates 1000 and saves code */
    739c:	40 91 af 0a 	lds	r20, 0x0AAF
    73a0:	50 91 b0 0a 	lds	r21, 0x0AB0
    73a4:	60 91 b1 0a 	lds	r22, 0x0AB1
    73a8:	70 91 b2 0a 	lds	r23, 0x0AB2
    73ac:	8a e0       	ldi	r24, 0x0A	; 10
    73ae:	44 0f       	add	r20, r20
    73b0:	55 1f       	adc	r21, r21
    73b2:	66 1f       	adc	r22, r22
    73b4:	77 1f       	adc	r23, r23
    73b6:	8a 95       	dec	r24
    73b8:	d1 f7       	brne	.-12     	; 0x73ae <dhcp_client_incoming+0x216>
    73ba:	80 91 9d 0a 	lds	r24, 0x0A9D
    73be:	90 91 9e 0a 	lds	r25, 0x0A9E
    73c2:	0e 94 f9 31 	call	0x63f2	; 0x63f2 <timer_set>
			state.state = DHCP_STATE_BOUND;
    73c6:	83 e0       	ldi	r24, 0x03	; 3
    73c8:	90 e0       	ldi	r25, 0x00	; 0
    73ca:	90 93 98 0a 	sts	0x0A98, r25
    73ce:	80 93 97 0a 	sts	0x0A97, r24
			state.callback(DHCP_CLIENT_EVT_LEASE_ACQUIRED);
    73d2:	e0 91 99 0a 	lds	r30, 0x0A99
    73d6:	f0 91 9a 0a 	lds	r31, 0x0A9A
    73da:	80 e0       	ldi	r24, 0x00	; 0
    73dc:	90 e0       	ldi	r25, 0x00	; 0
    73de:	09 95       	icall

			break;
		}
	}
}
    73e0:	df 91       	pop	r29
    73e2:	cf 91       	pop	r28
    73e4:	1f 91       	pop	r17
    73e6:	08 95       	ret

000073e8 <dhcp_client_timeout>:

/**
 * Timeout function for handling lease and request timeouts.
 */
void dhcp_client_timeout(int timer)
{
    73e8:	cf 93       	push	r28
    73ea:	df 93       	push	r29
	switch(state.state)
    73ec:	80 91 97 0a 	lds	r24, 0x0A97
    73f0:	90 91 98 0a 	lds	r25, 0x0A98
    73f4:	82 30       	cpi	r24, 0x02	; 2
    73f6:	91 05       	cpc	r25, r1
    73f8:	91 f1       	breq	.+100    	; 0x745e <dhcp_client_timeout+0x76>
    73fa:	83 30       	cpi	r24, 0x03	; 3
    73fc:	91 05       	cpc	r25, r1
    73fe:	30 f4       	brcc	.+12     	; 0x740c <dhcp_client_timeout+0x24>
    7400:	00 97       	sbiw	r24, 0x00	; 0
    7402:	59 f0       	breq	.+22     	; 0x741a <dhcp_client_timeout+0x32>
    7404:	01 97       	sbiw	r24, 0x01	; 1
    7406:	09 f0       	breq	.+2      	; 0x740a <dhcp_client_timeout+0x22>
    7408:	65 c0       	rjmp	.+202    	; 0x74d4 <dhcp_client_timeout+0xec>
    740a:	10 c0       	rjmp	.+32     	; 0x742c <dhcp_client_timeout+0x44>
    740c:	83 30       	cpi	r24, 0x03	; 3
    740e:	91 05       	cpc	r25, r1
    7410:	e9 f0       	breq	.+58     	; 0x744c <dhcp_client_timeout+0x64>
    7412:	04 97       	sbiw	r24, 0x04	; 4
    7414:	09 f0       	breq	.+2      	; 0x7418 <dhcp_client_timeout+0x30>
    7416:	5e c0       	rjmp	.+188    	; 0x74d4 <dhcp_client_timeout+0xec>
    7418:	22 c0       	rjmp	.+68     	; 0x745e <dhcp_client_timeout+0x76>
	{
		case DHCP_STATE_INIT:
		{
			/* state transition */
			state.state = DHCP_STATE_SELECTING;
    741a:	81 e0       	ldi	r24, 0x01	; 1
    741c:	90 e0       	ldi	r25, 0x00	; 0
    741e:	90 93 98 0a 	sts	0x0A98, r25
    7422:	80 93 97 0a 	sts	0x0A97, r24
			state.retries = 0xff;
    7426:	8f ef       	ldi	r24, 0xFF	; 255
    7428:	80 93 b3 0a 	sts	0x0AB3, r24

			/* fall through */
		}
		case DHCP_STATE_SELECTING:
		{
			if(++state.retries > DHCP_CLIENT_RETRIES)
    742c:	80 91 b3 0a 	lds	r24, 0x0AB3
    7430:	8f 5f       	subi	r24, 0xFF	; 255
    7432:	80 93 b3 0a 	sts	0x0AB3, r24
    7436:	84 30       	cpi	r24, 0x04	; 4
    7438:	60 f1       	brcs	.+88     	; 0x7492 <dhcp_client_timeout+0xaa>
			{
				dhcp_client_abort();
    743a:	0e 94 91 37 	call	0x6f22	; 0x6f22 <dhcp_client_abort>
				state.callback(DHCP_CLIENT_EVT_TIMEOUT);
    743e:	e0 91 99 0a 	lds	r30, 0x0A99
    7442:	f0 91 9a 0a 	lds	r31, 0x0A9A
    7446:	84 e0       	ldi	r24, 0x04	; 4
    7448:	90 e0       	ldi	r25, 0x00	; 0
    744a:	2f c0       	rjmp	.+94     	; 0x74aa <dhcp_client_timeout+0xc2>
			break;
		}
		case DHCP_STATE_BOUND:
		{
			/* state transition */
			state.state = DHCP_STATE_REBINDING;
    744c:	84 e0       	ldi	r24, 0x04	; 4
    744e:	90 e0       	ldi	r25, 0x00	; 0
    7450:	90 93 98 0a 	sts	0x0A98, r25
    7454:	80 93 97 0a 	sts	0x0A97, r24
			state.retries = 0xff;
    7458:	8f ef       	ldi	r24, 0xFF	; 255
    745a:	80 93 b3 0a 	sts	0x0AB3, r24
			/* fall through */
		}
		case DHCP_STATE_REQUESTING:
		case DHCP_STATE_REBINDING:
		{
			if(++state.retries > DHCP_CLIENT_RETRIES)
    745e:	80 91 b3 0a 	lds	r24, 0x0AB3
    7462:	8f 5f       	subi	r24, 0xFF	; 255
    7464:	80 93 b3 0a 	sts	0x0AB3, r24
    7468:	84 30       	cpi	r24, 0x04	; 4
    746a:	98 f0       	brcs	.+38     	; 0x7492 <dhcp_client_timeout+0xaa>
			{
				enum dhcp_client_event evt = DHCP_CLIENT_EVT_TIMEOUT;
				if(state.state == DHCP_STATE_REBINDING)
    746c:	80 91 97 0a 	lds	r24, 0x0A97
    7470:	90 91 98 0a 	lds	r25, 0x0A98
    7474:	04 97       	sbiw	r24, 0x04	; 4
    7476:	19 f4       	brne	.+6      	; 0x747e <dhcp_client_timeout+0x96>
    7478:	c2 e0       	ldi	r28, 0x02	; 2
    747a:	d0 e0       	ldi	r29, 0x00	; 0
    747c:	02 c0       	rjmp	.+4      	; 0x7482 <dhcp_client_timeout+0x9a>
    747e:	c4 e0       	ldi	r28, 0x04	; 4
    7480:	d0 e0       	ldi	r29, 0x00	; 0
					evt = DHCP_CLIENT_EVT_LEASE_EXPIRING;

				dhcp_client_abort();
    7482:	0e 94 91 37 	call	0x6f22	; 0x6f22 <dhcp_client_abort>
				state.callback(evt);
    7486:	e0 91 99 0a 	lds	r30, 0x0A99
    748a:	f0 91 9a 0a 	lds	r31, 0x0A9A
    748e:	ce 01       	movw	r24, r28
    7490:	0c c0       	rjmp	.+24     	; 0x74aa <dhcp_client_timeout+0xc2>
				return;
			}

			/* resend dhcp request */
			if(!dhcp_client_send())
    7492:	0e 94 05 38 	call	0x700a	; 0x700a <dhcp_client_send>
    7496:	88 23       	and	r24, r24
    7498:	51 f4       	brne	.+20     	; 0x74ae <dhcp_client_timeout+0xc6>
			{
				dhcp_client_abort();
    749a:	0e 94 91 37 	call	0x6f22	; 0x6f22 <dhcp_client_abort>
				state.callback(DHCP_CLIENT_EVT_ERROR);
    749e:	e0 91 99 0a 	lds	r30, 0x0A99
    74a2:	f0 91 9a 0a 	lds	r31, 0x0A9A
    74a6:	85 e0       	ldi	r24, 0x05	; 5
    74a8:	90 e0       	ldi	r25, 0x00	; 0
    74aa:	09 95       	icall
    74ac:	13 c0       	rjmp	.+38     	; 0x74d4 <dhcp_client_timeout+0xec>
				return;
			}

			timer_set(state.timer, DHCP_CLIENT_TIMEOUT << state.retries);
    74ae:	40 ea       	ldi	r20, 0xA0	; 160
    74b0:	5f e0       	ldi	r21, 0x0F	; 15
    74b2:	00 90 b3 0a 	lds	r0, 0x0AB3
    74b6:	02 c0       	rjmp	.+4      	; 0x74bc <dhcp_client_timeout+0xd4>
    74b8:	44 0f       	add	r20, r20
    74ba:	55 1f       	adc	r21, r21
    74bc:	0a 94       	dec	r0
    74be:	e2 f7       	brpl	.-8      	; 0x74b8 <dhcp_client_timeout+0xd0>
    74c0:	66 27       	eor	r22, r22
    74c2:	57 fd       	sbrc	r21, 7
    74c4:	60 95       	com	r22
    74c6:	76 2f       	mov	r23, r22
    74c8:	80 91 9d 0a 	lds	r24, 0x0A9D
    74cc:	90 91 9e 0a 	lds	r25, 0x0A9E
    74d0:	0e 94 f9 31 	call	0x63f2	; 0x63f2 <timer_set>

			break;
		}
	}
}
    74d4:	df 91       	pop	r29
    74d6:	cf 91       	pop	r28
    74d8:	08 95       	ret

000074da <dec2bcd>:
char ds1307_addr[7];
char hour_mode, ampm_mode;

// Convert Decimal to Binary Coded Decimal (BCD)
char dec2bcd(char num)
{
    74da:	48 2f       	mov	r20, r24
    74dc:	6a e0       	ldi	r22, 0x0A	; 10
    74de:	0e 94 5b 3f 	call	0x7eb6	; 0x7eb6 <__divmodqi4>
    74e2:	28 2f       	mov	r18, r24
    74e4:	33 27       	eor	r19, r19
    74e6:	27 fd       	sbrc	r18, 7
    74e8:	30 95       	com	r19
    74ea:	84 e0       	ldi	r24, 0x04	; 4
    74ec:	22 0f       	add	r18, r18
    74ee:	33 1f       	adc	r19, r19
    74f0:	8a 95       	dec	r24
    74f2:	e1 f7       	brne	.-8      	; 0x74ec <dec2bcd+0x12>
    74f4:	84 2f       	mov	r24, r20
    74f6:	6a e0       	ldi	r22, 0x0A	; 10
    74f8:	0e 94 5b 3f 	call	0x7eb6	; 0x7eb6 <__divmodqi4>
  return ((num/10 * 16) + (num % 10));
}
    74fc:	89 2f       	mov	r24, r25
    74fe:	82 0f       	add	r24, r18
    7500:	08 95       	ret

00007502 <bcd2dec>:

// Convert Binary Coded Decimal (BCD) to Decimal
char bcd2dec(char num)
{
    7502:	98 2f       	mov	r25, r24
    7504:	87 fd       	sbrc	r24, 7
    7506:	91 5f       	subi	r25, 0xF1	; 241
    7508:	95 95       	asr	r25
    750a:	95 95       	asr	r25
    750c:	95 95       	asr	r25
    750e:	95 95       	asr	r25
    7510:	2a e0       	ldi	r18, 0x0A	; 10
    7512:	92 02       	muls	r25, r18
    7514:	90 01       	movw	r18, r0
    7516:	11 24       	eor	r1, r1
    7518:	60 e1       	ldi	r22, 0x10	; 16
    751a:	0e 94 5b 3f 	call	0x7eb6	; 0x7eb6 <__divmodqi4>
  return ((num/16 * 10) + (num % 16));
}
    751e:	89 2f       	mov	r24, r25
    7520:	82 0f       	add	r24, r18
    7522:	08 95       	ret

00007524 <Write_DS1307>:
   // Stop I2C Transmission
   i2c_stop();
}

void Write_DS1307(void)
{
    7524:	1f 93       	push	r17
    7526:	cf 93       	push	r28
    7528:	df 93       	push	r29
   unsigned char i, hour_format;

   // Make sure we enable the Oscillator control bit CH=0 on Register 0x00
   ds1307_addr[0]=ds1307_addr[0] & 0x7F;
    752a:	80 91 6b 10 	lds	r24, 0x106B
    752e:	8f 77       	andi	r24, 0x7F	; 127
    7530:	80 93 6b 10 	sts	0x106B, r24

   // Start the I2C Write Transmission
   i2c_start(DS1307_ID,DS1307_ADDR,TW_WRITE);
    7534:	80 ed       	ldi	r24, 0xD0	; 208
    7536:	90 e0       	ldi	r25, 0x00	; 0
    7538:	60 e0       	ldi	r22, 0x00	; 0
    753a:	70 e0       	ldi	r23, 0x00	; 0
    753c:	40 e0       	ldi	r20, 0x00	; 0
    753e:	0e 94 99 3b 	call	0x7732	; 0x7732 <i2c_start>

   // Start from Address 0x00
   i2c_write(0x00);
    7542:	80 e0       	ldi	r24, 0x00	; 0
    7544:	0e 94 c2 3b 	call	0x7784	; 0x7784 <i2c_write>
    7548:	cb e6       	ldi	r28, 0x6B	; 107
    754a:	d0 e1       	ldi	r29, 0x10	; 16
    754c:	10 e0       	ldi	r17, 0x00	; 0

   // Write the data to the DS1307 address start at 0x00
   // DS1307 automatically will increase the Address.
   for (i=0; i<7; i++) {
     if (i == 2) {
    754e:	12 30       	cpi	r17, 0x02	; 2
    7550:	c1 f4       	brne	.+48     	; 0x7582 <Write_DS1307+0x5e>
	   hour_format=dec2bcd(ds1307_addr[i]);
    7552:	80 91 6d 10 	lds	r24, 0x106D
    7556:	0e 94 6d 3a 	call	0x74da	; 0x74da <dec2bcd>
    755a:	98 2f       	mov	r25, r24

	   if (hour_mode) {
    755c:	80 91 6a 10 	lds	r24, 0x106A
    7560:	88 23       	and	r24, r24
    7562:	61 f0       	breq	.+24     	; 0x757c <Write_DS1307+0x58>
	     hour_format |= (1 << 6);
    7564:	29 2f       	mov	r18, r25
    7566:	20 64       	ori	r18, 0x40	; 64
   	     if (ampm_mode)
    7568:	80 91 72 10 	lds	r24, 0x1072
    756c:	88 23       	and	r24, r24
    756e:	19 f0       	breq	.+6      	; 0x7576 <Write_DS1307+0x52>
	       hour_format |= (1 << 5);
    7570:	89 2f       	mov	r24, r25
    7572:	80 66       	ori	r24, 0x60	; 96
    7574:	09 c0       	rjmp	.+18     	; 0x7588 <Write_DS1307+0x64>
         else
	       hour_format &= ~(1 << 5);
    7576:	82 2f       	mov	r24, r18
    7578:	8f 7d       	andi	r24, 0xDF	; 223
    757a:	06 c0       	rjmp	.+12     	; 0x7588 <Write_DS1307+0x64>
	   } else {
	     hour_format &= ~(1 << 6);
    757c:	89 2f       	mov	r24, r25
    757e:	8f 7b       	andi	r24, 0xBF	; 191
    7580:	03 c0       	rjmp	.+6      	; 0x7588 <Write_DS1307+0x64>
       }

	   i2c_write(hour_format);
	 } else {
       i2c_write(dec2bcd(ds1307_addr[i]));
    7582:	88 81       	ld	r24, Y
    7584:	0e 94 6d 3a 	call	0x74da	; 0x74da <dec2bcd>
    7588:	0e 94 c2 3b 	call	0x7784	; 0x7784 <i2c_write>
   // Start from Address 0x00
   i2c_write(0x00);

   // Write the data to the DS1307 address start at 0x00
   // DS1307 automatically will increase the Address.
   for (i=0; i<7; i++) {
    758c:	1f 5f       	subi	r17, 0xFF	; 255
    758e:	21 96       	adiw	r28, 0x01	; 1
    7590:	17 30       	cpi	r17, 0x07	; 7
    7592:	e9 f6       	brne	.-70     	; 0x754e <Write_DS1307+0x2a>
       i2c_write(dec2bcd(ds1307_addr[i]));
     }
   }

   // Stop I2C Transmission
   i2c_stop();
    7594:	0e 94 be 3b 	call	0x777c	; 0x777c <i2c_stop>
}
    7598:	df 91       	pop	r29
    759a:	cf 91       	pop	r28
    759c:	1f 91       	pop	r17
    759e:	08 95       	ret

000075a0 <Read_DS1307>:
{
  return ((num/16 * 10) + (num % 16));
}

void Read_DS1307(void)
{
    75a0:	0f 93       	push	r16
    75a2:	1f 93       	push	r17
    75a4:	df 93       	push	r29
    75a6:	cf 93       	push	r28
    75a8:	0f 92       	push	r0
    75aa:	cd b7       	in	r28, 0x3d	; 61
    75ac:	de b7       	in	r29, 0x3e	; 62
   char data;

   // First we initial the pointer register to address 0x00
   // Start the I2C Write Transmission
   i2c_start(DS1307_ID,DS1307_ADDR,TW_WRITE);
    75ae:	80 ed       	ldi	r24, 0xD0	; 208
    75b0:	90 e0       	ldi	r25, 0x00	; 0
    75b2:	60 e0       	ldi	r22, 0x00	; 0
    75b4:	70 e0       	ldi	r23, 0x00	; 0
    75b6:	40 e0       	ldi	r20, 0x00	; 0
    75b8:	0e 94 99 3b 	call	0x7732	; 0x7732 <i2c_start>

    // Start from Address 0x00
   i2c_write(0x00);
    75bc:	80 e0       	ldi	r24, 0x00	; 0
    75be:	0e 94 c2 3b 	call	0x7784	; 0x7784 <i2c_write>

   // Stop I2C Transmission
   i2c_stop();
    75c2:	0e 94 be 3b 	call	0x777c	; 0x777c <i2c_stop>

   // Start the I2C Read Transmission
   i2c_start(DS1307_ID,DS1307_ADDR,TW_READ);
    75c6:	80 ed       	ldi	r24, 0xD0	; 208
    75c8:	90 e0       	ldi	r25, 0x00	; 0
    75ca:	60 e0       	ldi	r22, 0x00	; 0
    75cc:	70 e0       	ldi	r23, 0x00	; 0
    75ce:	41 e0       	ldi	r20, 0x01	; 1
    75d0:	0e 94 99 3b 	call	0x7732	; 0x7732 <i2c_start>

   // Read the Second Register, Send Master Acknowledge
   i2c_read(&data,ACK);
    75d4:	8e 01       	movw	r16, r28
    75d6:	0f 5f       	subi	r16, 0xFF	; 255
    75d8:	1f 4f       	sbci	r17, 0xFF	; 255
    75da:	c8 01       	movw	r24, r16
    75dc:	61 e0       	ldi	r22, 0x01	; 1
    75de:	0e 94 cd 3b 	call	0x779a	; 0x779a <i2c_read>
   ds1307_addr[0]=bcd2dec(data & 0x7F);
    75e2:	89 81       	ldd	r24, Y+1	; 0x01
    75e4:	8f 77       	andi	r24, 0x7F	; 127
    75e6:	0e 94 81 3a 	call	0x7502	; 0x7502 <bcd2dec>
    75ea:	80 93 6b 10 	sts	0x106B, r24

   // Read the Minute Register, Send Master Acknowledge
   i2c_read(&data,ACK);
    75ee:	c8 01       	movw	r24, r16
    75f0:	61 e0       	ldi	r22, 0x01	; 1
    75f2:	0e 94 cd 3b 	call	0x779a	; 0x779a <i2c_read>
   ds1307_addr[1]=bcd2dec(data);
    75f6:	89 81       	ldd	r24, Y+1	; 0x01
    75f8:	0e 94 81 3a 	call	0x7502	; 0x7502 <bcd2dec>
    75fc:	80 93 6c 10 	sts	0x106C, r24

   // Read the Hour Register, Send Master Acknowledge
   i2c_read(&data,ACK);
    7600:	c8 01       	movw	r24, r16
    7602:	61 e0       	ldi	r22, 0x01	; 1
    7604:	0e 94 cd 3b 	call	0x779a	; 0x779a <i2c_read>
   if ((data & 0x40) == 0x40) {
    7608:	99 81       	ldd	r25, Y+1	; 0x01
    760a:	29 2f       	mov	r18, r25
    760c:	33 27       	eor	r19, r19
    760e:	27 fd       	sbrc	r18, 7
    7610:	30 95       	com	r19
    7612:	26 ff       	sbrs	r18, 6
    7614:	0f c0       	rjmp	.+30     	; 0x7634 <Read_DS1307+0x94>
     hour_mode = HOUR_12;
    7616:	81 e0       	ldi	r24, 0x01	; 1
    7618:	80 93 6a 10 	sts	0x106A, r24
	 ampm_mode=(data & 0x20) >> 5;   // ampm_mode: 0-AM, 1-PM
    761c:	20 72       	andi	r18, 0x20	; 32
    761e:	30 70       	andi	r19, 0x00	; 0
    7620:	45 e0       	ldi	r20, 0x05	; 5
    7622:	35 95       	asr	r19
    7624:	27 95       	ror	r18
    7626:	4a 95       	dec	r20
    7628:	e1 f7       	brne	.-8      	; 0x7622 <Read_DS1307+0x82>
    762a:	20 93 72 10 	sts	0x1072, r18
	 ds1307_addr[2]=bcd2dec(data & 0x1F);
    762e:	89 2f       	mov	r24, r25
    7630:	8f 71       	andi	r24, 0x1F	; 31
    7632:	06 c0       	rjmp	.+12     	; 0x7640 <Read_DS1307+0xa0>
   } else {
     hour_mode = HOUR_24;
    7634:	10 92 6a 10 	sts	0x106A, r1
	 ampm_mode=0;
    7638:	10 92 72 10 	sts	0x1072, r1
     ds1307_addr[2]=bcd2dec(data & 0x3F);
    763c:	89 2f       	mov	r24, r25
    763e:	8f 73       	andi	r24, 0x3F	; 63
    7640:	0e 94 81 3a 	call	0x7502	; 0x7502 <bcd2dec>
    7644:	80 93 6d 10 	sts	0x106D, r24
   }

   // Read the Day of Week Register, Send Master Acknowledge
   i2c_read(&data,ACK);
    7648:	8e 01       	movw	r16, r28
    764a:	0f 5f       	subi	r16, 0xFF	; 255
    764c:	1f 4f       	sbci	r17, 0xFF	; 255
    764e:	c8 01       	movw	r24, r16
    7650:	61 e0       	ldi	r22, 0x01	; 1
    7652:	0e 94 cd 3b 	call	0x779a	; 0x779a <i2c_read>
   ds1307_addr[3]=bcd2dec(data);
    7656:	89 81       	ldd	r24, Y+1	; 0x01
    7658:	0e 94 81 3a 	call	0x7502	; 0x7502 <bcd2dec>
    765c:	80 93 6e 10 	sts	0x106E, r24

   // Read the Day of Month Register, Send Master Acknowledge
   i2c_read(&data,ACK);
    7660:	c8 01       	movw	r24, r16
    7662:	61 e0       	ldi	r22, 0x01	; 1
    7664:	0e 94 cd 3b 	call	0x779a	; 0x779a <i2c_read>
   ds1307_addr[4]=bcd2dec(data);
    7668:	89 81       	ldd	r24, Y+1	; 0x01
    766a:	0e 94 81 3a 	call	0x7502	; 0x7502 <bcd2dec>
    766e:	80 93 6f 10 	sts	0x106F, r24

   // Read the Month Register, Send Master Acknowledge
   i2c_read(&data,ACK);
    7672:	c8 01       	movw	r24, r16
    7674:	61 e0       	ldi	r22, 0x01	; 1
    7676:	0e 94 cd 3b 	call	0x779a	; 0x779a <i2c_read>
   ds1307_addr[5]=bcd2dec(data);
    767a:	89 81       	ldd	r24, Y+1	; 0x01
    767c:	0e 94 81 3a 	call	0x7502	; 0x7502 <bcd2dec>
    7680:	80 93 70 10 	sts	0x1070, r24

   // Read the Year Register, Send Master No Acknowledge
   i2c_read(&data,NACK);
    7684:	c8 01       	movw	r24, r16
    7686:	60 e0       	ldi	r22, 0x00	; 0
    7688:	0e 94 cd 3b 	call	0x779a	; 0x779a <i2c_read>
   ds1307_addr[6]=bcd2dec(data);
    768c:	89 81       	ldd	r24, Y+1	; 0x01
    768e:	0e 94 81 3a 	call	0x7502	; 0x7502 <bcd2dec>
    7692:	80 93 71 10 	sts	0x1071, r24

   // Stop I2C Transmission
   i2c_stop();
    7696:	0e 94 be 3b 	call	0x777c	; 0x777c <i2c_stop>
}
    769a:	0f 90       	pop	r0
    769c:	cf 91       	pop	r28
    769e:	df 91       	pop	r29
    76a0:	1f 91       	pop	r17
    76a2:	0f 91       	pop	r16
    76a4:	08 95       	ret

000076a6 <i2c_transmit>:
#include "i2c.h"

/* START I2C Routine */
unsigned char i2c_transmit(unsigned char type)
{
    76a6:	df 93       	push	r29
    76a8:	cf 93       	push	r28
    76aa:	00 d0       	rcall	.+0      	; 0x76ac <i2c_transmit+0x6>
    76ac:	00 d0       	rcall	.+0      	; 0x76ae <i2c_transmit+0x8>
    76ae:	cd b7       	in	r28, 0x3d	; 61
    76b0:	de b7       	in	r29, 0x3e	; 62
    76b2:	28 2f       	mov	r18, r24
	volatile unsigned long timeout = 200000;
    76b4:	80 e4       	ldi	r24, 0x40	; 64
    76b6:	9d e0       	ldi	r25, 0x0D	; 13
    76b8:	a3 e0       	ldi	r26, 0x03	; 3
    76ba:	b0 e0       	ldi	r27, 0x00	; 0
    76bc:	89 83       	std	Y+1, r24	; 0x01
    76be:	9a 83       	std	Y+2, r25	; 0x02
    76c0:	ab 83       	std	Y+3, r26	; 0x03
    76c2:	bc 83       	std	Y+4, r27	; 0x04

	switch(type) {
    76c4:	21 30       	cpi	r18, 0x01	; 1
    76c6:	49 f0       	breq	.+18     	; 0x76da <i2c_transmit+0x34>
    76c8:	21 30       	cpi	r18, 0x01	; 1
    76ca:	28 f0       	brcs	.+10     	; 0x76d6 <i2c_transmit+0x30>
    76cc:	22 30       	cpi	r18, 0x02	; 2
    76ce:	39 f0       	breq	.+14     	; 0x76de <i2c_transmit+0x38>
    76d0:	23 30       	cpi	r18, 0x03	; 3
    76d2:	71 f4       	brne	.+28     	; 0x76f0 <i2c_transmit+0x4a>
    76d4:	08 c0       	rjmp	.+16     	; 0x76e6 <i2c_transmit+0x40>
	case I2C_START:    // Send Start Condition
		TWCR = (1 << TWINT) | (1 << TWSTA) | (1 << TWEN);
    76d6:	84 ea       	ldi	r24, 0xA4	; 164
    76d8:	03 c0       	rjmp	.+6      	; 0x76e0 <i2c_transmit+0x3a>
	 break;
	case I2C_DATA:     // Send Data with No-Acknowledge
		TWCR = (1 << TWINT) | (1 << TWEN);
    76da:	84 e8       	ldi	r24, 0x84	; 132
    76dc:	01 c0       	rjmp	.+2      	; 0x76e0 <i2c_transmit+0x3a>
	 break;
	case I2C_DATA_ACK: // Send Data with Acknowledge
		TWCR = (1 << TWEA) | (1 << TWINT) | (1 << TWEN);
    76de:	84 ec       	ldi	r24, 0xC4	; 196
    76e0:	80 93 74 00 	sts	0x0074, r24
    76e4:	05 c0       	rjmp	.+10     	; 0x76f0 <i2c_transmit+0x4a>
	 break;
	case I2C_STOP:     // Send Stop Condition
		TWCR = (1 << TWINT) | (1 << TWEN) | (1 << TWSTO);
    76e6:	84 e9       	ldi	r24, 0x94	; 148
    76e8:	80 93 74 00 	sts	0x0074, r24
    76ec:	80 e0       	ldi	r24, 0x00	; 0
    76ee:	1a c0       	rjmp	.+52     	; 0x7724 <i2c_transmit+0x7e>
	 return 0;
	}
	
	// Wait for TWINT flag set on Register TWCR
	while(!(TWCR & (1<<TWINT)) && --timeout);
    76f0:	80 91 74 00 	lds	r24, 0x0074
    76f4:	87 fd       	sbrc	r24, 7
    76f6:	13 c0       	rjmp	.+38     	; 0x771e <i2c_transmit+0x78>
    76f8:	89 81       	ldd	r24, Y+1	; 0x01
    76fa:	9a 81       	ldd	r25, Y+2	; 0x02
    76fc:	ab 81       	ldd	r26, Y+3	; 0x03
    76fe:	bc 81       	ldd	r27, Y+4	; 0x04
    7700:	01 97       	sbiw	r24, 0x01	; 1
    7702:	a1 09       	sbc	r26, r1
    7704:	b1 09       	sbc	r27, r1
    7706:	89 83       	std	Y+1, r24	; 0x01
    7708:	9a 83       	std	Y+2, r25	; 0x02
    770a:	ab 83       	std	Y+3, r26	; 0x03
    770c:	bc 83       	std	Y+4, r27	; 0x04
    770e:	89 81       	ldd	r24, Y+1	; 0x01
    7710:	9a 81       	ldd	r25, Y+2	; 0x02
    7712:	ab 81       	ldd	r26, Y+3	; 0x03
    7714:	bc 81       	ldd	r27, Y+4	; 0x04
    7716:	00 97       	sbiw	r24, 0x00	; 0
    7718:	a1 05       	cpc	r26, r1
    771a:	b1 05       	cpc	r27, r1
    771c:	49 f7       	brne	.-46     	; 0x76f0 <i2c_transmit+0x4a>
	// Return TWI Status Register, mask the prescaller bits (TWPS1,TWPS0)
	return 0xF8 & TWSR;
    771e:	80 91 71 00 	lds	r24, 0x0071
    7722:	88 7f       	andi	r24, 0xF8	; 248
}
    7724:	0f 90       	pop	r0
    7726:	0f 90       	pop	r0
    7728:	0f 90       	pop	r0
    772a:	0f 90       	pop	r0
    772c:	cf 91       	pop	r28
    772e:	df 91       	pop	r29
    7730:	08 95       	ret

00007732 <i2c_start>:

char i2c_start(unsigned int dev_id, unsigned int dev_addr, unsigned char rw_type)
{
    7732:	0f 93       	push	r16
    7734:	1f 93       	push	r17
    7736:	14 2f       	mov	r17, r20
    7738:	00 e0       	ldi	r16, 0x00	; 0
	// Check the TWI Status
	if(twi_status == TW_MT_ARB_LOST) goto i2c_retry;
	if((twi_status != TW_START) && (twi_status != TW_REP_START)) goto i2c_quit;
	
	// Send slave address (SLA_W)
	TWDR = (dev_id & 0xF0) | (dev_addr & 0x07) | rw_type;
    773a:	80 7f       	andi	r24, 0xF0	; 240
    773c:	18 2b       	or	r17, r24
    773e:	67 70       	andi	r22, 0x07	; 7
    7740:	16 2b       	or	r17, r22
{
	char r_val = -1;
	unsigned char n = 0, twi_status;

i2c_retry:
	if(n++ >= MAX_TRIES) return r_val;
    7742:	0f 5f       	subi	r16, 0xFF	; 255
    7744:	03 33       	cpi	r16, 0x33	; 51
    7746:	b1 f0       	breq	.+44     	; 0x7774 <i2c_start+0x42>
	
	// Transmit Start Condition
	twi_status = i2c_transmit(I2C_START);
    7748:	80 e0       	ldi	r24, 0x00	; 0
    774a:	0e 94 53 3b 	call	0x76a6	; 0x76a6 <i2c_transmit>
	
	// Check the TWI Status
	if(twi_status == TW_MT_ARB_LOST) goto i2c_retry;
    774e:	88 33       	cpi	r24, 0x38	; 56
    7750:	c1 f3       	breq	.-16     	; 0x7742 <i2c_start+0x10>
	if((twi_status != TW_START) && (twi_status != TW_REP_START)) goto i2c_quit;
    7752:	88 30       	cpi	r24, 0x08	; 8
    7754:	11 f0       	breq	.+4      	; 0x775a <i2c_start+0x28>
    7756:	80 31       	cpi	r24, 0x10	; 16
    7758:	69 f4       	brne	.+26     	; 0x7774 <i2c_start+0x42>
	
	// Send slave address (SLA_W)
	TWDR = (dev_id & 0xF0) | (dev_addr & 0x07) | rw_type;
    775a:	10 93 73 00 	sts	0x0073, r17
	
	// Transmit I2C Data
	twi_status=i2c_transmit(I2C_DATA);
    775e:	81 e0       	ldi	r24, 0x01	; 1
    7760:	0e 94 53 3b 	call	0x76a6	; 0x76a6 <i2c_transmit>
	
	// Check the TWSR status
	if((twi_status == TW_MT_SLA_NACK) || (twi_status == TW_MT_ARB_LOST)) goto i2c_retry;
    7764:	80 32       	cpi	r24, 0x20	; 32
    7766:	69 f3       	breq	.-38     	; 0x7742 <i2c_start+0x10>
    7768:	88 33       	cpi	r24, 0x38	; 56
    776a:	59 f3       	breq	.-42     	; 0x7742 <i2c_start+0x10>
	if(twi_status != TW_MT_SLA_ACK) goto i2c_quit;
    776c:	88 31       	cpi	r24, 0x18	; 24
    776e:	11 f4       	brne	.+4      	; 0x7774 <i2c_start+0x42>
    7770:	80 e0       	ldi	r24, 0x00	; 0
    7772:	01 c0       	rjmp	.+2      	; 0x7776 <i2c_start+0x44>
    7774:	8f ef       	ldi	r24, 0xFF	; 255
	
	r_val=0;
	
i2c_quit:
	return r_val;
}
    7776:	1f 91       	pop	r17
    7778:	0f 91       	pop	r16
    777a:	08 95       	ret

0000777c <i2c_stop>:

void i2c_stop(void)
{
	unsigned char twi_status;
	// Transmit I2C Data
	twi_status = i2c_transmit(I2C_STOP);
    777c:	83 e0       	ldi	r24, 0x03	; 3
    777e:	0e 94 53 3b 	call	0x76a6	; 0x76a6 <i2c_transmit>
}
    7782:	08 95       	ret

00007784 <i2c_write>:
{
	char r_val = -1;
	unsigned char twi_status;
	
	// Send the Data to I2C Bus
	TWDR = data;
    7784:	80 93 73 00 	sts	0x0073, r24
	
	// Transmit I2C Data
	twi_status=i2c_transmit(I2C_DATA);
    7788:	81 e0       	ldi	r24, 0x01	; 1
    778a:	0e 94 53 3b 	call	0x76a6	; 0x76a6 <i2c_transmit>
	
	// Check the TWSR status
	if(twi_status != TW_MT_DATA_ACK) goto i2c_quit;
    778e:	88 32       	cpi	r24, 0x28	; 40
    7790:	11 f4       	brne	.+4      	; 0x7796 <i2c_write+0x12>
    7792:	80 e0       	ldi	r24, 0x00	; 0
    7794:	08 95       	ret
    7796:	8f ef       	ldi	r24, 0xFF	; 255
	
	r_val=0;
	
i2c_quit:
	return r_val;
}
    7798:	08 95       	ret

0000779a <i2c_read>:

char i2c_read(char *data,char ack_type)
{
    779a:	cf 93       	push	r28
    779c:	df 93       	push	r29
    779e:	ec 01       	movw	r28, r24
	char r_val = -1;
	unsigned char twi_status;
	
	if(ack_type) {
    77a0:	66 23       	and	r22, r22
    77a2:	31 f0       	breq	.+12     	; 0x77b0 <i2c_read+0x16>
		// Read I2C Data and Send Acknowledge
		twi_status = i2c_transmit(I2C_DATA_ACK);
    77a4:	82 e0       	ldi	r24, 0x02	; 2
    77a6:	0e 94 53 3b 	call	0x76a6	; 0x76a6 <i2c_transmit>
		if(twi_status != TW_MR_DATA_ACK) goto i2c_quit;
    77aa:	80 35       	cpi	r24, 0x50	; 80
    77ac:	59 f4       	brne	.+22     	; 0x77c4 <i2c_read+0x2a>
    77ae:	05 c0       	rjmp	.+10     	; 0x77ba <i2c_read+0x20>
	} else {
		// Read I2C Data and Send No Acknowledge
		twi_status = i2c_transmit(I2C_DATA);
    77b0:	81 e0       	ldi	r24, 0x01	; 1
    77b2:	0e 94 53 3b 	call	0x76a6	; 0x76a6 <i2c_transmit>
		if(twi_status != TW_MR_DATA_NACK) goto i2c_quit;
    77b6:	88 35       	cpi	r24, 0x58	; 88
    77b8:	29 f4       	brne	.+10     	; 0x77c4 <i2c_read+0x2a>
	}
	
	// Get the Data
	*data = TWDR;
    77ba:	80 91 73 00 	lds	r24, 0x0073
    77be:	88 83       	st	Y, r24
    77c0:	80 e0       	ldi	r24, 0x00	; 0
    77c2:	01 c0       	rjmp	.+2      	; 0x77c6 <i2c_read+0x2c>
	r_val = 0;

i2c_quit:
    77c4:	8f ef       	ldi	r24, 0xFF	; 255
	return r_val;
}
    77c6:	df 91       	pop	r29
    77c8:	cf 91       	pop	r28
    77ca:	08 95       	ret

000077cc <__subsf3>:
    77cc:	50 58       	subi	r21, 0x80	; 128

000077ce <__addsf3>:
    77ce:	bb 27       	eor	r27, r27
    77d0:	aa 27       	eor	r26, r26
    77d2:	0e d0       	rcall	.+28     	; 0x77f0 <__addsf3x>
    77d4:	27 c2       	rjmp	.+1102   	; 0x7c24 <__fp_round>
    77d6:	f0 d1       	rcall	.+992    	; 0x7bb8 <__fp_pscA>
    77d8:	30 f0       	brcs	.+12     	; 0x77e6 <__addsf3+0x18>
    77da:	f5 d1       	rcall	.+1002   	; 0x7bc6 <__fp_pscB>
    77dc:	20 f0       	brcs	.+8      	; 0x77e6 <__addsf3+0x18>
    77de:	31 f4       	brne	.+12     	; 0x77ec <__addsf3+0x1e>
    77e0:	9f 3f       	cpi	r25, 0xFF	; 255
    77e2:	11 f4       	brne	.+4      	; 0x77e8 <__addsf3+0x1a>
    77e4:	1e f4       	brtc	.+6      	; 0x77ec <__addsf3+0x1e>
    77e6:	c0 c1       	rjmp	.+896    	; 0x7b68 <__fp_nan>
    77e8:	0e f4       	brtc	.+2      	; 0x77ec <__addsf3+0x1e>
    77ea:	e0 95       	com	r30
    77ec:	e7 fb       	bst	r30, 7
    77ee:	b6 c1       	rjmp	.+876    	; 0x7b5c <__fp_inf>

000077f0 <__addsf3x>:
    77f0:	e9 2f       	mov	r30, r25
    77f2:	3a d2       	rcall	.+1140   	; 0x7c68 <__fp_split3>
    77f4:	80 f3       	brcs	.-32     	; 0x77d6 <__addsf3+0x8>
    77f6:	ba 17       	cp	r27, r26
    77f8:	62 07       	cpc	r22, r18
    77fa:	73 07       	cpc	r23, r19
    77fc:	84 07       	cpc	r24, r20
    77fe:	95 07       	cpc	r25, r21
    7800:	18 f0       	brcs	.+6      	; 0x7808 <__addsf3x+0x18>
    7802:	71 f4       	brne	.+28     	; 0x7820 <__addsf3x+0x30>
    7804:	9e f5       	brtc	.+102    	; 0x786c <__addsf3x+0x7c>
    7806:	52 c2       	rjmp	.+1188   	; 0x7cac <__fp_zero>
    7808:	0e f4       	brtc	.+2      	; 0x780c <__addsf3x+0x1c>
    780a:	e0 95       	com	r30
    780c:	0b 2e       	mov	r0, r27
    780e:	ba 2f       	mov	r27, r26
    7810:	a0 2d       	mov	r26, r0
    7812:	0b 01       	movw	r0, r22
    7814:	b9 01       	movw	r22, r18
    7816:	90 01       	movw	r18, r0
    7818:	0c 01       	movw	r0, r24
    781a:	ca 01       	movw	r24, r20
    781c:	a0 01       	movw	r20, r0
    781e:	11 24       	eor	r1, r1
    7820:	ff 27       	eor	r31, r31
    7822:	59 1b       	sub	r21, r25
    7824:	99 f0       	breq	.+38     	; 0x784c <__addsf3x+0x5c>
    7826:	59 3f       	cpi	r21, 0xF9	; 249
    7828:	50 f4       	brcc	.+20     	; 0x783e <__addsf3x+0x4e>
    782a:	50 3e       	cpi	r21, 0xE0	; 224
    782c:	68 f1       	brcs	.+90     	; 0x7888 <__addsf3x+0x98>
    782e:	1a 16       	cp	r1, r26
    7830:	f0 40       	sbci	r31, 0x00	; 0
    7832:	a2 2f       	mov	r26, r18
    7834:	23 2f       	mov	r18, r19
    7836:	34 2f       	mov	r19, r20
    7838:	44 27       	eor	r20, r20
    783a:	58 5f       	subi	r21, 0xF8	; 248
    783c:	f3 cf       	rjmp	.-26     	; 0x7824 <__addsf3x+0x34>
    783e:	46 95       	lsr	r20
    7840:	37 95       	ror	r19
    7842:	27 95       	ror	r18
    7844:	a7 95       	ror	r26
    7846:	f0 40       	sbci	r31, 0x00	; 0
    7848:	53 95       	inc	r21
    784a:	c9 f7       	brne	.-14     	; 0x783e <__addsf3x+0x4e>
    784c:	7e f4       	brtc	.+30     	; 0x786c <__addsf3x+0x7c>
    784e:	1f 16       	cp	r1, r31
    7850:	ba 0b       	sbc	r27, r26
    7852:	62 0b       	sbc	r22, r18
    7854:	73 0b       	sbc	r23, r19
    7856:	84 0b       	sbc	r24, r20
    7858:	ba f0       	brmi	.+46     	; 0x7888 <__addsf3x+0x98>
    785a:	91 50       	subi	r25, 0x01	; 1
    785c:	a1 f0       	breq	.+40     	; 0x7886 <__addsf3x+0x96>
    785e:	ff 0f       	add	r31, r31
    7860:	bb 1f       	adc	r27, r27
    7862:	66 1f       	adc	r22, r22
    7864:	77 1f       	adc	r23, r23
    7866:	88 1f       	adc	r24, r24
    7868:	c2 f7       	brpl	.-16     	; 0x785a <__addsf3x+0x6a>
    786a:	0e c0       	rjmp	.+28     	; 0x7888 <__addsf3x+0x98>
    786c:	ba 0f       	add	r27, r26
    786e:	62 1f       	adc	r22, r18
    7870:	73 1f       	adc	r23, r19
    7872:	84 1f       	adc	r24, r20
    7874:	48 f4       	brcc	.+18     	; 0x7888 <__addsf3x+0x98>
    7876:	87 95       	ror	r24
    7878:	77 95       	ror	r23
    787a:	67 95       	ror	r22
    787c:	b7 95       	ror	r27
    787e:	f7 95       	ror	r31
    7880:	9e 3f       	cpi	r25, 0xFE	; 254
    7882:	08 f0       	brcs	.+2      	; 0x7886 <__addsf3x+0x96>
    7884:	b3 cf       	rjmp	.-154    	; 0x77ec <__addsf3+0x1e>
    7886:	93 95       	inc	r25
    7888:	88 0f       	add	r24, r24
    788a:	08 f0       	brcs	.+2      	; 0x788e <__addsf3x+0x9e>
    788c:	99 27       	eor	r25, r25
    788e:	ee 0f       	add	r30, r30
    7890:	97 95       	ror	r25
    7892:	87 95       	ror	r24
    7894:	08 95       	ret
    7896:	90 d1       	rcall	.+800    	; 0x7bb8 <__fp_pscA>
    7898:	58 f0       	brcs	.+22     	; 0x78b0 <__addsf3x+0xc0>
    789a:	80 e8       	ldi	r24, 0x80	; 128
    789c:	91 e0       	ldi	r25, 0x01	; 1
    789e:	09 f4       	brne	.+2      	; 0x78a2 <__addsf3x+0xb2>
    78a0:	9e ef       	ldi	r25, 0xFE	; 254
    78a2:	91 d1       	rcall	.+802    	; 0x7bc6 <__fp_pscB>
    78a4:	28 f0       	brcs	.+10     	; 0x78b0 <__addsf3x+0xc0>
    78a6:	40 e8       	ldi	r20, 0x80	; 128
    78a8:	51 e0       	ldi	r21, 0x01	; 1
    78aa:	59 f4       	brne	.+22     	; 0x78c2 <atan2+0xe>
    78ac:	5e ef       	ldi	r21, 0xFE	; 254
    78ae:	09 c0       	rjmp	.+18     	; 0x78c2 <atan2+0xe>
    78b0:	5b c1       	rjmp	.+694    	; 0x7b68 <__fp_nan>
    78b2:	fc c1       	rjmp	.+1016   	; 0x7cac <__fp_zero>

000078b4 <atan2>:
    78b4:	e9 2f       	mov	r30, r25
    78b6:	e0 78       	andi	r30, 0x80	; 128
    78b8:	d7 d1       	rcall	.+942    	; 0x7c68 <__fp_split3>
    78ba:	68 f3       	brcs	.-38     	; 0x7896 <__addsf3x+0xa6>
    78bc:	09 2e       	mov	r0, r25
    78be:	05 2a       	or	r0, r21
    78c0:	c1 f3       	breq	.-16     	; 0x78b2 <__addsf3x+0xc2>
    78c2:	26 17       	cp	r18, r22
    78c4:	37 07       	cpc	r19, r23
    78c6:	48 07       	cpc	r20, r24
    78c8:	59 07       	cpc	r21, r25
    78ca:	38 f0       	brcs	.+14     	; 0x78da <atan2+0x26>
    78cc:	0e 2e       	mov	r0, r30
    78ce:	07 f8       	bld	r0, 7
    78d0:	e0 25       	eor	r30, r0
    78d2:	69 f0       	breq	.+26     	; 0x78ee <atan2+0x3a>
    78d4:	e0 25       	eor	r30, r0
    78d6:	e0 64       	ori	r30, 0x40	; 64
    78d8:	0a c0       	rjmp	.+20     	; 0x78ee <atan2+0x3a>
    78da:	ef 63       	ori	r30, 0x3F	; 63
    78dc:	07 f8       	bld	r0, 7
    78de:	00 94       	com	r0
    78e0:	07 fa       	bst	r0, 7
    78e2:	db 01       	movw	r26, r22
    78e4:	b9 01       	movw	r22, r18
    78e6:	9d 01       	movw	r18, r26
    78e8:	dc 01       	movw	r26, r24
    78ea:	ca 01       	movw	r24, r20
    78ec:	ad 01       	movw	r20, r26
    78ee:	ef 93       	push	r30
    78f0:	4a d0       	rcall	.+148    	; 0x7986 <__divsf3_pse>
    78f2:	98 d1       	rcall	.+816    	; 0x7c24 <__fp_round>
    78f4:	0a d0       	rcall	.+20     	; 0x790a <atan>
    78f6:	5f 91       	pop	r21
    78f8:	55 23       	and	r21, r21
    78fa:	31 f0       	breq	.+12     	; 0x7908 <atan2+0x54>
    78fc:	2b ed       	ldi	r18, 0xDB	; 219
    78fe:	3f e0       	ldi	r19, 0x0F	; 15
    7900:	49 e4       	ldi	r20, 0x49	; 73
    7902:	50 fd       	sbrc	r21, 0
    7904:	49 ec       	ldi	r20, 0xC9	; 201
    7906:	63 cf       	rjmp	.-314    	; 0x77ce <__addsf3>
    7908:	08 95       	ret

0000790a <atan>:
    790a:	df 93       	push	r29
    790c:	dd 27       	eor	r29, r29
    790e:	b9 2f       	mov	r27, r25
    7910:	bf 77       	andi	r27, 0x7F	; 127
    7912:	40 e8       	ldi	r20, 0x80	; 128
    7914:	5f e3       	ldi	r21, 0x3F	; 63
    7916:	16 16       	cp	r1, r22
    7918:	17 06       	cpc	r1, r23
    791a:	48 07       	cpc	r20, r24
    791c:	5b 07       	cpc	r21, r27
    791e:	10 f4       	brcc	.+4      	; 0x7924 <atan+0x1a>
    7920:	d9 2f       	mov	r29, r25
    7922:	cf d1       	rcall	.+926    	; 0x7cc2 <inverse>
    7924:	9f 93       	push	r25
    7926:	8f 93       	push	r24
    7928:	7f 93       	push	r23
    792a:	6f 93       	push	r22
    792c:	7c d2       	rcall	.+1272   	; 0x7e26 <square>
    792e:	ec e8       	ldi	r30, 0x8C	; 140
    7930:	f0 e0       	ldi	r31, 0x00	; 0
    7932:	1d d1       	rcall	.+570    	; 0x7b6e <__fp_powser>
    7934:	77 d1       	rcall	.+750    	; 0x7c24 <__fp_round>
    7936:	2f 91       	pop	r18
    7938:	3f 91       	pop	r19
    793a:	4f 91       	pop	r20
    793c:	5f 91       	pop	r21
    793e:	d4 d1       	rcall	.+936    	; 0x7ce8 <__mulsf3x>
    7940:	dd 23       	and	r29, r29
    7942:	49 f0       	breq	.+18     	; 0x7956 <atan+0x4c>
    7944:	90 58       	subi	r25, 0x80	; 128
    7946:	a2 ea       	ldi	r26, 0xA2	; 162
    7948:	2a ed       	ldi	r18, 0xDA	; 218
    794a:	3f e0       	ldi	r19, 0x0F	; 15
    794c:	49 ec       	ldi	r20, 0xC9	; 201
    794e:	5f e3       	ldi	r21, 0x3F	; 63
    7950:	d0 78       	andi	r29, 0x80	; 128
    7952:	5d 27       	eor	r21, r29
    7954:	4d df       	rcall	.-358    	; 0x77f0 <__addsf3x>
    7956:	df 91       	pop	r29
    7958:	65 c1       	rjmp	.+714    	; 0x7c24 <__fp_round>

0000795a <__cmpsf2>:
    795a:	dc d0       	rcall	.+440    	; 0x7b14 <__fp_cmp>
    795c:	08 f4       	brcc	.+2      	; 0x7960 <__cmpsf2+0x6>
    795e:	81 e0       	ldi	r24, 0x01	; 1
    7960:	08 95       	ret

00007962 <cos>:
    7962:	39 d1       	rcall	.+626    	; 0x7bd6 <__fp_rempio2>
    7964:	e3 95       	inc	r30
    7966:	6f c1       	rjmp	.+734    	; 0x7c46 <__fp_sinus>

00007968 <__divsf3>:
    7968:	0c d0       	rcall	.+24     	; 0x7982 <__divsf3x>
    796a:	5c c1       	rjmp	.+696    	; 0x7c24 <__fp_round>
    796c:	2c d1       	rcall	.+600    	; 0x7bc6 <__fp_pscB>
    796e:	40 f0       	brcs	.+16     	; 0x7980 <__divsf3+0x18>
    7970:	23 d1       	rcall	.+582    	; 0x7bb8 <__fp_pscA>
    7972:	30 f0       	brcs	.+12     	; 0x7980 <__divsf3+0x18>
    7974:	21 f4       	brne	.+8      	; 0x797e <__divsf3+0x16>
    7976:	5f 3f       	cpi	r21, 0xFF	; 255
    7978:	19 f0       	breq	.+6      	; 0x7980 <__divsf3+0x18>
    797a:	f0 c0       	rjmp	.+480    	; 0x7b5c <__fp_inf>
    797c:	51 11       	cpse	r21, r1
    797e:	97 c1       	rjmp	.+814    	; 0x7cae <__fp_szero>
    7980:	f3 c0       	rjmp	.+486    	; 0x7b68 <__fp_nan>

00007982 <__divsf3x>:
    7982:	72 d1       	rcall	.+740    	; 0x7c68 <__fp_split3>
    7984:	98 f3       	brcs	.-26     	; 0x796c <__divsf3+0x4>

00007986 <__divsf3_pse>:
    7986:	99 23       	and	r25, r25
    7988:	c9 f3       	breq	.-14     	; 0x797c <__divsf3+0x14>
    798a:	55 23       	and	r21, r21
    798c:	b1 f3       	breq	.-20     	; 0x797a <__divsf3+0x12>
    798e:	95 1b       	sub	r25, r21
    7990:	55 0b       	sbc	r21, r21
    7992:	bb 27       	eor	r27, r27
    7994:	aa 27       	eor	r26, r26
    7996:	62 17       	cp	r22, r18
    7998:	73 07       	cpc	r23, r19
    799a:	84 07       	cpc	r24, r20
    799c:	38 f0       	brcs	.+14     	; 0x79ac <__divsf3_pse+0x26>
    799e:	9f 5f       	subi	r25, 0xFF	; 255
    79a0:	5f 4f       	sbci	r21, 0xFF	; 255
    79a2:	22 0f       	add	r18, r18
    79a4:	33 1f       	adc	r19, r19
    79a6:	44 1f       	adc	r20, r20
    79a8:	aa 1f       	adc	r26, r26
    79aa:	a9 f3       	breq	.-22     	; 0x7996 <__divsf3_pse+0x10>
    79ac:	33 d0       	rcall	.+102    	; 0x7a14 <__divsf3_pse+0x8e>
    79ae:	0e 2e       	mov	r0, r30
    79b0:	3a f0       	brmi	.+14     	; 0x79c0 <__divsf3_pse+0x3a>
    79b2:	e0 e8       	ldi	r30, 0x80	; 128
    79b4:	30 d0       	rcall	.+96     	; 0x7a16 <__divsf3_pse+0x90>
    79b6:	91 50       	subi	r25, 0x01	; 1
    79b8:	50 40       	sbci	r21, 0x00	; 0
    79ba:	e6 95       	lsr	r30
    79bc:	00 1c       	adc	r0, r0
    79be:	ca f7       	brpl	.-14     	; 0x79b2 <__divsf3_pse+0x2c>
    79c0:	29 d0       	rcall	.+82     	; 0x7a14 <__divsf3_pse+0x8e>
    79c2:	fe 2f       	mov	r31, r30
    79c4:	27 d0       	rcall	.+78     	; 0x7a14 <__divsf3_pse+0x8e>
    79c6:	66 0f       	add	r22, r22
    79c8:	77 1f       	adc	r23, r23
    79ca:	88 1f       	adc	r24, r24
    79cc:	bb 1f       	adc	r27, r27
    79ce:	26 17       	cp	r18, r22
    79d0:	37 07       	cpc	r19, r23
    79d2:	48 07       	cpc	r20, r24
    79d4:	ab 07       	cpc	r26, r27
    79d6:	b0 e8       	ldi	r27, 0x80	; 128
    79d8:	09 f0       	breq	.+2      	; 0x79dc <__divsf3_pse+0x56>
    79da:	bb 0b       	sbc	r27, r27
    79dc:	80 2d       	mov	r24, r0
    79de:	bf 01       	movw	r22, r30
    79e0:	ff 27       	eor	r31, r31
    79e2:	93 58       	subi	r25, 0x83	; 131
    79e4:	5f 4f       	sbci	r21, 0xFF	; 255
    79e6:	2a f0       	brmi	.+10     	; 0x79f2 <__divsf3_pse+0x6c>
    79e8:	9e 3f       	cpi	r25, 0xFE	; 254
    79ea:	51 05       	cpc	r21, r1
    79ec:	68 f0       	brcs	.+26     	; 0x7a08 <__divsf3_pse+0x82>
    79ee:	b6 c0       	rjmp	.+364    	; 0x7b5c <__fp_inf>
    79f0:	5e c1       	rjmp	.+700    	; 0x7cae <__fp_szero>
    79f2:	5f 3f       	cpi	r21, 0xFF	; 255
    79f4:	ec f3       	brlt	.-6      	; 0x79f0 <__divsf3_pse+0x6a>
    79f6:	98 3e       	cpi	r25, 0xE8	; 232
    79f8:	dc f3       	brlt	.-10     	; 0x79f0 <__divsf3_pse+0x6a>
    79fa:	86 95       	lsr	r24
    79fc:	77 95       	ror	r23
    79fe:	67 95       	ror	r22
    7a00:	b7 95       	ror	r27
    7a02:	f7 95       	ror	r31
    7a04:	9f 5f       	subi	r25, 0xFF	; 255
    7a06:	c9 f7       	brne	.-14     	; 0x79fa <__divsf3_pse+0x74>
    7a08:	88 0f       	add	r24, r24
    7a0a:	91 1d       	adc	r25, r1
    7a0c:	96 95       	lsr	r25
    7a0e:	87 95       	ror	r24
    7a10:	97 f9       	bld	r25, 7
    7a12:	08 95       	ret
    7a14:	e1 e0       	ldi	r30, 0x01	; 1
    7a16:	66 0f       	add	r22, r22
    7a18:	77 1f       	adc	r23, r23
    7a1a:	88 1f       	adc	r24, r24
    7a1c:	bb 1f       	adc	r27, r27
    7a1e:	62 17       	cp	r22, r18
    7a20:	73 07       	cpc	r23, r19
    7a22:	84 07       	cpc	r24, r20
    7a24:	ba 07       	cpc	r27, r26
    7a26:	20 f0       	brcs	.+8      	; 0x7a30 <__divsf3_pse+0xaa>
    7a28:	62 1b       	sub	r22, r18
    7a2a:	73 0b       	sbc	r23, r19
    7a2c:	84 0b       	sbc	r24, r20
    7a2e:	ba 0b       	sbc	r27, r26
    7a30:	ee 1f       	adc	r30, r30
    7a32:	88 f7       	brcc	.-30     	; 0x7a16 <__divsf3_pse+0x90>
    7a34:	e0 95       	com	r30
    7a36:	08 95       	ret

00007a38 <__fixsfsi>:
    7a38:	04 d0       	rcall	.+8      	; 0x7a42 <__fixunssfsi>
    7a3a:	68 94       	set
    7a3c:	b1 11       	cpse	r27, r1
    7a3e:	37 c1       	rjmp	.+622    	; 0x7cae <__fp_szero>
    7a40:	08 95       	ret

00007a42 <__fixunssfsi>:
    7a42:	1a d1       	rcall	.+564    	; 0x7c78 <__fp_splitA>
    7a44:	88 f0       	brcs	.+34     	; 0x7a68 <__fixunssfsi+0x26>
    7a46:	9f 57       	subi	r25, 0x7F	; 127
    7a48:	90 f0       	brcs	.+36     	; 0x7a6e <__fixunssfsi+0x2c>
    7a4a:	b9 2f       	mov	r27, r25
    7a4c:	99 27       	eor	r25, r25
    7a4e:	b7 51       	subi	r27, 0x17	; 23
    7a50:	a0 f0       	brcs	.+40     	; 0x7a7a <__fixunssfsi+0x38>
    7a52:	d1 f0       	breq	.+52     	; 0x7a88 <__fixunssfsi+0x46>
    7a54:	66 0f       	add	r22, r22
    7a56:	77 1f       	adc	r23, r23
    7a58:	88 1f       	adc	r24, r24
    7a5a:	99 1f       	adc	r25, r25
    7a5c:	1a f0       	brmi	.+6      	; 0x7a64 <__fixunssfsi+0x22>
    7a5e:	ba 95       	dec	r27
    7a60:	c9 f7       	brne	.-14     	; 0x7a54 <__fixunssfsi+0x12>
    7a62:	12 c0       	rjmp	.+36     	; 0x7a88 <__fixunssfsi+0x46>
    7a64:	b1 30       	cpi	r27, 0x01	; 1
    7a66:	81 f0       	breq	.+32     	; 0x7a88 <__fixunssfsi+0x46>
    7a68:	21 d1       	rcall	.+578    	; 0x7cac <__fp_zero>
    7a6a:	b1 e0       	ldi	r27, 0x01	; 1
    7a6c:	08 95       	ret
    7a6e:	1e c1       	rjmp	.+572    	; 0x7cac <__fp_zero>
    7a70:	67 2f       	mov	r22, r23
    7a72:	78 2f       	mov	r23, r24
    7a74:	88 27       	eor	r24, r24
    7a76:	b8 5f       	subi	r27, 0xF8	; 248
    7a78:	39 f0       	breq	.+14     	; 0x7a88 <__fixunssfsi+0x46>
    7a7a:	b9 3f       	cpi	r27, 0xF9	; 249
    7a7c:	cc f3       	brlt	.-14     	; 0x7a70 <__fixunssfsi+0x2e>
    7a7e:	86 95       	lsr	r24
    7a80:	77 95       	ror	r23
    7a82:	67 95       	ror	r22
    7a84:	b3 95       	inc	r27
    7a86:	d9 f7       	brne	.-10     	; 0x7a7e <__fixunssfsi+0x3c>
    7a88:	3e f4       	brtc	.+14     	; 0x7a98 <__fixunssfsi+0x56>
    7a8a:	90 95       	com	r25
    7a8c:	80 95       	com	r24
    7a8e:	70 95       	com	r23
    7a90:	61 95       	neg	r22
    7a92:	7f 4f       	sbci	r23, 0xFF	; 255
    7a94:	8f 4f       	sbci	r24, 0xFF	; 255
    7a96:	9f 4f       	sbci	r25, 0xFF	; 255
    7a98:	08 95       	ret

00007a9a <__floatunsisf>:
    7a9a:	e8 94       	clt
    7a9c:	09 c0       	rjmp	.+18     	; 0x7ab0 <__floatsisf+0x12>

00007a9e <__floatsisf>:
    7a9e:	97 fb       	bst	r25, 7
    7aa0:	3e f4       	brtc	.+14     	; 0x7ab0 <__floatsisf+0x12>
    7aa2:	90 95       	com	r25
    7aa4:	80 95       	com	r24
    7aa6:	70 95       	com	r23
    7aa8:	61 95       	neg	r22
    7aaa:	7f 4f       	sbci	r23, 0xFF	; 255
    7aac:	8f 4f       	sbci	r24, 0xFF	; 255
    7aae:	9f 4f       	sbci	r25, 0xFF	; 255
    7ab0:	99 23       	and	r25, r25
    7ab2:	a9 f0       	breq	.+42     	; 0x7ade <__floatsisf+0x40>
    7ab4:	f9 2f       	mov	r31, r25
    7ab6:	96 e9       	ldi	r25, 0x96	; 150
    7ab8:	bb 27       	eor	r27, r27
    7aba:	93 95       	inc	r25
    7abc:	f6 95       	lsr	r31
    7abe:	87 95       	ror	r24
    7ac0:	77 95       	ror	r23
    7ac2:	67 95       	ror	r22
    7ac4:	b7 95       	ror	r27
    7ac6:	f1 11       	cpse	r31, r1
    7ac8:	f8 cf       	rjmp	.-16     	; 0x7aba <__floatsisf+0x1c>
    7aca:	fa f4       	brpl	.+62     	; 0x7b0a <__floatsisf+0x6c>
    7acc:	bb 0f       	add	r27, r27
    7ace:	11 f4       	brne	.+4      	; 0x7ad4 <__floatsisf+0x36>
    7ad0:	60 ff       	sbrs	r22, 0
    7ad2:	1b c0       	rjmp	.+54     	; 0x7b0a <__floatsisf+0x6c>
    7ad4:	6f 5f       	subi	r22, 0xFF	; 255
    7ad6:	7f 4f       	sbci	r23, 0xFF	; 255
    7ad8:	8f 4f       	sbci	r24, 0xFF	; 255
    7ada:	9f 4f       	sbci	r25, 0xFF	; 255
    7adc:	16 c0       	rjmp	.+44     	; 0x7b0a <__floatsisf+0x6c>
    7ade:	88 23       	and	r24, r24
    7ae0:	11 f0       	breq	.+4      	; 0x7ae6 <__floatsisf+0x48>
    7ae2:	96 e9       	ldi	r25, 0x96	; 150
    7ae4:	11 c0       	rjmp	.+34     	; 0x7b08 <__floatsisf+0x6a>
    7ae6:	77 23       	and	r23, r23
    7ae8:	21 f0       	breq	.+8      	; 0x7af2 <__floatsisf+0x54>
    7aea:	9e e8       	ldi	r25, 0x8E	; 142
    7aec:	87 2f       	mov	r24, r23
    7aee:	76 2f       	mov	r23, r22
    7af0:	05 c0       	rjmp	.+10     	; 0x7afc <__floatsisf+0x5e>
    7af2:	66 23       	and	r22, r22
    7af4:	71 f0       	breq	.+28     	; 0x7b12 <__floatsisf+0x74>
    7af6:	96 e8       	ldi	r25, 0x86	; 134
    7af8:	86 2f       	mov	r24, r22
    7afa:	70 e0       	ldi	r23, 0x00	; 0
    7afc:	60 e0       	ldi	r22, 0x00	; 0
    7afe:	2a f0       	brmi	.+10     	; 0x7b0a <__floatsisf+0x6c>
    7b00:	9a 95       	dec	r25
    7b02:	66 0f       	add	r22, r22
    7b04:	77 1f       	adc	r23, r23
    7b06:	88 1f       	adc	r24, r24
    7b08:	da f7       	brpl	.-10     	; 0x7b00 <__floatsisf+0x62>
    7b0a:	88 0f       	add	r24, r24
    7b0c:	96 95       	lsr	r25
    7b0e:	87 95       	ror	r24
    7b10:	97 f9       	bld	r25, 7
    7b12:	08 95       	ret

00007b14 <__fp_cmp>:
    7b14:	99 0f       	add	r25, r25
    7b16:	00 08       	sbc	r0, r0
    7b18:	55 0f       	add	r21, r21
    7b1a:	aa 0b       	sbc	r26, r26
    7b1c:	e0 e8       	ldi	r30, 0x80	; 128
    7b1e:	fe ef       	ldi	r31, 0xFE	; 254
    7b20:	16 16       	cp	r1, r22
    7b22:	17 06       	cpc	r1, r23
    7b24:	e8 07       	cpc	r30, r24
    7b26:	f9 07       	cpc	r31, r25
    7b28:	c0 f0       	brcs	.+48     	; 0x7b5a <__fp_cmp+0x46>
    7b2a:	12 16       	cp	r1, r18
    7b2c:	13 06       	cpc	r1, r19
    7b2e:	e4 07       	cpc	r30, r20
    7b30:	f5 07       	cpc	r31, r21
    7b32:	98 f0       	brcs	.+38     	; 0x7b5a <__fp_cmp+0x46>
    7b34:	62 1b       	sub	r22, r18
    7b36:	73 0b       	sbc	r23, r19
    7b38:	84 0b       	sbc	r24, r20
    7b3a:	95 0b       	sbc	r25, r21
    7b3c:	39 f4       	brne	.+14     	; 0x7b4c <__fp_cmp+0x38>
    7b3e:	0a 26       	eor	r0, r26
    7b40:	61 f0       	breq	.+24     	; 0x7b5a <__fp_cmp+0x46>
    7b42:	23 2b       	or	r18, r19
    7b44:	24 2b       	or	r18, r20
    7b46:	25 2b       	or	r18, r21
    7b48:	21 f4       	brne	.+8      	; 0x7b52 <__fp_cmp+0x3e>
    7b4a:	08 95       	ret
    7b4c:	0a 26       	eor	r0, r26
    7b4e:	09 f4       	brne	.+2      	; 0x7b52 <__fp_cmp+0x3e>
    7b50:	a1 40       	sbci	r26, 0x01	; 1
    7b52:	a6 95       	lsr	r26
    7b54:	8f ef       	ldi	r24, 0xFF	; 255
    7b56:	81 1d       	adc	r24, r1
    7b58:	81 1d       	adc	r24, r1
    7b5a:	08 95       	ret

00007b5c <__fp_inf>:
    7b5c:	97 f9       	bld	r25, 7
    7b5e:	9f 67       	ori	r25, 0x7F	; 127
    7b60:	80 e8       	ldi	r24, 0x80	; 128
    7b62:	70 e0       	ldi	r23, 0x00	; 0
    7b64:	60 e0       	ldi	r22, 0x00	; 0
    7b66:	08 95       	ret

00007b68 <__fp_nan>:
    7b68:	9f ef       	ldi	r25, 0xFF	; 255
    7b6a:	80 ec       	ldi	r24, 0xC0	; 192
    7b6c:	08 95       	ret

00007b6e <__fp_powser>:
    7b6e:	df 93       	push	r29
    7b70:	cf 93       	push	r28
    7b72:	1f 93       	push	r17
    7b74:	0f 93       	push	r16
    7b76:	ff 92       	push	r15
    7b78:	ef 92       	push	r14
    7b7a:	df 92       	push	r13
    7b7c:	7b 01       	movw	r14, r22
    7b7e:	8c 01       	movw	r16, r24
    7b80:	68 94       	set
    7b82:	05 c0       	rjmp	.+10     	; 0x7b8e <__fp_powser+0x20>
    7b84:	da 2e       	mov	r13, r26
    7b86:	ef 01       	movw	r28, r30
    7b88:	af d0       	rcall	.+350    	; 0x7ce8 <__mulsf3x>
    7b8a:	fe 01       	movw	r30, r28
    7b8c:	e8 94       	clt
    7b8e:	a5 91       	lpm	r26, Z+
    7b90:	25 91       	lpm	r18, Z+
    7b92:	35 91       	lpm	r19, Z+
    7b94:	45 91       	lpm	r20, Z+
    7b96:	55 91       	lpm	r21, Z+
    7b98:	ae f3       	brts	.-22     	; 0x7b84 <__fp_powser+0x16>
    7b9a:	ef 01       	movw	r28, r30
    7b9c:	29 de       	rcall	.-942    	; 0x77f0 <__addsf3x>
    7b9e:	fe 01       	movw	r30, r28
    7ba0:	97 01       	movw	r18, r14
    7ba2:	a8 01       	movw	r20, r16
    7ba4:	da 94       	dec	r13
    7ba6:	79 f7       	brne	.-34     	; 0x7b86 <__fp_powser+0x18>
    7ba8:	df 90       	pop	r13
    7baa:	ef 90       	pop	r14
    7bac:	ff 90       	pop	r15
    7bae:	0f 91       	pop	r16
    7bb0:	1f 91       	pop	r17
    7bb2:	cf 91       	pop	r28
    7bb4:	df 91       	pop	r29
    7bb6:	08 95       	ret

00007bb8 <__fp_pscA>:
    7bb8:	00 24       	eor	r0, r0
    7bba:	0a 94       	dec	r0
    7bbc:	16 16       	cp	r1, r22
    7bbe:	17 06       	cpc	r1, r23
    7bc0:	18 06       	cpc	r1, r24
    7bc2:	09 06       	cpc	r0, r25
    7bc4:	08 95       	ret

00007bc6 <__fp_pscB>:
    7bc6:	00 24       	eor	r0, r0
    7bc8:	0a 94       	dec	r0
    7bca:	12 16       	cp	r1, r18
    7bcc:	13 06       	cpc	r1, r19
    7bce:	14 06       	cpc	r1, r20
    7bd0:	05 06       	cpc	r0, r21
    7bd2:	08 95       	ret
    7bd4:	c9 cf       	rjmp	.-110    	; 0x7b68 <__fp_nan>

00007bd6 <__fp_rempio2>:
    7bd6:	50 d0       	rcall	.+160    	; 0x7c78 <__fp_splitA>
    7bd8:	e8 f3       	brcs	.-6      	; 0x7bd4 <__fp_pscB+0xe>
    7bda:	e8 94       	clt
    7bdc:	e0 e0       	ldi	r30, 0x00	; 0
    7bde:	bb 27       	eor	r27, r27
    7be0:	9f 57       	subi	r25, 0x7F	; 127
    7be2:	f0 f0       	brcs	.+60     	; 0x7c20 <__fp_rempio2+0x4a>
    7be4:	2a ed       	ldi	r18, 0xDA	; 218
    7be6:	3f e0       	ldi	r19, 0x0F	; 15
    7be8:	49 ec       	ldi	r20, 0xC9	; 201
    7bea:	06 c0       	rjmp	.+12     	; 0x7bf8 <__fp_rempio2+0x22>
    7bec:	ee 0f       	add	r30, r30
    7bee:	bb 0f       	add	r27, r27
    7bf0:	66 1f       	adc	r22, r22
    7bf2:	77 1f       	adc	r23, r23
    7bf4:	88 1f       	adc	r24, r24
    7bf6:	28 f0       	brcs	.+10     	; 0x7c02 <__fp_rempio2+0x2c>
    7bf8:	b2 3a       	cpi	r27, 0xA2	; 162
    7bfa:	62 07       	cpc	r22, r18
    7bfc:	73 07       	cpc	r23, r19
    7bfe:	84 07       	cpc	r24, r20
    7c00:	28 f0       	brcs	.+10     	; 0x7c0c <__fp_rempio2+0x36>
    7c02:	b2 5a       	subi	r27, 0xA2	; 162
    7c04:	62 0b       	sbc	r22, r18
    7c06:	73 0b       	sbc	r23, r19
    7c08:	84 0b       	sbc	r24, r20
    7c0a:	e3 95       	inc	r30
    7c0c:	9a 95       	dec	r25
    7c0e:	72 f7       	brpl	.-36     	; 0x7bec <__fp_rempio2+0x16>
    7c10:	80 38       	cpi	r24, 0x80	; 128
    7c12:	30 f4       	brcc	.+12     	; 0x7c20 <__fp_rempio2+0x4a>
    7c14:	9a 95       	dec	r25
    7c16:	bb 0f       	add	r27, r27
    7c18:	66 1f       	adc	r22, r22
    7c1a:	77 1f       	adc	r23, r23
    7c1c:	88 1f       	adc	r24, r24
    7c1e:	d2 f7       	brpl	.-12     	; 0x7c14 <__fp_rempio2+0x3e>
    7c20:	90 48       	sbci	r25, 0x80	; 128
    7c22:	06 c1       	rjmp	.+524    	; 0x7e30 <__fp_mpack_finite>

00007c24 <__fp_round>:
    7c24:	09 2e       	mov	r0, r25
    7c26:	03 94       	inc	r0
    7c28:	00 0c       	add	r0, r0
    7c2a:	11 f4       	brne	.+4      	; 0x7c30 <__fp_round+0xc>
    7c2c:	88 23       	and	r24, r24
    7c2e:	52 f0       	brmi	.+20     	; 0x7c44 <__fp_round+0x20>
    7c30:	bb 0f       	add	r27, r27
    7c32:	40 f4       	brcc	.+16     	; 0x7c44 <__fp_round+0x20>
    7c34:	bf 2b       	or	r27, r31
    7c36:	11 f4       	brne	.+4      	; 0x7c3c <__fp_round+0x18>
    7c38:	60 ff       	sbrs	r22, 0
    7c3a:	04 c0       	rjmp	.+8      	; 0x7c44 <__fp_round+0x20>
    7c3c:	6f 5f       	subi	r22, 0xFF	; 255
    7c3e:	7f 4f       	sbci	r23, 0xFF	; 255
    7c40:	8f 4f       	sbci	r24, 0xFF	; 255
    7c42:	9f 4f       	sbci	r25, 0xFF	; 255
    7c44:	08 95       	ret

00007c46 <__fp_sinus>:
    7c46:	ef 93       	push	r30
    7c48:	e0 ff       	sbrs	r30, 0
    7c4a:	06 c0       	rjmp	.+12     	; 0x7c58 <__fp_sinus+0x12>
    7c4c:	a2 ea       	ldi	r26, 0xA2	; 162
    7c4e:	2a ed       	ldi	r18, 0xDA	; 218
    7c50:	3f e0       	ldi	r19, 0x0F	; 15
    7c52:	49 ec       	ldi	r20, 0xC9	; 201
    7c54:	5f eb       	ldi	r21, 0xBF	; 191
    7c56:	cc dd       	rcall	.-1128   	; 0x77f0 <__addsf3x>
    7c58:	e5 df       	rcall	.-54     	; 0x7c24 <__fp_round>
    7c5a:	0f 90       	pop	r0
    7c5c:	03 94       	inc	r0
    7c5e:	01 fc       	sbrc	r0, 1
    7c60:	90 58       	subi	r25, 0x80	; 128
    7c62:	e9 eb       	ldi	r30, 0xB9	; 185
    7c64:	f0 e0       	ldi	r31, 0x00	; 0
    7c66:	f7 c0       	rjmp	.+494    	; 0x7e56 <__fp_powsodd>

00007c68 <__fp_split3>:
    7c68:	57 fd       	sbrc	r21, 7
    7c6a:	90 58       	subi	r25, 0x80	; 128
    7c6c:	44 0f       	add	r20, r20
    7c6e:	55 1f       	adc	r21, r21
    7c70:	59 f0       	breq	.+22     	; 0x7c88 <__fp_splitA+0x10>
    7c72:	5f 3f       	cpi	r21, 0xFF	; 255
    7c74:	71 f0       	breq	.+28     	; 0x7c92 <__fp_splitA+0x1a>
    7c76:	47 95       	ror	r20

00007c78 <__fp_splitA>:
    7c78:	88 0f       	add	r24, r24
    7c7a:	97 fb       	bst	r25, 7
    7c7c:	99 1f       	adc	r25, r25
    7c7e:	61 f0       	breq	.+24     	; 0x7c98 <__fp_splitA+0x20>
    7c80:	9f 3f       	cpi	r25, 0xFF	; 255
    7c82:	79 f0       	breq	.+30     	; 0x7ca2 <__fp_splitA+0x2a>
    7c84:	87 95       	ror	r24
    7c86:	08 95       	ret
    7c88:	12 16       	cp	r1, r18
    7c8a:	13 06       	cpc	r1, r19
    7c8c:	14 06       	cpc	r1, r20
    7c8e:	55 1f       	adc	r21, r21
    7c90:	f2 cf       	rjmp	.-28     	; 0x7c76 <__fp_split3+0xe>
    7c92:	46 95       	lsr	r20
    7c94:	f1 df       	rcall	.-30     	; 0x7c78 <__fp_splitA>
    7c96:	08 c0       	rjmp	.+16     	; 0x7ca8 <__fp_splitA+0x30>
    7c98:	16 16       	cp	r1, r22
    7c9a:	17 06       	cpc	r1, r23
    7c9c:	18 06       	cpc	r1, r24
    7c9e:	99 1f       	adc	r25, r25
    7ca0:	f1 cf       	rjmp	.-30     	; 0x7c84 <__fp_splitA+0xc>
    7ca2:	86 95       	lsr	r24
    7ca4:	71 05       	cpc	r23, r1
    7ca6:	61 05       	cpc	r22, r1
    7ca8:	08 94       	sec
    7caa:	08 95       	ret

00007cac <__fp_zero>:
    7cac:	e8 94       	clt

00007cae <__fp_szero>:
    7cae:	bb 27       	eor	r27, r27
    7cb0:	66 27       	eor	r22, r22
    7cb2:	77 27       	eor	r23, r23
    7cb4:	cb 01       	movw	r24, r22
    7cb6:	97 f9       	bld	r25, 7
    7cb8:	08 95       	ret

00007cba <__gesf2>:
    7cba:	2c df       	rcall	.-424    	; 0x7b14 <__fp_cmp>
    7cbc:	08 f4       	brcc	.+2      	; 0x7cc0 <__gesf2+0x6>
    7cbe:	8f ef       	ldi	r24, 0xFF	; 255
    7cc0:	08 95       	ret

00007cc2 <inverse>:
    7cc2:	9b 01       	movw	r18, r22
    7cc4:	ac 01       	movw	r20, r24
    7cc6:	60 e0       	ldi	r22, 0x00	; 0
    7cc8:	70 e0       	ldi	r23, 0x00	; 0
    7cca:	80 e8       	ldi	r24, 0x80	; 128
    7ccc:	9f e3       	ldi	r25, 0x3F	; 63
    7cce:	4c ce       	rjmp	.-872    	; 0x7968 <__divsf3>

00007cd0 <__mulsf3>:
    7cd0:	0b d0       	rcall	.+22     	; 0x7ce8 <__mulsf3x>
    7cd2:	a8 cf       	rjmp	.-176    	; 0x7c24 <__fp_round>
    7cd4:	71 df       	rcall	.-286    	; 0x7bb8 <__fp_pscA>
    7cd6:	28 f0       	brcs	.+10     	; 0x7ce2 <__mulsf3+0x12>
    7cd8:	76 df       	rcall	.-276    	; 0x7bc6 <__fp_pscB>
    7cda:	18 f0       	brcs	.+6      	; 0x7ce2 <__mulsf3+0x12>
    7cdc:	95 23       	and	r25, r21
    7cde:	09 f0       	breq	.+2      	; 0x7ce2 <__mulsf3+0x12>
    7ce0:	3d cf       	rjmp	.-390    	; 0x7b5c <__fp_inf>
    7ce2:	42 cf       	rjmp	.-380    	; 0x7b68 <__fp_nan>
    7ce4:	11 24       	eor	r1, r1
    7ce6:	e3 cf       	rjmp	.-58     	; 0x7cae <__fp_szero>

00007ce8 <__mulsf3x>:
    7ce8:	bf df       	rcall	.-130    	; 0x7c68 <__fp_split3>
    7cea:	a0 f3       	brcs	.-24     	; 0x7cd4 <__mulsf3+0x4>

00007cec <__mulsf3_pse>:
    7cec:	95 9f       	mul	r25, r21
    7cee:	d1 f3       	breq	.-12     	; 0x7ce4 <__mulsf3+0x14>
    7cf0:	95 0f       	add	r25, r21
    7cf2:	50 e0       	ldi	r21, 0x00	; 0
    7cf4:	55 1f       	adc	r21, r21
    7cf6:	62 9f       	mul	r22, r18
    7cf8:	f0 01       	movw	r30, r0
    7cfa:	72 9f       	mul	r23, r18
    7cfc:	bb 27       	eor	r27, r27
    7cfe:	f0 0d       	add	r31, r0
    7d00:	b1 1d       	adc	r27, r1
    7d02:	63 9f       	mul	r22, r19
    7d04:	aa 27       	eor	r26, r26
    7d06:	f0 0d       	add	r31, r0
    7d08:	b1 1d       	adc	r27, r1
    7d0a:	aa 1f       	adc	r26, r26
    7d0c:	64 9f       	mul	r22, r20
    7d0e:	66 27       	eor	r22, r22
    7d10:	b0 0d       	add	r27, r0
    7d12:	a1 1d       	adc	r26, r1
    7d14:	66 1f       	adc	r22, r22
    7d16:	82 9f       	mul	r24, r18
    7d18:	22 27       	eor	r18, r18
    7d1a:	b0 0d       	add	r27, r0
    7d1c:	a1 1d       	adc	r26, r1
    7d1e:	62 1f       	adc	r22, r18
    7d20:	73 9f       	mul	r23, r19
    7d22:	b0 0d       	add	r27, r0
    7d24:	a1 1d       	adc	r26, r1
    7d26:	62 1f       	adc	r22, r18
    7d28:	83 9f       	mul	r24, r19
    7d2a:	a0 0d       	add	r26, r0
    7d2c:	61 1d       	adc	r22, r1
    7d2e:	22 1f       	adc	r18, r18
    7d30:	74 9f       	mul	r23, r20
    7d32:	33 27       	eor	r19, r19
    7d34:	a0 0d       	add	r26, r0
    7d36:	61 1d       	adc	r22, r1
    7d38:	23 1f       	adc	r18, r19
    7d3a:	84 9f       	mul	r24, r20
    7d3c:	60 0d       	add	r22, r0
    7d3e:	21 1d       	adc	r18, r1
    7d40:	82 2f       	mov	r24, r18
    7d42:	76 2f       	mov	r23, r22
    7d44:	6a 2f       	mov	r22, r26
    7d46:	11 24       	eor	r1, r1
    7d48:	9f 57       	subi	r25, 0x7F	; 127
    7d4a:	50 40       	sbci	r21, 0x00	; 0
    7d4c:	8a f0       	brmi	.+34     	; 0x7d70 <__mulsf3_pse+0x84>
    7d4e:	e1 f0       	breq	.+56     	; 0x7d88 <__mulsf3_pse+0x9c>
    7d50:	88 23       	and	r24, r24
    7d52:	4a f0       	brmi	.+18     	; 0x7d66 <__mulsf3_pse+0x7a>
    7d54:	ee 0f       	add	r30, r30
    7d56:	ff 1f       	adc	r31, r31
    7d58:	bb 1f       	adc	r27, r27
    7d5a:	66 1f       	adc	r22, r22
    7d5c:	77 1f       	adc	r23, r23
    7d5e:	88 1f       	adc	r24, r24
    7d60:	91 50       	subi	r25, 0x01	; 1
    7d62:	50 40       	sbci	r21, 0x00	; 0
    7d64:	a9 f7       	brne	.-22     	; 0x7d50 <__mulsf3_pse+0x64>
    7d66:	9e 3f       	cpi	r25, 0xFE	; 254
    7d68:	51 05       	cpc	r21, r1
    7d6a:	70 f0       	brcs	.+28     	; 0x7d88 <__mulsf3_pse+0x9c>
    7d6c:	f7 ce       	rjmp	.-530    	; 0x7b5c <__fp_inf>
    7d6e:	9f cf       	rjmp	.-194    	; 0x7cae <__fp_szero>
    7d70:	5f 3f       	cpi	r21, 0xFF	; 255
    7d72:	ec f3       	brlt	.-6      	; 0x7d6e <__mulsf3_pse+0x82>
    7d74:	98 3e       	cpi	r25, 0xE8	; 232
    7d76:	dc f3       	brlt	.-10     	; 0x7d6e <__mulsf3_pse+0x82>
    7d78:	86 95       	lsr	r24
    7d7a:	77 95       	ror	r23
    7d7c:	67 95       	ror	r22
    7d7e:	b7 95       	ror	r27
    7d80:	f7 95       	ror	r31
    7d82:	e7 95       	ror	r30
    7d84:	9f 5f       	subi	r25, 0xFF	; 255
    7d86:	c1 f7       	brne	.-16     	; 0x7d78 <__mulsf3_pse+0x8c>
    7d88:	fe 2b       	or	r31, r30
    7d8a:	88 0f       	add	r24, r24
    7d8c:	91 1d       	adc	r25, r1
    7d8e:	96 95       	lsr	r25
    7d90:	87 95       	ror	r24
    7d92:	97 f9       	bld	r25, 7
    7d94:	08 95       	ret

00007d96 <sin>:
    7d96:	9f 93       	push	r25
    7d98:	1e df       	rcall	.-452    	; 0x7bd6 <__fp_rempio2>
    7d9a:	0f 90       	pop	r0
    7d9c:	07 fc       	sbrc	r0, 7
    7d9e:	ee 5f       	subi	r30, 0xFE	; 254
    7da0:	52 cf       	rjmp	.-348    	; 0x7c46 <__fp_sinus>
    7da2:	11 f4       	brne	.+4      	; 0x7da8 <sin+0x12>
    7da4:	0e f4       	brtc	.+2      	; 0x7da8 <sin+0x12>
    7da6:	e0 ce       	rjmp	.-576    	; 0x7b68 <__fp_nan>
    7da8:	41 c0       	rjmp	.+130    	; 0x7e2c <__fp_mpack>

00007daa <sqrt>:
    7daa:	66 df       	rcall	.-308    	; 0x7c78 <__fp_splitA>
    7dac:	d0 f3       	brcs	.-12     	; 0x7da2 <sin+0xc>
    7dae:	99 23       	and	r25, r25
    7db0:	d9 f3       	breq	.-10     	; 0x7da8 <sin+0x12>
    7db2:	ce f3       	brts	.-14     	; 0x7da6 <sin+0x10>
    7db4:	9f 57       	subi	r25, 0x7F	; 127
    7db6:	55 0b       	sbc	r21, r21
    7db8:	87 ff       	sbrs	r24, 7
    7dba:	46 d0       	rcall	.+140    	; 0x7e48 <__fp_norm2>
    7dbc:	00 24       	eor	r0, r0
    7dbe:	a0 e6       	ldi	r26, 0x60	; 96
    7dc0:	40 ea       	ldi	r20, 0xA0	; 160
    7dc2:	90 01       	movw	r18, r0
    7dc4:	80 58       	subi	r24, 0x80	; 128
    7dc6:	56 95       	lsr	r21
    7dc8:	97 95       	ror	r25
    7dca:	28 f4       	brcc	.+10     	; 0x7dd6 <sqrt+0x2c>
    7dcc:	80 5c       	subi	r24, 0xC0	; 192
    7dce:	66 0f       	add	r22, r22
    7dd0:	77 1f       	adc	r23, r23
    7dd2:	88 1f       	adc	r24, r24
    7dd4:	20 f0       	brcs	.+8      	; 0x7dde <sqrt+0x34>
    7dd6:	26 17       	cp	r18, r22
    7dd8:	37 07       	cpc	r19, r23
    7dda:	48 07       	cpc	r20, r24
    7ddc:	30 f4       	brcc	.+12     	; 0x7dea <sqrt+0x40>
    7dde:	62 1b       	sub	r22, r18
    7de0:	73 0b       	sbc	r23, r19
    7de2:	84 0b       	sbc	r24, r20
    7de4:	20 29       	or	r18, r0
    7de6:	31 29       	or	r19, r1
    7de8:	4a 2b       	or	r20, r26
    7dea:	a6 95       	lsr	r26
    7dec:	17 94       	ror	r1
    7dee:	07 94       	ror	r0
    7df0:	20 25       	eor	r18, r0
    7df2:	31 25       	eor	r19, r1
    7df4:	4a 27       	eor	r20, r26
    7df6:	58 f7       	brcc	.-42     	; 0x7dce <sqrt+0x24>
    7df8:	66 0f       	add	r22, r22
    7dfa:	77 1f       	adc	r23, r23
    7dfc:	88 1f       	adc	r24, r24
    7dfe:	20 f0       	brcs	.+8      	; 0x7e08 <sqrt+0x5e>
    7e00:	26 17       	cp	r18, r22
    7e02:	37 07       	cpc	r19, r23
    7e04:	48 07       	cpc	r20, r24
    7e06:	30 f4       	brcc	.+12     	; 0x7e14 <sqrt+0x6a>
    7e08:	62 0b       	sbc	r22, r18
    7e0a:	73 0b       	sbc	r23, r19
    7e0c:	84 0b       	sbc	r24, r20
    7e0e:	20 0d       	add	r18, r0
    7e10:	31 1d       	adc	r19, r1
    7e12:	41 1d       	adc	r20, r1
    7e14:	a0 95       	com	r26
    7e16:	81 f7       	brne	.-32     	; 0x7df8 <sqrt+0x4e>
    7e18:	b9 01       	movw	r22, r18
    7e1a:	84 2f       	mov	r24, r20
    7e1c:	91 58       	subi	r25, 0x81	; 129
    7e1e:	88 0f       	add	r24, r24
    7e20:	96 95       	lsr	r25
    7e22:	87 95       	ror	r24
    7e24:	08 95       	ret

00007e26 <square>:
    7e26:	9b 01       	movw	r18, r22
    7e28:	ac 01       	movw	r20, r24
    7e2a:	52 cf       	rjmp	.-348    	; 0x7cd0 <__mulsf3>

00007e2c <__fp_mpack>:
    7e2c:	9f 3f       	cpi	r25, 0xFF	; 255
    7e2e:	31 f0       	breq	.+12     	; 0x7e3c <__fp_mpack_finite+0xc>

00007e30 <__fp_mpack_finite>:
    7e30:	91 50       	subi	r25, 0x01	; 1
    7e32:	20 f4       	brcc	.+8      	; 0x7e3c <__fp_mpack_finite+0xc>
    7e34:	87 95       	ror	r24
    7e36:	77 95       	ror	r23
    7e38:	67 95       	ror	r22
    7e3a:	b7 95       	ror	r27
    7e3c:	88 0f       	add	r24, r24
    7e3e:	91 1d       	adc	r25, r1
    7e40:	96 95       	lsr	r25
    7e42:	87 95       	ror	r24
    7e44:	97 f9       	bld	r25, 7
    7e46:	08 95       	ret

00007e48 <__fp_norm2>:
    7e48:	91 50       	subi	r25, 0x01	; 1
    7e4a:	50 40       	sbci	r21, 0x00	; 0
    7e4c:	66 0f       	add	r22, r22
    7e4e:	77 1f       	adc	r23, r23
    7e50:	88 1f       	adc	r24, r24
    7e52:	d2 f7       	brpl	.-12     	; 0x7e48 <__fp_norm2>
    7e54:	08 95       	ret

00007e56 <__fp_powsodd>:
    7e56:	9f 93       	push	r25
    7e58:	8f 93       	push	r24
    7e5a:	7f 93       	push	r23
    7e5c:	6f 93       	push	r22
    7e5e:	ff 93       	push	r31
    7e60:	ef 93       	push	r30
    7e62:	9b 01       	movw	r18, r22
    7e64:	ac 01       	movw	r20, r24
    7e66:	34 df       	rcall	.-408    	; 0x7cd0 <__mulsf3>
    7e68:	ef 91       	pop	r30
    7e6a:	ff 91       	pop	r31
    7e6c:	80 de       	rcall	.-768    	; 0x7b6e <__fp_powser>
    7e6e:	2f 91       	pop	r18
    7e70:	3f 91       	pop	r19
    7e72:	4f 91       	pop	r20
    7e74:	5f 91       	pop	r21
    7e76:	2c cf       	rjmp	.-424    	; 0x7cd0 <__mulsf3>

00007e78 <__mulsi3>:
    7e78:	62 9f       	mul	r22, r18
    7e7a:	d0 01       	movw	r26, r0
    7e7c:	73 9f       	mul	r23, r19
    7e7e:	f0 01       	movw	r30, r0
    7e80:	82 9f       	mul	r24, r18
    7e82:	e0 0d       	add	r30, r0
    7e84:	f1 1d       	adc	r31, r1
    7e86:	64 9f       	mul	r22, r20
    7e88:	e0 0d       	add	r30, r0
    7e8a:	f1 1d       	adc	r31, r1
    7e8c:	92 9f       	mul	r25, r18
    7e8e:	f0 0d       	add	r31, r0
    7e90:	83 9f       	mul	r24, r19
    7e92:	f0 0d       	add	r31, r0
    7e94:	74 9f       	mul	r23, r20
    7e96:	f0 0d       	add	r31, r0
    7e98:	65 9f       	mul	r22, r21
    7e9a:	f0 0d       	add	r31, r0
    7e9c:	99 27       	eor	r25, r25
    7e9e:	72 9f       	mul	r23, r18
    7ea0:	b0 0d       	add	r27, r0
    7ea2:	e1 1d       	adc	r30, r1
    7ea4:	f9 1f       	adc	r31, r25
    7ea6:	63 9f       	mul	r22, r19
    7ea8:	b0 0d       	add	r27, r0
    7eaa:	e1 1d       	adc	r30, r1
    7eac:	f9 1f       	adc	r31, r25
    7eae:	bd 01       	movw	r22, r26
    7eb0:	cf 01       	movw	r24, r30
    7eb2:	11 24       	eor	r1, r1
    7eb4:	08 95       	ret

00007eb6 <__divmodqi4>:
    7eb6:	87 fb       	bst	r24, 7
    7eb8:	08 2e       	mov	r0, r24
    7eba:	06 26       	eor	r0, r22
    7ebc:	87 fd       	sbrc	r24, 7
    7ebe:	81 95       	neg	r24
    7ec0:	67 fd       	sbrc	r22, 7
    7ec2:	61 95       	neg	r22
    7ec4:	3b d0       	rcall	.+118    	; 0x7f3c <__udivmodqi4>
    7ec6:	0e f4       	brtc	.+2      	; 0x7eca <__divmodqi4_1>
    7ec8:	91 95       	neg	r25

00007eca <__divmodqi4_1>:
    7eca:	07 fc       	sbrc	r0, 7
    7ecc:	81 95       	neg	r24

00007ece <__divmodqi4_exit>:
    7ece:	08 95       	ret

00007ed0 <__udivmodhi4>:
    7ed0:	aa 1b       	sub	r26, r26
    7ed2:	bb 1b       	sub	r27, r27
    7ed4:	51 e1       	ldi	r21, 0x11	; 17
    7ed6:	07 c0       	rjmp	.+14     	; 0x7ee6 <__udivmodhi4_ep>

00007ed8 <__udivmodhi4_loop>:
    7ed8:	aa 1f       	adc	r26, r26
    7eda:	bb 1f       	adc	r27, r27
    7edc:	a6 17       	cp	r26, r22
    7ede:	b7 07       	cpc	r27, r23
    7ee0:	10 f0       	brcs	.+4      	; 0x7ee6 <__udivmodhi4_ep>
    7ee2:	a6 1b       	sub	r26, r22
    7ee4:	b7 0b       	sbc	r27, r23

00007ee6 <__udivmodhi4_ep>:
    7ee6:	88 1f       	adc	r24, r24
    7ee8:	99 1f       	adc	r25, r25
    7eea:	5a 95       	dec	r21
    7eec:	a9 f7       	brne	.-22     	; 0x7ed8 <__udivmodhi4_loop>
    7eee:	80 95       	com	r24
    7ef0:	90 95       	com	r25
    7ef2:	bc 01       	movw	r22, r24
    7ef4:	cd 01       	movw	r24, r26
    7ef6:	08 95       	ret

00007ef8 <__udivmodsi4>:
    7ef8:	a1 e2       	ldi	r26, 0x21	; 33
    7efa:	1a 2e       	mov	r1, r26
    7efc:	aa 1b       	sub	r26, r26
    7efe:	bb 1b       	sub	r27, r27
    7f00:	fd 01       	movw	r30, r26
    7f02:	0d c0       	rjmp	.+26     	; 0x7f1e <__udivmodsi4_ep>

00007f04 <__udivmodsi4_loop>:
    7f04:	aa 1f       	adc	r26, r26
    7f06:	bb 1f       	adc	r27, r27
    7f08:	ee 1f       	adc	r30, r30
    7f0a:	ff 1f       	adc	r31, r31
    7f0c:	a2 17       	cp	r26, r18
    7f0e:	b3 07       	cpc	r27, r19
    7f10:	e4 07       	cpc	r30, r20
    7f12:	f5 07       	cpc	r31, r21
    7f14:	20 f0       	brcs	.+8      	; 0x7f1e <__udivmodsi4_ep>
    7f16:	a2 1b       	sub	r26, r18
    7f18:	b3 0b       	sbc	r27, r19
    7f1a:	e4 0b       	sbc	r30, r20
    7f1c:	f5 0b       	sbc	r31, r21

00007f1e <__udivmodsi4_ep>:
    7f1e:	66 1f       	adc	r22, r22
    7f20:	77 1f       	adc	r23, r23
    7f22:	88 1f       	adc	r24, r24
    7f24:	99 1f       	adc	r25, r25
    7f26:	1a 94       	dec	r1
    7f28:	69 f7       	brne	.-38     	; 0x7f04 <__udivmodsi4_loop>
    7f2a:	60 95       	com	r22
    7f2c:	70 95       	com	r23
    7f2e:	80 95       	com	r24
    7f30:	90 95       	com	r25
    7f32:	9b 01       	movw	r18, r22
    7f34:	ac 01       	movw	r20, r24
    7f36:	bd 01       	movw	r22, r26
    7f38:	cf 01       	movw	r24, r30
    7f3a:	08 95       	ret

00007f3c <__udivmodqi4>:
    7f3c:	99 1b       	sub	r25, r25
    7f3e:	79 e0       	ldi	r23, 0x09	; 9
    7f40:	04 c0       	rjmp	.+8      	; 0x7f4a <__udivmodqi4_ep>

00007f42 <__udivmodqi4_loop>:
    7f42:	99 1f       	adc	r25, r25
    7f44:	96 17       	cp	r25, r22
    7f46:	08 f0       	brcs	.+2      	; 0x7f4a <__udivmodqi4_ep>
    7f48:	96 1b       	sub	r25, r22

00007f4a <__udivmodqi4_ep>:
    7f4a:	88 1f       	adc	r24, r24
    7f4c:	7a 95       	dec	r23
    7f4e:	c9 f7       	brne	.-14     	; 0x7f42 <__udivmodqi4_loop>
    7f50:	80 95       	com	r24
    7f52:	08 95       	ret

00007f54 <strncpy_P>:
    7f54:	fb 01       	movw	r30, r22
    7f56:	dc 01       	movw	r26, r24
    7f58:	41 50       	subi	r20, 0x01	; 1
    7f5a:	50 40       	sbci	r21, 0x00	; 0
    7f5c:	48 f0       	brcs	.+18     	; 0x7f70 <strncpy_P+0x1c>
    7f5e:	05 90       	lpm	r0, Z+
    7f60:	0d 92       	st	X+, r0
    7f62:	00 20       	and	r0, r0
    7f64:	c9 f7       	brne	.-14     	; 0x7f58 <strncpy_P+0x4>
    7f66:	01 c0       	rjmp	.+2      	; 0x7f6a <strncpy_P+0x16>
    7f68:	1d 92       	st	X+, r1
    7f6a:	41 50       	subi	r20, 0x01	; 1
    7f6c:	50 40       	sbci	r21, 0x00	; 0
    7f6e:	e0 f7       	brcc	.-8      	; 0x7f68 <strncpy_P+0x14>
    7f70:	08 95       	ret

00007f72 <memcmp>:
    7f72:	fb 01       	movw	r30, r22
    7f74:	dc 01       	movw	r26, r24
    7f76:	04 c0       	rjmp	.+8      	; 0x7f80 <memcmp+0xe>
    7f78:	8d 91       	ld	r24, X+
    7f7a:	01 90       	ld	r0, Z+
    7f7c:	80 19       	sub	r24, r0
    7f7e:	21 f4       	brne	.+8      	; 0x7f88 <memcmp+0x16>
    7f80:	41 50       	subi	r20, 0x01	; 1
    7f82:	50 40       	sbci	r21, 0x00	; 0
    7f84:	c8 f7       	brcc	.-14     	; 0x7f78 <memcmp+0x6>
    7f86:	88 1b       	sub	r24, r24
    7f88:	99 0b       	sbc	r25, r25
    7f8a:	08 95       	ret

00007f8c <memcpy>:
    7f8c:	fb 01       	movw	r30, r22
    7f8e:	dc 01       	movw	r26, r24
    7f90:	02 c0       	rjmp	.+4      	; 0x7f96 <memcpy+0xa>
    7f92:	01 90       	ld	r0, Z+
    7f94:	0d 92       	st	X+, r0
    7f96:	41 50       	subi	r20, 0x01	; 1
    7f98:	50 40       	sbci	r21, 0x00	; 0
    7f9a:	d8 f7       	brcc	.-10     	; 0x7f92 <memcpy+0x6>
    7f9c:	08 95       	ret

00007f9e <memmove>:
    7f9e:	68 17       	cp	r22, r24
    7fa0:	79 07       	cpc	r23, r25
    7fa2:	68 f4       	brcc	.+26     	; 0x7fbe <memmove+0x20>
    7fa4:	fb 01       	movw	r30, r22
    7fa6:	dc 01       	movw	r26, r24
    7fa8:	e4 0f       	add	r30, r20
    7faa:	f5 1f       	adc	r31, r21
    7fac:	a4 0f       	add	r26, r20
    7fae:	b5 1f       	adc	r27, r21
    7fb0:	02 c0       	rjmp	.+4      	; 0x7fb6 <memmove+0x18>
    7fb2:	02 90       	ld	r0, -Z
    7fb4:	0e 92       	st	-X, r0
    7fb6:	41 50       	subi	r20, 0x01	; 1
    7fb8:	50 40       	sbci	r21, 0x00	; 0
    7fba:	d8 f7       	brcc	.-10     	; 0x7fb2 <memmove+0x14>
    7fbc:	08 95       	ret
    7fbe:	0c 94 c6 3f 	jmp	0x7f8c	; 0x7f8c <memcpy>

00007fc2 <memset>:
    7fc2:	dc 01       	movw	r26, r24
    7fc4:	01 c0       	rjmp	.+2      	; 0x7fc8 <memset+0x6>
    7fc6:	6d 93       	st	X+, r22
    7fc8:	41 50       	subi	r20, 0x01	; 1
    7fca:	50 40       	sbci	r21, 0x00	; 0
    7fcc:	e0 f7       	brcc	.-8      	; 0x7fc6 <memset+0x4>
    7fce:	08 95       	ret

00007fd0 <__eerd_block_m128>:
    7fd0:	dc 01       	movw	r26, r24
    7fd2:	cb 01       	movw	r24, r22

00007fd4 <__eerd_blraw_m128>:
    7fd4:	fc 01       	movw	r30, r24
    7fd6:	e1 99       	sbic	0x1c, 1	; 28
    7fd8:	fe cf       	rjmp	.-4      	; 0x7fd6 <__eerd_blraw_m128+0x2>
    7fda:	06 c0       	rjmp	.+12     	; 0x7fe8 <__eerd_blraw_m128+0x14>
    7fdc:	ff bb       	out	0x1f, r31	; 31
    7fde:	ee bb       	out	0x1e, r30	; 30
    7fe0:	e0 9a       	sbi	0x1c, 0	; 28
    7fe2:	31 96       	adiw	r30, 0x01	; 1
    7fe4:	0d b2       	in	r0, 0x1d	; 29
    7fe6:	0d 92       	st	X+, r0
    7fe8:	41 50       	subi	r20, 0x01	; 1
    7fea:	50 40       	sbci	r21, 0x00	; 0
    7fec:	b8 f7       	brcc	.-18     	; 0x7fdc <__eerd_blraw_m128+0x8>
    7fee:	08 95       	ret

00007ff0 <__eewr_block_m128>:
    7ff0:	dc 01       	movw	r26, r24
    7ff2:	cb 01       	movw	r24, r22
    7ff4:	03 c0       	rjmp	.+6      	; 0x7ffc <__eewr_block_m128+0xc>
    7ff6:	2d 91       	ld	r18, X+
    7ff8:	0e 94 03 40 	call	0x8006	; 0x8006 <__eewr_r18_m128>
    7ffc:	41 50       	subi	r20, 0x01	; 1
    7ffe:	50 40       	sbci	r21, 0x00	; 0
    8000:	d0 f7       	brcc	.-12     	; 0x7ff6 <__eewr_block_m128+0x6>
    8002:	08 95       	ret

00008004 <__eewr_byte_m128>:
    8004:	26 2f       	mov	r18, r22

00008006 <__eewr_r18_m128>:
    8006:	e1 99       	sbic	0x1c, 1	; 28
    8008:	fe cf       	rjmp	.-4      	; 0x8006 <__eewr_r18_m128>
    800a:	9f bb       	out	0x1f, r25	; 31
    800c:	8e bb       	out	0x1e, r24	; 30
    800e:	2d bb       	out	0x1d, r18	; 29
    8010:	0f b6       	in	r0, 0x3f	; 63
    8012:	f8 94       	cli
    8014:	e2 9a       	sbi	0x1c, 2	; 28
    8016:	e1 9a       	sbi	0x1c, 1	; 28
    8018:	0f be       	out	0x3f, r0	; 63
    801a:	01 96       	adiw	r24, 0x01	; 1
    801c:	08 95       	ret

0000801e <_exit>:
    801e:	f8 94       	cli

00008020 <__stop_program>:
    8020:	ff cf       	rjmp	.-2      	; 0x8020 <__stop_program>
