<p>The below is scenario. Running 1-7 scenario, with slightly modification of the environment:</p><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col/><col/><col/><col/><col/></colgroup><tbody><tr><td class="confluenceTd"><p><br/></p></td><td class="confluenceTd"><p>NCAIU0</p></td><td class="confluenceTd"><p>NCAIU1</p></td><td class="confluenceTd"><p>NCAIU2</p></td><td class="confluenceTd"><p>NCAI3</p></td></tr><tr><td class="confluenceTd"><p>Sequence 1</p></td><td class="confluenceTd"><p>WNSP, Cache disabled</p></td><td class="confluenceTd"><p>WNSP, Cache disabled</p></td><td class="confluenceTd"><p><br/></p></td><td class="confluenceTd"><p><br/></p></td></tr><tr><td class="confluenceTd"><p>Sequence 2</p></td><td class="confluenceTd"><p>WNSP, Cache disabled</p></td><td class="confluenceTd"><p>WNSP, Cache disabled</p></td><td class="confluenceTd"><p>WNSP, Cache disabled</p></td><td class="confluenceTd"><p><br/></p></td></tr><tr><td class="confluenceTd"><p>Sequence 3</p></td><td class="confluenceTd"><p>WLU, Cache miss</p></td><td class="confluenceTd"><p>WLU, Cache miss</p></td><td class="confluenceTd"><p><br/></p></td><td class="confluenceTd"><p><br/></p></td></tr><tr><td class="confluenceTd"><p>Sequence 4</p></td><td class="confluenceTd"><p>WLU, Cache miss</p></td><td class="confluenceTd"><p>WLU, Cache miss</p></td><td class="confluenceTd"><p>WLU, Cache miss</p></td><td class="confluenceTd"><p><br/></p></td></tr><tr><td class="confluenceTd"><p>Sequence 5</p></td><td class="confluenceTd"><p>WLU, Cache miss</p></td><td class="confluenceTd"><p>WLU, Cache miss</p></td><td class="confluenceTd"><p>WLU, Cache miss</p></td><td class="confluenceTd"><p>WLU, Cache miss</p></td></tr></tbody></table></div><p><u><strong>Experimental Environment: </strong></u></p><ul><li>Address increased by cache line, no overlap between NCAIUs</li><li>Back-to-back traffic injected</li><li>All traffic is targeting DMI</li><li>In this experimentation, QoS off means qos = 0 for all the initiators</li><li><strong>In QoS enabled configuration, assigned 7 only to NCAIU0.</strong></li><li><strong>SRAM model </strong><ul><li><strong>RTT: 64, WTT: 32,</strong> which matches with DMI configuration.</li><li><strong>100 cycle latency at destination (77ns, 1.3GHz target frequency)</strong></li></ul></li></ul><p><strong><u>1) Observation</u></strong></p><ul><li><strong>QoS effect is being observed when system is congested</strong>.<ul><li>When all the NCAIUs are concurrently working, observing 40% of the latency improvement on QoS enabled initiator, with 7% of BW improvement</li></ul></li><li>When system is idle, do not see much improvement – shows slightly worse data than qos off case.</li><li>For the sequence 1 and 2, system is congested due to WTT entry of the DMI, and in case of 3, 4, and 5, system is congested because of RB entry of the DCE.</li></ul><p><br/></p><p><strong><u>2) BW and Latency summary</u></strong></p><p><strong><u><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="150" src="https://arterisip.atlassian.net/wiki/download/attachments/16164752/image2021-11-16_17-50-17.png?api=v2"></span></u></strong></p><p>Performance data with 0ns SRAM model:</p><p><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="150" src="https://arterisip.atlassian.net/wiki/download/attachments/16164752/image2021-11-16_17-50-58.png?api=v2"></span></p><p><br/></p><p><strong><u>3) Latency </u></strong><strong><u>comparison</u></strong></p><p><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="400" src="https://arterisip.atlassian.net/wiki/download/attachments/16164752/image2021-11-16_18-4-25.png?api=v2"></span></p><p><br/></p><p><br/></p><p>The data generated from the simulation is in the below link:</p><p><a class="external-link" href="https://arteris-my.sharepoint.com/:x:/p/junie_um/Eb0X7IG3kdBArKPUwtGNjzMBh-BTtxF1jJ1LUtnQFDNHTQ?e=Y2hXM4" rel="nofollow">NCore_Perf_NXP_nxp_config_Test3_2_write_concurrent.xlsx</a></p><p><br/></p><p><br/></p>