
*** Running vivado
    with args -log system_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_wrapper.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source system_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/mitchellorsucci/Xilinx/Vivado/2017.4/data/ip'.
Command: synth_design -top system_wrapper -part xc7s50csga324-1 -flatten_hierarchy none -directive RuntimeOptimized -fsm_extraction off
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7218 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1389.238 ; gain = 80.980 ; free physical = 4644 ; free virtual = 9721
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'system_wrapper' [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/src/bd/system/hdl/system_wrapper.vhd:68]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/home/mitchellorsucci/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'led_4bits_tri_iobuf_0' of component 'IOBUF' [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/src/bd/system/hdl/system_wrapper.vhd:174]
INFO: [Synth 8-638] synthesizing module 'IOBUF' [/home/mitchellorsucci/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'IOBUF' (1#1) [/home/mitchellorsucci/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/home/mitchellorsucci/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'led_4bits_tri_iobuf_1' of component 'IOBUF' [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/src/bd/system/hdl/system_wrapper.vhd:181]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/home/mitchellorsucci/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'led_4bits_tri_iobuf_2' of component 'IOBUF' [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/src/bd/system/hdl/system_wrapper.vhd:188]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/home/mitchellorsucci/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'led_4bits_tri_iobuf_3' of component 'IOBUF' [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/src/bd/system/hdl/system_wrapper.vhd:195]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/home/mitchellorsucci/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'qspi_flash_io0_iobuf' of component 'IOBUF' [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/src/bd/system/hdl/system_wrapper.vhd:202]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/home/mitchellorsucci/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'qspi_flash_io1_iobuf' of component 'IOBUF' [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/src/bd/system/hdl/system_wrapper.vhd:209]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/home/mitchellorsucci/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'qspi_flash_io2_iobuf' of component 'IOBUF' [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/src/bd/system/hdl/system_wrapper.vhd:216]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/home/mitchellorsucci/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'qspi_flash_io3_iobuf' of component 'IOBUF' [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/src/bd/system/hdl/system_wrapper.vhd:223]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/home/mitchellorsucci/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'qspi_flash_ss_iobuf' of component 'IOBUF' [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/src/bd/system/hdl/system_wrapper.vhd:230]
INFO: [Synth 8-3491] module 'system' declared at '/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/src/bd/system/synth/system.vhd:3147' bound to instance 'system_i' of component 'system' [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/src/bd/system/hdl/system_wrapper.vhd:237]
INFO: [Synth 8-638] synthesizing module 'system' [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/src/bd/system/synth/system.vhd:3217]
INFO: [Synth 8-3491] module 'system_PWM_0_0' declared at '/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/realtime/system_PWM_0_0_stub.vhdl:5' bound to instance 'PWM_0' of component 'system_PWM_0_0' [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/src/bd/system/synth/system.vhd:4384]
INFO: [Synth 8-638] synthesizing module 'system_PWM_0_0' [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/realtime/system_PWM_0_0_stub.vhdl:33]
INFO: [Synth 8-3491] module 'system_axi_gpio_input_0' declared at '/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/realtime/system_axi_gpio_input_0_stub.vhdl:5' bound to instance 'axi_gpio_input' of component 'system_axi_gpio_input_0' [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/src/bd/system/synth/system.vhd:4409]
INFO: [Synth 8-638] synthesizing module 'system_axi_gpio_input_0' [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/realtime/system_axi_gpio_input_0_stub.vhdl:33]
INFO: [Synth 8-3491] module 'system_axi_gpio_led_0' declared at '/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/realtime/system_axi_gpio_led_0_stub.vhdl:5' bound to instance 'axi_gpio_led' of component 'system_axi_gpio_led_0' [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/src/bd/system/synth/system.vhd:4434]
INFO: [Synth 8-638] synthesizing module 'system_axi_gpio_led_0' [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/realtime/system_axi_gpio_led_0_stub.vhdl:33]
INFO: [Synth 8-3491] module 'system_axi_quad_spi_0_0' declared at '/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/realtime/system_axi_quad_spi_0_0_stub.vhdl:5' bound to instance 'axi_quad_spi_0' of component 'system_axi_quad_spi_0_0' [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/src/bd/system/synth/system.vhd:4459]
INFO: [Synth 8-638] synthesizing module 'system_axi_quad_spi_0_0' [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/realtime/system_axi_quad_spi_0_0_stub.vhdl:51]
INFO: [Synth 8-3491] module 'system_axi_smc_0' declared at '/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/realtime/system_axi_smc_0_stub.vhdl:5' bound to instance 'axi_smc' of component 'system_axi_smc_0' [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/src/bd/system/synth/system.vhd:4502]
INFO: [Synth 8-638] synthesizing module 'system_axi_smc_0' [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/realtime/system_axi_smc_0_stub.vhdl:95]
INFO: [Synth 8-3491] module 'system_axi_timer_0_0' declared at '/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/realtime/system_axi_timer_0_0_stub.vhdl:5' bound to instance 'axi_timer_0' of component 'system_axi_timer_0_0' [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/src/bd/system/synth/system.vhd:4589]
INFO: [Synth 8-638] synthesizing module 'system_axi_timer_0_0' [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/realtime/system_axi_timer_0_0_stub.vhdl:37]
INFO: [Synth 8-3491] module 'system_axi_uartlite_0_0' declared at '/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/realtime/system_axi_uartlite_0_0_stub.vhdl:5' bound to instance 'axi_uartlite_0' of component 'system_axi_uartlite_0_0' [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/src/bd/system/synth/system.vhd:4618]
INFO: [Synth 8-638] synthesizing module 'system_axi_uartlite_0_0' [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/realtime/system_axi_uartlite_0_0_stub.vhdl:33]
INFO: [Synth 8-3491] module 'system_axi_uartlite_1_0' declared at '/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/realtime/system_axi_uartlite_1_0_stub.vhdl:5' bound to instance 'axi_uartlite_1' of component 'system_axi_uartlite_1_0' [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/src/bd/system/synth/system.vhd:4643]
INFO: [Synth 8-638] synthesizing module 'system_axi_uartlite_1_0' [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/realtime/system_axi_uartlite_1_0_stub.vhdl:33]
INFO: [Synth 8-3491] module 'system_clk_wiz_0_0' declared at '/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/realtime/system_clk_wiz_0_0_stub.vhdl:5' bound to instance 'clk_wiz_0' of component 'system_clk_wiz_0_0' [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/src/bd/system/synth/system.vhd:4668]
INFO: [Synth 8-638] synthesizing module 'system_clk_wiz_0_0' [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/realtime/system_clk_wiz_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'system_mdm_1_0' declared at '/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/realtime/system_mdm_1_0_stub.vhdl:5' bound to instance 'mdm_1' of component 'system_mdm_1_0' [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/src/bd/system/synth/system.vhd:4675]
INFO: [Synth 8-638] synthesizing module 'system_mdm_1_0' [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/realtime/system_mdm_1_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'system_microblaze_0_0' declared at '/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/realtime/system_microblaze_0_0_stub.vhdl:5' bound to instance 'microblaze_0' of component 'system_microblaze_0_0' [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/src/bd/system/synth/system.vhd:4688]
INFO: [Synth 8-638] synthesizing module 'system_microblaze_0_0' [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/realtime/system_microblaze_0_0_stub.vhdl:137]
INFO: [Synth 8-3491] module 'system_microblaze_0_axi_intc_0' declared at '/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/realtime/system_microblaze_0_axi_intc_0_stub.vhdl:5' bound to instance 'microblaze_0_axi_intc' of component 'system_microblaze_0_axi_intc_0' [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/src/bd/system/synth/system.vhd:4848]
INFO: [Synth 8-638] synthesizing module 'system_microblaze_0_axi_intc_0' [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/realtime/system_microblaze_0_axi_intc_0_stub.vhdl:36]
INFO: [Synth 8-638] synthesizing module 'system_microblaze_0_axi_periph_0' [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/src/bd/system/synth/system.vhd:1921]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1RZ0IW6' [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/src/bd/system/synth/system.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1RZ0IW6' (2#1) [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/src/bd/system/synth/system.vhd:57]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_K87I2F' [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/src/bd/system/synth/system.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_K87I2F' (3#1) [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/src/bd/system/synth/system.vhd:158]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_QYRHL1' [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/src/bd/system/synth/system.vhd:259]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_QYRHL1' (4#1) [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/src/bd/system/synth/system.vhd:259]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_1LIFQL0' [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/src/bd/system/synth/system.vhd:360]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_1LIFQL0' (5#1) [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/src/bd/system/synth/system.vhd:360]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_E2VWV5' [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/src/bd/system/synth/system.vhd:461]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_E2VWV5' (6#1) [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/src/bd/system/synth/system.vhd:461]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_17ILSXC' [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/src/bd/system/synth/system.vhd:562]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_17ILSXC' (7#1) [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/src/bd/system/synth/system.vhd:562]
INFO: [Synth 8-638] synthesizing module 'm06_couplers_imp_1E95TTU' [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/src/bd/system/synth/system.vhd:665]
INFO: [Synth 8-3491] module 'system_auto_cc_0' declared at '/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/realtime/system_auto_cc_0_stub.vhdl:5' bound to instance 'auto_cc' of component 'system_auto_cc_0' [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/src/bd/system/synth/system.vhd:795]
INFO: [Synth 8-638] synthesizing module 'system_auto_cc_0' [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/realtime/system_auto_cc_0_stub.vhdl:53]
INFO: [Synth 8-256] done synthesizing module 'm06_couplers_imp_1E95TTU' (8#1) [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/src/bd/system/synth/system.vhd:665]
INFO: [Synth 8-638] synthesizing module 'm07_couplers_imp_7MB6C3' [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/src/bd/system/synth/system.vhd:892]
INFO: [Synth 8-256] done synthesizing module 'm07_couplers_imp_7MB6C3' (9#1) [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/src/bd/system/synth/system.vhd:892]
INFO: [Synth 8-638] synthesizing module 'm08_couplers_imp_15IETBD' [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/src/bd/system/synth/system.vhd:999]
INFO: [Synth 8-256] done synthesizing module 'm08_couplers_imp_15IETBD' (10#1) [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/src/bd/system/synth/system.vhd:999]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1LZPV07' [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/src/bd/system/synth/system.vhd:1656]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1LZPV07' (11#1) [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/src/bd/system/synth/system.vhd:1656]
INFO: [Synth 8-3491] module 'system_xbar_0' declared at '/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/realtime/system_xbar_0_stub.vhdl:5' bound to instance 'xbar' of component 'system_xbar_0' [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/src/bd/system/synth/system.vhd:2957]
INFO: [Synth 8-638] synthesizing module 'system_xbar_0' [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/realtime/system_xbar_0_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'system_microblaze_0_axi_periph_0' (12#1) [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/src/bd/system/synth/system.vhd:1921]
INFO: [Synth 8-638] synthesizing module 'microblaze_0_local_memory_imp_OGE0N8' [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/src/bd/system/synth/system.vhd:1083]
INFO: [Synth 8-3491] module 'system_dlmb_bram_if_cntlr_0' declared at '/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/realtime/system_dlmb_bram_if_cntlr_0_stub.vhdl:5' bound to instance 'dlmb_bram_if_cntlr' of component 'system_dlmb_bram_if_cntlr_0' [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/src/bd/system/synth/system.vhd:1293]
INFO: [Synth 8-638] synthesizing module 'system_dlmb_bram_if_cntlr_0' [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/realtime/system_dlmb_bram_if_cntlr_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'system_dlmb_v10_0' declared at '/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/realtime/system_dlmb_v10_0_stub.vhdl:5' bound to instance 'dlmb_v10' of component 'system_dlmb_v10_0' [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/src/bd/system/synth/system.vhd:1347]
INFO: [Synth 8-638] synthesizing module 'system_dlmb_v10_0' [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/realtime/system_dlmb_v10_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'system_ilmb_bram_if_cntlr_0' declared at '/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/realtime/system_ilmb_bram_if_cntlr_0_stub.vhdl:5' bound to instance 'ilmb_bram_if_cntlr' of component 'system_ilmb_bram_if_cntlr_0' [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/src/bd/system/synth/system.vhd:1375]
INFO: [Synth 8-638] synthesizing module 'system_ilmb_bram_if_cntlr_0' [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/realtime/system_ilmb_bram_if_cntlr_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'system_ilmb_v10_0' declared at '/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/realtime/system_ilmb_v10_0_stub.vhdl:5' bound to instance 'ilmb_v10' of component 'system_ilmb_v10_0' [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/src/bd/system/synth/system.vhd:1429]
INFO: [Synth 8-638] synthesizing module 'system_ilmb_v10_0' [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/realtime/system_ilmb_v10_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'system_lmb_bram_0' declared at '/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/realtime/system_lmb_bram_0_stub.vhdl:5' bound to instance 'lmb_bram' of component 'system_lmb_bram_0' [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/src/bd/system/synth/system.vhd:1457]
INFO: [Synth 8-638] synthesizing module 'system_lmb_bram_0' [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/realtime/system_lmb_bram_0_stub.vhdl:25]
INFO: [Synth 8-256] done synthesizing module 'microblaze_0_local_memory_imp_OGE0N8' (13#1) [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/src/bd/system/synth/system.vhd:1083]
INFO: [Synth 8-3491] module 'system_microblaze_0_xlconcat_0' declared at '/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/realtime/system_microblaze_0_xlconcat_0_stub.vhdl:5' bound to instance 'microblaze_0_xlconcat' of component 'system_microblaze_0_xlconcat_0' [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/src/bd/system/synth/system.vhd:5100]
INFO: [Synth 8-638] synthesizing module 'system_microblaze_0_xlconcat_0' [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/realtime/system_microblaze_0_xlconcat_0_stub.vhdl:18]
WARNING: [Synth 8-5640] Port 'ui_addn_clk_1' is missing in component declaration [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/src/bd/system/synth/system.vhd:3284]
WARNING: [Synth 8-5640] Port 'ui_addn_clk_2' is missing in component declaration [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/src/bd/system/synth/system.vhd:3284]
WARNING: [Synth 8-5640] Port 'ui_addn_clk_3' is missing in component declaration [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/src/bd/system/synth/system.vhd:3284]
WARNING: [Synth 8-5640] Port 'ui_addn_clk_4' is missing in component declaration [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/src/bd/system/synth/system.vhd:3284]
WARNING: [Synth 8-5640] Port 'app_sr_active' is missing in component declaration [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/src/bd/system/synth/system.vhd:3284]
WARNING: [Synth 8-5640] Port 'app_ref_ack' is missing in component declaration [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/src/bd/system/synth/system.vhd:3284]
WARNING: [Synth 8-5640] Port 'app_zq_ack' is missing in component declaration [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/src/bd/system/synth/system.vhd:3284]
WARNING: [Synth 8-5640] Port 'device_temp' is missing in component declaration [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/src/bd/system/synth/system.vhd:3284]
INFO: [Synth 8-3491] module 'system_mig_7series_0_0' declared at '/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/realtime/system_mig_7series_0_0_stub.vhdl:5' bound to instance 'mig_7series_0' of component 'system_mig_7series_0_0' [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/src/bd/system/synth/system.vhd:5110]
INFO: [Synth 8-638] synthesizing module 'system_mig_7series_0_0' [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/realtime/system_mig_7series_0_0_stub.vhdl:81]
INFO: [Synth 8-3491] module 'system_rst_clk_wiz_0_100M_0' declared at '/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/realtime/system_rst_clk_wiz_0_100M_0_stub.vhdl:5' bound to instance 'rst_clk_wiz_0_100M' of component 'system_rst_clk_wiz_0_100M_0' [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/src/bd/system/synth/system.vhd:5175]
INFO: [Synth 8-638] synthesizing module 'system_rst_clk_wiz_0_100M_0' [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/realtime/system_rst_clk_wiz_0_100M_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'system_rst_mig_7series_0_81M_0' declared at '/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/realtime/system_rst_mig_7series_0_81M_0_stub.vhdl:5' bound to instance 'rst_mig_7series_0_81M' of component 'system_rst_mig_7series_0_81M_0' [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/src/bd/system/synth/system.vhd:5188]
INFO: [Synth 8-638] synthesizing module 'system_rst_mig_7series_0_81M_0' [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/realtime/system_rst_mig_7series_0_81M_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'system_xadc_wiz_0_0' declared at '/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/realtime/system_xadc_wiz_0_0_stub.vhdl:5' bound to instance 'xadc_wiz_0' of component 'system_xadc_wiz_0_0' [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/src/bd/system/synth/system.vhd:5201]
INFO: [Synth 8-638] synthesizing module 'system_xadc_wiz_0_0' [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/realtime/system_xadc_wiz_0_0_stub.vhdl:59]
INFO: [Synth 8-256] done synthesizing module 'system' (14#1) [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/src/bd/system/synth/system.vhd:3217]
INFO: [Synth 8-256] done synthesizing module 'system_wrapper' (15#1) [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/src/bd/system/hdl/system_wrapper.vhd:68]
WARNING: [Synth 8-3331] design s00_couplers_imp_1LZPV07 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1LZPV07 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_1LZPV07 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1LZPV07 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m08_couplers_imp_15IETBD has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m08_couplers_imp_15IETBD has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m08_couplers_imp_15IETBD has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m08_couplers_imp_15IETBD has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m07_couplers_imp_7MB6C3 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m07_couplers_imp_7MB6C3 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m07_couplers_imp_7MB6C3 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m07_couplers_imp_7MB6C3 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m06_couplers_imp_1E95TTU has unconnected port S_AXI_araddr[31]
WARNING: [Synth 8-3331] design m06_couplers_imp_1E95TTU has unconnected port S_AXI_araddr[30]
WARNING: [Synth 8-3331] design m06_couplers_imp_1E95TTU has unconnected port S_AXI_araddr[29]
WARNING: [Synth 8-3331] design m06_couplers_imp_1E95TTU has unconnected port S_AXI_araddr[28]
WARNING: [Synth 8-3331] design m06_couplers_imp_1E95TTU has unconnected port S_AXI_araddr[27]
WARNING: [Synth 8-3331] design m06_couplers_imp_1E95TTU has unconnected port S_AXI_araddr[26]
WARNING: [Synth 8-3331] design m06_couplers_imp_1E95TTU has unconnected port S_AXI_araddr[25]
WARNING: [Synth 8-3331] design m06_couplers_imp_1E95TTU has unconnected port S_AXI_araddr[24]
WARNING: [Synth 8-3331] design m06_couplers_imp_1E95TTU has unconnected port S_AXI_araddr[23]
WARNING: [Synth 8-3331] design m06_couplers_imp_1E95TTU has unconnected port S_AXI_araddr[22]
WARNING: [Synth 8-3331] design m06_couplers_imp_1E95TTU has unconnected port S_AXI_araddr[21]
WARNING: [Synth 8-3331] design m06_couplers_imp_1E95TTU has unconnected port S_AXI_araddr[20]
WARNING: [Synth 8-3331] design m06_couplers_imp_1E95TTU has unconnected port S_AXI_araddr[19]
WARNING: [Synth 8-3331] design m06_couplers_imp_1E95TTU has unconnected port S_AXI_araddr[18]
WARNING: [Synth 8-3331] design m06_couplers_imp_1E95TTU has unconnected port S_AXI_araddr[17]
WARNING: [Synth 8-3331] design m06_couplers_imp_1E95TTU has unconnected port S_AXI_araddr[16]
WARNING: [Synth 8-3331] design m06_couplers_imp_1E95TTU has unconnected port S_AXI_araddr[15]
WARNING: [Synth 8-3331] design m06_couplers_imp_1E95TTU has unconnected port S_AXI_araddr[14]
WARNING: [Synth 8-3331] design m06_couplers_imp_1E95TTU has unconnected port S_AXI_araddr[13]
WARNING: [Synth 8-3331] design m06_couplers_imp_1E95TTU has unconnected port S_AXI_araddr[12]
WARNING: [Synth 8-3331] design m06_couplers_imp_1E95TTU has unconnected port S_AXI_araddr[11]
WARNING: [Synth 8-3331] design m06_couplers_imp_1E95TTU has unconnected port S_AXI_awaddr[31]
WARNING: [Synth 8-3331] design m06_couplers_imp_1E95TTU has unconnected port S_AXI_awaddr[30]
WARNING: [Synth 8-3331] design m06_couplers_imp_1E95TTU has unconnected port S_AXI_awaddr[29]
WARNING: [Synth 8-3331] design m06_couplers_imp_1E95TTU has unconnected port S_AXI_awaddr[28]
WARNING: [Synth 8-3331] design m06_couplers_imp_1E95TTU has unconnected port S_AXI_awaddr[27]
WARNING: [Synth 8-3331] design m06_couplers_imp_1E95TTU has unconnected port S_AXI_awaddr[26]
WARNING: [Synth 8-3331] design m06_couplers_imp_1E95TTU has unconnected port S_AXI_awaddr[25]
WARNING: [Synth 8-3331] design m06_couplers_imp_1E95TTU has unconnected port S_AXI_awaddr[24]
WARNING: [Synth 8-3331] design m06_couplers_imp_1E95TTU has unconnected port S_AXI_awaddr[23]
WARNING: [Synth 8-3331] design m06_couplers_imp_1E95TTU has unconnected port S_AXI_awaddr[22]
WARNING: [Synth 8-3331] design m06_couplers_imp_1E95TTU has unconnected port S_AXI_awaddr[21]
WARNING: [Synth 8-3331] design m06_couplers_imp_1E95TTU has unconnected port S_AXI_awaddr[20]
WARNING: [Synth 8-3331] design m06_couplers_imp_1E95TTU has unconnected port S_AXI_awaddr[19]
WARNING: [Synth 8-3331] design m06_couplers_imp_1E95TTU has unconnected port S_AXI_awaddr[18]
WARNING: [Synth 8-3331] design m06_couplers_imp_1E95TTU has unconnected port S_AXI_awaddr[17]
WARNING: [Synth 8-3331] design m06_couplers_imp_1E95TTU has unconnected port S_AXI_awaddr[16]
WARNING: [Synth 8-3331] design m06_couplers_imp_1E95TTU has unconnected port S_AXI_awaddr[15]
WARNING: [Synth 8-3331] design m06_couplers_imp_1E95TTU has unconnected port S_AXI_awaddr[14]
WARNING: [Synth 8-3331] design m06_couplers_imp_1E95TTU has unconnected port S_AXI_awaddr[13]
WARNING: [Synth 8-3331] design m06_couplers_imp_1E95TTU has unconnected port S_AXI_awaddr[12]
WARNING: [Synth 8-3331] design m06_couplers_imp_1E95TTU has unconnected port S_AXI_awaddr[11]
WARNING: [Synth 8-3331] design m05_couplers_imp_17ILSXC has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m05_couplers_imp_17ILSXC has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m05_couplers_imp_17ILSXC has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m05_couplers_imp_17ILSXC has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_E2VWV5 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_E2VWV5 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_E2VWV5 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_E2VWV5 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_1LIFQL0 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_1LIFQL0 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_1LIFQL0 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_1LIFQL0 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_QYRHL1 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_QYRHL1 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_QYRHL1 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_QYRHL1 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_K87I2F has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_K87I2F has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_K87I2F has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_K87I2F has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1RZ0IW6 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1RZ0IW6 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1RZ0IW6 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1RZ0IW6 has unconnected port S_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1437.770 ; gain = 129.512 ; free physical = 4560 ; free virtual = 9745
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1437.770 ; gain = 129.512 ; free physical = 4568 ; free virtual = 9747
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp24/system_PWM_0_0_in_context.xdc] for cell 'system_i/PWM_0'
Finished Parsing XDC File [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp24/system_PWM_0_0_in_context.xdc] for cell 'system_i/PWM_0'
Parsing XDC File [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp25/system_axi_gpio_input_0_in_context.xdc] for cell 'system_i/axi_gpio_input'
Finished Parsing XDC File [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp25/system_axi_gpio_input_0_in_context.xdc] for cell 'system_i/axi_gpio_input'
Parsing XDC File [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp26/system_axi_gpio_led_0_in_context.xdc] for cell 'system_i/axi_gpio_led'
Finished Parsing XDC File [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp26/system_axi_gpio_led_0_in_context.xdc] for cell 'system_i/axi_gpio_led'
Parsing XDC File [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp27/system_axi_quad_spi_0_0_in_context.xdc] for cell 'system_i/axi_quad_spi_0'
Finished Parsing XDC File [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp27/system_axi_quad_spi_0_0_in_context.xdc] for cell 'system_i/axi_quad_spi_0'
Parsing XDC File [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp28/system_axi_smc_0_in_context.xdc] for cell 'system_i/axi_smc'
Finished Parsing XDC File [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp28/system_axi_smc_0_in_context.xdc] for cell 'system_i/axi_smc'
Parsing XDC File [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp29/system_axi_timer_0_0_in_context.xdc] for cell 'system_i/axi_timer_0'
Finished Parsing XDC File [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp29/system_axi_timer_0_0_in_context.xdc] for cell 'system_i/axi_timer_0'
Parsing XDC File [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp30/system_axi_uartlite_0_0_in_context.xdc] for cell 'system_i/axi_uartlite_0'
Finished Parsing XDC File [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp30/system_axi_uartlite_0_0_in_context.xdc] for cell 'system_i/axi_uartlite_0'
Parsing XDC File [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp31/system_clk_wiz_0_0_in_context.xdc] for cell 'system_i/clk_wiz_0'
Finished Parsing XDC File [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp31/system_clk_wiz_0_0_in_context.xdc] for cell 'system_i/clk_wiz_0'
Parsing XDC File [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp32/system_mdm_1_0_in_context.xdc] for cell 'system_i/mdm_1'
Finished Parsing XDC File [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp32/system_mdm_1_0_in_context.xdc] for cell 'system_i/mdm_1'
Parsing XDC File [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp33/system_microblaze_0_0_in_context.xdc] for cell 'system_i/microblaze_0'
Finished Parsing XDC File [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp33/system_microblaze_0_0_in_context.xdc] for cell 'system_i/microblaze_0'
Parsing XDC File [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp34/system_microblaze_0_axi_intc_0_in_context.xdc] for cell 'system_i/microblaze_0_axi_intc'
Finished Parsing XDC File [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp34/system_microblaze_0_axi_intc_0_in_context.xdc] for cell 'system_i/microblaze_0_axi_intc'
Parsing XDC File [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp35/system_microblaze_0_xlconcat_0_in_context.xdc] for cell 'system_i/microblaze_0_xlconcat'
Finished Parsing XDC File [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp35/system_microblaze_0_xlconcat_0_in_context.xdc] for cell 'system_i/microblaze_0_xlconcat'
Parsing XDC File [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp36/system_mig_7series_0_0_in_context.xdc] for cell 'system_i/mig_7series_0'
Finished Parsing XDC File [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp36/system_mig_7series_0_0_in_context.xdc] for cell 'system_i/mig_7series_0'
Parsing XDC File [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp37/system_rst_clk_wiz_0_100M_0_in_context.xdc] for cell 'system_i/rst_clk_wiz_0_100M'
Finished Parsing XDC File [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp37/system_rst_clk_wiz_0_100M_0_in_context.xdc] for cell 'system_i/rst_clk_wiz_0_100M'
Parsing XDC File [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp38/system_rst_mig_7series_0_81M_0_in_context.xdc] for cell 'system_i/rst_mig_7series_0_81M'
Finished Parsing XDC File [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp38/system_rst_mig_7series_0_81M_0_in_context.xdc] for cell 'system_i/rst_mig_7series_0_81M'
Parsing XDC File [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp39/system_xadc_wiz_0_0_in_context.xdc] for cell 'system_i/xadc_wiz_0'
Finished Parsing XDC File [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp39/system_xadc_wiz_0_0_in_context.xdc] for cell 'system_i/xadc_wiz_0'
Parsing XDC File [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp40/system_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'system_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp40/system_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'system_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp41/system_dlmb_v10_0_in_context.xdc] for cell 'system_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp41/system_dlmb_v10_0_in_context.xdc] for cell 'system_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp42/system_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'system_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp42/system_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'system_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp43/system_dlmb_v10_0_in_context.xdc] for cell 'system_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp43/system_dlmb_v10_0_in_context.xdc] for cell 'system_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp44/system_lmb_bram_0_in_context.xdc] for cell 'system_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp44/system_lmb_bram_0_in_context.xdc] for cell 'system_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp45/system_xbar_0_in_context.xdc] for cell 'system_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp45/system_xbar_0_in_context.xdc] for cell 'system_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp46/system_axi_uartlite_1_0_in_context.xdc] for cell 'system_i/axi_uartlite_1'
Finished Parsing XDC File [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp46/system_axi_uartlite_1_0_in_context.xdc] for cell 'system_i/axi_uartlite_1'
Parsing XDC File [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp47/system_auto_cc_0_in_context.xdc] for cell 'system_i/microblaze_0_axi_periph/m06_couplers/auto_cc'
Finished Parsing XDC File [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp47/system_auto_cc_0_in_context.xdc] for cell 'system_i/microblaze_0_axi_periph/m06_couplers/auto_cc'
Parsing XDC File [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/src/constraints/Arty-S7-50-Master.xdc]
Finished Parsing XDC File [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/src/constraints/Arty-S7-50-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/src/constraints/Arty-S7-50-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 9 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1754.910 ; gain = 0.000 ; free physical = 4981 ; free virtual = 10007
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'system_i/axi_quad_spi_0' at clock pin 'ext_spi_clk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'system_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 1754.910 ; gain = 446.652 ; free physical = 5074 ; free virtual = 10093
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 1754.910 ; gain = 446.652 ; free physical = 5074 ; free virtual = 10093
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  /home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp31/system_clk_wiz_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  /home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp31/system_clk_wiz_0_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[0]. (constraint file  /home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp36/system_mig_7series_0_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[0]. (constraint file  /home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp36/system_mig_7series_0_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[10]. (constraint file  /home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp36/system_mig_7series_0_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[10]. (constraint file  /home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp36/system_mig_7series_0_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[11]. (constraint file  /home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp36/system_mig_7series_0_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[11]. (constraint file  /home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp36/system_mig_7series_0_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[12]. (constraint file  /home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp36/system_mig_7series_0_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[12]. (constraint file  /home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp36/system_mig_7series_0_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[13]. (constraint file  /home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp36/system_mig_7series_0_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[13]. (constraint file  /home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp36/system_mig_7series_0_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[1]. (constraint file  /home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp36/system_mig_7series_0_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[1]. (constraint file  /home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp36/system_mig_7series_0_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[2]. (constraint file  /home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp36/system_mig_7series_0_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[2]. (constraint file  /home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp36/system_mig_7series_0_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[3]. (constraint file  /home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp36/system_mig_7series_0_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[3]. (constraint file  /home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp36/system_mig_7series_0_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[4]. (constraint file  /home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp36/system_mig_7series_0_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[4]. (constraint file  /home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp36/system_mig_7series_0_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[5]. (constraint file  /home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp36/system_mig_7series_0_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[5]. (constraint file  /home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp36/system_mig_7series_0_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[6]. (constraint file  /home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp36/system_mig_7series_0_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[6]. (constraint file  /home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp36/system_mig_7series_0_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[7]. (constraint file  /home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp36/system_mig_7series_0_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[7]. (constraint file  /home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp36/system_mig_7series_0_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[8]. (constraint file  /home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp36/system_mig_7series_0_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[8]. (constraint file  /home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp36/system_mig_7series_0_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[9]. (constraint file  /home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp36/system_mig_7series_0_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[9]. (constraint file  /home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp36/system_mig_7series_0_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_ba[0]. (constraint file  /home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp36/system_mig_7series_0_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_ba[0]. (constraint file  /home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp36/system_mig_7series_0_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_ba[1]. (constraint file  /home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp36/system_mig_7series_0_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_ba[1]. (constraint file  /home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp36/system_mig_7series_0_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_ba[2]. (constraint file  /home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp36/system_mig_7series_0_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_ba[2]. (constraint file  /home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp36/system_mig_7series_0_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_cas_n. (constraint file  /home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp36/system_mig_7series_0_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_cas_n. (constraint file  /home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp36/system_mig_7series_0_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_ck_n[0]. (constraint file  /home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp36/system_mig_7series_0_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_ck_n[0]. (constraint file  /home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp36/system_mig_7series_0_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_ck_p[0]. (constraint file  /home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp36/system_mig_7series_0_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_ck_p[0]. (constraint file  /home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp36/system_mig_7series_0_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_cke[0]. (constraint file  /home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp36/system_mig_7series_0_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_cke[0]. (constraint file  /home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp36/system_mig_7series_0_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_cs_n[0]. (constraint file  /home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp36/system_mig_7series_0_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_cs_n[0]. (constraint file  /home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp36/system_mig_7series_0_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dm[0]. (constraint file  /home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp36/system_mig_7series_0_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dm[0]. (constraint file  /home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp36/system_mig_7series_0_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dm[1]. (constraint file  /home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp36/system_mig_7series_0_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dm[1]. (constraint file  /home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp36/system_mig_7series_0_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[0]. (constraint file  /home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp36/system_mig_7series_0_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[0]. (constraint file  /home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp36/system_mig_7series_0_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[10]. (constraint file  /home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp36/system_mig_7series_0_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[10]. (constraint file  /home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp36/system_mig_7series_0_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[11]. (constraint file  /home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp36/system_mig_7series_0_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[11]. (constraint file  /home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp36/system_mig_7series_0_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[12]. (constraint file  /home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp36/system_mig_7series_0_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[12]. (constraint file  /home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp36/system_mig_7series_0_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[13]. (constraint file  /home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp36/system_mig_7series_0_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[13]. (constraint file  /home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp36/system_mig_7series_0_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[14]. (constraint file  /home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp36/system_mig_7series_0_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[14]. (constraint file  /home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp36/system_mig_7series_0_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[15]. (constraint file  /home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp36/system_mig_7series_0_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[15]. (constraint file  /home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp36/system_mig_7series_0_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[1]. (constraint file  /home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp36/system_mig_7series_0_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[1]. (constraint file  /home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp36/system_mig_7series_0_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[2]. (constraint file  /home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp36/system_mig_7series_0_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[2]. (constraint file  /home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp36/system_mig_7series_0_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[3]. (constraint file  /home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp36/system_mig_7series_0_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[3]. (constraint file  /home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp36/system_mig_7series_0_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[4]. (constraint file  /home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp36/system_mig_7series_0_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[4]. (constraint file  /home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp36/system_mig_7series_0_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[5]. (constraint file  /home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp36/system_mig_7series_0_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[5]. (constraint file  /home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp36/system_mig_7series_0_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[6]. (constraint file  /home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp36/system_mig_7series_0_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[6]. (constraint file  /home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp36/system_mig_7series_0_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[7]. (constraint file  /home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp36/system_mig_7series_0_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[7]. (constraint file  /home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp36/system_mig_7series_0_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[8]. (constraint file  /home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp36/system_mig_7series_0_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[8]. (constraint file  /home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp36/system_mig_7series_0_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[9]. (constraint file  /home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp36/system_mig_7series_0_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[9]. (constraint file  /home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp36/system_mig_7series_0_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dqs_n[0]. (constraint file  /home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp36/system_mig_7series_0_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dqs_n[0]. (constraint file  /home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp36/system_mig_7series_0_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dqs_n[1]. (constraint file  /home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp36/system_mig_7series_0_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dqs_n[1]. (constraint file  /home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp36/system_mig_7series_0_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dqs_p[0]. (constraint file  /home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp36/system_mig_7series_0_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dqs_p[0]. (constraint file  /home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp36/system_mig_7series_0_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dqs_p[1]. (constraint file  /home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp36/system_mig_7series_0_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dqs_p[1]. (constraint file  /home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp36/system_mig_7series_0_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_odt[0]. (constraint file  /home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp36/system_mig_7series_0_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_odt[0]. (constraint file  /home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp36/system_mig_7series_0_0_in_context.xdc, line 97).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_ras_n. (constraint file  /home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp36/system_mig_7series_0_0_in_context.xdc, line 98).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_ras_n. (constraint file  /home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp36/system_mig_7series_0_0_in_context.xdc, line 99).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_reset_n. (constraint file  /home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp36/system_mig_7series_0_0_in_context.xdc, line 100).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_reset_n. (constraint file  /home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp36/system_mig_7series_0_0_in_context.xdc, line 101).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_we_n. (constraint file  /home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp36/system_mig_7series_0_0_in_context.xdc, line 102).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_we_n. (constraint file  /home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp36/system_mig_7series_0_0_in_context.xdc, line 103).
Applied set_property IO_BUFFER_TYPE = NONE for CLK100MHZ. (constraint file  /home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp36/system_mig_7series_0_0_in_context.xdc, line 104).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK100MHZ. (constraint file  /home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/.Xil/Vivado-7199-mitchell-work/dcp36/system_mig_7series_0_0_in_context.xdc, line 105).
Applied set_property DONT_TOUCH = true for system_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/PWM_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_gpio_input. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_gpio_led. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_quad_spi_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_smc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_timer_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_uartlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_uartlite_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_axi_intc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_axi_periph/m06_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_xlconcat. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/mig_7series_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/rst_clk_wiz_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/rst_mig_7series_0_81M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/xadc_wiz_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 1754.910 ; gain = 446.652 ; free physical = 5077 ; free virtual = 10095
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 1754.910 ; gain = 446.652 ; free physical = 5077 ; free virtual = 10096
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1754.910 ; gain = 446.652 ; free physical = 5086 ; free virtual = 10095
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/clk_wiz_0/clk_out1' to pin 'system_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/mdm_1/Dbg_Clk_0' to pin 'system_i/mdm_1/bbstub_Dbg_Clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/mdm_1/Dbg_Update_0' to pin 'system_i/mdm_1/bbstub_Dbg_Update_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/mig_7series_0/ui_addn_clk_0' to pin 'system_i/mig_7series_0/bbstub_ui_addn_clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/mig_7series_0/ui_addn_clk_1' to pin 'system_i/mig_7series_0/bbstub_ui_addn_clk_1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/mig_7series_0/ui_addn_clk_2' to pin 'system_i/mig_7series_0/bbstub_ui_addn_clk_2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/mig_7series_0/ui_addn_clk_3' to pin 'system_i/mig_7series_0/bbstub_ui_addn_clk_3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/mig_7series_0/ui_addn_clk_4' to pin 'system_i/mig_7series_0/bbstub_ui_addn_clk_4/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/mig_7series_0/ui_clk' to pin 'system_i/mig_7series_0/bbstub_ui_clk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/BRAM_Clk_A' to pin 'system_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/BRAM_Clk_A' to pin 'system_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5819] Moved 11 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 1754.910 ; gain = 446.652 ; free physical = 4958 ; free virtual = 9974
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 1754.910 ; gain = 446.652 ; free physical = 4957 ; free virtual = 9973
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 1754.910 ; gain = 446.652 ; free physical = 4957 ; free virtual = 9973
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 1754.910 ; gain = 446.652 ; free physical = 4957 ; free virtual = 9973
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 1754.910 ; gain = 446.652 ; free physical = 4957 ; free virtual = 9973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------------+----------+
|      |BlackBox name                  |Instances |
+------+-------------------------------+----------+
|1     |system_auto_cc_0               |         1|
|2     |system_xbar_0                  |         1|
|3     |system_dlmb_bram_if_cntlr_0    |         1|
|4     |system_dlmb_v10_0              |         1|
|5     |system_ilmb_bram_if_cntlr_0    |         1|
|6     |system_ilmb_v10_0              |         1|
|7     |system_lmb_bram_0              |         1|
|8     |system_PWM_0_0                 |         1|
|9     |system_axi_gpio_input_0        |         1|
|10    |system_axi_gpio_led_0          |         1|
|11    |system_axi_quad_spi_0_0        |         1|
|12    |system_axi_smc_0               |         1|
|13    |system_axi_timer_0_0           |         1|
|14    |system_axi_uartlite_0_0        |         1|
|15    |system_axi_uartlite_1_0        |         1|
|16    |system_clk_wiz_0_0             |         1|
|17    |system_mdm_1_0                 |         1|
|18    |system_microblaze_0_0          |         1|
|19    |system_microblaze_0_axi_intc_0 |         1|
|20    |system_microblaze_0_xlconcat_0 |         1|
|21    |system_mig_7series_0_0         |         1|
|22    |system_rst_clk_wiz_0_100M_0    |         1|
|23    |system_rst_mig_7series_0_81M_0 |         1|
|24    |system_xadc_wiz_0_0            |         1|
+------+-------------------------------+----------+

Report Cell Usage: 
+------+---------------------------------------+------+
|      |Cell                                   |Count |
+------+---------------------------------------+------+
|1     |system_PWM_0_0_bbox_0                  |     1|
|2     |system_auto_cc_0_bbox_12               |     1|
|3     |system_axi_gpio_input_0_bbox_1         |     1|
|4     |system_axi_gpio_led_0_bbox_2           |     1|
|5     |system_axi_quad_spi_0_0_bbox_3         |     1|
|6     |system_axi_smc_0_bbox_4                |     1|
|7     |system_axi_timer_0_0_bbox_5            |     1|
|8     |system_axi_uartlite_0_0_bbox_6         |     1|
|9     |system_axi_uartlite_1_0_bbox_7         |     1|
|10    |system_clk_wiz_0_0_bbox_8              |     1|
|11    |system_dlmb_bram_if_cntlr_0_bbox_14    |     1|
|12    |system_dlmb_v10_0_bbox_15              |     1|
|13    |system_ilmb_bram_if_cntlr_0_bbox_16    |     1|
|14    |system_ilmb_v10_0_bbox_17              |     1|
|15    |system_lmb_bram_0_bbox_18              |     1|
|16    |system_mdm_1_0_bbox_9                  |     1|
|17    |system_microblaze_0_0_bbox_10          |     1|
|18    |system_microblaze_0_axi_intc_0_bbox_11 |     1|
|19    |system_microblaze_0_xlconcat_0_bbox_19 |     1|
|20    |system_mig_7series_0_0_bbox_20         |     1|
|21    |system_rst_clk_wiz_0_100M_0_bbox_21    |     1|
|22    |system_rst_mig_7series_0_81M_0_bbox_22 |     1|
|23    |system_xadc_wiz_0_0_bbox_23            |     1|
|24    |system_xbar_0_bbox_13                  |     1|
|25    |IBUF                                   |    29|
|26    |IOBUF                                  |     9|
|27    |OBUF                                   |     8|
+------+---------------------------------------+------+

Report Instance Areas: 
+------+------------------------------+-------------------------------------+------+
|      |Instance                      |Module                               |Cells |
+------+------------------------------+-------------------------------------+------+
|1     |top                           |                                     |  3258|
|2     |  system_i                    |system                               |  3212|
|3     |    microblaze_0_axi_periph   |system_microblaze_0_axi_periph_0     |  1150|
|4     |      m06_couplers            |m06_couplers_imp_1E95TTU             |   110|
|5     |    microblaze_0_local_memory |microblaze_0_local_memory_imp_OGE0N8 |   494|
+------+------------------------------+-------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 1754.910 ; gain = 446.652 ; free physical = 4957 ; free virtual = 9973
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1754.910 ; gain = 129.512 ; free physical = 5011 ; free virtual = 10028
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 1754.910 ; gain = 446.652 ; free physical = 5011 ; free virtual = 10028
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 38 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 9 instances

INFO: [Common 17-83] Releasing license: Synthesis
117 Infos, 89 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 1754.910 ; gain = 465.770 ; free physical = 4997 ; free virtual = 10013
INFO: [Common 17-1381] The checkpoint '/home/mitchellorsucci/DigilentRepos/Arty-S7-50-base-rt/proj/base-rt.runs/synth_1/system_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_wrapper_utilization_synth.rpt -pb system_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1754.910 ; gain = 0.000 ; free physical = 4996 ; free virtual = 10013
INFO: [Common 17-206] Exiting Vivado at Fri Mar 30 09:50:53 2018...
