
---------- Begin Simulation Statistics ----------
final_tick                               1276869363000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 113004                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702376                       # Number of bytes of host memory used
host_op_rate                                   113335                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 12712.80                       # Real time elapsed on the host
host_tick_rate                              100439642                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1436598682                       # Number of instructions simulated
sim_ops                                    1440802446                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.276869                       # Number of seconds simulated
sim_ticks                                1276869363000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.599349                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              177943907                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           203133824                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         13366416                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        275219204                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          21701524                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       23085329                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses         1383805                       # Number of indirect misses.
system.cpu0.branchPred.lookups              348145372                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2194389                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       2100279                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          8747789                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 329545761                       # Number of branches committed
system.cpu0.commit.bw_lim_events             33697395                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        6309759                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       65258291                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1316550251                       # Number of instructions committed
system.cpu0.commit.committedOps            1318653829                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2384397961                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.553034                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.293115                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1737668394     72.88%     72.88% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    379506361     15.92%     88.79% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2    100230914      4.20%     93.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     93675972      3.93%     96.93% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     23382210      0.98%     97.91% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      7429365      0.31%     98.22% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      4248551      0.18%     98.40% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      4558799      0.19%     98.59% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     33697395      1.41%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2384397961                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            25143402                       # Number of function calls committed.
system.cpu0.commit.int_insts               1273922010                       # Number of committed integer instructions.
system.cpu0.commit.loads                    405171179                       # Number of loads committed
system.cpu0.commit.membars                    4203735                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4203741      0.32%      0.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       742062882     56.27%     56.59% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       11831786      0.90%     57.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2099835      0.16%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      407271450     30.89%     88.53% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     151184085     11.47%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1318653829                       # Class of committed instruction
system.cpu0.commit.refs                     558455563                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1316550251                       # Number of Instructions Simulated
system.cpu0.committedOps                   1318653829                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.933696                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.933696                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            452872558                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              4676216                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           177066668                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1404501881                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               973157679                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                957411523                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               8760270                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             12555512                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              6185396                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  348145372                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                252388683                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1434525730                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              3312998                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           66                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1425701667                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  42                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          253                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               26757862                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.136752                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         950482404                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         199645431                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.560019                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2398387426                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.595319                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.888290                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1396450450     58.22%     58.22% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               741399065     30.91%     89.14% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               132528433      5.53%     94.66% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               106760017      4.45%     99.11% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                13701498      0.57%     99.69% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 3235522      0.13%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  104960      0.00%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 4203587      0.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    3894      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2398387426                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                      147420302                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             8873079                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               335921864                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.537164                       # Inst execution rate
system.cpu0.iew.exec_refs                   584415095                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 155863921                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              366185331                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            429401842                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2106210                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2215575                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           158224769                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1383850964                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            428551174                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          9899627                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1367515039                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1965637                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              9234344                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               8760270                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             13561955                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       186060                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        20197603                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        33085                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        12226                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4578036                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     24230663                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      4940385                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         12226                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       767961                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       8105118                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                579274570                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1356063112                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.900433                       # average fanout of values written-back
system.cpu0.iew.wb_producers                521597897                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.532665                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1356169223                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1678397044                       # number of integer regfile reads
system.cpu0.int_regfile_writes              874167165                       # number of integer regfile writes
system.cpu0.ipc                              0.517144                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.517144                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4205660      0.31%      0.31% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            770329152     55.93%     56.23% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            11833707      0.86%     57.09% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2100416      0.15%     57.24% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     57.24% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     57.24% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     57.24% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     57.24% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     57.24% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     57.24% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     57.24% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     57.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     57.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     57.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     57.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     57.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     57.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     57.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     57.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     57.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     57.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     57.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     57.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     57.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     57.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     57.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     57.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     57.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     57.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     57.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     57.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     57.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     57.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     57.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     57.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     57.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     57.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     57.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     57.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     57.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     57.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     57.24% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           433393713     31.46%     88.71% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          155551969     11.29%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              8      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1377414667                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     52                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                102                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           50                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                54                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    3213395                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002333                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 634235     19.74%     19.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     19.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     19.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     19.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     19.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     19.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     19.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     19.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     19.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     19.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     19.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     19.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     19.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     19.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     19.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     19.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     19.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     19.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     19.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     19.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     19.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     19.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     19.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     19.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     19.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     19.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     19.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     19.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     19.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     19.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     19.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     19.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     19.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     19.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     19.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     19.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     19.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     19.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     19.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     19.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     19.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     19.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     19.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               2114930     65.82%     85.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               464228     14.45%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1376422350                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        5156688217                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1356063062                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1449059421                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1377540840                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1377414667                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6310124                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       65197131                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           258165                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           365                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     28608739                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2398387426                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.574309                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.810101                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1395591229     58.19%     58.19% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          712593161     29.71%     87.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          228718263      9.54%     97.44% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           45790312      1.91%     99.35% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           11772558      0.49%     99.84% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1643172      0.07%     99.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1502827      0.06%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             516242      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             259662      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2398387426                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.541052                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         18822704                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1879880                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           429401842                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          158224769                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1898                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2545807728                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     7934305                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              395129729                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            845197250                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              14478506                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               985118102                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              15576869                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                19713                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1712203972                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1393868772                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          903594509                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                950337347                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              28176848                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               8760270                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             58886190                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                58397254                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               45                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1712203927                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        155788                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              5867                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 30826382                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          5819                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3734588493                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2781852032                       # The number of ROB writes
system.cpu0.timesIdled                       31065698                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1865                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            90.555831                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               20917553                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            23099068                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2805860                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         30953078                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1073959                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1093677                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           19718                       # Number of indirect misses.
system.cpu1.branchPred.lookups               35648787                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        48536                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       2100000                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1996107                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  28115983                       # Number of branches committed
system.cpu1.commit.bw_lim_events              4198100                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        6300696                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       18068323                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           120048431                       # Number of instructions committed
system.cpu1.commit.committedOps             122148617                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    472780353                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.258362                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.027505                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    423519805     89.58%     89.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     24373050      5.16%     94.74% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      8838138      1.87%     96.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      7033487      1.49%     98.09% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1580679      0.33%     98.43% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       739617      0.16%     98.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      2089110      0.44%     99.03% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       408367      0.09%     99.11% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      4198100      0.89%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    472780353                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1797523                       # Number of function calls committed.
system.cpu1.commit.int_insts                116586018                       # Number of committed integer instructions.
system.cpu1.commit.loads                     30173220                       # Number of loads committed
system.cpu1.commit.membars                    4200132                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4200132      3.44%      3.44% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        76656398     62.76%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       32273220     26.42%     92.62% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       9018723      7.38%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        122148617                       # Class of committed instruction
system.cpu1.commit.refs                      41291955                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  120048431                       # Number of Instructions Simulated
system.cpu1.committedOps                    122148617                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.970628                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.970628                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            376762349                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               861303                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            20013395                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             146866944                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                26918726                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 65413916                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1997805                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2058662                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              5301166                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   35648787                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 23525929                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    448181396                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               193125                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     151851961                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5615116                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.074788                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          25404995                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          21991512                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.318570                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         476393962                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.323162                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.754195                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               378953400     79.55%     79.55% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                61866904     12.99%     92.53% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                19364576      4.06%     96.60% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                12622788      2.65%     99.25% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2508537      0.53%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1013624      0.21%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   63274      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     719      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     140      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           476393962                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         273742                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2116223                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                30779357                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.282400                       # Inst execution rate
system.cpu1.iew.exec_refs                    45913746                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  11512016                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              312909995                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             35169096                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2100643                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1708289                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            11888872                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          140170388                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             34401730                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1978631                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            134610898                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               2011246                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              6574919                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1997805                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             11016226                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       102158                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1067606                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        29368                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2217                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads        14762                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      4995876                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       770137                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2217                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       542588                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1573635                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 77784100                       # num instructions consuming a value
system.cpu1.iew.wb_count                    133109761                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.838271                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 65204161                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.279251                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     133180339                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               170638812                       # number of integer regfile reads
system.cpu1.int_regfile_writes               89815138                       # number of integer regfile writes
system.cpu1.ipc                              0.251849                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.251849                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4200238      3.08%      3.08% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             85901230     62.89%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  47      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            37011011     27.10%     93.06% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            9476903      6.94%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             136589529                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    2954737                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.021632                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 697424     23.60%     23.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     23.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     23.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     23.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     23.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     23.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     23.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     23.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     23.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     23.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     23.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     23.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     23.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     23.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     23.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     23.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     23.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     23.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     23.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     23.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     23.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     23.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     23.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     23.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     23.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     23.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     23.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     23.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     23.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     23.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     23.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     23.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     23.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     23.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     23.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     23.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     23.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     23.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     23.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     23.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     23.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     23.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     23.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     23.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     23.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     23.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1808187     61.20%     84.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               449124     15.20%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             135344014                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         752777468                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    133109749                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        158193880                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 133869524                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                136589529                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6300864                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       18021770                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           249737                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           168                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      7397696                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    476393962                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.286715                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.782234                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          394293277     82.77%     82.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           51036129     10.71%     93.48% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           18790909      3.94%     97.42% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            5901695      1.24%     98.66% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            3888885      0.82%     99.48% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             920448      0.19%     99.67% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             995452      0.21%     99.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             401331      0.08%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             165836      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      476393962                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.286551                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         13544947                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1269769                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            35169096                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           11888872                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    106                       # number of misc regfile reads
system.cpu1.numCycles                       476667704                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2077065658                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              338980742                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             81678152                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              13879352                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                30531956                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               4409029                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                29473                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            182837194                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             144155000                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           97322094                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 65926674                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              20143373                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1997805                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             38925480                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                15643942                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       182837182                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         31305                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               614                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 28428904                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           609                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   608798946                       # The number of ROB reads
system.cpu1.rob.rob_writes                  284056141                       # The number of ROB writes
system.cpu1.timesIdled                          16274                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          5041312                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                27612                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             5286082                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              14380338                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      8880550                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      17719095                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       488432                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        44380                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     69668459                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      6150229                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    139425611                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        6194609                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1276869363000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            5711170                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3793186                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5045232                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              335                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            270                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3168762                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3168759                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       5711170                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           140                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     26599024                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               26599024                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    811079360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               811079360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              541                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           8880677                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 8880677    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             8880677                       # Request fanout histogram
system.membus.respLayer1.occupancy        46746139519                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         35173282789                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1276869363000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1276869363000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1276869363000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1276869363000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1276869363000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1276869363000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1276869363000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1276869363000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1276869363000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1276869363000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 10                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       793431000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   773214198.444955                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            5    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       158000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1730853500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1272902208000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   3967155000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1276869363000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    215779508                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       215779508                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    215779508                       # number of overall hits
system.cpu0.icache.overall_hits::total      215779508                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     36609175                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      36609175                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     36609175                       # number of overall misses
system.cpu0.icache.overall_misses::total     36609175                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 476880956997                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 476880956997                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 476880956997                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 476880956997                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    252388683                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    252388683                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    252388683                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    252388683                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.145051                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.145051                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.145051                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.145051                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13026.268879                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13026.268879                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13026.268879                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13026.268879                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2367                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               48                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    49.312500                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     34700397                       # number of writebacks
system.cpu0.icache.writebacks::total         34700397                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1908744                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1908744                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1908744                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1908744                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     34700431                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     34700431                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     34700431                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     34700431                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 424441160998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 424441160998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 424441160998                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 424441160998                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.137488                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.137488                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.137488                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.137488                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12231.581821                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12231.581821                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12231.581821                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12231.581821                       # average overall mshr miss latency
system.cpu0.icache.replacements              34700397                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    215779508                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      215779508                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     36609175                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     36609175                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 476880956997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 476880956997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    252388683                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    252388683                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.145051                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.145051                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13026.268879                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13026.268879                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1908744                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1908744                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     34700431                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     34700431                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 424441160998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 424441160998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.137488                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.137488                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12231.581821                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12231.581821                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1276869363000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999955                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          250479727                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         34700397                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.218353                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999955                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        539477795                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       539477795                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1276869363000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    500080190                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       500080190                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    500080190                       # number of overall hits
system.cpu0.dcache.overall_hits::total      500080190                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     54317427                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      54317427                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     54317427                       # number of overall misses
system.cpu0.dcache.overall_misses::total     54317427                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1649880268133                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1649880268133                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1649880268133                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1649880268133                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    554397617                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    554397617                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    554397617                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    554397617                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.097976                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.097976                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.097976                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.097976                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 30374.786864                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 30374.786864                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 30374.786864                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 30374.786864                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     12184952                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       434711                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           231897                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           5358                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    52.544673                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    81.133072                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     32037516                       # number of writebacks
system.cpu0.dcache.writebacks::total         32037516                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     23191296                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     23191296                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     23191296                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     23191296                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     31126131                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     31126131                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     31126131                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     31126131                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 598218611682                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 598218611682                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 598218611682                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 598218611682                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.056144                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.056144                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.056144                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.056144                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 19219.176700                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19219.176700                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 19219.176700                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19219.176700                       # average overall mshr miss latency
system.cpu0.dcache.replacements              32037516                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    359418599                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      359418599                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     43798787                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     43798787                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1049931047500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1049931047500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    403217386                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    403217386                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.108623                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.108623                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 23971.692355                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 23971.692355                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     16441063                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     16441063                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     27357724                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     27357724                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 444826188500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 444826188500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.067849                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.067849                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 16259.619715                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16259.619715                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    140661591                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     140661591                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     10518640                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     10518640                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 599949220633                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 599949220633                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    151180231                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    151180231                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.069577                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.069577                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 57036.767171                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 57036.767171                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      6750233                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      6750233                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      3768407                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      3768407                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 153392423182                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 153392423182                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.024927                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.024927                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 40704.845093                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 40704.845093                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2174                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2174                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1768                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1768                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     10087000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     10087000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3942                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3942                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.448503                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.448503                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  5705.316742                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  5705.316742                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1750                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1750                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           18                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           18                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1178000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1178000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.004566                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.004566                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 65444.444444                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 65444.444444                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3721                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3721                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          153                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          153                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       697000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       697000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3874                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3874                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.039494                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.039494                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4555.555556                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4555.555556                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          153                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          153                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       544000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       544000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.039494                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.039494                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3555.555556                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3555.555556                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1188055                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1188055                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       912224                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       912224                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  92561712500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  92561712500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      2100279                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      2100279                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.434335                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.434335                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 101468.183801                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 101468.183801                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       912224                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       912224                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  91649488500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  91649488500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.434335                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.434335                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 100468.183801                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 100468.183801                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1276869363000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999404                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          533309303                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         32038121                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.646086                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999404                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999981                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999981                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1145049577                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1145049577                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1276869363000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            34618712                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            28869430                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               26403                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              825614                       # number of demand (read+write) hits
system.l2.demand_hits::total                 64340159                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           34618712                       # number of overall hits
system.l2.overall_hits::.cpu0.data           28869430                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              26403                       # number of overall hits
system.l2.overall_hits::.cpu1.data             825614                       # number of overall hits
system.l2.overall_hits::total                64340159                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             81718                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           3167675                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1839                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2120023                       # number of demand (read+write) misses
system.l2.demand_misses::total                5371255                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            81718                       # number of overall misses
system.l2.overall_misses::.cpu0.data          3167675                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1839                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2120023                       # number of overall misses
system.l2.overall_misses::total               5371255                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   7004380500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 315989187997                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    160235500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 224122905999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     547276709996                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   7004380500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 315989187997                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    160235500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 224122905999                       # number of overall miss cycles
system.l2.overall_miss_latency::total    547276709996                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        34700430                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        32037105                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           28242                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2945637                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             69711414                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       34700430                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       32037105                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          28242                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2945637                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            69711414                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002355                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.098875                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.065116                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.719716                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.077050                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002355                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.098875                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.065116                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.719716                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.077050                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 85714.047089                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 99754.295500                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 87131.865144                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 105717.204954                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101889.913995                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 85714.047089                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 99754.295500                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 87131.865144                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 105717.204954                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101889.913995                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs               3209                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                        36                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      89.138889                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   3019578                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3793186                       # number of writebacks
system.l2.writebacks::total                   3793186                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         190218                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             36                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          98190                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              288445                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        190218                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            36                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         98190                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             288445                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        81717                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2977457                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1803                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2021833                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5082810                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        81717                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2977457                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1803                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2021833                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      3808829                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          8891639                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   6187162502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 271360958997                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    140432000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 194281303500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 471969856999                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   6187162502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 271360958997                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    140432000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 194281303500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 334619734126                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 806589591125                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002355                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.092938                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.063841                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.686382                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.072912                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002355                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.092938                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.063841                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.686382                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.127549                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 75714.508633                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 91138.498053                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 77887.964504                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 96091.667066                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92856.088856                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 75714.508633                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 91138.498053                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 77887.964504                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 96091.667066                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 87853.703625                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90713.263452                       # average overall mshr miss latency
system.l2.replacements                       15010664                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      7844964                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          7844964                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      7844964                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      7844964                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     61425340                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         61425340                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     61425340                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     61425340                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      3808829                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        3808829                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 334619734126                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 334619734126                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 87853.703625                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 87853.703625                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    7                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            34                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            20                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 54                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       149000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        61000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       210000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           35                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           26                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               61                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.971429                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.769231                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.885246                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  4382.352941                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data         3050                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3888.888889                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           34                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           20                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            54                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       684000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       396000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1080000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.971429                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.769231                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.885246                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20117.647059                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        19800                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        20000                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu0.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           10                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               13                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           10                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             13                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           10                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           13                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        58500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       203500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       262000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20350                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20153.846154                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2699327                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           262204                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2961531                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1981093                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1428573                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3409666                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 203042033997                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 153405168000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  356447201997                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      4680420                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1690777                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           6371197                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.423272                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.844921                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.535169                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 102489.905318                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 107383.499478                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 104540.210683                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       162309                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        82878                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           245187                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1818784                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1345695                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3164479                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 171298753997                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 131188572501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 302487326498                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.388594                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.795903                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.496685                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 94183.121249                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 97487.597488                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 95588.350088                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      34618712                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         26403                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           34645115                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        81718                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1839                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            83557                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   7004380500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    160235500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   7164616000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     34700430                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        28242                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       34728672                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002355                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.065116                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002406                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 85714.047089                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 87131.865144                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85745.251744                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           36                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            37                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        81717                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1803                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        83520                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   6187162502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    140432000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   6327594502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002355                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.063841                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002405                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 75714.508633                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 77887.964504                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75761.428424                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     26170103                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       563410                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          26733513                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1186582                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       691450                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1878032                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 112947154000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  70717737999                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 183664891999                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     27356685                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1254860                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      28611545                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.043374                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.551018                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.065639                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 95186.977385                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 102274.550581                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 97796.465661                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        27909                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        15312                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        43221                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1158673                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       676138                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1834811                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 100062205000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  63092730999                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 163154935999                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.042354                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.538815                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.064128                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 86359.313629                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 93313.393122                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 88921.930378                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           28                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           25                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                53                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          125                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           72                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             197                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      1786500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      1922500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      3709000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          153                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           97                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           250                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.816993                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.742268                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.788000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data        14292                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 26701.388889                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 18827.411168                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           25                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           32                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           57                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          100                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           40                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          140                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      1946500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       775500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      2722000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.653595                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.412371                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.560000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data        19465                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19387.500000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19442.857143                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1276869363000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1276869363000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999928                       # Cycle average of tags in use
system.l2.tags.total_refs                   142352966                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  15010774                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.483386                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      30.932753                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.868250                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       11.069787                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.042951                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.044865                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    17.041322                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.483324                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.044816                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.172965                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000671                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.031951                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.266271                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            25                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            39                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           21                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.390625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.609375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1126867174                       # Number of tag accesses
system.l2.tags.data_accesses               1126867174                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1276869363000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       5229824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     190717696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        115392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     129511680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    242740864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          568315456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      5229824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       115392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5345216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    242763904                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       242763904                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          81716                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2979964                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1803                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2023620                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      3792826                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             8879929                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3793186                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3793186                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4095818                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        149363515                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst            90371                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        101429076                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    190106264                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             445085044                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4095818                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst        90371                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4186189                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      190124308                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            190124308                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      190124308                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4095818                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       149363515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst           90371                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       101429076                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    190106264                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            635209351                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3722505.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     81714.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2900136.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1803.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2008529.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   3792530.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005895483250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       228970                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       228970                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            18672205                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3503662                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     8879929                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3793186                       # Number of write requests accepted
system.mem_ctrls.readBursts                   8879929                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3793186                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  95217                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 70681                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            502385                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            509134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            507436                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            553988                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            947517                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            630743                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            530121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            511691                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            505668                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            556941                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           504315                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           502604                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           502979                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           506552                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           502339                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           510299                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            232702                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            233739                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            233026                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            232022                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            228517                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            230163                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            232026                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            233079                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            231498                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            243257                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           228878                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           231654                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           232000                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           232869                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           234021                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           233035                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.18                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.88                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 311652721620                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                43923560000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            476366071620                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     35476.71                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                54226.71                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  5451805                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1725836                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 62.06                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                46.36                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               8879929                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3793186                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2911763                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1889617                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  932529                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  791287                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  697586                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  404845                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  308620                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  262880                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  192978                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  124468                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  90999                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  71857                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  48964                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  26660                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  13815                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   8645                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   4464                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   2539                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    182                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  20722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  22645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  83277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 177285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 209132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 226608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 234765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 239422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 242539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 245987                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 250150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 257917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 252253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 252997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 248204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 239704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 237507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 239991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  15432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   8411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   5228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5329549                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    150.192599                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    96.322431                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   212.730431                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      3859030     72.41%     72.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       659381     12.37%     84.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       258753      4.86%     89.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       217637      4.08%     93.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        63124      1.18%     94.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        31415      0.59%     95.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        20223      0.38%     95.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        17977      0.34%     96.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       202009      3.79%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5329549                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       228970                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      38.366179                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     28.889503                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    316.091017                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       228965    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-40959            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-139263            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        228970                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       228970                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.257527                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.240716                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.774566                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           203219     88.75%     88.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2483      1.08%     89.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            16051      7.01%     96.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             5186      2.26%     99.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1493      0.65%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              412      0.18%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               98      0.04%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               22      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        228970                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              562221568                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6093888                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               238239104                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               568315456                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            242763904                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       440.31                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       186.58                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    445.09                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    190.12                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.90                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.44                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.46                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1276869268000                       # Total gap between requests
system.mem_ctrls.avgGap                     100754.18                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      5229696                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    185608704                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       115392                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    128545856                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    242721920                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    238239104                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4095717.347084628418                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 145362328.659772217274                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 90371.030383943827                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 100672676.254038989544                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 190091427.544103413820                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 186580640.826292574406                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        81716                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2979964                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1803                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2023620                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      3792826                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3793186                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2805477836                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 148521224142                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     65158019                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 110367529388                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 214606682235                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 30530084226348                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     34332.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     49839.94                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     36138.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     54539.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     56582.26                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8048665.22                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    57.39                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          18550883820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           9860017200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         29214716580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9746846640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     100794813600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     246229551900                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     282966634080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       697363463820                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        546.150988                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 732761208102                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  42637400000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 501470754898                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          19502153160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          10365621255                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         33508127100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9684530280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     100794813600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     393494936010                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     158953679040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       726303860445                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        568.816107                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 408881239922                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  42637400000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 825350723078                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                173                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           87                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    11933234729.885057                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   60121804499.172348                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           83     95.40%     95.40% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.15%     96.55% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.15%     97.70% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.15%     98.85% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4.5e+11-5e+11            1      1.15%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        17500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 495564465500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             87                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   238677941500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1038191421500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1276869363000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     23494508                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        23494508                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     23494508                       # number of overall hits
system.cpu1.icache.overall_hits::total       23494508                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        31421                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         31421                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        31421                       # number of overall misses
system.cpu1.icache.overall_misses::total        31421                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    558921000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    558921000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    558921000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    558921000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     23525929                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     23525929                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     23525929                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     23525929                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001336                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001336                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001336                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001336                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 17788.135324                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 17788.135324                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 17788.135324                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 17788.135324                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          125                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    31.250000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        28210                       # number of writebacks
system.cpu1.icache.writebacks::total            28210                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         3179                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         3179                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         3179                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         3179                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        28242                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        28242                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        28242                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        28242                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    496771000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    496771000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    496771000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    496771000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001200                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001200                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001200                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001200                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 17589.795340                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 17589.795340                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 17589.795340                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 17589.795340                       # average overall mshr miss latency
system.cpu1.icache.replacements                 28210                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     23494508                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       23494508                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        31421                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        31421                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    558921000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    558921000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     23525929                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     23525929                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001336                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001336                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 17788.135324                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 17788.135324                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         3179                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         3179                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        28242                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        28242                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    496771000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    496771000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001200                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001200                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 17589.795340                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 17589.795340                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1276869363000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.611246                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           22856468                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            28210                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           810.225736                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        344234500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.611246                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.987851                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.987851                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         47080100                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        47080100                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1276869363000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     32466552                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        32466552                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     32466552                       # number of overall hits
system.cpu1.dcache.overall_hits::total       32466552                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      9479952                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       9479952                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      9479952                       # number of overall misses
system.cpu1.dcache.overall_misses::total      9479952                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 785594275138                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 785594275138                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 785594275138                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 785594275138                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     41946504                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     41946504                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     41946504                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     41946504                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.226001                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.226001                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.226001                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.226001                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 82869.014014                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 82869.014014                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 82869.014014                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 82869.014014                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      6985839                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       329963                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           114228                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           4526                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    61.156976                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    72.903889                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2945577                       # number of writebacks
system.cpu1.dcache.writebacks::total          2945577                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      7306687                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      7306687                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      7306687                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      7306687                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2173265                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2173265                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2173265                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2173265                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 164142811737                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 164142811737                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 164142811737                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 164142811737                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.051810                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.051810                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.051810                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.051810                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 75528.208358                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 75528.208358                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 75528.208358                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 75528.208358                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2945577                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     27329273                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       27329273                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5598954                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5598954                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 398116250500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 398116250500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     32928227                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     32928227                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.170035                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.170035                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 71105.469075                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 71105.469075                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4343758                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4343758                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1255196                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1255196                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  79806719500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  79806719500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.038119                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.038119                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 63581.081759                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 63581.081759                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      5137279                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       5137279                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3880998                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3880998                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 387478024638                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 387478024638                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      9018277                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      9018277                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.430348                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.430348                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 99839.789827                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 99839.789827                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2962929                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2962929                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       918069                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       918069                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  84336092237                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  84336092237                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.101801                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.101801                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 91862.476826                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 91862.476826                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          313                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          313                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          174                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          174                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      7504000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      7504000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          487                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          487                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.357290                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.357290                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 43126.436782                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 43126.436782                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          126                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          126                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           48                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           48                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3134000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3134000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.098563                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.098563                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 65291.666667                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 65291.666667                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          335                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          335                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          118                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          118                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       757500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       757500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          453                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          453                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.260486                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.260486                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6419.491525                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6419.491525                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          118                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          118                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       640500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       640500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.260486                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.260486                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5427.966102                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5427.966102                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1326728                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1326728                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       773272                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       773272                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  76444525000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  76444525000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      2100000                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      2100000                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.368225                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.368225                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 98858.519383                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 98858.519383                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       773272                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       773272                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  75671253000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  75671253000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.368225                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.368225                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 97858.519383                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 97858.519383                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1276869363000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.933163                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           36738748                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2946434                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            12.468885                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        344246000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.933163                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.935411                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.935411                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         91041354                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        91041354                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1276869363000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          63341069                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     11638150                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     61866735                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        11217478                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          6539135                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             342                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           270                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            612                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          6371970                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         6371970                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      34728672                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     28612398                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          250                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          250                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    104101256                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     96113337                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        84694                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      8838052                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             209137339                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   4441652864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4100775680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3612928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    377037696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             8923079168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        21551964                       # Total snoops (count)
system.tol2bus.snoopTraffic                 242868032                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         91263707                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.073733                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.265079                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               84623987     92.72%     92.72% # Request fanout histogram
system.tol2bus.snoop_fanout::1                6550700      7.18%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  88576      0.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                    444      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           91263707                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       139424509989                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       48066032426                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       52117338339                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        4421298341                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          42401423                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2368018507500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 159262                       # Simulator instruction rate (inst/s)
host_mem_usage                                 747904                       # Number of bytes of host memory used
host_op_rate                                   160193                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 15431.50                       # Real time elapsed on the host
host_tick_rate                               70709186                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2457656521                       # Number of instructions simulated
sim_ops                                    2472023676                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.091149                       # Number of seconds simulated
sim_ticks                                1091149144500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            90.375050                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              171730419                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           190019723                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         19617475                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        232374807                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          17180940                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       17530819                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          349879                       # Number of indirect misses.
system.cpu0.branchPred.lookups              317278637                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted       265235                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                         25034                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         18804326                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 131711593                       # Number of branches committed
system.cpu0.commit.bw_lim_events             18029260                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls       11634420                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      498861863                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           534513817                       # Number of instructions committed
system.cpu0.commit.committedOps             540306620                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2094485858                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.257966                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.991290                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1859146439     88.76%     88.76% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    122556685      5.85%     94.62% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     46736930      2.23%     96.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     28531183      1.36%     98.21% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      9349974      0.45%     98.66% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      5918606      0.28%     98.94% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      2061947      0.10%     99.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2154834      0.10%     99.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     18029260      0.86%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2094485858                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      2183                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            14706860                       # Number of function calls committed.
system.cpu0.commit.int_insts                512236014                       # Number of committed integer instructions.
system.cpu0.commit.loads                    124504887                       # Number of loads committed
system.cpu0.commit.membars                    8695541                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      8696376      1.61%      1.61% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       396766496     73.43%     75.04% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          28947      0.01%     75.05% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           74894      0.01%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            80      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           322      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           855      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult           32      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          339      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      124529449     23.05%     98.11% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      10208275      1.89%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          472      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           66      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        540306620                       # Class of committed instruction
system.cpu0.commit.refs                     134738262                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  534513817                       # Number of Instructions Simulated
system.cpu0.committedOps                    540306620                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              4.077066                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        4.077066                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           1392145659                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               818705                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           145635701                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1119413659                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               178082187                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                565854919                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              18805563                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               646919                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             16838230                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  317278637                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                192037302                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1941265884                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              3036011                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           39                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1291430811                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 403                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles        10534                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               39238174                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.145591                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         210830611                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         188911359                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.592604                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2171726558                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.603959                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.975315                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1344514257     61.91%     61.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               488407817     22.49%     84.40% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               271408285     12.50%     96.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                32028926      1.47%     98.37% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 8347142      0.38%     98.76% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                17397761      0.80%     99.56% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 3433188      0.16%     99.72% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 6166365      0.28%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   22817      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2171726558                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     2160                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1377                       # number of floating regfile writes
system.cpu0.idleCycles                        7521314                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            19937162                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               206610868                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.407341                       # Inst execution rate
system.cpu0.iew.exec_refs                   223300309                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  12003172                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              220244126                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            238249125                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           5835772                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts         11997070                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            16509881                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1037519225                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            211297137                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         17884261                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            887696822                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1791895                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             77274952                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              18805563                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             79868740                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      2019041                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          168767                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          501                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         1130                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads        11323                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads    113744238                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      6276506                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          1130                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      8979071                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      10958091                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                647834303                       # num instructions consuming a value
system.cpu0.iew.wb_count                    859760284                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.756746                       # average fanout of values written-back
system.cpu0.iew.wb_producers                490246100                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.394522                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     862229017                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1151581226                       # number of integer regfile reads
system.cpu0.int_regfile_writes              651670231                       # number of integer regfile writes
system.cpu0.ipc                              0.245274                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.245274                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          8697180      0.96%      0.96% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            667231252     73.68%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               32388      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                82798      0.01%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 81      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                322      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                867      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                49      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 17      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               339      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           217505705     24.02%     98.67% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           12029472      1.33%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            546      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            66      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             905581082                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   2343                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               4630                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         2257                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              2657                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2828190                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.003123                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1272624     45.00%     45.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    64      0.00%     45.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                    155      0.01%     45.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     45.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     45.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     45.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     45.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     45.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     45.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     45.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     45.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     45.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     45.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     45.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     45.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     45.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     45.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     45.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     45.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     45.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     45.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     45.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     45.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     45.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     45.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     45.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     45.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     45.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     45.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     45.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     45.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     45.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     45.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     45.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     45.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     45.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     45.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     45.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     45.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     45.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     45.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     45.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     45.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     45.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     45.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     45.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1524294     53.90%     98.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                30997      1.10%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               40      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              16      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             899709749                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        3987350144                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    859758027                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1534730150                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1017343794                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                905581082                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           20175431                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      497212608                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          1637861                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       8541011                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    229741437                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2171726558                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.416987                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.909755                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1650916978     76.02%     76.02% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          279197491     12.86%     88.87% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          162963563      7.50%     96.38% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           42606615      1.96%     98.34% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           17729243      0.82%     99.16% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           11052077      0.51%     99.67% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            5138833      0.24%     99.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            1347799      0.06%     99.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             773959      0.04%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2171726558                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.415548                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         11496271                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1677938                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           238249125                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           16509881                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   3083                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  1645                       # number of misc regfile writes
system.cpu0.numCycles                      2179247872                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     3051706                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              391225111                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            399969426                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               8660453                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               193259771                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              78866375                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              2012593                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1428423169                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1079432405                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          812029091                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                562345622                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               6344320                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              18805563                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            100997659                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               412059670                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2393                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1428420776                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     905092832                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts           6224611                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 54625269                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts       6226095                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3115620687                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2156181242                       # The number of ROB writes
system.cpu0.timesIdled                         330054                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  408                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            90.777524                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits              154065813                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups           169718017                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect         16288871                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        193617673                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits          14512404                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups       14545911                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           33507                       # Number of indirect misses.
system.cpu1.branchPred.lookups              269125900                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       258887                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          2370                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts         15510142                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                 119572142                       # Number of branches committed
system.cpu1.commit.bw_lim_events             19743833                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        8744356                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      415318091                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           486544022                       # Number of instructions committed
system.cpu1.commit.committedOps             490914610                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   1565933024                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.313497                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.126054                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   1362781783     87.03%     87.03% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1    104316724      6.66%     93.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     38587590      2.46%     96.15% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3     24197648      1.55%     97.70% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      8338866      0.53%     98.23% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      4407732      0.28%     98.51% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1426962      0.09%     98.60% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      2131886      0.14%     98.74% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     19743833      1.26%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   1565933024                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls            12290674                       # Number of function calls committed.
system.cpu1.commit.int_insts                465061224                       # Number of committed integer instructions.
system.cpu1.commit.loads                    113717906                       # Number of loads committed
system.cpu1.commit.membars                    6556598                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      6556598      1.34%      1.34% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       362540166     73.85%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             80      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              96      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead      113720276     23.16%     98.35% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       8097394      1.65%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        490914610                       # Class of committed instruction
system.cpu1.commit.refs                     121817670                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  486544022                       # Number of Instructions Simulated
system.cpu1.committedOps                    490914610                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.350660                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.350660                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            941575650                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               784191                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved           133836201                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             976974370                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles               148113477                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                510394813                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles              15510568                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               539920                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles             14114545                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  269125900                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                164227915                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   1440428638                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              2712104                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                    1105648572                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles               32578594                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.165083                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles         172991118                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches         168578217                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.678211                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        1629709053                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.686714                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.972675                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               907488585     55.68%     55.68% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               426139506     26.15%     81.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2               249103109     15.29%     97.12% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                22676803      1.39%     98.51% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 5084737      0.31%     98.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                12947016      0.79%     99.62% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 2195729      0.13%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                 4068927      0.25%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    4641      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          1629709053                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         534489                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts            16499730                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches               184936361                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.487360                       # Inst execution rate
system.cpu1.iew.exec_refs                   198948115                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   9526397                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              134652196                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            208996468                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           3893229                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts         12171004                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            12712923                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          904682776                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            189421718                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts         15368861                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            794515984                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1425386                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             80426315                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles              15510568                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             82279832                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      1903560                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           16667                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           56                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          308                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     95278562                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      4613159                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           308                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      6958445                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       9541285                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                570013578                       # num instructions consuming a value
system.cpu1.iew.wb_count                    768810658                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.770278                       # average fanout of values written-back
system.cpu1.iew.wb_producers                439068804                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.471593                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     771120980                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads              1030993550                       # number of integer regfile reads
system.cpu1.int_regfile_writes              583391120                       # number of integer regfile writes
system.cpu1.ipc                              0.298449                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.298449                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          6556926      0.81%      0.81% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            598989818     73.96%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 118      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   96      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           194789897     24.05%     98.82% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            9547990      1.18%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             809884845                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    3390769                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.004187                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                1899825     56.03%     56.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     56.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     56.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     56.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     56.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     56.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     56.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     56.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     56.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     56.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     56.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     56.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     56.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     56.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     56.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     56.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     56.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     56.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     56.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     56.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     56.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     56.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     56.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     56.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     56.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     56.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     56.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     56.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     56.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     56.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     56.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     56.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     56.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     56.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     56.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     56.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     56.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     56.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     56.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     56.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     56.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     56.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     56.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     56.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     56.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     56.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1490888     43.97%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   56      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             806718688                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        3254688891                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    768810658                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes       1318451058                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 890788875                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                809884845                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded           13893901                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      413768166                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          1819379                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       5149545                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    174457826                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   1629709053                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.496951                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.982935                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         1169030501     71.73%     71.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          242607922     14.89%     86.62% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2          148102920      9.09%     95.71% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           36932137      2.27%     97.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           15184544      0.93%     98.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5           10475519      0.64%     99.55% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            5215310      0.32%     99.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            1414559      0.09%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             745641      0.05%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     1629709053                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.496788                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          9625268                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1567182                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           208996468                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           12712923                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    328                       # number of misc regfile reads
system.cpu1.numCycles                      1630243542                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   551815209                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              316811829                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            365019835                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               5694041                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               161493177                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              72098626                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              1696593                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups           1244920951                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             942969005                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          711360421                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                506852054                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               6285528                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles              15510568                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             90377392                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               346340586                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups      1244920951                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles     538664033                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts           4180556                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 44981208                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts       4183203                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  2452420111                       # The number of ROB reads
system.cpu1.rob.rob_writes                 1876652285                       # The number of ROB writes
system.cpu1.timesIdled                           4984                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         12422542                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                78625                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            13348976                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              90470800                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     36903247                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      73522049                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1087393                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       271583                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     31321587                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     25456135                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     62645068                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       25727718                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1091149144500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           36652545                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5131173                       # Transaction distribution
system.membus.trans_dist::WritebackClean          135                       # Transaction distribution
system.membus.trans_dist::CleanEvict         31492160                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             7917                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           1977                       # Transaction distribution
system.membus.trans_dist::ReadExReq            236088                       # Transaction distribution
system.membus.trans_dist::ReadExResp           236058                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      36652545                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            54                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    110410652                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              110410652                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   2689274304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              2689274304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1797                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          36898581                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                36898581    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            36898581                       # Request fanout histogram
system.membus.respLayer1.occupancy       197143805035                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             18.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        102063884649                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               9.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1091149144500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1091149144500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1091149144500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1091149144500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1091149144500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1091149144500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1091149144500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1091149144500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1091149144500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1091149144500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                144                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           72                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    21192902.777778                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   24187382.986672                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           72    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       610000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    172315000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             72                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1089623255500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1525889000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1091149144500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    191579501                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       191579501                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    191579501                       # number of overall hits
system.cpu0.icache.overall_hits::total      191579501                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       457801                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        457801                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       457801                       # number of overall misses
system.cpu0.icache.overall_misses::total       457801                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   9987535999                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   9987535999                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   9987535999                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   9987535999                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    192037302                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    192037302                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    192037302                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    192037302                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.002384                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.002384                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.002384                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.002384                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 21816.326306                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 21816.326306                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 21816.326306                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 21816.326306                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3820                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               75                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    50.933333                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       413242                       # number of writebacks
system.cpu0.icache.writebacks::total           413242                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        44560                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        44560                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        44560                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        44560                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       413241                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       413241                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       413241                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       413241                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   8847657500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   8847657500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   8847657500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   8847657500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.002152                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.002152                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.002152                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.002152                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 21410.405792                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 21410.405792                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 21410.405792                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 21410.405792                       # average overall mshr miss latency
system.cpu0.icache.replacements                413242                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    191579501                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      191579501                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       457801                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       457801                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   9987535999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   9987535999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    192037302                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    192037302                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.002384                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.002384                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 21816.326306                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 21816.326306                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        44560                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        44560                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       413241                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       413241                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   8847657500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   8847657500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.002152                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.002152                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 21410.405792                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 21410.405792                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1091149144500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          191992953                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           413274                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           464.565768                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        384487846                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       384487846                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1091149144500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    170440746                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       170440746                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    170440746                       # number of overall hits
system.cpu0.dcache.overall_hits::total      170440746                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     35510500                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      35510500                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     35510500                       # number of overall misses
system.cpu0.dcache.overall_misses::total     35510500                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2743268795403                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2743268795403                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2743268795403                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2743268795403                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    205951246                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    205951246                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    205951246                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    205951246                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.172422                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.172422                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.172422                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.172422                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 77252.328055                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 77252.328055                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 77252.328055                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 77252.328055                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    160885594                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       323559                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          2389475                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           5109                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    67.330938                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    63.331180                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     17759024                       # number of writebacks
system.cpu0.dcache.writebacks::total         17759024                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     17752514                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     17752514                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     17752514                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     17752514                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     17757986                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     17757986                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     17757986                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     17757986                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1590032294330                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1590032294330                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1590032294330                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1590032294330                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.086224                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.086224                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.086224                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.086224                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 89538.999205                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 89538.999205                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 89538.999205                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 89538.999205                       # average overall mshr miss latency
system.cpu0.dcache.replacements              17759019                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    165589369                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      165589369                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     33066138                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     33066138                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 2577913383500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 2577913383500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    198655507                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    198655507                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.166450                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.166450                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 77962.336681                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 77962.336681                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     15577292                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     15577292                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     17488846                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     17488846                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 1573635541000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 1573635541000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.088036                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.088036                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 89979.381201                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 89979.381201                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      4851377                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4851377                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      2444362                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      2444362                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 165355411903                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 165355411903                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      7295739                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7295739                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.335040                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.335040                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 67647.677350                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 67647.677350                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      2175222                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      2175222                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       269140                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       269140                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  16396753330                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  16396753330                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.036890                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.036890                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 60922.766330                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 60922.766330                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data      2916349                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total      2916349                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        13640                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        13640                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    236945000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    236945000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data      2929989                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      2929989                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.004655                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.004655                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 17371.334311                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 17371.334311                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         6642                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         6642                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data         6998                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         6998                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data    157829000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    157829000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002388                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002388                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 22553.443841                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 22553.443841                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data      2911418                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total      2911418                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1181                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1181                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     23067000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     23067000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data      2912599                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      2912599                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.000405                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.000405                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 19531.752752                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 19531.752752                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1152                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1152                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     21915000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     21915000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.000396                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.000396                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 19023.437500                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 19023.437500                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data        21234                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total          21234                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         3800                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         3800                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data    179252999                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total    179252999                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data        25034                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total        25034                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.151794                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.151794                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 47171.841842                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 47171.841842                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            2                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            2                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         3798                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         3798                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data    175431999                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total    175431999                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.151714                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.151714                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 46190.626382                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 46190.626382                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1091149144500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.995935                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          194076787                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         17764731                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            10.924837                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.995935                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999873                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999873                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        441402435                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       441402435                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1091149144500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              366584                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             2810899                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 545                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1831575                       # number of demand (read+write) hits
system.l2.demand_hits::total                  5009603                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             366584                       # number of overall hits
system.l2.overall_hits::.cpu0.data            2810899                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                545                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1831575                       # number of overall hits
system.l2.overall_hits::total                 5009603                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             46658                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          14944280                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              4911                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          11298865                       # number of demand (read+write) misses
system.l2.demand_misses::total               26294714                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            46658                       # number of overall misses
system.l2.overall_misses::.cpu0.data         14944280                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             4911                       # number of overall misses
system.l2.overall_misses::.cpu1.data         11298865                       # number of overall misses
system.l2.overall_misses::total              26294714                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   3836892500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 1524977997484                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    423133500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 1176731497975                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     2705969521459                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   3836892500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 1524977997484                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    423133500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 1176731497975                       # number of overall miss cycles
system.l2.overall_miss_latency::total    2705969521459                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          413242                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        17755179                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            5456                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        13130440                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             31304317                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         413242                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       17755179                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           5456                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       13130440                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            31304317                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.112907                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.841686                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.900110                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.860509                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.839971                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.112907                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.841686                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.900110                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.860509                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.839971                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82234.397102                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 102044.260244                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 86160.354307                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 104145.991476                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 102909.258548                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82234.397102                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 102044.260244                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 86160.354307                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 104145.991476                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 102909.258548                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs              15247                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                       374                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      40.767380                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   9603699                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5131151                       # number of writebacks
system.l2.writebacks::total                   5131151                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             33                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          63543                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             92                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          50588                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              114256                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            33                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         63543                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            92                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         50588                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             114256                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        46625                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     14880737                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         4819                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     11248277                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          26180458                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        46625                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     14880737                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         4819                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     11248277                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     10773655                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         36954113                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   3369234000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 1372846781051                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    370861501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 1061630128017                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 2438217004569                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   3369234000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 1372846781051                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    370861501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 1061630128017                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 869569643916                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 3307786648485                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.112827                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.838107                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.883248                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.856657                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.836321                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.112827                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.838107                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.883248                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.856657                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.180480                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72262.391421                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 92256.638972                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 76958.186553                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 94381.577553                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 93131.182219                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72262.391421                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 92256.638972                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 76958.186553                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 94381.577553                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 80712.594186                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 89510.649288                       # average overall mshr miss latency
system.l2.replacements                       62254107                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5563508                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5563508                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks           22                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total             22                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      5563530                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5563530                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000004                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000004                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks           22                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total           22                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000004                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000004                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks     24701274                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         24701274                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks          135                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total            135                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     24701409                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     24701409                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000005                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000005                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks          135                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total          135                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000005                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000005                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     10773655                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       10773655                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 869569643916                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 869569643916                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 80712.594186                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 80712.594186                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             714                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             717                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1431                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          2946                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          4158                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               7104                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     17408000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data     19057500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     36465500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         3660                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         4875                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             8535                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.804918                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.852923                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.832337                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  5909.029192                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  4583.333333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  5133.094032                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data           92                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data          150                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total             242                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         2854                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         4008                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          6862                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     62102000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     86990000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    149092000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.779781                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.822154                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.803984                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 21759.635599                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 21704.091816                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 21727.193238                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           112                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            60                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                172                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          577                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          454                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             1031                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      3955500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      1860500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      5816000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          689                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          514                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1203                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.837446                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.883268                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.857024                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  6855.285962                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  4098.017621                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  5641.125121                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data           27                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data           12                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            39                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          550                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          442                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          992                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     12009500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      9312500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     21322000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.798258                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.859922                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.824605                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 21835.454545                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 21069.004525                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 21493.951613                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           106530                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            72793                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                179323                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         163766                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         149463                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              313229                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  14841828500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  13773368500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   28615197000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       270296                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       222256                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            492552                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.605877                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.672481                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.635931                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 90628.265330                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 92152.362123                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91355.516252                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        39325                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        37868                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            77193                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       124441                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       111595                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         236036                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  11583981500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  10719441000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  22303422500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.460388                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.502101                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.479210                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 93088.142172                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 96056.642323                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 94491.613567                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        366584                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           545                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             367129                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        46658                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         4911                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            51569                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   3836892500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    423133500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   4260026000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       413242                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         5456                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         418698                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.112907                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.900110                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.123165                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82234.397102                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 86160.354307                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82608.272412                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           33                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           92                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           125                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        46625                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         4819                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        51444                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   3369234000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    370861501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   3740095501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.112827                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.883248                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.122867                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72262.391421                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 76958.186553                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72702.268506                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      2704369                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      1758782                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           4463151                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     14780514                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     11149402                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        25929916                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 1510136168984                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 1162958129475                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 2673094298459                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     17484883                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     12908184                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      30393067                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.845331                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.863747                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.853152                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 102170.747850                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 104306.771742                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103089.200075                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        24218                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        12720                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        36938                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     14756296                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     11136682                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     25892978                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 1361262799551                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 1050910687017                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 2412173486568                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.843946                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.862761                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.851937                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 92249.626841                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 94364.792585                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 93159.368790                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          137                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               137                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          122                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             122                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      2629000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      2629000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          259                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           259                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.471042                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.471042                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 21549.180328                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 21549.180328                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           68                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           68                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data           54                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           54                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      1045500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1045500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.208494                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.208494                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19361.111111                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19361.111111                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1091149144500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1091149144500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999993                       # Cycle average of tags in use
system.l2.tags.total_refs                    72303014                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  62254376                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.161413                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      25.949670                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.090108                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       10.214337                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.003148                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        6.730053                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    21.012678                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.405464                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.001408                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.159599                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000049                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.105157                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.328323                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             3                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            61                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           34                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.046875                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 554888720                       # Number of tag accesses
system.l2.tags.data_accesses                554888720                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1091149144500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2984000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     952372800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        308416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     719893696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    685311680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         2360870592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2984000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       308416                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3292416                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    328395072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       328395072                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          46625                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       14880825                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           4819                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       11248339                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     10707995                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            36888603                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5131173                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5131173                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          2734732                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        872816338                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           282652                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        659757376                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    628064168                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2163655266                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      2734732                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       282652                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3017384                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      300962589                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            300962589                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      300962589                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         2734732                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       872816338                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          282652                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       659757376                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    628064168                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2464617855                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5113263.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     46625.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  14794285.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      4819.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  11201857.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  10685508.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000396314250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       310479                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       310479                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            65483787                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4817577                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    36888603                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5131308                       # Number of write requests accepted
system.mem_ctrls.readBursts                  36888603                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5131308                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 155509                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 18045                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           2177644                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           2179343                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           2148973                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           2166603                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           2202469                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           2580352                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           2673971                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           2574425                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           2352777                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           2480351                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          2268689                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          2162300                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          2222171                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          2209075                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          2173606                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          2160345                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            319797                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            323518                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            319390                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            310557                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            312983                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            318803                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            342684                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            344456                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            312821                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            318831                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           313026                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           304148                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           316283                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           320293                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           317592                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           318076                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.31                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.49                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1196846791417                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               183665470000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1885592303917                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32582.25                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                51332.25                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 17688523                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3515013                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 48.15                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                68.74                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              36888603                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5131308                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 8755383                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 7842066                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 6117899                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 4732469                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 3545142                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 2301571                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 1405348                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  851890                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  511365                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  303526                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 168024                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  91596                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  50582                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  27978                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  15319                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   7753                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   3562                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   1381                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    213                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  46058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  56743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 215667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 278744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 301796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 313956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 321927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 326542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 328435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 329610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 334297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 352995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 324864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 319088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 316163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 314252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 313384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 313148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     20642819                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    129.738439                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    92.193456                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   164.494129                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     14893135     72.15%     72.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      3056214     14.81%     86.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      1256401      6.09%     93.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       573522      2.78%     95.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       237686      1.15%     96.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       160530      0.78%     97.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       100778      0.49%     98.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        72188      0.35%     98.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       292365      1.42%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     20642819                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       310479                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     118.310907                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    112.722663                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63         147021     47.35%     47.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127        59238     19.08%     66.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191        44624     14.37%     80.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255        24366      7.85%     88.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319        14848      4.78%     93.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383         8370      2.70%     96.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447         4989      1.61%     97.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511         3130      1.01%     98.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575         1931      0.62%     99.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639         1087      0.35%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703          511      0.16%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767          229      0.07%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831           73      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895           36      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959           14      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            9      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        310479                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       310479                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.468933                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.439780                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.023790                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           246723     79.47%     79.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17            10799      3.48%     82.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            32810     10.57%     93.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            14090      4.54%     98.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             4333      1.40%     99.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1195      0.38%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              336      0.11%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              104      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               34      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               19      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               10      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               10      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                8      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                7      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        310479                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             2350918016                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 9952576                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               327248512                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              2360870592                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            328403712                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2154.53                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       299.91                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2163.66                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    300.97                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        19.18                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    16.83                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.34                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1091149102500                       # Total gap between requests
system.mem_ctrls.avgGap                      25967.43                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2984000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    946834240                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       308416                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    716918848                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    683872512                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    327248512                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 2734731.558046875522                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 867740441.141866326332                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 282652.469238131773                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 657031031.563073396683                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 626745221.262463331223                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 299911807.335885286331                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        46625                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     14880825                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         4819                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     11248339                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     10707995                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5131308                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1444027048                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 756878930926                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    170178763                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 595890646633                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 531208520547                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 26757531347695                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30971.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     50862.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     35314.12                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     52975.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     49608.59                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5214563.49                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    50.67                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          72450401100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          38508305220                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        128729301960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13159985400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy      86134420320                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     491806865340                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       4848121440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       835637400780                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        765.832430                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   8535802906                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  36435880000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1046177461594                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          74939305140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          39831192885                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        133544989200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        13531221360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy      86134420320                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     493396286970                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       3509661120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       844887076995                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        774.309434                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5022139432                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  36435880000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1049691125068                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                388                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          195                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    1415525489.743590                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   3134916067.296366                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          195    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        11500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value  10727789500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            195                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   815121674000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 276027470500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1091149144500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst    164222005                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       164222005                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst    164222005                       # number of overall hits
system.cpu1.icache.overall_hits::total      164222005                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         5910                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          5910                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         5910                       # number of overall misses
system.cpu1.icache.overall_misses::total         5910                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    469320500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    469320500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    469320500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    469320500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst    164227915                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    164227915                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst    164227915                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    164227915                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000036                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000036                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000036                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000036                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 79411.252115                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 79411.252115                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 79411.252115                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 79411.252115                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         5456                       # number of writebacks
system.cpu1.icache.writebacks::total             5456                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          454                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          454                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          454                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          454                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         5456                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         5456                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         5456                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         5456                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    437873500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    437873500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    437873500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    437873500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000033                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000033                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000033                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000033                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 80255.406891                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 80255.406891                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 80255.406891                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 80255.406891                       # average overall mshr miss latency
system.cpu1.icache.replacements                  5456                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst    164222005                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      164222005                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         5910                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         5910                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    469320500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    469320500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst    164227915                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    164227915                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000036                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 79411.252115                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 79411.252115                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          454                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          454                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         5456                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         5456                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    437873500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    437873500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 80255.406891                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 80255.406891                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1091149144500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          164893743                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             5488                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         30046.235969                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        328461286                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       328461286                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1091149144500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    151710764                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       151710764                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    151710764                       # number of overall hits
system.cpu1.dcache.overall_hits::total      151710764                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     31950687                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      31950687                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     31950687                       # number of overall misses
system.cpu1.dcache.overall_misses::total     31950687                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 2463267464486                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 2463267464486                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 2463267464486                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 2463267464486                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    183661451                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    183661451                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    183661451                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    183661451                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.173965                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.173965                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.173965                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.173965                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 77095.915480                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 77095.915480                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 77095.915480                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 77095.915480                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    148644414                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       387425                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          2138865                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           5809                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    69.496866                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    66.693923                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     13133538                       # number of writebacks
system.cpu1.dcache.writebacks::total         13133538                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     18815281                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     18815281                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     18815281                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     18815281                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     13135406                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     13135406                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     13135406                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     13135406                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 1222835301180                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 1222835301180                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 1222835301180                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 1222835301180                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.071520                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.071520                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.071520                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.071520                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 93094.594958                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 93094.594958                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 93094.594958                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 93094.594958                       # average overall mshr miss latency
system.cpu1.dcache.replacements              13133538                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    148111663                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      148111663                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     29637454                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     29637454                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 2302621304500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 2302621304500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    177749117                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    177749117                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.166738                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.166738                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 77692.952455                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 77692.952455                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     16726004                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     16726004                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     12911450                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     12911450                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 1207936566000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 1207936566000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.072639                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.072639                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 93555.453958                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 93555.453958                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      3599101                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3599101                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2313233                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2313233                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 160646159986                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 160646159986                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      5912334                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      5912334                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.391255                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.391255                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 69446.597029                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 69446.597029                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2089277                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2089277                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       223956                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       223956                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  14898735180                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  14898735180                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.037879                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.037879                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 66525.278090                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 66525.278090                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data      2177458                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total      2177458                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         7923                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         7923                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data    185641500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    185641500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data      2185381                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total      2185381                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.003625                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.003625                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 23430.708065                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 23430.708065                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data         1151                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total         1151                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         6772                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         6772                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data    158078000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    158078000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.003099                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.003099                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 23342.882457                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23342.882457                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data      2183973                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total      2183973                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1032                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1032                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     17832000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     17832000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data      2185005                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total      2185005                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.000472                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.000472                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data 17279.069767                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 17279.069767                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         1006                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1006                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     16829000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     16829000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.000460                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.000460                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data 16728.628231                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 16728.628231                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       101500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       101500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        98500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        98500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          505                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            505                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         1865                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         1865                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    141948500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    141948500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         2370                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         2370                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.786920                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.786920                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 76111.796247                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 76111.796247                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         1865                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         1865                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data    140083500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total    140083500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.786920                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.786920                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 75111.796247                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 75111.796247                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1091149144500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.993326                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          169236251                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         13138884                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            12.880565                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.993326                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999791                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999791                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        389207266                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       389207266                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1091149144500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          30829102                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10694681                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     25747721                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        57122969                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         18439649                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               5                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            9350                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          2155                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          11505                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            3                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           492890                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          492890                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        418698                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     30410404                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          259                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          259                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      1239726                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     53288787                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        16368                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     39414448                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              93959329                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     52894976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2272908928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       698368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1680894400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4007396672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        80713219                       # Total snoops (count)
system.tol2bus.snoopTraffic                 329525376                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        112027567                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.241805                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.433801                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               85210352     76.06%     76.06% # Request fanout histogram
system.tol2bus.snoop_fanout::1               26545632     23.70%     99.76% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 271583      0.24%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          112027567                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        62633837396                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       26658343647                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         620005215                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       19720112030                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           8231405                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             7504                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
