-- generated by newgenasym Tue Mar 29 12:00:51 2011

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity \2n4124j\ is
    port (    
	B:         IN     STD_LOGIC;    
	C:         INOUT  STD_LOGIC;    
	E:         INOUT  STD_LOGIC);
end \2n4124j\;
