# do candy_machine_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying /opt/altera/13.0sp1/modelsim_ae/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied /opt/altera/13.0sp1/modelsim_ae/linuxaloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {/home/camilla.b/DLP/candy_machine/candy_machine.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity candy_machine
# -- Compiling architecture candy_machine_v1 of candy_machine
# 
vsim work.candy_machine
# vsim work.candy_machine 
# //  ModelSim ALTERA 10.1d Nov  2 2012 Linux 4.19.0-6-amd64
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.candy_machine(candy_machine_v1)
tb.do
# invalid command name "tb.do"
do tb.do
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity candy_machine
# -- Compiling architecture candy_machine_v1 of candy_machine
# vsim work.candy_machine 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.candy_machine(candy_machine_v1)
do tbprof.do
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# ** Error: (vcom-7) Failed to open design unit file "../../vende_balas_FSM.vhd" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Error: /opt/altera/13.0sp1/modelsim_ae/linuxaloem/vcom failed.
# Error in macro ./tbprof.do line 1
# /opt/altera/13.0sp1/modelsim_ae/linuxaloem/vcom failed.
#     while executing
# "vcom -93 -work work {../../vende_balas_FSM.vhd}"
do tbprof.do
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# ** Error: (vcom-7) Failed to open design unit file "../../vende_balas_FSM.vhd" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Error: /opt/altera/13.0sp1/modelsim_ae/linuxaloem/vcom failed.
# Error in macro ./tbprof.do line 1
# /opt/altera/13.0sp1/modelsim_ae/linuxaloem/vcom failed.
#     while executing
# "vcom -93 -work work {../../vende_balas_FSM.vhd}"
