;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	ADD 210, 30
	DJN -1, @-20
	SUB @121, 103
	JMN @12, #200
	SUB -2, 2
	SUB -2, 2
	ADD 210, 60
	JMN @12, #209
	JMN @12, #209
	MOV 22, @59
	MOV 22, @59
	SUB -0, <-2
	SUB #100, 109
	SUB #100, 109
	MOV -0, -50
	SUB @0, @2
	MOV #200, 5
	SUB <0, @2
	SUB 202, 100
	SUB -1, <-10
	JMN @12, #209
	ADD 0, 0
	JMN 210, 30
	SLT -1, <-20
	SUB 0, -0
	JMN <-1, @-20
	SUB @0, @2
	SUB @121, 103
	SUB 0, 9
	MOV 0, 92
	JMP 0, 90
	JMP 0, 90
	MOV @0, @2
	MOV #200, 5
	ADD 0, 0
	MOV 0, 92
	SUB 20, @12
	ADD 210, 30
	ADD 270, 60
	SUB 0, 90
	MOV #100, 109
	SUB 0, 90
	SUB 0, 90
	CMP -207, <-120
	SPL 0, <402
