evBCL6.val
 * @brief .
 * @author zpfeng(file creator)
 * @date 2019/07/18
 * @copyright (c) Copyright 2013~2019 - PANGO MICROSYSTEMS, INC.
 * ALL RIGHTS RESERVED.
 *
 * THE SOURCE CODE CONTAINED HEREIN IS PROPRIETARY TO PANGO MICROSYSTEMS, INC.
 * IT SHALL NOT BE REPRODUCED OR DISCLOSED IN WHOLE OR IN PART OR USED BY PARTIES
 * WITHOUT WRITTEN AUTHORIZATION FROM THE OWNER.
 */


gate
device devBCL6 : device CLMA
{

    parameter
    (
        config bit CP_INITB[63:0] = 64'hFFFFFFFFFFFFFFFF,
        config string CP_MODEB = "LUT6",
        config string CP_CR1PREMUX_SEL = "YX",
        config string CP_CR1POSTMUX_SEL = "CX"
    );
    port
    (
        input B0,
        input B1,
        input B2,
        input B3,
        input B4,
        input B5,
        output Y1,
        output CR1,
 logic  input  FGB_CIN,
 logic  output FGB_COUT

    );
}; // end of device devBCL6


structure netlist of devBCL6
{

    wire  ntCYA     ;
    wire  ntB5      ;
    wire  ntB4      ;
    wire  ntB3      ;
    wire  ntB2      ;
    wire  ntB1      ;
    wire  ntB0      ;

    wire ntCYB     ;
    wire ntL6B     ;
    wire ntQC1     ;
    wire ntCR1     ;
    wire ntL5B     ;

    ntB5        <= B5      ;
    ntB4        <= B4      ;
    ntB3        <= B3      ;
    ntB2        <= B2      ;
    ntB1        <= B1      ;
    ntB0        <= B0      ;
    Y1          <= ntL6B   ;
    CR1         <= ntCR1   ;
    
    ntCYA       <= FGB_CIN;
    FGB_COUT    <= ntCYB;

    device LUT6 FYB
    parameter map
    (
        CP_INIT         => CP_INITB       ,
        CP_MODE         => CP_MODEB
    )
    port map
    (
        A0      => ntB0                                 ,
        A1      => ntB1                                 ,
        A2      => ntB2                                 ,
        A3      => ntB3                                 ,
        A4      => ntB4                                 ,
        A5      => ntB5                                 ,
        CIN     => ntCYA                                ,
        COUT    => ntCYB                                ,
        L5      => ntL5B                                ,
        L6      => ntL6B

    );
    
    device CRPREMUX CR1PREMUX
    parameter map
    (
        CP_CRPREMUX_SEL     =>    CP_CR1PREMUX_SEL
    )
    port map
    (
        YX                  =>    ntL5B,
        CYX                 =>    ntCYB,
        Q                   =>    ntQC1
    );
    
    device CRPOSTMUX CR1POSTMUX
    parameter map
    (
        CP_CRPOSTMUX_SEL     =>    CP_CR1POSTMUX_SEL
    )
    port map
    (
        CX                   =>    ntQC1,
        Q                    =>    ntCR1
    );

}; // end of structure netlist of devBCL6



