INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/single-cycle-cpu/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/single-cycle-cpu/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/br_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module br_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/single-cycle-cpu/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/single-cycle-cpu/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/d_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/single-cycle-cpu/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/i_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/single-cycle-cpu/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/single-cycle-cpu/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/single-cycle-cpu/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/reg_heap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_heap
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/single-cycle-cpu/single_cycle_cpu/single_cycle_cpu.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
