ARM GAS  C:\Users\tamqu\AppData\Local\Temp\ccMo0Qld.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 6
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32f1xx_hal_msp.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.HAL_MspInit,"ax",%progbits
  16              		.align	1
  17              		.global	HAL_MspInit
  18              		.arch armv7-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	HAL_MspInit:
  25              	.LFB65:
  26              		.file 1 "./Core/Src/stm32f1xx_hal_msp.c"
   1:./Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:./Core/Src/stm32f1xx_hal_msp.c **** /**
   3:./Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   4:./Core/Src/stm32f1xx_hal_msp.c ****   * @file         stm32f1xx_hal_msp.c
   5:./Core/Src/stm32f1xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:./Core/Src/stm32f1xx_hal_msp.c ****   *               and de-Initialization codes.
   7:./Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   8:./Core/Src/stm32f1xx_hal_msp.c ****   * @attention
   9:./Core/Src/stm32f1xx_hal_msp.c ****   *
  10:./Core/Src/stm32f1xx_hal_msp.c ****   * <h2><center>&copy; Copyright (c) 2022 STMicroelectronics.
  11:./Core/Src/stm32f1xx_hal_msp.c ****   * All rights reserved.</center></h2>
  12:./Core/Src/stm32f1xx_hal_msp.c ****   *
  13:./Core/Src/stm32f1xx_hal_msp.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  14:./Core/Src/stm32f1xx_hal_msp.c ****   * the "License"; You may not use this file except in compliance with the
  15:./Core/Src/stm32f1xx_hal_msp.c ****   * License. You may obtain a copy of the License at:
  16:./Core/Src/stm32f1xx_hal_msp.c ****   *                        opensource.org/licenses/BSD-3-Clause
  17:./Core/Src/stm32f1xx_hal_msp.c ****   *
  18:./Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
  19:./Core/Src/stm32f1xx_hal_msp.c ****   */
  20:./Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Header */
  21:./Core/Src/stm32f1xx_hal_msp.c **** 
  22:./Core/Src/stm32f1xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  23:./Core/Src/stm32f1xx_hal_msp.c **** #include "main.h"
  24:./Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:./Core/Src/stm32f1xx_hal_msp.c **** 
  26:./Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Includes */
  27:./Core/Src/stm32f1xx_hal_msp.c **** 
  28:./Core/Src/stm32f1xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:./Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:./Core/Src/stm32f1xx_hal_msp.c **** 
  31:./Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END TD */
  32:./Core/Src/stm32f1xx_hal_msp.c **** 
ARM GAS  C:\Users\tamqu\AppData\Local\Temp\ccMo0Qld.s 			page 2


  33:./Core/Src/stm32f1xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:./Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:./Core/Src/stm32f1xx_hal_msp.c **** 
  36:./Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Define */
  37:./Core/Src/stm32f1xx_hal_msp.c **** 
  38:./Core/Src/stm32f1xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:./Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:./Core/Src/stm32f1xx_hal_msp.c **** 
  41:./Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Macro */
  42:./Core/Src/stm32f1xx_hal_msp.c **** 
  43:./Core/Src/stm32f1xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:./Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:./Core/Src/stm32f1xx_hal_msp.c **** 
  46:./Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PV */
  47:./Core/Src/stm32f1xx_hal_msp.c **** 
  48:./Core/Src/stm32f1xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:./Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:./Core/Src/stm32f1xx_hal_msp.c **** 
  51:./Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PFP */
  52:./Core/Src/stm32f1xx_hal_msp.c **** 
  53:./Core/Src/stm32f1xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:./Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:./Core/Src/stm32f1xx_hal_msp.c **** 
  56:./Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:./Core/Src/stm32f1xx_hal_msp.c **** 
  58:./Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:./Core/Src/stm32f1xx_hal_msp.c **** 
  60:./Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END 0 */
  61:./Core/Src/stm32f1xx_hal_msp.c **** /**
  62:./Core/Src/stm32f1xx_hal_msp.c ****   * Initializes the Global MSP.
  63:./Core/Src/stm32f1xx_hal_msp.c ****   */
  64:./Core/Src/stm32f1xx_hal_msp.c **** void HAL_MspInit(void)
  65:./Core/Src/stm32f1xx_hal_msp.c **** {
  27              		.loc 1 65 1
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 16
  30              		@ frame_needed = 1, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 80B4     		push	{r7}
  33              		.cfi_def_cfa_offset 4
  34              		.cfi_offset 7, -4
  35 0002 85B0     		sub	sp, sp, #20
  36              		.cfi_def_cfa_offset 24
  37 0004 00AF     		add	r7, sp, #0
  38              		.cfi_def_cfa_register 7
  39              	.LBB2:
  66:./Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  67:./Core/Src/stm32f1xx_hal_msp.c **** 
  68:./Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  69:./Core/Src/stm32f1xx_hal_msp.c **** 
  70:./Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_AFIO_CLK_ENABLE();
  40              		.loc 1 70 3
  41 0006 154B     		ldr	r3, .L2
  42 0008 9B69     		ldr	r3, [r3, #24]
  43 000a 144A     		ldr	r2, .L2
  44 000c 43F00103 		orr	r3, r3, #1
  45 0010 9361     		str	r3, [r2, #24]
ARM GAS  C:\Users\tamqu\AppData\Local\Temp\ccMo0Qld.s 			page 3


  46 0012 124B     		ldr	r3, .L2
  47 0014 9B69     		ldr	r3, [r3, #24]
  48 0016 03F00103 		and	r3, r3, #1
  49 001a BB60     		str	r3, [r7, #8]
  50 001c BB68     		ldr	r3, [r7, #8]
  51              	.LBE2:
  52              	.LBB3:
  71:./Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  53              		.loc 1 71 3
  54 001e 0F4B     		ldr	r3, .L2
  55 0020 DB69     		ldr	r3, [r3, #28]
  56 0022 0E4A     		ldr	r2, .L2
  57 0024 43F08053 		orr	r3, r3, #268435456
  58 0028 D361     		str	r3, [r2, #28]
  59 002a 0C4B     		ldr	r3, .L2
  60 002c DB69     		ldr	r3, [r3, #28]
  61 002e 03F08053 		and	r3, r3, #268435456
  62 0032 7B60     		str	r3, [r7, #4]
  63 0034 7B68     		ldr	r3, [r7, #4]
  64              	.LBE3:
  65              	.LBB4:
  72:./Core/Src/stm32f1xx_hal_msp.c **** 
  73:./Core/Src/stm32f1xx_hal_msp.c ****   /* System interrupt init*/
  74:./Core/Src/stm32f1xx_hal_msp.c **** 
  75:./Core/Src/stm32f1xx_hal_msp.c ****   /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  76:./Core/Src/stm32f1xx_hal_msp.c ****   */
  77:./Core/Src/stm32f1xx_hal_msp.c ****   __HAL_AFIO_REMAP_SWJ_NOJTAG();
  66              		.loc 1 77 3
  67 0036 0A4B     		ldr	r3, .L2+4
  68 0038 5B68     		ldr	r3, [r3, #4]
  69 003a FB60     		str	r3, [r7, #12]
  70 003c FB68     		ldr	r3, [r7, #12]
  71 003e 23F0E063 		bic	r3, r3, #117440512
  72 0042 FB60     		str	r3, [r7, #12]
  73 0044 FB68     		ldr	r3, [r7, #12]
  74 0046 43F00073 		orr	r3, r3, #33554432
  75 004a FB60     		str	r3, [r7, #12]
  76 004c 044A     		ldr	r2, .L2+4
  77 004e FB68     		ldr	r3, [r7, #12]
  78 0050 5360     		str	r3, [r2, #4]
  79              	.LBE4:
  78:./Core/Src/stm32f1xx_hal_msp.c **** 
  79:./Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  80:./Core/Src/stm32f1xx_hal_msp.c **** 
  81:./Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  82:./Core/Src/stm32f1xx_hal_msp.c **** }
  80              		.loc 1 82 1
  81 0052 00BF     		nop
  82 0054 1437     		adds	r7, r7, #20
  83              		.cfi_def_cfa_offset 4
  84 0056 BD46     		mov	sp, r7
  85              		.cfi_def_cfa_register 13
  86              		@ sp needed
  87 0058 80BC     		pop	{r7}
  88              		.cfi_restore 7
  89              		.cfi_def_cfa_offset 0
  90 005a 7047     		bx	lr
ARM GAS  C:\Users\tamqu\AppData\Local\Temp\ccMo0Qld.s 			page 4


  91              	.L3:
  92              		.align	2
  93              	.L2:
  94 005c 00100240 		.word	1073876992
  95 0060 00000140 		.word	1073807360
  96              		.cfi_endproc
  97              	.LFE65:
  99              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 100              		.align	1
 101              		.global	HAL_TIM_Base_MspInit
 102              		.syntax unified
 103              		.thumb
 104              		.thumb_func
 105              		.fpu softvfp
 107              	HAL_TIM_Base_MspInit:
 108              	.LFB66:
  83:./Core/Src/stm32f1xx_hal_msp.c **** 
  84:./Core/Src/stm32f1xx_hal_msp.c **** /**
  85:./Core/Src/stm32f1xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
  86:./Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
  87:./Core/Src/stm32f1xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
  88:./Core/Src/stm32f1xx_hal_msp.c **** * @retval None
  89:./Core/Src/stm32f1xx_hal_msp.c **** */
  90:./Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
  91:./Core/Src/stm32f1xx_hal_msp.c **** {
 109              		.loc 1 91 1
 110              		.cfi_startproc
 111              		@ args = 0, pretend = 0, frame = 16
 112              		@ frame_needed = 1, uses_anonymous_args = 0
 113              		@ link register save eliminated.
 114 0000 80B4     		push	{r7}
 115              		.cfi_def_cfa_offset 4
 116              		.cfi_offset 7, -4
 117 0002 85B0     		sub	sp, sp, #20
 118              		.cfi_def_cfa_offset 24
 119 0004 00AF     		add	r7, sp, #0
 120              		.cfi_def_cfa_register 7
 121 0006 7860     		str	r0, [r7, #4]
  92:./Core/Src/stm32f1xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 122              		.loc 1 92 15
 123 0008 7B68     		ldr	r3, [r7, #4]
 124 000a 1B68     		ldr	r3, [r3]
 125              		.loc 1 92 5
 126 000c B3F1804F 		cmp	r3, #1073741824
 127 0010 0BD1     		bne	.L6
 128              	.LBB5:
  93:./Core/Src/stm32f1xx_hal_msp.c ****   {
  94:./Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
  95:./Core/Src/stm32f1xx_hal_msp.c **** 
  96:./Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 0 */
  97:./Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
  98:./Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 129              		.loc 1 98 5
 130 0012 084B     		ldr	r3, .L7
 131 0014 DB69     		ldr	r3, [r3, #28]
 132 0016 074A     		ldr	r2, .L7
 133 0018 43F00103 		orr	r3, r3, #1
ARM GAS  C:\Users\tamqu\AppData\Local\Temp\ccMo0Qld.s 			page 5


 134 001c D361     		str	r3, [r2, #28]
 135 001e 054B     		ldr	r3, .L7
 136 0020 DB69     		ldr	r3, [r3, #28]
 137 0022 03F00103 		and	r3, r3, #1
 138 0026 FB60     		str	r3, [r7, #12]
 139 0028 FB68     		ldr	r3, [r7, #12]
 140              	.L6:
 141              	.LBE5:
  99:./Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 100:./Core/Src/stm32f1xx_hal_msp.c **** 
 101:./Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 1 */
 102:./Core/Src/stm32f1xx_hal_msp.c ****   }
 103:./Core/Src/stm32f1xx_hal_msp.c **** 
 104:./Core/Src/stm32f1xx_hal_msp.c **** }
 142              		.loc 1 104 1
 143 002a 00BF     		nop
 144 002c 1437     		adds	r7, r7, #20
 145              		.cfi_def_cfa_offset 4
 146 002e BD46     		mov	sp, r7
 147              		.cfi_def_cfa_register 13
 148              		@ sp needed
 149 0030 80BC     		pop	{r7}
 150              		.cfi_restore 7
 151              		.cfi_def_cfa_offset 0
 152 0032 7047     		bx	lr
 153              	.L8:
 154              		.align	2
 155              	.L7:
 156 0034 00100240 		.word	1073876992
 157              		.cfi_endproc
 158              	.LFE66:
 160              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 161              		.align	1
 162              		.global	HAL_TIM_Base_MspDeInit
 163              		.syntax unified
 164              		.thumb
 165              		.thumb_func
 166              		.fpu softvfp
 168              	HAL_TIM_Base_MspDeInit:
 169              	.LFB67:
 105:./Core/Src/stm32f1xx_hal_msp.c **** 
 106:./Core/Src/stm32f1xx_hal_msp.c **** /**
 107:./Core/Src/stm32f1xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 108:./Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 109:./Core/Src/stm32f1xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 110:./Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 111:./Core/Src/stm32f1xx_hal_msp.c **** */
 112:./Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 113:./Core/Src/stm32f1xx_hal_msp.c **** {
 170              		.loc 1 113 1
 171              		.cfi_startproc
 172              		@ args = 0, pretend = 0, frame = 8
 173              		@ frame_needed = 1, uses_anonymous_args = 0
 174              		@ link register save eliminated.
 175 0000 80B4     		push	{r7}
 176              		.cfi_def_cfa_offset 4
 177              		.cfi_offset 7, -4
ARM GAS  C:\Users\tamqu\AppData\Local\Temp\ccMo0Qld.s 			page 6


 178 0002 83B0     		sub	sp, sp, #12
 179              		.cfi_def_cfa_offset 16
 180 0004 00AF     		add	r7, sp, #0
 181              		.cfi_def_cfa_register 7
 182 0006 7860     		str	r0, [r7, #4]
 114:./Core/Src/stm32f1xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 183              		.loc 1 114 15
 184 0008 7B68     		ldr	r3, [r7, #4]
 185 000a 1B68     		ldr	r3, [r3]
 186              		.loc 1 114 5
 187 000c B3F1804F 		cmp	r3, #1073741824
 188 0010 05D1     		bne	.L11
 115:./Core/Src/stm32f1xx_hal_msp.c ****   {
 116:./Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 117:./Core/Src/stm32f1xx_hal_msp.c **** 
 118:./Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 119:./Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 120:./Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 189              		.loc 1 120 5
 190 0012 054B     		ldr	r3, .L12
 191 0014 DB69     		ldr	r3, [r3, #28]
 192 0016 044A     		ldr	r2, .L12
 193 0018 23F00103 		bic	r3, r3, #1
 194 001c D361     		str	r3, [r2, #28]
 195              	.L11:
 121:./Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 122:./Core/Src/stm32f1xx_hal_msp.c **** 
 123:./Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 124:./Core/Src/stm32f1xx_hal_msp.c ****   }
 125:./Core/Src/stm32f1xx_hal_msp.c **** 
 126:./Core/Src/stm32f1xx_hal_msp.c **** }
 196              		.loc 1 126 1
 197 001e 00BF     		nop
 198 0020 0C37     		adds	r7, r7, #12
 199              		.cfi_def_cfa_offset 4
 200 0022 BD46     		mov	sp, r7
 201              		.cfi_def_cfa_register 13
 202              		@ sp needed
 203 0024 80BC     		pop	{r7}
 204              		.cfi_restore 7
 205              		.cfi_def_cfa_offset 0
 206 0026 7047     		bx	lr
 207              	.L13:
 208              		.align	2
 209              	.L12:
 210 0028 00100240 		.word	1073876992
 211              		.cfi_endproc
 212              	.LFE67:
 214              		.text
 215              	.Letext0:
 216              		.file 2 "c:\\st\\stm32cubeide_1.7.0\\stm32cubeide\\plugins\\com.st.stm32cube.ide.mcu.externaltools
 217              		.file 3 "c:\\st\\stm32cubeide_1.7.0\\stm32cubeide\\plugins\\com.st.stm32cube.ide.mcu.externaltools
 218              		.file 4 "Drivers/CMSIS/Include/core_cm3.h"
 219              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h"
 220              		.file 6 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 221              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 222              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
ARM GAS  C:\Users\tamqu\AppData\Local\Temp\ccMo0Qld.s 			page 7


 223              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 224              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
ARM GAS  C:\Users\tamqu\AppData\Local\Temp\ccMo0Qld.s 			page 8


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f1xx_hal_msp.c
C:\Users\tamqu\AppData\Local\Temp\ccMo0Qld.s:16     .text.HAL_MspInit:0000000000000000 $t
C:\Users\tamqu\AppData\Local\Temp\ccMo0Qld.s:24     .text.HAL_MspInit:0000000000000000 HAL_MspInit
C:\Users\tamqu\AppData\Local\Temp\ccMo0Qld.s:94     .text.HAL_MspInit:000000000000005c $d
C:\Users\tamqu\AppData\Local\Temp\ccMo0Qld.s:100    .text.HAL_TIM_Base_MspInit:0000000000000000 $t
C:\Users\tamqu\AppData\Local\Temp\ccMo0Qld.s:107    .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
C:\Users\tamqu\AppData\Local\Temp\ccMo0Qld.s:156    .text.HAL_TIM_Base_MspInit:0000000000000034 $d
C:\Users\tamqu\AppData\Local\Temp\ccMo0Qld.s:161    .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
C:\Users\tamqu\AppData\Local\Temp\ccMo0Qld.s:168    .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
C:\Users\tamqu\AppData\Local\Temp\ccMo0Qld.s:210    .text.HAL_TIM_Base_MspDeInit:0000000000000028 $d
                           .group:0000000000000000 wm4.0.e890922d021f7fff2fbf219cb2b38f03
                           .group:0000000000000000 wm4.stm32f1xx_hal_conf.h.21.43378aa0698cb088dbf078b8e78794f7
                           .group:0000000000000000 wm4.stm32f1xx.h.39.208bb8a61c892b7c37d899c49a031330
                           .group:0000000000000000 wm4.stm32f103xb.h.38.ec967d5ad9d3269cb0788eebda048e38
                           .group:0000000000000000 wm4._newlib_version.h.4.1ef4e12f167f8b69d7c30054be56050d
                           .group:0000000000000000 wm4.features.h.33.318b64d71e0957639cfb30f1db1f7ec8
                           .group:0000000000000000 wm4._default_types.h.15.247e5cd201eca3442cbf5404108c4935
                           .group:0000000000000000 wm4._intsup.h.10.48bafbb683905c4daa4565a85aeeb264
                           .group:0000000000000000 wm4._stdint.h.10.c24fa3af3bc1706662bb5593a907e841
                           .group:0000000000000000 wm4.stdint.h.23.d53047a68f4a85177f80b422d52785ed
                           .group:0000000000000000 wm4.cmsis_version.h.32.4d5822004c01a829a975260e854b5f8e
                           .group:0000000000000000 wm4.core_cm3.h.66.fc46cac19810db8f98d67da7ef88f42c
                           .group:0000000000000000 wm4.cmsis_gcc.h.26.225e4f5469716fdeef823d1102f5b23e
                           .group:0000000000000000 wm4.core_cm3.h.127.f4474120f1a7524deb56f9d74ff175da
                           .group:0000000000000000 wm4.stm32f103xb.h.573.10249aa7473ca93be896fed94046a725
                           .group:0000000000000000 wm4.stm32f1xx.h.162.96b09079a093c34dbd7f0b85cbd0ddee
                           .group:0000000000000000 wm4.stm32_hal_legacy.h.23.91ba5b544a4c2be2620a1e7ff0049e10
                           .group:0000000000000000 wm4.stddef.h.39.144cf5ddcd53cbfdac30259dc1a6c87f
                           .group:0000000000000000 wm4.stm32f1xx_hal_def.h.57.18d01ce1aa74e9fb44dbf16f821a574a
                           .group:0000000000000000 wm4.stm32f1xx_hal_rcc.h.95.21591bbc513aaa813c0b8640c3b32517
                           .group:0000000000000000 wm4.stm32f1xx_hal_rcc_ex.h.22.8763f99bc1e3e2dcf0febe9161d81b37
                           .group:0000000000000000 wm4.stm32f1xx_hal_rcc.h.1202.f8e5f9e0cf4eef7840facf5396029056
                           .group:0000000000000000 wm4.stm32f1xx_hal_gpio.h.22.fa638d688dcc57ca806fe6a7831b0d04
                           .group:0000000000000000 wm4.stm32f1xx_hal_gpio_ex.h.22.51a50ef3512cd78017ce666a32d364bf
                           .group:0000000000000000 wm4.stm32f1xx_hal_gpio.h.263.f5ebf2f545ade59412ab9261c8e35dc4
                           .group:0000000000000000 wm4.stm32f1xx_hal_exti.h.22.e26491d042c8079c3ca67eca341af862
                           .group:0000000000000000 wm4.stm32f1xx_hal_dma.h.22.3c14338534886827bf3aeaa2a7f412a1
                           .group:0000000000000000 wm4.stm32f1xx_hal_dma_ex.h.22.001ac4d7f81ccbdcae49bd65c13858c8
                           .group:0000000000000000 wm4.stm32f1xx_hal_dma.h.409.cafcd2cfe701091535636be537c18293
                           .group:0000000000000000 wm4.stm32f1xx_hal_cortex.h.22.b5f4174bb6a50d95405567b8f50e0900
                           .group:0000000000000000 wm4.stm32f1xx_hal_flash.h.22.5cea9a7210e6315b41724b47b5fdf203
                           .group:0000000000000000 wm4.stm32f1xx_hal_flash_ex.h.22.d4e19c21f2a86fa2f8ec2c2d5f1ab2af
                           .group:0000000000000000 wm4.stm32f1xx_hal_pwr.h.22.3438c476faafc3240bf146f143df3fcd
                           .group:0000000000000000 wm4.stm32f1xx_hal_tim.h.22.a16e206564e97dbace9faae59a0d6008
                           .group:0000000000000000 wm4.stm32f1xx_hal.h.88.91065c0692bed6019c34f1e9c00589fd

NO UNDEFINED SYMBOLS
