(name architecture)

(trigger
    (tab arch))

(only-in source.vhdl)

(snippet [architecture %{1="arch"} of %{2="%{TM_FILENAME/(.*?)(\..+)/$1/}"} is

	signal %{0}

begin

end architecture ; -- %{1="arch"}])