
pwnRF_WL55.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000138  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f798  08000140  08000140  00010140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000009ac  0800f8d8  0800f8d8  0001f8d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08010284  08010284  00030244  2**0
                  CONTENTS
  4 .ARM          00000008  08010284  08010284  00020284  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801028c  0801028c  00030244  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801028c  0801028c  0002028c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08010290  08010290  00020290  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000244  20000000  08010294  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002618  20000244  080104d8  00030244  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000285c  080104d8  0003285c  2**0
                  ALLOC
 11 .ARM.attributes 0000002a  00000000  00000000  00030244  2**0
                  CONTENTS, READONLY
 12 .debug_info   00034019  00000000  00000000  0003026e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000066fd  00000000  00000000  00064287  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000025e8  00000000  00000000  0006a988  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00002370  00000000  00000000  0006cf70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00023ebc  00000000  00000000  0006f2e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00027341  00000000  00000000  0009319c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000cccd0  00000000  00000000  000ba4dd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  001871ad  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000af84  00000000  00000000  00187200  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	; (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	; (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	; (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	20000244 	.word	0x20000244
 800015c:	00000000 	.word	0x00000000
 8000160:	0800f8c0 	.word	0x0800f8c0

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	; (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	; (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	; (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	20000248 	.word	0x20000248
 800017c:	0800f8c0 	.word	0x0800f8c0

08000180 <strlen>:
 8000180:	4603      	mov	r3, r0
 8000182:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000186:	2a00      	cmp	r2, #0
 8000188:	d1fb      	bne.n	8000182 <strlen+0x2>
 800018a:	1a18      	subs	r0, r3, r0
 800018c:	3801      	subs	r0, #1
 800018e:	4770      	bx	lr

08000190 <memchr>:
 8000190:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000194:	2a10      	cmp	r2, #16
 8000196:	db2b      	blt.n	80001f0 <memchr+0x60>
 8000198:	f010 0f07 	tst.w	r0, #7
 800019c:	d008      	beq.n	80001b0 <memchr+0x20>
 800019e:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001a2:	3a01      	subs	r2, #1
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d02d      	beq.n	8000204 <memchr+0x74>
 80001a8:	f010 0f07 	tst.w	r0, #7
 80001ac:	b342      	cbz	r2, 8000200 <memchr+0x70>
 80001ae:	d1f6      	bne.n	800019e <memchr+0xe>
 80001b0:	b4f0      	push	{r4, r5, r6, r7}
 80001b2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001b6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001ba:	f022 0407 	bic.w	r4, r2, #7
 80001be:	f07f 0700 	mvns.w	r7, #0
 80001c2:	2300      	movs	r3, #0
 80001c4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80001c8:	3c08      	subs	r4, #8
 80001ca:	ea85 0501 	eor.w	r5, r5, r1
 80001ce:	ea86 0601 	eor.w	r6, r6, r1
 80001d2:	fa85 f547 	uadd8	r5, r5, r7
 80001d6:	faa3 f587 	sel	r5, r3, r7
 80001da:	fa86 f647 	uadd8	r6, r6, r7
 80001de:	faa5 f687 	sel	r6, r5, r7
 80001e2:	b98e      	cbnz	r6, 8000208 <memchr+0x78>
 80001e4:	d1ee      	bne.n	80001c4 <memchr+0x34>
 80001e6:	bcf0      	pop	{r4, r5, r6, r7}
 80001e8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001ec:	f002 0207 	and.w	r2, r2, #7
 80001f0:	b132      	cbz	r2, 8000200 <memchr+0x70>
 80001f2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f6:	3a01      	subs	r2, #1
 80001f8:	ea83 0301 	eor.w	r3, r3, r1
 80001fc:	b113      	cbz	r3, 8000204 <memchr+0x74>
 80001fe:	d1f8      	bne.n	80001f2 <memchr+0x62>
 8000200:	2000      	movs	r0, #0
 8000202:	4770      	bx	lr
 8000204:	3801      	subs	r0, #1
 8000206:	4770      	bx	lr
 8000208:	2d00      	cmp	r5, #0
 800020a:	bf06      	itte	eq
 800020c:	4635      	moveq	r5, r6
 800020e:	3803      	subeq	r0, #3
 8000210:	3807      	subne	r0, #7
 8000212:	f015 0f01 	tst.w	r5, #1
 8000216:	d107      	bne.n	8000228 <memchr+0x98>
 8000218:	3001      	adds	r0, #1
 800021a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800021e:	bf02      	ittt	eq
 8000220:	3001      	addeq	r0, #1
 8000222:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000226:	3001      	addeq	r0, #1
 8000228:	bcf0      	pop	{r4, r5, r6, r7}
 800022a:	3801      	subs	r0, #1
 800022c:	4770      	bx	lr
 800022e:	bf00      	nop

08000230 <__aeabi_drsub>:
 8000230:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000234:	e002      	b.n	800023c <__adddf3>
 8000236:	bf00      	nop

08000238 <__aeabi_dsub>:
 8000238:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800023c <__adddf3>:
 800023c:	b530      	push	{r4, r5, lr}
 800023e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000242:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000246:	ea94 0f05 	teq	r4, r5
 800024a:	bf08      	it	eq
 800024c:	ea90 0f02 	teqeq	r0, r2
 8000250:	bf1f      	itttt	ne
 8000252:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000256:	ea55 0c02 	orrsne.w	ip, r5, r2
 800025a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800025e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000262:	f000 80e2 	beq.w	800042a <__adddf3+0x1ee>
 8000266:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800026a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800026e:	bfb8      	it	lt
 8000270:	426d      	neglt	r5, r5
 8000272:	dd0c      	ble.n	800028e <__adddf3+0x52>
 8000274:	442c      	add	r4, r5
 8000276:	ea80 0202 	eor.w	r2, r0, r2
 800027a:	ea81 0303 	eor.w	r3, r1, r3
 800027e:	ea82 0000 	eor.w	r0, r2, r0
 8000282:	ea83 0101 	eor.w	r1, r3, r1
 8000286:	ea80 0202 	eor.w	r2, r0, r2
 800028a:	ea81 0303 	eor.w	r3, r1, r3
 800028e:	2d36      	cmp	r5, #54	; 0x36
 8000290:	bf88      	it	hi
 8000292:	bd30      	pophi	{r4, r5, pc}
 8000294:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000298:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800029c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002a0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002a4:	d002      	beq.n	80002ac <__adddf3+0x70>
 80002a6:	4240      	negs	r0, r0
 80002a8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ac:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002b4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002b8:	d002      	beq.n	80002c0 <__adddf3+0x84>
 80002ba:	4252      	negs	r2, r2
 80002bc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c0:	ea94 0f05 	teq	r4, r5
 80002c4:	f000 80a7 	beq.w	8000416 <__adddf3+0x1da>
 80002c8:	f1a4 0401 	sub.w	r4, r4, #1
 80002cc:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d0:	db0d      	blt.n	80002ee <__adddf3+0xb2>
 80002d2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002d6:	fa22 f205 	lsr.w	r2, r2, r5
 80002da:	1880      	adds	r0, r0, r2
 80002dc:	f141 0100 	adc.w	r1, r1, #0
 80002e0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002e4:	1880      	adds	r0, r0, r2
 80002e6:	fa43 f305 	asr.w	r3, r3, r5
 80002ea:	4159      	adcs	r1, r3
 80002ec:	e00e      	b.n	800030c <__adddf3+0xd0>
 80002ee:	f1a5 0520 	sub.w	r5, r5, #32
 80002f2:	f10e 0e20 	add.w	lr, lr, #32
 80002f6:	2a01      	cmp	r2, #1
 80002f8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002fc:	bf28      	it	cs
 80002fe:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000302:	fa43 f305 	asr.w	r3, r3, r5
 8000306:	18c0      	adds	r0, r0, r3
 8000308:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800030c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000310:	d507      	bpl.n	8000322 <__adddf3+0xe6>
 8000312:	f04f 0e00 	mov.w	lr, #0
 8000316:	f1dc 0c00 	rsbs	ip, ip, #0
 800031a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800031e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000322:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000326:	d31b      	bcc.n	8000360 <__adddf3+0x124>
 8000328:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800032c:	d30c      	bcc.n	8000348 <__adddf3+0x10c>
 800032e:	0849      	lsrs	r1, r1, #1
 8000330:	ea5f 0030 	movs.w	r0, r0, rrx
 8000334:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000338:	f104 0401 	add.w	r4, r4, #1
 800033c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000340:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000344:	f080 809a 	bcs.w	800047c <__adddf3+0x240>
 8000348:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800034c:	bf08      	it	eq
 800034e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000352:	f150 0000 	adcs.w	r0, r0, #0
 8000356:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800035a:	ea41 0105 	orr.w	r1, r1, r5
 800035e:	bd30      	pop	{r4, r5, pc}
 8000360:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000364:	4140      	adcs	r0, r0
 8000366:	eb41 0101 	adc.w	r1, r1, r1
 800036a:	3c01      	subs	r4, #1
 800036c:	bf28      	it	cs
 800036e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000372:	d2e9      	bcs.n	8000348 <__adddf3+0x10c>
 8000374:	f091 0f00 	teq	r1, #0
 8000378:	bf04      	itt	eq
 800037a:	4601      	moveq	r1, r0
 800037c:	2000      	moveq	r0, #0
 800037e:	fab1 f381 	clz	r3, r1
 8000382:	bf08      	it	eq
 8000384:	3320      	addeq	r3, #32
 8000386:	f1a3 030b 	sub.w	r3, r3, #11
 800038a:	f1b3 0220 	subs.w	r2, r3, #32
 800038e:	da0c      	bge.n	80003aa <__adddf3+0x16e>
 8000390:	320c      	adds	r2, #12
 8000392:	dd08      	ble.n	80003a6 <__adddf3+0x16a>
 8000394:	f102 0c14 	add.w	ip, r2, #20
 8000398:	f1c2 020c 	rsb	r2, r2, #12
 800039c:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a0:	fa21 f102 	lsr.w	r1, r1, r2
 80003a4:	e00c      	b.n	80003c0 <__adddf3+0x184>
 80003a6:	f102 0214 	add.w	r2, r2, #20
 80003aa:	bfd8      	it	le
 80003ac:	f1c2 0c20 	rsble	ip, r2, #32
 80003b0:	fa01 f102 	lsl.w	r1, r1, r2
 80003b4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003b8:	bfdc      	itt	le
 80003ba:	ea41 010c 	orrle.w	r1, r1, ip
 80003be:	4090      	lslle	r0, r2
 80003c0:	1ae4      	subs	r4, r4, r3
 80003c2:	bfa2      	ittt	ge
 80003c4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003c8:	4329      	orrge	r1, r5
 80003ca:	bd30      	popge	{r4, r5, pc}
 80003cc:	ea6f 0404 	mvn.w	r4, r4
 80003d0:	3c1f      	subs	r4, #31
 80003d2:	da1c      	bge.n	800040e <__adddf3+0x1d2>
 80003d4:	340c      	adds	r4, #12
 80003d6:	dc0e      	bgt.n	80003f6 <__adddf3+0x1ba>
 80003d8:	f104 0414 	add.w	r4, r4, #20
 80003dc:	f1c4 0220 	rsb	r2, r4, #32
 80003e0:	fa20 f004 	lsr.w	r0, r0, r4
 80003e4:	fa01 f302 	lsl.w	r3, r1, r2
 80003e8:	ea40 0003 	orr.w	r0, r0, r3
 80003ec:	fa21 f304 	lsr.w	r3, r1, r4
 80003f0:	ea45 0103 	orr.w	r1, r5, r3
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	f1c4 040c 	rsb	r4, r4, #12
 80003fa:	f1c4 0220 	rsb	r2, r4, #32
 80003fe:	fa20 f002 	lsr.w	r0, r0, r2
 8000402:	fa01 f304 	lsl.w	r3, r1, r4
 8000406:	ea40 0003 	orr.w	r0, r0, r3
 800040a:	4629      	mov	r1, r5
 800040c:	bd30      	pop	{r4, r5, pc}
 800040e:	fa21 f004 	lsr.w	r0, r1, r4
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	f094 0f00 	teq	r4, #0
 800041a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800041e:	bf06      	itte	eq
 8000420:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000424:	3401      	addeq	r4, #1
 8000426:	3d01      	subne	r5, #1
 8000428:	e74e      	b.n	80002c8 <__adddf3+0x8c>
 800042a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800042e:	bf18      	it	ne
 8000430:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000434:	d029      	beq.n	800048a <__adddf3+0x24e>
 8000436:	ea94 0f05 	teq	r4, r5
 800043a:	bf08      	it	eq
 800043c:	ea90 0f02 	teqeq	r0, r2
 8000440:	d005      	beq.n	800044e <__adddf3+0x212>
 8000442:	ea54 0c00 	orrs.w	ip, r4, r0
 8000446:	bf04      	itt	eq
 8000448:	4619      	moveq	r1, r3
 800044a:	4610      	moveq	r0, r2
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	ea91 0f03 	teq	r1, r3
 8000452:	bf1e      	ittt	ne
 8000454:	2100      	movne	r1, #0
 8000456:	2000      	movne	r0, #0
 8000458:	bd30      	popne	{r4, r5, pc}
 800045a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800045e:	d105      	bne.n	800046c <__adddf3+0x230>
 8000460:	0040      	lsls	r0, r0, #1
 8000462:	4149      	adcs	r1, r1
 8000464:	bf28      	it	cs
 8000466:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800046a:	bd30      	pop	{r4, r5, pc}
 800046c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000470:	bf3c      	itt	cc
 8000472:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000476:	bd30      	popcc	{r4, r5, pc}
 8000478:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800047c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000480:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000484:	f04f 0000 	mov.w	r0, #0
 8000488:	bd30      	pop	{r4, r5, pc}
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf1a      	itte	ne
 8000490:	4619      	movne	r1, r3
 8000492:	4610      	movne	r0, r2
 8000494:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000498:	bf1c      	itt	ne
 800049a:	460b      	movne	r3, r1
 800049c:	4602      	movne	r2, r0
 800049e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004a2:	bf06      	itte	eq
 80004a4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004a8:	ea91 0f03 	teqeq	r1, r3
 80004ac:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004b0:	bd30      	pop	{r4, r5, pc}
 80004b2:	bf00      	nop

080004b4 <__aeabi_ui2d>:
 80004b4:	f090 0f00 	teq	r0, #0
 80004b8:	bf04      	itt	eq
 80004ba:	2100      	moveq	r1, #0
 80004bc:	4770      	bxeq	lr
 80004be:	b530      	push	{r4, r5, lr}
 80004c0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004c4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004c8:	f04f 0500 	mov.w	r5, #0
 80004cc:	f04f 0100 	mov.w	r1, #0
 80004d0:	e750      	b.n	8000374 <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_i2d>:
 80004d4:	f090 0f00 	teq	r0, #0
 80004d8:	bf04      	itt	eq
 80004da:	2100      	moveq	r1, #0
 80004dc:	4770      	bxeq	lr
 80004de:	b530      	push	{r4, r5, lr}
 80004e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004e8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004ec:	bf48      	it	mi
 80004ee:	4240      	negmi	r0, r0
 80004f0:	f04f 0100 	mov.w	r1, #0
 80004f4:	e73e      	b.n	8000374 <__adddf3+0x138>
 80004f6:	bf00      	nop

080004f8 <__aeabi_f2d>:
 80004f8:	0042      	lsls	r2, r0, #1
 80004fa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004fe:	ea4f 0131 	mov.w	r1, r1, rrx
 8000502:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000506:	bf1f      	itttt	ne
 8000508:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800050c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000510:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000514:	4770      	bxne	lr
 8000516:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800051a:	bf08      	it	eq
 800051c:	4770      	bxeq	lr
 800051e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000522:	bf04      	itt	eq
 8000524:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000528:	4770      	bxeq	lr
 800052a:	b530      	push	{r4, r5, lr}
 800052c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000530:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000534:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000538:	e71c      	b.n	8000374 <__adddf3+0x138>
 800053a:	bf00      	nop

0800053c <__aeabi_ul2d>:
 800053c:	ea50 0201 	orrs.w	r2, r0, r1
 8000540:	bf08      	it	eq
 8000542:	4770      	bxeq	lr
 8000544:	b530      	push	{r4, r5, lr}
 8000546:	f04f 0500 	mov.w	r5, #0
 800054a:	e00a      	b.n	8000562 <__aeabi_l2d+0x16>

0800054c <__aeabi_l2d>:
 800054c:	ea50 0201 	orrs.w	r2, r0, r1
 8000550:	bf08      	it	eq
 8000552:	4770      	bxeq	lr
 8000554:	b530      	push	{r4, r5, lr}
 8000556:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800055a:	d502      	bpl.n	8000562 <__aeabi_l2d+0x16>
 800055c:	4240      	negs	r0, r0
 800055e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000562:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000566:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800056a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800056e:	f43f aed8 	beq.w	8000322 <__adddf3+0xe6>
 8000572:	f04f 0203 	mov.w	r2, #3
 8000576:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800057a:	bf18      	it	ne
 800057c:	3203      	addne	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800058a:	f1c2 0320 	rsb	r3, r2, #32
 800058e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000592:	fa20 f002 	lsr.w	r0, r0, r2
 8000596:	fa01 fe03 	lsl.w	lr, r1, r3
 800059a:	ea40 000e 	orr.w	r0, r0, lr
 800059e:	fa21 f102 	lsr.w	r1, r1, r2
 80005a2:	4414      	add	r4, r2
 80005a4:	e6bd      	b.n	8000322 <__adddf3+0xe6>
 80005a6:	bf00      	nop

080005a8 <__aeabi_dmul>:
 80005a8:	b570      	push	{r4, r5, r6, lr}
 80005aa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005ae:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005b2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005b6:	bf1d      	ittte	ne
 80005b8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005bc:	ea94 0f0c 	teqne	r4, ip
 80005c0:	ea95 0f0c 	teqne	r5, ip
 80005c4:	f000 f8de 	bleq	8000784 <__aeabi_dmul+0x1dc>
 80005c8:	442c      	add	r4, r5
 80005ca:	ea81 0603 	eor.w	r6, r1, r3
 80005ce:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005d2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005d6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005da:	bf18      	it	ne
 80005dc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005e4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005e8:	d038      	beq.n	800065c <__aeabi_dmul+0xb4>
 80005ea:	fba0 ce02 	umull	ip, lr, r0, r2
 80005ee:	f04f 0500 	mov.w	r5, #0
 80005f2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005f6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005fa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005fe:	f04f 0600 	mov.w	r6, #0
 8000602:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000606:	f09c 0f00 	teq	ip, #0
 800060a:	bf18      	it	ne
 800060c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000610:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000614:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000618:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800061c:	d204      	bcs.n	8000628 <__aeabi_dmul+0x80>
 800061e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000622:	416d      	adcs	r5, r5
 8000624:	eb46 0606 	adc.w	r6, r6, r6
 8000628:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800062c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000630:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000634:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000638:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800063c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000640:	bf88      	it	hi
 8000642:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000646:	d81e      	bhi.n	8000686 <__aeabi_dmul+0xde>
 8000648:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800064c:	bf08      	it	eq
 800064e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000652:	f150 0000 	adcs.w	r0, r0, #0
 8000656:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800065a:	bd70      	pop	{r4, r5, r6, pc}
 800065c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000660:	ea46 0101 	orr.w	r1, r6, r1
 8000664:	ea40 0002 	orr.w	r0, r0, r2
 8000668:	ea81 0103 	eor.w	r1, r1, r3
 800066c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000670:	bfc2      	ittt	gt
 8000672:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000676:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800067a:	bd70      	popgt	{r4, r5, r6, pc}
 800067c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000680:	f04f 0e00 	mov.w	lr, #0
 8000684:	3c01      	subs	r4, #1
 8000686:	f300 80ab 	bgt.w	80007e0 <__aeabi_dmul+0x238>
 800068a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800068e:	bfde      	ittt	le
 8000690:	2000      	movle	r0, #0
 8000692:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000696:	bd70      	pople	{r4, r5, r6, pc}
 8000698:	f1c4 0400 	rsb	r4, r4, #0
 800069c:	3c20      	subs	r4, #32
 800069e:	da35      	bge.n	800070c <__aeabi_dmul+0x164>
 80006a0:	340c      	adds	r4, #12
 80006a2:	dc1b      	bgt.n	80006dc <__aeabi_dmul+0x134>
 80006a4:	f104 0414 	add.w	r4, r4, #20
 80006a8:	f1c4 0520 	rsb	r5, r4, #32
 80006ac:	fa00 f305 	lsl.w	r3, r0, r5
 80006b0:	fa20 f004 	lsr.w	r0, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea40 0002 	orr.w	r0, r0, r2
 80006bc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006c0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006c8:	fa21 f604 	lsr.w	r6, r1, r4
 80006cc:	eb42 0106 	adc.w	r1, r2, r6
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f1c4 040c 	rsb	r4, r4, #12
 80006e0:	f1c4 0520 	rsb	r5, r4, #32
 80006e4:	fa00 f304 	lsl.w	r3, r0, r4
 80006e8:	fa20 f005 	lsr.w	r0, r0, r5
 80006ec:	fa01 f204 	lsl.w	r2, r1, r4
 80006f0:	ea40 0002 	orr.w	r0, r0, r2
 80006f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006f8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006fc:	f141 0100 	adc.w	r1, r1, #0
 8000700:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000704:	bf08      	it	eq
 8000706:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800070a:	bd70      	pop	{r4, r5, r6, pc}
 800070c:	f1c4 0520 	rsb	r5, r4, #32
 8000710:	fa00 f205 	lsl.w	r2, r0, r5
 8000714:	ea4e 0e02 	orr.w	lr, lr, r2
 8000718:	fa20 f304 	lsr.w	r3, r0, r4
 800071c:	fa01 f205 	lsl.w	r2, r1, r5
 8000720:	ea43 0302 	orr.w	r3, r3, r2
 8000724:	fa21 f004 	lsr.w	r0, r1, r4
 8000728:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800072c:	fa21 f204 	lsr.w	r2, r1, r4
 8000730:	ea20 0002 	bic.w	r0, r0, r2
 8000734:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000738:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800073c:	bf08      	it	eq
 800073e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000742:	bd70      	pop	{r4, r5, r6, pc}
 8000744:	f094 0f00 	teq	r4, #0
 8000748:	d10f      	bne.n	800076a <__aeabi_dmul+0x1c2>
 800074a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800074e:	0040      	lsls	r0, r0, #1
 8000750:	eb41 0101 	adc.w	r1, r1, r1
 8000754:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000758:	bf08      	it	eq
 800075a:	3c01      	subeq	r4, #1
 800075c:	d0f7      	beq.n	800074e <__aeabi_dmul+0x1a6>
 800075e:	ea41 0106 	orr.w	r1, r1, r6
 8000762:	f095 0f00 	teq	r5, #0
 8000766:	bf18      	it	ne
 8000768:	4770      	bxne	lr
 800076a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800076e:	0052      	lsls	r2, r2, #1
 8000770:	eb43 0303 	adc.w	r3, r3, r3
 8000774:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000778:	bf08      	it	eq
 800077a:	3d01      	subeq	r5, #1
 800077c:	d0f7      	beq.n	800076e <__aeabi_dmul+0x1c6>
 800077e:	ea43 0306 	orr.w	r3, r3, r6
 8000782:	4770      	bx	lr
 8000784:	ea94 0f0c 	teq	r4, ip
 8000788:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800078c:	bf18      	it	ne
 800078e:	ea95 0f0c 	teqne	r5, ip
 8000792:	d00c      	beq.n	80007ae <__aeabi_dmul+0x206>
 8000794:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000798:	bf18      	it	ne
 800079a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800079e:	d1d1      	bne.n	8000744 <__aeabi_dmul+0x19c>
 80007a0:	ea81 0103 	eor.w	r1, r1, r3
 80007a4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007a8:	f04f 0000 	mov.w	r0, #0
 80007ac:	bd70      	pop	{r4, r5, r6, pc}
 80007ae:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007b2:	bf06      	itte	eq
 80007b4:	4610      	moveq	r0, r2
 80007b6:	4619      	moveq	r1, r3
 80007b8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007bc:	d019      	beq.n	80007f2 <__aeabi_dmul+0x24a>
 80007be:	ea94 0f0c 	teq	r4, ip
 80007c2:	d102      	bne.n	80007ca <__aeabi_dmul+0x222>
 80007c4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007c8:	d113      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007ca:	ea95 0f0c 	teq	r5, ip
 80007ce:	d105      	bne.n	80007dc <__aeabi_dmul+0x234>
 80007d0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007d4:	bf1c      	itt	ne
 80007d6:	4610      	movne	r0, r2
 80007d8:	4619      	movne	r1, r3
 80007da:	d10a      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007dc:	ea81 0103 	eor.w	r1, r1, r3
 80007e0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007e4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007e8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007ec:	f04f 0000 	mov.w	r0, #0
 80007f0:	bd70      	pop	{r4, r5, r6, pc}
 80007f2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007f6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007fa:	bd70      	pop	{r4, r5, r6, pc}

080007fc <__aeabi_ddiv>:
 80007fc:	b570      	push	{r4, r5, r6, lr}
 80007fe:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000802:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000806:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800080a:	bf1d      	ittte	ne
 800080c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000810:	ea94 0f0c 	teqne	r4, ip
 8000814:	ea95 0f0c 	teqne	r5, ip
 8000818:	f000 f8a7 	bleq	800096a <__aeabi_ddiv+0x16e>
 800081c:	eba4 0405 	sub.w	r4, r4, r5
 8000820:	ea81 0e03 	eor.w	lr, r1, r3
 8000824:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000828:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800082c:	f000 8088 	beq.w	8000940 <__aeabi_ddiv+0x144>
 8000830:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000834:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000838:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800083c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000840:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000844:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000848:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800084c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000850:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000854:	429d      	cmp	r5, r3
 8000856:	bf08      	it	eq
 8000858:	4296      	cmpeq	r6, r2
 800085a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800085e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000862:	d202      	bcs.n	800086a <__aeabi_ddiv+0x6e>
 8000864:	085b      	lsrs	r3, r3, #1
 8000866:	ea4f 0232 	mov.w	r2, r2, rrx
 800086a:	1ab6      	subs	r6, r6, r2
 800086c:	eb65 0503 	sbc.w	r5, r5, r3
 8000870:	085b      	lsrs	r3, r3, #1
 8000872:	ea4f 0232 	mov.w	r2, r2, rrx
 8000876:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800087a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ce:	bf22      	ittt	cs
 80008d0:	1ab6      	subcs	r6, r6, r2
 80008d2:	4675      	movcs	r5, lr
 80008d4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008d8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008dc:	d018      	beq.n	8000910 <__aeabi_ddiv+0x114>
 80008de:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008e2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008e6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008ea:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008ee:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008f2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008f6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008fa:	d1c0      	bne.n	800087e <__aeabi_ddiv+0x82>
 80008fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000900:	d10b      	bne.n	800091a <__aeabi_ddiv+0x11e>
 8000902:	ea41 0100 	orr.w	r1, r1, r0
 8000906:	f04f 0000 	mov.w	r0, #0
 800090a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800090e:	e7b6      	b.n	800087e <__aeabi_ddiv+0x82>
 8000910:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000914:	bf04      	itt	eq
 8000916:	4301      	orreq	r1, r0
 8000918:	2000      	moveq	r0, #0
 800091a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800091e:	bf88      	it	hi
 8000920:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000924:	f63f aeaf 	bhi.w	8000686 <__aeabi_dmul+0xde>
 8000928:	ebb5 0c03 	subs.w	ip, r5, r3
 800092c:	bf04      	itt	eq
 800092e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000932:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000936:	f150 0000 	adcs.w	r0, r0, #0
 800093a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800093e:	bd70      	pop	{r4, r5, r6, pc}
 8000940:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000944:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000948:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800094c:	bfc2      	ittt	gt
 800094e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000952:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000956:	bd70      	popgt	{r4, r5, r6, pc}
 8000958:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800095c:	f04f 0e00 	mov.w	lr, #0
 8000960:	3c01      	subs	r4, #1
 8000962:	e690      	b.n	8000686 <__aeabi_dmul+0xde>
 8000964:	ea45 0e06 	orr.w	lr, r5, r6
 8000968:	e68d      	b.n	8000686 <__aeabi_dmul+0xde>
 800096a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800096e:	ea94 0f0c 	teq	r4, ip
 8000972:	bf08      	it	eq
 8000974:	ea95 0f0c 	teqeq	r5, ip
 8000978:	f43f af3b 	beq.w	80007f2 <__aeabi_dmul+0x24a>
 800097c:	ea94 0f0c 	teq	r4, ip
 8000980:	d10a      	bne.n	8000998 <__aeabi_ddiv+0x19c>
 8000982:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000986:	f47f af34 	bne.w	80007f2 <__aeabi_dmul+0x24a>
 800098a:	ea95 0f0c 	teq	r5, ip
 800098e:	f47f af25 	bne.w	80007dc <__aeabi_dmul+0x234>
 8000992:	4610      	mov	r0, r2
 8000994:	4619      	mov	r1, r3
 8000996:	e72c      	b.n	80007f2 <__aeabi_dmul+0x24a>
 8000998:	ea95 0f0c 	teq	r5, ip
 800099c:	d106      	bne.n	80009ac <__aeabi_ddiv+0x1b0>
 800099e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009a2:	f43f aefd 	beq.w	80007a0 <__aeabi_dmul+0x1f8>
 80009a6:	4610      	mov	r0, r2
 80009a8:	4619      	mov	r1, r3
 80009aa:	e722      	b.n	80007f2 <__aeabi_dmul+0x24a>
 80009ac:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b0:	bf18      	it	ne
 80009b2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009b6:	f47f aec5 	bne.w	8000744 <__aeabi_dmul+0x19c>
 80009ba:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009be:	f47f af0d 	bne.w	80007dc <__aeabi_dmul+0x234>
 80009c2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009c6:	f47f aeeb 	bne.w	80007a0 <__aeabi_dmul+0x1f8>
 80009ca:	e712      	b.n	80007f2 <__aeabi_dmul+0x24a>

080009cc <__gedf2>:
 80009cc:	f04f 3cff 	mov.w	ip, #4294967295
 80009d0:	e006      	b.n	80009e0 <__cmpdf2+0x4>
 80009d2:	bf00      	nop

080009d4 <__ledf2>:
 80009d4:	f04f 0c01 	mov.w	ip, #1
 80009d8:	e002      	b.n	80009e0 <__cmpdf2+0x4>
 80009da:	bf00      	nop

080009dc <__cmpdf2>:
 80009dc:	f04f 0c01 	mov.w	ip, #1
 80009e0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009e4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009e8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009ec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009f6:	d01b      	beq.n	8000a30 <__cmpdf2+0x54>
 80009f8:	b001      	add	sp, #4
 80009fa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009fe:	bf0c      	ite	eq
 8000a00:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a04:	ea91 0f03 	teqne	r1, r3
 8000a08:	bf02      	ittt	eq
 8000a0a:	ea90 0f02 	teqeq	r0, r2
 8000a0e:	2000      	moveq	r0, #0
 8000a10:	4770      	bxeq	lr
 8000a12:	f110 0f00 	cmn.w	r0, #0
 8000a16:	ea91 0f03 	teq	r1, r3
 8000a1a:	bf58      	it	pl
 8000a1c:	4299      	cmppl	r1, r3
 8000a1e:	bf08      	it	eq
 8000a20:	4290      	cmpeq	r0, r2
 8000a22:	bf2c      	ite	cs
 8000a24:	17d8      	asrcs	r0, r3, #31
 8000a26:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a2a:	f040 0001 	orr.w	r0, r0, #1
 8000a2e:	4770      	bx	lr
 8000a30:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a38:	d102      	bne.n	8000a40 <__cmpdf2+0x64>
 8000a3a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a3e:	d107      	bne.n	8000a50 <__cmpdf2+0x74>
 8000a40:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a44:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a48:	d1d6      	bne.n	80009f8 <__cmpdf2+0x1c>
 8000a4a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a4e:	d0d3      	beq.n	80009f8 <__cmpdf2+0x1c>
 8000a50:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a54:	4770      	bx	lr
 8000a56:	bf00      	nop

08000a58 <__aeabi_cdrcmple>:
 8000a58:	4684      	mov	ip, r0
 8000a5a:	4610      	mov	r0, r2
 8000a5c:	4662      	mov	r2, ip
 8000a5e:	468c      	mov	ip, r1
 8000a60:	4619      	mov	r1, r3
 8000a62:	4663      	mov	r3, ip
 8000a64:	e000      	b.n	8000a68 <__aeabi_cdcmpeq>
 8000a66:	bf00      	nop

08000a68 <__aeabi_cdcmpeq>:
 8000a68:	b501      	push	{r0, lr}
 8000a6a:	f7ff ffb7 	bl	80009dc <__cmpdf2>
 8000a6e:	2800      	cmp	r0, #0
 8000a70:	bf48      	it	mi
 8000a72:	f110 0f00 	cmnmi.w	r0, #0
 8000a76:	bd01      	pop	{r0, pc}

08000a78 <__aeabi_dcmpeq>:
 8000a78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a7c:	f7ff fff4 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a80:	bf0c      	ite	eq
 8000a82:	2001      	moveq	r0, #1
 8000a84:	2000      	movne	r0, #0
 8000a86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a8a:	bf00      	nop

08000a8c <__aeabi_dcmplt>:
 8000a8c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a90:	f7ff ffea 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a94:	bf34      	ite	cc
 8000a96:	2001      	movcc	r0, #1
 8000a98:	2000      	movcs	r0, #0
 8000a9a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_dcmple>:
 8000aa0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa4:	f7ff ffe0 	bl	8000a68 <__aeabi_cdcmpeq>
 8000aa8:	bf94      	ite	ls
 8000aaa:	2001      	movls	r0, #1
 8000aac:	2000      	movhi	r0, #0
 8000aae:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ab2:	bf00      	nop

08000ab4 <__aeabi_dcmpge>:
 8000ab4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab8:	f7ff ffce 	bl	8000a58 <__aeabi_cdrcmple>
 8000abc:	bf94      	ite	ls
 8000abe:	2001      	movls	r0, #1
 8000ac0:	2000      	movhi	r0, #0
 8000ac2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_dcmpgt>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff ffc4 	bl	8000a58 <__aeabi_cdrcmple>
 8000ad0:	bf34      	ite	cc
 8000ad2:	2001      	movcc	r0, #1
 8000ad4:	2000      	movcs	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmpun>:
 8000adc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae4:	d102      	bne.n	8000aec <__aeabi_dcmpun+0x10>
 8000ae6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aea:	d10a      	bne.n	8000b02 <__aeabi_dcmpun+0x26>
 8000aec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af4:	d102      	bne.n	8000afc <__aeabi_dcmpun+0x20>
 8000af6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000afa:	d102      	bne.n	8000b02 <__aeabi_dcmpun+0x26>
 8000afc:	f04f 0000 	mov.w	r0, #0
 8000b00:	4770      	bx	lr
 8000b02:	f04f 0001 	mov.w	r0, #1
 8000b06:	4770      	bx	lr

08000b08 <__aeabi_d2iz>:
 8000b08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b0c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b10:	d215      	bcs.n	8000b3e <__aeabi_d2iz+0x36>
 8000b12:	d511      	bpl.n	8000b38 <__aeabi_d2iz+0x30>
 8000b14:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b18:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b1c:	d912      	bls.n	8000b44 <__aeabi_d2iz+0x3c>
 8000b1e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b22:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b26:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b2a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b2e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b32:	bf18      	it	ne
 8000b34:	4240      	negne	r0, r0
 8000b36:	4770      	bx	lr
 8000b38:	f04f 0000 	mov.w	r0, #0
 8000b3c:	4770      	bx	lr
 8000b3e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b42:	d105      	bne.n	8000b50 <__aeabi_d2iz+0x48>
 8000b44:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b48:	bf08      	it	eq
 8000b4a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b4e:	4770      	bx	lr
 8000b50:	f04f 0000 	mov.w	r0, #0
 8000b54:	4770      	bx	lr
 8000b56:	bf00      	nop

08000b58 <__aeabi_uldivmod>:
 8000b58:	b953      	cbnz	r3, 8000b70 <__aeabi_uldivmod+0x18>
 8000b5a:	b94a      	cbnz	r2, 8000b70 <__aeabi_uldivmod+0x18>
 8000b5c:	2900      	cmp	r1, #0
 8000b5e:	bf08      	it	eq
 8000b60:	2800      	cmpeq	r0, #0
 8000b62:	bf1c      	itt	ne
 8000b64:	f04f 31ff 	movne.w	r1, #4294967295
 8000b68:	f04f 30ff 	movne.w	r0, #4294967295
 8000b6c:	f000 b96c 	b.w	8000e48 <__aeabi_idiv0>
 8000b70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b78:	f000 f806 	bl	8000b88 <__udivmoddi4>
 8000b7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b84:	b004      	add	sp, #16
 8000b86:	4770      	bx	lr

08000b88 <__udivmoddi4>:
 8000b88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b8c:	9e08      	ldr	r6, [sp, #32]
 8000b8e:	460d      	mov	r5, r1
 8000b90:	4604      	mov	r4, r0
 8000b92:	468e      	mov	lr, r1
 8000b94:	2b00      	cmp	r3, #0
 8000b96:	f040 8082 	bne.w	8000c9e <__udivmoddi4+0x116>
 8000b9a:	428a      	cmp	r2, r1
 8000b9c:	4617      	mov	r7, r2
 8000b9e:	d946      	bls.n	8000c2e <__udivmoddi4+0xa6>
 8000ba0:	fab2 f282 	clz	r2, r2
 8000ba4:	b14a      	cbz	r2, 8000bba <__udivmoddi4+0x32>
 8000ba6:	f1c2 0120 	rsb	r1, r2, #32
 8000baa:	fa05 f302 	lsl.w	r3, r5, r2
 8000bae:	fa20 f101 	lsr.w	r1, r0, r1
 8000bb2:	4097      	lsls	r7, r2
 8000bb4:	ea41 0e03 	orr.w	lr, r1, r3
 8000bb8:	4094      	lsls	r4, r2
 8000bba:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000bbe:	0c23      	lsrs	r3, r4, #16
 8000bc0:	fbbe fcf8 	udiv	ip, lr, r8
 8000bc4:	b2b9      	uxth	r1, r7
 8000bc6:	fb08 ee1c 	mls	lr, r8, ip, lr
 8000bca:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
 8000bce:	fb0c f001 	mul.w	r0, ip, r1
 8000bd2:	4298      	cmp	r0, r3
 8000bd4:	d90a      	bls.n	8000bec <__udivmoddi4+0x64>
 8000bd6:	18fb      	adds	r3, r7, r3
 8000bd8:	f10c 35ff 	add.w	r5, ip, #4294967295
 8000bdc:	f080 8116 	bcs.w	8000e0c <__udivmoddi4+0x284>
 8000be0:	4298      	cmp	r0, r3
 8000be2:	f240 8113 	bls.w	8000e0c <__udivmoddi4+0x284>
 8000be6:	f1ac 0c02 	sub.w	ip, ip, #2
 8000bea:	443b      	add	r3, r7
 8000bec:	1a1b      	subs	r3, r3, r0
 8000bee:	b2a4      	uxth	r4, r4
 8000bf0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000bf4:	fb08 3310 	mls	r3, r8, r0, r3
 8000bf8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000bfc:	fb00 f101 	mul.w	r1, r0, r1
 8000c00:	42a1      	cmp	r1, r4
 8000c02:	d909      	bls.n	8000c18 <__udivmoddi4+0x90>
 8000c04:	193c      	adds	r4, r7, r4
 8000c06:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c0a:	f080 8101 	bcs.w	8000e10 <__udivmoddi4+0x288>
 8000c0e:	42a1      	cmp	r1, r4
 8000c10:	f240 80fe 	bls.w	8000e10 <__udivmoddi4+0x288>
 8000c14:	3802      	subs	r0, #2
 8000c16:	443c      	add	r4, r7
 8000c18:	1a64      	subs	r4, r4, r1
 8000c1a:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000c1e:	2100      	movs	r1, #0
 8000c20:	b11e      	cbz	r6, 8000c2a <__udivmoddi4+0xa2>
 8000c22:	40d4      	lsrs	r4, r2
 8000c24:	2300      	movs	r3, #0
 8000c26:	e9c6 4300 	strd	r4, r3, [r6]
 8000c2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c2e:	b902      	cbnz	r2, 8000c32 <__udivmoddi4+0xaa>
 8000c30:	deff      	udf	#255	; 0xff
 8000c32:	fab2 f282 	clz	r2, r2
 8000c36:	2a00      	cmp	r2, #0
 8000c38:	d14f      	bne.n	8000cda <__udivmoddi4+0x152>
 8000c3a:	1bcb      	subs	r3, r1, r7
 8000c3c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c40:	fa1f f887 	uxth.w	r8, r7
 8000c44:	2101      	movs	r1, #1
 8000c46:	fbb3 fcfe 	udiv	ip, r3, lr
 8000c4a:	0c25      	lsrs	r5, r4, #16
 8000c4c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000c50:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000c54:	fb08 f30c 	mul.w	r3, r8, ip
 8000c58:	42ab      	cmp	r3, r5
 8000c5a:	d907      	bls.n	8000c6c <__udivmoddi4+0xe4>
 8000c5c:	197d      	adds	r5, r7, r5
 8000c5e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000c62:	d202      	bcs.n	8000c6a <__udivmoddi4+0xe2>
 8000c64:	42ab      	cmp	r3, r5
 8000c66:	f200 80e7 	bhi.w	8000e38 <__udivmoddi4+0x2b0>
 8000c6a:	4684      	mov	ip, r0
 8000c6c:	1aed      	subs	r5, r5, r3
 8000c6e:	b2a3      	uxth	r3, r4
 8000c70:	fbb5 f0fe 	udiv	r0, r5, lr
 8000c74:	fb0e 5510 	mls	r5, lr, r0, r5
 8000c78:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000c7c:	fb08 f800 	mul.w	r8, r8, r0
 8000c80:	45a0      	cmp	r8, r4
 8000c82:	d907      	bls.n	8000c94 <__udivmoddi4+0x10c>
 8000c84:	193c      	adds	r4, r7, r4
 8000c86:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c8a:	d202      	bcs.n	8000c92 <__udivmoddi4+0x10a>
 8000c8c:	45a0      	cmp	r8, r4
 8000c8e:	f200 80d7 	bhi.w	8000e40 <__udivmoddi4+0x2b8>
 8000c92:	4618      	mov	r0, r3
 8000c94:	eba4 0408 	sub.w	r4, r4, r8
 8000c98:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000c9c:	e7c0      	b.n	8000c20 <__udivmoddi4+0x98>
 8000c9e:	428b      	cmp	r3, r1
 8000ca0:	d908      	bls.n	8000cb4 <__udivmoddi4+0x12c>
 8000ca2:	2e00      	cmp	r6, #0
 8000ca4:	f000 80af 	beq.w	8000e06 <__udivmoddi4+0x27e>
 8000ca8:	2100      	movs	r1, #0
 8000caa:	e9c6 0500 	strd	r0, r5, [r6]
 8000cae:	4608      	mov	r0, r1
 8000cb0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cb4:	fab3 f183 	clz	r1, r3
 8000cb8:	2900      	cmp	r1, #0
 8000cba:	d14b      	bne.n	8000d54 <__udivmoddi4+0x1cc>
 8000cbc:	42ab      	cmp	r3, r5
 8000cbe:	d302      	bcc.n	8000cc6 <__udivmoddi4+0x13e>
 8000cc0:	4282      	cmp	r2, r0
 8000cc2:	f200 80b7 	bhi.w	8000e34 <__udivmoddi4+0x2ac>
 8000cc6:	1a84      	subs	r4, r0, r2
 8000cc8:	eb65 0303 	sbc.w	r3, r5, r3
 8000ccc:	2001      	movs	r0, #1
 8000cce:	469e      	mov	lr, r3
 8000cd0:	2e00      	cmp	r6, #0
 8000cd2:	d0aa      	beq.n	8000c2a <__udivmoddi4+0xa2>
 8000cd4:	e9c6 4e00 	strd	r4, lr, [r6]
 8000cd8:	e7a7      	b.n	8000c2a <__udivmoddi4+0xa2>
 8000cda:	f1c2 0c20 	rsb	ip, r2, #32
 8000cde:	fa01 f302 	lsl.w	r3, r1, r2
 8000ce2:	4097      	lsls	r7, r2
 8000ce4:	fa20 f00c 	lsr.w	r0, r0, ip
 8000ce8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cec:	fa21 fc0c 	lsr.w	ip, r1, ip
 8000cf0:	4318      	orrs	r0, r3
 8000cf2:	fbbc f1fe 	udiv	r1, ip, lr
 8000cf6:	0c05      	lsrs	r5, r0, #16
 8000cf8:	fb0e cc11 	mls	ip, lr, r1, ip
 8000cfc:	fa1f f887 	uxth.w	r8, r7
 8000d00:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000d04:	fb01 f308 	mul.w	r3, r1, r8
 8000d08:	42ab      	cmp	r3, r5
 8000d0a:	fa04 f402 	lsl.w	r4, r4, r2
 8000d0e:	d909      	bls.n	8000d24 <__udivmoddi4+0x19c>
 8000d10:	197d      	adds	r5, r7, r5
 8000d12:	f101 3cff 	add.w	ip, r1, #4294967295
 8000d16:	f080 808b 	bcs.w	8000e30 <__udivmoddi4+0x2a8>
 8000d1a:	42ab      	cmp	r3, r5
 8000d1c:	f240 8088 	bls.w	8000e30 <__udivmoddi4+0x2a8>
 8000d20:	3902      	subs	r1, #2
 8000d22:	443d      	add	r5, r7
 8000d24:	1aeb      	subs	r3, r5, r3
 8000d26:	b285      	uxth	r5, r0
 8000d28:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d2c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d30:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000d34:	fb00 f308 	mul.w	r3, r0, r8
 8000d38:	42ab      	cmp	r3, r5
 8000d3a:	d907      	bls.n	8000d4c <__udivmoddi4+0x1c4>
 8000d3c:	197d      	adds	r5, r7, r5
 8000d3e:	f100 3cff 	add.w	ip, r0, #4294967295
 8000d42:	d271      	bcs.n	8000e28 <__udivmoddi4+0x2a0>
 8000d44:	42ab      	cmp	r3, r5
 8000d46:	d96f      	bls.n	8000e28 <__udivmoddi4+0x2a0>
 8000d48:	3802      	subs	r0, #2
 8000d4a:	443d      	add	r5, r7
 8000d4c:	1aeb      	subs	r3, r5, r3
 8000d4e:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d52:	e778      	b.n	8000c46 <__udivmoddi4+0xbe>
 8000d54:	f1c1 0c20 	rsb	ip, r1, #32
 8000d58:	408b      	lsls	r3, r1
 8000d5a:	fa22 f70c 	lsr.w	r7, r2, ip
 8000d5e:	431f      	orrs	r7, r3
 8000d60:	fa20 f40c 	lsr.w	r4, r0, ip
 8000d64:	fa05 f301 	lsl.w	r3, r5, r1
 8000d68:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d6c:	fa25 f50c 	lsr.w	r5, r5, ip
 8000d70:	431c      	orrs	r4, r3
 8000d72:	0c23      	lsrs	r3, r4, #16
 8000d74:	fbb5 f9fe 	udiv	r9, r5, lr
 8000d78:	fa1f f887 	uxth.w	r8, r7
 8000d7c:	fb0e 5519 	mls	r5, lr, r9, r5
 8000d80:	ea43 4505 	orr.w	r5, r3, r5, lsl #16
 8000d84:	fb09 fa08 	mul.w	sl, r9, r8
 8000d88:	45aa      	cmp	sl, r5
 8000d8a:	fa02 f201 	lsl.w	r2, r2, r1
 8000d8e:	fa00 f301 	lsl.w	r3, r0, r1
 8000d92:	d908      	bls.n	8000da6 <__udivmoddi4+0x21e>
 8000d94:	197d      	adds	r5, r7, r5
 8000d96:	f109 30ff 	add.w	r0, r9, #4294967295
 8000d9a:	d247      	bcs.n	8000e2c <__udivmoddi4+0x2a4>
 8000d9c:	45aa      	cmp	sl, r5
 8000d9e:	d945      	bls.n	8000e2c <__udivmoddi4+0x2a4>
 8000da0:	f1a9 0902 	sub.w	r9, r9, #2
 8000da4:	443d      	add	r5, r7
 8000da6:	eba5 050a 	sub.w	r5, r5, sl
 8000daa:	b2a4      	uxth	r4, r4
 8000dac:	fbb5 f0fe 	udiv	r0, r5, lr
 8000db0:	fb0e 5510 	mls	r5, lr, r0, r5
 8000db4:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000db8:	fb00 f808 	mul.w	r8, r0, r8
 8000dbc:	45a0      	cmp	r8, r4
 8000dbe:	d907      	bls.n	8000dd0 <__udivmoddi4+0x248>
 8000dc0:	193c      	adds	r4, r7, r4
 8000dc2:	f100 35ff 	add.w	r5, r0, #4294967295
 8000dc6:	d22d      	bcs.n	8000e24 <__udivmoddi4+0x29c>
 8000dc8:	45a0      	cmp	r8, r4
 8000dca:	d92b      	bls.n	8000e24 <__udivmoddi4+0x29c>
 8000dcc:	3802      	subs	r0, #2
 8000dce:	443c      	add	r4, r7
 8000dd0:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000dd4:	eba4 0408 	sub.w	r4, r4, r8
 8000dd8:	fba0 8902 	umull	r8, r9, r0, r2
 8000ddc:	454c      	cmp	r4, r9
 8000dde:	46c6      	mov	lr, r8
 8000de0:	464d      	mov	r5, r9
 8000de2:	d319      	bcc.n	8000e18 <__udivmoddi4+0x290>
 8000de4:	d016      	beq.n	8000e14 <__udivmoddi4+0x28c>
 8000de6:	b15e      	cbz	r6, 8000e00 <__udivmoddi4+0x278>
 8000de8:	ebb3 020e 	subs.w	r2, r3, lr
 8000dec:	eb64 0405 	sbc.w	r4, r4, r5
 8000df0:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000df4:	40ca      	lsrs	r2, r1
 8000df6:	ea4c 0202 	orr.w	r2, ip, r2
 8000dfa:	40cc      	lsrs	r4, r1
 8000dfc:	e9c6 2400 	strd	r2, r4, [r6]
 8000e00:	2100      	movs	r1, #0
 8000e02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e06:	4631      	mov	r1, r6
 8000e08:	4630      	mov	r0, r6
 8000e0a:	e70e      	b.n	8000c2a <__udivmoddi4+0xa2>
 8000e0c:	46ac      	mov	ip, r5
 8000e0e:	e6ed      	b.n	8000bec <__udivmoddi4+0x64>
 8000e10:	4618      	mov	r0, r3
 8000e12:	e701      	b.n	8000c18 <__udivmoddi4+0x90>
 8000e14:	4543      	cmp	r3, r8
 8000e16:	d2e6      	bcs.n	8000de6 <__udivmoddi4+0x25e>
 8000e18:	ebb8 0e02 	subs.w	lr, r8, r2
 8000e1c:	eb69 0507 	sbc.w	r5, r9, r7
 8000e20:	3801      	subs	r0, #1
 8000e22:	e7e0      	b.n	8000de6 <__udivmoddi4+0x25e>
 8000e24:	4628      	mov	r0, r5
 8000e26:	e7d3      	b.n	8000dd0 <__udivmoddi4+0x248>
 8000e28:	4660      	mov	r0, ip
 8000e2a:	e78f      	b.n	8000d4c <__udivmoddi4+0x1c4>
 8000e2c:	4681      	mov	r9, r0
 8000e2e:	e7ba      	b.n	8000da6 <__udivmoddi4+0x21e>
 8000e30:	4661      	mov	r1, ip
 8000e32:	e777      	b.n	8000d24 <__udivmoddi4+0x19c>
 8000e34:	4608      	mov	r0, r1
 8000e36:	e74b      	b.n	8000cd0 <__udivmoddi4+0x148>
 8000e38:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e3c:	443d      	add	r5, r7
 8000e3e:	e715      	b.n	8000c6c <__udivmoddi4+0xe4>
 8000e40:	3802      	subs	r0, #2
 8000e42:	443c      	add	r4, r7
 8000e44:	e726      	b.n	8000c94 <__udivmoddi4+0x10c>
 8000e46:	bf00      	nop

08000e48 <__aeabi_idiv0>:
 8000e48:	4770      	bx	lr
 8000e4a:	bf00      	nop

08000e4c <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000e4c:	b580      	push	{r7, lr}
 8000e4e:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of initThread */
  initThreadHandle = osThreadNew(initTask, NULL, &initThread_attributes);
 8000e50:	4a04      	ldr	r2, [pc, #16]	; (8000e64 <MX_FREERTOS_Init+0x18>)
 8000e52:	2100      	movs	r1, #0
 8000e54:	4804      	ldr	r0, [pc, #16]	; (8000e68 <MX_FREERTOS_Init+0x1c>)
 8000e56:	f005 f9e9 	bl	800622c <osThreadNew>
 8000e5a:	4603      	mov	r3, r0
 8000e5c:	4a03      	ldr	r2, [pc, #12]	; (8000e6c <MX_FREERTOS_Init+0x20>)
 8000e5e:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8000e60:	bf00      	nop
 8000e62:	bd80      	pop	{r7, pc}
 8000e64:	0800fc18 	.word	0x0800fc18
 8000e68:	08000e71 	.word	0x08000e71
 8000e6c:	20002690 	.word	0x20002690

08000e70 <initTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_initTask */
void initTask(void *argument)
{
 8000e70:	b580      	push	{r7, lr}
 8000e72:	b082      	sub	sp, #8
 8000e74:	af00      	add	r7, sp, #0
 8000e76:	6078      	str	r0, [r7, #4]
  /* init code for SubGHz_Phy */
  MX_SubGHz_Phy_Init();
 8000e78:	f00b f8fe 	bl	800c078 <MX_SubGHz_Phy_Init>
  /* USER CODE BEGIN initTask */

  commandLineInit();
 8000e7c:	f005 f928 	bl	80060d0 <commandLineInit>

  /* Delete Init Task */
  osThreadTerminate(initThreadHandle);
 8000e80:	4b04      	ldr	r3, [pc, #16]	; (8000e94 <initTask+0x24>)
 8000e82:	681b      	ldr	r3, [r3, #0]
 8000e84:	4618      	mov	r0, r3
 8000e86:	f005 fa77 	bl	8006378 <osThreadTerminate>
  /* USER CODE END initTask */
}
 8000e8a:	bf00      	nop
 8000e8c:	3708      	adds	r7, #8
 8000e8e:	46bd      	mov	sp, r7
 8000e90:	bd80      	pop	{r7, pc}
 8000e92:	bf00      	nop
 8000e94:	20002690 	.word	0x20002690

08000e98 <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
  *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000e98:	b480      	push	{r7}
 8000e9a:	b085      	sub	sp, #20
 8000e9c:	af00      	add	r7, sp, #0
 8000e9e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000ea0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000ea4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000ea6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	4313      	orrs	r3, r2
 8000eae:	64cb      	str	r3, [r1, #76]	; 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000eb0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000eb4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	4013      	ands	r3, r2
 8000eba:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000ebc:	68fb      	ldr	r3, [r7, #12]
}
 8000ebe:	bf00      	nop
 8000ec0:	3714      	adds	r7, #20
 8000ec2:	46bd      	mov	sp, r7
 8000ec4:	bc80      	pop	{r7}
 8000ec6:	4770      	bx	lr

08000ec8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	b086      	sub	sp, #24
 8000ecc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ece:	1d3b      	adds	r3, r7, #4
 8000ed0:	2200      	movs	r2, #0
 8000ed2:	601a      	str	r2, [r3, #0]
 8000ed4:	605a      	str	r2, [r3, #4]
 8000ed6:	609a      	str	r2, [r3, #8]
 8000ed8:	60da      	str	r2, [r3, #12]
 8000eda:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000edc:	2001      	movs	r0, #1
 8000ede:	f7ff ffdb 	bl	8000e98 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ee2:	2002      	movs	r0, #2
 8000ee4:	f7ff ffd8 	bl	8000e98 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ee8:	2004      	movs	r0, #4
 8000eea:	f7ff ffd5 	bl	8000e98 <LL_AHB2_GRP1_EnableClock>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED1_Pin|LED2_Pin|LED3_Pin, GPIO_PIN_RESET);
 8000eee:	2200      	movs	r2, #0
 8000ef0:	f44f 410a 	mov.w	r1, #35328	; 0x8a00
 8000ef4:	481e      	ldr	r0, [pc, #120]	; (8000f70 <MX_GPIO_Init+0xa8>)
 8000ef6:	f000 ff4b 	bl	8001d90 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, FE_CTRL3_Pin|FE_CTRL2_Pin|FE_CTRL1_Pin, GPIO_PIN_RESET);
 8000efa:	2200      	movs	r2, #0
 8000efc:	2138      	movs	r1, #56	; 0x38
 8000efe:	481d      	ldr	r0, [pc, #116]	; (8000f74 <MX_GPIO_Init+0xac>)
 8000f00:	f000 ff46 	bl	8001d90 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LED1_Pin|LED2_Pin|LED3_Pin;
 8000f04:	f44f 430a 	mov.w	r3, #35328	; 0x8a00
 8000f08:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f0a:	2301      	movs	r3, #1
 8000f0c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f0e:	2300      	movs	r3, #0
 8000f10:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f12:	2300      	movs	r3, #0
 8000f14:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f16:	1d3b      	adds	r3, r7, #4
 8000f18:	4619      	mov	r1, r3
 8000f1a:	4815      	ldr	r0, [pc, #84]	; (8000f70 <MX_GPIO_Init+0xa8>)
 8000f1c:	f000 fdd8 	bl	8001ad0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = FE_CTRL3_Pin|FE_CTRL2_Pin|FE_CTRL1_Pin;
 8000f20:	2338      	movs	r3, #56	; 0x38
 8000f22:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f24:	2301      	movs	r3, #1
 8000f26:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f28:	2300      	movs	r3, #0
 8000f2a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f2c:	2300      	movs	r3, #0
 8000f2e:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f30:	1d3b      	adds	r3, r7, #4
 8000f32:	4619      	mov	r1, r3
 8000f34:	480f      	ldr	r0, [pc, #60]	; (8000f74 <MX_GPIO_Init+0xac>)
 8000f36:	f000 fdcb 	bl	8001ad0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = B1_Pin|B2_Pin;
 8000f3a:	2303      	movs	r3, #3
 8000f3c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f3e:	2300      	movs	r3, #0
 8000f40:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000f42:	2301      	movs	r3, #1
 8000f44:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f46:	1d3b      	adds	r3, r7, #4
 8000f48:	4619      	mov	r1, r3
 8000f4a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f4e:	f000 fdbf 	bl	8001ad0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B3_Pin;
 8000f52:	2340      	movs	r3, #64	; 0x40
 8000f54:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f56:	2300      	movs	r3, #0
 8000f58:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000f5a:	2301      	movs	r3, #1
 8000f5c:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(B3_GPIO_Port, &GPIO_InitStruct);
 8000f5e:	1d3b      	adds	r3, r7, #4
 8000f60:	4619      	mov	r1, r3
 8000f62:	4804      	ldr	r0, [pc, #16]	; (8000f74 <MX_GPIO_Init+0xac>)
 8000f64:	f000 fdb4 	bl	8001ad0 <HAL_GPIO_Init>

}
 8000f68:	bf00      	nop
 8000f6a:	3718      	adds	r7, #24
 8000f6c:	46bd      	mov	sp, r7
 8000f6e:	bd80      	pop	{r7, pc}
 8000f70:	48000400 	.word	0x48000400
 8000f74:	48000800 	.word	0x48000800

08000f78 <LL_RCC_LSE_SetDriveCapability>:
  *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMHIGH
  *         @arg @ref LL_RCC_LSEDRIVE_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_SetDriveCapability(uint32_t LSEDrive)
{
 8000f78:	b480      	push	{r7}
 8000f7a:	b083      	sub	sp, #12
 8000f7c:	af00      	add	r7, sp, #0
 8000f7e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
 8000f80:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000f84:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000f88:	f023 0218 	bic.w	r2, r3, #24
 8000f8c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	4313      	orrs	r3, r2
 8000f94:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8000f98:	bf00      	nop
 8000f9a:	370c      	adds	r7, #12
 8000f9c:	46bd      	mov	sp, r7
 8000f9e:	bc80      	pop	{r7}
 8000fa0:	4770      	bx	lr

08000fa2 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000fa2:	b580      	push	{r7, lr}
 8000fa4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000fa6:	f000 fb99 	bl	80016dc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000faa:	f000 f80d 	bl	8000fc8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000fae:	f7ff ff8b 	bl	8000ec8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000fb2:	f000 facf 	bl	8001554 <MX_USART2_UART_Init>
  MX_SUBGHZ_Init();
 8000fb6:	f000 f941 	bl	800123c <MX_SUBGHZ_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in freertos.c) */
 8000fba:	f005 f8cf 	bl	800615c <osKernelInitialize>
  MX_FREERTOS_Init();
 8000fbe:	f7ff ff45 	bl	8000e4c <MX_FREERTOS_Init>
  /* Start scheduler */
  osKernelStart();
 8000fc2:	f005 f8fd 	bl	80061c0 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000fc6:	e7fe      	b.n	8000fc6 <main+0x24>

08000fc8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	b09a      	sub	sp, #104	; 0x68
 8000fcc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000fce:	f107 0320 	add.w	r3, r7, #32
 8000fd2:	2248      	movs	r2, #72	; 0x48
 8000fd4:	2100      	movs	r1, #0
 8000fd6:	4618      	mov	r0, r3
 8000fd8:	f00b fdab 	bl	800cb32 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000fdc:	1d3b      	adds	r3, r7, #4
 8000fde:	2200      	movs	r2, #0
 8000fe0:	601a      	str	r2, [r3, #0]
 8000fe2:	605a      	str	r2, [r3, #4]
 8000fe4:	609a      	str	r2, [r3, #8]
 8000fe6:	60da      	str	r2, [r3, #12]
 8000fe8:	611a      	str	r2, [r3, #16]
 8000fea:	615a      	str	r2, [r3, #20]
 8000fec:	619a      	str	r2, [r3, #24]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000fee:	f000 feff 	bl	8001df0 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8000ff2:	2000      	movs	r0, #0
 8000ff4:	f7ff ffc0 	bl	8000f78 <LL_RCC_LSE_SetDriveCapability>
  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000ff8:	4b1e      	ldr	r3, [pc, #120]	; (8001074 <SystemClock_Config+0xac>)
 8000ffa:	681b      	ldr	r3, [r3, #0]
 8000ffc:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001000:	4a1c      	ldr	r2, [pc, #112]	; (8001074 <SystemClock_Config+0xac>)
 8001002:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001006:	6013      	str	r3, [r2, #0]
 8001008:	4b1a      	ldr	r3, [pc, #104]	; (8001074 <SystemClock_Config+0xac>)
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001010:	603b      	str	r3, [r7, #0]
 8001012:	683b      	ldr	r3, [r7, #0]
  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8001014:	2324      	movs	r3, #36	; 0x24
 8001016:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001018:	2381      	movs	r3, #129	; 0x81
 800101a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800101c:	2301      	movs	r3, #1
 800101e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8001020:	2300      	movs	r3, #0
 8001022:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_11;
 8001024:	23b0      	movs	r3, #176	; 0xb0
 8001026:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001028:	2300      	movs	r3, #0
 800102a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800102c:	f107 0320 	add.w	r3, r7, #32
 8001030:	4618      	mov	r0, r3
 8001032:	f001 f9bb 	bl	80023ac <HAL_RCC_OscConfig>
 8001036:	4603      	mov	r3, r0
 8001038:	2b00      	cmp	r3, #0
 800103a:	d001      	beq.n	8001040 <SystemClock_Config+0x78>
  {
    Error_Handler();
 800103c:	f000 f82e 	bl	800109c <Error_Handler>
  }
  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK3|RCC_CLOCKTYPE_HCLK
 8001040:	234f      	movs	r3, #79	; 0x4f
 8001042:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_SYSCLK|RCC_CLOCKTYPE_PCLK1
                              |RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8001044:	2300      	movs	r3, #0
 8001046:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001048:	2300      	movs	r3, #0
 800104a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800104c:	2300      	movs	r3, #0
 800104e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001050:	2300      	movs	r3, #0
 8001052:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLK3Divider = RCC_SYSCLK_DIV1;
 8001054:	2300      	movs	r3, #0
 8001056:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001058:	1d3b      	adds	r3, r7, #4
 800105a:	2102      	movs	r1, #2
 800105c:	4618      	mov	r0, r3
 800105e:	f001 fd3f 	bl	8002ae0 <HAL_RCC_ClockConfig>
 8001062:	4603      	mov	r3, r0
 8001064:	2b00      	cmp	r3, #0
 8001066:	d001      	beq.n	800106c <SystemClock_Config+0xa4>
  {
    Error_Handler();
 8001068:	f000 f818 	bl	800109c <Error_Handler>
  }
}
 800106c:	bf00      	nop
 800106e:	3768      	adds	r7, #104	; 0x68
 8001070:	46bd      	mov	sp, r7
 8001072:	bd80      	pop	{r7, pc}
 8001074:	58000400 	.word	0x58000400

08001078 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	b082      	sub	sp, #8
 800107c:	af00      	add	r7, sp, #0
 800107e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	681b      	ldr	r3, [r3, #0]
 8001084:	4a04      	ldr	r2, [pc, #16]	; (8001098 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001086:	4293      	cmp	r3, r2
 8001088:	d101      	bne.n	800108e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800108a:	f000 fb47 	bl	800171c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800108e:	bf00      	nop
 8001090:	3708      	adds	r7, #8
 8001092:	46bd      	mov	sp, r7
 8001094:	bd80      	pop	{r7, pc}
 8001096:	bf00      	nop
 8001098:	40012c00 	.word	0x40012c00

0800109c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800109c:	b480      	push	{r7}
 800109e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80010a0:	b672      	cpsid	i
}
 80010a2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80010a4:	e7fe      	b.n	80010a4 <Error_Handler+0x8>

080010a6 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80010a6:	b580      	push	{r7, lr}
 80010a8:	af00      	add	r7, sp, #0

  /* USER CODE END MspInit 0 */

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80010aa:	2200      	movs	r2, #0
 80010ac:	210f      	movs	r1, #15
 80010ae:	f06f 0001 	mvn.w	r0, #1
 80010b2:	f000 fc28 	bl	8001906 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80010b6:	bf00      	nop
 80010b8:	bd80      	pop	{r7, pc}

080010ba <LL_APB2_GRP1_EnableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM16
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 80010ba:	b480      	push	{r7}
 80010bc:	b085      	sub	sp, #20
 80010be:	af00      	add	r7, sp, #0
 80010c0:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 80010c2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80010c6:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80010c8:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	4313      	orrs	r3, r2
 80010d0:	660b      	str	r3, [r1, #96]	; 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80010d2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80010d6:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	4013      	ands	r3, r2
 80010dc:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80010de:	68fb      	ldr	r3, [r7, #12]
}
 80010e0:	bf00      	nop
 80010e2:	3714      	adds	r7, #20
 80010e4:	46bd      	mov	sp, r7
 80010e6:	bc80      	pop	{r7}
 80010e8:	4770      	bx	lr
	...

080010ec <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b08e      	sub	sp, #56	; 0x38
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80010f4:	2300      	movs	r3, #0
 80010f6:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t              uwPrescalerValue = 0;
 80010f8:	2300      	movs	r3, #0
 80010fa:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 80010fc:	2300      	movs	r3, #0
 80010fe:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8001102:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8001106:	f7ff ffd8 	bl	80010ba <LL_APB2_GRP1_EnableClock>

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800110a:	f107 020c 	add.w	r2, r7, #12
 800110e:	f107 0310 	add.w	r3, r7, #16
 8001112:	4611      	mov	r1, r2
 8001114:	4618      	mov	r0, r3
 8001116:	f001 fefd 	bl	8002f14 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 800111a:	f001 fee9 	bl	8002ef0 <HAL_RCC_GetPCLK2Freq>
 800111e:	6338      	str	r0, [r7, #48]	; 0x30
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001120:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001122:	4a21      	ldr	r2, [pc, #132]	; (80011a8 <HAL_InitTick+0xbc>)
 8001124:	fba2 2303 	umull	r2, r3, r2, r3
 8001128:	0c9b      	lsrs	r3, r3, #18
 800112a:	3b01      	subs	r3, #1
 800112c:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 800112e:	4b1f      	ldr	r3, [pc, #124]	; (80011ac <HAL_InitTick+0xc0>)
 8001130:	4a1f      	ldr	r2, [pc, #124]	; (80011b0 <HAL_InitTick+0xc4>)
 8001132:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8001134:	4b1d      	ldr	r3, [pc, #116]	; (80011ac <HAL_InitTick+0xc0>)
 8001136:	f240 32e7 	movw	r2, #999	; 0x3e7
 800113a:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 800113c:	4a1b      	ldr	r2, [pc, #108]	; (80011ac <HAL_InitTick+0xc0>)
 800113e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001140:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8001142:	4b1a      	ldr	r3, [pc, #104]	; (80011ac <HAL_InitTick+0xc0>)
 8001144:	2200      	movs	r2, #0
 8001146:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001148:	4b18      	ldr	r3, [pc, #96]	; (80011ac <HAL_InitTick+0xc0>)
 800114a:	2200      	movs	r2, #0
 800114c:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim1);
 800114e:	4817      	ldr	r0, [pc, #92]	; (80011ac <HAL_InitTick+0xc0>)
 8001150:	f002 fe0c 	bl	8003d6c <HAL_TIM_Base_Init>
 8001154:	4603      	mov	r3, r0
 8001156:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  if (status == HAL_OK)
 800115a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800115e:	2b00      	cmp	r3, #0
 8001160:	d11b      	bne.n	800119a <HAL_InitTick+0xae>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8001162:	4812      	ldr	r0, [pc, #72]	; (80011ac <HAL_InitTick+0xc0>)
 8001164:	f002 fe62 	bl	8003e2c <HAL_TIM_Base_Start_IT>
 8001168:	4603      	mov	r3, r0
 800116a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    if (status == HAL_OK)
 800116e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8001172:	2b00      	cmp	r3, #0
 8001174:	d111      	bne.n	800119a <HAL_InitTick+0xae>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8001176:	2018      	movs	r0, #24
 8001178:	f000 fbdf 	bl	800193a <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	2b0f      	cmp	r3, #15
 8001180:	d808      	bhi.n	8001194 <HAL_InitTick+0xa8>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority, 0U);
 8001182:	2200      	movs	r2, #0
 8001184:	6879      	ldr	r1, [r7, #4]
 8001186:	2018      	movs	r0, #24
 8001188:	f000 fbbd 	bl	8001906 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800118c:	4a09      	ldr	r2, [pc, #36]	; (80011b4 <HAL_InitTick+0xc8>)
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	6013      	str	r3, [r2, #0]
 8001192:	e002      	b.n	800119a <HAL_InitTick+0xae>
      }
      else
      {
        status = HAL_ERROR;
 8001194:	2301      	movs	r3, #1
 8001196:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
      }
    }
  }
 /* Return function status */
  return status;
 800119a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
}
 800119e:	4618      	mov	r0, r3
 80011a0:	3738      	adds	r7, #56	; 0x38
 80011a2:	46bd      	mov	sp, r7
 80011a4:	bd80      	pop	{r7, pc}
 80011a6:	bf00      	nop
 80011a8:	431bde83 	.word	0x431bde83
 80011ac:	20002694 	.word	0x20002694
 80011b0:	40012c00 	.word	0x40012c00
 80011b4:	20000004 	.word	0x20000004

080011b8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80011b8:	b480      	push	{r7}
 80011ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80011bc:	e7fe      	b.n	80011bc <NMI_Handler+0x4>

080011be <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80011be:	b480      	push	{r7}
 80011c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80011c2:	e7fe      	b.n	80011c2 <HardFault_Handler+0x4>

080011c4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80011c4:	b480      	push	{r7}
 80011c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80011c8:	e7fe      	b.n	80011c8 <MemManage_Handler+0x4>

080011ca <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80011ca:	b480      	push	{r7}
 80011cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80011ce:	e7fe      	b.n	80011ce <BusFault_Handler+0x4>

080011d0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80011d0:	b480      	push	{r7}
 80011d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80011d4:	e7fe      	b.n	80011d4 <UsageFault_Handler+0x4>

080011d6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80011d6:	b480      	push	{r7}
 80011d8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80011da:	bf00      	nop
 80011dc:	46bd      	mov	sp, r7
 80011de:	bc80      	pop	{r7}
 80011e0:	4770      	bx	lr
	...

080011e4 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 Update Interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80011e8:	4802      	ldr	r0, [pc, #8]	; (80011f4 <TIM1_UP_IRQHandler+0x10>)
 80011ea:	f002 fe6b 	bl	8003ec4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 80011ee:	bf00      	nop
 80011f0:	bd80      	pop	{r7, pc}
 80011f2:	bf00      	nop
 80011f4:	20002694 	.word	0x20002694

080011f8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 Interrupt.
  */
void USART2_IRQHandler(void)
{
 80011f8:	b580      	push	{r7, lr}
 80011fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80011fc:	4802      	ldr	r0, [pc, #8]	; (8001208 <USART2_IRQHandler+0x10>)
 80011fe:	f003 f947 	bl	8004490 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001202:	bf00      	nop
 8001204:	bd80      	pop	{r7, pc}
 8001206:	bf00      	nop
 8001208:	200026ec 	.word	0x200026ec

0800120c <LL_APB3_GRP1_EnableClock>:
  * @param  Periphs This parameter can be a combination of the following values:
  *         @arg @ref LL_APB3_GRP1_PERIPH_SUBGHZSPI
  * @retval None
  */
__STATIC_INLINE void LL_APB3_GRP1_EnableClock(uint32_t Periphs)
{
 800120c:	b480      	push	{r7}
 800120e:	b085      	sub	sp, #20
 8001210:	af00      	add	r7, sp, #0
 8001212:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB3ENR, Periphs);
 8001214:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001218:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 800121a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	4313      	orrs	r3, r2
 8001222:	664b      	str	r3, [r1, #100]	; 0x64
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB3ENR, Periphs);
 8001224:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001228:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	4013      	ands	r3, r2
 800122e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001230:	68fb      	ldr	r3, [r7, #12]
}
 8001232:	bf00      	nop
 8001234:	3714      	adds	r7, #20
 8001236:	46bd      	mov	sp, r7
 8001238:	bc80      	pop	{r7}
 800123a:	4770      	bx	lr

0800123c <MX_SUBGHZ_Init>:

SUBGHZ_HandleTypeDef hsubghz;

/* SUBGHZ init function */
void MX_SUBGHZ_Init(void)
{
 800123c:	b580      	push	{r7, lr}
 800123e:	af00      	add	r7, sp, #0
  /* USER CODE END SUBGHZ_Init 0 */

  /* USER CODE BEGIN SUBGHZ_Init 1 */

  /* USER CODE END SUBGHZ_Init 1 */
  hsubghz.Init.BaudratePrescaler = SUBGHZSPI_BAUDRATEPRESCALER_4;
 8001240:	4b06      	ldr	r3, [pc, #24]	; (800125c <MX_SUBGHZ_Init+0x20>)
 8001242:	2208      	movs	r2, #8
 8001244:	601a      	str	r2, [r3, #0]
  if (HAL_SUBGHZ_Init(&hsubghz) != HAL_OK)
 8001246:	4805      	ldr	r0, [pc, #20]	; (800125c <MX_SUBGHZ_Init+0x20>)
 8001248:	f002 fa00 	bl	800364c <HAL_SUBGHZ_Init>
 800124c:	4603      	mov	r3, r0
 800124e:	2b00      	cmp	r3, #0
 8001250:	d001      	beq.n	8001256 <MX_SUBGHZ_Init+0x1a>
  {
    Error_Handler();
 8001252:	f7ff ff23 	bl	800109c <Error_Handler>
  }
  /* USER CODE BEGIN SUBGHZ_Init 2 */

  /* USER CODE END SUBGHZ_Init 2 */

}
 8001256:	bf00      	nop
 8001258:	bd80      	pop	{r7, pc}
 800125a:	bf00      	nop
 800125c:	200026e0 	.word	0x200026e0

08001260 <HAL_SUBGHZ_MspInit>:

void HAL_SUBGHZ_MspInit(SUBGHZ_HandleTypeDef* subghzHandle)
{
 8001260:	b580      	push	{r7, lr}
 8001262:	b082      	sub	sp, #8
 8001264:	af00      	add	r7, sp, #0
 8001266:	6078      	str	r0, [r7, #4]

  /* USER CODE BEGIN SUBGHZ_MspInit 0 */

  /* USER CODE END SUBGHZ_MspInit 0 */
    /* SUBGHZ clock enable */
    __HAL_RCC_SUBGHZSPI_CLK_ENABLE();
 8001268:	2001      	movs	r0, #1
 800126a:	f7ff ffcf 	bl	800120c <LL_APB3_GRP1_EnableClock>
  /* USER CODE BEGIN SUBGHZ_MspInit 1 */

  /* USER CODE END SUBGHZ_MspInit 1 */
}
 800126e:	bf00      	nop
 8001270:	3708      	adds	r7, #8
 8001272:	46bd      	mov	sp, r7
 8001274:	bd80      	pop	{r7, pc}

08001276 <SystemApp_Init>:
  * @brief initialises the system (dbg pins, trace, mbmux, systiemr, LPM, ...)
  * @param none
  * @retval  none
  */
void SystemApp_Init(void)
{
 8001276:	b480      	push	{r7}
 8001278:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SystemApp_Init_1 */

  /* USER CODE END SystemApp_Init_1 */
}
 800127a:	bf00      	nop
 800127c:	46bd      	mov	sp, r7
 800127e:	bc80      	pop	{r7}
 8001280:	4770      	bx	lr

08001282 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001282:	b480      	push	{r7}
 8001284:	af00      	add	r7, sp, #0
	return 1;
 8001286:	2301      	movs	r3, #1
}
 8001288:	4618      	mov	r0, r3
 800128a:	46bd      	mov	sp, r7
 800128c:	bc80      	pop	{r7}
 800128e:	4770      	bx	lr

08001290 <_kill>:

int _kill(int pid, int sig)
{
 8001290:	b580      	push	{r7, lr}
 8001292:	b082      	sub	sp, #8
 8001294:	af00      	add	r7, sp, #0
 8001296:	6078      	str	r0, [r7, #4]
 8001298:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800129a:	f00b fb19 	bl	800c8d0 <__errno>
 800129e:	4603      	mov	r3, r0
 80012a0:	2216      	movs	r2, #22
 80012a2:	601a      	str	r2, [r3, #0]
	return -1;
 80012a4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80012a8:	4618      	mov	r0, r3
 80012aa:	3708      	adds	r7, #8
 80012ac:	46bd      	mov	sp, r7
 80012ae:	bd80      	pop	{r7, pc}

080012b0 <_exit>:

void _exit (int status)
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	b082      	sub	sp, #8
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80012b8:	f04f 31ff 	mov.w	r1, #4294967295
 80012bc:	6878      	ldr	r0, [r7, #4]
 80012be:	f7ff ffe7 	bl	8001290 <_kill>
	while (1) {}		/* Make sure we hang here */
 80012c2:	e7fe      	b.n	80012c2 <_exit+0x12>

080012c4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80012c4:	b580      	push	{r7, lr}
 80012c6:	b086      	sub	sp, #24
 80012c8:	af00      	add	r7, sp, #0
 80012ca:	60f8      	str	r0, [r7, #12]
 80012cc:	60b9      	str	r1, [r7, #8]
 80012ce:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012d0:	2300      	movs	r3, #0
 80012d2:	617b      	str	r3, [r7, #20]
 80012d4:	e00a      	b.n	80012ec <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80012d6:	f3af 8000 	nop.w
 80012da:	4601      	mov	r1, r0
 80012dc:	68bb      	ldr	r3, [r7, #8]
 80012de:	1c5a      	adds	r2, r3, #1
 80012e0:	60ba      	str	r2, [r7, #8]
 80012e2:	b2ca      	uxtb	r2, r1
 80012e4:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012e6:	697b      	ldr	r3, [r7, #20]
 80012e8:	3301      	adds	r3, #1
 80012ea:	617b      	str	r3, [r7, #20]
 80012ec:	697a      	ldr	r2, [r7, #20]
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	429a      	cmp	r2, r3
 80012f2:	dbf0      	blt.n	80012d6 <_read+0x12>
	}

return len;
 80012f4:	687b      	ldr	r3, [r7, #4]
}
 80012f6:	4618      	mov	r0, r3
 80012f8:	3718      	adds	r7, #24
 80012fa:	46bd      	mov	sp, r7
 80012fc:	bd80      	pop	{r7, pc}

080012fe <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80012fe:	b580      	push	{r7, lr}
 8001300:	b086      	sub	sp, #24
 8001302:	af00      	add	r7, sp, #0
 8001304:	60f8      	str	r0, [r7, #12]
 8001306:	60b9      	str	r1, [r7, #8]
 8001308:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800130a:	2300      	movs	r3, #0
 800130c:	617b      	str	r3, [r7, #20]
 800130e:	e009      	b.n	8001324 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001310:	68bb      	ldr	r3, [r7, #8]
 8001312:	1c5a      	adds	r2, r3, #1
 8001314:	60ba      	str	r2, [r7, #8]
 8001316:	781b      	ldrb	r3, [r3, #0]
 8001318:	4618      	mov	r0, r3
 800131a:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800131e:	697b      	ldr	r3, [r7, #20]
 8001320:	3301      	adds	r3, #1
 8001322:	617b      	str	r3, [r7, #20]
 8001324:	697a      	ldr	r2, [r7, #20]
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	429a      	cmp	r2, r3
 800132a:	dbf1      	blt.n	8001310 <_write+0x12>
	}
	return len;
 800132c:	687b      	ldr	r3, [r7, #4]
}
 800132e:	4618      	mov	r0, r3
 8001330:	3718      	adds	r7, #24
 8001332:	46bd      	mov	sp, r7
 8001334:	bd80      	pop	{r7, pc}

08001336 <_close>:

int _close(int file)
{
 8001336:	b480      	push	{r7}
 8001338:	b083      	sub	sp, #12
 800133a:	af00      	add	r7, sp, #0
 800133c:	6078      	str	r0, [r7, #4]
	return -1;
 800133e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001342:	4618      	mov	r0, r3
 8001344:	370c      	adds	r7, #12
 8001346:	46bd      	mov	sp, r7
 8001348:	bc80      	pop	{r7}
 800134a:	4770      	bx	lr

0800134c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800134c:	b480      	push	{r7}
 800134e:	b083      	sub	sp, #12
 8001350:	af00      	add	r7, sp, #0
 8001352:	6078      	str	r0, [r7, #4]
 8001354:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001356:	683b      	ldr	r3, [r7, #0]
 8001358:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800135c:	605a      	str	r2, [r3, #4]
	return 0;
 800135e:	2300      	movs	r3, #0
}
 8001360:	4618      	mov	r0, r3
 8001362:	370c      	adds	r7, #12
 8001364:	46bd      	mov	sp, r7
 8001366:	bc80      	pop	{r7}
 8001368:	4770      	bx	lr

0800136a <_isatty>:

int _isatty(int file)
{
 800136a:	b480      	push	{r7}
 800136c:	b083      	sub	sp, #12
 800136e:	af00      	add	r7, sp, #0
 8001370:	6078      	str	r0, [r7, #4]
	return 1;
 8001372:	2301      	movs	r3, #1
}
 8001374:	4618      	mov	r0, r3
 8001376:	370c      	adds	r7, #12
 8001378:	46bd      	mov	sp, r7
 800137a:	bc80      	pop	{r7}
 800137c:	4770      	bx	lr

0800137e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800137e:	b480      	push	{r7}
 8001380:	b085      	sub	sp, #20
 8001382:	af00      	add	r7, sp, #0
 8001384:	60f8      	str	r0, [r7, #12]
 8001386:	60b9      	str	r1, [r7, #8]
 8001388:	607a      	str	r2, [r7, #4]
	return 0;
 800138a:	2300      	movs	r3, #0
}
 800138c:	4618      	mov	r0, r3
 800138e:	3714      	adds	r7, #20
 8001390:	46bd      	mov	sp, r7
 8001392:	bc80      	pop	{r7}
 8001394:	4770      	bx	lr
	...

08001398 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001398:	b580      	push	{r7, lr}
 800139a:	b086      	sub	sp, #24
 800139c:	af00      	add	r7, sp, #0
 800139e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80013a0:	4a14      	ldr	r2, [pc, #80]	; (80013f4 <_sbrk+0x5c>)
 80013a2:	4b15      	ldr	r3, [pc, #84]	; (80013f8 <_sbrk+0x60>)
 80013a4:	1ad3      	subs	r3, r2, r3
 80013a6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80013a8:	697b      	ldr	r3, [r7, #20]
 80013aa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80013ac:	4b13      	ldr	r3, [pc, #76]	; (80013fc <_sbrk+0x64>)
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d102      	bne.n	80013ba <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80013b4:	4b11      	ldr	r3, [pc, #68]	; (80013fc <_sbrk+0x64>)
 80013b6:	4a12      	ldr	r2, [pc, #72]	; (8001400 <_sbrk+0x68>)
 80013b8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80013ba:	4b10      	ldr	r3, [pc, #64]	; (80013fc <_sbrk+0x64>)
 80013bc:	681a      	ldr	r2, [r3, #0]
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	4413      	add	r3, r2
 80013c2:	693a      	ldr	r2, [r7, #16]
 80013c4:	429a      	cmp	r2, r3
 80013c6:	d207      	bcs.n	80013d8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80013c8:	f00b fa82 	bl	800c8d0 <__errno>
 80013cc:	4603      	mov	r3, r0
 80013ce:	220c      	movs	r2, #12
 80013d0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80013d2:	f04f 33ff 	mov.w	r3, #4294967295
 80013d6:	e009      	b.n	80013ec <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80013d8:	4b08      	ldr	r3, [pc, #32]	; (80013fc <_sbrk+0x64>)
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80013de:	4b07      	ldr	r3, [pc, #28]	; (80013fc <_sbrk+0x64>)
 80013e0:	681a      	ldr	r2, [r3, #0]
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	4413      	add	r3, r2
 80013e6:	4a05      	ldr	r2, [pc, #20]	; (80013fc <_sbrk+0x64>)
 80013e8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80013ea:	68fb      	ldr	r3, [r7, #12]
}
 80013ec:	4618      	mov	r0, r3
 80013ee:	3718      	adds	r7, #24
 80013f0:	46bd      	mov	sp, r7
 80013f2:	bd80      	pop	{r7, pc}
 80013f4:	20008000 	.word	0x20008000
 80013f8:	00000400 	.word	0x00000400
 80013fc:	20000260 	.word	0x20000260
 8001400:	20002860 	.word	0x20002860

08001404 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001404:	b480      	push	{r7}
 8001406:	af00      	add	r7, sp, #0

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL*2UL))|(3UL << (11UL*2UL)));  /* set CP10 and CP11 Full Access */
#endif
}
 8001408:	bf00      	nop
 800140a:	46bd      	mov	sp, r7
 800140c:	bc80      	pop	{r7}
 800140e:	4770      	bx	lr

08001410 <TIMER_IF_Init>:

/* USER CODE END PFP */

/* Exported functions ---------------------------------------------------------*/
UTIL_TIMER_Status_t TIMER_IF_Init(void)
{
 8001410:	b480      	push	{r7}
 8001412:	b083      	sub	sp, #12
 8001414:	af00      	add	r7, sp, #0
  UTIL_TIMER_Status_t ret = UTIL_TIMER_OK;
 8001416:	2300      	movs	r3, #0
 8001418:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN TIMER_IF_Init */

  /* USER CODE END TIMER_IF_Init */
  return ret;
 800141a:	79fb      	ldrb	r3, [r7, #7]
}
 800141c:	4618      	mov	r0, r3
 800141e:	370c      	adds	r7, #12
 8001420:	46bd      	mov	sp, r7
 8001422:	bc80      	pop	{r7}
 8001424:	4770      	bx	lr

08001426 <TIMER_IF_StartTimer>:

UTIL_TIMER_Status_t TIMER_IF_StartTimer(uint32_t timeout)
{
 8001426:	b480      	push	{r7}
 8001428:	b085      	sub	sp, #20
 800142a:	af00      	add	r7, sp, #0
 800142c:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Status_t ret = UTIL_TIMER_OK;
 800142e:	2300      	movs	r3, #0
 8001430:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN TIMER_IF_StartTimer */

  /* USER CODE END TIMER_IF_StartTimer */
  return ret;
 8001432:	7bfb      	ldrb	r3, [r7, #15]
}
 8001434:	4618      	mov	r0, r3
 8001436:	3714      	adds	r7, #20
 8001438:	46bd      	mov	sp, r7
 800143a:	bc80      	pop	{r7}
 800143c:	4770      	bx	lr

0800143e <TIMER_IF_StopTimer>:

UTIL_TIMER_Status_t TIMER_IF_StopTimer(void)
{
 800143e:	b480      	push	{r7}
 8001440:	b083      	sub	sp, #12
 8001442:	af00      	add	r7, sp, #0
  UTIL_TIMER_Status_t ret = UTIL_TIMER_OK;
 8001444:	2300      	movs	r3, #0
 8001446:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN TIMER_IF_StopTimer */

  /* USER CODE END TIMER_IF_StopTimer */
  return ret;
 8001448:	79fb      	ldrb	r3, [r7, #7]
}
 800144a:	4618      	mov	r0, r3
 800144c:	370c      	adds	r7, #12
 800144e:	46bd      	mov	sp, r7
 8001450:	bc80      	pop	{r7}
 8001452:	4770      	bx	lr

08001454 <TIMER_IF_SetTimerContext>:

uint32_t TIMER_IF_SetTimerContext(void)
{
 8001454:	b480      	push	{r7}
 8001456:	b083      	sub	sp, #12
 8001458:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 800145a:	2300      	movs	r3, #0
 800145c:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_SetTimerContext */

  /* USER CODE END TIMER_IF_SetTimerContext */
  return ret;
 800145e:	687b      	ldr	r3, [r7, #4]
}
 8001460:	4618      	mov	r0, r3
 8001462:	370c      	adds	r7, #12
 8001464:	46bd      	mov	sp, r7
 8001466:	bc80      	pop	{r7}
 8001468:	4770      	bx	lr

0800146a <TIMER_IF_GetTimerContext>:

uint32_t TIMER_IF_GetTimerContext(void)
{
 800146a:	b480      	push	{r7}
 800146c:	b083      	sub	sp, #12
 800146e:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 8001470:	2300      	movs	r3, #0
 8001472:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetTimerContext */

  /* USER CODE END TIMER_IF_GetTimerContext */
  return ret;
 8001474:	687b      	ldr	r3, [r7, #4]
}
 8001476:	4618      	mov	r0, r3
 8001478:	370c      	adds	r7, #12
 800147a:	46bd      	mov	sp, r7
 800147c:	bc80      	pop	{r7}
 800147e:	4770      	bx	lr

08001480 <TIMER_IF_GetTimerElapsedTime>:

uint32_t TIMER_IF_GetTimerElapsedTime(void)
{
 8001480:	b480      	push	{r7}
 8001482:	b083      	sub	sp, #12
 8001484:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 8001486:	2300      	movs	r3, #0
 8001488:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetTimerElapsedTime */

  /* USER CODE END TIMER_IF_GetTimerElapsedTime */
  return ret;
 800148a:	687b      	ldr	r3, [r7, #4]
}
 800148c:	4618      	mov	r0, r3
 800148e:	370c      	adds	r7, #12
 8001490:	46bd      	mov	sp, r7
 8001492:	bc80      	pop	{r7}
 8001494:	4770      	bx	lr

08001496 <TIMER_IF_GetTimerValue>:

uint32_t TIMER_IF_GetTimerValue(void)
{
 8001496:	b480      	push	{r7}
 8001498:	b083      	sub	sp, #12
 800149a:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 800149c:	2300      	movs	r3, #0
 800149e:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetTimerValue */

  /* USER CODE END TIMER_IF_GetTimerValue */
  return ret;
 80014a0:	687b      	ldr	r3, [r7, #4]
}
 80014a2:	4618      	mov	r0, r3
 80014a4:	370c      	adds	r7, #12
 80014a6:	46bd      	mov	sp, r7
 80014a8:	bc80      	pop	{r7}
 80014aa:	4770      	bx	lr

080014ac <TIMER_IF_GetMinimumTimeout>:

uint32_t TIMER_IF_GetMinimumTimeout(void)
{
 80014ac:	b480      	push	{r7}
 80014ae:	b083      	sub	sp, #12
 80014b0:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 80014b2:	2300      	movs	r3, #0
 80014b4:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetMinimumTimeout */

  /* USER CODE END TIMER_IF_GetMinimumTimeout */
  return ret;
 80014b6:	687b      	ldr	r3, [r7, #4]
}
 80014b8:	4618      	mov	r0, r3
 80014ba:	370c      	adds	r7, #12
 80014bc:	46bd      	mov	sp, r7
 80014be:	bc80      	pop	{r7}
 80014c0:	4770      	bx	lr

080014c2 <TIMER_IF_Convert_ms2Tick>:

uint32_t TIMER_IF_Convert_ms2Tick(uint32_t timeMilliSec)
{
 80014c2:	b480      	push	{r7}
 80014c4:	b085      	sub	sp, #20
 80014c6:	af00      	add	r7, sp, #0
 80014c8:	6078      	str	r0, [r7, #4]
  uint32_t ret = 0;
 80014ca:	2300      	movs	r3, #0
 80014cc:	60fb      	str	r3, [r7, #12]
  /* USER CODE BEGIN TIMER_IF_Convert_ms2Tick */

  /* USER CODE END TIMER_IF_Convert_ms2Tick */
  return ret;
 80014ce:	68fb      	ldr	r3, [r7, #12]
}
 80014d0:	4618      	mov	r0, r3
 80014d2:	3714      	adds	r7, #20
 80014d4:	46bd      	mov	sp, r7
 80014d6:	bc80      	pop	{r7}
 80014d8:	4770      	bx	lr

080014da <TIMER_IF_Convert_Tick2ms>:

uint32_t TIMER_IF_Convert_Tick2ms(uint32_t tick)
{
 80014da:	b480      	push	{r7}
 80014dc:	b085      	sub	sp, #20
 80014de:	af00      	add	r7, sp, #0
 80014e0:	6078      	str	r0, [r7, #4]
  uint32_t ret = 0;
 80014e2:	2300      	movs	r3, #0
 80014e4:	60fb      	str	r3, [r7, #12]
  /* USER CODE BEGIN TIMER_IF_Convert_Tick2ms */

  /* USER CODE END TIMER_IF_Convert_Tick2ms */
    return ret;
 80014e6:	68fb      	ldr	r3, [r7, #12]
}
 80014e8:	4618      	mov	r0, r3
 80014ea:	3714      	adds	r7, #20
 80014ec:	46bd      	mov	sp, r7
 80014ee:	bc80      	pop	{r7}
 80014f0:	4770      	bx	lr

080014f2 <LL_AHB2_GRP1_EnableClock>:
{
 80014f2:	b480      	push	{r7}
 80014f4:	b085      	sub	sp, #20
 80014f6:	af00      	add	r7, sp, #0
 80014f8:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80014fa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80014fe:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001500:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	4313      	orrs	r3, r2
 8001508:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800150a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800150e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	4013      	ands	r3, r2
 8001514:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001516:	68fb      	ldr	r3, [r7, #12]
}
 8001518:	bf00      	nop
 800151a:	3714      	adds	r7, #20
 800151c:	46bd      	mov	sp, r7
 800151e:	bc80      	pop	{r7}
 8001520:	4770      	bx	lr

08001522 <LL_APB1_GRP1_EnableClock>:
{
 8001522:	b480      	push	{r7}
 8001524:	b085      	sub	sp, #20
 8001526:	af00      	add	r7, sp, #0
 8001528:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 800152a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800152e:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001530:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	4313      	orrs	r3, r2
 8001538:	658b      	str	r3, [r1, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 800153a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800153e:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	4013      	ands	r3, r2
 8001544:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001546:	68fb      	ldr	r3, [r7, #12]
}
 8001548:	bf00      	nop
 800154a:	3714      	adds	r7, #20
 800154c:	46bd      	mov	sp, r7
 800154e:	bc80      	pop	{r7}
 8001550:	4770      	bx	lr
	...

08001554 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001554:	b580      	push	{r7, lr}
 8001556:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001558:	4b22      	ldr	r3, [pc, #136]	; (80015e4 <MX_USART2_UART_Init+0x90>)
 800155a:	4a23      	ldr	r2, [pc, #140]	; (80015e8 <MX_USART2_UART_Init+0x94>)
 800155c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800155e:	4b21      	ldr	r3, [pc, #132]	; (80015e4 <MX_USART2_UART_Init+0x90>)
 8001560:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001564:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001566:	4b1f      	ldr	r3, [pc, #124]	; (80015e4 <MX_USART2_UART_Init+0x90>)
 8001568:	2200      	movs	r2, #0
 800156a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800156c:	4b1d      	ldr	r3, [pc, #116]	; (80015e4 <MX_USART2_UART_Init+0x90>)
 800156e:	2200      	movs	r2, #0
 8001570:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001572:	4b1c      	ldr	r3, [pc, #112]	; (80015e4 <MX_USART2_UART_Init+0x90>)
 8001574:	2200      	movs	r2, #0
 8001576:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001578:	4b1a      	ldr	r3, [pc, #104]	; (80015e4 <MX_USART2_UART_Init+0x90>)
 800157a:	220c      	movs	r2, #12
 800157c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800157e:	4b19      	ldr	r3, [pc, #100]	; (80015e4 <MX_USART2_UART_Init+0x90>)
 8001580:	2200      	movs	r2, #0
 8001582:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001584:	4b17      	ldr	r3, [pc, #92]	; (80015e4 <MX_USART2_UART_Init+0x90>)
 8001586:	2200      	movs	r2, #0
 8001588:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800158a:	4b16      	ldr	r3, [pc, #88]	; (80015e4 <MX_USART2_UART_Init+0x90>)
 800158c:	2200      	movs	r2, #0
 800158e:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001590:	4b14      	ldr	r3, [pc, #80]	; (80015e4 <MX_USART2_UART_Init+0x90>)
 8001592:	2200      	movs	r2, #0
 8001594:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001596:	4b13      	ldr	r3, [pc, #76]	; (80015e4 <MX_USART2_UART_Init+0x90>)
 8001598:	2200      	movs	r2, #0
 800159a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800159c:	4811      	ldr	r0, [pc, #68]	; (80015e4 <MX_USART2_UART_Init+0x90>)
 800159e:	f002 fe73 	bl	8004288 <HAL_UART_Init>
 80015a2:	4603      	mov	r3, r0
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d001      	beq.n	80015ac <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 80015a8:	f7ff fd78 	bl	800109c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80015ac:	2100      	movs	r1, #0
 80015ae:	480d      	ldr	r0, [pc, #52]	; (80015e4 <MX_USART2_UART_Init+0x90>)
 80015b0:	f004 fad3 	bl	8005b5a <HAL_UARTEx_SetTxFifoThreshold>
 80015b4:	4603      	mov	r3, r0
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d001      	beq.n	80015be <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 80015ba:	f7ff fd6f 	bl	800109c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80015be:	2100      	movs	r1, #0
 80015c0:	4808      	ldr	r0, [pc, #32]	; (80015e4 <MX_USART2_UART_Init+0x90>)
 80015c2:	f004 fb08 	bl	8005bd6 <HAL_UARTEx_SetRxFifoThreshold>
 80015c6:	4603      	mov	r3, r0
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d001      	beq.n	80015d0 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 80015cc:	f7ff fd66 	bl	800109c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80015d0:	4804      	ldr	r0, [pc, #16]	; (80015e4 <MX_USART2_UART_Init+0x90>)
 80015d2:	f004 fa8a 	bl	8005aea <HAL_UARTEx_DisableFifoMode>
 80015d6:	4603      	mov	r3, r0
 80015d8:	2b00      	cmp	r3, #0
 80015da:	d001      	beq.n	80015e0 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 80015dc:	f7ff fd5e 	bl	800109c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80015e0:	bf00      	nop
 80015e2:	bd80      	pop	{r7, pc}
 80015e4:	200026ec 	.word	0x200026ec
 80015e8:	40004400 	.word	0x40004400

080015ec <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80015ec:	b580      	push	{r7, lr}
 80015ee:	b096      	sub	sp, #88	; 0x58
 80015f0:	af00      	add	r7, sp, #0
 80015f2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015f4:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80015f8:	2200      	movs	r2, #0
 80015fa:	601a      	str	r2, [r3, #0]
 80015fc:	605a      	str	r2, [r3, #4]
 80015fe:	609a      	str	r2, [r3, #8]
 8001600:	60da      	str	r2, [r3, #12]
 8001602:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001604:	f107 030c 	add.w	r3, r7, #12
 8001608:	2238      	movs	r2, #56	; 0x38
 800160a:	2100      	movs	r1, #0
 800160c:	4618      	mov	r0, r3
 800160e:	f00b fa90 	bl	800cb32 <memset>
  if(uartHandle->Instance==USART2)
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	4a1b      	ldr	r2, [pc, #108]	; (8001684 <HAL_UART_MspInit+0x98>)
 8001618:	4293      	cmp	r3, r2
 800161a:	d12e      	bne.n	800167a <HAL_UART_MspInit+0x8e>
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
  /** Initializes the peripherals clocks
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800161c:	2302      	movs	r3, #2
 800161e:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001620:	f44f 2340 	mov.w	r3, #786432	; 0xc0000
 8001624:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001626:	f107 030c 	add.w	r3, r7, #12
 800162a:	4618      	mov	r0, r3
 800162c:	f001 fe5a 	bl	80032e4 <HAL_RCCEx_PeriphCLKConfig>
 8001630:	4603      	mov	r3, r0
 8001632:	2b00      	cmp	r3, #0
 8001634:	d001      	beq.n	800163a <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8001636:	f7ff fd31 	bl	800109c <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800163a:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 800163e:	f7ff ff70 	bl	8001522 <LL_APB1_GRP1_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001642:	2001      	movs	r0, #1
 8001644:	f7ff ff55 	bl	80014f2 <LL_AHB2_GRP1_EnableClock>
    /**USART2 GPIO Configuration
    PA3     ------> USART2_RX
    PA2     ------> USART2_TX
    */
    GPIO_InitStruct.Pin = T_VCP_RX_Pin|T_VCP_RXA2_Pin;
 8001648:	230c      	movs	r3, #12
 800164a:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800164c:	2302      	movs	r3, #2
 800164e:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001650:	2300      	movs	r3, #0
 8001652:	64fb      	str	r3, [r7, #76]	; 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001654:	2300      	movs	r3, #0
 8001656:	653b      	str	r3, [r7, #80]	; 0x50
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001658:	2307      	movs	r3, #7
 800165a:	657b      	str	r3, [r7, #84]	; 0x54
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800165c:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001660:	4619      	mov	r1, r3
 8001662:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001666:	f000 fa33 	bl	8001ad0 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 800166a:	2200      	movs	r2, #0
 800166c:	2105      	movs	r1, #5
 800166e:	2025      	movs	r0, #37	; 0x25
 8001670:	f000 f949 	bl	8001906 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001674:	2025      	movs	r0, #37	; 0x25
 8001676:	f000 f960 	bl	800193a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 800167a:	bf00      	nop
 800167c:	3758      	adds	r7, #88	; 0x58
 800167e:	46bd      	mov	sp, r7
 8001680:	bd80      	pop	{r7, pc}
 8001682:	bf00      	nop
 8001684:	40004400 	.word	0x40004400

08001688 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001688:	480d      	ldr	r0, [pc, #52]	; (80016c0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800168a:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 800168c:	f7ff feba 	bl	8001404 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001690:	480c      	ldr	r0, [pc, #48]	; (80016c4 <LoopForever+0x6>)
  ldr r1, =_edata
 8001692:	490d      	ldr	r1, [pc, #52]	; (80016c8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001694:	4a0d      	ldr	r2, [pc, #52]	; (80016cc <LoopForever+0xe>)
  movs r3, #0
 8001696:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001698:	e002      	b.n	80016a0 <LoopCopyDataInit>

0800169a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800169a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800169c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800169e:	3304      	adds	r3, #4

080016a0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80016a0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80016a2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80016a4:	d3f9      	bcc.n	800169a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80016a6:	4a0a      	ldr	r2, [pc, #40]	; (80016d0 <LoopForever+0x12>)
  ldr r4, =_ebss
 80016a8:	4c0a      	ldr	r4, [pc, #40]	; (80016d4 <LoopForever+0x16>)
  movs r3, #0
 80016aa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80016ac:	e001      	b.n	80016b2 <LoopFillZerobss>

080016ae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80016ae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80016b0:	3204      	adds	r2, #4

080016b2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80016b2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80016b4:	d3fb      	bcc.n	80016ae <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80016b6:	f00b fa07 	bl	800cac8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80016ba:	f7ff fc72 	bl	8000fa2 <main>

080016be <LoopForever>:

LoopForever:
    b LoopForever
 80016be:	e7fe      	b.n	80016be <LoopForever>
  ldr   r0, =_estack
 80016c0:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 80016c4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80016c8:	20000244 	.word	0x20000244
  ldr r2, =_sidata
 80016cc:	08010294 	.word	0x08010294
  ldr r2, =_sbss
 80016d0:	20000244 	.word	0x20000244
  ldr r4, =_ebss
 80016d4:	2000285c 	.word	0x2000285c

080016d8 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80016d8:	e7fe      	b.n	80016d8 <ADC_IRQHandler>
	...

080016dc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80016dc:	b580      	push	{r7, lr}
 80016de:	b082      	sub	sp, #8
 80016e0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80016e2:	2300      	movs	r3, #0
 80016e4:	71fb      	strb	r3, [r7, #7]
#endif /* PREFETCH_ENABLE */

#ifdef CORE_CM0PLUS
#else
  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80016e6:	2003      	movs	r0, #3
 80016e8:	f000 f902 	bl	80018f0 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(DUAL_CORE) && defined(CORE_CM0PLUS)
  SystemCoreClock = HAL_RCC_GetHCLK2Freq();
#else
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 80016ec:	f001 fbda 	bl	8002ea4 <HAL_RCC_GetHCLKFreq>
 80016f0:	4603      	mov	r3, r0
 80016f2:	4a09      	ldr	r2, [pc, #36]	; (8001718 <HAL_Init+0x3c>)
 80016f4:	6013      	str	r3, [r2, #0]
#endif

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80016f6:	200f      	movs	r0, #15
 80016f8:	f7ff fcf8 	bl	80010ec <HAL_InitTick>
 80016fc:	4603      	mov	r3, r0
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d002      	beq.n	8001708 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8001702:	2301      	movs	r3, #1
 8001704:	71fb      	strb	r3, [r7, #7]
 8001706:	e001      	b.n	800170c <HAL_Init+0x30>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001708:	f7ff fccd 	bl	80010a6 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800170c:	79fb      	ldrb	r3, [r7, #7]
}
 800170e:	4618      	mov	r0, r3
 8001710:	3708      	adds	r7, #8
 8001712:	46bd      	mov	sp, r7
 8001714:	bd80      	pop	{r7, pc}
 8001716:	bf00      	nop
 8001718:	20000000 	.word	0x20000000

0800171c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800171c:	b480      	push	{r7}
 800171e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001720:	4b05      	ldr	r3, [pc, #20]	; (8001738 <HAL_IncTick+0x1c>)
 8001722:	781b      	ldrb	r3, [r3, #0]
 8001724:	461a      	mov	r2, r3
 8001726:	4b05      	ldr	r3, [pc, #20]	; (800173c <HAL_IncTick+0x20>)
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	4413      	add	r3, r2
 800172c:	4a03      	ldr	r2, [pc, #12]	; (800173c <HAL_IncTick+0x20>)
 800172e:	6013      	str	r3, [r2, #0]
}
 8001730:	bf00      	nop
 8001732:	46bd      	mov	sp, r7
 8001734:	bc80      	pop	{r7}
 8001736:	4770      	bx	lr
 8001738:	20000008 	.word	0x20000008
 800173c:	2000277c 	.word	0x2000277c

08001740 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001740:	b480      	push	{r7}
 8001742:	af00      	add	r7, sp, #0
  return uwTick;
 8001744:	4b02      	ldr	r3, [pc, #8]	; (8001750 <HAL_GetTick+0x10>)
 8001746:	681b      	ldr	r3, [r3, #0]
}
 8001748:	4618      	mov	r0, r3
 800174a:	46bd      	mov	sp, r7
 800174c:	bc80      	pop	{r7}
 800174e:	4770      	bx	lr
 8001750:	2000277c 	.word	0x2000277c

08001754 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001754:	b580      	push	{r7, lr}
 8001756:	b084      	sub	sp, #16
 8001758:	af00      	add	r7, sp, #0
 800175a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800175c:	f7ff fff0 	bl	8001740 <HAL_GetTick>
 8001760:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001766:	68fb      	ldr	r3, [r7, #12]
 8001768:	f1b3 3fff 	cmp.w	r3, #4294967295
 800176c:	d005      	beq.n	800177a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800176e:	4b0a      	ldr	r3, [pc, #40]	; (8001798 <HAL_Delay+0x44>)
 8001770:	781b      	ldrb	r3, [r3, #0]
 8001772:	461a      	mov	r2, r3
 8001774:	68fb      	ldr	r3, [r7, #12]
 8001776:	4413      	add	r3, r2
 8001778:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800177a:	bf00      	nop
 800177c:	f7ff ffe0 	bl	8001740 <HAL_GetTick>
 8001780:	4602      	mov	r2, r0
 8001782:	68bb      	ldr	r3, [r7, #8]
 8001784:	1ad3      	subs	r3, r2, r3
 8001786:	68fa      	ldr	r2, [r7, #12]
 8001788:	429a      	cmp	r2, r3
 800178a:	d8f7      	bhi.n	800177c <HAL_Delay+0x28>
  {
  }
}
 800178c:	bf00      	nop
 800178e:	bf00      	nop
 8001790:	3710      	adds	r7, #16
 8001792:	46bd      	mov	sp, r7
 8001794:	bd80      	pop	{r7, pc}
 8001796:	bf00      	nop
 8001798:	20000008 	.word	0x20000008

0800179c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800179c:	b480      	push	{r7}
 800179e:	b085      	sub	sp, #20
 80017a0:	af00      	add	r7, sp, #0
 80017a2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	f003 0307 	and.w	r3, r3, #7
 80017aa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80017ac:	4b0c      	ldr	r3, [pc, #48]	; (80017e0 <__NVIC_SetPriorityGrouping+0x44>)
 80017ae:	68db      	ldr	r3, [r3, #12]
 80017b0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80017b2:	68ba      	ldr	r2, [r7, #8]
 80017b4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80017b8:	4013      	ands	r3, r2
 80017ba:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80017bc:	68fb      	ldr	r3, [r7, #12]
 80017be:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80017c0:	68bb      	ldr	r3, [r7, #8]
 80017c2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80017c4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80017c8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80017cc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80017ce:	4a04      	ldr	r2, [pc, #16]	; (80017e0 <__NVIC_SetPriorityGrouping+0x44>)
 80017d0:	68bb      	ldr	r3, [r7, #8]
 80017d2:	60d3      	str	r3, [r2, #12]
}
 80017d4:	bf00      	nop
 80017d6:	3714      	adds	r7, #20
 80017d8:	46bd      	mov	sp, r7
 80017da:	bc80      	pop	{r7}
 80017dc:	4770      	bx	lr
 80017de:	bf00      	nop
 80017e0:	e000ed00 	.word	0xe000ed00

080017e4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80017e4:	b480      	push	{r7}
 80017e6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80017e8:	4b04      	ldr	r3, [pc, #16]	; (80017fc <__NVIC_GetPriorityGrouping+0x18>)
 80017ea:	68db      	ldr	r3, [r3, #12]
 80017ec:	0a1b      	lsrs	r3, r3, #8
 80017ee:	f003 0307 	and.w	r3, r3, #7
}
 80017f2:	4618      	mov	r0, r3
 80017f4:	46bd      	mov	sp, r7
 80017f6:	bc80      	pop	{r7}
 80017f8:	4770      	bx	lr
 80017fa:	bf00      	nop
 80017fc:	e000ed00 	.word	0xe000ed00

08001800 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001800:	b480      	push	{r7}
 8001802:	b083      	sub	sp, #12
 8001804:	af00      	add	r7, sp, #0
 8001806:	4603      	mov	r3, r0
 8001808:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800180a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800180e:	2b00      	cmp	r3, #0
 8001810:	db0b      	blt.n	800182a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001812:	79fb      	ldrb	r3, [r7, #7]
 8001814:	f003 021f 	and.w	r2, r3, #31
 8001818:	4906      	ldr	r1, [pc, #24]	; (8001834 <__NVIC_EnableIRQ+0x34>)
 800181a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800181e:	095b      	lsrs	r3, r3, #5
 8001820:	2001      	movs	r0, #1
 8001822:	fa00 f202 	lsl.w	r2, r0, r2
 8001826:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800182a:	bf00      	nop
 800182c:	370c      	adds	r7, #12
 800182e:	46bd      	mov	sp, r7
 8001830:	bc80      	pop	{r7}
 8001832:	4770      	bx	lr
 8001834:	e000e100 	.word	0xe000e100

08001838 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001838:	b480      	push	{r7}
 800183a:	b083      	sub	sp, #12
 800183c:	af00      	add	r7, sp, #0
 800183e:	4603      	mov	r3, r0
 8001840:	6039      	str	r1, [r7, #0]
 8001842:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001844:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001848:	2b00      	cmp	r3, #0
 800184a:	db0a      	blt.n	8001862 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800184c:	683b      	ldr	r3, [r7, #0]
 800184e:	b2da      	uxtb	r2, r3
 8001850:	490c      	ldr	r1, [pc, #48]	; (8001884 <__NVIC_SetPriority+0x4c>)
 8001852:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001856:	0112      	lsls	r2, r2, #4
 8001858:	b2d2      	uxtb	r2, r2
 800185a:	440b      	add	r3, r1
 800185c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001860:	e00a      	b.n	8001878 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001862:	683b      	ldr	r3, [r7, #0]
 8001864:	b2da      	uxtb	r2, r3
 8001866:	4908      	ldr	r1, [pc, #32]	; (8001888 <__NVIC_SetPriority+0x50>)
 8001868:	79fb      	ldrb	r3, [r7, #7]
 800186a:	f003 030f 	and.w	r3, r3, #15
 800186e:	3b04      	subs	r3, #4
 8001870:	0112      	lsls	r2, r2, #4
 8001872:	b2d2      	uxtb	r2, r2
 8001874:	440b      	add	r3, r1
 8001876:	761a      	strb	r2, [r3, #24]
}
 8001878:	bf00      	nop
 800187a:	370c      	adds	r7, #12
 800187c:	46bd      	mov	sp, r7
 800187e:	bc80      	pop	{r7}
 8001880:	4770      	bx	lr
 8001882:	bf00      	nop
 8001884:	e000e100 	.word	0xe000e100
 8001888:	e000ed00 	.word	0xe000ed00

0800188c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800188c:	b480      	push	{r7}
 800188e:	b089      	sub	sp, #36	; 0x24
 8001890:	af00      	add	r7, sp, #0
 8001892:	60f8      	str	r0, [r7, #12]
 8001894:	60b9      	str	r1, [r7, #8]
 8001896:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001898:	68fb      	ldr	r3, [r7, #12]
 800189a:	f003 0307 	and.w	r3, r3, #7
 800189e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80018a0:	69fb      	ldr	r3, [r7, #28]
 80018a2:	f1c3 0307 	rsb	r3, r3, #7
 80018a6:	2b04      	cmp	r3, #4
 80018a8:	bf28      	it	cs
 80018aa:	2304      	movcs	r3, #4
 80018ac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80018ae:	69fb      	ldr	r3, [r7, #28]
 80018b0:	3304      	adds	r3, #4
 80018b2:	2b06      	cmp	r3, #6
 80018b4:	d902      	bls.n	80018bc <NVIC_EncodePriority+0x30>
 80018b6:	69fb      	ldr	r3, [r7, #28]
 80018b8:	3b03      	subs	r3, #3
 80018ba:	e000      	b.n	80018be <NVIC_EncodePriority+0x32>
 80018bc:	2300      	movs	r3, #0
 80018be:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018c0:	f04f 32ff 	mov.w	r2, #4294967295
 80018c4:	69bb      	ldr	r3, [r7, #24]
 80018c6:	fa02 f303 	lsl.w	r3, r2, r3
 80018ca:	43da      	mvns	r2, r3
 80018cc:	68bb      	ldr	r3, [r7, #8]
 80018ce:	401a      	ands	r2, r3
 80018d0:	697b      	ldr	r3, [r7, #20]
 80018d2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80018d4:	f04f 31ff 	mov.w	r1, #4294967295
 80018d8:	697b      	ldr	r3, [r7, #20]
 80018da:	fa01 f303 	lsl.w	r3, r1, r3
 80018de:	43d9      	mvns	r1, r3
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018e4:	4313      	orrs	r3, r2
         );
}
 80018e6:	4618      	mov	r0, r3
 80018e8:	3724      	adds	r7, #36	; 0x24
 80018ea:	46bd      	mov	sp, r7
 80018ec:	bc80      	pop	{r7}
 80018ee:	4770      	bx	lr

080018f0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018f0:	b580      	push	{r7, lr}
 80018f2:	b082      	sub	sp, #8
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80018f8:	6878      	ldr	r0, [r7, #4]
 80018fa:	f7ff ff4f 	bl	800179c <__NVIC_SetPriorityGrouping>
}
 80018fe:	bf00      	nop
 8001900:	3708      	adds	r7, #8
 8001902:	46bd      	mov	sp, r7
 8001904:	bd80      	pop	{r7, pc}

08001906 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001906:	b580      	push	{r7, lr}
 8001908:	b086      	sub	sp, #24
 800190a:	af00      	add	r7, sp, #0
 800190c:	4603      	mov	r3, r0
 800190e:	60b9      	str	r1, [r7, #8]
 8001910:	607a      	str	r2, [r7, #4]
 8001912:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001914:	f7ff ff66 	bl	80017e4 <__NVIC_GetPriorityGrouping>
 8001918:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800191a:	687a      	ldr	r2, [r7, #4]
 800191c:	68b9      	ldr	r1, [r7, #8]
 800191e:	6978      	ldr	r0, [r7, #20]
 8001920:	f7ff ffb4 	bl	800188c <NVIC_EncodePriority>
 8001924:	4602      	mov	r2, r0
 8001926:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800192a:	4611      	mov	r1, r2
 800192c:	4618      	mov	r0, r3
 800192e:	f7ff ff83 	bl	8001838 <__NVIC_SetPriority>
}
 8001932:	bf00      	nop
 8001934:	3718      	adds	r7, #24
 8001936:	46bd      	mov	sp, r7
 8001938:	bd80      	pop	{r7, pc}

0800193a <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer
  *          to the appropriate CMSIS device file (stm32wlxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800193a:	b580      	push	{r7, lr}
 800193c:	b082      	sub	sp, #8
 800193e:	af00      	add	r7, sp, #0
 8001940:	4603      	mov	r3, r0
 8001942:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001944:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001948:	4618      	mov	r0, r3
 800194a:	f7ff ff59 	bl	8001800 <__NVIC_EnableIRQ>
}
 800194e:	bf00      	nop
 8001950:	3708      	adds	r7, #8
 8001952:	46bd      	mov	sp, r7
 8001954:	bd80      	pop	{r7, pc}

08001956 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001956:	b480      	push	{r7}
 8001958:	b083      	sub	sp, #12
 800195a:	af00      	add	r7, sp, #0
 800195c:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	2b00      	cmp	r3, #0
 8001962:	d101      	bne.n	8001968 <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 8001964:	2301      	movs	r3, #1
 8001966:	e04f      	b.n	8001a08 <HAL_DMA_Abort+0xb2>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800196e:	b2db      	uxtb	r3, r3
 8001970:	2b02      	cmp	r3, #2
 8001972:	d008      	beq.n	8001986 <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	2204      	movs	r2, #4
 8001978:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	2200      	movs	r2, #0
 800197e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001982:	2301      	movs	r3, #1
 8001984:	e040      	b.n	8001a08 <HAL_DMA_Abort+0xb2>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	681a      	ldr	r2, [r3, #0]
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	f022 020e 	bic.w	r2, r2, #14
 8001994:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800199a:	681a      	ldr	r2, [r3, #0]
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80019a0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80019a4:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	681a      	ldr	r2, [r3, #0]
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	f022 0201 	bic.w	r2, r2, #1
 80019b4:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019ba:	f003 021c 	and.w	r2, r3, #28
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019c2:	2101      	movs	r1, #1
 80019c4:	fa01 f202 	lsl.w	r2, r1, r2
 80019c8:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80019ce:	687a      	ldr	r2, [r7, #4]
 80019d0:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80019d2:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d00c      	beq.n	80019f6 <HAL_DMA_Abort+0xa0>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80019e0:	681a      	ldr	r2, [r3, #0]
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80019e6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80019ea:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80019f0:	687a      	ldr	r2, [r7, #4]
 80019f2:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80019f4:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	2201      	movs	r2, #1
 80019fa:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	2200      	movs	r2, #0
 8001a02:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }

  return HAL_OK;
 8001a06:	2300      	movs	r3, #0
}
 8001a08:	4618      	mov	r0, r3
 8001a0a:	370c      	adds	r7, #12
 8001a0c:	46bd      	mov	sp, r7
 8001a0e:	bc80      	pop	{r7}
 8001a10:	4770      	bx	lr

08001a12 <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001a12:	b580      	push	{r7, lr}
 8001a14:	b084      	sub	sp, #16
 8001a16:	af00      	add	r7, sp, #0
 8001a18:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001a1a:	2300      	movs	r3, #0
 8001a1c:	73fb      	strb	r3, [r7, #15]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001a24:	b2db      	uxtb	r3, r3
 8001a26:	2b02      	cmp	r3, #2
 8001a28:	d005      	beq.n	8001a36 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	2204      	movs	r2, #4
 8001a2e:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8001a30:	2301      	movs	r3, #1
 8001a32:	73fb      	strb	r3, [r7, #15]
 8001a34:	e047      	b.n	8001ac6 <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	681a      	ldr	r2, [r3, #0]
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	f022 020e 	bic.w	r2, r2, #14
 8001a44:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	681a      	ldr	r2, [r3, #0]
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	f022 0201 	bic.w	r2, r2, #1
 8001a54:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001a5a:	681a      	ldr	r2, [r3, #0]
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001a60:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001a64:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a6a:	f003 021c 	and.w	r2, r3, #28
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a72:	2101      	movs	r1, #1
 8001a74:	fa01 f202 	lsl.w	r2, r1, r2
 8001a78:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a7e:	687a      	ldr	r2, [r7, #4]
 8001a80:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8001a82:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d00c      	beq.n	8001aa6 <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001a90:	681a      	ldr	r2, [r3, #0]
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001a96:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001a9a:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001aa0:	687a      	ldr	r2, [r7, #4]
 8001aa2:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8001aa4:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	2201      	movs	r2, #1
 8001aaa:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	2200      	movs	r2, #0
 8001ab2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d003      	beq.n	8001ac6 <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001ac2:	6878      	ldr	r0, [r7, #4]
 8001ac4:	4798      	blx	r3
    }
  }
  return status;
 8001ac6:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ac8:	4618      	mov	r0, r3
 8001aca:	3710      	adds	r7, #16
 8001acc:	46bd      	mov	sp, r7
 8001ace:	bd80      	pop	{r7, pc}

08001ad0 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001ad0:	b480      	push	{r7}
 8001ad2:	b087      	sub	sp, #28
 8001ad4:	af00      	add	r7, sp, #0
 8001ad6:	6078      	str	r0, [r7, #4]
 8001ad8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001ada:	2300      	movs	r3, #0
 8001adc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001ade:	e140      	b.n	8001d62 <HAL_GPIO_Init+0x292>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001ae0:	683b      	ldr	r3, [r7, #0]
 8001ae2:	681a      	ldr	r2, [r3, #0]
 8001ae4:	2101      	movs	r1, #1
 8001ae6:	697b      	ldr	r3, [r7, #20]
 8001ae8:	fa01 f303 	lsl.w	r3, r1, r3
 8001aec:	4013      	ands	r3, r2
 8001aee:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001af0:	68fb      	ldr	r3, [r7, #12]
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	f000 8132 	beq.w	8001d5c <HAL_GPIO_Init+0x28c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001af8:	683b      	ldr	r3, [r7, #0]
 8001afa:	685b      	ldr	r3, [r3, #4]
 8001afc:	2b01      	cmp	r3, #1
 8001afe:	d00b      	beq.n	8001b18 <HAL_GPIO_Init+0x48>
 8001b00:	683b      	ldr	r3, [r7, #0]
 8001b02:	685b      	ldr	r3, [r3, #4]
 8001b04:	2b02      	cmp	r3, #2
 8001b06:	d007      	beq.n	8001b18 <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001b08:	683b      	ldr	r3, [r7, #0]
 8001b0a:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001b0c:	2b11      	cmp	r3, #17
 8001b0e:	d003      	beq.n	8001b18 <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001b10:	683b      	ldr	r3, [r7, #0]
 8001b12:	685b      	ldr	r3, [r3, #4]
 8001b14:	2b12      	cmp	r3, #18
 8001b16:	d130      	bne.n	8001b7a <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	689b      	ldr	r3, [r3, #8]
 8001b1c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001b1e:	697b      	ldr	r3, [r7, #20]
 8001b20:	005b      	lsls	r3, r3, #1
 8001b22:	2203      	movs	r2, #3
 8001b24:	fa02 f303 	lsl.w	r3, r2, r3
 8001b28:	43db      	mvns	r3, r3
 8001b2a:	693a      	ldr	r2, [r7, #16]
 8001b2c:	4013      	ands	r3, r2
 8001b2e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001b30:	683b      	ldr	r3, [r7, #0]
 8001b32:	68da      	ldr	r2, [r3, #12]
 8001b34:	697b      	ldr	r3, [r7, #20]
 8001b36:	005b      	lsls	r3, r3, #1
 8001b38:	fa02 f303 	lsl.w	r3, r2, r3
 8001b3c:	693a      	ldr	r2, [r7, #16]
 8001b3e:	4313      	orrs	r3, r2
 8001b40:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	693a      	ldr	r2, [r7, #16]
 8001b46:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	685b      	ldr	r3, [r3, #4]
 8001b4c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001b4e:	2201      	movs	r2, #1
 8001b50:	697b      	ldr	r3, [r7, #20]
 8001b52:	fa02 f303 	lsl.w	r3, r2, r3
 8001b56:	43db      	mvns	r3, r3
 8001b58:	693a      	ldr	r2, [r7, #16]
 8001b5a:	4013      	ands	r3, r2
 8001b5c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001b5e:	683b      	ldr	r3, [r7, #0]
 8001b60:	685b      	ldr	r3, [r3, #4]
 8001b62:	091b      	lsrs	r3, r3, #4
 8001b64:	f003 0201 	and.w	r2, r3, #1
 8001b68:	697b      	ldr	r3, [r7, #20]
 8001b6a:	fa02 f303 	lsl.w	r3, r2, r3
 8001b6e:	693a      	ldr	r2, [r7, #16]
 8001b70:	4313      	orrs	r3, r2
 8001b72:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	693a      	ldr	r2, [r7, #16]
 8001b78:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	68db      	ldr	r3, [r3, #12]
 8001b7e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001b80:	697b      	ldr	r3, [r7, #20]
 8001b82:	005b      	lsls	r3, r3, #1
 8001b84:	2203      	movs	r2, #3
 8001b86:	fa02 f303 	lsl.w	r3, r2, r3
 8001b8a:	43db      	mvns	r3, r3
 8001b8c:	693a      	ldr	r2, [r7, #16]
 8001b8e:	4013      	ands	r3, r2
 8001b90:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001b92:	683b      	ldr	r3, [r7, #0]
 8001b94:	689a      	ldr	r2, [r3, #8]
 8001b96:	697b      	ldr	r3, [r7, #20]
 8001b98:	005b      	lsls	r3, r3, #1
 8001b9a:	fa02 f303 	lsl.w	r3, r2, r3
 8001b9e:	693a      	ldr	r2, [r7, #16]
 8001ba0:	4313      	orrs	r3, r2
 8001ba2:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	693a      	ldr	r2, [r7, #16]
 8001ba8:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001baa:	683b      	ldr	r3, [r7, #0]
 8001bac:	685b      	ldr	r3, [r3, #4]
 8001bae:	2b02      	cmp	r3, #2
 8001bb0:	d003      	beq.n	8001bba <HAL_GPIO_Init+0xea>
 8001bb2:	683b      	ldr	r3, [r7, #0]
 8001bb4:	685b      	ldr	r3, [r3, #4]
 8001bb6:	2b12      	cmp	r3, #18
 8001bb8:	d123      	bne.n	8001c02 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001bba:	697b      	ldr	r3, [r7, #20]
 8001bbc:	08da      	lsrs	r2, r3, #3
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	3208      	adds	r2, #8
 8001bc2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001bc6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001bc8:	697b      	ldr	r3, [r7, #20]
 8001bca:	f003 0307 	and.w	r3, r3, #7
 8001bce:	009b      	lsls	r3, r3, #2
 8001bd0:	220f      	movs	r2, #15
 8001bd2:	fa02 f303 	lsl.w	r3, r2, r3
 8001bd6:	43db      	mvns	r3, r3
 8001bd8:	693a      	ldr	r2, [r7, #16]
 8001bda:	4013      	ands	r3, r2
 8001bdc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001bde:	683b      	ldr	r3, [r7, #0]
 8001be0:	691a      	ldr	r2, [r3, #16]
 8001be2:	697b      	ldr	r3, [r7, #20]
 8001be4:	f003 0307 	and.w	r3, r3, #7
 8001be8:	009b      	lsls	r3, r3, #2
 8001bea:	fa02 f303 	lsl.w	r3, r2, r3
 8001bee:	693a      	ldr	r2, [r7, #16]
 8001bf0:	4313      	orrs	r3, r2
 8001bf2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001bf4:	697b      	ldr	r3, [r7, #20]
 8001bf6:	08da      	lsrs	r2, r3, #3
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	3208      	adds	r2, #8
 8001bfc:	6939      	ldr	r1, [r7, #16]
 8001bfe:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001c08:	697b      	ldr	r3, [r7, #20]
 8001c0a:	005b      	lsls	r3, r3, #1
 8001c0c:	2203      	movs	r2, #3
 8001c0e:	fa02 f303 	lsl.w	r3, r2, r3
 8001c12:	43db      	mvns	r3, r3
 8001c14:	693a      	ldr	r2, [r7, #16]
 8001c16:	4013      	ands	r3, r2
 8001c18:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001c1a:	683b      	ldr	r3, [r7, #0]
 8001c1c:	685b      	ldr	r3, [r3, #4]
 8001c1e:	f003 0203 	and.w	r2, r3, #3
 8001c22:	697b      	ldr	r3, [r7, #20]
 8001c24:	005b      	lsls	r3, r3, #1
 8001c26:	fa02 f303 	lsl.w	r3, r2, r3
 8001c2a:	693a      	ldr	r2, [r7, #16]
 8001c2c:	4313      	orrs	r3, r2
 8001c2e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	693a      	ldr	r2, [r7, #16]
 8001c34:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001c36:	683b      	ldr	r3, [r7, #0]
 8001c38:	685b      	ldr	r3, [r3, #4]
 8001c3a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	f000 808c 	beq.w	8001d5c <HAL_GPIO_Init+0x28c>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 8001c44:	4a4e      	ldr	r2, [pc, #312]	; (8001d80 <HAL_GPIO_Init+0x2b0>)
 8001c46:	697b      	ldr	r3, [r7, #20]
 8001c48:	089b      	lsrs	r3, r3, #2
 8001c4a:	3302      	adds	r3, #2
 8001c4c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c50:	613b      	str	r3, [r7, #16]
        temp &= ~(0x07uL << (4U * (position & 0x03U)));
 8001c52:	697b      	ldr	r3, [r7, #20]
 8001c54:	f003 0303 	and.w	r3, r3, #3
 8001c58:	009b      	lsls	r3, r3, #2
 8001c5a:	2207      	movs	r2, #7
 8001c5c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c60:	43db      	mvns	r3, r3
 8001c62:	693a      	ldr	r2, [r7, #16]
 8001c64:	4013      	ands	r3, r2
 8001c66:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001c6e:	d00d      	beq.n	8001c8c <HAL_GPIO_Init+0x1bc>
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	4a44      	ldr	r2, [pc, #272]	; (8001d84 <HAL_GPIO_Init+0x2b4>)
 8001c74:	4293      	cmp	r3, r2
 8001c76:	d007      	beq.n	8001c88 <HAL_GPIO_Init+0x1b8>
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	4a43      	ldr	r2, [pc, #268]	; (8001d88 <HAL_GPIO_Init+0x2b8>)
 8001c7c:	4293      	cmp	r3, r2
 8001c7e:	d101      	bne.n	8001c84 <HAL_GPIO_Init+0x1b4>
 8001c80:	2302      	movs	r3, #2
 8001c82:	e004      	b.n	8001c8e <HAL_GPIO_Init+0x1be>
 8001c84:	2307      	movs	r3, #7
 8001c86:	e002      	b.n	8001c8e <HAL_GPIO_Init+0x1be>
 8001c88:	2301      	movs	r3, #1
 8001c8a:	e000      	b.n	8001c8e <HAL_GPIO_Init+0x1be>
 8001c8c:	2300      	movs	r3, #0
 8001c8e:	697a      	ldr	r2, [r7, #20]
 8001c90:	f002 0203 	and.w	r2, r2, #3
 8001c94:	0092      	lsls	r2, r2, #2
 8001c96:	4093      	lsls	r3, r2
 8001c98:	693a      	ldr	r2, [r7, #16]
 8001c9a:	4313      	orrs	r3, r2
 8001c9c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001c9e:	4938      	ldr	r1, [pc, #224]	; (8001d80 <HAL_GPIO_Init+0x2b0>)
 8001ca0:	697b      	ldr	r3, [r7, #20]
 8001ca2:	089b      	lsrs	r3, r3, #2
 8001ca4:	3302      	adds	r3, #2
 8001ca6:	693a      	ldr	r2, [r7, #16]
 8001ca8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
#ifdef CORE_CM0PLUS
        temp = EXTI->C2IMR1;
#else
        temp = EXTI->IMR1;
 8001cac:	4b37      	ldr	r3, [pc, #220]	; (8001d8c <HAL_GPIO_Init+0x2bc>)
 8001cae:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001cb2:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 8001cb4:	68fb      	ldr	r3, [r7, #12]
 8001cb6:	43db      	mvns	r3, r3
 8001cb8:	693a      	ldr	r2, [r7, #16]
 8001cba:	4013      	ands	r3, r2
 8001cbc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001cbe:	683b      	ldr	r3, [r7, #0]
 8001cc0:	685b      	ldr	r3, [r3, #4]
 8001cc2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d003      	beq.n	8001cd2 <HAL_GPIO_Init+0x202>
        {
          temp |= iocurrent;
 8001cca:	693a      	ldr	r2, [r7, #16]
 8001ccc:	68fb      	ldr	r3, [r7, #12]
 8001cce:	4313      	orrs	r3, r2
 8001cd0:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2IMR1 = temp;
#else
        EXTI->IMR1 = temp;
 8001cd2:	4a2e      	ldr	r2, [pc, #184]	; (8001d8c <HAL_GPIO_Init+0x2bc>)
 8001cd4:	693b      	ldr	r3, [r7, #16]
 8001cd6:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
#endif /* CORE_CM0PLUS */

#ifdef CORE_CM0PLUS
        temp = EXTI->C2EMR1;
#else
        temp = EXTI->EMR1;
 8001cda:	4b2c      	ldr	r3, [pc, #176]	; (8001d8c <HAL_GPIO_Init+0x2bc>)
 8001cdc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001ce0:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 8001ce2:	68fb      	ldr	r3, [r7, #12]
 8001ce4:	43db      	mvns	r3, r3
 8001ce6:	693a      	ldr	r2, [r7, #16]
 8001ce8:	4013      	ands	r3, r2
 8001cea:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001cec:	683b      	ldr	r3, [r7, #0]
 8001cee:	685b      	ldr	r3, [r3, #4]
 8001cf0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d003      	beq.n	8001d00 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8001cf8:	693a      	ldr	r2, [r7, #16]
 8001cfa:	68fb      	ldr	r3, [r7, #12]
 8001cfc:	4313      	orrs	r3, r2
 8001cfe:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2EMR1 = temp;
#else
        EXTI->EMR1 = temp;
 8001d00:	4a22      	ldr	r2, [pc, #136]	; (8001d8c <HAL_GPIO_Init+0x2bc>)
 8001d02:	693b      	ldr	r3, [r7, #16]
 8001d04:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
#endif /* CORE_CM0PLUS */

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001d08:	4b20      	ldr	r3, [pc, #128]	; (8001d8c <HAL_GPIO_Init+0x2bc>)
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d0e:	68fb      	ldr	r3, [r7, #12]
 8001d10:	43db      	mvns	r3, r3
 8001d12:	693a      	ldr	r2, [r7, #16]
 8001d14:	4013      	ands	r3, r2
 8001d16:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001d18:	683b      	ldr	r3, [r7, #0]
 8001d1a:	685b      	ldr	r3, [r3, #4]
 8001d1c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d003      	beq.n	8001d2c <HAL_GPIO_Init+0x25c>
        {
          temp |= iocurrent;
 8001d24:	693a      	ldr	r2, [r7, #16]
 8001d26:	68fb      	ldr	r3, [r7, #12]
 8001d28:	4313      	orrs	r3, r2
 8001d2a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001d2c:	4a17      	ldr	r2, [pc, #92]	; (8001d8c <HAL_GPIO_Init+0x2bc>)
 8001d2e:	693b      	ldr	r3, [r7, #16]
 8001d30:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8001d32:	4b16      	ldr	r3, [pc, #88]	; (8001d8c <HAL_GPIO_Init+0x2bc>)
 8001d34:	685b      	ldr	r3, [r3, #4]
 8001d36:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d38:	68fb      	ldr	r3, [r7, #12]
 8001d3a:	43db      	mvns	r3, r3
 8001d3c:	693a      	ldr	r2, [r7, #16]
 8001d3e:	4013      	ands	r3, r2
 8001d40:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001d42:	683b      	ldr	r3, [r7, #0]
 8001d44:	685b      	ldr	r3, [r3, #4]
 8001d46:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d003      	beq.n	8001d56 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8001d4e:	693a      	ldr	r2, [r7, #16]
 8001d50:	68fb      	ldr	r3, [r7, #12]
 8001d52:	4313      	orrs	r3, r2
 8001d54:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001d56:	4a0d      	ldr	r2, [pc, #52]	; (8001d8c <HAL_GPIO_Init+0x2bc>)
 8001d58:	693b      	ldr	r3, [r7, #16]
 8001d5a:	6053      	str	r3, [r2, #4]
      }
    }

    position++;
 8001d5c:	697b      	ldr	r3, [r7, #20]
 8001d5e:	3301      	adds	r3, #1
 8001d60:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001d62:	683b      	ldr	r3, [r7, #0]
 8001d64:	681a      	ldr	r2, [r3, #0]
 8001d66:	697b      	ldr	r3, [r7, #20]
 8001d68:	fa22 f303 	lsr.w	r3, r2, r3
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	f47f aeb7 	bne.w	8001ae0 <HAL_GPIO_Init+0x10>
  }
}
 8001d72:	bf00      	nop
 8001d74:	bf00      	nop
 8001d76:	371c      	adds	r7, #28
 8001d78:	46bd      	mov	sp, r7
 8001d7a:	bc80      	pop	{r7}
 8001d7c:	4770      	bx	lr
 8001d7e:	bf00      	nop
 8001d80:	40010000 	.word	0x40010000
 8001d84:	48000400 	.word	0x48000400
 8001d88:	48000800 	.word	0x48000800
 8001d8c:	58000800 	.word	0x58000800

08001d90 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001d90:	b480      	push	{r7}
 8001d92:	b083      	sub	sp, #12
 8001d94:	af00      	add	r7, sp, #0
 8001d96:	6078      	str	r0, [r7, #4]
 8001d98:	460b      	mov	r3, r1
 8001d9a:	807b      	strh	r3, [r7, #2]
 8001d9c:	4613      	mov	r3, r2
 8001d9e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001da0:	787b      	ldrb	r3, [r7, #1]
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d003      	beq.n	8001dae <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001da6:	887a      	ldrh	r2, [r7, #2]
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001dac:	e002      	b.n	8001db4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001dae:	887a      	ldrh	r2, [r7, #2]
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001db4:	bf00      	nop
 8001db6:	370c      	adds	r7, #12
 8001db8:	46bd      	mov	sp, r7
 8001dba:	bc80      	pop	{r7}
 8001dbc:	4770      	bx	lr

08001dbe <HAL_GPIO_TogglePin>:
  * @param GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001dbe:	b480      	push	{r7}
 8001dc0:	b085      	sub	sp, #20
 8001dc2:	af00      	add	r7, sp, #0
 8001dc4:	6078      	str	r0, [r7, #4]
 8001dc6:	460b      	mov	r3, r1
 8001dc8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	695b      	ldr	r3, [r3, #20]
 8001dce:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001dd0:	887a      	ldrh	r2, [r7, #2]
 8001dd2:	68fb      	ldr	r3, [r7, #12]
 8001dd4:	4013      	ands	r3, r2
 8001dd6:	041a      	lsls	r2, r3, #16
 8001dd8:	68fb      	ldr	r3, [r7, #12]
 8001dda:	43d9      	mvns	r1, r3
 8001ddc:	887b      	ldrh	r3, [r7, #2]
 8001dde:	400b      	ands	r3, r1
 8001de0:	431a      	orrs	r2, r3
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	619a      	str	r2, [r3, #24]
}
 8001de6:	bf00      	nop
 8001de8:	3714      	adds	r7, #20
 8001dea:	46bd      	mov	sp, r7
 8001dec:	bc80      	pop	{r7}
 8001dee:	4770      	bx	lr

08001df0 <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         backup domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8001df0:	b480      	push	{r7}
 8001df2:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001df4:	4b04      	ldr	r3, [pc, #16]	; (8001e08 <HAL_PWR_EnableBkUpAccess+0x18>)
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	4a03      	ldr	r2, [pc, #12]	; (8001e08 <HAL_PWR_EnableBkUpAccess+0x18>)
 8001dfa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001dfe:	6013      	str	r3, [r2, #0]
}
 8001e00:	bf00      	nop
 8001e02:	46bd      	mov	sp, r7
 8001e04:	bc80      	pop	{r7}
 8001e06:	4770      	bx	lr
 8001e08:	58000400 	.word	0x58000400

08001e0c <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWPWR_REGULATOR_VOLTAGE_SCALE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001e0c:	b480      	push	{r7}
 8001e0e:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 8001e10:	4b03      	ldr	r3, [pc, #12]	; (8001e20 <HAL_PWREx_GetVoltageRange+0x14>)
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
}
 8001e18:	4618      	mov	r0, r3
 8001e1a:	46bd      	mov	sp, r7
 8001e1c:	bc80      	pop	{r7}
 8001e1e:	4770      	bx	lr
 8001e20:	58000400 	.word	0x58000400

08001e24 <LL_PWR_IsEnabledBkUpAccess>:
  * @brief  Check if the backup domain is enabled
  * @rmtoll CR1          DBP           LL_PWR_IsEnabledBkUpAccess
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_PWR_IsEnabledBkUpAccess(void)
{
 8001e24:	b480      	push	{r7}
 8001e26:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)) ? 1UL : 0UL);
 8001e28:	4b06      	ldr	r3, [pc, #24]	; (8001e44 <LL_PWR_IsEnabledBkUpAccess+0x20>)
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e30:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001e34:	d101      	bne.n	8001e3a <LL_PWR_IsEnabledBkUpAccess+0x16>
 8001e36:	2301      	movs	r3, #1
 8001e38:	e000      	b.n	8001e3c <LL_PWR_IsEnabledBkUpAccess+0x18>
 8001e3a:	2300      	movs	r3, #0
}
 8001e3c:	4618      	mov	r0, r3
 8001e3e:	46bd      	mov	sp, r7
 8001e40:	bc80      	pop	{r7}
 8001e42:	4770      	bx	lr
 8001e44:	58000400 	.word	0x58000400

08001e48 <LL_RCC_HSE_EnableTcxo>:
{
 8001e48:	b480      	push	{r7}
 8001e4a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 8001e4c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001e56:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001e5a:	6013      	str	r3, [r2, #0]
}
 8001e5c:	bf00      	nop
 8001e5e:	46bd      	mov	sp, r7
 8001e60:	bc80      	pop	{r7}
 8001e62:	4770      	bx	lr

08001e64 <LL_RCC_HSE_DisableTcxo>:
{
 8001e64:	b480      	push	{r7}
 8001e66:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 8001e68:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001e72:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8001e76:	6013      	str	r3, [r2, #0]
}
 8001e78:	bf00      	nop
 8001e7a:	46bd      	mov	sp, r7
 8001e7c:	bc80      	pop	{r7}
 8001e7e:	4770      	bx	lr

08001e80 <LL_RCC_HSE_IsEnabledDiv2>:
{
 8001e80:	b480      	push	{r7}
 8001e82:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 8001e84:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001e8e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8001e92:	d101      	bne.n	8001e98 <LL_RCC_HSE_IsEnabledDiv2+0x18>
 8001e94:	2301      	movs	r3, #1
 8001e96:	e000      	b.n	8001e9a <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 8001e98:	2300      	movs	r3, #0
}
 8001e9a:	4618      	mov	r0, r3
 8001e9c:	46bd      	mov	sp, r7
 8001e9e:	bc80      	pop	{r7}
 8001ea0:	4770      	bx	lr

08001ea2 <LL_RCC_HSE_Enable>:
{
 8001ea2:	b480      	push	{r7}
 8001ea4:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8001ea6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001eb0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001eb4:	6013      	str	r3, [r2, #0]
}
 8001eb6:	bf00      	nop
 8001eb8:	46bd      	mov	sp, r7
 8001eba:	bc80      	pop	{r7}
 8001ebc:	4770      	bx	lr

08001ebe <LL_RCC_HSE_Disable>:
{
 8001ebe:	b480      	push	{r7}
 8001ec0:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 8001ec2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001ecc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001ed0:	6013      	str	r3, [r2, #0]
}
 8001ed2:	bf00      	nop
 8001ed4:	46bd      	mov	sp, r7
 8001ed6:	bc80      	pop	{r7}
 8001ed8:	4770      	bx	lr

08001eda <LL_RCC_HSE_IsReady>:
{
 8001eda:	b480      	push	{r7}
 8001edc:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8001ede:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ee8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8001eec:	d101      	bne.n	8001ef2 <LL_RCC_HSE_IsReady+0x18>
 8001eee:	2301      	movs	r3, #1
 8001ef0:	e000      	b.n	8001ef4 <LL_RCC_HSE_IsReady+0x1a>
 8001ef2:	2300      	movs	r3, #0
}
 8001ef4:	4618      	mov	r0, r3
 8001ef6:	46bd      	mov	sp, r7
 8001ef8:	bc80      	pop	{r7}
 8001efa:	4770      	bx	lr

08001efc <LL_RCC_HSI_Enable>:
{
 8001efc:	b480      	push	{r7}
 8001efe:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8001f00:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001f0a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001f0e:	6013      	str	r3, [r2, #0]
}
 8001f10:	bf00      	nop
 8001f12:	46bd      	mov	sp, r7
 8001f14:	bc80      	pop	{r7}
 8001f16:	4770      	bx	lr

08001f18 <LL_RCC_HSI_Disable>:
{
 8001f18:	b480      	push	{r7}
 8001f1a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 8001f1c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001f26:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001f2a:	6013      	str	r3, [r2, #0]
}
 8001f2c:	bf00      	nop
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	bc80      	pop	{r7}
 8001f32:	4770      	bx	lr

08001f34 <LL_RCC_HSI_IsReady>:
{
 8001f34:	b480      	push	{r7}
 8001f36:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8001f38:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001f42:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001f46:	d101      	bne.n	8001f4c <LL_RCC_HSI_IsReady+0x18>
 8001f48:	2301      	movs	r3, #1
 8001f4a:	e000      	b.n	8001f4e <LL_RCC_HSI_IsReady+0x1a>
 8001f4c:	2300      	movs	r3, #0
}
 8001f4e:	4618      	mov	r0, r3
 8001f50:	46bd      	mov	sp, r7
 8001f52:	bc80      	pop	{r7}
 8001f54:	4770      	bx	lr

08001f56 <LL_RCC_HSI_SetCalibTrimming>:
{
 8001f56:	b480      	push	{r7}
 8001f58:	b083      	sub	sp, #12
 8001f5a:	af00      	add	r7, sp, #0
 8001f5c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8001f5e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001f62:	685b      	ldr	r3, [r3, #4]
 8001f64:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	061b      	lsls	r3, r3, #24
 8001f6c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001f70:	4313      	orrs	r3, r2
 8001f72:	604b      	str	r3, [r1, #4]
}
 8001f74:	bf00      	nop
 8001f76:	370c      	adds	r7, #12
 8001f78:	46bd      	mov	sp, r7
 8001f7a:	bc80      	pop	{r7}
 8001f7c:	4770      	bx	lr

08001f7e <LL_RCC_LSE_IsReady>:
  * @brief  Check if LSE oscillator Ready
  * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
{
 8001f7e:	b480      	push	{r7}
 8001f80:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8001f82:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001f86:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001f8a:	f003 0302 	and.w	r3, r3, #2
 8001f8e:	2b02      	cmp	r3, #2
 8001f90:	d101      	bne.n	8001f96 <LL_RCC_LSE_IsReady+0x18>
 8001f92:	2301      	movs	r3, #1
 8001f94:	e000      	b.n	8001f98 <LL_RCC_LSE_IsReady+0x1a>
 8001f96:	2300      	movs	r3, #0
}
 8001f98:	4618      	mov	r0, r3
 8001f9a:	46bd      	mov	sp, r7
 8001f9c:	bc80      	pop	{r7}
 8001f9e:	4770      	bx	lr

08001fa0 <LL_RCC_LSI_Enable>:
  * @brief  Enable LSI Oscillator
  * @rmtoll CSR          LSION         LL_RCC_LSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI_Enable(void)
{
 8001fa0:	b480      	push	{r7}
 8001fa2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSION);
 8001fa4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001fa8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001fac:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001fb0:	f043 0301 	orr.w	r3, r3, #1
 8001fb4:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8001fb8:	bf00      	nop
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	bc80      	pop	{r7}
 8001fbe:	4770      	bx	lr

08001fc0 <LL_RCC_LSI_Disable>:
  * @brief  Disable LSI Oscillator
  * @rmtoll CSR          LSION         LL_RCC_LSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI_Disable(void)
{
 8001fc0:	b480      	push	{r7}
 8001fc2:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
 8001fc4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001fc8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001fcc:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001fd0:	f023 0301 	bic.w	r3, r3, #1
 8001fd4:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8001fd8:	bf00      	nop
 8001fda:	46bd      	mov	sp, r7
 8001fdc:	bc80      	pop	{r7}
 8001fde:	4770      	bx	lr

08001fe0 <LL_RCC_LSI_IsReady>:
  * @brief  Check if LSI is Ready
  * @rmtoll CSR          LSIRDY        LL_RCC_LSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSI_IsReady(void)
{
 8001fe0:	b480      	push	{r7}
 8001fe2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == (RCC_CSR_LSIRDY)) ? 1UL : 0UL);
 8001fe4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001fe8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001fec:	f003 0302 	and.w	r3, r3, #2
 8001ff0:	2b02      	cmp	r3, #2
 8001ff2:	d101      	bne.n	8001ff8 <LL_RCC_LSI_IsReady+0x18>
 8001ff4:	2301      	movs	r3, #1
 8001ff6:	e000      	b.n	8001ffa <LL_RCC_LSI_IsReady+0x1a>
 8001ff8:	2300      	movs	r3, #0
}
 8001ffa:	4618      	mov	r0, r3
 8001ffc:	46bd      	mov	sp, r7
 8001ffe:	bc80      	pop	{r7}
 8002000:	4770      	bx	lr

08002002 <LL_RCC_MSI_Enable>:
  * @brief  Enable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Enable(void)
{
 8002002:	b480      	push	{r7}
 8002004:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 8002006:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002010:	f043 0301 	orr.w	r3, r3, #1
 8002014:	6013      	str	r3, [r2, #0]
}
 8002016:	bf00      	nop
 8002018:	46bd      	mov	sp, r7
 800201a:	bc80      	pop	{r7}
 800201c:	4770      	bx	lr

0800201e <LL_RCC_MSI_Disable>:
  * @brief  Disable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Disable(void)
{
 800201e:	b480      	push	{r7}
 8002020:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 8002022:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800202c:	f023 0301 	bic.w	r3, r3, #1
 8002030:	6013      	str	r3, [r2, #0]
}
 8002032:	bf00      	nop
 8002034:	46bd      	mov	sp, r7
 8002036:	bc80      	pop	{r7}
 8002038:	4770      	bx	lr

0800203a <LL_RCC_MSI_IsReady>:
  * @brief  Check if MSI oscillator Ready
  * @rmtoll CR           MSIRDY        LL_RCC_MSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_IsReady(void)
{
 800203a:	b480      	push	{r7}
 800203c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 800203e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	f003 0302 	and.w	r3, r3, #2
 8002048:	2b02      	cmp	r3, #2
 800204a:	d101      	bne.n	8002050 <LL_RCC_MSI_IsReady+0x16>
 800204c:	2301      	movs	r3, #1
 800204e:	e000      	b.n	8002052 <LL_RCC_MSI_IsReady+0x18>
 8002050:	2300      	movs	r3, #0
}
 8002052:	4618      	mov	r0, r3
 8002054:	46bd      	mov	sp, r7
 8002056:	bc80      	pop	{r7}
 8002058:	4770      	bx	lr

0800205a <LL_RCC_MSI_IsEnabledRangeSelect>:
  * @brief  Check if MSI clock range is selected with MSIRANGE register
  * @rmtoll CR           MSIRGSEL      LL_RCC_MSI_IsEnabledRangeSelect
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_IsEnabledRangeSelect(void)
{
 800205a:	b480      	push	{r7}
 800205c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == (RCC_CR_MSIRGSEL)) ? 1UL : 0UL);
 800205e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	f003 0308 	and.w	r3, r3, #8
 8002068:	2b08      	cmp	r3, #8
 800206a:	d101      	bne.n	8002070 <LL_RCC_MSI_IsEnabledRangeSelect+0x16>
 800206c:	2301      	movs	r3, #1
 800206e:	e000      	b.n	8002072 <LL_RCC_MSI_IsEnabledRangeSelect+0x18>
 8002070:	2300      	movs	r3, #0
}
 8002072:	4618      	mov	r0, r3
 8002074:	46bd      	mov	sp, r7
 8002076:	bc80      	pop	{r7}
 8002078:	4770      	bx	lr

0800207a <LL_RCC_MSI_GetRange>:
  *         @arg @ref LL_RCC_MSIRANGE_9
  *         @arg @ref LL_RCC_MSIRANGE_10
  *         @arg @ref LL_RCC_MSIRANGE_11
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_GetRange(void)
{
 800207a:	b480      	push	{r7}
 800207c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_MSIRANGE));
 800207e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8002088:	4618      	mov	r0, r3
 800208a:	46bd      	mov	sp, r7
 800208c:	bc80      	pop	{r7}
 800208e:	4770      	bx	lr

08002090 <LL_RCC_MSI_GetRangeAfterStandby>:
  *         @arg @ref LL_RCC_MSISRANGE_5
  *         @arg @ref LL_RCC_MSISRANGE_6
  *         @arg @ref LL_RCC_MSISRANGE_7
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_GetRangeAfterStandby(void)
{
 8002090:	b480      	push	{r7}
 8002092:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE));
 8002094:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002098:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800209c:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
}
 80020a0:	4618      	mov	r0, r3
 80020a2:	46bd      	mov	sp, r7
 80020a4:	bc80      	pop	{r7}
 80020a6:	4770      	bx	lr

080020a8 <LL_RCC_MSI_SetCalibTrimming>:
  * @rmtoll ICSCR        MSITRIM       LL_RCC_MSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 255
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_SetCalibTrimming(uint32_t Value)
{
 80020a8:	b480      	push	{r7}
 80020aa:	b083      	sub	sp, #12
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 80020b0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80020b4:	685b      	ldr	r3, [r3, #4]
 80020b6:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	021b      	lsls	r3, r3, #8
 80020be:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80020c2:	4313      	orrs	r3, r2
 80020c4:	604b      	str	r3, [r1, #4]
}
 80020c6:	bf00      	nop
 80020c8:	370c      	adds	r7, #12
 80020ca:	46bd      	mov	sp, r7
 80020cc:	bc80      	pop	{r7}
 80020ce:	4770      	bx	lr

080020d0 <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 80020d0:	b480      	push	{r7}
 80020d2:	b083      	sub	sp, #12
 80020d4:	af00      	add	r7, sp, #0
 80020d6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 80020d8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80020dc:	689b      	ldr	r3, [r3, #8]
 80020de:	f023 0203 	bic.w	r2, r3, #3
 80020e2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	4313      	orrs	r3, r2
 80020ea:	608b      	str	r3, [r1, #8]
}
 80020ec:	bf00      	nop
 80020ee:	370c      	adds	r7, #12
 80020f0:	46bd      	mov	sp, r7
 80020f2:	bc80      	pop	{r7}
 80020f4:	4770      	bx	lr

080020f6 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 80020f6:	b480      	push	{r7}
 80020f8:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80020fa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80020fe:	689b      	ldr	r3, [r3, #8]
 8002100:	f003 030c 	and.w	r3, r3, #12
}
 8002104:	4618      	mov	r0, r3
 8002106:	46bd      	mov	sp, r7
 8002108:	bc80      	pop	{r7}
 800210a:	4770      	bx	lr

0800210c <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 800210c:	b480      	push	{r7}
 800210e:	b083      	sub	sp, #12
 8002110:	af00      	add	r7, sp, #0
 8002112:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8002114:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002118:	689b      	ldr	r3, [r3, #8]
 800211a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800211e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	4313      	orrs	r3, r2
 8002126:	608b      	str	r3, [r1, #8]
}
 8002128:	bf00      	nop
 800212a:	370c      	adds	r7, #12
 800212c:	46bd      	mov	sp, r7
 800212e:	bc80      	pop	{r7}
 8002130:	4770      	bx	lr

08002132 <LL_C2_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_C2_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8002132:	b480      	push	{r7}
 8002134:	b083      	sub	sp, #12
 8002136:	af00      	add	r7, sp, #0
 8002138:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 800213a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800213e:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8002142:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002146:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	4313      	orrs	r3, r2
 800214e:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 8002152:	bf00      	nop
 8002154:	370c      	adds	r7, #12
 8002156:	46bd      	mov	sp, r7
 8002158:	bc80      	pop	{r7}
 800215a:	4770      	bx	lr

0800215c <LL_RCC_SetAHB3Prescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHB3Prescaler(uint32_t Prescaler)
{
 800215c:	b480      	push	{r7}
 800215e:	b083      	sub	sp, #12
 8002160:	af00      	add	r7, sp, #0
 8002162:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 8002164:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002168:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 800216c:	f023 020f 	bic.w	r2, r3, #15
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	091b      	lsrs	r3, r3, #4
 8002174:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002178:	4313      	orrs	r3, r2
 800217a:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 800217e:	bf00      	nop
 8002180:	370c      	adds	r7, #12
 8002182:	46bd      	mov	sp, r7
 8002184:	bc80      	pop	{r7}
 8002186:	4770      	bx	lr

08002188 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 8002188:	b480      	push	{r7}
 800218a:	b083      	sub	sp, #12
 800218c:	af00      	add	r7, sp, #0
 800218e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8002190:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002194:	689b      	ldr	r3, [r3, #8]
 8002196:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800219a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	4313      	orrs	r3, r2
 80021a2:	608b      	str	r3, [r1, #8]
}
 80021a4:	bf00      	nop
 80021a6:	370c      	adds	r7, #12
 80021a8:	46bd      	mov	sp, r7
 80021aa:	bc80      	pop	{r7}
 80021ac:	4770      	bx	lr

080021ae <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 80021ae:	b480      	push	{r7}
 80021b0:	b083      	sub	sp, #12
 80021b2:	af00      	add	r7, sp, #0
 80021b4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 80021b6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80021ba:	689b      	ldr	r3, [r3, #8]
 80021bc:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80021c0:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	4313      	orrs	r3, r2
 80021c8:	608b      	str	r3, [r1, #8]
}
 80021ca:	bf00      	nop
 80021cc:	370c      	adds	r7, #12
 80021ce:	46bd      	mov	sp, r7
 80021d0:	bc80      	pop	{r7}
 80021d2:	4770      	bx	lr

080021d4 <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 80021d4:	b480      	push	{r7}
 80021d6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 80021d8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80021dc:	689b      	ldr	r3, [r3, #8]
 80021de:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 80021e2:	4618      	mov	r0, r3
 80021e4:	46bd      	mov	sp, r7
 80021e6:	bc80      	pop	{r7}
 80021e8:	4770      	bx	lr

080021ea <LL_C2_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_C2_RCC_GetAHBPrescaler(void)
{
 80021ea:	b480      	push	{r7}
 80021ec:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE));
 80021ee:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80021f2:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 80021f6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 80021fa:	4618      	mov	r0, r3
 80021fc:	46bd      	mov	sp, r7
 80021fe:	bc80      	pop	{r7}
 8002200:	4770      	bx	lr

08002202 <LL_RCC_GetAHB3Prescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHB3Prescaler(void)
{
 8002202:	b480      	push	{r7}
 8002204:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 8002206:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800220a:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 800220e:	011b      	lsls	r3, r3, #4
 8002210:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8002214:	4618      	mov	r0, r3
 8002216:	46bd      	mov	sp, r7
 8002218:	bc80      	pop	{r7}
 800221a:	4770      	bx	lr

0800221c <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 800221c:	b480      	push	{r7}
 800221e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8002220:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002224:	689b      	ldr	r3, [r3, #8]
 8002226:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 800222a:	4618      	mov	r0, r3
 800222c:	46bd      	mov	sp, r7
 800222e:	bc80      	pop	{r7}
 8002230:	4770      	bx	lr

08002232 <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 8002232:	b480      	push	{r7}
 8002234:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8002236:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800223a:	689b      	ldr	r3, [r3, #8]
 800223c:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 8002240:	4618      	mov	r0, r3
 8002242:	46bd      	mov	sp, r7
 8002244:	bc80      	pop	{r7}
 8002246:	4770      	bx	lr

08002248 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8002248:	b480      	push	{r7}
 800224a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 800224c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002256:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800225a:	6013      	str	r3, [r2, #0]
}
 800225c:	bf00      	nop
 800225e:	46bd      	mov	sp, r7
 8002260:	bc80      	pop	{r7}
 8002262:	4770      	bx	lr

08002264 <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 8002264:	b480      	push	{r7}
 8002266:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8002268:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002272:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002276:	6013      	str	r3, [r2, #0]
}
 8002278:	bf00      	nop
 800227a:	46bd      	mov	sp, r7
 800227c:	bc80      	pop	{r7}
 800227e:	4770      	bx	lr

08002280 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8002280:	b480      	push	{r7}
 8002282:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8002284:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800228e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002292:	d101      	bne.n	8002298 <LL_RCC_PLL_IsReady+0x18>
 8002294:	2301      	movs	r3, #1
 8002296:	e000      	b.n	800229a <LL_RCC_PLL_IsReady+0x1a>
 8002298:	2300      	movs	r3, #0
}
 800229a:	4618      	mov	r0, r3
 800229c:	46bd      	mov	sp, r7
 800229e:	bc80      	pop	{r7}
 80022a0:	4770      	bx	lr

080022a2 <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 80022a2:	b480      	push	{r7}
 80022a4:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 80022a6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80022aa:	68db      	ldr	r3, [r3, #12]
 80022ac:	0a1b      	lsrs	r3, r3, #8
 80022ae:	f003 037f 	and.w	r3, r3, #127	; 0x7f
}
 80022b2:	4618      	mov	r0, r3
 80022b4:	46bd      	mov	sp, r7
 80022b6:	bc80      	pop	{r7}
 80022b8:	4770      	bx	lr

080022ba <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 80022ba:	b480      	push	{r7}
 80022bc:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 80022be:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80022c2:	68db      	ldr	r3, [r3, #12]
 80022c4:	f003 4360 	and.w	r3, r3, #3758096384	; 0xe0000000
}
 80022c8:	4618      	mov	r0, r3
 80022ca:	46bd      	mov	sp, r7
 80022cc:	bc80      	pop	{r7}
 80022ce:	4770      	bx	lr

080022d0 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 80022d0:	b480      	push	{r7}
 80022d2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 80022d4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80022d8:	68db      	ldr	r3, [r3, #12]
 80022da:	f003 0370 	and.w	r3, r3, #112	; 0x70
}
 80022de:	4618      	mov	r0, r3
 80022e0:	46bd      	mov	sp, r7
 80022e2:	bc80      	pop	{r7}
 80022e4:	4770      	bx	lr

080022e6 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 80022e6:	b480      	push	{r7}
 80022e8:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 80022ea:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80022ee:	68db      	ldr	r3, [r3, #12]
 80022f0:	f003 0303 	and.w	r3, r3, #3
}
 80022f4:	4618      	mov	r0, r3
 80022f6:	46bd      	mov	sp, r7
 80022f8:	bc80      	pop	{r7}
 80022fa:	4770      	bx	lr

080022fc <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 80022fc:	b480      	push	{r7}
 80022fe:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 8002300:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002304:	689b      	ldr	r3, [r3, #8]
 8002306:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800230a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800230e:	d101      	bne.n	8002314 <LL_RCC_IsActiveFlag_HPRE+0x18>
 8002310:	2301      	movs	r3, #1
 8002312:	e000      	b.n	8002316 <LL_RCC_IsActiveFlag_HPRE+0x1a>
 8002314:	2300      	movs	r3, #0
}
 8002316:	4618      	mov	r0, r3
 8002318:	46bd      	mov	sp, r7
 800231a:	bc80      	pop	{r7}
 800231c:	4770      	bx	lr

0800231e <LL_RCC_IsActiveFlag_C2HPRE>:
  * @brief  Check if HCLK2 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
 800231e:	b480      	push	{r7}
 8002320:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 8002322:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002326:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 800232a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800232e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002332:	d101      	bne.n	8002338 <LL_RCC_IsActiveFlag_C2HPRE+0x1a>
 8002334:	2301      	movs	r3, #1
 8002336:	e000      	b.n	800233a <LL_RCC_IsActiveFlag_C2HPRE+0x1c>
 8002338:	2300      	movs	r3, #0
}
 800233a:	4618      	mov	r0, r3
 800233c:	46bd      	mov	sp, r7
 800233e:	bc80      	pop	{r7}
 8002340:	4770      	bx	lr

08002342 <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK3 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 8002342:	b480      	push	{r7}
 8002344:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 8002346:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800234a:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 800234e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002352:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002356:	d101      	bne.n	800235c <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 8002358:	2301      	movs	r3, #1
 800235a:	e000      	b.n	800235e <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 800235c:	2300      	movs	r3, #0
}
 800235e:	4618      	mov	r0, r3
 8002360:	46bd      	mov	sp, r7
 8002362:	bc80      	pop	{r7}
 8002364:	4770      	bx	lr

08002366 <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 8002366:	b480      	push	{r7}
 8002368:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 800236a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800236e:	689b      	ldr	r3, [r3, #8]
 8002370:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002374:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002378:	d101      	bne.n	800237e <LL_RCC_IsActiveFlag_PPRE1+0x18>
 800237a:	2301      	movs	r3, #1
 800237c:	e000      	b.n	8002380 <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 800237e:	2300      	movs	r3, #0
}
 8002380:	4618      	mov	r0, r3
 8002382:	46bd      	mov	sp, r7
 8002384:	bc80      	pop	{r7}
 8002386:	4770      	bx	lr

08002388 <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 8002388:	b480      	push	{r7}
 800238a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 800238c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002390:	689b      	ldr	r3, [r3, #8]
 8002392:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002396:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800239a:	d101      	bne.n	80023a0 <LL_RCC_IsActiveFlag_PPRE2+0x18>
 800239c:	2301      	movs	r3, #1
 800239e:	e000      	b.n	80023a2 <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 80023a0:	2300      	movs	r3, #0
}
 80023a2:	4618      	mov	r0, r3
 80023a4:	46bd      	mov	sp, r7
 80023a6:	bc80      	pop	{r7}
 80023a8:	4770      	bx	lr
	...

080023ac <HAL_RCC_OscConfig>:
  *         contains the configuration information for the RCC Oscillators.
  * @note   The PLL is not disabled when used as system clock.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80023ac:	b580      	push	{r7, lr}
 80023ae:	b088      	sub	sp, #32
 80023b0:	af00      	add	r7, sp, #0
 80023b2:	6078      	str	r0, [r7, #4]
  uint32_t sysclk_source;
  uint32_t pll_config;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d101      	bne.n	80023be <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80023ba:	2301      	movs	r3, #1
 80023bc:	e38a      	b.n	8002ad4 <HAL_RCC_OscConfig+0x728>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80023be:	f7ff fe9a 	bl	80020f6 <LL_RCC_GetSysClkSource>
 80023c2:	61f8      	str	r0, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80023c4:	f7ff ff8f 	bl	80022e6 <LL_RCC_PLL_GetMainSource>
 80023c8:	61b8      	str	r0, [r7, #24]

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	f003 0320 	and.w	r3, r3, #32
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	f000 80c9 	beq.w	800256a <HAL_RCC_OscConfig+0x1be>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSI_CALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 80023d8:	69fb      	ldr	r3, [r7, #28]
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d005      	beq.n	80023ea <HAL_RCC_OscConfig+0x3e>
 80023de:	69fb      	ldr	r3, [r7, #28]
 80023e0:	2b0c      	cmp	r3, #12
 80023e2:	d17b      	bne.n	80024dc <HAL_RCC_OscConfig+0x130>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 80023e4:	69bb      	ldr	r3, [r7, #24]
 80023e6:	2b01      	cmp	r3, #1
 80023e8:	d178      	bne.n	80024dc <HAL_RCC_OscConfig+0x130>
    {
      if ((LL_RCC_MSI_IsReady() != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80023ea:	f7ff fe26 	bl	800203a <LL_RCC_MSI_IsReady>
 80023ee:	4603      	mov	r3, r0
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d005      	beq.n	8002400 <HAL_RCC_OscConfig+0x54>
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	6a1b      	ldr	r3, [r3, #32]
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d101      	bne.n	8002400 <HAL_RCC_OscConfig+0x54>
      {
        return HAL_ERROR;
 80023fc:	2301      	movs	r3, #1
 80023fe:	e369      	b.n	8002ad4 <HAL_RCC_OscConfig+0x728>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB3 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002404:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	f003 0308 	and.w	r3, r3, #8
 800240e:	2b00      	cmp	r3, #0
 8002410:	d005      	beq.n	800241e <HAL_RCC_OscConfig+0x72>
 8002412:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800241c:	e006      	b.n	800242c <HAL_RCC_OscConfig+0x80>
 800241e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002422:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002426:	091b      	lsrs	r3, r3, #4
 8002428:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800242c:	4293      	cmp	r3, r2
 800242e:	d222      	bcs.n	8002476 <HAL_RCC_OscConfig+0xca>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002434:	4618      	mov	r0, r3
 8002436:	f000 fdab 	bl	8002f90 <RCC_SetFlashLatencyFromMSIRange>
 800243a:	4603      	mov	r3, r0
 800243c:	2b00      	cmp	r3, #0
 800243e:	d001      	beq.n	8002444 <HAL_RCC_OscConfig+0x98>
          {
            return HAL_ERROR;
 8002440:	2301      	movs	r3, #1
 8002442:	e347      	b.n	8002ad4 <HAL_RCC_OscConfig+0x728>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002444:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800244e:	f043 0308 	orr.w	r3, r3, #8
 8002452:	6013      	str	r3, [r2, #0]
 8002454:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002462:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002466:	4313      	orrs	r3, r2
 8002468:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800246e:	4618      	mov	r0, r3
 8002470:	f7ff fe1a 	bl	80020a8 <LL_RCC_MSI_SetCalibTrimming>
 8002474:	e021      	b.n	80024ba <HAL_RCC_OscConfig+0x10e>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002476:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002480:	f043 0308 	orr.w	r3, r3, #8
 8002484:	6013      	str	r3, [r2, #0]
 8002486:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002494:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002498:	4313      	orrs	r3, r2
 800249a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024a0:	4618      	mov	r0, r3
 80024a2:	f7ff fe01 	bl	80020a8 <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024aa:	4618      	mov	r0, r3
 80024ac:	f000 fd70 	bl	8002f90 <RCC_SetFlashLatencyFromMSIRange>
 80024b0:	4603      	mov	r3, r0
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d001      	beq.n	80024ba <HAL_RCC_OscConfig+0x10e>
          {
            return HAL_ERROR;
 80024b6:	2301      	movs	r3, #1
 80024b8:	e30c      	b.n	8002ad4 <HAL_RCC_OscConfig+0x728>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 80024ba:	f000 fcf3 	bl	8002ea4 <HAL_RCC_GetHCLKFreq>
 80024be:	4603      	mov	r3, r0
 80024c0:	4ab4      	ldr	r2, [pc, #720]	; (8002794 <HAL_RCC_OscConfig+0x3e8>)
 80024c2:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80024c4:	4bb4      	ldr	r3, [pc, #720]	; (8002798 <HAL_RCC_OscConfig+0x3ec>)
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	4618      	mov	r0, r3
 80024ca:	f7fe fe0f 	bl	80010ec <HAL_InitTick>
 80024ce:	4603      	mov	r3, r0
 80024d0:	74fb      	strb	r3, [r7, #19]
        if (status != HAL_OK)
 80024d2:	7cfb      	ldrb	r3, [r7, #19]
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d047      	beq.n	8002568 <HAL_RCC_OscConfig+0x1bc>
        {
          return status;
 80024d8:	7cfb      	ldrb	r3, [r7, #19]
 80024da:	e2fb      	b.n	8002ad4 <HAL_RCC_OscConfig+0x728>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	6a1b      	ldr	r3, [r3, #32]
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d02c      	beq.n	800253e <HAL_RCC_OscConfig+0x192>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80024e4:	f7ff fd8d 	bl	8002002 <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 80024e8:	f7ff f92a 	bl	8001740 <HAL_GetTick>
 80024ec:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 80024ee:	e008      	b.n	8002502 <HAL_RCC_OscConfig+0x156>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80024f0:	f7ff f926 	bl	8001740 <HAL_GetTick>
 80024f4:	4602      	mov	r2, r0
 80024f6:	697b      	ldr	r3, [r7, #20]
 80024f8:	1ad3      	subs	r3, r2, r3
 80024fa:	2b02      	cmp	r3, #2
 80024fc:	d901      	bls.n	8002502 <HAL_RCC_OscConfig+0x156>
          {
            return HAL_TIMEOUT;
 80024fe:	2303      	movs	r3, #3
 8002500:	e2e8      	b.n	8002ad4 <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_MSI_IsReady() == 0U)
 8002502:	f7ff fd9a 	bl	800203a <LL_RCC_MSI_IsReady>
 8002506:	4603      	mov	r3, r0
 8002508:	2b00      	cmp	r3, #0
 800250a:	d0f1      	beq.n	80024f0 <HAL_RCC_OscConfig+0x144>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800250c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002516:	f043 0308 	orr.w	r3, r3, #8
 800251a:	6013      	str	r3, [r2, #0]
 800251c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800252a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800252e:	4313      	orrs	r3, r2
 8002530:	600b      	str	r3, [r1, #0]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002536:	4618      	mov	r0, r3
 8002538:	f7ff fdb6 	bl	80020a8 <LL_RCC_MSI_SetCalibTrimming>
 800253c:	e015      	b.n	800256a <HAL_RCC_OscConfig+0x1be>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800253e:	f7ff fd6e 	bl	800201e <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002542:	f7ff f8fd 	bl	8001740 <HAL_GetTick>
 8002546:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 8002548:	e008      	b.n	800255c <HAL_RCC_OscConfig+0x1b0>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800254a:	f7ff f8f9 	bl	8001740 <HAL_GetTick>
 800254e:	4602      	mov	r2, r0
 8002550:	697b      	ldr	r3, [r7, #20]
 8002552:	1ad3      	subs	r3, r2, r3
 8002554:	2b02      	cmp	r3, #2
 8002556:	d901      	bls.n	800255c <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 8002558:	2303      	movs	r3, #3
 800255a:	e2bb      	b.n	8002ad4 <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_MSI_IsReady() != 0U)
 800255c:	f7ff fd6d 	bl	800203a <LL_RCC_MSI_IsReady>
 8002560:	4603      	mov	r3, r0
 8002562:	2b00      	cmp	r3, #0
 8002564:	d1f1      	bne.n	800254a <HAL_RCC_OscConfig+0x19e>
 8002566:	e000      	b.n	800256a <HAL_RCC_OscConfig+0x1be>
      if ((LL_RCC_MSI_IsReady() != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002568:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	f003 0301 	and.w	r3, r3, #1
 8002572:	2b00      	cmp	r3, #0
 8002574:	d05f      	beq.n	8002636 <HAL_RCC_OscConfig+0x28a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8002576:	69fb      	ldr	r3, [r7, #28]
 8002578:	2b08      	cmp	r3, #8
 800257a:	d005      	beq.n	8002588 <HAL_RCC_OscConfig+0x1dc>
 800257c:	69fb      	ldr	r3, [r7, #28]
 800257e:	2b0c      	cmp	r3, #12
 8002580:	d10d      	bne.n	800259e <HAL_RCC_OscConfig+0x1f2>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002582:	69bb      	ldr	r3, [r7, #24]
 8002584:	2b03      	cmp	r3, #3
 8002586:	d10a      	bne.n	800259e <HAL_RCC_OscConfig+0x1f2>
    {
      if ((LL_RCC_HSE_IsReady() != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002588:	f7ff fca7 	bl	8001eda <LL_RCC_HSE_IsReady>
 800258c:	4603      	mov	r3, r0
 800258e:	2b00      	cmp	r3, #0
 8002590:	d050      	beq.n	8002634 <HAL_RCC_OscConfig+0x288>
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	685b      	ldr	r3, [r3, #4]
 8002596:	2b00      	cmp	r3, #0
 8002598:	d14c      	bne.n	8002634 <HAL_RCC_OscConfig+0x288>
      {
        return HAL_ERROR;
 800259a:	2301      	movs	r3, #1
 800259c:	e29a      	b.n	8002ad4 <HAL_RCC_OscConfig+0x728>
      /* Set the new HSE configuration ---------------------------------------*/
      /* Check HSE division factor */
      assert_param(IS_RCC_HSEDIV(RCC_OscInitStruct->HSEDiv));

      /* Set HSE division factor */
      MODIFY_REG(RCC->CR, RCC_CR_HSEPRE, RCC_OscInitStruct->HSEDiv);
 800259e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	689b      	ldr	r3, [r3, #8]
 80025ac:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80025b0:	4313      	orrs	r3, r2
 80025b2:	600b      	str	r3, [r1, #0]

      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	685b      	ldr	r3, [r3, #4]
 80025b8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80025bc:	d102      	bne.n	80025c4 <HAL_RCC_OscConfig+0x218>
 80025be:	f7ff fc70 	bl	8001ea2 <LL_RCC_HSE_Enable>
 80025c2:	e00d      	b.n	80025e0 <HAL_RCC_OscConfig+0x234>
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	685b      	ldr	r3, [r3, #4]
 80025c8:	f5b3 1f04 	cmp.w	r3, #2162688	; 0x210000
 80025cc:	d104      	bne.n	80025d8 <HAL_RCC_OscConfig+0x22c>
 80025ce:	f7ff fc3b 	bl	8001e48 <LL_RCC_HSE_EnableTcxo>
 80025d2:	f7ff fc66 	bl	8001ea2 <LL_RCC_HSE_Enable>
 80025d6:	e003      	b.n	80025e0 <HAL_RCC_OscConfig+0x234>
 80025d8:	f7ff fc71 	bl	8001ebe <LL_RCC_HSE_Disable>
 80025dc:	f7ff fc42 	bl	8001e64 <LL_RCC_HSE_DisableTcxo>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	685b      	ldr	r3, [r3, #4]
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d012      	beq.n	800260e <HAL_RCC_OscConfig+0x262>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025e8:	f7ff f8aa 	bl	8001740 <HAL_GetTick>
 80025ec:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 80025ee:	e008      	b.n	8002602 <HAL_RCC_OscConfig+0x256>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80025f0:	f7ff f8a6 	bl	8001740 <HAL_GetTick>
 80025f4:	4602      	mov	r2, r0
 80025f6:	697b      	ldr	r3, [r7, #20]
 80025f8:	1ad3      	subs	r3, r2, r3
 80025fa:	2b64      	cmp	r3, #100	; 0x64
 80025fc:	d901      	bls.n	8002602 <HAL_RCC_OscConfig+0x256>
          {
            return HAL_TIMEOUT;
 80025fe:	2303      	movs	r3, #3
 8002600:	e268      	b.n	8002ad4 <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_HSE_IsReady() == 0U)
 8002602:	f7ff fc6a 	bl	8001eda <LL_RCC_HSE_IsReady>
 8002606:	4603      	mov	r3, r0
 8002608:	2b00      	cmp	r3, #0
 800260a:	d0f1      	beq.n	80025f0 <HAL_RCC_OscConfig+0x244>
 800260c:	e013      	b.n	8002636 <HAL_RCC_OscConfig+0x28a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800260e:	f7ff f897 	bl	8001740 <HAL_GetTick>
 8002612:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 8002614:	e008      	b.n	8002628 <HAL_RCC_OscConfig+0x27c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002616:	f7ff f893 	bl	8001740 <HAL_GetTick>
 800261a:	4602      	mov	r2, r0
 800261c:	697b      	ldr	r3, [r7, #20]
 800261e:	1ad3      	subs	r3, r2, r3
 8002620:	2b64      	cmp	r3, #100	; 0x64
 8002622:	d901      	bls.n	8002628 <HAL_RCC_OscConfig+0x27c>
          {
            return HAL_TIMEOUT;
 8002624:	2303      	movs	r3, #3
 8002626:	e255      	b.n	8002ad4 <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_HSE_IsReady() != 0U)
 8002628:	f7ff fc57 	bl	8001eda <LL_RCC_HSE_IsReady>
 800262c:	4603      	mov	r3, r0
 800262e:	2b00      	cmp	r3, #0
 8002630:	d1f1      	bne.n	8002616 <HAL_RCC_OscConfig+0x26a>
 8002632:	e000      	b.n	8002636 <HAL_RCC_OscConfig+0x28a>
      if ((LL_RCC_HSE_IsReady() != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002634:	bf00      	nop
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	f003 0302 	and.w	r3, r3, #2
 800263e:	2b00      	cmp	r3, #0
 8002640:	d04b      	beq.n	80026da <HAL_RCC_OscConfig+0x32e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8002642:	69fb      	ldr	r3, [r7, #28]
 8002644:	2b04      	cmp	r3, #4
 8002646:	d005      	beq.n	8002654 <HAL_RCC_OscConfig+0x2a8>
 8002648:	69fb      	ldr	r3, [r7, #28]
 800264a:	2b0c      	cmp	r3, #12
 800264c:	d113      	bne.n	8002676 <HAL_RCC_OscConfig+0x2ca>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 800264e:	69bb      	ldr	r3, [r7, #24]
 8002650:	2b02      	cmp	r3, #2
 8002652:	d110      	bne.n	8002676 <HAL_RCC_OscConfig+0x2ca>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((LL_RCC_HSI_IsReady() != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002654:	f7ff fc6e 	bl	8001f34 <LL_RCC_HSI_IsReady>
 8002658:	4603      	mov	r3, r0
 800265a:	2b00      	cmp	r3, #0
 800265c:	d005      	beq.n	800266a <HAL_RCC_OscConfig+0x2be>
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	691b      	ldr	r3, [r3, #16]
 8002662:	2b00      	cmp	r3, #0
 8002664:	d101      	bne.n	800266a <HAL_RCC_OscConfig+0x2be>
      {
        return HAL_ERROR;
 8002666:	2301      	movs	r3, #1
 8002668:	e234      	b.n	8002ad4 <HAL_RCC_OscConfig+0x728>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	695b      	ldr	r3, [r3, #20]
 800266e:	4618      	mov	r0, r3
 8002670:	f7ff fc71 	bl	8001f56 <LL_RCC_HSI_SetCalibTrimming>
      if ((LL_RCC_HSI_IsReady() != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002674:	e031      	b.n	80026da <HAL_RCC_OscConfig+0x32e>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	691b      	ldr	r3, [r3, #16]
 800267a:	2b00      	cmp	r3, #0
 800267c:	d019      	beq.n	80026b2 <HAL_RCC_OscConfig+0x306>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800267e:	f7ff fc3d 	bl	8001efc <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002682:	f7ff f85d 	bl	8001740 <HAL_GetTick>
 8002686:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 8002688:	e008      	b.n	800269c <HAL_RCC_OscConfig+0x2f0>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800268a:	f7ff f859 	bl	8001740 <HAL_GetTick>
 800268e:	4602      	mov	r2, r0
 8002690:	697b      	ldr	r3, [r7, #20]
 8002692:	1ad3      	subs	r3, r2, r3
 8002694:	2b02      	cmp	r3, #2
 8002696:	d901      	bls.n	800269c <HAL_RCC_OscConfig+0x2f0>
          {
            return HAL_TIMEOUT;
 8002698:	2303      	movs	r3, #3
 800269a:	e21b      	b.n	8002ad4 <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_HSI_IsReady() == 0U)
 800269c:	f7ff fc4a 	bl	8001f34 <LL_RCC_HSI_IsReady>
 80026a0:	4603      	mov	r3, r0
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d0f1      	beq.n	800268a <HAL_RCC_OscConfig+0x2de>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	695b      	ldr	r3, [r3, #20]
 80026aa:	4618      	mov	r0, r3
 80026ac:	f7ff fc53 	bl	8001f56 <LL_RCC_HSI_SetCalibTrimming>
 80026b0:	e013      	b.n	80026da <HAL_RCC_OscConfig+0x32e>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80026b2:	f7ff fc31 	bl	8001f18 <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026b6:	f7ff f843 	bl	8001740 <HAL_GetTick>
 80026ba:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 80026bc:	e008      	b.n	80026d0 <HAL_RCC_OscConfig+0x324>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80026be:	f7ff f83f 	bl	8001740 <HAL_GetTick>
 80026c2:	4602      	mov	r2, r0
 80026c4:	697b      	ldr	r3, [r7, #20]
 80026c6:	1ad3      	subs	r3, r2, r3
 80026c8:	2b02      	cmp	r3, #2
 80026ca:	d901      	bls.n	80026d0 <HAL_RCC_OscConfig+0x324>
          {
            return HAL_TIMEOUT;
 80026cc:	2303      	movs	r3, #3
 80026ce:	e201      	b.n	8002ad4 <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_HSI_IsReady() != 0U)
 80026d0:	f7ff fc30 	bl	8001f34 <LL_RCC_HSI_IsReady>
 80026d4:	4603      	mov	r3, r0
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d1f1      	bne.n	80026be <HAL_RCC_OscConfig+0x312>
      }
    }
  }

  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	f003 0308 	and.w	r3, r3, #8
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d06e      	beq.n	80027c4 <HAL_RCC_OscConfig+0x418>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	699b      	ldr	r3, [r3, #24]
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d056      	beq.n	800279c <HAL_RCC_OscConfig+0x3f0>
    {
      uint32_t csr_temp = RCC->CSR;
 80026ee:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80026f2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80026f6:	60fb      	str	r3, [r7, #12]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPRE))
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	69da      	ldr	r2, [r3, #28]
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	f003 0310 	and.w	r3, r3, #16
 8002702:	429a      	cmp	r2, r3
 8002704:	d031      	beq.n	800276a <HAL_RCC_OscConfig+0x3be>
      {
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	f003 0302 	and.w	r3, r3, #2
 800270c:	2b00      	cmp	r3, #0
 800270e:	d006      	beq.n	800271e <HAL_RCC_OscConfig+0x372>
            ((csr_temp & RCC_CSR_LSION) != RCC_CSR_LSION))
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	f003 0301 	and.w	r3, r3, #1
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8002716:	2b00      	cmp	r3, #0
 8002718:	d101      	bne.n	800271e <HAL_RCC_OscConfig+0x372>
        {
          /* If LSIRDY is set while LSION is not enabled,
             LSIPRE can't be updated  */
          return HAL_ERROR;
 800271a:	2301      	movs	r3, #1
 800271c:	e1da      	b.n	8002ad4 <HAL_RCC_OscConfig+0x728>
        }

        /* Turn off LSI before changing RCC_CSR_LSIPRE */
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	f003 0301 	and.w	r3, r3, #1
 8002724:	2b00      	cmp	r3, #0
 8002726:	d013      	beq.n	8002750 <HAL_RCC_OscConfig+0x3a4>
        {
          __HAL_RCC_LSI_DISABLE();
 8002728:	f7ff fc4a 	bl	8001fc0 <LL_RCC_LSI_Disable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800272c:	f7ff f808 	bl	8001740 <HAL_GetTick>
 8002730:	6178      	str	r0, [r7, #20]

          /* Wait till LSI is disabled */
          while (LL_RCC_LSI_IsReady() != 0U)
 8002732:	e008      	b.n	8002746 <HAL_RCC_OscConfig+0x39a>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002734:	f7ff f804 	bl	8001740 <HAL_GetTick>
 8002738:	4602      	mov	r2, r0
 800273a:	697b      	ldr	r3, [r7, #20]
 800273c:	1ad3      	subs	r3, r2, r3
 800273e:	2b11      	cmp	r3, #17
 8002740:	d901      	bls.n	8002746 <HAL_RCC_OscConfig+0x39a>
            {
              return HAL_TIMEOUT;
 8002742:	2303      	movs	r3, #3
 8002744:	e1c6      	b.n	8002ad4 <HAL_RCC_OscConfig+0x728>
          while (LL_RCC_LSI_IsReady() != 0U)
 8002746:	f7ff fc4b 	bl	8001fe0 <LL_RCC_LSI_IsReady>
 800274a:	4603      	mov	r3, r0
 800274c:	2b00      	cmp	r3, #0
 800274e:	d1f1      	bne.n	8002734 <HAL_RCC_OscConfig+0x388>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPRE, RCC_OscInitStruct->LSIDiv);
 8002750:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002754:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002758:	f023 0210 	bic.w	r2, r3, #16
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	69db      	ldr	r3, [r3, #28]
 8002760:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002764:	4313      	orrs	r3, r2
 8002766:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
      }

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800276a:	f7ff fc19 	bl	8001fa0 <LL_RCC_LSI_Enable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800276e:	f7fe ffe7 	bl	8001740 <HAL_GetTick>
 8002772:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (LL_RCC_LSI_IsReady() == 0U)
 8002774:	e008      	b.n	8002788 <HAL_RCC_OscConfig+0x3dc>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002776:	f7fe ffe3 	bl	8001740 <HAL_GetTick>
 800277a:	4602      	mov	r2, r0
 800277c:	697b      	ldr	r3, [r7, #20]
 800277e:	1ad3      	subs	r3, r2, r3
 8002780:	2b11      	cmp	r3, #17
 8002782:	d901      	bls.n	8002788 <HAL_RCC_OscConfig+0x3dc>
        {
          return HAL_TIMEOUT;
 8002784:	2303      	movs	r3, #3
 8002786:	e1a5      	b.n	8002ad4 <HAL_RCC_OscConfig+0x728>
      while (LL_RCC_LSI_IsReady() == 0U)
 8002788:	f7ff fc2a 	bl	8001fe0 <LL_RCC_LSI_IsReady>
 800278c:	4603      	mov	r3, r0
 800278e:	2b00      	cmp	r3, #0
 8002790:	d0f1      	beq.n	8002776 <HAL_RCC_OscConfig+0x3ca>
 8002792:	e017      	b.n	80027c4 <HAL_RCC_OscConfig+0x418>
 8002794:	20000000 	.word	0x20000000
 8002798:	20000004 	.word	0x20000004
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800279c:	f7ff fc10 	bl	8001fc0 <LL_RCC_LSI_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027a0:	f7fe ffce 	bl	8001740 <HAL_GetTick>
 80027a4:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (LL_RCC_LSI_IsReady() != 0U)
 80027a6:	e008      	b.n	80027ba <HAL_RCC_OscConfig+0x40e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80027a8:	f7fe ffca 	bl	8001740 <HAL_GetTick>
 80027ac:	4602      	mov	r2, r0
 80027ae:	697b      	ldr	r3, [r7, #20]
 80027b0:	1ad3      	subs	r3, r2, r3
 80027b2:	2b11      	cmp	r3, #17
 80027b4:	d901      	bls.n	80027ba <HAL_RCC_OscConfig+0x40e>
        {
          return HAL_TIMEOUT;
 80027b6:	2303      	movs	r3, #3
 80027b8:	e18c      	b.n	8002ad4 <HAL_RCC_OscConfig+0x728>
      while (LL_RCC_LSI_IsReady() != 0U)
 80027ba:	f7ff fc11 	bl	8001fe0 <LL_RCC_LSI_IsReady>
 80027be:	4603      	mov	r3, r0
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d1f1      	bne.n	80027a8 <HAL_RCC_OscConfig+0x3fc>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	f003 0304 	and.w	r3, r3, #4
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	f000 80d8 	beq.w	8002982 <HAL_RCC_OscConfig+0x5d6>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (LL_PWR_IsEnabledBkUpAccess() == 0U)
 80027d2:	f7ff fb27 	bl	8001e24 <LL_PWR_IsEnabledBkUpAccess>
 80027d6:	4603      	mov	r3, r0
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d113      	bne.n	8002804 <HAL_RCC_OscConfig+0x458>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 80027dc:	f7ff fb08 	bl	8001df0 <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80027e0:	f7fe ffae 	bl	8001740 <HAL_GetTick>
 80027e4:	6178      	str	r0, [r7, #20]

      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 80027e6:	e008      	b.n	80027fa <HAL_RCC_OscConfig+0x44e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80027e8:	f7fe ffaa 	bl	8001740 <HAL_GetTick>
 80027ec:	4602      	mov	r2, r0
 80027ee:	697b      	ldr	r3, [r7, #20]
 80027f0:	1ad3      	subs	r3, r2, r3
 80027f2:	2b02      	cmp	r3, #2
 80027f4:	d901      	bls.n	80027fa <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 80027f6:	2303      	movs	r3, #3
 80027f8:	e16c      	b.n	8002ad4 <HAL_RCC_OscConfig+0x728>
      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 80027fa:	f7ff fb13 	bl	8001e24 <LL_PWR_IsEnabledBkUpAccess>
 80027fe:	4603      	mov	r3, r0
 8002800:	2b00      	cmp	r3, #0
 8002802:	d0f1      	beq.n	80027e8 <HAL_RCC_OscConfig+0x43c>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	68db      	ldr	r3, [r3, #12]
 8002808:	2b00      	cmp	r3, #0
 800280a:	d07b      	beq.n	8002904 <HAL_RCC_OscConfig+0x558>
    {
      /* Enable LSE bypasss (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS)
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	68db      	ldr	r3, [r3, #12]
 8002810:	2b85      	cmp	r3, #133	; 0x85
 8002812:	d003      	beq.n	800281c <HAL_RCC_OscConfig+0x470>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS_RTC_ONLY))
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	68db      	ldr	r3, [r3, #12]
 8002818:	2b05      	cmp	r3, #5
 800281a:	d109      	bne.n	8002830 <HAL_RCC_OscConfig+0x484>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 800281c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002820:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002824:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002828:	f043 0304 	orr.w	r3, r3, #4
 800282c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002830:	f7fe ff86 	bl	8001740 <HAL_GetTick>
 8002834:	6178      	str	r0, [r7, #20]

      /* LSE oscillator enable */
      SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8002836:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800283a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800283e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002842:	f043 0301 	orr.w	r3, r3, #1
 8002846:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 800284a:	e00a      	b.n	8002862 <HAL_RCC_OscConfig+0x4b6>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800284c:	f7fe ff78 	bl	8001740 <HAL_GetTick>
 8002850:	4602      	mov	r2, r0
 8002852:	697b      	ldr	r3, [r7, #20]
 8002854:	1ad3      	subs	r3, r2, r3
 8002856:	f241 3288 	movw	r2, #5000	; 0x1388
 800285a:	4293      	cmp	r3, r2
 800285c:	d901      	bls.n	8002862 <HAL_RCC_OscConfig+0x4b6>
        {
          return HAL_TIMEOUT;
 800285e:	2303      	movs	r3, #3
 8002860:	e138      	b.n	8002ad4 <HAL_RCC_OscConfig+0x728>
      while (LL_RCC_LSE_IsReady() == 0U)
 8002862:	f7ff fb8c 	bl	8001f7e <LL_RCC_LSE_IsReady>
 8002866:	4603      	mov	r3, r0
 8002868:	2b00      	cmp	r3, #0
 800286a:	d0ef      	beq.n	800284c <HAL_RCC_OscConfig+0x4a0>
        }
      }

      /* Enable LSE system clock (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	68db      	ldr	r3, [r3, #12]
 8002870:	2b81      	cmp	r3, #129	; 0x81
 8002872:	d003      	beq.n	800287c <HAL_RCC_OscConfig+0x4d0>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS))
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	68db      	ldr	r3, [r3, #12]
 8002878:	2b85      	cmp	r3, #133	; 0x85
 800287a:	d121      	bne.n	80028c0 <HAL_RCC_OscConfig+0x514>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800287c:	f7fe ff60 	bl	8001740 <HAL_GetTick>
 8002880:	6178      	str	r0, [r7, #20]

        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8002882:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002886:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800288a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800288e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002892:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8002896:	e00a      	b.n	80028ae <HAL_RCC_OscConfig+0x502>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002898:	f7fe ff52 	bl	8001740 <HAL_GetTick>
 800289c:	4602      	mov	r2, r0
 800289e:	697b      	ldr	r3, [r7, #20]
 80028a0:	1ad3      	subs	r3, r2, r3
 80028a2:	f241 3288 	movw	r2, #5000	; 0x1388
 80028a6:	4293      	cmp	r3, r2
 80028a8:	d901      	bls.n	80028ae <HAL_RCC_OscConfig+0x502>
          {
            return HAL_TIMEOUT;
 80028aa:	2303      	movs	r3, #3
 80028ac:	e112      	b.n	8002ad4 <HAL_RCC_OscConfig+0x728>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 80028ae:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80028b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80028b6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d0ec      	beq.n	8002898 <HAL_RCC_OscConfig+0x4ec>
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 80028be:	e060      	b.n	8002982 <HAL_RCC_OscConfig+0x5d6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028c0:	f7fe ff3e 	bl	8001740 <HAL_GetTick>
 80028c4:	6178      	str	r0, [r7, #20]

        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 80028c6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80028ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80028ce:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80028d2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80028d6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80028da:	e00a      	b.n	80028f2 <HAL_RCC_OscConfig+0x546>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80028dc:	f7fe ff30 	bl	8001740 <HAL_GetTick>
 80028e0:	4602      	mov	r2, r0
 80028e2:	697b      	ldr	r3, [r7, #20]
 80028e4:	1ad3      	subs	r3, r2, r3
 80028e6:	f241 3288 	movw	r2, #5000	; 0x1388
 80028ea:	4293      	cmp	r3, r2
 80028ec:	d901      	bls.n	80028f2 <HAL_RCC_OscConfig+0x546>
          {
            return HAL_TIMEOUT;
 80028ee:	2303      	movs	r3, #3
 80028f0:	e0f0      	b.n	8002ad4 <HAL_RCC_OscConfig+0x728>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80028f2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80028f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80028fa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d1ec      	bne.n	80028dc <HAL_RCC_OscConfig+0x530>
 8002902:	e03e      	b.n	8002982 <HAL_RCC_OscConfig+0x5d6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002904:	f7fe ff1c 	bl	8001740 <HAL_GetTick>
 8002908:	6178      	str	r0, [r7, #20]

      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 800290a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800290e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002912:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002916:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800291a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

      /* Wait till LSESYSRDY is cleared */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 800291e:	e00a      	b.n	8002936 <HAL_RCC_OscConfig+0x58a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002920:	f7fe ff0e 	bl	8001740 <HAL_GetTick>
 8002924:	4602      	mov	r2, r0
 8002926:	697b      	ldr	r3, [r7, #20]
 8002928:	1ad3      	subs	r3, r2, r3
 800292a:	f241 3288 	movw	r2, #5000	; 0x1388
 800292e:	4293      	cmp	r3, r2
 8002930:	d901      	bls.n	8002936 <HAL_RCC_OscConfig+0x58a>
        {
          return HAL_TIMEOUT;
 8002932:	2303      	movs	r3, #3
 8002934:	e0ce      	b.n	8002ad4 <HAL_RCC_OscConfig+0x728>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8002936:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800293a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800293e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002942:	2b00      	cmp	r3, #0
 8002944:	d1ec      	bne.n	8002920 <HAL_RCC_OscConfig+0x574>
        }
      }

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002946:	f7fe fefb 	bl	8001740 <HAL_GetTick>
 800294a:	6178      	str	r0, [r7, #20]

      /* LSE oscillator disable */
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800294c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002950:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002954:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002958:	f023 0301 	bic.w	r3, r3, #1
 800295c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 8002960:	e00a      	b.n	8002978 <HAL_RCC_OscConfig+0x5cc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002962:	f7fe feed 	bl	8001740 <HAL_GetTick>
 8002966:	4602      	mov	r2, r0
 8002968:	697b      	ldr	r3, [r7, #20]
 800296a:	1ad3      	subs	r3, r2, r3
 800296c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002970:	4293      	cmp	r3, r2
 8002972:	d901      	bls.n	8002978 <HAL_RCC_OscConfig+0x5cc>
        {
          return HAL_TIMEOUT;
 8002974:	2303      	movs	r3, #3
 8002976:	e0ad      	b.n	8002ad4 <HAL_RCC_OscConfig+0x728>
      while (LL_RCC_LSE_IsReady() != 0U)
 8002978:	f7ff fb01 	bl	8001f7e <LL_RCC_LSE_IsReady>
 800297c:	4603      	mov	r3, r0
 800297e:	2b00      	cmp	r3, #0
 8002980:	d1ef      	bne.n	8002962 <HAL_RCC_OscConfig+0x5b6>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002986:	2b00      	cmp	r3, #0
 8002988:	f000 80a3 	beq.w	8002ad2 <HAL_RCC_OscConfig+0x726>
  {
    /* Check if the PLL is used as system clock or not */
    if (sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800298c:	69fb      	ldr	r3, [r7, #28]
 800298e:	2b0c      	cmp	r3, #12
 8002990:	d076      	beq.n	8002a80 <HAL_RCC_OscConfig+0x6d4>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002996:	2b02      	cmp	r3, #2
 8002998:	d14b      	bne.n	8002a32 <HAL_RCC_OscConfig+0x686>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800299a:	f7ff fc63 	bl	8002264 <LL_RCC_PLL_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800299e:	f7fe fecf 	bl	8001740 <HAL_GetTick>
 80029a2:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() != 0U)
 80029a4:	e008      	b.n	80029b8 <HAL_RCC_OscConfig+0x60c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80029a6:	f7fe fecb 	bl	8001740 <HAL_GetTick>
 80029aa:	4602      	mov	r2, r0
 80029ac:	697b      	ldr	r3, [r7, #20]
 80029ae:	1ad3      	subs	r3, r2, r3
 80029b0:	2b0a      	cmp	r3, #10
 80029b2:	d901      	bls.n	80029b8 <HAL_RCC_OscConfig+0x60c>
          {
            return HAL_TIMEOUT;
 80029b4:	2303      	movs	r3, #3
 80029b6:	e08d      	b.n	8002ad4 <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_PLL_IsReady() != 0U)
 80029b8:	f7ff fc62 	bl	8002280 <LL_RCC_PLL_IsReady>
 80029bc:	4603      	mov	r3, r0
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d1f1      	bne.n	80029a6 <HAL_RCC_OscConfig+0x5fa>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80029c2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80029c6:	68da      	ldr	r2, [r3, #12]
 80029c8:	4b44      	ldr	r3, [pc, #272]	; (8002adc <HAL_RCC_OscConfig+0x730>)
 80029ca:	4013      	ands	r3, r2
 80029cc:	687a      	ldr	r2, [r7, #4]
 80029ce:	6b11      	ldr	r1, [r2, #48]	; 0x30
 80029d0:	687a      	ldr	r2, [r7, #4]
 80029d2:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80029d4:	4311      	orrs	r1, r2
 80029d6:	687a      	ldr	r2, [r7, #4]
 80029d8:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80029da:	0212      	lsls	r2, r2, #8
 80029dc:	4311      	orrs	r1, r2
 80029de:	687a      	ldr	r2, [r7, #4]
 80029e0:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80029e2:	4311      	orrs	r1, r2
 80029e4:	687a      	ldr	r2, [r7, #4]
 80029e6:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80029e8:	4311      	orrs	r1, r2
 80029ea:	687a      	ldr	r2, [r7, #4]
 80029ec:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80029ee:	430a      	orrs	r2, r1
 80029f0:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80029f4:	4313      	orrs	r3, r2
 80029f6:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80029f8:	f7ff fc26 	bl	8002248 <LL_RCC_PLL_Enable>

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80029fc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002a00:	68db      	ldr	r3, [r3, #12]
 8002a02:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002a06:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002a0a:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a0c:	f7fe fe98 	bl	8001740 <HAL_GetTick>
 8002a10:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() == 0U)
 8002a12:	e008      	b.n	8002a26 <HAL_RCC_OscConfig+0x67a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a14:	f7fe fe94 	bl	8001740 <HAL_GetTick>
 8002a18:	4602      	mov	r2, r0
 8002a1a:	697b      	ldr	r3, [r7, #20]
 8002a1c:	1ad3      	subs	r3, r2, r3
 8002a1e:	2b0a      	cmp	r3, #10
 8002a20:	d901      	bls.n	8002a26 <HAL_RCC_OscConfig+0x67a>
          {
            return HAL_TIMEOUT;
 8002a22:	2303      	movs	r3, #3
 8002a24:	e056      	b.n	8002ad4 <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_PLL_IsReady() == 0U)
 8002a26:	f7ff fc2b 	bl	8002280 <LL_RCC_PLL_IsReady>
 8002a2a:	4603      	mov	r3, r0
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d0f1      	beq.n	8002a14 <HAL_RCC_OscConfig+0x668>
 8002a30:	e04f      	b.n	8002ad2 <HAL_RCC_OscConfig+0x726>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a32:	f7ff fc17 	bl	8002264 <LL_RCC_PLL_Disable>

        /* Disable all PLL outputs to save power */
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PLLSOURCE_NONE);
 8002a36:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002a3a:	68db      	ldr	r3, [r3, #12]
 8002a3c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002a40:	f023 0303 	bic.w	r3, r3, #3
 8002a44:	60d3      	str	r3, [r2, #12]

        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_RNGCLK | RCC_PLL_ADCCLK);
 8002a46:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002a4a:	68db      	ldr	r3, [r3, #12]
 8002a4c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002a50:	f023 5388 	bic.w	r3, r3, #285212672	; 0x11000000
 8002a54:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002a58:	60d3      	str	r3, [r2, #12]


        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a5a:	f7fe fe71 	bl	8001740 <HAL_GetTick>
 8002a5e:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is disabled */
        while (LL_RCC_PLL_IsReady() != 0U)
 8002a60:	e008      	b.n	8002a74 <HAL_RCC_OscConfig+0x6c8>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a62:	f7fe fe6d 	bl	8001740 <HAL_GetTick>
 8002a66:	4602      	mov	r2, r0
 8002a68:	697b      	ldr	r3, [r7, #20]
 8002a6a:	1ad3      	subs	r3, r2, r3
 8002a6c:	2b0a      	cmp	r3, #10
 8002a6e:	d901      	bls.n	8002a74 <HAL_RCC_OscConfig+0x6c8>
          {
            return HAL_TIMEOUT;
 8002a70:	2303      	movs	r3, #3
 8002a72:	e02f      	b.n	8002ad4 <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_PLL_IsReady() != 0U)
 8002a74:	f7ff fc04 	bl	8002280 <LL_RCC_PLL_IsReady>
 8002a78:	4603      	mov	r3, r0
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d1f1      	bne.n	8002a62 <HAL_RCC_OscConfig+0x6b6>
 8002a7e:	e028      	b.n	8002ad2 <HAL_RCC_OscConfig+0x726>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a84:	2b01      	cmp	r3, #1
 8002a86:	d101      	bne.n	8002a8c <HAL_RCC_OscConfig+0x6e0>
      {
        return HAL_ERROR;
 8002a88:	2301      	movs	r3, #1
 8002a8a:	e023      	b.n	8002ad4 <HAL_RCC_OscConfig+0x728>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002a8c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002a90:	68db      	ldr	r3, [r3, #12]
 8002a92:	61bb      	str	r3, [r7, #24]
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource)
 8002a94:	69bb      	ldr	r3, [r7, #24]
 8002a96:	f003 0203 	and.w	r2, r3, #3
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a9e:	429a      	cmp	r2, r3
 8002aa0:	d115      	bne.n	8002ace <HAL_RCC_OscConfig+0x722>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)   != RCC_OscInitStruct->PLL.PLLM)
 8002aa2:	69bb      	ldr	r3, [r7, #24]
 8002aa4:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002aac:	429a      	cmp	r2, r3
 8002aae:	d10e      	bne.n	8002ace <HAL_RCC_OscConfig+0x722>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)   != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos))
 8002ab0:	69bb      	ldr	r3, [r7, #24]
 8002ab2:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002aba:	021b      	lsls	r3, r3, #8
 8002abc:	429a      	cmp	r2, r3
 8002abe:	d106      	bne.n	8002ace <HAL_RCC_OscConfig+0x722>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)   != RCC_OscInitStruct->PLL.PLLR))
 8002ac0:	69bb      	ldr	r3, [r7, #24]
 8002ac2:	f003 4260 	and.w	r2, r3, #3758096384	; 0xe0000000
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002aca:	429a      	cmp	r2, r3
 8002acc:	d001      	beq.n	8002ad2 <HAL_RCC_OscConfig+0x726>
        {
          return HAL_ERROR;
 8002ace:	2301      	movs	r3, #1
 8002ad0:	e000      	b.n	8002ad4 <HAL_RCC_OscConfig+0x728>
        }
      }
    }
  }
  return HAL_OK;
 8002ad2:	2300      	movs	r3, #0
}
 8002ad4:	4618      	mov	r0, r3
 8002ad6:	3720      	adds	r7, #32
 8002ad8:	46bd      	mov	sp, r7
 8002ada:	bd80      	pop	{r7, pc}
 8002adc:	11c1808c 	.word	0x11c1808c

08002ae0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002ae0:	b580      	push	{r7, lr}
 8002ae2:	b084      	sub	sp, #16
 8002ae4:	af00      	add	r7, sp, #0
 8002ae6:	6078      	str	r0, [r7, #4]
 8002ae8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d101      	bne.n	8002af4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002af0:	2301      	movs	r3, #1
 8002af2:	e12c      	b.n	8002d4e <HAL_RCC_ClockConfig+0x26e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK3) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002af4:	4b98      	ldr	r3, [pc, #608]	; (8002d58 <HAL_RCC_ClockConfig+0x278>)
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	f003 0307 	and.w	r3, r3, #7
 8002afc:	683a      	ldr	r2, [r7, #0]
 8002afe:	429a      	cmp	r2, r3
 8002b00:	d91b      	bls.n	8002b3a <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b02:	4b95      	ldr	r3, [pc, #596]	; (8002d58 <HAL_RCC_ClockConfig+0x278>)
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	f023 0207 	bic.w	r2, r3, #7
 8002b0a:	4993      	ldr	r1, [pc, #588]	; (8002d58 <HAL_RCC_ClockConfig+0x278>)
 8002b0c:	683b      	ldr	r3, [r7, #0]
 8002b0e:	4313      	orrs	r3, r2
 8002b10:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002b12:	f7fe fe15 	bl	8001740 <HAL_GetTick>
 8002b16:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b18:	e008      	b.n	8002b2c <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8002b1a:	f7fe fe11 	bl	8001740 <HAL_GetTick>
 8002b1e:	4602      	mov	r2, r0
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	1ad3      	subs	r3, r2, r3
 8002b24:	2b02      	cmp	r3, #2
 8002b26:	d901      	bls.n	8002b2c <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 8002b28:	2303      	movs	r3, #3
 8002b2a:	e110      	b.n	8002d4e <HAL_RCC_ClockConfig+0x26e>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b2c:	4b8a      	ldr	r3, [pc, #552]	; (8002d58 <HAL_RCC_ClockConfig+0x278>)
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	f003 0307 	and.w	r3, r3, #7
 8002b34:	683a      	ldr	r2, [r7, #0]
 8002b36:	429a      	cmp	r2, r3
 8002b38:	d1ef      	bne.n	8002b1a <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	f003 0302 	and.w	r3, r3, #2
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d016      	beq.n	8002b74 <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	689b      	ldr	r3, [r3, #8]
 8002b4a:	4618      	mov	r0, r3
 8002b4c:	f7ff fade 	bl	800210c <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8002b50:	f7fe fdf6 	bl	8001740 <HAL_GetTick>
 8002b54:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8002b56:	e008      	b.n	8002b6a <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8002b58:	f7fe fdf2 	bl	8001740 <HAL_GetTick>
 8002b5c:	4602      	mov	r2, r0
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	1ad3      	subs	r3, r2, r3
 8002b62:	2b02      	cmp	r3, #2
 8002b64:	d901      	bls.n	8002b6a <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 8002b66:	2303      	movs	r3, #3
 8002b68:	e0f1      	b.n	8002d4e <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8002b6a:	f7ff fbc7 	bl	80022fc <LL_RCC_IsActiveFlag_HPRE>
 8002b6e:	4603      	mov	r3, r0
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d0f1      	beq.n	8002b58 <HAL_RCC_ClockConfig+0x78>
    }
  }

#if defined(DUAL_CORE)
  /*-------------------------- HCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	f003 0320 	and.w	r3, r3, #32
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d016      	beq.n	8002bae <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	695b      	ldr	r3, [r3, #20]
 8002b84:	4618      	mov	r0, r3
 8002b86:	f7ff fad4 	bl	8002132 <LL_C2_RCC_SetAHBPrescaler>

    /* HCLK2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8002b8a:	f7fe fdd9 	bl	8001740 <HAL_GetTick>
 8002b8e:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8002b90:	e008      	b.n	8002ba4 <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8002b92:	f7fe fdd5 	bl	8001740 <HAL_GetTick>
 8002b96:	4602      	mov	r2, r0
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	1ad3      	subs	r3, r2, r3
 8002b9c:	2b02      	cmp	r3, #2
 8002b9e:	d901      	bls.n	8002ba4 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 8002ba0:	2303      	movs	r3, #3
 8002ba2:	e0d4      	b.n	8002d4e <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8002ba4:	f7ff fbbb 	bl	800231e <LL_RCC_IsActiveFlag_C2HPRE>
 8002ba8:	4603      	mov	r3, r0
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d0f1      	beq.n	8002b92 <HAL_RCC_ClockConfig+0xb2>
    }
  }
#endif /* DUAL_CORE */

  /*-------------------------- HCLK3 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK3) == RCC_CLOCKTYPE_HCLK3)
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d016      	beq.n	8002be8 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK3Divider));
    LL_RCC_SetAHB3Prescaler(RCC_ClkInitStruct->AHBCLK3Divider);
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	699b      	ldr	r3, [r3, #24]
 8002bbe:	4618      	mov	r0, r3
 8002bc0:	f7ff facc 	bl	800215c <LL_RCC_SetAHB3Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8002bc4:	f7fe fdbc 	bl	8001740 <HAL_GetTick>
 8002bc8:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8002bca:	e008      	b.n	8002bde <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8002bcc:	f7fe fdb8 	bl	8001740 <HAL_GetTick>
 8002bd0:	4602      	mov	r2, r0
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	1ad3      	subs	r3, r2, r3
 8002bd6:	2b02      	cmp	r3, #2
 8002bd8:	d901      	bls.n	8002bde <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 8002bda:	2303      	movs	r3, #3
 8002bdc:	e0b7      	b.n	8002d4e <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8002bde:	f7ff fbb0 	bl	8002342 <LL_RCC_IsActiveFlag_SHDHPRE>
 8002be2:	4603      	mov	r3, r0
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d0f1      	beq.n	8002bcc <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	f003 0304 	and.w	r3, r3, #4
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d016      	beq.n	8002c22 <HAL_RCC_ClockConfig+0x142>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	68db      	ldr	r3, [r3, #12]
 8002bf8:	4618      	mov	r0, r3
 8002bfa:	f7ff fac5 	bl	8002188 <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8002bfe:	f7fe fd9f 	bl	8001740 <HAL_GetTick>
 8002c02:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8002c04:	e008      	b.n	8002c18 <HAL_RCC_ClockConfig+0x138>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8002c06:	f7fe fd9b 	bl	8001740 <HAL_GetTick>
 8002c0a:	4602      	mov	r2, r0
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	1ad3      	subs	r3, r2, r3
 8002c10:	2b02      	cmp	r3, #2
 8002c12:	d901      	bls.n	8002c18 <HAL_RCC_ClockConfig+0x138>
      {
        return HAL_TIMEOUT;
 8002c14:	2303      	movs	r3, #3
 8002c16:	e09a      	b.n	8002d4e <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8002c18:	f7ff fba5 	bl	8002366 <LL_RCC_IsActiveFlag_PPRE1>
 8002c1c:	4603      	mov	r3, r0
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d0f1      	beq.n	8002c06 <HAL_RCC_ClockConfig+0x126>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	f003 0308 	and.w	r3, r3, #8
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d017      	beq.n	8002c5e <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	691b      	ldr	r3, [r3, #16]
 8002c32:	00db      	lsls	r3, r3, #3
 8002c34:	4618      	mov	r0, r3
 8002c36:	f7ff faba 	bl	80021ae <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8002c3a:	f7fe fd81 	bl	8001740 <HAL_GetTick>
 8002c3e:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8002c40:	e008      	b.n	8002c54 <HAL_RCC_ClockConfig+0x174>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8002c42:	f7fe fd7d 	bl	8001740 <HAL_GetTick>
 8002c46:	4602      	mov	r2, r0
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	1ad3      	subs	r3, r2, r3
 8002c4c:	2b02      	cmp	r3, #2
 8002c4e:	d901      	bls.n	8002c54 <HAL_RCC_ClockConfig+0x174>
      {
        return HAL_TIMEOUT;
 8002c50:	2303      	movs	r3, #3
 8002c52:	e07c      	b.n	8002d4e <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8002c54:	f7ff fb98 	bl	8002388 <LL_RCC_IsActiveFlag_PPRE2>
 8002c58:	4603      	mov	r3, r0
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d0f1      	beq.n	8002c42 <HAL_RCC_ClockConfig+0x162>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	f003 0301 	and.w	r3, r3, #1
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d043      	beq.n	8002cf2 <HAL_RCC_ClockConfig+0x212>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	685b      	ldr	r3, [r3, #4]
 8002c6e:	2b02      	cmp	r3, #2
 8002c70:	d106      	bne.n	8002c80 <HAL_RCC_ClockConfig+0x1a0>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 8002c72:	f7ff f932 	bl	8001eda <LL_RCC_HSE_IsReady>
 8002c76:	4603      	mov	r3, r0
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d11e      	bne.n	8002cba <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8002c7c:	2301      	movs	r3, #1
 8002c7e:	e066      	b.n	8002d4e <HAL_RCC_ClockConfig+0x26e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	685b      	ldr	r3, [r3, #4]
 8002c84:	2b03      	cmp	r3, #3
 8002c86:	d106      	bne.n	8002c96 <HAL_RCC_ClockConfig+0x1b6>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 8002c88:	f7ff fafa 	bl	8002280 <LL_RCC_PLL_IsReady>
 8002c8c:	4603      	mov	r3, r0
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d113      	bne.n	8002cba <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8002c92:	2301      	movs	r3, #1
 8002c94:	e05b      	b.n	8002d4e <HAL_RCC_ClockConfig+0x26e>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	685b      	ldr	r3, [r3, #4]
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d106      	bne.n	8002cac <HAL_RCC_ClockConfig+0x1cc>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 8002c9e:	f7ff f9cc 	bl	800203a <LL_RCC_MSI_IsReady>
 8002ca2:	4603      	mov	r3, r0
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d108      	bne.n	8002cba <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8002ca8:	2301      	movs	r3, #1
 8002caa:	e050      	b.n	8002d4e <HAL_RCC_ClockConfig+0x26e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 8002cac:	f7ff f942 	bl	8001f34 <LL_RCC_HSI_IsReady>
 8002cb0:	4603      	mov	r3, r0
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d101      	bne.n	8002cba <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8002cb6:	2301      	movs	r3, #1
 8002cb8:	e049      	b.n	8002d4e <HAL_RCC_ClockConfig+0x26e>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	685b      	ldr	r3, [r3, #4]
 8002cbe:	4618      	mov	r0, r3
 8002cc0:	f7ff fa06 	bl	80020d0 <LL_RCC_SetSysClkSource>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002cc4:	f7fe fd3c 	bl	8001740 <HAL_GetTick>
 8002cc8:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002cca:	e00a      	b.n	8002ce2 <HAL_RCC_ClockConfig+0x202>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002ccc:	f7fe fd38 	bl	8001740 <HAL_GetTick>
 8002cd0:	4602      	mov	r2, r0
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	1ad3      	subs	r3, r2, r3
 8002cd6:	f241 3288 	movw	r2, #5000	; 0x1388
 8002cda:	4293      	cmp	r3, r2
 8002cdc:	d901      	bls.n	8002ce2 <HAL_RCC_ClockConfig+0x202>
      {
        return HAL_TIMEOUT;
 8002cde:	2303      	movs	r3, #3
 8002ce0:	e035      	b.n	8002d4e <HAL_RCC_ClockConfig+0x26e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ce2:	f7ff fa08 	bl	80020f6 <LL_RCC_GetSysClkSource>
 8002ce6:	4602      	mov	r2, r0
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	685b      	ldr	r3, [r3, #4]
 8002cec:	009b      	lsls	r3, r3, #2
 8002cee:	429a      	cmp	r2, r3
 8002cf0:	d1ec      	bne.n	8002ccc <HAL_RCC_ClockConfig+0x1ec>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002cf2:	4b19      	ldr	r3, [pc, #100]	; (8002d58 <HAL_RCC_ClockConfig+0x278>)
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	f003 0307 	and.w	r3, r3, #7
 8002cfa:	683a      	ldr	r2, [r7, #0]
 8002cfc:	429a      	cmp	r2, r3
 8002cfe:	d21b      	bcs.n	8002d38 <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d00:	4b15      	ldr	r3, [pc, #84]	; (8002d58 <HAL_RCC_ClockConfig+0x278>)
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	f023 0207 	bic.w	r2, r3, #7
 8002d08:	4913      	ldr	r1, [pc, #76]	; (8002d58 <HAL_RCC_ClockConfig+0x278>)
 8002d0a:	683b      	ldr	r3, [r7, #0]
 8002d0c:	4313      	orrs	r3, r2
 8002d0e:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002d10:	f7fe fd16 	bl	8001740 <HAL_GetTick>
 8002d14:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d16:	e008      	b.n	8002d2a <HAL_RCC_ClockConfig+0x24a>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8002d18:	f7fe fd12 	bl	8001740 <HAL_GetTick>
 8002d1c:	4602      	mov	r2, r0
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	1ad3      	subs	r3, r2, r3
 8002d22:	2b02      	cmp	r3, #2
 8002d24:	d901      	bls.n	8002d2a <HAL_RCC_ClockConfig+0x24a>
      {
        return HAL_TIMEOUT;
 8002d26:	2303      	movs	r3, #3
 8002d28:	e011      	b.n	8002d4e <HAL_RCC_ClockConfig+0x26e>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d2a:	4b0b      	ldr	r3, [pc, #44]	; (8002d58 <HAL_RCC_ClockConfig+0x278>)
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	f003 0307 	and.w	r3, r3, #7
 8002d32:	683a      	ldr	r2, [r7, #0]
 8002d34:	429a      	cmp	r2, r3
 8002d36:	d1ef      	bne.n	8002d18 <HAL_RCC_ClockConfig+0x238>
  }

  /*--------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8002d38:	f000 f8b4 	bl	8002ea4 <HAL_RCC_GetHCLKFreq>
 8002d3c:	4603      	mov	r3, r0
 8002d3e:	4a07      	ldr	r2, [pc, #28]	; (8002d5c <HAL_RCC_ClockConfig+0x27c>)
 8002d40:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8002d42:	4b07      	ldr	r3, [pc, #28]	; (8002d60 <HAL_RCC_ClockConfig+0x280>)
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	4618      	mov	r0, r3
 8002d48:	f7fe f9d0 	bl	80010ec <HAL_InitTick>
 8002d4c:	4603      	mov	r3, r0
}
 8002d4e:	4618      	mov	r0, r3
 8002d50:	3710      	adds	r7, #16
 8002d52:	46bd      	mov	sp, r7
 8002d54:	bd80      	pop	{r7, pc}
 8002d56:	bf00      	nop
 8002d58:	58004000 	.word	0x58004000
 8002d5c:	20000000 	.word	0x20000000
 8002d60:	20000004 	.word	0x20000004

08002d64 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002d64:	b590      	push	{r4, r7, lr}
 8002d66:	b087      	sub	sp, #28
 8002d68:	af00      	add	r7, sp, #0
  uint32_t sysclk_source;
  uint32_t pllsource;
  uint32_t sysclockfreq = 0U;
 8002d6a:	2300      	movs	r3, #0
 8002d6c:	617b      	str	r3, [r7, #20]
  uint32_t msifreq = 0U;
 8002d6e:	2300      	movs	r3, #0
 8002d70:	613b      	str	r3, [r7, #16]
  uint32_t pllinputfreq;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002d72:	f7ff f9c0 	bl	80020f6 <LL_RCC_GetSysClkSource>
 8002d76:	60b8      	str	r0, [r7, #8]
  pllsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002d78:	f7ff fab5 	bl	80022e6 <LL_RCC_PLL_GetMainSource>
 8002d7c:	6078      	str	r0, [r7, #4]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8002d7e:	68bb      	ldr	r3, [r7, #8]
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d005      	beq.n	8002d90 <HAL_RCC_GetSysClockFreq+0x2c>
 8002d84:	68bb      	ldr	r3, [r7, #8]
 8002d86:	2b0c      	cmp	r3, #12
 8002d88:	d139      	bne.n	8002dfe <HAL_RCC_GetSysClockFreq+0x9a>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pllsource == RCC_PLLSOURCE_MSI)))
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	2b01      	cmp	r3, #1
 8002d8e:	d136      	bne.n	8002dfe <HAL_RCC_GetSysClockFreq+0x9a>
  {
    /* MSI or PLL with MSI source used as system clock source */
    /*Retrieve MSI frequency range in HZ*/
    msifreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 8002d90:	f7ff f963 	bl	800205a <LL_RCC_MSI_IsEnabledRangeSelect>
 8002d94:	4603      	mov	r3, r0
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d115      	bne.n	8002dc6 <HAL_RCC_GetSysClockFreq+0x62>
 8002d9a:	f7ff f95e 	bl	800205a <LL_RCC_MSI_IsEnabledRangeSelect>
 8002d9e:	4603      	mov	r3, r0
 8002da0:	2b01      	cmp	r3, #1
 8002da2:	d106      	bne.n	8002db2 <HAL_RCC_GetSysClockFreq+0x4e>
 8002da4:	f7ff f969 	bl	800207a <LL_RCC_MSI_GetRange>
 8002da8:	4603      	mov	r3, r0
 8002daa:	0a1b      	lsrs	r3, r3, #8
 8002dac:	f003 030f 	and.w	r3, r3, #15
 8002db0:	e005      	b.n	8002dbe <HAL_RCC_GetSysClockFreq+0x5a>
 8002db2:	f7ff f96d 	bl	8002090 <LL_RCC_MSI_GetRangeAfterStandby>
 8002db6:	4603      	mov	r3, r0
 8002db8:	0a1b      	lsrs	r3, r3, #8
 8002dba:	f003 030f 	and.w	r3, r3, #15
 8002dbe:	4a36      	ldr	r2, [pc, #216]	; (8002e98 <HAL_RCC_GetSysClockFreq+0x134>)
 8002dc0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002dc4:	e014      	b.n	8002df0 <HAL_RCC_GetSysClockFreq+0x8c>
 8002dc6:	f7ff f948 	bl	800205a <LL_RCC_MSI_IsEnabledRangeSelect>
 8002dca:	4603      	mov	r3, r0
 8002dcc:	2b01      	cmp	r3, #1
 8002dce:	d106      	bne.n	8002dde <HAL_RCC_GetSysClockFreq+0x7a>
 8002dd0:	f7ff f953 	bl	800207a <LL_RCC_MSI_GetRange>
 8002dd4:	4603      	mov	r3, r0
 8002dd6:	091b      	lsrs	r3, r3, #4
 8002dd8:	f003 030f 	and.w	r3, r3, #15
 8002ddc:	e005      	b.n	8002dea <HAL_RCC_GetSysClockFreq+0x86>
 8002dde:	f7ff f957 	bl	8002090 <LL_RCC_MSI_GetRangeAfterStandby>
 8002de2:	4603      	mov	r3, r0
 8002de4:	091b      	lsrs	r3, r3, #4
 8002de6:	f003 030f 	and.w	r3, r3, #15
 8002dea:	4a2b      	ldr	r2, [pc, #172]	; (8002e98 <HAL_RCC_GetSysClockFreq+0x134>)
 8002dec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002df0:	613b      	str	r3, [r7, #16]
                                     ((LL_RCC_MSI_IsEnabledRangeSelect() == 1U) ?
                                      LL_RCC_MSI_GetRange() :
                                      LL_RCC_MSI_GetRangeAfterStandby()));

    /* Get SYSCLK source */
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8002df2:	68bb      	ldr	r3, [r7, #8]
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d115      	bne.n	8002e24 <HAL_RCC_GetSysClockFreq+0xc0>
    {
      /* MSI used as system clock source */
      sysclockfreq = msifreq;
 8002df8:	693b      	ldr	r3, [r7, #16]
 8002dfa:	617b      	str	r3, [r7, #20]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8002dfc:	e012      	b.n	8002e24 <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002dfe:	68bb      	ldr	r3, [r7, #8]
 8002e00:	2b04      	cmp	r3, #4
 8002e02:	d102      	bne.n	8002e0a <HAL_RCC_GetSysClockFreq+0xa6>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002e04:	4b25      	ldr	r3, [pc, #148]	; (8002e9c <HAL_RCC_GetSysClockFreq+0x138>)
 8002e06:	617b      	str	r3, [r7, #20]
 8002e08:	e00c      	b.n	8002e24 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002e0a:	68bb      	ldr	r3, [r7, #8]
 8002e0c:	2b08      	cmp	r3, #8
 8002e0e:	d109      	bne.n	8002e24 <HAL_RCC_GetSysClockFreq+0xc0>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8002e10:	f7ff f836 	bl	8001e80 <LL_RCC_HSE_IsEnabledDiv2>
 8002e14:	4603      	mov	r3, r0
 8002e16:	2b01      	cmp	r3, #1
 8002e18:	d102      	bne.n	8002e20 <HAL_RCC_GetSysClockFreq+0xbc>
    {
      sysclockfreq = HSE_VALUE / 2U;
 8002e1a:	4b20      	ldr	r3, [pc, #128]	; (8002e9c <HAL_RCC_GetSysClockFreq+0x138>)
 8002e1c:	617b      	str	r3, [r7, #20]
 8002e1e:	e001      	b.n	8002e24 <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 8002e20:	4b1f      	ldr	r3, [pc, #124]	; (8002ea0 <HAL_RCC_GetSysClockFreq+0x13c>)
 8002e22:	617b      	str	r3, [r7, #20]
  else
  {
    /* Nothing to do */
  }

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002e24:	f7ff f967 	bl	80020f6 <LL_RCC_GetSysClkSource>
 8002e28:	4603      	mov	r3, r0
 8002e2a:	2b0c      	cmp	r3, #12
 8002e2c:	d12f      	bne.n	8002e8e <HAL_RCC_GetSysClockFreq+0x12a>
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 8002e2e:	f7ff fa5a 	bl	80022e6 <LL_RCC_PLL_GetMainSource>
 8002e32:	6078      	str	r0, [r7, #4]

    switch (pllsource)
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	2b02      	cmp	r3, #2
 8002e38:	d003      	beq.n	8002e42 <HAL_RCC_GetSysClockFreq+0xde>
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	2b03      	cmp	r3, #3
 8002e3e:	d003      	beq.n	8002e48 <HAL_RCC_GetSysClockFreq+0xe4>
 8002e40:	e00d      	b.n	8002e5e <HAL_RCC_GetSysClockFreq+0xfa>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 8002e42:	4b16      	ldr	r3, [pc, #88]	; (8002e9c <HAL_RCC_GetSysClockFreq+0x138>)
 8002e44:	60fb      	str	r3, [r7, #12]
        break;
 8002e46:	e00d      	b.n	8002e64 <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8002e48:	f7ff f81a 	bl	8001e80 <LL_RCC_HSE_IsEnabledDiv2>
 8002e4c:	4603      	mov	r3, r0
 8002e4e:	2b01      	cmp	r3, #1
 8002e50:	d102      	bne.n	8002e58 <HAL_RCC_GetSysClockFreq+0xf4>
        {
          pllinputfreq = HSE_VALUE / 2U;
 8002e52:	4b12      	ldr	r3, [pc, #72]	; (8002e9c <HAL_RCC_GetSysClockFreq+0x138>)
 8002e54:	60fb      	str	r3, [r7, #12]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 8002e56:	e005      	b.n	8002e64 <HAL_RCC_GetSysClockFreq+0x100>
          pllinputfreq = HSE_VALUE;
 8002e58:	4b11      	ldr	r3, [pc, #68]	; (8002ea0 <HAL_RCC_GetSysClockFreq+0x13c>)
 8002e5a:	60fb      	str	r3, [r7, #12]
        break;
 8002e5c:	e002      	b.n	8002e64 <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = msifreq;
 8002e5e:	693b      	ldr	r3, [r7, #16]
 8002e60:	60fb      	str	r3, [r7, #12]
        break;
 8002e62:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8002e64:	f7ff fa1d 	bl	80022a2 <LL_RCC_PLL_GetN>
 8002e68:	4602      	mov	r2, r0
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	fb03 f402 	mul.w	r4, r3, r2
 8002e70:	f7ff fa2e 	bl	80022d0 <LL_RCC_PLL_GetDivider>
 8002e74:	4603      	mov	r3, r0
 8002e76:	091b      	lsrs	r3, r3, #4
 8002e78:	3301      	adds	r3, #1
 8002e7a:	fbb4 f4f3 	udiv	r4, r4, r3
 8002e7e:	f7ff fa1c 	bl	80022ba <LL_RCC_PLL_GetR>
 8002e82:	4603      	mov	r3, r0
 8002e84:	0f5b      	lsrs	r3, r3, #29
 8002e86:	3301      	adds	r3, #1
 8002e88:	fbb4 f3f3 	udiv	r3, r4, r3
 8002e8c:	617b      	str	r3, [r7, #20]
                                             LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 8002e8e:	697b      	ldr	r3, [r7, #20]
}
 8002e90:	4618      	mov	r0, r3
 8002e92:	371c      	adds	r7, #28
 8002e94:	46bd      	mov	sp, r7
 8002e96:	bd90      	pop	{r4, r7, pc}
 8002e98:	0800fc9c 	.word	0x0800fc9c
 8002e9c:	00f42400 	.word	0x00f42400
 8002ea0:	01e84800 	.word	0x01e84800

08002ea4 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002ea4:	b598      	push	{r3, r4, r7, lr}
 8002ea6:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency --------------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 8002ea8:	f7ff ff5c 	bl	8002d64 <HAL_RCC_GetSysClockFreq>
 8002eac:	4604      	mov	r4, r0
 8002eae:	f7ff f991 	bl	80021d4 <LL_RCC_GetAHBPrescaler>
 8002eb2:	4603      	mov	r3, r0
 8002eb4:	091b      	lsrs	r3, r3, #4
 8002eb6:	f003 030f 	and.w	r3, r3, #15
 8002eba:	4a03      	ldr	r2, [pc, #12]	; (8002ec8 <HAL_RCC_GetHCLKFreq+0x24>)
 8002ebc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ec0:	fbb4 f3f3 	udiv	r3, r4, r3
}
 8002ec4:	4618      	mov	r0, r3
 8002ec6:	bd98      	pop	{r3, r4, r7, pc}
 8002ec8:	0800fc3c 	.word	0x0800fc3c

08002ecc <HAL_RCC_GetPCLK1Freq>:
/**
  * @brief  Return the PCLK1 frequency.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002ecc:	b598      	push	{r3, r4, r7, lr}
 8002ece:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency -----------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8002ed0:	f7ff ffe8 	bl	8002ea4 <HAL_RCC_GetHCLKFreq>
 8002ed4:	4604      	mov	r4, r0
 8002ed6:	f7ff f9a1 	bl	800221c <LL_RCC_GetAPB1Prescaler>
 8002eda:	4603      	mov	r3, r0
 8002edc:	0a1b      	lsrs	r3, r3, #8
 8002ede:	4a03      	ldr	r2, [pc, #12]	; (8002eec <HAL_RCC_GetPCLK1Freq+0x20>)
 8002ee0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ee4:	fa24 f303 	lsr.w	r3, r4, r3
}
 8002ee8:	4618      	mov	r0, r3
 8002eea:	bd98      	pop	{r3, r4, r7, pc}
 8002eec:	0800fc7c 	.word	0x0800fc7c

08002ef0 <HAL_RCC_GetPCLK2Freq>:
/**
  * @brief  Return the PCLK2 frequency.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002ef0:	b598      	push	{r3, r4, r7, lr}
 8002ef2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency -----------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 8002ef4:	f7ff ffd6 	bl	8002ea4 <HAL_RCC_GetHCLKFreq>
 8002ef8:	4604      	mov	r4, r0
 8002efa:	f7ff f99a 	bl	8002232 <LL_RCC_GetAPB2Prescaler>
 8002efe:	4603      	mov	r3, r0
 8002f00:	0adb      	lsrs	r3, r3, #11
 8002f02:	4a03      	ldr	r2, [pc, #12]	; (8002f10 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002f04:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f08:	fa24 f303 	lsr.w	r3, r4, r3
}
 8002f0c:	4618      	mov	r0, r3
 8002f0e:	bd98      	pop	{r3, r4, r7, pc}
 8002f10:	0800fc7c 	.word	0x0800fc7c

08002f14 <HAL_RCC_GetClockConfig>:
  *                           will be configured.
  * @param  pFLatency         Pointer to the Flash Latency variable.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002f14:	b580      	push	{r7, lr}
 8002f16:	b082      	sub	sp, #8
 8002f18:	af00      	add	r7, sp, #0
 8002f1a:	6078      	str	r0, [r7, #4]
 8002f1c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  if ((RCC_ClkInitStruct != NULL) && (pFLatency != NULL))
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d02f      	beq.n	8002f84 <HAL_RCC_GetClockConfig+0x70>
 8002f24:	683b      	ldr	r3, [r7, #0]
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d02c      	beq.n	8002f84 <HAL_RCC_GetClockConfig+0x70>
  {
    /* Set all possible values for the Clock type parameter --------------------*/
    RCC_ClkInitStruct->ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 \
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	224f      	movs	r2, #79	; 0x4f
 8002f2e:	601a      	str	r2, [r3, #0]
                                    | RCC_CLOCKTYPE_PCLK2  | RCC_CLOCKTYPE_HCLK3);
#if defined(DUAL_CORE)
    RCC_ClkInitStruct->ClockType |= RCC_CLOCKTYPE_HCLK2;
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	f043 0220 	orr.w	r2, r3, #32
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	601a      	str	r2, [r3, #0]
#endif  /* DUAL_CORE */

    /* Get the SYSCLK configuration --------------------------------------------*/
    RCC_ClkInitStruct->SYSCLKSource = LL_RCC_GetSysClkSource();
 8002f3c:	f7ff f8db 	bl	80020f6 <LL_RCC_GetSysClkSource>
 8002f40:	4602      	mov	r2, r0
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	605a      	str	r2, [r3, #4]

    /* Get the HCLK configuration ----------------------------------------------*/
    RCC_ClkInitStruct->AHBCLKDivider = LL_RCC_GetAHBPrescaler();
 8002f46:	f7ff f945 	bl	80021d4 <LL_RCC_GetAHBPrescaler>
 8002f4a:	4602      	mov	r2, r0
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	609a      	str	r2, [r3, #8]

    /* Get the APB1 configuration ----------------------------------------------*/
    RCC_ClkInitStruct->APB1CLKDivider = LL_RCC_GetAPB1Prescaler();
 8002f50:	f7ff f964 	bl	800221c <LL_RCC_GetAPB1Prescaler>
 8002f54:	4602      	mov	r2, r0
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	60da      	str	r2, [r3, #12]

    /* Get the APB2 configuration ----------------------------------------------*/
    RCC_ClkInitStruct->APB2CLKDivider = LL_RCC_GetAPB2Prescaler();
 8002f5a:	f7ff f96a 	bl	8002232 <LL_RCC_GetAPB2Prescaler>
 8002f5e:	4602      	mov	r2, r0
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	611a      	str	r2, [r3, #16]

#if defined(DUAL_CORE)
    /* Get the AHBCLK2Divider configuration ------------------------------------*/
    RCC_ClkInitStruct->AHBCLK2Divider = LL_C2_RCC_GetAHBPrescaler();
 8002f64:	f7ff f941 	bl	80021ea <LL_C2_RCC_GetAHBPrescaler>
 8002f68:	4602      	mov	r2, r0
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	615a      	str	r2, [r3, #20]
#endif  /* DUAL_CORE */

    /* Get the AHBCLK3Divider configuration ------------------------------------*/
    RCC_ClkInitStruct->AHBCLK3Divider = LL_RCC_GetAHB3Prescaler();
 8002f6e:	f7ff f948 	bl	8002202 <LL_RCC_GetAHB3Prescaler>
 8002f72:	4602      	mov	r2, r0
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	619a      	str	r2, [r3, #24]

    /* Get the Flash Wait State (Latency) configuration ------------------------*/
    *pFLatency = __HAL_FLASH_GET_LATENCY();
 8002f78:	4b04      	ldr	r3, [pc, #16]	; (8002f8c <HAL_RCC_GetClockConfig+0x78>)
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	f003 0207 	and.w	r2, r3, #7
 8002f80:	683b      	ldr	r3, [r7, #0]
 8002f82:	601a      	str	r2, [r3, #0]
  }
}
 8002f84:	bf00      	nop
 8002f86:	3708      	adds	r7, #8
 8002f88:	46bd      	mov	sp, r7
 8002f8a:	bd80      	pop	{r7, pc}
 8002f8c:	58004000 	.word	0x58004000

08002f90 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 8002f90:	b590      	push	{r4, r7, lr}
 8002f92:	b085      	sub	sp, #20
 8002f94:	af00      	add	r7, sp, #0
 8002f96:	6078      	str	r0, [r7, #4]
  uint32_t flash_clksrcfreq;
  uint32_t msifreq;

  /* MSI frequency range in Hz */
  msifreq           = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSIRANGESEL_RUN, MSI_Range);
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	091b      	lsrs	r3, r3, #4
 8002f9c:	f003 030f 	and.w	r3, r3, #15
 8002fa0:	4a10      	ldr	r2, [pc, #64]	; (8002fe4 <RCC_SetFlashLatencyFromMSIRange+0x54>)
 8002fa2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002fa6:	60fb      	str	r3, [r7, #12]
  flash_clksrcfreq  = __LL_RCC_CALC_HCLK3_FREQ(msifreq, LL_RCC_GetAHB3Prescaler());
 8002fa8:	f7ff f92b 	bl	8002202 <LL_RCC_GetAHB3Prescaler>
 8002fac:	4603      	mov	r3, r0
 8002fae:	091b      	lsrs	r3, r3, #4
 8002fb0:	f003 030f 	and.w	r3, r3, #15
 8002fb4:	4a0c      	ldr	r2, [pc, #48]	; (8002fe8 <RCC_SetFlashLatencyFromMSIRange+0x58>)
 8002fb6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002fba:	68fa      	ldr	r2, [r7, #12]
 8002fbc:	fbb2 f3f3 	udiv	r3, r2, r3
 8002fc0:	60bb      	str	r3, [r7, #8]

  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 8002fc2:	68bb      	ldr	r3, [r7, #8]
 8002fc4:	4a09      	ldr	r2, [pc, #36]	; (8002fec <RCC_SetFlashLatencyFromMSIRange+0x5c>)
 8002fc6:	fba2 2303 	umull	r2, r3, r2, r3
 8002fca:	0c9c      	lsrs	r4, r3, #18
 8002fcc:	f7fe ff1e 	bl	8001e0c <HAL_PWREx_GetVoltageRange>
 8002fd0:	4603      	mov	r3, r0
 8002fd2:	4619      	mov	r1, r3
 8002fd4:	4620      	mov	r0, r4
 8002fd6:	f000 f80b 	bl	8002ff0 <RCC_SetFlashLatency>
 8002fda:	4603      	mov	r3, r0
}
 8002fdc:	4618      	mov	r0, r3
 8002fde:	3714      	adds	r7, #20
 8002fe0:	46bd      	mov	sp, r7
 8002fe2:	bd90      	pop	{r4, r7, pc}
 8002fe4:	0800fc9c 	.word	0x0800fc9c
 8002fe8:	0800fc3c 	.word	0x0800fc3c
 8002fec:	431bde83 	.word	0x431bde83

08002ff0 <RCC_SetFlashLatency>:
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE1   Regulator voltage output range 1 mode
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE2   Regulator voltage output range 2 mode
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 8002ff0:	b580      	push	{r7, lr}
 8002ff2:	b08e      	sub	sp, #56	; 0x38
 8002ff4:	af00      	add	r7, sp, #0
 8002ff6:	6078      	str	r0, [r7, #4]
 8002ff8:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK3) range in MHz for VCORE range1 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS1[] = {18, 36, 48};
 8002ffa:	4a3c      	ldr	r2, [pc, #240]	; (80030ec <RCC_SetFlashLatency+0xfc>)
 8002ffc:	f107 0320 	add.w	r3, r7, #32
 8003000:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003004:	6018      	str	r0, [r3, #0]
 8003006:	3304      	adds	r3, #4
 8003008:	8019      	strh	r1, [r3, #0]

  /* Flash Clock source (HCLK3) range in MHz for VCORE range2 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS2[] = {6, 12, 16};
 800300a:	4a39      	ldr	r2, [pc, #228]	; (80030f0 <RCC_SetFlashLatency+0x100>)
 800300c:	f107 0318 	add.w	r3, r7, #24
 8003010:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003014:	6018      	str	r0, [r3, #0]
 8003016:	3304      	adds	r3, #4
 8003018:	8019      	strh	r1, [r3, #0]

  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2};
 800301a:	4a36      	ldr	r2, [pc, #216]	; (80030f4 <RCC_SetFlashLatency+0x104>)
 800301c:	f107 030c 	add.w	r3, r7, #12
 8003020:	ca07      	ldmia	r2, {r0, r1, r2}
 8003022:	e883 0007 	stmia.w	r3, {r0, r1, r2}

  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 8003026:	2300      	movs	r3, #0
 8003028:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tickstart;

  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 800302a:	683b      	ldr	r3, [r7, #0]
 800302c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003030:	d11d      	bne.n	800306e <RCC_SetFlashLatency+0x7e>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8003032:	2300      	movs	r3, #0
 8003034:	633b      	str	r3, [r7, #48]	; 0x30
 8003036:	e016      	b.n	8003066 <RCC_SetFlashLatency+0x76>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 8003038:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800303a:	005b      	lsls	r3, r3, #1
 800303c:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8003040:	4413      	add	r3, r2
 8003042:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8003046:	461a      	mov	r2, r3
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	4293      	cmp	r3, r2
 800304c:	d808      	bhi.n	8003060 <RCC_SetFlashLatency+0x70>
      {
        latency = FLASH_LATENCY_RANGE[index];
 800304e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003050:	009b      	lsls	r3, r3, #2
 8003052:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8003056:	4413      	add	r3, r2
 8003058:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 800305c:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800305e:	e023      	b.n	80030a8 <RCC_SetFlashLatency+0xb8>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8003060:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003062:	3301      	adds	r3, #1
 8003064:	633b      	str	r3, [r7, #48]	; 0x30
 8003066:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003068:	2b02      	cmp	r3, #2
 800306a:	d9e5      	bls.n	8003038 <RCC_SetFlashLatency+0x48>
 800306c:	e01c      	b.n	80030a8 <RCC_SetFlashLatency+0xb8>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 800306e:	2300      	movs	r3, #0
 8003070:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003072:	e016      	b.n	80030a2 <RCC_SetFlashLatency+0xb2>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 8003074:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003076:	005b      	lsls	r3, r3, #1
 8003078:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800307c:	4413      	add	r3, r2
 800307e:	f833 3c20 	ldrh.w	r3, [r3, #-32]
 8003082:	461a      	mov	r2, r3
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	4293      	cmp	r3, r2
 8003088:	d808      	bhi.n	800309c <RCC_SetFlashLatency+0xac>
      {
        latency = FLASH_LATENCY_RANGE[index];
 800308a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800308c:	009b      	lsls	r3, r3, #2
 800308e:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8003092:	4413      	add	r3, r2
 8003094:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8003098:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800309a:	e005      	b.n	80030a8 <RCC_SetFlashLatency+0xb8>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 800309c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800309e:	3301      	adds	r3, #1
 80030a0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80030a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80030a4:	2b02      	cmp	r3, #2
 80030a6:	d9e5      	bls.n	8003074 <RCC_SetFlashLatency+0x84>
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80030a8:	4b13      	ldr	r3, [pc, #76]	; (80030f8 <RCC_SetFlashLatency+0x108>)
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	f023 0207 	bic.w	r2, r3, #7
 80030b0:	4911      	ldr	r1, [pc, #68]	; (80030f8 <RCC_SetFlashLatency+0x108>)
 80030b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80030b4:	4313      	orrs	r3, r2
 80030b6:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80030b8:	f7fe fb42 	bl	8001740 <HAL_GetTick>
 80030bc:	62b8      	str	r0, [r7, #40]	; 0x28

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 80030be:	e008      	b.n	80030d2 <RCC_SetFlashLatency+0xe2>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 80030c0:	f7fe fb3e 	bl	8001740 <HAL_GetTick>
 80030c4:	4602      	mov	r2, r0
 80030c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80030c8:	1ad3      	subs	r3, r2, r3
 80030ca:	2b02      	cmp	r3, #2
 80030cc:	d901      	bls.n	80030d2 <RCC_SetFlashLatency+0xe2>
    {
      return HAL_TIMEOUT;
 80030ce:	2303      	movs	r3, #3
 80030d0:	e007      	b.n	80030e2 <RCC_SetFlashLatency+0xf2>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 80030d2:	4b09      	ldr	r3, [pc, #36]	; (80030f8 <RCC_SetFlashLatency+0x108>)
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	f003 0307 	and.w	r3, r3, #7
 80030da:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80030dc:	429a      	cmp	r2, r3
 80030de:	d1ef      	bne.n	80030c0 <RCC_SetFlashLatency+0xd0>
    }
  }
  return HAL_OK;
 80030e0:	2300      	movs	r3, #0
}
 80030e2:	4618      	mov	r0, r3
 80030e4:	3738      	adds	r7, #56	; 0x38
 80030e6:	46bd      	mov	sp, r7
 80030e8:	bd80      	pop	{r7, pc}
 80030ea:	bf00      	nop
 80030ec:	0800f8e4 	.word	0x0800f8e4
 80030f0:	0800f8ec 	.word	0x0800f8ec
 80030f4:	0800f8f4 	.word	0x0800f8f4
 80030f8:	58004000 	.word	0x58004000

080030fc <LL_RCC_LSE_IsReady>:
{
 80030fc:	b480      	push	{r7}
 80030fe:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8003100:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003104:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003108:	f003 0302 	and.w	r3, r3, #2
 800310c:	2b02      	cmp	r3, #2
 800310e:	d101      	bne.n	8003114 <LL_RCC_LSE_IsReady+0x18>
 8003110:	2301      	movs	r3, #1
 8003112:	e000      	b.n	8003116 <LL_RCC_LSE_IsReady+0x1a>
 8003114:	2300      	movs	r3, #0
}
 8003116:	4618      	mov	r0, r3
 8003118:	46bd      	mov	sp, r7
 800311a:	bc80      	pop	{r7}
 800311c:	4770      	bx	lr

0800311e <LL_RCC_SetUSARTClockSource>:
{
 800311e:	b480      	push	{r7}
 8003120:	b083      	sub	sp, #12
 8003122:	af00      	add	r7, sp, #0
 8003124:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (USARTxSource >> 16), (USARTxSource & 0x0000FFFFU));
 8003126:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800312a:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	0c1b      	lsrs	r3, r3, #16
 8003132:	43db      	mvns	r3, r3
 8003134:	401a      	ands	r2, r3
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	b29b      	uxth	r3, r3
 800313a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800313e:	4313      	orrs	r3, r2
 8003140:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8003144:	bf00      	nop
 8003146:	370c      	adds	r7, #12
 8003148:	46bd      	mov	sp, r7
 800314a:	bc80      	pop	{r7}
 800314c:	4770      	bx	lr

0800314e <LL_RCC_SetI2SClockSource>:
{
 800314e:	b480      	push	{r7}
 8003150:	b083      	sub	sp, #12
 8003152:	af00      	add	r7, sp, #0
 8003154:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_I2S2SEL, I2SxSource);
 8003156:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800315a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800315e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003162:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	4313      	orrs	r3, r2
 800316a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 800316e:	bf00      	nop
 8003170:	370c      	adds	r7, #12
 8003172:	46bd      	mov	sp, r7
 8003174:	bc80      	pop	{r7}
 8003176:	4770      	bx	lr

08003178 <LL_RCC_SetLPUARTClockSource>:
{
 8003178:	b480      	push	{r7}
 800317a:	b083      	sub	sp, #12
 800317c:	af00      	add	r7, sp, #0
 800317e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 8003180:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003184:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003188:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800318c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	4313      	orrs	r3, r2
 8003194:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8003198:	bf00      	nop
 800319a:	370c      	adds	r7, #12
 800319c:	46bd      	mov	sp, r7
 800319e:	bc80      	pop	{r7}
 80031a0:	4770      	bx	lr

080031a2 <LL_RCC_SetI2CClockSource>:
{
 80031a2:	b480      	push	{r7}
 80031a4:	b083      	sub	sp, #12
 80031a6:	af00      	add	r7, sp, #0
 80031a8:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 80031aa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80031ae:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	091b      	lsrs	r3, r3, #4
 80031b6:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 80031ba:	43db      	mvns	r3, r3
 80031bc:	401a      	ands	r2, r3
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	011b      	lsls	r3, r3, #4
 80031c2:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 80031c6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80031ca:	4313      	orrs	r3, r2
 80031cc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 80031d0:	bf00      	nop
 80031d2:	370c      	adds	r7, #12
 80031d4:	46bd      	mov	sp, r7
 80031d6:	bc80      	pop	{r7}
 80031d8:	4770      	bx	lr

080031da <LL_RCC_SetLPTIMClockSource>:
{
 80031da:	b480      	push	{r7}
 80031dc:	b083      	sub	sp, #12
 80031de:	af00      	add	r7, sp, #0
 80031e0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 80031e2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80031e6:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	0c1b      	lsrs	r3, r3, #16
 80031ee:	041b      	lsls	r3, r3, #16
 80031f0:	43db      	mvns	r3, r3
 80031f2:	401a      	ands	r2, r3
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	041b      	lsls	r3, r3, #16
 80031f8:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80031fc:	4313      	orrs	r3, r2
 80031fe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8003202:	bf00      	nop
 8003204:	370c      	adds	r7, #12
 8003206:	46bd      	mov	sp, r7
 8003208:	bc80      	pop	{r7}
 800320a:	4770      	bx	lr

0800320c <LL_RCC_SetRNGClockSource>:
{
 800320c:	b480      	push	{r7}
 800320e:	b083      	sub	sp, #12
 8003210:	af00      	add	r7, sp, #0
 8003212:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 8003214:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003218:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800321c:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 8003220:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	4313      	orrs	r3, r2
 8003228:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 800322c:	bf00      	nop
 800322e:	370c      	adds	r7, #12
 8003230:	46bd      	mov	sp, r7
 8003232:	bc80      	pop	{r7}
 8003234:	4770      	bx	lr

08003236 <LL_RCC_SetADCClockSource>:
{
 8003236:	b480      	push	{r7}
 8003238:	b083      	sub	sp, #12
 800323a:	af00      	add	r7, sp, #0
 800323c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 800323e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003242:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003246:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800324a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	4313      	orrs	r3, r2
 8003252:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8003256:	bf00      	nop
 8003258:	370c      	adds	r7, #12
 800325a:	46bd      	mov	sp, r7
 800325c:	bc80      	pop	{r7}
 800325e:	4770      	bx	lr

08003260 <LL_RCC_SetRTCClockSource>:
{
 8003260:	b480      	push	{r7}
 8003262:	b083      	sub	sp, #12
 8003264:	af00      	add	r7, sp, #0
 8003266:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 8003268:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800326c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003270:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003274:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	4313      	orrs	r3, r2
 800327c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8003280:	bf00      	nop
 8003282:	370c      	adds	r7, #12
 8003284:	46bd      	mov	sp, r7
 8003286:	bc80      	pop	{r7}
 8003288:	4770      	bx	lr

0800328a <LL_RCC_GetRTCClockSource>:
{
 800328a:	b480      	push	{r7}
 800328c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 800328e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003292:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003296:	f403 7340 	and.w	r3, r3, #768	; 0x300
}
 800329a:	4618      	mov	r0, r3
 800329c:	46bd      	mov	sp, r7
 800329e:	bc80      	pop	{r7}
 80032a0:	4770      	bx	lr

080032a2 <LL_RCC_ForceBackupDomainReset>:
{
 80032a2:	b480      	push	{r7}
 80032a4:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 80032a6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80032aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80032ae:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80032b2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80032b6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 80032ba:	bf00      	nop
 80032bc:	46bd      	mov	sp, r7
 80032be:	bc80      	pop	{r7}
 80032c0:	4770      	bx	lr

080032c2 <LL_RCC_ReleaseBackupDomainReset>:
{
 80032c2:	b480      	push	{r7}
 80032c4:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 80032c6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80032ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80032ce:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80032d2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80032d6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 80032da:	bf00      	nop
 80032dc:	46bd      	mov	sp, r7
 80032de:	bc80      	pop	{r7}
 80032e0:	4770      	bx	lr
	...

080032e4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80032e4:	b580      	push	{r7, lr}
 80032e6:	b086      	sub	sp, #24
 80032e8:	af00      	add	r7, sp, #0
 80032ea:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister = 0;
 80032ec:	2300      	movs	r3, #0
 80032ee:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;   /* Intermediate status */
 80032f0:	2300      	movs	r3, #0
 80032f2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 80032f4:	2300      	movs	r3, #0
 80032f6:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003300:	2b00      	cmp	r3, #0
 8003302:	d058      	beq.n	80033b6 <HAL_RCCEx_PeriphCLKConfig+0xd2>
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));


    /* Enable write access to Backup domain */
    HAL_PWR_EnableBkUpAccess();
 8003304:	f7fe fd74 	bl	8001df0 <HAL_PWR_EnableBkUpAccess>

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003308:	f7fe fa1a 	bl	8001740 <HAL_GetTick>
 800330c:	60f8      	str	r0, [r7, #12]

    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 800330e:	e009      	b.n	8003324 <HAL_RCCEx_PeriphCLKConfig+0x40>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003310:	f7fe fa16 	bl	8001740 <HAL_GetTick>
 8003314:	4602      	mov	r2, r0
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	1ad3      	subs	r3, r2, r3
 800331a:	2b02      	cmp	r3, #2
 800331c:	d902      	bls.n	8003324 <HAL_RCCEx_PeriphCLKConfig+0x40>
      {
        ret = HAL_TIMEOUT;
 800331e:	2303      	movs	r3, #3
 8003320:	74fb      	strb	r3, [r7, #19]
        break;
 8003322:	e006      	b.n	8003332 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 8003324:	4b7b      	ldr	r3, [pc, #492]	; (8003514 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800332c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003330:	d1ee      	bne.n	8003310 <HAL_RCCEx_PeriphCLKConfig+0x2c>
      }
    }

    if (ret == HAL_OK)
 8003332:	7cfb      	ldrb	r3, [r7, #19]
 8003334:	2b00      	cmp	r3, #0
 8003336:	d13c      	bne.n	80033b2 <HAL_RCCEx_PeriphCLKConfig+0xce>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if (LL_RCC_GetRTCClockSource() != PeriphClkInit->RTCClockSelection)
 8003338:	f7ff ffa7 	bl	800328a <LL_RCC_GetRTCClockSource>
 800333c:	4602      	mov	r2, r0
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003342:	429a      	cmp	r2, r3
 8003344:	d00f      	beq.n	8003366 <HAL_RCCEx_PeriphCLKConfig+0x82>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003346:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800334a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800334e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003352:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003354:	f7ff ffa5 	bl	80032a2 <LL_RCC_ForceBackupDomainReset>
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003358:	f7ff ffb3 	bl	80032c2 <LL_RCC_ReleaseBackupDomainReset>

        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800335c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003360:	697b      	ldr	r3, [r7, #20]
 8003362:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSERDY))
 8003366:	697b      	ldr	r3, [r7, #20]
 8003368:	f003 0302 	and.w	r3, r3, #2
 800336c:	2b00      	cmp	r3, #0
 800336e:	d014      	beq.n	800339a <HAL_RCCEx_PeriphCLKConfig+0xb6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003370:	f7fe f9e6 	bl	8001740 <HAL_GetTick>
 8003374:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while (LL_RCC_LSE_IsReady() != 1U)
 8003376:	e00b      	b.n	8003390 <HAL_RCCEx_PeriphCLKConfig+0xac>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003378:	f7fe f9e2 	bl	8001740 <HAL_GetTick>
 800337c:	4602      	mov	r2, r0
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	1ad3      	subs	r3, r2, r3
 8003382:	f241 3288 	movw	r2, #5000	; 0x1388
 8003386:	4293      	cmp	r3, r2
 8003388:	d902      	bls.n	8003390 <HAL_RCCEx_PeriphCLKConfig+0xac>
          {
            ret = HAL_TIMEOUT;
 800338a:	2303      	movs	r3, #3
 800338c:	74fb      	strb	r3, [r7, #19]
            break;
 800338e:	e004      	b.n	800339a <HAL_RCCEx_PeriphCLKConfig+0xb6>
        while (LL_RCC_LSE_IsReady() != 1U)
 8003390:	f7ff feb4 	bl	80030fc <LL_RCC_LSE_IsReady>
 8003394:	4603      	mov	r3, r0
 8003396:	2b01      	cmp	r3, #1
 8003398:	d1ee      	bne.n	8003378 <HAL_RCCEx_PeriphCLKConfig+0x94>
          }
        }
      }

      if (ret == HAL_OK)
 800339a:	7cfb      	ldrb	r3, [r7, #19]
 800339c:	2b00      	cmp	r3, #0
 800339e:	d105      	bne.n	80033ac <HAL_RCCEx_PeriphCLKConfig+0xc8>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80033a4:	4618      	mov	r0, r3
 80033a6:	f7ff ff5b 	bl	8003260 <LL_RCC_SetRTCClockSource>
 80033aa:	e004      	b.n	80033b6 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80033ac:	7cfb      	ldrb	r3, [r7, #19]
 80033ae:	74bb      	strb	r3, [r7, #18]
 80033b0:	e001      	b.n	80033b6 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80033b2:	7cfb      	ldrb	r3, [r7, #19]
 80033b4:	74bb      	strb	r3, [r7, #18]
    }

  }

  /*-------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	f003 0301 	and.w	r3, r3, #1
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d004      	beq.n	80033cc <HAL_RCCEx_PeriphCLKConfig+0xe8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	685b      	ldr	r3, [r3, #4]
 80033c6:	4618      	mov	r0, r3
 80033c8:	f7ff fea9 	bl	800311e <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	f003 0302 	and.w	r3, r3, #2
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d004      	beq.n	80033e2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	689b      	ldr	r3, [r3, #8]
 80033dc:	4618      	mov	r0, r3
 80033de:	f7ff fe9e 	bl	800311e <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	f003 0320 	and.w	r3, r3, #32
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d004      	beq.n	80033f8 <HAL_RCCEx_PeriphCLKConfig+0x114>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	691b      	ldr	r3, [r3, #16]
 80033f2:	4618      	mov	r0, r3
 80033f4:	f7ff fec0 	bl	8003178 <LL_RCC_SetLPUARTClockSource>
  }

  /*-------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003400:	2b00      	cmp	r3, #0
 8003402:	d004      	beq.n	800340e <HAL_RCCEx_PeriphCLKConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	6a1b      	ldr	r3, [r3, #32]
 8003408:	4618      	mov	r0, r3
 800340a:	f7ff fee6 	bl	80031da <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003416:	2b00      	cmp	r3, #0
 8003418:	d004      	beq.n	8003424 <HAL_RCCEx_PeriphCLKConfig+0x140>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));

    /* Configure the LPTIM2 clock source */
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800341e:	4618      	mov	r0, r3
 8003420:	f7ff fedb 	bl	80031da <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- LPTIM3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == (RCC_PERIPHCLK_LPTIM3))
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800342c:	2b00      	cmp	r3, #0
 800342e:	d004      	beq.n	800343a <HAL_RCCEx_PeriphCLKConfig+0x156>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM3CLKSOURCE(PeriphClkInit->Lptim3ClockSelection));

    /* Configure the LPTIM3 clock source */
    __HAL_RCC_LPTIM3_CONFIG(PeriphClkInit->Lptim3ClockSelection);
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003434:	4618      	mov	r0, r3
 8003436:	f7ff fed0 	bl	80031da <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003442:	2b00      	cmp	r3, #0
 8003444:	d004      	beq.n	8003450 <HAL_RCCEx_PeriphCLKConfig+0x16c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	695b      	ldr	r3, [r3, #20]
 800344a:	4618      	mov	r0, r3
 800344c:	f7ff fea9 	bl	80031a2 <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003458:	2b00      	cmp	r3, #0
 800345a:	d004      	beq.n	8003466 <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	699b      	ldr	r3, [r3, #24]
 8003460:	4618      	mov	r0, r3
 8003462:	f7ff fe9e 	bl	80031a2 <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800346e:	2b00      	cmp	r3, #0
 8003470:	d004      	beq.n	800347c <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	69db      	ldr	r3, [r3, #28]
 8003476:	4618      	mov	r0, r3
 8003478:	f7ff fe93 	bl	80031a2 <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == (RCC_PERIPHCLK_I2S2))
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	f003 0310 	and.w	r3, r3, #16
 8003484:	2b00      	cmp	r3, #0
 8003486:	d011      	beq.n	80034ac <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	68db      	ldr	r3, [r3, #12]
 800348c:	4618      	mov	r0, r3
 800348e:	f7ff fe5e 	bl	800314e <LL_RCC_SetI2SClockSource>

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	68db      	ldr	r3, [r3, #12]
 8003496:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800349a:	d107      	bne.n	80034ac <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    {
      /* Enable RCC_PLL_I2S2CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_I2S2CLK);
 800349c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80034a0:	68db      	ldr	r3, [r3, #12]
 80034a2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80034a6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80034aa:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d010      	beq.n	80034da <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034bc:	4618      	mov	r0, r3
 80034be:	f7ff fea5 	bl	800320c <LL_RCC_SetRNGClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d107      	bne.n	80034da <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 80034ca:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80034ce:	68db      	ldr	r3, [r3, #12]
 80034d0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80034d4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80034d8:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d011      	beq.n	800350a <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034ea:	4618      	mov	r0, r3
 80034ec:	f7ff fea3 	bl	8003236 <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034f4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80034f8:	d107      	bne.n	800350a <HAL_RCCEx_PeriphCLKConfig+0x226>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80034fa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80034fe:	68db      	ldr	r3, [r3, #12]
 8003500:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003504:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003508:	60d3      	str	r3, [r2, #12]
    }
  }

  return status;
 800350a:	7cbb      	ldrb	r3, [r7, #18]
}
 800350c:	4618      	mov	r0, r3
 800350e:	3718      	adds	r7, #24
 8003510:	46bd      	mov	sp, r7
 8003512:	bd80      	pop	{r7, pc}
 8003514:	58000400 	.word	0x58000400

08003518 <LL_PWR_SetRadioBusyTrigger>:
  *         @arg @ref LL_PWR_RADIO_BUSY_TRIGGER_NONE
  *         @arg @ref LL_PWR_RADIO_BUSY_TRIGGER_WU_IT
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SetRadioBusyTrigger(uint32_t RadioBusyTrigger)
{
 8003518:	b480      	push	{r7}
 800351a:	b083      	sub	sp, #12
 800351c:	af00      	add	r7, sp, #0
 800351e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR3, PWR_CR3_EWRFBUSY, RadioBusyTrigger);
 8003520:	4b06      	ldr	r3, [pc, #24]	; (800353c <LL_PWR_SetRadioBusyTrigger+0x24>)
 8003522:	689b      	ldr	r3, [r3, #8]
 8003524:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8003528:	4904      	ldr	r1, [pc, #16]	; (800353c <LL_PWR_SetRadioBusyTrigger+0x24>)
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	4313      	orrs	r3, r2
 800352e:	608b      	str	r3, [r1, #8]
}
 8003530:	bf00      	nop
 8003532:	370c      	adds	r7, #12
 8003534:	46bd      	mov	sp, r7
 8003536:	bc80      	pop	{r7}
 8003538:	4770      	bx	lr
 800353a:	bf00      	nop
 800353c:	58000400 	.word	0x58000400

08003540 <LL_PWR_UnselectSUBGHZSPI_NSS>:
  * @brief  Set sub-GHz radio SPI NSS at logical level high.
  * @rmtoll SUBGHZSPICR  NSS           LL_PWR_UnselectSUBGHZSPI_NSS
  * @retval None
  */
__STATIC_INLINE void LL_PWR_UnselectSUBGHZSPI_NSS(void)
{
 8003540:	b480      	push	{r7}
 8003542:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8003544:	4b05      	ldr	r3, [pc, #20]	; (800355c <LL_PWR_UnselectSUBGHZSPI_NSS+0x1c>)
 8003546:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800354a:	4a04      	ldr	r2, [pc, #16]	; (800355c <LL_PWR_UnselectSUBGHZSPI_NSS+0x1c>)
 800354c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003550:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8003554:	bf00      	nop
 8003556:	46bd      	mov	sp, r7
 8003558:	bc80      	pop	{r7}
 800355a:	4770      	bx	lr
 800355c:	58000400 	.word	0x58000400

08003560 <LL_PWR_SelectSUBGHZSPI_NSS>:
  * @brief  Set sub-GHz radio SPI NSS at logical level low.
  * @rmtoll SUBGHZSPICR  NSS           LL_PWR_SelectSUBGHZSPI_NSS
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SelectSUBGHZSPI_NSS(void)
{
 8003560:	b480      	push	{r7}
 8003562:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8003564:	4b05      	ldr	r3, [pc, #20]	; (800357c <LL_PWR_SelectSUBGHZSPI_NSS+0x1c>)
 8003566:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800356a:	4a04      	ldr	r2, [pc, #16]	; (800357c <LL_PWR_SelectSUBGHZSPI_NSS+0x1c>)
 800356c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8003570:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8003574:	bf00      	nop
 8003576:	46bd      	mov	sp, r7
 8003578:	bc80      	pop	{r7}
 800357a:	4770      	bx	lr
 800357c:	58000400 	.word	0x58000400

08003580 <LL_PWR_ClearFlag_RFBUSY>:
  * @brief  Clear radio busy flag
  * @rmtoll SCR          CRFBUSYF      LL_PWR_ClearFlag_RFBUSY
  * @retval None
  */
__STATIC_INLINE void LL_PWR_ClearFlag_RFBUSY(void)
{
 8003580:	b480      	push	{r7}
 8003582:	af00      	add	r7, sp, #0
  WRITE_REG(PWR->SCR, PWR_SCR_CWRFBUSYF);
 8003584:	4b03      	ldr	r3, [pc, #12]	; (8003594 <LL_PWR_ClearFlag_RFBUSY+0x14>)
 8003586:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800358a:	619a      	str	r2, [r3, #24]
}
 800358c:	bf00      	nop
 800358e:	46bd      	mov	sp, r7
 8003590:	bc80      	pop	{r7}
 8003592:	4770      	bx	lr
 8003594:	58000400 	.word	0x58000400

08003598 <LL_PWR_IsActiveFlag_RFBUSYS>:
  *         @ref LL_PWR_IsActiveFlag_RFBUSY()
  * @rmtoll SR2          RFBUSYS       LL_PWR_IsActiveFlag_RFBUSYS
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_RFBUSYS(void)
{
 8003598:	b480      	push	{r7}
 800359a:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->SR2, PWR_SR2_RFBUSYS) == (PWR_SR2_RFBUSYS)) ? 1UL : 0UL);
 800359c:	4b06      	ldr	r3, [pc, #24]	; (80035b8 <LL_PWR_IsActiveFlag_RFBUSYS+0x20>)
 800359e:	695b      	ldr	r3, [r3, #20]
 80035a0:	f003 0302 	and.w	r3, r3, #2
 80035a4:	2b02      	cmp	r3, #2
 80035a6:	d101      	bne.n	80035ac <LL_PWR_IsActiveFlag_RFBUSYS+0x14>
 80035a8:	2301      	movs	r3, #1
 80035aa:	e000      	b.n	80035ae <LL_PWR_IsActiveFlag_RFBUSYS+0x16>
 80035ac:	2300      	movs	r3, #0
}
 80035ae:	4618      	mov	r0, r3
 80035b0:	46bd      	mov	sp, r7
 80035b2:	bc80      	pop	{r7}
 80035b4:	4770      	bx	lr
 80035b6:	bf00      	nop
 80035b8:	58000400 	.word	0x58000400

080035bc <LL_PWR_IsActiveFlag_RFBUSYMS>:
  *         @ref LL_PWR_IsActiveFlag_RFBUSY()
  * @rmtoll SR2          RFBUSYMS      LL_PWR_IsActiveFlag_RFBUSYMS
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_RFBUSYMS(void)
{
 80035bc:	b480      	push	{r7}
 80035be:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->SR2, PWR_SR2_RFBUSYMS) == (PWR_SR2_RFBUSYMS)) ? 1UL : 0UL);
 80035c0:	4b06      	ldr	r3, [pc, #24]	; (80035dc <LL_PWR_IsActiveFlag_RFBUSYMS+0x20>)
 80035c2:	695b      	ldr	r3, [r3, #20]
 80035c4:	f003 0304 	and.w	r3, r3, #4
 80035c8:	2b04      	cmp	r3, #4
 80035ca:	d101      	bne.n	80035d0 <LL_PWR_IsActiveFlag_RFBUSYMS+0x14>
 80035cc:	2301      	movs	r3, #1
 80035ce:	e000      	b.n	80035d2 <LL_PWR_IsActiveFlag_RFBUSYMS+0x16>
 80035d0:	2300      	movs	r3, #0
}
 80035d2:	4618      	mov	r0, r3
 80035d4:	46bd      	mov	sp, r7
 80035d6:	bc80      	pop	{r7}
 80035d8:	4770      	bx	lr
 80035da:	bf00      	nop
 80035dc:	58000400 	.word	0x58000400

080035e0 <LL_RCC_RF_DisableReset>:
{
 80035e0:	b480      	push	{r7}
 80035e2:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_RFRST);
 80035e4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80035e8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80035ec:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80035f0:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80035f4:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 80035f8:	bf00      	nop
 80035fa:	46bd      	mov	sp, r7
 80035fc:	bc80      	pop	{r7}
 80035fe:	4770      	bx	lr

08003600 <LL_RCC_IsRFUnderReset>:
{
 8003600:	b480      	push	{r7}
 8003602:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_RFRSTF) == (RCC_CSR_RFRSTF)) ? 1UL : 0UL);
 8003604:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003608:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800360c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003610:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003614:	d101      	bne.n	800361a <LL_RCC_IsRFUnderReset+0x1a>
 8003616:	2301      	movs	r3, #1
 8003618:	e000      	b.n	800361c <LL_RCC_IsRFUnderReset+0x1c>
 800361a:	2300      	movs	r3, #0
}
 800361c:	4618      	mov	r0, r3
 800361e:	46bd      	mov	sp, r7
 8003620:	bc80      	pop	{r7}
 8003622:	4770      	bx	lr

08003624 <LL_EXTI_EnableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
 8003624:	b480      	push	{r7}
 8003626:	b083      	sub	sp, #12
 8003628:	af00      	add	r7, sp, #0
 800362a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 800362c:	4b06      	ldr	r3, [pc, #24]	; (8003648 <LL_EXTI_EnableIT_32_63+0x24>)
 800362e:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8003632:	4905      	ldr	r1, [pc, #20]	; (8003648 <LL_EXTI_EnableIT_32_63+0x24>)
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	4313      	orrs	r3, r2
 8003638:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 800363c:	bf00      	nop
 800363e:	370c      	adds	r7, #12
 8003640:	46bd      	mov	sp, r7
 8003642:	bc80      	pop	{r7}
 8003644:	4770      	bx	lr
 8003646:	bf00      	nop
 8003648:	58000800 	.word	0x58000800

0800364c <HAL_SUBGHZ_Init>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SUBGHZ_Init(SUBGHZ_HandleTypeDef *hsubghz)
{
 800364c:	b580      	push	{r7, lr}
 800364e:	b084      	sub	sp, #16
 8003650:	af00      	add	r7, sp, #0
 8003652:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  __IO uint32_t count;

  /* Check the hsubghz handle allocation */
  if (hsubghz == NULL)
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	2b00      	cmp	r3, #0
 8003658:	d103      	bne.n	8003662 <HAL_SUBGHZ_Init+0x16>
  {
    status = HAL_ERROR;
 800365a:	2301      	movs	r3, #1
 800365c:	73fb      	strb	r3, [r7, #15]
    return status;
 800365e:	7bfb      	ldrb	r3, [r7, #15]
 8003660:	e04b      	b.n	80036fa <HAL_SUBGHZ_Init+0xae>
  }
  else
  {
    status = HAL_OK;
 8003662:	2300      	movs	r3, #0
 8003664:	73fb      	strb	r3, [r7, #15]
  }

  assert_param(IS_SUBGHZSPI_BAUDRATE_PRESCALER(hsubghz->Init.BaudratePrescaler));

  if (hsubghz->State == HAL_SUBGHZ_STATE_RESET)
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	799b      	ldrb	r3, [r3, #6]
 800366a:	b2db      	uxtb	r3, r3
 800366c:	2b00      	cmp	r3, #0
 800366e:	d105      	bne.n	800367c <HAL_SUBGHZ_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hsubghz->Lock = HAL_UNLOCKED;
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	2200      	movs	r2, #0
 8003674:	715a      	strb	r2, [r3, #5]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hsubghz->MspInitCallback(hsubghz);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SUBGHZ_MspInit(hsubghz);
 8003676:	6878      	ldr	r0, [r7, #4]
 8003678:	f7fd fdf2 	bl	8001260 <HAL_SUBGHZ_MspInit>
#endif /* USE_HAL_ SUBGHZ_REGISTER_CALLBACKS */
  }

  hsubghz->State = HAL_SUBGHZ_STATE_BUSY;
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	2202      	movs	r2, #2
 8003680:	719a      	strb	r2, [r3, #6]

  /* De-asserts the reset signal of the Radio peripheral */
  LL_RCC_RF_DisableReset();
 8003682:	f7ff ffad 	bl	80035e0 <LL_RCC_RF_DisableReset>

  /* Verify that Radio in reset status flag is set */
  count  = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8003686:	4b1f      	ldr	r3, [pc, #124]	; (8003704 <HAL_SUBGHZ_Init+0xb8>)
 8003688:	681a      	ldr	r2, [r3, #0]
 800368a:	4613      	mov	r3, r2
 800368c:	00db      	lsls	r3, r3, #3
 800368e:	1a9b      	subs	r3, r3, r2
 8003690:	009b      	lsls	r3, r3, #2
 8003692:	0cdb      	lsrs	r3, r3, #19
 8003694:	2264      	movs	r2, #100	; 0x64
 8003696:	fb02 f303 	mul.w	r3, r2, r3
 800369a:	60bb      	str	r3, [r7, #8]

  do
  {
    if (count == 0U)
 800369c:	68bb      	ldr	r3, [r7, #8]
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d105      	bne.n	80036ae <HAL_SUBGHZ_Init+0x62>
    {
      status  = HAL_ERROR;
 80036a2:	2301      	movs	r3, #1
 80036a4:	73fb      	strb	r3, [r7, #15]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	2201      	movs	r2, #1
 80036aa:	609a      	str	r2, [r3, #8]
      break;
 80036ac:	e007      	b.n	80036be <HAL_SUBGHZ_Init+0x72>
    }
    count--;
 80036ae:	68bb      	ldr	r3, [r7, #8]
 80036b0:	3b01      	subs	r3, #1
 80036b2:	60bb      	str	r3, [r7, #8]
  } while (LL_RCC_IsRFUnderReset() != 0UL);
 80036b4:	f7ff ffa4 	bl	8003600 <LL_RCC_IsRFUnderReset>
 80036b8:	4603      	mov	r3, r0
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d1ee      	bne.n	800369c <HAL_SUBGHZ_Init+0x50>

  /* Asserts the reset signal of the Radio peripheral */
  LL_PWR_UnselectSUBGHZSPI_NSS();
 80036be:	f7ff ff3f 	bl	8003540 <LL_PWR_UnselectSUBGHZSPI_NSS>

  /* Enable wakeup signal of the Radio peripheral */
  LL_C2_PWR_SetRadioBusyTrigger(LL_PWR_RADIO_BUSY_TRIGGER_WU_IT);
#else
  /* Enable EXTI 44 : Radio IRQ ITs for CPU1 */
  LL_EXTI_EnableIT_32_63(LL_EXTI_LINE_44);
 80036c2:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80036c6:	f7ff ffad 	bl	8003624 <LL_EXTI_EnableIT_32_63>

  /* Enable wakeup signal of the Radio peripheral */
  LL_PWR_SetRadioBusyTrigger(LL_PWR_RADIO_BUSY_TRIGGER_WU_IT);
 80036ca:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80036ce:	f7ff ff23 	bl	8003518 <LL_PWR_SetRadioBusyTrigger>
#endif /* CM0PLUS */

  /* Clear Pending Flag */
  LL_PWR_ClearFlag_RFBUSY();
 80036d2:	f7ff ff55 	bl	8003580 <LL_PWR_ClearFlag_RFBUSY>

  if (status == HAL_OK)
 80036d6:	7bfb      	ldrb	r3, [r7, #15]
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d10a      	bne.n	80036f2 <HAL_SUBGHZ_Init+0xa6>
  {
    /* Initialize SUBGHZSPI Peripheral */
    SUBGHZSPI_Init(hsubghz->Init.BaudratePrescaler);
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	4618      	mov	r0, r3
 80036e2:	f000 fa2f 	bl	8003b44 <SUBGHZSPI_Init>

    hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_ENABLE;
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	2201      	movs	r2, #1
 80036ea:	711a      	strb	r2, [r3, #4]
    hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_NONE;
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	2200      	movs	r2, #0
 80036f0:	609a      	str	r2, [r3, #8]
  }
  hsubghz->State     = HAL_SUBGHZ_STATE_READY;
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	2201      	movs	r2, #1
 80036f6:	719a      	strb	r2, [r3, #6]

  return status;
 80036f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80036fa:	4618      	mov	r0, r3
 80036fc:	3710      	adds	r7, #16
 80036fe:	46bd      	mov	sp, r7
 8003700:	bd80      	pop	{r7, pc}
 8003702:	bf00      	nop
 8003704:	20000000 	.word	0x20000000

08003708 <HAL_SUBGHZ_WriteRegisters>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_WriteRegisters(SUBGHZ_HandleTypeDef *hsubghz,
                                            uint16_t Address,
                                            uint8_t *pBuffer,
                                            uint16_t Size)
{
 8003708:	b580      	push	{r7, lr}
 800370a:	b086      	sub	sp, #24
 800370c:	af00      	add	r7, sp, #0
 800370e:	60f8      	str	r0, [r7, #12]
 8003710:	607a      	str	r2, [r7, #4]
 8003712:	461a      	mov	r2, r3
 8003714:	460b      	mov	r3, r1
 8003716:	817b      	strh	r3, [r7, #10]
 8003718:	4613      	mov	r3, r2
 800371a:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	799b      	ldrb	r3, [r3, #6]
 8003720:	b2db      	uxtb	r3, r3
 8003722:	2b01      	cmp	r3, #1
 8003724:	d14a      	bne.n	80037bc <HAL_SUBGHZ_WriteRegisters+0xb4>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	795b      	ldrb	r3, [r3, #5]
 800372a:	2b01      	cmp	r3, #1
 800372c:	d101      	bne.n	8003732 <HAL_SUBGHZ_WriteRegisters+0x2a>
 800372e:	2302      	movs	r3, #2
 8003730:	e045      	b.n	80037be <HAL_SUBGHZ_WriteRegisters+0xb6>
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	2201      	movs	r2, #1
 8003736:	715a      	strb	r2, [r3, #5]

    hsubghz->State = HAL_SUBGHZ_STATE_BUSY;
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	2202      	movs	r2, #2
 800373c:	719a      	strb	r2, [r3, #6]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 800373e:	68f8      	ldr	r0, [r7, #12]
 8003740:	f000 face 	bl	8003ce0 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8003744:	f7ff ff0c 	bl	8003560 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_WRITE_REGISTER);
 8003748:	210d      	movs	r1, #13
 800374a:	68f8      	ldr	r0, [r7, #12]
 800374c:	f000 fa1a 	bl	8003b84 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)((Address & 0xFF00U) >> 8U));
 8003750:	897b      	ldrh	r3, [r7, #10]
 8003752:	0a1b      	lsrs	r3, r3, #8
 8003754:	b29b      	uxth	r3, r3
 8003756:	b2db      	uxtb	r3, r3
 8003758:	4619      	mov	r1, r3
 800375a:	68f8      	ldr	r0, [r7, #12]
 800375c:	f000 fa12 	bl	8003b84 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)(Address & 0x00FFU));
 8003760:	897b      	ldrh	r3, [r7, #10]
 8003762:	b2db      	uxtb	r3, r3
 8003764:	4619      	mov	r1, r3
 8003766:	68f8      	ldr	r0, [r7, #12]
 8003768:	f000 fa0c 	bl	8003b84 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 800376c:	2300      	movs	r3, #0
 800376e:	82bb      	strh	r3, [r7, #20]
 8003770:	e00a      	b.n	8003788 <HAL_SUBGHZ_WriteRegisters+0x80>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 8003772:	8abb      	ldrh	r3, [r7, #20]
 8003774:	687a      	ldr	r2, [r7, #4]
 8003776:	4413      	add	r3, r2
 8003778:	781b      	ldrb	r3, [r3, #0]
 800377a:	4619      	mov	r1, r3
 800377c:	68f8      	ldr	r0, [r7, #12]
 800377e:	f000 fa01 	bl	8003b84 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8003782:	8abb      	ldrh	r3, [r7, #20]
 8003784:	3301      	adds	r3, #1
 8003786:	82bb      	strh	r3, [r7, #20]
 8003788:	8aba      	ldrh	r2, [r7, #20]
 800378a:	893b      	ldrh	r3, [r7, #8]
 800378c:	429a      	cmp	r2, r3
 800378e:	d3f0      	bcc.n	8003772 <HAL_SUBGHZ_WriteRegisters+0x6a>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8003790:	f7ff fed6 	bl	8003540 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8003794:	68f8      	ldr	r0, [r7, #12]
 8003796:	f000 fabb 	bl	8003d10 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	689b      	ldr	r3, [r3, #8]
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d002      	beq.n	80037a8 <HAL_SUBGHZ_WriteRegisters+0xa0>
    {
      status = HAL_ERROR;
 80037a2:	2301      	movs	r3, #1
 80037a4:	75fb      	strb	r3, [r7, #23]
 80037a6:	e001      	b.n	80037ac <HAL_SUBGHZ_WriteRegisters+0xa4>
    }
    else
    {
      status = HAL_OK;
 80037a8:	2300      	movs	r3, #0
 80037aa:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	2201      	movs	r2, #1
 80037b0:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	2200      	movs	r2, #0
 80037b6:	715a      	strb	r2, [r3, #5]

    return status;
 80037b8:	7dfb      	ldrb	r3, [r7, #23]
 80037ba:	e000      	b.n	80037be <HAL_SUBGHZ_WriteRegisters+0xb6>
  }
  else
  {
    return HAL_BUSY;
 80037bc:	2302      	movs	r3, #2
  }
}
 80037be:	4618      	mov	r0, r3
 80037c0:	3718      	adds	r7, #24
 80037c2:	46bd      	mov	sp, r7
 80037c4:	bd80      	pop	{r7, pc}

080037c6 <HAL_SUBGHZ_ReadRegisters>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ReadRegisters(SUBGHZ_HandleTypeDef *hsubghz,
                                           uint16_t Address,
                                           uint8_t *pBuffer,
                                           uint16_t Size)
{
 80037c6:	b580      	push	{r7, lr}
 80037c8:	b088      	sub	sp, #32
 80037ca:	af00      	add	r7, sp, #0
 80037cc:	60f8      	str	r0, [r7, #12]
 80037ce:	607a      	str	r2, [r7, #4]
 80037d0:	461a      	mov	r2, r3
 80037d2:	460b      	mov	r3, r1
 80037d4:	817b      	strh	r3, [r7, #10]
 80037d6:	4613      	mov	r3, r2
 80037d8:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	799b      	ldrb	r3, [r3, #6]
 80037e2:	b2db      	uxtb	r3, r3
 80037e4:	2b01      	cmp	r3, #1
 80037e6:	d14a      	bne.n	800387e <HAL_SUBGHZ_ReadRegisters+0xb8>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	795b      	ldrb	r3, [r3, #5]
 80037ec:	2b01      	cmp	r3, #1
 80037ee:	d101      	bne.n	80037f4 <HAL_SUBGHZ_ReadRegisters+0x2e>
 80037f0:	2302      	movs	r3, #2
 80037f2:	e045      	b.n	8003880 <HAL_SUBGHZ_ReadRegisters+0xba>
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	2201      	movs	r2, #1
 80037f8:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 80037fa:	68f8      	ldr	r0, [r7, #12]
 80037fc:	f000 fa70 	bl	8003ce0 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8003800:	f7ff feae 	bl	8003560 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_READ_REGISTER);
 8003804:	211d      	movs	r1, #29
 8003806:	68f8      	ldr	r0, [r7, #12]
 8003808:	f000 f9bc 	bl	8003b84 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)((Address & 0xFF00U) >> 8U));
 800380c:	897b      	ldrh	r3, [r7, #10]
 800380e:	0a1b      	lsrs	r3, r3, #8
 8003810:	b29b      	uxth	r3, r3
 8003812:	b2db      	uxtb	r3, r3
 8003814:	4619      	mov	r1, r3
 8003816:	68f8      	ldr	r0, [r7, #12]
 8003818:	f000 f9b4 	bl	8003b84 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)(Address & 0x00FFU));
 800381c:	897b      	ldrh	r3, [r7, #10]
 800381e:	b2db      	uxtb	r3, r3
 8003820:	4619      	mov	r1, r3
 8003822:	68f8      	ldr	r0, [r7, #12]
 8003824:	f000 f9ae 	bl	8003b84 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, 0U);
 8003828:	2100      	movs	r1, #0
 800382a:	68f8      	ldr	r0, [r7, #12]
 800382c:	f000 f9aa 	bl	8003b84 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8003830:	2300      	movs	r3, #0
 8003832:	82fb      	strh	r3, [r7, #22]
 8003834:	e009      	b.n	800384a <HAL_SUBGHZ_ReadRegisters+0x84>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 8003836:	69b9      	ldr	r1, [r7, #24]
 8003838:	68f8      	ldr	r0, [r7, #12]
 800383a:	f000 f9f9 	bl	8003c30 <SUBGHZSPI_Receive>
      pData++;
 800383e:	69bb      	ldr	r3, [r7, #24]
 8003840:	3301      	adds	r3, #1
 8003842:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 8003844:	8afb      	ldrh	r3, [r7, #22]
 8003846:	3301      	adds	r3, #1
 8003848:	82fb      	strh	r3, [r7, #22]
 800384a:	8afa      	ldrh	r2, [r7, #22]
 800384c:	893b      	ldrh	r3, [r7, #8]
 800384e:	429a      	cmp	r2, r3
 8003850:	d3f1      	bcc.n	8003836 <HAL_SUBGHZ_ReadRegisters+0x70>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8003852:	f7ff fe75 	bl	8003540 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8003856:	68f8      	ldr	r0, [r7, #12]
 8003858:	f000 fa5a 	bl	8003d10 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	689b      	ldr	r3, [r3, #8]
 8003860:	2b00      	cmp	r3, #0
 8003862:	d002      	beq.n	800386a <HAL_SUBGHZ_ReadRegisters+0xa4>
    {
      status = HAL_ERROR;
 8003864:	2301      	movs	r3, #1
 8003866:	77fb      	strb	r3, [r7, #31]
 8003868:	e001      	b.n	800386e <HAL_SUBGHZ_ReadRegisters+0xa8>
    }
    else
    {
      status = HAL_OK;
 800386a:	2300      	movs	r3, #0
 800386c:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	2201      	movs	r2, #1
 8003872:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	2200      	movs	r2, #0
 8003878:	715a      	strb	r2, [r3, #5]

    return status;
 800387a:	7ffb      	ldrb	r3, [r7, #31]
 800387c:	e000      	b.n	8003880 <HAL_SUBGHZ_ReadRegisters+0xba>
  }
  else
  {
    return HAL_BUSY;
 800387e:	2302      	movs	r3, #2
  }
}
 8003880:	4618      	mov	r0, r3
 8003882:	3720      	adds	r7, #32
 8003884:	46bd      	mov	sp, r7
 8003886:	bd80      	pop	{r7, pc}

08003888 <HAL_SUBGHZ_ExecSetCmd>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ExecSetCmd(SUBGHZ_HandleTypeDef *hsubghz,
                                        SUBGHZ_RadioSetCmd_t Command,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 8003888:	b580      	push	{r7, lr}
 800388a:	b086      	sub	sp, #24
 800388c:	af00      	add	r7, sp, #0
 800388e:	60f8      	str	r0, [r7, #12]
 8003890:	607a      	str	r2, [r7, #4]
 8003892:	461a      	mov	r2, r3
 8003894:	460b      	mov	r3, r1
 8003896:	72fb      	strb	r3, [r7, #11]
 8003898:	4613      	mov	r3, r2
 800389a:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  /* LORA Modulation not available on STM32WLx4xx devices */
  assert_param(IS_SUBGHZ_MODULATION_SUPPORTED(Command, pBuffer[0]));

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	799b      	ldrb	r3, [r3, #6]
 80038a0:	b2db      	uxtb	r3, r3
 80038a2:	2b01      	cmp	r3, #1
 80038a4:	d14a      	bne.n	800393c <HAL_SUBGHZ_ExecSetCmd+0xb4>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	795b      	ldrb	r3, [r3, #5]
 80038aa:	2b01      	cmp	r3, #1
 80038ac:	d101      	bne.n	80038b2 <HAL_SUBGHZ_ExecSetCmd+0x2a>
 80038ae:	2302      	movs	r3, #2
 80038b0:	e045      	b.n	800393e <HAL_SUBGHZ_ExecSetCmd+0xb6>
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	2201      	movs	r2, #1
 80038b6:	715a      	strb	r2, [r3, #5]

    /* Need to wakeup Radio if already in Sleep at startup */
    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 80038b8:	68f8      	ldr	r0, [r7, #12]
 80038ba:	f000 fa11 	bl	8003ce0 <SUBGHZ_CheckDeviceReady>

    if ((Command == RADIO_SET_SLEEP) || (Command == RADIO_SET_RXDUTYCYCLE))
 80038be:	7afb      	ldrb	r3, [r7, #11]
 80038c0:	2b84      	cmp	r3, #132	; 0x84
 80038c2:	d002      	beq.n	80038ca <HAL_SUBGHZ_ExecSetCmd+0x42>
 80038c4:	7afb      	ldrb	r3, [r7, #11]
 80038c6:	2b94      	cmp	r3, #148	; 0x94
 80038c8:	d103      	bne.n	80038d2 <HAL_SUBGHZ_ExecSetCmd+0x4a>
    {
      hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_ENABLE;
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	2201      	movs	r2, #1
 80038ce:	711a      	strb	r2, [r3, #4]
 80038d0:	e002      	b.n	80038d8 <HAL_SUBGHZ_ExecSetCmd+0x50>
    }
    else
    {
      hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_DISABLE;
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	2200      	movs	r2, #0
 80038d6:	711a      	strb	r2, [r3, #4]
    }

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 80038d8:	f7ff fe42 	bl	8003560 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)Command);
 80038dc:	7afb      	ldrb	r3, [r7, #11]
 80038de:	4619      	mov	r1, r3
 80038e0:	68f8      	ldr	r0, [r7, #12]
 80038e2:	f000 f94f 	bl	8003b84 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 80038e6:	2300      	movs	r3, #0
 80038e8:	82bb      	strh	r3, [r7, #20]
 80038ea:	e00a      	b.n	8003902 <HAL_SUBGHZ_ExecSetCmd+0x7a>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 80038ec:	8abb      	ldrh	r3, [r7, #20]
 80038ee:	687a      	ldr	r2, [r7, #4]
 80038f0:	4413      	add	r3, r2
 80038f2:	781b      	ldrb	r3, [r3, #0]
 80038f4:	4619      	mov	r1, r3
 80038f6:	68f8      	ldr	r0, [r7, #12]
 80038f8:	f000 f944 	bl	8003b84 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 80038fc:	8abb      	ldrh	r3, [r7, #20]
 80038fe:	3301      	adds	r3, #1
 8003900:	82bb      	strh	r3, [r7, #20]
 8003902:	8aba      	ldrh	r2, [r7, #20]
 8003904:	893b      	ldrh	r3, [r7, #8]
 8003906:	429a      	cmp	r2, r3
 8003908:	d3f0      	bcc.n	80038ec <HAL_SUBGHZ_ExecSetCmd+0x64>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 800390a:	f7ff fe19 	bl	8003540 <LL_PWR_UnselectSUBGHZSPI_NSS>

    if (Command != RADIO_SET_SLEEP)
 800390e:	7afb      	ldrb	r3, [r7, #11]
 8003910:	2b84      	cmp	r3, #132	; 0x84
 8003912:	d002      	beq.n	800391a <HAL_SUBGHZ_ExecSetCmd+0x92>
    {
      (void)SUBGHZ_WaitOnBusy(hsubghz);
 8003914:	68f8      	ldr	r0, [r7, #12]
 8003916:	f000 f9fb 	bl	8003d10 <SUBGHZ_WaitOnBusy>
    }

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	689b      	ldr	r3, [r3, #8]
 800391e:	2b00      	cmp	r3, #0
 8003920:	d002      	beq.n	8003928 <HAL_SUBGHZ_ExecSetCmd+0xa0>
    {
      status = HAL_ERROR;
 8003922:	2301      	movs	r3, #1
 8003924:	75fb      	strb	r3, [r7, #23]
 8003926:	e001      	b.n	800392c <HAL_SUBGHZ_ExecSetCmd+0xa4>
    }
    else
    {
      status = HAL_OK;
 8003928:	2300      	movs	r3, #0
 800392a:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	2201      	movs	r2, #1
 8003930:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	2200      	movs	r2, #0
 8003936:	715a      	strb	r2, [r3, #5]

    return status;
 8003938:	7dfb      	ldrb	r3, [r7, #23]
 800393a:	e000      	b.n	800393e <HAL_SUBGHZ_ExecSetCmd+0xb6>
  }
  else
  {
    return HAL_BUSY;
 800393c:	2302      	movs	r3, #2
  }
}
 800393e:	4618      	mov	r0, r3
 8003940:	3718      	adds	r7, #24
 8003942:	46bd      	mov	sp, r7
 8003944:	bd80      	pop	{r7, pc}

08003946 <HAL_SUBGHZ_ExecGetCmd>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ExecGetCmd(SUBGHZ_HandleTypeDef *hsubghz,
                                        SUBGHZ_RadioGetCmd_t Command,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 8003946:	b580      	push	{r7, lr}
 8003948:	b088      	sub	sp, #32
 800394a:	af00      	add	r7, sp, #0
 800394c:	60f8      	str	r0, [r7, #12]
 800394e:	607a      	str	r2, [r7, #4]
 8003950:	461a      	mov	r2, r3
 8003952:	460b      	mov	r3, r1
 8003954:	72fb      	strb	r3, [r7, #11]
 8003956:	4613      	mov	r3, r2
 8003958:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	799b      	ldrb	r3, [r3, #6]
 8003962:	b2db      	uxtb	r3, r3
 8003964:	2b01      	cmp	r3, #1
 8003966:	d13d      	bne.n	80039e4 <HAL_SUBGHZ_ExecGetCmd+0x9e>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	795b      	ldrb	r3, [r3, #5]
 800396c:	2b01      	cmp	r3, #1
 800396e:	d101      	bne.n	8003974 <HAL_SUBGHZ_ExecGetCmd+0x2e>
 8003970:	2302      	movs	r3, #2
 8003972:	e038      	b.n	80039e6 <HAL_SUBGHZ_ExecGetCmd+0xa0>
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	2201      	movs	r2, #1
 8003978:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 800397a:	68f8      	ldr	r0, [r7, #12]
 800397c:	f000 f9b0 	bl	8003ce0 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8003980:	f7ff fdee 	bl	8003560 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)Command);
 8003984:	7afb      	ldrb	r3, [r7, #11]
 8003986:	4619      	mov	r1, r3
 8003988:	68f8      	ldr	r0, [r7, #12]
 800398a:	f000 f8fb 	bl	8003b84 <SUBGHZSPI_Transmit>

    /* Use to flush the Status (First byte) receive from SUBGHZ as not use */
    (void)SUBGHZSPI_Transmit(hsubghz, 0x00U);
 800398e:	2100      	movs	r1, #0
 8003990:	68f8      	ldr	r0, [r7, #12]
 8003992:	f000 f8f7 	bl	8003b84 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8003996:	2300      	movs	r3, #0
 8003998:	82fb      	strh	r3, [r7, #22]
 800399a:	e009      	b.n	80039b0 <HAL_SUBGHZ_ExecGetCmd+0x6a>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 800399c:	69b9      	ldr	r1, [r7, #24]
 800399e:	68f8      	ldr	r0, [r7, #12]
 80039a0:	f000 f946 	bl	8003c30 <SUBGHZSPI_Receive>
      pData++;
 80039a4:	69bb      	ldr	r3, [r7, #24]
 80039a6:	3301      	adds	r3, #1
 80039a8:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 80039aa:	8afb      	ldrh	r3, [r7, #22]
 80039ac:	3301      	adds	r3, #1
 80039ae:	82fb      	strh	r3, [r7, #22]
 80039b0:	8afa      	ldrh	r2, [r7, #22]
 80039b2:	893b      	ldrh	r3, [r7, #8]
 80039b4:	429a      	cmp	r2, r3
 80039b6:	d3f1      	bcc.n	800399c <HAL_SUBGHZ_ExecGetCmd+0x56>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 80039b8:	f7ff fdc2 	bl	8003540 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 80039bc:	68f8      	ldr	r0, [r7, #12]
 80039be:	f000 f9a7 	bl	8003d10 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	689b      	ldr	r3, [r3, #8]
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d002      	beq.n	80039d0 <HAL_SUBGHZ_ExecGetCmd+0x8a>
    {
      status = HAL_ERROR;
 80039ca:	2301      	movs	r3, #1
 80039cc:	77fb      	strb	r3, [r7, #31]
 80039ce:	e001      	b.n	80039d4 <HAL_SUBGHZ_ExecGetCmd+0x8e>
    }
    else
    {
      status = HAL_OK;
 80039d0:	2300      	movs	r3, #0
 80039d2:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	2201      	movs	r2, #1
 80039d8:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	2200      	movs	r2, #0
 80039de:	715a      	strb	r2, [r3, #5]

    return status;
 80039e0:	7ffb      	ldrb	r3, [r7, #31]
 80039e2:	e000      	b.n	80039e6 <HAL_SUBGHZ_ExecGetCmd+0xa0>
  }
  else
  {
    return HAL_BUSY;
 80039e4:	2302      	movs	r3, #2
  }
}
 80039e6:	4618      	mov	r0, r3
 80039e8:	3720      	adds	r7, #32
 80039ea:	46bd      	mov	sp, r7
 80039ec:	bd80      	pop	{r7, pc}

080039ee <HAL_SUBGHZ_WriteBuffer>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_WriteBuffer(SUBGHZ_HandleTypeDef *hsubghz,
                                         uint8_t Offset,
                                         uint8_t *pBuffer,
                                         uint16_t Size)
{
 80039ee:	b580      	push	{r7, lr}
 80039f0:	b086      	sub	sp, #24
 80039f2:	af00      	add	r7, sp, #0
 80039f4:	60f8      	str	r0, [r7, #12]
 80039f6:	607a      	str	r2, [r7, #4]
 80039f8:	461a      	mov	r2, r3
 80039fa:	460b      	mov	r3, r1
 80039fc:	72fb      	strb	r3, [r7, #11]
 80039fe:	4613      	mov	r3, r2
 8003a00:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	799b      	ldrb	r3, [r3, #6]
 8003a06:	b2db      	uxtb	r3, r3
 8003a08:	2b01      	cmp	r3, #1
 8003a0a:	d13e      	bne.n	8003a8a <HAL_SUBGHZ_WriteBuffer+0x9c>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	795b      	ldrb	r3, [r3, #5]
 8003a10:	2b01      	cmp	r3, #1
 8003a12:	d101      	bne.n	8003a18 <HAL_SUBGHZ_WriteBuffer+0x2a>
 8003a14:	2302      	movs	r3, #2
 8003a16:	e039      	b.n	8003a8c <HAL_SUBGHZ_WriteBuffer+0x9e>
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	2201      	movs	r2, #1
 8003a1c:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8003a1e:	68f8      	ldr	r0, [r7, #12]
 8003a20:	f000 f95e 	bl	8003ce0 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8003a24:	f7ff fd9c 	bl	8003560 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_WRITE_BUFFER);
 8003a28:	210e      	movs	r1, #14
 8003a2a:	68f8      	ldr	r0, [r7, #12]
 8003a2c:	f000 f8aa 	bl	8003b84 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, Offset);
 8003a30:	7afb      	ldrb	r3, [r7, #11]
 8003a32:	4619      	mov	r1, r3
 8003a34:	68f8      	ldr	r0, [r7, #12]
 8003a36:	f000 f8a5 	bl	8003b84 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8003a3a:	2300      	movs	r3, #0
 8003a3c:	82bb      	strh	r3, [r7, #20]
 8003a3e:	e00a      	b.n	8003a56 <HAL_SUBGHZ_WriteBuffer+0x68>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 8003a40:	8abb      	ldrh	r3, [r7, #20]
 8003a42:	687a      	ldr	r2, [r7, #4]
 8003a44:	4413      	add	r3, r2
 8003a46:	781b      	ldrb	r3, [r3, #0]
 8003a48:	4619      	mov	r1, r3
 8003a4a:	68f8      	ldr	r0, [r7, #12]
 8003a4c:	f000 f89a 	bl	8003b84 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8003a50:	8abb      	ldrh	r3, [r7, #20]
 8003a52:	3301      	adds	r3, #1
 8003a54:	82bb      	strh	r3, [r7, #20]
 8003a56:	8aba      	ldrh	r2, [r7, #20]
 8003a58:	893b      	ldrh	r3, [r7, #8]
 8003a5a:	429a      	cmp	r2, r3
 8003a5c:	d3f0      	bcc.n	8003a40 <HAL_SUBGHZ_WriteBuffer+0x52>
    }
    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8003a5e:	f7ff fd6f 	bl	8003540 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8003a62:	68f8      	ldr	r0, [r7, #12]
 8003a64:	f000 f954 	bl	8003d10 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	689b      	ldr	r3, [r3, #8]
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d002      	beq.n	8003a76 <HAL_SUBGHZ_WriteBuffer+0x88>
    {
      status = HAL_ERROR;
 8003a70:	2301      	movs	r3, #1
 8003a72:	75fb      	strb	r3, [r7, #23]
 8003a74:	e001      	b.n	8003a7a <HAL_SUBGHZ_WriteBuffer+0x8c>
    }
    else
    {
      status = HAL_OK;
 8003a76:	2300      	movs	r3, #0
 8003a78:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	2201      	movs	r2, #1
 8003a7e:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	2200      	movs	r2, #0
 8003a84:	715a      	strb	r2, [r3, #5]

    return status;
 8003a86:	7dfb      	ldrb	r3, [r7, #23]
 8003a88:	e000      	b.n	8003a8c <HAL_SUBGHZ_WriteBuffer+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8003a8a:	2302      	movs	r3, #2
  }
}
 8003a8c:	4618      	mov	r0, r3
 8003a8e:	3718      	adds	r7, #24
 8003a90:	46bd      	mov	sp, r7
 8003a92:	bd80      	pop	{r7, pc}

08003a94 <HAL_SUBGHZ_ReadBuffer>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ReadBuffer(SUBGHZ_HandleTypeDef *hsubghz,
                                        uint8_t Offset,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 8003a94:	b580      	push	{r7, lr}
 8003a96:	b088      	sub	sp, #32
 8003a98:	af00      	add	r7, sp, #0
 8003a9a:	60f8      	str	r0, [r7, #12]
 8003a9c:	607a      	str	r2, [r7, #4]
 8003a9e:	461a      	mov	r2, r3
 8003aa0:	460b      	mov	r3, r1
 8003aa2:	72fb      	strb	r3, [r7, #11]
 8003aa4:	4613      	mov	r3, r2
 8003aa6:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	799b      	ldrb	r3, [r3, #6]
 8003ab0:	b2db      	uxtb	r3, r3
 8003ab2:	2b01      	cmp	r3, #1
 8003ab4:	d141      	bne.n	8003b3a <HAL_SUBGHZ_ReadBuffer+0xa6>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	795b      	ldrb	r3, [r3, #5]
 8003aba:	2b01      	cmp	r3, #1
 8003abc:	d101      	bne.n	8003ac2 <HAL_SUBGHZ_ReadBuffer+0x2e>
 8003abe:	2302      	movs	r3, #2
 8003ac0:	e03c      	b.n	8003b3c <HAL_SUBGHZ_ReadBuffer+0xa8>
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	2201      	movs	r2, #1
 8003ac6:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8003ac8:	68f8      	ldr	r0, [r7, #12]
 8003aca:	f000 f909 	bl	8003ce0 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8003ace:	f7ff fd47 	bl	8003560 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_READ_BUFFER);
 8003ad2:	211e      	movs	r1, #30
 8003ad4:	68f8      	ldr	r0, [r7, #12]
 8003ad6:	f000 f855 	bl	8003b84 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, Offset);
 8003ada:	7afb      	ldrb	r3, [r7, #11]
 8003adc:	4619      	mov	r1, r3
 8003ade:	68f8      	ldr	r0, [r7, #12]
 8003ae0:	f000 f850 	bl	8003b84 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, 0x00U);
 8003ae4:	2100      	movs	r1, #0
 8003ae6:	68f8      	ldr	r0, [r7, #12]
 8003ae8:	f000 f84c 	bl	8003b84 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8003aec:	2300      	movs	r3, #0
 8003aee:	82fb      	strh	r3, [r7, #22]
 8003af0:	e009      	b.n	8003b06 <HAL_SUBGHZ_ReadBuffer+0x72>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 8003af2:	69b9      	ldr	r1, [r7, #24]
 8003af4:	68f8      	ldr	r0, [r7, #12]
 8003af6:	f000 f89b 	bl	8003c30 <SUBGHZSPI_Receive>
      pData++;
 8003afa:	69bb      	ldr	r3, [r7, #24]
 8003afc:	3301      	adds	r3, #1
 8003afe:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 8003b00:	8afb      	ldrh	r3, [r7, #22]
 8003b02:	3301      	adds	r3, #1
 8003b04:	82fb      	strh	r3, [r7, #22]
 8003b06:	8afa      	ldrh	r2, [r7, #22]
 8003b08:	893b      	ldrh	r3, [r7, #8]
 8003b0a:	429a      	cmp	r2, r3
 8003b0c:	d3f1      	bcc.n	8003af2 <HAL_SUBGHZ_ReadBuffer+0x5e>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8003b0e:	f7ff fd17 	bl	8003540 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8003b12:	68f8      	ldr	r0, [r7, #12]
 8003b14:	f000 f8fc 	bl	8003d10 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	689b      	ldr	r3, [r3, #8]
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d002      	beq.n	8003b26 <HAL_SUBGHZ_ReadBuffer+0x92>
    {
      status = HAL_ERROR;
 8003b20:	2301      	movs	r3, #1
 8003b22:	77fb      	strb	r3, [r7, #31]
 8003b24:	e001      	b.n	8003b2a <HAL_SUBGHZ_ReadBuffer+0x96>
    }
    else
    {
      status = HAL_OK;
 8003b26:	2300      	movs	r3, #0
 8003b28:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	2201      	movs	r2, #1
 8003b2e:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	2200      	movs	r2, #0
 8003b34:	715a      	strb	r2, [r3, #5]

    return status;
 8003b36:	7ffb      	ldrb	r3, [r7, #31]
 8003b38:	e000      	b.n	8003b3c <HAL_SUBGHZ_ReadBuffer+0xa8>
  }
  else
  {
    return HAL_BUSY;
 8003b3a:	2302      	movs	r3, #2
  }
}
 8003b3c:	4618      	mov	r0, r3
 8003b3e:	3720      	adds	r7, #32
 8003b40:	46bd      	mov	sp, r7
 8003b42:	bd80      	pop	{r7, pc}

08003b44 <SUBGHZSPI_Init>:
  * @brief  Initializes the SUBGHZSPI peripheral
  * @param  BaudratePrescaler SPI Baudrate prescaler
  * @retval None
  */
void SUBGHZSPI_Init(uint32_t BaudratePrescaler)
{
 8003b44:	b480      	push	{r7}
 8003b46:	b083      	sub	sp, #12
 8003b48:	af00      	add	r7, sp, #0
 8003b4a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SUBGHZ_ALL_INSTANCE(SUBGHZSPI));

  /* Disable SUBGHZSPI Peripheral */
  CLEAR_BIT(SUBGHZSPI->CR1, SPI_CR1_SPE);
 8003b4c:	4b0c      	ldr	r3, [pc, #48]	; (8003b80 <SUBGHZSPI_Init+0x3c>)
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	4a0b      	ldr	r2, [pc, #44]	; (8003b80 <SUBGHZSPI_Init+0x3c>)
 8003b52:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003b56:	6013      	str	r3, [r2, #0]
   *       NSS management: Internal (Done with External bit inside PWR        *
   *  Communication speed: BaudratePrescaler                             *
   *            First bit: MSB                                                *
   *      CRC calculation: Disable                                            *
   *--------------------------------------------------------------------------*/
  WRITE_REG(SUBGHZSPI->CR1, (SPI_CR1_MSTR | SPI_CR1_SSI | BaudratePrescaler | SPI_CR1_SSM));
 8003b58:	4a09      	ldr	r2, [pc, #36]	; (8003b80 <SUBGHZSPI_Init+0x3c>)
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	f443 7341 	orr.w	r3, r3, #772	; 0x304
 8003b60:	6013      	str	r3, [r2, #0]
   *            Data Size: 8bits                                              *
   *              TI Mode: Disable                                            *
   *            NSS Pulse: Disable                                            *
   *    Rx FIFO Threshold: 8bits                                              *
   *--------------------------------------------------------------------------*/
  WRITE_REG(SUBGHZSPI->CR2, (SPI_CR2_FRXTH |  SPI_CR2_DS_0 | SPI_CR2_DS_1 | SPI_CR2_DS_2));
 8003b62:	4b07      	ldr	r3, [pc, #28]	; (8003b80 <SUBGHZSPI_Init+0x3c>)
 8003b64:	f44f 52b8 	mov.w	r2, #5888	; 0x1700
 8003b68:	605a      	str	r2, [r3, #4]

  /* Enable SUBGHZSPI Peripheral */
  SET_BIT(SUBGHZSPI->CR1, SPI_CR1_SPE);
 8003b6a:	4b05      	ldr	r3, [pc, #20]	; (8003b80 <SUBGHZSPI_Init+0x3c>)
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	4a04      	ldr	r2, [pc, #16]	; (8003b80 <SUBGHZSPI_Init+0x3c>)
 8003b70:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003b74:	6013      	str	r3, [r2, #0]
}
 8003b76:	bf00      	nop
 8003b78:	370c      	adds	r7, #12
 8003b7a:	46bd      	mov	sp, r7
 8003b7c:	bc80      	pop	{r7}
 8003b7e:	4770      	bx	lr
 8003b80:	58010000 	.word	0x58010000

08003b84 <SUBGHZSPI_Transmit>:
  * @param  Data  data to transmit
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZSPI_Transmit(SUBGHZ_HandleTypeDef *hsubghz,
                                     uint8_t Data)
{
 8003b84:	b480      	push	{r7}
 8003b86:	b087      	sub	sp, #28
 8003b88:	af00      	add	r7, sp, #0
 8003b8a:	6078      	str	r0, [r7, #4]
 8003b8c:	460b      	mov	r3, r1
 8003b8e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8003b90:	2300      	movs	r3, #0
 8003b92:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t count;

  /* Handle Tx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8003b94:	4b23      	ldr	r3, [pc, #140]	; (8003c24 <SUBGHZSPI_Transmit+0xa0>)
 8003b96:	681a      	ldr	r2, [r3, #0]
 8003b98:	4613      	mov	r3, r2
 8003b9a:	00db      	lsls	r3, r3, #3
 8003b9c:	1a9b      	subs	r3, r3, r2
 8003b9e:	009b      	lsls	r3, r3, #2
 8003ba0:	0cdb      	lsrs	r3, r3, #19
 8003ba2:	2264      	movs	r2, #100	; 0x64
 8003ba4:	fb02 f303 	mul.w	r3, r2, r3
 8003ba8:	60fb      	str	r3, [r7, #12]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d105      	bne.n	8003bbc <SUBGHZSPI_Transmit+0x38>
    {
      status = HAL_ERROR;
 8003bb0:	2301      	movs	r3, #1
 8003bb2:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	2201      	movs	r2, #1
 8003bb8:	609a      	str	r2, [r3, #8]
      break;
 8003bba:	e008      	b.n	8003bce <SUBGHZSPI_Transmit+0x4a>
    }
    count--;
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	3b01      	subs	r3, #1
 8003bc0:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_TXE) != (SPI_SR_TXE));
 8003bc2:	4b19      	ldr	r3, [pc, #100]	; (8003c28 <SUBGHZSPI_Transmit+0xa4>)
 8003bc4:	689b      	ldr	r3, [r3, #8]
 8003bc6:	f003 0302 	and.w	r3, r3, #2
 8003bca:	2b02      	cmp	r3, #2
 8003bcc:	d1ed      	bne.n	8003baa <SUBGHZSPI_Transmit+0x26>

  /* Transmit Data*/
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SUBGHZSPI->DR);
 8003bce:	4b17      	ldr	r3, [pc, #92]	; (8003c2c <SUBGHZSPI_Transmit+0xa8>)
 8003bd0:	613b      	str	r3, [r7, #16]
  *spidr = Data;
 8003bd2:	693b      	ldr	r3, [r7, #16]
 8003bd4:	78fa      	ldrb	r2, [r7, #3]
 8003bd6:	701a      	strb	r2, [r3, #0]
  *((__IO uint8_t *)&SUBGHZSPI->DR) = Data;
#endif /* __GNUC__ */

  /* Handle Rx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8003bd8:	4b12      	ldr	r3, [pc, #72]	; (8003c24 <SUBGHZSPI_Transmit+0xa0>)
 8003bda:	681a      	ldr	r2, [r3, #0]
 8003bdc:	4613      	mov	r3, r2
 8003bde:	00db      	lsls	r3, r3, #3
 8003be0:	1a9b      	subs	r3, r3, r2
 8003be2:	009b      	lsls	r3, r3, #2
 8003be4:	0cdb      	lsrs	r3, r3, #19
 8003be6:	2264      	movs	r2, #100	; 0x64
 8003be8:	fb02 f303 	mul.w	r3, r2, r3
 8003bec:	60fb      	str	r3, [r7, #12]

  /* Wait until RXNE flag is set */
  do
  {
    if (count == 0U)
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d105      	bne.n	8003c00 <SUBGHZSPI_Transmit+0x7c>
    {
      status = HAL_ERROR;
 8003bf4:	2301      	movs	r3, #1
 8003bf6:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	2201      	movs	r2, #1
 8003bfc:	609a      	str	r2, [r3, #8]
      break;
 8003bfe:	e008      	b.n	8003c12 <SUBGHZSPI_Transmit+0x8e>
    }
    count--;
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	3b01      	subs	r3, #1
 8003c04:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_RXNE) != (SPI_SR_RXNE));
 8003c06:	4b08      	ldr	r3, [pc, #32]	; (8003c28 <SUBGHZSPI_Transmit+0xa4>)
 8003c08:	689b      	ldr	r3, [r3, #8]
 8003c0a:	f003 0301 	and.w	r3, r3, #1
 8003c0e:	2b01      	cmp	r3, #1
 8003c10:	d1ed      	bne.n	8003bee <SUBGHZSPI_Transmit+0x6a>

  /* Flush Rx data */
  READ_REG(SUBGHZSPI->DR);
 8003c12:	4b05      	ldr	r3, [pc, #20]	; (8003c28 <SUBGHZSPI_Transmit+0xa4>)
 8003c14:	68db      	ldr	r3, [r3, #12]

  return status;
 8003c16:	7dfb      	ldrb	r3, [r7, #23]
}
 8003c18:	4618      	mov	r0, r3
 8003c1a:	371c      	adds	r7, #28
 8003c1c:	46bd      	mov	sp, r7
 8003c1e:	bc80      	pop	{r7}
 8003c20:	4770      	bx	lr
 8003c22:	bf00      	nop
 8003c24:	20000000 	.word	0x20000000
 8003c28:	58010000 	.word	0x58010000
 8003c2c:	5801000c 	.word	0x5801000c

08003c30 <SUBGHZSPI_Receive>:
  * @param  pData  pointer on data to receive
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZSPI_Receive(SUBGHZ_HandleTypeDef *hsubghz,
                                    uint8_t *pData)
{
 8003c30:	b480      	push	{r7}
 8003c32:	b087      	sub	sp, #28
 8003c34:	af00      	add	r7, sp, #0
 8003c36:	6078      	str	r0, [r7, #4]
 8003c38:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003c3a:	2300      	movs	r3, #0
 8003c3c:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t count;

  /* Handle Tx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8003c3e:	4b25      	ldr	r3, [pc, #148]	; (8003cd4 <SUBGHZSPI_Receive+0xa4>)
 8003c40:	681a      	ldr	r2, [r3, #0]
 8003c42:	4613      	mov	r3, r2
 8003c44:	00db      	lsls	r3, r3, #3
 8003c46:	1a9b      	subs	r3, r3, r2
 8003c48:	009b      	lsls	r3, r3, #2
 8003c4a:	0cdb      	lsrs	r3, r3, #19
 8003c4c:	2264      	movs	r2, #100	; 0x64
 8003c4e:	fb02 f303 	mul.w	r3, r2, r3
 8003c52:	60fb      	str	r3, [r7, #12]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d105      	bne.n	8003c66 <SUBGHZSPI_Receive+0x36>
    {
      status = HAL_ERROR;
 8003c5a:	2301      	movs	r3, #1
 8003c5c:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	2201      	movs	r2, #1
 8003c62:	609a      	str	r2, [r3, #8]
      break;
 8003c64:	e008      	b.n	8003c78 <SUBGHZSPI_Receive+0x48>
    }
    count--;
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	3b01      	subs	r3, #1
 8003c6a:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_TXE) != (SPI_SR_TXE));
 8003c6c:	4b1a      	ldr	r3, [pc, #104]	; (8003cd8 <SUBGHZSPI_Receive+0xa8>)
 8003c6e:	689b      	ldr	r3, [r3, #8]
 8003c70:	f003 0302 	and.w	r3, r3, #2
 8003c74:	2b02      	cmp	r3, #2
 8003c76:	d1ed      	bne.n	8003c54 <SUBGHZSPI_Receive+0x24>

  /* Transmit Data*/
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SUBGHZSPI->DR);
 8003c78:	4b18      	ldr	r3, [pc, #96]	; (8003cdc <SUBGHZSPI_Receive+0xac>)
 8003c7a:	613b      	str	r3, [r7, #16]
  *spidr = SUBGHZ_DUMMY_DATA;
 8003c7c:	693b      	ldr	r3, [r7, #16]
 8003c7e:	22ff      	movs	r2, #255	; 0xff
 8003c80:	701a      	strb	r2, [r3, #0]
  *((__IO uint8_t *)&SUBGHZSPI->DR) = SUBGHZ_DUMMY_DATA;
#endif /* __GNUC__ */

  /* Handle Rx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8003c82:	4b14      	ldr	r3, [pc, #80]	; (8003cd4 <SUBGHZSPI_Receive+0xa4>)
 8003c84:	681a      	ldr	r2, [r3, #0]
 8003c86:	4613      	mov	r3, r2
 8003c88:	00db      	lsls	r3, r3, #3
 8003c8a:	1a9b      	subs	r3, r3, r2
 8003c8c:	009b      	lsls	r3, r3, #2
 8003c8e:	0cdb      	lsrs	r3, r3, #19
 8003c90:	2264      	movs	r2, #100	; 0x64
 8003c92:	fb02 f303 	mul.w	r3, r2, r3
 8003c96:	60fb      	str	r3, [r7, #12]

  /* Wait until RXNE flag is set */
  do
  {
    if (count == 0U)
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d105      	bne.n	8003caa <SUBGHZSPI_Receive+0x7a>
    {
      status = HAL_ERROR;
 8003c9e:	2301      	movs	r3, #1
 8003ca0:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	2201      	movs	r2, #1
 8003ca6:	609a      	str	r2, [r3, #8]
      break;
 8003ca8:	e008      	b.n	8003cbc <SUBGHZSPI_Receive+0x8c>
    }
    count--;
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	3b01      	subs	r3, #1
 8003cae:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_RXNE) != (SPI_SR_RXNE));
 8003cb0:	4b09      	ldr	r3, [pc, #36]	; (8003cd8 <SUBGHZSPI_Receive+0xa8>)
 8003cb2:	689b      	ldr	r3, [r3, #8]
 8003cb4:	f003 0301 	and.w	r3, r3, #1
 8003cb8:	2b01      	cmp	r3, #1
 8003cba:	d1ed      	bne.n	8003c98 <SUBGHZSPI_Receive+0x68>

  /* Retrieve pData */
  *pData = (uint8_t)(READ_REG(SUBGHZSPI->DR));
 8003cbc:	4b06      	ldr	r3, [pc, #24]	; (8003cd8 <SUBGHZSPI_Receive+0xa8>)
 8003cbe:	68db      	ldr	r3, [r3, #12]
 8003cc0:	b2da      	uxtb	r2, r3
 8003cc2:	683b      	ldr	r3, [r7, #0]
 8003cc4:	701a      	strb	r2, [r3, #0]

  return status;
 8003cc6:	7dfb      	ldrb	r3, [r7, #23]
}
 8003cc8:	4618      	mov	r0, r3
 8003cca:	371c      	adds	r7, #28
 8003ccc:	46bd      	mov	sp, r7
 8003cce:	bc80      	pop	{r7}
 8003cd0:	4770      	bx	lr
 8003cd2:	bf00      	nop
 8003cd4:	20000000 	.word	0x20000000
 8003cd8:	58010000 	.word	0x58010000
 8003cdc:	5801000c 	.word	0x5801000c

08003ce0 <SUBGHZ_CheckDeviceReady>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZ_CheckDeviceReady(SUBGHZ_HandleTypeDef *hsubghz)
{
 8003ce0:	b580      	push	{r7, lr}
 8003ce2:	b082      	sub	sp, #8
 8003ce4:	af00      	add	r7, sp, #0
 8003ce6:	6078      	str	r0, [r7, #4]
  /* Wakeup radio in case of sleep mode: Select-Unselect radio */
  if (hsubghz->DeepSleep == SUBGHZ_DEEP_SLEEP_ENABLE)
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	791b      	ldrb	r3, [r3, #4]
 8003cec:	2b01      	cmp	r3, #1
 8003cee:	d106      	bne.n	8003cfe <SUBGHZ_CheckDeviceReady+0x1e>
  {
    /* NSS = 0; */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8003cf0:	f7ff fc36 	bl	8003560 <LL_PWR_SelectSUBGHZSPI_NSS>

    HAL_Delay(1);
 8003cf4:	2001      	movs	r0, #1
 8003cf6:	f7fd fd2d 	bl	8001754 <HAL_Delay>

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8003cfa:	f7ff fc21 	bl	8003540 <LL_PWR_UnselectSUBGHZSPI_NSS>
  }
  return (SUBGHZ_WaitOnBusy(hsubghz));
 8003cfe:	6878      	ldr	r0, [r7, #4]
 8003d00:	f000 f806 	bl	8003d10 <SUBGHZ_WaitOnBusy>
 8003d04:	4603      	mov	r3, r0
}
 8003d06:	4618      	mov	r0, r3
 8003d08:	3708      	adds	r7, #8
 8003d0a:	46bd      	mov	sp, r7
 8003d0c:	bd80      	pop	{r7, pc}
	...

08003d10 <SUBGHZ_WaitOnBusy>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZ_WaitOnBusy(SUBGHZ_HandleTypeDef *hsubghz)
{
 8003d10:	b580      	push	{r7, lr}
 8003d12:	b086      	sub	sp, #24
 8003d14:	af00      	add	r7, sp, #0
 8003d16:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  __IO uint32_t count;
  uint32_t mask;

  status = HAL_OK;
 8003d18:	2300      	movs	r3, #0
 8003d1a:	75fb      	strb	r3, [r7, #23]
  count  = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_RFBUSY_LOOP_TIME;
 8003d1c:	4b12      	ldr	r3, [pc, #72]	; (8003d68 <SUBGHZ_WaitOnBusy+0x58>)
 8003d1e:	681a      	ldr	r2, [r3, #0]
 8003d20:	4613      	mov	r3, r2
 8003d22:	005b      	lsls	r3, r3, #1
 8003d24:	4413      	add	r3, r2
 8003d26:	00db      	lsls	r3, r3, #3
 8003d28:	0d1b      	lsrs	r3, r3, #20
 8003d2a:	2264      	movs	r2, #100	; 0x64
 8003d2c:	fb02 f303 	mul.w	r3, r2, r3
 8003d30:	60fb      	str	r3, [r7, #12]

  /* Wait until Busy signal is set */
  do
  {
    mask = LL_PWR_IsActiveFlag_RFBUSYMS();
 8003d32:	f7ff fc43 	bl	80035bc <LL_PWR_IsActiveFlag_RFBUSYMS>
 8003d36:	6138      	str	r0, [r7, #16]

    if (count == 0U)
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d105      	bne.n	8003d4a <SUBGHZ_WaitOnBusy+0x3a>
    {
      status  = HAL_ERROR;
 8003d3e:	2301      	movs	r3, #1
 8003d40:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_RF_BUSY;
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	2202      	movs	r2, #2
 8003d46:	609a      	str	r2, [r3, #8]
      break;
 8003d48:	e009      	b.n	8003d5e <SUBGHZ_WaitOnBusy+0x4e>
    }
    count--;
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	3b01      	subs	r3, #1
 8003d4e:	60fb      	str	r3, [r7, #12]
  } while ((LL_PWR_IsActiveFlag_RFBUSYS()& mask) == 1UL);
 8003d50:	f7ff fc22 	bl	8003598 <LL_PWR_IsActiveFlag_RFBUSYS>
 8003d54:	4602      	mov	r2, r0
 8003d56:	693b      	ldr	r3, [r7, #16]
 8003d58:	4013      	ands	r3, r2
 8003d5a:	2b01      	cmp	r3, #1
 8003d5c:	d0e9      	beq.n	8003d32 <SUBGHZ_WaitOnBusy+0x22>

  return status;
 8003d5e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003d60:	4618      	mov	r0, r3
 8003d62:	3718      	adds	r7, #24
 8003d64:	46bd      	mov	sp, r7
 8003d66:	bd80      	pop	{r7, pc}
 8003d68:	20000000 	.word	0x20000000

08003d6c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003d6c:	b580      	push	{r7, lr}
 8003d6e:	b082      	sub	sp, #8
 8003d70:	af00      	add	r7, sp, #0
 8003d72:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d101      	bne.n	8003d7e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003d7a:	2301      	movs	r3, #1
 8003d7c:	e049      	b.n	8003e12 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003d84:	b2db      	uxtb	r3, r3
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d106      	bne.n	8003d98 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	2200      	movs	r2, #0
 8003d8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003d92:	6878      	ldr	r0, [r7, #4]
 8003d94:	f000 f841 	bl	8003e1a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	2202      	movs	r2, #2
 8003d9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681a      	ldr	r2, [r3, #0]
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	3304      	adds	r3, #4
 8003da8:	4619      	mov	r1, r3
 8003daa:	4610      	mov	r0, r2
 8003dac:	f000 f9ce 	bl	800414c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	2201      	movs	r2, #1
 8003db4:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	2201      	movs	r2, #1
 8003dbc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	2201      	movs	r2, #1
 8003dc4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	2201      	movs	r2, #1
 8003dcc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	2201      	movs	r2, #1
 8003dd4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	2201      	movs	r2, #1
 8003ddc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	2201      	movs	r2, #1
 8003de4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	2201      	movs	r2, #1
 8003dec:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	2201      	movs	r2, #1
 8003df4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	2201      	movs	r2, #1
 8003dfc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	2201      	movs	r2, #1
 8003e04:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	2201      	movs	r2, #1
 8003e0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003e10:	2300      	movs	r3, #0
}
 8003e12:	4618      	mov	r0, r3
 8003e14:	3708      	adds	r7, #8
 8003e16:	46bd      	mov	sp, r7
 8003e18:	bd80      	pop	{r7, pc}

08003e1a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8003e1a:	b480      	push	{r7}
 8003e1c:	b083      	sub	sp, #12
 8003e1e:	af00      	add	r7, sp, #0
 8003e20:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8003e22:	bf00      	nop
 8003e24:	370c      	adds	r7, #12
 8003e26:	46bd      	mov	sp, r7
 8003e28:	bc80      	pop	{r7}
 8003e2a:	4770      	bx	lr

08003e2c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003e2c:	b480      	push	{r7}
 8003e2e:	b085      	sub	sp, #20
 8003e30:	af00      	add	r7, sp, #0
 8003e32:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003e3a:	b2db      	uxtb	r3, r3
 8003e3c:	2b01      	cmp	r3, #1
 8003e3e:	d001      	beq.n	8003e44 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003e40:	2301      	movs	r3, #1
 8003e42:	e036      	b.n	8003eb2 <HAL_TIM_Base_Start_IT+0x86>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	2202      	movs	r2, #2
 8003e48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	68da      	ldr	r2, [r3, #12]
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	f042 0201 	orr.w	r2, r2, #1
 8003e5a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	4a16      	ldr	r2, [pc, #88]	; (8003ebc <HAL_TIM_Base_Start_IT+0x90>)
 8003e62:	4293      	cmp	r3, r2
 8003e64:	d004      	beq.n	8003e70 <HAL_TIM_Base_Start_IT+0x44>
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003e6e:	d115      	bne.n	8003e9c <HAL_TIM_Base_Start_IT+0x70>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	689a      	ldr	r2, [r3, #8]
 8003e76:	4b12      	ldr	r3, [pc, #72]	; (8003ec0 <HAL_TIM_Base_Start_IT+0x94>)
 8003e78:	4013      	ands	r3, r2
 8003e7a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	2b06      	cmp	r3, #6
 8003e80:	d015      	beq.n	8003eae <HAL_TIM_Base_Start_IT+0x82>
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003e88:	d011      	beq.n	8003eae <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	681a      	ldr	r2, [r3, #0]
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	f042 0201 	orr.w	r2, r2, #1
 8003e98:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003e9a:	e008      	b.n	8003eae <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	681a      	ldr	r2, [r3, #0]
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	f042 0201 	orr.w	r2, r2, #1
 8003eaa:	601a      	str	r2, [r3, #0]
 8003eac:	e000      	b.n	8003eb0 <HAL_TIM_Base_Start_IT+0x84>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003eae:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003eb0:	2300      	movs	r3, #0
}
 8003eb2:	4618      	mov	r0, r3
 8003eb4:	3714      	adds	r7, #20
 8003eb6:	46bd      	mov	sp, r7
 8003eb8:	bc80      	pop	{r7}
 8003eba:	4770      	bx	lr
 8003ebc:	40012c00 	.word	0x40012c00
 8003ec0:	00010007 	.word	0x00010007

08003ec4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003ec4:	b580      	push	{r7, lr}
 8003ec6:	b082      	sub	sp, #8
 8003ec8:	af00      	add	r7, sp, #0
 8003eca:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	691b      	ldr	r3, [r3, #16]
 8003ed2:	f003 0302 	and.w	r3, r3, #2
 8003ed6:	2b02      	cmp	r3, #2
 8003ed8:	d122      	bne.n	8003f20 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	68db      	ldr	r3, [r3, #12]
 8003ee0:	f003 0302 	and.w	r3, r3, #2
 8003ee4:	2b02      	cmp	r3, #2
 8003ee6:	d11b      	bne.n	8003f20 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	f06f 0202 	mvn.w	r2, #2
 8003ef0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	2201      	movs	r2, #1
 8003ef6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	699b      	ldr	r3, [r3, #24]
 8003efe:	f003 0303 	and.w	r3, r3, #3
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d003      	beq.n	8003f0e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003f06:	6878      	ldr	r0, [r7, #4]
 8003f08:	f000 f904 	bl	8004114 <HAL_TIM_IC_CaptureCallback>
 8003f0c:	e005      	b.n	8003f1a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003f0e:	6878      	ldr	r0, [r7, #4]
 8003f10:	f000 f8f7 	bl	8004102 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003f14:	6878      	ldr	r0, [r7, #4]
 8003f16:	f000 f906 	bl	8004126 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	2200      	movs	r2, #0
 8003f1e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	691b      	ldr	r3, [r3, #16]
 8003f26:	f003 0304 	and.w	r3, r3, #4
 8003f2a:	2b04      	cmp	r3, #4
 8003f2c:	d122      	bne.n	8003f74 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	68db      	ldr	r3, [r3, #12]
 8003f34:	f003 0304 	and.w	r3, r3, #4
 8003f38:	2b04      	cmp	r3, #4
 8003f3a:	d11b      	bne.n	8003f74 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	f06f 0204 	mvn.w	r2, #4
 8003f44:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	2202      	movs	r2, #2
 8003f4a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	699b      	ldr	r3, [r3, #24]
 8003f52:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d003      	beq.n	8003f62 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003f5a:	6878      	ldr	r0, [r7, #4]
 8003f5c:	f000 f8da 	bl	8004114 <HAL_TIM_IC_CaptureCallback>
 8003f60:	e005      	b.n	8003f6e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003f62:	6878      	ldr	r0, [r7, #4]
 8003f64:	f000 f8cd 	bl	8004102 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003f68:	6878      	ldr	r0, [r7, #4]
 8003f6a:	f000 f8dc 	bl	8004126 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	2200      	movs	r2, #0
 8003f72:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	691b      	ldr	r3, [r3, #16]
 8003f7a:	f003 0308 	and.w	r3, r3, #8
 8003f7e:	2b08      	cmp	r3, #8
 8003f80:	d122      	bne.n	8003fc8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	68db      	ldr	r3, [r3, #12]
 8003f88:	f003 0308 	and.w	r3, r3, #8
 8003f8c:	2b08      	cmp	r3, #8
 8003f8e:	d11b      	bne.n	8003fc8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	f06f 0208 	mvn.w	r2, #8
 8003f98:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	2204      	movs	r2, #4
 8003f9e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	69db      	ldr	r3, [r3, #28]
 8003fa6:	f003 0303 	and.w	r3, r3, #3
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d003      	beq.n	8003fb6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003fae:	6878      	ldr	r0, [r7, #4]
 8003fb0:	f000 f8b0 	bl	8004114 <HAL_TIM_IC_CaptureCallback>
 8003fb4:	e005      	b.n	8003fc2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003fb6:	6878      	ldr	r0, [r7, #4]
 8003fb8:	f000 f8a3 	bl	8004102 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003fbc:	6878      	ldr	r0, [r7, #4]
 8003fbe:	f000 f8b2 	bl	8004126 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	2200      	movs	r2, #0
 8003fc6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	691b      	ldr	r3, [r3, #16]
 8003fce:	f003 0310 	and.w	r3, r3, #16
 8003fd2:	2b10      	cmp	r3, #16
 8003fd4:	d122      	bne.n	800401c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	68db      	ldr	r3, [r3, #12]
 8003fdc:	f003 0310 	and.w	r3, r3, #16
 8003fe0:	2b10      	cmp	r3, #16
 8003fe2:	d11b      	bne.n	800401c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	f06f 0210 	mvn.w	r2, #16
 8003fec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	2208      	movs	r2, #8
 8003ff2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	69db      	ldr	r3, [r3, #28]
 8003ffa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d003      	beq.n	800400a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004002:	6878      	ldr	r0, [r7, #4]
 8004004:	f000 f886 	bl	8004114 <HAL_TIM_IC_CaptureCallback>
 8004008:	e005      	b.n	8004016 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800400a:	6878      	ldr	r0, [r7, #4]
 800400c:	f000 f879 	bl	8004102 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004010:	6878      	ldr	r0, [r7, #4]
 8004012:	f000 f888 	bl	8004126 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	2200      	movs	r2, #0
 800401a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	691b      	ldr	r3, [r3, #16]
 8004022:	f003 0301 	and.w	r3, r3, #1
 8004026:	2b01      	cmp	r3, #1
 8004028:	d10e      	bne.n	8004048 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	68db      	ldr	r3, [r3, #12]
 8004030:	f003 0301 	and.w	r3, r3, #1
 8004034:	2b01      	cmp	r3, #1
 8004036:	d107      	bne.n	8004048 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	f06f 0201 	mvn.w	r2, #1
 8004040:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004042:	6878      	ldr	r0, [r7, #4]
 8004044:	f7fd f818 	bl	8001078 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	691b      	ldr	r3, [r3, #16]
 800404e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004052:	2b80      	cmp	r3, #128	; 0x80
 8004054:	d10e      	bne.n	8004074 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	68db      	ldr	r3, [r3, #12]
 800405c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004060:	2b80      	cmp	r3, #128	; 0x80
 8004062:	d107      	bne.n	8004074 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800406c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800406e:	6878      	ldr	r0, [r7, #4]
 8004070:	f000 f8d7 	bl	8004222 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	691b      	ldr	r3, [r3, #16]
 800407a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800407e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004082:	d10e      	bne.n	80040a2 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	68db      	ldr	r3, [r3, #12]
 800408a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800408e:	2b80      	cmp	r3, #128	; 0x80
 8004090:	d107      	bne.n	80040a2 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800409a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800409c:	6878      	ldr	r0, [r7, #4]
 800409e:	f000 f8c9 	bl	8004234 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	691b      	ldr	r3, [r3, #16]
 80040a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80040ac:	2b40      	cmp	r3, #64	; 0x40
 80040ae:	d10e      	bne.n	80040ce <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	68db      	ldr	r3, [r3, #12]
 80040b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80040ba:	2b40      	cmp	r3, #64	; 0x40
 80040bc:	d107      	bne.n	80040ce <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80040c6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80040c8:	6878      	ldr	r0, [r7, #4]
 80040ca:	f000 f835 	bl	8004138 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	691b      	ldr	r3, [r3, #16]
 80040d4:	f003 0320 	and.w	r3, r3, #32
 80040d8:	2b20      	cmp	r3, #32
 80040da:	d10e      	bne.n	80040fa <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	68db      	ldr	r3, [r3, #12]
 80040e2:	f003 0320 	and.w	r3, r3, #32
 80040e6:	2b20      	cmp	r3, #32
 80040e8:	d107      	bne.n	80040fa <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	f06f 0220 	mvn.w	r2, #32
 80040f2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80040f4:	6878      	ldr	r0, [r7, #4]
 80040f6:	f000 f88b 	bl	8004210 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80040fa:	bf00      	nop
 80040fc:	3708      	adds	r7, #8
 80040fe:	46bd      	mov	sp, r7
 8004100:	bd80      	pop	{r7, pc}

08004102 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004102:	b480      	push	{r7}
 8004104:	b083      	sub	sp, #12
 8004106:	af00      	add	r7, sp, #0
 8004108:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800410a:	bf00      	nop
 800410c:	370c      	adds	r7, #12
 800410e:	46bd      	mov	sp, r7
 8004110:	bc80      	pop	{r7}
 8004112:	4770      	bx	lr

08004114 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004114:	b480      	push	{r7}
 8004116:	b083      	sub	sp, #12
 8004118:	af00      	add	r7, sp, #0
 800411a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800411c:	bf00      	nop
 800411e:	370c      	adds	r7, #12
 8004120:	46bd      	mov	sp, r7
 8004122:	bc80      	pop	{r7}
 8004124:	4770      	bx	lr

08004126 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004126:	b480      	push	{r7}
 8004128:	b083      	sub	sp, #12
 800412a:	af00      	add	r7, sp, #0
 800412c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800412e:	bf00      	nop
 8004130:	370c      	adds	r7, #12
 8004132:	46bd      	mov	sp, r7
 8004134:	bc80      	pop	{r7}
 8004136:	4770      	bx	lr

08004138 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004138:	b480      	push	{r7}
 800413a:	b083      	sub	sp, #12
 800413c:	af00      	add	r7, sp, #0
 800413e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004140:	bf00      	nop
 8004142:	370c      	adds	r7, #12
 8004144:	46bd      	mov	sp, r7
 8004146:	bc80      	pop	{r7}
 8004148:	4770      	bx	lr
	...

0800414c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800414c:	b480      	push	{r7}
 800414e:	b085      	sub	sp, #20
 8004150:	af00      	add	r7, sp, #0
 8004152:	6078      	str	r0, [r7, #4]
 8004154:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	4a29      	ldr	r2, [pc, #164]	; (8004204 <TIM_Base_SetConfig+0xb8>)
 8004160:	4293      	cmp	r3, r2
 8004162:	d003      	beq.n	800416c <TIM_Base_SetConfig+0x20>
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800416a:	d108      	bne.n	800417e <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004172:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004174:	683b      	ldr	r3, [r7, #0]
 8004176:	685b      	ldr	r3, [r3, #4]
 8004178:	68fa      	ldr	r2, [r7, #12]
 800417a:	4313      	orrs	r3, r2
 800417c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	4a20      	ldr	r2, [pc, #128]	; (8004204 <TIM_Base_SetConfig+0xb8>)
 8004182:	4293      	cmp	r3, r2
 8004184:	d00b      	beq.n	800419e <TIM_Base_SetConfig+0x52>
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800418c:	d007      	beq.n	800419e <TIM_Base_SetConfig+0x52>
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	4a1d      	ldr	r2, [pc, #116]	; (8004208 <TIM_Base_SetConfig+0xbc>)
 8004192:	4293      	cmp	r3, r2
 8004194:	d003      	beq.n	800419e <TIM_Base_SetConfig+0x52>
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	4a1c      	ldr	r2, [pc, #112]	; (800420c <TIM_Base_SetConfig+0xc0>)
 800419a:	4293      	cmp	r3, r2
 800419c:	d108      	bne.n	80041b0 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80041a4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80041a6:	683b      	ldr	r3, [r7, #0]
 80041a8:	68db      	ldr	r3, [r3, #12]
 80041aa:	68fa      	ldr	r2, [r7, #12]
 80041ac:	4313      	orrs	r3, r2
 80041ae:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80041b6:	683b      	ldr	r3, [r7, #0]
 80041b8:	695b      	ldr	r3, [r3, #20]
 80041ba:	4313      	orrs	r3, r2
 80041bc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	68fa      	ldr	r2, [r7, #12]
 80041c2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80041c4:	683b      	ldr	r3, [r7, #0]
 80041c6:	689a      	ldr	r2, [r3, #8]
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80041cc:	683b      	ldr	r3, [r7, #0]
 80041ce:	681a      	ldr	r2, [r3, #0]
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	4a0b      	ldr	r2, [pc, #44]	; (8004204 <TIM_Base_SetConfig+0xb8>)
 80041d8:	4293      	cmp	r3, r2
 80041da:	d007      	beq.n	80041ec <TIM_Base_SetConfig+0xa0>
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	4a0a      	ldr	r2, [pc, #40]	; (8004208 <TIM_Base_SetConfig+0xbc>)
 80041e0:	4293      	cmp	r3, r2
 80041e2:	d003      	beq.n	80041ec <TIM_Base_SetConfig+0xa0>
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	4a09      	ldr	r2, [pc, #36]	; (800420c <TIM_Base_SetConfig+0xc0>)
 80041e8:	4293      	cmp	r3, r2
 80041ea:	d103      	bne.n	80041f4 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80041ec:	683b      	ldr	r3, [r7, #0]
 80041ee:	691a      	ldr	r2, [r3, #16]
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	2201      	movs	r2, #1
 80041f8:	615a      	str	r2, [r3, #20]
}
 80041fa:	bf00      	nop
 80041fc:	3714      	adds	r7, #20
 80041fe:	46bd      	mov	sp, r7
 8004200:	bc80      	pop	{r7}
 8004202:	4770      	bx	lr
 8004204:	40012c00 	.word	0x40012c00
 8004208:	40014400 	.word	0x40014400
 800420c:	40014800 	.word	0x40014800

08004210 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004210:	b480      	push	{r7}
 8004212:	b083      	sub	sp, #12
 8004214:	af00      	add	r7, sp, #0
 8004216:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004218:	bf00      	nop
 800421a:	370c      	adds	r7, #12
 800421c:	46bd      	mov	sp, r7
 800421e:	bc80      	pop	{r7}
 8004220:	4770      	bx	lr

08004222 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004222:	b480      	push	{r7}
 8004224:	b083      	sub	sp, #12
 8004226:	af00      	add	r7, sp, #0
 8004228:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800422a:	bf00      	nop
 800422c:	370c      	adds	r7, #12
 800422e:	46bd      	mov	sp, r7
 8004230:	bc80      	pop	{r7}
 8004232:	4770      	bx	lr

08004234 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004234:	b480      	push	{r7}
 8004236:	b083      	sub	sp, #12
 8004238:	af00      	add	r7, sp, #0
 800423a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800423c:	bf00      	nop
 800423e:	370c      	adds	r7, #12
 8004240:	46bd      	mov	sp, r7
 8004242:	bc80      	pop	{r7}
 8004244:	4770      	bx	lr

08004246 <LL_RCC_GetUSARTClockSource>:
{
 8004246:	b480      	push	{r7}
 8004248:	b083      	sub	sp, #12
 800424a:	af00      	add	r7, sp, #0
 800424c:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16));
 800424e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004252:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	401a      	ands	r2, r3
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	041b      	lsls	r3, r3, #16
 800425e:	4313      	orrs	r3, r2
}
 8004260:	4618      	mov	r0, r3
 8004262:	370c      	adds	r7, #12
 8004264:	46bd      	mov	sp, r7
 8004266:	bc80      	pop	{r7}
 8004268:	4770      	bx	lr

0800426a <LL_RCC_GetLPUARTClockSource>:
{
 800426a:	b480      	push	{r7}
 800426c:	b083      	sub	sp, #12
 800426e:	af00      	add	r7, sp, #0
 8004270:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 8004272:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004276:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	4013      	ands	r3, r2
}
 800427e:	4618      	mov	r0, r3
 8004280:	370c      	adds	r7, #12
 8004282:	46bd      	mov	sp, r7
 8004284:	bc80      	pop	{r7}
 8004286:	4770      	bx	lr

08004288 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004288:	b580      	push	{r7, lr}
 800428a:	b082      	sub	sp, #8
 800428c:	af00      	add	r7, sp, #0
 800428e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	2b00      	cmp	r3, #0
 8004294:	d101      	bne.n	800429a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004296:	2301      	movs	r3, #1
 8004298:	e042      	b.n	8004320 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d106      	bne.n	80042b2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	2200      	movs	r2, #0
 80042a8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80042ac:	6878      	ldr	r0, [r7, #4]
 80042ae:	f7fd f99d 	bl	80015ec <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	2224      	movs	r2, #36	; 0x24
 80042b6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	681a      	ldr	r2, [r3, #0]
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	f022 0201 	bic.w	r2, r2, #1
 80042c8:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80042ca:	6878      	ldr	r0, [r7, #4]
 80042cc:	f000 fb28 	bl	8004920 <UART_SetConfig>
 80042d0:	4603      	mov	r3, r0
 80042d2:	2b01      	cmp	r3, #1
 80042d4:	d101      	bne.n	80042da <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80042d6:	2301      	movs	r3, #1
 80042d8:	e022      	b.n	8004320 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d002      	beq.n	80042e8 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 80042e2:	6878      	ldr	r0, [r7, #4]
 80042e4:	f000 fd6c 	bl	8004dc0 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	685a      	ldr	r2, [r3, #4]
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80042f6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	689a      	ldr	r2, [r3, #8]
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004306:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	681a      	ldr	r2, [r3, #0]
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	f042 0201 	orr.w	r2, r2, #1
 8004316:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004318:	6878      	ldr	r0, [r7, #4]
 800431a:	f000 fdf2 	bl	8004f02 <UART_CheckIdleState>
 800431e:	4603      	mov	r3, r0
}
 8004320:	4618      	mov	r0, r3
 8004322:	3708      	adds	r7, #8
 8004324:	46bd      	mov	sp, r7
 8004326:	bd80      	pop	{r7, pc}

08004328 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004328:	b480      	push	{r7}
 800432a:	b085      	sub	sp, #20
 800432c:	af00      	add	r7, sp, #0
 800432e:	60f8      	str	r0, [r7, #12]
 8004330:	60b9      	str	r1, [r7, #8]
 8004332:	4613      	mov	r3, r2
 8004334:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800433c:	2b20      	cmp	r3, #32
 800433e:	d168      	bne.n	8004412 <HAL_UART_Transmit_IT+0xea>
  {
    if ((pData == NULL) || (Size == 0U))
 8004340:	68bb      	ldr	r3, [r7, #8]
 8004342:	2b00      	cmp	r3, #0
 8004344:	d002      	beq.n	800434c <HAL_UART_Transmit_IT+0x24>
 8004346:	88fb      	ldrh	r3, [r7, #6]
 8004348:	2b00      	cmp	r3, #0
 800434a:	d101      	bne.n	8004350 <HAL_UART_Transmit_IT+0x28>
    {
      return HAL_ERROR;
 800434c:	2301      	movs	r3, #1
 800434e:	e061      	b.n	8004414 <HAL_UART_Transmit_IT+0xec>
        return  HAL_ERROR;
      }
    }

#endif /* CORE_CM0PLUS */
    __HAL_LOCK(huart);
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8004356:	2b01      	cmp	r3, #1
 8004358:	d101      	bne.n	800435e <HAL_UART_Transmit_IT+0x36>
 800435a:	2302      	movs	r3, #2
 800435c:	e05a      	b.n	8004414 <HAL_UART_Transmit_IT+0xec>
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	2201      	movs	r2, #1
 8004362:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->pTxBuffPtr  = pData;
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	68ba      	ldr	r2, [r7, #8]
 800436a:	651a      	str	r2, [r3, #80]	; 0x50
    huart->TxXferSize  = Size;
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	88fa      	ldrh	r2, [r7, #6]
 8004370:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	88fa      	ldrh	r2, [r7, #6]
 8004378:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    huart->TxISR       = NULL;
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	2200      	movs	r2, #0
 8004380:	675a      	str	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	2200      	movs	r2, #0
 8004386:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	2221      	movs	r2, #33	; 0x21
 800438e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Configure Tx interrupt processing */
    if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004396:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800439a:	d11c      	bne.n	80043d6 <HAL_UART_Transmit_IT+0xae>
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	689b      	ldr	r3, [r3, #8]
 80043a0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80043a4:	d107      	bne.n	80043b6 <HAL_UART_Transmit_IT+0x8e>
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	691b      	ldr	r3, [r3, #16]
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d103      	bne.n	80043b6 <HAL_UART_Transmit_IT+0x8e>
      {
        huart->TxISR = UART_TxISR_16BIT_FIFOEN;
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	4a1b      	ldr	r2, [pc, #108]	; (8004420 <HAL_UART_Transmit_IT+0xf8>)
 80043b2:	675a      	str	r2, [r3, #116]	; 0x74
 80043b4:	e002      	b.n	80043bc <HAL_UART_Transmit_IT+0x94>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT_FIFOEN;
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	4a1a      	ldr	r2, [pc, #104]	; (8004424 <HAL_UART_Transmit_IT+0xfc>)
 80043ba:	675a      	str	r2, [r3, #116]	; 0x74
      }

      __HAL_UNLOCK(huart);
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	2200      	movs	r2, #0
 80043c0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

      /* Enable the TX FIFO threshold interrupt */
      SET_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	689a      	ldr	r2, [r3, #8]
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80043d2:	609a      	str	r2, [r3, #8]
 80043d4:	e01b      	b.n	800440e <HAL_UART_Transmit_IT+0xe6>
    }
    else
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	689b      	ldr	r3, [r3, #8]
 80043da:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80043de:	d107      	bne.n	80043f0 <HAL_UART_Transmit_IT+0xc8>
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	691b      	ldr	r3, [r3, #16]
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d103      	bne.n	80043f0 <HAL_UART_Transmit_IT+0xc8>
      {
        huart->TxISR = UART_TxISR_16BIT;
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	4a0f      	ldr	r2, [pc, #60]	; (8004428 <HAL_UART_Transmit_IT+0x100>)
 80043ec:	675a      	str	r2, [r3, #116]	; 0x74
 80043ee:	e002      	b.n	80043f6 <HAL_UART_Transmit_IT+0xce>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT;
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	4a0e      	ldr	r2, [pc, #56]	; (800442c <HAL_UART_Transmit_IT+0x104>)
 80043f4:	675a      	str	r2, [r3, #116]	; 0x74
      }

      __HAL_UNLOCK(huart);
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	2200      	movs	r2, #0
 80043fa:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

      /* Enable the Transmit Data Register Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	681a      	ldr	r2, [r3, #0]
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800440c:	601a      	str	r2, [r3, #0]
    }

    return HAL_OK;
 800440e:	2300      	movs	r3, #0
 8004410:	e000      	b.n	8004414 <HAL_UART_Transmit_IT+0xec>
  }
  else
  {
    return HAL_BUSY;
 8004412:	2302      	movs	r3, #2
  }
}
 8004414:	4618      	mov	r0, r3
 8004416:	3714      	adds	r7, #20
 8004418:	46bd      	mov	sp, r7
 800441a:	bc80      	pop	{r7}
 800441c:	4770      	bx	lr
 800441e:	bf00      	nop
 8004420:	08005425 	.word	0x08005425
 8004424:	0800538d 	.word	0x0800538d
 8004428:	08005311 	.word	0x08005311
 800442c:	0800529f 	.word	0x0800529f

08004430 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004430:	b580      	push	{r7, lr}
 8004432:	b084      	sub	sp, #16
 8004434:	af00      	add	r7, sp, #0
 8004436:	60f8      	str	r0, [r7, #12]
 8004438:	60b9      	str	r1, [r7, #8]
 800443a:	4613      	mov	r3, r2
 800443c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004444:	2b20      	cmp	r3, #32
 8004446:	d11d      	bne.n	8004484 <HAL_UART_Receive_IT+0x54>
  {
    if ((pData == NULL) || (Size == 0U))
 8004448:	68bb      	ldr	r3, [r7, #8]
 800444a:	2b00      	cmp	r3, #0
 800444c:	d002      	beq.n	8004454 <HAL_UART_Receive_IT+0x24>
 800444e:	88fb      	ldrh	r3, [r7, #6]
 8004450:	2b00      	cmp	r3, #0
 8004452:	d101      	bne.n	8004458 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8004454:	2301      	movs	r3, #1
 8004456:	e016      	b.n	8004486 <HAL_UART_Receive_IT+0x56>
        return  HAL_ERROR;
      }
    }

#endif /* CORE_CM0PLUS */
    __HAL_LOCK(huart);
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800445e:	2b01      	cmp	r3, #1
 8004460:	d101      	bne.n	8004466 <HAL_UART_Receive_IT+0x36>
 8004462:	2302      	movs	r3, #2
 8004464:	e00f      	b.n	8004486 <HAL_UART_Receive_IT+0x56>
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	2201      	movs	r2, #1
 800446a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	2200      	movs	r2, #0
 8004472:	66da      	str	r2, [r3, #108]	; 0x6c

    return(UART_Start_Receive_IT(huart, pData, Size));
 8004474:	88fb      	ldrh	r3, [r7, #6]
 8004476:	461a      	mov	r2, r3
 8004478:	68b9      	ldr	r1, [r7, #8]
 800447a:	68f8      	ldr	r0, [r7, #12]
 800447c:	f000 fe0c 	bl	8005098 <UART_Start_Receive_IT>
 8004480:	4603      	mov	r3, r0
 8004482:	e000      	b.n	8004486 <HAL_UART_Receive_IT+0x56>
  }
  else
  {
    return HAL_BUSY;
 8004484:	2302      	movs	r3, #2
  }
}
 8004486:	4618      	mov	r0, r3
 8004488:	3710      	adds	r7, #16
 800448a:	46bd      	mov	sp, r7
 800448c:	bd80      	pop	{r7, pc}
	...

08004490 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004490:	b580      	push	{r7, lr}
 8004492:	b088      	sub	sp, #32
 8004494:	af00      	add	r7, sp, #0
 8004496:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	69db      	ldr	r3, [r3, #28]
 800449e:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	689b      	ldr	r3, [r3, #8]
 80044ae:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80044b0:	69fa      	ldr	r2, [r7, #28]
 80044b2:	f640 030f 	movw	r3, #2063	; 0x80f
 80044b6:	4013      	ands	r3, r2
 80044b8:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 80044ba:	693b      	ldr	r3, [r7, #16]
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d118      	bne.n	80044f2 <HAL_UART_IRQHandler+0x62>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80044c0:	69fb      	ldr	r3, [r7, #28]
 80044c2:	f003 0320 	and.w	r3, r3, #32
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d013      	beq.n	80044f2 <HAL_UART_IRQHandler+0x62>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80044ca:	69bb      	ldr	r3, [r7, #24]
 80044cc:	f003 0320 	and.w	r3, r3, #32
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d104      	bne.n	80044de <HAL_UART_IRQHandler+0x4e>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80044d4:	697b      	ldr	r3, [r7, #20]
 80044d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d009      	beq.n	80044f2 <HAL_UART_IRQHandler+0x62>
    {
      if (huart->RxISR != NULL)
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	f000 81fb 	beq.w	80048de <HAL_UART_IRQHandler+0x44e>
      {
        huart->RxISR(huart);
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80044ec:	6878      	ldr	r0, [r7, #4]
 80044ee:	4798      	blx	r3
      }
      return;
 80044f0:	e1f5      	b.n	80048de <HAL_UART_IRQHandler+0x44e>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80044f2:	693b      	ldr	r3, [r7, #16]
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	f000 80ef 	beq.w	80046d8 <HAL_UART_IRQHandler+0x248>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80044fa:	697a      	ldr	r2, [r7, #20]
 80044fc:	4b73      	ldr	r3, [pc, #460]	; (80046cc <HAL_UART_IRQHandler+0x23c>)
 80044fe:	4013      	ands	r3, r2
 8004500:	2b00      	cmp	r3, #0
 8004502:	d105      	bne.n	8004510 <HAL_UART_IRQHandler+0x80>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8004504:	69ba      	ldr	r2, [r7, #24]
 8004506:	4b72      	ldr	r3, [pc, #456]	; (80046d0 <HAL_UART_IRQHandler+0x240>)
 8004508:	4013      	ands	r3, r2
 800450a:	2b00      	cmp	r3, #0
 800450c:	f000 80e4 	beq.w	80046d8 <HAL_UART_IRQHandler+0x248>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8004510:	69fb      	ldr	r3, [r7, #28]
 8004512:	f003 0301 	and.w	r3, r3, #1
 8004516:	2b00      	cmp	r3, #0
 8004518:	d010      	beq.n	800453c <HAL_UART_IRQHandler+0xac>
 800451a:	69bb      	ldr	r3, [r7, #24]
 800451c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004520:	2b00      	cmp	r3, #0
 8004522:	d00b      	beq.n	800453c <HAL_UART_IRQHandler+0xac>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	2201      	movs	r2, #1
 800452a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004532:	f043 0201 	orr.w	r2, r3, #1
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800453c:	69fb      	ldr	r3, [r7, #28]
 800453e:	f003 0302 	and.w	r3, r3, #2
 8004542:	2b00      	cmp	r3, #0
 8004544:	d010      	beq.n	8004568 <HAL_UART_IRQHandler+0xd8>
 8004546:	697b      	ldr	r3, [r7, #20]
 8004548:	f003 0301 	and.w	r3, r3, #1
 800454c:	2b00      	cmp	r3, #0
 800454e:	d00b      	beq.n	8004568 <HAL_UART_IRQHandler+0xd8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	2202      	movs	r2, #2
 8004556:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800455e:	f043 0204 	orr.w	r2, r3, #4
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004568:	69fb      	ldr	r3, [r7, #28]
 800456a:	f003 0304 	and.w	r3, r3, #4
 800456e:	2b00      	cmp	r3, #0
 8004570:	d010      	beq.n	8004594 <HAL_UART_IRQHandler+0x104>
 8004572:	697b      	ldr	r3, [r7, #20]
 8004574:	f003 0301 	and.w	r3, r3, #1
 8004578:	2b00      	cmp	r3, #0
 800457a:	d00b      	beq.n	8004594 <HAL_UART_IRQHandler+0x104>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	2204      	movs	r2, #4
 8004582:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800458a:	f043 0202 	orr.w	r2, r3, #2
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8004594:	69fb      	ldr	r3, [r7, #28]
 8004596:	f003 0308 	and.w	r3, r3, #8
 800459a:	2b00      	cmp	r3, #0
 800459c:	d015      	beq.n	80045ca <HAL_UART_IRQHandler+0x13a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800459e:	69bb      	ldr	r3, [r7, #24]
 80045a0:	f003 0320 	and.w	r3, r3, #32
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d104      	bne.n	80045b2 <HAL_UART_IRQHandler+0x122>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 80045a8:	697a      	ldr	r2, [r7, #20]
 80045aa:	4b48      	ldr	r3, [pc, #288]	; (80046cc <HAL_UART_IRQHandler+0x23c>)
 80045ac:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d00b      	beq.n	80045ca <HAL_UART_IRQHandler+0x13a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	2208      	movs	r2, #8
 80045b8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80045c0:	f043 0208 	orr.w	r2, r3, #8
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80045ca:	69fb      	ldr	r3, [r7, #28]
 80045cc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d011      	beq.n	80045f8 <HAL_UART_IRQHandler+0x168>
 80045d4:	69bb      	ldr	r3, [r7, #24]
 80045d6:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d00c      	beq.n	80045f8 <HAL_UART_IRQHandler+0x168>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80045e6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80045ee:	f043 0220 	orr.w	r2, r3, #32
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80045fe:	2b00      	cmp	r3, #0
 8004600:	f000 816f 	beq.w	80048e2 <HAL_UART_IRQHandler+0x452>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8004604:	69fb      	ldr	r3, [r7, #28]
 8004606:	f003 0320 	and.w	r3, r3, #32
 800460a:	2b00      	cmp	r3, #0
 800460c:	d011      	beq.n	8004632 <HAL_UART_IRQHandler+0x1a2>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800460e:	69bb      	ldr	r3, [r7, #24]
 8004610:	f003 0320 	and.w	r3, r3, #32
 8004614:	2b00      	cmp	r3, #0
 8004616:	d104      	bne.n	8004622 <HAL_UART_IRQHandler+0x192>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8004618:	697b      	ldr	r3, [r7, #20]
 800461a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800461e:	2b00      	cmp	r3, #0
 8004620:	d007      	beq.n	8004632 <HAL_UART_IRQHandler+0x1a2>
      {
        if (huart->RxISR != NULL)
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004626:	2b00      	cmp	r3, #0
 8004628:	d003      	beq.n	8004632 <HAL_UART_IRQHandler+0x1a2>
        {
          huart->RxISR(huart);
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800462e:	6878      	ldr	r0, [r7, #4]
 8004630:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004638:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	689b      	ldr	r3, [r3, #8]
 8004640:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004644:	2b40      	cmp	r3, #64	; 0x40
 8004646:	d004      	beq.n	8004652 <HAL_UART_IRQHandler+0x1c2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800464e:	2b00      	cmp	r3, #0
 8004650:	d031      	beq.n	80046b6 <HAL_UART_IRQHandler+0x226>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004652:	6878      	ldr	r0, [r7, #4]
 8004654:	f000 fddc 	bl	8005210 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	689b      	ldr	r3, [r3, #8]
 800465e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004662:	2b40      	cmp	r3, #64	; 0x40
 8004664:	d123      	bne.n	80046ae <HAL_UART_IRQHandler+0x21e>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	689a      	ldr	r2, [r3, #8]
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004674:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800467a:	2b00      	cmp	r3, #0
 800467c:	d013      	beq.n	80046a6 <HAL_UART_IRQHandler+0x216>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004682:	4a14      	ldr	r2, [pc, #80]	; (80046d4 <HAL_UART_IRQHandler+0x244>)
 8004684:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800468a:	4618      	mov	r0, r3
 800468c:	f7fd f9c1 	bl	8001a12 <HAL_DMA_Abort_IT>
 8004690:	4603      	mov	r3, r0
 8004692:	2b00      	cmp	r3, #0
 8004694:	d017      	beq.n	80046c6 <HAL_UART_IRQHandler+0x236>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800469a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800469c:	687a      	ldr	r2, [r7, #4]
 800469e:	6fd2      	ldr	r2, [r2, #124]	; 0x7c
 80046a0:	4610      	mov	r0, r2
 80046a2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80046a4:	e00f      	b.n	80046c6 <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80046a6:	6878      	ldr	r0, [r7, #4]
 80046a8:	f000 f926 	bl	80048f8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80046ac:	e00b      	b.n	80046c6 <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80046ae:	6878      	ldr	r0, [r7, #4]
 80046b0:	f000 f922 	bl	80048f8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80046b4:	e007      	b.n	80046c6 <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80046b6:	6878      	ldr	r0, [r7, #4]
 80046b8:	f000 f91e 	bl	80048f8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	2200      	movs	r2, #0
 80046c0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      }
    }
    return;
 80046c4:	e10d      	b.n	80048e2 <HAL_UART_IRQHandler+0x452>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80046c6:	bf00      	nop
    return;
 80046c8:	e10b      	b.n	80048e2 <HAL_UART_IRQHandler+0x452>
 80046ca:	bf00      	nop
 80046cc:	10000001 	.word	0x10000001
 80046d0:	04000120 	.word	0x04000120
 80046d4:	08005273 	.word	0x08005273

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80046dc:	2b01      	cmp	r3, #1
 80046de:	f040 80ab 	bne.w	8004838 <HAL_UART_IRQHandler+0x3a8>
      &&((isrflags & USART_ISR_IDLE) != 0U)
 80046e2:	69fb      	ldr	r3, [r7, #28]
 80046e4:	f003 0310 	and.w	r3, r3, #16
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	f000 80a5 	beq.w	8004838 <HAL_UART_IRQHandler+0x3a8>
      &&((cr1its & USART_ISR_IDLE) != 0U))
 80046ee:	69bb      	ldr	r3, [r7, #24]
 80046f0:	f003 0310 	and.w	r3, r3, #16
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	f000 809f 	beq.w	8004838 <HAL_UART_IRQHandler+0x3a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	2210      	movs	r2, #16
 8004700:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	689b      	ldr	r3, [r3, #8]
 8004708:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800470c:	2b40      	cmp	r3, #64	; 0x40
 800470e:	d155      	bne.n	80047bc <HAL_UART_IRQHandler+0x32c>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	685b      	ldr	r3, [r3, #4]
 8004718:	813b      	strh	r3, [r7, #8]
      if (  (nb_remaining_rx_data > 0U)
 800471a:	893b      	ldrh	r3, [r7, #8]
 800471c:	2b00      	cmp	r3, #0
 800471e:	f000 80e2 	beq.w	80048e6 <HAL_UART_IRQHandler+0x456>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8004728:	893a      	ldrh	r2, [r7, #8]
 800472a:	429a      	cmp	r2, r3
 800472c:	f080 80db 	bcs.w	80048e6 <HAL_UART_IRQHandler+0x456>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	893a      	ldrh	r2, [r7, #8]
 8004734:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	f003 0320 	and.w	r3, r3, #32
 8004744:	2b00      	cmp	r3, #0
 8004746:	d12b      	bne.n	80047a0 <HAL_UART_IRQHandler+0x310>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	681a      	ldr	r2, [r3, #0]
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004756:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	689a      	ldr	r2, [r3, #8]
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	f022 0201 	bic.w	r2, r2, #1
 8004766:	609a      	str	r2, [r3, #8]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	689a      	ldr	r2, [r3, #8]
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004776:	609a      	str	r2, [r3, #8]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	2220      	movs	r2, #32
 800477c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	2200      	movs	r2, #0
 8004784:	66da      	str	r2, [r3, #108]	; 0x6c

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	681a      	ldr	r2, [r3, #0]
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	f022 0210 	bic.w	r2, r2, #16
 8004794:	601a      	str	r2, [r3, #0]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800479a:	4618      	mov	r0, r3
 800479c:	f7fd f8db 	bl	8001956 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80047ac:	b29b      	uxth	r3, r3
 80047ae:	1ad3      	subs	r3, r2, r3
 80047b0:	b29b      	uxth	r3, r3
 80047b2:	4619      	mov	r1, r3
 80047b4:	6878      	ldr	r0, [r7, #4]
 80047b6:	f000 f8a8 	bl	800490a <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 80047ba:	e094      	b.n	80048e6 <HAL_UART_IRQHandler+0x456>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80047c8:	b29b      	uxth	r3, r3
 80047ca:	1ad3      	subs	r3, r2, r3
 80047cc:	817b      	strh	r3, [r7, #10]
      if (  (huart->RxXferCount > 0U)
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80047d4:	b29b      	uxth	r3, r3
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	f000 8087 	beq.w	80048ea <HAL_UART_IRQHandler+0x45a>
          &&(nb_rx_data > 0U) )
 80047dc:	897b      	ldrh	r3, [r7, #10]
 80047de:	2b00      	cmp	r3, #0
 80047e0:	f000 8083 	beq.w	80048ea <HAL_UART_IRQHandler+0x45a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	681a      	ldr	r2, [r3, #0]
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80047f2:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	689b      	ldr	r3, [r3, #8]
 80047fa:	687a      	ldr	r2, [r7, #4]
 80047fc:	6812      	ldr	r2, [r2, #0]
 80047fe:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004802:	f023 0301 	bic.w	r3, r3, #1
 8004806:	6093      	str	r3, [r2, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	2220      	movs	r2, #32
 800480c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	2200      	movs	r2, #0
 8004814:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	2200      	movs	r2, #0
 800481a:	671a      	str	r2, [r3, #112]	; 0x70

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	681a      	ldr	r2, [r3, #0]
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	f022 0210 	bic.w	r2, r2, #16
 800482a:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800482c:	897b      	ldrh	r3, [r7, #10]
 800482e:	4619      	mov	r1, r3
 8004830:	6878      	ldr	r0, [r7, #4]
 8004832:	f000 f86a 	bl	800490a <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8004836:	e058      	b.n	80048ea <HAL_UART_IRQHandler+0x45a>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8004838:	69fb      	ldr	r3, [r7, #28]
 800483a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800483e:	2b00      	cmp	r3, #0
 8004840:	d00d      	beq.n	800485e <HAL_UART_IRQHandler+0x3ce>
 8004842:	697b      	ldr	r3, [r7, #20]
 8004844:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004848:	2b00      	cmp	r3, #0
 800484a:	d008      	beq.n	800485e <HAL_UART_IRQHandler+0x3ce>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8004854:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8004856:	6878      	ldr	r0, [r7, #4]
 8004858:	f001 f92c 	bl	8005ab4 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800485c:	e048      	b.n	80048f0 <HAL_UART_IRQHandler+0x460>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800485e:	69fb      	ldr	r3, [r7, #28]
 8004860:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004864:	2b00      	cmp	r3, #0
 8004866:	d012      	beq.n	800488e <HAL_UART_IRQHandler+0x3fe>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8004868:	69bb      	ldr	r3, [r7, #24]
 800486a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800486e:	2b00      	cmp	r3, #0
 8004870:	d104      	bne.n	800487c <HAL_UART_IRQHandler+0x3ec>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8004872:	697b      	ldr	r3, [r7, #20]
 8004874:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004878:	2b00      	cmp	r3, #0
 800487a:	d008      	beq.n	800488e <HAL_UART_IRQHandler+0x3fe>
  {
    if (huart->TxISR != NULL)
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004880:	2b00      	cmp	r3, #0
 8004882:	d034      	beq.n	80048ee <HAL_UART_IRQHandler+0x45e>
    {
      huart->TxISR(huart);
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004888:	6878      	ldr	r0, [r7, #4]
 800488a:	4798      	blx	r3
    }
    return;
 800488c:	e02f      	b.n	80048ee <HAL_UART_IRQHandler+0x45e>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800488e:	69fb      	ldr	r3, [r7, #28]
 8004890:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004894:	2b00      	cmp	r3, #0
 8004896:	d008      	beq.n	80048aa <HAL_UART_IRQHandler+0x41a>
 8004898:	69bb      	ldr	r3, [r7, #24]
 800489a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d003      	beq.n	80048aa <HAL_UART_IRQHandler+0x41a>
  {
    UART_EndTransmit_IT(huart);
 80048a2:	6878      	ldr	r0, [r7, #4]
 80048a4:	f000 fe0f 	bl	80054c6 <UART_EndTransmit_IT>
    return;
 80048a8:	e022      	b.n	80048f0 <HAL_UART_IRQHandler+0x460>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 80048aa:	69fb      	ldr	r3, [r7, #28]
 80048ac:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d008      	beq.n	80048c6 <HAL_UART_IRQHandler+0x436>
 80048b4:	69bb      	ldr	r3, [r7, #24]
 80048b6:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d003      	beq.n	80048c6 <HAL_UART_IRQHandler+0x436>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 80048be:	6878      	ldr	r0, [r7, #4]
 80048c0:	f001 f90a 	bl	8005ad8 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80048c4:	e014      	b.n	80048f0 <HAL_UART_IRQHandler+0x460>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80048c6:	69fb      	ldr	r3, [r7, #28]
 80048c8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d00f      	beq.n	80048f0 <HAL_UART_IRQHandler+0x460>
 80048d0:	69bb      	ldr	r3, [r7, #24]
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	da0c      	bge.n	80048f0 <HAL_UART_IRQHandler+0x460>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 80048d6:	6878      	ldr	r0, [r7, #4]
 80048d8:	f001 f8f5 	bl	8005ac6 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80048dc:	e008      	b.n	80048f0 <HAL_UART_IRQHandler+0x460>
      return;
 80048de:	bf00      	nop
 80048e0:	e006      	b.n	80048f0 <HAL_UART_IRQHandler+0x460>
    return;
 80048e2:	bf00      	nop
 80048e4:	e004      	b.n	80048f0 <HAL_UART_IRQHandler+0x460>
      return;
 80048e6:	bf00      	nop
 80048e8:	e002      	b.n	80048f0 <HAL_UART_IRQHandler+0x460>
      return;
 80048ea:	bf00      	nop
 80048ec:	e000      	b.n	80048f0 <HAL_UART_IRQHandler+0x460>
    return;
 80048ee:	bf00      	nop
  }
}
 80048f0:	3720      	adds	r7, #32
 80048f2:	46bd      	mov	sp, r7
 80048f4:	bd80      	pop	{r7, pc}
 80048f6:	bf00      	nop

080048f8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80048f8:	b480      	push	{r7}
 80048fa:	b083      	sub	sp, #12
 80048fc:	af00      	add	r7, sp, #0
 80048fe:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8004900:	bf00      	nop
 8004902:	370c      	adds	r7, #12
 8004904:	46bd      	mov	sp, r7
 8004906:	bc80      	pop	{r7}
 8004908:	4770      	bx	lr

0800490a <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800490a:	b480      	push	{r7}
 800490c:	b083      	sub	sp, #12
 800490e:	af00      	add	r7, sp, #0
 8004910:	6078      	str	r0, [r7, #4]
 8004912:	460b      	mov	r3, r1
 8004914:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004916:	bf00      	nop
 8004918:	370c      	adds	r7, #12
 800491a:	46bd      	mov	sp, r7
 800491c:	bc80      	pop	{r7}
 800491e:	4770      	bx	lr

08004920 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004920:	b5b0      	push	{r4, r5, r7, lr}
 8004922:	b088      	sub	sp, #32
 8004924:	af00      	add	r7, sp, #0
 8004926:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004928:	2300      	movs	r3, #0
 800492a:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	689a      	ldr	r2, [r3, #8]
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	691b      	ldr	r3, [r3, #16]
 8004934:	431a      	orrs	r2, r3
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	695b      	ldr	r3, [r3, #20]
 800493a:	431a      	orrs	r2, r3
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	69db      	ldr	r3, [r3, #28]
 8004940:	4313      	orrs	r3, r2
 8004942:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	681a      	ldr	r2, [r3, #0]
 800494a:	4bab      	ldr	r3, [pc, #684]	; (8004bf8 <UART_SetConfig+0x2d8>)
 800494c:	4013      	ands	r3, r2
 800494e:	687a      	ldr	r2, [r7, #4]
 8004950:	6812      	ldr	r2, [r2, #0]
 8004952:	69f9      	ldr	r1, [r7, #28]
 8004954:	430b      	orrs	r3, r1
 8004956:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	685b      	ldr	r3, [r3, #4]
 800495e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	68da      	ldr	r2, [r3, #12]
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	430a      	orrs	r2, r1
 800496c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	699b      	ldr	r3, [r3, #24]
 8004972:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	4aa0      	ldr	r2, [pc, #640]	; (8004bfc <UART_SetConfig+0x2dc>)
 800497a:	4293      	cmp	r3, r2
 800497c:	d004      	beq.n	8004988 <UART_SetConfig+0x68>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	6a1b      	ldr	r3, [r3, #32]
 8004982:	69fa      	ldr	r2, [r7, #28]
 8004984:	4313      	orrs	r3, r2
 8004986:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	689b      	ldr	r3, [r3, #8]
 800498e:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8004992:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8004996:	687a      	ldr	r2, [r7, #4]
 8004998:	6812      	ldr	r2, [r2, #0]
 800499a:	69f9      	ldr	r1, [r7, #28]
 800499c:	430b      	orrs	r3, r1
 800499e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049a6:	f023 010f 	bic.w	r1, r3, #15
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	430a      	orrs	r2, r1
 80049b4:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	4a91      	ldr	r2, [pc, #580]	; (8004c00 <UART_SetConfig+0x2e0>)
 80049bc:	4293      	cmp	r3, r2
 80049be:	d122      	bne.n	8004a06 <UART_SetConfig+0xe6>
 80049c0:	2003      	movs	r0, #3
 80049c2:	f7ff fc40 	bl	8004246 <LL_RCC_GetUSARTClockSource>
 80049c6:	4603      	mov	r3, r0
 80049c8:	f5a3 3340 	sub.w	r3, r3, #196608	; 0x30000
 80049cc:	2b03      	cmp	r3, #3
 80049ce:	d817      	bhi.n	8004a00 <UART_SetConfig+0xe0>
 80049d0:	a201      	add	r2, pc, #4	; (adr r2, 80049d8 <UART_SetConfig+0xb8>)
 80049d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80049d6:	bf00      	nop
 80049d8:	080049e9 	.word	0x080049e9
 80049dc:	080049f5 	.word	0x080049f5
 80049e0:	080049ef 	.word	0x080049ef
 80049e4:	080049fb 	.word	0x080049fb
 80049e8:	2301      	movs	r3, #1
 80049ea:	76fb      	strb	r3, [r7, #27]
 80049ec:	e072      	b.n	8004ad4 <UART_SetConfig+0x1b4>
 80049ee:	2302      	movs	r3, #2
 80049f0:	76fb      	strb	r3, [r7, #27]
 80049f2:	e06f      	b.n	8004ad4 <UART_SetConfig+0x1b4>
 80049f4:	2304      	movs	r3, #4
 80049f6:	76fb      	strb	r3, [r7, #27]
 80049f8:	e06c      	b.n	8004ad4 <UART_SetConfig+0x1b4>
 80049fa:	2308      	movs	r3, #8
 80049fc:	76fb      	strb	r3, [r7, #27]
 80049fe:	e069      	b.n	8004ad4 <UART_SetConfig+0x1b4>
 8004a00:	2310      	movs	r3, #16
 8004a02:	76fb      	strb	r3, [r7, #27]
 8004a04:	e066      	b.n	8004ad4 <UART_SetConfig+0x1b4>
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	4a7e      	ldr	r2, [pc, #504]	; (8004c04 <UART_SetConfig+0x2e4>)
 8004a0c:	4293      	cmp	r3, r2
 8004a0e:	d134      	bne.n	8004a7a <UART_SetConfig+0x15a>
 8004a10:	200c      	movs	r0, #12
 8004a12:	f7ff fc18 	bl	8004246 <LL_RCC_GetUSARTClockSource>
 8004a16:	4603      	mov	r3, r0
 8004a18:	f5a3 2340 	sub.w	r3, r3, #786432	; 0xc0000
 8004a1c:	2b0c      	cmp	r3, #12
 8004a1e:	d829      	bhi.n	8004a74 <UART_SetConfig+0x154>
 8004a20:	a201      	add	r2, pc, #4	; (adr r2, 8004a28 <UART_SetConfig+0x108>)
 8004a22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a26:	bf00      	nop
 8004a28:	08004a5d 	.word	0x08004a5d
 8004a2c:	08004a75 	.word	0x08004a75
 8004a30:	08004a75 	.word	0x08004a75
 8004a34:	08004a75 	.word	0x08004a75
 8004a38:	08004a69 	.word	0x08004a69
 8004a3c:	08004a75 	.word	0x08004a75
 8004a40:	08004a75 	.word	0x08004a75
 8004a44:	08004a75 	.word	0x08004a75
 8004a48:	08004a63 	.word	0x08004a63
 8004a4c:	08004a75 	.word	0x08004a75
 8004a50:	08004a75 	.word	0x08004a75
 8004a54:	08004a75 	.word	0x08004a75
 8004a58:	08004a6f 	.word	0x08004a6f
 8004a5c:	2300      	movs	r3, #0
 8004a5e:	76fb      	strb	r3, [r7, #27]
 8004a60:	e038      	b.n	8004ad4 <UART_SetConfig+0x1b4>
 8004a62:	2302      	movs	r3, #2
 8004a64:	76fb      	strb	r3, [r7, #27]
 8004a66:	e035      	b.n	8004ad4 <UART_SetConfig+0x1b4>
 8004a68:	2304      	movs	r3, #4
 8004a6a:	76fb      	strb	r3, [r7, #27]
 8004a6c:	e032      	b.n	8004ad4 <UART_SetConfig+0x1b4>
 8004a6e:	2308      	movs	r3, #8
 8004a70:	76fb      	strb	r3, [r7, #27]
 8004a72:	e02f      	b.n	8004ad4 <UART_SetConfig+0x1b4>
 8004a74:	2310      	movs	r3, #16
 8004a76:	76fb      	strb	r3, [r7, #27]
 8004a78:	e02c      	b.n	8004ad4 <UART_SetConfig+0x1b4>
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	4a5f      	ldr	r2, [pc, #380]	; (8004bfc <UART_SetConfig+0x2dc>)
 8004a80:	4293      	cmp	r3, r2
 8004a82:	d125      	bne.n	8004ad0 <UART_SetConfig+0x1b0>
 8004a84:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 8004a88:	f7ff fbef 	bl	800426a <LL_RCC_GetLPUARTClockSource>
 8004a8c:	4603      	mov	r3, r0
 8004a8e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004a92:	d017      	beq.n	8004ac4 <UART_SetConfig+0x1a4>
 8004a94:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004a98:	d817      	bhi.n	8004aca <UART_SetConfig+0x1aa>
 8004a9a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004a9e:	d00b      	beq.n	8004ab8 <UART_SetConfig+0x198>
 8004aa0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004aa4:	d811      	bhi.n	8004aca <UART_SetConfig+0x1aa>
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d003      	beq.n	8004ab2 <UART_SetConfig+0x192>
 8004aaa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004aae:	d006      	beq.n	8004abe <UART_SetConfig+0x19e>
 8004ab0:	e00b      	b.n	8004aca <UART_SetConfig+0x1aa>
 8004ab2:	2300      	movs	r3, #0
 8004ab4:	76fb      	strb	r3, [r7, #27]
 8004ab6:	e00d      	b.n	8004ad4 <UART_SetConfig+0x1b4>
 8004ab8:	2302      	movs	r3, #2
 8004aba:	76fb      	strb	r3, [r7, #27]
 8004abc:	e00a      	b.n	8004ad4 <UART_SetConfig+0x1b4>
 8004abe:	2304      	movs	r3, #4
 8004ac0:	76fb      	strb	r3, [r7, #27]
 8004ac2:	e007      	b.n	8004ad4 <UART_SetConfig+0x1b4>
 8004ac4:	2308      	movs	r3, #8
 8004ac6:	76fb      	strb	r3, [r7, #27]
 8004ac8:	e004      	b.n	8004ad4 <UART_SetConfig+0x1b4>
 8004aca:	2310      	movs	r3, #16
 8004acc:	76fb      	strb	r3, [r7, #27]
 8004ace:	e001      	b.n	8004ad4 <UART_SetConfig+0x1b4>
 8004ad0:	2310      	movs	r3, #16
 8004ad2:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	4a48      	ldr	r2, [pc, #288]	; (8004bfc <UART_SetConfig+0x2dc>)
 8004ada:	4293      	cmp	r3, r2
 8004adc:	f040 8098 	bne.w	8004c10 <UART_SetConfig+0x2f0>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004ae0:	7efb      	ldrb	r3, [r7, #27]
 8004ae2:	2b08      	cmp	r3, #8
 8004ae4:	d823      	bhi.n	8004b2e <UART_SetConfig+0x20e>
 8004ae6:	a201      	add	r2, pc, #4	; (adr r2, 8004aec <UART_SetConfig+0x1cc>)
 8004ae8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004aec:	08004b11 	.word	0x08004b11
 8004af0:	08004b2f 	.word	0x08004b2f
 8004af4:	08004b19 	.word	0x08004b19
 8004af8:	08004b2f 	.word	0x08004b2f
 8004afc:	08004b1f 	.word	0x08004b1f
 8004b00:	08004b2f 	.word	0x08004b2f
 8004b04:	08004b2f 	.word	0x08004b2f
 8004b08:	08004b2f 	.word	0x08004b2f
 8004b0c:	08004b27 	.word	0x08004b27
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004b10:	f7fe f9dc 	bl	8002ecc <HAL_RCC_GetPCLK1Freq>
 8004b14:	6178      	str	r0, [r7, #20]
        break;
 8004b16:	e00f      	b.n	8004b38 <UART_SetConfig+0x218>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004b18:	4b3b      	ldr	r3, [pc, #236]	; (8004c08 <UART_SetConfig+0x2e8>)
 8004b1a:	617b      	str	r3, [r7, #20]
        break;
 8004b1c:	e00c      	b.n	8004b38 <UART_SetConfig+0x218>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004b1e:	f7fe f921 	bl	8002d64 <HAL_RCC_GetSysClockFreq>
 8004b22:	6178      	str	r0, [r7, #20]
        break;
 8004b24:	e008      	b.n	8004b38 <UART_SetConfig+0x218>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004b26:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004b2a:	617b      	str	r3, [r7, #20]
        break;
 8004b2c:	e004      	b.n	8004b38 <UART_SetConfig+0x218>
      default:
        pclk = 0U;
 8004b2e:	2300      	movs	r3, #0
 8004b30:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8004b32:	2301      	movs	r3, #1
 8004b34:	76bb      	strb	r3, [r7, #26]
        break;
 8004b36:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004b38:	697b      	ldr	r3, [r7, #20]
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	f000 8128 	beq.w	8004d90 <UART_SetConfig+0x470>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b44:	4a31      	ldr	r2, [pc, #196]	; (8004c0c <UART_SetConfig+0x2ec>)
 8004b46:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004b4a:	461a      	mov	r2, r3
 8004b4c:	697b      	ldr	r3, [r7, #20]
 8004b4e:	fbb3 f3f2 	udiv	r3, r3, r2
 8004b52:	60bb      	str	r3, [r7, #8]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	685a      	ldr	r2, [r3, #4]
 8004b58:	4613      	mov	r3, r2
 8004b5a:	005b      	lsls	r3, r3, #1
 8004b5c:	4413      	add	r3, r2
 8004b5e:	68ba      	ldr	r2, [r7, #8]
 8004b60:	429a      	cmp	r2, r3
 8004b62:	d305      	bcc.n	8004b70 <UART_SetConfig+0x250>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	685b      	ldr	r3, [r3, #4]
 8004b68:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004b6a:	68ba      	ldr	r2, [r7, #8]
 8004b6c:	429a      	cmp	r2, r3
 8004b6e:	d902      	bls.n	8004b76 <UART_SetConfig+0x256>
      {
        ret = HAL_ERROR;
 8004b70:	2301      	movs	r3, #1
 8004b72:	76bb      	strb	r3, [r7, #26]
 8004b74:	e10c      	b.n	8004d90 <UART_SetConfig+0x470>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004b76:	697b      	ldr	r3, [r7, #20]
 8004b78:	4618      	mov	r0, r3
 8004b7a:	f04f 0100 	mov.w	r1, #0
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b82:	4a22      	ldr	r2, [pc, #136]	; (8004c0c <UART_SetConfig+0x2ec>)
 8004b84:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004b88:	b29a      	uxth	r2, r3
 8004b8a:	f04f 0300 	mov.w	r3, #0
 8004b8e:	f7fb ffe3 	bl	8000b58 <__aeabi_uldivmod>
 8004b92:	4602      	mov	r2, r0
 8004b94:	460b      	mov	r3, r1
 8004b96:	4610      	mov	r0, r2
 8004b98:	4619      	mov	r1, r3
 8004b9a:	f04f 0200 	mov.w	r2, #0
 8004b9e:	f04f 0300 	mov.w	r3, #0
 8004ba2:	020b      	lsls	r3, r1, #8
 8004ba4:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8004ba8:	0202      	lsls	r2, r0, #8
 8004baa:	6879      	ldr	r1, [r7, #4]
 8004bac:	6849      	ldr	r1, [r1, #4]
 8004bae:	0849      	lsrs	r1, r1, #1
 8004bb0:	4608      	mov	r0, r1
 8004bb2:	f04f 0100 	mov.w	r1, #0
 8004bb6:	1814      	adds	r4, r2, r0
 8004bb8:	eb43 0501 	adc.w	r5, r3, r1
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	685b      	ldr	r3, [r3, #4]
 8004bc0:	461a      	mov	r2, r3
 8004bc2:	f04f 0300 	mov.w	r3, #0
 8004bc6:	4620      	mov	r0, r4
 8004bc8:	4629      	mov	r1, r5
 8004bca:	f7fb ffc5 	bl	8000b58 <__aeabi_uldivmod>
 8004bce:	4602      	mov	r2, r0
 8004bd0:	460b      	mov	r3, r1
 8004bd2:	4613      	mov	r3, r2
 8004bd4:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004bd6:	693b      	ldr	r3, [r7, #16]
 8004bd8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004bdc:	d308      	bcc.n	8004bf0 <UART_SetConfig+0x2d0>
 8004bde:	693b      	ldr	r3, [r7, #16]
 8004be0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004be4:	d204      	bcs.n	8004bf0 <UART_SetConfig+0x2d0>
        {
          huart->Instance->BRR = usartdiv;
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	693a      	ldr	r2, [r7, #16]
 8004bec:	60da      	str	r2, [r3, #12]
 8004bee:	e0cf      	b.n	8004d90 <UART_SetConfig+0x470>
        }
        else
        {
          ret = HAL_ERROR;
 8004bf0:	2301      	movs	r3, #1
 8004bf2:	76bb      	strb	r3, [r7, #26]
 8004bf4:	e0cc      	b.n	8004d90 <UART_SetConfig+0x470>
 8004bf6:	bf00      	nop
 8004bf8:	cfff69f3 	.word	0xcfff69f3
 8004bfc:	40008000 	.word	0x40008000
 8004c00:	40013800 	.word	0x40013800
 8004c04:	40004400 	.word	0x40004400
 8004c08:	00f42400 	.word	0x00f42400
 8004c0c:	0800fd08 	.word	0x0800fd08
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	69db      	ldr	r3, [r3, #28]
 8004c14:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004c18:	d165      	bne.n	8004ce6 <UART_SetConfig+0x3c6>
  {
    switch (clocksource)
 8004c1a:	7efb      	ldrb	r3, [r7, #27]
 8004c1c:	2b08      	cmp	r3, #8
 8004c1e:	d828      	bhi.n	8004c72 <UART_SetConfig+0x352>
 8004c20:	a201      	add	r2, pc, #4	; (adr r2, 8004c28 <UART_SetConfig+0x308>)
 8004c22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c26:	bf00      	nop
 8004c28:	08004c4d 	.word	0x08004c4d
 8004c2c:	08004c55 	.word	0x08004c55
 8004c30:	08004c5d 	.word	0x08004c5d
 8004c34:	08004c73 	.word	0x08004c73
 8004c38:	08004c63 	.word	0x08004c63
 8004c3c:	08004c73 	.word	0x08004c73
 8004c40:	08004c73 	.word	0x08004c73
 8004c44:	08004c73 	.word	0x08004c73
 8004c48:	08004c6b 	.word	0x08004c6b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004c4c:	f7fe f93e 	bl	8002ecc <HAL_RCC_GetPCLK1Freq>
 8004c50:	6178      	str	r0, [r7, #20]
        break;
 8004c52:	e013      	b.n	8004c7c <UART_SetConfig+0x35c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004c54:	f7fe f94c 	bl	8002ef0 <HAL_RCC_GetPCLK2Freq>
 8004c58:	6178      	str	r0, [r7, #20]
        break;
 8004c5a:	e00f      	b.n	8004c7c <UART_SetConfig+0x35c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004c5c:	4b56      	ldr	r3, [pc, #344]	; (8004db8 <UART_SetConfig+0x498>)
 8004c5e:	617b      	str	r3, [r7, #20]
        break;
 8004c60:	e00c      	b.n	8004c7c <UART_SetConfig+0x35c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004c62:	f7fe f87f 	bl	8002d64 <HAL_RCC_GetSysClockFreq>
 8004c66:	6178      	str	r0, [r7, #20]
        break;
 8004c68:	e008      	b.n	8004c7c <UART_SetConfig+0x35c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004c6a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004c6e:	617b      	str	r3, [r7, #20]
        break;
 8004c70:	e004      	b.n	8004c7c <UART_SetConfig+0x35c>
      default:
        pclk = 0U;
 8004c72:	2300      	movs	r3, #0
 8004c74:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8004c76:	2301      	movs	r3, #1
 8004c78:	76bb      	strb	r3, [r7, #26]
        break;
 8004c7a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004c7c:	697b      	ldr	r3, [r7, #20]
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	f000 8086 	beq.w	8004d90 <UART_SetConfig+0x470>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c88:	4a4c      	ldr	r2, [pc, #304]	; (8004dbc <UART_SetConfig+0x49c>)
 8004c8a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004c8e:	461a      	mov	r2, r3
 8004c90:	697b      	ldr	r3, [r7, #20]
 8004c92:	fbb3 f3f2 	udiv	r3, r3, r2
 8004c96:	005a      	lsls	r2, r3, #1
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	685b      	ldr	r3, [r3, #4]
 8004c9c:	085b      	lsrs	r3, r3, #1
 8004c9e:	441a      	add	r2, r3
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	685b      	ldr	r3, [r3, #4]
 8004ca4:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ca8:	b29b      	uxth	r3, r3
 8004caa:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004cac:	693b      	ldr	r3, [r7, #16]
 8004cae:	2b0f      	cmp	r3, #15
 8004cb0:	d916      	bls.n	8004ce0 <UART_SetConfig+0x3c0>
 8004cb2:	693b      	ldr	r3, [r7, #16]
 8004cb4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004cb8:	d212      	bcs.n	8004ce0 <UART_SetConfig+0x3c0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004cba:	693b      	ldr	r3, [r7, #16]
 8004cbc:	b29b      	uxth	r3, r3
 8004cbe:	f023 030f 	bic.w	r3, r3, #15
 8004cc2:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004cc4:	693b      	ldr	r3, [r7, #16]
 8004cc6:	085b      	lsrs	r3, r3, #1
 8004cc8:	b29b      	uxth	r3, r3
 8004cca:	f003 0307 	and.w	r3, r3, #7
 8004cce:	b29a      	uxth	r2, r3
 8004cd0:	89fb      	ldrh	r3, [r7, #14]
 8004cd2:	4313      	orrs	r3, r2
 8004cd4:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	89fa      	ldrh	r2, [r7, #14]
 8004cdc:	60da      	str	r2, [r3, #12]
 8004cde:	e057      	b.n	8004d90 <UART_SetConfig+0x470>
      }
      else
      {
        ret = HAL_ERROR;
 8004ce0:	2301      	movs	r3, #1
 8004ce2:	76bb      	strb	r3, [r7, #26]
 8004ce4:	e054      	b.n	8004d90 <UART_SetConfig+0x470>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004ce6:	7efb      	ldrb	r3, [r7, #27]
 8004ce8:	2b08      	cmp	r3, #8
 8004cea:	d828      	bhi.n	8004d3e <UART_SetConfig+0x41e>
 8004cec:	a201      	add	r2, pc, #4	; (adr r2, 8004cf4 <UART_SetConfig+0x3d4>)
 8004cee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004cf2:	bf00      	nop
 8004cf4:	08004d19 	.word	0x08004d19
 8004cf8:	08004d21 	.word	0x08004d21
 8004cfc:	08004d29 	.word	0x08004d29
 8004d00:	08004d3f 	.word	0x08004d3f
 8004d04:	08004d2f 	.word	0x08004d2f
 8004d08:	08004d3f 	.word	0x08004d3f
 8004d0c:	08004d3f 	.word	0x08004d3f
 8004d10:	08004d3f 	.word	0x08004d3f
 8004d14:	08004d37 	.word	0x08004d37
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004d18:	f7fe f8d8 	bl	8002ecc <HAL_RCC_GetPCLK1Freq>
 8004d1c:	6178      	str	r0, [r7, #20]
        break;
 8004d1e:	e013      	b.n	8004d48 <UART_SetConfig+0x428>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004d20:	f7fe f8e6 	bl	8002ef0 <HAL_RCC_GetPCLK2Freq>
 8004d24:	6178      	str	r0, [r7, #20]
        break;
 8004d26:	e00f      	b.n	8004d48 <UART_SetConfig+0x428>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004d28:	4b23      	ldr	r3, [pc, #140]	; (8004db8 <UART_SetConfig+0x498>)
 8004d2a:	617b      	str	r3, [r7, #20]
        break;
 8004d2c:	e00c      	b.n	8004d48 <UART_SetConfig+0x428>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004d2e:	f7fe f819 	bl	8002d64 <HAL_RCC_GetSysClockFreq>
 8004d32:	6178      	str	r0, [r7, #20]
        break;
 8004d34:	e008      	b.n	8004d48 <UART_SetConfig+0x428>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004d36:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004d3a:	617b      	str	r3, [r7, #20]
        break;
 8004d3c:	e004      	b.n	8004d48 <UART_SetConfig+0x428>
      default:
        pclk = 0U;
 8004d3e:	2300      	movs	r3, #0
 8004d40:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8004d42:	2301      	movs	r3, #1
 8004d44:	76bb      	strb	r3, [r7, #26]
        break;
 8004d46:	bf00      	nop
    }

    if (pclk != 0U)
 8004d48:	697b      	ldr	r3, [r7, #20]
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d020      	beq.n	8004d90 <UART_SetConfig+0x470>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d52:	4a1a      	ldr	r2, [pc, #104]	; (8004dbc <UART_SetConfig+0x49c>)
 8004d54:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004d58:	461a      	mov	r2, r3
 8004d5a:	697b      	ldr	r3, [r7, #20]
 8004d5c:	fbb3 f2f2 	udiv	r2, r3, r2
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	685b      	ldr	r3, [r3, #4]
 8004d64:	085b      	lsrs	r3, r3, #1
 8004d66:	441a      	add	r2, r3
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	685b      	ldr	r3, [r3, #4]
 8004d6c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d70:	b29b      	uxth	r3, r3
 8004d72:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004d74:	693b      	ldr	r3, [r7, #16]
 8004d76:	2b0f      	cmp	r3, #15
 8004d78:	d908      	bls.n	8004d8c <UART_SetConfig+0x46c>
 8004d7a:	693b      	ldr	r3, [r7, #16]
 8004d7c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004d80:	d204      	bcs.n	8004d8c <UART_SetConfig+0x46c>
      {
        huart->Instance->BRR = usartdiv;
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	693a      	ldr	r2, [r7, #16]
 8004d88:	60da      	str	r2, [r3, #12]
 8004d8a:	e001      	b.n	8004d90 <UART_SetConfig+0x470>
      }
      else
      {
        ret = HAL_ERROR;
 8004d8c:	2301      	movs	r3, #1
 8004d8e:	76bb      	strb	r3, [r7, #26]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	2201      	movs	r2, #1
 8004d94:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	2201      	movs	r2, #1
 8004d9c:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	2200      	movs	r2, #0
 8004da4:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	2200      	movs	r2, #0
 8004daa:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 8004dac:	7ebb      	ldrb	r3, [r7, #26]
}
 8004dae:	4618      	mov	r0, r3
 8004db0:	3720      	adds	r7, #32
 8004db2:	46bd      	mov	sp, r7
 8004db4:	bdb0      	pop	{r4, r5, r7, pc}
 8004db6:	bf00      	nop
 8004db8:	00f42400 	.word	0x00f42400
 8004dbc:	0800fd08 	.word	0x0800fd08

08004dc0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004dc0:	b480      	push	{r7}
 8004dc2:	b083      	sub	sp, #12
 8004dc4:	af00      	add	r7, sp, #0
 8004dc6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004dcc:	f003 0301 	and.w	r3, r3, #1
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	d00a      	beq.n	8004dea <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	685b      	ldr	r3, [r3, #4]
 8004dda:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	430a      	orrs	r2, r1
 8004de8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004dee:	f003 0302 	and.w	r3, r3, #2
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d00a      	beq.n	8004e0c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	685b      	ldr	r3, [r3, #4]
 8004dfc:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	430a      	orrs	r2, r1
 8004e0a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e10:	f003 0304 	and.w	r3, r3, #4
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	d00a      	beq.n	8004e2e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	685b      	ldr	r3, [r3, #4]
 8004e1e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	430a      	orrs	r2, r1
 8004e2c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e32:	f003 0308 	and.w	r3, r3, #8
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d00a      	beq.n	8004e50 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	685b      	ldr	r3, [r3, #4]
 8004e40:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	430a      	orrs	r2, r1
 8004e4e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e54:	f003 0310 	and.w	r3, r3, #16
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	d00a      	beq.n	8004e72 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	689b      	ldr	r3, [r3, #8]
 8004e62:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	430a      	orrs	r2, r1
 8004e70:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e76:	f003 0320 	and.w	r3, r3, #32
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d00a      	beq.n	8004e94 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	689b      	ldr	r3, [r3, #8]
 8004e84:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	430a      	orrs	r2, r1
 8004e92:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e98:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d01a      	beq.n	8004ed6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	685b      	ldr	r3, [r3, #4]
 8004ea6:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	430a      	orrs	r2, r1
 8004eb4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004eba:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004ebe:	d10a      	bne.n	8004ed6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	685b      	ldr	r3, [r3, #4]
 8004ec6:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	430a      	orrs	r2, r1
 8004ed4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004eda:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d00a      	beq.n	8004ef8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	685b      	ldr	r3, [r3, #4]
 8004ee8:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	430a      	orrs	r2, r1
 8004ef6:	605a      	str	r2, [r3, #4]
  }
}
 8004ef8:	bf00      	nop
 8004efa:	370c      	adds	r7, #12
 8004efc:	46bd      	mov	sp, r7
 8004efe:	bc80      	pop	{r7}
 8004f00:	4770      	bx	lr

08004f02 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004f02:	b580      	push	{r7, lr}
 8004f04:	b086      	sub	sp, #24
 8004f06:	af02      	add	r7, sp, #8
 8004f08:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	2200      	movs	r2, #0
 8004f0e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004f12:	f7fc fc15 	bl	8001740 <HAL_GetTick>
 8004f16:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	f003 0308 	and.w	r3, r3, #8
 8004f22:	2b08      	cmp	r3, #8
 8004f24:	d10e      	bne.n	8004f44 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004f26:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004f2a:	9300      	str	r3, [sp, #0]
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	2200      	movs	r2, #0
 8004f30:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8004f34:	6878      	ldr	r0, [r7, #4]
 8004f36:	f000 f82f 	bl	8004f98 <UART_WaitOnFlagUntilTimeout>
 8004f3a:	4603      	mov	r3, r0
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d001      	beq.n	8004f44 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004f40:	2303      	movs	r3, #3
 8004f42:	e025      	b.n	8004f90 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	f003 0304 	and.w	r3, r3, #4
 8004f4e:	2b04      	cmp	r3, #4
 8004f50:	d10e      	bne.n	8004f70 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004f52:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004f56:	9300      	str	r3, [sp, #0]
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	2200      	movs	r2, #0
 8004f5c:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8004f60:	6878      	ldr	r0, [r7, #4]
 8004f62:	f000 f819 	bl	8004f98 <UART_WaitOnFlagUntilTimeout>
 8004f66:	4603      	mov	r3, r0
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d001      	beq.n	8004f70 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004f6c:	2303      	movs	r3, #3
 8004f6e:	e00f      	b.n	8004f90 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	2220      	movs	r2, #32
 8004f74:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	2220      	movs	r2, #32
 8004f7c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	2200      	movs	r2, #0
 8004f84:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	2200      	movs	r2, #0
 8004f8a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8004f8e:	2300      	movs	r3, #0
}
 8004f90:	4618      	mov	r0, r3
 8004f92:	3710      	adds	r7, #16
 8004f94:	46bd      	mov	sp, r7
 8004f96:	bd80      	pop	{r7, pc}

08004f98 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004f98:	b580      	push	{r7, lr}
 8004f9a:	b084      	sub	sp, #16
 8004f9c:	af00      	add	r7, sp, #0
 8004f9e:	60f8      	str	r0, [r7, #12]
 8004fa0:	60b9      	str	r1, [r7, #8]
 8004fa2:	603b      	str	r3, [r7, #0]
 8004fa4:	4613      	mov	r3, r2
 8004fa6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004fa8:	e062      	b.n	8005070 <UART_WaitOnFlagUntilTimeout+0xd8>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004faa:	69bb      	ldr	r3, [r7, #24]
 8004fac:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004fb0:	d05e      	beq.n	8005070 <UART_WaitOnFlagUntilTimeout+0xd8>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004fb2:	f7fc fbc5 	bl	8001740 <HAL_GetTick>
 8004fb6:	4602      	mov	r2, r0
 8004fb8:	683b      	ldr	r3, [r7, #0]
 8004fba:	1ad3      	subs	r3, r2, r3
 8004fbc:	69ba      	ldr	r2, [r7, #24]
 8004fbe:	429a      	cmp	r2, r3
 8004fc0:	d302      	bcc.n	8004fc8 <UART_WaitOnFlagUntilTimeout+0x30>
 8004fc2:	69bb      	ldr	r3, [r7, #24]
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d11d      	bne.n	8005004 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	681a      	ldr	r2, [r3, #0]
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004fd6:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	689a      	ldr	r2, [r3, #8]
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	f022 0201 	bic.w	r2, r2, #1
 8004fe6:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	2220      	movs	r2, #32
 8004fec:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	2220      	movs	r2, #32
 8004ff4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	2200      	movs	r2, #0
 8004ffc:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 8005000:	2303      	movs	r3, #3
 8005002:	e045      	b.n	8005090 <UART_WaitOnFlagUntilTimeout+0xf8>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	f003 0304 	and.w	r3, r3, #4
 800500e:	2b00      	cmp	r3, #0
 8005010:	d02e      	beq.n	8005070 <UART_WaitOnFlagUntilTimeout+0xd8>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	69db      	ldr	r3, [r3, #28]
 8005018:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800501c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005020:	d126      	bne.n	8005070 <UART_WaitOnFlagUntilTimeout+0xd8>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800502a:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	681a      	ldr	r2, [r3, #0]
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800503a:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	689a      	ldr	r2, [r3, #8]
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	f022 0201 	bic.w	r2, r2, #1
 800504a:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	2220      	movs	r2, #32
 8005050:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	2220      	movs	r2, #32
 8005058:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	2220      	movs	r2, #32
 8005060:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	2200      	movs	r2, #0
 8005068:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 800506c:	2303      	movs	r3, #3
 800506e:	e00f      	b.n	8005090 <UART_WaitOnFlagUntilTimeout+0xf8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	69da      	ldr	r2, [r3, #28]
 8005076:	68bb      	ldr	r3, [r7, #8]
 8005078:	4013      	ands	r3, r2
 800507a:	68ba      	ldr	r2, [r7, #8]
 800507c:	429a      	cmp	r2, r3
 800507e:	bf0c      	ite	eq
 8005080:	2301      	moveq	r3, #1
 8005082:	2300      	movne	r3, #0
 8005084:	b2db      	uxtb	r3, r3
 8005086:	461a      	mov	r2, r3
 8005088:	79fb      	ldrb	r3, [r7, #7]
 800508a:	429a      	cmp	r2, r3
 800508c:	d08d      	beq.n	8004faa <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800508e:	2300      	movs	r3, #0
}
 8005090:	4618      	mov	r0, r3
 8005092:	3710      	adds	r7, #16
 8005094:	46bd      	mov	sp, r7
 8005096:	bd80      	pop	{r7, pc}

08005098 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005098:	b480      	push	{r7}
 800509a:	b085      	sub	sp, #20
 800509c:	af00      	add	r7, sp, #0
 800509e:	60f8      	str	r0, [r7, #12]
 80050a0:	60b9      	str	r1, [r7, #8]
 80050a2:	4613      	mov	r3, r2
 80050a4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	68ba      	ldr	r2, [r7, #8]
 80050aa:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize  = Size;
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	88fa      	ldrh	r2, [r7, #6]
 80050b0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
  huart->RxXferCount = Size;
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	88fa      	ldrh	r2, [r7, #6]
 80050b8:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->RxISR       = NULL;
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	2200      	movs	r2, #0
 80050c0:	671a      	str	r2, [r3, #112]	; 0x70

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	689b      	ldr	r3, [r3, #8]
 80050c6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80050ca:	d10e      	bne.n	80050ea <UART_Start_Receive_IT+0x52>
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	691b      	ldr	r3, [r3, #16]
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d105      	bne.n	80050e0 <UART_Start_Receive_IT+0x48>
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	f240 12ff 	movw	r2, #511	; 0x1ff
 80050da:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80050de:	e02d      	b.n	800513c <UART_Start_Receive_IT+0xa4>
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	22ff      	movs	r2, #255	; 0xff
 80050e4:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80050e8:	e028      	b.n	800513c <UART_Start_Receive_IT+0xa4>
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	689b      	ldr	r3, [r3, #8]
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d10d      	bne.n	800510e <UART_Start_Receive_IT+0x76>
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	691b      	ldr	r3, [r3, #16]
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d104      	bne.n	8005104 <UART_Start_Receive_IT+0x6c>
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	22ff      	movs	r2, #255	; 0xff
 80050fe:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8005102:	e01b      	b.n	800513c <UART_Start_Receive_IT+0xa4>
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	227f      	movs	r2, #127	; 0x7f
 8005108:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800510c:	e016      	b.n	800513c <UART_Start_Receive_IT+0xa4>
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	689b      	ldr	r3, [r3, #8]
 8005112:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005116:	d10d      	bne.n	8005134 <UART_Start_Receive_IT+0x9c>
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	691b      	ldr	r3, [r3, #16]
 800511c:	2b00      	cmp	r3, #0
 800511e:	d104      	bne.n	800512a <UART_Start_Receive_IT+0x92>
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	227f      	movs	r2, #127	; 0x7f
 8005124:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8005128:	e008      	b.n	800513c <UART_Start_Receive_IT+0xa4>
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	223f      	movs	r2, #63	; 0x3f
 800512e:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8005132:	e003      	b.n	800513c <UART_Start_Receive_IT+0xa4>
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	2200      	movs	r2, #0
 8005138:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	2200      	movs	r2, #0
 8005140:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	2222      	movs	r2, #34	; 0x22
 8005148:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	689a      	ldr	r2, [r3, #8]
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	f042 0201 	orr.w	r2, r2, #1
 800515a:	609a      	str	r2, [r3, #8]

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005160:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005164:	d12a      	bne.n	80051bc <UART_Start_Receive_IT+0x124>
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800516c:	88fa      	ldrh	r2, [r7, #6]
 800516e:	429a      	cmp	r2, r3
 8005170:	d324      	bcc.n	80051bc <UART_Start_Receive_IT+0x124>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	689b      	ldr	r3, [r3, #8]
 8005176:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800517a:	d107      	bne.n	800518c <UART_Start_Receive_IT+0xf4>
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	691b      	ldr	r3, [r3, #16]
 8005180:	2b00      	cmp	r3, #0
 8005182:	d103      	bne.n	800518c <UART_Start_Receive_IT+0xf4>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	4a1e      	ldr	r2, [pc, #120]	; (8005200 <UART_Start_Receive_IT+0x168>)
 8005188:	671a      	str	r2, [r3, #112]	; 0x70
 800518a:	e002      	b.n	8005192 <UART_Start_Receive_IT+0xfa>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	4a1d      	ldr	r2, [pc, #116]	; (8005204 <UART_Start_Receive_IT+0x16c>)
 8005190:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	2200      	movs	r2, #0
 8005196:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	681a      	ldr	r2, [r3, #0]
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80051a8:	601a      	str	r2, [r3, #0]
    SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	689a      	ldr	r2, [r3, #8]
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80051b8:	609a      	str	r2, [r3, #8]
 80051ba:	e01b      	b.n	80051f4 <UART_Start_Receive_IT+0x15c>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	689b      	ldr	r3, [r3, #8]
 80051c0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80051c4:	d107      	bne.n	80051d6 <UART_Start_Receive_IT+0x13e>
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	691b      	ldr	r3, [r3, #16]
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d103      	bne.n	80051d6 <UART_Start_Receive_IT+0x13e>
    {
      huart->RxISR = UART_RxISR_16BIT;
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	4a0d      	ldr	r2, [pc, #52]	; (8005208 <UART_Start_Receive_IT+0x170>)
 80051d2:	671a      	str	r2, [r3, #112]	; 0x70
 80051d4:	e002      	b.n	80051dc <UART_Start_Receive_IT+0x144>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	4a0c      	ldr	r2, [pc, #48]	; (800520c <UART_Start_Receive_IT+0x174>)
 80051da:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	2200      	movs	r2, #0
 80051e0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	681a      	ldr	r2, [r3, #0]
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	f442 7290 	orr.w	r2, r2, #288	; 0x120
 80051f2:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 80051f4:	2300      	movs	r3, #0
}
 80051f6:	4618      	mov	r0, r3
 80051f8:	3714      	adds	r7, #20
 80051fa:	46bd      	mov	sp, r7
 80051fc:	bc80      	pop	{r7}
 80051fe:	4770      	bx	lr
 8005200:	080058b1 	.word	0x080058b1
 8005204:	080056ad 	.word	0x080056ad
 8005208:	080055d3 	.word	0x080055d3
 800520c:	080054fb 	.word	0x080054fb

08005210 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005210:	b480      	push	{r7}
 8005212:	b083      	sub	sp, #12
 8005214:	af00      	add	r7, sp, #0
 8005216:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	681a      	ldr	r2, [r3, #0]
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8005226:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	689b      	ldr	r3, [r3, #8]
 800522e:	687a      	ldr	r2, [r7, #4]
 8005230:	6812      	ldr	r2, [r2, #0]
 8005232:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005236:	f023 0301 	bic.w	r3, r3, #1
 800523a:	6093      	str	r3, [r2, #8]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005240:	2b01      	cmp	r3, #1
 8005242:	d107      	bne.n	8005254 <UART_EndRxTransfer+0x44>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	681a      	ldr	r2, [r3, #0]
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	f022 0210 	bic.w	r2, r2, #16
 8005252:	601a      	str	r2, [r3, #0]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	2220      	movs	r2, #32
 8005258:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	2200      	movs	r2, #0
 8005260:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	2200      	movs	r2, #0
 8005266:	671a      	str	r2, [r3, #112]	; 0x70
}
 8005268:	bf00      	nop
 800526a:	370c      	adds	r7, #12
 800526c:	46bd      	mov	sp, r7
 800526e:	bc80      	pop	{r7}
 8005270:	4770      	bx	lr

08005272 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005272:	b580      	push	{r7, lr}
 8005274:	b084      	sub	sp, #16
 8005276:	af00      	add	r7, sp, #0
 8005278:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800527e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	2200      	movs	r2, #0
 8005284:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	2200      	movs	r2, #0
 800528c:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005290:	68f8      	ldr	r0, [r7, #12]
 8005292:	f7ff fb31 	bl	80048f8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005296:	bf00      	nop
 8005298:	3710      	adds	r7, #16
 800529a:	46bd      	mov	sp, r7
 800529c:	bd80      	pop	{r7, pc}

0800529e <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 800529e:	b480      	push	{r7}
 80052a0:	b083      	sub	sp, #12
 80052a2:	af00      	add	r7, sp, #0
 80052a4:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80052ac:	2b21      	cmp	r3, #33	; 0x21
 80052ae:	d12a      	bne.n	8005306 <UART_TxISR_8BIT+0x68>
  {
    if (huart->TxXferCount == 0U)
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80052b6:	b29b      	uxth	r3, r3
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d110      	bne.n	80052de <UART_TxISR_8BIT+0x40>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	681a      	ldr	r2, [r3, #0]
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80052ca:	601a      	str	r2, [r3, #0]

      /* Enable the UART Transmit Complete Interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	681a      	ldr	r2, [r3, #0]
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80052da:	601a      	str	r2, [r3, #0]
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 80052dc:	e013      	b.n	8005306 <UART_TxISR_8BIT+0x68>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80052e2:	781a      	ldrb	r2, [r3, #0]
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr++;
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80052ee:	1c5a      	adds	r2, r3, #1
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	651a      	str	r2, [r3, #80]	; 0x50
      huart->TxXferCount--;
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80052fa:	b29b      	uxth	r3, r3
 80052fc:	3b01      	subs	r3, #1
 80052fe:	b29a      	uxth	r2, r3
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
}
 8005306:	bf00      	nop
 8005308:	370c      	adds	r7, #12
 800530a:	46bd      	mov	sp, r7
 800530c:	bc80      	pop	{r7}
 800530e:	4770      	bx	lr

08005310 <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 8005310:	b480      	push	{r7}
 8005312:	b085      	sub	sp, #20
 8005314:	af00      	add	r7, sp, #0
 8005316:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800531e:	2b21      	cmp	r3, #33	; 0x21
 8005320:	d12f      	bne.n	8005382 <UART_TxISR_16BIT+0x72>
  {
    if (huart->TxXferCount == 0U)
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8005328:	b29b      	uxth	r3, r3
 800532a:	2b00      	cmp	r3, #0
 800532c:	d110      	bne.n	8005350 <UART_TxISR_16BIT+0x40>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	681a      	ldr	r2, [r3, #0]
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800533c:	601a      	str	r2, [r3, #0]

      /* Enable the UART Transmit Complete Interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	681a      	ldr	r2, [r3, #0]
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800534c:	601a      	str	r2, [r3, #0]
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 800534e:	e018      	b.n	8005382 <UART_TxISR_16BIT+0x72>
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005354:	60fb      	str	r3, [r7, #12]
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	881b      	ldrh	r3, [r3, #0]
 800535a:	461a      	mov	r2, r3
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005364:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800536a:	1c9a      	adds	r2, r3, #2
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	651a      	str	r2, [r3, #80]	; 0x50
      huart->TxXferCount--;
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8005376:	b29b      	uxth	r3, r3
 8005378:	3b01      	subs	r3, #1
 800537a:	b29a      	uxth	r2, r3
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
}
 8005382:	bf00      	nop
 8005384:	3714      	adds	r7, #20
 8005386:	46bd      	mov	sp, r7
 8005388:	bc80      	pop	{r7}
 800538a:	4770      	bx	lr

0800538c <UART_TxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800538c:	b480      	push	{r7}
 800538e:	b085      	sub	sp, #20
 8005390:	af00      	add	r7, sp, #0
 8005392:	6078      	str	r0, [r7, #4]
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800539a:	2b21      	cmp	r3, #33	; 0x21
 800539c:	d13d      	bne.n	800541a <UART_TxISR_8BIT_FIFOEN+0x8e>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 80053a4:	81fb      	strh	r3, [r7, #14]
 80053a6:	e035      	b.n	8005414 <UART_TxISR_8BIT_FIFOEN+0x88>
    {
      if (huart->TxXferCount == 0U)
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80053ae:	b29b      	uxth	r3, r3
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d111      	bne.n	80053d8 <UART_TxISR_8BIT_FIFOEN+0x4c>
      {
        /* Disable the TX FIFO threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	689a      	ldr	r2, [r3, #8]
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 80053c2:	609a      	str	r2, [r3, #8]

        /* Enable the UART Transmit Complete Interrupt */
        SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	681a      	ldr	r2, [r3, #0]
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80053d2:	601a      	str	r2, [r3, #0]

        break; /* force exit loop */
 80053d4:	bf00      	nop
      {
        /* Nothing to do */
      }
    }
  }
}
 80053d6:	e020      	b.n	800541a <UART_TxISR_8BIT_FIFOEN+0x8e>
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	69db      	ldr	r3, [r3, #28]
 80053de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d013      	beq.n	800540e <UART_TxISR_8BIT_FIFOEN+0x82>
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80053ea:	781a      	ldrb	r2, [r3, #0]
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	629a      	str	r2, [r3, #40]	; 0x28
        huart->pTxBuffPtr++;
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80053f6:	1c5a      	adds	r2, r3, #1
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	651a      	str	r2, [r3, #80]	; 0x50
        huart->TxXferCount--;
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8005402:	b29b      	uxth	r3, r3
 8005404:	3b01      	subs	r3, #1
 8005406:	b29a      	uxth	r2, r3
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800540e:	89fb      	ldrh	r3, [r7, #14]
 8005410:	3b01      	subs	r3, #1
 8005412:	81fb      	strh	r3, [r7, #14]
 8005414:	89fb      	ldrh	r3, [r7, #14]
 8005416:	2b00      	cmp	r3, #0
 8005418:	d1c6      	bne.n	80053a8 <UART_TxISR_8BIT_FIFOEN+0x1c>
}
 800541a:	bf00      	nop
 800541c:	3714      	adds	r7, #20
 800541e:	46bd      	mov	sp, r7
 8005420:	bc80      	pop	{r7}
 8005422:	4770      	bx	lr

08005424 <UART_TxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8005424:	b480      	push	{r7}
 8005426:	b085      	sub	sp, #20
 8005428:	af00      	add	r7, sp, #0
 800542a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005432:	2b21      	cmp	r3, #33	; 0x21
 8005434:	d142      	bne.n	80054bc <UART_TxISR_16BIT_FIFOEN+0x98>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800543c:	81fb      	strh	r3, [r7, #14]
 800543e:	e03a      	b.n	80054b6 <UART_TxISR_16BIT_FIFOEN+0x92>
    {
      if (huart->TxXferCount == 0U)
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8005446:	b29b      	uxth	r3, r3
 8005448:	2b00      	cmp	r3, #0
 800544a:	d111      	bne.n	8005470 <UART_TxISR_16BIT_FIFOEN+0x4c>
      {
        /* Disable the TX FIFO threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	689a      	ldr	r2, [r3, #8]
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 800545a:	609a      	str	r2, [r3, #8]

        /* Enable the UART Transmit Complete Interrupt */
        SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	681a      	ldr	r2, [r3, #0]
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800546a:	601a      	str	r2, [r3, #0]

        break; /* force exit loop */
 800546c:	bf00      	nop
      {
        /* Nothing to do */
      }
    }
  }
}
 800546e:	e025      	b.n	80054bc <UART_TxISR_16BIT_FIFOEN+0x98>
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	69db      	ldr	r3, [r3, #28]
 8005476:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800547a:	2b00      	cmp	r3, #0
 800547c:	d018      	beq.n	80054b0 <UART_TxISR_16BIT_FIFOEN+0x8c>
        tmp = (uint16_t *) huart->pTxBuffPtr;
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005482:	60bb      	str	r3, [r7, #8]
        huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8005484:	68bb      	ldr	r3, [r7, #8]
 8005486:	881b      	ldrh	r3, [r3, #0]
 8005488:	461a      	mov	r2, r3
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005492:	629a      	str	r2, [r3, #40]	; 0x28
        huart->pTxBuffPtr += 2U;
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005498:	1c9a      	adds	r2, r3, #2
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	651a      	str	r2, [r3, #80]	; 0x50
        huart->TxXferCount--;
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80054a4:	b29b      	uxth	r3, r3
 80054a6:	3b01      	subs	r3, #1
 80054a8:	b29a      	uxth	r2, r3
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 80054b0:	89fb      	ldrh	r3, [r7, #14]
 80054b2:	3b01      	subs	r3, #1
 80054b4:	81fb      	strh	r3, [r7, #14]
 80054b6:	89fb      	ldrh	r3, [r7, #14]
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d1c1      	bne.n	8005440 <UART_TxISR_16BIT_FIFOEN+0x1c>
}
 80054bc:	bf00      	nop
 80054be:	3714      	adds	r7, #20
 80054c0:	46bd      	mov	sp, r7
 80054c2:	bc80      	pop	{r7}
 80054c4:	4770      	bx	lr

080054c6 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80054c6:	b580      	push	{r7, lr}
 80054c8:	b082      	sub	sp, #8
 80054ca:	af00      	add	r7, sp, #0
 80054cc:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	681a      	ldr	r2, [r3, #0]
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80054dc:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	2220      	movs	r2, #32
 80054e2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	2200      	movs	r2, #0
 80054ea:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80054ec:	6878      	ldr	r0, [r7, #4]
 80054ee:	f000 fde1 	bl	80060b4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80054f2:	bf00      	nop
 80054f4:	3708      	adds	r7, #8
 80054f6:	46bd      	mov	sp, r7
 80054f8:	bd80      	pop	{r7, pc}

080054fa <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80054fa:	b580      	push	{r7, lr}
 80054fc:	b084      	sub	sp, #16
 80054fe:	af00      	add	r7, sp, #0
 8005500:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8005508:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005510:	2b22      	cmp	r3, #34	; 0x22
 8005512:	d152      	bne.n	80055ba <UART_RxISR_8BIT+0xc0>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800551a:	81bb      	strh	r3, [r7, #12]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800551c:	89bb      	ldrh	r3, [r7, #12]
 800551e:	b2d9      	uxtb	r1, r3
 8005520:	89fb      	ldrh	r3, [r7, #14]
 8005522:	b2da      	uxtb	r2, r3
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005528:	400a      	ands	r2, r1
 800552a:	b2d2      	uxtb	r2, r2
 800552c:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005532:	1c5a      	adds	r2, r3, #1
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800553e:	b29b      	uxth	r3, r3
 8005540:	3b01      	subs	r3, #1
 8005542:	b29a      	uxth	r2, r3
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8005550:	b29b      	uxth	r3, r3
 8005552:	2b00      	cmp	r3, #0
 8005554:	d139      	bne.n	80055ca <UART_RxISR_8BIT+0xd0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	681a      	ldr	r2, [r3, #0]
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8005564:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	689a      	ldr	r2, [r3, #8]
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	f022 0201 	bic.w	r2, r2, #1
 8005574:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	2220      	movs	r2, #32
 800557a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	2200      	movs	r2, #0
 8005582:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005588:	2b01      	cmp	r3, #1
 800558a:	d10f      	bne.n	80055ac <UART_RxISR_8BIT+0xb2>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	681a      	ldr	r2, [r3, #0]
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	f022 0210 	bic.w	r2, r2, #16
 800559a:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80055a2:	4619      	mov	r1, r3
 80055a4:	6878      	ldr	r0, [r7, #4]
 80055a6:	f7ff f9b0 	bl	800490a <HAL_UARTEx_RxEventCallback>
 80055aa:	e002      	b.n	80055b2 <UART_RxISR_8BIT+0xb8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80055ac:	6878      	ldr	r0, [r7, #4]
 80055ae:	f000 fd19 	bl	8005fe4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	2200      	movs	r2, #0
 80055b6:	66da      	str	r2, [r3, #108]	; 0x6c
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80055b8:	e007      	b.n	80055ca <UART_RxISR_8BIT+0xd0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	699a      	ldr	r2, [r3, #24]
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	f042 0208 	orr.w	r2, r2, #8
 80055c8:	619a      	str	r2, [r3, #24]
}
 80055ca:	bf00      	nop
 80055cc:	3710      	adds	r7, #16
 80055ce:	46bd      	mov	sp, r7
 80055d0:	bd80      	pop	{r7, pc}

080055d2 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80055d2:	b580      	push	{r7, lr}
 80055d4:	b084      	sub	sp, #16
 80055d6:	af00      	add	r7, sp, #0
 80055d8:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 80055e0:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80055e8:	2b22      	cmp	r3, #34	; 0x22
 80055ea:	d152      	bne.n	8005692 <UART_RxISR_16BIT+0xc0>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055f2:	81bb      	strh	r3, [r7, #12]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80055f8:	60bb      	str	r3, [r7, #8]
    *tmp = (uint16_t)(uhdata & uhMask);
 80055fa:	89ba      	ldrh	r2, [r7, #12]
 80055fc:	89fb      	ldrh	r3, [r7, #14]
 80055fe:	4013      	ands	r3, r2
 8005600:	b29a      	uxth	r2, r3
 8005602:	68bb      	ldr	r3, [r7, #8]
 8005604:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800560a:	1c9a      	adds	r2, r3, #2
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8005616:	b29b      	uxth	r3, r3
 8005618:	3b01      	subs	r3, #1
 800561a:	b29a      	uxth	r2, r3
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8005628:	b29b      	uxth	r3, r3
 800562a:	2b00      	cmp	r3, #0
 800562c:	d139      	bne.n	80056a2 <UART_RxISR_16BIT+0xd0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	681a      	ldr	r2, [r3, #0]
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800563c:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	689a      	ldr	r2, [r3, #8]
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	f022 0201 	bic.w	r2, r2, #1
 800564c:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	2220      	movs	r2, #32
 8005652:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	2200      	movs	r2, #0
 800565a:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005660:	2b01      	cmp	r3, #1
 8005662:	d10f      	bne.n	8005684 <UART_RxISR_16BIT+0xb2>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	681a      	ldr	r2, [r3, #0]
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	f022 0210 	bic.w	r2, r2, #16
 8005672:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800567a:	4619      	mov	r1, r3
 800567c:	6878      	ldr	r0, [r7, #4]
 800567e:	f7ff f944 	bl	800490a <HAL_UARTEx_RxEventCallback>
 8005682:	e002      	b.n	800568a <UART_RxISR_16BIT+0xb8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005684:	6878      	ldr	r0, [r7, #4]
 8005686:	f000 fcad 	bl	8005fe4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	2200      	movs	r2, #0
 800568e:	66da      	str	r2, [r3, #108]	; 0x6c
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005690:	e007      	b.n	80056a2 <UART_RxISR_16BIT+0xd0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	699a      	ldr	r2, [r3, #24]
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	f042 0208 	orr.w	r2, r2, #8
 80056a0:	619a      	str	r2, [r3, #24]
}
 80056a2:	bf00      	nop
 80056a4:	3710      	adds	r7, #16
 80056a6:	46bd      	mov	sp, r7
 80056a8:	bd80      	pop	{r7, pc}
	...

080056ac <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80056ac:	b580      	push	{r7, lr}
 80056ae:	b088      	sub	sp, #32
 80056b0:	af00      	add	r7, sp, #0
 80056b2:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 80056ba:	837b      	strh	r3, [r7, #26]
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	69db      	ldr	r3, [r3, #28]
 80056c2:	61fb      	str	r3, [r7, #28]
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	617b      	str	r3, [r7, #20]
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	689b      	ldr	r3, [r3, #8]
 80056d2:	613b      	str	r3, [r7, #16]

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80056da:	2b22      	cmp	r3, #34	; 0x22
 80056dc:	f040 80da 	bne.w	8005894 <UART_RxISR_8BIT_FIFOEN+0x1e8>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 80056e6:	81fb      	strh	r3, [r7, #14]
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80056e8:	e0aa      	b.n	8005840 <UART_RxISR_8BIT_FIFOEN+0x194>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056f0:	81bb      	strh	r3, [r7, #12]
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80056f2:	89bb      	ldrh	r3, [r7, #12]
 80056f4:	b2d9      	uxtb	r1, r3
 80056f6:	8b7b      	ldrh	r3, [r7, #26]
 80056f8:	b2da      	uxtb	r2, r3
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80056fe:	400a      	ands	r2, r1
 8005700:	b2d2      	uxtb	r2, r2
 8005702:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005708:	1c5a      	adds	r2, r3, #1
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8005714:	b29b      	uxth	r3, r3
 8005716:	3b01      	subs	r3, #1
 8005718:	b29a      	uxth	r2, r3
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	69db      	ldr	r3, [r3, #28]
 8005726:	61fb      	str	r3, [r7, #28]

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8005728:	69fb      	ldr	r3, [r7, #28]
 800572a:	f003 0307 	and.w	r3, r3, #7
 800572e:	2b00      	cmp	r3, #0
 8005730:	d04d      	beq.n	80057ce <UART_RxISR_8BIT_FIFOEN+0x122>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005732:	69fb      	ldr	r3, [r7, #28]
 8005734:	f003 0301 	and.w	r3, r3, #1
 8005738:	2b00      	cmp	r3, #0
 800573a:	d010      	beq.n	800575e <UART_RxISR_8BIT_FIFOEN+0xb2>
 800573c:	697b      	ldr	r3, [r7, #20]
 800573e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005742:	2b00      	cmp	r3, #0
 8005744:	d00b      	beq.n	800575e <UART_RxISR_8BIT_FIFOEN+0xb2>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	2201      	movs	r2, #1
 800574c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005754:	f043 0201 	orr.w	r2, r3, #1
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800575e:	69fb      	ldr	r3, [r7, #28]
 8005760:	f003 0302 	and.w	r3, r3, #2
 8005764:	2b00      	cmp	r3, #0
 8005766:	d010      	beq.n	800578a <UART_RxISR_8BIT_FIFOEN+0xde>
 8005768:	693b      	ldr	r3, [r7, #16]
 800576a:	f003 0301 	and.w	r3, r3, #1
 800576e:	2b00      	cmp	r3, #0
 8005770:	d00b      	beq.n	800578a <UART_RxISR_8BIT_FIFOEN+0xde>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	2202      	movs	r2, #2
 8005778:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005780:	f043 0204 	orr.w	r2, r3, #4
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800578a:	69fb      	ldr	r3, [r7, #28]
 800578c:	f003 0304 	and.w	r3, r3, #4
 8005790:	2b00      	cmp	r3, #0
 8005792:	d010      	beq.n	80057b6 <UART_RxISR_8BIT_FIFOEN+0x10a>
 8005794:	693b      	ldr	r3, [r7, #16]
 8005796:	f003 0301 	and.w	r3, r3, #1
 800579a:	2b00      	cmp	r3, #0
 800579c:	d00b      	beq.n	80057b6 <UART_RxISR_8BIT_FIFOEN+0x10a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	2204      	movs	r2, #4
 80057a4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80057ac:	f043 0202 	orr.w	r2, r3, #2
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80057bc:	2b00      	cmp	r3, #0
 80057be:	d006      	beq.n	80057ce <UART_RxISR_8BIT_FIFOEN+0x122>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80057c0:	6878      	ldr	r0, [r7, #4]
 80057c2:	f7ff f899 	bl	80048f8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	2200      	movs	r2, #0
 80057ca:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80057d4:	b29b      	uxth	r3, r3
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d132      	bne.n	8005840 <UART_RxISR_8BIT_FIFOEN+0x194>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	681a      	ldr	r2, [r3, #0]
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80057e8:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	689b      	ldr	r3, [r3, #8]
 80057f0:	687a      	ldr	r2, [r7, #4]
 80057f2:	6812      	ldr	r2, [r2, #0]
 80057f4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80057f8:	f023 0301 	bic.w	r3, r3, #1
 80057fc:	6093      	str	r3, [r2, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	2220      	movs	r2, #32
 8005802:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	2200      	movs	r2, #0
 800580a:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005810:	2b01      	cmp	r3, #1
 8005812:	d10f      	bne.n	8005834 <UART_RxISR_8BIT_FIFOEN+0x188>
        {
          /* Disable IDLE interrupt */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	681a      	ldr	r2, [r3, #0]
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	f022 0210 	bic.w	r2, r2, #16
 8005822:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800582a:	4619      	mov	r1, r3
 800582c:	6878      	ldr	r0, [r7, #4]
 800582e:	f7ff f86c 	bl	800490a <HAL_UARTEx_RxEventCallback>
 8005832:	e002      	b.n	800583a <UART_RxISR_8BIT_FIFOEN+0x18e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8005834:	6878      	ldr	r0, [r7, #4]
 8005836:	f000 fbd5 	bl	8005fe4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	2200      	movs	r2, #0
 800583e:	66da      	str	r2, [r3, #108]	; 0x6c
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8005840:	89fb      	ldrh	r3, [r7, #14]
 8005842:	2b00      	cmp	r3, #0
 8005844:	d005      	beq.n	8005852 <UART_RxISR_8BIT_FIFOEN+0x1a6>
 8005846:	69fb      	ldr	r3, [r7, #28]
 8005848:	f003 0320 	and.w	r3, r3, #32
 800584c:	2b00      	cmp	r3, #0
 800584e:	f47f af4c 	bne.w	80056ea <UART_RxISR_8BIT_FIFOEN+0x3e>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8005858:	817b      	strh	r3, [r7, #10]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800585a:	897b      	ldrh	r3, [r7, #10]
 800585c:	2b00      	cmp	r3, #0
 800585e:	d021      	beq.n	80058a4 <UART_RxISR_8BIT_FIFOEN+0x1f8>
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8005866:	897a      	ldrh	r2, [r7, #10]
 8005868:	429a      	cmp	r2, r3
 800586a:	d21b      	bcs.n	80058a4 <UART_RxISR_8BIT_FIFOEN+0x1f8>
    {
      /* Disable the UART RXFT interrupt*/
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	689a      	ldr	r2, [r3, #8]
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 800587a:	609a      	str	r2, [r3, #8]

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	4a0b      	ldr	r2, [pc, #44]	; (80058ac <UART_RxISR_8BIT_FIFOEN+0x200>)
 8005880:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	681a      	ldr	r2, [r3, #0]
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	f042 0220 	orr.w	r2, r2, #32
 8005890:	601a      	str	r2, [r3, #0]
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005892:	e007      	b.n	80058a4 <UART_RxISR_8BIT_FIFOEN+0x1f8>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	699a      	ldr	r2, [r3, #24]
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	f042 0208 	orr.w	r2, r2, #8
 80058a2:	619a      	str	r2, [r3, #24]
}
 80058a4:	bf00      	nop
 80058a6:	3720      	adds	r7, #32
 80058a8:	46bd      	mov	sp, r7
 80058aa:	bd80      	pop	{r7, pc}
 80058ac:	080054fb 	.word	0x080054fb

080058b0 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80058b0:	b580      	push	{r7, lr}
 80058b2:	b08a      	sub	sp, #40	; 0x28
 80058b4:	af00      	add	r7, sp, #0
 80058b6:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 80058be:	847b      	strh	r3, [r7, #34]	; 0x22
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	69db      	ldr	r3, [r3, #28]
 80058c6:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	61fb      	str	r3, [r7, #28]
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	689b      	ldr	r3, [r3, #8]
 80058d6:	61bb      	str	r3, [r7, #24]

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80058de:	2b22      	cmp	r3, #34	; 0x22
 80058e0:	f040 80da 	bne.w	8005a98 <UART_RxISR_16BIT_FIFOEN+0x1e8>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 80058ea:	82fb      	strh	r3, [r7, #22]
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80058ec:	e0aa      	b.n	8005a44 <UART_RxISR_16BIT_FIFOEN+0x194>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058f4:	82bb      	strh	r3, [r7, #20]
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80058fa:	613b      	str	r3, [r7, #16]
      *tmp = (uint16_t)(uhdata & uhMask);
 80058fc:	8aba      	ldrh	r2, [r7, #20]
 80058fe:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8005900:	4013      	ands	r3, r2
 8005902:	b29a      	uxth	r2, r3
 8005904:	693b      	ldr	r3, [r7, #16]
 8005906:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800590c:	1c9a      	adds	r2, r3, #2
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8005918:	b29b      	uxth	r3, r3
 800591a:	3b01      	subs	r3, #1
 800591c:	b29a      	uxth	r2, r3
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	69db      	ldr	r3, [r3, #28]
 800592a:	627b      	str	r3, [r7, #36]	; 0x24

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800592c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800592e:	f003 0307 	and.w	r3, r3, #7
 8005932:	2b00      	cmp	r3, #0
 8005934:	d04d      	beq.n	80059d2 <UART_RxISR_16BIT_FIFOEN+0x122>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005936:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005938:	f003 0301 	and.w	r3, r3, #1
 800593c:	2b00      	cmp	r3, #0
 800593e:	d010      	beq.n	8005962 <UART_RxISR_16BIT_FIFOEN+0xb2>
 8005940:	69fb      	ldr	r3, [r7, #28]
 8005942:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005946:	2b00      	cmp	r3, #0
 8005948:	d00b      	beq.n	8005962 <UART_RxISR_16BIT_FIFOEN+0xb2>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	2201      	movs	r2, #1
 8005950:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005958:	f043 0201 	orr.w	r2, r3, #1
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005962:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005964:	f003 0302 	and.w	r3, r3, #2
 8005968:	2b00      	cmp	r3, #0
 800596a:	d010      	beq.n	800598e <UART_RxISR_16BIT_FIFOEN+0xde>
 800596c:	69bb      	ldr	r3, [r7, #24]
 800596e:	f003 0301 	and.w	r3, r3, #1
 8005972:	2b00      	cmp	r3, #0
 8005974:	d00b      	beq.n	800598e <UART_RxISR_16BIT_FIFOEN+0xde>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	2202      	movs	r2, #2
 800597c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005984:	f043 0204 	orr.w	r2, r3, #4
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800598e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005990:	f003 0304 	and.w	r3, r3, #4
 8005994:	2b00      	cmp	r3, #0
 8005996:	d010      	beq.n	80059ba <UART_RxISR_16BIT_FIFOEN+0x10a>
 8005998:	69bb      	ldr	r3, [r7, #24]
 800599a:	f003 0301 	and.w	r3, r3, #1
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d00b      	beq.n	80059ba <UART_RxISR_16BIT_FIFOEN+0x10a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	2204      	movs	r2, #4
 80059a8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80059b0:	f043 0202 	orr.w	r2, r3, #2
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	d006      	beq.n	80059d2 <UART_RxISR_16BIT_FIFOEN+0x122>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80059c4:	6878      	ldr	r0, [r7, #4]
 80059c6:	f7fe ff97 	bl	80048f8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	2200      	movs	r2, #0
 80059ce:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80059d8:	b29b      	uxth	r3, r3
 80059da:	2b00      	cmp	r3, #0
 80059dc:	d132      	bne.n	8005a44 <UART_RxISR_16BIT_FIFOEN+0x194>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	681a      	ldr	r2, [r3, #0]
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80059ec:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	689b      	ldr	r3, [r3, #8]
 80059f4:	687a      	ldr	r2, [r7, #4]
 80059f6:	6812      	ldr	r2, [r2, #0]
 80059f8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80059fc:	f023 0301 	bic.w	r3, r3, #1
 8005a00:	6093      	str	r3, [r2, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	2220      	movs	r2, #32
 8005a06:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	2200      	movs	r2, #0
 8005a0e:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005a14:	2b01      	cmp	r3, #1
 8005a16:	d10f      	bne.n	8005a38 <UART_RxISR_16BIT_FIFOEN+0x188>
        {
          /* Disable IDLE interrupt */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	681a      	ldr	r2, [r3, #0]
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	f022 0210 	bic.w	r2, r2, #16
 8005a26:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8005a2e:	4619      	mov	r1, r3
 8005a30:	6878      	ldr	r0, [r7, #4]
 8005a32:	f7fe ff6a 	bl	800490a <HAL_UARTEx_RxEventCallback>
 8005a36:	e002      	b.n	8005a3e <UART_RxISR_16BIT_FIFOEN+0x18e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8005a38:	6878      	ldr	r0, [r7, #4]
 8005a3a:	f000 fad3 	bl	8005fe4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	2200      	movs	r2, #0
 8005a42:	66da      	str	r2, [r3, #108]	; 0x6c
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8005a44:	8afb      	ldrh	r3, [r7, #22]
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d005      	beq.n	8005a56 <UART_RxISR_16BIT_FIFOEN+0x1a6>
 8005a4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a4c:	f003 0320 	and.w	r3, r3, #32
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	f47f af4c 	bne.w	80058ee <UART_RxISR_16BIT_FIFOEN+0x3e>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8005a5c:	81fb      	strh	r3, [r7, #14]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8005a5e:	89fb      	ldrh	r3, [r7, #14]
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d021      	beq.n	8005aa8 <UART_RxISR_16BIT_FIFOEN+0x1f8>
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8005a6a:	89fa      	ldrh	r2, [r7, #14]
 8005a6c:	429a      	cmp	r2, r3
 8005a6e:	d21b      	bcs.n	8005aa8 <UART_RxISR_16BIT_FIFOEN+0x1f8>
    {
      /* Disable the UART RXFT interrupt*/
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	689a      	ldr	r2, [r3, #8]
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8005a7e:	609a      	str	r2, [r3, #8]

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	4a0b      	ldr	r2, [pc, #44]	; (8005ab0 <UART_RxISR_16BIT_FIFOEN+0x200>)
 8005a84:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	681a      	ldr	r2, [r3, #0]
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	f042 0220 	orr.w	r2, r2, #32
 8005a94:	601a      	str	r2, [r3, #0]
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005a96:	e007      	b.n	8005aa8 <UART_RxISR_16BIT_FIFOEN+0x1f8>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	699a      	ldr	r2, [r3, #24]
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	f042 0208 	orr.w	r2, r2, #8
 8005aa6:	619a      	str	r2, [r3, #24]
}
 8005aa8:	bf00      	nop
 8005aaa:	3728      	adds	r7, #40	; 0x28
 8005aac:	46bd      	mov	sp, r7
 8005aae:	bd80      	pop	{r7, pc}
 8005ab0:	080055d3 	.word	0x080055d3

08005ab4 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8005ab4:	b480      	push	{r7}
 8005ab6:	b083      	sub	sp, #12
 8005ab8:	af00      	add	r7, sp, #0
 8005aba:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8005abc:	bf00      	nop
 8005abe:	370c      	adds	r7, #12
 8005ac0:	46bd      	mov	sp, r7
 8005ac2:	bc80      	pop	{r7}
 8005ac4:	4770      	bx	lr

08005ac6 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8005ac6:	b480      	push	{r7}
 8005ac8:	b083      	sub	sp, #12
 8005aca:	af00      	add	r7, sp, #0
 8005acc:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8005ace:	bf00      	nop
 8005ad0:	370c      	adds	r7, #12
 8005ad2:	46bd      	mov	sp, r7
 8005ad4:	bc80      	pop	{r7}
 8005ad6:	4770      	bx	lr

08005ad8 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8005ad8:	b480      	push	{r7}
 8005ada:	b083      	sub	sp, #12
 8005adc:	af00      	add	r7, sp, #0
 8005ade:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8005ae0:	bf00      	nop
 8005ae2:	370c      	adds	r7, #12
 8005ae4:	46bd      	mov	sp, r7
 8005ae6:	bc80      	pop	{r7}
 8005ae8:	4770      	bx	lr

08005aea <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8005aea:	b480      	push	{r7}
 8005aec:	b085      	sub	sp, #20
 8005aee:	af00      	add	r7, sp, #0
 8005af0:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8005af8:	2b01      	cmp	r3, #1
 8005afa:	d101      	bne.n	8005b00 <HAL_UARTEx_DisableFifoMode+0x16>
 8005afc:	2302      	movs	r3, #2
 8005afe:	e027      	b.n	8005b50 <HAL_UARTEx_DisableFifoMode+0x66>
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	2201      	movs	r2, #1
 8005b04:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	2224      	movs	r2, #36	; 0x24
 8005b0c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	681a      	ldr	r2, [r3, #0]
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	f022 0201 	bic.w	r2, r2, #1
 8005b26:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8005b2e:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	2200      	movs	r2, #0
 8005b34:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	68fa      	ldr	r2, [r7, #12]
 8005b3c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	2220      	movs	r2, #32
 8005b42:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	2200      	movs	r2, #0
 8005b4a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8005b4e:	2300      	movs	r3, #0
}
 8005b50:	4618      	mov	r0, r3
 8005b52:	3714      	adds	r7, #20
 8005b54:	46bd      	mov	sp, r7
 8005b56:	bc80      	pop	{r7}
 8005b58:	4770      	bx	lr

08005b5a <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005b5a:	b580      	push	{r7, lr}
 8005b5c:	b084      	sub	sp, #16
 8005b5e:	af00      	add	r7, sp, #0
 8005b60:	6078      	str	r0, [r7, #4]
 8005b62:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8005b6a:	2b01      	cmp	r3, #1
 8005b6c:	d101      	bne.n	8005b72 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8005b6e:	2302      	movs	r3, #2
 8005b70:	e02d      	b.n	8005bce <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	2201      	movs	r2, #1
 8005b76:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	2224      	movs	r2, #36	; 0x24
 8005b7e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	681a      	ldr	r2, [r3, #0]
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	f022 0201 	bic.w	r2, r2, #1
 8005b98:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	689b      	ldr	r3, [r3, #8]
 8005ba0:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	683a      	ldr	r2, [r7, #0]
 8005baa:	430a      	orrs	r2, r1
 8005bac:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005bae:	6878      	ldr	r0, [r7, #4]
 8005bb0:	f000 f850 	bl	8005c54 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	68fa      	ldr	r2, [r7, #12]
 8005bba:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	2220      	movs	r2, #32
 8005bc0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	2200      	movs	r2, #0
 8005bc8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8005bcc:	2300      	movs	r3, #0
}
 8005bce:	4618      	mov	r0, r3
 8005bd0:	3710      	adds	r7, #16
 8005bd2:	46bd      	mov	sp, r7
 8005bd4:	bd80      	pop	{r7, pc}

08005bd6 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005bd6:	b580      	push	{r7, lr}
 8005bd8:	b084      	sub	sp, #16
 8005bda:	af00      	add	r7, sp, #0
 8005bdc:	6078      	str	r0, [r7, #4]
 8005bde:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8005be6:	2b01      	cmp	r3, #1
 8005be8:	d101      	bne.n	8005bee <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8005bea:	2302      	movs	r3, #2
 8005bec:	e02d      	b.n	8005c4a <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	2201      	movs	r2, #1
 8005bf2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	2224      	movs	r2, #36	; 0x24
 8005bfa:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	681a      	ldr	r2, [r3, #0]
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	f022 0201 	bic.w	r2, r2, #1
 8005c14:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	689b      	ldr	r3, [r3, #8]
 8005c1c:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	683a      	ldr	r2, [r7, #0]
 8005c26:	430a      	orrs	r2, r1
 8005c28:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005c2a:	6878      	ldr	r0, [r7, #4]
 8005c2c:	f000 f812 	bl	8005c54 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	68fa      	ldr	r2, [r7, #12]
 8005c36:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	2220      	movs	r2, #32
 8005c3c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	2200      	movs	r2, #0
 8005c44:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8005c48:	2300      	movs	r3, #0
}
 8005c4a:	4618      	mov	r0, r3
 8005c4c:	3710      	adds	r7, #16
 8005c4e:	46bd      	mov	sp, r7
 8005c50:	bd80      	pop	{r7, pc}
	...

08005c54 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8005c54:	b480      	push	{r7}
 8005c56:	b089      	sub	sp, #36	; 0x24
 8005c58:	af00      	add	r7, sp, #0
 8005c5a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_depth;
  uint8_t tx_fifo_depth;
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
 8005c5c:	4a2e      	ldr	r2, [pc, #184]	; (8005d18 <UARTEx_SetNbDataToProcess+0xc4>)
 8005c5e:	f107 0314 	add.w	r3, r7, #20
 8005c62:	e892 0003 	ldmia.w	r2, {r0, r1}
 8005c66:	e883 0003 	stmia.w	r3, {r0, r1}
  uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};
 8005c6a:	4a2c      	ldr	r2, [pc, #176]	; (8005d1c <UARTEx_SetNbDataToProcess+0xc8>)
 8005c6c:	f107 030c 	add.w	r3, r7, #12
 8005c70:	e892 0003 	ldmia.w	r2, {r0, r1}
 8005c74:	e883 0003 	stmia.w	r3, {r0, r1}

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005c7c:	2b00      	cmp	r3, #0
 8005c7e:	d108      	bne.n	8005c92 <UARTEx_SetNbDataToProcess+0x3e>
  {
    huart->NbTxDataToProcess = 1U;
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	2201      	movs	r2, #1
 8005c84:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	2201      	movs	r2, #1
 8005c8c:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8005c90:	e03d      	b.n	8005d0e <UARTEx_SetNbDataToProcess+0xba>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8005c92:	2308      	movs	r3, #8
 8005c94:	77fb      	strb	r3, [r7, #31]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8005c96:	2308      	movs	r3, #8
 8005c98:	77bb      	strb	r3, [r7, #30]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	689b      	ldr	r3, [r3, #8]
 8005ca0:	0e5b      	lsrs	r3, r3, #25
 8005ca2:	b2db      	uxtb	r3, r3
 8005ca4:	f003 0307 	and.w	r3, r3, #7
 8005ca8:	777b      	strb	r3, [r7, #29]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	689b      	ldr	r3, [r3, #8]
 8005cb0:	0f5b      	lsrs	r3, r3, #29
 8005cb2:	b2db      	uxtb	r3, r3
 8005cb4:	f003 0307 	and.w	r3, r3, #7
 8005cb8:	773b      	strb	r3, [r7, #28]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005cba:	7fbb      	ldrb	r3, [r7, #30]
 8005cbc:	7f3a      	ldrb	r2, [r7, #28]
 8005cbe:	f107 0120 	add.w	r1, r7, #32
 8005cc2:	440a      	add	r2, r1
 8005cc4:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 8005cc8:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8005ccc:	7f3a      	ldrb	r2, [r7, #28]
 8005cce:	f107 0120 	add.w	r1, r7, #32
 8005cd2:	440a      	add	r2, r1
 8005cd4:	f812 2c14 	ldrb.w	r2, [r2, #-20]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005cd8:	fb93 f3f2 	sdiv	r3, r3, r2
 8005cdc:	b29a      	uxth	r2, r3
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005ce4:	7ffb      	ldrb	r3, [r7, #31]
 8005ce6:	7f7a      	ldrb	r2, [r7, #29]
 8005ce8:	f107 0120 	add.w	r1, r7, #32
 8005cec:	440a      	add	r2, r1
 8005cee:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 8005cf2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8005cf6:	7f7a      	ldrb	r2, [r7, #29]
 8005cf8:	f107 0120 	add.w	r1, r7, #32
 8005cfc:	440a      	add	r2, r1
 8005cfe:	f812 2c14 	ldrb.w	r2, [r2, #-20]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005d02:	fb93 f3f2 	sdiv	r3, r3, r2
 8005d06:	b29a      	uxth	r2, r3
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8005d0e:	bf00      	nop
 8005d10:	3724      	adds	r7, #36	; 0x24
 8005d12:	46bd      	mov	sp, r7
 8005d14:	bc80      	pop	{r7}
 8005d16:	4770      	bx	lr
 8005d18:	0800f900 	.word	0x0800f900
 8005d1c:	0800f908 	.word	0x0800f908

08005d20 <commandTestCallback>:
};

/********************************
 * Static Functions
 ********************************/
static BaseType_t commandTestCallback(char *pcWriteBuffer, size_t xWriteBufferLen, const char *pcCommandString) {
 8005d20:	b590      	push	{r4, r7, lr}
 8005d22:	b085      	sub	sp, #20
 8005d24:	af00      	add	r7, sp, #0
 8005d26:	60f8      	str	r0, [r7, #12]
 8005d28:	60b9      	str	r1, [r7, #8]
 8005d2a:	607a      	str	r2, [r7, #4]
	memset(pcWriteBuffer, 0, xWriteBufferLen);
 8005d2c:	68ba      	ldr	r2, [r7, #8]
 8005d2e:	2100      	movs	r1, #0
 8005d30:	68f8      	ldr	r0, [r7, #12]
 8005d32:	f006 fefe 	bl	800cb32 <memset>

	strcpy(pcWriteBuffer, "Hello World\r\n");
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	4a06      	ldr	r2, [pc, #24]	; (8005d54 <commandTestCallback+0x34>)
 8005d3a:	461c      	mov	r4, r3
 8005d3c:	4613      	mov	r3, r2
 8005d3e:	cb07      	ldmia	r3!, {r0, r1, r2}
 8005d40:	6020      	str	r0, [r4, #0]
 8005d42:	6061      	str	r1, [r4, #4]
 8005d44:	60a2      	str	r2, [r4, #8]
 8005d46:	881b      	ldrh	r3, [r3, #0]
 8005d48:	81a3      	strh	r3, [r4, #12]

	return pdFALSE;
 8005d4a:	2300      	movs	r3, #0
}
 8005d4c:	4618      	mov	r0, r3
 8005d4e:	3714      	adds	r7, #20
 8005d50:	46bd      	mov	sp, r7
 8005d52:	bd90      	pop	{r4, r7, pc}
 8005d54:	0800fa2c 	.word	0x0800fa2c

08005d58 <commandFreqCallback>:

static BaseType_t commandFreqCallback(char *pcWriteBuffer, size_t xWriteBufferLen, const char *pcCommandString) {
 8005d58:	b5b0      	push	{r4, r5, r7, lr}
 8005d5a:	b08a      	sub	sp, #40	; 0x28
 8005d5c:	af02      	add	r7, sp, #8
 8005d5e:	60f8      	str	r0, [r7, #12]
 8005d60:	60b9      	str	r1, [r7, #8]
 8005d62:	607a      	str	r2, [r7, #4]
	memset(pcWriteBuffer, 0, xWriteBufferLen);
 8005d64:	68ba      	ldr	r2, [r7, #8]
 8005d66:	2100      	movs	r1, #0
 8005d68:	68f8      	ldr	r0, [r7, #12]
 8005d6a:	f006 fee2 	bl	800cb32 <memset>

	BaseType_t paramLen;
	const char *param = FreeRTOS_CLIGetParameter(pcCommandString, 1, &paramLen);
 8005d6e:	f107 0314 	add.w	r3, r7, #20
 8005d72:	461a      	mov	r2, r3
 8005d74:	2101      	movs	r1, #1
 8005d76:	6878      	ldr	r0, [r7, #4]
 8005d78:	f003 fb3a 	bl	80093f0 <FreeRTOS_CLIGetParameter>
 8005d7c:	61f8      	str	r0, [r7, #28]

	if (param == NULL) { /* No arguments */
 8005d7e:	69fb      	ldr	r3, [r7, #28]
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	d114      	bne.n	8005dae <commandFreqCallback+0x56>
		snprintf(pcWriteBuffer, xWriteBufferLen, "Frequency = %.3f MHz\r\n", SubghzApp_GetFreq() / 1.0e6);
 8005d84:	f006 fa0e 	bl	800c1a4 <SubghzApp_GetFreq>
 8005d88:	4603      	mov	r3, r0
 8005d8a:	4618      	mov	r0, r3
 8005d8c:	f7fa fb92 	bl	80004b4 <__aeabi_ui2d>
 8005d90:	a321      	add	r3, pc, #132	; (adr r3, 8005e18 <commandFreqCallback+0xc0>)
 8005d92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d96:	f7fa fd31 	bl	80007fc <__aeabi_ddiv>
 8005d9a:	4602      	mov	r2, r0
 8005d9c:	460b      	mov	r3, r1
 8005d9e:	e9cd 2300 	strd	r2, r3, [sp]
 8005da2:	4a1f      	ldr	r2, [pc, #124]	; (8005e20 <commandFreqCallback+0xc8>)
 8005da4:	68b9      	ldr	r1, [r7, #8]
 8005da6:	68f8      	ldr	r0, [r7, #12]
 8005da8:	f007 fbfc 	bl	800d5a4 <sniprintf>
 8005dac:	e02c      	b.n	8005e08 <commandFreqCallback+0xb0>
	} else {
		uint32_t newFreq = atoll(param);
 8005dae:	69f8      	ldr	r0, [r7, #28]
 8005db0:	f006 fd8a 	bl	800c8c8 <atoll>
 8005db4:	4602      	mov	r2, r0
 8005db6:	460b      	mov	r3, r1
 8005db8:	4613      	mov	r3, r2
 8005dba:	61bb      	str	r3, [r7, #24]

		if (newFreq >= 1e6 && newFreq < 1e9) {
 8005dbc:	69bb      	ldr	r3, [r7, #24]
 8005dbe:	4a19      	ldr	r2, [pc, #100]	; (8005e24 <commandFreqCallback+0xcc>)
 8005dc0:	4293      	cmp	r3, r2
 8005dc2:	d916      	bls.n	8005df2 <commandFreqCallback+0x9a>
 8005dc4:	69bb      	ldr	r3, [r7, #24]
 8005dc6:	4a18      	ldr	r2, [pc, #96]	; (8005e28 <commandFreqCallback+0xd0>)
 8005dc8:	4293      	cmp	r3, r2
 8005dca:	d812      	bhi.n	8005df2 <commandFreqCallback+0x9a>
			SubghzApp_SetFreq(newFreq);
 8005dcc:	69b8      	ldr	r0, [r7, #24]
 8005dce:	f006 f9f3 	bl	800c1b8 <SubghzApp_SetFreq>
			strcpy(pcWriteBuffer, "Frequency Set Successfully\r\n");
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	4a15      	ldr	r2, [pc, #84]	; (8005e2c <commandFreqCallback+0xd4>)
 8005dd6:	461d      	mov	r5, r3
 8005dd8:	4614      	mov	r4, r2
 8005dda:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005ddc:	6028      	str	r0, [r5, #0]
 8005dde:	6069      	str	r1, [r5, #4]
 8005de0:	60aa      	str	r2, [r5, #8]
 8005de2:	60eb      	str	r3, [r5, #12]
 8005de4:	cc07      	ldmia	r4!, {r0, r1, r2}
 8005de6:	6128      	str	r0, [r5, #16]
 8005de8:	6169      	str	r1, [r5, #20]
 8005dea:	61aa      	str	r2, [r5, #24]
 8005dec:	7823      	ldrb	r3, [r4, #0]
 8005dee:	772b      	strb	r3, [r5, #28]
 8005df0:	e00a      	b.n	8005e08 <commandFreqCallback+0xb0>
		} else {
			strcpy(pcWriteBuffer, "Invalid Frequency\r\n");
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	4a0e      	ldr	r2, [pc, #56]	; (8005e30 <commandFreqCallback+0xd8>)
 8005df6:	461d      	mov	r5, r3
 8005df8:	4614      	mov	r4, r2
 8005dfa:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005dfc:	6028      	str	r0, [r5, #0]
 8005dfe:	6069      	str	r1, [r5, #4]
 8005e00:	60aa      	str	r2, [r5, #8]
 8005e02:	60eb      	str	r3, [r5, #12]
 8005e04:	6820      	ldr	r0, [r4, #0]
 8005e06:	6128      	str	r0, [r5, #16]
		}
	}


	return pdFALSE;
 8005e08:	2300      	movs	r3, #0
}
 8005e0a:	4618      	mov	r0, r3
 8005e0c:	3720      	adds	r7, #32
 8005e0e:	46bd      	mov	sp, r7
 8005e10:	bdb0      	pop	{r4, r5, r7, pc}
 8005e12:	bf00      	nop
 8005e14:	f3af 8000 	nop.w
 8005e18:	00000000 	.word	0x00000000
 8005e1c:	412e8480 	.word	0x412e8480
 8005e20:	0800fa3c 	.word	0x0800fa3c
 8005e24:	000f423f 	.word	0x000f423f
 8005e28:	3b9ac9ff 	.word	0x3b9ac9ff
 8005e2c:	0800fa54 	.word	0x0800fa54
 8005e30:	0800fa74 	.word	0x0800fa74

08005e34 <commandPowerCallback>:

static BaseType_t commandPowerCallback(char *pcWriteBuffer, size_t xWriteBufferLen, const char *pcCommandString) {
 8005e34:	b5b0      	push	{r4, r5, r7, lr}
 8005e36:	b088      	sub	sp, #32
 8005e38:	af00      	add	r7, sp, #0
 8005e3a:	60f8      	str	r0, [r7, #12]
 8005e3c:	60b9      	str	r1, [r7, #8]
 8005e3e:	607a      	str	r2, [r7, #4]
	memset(pcWriteBuffer, 0, xWriteBufferLen);
 8005e40:	68ba      	ldr	r2, [r7, #8]
 8005e42:	2100      	movs	r1, #0
 8005e44:	68f8      	ldr	r0, [r7, #12]
 8005e46:	f006 fe74 	bl	800cb32 <memset>

	BaseType_t paramLen;
	const char *param = FreeRTOS_CLIGetParameter(pcCommandString, 1, &paramLen);
 8005e4a:	f107 0314 	add.w	r3, r7, #20
 8005e4e:	461a      	mov	r2, r3
 8005e50:	2101      	movs	r1, #1
 8005e52:	6878      	ldr	r0, [r7, #4]
 8005e54:	f003 facc 	bl	80093f0 <FreeRTOS_CLIGetParameter>
 8005e58:	61f8      	str	r0, [r7, #28]

	if (param == NULL) { /* No arguments */
 8005e5a:	69fb      	ldr	r3, [r7, #28]
 8005e5c:	2b00      	cmp	r3, #0
 8005e5e:	d108      	bne.n	8005e72 <commandPowerCallback+0x3e>
		snprintf(pcWriteBuffer, xWriteBufferLen, "Power = %lu dBm\r\n", SubghzApp_GetPower());
 8005e60:	f006 f9c0 	bl	800c1e4 <SubghzApp_GetPower>
 8005e64:	4603      	mov	r3, r0
 8005e66:	4a1a      	ldr	r2, [pc, #104]	; (8005ed0 <commandPowerCallback+0x9c>)
 8005e68:	68b9      	ldr	r1, [r7, #8]
 8005e6a:	68f8      	ldr	r0, [r7, #12]
 8005e6c:	f007 fb9a 	bl	800d5a4 <sniprintf>
 8005e70:	e029      	b.n	8005ec6 <commandPowerCallback+0x92>
	} else {
		uint32_t newPower = atoll(param);
 8005e72:	69f8      	ldr	r0, [r7, #28]
 8005e74:	f006 fd28 	bl	800c8c8 <atoll>
 8005e78:	4602      	mov	r2, r0
 8005e7a:	460b      	mov	r3, r1
 8005e7c:	4613      	mov	r3, r2
 8005e7e:	61bb      	str	r3, [r7, #24]

		if (newPower > 0 && newPower <= 22) {
 8005e80:	69bb      	ldr	r3, [r7, #24]
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	d014      	beq.n	8005eb0 <commandPowerCallback+0x7c>
 8005e86:	69bb      	ldr	r3, [r7, #24]
 8005e88:	2b16      	cmp	r3, #22
 8005e8a:	d811      	bhi.n	8005eb0 <commandPowerCallback+0x7c>
			SubghzApp_SetPower(newPower);
 8005e8c:	69b8      	ldr	r0, [r7, #24]
 8005e8e:	f006 f9b3 	bl	800c1f8 <SubghzApp_SetPower>
			strcpy(pcWriteBuffer, "Power Set Successfully\r\n");
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	4a0f      	ldr	r2, [pc, #60]	; (8005ed4 <commandPowerCallback+0xa0>)
 8005e96:	461d      	mov	r5, r3
 8005e98:	4614      	mov	r4, r2
 8005e9a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005e9c:	6028      	str	r0, [r5, #0]
 8005e9e:	6069      	str	r1, [r5, #4]
 8005ea0:	60aa      	str	r2, [r5, #8]
 8005ea2:	60eb      	str	r3, [r5, #12]
 8005ea4:	cc03      	ldmia	r4!, {r0, r1}
 8005ea6:	6128      	str	r0, [r5, #16]
 8005ea8:	6169      	str	r1, [r5, #20]
 8005eaa:	7823      	ldrb	r3, [r4, #0]
 8005eac:	762b      	strb	r3, [r5, #24]
 8005eae:	e00a      	b.n	8005ec6 <commandPowerCallback+0x92>
		} else {
			strcpy(pcWriteBuffer, "Power Frequency\r\n");
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	4a09      	ldr	r2, [pc, #36]	; (8005ed8 <commandPowerCallback+0xa4>)
 8005eb4:	461d      	mov	r5, r3
 8005eb6:	4614      	mov	r4, r2
 8005eb8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005eba:	6028      	str	r0, [r5, #0]
 8005ebc:	6069      	str	r1, [r5, #4]
 8005ebe:	60aa      	str	r2, [r5, #8]
 8005ec0:	60eb      	str	r3, [r5, #12]
 8005ec2:	8823      	ldrh	r3, [r4, #0]
 8005ec4:	822b      	strh	r3, [r5, #16]
		}
	}


	return pdFALSE;
 8005ec6:	2300      	movs	r3, #0
}
 8005ec8:	4618      	mov	r0, r3
 8005eca:	3720      	adds	r7, #32
 8005ecc:	46bd      	mov	sp, r7
 8005ece:	bdb0      	pop	{r4, r5, r7, pc}
 8005ed0:	0800fa88 	.word	0x0800fa88
 8005ed4:	0800fa9c 	.word	0x0800fa9c
 8005ed8:	0800fab8 	.word	0x0800fab8

08005edc <commandTransmitCallback>:

static BaseType_t commandTransmitCallback(char *pcWriteBuffer, size_t xWriteBufferLen, const char *pcCommandString) {
 8005edc:	b5b0      	push	{r4, r5, r7, lr}
 8005ede:	b086      	sub	sp, #24
 8005ee0:	af00      	add	r7, sp, #0
 8005ee2:	60f8      	str	r0, [r7, #12]
 8005ee4:	60b9      	str	r1, [r7, #8]
 8005ee6:	607a      	str	r2, [r7, #4]
	BaseType_t paramLen;
	const char *param = FreeRTOS_CLIGetParameter(pcCommandString, 1, &paramLen);
 8005ee8:	f107 0310 	add.w	r3, r7, #16
 8005eec:	461a      	mov	r2, r3
 8005eee:	2101      	movs	r1, #1
 8005ef0:	6878      	ldr	r0, [r7, #4]
 8005ef2:	f003 fa7d 	bl	80093f0 <FreeRTOS_CLIGetParameter>
 8005ef6:	6178      	str	r0, [r7, #20]

	if (param != NULL && paramLen < 64) {
 8005ef8:	697b      	ldr	r3, [r7, #20]
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d017      	beq.n	8005f2e <commandTransmitCallback+0x52>
 8005efe:	693b      	ldr	r3, [r7, #16]
 8005f00:	2b3f      	cmp	r3, #63	; 0x3f
 8005f02:	dc14      	bgt.n	8005f2e <commandTransmitCallback+0x52>
		SubghzApp_Sent((char *) param, paramLen);
 8005f04:	693b      	ldr	r3, [r7, #16]
 8005f06:	b2db      	uxtb	r3, r3
 8005f08:	4619      	mov	r1, r3
 8005f0a:	6978      	ldr	r0, [r7, #20]
 8005f0c:	f006 f938 	bl	800c180 <SubghzApp_Sent>
		strcpy(pcWriteBuffer, "Successful Tranmission\r\n");
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	4a0f      	ldr	r2, [pc, #60]	; (8005f50 <commandTransmitCallback+0x74>)
 8005f14:	461d      	mov	r5, r3
 8005f16:	4614      	mov	r4, r2
 8005f18:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005f1a:	6028      	str	r0, [r5, #0]
 8005f1c:	6069      	str	r1, [r5, #4]
 8005f1e:	60aa      	str	r2, [r5, #8]
 8005f20:	60eb      	str	r3, [r5, #12]
 8005f22:	cc03      	ldmia	r4!, {r0, r1}
 8005f24:	6128      	str	r0, [r5, #16]
 8005f26:	6169      	str	r1, [r5, #20]
 8005f28:	7823      	ldrb	r3, [r4, #0]
 8005f2a:	762b      	strb	r3, [r5, #24]
 8005f2c:	e00a      	b.n	8005f44 <commandTransmitCallback+0x68>
	} else {
		strcpy(pcWriteBuffer, "Invalid Arguments\r\n");
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	4a08      	ldr	r2, [pc, #32]	; (8005f54 <commandTransmitCallback+0x78>)
 8005f32:	461d      	mov	r5, r3
 8005f34:	4614      	mov	r4, r2
 8005f36:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005f38:	6028      	str	r0, [r5, #0]
 8005f3a:	6069      	str	r1, [r5, #4]
 8005f3c:	60aa      	str	r2, [r5, #8]
 8005f3e:	60eb      	str	r3, [r5, #12]
 8005f40:	6820      	ldr	r0, [r4, #0]
 8005f42:	6128      	str	r0, [r5, #16]
	}

	return pdFALSE;
 8005f44:	2300      	movs	r3, #0
}
 8005f46:	4618      	mov	r0, r3
 8005f48:	3718      	adds	r7, #24
 8005f4a:	46bd      	mov	sp, r7
 8005f4c:	bdb0      	pop	{r4, r5, r7, pc}
 8005f4e:	bf00      	nop
 8005f50:	0800facc 	.word	0x0800facc
 8005f54:	0800fae8 	.word	0x0800fae8

08005f58 <cliTask>:

static void cliTask (void *argument) {
 8005f58:	b580      	push	{r7, lr}
 8005f5a:	b082      	sub	sp, #8
 8005f5c:	af00      	add	r7, sp, #0
 8005f5e:	6078      	str	r0, [r7, #4]
	static char rxdata[CLI_BUF_SIZE];
	static char txdata[CLI_BUF_SIZE];

	HAL_UART_Receive_IT(&huart2, &cliByteRecved, 1);
 8005f60:	2201      	movs	r2, #1
 8005f62:	4919      	ldr	r1, [pc, #100]	; (8005fc8 <cliTask+0x70>)
 8005f64:	4819      	ldr	r0, [pc, #100]	; (8005fcc <cliTask+0x74>)
 8005f66:	f7fe fa63 	bl	8004430 <HAL_UART_Receive_IT>

	for (;;) {
		if (osMessageQueueGet(cliQueue, rxdata, 0, osWaitForever) == osOK) {
 8005f6a:	4b19      	ldr	r3, [pc, #100]	; (8005fd0 <cliTask+0x78>)
 8005f6c:	6818      	ldr	r0, [r3, #0]
 8005f6e:	f04f 33ff 	mov.w	r3, #4294967295
 8005f72:	2200      	movs	r2, #0
 8005f74:	4917      	ldr	r1, [pc, #92]	; (8005fd4 <cliTask+0x7c>)
 8005f76:	f000 fb67 	bl	8006648 <osMessageQueueGet>
 8005f7a:	4603      	mov	r3, r0
 8005f7c:	2b00      	cmp	r3, #0
 8005f7e:	d11e      	bne.n	8005fbe <cliTask+0x66>
			/* Received Command */
			static uint8_t moreData;

			do {
				moreData = FreeRTOS_CLIProcessCommand(rxdata, txdata, CLI_BUF_SIZE);
 8005f80:	2280      	movs	r2, #128	; 0x80
 8005f82:	4915      	ldr	r1, [pc, #84]	; (8005fd8 <cliTask+0x80>)
 8005f84:	4813      	ldr	r0, [pc, #76]	; (8005fd4 <cliTask+0x7c>)
 8005f86:	f003 f9ad 	bl	80092e4 <FreeRTOS_CLIProcessCommand>
 8005f8a:	4603      	mov	r3, r0
 8005f8c:	b2da      	uxtb	r2, r3
 8005f8e:	4b13      	ldr	r3, [pc, #76]	; (8005fdc <cliTask+0x84>)
 8005f90:	701a      	strb	r2, [r3, #0]

				responseSent = 0;
 8005f92:	4b13      	ldr	r3, [pc, #76]	; (8005fe0 <cliTask+0x88>)
 8005f94:	2200      	movs	r2, #0
 8005f96:	701a      	strb	r2, [r3, #0]
				HAL_UART_Transmit_IT(&huart2, (uint8_t *) txdata, strlen(txdata));
 8005f98:	480f      	ldr	r0, [pc, #60]	; (8005fd8 <cliTask+0x80>)
 8005f9a:	f7fa f8f1 	bl	8000180 <strlen>
 8005f9e:	4603      	mov	r3, r0
 8005fa0:	b29b      	uxth	r3, r3
 8005fa2:	461a      	mov	r2, r3
 8005fa4:	490c      	ldr	r1, [pc, #48]	; (8005fd8 <cliTask+0x80>)
 8005fa6:	4809      	ldr	r0, [pc, #36]	; (8005fcc <cliTask+0x74>)
 8005fa8:	f7fe f9be 	bl	8004328 <HAL_UART_Transmit_IT>

				while (!responseSent);
 8005fac:	bf00      	nop
 8005fae:	4b0c      	ldr	r3, [pc, #48]	; (8005fe0 <cliTask+0x88>)
 8005fb0:	781b      	ldrb	r3, [r3, #0]
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d0fb      	beq.n	8005fae <cliTask+0x56>
			} while (moreData != pdFALSE);
 8005fb6:	4b09      	ldr	r3, [pc, #36]	; (8005fdc <cliTask+0x84>)
 8005fb8:	781b      	ldrb	r3, [r3, #0]
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	d1e0      	bne.n	8005f80 <cliTask+0x28>

		}

		osDelay(10);
 8005fbe:	200a      	movs	r0, #10
 8005fc0:	f000 fa1a 	bl	80063f8 <osDelay>
		if (osMessageQueueGet(cliQueue, rxdata, 0, osWaitForever) == osOK) {
 8005fc4:	e7d1      	b.n	8005f6a <cliTask+0x12>
 8005fc6:	bf00      	nop
 8005fc8:	20002780 	.word	0x20002780
 8005fcc:	200026ec 	.word	0x200026ec
 8005fd0:	200002f0 	.word	0x200002f0
 8005fd4:	200002f4 	.word	0x200002f4
 8005fd8:	20000374 	.word	0x20000374
 8005fdc:	200003f4 	.word	0x200003f4
 8005fe0:	200002e8 	.word	0x200002e8

08005fe4 <HAL_UART_RxCpltCallback>:
}

/********************************
 * UART Callback
 ********************************/
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8005fe4:	b580      	push	{r7, lr}
 8005fe6:	b082      	sub	sp, #8
 8005fe8:	af00      	add	r7, sp, #0
 8005fea:	6078      	str	r0, [r7, #4]
	HAL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin);
 8005fec:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005ff0:	482a      	ldr	r0, [pc, #168]	; (800609c <HAL_UART_RxCpltCallback+0xb8>)
 8005ff2:	f7fb fee4 	bl	8001dbe <HAL_GPIO_TogglePin>

	if (huart != &huart2) {
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	4a29      	ldr	r2, [pc, #164]	; (80060a0 <HAL_UART_RxCpltCallback+0xbc>)
 8005ffa:	4293      	cmp	r3, r2
 8005ffc:	d149      	bne.n	8006092 <HAL_UART_RxCpltCallback+0xae>
		return;
	}

	/* Add Byte to long buffer */
	recvBuf[recvBufSize] = cliByteRecved;
 8005ffe:	4b29      	ldr	r3, [pc, #164]	; (80060a4 <HAL_UART_RxCpltCallback+0xc0>)
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	4a29      	ldr	r2, [pc, #164]	; (80060a8 <HAL_UART_RxCpltCallback+0xc4>)
 8006004:	7811      	ldrb	r1, [r2, #0]
 8006006:	4a29      	ldr	r2, [pc, #164]	; (80060ac <HAL_UART_RxCpltCallback+0xc8>)
 8006008:	54d1      	strb	r1, [r2, r3]
	recvBufSize++;
 800600a:	4b26      	ldr	r3, [pc, #152]	; (80060a4 <HAL_UART_RxCpltCallback+0xc0>)
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	3301      	adds	r3, #1
 8006010:	4a24      	ldr	r2, [pc, #144]	; (80060a4 <HAL_UART_RxCpltCallback+0xc0>)
 8006012:	6013      	str	r3, [r2, #0]

	/* Check if we got \r\n */
	if (recvBufSize != 0 && recvBuf[recvBufSize - 2] == '\r' && recvBuf[recvBufSize - 1] == '\n') {
 8006014:	4b23      	ldr	r3, [pc, #140]	; (80060a4 <HAL_UART_RxCpltCallback+0xc0>)
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	2b00      	cmp	r3, #0
 800601a:	d028      	beq.n	800606e <HAL_UART_RxCpltCallback+0x8a>
 800601c:	4b21      	ldr	r3, [pc, #132]	; (80060a4 <HAL_UART_RxCpltCallback+0xc0>)
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	3b02      	subs	r3, #2
 8006022:	4a22      	ldr	r2, [pc, #136]	; (80060ac <HAL_UART_RxCpltCallback+0xc8>)
 8006024:	5cd3      	ldrb	r3, [r2, r3]
 8006026:	2b0d      	cmp	r3, #13
 8006028:	d121      	bne.n	800606e <HAL_UART_RxCpltCallback+0x8a>
 800602a:	4b1e      	ldr	r3, [pc, #120]	; (80060a4 <HAL_UART_RxCpltCallback+0xc0>)
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	3b01      	subs	r3, #1
 8006030:	4a1e      	ldr	r2, [pc, #120]	; (80060ac <HAL_UART_RxCpltCallback+0xc8>)
 8006032:	5cd3      	ldrb	r3, [r2, r3]
 8006034:	2b0a      	cmp	r3, #10
 8006036:	d11a      	bne.n	800606e <HAL_UART_RxCpltCallback+0x8a>
		/* Add Message to Queue */
		recvBuf[recvBufSize - 1] = 0;
 8006038:	4b1a      	ldr	r3, [pc, #104]	; (80060a4 <HAL_UART_RxCpltCallback+0xc0>)
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	3b01      	subs	r3, #1
 800603e:	4a1b      	ldr	r2, [pc, #108]	; (80060ac <HAL_UART_RxCpltCallback+0xc8>)
 8006040:	2100      	movs	r1, #0
 8006042:	54d1      	strb	r1, [r2, r3]
		recvBuf[recvBufSize - 2] = 0;
 8006044:	4b17      	ldr	r3, [pc, #92]	; (80060a4 <HAL_UART_RxCpltCallback+0xc0>)
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	3b02      	subs	r3, #2
 800604a:	4a18      	ldr	r2, [pc, #96]	; (80060ac <HAL_UART_RxCpltCallback+0xc8>)
 800604c:	2100      	movs	r1, #0
 800604e:	54d1      	strb	r1, [r2, r3]
		osMessageQueuePut(cliQueue, &recvBuf, 0, 0);
 8006050:	4b17      	ldr	r3, [pc, #92]	; (80060b0 <HAL_UART_RxCpltCallback+0xcc>)
 8006052:	6818      	ldr	r0, [r3, #0]
 8006054:	2300      	movs	r3, #0
 8006056:	2200      	movs	r2, #0
 8006058:	4914      	ldr	r1, [pc, #80]	; (80060ac <HAL_UART_RxCpltCallback+0xc8>)
 800605a:	f000 fa81 	bl	8006560 <osMessageQueuePut>
		memset(recvBuf, 0, CLI_BUF_SIZE);
 800605e:	2280      	movs	r2, #128	; 0x80
 8006060:	2100      	movs	r1, #0
 8006062:	4812      	ldr	r0, [pc, #72]	; (80060ac <HAL_UART_RxCpltCallback+0xc8>)
 8006064:	f006 fd65 	bl	800cb32 <memset>
		recvBufSize = 0;
 8006068:	4b0e      	ldr	r3, [pc, #56]	; (80060a4 <HAL_UART_RxCpltCallback+0xc0>)
 800606a:	2200      	movs	r2, #0
 800606c:	601a      	str	r2, [r3, #0]
	}

	/* Buffer run out */
	if (recvBufSize == CLI_BUF_SIZE) {
 800606e:	4b0d      	ldr	r3, [pc, #52]	; (80060a4 <HAL_UART_RxCpltCallback+0xc0>)
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	2b80      	cmp	r3, #128	; 0x80
 8006074:	d107      	bne.n	8006086 <HAL_UART_RxCpltCallback+0xa2>
		memset(recvBuf, 0, CLI_BUF_SIZE);
 8006076:	2280      	movs	r2, #128	; 0x80
 8006078:	2100      	movs	r1, #0
 800607a:	480c      	ldr	r0, [pc, #48]	; (80060ac <HAL_UART_RxCpltCallback+0xc8>)
 800607c:	f006 fd59 	bl	800cb32 <memset>
		recvBufSize = 0;
 8006080:	4b08      	ldr	r3, [pc, #32]	; (80060a4 <HAL_UART_RxCpltCallback+0xc0>)
 8006082:	2200      	movs	r2, #0
 8006084:	601a      	str	r2, [r3, #0]
	}

	HAL_UART_Receive_IT(&huart2, &cliByteRecved, 1);
 8006086:	2201      	movs	r2, #1
 8006088:	4907      	ldr	r1, [pc, #28]	; (80060a8 <HAL_UART_RxCpltCallback+0xc4>)
 800608a:	4805      	ldr	r0, [pc, #20]	; (80060a0 <HAL_UART_RxCpltCallback+0xbc>)
 800608c:	f7fe f9d0 	bl	8004430 <HAL_UART_Receive_IT>
 8006090:	e000      	b.n	8006094 <HAL_UART_RxCpltCallback+0xb0>
		return;
 8006092:	bf00      	nop
}
 8006094:	3708      	adds	r7, #8
 8006096:	46bd      	mov	sp, r7
 8006098:	bd80      	pop	{r7, pc}
 800609a:	bf00      	nop
 800609c:	48000400 	.word	0x48000400
 80060a0:	200026ec 	.word	0x200026ec
 80060a4:	200002e4 	.word	0x200002e4
 80060a8:	20002780 	.word	0x20002780
 80060ac:	20000264 	.word	0x20000264
 80060b0:	200002f0 	.word	0x200002f0

080060b4 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 80060b4:	b480      	push	{r7}
 80060b6:	b083      	sub	sp, #12
 80060b8:	af00      	add	r7, sp, #0
 80060ba:	6078      	str	r0, [r7, #4]
	responseSent = 1;
 80060bc:	4b03      	ldr	r3, [pc, #12]	; (80060cc <HAL_UART_TxCpltCallback+0x18>)
 80060be:	2201      	movs	r2, #1
 80060c0:	701a      	strb	r2, [r3, #0]
}
 80060c2:	bf00      	nop
 80060c4:	370c      	adds	r7, #12
 80060c6:	46bd      	mov	sp, r7
 80060c8:	bc80      	pop	{r7}
 80060ca:	4770      	bx	lr
 80060cc:	200002e8 	.word	0x200002e8

080060d0 <commandLineInit>:


/********************************
 * Interface Functions
 ********************************/
void commandLineInit(void) {
 80060d0:	b580      	push	{r7, lr}
 80060d2:	af00      	add	r7, sp, #0
	/* Register Commands */
	FreeRTOS_CLIRegisterCommand(&commandTest);
 80060d4:	4815      	ldr	r0, [pc, #84]	; (800612c <commandLineInit+0x5c>)
 80060d6:	f003 f8c1 	bl	800925c <FreeRTOS_CLIRegisterCommand>
	FreeRTOS_CLIRegisterCommand(&commandFreq);
 80060da:	4815      	ldr	r0, [pc, #84]	; (8006130 <commandLineInit+0x60>)
 80060dc:	f003 f8be 	bl	800925c <FreeRTOS_CLIRegisterCommand>
	FreeRTOS_CLIRegisterCommand(&commandPower);
 80060e0:	4814      	ldr	r0, [pc, #80]	; (8006134 <commandLineInit+0x64>)
 80060e2:	f003 f8bb 	bl	800925c <FreeRTOS_CLIRegisterCommand>
	FreeRTOS_CLIRegisterCommand(&commandTransmit);
 80060e6:	4814      	ldr	r0, [pc, #80]	; (8006138 <commandLineInit+0x68>)
 80060e8:	f003 f8b8 	bl	800925c <FreeRTOS_CLIRegisterCommand>

	/* Create Threads */
	cliThread = osThreadNew(cliTask, NULL, &cliThreadAttr);
 80060ec:	4a13      	ldr	r2, [pc, #76]	; (800613c <commandLineInit+0x6c>)
 80060ee:	2100      	movs	r1, #0
 80060f0:	4813      	ldr	r0, [pc, #76]	; (8006140 <commandLineInit+0x70>)
 80060f2:	f000 f89b 	bl	800622c <osThreadNew>
 80060f6:	4603      	mov	r3, r0
 80060f8:	4a12      	ldr	r2, [pc, #72]	; (8006144 <commandLineInit+0x74>)
 80060fa:	6013      	str	r3, [r2, #0]
	if (cliThread == NULL) {
 80060fc:	4b11      	ldr	r3, [pc, #68]	; (8006144 <commandLineInit+0x74>)
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	2b00      	cmp	r3, #0
 8006102:	d011      	beq.n	8006128 <commandLineInit+0x58>
		return;
	}

	/* Create Queues */
	cliQueue = osMessageQueueNew(CLI_QUEUE_SIZE, CLI_BUF_SIZE, &cliQueueAttr);
 8006104:	4a10      	ldr	r2, [pc, #64]	; (8006148 <commandLineInit+0x78>)
 8006106:	2180      	movs	r1, #128	; 0x80
 8006108:	2005      	movs	r0, #5
 800610a:	f000 f9a3 	bl	8006454 <osMessageQueueNew>
 800610e:	4603      	mov	r3, r0
 8006110:	4a0e      	ldr	r2, [pc, #56]	; (800614c <commandLineInit+0x7c>)
 8006112:	6013      	str	r3, [r2, #0]
	if (cliQueue == NULL) {
 8006114:	4b0d      	ldr	r3, [pc, #52]	; (800614c <commandLineInit+0x7c>)
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	2b00      	cmp	r3, #0
 800611a:	d106      	bne.n	800612a <commandLineInit+0x5a>
		osThreadTerminate(cliThread);
 800611c:	4b09      	ldr	r3, [pc, #36]	; (8006144 <commandLineInit+0x74>)
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	4618      	mov	r0, r3
 8006122:	f000 f929 	bl	8006378 <osThreadTerminate>
		return;
 8006126:	e000      	b.n	800612a <commandLineInit+0x5a>
		return;
 8006128:	bf00      	nop
	}
}
 800612a:	bd80      	pop	{r7, pc}
 800612c:	0800fd20 	.word	0x0800fd20
 8006130:	0800fd30 	.word	0x0800fd30
 8006134:	0800fd40 	.word	0x0800fd40
 8006138:	0800fd50 	.word	0x0800fd50
 800613c:	2000000c 	.word	0x2000000c
 8006140:	08005f59 	.word	0x08005f59
 8006144:	200002ec 	.word	0x200002ec
 8006148:	20000030 	.word	0x20000030
 800614c:	200002f0 	.word	0x200002f0

08006150 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8006150:	b480      	push	{r7}
 8006152:	af00      	add	r7, sp, #0
  * The issue was logged under:https://github.com/ARM-software/CMSIS-FreeRTOS/issues/35
  * until it is correctly fixed, the code below is commented
  */
/*    NVIC_SetPriority (SVCall_IRQn, 0U); */
#endif
}
 8006154:	bf00      	nop
 8006156:	46bd      	mov	sp, r7
 8006158:	bc80      	pop	{r7}
 800615a:	4770      	bx	lr

0800615c <osKernelInitialize>:

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800615c:	b480      	push	{r7}
 800615e:	b085      	sub	sp, #20
 8006160:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006162:	f3ef 8305 	mrs	r3, IPSR
 8006166:	60bb      	str	r3, [r7, #8]
  return(result);
 8006168:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800616a:	2b00      	cmp	r3, #0
 800616c:	d10f      	bne.n	800618e <osKernelInitialize+0x32>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800616e:	f3ef 8310 	mrs	r3, PRIMASK
 8006172:	607b      	str	r3, [r7, #4]
  return(result);
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	2b00      	cmp	r3, #0
 8006178:	d105      	bne.n	8006186 <osKernelInitialize+0x2a>
 */
__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800617a:	f3ef 8311 	mrs	r3, BASEPRI
 800617e:	603b      	str	r3, [r7, #0]
  return(result);
 8006180:	683b      	ldr	r3, [r7, #0]
 8006182:	2b00      	cmp	r3, #0
 8006184:	d007      	beq.n	8006196 <osKernelInitialize+0x3a>
 8006186:	4b0d      	ldr	r3, [pc, #52]	; (80061bc <osKernelInitialize+0x60>)
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	2b02      	cmp	r3, #2
 800618c:	d103      	bne.n	8006196 <osKernelInitialize+0x3a>
    stat = osErrorISR;
 800618e:	f06f 0305 	mvn.w	r3, #5
 8006192:	60fb      	str	r3, [r7, #12]
 8006194:	e00c      	b.n	80061b0 <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 8006196:	4b09      	ldr	r3, [pc, #36]	; (80061bc <osKernelInitialize+0x60>)
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	2b00      	cmp	r3, #0
 800619c:	d105      	bne.n	80061aa <osKernelInitialize+0x4e>
      #if defined(USE_FREERTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800619e:	4b07      	ldr	r3, [pc, #28]	; (80061bc <osKernelInitialize+0x60>)
 80061a0:	2201      	movs	r2, #1
 80061a2:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80061a4:	2300      	movs	r3, #0
 80061a6:	60fb      	str	r3, [r7, #12]
 80061a8:	e002      	b.n	80061b0 <osKernelInitialize+0x54>
    } else {
      stat = osError;
 80061aa:	f04f 33ff 	mov.w	r3, #4294967295
 80061ae:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 80061b0:	68fb      	ldr	r3, [r7, #12]
}
 80061b2:	4618      	mov	r0, r3
 80061b4:	3714      	adds	r7, #20
 80061b6:	46bd      	mov	sp, r7
 80061b8:	bc80      	pop	{r7}
 80061ba:	4770      	bx	lr
 80061bc:	200003f8 	.word	0x200003f8

080061c0 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80061c0:	b580      	push	{r7, lr}
 80061c2:	b084      	sub	sp, #16
 80061c4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80061c6:	f3ef 8305 	mrs	r3, IPSR
 80061ca:	60bb      	str	r3, [r7, #8]
  return(result);
 80061cc:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	d10f      	bne.n	80061f2 <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80061d2:	f3ef 8310 	mrs	r3, PRIMASK
 80061d6:	607b      	str	r3, [r7, #4]
  return(result);
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	2b00      	cmp	r3, #0
 80061dc:	d105      	bne.n	80061ea <osKernelStart+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80061de:	f3ef 8311 	mrs	r3, BASEPRI
 80061e2:	603b      	str	r3, [r7, #0]
  return(result);
 80061e4:	683b      	ldr	r3, [r7, #0]
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	d007      	beq.n	80061fa <osKernelStart+0x3a>
 80061ea:	4b0f      	ldr	r3, [pc, #60]	; (8006228 <osKernelStart+0x68>)
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	2b02      	cmp	r3, #2
 80061f0:	d103      	bne.n	80061fa <osKernelStart+0x3a>
    stat = osErrorISR;
 80061f2:	f06f 0305 	mvn.w	r3, #5
 80061f6:	60fb      	str	r3, [r7, #12]
 80061f8:	e010      	b.n	800621c <osKernelStart+0x5c>
  }
  else {
    if (KernelState == osKernelReady) {
 80061fa:	4b0b      	ldr	r3, [pc, #44]	; (8006228 <osKernelStart+0x68>)
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	2b01      	cmp	r3, #1
 8006200:	d109      	bne.n	8006216 <osKernelStart+0x56>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8006202:	f7ff ffa5 	bl	8006150 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8006206:	4b08      	ldr	r3, [pc, #32]	; (8006228 <osKernelStart+0x68>)
 8006208:	2202      	movs	r2, #2
 800620a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800620c:	f001 fbda 	bl	80079c4 <vTaskStartScheduler>
      stat = osOK;
 8006210:	2300      	movs	r3, #0
 8006212:	60fb      	str	r3, [r7, #12]
 8006214:	e002      	b.n	800621c <osKernelStart+0x5c>
    } else {
      stat = osError;
 8006216:	f04f 33ff 	mov.w	r3, #4294967295
 800621a:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 800621c:	68fb      	ldr	r3, [r7, #12]
}
 800621e:	4618      	mov	r0, r3
 8006220:	3710      	adds	r7, #16
 8006222:	46bd      	mov	sp, r7
 8006224:	bd80      	pop	{r7, pc}
 8006226:	bf00      	nop
 8006228:	200003f8 	.word	0x200003f8

0800622c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800622c:	b580      	push	{r7, lr}
 800622e:	b090      	sub	sp, #64	; 0x40
 8006230:	af04      	add	r7, sp, #16
 8006232:	60f8      	str	r0, [r7, #12]
 8006234:	60b9      	str	r1, [r7, #8]
 8006236:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8006238:	2300      	movs	r3, #0
 800623a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800623c:	f3ef 8305 	mrs	r3, IPSR
 8006240:	61fb      	str	r3, [r7, #28]
  return(result);
 8006242:	69fb      	ldr	r3, [r7, #28]

  if (!IS_IRQ() && (func != NULL)) {
 8006244:	2b00      	cmp	r3, #0
 8006246:	f040 808f 	bne.w	8006368 <osThreadNew+0x13c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800624a:	f3ef 8310 	mrs	r3, PRIMASK
 800624e:	61bb      	str	r3, [r7, #24]
  return(result);
 8006250:	69bb      	ldr	r3, [r7, #24]
 8006252:	2b00      	cmp	r3, #0
 8006254:	d105      	bne.n	8006262 <osThreadNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8006256:	f3ef 8311 	mrs	r3, BASEPRI
 800625a:	617b      	str	r3, [r7, #20]
  return(result);
 800625c:	697b      	ldr	r3, [r7, #20]
 800625e:	2b00      	cmp	r3, #0
 8006260:	d003      	beq.n	800626a <osThreadNew+0x3e>
 8006262:	4b44      	ldr	r3, [pc, #272]	; (8006374 <osThreadNew+0x148>)
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	2b02      	cmp	r3, #2
 8006268:	d07e      	beq.n	8006368 <osThreadNew+0x13c>
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	2b00      	cmp	r3, #0
 800626e:	d07b      	beq.n	8006368 <osThreadNew+0x13c>
    stack = configMINIMAL_STACK_SIZE;
 8006270:	2380      	movs	r3, #128	; 0x80
 8006272:	62bb      	str	r3, [r7, #40]	; 0x28
    prio  = (UBaseType_t)osPriorityNormal;
 8006274:	2318      	movs	r3, #24
 8006276:	627b      	str	r3, [r7, #36]	; 0x24

    name = NULL;
 8006278:	2300      	movs	r3, #0
 800627a:	62fb      	str	r3, [r7, #44]	; 0x2c
    mem  = -1;
 800627c:	f04f 33ff 	mov.w	r3, #4294967295
 8006280:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	2b00      	cmp	r3, #0
 8006286:	d045      	beq.n	8006314 <osThreadNew+0xe8>
      if (attr->name != NULL) {
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	2b00      	cmp	r3, #0
 800628e:	d002      	beq.n	8006296 <osThreadNew+0x6a>
        name = attr->name;
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (attr->priority != osPriorityNone) {
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	699b      	ldr	r3, [r3, #24]
 800629a:	2b00      	cmp	r3, #0
 800629c:	d002      	beq.n	80062a4 <osThreadNew+0x78>
        prio = (UBaseType_t)attr->priority;
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	699b      	ldr	r3, [r3, #24]
 80062a2:	627b      	str	r3, [r7, #36]	; 0x24
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80062a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	d008      	beq.n	80062bc <osThreadNew+0x90>
 80062aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062ac:	2b38      	cmp	r3, #56	; 0x38
 80062ae:	d805      	bhi.n	80062bc <osThreadNew+0x90>
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	685b      	ldr	r3, [r3, #4]
 80062b4:	f003 0301 	and.w	r3, r3, #1
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	d001      	beq.n	80062c0 <osThreadNew+0x94>
        return (NULL);
 80062bc:	2300      	movs	r3, #0
 80062be:	e054      	b.n	800636a <osThreadNew+0x13e>
      }

      if (attr->stack_size > 0U) {
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	695b      	ldr	r3, [r3, #20]
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	d003      	beq.n	80062d0 <osThreadNew+0xa4>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	695b      	ldr	r3, [r3, #20]
 80062cc:	089b      	lsrs	r3, r3, #2
 80062ce:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	689b      	ldr	r3, [r3, #8]
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	d00e      	beq.n	80062f6 <osThreadNew+0xca>
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	68db      	ldr	r3, [r3, #12]
 80062dc:	2bbb      	cmp	r3, #187	; 0xbb
 80062de:	d90a      	bls.n	80062f6 <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	d006      	beq.n	80062f6 <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	695b      	ldr	r3, [r3, #20]
 80062ec:	2b00      	cmp	r3, #0
 80062ee:	d002      	beq.n	80062f6 <osThreadNew+0xca>
        mem = 1;
 80062f0:	2301      	movs	r3, #1
 80062f2:	623b      	str	r3, [r7, #32]
 80062f4:	e010      	b.n	8006318 <osThreadNew+0xec>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	689b      	ldr	r3, [r3, #8]
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d10c      	bne.n	8006318 <osThreadNew+0xec>
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	68db      	ldr	r3, [r3, #12]
 8006302:	2b00      	cmp	r3, #0
 8006304:	d108      	bne.n	8006318 <osThreadNew+0xec>
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	691b      	ldr	r3, [r3, #16]
 800630a:	2b00      	cmp	r3, #0
 800630c:	d104      	bne.n	8006318 <osThreadNew+0xec>
          mem = 0;
 800630e:	2300      	movs	r3, #0
 8006310:	623b      	str	r3, [r7, #32]
 8006312:	e001      	b.n	8006318 <osThreadNew+0xec>
        }
      }
    }
    else {
      mem = 0;
 8006314:	2300      	movs	r3, #0
 8006316:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 8006318:	6a3b      	ldr	r3, [r7, #32]
 800631a:	2b01      	cmp	r3, #1
 800631c:	d110      	bne.n	8006340 <osThreadNew+0x114>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 8006322:	687a      	ldr	r2, [r7, #4]
 8006324:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006326:	9202      	str	r2, [sp, #8]
 8006328:	9301      	str	r3, [sp, #4]
 800632a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800632c:	9300      	str	r3, [sp, #0]
 800632e:	68bb      	ldr	r3, [r7, #8]
 8006330:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006332:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006334:	68f8      	ldr	r0, [r7, #12]
 8006336:	f001 f881 	bl	800743c <xTaskCreateStatic>
 800633a:	4603      	mov	r3, r0
 800633c:	613b      	str	r3, [r7, #16]
 800633e:	e013      	b.n	8006368 <osThreadNew+0x13c>
    }
    else {
      if (mem == 0) {
 8006340:	6a3b      	ldr	r3, [r7, #32]
 8006342:	2b00      	cmp	r3, #0
 8006344:	d110      	bne.n	8006368 <osThreadNew+0x13c>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8006346:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006348:	b29a      	uxth	r2, r3
 800634a:	f107 0310 	add.w	r3, r7, #16
 800634e:	9301      	str	r3, [sp, #4]
 8006350:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006352:	9300      	str	r3, [sp, #0]
 8006354:	68bb      	ldr	r3, [r7, #8]
 8006356:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006358:	68f8      	ldr	r0, [r7, #12]
 800635a:	f001 f8cc 	bl	80074f6 <xTaskCreate>
 800635e:	4603      	mov	r3, r0
 8006360:	2b01      	cmp	r3, #1
 8006362:	d001      	beq.n	8006368 <osThreadNew+0x13c>
          hTask = NULL;
 8006364:	2300      	movs	r3, #0
 8006366:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 8006368:	693b      	ldr	r3, [r7, #16]
}
 800636a:	4618      	mov	r0, r3
 800636c:	3730      	adds	r7, #48	; 0x30
 800636e:	46bd      	mov	sp, r7
 8006370:	bd80      	pop	{r7, pc}
 8006372:	bf00      	nop
 8006374:	200003f8 	.word	0x200003f8

08006378 <osThreadTerminate>:
  vTaskDelete (NULL);
#endif
  for (;;);
}

osStatus_t osThreadTerminate (osThreadId_t thread_id) {
 8006378:	b580      	push	{r7, lr}
 800637a:	b088      	sub	sp, #32
 800637c:	af00      	add	r7, sp, #0
 800637e:	6078      	str	r0, [r7, #4]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006384:	f3ef 8305 	mrs	r3, IPSR
 8006388:	613b      	str	r3, [r7, #16]
  return(result);
 800638a:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;
#ifndef USE_FreeRTOS_HEAP_1
  eTaskState tstate;

  if (IS_IRQ()) {
 800638c:	2b00      	cmp	r3, #0
 800638e:	d10f      	bne.n	80063b0 <osThreadTerminate+0x38>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006390:	f3ef 8310 	mrs	r3, PRIMASK
 8006394:	60fb      	str	r3, [r7, #12]
  return(result);
 8006396:	68fb      	ldr	r3, [r7, #12]
 8006398:	2b00      	cmp	r3, #0
 800639a:	d105      	bne.n	80063a8 <osThreadTerminate+0x30>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800639c:	f3ef 8311 	mrs	r3, BASEPRI
 80063a0:	60bb      	str	r3, [r7, #8]
  return(result);
 80063a2:	68bb      	ldr	r3, [r7, #8]
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	d007      	beq.n	80063b8 <osThreadTerminate+0x40>
 80063a8:	4b12      	ldr	r3, [pc, #72]	; (80063f4 <osThreadTerminate+0x7c>)
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	2b02      	cmp	r3, #2
 80063ae:	d103      	bne.n	80063b8 <osThreadTerminate+0x40>
    stat = osErrorISR;
 80063b0:	f06f 0305 	mvn.w	r3, #5
 80063b4:	61fb      	str	r3, [r7, #28]
 80063b6:	e017      	b.n	80063e8 <osThreadTerminate+0x70>
  }
  else if (hTask == NULL) {
 80063b8:	69bb      	ldr	r3, [r7, #24]
 80063ba:	2b00      	cmp	r3, #0
 80063bc:	d103      	bne.n	80063c6 <osThreadTerminate+0x4e>
    stat = osErrorParameter;
 80063be:	f06f 0303 	mvn.w	r3, #3
 80063c2:	61fb      	str	r3, [r7, #28]
 80063c4:	e010      	b.n	80063e8 <osThreadTerminate+0x70>
  }
  else {
    tstate = eTaskGetState (hTask);
 80063c6:	69b8      	ldr	r0, [r7, #24]
 80063c8:	f001 fa96 	bl	80078f8 <eTaskGetState>
 80063cc:	4603      	mov	r3, r0
 80063ce:	75fb      	strb	r3, [r7, #23]

    if (tstate != eDeleted) {
 80063d0:	7dfb      	ldrb	r3, [r7, #23]
 80063d2:	2b04      	cmp	r3, #4
 80063d4:	d005      	beq.n	80063e2 <osThreadTerminate+0x6a>
      stat = osOK;
 80063d6:	2300      	movs	r3, #0
 80063d8:	61fb      	str	r3, [r7, #28]
      vTaskDelete (hTask);
 80063da:	69b8      	ldr	r0, [r7, #24]
 80063dc:	f001 f9e6 	bl	80077ac <vTaskDelete>
 80063e0:	e002      	b.n	80063e8 <osThreadTerminate+0x70>
    } else {
      stat = osErrorResource;
 80063e2:	f06f 0302 	mvn.w	r3, #2
 80063e6:	61fb      	str	r3, [r7, #28]
  }
#else
  stat = osError;
#endif

  return (stat);
 80063e8:	69fb      	ldr	r3, [r7, #28]
}
 80063ea:	4618      	mov	r0, r3
 80063ec:	3720      	adds	r7, #32
 80063ee:	46bd      	mov	sp, r7
 80063f0:	bd80      	pop	{r7, pc}
 80063f2:	bf00      	nop
 80063f4:	200003f8 	.word	0x200003f8

080063f8 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 80063f8:	b580      	push	{r7, lr}
 80063fa:	b086      	sub	sp, #24
 80063fc:	af00      	add	r7, sp, #0
 80063fe:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006400:	f3ef 8305 	mrs	r3, IPSR
 8006404:	613b      	str	r3, [r7, #16]
  return(result);
 8006406:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006408:	2b00      	cmp	r3, #0
 800640a:	d10f      	bne.n	800642c <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800640c:	f3ef 8310 	mrs	r3, PRIMASK
 8006410:	60fb      	str	r3, [r7, #12]
  return(result);
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	2b00      	cmp	r3, #0
 8006416:	d105      	bne.n	8006424 <osDelay+0x2c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8006418:	f3ef 8311 	mrs	r3, BASEPRI
 800641c:	60bb      	str	r3, [r7, #8]
  return(result);
 800641e:	68bb      	ldr	r3, [r7, #8]
 8006420:	2b00      	cmp	r3, #0
 8006422:	d007      	beq.n	8006434 <osDelay+0x3c>
 8006424:	4b0a      	ldr	r3, [pc, #40]	; (8006450 <osDelay+0x58>)
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	2b02      	cmp	r3, #2
 800642a:	d103      	bne.n	8006434 <osDelay+0x3c>
    stat = osErrorISR;
 800642c:	f06f 0305 	mvn.w	r3, #5
 8006430:	617b      	str	r3, [r7, #20]
 8006432:	e007      	b.n	8006444 <osDelay+0x4c>
  }
  else {
    stat = osOK;
 8006434:	2300      	movs	r3, #0
 8006436:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	2b00      	cmp	r3, #0
 800643c:	d002      	beq.n	8006444 <osDelay+0x4c>
      vTaskDelay(ticks);
 800643e:	6878      	ldr	r0, [r7, #4]
 8006440:	f001 fa26 	bl	8007890 <vTaskDelay>
    }
  }

  return (stat);
 8006444:	697b      	ldr	r3, [r7, #20]
}
 8006446:	4618      	mov	r0, r3
 8006448:	3718      	adds	r7, #24
 800644a:	46bd      	mov	sp, r7
 800644c:	bd80      	pop	{r7, pc}
 800644e:	bf00      	nop
 8006450:	200003f8 	.word	0x200003f8

08006454 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8006454:	b580      	push	{r7, lr}
 8006456:	b08c      	sub	sp, #48	; 0x30
 8006458:	af02      	add	r7, sp, #8
 800645a:	60f8      	str	r0, [r7, #12]
 800645c:	60b9      	str	r1, [r7, #8]
 800645e:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8006460:	2300      	movs	r3, #0
 8006462:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006464:	f3ef 8305 	mrs	r3, IPSR
 8006468:	61bb      	str	r3, [r7, #24]
  return(result);
 800646a:	69bb      	ldr	r3, [r7, #24]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 800646c:	2b00      	cmp	r3, #0
 800646e:	d16f      	bne.n	8006550 <osMessageQueueNew+0xfc>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006470:	f3ef 8310 	mrs	r3, PRIMASK
 8006474:	617b      	str	r3, [r7, #20]
  return(result);
 8006476:	697b      	ldr	r3, [r7, #20]
 8006478:	2b00      	cmp	r3, #0
 800647a:	d105      	bne.n	8006488 <osMessageQueueNew+0x34>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800647c:	f3ef 8311 	mrs	r3, BASEPRI
 8006480:	613b      	str	r3, [r7, #16]
  return(result);
 8006482:	693b      	ldr	r3, [r7, #16]
 8006484:	2b00      	cmp	r3, #0
 8006486:	d003      	beq.n	8006490 <osMessageQueueNew+0x3c>
 8006488:	4b34      	ldr	r3, [pc, #208]	; (800655c <osMessageQueueNew+0x108>)
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	2b02      	cmp	r3, #2
 800648e:	d05f      	beq.n	8006550 <osMessageQueueNew+0xfc>
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	2b00      	cmp	r3, #0
 8006494:	d05c      	beq.n	8006550 <osMessageQueueNew+0xfc>
 8006496:	68bb      	ldr	r3, [r7, #8]
 8006498:	2b00      	cmp	r3, #0
 800649a:	d059      	beq.n	8006550 <osMessageQueueNew+0xfc>
    mem = -1;
 800649c:	f04f 33ff 	mov.w	r3, #4294967295
 80064a0:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	d029      	beq.n	80064fc <osMessageQueueNew+0xa8>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	689b      	ldr	r3, [r3, #8]
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	d012      	beq.n	80064d6 <osMessageQueueNew+0x82>
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	68db      	ldr	r3, [r3, #12]
 80064b4:	2b4f      	cmp	r3, #79	; 0x4f
 80064b6:	d90e      	bls.n	80064d6 <osMessageQueueNew+0x82>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 80064bc:	2b00      	cmp	r3, #0
 80064be:	d00a      	beq.n	80064d6 <osMessageQueueNew+0x82>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	695a      	ldr	r2, [r3, #20]
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	68b9      	ldr	r1, [r7, #8]
 80064c8:	fb01 f303 	mul.w	r3, r1, r3
 80064cc:	429a      	cmp	r2, r3
 80064ce:	d302      	bcc.n	80064d6 <osMessageQueueNew+0x82>
        mem = 1;
 80064d0:	2301      	movs	r3, #1
 80064d2:	623b      	str	r3, [r7, #32]
 80064d4:	e014      	b.n	8006500 <osMessageQueueNew+0xac>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	689b      	ldr	r3, [r3, #8]
 80064da:	2b00      	cmp	r3, #0
 80064dc:	d110      	bne.n	8006500 <osMessageQueueNew+0xac>
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	68db      	ldr	r3, [r3, #12]
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d10c      	bne.n	8006500 <osMessageQueueNew+0xac>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	d108      	bne.n	8006500 <osMessageQueueNew+0xac>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	695b      	ldr	r3, [r3, #20]
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	d104      	bne.n	8006500 <osMessageQueueNew+0xac>
          mem = 0;
 80064f6:	2300      	movs	r3, #0
 80064f8:	623b      	str	r3, [r7, #32]
 80064fa:	e001      	b.n	8006500 <osMessageQueueNew+0xac>
        }
      }
    }
    else {
      mem = 0;
 80064fc:	2300      	movs	r3, #0
 80064fe:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 8006500:	6a3b      	ldr	r3, [r7, #32]
 8006502:	2b01      	cmp	r3, #1
 8006504:	d10b      	bne.n	800651e <osMessageQueueNew+0xca>
      hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	691a      	ldr	r2, [r3, #16]
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	689b      	ldr	r3, [r3, #8]
 800650e:	2100      	movs	r1, #0
 8006510:	9100      	str	r1, [sp, #0]
 8006512:	68b9      	ldr	r1, [r7, #8]
 8006514:	68f8      	ldr	r0, [r7, #12]
 8006516:	f000 fa53 	bl	80069c0 <xQueueGenericCreateStatic>
 800651a:	6278      	str	r0, [r7, #36]	; 0x24
 800651c:	e008      	b.n	8006530 <osMessageQueueNew+0xdc>
    }
    else {
      if (mem == 0) {
 800651e:	6a3b      	ldr	r3, [r7, #32]
 8006520:	2b00      	cmp	r3, #0
 8006522:	d105      	bne.n	8006530 <osMessageQueueNew+0xdc>
        hQueue = xQueueCreate (msg_count, msg_size);
 8006524:	2200      	movs	r2, #0
 8006526:	68b9      	ldr	r1, [r7, #8]
 8006528:	68f8      	ldr	r0, [r7, #12]
 800652a:	f000 fac1 	bl	8006ab0 <xQueueGenericCreate>
 800652e:	6278      	str	r0, [r7, #36]	; 0x24
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8006530:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006532:	2b00      	cmp	r3, #0
 8006534:	d00c      	beq.n	8006550 <osMessageQueueNew+0xfc>
      if (attr != NULL) {
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	2b00      	cmp	r3, #0
 800653a:	d003      	beq.n	8006544 <osMessageQueueNew+0xf0>
        name = attr->name;
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	61fb      	str	r3, [r7, #28]
 8006542:	e001      	b.n	8006548 <osMessageQueueNew+0xf4>
      } else {
        name = NULL;
 8006544:	2300      	movs	r3, #0
 8006546:	61fb      	str	r3, [r7, #28]
      }
      vQueueAddToRegistry (hQueue, name);
 8006548:	69f9      	ldr	r1, [r7, #28]
 800654a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800654c:	f000 ff1a 	bl	8007384 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8006550:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8006552:	4618      	mov	r0, r3
 8006554:	3728      	adds	r7, #40	; 0x28
 8006556:	46bd      	mov	sp, r7
 8006558:	bd80      	pop	{r7, pc}
 800655a:	bf00      	nop
 800655c:	200003f8 	.word	0x200003f8

08006560 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8006560:	b580      	push	{r7, lr}
 8006562:	b08a      	sub	sp, #40	; 0x28
 8006564:	af00      	add	r7, sp, #0
 8006566:	60f8      	str	r0, [r7, #12]
 8006568:	60b9      	str	r1, [r7, #8]
 800656a:	603b      	str	r3, [r7, #0]
 800656c:	4613      	mov	r3, r2
 800656e:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	623b      	str	r3, [r7, #32]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8006574:	2300      	movs	r3, #0
 8006576:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006578:	f3ef 8305 	mrs	r3, IPSR
 800657c:	61fb      	str	r3, [r7, #28]
  return(result);
 800657e:	69fb      	ldr	r3, [r7, #28]

  if (IS_IRQ()) {
 8006580:	2b00      	cmp	r3, #0
 8006582:	d10f      	bne.n	80065a4 <osMessageQueuePut+0x44>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006584:	f3ef 8310 	mrs	r3, PRIMASK
 8006588:	61bb      	str	r3, [r7, #24]
  return(result);
 800658a:	69bb      	ldr	r3, [r7, #24]
 800658c:	2b00      	cmp	r3, #0
 800658e:	d105      	bne.n	800659c <osMessageQueuePut+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8006590:	f3ef 8311 	mrs	r3, BASEPRI
 8006594:	617b      	str	r3, [r7, #20]
  return(result);
 8006596:	697b      	ldr	r3, [r7, #20]
 8006598:	2b00      	cmp	r3, #0
 800659a:	d02c      	beq.n	80065f6 <osMessageQueuePut+0x96>
 800659c:	4b28      	ldr	r3, [pc, #160]	; (8006640 <osMessageQueuePut+0xe0>)
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	2b02      	cmp	r3, #2
 80065a2:	d128      	bne.n	80065f6 <osMessageQueuePut+0x96>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80065a4:	6a3b      	ldr	r3, [r7, #32]
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	d005      	beq.n	80065b6 <osMessageQueuePut+0x56>
 80065aa:	68bb      	ldr	r3, [r7, #8]
 80065ac:	2b00      	cmp	r3, #0
 80065ae:	d002      	beq.n	80065b6 <osMessageQueuePut+0x56>
 80065b0:	683b      	ldr	r3, [r7, #0]
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	d003      	beq.n	80065be <osMessageQueuePut+0x5e>
      stat = osErrorParameter;
 80065b6:	f06f 0303 	mvn.w	r3, #3
 80065ba:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80065bc:	e039      	b.n	8006632 <osMessageQueuePut+0xd2>
    }
    else {
      yield = pdFALSE;
 80065be:	2300      	movs	r3, #0
 80065c0:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 80065c2:	f107 0210 	add.w	r2, r7, #16
 80065c6:	2300      	movs	r3, #0
 80065c8:	68b9      	ldr	r1, [r7, #8]
 80065ca:	6a38      	ldr	r0, [r7, #32]
 80065cc:	f000 fbd2 	bl	8006d74 <xQueueGenericSendFromISR>
 80065d0:	4603      	mov	r3, r0
 80065d2:	2b01      	cmp	r3, #1
 80065d4:	d003      	beq.n	80065de <osMessageQueuePut+0x7e>
        stat = osErrorResource;
 80065d6:	f06f 0302 	mvn.w	r3, #2
 80065da:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80065dc:	e029      	b.n	8006632 <osMessageQueuePut+0xd2>
      } else {
        portYIELD_FROM_ISR (yield);
 80065de:	693b      	ldr	r3, [r7, #16]
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	d026      	beq.n	8006632 <osMessageQueuePut+0xd2>
 80065e4:	4b17      	ldr	r3, [pc, #92]	; (8006644 <osMessageQueuePut+0xe4>)
 80065e6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80065ea:	601a      	str	r2, [r3, #0]
 80065ec:	f3bf 8f4f 	dsb	sy
 80065f0:	f3bf 8f6f 	isb	sy
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80065f4:	e01d      	b.n	8006632 <osMessageQueuePut+0xd2>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 80065f6:	6a3b      	ldr	r3, [r7, #32]
 80065f8:	2b00      	cmp	r3, #0
 80065fa:	d002      	beq.n	8006602 <osMessageQueuePut+0xa2>
 80065fc:	68bb      	ldr	r3, [r7, #8]
 80065fe:	2b00      	cmp	r3, #0
 8006600:	d103      	bne.n	800660a <osMessageQueuePut+0xaa>
      stat = osErrorParameter;
 8006602:	f06f 0303 	mvn.w	r3, #3
 8006606:	627b      	str	r3, [r7, #36]	; 0x24
 8006608:	e014      	b.n	8006634 <osMessageQueuePut+0xd4>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800660a:	2300      	movs	r3, #0
 800660c:	683a      	ldr	r2, [r7, #0]
 800660e:	68b9      	ldr	r1, [r7, #8]
 8006610:	6a38      	ldr	r0, [r7, #32]
 8006612:	f000 fab1 	bl	8006b78 <xQueueGenericSend>
 8006616:	4603      	mov	r3, r0
 8006618:	2b01      	cmp	r3, #1
 800661a:	d00b      	beq.n	8006634 <osMessageQueuePut+0xd4>
        if (timeout != 0U) {
 800661c:	683b      	ldr	r3, [r7, #0]
 800661e:	2b00      	cmp	r3, #0
 8006620:	d003      	beq.n	800662a <osMessageQueuePut+0xca>
          stat = osErrorTimeout;
 8006622:	f06f 0301 	mvn.w	r3, #1
 8006626:	627b      	str	r3, [r7, #36]	; 0x24
 8006628:	e004      	b.n	8006634 <osMessageQueuePut+0xd4>
        } else {
          stat = osErrorResource;
 800662a:	f06f 0302 	mvn.w	r3, #2
 800662e:	627b      	str	r3, [r7, #36]	; 0x24
 8006630:	e000      	b.n	8006634 <osMessageQueuePut+0xd4>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8006632:	bf00      	nop
        }
      }
    }
  }

  return (stat);
 8006634:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8006636:	4618      	mov	r0, r3
 8006638:	3728      	adds	r7, #40	; 0x28
 800663a:	46bd      	mov	sp, r7
 800663c:	bd80      	pop	{r7, pc}
 800663e:	bf00      	nop
 8006640:	200003f8 	.word	0x200003f8
 8006644:	e000ed04 	.word	0xe000ed04

08006648 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8006648:	b580      	push	{r7, lr}
 800664a:	b08a      	sub	sp, #40	; 0x28
 800664c:	af00      	add	r7, sp, #0
 800664e:	60f8      	str	r0, [r7, #12]
 8006650:	60b9      	str	r1, [r7, #8]
 8006652:	607a      	str	r2, [r7, #4]
 8006654:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	623b      	str	r3, [r7, #32]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800665a:	2300      	movs	r3, #0
 800665c:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800665e:	f3ef 8305 	mrs	r3, IPSR
 8006662:	61fb      	str	r3, [r7, #28]
  return(result);
 8006664:	69fb      	ldr	r3, [r7, #28]

  if (IS_IRQ()) {
 8006666:	2b00      	cmp	r3, #0
 8006668:	d10f      	bne.n	800668a <osMessageQueueGet+0x42>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800666a:	f3ef 8310 	mrs	r3, PRIMASK
 800666e:	61bb      	str	r3, [r7, #24]
  return(result);
 8006670:	69bb      	ldr	r3, [r7, #24]
 8006672:	2b00      	cmp	r3, #0
 8006674:	d105      	bne.n	8006682 <osMessageQueueGet+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8006676:	f3ef 8311 	mrs	r3, BASEPRI
 800667a:	617b      	str	r3, [r7, #20]
  return(result);
 800667c:	697b      	ldr	r3, [r7, #20]
 800667e:	2b00      	cmp	r3, #0
 8006680:	d02c      	beq.n	80066dc <osMessageQueueGet+0x94>
 8006682:	4b28      	ldr	r3, [pc, #160]	; (8006724 <osMessageQueueGet+0xdc>)
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	2b02      	cmp	r3, #2
 8006688:	d128      	bne.n	80066dc <osMessageQueueGet+0x94>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800668a:	6a3b      	ldr	r3, [r7, #32]
 800668c:	2b00      	cmp	r3, #0
 800668e:	d005      	beq.n	800669c <osMessageQueueGet+0x54>
 8006690:	68bb      	ldr	r3, [r7, #8]
 8006692:	2b00      	cmp	r3, #0
 8006694:	d002      	beq.n	800669c <osMessageQueueGet+0x54>
 8006696:	683b      	ldr	r3, [r7, #0]
 8006698:	2b00      	cmp	r3, #0
 800669a:	d003      	beq.n	80066a4 <osMessageQueueGet+0x5c>
      stat = osErrorParameter;
 800669c:	f06f 0303 	mvn.w	r3, #3
 80066a0:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80066a2:	e038      	b.n	8006716 <osMessageQueueGet+0xce>
    }
    else {
      yield = pdFALSE;
 80066a4:	2300      	movs	r3, #0
 80066a6:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 80066a8:	f107 0310 	add.w	r3, r7, #16
 80066ac:	461a      	mov	r2, r3
 80066ae:	68b9      	ldr	r1, [r7, #8]
 80066b0:	6a38      	ldr	r0, [r7, #32]
 80066b2:	f000 fcd7 	bl	8007064 <xQueueReceiveFromISR>
 80066b6:	4603      	mov	r3, r0
 80066b8:	2b01      	cmp	r3, #1
 80066ba:	d003      	beq.n	80066c4 <osMessageQueueGet+0x7c>
        stat = osErrorResource;
 80066bc:	f06f 0302 	mvn.w	r3, #2
 80066c0:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80066c2:	e028      	b.n	8006716 <osMessageQueueGet+0xce>
      } else {
        portYIELD_FROM_ISR (yield);
 80066c4:	693b      	ldr	r3, [r7, #16]
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	d025      	beq.n	8006716 <osMessageQueueGet+0xce>
 80066ca:	4b17      	ldr	r3, [pc, #92]	; (8006728 <osMessageQueueGet+0xe0>)
 80066cc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80066d0:	601a      	str	r2, [r3, #0]
 80066d2:	f3bf 8f4f 	dsb	sy
 80066d6:	f3bf 8f6f 	isb	sy
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80066da:	e01c      	b.n	8006716 <osMessageQueueGet+0xce>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 80066dc:	6a3b      	ldr	r3, [r7, #32]
 80066de:	2b00      	cmp	r3, #0
 80066e0:	d002      	beq.n	80066e8 <osMessageQueueGet+0xa0>
 80066e2:	68bb      	ldr	r3, [r7, #8]
 80066e4:	2b00      	cmp	r3, #0
 80066e6:	d103      	bne.n	80066f0 <osMessageQueueGet+0xa8>
      stat = osErrorParameter;
 80066e8:	f06f 0303 	mvn.w	r3, #3
 80066ec:	627b      	str	r3, [r7, #36]	; 0x24
 80066ee:	e013      	b.n	8006718 <osMessageQueueGet+0xd0>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 80066f0:	683a      	ldr	r2, [r7, #0]
 80066f2:	68b9      	ldr	r1, [r7, #8]
 80066f4:	6a38      	ldr	r0, [r7, #32]
 80066f6:	f000 fbd5 	bl	8006ea4 <xQueueReceive>
 80066fa:	4603      	mov	r3, r0
 80066fc:	2b01      	cmp	r3, #1
 80066fe:	d00b      	beq.n	8006718 <osMessageQueueGet+0xd0>
        if (timeout != 0U) {
 8006700:	683b      	ldr	r3, [r7, #0]
 8006702:	2b00      	cmp	r3, #0
 8006704:	d003      	beq.n	800670e <osMessageQueueGet+0xc6>
          stat = osErrorTimeout;
 8006706:	f06f 0301 	mvn.w	r3, #1
 800670a:	627b      	str	r3, [r7, #36]	; 0x24
 800670c:	e004      	b.n	8006718 <osMessageQueueGet+0xd0>
        } else {
          stat = osErrorResource;
 800670e:	f06f 0302 	mvn.w	r3, #2
 8006712:	627b      	str	r3, [r7, #36]	; 0x24
 8006714:	e000      	b.n	8006718 <osMessageQueueGet+0xd0>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8006716:	bf00      	nop
        }
      }
    }
  }

  return (stat);
 8006718:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800671a:	4618      	mov	r0, r3
 800671c:	3728      	adds	r7, #40	; 0x28
 800671e:	46bd      	mov	sp, r7
 8006720:	bd80      	pop	{r7, pc}
 8006722:	bf00      	nop
 8006724:	200003f8 	.word	0x200003f8
 8006728:	e000ed04 	.word	0xe000ed04

0800672c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800672c:	b480      	push	{r7}
 800672e:	b085      	sub	sp, #20
 8006730:	af00      	add	r7, sp, #0
 8006732:	60f8      	str	r0, [r7, #12]
 8006734:	60b9      	str	r1, [r7, #8]
 8006736:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	4a06      	ldr	r2, [pc, #24]	; (8006754 <vApplicationGetIdleTaskMemory+0x28>)
 800673c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800673e:	68bb      	ldr	r3, [r7, #8]
 8006740:	4a05      	ldr	r2, [pc, #20]	; (8006758 <vApplicationGetIdleTaskMemory+0x2c>)
 8006742:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	2280      	movs	r2, #128	; 0x80
 8006748:	601a      	str	r2, [r3, #0]
}
 800674a:	bf00      	nop
 800674c:	3714      	adds	r7, #20
 800674e:	46bd      	mov	sp, r7
 8006750:	bc80      	pop	{r7}
 8006752:	4770      	bx	lr
 8006754:	200003fc 	.word	0x200003fc
 8006758:	200004b8 	.word	0x200004b8

0800675c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800675c:	b480      	push	{r7}
 800675e:	b085      	sub	sp, #20
 8006760:	af00      	add	r7, sp, #0
 8006762:	60f8      	str	r0, [r7, #12]
 8006764:	60b9      	str	r1, [r7, #8]
 8006766:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	4a07      	ldr	r2, [pc, #28]	; (8006788 <vApplicationGetTimerTaskMemory+0x2c>)
 800676c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800676e:	68bb      	ldr	r3, [r7, #8]
 8006770:	4a06      	ldr	r2, [pc, #24]	; (800678c <vApplicationGetTimerTaskMemory+0x30>)
 8006772:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	f44f 7280 	mov.w	r2, #256	; 0x100
 800677a:	601a      	str	r2, [r3, #0]
}
 800677c:	bf00      	nop
 800677e:	3714      	adds	r7, #20
 8006780:	46bd      	mov	sp, r7
 8006782:	bc80      	pop	{r7}
 8006784:	4770      	bx	lr
 8006786:	bf00      	nop
 8006788:	200006b8 	.word	0x200006b8
 800678c:	20000774 	.word	0x20000774

08006790 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8006790:	b480      	push	{r7}
 8006792:	b083      	sub	sp, #12
 8006794:	af00      	add	r7, sp, #0
 8006796:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	f103 0208 	add.w	r2, r3, #8
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	f04f 32ff 	mov.w	r2, #4294967295
 80067a8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	f103 0208 	add.w	r2, r3, #8
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	f103 0208 	add.w	r2, r3, #8
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	2200      	movs	r2, #0
 80067c2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80067c4:	bf00      	nop
 80067c6:	370c      	adds	r7, #12
 80067c8:	46bd      	mov	sp, r7
 80067ca:	bc80      	pop	{r7}
 80067cc:	4770      	bx	lr

080067ce <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80067ce:	b480      	push	{r7}
 80067d0:	b083      	sub	sp, #12
 80067d2:	af00      	add	r7, sp, #0
 80067d4:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	2200      	movs	r2, #0
 80067da:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80067dc:	bf00      	nop
 80067de:	370c      	adds	r7, #12
 80067e0:	46bd      	mov	sp, r7
 80067e2:	bc80      	pop	{r7}
 80067e4:	4770      	bx	lr

080067e6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80067e6:	b480      	push	{r7}
 80067e8:	b085      	sub	sp, #20
 80067ea:	af00      	add	r7, sp, #0
 80067ec:	6078      	str	r0, [r7, #4]
 80067ee:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	685b      	ldr	r3, [r3, #4]
 80067f4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80067f6:	683b      	ldr	r3, [r7, #0]
 80067f8:	68fa      	ldr	r2, [r7, #12]
 80067fa:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	689a      	ldr	r2, [r3, #8]
 8006800:	683b      	ldr	r3, [r7, #0]
 8006802:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	689b      	ldr	r3, [r3, #8]
 8006808:	683a      	ldr	r2, [r7, #0]
 800680a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	683a      	ldr	r2, [r7, #0]
 8006810:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8006812:	683b      	ldr	r3, [r7, #0]
 8006814:	687a      	ldr	r2, [r7, #4]
 8006816:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	1c5a      	adds	r2, r3, #1
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	601a      	str	r2, [r3, #0]
}
 8006822:	bf00      	nop
 8006824:	3714      	adds	r7, #20
 8006826:	46bd      	mov	sp, r7
 8006828:	bc80      	pop	{r7}
 800682a:	4770      	bx	lr

0800682c <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800682c:	b480      	push	{r7}
 800682e:	b085      	sub	sp, #20
 8006830:	af00      	add	r7, sp, #0
 8006832:	6078      	str	r0, [r7, #4]
 8006834:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8006836:	683b      	ldr	r3, [r7, #0]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800683c:	68bb      	ldr	r3, [r7, #8]
 800683e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006842:	d103      	bne.n	800684c <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	691b      	ldr	r3, [r3, #16]
 8006848:	60fb      	str	r3, [r7, #12]
 800684a:	e00c      	b.n	8006866 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	3308      	adds	r3, #8
 8006850:	60fb      	str	r3, [r7, #12]
 8006852:	e002      	b.n	800685a <vListInsert+0x2e>
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	685b      	ldr	r3, [r3, #4]
 8006858:	60fb      	str	r3, [r7, #12]
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	685b      	ldr	r3, [r3, #4]
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	68ba      	ldr	r2, [r7, #8]
 8006862:	429a      	cmp	r2, r3
 8006864:	d2f6      	bcs.n	8006854 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8006866:	68fb      	ldr	r3, [r7, #12]
 8006868:	685a      	ldr	r2, [r3, #4]
 800686a:	683b      	ldr	r3, [r7, #0]
 800686c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800686e:	683b      	ldr	r3, [r7, #0]
 8006870:	685b      	ldr	r3, [r3, #4]
 8006872:	683a      	ldr	r2, [r7, #0]
 8006874:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8006876:	683b      	ldr	r3, [r7, #0]
 8006878:	68fa      	ldr	r2, [r7, #12]
 800687a:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	683a      	ldr	r2, [r7, #0]
 8006880:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8006882:	683b      	ldr	r3, [r7, #0]
 8006884:	687a      	ldr	r2, [r7, #4]
 8006886:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	1c5a      	adds	r2, r3, #1
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	601a      	str	r2, [r3, #0]
}
 8006892:	bf00      	nop
 8006894:	3714      	adds	r7, #20
 8006896:	46bd      	mov	sp, r7
 8006898:	bc80      	pop	{r7}
 800689a:	4770      	bx	lr

0800689c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800689c:	b480      	push	{r7}
 800689e:	b085      	sub	sp, #20
 80068a0:	af00      	add	r7, sp, #0
 80068a2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	691b      	ldr	r3, [r3, #16]
 80068a8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	685b      	ldr	r3, [r3, #4]
 80068ae:	687a      	ldr	r2, [r7, #4]
 80068b0:	6892      	ldr	r2, [r2, #8]
 80068b2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	689b      	ldr	r3, [r3, #8]
 80068b8:	687a      	ldr	r2, [r7, #4]
 80068ba:	6852      	ldr	r2, [r2, #4]
 80068bc:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	685b      	ldr	r3, [r3, #4]
 80068c2:	687a      	ldr	r2, [r7, #4]
 80068c4:	429a      	cmp	r2, r3
 80068c6:	d103      	bne.n	80068d0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	689a      	ldr	r2, [r3, #8]
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	2200      	movs	r2, #0
 80068d4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	1e5a      	subs	r2, r3, #1
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80068e0:	68fb      	ldr	r3, [r7, #12]
 80068e2:	681b      	ldr	r3, [r3, #0]
}
 80068e4:	4618      	mov	r0, r3
 80068e6:	3714      	adds	r7, #20
 80068e8:	46bd      	mov	sp, r7
 80068ea:	bc80      	pop	{r7}
 80068ec:	4770      	bx	lr
	...

080068f0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80068f0:	b580      	push	{r7, lr}
 80068f2:	b084      	sub	sp, #16
 80068f4:	af00      	add	r7, sp, #0
 80068f6:	6078      	str	r0, [r7, #4]
 80068f8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	2b00      	cmp	r3, #0
 8006902:	d10a      	bne.n	800691a <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8006904:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006908:	f383 8811 	msr	BASEPRI, r3
 800690c:	f3bf 8f6f 	isb	sy
 8006910:	f3bf 8f4f 	dsb	sy
 8006914:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8006916:	bf00      	nop
 8006918:	e7fe      	b.n	8006918 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800691a:	f002 f9c7 	bl	8008cac <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	681a      	ldr	r2, [r3, #0]
 8006922:	68fb      	ldr	r3, [r7, #12]
 8006924:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006926:	68f9      	ldr	r1, [r7, #12]
 8006928:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800692a:	fb01 f303 	mul.w	r3, r1, r3
 800692e:	441a      	add	r2, r3
 8006930:	68fb      	ldr	r3, [r7, #12]
 8006932:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	2200      	movs	r2, #0
 8006938:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	681a      	ldr	r2, [r3, #0]
 800693e:	68fb      	ldr	r3, [r7, #12]
 8006940:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	681a      	ldr	r2, [r3, #0]
 8006946:	68fb      	ldr	r3, [r7, #12]
 8006948:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800694a:	3b01      	subs	r3, #1
 800694c:	68f9      	ldr	r1, [r7, #12]
 800694e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8006950:	fb01 f303 	mul.w	r3, r1, r3
 8006954:	441a      	add	r2, r3
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	22ff      	movs	r2, #255	; 0xff
 800695e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	22ff      	movs	r2, #255	; 0xff
 8006966:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800696a:	683b      	ldr	r3, [r7, #0]
 800696c:	2b00      	cmp	r3, #0
 800696e:	d114      	bne.n	800699a <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006970:	68fb      	ldr	r3, [r7, #12]
 8006972:	691b      	ldr	r3, [r3, #16]
 8006974:	2b00      	cmp	r3, #0
 8006976:	d01a      	beq.n	80069ae <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	3310      	adds	r3, #16
 800697c:	4618      	mov	r0, r3
 800697e:	f001 fab9 	bl	8007ef4 <xTaskRemoveFromEventList>
 8006982:	4603      	mov	r3, r0
 8006984:	2b00      	cmp	r3, #0
 8006986:	d012      	beq.n	80069ae <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8006988:	4b0c      	ldr	r3, [pc, #48]	; (80069bc <xQueueGenericReset+0xcc>)
 800698a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800698e:	601a      	str	r2, [r3, #0]
 8006990:	f3bf 8f4f 	dsb	sy
 8006994:	f3bf 8f6f 	isb	sy
 8006998:	e009      	b.n	80069ae <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800699a:	68fb      	ldr	r3, [r7, #12]
 800699c:	3310      	adds	r3, #16
 800699e:	4618      	mov	r0, r3
 80069a0:	f7ff fef6 	bl	8006790 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80069a4:	68fb      	ldr	r3, [r7, #12]
 80069a6:	3324      	adds	r3, #36	; 0x24
 80069a8:	4618      	mov	r0, r3
 80069aa:	f7ff fef1 	bl	8006790 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80069ae:	f002 f9ad 	bl	8008d0c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80069b2:	2301      	movs	r3, #1
}
 80069b4:	4618      	mov	r0, r3
 80069b6:	3710      	adds	r7, #16
 80069b8:	46bd      	mov	sp, r7
 80069ba:	bd80      	pop	{r7, pc}
 80069bc:	e000ed04 	.word	0xe000ed04

080069c0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80069c0:	b580      	push	{r7, lr}
 80069c2:	b08e      	sub	sp, #56	; 0x38
 80069c4:	af02      	add	r7, sp, #8
 80069c6:	60f8      	str	r0, [r7, #12]
 80069c8:	60b9      	str	r1, [r7, #8]
 80069ca:	607a      	str	r2, [r7, #4]
 80069cc:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80069ce:	68fb      	ldr	r3, [r7, #12]
 80069d0:	2b00      	cmp	r3, #0
 80069d2:	d10a      	bne.n	80069ea <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 80069d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80069d8:	f383 8811 	msr	BASEPRI, r3
 80069dc:	f3bf 8f6f 	isb	sy
 80069e0:	f3bf 8f4f 	dsb	sy
 80069e4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80069e6:	bf00      	nop
 80069e8:	e7fe      	b.n	80069e8 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80069ea:	683b      	ldr	r3, [r7, #0]
 80069ec:	2b00      	cmp	r3, #0
 80069ee:	d10a      	bne.n	8006a06 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 80069f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80069f4:	f383 8811 	msr	BASEPRI, r3
 80069f8:	f3bf 8f6f 	isb	sy
 80069fc:	f3bf 8f4f 	dsb	sy
 8006a00:	627b      	str	r3, [r7, #36]	; 0x24
}
 8006a02:	bf00      	nop
 8006a04:	e7fe      	b.n	8006a04 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	d002      	beq.n	8006a12 <xQueueGenericCreateStatic+0x52>
 8006a0c:	68bb      	ldr	r3, [r7, #8]
 8006a0e:	2b00      	cmp	r3, #0
 8006a10:	d001      	beq.n	8006a16 <xQueueGenericCreateStatic+0x56>
 8006a12:	2301      	movs	r3, #1
 8006a14:	e000      	b.n	8006a18 <xQueueGenericCreateStatic+0x58>
 8006a16:	2300      	movs	r3, #0
 8006a18:	2b00      	cmp	r3, #0
 8006a1a:	d10a      	bne.n	8006a32 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8006a1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a20:	f383 8811 	msr	BASEPRI, r3
 8006a24:	f3bf 8f6f 	isb	sy
 8006a28:	f3bf 8f4f 	dsb	sy
 8006a2c:	623b      	str	r3, [r7, #32]
}
 8006a2e:	bf00      	nop
 8006a30:	e7fe      	b.n	8006a30 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	2b00      	cmp	r3, #0
 8006a36:	d102      	bne.n	8006a3e <xQueueGenericCreateStatic+0x7e>
 8006a38:	68bb      	ldr	r3, [r7, #8]
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	d101      	bne.n	8006a42 <xQueueGenericCreateStatic+0x82>
 8006a3e:	2301      	movs	r3, #1
 8006a40:	e000      	b.n	8006a44 <xQueueGenericCreateStatic+0x84>
 8006a42:	2300      	movs	r3, #0
 8006a44:	2b00      	cmp	r3, #0
 8006a46:	d10a      	bne.n	8006a5e <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8006a48:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a4c:	f383 8811 	msr	BASEPRI, r3
 8006a50:	f3bf 8f6f 	isb	sy
 8006a54:	f3bf 8f4f 	dsb	sy
 8006a58:	61fb      	str	r3, [r7, #28]
}
 8006a5a:	bf00      	nop
 8006a5c:	e7fe      	b.n	8006a5c <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8006a5e:	2350      	movs	r3, #80	; 0x50
 8006a60:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8006a62:	697b      	ldr	r3, [r7, #20]
 8006a64:	2b50      	cmp	r3, #80	; 0x50
 8006a66:	d00a      	beq.n	8006a7e <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8006a68:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a6c:	f383 8811 	msr	BASEPRI, r3
 8006a70:	f3bf 8f6f 	isb	sy
 8006a74:	f3bf 8f4f 	dsb	sy
 8006a78:	61bb      	str	r3, [r7, #24]
}
 8006a7a:	bf00      	nop
 8006a7c:	e7fe      	b.n	8006a7c <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8006a7e:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006a80:	683b      	ldr	r3, [r7, #0]
 8006a82:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8006a84:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006a86:	2b00      	cmp	r3, #0
 8006a88:	d00d      	beq.n	8006aa6 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8006a8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006a8c:	2201      	movs	r2, #1
 8006a8e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006a92:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8006a96:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006a98:	9300      	str	r3, [sp, #0]
 8006a9a:	4613      	mov	r3, r2
 8006a9c:	687a      	ldr	r2, [r7, #4]
 8006a9e:	68b9      	ldr	r1, [r7, #8]
 8006aa0:	68f8      	ldr	r0, [r7, #12]
 8006aa2:	f000 f845 	bl	8006b30 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8006aa6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8006aa8:	4618      	mov	r0, r3
 8006aaa:	3730      	adds	r7, #48	; 0x30
 8006aac:	46bd      	mov	sp, r7
 8006aae:	bd80      	pop	{r7, pc}

08006ab0 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8006ab0:	b580      	push	{r7, lr}
 8006ab2:	b08a      	sub	sp, #40	; 0x28
 8006ab4:	af02      	add	r7, sp, #8
 8006ab6:	60f8      	str	r0, [r7, #12]
 8006ab8:	60b9      	str	r1, [r7, #8]
 8006aba:	4613      	mov	r3, r2
 8006abc:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006abe:	68fb      	ldr	r3, [r7, #12]
 8006ac0:	2b00      	cmp	r3, #0
 8006ac2:	d10a      	bne.n	8006ada <xQueueGenericCreate+0x2a>
	__asm volatile
 8006ac4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ac8:	f383 8811 	msr	BASEPRI, r3
 8006acc:	f3bf 8f6f 	isb	sy
 8006ad0:	f3bf 8f4f 	dsb	sy
 8006ad4:	613b      	str	r3, [r7, #16]
}
 8006ad6:	bf00      	nop
 8006ad8:	e7fe      	b.n	8006ad8 <xQueueGenericCreate+0x28>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8006ada:	68bb      	ldr	r3, [r7, #8]
 8006adc:	2b00      	cmp	r3, #0
 8006ade:	d102      	bne.n	8006ae6 <xQueueGenericCreate+0x36>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8006ae0:	2300      	movs	r3, #0
 8006ae2:	61fb      	str	r3, [r7, #28]
 8006ae4:	e004      	b.n	8006af0 <xQueueGenericCreate+0x40>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	68ba      	ldr	r2, [r7, #8]
 8006aea:	fb02 f303 	mul.w	r3, r2, r3
 8006aee:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8006af0:	69fb      	ldr	r3, [r7, #28]
 8006af2:	3350      	adds	r3, #80	; 0x50
 8006af4:	4618      	mov	r0, r3
 8006af6:	f002 f9d9 	bl	8008eac <pvPortMalloc>
 8006afa:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8006afc:	69bb      	ldr	r3, [r7, #24]
 8006afe:	2b00      	cmp	r3, #0
 8006b00:	d011      	beq.n	8006b26 <xQueueGenericCreate+0x76>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8006b02:	69bb      	ldr	r3, [r7, #24]
 8006b04:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006b06:	697b      	ldr	r3, [r7, #20]
 8006b08:	3350      	adds	r3, #80	; 0x50
 8006b0a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8006b0c:	69bb      	ldr	r3, [r7, #24]
 8006b0e:	2200      	movs	r2, #0
 8006b10:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006b14:	79fa      	ldrb	r2, [r7, #7]
 8006b16:	69bb      	ldr	r3, [r7, #24]
 8006b18:	9300      	str	r3, [sp, #0]
 8006b1a:	4613      	mov	r3, r2
 8006b1c:	697a      	ldr	r2, [r7, #20]
 8006b1e:	68b9      	ldr	r1, [r7, #8]
 8006b20:	68f8      	ldr	r0, [r7, #12]
 8006b22:	f000 f805 	bl	8006b30 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8006b26:	69bb      	ldr	r3, [r7, #24]
	}
 8006b28:	4618      	mov	r0, r3
 8006b2a:	3720      	adds	r7, #32
 8006b2c:	46bd      	mov	sp, r7
 8006b2e:	bd80      	pop	{r7, pc}

08006b30 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8006b30:	b580      	push	{r7, lr}
 8006b32:	b084      	sub	sp, #16
 8006b34:	af00      	add	r7, sp, #0
 8006b36:	60f8      	str	r0, [r7, #12]
 8006b38:	60b9      	str	r1, [r7, #8]
 8006b3a:	607a      	str	r2, [r7, #4]
 8006b3c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8006b3e:	68bb      	ldr	r3, [r7, #8]
 8006b40:	2b00      	cmp	r3, #0
 8006b42:	d103      	bne.n	8006b4c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8006b44:	69bb      	ldr	r3, [r7, #24]
 8006b46:	69ba      	ldr	r2, [r7, #24]
 8006b48:	601a      	str	r2, [r3, #0]
 8006b4a:	e002      	b.n	8006b52 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8006b4c:	69bb      	ldr	r3, [r7, #24]
 8006b4e:	687a      	ldr	r2, [r7, #4]
 8006b50:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8006b52:	69bb      	ldr	r3, [r7, #24]
 8006b54:	68fa      	ldr	r2, [r7, #12]
 8006b56:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8006b58:	69bb      	ldr	r3, [r7, #24]
 8006b5a:	68ba      	ldr	r2, [r7, #8]
 8006b5c:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8006b5e:	2101      	movs	r1, #1
 8006b60:	69b8      	ldr	r0, [r7, #24]
 8006b62:	f7ff fec5 	bl	80068f0 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8006b66:	69bb      	ldr	r3, [r7, #24]
 8006b68:	78fa      	ldrb	r2, [r7, #3]
 8006b6a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8006b6e:	bf00      	nop
 8006b70:	3710      	adds	r7, #16
 8006b72:	46bd      	mov	sp, r7
 8006b74:	bd80      	pop	{r7, pc}
	...

08006b78 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8006b78:	b580      	push	{r7, lr}
 8006b7a:	b08e      	sub	sp, #56	; 0x38
 8006b7c:	af00      	add	r7, sp, #0
 8006b7e:	60f8      	str	r0, [r7, #12]
 8006b80:	60b9      	str	r1, [r7, #8]
 8006b82:	607a      	str	r2, [r7, #4]
 8006b84:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8006b86:	2300      	movs	r3, #0
 8006b88:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006b8a:	68fb      	ldr	r3, [r7, #12]
 8006b8c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8006b8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b90:	2b00      	cmp	r3, #0
 8006b92:	d10a      	bne.n	8006baa <xQueueGenericSend+0x32>
	__asm volatile
 8006b94:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b98:	f383 8811 	msr	BASEPRI, r3
 8006b9c:	f3bf 8f6f 	isb	sy
 8006ba0:	f3bf 8f4f 	dsb	sy
 8006ba4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8006ba6:	bf00      	nop
 8006ba8:	e7fe      	b.n	8006ba8 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006baa:	68bb      	ldr	r3, [r7, #8]
 8006bac:	2b00      	cmp	r3, #0
 8006bae:	d103      	bne.n	8006bb8 <xQueueGenericSend+0x40>
 8006bb0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006bb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006bb4:	2b00      	cmp	r3, #0
 8006bb6:	d101      	bne.n	8006bbc <xQueueGenericSend+0x44>
 8006bb8:	2301      	movs	r3, #1
 8006bba:	e000      	b.n	8006bbe <xQueueGenericSend+0x46>
 8006bbc:	2300      	movs	r3, #0
 8006bbe:	2b00      	cmp	r3, #0
 8006bc0:	d10a      	bne.n	8006bd8 <xQueueGenericSend+0x60>
	__asm volatile
 8006bc2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006bc6:	f383 8811 	msr	BASEPRI, r3
 8006bca:	f3bf 8f6f 	isb	sy
 8006bce:	f3bf 8f4f 	dsb	sy
 8006bd2:	627b      	str	r3, [r7, #36]	; 0x24
}
 8006bd4:	bf00      	nop
 8006bd6:	e7fe      	b.n	8006bd6 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006bd8:	683b      	ldr	r3, [r7, #0]
 8006bda:	2b02      	cmp	r3, #2
 8006bdc:	d103      	bne.n	8006be6 <xQueueGenericSend+0x6e>
 8006bde:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006be0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006be2:	2b01      	cmp	r3, #1
 8006be4:	d101      	bne.n	8006bea <xQueueGenericSend+0x72>
 8006be6:	2301      	movs	r3, #1
 8006be8:	e000      	b.n	8006bec <xQueueGenericSend+0x74>
 8006bea:	2300      	movs	r3, #0
 8006bec:	2b00      	cmp	r3, #0
 8006bee:	d10a      	bne.n	8006c06 <xQueueGenericSend+0x8e>
	__asm volatile
 8006bf0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006bf4:	f383 8811 	msr	BASEPRI, r3
 8006bf8:	f3bf 8f6f 	isb	sy
 8006bfc:	f3bf 8f4f 	dsb	sy
 8006c00:	623b      	str	r3, [r7, #32]
}
 8006c02:	bf00      	nop
 8006c04:	e7fe      	b.n	8006c04 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006c06:	f001 fb37 	bl	8008278 <xTaskGetSchedulerState>
 8006c0a:	4603      	mov	r3, r0
 8006c0c:	2b00      	cmp	r3, #0
 8006c0e:	d102      	bne.n	8006c16 <xQueueGenericSend+0x9e>
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	2b00      	cmp	r3, #0
 8006c14:	d101      	bne.n	8006c1a <xQueueGenericSend+0xa2>
 8006c16:	2301      	movs	r3, #1
 8006c18:	e000      	b.n	8006c1c <xQueueGenericSend+0xa4>
 8006c1a:	2300      	movs	r3, #0
 8006c1c:	2b00      	cmp	r3, #0
 8006c1e:	d10a      	bne.n	8006c36 <xQueueGenericSend+0xbe>
	__asm volatile
 8006c20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c24:	f383 8811 	msr	BASEPRI, r3
 8006c28:	f3bf 8f6f 	isb	sy
 8006c2c:	f3bf 8f4f 	dsb	sy
 8006c30:	61fb      	str	r3, [r7, #28]
}
 8006c32:	bf00      	nop
 8006c34:	e7fe      	b.n	8006c34 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006c36:	f002 f839 	bl	8008cac <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006c3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c3c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006c3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c40:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006c42:	429a      	cmp	r2, r3
 8006c44:	d302      	bcc.n	8006c4c <xQueueGenericSend+0xd4>
 8006c46:	683b      	ldr	r3, [r7, #0]
 8006c48:	2b02      	cmp	r3, #2
 8006c4a:	d129      	bne.n	8006ca0 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006c4c:	683a      	ldr	r2, [r7, #0]
 8006c4e:	68b9      	ldr	r1, [r7, #8]
 8006c50:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006c52:	f000 fa87 	bl	8007164 <prvCopyDataToQueue>
 8006c56:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006c58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c5c:	2b00      	cmp	r3, #0
 8006c5e:	d010      	beq.n	8006c82 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006c60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c62:	3324      	adds	r3, #36	; 0x24
 8006c64:	4618      	mov	r0, r3
 8006c66:	f001 f945 	bl	8007ef4 <xTaskRemoveFromEventList>
 8006c6a:	4603      	mov	r3, r0
 8006c6c:	2b00      	cmp	r3, #0
 8006c6e:	d013      	beq.n	8006c98 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8006c70:	4b3f      	ldr	r3, [pc, #252]	; (8006d70 <xQueueGenericSend+0x1f8>)
 8006c72:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006c76:	601a      	str	r2, [r3, #0]
 8006c78:	f3bf 8f4f 	dsb	sy
 8006c7c:	f3bf 8f6f 	isb	sy
 8006c80:	e00a      	b.n	8006c98 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8006c82:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006c84:	2b00      	cmp	r3, #0
 8006c86:	d007      	beq.n	8006c98 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8006c88:	4b39      	ldr	r3, [pc, #228]	; (8006d70 <xQueueGenericSend+0x1f8>)
 8006c8a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006c8e:	601a      	str	r2, [r3, #0]
 8006c90:	f3bf 8f4f 	dsb	sy
 8006c94:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8006c98:	f002 f838 	bl	8008d0c <vPortExitCritical>
				return pdPASS;
 8006c9c:	2301      	movs	r3, #1
 8006c9e:	e063      	b.n	8006d68 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	2b00      	cmp	r3, #0
 8006ca4:	d103      	bne.n	8006cae <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006ca6:	f002 f831 	bl	8008d0c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8006caa:	2300      	movs	r3, #0
 8006cac:	e05c      	b.n	8006d68 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006cae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006cb0:	2b00      	cmp	r3, #0
 8006cb2:	d106      	bne.n	8006cc2 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006cb4:	f107 0314 	add.w	r3, r7, #20
 8006cb8:	4618      	mov	r0, r3
 8006cba:	f001 f97f 	bl	8007fbc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006cbe:	2301      	movs	r3, #1
 8006cc0:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006cc2:	f002 f823 	bl	8008d0c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006cc6:	f000 feed 	bl	8007aa4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006cca:	f001 ffef 	bl	8008cac <vPortEnterCritical>
 8006cce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006cd0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006cd4:	b25b      	sxtb	r3, r3
 8006cd6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006cda:	d103      	bne.n	8006ce4 <xQueueGenericSend+0x16c>
 8006cdc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006cde:	2200      	movs	r2, #0
 8006ce0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006ce4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ce6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006cea:	b25b      	sxtb	r3, r3
 8006cec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006cf0:	d103      	bne.n	8006cfa <xQueueGenericSend+0x182>
 8006cf2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006cf4:	2200      	movs	r2, #0
 8006cf6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006cfa:	f002 f807 	bl	8008d0c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006cfe:	1d3a      	adds	r2, r7, #4
 8006d00:	f107 0314 	add.w	r3, r7, #20
 8006d04:	4611      	mov	r1, r2
 8006d06:	4618      	mov	r0, r3
 8006d08:	f001 f96e 	bl	8007fe8 <xTaskCheckForTimeOut>
 8006d0c:	4603      	mov	r3, r0
 8006d0e:	2b00      	cmp	r3, #0
 8006d10:	d124      	bne.n	8006d5c <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8006d12:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006d14:	f000 fb1e 	bl	8007354 <prvIsQueueFull>
 8006d18:	4603      	mov	r3, r0
 8006d1a:	2b00      	cmp	r3, #0
 8006d1c:	d018      	beq.n	8006d50 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8006d1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d20:	3310      	adds	r3, #16
 8006d22:	687a      	ldr	r2, [r7, #4]
 8006d24:	4611      	mov	r1, r2
 8006d26:	4618      	mov	r0, r3
 8006d28:	f001 f894 	bl	8007e54 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8006d2c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006d2e:	f000 faa9 	bl	8007284 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8006d32:	f000 fec5 	bl	8007ac0 <xTaskResumeAll>
 8006d36:	4603      	mov	r3, r0
 8006d38:	2b00      	cmp	r3, #0
 8006d3a:	f47f af7c 	bne.w	8006c36 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8006d3e:	4b0c      	ldr	r3, [pc, #48]	; (8006d70 <xQueueGenericSend+0x1f8>)
 8006d40:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006d44:	601a      	str	r2, [r3, #0]
 8006d46:	f3bf 8f4f 	dsb	sy
 8006d4a:	f3bf 8f6f 	isb	sy
 8006d4e:	e772      	b.n	8006c36 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8006d50:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006d52:	f000 fa97 	bl	8007284 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006d56:	f000 feb3 	bl	8007ac0 <xTaskResumeAll>
 8006d5a:	e76c      	b.n	8006c36 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8006d5c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006d5e:	f000 fa91 	bl	8007284 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006d62:	f000 fead 	bl	8007ac0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8006d66:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8006d68:	4618      	mov	r0, r3
 8006d6a:	3738      	adds	r7, #56	; 0x38
 8006d6c:	46bd      	mov	sp, r7
 8006d6e:	bd80      	pop	{r7, pc}
 8006d70:	e000ed04 	.word	0xe000ed04

08006d74 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8006d74:	b580      	push	{r7, lr}
 8006d76:	b08e      	sub	sp, #56	; 0x38
 8006d78:	af00      	add	r7, sp, #0
 8006d7a:	60f8      	str	r0, [r7, #12]
 8006d7c:	60b9      	str	r1, [r7, #8]
 8006d7e:	607a      	str	r2, [r7, #4]
 8006d80:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8006d82:	68fb      	ldr	r3, [r7, #12]
 8006d84:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8006d86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d88:	2b00      	cmp	r3, #0
 8006d8a:	d10a      	bne.n	8006da2 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8006d8c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d90:	f383 8811 	msr	BASEPRI, r3
 8006d94:	f3bf 8f6f 	isb	sy
 8006d98:	f3bf 8f4f 	dsb	sy
 8006d9c:	627b      	str	r3, [r7, #36]	; 0x24
}
 8006d9e:	bf00      	nop
 8006da0:	e7fe      	b.n	8006da0 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006da2:	68bb      	ldr	r3, [r7, #8]
 8006da4:	2b00      	cmp	r3, #0
 8006da6:	d103      	bne.n	8006db0 <xQueueGenericSendFromISR+0x3c>
 8006da8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006daa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006dac:	2b00      	cmp	r3, #0
 8006dae:	d101      	bne.n	8006db4 <xQueueGenericSendFromISR+0x40>
 8006db0:	2301      	movs	r3, #1
 8006db2:	e000      	b.n	8006db6 <xQueueGenericSendFromISR+0x42>
 8006db4:	2300      	movs	r3, #0
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	d10a      	bne.n	8006dd0 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8006dba:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006dbe:	f383 8811 	msr	BASEPRI, r3
 8006dc2:	f3bf 8f6f 	isb	sy
 8006dc6:	f3bf 8f4f 	dsb	sy
 8006dca:	623b      	str	r3, [r7, #32]
}
 8006dcc:	bf00      	nop
 8006dce:	e7fe      	b.n	8006dce <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006dd0:	683b      	ldr	r3, [r7, #0]
 8006dd2:	2b02      	cmp	r3, #2
 8006dd4:	d103      	bne.n	8006dde <xQueueGenericSendFromISR+0x6a>
 8006dd6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006dd8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006dda:	2b01      	cmp	r3, #1
 8006ddc:	d101      	bne.n	8006de2 <xQueueGenericSendFromISR+0x6e>
 8006dde:	2301      	movs	r3, #1
 8006de0:	e000      	b.n	8006de4 <xQueueGenericSendFromISR+0x70>
 8006de2:	2300      	movs	r3, #0
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	d10a      	bne.n	8006dfe <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8006de8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006dec:	f383 8811 	msr	BASEPRI, r3
 8006df0:	f3bf 8f6f 	isb	sy
 8006df4:	f3bf 8f4f 	dsb	sy
 8006df8:	61fb      	str	r3, [r7, #28]
}
 8006dfa:	bf00      	nop
 8006dfc:	e7fe      	b.n	8006dfc <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006dfe:	f002 f817 	bl	8008e30 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8006e02:	f3ef 8211 	mrs	r2, BASEPRI
 8006e06:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e0a:	f383 8811 	msr	BASEPRI, r3
 8006e0e:	f3bf 8f6f 	isb	sy
 8006e12:	f3bf 8f4f 	dsb	sy
 8006e16:	61ba      	str	r2, [r7, #24]
 8006e18:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8006e1a:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006e1c:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006e1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e20:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006e22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e24:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006e26:	429a      	cmp	r2, r3
 8006e28:	d302      	bcc.n	8006e30 <xQueueGenericSendFromISR+0xbc>
 8006e2a:	683b      	ldr	r3, [r7, #0]
 8006e2c:	2b02      	cmp	r3, #2
 8006e2e:	d12c      	bne.n	8006e8a <xQueueGenericSendFromISR+0x116>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8006e30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e32:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006e36:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006e3a:	683a      	ldr	r2, [r7, #0]
 8006e3c:	68b9      	ldr	r1, [r7, #8]
 8006e3e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006e40:	f000 f990 	bl	8007164 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8006e44:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 8006e48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e4c:	d112      	bne.n	8006e74 <xQueueGenericSendFromISR+0x100>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006e4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e52:	2b00      	cmp	r3, #0
 8006e54:	d016      	beq.n	8006e84 <xQueueGenericSendFromISR+0x110>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006e56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e58:	3324      	adds	r3, #36	; 0x24
 8006e5a:	4618      	mov	r0, r3
 8006e5c:	f001 f84a 	bl	8007ef4 <xTaskRemoveFromEventList>
 8006e60:	4603      	mov	r3, r0
 8006e62:	2b00      	cmp	r3, #0
 8006e64:	d00e      	beq.n	8006e84 <xQueueGenericSendFromISR+0x110>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	2b00      	cmp	r3, #0
 8006e6a:	d00b      	beq.n	8006e84 <xQueueGenericSendFromISR+0x110>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	2201      	movs	r2, #1
 8006e70:	601a      	str	r2, [r3, #0]
 8006e72:	e007      	b.n	8006e84 <xQueueGenericSendFromISR+0x110>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8006e74:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8006e78:	3301      	adds	r3, #1
 8006e7a:	b2db      	uxtb	r3, r3
 8006e7c:	b25a      	sxtb	r2, r3
 8006e7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e80:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8006e84:	2301      	movs	r3, #1
 8006e86:	637b      	str	r3, [r7, #52]	; 0x34
		{
 8006e88:	e001      	b.n	8006e8e <xQueueGenericSendFromISR+0x11a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8006e8a:	2300      	movs	r3, #0
 8006e8c:	637b      	str	r3, [r7, #52]	; 0x34
 8006e8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006e90:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8006e92:	693b      	ldr	r3, [r7, #16]
 8006e94:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8006e98:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006e9a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8006e9c:	4618      	mov	r0, r3
 8006e9e:	3738      	adds	r7, #56	; 0x38
 8006ea0:	46bd      	mov	sp, r7
 8006ea2:	bd80      	pop	{r7, pc}

08006ea4 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8006ea4:	b580      	push	{r7, lr}
 8006ea6:	b08c      	sub	sp, #48	; 0x30
 8006ea8:	af00      	add	r7, sp, #0
 8006eaa:	60f8      	str	r0, [r7, #12]
 8006eac:	60b9      	str	r1, [r7, #8]
 8006eae:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8006eb0:	2300      	movs	r3, #0
 8006eb2:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8006eb8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006eba:	2b00      	cmp	r3, #0
 8006ebc:	d10a      	bne.n	8006ed4 <xQueueReceive+0x30>
	__asm volatile
 8006ebe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ec2:	f383 8811 	msr	BASEPRI, r3
 8006ec6:	f3bf 8f6f 	isb	sy
 8006eca:	f3bf 8f4f 	dsb	sy
 8006ece:	623b      	str	r3, [r7, #32]
}
 8006ed0:	bf00      	nop
 8006ed2:	e7fe      	b.n	8006ed2 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006ed4:	68bb      	ldr	r3, [r7, #8]
 8006ed6:	2b00      	cmp	r3, #0
 8006ed8:	d103      	bne.n	8006ee2 <xQueueReceive+0x3e>
 8006eda:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006edc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ede:	2b00      	cmp	r3, #0
 8006ee0:	d101      	bne.n	8006ee6 <xQueueReceive+0x42>
 8006ee2:	2301      	movs	r3, #1
 8006ee4:	e000      	b.n	8006ee8 <xQueueReceive+0x44>
 8006ee6:	2300      	movs	r3, #0
 8006ee8:	2b00      	cmp	r3, #0
 8006eea:	d10a      	bne.n	8006f02 <xQueueReceive+0x5e>
	__asm volatile
 8006eec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ef0:	f383 8811 	msr	BASEPRI, r3
 8006ef4:	f3bf 8f6f 	isb	sy
 8006ef8:	f3bf 8f4f 	dsb	sy
 8006efc:	61fb      	str	r3, [r7, #28]
}
 8006efe:	bf00      	nop
 8006f00:	e7fe      	b.n	8006f00 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006f02:	f001 f9b9 	bl	8008278 <xTaskGetSchedulerState>
 8006f06:	4603      	mov	r3, r0
 8006f08:	2b00      	cmp	r3, #0
 8006f0a:	d102      	bne.n	8006f12 <xQueueReceive+0x6e>
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	d101      	bne.n	8006f16 <xQueueReceive+0x72>
 8006f12:	2301      	movs	r3, #1
 8006f14:	e000      	b.n	8006f18 <xQueueReceive+0x74>
 8006f16:	2300      	movs	r3, #0
 8006f18:	2b00      	cmp	r3, #0
 8006f1a:	d10a      	bne.n	8006f32 <xQueueReceive+0x8e>
	__asm volatile
 8006f1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f20:	f383 8811 	msr	BASEPRI, r3
 8006f24:	f3bf 8f6f 	isb	sy
 8006f28:	f3bf 8f4f 	dsb	sy
 8006f2c:	61bb      	str	r3, [r7, #24]
}
 8006f2e:	bf00      	nop
 8006f30:	e7fe      	b.n	8006f30 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006f32:	f001 febb 	bl	8008cac <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006f36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f3a:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006f3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	d01f      	beq.n	8006f82 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8006f42:	68b9      	ldr	r1, [r7, #8]
 8006f44:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006f46:	f000 f977 	bl	8007238 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8006f4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f4c:	1e5a      	subs	r2, r3, #1
 8006f4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f50:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006f52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f54:	691b      	ldr	r3, [r3, #16]
 8006f56:	2b00      	cmp	r3, #0
 8006f58:	d00f      	beq.n	8006f7a <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006f5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f5c:	3310      	adds	r3, #16
 8006f5e:	4618      	mov	r0, r3
 8006f60:	f000 ffc8 	bl	8007ef4 <xTaskRemoveFromEventList>
 8006f64:	4603      	mov	r3, r0
 8006f66:	2b00      	cmp	r3, #0
 8006f68:	d007      	beq.n	8006f7a <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8006f6a:	4b3d      	ldr	r3, [pc, #244]	; (8007060 <xQueueReceive+0x1bc>)
 8006f6c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006f70:	601a      	str	r2, [r3, #0]
 8006f72:	f3bf 8f4f 	dsb	sy
 8006f76:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8006f7a:	f001 fec7 	bl	8008d0c <vPortExitCritical>
				return pdPASS;
 8006f7e:	2301      	movs	r3, #1
 8006f80:	e069      	b.n	8007056 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	2b00      	cmp	r3, #0
 8006f86:	d103      	bne.n	8006f90 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006f88:	f001 fec0 	bl	8008d0c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8006f8c:	2300      	movs	r3, #0
 8006f8e:	e062      	b.n	8007056 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006f90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	d106      	bne.n	8006fa4 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006f96:	f107 0310 	add.w	r3, r7, #16
 8006f9a:	4618      	mov	r0, r3
 8006f9c:	f001 f80e 	bl	8007fbc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006fa0:	2301      	movs	r3, #1
 8006fa2:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006fa4:	f001 feb2 	bl	8008d0c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006fa8:	f000 fd7c 	bl	8007aa4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006fac:	f001 fe7e 	bl	8008cac <vPortEnterCritical>
 8006fb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006fb2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006fb6:	b25b      	sxtb	r3, r3
 8006fb8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006fbc:	d103      	bne.n	8006fc6 <xQueueReceive+0x122>
 8006fbe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006fc0:	2200      	movs	r2, #0
 8006fc2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006fc6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006fc8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006fcc:	b25b      	sxtb	r3, r3
 8006fce:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006fd2:	d103      	bne.n	8006fdc <xQueueReceive+0x138>
 8006fd4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006fd6:	2200      	movs	r2, #0
 8006fd8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006fdc:	f001 fe96 	bl	8008d0c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006fe0:	1d3a      	adds	r2, r7, #4
 8006fe2:	f107 0310 	add.w	r3, r7, #16
 8006fe6:	4611      	mov	r1, r2
 8006fe8:	4618      	mov	r0, r3
 8006fea:	f000 fffd 	bl	8007fe8 <xTaskCheckForTimeOut>
 8006fee:	4603      	mov	r3, r0
 8006ff0:	2b00      	cmp	r3, #0
 8006ff2:	d123      	bne.n	800703c <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006ff4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006ff6:	f000 f997 	bl	8007328 <prvIsQueueEmpty>
 8006ffa:	4603      	mov	r3, r0
 8006ffc:	2b00      	cmp	r3, #0
 8006ffe:	d017      	beq.n	8007030 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007000:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007002:	3324      	adds	r3, #36	; 0x24
 8007004:	687a      	ldr	r2, [r7, #4]
 8007006:	4611      	mov	r1, r2
 8007008:	4618      	mov	r0, r3
 800700a:	f000 ff23 	bl	8007e54 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800700e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007010:	f000 f938 	bl	8007284 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8007014:	f000 fd54 	bl	8007ac0 <xTaskResumeAll>
 8007018:	4603      	mov	r3, r0
 800701a:	2b00      	cmp	r3, #0
 800701c:	d189      	bne.n	8006f32 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800701e:	4b10      	ldr	r3, [pc, #64]	; (8007060 <xQueueReceive+0x1bc>)
 8007020:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007024:	601a      	str	r2, [r3, #0]
 8007026:	f3bf 8f4f 	dsb	sy
 800702a:	f3bf 8f6f 	isb	sy
 800702e:	e780      	b.n	8006f32 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8007030:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007032:	f000 f927 	bl	8007284 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007036:	f000 fd43 	bl	8007ac0 <xTaskResumeAll>
 800703a:	e77a      	b.n	8006f32 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800703c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800703e:	f000 f921 	bl	8007284 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007042:	f000 fd3d 	bl	8007ac0 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007046:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007048:	f000 f96e 	bl	8007328 <prvIsQueueEmpty>
 800704c:	4603      	mov	r3, r0
 800704e:	2b00      	cmp	r3, #0
 8007050:	f43f af6f 	beq.w	8006f32 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8007054:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8007056:	4618      	mov	r0, r3
 8007058:	3730      	adds	r7, #48	; 0x30
 800705a:	46bd      	mov	sp, r7
 800705c:	bd80      	pop	{r7, pc}
 800705e:	bf00      	nop
 8007060:	e000ed04 	.word	0xe000ed04

08007064 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8007064:	b580      	push	{r7, lr}
 8007066:	b08e      	sub	sp, #56	; 0x38
 8007068:	af00      	add	r7, sp, #0
 800706a:	60f8      	str	r0, [r7, #12]
 800706c:	60b9      	str	r1, [r7, #8]
 800706e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8007074:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007076:	2b00      	cmp	r3, #0
 8007078:	d10a      	bne.n	8007090 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 800707a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800707e:	f383 8811 	msr	BASEPRI, r3
 8007082:	f3bf 8f6f 	isb	sy
 8007086:	f3bf 8f4f 	dsb	sy
 800708a:	623b      	str	r3, [r7, #32]
}
 800708c:	bf00      	nop
 800708e:	e7fe      	b.n	800708e <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007090:	68bb      	ldr	r3, [r7, #8]
 8007092:	2b00      	cmp	r3, #0
 8007094:	d103      	bne.n	800709e <xQueueReceiveFromISR+0x3a>
 8007096:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007098:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800709a:	2b00      	cmp	r3, #0
 800709c:	d101      	bne.n	80070a2 <xQueueReceiveFromISR+0x3e>
 800709e:	2301      	movs	r3, #1
 80070a0:	e000      	b.n	80070a4 <xQueueReceiveFromISR+0x40>
 80070a2:	2300      	movs	r3, #0
 80070a4:	2b00      	cmp	r3, #0
 80070a6:	d10a      	bne.n	80070be <xQueueReceiveFromISR+0x5a>
	__asm volatile
 80070a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80070ac:	f383 8811 	msr	BASEPRI, r3
 80070b0:	f3bf 8f6f 	isb	sy
 80070b4:	f3bf 8f4f 	dsb	sy
 80070b8:	61fb      	str	r3, [r7, #28]
}
 80070ba:	bf00      	nop
 80070bc:	e7fe      	b.n	80070bc <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80070be:	f001 feb7 	bl	8008e30 <vPortValidateInterruptPriority>
	__asm volatile
 80070c2:	f3ef 8211 	mrs	r2, BASEPRI
 80070c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80070ca:	f383 8811 	msr	BASEPRI, r3
 80070ce:	f3bf 8f6f 	isb	sy
 80070d2:	f3bf 8f4f 	dsb	sy
 80070d6:	61ba      	str	r2, [r7, #24]
 80070d8:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 80070da:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80070dc:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80070de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80070e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80070e2:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80070e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80070e6:	2b00      	cmp	r3, #0
 80070e8:	d02f      	beq.n	800714a <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 80070ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80070ec:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80070f0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 80070f4:	68b9      	ldr	r1, [r7, #8]
 80070f6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80070f8:	f000 f89e 	bl	8007238 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80070fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80070fe:	1e5a      	subs	r2, r3, #1
 8007100:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007102:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8007104:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8007108:	f1b3 3fff 	cmp.w	r3, #4294967295
 800710c:	d112      	bne.n	8007134 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800710e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007110:	691b      	ldr	r3, [r3, #16]
 8007112:	2b00      	cmp	r3, #0
 8007114:	d016      	beq.n	8007144 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007116:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007118:	3310      	adds	r3, #16
 800711a:	4618      	mov	r0, r3
 800711c:	f000 feea 	bl	8007ef4 <xTaskRemoveFromEventList>
 8007120:	4603      	mov	r3, r0
 8007122:	2b00      	cmp	r3, #0
 8007124:	d00e      	beq.n	8007144 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	2b00      	cmp	r3, #0
 800712a:	d00b      	beq.n	8007144 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	2201      	movs	r2, #1
 8007130:	601a      	str	r2, [r3, #0]
 8007132:	e007      	b.n	8007144 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8007134:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007138:	3301      	adds	r3, #1
 800713a:	b2db      	uxtb	r3, r3
 800713c:	b25a      	sxtb	r2, r3
 800713e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007140:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8007144:	2301      	movs	r3, #1
 8007146:	637b      	str	r3, [r7, #52]	; 0x34
 8007148:	e001      	b.n	800714e <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 800714a:	2300      	movs	r3, #0
 800714c:	637b      	str	r3, [r7, #52]	; 0x34
 800714e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007150:	613b      	str	r3, [r7, #16]
	__asm volatile
 8007152:	693b      	ldr	r3, [r7, #16]
 8007154:	f383 8811 	msr	BASEPRI, r3
}
 8007158:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800715a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800715c:	4618      	mov	r0, r3
 800715e:	3738      	adds	r7, #56	; 0x38
 8007160:	46bd      	mov	sp, r7
 8007162:	bd80      	pop	{r7, pc}

08007164 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8007164:	b580      	push	{r7, lr}
 8007166:	b086      	sub	sp, #24
 8007168:	af00      	add	r7, sp, #0
 800716a:	60f8      	str	r0, [r7, #12]
 800716c:	60b9      	str	r1, [r7, #8]
 800716e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8007170:	2300      	movs	r3, #0
 8007172:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007178:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800717a:	68fb      	ldr	r3, [r7, #12]
 800717c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800717e:	2b00      	cmp	r3, #0
 8007180:	d10d      	bne.n	800719e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007182:	68fb      	ldr	r3, [r7, #12]
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	2b00      	cmp	r3, #0
 8007188:	d14d      	bne.n	8007226 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800718a:	68fb      	ldr	r3, [r7, #12]
 800718c:	689b      	ldr	r3, [r3, #8]
 800718e:	4618      	mov	r0, r3
 8007190:	f001 f890 	bl	80082b4 <xTaskPriorityDisinherit>
 8007194:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8007196:	68fb      	ldr	r3, [r7, #12]
 8007198:	2200      	movs	r2, #0
 800719a:	609a      	str	r2, [r3, #8]
 800719c:	e043      	b.n	8007226 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	2b00      	cmp	r3, #0
 80071a2:	d119      	bne.n	80071d8 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80071a4:	68fb      	ldr	r3, [r7, #12]
 80071a6:	6858      	ldr	r0, [r3, #4]
 80071a8:	68fb      	ldr	r3, [r7, #12]
 80071aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80071ac:	461a      	mov	r2, r3
 80071ae:	68b9      	ldr	r1, [r7, #8]
 80071b0:	f005 fcb1 	bl	800cb16 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	685a      	ldr	r2, [r3, #4]
 80071b8:	68fb      	ldr	r3, [r7, #12]
 80071ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80071bc:	441a      	add	r2, r3
 80071be:	68fb      	ldr	r3, [r7, #12]
 80071c0:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80071c2:	68fb      	ldr	r3, [r7, #12]
 80071c4:	685a      	ldr	r2, [r3, #4]
 80071c6:	68fb      	ldr	r3, [r7, #12]
 80071c8:	689b      	ldr	r3, [r3, #8]
 80071ca:	429a      	cmp	r2, r3
 80071cc:	d32b      	bcc.n	8007226 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80071ce:	68fb      	ldr	r3, [r7, #12]
 80071d0:	681a      	ldr	r2, [r3, #0]
 80071d2:	68fb      	ldr	r3, [r7, #12]
 80071d4:	605a      	str	r2, [r3, #4]
 80071d6:	e026      	b.n	8007226 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80071d8:	68fb      	ldr	r3, [r7, #12]
 80071da:	68d8      	ldr	r0, [r3, #12]
 80071dc:	68fb      	ldr	r3, [r7, #12]
 80071de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80071e0:	461a      	mov	r2, r3
 80071e2:	68b9      	ldr	r1, [r7, #8]
 80071e4:	f005 fc97 	bl	800cb16 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80071e8:	68fb      	ldr	r3, [r7, #12]
 80071ea:	68da      	ldr	r2, [r3, #12]
 80071ec:	68fb      	ldr	r3, [r7, #12]
 80071ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80071f0:	425b      	negs	r3, r3
 80071f2:	441a      	add	r2, r3
 80071f4:	68fb      	ldr	r3, [r7, #12]
 80071f6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80071f8:	68fb      	ldr	r3, [r7, #12]
 80071fa:	68da      	ldr	r2, [r3, #12]
 80071fc:	68fb      	ldr	r3, [r7, #12]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	429a      	cmp	r2, r3
 8007202:	d207      	bcs.n	8007214 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8007204:	68fb      	ldr	r3, [r7, #12]
 8007206:	689a      	ldr	r2, [r3, #8]
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800720c:	425b      	negs	r3, r3
 800720e:	441a      	add	r2, r3
 8007210:	68fb      	ldr	r3, [r7, #12]
 8007212:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	2b02      	cmp	r3, #2
 8007218:	d105      	bne.n	8007226 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800721a:	693b      	ldr	r3, [r7, #16]
 800721c:	2b00      	cmp	r3, #0
 800721e:	d002      	beq.n	8007226 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8007220:	693b      	ldr	r3, [r7, #16]
 8007222:	3b01      	subs	r3, #1
 8007224:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8007226:	693b      	ldr	r3, [r7, #16]
 8007228:	1c5a      	adds	r2, r3, #1
 800722a:	68fb      	ldr	r3, [r7, #12]
 800722c:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800722e:	697b      	ldr	r3, [r7, #20]
}
 8007230:	4618      	mov	r0, r3
 8007232:	3718      	adds	r7, #24
 8007234:	46bd      	mov	sp, r7
 8007236:	bd80      	pop	{r7, pc}

08007238 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8007238:	b580      	push	{r7, lr}
 800723a:	b082      	sub	sp, #8
 800723c:	af00      	add	r7, sp, #0
 800723e:	6078      	str	r0, [r7, #4]
 8007240:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007246:	2b00      	cmp	r3, #0
 8007248:	d018      	beq.n	800727c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	68da      	ldr	r2, [r3, #12]
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007252:	441a      	add	r2, r3
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	68da      	ldr	r2, [r3, #12]
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	689b      	ldr	r3, [r3, #8]
 8007260:	429a      	cmp	r2, r3
 8007262:	d303      	bcc.n	800726c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	681a      	ldr	r2, [r3, #0]
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	68d9      	ldr	r1, [r3, #12]
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007274:	461a      	mov	r2, r3
 8007276:	6838      	ldr	r0, [r7, #0]
 8007278:	f005 fc4d 	bl	800cb16 <memcpy>
	}
}
 800727c:	bf00      	nop
 800727e:	3708      	adds	r7, #8
 8007280:	46bd      	mov	sp, r7
 8007282:	bd80      	pop	{r7, pc}

08007284 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8007284:	b580      	push	{r7, lr}
 8007286:	b084      	sub	sp, #16
 8007288:	af00      	add	r7, sp, #0
 800728a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800728c:	f001 fd0e 	bl	8008cac <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007296:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007298:	e011      	b.n	80072be <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800729e:	2b00      	cmp	r3, #0
 80072a0:	d012      	beq.n	80072c8 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	3324      	adds	r3, #36	; 0x24
 80072a6:	4618      	mov	r0, r3
 80072a8:	f000 fe24 	bl	8007ef4 <xTaskRemoveFromEventList>
 80072ac:	4603      	mov	r3, r0
 80072ae:	2b00      	cmp	r3, #0
 80072b0:	d001      	beq.n	80072b6 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80072b2:	f000 fefb 	bl	80080ac <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80072b6:	7bfb      	ldrb	r3, [r7, #15]
 80072b8:	3b01      	subs	r3, #1
 80072ba:	b2db      	uxtb	r3, r3
 80072bc:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80072be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80072c2:	2b00      	cmp	r3, #0
 80072c4:	dce9      	bgt.n	800729a <prvUnlockQueue+0x16>
 80072c6:	e000      	b.n	80072ca <prvUnlockQueue+0x46>
					break;
 80072c8:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	22ff      	movs	r2, #255	; 0xff
 80072ce:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 80072d2:	f001 fd1b 	bl	8008d0c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80072d6:	f001 fce9 	bl	8008cac <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80072e0:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80072e2:	e011      	b.n	8007308 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	691b      	ldr	r3, [r3, #16]
 80072e8:	2b00      	cmp	r3, #0
 80072ea:	d012      	beq.n	8007312 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	3310      	adds	r3, #16
 80072f0:	4618      	mov	r0, r3
 80072f2:	f000 fdff 	bl	8007ef4 <xTaskRemoveFromEventList>
 80072f6:	4603      	mov	r3, r0
 80072f8:	2b00      	cmp	r3, #0
 80072fa:	d001      	beq.n	8007300 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80072fc:	f000 fed6 	bl	80080ac <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8007300:	7bbb      	ldrb	r3, [r7, #14]
 8007302:	3b01      	subs	r3, #1
 8007304:	b2db      	uxtb	r3, r3
 8007306:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007308:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800730c:	2b00      	cmp	r3, #0
 800730e:	dce9      	bgt.n	80072e4 <prvUnlockQueue+0x60>
 8007310:	e000      	b.n	8007314 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8007312:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	22ff      	movs	r2, #255	; 0xff
 8007318:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800731c:	f001 fcf6 	bl	8008d0c <vPortExitCritical>
}
 8007320:	bf00      	nop
 8007322:	3710      	adds	r7, #16
 8007324:	46bd      	mov	sp, r7
 8007326:	bd80      	pop	{r7, pc}

08007328 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8007328:	b580      	push	{r7, lr}
 800732a:	b084      	sub	sp, #16
 800732c:	af00      	add	r7, sp, #0
 800732e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007330:	f001 fcbc 	bl	8008cac <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007338:	2b00      	cmp	r3, #0
 800733a:	d102      	bne.n	8007342 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800733c:	2301      	movs	r3, #1
 800733e:	60fb      	str	r3, [r7, #12]
 8007340:	e001      	b.n	8007346 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8007342:	2300      	movs	r3, #0
 8007344:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007346:	f001 fce1 	bl	8008d0c <vPortExitCritical>

	return xReturn;
 800734a:	68fb      	ldr	r3, [r7, #12]
}
 800734c:	4618      	mov	r0, r3
 800734e:	3710      	adds	r7, #16
 8007350:	46bd      	mov	sp, r7
 8007352:	bd80      	pop	{r7, pc}

08007354 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8007354:	b580      	push	{r7, lr}
 8007356:	b084      	sub	sp, #16
 8007358:	af00      	add	r7, sp, #0
 800735a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800735c:	f001 fca6 	bl	8008cac <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007368:	429a      	cmp	r2, r3
 800736a:	d102      	bne.n	8007372 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800736c:	2301      	movs	r3, #1
 800736e:	60fb      	str	r3, [r7, #12]
 8007370:	e001      	b.n	8007376 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8007372:	2300      	movs	r3, #0
 8007374:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007376:	f001 fcc9 	bl	8008d0c <vPortExitCritical>

	return xReturn;
 800737a:	68fb      	ldr	r3, [r7, #12]
}
 800737c:	4618      	mov	r0, r3
 800737e:	3710      	adds	r7, #16
 8007380:	46bd      	mov	sp, r7
 8007382:	bd80      	pop	{r7, pc}

08007384 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8007384:	b480      	push	{r7}
 8007386:	b085      	sub	sp, #20
 8007388:	af00      	add	r7, sp, #0
 800738a:	6078      	str	r0, [r7, #4]
 800738c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800738e:	2300      	movs	r3, #0
 8007390:	60fb      	str	r3, [r7, #12]
 8007392:	e014      	b.n	80073be <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8007394:	4a0e      	ldr	r2, [pc, #56]	; (80073d0 <vQueueAddToRegistry+0x4c>)
 8007396:	68fb      	ldr	r3, [r7, #12]
 8007398:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800739c:	2b00      	cmp	r3, #0
 800739e:	d10b      	bne.n	80073b8 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80073a0:	490b      	ldr	r1, [pc, #44]	; (80073d0 <vQueueAddToRegistry+0x4c>)
 80073a2:	68fb      	ldr	r3, [r7, #12]
 80073a4:	683a      	ldr	r2, [r7, #0]
 80073a6:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80073aa:	4a09      	ldr	r2, [pc, #36]	; (80073d0 <vQueueAddToRegistry+0x4c>)
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	00db      	lsls	r3, r3, #3
 80073b0:	4413      	add	r3, r2
 80073b2:	687a      	ldr	r2, [r7, #4]
 80073b4:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80073b6:	e006      	b.n	80073c6 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80073b8:	68fb      	ldr	r3, [r7, #12]
 80073ba:	3301      	adds	r3, #1
 80073bc:	60fb      	str	r3, [r7, #12]
 80073be:	68fb      	ldr	r3, [r7, #12]
 80073c0:	2b07      	cmp	r3, #7
 80073c2:	d9e7      	bls.n	8007394 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80073c4:	bf00      	nop
 80073c6:	bf00      	nop
 80073c8:	3714      	adds	r7, #20
 80073ca:	46bd      	mov	sp, r7
 80073cc:	bc80      	pop	{r7}
 80073ce:	4770      	bx	lr
 80073d0:	20002784 	.word	0x20002784

080073d4 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80073d4:	b580      	push	{r7, lr}
 80073d6:	b086      	sub	sp, #24
 80073d8:	af00      	add	r7, sp, #0
 80073da:	60f8      	str	r0, [r7, #12]
 80073dc:	60b9      	str	r1, [r7, #8]
 80073de:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80073e0:	68fb      	ldr	r3, [r7, #12]
 80073e2:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80073e4:	f001 fc62 	bl	8008cac <vPortEnterCritical>
 80073e8:	697b      	ldr	r3, [r7, #20]
 80073ea:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80073ee:	b25b      	sxtb	r3, r3
 80073f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80073f4:	d103      	bne.n	80073fe <vQueueWaitForMessageRestricted+0x2a>
 80073f6:	697b      	ldr	r3, [r7, #20]
 80073f8:	2200      	movs	r2, #0
 80073fa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80073fe:	697b      	ldr	r3, [r7, #20]
 8007400:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007404:	b25b      	sxtb	r3, r3
 8007406:	f1b3 3fff 	cmp.w	r3, #4294967295
 800740a:	d103      	bne.n	8007414 <vQueueWaitForMessageRestricted+0x40>
 800740c:	697b      	ldr	r3, [r7, #20]
 800740e:	2200      	movs	r2, #0
 8007410:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007414:	f001 fc7a 	bl	8008d0c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8007418:	697b      	ldr	r3, [r7, #20]
 800741a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800741c:	2b00      	cmp	r3, #0
 800741e:	d106      	bne.n	800742e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8007420:	697b      	ldr	r3, [r7, #20]
 8007422:	3324      	adds	r3, #36	; 0x24
 8007424:	687a      	ldr	r2, [r7, #4]
 8007426:	68b9      	ldr	r1, [r7, #8]
 8007428:	4618      	mov	r0, r3
 800742a:	f000 fd37 	bl	8007e9c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800742e:	6978      	ldr	r0, [r7, #20]
 8007430:	f7ff ff28 	bl	8007284 <prvUnlockQueue>
	}
 8007434:	bf00      	nop
 8007436:	3718      	adds	r7, #24
 8007438:	46bd      	mov	sp, r7
 800743a:	bd80      	pop	{r7, pc}

0800743c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800743c:	b580      	push	{r7, lr}
 800743e:	b08e      	sub	sp, #56	; 0x38
 8007440:	af04      	add	r7, sp, #16
 8007442:	60f8      	str	r0, [r7, #12]
 8007444:	60b9      	str	r1, [r7, #8]
 8007446:	607a      	str	r2, [r7, #4]
 8007448:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800744a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800744c:	2b00      	cmp	r3, #0
 800744e:	d10a      	bne.n	8007466 <xTaskCreateStatic+0x2a>
	__asm volatile
 8007450:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007454:	f383 8811 	msr	BASEPRI, r3
 8007458:	f3bf 8f6f 	isb	sy
 800745c:	f3bf 8f4f 	dsb	sy
 8007460:	623b      	str	r3, [r7, #32]
}
 8007462:	bf00      	nop
 8007464:	e7fe      	b.n	8007464 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8007466:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007468:	2b00      	cmp	r3, #0
 800746a:	d10a      	bne.n	8007482 <xTaskCreateStatic+0x46>
	__asm volatile
 800746c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007470:	f383 8811 	msr	BASEPRI, r3
 8007474:	f3bf 8f6f 	isb	sy
 8007478:	f3bf 8f4f 	dsb	sy
 800747c:	61fb      	str	r3, [r7, #28]
}
 800747e:	bf00      	nop
 8007480:	e7fe      	b.n	8007480 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8007482:	23bc      	movs	r3, #188	; 0xbc
 8007484:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8007486:	693b      	ldr	r3, [r7, #16]
 8007488:	2bbc      	cmp	r3, #188	; 0xbc
 800748a:	d00a      	beq.n	80074a2 <xTaskCreateStatic+0x66>
	__asm volatile
 800748c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007490:	f383 8811 	msr	BASEPRI, r3
 8007494:	f3bf 8f6f 	isb	sy
 8007498:	f3bf 8f4f 	dsb	sy
 800749c:	61bb      	str	r3, [r7, #24]
}
 800749e:	bf00      	nop
 80074a0:	e7fe      	b.n	80074a0 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80074a2:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80074a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80074a6:	2b00      	cmp	r3, #0
 80074a8:	d01e      	beq.n	80074e8 <xTaskCreateStatic+0xac>
 80074aa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	d01b      	beq.n	80074e8 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80074b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80074b2:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80074b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074b6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80074b8:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80074ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074bc:	2202      	movs	r2, #2
 80074be:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80074c2:	2300      	movs	r3, #0
 80074c4:	9303      	str	r3, [sp, #12]
 80074c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074c8:	9302      	str	r3, [sp, #8]
 80074ca:	f107 0314 	add.w	r3, r7, #20
 80074ce:	9301      	str	r3, [sp, #4]
 80074d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80074d2:	9300      	str	r3, [sp, #0]
 80074d4:	683b      	ldr	r3, [r7, #0]
 80074d6:	687a      	ldr	r2, [r7, #4]
 80074d8:	68b9      	ldr	r1, [r7, #8]
 80074da:	68f8      	ldr	r0, [r7, #12]
 80074dc:	f000 f850 	bl	8007580 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80074e0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80074e2:	f000 f8f3 	bl	80076cc <prvAddNewTaskToReadyList>
 80074e6:	e001      	b.n	80074ec <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 80074e8:	2300      	movs	r3, #0
 80074ea:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80074ec:	697b      	ldr	r3, [r7, #20]
	}
 80074ee:	4618      	mov	r0, r3
 80074f0:	3728      	adds	r7, #40	; 0x28
 80074f2:	46bd      	mov	sp, r7
 80074f4:	bd80      	pop	{r7, pc}

080074f6 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80074f6:	b580      	push	{r7, lr}
 80074f8:	b08c      	sub	sp, #48	; 0x30
 80074fa:	af04      	add	r7, sp, #16
 80074fc:	60f8      	str	r0, [r7, #12]
 80074fe:	60b9      	str	r1, [r7, #8]
 8007500:	603b      	str	r3, [r7, #0]
 8007502:	4613      	mov	r3, r2
 8007504:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8007506:	88fb      	ldrh	r3, [r7, #6]
 8007508:	009b      	lsls	r3, r3, #2
 800750a:	4618      	mov	r0, r3
 800750c:	f001 fcce 	bl	8008eac <pvPortMalloc>
 8007510:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8007512:	697b      	ldr	r3, [r7, #20]
 8007514:	2b00      	cmp	r3, #0
 8007516:	d00e      	beq.n	8007536 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8007518:	20bc      	movs	r0, #188	; 0xbc
 800751a:	f001 fcc7 	bl	8008eac <pvPortMalloc>
 800751e:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8007520:	69fb      	ldr	r3, [r7, #28]
 8007522:	2b00      	cmp	r3, #0
 8007524:	d003      	beq.n	800752e <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8007526:	69fb      	ldr	r3, [r7, #28]
 8007528:	697a      	ldr	r2, [r7, #20]
 800752a:	631a      	str	r2, [r3, #48]	; 0x30
 800752c:	e005      	b.n	800753a <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800752e:	6978      	ldr	r0, [r7, #20]
 8007530:	f001 fd80 	bl	8009034 <vPortFree>
 8007534:	e001      	b.n	800753a <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8007536:	2300      	movs	r3, #0
 8007538:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800753a:	69fb      	ldr	r3, [r7, #28]
 800753c:	2b00      	cmp	r3, #0
 800753e:	d017      	beq.n	8007570 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8007540:	69fb      	ldr	r3, [r7, #28]
 8007542:	2200      	movs	r2, #0
 8007544:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8007548:	88fa      	ldrh	r2, [r7, #6]
 800754a:	2300      	movs	r3, #0
 800754c:	9303      	str	r3, [sp, #12]
 800754e:	69fb      	ldr	r3, [r7, #28]
 8007550:	9302      	str	r3, [sp, #8]
 8007552:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007554:	9301      	str	r3, [sp, #4]
 8007556:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007558:	9300      	str	r3, [sp, #0]
 800755a:	683b      	ldr	r3, [r7, #0]
 800755c:	68b9      	ldr	r1, [r7, #8]
 800755e:	68f8      	ldr	r0, [r7, #12]
 8007560:	f000 f80e 	bl	8007580 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007564:	69f8      	ldr	r0, [r7, #28]
 8007566:	f000 f8b1 	bl	80076cc <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800756a:	2301      	movs	r3, #1
 800756c:	61bb      	str	r3, [r7, #24]
 800756e:	e002      	b.n	8007576 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8007570:	f04f 33ff 	mov.w	r3, #4294967295
 8007574:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8007576:	69bb      	ldr	r3, [r7, #24]
	}
 8007578:	4618      	mov	r0, r3
 800757a:	3720      	adds	r7, #32
 800757c:	46bd      	mov	sp, r7
 800757e:	bd80      	pop	{r7, pc}

08007580 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8007580:	b580      	push	{r7, lr}
 8007582:	b088      	sub	sp, #32
 8007584:	af00      	add	r7, sp, #0
 8007586:	60f8      	str	r0, [r7, #12]
 8007588:	60b9      	str	r1, [r7, #8]
 800758a:	607a      	str	r2, [r7, #4]
 800758c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800758e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007590:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	009b      	lsls	r3, r3, #2
 8007596:	461a      	mov	r2, r3
 8007598:	21a5      	movs	r1, #165	; 0xa5
 800759a:	f005 faca 	bl	800cb32 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800759e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80075a0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80075a8:	3b01      	subs	r3, #1
 80075aa:	009b      	lsls	r3, r3, #2
 80075ac:	4413      	add	r3, r2
 80075ae:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80075b0:	69bb      	ldr	r3, [r7, #24]
 80075b2:	f023 0307 	bic.w	r3, r3, #7
 80075b6:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80075b8:	69bb      	ldr	r3, [r7, #24]
 80075ba:	f003 0307 	and.w	r3, r3, #7
 80075be:	2b00      	cmp	r3, #0
 80075c0:	d00a      	beq.n	80075d8 <prvInitialiseNewTask+0x58>
	__asm volatile
 80075c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80075c6:	f383 8811 	msr	BASEPRI, r3
 80075ca:	f3bf 8f6f 	isb	sy
 80075ce:	f3bf 8f4f 	dsb	sy
 80075d2:	617b      	str	r3, [r7, #20]
}
 80075d4:	bf00      	nop
 80075d6:	e7fe      	b.n	80075d6 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80075d8:	68bb      	ldr	r3, [r7, #8]
 80075da:	2b00      	cmp	r3, #0
 80075dc:	d01f      	beq.n	800761e <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80075de:	2300      	movs	r3, #0
 80075e0:	61fb      	str	r3, [r7, #28]
 80075e2:	e012      	b.n	800760a <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80075e4:	68ba      	ldr	r2, [r7, #8]
 80075e6:	69fb      	ldr	r3, [r7, #28]
 80075e8:	4413      	add	r3, r2
 80075ea:	7819      	ldrb	r1, [r3, #0]
 80075ec:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80075ee:	69fb      	ldr	r3, [r7, #28]
 80075f0:	4413      	add	r3, r2
 80075f2:	3334      	adds	r3, #52	; 0x34
 80075f4:	460a      	mov	r2, r1
 80075f6:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80075f8:	68ba      	ldr	r2, [r7, #8]
 80075fa:	69fb      	ldr	r3, [r7, #28]
 80075fc:	4413      	add	r3, r2
 80075fe:	781b      	ldrb	r3, [r3, #0]
 8007600:	2b00      	cmp	r3, #0
 8007602:	d006      	beq.n	8007612 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007604:	69fb      	ldr	r3, [r7, #28]
 8007606:	3301      	adds	r3, #1
 8007608:	61fb      	str	r3, [r7, #28]
 800760a:	69fb      	ldr	r3, [r7, #28]
 800760c:	2b0f      	cmp	r3, #15
 800760e:	d9e9      	bls.n	80075e4 <prvInitialiseNewTask+0x64>
 8007610:	e000      	b.n	8007614 <prvInitialiseNewTask+0x94>
			{
				break;
 8007612:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8007614:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007616:	2200      	movs	r2, #0
 8007618:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800761c:	e003      	b.n	8007626 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800761e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007620:	2200      	movs	r2, #0
 8007622:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8007626:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007628:	2b37      	cmp	r3, #55	; 0x37
 800762a:	d901      	bls.n	8007630 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800762c:	2337      	movs	r3, #55	; 0x37
 800762e:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8007630:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007632:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007634:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8007636:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007638:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800763a:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800763c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800763e:	2200      	movs	r2, #0
 8007640:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8007642:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007644:	3304      	adds	r3, #4
 8007646:	4618      	mov	r0, r3
 8007648:	f7ff f8c1 	bl	80067ce <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800764c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800764e:	3318      	adds	r3, #24
 8007650:	4618      	mov	r0, r3
 8007652:	f7ff f8bc 	bl	80067ce <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8007656:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007658:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800765a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800765c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800765e:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8007662:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007664:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8007666:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007668:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800766a:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800766c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800766e:	2200      	movs	r2, #0
 8007670:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007674:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007676:	2200      	movs	r2, #0
 8007678:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800767c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800767e:	3354      	adds	r3, #84	; 0x54
 8007680:	2260      	movs	r2, #96	; 0x60
 8007682:	2100      	movs	r1, #0
 8007684:	4618      	mov	r0, r3
 8007686:	f005 fa54 	bl	800cb32 <memset>
 800768a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800768c:	4a0c      	ldr	r2, [pc, #48]	; (80076c0 <prvInitialiseNewTask+0x140>)
 800768e:	659a      	str	r2, [r3, #88]	; 0x58
 8007690:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007692:	4a0c      	ldr	r2, [pc, #48]	; (80076c4 <prvInitialiseNewTask+0x144>)
 8007694:	65da      	str	r2, [r3, #92]	; 0x5c
 8007696:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007698:	4a0b      	ldr	r2, [pc, #44]	; (80076c8 <prvInitialiseNewTask+0x148>)
 800769a:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800769c:	683a      	ldr	r2, [r7, #0]
 800769e:	68f9      	ldr	r1, [r7, #12]
 80076a0:	69b8      	ldr	r0, [r7, #24]
 80076a2:	f001 fa15 	bl	8008ad0 <pxPortInitialiseStack>
 80076a6:	4602      	mov	r2, r0
 80076a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80076aa:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80076ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80076ae:	2b00      	cmp	r3, #0
 80076b0:	d002      	beq.n	80076b8 <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80076b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80076b4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80076b6:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80076b8:	bf00      	nop
 80076ba:	3720      	adds	r7, #32
 80076bc:	46bd      	mov	sp, r7
 80076be:	bd80      	pop	{r7, pc}
 80076c0:	0800fec0 	.word	0x0800fec0
 80076c4:	0800fee0 	.word	0x0800fee0
 80076c8:	0800fea0 	.word	0x0800fea0

080076cc <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80076cc:	b580      	push	{r7, lr}
 80076ce:	b082      	sub	sp, #8
 80076d0:	af00      	add	r7, sp, #0
 80076d2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80076d4:	f001 faea 	bl	8008cac <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80076d8:	4b2d      	ldr	r3, [pc, #180]	; (8007790 <prvAddNewTaskToReadyList+0xc4>)
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	3301      	adds	r3, #1
 80076de:	4a2c      	ldr	r2, [pc, #176]	; (8007790 <prvAddNewTaskToReadyList+0xc4>)
 80076e0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80076e2:	4b2c      	ldr	r3, [pc, #176]	; (8007794 <prvAddNewTaskToReadyList+0xc8>)
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	2b00      	cmp	r3, #0
 80076e8:	d109      	bne.n	80076fe <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80076ea:	4a2a      	ldr	r2, [pc, #168]	; (8007794 <prvAddNewTaskToReadyList+0xc8>)
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80076f0:	4b27      	ldr	r3, [pc, #156]	; (8007790 <prvAddNewTaskToReadyList+0xc4>)
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	2b01      	cmp	r3, #1
 80076f6:	d110      	bne.n	800771a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80076f8:	f000 fcfc 	bl	80080f4 <prvInitialiseTaskLists>
 80076fc:	e00d      	b.n	800771a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80076fe:	4b26      	ldr	r3, [pc, #152]	; (8007798 <prvAddNewTaskToReadyList+0xcc>)
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	2b00      	cmp	r3, #0
 8007704:	d109      	bne.n	800771a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8007706:	4b23      	ldr	r3, [pc, #140]	; (8007794 <prvAddNewTaskToReadyList+0xc8>)
 8007708:	681b      	ldr	r3, [r3, #0]
 800770a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007710:	429a      	cmp	r2, r3
 8007712:	d802      	bhi.n	800771a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8007714:	4a1f      	ldr	r2, [pc, #124]	; (8007794 <prvAddNewTaskToReadyList+0xc8>)
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800771a:	4b20      	ldr	r3, [pc, #128]	; (800779c <prvAddNewTaskToReadyList+0xd0>)
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	3301      	adds	r3, #1
 8007720:	4a1e      	ldr	r2, [pc, #120]	; (800779c <prvAddNewTaskToReadyList+0xd0>)
 8007722:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8007724:	4b1d      	ldr	r3, [pc, #116]	; (800779c <prvAddNewTaskToReadyList+0xd0>)
 8007726:	681a      	ldr	r2, [r3, #0]
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007730:	4b1b      	ldr	r3, [pc, #108]	; (80077a0 <prvAddNewTaskToReadyList+0xd4>)
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	429a      	cmp	r2, r3
 8007736:	d903      	bls.n	8007740 <prvAddNewTaskToReadyList+0x74>
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800773c:	4a18      	ldr	r2, [pc, #96]	; (80077a0 <prvAddNewTaskToReadyList+0xd4>)
 800773e:	6013      	str	r3, [r2, #0]
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007744:	4613      	mov	r3, r2
 8007746:	009b      	lsls	r3, r3, #2
 8007748:	4413      	add	r3, r2
 800774a:	009b      	lsls	r3, r3, #2
 800774c:	4a15      	ldr	r2, [pc, #84]	; (80077a4 <prvAddNewTaskToReadyList+0xd8>)
 800774e:	441a      	add	r2, r3
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	3304      	adds	r3, #4
 8007754:	4619      	mov	r1, r3
 8007756:	4610      	mov	r0, r2
 8007758:	f7ff f845 	bl	80067e6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800775c:	f001 fad6 	bl	8008d0c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8007760:	4b0d      	ldr	r3, [pc, #52]	; (8007798 <prvAddNewTaskToReadyList+0xcc>)
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	2b00      	cmp	r3, #0
 8007766:	d00e      	beq.n	8007786 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8007768:	4b0a      	ldr	r3, [pc, #40]	; (8007794 <prvAddNewTaskToReadyList+0xc8>)
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007772:	429a      	cmp	r2, r3
 8007774:	d207      	bcs.n	8007786 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8007776:	4b0c      	ldr	r3, [pc, #48]	; (80077a8 <prvAddNewTaskToReadyList+0xdc>)
 8007778:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800777c:	601a      	str	r2, [r3, #0]
 800777e:	f3bf 8f4f 	dsb	sy
 8007782:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007786:	bf00      	nop
 8007788:	3708      	adds	r7, #8
 800778a:	46bd      	mov	sp, r7
 800778c:	bd80      	pop	{r7, pc}
 800778e:	bf00      	nop
 8007790:	20001048 	.word	0x20001048
 8007794:	20000b74 	.word	0x20000b74
 8007798:	20001054 	.word	0x20001054
 800779c:	20001064 	.word	0x20001064
 80077a0:	20001050 	.word	0x20001050
 80077a4:	20000b78 	.word	0x20000b78
 80077a8:	e000ed04 	.word	0xe000ed04

080077ac <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 80077ac:	b580      	push	{r7, lr}
 80077ae:	b084      	sub	sp, #16
 80077b0:	af00      	add	r7, sp, #0
 80077b2:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 80077b4:	f001 fa7a 	bl	8008cac <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	2b00      	cmp	r3, #0
 80077bc:	d102      	bne.n	80077c4 <vTaskDelete+0x18>
 80077be:	4b2c      	ldr	r3, [pc, #176]	; (8007870 <vTaskDelete+0xc4>)
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	e000      	b.n	80077c6 <vTaskDelete+0x1a>
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80077c8:	68fb      	ldr	r3, [r7, #12]
 80077ca:	3304      	adds	r3, #4
 80077cc:	4618      	mov	r0, r3
 80077ce:	f7ff f865 	bl	800689c <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80077d2:	68fb      	ldr	r3, [r7, #12]
 80077d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80077d6:	2b00      	cmp	r3, #0
 80077d8:	d004      	beq.n	80077e4 <vTaskDelete+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80077da:	68fb      	ldr	r3, [r7, #12]
 80077dc:	3318      	adds	r3, #24
 80077de:	4618      	mov	r0, r3
 80077e0:	f7ff f85c 	bl	800689c <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 80077e4:	4b23      	ldr	r3, [pc, #140]	; (8007874 <vTaskDelete+0xc8>)
 80077e6:	681b      	ldr	r3, [r3, #0]
 80077e8:	3301      	adds	r3, #1
 80077ea:	4a22      	ldr	r2, [pc, #136]	; (8007874 <vTaskDelete+0xc8>)
 80077ec:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 80077ee:	4b20      	ldr	r3, [pc, #128]	; (8007870 <vTaskDelete+0xc4>)
 80077f0:	681b      	ldr	r3, [r3, #0]
 80077f2:	68fa      	ldr	r2, [r7, #12]
 80077f4:	429a      	cmp	r2, r3
 80077f6:	d10b      	bne.n	8007810 <vTaskDelete+0x64>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 80077f8:	68fb      	ldr	r3, [r7, #12]
 80077fa:	3304      	adds	r3, #4
 80077fc:	4619      	mov	r1, r3
 80077fe:	481e      	ldr	r0, [pc, #120]	; (8007878 <vTaskDelete+0xcc>)
 8007800:	f7fe fff1 	bl	80067e6 <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 8007804:	4b1d      	ldr	r3, [pc, #116]	; (800787c <vTaskDelete+0xd0>)
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	3301      	adds	r3, #1
 800780a:	4a1c      	ldr	r2, [pc, #112]	; (800787c <vTaskDelete+0xd0>)
 800780c:	6013      	str	r3, [r2, #0]
 800780e:	e009      	b.n	8007824 <vTaskDelete+0x78>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 8007810:	4b1b      	ldr	r3, [pc, #108]	; (8007880 <vTaskDelete+0xd4>)
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	3b01      	subs	r3, #1
 8007816:	4a1a      	ldr	r2, [pc, #104]	; (8007880 <vTaskDelete+0xd4>)
 8007818:	6013      	str	r3, [r2, #0]
				prvDeleteTCB( pxTCB );
 800781a:	68f8      	ldr	r0, [r7, #12]
 800781c:	f000 fcd8 	bl	80081d0 <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 8007820:	f000 fd0a 	bl	8008238 <prvResetNextTaskUnblockTime>
			}

			traceTASK_DELETE( pxTCB );
		}
		taskEXIT_CRITICAL();
 8007824:	f001 fa72 	bl	8008d0c <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 8007828:	4b16      	ldr	r3, [pc, #88]	; (8007884 <vTaskDelete+0xd8>)
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	2b00      	cmp	r3, #0
 800782e:	d01b      	beq.n	8007868 <vTaskDelete+0xbc>
		{
			if( pxTCB == pxCurrentTCB )
 8007830:	4b0f      	ldr	r3, [pc, #60]	; (8007870 <vTaskDelete+0xc4>)
 8007832:	681b      	ldr	r3, [r3, #0]
 8007834:	68fa      	ldr	r2, [r7, #12]
 8007836:	429a      	cmp	r2, r3
 8007838:	d116      	bne.n	8007868 <vTaskDelete+0xbc>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 800783a:	4b13      	ldr	r3, [pc, #76]	; (8007888 <vTaskDelete+0xdc>)
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	2b00      	cmp	r3, #0
 8007840:	d00a      	beq.n	8007858 <vTaskDelete+0xac>
	__asm volatile
 8007842:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007846:	f383 8811 	msr	BASEPRI, r3
 800784a:	f3bf 8f6f 	isb	sy
 800784e:	f3bf 8f4f 	dsb	sy
 8007852:	60bb      	str	r3, [r7, #8]
}
 8007854:	bf00      	nop
 8007856:	e7fe      	b.n	8007856 <vTaskDelete+0xaa>
				portYIELD_WITHIN_API();
 8007858:	4b0c      	ldr	r3, [pc, #48]	; (800788c <vTaskDelete+0xe0>)
 800785a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800785e:	601a      	str	r2, [r3, #0]
 8007860:	f3bf 8f4f 	dsb	sy
 8007864:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8007868:	bf00      	nop
 800786a:	3710      	adds	r7, #16
 800786c:	46bd      	mov	sp, r7
 800786e:	bd80      	pop	{r7, pc}
 8007870:	20000b74 	.word	0x20000b74
 8007874:	20001064 	.word	0x20001064
 8007878:	2000101c 	.word	0x2000101c
 800787c:	20001030 	.word	0x20001030
 8007880:	20001048 	.word	0x20001048
 8007884:	20001054 	.word	0x20001054
 8007888:	20001070 	.word	0x20001070
 800788c:	e000ed04 	.word	0xe000ed04

08007890 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8007890:	b580      	push	{r7, lr}
 8007892:	b084      	sub	sp, #16
 8007894:	af00      	add	r7, sp, #0
 8007896:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8007898:	2300      	movs	r3, #0
 800789a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	2b00      	cmp	r3, #0
 80078a0:	d017      	beq.n	80078d2 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80078a2:	4b13      	ldr	r3, [pc, #76]	; (80078f0 <vTaskDelay+0x60>)
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	2b00      	cmp	r3, #0
 80078a8:	d00a      	beq.n	80078c0 <vTaskDelay+0x30>
	__asm volatile
 80078aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80078ae:	f383 8811 	msr	BASEPRI, r3
 80078b2:	f3bf 8f6f 	isb	sy
 80078b6:	f3bf 8f4f 	dsb	sy
 80078ba:	60bb      	str	r3, [r7, #8]
}
 80078bc:	bf00      	nop
 80078be:	e7fe      	b.n	80078be <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80078c0:	f000 f8f0 	bl	8007aa4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80078c4:	2100      	movs	r1, #0
 80078c6:	6878      	ldr	r0, [r7, #4]
 80078c8:	f000 fd62 	bl	8008390 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80078cc:	f000 f8f8 	bl	8007ac0 <xTaskResumeAll>
 80078d0:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80078d2:	68fb      	ldr	r3, [r7, #12]
 80078d4:	2b00      	cmp	r3, #0
 80078d6:	d107      	bne.n	80078e8 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 80078d8:	4b06      	ldr	r3, [pc, #24]	; (80078f4 <vTaskDelay+0x64>)
 80078da:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80078de:	601a      	str	r2, [r3, #0]
 80078e0:	f3bf 8f4f 	dsb	sy
 80078e4:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80078e8:	bf00      	nop
 80078ea:	3710      	adds	r7, #16
 80078ec:	46bd      	mov	sp, r7
 80078ee:	bd80      	pop	{r7, pc}
 80078f0:	20001070 	.word	0x20001070
 80078f4:	e000ed04 	.word	0xe000ed04

080078f8 <eTaskGetState>:
/*-----------------------------------------------------------*/

#if( ( INCLUDE_eTaskGetState == 1 ) || ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_xTaskAbortDelay == 1 ) )

	eTaskState eTaskGetState( TaskHandle_t xTask )
	{
 80078f8:	b580      	push	{r7, lr}
 80078fa:	b088      	sub	sp, #32
 80078fc:	af00      	add	r7, sp, #0
 80078fe:	6078      	str	r0, [r7, #4]
	eTaskState eReturn;
	List_t const * pxStateList, *pxDelayedList, *pxOverflowedDelayedList;
	const TCB_t * const pxTCB = xTask;
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	61bb      	str	r3, [r7, #24]

		configASSERT( pxTCB );
 8007904:	69bb      	ldr	r3, [r7, #24]
 8007906:	2b00      	cmp	r3, #0
 8007908:	d10a      	bne.n	8007920 <eTaskGetState+0x28>
	__asm volatile
 800790a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800790e:	f383 8811 	msr	BASEPRI, r3
 8007912:	f3bf 8f6f 	isb	sy
 8007916:	f3bf 8f4f 	dsb	sy
 800791a:	60bb      	str	r3, [r7, #8]
}
 800791c:	bf00      	nop
 800791e:	e7fe      	b.n	800791e <eTaskGetState+0x26>

		if( pxTCB == pxCurrentTCB )
 8007920:	4b23      	ldr	r3, [pc, #140]	; (80079b0 <eTaskGetState+0xb8>)
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	69ba      	ldr	r2, [r7, #24]
 8007926:	429a      	cmp	r2, r3
 8007928:	d102      	bne.n	8007930 <eTaskGetState+0x38>
		{
			/* The task calling this function is querying its own state. */
			eReturn = eRunning;
 800792a:	2300      	movs	r3, #0
 800792c:	77fb      	strb	r3, [r7, #31]
 800792e:	e03a      	b.n	80079a6 <eTaskGetState+0xae>
		}
		else
		{
			taskENTER_CRITICAL();
 8007930:	f001 f9bc 	bl	8008cac <vPortEnterCritical>
			{
				pxStateList = listLIST_ITEM_CONTAINER( &( pxTCB->xStateListItem ) );
 8007934:	69bb      	ldr	r3, [r7, #24]
 8007936:	695b      	ldr	r3, [r3, #20]
 8007938:	617b      	str	r3, [r7, #20]
				pxDelayedList = pxDelayedTaskList;
 800793a:	4b1e      	ldr	r3, [pc, #120]	; (80079b4 <eTaskGetState+0xbc>)
 800793c:	681b      	ldr	r3, [r3, #0]
 800793e:	613b      	str	r3, [r7, #16]
				pxOverflowedDelayedList = pxOverflowDelayedTaskList;
 8007940:	4b1d      	ldr	r3, [pc, #116]	; (80079b8 <eTaskGetState+0xc0>)
 8007942:	681b      	ldr	r3, [r3, #0]
 8007944:	60fb      	str	r3, [r7, #12]
			}
			taskEXIT_CRITICAL();
 8007946:	f001 f9e1 	bl	8008d0c <vPortExitCritical>

			if( ( pxStateList == pxDelayedList ) || ( pxStateList == pxOverflowedDelayedList ) )
 800794a:	697a      	ldr	r2, [r7, #20]
 800794c:	693b      	ldr	r3, [r7, #16]
 800794e:	429a      	cmp	r2, r3
 8007950:	d003      	beq.n	800795a <eTaskGetState+0x62>
 8007952:	697a      	ldr	r2, [r7, #20]
 8007954:	68fb      	ldr	r3, [r7, #12]
 8007956:	429a      	cmp	r2, r3
 8007958:	d102      	bne.n	8007960 <eTaskGetState+0x68>
			{
				/* The task being queried is referenced from one of the Blocked
				lists. */
				eReturn = eBlocked;
 800795a:	2302      	movs	r3, #2
 800795c:	77fb      	strb	r3, [r7, #31]
 800795e:	e022      	b.n	80079a6 <eTaskGetState+0xae>
			}

			#if ( INCLUDE_vTaskSuspend == 1 )
				else if( pxStateList == &xSuspendedTaskList )
 8007960:	697b      	ldr	r3, [r7, #20]
 8007962:	4a16      	ldr	r2, [pc, #88]	; (80079bc <eTaskGetState+0xc4>)
 8007964:	4293      	cmp	r3, r2
 8007966:	d112      	bne.n	800798e <eTaskGetState+0x96>
				{
					/* The task being queried is referenced from the suspended
					list.  Is it genuinely suspended or is it blocked
					indefinitely? */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL )
 8007968:	69bb      	ldr	r3, [r7, #24]
 800796a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800796c:	2b00      	cmp	r3, #0
 800796e:	d10b      	bne.n	8007988 <eTaskGetState+0x90>
						{
							/* The task does not appear on the event list item of
							and of the RTOS objects, but could still be in the
							blocked state if it is waiting on its notification
							rather than waiting on an object. */
							if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 8007970:	69bb      	ldr	r3, [r7, #24]
 8007972:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 8007976:	b2db      	uxtb	r3, r3
 8007978:	2b01      	cmp	r3, #1
 800797a:	d102      	bne.n	8007982 <eTaskGetState+0x8a>
							{
								eReturn = eBlocked;
 800797c:	2302      	movs	r3, #2
 800797e:	77fb      	strb	r3, [r7, #31]
 8007980:	e011      	b.n	80079a6 <eTaskGetState+0xae>
							}
							else
							{
								eReturn = eSuspended;
 8007982:	2303      	movs	r3, #3
 8007984:	77fb      	strb	r3, [r7, #31]
 8007986:	e00e      	b.n	80079a6 <eTaskGetState+0xae>
						}
						#endif
					}
					else
					{
						eReturn = eBlocked;
 8007988:	2302      	movs	r3, #2
 800798a:	77fb      	strb	r3, [r7, #31]
 800798c:	e00b      	b.n	80079a6 <eTaskGetState+0xae>
					}
				}
			#endif

			#if ( INCLUDE_vTaskDelete == 1 )
				else if( ( pxStateList == &xTasksWaitingTermination ) || ( pxStateList == NULL ) )
 800798e:	697b      	ldr	r3, [r7, #20]
 8007990:	4a0b      	ldr	r2, [pc, #44]	; (80079c0 <eTaskGetState+0xc8>)
 8007992:	4293      	cmp	r3, r2
 8007994:	d002      	beq.n	800799c <eTaskGetState+0xa4>
 8007996:	697b      	ldr	r3, [r7, #20]
 8007998:	2b00      	cmp	r3, #0
 800799a:	d102      	bne.n	80079a2 <eTaskGetState+0xaa>
				{
					/* The task being queried is referenced from the deleted
					tasks list, or it is not referenced from any lists at
					all. */
					eReturn = eDeleted;
 800799c:	2304      	movs	r3, #4
 800799e:	77fb      	strb	r3, [r7, #31]
 80079a0:	e001      	b.n	80079a6 <eTaskGetState+0xae>

			else /*lint !e525 Negative indentation is intended to make use of pre-processor clearer. */
			{
				/* If the task is not in any other state, it must be in the
				Ready (including pending ready) state. */
				eReturn = eReady;
 80079a2:	2301      	movs	r3, #1
 80079a4:	77fb      	strb	r3, [r7, #31]
			}
		}

		return eReturn;
 80079a6:	7ffb      	ldrb	r3, [r7, #31]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 80079a8:	4618      	mov	r0, r3
 80079aa:	3720      	adds	r7, #32
 80079ac:	46bd      	mov	sp, r7
 80079ae:	bd80      	pop	{r7, pc}
 80079b0:	20000b74 	.word	0x20000b74
 80079b4:	20001000 	.word	0x20001000
 80079b8:	20001004 	.word	0x20001004
 80079bc:	20001034 	.word	0x20001034
 80079c0:	2000101c 	.word	0x2000101c

080079c4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80079c4:	b580      	push	{r7, lr}
 80079c6:	b08a      	sub	sp, #40	; 0x28
 80079c8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80079ca:	2300      	movs	r3, #0
 80079cc:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80079ce:	2300      	movs	r3, #0
 80079d0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80079d2:	463a      	mov	r2, r7
 80079d4:	1d39      	adds	r1, r7, #4
 80079d6:	f107 0308 	add.w	r3, r7, #8
 80079da:	4618      	mov	r0, r3
 80079dc:	f7fe fea6 	bl	800672c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80079e0:	6839      	ldr	r1, [r7, #0]
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	68ba      	ldr	r2, [r7, #8]
 80079e6:	9202      	str	r2, [sp, #8]
 80079e8:	9301      	str	r3, [sp, #4]
 80079ea:	2300      	movs	r3, #0
 80079ec:	9300      	str	r3, [sp, #0]
 80079ee:	2300      	movs	r3, #0
 80079f0:	460a      	mov	r2, r1
 80079f2:	4924      	ldr	r1, [pc, #144]	; (8007a84 <vTaskStartScheduler+0xc0>)
 80079f4:	4824      	ldr	r0, [pc, #144]	; (8007a88 <vTaskStartScheduler+0xc4>)
 80079f6:	f7ff fd21 	bl	800743c <xTaskCreateStatic>
 80079fa:	4603      	mov	r3, r0
 80079fc:	4a23      	ldr	r2, [pc, #140]	; (8007a8c <vTaskStartScheduler+0xc8>)
 80079fe:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8007a00:	4b22      	ldr	r3, [pc, #136]	; (8007a8c <vTaskStartScheduler+0xc8>)
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	2b00      	cmp	r3, #0
 8007a06:	d002      	beq.n	8007a0e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8007a08:	2301      	movs	r3, #1
 8007a0a:	617b      	str	r3, [r7, #20]
 8007a0c:	e001      	b.n	8007a12 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8007a0e:	2300      	movs	r3, #0
 8007a10:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8007a12:	697b      	ldr	r3, [r7, #20]
 8007a14:	2b01      	cmp	r3, #1
 8007a16:	d102      	bne.n	8007a1e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8007a18:	f000 fd0e 	bl	8008438 <xTimerCreateTimerTask>
 8007a1c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8007a1e:	697b      	ldr	r3, [r7, #20]
 8007a20:	2b01      	cmp	r3, #1
 8007a22:	d11b      	bne.n	8007a5c <vTaskStartScheduler+0x98>
	__asm volatile
 8007a24:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a28:	f383 8811 	msr	BASEPRI, r3
 8007a2c:	f3bf 8f6f 	isb	sy
 8007a30:	f3bf 8f4f 	dsb	sy
 8007a34:	613b      	str	r3, [r7, #16]
}
 8007a36:	bf00      	nop

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8007a38:	4b15      	ldr	r3, [pc, #84]	; (8007a90 <vTaskStartScheduler+0xcc>)
 8007a3a:	681b      	ldr	r3, [r3, #0]
 8007a3c:	3354      	adds	r3, #84	; 0x54
 8007a3e:	4a15      	ldr	r2, [pc, #84]	; (8007a94 <vTaskStartScheduler+0xd0>)
 8007a40:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8007a42:	4b15      	ldr	r3, [pc, #84]	; (8007a98 <vTaskStartScheduler+0xd4>)
 8007a44:	f04f 32ff 	mov.w	r2, #4294967295
 8007a48:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8007a4a:	4b14      	ldr	r3, [pc, #80]	; (8007a9c <vTaskStartScheduler+0xd8>)
 8007a4c:	2201      	movs	r2, #1
 8007a4e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8007a50:	4b13      	ldr	r3, [pc, #76]	; (8007aa0 <vTaskStartScheduler+0xdc>)
 8007a52:	2200      	movs	r2, #0
 8007a54:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8007a56:	f001 f8b7 	bl	8008bc8 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8007a5a:	e00e      	b.n	8007a7a <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8007a5c:	697b      	ldr	r3, [r7, #20]
 8007a5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a62:	d10a      	bne.n	8007a7a <vTaskStartScheduler+0xb6>
	__asm volatile
 8007a64:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a68:	f383 8811 	msr	BASEPRI, r3
 8007a6c:	f3bf 8f6f 	isb	sy
 8007a70:	f3bf 8f4f 	dsb	sy
 8007a74:	60fb      	str	r3, [r7, #12]
}
 8007a76:	bf00      	nop
 8007a78:	e7fe      	b.n	8007a78 <vTaskStartScheduler+0xb4>
}
 8007a7a:	bf00      	nop
 8007a7c:	3718      	adds	r7, #24
 8007a7e:	46bd      	mov	sp, r7
 8007a80:	bd80      	pop	{r7, pc}
 8007a82:	bf00      	nop
 8007a84:	0800fafc 	.word	0x0800fafc
 8007a88:	080080c5 	.word	0x080080c5
 8007a8c:	2000106c 	.word	0x2000106c
 8007a90:	20000b74 	.word	0x20000b74
 8007a94:	20000074 	.word	0x20000074
 8007a98:	20001068 	.word	0x20001068
 8007a9c:	20001054 	.word	0x20001054
 8007aa0:	2000104c 	.word	0x2000104c

08007aa4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8007aa4:	b480      	push	{r7}
 8007aa6:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8007aa8:	4b04      	ldr	r3, [pc, #16]	; (8007abc <vTaskSuspendAll+0x18>)
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	3301      	adds	r3, #1
 8007aae:	4a03      	ldr	r2, [pc, #12]	; (8007abc <vTaskSuspendAll+0x18>)
 8007ab0:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 8007ab2:	bf00      	nop
 8007ab4:	46bd      	mov	sp, r7
 8007ab6:	bc80      	pop	{r7}
 8007ab8:	4770      	bx	lr
 8007aba:	bf00      	nop
 8007abc:	20001070 	.word	0x20001070

08007ac0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8007ac0:	b580      	push	{r7, lr}
 8007ac2:	b084      	sub	sp, #16
 8007ac4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8007ac6:	2300      	movs	r3, #0
 8007ac8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8007aca:	2300      	movs	r3, #0
 8007acc:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8007ace:	4b42      	ldr	r3, [pc, #264]	; (8007bd8 <xTaskResumeAll+0x118>)
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	2b00      	cmp	r3, #0
 8007ad4:	d10a      	bne.n	8007aec <xTaskResumeAll+0x2c>
	__asm volatile
 8007ad6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ada:	f383 8811 	msr	BASEPRI, r3
 8007ade:	f3bf 8f6f 	isb	sy
 8007ae2:	f3bf 8f4f 	dsb	sy
 8007ae6:	603b      	str	r3, [r7, #0]
}
 8007ae8:	bf00      	nop
 8007aea:	e7fe      	b.n	8007aea <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8007aec:	f001 f8de 	bl	8008cac <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8007af0:	4b39      	ldr	r3, [pc, #228]	; (8007bd8 <xTaskResumeAll+0x118>)
 8007af2:	681b      	ldr	r3, [r3, #0]
 8007af4:	3b01      	subs	r3, #1
 8007af6:	4a38      	ldr	r2, [pc, #224]	; (8007bd8 <xTaskResumeAll+0x118>)
 8007af8:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007afa:	4b37      	ldr	r3, [pc, #220]	; (8007bd8 <xTaskResumeAll+0x118>)
 8007afc:	681b      	ldr	r3, [r3, #0]
 8007afe:	2b00      	cmp	r3, #0
 8007b00:	d162      	bne.n	8007bc8 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8007b02:	4b36      	ldr	r3, [pc, #216]	; (8007bdc <xTaskResumeAll+0x11c>)
 8007b04:	681b      	ldr	r3, [r3, #0]
 8007b06:	2b00      	cmp	r3, #0
 8007b08:	d05e      	beq.n	8007bc8 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007b0a:	e02f      	b.n	8007b6c <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007b0c:	4b34      	ldr	r3, [pc, #208]	; (8007be0 <xTaskResumeAll+0x120>)
 8007b0e:	68db      	ldr	r3, [r3, #12]
 8007b10:	68db      	ldr	r3, [r3, #12]
 8007b12:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	3318      	adds	r3, #24
 8007b18:	4618      	mov	r0, r3
 8007b1a:	f7fe febf 	bl	800689c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007b1e:	68fb      	ldr	r3, [r7, #12]
 8007b20:	3304      	adds	r3, #4
 8007b22:	4618      	mov	r0, r3
 8007b24:	f7fe feba 	bl	800689c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8007b28:	68fb      	ldr	r3, [r7, #12]
 8007b2a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007b2c:	4b2d      	ldr	r3, [pc, #180]	; (8007be4 <xTaskResumeAll+0x124>)
 8007b2e:	681b      	ldr	r3, [r3, #0]
 8007b30:	429a      	cmp	r2, r3
 8007b32:	d903      	bls.n	8007b3c <xTaskResumeAll+0x7c>
 8007b34:	68fb      	ldr	r3, [r7, #12]
 8007b36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007b38:	4a2a      	ldr	r2, [pc, #168]	; (8007be4 <xTaskResumeAll+0x124>)
 8007b3a:	6013      	str	r3, [r2, #0]
 8007b3c:	68fb      	ldr	r3, [r7, #12]
 8007b3e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007b40:	4613      	mov	r3, r2
 8007b42:	009b      	lsls	r3, r3, #2
 8007b44:	4413      	add	r3, r2
 8007b46:	009b      	lsls	r3, r3, #2
 8007b48:	4a27      	ldr	r2, [pc, #156]	; (8007be8 <xTaskResumeAll+0x128>)
 8007b4a:	441a      	add	r2, r3
 8007b4c:	68fb      	ldr	r3, [r7, #12]
 8007b4e:	3304      	adds	r3, #4
 8007b50:	4619      	mov	r1, r3
 8007b52:	4610      	mov	r0, r2
 8007b54:	f7fe fe47 	bl	80067e6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007b58:	68fb      	ldr	r3, [r7, #12]
 8007b5a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007b5c:	4b23      	ldr	r3, [pc, #140]	; (8007bec <xTaskResumeAll+0x12c>)
 8007b5e:	681b      	ldr	r3, [r3, #0]
 8007b60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007b62:	429a      	cmp	r2, r3
 8007b64:	d302      	bcc.n	8007b6c <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8007b66:	4b22      	ldr	r3, [pc, #136]	; (8007bf0 <xTaskResumeAll+0x130>)
 8007b68:	2201      	movs	r2, #1
 8007b6a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007b6c:	4b1c      	ldr	r3, [pc, #112]	; (8007be0 <xTaskResumeAll+0x120>)
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	2b00      	cmp	r3, #0
 8007b72:	d1cb      	bne.n	8007b0c <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8007b74:	68fb      	ldr	r3, [r7, #12]
 8007b76:	2b00      	cmp	r3, #0
 8007b78:	d001      	beq.n	8007b7e <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8007b7a:	f000 fb5d 	bl	8008238 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8007b7e:	4b1d      	ldr	r3, [pc, #116]	; (8007bf4 <xTaskResumeAll+0x134>)
 8007b80:	681b      	ldr	r3, [r3, #0]
 8007b82:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	2b00      	cmp	r3, #0
 8007b88:	d010      	beq.n	8007bac <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8007b8a:	f000 f845 	bl	8007c18 <xTaskIncrementTick>
 8007b8e:	4603      	mov	r3, r0
 8007b90:	2b00      	cmp	r3, #0
 8007b92:	d002      	beq.n	8007b9a <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8007b94:	4b16      	ldr	r3, [pc, #88]	; (8007bf0 <xTaskResumeAll+0x130>)
 8007b96:	2201      	movs	r2, #1
 8007b98:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	3b01      	subs	r3, #1
 8007b9e:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	2b00      	cmp	r3, #0
 8007ba4:	d1f1      	bne.n	8007b8a <xTaskResumeAll+0xca>

						uxPendedTicks = 0;
 8007ba6:	4b13      	ldr	r3, [pc, #76]	; (8007bf4 <xTaskResumeAll+0x134>)
 8007ba8:	2200      	movs	r2, #0
 8007baa:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8007bac:	4b10      	ldr	r3, [pc, #64]	; (8007bf0 <xTaskResumeAll+0x130>)
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	2b00      	cmp	r3, #0
 8007bb2:	d009      	beq.n	8007bc8 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8007bb4:	2301      	movs	r3, #1
 8007bb6:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8007bb8:	4b0f      	ldr	r3, [pc, #60]	; (8007bf8 <xTaskResumeAll+0x138>)
 8007bba:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007bbe:	601a      	str	r2, [r3, #0]
 8007bc0:	f3bf 8f4f 	dsb	sy
 8007bc4:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007bc8:	f001 f8a0 	bl	8008d0c <vPortExitCritical>

	return xAlreadyYielded;
 8007bcc:	68bb      	ldr	r3, [r7, #8]
}
 8007bce:	4618      	mov	r0, r3
 8007bd0:	3710      	adds	r7, #16
 8007bd2:	46bd      	mov	sp, r7
 8007bd4:	bd80      	pop	{r7, pc}
 8007bd6:	bf00      	nop
 8007bd8:	20001070 	.word	0x20001070
 8007bdc:	20001048 	.word	0x20001048
 8007be0:	20001008 	.word	0x20001008
 8007be4:	20001050 	.word	0x20001050
 8007be8:	20000b78 	.word	0x20000b78
 8007bec:	20000b74 	.word	0x20000b74
 8007bf0:	2000105c 	.word	0x2000105c
 8007bf4:	20001058 	.word	0x20001058
 8007bf8:	e000ed04 	.word	0xe000ed04

08007bfc <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8007bfc:	b480      	push	{r7}
 8007bfe:	b083      	sub	sp, #12
 8007c00:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8007c02:	4b04      	ldr	r3, [pc, #16]	; (8007c14 <xTaskGetTickCount+0x18>)
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8007c08:	687b      	ldr	r3, [r7, #4]
}
 8007c0a:	4618      	mov	r0, r3
 8007c0c:	370c      	adds	r7, #12
 8007c0e:	46bd      	mov	sp, r7
 8007c10:	bc80      	pop	{r7}
 8007c12:	4770      	bx	lr
 8007c14:	2000104c 	.word	0x2000104c

08007c18 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8007c18:	b580      	push	{r7, lr}
 8007c1a:	b086      	sub	sp, #24
 8007c1c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8007c1e:	2300      	movs	r3, #0
 8007c20:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007c22:	4b4f      	ldr	r3, [pc, #316]	; (8007d60 <xTaskIncrementTick+0x148>)
 8007c24:	681b      	ldr	r3, [r3, #0]
 8007c26:	2b00      	cmp	r3, #0
 8007c28:	f040 8089 	bne.w	8007d3e <xTaskIncrementTick+0x126>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8007c2c:	4b4d      	ldr	r3, [pc, #308]	; (8007d64 <xTaskIncrementTick+0x14c>)
 8007c2e:	681b      	ldr	r3, [r3, #0]
 8007c30:	3301      	adds	r3, #1
 8007c32:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8007c34:	4a4b      	ldr	r2, [pc, #300]	; (8007d64 <xTaskIncrementTick+0x14c>)
 8007c36:	693b      	ldr	r3, [r7, #16]
 8007c38:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8007c3a:	693b      	ldr	r3, [r7, #16]
 8007c3c:	2b00      	cmp	r3, #0
 8007c3e:	d120      	bne.n	8007c82 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8007c40:	4b49      	ldr	r3, [pc, #292]	; (8007d68 <xTaskIncrementTick+0x150>)
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	681b      	ldr	r3, [r3, #0]
 8007c46:	2b00      	cmp	r3, #0
 8007c48:	d00a      	beq.n	8007c60 <xTaskIncrementTick+0x48>
	__asm volatile
 8007c4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c4e:	f383 8811 	msr	BASEPRI, r3
 8007c52:	f3bf 8f6f 	isb	sy
 8007c56:	f3bf 8f4f 	dsb	sy
 8007c5a:	603b      	str	r3, [r7, #0]
}
 8007c5c:	bf00      	nop
 8007c5e:	e7fe      	b.n	8007c5e <xTaskIncrementTick+0x46>
 8007c60:	4b41      	ldr	r3, [pc, #260]	; (8007d68 <xTaskIncrementTick+0x150>)
 8007c62:	681b      	ldr	r3, [r3, #0]
 8007c64:	60fb      	str	r3, [r7, #12]
 8007c66:	4b41      	ldr	r3, [pc, #260]	; (8007d6c <xTaskIncrementTick+0x154>)
 8007c68:	681b      	ldr	r3, [r3, #0]
 8007c6a:	4a3f      	ldr	r2, [pc, #252]	; (8007d68 <xTaskIncrementTick+0x150>)
 8007c6c:	6013      	str	r3, [r2, #0]
 8007c6e:	4a3f      	ldr	r2, [pc, #252]	; (8007d6c <xTaskIncrementTick+0x154>)
 8007c70:	68fb      	ldr	r3, [r7, #12]
 8007c72:	6013      	str	r3, [r2, #0]
 8007c74:	4b3e      	ldr	r3, [pc, #248]	; (8007d70 <xTaskIncrementTick+0x158>)
 8007c76:	681b      	ldr	r3, [r3, #0]
 8007c78:	3301      	adds	r3, #1
 8007c7a:	4a3d      	ldr	r2, [pc, #244]	; (8007d70 <xTaskIncrementTick+0x158>)
 8007c7c:	6013      	str	r3, [r2, #0]
 8007c7e:	f000 fadb 	bl	8008238 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8007c82:	4b3c      	ldr	r3, [pc, #240]	; (8007d74 <xTaskIncrementTick+0x15c>)
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	693a      	ldr	r2, [r7, #16]
 8007c88:	429a      	cmp	r2, r3
 8007c8a:	d349      	bcc.n	8007d20 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007c8c:	4b36      	ldr	r3, [pc, #216]	; (8007d68 <xTaskIncrementTick+0x150>)
 8007c8e:	681b      	ldr	r3, [r3, #0]
 8007c90:	681b      	ldr	r3, [r3, #0]
 8007c92:	2b00      	cmp	r3, #0
 8007c94:	d104      	bne.n	8007ca0 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007c96:	4b37      	ldr	r3, [pc, #220]	; (8007d74 <xTaskIncrementTick+0x15c>)
 8007c98:	f04f 32ff 	mov.w	r2, #4294967295
 8007c9c:	601a      	str	r2, [r3, #0]
					break;
 8007c9e:	e03f      	b.n	8007d20 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007ca0:	4b31      	ldr	r3, [pc, #196]	; (8007d68 <xTaskIncrementTick+0x150>)
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	68db      	ldr	r3, [r3, #12]
 8007ca6:	68db      	ldr	r3, [r3, #12]
 8007ca8:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8007caa:	68bb      	ldr	r3, [r7, #8]
 8007cac:	685b      	ldr	r3, [r3, #4]
 8007cae:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8007cb0:	693a      	ldr	r2, [r7, #16]
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	429a      	cmp	r2, r3
 8007cb6:	d203      	bcs.n	8007cc0 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8007cb8:	4a2e      	ldr	r2, [pc, #184]	; (8007d74 <xTaskIncrementTick+0x15c>)
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8007cbe:	e02f      	b.n	8007d20 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007cc0:	68bb      	ldr	r3, [r7, #8]
 8007cc2:	3304      	adds	r3, #4
 8007cc4:	4618      	mov	r0, r3
 8007cc6:	f7fe fde9 	bl	800689c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007cca:	68bb      	ldr	r3, [r7, #8]
 8007ccc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007cce:	2b00      	cmp	r3, #0
 8007cd0:	d004      	beq.n	8007cdc <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007cd2:	68bb      	ldr	r3, [r7, #8]
 8007cd4:	3318      	adds	r3, #24
 8007cd6:	4618      	mov	r0, r3
 8007cd8:	f7fe fde0 	bl	800689c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8007cdc:	68bb      	ldr	r3, [r7, #8]
 8007cde:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007ce0:	4b25      	ldr	r3, [pc, #148]	; (8007d78 <xTaskIncrementTick+0x160>)
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	429a      	cmp	r2, r3
 8007ce6:	d903      	bls.n	8007cf0 <xTaskIncrementTick+0xd8>
 8007ce8:	68bb      	ldr	r3, [r7, #8]
 8007cea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007cec:	4a22      	ldr	r2, [pc, #136]	; (8007d78 <xTaskIncrementTick+0x160>)
 8007cee:	6013      	str	r3, [r2, #0]
 8007cf0:	68bb      	ldr	r3, [r7, #8]
 8007cf2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007cf4:	4613      	mov	r3, r2
 8007cf6:	009b      	lsls	r3, r3, #2
 8007cf8:	4413      	add	r3, r2
 8007cfa:	009b      	lsls	r3, r3, #2
 8007cfc:	4a1f      	ldr	r2, [pc, #124]	; (8007d7c <xTaskIncrementTick+0x164>)
 8007cfe:	441a      	add	r2, r3
 8007d00:	68bb      	ldr	r3, [r7, #8]
 8007d02:	3304      	adds	r3, #4
 8007d04:	4619      	mov	r1, r3
 8007d06:	4610      	mov	r0, r2
 8007d08:	f7fe fd6d 	bl	80067e6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007d0c:	68bb      	ldr	r3, [r7, #8]
 8007d0e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007d10:	4b1b      	ldr	r3, [pc, #108]	; (8007d80 <xTaskIncrementTick+0x168>)
 8007d12:	681b      	ldr	r3, [r3, #0]
 8007d14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007d16:	429a      	cmp	r2, r3
 8007d18:	d3b8      	bcc.n	8007c8c <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8007d1a:	2301      	movs	r3, #1
 8007d1c:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007d1e:	e7b5      	b.n	8007c8c <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8007d20:	4b17      	ldr	r3, [pc, #92]	; (8007d80 <xTaskIncrementTick+0x168>)
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007d26:	4915      	ldr	r1, [pc, #84]	; (8007d7c <xTaskIncrementTick+0x164>)
 8007d28:	4613      	mov	r3, r2
 8007d2a:	009b      	lsls	r3, r3, #2
 8007d2c:	4413      	add	r3, r2
 8007d2e:	009b      	lsls	r3, r3, #2
 8007d30:	440b      	add	r3, r1
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	2b01      	cmp	r3, #1
 8007d36:	d907      	bls.n	8007d48 <xTaskIncrementTick+0x130>
			{
				xSwitchRequired = pdTRUE;
 8007d38:	2301      	movs	r3, #1
 8007d3a:	617b      	str	r3, [r7, #20]
 8007d3c:	e004      	b.n	8007d48 <xTaskIncrementTick+0x130>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8007d3e:	4b11      	ldr	r3, [pc, #68]	; (8007d84 <xTaskIncrementTick+0x16c>)
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	3301      	adds	r3, #1
 8007d44:	4a0f      	ldr	r2, [pc, #60]	; (8007d84 <xTaskIncrementTick+0x16c>)
 8007d46:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8007d48:	4b0f      	ldr	r3, [pc, #60]	; (8007d88 <xTaskIncrementTick+0x170>)
 8007d4a:	681b      	ldr	r3, [r3, #0]
 8007d4c:	2b00      	cmp	r3, #0
 8007d4e:	d001      	beq.n	8007d54 <xTaskIncrementTick+0x13c>
		{
			xSwitchRequired = pdTRUE;
 8007d50:	2301      	movs	r3, #1
 8007d52:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8007d54:	697b      	ldr	r3, [r7, #20]
}
 8007d56:	4618      	mov	r0, r3
 8007d58:	3718      	adds	r7, #24
 8007d5a:	46bd      	mov	sp, r7
 8007d5c:	bd80      	pop	{r7, pc}
 8007d5e:	bf00      	nop
 8007d60:	20001070 	.word	0x20001070
 8007d64:	2000104c 	.word	0x2000104c
 8007d68:	20001000 	.word	0x20001000
 8007d6c:	20001004 	.word	0x20001004
 8007d70:	20001060 	.word	0x20001060
 8007d74:	20001068 	.word	0x20001068
 8007d78:	20001050 	.word	0x20001050
 8007d7c:	20000b78 	.word	0x20000b78
 8007d80:	20000b74 	.word	0x20000b74
 8007d84:	20001058 	.word	0x20001058
 8007d88:	2000105c 	.word	0x2000105c

08007d8c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8007d8c:	b480      	push	{r7}
 8007d8e:	b085      	sub	sp, #20
 8007d90:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8007d92:	4b2a      	ldr	r3, [pc, #168]	; (8007e3c <vTaskSwitchContext+0xb0>)
 8007d94:	681b      	ldr	r3, [r3, #0]
 8007d96:	2b00      	cmp	r3, #0
 8007d98:	d003      	beq.n	8007da2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8007d9a:	4b29      	ldr	r3, [pc, #164]	; (8007e40 <vTaskSwitchContext+0xb4>)
 8007d9c:	2201      	movs	r2, #1
 8007d9e:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8007da0:	e046      	b.n	8007e30 <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 8007da2:	4b27      	ldr	r3, [pc, #156]	; (8007e40 <vTaskSwitchContext+0xb4>)
 8007da4:	2200      	movs	r2, #0
 8007da6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007da8:	4b26      	ldr	r3, [pc, #152]	; (8007e44 <vTaskSwitchContext+0xb8>)
 8007daa:	681b      	ldr	r3, [r3, #0]
 8007dac:	60fb      	str	r3, [r7, #12]
 8007dae:	e010      	b.n	8007dd2 <vTaskSwitchContext+0x46>
 8007db0:	68fb      	ldr	r3, [r7, #12]
 8007db2:	2b00      	cmp	r3, #0
 8007db4:	d10a      	bne.n	8007dcc <vTaskSwitchContext+0x40>
	__asm volatile
 8007db6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007dba:	f383 8811 	msr	BASEPRI, r3
 8007dbe:	f3bf 8f6f 	isb	sy
 8007dc2:	f3bf 8f4f 	dsb	sy
 8007dc6:	607b      	str	r3, [r7, #4]
}
 8007dc8:	bf00      	nop
 8007dca:	e7fe      	b.n	8007dca <vTaskSwitchContext+0x3e>
 8007dcc:	68fb      	ldr	r3, [r7, #12]
 8007dce:	3b01      	subs	r3, #1
 8007dd0:	60fb      	str	r3, [r7, #12]
 8007dd2:	491d      	ldr	r1, [pc, #116]	; (8007e48 <vTaskSwitchContext+0xbc>)
 8007dd4:	68fa      	ldr	r2, [r7, #12]
 8007dd6:	4613      	mov	r3, r2
 8007dd8:	009b      	lsls	r3, r3, #2
 8007dda:	4413      	add	r3, r2
 8007ddc:	009b      	lsls	r3, r3, #2
 8007dde:	440b      	add	r3, r1
 8007de0:	681b      	ldr	r3, [r3, #0]
 8007de2:	2b00      	cmp	r3, #0
 8007de4:	d0e4      	beq.n	8007db0 <vTaskSwitchContext+0x24>
 8007de6:	68fa      	ldr	r2, [r7, #12]
 8007de8:	4613      	mov	r3, r2
 8007dea:	009b      	lsls	r3, r3, #2
 8007dec:	4413      	add	r3, r2
 8007dee:	009b      	lsls	r3, r3, #2
 8007df0:	4a15      	ldr	r2, [pc, #84]	; (8007e48 <vTaskSwitchContext+0xbc>)
 8007df2:	4413      	add	r3, r2
 8007df4:	60bb      	str	r3, [r7, #8]
 8007df6:	68bb      	ldr	r3, [r7, #8]
 8007df8:	685b      	ldr	r3, [r3, #4]
 8007dfa:	685a      	ldr	r2, [r3, #4]
 8007dfc:	68bb      	ldr	r3, [r7, #8]
 8007dfe:	605a      	str	r2, [r3, #4]
 8007e00:	68bb      	ldr	r3, [r7, #8]
 8007e02:	685a      	ldr	r2, [r3, #4]
 8007e04:	68bb      	ldr	r3, [r7, #8]
 8007e06:	3308      	adds	r3, #8
 8007e08:	429a      	cmp	r2, r3
 8007e0a:	d104      	bne.n	8007e16 <vTaskSwitchContext+0x8a>
 8007e0c:	68bb      	ldr	r3, [r7, #8]
 8007e0e:	685b      	ldr	r3, [r3, #4]
 8007e10:	685a      	ldr	r2, [r3, #4]
 8007e12:	68bb      	ldr	r3, [r7, #8]
 8007e14:	605a      	str	r2, [r3, #4]
 8007e16:	68bb      	ldr	r3, [r7, #8]
 8007e18:	685b      	ldr	r3, [r3, #4]
 8007e1a:	68db      	ldr	r3, [r3, #12]
 8007e1c:	4a0b      	ldr	r2, [pc, #44]	; (8007e4c <vTaskSwitchContext+0xc0>)
 8007e1e:	6013      	str	r3, [r2, #0]
 8007e20:	4a08      	ldr	r2, [pc, #32]	; (8007e44 <vTaskSwitchContext+0xb8>)
 8007e22:	68fb      	ldr	r3, [r7, #12]
 8007e24:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8007e26:	4b09      	ldr	r3, [pc, #36]	; (8007e4c <vTaskSwitchContext+0xc0>)
 8007e28:	681b      	ldr	r3, [r3, #0]
 8007e2a:	3354      	adds	r3, #84	; 0x54
 8007e2c:	4a08      	ldr	r2, [pc, #32]	; (8007e50 <vTaskSwitchContext+0xc4>)
 8007e2e:	6013      	str	r3, [r2, #0]
}
 8007e30:	bf00      	nop
 8007e32:	3714      	adds	r7, #20
 8007e34:	46bd      	mov	sp, r7
 8007e36:	bc80      	pop	{r7}
 8007e38:	4770      	bx	lr
 8007e3a:	bf00      	nop
 8007e3c:	20001070 	.word	0x20001070
 8007e40:	2000105c 	.word	0x2000105c
 8007e44:	20001050 	.word	0x20001050
 8007e48:	20000b78 	.word	0x20000b78
 8007e4c:	20000b74 	.word	0x20000b74
 8007e50:	20000074 	.word	0x20000074

08007e54 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8007e54:	b580      	push	{r7, lr}
 8007e56:	b084      	sub	sp, #16
 8007e58:	af00      	add	r7, sp, #0
 8007e5a:	6078      	str	r0, [r7, #4]
 8007e5c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	2b00      	cmp	r3, #0
 8007e62:	d10a      	bne.n	8007e7a <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8007e64:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e68:	f383 8811 	msr	BASEPRI, r3
 8007e6c:	f3bf 8f6f 	isb	sy
 8007e70:	f3bf 8f4f 	dsb	sy
 8007e74:	60fb      	str	r3, [r7, #12]
}
 8007e76:	bf00      	nop
 8007e78:	e7fe      	b.n	8007e78 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007e7a:	4b07      	ldr	r3, [pc, #28]	; (8007e98 <vTaskPlaceOnEventList+0x44>)
 8007e7c:	681b      	ldr	r3, [r3, #0]
 8007e7e:	3318      	adds	r3, #24
 8007e80:	4619      	mov	r1, r3
 8007e82:	6878      	ldr	r0, [r7, #4]
 8007e84:	f7fe fcd2 	bl	800682c <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007e88:	2101      	movs	r1, #1
 8007e8a:	6838      	ldr	r0, [r7, #0]
 8007e8c:	f000 fa80 	bl	8008390 <prvAddCurrentTaskToDelayedList>
}
 8007e90:	bf00      	nop
 8007e92:	3710      	adds	r7, #16
 8007e94:	46bd      	mov	sp, r7
 8007e96:	bd80      	pop	{r7, pc}
 8007e98:	20000b74 	.word	0x20000b74

08007e9c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007e9c:	b580      	push	{r7, lr}
 8007e9e:	b086      	sub	sp, #24
 8007ea0:	af00      	add	r7, sp, #0
 8007ea2:	60f8      	str	r0, [r7, #12]
 8007ea4:	60b9      	str	r1, [r7, #8]
 8007ea6:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8007ea8:	68fb      	ldr	r3, [r7, #12]
 8007eaa:	2b00      	cmp	r3, #0
 8007eac:	d10a      	bne.n	8007ec4 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8007eae:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007eb2:	f383 8811 	msr	BASEPRI, r3
 8007eb6:	f3bf 8f6f 	isb	sy
 8007eba:	f3bf 8f4f 	dsb	sy
 8007ebe:	617b      	str	r3, [r7, #20]
}
 8007ec0:	bf00      	nop
 8007ec2:	e7fe      	b.n	8007ec2 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007ec4:	4b0a      	ldr	r3, [pc, #40]	; (8007ef0 <vTaskPlaceOnEventListRestricted+0x54>)
 8007ec6:	681b      	ldr	r3, [r3, #0]
 8007ec8:	3318      	adds	r3, #24
 8007eca:	4619      	mov	r1, r3
 8007ecc:	68f8      	ldr	r0, [r7, #12]
 8007ece:	f7fe fc8a 	bl	80067e6 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	2b00      	cmp	r3, #0
 8007ed6:	d002      	beq.n	8007ede <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8007ed8:	f04f 33ff 	mov.w	r3, #4294967295
 8007edc:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8007ede:	6879      	ldr	r1, [r7, #4]
 8007ee0:	68b8      	ldr	r0, [r7, #8]
 8007ee2:	f000 fa55 	bl	8008390 <prvAddCurrentTaskToDelayedList>
	}
 8007ee6:	bf00      	nop
 8007ee8:	3718      	adds	r7, #24
 8007eea:	46bd      	mov	sp, r7
 8007eec:	bd80      	pop	{r7, pc}
 8007eee:	bf00      	nop
 8007ef0:	20000b74 	.word	0x20000b74

08007ef4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8007ef4:	b580      	push	{r7, lr}
 8007ef6:	b086      	sub	sp, #24
 8007ef8:	af00      	add	r7, sp, #0
 8007efa:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	68db      	ldr	r3, [r3, #12]
 8007f00:	68db      	ldr	r3, [r3, #12]
 8007f02:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8007f04:	693b      	ldr	r3, [r7, #16]
 8007f06:	2b00      	cmp	r3, #0
 8007f08:	d10a      	bne.n	8007f20 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8007f0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f0e:	f383 8811 	msr	BASEPRI, r3
 8007f12:	f3bf 8f6f 	isb	sy
 8007f16:	f3bf 8f4f 	dsb	sy
 8007f1a:	60fb      	str	r3, [r7, #12]
}
 8007f1c:	bf00      	nop
 8007f1e:	e7fe      	b.n	8007f1e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8007f20:	693b      	ldr	r3, [r7, #16]
 8007f22:	3318      	adds	r3, #24
 8007f24:	4618      	mov	r0, r3
 8007f26:	f7fe fcb9 	bl	800689c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007f2a:	4b1e      	ldr	r3, [pc, #120]	; (8007fa4 <xTaskRemoveFromEventList+0xb0>)
 8007f2c:	681b      	ldr	r3, [r3, #0]
 8007f2e:	2b00      	cmp	r3, #0
 8007f30:	d11d      	bne.n	8007f6e <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8007f32:	693b      	ldr	r3, [r7, #16]
 8007f34:	3304      	adds	r3, #4
 8007f36:	4618      	mov	r0, r3
 8007f38:	f7fe fcb0 	bl	800689c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8007f3c:	693b      	ldr	r3, [r7, #16]
 8007f3e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007f40:	4b19      	ldr	r3, [pc, #100]	; (8007fa8 <xTaskRemoveFromEventList+0xb4>)
 8007f42:	681b      	ldr	r3, [r3, #0]
 8007f44:	429a      	cmp	r2, r3
 8007f46:	d903      	bls.n	8007f50 <xTaskRemoveFromEventList+0x5c>
 8007f48:	693b      	ldr	r3, [r7, #16]
 8007f4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f4c:	4a16      	ldr	r2, [pc, #88]	; (8007fa8 <xTaskRemoveFromEventList+0xb4>)
 8007f4e:	6013      	str	r3, [r2, #0]
 8007f50:	693b      	ldr	r3, [r7, #16]
 8007f52:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007f54:	4613      	mov	r3, r2
 8007f56:	009b      	lsls	r3, r3, #2
 8007f58:	4413      	add	r3, r2
 8007f5a:	009b      	lsls	r3, r3, #2
 8007f5c:	4a13      	ldr	r2, [pc, #76]	; (8007fac <xTaskRemoveFromEventList+0xb8>)
 8007f5e:	441a      	add	r2, r3
 8007f60:	693b      	ldr	r3, [r7, #16]
 8007f62:	3304      	adds	r3, #4
 8007f64:	4619      	mov	r1, r3
 8007f66:	4610      	mov	r0, r2
 8007f68:	f7fe fc3d 	bl	80067e6 <vListInsertEnd>
 8007f6c:	e005      	b.n	8007f7a <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8007f6e:	693b      	ldr	r3, [r7, #16]
 8007f70:	3318      	adds	r3, #24
 8007f72:	4619      	mov	r1, r3
 8007f74:	480e      	ldr	r0, [pc, #56]	; (8007fb0 <xTaskRemoveFromEventList+0xbc>)
 8007f76:	f7fe fc36 	bl	80067e6 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007f7a:	693b      	ldr	r3, [r7, #16]
 8007f7c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007f7e:	4b0d      	ldr	r3, [pc, #52]	; (8007fb4 <xTaskRemoveFromEventList+0xc0>)
 8007f80:	681b      	ldr	r3, [r3, #0]
 8007f82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f84:	429a      	cmp	r2, r3
 8007f86:	d905      	bls.n	8007f94 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8007f88:	2301      	movs	r3, #1
 8007f8a:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8007f8c:	4b0a      	ldr	r3, [pc, #40]	; (8007fb8 <xTaskRemoveFromEventList+0xc4>)
 8007f8e:	2201      	movs	r2, #1
 8007f90:	601a      	str	r2, [r3, #0]
 8007f92:	e001      	b.n	8007f98 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8007f94:	2300      	movs	r3, #0
 8007f96:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8007f98:	697b      	ldr	r3, [r7, #20]
}
 8007f9a:	4618      	mov	r0, r3
 8007f9c:	3718      	adds	r7, #24
 8007f9e:	46bd      	mov	sp, r7
 8007fa0:	bd80      	pop	{r7, pc}
 8007fa2:	bf00      	nop
 8007fa4:	20001070 	.word	0x20001070
 8007fa8:	20001050 	.word	0x20001050
 8007fac:	20000b78 	.word	0x20000b78
 8007fb0:	20001008 	.word	0x20001008
 8007fb4:	20000b74 	.word	0x20000b74
 8007fb8:	2000105c 	.word	0x2000105c

08007fbc <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8007fbc:	b480      	push	{r7}
 8007fbe:	b083      	sub	sp, #12
 8007fc0:	af00      	add	r7, sp, #0
 8007fc2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8007fc4:	4b06      	ldr	r3, [pc, #24]	; (8007fe0 <vTaskInternalSetTimeOutState+0x24>)
 8007fc6:	681a      	ldr	r2, [r3, #0]
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8007fcc:	4b05      	ldr	r3, [pc, #20]	; (8007fe4 <vTaskInternalSetTimeOutState+0x28>)
 8007fce:	681a      	ldr	r2, [r3, #0]
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	605a      	str	r2, [r3, #4]
}
 8007fd4:	bf00      	nop
 8007fd6:	370c      	adds	r7, #12
 8007fd8:	46bd      	mov	sp, r7
 8007fda:	bc80      	pop	{r7}
 8007fdc:	4770      	bx	lr
 8007fde:	bf00      	nop
 8007fe0:	20001060 	.word	0x20001060
 8007fe4:	2000104c 	.word	0x2000104c

08007fe8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8007fe8:	b580      	push	{r7, lr}
 8007fea:	b088      	sub	sp, #32
 8007fec:	af00      	add	r7, sp, #0
 8007fee:	6078      	str	r0, [r7, #4]
 8007ff0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	2b00      	cmp	r3, #0
 8007ff6:	d10a      	bne.n	800800e <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8007ff8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ffc:	f383 8811 	msr	BASEPRI, r3
 8008000:	f3bf 8f6f 	isb	sy
 8008004:	f3bf 8f4f 	dsb	sy
 8008008:	613b      	str	r3, [r7, #16]
}
 800800a:	bf00      	nop
 800800c:	e7fe      	b.n	800800c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800800e:	683b      	ldr	r3, [r7, #0]
 8008010:	2b00      	cmp	r3, #0
 8008012:	d10a      	bne.n	800802a <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8008014:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008018:	f383 8811 	msr	BASEPRI, r3
 800801c:	f3bf 8f6f 	isb	sy
 8008020:	f3bf 8f4f 	dsb	sy
 8008024:	60fb      	str	r3, [r7, #12]
}
 8008026:	bf00      	nop
 8008028:	e7fe      	b.n	8008028 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800802a:	f000 fe3f 	bl	8008cac <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800802e:	4b1d      	ldr	r3, [pc, #116]	; (80080a4 <xTaskCheckForTimeOut+0xbc>)
 8008030:	681b      	ldr	r3, [r3, #0]
 8008032:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	685b      	ldr	r3, [r3, #4]
 8008038:	69ba      	ldr	r2, [r7, #24]
 800803a:	1ad3      	subs	r3, r2, r3
 800803c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800803e:	683b      	ldr	r3, [r7, #0]
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008046:	d102      	bne.n	800804e <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8008048:	2300      	movs	r3, #0
 800804a:	61fb      	str	r3, [r7, #28]
 800804c:	e023      	b.n	8008096 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	681a      	ldr	r2, [r3, #0]
 8008052:	4b15      	ldr	r3, [pc, #84]	; (80080a8 <xTaskCheckForTimeOut+0xc0>)
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	429a      	cmp	r2, r3
 8008058:	d007      	beq.n	800806a <xTaskCheckForTimeOut+0x82>
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	685b      	ldr	r3, [r3, #4]
 800805e:	69ba      	ldr	r2, [r7, #24]
 8008060:	429a      	cmp	r2, r3
 8008062:	d302      	bcc.n	800806a <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8008064:	2301      	movs	r3, #1
 8008066:	61fb      	str	r3, [r7, #28]
 8008068:	e015      	b.n	8008096 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800806a:	683b      	ldr	r3, [r7, #0]
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	697a      	ldr	r2, [r7, #20]
 8008070:	429a      	cmp	r2, r3
 8008072:	d20b      	bcs.n	800808c <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8008074:	683b      	ldr	r3, [r7, #0]
 8008076:	681a      	ldr	r2, [r3, #0]
 8008078:	697b      	ldr	r3, [r7, #20]
 800807a:	1ad2      	subs	r2, r2, r3
 800807c:	683b      	ldr	r3, [r7, #0]
 800807e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8008080:	6878      	ldr	r0, [r7, #4]
 8008082:	f7ff ff9b 	bl	8007fbc <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8008086:	2300      	movs	r3, #0
 8008088:	61fb      	str	r3, [r7, #28]
 800808a:	e004      	b.n	8008096 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800808c:	683b      	ldr	r3, [r7, #0]
 800808e:	2200      	movs	r2, #0
 8008090:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8008092:	2301      	movs	r3, #1
 8008094:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8008096:	f000 fe39 	bl	8008d0c <vPortExitCritical>

	return xReturn;
 800809a:	69fb      	ldr	r3, [r7, #28]
}
 800809c:	4618      	mov	r0, r3
 800809e:	3720      	adds	r7, #32
 80080a0:	46bd      	mov	sp, r7
 80080a2:	bd80      	pop	{r7, pc}
 80080a4:	2000104c 	.word	0x2000104c
 80080a8:	20001060 	.word	0x20001060

080080ac <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80080ac:	b480      	push	{r7}
 80080ae:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80080b0:	4b03      	ldr	r3, [pc, #12]	; (80080c0 <vTaskMissedYield+0x14>)
 80080b2:	2201      	movs	r2, #1
 80080b4:	601a      	str	r2, [r3, #0]
}
 80080b6:	bf00      	nop
 80080b8:	46bd      	mov	sp, r7
 80080ba:	bc80      	pop	{r7}
 80080bc:	4770      	bx	lr
 80080be:	bf00      	nop
 80080c0:	2000105c 	.word	0x2000105c

080080c4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80080c4:	b580      	push	{r7, lr}
 80080c6:	b082      	sub	sp, #8
 80080c8:	af00      	add	r7, sp, #0
 80080ca:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80080cc:	f000 f852 	bl	8008174 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80080d0:	4b06      	ldr	r3, [pc, #24]	; (80080ec <prvIdleTask+0x28>)
 80080d2:	681b      	ldr	r3, [r3, #0]
 80080d4:	2b01      	cmp	r3, #1
 80080d6:	d9f9      	bls.n	80080cc <prvIdleTask+0x8>
			{
				taskYIELD();
 80080d8:	4b05      	ldr	r3, [pc, #20]	; (80080f0 <prvIdleTask+0x2c>)
 80080da:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80080de:	601a      	str	r2, [r3, #0]
 80080e0:	f3bf 8f4f 	dsb	sy
 80080e4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80080e8:	e7f0      	b.n	80080cc <prvIdleTask+0x8>
 80080ea:	bf00      	nop
 80080ec:	20000b78 	.word	0x20000b78
 80080f0:	e000ed04 	.word	0xe000ed04

080080f4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80080f4:	b580      	push	{r7, lr}
 80080f6:	b082      	sub	sp, #8
 80080f8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80080fa:	2300      	movs	r3, #0
 80080fc:	607b      	str	r3, [r7, #4]
 80080fe:	e00c      	b.n	800811a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8008100:	687a      	ldr	r2, [r7, #4]
 8008102:	4613      	mov	r3, r2
 8008104:	009b      	lsls	r3, r3, #2
 8008106:	4413      	add	r3, r2
 8008108:	009b      	lsls	r3, r3, #2
 800810a:	4a12      	ldr	r2, [pc, #72]	; (8008154 <prvInitialiseTaskLists+0x60>)
 800810c:	4413      	add	r3, r2
 800810e:	4618      	mov	r0, r3
 8008110:	f7fe fb3e 	bl	8006790 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	3301      	adds	r3, #1
 8008118:	607b      	str	r3, [r7, #4]
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	2b37      	cmp	r3, #55	; 0x37
 800811e:	d9ef      	bls.n	8008100 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8008120:	480d      	ldr	r0, [pc, #52]	; (8008158 <prvInitialiseTaskLists+0x64>)
 8008122:	f7fe fb35 	bl	8006790 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8008126:	480d      	ldr	r0, [pc, #52]	; (800815c <prvInitialiseTaskLists+0x68>)
 8008128:	f7fe fb32 	bl	8006790 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800812c:	480c      	ldr	r0, [pc, #48]	; (8008160 <prvInitialiseTaskLists+0x6c>)
 800812e:	f7fe fb2f 	bl	8006790 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8008132:	480c      	ldr	r0, [pc, #48]	; (8008164 <prvInitialiseTaskLists+0x70>)
 8008134:	f7fe fb2c 	bl	8006790 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8008138:	480b      	ldr	r0, [pc, #44]	; (8008168 <prvInitialiseTaskLists+0x74>)
 800813a:	f7fe fb29 	bl	8006790 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800813e:	4b0b      	ldr	r3, [pc, #44]	; (800816c <prvInitialiseTaskLists+0x78>)
 8008140:	4a05      	ldr	r2, [pc, #20]	; (8008158 <prvInitialiseTaskLists+0x64>)
 8008142:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8008144:	4b0a      	ldr	r3, [pc, #40]	; (8008170 <prvInitialiseTaskLists+0x7c>)
 8008146:	4a05      	ldr	r2, [pc, #20]	; (800815c <prvInitialiseTaskLists+0x68>)
 8008148:	601a      	str	r2, [r3, #0]
}
 800814a:	bf00      	nop
 800814c:	3708      	adds	r7, #8
 800814e:	46bd      	mov	sp, r7
 8008150:	bd80      	pop	{r7, pc}
 8008152:	bf00      	nop
 8008154:	20000b78 	.word	0x20000b78
 8008158:	20000fd8 	.word	0x20000fd8
 800815c:	20000fec 	.word	0x20000fec
 8008160:	20001008 	.word	0x20001008
 8008164:	2000101c 	.word	0x2000101c
 8008168:	20001034 	.word	0x20001034
 800816c:	20001000 	.word	0x20001000
 8008170:	20001004 	.word	0x20001004

08008174 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8008174:	b580      	push	{r7, lr}
 8008176:	b082      	sub	sp, #8
 8008178:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800817a:	e019      	b.n	80081b0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800817c:	f000 fd96 	bl	8008cac <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008180:	4b10      	ldr	r3, [pc, #64]	; (80081c4 <prvCheckTasksWaitingTermination+0x50>)
 8008182:	68db      	ldr	r3, [r3, #12]
 8008184:	68db      	ldr	r3, [r3, #12]
 8008186:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	3304      	adds	r3, #4
 800818c:	4618      	mov	r0, r3
 800818e:	f7fe fb85 	bl	800689c <uxListRemove>
				--uxCurrentNumberOfTasks;
 8008192:	4b0d      	ldr	r3, [pc, #52]	; (80081c8 <prvCheckTasksWaitingTermination+0x54>)
 8008194:	681b      	ldr	r3, [r3, #0]
 8008196:	3b01      	subs	r3, #1
 8008198:	4a0b      	ldr	r2, [pc, #44]	; (80081c8 <prvCheckTasksWaitingTermination+0x54>)
 800819a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800819c:	4b0b      	ldr	r3, [pc, #44]	; (80081cc <prvCheckTasksWaitingTermination+0x58>)
 800819e:	681b      	ldr	r3, [r3, #0]
 80081a0:	3b01      	subs	r3, #1
 80081a2:	4a0a      	ldr	r2, [pc, #40]	; (80081cc <prvCheckTasksWaitingTermination+0x58>)
 80081a4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80081a6:	f000 fdb1 	bl	8008d0c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80081aa:	6878      	ldr	r0, [r7, #4]
 80081ac:	f000 f810 	bl	80081d0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80081b0:	4b06      	ldr	r3, [pc, #24]	; (80081cc <prvCheckTasksWaitingTermination+0x58>)
 80081b2:	681b      	ldr	r3, [r3, #0]
 80081b4:	2b00      	cmp	r3, #0
 80081b6:	d1e1      	bne.n	800817c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80081b8:	bf00      	nop
 80081ba:	bf00      	nop
 80081bc:	3708      	adds	r7, #8
 80081be:	46bd      	mov	sp, r7
 80081c0:	bd80      	pop	{r7, pc}
 80081c2:	bf00      	nop
 80081c4:	2000101c 	.word	0x2000101c
 80081c8:	20001048 	.word	0x20001048
 80081cc:	20001030 	.word	0x20001030

080081d0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80081d0:	b580      	push	{r7, lr}
 80081d2:	b084      	sub	sp, #16
 80081d4:	af00      	add	r7, sp, #0
 80081d6:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	3354      	adds	r3, #84	; 0x54
 80081dc:	4618      	mov	r0, r3
 80081de:	f005 f975 	bl	800d4cc <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 80081e8:	2b00      	cmp	r3, #0
 80081ea:	d108      	bne.n	80081fe <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80081f0:	4618      	mov	r0, r3
 80081f2:	f000 ff1f 	bl	8009034 <vPortFree>
				vPortFree( pxTCB );
 80081f6:	6878      	ldr	r0, [r7, #4]
 80081f8:	f000 ff1c 	bl	8009034 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80081fc:	e018      	b.n	8008230 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8008204:	2b01      	cmp	r3, #1
 8008206:	d103      	bne.n	8008210 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8008208:	6878      	ldr	r0, [r7, #4]
 800820a:	f000 ff13 	bl	8009034 <vPortFree>
	}
 800820e:	e00f      	b.n	8008230 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8008216:	2b02      	cmp	r3, #2
 8008218:	d00a      	beq.n	8008230 <prvDeleteTCB+0x60>
	__asm volatile
 800821a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800821e:	f383 8811 	msr	BASEPRI, r3
 8008222:	f3bf 8f6f 	isb	sy
 8008226:	f3bf 8f4f 	dsb	sy
 800822a:	60fb      	str	r3, [r7, #12]
}
 800822c:	bf00      	nop
 800822e:	e7fe      	b.n	800822e <prvDeleteTCB+0x5e>
	}
 8008230:	bf00      	nop
 8008232:	3710      	adds	r7, #16
 8008234:	46bd      	mov	sp, r7
 8008236:	bd80      	pop	{r7, pc}

08008238 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8008238:	b480      	push	{r7}
 800823a:	b083      	sub	sp, #12
 800823c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800823e:	4b0c      	ldr	r3, [pc, #48]	; (8008270 <prvResetNextTaskUnblockTime+0x38>)
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	681b      	ldr	r3, [r3, #0]
 8008244:	2b00      	cmp	r3, #0
 8008246:	d104      	bne.n	8008252 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8008248:	4b0a      	ldr	r3, [pc, #40]	; (8008274 <prvResetNextTaskUnblockTime+0x3c>)
 800824a:	f04f 32ff 	mov.w	r2, #4294967295
 800824e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8008250:	e008      	b.n	8008264 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008252:	4b07      	ldr	r3, [pc, #28]	; (8008270 <prvResetNextTaskUnblockTime+0x38>)
 8008254:	681b      	ldr	r3, [r3, #0]
 8008256:	68db      	ldr	r3, [r3, #12]
 8008258:	68db      	ldr	r3, [r3, #12]
 800825a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	685b      	ldr	r3, [r3, #4]
 8008260:	4a04      	ldr	r2, [pc, #16]	; (8008274 <prvResetNextTaskUnblockTime+0x3c>)
 8008262:	6013      	str	r3, [r2, #0]
}
 8008264:	bf00      	nop
 8008266:	370c      	adds	r7, #12
 8008268:	46bd      	mov	sp, r7
 800826a:	bc80      	pop	{r7}
 800826c:	4770      	bx	lr
 800826e:	bf00      	nop
 8008270:	20001000 	.word	0x20001000
 8008274:	20001068 	.word	0x20001068

08008278 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8008278:	b480      	push	{r7}
 800827a:	b083      	sub	sp, #12
 800827c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800827e:	4b0b      	ldr	r3, [pc, #44]	; (80082ac <xTaskGetSchedulerState+0x34>)
 8008280:	681b      	ldr	r3, [r3, #0]
 8008282:	2b00      	cmp	r3, #0
 8008284:	d102      	bne.n	800828c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8008286:	2301      	movs	r3, #1
 8008288:	607b      	str	r3, [r7, #4]
 800828a:	e008      	b.n	800829e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800828c:	4b08      	ldr	r3, [pc, #32]	; (80082b0 <xTaskGetSchedulerState+0x38>)
 800828e:	681b      	ldr	r3, [r3, #0]
 8008290:	2b00      	cmp	r3, #0
 8008292:	d102      	bne.n	800829a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8008294:	2302      	movs	r3, #2
 8008296:	607b      	str	r3, [r7, #4]
 8008298:	e001      	b.n	800829e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800829a:	2300      	movs	r3, #0
 800829c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800829e:	687b      	ldr	r3, [r7, #4]
	}
 80082a0:	4618      	mov	r0, r3
 80082a2:	370c      	adds	r7, #12
 80082a4:	46bd      	mov	sp, r7
 80082a6:	bc80      	pop	{r7}
 80082a8:	4770      	bx	lr
 80082aa:	bf00      	nop
 80082ac:	20001054 	.word	0x20001054
 80082b0:	20001070 	.word	0x20001070

080082b4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80082b4:	b580      	push	{r7, lr}
 80082b6:	b086      	sub	sp, #24
 80082b8:	af00      	add	r7, sp, #0
 80082ba:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80082c0:	2300      	movs	r3, #0
 80082c2:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	2b00      	cmp	r3, #0
 80082c8:	d056      	beq.n	8008378 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80082ca:	4b2e      	ldr	r3, [pc, #184]	; (8008384 <xTaskPriorityDisinherit+0xd0>)
 80082cc:	681b      	ldr	r3, [r3, #0]
 80082ce:	693a      	ldr	r2, [r7, #16]
 80082d0:	429a      	cmp	r2, r3
 80082d2:	d00a      	beq.n	80082ea <xTaskPriorityDisinherit+0x36>
	__asm volatile
 80082d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80082d8:	f383 8811 	msr	BASEPRI, r3
 80082dc:	f3bf 8f6f 	isb	sy
 80082e0:	f3bf 8f4f 	dsb	sy
 80082e4:	60fb      	str	r3, [r7, #12]
}
 80082e6:	bf00      	nop
 80082e8:	e7fe      	b.n	80082e8 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80082ea:	693b      	ldr	r3, [r7, #16]
 80082ec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80082ee:	2b00      	cmp	r3, #0
 80082f0:	d10a      	bne.n	8008308 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 80082f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80082f6:	f383 8811 	msr	BASEPRI, r3
 80082fa:	f3bf 8f6f 	isb	sy
 80082fe:	f3bf 8f4f 	dsb	sy
 8008302:	60bb      	str	r3, [r7, #8]
}
 8008304:	bf00      	nop
 8008306:	e7fe      	b.n	8008306 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8008308:	693b      	ldr	r3, [r7, #16]
 800830a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800830c:	1e5a      	subs	r2, r3, #1
 800830e:	693b      	ldr	r3, [r7, #16]
 8008310:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8008312:	693b      	ldr	r3, [r7, #16]
 8008314:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008316:	693b      	ldr	r3, [r7, #16]
 8008318:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800831a:	429a      	cmp	r2, r3
 800831c:	d02c      	beq.n	8008378 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800831e:	693b      	ldr	r3, [r7, #16]
 8008320:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008322:	2b00      	cmp	r3, #0
 8008324:	d128      	bne.n	8008378 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008326:	693b      	ldr	r3, [r7, #16]
 8008328:	3304      	adds	r3, #4
 800832a:	4618      	mov	r0, r3
 800832c:	f7fe fab6 	bl	800689c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8008330:	693b      	ldr	r3, [r7, #16]
 8008332:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8008334:	693b      	ldr	r3, [r7, #16]
 8008336:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008338:	693b      	ldr	r3, [r7, #16]
 800833a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800833c:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8008340:	693b      	ldr	r3, [r7, #16]
 8008342:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8008344:	693b      	ldr	r3, [r7, #16]
 8008346:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008348:	4b0f      	ldr	r3, [pc, #60]	; (8008388 <xTaskPriorityDisinherit+0xd4>)
 800834a:	681b      	ldr	r3, [r3, #0]
 800834c:	429a      	cmp	r2, r3
 800834e:	d903      	bls.n	8008358 <xTaskPriorityDisinherit+0xa4>
 8008350:	693b      	ldr	r3, [r7, #16]
 8008352:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008354:	4a0c      	ldr	r2, [pc, #48]	; (8008388 <xTaskPriorityDisinherit+0xd4>)
 8008356:	6013      	str	r3, [r2, #0]
 8008358:	693b      	ldr	r3, [r7, #16]
 800835a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800835c:	4613      	mov	r3, r2
 800835e:	009b      	lsls	r3, r3, #2
 8008360:	4413      	add	r3, r2
 8008362:	009b      	lsls	r3, r3, #2
 8008364:	4a09      	ldr	r2, [pc, #36]	; (800838c <xTaskPriorityDisinherit+0xd8>)
 8008366:	441a      	add	r2, r3
 8008368:	693b      	ldr	r3, [r7, #16]
 800836a:	3304      	adds	r3, #4
 800836c:	4619      	mov	r1, r3
 800836e:	4610      	mov	r0, r2
 8008370:	f7fe fa39 	bl	80067e6 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8008374:	2301      	movs	r3, #1
 8008376:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8008378:	697b      	ldr	r3, [r7, #20]
	}
 800837a:	4618      	mov	r0, r3
 800837c:	3718      	adds	r7, #24
 800837e:	46bd      	mov	sp, r7
 8008380:	bd80      	pop	{r7, pc}
 8008382:	bf00      	nop
 8008384:	20000b74 	.word	0x20000b74
 8008388:	20001050 	.word	0x20001050
 800838c:	20000b78 	.word	0x20000b78

08008390 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8008390:	b580      	push	{r7, lr}
 8008392:	b084      	sub	sp, #16
 8008394:	af00      	add	r7, sp, #0
 8008396:	6078      	str	r0, [r7, #4]
 8008398:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800839a:	4b21      	ldr	r3, [pc, #132]	; (8008420 <prvAddCurrentTaskToDelayedList+0x90>)
 800839c:	681b      	ldr	r3, [r3, #0]
 800839e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80083a0:	4b20      	ldr	r3, [pc, #128]	; (8008424 <prvAddCurrentTaskToDelayedList+0x94>)
 80083a2:	681b      	ldr	r3, [r3, #0]
 80083a4:	3304      	adds	r3, #4
 80083a6:	4618      	mov	r0, r3
 80083a8:	f7fe fa78 	bl	800689c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80083b2:	d10a      	bne.n	80083ca <prvAddCurrentTaskToDelayedList+0x3a>
 80083b4:	683b      	ldr	r3, [r7, #0]
 80083b6:	2b00      	cmp	r3, #0
 80083b8:	d007      	beq.n	80083ca <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80083ba:	4b1a      	ldr	r3, [pc, #104]	; (8008424 <prvAddCurrentTaskToDelayedList+0x94>)
 80083bc:	681b      	ldr	r3, [r3, #0]
 80083be:	3304      	adds	r3, #4
 80083c0:	4619      	mov	r1, r3
 80083c2:	4819      	ldr	r0, [pc, #100]	; (8008428 <prvAddCurrentTaskToDelayedList+0x98>)
 80083c4:	f7fe fa0f 	bl	80067e6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80083c8:	e026      	b.n	8008418 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80083ca:	68fa      	ldr	r2, [r7, #12]
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	4413      	add	r3, r2
 80083d0:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80083d2:	4b14      	ldr	r3, [pc, #80]	; (8008424 <prvAddCurrentTaskToDelayedList+0x94>)
 80083d4:	681b      	ldr	r3, [r3, #0]
 80083d6:	68ba      	ldr	r2, [r7, #8]
 80083d8:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80083da:	68ba      	ldr	r2, [r7, #8]
 80083dc:	68fb      	ldr	r3, [r7, #12]
 80083de:	429a      	cmp	r2, r3
 80083e0:	d209      	bcs.n	80083f6 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80083e2:	4b12      	ldr	r3, [pc, #72]	; (800842c <prvAddCurrentTaskToDelayedList+0x9c>)
 80083e4:	681a      	ldr	r2, [r3, #0]
 80083e6:	4b0f      	ldr	r3, [pc, #60]	; (8008424 <prvAddCurrentTaskToDelayedList+0x94>)
 80083e8:	681b      	ldr	r3, [r3, #0]
 80083ea:	3304      	adds	r3, #4
 80083ec:	4619      	mov	r1, r3
 80083ee:	4610      	mov	r0, r2
 80083f0:	f7fe fa1c 	bl	800682c <vListInsert>
}
 80083f4:	e010      	b.n	8008418 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80083f6:	4b0e      	ldr	r3, [pc, #56]	; (8008430 <prvAddCurrentTaskToDelayedList+0xa0>)
 80083f8:	681a      	ldr	r2, [r3, #0]
 80083fa:	4b0a      	ldr	r3, [pc, #40]	; (8008424 <prvAddCurrentTaskToDelayedList+0x94>)
 80083fc:	681b      	ldr	r3, [r3, #0]
 80083fe:	3304      	adds	r3, #4
 8008400:	4619      	mov	r1, r3
 8008402:	4610      	mov	r0, r2
 8008404:	f7fe fa12 	bl	800682c <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8008408:	4b0a      	ldr	r3, [pc, #40]	; (8008434 <prvAddCurrentTaskToDelayedList+0xa4>)
 800840a:	681b      	ldr	r3, [r3, #0]
 800840c:	68ba      	ldr	r2, [r7, #8]
 800840e:	429a      	cmp	r2, r3
 8008410:	d202      	bcs.n	8008418 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8008412:	4a08      	ldr	r2, [pc, #32]	; (8008434 <prvAddCurrentTaskToDelayedList+0xa4>)
 8008414:	68bb      	ldr	r3, [r7, #8]
 8008416:	6013      	str	r3, [r2, #0]
}
 8008418:	bf00      	nop
 800841a:	3710      	adds	r7, #16
 800841c:	46bd      	mov	sp, r7
 800841e:	bd80      	pop	{r7, pc}
 8008420:	2000104c 	.word	0x2000104c
 8008424:	20000b74 	.word	0x20000b74
 8008428:	20001034 	.word	0x20001034
 800842c:	20001004 	.word	0x20001004
 8008430:	20001000 	.word	0x20001000
 8008434:	20001068 	.word	0x20001068

08008438 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8008438:	b580      	push	{r7, lr}
 800843a:	b08a      	sub	sp, #40	; 0x28
 800843c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800843e:	2300      	movs	r3, #0
 8008440:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8008442:	f000 fb05 	bl	8008a50 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8008446:	4b1c      	ldr	r3, [pc, #112]	; (80084b8 <xTimerCreateTimerTask+0x80>)
 8008448:	681b      	ldr	r3, [r3, #0]
 800844a:	2b00      	cmp	r3, #0
 800844c:	d021      	beq.n	8008492 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800844e:	2300      	movs	r3, #0
 8008450:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8008452:	2300      	movs	r3, #0
 8008454:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8008456:	1d3a      	adds	r2, r7, #4
 8008458:	f107 0108 	add.w	r1, r7, #8
 800845c:	f107 030c 	add.w	r3, r7, #12
 8008460:	4618      	mov	r0, r3
 8008462:	f7fe f97b 	bl	800675c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8008466:	6879      	ldr	r1, [r7, #4]
 8008468:	68bb      	ldr	r3, [r7, #8]
 800846a:	68fa      	ldr	r2, [r7, #12]
 800846c:	9202      	str	r2, [sp, #8]
 800846e:	9301      	str	r3, [sp, #4]
 8008470:	2302      	movs	r3, #2
 8008472:	9300      	str	r3, [sp, #0]
 8008474:	2300      	movs	r3, #0
 8008476:	460a      	mov	r2, r1
 8008478:	4910      	ldr	r1, [pc, #64]	; (80084bc <xTimerCreateTimerTask+0x84>)
 800847a:	4811      	ldr	r0, [pc, #68]	; (80084c0 <xTimerCreateTimerTask+0x88>)
 800847c:	f7fe ffde 	bl	800743c <xTaskCreateStatic>
 8008480:	4603      	mov	r3, r0
 8008482:	4a10      	ldr	r2, [pc, #64]	; (80084c4 <xTimerCreateTimerTask+0x8c>)
 8008484:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8008486:	4b0f      	ldr	r3, [pc, #60]	; (80084c4 <xTimerCreateTimerTask+0x8c>)
 8008488:	681b      	ldr	r3, [r3, #0]
 800848a:	2b00      	cmp	r3, #0
 800848c:	d001      	beq.n	8008492 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800848e:	2301      	movs	r3, #1
 8008490:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8008492:	697b      	ldr	r3, [r7, #20]
 8008494:	2b00      	cmp	r3, #0
 8008496:	d10a      	bne.n	80084ae <xTimerCreateTimerTask+0x76>
	__asm volatile
 8008498:	f04f 0350 	mov.w	r3, #80	; 0x50
 800849c:	f383 8811 	msr	BASEPRI, r3
 80084a0:	f3bf 8f6f 	isb	sy
 80084a4:	f3bf 8f4f 	dsb	sy
 80084a8:	613b      	str	r3, [r7, #16]
}
 80084aa:	bf00      	nop
 80084ac:	e7fe      	b.n	80084ac <xTimerCreateTimerTask+0x74>
	return xReturn;
 80084ae:	697b      	ldr	r3, [r7, #20]
}
 80084b0:	4618      	mov	r0, r3
 80084b2:	3718      	adds	r7, #24
 80084b4:	46bd      	mov	sp, r7
 80084b6:	bd80      	pop	{r7, pc}
 80084b8:	200010a4 	.word	0x200010a4
 80084bc:	0800fb04 	.word	0x0800fb04
 80084c0:	080085fd 	.word	0x080085fd
 80084c4:	200010a8 	.word	0x200010a8

080084c8 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80084c8:	b580      	push	{r7, lr}
 80084ca:	b08a      	sub	sp, #40	; 0x28
 80084cc:	af00      	add	r7, sp, #0
 80084ce:	60f8      	str	r0, [r7, #12]
 80084d0:	60b9      	str	r1, [r7, #8]
 80084d2:	607a      	str	r2, [r7, #4]
 80084d4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80084d6:	2300      	movs	r3, #0
 80084d8:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80084da:	68fb      	ldr	r3, [r7, #12]
 80084dc:	2b00      	cmp	r3, #0
 80084de:	d10a      	bne.n	80084f6 <xTimerGenericCommand+0x2e>
	__asm volatile
 80084e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80084e4:	f383 8811 	msr	BASEPRI, r3
 80084e8:	f3bf 8f6f 	isb	sy
 80084ec:	f3bf 8f4f 	dsb	sy
 80084f0:	623b      	str	r3, [r7, #32]
}
 80084f2:	bf00      	nop
 80084f4:	e7fe      	b.n	80084f4 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80084f6:	4b1a      	ldr	r3, [pc, #104]	; (8008560 <xTimerGenericCommand+0x98>)
 80084f8:	681b      	ldr	r3, [r3, #0]
 80084fa:	2b00      	cmp	r3, #0
 80084fc:	d02a      	beq.n	8008554 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80084fe:	68bb      	ldr	r3, [r7, #8]
 8008500:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8008506:	68fb      	ldr	r3, [r7, #12]
 8008508:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800850a:	68bb      	ldr	r3, [r7, #8]
 800850c:	2b05      	cmp	r3, #5
 800850e:	dc18      	bgt.n	8008542 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8008510:	f7ff feb2 	bl	8008278 <xTaskGetSchedulerState>
 8008514:	4603      	mov	r3, r0
 8008516:	2b02      	cmp	r3, #2
 8008518:	d109      	bne.n	800852e <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800851a:	4b11      	ldr	r3, [pc, #68]	; (8008560 <xTimerGenericCommand+0x98>)
 800851c:	6818      	ldr	r0, [r3, #0]
 800851e:	f107 0110 	add.w	r1, r7, #16
 8008522:	2300      	movs	r3, #0
 8008524:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008526:	f7fe fb27 	bl	8006b78 <xQueueGenericSend>
 800852a:	6278      	str	r0, [r7, #36]	; 0x24
 800852c:	e012      	b.n	8008554 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800852e:	4b0c      	ldr	r3, [pc, #48]	; (8008560 <xTimerGenericCommand+0x98>)
 8008530:	6818      	ldr	r0, [r3, #0]
 8008532:	f107 0110 	add.w	r1, r7, #16
 8008536:	2300      	movs	r3, #0
 8008538:	2200      	movs	r2, #0
 800853a:	f7fe fb1d 	bl	8006b78 <xQueueGenericSend>
 800853e:	6278      	str	r0, [r7, #36]	; 0x24
 8008540:	e008      	b.n	8008554 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8008542:	4b07      	ldr	r3, [pc, #28]	; (8008560 <xTimerGenericCommand+0x98>)
 8008544:	6818      	ldr	r0, [r3, #0]
 8008546:	f107 0110 	add.w	r1, r7, #16
 800854a:	2300      	movs	r3, #0
 800854c:	683a      	ldr	r2, [r7, #0]
 800854e:	f7fe fc11 	bl	8006d74 <xQueueGenericSendFromISR>
 8008552:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8008554:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8008556:	4618      	mov	r0, r3
 8008558:	3728      	adds	r7, #40	; 0x28
 800855a:	46bd      	mov	sp, r7
 800855c:	bd80      	pop	{r7, pc}
 800855e:	bf00      	nop
 8008560:	200010a4 	.word	0x200010a4

08008564 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8008564:	b580      	push	{r7, lr}
 8008566:	b088      	sub	sp, #32
 8008568:	af02      	add	r7, sp, #8
 800856a:	6078      	str	r0, [r7, #4]
 800856c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800856e:	4b22      	ldr	r3, [pc, #136]	; (80085f8 <prvProcessExpiredTimer+0x94>)
 8008570:	681b      	ldr	r3, [r3, #0]
 8008572:	68db      	ldr	r3, [r3, #12]
 8008574:	68db      	ldr	r3, [r3, #12]
 8008576:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008578:	697b      	ldr	r3, [r7, #20]
 800857a:	3304      	adds	r3, #4
 800857c:	4618      	mov	r0, r3
 800857e:	f7fe f98d 	bl	800689c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008582:	697b      	ldr	r3, [r7, #20]
 8008584:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008588:	f003 0304 	and.w	r3, r3, #4
 800858c:	2b00      	cmp	r3, #0
 800858e:	d022      	beq.n	80085d6 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8008590:	697b      	ldr	r3, [r7, #20]
 8008592:	699a      	ldr	r2, [r3, #24]
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	18d1      	adds	r1, r2, r3
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	683a      	ldr	r2, [r7, #0]
 800859c:	6978      	ldr	r0, [r7, #20]
 800859e:	f000 f8cf 	bl	8008740 <prvInsertTimerInActiveList>
 80085a2:	4603      	mov	r3, r0
 80085a4:	2b00      	cmp	r3, #0
 80085a6:	d01f      	beq.n	80085e8 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80085a8:	2300      	movs	r3, #0
 80085aa:	9300      	str	r3, [sp, #0]
 80085ac:	2300      	movs	r3, #0
 80085ae:	687a      	ldr	r2, [r7, #4]
 80085b0:	2100      	movs	r1, #0
 80085b2:	6978      	ldr	r0, [r7, #20]
 80085b4:	f7ff ff88 	bl	80084c8 <xTimerGenericCommand>
 80085b8:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80085ba:	693b      	ldr	r3, [r7, #16]
 80085bc:	2b00      	cmp	r3, #0
 80085be:	d113      	bne.n	80085e8 <prvProcessExpiredTimer+0x84>
	__asm volatile
 80085c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80085c4:	f383 8811 	msr	BASEPRI, r3
 80085c8:	f3bf 8f6f 	isb	sy
 80085cc:	f3bf 8f4f 	dsb	sy
 80085d0:	60fb      	str	r3, [r7, #12]
}
 80085d2:	bf00      	nop
 80085d4:	e7fe      	b.n	80085d4 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80085d6:	697b      	ldr	r3, [r7, #20]
 80085d8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80085dc:	f023 0301 	bic.w	r3, r3, #1
 80085e0:	b2da      	uxtb	r2, r3
 80085e2:	697b      	ldr	r3, [r7, #20]
 80085e4:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80085e8:	697b      	ldr	r3, [r7, #20]
 80085ea:	6a1b      	ldr	r3, [r3, #32]
 80085ec:	6978      	ldr	r0, [r7, #20]
 80085ee:	4798      	blx	r3
}
 80085f0:	bf00      	nop
 80085f2:	3718      	adds	r7, #24
 80085f4:	46bd      	mov	sp, r7
 80085f6:	bd80      	pop	{r7, pc}
 80085f8:	2000109c 	.word	0x2000109c

080085fc <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80085fc:	b580      	push	{r7, lr}
 80085fe:	b084      	sub	sp, #16
 8008600:	af00      	add	r7, sp, #0
 8008602:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008604:	f107 0308 	add.w	r3, r7, #8
 8008608:	4618      	mov	r0, r3
 800860a:	f000 f857 	bl	80086bc <prvGetNextExpireTime>
 800860e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8008610:	68bb      	ldr	r3, [r7, #8]
 8008612:	4619      	mov	r1, r3
 8008614:	68f8      	ldr	r0, [r7, #12]
 8008616:	f000 f803 	bl	8008620 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800861a:	f000 f8d3 	bl	80087c4 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800861e:	e7f1      	b.n	8008604 <prvTimerTask+0x8>

08008620 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8008620:	b580      	push	{r7, lr}
 8008622:	b084      	sub	sp, #16
 8008624:	af00      	add	r7, sp, #0
 8008626:	6078      	str	r0, [r7, #4]
 8008628:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800862a:	f7ff fa3b 	bl	8007aa4 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800862e:	f107 0308 	add.w	r3, r7, #8
 8008632:	4618      	mov	r0, r3
 8008634:	f000 f864 	bl	8008700 <prvSampleTimeNow>
 8008638:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800863a:	68bb      	ldr	r3, [r7, #8]
 800863c:	2b00      	cmp	r3, #0
 800863e:	d130      	bne.n	80086a2 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8008640:	683b      	ldr	r3, [r7, #0]
 8008642:	2b00      	cmp	r3, #0
 8008644:	d10a      	bne.n	800865c <prvProcessTimerOrBlockTask+0x3c>
 8008646:	687a      	ldr	r2, [r7, #4]
 8008648:	68fb      	ldr	r3, [r7, #12]
 800864a:	429a      	cmp	r2, r3
 800864c:	d806      	bhi.n	800865c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800864e:	f7ff fa37 	bl	8007ac0 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8008652:	68f9      	ldr	r1, [r7, #12]
 8008654:	6878      	ldr	r0, [r7, #4]
 8008656:	f7ff ff85 	bl	8008564 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800865a:	e024      	b.n	80086a6 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800865c:	683b      	ldr	r3, [r7, #0]
 800865e:	2b00      	cmp	r3, #0
 8008660:	d008      	beq.n	8008674 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8008662:	4b13      	ldr	r3, [pc, #76]	; (80086b0 <prvProcessTimerOrBlockTask+0x90>)
 8008664:	681b      	ldr	r3, [r3, #0]
 8008666:	681b      	ldr	r3, [r3, #0]
 8008668:	2b00      	cmp	r3, #0
 800866a:	d101      	bne.n	8008670 <prvProcessTimerOrBlockTask+0x50>
 800866c:	2301      	movs	r3, #1
 800866e:	e000      	b.n	8008672 <prvProcessTimerOrBlockTask+0x52>
 8008670:	2300      	movs	r3, #0
 8008672:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8008674:	4b0f      	ldr	r3, [pc, #60]	; (80086b4 <prvProcessTimerOrBlockTask+0x94>)
 8008676:	6818      	ldr	r0, [r3, #0]
 8008678:	687a      	ldr	r2, [r7, #4]
 800867a:	68fb      	ldr	r3, [r7, #12]
 800867c:	1ad3      	subs	r3, r2, r3
 800867e:	683a      	ldr	r2, [r7, #0]
 8008680:	4619      	mov	r1, r3
 8008682:	f7fe fea7 	bl	80073d4 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8008686:	f7ff fa1b 	bl	8007ac0 <xTaskResumeAll>
 800868a:	4603      	mov	r3, r0
 800868c:	2b00      	cmp	r3, #0
 800868e:	d10a      	bne.n	80086a6 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8008690:	4b09      	ldr	r3, [pc, #36]	; (80086b8 <prvProcessTimerOrBlockTask+0x98>)
 8008692:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008696:	601a      	str	r2, [r3, #0]
 8008698:	f3bf 8f4f 	dsb	sy
 800869c:	f3bf 8f6f 	isb	sy
}
 80086a0:	e001      	b.n	80086a6 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80086a2:	f7ff fa0d 	bl	8007ac0 <xTaskResumeAll>
}
 80086a6:	bf00      	nop
 80086a8:	3710      	adds	r7, #16
 80086aa:	46bd      	mov	sp, r7
 80086ac:	bd80      	pop	{r7, pc}
 80086ae:	bf00      	nop
 80086b0:	200010a0 	.word	0x200010a0
 80086b4:	200010a4 	.word	0x200010a4
 80086b8:	e000ed04 	.word	0xe000ed04

080086bc <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80086bc:	b480      	push	{r7}
 80086be:	b085      	sub	sp, #20
 80086c0:	af00      	add	r7, sp, #0
 80086c2:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80086c4:	4b0d      	ldr	r3, [pc, #52]	; (80086fc <prvGetNextExpireTime+0x40>)
 80086c6:	681b      	ldr	r3, [r3, #0]
 80086c8:	681b      	ldr	r3, [r3, #0]
 80086ca:	2b00      	cmp	r3, #0
 80086cc:	d101      	bne.n	80086d2 <prvGetNextExpireTime+0x16>
 80086ce:	2201      	movs	r2, #1
 80086d0:	e000      	b.n	80086d4 <prvGetNextExpireTime+0x18>
 80086d2:	2200      	movs	r2, #0
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	681b      	ldr	r3, [r3, #0]
 80086dc:	2b00      	cmp	r3, #0
 80086de:	d105      	bne.n	80086ec <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80086e0:	4b06      	ldr	r3, [pc, #24]	; (80086fc <prvGetNextExpireTime+0x40>)
 80086e2:	681b      	ldr	r3, [r3, #0]
 80086e4:	68db      	ldr	r3, [r3, #12]
 80086e6:	681b      	ldr	r3, [r3, #0]
 80086e8:	60fb      	str	r3, [r7, #12]
 80086ea:	e001      	b.n	80086f0 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80086ec:	2300      	movs	r3, #0
 80086ee:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80086f0:	68fb      	ldr	r3, [r7, #12]
}
 80086f2:	4618      	mov	r0, r3
 80086f4:	3714      	adds	r7, #20
 80086f6:	46bd      	mov	sp, r7
 80086f8:	bc80      	pop	{r7}
 80086fa:	4770      	bx	lr
 80086fc:	2000109c 	.word	0x2000109c

08008700 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8008700:	b580      	push	{r7, lr}
 8008702:	b084      	sub	sp, #16
 8008704:	af00      	add	r7, sp, #0
 8008706:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8008708:	f7ff fa78 	bl	8007bfc <xTaskGetTickCount>
 800870c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800870e:	4b0b      	ldr	r3, [pc, #44]	; (800873c <prvSampleTimeNow+0x3c>)
 8008710:	681b      	ldr	r3, [r3, #0]
 8008712:	68fa      	ldr	r2, [r7, #12]
 8008714:	429a      	cmp	r2, r3
 8008716:	d205      	bcs.n	8008724 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8008718:	f000 f936 	bl	8008988 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	2201      	movs	r2, #1
 8008720:	601a      	str	r2, [r3, #0]
 8008722:	e002      	b.n	800872a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	2200      	movs	r2, #0
 8008728:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800872a:	4a04      	ldr	r2, [pc, #16]	; (800873c <prvSampleTimeNow+0x3c>)
 800872c:	68fb      	ldr	r3, [r7, #12]
 800872e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8008730:	68fb      	ldr	r3, [r7, #12]
}
 8008732:	4618      	mov	r0, r3
 8008734:	3710      	adds	r7, #16
 8008736:	46bd      	mov	sp, r7
 8008738:	bd80      	pop	{r7, pc}
 800873a:	bf00      	nop
 800873c:	200010ac 	.word	0x200010ac

08008740 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8008740:	b580      	push	{r7, lr}
 8008742:	b086      	sub	sp, #24
 8008744:	af00      	add	r7, sp, #0
 8008746:	60f8      	str	r0, [r7, #12]
 8008748:	60b9      	str	r1, [r7, #8]
 800874a:	607a      	str	r2, [r7, #4]
 800874c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800874e:	2300      	movs	r3, #0
 8008750:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8008752:	68fb      	ldr	r3, [r7, #12]
 8008754:	68ba      	ldr	r2, [r7, #8]
 8008756:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008758:	68fb      	ldr	r3, [r7, #12]
 800875a:	68fa      	ldr	r2, [r7, #12]
 800875c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800875e:	68ba      	ldr	r2, [r7, #8]
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	429a      	cmp	r2, r3
 8008764:	d812      	bhi.n	800878c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008766:	687a      	ldr	r2, [r7, #4]
 8008768:	683b      	ldr	r3, [r7, #0]
 800876a:	1ad2      	subs	r2, r2, r3
 800876c:	68fb      	ldr	r3, [r7, #12]
 800876e:	699b      	ldr	r3, [r3, #24]
 8008770:	429a      	cmp	r2, r3
 8008772:	d302      	bcc.n	800877a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8008774:	2301      	movs	r3, #1
 8008776:	617b      	str	r3, [r7, #20]
 8008778:	e01b      	b.n	80087b2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800877a:	4b10      	ldr	r3, [pc, #64]	; (80087bc <prvInsertTimerInActiveList+0x7c>)
 800877c:	681a      	ldr	r2, [r3, #0]
 800877e:	68fb      	ldr	r3, [r7, #12]
 8008780:	3304      	adds	r3, #4
 8008782:	4619      	mov	r1, r3
 8008784:	4610      	mov	r0, r2
 8008786:	f7fe f851 	bl	800682c <vListInsert>
 800878a:	e012      	b.n	80087b2 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800878c:	687a      	ldr	r2, [r7, #4]
 800878e:	683b      	ldr	r3, [r7, #0]
 8008790:	429a      	cmp	r2, r3
 8008792:	d206      	bcs.n	80087a2 <prvInsertTimerInActiveList+0x62>
 8008794:	68ba      	ldr	r2, [r7, #8]
 8008796:	683b      	ldr	r3, [r7, #0]
 8008798:	429a      	cmp	r2, r3
 800879a:	d302      	bcc.n	80087a2 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800879c:	2301      	movs	r3, #1
 800879e:	617b      	str	r3, [r7, #20]
 80087a0:	e007      	b.n	80087b2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80087a2:	4b07      	ldr	r3, [pc, #28]	; (80087c0 <prvInsertTimerInActiveList+0x80>)
 80087a4:	681a      	ldr	r2, [r3, #0]
 80087a6:	68fb      	ldr	r3, [r7, #12]
 80087a8:	3304      	adds	r3, #4
 80087aa:	4619      	mov	r1, r3
 80087ac:	4610      	mov	r0, r2
 80087ae:	f7fe f83d 	bl	800682c <vListInsert>
		}
	}

	return xProcessTimerNow;
 80087b2:	697b      	ldr	r3, [r7, #20]
}
 80087b4:	4618      	mov	r0, r3
 80087b6:	3718      	adds	r7, #24
 80087b8:	46bd      	mov	sp, r7
 80087ba:	bd80      	pop	{r7, pc}
 80087bc:	200010a0 	.word	0x200010a0
 80087c0:	2000109c 	.word	0x2000109c

080087c4 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80087c4:	b580      	push	{r7, lr}
 80087c6:	b08e      	sub	sp, #56	; 0x38
 80087c8:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80087ca:	e0ca      	b.n	8008962 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	2b00      	cmp	r3, #0
 80087d0:	da18      	bge.n	8008804 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80087d2:	1d3b      	adds	r3, r7, #4
 80087d4:	3304      	adds	r3, #4
 80087d6:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80087d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80087da:	2b00      	cmp	r3, #0
 80087dc:	d10a      	bne.n	80087f4 <prvProcessReceivedCommands+0x30>
	__asm volatile
 80087de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80087e2:	f383 8811 	msr	BASEPRI, r3
 80087e6:	f3bf 8f6f 	isb	sy
 80087ea:	f3bf 8f4f 	dsb	sy
 80087ee:	61fb      	str	r3, [r7, #28]
}
 80087f0:	bf00      	nop
 80087f2:	e7fe      	b.n	80087f2 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80087f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80087f6:	681b      	ldr	r3, [r3, #0]
 80087f8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80087fa:	6850      	ldr	r0, [r2, #4]
 80087fc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80087fe:	6892      	ldr	r2, [r2, #8]
 8008800:	4611      	mov	r1, r2
 8008802:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	2b00      	cmp	r3, #0
 8008808:	f2c0 80aa 	blt.w	8008960 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800880c:	68fb      	ldr	r3, [r7, #12]
 800880e:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8008810:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008812:	695b      	ldr	r3, [r3, #20]
 8008814:	2b00      	cmp	r3, #0
 8008816:	d004      	beq.n	8008822 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008818:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800881a:	3304      	adds	r3, #4
 800881c:	4618      	mov	r0, r3
 800881e:	f7fe f83d 	bl	800689c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008822:	463b      	mov	r3, r7
 8008824:	4618      	mov	r0, r3
 8008826:	f7ff ff6b 	bl	8008700 <prvSampleTimeNow>
 800882a:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	2b09      	cmp	r3, #9
 8008830:	f200 8097 	bhi.w	8008962 <prvProcessReceivedCommands+0x19e>
 8008834:	a201      	add	r2, pc, #4	; (adr r2, 800883c <prvProcessReceivedCommands+0x78>)
 8008836:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800883a:	bf00      	nop
 800883c:	08008865 	.word	0x08008865
 8008840:	08008865 	.word	0x08008865
 8008844:	08008865 	.word	0x08008865
 8008848:	080088d9 	.word	0x080088d9
 800884c:	080088ed 	.word	0x080088ed
 8008850:	08008937 	.word	0x08008937
 8008854:	08008865 	.word	0x08008865
 8008858:	08008865 	.word	0x08008865
 800885c:	080088d9 	.word	0x080088d9
 8008860:	080088ed 	.word	0x080088ed
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8008864:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008866:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800886a:	f043 0301 	orr.w	r3, r3, #1
 800886e:	b2da      	uxtb	r2, r3
 8008870:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008872:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8008876:	68ba      	ldr	r2, [r7, #8]
 8008878:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800887a:	699b      	ldr	r3, [r3, #24]
 800887c:	18d1      	adds	r1, r2, r3
 800887e:	68bb      	ldr	r3, [r7, #8]
 8008880:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008882:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008884:	f7ff ff5c 	bl	8008740 <prvInsertTimerInActiveList>
 8008888:	4603      	mov	r3, r0
 800888a:	2b00      	cmp	r3, #0
 800888c:	d069      	beq.n	8008962 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800888e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008890:	6a1b      	ldr	r3, [r3, #32]
 8008892:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008894:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008896:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008898:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800889c:	f003 0304 	and.w	r3, r3, #4
 80088a0:	2b00      	cmp	r3, #0
 80088a2:	d05e      	beq.n	8008962 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80088a4:	68ba      	ldr	r2, [r7, #8]
 80088a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80088a8:	699b      	ldr	r3, [r3, #24]
 80088aa:	441a      	add	r2, r3
 80088ac:	2300      	movs	r3, #0
 80088ae:	9300      	str	r3, [sp, #0]
 80088b0:	2300      	movs	r3, #0
 80088b2:	2100      	movs	r1, #0
 80088b4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80088b6:	f7ff fe07 	bl	80084c8 <xTimerGenericCommand>
 80088ba:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80088bc:	6a3b      	ldr	r3, [r7, #32]
 80088be:	2b00      	cmp	r3, #0
 80088c0:	d14f      	bne.n	8008962 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 80088c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80088c6:	f383 8811 	msr	BASEPRI, r3
 80088ca:	f3bf 8f6f 	isb	sy
 80088ce:	f3bf 8f4f 	dsb	sy
 80088d2:	61bb      	str	r3, [r7, #24]
}
 80088d4:	bf00      	nop
 80088d6:	e7fe      	b.n	80088d6 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80088d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80088da:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80088de:	f023 0301 	bic.w	r3, r3, #1
 80088e2:	b2da      	uxtb	r2, r3
 80088e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80088e6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 80088ea:	e03a      	b.n	8008962 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80088ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80088ee:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80088f2:	f043 0301 	orr.w	r3, r3, #1
 80088f6:	b2da      	uxtb	r2, r3
 80088f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80088fa:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80088fe:	68ba      	ldr	r2, [r7, #8]
 8008900:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008902:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8008904:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008906:	699b      	ldr	r3, [r3, #24]
 8008908:	2b00      	cmp	r3, #0
 800890a:	d10a      	bne.n	8008922 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 800890c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008910:	f383 8811 	msr	BASEPRI, r3
 8008914:	f3bf 8f6f 	isb	sy
 8008918:	f3bf 8f4f 	dsb	sy
 800891c:	617b      	str	r3, [r7, #20]
}
 800891e:	bf00      	nop
 8008920:	e7fe      	b.n	8008920 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8008922:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008924:	699a      	ldr	r2, [r3, #24]
 8008926:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008928:	18d1      	adds	r1, r2, r3
 800892a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800892c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800892e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008930:	f7ff ff06 	bl	8008740 <prvInsertTimerInActiveList>
					break;
 8008934:	e015      	b.n	8008962 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8008936:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008938:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800893c:	f003 0302 	and.w	r3, r3, #2
 8008940:	2b00      	cmp	r3, #0
 8008942:	d103      	bne.n	800894c <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8008944:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008946:	f000 fb75 	bl	8009034 <vPortFree>
 800894a:	e00a      	b.n	8008962 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800894c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800894e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008952:	f023 0301 	bic.w	r3, r3, #1
 8008956:	b2da      	uxtb	r2, r3
 8008958:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800895a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800895e:	e000      	b.n	8008962 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8008960:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8008962:	4b08      	ldr	r3, [pc, #32]	; (8008984 <prvProcessReceivedCommands+0x1c0>)
 8008964:	681b      	ldr	r3, [r3, #0]
 8008966:	1d39      	adds	r1, r7, #4
 8008968:	2200      	movs	r2, #0
 800896a:	4618      	mov	r0, r3
 800896c:	f7fe fa9a 	bl	8006ea4 <xQueueReceive>
 8008970:	4603      	mov	r3, r0
 8008972:	2b00      	cmp	r3, #0
 8008974:	f47f af2a 	bne.w	80087cc <prvProcessReceivedCommands+0x8>
	}
}
 8008978:	bf00      	nop
 800897a:	bf00      	nop
 800897c:	3730      	adds	r7, #48	; 0x30
 800897e:	46bd      	mov	sp, r7
 8008980:	bd80      	pop	{r7, pc}
 8008982:	bf00      	nop
 8008984:	200010a4 	.word	0x200010a4

08008988 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8008988:	b580      	push	{r7, lr}
 800898a:	b088      	sub	sp, #32
 800898c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800898e:	e048      	b.n	8008a22 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008990:	4b2d      	ldr	r3, [pc, #180]	; (8008a48 <prvSwitchTimerLists+0xc0>)
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	68db      	ldr	r3, [r3, #12]
 8008996:	681b      	ldr	r3, [r3, #0]
 8008998:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800899a:	4b2b      	ldr	r3, [pc, #172]	; (8008a48 <prvSwitchTimerLists+0xc0>)
 800899c:	681b      	ldr	r3, [r3, #0]
 800899e:	68db      	ldr	r3, [r3, #12]
 80089a0:	68db      	ldr	r3, [r3, #12]
 80089a2:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80089a4:	68fb      	ldr	r3, [r7, #12]
 80089a6:	3304      	adds	r3, #4
 80089a8:	4618      	mov	r0, r3
 80089aa:	f7fd ff77 	bl	800689c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80089ae:	68fb      	ldr	r3, [r7, #12]
 80089b0:	6a1b      	ldr	r3, [r3, #32]
 80089b2:	68f8      	ldr	r0, [r7, #12]
 80089b4:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80089b6:	68fb      	ldr	r3, [r7, #12]
 80089b8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80089bc:	f003 0304 	and.w	r3, r3, #4
 80089c0:	2b00      	cmp	r3, #0
 80089c2:	d02e      	beq.n	8008a22 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80089c4:	68fb      	ldr	r3, [r7, #12]
 80089c6:	699b      	ldr	r3, [r3, #24]
 80089c8:	693a      	ldr	r2, [r7, #16]
 80089ca:	4413      	add	r3, r2
 80089cc:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80089ce:	68ba      	ldr	r2, [r7, #8]
 80089d0:	693b      	ldr	r3, [r7, #16]
 80089d2:	429a      	cmp	r2, r3
 80089d4:	d90e      	bls.n	80089f4 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80089d6:	68fb      	ldr	r3, [r7, #12]
 80089d8:	68ba      	ldr	r2, [r7, #8]
 80089da:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80089dc:	68fb      	ldr	r3, [r7, #12]
 80089de:	68fa      	ldr	r2, [r7, #12]
 80089e0:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80089e2:	4b19      	ldr	r3, [pc, #100]	; (8008a48 <prvSwitchTimerLists+0xc0>)
 80089e4:	681a      	ldr	r2, [r3, #0]
 80089e6:	68fb      	ldr	r3, [r7, #12]
 80089e8:	3304      	adds	r3, #4
 80089ea:	4619      	mov	r1, r3
 80089ec:	4610      	mov	r0, r2
 80089ee:	f7fd ff1d 	bl	800682c <vListInsert>
 80089f2:	e016      	b.n	8008a22 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80089f4:	2300      	movs	r3, #0
 80089f6:	9300      	str	r3, [sp, #0]
 80089f8:	2300      	movs	r3, #0
 80089fa:	693a      	ldr	r2, [r7, #16]
 80089fc:	2100      	movs	r1, #0
 80089fe:	68f8      	ldr	r0, [r7, #12]
 8008a00:	f7ff fd62 	bl	80084c8 <xTimerGenericCommand>
 8008a04:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	2b00      	cmp	r3, #0
 8008a0a:	d10a      	bne.n	8008a22 <prvSwitchTimerLists+0x9a>
	__asm volatile
 8008a0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a10:	f383 8811 	msr	BASEPRI, r3
 8008a14:	f3bf 8f6f 	isb	sy
 8008a18:	f3bf 8f4f 	dsb	sy
 8008a1c:	603b      	str	r3, [r7, #0]
}
 8008a1e:	bf00      	nop
 8008a20:	e7fe      	b.n	8008a20 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008a22:	4b09      	ldr	r3, [pc, #36]	; (8008a48 <prvSwitchTimerLists+0xc0>)
 8008a24:	681b      	ldr	r3, [r3, #0]
 8008a26:	681b      	ldr	r3, [r3, #0]
 8008a28:	2b00      	cmp	r3, #0
 8008a2a:	d1b1      	bne.n	8008990 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8008a2c:	4b06      	ldr	r3, [pc, #24]	; (8008a48 <prvSwitchTimerLists+0xc0>)
 8008a2e:	681b      	ldr	r3, [r3, #0]
 8008a30:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8008a32:	4b06      	ldr	r3, [pc, #24]	; (8008a4c <prvSwitchTimerLists+0xc4>)
 8008a34:	681b      	ldr	r3, [r3, #0]
 8008a36:	4a04      	ldr	r2, [pc, #16]	; (8008a48 <prvSwitchTimerLists+0xc0>)
 8008a38:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8008a3a:	4a04      	ldr	r2, [pc, #16]	; (8008a4c <prvSwitchTimerLists+0xc4>)
 8008a3c:	697b      	ldr	r3, [r7, #20]
 8008a3e:	6013      	str	r3, [r2, #0]
}
 8008a40:	bf00      	nop
 8008a42:	3718      	adds	r7, #24
 8008a44:	46bd      	mov	sp, r7
 8008a46:	bd80      	pop	{r7, pc}
 8008a48:	2000109c 	.word	0x2000109c
 8008a4c:	200010a0 	.word	0x200010a0

08008a50 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8008a50:	b580      	push	{r7, lr}
 8008a52:	b082      	sub	sp, #8
 8008a54:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8008a56:	f000 f929 	bl	8008cac <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8008a5a:	4b15      	ldr	r3, [pc, #84]	; (8008ab0 <prvCheckForValidListAndQueue+0x60>)
 8008a5c:	681b      	ldr	r3, [r3, #0]
 8008a5e:	2b00      	cmp	r3, #0
 8008a60:	d120      	bne.n	8008aa4 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8008a62:	4814      	ldr	r0, [pc, #80]	; (8008ab4 <prvCheckForValidListAndQueue+0x64>)
 8008a64:	f7fd fe94 	bl	8006790 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8008a68:	4813      	ldr	r0, [pc, #76]	; (8008ab8 <prvCheckForValidListAndQueue+0x68>)
 8008a6a:	f7fd fe91 	bl	8006790 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8008a6e:	4b13      	ldr	r3, [pc, #76]	; (8008abc <prvCheckForValidListAndQueue+0x6c>)
 8008a70:	4a10      	ldr	r2, [pc, #64]	; (8008ab4 <prvCheckForValidListAndQueue+0x64>)
 8008a72:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8008a74:	4b12      	ldr	r3, [pc, #72]	; (8008ac0 <prvCheckForValidListAndQueue+0x70>)
 8008a76:	4a10      	ldr	r2, [pc, #64]	; (8008ab8 <prvCheckForValidListAndQueue+0x68>)
 8008a78:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8008a7a:	2300      	movs	r3, #0
 8008a7c:	9300      	str	r3, [sp, #0]
 8008a7e:	4b11      	ldr	r3, [pc, #68]	; (8008ac4 <prvCheckForValidListAndQueue+0x74>)
 8008a80:	4a11      	ldr	r2, [pc, #68]	; (8008ac8 <prvCheckForValidListAndQueue+0x78>)
 8008a82:	2110      	movs	r1, #16
 8008a84:	200a      	movs	r0, #10
 8008a86:	f7fd ff9b 	bl	80069c0 <xQueueGenericCreateStatic>
 8008a8a:	4603      	mov	r3, r0
 8008a8c:	4a08      	ldr	r2, [pc, #32]	; (8008ab0 <prvCheckForValidListAndQueue+0x60>)
 8008a8e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8008a90:	4b07      	ldr	r3, [pc, #28]	; (8008ab0 <prvCheckForValidListAndQueue+0x60>)
 8008a92:	681b      	ldr	r3, [r3, #0]
 8008a94:	2b00      	cmp	r3, #0
 8008a96:	d005      	beq.n	8008aa4 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8008a98:	4b05      	ldr	r3, [pc, #20]	; (8008ab0 <prvCheckForValidListAndQueue+0x60>)
 8008a9a:	681b      	ldr	r3, [r3, #0]
 8008a9c:	490b      	ldr	r1, [pc, #44]	; (8008acc <prvCheckForValidListAndQueue+0x7c>)
 8008a9e:	4618      	mov	r0, r3
 8008aa0:	f7fe fc70 	bl	8007384 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008aa4:	f000 f932 	bl	8008d0c <vPortExitCritical>
}
 8008aa8:	bf00      	nop
 8008aaa:	46bd      	mov	sp, r7
 8008aac:	bd80      	pop	{r7, pc}
 8008aae:	bf00      	nop
 8008ab0:	200010a4 	.word	0x200010a4
 8008ab4:	20001074 	.word	0x20001074
 8008ab8:	20001088 	.word	0x20001088
 8008abc:	2000109c 	.word	0x2000109c
 8008ac0:	200010a0 	.word	0x200010a0
 8008ac4:	20001150 	.word	0x20001150
 8008ac8:	200010b0 	.word	0x200010b0
 8008acc:	0800fb0c 	.word	0x0800fb0c

08008ad0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8008ad0:	b480      	push	{r7}
 8008ad2:	b085      	sub	sp, #20
 8008ad4:	af00      	add	r7, sp, #0
 8008ad6:	60f8      	str	r0, [r7, #12]
 8008ad8:	60b9      	str	r1, [r7, #8]
 8008ada:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8008adc:	68fb      	ldr	r3, [r7, #12]
 8008ade:	3b04      	subs	r3, #4
 8008ae0:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8008ae2:	68fb      	ldr	r3, [r7, #12]
 8008ae4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8008ae8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008aea:	68fb      	ldr	r3, [r7, #12]
 8008aec:	3b04      	subs	r3, #4
 8008aee:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8008af0:	68bb      	ldr	r3, [r7, #8]
 8008af2:	f023 0201 	bic.w	r2, r3, #1
 8008af6:	68fb      	ldr	r3, [r7, #12]
 8008af8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008afa:	68fb      	ldr	r3, [r7, #12]
 8008afc:	3b04      	subs	r3, #4
 8008afe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8008b00:	4a08      	ldr	r2, [pc, #32]	; (8008b24 <pxPortInitialiseStack+0x54>)
 8008b02:	68fb      	ldr	r3, [r7, #12]
 8008b04:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8008b06:	68fb      	ldr	r3, [r7, #12]
 8008b08:	3b14      	subs	r3, #20
 8008b0a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8008b0c:	687a      	ldr	r2, [r7, #4]
 8008b0e:	68fb      	ldr	r3, [r7, #12]
 8008b10:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8008b12:	68fb      	ldr	r3, [r7, #12]
 8008b14:	3b20      	subs	r3, #32
 8008b16:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8008b18:	68fb      	ldr	r3, [r7, #12]
}
 8008b1a:	4618      	mov	r0, r3
 8008b1c:	3714      	adds	r7, #20
 8008b1e:	46bd      	mov	sp, r7
 8008b20:	bc80      	pop	{r7}
 8008b22:	4770      	bx	lr
 8008b24:	08008b29 	.word	0x08008b29

08008b28 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8008b28:	b480      	push	{r7}
 8008b2a:	b085      	sub	sp, #20
 8008b2c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8008b2e:	2300      	movs	r3, #0
 8008b30:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8008b32:	4b12      	ldr	r3, [pc, #72]	; (8008b7c <prvTaskExitError+0x54>)
 8008b34:	681b      	ldr	r3, [r3, #0]
 8008b36:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008b3a:	d00a      	beq.n	8008b52 <prvTaskExitError+0x2a>
	__asm volatile
 8008b3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b40:	f383 8811 	msr	BASEPRI, r3
 8008b44:	f3bf 8f6f 	isb	sy
 8008b48:	f3bf 8f4f 	dsb	sy
 8008b4c:	60fb      	str	r3, [r7, #12]
}
 8008b4e:	bf00      	nop
 8008b50:	e7fe      	b.n	8008b50 <prvTaskExitError+0x28>
	__asm volatile
 8008b52:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b56:	f383 8811 	msr	BASEPRI, r3
 8008b5a:	f3bf 8f6f 	isb	sy
 8008b5e:	f3bf 8f4f 	dsb	sy
 8008b62:	60bb      	str	r3, [r7, #8]
}
 8008b64:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8008b66:	bf00      	nop
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	2b00      	cmp	r3, #0
 8008b6c:	d0fc      	beq.n	8008b68 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8008b6e:	bf00      	nop
 8008b70:	bf00      	nop
 8008b72:	3714      	adds	r7, #20
 8008b74:	46bd      	mov	sp, r7
 8008b76:	bc80      	pop	{r7}
 8008b78:	4770      	bx	lr
 8008b7a:	bf00      	nop
 8008b7c:	20000048 	.word	0x20000048

08008b80 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8008b80:	4b07      	ldr	r3, [pc, #28]	; (8008ba0 <pxCurrentTCBConst2>)
 8008b82:	6819      	ldr	r1, [r3, #0]
 8008b84:	6808      	ldr	r0, [r1, #0]
 8008b86:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8008b8a:	f380 8809 	msr	PSP, r0
 8008b8e:	f3bf 8f6f 	isb	sy
 8008b92:	f04f 0000 	mov.w	r0, #0
 8008b96:	f380 8811 	msr	BASEPRI, r0
 8008b9a:	f04e 0e0d 	orr.w	lr, lr, #13
 8008b9e:	4770      	bx	lr

08008ba0 <pxCurrentTCBConst2>:
 8008ba0:	20000b74 	.word	0x20000b74
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8008ba4:	bf00      	nop
 8008ba6:	bf00      	nop

08008ba8 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8008ba8:	4806      	ldr	r0, [pc, #24]	; (8008bc4 <prvPortStartFirstTask+0x1c>)
 8008baa:	6800      	ldr	r0, [r0, #0]
 8008bac:	6800      	ldr	r0, [r0, #0]
 8008bae:	f380 8808 	msr	MSP, r0
 8008bb2:	b662      	cpsie	i
 8008bb4:	b661      	cpsie	f
 8008bb6:	f3bf 8f4f 	dsb	sy
 8008bba:	f3bf 8f6f 	isb	sy
 8008bbe:	df00      	svc	0
 8008bc0:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8008bc2:	bf00      	nop
 8008bc4:	e000ed08 	.word	0xe000ed08

08008bc8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008bc8:	b580      	push	{r7, lr}
 8008bca:	b084      	sub	sp, #16
 8008bcc:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8008bce:	4b32      	ldr	r3, [pc, #200]	; (8008c98 <xPortStartScheduler+0xd0>)
 8008bd0:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8008bd2:	68fb      	ldr	r3, [r7, #12]
 8008bd4:	781b      	ldrb	r3, [r3, #0]
 8008bd6:	b2db      	uxtb	r3, r3
 8008bd8:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8008bda:	68fb      	ldr	r3, [r7, #12]
 8008bdc:	22ff      	movs	r2, #255	; 0xff
 8008bde:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8008be0:	68fb      	ldr	r3, [r7, #12]
 8008be2:	781b      	ldrb	r3, [r3, #0]
 8008be4:	b2db      	uxtb	r3, r3
 8008be6:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008be8:	78fb      	ldrb	r3, [r7, #3]
 8008bea:	b2db      	uxtb	r3, r3
 8008bec:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8008bf0:	b2da      	uxtb	r2, r3
 8008bf2:	4b2a      	ldr	r3, [pc, #168]	; (8008c9c <xPortStartScheduler+0xd4>)
 8008bf4:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8008bf6:	4b2a      	ldr	r3, [pc, #168]	; (8008ca0 <xPortStartScheduler+0xd8>)
 8008bf8:	2207      	movs	r2, #7
 8008bfa:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008bfc:	e009      	b.n	8008c12 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8008bfe:	4b28      	ldr	r3, [pc, #160]	; (8008ca0 <xPortStartScheduler+0xd8>)
 8008c00:	681b      	ldr	r3, [r3, #0]
 8008c02:	3b01      	subs	r3, #1
 8008c04:	4a26      	ldr	r2, [pc, #152]	; (8008ca0 <xPortStartScheduler+0xd8>)
 8008c06:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008c08:	78fb      	ldrb	r3, [r7, #3]
 8008c0a:	b2db      	uxtb	r3, r3
 8008c0c:	005b      	lsls	r3, r3, #1
 8008c0e:	b2db      	uxtb	r3, r3
 8008c10:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008c12:	78fb      	ldrb	r3, [r7, #3]
 8008c14:	b2db      	uxtb	r3, r3
 8008c16:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008c1a:	2b80      	cmp	r3, #128	; 0x80
 8008c1c:	d0ef      	beq.n	8008bfe <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8008c1e:	4b20      	ldr	r3, [pc, #128]	; (8008ca0 <xPortStartScheduler+0xd8>)
 8008c20:	681b      	ldr	r3, [r3, #0]
 8008c22:	f1c3 0307 	rsb	r3, r3, #7
 8008c26:	2b04      	cmp	r3, #4
 8008c28:	d00a      	beq.n	8008c40 <xPortStartScheduler+0x78>
	__asm volatile
 8008c2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c2e:	f383 8811 	msr	BASEPRI, r3
 8008c32:	f3bf 8f6f 	isb	sy
 8008c36:	f3bf 8f4f 	dsb	sy
 8008c3a:	60bb      	str	r3, [r7, #8]
}
 8008c3c:	bf00      	nop
 8008c3e:	e7fe      	b.n	8008c3e <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8008c40:	4b17      	ldr	r3, [pc, #92]	; (8008ca0 <xPortStartScheduler+0xd8>)
 8008c42:	681b      	ldr	r3, [r3, #0]
 8008c44:	021b      	lsls	r3, r3, #8
 8008c46:	4a16      	ldr	r2, [pc, #88]	; (8008ca0 <xPortStartScheduler+0xd8>)
 8008c48:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008c4a:	4b15      	ldr	r3, [pc, #84]	; (8008ca0 <xPortStartScheduler+0xd8>)
 8008c4c:	681b      	ldr	r3, [r3, #0]
 8008c4e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8008c52:	4a13      	ldr	r2, [pc, #76]	; (8008ca0 <xPortStartScheduler+0xd8>)
 8008c54:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	b2da      	uxtb	r2, r3
 8008c5a:	68fb      	ldr	r3, [r7, #12]
 8008c5c:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8008c5e:	4b11      	ldr	r3, [pc, #68]	; (8008ca4 <xPortStartScheduler+0xdc>)
 8008c60:	681b      	ldr	r3, [r3, #0]
 8008c62:	4a10      	ldr	r2, [pc, #64]	; (8008ca4 <xPortStartScheduler+0xdc>)
 8008c64:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8008c68:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8008c6a:	4b0e      	ldr	r3, [pc, #56]	; (8008ca4 <xPortStartScheduler+0xdc>)
 8008c6c:	681b      	ldr	r3, [r3, #0]
 8008c6e:	4a0d      	ldr	r2, [pc, #52]	; (8008ca4 <xPortStartScheduler+0xdc>)
 8008c70:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8008c74:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8008c76:	f000 f8b9 	bl	8008dec <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8008c7a:	4b0b      	ldr	r3, [pc, #44]	; (8008ca8 <xPortStartScheduler+0xe0>)
 8008c7c:	2200      	movs	r2, #0
 8008c7e:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8008c80:	f7ff ff92 	bl	8008ba8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8008c84:	f7ff f882 	bl	8007d8c <vTaskSwitchContext>
	prvTaskExitError();
 8008c88:	f7ff ff4e 	bl	8008b28 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8008c8c:	2300      	movs	r3, #0
}
 8008c8e:	4618      	mov	r0, r3
 8008c90:	3710      	adds	r7, #16
 8008c92:	46bd      	mov	sp, r7
 8008c94:	bd80      	pop	{r7, pc}
 8008c96:	bf00      	nop
 8008c98:	e000e400 	.word	0xe000e400
 8008c9c:	200011a0 	.word	0x200011a0
 8008ca0:	200011a4 	.word	0x200011a4
 8008ca4:	e000ed20 	.word	0xe000ed20
 8008ca8:	20000048 	.word	0x20000048

08008cac <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8008cac:	b480      	push	{r7}
 8008cae:	b083      	sub	sp, #12
 8008cb0:	af00      	add	r7, sp, #0
	__asm volatile
 8008cb2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008cb6:	f383 8811 	msr	BASEPRI, r3
 8008cba:	f3bf 8f6f 	isb	sy
 8008cbe:	f3bf 8f4f 	dsb	sy
 8008cc2:	607b      	str	r3, [r7, #4]
}
 8008cc4:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8008cc6:	4b0f      	ldr	r3, [pc, #60]	; (8008d04 <vPortEnterCritical+0x58>)
 8008cc8:	681b      	ldr	r3, [r3, #0]
 8008cca:	3301      	adds	r3, #1
 8008ccc:	4a0d      	ldr	r2, [pc, #52]	; (8008d04 <vPortEnterCritical+0x58>)
 8008cce:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8008cd0:	4b0c      	ldr	r3, [pc, #48]	; (8008d04 <vPortEnterCritical+0x58>)
 8008cd2:	681b      	ldr	r3, [r3, #0]
 8008cd4:	2b01      	cmp	r3, #1
 8008cd6:	d10f      	bne.n	8008cf8 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008cd8:	4b0b      	ldr	r3, [pc, #44]	; (8008d08 <vPortEnterCritical+0x5c>)
 8008cda:	681b      	ldr	r3, [r3, #0]
 8008cdc:	b2db      	uxtb	r3, r3
 8008cde:	2b00      	cmp	r3, #0
 8008ce0:	d00a      	beq.n	8008cf8 <vPortEnterCritical+0x4c>
	__asm volatile
 8008ce2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ce6:	f383 8811 	msr	BASEPRI, r3
 8008cea:	f3bf 8f6f 	isb	sy
 8008cee:	f3bf 8f4f 	dsb	sy
 8008cf2:	603b      	str	r3, [r7, #0]
}
 8008cf4:	bf00      	nop
 8008cf6:	e7fe      	b.n	8008cf6 <vPortEnterCritical+0x4a>
	}
}
 8008cf8:	bf00      	nop
 8008cfa:	370c      	adds	r7, #12
 8008cfc:	46bd      	mov	sp, r7
 8008cfe:	bc80      	pop	{r7}
 8008d00:	4770      	bx	lr
 8008d02:	bf00      	nop
 8008d04:	20000048 	.word	0x20000048
 8008d08:	e000ed04 	.word	0xe000ed04

08008d0c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8008d0c:	b480      	push	{r7}
 8008d0e:	b083      	sub	sp, #12
 8008d10:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8008d12:	4b11      	ldr	r3, [pc, #68]	; (8008d58 <vPortExitCritical+0x4c>)
 8008d14:	681b      	ldr	r3, [r3, #0]
 8008d16:	2b00      	cmp	r3, #0
 8008d18:	d10a      	bne.n	8008d30 <vPortExitCritical+0x24>
	__asm volatile
 8008d1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d1e:	f383 8811 	msr	BASEPRI, r3
 8008d22:	f3bf 8f6f 	isb	sy
 8008d26:	f3bf 8f4f 	dsb	sy
 8008d2a:	607b      	str	r3, [r7, #4]
}
 8008d2c:	bf00      	nop
 8008d2e:	e7fe      	b.n	8008d2e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8008d30:	4b09      	ldr	r3, [pc, #36]	; (8008d58 <vPortExitCritical+0x4c>)
 8008d32:	681b      	ldr	r3, [r3, #0]
 8008d34:	3b01      	subs	r3, #1
 8008d36:	4a08      	ldr	r2, [pc, #32]	; (8008d58 <vPortExitCritical+0x4c>)
 8008d38:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8008d3a:	4b07      	ldr	r3, [pc, #28]	; (8008d58 <vPortExitCritical+0x4c>)
 8008d3c:	681b      	ldr	r3, [r3, #0]
 8008d3e:	2b00      	cmp	r3, #0
 8008d40:	d105      	bne.n	8008d4e <vPortExitCritical+0x42>
 8008d42:	2300      	movs	r3, #0
 8008d44:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008d46:	683b      	ldr	r3, [r7, #0]
 8008d48:	f383 8811 	msr	BASEPRI, r3
}
 8008d4c:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8008d4e:	bf00      	nop
 8008d50:	370c      	adds	r7, #12
 8008d52:	46bd      	mov	sp, r7
 8008d54:	bc80      	pop	{r7}
 8008d56:	4770      	bx	lr
 8008d58:	20000048 	.word	0x20000048
 8008d5c:	00000000 	.word	0x00000000

08008d60 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008d60:	f3ef 8009 	mrs	r0, PSP
 8008d64:	f3bf 8f6f 	isb	sy
 8008d68:	4b0d      	ldr	r3, [pc, #52]	; (8008da0 <pxCurrentTCBConst>)
 8008d6a:	681a      	ldr	r2, [r3, #0]
 8008d6c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8008d70:	6010      	str	r0, [r2, #0]
 8008d72:	e92d 4008 	stmdb	sp!, {r3, lr}
 8008d76:	f04f 0050 	mov.w	r0, #80	; 0x50
 8008d7a:	f380 8811 	msr	BASEPRI, r0
 8008d7e:	f7ff f805 	bl	8007d8c <vTaskSwitchContext>
 8008d82:	f04f 0000 	mov.w	r0, #0
 8008d86:	f380 8811 	msr	BASEPRI, r0
 8008d8a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8008d8e:	6819      	ldr	r1, [r3, #0]
 8008d90:	6808      	ldr	r0, [r1, #0]
 8008d92:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8008d96:	f380 8809 	msr	PSP, r0
 8008d9a:	f3bf 8f6f 	isb	sy
 8008d9e:	4770      	bx	lr

08008da0 <pxCurrentTCBConst>:
 8008da0:	20000b74 	.word	0x20000b74
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008da4:	bf00      	nop
 8008da6:	bf00      	nop

08008da8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008da8:	b580      	push	{r7, lr}
 8008daa:	b082      	sub	sp, #8
 8008dac:	af00      	add	r7, sp, #0
	__asm volatile
 8008dae:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008db2:	f383 8811 	msr	BASEPRI, r3
 8008db6:	f3bf 8f6f 	isb	sy
 8008dba:	f3bf 8f4f 	dsb	sy
 8008dbe:	607b      	str	r3, [r7, #4]
}
 8008dc0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008dc2:	f7fe ff29 	bl	8007c18 <xTaskIncrementTick>
 8008dc6:	4603      	mov	r3, r0
 8008dc8:	2b00      	cmp	r3, #0
 8008dca:	d003      	beq.n	8008dd4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8008dcc:	4b06      	ldr	r3, [pc, #24]	; (8008de8 <SysTick_Handler+0x40>)
 8008dce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008dd2:	601a      	str	r2, [r3, #0]
 8008dd4:	2300      	movs	r3, #0
 8008dd6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008dd8:	683b      	ldr	r3, [r7, #0]
 8008dda:	f383 8811 	msr	BASEPRI, r3
}
 8008dde:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8008de0:	bf00      	nop
 8008de2:	3708      	adds	r7, #8
 8008de4:	46bd      	mov	sp, r7
 8008de6:	bd80      	pop	{r7, pc}
 8008de8:	e000ed04 	.word	0xe000ed04

08008dec <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8008dec:	b480      	push	{r7}
 8008dee:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008df0:	4b0a      	ldr	r3, [pc, #40]	; (8008e1c <vPortSetupTimerInterrupt+0x30>)
 8008df2:	2200      	movs	r2, #0
 8008df4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008df6:	4b0a      	ldr	r3, [pc, #40]	; (8008e20 <vPortSetupTimerInterrupt+0x34>)
 8008df8:	2200      	movs	r2, #0
 8008dfa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8008dfc:	4b09      	ldr	r3, [pc, #36]	; (8008e24 <vPortSetupTimerInterrupt+0x38>)
 8008dfe:	681b      	ldr	r3, [r3, #0]
 8008e00:	4a09      	ldr	r2, [pc, #36]	; (8008e28 <vPortSetupTimerInterrupt+0x3c>)
 8008e02:	fba2 2303 	umull	r2, r3, r2, r3
 8008e06:	099b      	lsrs	r3, r3, #6
 8008e08:	4a08      	ldr	r2, [pc, #32]	; (8008e2c <vPortSetupTimerInterrupt+0x40>)
 8008e0a:	3b01      	subs	r3, #1
 8008e0c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8008e0e:	4b03      	ldr	r3, [pc, #12]	; (8008e1c <vPortSetupTimerInterrupt+0x30>)
 8008e10:	2207      	movs	r2, #7
 8008e12:	601a      	str	r2, [r3, #0]
}
 8008e14:	bf00      	nop
 8008e16:	46bd      	mov	sp, r7
 8008e18:	bc80      	pop	{r7}
 8008e1a:	4770      	bx	lr
 8008e1c:	e000e010 	.word	0xe000e010
 8008e20:	e000e018 	.word	0xe000e018
 8008e24:	20000000 	.word	0x20000000
 8008e28:	10624dd3 	.word	0x10624dd3
 8008e2c:	e000e014 	.word	0xe000e014

08008e30 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8008e30:	b480      	push	{r7}
 8008e32:	b085      	sub	sp, #20
 8008e34:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8008e36:	f3ef 8305 	mrs	r3, IPSR
 8008e3a:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8008e3c:	68fb      	ldr	r3, [r7, #12]
 8008e3e:	2b0f      	cmp	r3, #15
 8008e40:	d914      	bls.n	8008e6c <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8008e42:	4a16      	ldr	r2, [pc, #88]	; (8008e9c <vPortValidateInterruptPriority+0x6c>)
 8008e44:	68fb      	ldr	r3, [r7, #12]
 8008e46:	4413      	add	r3, r2
 8008e48:	781b      	ldrb	r3, [r3, #0]
 8008e4a:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8008e4c:	4b14      	ldr	r3, [pc, #80]	; (8008ea0 <vPortValidateInterruptPriority+0x70>)
 8008e4e:	781b      	ldrb	r3, [r3, #0]
 8008e50:	7afa      	ldrb	r2, [r7, #11]
 8008e52:	429a      	cmp	r2, r3
 8008e54:	d20a      	bcs.n	8008e6c <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8008e56:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e5a:	f383 8811 	msr	BASEPRI, r3
 8008e5e:	f3bf 8f6f 	isb	sy
 8008e62:	f3bf 8f4f 	dsb	sy
 8008e66:	607b      	str	r3, [r7, #4]
}
 8008e68:	bf00      	nop
 8008e6a:	e7fe      	b.n	8008e6a <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8008e6c:	4b0d      	ldr	r3, [pc, #52]	; (8008ea4 <vPortValidateInterruptPriority+0x74>)
 8008e6e:	681b      	ldr	r3, [r3, #0]
 8008e70:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8008e74:	4b0c      	ldr	r3, [pc, #48]	; (8008ea8 <vPortValidateInterruptPriority+0x78>)
 8008e76:	681b      	ldr	r3, [r3, #0]
 8008e78:	429a      	cmp	r2, r3
 8008e7a:	d90a      	bls.n	8008e92 <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8008e7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e80:	f383 8811 	msr	BASEPRI, r3
 8008e84:	f3bf 8f6f 	isb	sy
 8008e88:	f3bf 8f4f 	dsb	sy
 8008e8c:	603b      	str	r3, [r7, #0]
}
 8008e8e:	bf00      	nop
 8008e90:	e7fe      	b.n	8008e90 <vPortValidateInterruptPriority+0x60>
	}
 8008e92:	bf00      	nop
 8008e94:	3714      	adds	r7, #20
 8008e96:	46bd      	mov	sp, r7
 8008e98:	bc80      	pop	{r7}
 8008e9a:	4770      	bx	lr
 8008e9c:	e000e3f0 	.word	0xe000e3f0
 8008ea0:	200011a0 	.word	0x200011a0
 8008ea4:	e000ed0c 	.word	0xe000ed0c
 8008ea8:	200011a4 	.word	0x200011a4

08008eac <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8008eac:	b580      	push	{r7, lr}
 8008eae:	b08a      	sub	sp, #40	; 0x28
 8008eb0:	af00      	add	r7, sp, #0
 8008eb2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008eb4:	2300      	movs	r3, #0
 8008eb6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8008eb8:	f7fe fdf4 	bl	8007aa4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8008ebc:	4b58      	ldr	r3, [pc, #352]	; (8009020 <pvPortMalloc+0x174>)
 8008ebe:	681b      	ldr	r3, [r3, #0]
 8008ec0:	2b00      	cmp	r3, #0
 8008ec2:	d101      	bne.n	8008ec8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008ec4:	f000 f910 	bl	80090e8 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008ec8:	4b56      	ldr	r3, [pc, #344]	; (8009024 <pvPortMalloc+0x178>)
 8008eca:	681a      	ldr	r2, [r3, #0]
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	4013      	ands	r3, r2
 8008ed0:	2b00      	cmp	r3, #0
 8008ed2:	f040 808e 	bne.w	8008ff2 <pvPortMalloc+0x146>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	2b00      	cmp	r3, #0
 8008eda:	d01d      	beq.n	8008f18 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8008edc:	2208      	movs	r2, #8
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	4413      	add	r3, r2
 8008ee2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	f003 0307 	and.w	r3, r3, #7
 8008eea:	2b00      	cmp	r3, #0
 8008eec:	d014      	beq.n	8008f18 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	f023 0307 	bic.w	r3, r3, #7
 8008ef4:	3308      	adds	r3, #8
 8008ef6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	f003 0307 	and.w	r3, r3, #7
 8008efe:	2b00      	cmp	r3, #0
 8008f00:	d00a      	beq.n	8008f18 <pvPortMalloc+0x6c>
	__asm volatile
 8008f02:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f06:	f383 8811 	msr	BASEPRI, r3
 8008f0a:	f3bf 8f6f 	isb	sy
 8008f0e:	f3bf 8f4f 	dsb	sy
 8008f12:	617b      	str	r3, [r7, #20]
}
 8008f14:	bf00      	nop
 8008f16:	e7fe      	b.n	8008f16 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	2b00      	cmp	r3, #0
 8008f1c:	d069      	beq.n	8008ff2 <pvPortMalloc+0x146>
 8008f1e:	4b42      	ldr	r3, [pc, #264]	; (8009028 <pvPortMalloc+0x17c>)
 8008f20:	681b      	ldr	r3, [r3, #0]
 8008f22:	687a      	ldr	r2, [r7, #4]
 8008f24:	429a      	cmp	r2, r3
 8008f26:	d864      	bhi.n	8008ff2 <pvPortMalloc+0x146>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8008f28:	4b40      	ldr	r3, [pc, #256]	; (800902c <pvPortMalloc+0x180>)
 8008f2a:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8008f2c:	4b3f      	ldr	r3, [pc, #252]	; (800902c <pvPortMalloc+0x180>)
 8008f2e:	681b      	ldr	r3, [r3, #0]
 8008f30:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008f32:	e004      	b.n	8008f3e <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8008f34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f36:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8008f38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f3a:	681b      	ldr	r3, [r3, #0]
 8008f3c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008f3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f40:	685b      	ldr	r3, [r3, #4]
 8008f42:	687a      	ldr	r2, [r7, #4]
 8008f44:	429a      	cmp	r2, r3
 8008f46:	d903      	bls.n	8008f50 <pvPortMalloc+0xa4>
 8008f48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f4a:	681b      	ldr	r3, [r3, #0]
 8008f4c:	2b00      	cmp	r3, #0
 8008f4e:	d1f1      	bne.n	8008f34 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8008f50:	4b33      	ldr	r3, [pc, #204]	; (8009020 <pvPortMalloc+0x174>)
 8008f52:	681b      	ldr	r3, [r3, #0]
 8008f54:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008f56:	429a      	cmp	r2, r3
 8008f58:	d04b      	beq.n	8008ff2 <pvPortMalloc+0x146>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8008f5a:	6a3b      	ldr	r3, [r7, #32]
 8008f5c:	681b      	ldr	r3, [r3, #0]
 8008f5e:	2208      	movs	r2, #8
 8008f60:	4413      	add	r3, r2
 8008f62:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008f64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f66:	681a      	ldr	r2, [r3, #0]
 8008f68:	6a3b      	ldr	r3, [r7, #32]
 8008f6a:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8008f6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f6e:	685a      	ldr	r2, [r3, #4]
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	1ad2      	subs	r2, r2, r3
 8008f74:	2308      	movs	r3, #8
 8008f76:	005b      	lsls	r3, r3, #1
 8008f78:	429a      	cmp	r2, r3
 8008f7a:	d91f      	bls.n	8008fbc <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8008f7c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	4413      	add	r3, r2
 8008f82:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008f84:	69bb      	ldr	r3, [r7, #24]
 8008f86:	f003 0307 	and.w	r3, r3, #7
 8008f8a:	2b00      	cmp	r3, #0
 8008f8c:	d00a      	beq.n	8008fa4 <pvPortMalloc+0xf8>
	__asm volatile
 8008f8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f92:	f383 8811 	msr	BASEPRI, r3
 8008f96:	f3bf 8f6f 	isb	sy
 8008f9a:	f3bf 8f4f 	dsb	sy
 8008f9e:	613b      	str	r3, [r7, #16]
}
 8008fa0:	bf00      	nop
 8008fa2:	e7fe      	b.n	8008fa2 <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008fa4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008fa6:	685a      	ldr	r2, [r3, #4]
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	1ad2      	subs	r2, r2, r3
 8008fac:	69bb      	ldr	r3, [r7, #24]
 8008fae:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8008fb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008fb2:	687a      	ldr	r2, [r7, #4]
 8008fb4:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8008fb6:	69b8      	ldr	r0, [r7, #24]
 8008fb8:	f000 f8f8 	bl	80091ac <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008fbc:	4b1a      	ldr	r3, [pc, #104]	; (8009028 <pvPortMalloc+0x17c>)
 8008fbe:	681a      	ldr	r2, [r3, #0]
 8008fc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008fc2:	685b      	ldr	r3, [r3, #4]
 8008fc4:	1ad3      	subs	r3, r2, r3
 8008fc6:	4a18      	ldr	r2, [pc, #96]	; (8009028 <pvPortMalloc+0x17c>)
 8008fc8:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8008fca:	4b17      	ldr	r3, [pc, #92]	; (8009028 <pvPortMalloc+0x17c>)
 8008fcc:	681a      	ldr	r2, [r3, #0]
 8008fce:	4b18      	ldr	r3, [pc, #96]	; (8009030 <pvPortMalloc+0x184>)
 8008fd0:	681b      	ldr	r3, [r3, #0]
 8008fd2:	429a      	cmp	r2, r3
 8008fd4:	d203      	bcs.n	8008fde <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8008fd6:	4b14      	ldr	r3, [pc, #80]	; (8009028 <pvPortMalloc+0x17c>)
 8008fd8:	681b      	ldr	r3, [r3, #0]
 8008fda:	4a15      	ldr	r2, [pc, #84]	; (8009030 <pvPortMalloc+0x184>)
 8008fdc:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8008fde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008fe0:	685a      	ldr	r2, [r3, #4]
 8008fe2:	4b10      	ldr	r3, [pc, #64]	; (8009024 <pvPortMalloc+0x178>)
 8008fe4:	681b      	ldr	r3, [r3, #0]
 8008fe6:	431a      	orrs	r2, r3
 8008fe8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008fea:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8008fec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008fee:	2200      	movs	r2, #0
 8008ff0:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8008ff2:	f7fe fd65 	bl	8007ac0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8008ff6:	69fb      	ldr	r3, [r7, #28]
 8008ff8:	f003 0307 	and.w	r3, r3, #7
 8008ffc:	2b00      	cmp	r3, #0
 8008ffe:	d00a      	beq.n	8009016 <pvPortMalloc+0x16a>
	__asm volatile
 8009000:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009004:	f383 8811 	msr	BASEPRI, r3
 8009008:	f3bf 8f6f 	isb	sy
 800900c:	f3bf 8f4f 	dsb	sy
 8009010:	60fb      	str	r3, [r7, #12]
}
 8009012:	bf00      	nop
 8009014:	e7fe      	b.n	8009014 <pvPortMalloc+0x168>
	return pvReturn;
 8009016:	69fb      	ldr	r3, [r7, #28]
}
 8009018:	4618      	mov	r0, r3
 800901a:	3728      	adds	r7, #40	; 0x28
 800901c:	46bd      	mov	sp, r7
 800901e:	bd80      	pop	{r7, pc}
 8009020:	20002538 	.word	0x20002538
 8009024:	20002544 	.word	0x20002544
 8009028:	2000253c 	.word	0x2000253c
 800902c:	20002530 	.word	0x20002530
 8009030:	20002540 	.word	0x20002540

08009034 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8009034:	b580      	push	{r7, lr}
 8009036:	b086      	sub	sp, #24
 8009038:	af00      	add	r7, sp, #0
 800903a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	2b00      	cmp	r3, #0
 8009044:	d048      	beq.n	80090d8 <vPortFree+0xa4>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8009046:	2308      	movs	r3, #8
 8009048:	425b      	negs	r3, r3
 800904a:	697a      	ldr	r2, [r7, #20]
 800904c:	4413      	add	r3, r2
 800904e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8009050:	697b      	ldr	r3, [r7, #20]
 8009052:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8009054:	693b      	ldr	r3, [r7, #16]
 8009056:	685a      	ldr	r2, [r3, #4]
 8009058:	4b21      	ldr	r3, [pc, #132]	; (80090e0 <vPortFree+0xac>)
 800905a:	681b      	ldr	r3, [r3, #0]
 800905c:	4013      	ands	r3, r2
 800905e:	2b00      	cmp	r3, #0
 8009060:	d10a      	bne.n	8009078 <vPortFree+0x44>
	__asm volatile
 8009062:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009066:	f383 8811 	msr	BASEPRI, r3
 800906a:	f3bf 8f6f 	isb	sy
 800906e:	f3bf 8f4f 	dsb	sy
 8009072:	60fb      	str	r3, [r7, #12]
}
 8009074:	bf00      	nop
 8009076:	e7fe      	b.n	8009076 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8009078:	693b      	ldr	r3, [r7, #16]
 800907a:	681b      	ldr	r3, [r3, #0]
 800907c:	2b00      	cmp	r3, #0
 800907e:	d00a      	beq.n	8009096 <vPortFree+0x62>
	__asm volatile
 8009080:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009084:	f383 8811 	msr	BASEPRI, r3
 8009088:	f3bf 8f6f 	isb	sy
 800908c:	f3bf 8f4f 	dsb	sy
 8009090:	60bb      	str	r3, [r7, #8]
}
 8009092:	bf00      	nop
 8009094:	e7fe      	b.n	8009094 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8009096:	693b      	ldr	r3, [r7, #16]
 8009098:	685a      	ldr	r2, [r3, #4]
 800909a:	4b11      	ldr	r3, [pc, #68]	; (80090e0 <vPortFree+0xac>)
 800909c:	681b      	ldr	r3, [r3, #0]
 800909e:	4013      	ands	r3, r2
 80090a0:	2b00      	cmp	r3, #0
 80090a2:	d019      	beq.n	80090d8 <vPortFree+0xa4>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80090a4:	693b      	ldr	r3, [r7, #16]
 80090a6:	681b      	ldr	r3, [r3, #0]
 80090a8:	2b00      	cmp	r3, #0
 80090aa:	d115      	bne.n	80090d8 <vPortFree+0xa4>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80090ac:	693b      	ldr	r3, [r7, #16]
 80090ae:	685a      	ldr	r2, [r3, #4]
 80090b0:	4b0b      	ldr	r3, [pc, #44]	; (80090e0 <vPortFree+0xac>)
 80090b2:	681b      	ldr	r3, [r3, #0]
 80090b4:	43db      	mvns	r3, r3
 80090b6:	401a      	ands	r2, r3
 80090b8:	693b      	ldr	r3, [r7, #16]
 80090ba:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80090bc:	f7fe fcf2 	bl	8007aa4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80090c0:	693b      	ldr	r3, [r7, #16]
 80090c2:	685a      	ldr	r2, [r3, #4]
 80090c4:	4b07      	ldr	r3, [pc, #28]	; (80090e4 <vPortFree+0xb0>)
 80090c6:	681b      	ldr	r3, [r3, #0]
 80090c8:	4413      	add	r3, r2
 80090ca:	4a06      	ldr	r2, [pc, #24]	; (80090e4 <vPortFree+0xb0>)
 80090cc:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80090ce:	6938      	ldr	r0, [r7, #16]
 80090d0:	f000 f86c 	bl	80091ac <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 80090d4:	f7fe fcf4 	bl	8007ac0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80090d8:	bf00      	nop
 80090da:	3718      	adds	r7, #24
 80090dc:	46bd      	mov	sp, r7
 80090de:	bd80      	pop	{r7, pc}
 80090e0:	20002544 	.word	0x20002544
 80090e4:	2000253c 	.word	0x2000253c

080090e8 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80090e8:	b480      	push	{r7}
 80090ea:	b085      	sub	sp, #20
 80090ec:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80090ee:	f241 3388 	movw	r3, #5000	; 0x1388
 80090f2:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80090f4:	4b27      	ldr	r3, [pc, #156]	; (8009194 <prvHeapInit+0xac>)
 80090f6:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80090f8:	68fb      	ldr	r3, [r7, #12]
 80090fa:	f003 0307 	and.w	r3, r3, #7
 80090fe:	2b00      	cmp	r3, #0
 8009100:	d00c      	beq.n	800911c <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8009102:	68fb      	ldr	r3, [r7, #12]
 8009104:	3307      	adds	r3, #7
 8009106:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009108:	68fb      	ldr	r3, [r7, #12]
 800910a:	f023 0307 	bic.w	r3, r3, #7
 800910e:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8009110:	68ba      	ldr	r2, [r7, #8]
 8009112:	68fb      	ldr	r3, [r7, #12]
 8009114:	1ad3      	subs	r3, r2, r3
 8009116:	4a1f      	ldr	r2, [pc, #124]	; (8009194 <prvHeapInit+0xac>)
 8009118:	4413      	add	r3, r2
 800911a:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800911c:	68fb      	ldr	r3, [r7, #12]
 800911e:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8009120:	4a1d      	ldr	r2, [pc, #116]	; (8009198 <prvHeapInit+0xb0>)
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8009126:	4b1c      	ldr	r3, [pc, #112]	; (8009198 <prvHeapInit+0xb0>)
 8009128:	2200      	movs	r2, #0
 800912a:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	68ba      	ldr	r2, [r7, #8]
 8009130:	4413      	add	r3, r2
 8009132:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8009134:	2208      	movs	r2, #8
 8009136:	68fb      	ldr	r3, [r7, #12]
 8009138:	1a9b      	subs	r3, r3, r2
 800913a:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800913c:	68fb      	ldr	r3, [r7, #12]
 800913e:	f023 0307 	bic.w	r3, r3, #7
 8009142:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8009144:	68fb      	ldr	r3, [r7, #12]
 8009146:	4a15      	ldr	r2, [pc, #84]	; (800919c <prvHeapInit+0xb4>)
 8009148:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800914a:	4b14      	ldr	r3, [pc, #80]	; (800919c <prvHeapInit+0xb4>)
 800914c:	681b      	ldr	r3, [r3, #0]
 800914e:	2200      	movs	r2, #0
 8009150:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8009152:	4b12      	ldr	r3, [pc, #72]	; (800919c <prvHeapInit+0xb4>)
 8009154:	681b      	ldr	r3, [r3, #0]
 8009156:	2200      	movs	r2, #0
 8009158:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800915e:	683b      	ldr	r3, [r7, #0]
 8009160:	68fa      	ldr	r2, [r7, #12]
 8009162:	1ad2      	subs	r2, r2, r3
 8009164:	683b      	ldr	r3, [r7, #0]
 8009166:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8009168:	4b0c      	ldr	r3, [pc, #48]	; (800919c <prvHeapInit+0xb4>)
 800916a:	681a      	ldr	r2, [r3, #0]
 800916c:	683b      	ldr	r3, [r7, #0]
 800916e:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009170:	683b      	ldr	r3, [r7, #0]
 8009172:	685b      	ldr	r3, [r3, #4]
 8009174:	4a0a      	ldr	r2, [pc, #40]	; (80091a0 <prvHeapInit+0xb8>)
 8009176:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009178:	683b      	ldr	r3, [r7, #0]
 800917a:	685b      	ldr	r3, [r3, #4]
 800917c:	4a09      	ldr	r2, [pc, #36]	; (80091a4 <prvHeapInit+0xbc>)
 800917e:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8009180:	4b09      	ldr	r3, [pc, #36]	; (80091a8 <prvHeapInit+0xc0>)
 8009182:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8009186:	601a      	str	r2, [r3, #0]
}
 8009188:	bf00      	nop
 800918a:	3714      	adds	r7, #20
 800918c:	46bd      	mov	sp, r7
 800918e:	bc80      	pop	{r7}
 8009190:	4770      	bx	lr
 8009192:	bf00      	nop
 8009194:	200011a8 	.word	0x200011a8
 8009198:	20002530 	.word	0x20002530
 800919c:	20002538 	.word	0x20002538
 80091a0:	20002540 	.word	0x20002540
 80091a4:	2000253c 	.word	0x2000253c
 80091a8:	20002544 	.word	0x20002544

080091ac <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80091ac:	b480      	push	{r7}
 80091ae:	b085      	sub	sp, #20
 80091b0:	af00      	add	r7, sp, #0
 80091b2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80091b4:	4b27      	ldr	r3, [pc, #156]	; (8009254 <prvInsertBlockIntoFreeList+0xa8>)
 80091b6:	60fb      	str	r3, [r7, #12]
 80091b8:	e002      	b.n	80091c0 <prvInsertBlockIntoFreeList+0x14>
 80091ba:	68fb      	ldr	r3, [r7, #12]
 80091bc:	681b      	ldr	r3, [r3, #0]
 80091be:	60fb      	str	r3, [r7, #12]
 80091c0:	68fb      	ldr	r3, [r7, #12]
 80091c2:	681b      	ldr	r3, [r3, #0]
 80091c4:	687a      	ldr	r2, [r7, #4]
 80091c6:	429a      	cmp	r2, r3
 80091c8:	d8f7      	bhi.n	80091ba <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80091ca:	68fb      	ldr	r3, [r7, #12]
 80091cc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80091ce:	68fb      	ldr	r3, [r7, #12]
 80091d0:	685b      	ldr	r3, [r3, #4]
 80091d2:	68ba      	ldr	r2, [r7, #8]
 80091d4:	4413      	add	r3, r2
 80091d6:	687a      	ldr	r2, [r7, #4]
 80091d8:	429a      	cmp	r2, r3
 80091da:	d108      	bne.n	80091ee <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80091dc:	68fb      	ldr	r3, [r7, #12]
 80091de:	685a      	ldr	r2, [r3, #4]
 80091e0:	687b      	ldr	r3, [r7, #4]
 80091e2:	685b      	ldr	r3, [r3, #4]
 80091e4:	441a      	add	r2, r3
 80091e6:	68fb      	ldr	r3, [r7, #12]
 80091e8:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80091ea:	68fb      	ldr	r3, [r7, #12]
 80091ec:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	685b      	ldr	r3, [r3, #4]
 80091f6:	68ba      	ldr	r2, [r7, #8]
 80091f8:	441a      	add	r2, r3
 80091fa:	68fb      	ldr	r3, [r7, #12]
 80091fc:	681b      	ldr	r3, [r3, #0]
 80091fe:	429a      	cmp	r2, r3
 8009200:	d118      	bne.n	8009234 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8009202:	68fb      	ldr	r3, [r7, #12]
 8009204:	681a      	ldr	r2, [r3, #0]
 8009206:	4b14      	ldr	r3, [pc, #80]	; (8009258 <prvInsertBlockIntoFreeList+0xac>)
 8009208:	681b      	ldr	r3, [r3, #0]
 800920a:	429a      	cmp	r2, r3
 800920c:	d00d      	beq.n	800922a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	685a      	ldr	r2, [r3, #4]
 8009212:	68fb      	ldr	r3, [r7, #12]
 8009214:	681b      	ldr	r3, [r3, #0]
 8009216:	685b      	ldr	r3, [r3, #4]
 8009218:	441a      	add	r2, r3
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800921e:	68fb      	ldr	r3, [r7, #12]
 8009220:	681b      	ldr	r3, [r3, #0]
 8009222:	681a      	ldr	r2, [r3, #0]
 8009224:	687b      	ldr	r3, [r7, #4]
 8009226:	601a      	str	r2, [r3, #0]
 8009228:	e008      	b.n	800923c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800922a:	4b0b      	ldr	r3, [pc, #44]	; (8009258 <prvInsertBlockIntoFreeList+0xac>)
 800922c:	681a      	ldr	r2, [r3, #0]
 800922e:	687b      	ldr	r3, [r7, #4]
 8009230:	601a      	str	r2, [r3, #0]
 8009232:	e003      	b.n	800923c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8009234:	68fb      	ldr	r3, [r7, #12]
 8009236:	681a      	ldr	r2, [r3, #0]
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800923c:	68fa      	ldr	r2, [r7, #12]
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	429a      	cmp	r2, r3
 8009242:	d002      	beq.n	800924a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8009244:	68fb      	ldr	r3, [r7, #12]
 8009246:	687a      	ldr	r2, [r7, #4]
 8009248:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800924a:	bf00      	nop
 800924c:	3714      	adds	r7, #20
 800924e:	46bd      	mov	sp, r7
 8009250:	bc80      	pop	{r7}
 8009252:	4770      	bx	lr
 8009254:	20002530 	.word	0x20002530
 8009258:	20002538 	.word	0x20002538

0800925c <FreeRTOS_CLIRegisterCommand>:


/*-----------------------------------------------------------*/

BaseType_t FreeRTOS_CLIRegisterCommand( const CLI_Command_Definition_t * const pxCommandToRegister )
{
 800925c:	b580      	push	{r7, lr}
 800925e:	b086      	sub	sp, #24
 8009260:	af00      	add	r7, sp, #0
 8009262:	6078      	str	r0, [r7, #4]
static CLI_Definition_List_Item_t *pxLastCommandInList = &xRegisteredCommands;
CLI_Definition_List_Item_t *pxNewListItem;
BaseType_t xReturn = pdFAIL;
 8009264:	2300      	movs	r3, #0
 8009266:	617b      	str	r3, [r7, #20]

	/* Check the parameter is not NULL. */
	configASSERT( pxCommandToRegister );
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	2b00      	cmp	r3, #0
 800926c:	d10a      	bne.n	8009284 <FreeRTOS_CLIRegisterCommand+0x28>
	__asm volatile
 800926e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009272:	f383 8811 	msr	BASEPRI, r3
 8009276:	f3bf 8f6f 	isb	sy
 800927a:	f3bf 8f4f 	dsb	sy
 800927e:	60fb      	str	r3, [r7, #12]
}
 8009280:	bf00      	nop
 8009282:	e7fe      	b.n	8009282 <FreeRTOS_CLIRegisterCommand+0x26>

	/* Create a new list item that will reference the command being registered. */
	pxNewListItem = ( CLI_Definition_List_Item_t * ) pvPortMalloc( sizeof( CLI_Definition_List_Item_t ) );
 8009284:	2008      	movs	r0, #8
 8009286:	f7ff fe11 	bl	8008eac <pvPortMalloc>
 800928a:	6138      	str	r0, [r7, #16]
	configASSERT( pxNewListItem );
 800928c:	693b      	ldr	r3, [r7, #16]
 800928e:	2b00      	cmp	r3, #0
 8009290:	d10a      	bne.n	80092a8 <FreeRTOS_CLIRegisterCommand+0x4c>
	__asm volatile
 8009292:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009296:	f383 8811 	msr	BASEPRI, r3
 800929a:	f3bf 8f6f 	isb	sy
 800929e:	f3bf 8f4f 	dsb	sy
 80092a2:	60bb      	str	r3, [r7, #8]
}
 80092a4:	bf00      	nop
 80092a6:	e7fe      	b.n	80092a6 <FreeRTOS_CLIRegisterCommand+0x4a>

	if( pxNewListItem != NULL )
 80092a8:	693b      	ldr	r3, [r7, #16]
 80092aa:	2b00      	cmp	r3, #0
 80092ac:	d012      	beq.n	80092d4 <FreeRTOS_CLIRegisterCommand+0x78>
	{
		taskENTER_CRITICAL();
 80092ae:	f7ff fcfd 	bl	8008cac <vPortEnterCritical>
		{
			/* Reference the command being registered from the newly created
			list item. */
			pxNewListItem->pxCommandLineDefinition = pxCommandToRegister;
 80092b2:	693b      	ldr	r3, [r7, #16]
 80092b4:	687a      	ldr	r2, [r7, #4]
 80092b6:	601a      	str	r2, [r3, #0]

			/* The new list item will get added to the end of the list, so
			pxNext has nowhere to point. */
			pxNewListItem->pxNext = NULL;
 80092b8:	693b      	ldr	r3, [r7, #16]
 80092ba:	2200      	movs	r2, #0
 80092bc:	605a      	str	r2, [r3, #4]

			/* Add the newly created list item to the end of the already existing
			list. */
			pxLastCommandInList->pxNext = pxNewListItem;
 80092be:	4b08      	ldr	r3, [pc, #32]	; (80092e0 <FreeRTOS_CLIRegisterCommand+0x84>)
 80092c0:	681b      	ldr	r3, [r3, #0]
 80092c2:	693a      	ldr	r2, [r7, #16]
 80092c4:	605a      	str	r2, [r3, #4]

			/* Set the end of list marker to the new list item. */
			pxLastCommandInList = pxNewListItem;
 80092c6:	4a06      	ldr	r2, [pc, #24]	; (80092e0 <FreeRTOS_CLIRegisterCommand+0x84>)
 80092c8:	693b      	ldr	r3, [r7, #16]
 80092ca:	6013      	str	r3, [r2, #0]
		}
		taskEXIT_CRITICAL();
 80092cc:	f7ff fd1e 	bl	8008d0c <vPortExitCritical>

		xReturn = pdPASS;
 80092d0:	2301      	movs	r3, #1
 80092d2:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80092d4:	697b      	ldr	r3, [r7, #20]
}
 80092d6:	4618      	mov	r0, r3
 80092d8:	3718      	adds	r7, #24
 80092da:	46bd      	mov	sp, r7
 80092dc:	bd80      	pop	{r7, pc}
 80092de:	bf00      	nop
 80092e0:	20000054 	.word	0x20000054

080092e4 <FreeRTOS_CLIProcessCommand>:
/*-----------------------------------------------------------*/

BaseType_t FreeRTOS_CLIProcessCommand( const char * const pcCommandInput, char * pcWriteBuffer, size_t xWriteBufferLen  )
{
 80092e4:	b580      	push	{r7, lr}
 80092e6:	b088      	sub	sp, #32
 80092e8:	af00      	add	r7, sp, #0
 80092ea:	60f8      	str	r0, [r7, #12]
 80092ec:	60b9      	str	r1, [r7, #8]
 80092ee:	607a      	str	r2, [r7, #4]
static const CLI_Definition_List_Item_t *pxCommand = NULL;
BaseType_t xReturn = pdTRUE;
 80092f0:	2301      	movs	r3, #1
 80092f2:	61fb      	str	r3, [r7, #28]
size_t xCommandStringLength;

	/* Note:  This function is not re-entrant.  It must not be called from more
	thank one task. */

	if( pxCommand == NULL )
 80092f4:	4b3a      	ldr	r3, [pc, #232]	; (80093e0 <FreeRTOS_CLIProcessCommand+0xfc>)
 80092f6:	681b      	ldr	r3, [r3, #0]
 80092f8:	2b00      	cmp	r3, #0
 80092fa:	d141      	bne.n	8009380 <FreeRTOS_CLIProcessCommand+0x9c>
	{
		/* Search for the command string in the list of registered commands. */
		for( pxCommand = &xRegisteredCommands; pxCommand != NULL; pxCommand = pxCommand->pxNext )
 80092fc:	4b38      	ldr	r3, [pc, #224]	; (80093e0 <FreeRTOS_CLIProcessCommand+0xfc>)
 80092fe:	4a39      	ldr	r2, [pc, #228]	; (80093e4 <FreeRTOS_CLIProcessCommand+0x100>)
 8009300:	601a      	str	r2, [r3, #0]
 8009302:	e037      	b.n	8009374 <FreeRTOS_CLIProcessCommand+0x90>
		{
			pcRegisteredCommandString = pxCommand->pxCommandLineDefinition->pcCommand;
 8009304:	4b36      	ldr	r3, [pc, #216]	; (80093e0 <FreeRTOS_CLIProcessCommand+0xfc>)
 8009306:	681b      	ldr	r3, [r3, #0]
 8009308:	681b      	ldr	r3, [r3, #0]
 800930a:	681b      	ldr	r3, [r3, #0]
 800930c:	61bb      	str	r3, [r7, #24]
			xCommandStringLength = strlen( pcRegisteredCommandString );
 800930e:	69b8      	ldr	r0, [r7, #24]
 8009310:	f7f6 ff36 	bl	8000180 <strlen>
 8009314:	6178      	str	r0, [r7, #20]

			/* To ensure the string lengths match exactly, so as not to pick up
			a sub-string of a longer command, check the byte after the expected
			end of the string is either the end of the string or a space before
			a parameter. */
			if( strncmp( pcCommandInput, pcRegisteredCommandString, xCommandStringLength ) == 0 )
 8009316:	697a      	ldr	r2, [r7, #20]
 8009318:	69b9      	ldr	r1, [r7, #24]
 800931a:	68f8      	ldr	r0, [r7, #12]
 800931c:	f004 f9b9 	bl	800d692 <strncmp>
 8009320:	4603      	mov	r3, r0
 8009322:	2b00      	cmp	r3, #0
 8009324:	d121      	bne.n	800936a <FreeRTOS_CLIProcessCommand+0x86>
			{
				if( ( pcCommandInput[ xCommandStringLength ] == ' ' ) || ( pcCommandInput[ xCommandStringLength ] == 0x00 ) )
 8009326:	68fa      	ldr	r2, [r7, #12]
 8009328:	697b      	ldr	r3, [r7, #20]
 800932a:	4413      	add	r3, r2
 800932c:	781b      	ldrb	r3, [r3, #0]
 800932e:	2b20      	cmp	r3, #32
 8009330:	d005      	beq.n	800933e <FreeRTOS_CLIProcessCommand+0x5a>
 8009332:	68fa      	ldr	r2, [r7, #12]
 8009334:	697b      	ldr	r3, [r7, #20]
 8009336:	4413      	add	r3, r2
 8009338:	781b      	ldrb	r3, [r3, #0]
 800933a:	2b00      	cmp	r3, #0
 800933c:	d115      	bne.n	800936a <FreeRTOS_CLIProcessCommand+0x86>
				{
					/* The command has been found.  Check it has the expected
					number of parameters.  If cExpectedNumberOfParameters is -1,
					then there could be a variable number of parameters and no
					check is made. */
					if( pxCommand->pxCommandLineDefinition->cExpectedNumberOfParameters >= 0 )
 800933e:	4b28      	ldr	r3, [pc, #160]	; (80093e0 <FreeRTOS_CLIProcessCommand+0xfc>)
 8009340:	681b      	ldr	r3, [r3, #0]
 8009342:	681b      	ldr	r3, [r3, #0]
 8009344:	f993 300c 	ldrsb.w	r3, [r3, #12]
 8009348:	2b00      	cmp	r3, #0
 800934a:	db18      	blt.n	800937e <FreeRTOS_CLIProcessCommand+0x9a>
					{
						if( prvGetNumberOfParameters( pcCommandInput ) != pxCommand->pxCommandLineDefinition->cExpectedNumberOfParameters )
 800934c:	68f8      	ldr	r0, [r7, #12]
 800934e:	f000 f8d5 	bl	80094fc <prvGetNumberOfParameters>
 8009352:	4603      	mov	r3, r0
 8009354:	461a      	mov	r2, r3
 8009356:	4b22      	ldr	r3, [pc, #136]	; (80093e0 <FreeRTOS_CLIProcessCommand+0xfc>)
 8009358:	681b      	ldr	r3, [r3, #0]
 800935a:	681b      	ldr	r3, [r3, #0]
 800935c:	f993 300c 	ldrsb.w	r3, [r3, #12]
 8009360:	429a      	cmp	r2, r3
 8009362:	d00c      	beq.n	800937e <FreeRTOS_CLIProcessCommand+0x9a>
						{
							xReturn = pdFALSE;
 8009364:	2300      	movs	r3, #0
 8009366:	61fb      	str	r3, [r7, #28]
						}
					}

					break;
 8009368:	e009      	b.n	800937e <FreeRTOS_CLIProcessCommand+0x9a>
		for( pxCommand = &xRegisteredCommands; pxCommand != NULL; pxCommand = pxCommand->pxNext )
 800936a:	4b1d      	ldr	r3, [pc, #116]	; (80093e0 <FreeRTOS_CLIProcessCommand+0xfc>)
 800936c:	681b      	ldr	r3, [r3, #0]
 800936e:	685b      	ldr	r3, [r3, #4]
 8009370:	4a1b      	ldr	r2, [pc, #108]	; (80093e0 <FreeRTOS_CLIProcessCommand+0xfc>)
 8009372:	6013      	str	r3, [r2, #0]
 8009374:	4b1a      	ldr	r3, [pc, #104]	; (80093e0 <FreeRTOS_CLIProcessCommand+0xfc>)
 8009376:	681b      	ldr	r3, [r3, #0]
 8009378:	2b00      	cmp	r3, #0
 800937a:	d1c3      	bne.n	8009304 <FreeRTOS_CLIProcessCommand+0x20>
 800937c:	e000      	b.n	8009380 <FreeRTOS_CLIProcessCommand+0x9c>
					break;
 800937e:	bf00      	nop
				}
			}
		}
	}

	if( ( pxCommand != NULL ) && ( xReturn == pdFALSE ) )
 8009380:	4b17      	ldr	r3, [pc, #92]	; (80093e0 <FreeRTOS_CLIProcessCommand+0xfc>)
 8009382:	681b      	ldr	r3, [r3, #0]
 8009384:	2b00      	cmp	r3, #0
 8009386:	d00b      	beq.n	80093a0 <FreeRTOS_CLIProcessCommand+0xbc>
 8009388:	69fb      	ldr	r3, [r7, #28]
 800938a:	2b00      	cmp	r3, #0
 800938c:	d108      	bne.n	80093a0 <FreeRTOS_CLIProcessCommand+0xbc>
	{
		/* The command was found, but the number of parameters with the command
		was incorrect. */
		strncpy( pcWriteBuffer, "Incorrect command parameter(s).  Enter \"help\" to view a list of available commands.\r\n\r\n", xWriteBufferLen );
 800938e:	687a      	ldr	r2, [r7, #4]
 8009390:	4915      	ldr	r1, [pc, #84]	; (80093e8 <FreeRTOS_CLIProcessCommand+0x104>)
 8009392:	68b8      	ldr	r0, [r7, #8]
 8009394:	f004 f98f 	bl	800d6b6 <strncpy>
		pxCommand = NULL;
 8009398:	4b11      	ldr	r3, [pc, #68]	; (80093e0 <FreeRTOS_CLIProcessCommand+0xfc>)
 800939a:	2200      	movs	r2, #0
 800939c:	601a      	str	r2, [r3, #0]
 800939e:	e01a      	b.n	80093d6 <FreeRTOS_CLIProcessCommand+0xf2>
	}
	else if( pxCommand != NULL )
 80093a0:	4b0f      	ldr	r3, [pc, #60]	; (80093e0 <FreeRTOS_CLIProcessCommand+0xfc>)
 80093a2:	681b      	ldr	r3, [r3, #0]
 80093a4:	2b00      	cmp	r3, #0
 80093a6:	d00f      	beq.n	80093c8 <FreeRTOS_CLIProcessCommand+0xe4>
	{
		/* Call the callback function that is registered to this command. */
		xReturn = pxCommand->pxCommandLineDefinition->pxCommandInterpreter( pcWriteBuffer, xWriteBufferLen, pcCommandInput );
 80093a8:	4b0d      	ldr	r3, [pc, #52]	; (80093e0 <FreeRTOS_CLIProcessCommand+0xfc>)
 80093aa:	681b      	ldr	r3, [r3, #0]
 80093ac:	681b      	ldr	r3, [r3, #0]
 80093ae:	689b      	ldr	r3, [r3, #8]
 80093b0:	68fa      	ldr	r2, [r7, #12]
 80093b2:	6879      	ldr	r1, [r7, #4]
 80093b4:	68b8      	ldr	r0, [r7, #8]
 80093b6:	4798      	blx	r3
 80093b8:	61f8      	str	r0, [r7, #28]

		/* If xReturn is pdFALSE, then no further strings will be returned
		after this one, and	pxCommand can be reset to NULL ready to search
		for the next entered command. */
		if( xReturn == pdFALSE )
 80093ba:	69fb      	ldr	r3, [r7, #28]
 80093bc:	2b00      	cmp	r3, #0
 80093be:	d10a      	bne.n	80093d6 <FreeRTOS_CLIProcessCommand+0xf2>
		{
			pxCommand = NULL;
 80093c0:	4b07      	ldr	r3, [pc, #28]	; (80093e0 <FreeRTOS_CLIProcessCommand+0xfc>)
 80093c2:	2200      	movs	r2, #0
 80093c4:	601a      	str	r2, [r3, #0]
 80093c6:	e006      	b.n	80093d6 <FreeRTOS_CLIProcessCommand+0xf2>
		}
	}
	else
	{
		/* pxCommand was NULL, the command was not found. */
		strncpy( pcWriteBuffer, "Command not recognised.  Enter 'help' to view a list of available commands.\r\n\r\n", xWriteBufferLen );
 80093c8:	687a      	ldr	r2, [r7, #4]
 80093ca:	4908      	ldr	r1, [pc, #32]	; (80093ec <FreeRTOS_CLIProcessCommand+0x108>)
 80093cc:	68b8      	ldr	r0, [r7, #8]
 80093ce:	f004 f972 	bl	800d6b6 <strncpy>
		xReturn = pdFALSE;
 80093d2:	2300      	movs	r3, #0
 80093d4:	61fb      	str	r3, [r7, #28]
	}

	return xReturn;
 80093d6:	69fb      	ldr	r3, [r7, #28]
}
 80093d8:	4618      	mov	r0, r3
 80093da:	3720      	adds	r7, #32
 80093dc:	46bd      	mov	sp, r7
 80093de:	bd80      	pop	{r7, pc}
 80093e0:	20002548 	.word	0x20002548
 80093e4:	2000004c 	.word	0x2000004c
 80093e8:	0800fb4c 	.word	0x0800fb4c
 80093ec:	0800fba4 	.word	0x0800fba4

080093f0 <FreeRTOS_CLIGetParameter>:
	return cOutputBuffer;
}
/*-----------------------------------------------------------*/

const char *FreeRTOS_CLIGetParameter( const char *pcCommandString, UBaseType_t uxWantedParameter, BaseType_t *pxParameterStringLength )
{
 80093f0:	b480      	push	{r7}
 80093f2:	b087      	sub	sp, #28
 80093f4:	af00      	add	r7, sp, #0
 80093f6:	60f8      	str	r0, [r7, #12]
 80093f8:	60b9      	str	r1, [r7, #8]
 80093fa:	607a      	str	r2, [r7, #4]
UBaseType_t uxParametersFound = 0;
 80093fc:	2300      	movs	r3, #0
 80093fe:	617b      	str	r3, [r7, #20]
const char *pcReturn = NULL;
 8009400:	2300      	movs	r3, #0
 8009402:	613b      	str	r3, [r7, #16]

	*pxParameterStringLength = 0;
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	2200      	movs	r2, #0
 8009408:	601a      	str	r2, [r3, #0]

	while( uxParametersFound < uxWantedParameter )
 800940a:	e03b      	b.n	8009484 <FreeRTOS_CLIGetParameter+0x94>
	{
		/* Index the character pointer past the current word.  If this is the start
		of the command string then the first word is the command itself. */
		while( ( ( *pcCommandString ) != 0x00 ) && ( ( *pcCommandString ) != ' ' ) )
		{
			pcCommandString++;
 800940c:	68fb      	ldr	r3, [r7, #12]
 800940e:	3301      	adds	r3, #1
 8009410:	60fb      	str	r3, [r7, #12]
		while( ( ( *pcCommandString ) != 0x00 ) && ( ( *pcCommandString ) != ' ' ) )
 8009412:	68fb      	ldr	r3, [r7, #12]
 8009414:	781b      	ldrb	r3, [r3, #0]
 8009416:	2b00      	cmp	r3, #0
 8009418:	d007      	beq.n	800942a <FreeRTOS_CLIGetParameter+0x3a>
 800941a:	68fb      	ldr	r3, [r7, #12]
 800941c:	781b      	ldrb	r3, [r3, #0]
 800941e:	2b20      	cmp	r3, #32
 8009420:	d1f4      	bne.n	800940c <FreeRTOS_CLIGetParameter+0x1c>
		}

		/* Find the start of the next string. */
		while( ( ( *pcCommandString ) != 0x00 ) && ( ( *pcCommandString ) == ' ' ) )
 8009422:	e002      	b.n	800942a <FreeRTOS_CLIGetParameter+0x3a>
		{
			pcCommandString++;
 8009424:	68fb      	ldr	r3, [r7, #12]
 8009426:	3301      	adds	r3, #1
 8009428:	60fb      	str	r3, [r7, #12]
		while( ( ( *pcCommandString ) != 0x00 ) && ( ( *pcCommandString ) == ' ' ) )
 800942a:	68fb      	ldr	r3, [r7, #12]
 800942c:	781b      	ldrb	r3, [r3, #0]
 800942e:	2b00      	cmp	r3, #0
 8009430:	d003      	beq.n	800943a <FreeRTOS_CLIGetParameter+0x4a>
 8009432:	68fb      	ldr	r3, [r7, #12]
 8009434:	781b      	ldrb	r3, [r3, #0]
 8009436:	2b20      	cmp	r3, #32
 8009438:	d0f4      	beq.n	8009424 <FreeRTOS_CLIGetParameter+0x34>
		}

		/* Was a string found? */
		if( *pcCommandString != 0x00 )
 800943a:	68fb      	ldr	r3, [r7, #12]
 800943c:	781b      	ldrb	r3, [r3, #0]
 800943e:	2b00      	cmp	r3, #0
 8009440:	d025      	beq.n	800948e <FreeRTOS_CLIGetParameter+0x9e>
		{
			/* Is this the start of the required parameter? */
			uxParametersFound++;
 8009442:	697b      	ldr	r3, [r7, #20]
 8009444:	3301      	adds	r3, #1
 8009446:	617b      	str	r3, [r7, #20]

			if( uxParametersFound == uxWantedParameter )
 8009448:	697a      	ldr	r2, [r7, #20]
 800944a:	68bb      	ldr	r3, [r7, #8]
 800944c:	429a      	cmp	r2, r3
 800944e:	d119      	bne.n	8009484 <FreeRTOS_CLIGetParameter+0x94>
			{
				/* How long is the parameter? */
				pcReturn = pcCommandString;
 8009450:	68fb      	ldr	r3, [r7, #12]
 8009452:	613b      	str	r3, [r7, #16]
				while( ( ( *pcCommandString ) != 0x00 ) && ( ( *pcCommandString ) != ' ' ) )
 8009454:	e007      	b.n	8009466 <FreeRTOS_CLIGetParameter+0x76>
				{
					( *pxParameterStringLength )++;
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	681b      	ldr	r3, [r3, #0]
 800945a:	1c5a      	adds	r2, r3, #1
 800945c:	687b      	ldr	r3, [r7, #4]
 800945e:	601a      	str	r2, [r3, #0]
					pcCommandString++;
 8009460:	68fb      	ldr	r3, [r7, #12]
 8009462:	3301      	adds	r3, #1
 8009464:	60fb      	str	r3, [r7, #12]
				while( ( ( *pcCommandString ) != 0x00 ) && ( ( *pcCommandString ) != ' ' ) )
 8009466:	68fb      	ldr	r3, [r7, #12]
 8009468:	781b      	ldrb	r3, [r3, #0]
 800946a:	2b00      	cmp	r3, #0
 800946c:	d003      	beq.n	8009476 <FreeRTOS_CLIGetParameter+0x86>
 800946e:	68fb      	ldr	r3, [r7, #12]
 8009470:	781b      	ldrb	r3, [r3, #0]
 8009472:	2b20      	cmp	r3, #32
 8009474:	d1ef      	bne.n	8009456 <FreeRTOS_CLIGetParameter+0x66>
				}

				if( *pxParameterStringLength == 0 )
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	681b      	ldr	r3, [r3, #0]
 800947a:	2b00      	cmp	r3, #0
 800947c:	d109      	bne.n	8009492 <FreeRTOS_CLIGetParameter+0xa2>
				{
					pcReturn = NULL;
 800947e:	2300      	movs	r3, #0
 8009480:	613b      	str	r3, [r7, #16]
				}

				break;
 8009482:	e006      	b.n	8009492 <FreeRTOS_CLIGetParameter+0xa2>
	while( uxParametersFound < uxWantedParameter )
 8009484:	697a      	ldr	r2, [r7, #20]
 8009486:	68bb      	ldr	r3, [r7, #8]
 8009488:	429a      	cmp	r2, r3
 800948a:	d3c2      	bcc.n	8009412 <FreeRTOS_CLIGetParameter+0x22>
 800948c:	e002      	b.n	8009494 <FreeRTOS_CLIGetParameter+0xa4>
			}
		}
		else
		{
			break;
 800948e:	bf00      	nop
 8009490:	e000      	b.n	8009494 <FreeRTOS_CLIGetParameter+0xa4>
				break;
 8009492:	bf00      	nop
		}
	}

	return pcReturn;
 8009494:	693b      	ldr	r3, [r7, #16]
}
 8009496:	4618      	mov	r0, r3
 8009498:	371c      	adds	r7, #28
 800949a:	46bd      	mov	sp, r7
 800949c:	bc80      	pop	{r7}
 800949e:	4770      	bx	lr

080094a0 <prvHelpCommand>:
/*-----------------------------------------------------------*/

static BaseType_t prvHelpCommand( char *pcWriteBuffer, size_t xWriteBufferLen, const char *pcCommandString )
{
 80094a0:	b580      	push	{r7, lr}
 80094a2:	b086      	sub	sp, #24
 80094a4:	af00      	add	r7, sp, #0
 80094a6:	60f8      	str	r0, [r7, #12]
 80094a8:	60b9      	str	r1, [r7, #8]
 80094aa:	607a      	str	r2, [r7, #4]
static const CLI_Definition_List_Item_t * pxCommand = NULL;
BaseType_t xReturn;

	( void ) pcCommandString;

	if( pxCommand == NULL )
 80094ac:	4b11      	ldr	r3, [pc, #68]	; (80094f4 <prvHelpCommand+0x54>)
 80094ae:	681b      	ldr	r3, [r3, #0]
 80094b0:	2b00      	cmp	r3, #0
 80094b2:	d102      	bne.n	80094ba <prvHelpCommand+0x1a>
	{
		/* Reset the pxCommand pointer back to the start of the list. */
		pxCommand = &xRegisteredCommands;
 80094b4:	4b0f      	ldr	r3, [pc, #60]	; (80094f4 <prvHelpCommand+0x54>)
 80094b6:	4a10      	ldr	r2, [pc, #64]	; (80094f8 <prvHelpCommand+0x58>)
 80094b8:	601a      	str	r2, [r3, #0]
	}

	/* Return the next command help string, before moving the pointer on to
	the next command in the list. */
	strncpy( pcWriteBuffer, pxCommand->pxCommandLineDefinition->pcHelpString, xWriteBufferLen );
 80094ba:	4b0e      	ldr	r3, [pc, #56]	; (80094f4 <prvHelpCommand+0x54>)
 80094bc:	681b      	ldr	r3, [r3, #0]
 80094be:	681b      	ldr	r3, [r3, #0]
 80094c0:	685b      	ldr	r3, [r3, #4]
 80094c2:	68ba      	ldr	r2, [r7, #8]
 80094c4:	4619      	mov	r1, r3
 80094c6:	68f8      	ldr	r0, [r7, #12]
 80094c8:	f004 f8f5 	bl	800d6b6 <strncpy>
	pxCommand = pxCommand->pxNext;
 80094cc:	4b09      	ldr	r3, [pc, #36]	; (80094f4 <prvHelpCommand+0x54>)
 80094ce:	681b      	ldr	r3, [r3, #0]
 80094d0:	685b      	ldr	r3, [r3, #4]
 80094d2:	4a08      	ldr	r2, [pc, #32]	; (80094f4 <prvHelpCommand+0x54>)
 80094d4:	6013      	str	r3, [r2, #0]

	if( pxCommand == NULL )
 80094d6:	4b07      	ldr	r3, [pc, #28]	; (80094f4 <prvHelpCommand+0x54>)
 80094d8:	681b      	ldr	r3, [r3, #0]
 80094da:	2b00      	cmp	r3, #0
 80094dc:	d102      	bne.n	80094e4 <prvHelpCommand+0x44>
	{
		/* There are no more commands in the list, so there will be no more
		strings to return after this one and pdFALSE should be returned. */
		xReturn = pdFALSE;
 80094de:	2300      	movs	r3, #0
 80094e0:	617b      	str	r3, [r7, #20]
 80094e2:	e001      	b.n	80094e8 <prvHelpCommand+0x48>
	}
	else
	{
		xReturn = pdTRUE;
 80094e4:	2301      	movs	r3, #1
 80094e6:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80094e8:	697b      	ldr	r3, [r7, #20]
}
 80094ea:	4618      	mov	r0, r3
 80094ec:	3718      	adds	r7, #24
 80094ee:	46bd      	mov	sp, r7
 80094f0:	bd80      	pop	{r7, pc}
 80094f2:	bf00      	nop
 80094f4:	2000254c 	.word	0x2000254c
 80094f8:	2000004c 	.word	0x2000004c

080094fc <prvGetNumberOfParameters>:
/*-----------------------------------------------------------*/

static int8_t prvGetNumberOfParameters( const char *pcCommandString )
{
 80094fc:	b480      	push	{r7}
 80094fe:	b085      	sub	sp, #20
 8009500:	af00      	add	r7, sp, #0
 8009502:	6078      	str	r0, [r7, #4]
int8_t cParameters = 0;
 8009504:	2300      	movs	r3, #0
 8009506:	73fb      	strb	r3, [r7, #15]
BaseType_t xLastCharacterWasSpace = pdFALSE;
 8009508:	2300      	movs	r3, #0
 800950a:	60bb      	str	r3, [r7, #8]

	/* Count the number of space delimited words in pcCommandString. */
	while( *pcCommandString != 0x00 )
 800950c:	e014      	b.n	8009538 <prvGetNumberOfParameters+0x3c>
	{
		if( ( *pcCommandString ) == ' ' )
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	781b      	ldrb	r3, [r3, #0]
 8009512:	2b20      	cmp	r3, #32
 8009514:	d10b      	bne.n	800952e <prvGetNumberOfParameters+0x32>
		{
			if( xLastCharacterWasSpace != pdTRUE )
 8009516:	68bb      	ldr	r3, [r7, #8]
 8009518:	2b01      	cmp	r3, #1
 800951a:	d00a      	beq.n	8009532 <prvGetNumberOfParameters+0x36>
			{
				cParameters++;
 800951c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009520:	b2db      	uxtb	r3, r3
 8009522:	3301      	adds	r3, #1
 8009524:	b2db      	uxtb	r3, r3
 8009526:	73fb      	strb	r3, [r7, #15]
				xLastCharacterWasSpace = pdTRUE;
 8009528:	2301      	movs	r3, #1
 800952a:	60bb      	str	r3, [r7, #8]
 800952c:	e001      	b.n	8009532 <prvGetNumberOfParameters+0x36>
			}
		}
		else
		{
			xLastCharacterWasSpace = pdFALSE;
 800952e:	2300      	movs	r3, #0
 8009530:	60bb      	str	r3, [r7, #8]
		}

		pcCommandString++;
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	3301      	adds	r3, #1
 8009536:	607b      	str	r3, [r7, #4]
	while( *pcCommandString != 0x00 )
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	781b      	ldrb	r3, [r3, #0]
 800953c:	2b00      	cmp	r3, #0
 800953e:	d1e6      	bne.n	800950e <prvGetNumberOfParameters+0x12>
	}

	/* If the command string ended with spaces, then there will have been too
	many parameters counted. */
	if( xLastCharacterWasSpace == pdTRUE )
 8009540:	68bb      	ldr	r3, [r7, #8]
 8009542:	2b01      	cmp	r3, #1
 8009544:	d105      	bne.n	8009552 <prvGetNumberOfParameters+0x56>
	{
		cParameters--;
 8009546:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800954a:	b2db      	uxtb	r3, r3
 800954c:	3b01      	subs	r3, #1
 800954e:	b2db      	uxtb	r3, r3
 8009550:	73fb      	strb	r3, [r7, #15]
	}

	/* The value returned is one less than the number of space delimited words,
	as the first word should be the command itself. */
	return cParameters;
 8009552:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8009556:	4618      	mov	r0, r3
 8009558:	3714      	adds	r7, #20
 800955a:	46bd      	mov	sp, r7
 800955c:	bc80      	pop	{r7}
 800955e:	4770      	bx	lr

08009560 <RadioSetRxGenericConfig>:
 */
TimerEvent_t TxTimeoutTimer;
TimerEvent_t RxTimeoutTimer;
/* Exported functions ---------------------------------------------------------*/
static int32_t RadioSetRxGenericConfig( GenericModems_t modem, RxConfigGeneric_t* config, uint32_t rxContinuous, uint32_t symbTimeout)
{
 8009560:	b580      	push	{r7, lr}
 8009562:	b08a      	sub	sp, #40	; 0x28
 8009564:	af00      	add	r7, sp, #0
 8009566:	60b9      	str	r1, [r7, #8]
 8009568:	607a      	str	r2, [r7, #4]
 800956a:	603b      	str	r3, [r7, #0]
 800956c:	4603      	mov	r3, r0
 800956e:	73fb      	strb	r3, [r7, #15]
    int32_t status=0;
 8009570:	2300      	movs	r3, #0
 8009572:	61fb      	str	r3, [r7, #28]
    uint8_t syncword[8]={0};
 8009574:	2300      	movs	r3, #0
 8009576:	617b      	str	r3, [r7, #20]
 8009578:	2300      	movs	r3, #0
 800957a:	61bb      	str	r3, [r7, #24]
    uint8_t MaxPayloadLength;
    if( rxContinuous != 0 )
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	2b00      	cmp	r3, #0
 8009580:	d001      	beq.n	8009586 <RadioSetRxGenericConfig+0x26>
    {
        symbTimeout = 0;
 8009582:	2300      	movs	r3, #0
 8009584:	603b      	str	r3, [r7, #0]
    }
    SubgRf.RxContinuous = (rxContinuous==0)? false :true;
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	2b00      	cmp	r3, #0
 800958a:	bf14      	ite	ne
 800958c:	2301      	movne	r3, #1
 800958e:	2300      	moveq	r3, #0
 8009590:	b2da      	uxtb	r2, r3
 8009592:	4bb3      	ldr	r3, [pc, #716]	; (8009860 <RadioSetRxGenericConfig+0x300>)
 8009594:	705a      	strb	r2, [r3, #1]

    switch( modem )
 8009596:	7bfb      	ldrb	r3, [r7, #15]
 8009598:	2b00      	cmp	r3, #0
 800959a:	d003      	beq.n	80095a4 <RadioSetRxGenericConfig+0x44>
 800959c:	2b01      	cmp	r3, #1
 800959e:	f000 80aa 	beq.w	80096f6 <RadioSetRxGenericConfig+0x196>

            // Timeout Max, Timeout handled directly in SetRx function
            SubgRf.RxTimeout = 0xFFFF;
            break;
        default:
            break;
 80095a2:	e158      	b.n	8009856 <RadioSetRxGenericConfig+0x2f6>
            if ((config->fsk.BitRate== 0) || (config->fsk.PreambleLen== 0))
 80095a4:	68bb      	ldr	r3, [r7, #8]
 80095a6:	68db      	ldr	r3, [r3, #12]
 80095a8:	2b00      	cmp	r3, #0
 80095aa:	d003      	beq.n	80095b4 <RadioSetRxGenericConfig+0x54>
 80095ac:	68bb      	ldr	r3, [r7, #8]
 80095ae:	691b      	ldr	r3, [r3, #16]
 80095b0:	2b00      	cmp	r3, #0
 80095b2:	d102      	bne.n	80095ba <RadioSetRxGenericConfig+0x5a>
                return -1;
 80095b4:	f04f 33ff 	mov.w	r3, #4294967295
 80095b8:	e14e      	b.n	8009858 <RadioSetRxGenericConfig+0x2f8>
            if ( config->fsk.SyncWordLength>8)
 80095ba:	68bb      	ldr	r3, [r7, #8]
 80095bc:	7d5b      	ldrb	r3, [r3, #21]
 80095be:	2b08      	cmp	r3, #8
 80095c0:	d902      	bls.n	80095c8 <RadioSetRxGenericConfig+0x68>
                return -1;
 80095c2:	f04f 33ff 	mov.w	r3, #4294967295
 80095c6:	e147      	b.n	8009858 <RadioSetRxGenericConfig+0x2f8>
                for(int i =0; i<config->fsk.SyncWordLength; i++)
 80095c8:	2300      	movs	r3, #0
 80095ca:	623b      	str	r3, [r7, #32]
 80095cc:	e00d      	b.n	80095ea <RadioSetRxGenericConfig+0x8a>
                    syncword[i]=config->fsk.SyncWord[i];
 80095ce:	68bb      	ldr	r3, [r7, #8]
 80095d0:	699a      	ldr	r2, [r3, #24]
 80095d2:	6a3b      	ldr	r3, [r7, #32]
 80095d4:	4413      	add	r3, r2
 80095d6:	7819      	ldrb	r1, [r3, #0]
 80095d8:	f107 0214 	add.w	r2, r7, #20
 80095dc:	6a3b      	ldr	r3, [r7, #32]
 80095de:	4413      	add	r3, r2
 80095e0:	460a      	mov	r2, r1
 80095e2:	701a      	strb	r2, [r3, #0]
                for(int i =0; i<config->fsk.SyncWordLength; i++)
 80095e4:	6a3b      	ldr	r3, [r7, #32]
 80095e6:	3301      	adds	r3, #1
 80095e8:	623b      	str	r3, [r7, #32]
 80095ea:	68bb      	ldr	r3, [r7, #8]
 80095ec:	7d5b      	ldrb	r3, [r3, #21]
 80095ee:	461a      	mov	r2, r3
 80095f0:	6a3b      	ldr	r3, [r7, #32]
 80095f2:	4293      	cmp	r3, r2
 80095f4:	dbeb      	blt.n	80095ce <RadioSetRxGenericConfig+0x6e>
            if( config->fsk.LengthMode == RADIO_FSK_PACKET_FIXED_LENGTH )
 80095f6:	68bb      	ldr	r3, [r7, #8]
 80095f8:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 80095fc:	2b00      	cmp	r3, #0
 80095fe:	d104      	bne.n	800960a <RadioSetRxGenericConfig+0xaa>
                MaxPayloadLength = config->fsk.MaxPayloadLength;
 8009600:	68bb      	ldr	r3, [r7, #8]
 8009602:	69db      	ldr	r3, [r3, #28]
 8009604:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8009608:	e002      	b.n	8009610 <RadioSetRxGenericConfig+0xb0>
                MaxPayloadLength = 0xFF;
 800960a:	23ff      	movs	r3, #255	; 0xff
 800960c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            SUBGRF_SetStopRxTimerOnPreambleDetect( (config->fsk.StopTimerOnPreambleDetect==0)? false:true );
 8009610:	68bb      	ldr	r3, [r7, #8]
 8009612:	681b      	ldr	r3, [r3, #0]
 8009614:	2b00      	cmp	r3, #0
 8009616:	bf14      	ite	ne
 8009618:	2301      	movne	r3, #1
 800961a:	2300      	moveq	r3, #0
 800961c:	b2db      	uxtb	r3, r3
 800961e:	4618      	mov	r0, r3
 8009620:	f001 ffc2 	bl	800b5a8 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 8009624:	4b8e      	ldr	r3, [pc, #568]	; (8009860 <RadioSetRxGenericConfig+0x300>)
 8009626:	2200      	movs	r2, #0
 8009628:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = config->fsk.BitRate;
 800962c:	68bb      	ldr	r3, [r7, #8]
 800962e:	68db      	ldr	r3, [r3, #12]
 8009630:	4a8b      	ldr	r2, [pc, #556]	; (8009860 <RadioSetRxGenericConfig+0x300>)
 8009632:	63d3      	str	r3, [r2, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = (RadioModShapings_t) config->fsk.ModulationShaping;
 8009634:	68bb      	ldr	r3, [r7, #8]
 8009636:	791a      	ldrb	r2, [r3, #4]
 8009638:	4b89      	ldr	r3, [pc, #548]	; (8009860 <RadioSetRxGenericConfig+0x300>)
 800963a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = RadioGetFskBandwidthRegValue(config->fsk.Bandwidth);
 800963e:	68bb      	ldr	r3, [r7, #8]
 8009640:	689b      	ldr	r3, [r3, #8]
 8009642:	4618      	mov	r0, r3
 8009644:	f000 fa78 	bl	8009b38 <RadioGetFskBandwidthRegValue>
 8009648:	4603      	mov	r3, r0
 800964a:	461a      	mov	r2, r3
 800964c:	4b84      	ldr	r3, [pc, #528]	; (8009860 <RadioSetRxGenericConfig+0x300>)
 800964e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 8009652:	4b83      	ldr	r3, [pc, #524]	; (8009860 <RadioSetRxGenericConfig+0x300>)
 8009654:	2200      	movs	r2, #0
 8009656:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( config->fsk.PreambleLen) << 3 ; // convert byte into bit
 8009658:	68bb      	ldr	r3, [r7, #8]
 800965a:	691b      	ldr	r3, [r3, #16]
 800965c:	b29b      	uxth	r3, r3
 800965e:	00db      	lsls	r3, r3, #3
 8009660:	b29a      	uxth	r2, r3
 8009662:	4b7f      	ldr	r3, [pc, #508]	; (8009860 <RadioSetRxGenericConfig+0x300>)
 8009664:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = (RadioPreambleDetection_t) config->fsk.PreambleMinDetect;
 8009666:	68bb      	ldr	r3, [r7, #8]
 8009668:	7d1a      	ldrb	r2, [r3, #20]
 800966a:	4b7d      	ldr	r3, [pc, #500]	; (8009860 <RadioSetRxGenericConfig+0x300>)
 800966c:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = (config->fsk.SyncWordLength) << 3; // convert byte into bit
 800966e:	68bb      	ldr	r3, [r7, #8]
 8009670:	7d5b      	ldrb	r3, [r3, #21]
 8009672:	00db      	lsls	r3, r3, #3
 8009674:	b2da      	uxtb	r2, r3
 8009676:	4b7a      	ldr	r3, [pc, #488]	; (8009860 <RadioSetRxGenericConfig+0x300>)
 8009678:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = (RadioAddressComp_t)config->fsk.AddrComp;
 800967a:	68bb      	ldr	r3, [r7, #8]
 800967c:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 8009680:	4b77      	ldr	r3, [pc, #476]	; (8009860 <RadioSetRxGenericConfig+0x300>)
 8009682:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = (RadioPacketLengthModes_t) config->fsk.LengthMode;
 8009684:	68bb      	ldr	r3, [r7, #8]
 8009686:	f893 2023 	ldrb.w	r2, [r3, #35]	; 0x23
 800968a:	4b75      	ldr	r3, [pc, #468]	; (8009860 <RadioSetRxGenericConfig+0x300>)
 800968c:	755a      	strb	r2, [r3, #21]
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength;
 800968e:	4a74      	ldr	r2, [pc, #464]	; (8009860 <RadioSetRxGenericConfig+0x300>)
 8009690:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009694:	7593      	strb	r3, [r2, #22]
            SubgRf.PacketParams.Params.Gfsk.CrcLength = (RadioCrcTypes_t) config->fsk.CrcLength;
 8009696:	68bb      	ldr	r3, [r7, #8]
 8009698:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
 800969c:	4b70      	ldr	r3, [pc, #448]	; (8009860 <RadioSetRxGenericConfig+0x300>)
 800969e:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = (RadioDcFree_t) config->fsk.Whitening;
 80096a0:	68bb      	ldr	r3, [r7, #8]
 80096a2:	f893 2028 	ldrb.w	r2, [r3, #40]	; 0x28
 80096a6:	4b6e      	ldr	r3, [pc, #440]	; (8009860 <RadioSetRxGenericConfig+0x300>)
 80096a8:	761a      	strb	r2, [r3, #24]
            RadioStandby( );
 80096aa:	f001 f910 	bl	800a8ce <RadioStandby>
            RadioSetModem(  MODEM_FSK );
 80096ae:	2000      	movs	r0, #0
 80096b0:	f000 fad8 	bl	8009c64 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 80096b4:	486b      	ldr	r0, [pc, #428]	; (8009864 <RadioSetRxGenericConfig+0x304>)
 80096b6:	f002 f9bd 	bl	800ba34 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80096ba:	486b      	ldr	r0, [pc, #428]	; (8009868 <RadioSetRxGenericConfig+0x308>)
 80096bc:	f002 fa88 	bl	800bbd0 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( syncword );
 80096c0:	f107 0314 	add.w	r3, r7, #20
 80096c4:	4618      	mov	r0, r3
 80096c6:	f001 fd92 	bl	800b1ee <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( config->fsk.whiteSeed );
 80096ca:	68bb      	ldr	r3, [r7, #8]
 80096cc:	8c1b      	ldrh	r3, [r3, #32]
 80096ce:	4618      	mov	r0, r3
 80096d0:	f001 fddc 	bl	800b28c <SUBGRF_SetWhiteningSeed>
            SUBGRF_SetCrcPolynomial(config->fsk.CrcPolynomial );
 80096d4:	68bb      	ldr	r3, [r7, #8]
 80096d6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80096d8:	4618      	mov	r0, r3
 80096da:	f001 fdb7 	bl	800b24c <SUBGRF_SetCrcPolynomial>
            SubgRf.RxTimeout = ( uint32_t )( (symbTimeout * 1000* 8 )/config->fsk.BitRate );
 80096de:	683b      	ldr	r3, [r7, #0]
 80096e0:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 80096e4:	fb02 f203 	mul.w	r2, r2, r3
 80096e8:	68bb      	ldr	r3, [r7, #8]
 80096ea:	68db      	ldr	r3, [r3, #12]
 80096ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80096f0:	4a5b      	ldr	r2, [pc, #364]	; (8009860 <RadioSetRxGenericConfig+0x300>)
 80096f2:	6093      	str	r3, [r2, #8]
            break;
 80096f4:	e0af      	b.n	8009856 <RadioSetRxGenericConfig+0x2f6>
            if  (config->lora.PreambleLen== 0)
 80096f6:	68bb      	ldr	r3, [r7, #8]
 80096f8:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 80096fa:	2b00      	cmp	r3, #0
 80096fc:	d102      	bne.n	8009704 <RadioSetRxGenericConfig+0x1a4>
                return -1;
 80096fe:	f04f 33ff 	mov.w	r3, #4294967295
 8009702:	e0a9      	b.n	8009858 <RadioSetRxGenericConfig+0x2f8>
            if( config->lora.LengthMode == RADIO_LORA_PACKET_FIXED_LENGTH )
 8009704:	68bb      	ldr	r3, [r7, #8]
 8009706:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 800970a:	2b01      	cmp	r3, #1
 800970c:	d104      	bne.n	8009718 <RadioSetRxGenericConfig+0x1b8>
                MaxPayloadLength = config->fsk.MaxPayloadLength;
 800970e:	68bb      	ldr	r3, [r7, #8]
 8009710:	69db      	ldr	r3, [r3, #28]
 8009712:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8009716:	e002      	b.n	800971e <RadioSetRxGenericConfig+0x1be>
                MaxPayloadLength = 0xFF;
 8009718:	23ff      	movs	r3, #255	; 0xff
 800971a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            SUBGRF_SetStopRxTimerOnPreambleDetect(  (config->lora.StopTimerOnPreambleDetect==0)? false:true  );
 800971e:	68bb      	ldr	r3, [r7, #8]
 8009720:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009722:	2b00      	cmp	r3, #0
 8009724:	bf14      	ite	ne
 8009726:	2301      	movne	r3, #1
 8009728:	2300      	moveq	r3, #0
 800972a:	b2db      	uxtb	r3, r3
 800972c:	4618      	mov	r0, r3
 800972e:	f001 ff3b 	bl	800b5a8 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SUBGRF_SetLoRaSymbNumTimeout( symbTimeout );
 8009732:	683b      	ldr	r3, [r7, #0]
 8009734:	b2db      	uxtb	r3, r3
 8009736:	4618      	mov	r0, r3
 8009738:	f001 ff48 	bl	800b5cc <SUBGRF_SetLoRaSymbNumTimeout>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 800973c:	4b48      	ldr	r3, [pc, #288]	; (8009860 <RadioSetRxGenericConfig+0x300>)
 800973e:	2201      	movs	r2, #1
 8009740:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = (RadioLoRaSpreadingFactors_t) config->lora.SpreadingFactor;
 8009744:	68bb      	ldr	r3, [r7, #8]
 8009746:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
 800974a:	4b45      	ldr	r3, [pc, #276]	; (8009860 <RadioSetRxGenericConfig+0x300>)
 800974c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth = (RadioLoRaBandwidths_t) config->lora.Bandwidth;
 8009750:	68bb      	ldr	r3, [r7, #8]
 8009752:	f893 2031 	ldrb.w	r2, [r3, #49]	; 0x31
 8009756:	4b42      	ldr	r3, [pc, #264]	; (8009860 <RadioSetRxGenericConfig+0x300>)
 8009758:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate = (RadioLoRaCodingRates_t) config->lora.Coderate;
 800975c:	68bb      	ldr	r3, [r7, #8]
 800975e:	f893 2032 	ldrb.w	r2, [r3, #50]	; 0x32
 8009762:	4b3f      	ldr	r3, [pc, #252]	; (8009860 <RadioSetRxGenericConfig+0x300>)
 8009764:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
            switch (config->lora.LowDatarateOptimize)
 8009768:	68bb      	ldr	r3, [r7, #8]
 800976a:	f893 3033 	ldrb.w	r3, [r3, #51]	; 0x33
 800976e:	2b02      	cmp	r3, #2
 8009770:	d010      	beq.n	8009794 <RadioSetRxGenericConfig+0x234>
 8009772:	2b02      	cmp	r3, #2
 8009774:	dc22      	bgt.n	80097bc <RadioSetRxGenericConfig+0x25c>
 8009776:	2b00      	cmp	r3, #0
 8009778:	d002      	beq.n	8009780 <RadioSetRxGenericConfig+0x220>
 800977a:	2b01      	cmp	r3, #1
 800977c:	d005      	beq.n	800978a <RadioSetRxGenericConfig+0x22a>
                break;
 800977e:	e01d      	b.n	80097bc <RadioSetRxGenericConfig+0x25c>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 8009780:	4b37      	ldr	r3, [pc, #220]	; (8009860 <RadioSetRxGenericConfig+0x300>)
 8009782:	2200      	movs	r2, #0
 8009784:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 8009788:	e019      	b.n	80097be <RadioSetRxGenericConfig+0x25e>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 800978a:	4b35      	ldr	r3, [pc, #212]	; (8009860 <RadioSetRxGenericConfig+0x300>)
 800978c:	2201      	movs	r2, #1
 800978e:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 8009792:	e014      	b.n	80097be <RadioSetRxGenericConfig+0x25e>
                if ((config->lora.SpreadingFactor==RADIO_LORA_SF11) || (config->lora.SpreadingFactor==RADIO_LORA_SF12))
 8009794:	68bb      	ldr	r3, [r7, #8]
 8009796:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800979a:	2b0b      	cmp	r3, #11
 800979c:	d004      	beq.n	80097a8 <RadioSetRxGenericConfig+0x248>
 800979e:	68bb      	ldr	r3, [r7, #8]
 80097a0:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80097a4:	2b0c      	cmp	r3, #12
 80097a6:	d104      	bne.n	80097b2 <RadioSetRxGenericConfig+0x252>
                  SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 80097a8:	4b2d      	ldr	r3, [pc, #180]	; (8009860 <RadioSetRxGenericConfig+0x300>)
 80097aa:	2201      	movs	r2, #1
 80097ac:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 80097b0:	e005      	b.n	80097be <RadioSetRxGenericConfig+0x25e>
                  SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 80097b2:	4b2b      	ldr	r3, [pc, #172]	; (8009860 <RadioSetRxGenericConfig+0x300>)
 80097b4:	2200      	movs	r2, #0
 80097b6:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 80097ba:	e000      	b.n	80097be <RadioSetRxGenericConfig+0x25e>
                break;
 80097bc:	bf00      	nop
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 80097be:	4b28      	ldr	r3, [pc, #160]	; (8009860 <RadioSetRxGenericConfig+0x300>)
 80097c0:	2201      	movs	r2, #1
 80097c2:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.LoRa.PreambleLength = config->lora.PreambleLen;
 80097c4:	68bb      	ldr	r3, [r7, #8]
 80097c6:	8e9a      	ldrh	r2, [r3, #52]	; 0x34
 80097c8:	4b25      	ldr	r3, [pc, #148]	; (8009860 <RadioSetRxGenericConfig+0x300>)
 80097ca:	839a      	strh	r2, [r3, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = (RadioLoRaPacketLengthsMode_t) config->lora.LengthMode;
 80097cc:	68bb      	ldr	r3, [r7, #8]
 80097ce:	f893 2036 	ldrb.w	r2, [r3, #54]	; 0x36
 80097d2:	4b23      	ldr	r3, [pc, #140]	; (8009860 <RadioSetRxGenericConfig+0x300>)
 80097d4:	779a      	strb	r2, [r3, #30]
            SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 80097d6:	4a22      	ldr	r2, [pc, #136]	; (8009860 <RadioSetRxGenericConfig+0x300>)
 80097d8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80097dc:	77d3      	strb	r3, [r2, #31]
            SubgRf.PacketParams.Params.LoRa.CrcMode = (RadioLoRaCrcModes_t) config->lora.CrcMode;
 80097de:	68bb      	ldr	r3, [r7, #8]
 80097e0:	f893 2038 	ldrb.w	r2, [r3, #56]	; 0x38
 80097e4:	4b1e      	ldr	r3, [pc, #120]	; (8009860 <RadioSetRxGenericConfig+0x300>)
 80097e6:	f883 2020 	strb.w	r2, [r3, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = (RadioLoRaIQModes_t) config->lora.IqInverted;
 80097ea:	68bb      	ldr	r3, [r7, #8]
 80097ec:	f893 2039 	ldrb.w	r2, [r3, #57]	; 0x39
 80097f0:	4b1b      	ldr	r3, [pc, #108]	; (8009860 <RadioSetRxGenericConfig+0x300>)
 80097f2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
            RadioStandby( );
 80097f6:	f001 f86a 	bl	800a8ce <RadioStandby>
            RadioSetModem( MODEM_LORA );
 80097fa:	2001      	movs	r0, #1
 80097fc:	f000 fa32 	bl	8009c64 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8009800:	4818      	ldr	r0, [pc, #96]	; (8009864 <RadioSetRxGenericConfig+0x304>)
 8009802:	f002 f917 	bl	800ba34 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8009806:	4818      	ldr	r0, [pc, #96]	; (8009868 <RadioSetRxGenericConfig+0x308>)
 8009808:	f002 f9e2 	bl	800bbd0 <SUBGRF_SetPacketParams>
            if( SubgRf.PacketParams.Params.LoRa.InvertIQ == LORA_IQ_INVERTED )
 800980c:	4b14      	ldr	r3, [pc, #80]	; (8009860 <RadioSetRxGenericConfig+0x300>)
 800980e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8009812:	2b01      	cmp	r3, #1
 8009814:	d10d      	bne.n	8009832 <RadioSetRxGenericConfig+0x2d2>
                SUBGRF_WriteRegister( 0x0736, SUBGRF_ReadRegister( 0x0736 ) & ~( 1 << 2 ) );
 8009816:	f240 7036 	movw	r0, #1846	; 0x736
 800981a:	f002 fb41 	bl	800bea0 <SUBGRF_ReadRegister>
 800981e:	4603      	mov	r3, r0
 8009820:	f023 0304 	bic.w	r3, r3, #4
 8009824:	b2db      	uxtb	r3, r3
 8009826:	4619      	mov	r1, r3
 8009828:	f240 7036 	movw	r0, #1846	; 0x736
 800982c:	f002 fb24 	bl	800be78 <SUBGRF_WriteRegister>
 8009830:	e00c      	b.n	800984c <RadioSetRxGenericConfig+0x2ec>
                SUBGRF_WriteRegister( 0x0736, SUBGRF_ReadRegister( 0x0736 ) | ( 1 << 2 ) );
 8009832:	f240 7036 	movw	r0, #1846	; 0x736
 8009836:	f002 fb33 	bl	800bea0 <SUBGRF_ReadRegister>
 800983a:	4603      	mov	r3, r0
 800983c:	f043 0304 	orr.w	r3, r3, #4
 8009840:	b2db      	uxtb	r3, r3
 8009842:	4619      	mov	r1, r3
 8009844:	f240 7036 	movw	r0, #1846	; 0x736
 8009848:	f002 fb16 	bl	800be78 <SUBGRF_WriteRegister>
            SubgRf.RxTimeout = 0xFFFF;
 800984c:	4b04      	ldr	r3, [pc, #16]	; (8009860 <RadioSetRxGenericConfig+0x300>)
 800984e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8009852:	609a      	str	r2, [r3, #8]
            break;
 8009854:	bf00      	nop
    }
    return status;
 8009856:	69fb      	ldr	r3, [r7, #28]
}
 8009858:	4618      	mov	r0, r3
 800985a:	3728      	adds	r7, #40	; 0x28
 800985c:	46bd      	mov	sp, r7
 800985e:	bd80      	pop	{r7, pc}
 8009860:	200027c4 	.word	0x200027c4
 8009864:	200027fc 	.word	0x200027fc
 8009868:	200027d2 	.word	0x200027d2

0800986c <RadioSetTxGenericConfig>:

static int32_t RadioSetTxGenericConfig( GenericModems_t modem, TxConfigGeneric_t* config, int8_t power, uint32_t timeout )
{
 800986c:	b580      	push	{r7, lr}
 800986e:	b088      	sub	sp, #32
 8009870:	af00      	add	r7, sp, #0
 8009872:	60b9      	str	r1, [r7, #8]
 8009874:	607b      	str	r3, [r7, #4]
 8009876:	4603      	mov	r3, r0
 8009878:	73fb      	strb	r3, [r7, #15]
 800987a:	4613      	mov	r3, r2
 800987c:	73bb      	strb	r3, [r7, #14]
  uint8_t syncword[8]={0};
 800987e:	2300      	movs	r3, #0
 8009880:	617b      	str	r3, [r7, #20]
 8009882:	2300      	movs	r3, #0
 8009884:	61bb      	str	r3, [r7, #24]
    switch( modem )
 8009886:	7bfb      	ldrb	r3, [r7, #15]
 8009888:	2b02      	cmp	r3, #2
 800988a:	f000 811c 	beq.w	8009ac6 <RadioSetTxGenericConfig+0x25a>
 800988e:	2b02      	cmp	r3, #2
 8009890:	f300 8138 	bgt.w	8009b04 <RadioSetTxGenericConfig+0x298>
 8009894:	2b00      	cmp	r3, #0
 8009896:	d003      	beq.n	80098a0 <RadioSetTxGenericConfig+0x34>
 8009898:	2b01      	cmp	r3, #1
 800989a:	f000 8083 	beq.w	80099a4 <RadioSetTxGenericConfig+0x138>
            SubgRf.ModulationParams.Params.Bpsk.BitRate           = config->bpsk.BitRate;
            SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
            break;
        default:
            break;
 800989e:	e131      	b.n	8009b04 <RadioSetTxGenericConfig+0x298>
            if ((config->fsk.BitRate== 0) || (config->fsk.PreambleLen== 0))
 80098a0:	68bb      	ldr	r3, [r7, #8]
 80098a2:	689b      	ldr	r3, [r3, #8]
 80098a4:	2b00      	cmp	r3, #0
 80098a6:	d003      	beq.n	80098b0 <RadioSetTxGenericConfig+0x44>
 80098a8:	68bb      	ldr	r3, [r7, #8]
 80098aa:	691b      	ldr	r3, [r3, #16]
 80098ac:	2b00      	cmp	r3, #0
 80098ae:	d102      	bne.n	80098b6 <RadioSetTxGenericConfig+0x4a>
                return -1;
 80098b0:	f04f 33ff 	mov.w	r3, #4294967295
 80098b4:	e135      	b.n	8009b22 <RadioSetTxGenericConfig+0x2b6>
            if ( config->fsk.SyncWordLength>8)
 80098b6:	68bb      	ldr	r3, [r7, #8]
 80098b8:	7d1b      	ldrb	r3, [r3, #20]
 80098ba:	2b08      	cmp	r3, #8
 80098bc:	d902      	bls.n	80098c4 <RadioSetTxGenericConfig+0x58>
                return -1;
 80098be:	f04f 33ff 	mov.w	r3, #4294967295
 80098c2:	e12e      	b.n	8009b22 <RadioSetTxGenericConfig+0x2b6>
                for(int i =0; i<config->fsk.SyncWordLength; i++)
 80098c4:	2300      	movs	r3, #0
 80098c6:	61fb      	str	r3, [r7, #28]
 80098c8:	e00d      	b.n	80098e6 <RadioSetTxGenericConfig+0x7a>
                    syncword[i]=config->fsk.SyncWord[i];
 80098ca:	68bb      	ldr	r3, [r7, #8]
 80098cc:	699a      	ldr	r2, [r3, #24]
 80098ce:	69fb      	ldr	r3, [r7, #28]
 80098d0:	4413      	add	r3, r2
 80098d2:	7819      	ldrb	r1, [r3, #0]
 80098d4:	f107 0214 	add.w	r2, r7, #20
 80098d8:	69fb      	ldr	r3, [r7, #28]
 80098da:	4413      	add	r3, r2
 80098dc:	460a      	mov	r2, r1
 80098de:	701a      	strb	r2, [r3, #0]
                for(int i =0; i<config->fsk.SyncWordLength; i++)
 80098e0:	69fb      	ldr	r3, [r7, #28]
 80098e2:	3301      	adds	r3, #1
 80098e4:	61fb      	str	r3, [r7, #28]
 80098e6:	68bb      	ldr	r3, [r7, #8]
 80098e8:	7d1b      	ldrb	r3, [r3, #20]
 80098ea:	461a      	mov	r2, r3
 80098ec:	69fb      	ldr	r3, [r7, #28]
 80098ee:	4293      	cmp	r3, r2
 80098f0:	dbeb      	blt.n	80098ca <RadioSetTxGenericConfig+0x5e>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 80098f2:	4b8e      	ldr	r3, [pc, #568]	; (8009b2c <RadioSetTxGenericConfig+0x2c0>)
 80098f4:	2200      	movs	r2, #0
 80098f6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = config->fsk.BitRate;
 80098fa:	68bb      	ldr	r3, [r7, #8]
 80098fc:	689b      	ldr	r3, [r3, #8]
 80098fe:	4a8b      	ldr	r2, [pc, #556]	; (8009b2c <RadioSetTxGenericConfig+0x2c0>)
 8009900:	63d3      	str	r3, [r2, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = (RadioModShapings_t) config->fsk.ModulationShaping;
 8009902:	68bb      	ldr	r3, [r7, #8]
 8009904:	781a      	ldrb	r2, [r3, #0]
 8009906:	4b89      	ldr	r3, [pc, #548]	; (8009b2c <RadioSetTxGenericConfig+0x2c0>)
 8009908:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = RadioGetFskBandwidthRegValue( config->fsk.Bandwidth );
 800990c:	68bb      	ldr	r3, [r7, #8]
 800990e:	685b      	ldr	r3, [r3, #4]
 8009910:	4618      	mov	r0, r3
 8009912:	f000 f911 	bl	8009b38 <RadioGetFskBandwidthRegValue>
 8009916:	4603      	mov	r3, r0
 8009918:	461a      	mov	r2, r3
 800991a:	4b84      	ldr	r3, [pc, #528]	; (8009b2c <RadioSetTxGenericConfig+0x2c0>)
 800991c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            SubgRf.ModulationParams.Params.Gfsk.Fdev = config->fsk.FrequencyDeviation;
 8009920:	68bb      	ldr	r3, [r7, #8]
 8009922:	68db      	ldr	r3, [r3, #12]
 8009924:	4a81      	ldr	r2, [pc, #516]	; (8009b2c <RadioSetTxGenericConfig+0x2c0>)
 8009926:	6413      	str	r3, [r2, #64]	; 0x40
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 8009928:	4b80      	ldr	r3, [pc, #512]	; (8009b2c <RadioSetTxGenericConfig+0x2c0>)
 800992a:	2200      	movs	r2, #0
 800992c:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( config->fsk.PreambleLen << 3 ); // convert byte into bit
 800992e:	68bb      	ldr	r3, [r7, #8]
 8009930:	691b      	ldr	r3, [r3, #16]
 8009932:	b29b      	uxth	r3, r3
 8009934:	00db      	lsls	r3, r3, #3
 8009936:	b29a      	uxth	r2, r3
 8009938:	4b7c      	ldr	r3, [pc, #496]	; (8009b2c <RadioSetTxGenericConfig+0x2c0>)
 800993a:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS; //don't care in tx
 800993c:	4b7b      	ldr	r3, [pc, #492]	; (8009b2c <RadioSetTxGenericConfig+0x2c0>)
 800993e:	2204      	movs	r2, #4
 8009940:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = (config->fsk.SyncWordLength ) << 3 ; // convert byte into bit
 8009942:	68bb      	ldr	r3, [r7, #8]
 8009944:	7d1b      	ldrb	r3, [r3, #20]
 8009946:	00db      	lsls	r3, r3, #3
 8009948:	b2da      	uxtb	r2, r3
 800994a:	4b78      	ldr	r3, [pc, #480]	; (8009b2c <RadioSetTxGenericConfig+0x2c0>)
 800994c:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF; /*don't care in tx*/
 800994e:	4b77      	ldr	r3, [pc, #476]	; (8009b2c <RadioSetTxGenericConfig+0x2c0>)
 8009950:	2200      	movs	r2, #0
 8009952:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = (RadioPacketLengthModes_t) config->fsk.HeaderType;
 8009954:	68bb      	ldr	r3, [r7, #8]
 8009956:	7f9a      	ldrb	r2, [r3, #30]
 8009958:	4b74      	ldr	r3, [pc, #464]	; (8009b2c <RadioSetTxGenericConfig+0x2c0>)
 800995a:	755a      	strb	r2, [r3, #21]
            SubgRf.PacketParams.Params.Gfsk.CrcLength = (RadioCrcTypes_t) config->fsk.CrcLength;
 800995c:	68bb      	ldr	r3, [r7, #8]
 800995e:	7fda      	ldrb	r2, [r3, #31]
 8009960:	4b72      	ldr	r3, [pc, #456]	; (8009b2c <RadioSetTxGenericConfig+0x2c0>)
 8009962:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = (RadioDcFree_t) config->fsk.Whitening;
 8009964:	68bb      	ldr	r3, [r7, #8]
 8009966:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 800996a:	4b70      	ldr	r3, [pc, #448]	; (8009b2c <RadioSetTxGenericConfig+0x2c0>)
 800996c:	761a      	strb	r2, [r3, #24]
            RadioStandby( );
 800996e:	f000 ffae 	bl	800a8ce <RadioStandby>
            RadioSetModem( MODEM_FSK );
 8009972:	2000      	movs	r0, #0
 8009974:	f000 f976 	bl	8009c64 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8009978:	486d      	ldr	r0, [pc, #436]	; (8009b30 <RadioSetTxGenericConfig+0x2c4>)
 800997a:	f002 f85b 	bl	800ba34 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 800997e:	486d      	ldr	r0, [pc, #436]	; (8009b34 <RadioSetTxGenericConfig+0x2c8>)
 8009980:	f002 f926 	bl	800bbd0 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( syncword );
 8009984:	f107 0314 	add.w	r3, r7, #20
 8009988:	4618      	mov	r0, r3
 800998a:	f001 fc30 	bl	800b1ee <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( config->fsk.whiteSeed );
 800998e:	68bb      	ldr	r3, [r7, #8]
 8009990:	8b9b      	ldrh	r3, [r3, #28]
 8009992:	4618      	mov	r0, r3
 8009994:	f001 fc7a 	bl	800b28c <SUBGRF_SetWhiteningSeed>
            SUBGRF_SetCrcPolynomial(config->fsk.CrcPolynomial );
 8009998:	68bb      	ldr	r3, [r7, #8]
 800999a:	8c1b      	ldrh	r3, [r3, #32]
 800999c:	4618      	mov	r0, r3
 800999e:	f001 fc55 	bl	800b24c <SUBGRF_SetCrcPolynomial>
            break;
 80099a2:	e0b0      	b.n	8009b06 <RadioSetTxGenericConfig+0x29a>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 80099a4:	4b61      	ldr	r3, [pc, #388]	; (8009b2c <RadioSetTxGenericConfig+0x2c0>)
 80099a6:	2201      	movs	r2, #1
 80099a8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) config->lora.SpreadingFactor;
 80099ac:	68bb      	ldr	r3, [r7, #8]
 80099ae:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
 80099b2:	4b5e      	ldr	r3, [pc, #376]	; (8009b2c <RadioSetTxGenericConfig+0x2c0>)
 80099b4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth = (RadioLoRaBandwidths_t) config->lora.Bandwidth;
 80099b8:	68bb      	ldr	r3, [r7, #8]
 80099ba:	f893 2025 	ldrb.w	r2, [r3, #37]	; 0x25
 80099be:	4b5b      	ldr	r3, [pc, #364]	; (8009b2c <RadioSetTxGenericConfig+0x2c0>)
 80099c0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate = (RadioLoRaCodingRates_t) config->lora.Coderate;
 80099c4:	68bb      	ldr	r3, [r7, #8]
 80099c6:	f893 2026 	ldrb.w	r2, [r3, #38]	; 0x26
 80099ca:	4b58      	ldr	r3, [pc, #352]	; (8009b2c <RadioSetTxGenericConfig+0x2c0>)
 80099cc:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
            switch (config->lora.LowDatarateOptimize)
 80099d0:	68bb      	ldr	r3, [r7, #8]
 80099d2:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 80099d6:	2b02      	cmp	r3, #2
 80099d8:	d010      	beq.n	80099fc <RadioSetTxGenericConfig+0x190>
 80099da:	2b02      	cmp	r3, #2
 80099dc:	dc22      	bgt.n	8009a24 <RadioSetTxGenericConfig+0x1b8>
 80099de:	2b00      	cmp	r3, #0
 80099e0:	d002      	beq.n	80099e8 <RadioSetTxGenericConfig+0x17c>
 80099e2:	2b01      	cmp	r3, #1
 80099e4:	d005      	beq.n	80099f2 <RadioSetTxGenericConfig+0x186>
                break;
 80099e6:	e01d      	b.n	8009a24 <RadioSetTxGenericConfig+0x1b8>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 80099e8:	4b50      	ldr	r3, [pc, #320]	; (8009b2c <RadioSetTxGenericConfig+0x2c0>)
 80099ea:	2200      	movs	r2, #0
 80099ec:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 80099f0:	e019      	b.n	8009a26 <RadioSetTxGenericConfig+0x1ba>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 80099f2:	4b4e      	ldr	r3, [pc, #312]	; (8009b2c <RadioSetTxGenericConfig+0x2c0>)
 80099f4:	2201      	movs	r2, #1
 80099f6:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 80099fa:	e014      	b.n	8009a26 <RadioSetTxGenericConfig+0x1ba>
                if ((config->lora.SpreadingFactor==RADIO_LORA_SF11) || (config->lora.SpreadingFactor==RADIO_LORA_SF12))
 80099fc:	68bb      	ldr	r3, [r7, #8]
 80099fe:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8009a02:	2b0b      	cmp	r3, #11
 8009a04:	d004      	beq.n	8009a10 <RadioSetTxGenericConfig+0x1a4>
 8009a06:	68bb      	ldr	r3, [r7, #8]
 8009a08:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8009a0c:	2b0c      	cmp	r3, #12
 8009a0e:	d104      	bne.n	8009a1a <RadioSetTxGenericConfig+0x1ae>
                  SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 8009a10:	4b46      	ldr	r3, [pc, #280]	; (8009b2c <RadioSetTxGenericConfig+0x2c0>)
 8009a12:	2201      	movs	r2, #1
 8009a14:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 8009a18:	e005      	b.n	8009a26 <RadioSetTxGenericConfig+0x1ba>
                  SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 8009a1a:	4b44      	ldr	r3, [pc, #272]	; (8009b2c <RadioSetTxGenericConfig+0x2c0>)
 8009a1c:	2200      	movs	r2, #0
 8009a1e:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 8009a22:	e000      	b.n	8009a26 <RadioSetTxGenericConfig+0x1ba>
                break;
 8009a24:	bf00      	nop
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = (config->lora.LowDatarateOptimize==0)?0:1;
 8009a26:	68bb      	ldr	r3, [r7, #8]
 8009a28:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8009a2c:	2b00      	cmp	r3, #0
 8009a2e:	bf14      	ite	ne
 8009a30:	2301      	movne	r3, #1
 8009a32:	2300      	moveq	r3, #0
 8009a34:	b2db      	uxtb	r3, r3
 8009a36:	461a      	mov	r2, r3
 8009a38:	4b3c      	ldr	r3, [pc, #240]	; (8009b2c <RadioSetTxGenericConfig+0x2c0>)
 8009a3a:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 8009a3e:	4b3b      	ldr	r3, [pc, #236]	; (8009b2c <RadioSetTxGenericConfig+0x2c0>)
 8009a40:	2201      	movs	r2, #1
 8009a42:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.LoRa.PreambleLength = config->lora.PreambleLen;
 8009a44:	68bb      	ldr	r3, [r7, #8]
 8009a46:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8009a48:	4b38      	ldr	r3, [pc, #224]	; (8009b2c <RadioSetTxGenericConfig+0x2c0>)
 8009a4a:	839a      	strh	r2, [r3, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = (RadioLoRaPacketLengthsMode_t) config->lora.LengthMode;
 8009a4c:	68bb      	ldr	r3, [r7, #8]
 8009a4e:	f893 202a 	ldrb.w	r2, [r3, #42]	; 0x2a
 8009a52:	4b36      	ldr	r3, [pc, #216]	; (8009b2c <RadioSetTxGenericConfig+0x2c0>)
 8009a54:	779a      	strb	r2, [r3, #30]
            SubgRf.PacketParams.Params.LoRa.CrcMode = (RadioLoRaCrcModes_t) config->lora.CrcMode;
 8009a56:	68bb      	ldr	r3, [r7, #8]
 8009a58:	f893 202b 	ldrb.w	r2, [r3, #43]	; 0x2b
 8009a5c:	4b33      	ldr	r3, [pc, #204]	; (8009b2c <RadioSetTxGenericConfig+0x2c0>)
 8009a5e:	f883 2020 	strb.w	r2, [r3, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = (RadioLoRaIQModes_t) config->lora.IqInverted;
 8009a62:	68bb      	ldr	r3, [r7, #8]
 8009a64:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 8009a68:	4b30      	ldr	r3, [pc, #192]	; (8009b2c <RadioSetTxGenericConfig+0x2c0>)
 8009a6a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
            RadioStandby( );
 8009a6e:	f000 ff2e 	bl	800a8ce <RadioStandby>
            RadioSetModem( MODEM_LORA );
 8009a72:	2001      	movs	r0, #1
 8009a74:	f000 f8f6 	bl	8009c64 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8009a78:	482d      	ldr	r0, [pc, #180]	; (8009b30 <RadioSetTxGenericConfig+0x2c4>)
 8009a7a:	f001 ffdb 	bl	800ba34 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8009a7e:	482d      	ldr	r0, [pc, #180]	; (8009b34 <RadioSetTxGenericConfig+0x2c8>)
 8009a80:	f002 f8a6 	bl	800bbd0 <SUBGRF_SetPacketParams>
            if( SubgRf.ModulationParams.Params.LoRa.Bandwidth == LORA_BW_500 )
 8009a84:	4b29      	ldr	r3, [pc, #164]	; (8009b2c <RadioSetTxGenericConfig+0x2c0>)
 8009a86:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8009a8a:	2b06      	cmp	r3, #6
 8009a8c:	d10d      	bne.n	8009aaa <RadioSetTxGenericConfig+0x23e>
                SUBGRF_WriteRegister( 0x0889, SUBGRF_ReadRegister( 0x0889 ) & ~( 1 << 2 ) );
 8009a8e:	f640 0089 	movw	r0, #2185	; 0x889
 8009a92:	f002 fa05 	bl	800bea0 <SUBGRF_ReadRegister>
 8009a96:	4603      	mov	r3, r0
 8009a98:	f023 0304 	bic.w	r3, r3, #4
 8009a9c:	b2db      	uxtb	r3, r3
 8009a9e:	4619      	mov	r1, r3
 8009aa0:	f640 0089 	movw	r0, #2185	; 0x889
 8009aa4:	f002 f9e8 	bl	800be78 <SUBGRF_WriteRegister>
            break;
 8009aa8:	e02d      	b.n	8009b06 <RadioSetTxGenericConfig+0x29a>
                SUBGRF_WriteRegister( 0x0889, SUBGRF_ReadRegister( 0x0889 ) | ( 1 << 2 ) );
 8009aaa:	f640 0089 	movw	r0, #2185	; 0x889
 8009aae:	f002 f9f7 	bl	800bea0 <SUBGRF_ReadRegister>
 8009ab2:	4603      	mov	r3, r0
 8009ab4:	f043 0304 	orr.w	r3, r3, #4
 8009ab8:	b2db      	uxtb	r3, r3
 8009aba:	4619      	mov	r1, r3
 8009abc:	f640 0089 	movw	r0, #2185	; 0x889
 8009ac0:	f002 f9da 	bl	800be78 <SUBGRF_WriteRegister>
            break;
 8009ac4:	e01f      	b.n	8009b06 <RadioSetTxGenericConfig+0x29a>
            if ((config->fsk.BitRate== 0) || (config->fsk.BitRate> 1000))
 8009ac6:	68bb      	ldr	r3, [r7, #8]
 8009ac8:	689b      	ldr	r3, [r3, #8]
 8009aca:	2b00      	cmp	r3, #0
 8009acc:	d004      	beq.n	8009ad8 <RadioSetTxGenericConfig+0x26c>
 8009ace:	68bb      	ldr	r3, [r7, #8]
 8009ad0:	689b      	ldr	r3, [r3, #8]
 8009ad2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8009ad6:	d902      	bls.n	8009ade <RadioSetTxGenericConfig+0x272>
                return -1;
 8009ad8:	f04f 33ff 	mov.w	r3, #4294967295
 8009adc:	e021      	b.n	8009b22 <RadioSetTxGenericConfig+0x2b6>
            RadioSetModem( MODEM_BPSK );
 8009ade:	2002      	movs	r0, #2
 8009ae0:	f000 f8c0 	bl	8009c64 <RadioSetModem>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_BPSK;
 8009ae4:	4b11      	ldr	r3, [pc, #68]	; (8009b2c <RadioSetTxGenericConfig+0x2c0>)
 8009ae6:	2202      	movs	r2, #2
 8009ae8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Bpsk.BitRate           = config->bpsk.BitRate;
 8009aec:	68bb      	ldr	r3, [r7, #8]
 8009aee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009af0:	4a0e      	ldr	r2, [pc, #56]	; (8009b2c <RadioSetTxGenericConfig+0x2c0>)
 8009af2:	6493      	str	r3, [r2, #72]	; 0x48
            SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
 8009af4:	4b0d      	ldr	r3, [pc, #52]	; (8009b2c <RadioSetTxGenericConfig+0x2c0>)
 8009af6:	2216      	movs	r2, #22
 8009af8:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8009afc:	480c      	ldr	r0, [pc, #48]	; (8009b30 <RadioSetTxGenericConfig+0x2c4>)
 8009afe:	f001 ff99 	bl	800ba34 <SUBGRF_SetModulationParams>
            break;
 8009b02:	e000      	b.n	8009b06 <RadioSetTxGenericConfig+0x29a>
            break;
 8009b04:	bf00      	nop
    }

    SubgRf.AntSwitchPaSelect = SUBGRF_SetRfTxPower( power );
 8009b06:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009b0a:	4618      	mov	r0, r3
 8009b0c:	f002 fa58 	bl	800bfc0 <SUBGRF_SetRfTxPower>
 8009b10:	4603      	mov	r3, r0
 8009b12:	461a      	mov	r2, r3
 8009b14:	4b05      	ldr	r3, [pc, #20]	; (8009b2c <RadioSetTxGenericConfig+0x2c0>)
 8009b16:	f883 2056 	strb.w	r2, [r3, #86]	; 0x56
    SubgRf.TxTimeout = timeout;
 8009b1a:	4a04      	ldr	r2, [pc, #16]	; (8009b2c <RadioSetTxGenericConfig+0x2c0>)
 8009b1c:	687b      	ldr	r3, [r7, #4]
 8009b1e:	6053      	str	r3, [r2, #4]
    return 0;
 8009b20:	2300      	movs	r3, #0
}
 8009b22:	4618      	mov	r0, r3
 8009b24:	3720      	adds	r7, #32
 8009b26:	46bd      	mov	sp, r7
 8009b28:	bd80      	pop	{r7, pc}
 8009b2a:	bf00      	nop
 8009b2c:	200027c4 	.word	0x200027c4
 8009b30:	200027fc 	.word	0x200027fc
 8009b34:	200027d2 	.word	0x200027d2

08009b38 <RadioGetFskBandwidthRegValue>:

/* Private  functions ---------------------------------------------------------*/
static uint8_t RadioGetFskBandwidthRegValue( uint32_t bandwidth )
{
 8009b38:	b480      	push	{r7}
 8009b3a:	b085      	sub	sp, #20
 8009b3c:	af00      	add	r7, sp, #0
 8009b3e:	6078      	str	r0, [r7, #4]
    uint8_t i;

    if( bandwidth == 0 )
 8009b40:	687b      	ldr	r3, [r7, #4]
 8009b42:	2b00      	cmp	r3, #0
 8009b44:	d101      	bne.n	8009b4a <RadioGetFskBandwidthRegValue+0x12>
    {
        return( 0x1F );
 8009b46:	231f      	movs	r3, #31
 8009b48:	e016      	b.n	8009b78 <RadioGetFskBandwidthRegValue+0x40>
    }

    /* ST_WORKAROUND_BEGIN: Simplified loop */
    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ); i++ )
 8009b4a:	2300      	movs	r3, #0
 8009b4c:	73fb      	strb	r3, [r7, #15]
 8009b4e:	e00f      	b.n	8009b70 <RadioGetFskBandwidthRegValue+0x38>
    {
        if ( bandwidth < FskBandwidths[i].bandwidth )
 8009b50:	7bfb      	ldrb	r3, [r7, #15]
 8009b52:	4a0c      	ldr	r2, [pc, #48]	; (8009b84 <RadioGetFskBandwidthRegValue+0x4c>)
 8009b54:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8009b58:	687a      	ldr	r2, [r7, #4]
 8009b5a:	429a      	cmp	r2, r3
 8009b5c:	d205      	bcs.n	8009b6a <RadioGetFskBandwidthRegValue+0x32>
        {
            return FskBandwidths[i].RegValue;
 8009b5e:	7bfb      	ldrb	r3, [r7, #15]
 8009b60:	4a08      	ldr	r2, [pc, #32]	; (8009b84 <RadioGetFskBandwidthRegValue+0x4c>)
 8009b62:	00db      	lsls	r3, r3, #3
 8009b64:	4413      	add	r3, r2
 8009b66:	791b      	ldrb	r3, [r3, #4]
 8009b68:	e006      	b.n	8009b78 <RadioGetFskBandwidthRegValue+0x40>
    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ); i++ )
 8009b6a:	7bfb      	ldrb	r3, [r7, #15]
 8009b6c:	3301      	adds	r3, #1
 8009b6e:	73fb      	strb	r3, [r7, #15]
 8009b70:	7bfb      	ldrb	r3, [r7, #15]
 8009b72:	2b15      	cmp	r3, #21
 8009b74:	d9ec      	bls.n	8009b50 <RadioGetFskBandwidthRegValue+0x18>
        }
    }
    /* ST_WORKAROUND_END */
    // ERROR: Value not found
    while( 1 );
 8009b76:	e7fe      	b.n	8009b76 <RadioGetFskBandwidthRegValue+0x3e>
}
 8009b78:	4618      	mov	r0, r3
 8009b7a:	3714      	adds	r7, #20
 8009b7c:	46bd      	mov	sp, r7
 8009b7e:	bc80      	pop	{r7}
 8009b80:	4770      	bx	lr
 8009b82:	bf00      	nop
 8009b84:	0800fdec 	.word	0x0800fdec

08009b88 <RadioInit>:

static void RadioInit( RadioEvents_t *events )
{
 8009b88:	b580      	push	{r7, lr}
 8009b8a:	b084      	sub	sp, #16
 8009b8c:	af02      	add	r7, sp, #8
 8009b8e:	6078      	str	r0, [r7, #4]
    RadioEvents = events;
 8009b90:	4a21      	ldr	r2, [pc, #132]	; (8009c18 <RadioInit+0x90>)
 8009b92:	687b      	ldr	r3, [r7, #4]
 8009b94:	6013      	str	r3, [r2, #0]

    SubgRf.RxContinuous = false;
 8009b96:	4b21      	ldr	r3, [pc, #132]	; (8009c1c <RadioInit+0x94>)
 8009b98:	2200      	movs	r2, #0
 8009b9a:	705a      	strb	r2, [r3, #1]
    SubgRf.TxTimeout = 0;
 8009b9c:	4b1f      	ldr	r3, [pc, #124]	; (8009c1c <RadioInit+0x94>)
 8009b9e:	2200      	movs	r2, #0
 8009ba0:	605a      	str	r2, [r3, #4]
    SubgRf.RxTimeout = 0;
 8009ba2:	4b1e      	ldr	r3, [pc, #120]	; (8009c1c <RadioInit+0x94>)
 8009ba4:	2200      	movs	r2, #0
 8009ba6:	609a      	str	r2, [r3, #8]

    SUBGRF_Init( RadioOnDioIrq );
 8009ba8:	481d      	ldr	r0, [pc, #116]	; (8009c20 <RadioInit+0x98>)
 8009baa:	f001 fa8b 	bl	800b0c4 <SUBGRF_Init>
    /*SubgRf.publicNetwork set to false*/
    RadioSetPublicNetwork( false );
 8009bae:	2000      	movs	r0, #0
 8009bb0:	f000 ffce 	bl	800ab50 <RadioSetPublicNetwork>

    SUBGRF_SetRegulatorMode(  );
 8009bb4:	f001 fd3c 	bl	800b630 <SUBGRF_SetRegulatorMode>

    SUBGRF_SetBufferBaseAddress( 0x00, 0x00 );
 8009bb8:	2100      	movs	r1, #0
 8009bba:	2000      	movs	r0, #0
 8009bbc:	f002 f8a8 	bl	800bd10 <SUBGRF_SetBufferBaseAddress>
    SUBGRF_SetTxParams(RFO_LP, 0, RADIO_RAMP_200_US);
 8009bc0:	2204      	movs	r2, #4
 8009bc2:	2100      	movs	r1, #0
 8009bc4:	2001      	movs	r0, #1
 8009bc6:	f001 fecd 	bl	800b964 <SUBGRF_SetTxParams>
    SUBGRF_SetDioIrqParams( IRQ_RADIO_ALL, IRQ_RADIO_ALL, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 8009bca:	2300      	movs	r3, #0
 8009bcc:	2200      	movs	r2, #0
 8009bce:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8009bd2:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8009bd6:	f001 fdf9 	bl	800b7cc <SUBGRF_SetDioIrqParams>

    /* ST_WORKAROUND_BEGIN: Sleep radio */
    RadioSleep();
 8009bda:	f000 fe65 	bl	800a8a8 <RadioSleep>
    /* ST_WORKAROUND_END */
    // Initialize driver timeout timers
    TimerInit( &TxTimeoutTimer, RadioOnTxTimeoutIrq );
 8009bde:	2300      	movs	r3, #0
 8009be0:	9300      	str	r3, [sp, #0]
 8009be2:	4b10      	ldr	r3, [pc, #64]	; (8009c24 <RadioInit+0x9c>)
 8009be4:	2200      	movs	r2, #0
 8009be6:	f04f 31ff 	mov.w	r1, #4294967295
 8009bea:	480f      	ldr	r0, [pc, #60]	; (8009c28 <RadioInit+0xa0>)
 8009bec:	f002 fc6c 	bl	800c4c8 <UTIL_TIMER_Create>
    TimerInit( &RxTimeoutTimer, RadioOnRxTimeoutIrq );
 8009bf0:	2300      	movs	r3, #0
 8009bf2:	9300      	str	r3, [sp, #0]
 8009bf4:	4b0d      	ldr	r3, [pc, #52]	; (8009c2c <RadioInit+0xa4>)
 8009bf6:	2200      	movs	r2, #0
 8009bf8:	f04f 31ff 	mov.w	r1, #4294967295
 8009bfc:	480c      	ldr	r0, [pc, #48]	; (8009c30 <RadioInit+0xa8>)
 8009bfe:	f002 fc63 	bl	800c4c8 <UTIL_TIMER_Create>
    TimerStop( &TxTimeoutTimer );
 8009c02:	4809      	ldr	r0, [pc, #36]	; (8009c28 <RadioInit+0xa0>)
 8009c04:	f002 fd04 	bl	800c610 <UTIL_TIMER_Stop>
    TimerStop( &RxTimeoutTimer );
 8009c08:	4809      	ldr	r0, [pc, #36]	; (8009c30 <RadioInit+0xa8>)
 8009c0a:	f002 fd01 	bl	800c610 <UTIL_TIMER_Stop>
}
 8009c0e:	bf00      	nop
 8009c10:	3708      	adds	r7, #8
 8009c12:	46bd      	mov	sp, r7
 8009c14:	bd80      	pop	{r7, pc}
 8009c16:	bf00      	nop
 8009c18:	20002650 	.word	0x20002650
 8009c1c:	200027c4 	.word	0x200027c4
 8009c20:	0800ac1d 	.word	0x0800ac1d
 8009c24:	0800abbd 	.word	0x0800abbd
 8009c28:	2000281c 	.word	0x2000281c
 8009c2c:	0800abed 	.word	0x0800abed
 8009c30:	20002834 	.word	0x20002834

08009c34 <RadioGetStatus>:

static RadioState_t RadioGetStatus( void )
{
 8009c34:	b580      	push	{r7, lr}
 8009c36:	af00      	add	r7, sp, #0
    switch( SUBGRF_GetOperatingMode( ) )
 8009c38:	f001 fa8a 	bl	800b150 <SUBGRF_GetOperatingMode>
 8009c3c:	4603      	mov	r3, r0
 8009c3e:	2b07      	cmp	r3, #7
 8009c40:	d00a      	beq.n	8009c58 <RadioGetStatus+0x24>
 8009c42:	2b07      	cmp	r3, #7
 8009c44:	dc0a      	bgt.n	8009c5c <RadioGetStatus+0x28>
 8009c46:	2b04      	cmp	r3, #4
 8009c48:	d002      	beq.n	8009c50 <RadioGetStatus+0x1c>
 8009c4a:	2b05      	cmp	r3, #5
 8009c4c:	d002      	beq.n	8009c54 <RadioGetStatus+0x20>
 8009c4e:	e005      	b.n	8009c5c <RadioGetStatus+0x28>
    {
        case MODE_TX:
            return RF_TX_RUNNING;
 8009c50:	2302      	movs	r3, #2
 8009c52:	e004      	b.n	8009c5e <RadioGetStatus+0x2a>
        case MODE_RX:
            return RF_RX_RUNNING;
 8009c54:	2301      	movs	r3, #1
 8009c56:	e002      	b.n	8009c5e <RadioGetStatus+0x2a>
        case MODE_CAD:
            return RF_CAD;
 8009c58:	2303      	movs	r3, #3
 8009c5a:	e000      	b.n	8009c5e <RadioGetStatus+0x2a>
        default:
            return RF_IDLE;
 8009c5c:	2300      	movs	r3, #0
    }
}
 8009c5e:	4618      	mov	r0, r3
 8009c60:	bd80      	pop	{r7, pc}
	...

08009c64 <RadioSetModem>:

static void RadioSetModem( RadioModems_t modem )
{
 8009c64:	b580      	push	{r7, lr}
 8009c66:	b082      	sub	sp, #8
 8009c68:	af00      	add	r7, sp, #0
 8009c6a:	4603      	mov	r3, r0
 8009c6c:	71fb      	strb	r3, [r7, #7]
    SubgRf.Modem = modem;
 8009c6e:	4a19      	ldr	r2, [pc, #100]	; (8009cd4 <RadioSetModem+0x70>)
 8009c70:	79fb      	ldrb	r3, [r7, #7]
 8009c72:	7013      	strb	r3, [r2, #0]
    switch( modem )
 8009c74:	79fb      	ldrb	r3, [r7, #7]
 8009c76:	2b04      	cmp	r3, #4
 8009c78:	d023      	beq.n	8009cc2 <RadioSetModem+0x5e>
 8009c7a:	2b04      	cmp	r3, #4
 8009c7c:	dc03      	bgt.n	8009c86 <RadioSetModem+0x22>
 8009c7e:	2b01      	cmp	r3, #1
 8009c80:	d008      	beq.n	8009c94 <RadioSetModem+0x30>
 8009c82:	2b03      	cmp	r3, #3
 8009c84:	d019      	beq.n	8009cba <RadioSetModem+0x56>
    {
        default:
        case MODEM_FSK:
            SUBGRF_SetPacketType( PACKET_TYPE_GFSK );
 8009c86:	2000      	movs	r0, #0
 8009c88:	f001 fe44 	bl	800b914 <SUBGRF_SetPacketType>
            // When switching to GFSK mode the LoRa SyncWord register value is reset
            // Thus, we also reset the RadioPublicNetwork variable
            SubgRf.PublicNetwork.Current = false;
 8009c8c:	4b11      	ldr	r3, [pc, #68]	; (8009cd4 <RadioSetModem+0x70>)
 8009c8e:	2200      	movs	r2, #0
 8009c90:	735a      	strb	r2, [r3, #13]
            break;
 8009c92:	e01b      	b.n	8009ccc <RadioSetModem+0x68>
        case MODEM_LORA:
            SUBGRF_SetPacketType( PACKET_TYPE_LORA );
 8009c94:	2001      	movs	r0, #1
 8009c96:	f001 fe3d 	bl	800b914 <SUBGRF_SetPacketType>
            // Public/Private network register is reset when switching modems
            if( SubgRf.PublicNetwork.Current != SubgRf.PublicNetwork.Previous )
 8009c9a:	4b0e      	ldr	r3, [pc, #56]	; (8009cd4 <RadioSetModem+0x70>)
 8009c9c:	7b5a      	ldrb	r2, [r3, #13]
 8009c9e:	4b0d      	ldr	r3, [pc, #52]	; (8009cd4 <RadioSetModem+0x70>)
 8009ca0:	7b1b      	ldrb	r3, [r3, #12]
 8009ca2:	429a      	cmp	r2, r3
 8009ca4:	d011      	beq.n	8009cca <RadioSetModem+0x66>
            {
                SubgRf.PublicNetwork.Current = SubgRf.PublicNetwork.Previous;
 8009ca6:	4b0b      	ldr	r3, [pc, #44]	; (8009cd4 <RadioSetModem+0x70>)
 8009ca8:	7b1a      	ldrb	r2, [r3, #12]
 8009caa:	4b0a      	ldr	r3, [pc, #40]	; (8009cd4 <RadioSetModem+0x70>)
 8009cac:	735a      	strb	r2, [r3, #13]
                RadioSetPublicNetwork( SubgRf.PublicNetwork.Current );
 8009cae:	4b09      	ldr	r3, [pc, #36]	; (8009cd4 <RadioSetModem+0x70>)
 8009cb0:	7b5b      	ldrb	r3, [r3, #13]
 8009cb2:	4618      	mov	r0, r3
 8009cb4:	f000 ff4c 	bl	800ab50 <RadioSetPublicNetwork>
            }
            break;
 8009cb8:	e007      	b.n	8009cca <RadioSetModem+0x66>
        case MODEM_SIGFOX_TX:
            SUBGRF_SetPacketType( PACKET_TYPE_BPSK );
 8009cba:	2002      	movs	r0, #2
 8009cbc:	f001 fe2a 	bl	800b914 <SUBGRF_SetPacketType>
            break;
 8009cc0:	e004      	b.n	8009ccc <RadioSetModem+0x68>
        case MODEM_SIGFOX_RX:
            SUBGRF_SetPacketType( PACKET_TYPE_GFSK );
 8009cc2:	2000      	movs	r0, #0
 8009cc4:	f001 fe26 	bl	800b914 <SUBGRF_SetPacketType>
            break;
 8009cc8:	e000      	b.n	8009ccc <RadioSetModem+0x68>
            break;
 8009cca:	bf00      	nop
    }
}
 8009ccc:	bf00      	nop
 8009cce:	3708      	adds	r7, #8
 8009cd0:	46bd      	mov	sp, r7
 8009cd2:	bd80      	pop	{r7, pc}
 8009cd4:	200027c4 	.word	0x200027c4

08009cd8 <RadioSetChannel>:

static void RadioSetChannel( uint32_t freq )
{
 8009cd8:	b580      	push	{r7, lr}
 8009cda:	b082      	sub	sp, #8
 8009cdc:	af00      	add	r7, sp, #0
 8009cde:	6078      	str	r0, [r7, #4]
    SUBGRF_SetRfFrequency( freq );
 8009ce0:	6878      	ldr	r0, [r7, #4]
 8009ce2:	f001 fdd3 	bl	800b88c <SUBGRF_SetRfFrequency>
}
 8009ce6:	bf00      	nop
 8009ce8:	3708      	adds	r7, #8
 8009cea:	46bd      	mov	sp, r7
 8009cec:	bd80      	pop	{r7, pc}

08009cee <RadioIsChannelFree>:

static bool RadioIsChannelFree( uint32_t freq, uint32_t rxBandwidth, int16_t rssiThresh, uint32_t maxCarrierSenseTime )
{
 8009cee:	b580      	push	{r7, lr}
 8009cf0:	b090      	sub	sp, #64	; 0x40
 8009cf2:	af0a      	add	r7, sp, #40	; 0x28
 8009cf4:	60f8      	str	r0, [r7, #12]
 8009cf6:	60b9      	str	r1, [r7, #8]
 8009cf8:	603b      	str	r3, [r7, #0]
 8009cfa:	4613      	mov	r3, r2
 8009cfc:	80fb      	strh	r3, [r7, #6]
    bool status = true;
 8009cfe:	2301      	movs	r3, #1
 8009d00:	75fb      	strb	r3, [r7, #23]
    int16_t rssi = 0;
 8009d02:	2300      	movs	r3, #0
 8009d04:	82bb      	strh	r3, [r7, #20]
    uint32_t carrierSenseTime = 0;
 8009d06:	2300      	movs	r3, #0
 8009d08:	613b      	str	r3, [r7, #16]

    /* ST_WORKAROUND_BEGIN: Prevent multiple sleeps with TXCO delay */
    RadioStandby( );
 8009d0a:	f000 fde0 	bl	800a8ce <RadioStandby>
    /* ST_WORKAROUND_END */

    RadioSetModem( MODEM_FSK );
 8009d0e:	2000      	movs	r0, #0
 8009d10:	f7ff ffa8 	bl	8009c64 <RadioSetModem>

    RadioSetChannel( freq );
 8009d14:	68f8      	ldr	r0, [r7, #12]
 8009d16:	f7ff ffdf 	bl	8009cd8 <RadioSetChannel>

    // Set Rx bandwidth. Other parameters are not used.
    RadioSetRxConfig( MODEM_FSK, rxBandwidth, 600, 0, rxBandwidth, 3, 0, false,
 8009d1a:	2301      	movs	r3, #1
 8009d1c:	9309      	str	r3, [sp, #36]	; 0x24
 8009d1e:	2300      	movs	r3, #0
 8009d20:	9308      	str	r3, [sp, #32]
 8009d22:	2300      	movs	r3, #0
 8009d24:	9307      	str	r3, [sp, #28]
 8009d26:	2300      	movs	r3, #0
 8009d28:	9306      	str	r3, [sp, #24]
 8009d2a:	2300      	movs	r3, #0
 8009d2c:	9305      	str	r3, [sp, #20]
 8009d2e:	2300      	movs	r3, #0
 8009d30:	9304      	str	r3, [sp, #16]
 8009d32:	2300      	movs	r3, #0
 8009d34:	9303      	str	r3, [sp, #12]
 8009d36:	2300      	movs	r3, #0
 8009d38:	9302      	str	r3, [sp, #8]
 8009d3a:	2303      	movs	r3, #3
 8009d3c:	9301      	str	r3, [sp, #4]
 8009d3e:	68bb      	ldr	r3, [r7, #8]
 8009d40:	9300      	str	r3, [sp, #0]
 8009d42:	2300      	movs	r3, #0
 8009d44:	f44f 7216 	mov.w	r2, #600	; 0x258
 8009d48:	68b9      	ldr	r1, [r7, #8]
 8009d4a:	2000      	movs	r0, #0
 8009d4c:	f000 f840 	bl	8009dd0 <RadioSetRxConfig>
                      0, false, 0, 0, false, true );
    RadioRx( 0 );
 8009d50:	2000      	movs	r0, #0
 8009d52:	f000 fdc3 	bl	800a8dc <RadioRx>

    RADIO_DELAY_MS( RadioGetWakeupTime( ) );
 8009d56:	f000 ff29 	bl	800abac <RadioGetWakeupTime>
 8009d5a:	4603      	mov	r3, r0
 8009d5c:	4618      	mov	r0, r3
 8009d5e:	f7f7 fcf9 	bl	8001754 <HAL_Delay>

    carrierSenseTime = TimerGetCurrentTime( );
 8009d62:	f002 fcef 	bl	800c744 <UTIL_TIMER_GetCurrentTime>
 8009d66:	6138      	str	r0, [r7, #16]

    // Perform carrier sense for maxCarrierSenseTime
    while( TimerGetElapsedTime( carrierSenseTime ) < maxCarrierSenseTime )
 8009d68:	e00d      	b.n	8009d86 <RadioIsChannelFree+0x98>
    {
        rssi = RadioRssi( MODEM_FSK );
 8009d6a:	2000      	movs	r0, #0
 8009d6c:	f000 fe6e 	bl	800aa4c <RadioRssi>
 8009d70:	4603      	mov	r3, r0
 8009d72:	82bb      	strh	r3, [r7, #20]

        if( rssi > rssiThresh )
 8009d74:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8009d78:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8009d7c:	429a      	cmp	r2, r3
 8009d7e:	dd02      	ble.n	8009d86 <RadioIsChannelFree+0x98>
        {
            status = false;
 8009d80:	2300      	movs	r3, #0
 8009d82:	75fb      	strb	r3, [r7, #23]
            break;
 8009d84:	e006      	b.n	8009d94 <RadioIsChannelFree+0xa6>
    while( TimerGetElapsedTime( carrierSenseTime ) < maxCarrierSenseTime )
 8009d86:	6938      	ldr	r0, [r7, #16]
 8009d88:	f002 fcee 	bl	800c768 <UTIL_TIMER_GetElapsedTime>
 8009d8c:	4602      	mov	r2, r0
 8009d8e:	683b      	ldr	r3, [r7, #0]
 8009d90:	4293      	cmp	r3, r2
 8009d92:	d8ea      	bhi.n	8009d6a <RadioIsChannelFree+0x7c>
        }
    }
    /* ST_WORKAROUND_BEGIN: Prevent multiple sleeps with TXCO delay */
    RadioStandby( );
 8009d94:	f000 fd9b 	bl	800a8ce <RadioStandby>
    /* ST_WORKAROUND_END */
    return status;
 8009d98:	7dfb      	ldrb	r3, [r7, #23]
}
 8009d9a:	4618      	mov	r0, r3
 8009d9c:	3718      	adds	r7, #24
 8009d9e:	46bd      	mov	sp, r7
 8009da0:	bd80      	pop	{r7, pc}

08009da2 <RadioRandom>:

static uint32_t RadioRandom( void )
{
 8009da2:	b580      	push	{r7, lr}
 8009da4:	b082      	sub	sp, #8
 8009da6:	af00      	add	r7, sp, #0
    uint32_t rnd = 0;
 8009da8:	2300      	movs	r3, #0
 8009daa:	607b      	str	r3, [r7, #4]

    /*
     * Radio setup for random number generation
     */
    /* Set LoRa modem ON */
    RadioSetModem( MODEM_LORA );
 8009dac:	2001      	movs	r0, #1
 8009dae:	f7ff ff59 	bl	8009c64 <RadioSetModem>

    /* Disable LoRa modem interrupts */
    SUBGRF_SetDioIrqParams( IRQ_RADIO_NONE, IRQ_RADIO_NONE, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 8009db2:	2300      	movs	r3, #0
 8009db4:	2200      	movs	r2, #0
 8009db6:	2100      	movs	r1, #0
 8009db8:	2000      	movs	r0, #0
 8009dba:	f001 fd07 	bl	800b7cc <SUBGRF_SetDioIrqParams>

    rnd = SUBGRF_GetRandom();
 8009dbe:	f001 fa98 	bl	800b2f2 <SUBGRF_GetRandom>
 8009dc2:	6078      	str	r0, [r7, #4]

    return rnd;
 8009dc4:	687b      	ldr	r3, [r7, #4]
}
 8009dc6:	4618      	mov	r0, r3
 8009dc8:	3708      	adds	r7, #8
 8009dca:	46bd      	mov	sp, r7
 8009dcc:	bd80      	pop	{r7, pc}
	...

08009dd0 <RadioSetRxConfig>:
                              uint32_t bandwidthAfc, uint16_t preambleLen,
                              uint16_t symbTimeout, bool fixLen,
                              uint8_t payloadLen,
                              bool crcOn, bool freqHopOn, uint8_t hopPeriod,
                              bool iqInverted, bool rxContinuous )
{
 8009dd0:	b580      	push	{r7, lr}
 8009dd2:	b08a      	sub	sp, #40	; 0x28
 8009dd4:	af00      	add	r7, sp, #0
 8009dd6:	60b9      	str	r1, [r7, #8]
 8009dd8:	607a      	str	r2, [r7, #4]
 8009dda:	461a      	mov	r2, r3
 8009ddc:	4603      	mov	r3, r0
 8009dde:	73fb      	strb	r3, [r7, #15]
 8009de0:	4613      	mov	r3, r2
 8009de2:	73bb      	strb	r3, [r7, #14]

    uint8_t modReg;
    SubgRf.RxContinuous = rxContinuous;
 8009de4:	4abc      	ldr	r2, [pc, #752]	; (800a0d8 <RadioSetRxConfig+0x308>)
 8009de6:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 8009dea:	7053      	strb	r3, [r2, #1]
    if( rxContinuous == true )
 8009dec:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 8009df0:	2b00      	cmp	r3, #0
 8009df2:	d001      	beq.n	8009df8 <RadioSetRxConfig+0x28>
    {
        symbTimeout = 0;
 8009df4:	2300      	movs	r3, #0
 8009df6:	873b      	strh	r3, [r7, #56]	; 0x38
    }
    if( fixLen == true )
 8009df8:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8009dfc:	2b00      	cmp	r3, #0
 8009dfe:	d004      	beq.n	8009e0a <RadioSetRxConfig+0x3a>
    {
        MaxPayloadLength = payloadLen;
 8009e00:	4ab6      	ldr	r2, [pc, #728]	; (800a0dc <RadioSetRxConfig+0x30c>)
 8009e02:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 8009e06:	7013      	strb	r3, [r2, #0]
 8009e08:	e002      	b.n	8009e10 <RadioSetRxConfig+0x40>
    }
    else
    {
        MaxPayloadLength = 0xFF;
 8009e0a:	4bb4      	ldr	r3, [pc, #720]	; (800a0dc <RadioSetRxConfig+0x30c>)
 8009e0c:	22ff      	movs	r2, #255	; 0xff
 8009e0e:	701a      	strb	r2, [r3, #0]
    }

    switch( modem )
 8009e10:	7bfb      	ldrb	r3, [r7, #15]
 8009e12:	2b04      	cmp	r3, #4
 8009e14:	d009      	beq.n	8009e2a <RadioSetRxConfig+0x5a>
 8009e16:	2b04      	cmp	r3, #4
 8009e18:	f300 81da 	bgt.w	800a1d0 <RadioSetRxConfig+0x400>
 8009e1c:	2b00      	cmp	r3, #0
 8009e1e:	f000 80bf 	beq.w	8009fa0 <RadioSetRxConfig+0x1d0>
 8009e22:	2b01      	cmp	r3, #1
 8009e24:	f000 812c 	beq.w	800a080 <RadioSetRxConfig+0x2b0>
            /* Timeout Max, Timeout handled directly in SetRx function */
            SubgRf.RxTimeout = 0xFFFF;

            break;
        default:
            break;
 8009e28:	e1d2      	b.n	800a1d0 <RadioSetRxConfig+0x400>
            SUBGRF_SetStopRxTimerOnPreambleDetect( true );
 8009e2a:	2001      	movs	r0, #1
 8009e2c:	f001 fbbc 	bl	800b5a8 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 8009e30:	4ba9      	ldr	r3, [pc, #676]	; (800a0d8 <RadioSetRxConfig+0x308>)
 8009e32:	2200      	movs	r2, #0
 8009e34:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 8009e38:	4aa7      	ldr	r2, [pc, #668]	; (800a0d8 <RadioSetRxConfig+0x308>)
 8009e3a:	687b      	ldr	r3, [r7, #4]
 8009e3c:	63d3      	str	r3, [r2, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_05;
 8009e3e:	4ba6      	ldr	r3, [pc, #664]	; (800a0d8 <RadioSetRxConfig+0x308>)
 8009e40:	2209      	movs	r2, #9
 8009e42:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Fdev = 800;
 8009e46:	4ba4      	ldr	r3, [pc, #656]	; (800a0d8 <RadioSetRxConfig+0x308>)
 8009e48:	f44f 7248 	mov.w	r2, #800	; 0x320
 8009e4c:	641a      	str	r2, [r3, #64]	; 0x40
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = RadioGetFskBandwidthRegValue( bandwidth );
 8009e4e:	68b8      	ldr	r0, [r7, #8]
 8009e50:	f7ff fe72 	bl	8009b38 <RadioGetFskBandwidthRegValue>
 8009e54:	4603      	mov	r3, r0
 8009e56:	461a      	mov	r2, r3
 8009e58:	4b9f      	ldr	r3, [pc, #636]	; (800a0d8 <RadioSetRxConfig+0x308>)
 8009e5a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 8009e5e:	4b9e      	ldr	r3, [pc, #632]	; (800a0d8 <RadioSetRxConfig+0x308>)
 8009e60:	2200      	movs	r2, #0
 8009e62:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 8009e64:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8009e66:	00db      	lsls	r3, r3, #3
 8009e68:	b29a      	uxth	r2, r3
 8009e6a:	4b9b      	ldr	r3, [pc, #620]	; (800a0d8 <RadioSetRxConfig+0x308>)
 8009e6c:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_OFF;
 8009e6e:	4b9a      	ldr	r3, [pc, #616]	; (800a0d8 <RadioSetRxConfig+0x308>)
 8009e70:	2200      	movs	r2, #0
 8009e72:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 2 << 3; // convert byte into bit
 8009e74:	4b98      	ldr	r3, [pc, #608]	; (800a0d8 <RadioSetRxConfig+0x308>)
 8009e76:	2210      	movs	r2, #16
 8009e78:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 8009e7a:	4b97      	ldr	r3, [pc, #604]	; (800a0d8 <RadioSetRxConfig+0x308>)
 8009e7c:	2200      	movs	r2, #0
 8009e7e:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = RADIO_PACKET_FIXED_LENGTH;
 8009e80:	4b95      	ldr	r3, [pc, #596]	; (800a0d8 <RadioSetRxConfig+0x308>)
 8009e82:	2200      	movs	r2, #0
 8009e84:	755a      	strb	r2, [r3, #21]
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength;
 8009e86:	4b95      	ldr	r3, [pc, #596]	; (800a0dc <RadioSetRxConfig+0x30c>)
 8009e88:	781a      	ldrb	r2, [r3, #0]
 8009e8a:	4b93      	ldr	r3, [pc, #588]	; (800a0d8 <RadioSetRxConfig+0x308>)
 8009e8c:	759a      	strb	r2, [r3, #22]
            SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 8009e8e:	4b92      	ldr	r3, [pc, #584]	; (800a0d8 <RadioSetRxConfig+0x308>)
 8009e90:	2201      	movs	r2, #1
 8009e92:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREE_OFF;
 8009e94:	4b90      	ldr	r3, [pc, #576]	; (800a0d8 <RadioSetRxConfig+0x308>)
 8009e96:	2200      	movs	r2, #0
 8009e98:	761a      	strb	r2, [r3, #24]
            RadioSetModem( MODEM_SIGFOX_RX );
 8009e9a:	2004      	movs	r0, #4
 8009e9c:	f7ff fee2 	bl	8009c64 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8009ea0:	488f      	ldr	r0, [pc, #572]	; (800a0e0 <RadioSetRxConfig+0x310>)
 8009ea2:	f001 fdc7 	bl	800ba34 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8009ea6:	488f      	ldr	r0, [pc, #572]	; (800a0e4 <RadioSetRxConfig+0x314>)
 8009ea8:	f001 fe92 	bl	800bbd0 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){0xB2, 0x27, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 8009eac:	4a8e      	ldr	r2, [pc, #568]	; (800a0e8 <RadioSetRxConfig+0x318>)
 8009eae:	f107 031c 	add.w	r3, r7, #28
 8009eb2:	e892 0003 	ldmia.w	r2, {r0, r1}
 8009eb6:	e883 0003 	stmia.w	r3, {r0, r1}
 8009eba:	f107 031c 	add.w	r3, r7, #28
 8009ebe:	4618      	mov	r0, r3
 8009ec0:	f001 f995 	bl	800b1ee <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 8009ec4:	f240 10ff 	movw	r0, #511	; 0x1ff
 8009ec8:	f001 f9e0 	bl	800b28c <SUBGRF_SetWhiteningSeed>
            modReg= RadioRead(0x8b8);
 8009ecc:	f640 00b8 	movw	r0, #2232	; 0x8b8
 8009ed0:	f000 fddb 	bl	800aa8a <RadioRead>
 8009ed4:	4603      	mov	r3, r0
 8009ed6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            modReg&=RADIO_BIT_MASK(4);
 8009eda:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009ede:	f023 0310 	bic.w	r3, r3, #16
 8009ee2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            RadioWrite(0x8b8, modReg);
 8009ee6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009eea:	4619      	mov	r1, r3
 8009eec:	f640 00b8 	movw	r0, #2232	; 0x8b8
 8009ef0:	f000 fdb9 	bl	800aa66 <RadioWrite>
            RadioWrite(0x8b9, 0x4 );
 8009ef4:	2104      	movs	r1, #4
 8009ef6:	f640 00b9 	movw	r0, #2233	; 0x8b9
 8009efa:	f000 fdb4 	bl	800aa66 <RadioWrite>
            modReg= RadioRead(0x89b);
 8009efe:	f640 009b 	movw	r0, #2203	; 0x89b
 8009f02:	f000 fdc2 	bl	800aa8a <RadioRead>
 8009f06:	4603      	mov	r3, r0
 8009f08:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            modReg&=( RADIO_BIT_MASK(2) & RADIO_BIT_MASK(3) & RADIO_BIT_MASK(4) );
 8009f0c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009f10:	f023 031c 	bic.w	r3, r3, #28
 8009f14:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            RadioWrite(0x89b, (modReg| (0x1<<3) ) );
 8009f18:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009f1c:	f043 0308 	orr.w	r3, r3, #8
 8009f20:	b2db      	uxtb	r3, r3
 8009f22:	4619      	mov	r1, r3
 8009f24:	f640 009b 	movw	r0, #2203	; 0x89b
 8009f28:	f000 fd9d 	bl	800aa66 <RadioWrite>
            modReg= RadioRead(0x6d1);
 8009f2c:	f240 60d1 	movw	r0, #1745	; 0x6d1
 8009f30:	f000 fdab 	bl	800aa8a <RadioRead>
 8009f34:	4603      	mov	r3, r0
 8009f36:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            modReg&=( RADIO_BIT_MASK(3) & RADIO_BIT_MASK(4) );
 8009f3a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009f3e:	f023 0318 	bic.w	r3, r3, #24
 8009f42:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            RadioWrite(0x6d1, (modReg| (0x3<<3) ));
 8009f46:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009f4a:	f043 0318 	orr.w	r3, r3, #24
 8009f4e:	b2db      	uxtb	r3, r3
 8009f50:	4619      	mov	r1, r3
 8009f52:	f240 60d1 	movw	r0, #1745	; 0x6d1
 8009f56:	f000 fd86 	bl	800aa66 <RadioWrite>
            modReg= RadioRead(0x6ac);
 8009f5a:	f240 60ac 	movw	r0, #1708	; 0x6ac
 8009f5e:	f000 fd94 	bl	800aa8a <RadioRead>
 8009f62:	4603      	mov	r3, r0
 8009f64:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            modReg&=( RADIO_BIT_MASK(4) & RADIO_BIT_MASK(5) & RADIO_BIT_MASK(6) );
 8009f68:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009f6c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009f70:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            RadioWrite(0x6ac, (modReg| (0x5<<4) ));
 8009f74:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009f78:	f043 0350 	orr.w	r3, r3, #80	; 0x50
 8009f7c:	b2db      	uxtb	r3, r3
 8009f7e:	4619      	mov	r1, r3
 8009f80:	f240 60ac 	movw	r0, #1708	; 0x6ac
 8009f84:	f000 fd6f 	bl	800aa66 <RadioWrite>
            SubgRf.RxTimeout = ( uint32_t )(( symbTimeout * 8 * 1000 ) /datarate);
 8009f88:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8009f8a:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8009f8e:	fb02 f303 	mul.w	r3, r2, r3
 8009f92:	461a      	mov	r2, r3
 8009f94:	687b      	ldr	r3, [r7, #4]
 8009f96:	fbb2 f3f3 	udiv	r3, r2, r3
 8009f9a:	4a4f      	ldr	r2, [pc, #316]	; (800a0d8 <RadioSetRxConfig+0x308>)
 8009f9c:	6093      	str	r3, [r2, #8]
            break;
 8009f9e:	e118      	b.n	800a1d2 <RadioSetRxConfig+0x402>
            SUBGRF_SetStopRxTimerOnPreambleDetect( false );
 8009fa0:	2000      	movs	r0, #0
 8009fa2:	f001 fb01 	bl	800b5a8 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 8009fa6:	4b4c      	ldr	r3, [pc, #304]	; (800a0d8 <RadioSetRxConfig+0x308>)
 8009fa8:	2200      	movs	r2, #0
 8009faa:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 8009fae:	4a4a      	ldr	r2, [pc, #296]	; (800a0d8 <RadioSetRxConfig+0x308>)
 8009fb0:	687b      	ldr	r3, [r7, #4]
 8009fb2:	63d3      	str	r3, [r2, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_1;
 8009fb4:	4b48      	ldr	r3, [pc, #288]	; (800a0d8 <RadioSetRxConfig+0x308>)
 8009fb6:	220b      	movs	r2, #11
 8009fb8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = RadioGetFskBandwidthRegValue( bandwidth );
 8009fbc:	68b8      	ldr	r0, [r7, #8]
 8009fbe:	f7ff fdbb 	bl	8009b38 <RadioGetFskBandwidthRegValue>
 8009fc2:	4603      	mov	r3, r0
 8009fc4:	461a      	mov	r2, r3
 8009fc6:	4b44      	ldr	r3, [pc, #272]	; (800a0d8 <RadioSetRxConfig+0x308>)
 8009fc8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 8009fcc:	4b42      	ldr	r3, [pc, #264]	; (800a0d8 <RadioSetRxConfig+0x308>)
 8009fce:	2200      	movs	r2, #0
 8009fd0:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 8009fd2:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8009fd4:	00db      	lsls	r3, r3, #3
 8009fd6:	b29a      	uxth	r2, r3
 8009fd8:	4b3f      	ldr	r3, [pc, #252]	; (800a0d8 <RadioSetRxConfig+0x308>)
 8009fda:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS;
 8009fdc:	4b3e      	ldr	r3, [pc, #248]	; (800a0d8 <RadioSetRxConfig+0x308>)
 8009fde:	2204      	movs	r2, #4
 8009fe0:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 3 << 3; // convert byte into bit
 8009fe2:	4b3d      	ldr	r3, [pc, #244]	; (800a0d8 <RadioSetRxConfig+0x308>)
 8009fe4:	2218      	movs	r2, #24
 8009fe6:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 8009fe8:	4b3b      	ldr	r3, [pc, #236]	; (800a0d8 <RadioSetRxConfig+0x308>)
 8009fea:	2200      	movs	r2, #0
 8009fec:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( fixLen == true ) ? RADIO_PACKET_FIXED_LENGTH : RADIO_PACKET_VARIABLE_LENGTH;
 8009fee:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8009ff2:	f083 0301 	eor.w	r3, r3, #1
 8009ff6:	b2db      	uxtb	r3, r3
 8009ff8:	461a      	mov	r2, r3
 8009ffa:	4b37      	ldr	r3, [pc, #220]	; (800a0d8 <RadioSetRxConfig+0x308>)
 8009ffc:	755a      	strb	r2, [r3, #21]
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength;
 8009ffe:	4b37      	ldr	r3, [pc, #220]	; (800a0dc <RadioSetRxConfig+0x30c>)
 800a000:	781a      	ldrb	r2, [r3, #0]
 800a002:	4b35      	ldr	r3, [pc, #212]	; (800a0d8 <RadioSetRxConfig+0x308>)
 800a004:	759a      	strb	r2, [r3, #22]
            if( crcOn == true )
 800a006:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 800a00a:	2b00      	cmp	r3, #0
 800a00c:	d003      	beq.n	800a016 <RadioSetRxConfig+0x246>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_2_BYTES_CCIT;
 800a00e:	4b32      	ldr	r3, [pc, #200]	; (800a0d8 <RadioSetRxConfig+0x308>)
 800a010:	22f2      	movs	r2, #242	; 0xf2
 800a012:	75da      	strb	r2, [r3, #23]
 800a014:	e002      	b.n	800a01c <RadioSetRxConfig+0x24c>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 800a016:	4b30      	ldr	r3, [pc, #192]	; (800a0d8 <RadioSetRxConfig+0x308>)
 800a018:	2201      	movs	r2, #1
 800a01a:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREEWHITENING;
 800a01c:	4b2e      	ldr	r3, [pc, #184]	; (800a0d8 <RadioSetRxConfig+0x308>)
 800a01e:	2201      	movs	r2, #1
 800a020:	761a      	strb	r2, [r3, #24]
            RadioStandby( );
 800a022:	f000 fc54 	bl	800a8ce <RadioStandby>
            RadioSetModem( ( SubgRf.ModulationParams.PacketType == PACKET_TYPE_GFSK ) ? MODEM_FSK : MODEM_LORA );
 800a026:	4b2c      	ldr	r3, [pc, #176]	; (800a0d8 <RadioSetRxConfig+0x308>)
 800a028:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800a02c:	2b00      	cmp	r3, #0
 800a02e:	bf14      	ite	ne
 800a030:	2301      	movne	r3, #1
 800a032:	2300      	moveq	r3, #0
 800a034:	b2db      	uxtb	r3, r3
 800a036:	4618      	mov	r0, r3
 800a038:	f7ff fe14 	bl	8009c64 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 800a03c:	4828      	ldr	r0, [pc, #160]	; (800a0e0 <RadioSetRxConfig+0x310>)
 800a03e:	f001 fcf9 	bl	800ba34 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 800a042:	4828      	ldr	r0, [pc, #160]	; (800a0e4 <RadioSetRxConfig+0x314>)
 800a044:	f001 fdc4 	bl	800bbd0 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){ 0xC1, 0x94, 0xC1, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 800a048:	4a28      	ldr	r2, [pc, #160]	; (800a0ec <RadioSetRxConfig+0x31c>)
 800a04a:	f107 0314 	add.w	r3, r7, #20
 800a04e:	e892 0003 	ldmia.w	r2, {r0, r1}
 800a052:	e883 0003 	stmia.w	r3, {r0, r1}
 800a056:	f107 0314 	add.w	r3, r7, #20
 800a05a:	4618      	mov	r0, r3
 800a05c:	f001 f8c7 	bl	800b1ee <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 800a060:	f240 10ff 	movw	r0, #511	; 0x1ff
 800a064:	f001 f912 	bl	800b28c <SUBGRF_SetWhiteningSeed>
            SubgRf.RxTimeout = ( uint32_t )(( symbTimeout * 8 * 1000 ) /datarate);
 800a068:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800a06a:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 800a06e:	fb02 f303 	mul.w	r3, r2, r3
 800a072:	461a      	mov	r2, r3
 800a074:	687b      	ldr	r3, [r7, #4]
 800a076:	fbb2 f3f3 	udiv	r3, r2, r3
 800a07a:	4a17      	ldr	r2, [pc, #92]	; (800a0d8 <RadioSetRxConfig+0x308>)
 800a07c:	6093      	str	r3, [r2, #8]
            break;
 800a07e:	e0a8      	b.n	800a1d2 <RadioSetRxConfig+0x402>
            SUBGRF_SetStopRxTimerOnPreambleDetect( false );
 800a080:	2000      	movs	r0, #0
 800a082:	f001 fa91 	bl	800b5a8 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 800a086:	4b14      	ldr	r3, [pc, #80]	; (800a0d8 <RadioSetRxConfig+0x308>)
 800a088:	2201      	movs	r2, #1
 800a08a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t )datarate;
 800a08e:	687b      	ldr	r3, [r7, #4]
 800a090:	b2da      	uxtb	r2, r3
 800a092:	4b11      	ldr	r3, [pc, #68]	; (800a0d8 <RadioSetRxConfig+0x308>)
 800a094:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth = Bandwidths[bandwidth];
 800a098:	4a15      	ldr	r2, [pc, #84]	; (800a0f0 <RadioSetRxConfig+0x320>)
 800a09a:	68bb      	ldr	r3, [r7, #8]
 800a09c:	4413      	add	r3, r2
 800a09e:	781a      	ldrb	r2, [r3, #0]
 800a0a0:	4b0d      	ldr	r3, [pc, #52]	; (800a0d8 <RadioSetRxConfig+0x308>)
 800a0a2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate = ( RadioLoRaCodingRates_t )coderate;
 800a0a6:	4a0c      	ldr	r2, [pc, #48]	; (800a0d8 <RadioSetRxConfig+0x308>)
 800a0a8:	7bbb      	ldrb	r3, [r7, #14]
 800a0aa:	f882 3052 	strb.w	r3, [r2, #82]	; 0x52
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 800a0ae:	68bb      	ldr	r3, [r7, #8]
 800a0b0:	2b00      	cmp	r3, #0
 800a0b2:	d105      	bne.n	800a0c0 <RadioSetRxConfig+0x2f0>
 800a0b4:	687b      	ldr	r3, [r7, #4]
 800a0b6:	2b0b      	cmp	r3, #11
 800a0b8:	d008      	beq.n	800a0cc <RadioSetRxConfig+0x2fc>
 800a0ba:	687b      	ldr	r3, [r7, #4]
 800a0bc:	2b0c      	cmp	r3, #12
 800a0be:	d005      	beq.n	800a0cc <RadioSetRxConfig+0x2fc>
 800a0c0:	68bb      	ldr	r3, [r7, #8]
 800a0c2:	2b01      	cmp	r3, #1
 800a0c4:	d116      	bne.n	800a0f4 <RadioSetRxConfig+0x324>
                ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 800a0c6:	687b      	ldr	r3, [r7, #4]
 800a0c8:	2b0c      	cmp	r3, #12
 800a0ca:	d113      	bne.n	800a0f4 <RadioSetRxConfig+0x324>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x01;
 800a0cc:	4b02      	ldr	r3, [pc, #8]	; (800a0d8 <RadioSetRxConfig+0x308>)
 800a0ce:	2201      	movs	r2, #1
 800a0d0:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
 800a0d4:	e012      	b.n	800a0fc <RadioSetRxConfig+0x32c>
 800a0d6:	bf00      	nop
 800a0d8:	200027c4 	.word	0x200027c4
 800a0dc:	20000058 	.word	0x20000058
 800a0e0:	200027fc 	.word	0x200027fc
 800a0e4:	200027d2 	.word	0x200027d2
 800a0e8:	0800fbf4 	.word	0x0800fbf4
 800a0ec:	0800fbfc 	.word	0x0800fbfc
 800a0f0:	0800fe9c 	.word	0x0800fe9c
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x00;
 800a0f4:	4b39      	ldr	r3, [pc, #228]	; (800a1dc <RadioSetRxConfig+0x40c>)
 800a0f6:	2200      	movs	r2, #0
 800a0f8:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 800a0fc:	4b37      	ldr	r3, [pc, #220]	; (800a1dc <RadioSetRxConfig+0x40c>)
 800a0fe:	2201      	movs	r2, #1
 800a100:	739a      	strb	r2, [r3, #14]
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 800a102:	4b36      	ldr	r3, [pc, #216]	; (800a1dc <RadioSetRxConfig+0x40c>)
 800a104:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800a108:	2b05      	cmp	r3, #5
 800a10a:	d004      	beq.n	800a116 <RadioSetRxConfig+0x346>
                ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF6 ) )
 800a10c:	4b33      	ldr	r3, [pc, #204]	; (800a1dc <RadioSetRxConfig+0x40c>)
 800a10e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 800a112:	2b06      	cmp	r3, #6
 800a114:	d10a      	bne.n	800a12c <RadioSetRxConfig+0x35c>
                if( preambleLen < 12 )
 800a116:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 800a118:	2b0b      	cmp	r3, #11
 800a11a:	d803      	bhi.n	800a124 <RadioSetRxConfig+0x354>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = 12;
 800a11c:	4b2f      	ldr	r3, [pc, #188]	; (800a1dc <RadioSetRxConfig+0x40c>)
 800a11e:	220c      	movs	r2, #12
 800a120:	839a      	strh	r2, [r3, #28]
                if( preambleLen < 12 )
 800a122:	e006      	b.n	800a132 <RadioSetRxConfig+0x362>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 800a124:	4a2d      	ldr	r2, [pc, #180]	; (800a1dc <RadioSetRxConfig+0x40c>)
 800a126:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 800a128:	8393      	strh	r3, [r2, #28]
                if( preambleLen < 12 )
 800a12a:	e002      	b.n	800a132 <RadioSetRxConfig+0x362>
                SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 800a12c:	4a2b      	ldr	r2, [pc, #172]	; (800a1dc <RadioSetRxConfig+0x40c>)
 800a12e:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 800a130:	8393      	strh	r3, [r2, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t )fixLen;
 800a132:	f897 203c 	ldrb.w	r2, [r7, #60]	; 0x3c
 800a136:	4b29      	ldr	r3, [pc, #164]	; (800a1dc <RadioSetRxConfig+0x40c>)
 800a138:	779a      	strb	r2, [r3, #30]
            SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 800a13a:	4b29      	ldr	r3, [pc, #164]	; (800a1e0 <RadioSetRxConfig+0x410>)
 800a13c:	781a      	ldrb	r2, [r3, #0]
 800a13e:	4b27      	ldr	r3, [pc, #156]	; (800a1dc <RadioSetRxConfig+0x40c>)
 800a140:	77da      	strb	r2, [r3, #31]
            SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t )crcOn;
 800a142:	f897 2044 	ldrb.w	r2, [r7, #68]	; 0x44
 800a146:	4b25      	ldr	r3, [pc, #148]	; (800a1dc <RadioSetRxConfig+0x40c>)
 800a148:	f883 2020 	strb.w	r2, [r3, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t )iqInverted;
 800a14c:	f897 2050 	ldrb.w	r2, [r7, #80]	; 0x50
 800a150:	4b22      	ldr	r3, [pc, #136]	; (800a1dc <RadioSetRxConfig+0x40c>)
 800a152:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
            RadioStandby( );
 800a156:	f000 fbba 	bl	800a8ce <RadioStandby>
            RadioSetModem( ( SubgRf.ModulationParams.PacketType == PACKET_TYPE_GFSK ) ? MODEM_FSK : MODEM_LORA );
 800a15a:	4b20      	ldr	r3, [pc, #128]	; (800a1dc <RadioSetRxConfig+0x40c>)
 800a15c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800a160:	2b00      	cmp	r3, #0
 800a162:	bf14      	ite	ne
 800a164:	2301      	movne	r3, #1
 800a166:	2300      	moveq	r3, #0
 800a168:	b2db      	uxtb	r3, r3
 800a16a:	4618      	mov	r0, r3
 800a16c:	f7ff fd7a 	bl	8009c64 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 800a170:	481c      	ldr	r0, [pc, #112]	; (800a1e4 <RadioSetRxConfig+0x414>)
 800a172:	f001 fc5f 	bl	800ba34 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 800a176:	481c      	ldr	r0, [pc, #112]	; (800a1e8 <RadioSetRxConfig+0x418>)
 800a178:	f001 fd2a 	bl	800bbd0 <SUBGRF_SetPacketParams>
            SUBGRF_SetLoRaSymbNumTimeout( symbTimeout );
 800a17c:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800a17e:	b2db      	uxtb	r3, r3
 800a180:	4618      	mov	r0, r3
 800a182:	f001 fa23 	bl	800b5cc <SUBGRF_SetLoRaSymbNumTimeout>
            if( SubgRf.PacketParams.Params.LoRa.InvertIQ == LORA_IQ_INVERTED )
 800a186:	4b15      	ldr	r3, [pc, #84]	; (800a1dc <RadioSetRxConfig+0x40c>)
 800a188:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800a18c:	2b01      	cmp	r3, #1
 800a18e:	d10d      	bne.n	800a1ac <RadioSetRxConfig+0x3dc>
                SUBGRF_WriteRegister( 0x0736, SUBGRF_ReadRegister( 0x0736 ) & ~( 1 << 2 ) );
 800a190:	f240 7036 	movw	r0, #1846	; 0x736
 800a194:	f001 fe84 	bl	800bea0 <SUBGRF_ReadRegister>
 800a198:	4603      	mov	r3, r0
 800a19a:	f023 0304 	bic.w	r3, r3, #4
 800a19e:	b2db      	uxtb	r3, r3
 800a1a0:	4619      	mov	r1, r3
 800a1a2:	f240 7036 	movw	r0, #1846	; 0x736
 800a1a6:	f001 fe67 	bl	800be78 <SUBGRF_WriteRegister>
 800a1aa:	e00c      	b.n	800a1c6 <RadioSetRxConfig+0x3f6>
                SUBGRF_WriteRegister( 0x0736, SUBGRF_ReadRegister( 0x0736 ) | ( 1 << 2 ) );
 800a1ac:	f240 7036 	movw	r0, #1846	; 0x736
 800a1b0:	f001 fe76 	bl	800bea0 <SUBGRF_ReadRegister>
 800a1b4:	4603      	mov	r3, r0
 800a1b6:	f043 0304 	orr.w	r3, r3, #4
 800a1ba:	b2db      	uxtb	r3, r3
 800a1bc:	4619      	mov	r1, r3
 800a1be:	f240 7036 	movw	r0, #1846	; 0x736
 800a1c2:	f001 fe59 	bl	800be78 <SUBGRF_WriteRegister>
            SubgRf.RxTimeout = 0xFFFF;
 800a1c6:	4b05      	ldr	r3, [pc, #20]	; (800a1dc <RadioSetRxConfig+0x40c>)
 800a1c8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800a1cc:	609a      	str	r2, [r3, #8]
            break;
 800a1ce:	e000      	b.n	800a1d2 <RadioSetRxConfig+0x402>
            break;
 800a1d0:	bf00      	nop
    }
}
 800a1d2:	bf00      	nop
 800a1d4:	3728      	adds	r7, #40	; 0x28
 800a1d6:	46bd      	mov	sp, r7
 800a1d8:	bd80      	pop	{r7, pc}
 800a1da:	bf00      	nop
 800a1dc:	200027c4 	.word	0x200027c4
 800a1e0:	20000058 	.word	0x20000058
 800a1e4:	200027fc 	.word	0x200027fc
 800a1e8:	200027d2 	.word	0x200027d2

0800a1ec <RadioSetTxConfig>:
static void RadioSetTxConfig( RadioModems_t modem, int8_t power, uint32_t fdev,
                              uint32_t bandwidth, uint32_t datarate,
                              uint8_t coderate, uint16_t preambleLen,
                              bool fixLen, bool crcOn, bool freqHopOn,
                              uint8_t hopPeriod, bool iqInverted, uint32_t timeout )
{
 800a1ec:	b580      	push	{r7, lr}
 800a1ee:	b086      	sub	sp, #24
 800a1f0:	af00      	add	r7, sp, #0
 800a1f2:	60ba      	str	r2, [r7, #8]
 800a1f4:	607b      	str	r3, [r7, #4]
 800a1f6:	4603      	mov	r3, r0
 800a1f8:	73fb      	strb	r3, [r7, #15]
 800a1fa:	460b      	mov	r3, r1
 800a1fc:	73bb      	strb	r3, [r7, #14]

    switch( modem )
 800a1fe:	7bfb      	ldrb	r3, [r7, #15]
 800a200:	2b03      	cmp	r3, #3
 800a202:	d007      	beq.n	800a214 <RadioSetTxConfig+0x28>
 800a204:	2b03      	cmp	r3, #3
 800a206:	f300 80e5 	bgt.w	800a3d4 <RadioSetTxConfig+0x1e8>
 800a20a:	2b00      	cmp	r3, #0
 800a20c:	d014      	beq.n	800a238 <RadioSetTxConfig+0x4c>
 800a20e:	2b01      	cmp	r3, #1
 800a210:	d073      	beq.n	800a2fa <RadioSetTxConfig+0x10e>
            RadioStandby( );
            RadioSetModem( ( SubgRf.ModulationParams.PacketType == PACKET_TYPE_GFSK ) ? MODEM_FSK : MODEM_LORA );
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
        default:
            break;
 800a212:	e0df      	b.n	800a3d4 <RadioSetTxConfig+0x1e8>
            RadioSetModem(MODEM_SIGFOX_TX);
 800a214:	2003      	movs	r0, #3
 800a216:	f7ff fd25 	bl	8009c64 <RadioSetModem>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_BPSK;
 800a21a:	4b89      	ldr	r3, [pc, #548]	; (800a440 <RadioSetTxConfig+0x254>)
 800a21c:	2202      	movs	r2, #2
 800a21e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Bpsk.BitRate           = datarate;
 800a222:	4a87      	ldr	r2, [pc, #540]	; (800a440 <RadioSetTxConfig+0x254>)
 800a224:	6a3b      	ldr	r3, [r7, #32]
 800a226:	6493      	str	r3, [r2, #72]	; 0x48
            SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
 800a228:	4b85      	ldr	r3, [pc, #532]	; (800a440 <RadioSetTxConfig+0x254>)
 800a22a:	2216      	movs	r2, #22
 800a22c:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 800a230:	4884      	ldr	r0, [pc, #528]	; (800a444 <RadioSetTxConfig+0x258>)
 800a232:	f001 fbff 	bl	800ba34 <SUBGRF_SetModulationParams>
            break;
 800a236:	e0ce      	b.n	800a3d6 <RadioSetTxConfig+0x1ea>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 800a238:	4b81      	ldr	r3, [pc, #516]	; (800a440 <RadioSetTxConfig+0x254>)
 800a23a:	2200      	movs	r2, #0
 800a23c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 800a240:	4a7f      	ldr	r2, [pc, #508]	; (800a440 <RadioSetTxConfig+0x254>)
 800a242:	6a3b      	ldr	r3, [r7, #32]
 800a244:	63d3      	str	r3, [r2, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_1;
 800a246:	4b7e      	ldr	r3, [pc, #504]	; (800a440 <RadioSetTxConfig+0x254>)
 800a248:	220b      	movs	r2, #11
 800a24a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = RadioGetFskBandwidthRegValue( bandwidth );
 800a24e:	6878      	ldr	r0, [r7, #4]
 800a250:	f7ff fc72 	bl	8009b38 <RadioGetFskBandwidthRegValue>
 800a254:	4603      	mov	r3, r0
 800a256:	461a      	mov	r2, r3
 800a258:	4b79      	ldr	r3, [pc, #484]	; (800a440 <RadioSetTxConfig+0x254>)
 800a25a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            SubgRf.ModulationParams.Params.Gfsk.Fdev = fdev;
 800a25e:	4a78      	ldr	r2, [pc, #480]	; (800a440 <RadioSetTxConfig+0x254>)
 800a260:	68bb      	ldr	r3, [r7, #8]
 800a262:	6413      	str	r3, [r2, #64]	; 0x40
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 800a264:	4b76      	ldr	r3, [pc, #472]	; (800a440 <RadioSetTxConfig+0x254>)
 800a266:	2200      	movs	r2, #0
 800a268:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 800a26a:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800a26c:	00db      	lsls	r3, r3, #3
 800a26e:	b29a      	uxth	r2, r3
 800a270:	4b73      	ldr	r3, [pc, #460]	; (800a440 <RadioSetTxConfig+0x254>)
 800a272:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS;
 800a274:	4b72      	ldr	r3, [pc, #456]	; (800a440 <RadioSetTxConfig+0x254>)
 800a276:	2204      	movs	r2, #4
 800a278:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 3 << 3 ; // convert byte into bit
 800a27a:	4b71      	ldr	r3, [pc, #452]	; (800a440 <RadioSetTxConfig+0x254>)
 800a27c:	2218      	movs	r2, #24
 800a27e:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 800a280:	4b6f      	ldr	r3, [pc, #444]	; (800a440 <RadioSetTxConfig+0x254>)
 800a282:	2200      	movs	r2, #0
 800a284:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( fixLen == true ) ? RADIO_PACKET_FIXED_LENGTH : RADIO_PACKET_VARIABLE_LENGTH;
 800a286:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800a28a:	f083 0301 	eor.w	r3, r3, #1
 800a28e:	b2db      	uxtb	r3, r3
 800a290:	461a      	mov	r2, r3
 800a292:	4b6b      	ldr	r3, [pc, #428]	; (800a440 <RadioSetTxConfig+0x254>)
 800a294:	755a      	strb	r2, [r3, #21]
            if( crcOn == true )
 800a296:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 800a29a:	2b00      	cmp	r3, #0
 800a29c:	d003      	beq.n	800a2a6 <RadioSetTxConfig+0xba>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_2_BYTES_CCIT;
 800a29e:	4b68      	ldr	r3, [pc, #416]	; (800a440 <RadioSetTxConfig+0x254>)
 800a2a0:	22f2      	movs	r2, #242	; 0xf2
 800a2a2:	75da      	strb	r2, [r3, #23]
 800a2a4:	e002      	b.n	800a2ac <RadioSetTxConfig+0xc0>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 800a2a6:	4b66      	ldr	r3, [pc, #408]	; (800a440 <RadioSetTxConfig+0x254>)
 800a2a8:	2201      	movs	r2, #1
 800a2aa:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREEWHITENING;
 800a2ac:	4b64      	ldr	r3, [pc, #400]	; (800a440 <RadioSetTxConfig+0x254>)
 800a2ae:	2201      	movs	r2, #1
 800a2b0:	761a      	strb	r2, [r3, #24]
            RadioStandby( );
 800a2b2:	f000 fb0c 	bl	800a8ce <RadioStandby>
            RadioSetModem( ( SubgRf.ModulationParams.PacketType == PACKET_TYPE_GFSK ) ? MODEM_FSK : MODEM_LORA );
 800a2b6:	4b62      	ldr	r3, [pc, #392]	; (800a440 <RadioSetTxConfig+0x254>)
 800a2b8:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800a2bc:	2b00      	cmp	r3, #0
 800a2be:	bf14      	ite	ne
 800a2c0:	2301      	movne	r3, #1
 800a2c2:	2300      	moveq	r3, #0
 800a2c4:	b2db      	uxtb	r3, r3
 800a2c6:	4618      	mov	r0, r3
 800a2c8:	f7ff fccc 	bl	8009c64 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 800a2cc:	485d      	ldr	r0, [pc, #372]	; (800a444 <RadioSetTxConfig+0x258>)
 800a2ce:	f001 fbb1 	bl	800ba34 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 800a2d2:	485d      	ldr	r0, [pc, #372]	; (800a448 <RadioSetTxConfig+0x25c>)
 800a2d4:	f001 fc7c 	bl	800bbd0 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){ 0xC1, 0x94, 0xC1, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 800a2d8:	4a5c      	ldr	r2, [pc, #368]	; (800a44c <RadioSetTxConfig+0x260>)
 800a2da:	f107 0310 	add.w	r3, r7, #16
 800a2de:	e892 0003 	ldmia.w	r2, {r0, r1}
 800a2e2:	e883 0003 	stmia.w	r3, {r0, r1}
 800a2e6:	f107 0310 	add.w	r3, r7, #16
 800a2ea:	4618      	mov	r0, r3
 800a2ec:	f000 ff7f 	bl	800b1ee <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 800a2f0:	f240 10ff 	movw	r0, #511	; 0x1ff
 800a2f4:	f000 ffca 	bl	800b28c <SUBGRF_SetWhiteningSeed>
            break;
 800a2f8:	e06d      	b.n	800a3d6 <RadioSetTxConfig+0x1ea>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 800a2fa:	4b51      	ldr	r3, [pc, #324]	; (800a440 <RadioSetTxConfig+0x254>)
 800a2fc:	2201      	movs	r2, #1
 800a2fe:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) datarate;
 800a302:	6a3b      	ldr	r3, [r7, #32]
 800a304:	b2da      	uxtb	r2, r3
 800a306:	4b4e      	ldr	r3, [pc, #312]	; (800a440 <RadioSetTxConfig+0x254>)
 800a308:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth =  Bandwidths[bandwidth];
 800a30c:	4a50      	ldr	r2, [pc, #320]	; (800a450 <RadioSetTxConfig+0x264>)
 800a30e:	687b      	ldr	r3, [r7, #4]
 800a310:	4413      	add	r3, r2
 800a312:	781a      	ldrb	r2, [r3, #0]
 800a314:	4b4a      	ldr	r3, [pc, #296]	; (800a440 <RadioSetTxConfig+0x254>)
 800a316:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate= ( RadioLoRaCodingRates_t )coderate;
 800a31a:	4a49      	ldr	r2, [pc, #292]	; (800a440 <RadioSetTxConfig+0x254>)
 800a31c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800a320:	f882 3052 	strb.w	r3, [r2, #82]	; 0x52
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 800a324:	687b      	ldr	r3, [r7, #4]
 800a326:	2b00      	cmp	r3, #0
 800a328:	d105      	bne.n	800a336 <RadioSetTxConfig+0x14a>
 800a32a:	6a3b      	ldr	r3, [r7, #32]
 800a32c:	2b0b      	cmp	r3, #11
 800a32e:	d008      	beq.n	800a342 <RadioSetTxConfig+0x156>
 800a330:	6a3b      	ldr	r3, [r7, #32]
 800a332:	2b0c      	cmp	r3, #12
 800a334:	d005      	beq.n	800a342 <RadioSetTxConfig+0x156>
 800a336:	687b      	ldr	r3, [r7, #4]
 800a338:	2b01      	cmp	r3, #1
 800a33a:	d107      	bne.n	800a34c <RadioSetTxConfig+0x160>
                ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 800a33c:	6a3b      	ldr	r3, [r7, #32]
 800a33e:	2b0c      	cmp	r3, #12
 800a340:	d104      	bne.n	800a34c <RadioSetTxConfig+0x160>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x01;
 800a342:	4b3f      	ldr	r3, [pc, #252]	; (800a440 <RadioSetTxConfig+0x254>)
 800a344:	2201      	movs	r2, #1
 800a346:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
 800a34a:	e003      	b.n	800a354 <RadioSetTxConfig+0x168>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x00;
 800a34c:	4b3c      	ldr	r3, [pc, #240]	; (800a440 <RadioSetTxConfig+0x254>)
 800a34e:	2200      	movs	r2, #0
 800a350:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 800a354:	4b3a      	ldr	r3, [pc, #232]	; (800a440 <RadioSetTxConfig+0x254>)
 800a356:	2201      	movs	r2, #1
 800a358:	739a      	strb	r2, [r3, #14]
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 800a35a:	4b39      	ldr	r3, [pc, #228]	; (800a440 <RadioSetTxConfig+0x254>)
 800a35c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800a360:	2b05      	cmp	r3, #5
 800a362:	d004      	beq.n	800a36e <RadioSetTxConfig+0x182>
                ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF6 ) )
 800a364:	4b36      	ldr	r3, [pc, #216]	; (800a440 <RadioSetTxConfig+0x254>)
 800a366:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 800a36a:	2b06      	cmp	r3, #6
 800a36c:	d10a      	bne.n	800a384 <RadioSetTxConfig+0x198>
                if( preambleLen < 12 )
 800a36e:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800a370:	2b0b      	cmp	r3, #11
 800a372:	d803      	bhi.n	800a37c <RadioSetTxConfig+0x190>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = 12;
 800a374:	4b32      	ldr	r3, [pc, #200]	; (800a440 <RadioSetTxConfig+0x254>)
 800a376:	220c      	movs	r2, #12
 800a378:	839a      	strh	r2, [r3, #28]
                if( preambleLen < 12 )
 800a37a:	e006      	b.n	800a38a <RadioSetTxConfig+0x19e>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 800a37c:	4a30      	ldr	r2, [pc, #192]	; (800a440 <RadioSetTxConfig+0x254>)
 800a37e:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800a380:	8393      	strh	r3, [r2, #28]
                if( preambleLen < 12 )
 800a382:	e002      	b.n	800a38a <RadioSetTxConfig+0x19e>
                SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 800a384:	4a2e      	ldr	r2, [pc, #184]	; (800a440 <RadioSetTxConfig+0x254>)
 800a386:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800a388:	8393      	strh	r3, [r2, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t )fixLen;
 800a38a:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 800a38e:	4b2c      	ldr	r3, [pc, #176]	; (800a440 <RadioSetTxConfig+0x254>)
 800a390:	779a      	strb	r2, [r3, #30]
            SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 800a392:	4b30      	ldr	r3, [pc, #192]	; (800a454 <RadioSetTxConfig+0x268>)
 800a394:	781a      	ldrb	r2, [r3, #0]
 800a396:	4b2a      	ldr	r3, [pc, #168]	; (800a440 <RadioSetTxConfig+0x254>)
 800a398:	77da      	strb	r2, [r3, #31]
            SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t )crcOn;
 800a39a:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 800a39e:	4b28      	ldr	r3, [pc, #160]	; (800a440 <RadioSetTxConfig+0x254>)
 800a3a0:	f883 2020 	strb.w	r2, [r3, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t )iqInverted;
 800a3a4:	f897 203c 	ldrb.w	r2, [r7, #60]	; 0x3c
 800a3a8:	4b25      	ldr	r3, [pc, #148]	; (800a440 <RadioSetTxConfig+0x254>)
 800a3aa:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
            RadioStandby( );
 800a3ae:	f000 fa8e 	bl	800a8ce <RadioStandby>
            RadioSetModem( ( SubgRf.ModulationParams.PacketType == PACKET_TYPE_GFSK ) ? MODEM_FSK : MODEM_LORA );
 800a3b2:	4b23      	ldr	r3, [pc, #140]	; (800a440 <RadioSetTxConfig+0x254>)
 800a3b4:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800a3b8:	2b00      	cmp	r3, #0
 800a3ba:	bf14      	ite	ne
 800a3bc:	2301      	movne	r3, #1
 800a3be:	2300      	moveq	r3, #0
 800a3c0:	b2db      	uxtb	r3, r3
 800a3c2:	4618      	mov	r0, r3
 800a3c4:	f7ff fc4e 	bl	8009c64 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 800a3c8:	481e      	ldr	r0, [pc, #120]	; (800a444 <RadioSetTxConfig+0x258>)
 800a3ca:	f001 fb33 	bl	800ba34 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 800a3ce:	481e      	ldr	r0, [pc, #120]	; (800a448 <RadioSetTxConfig+0x25c>)
 800a3d0:	f001 fbfe 	bl	800bbd0 <SUBGRF_SetPacketParams>
            break;
 800a3d4:	bf00      	nop
    }

    /* WORKAROUND - Modulation Quality with 500 kHz LoRa Bandwidth, see DS_SX1261-2_V1.2 datasheet chapter 15.1 */
    if( ( modem == MODEM_LORA ) && ( SubgRf.ModulationParams.Params.LoRa.Bandwidth == LORA_BW_500 ) )
 800a3d6:	7bfb      	ldrb	r3, [r7, #15]
 800a3d8:	2b01      	cmp	r3, #1
 800a3da:	d112      	bne.n	800a402 <RadioSetTxConfig+0x216>
 800a3dc:	4b18      	ldr	r3, [pc, #96]	; (800a440 <RadioSetTxConfig+0x254>)
 800a3de:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800a3e2:	2b06      	cmp	r3, #6
 800a3e4:	d10d      	bne.n	800a402 <RadioSetTxConfig+0x216>
    {
        /* RegTxModulation = @address 0x0889 */
        SUBGRF_WriteRegister( 0x0889, SUBGRF_ReadRegister( 0x0889 ) & ~( 1 << 2 ) );
 800a3e6:	f640 0089 	movw	r0, #2185	; 0x889
 800a3ea:	f001 fd59 	bl	800bea0 <SUBGRF_ReadRegister>
 800a3ee:	4603      	mov	r3, r0
 800a3f0:	f023 0304 	bic.w	r3, r3, #4
 800a3f4:	b2db      	uxtb	r3, r3
 800a3f6:	4619      	mov	r1, r3
 800a3f8:	f640 0089 	movw	r0, #2185	; 0x889
 800a3fc:	f001 fd3c 	bl	800be78 <SUBGRF_WriteRegister>
 800a400:	e00c      	b.n	800a41c <RadioSetTxConfig+0x230>
    }
    else
    {
        /* RegTxModulation = @address 0x0889 */
        SUBGRF_WriteRegister( 0x0889, SUBGRF_ReadRegister( 0x0889 ) | ( 1 << 2 ) );
 800a402:	f640 0089 	movw	r0, #2185	; 0x889
 800a406:	f001 fd4b 	bl	800bea0 <SUBGRF_ReadRegister>
 800a40a:	4603      	mov	r3, r0
 800a40c:	f043 0304 	orr.w	r3, r3, #4
 800a410:	b2db      	uxtb	r3, r3
 800a412:	4619      	mov	r1, r3
 800a414:	f640 0089 	movw	r0, #2185	; 0x889
 800a418:	f001 fd2e 	bl	800be78 <SUBGRF_WriteRegister>
    }
    /* WORKAROUND END */

    SubgRf.AntSwitchPaSelect = SUBGRF_SetRfTxPower( power );
 800a41c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a420:	4618      	mov	r0, r3
 800a422:	f001 fdcd 	bl	800bfc0 <SUBGRF_SetRfTxPower>
 800a426:	4603      	mov	r3, r0
 800a428:	461a      	mov	r2, r3
 800a42a:	4b05      	ldr	r3, [pc, #20]	; (800a440 <RadioSetTxConfig+0x254>)
 800a42c:	f883 2056 	strb.w	r2, [r3, #86]	; 0x56
    SubgRf.TxTimeout = timeout;
 800a430:	4a03      	ldr	r2, [pc, #12]	; (800a440 <RadioSetTxConfig+0x254>)
 800a432:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a434:	6053      	str	r3, [r2, #4]
}
 800a436:	bf00      	nop
 800a438:	3718      	adds	r7, #24
 800a43a:	46bd      	mov	sp, r7
 800a43c:	bd80      	pop	{r7, pc}
 800a43e:	bf00      	nop
 800a440:	200027c4 	.word	0x200027c4
 800a444:	200027fc 	.word	0x200027fc
 800a448:	200027d2 	.word	0x200027d2
 800a44c:	0800fbfc 	.word	0x0800fbfc
 800a450:	0800fe9c 	.word	0x0800fe9c
 800a454:	20000058 	.word	0x20000058

0800a458 <RadioCheckRfFrequency>:

static bool RadioCheckRfFrequency( uint32_t frequency )
{
 800a458:	b480      	push	{r7}
 800a45a:	b083      	sub	sp, #12
 800a45c:	af00      	add	r7, sp, #0
 800a45e:	6078      	str	r0, [r7, #4]
    return true;
 800a460:	2301      	movs	r3, #1
}
 800a462:	4618      	mov	r0, r3
 800a464:	370c      	adds	r7, #12
 800a466:	46bd      	mov	sp, r7
 800a468:	bc80      	pop	{r7}
 800a46a:	4770      	bx	lr

0800a46c <RadioGetLoRaBandwidthInHz>:

static uint32_t RadioGetLoRaBandwidthInHz( RadioLoRaBandwidths_t bw )
{
 800a46c:	b480      	push	{r7}
 800a46e:	b085      	sub	sp, #20
 800a470:	af00      	add	r7, sp, #0
 800a472:	4603      	mov	r3, r0
 800a474:	71fb      	strb	r3, [r7, #7]
    uint32_t bandwidthInHz = 0;
 800a476:	2300      	movs	r3, #0
 800a478:	60fb      	str	r3, [r7, #12]

    switch( bw )
 800a47a:	79fb      	ldrb	r3, [r7, #7]
 800a47c:	2b0a      	cmp	r3, #10
 800a47e:	d83e      	bhi.n	800a4fe <RadioGetLoRaBandwidthInHz+0x92>
 800a480:	a201      	add	r2, pc, #4	; (adr r2, 800a488 <RadioGetLoRaBandwidthInHz+0x1c>)
 800a482:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a486:	bf00      	nop
 800a488:	0800a4b5 	.word	0x0800a4b5
 800a48c:	0800a4c5 	.word	0x0800a4c5
 800a490:	0800a4d5 	.word	0x0800a4d5
 800a494:	0800a4e5 	.word	0x0800a4e5
 800a498:	0800a4ed 	.word	0x0800a4ed
 800a49c:	0800a4f3 	.word	0x0800a4f3
 800a4a0:	0800a4f9 	.word	0x0800a4f9
 800a4a4:	0800a4ff 	.word	0x0800a4ff
 800a4a8:	0800a4bd 	.word	0x0800a4bd
 800a4ac:	0800a4cd 	.word	0x0800a4cd
 800a4b0:	0800a4dd 	.word	0x0800a4dd
    {
    case LORA_BW_007:
        bandwidthInHz = 7812UL;
 800a4b4:	f641 6384 	movw	r3, #7812	; 0x1e84
 800a4b8:	60fb      	str	r3, [r7, #12]
        break;
 800a4ba:	e020      	b.n	800a4fe <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_010:
        bandwidthInHz = 10417UL;
 800a4bc:	f642 03b1 	movw	r3, #10417	; 0x28b1
 800a4c0:	60fb      	str	r3, [r7, #12]
        break;
 800a4c2:	e01c      	b.n	800a4fe <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_015:
        bandwidthInHz = 15625UL;
 800a4c4:	f643 5309 	movw	r3, #15625	; 0x3d09
 800a4c8:	60fb      	str	r3, [r7, #12]
        break;
 800a4ca:	e018      	b.n	800a4fe <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_020:
        bandwidthInHz = 20833UL;
 800a4cc:	f245 1361 	movw	r3, #20833	; 0x5161
 800a4d0:	60fb      	str	r3, [r7, #12]
        break;
 800a4d2:	e014      	b.n	800a4fe <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_031:
        bandwidthInHz = 31250UL;
 800a4d4:	f647 2312 	movw	r3, #31250	; 0x7a12
 800a4d8:	60fb      	str	r3, [r7, #12]
        break;
 800a4da:	e010      	b.n	800a4fe <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_041:
        bandwidthInHz = 41667UL;
 800a4dc:	f24a 23c3 	movw	r3, #41667	; 0xa2c3
 800a4e0:	60fb      	str	r3, [r7, #12]
        break;
 800a4e2:	e00c      	b.n	800a4fe <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_062:
        bandwidthInHz = 62500UL;
 800a4e4:	f24f 4324 	movw	r3, #62500	; 0xf424
 800a4e8:	60fb      	str	r3, [r7, #12]
        break;
 800a4ea:	e008      	b.n	800a4fe <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_125:
        bandwidthInHz = 125000UL;
 800a4ec:	4b07      	ldr	r3, [pc, #28]	; (800a50c <RadioGetLoRaBandwidthInHz+0xa0>)
 800a4ee:	60fb      	str	r3, [r7, #12]
        break;
 800a4f0:	e005      	b.n	800a4fe <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_250:
        bandwidthInHz = 250000UL;
 800a4f2:	4b07      	ldr	r3, [pc, #28]	; (800a510 <RadioGetLoRaBandwidthInHz+0xa4>)
 800a4f4:	60fb      	str	r3, [r7, #12]
        break;
 800a4f6:	e002      	b.n	800a4fe <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_500:
        bandwidthInHz = 500000UL;
 800a4f8:	4b06      	ldr	r3, [pc, #24]	; (800a514 <RadioGetLoRaBandwidthInHz+0xa8>)
 800a4fa:	60fb      	str	r3, [r7, #12]
        break;
 800a4fc:	bf00      	nop
    }

    return bandwidthInHz;
 800a4fe:	68fb      	ldr	r3, [r7, #12]
}
 800a500:	4618      	mov	r0, r3
 800a502:	3714      	adds	r7, #20
 800a504:	46bd      	mov	sp, r7
 800a506:	bc80      	pop	{r7}
 800a508:	4770      	bx	lr
 800a50a:	bf00      	nop
 800a50c:	0001e848 	.word	0x0001e848
 800a510:	0003d090 	.word	0x0003d090
 800a514:	0007a120 	.word	0x0007a120

0800a518 <RadioGetGfskTimeOnAirNumerator>:

static uint32_t RadioGetGfskTimeOnAirNumerator( uint32_t datarate, uint8_t coderate,
                                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                                bool crcOn )
{
 800a518:	b480      	push	{r7}
 800a51a:	b083      	sub	sp, #12
 800a51c:	af00      	add	r7, sp, #0
 800a51e:	6078      	str	r0, [r7, #4]
 800a520:	4608      	mov	r0, r1
 800a522:	4611      	mov	r1, r2
 800a524:	461a      	mov	r2, r3
 800a526:	4603      	mov	r3, r0
 800a528:	70fb      	strb	r3, [r7, #3]
 800a52a:	460b      	mov	r3, r1
 800a52c:	803b      	strh	r3, [r7, #0]
 800a52e:	4613      	mov	r3, r2
 800a530:	70bb      	strb	r3, [r7, #2]
               ( ( crcOn == true ) ? 2 : 0 )
               ) << 3
             );
    */
    /* ST_WORKAROUND_BEGIN: Simplified calculation without const values */
    return ( preambleLen << 3 ) +
 800a532:	883b      	ldrh	r3, [r7, #0]
 800a534:	00db      	lsls	r3, r3, #3
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 800a536:	78ba      	ldrb	r2, [r7, #2]
 800a538:	f082 0201 	eor.w	r2, r2, #1
 800a53c:	b2d2      	uxtb	r2, r2
 800a53e:	2a00      	cmp	r2, #0
 800a540:	d001      	beq.n	800a546 <RadioGetGfskTimeOnAirNumerator+0x2e>
 800a542:	2208      	movs	r2, #8
 800a544:	e000      	b.n	800a548 <RadioGetGfskTimeOnAirNumerator+0x30>
 800a546:	2200      	movs	r2, #0
    return ( preambleLen << 3 ) +
 800a548:	4413      	add	r3, r2
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 800a54a:	f103 0218 	add.w	r2, r3, #24
           ( ( payloadLen + ( ( crcOn == true ) ? 2 : 0 ) ) << 3 );
 800a54e:	7c3b      	ldrb	r3, [r7, #16]
 800a550:	7d39      	ldrb	r1, [r7, #20]
 800a552:	2900      	cmp	r1, #0
 800a554:	d001      	beq.n	800a55a <RadioGetGfskTimeOnAirNumerator+0x42>
 800a556:	2102      	movs	r1, #2
 800a558:	e000      	b.n	800a55c <RadioGetGfskTimeOnAirNumerator+0x44>
 800a55a:	2100      	movs	r1, #0
 800a55c:	440b      	add	r3, r1
 800a55e:	00db      	lsls	r3, r3, #3
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 800a560:	4413      	add	r3, r2
    /* ST_WORKAROUND_END */
}
 800a562:	4618      	mov	r0, r3
 800a564:	370c      	adds	r7, #12
 800a566:	46bd      	mov	sp, r7
 800a568:	bc80      	pop	{r7}
 800a56a:	4770      	bx	lr

0800a56c <RadioGetLoRaTimeOnAirNumerator>:

static uint32_t RadioGetLoRaTimeOnAirNumerator( uint32_t bandwidth,
                                                uint32_t datarate, uint8_t coderate,
                                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                                bool crcOn )
{
 800a56c:	b480      	push	{r7}
 800a56e:	b08b      	sub	sp, #44	; 0x2c
 800a570:	af00      	add	r7, sp, #0
 800a572:	60f8      	str	r0, [r7, #12]
 800a574:	60b9      	str	r1, [r7, #8]
 800a576:	4611      	mov	r1, r2
 800a578:	461a      	mov	r2, r3
 800a57a:	460b      	mov	r3, r1
 800a57c:	71fb      	strb	r3, [r7, #7]
 800a57e:	4613      	mov	r3, r2
 800a580:	80bb      	strh	r3, [r7, #4]
    int32_t crDenom           = coderate + 4;
 800a582:	79fb      	ldrb	r3, [r7, #7]
 800a584:	3304      	adds	r3, #4
 800a586:	617b      	str	r3, [r7, #20]
    bool    lowDatareOptimize = false;
 800a588:	2300      	movs	r3, #0
 800a58a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    /* Ensure that the preamble length is at least 12 symbols when using SF5 or SF6 */
    if( ( datarate == 5 ) || ( datarate == 6 ) )
 800a58e:	68bb      	ldr	r3, [r7, #8]
 800a590:	2b05      	cmp	r3, #5
 800a592:	d002      	beq.n	800a59a <RadioGetLoRaTimeOnAirNumerator+0x2e>
 800a594:	68bb      	ldr	r3, [r7, #8]
 800a596:	2b06      	cmp	r3, #6
 800a598:	d104      	bne.n	800a5a4 <RadioGetLoRaTimeOnAirNumerator+0x38>
    {
        if( preambleLen < 12 )
 800a59a:	88bb      	ldrh	r3, [r7, #4]
 800a59c:	2b0b      	cmp	r3, #11
 800a59e:	d801      	bhi.n	800a5a4 <RadioGetLoRaTimeOnAirNumerator+0x38>
        {
            preambleLen = 12;
 800a5a0:	230c      	movs	r3, #12
 800a5a2:	80bb      	strh	r3, [r7, #4]
        }
    }

    if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 800a5a4:	68fb      	ldr	r3, [r7, #12]
 800a5a6:	2b00      	cmp	r3, #0
 800a5a8:	d105      	bne.n	800a5b6 <RadioGetLoRaTimeOnAirNumerator+0x4a>
 800a5aa:	68bb      	ldr	r3, [r7, #8]
 800a5ac:	2b0b      	cmp	r3, #11
 800a5ae:	d008      	beq.n	800a5c2 <RadioGetLoRaTimeOnAirNumerator+0x56>
 800a5b0:	68bb      	ldr	r3, [r7, #8]
 800a5b2:	2b0c      	cmp	r3, #12
 800a5b4:	d005      	beq.n	800a5c2 <RadioGetLoRaTimeOnAirNumerator+0x56>
 800a5b6:	68fb      	ldr	r3, [r7, #12]
 800a5b8:	2b01      	cmp	r3, #1
 800a5ba:	d105      	bne.n	800a5c8 <RadioGetLoRaTimeOnAirNumerator+0x5c>
        ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 800a5bc:	68bb      	ldr	r3, [r7, #8]
 800a5be:	2b0c      	cmp	r3, #12
 800a5c0:	d102      	bne.n	800a5c8 <RadioGetLoRaTimeOnAirNumerator+0x5c>
    {
        lowDatareOptimize = true;
 800a5c2:	2301      	movs	r3, #1
 800a5c4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    int32_t ceilDenominator;
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 800a5c8:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 800a5cc:	00db      	lsls	r3, r3, #3
                            ( crcOn ? 16 : 0 ) -
 800a5ce:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800a5d2:	2a00      	cmp	r2, #0
 800a5d4:	d001      	beq.n	800a5da <RadioGetLoRaTimeOnAirNumerator+0x6e>
 800a5d6:	2210      	movs	r2, #16
 800a5d8:	e000      	b.n	800a5dc <RadioGetLoRaTimeOnAirNumerator+0x70>
 800a5da:	2200      	movs	r2, #0
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 800a5dc:	4413      	add	r3, r2
 800a5de:	461a      	mov	r2, r3
                            ( 4 * datarate ) +
 800a5e0:	68bb      	ldr	r3, [r7, #8]
 800a5e2:	009b      	lsls	r3, r3, #2
                            ( crcOn ? 16 : 0 ) -
 800a5e4:	1ad3      	subs	r3, r2, r3
                            ( fixLen ? 0 : 20 );
 800a5e6:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 800a5ea:	2a00      	cmp	r2, #0
 800a5ec:	d001      	beq.n	800a5f2 <RadioGetLoRaTimeOnAirNumerator+0x86>
 800a5ee:	2200      	movs	r2, #0
 800a5f0:	e000      	b.n	800a5f4 <RadioGetLoRaTimeOnAirNumerator+0x88>
 800a5f2:	2214      	movs	r2, #20
                            ( 4 * datarate ) +
 800a5f4:	4413      	add	r3, r2
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 800a5f6:	61fb      	str	r3, [r7, #28]

    if( datarate <= 6 )
 800a5f8:	68bb      	ldr	r3, [r7, #8]
 800a5fa:	2b06      	cmp	r3, #6
 800a5fc:	d803      	bhi.n	800a606 <RadioGetLoRaTimeOnAirNumerator+0x9a>
    {
        ceilDenominator = 4 * datarate;
 800a5fe:	68bb      	ldr	r3, [r7, #8]
 800a600:	009b      	lsls	r3, r3, #2
 800a602:	623b      	str	r3, [r7, #32]
 800a604:	e00e      	b.n	800a624 <RadioGetLoRaTimeOnAirNumerator+0xb8>
    }
    else
    {
        ceilNumerator += 8;
 800a606:	69fb      	ldr	r3, [r7, #28]
 800a608:	3308      	adds	r3, #8
 800a60a:	61fb      	str	r3, [r7, #28]

        if( lowDatareOptimize == true )
 800a60c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a610:	2b00      	cmp	r3, #0
 800a612:	d004      	beq.n	800a61e <RadioGetLoRaTimeOnAirNumerator+0xb2>
        {
            ceilDenominator = 4 * ( datarate - 2 );
 800a614:	68bb      	ldr	r3, [r7, #8]
 800a616:	3b02      	subs	r3, #2
 800a618:	009b      	lsls	r3, r3, #2
 800a61a:	623b      	str	r3, [r7, #32]
 800a61c:	e002      	b.n	800a624 <RadioGetLoRaTimeOnAirNumerator+0xb8>
        }
        else
        {
            ceilDenominator = 4 * datarate;
 800a61e:	68bb      	ldr	r3, [r7, #8]
 800a620:	009b      	lsls	r3, r3, #2
 800a622:	623b      	str	r3, [r7, #32]
        }
    }

    if( ceilNumerator < 0 )
 800a624:	69fb      	ldr	r3, [r7, #28]
 800a626:	2b00      	cmp	r3, #0
 800a628:	da01      	bge.n	800a62e <RadioGetLoRaTimeOnAirNumerator+0xc2>
    {
        ceilNumerator = 0;
 800a62a:	2300      	movs	r3, #0
 800a62c:	61fb      	str	r3, [r7, #28]
    }

    // Perform integral ceil()
    int32_t intermediate =
        ( ( ceilNumerator + ceilDenominator - 1 ) / ceilDenominator ) * crDenom + preambleLen + 12;
 800a62e:	69fa      	ldr	r2, [r7, #28]
 800a630:	6a3b      	ldr	r3, [r7, #32]
 800a632:	4413      	add	r3, r2
 800a634:	1e5a      	subs	r2, r3, #1
 800a636:	6a3b      	ldr	r3, [r7, #32]
 800a638:	fb92 f3f3 	sdiv	r3, r2, r3
 800a63c:	697a      	ldr	r2, [r7, #20]
 800a63e:	fb02 f203 	mul.w	r2, r2, r3
 800a642:	88bb      	ldrh	r3, [r7, #4]
 800a644:	4413      	add	r3, r2
    int32_t intermediate =
 800a646:	330c      	adds	r3, #12
 800a648:	61bb      	str	r3, [r7, #24]

    if( datarate <= 6 )
 800a64a:	68bb      	ldr	r3, [r7, #8]
 800a64c:	2b06      	cmp	r3, #6
 800a64e:	d802      	bhi.n	800a656 <RadioGetLoRaTimeOnAirNumerator+0xea>
    {
        intermediate += 2;
 800a650:	69bb      	ldr	r3, [r7, #24]
 800a652:	3302      	adds	r3, #2
 800a654:	61bb      	str	r3, [r7, #24]
    }

    return ( uint32_t )( ( 4 * intermediate + 1 ) * ( 1 << ( datarate - 2 ) ) );
 800a656:	69bb      	ldr	r3, [r7, #24]
 800a658:	009b      	lsls	r3, r3, #2
 800a65a:	1c5a      	adds	r2, r3, #1
 800a65c:	68bb      	ldr	r3, [r7, #8]
 800a65e:	3b02      	subs	r3, #2
 800a660:	fa02 f303 	lsl.w	r3, r2, r3
}
 800a664:	4618      	mov	r0, r3
 800a666:	372c      	adds	r7, #44	; 0x2c
 800a668:	46bd      	mov	sp, r7
 800a66a:	bc80      	pop	{r7}
 800a66c:	4770      	bx	lr
	...

0800a670 <RadioTimeOnAir>:

static uint32_t RadioTimeOnAir( RadioModems_t modem, uint32_t bandwidth,
                                uint32_t datarate, uint8_t coderate,
                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                bool crcOn )
{
 800a670:	b580      	push	{r7, lr}
 800a672:	b08a      	sub	sp, #40	; 0x28
 800a674:	af04      	add	r7, sp, #16
 800a676:	60b9      	str	r1, [r7, #8]
 800a678:	607a      	str	r2, [r7, #4]
 800a67a:	461a      	mov	r2, r3
 800a67c:	4603      	mov	r3, r0
 800a67e:	73fb      	strb	r3, [r7, #15]
 800a680:	4613      	mov	r3, r2
 800a682:	73bb      	strb	r3, [r7, #14]
    uint32_t numerator = 0;
 800a684:	2300      	movs	r3, #0
 800a686:	617b      	str	r3, [r7, #20]
    uint32_t denominator = 1;
 800a688:	2301      	movs	r3, #1
 800a68a:	613b      	str	r3, [r7, #16]

    switch( modem )
 800a68c:	7bfb      	ldrb	r3, [r7, #15]
 800a68e:	2b00      	cmp	r3, #0
 800a690:	d002      	beq.n	800a698 <RadioTimeOnAir+0x28>
 800a692:	2b01      	cmp	r3, #1
 800a694:	d017      	beq.n	800a6c6 <RadioTimeOnAir+0x56>
                                                                  fixLen, payloadLen, crcOn );
            denominator = RadioGetLoRaBandwidthInHz( Bandwidths[bandwidth] );
        }
        break;
    default:
        break;
 800a696:	e035      	b.n	800a704 <RadioTimeOnAir+0x94>
            numerator   = 1000U * RadioGetGfskTimeOnAirNumerator( datarate, coderate,
 800a698:	f897 0024 	ldrb.w	r0, [r7, #36]	; 0x24
 800a69c:	8c3a      	ldrh	r2, [r7, #32]
 800a69e:	7bb9      	ldrb	r1, [r7, #14]
 800a6a0:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800a6a4:	9301      	str	r3, [sp, #4]
 800a6a6:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800a6aa:	9300      	str	r3, [sp, #0]
 800a6ac:	4603      	mov	r3, r0
 800a6ae:	6878      	ldr	r0, [r7, #4]
 800a6b0:	f7ff ff32 	bl	800a518 <RadioGetGfskTimeOnAirNumerator>
 800a6b4:	4603      	mov	r3, r0
 800a6b6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800a6ba:	fb02 f303 	mul.w	r3, r2, r3
 800a6be:	617b      	str	r3, [r7, #20]
            denominator = datarate;
 800a6c0:	687b      	ldr	r3, [r7, #4]
 800a6c2:	613b      	str	r3, [r7, #16]
        break;
 800a6c4:	e01e      	b.n	800a704 <RadioTimeOnAir+0x94>
            numerator   = 1000U * RadioGetLoRaTimeOnAirNumerator( bandwidth, datarate,
 800a6c6:	8c39      	ldrh	r1, [r7, #32]
 800a6c8:	7bba      	ldrb	r2, [r7, #14]
 800a6ca:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800a6ce:	9302      	str	r3, [sp, #8]
 800a6d0:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800a6d4:	9301      	str	r3, [sp, #4]
 800a6d6:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800a6da:	9300      	str	r3, [sp, #0]
 800a6dc:	460b      	mov	r3, r1
 800a6de:	6879      	ldr	r1, [r7, #4]
 800a6e0:	68b8      	ldr	r0, [r7, #8]
 800a6e2:	f7ff ff43 	bl	800a56c <RadioGetLoRaTimeOnAirNumerator>
 800a6e6:	4603      	mov	r3, r0
 800a6e8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800a6ec:	fb02 f303 	mul.w	r3, r2, r3
 800a6f0:	617b      	str	r3, [r7, #20]
            denominator = RadioGetLoRaBandwidthInHz( Bandwidths[bandwidth] );
 800a6f2:	4a0a      	ldr	r2, [pc, #40]	; (800a71c <RadioTimeOnAir+0xac>)
 800a6f4:	68bb      	ldr	r3, [r7, #8]
 800a6f6:	4413      	add	r3, r2
 800a6f8:	781b      	ldrb	r3, [r3, #0]
 800a6fa:	4618      	mov	r0, r3
 800a6fc:	f7ff feb6 	bl	800a46c <RadioGetLoRaBandwidthInHz>
 800a700:	6138      	str	r0, [r7, #16]
        break;
 800a702:	bf00      	nop
    }
    // Perform integral ceil()
    return DIVC(numerator, denominator);
 800a704:	697a      	ldr	r2, [r7, #20]
 800a706:	693b      	ldr	r3, [r7, #16]
 800a708:	4413      	add	r3, r2
 800a70a:	1e5a      	subs	r2, r3, #1
 800a70c:	693b      	ldr	r3, [r7, #16]
 800a70e:	fbb2 f3f3 	udiv	r3, r2, r3
}
 800a712:	4618      	mov	r0, r3
 800a714:	3718      	adds	r7, #24
 800a716:	46bd      	mov	sp, r7
 800a718:	bd80      	pop	{r7, pc}
 800a71a:	bf00      	nop
 800a71c:	0800fe9c 	.word	0x0800fe9c

0800a720 <RadioSend>:

static void RadioSend( uint8_t *buffer, uint8_t size )
{
 800a720:	b580      	push	{r7, lr}
 800a722:	b08c      	sub	sp, #48	; 0x30
 800a724:	af00      	add	r7, sp, #0
 800a726:	6078      	str	r0, [r7, #4]
 800a728:	460b      	mov	r3, r1
 800a72a:	70fb      	strb	r3, [r7, #3]
    /* Radio IRQ is set to DIO1 by default */
    SUBGRF_SetDioIrqParams( IRQ_TX_DONE | IRQ_RX_TX_TIMEOUT,
 800a72c:	2300      	movs	r3, #0
 800a72e:	2200      	movs	r2, #0
 800a730:	f240 2101 	movw	r1, #513	; 0x201
 800a734:	f240 2001 	movw	r0, #513	; 0x201
 800a738:	f001 f848 	bl	800b7cc <SUBGRF_SetDioIrqParams>
    /* ST_WORKAROUND_BEGIN : Set the debug pin and update the radio switch */
    /* Set DBG pin */
    DBG_GPIO_RADIO_TX(SET);

    /* Set RF switch */
    SUBGRF_SetSwitch(SubgRf.AntSwitchPaSelect, RFSWITCH_TX);
 800a73c:	4b57      	ldr	r3, [pc, #348]	; (800a89c <RadioSend+0x17c>)
 800a73e:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 800a742:	2101      	movs	r1, #1
 800a744:	4618      	mov	r0, r3
 800a746:	f001 fc13 	bl	800bf70 <SUBGRF_SetSwitch>
    /* ST_WORKAROUND_END */

    switch(SubgRf.Modem)
 800a74a:	4b54      	ldr	r3, [pc, #336]	; (800a89c <RadioSend+0x17c>)
 800a74c:	781b      	ldrb	r3, [r3, #0]
 800a74e:	2b03      	cmp	r3, #3
 800a750:	f200 8095 	bhi.w	800a87e <RadioSend+0x15e>
 800a754:	a201      	add	r2, pc, #4	; (adr r2, 800a75c <RadioSend+0x3c>)
 800a756:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a75a:	bf00      	nop
 800a75c:	0800a787 	.word	0x0800a787
 800a760:	0800a76d 	.word	0x0800a76d
 800a764:	0800a7a1 	.word	0x0800a7a1
 800a768:	0800a7c1 	.word	0x0800a7c1
    {
        case MODEM_LORA:
        {
            SubgRf.PacketParams.Params.LoRa.PayloadLength = size;
 800a76c:	4a4b      	ldr	r2, [pc, #300]	; (800a89c <RadioSend+0x17c>)
 800a76e:	78fb      	ldrb	r3, [r7, #3]
 800a770:	77d3      	strb	r3, [r2, #31]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 800a772:	484b      	ldr	r0, [pc, #300]	; (800a8a0 <RadioSend+0x180>)
 800a774:	f001 fa2c 	bl	800bbd0 <SUBGRF_SetPacketParams>
            SUBGRF_SendPayload( buffer, size, 0 );
 800a778:	78fb      	ldrb	r3, [r7, #3]
 800a77a:	2200      	movs	r2, #0
 800a77c:	4619      	mov	r1, r3
 800a77e:	6878      	ldr	r0, [r7, #4]
 800a780:	f000 fd22 	bl	800b1c8 <SUBGRF_SendPayload>
            break;
 800a784:	e07c      	b.n	800a880 <RadioSend+0x160>
        }
        case MODEM_FSK:
        {
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = size;
 800a786:	4a45      	ldr	r2, [pc, #276]	; (800a89c <RadioSend+0x17c>)
 800a788:	78fb      	ldrb	r3, [r7, #3]
 800a78a:	7593      	strb	r3, [r2, #22]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 800a78c:	4844      	ldr	r0, [pc, #272]	; (800a8a0 <RadioSend+0x180>)
 800a78e:	f001 fa1f 	bl	800bbd0 <SUBGRF_SetPacketParams>
            SUBGRF_SendPayload( buffer, size, 0 );
 800a792:	78fb      	ldrb	r3, [r7, #3]
 800a794:	2200      	movs	r2, #0
 800a796:	4619      	mov	r1, r3
 800a798:	6878      	ldr	r0, [r7, #4]
 800a79a:	f000 fd15 	bl	800b1c8 <SUBGRF_SendPayload>
            break;
 800a79e:	e06f      	b.n	800a880 <RadioSend+0x160>
        }
        case MODEM_BPSK:
        {
            SubgRf.PacketParams.PacketType = PACKET_TYPE_BPSK;
 800a7a0:	4b3e      	ldr	r3, [pc, #248]	; (800a89c <RadioSend+0x17c>)
 800a7a2:	2202      	movs	r2, #2
 800a7a4:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Bpsk.PayloadLength = size;
 800a7a6:	4a3d      	ldr	r2, [pc, #244]	; (800a89c <RadioSend+0x17c>)
 800a7a8:	78fb      	ldrb	r3, [r7, #3]
 800a7aa:	7693      	strb	r3, [r2, #26]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 800a7ac:	483c      	ldr	r0, [pc, #240]	; (800a8a0 <RadioSend+0x180>)
 800a7ae:	f001 fa0f 	bl	800bbd0 <SUBGRF_SetPacketParams>
            SUBGRF_SendPayload( buffer, size, 0 );
 800a7b2:	78fb      	ldrb	r3, [r7, #3]
 800a7b4:	2200      	movs	r2, #0
 800a7b6:	4619      	mov	r1, r3
 800a7b8:	6878      	ldr	r0, [r7, #4]
 800a7ba:	f000 fd05 	bl	800b1c8 <SUBGRF_SendPayload>
            break;
 800a7be:	e05f      	b.n	800a880 <RadioSend+0x160>
        }
        case MODEM_SIGFOX_TX:
        {
            uint8_t outBuffer[35] = {0};
 800a7c0:	2300      	movs	r3, #0
 800a7c2:	60bb      	str	r3, [r7, #8]
 800a7c4:	f107 030c 	add.w	r3, r7, #12
 800a7c8:	221f      	movs	r2, #31
 800a7ca:	2100      	movs	r1, #0
 800a7cc:	4618      	mov	r0, r3
 800a7ce:	f002 f9b0 	bl	800cb32 <memset>
            /*from bpsk to dbpsk*/
            /*first 1 bit duplicated*/
            payload_integration( outBuffer, buffer, size );
 800a7d2:	78fa      	ldrb	r2, [r7, #3]
 800a7d4:	f107 0308 	add.w	r3, r7, #8
 800a7d8:	6879      	ldr	r1, [r7, #4]
 800a7da:	4618      	mov	r0, r3
 800a7dc:	f000 fbe1 	bl	800afa2 <payload_integration>

            SubgRf.PacketParams.PacketType = PACKET_TYPE_BPSK;
 800a7e0:	4b2e      	ldr	r3, [pc, #184]	; (800a89c <RadioSend+0x17c>)
 800a7e2:	2202      	movs	r2, #2
 800a7e4:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Bpsk.PayloadLength = size + 1;
 800a7e6:	78fb      	ldrb	r3, [r7, #3]
 800a7e8:	3301      	adds	r3, #1
 800a7ea:	b2da      	uxtb	r2, r3
 800a7ec:	4b2b      	ldr	r3, [pc, #172]	; (800a89c <RadioSend+0x17c>)
 800a7ee:	769a      	strb	r2, [r3, #26]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 800a7f0:	482b      	ldr	r0, [pc, #172]	; (800a8a0 <RadioSend+0x180>)
 800a7f2:	f001 f9ed 	bl	800bbd0 <SUBGRF_SetPacketParams>

            if( SubgRf.ModulationParams.Params.Bpsk.BitRate == 100 )
 800a7f6:	4b29      	ldr	r3, [pc, #164]	; (800a89c <RadioSend+0x17c>)
 800a7f8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a7fa:	2b64      	cmp	r3, #100	; 0x64
 800a7fc:	d110      	bne.n	800a820 <RadioSend+0x100>
            {
                RadioWrite( 0x00F1, 0 ); // clean start-up LSB
 800a7fe:	2100      	movs	r1, #0
 800a800:	20f1      	movs	r0, #241	; 0xf1
 800a802:	f000 f930 	bl	800aa66 <RadioWrite>
                RadioWrite( 0x00F0, 0 ); // clean start-up MSB
 800a806:	2100      	movs	r1, #0
 800a808:	20f0      	movs	r0, #240	; 0xf0
 800a80a:	f000 f92c 	bl	800aa66 <RadioWrite>
                RadioWrite( 0x00F3, 0x70 ); // clean end of frame LSB
 800a80e:	2170      	movs	r1, #112	; 0x70
 800a810:	20f3      	movs	r0, #243	; 0xf3
 800a812:	f000 f928 	bl	800aa66 <RadioWrite>
                RadioWrite( 0x00F2, 0x1D ); // clean end of frame MSB
 800a816:	211d      	movs	r1, #29
 800a818:	20f2      	movs	r0, #242	; 0xf2
 800a81a:	f000 f924 	bl	800aa66 <RadioWrite>
 800a81e:	e00f      	b.n	800a840 <RadioSend+0x120>
            }
            else // 600 bps
            {
                RadioWrite( 0x00F1, 0 ); // clean start-up LSB
 800a820:	2100      	movs	r1, #0
 800a822:	20f1      	movs	r0, #241	; 0xf1
 800a824:	f000 f91f 	bl	800aa66 <RadioWrite>
                RadioWrite( 0x00F0, 0 ); // clean start-up MSB
 800a828:	2100      	movs	r1, #0
 800a82a:	20f0      	movs	r0, #240	; 0xf0
 800a82c:	f000 f91b 	bl	800aa66 <RadioWrite>
                RadioWrite( 0x00F3, 0xE1 ); // clean end of frame LSB
 800a830:	21e1      	movs	r1, #225	; 0xe1
 800a832:	20f3      	movs	r0, #243	; 0xf3
 800a834:	f000 f917 	bl	800aa66 <RadioWrite>
                RadioWrite( 0x00F2, 0x04 ); // clean end of frame MSB
 800a838:	2104      	movs	r1, #4
 800a83a:	20f2      	movs	r0, #242	; 0xf2
 800a83c:	f000 f913 	bl	800aa66 <RadioWrite>
            }

            uint16_t bitNum = (size*8)+2;
 800a840:	78fb      	ldrb	r3, [r7, #3]
 800a842:	b29b      	uxth	r3, r3
 800a844:	00db      	lsls	r3, r3, #3
 800a846:	b29b      	uxth	r3, r3
 800a848:	3302      	adds	r3, #2
 800a84a:	85fb      	strh	r3, [r7, #46]	; 0x2e
            RadioWrite( 0x00F4, ( bitNum >> 8 ) & 0x00FF );    // limit frame
 800a84c:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800a84e:	0a1b      	lsrs	r3, r3, #8
 800a850:	b29b      	uxth	r3, r3
 800a852:	b2db      	uxtb	r3, r3
 800a854:	4619      	mov	r1, r3
 800a856:	20f4      	movs	r0, #244	; 0xf4
 800a858:	f000 f905 	bl	800aa66 <RadioWrite>
            RadioWrite( 0x00F5, bitNum & 0x00FF );             // limit frame
 800a85c:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800a85e:	b2db      	uxtb	r3, r3
 800a860:	4619      	mov	r1, r3
 800a862:	20f5      	movs	r0, #245	; 0xf5
 800a864:	f000 f8ff 	bl	800aa66 <RadioWrite>
            //
            SUBGRF_SendPayload( outBuffer, size+1 , 0xFFFFFF );
 800a868:	78fb      	ldrb	r3, [r7, #3]
 800a86a:	3301      	adds	r3, #1
 800a86c:	b2d9      	uxtb	r1, r3
 800a86e:	f107 0308 	add.w	r3, r7, #8
 800a872:	f06f 427f 	mvn.w	r2, #4278190080	; 0xff000000
 800a876:	4618      	mov	r0, r3
 800a878:	f000 fca6 	bl	800b1c8 <SUBGRF_SendPayload>
            break;
 800a87c:	e000      	b.n	800a880 <RadioSend+0x160>
        }
        default:
            break;
 800a87e:	bf00      	nop
    }

    TimerSetValue( &TxTimeoutTimer, SubgRf.TxTimeout );
 800a880:	4b06      	ldr	r3, [pc, #24]	; (800a89c <RadioSend+0x17c>)
 800a882:	685b      	ldr	r3, [r3, #4]
 800a884:	4619      	mov	r1, r3
 800a886:	4807      	ldr	r0, [pc, #28]	; (800a8a4 <RadioSend+0x184>)
 800a888:	f001 ff32 	bl	800c6f0 <UTIL_TIMER_SetPeriod>
    TimerStart( &TxTimeoutTimer );
 800a88c:	4805      	ldr	r0, [pc, #20]	; (800a8a4 <RadioSend+0x184>)
 800a88e:	f001 fe51 	bl	800c534 <UTIL_TIMER_Start>
}
 800a892:	bf00      	nop
 800a894:	3730      	adds	r7, #48	; 0x30
 800a896:	46bd      	mov	sp, r7
 800a898:	bd80      	pop	{r7, pc}
 800a89a:	bf00      	nop
 800a89c:	200027c4 	.word	0x200027c4
 800a8a0:	200027d2 	.word	0x200027d2
 800a8a4:	2000281c 	.word	0x2000281c

0800a8a8 <RadioSleep>:

static void RadioSleep( void )
{
 800a8a8:	b580      	push	{r7, lr}
 800a8aa:	b082      	sub	sp, #8
 800a8ac:	af00      	add	r7, sp, #0
    SleepParams_t params = { 0 };
 800a8ae:	2300      	movs	r3, #0
 800a8b0:	713b      	strb	r3, [r7, #4]

    params.Fields.WarmStart = 1;
 800a8b2:	793b      	ldrb	r3, [r7, #4]
 800a8b4:	f043 0304 	orr.w	r3, r3, #4
 800a8b8:	713b      	strb	r3, [r7, #4]
    SUBGRF_SetSleep( params );
 800a8ba:	7938      	ldrb	r0, [r7, #4]
 800a8bc:	f000 fd60 	bl	800b380 <SUBGRF_SetSleep>

    RADIO_DELAY_MS( 2 );
 800a8c0:	2002      	movs	r0, #2
 800a8c2:	f7f6 ff47 	bl	8001754 <HAL_Delay>
}
 800a8c6:	bf00      	nop
 800a8c8:	3708      	adds	r7, #8
 800a8ca:	46bd      	mov	sp, r7
 800a8cc:	bd80      	pop	{r7, pc}

0800a8ce <RadioStandby>:

static void RadioStandby( void )
{
 800a8ce:	b580      	push	{r7, lr}
 800a8d0:	af00      	add	r7, sp, #0
    SUBGRF_SetStandby( STDBY_RC );
 800a8d2:	2000      	movs	r0, #0
 800a8d4:	f000 fd88 	bl	800b3e8 <SUBGRF_SetStandby>
}
 800a8d8:	bf00      	nop
 800a8da:	bd80      	pop	{r7, pc}

0800a8dc <RadioRx>:

static void RadioRx( uint32_t timeout )
{
 800a8dc:	b580      	push	{r7, lr}
 800a8de:	b082      	sub	sp, #8
 800a8e0:	af00      	add	r7, sp, #0
 800a8e2:	6078      	str	r0, [r7, #4]
    /* Radio IRQ is set to DIO1 by default */
    SUBGRF_SetDioIrqParams( IRQ_RADIO_ALL, //IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT,
 800a8e4:	2300      	movs	r3, #0
 800a8e6:	2200      	movs	r2, #0
 800a8e8:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800a8ec:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800a8f0:	f000 ff6c 	bl	800b7cc <SUBGRF_SetDioIrqParams>
                            IRQ_RADIO_ALL, //IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT,
                            IRQ_RADIO_NONE,
                            IRQ_RADIO_NONE );

    if( timeout != 0 )
 800a8f4:	687b      	ldr	r3, [r7, #4]
 800a8f6:	2b00      	cmp	r3, #0
 800a8f8:	d006      	beq.n	800a908 <RadioRx+0x2c>
    {
        TimerSetValue( &RxTimeoutTimer, timeout );
 800a8fa:	6879      	ldr	r1, [r7, #4]
 800a8fc:	480f      	ldr	r0, [pc, #60]	; (800a93c <RadioRx+0x60>)
 800a8fe:	f001 fef7 	bl	800c6f0 <UTIL_TIMER_SetPeriod>
        TimerStart( &RxTimeoutTimer );
 800a902:	480e      	ldr	r0, [pc, #56]	; (800a93c <RadioRx+0x60>)
 800a904:	f001 fe16 	bl	800c534 <UTIL_TIMER_Start>
    /* ST_WORKAROUND_BEGIN : Set the debug pin and update the radio switch */
    /* Set DBG pin */
    DBG_GPIO_RADIO_RX(SET);

    /* RF switch configuration */
    SUBGRF_SetSwitch(SubgRf.AntSwitchPaSelect, RFSWITCH_RX);
 800a908:	4b0d      	ldr	r3, [pc, #52]	; (800a940 <RadioRx+0x64>)
 800a90a:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 800a90e:	2100      	movs	r1, #0
 800a910:	4618      	mov	r0, r3
 800a912:	f001 fb2d 	bl	800bf70 <SUBGRF_SetSwitch>
    /* ST_WORKAROUND_END */

    if( SubgRf.RxContinuous == true )
 800a916:	4b0a      	ldr	r3, [pc, #40]	; (800a940 <RadioRx+0x64>)
 800a918:	785b      	ldrb	r3, [r3, #1]
 800a91a:	2b00      	cmp	r3, #0
 800a91c:	d004      	beq.n	800a928 <RadioRx+0x4c>
    {
        SUBGRF_SetRx( 0xFFFFFF ); // Rx Continuous
 800a91e:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
 800a922:	f000 fda1 	bl	800b468 <SUBGRF_SetRx>
    }
    else
    {
        SUBGRF_SetRx( SubgRf.RxTimeout << 6 );
    }
}
 800a926:	e005      	b.n	800a934 <RadioRx+0x58>
        SUBGRF_SetRx( SubgRf.RxTimeout << 6 );
 800a928:	4b05      	ldr	r3, [pc, #20]	; (800a940 <RadioRx+0x64>)
 800a92a:	689b      	ldr	r3, [r3, #8]
 800a92c:	019b      	lsls	r3, r3, #6
 800a92e:	4618      	mov	r0, r3
 800a930:	f000 fd9a 	bl	800b468 <SUBGRF_SetRx>
}
 800a934:	bf00      	nop
 800a936:	3708      	adds	r7, #8
 800a938:	46bd      	mov	sp, r7
 800a93a:	bd80      	pop	{r7, pc}
 800a93c:	20002834 	.word	0x20002834
 800a940:	200027c4 	.word	0x200027c4

0800a944 <RadioRxBoosted>:

static void RadioRxBoosted( uint32_t timeout )
{
 800a944:	b580      	push	{r7, lr}
 800a946:	b082      	sub	sp, #8
 800a948:	af00      	add	r7, sp, #0
 800a94a:	6078      	str	r0, [r7, #4]
    SUBGRF_SetDioIrqParams( IRQ_RADIO_ALL, //IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT,
 800a94c:	2300      	movs	r3, #0
 800a94e:	2200      	movs	r2, #0
 800a950:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800a954:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800a958:	f000 ff38 	bl	800b7cc <SUBGRF_SetDioIrqParams>
                            IRQ_RADIO_ALL, //IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT,
                            IRQ_RADIO_NONE,
                            IRQ_RADIO_NONE );

    if( timeout != 0 )
 800a95c:	687b      	ldr	r3, [r7, #4]
 800a95e:	2b00      	cmp	r3, #0
 800a960:	d006      	beq.n	800a970 <RadioRxBoosted+0x2c>
    {
         TimerSetValue( &RxTimeoutTimer, timeout );
 800a962:	6879      	ldr	r1, [r7, #4]
 800a964:	480f      	ldr	r0, [pc, #60]	; (800a9a4 <RadioRxBoosted+0x60>)
 800a966:	f001 fec3 	bl	800c6f0 <UTIL_TIMER_SetPeriod>
         TimerStart( &RxTimeoutTimer );
 800a96a:	480e      	ldr	r0, [pc, #56]	; (800a9a4 <RadioRxBoosted+0x60>)
 800a96c:	f001 fde2 	bl	800c534 <UTIL_TIMER_Start>
    }

    /* RF switch configuration */
    SUBGRF_SetSwitch(SubgRf.AntSwitchPaSelect, RFSWITCH_RX);
 800a970:	4b0d      	ldr	r3, [pc, #52]	; (800a9a8 <RadioRxBoosted+0x64>)
 800a972:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 800a976:	2100      	movs	r1, #0
 800a978:	4618      	mov	r0, r3
 800a97a:	f001 faf9 	bl	800bf70 <SUBGRF_SetSwitch>
    if( SubgRf.RxContinuous == true )
 800a97e:	4b0a      	ldr	r3, [pc, #40]	; (800a9a8 <RadioRxBoosted+0x64>)
 800a980:	785b      	ldrb	r3, [r3, #1]
 800a982:	2b00      	cmp	r3, #0
 800a984:	d004      	beq.n	800a990 <RadioRxBoosted+0x4c>
    {
        SUBGRF_SetRxBoosted( 0xFFFFFF ); // Rx Continuous
 800a986:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
 800a98a:	f000 fd8f 	bl	800b4ac <SUBGRF_SetRxBoosted>
    }
    else
    {
        SUBGRF_SetRxBoosted( SubgRf.RxTimeout << 6 );
    }
}
 800a98e:	e005      	b.n	800a99c <RadioRxBoosted+0x58>
        SUBGRF_SetRxBoosted( SubgRf.RxTimeout << 6 );
 800a990:	4b05      	ldr	r3, [pc, #20]	; (800a9a8 <RadioRxBoosted+0x64>)
 800a992:	689b      	ldr	r3, [r3, #8]
 800a994:	019b      	lsls	r3, r3, #6
 800a996:	4618      	mov	r0, r3
 800a998:	f000 fd88 	bl	800b4ac <SUBGRF_SetRxBoosted>
}
 800a99c:	bf00      	nop
 800a99e:	3708      	adds	r7, #8
 800a9a0:	46bd      	mov	sp, r7
 800a9a2:	bd80      	pop	{r7, pc}
 800a9a4:	20002834 	.word	0x20002834
 800a9a8:	200027c4 	.word	0x200027c4

0800a9ac <RadioSetRxDutyCycle>:

static void RadioSetRxDutyCycle( uint32_t rxTime, uint32_t sleepTime )
{
 800a9ac:	b580      	push	{r7, lr}
 800a9ae:	b082      	sub	sp, #8
 800a9b0:	af00      	add	r7, sp, #0
 800a9b2:	6078      	str	r0, [r7, #4]
 800a9b4:	6039      	str	r1, [r7, #0]
    /* RF switch configuration */
    SUBGRF_SetSwitch(SubgRf.AntSwitchPaSelect, RFSWITCH_RX);
 800a9b6:	4b07      	ldr	r3, [pc, #28]	; (800a9d4 <RadioSetRxDutyCycle+0x28>)
 800a9b8:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 800a9bc:	2100      	movs	r1, #0
 800a9be:	4618      	mov	r0, r3
 800a9c0:	f001 fad6 	bl	800bf70 <SUBGRF_SetSwitch>
    SUBGRF_SetRxDutyCycle( rxTime, sleepTime );
 800a9c4:	6839      	ldr	r1, [r7, #0]
 800a9c6:	6878      	ldr	r0, [r7, #4]
 800a9c8:	f000 fd96 	bl	800b4f8 <SUBGRF_SetRxDutyCycle>
}
 800a9cc:	bf00      	nop
 800a9ce:	3708      	adds	r7, #8
 800a9d0:	46bd      	mov	sp, r7
 800a9d2:	bd80      	pop	{r7, pc}
 800a9d4:	200027c4 	.word	0x200027c4

0800a9d8 <RadioStartCad>:

static void RadioStartCad( void )
{
 800a9d8:	b580      	push	{r7, lr}
 800a9da:	af00      	add	r7, sp, #0
    SUBGRF_SetDioIrqParams( IRQ_CAD_CLEAR | IRQ_CAD_DETECTED, IRQ_CAD_CLEAR | IRQ_CAD_DETECTED, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 800a9dc:	2300      	movs	r3, #0
 800a9de:	2200      	movs	r2, #0
 800a9e0:	f44f 71c0 	mov.w	r1, #384	; 0x180
 800a9e4:	f44f 70c0 	mov.w	r0, #384	; 0x180
 800a9e8:	f000 fef0 	bl	800b7cc <SUBGRF_SetDioIrqParams>
    SUBGRF_SetCad( );
 800a9ec:	f000 fdb2 	bl	800b554 <SUBGRF_SetCad>
}
 800a9f0:	bf00      	nop
 800a9f2:	bd80      	pop	{r7, pc}

0800a9f4 <RadioSetTxContinuousWave>:

static void RadioSetTxContinuousWave( uint32_t freq, int8_t power, uint16_t time )
{
 800a9f4:	b580      	push	{r7, lr}
 800a9f6:	b084      	sub	sp, #16
 800a9f8:	af00      	add	r7, sp, #0
 800a9fa:	6078      	str	r0, [r7, #4]
 800a9fc:	460b      	mov	r3, r1
 800a9fe:	70fb      	strb	r3, [r7, #3]
 800aa00:	4613      	mov	r3, r2
 800aa02:	803b      	strh	r3, [r7, #0]
    uint32_t timeout = (uint32_t)time * 1000;
 800aa04:	883b      	ldrh	r3, [r7, #0]
 800aa06:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800aa0a:	fb02 f303 	mul.w	r3, r2, r3
 800aa0e:	60fb      	str	r3, [r7, #12]
    uint8_t antswitchpow;

    SUBGRF_SetRfFrequency( freq );
 800aa10:	6878      	ldr	r0, [r7, #4]
 800aa12:	f000 ff3b 	bl	800b88c <SUBGRF_SetRfFrequency>

    antswitchpow = SUBGRF_SetRfTxPower( power );
 800aa16:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800aa1a:	4618      	mov	r0, r3
 800aa1c:	f001 fad0 	bl	800bfc0 <SUBGRF_SetRfTxPower>
 800aa20:	4603      	mov	r3, r0
 800aa22:	72fb      	strb	r3, [r7, #11]

    /* Set RF switch */
    SUBGRF_SetSwitch(antswitchpow, RFSWITCH_TX);
 800aa24:	7afb      	ldrb	r3, [r7, #11]
 800aa26:	2101      	movs	r1, #1
 800aa28:	4618      	mov	r0, r3
 800aa2a:	f001 faa1 	bl	800bf70 <SUBGRF_SetSwitch>

    SUBGRF_SetTxContinuousWave( );
 800aa2e:	f000 fda3 	bl	800b578 <SUBGRF_SetTxContinuousWave>

    TimerSetValue( &TxTimeoutTimer, timeout );
 800aa32:	68f9      	ldr	r1, [r7, #12]
 800aa34:	4804      	ldr	r0, [pc, #16]	; (800aa48 <RadioSetTxContinuousWave+0x54>)
 800aa36:	f001 fe5b 	bl	800c6f0 <UTIL_TIMER_SetPeriod>
    TimerStart( &TxTimeoutTimer );
 800aa3a:	4803      	ldr	r0, [pc, #12]	; (800aa48 <RadioSetTxContinuousWave+0x54>)
 800aa3c:	f001 fd7a 	bl	800c534 <UTIL_TIMER_Start>
}
 800aa40:	bf00      	nop
 800aa42:	3710      	adds	r7, #16
 800aa44:	46bd      	mov	sp, r7
 800aa46:	bd80      	pop	{r7, pc}
 800aa48:	2000281c 	.word	0x2000281c

0800aa4c <RadioRssi>:

static int16_t RadioRssi( RadioModems_t modem )
{
 800aa4c:	b580      	push	{r7, lr}
 800aa4e:	b082      	sub	sp, #8
 800aa50:	af00      	add	r7, sp, #0
 800aa52:	4603      	mov	r3, r0
 800aa54:	71fb      	strb	r3, [r7, #7]
    return SUBGRF_GetRssiInst( );
 800aa56:	f001 f975 	bl	800bd44 <SUBGRF_GetRssiInst>
 800aa5a:	4603      	mov	r3, r0
 800aa5c:	b21b      	sxth	r3, r3
}
 800aa5e:	4618      	mov	r0, r3
 800aa60:	3708      	adds	r7, #8
 800aa62:	46bd      	mov	sp, r7
 800aa64:	bd80      	pop	{r7, pc}

0800aa66 <RadioWrite>:

static void RadioWrite( uint16_t addr, uint8_t data )
{
 800aa66:	b580      	push	{r7, lr}
 800aa68:	b082      	sub	sp, #8
 800aa6a:	af00      	add	r7, sp, #0
 800aa6c:	4603      	mov	r3, r0
 800aa6e:	460a      	mov	r2, r1
 800aa70:	80fb      	strh	r3, [r7, #6]
 800aa72:	4613      	mov	r3, r2
 800aa74:	717b      	strb	r3, [r7, #5]
    SUBGRF_WriteRegister(addr, data );
 800aa76:	797a      	ldrb	r2, [r7, #5]
 800aa78:	88fb      	ldrh	r3, [r7, #6]
 800aa7a:	4611      	mov	r1, r2
 800aa7c:	4618      	mov	r0, r3
 800aa7e:	f001 f9fb 	bl	800be78 <SUBGRF_WriteRegister>
}
 800aa82:	bf00      	nop
 800aa84:	3708      	adds	r7, #8
 800aa86:	46bd      	mov	sp, r7
 800aa88:	bd80      	pop	{r7, pc}

0800aa8a <RadioRead>:

static uint8_t RadioRead( uint16_t addr )
{
 800aa8a:	b580      	push	{r7, lr}
 800aa8c:	b082      	sub	sp, #8
 800aa8e:	af00      	add	r7, sp, #0
 800aa90:	4603      	mov	r3, r0
 800aa92:	80fb      	strh	r3, [r7, #6]
    return SUBGRF_ReadRegister(addr);
 800aa94:	88fb      	ldrh	r3, [r7, #6]
 800aa96:	4618      	mov	r0, r3
 800aa98:	f001 fa02 	bl	800bea0 <SUBGRF_ReadRegister>
 800aa9c:	4603      	mov	r3, r0
}
 800aa9e:	4618      	mov	r0, r3
 800aaa0:	3708      	adds	r7, #8
 800aaa2:	46bd      	mov	sp, r7
 800aaa4:	bd80      	pop	{r7, pc}

0800aaa6 <RadioWriteRegisters>:

static void RadioWriteRegisters( uint16_t addr, uint8_t *buffer, uint8_t size )
{
 800aaa6:	b580      	push	{r7, lr}
 800aaa8:	b082      	sub	sp, #8
 800aaaa:	af00      	add	r7, sp, #0
 800aaac:	4603      	mov	r3, r0
 800aaae:	6039      	str	r1, [r7, #0]
 800aab0:	80fb      	strh	r3, [r7, #6]
 800aab2:	4613      	mov	r3, r2
 800aab4:	717b      	strb	r3, [r7, #5]
    SUBGRF_WriteRegisters( addr, buffer, size );
 800aab6:	797b      	ldrb	r3, [r7, #5]
 800aab8:	b29a      	uxth	r2, r3
 800aaba:	88fb      	ldrh	r3, [r7, #6]
 800aabc:	6839      	ldr	r1, [r7, #0]
 800aabe:	4618      	mov	r0, r3
 800aac0:	f001 fa02 	bl	800bec8 <SUBGRF_WriteRegisters>
}
 800aac4:	bf00      	nop
 800aac6:	3708      	adds	r7, #8
 800aac8:	46bd      	mov	sp, r7
 800aaca:	bd80      	pop	{r7, pc}

0800aacc <RadioReadRegisters>:

static void RadioReadRegisters( uint16_t addr, uint8_t *buffer, uint8_t size )
{
 800aacc:	b580      	push	{r7, lr}
 800aace:	b082      	sub	sp, #8
 800aad0:	af00      	add	r7, sp, #0
 800aad2:	4603      	mov	r3, r0
 800aad4:	6039      	str	r1, [r7, #0]
 800aad6:	80fb      	strh	r3, [r7, #6]
 800aad8:	4613      	mov	r3, r2
 800aada:	717b      	strb	r3, [r7, #5]
    SUBGRF_ReadRegisters( addr, buffer, size );
 800aadc:	797b      	ldrb	r3, [r7, #5]
 800aade:	b29a      	uxth	r2, r3
 800aae0:	88fb      	ldrh	r3, [r7, #6]
 800aae2:	6839      	ldr	r1, [r7, #0]
 800aae4:	4618      	mov	r0, r3
 800aae6:	f001 fa03 	bl	800bef0 <SUBGRF_ReadRegisters>
}
 800aaea:	bf00      	nop
 800aaec:	3708      	adds	r7, #8
 800aaee:	46bd      	mov	sp, r7
 800aaf0:	bd80      	pop	{r7, pc}
	...

0800aaf4 <RadioSetMaxPayloadLength>:

static void RadioSetMaxPayloadLength( RadioModems_t modem, uint8_t max )
{
 800aaf4:	b580      	push	{r7, lr}
 800aaf6:	b082      	sub	sp, #8
 800aaf8:	af00      	add	r7, sp, #0
 800aafa:	4603      	mov	r3, r0
 800aafc:	460a      	mov	r2, r1
 800aafe:	71fb      	strb	r3, [r7, #7]
 800ab00:	4613      	mov	r3, r2
 800ab02:	71bb      	strb	r3, [r7, #6]
    if( modem == MODEM_LORA )
 800ab04:	79fb      	ldrb	r3, [r7, #7]
 800ab06:	2b01      	cmp	r3, #1
 800ab08:	d10a      	bne.n	800ab20 <RadioSetMaxPayloadLength+0x2c>
    {
        SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength = max;
 800ab0a:	4a0e      	ldr	r2, [pc, #56]	; (800ab44 <RadioSetMaxPayloadLength+0x50>)
 800ab0c:	79bb      	ldrb	r3, [r7, #6]
 800ab0e:	7013      	strb	r3, [r2, #0]
 800ab10:	4b0c      	ldr	r3, [pc, #48]	; (800ab44 <RadioSetMaxPayloadLength+0x50>)
 800ab12:	781a      	ldrb	r2, [r3, #0]
 800ab14:	4b0c      	ldr	r3, [pc, #48]	; (800ab48 <RadioSetMaxPayloadLength+0x54>)
 800ab16:	77da      	strb	r2, [r3, #31]
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 800ab18:	480c      	ldr	r0, [pc, #48]	; (800ab4c <RadioSetMaxPayloadLength+0x58>)
 800ab1a:	f001 f859 	bl	800bbd0 <SUBGRF_SetPacketParams>
        {
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength = max;
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
        }
    }
}
 800ab1e:	e00d      	b.n	800ab3c <RadioSetMaxPayloadLength+0x48>
        if( SubgRf.PacketParams.Params.Gfsk.HeaderType == RADIO_PACKET_VARIABLE_LENGTH )
 800ab20:	4b09      	ldr	r3, [pc, #36]	; (800ab48 <RadioSetMaxPayloadLength+0x54>)
 800ab22:	7d5b      	ldrb	r3, [r3, #21]
 800ab24:	2b01      	cmp	r3, #1
 800ab26:	d109      	bne.n	800ab3c <RadioSetMaxPayloadLength+0x48>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength = max;
 800ab28:	4a06      	ldr	r2, [pc, #24]	; (800ab44 <RadioSetMaxPayloadLength+0x50>)
 800ab2a:	79bb      	ldrb	r3, [r7, #6]
 800ab2c:	7013      	strb	r3, [r2, #0]
 800ab2e:	4b05      	ldr	r3, [pc, #20]	; (800ab44 <RadioSetMaxPayloadLength+0x50>)
 800ab30:	781a      	ldrb	r2, [r3, #0]
 800ab32:	4b05      	ldr	r3, [pc, #20]	; (800ab48 <RadioSetMaxPayloadLength+0x54>)
 800ab34:	759a      	strb	r2, [r3, #22]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 800ab36:	4805      	ldr	r0, [pc, #20]	; (800ab4c <RadioSetMaxPayloadLength+0x58>)
 800ab38:	f001 f84a 	bl	800bbd0 <SUBGRF_SetPacketParams>
}
 800ab3c:	bf00      	nop
 800ab3e:	3708      	adds	r7, #8
 800ab40:	46bd      	mov	sp, r7
 800ab42:	bd80      	pop	{r7, pc}
 800ab44:	20000058 	.word	0x20000058
 800ab48:	200027c4 	.word	0x200027c4
 800ab4c:	200027d2 	.word	0x200027d2

0800ab50 <RadioSetPublicNetwork>:

static void RadioSetPublicNetwork( bool enable )
{
 800ab50:	b580      	push	{r7, lr}
 800ab52:	b082      	sub	sp, #8
 800ab54:	af00      	add	r7, sp, #0
 800ab56:	4603      	mov	r3, r0
 800ab58:	71fb      	strb	r3, [r7, #7]
    SubgRf.PublicNetwork.Current = SubgRf.PublicNetwork.Previous = enable;
 800ab5a:	4a13      	ldr	r2, [pc, #76]	; (800aba8 <RadioSetPublicNetwork+0x58>)
 800ab5c:	79fb      	ldrb	r3, [r7, #7]
 800ab5e:	7313      	strb	r3, [r2, #12]
 800ab60:	4b11      	ldr	r3, [pc, #68]	; (800aba8 <RadioSetPublicNetwork+0x58>)
 800ab62:	7b1a      	ldrb	r2, [r3, #12]
 800ab64:	4b10      	ldr	r3, [pc, #64]	; (800aba8 <RadioSetPublicNetwork+0x58>)
 800ab66:	735a      	strb	r2, [r3, #13]

    RadioSetModem( MODEM_LORA );
 800ab68:	2001      	movs	r0, #1
 800ab6a:	f7ff f87b 	bl	8009c64 <RadioSetModem>
    if( enable == true )
 800ab6e:	79fb      	ldrb	r3, [r7, #7]
 800ab70:	2b00      	cmp	r3, #0
 800ab72:	d00a      	beq.n	800ab8a <RadioSetPublicNetwork+0x3a>
    {
      /* Change LoRa modem SyncWord */
      SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PUBLIC_SYNCWORD >> 8 ) & 0xFF );
 800ab74:	2134      	movs	r1, #52	; 0x34
 800ab76:	f44f 60e8 	mov.w	r0, #1856	; 0x740
 800ab7a:	f001 f97d 	bl	800be78 <SUBGRF_WriteRegister>
      SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PUBLIC_SYNCWORD & 0xFF );
 800ab7e:	2144      	movs	r1, #68	; 0x44
 800ab80:	f240 7041 	movw	r0, #1857	; 0x741
 800ab84:	f001 f978 	bl	800be78 <SUBGRF_WriteRegister>
    {
      /* Change LoRa modem SyncWord */
      SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PRIVATE_SYNCWORD >> 8 ) & 0xFF );
      SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PRIVATE_SYNCWORD & 0xFF );
    }
}
 800ab88:	e009      	b.n	800ab9e <RadioSetPublicNetwork+0x4e>
      SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PRIVATE_SYNCWORD >> 8 ) & 0xFF );
 800ab8a:	2114      	movs	r1, #20
 800ab8c:	f44f 60e8 	mov.w	r0, #1856	; 0x740
 800ab90:	f001 f972 	bl	800be78 <SUBGRF_WriteRegister>
      SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PRIVATE_SYNCWORD & 0xFF );
 800ab94:	2124      	movs	r1, #36	; 0x24
 800ab96:	f240 7041 	movw	r0, #1857	; 0x741
 800ab9a:	f001 f96d 	bl	800be78 <SUBGRF_WriteRegister>
}
 800ab9e:	bf00      	nop
 800aba0:	3708      	adds	r7, #8
 800aba2:	46bd      	mov	sp, r7
 800aba4:	bd80      	pop	{r7, pc}
 800aba6:	bf00      	nop
 800aba8:	200027c4 	.word	0x200027c4

0800abac <RadioGetWakeupTime>:

static uint32_t RadioGetWakeupTime( void )
{
 800abac:	b580      	push	{r7, lr}
 800abae:	af00      	add	r7, sp, #0
  return SUBGRF_GetRadioWakeUpTime() + RADIO_WAKEUP_TIME;
 800abb0:	f001 fa3a 	bl	800c028 <SUBGRF_GetRadioWakeUpTime>
 800abb4:	4603      	mov	r3, r0
 800abb6:	3303      	adds	r3, #3
}
 800abb8:	4618      	mov	r0, r3
 800abba:	bd80      	pop	{r7, pc}

0800abbc <RadioOnTxTimeoutIrq>:


static void RadioOnTxTimeoutIrq( void* context )
{
 800abbc:	b580      	push	{r7, lr}
 800abbe:	b082      	sub	sp, #8
 800abc0:	af00      	add	r7, sp, #0
 800abc2:	6078      	str	r0, [r7, #4]
    /* ST_WORKAROUND_BEGIN: Reset DBG pin */
    DBG_GPIO_RADIO_TX(RST);
    /* ST_WORKAROUND_END */

    if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 800abc4:	4b08      	ldr	r3, [pc, #32]	; (800abe8 <RadioOnTxTimeoutIrq+0x2c>)
 800abc6:	681b      	ldr	r3, [r3, #0]
 800abc8:	2b00      	cmp	r3, #0
 800abca:	d008      	beq.n	800abde <RadioOnTxTimeoutIrq+0x22>
 800abcc:	4b06      	ldr	r3, [pc, #24]	; (800abe8 <RadioOnTxTimeoutIrq+0x2c>)
 800abce:	681b      	ldr	r3, [r3, #0]
 800abd0:	685b      	ldr	r3, [r3, #4]
 800abd2:	2b00      	cmp	r3, #0
 800abd4:	d003      	beq.n	800abde <RadioOnTxTimeoutIrq+0x22>
    {
        RadioEvents->TxTimeout( );
 800abd6:	4b04      	ldr	r3, [pc, #16]	; (800abe8 <RadioOnTxTimeoutIrq+0x2c>)
 800abd8:	681b      	ldr	r3, [r3, #0]
 800abda:	685b      	ldr	r3, [r3, #4]
 800abdc:	4798      	blx	r3
    }
}
 800abde:	bf00      	nop
 800abe0:	3708      	adds	r7, #8
 800abe2:	46bd      	mov	sp, r7
 800abe4:	bd80      	pop	{r7, pc}
 800abe6:	bf00      	nop
 800abe8:	20002650 	.word	0x20002650

0800abec <RadioOnRxTimeoutIrq>:

static void RadioOnRxTimeoutIrq( void* context )
{
 800abec:	b580      	push	{r7, lr}
 800abee:	b082      	sub	sp, #8
 800abf0:	af00      	add	r7, sp, #0
 800abf2:	6078      	str	r0, [r7, #4]
    /* ST_WORKAROUND_BEGIN: Reset DBG pin */
    DBG_GPIO_RADIO_RX(RST);
    /* ST_WORKAROUND_END */

    if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 800abf4:	4b08      	ldr	r3, [pc, #32]	; (800ac18 <RadioOnRxTimeoutIrq+0x2c>)
 800abf6:	681b      	ldr	r3, [r3, #0]
 800abf8:	2b00      	cmp	r3, #0
 800abfa:	d008      	beq.n	800ac0e <RadioOnRxTimeoutIrq+0x22>
 800abfc:	4b06      	ldr	r3, [pc, #24]	; (800ac18 <RadioOnRxTimeoutIrq+0x2c>)
 800abfe:	681b      	ldr	r3, [r3, #0]
 800ac00:	68db      	ldr	r3, [r3, #12]
 800ac02:	2b00      	cmp	r3, #0
 800ac04:	d003      	beq.n	800ac0e <RadioOnRxTimeoutIrq+0x22>
    {
        RadioEvents->RxTimeout( );
 800ac06:	4b04      	ldr	r3, [pc, #16]	; (800ac18 <RadioOnRxTimeoutIrq+0x2c>)
 800ac08:	681b      	ldr	r3, [r3, #0]
 800ac0a:	68db      	ldr	r3, [r3, #12]
 800ac0c:	4798      	blx	r3
    }
}
 800ac0e:	bf00      	nop
 800ac10:	3708      	adds	r7, #8
 800ac12:	46bd      	mov	sp, r7
 800ac14:	bd80      	pop	{r7, pc}
 800ac16:	bf00      	nop
 800ac18:	20002650 	.word	0x20002650

0800ac1c <RadioOnDioIrq>:

static void RadioOnDioIrq( RadioIrqMasks_t radioIrq )
{
 800ac1c:	b580      	push	{r7, lr}
 800ac1e:	b082      	sub	sp, #8
 800ac20:	af00      	add	r7, sp, #0
 800ac22:	4603      	mov	r3, r0
 800ac24:	80fb      	strh	r3, [r7, #6]
  SubgRf.RadioIrq = radioIrq;
 800ac26:	4a05      	ldr	r2, [pc, #20]	; (800ac3c <RadioOnDioIrq+0x20>)
 800ac28:	88fb      	ldrh	r3, [r7, #6]
 800ac2a:	f8a2 3054 	strh.w	r3, [r2, #84]	; 0x54

  RadioIrqProcess();
 800ac2e:	f000 f807 	bl	800ac40 <RadioIrqProcess>
}
 800ac32:	bf00      	nop
 800ac34:	3708      	adds	r7, #8
 800ac36:	46bd      	mov	sp, r7
 800ac38:	bd80      	pop	{r7, pc}
 800ac3a:	bf00      	nop
 800ac3c:	200027c4 	.word	0x200027c4

0800ac40 <RadioIrqProcess>:

static void RadioIrqProcess( void )
{
 800ac40:	b590      	push	{r4, r7, lr}
 800ac42:	b083      	sub	sp, #12
 800ac44:	af00      	add	r7, sp, #0
  uint8_t size;

  switch (SubgRf.RadioIrq)
 800ac46:	4bb2      	ldr	r3, [pc, #712]	; (800af10 <RadioIrqProcess+0x2d0>)
 800ac48:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 800ac4c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ac50:	f000 8109 	beq.w	800ae66 <RadioIrqProcess+0x226>
 800ac54:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ac58:	f300 8152 	bgt.w	800af00 <RadioIrqProcess+0x2c0>
 800ac5c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800ac60:	f000 80ef 	beq.w	800ae42 <RadioIrqProcess+0x202>
 800ac64:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800ac68:	f300 814a 	bgt.w	800af00 <RadioIrqProcess+0x2c0>
 800ac6c:	2b80      	cmp	r3, #128	; 0x80
 800ac6e:	f000 80d6 	beq.w	800ae1e <RadioIrqProcess+0x1de>
 800ac72:	2b80      	cmp	r3, #128	; 0x80
 800ac74:	f300 8144 	bgt.w	800af00 <RadioIrqProcess+0x2c0>
 800ac78:	2b20      	cmp	r3, #32
 800ac7a:	dc49      	bgt.n	800ad10 <RadioIrqProcess+0xd0>
 800ac7c:	2b00      	cmp	r3, #0
 800ac7e:	f340 813f 	ble.w	800af00 <RadioIrqProcess+0x2c0>
 800ac82:	3b01      	subs	r3, #1
 800ac84:	2b1f      	cmp	r3, #31
 800ac86:	f200 813b 	bhi.w	800af00 <RadioIrqProcess+0x2c0>
 800ac8a:	a201      	add	r2, pc, #4	; (adr r2, 800ac90 <RadioIrqProcess+0x50>)
 800ac8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ac90:	0800ad17 	.word	0x0800ad17
 800ac94:	0800ad43 	.word	0x0800ad43
 800ac98:	0800af01 	.word	0x0800af01
 800ac9c:	0800af01 	.word	0x0800af01
 800aca0:	0800af01 	.word	0x0800af01
 800aca4:	0800af01 	.word	0x0800af01
 800aca8:	0800af01 	.word	0x0800af01
 800acac:	0800af01 	.word	0x0800af01
 800acb0:	0800af01 	.word	0x0800af01
 800acb4:	0800af01 	.word	0x0800af01
 800acb8:	0800af01 	.word	0x0800af01
 800acbc:	0800af01 	.word	0x0800af01
 800acc0:	0800af01 	.word	0x0800af01
 800acc4:	0800af01 	.word	0x0800af01
 800acc8:	0800af01 	.word	0x0800af01
 800accc:	0800af01 	.word	0x0800af01
 800acd0:	0800af01 	.word	0x0800af01
 800acd4:	0800af01 	.word	0x0800af01
 800acd8:	0800af01 	.word	0x0800af01
 800acdc:	0800af01 	.word	0x0800af01
 800ace0:	0800af01 	.word	0x0800af01
 800ace4:	0800af01 	.word	0x0800af01
 800ace8:	0800af01 	.word	0x0800af01
 800acec:	0800af01 	.word	0x0800af01
 800acf0:	0800af01 	.word	0x0800af01
 800acf4:	0800af01 	.word	0x0800af01
 800acf8:	0800af01 	.word	0x0800af01
 800acfc:	0800af01 	.word	0x0800af01
 800ad00:	0800af01 	.word	0x0800af01
 800ad04:	0800af01 	.word	0x0800af01
 800ad08:	0800af01 	.word	0x0800af01
 800ad0c:	0800aecb 	.word	0x0800aecb
 800ad10:	2b40      	cmp	r3, #64	; 0x40
 800ad12:	d06c      	beq.n	800adee <RadioIrqProcess+0x1ae>
      MW_LOG( TS_ON, VLEVEL_M,  "HDR KO\r\n" );
    }
    break;

  default:
    break;
 800ad14:	e0f4      	b.n	800af00 <RadioIrqProcess+0x2c0>
    TimerStop( &TxTimeoutTimer );
 800ad16:	487f      	ldr	r0, [pc, #508]	; (800af14 <RadioIrqProcess+0x2d4>)
 800ad18:	f001 fc7a 	bl	800c610 <UTIL_TIMER_Stop>
    SUBGRF_SetStandby( STDBY_RC );
 800ad1c:	2000      	movs	r0, #0
 800ad1e:	f000 fb63 	bl	800b3e8 <SUBGRF_SetStandby>
    if( ( RadioEvents != NULL ) && ( RadioEvents->TxDone != NULL ) )
 800ad22:	4b7d      	ldr	r3, [pc, #500]	; (800af18 <RadioIrqProcess+0x2d8>)
 800ad24:	681b      	ldr	r3, [r3, #0]
 800ad26:	2b00      	cmp	r3, #0
 800ad28:	f000 80ec 	beq.w	800af04 <RadioIrqProcess+0x2c4>
 800ad2c:	4b7a      	ldr	r3, [pc, #488]	; (800af18 <RadioIrqProcess+0x2d8>)
 800ad2e:	681b      	ldr	r3, [r3, #0]
 800ad30:	681b      	ldr	r3, [r3, #0]
 800ad32:	2b00      	cmp	r3, #0
 800ad34:	f000 80e6 	beq.w	800af04 <RadioIrqProcess+0x2c4>
      RadioEvents->TxDone( );
 800ad38:	4b77      	ldr	r3, [pc, #476]	; (800af18 <RadioIrqProcess+0x2d8>)
 800ad3a:	681b      	ldr	r3, [r3, #0]
 800ad3c:	681b      	ldr	r3, [r3, #0]
 800ad3e:	4798      	blx	r3
    break;
 800ad40:	e0e0      	b.n	800af04 <RadioIrqProcess+0x2c4>
    TimerStop( &RxTimeoutTimer );
 800ad42:	4876      	ldr	r0, [pc, #472]	; (800af1c <RadioIrqProcess+0x2dc>)
 800ad44:	f001 fc64 	bl	800c610 <UTIL_TIMER_Stop>
    if( SubgRf.RxContinuous == false )
 800ad48:	4b71      	ldr	r3, [pc, #452]	; (800af10 <RadioIrqProcess+0x2d0>)
 800ad4a:	785b      	ldrb	r3, [r3, #1]
 800ad4c:	f083 0301 	eor.w	r3, r3, #1
 800ad50:	b2db      	uxtb	r3, r3
 800ad52:	2b00      	cmp	r3, #0
 800ad54:	d014      	beq.n	800ad80 <RadioIrqProcess+0x140>
      SUBGRF_SetStandby( STDBY_RC );
 800ad56:	2000      	movs	r0, #0
 800ad58:	f000 fb46 	bl	800b3e8 <SUBGRF_SetStandby>
      SUBGRF_WriteRegister( 0x0902, 0x00 );
 800ad5c:	2100      	movs	r1, #0
 800ad5e:	f640 1002 	movw	r0, #2306	; 0x902
 800ad62:	f001 f889 	bl	800be78 <SUBGRF_WriteRegister>
      SUBGRF_WriteRegister( 0x0944, SUBGRF_ReadRegister( 0x0944 ) | ( 1 << 1 ) );
 800ad66:	f640 1044 	movw	r0, #2372	; 0x944
 800ad6a:	f001 f899 	bl	800bea0 <SUBGRF_ReadRegister>
 800ad6e:	4603      	mov	r3, r0
 800ad70:	f043 0302 	orr.w	r3, r3, #2
 800ad74:	b2db      	uxtb	r3, r3
 800ad76:	4619      	mov	r1, r3
 800ad78:	f640 1044 	movw	r0, #2372	; 0x944
 800ad7c:	f001 f87c 	bl	800be78 <SUBGRF_WriteRegister>
    SUBGRF_GetPayload( RadioRxPayload, &size , 255 );
 800ad80:	1dfb      	adds	r3, r7, #7
 800ad82:	22ff      	movs	r2, #255	; 0xff
 800ad84:	4619      	mov	r1, r3
 800ad86:	4866      	ldr	r0, [pc, #408]	; (800af20 <RadioIrqProcess+0x2e0>)
 800ad88:	f000 f9fc 	bl	800b184 <SUBGRF_GetPayload>
    SUBGRF_GetPacketStatus( &(SubgRf.PacketStatus) );
 800ad8c:	4865      	ldr	r0, [pc, #404]	; (800af24 <RadioIrqProcess+0x2e4>)
 800ad8e:	f001 f81f 	bl	800bdd0 <SUBGRF_GetPacketStatus>
    if( ( RadioEvents != NULL ) && ( RadioEvents->RxDone != NULL ) )
 800ad92:	4b61      	ldr	r3, [pc, #388]	; (800af18 <RadioIrqProcess+0x2d8>)
 800ad94:	681b      	ldr	r3, [r3, #0]
 800ad96:	2b00      	cmp	r3, #0
 800ad98:	d027      	beq.n	800adea <RadioIrqProcess+0x1aa>
 800ad9a:	4b5f      	ldr	r3, [pc, #380]	; (800af18 <RadioIrqProcess+0x2d8>)
 800ad9c:	681b      	ldr	r3, [r3, #0]
 800ad9e:	689b      	ldr	r3, [r3, #8]
 800ada0:	2b00      	cmp	r3, #0
 800ada2:	d022      	beq.n	800adea <RadioIrqProcess+0x1aa>
      switch (SubgRf.PacketStatus.packetType)
 800ada4:	4b5a      	ldr	r3, [pc, #360]	; (800af10 <RadioIrqProcess+0x2d0>)
 800ada6:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800adaa:	2b01      	cmp	r3, #1
 800adac:	d10e      	bne.n	800adcc <RadioIrqProcess+0x18c>
        RadioEvents->RxDone( RadioRxPayload, size, SubgRf.PacketStatus.Params.LoRa.RssiPkt, SubgRf.PacketStatus.Params.LoRa.SnrPkt );
 800adae:	4b5a      	ldr	r3, [pc, #360]	; (800af18 <RadioIrqProcess+0x2d8>)
 800adb0:	681b      	ldr	r3, [r3, #0]
 800adb2:	689c      	ldr	r4, [r3, #8]
 800adb4:	79fb      	ldrb	r3, [r7, #7]
 800adb6:	b299      	uxth	r1, r3
 800adb8:	4b55      	ldr	r3, [pc, #340]	; (800af10 <RadioIrqProcess+0x2d0>)
 800adba:	f993 3030 	ldrsb.w	r3, [r3, #48]	; 0x30
 800adbe:	b21a      	sxth	r2, r3
 800adc0:	4b53      	ldr	r3, [pc, #332]	; (800af10 <RadioIrqProcess+0x2d0>)
 800adc2:	f993 3031 	ldrsb.w	r3, [r3, #49]	; 0x31
 800adc6:	4856      	ldr	r0, [pc, #344]	; (800af20 <RadioIrqProcess+0x2e0>)
 800adc8:	47a0      	blx	r4
        break;
 800adca:	e00f      	b.n	800adec <RadioIrqProcess+0x1ac>
        RadioEvents->RxDone( RadioRxPayload, size, SubgRf.PacketStatus.Params.Gfsk.RssiAvg, (int8_t)(SubgRf.PacketStatus.Params.Gfsk.FreqError) );
 800adcc:	4b52      	ldr	r3, [pc, #328]	; (800af18 <RadioIrqProcess+0x2d8>)
 800adce:	681b      	ldr	r3, [r3, #0]
 800add0:	689c      	ldr	r4, [r3, #8]
 800add2:	79fb      	ldrb	r3, [r7, #7]
 800add4:	b299      	uxth	r1, r3
 800add6:	4b4e      	ldr	r3, [pc, #312]	; (800af10 <RadioIrqProcess+0x2d0>)
 800add8:	f993 3029 	ldrsb.w	r3, [r3, #41]	; 0x29
 800addc:	b21a      	sxth	r2, r3
 800adde:	4b4c      	ldr	r3, [pc, #304]	; (800af10 <RadioIrqProcess+0x2d0>)
 800ade0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ade2:	b25b      	sxtb	r3, r3
 800ade4:	484e      	ldr	r0, [pc, #312]	; (800af20 <RadioIrqProcess+0x2e0>)
 800ade6:	47a0      	blx	r4
        break;
 800ade8:	e000      	b.n	800adec <RadioIrqProcess+0x1ac>
    }
 800adea:	bf00      	nop
    break;
 800adec:	e0a1      	b.n	800af32 <RadioIrqProcess+0x2f2>
    if( SubgRf.RxContinuous == false )
 800adee:	4b48      	ldr	r3, [pc, #288]	; (800af10 <RadioIrqProcess+0x2d0>)
 800adf0:	785b      	ldrb	r3, [r3, #1]
 800adf2:	f083 0301 	eor.w	r3, r3, #1
 800adf6:	b2db      	uxtb	r3, r3
 800adf8:	2b00      	cmp	r3, #0
 800adfa:	d002      	beq.n	800ae02 <RadioIrqProcess+0x1c2>
      SUBGRF_SetStandby( STDBY_RC );
 800adfc:	2000      	movs	r0, #0
 800adfe:	f000 faf3 	bl	800b3e8 <SUBGRF_SetStandby>
    if( ( RadioEvents != NULL ) && ( RadioEvents->RxError ) )
 800ae02:	4b45      	ldr	r3, [pc, #276]	; (800af18 <RadioIrqProcess+0x2d8>)
 800ae04:	681b      	ldr	r3, [r3, #0]
 800ae06:	2b00      	cmp	r3, #0
 800ae08:	d07e      	beq.n	800af08 <RadioIrqProcess+0x2c8>
 800ae0a:	4b43      	ldr	r3, [pc, #268]	; (800af18 <RadioIrqProcess+0x2d8>)
 800ae0c:	681b      	ldr	r3, [r3, #0]
 800ae0e:	691b      	ldr	r3, [r3, #16]
 800ae10:	2b00      	cmp	r3, #0
 800ae12:	d079      	beq.n	800af08 <RadioIrqProcess+0x2c8>
      RadioEvents->RxError( );
 800ae14:	4b40      	ldr	r3, [pc, #256]	; (800af18 <RadioIrqProcess+0x2d8>)
 800ae16:	681b      	ldr	r3, [r3, #0]
 800ae18:	691b      	ldr	r3, [r3, #16]
 800ae1a:	4798      	blx	r3
    break;
 800ae1c:	e074      	b.n	800af08 <RadioIrqProcess+0x2c8>
    SUBGRF_SetStandby( STDBY_RC );
 800ae1e:	2000      	movs	r0, #0
 800ae20:	f000 fae2 	bl	800b3e8 <SUBGRF_SetStandby>
    if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 800ae24:	4b3c      	ldr	r3, [pc, #240]	; (800af18 <RadioIrqProcess+0x2d8>)
 800ae26:	681b      	ldr	r3, [r3, #0]
 800ae28:	2b00      	cmp	r3, #0
 800ae2a:	d06f      	beq.n	800af0c <RadioIrqProcess+0x2cc>
 800ae2c:	4b3a      	ldr	r3, [pc, #232]	; (800af18 <RadioIrqProcess+0x2d8>)
 800ae2e:	681b      	ldr	r3, [r3, #0]
 800ae30:	699b      	ldr	r3, [r3, #24]
 800ae32:	2b00      	cmp	r3, #0
 800ae34:	d06a      	beq.n	800af0c <RadioIrqProcess+0x2cc>
      RadioEvents->CadDone( false );
 800ae36:	4b38      	ldr	r3, [pc, #224]	; (800af18 <RadioIrqProcess+0x2d8>)
 800ae38:	681b      	ldr	r3, [r3, #0]
 800ae3a:	699b      	ldr	r3, [r3, #24]
 800ae3c:	2000      	movs	r0, #0
 800ae3e:	4798      	blx	r3
    break;
 800ae40:	e064      	b.n	800af0c <RadioIrqProcess+0x2cc>
    SUBGRF_SetStandby( STDBY_RC );
 800ae42:	2000      	movs	r0, #0
 800ae44:	f000 fad0 	bl	800b3e8 <SUBGRF_SetStandby>
    if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 800ae48:	4b33      	ldr	r3, [pc, #204]	; (800af18 <RadioIrqProcess+0x2d8>)
 800ae4a:	681b      	ldr	r3, [r3, #0]
 800ae4c:	2b00      	cmp	r3, #0
 800ae4e:	d06b      	beq.n	800af28 <RadioIrqProcess+0x2e8>
 800ae50:	4b31      	ldr	r3, [pc, #196]	; (800af18 <RadioIrqProcess+0x2d8>)
 800ae52:	681b      	ldr	r3, [r3, #0]
 800ae54:	699b      	ldr	r3, [r3, #24]
 800ae56:	2b00      	cmp	r3, #0
 800ae58:	d066      	beq.n	800af28 <RadioIrqProcess+0x2e8>
      RadioEvents->CadDone( true );
 800ae5a:	4b2f      	ldr	r3, [pc, #188]	; (800af18 <RadioIrqProcess+0x2d8>)
 800ae5c:	681b      	ldr	r3, [r3, #0]
 800ae5e:	699b      	ldr	r3, [r3, #24]
 800ae60:	2001      	movs	r0, #1
 800ae62:	4798      	blx	r3
    break;
 800ae64:	e060      	b.n	800af28 <RadioIrqProcess+0x2e8>
    if( SUBGRF_GetOperatingMode( ) == MODE_TX )
 800ae66:	f000 f973 	bl	800b150 <SUBGRF_GetOperatingMode>
 800ae6a:	4603      	mov	r3, r0
 800ae6c:	2b04      	cmp	r3, #4
 800ae6e:	d113      	bne.n	800ae98 <RadioIrqProcess+0x258>
      TimerStop( &TxTimeoutTimer );
 800ae70:	4828      	ldr	r0, [pc, #160]	; (800af14 <RadioIrqProcess+0x2d4>)
 800ae72:	f001 fbcd 	bl	800c610 <UTIL_TIMER_Stop>
      SUBGRF_SetStandby( STDBY_RC );
 800ae76:	2000      	movs	r0, #0
 800ae78:	f000 fab6 	bl	800b3e8 <SUBGRF_SetStandby>
      if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 800ae7c:	4b26      	ldr	r3, [pc, #152]	; (800af18 <RadioIrqProcess+0x2d8>)
 800ae7e:	681b      	ldr	r3, [r3, #0]
 800ae80:	2b00      	cmp	r3, #0
 800ae82:	d053      	beq.n	800af2c <RadioIrqProcess+0x2ec>
 800ae84:	4b24      	ldr	r3, [pc, #144]	; (800af18 <RadioIrqProcess+0x2d8>)
 800ae86:	681b      	ldr	r3, [r3, #0]
 800ae88:	685b      	ldr	r3, [r3, #4]
 800ae8a:	2b00      	cmp	r3, #0
 800ae8c:	d04e      	beq.n	800af2c <RadioIrqProcess+0x2ec>
        RadioEvents->TxTimeout( );
 800ae8e:	4b22      	ldr	r3, [pc, #136]	; (800af18 <RadioIrqProcess+0x2d8>)
 800ae90:	681b      	ldr	r3, [r3, #0]
 800ae92:	685b      	ldr	r3, [r3, #4]
 800ae94:	4798      	blx	r3
    break;
 800ae96:	e049      	b.n	800af2c <RadioIrqProcess+0x2ec>
    else if( SUBGRF_GetOperatingMode( ) == MODE_RX )
 800ae98:	f000 f95a 	bl	800b150 <SUBGRF_GetOperatingMode>
 800ae9c:	4603      	mov	r3, r0
 800ae9e:	2b05      	cmp	r3, #5
 800aea0:	d144      	bne.n	800af2c <RadioIrqProcess+0x2ec>
      TimerStop( &RxTimeoutTimer );
 800aea2:	481e      	ldr	r0, [pc, #120]	; (800af1c <RadioIrqProcess+0x2dc>)
 800aea4:	f001 fbb4 	bl	800c610 <UTIL_TIMER_Stop>
      SUBGRF_SetStandby( STDBY_RC );
 800aea8:	2000      	movs	r0, #0
 800aeaa:	f000 fa9d 	bl	800b3e8 <SUBGRF_SetStandby>
      if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 800aeae:	4b1a      	ldr	r3, [pc, #104]	; (800af18 <RadioIrqProcess+0x2d8>)
 800aeb0:	681b      	ldr	r3, [r3, #0]
 800aeb2:	2b00      	cmp	r3, #0
 800aeb4:	d03a      	beq.n	800af2c <RadioIrqProcess+0x2ec>
 800aeb6:	4b18      	ldr	r3, [pc, #96]	; (800af18 <RadioIrqProcess+0x2d8>)
 800aeb8:	681b      	ldr	r3, [r3, #0]
 800aeba:	68db      	ldr	r3, [r3, #12]
 800aebc:	2b00      	cmp	r3, #0
 800aebe:	d035      	beq.n	800af2c <RadioIrqProcess+0x2ec>
        RadioEvents->RxTimeout( );
 800aec0:	4b15      	ldr	r3, [pc, #84]	; (800af18 <RadioIrqProcess+0x2d8>)
 800aec2:	681b      	ldr	r3, [r3, #0]
 800aec4:	68db      	ldr	r3, [r3, #12]
 800aec6:	4798      	blx	r3
    break;
 800aec8:	e030      	b.n	800af2c <RadioIrqProcess+0x2ec>
    TimerStop( &RxTimeoutTimer );
 800aeca:	4814      	ldr	r0, [pc, #80]	; (800af1c <RadioIrqProcess+0x2dc>)
 800aecc:	f001 fba0 	bl	800c610 <UTIL_TIMER_Stop>
    if( SubgRf.RxContinuous == false )
 800aed0:	4b0f      	ldr	r3, [pc, #60]	; (800af10 <RadioIrqProcess+0x2d0>)
 800aed2:	785b      	ldrb	r3, [r3, #1]
 800aed4:	f083 0301 	eor.w	r3, r3, #1
 800aed8:	b2db      	uxtb	r3, r3
 800aeda:	2b00      	cmp	r3, #0
 800aedc:	d002      	beq.n	800aee4 <RadioIrqProcess+0x2a4>
      SUBGRF_SetStandby( STDBY_RC );
 800aede:	2000      	movs	r0, #0
 800aee0:	f000 fa82 	bl	800b3e8 <SUBGRF_SetStandby>
    if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 800aee4:	4b0c      	ldr	r3, [pc, #48]	; (800af18 <RadioIrqProcess+0x2d8>)
 800aee6:	681b      	ldr	r3, [r3, #0]
 800aee8:	2b00      	cmp	r3, #0
 800aeea:	d021      	beq.n	800af30 <RadioIrqProcess+0x2f0>
 800aeec:	4b0a      	ldr	r3, [pc, #40]	; (800af18 <RadioIrqProcess+0x2d8>)
 800aeee:	681b      	ldr	r3, [r3, #0]
 800aef0:	68db      	ldr	r3, [r3, #12]
 800aef2:	2b00      	cmp	r3, #0
 800aef4:	d01c      	beq.n	800af30 <RadioIrqProcess+0x2f0>
      RadioEvents->RxTimeout( );
 800aef6:	4b08      	ldr	r3, [pc, #32]	; (800af18 <RadioIrqProcess+0x2d8>)
 800aef8:	681b      	ldr	r3, [r3, #0]
 800aefa:	68db      	ldr	r3, [r3, #12]
 800aefc:	4798      	blx	r3
    break;
 800aefe:	e017      	b.n	800af30 <RadioIrqProcess+0x2f0>
    break;
 800af00:	bf00      	nop
 800af02:	e016      	b.n	800af32 <RadioIrqProcess+0x2f2>
    break;
 800af04:	bf00      	nop
 800af06:	e014      	b.n	800af32 <RadioIrqProcess+0x2f2>
    break;
 800af08:	bf00      	nop
 800af0a:	e012      	b.n	800af32 <RadioIrqProcess+0x2f2>
    break;
 800af0c:	bf00      	nop
 800af0e:	e010      	b.n	800af32 <RadioIrqProcess+0x2f2>
 800af10:	200027c4 	.word	0x200027c4
 800af14:	2000281c 	.word	0x2000281c
 800af18:	20002650 	.word	0x20002650
 800af1c:	20002834 	.word	0x20002834
 800af20:	20002550 	.word	0x20002550
 800af24:	200027e8 	.word	0x200027e8
    break;
 800af28:	bf00      	nop
 800af2a:	e002      	b.n	800af32 <RadioIrqProcess+0x2f2>
    break;
 800af2c:	bf00      	nop
 800af2e:	e000      	b.n	800af32 <RadioIrqProcess+0x2f2>
    break;
 800af30:	bf00      	nop

  }
}
 800af32:	bf00      	nop
 800af34:	370c      	adds	r7, #12
 800af36:	46bd      	mov	sp, r7
 800af38:	bd90      	pop	{r4, r7, pc}
 800af3a:	bf00      	nop

0800af3c <RadioTxPrbs>:

static void RadioTxPrbs(void )
{
 800af3c:	b580      	push	{r7, lr}
 800af3e:	af00      	add	r7, sp, #0
    SUBGRF_SetSwitch(SubgRf.AntSwitchPaSelect, RFSWITCH_TX);
 800af40:	4b09      	ldr	r3, [pc, #36]	; (800af68 <RadioTxPrbs+0x2c>)
 800af42:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 800af46:	2101      	movs	r1, #1
 800af48:	4618      	mov	r0, r3
 800af4a:	f001 f811 	bl	800bf70 <SUBGRF_SetSwitch>
    Radio.Write(0x6B8, 0x2d);  // sel mode prbs9 instead of preamble
 800af4e:	4b07      	ldr	r3, [pc, #28]	; (800af6c <RadioTxPrbs+0x30>)
 800af50:	212d      	movs	r1, #45	; 0x2d
 800af52:	f44f 60d7 	mov.w	r0, #1720	; 0x6b8
 800af56:	4798      	blx	r3
    SUBGRF_SetTxInfinitePreamble();
 800af58:	f000 fb1a 	bl	800b590 <SUBGRF_SetTxInfinitePreamble>
    SUBGRF_SetTx(0x0fffff);
 800af5c:	4804      	ldr	r0, [pc, #16]	; (800af70 <RadioTxPrbs+0x34>)
 800af5e:	f000 fa61 	bl	800b424 <SUBGRF_SetTx>
}
 800af62:	bf00      	nop
 800af64:	bd80      	pop	{r7, pc}
 800af66:	bf00      	nop
 800af68:	200027c4 	.word	0x200027c4
 800af6c:	0800aa67 	.word	0x0800aa67
 800af70:	000fffff 	.word	0x000fffff

0800af74 <RadioTxCw>:

static void RadioTxCw( int8_t power )
{
 800af74:	b580      	push	{r7, lr}
 800af76:	b084      	sub	sp, #16
 800af78:	af00      	add	r7, sp, #0
 800af7a:	4603      	mov	r3, r0
 800af7c:	71fb      	strb	r3, [r7, #7]
    uint8_t paselect = SUBGRF_SetRfTxPower( power );
 800af7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800af82:	4618      	mov	r0, r3
 800af84:	f001 f81c 	bl	800bfc0 <SUBGRF_SetRfTxPower>
 800af88:	4603      	mov	r3, r0
 800af8a:	73fb      	strb	r3, [r7, #15]
    SUBGRF_SetSwitch( paselect, RFSWITCH_TX);
 800af8c:	7bfb      	ldrb	r3, [r7, #15]
 800af8e:	2101      	movs	r1, #1
 800af90:	4618      	mov	r0, r3
 800af92:	f000 ffed 	bl	800bf70 <SUBGRF_SetSwitch>
    SUBGRF_SetTxContinuousWave();
 800af96:	f000 faef 	bl	800b578 <SUBGRF_SetTxContinuousWave>
}
 800af9a:	bf00      	nop
 800af9c:	3710      	adds	r7, #16
 800af9e:	46bd      	mov	sp, r7
 800afa0:	bd80      	pop	{r7, pc}

0800afa2 <payload_integration>:

static void payload_integration( uint8_t *outBuffer, uint8_t *inBuffer, uint8_t size)
{
 800afa2:	b480      	push	{r7}
 800afa4:	b089      	sub	sp, #36	; 0x24
 800afa6:	af00      	add	r7, sp, #0
 800afa8:	60f8      	str	r0, [r7, #12]
 800afaa:	60b9      	str	r1, [r7, #8]
 800afac:	4613      	mov	r3, r2
 800afae:	71fb      	strb	r3, [r7, #7]
  uint8_t prevInt=0;
 800afb0:	2300      	movs	r3, #0
 800afb2:	77fb      	strb	r3, [r7, #31]
  uint8_t currBit;
  uint8_t index_bit;
  uint8_t index_byte;
  uint8_t index_bit_out;
  uint8_t index_byte_out;
  int i=0;
 800afb4:	2300      	movs	r3, #0
 800afb6:	61bb      	str	r3, [r7, #24]

  for (i=0; i<size; i++)
 800afb8:	2300      	movs	r3, #0
 800afba:	61bb      	str	r3, [r7, #24]
 800afbc:	e011      	b.n	800afe2 <payload_integration+0x40>
  {
    /*reverse all inputs*/
    inBuffer[i]=~inBuffer[i];
 800afbe:	69bb      	ldr	r3, [r7, #24]
 800afc0:	68ba      	ldr	r2, [r7, #8]
 800afc2:	4413      	add	r3, r2
 800afc4:	781a      	ldrb	r2, [r3, #0]
 800afc6:	69bb      	ldr	r3, [r7, #24]
 800afc8:	68b9      	ldr	r1, [r7, #8]
 800afca:	440b      	add	r3, r1
 800afcc:	43d2      	mvns	r2, r2
 800afce:	b2d2      	uxtb	r2, r2
 800afd0:	701a      	strb	r2, [r3, #0]
    /*init outBuffer*/
    outBuffer[i]=0;
 800afd2:	69bb      	ldr	r3, [r7, #24]
 800afd4:	68fa      	ldr	r2, [r7, #12]
 800afd6:	4413      	add	r3, r2
 800afd8:	2200      	movs	r2, #0
 800afda:	701a      	strb	r2, [r3, #0]
  for (i=0; i<size; i++)
 800afdc:	69bb      	ldr	r3, [r7, #24]
 800afde:	3301      	adds	r3, #1
 800afe0:	61bb      	str	r3, [r7, #24]
 800afe2:	79fb      	ldrb	r3, [r7, #7]
 800afe4:	69ba      	ldr	r2, [r7, #24]
 800afe6:	429a      	cmp	r2, r3
 800afe8:	dbe9      	blt.n	800afbe <payload_integration+0x1c>
  }

  for (i=0; i<size*8; i++)
 800afea:	2300      	movs	r3, #0
 800afec:	61bb      	str	r3, [r7, #24]
 800afee:	e049      	b.n	800b084 <payload_integration+0xe2>
  {
    /*index to take bit in inBuffer*/
    index_bit = 7 - (i%8);
 800aff0:	69bb      	ldr	r3, [r7, #24]
 800aff2:	425a      	negs	r2, r3
 800aff4:	f003 0307 	and.w	r3, r3, #7
 800aff8:	f002 0207 	and.w	r2, r2, #7
 800affc:	bf58      	it	pl
 800affe:	4253      	negpl	r3, r2
 800b000:	b2db      	uxtb	r3, r3
 800b002:	f1c3 0307 	rsb	r3, r3, #7
 800b006:	75fb      	strb	r3, [r7, #23]
    index_byte = i / 8;
 800b008:	69bb      	ldr	r3, [r7, #24]
 800b00a:	2b00      	cmp	r3, #0
 800b00c:	da00      	bge.n	800b010 <payload_integration+0x6e>
 800b00e:	3307      	adds	r3, #7
 800b010:	10db      	asrs	r3, r3, #3
 800b012:	75bb      	strb	r3, [r7, #22]
    /*index to place bit in outBuffer is shifted 1 bit rigth*/
    index_bit_out = 7 - ((i+1)%8);
 800b014:	69bb      	ldr	r3, [r7, #24]
 800b016:	3301      	adds	r3, #1
 800b018:	425a      	negs	r2, r3
 800b01a:	f003 0307 	and.w	r3, r3, #7
 800b01e:	f002 0207 	and.w	r2, r2, #7
 800b022:	bf58      	it	pl
 800b024:	4253      	negpl	r3, r2
 800b026:	b2db      	uxtb	r3, r3
 800b028:	f1c3 0307 	rsb	r3, r3, #7
 800b02c:	757b      	strb	r3, [r7, #21]
    index_byte_out = (i+1) / 8;
 800b02e:	69bb      	ldr	r3, [r7, #24]
 800b030:	3301      	adds	r3, #1
 800b032:	2b00      	cmp	r3, #0
 800b034:	da00      	bge.n	800b038 <payload_integration+0x96>
 800b036:	3307      	adds	r3, #7
 800b038:	10db      	asrs	r3, r3, #3
 800b03a:	753b      	strb	r3, [r7, #20]
    /*extract current bit from input*/
    currBit = (inBuffer[index_byte] >> index_bit) & 0x01; 
 800b03c:	7dbb      	ldrb	r3, [r7, #22]
 800b03e:	68ba      	ldr	r2, [r7, #8]
 800b040:	4413      	add	r3, r2
 800b042:	781b      	ldrb	r3, [r3, #0]
 800b044:	461a      	mov	r2, r3
 800b046:	7dfb      	ldrb	r3, [r7, #23]
 800b048:	fa42 f303 	asr.w	r3, r2, r3
 800b04c:	b2db      	uxtb	r3, r3
 800b04e:	f003 0301 	and.w	r3, r3, #1
 800b052:	74fb      	strb	r3, [r7, #19]
    /*integration*/
    prevInt ^= currBit;
 800b054:	7ffa      	ldrb	r2, [r7, #31]
 800b056:	7cfb      	ldrb	r3, [r7, #19]
 800b058:	4053      	eors	r3, r2
 800b05a:	77fb      	strb	r3, [r7, #31]
    /* write result integration in output*/
    outBuffer[index_byte_out]|= (prevInt << index_bit_out);
 800b05c:	7d3b      	ldrb	r3, [r7, #20]
 800b05e:	68fa      	ldr	r2, [r7, #12]
 800b060:	4413      	add	r3, r2
 800b062:	781b      	ldrb	r3, [r3, #0]
 800b064:	b25a      	sxtb	r2, r3
 800b066:	7ff9      	ldrb	r1, [r7, #31]
 800b068:	7d7b      	ldrb	r3, [r7, #21]
 800b06a:	fa01 f303 	lsl.w	r3, r1, r3
 800b06e:	b25b      	sxtb	r3, r3
 800b070:	4313      	orrs	r3, r2
 800b072:	b259      	sxtb	r1, r3
 800b074:	7d3b      	ldrb	r3, [r7, #20]
 800b076:	68fa      	ldr	r2, [r7, #12]
 800b078:	4413      	add	r3, r2
 800b07a:	b2ca      	uxtb	r2, r1
 800b07c:	701a      	strb	r2, [r3, #0]
  for (i=0; i<size*8; i++)
 800b07e:	69bb      	ldr	r3, [r7, #24]
 800b080:	3301      	adds	r3, #1
 800b082:	61bb      	str	r3, [r7, #24]
 800b084:	79fb      	ldrb	r3, [r7, #7]
 800b086:	00db      	lsls	r3, r3, #3
 800b088:	69ba      	ldr	r2, [r7, #24]
 800b08a:	429a      	cmp	r2, r3
 800b08c:	dbb0      	blt.n	800aff0 <payload_integration+0x4e>
  }

  outBuffer[size] =(prevInt<<7) | (prevInt<<6) | (( (!prevInt) & 0x01)<<5) ;
 800b08e:	7ffb      	ldrb	r3, [r7, #31]
 800b090:	01db      	lsls	r3, r3, #7
 800b092:	b25a      	sxtb	r2, r3
 800b094:	7ffb      	ldrb	r3, [r7, #31]
 800b096:	019b      	lsls	r3, r3, #6
 800b098:	b25b      	sxtb	r3, r3
 800b09a:	4313      	orrs	r3, r2
 800b09c:	b25b      	sxtb	r3, r3
 800b09e:	7ffa      	ldrb	r2, [r7, #31]
 800b0a0:	2a00      	cmp	r2, #0
 800b0a2:	d101      	bne.n	800b0a8 <payload_integration+0x106>
 800b0a4:	2220      	movs	r2, #32
 800b0a6:	e000      	b.n	800b0aa <payload_integration+0x108>
 800b0a8:	2200      	movs	r2, #0
 800b0aa:	4313      	orrs	r3, r2
 800b0ac:	b259      	sxtb	r1, r3
 800b0ae:	79fb      	ldrb	r3, [r7, #7]
 800b0b0:	68fa      	ldr	r2, [r7, #12]
 800b0b2:	4413      	add	r3, r2
 800b0b4:	b2ca      	uxtb	r2, r1
 800b0b6:	701a      	strb	r2, [r3, #0]
}
 800b0b8:	bf00      	nop
 800b0ba:	3724      	adds	r7, #36	; 0x24
 800b0bc:	46bd      	mov	sp, r7
 800b0be:	bc80      	pop	{r7}
 800b0c0:	4770      	bx	lr
	...

0800b0c4 <SUBGRF_Init>:
 */
static DioIrqHandler RadioOnDioIrqCb;

/* Exported functions ---------------------------------------------------------*/
void SUBGRF_Init( DioIrqHandler dioIrq )
{
 800b0c4:	b580      	push	{r7, lr}
 800b0c6:	b084      	sub	sp, #16
 800b0c8:	af00      	add	r7, sp, #0
 800b0ca:	6078      	str	r0, [r7, #4]
    if ( dioIrq != NULL)
 800b0cc:	687b      	ldr	r3, [r7, #4]
 800b0ce:	2b00      	cmp	r3, #0
 800b0d0:	d002      	beq.n	800b0d8 <SUBGRF_Init+0x14>
    {
        RadioOnDioIrqCb = dioIrq;
 800b0d2:	4a1c      	ldr	r2, [pc, #112]	; (800b144 <SUBGRF_Init+0x80>)
 800b0d4:	687b      	ldr	r3, [r7, #4]
 800b0d6:	6013      	str	r3, [r2, #0]
    }

    /* set default SMPS current drive to default*/
    Radio_SMPS_Set(SMPS_DRIVE_SETTING_DEFAULT);
 800b0d8:	2002      	movs	r0, #2
 800b0da:	f000 ffac 	bl	800c036 <Radio_SMPS_Set>

    RADIO_INIT();
 800b0de:	f7f6 f8ad 	bl	800123c <MX_SUBGHZ_Init>

    ImageCalibrated = false;
 800b0e2:	4b19      	ldr	r3, [pc, #100]	; (800b148 <SUBGRF_Init+0x84>)
 800b0e4:	2200      	movs	r2, #0
 800b0e6:	701a      	strb	r2, [r3, #0]

    SUBGRF_SetStandby( STDBY_RC );
 800b0e8:	2000      	movs	r0, #0
 800b0ea:	f000 f97d 	bl	800b3e8 <SUBGRF_SetStandby>

    // Initialize TCXO control
    if (1U == RBI_IsTCXO() )
 800b0ee:	f001 f9c1 	bl	800c474 <RBI_IsTCXO>
 800b0f2:	4603      	mov	r3, r0
 800b0f4:	2b01      	cmp	r3, #1
 800b0f6:	d112      	bne.n	800b11e <SUBGRF_Init+0x5a>
    {
        SUBGRF_SetTcxoMode( TCXO_CTRL_VOLTAGE, RBI_GetWakeUpTime() << 6 );// 100 ms
 800b0f8:	f001 f9b5 	bl	800c466 <RBI_GetWakeUpTime>
 800b0fc:	4603      	mov	r3, r0
 800b0fe:	019b      	lsls	r3, r3, #6
 800b100:	4619      	mov	r1, r3
 800b102:	2001      	movs	r0, #1
 800b104:	f000 fb9e 	bl	800b844 <SUBGRF_SetTcxoMode>
        SUBGRF_WriteRegister( REG_XTA_TRIM, 0x00 );
 800b108:	2100      	movs	r1, #0
 800b10a:	f640 1011 	movw	r0, #2321	; 0x911
 800b10e:	f000 feb3 	bl	800be78 <SUBGRF_WriteRegister>

        /*enable calibration for cut1.1 and later*/
        CalibrationParams_t calibParam;
        calibParam.Value = 0x7F;
 800b112:	237f      	movs	r3, #127	; 0x7f
 800b114:	733b      	strb	r3, [r7, #12]
        SUBGRF_Calibrate( calibParam );
 800b116:	7b38      	ldrb	r0, [r7, #12]
 800b118:	f000 faa4 	bl	800b664 <SUBGRF_Calibrate>
 800b11c:	e009      	b.n	800b132 <SUBGRF_Init+0x6e>
    }
    else
    {
        SUBGRF_WriteRegister( REG_XTA_TRIM, XTAL_DEFAULT_CAP_VALUE );
 800b11e:	2120      	movs	r1, #32
 800b120:	f640 1011 	movw	r0, #2321	; 0x911
 800b124:	f000 fea8 	bl	800be78 <SUBGRF_WriteRegister>
        SUBGRF_WriteRegister( REG_XTB_TRIM, XTAL_DEFAULT_CAP_VALUE );
 800b128:	2120      	movs	r1, #32
 800b12a:	f640 1012 	movw	r0, #2322	; 0x912
 800b12e:	f000 fea3 	bl	800be78 <SUBGRF_WriteRegister>
    }
    /* Init RF Switch */
    RBI_Init();
 800b132:	f001 f8f7 	bl	800c324 <RBI_Init>

    OperatingMode = MODE_STDBY_RC;
 800b136:	4b05      	ldr	r3, [pc, #20]	; (800b14c <SUBGRF_Init+0x88>)
 800b138:	2201      	movs	r2, #1
 800b13a:	701a      	strb	r2, [r3, #0]
}
 800b13c:	bf00      	nop
 800b13e:	3710      	adds	r7, #16
 800b140:	46bd      	mov	sp, r7
 800b142:	bd80      	pop	{r7, pc}
 800b144:	20002660 	.word	0x20002660
 800b148:	2000265c 	.word	0x2000265c
 800b14c:	20002654 	.word	0x20002654

0800b150 <SUBGRF_GetOperatingMode>:

RadioOperatingModes_t SUBGRF_GetOperatingMode( void )
{
 800b150:	b480      	push	{r7}
 800b152:	af00      	add	r7, sp, #0
    return OperatingMode;
 800b154:	4b02      	ldr	r3, [pc, #8]	; (800b160 <SUBGRF_GetOperatingMode+0x10>)
 800b156:	781b      	ldrb	r3, [r3, #0]
}
 800b158:	4618      	mov	r0, r3
 800b15a:	46bd      	mov	sp, r7
 800b15c:	bc80      	pop	{r7}
 800b15e:	4770      	bx	lr
 800b160:	20002654 	.word	0x20002654

0800b164 <SUBGRF_SetPayload>:

void SUBGRF_SetPayload( uint8_t *payload, uint8_t size )
{
 800b164:	b580      	push	{r7, lr}
 800b166:	b082      	sub	sp, #8
 800b168:	af00      	add	r7, sp, #0
 800b16a:	6078      	str	r0, [r7, #4]
 800b16c:	460b      	mov	r3, r1
 800b16e:	70fb      	strb	r3, [r7, #3]
    SUBGRF_WriteBuffer( 0x00, payload, size );
 800b170:	78fb      	ldrb	r3, [r7, #3]
 800b172:	461a      	mov	r2, r3
 800b174:	6879      	ldr	r1, [r7, #4]
 800b176:	2000      	movs	r0, #0
 800b178:	f000 fece 	bl	800bf18 <SUBGRF_WriteBuffer>
}
 800b17c:	bf00      	nop
 800b17e:	3708      	adds	r7, #8
 800b180:	46bd      	mov	sp, r7
 800b182:	bd80      	pop	{r7, pc}

0800b184 <SUBGRF_GetPayload>:

uint8_t SUBGRF_GetPayload( uint8_t *buffer, uint8_t *size,  uint8_t maxSize )
{
 800b184:	b580      	push	{r7, lr}
 800b186:	b086      	sub	sp, #24
 800b188:	af00      	add	r7, sp, #0
 800b18a:	60f8      	str	r0, [r7, #12]
 800b18c:	60b9      	str	r1, [r7, #8]
 800b18e:	4613      	mov	r3, r2
 800b190:	71fb      	strb	r3, [r7, #7]
    uint8_t offset = 0;
 800b192:	2300      	movs	r3, #0
 800b194:	75fb      	strb	r3, [r7, #23]

    SUBGRF_GetRxBufferStatus( size, &offset );
 800b196:	f107 0317 	add.w	r3, r7, #23
 800b19a:	4619      	mov	r1, r3
 800b19c:	68b8      	ldr	r0, [r7, #8]
 800b19e:	f000 fde9 	bl	800bd74 <SUBGRF_GetRxBufferStatus>
    if( *size > maxSize )
 800b1a2:	68bb      	ldr	r3, [r7, #8]
 800b1a4:	781b      	ldrb	r3, [r3, #0]
 800b1a6:	79fa      	ldrb	r2, [r7, #7]
 800b1a8:	429a      	cmp	r2, r3
 800b1aa:	d201      	bcs.n	800b1b0 <SUBGRF_GetPayload+0x2c>
    {
        return 1;
 800b1ac:	2301      	movs	r3, #1
 800b1ae:	e007      	b.n	800b1c0 <SUBGRF_GetPayload+0x3c>
    }
    SUBGRF_ReadBuffer( offset, buffer, *size );
 800b1b0:	7df8      	ldrb	r0, [r7, #23]
 800b1b2:	68bb      	ldr	r3, [r7, #8]
 800b1b4:	781b      	ldrb	r3, [r3, #0]
 800b1b6:	461a      	mov	r2, r3
 800b1b8:	68f9      	ldr	r1, [r7, #12]
 800b1ba:	f000 fec3 	bl	800bf44 <SUBGRF_ReadBuffer>
    return 0;
 800b1be:	2300      	movs	r3, #0
}
 800b1c0:	4618      	mov	r0, r3
 800b1c2:	3718      	adds	r7, #24
 800b1c4:	46bd      	mov	sp, r7
 800b1c6:	bd80      	pop	{r7, pc}

0800b1c8 <SUBGRF_SendPayload>:

void SUBGRF_SendPayload( uint8_t *payload, uint8_t size, uint32_t timeout)
{
 800b1c8:	b580      	push	{r7, lr}
 800b1ca:	b084      	sub	sp, #16
 800b1cc:	af00      	add	r7, sp, #0
 800b1ce:	60f8      	str	r0, [r7, #12]
 800b1d0:	460b      	mov	r3, r1
 800b1d2:	607a      	str	r2, [r7, #4]
 800b1d4:	72fb      	strb	r3, [r7, #11]
    SUBGRF_SetPayload( payload, size );
 800b1d6:	7afb      	ldrb	r3, [r7, #11]
 800b1d8:	4619      	mov	r1, r3
 800b1da:	68f8      	ldr	r0, [r7, #12]
 800b1dc:	f7ff ffc2 	bl	800b164 <SUBGRF_SetPayload>
    SUBGRF_SetTx( timeout );
 800b1e0:	6878      	ldr	r0, [r7, #4]
 800b1e2:	f000 f91f 	bl	800b424 <SUBGRF_SetTx>
}
 800b1e6:	bf00      	nop
 800b1e8:	3710      	adds	r7, #16
 800b1ea:	46bd      	mov	sp, r7
 800b1ec:	bd80      	pop	{r7, pc}

0800b1ee <SUBGRF_SetSyncWord>:

uint8_t SUBGRF_SetSyncWord( uint8_t *syncWord )
{
 800b1ee:	b580      	push	{r7, lr}
 800b1f0:	b082      	sub	sp, #8
 800b1f2:	af00      	add	r7, sp, #0
 800b1f4:	6078      	str	r0, [r7, #4]
    SUBGRF_WriteRegisters( REG_LR_SYNCWORDBASEADDRESS, syncWord, 8 );
 800b1f6:	2208      	movs	r2, #8
 800b1f8:	6879      	ldr	r1, [r7, #4]
 800b1fa:	f44f 60d8 	mov.w	r0, #1728	; 0x6c0
 800b1fe:	f000 fe63 	bl	800bec8 <SUBGRF_WriteRegisters>
    return 0;
 800b202:	2300      	movs	r3, #0
}
 800b204:	4618      	mov	r0, r3
 800b206:	3708      	adds	r7, #8
 800b208:	46bd      	mov	sp, r7
 800b20a:	bd80      	pop	{r7, pc}

0800b20c <SUBGRF_SetCrcSeed>:

void SUBGRF_SetCrcSeed( uint16_t seed )
{
 800b20c:	b580      	push	{r7, lr}
 800b20e:	b084      	sub	sp, #16
 800b210:	af00      	add	r7, sp, #0
 800b212:	4603      	mov	r3, r0
 800b214:	80fb      	strh	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = ( uint8_t )( ( seed >> 8 ) & 0xFF );
 800b216:	88fb      	ldrh	r3, [r7, #6]
 800b218:	0a1b      	lsrs	r3, r3, #8
 800b21a:	b29b      	uxth	r3, r3
 800b21c:	b2db      	uxtb	r3, r3
 800b21e:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( seed & 0xFF );
 800b220:	88fb      	ldrh	r3, [r7, #6]
 800b222:	b2db      	uxtb	r3, r3
 800b224:	737b      	strb	r3, [r7, #13]

    switch( SUBGRF_GetPacketType( ) )
 800b226:	f000 fb93 	bl	800b950 <SUBGRF_GetPacketType>
 800b22a:	4603      	mov	r3, r0
 800b22c:	2b00      	cmp	r3, #0
 800b22e:	d108      	bne.n	800b242 <SUBGRF_SetCrcSeed+0x36>
    {
        case PACKET_TYPE_GFSK:
            SUBGRF_WriteRegisters( REG_LR_CRCSEEDBASEADDR, buf, 2 );
 800b230:	f107 030c 	add.w	r3, r7, #12
 800b234:	2202      	movs	r2, #2
 800b236:	4619      	mov	r1, r3
 800b238:	f240 60bc 	movw	r0, #1724	; 0x6bc
 800b23c:	f000 fe44 	bl	800bec8 <SUBGRF_WriteRegisters>
            break;
 800b240:	e000      	b.n	800b244 <SUBGRF_SetCrcSeed+0x38>

        default:
            break;
 800b242:	bf00      	nop
    }
}
 800b244:	bf00      	nop
 800b246:	3710      	adds	r7, #16
 800b248:	46bd      	mov	sp, r7
 800b24a:	bd80      	pop	{r7, pc}

0800b24c <SUBGRF_SetCrcPolynomial>:

void SUBGRF_SetCrcPolynomial( uint16_t polynomial )
{
 800b24c:	b580      	push	{r7, lr}
 800b24e:	b084      	sub	sp, #16
 800b250:	af00      	add	r7, sp, #0
 800b252:	4603      	mov	r3, r0
 800b254:	80fb      	strh	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = ( uint8_t )( ( polynomial >> 8 ) & 0xFF );
 800b256:	88fb      	ldrh	r3, [r7, #6]
 800b258:	0a1b      	lsrs	r3, r3, #8
 800b25a:	b29b      	uxth	r3, r3
 800b25c:	b2db      	uxtb	r3, r3
 800b25e:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( polynomial & 0xFF );
 800b260:	88fb      	ldrh	r3, [r7, #6]
 800b262:	b2db      	uxtb	r3, r3
 800b264:	737b      	strb	r3, [r7, #13]

    switch( SUBGRF_GetPacketType( ) )
 800b266:	f000 fb73 	bl	800b950 <SUBGRF_GetPacketType>
 800b26a:	4603      	mov	r3, r0
 800b26c:	2b00      	cmp	r3, #0
 800b26e:	d108      	bne.n	800b282 <SUBGRF_SetCrcPolynomial+0x36>
    {
        case PACKET_TYPE_GFSK:
            SUBGRF_WriteRegisters( REG_LR_CRCPOLYBASEADDR, buf, 2 );
 800b270:	f107 030c 	add.w	r3, r7, #12
 800b274:	2202      	movs	r2, #2
 800b276:	4619      	mov	r1, r3
 800b278:	f240 60be 	movw	r0, #1726	; 0x6be
 800b27c:	f000 fe24 	bl	800bec8 <SUBGRF_WriteRegisters>
            break;
 800b280:	e000      	b.n	800b284 <SUBGRF_SetCrcPolynomial+0x38>

        default:
            break;
 800b282:	bf00      	nop
    }
}
 800b284:	bf00      	nop
 800b286:	3710      	adds	r7, #16
 800b288:	46bd      	mov	sp, r7
 800b28a:	bd80      	pop	{r7, pc}

0800b28c <SUBGRF_SetWhiteningSeed>:

void SUBGRF_SetWhiteningSeed( uint16_t seed )
{
 800b28c:	b580      	push	{r7, lr}
 800b28e:	b084      	sub	sp, #16
 800b290:	af00      	add	r7, sp, #0
 800b292:	4603      	mov	r3, r0
 800b294:	80fb      	strh	r3, [r7, #6]
    uint8_t regValue = 0;
 800b296:	2300      	movs	r3, #0
 800b298:	73fb      	strb	r3, [r7, #15]

    switch( SUBGRF_GetPacketType( ) )
 800b29a:	f000 fb59 	bl	800b950 <SUBGRF_GetPacketType>
 800b29e:	4603      	mov	r3, r0
 800b2a0:	2b00      	cmp	r3, #0
 800b2a2:	d121      	bne.n	800b2e8 <SUBGRF_SetWhiteningSeed+0x5c>
    {
        case PACKET_TYPE_GFSK:
            regValue = SUBGRF_ReadRegister( REG_LR_WHITSEEDBASEADDR_MSB ) & 0xFE;
 800b2a4:	f44f 60d7 	mov.w	r0, #1720	; 0x6b8
 800b2a8:	f000 fdfa 	bl	800bea0 <SUBGRF_ReadRegister>
 800b2ac:	4603      	mov	r3, r0
 800b2ae:	f023 0301 	bic.w	r3, r3, #1
 800b2b2:	73fb      	strb	r3, [r7, #15]
            regValue = ( ( seed >> 8 ) & 0x01 ) | regValue;
 800b2b4:	88fb      	ldrh	r3, [r7, #6]
 800b2b6:	0a1b      	lsrs	r3, r3, #8
 800b2b8:	b29b      	uxth	r3, r3
 800b2ba:	b25b      	sxtb	r3, r3
 800b2bc:	f003 0301 	and.w	r3, r3, #1
 800b2c0:	b25a      	sxtb	r2, r3
 800b2c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b2c6:	4313      	orrs	r3, r2
 800b2c8:	b25b      	sxtb	r3, r3
 800b2ca:	73fb      	strb	r3, [r7, #15]
            SUBGRF_WriteRegister( REG_LR_WHITSEEDBASEADDR_MSB, regValue ); // only 1 bit.
 800b2cc:	7bfb      	ldrb	r3, [r7, #15]
 800b2ce:	4619      	mov	r1, r3
 800b2d0:	f44f 60d7 	mov.w	r0, #1720	; 0x6b8
 800b2d4:	f000 fdd0 	bl	800be78 <SUBGRF_WriteRegister>
            SUBGRF_WriteRegister( REG_LR_WHITSEEDBASEADDR_LSB, (uint8_t)seed );
 800b2d8:	88fb      	ldrh	r3, [r7, #6]
 800b2da:	b2db      	uxtb	r3, r3
 800b2dc:	4619      	mov	r1, r3
 800b2de:	f240 60b9 	movw	r0, #1721	; 0x6b9
 800b2e2:	f000 fdc9 	bl	800be78 <SUBGRF_WriteRegister>
            break;
 800b2e6:	e000      	b.n	800b2ea <SUBGRF_SetWhiteningSeed+0x5e>

        default:
            break;
 800b2e8:	bf00      	nop
    }
}
 800b2ea:	bf00      	nop
 800b2ec:	3710      	adds	r7, #16
 800b2ee:	46bd      	mov	sp, r7
 800b2f0:	bd80      	pop	{r7, pc}

0800b2f2 <SUBGRF_GetRandom>:

uint32_t SUBGRF_GetRandom( void )
{
 800b2f2:	b580      	push	{r7, lr}
 800b2f4:	b082      	sub	sp, #8
 800b2f6:	af00      	add	r7, sp, #0
    uint32_t number = 0;
 800b2f8:	2300      	movs	r3, #0
 800b2fa:	603b      	str	r3, [r7, #0]
    uint8_t regAnaLna = 0;
 800b2fc:	2300      	movs	r3, #0
 800b2fe:	71fb      	strb	r3, [r7, #7]
    uint8_t regAnaMixer = 0;
 800b300:	2300      	movs	r3, #0
 800b302:	71bb      	strb	r3, [r7, #6]

    regAnaLna = SUBGRF_ReadRegister( REG_ANA_LNA );
 800b304:	f640 00e2 	movw	r0, #2274	; 0x8e2
 800b308:	f000 fdca 	bl	800bea0 <SUBGRF_ReadRegister>
 800b30c:	4603      	mov	r3, r0
 800b30e:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteRegister( REG_ANA_LNA, regAnaLna & ~( 1 << 0 ) );
 800b310:	79fb      	ldrb	r3, [r7, #7]
 800b312:	f023 0301 	bic.w	r3, r3, #1
 800b316:	b2db      	uxtb	r3, r3
 800b318:	4619      	mov	r1, r3
 800b31a:	f640 00e2 	movw	r0, #2274	; 0x8e2
 800b31e:	f000 fdab 	bl	800be78 <SUBGRF_WriteRegister>

    regAnaMixer = SUBGRF_ReadRegister( REG_ANA_MIXER );
 800b322:	f640 00e5 	movw	r0, #2277	; 0x8e5
 800b326:	f000 fdbb 	bl	800bea0 <SUBGRF_ReadRegister>
 800b32a:	4603      	mov	r3, r0
 800b32c:	71bb      	strb	r3, [r7, #6]
    SUBGRF_WriteRegister( REG_ANA_MIXER, regAnaMixer & ~( 1 << 7 ) );
 800b32e:	79bb      	ldrb	r3, [r7, #6]
 800b330:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b334:	b2db      	uxtb	r3, r3
 800b336:	4619      	mov	r1, r3
 800b338:	f640 00e5 	movw	r0, #2277	; 0x8e5
 800b33c:	f000 fd9c 	bl	800be78 <SUBGRF_WriteRegister>

    // Set radio in continuous reception
    SUBGRF_SetRx( 0xFFFFFF ); // Rx Continuous
 800b340:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
 800b344:	f000 f890 	bl	800b468 <SUBGRF_SetRx>

    SUBGRF_ReadRegisters( RANDOM_NUMBER_GENERATORBASEADDR, ( uint8_t* )&number, 4 );
 800b348:	463b      	mov	r3, r7
 800b34a:	2204      	movs	r2, #4
 800b34c:	4619      	mov	r1, r3
 800b34e:	f640 0019 	movw	r0, #2073	; 0x819
 800b352:	f000 fdcd 	bl	800bef0 <SUBGRF_ReadRegisters>

    SUBGRF_SetStandby( STDBY_RC );
 800b356:	2000      	movs	r0, #0
 800b358:	f000 f846 	bl	800b3e8 <SUBGRF_SetStandby>

    SUBGRF_WriteRegister( REG_ANA_LNA, regAnaLna );
 800b35c:	79fb      	ldrb	r3, [r7, #7]
 800b35e:	4619      	mov	r1, r3
 800b360:	f640 00e2 	movw	r0, #2274	; 0x8e2
 800b364:	f000 fd88 	bl	800be78 <SUBGRF_WriteRegister>
    SUBGRF_WriteRegister( REG_ANA_MIXER, regAnaMixer );
 800b368:	79bb      	ldrb	r3, [r7, #6]
 800b36a:	4619      	mov	r1, r3
 800b36c:	f640 00e5 	movw	r0, #2277	; 0x8e5
 800b370:	f000 fd82 	bl	800be78 <SUBGRF_WriteRegister>

    return number;
 800b374:	683b      	ldr	r3, [r7, #0]
}
 800b376:	4618      	mov	r0, r3
 800b378:	3708      	adds	r7, #8
 800b37a:	46bd      	mov	sp, r7
 800b37c:	bd80      	pop	{r7, pc}
	...

0800b380 <SUBGRF_SetSleep>:

void SUBGRF_SetSleep( SleepParams_t sleepConfig )
{
 800b380:	b580      	push	{r7, lr}
 800b382:	b084      	sub	sp, #16
 800b384:	af00      	add	r7, sp, #0
 800b386:	7138      	strb	r0, [r7, #4]
    /* switch the antenna OFF by SW */
    RBI_ConfigRFSwitch(RBI_SWITCH_OFF);
 800b388:	2000      	movs	r0, #0
 800b38a:	f001 f809 	bl	800c3a0 <RBI_ConfigRFSwitch>

    Radio_SMPS_Set(SMPS_DRIVE_SETTING_DEFAULT);
 800b38e:	2002      	movs	r0, #2
 800b390:	f000 fe51 	bl	800c036 <Radio_SMPS_Set>

    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 800b394:	793b      	ldrb	r3, [r7, #4]
 800b396:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800b39a:	b2db      	uxtb	r3, r3
 800b39c:	009b      	lsls	r3, r3, #2
 800b39e:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )sleepConfig.Fields.Reset << 1 ) |
 800b3a0:	793b      	ldrb	r3, [r7, #4]
 800b3a2:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800b3a6:	b2db      	uxtb	r3, r3
 800b3a8:	005b      	lsls	r3, r3, #1
    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 800b3aa:	b25b      	sxtb	r3, r3
 800b3ac:	4313      	orrs	r3, r2
 800b3ae:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )sleepConfig.Fields.WakeUpRTC ) );
 800b3b0:	793b      	ldrb	r3, [r7, #4]
 800b3b2:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800b3b6:	b2db      	uxtb	r3, r3
 800b3b8:	b25b      	sxtb	r3, r3
                      ( ( uint8_t )sleepConfig.Fields.Reset << 1 ) |
 800b3ba:	4313      	orrs	r3, r2
 800b3bc:	b25b      	sxtb	r3, r3
 800b3be:	b2db      	uxtb	r3, r3
    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 800b3c0:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_SET_SLEEP, &value, 1 );
 800b3c2:	f107 020f 	add.w	r2, r7, #15
 800b3c6:	2301      	movs	r3, #1
 800b3c8:	2184      	movs	r1, #132	; 0x84
 800b3ca:	4805      	ldr	r0, [pc, #20]	; (800b3e0 <SUBGRF_SetSleep+0x60>)
 800b3cc:	f7f8 fa5c 	bl	8003888 <HAL_SUBGHZ_ExecSetCmd>
    OperatingMode = MODE_SLEEP;
 800b3d0:	4b04      	ldr	r3, [pc, #16]	; (800b3e4 <SUBGRF_SetSleep+0x64>)
 800b3d2:	2200      	movs	r2, #0
 800b3d4:	701a      	strb	r2, [r3, #0]
}
 800b3d6:	bf00      	nop
 800b3d8:	3710      	adds	r7, #16
 800b3da:	46bd      	mov	sp, r7
 800b3dc:	bd80      	pop	{r7, pc}
 800b3de:	bf00      	nop
 800b3e0:	200026e0 	.word	0x200026e0
 800b3e4:	20002654 	.word	0x20002654

0800b3e8 <SUBGRF_SetStandby>:

void SUBGRF_SetStandby( RadioStandbyModes_t standbyConfig )
{
 800b3e8:	b580      	push	{r7, lr}
 800b3ea:	b082      	sub	sp, #8
 800b3ec:	af00      	add	r7, sp, #0
 800b3ee:	4603      	mov	r3, r0
 800b3f0:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_STANDBY, ( uint8_t* )&standbyConfig, 1 );
 800b3f2:	1dfa      	adds	r2, r7, #7
 800b3f4:	2301      	movs	r3, #1
 800b3f6:	2180      	movs	r1, #128	; 0x80
 800b3f8:	4808      	ldr	r0, [pc, #32]	; (800b41c <SUBGRF_SetStandby+0x34>)
 800b3fa:	f7f8 fa45 	bl	8003888 <HAL_SUBGHZ_ExecSetCmd>
    if( standbyConfig == STDBY_RC )
 800b3fe:	79fb      	ldrb	r3, [r7, #7]
 800b400:	2b00      	cmp	r3, #0
 800b402:	d103      	bne.n	800b40c <SUBGRF_SetStandby+0x24>
    {
        OperatingMode = MODE_STDBY_RC;
 800b404:	4b06      	ldr	r3, [pc, #24]	; (800b420 <SUBGRF_SetStandby+0x38>)
 800b406:	2201      	movs	r2, #1
 800b408:	701a      	strb	r2, [r3, #0]
    }
    else
    {
        OperatingMode = MODE_STDBY_XOSC;
    }
}
 800b40a:	e002      	b.n	800b412 <SUBGRF_SetStandby+0x2a>
        OperatingMode = MODE_STDBY_XOSC;
 800b40c:	4b04      	ldr	r3, [pc, #16]	; (800b420 <SUBGRF_SetStandby+0x38>)
 800b40e:	2202      	movs	r2, #2
 800b410:	701a      	strb	r2, [r3, #0]
}
 800b412:	bf00      	nop
 800b414:	3708      	adds	r7, #8
 800b416:	46bd      	mov	sp, r7
 800b418:	bd80      	pop	{r7, pc}
 800b41a:	bf00      	nop
 800b41c:	200026e0 	.word	0x200026e0
 800b420:	20002654 	.word	0x20002654

0800b424 <SUBGRF_SetTx>:
    SUBGRF_WriteCommand( RADIO_SET_FS, 0, 0 );
    OperatingMode = MODE_FS;
}

void SUBGRF_SetTx( uint32_t timeout )
{
 800b424:	b580      	push	{r7, lr}
 800b426:	b084      	sub	sp, #16
 800b428:	af00      	add	r7, sp, #0
 800b42a:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_TX;
 800b42c:	4b0c      	ldr	r3, [pc, #48]	; (800b460 <SUBGRF_SetTx+0x3c>)
 800b42e:	2204      	movs	r2, #4
 800b430:	701a      	strb	r2, [r3, #0]

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 800b432:	687b      	ldr	r3, [r7, #4]
 800b434:	0c1b      	lsrs	r3, r3, #16
 800b436:	b2db      	uxtb	r3, r3
 800b438:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 800b43a:	687b      	ldr	r3, [r7, #4]
 800b43c:	0a1b      	lsrs	r3, r3, #8
 800b43e:	b2db      	uxtb	r3, r3
 800b440:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 800b442:	687b      	ldr	r3, [r7, #4]
 800b444:	b2db      	uxtb	r3, r3
 800b446:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_TX, buf, 3 );
 800b448:	f107 020c 	add.w	r2, r7, #12
 800b44c:	2303      	movs	r3, #3
 800b44e:	2183      	movs	r1, #131	; 0x83
 800b450:	4804      	ldr	r0, [pc, #16]	; (800b464 <SUBGRF_SetTx+0x40>)
 800b452:	f7f8 fa19 	bl	8003888 <HAL_SUBGHZ_ExecSetCmd>
}
 800b456:	bf00      	nop
 800b458:	3710      	adds	r7, #16
 800b45a:	46bd      	mov	sp, r7
 800b45c:	bd80      	pop	{r7, pc}
 800b45e:	bf00      	nop
 800b460:	20002654 	.word	0x20002654
 800b464:	200026e0 	.word	0x200026e0

0800b468 <SUBGRF_SetRx>:

void SUBGRF_SetRx( uint32_t timeout )
{
 800b468:	b580      	push	{r7, lr}
 800b46a:	b084      	sub	sp, #16
 800b46c:	af00      	add	r7, sp, #0
 800b46e:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_RX;
 800b470:	4b0c      	ldr	r3, [pc, #48]	; (800b4a4 <SUBGRF_SetRx+0x3c>)
 800b472:	2205      	movs	r2, #5
 800b474:	701a      	strb	r2, [r3, #0]

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 800b476:	687b      	ldr	r3, [r7, #4]
 800b478:	0c1b      	lsrs	r3, r3, #16
 800b47a:	b2db      	uxtb	r3, r3
 800b47c:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 800b47e:	687b      	ldr	r3, [r7, #4]
 800b480:	0a1b      	lsrs	r3, r3, #8
 800b482:	b2db      	uxtb	r3, r3
 800b484:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 800b486:	687b      	ldr	r3, [r7, #4]
 800b488:	b2db      	uxtb	r3, r3
 800b48a:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_RX, buf, 3 );
 800b48c:	f107 020c 	add.w	r2, r7, #12
 800b490:	2303      	movs	r3, #3
 800b492:	2182      	movs	r1, #130	; 0x82
 800b494:	4804      	ldr	r0, [pc, #16]	; (800b4a8 <SUBGRF_SetRx+0x40>)
 800b496:	f7f8 f9f7 	bl	8003888 <HAL_SUBGHZ_ExecSetCmd>
}
 800b49a:	bf00      	nop
 800b49c:	3710      	adds	r7, #16
 800b49e:	46bd      	mov	sp, r7
 800b4a0:	bd80      	pop	{r7, pc}
 800b4a2:	bf00      	nop
 800b4a4:	20002654 	.word	0x20002654
 800b4a8:	200026e0 	.word	0x200026e0

0800b4ac <SUBGRF_SetRxBoosted>:

void SUBGRF_SetRxBoosted( uint32_t timeout )
{
 800b4ac:	b580      	push	{r7, lr}
 800b4ae:	b084      	sub	sp, #16
 800b4b0:	af00      	add	r7, sp, #0
 800b4b2:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_RX;
 800b4b4:	4b0e      	ldr	r3, [pc, #56]	; (800b4f0 <SUBGRF_SetRxBoosted+0x44>)
 800b4b6:	2205      	movs	r2, #5
 800b4b8:	701a      	strb	r2, [r3, #0]

    /* ST_WORKAROUND_BEGIN: Sigfox patch > 0x96 replaced by 0x97 */
    SUBGRF_WriteRegister( REG_RX_GAIN, 0x97 ); // max LNA gain, increase current by ~2mA for around ~3dB in sensitivity
 800b4ba:	2197      	movs	r1, #151	; 0x97
 800b4bc:	f640 00ac 	movw	r0, #2220	; 0x8ac
 800b4c0:	f000 fcda 	bl	800be78 <SUBGRF_WriteRegister>
    /* ST_WORKAROUND_END */

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 800b4c4:	687b      	ldr	r3, [r7, #4]
 800b4c6:	0c1b      	lsrs	r3, r3, #16
 800b4c8:	b2db      	uxtb	r3, r3
 800b4ca:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 800b4cc:	687b      	ldr	r3, [r7, #4]
 800b4ce:	0a1b      	lsrs	r3, r3, #8
 800b4d0:	b2db      	uxtb	r3, r3
 800b4d2:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 800b4d4:	687b      	ldr	r3, [r7, #4]
 800b4d6:	b2db      	uxtb	r3, r3
 800b4d8:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_RX, buf, 3 );
 800b4da:	f107 020c 	add.w	r2, r7, #12
 800b4de:	2303      	movs	r3, #3
 800b4e0:	2182      	movs	r1, #130	; 0x82
 800b4e2:	4804      	ldr	r0, [pc, #16]	; (800b4f4 <SUBGRF_SetRxBoosted+0x48>)
 800b4e4:	f7f8 f9d0 	bl	8003888 <HAL_SUBGHZ_ExecSetCmd>
}
 800b4e8:	bf00      	nop
 800b4ea:	3710      	adds	r7, #16
 800b4ec:	46bd      	mov	sp, r7
 800b4ee:	bd80      	pop	{r7, pc}
 800b4f0:	20002654 	.word	0x20002654
 800b4f4:	200026e0 	.word	0x200026e0

0800b4f8 <SUBGRF_SetRxDutyCycle>:

void SUBGRF_SetRxDutyCycle( uint32_t rxTime, uint32_t sleepTime )
{
 800b4f8:	b580      	push	{r7, lr}
 800b4fa:	b084      	sub	sp, #16
 800b4fc:	af00      	add	r7, sp, #0
 800b4fe:	6078      	str	r0, [r7, #4]
 800b500:	6039      	str	r1, [r7, #0]
    uint8_t buf[6];

    buf[0] = ( uint8_t )( ( rxTime >> 16 ) & 0xFF );
 800b502:	687b      	ldr	r3, [r7, #4]
 800b504:	0c1b      	lsrs	r3, r3, #16
 800b506:	b2db      	uxtb	r3, r3
 800b508:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( ( rxTime >> 8 ) & 0xFF );
 800b50a:	687b      	ldr	r3, [r7, #4]
 800b50c:	0a1b      	lsrs	r3, r3, #8
 800b50e:	b2db      	uxtb	r3, r3
 800b510:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( rxTime & 0xFF );
 800b512:	687b      	ldr	r3, [r7, #4]
 800b514:	b2db      	uxtb	r3, r3
 800b516:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( ( sleepTime >> 16 ) & 0xFF );
 800b518:	683b      	ldr	r3, [r7, #0]
 800b51a:	0c1b      	lsrs	r3, r3, #16
 800b51c:	b2db      	uxtb	r3, r3
 800b51e:	72fb      	strb	r3, [r7, #11]
    buf[4] = ( uint8_t )( ( sleepTime >> 8 ) & 0xFF );
 800b520:	683b      	ldr	r3, [r7, #0]
 800b522:	0a1b      	lsrs	r3, r3, #8
 800b524:	b2db      	uxtb	r3, r3
 800b526:	733b      	strb	r3, [r7, #12]
    buf[5] = ( uint8_t )( sleepTime & 0xFF );
 800b528:	683b      	ldr	r3, [r7, #0]
 800b52a:	b2db      	uxtb	r3, r3
 800b52c:	737b      	strb	r3, [r7, #13]
    SUBGRF_WriteCommand( RADIO_SET_RXDUTYCYCLE, buf, 6 );
 800b52e:	f107 0208 	add.w	r2, r7, #8
 800b532:	2306      	movs	r3, #6
 800b534:	2194      	movs	r1, #148	; 0x94
 800b536:	4805      	ldr	r0, [pc, #20]	; (800b54c <SUBGRF_SetRxDutyCycle+0x54>)
 800b538:	f7f8 f9a6 	bl	8003888 <HAL_SUBGHZ_ExecSetCmd>
    OperatingMode = MODE_RX_DC;
 800b53c:	4b04      	ldr	r3, [pc, #16]	; (800b550 <SUBGRF_SetRxDutyCycle+0x58>)
 800b53e:	2206      	movs	r2, #6
 800b540:	701a      	strb	r2, [r3, #0]
}
 800b542:	bf00      	nop
 800b544:	3710      	adds	r7, #16
 800b546:	46bd      	mov	sp, r7
 800b548:	bd80      	pop	{r7, pc}
 800b54a:	bf00      	nop
 800b54c:	200026e0 	.word	0x200026e0
 800b550:	20002654 	.word	0x20002654

0800b554 <SUBGRF_SetCad>:

void SUBGRF_SetCad( void )
{
 800b554:	b580      	push	{r7, lr}
 800b556:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_CAD, 0, 0 );
 800b558:	2300      	movs	r3, #0
 800b55a:	2200      	movs	r2, #0
 800b55c:	21c5      	movs	r1, #197	; 0xc5
 800b55e:	4804      	ldr	r0, [pc, #16]	; (800b570 <SUBGRF_SetCad+0x1c>)
 800b560:	f7f8 f992 	bl	8003888 <HAL_SUBGHZ_ExecSetCmd>
    OperatingMode = MODE_CAD;
 800b564:	4b03      	ldr	r3, [pc, #12]	; (800b574 <SUBGRF_SetCad+0x20>)
 800b566:	2207      	movs	r2, #7
 800b568:	701a      	strb	r2, [r3, #0]
}
 800b56a:	bf00      	nop
 800b56c:	bd80      	pop	{r7, pc}
 800b56e:	bf00      	nop
 800b570:	200026e0 	.word	0x200026e0
 800b574:	20002654 	.word	0x20002654

0800b578 <SUBGRF_SetTxContinuousWave>:

void SUBGRF_SetTxContinuousWave( void )
{
 800b578:	b580      	push	{r7, lr}
 800b57a:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_TXCONTINUOUSWAVE, 0, 0 );
 800b57c:	2300      	movs	r3, #0
 800b57e:	2200      	movs	r2, #0
 800b580:	21d1      	movs	r1, #209	; 0xd1
 800b582:	4802      	ldr	r0, [pc, #8]	; (800b58c <SUBGRF_SetTxContinuousWave+0x14>)
 800b584:	f7f8 f980 	bl	8003888 <HAL_SUBGHZ_ExecSetCmd>
}
 800b588:	bf00      	nop
 800b58a:	bd80      	pop	{r7, pc}
 800b58c:	200026e0 	.word	0x200026e0

0800b590 <SUBGRF_SetTxInfinitePreamble>:

void SUBGRF_SetTxInfinitePreamble( void )
{
 800b590:	b580      	push	{r7, lr}
 800b592:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_TXCONTINUOUSPREAMBLE, 0, 0 );
 800b594:	2300      	movs	r3, #0
 800b596:	2200      	movs	r2, #0
 800b598:	21d2      	movs	r1, #210	; 0xd2
 800b59a:	4802      	ldr	r0, [pc, #8]	; (800b5a4 <SUBGRF_SetTxInfinitePreamble+0x14>)
 800b59c:	f7f8 f974 	bl	8003888 <HAL_SUBGHZ_ExecSetCmd>
}
 800b5a0:	bf00      	nop
 800b5a2:	bd80      	pop	{r7, pc}
 800b5a4:	200026e0 	.word	0x200026e0

0800b5a8 <SUBGRF_SetStopRxTimerOnPreambleDetect>:

void SUBGRF_SetStopRxTimerOnPreambleDetect( bool enable )
{
 800b5a8:	b580      	push	{r7, lr}
 800b5aa:	b082      	sub	sp, #8
 800b5ac:	af00      	add	r7, sp, #0
 800b5ae:	4603      	mov	r3, r0
 800b5b0:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_STOPRXTIMERONPREAMBLE, ( uint8_t* )&enable, 1 );
 800b5b2:	1dfa      	adds	r2, r7, #7
 800b5b4:	2301      	movs	r3, #1
 800b5b6:	219f      	movs	r1, #159	; 0x9f
 800b5b8:	4803      	ldr	r0, [pc, #12]	; (800b5c8 <SUBGRF_SetStopRxTimerOnPreambleDetect+0x20>)
 800b5ba:	f7f8 f965 	bl	8003888 <HAL_SUBGHZ_ExecSetCmd>
}
 800b5be:	bf00      	nop
 800b5c0:	3708      	adds	r7, #8
 800b5c2:	46bd      	mov	sp, r7
 800b5c4:	bd80      	pop	{r7, pc}
 800b5c6:	bf00      	nop
 800b5c8:	200026e0 	.word	0x200026e0

0800b5cc <SUBGRF_SetLoRaSymbNumTimeout>:

void SUBGRF_SetLoRaSymbNumTimeout( uint8_t symbNum )
{
 800b5cc:	b580      	push	{r7, lr}
 800b5ce:	b084      	sub	sp, #16
 800b5d0:	af00      	add	r7, sp, #0
 800b5d2:	4603      	mov	r3, r0
 800b5d4:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_LORASYMBTIMEOUT, &symbNum, 1 );
 800b5d6:	1dfa      	adds	r2, r7, #7
 800b5d8:	2301      	movs	r3, #1
 800b5da:	21a0      	movs	r1, #160	; 0xa0
 800b5dc:	4813      	ldr	r0, [pc, #76]	; (800b62c <SUBGRF_SetLoRaSymbNumTimeout+0x60>)
 800b5de:	f7f8 f953 	bl	8003888 <HAL_SUBGHZ_ExecSetCmd>

    if( symbNum >= 64 )
 800b5e2:	79fb      	ldrb	r3, [r7, #7]
 800b5e4:	2b3f      	cmp	r3, #63	; 0x3f
 800b5e6:	d91c      	bls.n	800b622 <SUBGRF_SetLoRaSymbNumTimeout+0x56>
    {
        uint8_t mant = symbNum >> 1;
 800b5e8:	79fb      	ldrb	r3, [r7, #7]
 800b5ea:	085b      	lsrs	r3, r3, #1
 800b5ec:	73fb      	strb	r3, [r7, #15]
        uint8_t exp  = 0;
 800b5ee:	2300      	movs	r3, #0
 800b5f0:	73bb      	strb	r3, [r7, #14]
        uint8_t reg  = 0;
 800b5f2:	2300      	movs	r3, #0
 800b5f4:	737b      	strb	r3, [r7, #13]

        while( mant > 31 )
 800b5f6:	e005      	b.n	800b604 <SUBGRF_SetLoRaSymbNumTimeout+0x38>
        {
            mant >>= 2;
 800b5f8:	7bfb      	ldrb	r3, [r7, #15]
 800b5fa:	089b      	lsrs	r3, r3, #2
 800b5fc:	73fb      	strb	r3, [r7, #15]
            exp++;
 800b5fe:	7bbb      	ldrb	r3, [r7, #14]
 800b600:	3301      	adds	r3, #1
 800b602:	73bb      	strb	r3, [r7, #14]
        while( mant > 31 )
 800b604:	7bfb      	ldrb	r3, [r7, #15]
 800b606:	2b1f      	cmp	r3, #31
 800b608:	d8f6      	bhi.n	800b5f8 <SUBGRF_SetLoRaSymbNumTimeout+0x2c>
        }

        reg = exp + ( mant << 3 );
 800b60a:	7bfb      	ldrb	r3, [r7, #15]
 800b60c:	00db      	lsls	r3, r3, #3
 800b60e:	b2da      	uxtb	r2, r3
 800b610:	7bbb      	ldrb	r3, [r7, #14]
 800b612:	4413      	add	r3, r2
 800b614:	737b      	strb	r3, [r7, #13]
        SUBGRF_WriteRegister( REG_LR_SYNCH_TIMEOUT, reg );
 800b616:	7b7b      	ldrb	r3, [r7, #13]
 800b618:	4619      	mov	r1, r3
 800b61a:	f240 7006 	movw	r0, #1798	; 0x706
 800b61e:	f000 fc2b 	bl	800be78 <SUBGRF_WriteRegister>
    }
}
 800b622:	bf00      	nop
 800b624:	3710      	adds	r7, #16
 800b626:	46bd      	mov	sp, r7
 800b628:	bd80      	pop	{r7, pc}
 800b62a:	bf00      	nop
 800b62c:	200026e0 	.word	0x200026e0

0800b630 <SUBGRF_SetRegulatorMode>:

void SUBGRF_SetRegulatorMode( void )
{
 800b630:	b580      	push	{r7, lr}
 800b632:	b082      	sub	sp, #8
 800b634:	af00      	add	r7, sp, #0
    /* ST_WORKAROUND_BEGIN: Get RegulatorMode value from RBI */
    RadioRegulatorMode_t mode;

    if ( 1U == RBI_IsDCDC() )
 800b636:	f000 ff24 	bl	800c482 <RBI_IsDCDC>
 800b63a:	4603      	mov	r3, r0
 800b63c:	2b01      	cmp	r3, #1
 800b63e:	d102      	bne.n	800b646 <SUBGRF_SetRegulatorMode+0x16>
    {
        mode = USE_DCDC ;
 800b640:	2301      	movs	r3, #1
 800b642:	71fb      	strb	r3, [r7, #7]
 800b644:	e001      	b.n	800b64a <SUBGRF_SetRegulatorMode+0x1a>
    }
    else
    {
        mode = USE_LDO ;
 800b646:	2300      	movs	r3, #0
 800b648:	71fb      	strb	r3, [r7, #7]
    }
    /* ST_WORKAROUND_END */
    SUBGRF_WriteCommand( RADIO_SET_REGULATORMODE, ( uint8_t* )&mode, 1 );
 800b64a:	1dfa      	adds	r2, r7, #7
 800b64c:	2301      	movs	r3, #1
 800b64e:	2196      	movs	r1, #150	; 0x96
 800b650:	4803      	ldr	r0, [pc, #12]	; (800b660 <SUBGRF_SetRegulatorMode+0x30>)
 800b652:	f7f8 f919 	bl	8003888 <HAL_SUBGHZ_ExecSetCmd>
}
 800b656:	bf00      	nop
 800b658:	3708      	adds	r7, #8
 800b65a:	46bd      	mov	sp, r7
 800b65c:	bd80      	pop	{r7, pc}
 800b65e:	bf00      	nop
 800b660:	200026e0 	.word	0x200026e0

0800b664 <SUBGRF_Calibrate>:

void SUBGRF_Calibrate( CalibrationParams_t calibParam )
{
 800b664:	b580      	push	{r7, lr}
 800b666:	b084      	sub	sp, #16
 800b668:	af00      	add	r7, sp, #0
 800b66a:	7138      	strb	r0, [r7, #4]
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 800b66c:	793b      	ldrb	r3, [r7, #4]
 800b66e:	f3c3 1380 	ubfx	r3, r3, #6, #1
 800b672:	b2db      	uxtb	r3, r3
 800b674:	019b      	lsls	r3, r3, #6
 800b676:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkPEnable << 5 ) |
 800b678:	793b      	ldrb	r3, [r7, #4]
 800b67a:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800b67e:	b2db      	uxtb	r3, r3
 800b680:	015b      	lsls	r3, r3, #5
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 800b682:	b25b      	sxtb	r3, r3
 800b684:	4313      	orrs	r3, r2
 800b686:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkNEnable << 4 ) |
 800b688:	793b      	ldrb	r3, [r7, #4]
 800b68a:	f3c3 1300 	ubfx	r3, r3, #4, #1
 800b68e:	b2db      	uxtb	r3, r3
 800b690:	011b      	lsls	r3, r3, #4
                      ( ( uint8_t )calibParam.Fields.ADCBulkPEnable << 5 ) |
 800b692:	b25b      	sxtb	r3, r3
 800b694:	4313      	orrs	r3, r2
 800b696:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCPulseEnable << 3 ) |
 800b698:	793b      	ldrb	r3, [r7, #4]
 800b69a:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 800b69e:	b2db      	uxtb	r3, r3
 800b6a0:	00db      	lsls	r3, r3, #3
                      ( ( uint8_t )calibParam.Fields.ADCBulkNEnable << 4 ) |
 800b6a2:	b25b      	sxtb	r3, r3
 800b6a4:	4313      	orrs	r3, r2
 800b6a6:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.PLLEnable << 2 ) |
 800b6a8:	793b      	ldrb	r3, [r7, #4]
 800b6aa:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800b6ae:	b2db      	uxtb	r3, r3
 800b6b0:	009b      	lsls	r3, r3, #2
                      ( ( uint8_t )calibParam.Fields.ADCPulseEnable << 3 ) |
 800b6b2:	b25b      	sxtb	r3, r3
 800b6b4:	4313      	orrs	r3, r2
 800b6b6:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.RC13MEnable << 1 ) |
 800b6b8:	793b      	ldrb	r3, [r7, #4]
 800b6ba:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800b6be:	b2db      	uxtb	r3, r3
 800b6c0:	005b      	lsls	r3, r3, #1
                      ( ( uint8_t )calibParam.Fields.PLLEnable << 2 ) |
 800b6c2:	b25b      	sxtb	r3, r3
 800b6c4:	4313      	orrs	r3, r2
 800b6c6:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.RC64KEnable ) );
 800b6c8:	793b      	ldrb	r3, [r7, #4]
 800b6ca:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800b6ce:	b2db      	uxtb	r3, r3
 800b6d0:	b25b      	sxtb	r3, r3
                      ( ( uint8_t )calibParam.Fields.RC13MEnable << 1 ) |
 800b6d2:	4313      	orrs	r3, r2
 800b6d4:	b25b      	sxtb	r3, r3
 800b6d6:	b2db      	uxtb	r3, r3
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 800b6d8:	73fb      	strb	r3, [r7, #15]

    SUBGRF_WriteCommand( RADIO_CALIBRATE, &value, 1 );
 800b6da:	f107 020f 	add.w	r2, r7, #15
 800b6de:	2301      	movs	r3, #1
 800b6e0:	2189      	movs	r1, #137	; 0x89
 800b6e2:	4803      	ldr	r0, [pc, #12]	; (800b6f0 <SUBGRF_Calibrate+0x8c>)
 800b6e4:	f7f8 f8d0 	bl	8003888 <HAL_SUBGHZ_ExecSetCmd>
}
 800b6e8:	bf00      	nop
 800b6ea:	3710      	adds	r7, #16
 800b6ec:	46bd      	mov	sp, r7
 800b6ee:	bd80      	pop	{r7, pc}
 800b6f0:	200026e0 	.word	0x200026e0

0800b6f4 <SUBGRF_CalibrateImage>:

void SUBGRF_CalibrateImage( uint32_t freq )
{
 800b6f4:	b580      	push	{r7, lr}
 800b6f6:	b084      	sub	sp, #16
 800b6f8:	af00      	add	r7, sp, #0
 800b6fa:	6078      	str	r0, [r7, #4]
    uint8_t calFreq[2];

    if( freq > 900000000 )
 800b6fc:	687b      	ldr	r3, [r7, #4]
 800b6fe:	4a1b      	ldr	r2, [pc, #108]	; (800b76c <SUBGRF_CalibrateImage+0x78>)
 800b700:	4293      	cmp	r3, r2
 800b702:	d904      	bls.n	800b70e <SUBGRF_CalibrateImage+0x1a>
    {
        calFreq[0] = 0xE1;
 800b704:	23e1      	movs	r3, #225	; 0xe1
 800b706:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xE9;
 800b708:	23e9      	movs	r3, #233	; 0xe9
 800b70a:	737b      	strb	r3, [r7, #13]
 800b70c:	e022      	b.n	800b754 <SUBGRF_CalibrateImage+0x60>
    }
    else if( freq > 850000000 )
 800b70e:	687b      	ldr	r3, [r7, #4]
 800b710:	4a17      	ldr	r2, [pc, #92]	; (800b770 <SUBGRF_CalibrateImage+0x7c>)
 800b712:	4293      	cmp	r3, r2
 800b714:	d904      	bls.n	800b720 <SUBGRF_CalibrateImage+0x2c>
    {
        calFreq[0] = 0xD7;
 800b716:	23d7      	movs	r3, #215	; 0xd7
 800b718:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xDB;
 800b71a:	23db      	movs	r3, #219	; 0xdb
 800b71c:	737b      	strb	r3, [r7, #13]
 800b71e:	e019      	b.n	800b754 <SUBGRF_CalibrateImage+0x60>
    }
    else if( freq > 770000000 )
 800b720:	687b      	ldr	r3, [r7, #4]
 800b722:	4a14      	ldr	r2, [pc, #80]	; (800b774 <SUBGRF_CalibrateImage+0x80>)
 800b724:	4293      	cmp	r3, r2
 800b726:	d904      	bls.n	800b732 <SUBGRF_CalibrateImage+0x3e>
    {
        calFreq[0] = 0xC1;
 800b728:	23c1      	movs	r3, #193	; 0xc1
 800b72a:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xC5;
 800b72c:	23c5      	movs	r3, #197	; 0xc5
 800b72e:	737b      	strb	r3, [r7, #13]
 800b730:	e010      	b.n	800b754 <SUBGRF_CalibrateImage+0x60>
    }
    else if( freq > 460000000 )
 800b732:	687b      	ldr	r3, [r7, #4]
 800b734:	4a10      	ldr	r2, [pc, #64]	; (800b778 <SUBGRF_CalibrateImage+0x84>)
 800b736:	4293      	cmp	r3, r2
 800b738:	d904      	bls.n	800b744 <SUBGRF_CalibrateImage+0x50>
    {
        calFreq[0] = 0x75;
 800b73a:	2375      	movs	r3, #117	; 0x75
 800b73c:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0x81;
 800b73e:	2381      	movs	r3, #129	; 0x81
 800b740:	737b      	strb	r3, [r7, #13]
 800b742:	e007      	b.n	800b754 <SUBGRF_CalibrateImage+0x60>
    }
    else if( freq > 425000000 )
 800b744:	687b      	ldr	r3, [r7, #4]
 800b746:	4a0d      	ldr	r2, [pc, #52]	; (800b77c <SUBGRF_CalibrateImage+0x88>)
 800b748:	4293      	cmp	r3, r2
 800b74a:	d903      	bls.n	800b754 <SUBGRF_CalibrateImage+0x60>
    {
        calFreq[0] = 0x6B;
 800b74c:	236b      	movs	r3, #107	; 0x6b
 800b74e:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0x6F;
 800b750:	236f      	movs	r3, #111	; 0x6f
 800b752:	737b      	strb	r3, [r7, #13]
    }
    SUBGRF_WriteCommand( RADIO_CALIBRATEIMAGE, calFreq, 2 );
 800b754:	f107 020c 	add.w	r2, r7, #12
 800b758:	2302      	movs	r3, #2
 800b75a:	2198      	movs	r1, #152	; 0x98
 800b75c:	4808      	ldr	r0, [pc, #32]	; (800b780 <SUBGRF_CalibrateImage+0x8c>)
 800b75e:	f7f8 f893 	bl	8003888 <HAL_SUBGHZ_ExecSetCmd>
}
 800b762:	bf00      	nop
 800b764:	3710      	adds	r7, #16
 800b766:	46bd      	mov	sp, r7
 800b768:	bd80      	pop	{r7, pc}
 800b76a:	bf00      	nop
 800b76c:	35a4e900 	.word	0x35a4e900
 800b770:	32a9f880 	.word	0x32a9f880
 800b774:	2de54480 	.word	0x2de54480
 800b778:	1b6b0b00 	.word	0x1b6b0b00
 800b77c:	1954fc40 	.word	0x1954fc40
 800b780:	200026e0 	.word	0x200026e0

0800b784 <SUBGRF_SetPaConfig>:

void SUBGRF_SetPaConfig( uint8_t paDutyCycle, uint8_t hpMax, uint8_t deviceSel, uint8_t paLut )
{
 800b784:	b590      	push	{r4, r7, lr}
 800b786:	b085      	sub	sp, #20
 800b788:	af00      	add	r7, sp, #0
 800b78a:	4604      	mov	r4, r0
 800b78c:	4608      	mov	r0, r1
 800b78e:	4611      	mov	r1, r2
 800b790:	461a      	mov	r2, r3
 800b792:	4623      	mov	r3, r4
 800b794:	71fb      	strb	r3, [r7, #7]
 800b796:	4603      	mov	r3, r0
 800b798:	71bb      	strb	r3, [r7, #6]
 800b79a:	460b      	mov	r3, r1
 800b79c:	717b      	strb	r3, [r7, #5]
 800b79e:	4613      	mov	r3, r2
 800b7a0:	713b      	strb	r3, [r7, #4]
    uint8_t buf[4];

    buf[0] = paDutyCycle;
 800b7a2:	79fb      	ldrb	r3, [r7, #7]
 800b7a4:	733b      	strb	r3, [r7, #12]
    buf[1] = hpMax;
 800b7a6:	79bb      	ldrb	r3, [r7, #6]
 800b7a8:	737b      	strb	r3, [r7, #13]
    buf[2] = deviceSel;
 800b7aa:	797b      	ldrb	r3, [r7, #5]
 800b7ac:	73bb      	strb	r3, [r7, #14]
    buf[3] = paLut;
 800b7ae:	793b      	ldrb	r3, [r7, #4]
 800b7b0:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_SET_PACONFIG, buf, 4 );
 800b7b2:	f107 020c 	add.w	r2, r7, #12
 800b7b6:	2304      	movs	r3, #4
 800b7b8:	2195      	movs	r1, #149	; 0x95
 800b7ba:	4803      	ldr	r0, [pc, #12]	; (800b7c8 <SUBGRF_SetPaConfig+0x44>)
 800b7bc:	f7f8 f864 	bl	8003888 <HAL_SUBGHZ_ExecSetCmd>
}
 800b7c0:	bf00      	nop
 800b7c2:	3714      	adds	r7, #20
 800b7c4:	46bd      	mov	sp, r7
 800b7c6:	bd90      	pop	{r4, r7, pc}
 800b7c8:	200026e0 	.word	0x200026e0

0800b7cc <SUBGRF_SetDioIrqParams>:
{
    SUBGRF_WriteCommand( RADIO_SET_TXFALLBACKMODE, &fallbackMode, 1 );
}

void SUBGRF_SetDioIrqParams( uint16_t irqMask, uint16_t dio1Mask, uint16_t dio2Mask, uint16_t dio3Mask )
{
 800b7cc:	b590      	push	{r4, r7, lr}
 800b7ce:	b085      	sub	sp, #20
 800b7d0:	af00      	add	r7, sp, #0
 800b7d2:	4604      	mov	r4, r0
 800b7d4:	4608      	mov	r0, r1
 800b7d6:	4611      	mov	r1, r2
 800b7d8:	461a      	mov	r2, r3
 800b7da:	4623      	mov	r3, r4
 800b7dc:	80fb      	strh	r3, [r7, #6]
 800b7de:	4603      	mov	r3, r0
 800b7e0:	80bb      	strh	r3, [r7, #4]
 800b7e2:	460b      	mov	r3, r1
 800b7e4:	807b      	strh	r3, [r7, #2]
 800b7e6:	4613      	mov	r3, r2
 800b7e8:	803b      	strh	r3, [r7, #0]
    uint8_t buf[8];

    buf[0] = ( uint8_t )( ( irqMask >> 8 ) & 0x00FF );
 800b7ea:	88fb      	ldrh	r3, [r7, #6]
 800b7ec:	0a1b      	lsrs	r3, r3, #8
 800b7ee:	b29b      	uxth	r3, r3
 800b7f0:	b2db      	uxtb	r3, r3
 800b7f2:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( irqMask & 0x00FF );
 800b7f4:	88fb      	ldrh	r3, [r7, #6]
 800b7f6:	b2db      	uxtb	r3, r3
 800b7f8:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( ( dio1Mask >> 8 ) & 0x00FF );
 800b7fa:	88bb      	ldrh	r3, [r7, #4]
 800b7fc:	0a1b      	lsrs	r3, r3, #8
 800b7fe:	b29b      	uxth	r3, r3
 800b800:	b2db      	uxtb	r3, r3
 800b802:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( dio1Mask & 0x00FF );
 800b804:	88bb      	ldrh	r3, [r7, #4]
 800b806:	b2db      	uxtb	r3, r3
 800b808:	72fb      	strb	r3, [r7, #11]
    buf[4] = ( uint8_t )( ( dio2Mask >> 8 ) & 0x00FF );
 800b80a:	887b      	ldrh	r3, [r7, #2]
 800b80c:	0a1b      	lsrs	r3, r3, #8
 800b80e:	b29b      	uxth	r3, r3
 800b810:	b2db      	uxtb	r3, r3
 800b812:	733b      	strb	r3, [r7, #12]
    buf[5] = ( uint8_t )( dio2Mask & 0x00FF );
 800b814:	887b      	ldrh	r3, [r7, #2]
 800b816:	b2db      	uxtb	r3, r3
 800b818:	737b      	strb	r3, [r7, #13]
    buf[6] = ( uint8_t )( ( dio3Mask >> 8 ) & 0x00FF );
 800b81a:	883b      	ldrh	r3, [r7, #0]
 800b81c:	0a1b      	lsrs	r3, r3, #8
 800b81e:	b29b      	uxth	r3, r3
 800b820:	b2db      	uxtb	r3, r3
 800b822:	73bb      	strb	r3, [r7, #14]
    buf[7] = ( uint8_t )( dio3Mask & 0x00FF );
 800b824:	883b      	ldrh	r3, [r7, #0]
 800b826:	b2db      	uxtb	r3, r3
 800b828:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_CFG_DIOIRQ, buf, 8 );
 800b82a:	f107 0208 	add.w	r2, r7, #8
 800b82e:	2308      	movs	r3, #8
 800b830:	2108      	movs	r1, #8
 800b832:	4803      	ldr	r0, [pc, #12]	; (800b840 <SUBGRF_SetDioIrqParams+0x74>)
 800b834:	f7f8 f828 	bl	8003888 <HAL_SUBGHZ_ExecSetCmd>
}
 800b838:	bf00      	nop
 800b83a:	3714      	adds	r7, #20
 800b83c:	46bd      	mov	sp, r7
 800b83e:	bd90      	pop	{r4, r7, pc}
 800b840:	200026e0 	.word	0x200026e0

0800b844 <SUBGRF_SetTcxoMode>:
    SUBGRF_ReadCommand( RADIO_GET_IRQSTATUS, irqStatus, 2 );
    return ( irqStatus[0] << 8 ) | irqStatus[1];
}

void SUBGRF_SetTcxoMode (RadioTcxoCtrlVoltage_t tcxoVoltage, uint32_t timeout )
{
 800b844:	b580      	push	{r7, lr}
 800b846:	b084      	sub	sp, #16
 800b848:	af00      	add	r7, sp, #0
 800b84a:	4603      	mov	r3, r0
 800b84c:	6039      	str	r1, [r7, #0]
 800b84e:	71fb      	strb	r3, [r7, #7]
    uint8_t buf[4];

    buf[0] = tcxoVoltage & 0x07;
 800b850:	79fb      	ldrb	r3, [r7, #7]
 800b852:	f003 0307 	and.w	r3, r3, #7
 800b856:	b2db      	uxtb	r3, r3
 800b858:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 800b85a:	683b      	ldr	r3, [r7, #0]
 800b85c:	0c1b      	lsrs	r3, r3, #16
 800b85e:	b2db      	uxtb	r3, r3
 800b860:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 800b862:	683b      	ldr	r3, [r7, #0]
 800b864:	0a1b      	lsrs	r3, r3, #8
 800b866:	b2db      	uxtb	r3, r3
 800b868:	73bb      	strb	r3, [r7, #14]
    buf[3] = ( uint8_t )( timeout & 0xFF );
 800b86a:	683b      	ldr	r3, [r7, #0]
 800b86c:	b2db      	uxtb	r3, r3
 800b86e:	73fb      	strb	r3, [r7, #15]

    SUBGRF_WriteCommand( RADIO_SET_TCXOMODE, buf, 4 );
 800b870:	f107 020c 	add.w	r2, r7, #12
 800b874:	2304      	movs	r3, #4
 800b876:	2197      	movs	r1, #151	; 0x97
 800b878:	4803      	ldr	r0, [pc, #12]	; (800b888 <SUBGRF_SetTcxoMode+0x44>)
 800b87a:	f7f8 f805 	bl	8003888 <HAL_SUBGHZ_ExecSetCmd>
}
 800b87e:	bf00      	nop
 800b880:	3710      	adds	r7, #16
 800b882:	46bd      	mov	sp, r7
 800b884:	bd80      	pop	{r7, pc}
 800b886:	bf00      	nop
 800b888:	200026e0 	.word	0x200026e0

0800b88c <SUBGRF_SetRfFrequency>:

void SUBGRF_SetRfFrequency( uint32_t frequency )
{
 800b88c:	b5b0      	push	{r4, r5, r7, lr}
 800b88e:	b084      	sub	sp, #16
 800b890:	af00      	add	r7, sp, #0
 800b892:	6078      	str	r0, [r7, #4]
    uint8_t buf[4];
    uint32_t chan = 0;
 800b894:	2300      	movs	r3, #0
 800b896:	60fb      	str	r3, [r7, #12]

    frequency+= RF_FREQUENCY_ERROR;

    if( ImageCalibrated == false )
 800b898:	4b1b      	ldr	r3, [pc, #108]	; (800b908 <SUBGRF_SetRfFrequency+0x7c>)
 800b89a:	781b      	ldrb	r3, [r3, #0]
 800b89c:	f083 0301 	eor.w	r3, r3, #1
 800b8a0:	b2db      	uxtb	r3, r3
 800b8a2:	2b00      	cmp	r3, #0
 800b8a4:	d005      	beq.n	800b8b2 <SUBGRF_SetRfFrequency+0x26>
    {
        SUBGRF_CalibrateImage( frequency );
 800b8a6:	6878      	ldr	r0, [r7, #4]
 800b8a8:	f7ff ff24 	bl	800b6f4 <SUBGRF_CalibrateImage>
        ImageCalibrated = true;
 800b8ac:	4b16      	ldr	r3, [pc, #88]	; (800b908 <SUBGRF_SetRfFrequency+0x7c>)
 800b8ae:	2201      	movs	r2, #1
 800b8b0:	701a      	strb	r2, [r3, #0]
    }
    /* ST_WORKAROUND_BEGIN: Simplified frequency calculation */
    SX_FREQ_TO_CHANNEL(chan, frequency);   
 800b8b2:	687b      	ldr	r3, [r7, #4]
 800b8b4:	461a      	mov	r2, r3
 800b8b6:	f04f 0300 	mov.w	r3, #0
 800b8ba:	09d5      	lsrs	r5, r2, #7
 800b8bc:	0654      	lsls	r4, r2, #25
 800b8be:	4a13      	ldr	r2, [pc, #76]	; (800b90c <SUBGRF_SetRfFrequency+0x80>)
 800b8c0:	f04f 0300 	mov.w	r3, #0
 800b8c4:	4620      	mov	r0, r4
 800b8c6:	4629      	mov	r1, r5
 800b8c8:	f7f5 f946 	bl	8000b58 <__aeabi_uldivmod>
 800b8cc:	4602      	mov	r2, r0
 800b8ce:	460b      	mov	r3, r1
 800b8d0:	4613      	mov	r3, r2
 800b8d2:	60fb      	str	r3, [r7, #12]
    /* ST_WORKAROUND_END */
    buf[0] = ( uint8_t )( ( chan >> 24 ) & 0xFF );
 800b8d4:	68fb      	ldr	r3, [r7, #12]
 800b8d6:	0e1b      	lsrs	r3, r3, #24
 800b8d8:	b2db      	uxtb	r3, r3
 800b8da:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( ( chan >> 16 ) & 0xFF );
 800b8dc:	68fb      	ldr	r3, [r7, #12]
 800b8de:	0c1b      	lsrs	r3, r3, #16
 800b8e0:	b2db      	uxtb	r3, r3
 800b8e2:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( ( chan >> 8 ) & 0xFF );
 800b8e4:	68fb      	ldr	r3, [r7, #12]
 800b8e6:	0a1b      	lsrs	r3, r3, #8
 800b8e8:	b2db      	uxtb	r3, r3
 800b8ea:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( chan & 0xFF );
 800b8ec:	68fb      	ldr	r3, [r7, #12]
 800b8ee:	b2db      	uxtb	r3, r3
 800b8f0:	72fb      	strb	r3, [r7, #11]
    SUBGRF_WriteCommand( RADIO_SET_RFFREQUENCY, buf, 4 );
 800b8f2:	f107 0208 	add.w	r2, r7, #8
 800b8f6:	2304      	movs	r3, #4
 800b8f8:	2186      	movs	r1, #134	; 0x86
 800b8fa:	4805      	ldr	r0, [pc, #20]	; (800b910 <SUBGRF_SetRfFrequency+0x84>)
 800b8fc:	f7f7 ffc4 	bl	8003888 <HAL_SUBGHZ_ExecSetCmd>
}
 800b900:	bf00      	nop
 800b902:	3710      	adds	r7, #16
 800b904:	46bd      	mov	sp, r7
 800b906:	bdb0      	pop	{r4, r5, r7, pc}
 800b908:	2000265c 	.word	0x2000265c
 800b90c:	01e84800 	.word	0x01e84800
 800b910:	200026e0 	.word	0x200026e0

0800b914 <SUBGRF_SetPacketType>:

void SUBGRF_SetPacketType( RadioPacketTypes_t packetType )
{
 800b914:	b580      	push	{r7, lr}
 800b916:	b082      	sub	sp, #8
 800b918:	af00      	add	r7, sp, #0
 800b91a:	4603      	mov	r3, r0
 800b91c:	71fb      	strb	r3, [r7, #7]
    // Save packet type internally to avoid questioning the radio
    PacketType = packetType;
 800b91e:	79fa      	ldrb	r2, [r7, #7]
 800b920:	4b09      	ldr	r3, [pc, #36]	; (800b948 <SUBGRF_SetPacketType+0x34>)
 800b922:	701a      	strb	r2, [r3, #0]

    if( packetType == PACKET_TYPE_GFSK )
 800b924:	79fb      	ldrb	r3, [r7, #7]
 800b926:	2b00      	cmp	r3, #0
 800b928:	d104      	bne.n	800b934 <SUBGRF_SetPacketType+0x20>
    {
        SUBGRF_WriteRegister( REG_BIT_SYNC, 0x00 );
 800b92a:	2100      	movs	r1, #0
 800b92c:	f240 60ac 	movw	r0, #1708	; 0x6ac
 800b930:	f000 faa2 	bl	800be78 <SUBGRF_WriteRegister>
    }
    SUBGRF_WriteCommand( RADIO_SET_PACKETTYPE, ( uint8_t* )&packetType, 1 );
 800b934:	1dfa      	adds	r2, r7, #7
 800b936:	2301      	movs	r3, #1
 800b938:	218a      	movs	r1, #138	; 0x8a
 800b93a:	4804      	ldr	r0, [pc, #16]	; (800b94c <SUBGRF_SetPacketType+0x38>)
 800b93c:	f7f7 ffa4 	bl	8003888 <HAL_SUBGHZ_ExecSetCmd>
}
 800b940:	bf00      	nop
 800b942:	3708      	adds	r7, #8
 800b944:	46bd      	mov	sp, r7
 800b946:	bd80      	pop	{r7, pc}
 800b948:	20002655 	.word	0x20002655
 800b94c:	200026e0 	.word	0x200026e0

0800b950 <SUBGRF_GetPacketType>:

RadioPacketTypes_t SUBGRF_GetPacketType( void )
{
 800b950:	b480      	push	{r7}
 800b952:	af00      	add	r7, sp, #0
    return PacketType;
 800b954:	4b02      	ldr	r3, [pc, #8]	; (800b960 <SUBGRF_GetPacketType+0x10>)
 800b956:	781b      	ldrb	r3, [r3, #0]
}
 800b958:	4618      	mov	r0, r3
 800b95a:	46bd      	mov	sp, r7
 800b95c:	bc80      	pop	{r7}
 800b95e:	4770      	bx	lr
 800b960:	20002655 	.word	0x20002655

0800b964 <SUBGRF_SetTxParams>:

void SUBGRF_SetTxParams( uint8_t paSelect, int8_t power, RadioRampTimes_t rampTime ) 
{
 800b964:	b580      	push	{r7, lr}
 800b966:	b084      	sub	sp, #16
 800b968:	af00      	add	r7, sp, #0
 800b96a:	4603      	mov	r3, r0
 800b96c:	71fb      	strb	r3, [r7, #7]
 800b96e:	460b      	mov	r3, r1
 800b970:	71bb      	strb	r3, [r7, #6]
 800b972:	4613      	mov	r3, r2
 800b974:	717b      	strb	r3, [r7, #5]
    uint8_t buf[2];

    if( paSelect == RFO_LP )
 800b976:	79fb      	ldrb	r3, [r7, #7]
 800b978:	2b01      	cmp	r3, #1
 800b97a:	d124      	bne.n	800b9c6 <SUBGRF_SetTxParams+0x62>
    {
        if( power == 15 )
 800b97c:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800b980:	2b0f      	cmp	r3, #15
 800b982:	d106      	bne.n	800b992 <SUBGRF_SetTxParams+0x2e>
        {
            SUBGRF_SetPaConfig( 0x06, 0x00, 0x01, 0x01 );
 800b984:	2301      	movs	r3, #1
 800b986:	2201      	movs	r2, #1
 800b988:	2100      	movs	r1, #0
 800b98a:	2006      	movs	r0, #6
 800b98c:	f7ff fefa 	bl	800b784 <SUBGRF_SetPaConfig>
 800b990:	e005      	b.n	800b99e <SUBGRF_SetTxParams+0x3a>
        }
        else
        {
            SUBGRF_SetPaConfig( 0x04, 0x00, 0x01, 0x01 );
 800b992:	2301      	movs	r3, #1
 800b994:	2201      	movs	r2, #1
 800b996:	2100      	movs	r1, #0
 800b998:	2004      	movs	r0, #4
 800b99a:	f7ff fef3 	bl	800b784 <SUBGRF_SetPaConfig>
        }
        if( power >= 14 )
 800b99e:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800b9a2:	2b0d      	cmp	r3, #13
 800b9a4:	dd02      	ble.n	800b9ac <SUBGRF_SetTxParams+0x48>
        {
            power = 14;
 800b9a6:	230e      	movs	r3, #14
 800b9a8:	71bb      	strb	r3, [r7, #6]
 800b9aa:	e006      	b.n	800b9ba <SUBGRF_SetTxParams+0x56>
        }
        else if( power < -17 )
 800b9ac:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800b9b0:	f113 0f11 	cmn.w	r3, #17
 800b9b4:	da01      	bge.n	800b9ba <SUBGRF_SetTxParams+0x56>
        {
            power = -17;
 800b9b6:	23ef      	movs	r3, #239	; 0xef
 800b9b8:	71bb      	strb	r3, [r7, #6]
        }
        SUBGRF_WriteRegister( REG_OCP, 0x18 ); // current max is 80 mA for the whole device
 800b9ba:	2118      	movs	r1, #24
 800b9bc:	f640 00e7 	movw	r0, #2279	; 0x8e7
 800b9c0:	f000 fa5a 	bl	800be78 <SUBGRF_WriteRegister>
 800b9c4:	e025      	b.n	800ba12 <SUBGRF_SetTxParams+0xae>
    }
    else // rfo_hp
    {
        // WORKAROUND - Better Resistance of the SX1262 Tx to Antenna Mismatch, see DS_SX1261-2_V1.2 datasheet chapter 15.2
        // RegTxClampConfig = @address 0x08D8
        SUBGRF_WriteRegister( REG_TX_CLAMP, SUBGRF_ReadRegister( REG_TX_CLAMP ) | ( 0x0F << 1 ) );
 800b9c6:	f640 00d8 	movw	r0, #2264	; 0x8d8
 800b9ca:	f000 fa69 	bl	800bea0 <SUBGRF_ReadRegister>
 800b9ce:	4603      	mov	r3, r0
 800b9d0:	f043 031e 	orr.w	r3, r3, #30
 800b9d4:	b2db      	uxtb	r3, r3
 800b9d6:	4619      	mov	r1, r3
 800b9d8:	f640 00d8 	movw	r0, #2264	; 0x8d8
 800b9dc:	f000 fa4c 	bl	800be78 <SUBGRF_WriteRegister>
        // WORKAROUND END

        SUBGRF_SetPaConfig( 0x04, 0x07, 0x00, 0x01 );
 800b9e0:	2301      	movs	r3, #1
 800b9e2:	2200      	movs	r2, #0
 800b9e4:	2107      	movs	r1, #7
 800b9e6:	2004      	movs	r0, #4
 800b9e8:	f7ff fecc 	bl	800b784 <SUBGRF_SetPaConfig>
        if( power > 22 )
 800b9ec:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800b9f0:	2b16      	cmp	r3, #22
 800b9f2:	dd02      	ble.n	800b9fa <SUBGRF_SetTxParams+0x96>
        {
            power = 22;
 800b9f4:	2316      	movs	r3, #22
 800b9f6:	71bb      	strb	r3, [r7, #6]
 800b9f8:	e006      	b.n	800ba08 <SUBGRF_SetTxParams+0xa4>
        }
        else if( power < -9 )
 800b9fa:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800b9fe:	f113 0f09 	cmn.w	r3, #9
 800ba02:	da01      	bge.n	800ba08 <SUBGRF_SetTxParams+0xa4>
        {
            power = -9;
 800ba04:	23f7      	movs	r3, #247	; 0xf7
 800ba06:	71bb      	strb	r3, [r7, #6]
        }
        SUBGRF_WriteRegister( REG_OCP, 0x38 ); // current max 160mA for the whole device
 800ba08:	2138      	movs	r1, #56	; 0x38
 800ba0a:	f640 00e7 	movw	r0, #2279	; 0x8e7
 800ba0e:	f000 fa33 	bl	800be78 <SUBGRF_WriteRegister>
    }
    buf[0] = power;
 800ba12:	79bb      	ldrb	r3, [r7, #6]
 800ba14:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )rampTime;
 800ba16:	797b      	ldrb	r3, [r7, #5]
 800ba18:	737b      	strb	r3, [r7, #13]
    SUBGRF_WriteCommand( RADIO_SET_TXPARAMS, buf, 2 );
 800ba1a:	f107 020c 	add.w	r2, r7, #12
 800ba1e:	2302      	movs	r3, #2
 800ba20:	218e      	movs	r1, #142	; 0x8e
 800ba22:	4803      	ldr	r0, [pc, #12]	; (800ba30 <SUBGRF_SetTxParams+0xcc>)
 800ba24:	f7f7 ff30 	bl	8003888 <HAL_SUBGHZ_ExecSetCmd>
}
 800ba28:	bf00      	nop
 800ba2a:	3710      	adds	r7, #16
 800ba2c:	46bd      	mov	sp, r7
 800ba2e:	bd80      	pop	{r7, pc}
 800ba30:	200026e0 	.word	0x200026e0

0800ba34 <SUBGRF_SetModulationParams>:

void SUBGRF_SetModulationParams( ModulationParams_t *modulationParams )
{
 800ba34:	b5b0      	push	{r4, r5, r7, lr}
 800ba36:	b086      	sub	sp, #24
 800ba38:	af00      	add	r7, sp, #0
 800ba3a:	6078      	str	r0, [r7, #4]
    uint8_t n;
    uint32_t tempVal = 0;
 800ba3c:	2300      	movs	r3, #0
 800ba3e:	617b      	str	r3, [r7, #20]
    uint8_t buf[8] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 800ba40:	4a5e      	ldr	r2, [pc, #376]	; (800bbbc <SUBGRF_SetModulationParams+0x188>)
 800ba42:	f107 0308 	add.w	r3, r7, #8
 800ba46:	e892 0003 	ldmia.w	r2, {r0, r1}
 800ba4a:	e883 0003 	stmia.w	r3, {r0, r1}

    // Check if required configuration corresponds to the stored packet type
    // If not, silently update radio packet type
    if( PacketType != modulationParams->PacketType )
 800ba4e:	687b      	ldr	r3, [r7, #4]
 800ba50:	781a      	ldrb	r2, [r3, #0]
 800ba52:	4b5b      	ldr	r3, [pc, #364]	; (800bbc0 <SUBGRF_SetModulationParams+0x18c>)
 800ba54:	781b      	ldrb	r3, [r3, #0]
 800ba56:	429a      	cmp	r2, r3
 800ba58:	d004      	beq.n	800ba64 <SUBGRF_SetModulationParams+0x30>
    {
        SUBGRF_SetPacketType( modulationParams->PacketType );
 800ba5a:	687b      	ldr	r3, [r7, #4]
 800ba5c:	781b      	ldrb	r3, [r3, #0]
 800ba5e:	4618      	mov	r0, r3
 800ba60:	f7ff ff58 	bl	800b914 <SUBGRF_SetPacketType>
    }

    switch( modulationParams->PacketType )
 800ba64:	687b      	ldr	r3, [r7, #4]
 800ba66:	781b      	ldrb	r3, [r3, #0]
 800ba68:	2b03      	cmp	r3, #3
 800ba6a:	f200 80a2 	bhi.w	800bbb2 <SUBGRF_SetModulationParams+0x17e>
 800ba6e:	a201      	add	r2, pc, #4	; (adr r2, 800ba74 <SUBGRF_SetModulationParams+0x40>)
 800ba70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ba74:	0800ba85 	.word	0x0800ba85
 800ba78:	0800bb41 	.word	0x0800bb41
 800ba7c:	0800bb03 	.word	0x0800bb03
 800ba80:	0800bb6f 	.word	0x0800bb6f
    {
    case PACKET_TYPE_GFSK:
        n = 8;
 800ba84:	2308      	movs	r3, #8
 800ba86:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t )(( 32 * XTAL_FREQ ) / modulationParams->Params.Gfsk.BitRate );
 800ba88:	687b      	ldr	r3, [r7, #4]
 800ba8a:	685b      	ldr	r3, [r3, #4]
 800ba8c:	4a4d      	ldr	r2, [pc, #308]	; (800bbc4 <SUBGRF_SetModulationParams+0x190>)
 800ba8e:	fbb2 f3f3 	udiv	r3, r2, r3
 800ba92:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 800ba94:	697b      	ldr	r3, [r7, #20]
 800ba96:	0c1b      	lsrs	r3, r3, #16
 800ba98:	b2db      	uxtb	r3, r3
 800ba9a:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 800ba9c:	697b      	ldr	r3, [r7, #20]
 800ba9e:	0a1b      	lsrs	r3, r3, #8
 800baa0:	b2db      	uxtb	r3, r3
 800baa2:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 800baa4:	697b      	ldr	r3, [r7, #20]
 800baa6:	b2db      	uxtb	r3, r3
 800baa8:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Gfsk.ModulationShaping;
 800baaa:	687b      	ldr	r3, [r7, #4]
 800baac:	7b1b      	ldrb	r3, [r3, #12]
 800baae:	72fb      	strb	r3, [r7, #11]
        buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 800bab0:	687b      	ldr	r3, [r7, #4]
 800bab2:	7b5b      	ldrb	r3, [r3, #13]
 800bab4:	733b      	strb	r3, [r7, #12]
        /* ST_WORKAROUND_BEGIN: Simplified frequency calculation */
        SX_FREQ_TO_CHANNEL(tempVal, modulationParams->Params.Gfsk.Fdev);
 800bab6:	687b      	ldr	r3, [r7, #4]
 800bab8:	689b      	ldr	r3, [r3, #8]
 800baba:	461a      	mov	r2, r3
 800babc:	f04f 0300 	mov.w	r3, #0
 800bac0:	09d5      	lsrs	r5, r2, #7
 800bac2:	0654      	lsls	r4, r2, #25
 800bac4:	4a40      	ldr	r2, [pc, #256]	; (800bbc8 <SUBGRF_SetModulationParams+0x194>)
 800bac6:	f04f 0300 	mov.w	r3, #0
 800baca:	4620      	mov	r0, r4
 800bacc:	4629      	mov	r1, r5
 800bace:	f7f5 f843 	bl	8000b58 <__aeabi_uldivmod>
 800bad2:	4602      	mov	r2, r0
 800bad4:	460b      	mov	r3, r1
 800bad6:	4613      	mov	r3, r2
 800bad8:	617b      	str	r3, [r7, #20]
        /* ST_WORKAROUND_END */
        buf[5] = ( tempVal >> 16 ) & 0xFF;
 800bada:	697b      	ldr	r3, [r7, #20]
 800badc:	0c1b      	lsrs	r3, r3, #16
 800bade:	b2db      	uxtb	r3, r3
 800bae0:	737b      	strb	r3, [r7, #13]
        buf[6] = ( tempVal >> 8 ) & 0xFF;
 800bae2:	697b      	ldr	r3, [r7, #20]
 800bae4:	0a1b      	lsrs	r3, r3, #8
 800bae6:	b2db      	uxtb	r3, r3
 800bae8:	73bb      	strb	r3, [r7, #14]
        buf[7] = ( tempVal& 0xFF );
 800baea:	697b      	ldr	r3, [r7, #20]
 800baec:	b2db      	uxtb	r3, r3
 800baee:	73fb      	strb	r3, [r7, #15]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 800baf0:	7cfb      	ldrb	r3, [r7, #19]
 800baf2:	b29b      	uxth	r3, r3
 800baf4:	f107 0208 	add.w	r2, r7, #8
 800baf8:	218b      	movs	r1, #139	; 0x8b
 800bafa:	4834      	ldr	r0, [pc, #208]	; (800bbcc <SUBGRF_SetModulationParams+0x198>)
 800bafc:	f7f7 fec4 	bl	8003888 <HAL_SUBGHZ_ExecSetCmd>
        break;
 800bb00:	e058      	b.n	800bbb4 <SUBGRF_SetModulationParams+0x180>
    case PACKET_TYPE_BPSK:
        n = 4;
 800bb02:	2304      	movs	r3, #4
 800bb04:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t ) (( 32 * XTAL_FREQ) / modulationParams->Params.Bpsk.BitRate );
 800bb06:	687b      	ldr	r3, [r7, #4]
 800bb08:	691b      	ldr	r3, [r3, #16]
 800bb0a:	4a2e      	ldr	r2, [pc, #184]	; (800bbc4 <SUBGRF_SetModulationParams+0x190>)
 800bb0c:	fbb2 f3f3 	udiv	r3, r2, r3
 800bb10:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 800bb12:	697b      	ldr	r3, [r7, #20]
 800bb14:	0c1b      	lsrs	r3, r3, #16
 800bb16:	b2db      	uxtb	r3, r3
 800bb18:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 800bb1a:	697b      	ldr	r3, [r7, #20]
 800bb1c:	0a1b      	lsrs	r3, r3, #8
 800bb1e:	b2db      	uxtb	r3, r3
 800bb20:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 800bb22:	697b      	ldr	r3, [r7, #20]
 800bb24:	b2db      	uxtb	r3, r3
 800bb26:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Bpsk.ModulationShaping;
 800bb28:	687b      	ldr	r3, [r7, #4]
 800bb2a:	7d1b      	ldrb	r3, [r3, #20]
 800bb2c:	72fb      	strb	r3, [r7, #11]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 800bb2e:	7cfb      	ldrb	r3, [r7, #19]
 800bb30:	b29b      	uxth	r3, r3
 800bb32:	f107 0208 	add.w	r2, r7, #8
 800bb36:	218b      	movs	r1, #139	; 0x8b
 800bb38:	4824      	ldr	r0, [pc, #144]	; (800bbcc <SUBGRF_SetModulationParams+0x198>)
 800bb3a:	f7f7 fea5 	bl	8003888 <HAL_SUBGHZ_ExecSetCmd>
        break;
 800bb3e:	e039      	b.n	800bbb4 <SUBGRF_SetModulationParams+0x180>
    case PACKET_TYPE_LORA:
        n = 4;
 800bb40:	2304      	movs	r3, #4
 800bb42:	74fb      	strb	r3, [r7, #19]
        buf[0] = modulationParams->Params.LoRa.SpreadingFactor;
 800bb44:	687b      	ldr	r3, [r7, #4]
 800bb46:	7e1b      	ldrb	r3, [r3, #24]
 800bb48:	723b      	strb	r3, [r7, #8]
        buf[1] = modulationParams->Params.LoRa.Bandwidth;
 800bb4a:	687b      	ldr	r3, [r7, #4]
 800bb4c:	7e5b      	ldrb	r3, [r3, #25]
 800bb4e:	727b      	strb	r3, [r7, #9]
        buf[2] = modulationParams->Params.LoRa.CodingRate;
 800bb50:	687b      	ldr	r3, [r7, #4]
 800bb52:	7e9b      	ldrb	r3, [r3, #26]
 800bb54:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.LoRa.LowDatarateOptimize;
 800bb56:	687b      	ldr	r3, [r7, #4]
 800bb58:	7edb      	ldrb	r3, [r3, #27]
 800bb5a:	72fb      	strb	r3, [r7, #11]

        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 800bb5c:	7cfb      	ldrb	r3, [r7, #19]
 800bb5e:	b29b      	uxth	r3, r3
 800bb60:	f107 0208 	add.w	r2, r7, #8
 800bb64:	218b      	movs	r1, #139	; 0x8b
 800bb66:	4819      	ldr	r0, [pc, #100]	; (800bbcc <SUBGRF_SetModulationParams+0x198>)
 800bb68:	f7f7 fe8e 	bl	8003888 <HAL_SUBGHZ_ExecSetCmd>

        break;
 800bb6c:	e022      	b.n	800bbb4 <SUBGRF_SetModulationParams+0x180>
    case PACKET_TYPE_GMSK:
        n = 5;
 800bb6e:	2305      	movs	r3, #5
 800bb70:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t )(( 32 *XTAL_FREQ) / modulationParams->Params.Gfsk.BitRate );
 800bb72:	687b      	ldr	r3, [r7, #4]
 800bb74:	685b      	ldr	r3, [r3, #4]
 800bb76:	4a13      	ldr	r2, [pc, #76]	; (800bbc4 <SUBGRF_SetModulationParams+0x190>)
 800bb78:	fbb2 f3f3 	udiv	r3, r2, r3
 800bb7c:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 800bb7e:	697b      	ldr	r3, [r7, #20]
 800bb80:	0c1b      	lsrs	r3, r3, #16
 800bb82:	b2db      	uxtb	r3, r3
 800bb84:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 800bb86:	697b      	ldr	r3, [r7, #20]
 800bb88:	0a1b      	lsrs	r3, r3, #8
 800bb8a:	b2db      	uxtb	r3, r3
 800bb8c:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 800bb8e:	697b      	ldr	r3, [r7, #20]
 800bb90:	b2db      	uxtb	r3, r3
 800bb92:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Gfsk.ModulationShaping;
 800bb94:	687b      	ldr	r3, [r7, #4]
 800bb96:	7b1b      	ldrb	r3, [r3, #12]
 800bb98:	72fb      	strb	r3, [r7, #11]
        buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 800bb9a:	687b      	ldr	r3, [r7, #4]
 800bb9c:	7b5b      	ldrb	r3, [r3, #13]
 800bb9e:	733b      	strb	r3, [r7, #12]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 800bba0:	7cfb      	ldrb	r3, [r7, #19]
 800bba2:	b29b      	uxth	r3, r3
 800bba4:	f107 0208 	add.w	r2, r7, #8
 800bba8:	218b      	movs	r1, #139	; 0x8b
 800bbaa:	4808      	ldr	r0, [pc, #32]	; (800bbcc <SUBGRF_SetModulationParams+0x198>)
 800bbac:	f7f7 fe6c 	bl	8003888 <HAL_SUBGHZ_ExecSetCmd>
        break;
 800bbb0:	e000      	b.n	800bbb4 <SUBGRF_SetModulationParams+0x180>
    default:
    case PACKET_TYPE_NONE:
      break;
 800bbb2:	bf00      	nop
    }
}
 800bbb4:	bf00      	nop
 800bbb6:	3718      	adds	r7, #24
 800bbb8:	46bd      	mov	sp, r7
 800bbba:	bdb0      	pop	{r4, r5, r7, pc}
 800bbbc:	0800fc04 	.word	0x0800fc04
 800bbc0:	20002655 	.word	0x20002655
 800bbc4:	3d090000 	.word	0x3d090000
 800bbc8:	01e84800 	.word	0x01e84800
 800bbcc:	200026e0 	.word	0x200026e0

0800bbd0 <SUBGRF_SetPacketParams>:

void SUBGRF_SetPacketParams( PacketParams_t *packetParams )
{
 800bbd0:	b580      	push	{r7, lr}
 800bbd2:	b086      	sub	sp, #24
 800bbd4:	af00      	add	r7, sp, #0
 800bbd6:	6078      	str	r0, [r7, #4]
    uint8_t n;
    uint8_t crcVal = 0;
 800bbd8:	2300      	movs	r3, #0
 800bbda:	75bb      	strb	r3, [r7, #22]
    uint8_t buf[9] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 800bbdc:	4a48      	ldr	r2, [pc, #288]	; (800bd00 <SUBGRF_SetPacketParams+0x130>)
 800bbde:	f107 030c 	add.w	r3, r7, #12
 800bbe2:	ca07      	ldmia	r2, {r0, r1, r2}
 800bbe4:	c303      	stmia	r3!, {r0, r1}
 800bbe6:	701a      	strb	r2, [r3, #0]

    // Check if required configuration corresponds to the stored packet type
    // If not, silently update radio packet type
    if( PacketType != packetParams->PacketType )
 800bbe8:	687b      	ldr	r3, [r7, #4]
 800bbea:	781a      	ldrb	r2, [r3, #0]
 800bbec:	4b45      	ldr	r3, [pc, #276]	; (800bd04 <SUBGRF_SetPacketParams+0x134>)
 800bbee:	781b      	ldrb	r3, [r3, #0]
 800bbf0:	429a      	cmp	r2, r3
 800bbf2:	d004      	beq.n	800bbfe <SUBGRF_SetPacketParams+0x2e>
    {
        SUBGRF_SetPacketType( packetParams->PacketType );
 800bbf4:	687b      	ldr	r3, [r7, #4]
 800bbf6:	781b      	ldrb	r3, [r3, #0]
 800bbf8:	4618      	mov	r0, r3
 800bbfa:	f7ff fe8b 	bl	800b914 <SUBGRF_SetPacketType>
    }

    switch( packetParams->PacketType )
 800bbfe:	687b      	ldr	r3, [r7, #4]
 800bc00:	781b      	ldrb	r3, [r3, #0]
 800bc02:	2b03      	cmp	r3, #3
 800bc04:	d878      	bhi.n	800bcf8 <SUBGRF_SetPacketParams+0x128>
 800bc06:	a201      	add	r2, pc, #4	; (adr r2, 800bc0c <SUBGRF_SetPacketParams+0x3c>)
 800bc08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bc0c:	0800bc1d 	.word	0x0800bc1d
 800bc10:	0800bcad 	.word	0x0800bcad
 800bc14:	0800bca1 	.word	0x0800bca1
 800bc18:	0800bc1d 	.word	0x0800bc1d
    {
    case PACKET_TYPE_GMSK:
    case PACKET_TYPE_GFSK:
        if( packetParams->Params.Gfsk.CrcLength == RADIO_CRC_2_BYTES_IBM )
 800bc1c:	687b      	ldr	r3, [r7, #4]
 800bc1e:	7a5b      	ldrb	r3, [r3, #9]
 800bc20:	2bf1      	cmp	r3, #241	; 0xf1
 800bc22:	d10a      	bne.n	800bc3a <SUBGRF_SetPacketParams+0x6a>
        {
            SUBGRF_SetCrcSeed( CRC_IBM_SEED );
 800bc24:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800bc28:	f7ff faf0 	bl	800b20c <SUBGRF_SetCrcSeed>
            SUBGRF_SetCrcPolynomial( CRC_POLYNOMIAL_IBM );
 800bc2c:	f248 0005 	movw	r0, #32773	; 0x8005
 800bc30:	f7ff fb0c 	bl	800b24c <SUBGRF_SetCrcPolynomial>
            crcVal = RADIO_CRC_2_BYTES;
 800bc34:	2302      	movs	r3, #2
 800bc36:	75bb      	strb	r3, [r7, #22]
 800bc38:	e011      	b.n	800bc5e <SUBGRF_SetPacketParams+0x8e>
        }
        else if( packetParams->Params.Gfsk.CrcLength == RADIO_CRC_2_BYTES_CCIT )
 800bc3a:	687b      	ldr	r3, [r7, #4]
 800bc3c:	7a5b      	ldrb	r3, [r3, #9]
 800bc3e:	2bf2      	cmp	r3, #242	; 0xf2
 800bc40:	d10a      	bne.n	800bc58 <SUBGRF_SetPacketParams+0x88>
        {
            SUBGRF_SetCrcSeed( CRC_CCITT_SEED );
 800bc42:	f641 500f 	movw	r0, #7439	; 0x1d0f
 800bc46:	f7ff fae1 	bl	800b20c <SUBGRF_SetCrcSeed>
            SUBGRF_SetCrcPolynomial( CRC_POLYNOMIAL_CCITT );
 800bc4a:	f241 0021 	movw	r0, #4129	; 0x1021
 800bc4e:	f7ff fafd 	bl	800b24c <SUBGRF_SetCrcPolynomial>
            crcVal = RADIO_CRC_2_BYTES_INV;
 800bc52:	2306      	movs	r3, #6
 800bc54:	75bb      	strb	r3, [r7, #22]
 800bc56:	e002      	b.n	800bc5e <SUBGRF_SetPacketParams+0x8e>
        }
        else
        {
            crcVal = packetParams->Params.Gfsk.CrcLength;
 800bc58:	687b      	ldr	r3, [r7, #4]
 800bc5a:	7a5b      	ldrb	r3, [r3, #9]
 800bc5c:	75bb      	strb	r3, [r7, #22]
        }
        n = 9;
 800bc5e:	2309      	movs	r3, #9
 800bc60:	75fb      	strb	r3, [r7, #23]
        buf[0] = ( packetParams->Params.Gfsk.PreambleLength >> 8 ) & 0xFF;
 800bc62:	687b      	ldr	r3, [r7, #4]
 800bc64:	885b      	ldrh	r3, [r3, #2]
 800bc66:	0a1b      	lsrs	r3, r3, #8
 800bc68:	b29b      	uxth	r3, r3
 800bc6a:	b2db      	uxtb	r3, r3
 800bc6c:	733b      	strb	r3, [r7, #12]
        buf[1] = packetParams->Params.Gfsk.PreambleLength;
 800bc6e:	687b      	ldr	r3, [r7, #4]
 800bc70:	885b      	ldrh	r3, [r3, #2]
 800bc72:	b2db      	uxtb	r3, r3
 800bc74:	737b      	strb	r3, [r7, #13]
        buf[2] = packetParams->Params.Gfsk.PreambleMinDetect;
 800bc76:	687b      	ldr	r3, [r7, #4]
 800bc78:	791b      	ldrb	r3, [r3, #4]
 800bc7a:	73bb      	strb	r3, [r7, #14]
        buf[3] = ( packetParams->Params.Gfsk.SyncWordLength /*<< 3*/ ); // convert from byte to bit
 800bc7c:	687b      	ldr	r3, [r7, #4]
 800bc7e:	795b      	ldrb	r3, [r3, #5]
 800bc80:	73fb      	strb	r3, [r7, #15]
        buf[4] = packetParams->Params.Gfsk.AddrComp;
 800bc82:	687b      	ldr	r3, [r7, #4]
 800bc84:	799b      	ldrb	r3, [r3, #6]
 800bc86:	743b      	strb	r3, [r7, #16]
        buf[5] = packetParams->Params.Gfsk.HeaderType;
 800bc88:	687b      	ldr	r3, [r7, #4]
 800bc8a:	79db      	ldrb	r3, [r3, #7]
 800bc8c:	747b      	strb	r3, [r7, #17]
        buf[6] = packetParams->Params.Gfsk.PayloadLength;
 800bc8e:	687b      	ldr	r3, [r7, #4]
 800bc90:	7a1b      	ldrb	r3, [r3, #8]
 800bc92:	74bb      	strb	r3, [r7, #18]
        buf[7] = crcVal;
 800bc94:	7dbb      	ldrb	r3, [r7, #22]
 800bc96:	74fb      	strb	r3, [r7, #19]
        buf[8] = packetParams->Params.Gfsk.DcFree;
 800bc98:	687b      	ldr	r3, [r7, #4]
 800bc9a:	7a9b      	ldrb	r3, [r3, #10]
 800bc9c:	753b      	strb	r3, [r7, #20]
        break;
 800bc9e:	e022      	b.n	800bce6 <SUBGRF_SetPacketParams+0x116>
    case PACKET_TYPE_BPSK:
        n = 1;
 800bca0:	2301      	movs	r3, #1
 800bca2:	75fb      	strb	r3, [r7, #23]
        buf[0] = packetParams->Params.Bpsk.PayloadLength;
 800bca4:	687b      	ldr	r3, [r7, #4]
 800bca6:	7b1b      	ldrb	r3, [r3, #12]
 800bca8:	733b      	strb	r3, [r7, #12]
        break;
 800bcaa:	e01c      	b.n	800bce6 <SUBGRF_SetPacketParams+0x116>
    case PACKET_TYPE_LORA:
        n = 6;
 800bcac:	2306      	movs	r3, #6
 800bcae:	75fb      	strb	r3, [r7, #23]
        buf[0] = ( packetParams->Params.LoRa.PreambleLength >> 8 ) & 0xFF;
 800bcb0:	687b      	ldr	r3, [r7, #4]
 800bcb2:	89db      	ldrh	r3, [r3, #14]
 800bcb4:	0a1b      	lsrs	r3, r3, #8
 800bcb6:	b29b      	uxth	r3, r3
 800bcb8:	b2db      	uxtb	r3, r3
 800bcba:	733b      	strb	r3, [r7, #12]
        buf[1] = packetParams->Params.LoRa.PreambleLength;
 800bcbc:	687b      	ldr	r3, [r7, #4]
 800bcbe:	89db      	ldrh	r3, [r3, #14]
 800bcc0:	b2db      	uxtb	r3, r3
 800bcc2:	737b      	strb	r3, [r7, #13]
        buf[2] = LoRaHeaderType = packetParams->Params.LoRa.HeaderType;
 800bcc4:	687b      	ldr	r3, [r7, #4]
 800bcc6:	7c1a      	ldrb	r2, [r3, #16]
 800bcc8:	4b0f      	ldr	r3, [pc, #60]	; (800bd08 <SUBGRF_SetPacketParams+0x138>)
 800bcca:	4611      	mov	r1, r2
 800bccc:	7019      	strb	r1, [r3, #0]
 800bcce:	4613      	mov	r3, r2
 800bcd0:	73bb      	strb	r3, [r7, #14]
        buf[3] = packetParams->Params.LoRa.PayloadLength;
 800bcd2:	687b      	ldr	r3, [r7, #4]
 800bcd4:	7c5b      	ldrb	r3, [r3, #17]
 800bcd6:	73fb      	strb	r3, [r7, #15]
        buf[4] = packetParams->Params.LoRa.CrcMode;
 800bcd8:	687b      	ldr	r3, [r7, #4]
 800bcda:	7c9b      	ldrb	r3, [r3, #18]
 800bcdc:	743b      	strb	r3, [r7, #16]
        buf[5] = packetParams->Params.LoRa.InvertIQ;
 800bcde:	687b      	ldr	r3, [r7, #4]
 800bce0:	7cdb      	ldrb	r3, [r3, #19]
 800bce2:	747b      	strb	r3, [r7, #17]
        break;
 800bce4:	bf00      	nop
    default:
    case PACKET_TYPE_NONE:
        return;
    }
    SUBGRF_WriteCommand( RADIO_SET_PACKETPARAMS, buf, n );
 800bce6:	7dfb      	ldrb	r3, [r7, #23]
 800bce8:	b29b      	uxth	r3, r3
 800bcea:	f107 020c 	add.w	r2, r7, #12
 800bcee:	218c      	movs	r1, #140	; 0x8c
 800bcf0:	4806      	ldr	r0, [pc, #24]	; (800bd0c <SUBGRF_SetPacketParams+0x13c>)
 800bcf2:	f7f7 fdc9 	bl	8003888 <HAL_SUBGHZ_ExecSetCmd>
 800bcf6:	e000      	b.n	800bcfa <SUBGRF_SetPacketParams+0x12a>
        return;
 800bcf8:	bf00      	nop
}
 800bcfa:	3718      	adds	r7, #24
 800bcfc:	46bd      	mov	sp, r7
 800bcfe:	bd80      	pop	{r7, pc}
 800bd00:	0800fc0c 	.word	0x0800fc0c
 800bd04:	20002655 	.word	0x20002655
 800bd08:	20002656 	.word	0x20002656
 800bd0c:	200026e0 	.word	0x200026e0

0800bd10 <SUBGRF_SetBufferBaseAddress>:
    SUBGRF_WriteCommand( RADIO_SET_CADPARAMS, buf, 7 );
    OperatingMode = MODE_CAD;
}

void SUBGRF_SetBufferBaseAddress( uint8_t txBaseAddress, uint8_t rxBaseAddress )
{
 800bd10:	b580      	push	{r7, lr}
 800bd12:	b084      	sub	sp, #16
 800bd14:	af00      	add	r7, sp, #0
 800bd16:	4603      	mov	r3, r0
 800bd18:	460a      	mov	r2, r1
 800bd1a:	71fb      	strb	r3, [r7, #7]
 800bd1c:	4613      	mov	r3, r2
 800bd1e:	71bb      	strb	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = txBaseAddress;
 800bd20:	79fb      	ldrb	r3, [r7, #7]
 800bd22:	733b      	strb	r3, [r7, #12]
    buf[1] = rxBaseAddress;
 800bd24:	79bb      	ldrb	r3, [r7, #6]
 800bd26:	737b      	strb	r3, [r7, #13]
    SUBGRF_WriteCommand( RADIO_SET_BUFFERBASEADDRESS, buf, 2 );
 800bd28:	f107 020c 	add.w	r2, r7, #12
 800bd2c:	2302      	movs	r3, #2
 800bd2e:	218f      	movs	r1, #143	; 0x8f
 800bd30:	4803      	ldr	r0, [pc, #12]	; (800bd40 <SUBGRF_SetBufferBaseAddress+0x30>)
 800bd32:	f7f7 fda9 	bl	8003888 <HAL_SUBGHZ_ExecSetCmd>
}
 800bd36:	bf00      	nop
 800bd38:	3710      	adds	r7, #16
 800bd3a:	46bd      	mov	sp, r7
 800bd3c:	bd80      	pop	{r7, pc}
 800bd3e:	bf00      	nop
 800bd40:	200026e0 	.word	0x200026e0

0800bd44 <SUBGRF_GetRssiInst>:
    status.Fields.ChipMode = ( stat & ( 0x07 << 4 ) ) >> 4;
    return status;
}

int8_t SUBGRF_GetRssiInst( void )
{
 800bd44:	b580      	push	{r7, lr}
 800bd46:	b082      	sub	sp, #8
 800bd48:	af00      	add	r7, sp, #0
    uint8_t buf[1];
    int8_t rssi = 0;
 800bd4a:	2300      	movs	r3, #0
 800bd4c:	71fb      	strb	r3, [r7, #7]

    SUBGRF_ReadCommand( RADIO_GET_RSSIINST, buf, 1 );
 800bd4e:	1d3a      	adds	r2, r7, #4
 800bd50:	2301      	movs	r3, #1
 800bd52:	2115      	movs	r1, #21
 800bd54:	4806      	ldr	r0, [pc, #24]	; (800bd70 <SUBGRF_GetRssiInst+0x2c>)
 800bd56:	f7f7 fdf6 	bl	8003946 <HAL_SUBGHZ_ExecGetCmd>
    rssi = -buf[0] >> 1;
 800bd5a:	793b      	ldrb	r3, [r7, #4]
 800bd5c:	425b      	negs	r3, r3
 800bd5e:	105b      	asrs	r3, r3, #1
 800bd60:	71fb      	strb	r3, [r7, #7]
    return rssi;
 800bd62:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 800bd66:	4618      	mov	r0, r3
 800bd68:	3708      	adds	r7, #8
 800bd6a:	46bd      	mov	sp, r7
 800bd6c:	bd80      	pop	{r7, pc}
 800bd6e:	bf00      	nop
 800bd70:	200026e0 	.word	0x200026e0

0800bd74 <SUBGRF_GetRxBufferStatus>:

void SUBGRF_GetRxBufferStatus( uint8_t *payloadLength, uint8_t *rxStartBufferPointer )
{
 800bd74:	b580      	push	{r7, lr}
 800bd76:	b084      	sub	sp, #16
 800bd78:	af00      	add	r7, sp, #0
 800bd7a:	6078      	str	r0, [r7, #4]
 800bd7c:	6039      	str	r1, [r7, #0]
    uint8_t status[2];

    SUBGRF_ReadCommand( RADIO_GET_RXBUFFERSTATUS, status, 2 );
 800bd7e:	f107 020c 	add.w	r2, r7, #12
 800bd82:	2302      	movs	r3, #2
 800bd84:	2113      	movs	r1, #19
 800bd86:	4810      	ldr	r0, [pc, #64]	; (800bdc8 <SUBGRF_GetRxBufferStatus+0x54>)
 800bd88:	f7f7 fddd 	bl	8003946 <HAL_SUBGHZ_ExecGetCmd>

    // In case of LORA fixed header, the payloadLength is obtained by reading
    // the register REG_LR_PAYLOADLENGTH
    if( ( SUBGRF_GetPacketType( ) == PACKET_TYPE_LORA ) && ( LoRaHeaderType == LORA_PACKET_FIXED_LENGTH ) )
 800bd8c:	f7ff fde0 	bl	800b950 <SUBGRF_GetPacketType>
 800bd90:	4603      	mov	r3, r0
 800bd92:	2b01      	cmp	r3, #1
 800bd94:	d10d      	bne.n	800bdb2 <SUBGRF_GetRxBufferStatus+0x3e>
 800bd96:	4b0d      	ldr	r3, [pc, #52]	; (800bdcc <SUBGRF_GetRxBufferStatus+0x58>)
 800bd98:	781b      	ldrb	r3, [r3, #0]
 800bd9a:	b2db      	uxtb	r3, r3
 800bd9c:	2b01      	cmp	r3, #1
 800bd9e:	d108      	bne.n	800bdb2 <SUBGRF_GetRxBufferStatus+0x3e>
    {
        *payloadLength = SUBGRF_ReadRegister( REG_LR_PAYLOADLENGTH );
 800bda0:	f240 7002 	movw	r0, #1794	; 0x702
 800bda4:	f000 f87c 	bl	800bea0 <SUBGRF_ReadRegister>
 800bda8:	4603      	mov	r3, r0
 800bdaa:	461a      	mov	r2, r3
 800bdac:	687b      	ldr	r3, [r7, #4]
 800bdae:	701a      	strb	r2, [r3, #0]
 800bdb0:	e002      	b.n	800bdb8 <SUBGRF_GetRxBufferStatus+0x44>
    }
    else
    {
        *payloadLength = status[0];
 800bdb2:	7b3a      	ldrb	r2, [r7, #12]
 800bdb4:	687b      	ldr	r3, [r7, #4]
 800bdb6:	701a      	strb	r2, [r3, #0]
    }
    *rxStartBufferPointer = status[1];
 800bdb8:	7b7a      	ldrb	r2, [r7, #13]
 800bdba:	683b      	ldr	r3, [r7, #0]
 800bdbc:	701a      	strb	r2, [r3, #0]
}
 800bdbe:	bf00      	nop
 800bdc0:	3710      	adds	r7, #16
 800bdc2:	46bd      	mov	sp, r7
 800bdc4:	bd80      	pop	{r7, pc}
 800bdc6:	bf00      	nop
 800bdc8:	200026e0 	.word	0x200026e0
 800bdcc:	20002656 	.word	0x20002656

0800bdd0 <SUBGRF_GetPacketStatus>:

void SUBGRF_GetPacketStatus( PacketStatus_t *pktStatus )
{
 800bdd0:	b580      	push	{r7, lr}
 800bdd2:	b084      	sub	sp, #16
 800bdd4:	af00      	add	r7, sp, #0
 800bdd6:	6078      	str	r0, [r7, #4]
    uint8_t status[3];

    SUBGRF_ReadCommand( RADIO_GET_PACKETSTATUS, status, 3 );
 800bdd8:	f107 020c 	add.w	r2, r7, #12
 800bddc:	2303      	movs	r3, #3
 800bdde:	2114      	movs	r1, #20
 800bde0:	4823      	ldr	r0, [pc, #140]	; (800be70 <SUBGRF_GetPacketStatus+0xa0>)
 800bde2:	f7f7 fdb0 	bl	8003946 <HAL_SUBGHZ_ExecGetCmd>

    pktStatus->packetType = SUBGRF_GetPacketType( );
 800bde6:	f7ff fdb3 	bl	800b950 <SUBGRF_GetPacketType>
 800bdea:	4603      	mov	r3, r0
 800bdec:	461a      	mov	r2, r3
 800bdee:	687b      	ldr	r3, [r7, #4]
 800bdf0:	701a      	strb	r2, [r3, #0]
    switch( pktStatus->packetType )
 800bdf2:	687b      	ldr	r3, [r7, #4]
 800bdf4:	781b      	ldrb	r3, [r3, #0]
 800bdf6:	2b00      	cmp	r3, #0
 800bdf8:	d002      	beq.n	800be00 <SUBGRF_GetPacketStatus+0x30>
 800bdfa:	2b01      	cmp	r3, #1
 800bdfc:	d013      	beq.n	800be26 <SUBGRF_GetPacketStatus+0x56>
 800bdfe:	e02a      	b.n	800be56 <SUBGRF_GetPacketStatus+0x86>
    {
        case PACKET_TYPE_GFSK:
            pktStatus->Params.Gfsk.RxStatus = status[0];
 800be00:	7b3a      	ldrb	r2, [r7, #12]
 800be02:	687b      	ldr	r3, [r7, #4]
 800be04:	711a      	strb	r2, [r3, #4]
            pktStatus->Params.Gfsk.RssiSync = -status[1] >> 1;
 800be06:	7b7b      	ldrb	r3, [r7, #13]
 800be08:	425b      	negs	r3, r3
 800be0a:	105b      	asrs	r3, r3, #1
 800be0c:	b25a      	sxtb	r2, r3
 800be0e:	687b      	ldr	r3, [r7, #4]
 800be10:	719a      	strb	r2, [r3, #6]
            pktStatus->Params.Gfsk.RssiAvg = -status[2] >> 1;
 800be12:	7bbb      	ldrb	r3, [r7, #14]
 800be14:	425b      	negs	r3, r3
 800be16:	105b      	asrs	r3, r3, #1
 800be18:	b25a      	sxtb	r2, r3
 800be1a:	687b      	ldr	r3, [r7, #4]
 800be1c:	715a      	strb	r2, [r3, #5]
            pktStatus->Params.Gfsk.FreqError = 0;
 800be1e:	687b      	ldr	r3, [r7, #4]
 800be20:	2200      	movs	r2, #0
 800be22:	609a      	str	r2, [r3, #8]
            break;
 800be24:	e020      	b.n	800be68 <SUBGRF_GetPacketStatus+0x98>

        case PACKET_TYPE_LORA:
            pktStatus->Params.LoRa.RssiPkt = -status[0] >> 1;
 800be26:	7b3b      	ldrb	r3, [r7, #12]
 800be28:	425b      	negs	r3, r3
 800be2a:	105b      	asrs	r3, r3, #1
 800be2c:	b25a      	sxtb	r2, r3
 800be2e:	687b      	ldr	r3, [r7, #4]
 800be30:	731a      	strb	r2, [r3, #12]
            // Returns SNR value [dB] rounded to the nearest integer value
            pktStatus->Params.LoRa.SnrPkt = ( ( ( int8_t )status[1] ) + 2 ) >> 2;
 800be32:	7b7b      	ldrb	r3, [r7, #13]
 800be34:	b25b      	sxtb	r3, r3
 800be36:	3302      	adds	r3, #2
 800be38:	109b      	asrs	r3, r3, #2
 800be3a:	b25a      	sxtb	r2, r3
 800be3c:	687b      	ldr	r3, [r7, #4]
 800be3e:	735a      	strb	r2, [r3, #13]
            pktStatus->Params.LoRa.SignalRssiPkt = -status[2] >> 1;
 800be40:	7bbb      	ldrb	r3, [r7, #14]
 800be42:	425b      	negs	r3, r3
 800be44:	105b      	asrs	r3, r3, #1
 800be46:	b25a      	sxtb	r2, r3
 800be48:	687b      	ldr	r3, [r7, #4]
 800be4a:	739a      	strb	r2, [r3, #14]
            pktStatus->Params.LoRa.FreqError = FrequencyError;
 800be4c:	4b09      	ldr	r3, [pc, #36]	; (800be74 <SUBGRF_GetPacketStatus+0xa4>)
 800be4e:	681a      	ldr	r2, [r3, #0]
 800be50:	687b      	ldr	r3, [r7, #4]
 800be52:	611a      	str	r2, [r3, #16]
            break;
 800be54:	e008      	b.n	800be68 <SUBGRF_GetPacketStatus+0x98>

        default:
        case PACKET_TYPE_NONE:
            // In that specific case, we set everything in the pktStatus to zeros
            // and reset the packet type accordingly
            RADIO_MEMSET8( pktStatus, 0, sizeof( PacketStatus_t ) );
 800be56:	2214      	movs	r2, #20
 800be58:	2100      	movs	r1, #0
 800be5a:	6878      	ldr	r0, [r7, #4]
 800be5c:	f000 fb18 	bl	800c490 <UTIL_MEM_set_8>
            pktStatus->packetType = PACKET_TYPE_NONE;
 800be60:	687b      	ldr	r3, [r7, #4]
 800be62:	220f      	movs	r2, #15
 800be64:	701a      	strb	r2, [r3, #0]
            break;
 800be66:	bf00      	nop
    }
}
 800be68:	bf00      	nop
 800be6a:	3710      	adds	r7, #16
 800be6c:	46bd      	mov	sp, r7
 800be6e:	bd80      	pop	{r7, pc}
 800be70:	200026e0 	.word	0x200026e0
 800be74:	20002658 	.word	0x20002658

0800be78 <SUBGRF_WriteRegister>:
    buf[1] = ( uint8_t )( ( uint16_t )irq & 0x00FF );
    SUBGRF_WriteCommand( RADIO_CLR_IRQSTATUS, buf, 2 );
}

void SUBGRF_WriteRegister( uint16_t addr, uint8_t data )
{
 800be78:	b580      	push	{r7, lr}
 800be7a:	b082      	sub	sp, #8
 800be7c:	af00      	add	r7, sp, #0
 800be7e:	4603      	mov	r3, r0
 800be80:	460a      	mov	r2, r1
 800be82:	80fb      	strh	r3, [r7, #6]
 800be84:	4613      	mov	r3, r2
 800be86:	717b      	strb	r3, [r7, #5]
    HAL_SUBGHZ_WriteRegisters( &hsubghz, addr, (uint8_t*)&data, 1 );
 800be88:	1d7a      	adds	r2, r7, #5
 800be8a:	88f9      	ldrh	r1, [r7, #6]
 800be8c:	2301      	movs	r3, #1
 800be8e:	4803      	ldr	r0, [pc, #12]	; (800be9c <SUBGRF_WriteRegister+0x24>)
 800be90:	f7f7 fc3a 	bl	8003708 <HAL_SUBGHZ_WriteRegisters>
}
 800be94:	bf00      	nop
 800be96:	3708      	adds	r7, #8
 800be98:	46bd      	mov	sp, r7
 800be9a:	bd80      	pop	{r7, pc}
 800be9c:	200026e0 	.word	0x200026e0

0800bea0 <SUBGRF_ReadRegister>:

uint8_t SUBGRF_ReadRegister( uint16_t addr )
{
 800bea0:	b580      	push	{r7, lr}
 800bea2:	b084      	sub	sp, #16
 800bea4:	af00      	add	r7, sp, #0
 800bea6:	4603      	mov	r3, r0
 800bea8:	80fb      	strh	r3, [r7, #6]
    uint8_t data;
    HAL_SUBGHZ_ReadRegisters( &hsubghz, addr, &data, 1 );
 800beaa:	f107 020f 	add.w	r2, r7, #15
 800beae:	88f9      	ldrh	r1, [r7, #6]
 800beb0:	2301      	movs	r3, #1
 800beb2:	4804      	ldr	r0, [pc, #16]	; (800bec4 <SUBGRF_ReadRegister+0x24>)
 800beb4:	f7f7 fc87 	bl	80037c6 <HAL_SUBGHZ_ReadRegisters>
    return data;
 800beb8:	7bfb      	ldrb	r3, [r7, #15]
}
 800beba:	4618      	mov	r0, r3
 800bebc:	3710      	adds	r7, #16
 800bebe:	46bd      	mov	sp, r7
 800bec0:	bd80      	pop	{r7, pc}
 800bec2:	bf00      	nop
 800bec4:	200026e0 	.word	0x200026e0

0800bec8 <SUBGRF_WriteRegisters>:

void SUBGRF_WriteRegisters( uint16_t address, uint8_t *buffer, uint16_t size )
{
 800bec8:	b580      	push	{r7, lr}
 800beca:	b082      	sub	sp, #8
 800becc:	af00      	add	r7, sp, #0
 800bece:	4603      	mov	r3, r0
 800bed0:	6039      	str	r1, [r7, #0]
 800bed2:	80fb      	strh	r3, [r7, #6]
 800bed4:	4613      	mov	r3, r2
 800bed6:	80bb      	strh	r3, [r7, #4]
    HAL_SUBGHZ_WriteRegisters( &hsubghz, address, buffer, size );
 800bed8:	88bb      	ldrh	r3, [r7, #4]
 800beda:	88f9      	ldrh	r1, [r7, #6]
 800bedc:	683a      	ldr	r2, [r7, #0]
 800bede:	4803      	ldr	r0, [pc, #12]	; (800beec <SUBGRF_WriteRegisters+0x24>)
 800bee0:	f7f7 fc12 	bl	8003708 <HAL_SUBGHZ_WriteRegisters>
}
 800bee4:	bf00      	nop
 800bee6:	3708      	adds	r7, #8
 800bee8:	46bd      	mov	sp, r7
 800beea:	bd80      	pop	{r7, pc}
 800beec:	200026e0 	.word	0x200026e0

0800bef0 <SUBGRF_ReadRegisters>:

void SUBGRF_ReadRegisters( uint16_t address, uint8_t *buffer, uint16_t size )
{
 800bef0:	b580      	push	{r7, lr}
 800bef2:	b082      	sub	sp, #8
 800bef4:	af00      	add	r7, sp, #0
 800bef6:	4603      	mov	r3, r0
 800bef8:	6039      	str	r1, [r7, #0]
 800befa:	80fb      	strh	r3, [r7, #6]
 800befc:	4613      	mov	r3, r2
 800befe:	80bb      	strh	r3, [r7, #4]
    HAL_SUBGHZ_ReadRegisters( &hsubghz, address, buffer, size );
 800bf00:	88bb      	ldrh	r3, [r7, #4]
 800bf02:	88f9      	ldrh	r1, [r7, #6]
 800bf04:	683a      	ldr	r2, [r7, #0]
 800bf06:	4803      	ldr	r0, [pc, #12]	; (800bf14 <SUBGRF_ReadRegisters+0x24>)
 800bf08:	f7f7 fc5d 	bl	80037c6 <HAL_SUBGHZ_ReadRegisters>
}
 800bf0c:	bf00      	nop
 800bf0e:	3708      	adds	r7, #8
 800bf10:	46bd      	mov	sp, r7
 800bf12:	bd80      	pop	{r7, pc}
 800bf14:	200026e0 	.word	0x200026e0

0800bf18 <SUBGRF_WriteBuffer>:

void SUBGRF_WriteBuffer( uint8_t offset, uint8_t *buffer, uint8_t size )
{
 800bf18:	b580      	push	{r7, lr}
 800bf1a:	b082      	sub	sp, #8
 800bf1c:	af00      	add	r7, sp, #0
 800bf1e:	4603      	mov	r3, r0
 800bf20:	6039      	str	r1, [r7, #0]
 800bf22:	71fb      	strb	r3, [r7, #7]
 800bf24:	4613      	mov	r3, r2
 800bf26:	71bb      	strb	r3, [r7, #6]
    HAL_SUBGHZ_WriteBuffer( &hsubghz, offset, buffer, size );
 800bf28:	79bb      	ldrb	r3, [r7, #6]
 800bf2a:	b29b      	uxth	r3, r3
 800bf2c:	79f9      	ldrb	r1, [r7, #7]
 800bf2e:	683a      	ldr	r2, [r7, #0]
 800bf30:	4803      	ldr	r0, [pc, #12]	; (800bf40 <SUBGRF_WriteBuffer+0x28>)
 800bf32:	f7f7 fd5c 	bl	80039ee <HAL_SUBGHZ_WriteBuffer>
}
 800bf36:	bf00      	nop
 800bf38:	3708      	adds	r7, #8
 800bf3a:	46bd      	mov	sp, r7
 800bf3c:	bd80      	pop	{r7, pc}
 800bf3e:	bf00      	nop
 800bf40:	200026e0 	.word	0x200026e0

0800bf44 <SUBGRF_ReadBuffer>:

void SUBGRF_ReadBuffer( uint8_t offset, uint8_t *buffer, uint8_t size )
{
 800bf44:	b580      	push	{r7, lr}
 800bf46:	b082      	sub	sp, #8
 800bf48:	af00      	add	r7, sp, #0
 800bf4a:	4603      	mov	r3, r0
 800bf4c:	6039      	str	r1, [r7, #0]
 800bf4e:	71fb      	strb	r3, [r7, #7]
 800bf50:	4613      	mov	r3, r2
 800bf52:	71bb      	strb	r3, [r7, #6]
    HAL_SUBGHZ_ReadBuffer( &hsubghz, offset, buffer, size );
 800bf54:	79bb      	ldrb	r3, [r7, #6]
 800bf56:	b29b      	uxth	r3, r3
 800bf58:	79f9      	ldrb	r1, [r7, #7]
 800bf5a:	683a      	ldr	r2, [r7, #0]
 800bf5c:	4803      	ldr	r0, [pc, #12]	; (800bf6c <SUBGRF_ReadBuffer+0x28>)
 800bf5e:	f7f7 fd99 	bl	8003a94 <HAL_SUBGHZ_ReadBuffer>
}
 800bf62:	bf00      	nop
 800bf64:	3708      	adds	r7, #8
 800bf66:	46bd      	mov	sp, r7
 800bf68:	bd80      	pop	{r7, pc}
 800bf6a:	bf00      	nop
 800bf6c:	200026e0 	.word	0x200026e0

0800bf70 <SUBGRF_SetSwitch>:

void SUBGRF_SetSwitch( uint8_t paSelect, RFState_t rxtx )
{
 800bf70:	b580      	push	{r7, lr}
 800bf72:	b084      	sub	sp, #16
 800bf74:	af00      	add	r7, sp, #0
 800bf76:	4603      	mov	r3, r0
 800bf78:	460a      	mov	r2, r1
 800bf7a:	71fb      	strb	r3, [r7, #7]
 800bf7c:	4613      	mov	r3, r2
 800bf7e:	71bb      	strb	r3, [r7, #6]
    RBI_Switch_TypeDef state = RBI_SWITCH_RX;
 800bf80:	2301      	movs	r3, #1
 800bf82:	73fb      	strb	r3, [r7, #15]

    if (rxtx == RFSWITCH_TX)
 800bf84:	79bb      	ldrb	r3, [r7, #6]
 800bf86:	2b01      	cmp	r3, #1
 800bf88:	d10d      	bne.n	800bfa6 <SUBGRF_SetSwitch+0x36>
    {
        if (paSelect == RFO_LP)
 800bf8a:	79fb      	ldrb	r3, [r7, #7]
 800bf8c:	2b01      	cmp	r3, #1
 800bf8e:	d104      	bne.n	800bf9a <SUBGRF_SetSwitch+0x2a>
        {
            state = RBI_SWITCH_RFO_LP;
 800bf90:	2302      	movs	r3, #2
 800bf92:	73fb      	strb	r3, [r7, #15]
            Radio_SMPS_Set(SMPS_DRIVE_SETTING_MAX);
 800bf94:	2004      	movs	r0, #4
 800bf96:	f000 f84e 	bl	800c036 <Radio_SMPS_Set>
        }
        if (paSelect == RFO_HP)
 800bf9a:	79fb      	ldrb	r3, [r7, #7]
 800bf9c:	2b02      	cmp	r3, #2
 800bf9e:	d107      	bne.n	800bfb0 <SUBGRF_SetSwitch+0x40>
        {
            state = RBI_SWITCH_RFO_HP;
 800bfa0:	2303      	movs	r3, #3
 800bfa2:	73fb      	strb	r3, [r7, #15]
 800bfa4:	e004      	b.n	800bfb0 <SUBGRF_SetSwitch+0x40>
        }
    }
    else
    {
        if (rxtx == RFSWITCH_RX)
 800bfa6:	79bb      	ldrb	r3, [r7, #6]
 800bfa8:	2b00      	cmp	r3, #0
 800bfaa:	d101      	bne.n	800bfb0 <SUBGRF_SetSwitch+0x40>
        {
            state = RBI_SWITCH_RX;
 800bfac:	2301      	movs	r3, #1
 800bfae:	73fb      	strb	r3, [r7, #15]
        }
    }
    RBI_ConfigRFSwitch(state);
 800bfb0:	7bfb      	ldrb	r3, [r7, #15]
 800bfb2:	4618      	mov	r0, r3
 800bfb4:	f000 f9f4 	bl	800c3a0 <RBI_ConfigRFSwitch>
}
 800bfb8:	bf00      	nop
 800bfba:	3710      	adds	r7, #16
 800bfbc:	46bd      	mov	sp, r7
 800bfbe:	bd80      	pop	{r7, pc}

0800bfc0 <SUBGRF_SetRfTxPower>:

uint8_t SUBGRF_SetRfTxPower( int8_t power ) 
{
 800bfc0:	b580      	push	{r7, lr}
 800bfc2:	b084      	sub	sp, #16
 800bfc4:	af00      	add	r7, sp, #0
 800bfc6:	4603      	mov	r3, r0
 800bfc8:	71fb      	strb	r3, [r7, #7]
    uint8_t paSelect= RFO_LP;
 800bfca:	2301      	movs	r3, #1
 800bfcc:	73fb      	strb	r3, [r7, #15]

    int32_t TxConfig = RBI_GetTxConfig();
 800bfce:	f000 fa43 	bl	800c458 <RBI_GetTxConfig>
 800bfd2:	60b8      	str	r0, [r7, #8]

    switch (TxConfig)
 800bfd4:	68bb      	ldr	r3, [r7, #8]
 800bfd6:	2b02      	cmp	r3, #2
 800bfd8:	d016      	beq.n	800c008 <SUBGRF_SetRfTxPower+0x48>
 800bfda:	68bb      	ldr	r3, [r7, #8]
 800bfdc:	2b02      	cmp	r3, #2
 800bfde:	dc16      	bgt.n	800c00e <SUBGRF_SetRfTxPower+0x4e>
 800bfe0:	68bb      	ldr	r3, [r7, #8]
 800bfe2:	2b00      	cmp	r3, #0
 800bfe4:	d003      	beq.n	800bfee <SUBGRF_SetRfTxPower+0x2e>
 800bfe6:	68bb      	ldr	r3, [r7, #8]
 800bfe8:	2b01      	cmp	r3, #1
 800bfea:	d00a      	beq.n	800c002 <SUBGRF_SetRfTxPower+0x42>
        {
            paSelect = RFO_HP;
            break;
        }
        default:
            break;
 800bfec:	e00f      	b.n	800c00e <SUBGRF_SetRfTxPower+0x4e>
            if (power > 15)
 800bfee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800bff2:	2b0f      	cmp	r3, #15
 800bff4:	dd02      	ble.n	800bffc <SUBGRF_SetRfTxPower+0x3c>
                paSelect = RFO_HP;
 800bff6:	2302      	movs	r3, #2
 800bff8:	73fb      	strb	r3, [r7, #15]
            break;
 800bffa:	e009      	b.n	800c010 <SUBGRF_SetRfTxPower+0x50>
                paSelect = RFO_LP;
 800bffc:	2301      	movs	r3, #1
 800bffe:	73fb      	strb	r3, [r7, #15]
            break;
 800c000:	e006      	b.n	800c010 <SUBGRF_SetRfTxPower+0x50>
            paSelect = RFO_LP;
 800c002:	2301      	movs	r3, #1
 800c004:	73fb      	strb	r3, [r7, #15]
            break;
 800c006:	e003      	b.n	800c010 <SUBGRF_SetRfTxPower+0x50>
            paSelect = RFO_HP;
 800c008:	2302      	movs	r3, #2
 800c00a:	73fb      	strb	r3, [r7, #15]
            break;
 800c00c:	e000      	b.n	800c010 <SUBGRF_SetRfTxPower+0x50>
            break;
 800c00e:	bf00      	nop
    }

    SUBGRF_SetTxParams( paSelect, power, RADIO_RAMP_40_US );
 800c010:	f997 1007 	ldrsb.w	r1, [r7, #7]
 800c014:	7bfb      	ldrb	r3, [r7, #15]
 800c016:	2202      	movs	r2, #2
 800c018:	4618      	mov	r0, r3
 800c01a:	f7ff fca3 	bl	800b964 <SUBGRF_SetTxParams>

    return paSelect;
 800c01e:	7bfb      	ldrb	r3, [r7, #15]
}
 800c020:	4618      	mov	r0, r3
 800c022:	3710      	adds	r7, #16
 800c024:	46bd      	mov	sp, r7
 800c026:	bd80      	pop	{r7, pc}

0800c028 <SUBGRF_GetRadioWakeUpTime>:

uint32_t SUBGRF_GetRadioWakeUpTime( void )
{
 800c028:	b580      	push	{r7, lr}
 800c02a:	af00      	add	r7, sp, #0
    return ( uint32_t ) RBI_GetWakeUpTime();
 800c02c:	f000 fa1b 	bl	800c466 <RBI_GetWakeUpTime>
 800c030:	4603      	mov	r3, r0
}
 800c032:	4618      	mov	r0, r3
 800c034:	bd80      	pop	{r7, pc}

0800c036 <Radio_SMPS_Set>:
{
    RadioOnDioIrqCb( IRQ_HEADER_VALID );
}

static void Radio_SMPS_Set(uint8_t level)
{
 800c036:	b580      	push	{r7, lr}
 800c038:	b084      	sub	sp, #16
 800c03a:	af00      	add	r7, sp, #0
 800c03c:	4603      	mov	r3, r0
 800c03e:	71fb      	strb	r3, [r7, #7]
  if ( 1U == RBI_IsDCDC() )
 800c040:	f000 fa1f 	bl	800c482 <RBI_IsDCDC>
 800c044:	4603      	mov	r3, r0
 800c046:	2b01      	cmp	r3, #1
 800c048:	d112      	bne.n	800c070 <Radio_SMPS_Set+0x3a>
  {
    uint8_t modReg;
    modReg= SUBGRF_ReadRegister(SUBGHZ_SMPSC2R);
 800c04a:	f640 1023 	movw	r0, #2339	; 0x923
 800c04e:	f7ff ff27 	bl	800bea0 <SUBGRF_ReadRegister>
 800c052:	4603      	mov	r3, r0
 800c054:	73fb      	strb	r3, [r7, #15]
    modReg&= (~SMPS_DRV_MASK);
 800c056:	7bfb      	ldrb	r3, [r7, #15]
 800c058:	f023 0306 	bic.w	r3, r3, #6
 800c05c:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteRegister(SUBGHZ_SMPSC2R, modReg | level);
 800c05e:	7bfa      	ldrb	r2, [r7, #15]
 800c060:	79fb      	ldrb	r3, [r7, #7]
 800c062:	4313      	orrs	r3, r2
 800c064:	b2db      	uxtb	r3, r3
 800c066:	4619      	mov	r1, r3
 800c068:	f640 1023 	movw	r0, #2339	; 0x923
 800c06c:	f7ff ff04 	bl	800be78 <SUBGRF_WriteRegister>
  }
}
 800c070:	bf00      	nop
 800c072:	3710      	adds	r7, #16
 800c074:	46bd      	mov	sp, r7
 800c076:	bd80      	pop	{r7, pc}

0800c078 <MX_SubGHz_Phy_Init>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

void MX_SubGHz_Phy_Init(void)
{
 800c078:	b580      	push	{r7, lr}
 800c07a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_SubGHz_Phy_Init_1 */

  /* USER CODE END MX_SubGHz_Phy_Init_1 */
  SystemApp_Init();
 800c07c:	f7f5 f8fb 	bl	8001276 <SystemApp_Init>
  SubghzApp_Init();
 800c080:	f000 f802 	bl	800c088 <SubghzApp_Init>
  /* USER CODE BEGIN MX_SubGHz_Phy_Init_2 */

  /* USER CODE END MX_SubGHz_Phy_Init_2 */
}
 800c084:	bf00      	nop
 800c086:	bd80      	pop	{r7, pc}

0800c088 <SubghzApp_Init>:

/* USER CODE END PFP */

/* Exported functions ---------------------------------------------------------*/
void SubghzApp_Init(void)
{
 800c088:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c08a:	b08d      	sub	sp, #52	; 0x34
 800c08c:	af0a      	add	r7, sp, #40	; 0x28
  /* USER CODE BEGIN SubghzApp_Init_1 */

  /* USER CODE END SubghzApp_Init_1 */

  /* Radio initialization */
  RadioEvents.TxDone = OnTxDone;
 800c08e:	4b2b      	ldr	r3, [pc, #172]	; (800c13c <SubghzApp_Init+0xb4>)
 800c090:	4a2b      	ldr	r2, [pc, #172]	; (800c140 <SubghzApp_Init+0xb8>)
 800c092:	601a      	str	r2, [r3, #0]
  RadioEvents.RxDone = OnRxDone;
 800c094:	4b29      	ldr	r3, [pc, #164]	; (800c13c <SubghzApp_Init+0xb4>)
 800c096:	4a2b      	ldr	r2, [pc, #172]	; (800c144 <SubghzApp_Init+0xbc>)
 800c098:	609a      	str	r2, [r3, #8]
  RadioEvents.TxTimeout = OnTxTimeout;
 800c09a:	4b28      	ldr	r3, [pc, #160]	; (800c13c <SubghzApp_Init+0xb4>)
 800c09c:	4a2a      	ldr	r2, [pc, #168]	; (800c148 <SubghzApp_Init+0xc0>)
 800c09e:	605a      	str	r2, [r3, #4]
  RadioEvents.RxTimeout = OnRxTimeout;
 800c0a0:	4b26      	ldr	r3, [pc, #152]	; (800c13c <SubghzApp_Init+0xb4>)
 800c0a2:	4a2a      	ldr	r2, [pc, #168]	; (800c14c <SubghzApp_Init+0xc4>)
 800c0a4:	60da      	str	r2, [r3, #12]
  RadioEvents.RxError = OnRxError;
 800c0a6:	4b25      	ldr	r3, [pc, #148]	; (800c13c <SubghzApp_Init+0xb4>)
 800c0a8:	4a29      	ldr	r2, [pc, #164]	; (800c150 <SubghzApp_Init+0xc8>)
 800c0aa:	611a      	str	r2, [r3, #16]

  Radio.Init(&RadioEvents);
 800c0ac:	4b29      	ldr	r3, [pc, #164]	; (800c154 <SubghzApp_Init+0xcc>)
 800c0ae:	681b      	ldr	r3, [r3, #0]
 800c0b0:	4822      	ldr	r0, [pc, #136]	; (800c13c <SubghzApp_Init+0xb4>)
 800c0b2:	4798      	blx	r3

  /* USER CODE BEGIN SubghzApp_Init_2 */

  Radio.SetChannel(TXfreq);
 800c0b4:	4b27      	ldr	r3, [pc, #156]	; (800c154 <SubghzApp_Init+0xcc>)
 800c0b6:	68db      	ldr	r3, [r3, #12]
 800c0b8:	4a27      	ldr	r2, [pc, #156]	; (800c158 <SubghzApp_Init+0xd0>)
 800c0ba:	6812      	ldr	r2, [r2, #0]
 800c0bc:	4610      	mov	r0, r2
 800c0be:	4798      	blx	r3
  /*     void    ( *SetTxConfig )( RadioModems_t modem, int8_t power, uint32_t fdev,
                              uint32_t bandwidth, uint32_t datarate,
                              uint8_t coderate, uint16_t preambleLen,
                              bool fixLen, bool crcOn, bool freqHopOn,
                              uint8_t hopPeriod, bool iqInverted, uint32_t timeout ); */
  Radio.SetTxConfig(
 800c0c0:	4b24      	ldr	r3, [pc, #144]	; (800c154 <SubghzApp_Init+0xcc>)
 800c0c2:	69dc      	ldr	r4, [r3, #28]
 800c0c4:	4b25      	ldr	r3, [pc, #148]	; (800c15c <SubghzApp_Init+0xd4>)
 800c0c6:	f893 c000 	ldrb.w	ip, [r3]
 800c0ca:	4b25      	ldr	r3, [pc, #148]	; (800c160 <SubghzApp_Init+0xd8>)
 800c0cc:	781b      	ldrb	r3, [r3, #0]
 800c0ce:	fa4f fe83 	sxtb.w	lr, r3
 800c0d2:	4b24      	ldr	r3, [pc, #144]	; (800c164 <SubghzApp_Init+0xdc>)
 800c0d4:	681b      	ldr	r3, [r3, #0]
 800c0d6:	607b      	str	r3, [r7, #4]
 800c0d8:	4b23      	ldr	r3, [pc, #140]	; (800c168 <SubghzApp_Init+0xe0>)
 800c0da:	681b      	ldr	r3, [r3, #0]
 800c0dc:	4a23      	ldr	r2, [pc, #140]	; (800c16c <SubghzApp_Init+0xe4>)
 800c0de:	8812      	ldrh	r2, [r2, #0]
 800c0e0:	4923      	ldr	r1, [pc, #140]	; (800c170 <SubghzApp_Init+0xe8>)
 800c0e2:	7809      	ldrb	r1, [r1, #0]
 800c0e4:	2900      	cmp	r1, #0
 800c0e6:	bf14      	ite	ne
 800c0e8:	2101      	movne	r1, #1
 800c0ea:	2100      	moveq	r1, #0
 800c0ec:	b2c9      	uxtb	r1, r1
 800c0ee:	4821      	ldr	r0, [pc, #132]	; (800c174 <SubghzApp_Init+0xec>)
 800c0f0:	7800      	ldrb	r0, [r0, #0]
 800c0f2:	2800      	cmp	r0, #0
 800c0f4:	bf14      	ite	ne
 800c0f6:	2001      	movne	r0, #1
 800c0f8:	2000      	moveq	r0, #0
 800c0fa:	b2c0      	uxtb	r0, r0
 800c0fc:	4d1e      	ldr	r5, [pc, #120]	; (800c178 <SubghzApp_Init+0xf0>)
 800c0fe:	782d      	ldrb	r5, [r5, #0]
 800c100:	4e1e      	ldr	r6, [pc, #120]	; (800c17c <SubghzApp_Init+0xf4>)
 800c102:	6836      	ldr	r6, [r6, #0]
 800c104:	9608      	str	r6, [sp, #32]
 800c106:	2600      	movs	r6, #0
 800c108:	9607      	str	r6, [sp, #28]
 800c10a:	9506      	str	r5, [sp, #24]
 800c10c:	9005      	str	r0, [sp, #20]
 800c10e:	9104      	str	r1, [sp, #16]
 800c110:	2100      	movs	r1, #0
 800c112:	9103      	str	r1, [sp, #12]
 800c114:	9202      	str	r2, [sp, #8]
 800c116:	2200      	movs	r2, #0
 800c118:	9201      	str	r2, [sp, #4]
 800c11a:	9300      	str	r3, [sp, #0]
 800c11c:	2300      	movs	r3, #0
 800c11e:	687a      	ldr	r2, [r7, #4]
 800c120:	4671      	mov	r1, lr
 800c122:	4660      	mov	r0, ip
 800c124:	47a0      	blx	r4
		  radioModem, TXpower, TXfdev, 0, TXdatarate,
		  0, TXpreambleLen, false, TXcrcOn, TXfreqHop,
		  TXhopPeriod, 0, TXtimeout
  );

  Radio.SetMaxPayloadLength(radioModem, MAX_TX_BUF);
 800c126:	4b0b      	ldr	r3, [pc, #44]	; (800c154 <SubghzApp_Init+0xcc>)
 800c128:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c12a:	4a0c      	ldr	r2, [pc, #48]	; (800c15c <SubghzApp_Init+0xd4>)
 800c12c:	7812      	ldrb	r2, [r2, #0]
 800c12e:	2140      	movs	r1, #64	; 0x40
 800c130:	4610      	mov	r0, r2
 800c132:	4798      	blx	r3
  /* USER CODE END SubghzApp_Init_2 */
}
 800c134:	bf00      	nop
 800c136:	370c      	adds	r7, #12
 800c138:	46bd      	mov	sp, r7
 800c13a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c13c:	20002664 	.word	0x20002664
 800c140:	0800c2a1 	.word	0x0800c2a1
 800c144:	0800c2ad 	.word	0x0800c2ad
 800c148:	0800c2d1 	.word	0x0800c2d1
 800c14c:	0800c2dd 	.word	0x0800c2dd
 800c150:	0800c2e9 	.word	0x0800c2e9
 800c154:	0800fd70 	.word	0x0800fd70
 800c158:	2000005c 	.word	0x2000005c
 800c15c:	20002680 	.word	0x20002680
 800c160:	20000060 	.word	0x20000060
 800c164:	20000064 	.word	0x20000064
 800c168:	20000068 	.word	0x20000068
 800c16c:	2000006e 	.word	0x2000006e
 800c170:	2000006c 	.word	0x2000006c
 800c174:	20002681 	.word	0x20002681
 800c178:	20002682 	.word	0x20002682
 800c17c:	20000070 	.word	0x20000070

0800c180 <SubghzApp_Sent>:

/* USER CODE BEGIN EF */
void SubghzApp_Sent(char *msg, uint8_t size) {
 800c180:	b580      	push	{r7, lr}
 800c182:	b082      	sub	sp, #8
 800c184:	af00      	add	r7, sp, #0
 800c186:	6078      	str	r0, [r7, #4]
 800c188:	460b      	mov	r3, r1
 800c18a:	70fb      	strb	r3, [r7, #3]
	Radio.Send((uint8_t *) msg, size);
 800c18c:	4b04      	ldr	r3, [pc, #16]	; (800c1a0 <SubghzApp_Sent+0x20>)
 800c18e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c190:	78fa      	ldrb	r2, [r7, #3]
 800c192:	4611      	mov	r1, r2
 800c194:	6878      	ldr	r0, [r7, #4]
 800c196:	4798      	blx	r3
}
 800c198:	bf00      	nop
 800c19a:	3708      	adds	r7, #8
 800c19c:	46bd      	mov	sp, r7
 800c19e:	bd80      	pop	{r7, pc}
 800c1a0:	0800fd70 	.word	0x0800fd70

0800c1a4 <SubghzApp_GetFreq>:

uint32_t SubghzApp_GetFreq() {
 800c1a4:	b480      	push	{r7}
 800c1a6:	af00      	add	r7, sp, #0
	return TXfreq;
 800c1a8:	4b02      	ldr	r3, [pc, #8]	; (800c1b4 <SubghzApp_GetFreq+0x10>)
 800c1aa:	681b      	ldr	r3, [r3, #0]
}
 800c1ac:	4618      	mov	r0, r3
 800c1ae:	46bd      	mov	sp, r7
 800c1b0:	bc80      	pop	{r7}
 800c1b2:	4770      	bx	lr
 800c1b4:	2000005c 	.word	0x2000005c

0800c1b8 <SubghzApp_SetFreq>:

void SubghzApp_SetFreq(uint32_t freq) {
 800c1b8:	b580      	push	{r7, lr}
 800c1ba:	b082      	sub	sp, #8
 800c1bc:	af00      	add	r7, sp, #0
 800c1be:	6078      	str	r0, [r7, #4]
	TXfreq = freq;
 800c1c0:	4a06      	ldr	r2, [pc, #24]	; (800c1dc <SubghzApp_SetFreq+0x24>)
 800c1c2:	687b      	ldr	r3, [r7, #4]
 800c1c4:	6013      	str	r3, [r2, #0]

	Radio.SetChannel(TXfreq);
 800c1c6:	4b06      	ldr	r3, [pc, #24]	; (800c1e0 <SubghzApp_SetFreq+0x28>)
 800c1c8:	68db      	ldr	r3, [r3, #12]
 800c1ca:	4a04      	ldr	r2, [pc, #16]	; (800c1dc <SubghzApp_SetFreq+0x24>)
 800c1cc:	6812      	ldr	r2, [r2, #0]
 800c1ce:	4610      	mov	r0, r2
 800c1d0:	4798      	blx	r3
}
 800c1d2:	bf00      	nop
 800c1d4:	3708      	adds	r7, #8
 800c1d6:	46bd      	mov	sp, r7
 800c1d8:	bd80      	pop	{r7, pc}
 800c1da:	bf00      	nop
 800c1dc:	2000005c 	.word	0x2000005c
 800c1e0:	0800fd70 	.word	0x0800fd70

0800c1e4 <SubghzApp_GetPower>:

uint32_t SubghzApp_GetPower() {
 800c1e4:	b480      	push	{r7}
 800c1e6:	af00      	add	r7, sp, #0
	return TXpower;
 800c1e8:	4b02      	ldr	r3, [pc, #8]	; (800c1f4 <SubghzApp_GetPower+0x10>)
 800c1ea:	781b      	ldrb	r3, [r3, #0]
}
 800c1ec:	4618      	mov	r0, r3
 800c1ee:	46bd      	mov	sp, r7
 800c1f0:	bc80      	pop	{r7}
 800c1f2:	4770      	bx	lr
 800c1f4:	20000060 	.word	0x20000060

0800c1f8 <SubghzApp_SetPower>:

void SubghzApp_SetPower(uint32_t power) {
 800c1f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c1fa:	b08d      	sub	sp, #52	; 0x34
 800c1fc:	af0a      	add	r7, sp, #40	; 0x28
 800c1fe:	6078      	str	r0, [r7, #4]
	TXpower = power;
 800c200:	687b      	ldr	r3, [r7, #4]
 800c202:	b2da      	uxtb	r2, r3
 800c204:	4b1c      	ldr	r3, [pc, #112]	; (800c278 <SubghzApp_SetPower+0x80>)
 800c206:	701a      	strb	r2, [r3, #0]

	Radio.SetTxConfig(
 800c208:	4b1c      	ldr	r3, [pc, #112]	; (800c27c <SubghzApp_SetPower+0x84>)
 800c20a:	69dc      	ldr	r4, [r3, #28]
 800c20c:	4b1c      	ldr	r3, [pc, #112]	; (800c280 <SubghzApp_SetPower+0x88>)
 800c20e:	f893 c000 	ldrb.w	ip, [r3]
 800c212:	4b19      	ldr	r3, [pc, #100]	; (800c278 <SubghzApp_SetPower+0x80>)
 800c214:	781b      	ldrb	r3, [r3, #0]
 800c216:	fa4f fe83 	sxtb.w	lr, r3
 800c21a:	4b1a      	ldr	r3, [pc, #104]	; (800c284 <SubghzApp_SetPower+0x8c>)
 800c21c:	681b      	ldr	r3, [r3, #0]
 800c21e:	603b      	str	r3, [r7, #0]
 800c220:	4b19      	ldr	r3, [pc, #100]	; (800c288 <SubghzApp_SetPower+0x90>)
 800c222:	681b      	ldr	r3, [r3, #0]
 800c224:	4a19      	ldr	r2, [pc, #100]	; (800c28c <SubghzApp_SetPower+0x94>)
 800c226:	8812      	ldrh	r2, [r2, #0]
 800c228:	4919      	ldr	r1, [pc, #100]	; (800c290 <SubghzApp_SetPower+0x98>)
 800c22a:	7809      	ldrb	r1, [r1, #0]
 800c22c:	2900      	cmp	r1, #0
 800c22e:	bf14      	ite	ne
 800c230:	2101      	movne	r1, #1
 800c232:	2100      	moveq	r1, #0
 800c234:	b2c9      	uxtb	r1, r1
 800c236:	4817      	ldr	r0, [pc, #92]	; (800c294 <SubghzApp_SetPower+0x9c>)
 800c238:	7800      	ldrb	r0, [r0, #0]
 800c23a:	2800      	cmp	r0, #0
 800c23c:	bf14      	ite	ne
 800c23e:	2001      	movne	r0, #1
 800c240:	2000      	moveq	r0, #0
 800c242:	b2c0      	uxtb	r0, r0
 800c244:	4d14      	ldr	r5, [pc, #80]	; (800c298 <SubghzApp_SetPower+0xa0>)
 800c246:	782d      	ldrb	r5, [r5, #0]
 800c248:	4e14      	ldr	r6, [pc, #80]	; (800c29c <SubghzApp_SetPower+0xa4>)
 800c24a:	6836      	ldr	r6, [r6, #0]
 800c24c:	9608      	str	r6, [sp, #32]
 800c24e:	2600      	movs	r6, #0
 800c250:	9607      	str	r6, [sp, #28]
 800c252:	9506      	str	r5, [sp, #24]
 800c254:	9005      	str	r0, [sp, #20]
 800c256:	9104      	str	r1, [sp, #16]
 800c258:	2100      	movs	r1, #0
 800c25a:	9103      	str	r1, [sp, #12]
 800c25c:	9202      	str	r2, [sp, #8]
 800c25e:	2200      	movs	r2, #0
 800c260:	9201      	str	r2, [sp, #4]
 800c262:	9300      	str	r3, [sp, #0]
 800c264:	2300      	movs	r3, #0
 800c266:	683a      	ldr	r2, [r7, #0]
 800c268:	4671      	mov	r1, lr
 800c26a:	4660      	mov	r0, ip
 800c26c:	47a0      	blx	r4
		  radioModem, TXpower, TXfdev, 0, TXdatarate,
		  0, TXpreambleLen, false, TXcrcOn, TXfreqHop,
		  TXhopPeriod, 0, TXtimeout
	);
}
 800c26e:	bf00      	nop
 800c270:	370c      	adds	r7, #12
 800c272:	46bd      	mov	sp, r7
 800c274:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c276:	bf00      	nop
 800c278:	20000060 	.word	0x20000060
 800c27c:	0800fd70 	.word	0x0800fd70
 800c280:	20002680 	.word	0x20002680
 800c284:	20000064 	.word	0x20000064
 800c288:	20000068 	.word	0x20000068
 800c28c:	2000006e 	.word	0x2000006e
 800c290:	2000006c 	.word	0x2000006c
 800c294:	20002681 	.word	0x20002681
 800c298:	20002682 	.word	0x20002682
 800c29c:	20000070 	.word	0x20000070

0800c2a0 <OnTxDone>:
/* USER CODE END EF */

/* Private functions ---------------------------------------------------------*/
static void OnTxDone(void)
{
 800c2a0:	b480      	push	{r7}
 800c2a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OnTxDone_1 */

  /* USER CODE END OnTxDone_1 */
}
 800c2a4:	bf00      	nop
 800c2a6:	46bd      	mov	sp, r7
 800c2a8:	bc80      	pop	{r7}
 800c2aa:	4770      	bx	lr

0800c2ac <OnRxDone>:

static void OnRxDone(uint8_t *payload, uint16_t size, int16_t rssi, int8_t snr)
{
 800c2ac:	b480      	push	{r7}
 800c2ae:	b085      	sub	sp, #20
 800c2b0:	af00      	add	r7, sp, #0
 800c2b2:	60f8      	str	r0, [r7, #12]
 800c2b4:	4608      	mov	r0, r1
 800c2b6:	4611      	mov	r1, r2
 800c2b8:	461a      	mov	r2, r3
 800c2ba:	4603      	mov	r3, r0
 800c2bc:	817b      	strh	r3, [r7, #10]
 800c2be:	460b      	mov	r3, r1
 800c2c0:	813b      	strh	r3, [r7, #8]
 800c2c2:	4613      	mov	r3, r2
 800c2c4:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN OnRxDone_1 */

  /* USER CODE END OnRxDone_1 */
}
 800c2c6:	bf00      	nop
 800c2c8:	3714      	adds	r7, #20
 800c2ca:	46bd      	mov	sp, r7
 800c2cc:	bc80      	pop	{r7}
 800c2ce:	4770      	bx	lr

0800c2d0 <OnTxTimeout>:

static void OnTxTimeout(void)
{
 800c2d0:	b480      	push	{r7}
 800c2d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OnTxTimeout_1 */

  /* USER CODE END OnTxTimeout_1 */
}
 800c2d4:	bf00      	nop
 800c2d6:	46bd      	mov	sp, r7
 800c2d8:	bc80      	pop	{r7}
 800c2da:	4770      	bx	lr

0800c2dc <OnRxTimeout>:

static void OnRxTimeout(void)
{
 800c2dc:	b480      	push	{r7}
 800c2de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OnRxTimeout_1 */

  /* USER CODE END OnRxTimeout_1 */
}
 800c2e0:	bf00      	nop
 800c2e2:	46bd      	mov	sp, r7
 800c2e4:	bc80      	pop	{r7}
 800c2e6:	4770      	bx	lr

0800c2e8 <OnRxError>:

static void OnRxError(void)
{
 800c2e8:	b480      	push	{r7}
 800c2ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OnRxError_1 */

  /* USER CODE END OnRxError_1 */
}
 800c2ec:	bf00      	nop
 800c2ee:	46bd      	mov	sp, r7
 800c2f0:	bc80      	pop	{r7}
 800c2f2:	4770      	bx	lr

0800c2f4 <LL_AHB2_GRP1_EnableClock>:
{
 800c2f4:	b480      	push	{r7}
 800c2f6:	b085      	sub	sp, #20
 800c2f8:	af00      	add	r7, sp, #0
 800c2fa:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 800c2fc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800c300:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800c302:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800c306:	687b      	ldr	r3, [r7, #4]
 800c308:	4313      	orrs	r3, r2
 800c30a:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800c30c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800c310:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800c312:	687b      	ldr	r3, [r7, #4]
 800c314:	4013      	ands	r3, r2
 800c316:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800c318:	68fb      	ldr	r3, [r7, #12]
}
 800c31a:	bf00      	nop
 800c31c:	3714      	adds	r7, #20
 800c31e:	46bd      	mov	sp, r7
 800c320:	bc80      	pop	{r7}
 800c322:	4770      	bx	lr

0800c324 <RBI_Init>:

/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/
int32_t RBI_Init(void)
{
 800c324:	b580      	push	{r7, lr}
 800c326:	b086      	sub	sp, #24
 800c328:	af00      	add	r7, sp, #0
  /* and define USE_BSP_DRIVER in the preprocessor definitions  or in platform.h */
  return BSP_RADIO_Init();
#elif defined(MX_NUCLEO_WL55JC1)
  /* should be calling BSP_RADIO_Init() but not supported by MX*/

  GPIO_InitTypeDef  gpio_init_structure = {0};
 800c32a:	1d3b      	adds	r3, r7, #4
 800c32c:	2200      	movs	r2, #0
 800c32e:	601a      	str	r2, [r3, #0]
 800c330:	605a      	str	r2, [r3, #4]
 800c332:	609a      	str	r2, [r3, #8]
 800c334:	60da      	str	r2, [r3, #12]
 800c336:	611a      	str	r2, [r3, #16]

  /* Enable the Radio Switch Clock */
  RF_SW_CTRL3_GPIO_CLK_ENABLE();
 800c338:	2004      	movs	r0, #4
 800c33a:	f7ff ffdb 	bl	800c2f4 <LL_AHB2_GRP1_EnableClock>

  /* Configure the Radio Switch pin */
  gpio_init_structure.Pin   = RF_SW_CTRL1_PIN;
 800c33e:	2310      	movs	r3, #16
 800c340:	607b      	str	r3, [r7, #4]
  gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 800c342:	2301      	movs	r3, #1
 800c344:	60bb      	str	r3, [r7, #8]
  gpio_init_structure.Pull  = GPIO_NOPULL;
 800c346:	2300      	movs	r3, #0
 800c348:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800c34a:	2303      	movs	r3, #3
 800c34c:	613b      	str	r3, [r7, #16]

  HAL_GPIO_Init(RF_SW_CTRL1_GPIO_PORT, &gpio_init_structure);
 800c34e:	1d3b      	adds	r3, r7, #4
 800c350:	4619      	mov	r1, r3
 800c352:	4812      	ldr	r0, [pc, #72]	; (800c39c <RBI_Init+0x78>)
 800c354:	f7f5 fbbc 	bl	8001ad0 <HAL_GPIO_Init>

  gpio_init_structure.Pin = RF_SW_CTRL2_PIN;
 800c358:	2320      	movs	r3, #32
 800c35a:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(RF_SW_CTRL2_GPIO_PORT, &gpio_init_structure);
 800c35c:	1d3b      	adds	r3, r7, #4
 800c35e:	4619      	mov	r1, r3
 800c360:	480e      	ldr	r0, [pc, #56]	; (800c39c <RBI_Init+0x78>)
 800c362:	f7f5 fbb5 	bl	8001ad0 <HAL_GPIO_Init>

  gpio_init_structure.Pin = RF_SW_CTRL3_PIN;
 800c366:	2308      	movs	r3, #8
 800c368:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(RF_SW_CTRL3_GPIO_PORT, &gpio_init_structure);
 800c36a:	1d3b      	adds	r3, r7, #4
 800c36c:	4619      	mov	r1, r3
 800c36e:	480b      	ldr	r0, [pc, #44]	; (800c39c <RBI_Init+0x78>)
 800c370:	f7f5 fbae 	bl	8001ad0 <HAL_GPIO_Init>

  HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET);
 800c374:	2200      	movs	r2, #0
 800c376:	2120      	movs	r1, #32
 800c378:	4808      	ldr	r0, [pc, #32]	; (800c39c <RBI_Init+0x78>)
 800c37a:	f7f5 fd09 	bl	8001d90 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET);
 800c37e:	2200      	movs	r2, #0
 800c380:	2110      	movs	r1, #16
 800c382:	4806      	ldr	r0, [pc, #24]	; (800c39c <RBI_Init+0x78>)
 800c384:	f7f5 fd04 	bl	8001d90 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_RESET);
 800c388:	2200      	movs	r2, #0
 800c38a:	2108      	movs	r1, #8
 800c38c:	4803      	ldr	r0, [pc, #12]	; (800c39c <RBI_Init+0x78>)
 800c38e:	f7f5 fcff 	bl	8001d90 <HAL_GPIO_WritePin>

  return 0;
 800c392:	2300      	movs	r3, #0
  /* USER CODE END RBI_Init_2 */
#endif  /* USE_BSP_DRIVER  || MX_NUCLEO_WL55JC1  */
  /* USER CODE BEGIN RBI_Init_3 */

  /* USER CODE END RBI_Init_3 */
}
 800c394:	4618      	mov	r0, r3
 800c396:	3718      	adds	r7, #24
 800c398:	46bd      	mov	sp, r7
 800c39a:	bd80      	pop	{r7, pc}
 800c39c:	48000800 	.word	0x48000800

0800c3a0 <RBI_ConfigRFSwitch>:

  /* USER CODE END RBI_DeInit_3 */
}

int32_t RBI_ConfigRFSwitch(RBI_Switch_TypeDef Config)
{
 800c3a0:	b580      	push	{r7, lr}
 800c3a2:	b082      	sub	sp, #8
 800c3a4:	af00      	add	r7, sp, #0
 800c3a6:	4603      	mov	r3, r0
 800c3a8:	71fb      	strb	r3, [r7, #7]
  /* code generated by MX does not support BSP */
  /* In order to use BSP driver, add the correspondent files in the IDE workspace */
  /* and define USE_BSP_DRIVER in the preprocessor definitions  or in platform.h */
  return BSP_RADIO_ConfigRFSwitch((BSP_RADIO_Switch_TypeDef) Config);
#elif defined(MX_NUCLEO_WL55JC1)
  switch (Config)
 800c3aa:	79fb      	ldrb	r3, [r7, #7]
 800c3ac:	2b03      	cmp	r3, #3
 800c3ae:	d84b      	bhi.n	800c448 <RBI_ConfigRFSwitch+0xa8>
 800c3b0:	a201      	add	r2, pc, #4	; (adr r2, 800c3b8 <RBI_ConfigRFSwitch+0x18>)
 800c3b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c3b6:	bf00      	nop
 800c3b8:	0800c3c9 	.word	0x0800c3c9
 800c3bc:	0800c3e9 	.word	0x0800c3e9
 800c3c0:	0800c409 	.word	0x0800c409
 800c3c4:	0800c429 	.word	0x0800c429
  {
    case RBI_SWITCH_OFF:
    {
      /* Turn off switch */
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_RESET);
 800c3c8:	2200      	movs	r2, #0
 800c3ca:	2108      	movs	r1, #8
 800c3cc:	4821      	ldr	r0, [pc, #132]	; (800c454 <RBI_ConfigRFSwitch+0xb4>)
 800c3ce:	f7f5 fcdf 	bl	8001d90 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET);
 800c3d2:	2200      	movs	r2, #0
 800c3d4:	2110      	movs	r1, #16
 800c3d6:	481f      	ldr	r0, [pc, #124]	; (800c454 <RBI_ConfigRFSwitch+0xb4>)
 800c3d8:	f7f5 fcda 	bl	8001d90 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET);
 800c3dc:	2200      	movs	r2, #0
 800c3de:	2120      	movs	r1, #32
 800c3e0:	481c      	ldr	r0, [pc, #112]	; (800c454 <RBI_ConfigRFSwitch+0xb4>)
 800c3e2:	f7f5 fcd5 	bl	8001d90 <HAL_GPIO_WritePin>
      break;
 800c3e6:	e030      	b.n	800c44a <RBI_ConfigRFSwitch+0xaa>
    }
    case RBI_SWITCH_RX:
    {
      /*Turns On in Rx Mode the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_SET);
 800c3e8:	2201      	movs	r2, #1
 800c3ea:	2108      	movs	r1, #8
 800c3ec:	4819      	ldr	r0, [pc, #100]	; (800c454 <RBI_ConfigRFSwitch+0xb4>)
 800c3ee:	f7f5 fccf 	bl	8001d90 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_SET);
 800c3f2:	2201      	movs	r2, #1
 800c3f4:	2110      	movs	r1, #16
 800c3f6:	4817      	ldr	r0, [pc, #92]	; (800c454 <RBI_ConfigRFSwitch+0xb4>)
 800c3f8:	f7f5 fcca 	bl	8001d90 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET);
 800c3fc:	2200      	movs	r2, #0
 800c3fe:	2120      	movs	r1, #32
 800c400:	4814      	ldr	r0, [pc, #80]	; (800c454 <RBI_ConfigRFSwitch+0xb4>)
 800c402:	f7f5 fcc5 	bl	8001d90 <HAL_GPIO_WritePin>
      break;
 800c406:	e020      	b.n	800c44a <RBI_ConfigRFSwitch+0xaa>
    }
    case RBI_SWITCH_RFO_LP:
    {
      /*Turns On in Tx Low Power the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_SET);
 800c408:	2201      	movs	r2, #1
 800c40a:	2108      	movs	r1, #8
 800c40c:	4811      	ldr	r0, [pc, #68]	; (800c454 <RBI_ConfigRFSwitch+0xb4>)
 800c40e:	f7f5 fcbf 	bl	8001d90 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_SET);
 800c412:	2201      	movs	r2, #1
 800c414:	2110      	movs	r1, #16
 800c416:	480f      	ldr	r0, [pc, #60]	; (800c454 <RBI_ConfigRFSwitch+0xb4>)
 800c418:	f7f5 fcba 	bl	8001d90 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_SET);
 800c41c:	2201      	movs	r2, #1
 800c41e:	2120      	movs	r1, #32
 800c420:	480c      	ldr	r0, [pc, #48]	; (800c454 <RBI_ConfigRFSwitch+0xb4>)
 800c422:	f7f5 fcb5 	bl	8001d90 <HAL_GPIO_WritePin>
      break;
 800c426:	e010      	b.n	800c44a <RBI_ConfigRFSwitch+0xaa>
    }
    case RBI_SWITCH_RFO_HP:
    {
      /*Turns On in Tx High Power the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_SET);
 800c428:	2201      	movs	r2, #1
 800c42a:	2108      	movs	r1, #8
 800c42c:	4809      	ldr	r0, [pc, #36]	; (800c454 <RBI_ConfigRFSwitch+0xb4>)
 800c42e:	f7f5 fcaf 	bl	8001d90 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET);
 800c432:	2200      	movs	r2, #0
 800c434:	2110      	movs	r1, #16
 800c436:	4807      	ldr	r0, [pc, #28]	; (800c454 <RBI_ConfigRFSwitch+0xb4>)
 800c438:	f7f5 fcaa 	bl	8001d90 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_SET);
 800c43c:	2201      	movs	r2, #1
 800c43e:	2120      	movs	r1, #32
 800c440:	4804      	ldr	r0, [pc, #16]	; (800c454 <RBI_ConfigRFSwitch+0xb4>)
 800c442:	f7f5 fca5 	bl	8001d90 <HAL_GPIO_WritePin>
      break;
 800c446:	e000      	b.n	800c44a <RBI_ConfigRFSwitch+0xaa>
    }
    default:
      break;
 800c448:	bf00      	nop
  }

  return 0;
 800c44a:	2300      	movs	r3, #0
  /* USER CODE END RBI_ConfigRFSwitch_2 */
#endif  /* USE_BSP_DRIVER  || MX_NUCLEO_WL55JC1 */
  /* USER CODE BEGIN RBI_ConfigRFSwitch_3 */

  /* USER CODE END RBI_ConfigRFSwitch_3 */
}
 800c44c:	4618      	mov	r0, r3
 800c44e:	3708      	adds	r7, #8
 800c450:	46bd      	mov	sp, r7
 800c452:	bd80      	pop	{r7, pc}
 800c454:	48000800 	.word	0x48000800

0800c458 <RBI_GetTxConfig>:

int32_t RBI_GetTxConfig(void)
{
 800c458:	b480      	push	{r7}
 800c45a:	af00      	add	r7, sp, #0
  /* In order to use BSP driver, add the correspondent files in the IDE workspace */
  /* and define USE_BSP_DRIVER in the preprocessor definitions  or in platform.h */
  return BSP_RADIO_GetTxConfig();

#elif defined(MX_NUCLEO_WL55JC1)
  return RBI_CONF_RFO;
 800c45c:	2300      	movs	r3, #0
  /* USER CODE END RBI_GetTxConfig_2 */
#endif  /* USE_BSP_DRIVER  || MX_NUCLEO_WL55JC1 */
  /* USER CODE BEGIN RBI_GetTxConfig_3 */

  /* USER CODE END RBI_GetTxConfig_3 */
}
 800c45e:	4618      	mov	r0, r3
 800c460:	46bd      	mov	sp, r7
 800c462:	bc80      	pop	{r7}
 800c464:	4770      	bx	lr

0800c466 <RBI_GetWakeUpTime>:

int32_t RBI_GetWakeUpTime(void)
{
 800c466:	b480      	push	{r7}
 800c468:	af00      	add	r7, sp, #0
  /* In order to use BSP driver, add the correspondent files in the IDE workspace */
  /* and define USE_BSP_DRIVER in the preprocessor definitions  or in platform.h */
  return  BSP_RADIO_GetWakeUpTime();

#elif defined(MX_NUCLEO_WL55JC1)
  return RF_WAKEUP_TIME;
 800c46a:	230a      	movs	r3, #10
  /* USER CODE END RBI_GetWakeUpTime_2 */
#endif  /* USE_BSP_DRIVER  || MX_NUCLEO_WL55JC1 */
  /* USER CODE BEGIN RBI_GetWakeUpTime_3 */

  /* USER CODE END RBI_GetWakeUpTime_3 */
}
 800c46c:	4618      	mov	r0, r3
 800c46e:	46bd      	mov	sp, r7
 800c470:	bc80      	pop	{r7}
 800c472:	4770      	bx	lr

0800c474 <RBI_IsTCXO>:

int32_t RBI_IsTCXO(void)
{
 800c474:	b480      	push	{r7}
 800c476:	af00      	add	r7, sp, #0
  /* In order to use BSP driver, add the correspondent files in the IDE workspace */
  /* and define USE_BSP_DRIVER in the preprocessor definitions  or in platform.h */
  return BSP_RADIO_IsTCXO();

#elif defined(MX_NUCLEO_WL55JC1)
  return IS_TCXO_SUPPORTED;
 800c478:	2301      	movs	r3, #1
  /* USER CODE END RBI_IsTCXO_2 */
#endif  /* USE_BSP_DRIVER   || MX_NUCLEO_WL55JC1 */
  /* USER CODE BEGIN RBI_IsTCXO_3 */

  /* USER CODE END RBI_IsTCXO_3 */
}
 800c47a:	4618      	mov	r0, r3
 800c47c:	46bd      	mov	sp, r7
 800c47e:	bc80      	pop	{r7}
 800c480:	4770      	bx	lr

0800c482 <RBI_IsDCDC>:

int32_t RBI_IsDCDC(void)
{
 800c482:	b480      	push	{r7}
 800c484:	af00      	add	r7, sp, #0
  /* In order to use BSP driver, add the correspondent files in the IDE workspace */
  /* and define USE_BSP_DRIVER in the preprocessor definitions  or in platform.h */
  return BSP_RADIO_IsDCDC();

#elif defined(MX_NUCLEO_WL55JC1)
  return IS_DCDC_SUPPORTED;
 800c486:	2301      	movs	r3, #1
  /* USER CODE END RBI_IsDCDC_2 */
#endif  /* USE_BSP_DRIVER   || MX_NUCLEO_WL55JC1 */
  /* USER CODE BEGIN RBI_IsDCDC_3 */

  /* USER CODE END RBI_IsDCDC_3 */
}
 800c488:	4618      	mov	r0, r3
 800c48a:	46bd      	mov	sp, r7
 800c48c:	bc80      	pop	{r7}
 800c48e:	4770      	bx	lr

0800c490 <UTIL_MEM_set_8>:
        *dst8-- = *src8++;
    }
}

void UTIL_MEM_set_8( void *dst, uint8_t value, uint16_t size )
{
 800c490:	b480      	push	{r7}
 800c492:	b085      	sub	sp, #20
 800c494:	af00      	add	r7, sp, #0
 800c496:	6078      	str	r0, [r7, #4]
 800c498:	460b      	mov	r3, r1
 800c49a:	70fb      	strb	r3, [r7, #3]
 800c49c:	4613      	mov	r3, r2
 800c49e:	803b      	strh	r3, [r7, #0]
  uint8_t* dst8= (uint8_t *) dst;
 800c4a0:	687b      	ldr	r3, [r7, #4]
 800c4a2:	60fb      	str	r3, [r7, #12]
  while( size-- )
 800c4a4:	e004      	b.n	800c4b0 <UTIL_MEM_set_8+0x20>
  {
    *dst8++ = value;
 800c4a6:	68fb      	ldr	r3, [r7, #12]
 800c4a8:	1c5a      	adds	r2, r3, #1
 800c4aa:	60fa      	str	r2, [r7, #12]
 800c4ac:	78fa      	ldrb	r2, [r7, #3]
 800c4ae:	701a      	strb	r2, [r3, #0]
  while( size-- )
 800c4b0:	883b      	ldrh	r3, [r7, #0]
 800c4b2:	1e5a      	subs	r2, r3, #1
 800c4b4:	803a      	strh	r2, [r7, #0]
 800c4b6:	2b00      	cmp	r3, #0
 800c4b8:	d1f5      	bne.n	800c4a6 <UTIL_MEM_set_8+0x16>
  }
}
 800c4ba:	bf00      	nop
 800c4bc:	bf00      	nop
 800c4be:	3714      	adds	r7, #20
 800c4c0:	46bd      	mov	sp, r7
 800c4c2:	bc80      	pop	{r7}
 800c4c4:	4770      	bx	lr
	...

0800c4c8 <UTIL_TIMER_Create>:
{
  return UTIL_TimerDriver.DeInitTimer();
}

UTIL_TIMER_Status_t UTIL_TIMER_Create( UTIL_TIMER_Object_t *TimerObject, uint32_t PeriodValue, UTIL_TIMER_Mode_t Mode, void ( *Callback )( void *), void *Argument)
{
 800c4c8:	b580      	push	{r7, lr}
 800c4ca:	b084      	sub	sp, #16
 800c4cc:	af00      	add	r7, sp, #0
 800c4ce:	60f8      	str	r0, [r7, #12]
 800c4d0:	60b9      	str	r1, [r7, #8]
 800c4d2:	603b      	str	r3, [r7, #0]
 800c4d4:	4613      	mov	r3, r2
 800c4d6:	71fb      	strb	r3, [r7, #7]
  if((TimerObject != NULL) && (Callback != NULL))
 800c4d8:	68fb      	ldr	r3, [r7, #12]
 800c4da:	2b00      	cmp	r3, #0
 800c4dc:	d023      	beq.n	800c526 <UTIL_TIMER_Create+0x5e>
 800c4de:	683b      	ldr	r3, [r7, #0]
 800c4e0:	2b00      	cmp	r3, #0
 800c4e2:	d020      	beq.n	800c526 <UTIL_TIMER_Create+0x5e>
  {
    TimerObject->Timestamp = 0U;
 800c4e4:	68fb      	ldr	r3, [r7, #12]
 800c4e6:	2200      	movs	r2, #0
 800c4e8:	601a      	str	r2, [r3, #0]
    TimerObject->ReloadValue = UTIL_TimerDriver.ms2Tick(PeriodValue);
 800c4ea:	4b11      	ldr	r3, [pc, #68]	; (800c530 <UTIL_TIMER_Create+0x68>)
 800c4ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c4ee:	68b8      	ldr	r0, [r7, #8]
 800c4f0:	4798      	blx	r3
 800c4f2:	4602      	mov	r2, r0
 800c4f4:	68fb      	ldr	r3, [r7, #12]
 800c4f6:	605a      	str	r2, [r3, #4]
    TimerObject->IsPending = 0U;
 800c4f8:	68fb      	ldr	r3, [r7, #12]
 800c4fa:	2200      	movs	r2, #0
 800c4fc:	721a      	strb	r2, [r3, #8]
    TimerObject->IsRunning = 0U;
 800c4fe:	68fb      	ldr	r3, [r7, #12]
 800c500:	2200      	movs	r2, #0
 800c502:	725a      	strb	r2, [r3, #9]
    TimerObject->IsReloadStopped = 0U;
 800c504:	68fb      	ldr	r3, [r7, #12]
 800c506:	2200      	movs	r2, #0
 800c508:	729a      	strb	r2, [r3, #10]
    TimerObject->Callback = Callback;
 800c50a:	68fb      	ldr	r3, [r7, #12]
 800c50c:	683a      	ldr	r2, [r7, #0]
 800c50e:	60da      	str	r2, [r3, #12]
    TimerObject->argument = Argument;
 800c510:	68fb      	ldr	r3, [r7, #12]
 800c512:	69ba      	ldr	r2, [r7, #24]
 800c514:	611a      	str	r2, [r3, #16]
    TimerObject->Mode = Mode;
 800c516:	68fb      	ldr	r3, [r7, #12]
 800c518:	79fa      	ldrb	r2, [r7, #7]
 800c51a:	72da      	strb	r2, [r3, #11]
    TimerObject->Next = NULL;
 800c51c:	68fb      	ldr	r3, [r7, #12]
 800c51e:	2200      	movs	r2, #0
 800c520:	615a      	str	r2, [r3, #20]
    return UTIL_TIMER_OK;
 800c522:	2300      	movs	r3, #0
 800c524:	e000      	b.n	800c528 <UTIL_TIMER_Create+0x60>
  }
  else
  {
    return UTIL_TIMER_INVALID_PARAM;
 800c526:	2301      	movs	r3, #1
  }
}
 800c528:	4618      	mov	r0, r3
 800c52a:	3710      	adds	r7, #16
 800c52c:	46bd      	mov	sp, r7
 800c52e:	bd80      	pop	{r7, pc}
 800c530:	0800fcdc 	.word	0x0800fcdc

0800c534 <UTIL_TIMER_Start>:

UTIL_TIMER_Status_t UTIL_TIMER_Start( UTIL_TIMER_Object_t *TimerObject)
{
 800c534:	b580      	push	{r7, lr}
 800c536:	b08a      	sub	sp, #40	; 0x28
 800c538:	af00      	add	r7, sp, #0
 800c53a:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 800c53c:	2300      	movs	r3, #0
 800c53e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t elapsedTime;
  uint32_t minValue;
  uint32_t ticks;
    
  if(( TimerObject != NULL ) && ( TimerExists( TimerObject ) == false ) && (TimerObject->IsRunning == 0U))
 800c542:	687b      	ldr	r3, [r7, #4]
 800c544:	2b00      	cmp	r3, #0
 800c546:	d056      	beq.n	800c5f6 <UTIL_TIMER_Start+0xc2>
 800c548:	6878      	ldr	r0, [r7, #4]
 800c54a:	f000 f929 	bl	800c7a0 <TimerExists>
 800c54e:	4603      	mov	r3, r0
 800c550:	f083 0301 	eor.w	r3, r3, #1
 800c554:	b2db      	uxtb	r3, r3
 800c556:	2b00      	cmp	r3, #0
 800c558:	d04d      	beq.n	800c5f6 <UTIL_TIMER_Start+0xc2>
 800c55a:	687b      	ldr	r3, [r7, #4]
 800c55c:	7a5b      	ldrb	r3, [r3, #9]
 800c55e:	2b00      	cmp	r3, #0
 800c560:	d149      	bne.n	800c5f6 <UTIL_TIMER_Start+0xc2>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800c562:	f3ef 8310 	mrs	r3, PRIMASK
 800c566:	613b      	str	r3, [r7, #16]
  return(result);
 800c568:	693b      	ldr	r3, [r7, #16]
  {
    UTIL_TIMER_ENTER_CRITICAL_SECTION();
 800c56a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 800c56c:	b672      	cpsid	i
}
 800c56e:	bf00      	nop
    ticks = TimerObject->ReloadValue;
 800c570:	687b      	ldr	r3, [r7, #4]
 800c572:	685b      	ldr	r3, [r3, #4]
 800c574:	623b      	str	r3, [r7, #32]
    minValue = UTIL_TimerDriver.GetMinimumTimeout( );
 800c576:	4b24      	ldr	r3, [pc, #144]	; (800c608 <UTIL_TIMER_Start+0xd4>)
 800c578:	6a1b      	ldr	r3, [r3, #32]
 800c57a:	4798      	blx	r3
 800c57c:	61b8      	str	r0, [r7, #24]
    
    if( ticks < minValue )
 800c57e:	6a3a      	ldr	r2, [r7, #32]
 800c580:	69bb      	ldr	r3, [r7, #24]
 800c582:	429a      	cmp	r2, r3
 800c584:	d201      	bcs.n	800c58a <UTIL_TIMER_Start+0x56>
    {
      ticks = minValue;
 800c586:	69bb      	ldr	r3, [r7, #24]
 800c588:	623b      	str	r3, [r7, #32]
    }
    
    TimerObject->Timestamp = ticks;
 800c58a:	687b      	ldr	r3, [r7, #4]
 800c58c:	6a3a      	ldr	r2, [r7, #32]
 800c58e:	601a      	str	r2, [r3, #0]
    TimerObject->IsPending = 0U;
 800c590:	687b      	ldr	r3, [r7, #4]
 800c592:	2200      	movs	r2, #0
 800c594:	721a      	strb	r2, [r3, #8]
    TimerObject->IsRunning = 1U;
 800c596:	687b      	ldr	r3, [r7, #4]
 800c598:	2201      	movs	r2, #1
 800c59a:	725a      	strb	r2, [r3, #9]
    TimerObject->IsReloadStopped = 0U;
 800c59c:	687b      	ldr	r3, [r7, #4]
 800c59e:	2200      	movs	r2, #0
 800c5a0:	729a      	strb	r2, [r3, #10]
    if( TimerListHead == NULL )
 800c5a2:	4b1a      	ldr	r3, [pc, #104]	; (800c60c <UTIL_TIMER_Start+0xd8>)
 800c5a4:	681b      	ldr	r3, [r3, #0]
 800c5a6:	2b00      	cmp	r3, #0
 800c5a8:	d106      	bne.n	800c5b8 <UTIL_TIMER_Start+0x84>
    {
      UTIL_TimerDriver.SetTimerContext();
 800c5aa:	4b17      	ldr	r3, [pc, #92]	; (800c608 <UTIL_TIMER_Start+0xd4>)
 800c5ac:	691b      	ldr	r3, [r3, #16]
 800c5ae:	4798      	blx	r3
      TimerInsertNewHeadTimer( TimerObject ); /* insert a timeout at now+obj->Timestamp */
 800c5b0:	6878      	ldr	r0, [r7, #4]
 800c5b2:	f000 f96b 	bl	800c88c <TimerInsertNewHeadTimer>
 800c5b6:	e017      	b.n	800c5e8 <UTIL_TIMER_Start+0xb4>
    }
    else 
    {
      elapsedTime = UTIL_TimerDriver.GetTimerElapsedTime( );
 800c5b8:	4b13      	ldr	r3, [pc, #76]	; (800c608 <UTIL_TIMER_Start+0xd4>)
 800c5ba:	699b      	ldr	r3, [r3, #24]
 800c5bc:	4798      	blx	r3
 800c5be:	6178      	str	r0, [r7, #20]
      TimerObject->Timestamp += elapsedTime;
 800c5c0:	687b      	ldr	r3, [r7, #4]
 800c5c2:	681a      	ldr	r2, [r3, #0]
 800c5c4:	697b      	ldr	r3, [r7, #20]
 800c5c6:	441a      	add	r2, r3
 800c5c8:	687b      	ldr	r3, [r7, #4]
 800c5ca:	601a      	str	r2, [r3, #0]
      
      if( TimerObject->Timestamp < TimerListHead->Timestamp )
 800c5cc:	687b      	ldr	r3, [r7, #4]
 800c5ce:	681a      	ldr	r2, [r3, #0]
 800c5d0:	4b0e      	ldr	r3, [pc, #56]	; (800c60c <UTIL_TIMER_Start+0xd8>)
 800c5d2:	681b      	ldr	r3, [r3, #0]
 800c5d4:	681b      	ldr	r3, [r3, #0]
 800c5d6:	429a      	cmp	r2, r3
 800c5d8:	d203      	bcs.n	800c5e2 <UTIL_TIMER_Start+0xae>
      {
        TimerInsertNewHeadTimer( TimerObject);
 800c5da:	6878      	ldr	r0, [r7, #4]
 800c5dc:	f000 f956 	bl	800c88c <TimerInsertNewHeadTimer>
 800c5e0:	e002      	b.n	800c5e8 <UTIL_TIMER_Start+0xb4>
      }
      else
      {
        TimerInsertTimer( TimerObject);
 800c5e2:	6878      	ldr	r0, [r7, #4]
 800c5e4:	f000 f922 	bl	800c82c <TimerInsertTimer>
 800c5e8:	69fb      	ldr	r3, [r7, #28]
 800c5ea:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c5ec:	68fb      	ldr	r3, [r7, #12]
 800c5ee:	f383 8810 	msr	PRIMASK, r3
}
 800c5f2:	bf00      	nop
  {
 800c5f4:	e002      	b.n	800c5fc <UTIL_TIMER_Start+0xc8>
    }
    UTIL_TIMER_EXIT_CRITICAL_SECTION();
  }
  else
  {
    ret =  UTIL_TIMER_INVALID_PARAM;
 800c5f6:	2301      	movs	r3, #1
 800c5f8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }
  return ret;
 800c5fc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800c600:	4618      	mov	r0, r3
 800c602:	3728      	adds	r7, #40	; 0x28
 800c604:	46bd      	mov	sp, r7
 800c606:	bd80      	pop	{r7, pc}
 800c608:	0800fcdc 	.word	0x0800fcdc
 800c60c:	20002684 	.word	0x20002684

0800c610 <UTIL_TIMER_Stop>:
  }
  return ret;
}

UTIL_TIMER_Status_t UTIL_TIMER_Stop( UTIL_TIMER_Object_t *TimerObject )
{
 800c610:	b580      	push	{r7, lr}
 800c612:	b088      	sub	sp, #32
 800c614:	af00      	add	r7, sp, #0
 800c616:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 800c618:	2300      	movs	r3, #0
 800c61a:	77fb      	strb	r3, [r7, #31]

  if (NULL != TimerObject)
 800c61c:	687b      	ldr	r3, [r7, #4]
 800c61e:	2b00      	cmp	r3, #0
 800c620:	d05b      	beq.n	800c6da <UTIL_TIMER_Stop+0xca>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800c622:	f3ef 8310 	mrs	r3, PRIMASK
 800c626:	60fb      	str	r3, [r7, #12]
  return(result);
 800c628:	68fb      	ldr	r3, [r7, #12]
  {
    UTIL_TIMER_ENTER_CRITICAL_SECTION();
 800c62a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 800c62c:	b672      	cpsid	i
}
 800c62e:	bf00      	nop
    UTIL_TIMER_Object_t* prev = TimerListHead;
 800c630:	4b2d      	ldr	r3, [pc, #180]	; (800c6e8 <UTIL_TIMER_Stop+0xd8>)
 800c632:	681b      	ldr	r3, [r3, #0]
 800c634:	61bb      	str	r3, [r7, #24]
    UTIL_TIMER_Object_t* cur = TimerListHead;
 800c636:	4b2c      	ldr	r3, [pc, #176]	; (800c6e8 <UTIL_TIMER_Stop+0xd8>)
 800c638:	681b      	ldr	r3, [r3, #0]
 800c63a:	617b      	str	r3, [r7, #20]
    TimerObject->IsReloadStopped = 1U;
 800c63c:	687b      	ldr	r3, [r7, #4]
 800c63e:	2201      	movs	r2, #1
 800c640:	729a      	strb	r2, [r3, #10]
    
    /* List is empty or the Obj to stop does not exist  */
    if(NULL != TimerListHead)
 800c642:	4b29      	ldr	r3, [pc, #164]	; (800c6e8 <UTIL_TIMER_Stop+0xd8>)
 800c644:	681b      	ldr	r3, [r3, #0]
 800c646:	2b00      	cmp	r3, #0
 800c648:	d041      	beq.n	800c6ce <UTIL_TIMER_Stop+0xbe>
    {
      TimerObject->IsRunning = 0U;
 800c64a:	687b      	ldr	r3, [r7, #4]
 800c64c:	2200      	movs	r2, #0
 800c64e:	725a      	strb	r2, [r3, #9]
      
      if( TimerListHead == TimerObject ) /* Stop the Head */
 800c650:	4b25      	ldr	r3, [pc, #148]	; (800c6e8 <UTIL_TIMER_Stop+0xd8>)
 800c652:	681b      	ldr	r3, [r3, #0]
 800c654:	687a      	ldr	r2, [r7, #4]
 800c656:	429a      	cmp	r2, r3
 800c658:	d134      	bne.n	800c6c4 <UTIL_TIMER_Stop+0xb4>
      {
          TimerListHead->IsPending = 0;
 800c65a:	4b23      	ldr	r3, [pc, #140]	; (800c6e8 <UTIL_TIMER_Stop+0xd8>)
 800c65c:	681b      	ldr	r3, [r3, #0]
 800c65e:	2200      	movs	r2, #0
 800c660:	721a      	strb	r2, [r3, #8]
          if( TimerListHead->Next != NULL )
 800c662:	4b21      	ldr	r3, [pc, #132]	; (800c6e8 <UTIL_TIMER_Stop+0xd8>)
 800c664:	681b      	ldr	r3, [r3, #0]
 800c666:	695b      	ldr	r3, [r3, #20]
 800c668:	2b00      	cmp	r3, #0
 800c66a:	d00a      	beq.n	800c682 <UTIL_TIMER_Stop+0x72>
          {
            TimerListHead = TimerListHead->Next;
 800c66c:	4b1e      	ldr	r3, [pc, #120]	; (800c6e8 <UTIL_TIMER_Stop+0xd8>)
 800c66e:	681b      	ldr	r3, [r3, #0]
 800c670:	695b      	ldr	r3, [r3, #20]
 800c672:	4a1d      	ldr	r2, [pc, #116]	; (800c6e8 <UTIL_TIMER_Stop+0xd8>)
 800c674:	6013      	str	r3, [r2, #0]
            TimerSetTimeout( TimerListHead );
 800c676:	4b1c      	ldr	r3, [pc, #112]	; (800c6e8 <UTIL_TIMER_Stop+0xd8>)
 800c678:	681b      	ldr	r3, [r3, #0]
 800c67a:	4618      	mov	r0, r3
 800c67c:	f000 f8ac 	bl	800c7d8 <TimerSetTimeout>
 800c680:	e023      	b.n	800c6ca <UTIL_TIMER_Stop+0xba>
          }
          else
          {
            UTIL_TimerDriver.StopTimerEvt( );
 800c682:	4b1a      	ldr	r3, [pc, #104]	; (800c6ec <UTIL_TIMER_Stop+0xdc>)
 800c684:	68db      	ldr	r3, [r3, #12]
 800c686:	4798      	blx	r3
            TimerListHead = NULL;
 800c688:	4b17      	ldr	r3, [pc, #92]	; (800c6e8 <UTIL_TIMER_Stop+0xd8>)
 800c68a:	2200      	movs	r2, #0
 800c68c:	601a      	str	r2, [r3, #0]
 800c68e:	e01c      	b.n	800c6ca <UTIL_TIMER_Stop+0xba>
      }
      else /* Stop an object within the list */
      {      
        while( cur != NULL )
        {
          if( cur == TimerObject )
 800c690:	697a      	ldr	r2, [r7, #20]
 800c692:	687b      	ldr	r3, [r7, #4]
 800c694:	429a      	cmp	r2, r3
 800c696:	d110      	bne.n	800c6ba <UTIL_TIMER_Stop+0xaa>
          {
            if( cur->Next != NULL )
 800c698:	697b      	ldr	r3, [r7, #20]
 800c69a:	695b      	ldr	r3, [r3, #20]
 800c69c:	2b00      	cmp	r3, #0
 800c69e:	d006      	beq.n	800c6ae <UTIL_TIMER_Stop+0x9e>
            {
              cur = cur->Next;
 800c6a0:	697b      	ldr	r3, [r7, #20]
 800c6a2:	695b      	ldr	r3, [r3, #20]
 800c6a4:	617b      	str	r3, [r7, #20]
              prev->Next = cur;
 800c6a6:	69bb      	ldr	r3, [r7, #24]
 800c6a8:	697a      	ldr	r2, [r7, #20]
 800c6aa:	615a      	str	r2, [r3, #20]
            else
            {
              cur = NULL;
              prev->Next = cur;
            }
            break;
 800c6ac:	e00d      	b.n	800c6ca <UTIL_TIMER_Stop+0xba>
              cur = NULL;
 800c6ae:	2300      	movs	r3, #0
 800c6b0:	617b      	str	r3, [r7, #20]
              prev->Next = cur;
 800c6b2:	69bb      	ldr	r3, [r7, #24]
 800c6b4:	697a      	ldr	r2, [r7, #20]
 800c6b6:	615a      	str	r2, [r3, #20]
            break;
 800c6b8:	e007      	b.n	800c6ca <UTIL_TIMER_Stop+0xba>
          }
          else
          {
            prev = cur;
 800c6ba:	697b      	ldr	r3, [r7, #20]
 800c6bc:	61bb      	str	r3, [r7, #24]
            cur = cur->Next;
 800c6be:	697b      	ldr	r3, [r7, #20]
 800c6c0:	695b      	ldr	r3, [r3, #20]
 800c6c2:	617b      	str	r3, [r7, #20]
        while( cur != NULL )
 800c6c4:	697b      	ldr	r3, [r7, #20]
 800c6c6:	2b00      	cmp	r3, #0
 800c6c8:	d1e2      	bne.n	800c690 <UTIL_TIMER_Stop+0x80>
          }
        }   
      }
      ret = UTIL_TIMER_OK;
 800c6ca:	2300      	movs	r3, #0
 800c6cc:	77fb      	strb	r3, [r7, #31]
 800c6ce:	693b      	ldr	r3, [r7, #16]
 800c6d0:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c6d2:	68bb      	ldr	r3, [r7, #8]
 800c6d4:	f383 8810 	msr	PRIMASK, r3
}
 800c6d8:	e001      	b.n	800c6de <UTIL_TIMER_Stop+0xce>
    }
    UTIL_TIMER_EXIT_CRITICAL_SECTION();
  }
  else
  {
    ret = UTIL_TIMER_INVALID_PARAM;
 800c6da:	2301      	movs	r3, #1
 800c6dc:	77fb      	strb	r3, [r7, #31]
  }
  return ret;
 800c6de:	7ffb      	ldrb	r3, [r7, #31]
}
 800c6e0:	4618      	mov	r0, r3
 800c6e2:	3720      	adds	r7, #32
 800c6e4:	46bd      	mov	sp, r7
 800c6e6:	bd80      	pop	{r7, pc}
 800c6e8:	20002684 	.word	0x20002684
 800c6ec:	0800fcdc 	.word	0x0800fcdc

0800c6f0 <UTIL_TIMER_SetPeriod>:

UTIL_TIMER_Status_t UTIL_TIMER_SetPeriod(UTIL_TIMER_Object_t *TimerObject, uint32_t NewPeriodValue)
{
 800c6f0:	b580      	push	{r7, lr}
 800c6f2:	b084      	sub	sp, #16
 800c6f4:	af00      	add	r7, sp, #0
 800c6f6:	6078      	str	r0, [r7, #4]
 800c6f8:	6039      	str	r1, [r7, #0]
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 800c6fa:	2300      	movs	r3, #0
 800c6fc:	73fb      	strb	r3, [r7, #15]
  
  if(NULL == TimerObject)
 800c6fe:	687b      	ldr	r3, [r7, #4]
 800c700:	2b00      	cmp	r3, #0
 800c702:	d102      	bne.n	800c70a <UTIL_TIMER_SetPeriod+0x1a>
  {
	  ret = UTIL_TIMER_INVALID_PARAM;
 800c704:	2301      	movs	r3, #1
 800c706:	73fb      	strb	r3, [r7, #15]
 800c708:	e014      	b.n	800c734 <UTIL_TIMER_SetPeriod+0x44>
  }
  else
  {
    TimerObject->ReloadValue = UTIL_TimerDriver.ms2Tick(NewPeriodValue);
 800c70a:	4b0d      	ldr	r3, [pc, #52]	; (800c740 <UTIL_TIMER_SetPeriod+0x50>)
 800c70c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c70e:	6838      	ldr	r0, [r7, #0]
 800c710:	4798      	blx	r3
 800c712:	4602      	mov	r2, r0
 800c714:	687b      	ldr	r3, [r7, #4]
 800c716:	605a      	str	r2, [r3, #4]
    if(TimerExists(TimerObject))
 800c718:	6878      	ldr	r0, [r7, #4]
 800c71a:	f000 f841 	bl	800c7a0 <TimerExists>
 800c71e:	4603      	mov	r3, r0
 800c720:	2b00      	cmp	r3, #0
 800c722:	d007      	beq.n	800c734 <UTIL_TIMER_SetPeriod+0x44>
    {
      (void)UTIL_TIMER_Stop(TimerObject);
 800c724:	6878      	ldr	r0, [r7, #4]
 800c726:	f7ff ff73 	bl	800c610 <UTIL_TIMER_Stop>
      ret = UTIL_TIMER_Start(TimerObject);
 800c72a:	6878      	ldr	r0, [r7, #4]
 800c72c:	f7ff ff02 	bl	800c534 <UTIL_TIMER_Start>
 800c730:	4603      	mov	r3, r0
 800c732:	73fb      	strb	r3, [r7, #15]
    }
  }
  return ret;
 800c734:	7bfb      	ldrb	r3, [r7, #15]
}
 800c736:	4618      	mov	r0, r3
 800c738:	3710      	adds	r7, #16
 800c73a:	46bd      	mov	sp, r7
 800c73c:	bd80      	pop	{r7, pc}
 800c73e:	bf00      	nop
 800c740:	0800fcdc 	.word	0x0800fcdc

0800c744 <UTIL_TIMER_GetCurrentTime>:
  }
  UTIL_TIMER_EXIT_CRITICAL_SECTION();
}

UTIL_TIMER_Time_t UTIL_TIMER_GetCurrentTime(void)
{
 800c744:	b580      	push	{r7, lr}
 800c746:	b082      	sub	sp, #8
 800c748:	af00      	add	r7, sp, #0
  uint32_t now = UTIL_TimerDriver.GetTimerValue( );
 800c74a:	4b06      	ldr	r3, [pc, #24]	; (800c764 <UTIL_TIMER_GetCurrentTime+0x20>)
 800c74c:	69db      	ldr	r3, [r3, #28]
 800c74e:	4798      	blx	r3
 800c750:	6078      	str	r0, [r7, #4]
  return  UTIL_TimerDriver.Tick2ms(now);
 800c752:	4b04      	ldr	r3, [pc, #16]	; (800c764 <UTIL_TIMER_GetCurrentTime+0x20>)
 800c754:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c756:	6878      	ldr	r0, [r7, #4]
 800c758:	4798      	blx	r3
 800c75a:	4603      	mov	r3, r0
}
 800c75c:	4618      	mov	r0, r3
 800c75e:	3708      	adds	r7, #8
 800c760:	46bd      	mov	sp, r7
 800c762:	bd80      	pop	{r7, pc}
 800c764:	0800fcdc 	.word	0x0800fcdc

0800c768 <UTIL_TIMER_GetElapsedTime>:

UTIL_TIMER_Time_t UTIL_TIMER_GetElapsedTime(UTIL_TIMER_Time_t past )
{
 800c768:	b580      	push	{r7, lr}
 800c76a:	b084      	sub	sp, #16
 800c76c:	af00      	add	r7, sp, #0
 800c76e:	6078      	str	r0, [r7, #4]
  uint32_t nowInTicks = UTIL_TimerDriver.GetTimerValue( );
 800c770:	4b0a      	ldr	r3, [pc, #40]	; (800c79c <UTIL_TIMER_GetElapsedTime+0x34>)
 800c772:	69db      	ldr	r3, [r3, #28]
 800c774:	4798      	blx	r3
 800c776:	60f8      	str	r0, [r7, #12]
  uint32_t pastInTicks = UTIL_TimerDriver.ms2Tick( past );
 800c778:	4b08      	ldr	r3, [pc, #32]	; (800c79c <UTIL_TIMER_GetElapsedTime+0x34>)
 800c77a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c77c:	6878      	ldr	r0, [r7, #4]
 800c77e:	4798      	blx	r3
 800c780:	60b8      	str	r0, [r7, #8]
  /* intentional wrap around. Works Ok if tick duation below 1ms */
  return UTIL_TimerDriver.Tick2ms( nowInTicks- pastInTicks );
 800c782:	4b06      	ldr	r3, [pc, #24]	; (800c79c <UTIL_TIMER_GetElapsedTime+0x34>)
 800c784:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c786:	68f9      	ldr	r1, [r7, #12]
 800c788:	68ba      	ldr	r2, [r7, #8]
 800c78a:	1a8a      	subs	r2, r1, r2
 800c78c:	4610      	mov	r0, r2
 800c78e:	4798      	blx	r3
 800c790:	4603      	mov	r3, r0
}
 800c792:	4618      	mov	r0, r3
 800c794:	3710      	adds	r7, #16
 800c796:	46bd      	mov	sp, r7
 800c798:	bd80      	pop	{r7, pc}
 800c79a:	bf00      	nop
 800c79c:	0800fcdc 	.word	0x0800fcdc

0800c7a0 <TimerExists>:
 *
 * @param TimerObject Structure containing the timer object parameters
 * @retval 1 (the object is already in the list) or 0
 */
bool TimerExists( UTIL_TIMER_Object_t *TimerObject )
{
 800c7a0:	b480      	push	{r7}
 800c7a2:	b085      	sub	sp, #20
 800c7a4:	af00      	add	r7, sp, #0
 800c7a6:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Object_t* cur = TimerListHead;
 800c7a8:	4b0a      	ldr	r3, [pc, #40]	; (800c7d4 <TimerExists+0x34>)
 800c7aa:	681b      	ldr	r3, [r3, #0]
 800c7ac:	60fb      	str	r3, [r7, #12]

  while( cur != NULL )
 800c7ae:	e008      	b.n	800c7c2 <TimerExists+0x22>
  {
    if( cur == TimerObject )
 800c7b0:	68fa      	ldr	r2, [r7, #12]
 800c7b2:	687b      	ldr	r3, [r7, #4]
 800c7b4:	429a      	cmp	r2, r3
 800c7b6:	d101      	bne.n	800c7bc <TimerExists+0x1c>
    {
      return true;
 800c7b8:	2301      	movs	r3, #1
 800c7ba:	e006      	b.n	800c7ca <TimerExists+0x2a>
    }
    cur = cur->Next;
 800c7bc:	68fb      	ldr	r3, [r7, #12]
 800c7be:	695b      	ldr	r3, [r3, #20]
 800c7c0:	60fb      	str	r3, [r7, #12]
  while( cur != NULL )
 800c7c2:	68fb      	ldr	r3, [r7, #12]
 800c7c4:	2b00      	cmp	r3, #0
 800c7c6:	d1f3      	bne.n	800c7b0 <TimerExists+0x10>
  }
  return false;
 800c7c8:	2300      	movs	r3, #0
}
 800c7ca:	4618      	mov	r0, r3
 800c7cc:	3714      	adds	r7, #20
 800c7ce:	46bd      	mov	sp, r7
 800c7d0:	bc80      	pop	{r7}
 800c7d2:	4770      	bx	lr
 800c7d4:	20002684 	.word	0x20002684

0800c7d8 <TimerSetTimeout>:
 * @brief Sets a timeout with the duration "timestamp"
 *
 * @param TimerObject Structure containing the timer object parameters
 */
void TimerSetTimeout( UTIL_TIMER_Object_t *TimerObject )
{
 800c7d8:	b590      	push	{r4, r7, lr}
 800c7da:	b085      	sub	sp, #20
 800c7dc:	af00      	add	r7, sp, #0
 800c7de:	6078      	str	r0, [r7, #4]
  uint32_t minTicks= UTIL_TimerDriver.GetMinimumTimeout( );
 800c7e0:	4b11      	ldr	r3, [pc, #68]	; (800c828 <TimerSetTimeout+0x50>)
 800c7e2:	6a1b      	ldr	r3, [r3, #32]
 800c7e4:	4798      	blx	r3
 800c7e6:	60f8      	str	r0, [r7, #12]
  TimerObject->IsPending = 1;
 800c7e8:	687b      	ldr	r3, [r7, #4]
 800c7ea:	2201      	movs	r2, #1
 800c7ec:	721a      	strb	r2, [r3, #8]

  /* In case deadline too soon */
  if(TimerObject->Timestamp  < (UTIL_TimerDriver.GetTimerElapsedTime(  ) + minTicks) )
 800c7ee:	687b      	ldr	r3, [r7, #4]
 800c7f0:	681c      	ldr	r4, [r3, #0]
 800c7f2:	4b0d      	ldr	r3, [pc, #52]	; (800c828 <TimerSetTimeout+0x50>)
 800c7f4:	699b      	ldr	r3, [r3, #24]
 800c7f6:	4798      	blx	r3
 800c7f8:	4602      	mov	r2, r0
 800c7fa:	68fb      	ldr	r3, [r7, #12]
 800c7fc:	4413      	add	r3, r2
 800c7fe:	429c      	cmp	r4, r3
 800c800:	d207      	bcs.n	800c812 <TimerSetTimeout+0x3a>
  {
	  TimerObject->Timestamp = UTIL_TimerDriver.GetTimerElapsedTime(  ) + minTicks;
 800c802:	4b09      	ldr	r3, [pc, #36]	; (800c828 <TimerSetTimeout+0x50>)
 800c804:	699b      	ldr	r3, [r3, #24]
 800c806:	4798      	blx	r3
 800c808:	4602      	mov	r2, r0
 800c80a:	68fb      	ldr	r3, [r7, #12]
 800c80c:	441a      	add	r2, r3
 800c80e:	687b      	ldr	r3, [r7, #4]
 800c810:	601a      	str	r2, [r3, #0]
  }
  UTIL_TimerDriver.StartTimerEvt( TimerObject->Timestamp );
 800c812:	4b05      	ldr	r3, [pc, #20]	; (800c828 <TimerSetTimeout+0x50>)
 800c814:	689b      	ldr	r3, [r3, #8]
 800c816:	687a      	ldr	r2, [r7, #4]
 800c818:	6812      	ldr	r2, [r2, #0]
 800c81a:	4610      	mov	r0, r2
 800c81c:	4798      	blx	r3
}
 800c81e:	bf00      	nop
 800c820:	3714      	adds	r7, #20
 800c822:	46bd      	mov	sp, r7
 800c824:	bd90      	pop	{r4, r7, pc}
 800c826:	bf00      	nop
 800c828:	0800fcdc 	.word	0x0800fcdc

0800c82c <TimerInsertTimer>:
 *     next timer to expire.
 *
 * @param TimerObject Structure containing the timer object parameters
 */
void TimerInsertTimer( UTIL_TIMER_Object_t *TimerObject)
{
 800c82c:	b480      	push	{r7}
 800c82e:	b085      	sub	sp, #20
 800c830:	af00      	add	r7, sp, #0
 800c832:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Object_t* cur = TimerListHead;
 800c834:	4b14      	ldr	r3, [pc, #80]	; (800c888 <TimerInsertTimer+0x5c>)
 800c836:	681b      	ldr	r3, [r3, #0]
 800c838:	60fb      	str	r3, [r7, #12]
  UTIL_TIMER_Object_t* next = TimerListHead->Next;
 800c83a:	4b13      	ldr	r3, [pc, #76]	; (800c888 <TimerInsertTimer+0x5c>)
 800c83c:	681b      	ldr	r3, [r3, #0]
 800c83e:	695b      	ldr	r3, [r3, #20]
 800c840:	60bb      	str	r3, [r7, #8]

  while (cur->Next != NULL )
 800c842:	e012      	b.n	800c86a <TimerInsertTimer+0x3e>
  {  
    if( TimerObject->Timestamp  > next->Timestamp )
 800c844:	687b      	ldr	r3, [r7, #4]
 800c846:	681a      	ldr	r2, [r3, #0]
 800c848:	68bb      	ldr	r3, [r7, #8]
 800c84a:	681b      	ldr	r3, [r3, #0]
 800c84c:	429a      	cmp	r2, r3
 800c84e:	d905      	bls.n	800c85c <TimerInsertTimer+0x30>
    {
        cur = next;
 800c850:	68bb      	ldr	r3, [r7, #8]
 800c852:	60fb      	str	r3, [r7, #12]
        next = next->Next;
 800c854:	68bb      	ldr	r3, [r7, #8]
 800c856:	695b      	ldr	r3, [r3, #20]
 800c858:	60bb      	str	r3, [r7, #8]
 800c85a:	e006      	b.n	800c86a <TimerInsertTimer+0x3e>
    }
    else
    {
        cur->Next = TimerObject;
 800c85c:	68fb      	ldr	r3, [r7, #12]
 800c85e:	687a      	ldr	r2, [r7, #4]
 800c860:	615a      	str	r2, [r3, #20]
        TimerObject->Next = next;
 800c862:	687b      	ldr	r3, [r7, #4]
 800c864:	68ba      	ldr	r2, [r7, #8]
 800c866:	615a      	str	r2, [r3, #20]
        return;
 800c868:	e009      	b.n	800c87e <TimerInsertTimer+0x52>
  while (cur->Next != NULL )
 800c86a:	68fb      	ldr	r3, [r7, #12]
 800c86c:	695b      	ldr	r3, [r3, #20]
 800c86e:	2b00      	cmp	r3, #0
 800c870:	d1e8      	bne.n	800c844 <TimerInsertTimer+0x18>

    }
  }
  cur->Next = TimerObject;
 800c872:	68fb      	ldr	r3, [r7, #12]
 800c874:	687a      	ldr	r2, [r7, #4]
 800c876:	615a      	str	r2, [r3, #20]
  TimerObject->Next = NULL;
 800c878:	687b      	ldr	r3, [r7, #4]
 800c87a:	2200      	movs	r2, #0
 800c87c:	615a      	str	r2, [r3, #20]
}
 800c87e:	3714      	adds	r7, #20
 800c880:	46bd      	mov	sp, r7
 800c882:	bc80      	pop	{r7}
 800c884:	4770      	bx	lr
 800c886:	bf00      	nop
 800c888:	20002684 	.word	0x20002684

0800c88c <TimerInsertNewHeadTimer>:
 *
 * @remark The list is automatically sorted. The list head always contains the
 *         next timer to expire.
 */
void TimerInsertNewHeadTimer( UTIL_TIMER_Object_t *TimerObject )
{
 800c88c:	b580      	push	{r7, lr}
 800c88e:	b084      	sub	sp, #16
 800c890:	af00      	add	r7, sp, #0
 800c892:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Object_t* cur = TimerListHead;
 800c894:	4b0b      	ldr	r3, [pc, #44]	; (800c8c4 <TimerInsertNewHeadTimer+0x38>)
 800c896:	681b      	ldr	r3, [r3, #0]
 800c898:	60fb      	str	r3, [r7, #12]

  if( cur != NULL )
 800c89a:	68fb      	ldr	r3, [r7, #12]
 800c89c:	2b00      	cmp	r3, #0
 800c89e:	d002      	beq.n	800c8a6 <TimerInsertNewHeadTimer+0x1a>
  {
    cur->IsPending = 0;
 800c8a0:	68fb      	ldr	r3, [r7, #12]
 800c8a2:	2200      	movs	r2, #0
 800c8a4:	721a      	strb	r2, [r3, #8]
  }

  TimerObject->Next = cur;
 800c8a6:	687b      	ldr	r3, [r7, #4]
 800c8a8:	68fa      	ldr	r2, [r7, #12]
 800c8aa:	615a      	str	r2, [r3, #20]
  TimerListHead = TimerObject;
 800c8ac:	4a05      	ldr	r2, [pc, #20]	; (800c8c4 <TimerInsertNewHeadTimer+0x38>)
 800c8ae:	687b      	ldr	r3, [r7, #4]
 800c8b0:	6013      	str	r3, [r2, #0]
  TimerSetTimeout( TimerListHead );
 800c8b2:	4b04      	ldr	r3, [pc, #16]	; (800c8c4 <TimerInsertNewHeadTimer+0x38>)
 800c8b4:	681b      	ldr	r3, [r3, #0]
 800c8b6:	4618      	mov	r0, r3
 800c8b8:	f7ff ff8e 	bl	800c7d8 <TimerSetTimeout>
}
 800c8bc:	bf00      	nop
 800c8be:	3710      	adds	r7, #16
 800c8c0:	46bd      	mov	sp, r7
 800c8c2:	bd80      	pop	{r7, pc}
 800c8c4:	20002684 	.word	0x20002684

0800c8c8 <atoll>:
 800c8c8:	220a      	movs	r2, #10
 800c8ca:	2100      	movs	r1, #0
 800c8cc:	f000 bf9c 	b.w	800d808 <strtoll>

0800c8d0 <__errno>:
 800c8d0:	4b01      	ldr	r3, [pc, #4]	; (800c8d8 <__errno+0x8>)
 800c8d2:	6818      	ldr	r0, [r3, #0]
 800c8d4:	4770      	bx	lr
 800c8d6:	bf00      	nop
 800c8d8:	20000074 	.word	0x20000074

0800c8dc <std>:
 800c8dc:	2300      	movs	r3, #0
 800c8de:	b510      	push	{r4, lr}
 800c8e0:	4604      	mov	r4, r0
 800c8e2:	e9c0 3300 	strd	r3, r3, [r0]
 800c8e6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800c8ea:	6083      	str	r3, [r0, #8]
 800c8ec:	8181      	strh	r1, [r0, #12]
 800c8ee:	6643      	str	r3, [r0, #100]	; 0x64
 800c8f0:	81c2      	strh	r2, [r0, #14]
 800c8f2:	6183      	str	r3, [r0, #24]
 800c8f4:	4619      	mov	r1, r3
 800c8f6:	2208      	movs	r2, #8
 800c8f8:	305c      	adds	r0, #92	; 0x5c
 800c8fa:	f000 f91a 	bl	800cb32 <memset>
 800c8fe:	4b05      	ldr	r3, [pc, #20]	; (800c914 <std+0x38>)
 800c900:	6263      	str	r3, [r4, #36]	; 0x24
 800c902:	4b05      	ldr	r3, [pc, #20]	; (800c918 <std+0x3c>)
 800c904:	62a3      	str	r3, [r4, #40]	; 0x28
 800c906:	4b05      	ldr	r3, [pc, #20]	; (800c91c <std+0x40>)
 800c908:	62e3      	str	r3, [r4, #44]	; 0x2c
 800c90a:	4b05      	ldr	r3, [pc, #20]	; (800c920 <std+0x44>)
 800c90c:	6224      	str	r4, [r4, #32]
 800c90e:	6323      	str	r3, [r4, #48]	; 0x30
 800c910:	bd10      	pop	{r4, pc}
 800c912:	bf00      	nop
 800c914:	0800d60d 	.word	0x0800d60d
 800c918:	0800d62f 	.word	0x0800d62f
 800c91c:	0800d667 	.word	0x0800d667
 800c920:	0800d68b 	.word	0x0800d68b

0800c924 <_cleanup_r>:
 800c924:	4901      	ldr	r1, [pc, #4]	; (800c92c <_cleanup_r+0x8>)
 800c926:	f000 b8af 	b.w	800ca88 <_fwalk_reent>
 800c92a:	bf00      	nop
 800c92c:	0800e661 	.word	0x0800e661

0800c930 <__sfmoreglue>:
 800c930:	b570      	push	{r4, r5, r6, lr}
 800c932:	1e4a      	subs	r2, r1, #1
 800c934:	2568      	movs	r5, #104	; 0x68
 800c936:	4355      	muls	r5, r2
 800c938:	460e      	mov	r6, r1
 800c93a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800c93e:	f000 f901 	bl	800cb44 <_malloc_r>
 800c942:	4604      	mov	r4, r0
 800c944:	b140      	cbz	r0, 800c958 <__sfmoreglue+0x28>
 800c946:	2100      	movs	r1, #0
 800c948:	e9c0 1600 	strd	r1, r6, [r0]
 800c94c:	300c      	adds	r0, #12
 800c94e:	60a0      	str	r0, [r4, #8]
 800c950:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800c954:	f000 f8ed 	bl	800cb32 <memset>
 800c958:	4620      	mov	r0, r4
 800c95a:	bd70      	pop	{r4, r5, r6, pc}

0800c95c <__sfp_lock_acquire>:
 800c95c:	4801      	ldr	r0, [pc, #4]	; (800c964 <__sfp_lock_acquire+0x8>)
 800c95e:	f000 b8d8 	b.w	800cb12 <__retarget_lock_acquire_recursive>
 800c962:	bf00      	nop
 800c964:	20002854 	.word	0x20002854

0800c968 <__sfp_lock_release>:
 800c968:	4801      	ldr	r0, [pc, #4]	; (800c970 <__sfp_lock_release+0x8>)
 800c96a:	f000 b8d3 	b.w	800cb14 <__retarget_lock_release_recursive>
 800c96e:	bf00      	nop
 800c970:	20002854 	.word	0x20002854

0800c974 <__sinit_lock_acquire>:
 800c974:	4801      	ldr	r0, [pc, #4]	; (800c97c <__sinit_lock_acquire+0x8>)
 800c976:	f000 b8cc 	b.w	800cb12 <__retarget_lock_acquire_recursive>
 800c97a:	bf00      	nop
 800c97c:	2000284f 	.word	0x2000284f

0800c980 <__sinit_lock_release>:
 800c980:	4801      	ldr	r0, [pc, #4]	; (800c988 <__sinit_lock_release+0x8>)
 800c982:	f000 b8c7 	b.w	800cb14 <__retarget_lock_release_recursive>
 800c986:	bf00      	nop
 800c988:	2000284f 	.word	0x2000284f

0800c98c <__sinit>:
 800c98c:	b510      	push	{r4, lr}
 800c98e:	4604      	mov	r4, r0
 800c990:	f7ff fff0 	bl	800c974 <__sinit_lock_acquire>
 800c994:	69a3      	ldr	r3, [r4, #24]
 800c996:	b11b      	cbz	r3, 800c9a0 <__sinit+0x14>
 800c998:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c99c:	f7ff bff0 	b.w	800c980 <__sinit_lock_release>
 800c9a0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800c9a4:	6523      	str	r3, [r4, #80]	; 0x50
 800c9a6:	4b13      	ldr	r3, [pc, #76]	; (800c9f4 <__sinit+0x68>)
 800c9a8:	4a13      	ldr	r2, [pc, #76]	; (800c9f8 <__sinit+0x6c>)
 800c9aa:	681b      	ldr	r3, [r3, #0]
 800c9ac:	62a2      	str	r2, [r4, #40]	; 0x28
 800c9ae:	42a3      	cmp	r3, r4
 800c9b0:	bf04      	itt	eq
 800c9b2:	2301      	moveq	r3, #1
 800c9b4:	61a3      	streq	r3, [r4, #24]
 800c9b6:	4620      	mov	r0, r4
 800c9b8:	f000 f820 	bl	800c9fc <__sfp>
 800c9bc:	6060      	str	r0, [r4, #4]
 800c9be:	4620      	mov	r0, r4
 800c9c0:	f000 f81c 	bl	800c9fc <__sfp>
 800c9c4:	60a0      	str	r0, [r4, #8]
 800c9c6:	4620      	mov	r0, r4
 800c9c8:	f000 f818 	bl	800c9fc <__sfp>
 800c9cc:	2200      	movs	r2, #0
 800c9ce:	60e0      	str	r0, [r4, #12]
 800c9d0:	2104      	movs	r1, #4
 800c9d2:	6860      	ldr	r0, [r4, #4]
 800c9d4:	f7ff ff82 	bl	800c8dc <std>
 800c9d8:	68a0      	ldr	r0, [r4, #8]
 800c9da:	2201      	movs	r2, #1
 800c9dc:	2109      	movs	r1, #9
 800c9de:	f7ff ff7d 	bl	800c8dc <std>
 800c9e2:	68e0      	ldr	r0, [r4, #12]
 800c9e4:	2202      	movs	r2, #2
 800c9e6:	2112      	movs	r1, #18
 800c9e8:	f7ff ff78 	bl	800c8dc <std>
 800c9ec:	2301      	movs	r3, #1
 800c9ee:	61a3      	str	r3, [r4, #24]
 800c9f0:	e7d2      	b.n	800c998 <__sinit+0xc>
 800c9f2:	bf00      	nop
 800c9f4:	0800ff00 	.word	0x0800ff00
 800c9f8:	0800c925 	.word	0x0800c925

0800c9fc <__sfp>:
 800c9fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c9fe:	4607      	mov	r7, r0
 800ca00:	f7ff ffac 	bl	800c95c <__sfp_lock_acquire>
 800ca04:	4b1e      	ldr	r3, [pc, #120]	; (800ca80 <__sfp+0x84>)
 800ca06:	681e      	ldr	r6, [r3, #0]
 800ca08:	69b3      	ldr	r3, [r6, #24]
 800ca0a:	b913      	cbnz	r3, 800ca12 <__sfp+0x16>
 800ca0c:	4630      	mov	r0, r6
 800ca0e:	f7ff ffbd 	bl	800c98c <__sinit>
 800ca12:	3648      	adds	r6, #72	; 0x48
 800ca14:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800ca18:	3b01      	subs	r3, #1
 800ca1a:	d503      	bpl.n	800ca24 <__sfp+0x28>
 800ca1c:	6833      	ldr	r3, [r6, #0]
 800ca1e:	b30b      	cbz	r3, 800ca64 <__sfp+0x68>
 800ca20:	6836      	ldr	r6, [r6, #0]
 800ca22:	e7f7      	b.n	800ca14 <__sfp+0x18>
 800ca24:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800ca28:	b9d5      	cbnz	r5, 800ca60 <__sfp+0x64>
 800ca2a:	4b16      	ldr	r3, [pc, #88]	; (800ca84 <__sfp+0x88>)
 800ca2c:	60e3      	str	r3, [r4, #12]
 800ca2e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800ca32:	6665      	str	r5, [r4, #100]	; 0x64
 800ca34:	f000 f86c 	bl	800cb10 <__retarget_lock_init_recursive>
 800ca38:	f7ff ff96 	bl	800c968 <__sfp_lock_release>
 800ca3c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800ca40:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800ca44:	6025      	str	r5, [r4, #0]
 800ca46:	61a5      	str	r5, [r4, #24]
 800ca48:	2208      	movs	r2, #8
 800ca4a:	4629      	mov	r1, r5
 800ca4c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800ca50:	f000 f86f 	bl	800cb32 <memset>
 800ca54:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800ca58:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800ca5c:	4620      	mov	r0, r4
 800ca5e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ca60:	3468      	adds	r4, #104	; 0x68
 800ca62:	e7d9      	b.n	800ca18 <__sfp+0x1c>
 800ca64:	2104      	movs	r1, #4
 800ca66:	4638      	mov	r0, r7
 800ca68:	f7ff ff62 	bl	800c930 <__sfmoreglue>
 800ca6c:	4604      	mov	r4, r0
 800ca6e:	6030      	str	r0, [r6, #0]
 800ca70:	2800      	cmp	r0, #0
 800ca72:	d1d5      	bne.n	800ca20 <__sfp+0x24>
 800ca74:	f7ff ff78 	bl	800c968 <__sfp_lock_release>
 800ca78:	230c      	movs	r3, #12
 800ca7a:	603b      	str	r3, [r7, #0]
 800ca7c:	e7ee      	b.n	800ca5c <__sfp+0x60>
 800ca7e:	bf00      	nop
 800ca80:	0800ff00 	.word	0x0800ff00
 800ca84:	ffff0001 	.word	0xffff0001

0800ca88 <_fwalk_reent>:
 800ca88:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ca8c:	4606      	mov	r6, r0
 800ca8e:	4688      	mov	r8, r1
 800ca90:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800ca94:	2700      	movs	r7, #0
 800ca96:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800ca9a:	f1b9 0901 	subs.w	r9, r9, #1
 800ca9e:	d505      	bpl.n	800caac <_fwalk_reent+0x24>
 800caa0:	6824      	ldr	r4, [r4, #0]
 800caa2:	2c00      	cmp	r4, #0
 800caa4:	d1f7      	bne.n	800ca96 <_fwalk_reent+0xe>
 800caa6:	4638      	mov	r0, r7
 800caa8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800caac:	89ab      	ldrh	r3, [r5, #12]
 800caae:	2b01      	cmp	r3, #1
 800cab0:	d907      	bls.n	800cac2 <_fwalk_reent+0x3a>
 800cab2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800cab6:	3301      	adds	r3, #1
 800cab8:	d003      	beq.n	800cac2 <_fwalk_reent+0x3a>
 800caba:	4629      	mov	r1, r5
 800cabc:	4630      	mov	r0, r6
 800cabe:	47c0      	blx	r8
 800cac0:	4307      	orrs	r7, r0
 800cac2:	3568      	adds	r5, #104	; 0x68
 800cac4:	e7e9      	b.n	800ca9a <_fwalk_reent+0x12>
	...

0800cac8 <__libc_init_array>:
 800cac8:	b570      	push	{r4, r5, r6, lr}
 800caca:	4d0d      	ldr	r5, [pc, #52]	; (800cb00 <__libc_init_array+0x38>)
 800cacc:	4c0d      	ldr	r4, [pc, #52]	; (800cb04 <__libc_init_array+0x3c>)
 800cace:	1b64      	subs	r4, r4, r5
 800cad0:	10a4      	asrs	r4, r4, #2
 800cad2:	2600      	movs	r6, #0
 800cad4:	42a6      	cmp	r6, r4
 800cad6:	d109      	bne.n	800caec <__libc_init_array+0x24>
 800cad8:	4d0b      	ldr	r5, [pc, #44]	; (800cb08 <__libc_init_array+0x40>)
 800cada:	4c0c      	ldr	r4, [pc, #48]	; (800cb0c <__libc_init_array+0x44>)
 800cadc:	f002 fef0 	bl	800f8c0 <_init>
 800cae0:	1b64      	subs	r4, r4, r5
 800cae2:	10a4      	asrs	r4, r4, #2
 800cae4:	2600      	movs	r6, #0
 800cae6:	42a6      	cmp	r6, r4
 800cae8:	d105      	bne.n	800caf6 <__libc_init_array+0x2e>
 800caea:	bd70      	pop	{r4, r5, r6, pc}
 800caec:	f855 3b04 	ldr.w	r3, [r5], #4
 800caf0:	4798      	blx	r3
 800caf2:	3601      	adds	r6, #1
 800caf4:	e7ee      	b.n	800cad4 <__libc_init_array+0xc>
 800caf6:	f855 3b04 	ldr.w	r3, [r5], #4
 800cafa:	4798      	blx	r3
 800cafc:	3601      	adds	r6, #1
 800cafe:	e7f2      	b.n	800cae6 <__libc_init_array+0x1e>
 800cb00:	0801028c 	.word	0x0801028c
 800cb04:	0801028c 	.word	0x0801028c
 800cb08:	0801028c 	.word	0x0801028c
 800cb0c:	08010290 	.word	0x08010290

0800cb10 <__retarget_lock_init_recursive>:
 800cb10:	4770      	bx	lr

0800cb12 <__retarget_lock_acquire_recursive>:
 800cb12:	4770      	bx	lr

0800cb14 <__retarget_lock_release_recursive>:
 800cb14:	4770      	bx	lr

0800cb16 <memcpy>:
 800cb16:	440a      	add	r2, r1
 800cb18:	4291      	cmp	r1, r2
 800cb1a:	f100 33ff 	add.w	r3, r0, #4294967295
 800cb1e:	d100      	bne.n	800cb22 <memcpy+0xc>
 800cb20:	4770      	bx	lr
 800cb22:	b510      	push	{r4, lr}
 800cb24:	f811 4b01 	ldrb.w	r4, [r1], #1
 800cb28:	f803 4f01 	strb.w	r4, [r3, #1]!
 800cb2c:	4291      	cmp	r1, r2
 800cb2e:	d1f9      	bne.n	800cb24 <memcpy+0xe>
 800cb30:	bd10      	pop	{r4, pc}

0800cb32 <memset>:
 800cb32:	4402      	add	r2, r0
 800cb34:	4603      	mov	r3, r0
 800cb36:	4293      	cmp	r3, r2
 800cb38:	d100      	bne.n	800cb3c <memset+0xa>
 800cb3a:	4770      	bx	lr
 800cb3c:	f803 1b01 	strb.w	r1, [r3], #1
 800cb40:	e7f9      	b.n	800cb36 <memset+0x4>
	...

0800cb44 <_malloc_r>:
 800cb44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cb46:	1ccd      	adds	r5, r1, #3
 800cb48:	f025 0503 	bic.w	r5, r5, #3
 800cb4c:	3508      	adds	r5, #8
 800cb4e:	2d0c      	cmp	r5, #12
 800cb50:	bf38      	it	cc
 800cb52:	250c      	movcc	r5, #12
 800cb54:	2d00      	cmp	r5, #0
 800cb56:	4606      	mov	r6, r0
 800cb58:	db01      	blt.n	800cb5e <_malloc_r+0x1a>
 800cb5a:	42a9      	cmp	r1, r5
 800cb5c:	d903      	bls.n	800cb66 <_malloc_r+0x22>
 800cb5e:	230c      	movs	r3, #12
 800cb60:	6033      	str	r3, [r6, #0]
 800cb62:	2000      	movs	r0, #0
 800cb64:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cb66:	f001 fdd5 	bl	800e714 <__malloc_lock>
 800cb6a:	4921      	ldr	r1, [pc, #132]	; (800cbf0 <_malloc_r+0xac>)
 800cb6c:	680a      	ldr	r2, [r1, #0]
 800cb6e:	4614      	mov	r4, r2
 800cb70:	b99c      	cbnz	r4, 800cb9a <_malloc_r+0x56>
 800cb72:	4f20      	ldr	r7, [pc, #128]	; (800cbf4 <_malloc_r+0xb0>)
 800cb74:	683b      	ldr	r3, [r7, #0]
 800cb76:	b923      	cbnz	r3, 800cb82 <_malloc_r+0x3e>
 800cb78:	4621      	mov	r1, r4
 800cb7a:	4630      	mov	r0, r6
 800cb7c:	f000 fd02 	bl	800d584 <_sbrk_r>
 800cb80:	6038      	str	r0, [r7, #0]
 800cb82:	4629      	mov	r1, r5
 800cb84:	4630      	mov	r0, r6
 800cb86:	f000 fcfd 	bl	800d584 <_sbrk_r>
 800cb8a:	1c43      	adds	r3, r0, #1
 800cb8c:	d123      	bne.n	800cbd6 <_malloc_r+0x92>
 800cb8e:	230c      	movs	r3, #12
 800cb90:	6033      	str	r3, [r6, #0]
 800cb92:	4630      	mov	r0, r6
 800cb94:	f001 fdc4 	bl	800e720 <__malloc_unlock>
 800cb98:	e7e3      	b.n	800cb62 <_malloc_r+0x1e>
 800cb9a:	6823      	ldr	r3, [r4, #0]
 800cb9c:	1b5b      	subs	r3, r3, r5
 800cb9e:	d417      	bmi.n	800cbd0 <_malloc_r+0x8c>
 800cba0:	2b0b      	cmp	r3, #11
 800cba2:	d903      	bls.n	800cbac <_malloc_r+0x68>
 800cba4:	6023      	str	r3, [r4, #0]
 800cba6:	441c      	add	r4, r3
 800cba8:	6025      	str	r5, [r4, #0]
 800cbaa:	e004      	b.n	800cbb6 <_malloc_r+0x72>
 800cbac:	6863      	ldr	r3, [r4, #4]
 800cbae:	42a2      	cmp	r2, r4
 800cbb0:	bf0c      	ite	eq
 800cbb2:	600b      	streq	r3, [r1, #0]
 800cbb4:	6053      	strne	r3, [r2, #4]
 800cbb6:	4630      	mov	r0, r6
 800cbb8:	f001 fdb2 	bl	800e720 <__malloc_unlock>
 800cbbc:	f104 000b 	add.w	r0, r4, #11
 800cbc0:	1d23      	adds	r3, r4, #4
 800cbc2:	f020 0007 	bic.w	r0, r0, #7
 800cbc6:	1ac2      	subs	r2, r0, r3
 800cbc8:	d0cc      	beq.n	800cb64 <_malloc_r+0x20>
 800cbca:	1a1b      	subs	r3, r3, r0
 800cbcc:	50a3      	str	r3, [r4, r2]
 800cbce:	e7c9      	b.n	800cb64 <_malloc_r+0x20>
 800cbd0:	4622      	mov	r2, r4
 800cbd2:	6864      	ldr	r4, [r4, #4]
 800cbd4:	e7cc      	b.n	800cb70 <_malloc_r+0x2c>
 800cbd6:	1cc4      	adds	r4, r0, #3
 800cbd8:	f024 0403 	bic.w	r4, r4, #3
 800cbdc:	42a0      	cmp	r0, r4
 800cbde:	d0e3      	beq.n	800cba8 <_malloc_r+0x64>
 800cbe0:	1a21      	subs	r1, r4, r0
 800cbe2:	4630      	mov	r0, r6
 800cbe4:	f000 fcce 	bl	800d584 <_sbrk_r>
 800cbe8:	3001      	adds	r0, #1
 800cbea:	d1dd      	bne.n	800cba8 <_malloc_r+0x64>
 800cbec:	e7cf      	b.n	800cb8e <_malloc_r+0x4a>
 800cbee:	bf00      	nop
 800cbf0:	20002688 	.word	0x20002688
 800cbf4:	2000268c 	.word	0x2000268c

0800cbf8 <__cvt>:
 800cbf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cbfc:	b088      	sub	sp, #32
 800cbfe:	2b00      	cmp	r3, #0
 800cc00:	461f      	mov	r7, r3
 800cc02:	4614      	mov	r4, r2
 800cc04:	bfb8      	it	lt
 800cc06:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 800cc0a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800cc0c:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800cc0e:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 800cc12:	bfb6      	itet	lt
 800cc14:	461f      	movlt	r7, r3
 800cc16:	2300      	movge	r3, #0
 800cc18:	232d      	movlt	r3, #45	; 0x2d
 800cc1a:	7013      	strb	r3, [r2, #0]
 800cc1c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800cc1e:	f023 0820 	bic.w	r8, r3, #32
 800cc22:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800cc26:	d005      	beq.n	800cc34 <__cvt+0x3c>
 800cc28:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800cc2c:	d100      	bne.n	800cc30 <__cvt+0x38>
 800cc2e:	3501      	adds	r5, #1
 800cc30:	2302      	movs	r3, #2
 800cc32:	e000      	b.n	800cc36 <__cvt+0x3e>
 800cc34:	2303      	movs	r3, #3
 800cc36:	aa07      	add	r2, sp, #28
 800cc38:	9204      	str	r2, [sp, #16]
 800cc3a:	aa06      	add	r2, sp, #24
 800cc3c:	e9cd a202 	strd	sl, r2, [sp, #8]
 800cc40:	e9cd 3500 	strd	r3, r5, [sp]
 800cc44:	4622      	mov	r2, r4
 800cc46:	463b      	mov	r3, r7
 800cc48:	f000 fe96 	bl	800d978 <_dtoa_r>
 800cc4c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800cc50:	4606      	mov	r6, r0
 800cc52:	d102      	bne.n	800cc5a <__cvt+0x62>
 800cc54:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800cc56:	07db      	lsls	r3, r3, #31
 800cc58:	d522      	bpl.n	800cca0 <__cvt+0xa8>
 800cc5a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800cc5e:	eb06 0905 	add.w	r9, r6, r5
 800cc62:	d110      	bne.n	800cc86 <__cvt+0x8e>
 800cc64:	7833      	ldrb	r3, [r6, #0]
 800cc66:	2b30      	cmp	r3, #48	; 0x30
 800cc68:	d10a      	bne.n	800cc80 <__cvt+0x88>
 800cc6a:	2200      	movs	r2, #0
 800cc6c:	2300      	movs	r3, #0
 800cc6e:	4620      	mov	r0, r4
 800cc70:	4639      	mov	r1, r7
 800cc72:	f7f3 ff01 	bl	8000a78 <__aeabi_dcmpeq>
 800cc76:	b918      	cbnz	r0, 800cc80 <__cvt+0x88>
 800cc78:	f1c5 0501 	rsb	r5, r5, #1
 800cc7c:	f8ca 5000 	str.w	r5, [sl]
 800cc80:	f8da 3000 	ldr.w	r3, [sl]
 800cc84:	4499      	add	r9, r3
 800cc86:	2200      	movs	r2, #0
 800cc88:	2300      	movs	r3, #0
 800cc8a:	4620      	mov	r0, r4
 800cc8c:	4639      	mov	r1, r7
 800cc8e:	f7f3 fef3 	bl	8000a78 <__aeabi_dcmpeq>
 800cc92:	b108      	cbz	r0, 800cc98 <__cvt+0xa0>
 800cc94:	f8cd 901c 	str.w	r9, [sp, #28]
 800cc98:	2230      	movs	r2, #48	; 0x30
 800cc9a:	9b07      	ldr	r3, [sp, #28]
 800cc9c:	454b      	cmp	r3, r9
 800cc9e:	d307      	bcc.n	800ccb0 <__cvt+0xb8>
 800cca0:	9b07      	ldr	r3, [sp, #28]
 800cca2:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800cca4:	1b9b      	subs	r3, r3, r6
 800cca6:	4630      	mov	r0, r6
 800cca8:	6013      	str	r3, [r2, #0]
 800ccaa:	b008      	add	sp, #32
 800ccac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ccb0:	1c59      	adds	r1, r3, #1
 800ccb2:	9107      	str	r1, [sp, #28]
 800ccb4:	701a      	strb	r2, [r3, #0]
 800ccb6:	e7f0      	b.n	800cc9a <__cvt+0xa2>

0800ccb8 <__exponent>:
 800ccb8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ccba:	4603      	mov	r3, r0
 800ccbc:	2900      	cmp	r1, #0
 800ccbe:	bfb8      	it	lt
 800ccc0:	4249      	neglt	r1, r1
 800ccc2:	f803 2b02 	strb.w	r2, [r3], #2
 800ccc6:	bfb4      	ite	lt
 800ccc8:	222d      	movlt	r2, #45	; 0x2d
 800ccca:	222b      	movge	r2, #43	; 0x2b
 800cccc:	2909      	cmp	r1, #9
 800ccce:	7042      	strb	r2, [r0, #1]
 800ccd0:	dd2a      	ble.n	800cd28 <__exponent+0x70>
 800ccd2:	f10d 0407 	add.w	r4, sp, #7
 800ccd6:	46a4      	mov	ip, r4
 800ccd8:	270a      	movs	r7, #10
 800ccda:	46a6      	mov	lr, r4
 800ccdc:	460a      	mov	r2, r1
 800ccde:	fb91 f6f7 	sdiv	r6, r1, r7
 800cce2:	fb07 1516 	mls	r5, r7, r6, r1
 800cce6:	3530      	adds	r5, #48	; 0x30
 800cce8:	2a63      	cmp	r2, #99	; 0x63
 800ccea:	f104 34ff 	add.w	r4, r4, #4294967295
 800ccee:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800ccf2:	4631      	mov	r1, r6
 800ccf4:	dcf1      	bgt.n	800ccda <__exponent+0x22>
 800ccf6:	3130      	adds	r1, #48	; 0x30
 800ccf8:	f1ae 0502 	sub.w	r5, lr, #2
 800ccfc:	f804 1c01 	strb.w	r1, [r4, #-1]
 800cd00:	1c44      	adds	r4, r0, #1
 800cd02:	4629      	mov	r1, r5
 800cd04:	4561      	cmp	r1, ip
 800cd06:	d30a      	bcc.n	800cd1e <__exponent+0x66>
 800cd08:	f10d 0209 	add.w	r2, sp, #9
 800cd0c:	eba2 020e 	sub.w	r2, r2, lr
 800cd10:	4565      	cmp	r5, ip
 800cd12:	bf88      	it	hi
 800cd14:	2200      	movhi	r2, #0
 800cd16:	4413      	add	r3, r2
 800cd18:	1a18      	subs	r0, r3, r0
 800cd1a:	b003      	add	sp, #12
 800cd1c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cd1e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800cd22:	f804 2f01 	strb.w	r2, [r4, #1]!
 800cd26:	e7ed      	b.n	800cd04 <__exponent+0x4c>
 800cd28:	2330      	movs	r3, #48	; 0x30
 800cd2a:	3130      	adds	r1, #48	; 0x30
 800cd2c:	7083      	strb	r3, [r0, #2]
 800cd2e:	70c1      	strb	r1, [r0, #3]
 800cd30:	1d03      	adds	r3, r0, #4
 800cd32:	e7f1      	b.n	800cd18 <__exponent+0x60>

0800cd34 <_printf_float>:
 800cd34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cd38:	b091      	sub	sp, #68	; 0x44
 800cd3a:	460c      	mov	r4, r1
 800cd3c:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 800cd40:	4616      	mov	r6, r2
 800cd42:	461f      	mov	r7, r3
 800cd44:	4605      	mov	r5, r0
 800cd46:	f001 fcc7 	bl	800e6d8 <_localeconv_r>
 800cd4a:	6803      	ldr	r3, [r0, #0]
 800cd4c:	9309      	str	r3, [sp, #36]	; 0x24
 800cd4e:	4618      	mov	r0, r3
 800cd50:	f7f3 fa16 	bl	8000180 <strlen>
 800cd54:	2300      	movs	r3, #0
 800cd56:	930e      	str	r3, [sp, #56]	; 0x38
 800cd58:	f8d8 3000 	ldr.w	r3, [r8]
 800cd5c:	900a      	str	r0, [sp, #40]	; 0x28
 800cd5e:	3307      	adds	r3, #7
 800cd60:	f023 0307 	bic.w	r3, r3, #7
 800cd64:	f103 0208 	add.w	r2, r3, #8
 800cd68:	f894 9018 	ldrb.w	r9, [r4, #24]
 800cd6c:	f8d4 b000 	ldr.w	fp, [r4]
 800cd70:	f8c8 2000 	str.w	r2, [r8]
 800cd74:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd78:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800cd7c:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 800cd80:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 800cd84:	930b      	str	r3, [sp, #44]	; 0x2c
 800cd86:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800cd88:	4b9c      	ldr	r3, [pc, #624]	; (800cffc <_printf_float+0x2c8>)
 800cd8a:	f04f 32ff 	mov.w	r2, #4294967295
 800cd8e:	4640      	mov	r0, r8
 800cd90:	f7f3 fea4 	bl	8000adc <__aeabi_dcmpun>
 800cd94:	bb70      	cbnz	r0, 800cdf4 <_printf_float+0xc0>
 800cd96:	4b99      	ldr	r3, [pc, #612]	; (800cffc <_printf_float+0x2c8>)
 800cd98:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800cd9a:	f04f 32ff 	mov.w	r2, #4294967295
 800cd9e:	4640      	mov	r0, r8
 800cda0:	f7f3 fe7e 	bl	8000aa0 <__aeabi_dcmple>
 800cda4:	bb30      	cbnz	r0, 800cdf4 <_printf_float+0xc0>
 800cda6:	2200      	movs	r2, #0
 800cda8:	2300      	movs	r3, #0
 800cdaa:	4640      	mov	r0, r8
 800cdac:	4651      	mov	r1, sl
 800cdae:	f7f3 fe6d 	bl	8000a8c <__aeabi_dcmplt>
 800cdb2:	b110      	cbz	r0, 800cdba <_printf_float+0x86>
 800cdb4:	232d      	movs	r3, #45	; 0x2d
 800cdb6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800cdba:	4b91      	ldr	r3, [pc, #580]	; (800d000 <_printf_float+0x2cc>)
 800cdbc:	4891      	ldr	r0, [pc, #580]	; (800d004 <_printf_float+0x2d0>)
 800cdbe:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 800cdc2:	bf94      	ite	ls
 800cdc4:	4698      	movls	r8, r3
 800cdc6:	4680      	movhi	r8, r0
 800cdc8:	2303      	movs	r3, #3
 800cdca:	6123      	str	r3, [r4, #16]
 800cdcc:	f02b 0304 	bic.w	r3, fp, #4
 800cdd0:	6023      	str	r3, [r4, #0]
 800cdd2:	f04f 0a00 	mov.w	sl, #0
 800cdd6:	9700      	str	r7, [sp, #0]
 800cdd8:	4633      	mov	r3, r6
 800cdda:	aa0f      	add	r2, sp, #60	; 0x3c
 800cddc:	4621      	mov	r1, r4
 800cdde:	4628      	mov	r0, r5
 800cde0:	f000 f9d2 	bl	800d188 <_printf_common>
 800cde4:	3001      	adds	r0, #1
 800cde6:	f040 808f 	bne.w	800cf08 <_printf_float+0x1d4>
 800cdea:	f04f 30ff 	mov.w	r0, #4294967295
 800cdee:	b011      	add	sp, #68	; 0x44
 800cdf0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cdf4:	4642      	mov	r2, r8
 800cdf6:	4653      	mov	r3, sl
 800cdf8:	4640      	mov	r0, r8
 800cdfa:	4651      	mov	r1, sl
 800cdfc:	f7f3 fe6e 	bl	8000adc <__aeabi_dcmpun>
 800ce00:	b140      	cbz	r0, 800ce14 <_printf_float+0xe0>
 800ce02:	f1ba 0f00 	cmp.w	sl, #0
 800ce06:	bfbc      	itt	lt
 800ce08:	232d      	movlt	r3, #45	; 0x2d
 800ce0a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800ce0e:	487e      	ldr	r0, [pc, #504]	; (800d008 <_printf_float+0x2d4>)
 800ce10:	4b7e      	ldr	r3, [pc, #504]	; (800d00c <_printf_float+0x2d8>)
 800ce12:	e7d4      	b.n	800cdbe <_printf_float+0x8a>
 800ce14:	6863      	ldr	r3, [r4, #4]
 800ce16:	1c5a      	adds	r2, r3, #1
 800ce18:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 800ce1c:	d142      	bne.n	800cea4 <_printf_float+0x170>
 800ce1e:	2306      	movs	r3, #6
 800ce20:	6063      	str	r3, [r4, #4]
 800ce22:	2200      	movs	r2, #0
 800ce24:	9206      	str	r2, [sp, #24]
 800ce26:	aa0e      	add	r2, sp, #56	; 0x38
 800ce28:	e9cd 9204 	strd	r9, r2, [sp, #16]
 800ce2c:	aa0d      	add	r2, sp, #52	; 0x34
 800ce2e:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 800ce32:	9203      	str	r2, [sp, #12]
 800ce34:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 800ce38:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800ce3c:	6023      	str	r3, [r4, #0]
 800ce3e:	6863      	ldr	r3, [r4, #4]
 800ce40:	9300      	str	r3, [sp, #0]
 800ce42:	4642      	mov	r2, r8
 800ce44:	4653      	mov	r3, sl
 800ce46:	4628      	mov	r0, r5
 800ce48:	910b      	str	r1, [sp, #44]	; 0x2c
 800ce4a:	f7ff fed5 	bl	800cbf8 <__cvt>
 800ce4e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800ce50:	2947      	cmp	r1, #71	; 0x47
 800ce52:	4680      	mov	r8, r0
 800ce54:	990d      	ldr	r1, [sp, #52]	; 0x34
 800ce56:	d108      	bne.n	800ce6a <_printf_float+0x136>
 800ce58:	1cc8      	adds	r0, r1, #3
 800ce5a:	db02      	blt.n	800ce62 <_printf_float+0x12e>
 800ce5c:	6863      	ldr	r3, [r4, #4]
 800ce5e:	4299      	cmp	r1, r3
 800ce60:	dd40      	ble.n	800cee4 <_printf_float+0x1b0>
 800ce62:	f1a9 0902 	sub.w	r9, r9, #2
 800ce66:	fa5f f989 	uxtb.w	r9, r9
 800ce6a:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800ce6e:	d81f      	bhi.n	800ceb0 <_printf_float+0x17c>
 800ce70:	3901      	subs	r1, #1
 800ce72:	464a      	mov	r2, r9
 800ce74:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800ce78:	910d      	str	r1, [sp, #52]	; 0x34
 800ce7a:	f7ff ff1d 	bl	800ccb8 <__exponent>
 800ce7e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ce80:	1813      	adds	r3, r2, r0
 800ce82:	2a01      	cmp	r2, #1
 800ce84:	4682      	mov	sl, r0
 800ce86:	6123      	str	r3, [r4, #16]
 800ce88:	dc02      	bgt.n	800ce90 <_printf_float+0x15c>
 800ce8a:	6822      	ldr	r2, [r4, #0]
 800ce8c:	07d2      	lsls	r2, r2, #31
 800ce8e:	d501      	bpl.n	800ce94 <_printf_float+0x160>
 800ce90:	3301      	adds	r3, #1
 800ce92:	6123      	str	r3, [r4, #16]
 800ce94:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800ce98:	2b00      	cmp	r3, #0
 800ce9a:	d09c      	beq.n	800cdd6 <_printf_float+0xa2>
 800ce9c:	232d      	movs	r3, #45	; 0x2d
 800ce9e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800cea2:	e798      	b.n	800cdd6 <_printf_float+0xa2>
 800cea4:	2947      	cmp	r1, #71	; 0x47
 800cea6:	d1bc      	bne.n	800ce22 <_printf_float+0xee>
 800cea8:	2b00      	cmp	r3, #0
 800ceaa:	d1ba      	bne.n	800ce22 <_printf_float+0xee>
 800ceac:	2301      	movs	r3, #1
 800ceae:	e7b7      	b.n	800ce20 <_printf_float+0xec>
 800ceb0:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 800ceb4:	d118      	bne.n	800cee8 <_printf_float+0x1b4>
 800ceb6:	2900      	cmp	r1, #0
 800ceb8:	6863      	ldr	r3, [r4, #4]
 800ceba:	dd0b      	ble.n	800ced4 <_printf_float+0x1a0>
 800cebc:	6121      	str	r1, [r4, #16]
 800cebe:	b913      	cbnz	r3, 800cec6 <_printf_float+0x192>
 800cec0:	6822      	ldr	r2, [r4, #0]
 800cec2:	07d0      	lsls	r0, r2, #31
 800cec4:	d502      	bpl.n	800cecc <_printf_float+0x198>
 800cec6:	3301      	adds	r3, #1
 800cec8:	440b      	add	r3, r1
 800ceca:	6123      	str	r3, [r4, #16]
 800cecc:	65a1      	str	r1, [r4, #88]	; 0x58
 800cece:	f04f 0a00 	mov.w	sl, #0
 800ced2:	e7df      	b.n	800ce94 <_printf_float+0x160>
 800ced4:	b913      	cbnz	r3, 800cedc <_printf_float+0x1a8>
 800ced6:	6822      	ldr	r2, [r4, #0]
 800ced8:	07d2      	lsls	r2, r2, #31
 800ceda:	d501      	bpl.n	800cee0 <_printf_float+0x1ac>
 800cedc:	3302      	adds	r3, #2
 800cede:	e7f4      	b.n	800ceca <_printf_float+0x196>
 800cee0:	2301      	movs	r3, #1
 800cee2:	e7f2      	b.n	800ceca <_printf_float+0x196>
 800cee4:	f04f 0967 	mov.w	r9, #103	; 0x67
 800cee8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ceea:	4299      	cmp	r1, r3
 800ceec:	db05      	blt.n	800cefa <_printf_float+0x1c6>
 800ceee:	6823      	ldr	r3, [r4, #0]
 800cef0:	6121      	str	r1, [r4, #16]
 800cef2:	07d8      	lsls	r0, r3, #31
 800cef4:	d5ea      	bpl.n	800cecc <_printf_float+0x198>
 800cef6:	1c4b      	adds	r3, r1, #1
 800cef8:	e7e7      	b.n	800ceca <_printf_float+0x196>
 800cefa:	2900      	cmp	r1, #0
 800cefc:	bfd4      	ite	le
 800cefe:	f1c1 0202 	rsble	r2, r1, #2
 800cf02:	2201      	movgt	r2, #1
 800cf04:	4413      	add	r3, r2
 800cf06:	e7e0      	b.n	800ceca <_printf_float+0x196>
 800cf08:	6823      	ldr	r3, [r4, #0]
 800cf0a:	055a      	lsls	r2, r3, #21
 800cf0c:	d407      	bmi.n	800cf1e <_printf_float+0x1ea>
 800cf0e:	6923      	ldr	r3, [r4, #16]
 800cf10:	4642      	mov	r2, r8
 800cf12:	4631      	mov	r1, r6
 800cf14:	4628      	mov	r0, r5
 800cf16:	47b8      	blx	r7
 800cf18:	3001      	adds	r0, #1
 800cf1a:	d12b      	bne.n	800cf74 <_printf_float+0x240>
 800cf1c:	e765      	b.n	800cdea <_printf_float+0xb6>
 800cf1e:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800cf22:	f240 80dc 	bls.w	800d0de <_printf_float+0x3aa>
 800cf26:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800cf2a:	2200      	movs	r2, #0
 800cf2c:	2300      	movs	r3, #0
 800cf2e:	f7f3 fda3 	bl	8000a78 <__aeabi_dcmpeq>
 800cf32:	2800      	cmp	r0, #0
 800cf34:	d033      	beq.n	800cf9e <_printf_float+0x26a>
 800cf36:	4a36      	ldr	r2, [pc, #216]	; (800d010 <_printf_float+0x2dc>)
 800cf38:	2301      	movs	r3, #1
 800cf3a:	4631      	mov	r1, r6
 800cf3c:	4628      	mov	r0, r5
 800cf3e:	47b8      	blx	r7
 800cf40:	3001      	adds	r0, #1
 800cf42:	f43f af52 	beq.w	800cdea <_printf_float+0xb6>
 800cf46:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800cf4a:	429a      	cmp	r2, r3
 800cf4c:	db02      	blt.n	800cf54 <_printf_float+0x220>
 800cf4e:	6823      	ldr	r3, [r4, #0]
 800cf50:	07d8      	lsls	r0, r3, #31
 800cf52:	d50f      	bpl.n	800cf74 <_printf_float+0x240>
 800cf54:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800cf58:	4631      	mov	r1, r6
 800cf5a:	4628      	mov	r0, r5
 800cf5c:	47b8      	blx	r7
 800cf5e:	3001      	adds	r0, #1
 800cf60:	f43f af43 	beq.w	800cdea <_printf_float+0xb6>
 800cf64:	f04f 0800 	mov.w	r8, #0
 800cf68:	f104 091a 	add.w	r9, r4, #26
 800cf6c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800cf6e:	3b01      	subs	r3, #1
 800cf70:	4543      	cmp	r3, r8
 800cf72:	dc09      	bgt.n	800cf88 <_printf_float+0x254>
 800cf74:	6823      	ldr	r3, [r4, #0]
 800cf76:	079b      	lsls	r3, r3, #30
 800cf78:	f100 8101 	bmi.w	800d17e <_printf_float+0x44a>
 800cf7c:	68e0      	ldr	r0, [r4, #12]
 800cf7e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800cf80:	4298      	cmp	r0, r3
 800cf82:	bfb8      	it	lt
 800cf84:	4618      	movlt	r0, r3
 800cf86:	e732      	b.n	800cdee <_printf_float+0xba>
 800cf88:	2301      	movs	r3, #1
 800cf8a:	464a      	mov	r2, r9
 800cf8c:	4631      	mov	r1, r6
 800cf8e:	4628      	mov	r0, r5
 800cf90:	47b8      	blx	r7
 800cf92:	3001      	adds	r0, #1
 800cf94:	f43f af29 	beq.w	800cdea <_printf_float+0xb6>
 800cf98:	f108 0801 	add.w	r8, r8, #1
 800cf9c:	e7e6      	b.n	800cf6c <_printf_float+0x238>
 800cf9e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800cfa0:	2b00      	cmp	r3, #0
 800cfa2:	dc37      	bgt.n	800d014 <_printf_float+0x2e0>
 800cfa4:	4a1a      	ldr	r2, [pc, #104]	; (800d010 <_printf_float+0x2dc>)
 800cfa6:	2301      	movs	r3, #1
 800cfa8:	4631      	mov	r1, r6
 800cfaa:	4628      	mov	r0, r5
 800cfac:	47b8      	blx	r7
 800cfae:	3001      	adds	r0, #1
 800cfb0:	f43f af1b 	beq.w	800cdea <_printf_float+0xb6>
 800cfb4:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800cfb8:	4313      	orrs	r3, r2
 800cfba:	d102      	bne.n	800cfc2 <_printf_float+0x28e>
 800cfbc:	6823      	ldr	r3, [r4, #0]
 800cfbe:	07d9      	lsls	r1, r3, #31
 800cfc0:	d5d8      	bpl.n	800cf74 <_printf_float+0x240>
 800cfc2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800cfc6:	4631      	mov	r1, r6
 800cfc8:	4628      	mov	r0, r5
 800cfca:	47b8      	blx	r7
 800cfcc:	3001      	adds	r0, #1
 800cfce:	f43f af0c 	beq.w	800cdea <_printf_float+0xb6>
 800cfd2:	f04f 0900 	mov.w	r9, #0
 800cfd6:	f104 0a1a 	add.w	sl, r4, #26
 800cfda:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800cfdc:	425b      	negs	r3, r3
 800cfde:	454b      	cmp	r3, r9
 800cfe0:	dc01      	bgt.n	800cfe6 <_printf_float+0x2b2>
 800cfe2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800cfe4:	e794      	b.n	800cf10 <_printf_float+0x1dc>
 800cfe6:	2301      	movs	r3, #1
 800cfe8:	4652      	mov	r2, sl
 800cfea:	4631      	mov	r1, r6
 800cfec:	4628      	mov	r0, r5
 800cfee:	47b8      	blx	r7
 800cff0:	3001      	adds	r0, #1
 800cff2:	f43f aefa 	beq.w	800cdea <_printf_float+0xb6>
 800cff6:	f109 0901 	add.w	r9, r9, #1
 800cffa:	e7ee      	b.n	800cfda <_printf_float+0x2a6>
 800cffc:	7fefffff 	.word	0x7fefffff
 800d000:	0800ff04 	.word	0x0800ff04
 800d004:	0800ff08 	.word	0x0800ff08
 800d008:	0800ff10 	.word	0x0800ff10
 800d00c:	0800ff0c 	.word	0x0800ff0c
 800d010:	0800ff14 	.word	0x0800ff14
 800d014:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800d016:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800d018:	429a      	cmp	r2, r3
 800d01a:	bfa8      	it	ge
 800d01c:	461a      	movge	r2, r3
 800d01e:	2a00      	cmp	r2, #0
 800d020:	4691      	mov	r9, r2
 800d022:	dc37      	bgt.n	800d094 <_printf_float+0x360>
 800d024:	f04f 0b00 	mov.w	fp, #0
 800d028:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800d02c:	f104 021a 	add.w	r2, r4, #26
 800d030:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800d034:	ebaa 0309 	sub.w	r3, sl, r9
 800d038:	455b      	cmp	r3, fp
 800d03a:	dc33      	bgt.n	800d0a4 <_printf_float+0x370>
 800d03c:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800d040:	429a      	cmp	r2, r3
 800d042:	db3b      	blt.n	800d0bc <_printf_float+0x388>
 800d044:	6823      	ldr	r3, [r4, #0]
 800d046:	07da      	lsls	r2, r3, #31
 800d048:	d438      	bmi.n	800d0bc <_printf_float+0x388>
 800d04a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800d04c:	990d      	ldr	r1, [sp, #52]	; 0x34
 800d04e:	eba2 030a 	sub.w	r3, r2, sl
 800d052:	eba2 0901 	sub.w	r9, r2, r1
 800d056:	4599      	cmp	r9, r3
 800d058:	bfa8      	it	ge
 800d05a:	4699      	movge	r9, r3
 800d05c:	f1b9 0f00 	cmp.w	r9, #0
 800d060:	dc34      	bgt.n	800d0cc <_printf_float+0x398>
 800d062:	f04f 0800 	mov.w	r8, #0
 800d066:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800d06a:	f104 0a1a 	add.w	sl, r4, #26
 800d06e:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800d072:	1a9b      	subs	r3, r3, r2
 800d074:	eba3 0309 	sub.w	r3, r3, r9
 800d078:	4543      	cmp	r3, r8
 800d07a:	f77f af7b 	ble.w	800cf74 <_printf_float+0x240>
 800d07e:	2301      	movs	r3, #1
 800d080:	4652      	mov	r2, sl
 800d082:	4631      	mov	r1, r6
 800d084:	4628      	mov	r0, r5
 800d086:	47b8      	blx	r7
 800d088:	3001      	adds	r0, #1
 800d08a:	f43f aeae 	beq.w	800cdea <_printf_float+0xb6>
 800d08e:	f108 0801 	add.w	r8, r8, #1
 800d092:	e7ec      	b.n	800d06e <_printf_float+0x33a>
 800d094:	4613      	mov	r3, r2
 800d096:	4631      	mov	r1, r6
 800d098:	4642      	mov	r2, r8
 800d09a:	4628      	mov	r0, r5
 800d09c:	47b8      	blx	r7
 800d09e:	3001      	adds	r0, #1
 800d0a0:	d1c0      	bne.n	800d024 <_printf_float+0x2f0>
 800d0a2:	e6a2      	b.n	800cdea <_printf_float+0xb6>
 800d0a4:	2301      	movs	r3, #1
 800d0a6:	4631      	mov	r1, r6
 800d0a8:	4628      	mov	r0, r5
 800d0aa:	920b      	str	r2, [sp, #44]	; 0x2c
 800d0ac:	47b8      	blx	r7
 800d0ae:	3001      	adds	r0, #1
 800d0b0:	f43f ae9b 	beq.w	800cdea <_printf_float+0xb6>
 800d0b4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800d0b6:	f10b 0b01 	add.w	fp, fp, #1
 800d0ba:	e7b9      	b.n	800d030 <_printf_float+0x2fc>
 800d0bc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800d0c0:	4631      	mov	r1, r6
 800d0c2:	4628      	mov	r0, r5
 800d0c4:	47b8      	blx	r7
 800d0c6:	3001      	adds	r0, #1
 800d0c8:	d1bf      	bne.n	800d04a <_printf_float+0x316>
 800d0ca:	e68e      	b.n	800cdea <_printf_float+0xb6>
 800d0cc:	464b      	mov	r3, r9
 800d0ce:	eb08 020a 	add.w	r2, r8, sl
 800d0d2:	4631      	mov	r1, r6
 800d0d4:	4628      	mov	r0, r5
 800d0d6:	47b8      	blx	r7
 800d0d8:	3001      	adds	r0, #1
 800d0da:	d1c2      	bne.n	800d062 <_printf_float+0x32e>
 800d0dc:	e685      	b.n	800cdea <_printf_float+0xb6>
 800d0de:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800d0e0:	2a01      	cmp	r2, #1
 800d0e2:	dc01      	bgt.n	800d0e8 <_printf_float+0x3b4>
 800d0e4:	07db      	lsls	r3, r3, #31
 800d0e6:	d537      	bpl.n	800d158 <_printf_float+0x424>
 800d0e8:	2301      	movs	r3, #1
 800d0ea:	4642      	mov	r2, r8
 800d0ec:	4631      	mov	r1, r6
 800d0ee:	4628      	mov	r0, r5
 800d0f0:	47b8      	blx	r7
 800d0f2:	3001      	adds	r0, #1
 800d0f4:	f43f ae79 	beq.w	800cdea <_printf_float+0xb6>
 800d0f8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800d0fc:	4631      	mov	r1, r6
 800d0fe:	4628      	mov	r0, r5
 800d100:	47b8      	blx	r7
 800d102:	3001      	adds	r0, #1
 800d104:	f43f ae71 	beq.w	800cdea <_printf_float+0xb6>
 800d108:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800d10c:	2200      	movs	r2, #0
 800d10e:	2300      	movs	r3, #0
 800d110:	f7f3 fcb2 	bl	8000a78 <__aeabi_dcmpeq>
 800d114:	b9d8      	cbnz	r0, 800d14e <_printf_float+0x41a>
 800d116:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d118:	f108 0201 	add.w	r2, r8, #1
 800d11c:	3b01      	subs	r3, #1
 800d11e:	4631      	mov	r1, r6
 800d120:	4628      	mov	r0, r5
 800d122:	47b8      	blx	r7
 800d124:	3001      	adds	r0, #1
 800d126:	d10e      	bne.n	800d146 <_printf_float+0x412>
 800d128:	e65f      	b.n	800cdea <_printf_float+0xb6>
 800d12a:	2301      	movs	r3, #1
 800d12c:	464a      	mov	r2, r9
 800d12e:	4631      	mov	r1, r6
 800d130:	4628      	mov	r0, r5
 800d132:	47b8      	blx	r7
 800d134:	3001      	adds	r0, #1
 800d136:	f43f ae58 	beq.w	800cdea <_printf_float+0xb6>
 800d13a:	f108 0801 	add.w	r8, r8, #1
 800d13e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d140:	3b01      	subs	r3, #1
 800d142:	4543      	cmp	r3, r8
 800d144:	dcf1      	bgt.n	800d12a <_printf_float+0x3f6>
 800d146:	4653      	mov	r3, sl
 800d148:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800d14c:	e6e1      	b.n	800cf12 <_printf_float+0x1de>
 800d14e:	f04f 0800 	mov.w	r8, #0
 800d152:	f104 091a 	add.w	r9, r4, #26
 800d156:	e7f2      	b.n	800d13e <_printf_float+0x40a>
 800d158:	2301      	movs	r3, #1
 800d15a:	4642      	mov	r2, r8
 800d15c:	e7df      	b.n	800d11e <_printf_float+0x3ea>
 800d15e:	2301      	movs	r3, #1
 800d160:	464a      	mov	r2, r9
 800d162:	4631      	mov	r1, r6
 800d164:	4628      	mov	r0, r5
 800d166:	47b8      	blx	r7
 800d168:	3001      	adds	r0, #1
 800d16a:	f43f ae3e 	beq.w	800cdea <_printf_float+0xb6>
 800d16e:	f108 0801 	add.w	r8, r8, #1
 800d172:	68e3      	ldr	r3, [r4, #12]
 800d174:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800d176:	1a5b      	subs	r3, r3, r1
 800d178:	4543      	cmp	r3, r8
 800d17a:	dcf0      	bgt.n	800d15e <_printf_float+0x42a>
 800d17c:	e6fe      	b.n	800cf7c <_printf_float+0x248>
 800d17e:	f04f 0800 	mov.w	r8, #0
 800d182:	f104 0919 	add.w	r9, r4, #25
 800d186:	e7f4      	b.n	800d172 <_printf_float+0x43e>

0800d188 <_printf_common>:
 800d188:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d18c:	4616      	mov	r6, r2
 800d18e:	4699      	mov	r9, r3
 800d190:	688a      	ldr	r2, [r1, #8]
 800d192:	690b      	ldr	r3, [r1, #16]
 800d194:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800d198:	4293      	cmp	r3, r2
 800d19a:	bfb8      	it	lt
 800d19c:	4613      	movlt	r3, r2
 800d19e:	6033      	str	r3, [r6, #0]
 800d1a0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800d1a4:	4607      	mov	r7, r0
 800d1a6:	460c      	mov	r4, r1
 800d1a8:	b10a      	cbz	r2, 800d1ae <_printf_common+0x26>
 800d1aa:	3301      	adds	r3, #1
 800d1ac:	6033      	str	r3, [r6, #0]
 800d1ae:	6823      	ldr	r3, [r4, #0]
 800d1b0:	0699      	lsls	r1, r3, #26
 800d1b2:	bf42      	ittt	mi
 800d1b4:	6833      	ldrmi	r3, [r6, #0]
 800d1b6:	3302      	addmi	r3, #2
 800d1b8:	6033      	strmi	r3, [r6, #0]
 800d1ba:	6825      	ldr	r5, [r4, #0]
 800d1bc:	f015 0506 	ands.w	r5, r5, #6
 800d1c0:	d106      	bne.n	800d1d0 <_printf_common+0x48>
 800d1c2:	f104 0a19 	add.w	sl, r4, #25
 800d1c6:	68e3      	ldr	r3, [r4, #12]
 800d1c8:	6832      	ldr	r2, [r6, #0]
 800d1ca:	1a9b      	subs	r3, r3, r2
 800d1cc:	42ab      	cmp	r3, r5
 800d1ce:	dc26      	bgt.n	800d21e <_printf_common+0x96>
 800d1d0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800d1d4:	1e13      	subs	r3, r2, #0
 800d1d6:	6822      	ldr	r2, [r4, #0]
 800d1d8:	bf18      	it	ne
 800d1da:	2301      	movne	r3, #1
 800d1dc:	0692      	lsls	r2, r2, #26
 800d1de:	d42b      	bmi.n	800d238 <_printf_common+0xb0>
 800d1e0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800d1e4:	4649      	mov	r1, r9
 800d1e6:	4638      	mov	r0, r7
 800d1e8:	47c0      	blx	r8
 800d1ea:	3001      	adds	r0, #1
 800d1ec:	d01e      	beq.n	800d22c <_printf_common+0xa4>
 800d1ee:	6823      	ldr	r3, [r4, #0]
 800d1f0:	68e5      	ldr	r5, [r4, #12]
 800d1f2:	6832      	ldr	r2, [r6, #0]
 800d1f4:	f003 0306 	and.w	r3, r3, #6
 800d1f8:	2b04      	cmp	r3, #4
 800d1fa:	bf08      	it	eq
 800d1fc:	1aad      	subeq	r5, r5, r2
 800d1fe:	68a3      	ldr	r3, [r4, #8]
 800d200:	6922      	ldr	r2, [r4, #16]
 800d202:	bf0c      	ite	eq
 800d204:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800d208:	2500      	movne	r5, #0
 800d20a:	4293      	cmp	r3, r2
 800d20c:	bfc4      	itt	gt
 800d20e:	1a9b      	subgt	r3, r3, r2
 800d210:	18ed      	addgt	r5, r5, r3
 800d212:	2600      	movs	r6, #0
 800d214:	341a      	adds	r4, #26
 800d216:	42b5      	cmp	r5, r6
 800d218:	d11a      	bne.n	800d250 <_printf_common+0xc8>
 800d21a:	2000      	movs	r0, #0
 800d21c:	e008      	b.n	800d230 <_printf_common+0xa8>
 800d21e:	2301      	movs	r3, #1
 800d220:	4652      	mov	r2, sl
 800d222:	4649      	mov	r1, r9
 800d224:	4638      	mov	r0, r7
 800d226:	47c0      	blx	r8
 800d228:	3001      	adds	r0, #1
 800d22a:	d103      	bne.n	800d234 <_printf_common+0xac>
 800d22c:	f04f 30ff 	mov.w	r0, #4294967295
 800d230:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d234:	3501      	adds	r5, #1
 800d236:	e7c6      	b.n	800d1c6 <_printf_common+0x3e>
 800d238:	18e1      	adds	r1, r4, r3
 800d23a:	1c5a      	adds	r2, r3, #1
 800d23c:	2030      	movs	r0, #48	; 0x30
 800d23e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800d242:	4422      	add	r2, r4
 800d244:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800d248:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800d24c:	3302      	adds	r3, #2
 800d24e:	e7c7      	b.n	800d1e0 <_printf_common+0x58>
 800d250:	2301      	movs	r3, #1
 800d252:	4622      	mov	r2, r4
 800d254:	4649      	mov	r1, r9
 800d256:	4638      	mov	r0, r7
 800d258:	47c0      	blx	r8
 800d25a:	3001      	adds	r0, #1
 800d25c:	d0e6      	beq.n	800d22c <_printf_common+0xa4>
 800d25e:	3601      	adds	r6, #1
 800d260:	e7d9      	b.n	800d216 <_printf_common+0x8e>
	...

0800d264 <_printf_i>:
 800d264:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800d268:	460c      	mov	r4, r1
 800d26a:	4691      	mov	r9, r2
 800d26c:	7e27      	ldrb	r7, [r4, #24]
 800d26e:	990c      	ldr	r1, [sp, #48]	; 0x30
 800d270:	2f78      	cmp	r7, #120	; 0x78
 800d272:	4680      	mov	r8, r0
 800d274:	469a      	mov	sl, r3
 800d276:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800d27a:	d807      	bhi.n	800d28c <_printf_i+0x28>
 800d27c:	2f62      	cmp	r7, #98	; 0x62
 800d27e:	d80a      	bhi.n	800d296 <_printf_i+0x32>
 800d280:	2f00      	cmp	r7, #0
 800d282:	f000 80d8 	beq.w	800d436 <_printf_i+0x1d2>
 800d286:	2f58      	cmp	r7, #88	; 0x58
 800d288:	f000 80a3 	beq.w	800d3d2 <_printf_i+0x16e>
 800d28c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800d290:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800d294:	e03a      	b.n	800d30c <_printf_i+0xa8>
 800d296:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800d29a:	2b15      	cmp	r3, #21
 800d29c:	d8f6      	bhi.n	800d28c <_printf_i+0x28>
 800d29e:	a001      	add	r0, pc, #4	; (adr r0, 800d2a4 <_printf_i+0x40>)
 800d2a0:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800d2a4:	0800d2fd 	.word	0x0800d2fd
 800d2a8:	0800d311 	.word	0x0800d311
 800d2ac:	0800d28d 	.word	0x0800d28d
 800d2b0:	0800d28d 	.word	0x0800d28d
 800d2b4:	0800d28d 	.word	0x0800d28d
 800d2b8:	0800d28d 	.word	0x0800d28d
 800d2bc:	0800d311 	.word	0x0800d311
 800d2c0:	0800d28d 	.word	0x0800d28d
 800d2c4:	0800d28d 	.word	0x0800d28d
 800d2c8:	0800d28d 	.word	0x0800d28d
 800d2cc:	0800d28d 	.word	0x0800d28d
 800d2d0:	0800d41d 	.word	0x0800d41d
 800d2d4:	0800d341 	.word	0x0800d341
 800d2d8:	0800d3ff 	.word	0x0800d3ff
 800d2dc:	0800d28d 	.word	0x0800d28d
 800d2e0:	0800d28d 	.word	0x0800d28d
 800d2e4:	0800d43f 	.word	0x0800d43f
 800d2e8:	0800d28d 	.word	0x0800d28d
 800d2ec:	0800d341 	.word	0x0800d341
 800d2f0:	0800d28d 	.word	0x0800d28d
 800d2f4:	0800d28d 	.word	0x0800d28d
 800d2f8:	0800d407 	.word	0x0800d407
 800d2fc:	680b      	ldr	r3, [r1, #0]
 800d2fe:	1d1a      	adds	r2, r3, #4
 800d300:	681b      	ldr	r3, [r3, #0]
 800d302:	600a      	str	r2, [r1, #0]
 800d304:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800d308:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800d30c:	2301      	movs	r3, #1
 800d30e:	e0a3      	b.n	800d458 <_printf_i+0x1f4>
 800d310:	6825      	ldr	r5, [r4, #0]
 800d312:	6808      	ldr	r0, [r1, #0]
 800d314:	062e      	lsls	r6, r5, #24
 800d316:	f100 0304 	add.w	r3, r0, #4
 800d31a:	d50a      	bpl.n	800d332 <_printf_i+0xce>
 800d31c:	6805      	ldr	r5, [r0, #0]
 800d31e:	600b      	str	r3, [r1, #0]
 800d320:	2d00      	cmp	r5, #0
 800d322:	da03      	bge.n	800d32c <_printf_i+0xc8>
 800d324:	232d      	movs	r3, #45	; 0x2d
 800d326:	426d      	negs	r5, r5
 800d328:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d32c:	485e      	ldr	r0, [pc, #376]	; (800d4a8 <_printf_i+0x244>)
 800d32e:	230a      	movs	r3, #10
 800d330:	e019      	b.n	800d366 <_printf_i+0x102>
 800d332:	f015 0f40 	tst.w	r5, #64	; 0x40
 800d336:	6805      	ldr	r5, [r0, #0]
 800d338:	600b      	str	r3, [r1, #0]
 800d33a:	bf18      	it	ne
 800d33c:	b22d      	sxthne	r5, r5
 800d33e:	e7ef      	b.n	800d320 <_printf_i+0xbc>
 800d340:	680b      	ldr	r3, [r1, #0]
 800d342:	6825      	ldr	r5, [r4, #0]
 800d344:	1d18      	adds	r0, r3, #4
 800d346:	6008      	str	r0, [r1, #0]
 800d348:	0628      	lsls	r0, r5, #24
 800d34a:	d501      	bpl.n	800d350 <_printf_i+0xec>
 800d34c:	681d      	ldr	r5, [r3, #0]
 800d34e:	e002      	b.n	800d356 <_printf_i+0xf2>
 800d350:	0669      	lsls	r1, r5, #25
 800d352:	d5fb      	bpl.n	800d34c <_printf_i+0xe8>
 800d354:	881d      	ldrh	r5, [r3, #0]
 800d356:	4854      	ldr	r0, [pc, #336]	; (800d4a8 <_printf_i+0x244>)
 800d358:	2f6f      	cmp	r7, #111	; 0x6f
 800d35a:	bf0c      	ite	eq
 800d35c:	2308      	moveq	r3, #8
 800d35e:	230a      	movne	r3, #10
 800d360:	2100      	movs	r1, #0
 800d362:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800d366:	6866      	ldr	r6, [r4, #4]
 800d368:	60a6      	str	r6, [r4, #8]
 800d36a:	2e00      	cmp	r6, #0
 800d36c:	bfa2      	ittt	ge
 800d36e:	6821      	ldrge	r1, [r4, #0]
 800d370:	f021 0104 	bicge.w	r1, r1, #4
 800d374:	6021      	strge	r1, [r4, #0]
 800d376:	b90d      	cbnz	r5, 800d37c <_printf_i+0x118>
 800d378:	2e00      	cmp	r6, #0
 800d37a:	d04d      	beq.n	800d418 <_printf_i+0x1b4>
 800d37c:	4616      	mov	r6, r2
 800d37e:	fbb5 f1f3 	udiv	r1, r5, r3
 800d382:	fb03 5711 	mls	r7, r3, r1, r5
 800d386:	5dc7      	ldrb	r7, [r0, r7]
 800d388:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800d38c:	462f      	mov	r7, r5
 800d38e:	42bb      	cmp	r3, r7
 800d390:	460d      	mov	r5, r1
 800d392:	d9f4      	bls.n	800d37e <_printf_i+0x11a>
 800d394:	2b08      	cmp	r3, #8
 800d396:	d10b      	bne.n	800d3b0 <_printf_i+0x14c>
 800d398:	6823      	ldr	r3, [r4, #0]
 800d39a:	07df      	lsls	r7, r3, #31
 800d39c:	d508      	bpl.n	800d3b0 <_printf_i+0x14c>
 800d39e:	6923      	ldr	r3, [r4, #16]
 800d3a0:	6861      	ldr	r1, [r4, #4]
 800d3a2:	4299      	cmp	r1, r3
 800d3a4:	bfde      	ittt	le
 800d3a6:	2330      	movle	r3, #48	; 0x30
 800d3a8:	f806 3c01 	strble.w	r3, [r6, #-1]
 800d3ac:	f106 36ff 	addle.w	r6, r6, #4294967295
 800d3b0:	1b92      	subs	r2, r2, r6
 800d3b2:	6122      	str	r2, [r4, #16]
 800d3b4:	f8cd a000 	str.w	sl, [sp]
 800d3b8:	464b      	mov	r3, r9
 800d3ba:	aa03      	add	r2, sp, #12
 800d3bc:	4621      	mov	r1, r4
 800d3be:	4640      	mov	r0, r8
 800d3c0:	f7ff fee2 	bl	800d188 <_printf_common>
 800d3c4:	3001      	adds	r0, #1
 800d3c6:	d14c      	bne.n	800d462 <_printf_i+0x1fe>
 800d3c8:	f04f 30ff 	mov.w	r0, #4294967295
 800d3cc:	b004      	add	sp, #16
 800d3ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d3d2:	4835      	ldr	r0, [pc, #212]	; (800d4a8 <_printf_i+0x244>)
 800d3d4:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800d3d8:	6823      	ldr	r3, [r4, #0]
 800d3da:	680e      	ldr	r6, [r1, #0]
 800d3dc:	061f      	lsls	r7, r3, #24
 800d3de:	f856 5b04 	ldr.w	r5, [r6], #4
 800d3e2:	600e      	str	r6, [r1, #0]
 800d3e4:	d514      	bpl.n	800d410 <_printf_i+0x1ac>
 800d3e6:	07d9      	lsls	r1, r3, #31
 800d3e8:	bf44      	itt	mi
 800d3ea:	f043 0320 	orrmi.w	r3, r3, #32
 800d3ee:	6023      	strmi	r3, [r4, #0]
 800d3f0:	b91d      	cbnz	r5, 800d3fa <_printf_i+0x196>
 800d3f2:	6823      	ldr	r3, [r4, #0]
 800d3f4:	f023 0320 	bic.w	r3, r3, #32
 800d3f8:	6023      	str	r3, [r4, #0]
 800d3fa:	2310      	movs	r3, #16
 800d3fc:	e7b0      	b.n	800d360 <_printf_i+0xfc>
 800d3fe:	6823      	ldr	r3, [r4, #0]
 800d400:	f043 0320 	orr.w	r3, r3, #32
 800d404:	6023      	str	r3, [r4, #0]
 800d406:	2378      	movs	r3, #120	; 0x78
 800d408:	4828      	ldr	r0, [pc, #160]	; (800d4ac <_printf_i+0x248>)
 800d40a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800d40e:	e7e3      	b.n	800d3d8 <_printf_i+0x174>
 800d410:	065e      	lsls	r6, r3, #25
 800d412:	bf48      	it	mi
 800d414:	b2ad      	uxthmi	r5, r5
 800d416:	e7e6      	b.n	800d3e6 <_printf_i+0x182>
 800d418:	4616      	mov	r6, r2
 800d41a:	e7bb      	b.n	800d394 <_printf_i+0x130>
 800d41c:	680b      	ldr	r3, [r1, #0]
 800d41e:	6826      	ldr	r6, [r4, #0]
 800d420:	6960      	ldr	r0, [r4, #20]
 800d422:	1d1d      	adds	r5, r3, #4
 800d424:	600d      	str	r5, [r1, #0]
 800d426:	0635      	lsls	r5, r6, #24
 800d428:	681b      	ldr	r3, [r3, #0]
 800d42a:	d501      	bpl.n	800d430 <_printf_i+0x1cc>
 800d42c:	6018      	str	r0, [r3, #0]
 800d42e:	e002      	b.n	800d436 <_printf_i+0x1d2>
 800d430:	0671      	lsls	r1, r6, #25
 800d432:	d5fb      	bpl.n	800d42c <_printf_i+0x1c8>
 800d434:	8018      	strh	r0, [r3, #0]
 800d436:	2300      	movs	r3, #0
 800d438:	6123      	str	r3, [r4, #16]
 800d43a:	4616      	mov	r6, r2
 800d43c:	e7ba      	b.n	800d3b4 <_printf_i+0x150>
 800d43e:	680b      	ldr	r3, [r1, #0]
 800d440:	1d1a      	adds	r2, r3, #4
 800d442:	600a      	str	r2, [r1, #0]
 800d444:	681e      	ldr	r6, [r3, #0]
 800d446:	6862      	ldr	r2, [r4, #4]
 800d448:	2100      	movs	r1, #0
 800d44a:	4630      	mov	r0, r6
 800d44c:	f7f2 fea0 	bl	8000190 <memchr>
 800d450:	b108      	cbz	r0, 800d456 <_printf_i+0x1f2>
 800d452:	1b80      	subs	r0, r0, r6
 800d454:	6060      	str	r0, [r4, #4]
 800d456:	6863      	ldr	r3, [r4, #4]
 800d458:	6123      	str	r3, [r4, #16]
 800d45a:	2300      	movs	r3, #0
 800d45c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d460:	e7a8      	b.n	800d3b4 <_printf_i+0x150>
 800d462:	6923      	ldr	r3, [r4, #16]
 800d464:	4632      	mov	r2, r6
 800d466:	4649      	mov	r1, r9
 800d468:	4640      	mov	r0, r8
 800d46a:	47d0      	blx	sl
 800d46c:	3001      	adds	r0, #1
 800d46e:	d0ab      	beq.n	800d3c8 <_printf_i+0x164>
 800d470:	6823      	ldr	r3, [r4, #0]
 800d472:	079b      	lsls	r3, r3, #30
 800d474:	d413      	bmi.n	800d49e <_printf_i+0x23a>
 800d476:	68e0      	ldr	r0, [r4, #12]
 800d478:	9b03      	ldr	r3, [sp, #12]
 800d47a:	4298      	cmp	r0, r3
 800d47c:	bfb8      	it	lt
 800d47e:	4618      	movlt	r0, r3
 800d480:	e7a4      	b.n	800d3cc <_printf_i+0x168>
 800d482:	2301      	movs	r3, #1
 800d484:	4632      	mov	r2, r6
 800d486:	4649      	mov	r1, r9
 800d488:	4640      	mov	r0, r8
 800d48a:	47d0      	blx	sl
 800d48c:	3001      	adds	r0, #1
 800d48e:	d09b      	beq.n	800d3c8 <_printf_i+0x164>
 800d490:	3501      	adds	r5, #1
 800d492:	68e3      	ldr	r3, [r4, #12]
 800d494:	9903      	ldr	r1, [sp, #12]
 800d496:	1a5b      	subs	r3, r3, r1
 800d498:	42ab      	cmp	r3, r5
 800d49a:	dcf2      	bgt.n	800d482 <_printf_i+0x21e>
 800d49c:	e7eb      	b.n	800d476 <_printf_i+0x212>
 800d49e:	2500      	movs	r5, #0
 800d4a0:	f104 0619 	add.w	r6, r4, #25
 800d4a4:	e7f5      	b.n	800d492 <_printf_i+0x22e>
 800d4a6:	bf00      	nop
 800d4a8:	0800ff16 	.word	0x0800ff16
 800d4ac:	0800ff27 	.word	0x0800ff27

0800d4b0 <cleanup_glue>:
 800d4b0:	b538      	push	{r3, r4, r5, lr}
 800d4b2:	460c      	mov	r4, r1
 800d4b4:	6809      	ldr	r1, [r1, #0]
 800d4b6:	4605      	mov	r5, r0
 800d4b8:	b109      	cbz	r1, 800d4be <cleanup_glue+0xe>
 800d4ba:	f7ff fff9 	bl	800d4b0 <cleanup_glue>
 800d4be:	4621      	mov	r1, r4
 800d4c0:	4628      	mov	r0, r5
 800d4c2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d4c6:	f001 bcbd 	b.w	800ee44 <_free_r>
	...

0800d4cc <_reclaim_reent>:
 800d4cc:	4b2c      	ldr	r3, [pc, #176]	; (800d580 <_reclaim_reent+0xb4>)
 800d4ce:	681b      	ldr	r3, [r3, #0]
 800d4d0:	4283      	cmp	r3, r0
 800d4d2:	b570      	push	{r4, r5, r6, lr}
 800d4d4:	4604      	mov	r4, r0
 800d4d6:	d051      	beq.n	800d57c <_reclaim_reent+0xb0>
 800d4d8:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800d4da:	b143      	cbz	r3, 800d4ee <_reclaim_reent+0x22>
 800d4dc:	68db      	ldr	r3, [r3, #12]
 800d4de:	2b00      	cmp	r3, #0
 800d4e0:	d14a      	bne.n	800d578 <_reclaim_reent+0xac>
 800d4e2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d4e4:	6819      	ldr	r1, [r3, #0]
 800d4e6:	b111      	cbz	r1, 800d4ee <_reclaim_reent+0x22>
 800d4e8:	4620      	mov	r0, r4
 800d4ea:	f001 fcab 	bl	800ee44 <_free_r>
 800d4ee:	6961      	ldr	r1, [r4, #20]
 800d4f0:	b111      	cbz	r1, 800d4f8 <_reclaim_reent+0x2c>
 800d4f2:	4620      	mov	r0, r4
 800d4f4:	f001 fca6 	bl	800ee44 <_free_r>
 800d4f8:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800d4fa:	b111      	cbz	r1, 800d502 <_reclaim_reent+0x36>
 800d4fc:	4620      	mov	r0, r4
 800d4fe:	f001 fca1 	bl	800ee44 <_free_r>
 800d502:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800d504:	b111      	cbz	r1, 800d50c <_reclaim_reent+0x40>
 800d506:	4620      	mov	r0, r4
 800d508:	f001 fc9c 	bl	800ee44 <_free_r>
 800d50c:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800d50e:	b111      	cbz	r1, 800d516 <_reclaim_reent+0x4a>
 800d510:	4620      	mov	r0, r4
 800d512:	f001 fc97 	bl	800ee44 <_free_r>
 800d516:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800d518:	b111      	cbz	r1, 800d520 <_reclaim_reent+0x54>
 800d51a:	4620      	mov	r0, r4
 800d51c:	f001 fc92 	bl	800ee44 <_free_r>
 800d520:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800d522:	b111      	cbz	r1, 800d52a <_reclaim_reent+0x5e>
 800d524:	4620      	mov	r0, r4
 800d526:	f001 fc8d 	bl	800ee44 <_free_r>
 800d52a:	6da1      	ldr	r1, [r4, #88]	; 0x58
 800d52c:	b111      	cbz	r1, 800d534 <_reclaim_reent+0x68>
 800d52e:	4620      	mov	r0, r4
 800d530:	f001 fc88 	bl	800ee44 <_free_r>
 800d534:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d536:	b111      	cbz	r1, 800d53e <_reclaim_reent+0x72>
 800d538:	4620      	mov	r0, r4
 800d53a:	f001 fc83 	bl	800ee44 <_free_r>
 800d53e:	69a3      	ldr	r3, [r4, #24]
 800d540:	b1e3      	cbz	r3, 800d57c <_reclaim_reent+0xb0>
 800d542:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800d544:	4620      	mov	r0, r4
 800d546:	4798      	blx	r3
 800d548:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800d54a:	b1b9      	cbz	r1, 800d57c <_reclaim_reent+0xb0>
 800d54c:	4620      	mov	r0, r4
 800d54e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800d552:	f7ff bfad 	b.w	800d4b0 <cleanup_glue>
 800d556:	5949      	ldr	r1, [r1, r5]
 800d558:	b941      	cbnz	r1, 800d56c <_reclaim_reent+0xa0>
 800d55a:	3504      	adds	r5, #4
 800d55c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d55e:	2d80      	cmp	r5, #128	; 0x80
 800d560:	68d9      	ldr	r1, [r3, #12]
 800d562:	d1f8      	bne.n	800d556 <_reclaim_reent+0x8a>
 800d564:	4620      	mov	r0, r4
 800d566:	f001 fc6d 	bl	800ee44 <_free_r>
 800d56a:	e7ba      	b.n	800d4e2 <_reclaim_reent+0x16>
 800d56c:	680e      	ldr	r6, [r1, #0]
 800d56e:	4620      	mov	r0, r4
 800d570:	f001 fc68 	bl	800ee44 <_free_r>
 800d574:	4631      	mov	r1, r6
 800d576:	e7ef      	b.n	800d558 <_reclaim_reent+0x8c>
 800d578:	2500      	movs	r5, #0
 800d57a:	e7ef      	b.n	800d55c <_reclaim_reent+0x90>
 800d57c:	bd70      	pop	{r4, r5, r6, pc}
 800d57e:	bf00      	nop
 800d580:	20000074 	.word	0x20000074

0800d584 <_sbrk_r>:
 800d584:	b538      	push	{r3, r4, r5, lr}
 800d586:	4d06      	ldr	r5, [pc, #24]	; (800d5a0 <_sbrk_r+0x1c>)
 800d588:	2300      	movs	r3, #0
 800d58a:	4604      	mov	r4, r0
 800d58c:	4608      	mov	r0, r1
 800d58e:	602b      	str	r3, [r5, #0]
 800d590:	f7f3 ff02 	bl	8001398 <_sbrk>
 800d594:	1c43      	adds	r3, r0, #1
 800d596:	d102      	bne.n	800d59e <_sbrk_r+0x1a>
 800d598:	682b      	ldr	r3, [r5, #0]
 800d59a:	b103      	cbz	r3, 800d59e <_sbrk_r+0x1a>
 800d59c:	6023      	str	r3, [r4, #0]
 800d59e:	bd38      	pop	{r3, r4, r5, pc}
 800d5a0:	20002858 	.word	0x20002858

0800d5a4 <sniprintf>:
 800d5a4:	b40c      	push	{r2, r3}
 800d5a6:	b530      	push	{r4, r5, lr}
 800d5a8:	4b17      	ldr	r3, [pc, #92]	; (800d608 <sniprintf+0x64>)
 800d5aa:	1e0c      	subs	r4, r1, #0
 800d5ac:	681d      	ldr	r5, [r3, #0]
 800d5ae:	b09d      	sub	sp, #116	; 0x74
 800d5b0:	da08      	bge.n	800d5c4 <sniprintf+0x20>
 800d5b2:	238b      	movs	r3, #139	; 0x8b
 800d5b4:	602b      	str	r3, [r5, #0]
 800d5b6:	f04f 30ff 	mov.w	r0, #4294967295
 800d5ba:	b01d      	add	sp, #116	; 0x74
 800d5bc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800d5c0:	b002      	add	sp, #8
 800d5c2:	4770      	bx	lr
 800d5c4:	f44f 7302 	mov.w	r3, #520	; 0x208
 800d5c8:	f8ad 3014 	strh.w	r3, [sp, #20]
 800d5cc:	bf14      	ite	ne
 800d5ce:	f104 33ff 	addne.w	r3, r4, #4294967295
 800d5d2:	4623      	moveq	r3, r4
 800d5d4:	9304      	str	r3, [sp, #16]
 800d5d6:	9307      	str	r3, [sp, #28]
 800d5d8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800d5dc:	9002      	str	r0, [sp, #8]
 800d5de:	9006      	str	r0, [sp, #24]
 800d5e0:	f8ad 3016 	strh.w	r3, [sp, #22]
 800d5e4:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800d5e6:	ab21      	add	r3, sp, #132	; 0x84
 800d5e8:	a902      	add	r1, sp, #8
 800d5ea:	4628      	mov	r0, r5
 800d5ec:	9301      	str	r3, [sp, #4]
 800d5ee:	f001 fcd3 	bl	800ef98 <_svfiprintf_r>
 800d5f2:	1c43      	adds	r3, r0, #1
 800d5f4:	bfbc      	itt	lt
 800d5f6:	238b      	movlt	r3, #139	; 0x8b
 800d5f8:	602b      	strlt	r3, [r5, #0]
 800d5fa:	2c00      	cmp	r4, #0
 800d5fc:	d0dd      	beq.n	800d5ba <sniprintf+0x16>
 800d5fe:	9b02      	ldr	r3, [sp, #8]
 800d600:	2200      	movs	r2, #0
 800d602:	701a      	strb	r2, [r3, #0]
 800d604:	e7d9      	b.n	800d5ba <sniprintf+0x16>
 800d606:	bf00      	nop
 800d608:	20000074 	.word	0x20000074

0800d60c <__sread>:
 800d60c:	b510      	push	{r4, lr}
 800d60e:	460c      	mov	r4, r1
 800d610:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d614:	f001 fdc0 	bl	800f198 <_read_r>
 800d618:	2800      	cmp	r0, #0
 800d61a:	bfab      	itete	ge
 800d61c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800d61e:	89a3      	ldrhlt	r3, [r4, #12]
 800d620:	181b      	addge	r3, r3, r0
 800d622:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800d626:	bfac      	ite	ge
 800d628:	6563      	strge	r3, [r4, #84]	; 0x54
 800d62a:	81a3      	strhlt	r3, [r4, #12]
 800d62c:	bd10      	pop	{r4, pc}

0800d62e <__swrite>:
 800d62e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d632:	461f      	mov	r7, r3
 800d634:	898b      	ldrh	r3, [r1, #12]
 800d636:	05db      	lsls	r3, r3, #23
 800d638:	4605      	mov	r5, r0
 800d63a:	460c      	mov	r4, r1
 800d63c:	4616      	mov	r6, r2
 800d63e:	d505      	bpl.n	800d64c <__swrite+0x1e>
 800d640:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d644:	2302      	movs	r3, #2
 800d646:	2200      	movs	r2, #0
 800d648:	f001 f84a 	bl	800e6e0 <_lseek_r>
 800d64c:	89a3      	ldrh	r3, [r4, #12]
 800d64e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d652:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800d656:	81a3      	strh	r3, [r4, #12]
 800d658:	4632      	mov	r2, r6
 800d65a:	463b      	mov	r3, r7
 800d65c:	4628      	mov	r0, r5
 800d65e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d662:	f000 b8db 	b.w	800d81c <_write_r>

0800d666 <__sseek>:
 800d666:	b510      	push	{r4, lr}
 800d668:	460c      	mov	r4, r1
 800d66a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d66e:	f001 f837 	bl	800e6e0 <_lseek_r>
 800d672:	1c43      	adds	r3, r0, #1
 800d674:	89a3      	ldrh	r3, [r4, #12]
 800d676:	bf15      	itete	ne
 800d678:	6560      	strne	r0, [r4, #84]	; 0x54
 800d67a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800d67e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800d682:	81a3      	strheq	r3, [r4, #12]
 800d684:	bf18      	it	ne
 800d686:	81a3      	strhne	r3, [r4, #12]
 800d688:	bd10      	pop	{r4, pc}

0800d68a <__sclose>:
 800d68a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d68e:	f000 b8d7 	b.w	800d840 <_close_r>

0800d692 <strncmp>:
 800d692:	b510      	push	{r4, lr}
 800d694:	b16a      	cbz	r2, 800d6b2 <strncmp+0x20>
 800d696:	3901      	subs	r1, #1
 800d698:	1884      	adds	r4, r0, r2
 800d69a:	f810 3b01 	ldrb.w	r3, [r0], #1
 800d69e:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800d6a2:	4293      	cmp	r3, r2
 800d6a4:	d103      	bne.n	800d6ae <strncmp+0x1c>
 800d6a6:	42a0      	cmp	r0, r4
 800d6a8:	d001      	beq.n	800d6ae <strncmp+0x1c>
 800d6aa:	2b00      	cmp	r3, #0
 800d6ac:	d1f5      	bne.n	800d69a <strncmp+0x8>
 800d6ae:	1a98      	subs	r0, r3, r2
 800d6b0:	bd10      	pop	{r4, pc}
 800d6b2:	4610      	mov	r0, r2
 800d6b4:	e7fc      	b.n	800d6b0 <strncmp+0x1e>

0800d6b6 <strncpy>:
 800d6b6:	b510      	push	{r4, lr}
 800d6b8:	3901      	subs	r1, #1
 800d6ba:	4603      	mov	r3, r0
 800d6bc:	b132      	cbz	r2, 800d6cc <strncpy+0x16>
 800d6be:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800d6c2:	f803 4b01 	strb.w	r4, [r3], #1
 800d6c6:	3a01      	subs	r2, #1
 800d6c8:	2c00      	cmp	r4, #0
 800d6ca:	d1f7      	bne.n	800d6bc <strncpy+0x6>
 800d6cc:	441a      	add	r2, r3
 800d6ce:	2100      	movs	r1, #0
 800d6d0:	4293      	cmp	r3, r2
 800d6d2:	d100      	bne.n	800d6d6 <strncpy+0x20>
 800d6d4:	bd10      	pop	{r4, pc}
 800d6d6:	f803 1b01 	strb.w	r1, [r3], #1
 800d6da:	e7f9      	b.n	800d6d0 <strncpy+0x1a>

0800d6dc <_strtoll_l.isra.0>:
 800d6dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d6e0:	b087      	sub	sp, #28
 800d6e2:	4691      	mov	r9, r2
 800d6e4:	4a47      	ldr	r2, [pc, #284]	; (800d804 <_strtoll_l.isra.0+0x128>)
 800d6e6:	9005      	str	r0, [sp, #20]
 800d6e8:	4688      	mov	r8, r1
 800d6ea:	461f      	mov	r7, r3
 800d6ec:	460d      	mov	r5, r1
 800d6ee:	462b      	mov	r3, r5
 800d6f0:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d6f4:	5ca6      	ldrb	r6, [r4, r2]
 800d6f6:	f016 0608 	ands.w	r6, r6, #8
 800d6fa:	d1f8      	bne.n	800d6ee <_strtoll_l.isra.0+0x12>
 800d6fc:	2c2d      	cmp	r4, #45	; 0x2d
 800d6fe:	d147      	bne.n	800d790 <_strtoll_l.isra.0+0xb4>
 800d700:	782c      	ldrb	r4, [r5, #0]
 800d702:	2601      	movs	r6, #1
 800d704:	1c9d      	adds	r5, r3, #2
 800d706:	2f00      	cmp	r7, #0
 800d708:	d077      	beq.n	800d7fa <_strtoll_l.isra.0+0x11e>
 800d70a:	2f10      	cmp	r7, #16
 800d70c:	d109      	bne.n	800d722 <_strtoll_l.isra.0+0x46>
 800d70e:	2c30      	cmp	r4, #48	; 0x30
 800d710:	d107      	bne.n	800d722 <_strtoll_l.isra.0+0x46>
 800d712:	782b      	ldrb	r3, [r5, #0]
 800d714:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800d718:	2b58      	cmp	r3, #88	; 0x58
 800d71a:	d169      	bne.n	800d7f0 <_strtoll_l.isra.0+0x114>
 800d71c:	786c      	ldrb	r4, [r5, #1]
 800d71e:	2710      	movs	r7, #16
 800d720:	3502      	adds	r5, #2
 800d722:	f04f 32ff 	mov.w	r2, #4294967295
 800d726:	1990      	adds	r0, r2, r6
 800d728:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 800d72c:	ea4f 7be7 	mov.w	fp, r7, asr #31
 800d730:	eb43 71e6 	adc.w	r1, r3, r6, asr #31
 800d734:	463a      	mov	r2, r7
 800d736:	465b      	mov	r3, fp
 800d738:	e9cd 0100 	strd	r0, r1, [sp]
 800d73c:	f7f3 fa0c 	bl	8000b58 <__aeabi_uldivmod>
 800d740:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d744:	46ba      	mov	sl, r7
 800d746:	4696      	mov	lr, r2
 800d748:	2300      	movs	r3, #0
 800d74a:	2000      	movs	r0, #0
 800d74c:	2100      	movs	r1, #0
 800d74e:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800d752:	f1bc 0f09 	cmp.w	ip, #9
 800d756:	d820      	bhi.n	800d79a <_strtoll_l.isra.0+0xbe>
 800d758:	4664      	mov	r4, ip
 800d75a:	42a7      	cmp	r7, r4
 800d75c:	dd2e      	ble.n	800d7bc <_strtoll_l.isra.0+0xe0>
 800d75e:	1c5a      	adds	r2, r3, #1
 800d760:	d013      	beq.n	800d78a <_strtoll_l.isra.0+0xae>
 800d762:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d766:	428b      	cmp	r3, r1
 800d768:	bf08      	it	eq
 800d76a:	4282      	cmpeq	r2, r0
 800d76c:	d323      	bcc.n	800d7b6 <_strtoll_l.isra.0+0xda>
 800d76e:	d101      	bne.n	800d774 <_strtoll_l.isra.0+0x98>
 800d770:	45a6      	cmp	lr, r4
 800d772:	db20      	blt.n	800d7b6 <_strtoll_l.isra.0+0xda>
 800d774:	fb0a f301 	mul.w	r3, sl, r1
 800d778:	fb00 330b 	mla	r3, r0, fp, r3
 800d77c:	fbaa 0100 	umull	r0, r1, sl, r0
 800d780:	4419      	add	r1, r3
 800d782:	1900      	adds	r0, r0, r4
 800d784:	eb41 71e4 	adc.w	r1, r1, r4, asr #31
 800d788:	2301      	movs	r3, #1
 800d78a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d78e:	e7de      	b.n	800d74e <_strtoll_l.isra.0+0x72>
 800d790:	2c2b      	cmp	r4, #43	; 0x2b
 800d792:	bf04      	itt	eq
 800d794:	782c      	ldrbeq	r4, [r5, #0]
 800d796:	1c9d      	addeq	r5, r3, #2
 800d798:	e7b5      	b.n	800d706 <_strtoll_l.isra.0+0x2a>
 800d79a:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800d79e:	f1bc 0f19 	cmp.w	ip, #25
 800d7a2:	d801      	bhi.n	800d7a8 <_strtoll_l.isra.0+0xcc>
 800d7a4:	3c37      	subs	r4, #55	; 0x37
 800d7a6:	e7d8      	b.n	800d75a <_strtoll_l.isra.0+0x7e>
 800d7a8:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800d7ac:	f1bc 0f19 	cmp.w	ip, #25
 800d7b0:	d804      	bhi.n	800d7bc <_strtoll_l.isra.0+0xe0>
 800d7b2:	3c57      	subs	r4, #87	; 0x57
 800d7b4:	e7d1      	b.n	800d75a <_strtoll_l.isra.0+0x7e>
 800d7b6:	f04f 33ff 	mov.w	r3, #4294967295
 800d7ba:	e7e6      	b.n	800d78a <_strtoll_l.isra.0+0xae>
 800d7bc:	1c5a      	adds	r2, r3, #1
 800d7be:	d10a      	bne.n	800d7d6 <_strtoll_l.isra.0+0xfa>
 800d7c0:	9a05      	ldr	r2, [sp, #20]
 800d7c2:	2322      	movs	r3, #34	; 0x22
 800d7c4:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d7c8:	6013      	str	r3, [r2, #0]
 800d7ca:	f1b9 0f00 	cmp.w	r9, #0
 800d7ce:	d10a      	bne.n	800d7e6 <_strtoll_l.isra.0+0x10a>
 800d7d0:	b007      	add	sp, #28
 800d7d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d7d6:	b116      	cbz	r6, 800d7de <_strtoll_l.isra.0+0x102>
 800d7d8:	4240      	negs	r0, r0
 800d7da:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800d7de:	f1b9 0f00 	cmp.w	r9, #0
 800d7e2:	d0f5      	beq.n	800d7d0 <_strtoll_l.isra.0+0xf4>
 800d7e4:	b10b      	cbz	r3, 800d7ea <_strtoll_l.isra.0+0x10e>
 800d7e6:	f105 38ff 	add.w	r8, r5, #4294967295
 800d7ea:	f8c9 8000 	str.w	r8, [r9]
 800d7ee:	e7ef      	b.n	800d7d0 <_strtoll_l.isra.0+0xf4>
 800d7f0:	2430      	movs	r4, #48	; 0x30
 800d7f2:	2f00      	cmp	r7, #0
 800d7f4:	d195      	bne.n	800d722 <_strtoll_l.isra.0+0x46>
 800d7f6:	2708      	movs	r7, #8
 800d7f8:	e793      	b.n	800d722 <_strtoll_l.isra.0+0x46>
 800d7fa:	2c30      	cmp	r4, #48	; 0x30
 800d7fc:	d089      	beq.n	800d712 <_strtoll_l.isra.0+0x36>
 800d7fe:	270a      	movs	r7, #10
 800d800:	e78f      	b.n	800d722 <_strtoll_l.isra.0+0x46>
 800d802:	bf00      	nop
 800d804:	0800ff39 	.word	0x0800ff39

0800d808 <strtoll>:
 800d808:	4613      	mov	r3, r2
 800d80a:	460a      	mov	r2, r1
 800d80c:	4601      	mov	r1, r0
 800d80e:	4802      	ldr	r0, [pc, #8]	; (800d818 <strtoll+0x10>)
 800d810:	6800      	ldr	r0, [r0, #0]
 800d812:	f7ff bf63 	b.w	800d6dc <_strtoll_l.isra.0>
 800d816:	bf00      	nop
 800d818:	20000074 	.word	0x20000074

0800d81c <_write_r>:
 800d81c:	b538      	push	{r3, r4, r5, lr}
 800d81e:	4d07      	ldr	r5, [pc, #28]	; (800d83c <_write_r+0x20>)
 800d820:	4604      	mov	r4, r0
 800d822:	4608      	mov	r0, r1
 800d824:	4611      	mov	r1, r2
 800d826:	2200      	movs	r2, #0
 800d828:	602a      	str	r2, [r5, #0]
 800d82a:	461a      	mov	r2, r3
 800d82c:	f7f3 fd67 	bl	80012fe <_write>
 800d830:	1c43      	adds	r3, r0, #1
 800d832:	d102      	bne.n	800d83a <_write_r+0x1e>
 800d834:	682b      	ldr	r3, [r5, #0]
 800d836:	b103      	cbz	r3, 800d83a <_write_r+0x1e>
 800d838:	6023      	str	r3, [r4, #0]
 800d83a:	bd38      	pop	{r3, r4, r5, pc}
 800d83c:	20002858 	.word	0x20002858

0800d840 <_close_r>:
 800d840:	b538      	push	{r3, r4, r5, lr}
 800d842:	4d06      	ldr	r5, [pc, #24]	; (800d85c <_close_r+0x1c>)
 800d844:	2300      	movs	r3, #0
 800d846:	4604      	mov	r4, r0
 800d848:	4608      	mov	r0, r1
 800d84a:	602b      	str	r3, [r5, #0]
 800d84c:	f7f3 fd73 	bl	8001336 <_close>
 800d850:	1c43      	adds	r3, r0, #1
 800d852:	d102      	bne.n	800d85a <_close_r+0x1a>
 800d854:	682b      	ldr	r3, [r5, #0]
 800d856:	b103      	cbz	r3, 800d85a <_close_r+0x1a>
 800d858:	6023      	str	r3, [r4, #0]
 800d85a:	bd38      	pop	{r3, r4, r5, pc}
 800d85c:	20002858 	.word	0x20002858

0800d860 <quorem>:
 800d860:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d864:	6903      	ldr	r3, [r0, #16]
 800d866:	690c      	ldr	r4, [r1, #16]
 800d868:	42a3      	cmp	r3, r4
 800d86a:	4607      	mov	r7, r0
 800d86c:	f2c0 8081 	blt.w	800d972 <quorem+0x112>
 800d870:	3c01      	subs	r4, #1
 800d872:	f101 0814 	add.w	r8, r1, #20
 800d876:	f100 0514 	add.w	r5, r0, #20
 800d87a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d87e:	9301      	str	r3, [sp, #4]
 800d880:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800d884:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d888:	3301      	adds	r3, #1
 800d88a:	429a      	cmp	r2, r3
 800d88c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800d890:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800d894:	fbb2 f6f3 	udiv	r6, r2, r3
 800d898:	d331      	bcc.n	800d8fe <quorem+0x9e>
 800d89a:	f04f 0e00 	mov.w	lr, #0
 800d89e:	4640      	mov	r0, r8
 800d8a0:	46ac      	mov	ip, r5
 800d8a2:	46f2      	mov	sl, lr
 800d8a4:	f850 2b04 	ldr.w	r2, [r0], #4
 800d8a8:	b293      	uxth	r3, r2
 800d8aa:	fb06 e303 	mla	r3, r6, r3, lr
 800d8ae:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800d8b2:	b29b      	uxth	r3, r3
 800d8b4:	ebaa 0303 	sub.w	r3, sl, r3
 800d8b8:	0c12      	lsrs	r2, r2, #16
 800d8ba:	f8dc a000 	ldr.w	sl, [ip]
 800d8be:	fb06 e202 	mla	r2, r6, r2, lr
 800d8c2:	fa13 f38a 	uxtah	r3, r3, sl
 800d8c6:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800d8ca:	fa1f fa82 	uxth.w	sl, r2
 800d8ce:	f8dc 2000 	ldr.w	r2, [ip]
 800d8d2:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800d8d6:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800d8da:	b29b      	uxth	r3, r3
 800d8dc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d8e0:	4581      	cmp	r9, r0
 800d8e2:	f84c 3b04 	str.w	r3, [ip], #4
 800d8e6:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800d8ea:	d2db      	bcs.n	800d8a4 <quorem+0x44>
 800d8ec:	f855 300b 	ldr.w	r3, [r5, fp]
 800d8f0:	b92b      	cbnz	r3, 800d8fe <quorem+0x9e>
 800d8f2:	9b01      	ldr	r3, [sp, #4]
 800d8f4:	3b04      	subs	r3, #4
 800d8f6:	429d      	cmp	r5, r3
 800d8f8:	461a      	mov	r2, r3
 800d8fa:	d32e      	bcc.n	800d95a <quorem+0xfa>
 800d8fc:	613c      	str	r4, [r7, #16]
 800d8fe:	4638      	mov	r0, r7
 800d900:	f001 f990 	bl	800ec24 <__mcmp>
 800d904:	2800      	cmp	r0, #0
 800d906:	db24      	blt.n	800d952 <quorem+0xf2>
 800d908:	3601      	adds	r6, #1
 800d90a:	4628      	mov	r0, r5
 800d90c:	f04f 0c00 	mov.w	ip, #0
 800d910:	f858 2b04 	ldr.w	r2, [r8], #4
 800d914:	f8d0 e000 	ldr.w	lr, [r0]
 800d918:	b293      	uxth	r3, r2
 800d91a:	ebac 0303 	sub.w	r3, ip, r3
 800d91e:	0c12      	lsrs	r2, r2, #16
 800d920:	fa13 f38e 	uxtah	r3, r3, lr
 800d924:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800d928:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800d92c:	b29b      	uxth	r3, r3
 800d92e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d932:	45c1      	cmp	r9, r8
 800d934:	f840 3b04 	str.w	r3, [r0], #4
 800d938:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800d93c:	d2e8      	bcs.n	800d910 <quorem+0xb0>
 800d93e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d942:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d946:	b922      	cbnz	r2, 800d952 <quorem+0xf2>
 800d948:	3b04      	subs	r3, #4
 800d94a:	429d      	cmp	r5, r3
 800d94c:	461a      	mov	r2, r3
 800d94e:	d30a      	bcc.n	800d966 <quorem+0x106>
 800d950:	613c      	str	r4, [r7, #16]
 800d952:	4630      	mov	r0, r6
 800d954:	b003      	add	sp, #12
 800d956:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d95a:	6812      	ldr	r2, [r2, #0]
 800d95c:	3b04      	subs	r3, #4
 800d95e:	2a00      	cmp	r2, #0
 800d960:	d1cc      	bne.n	800d8fc <quorem+0x9c>
 800d962:	3c01      	subs	r4, #1
 800d964:	e7c7      	b.n	800d8f6 <quorem+0x96>
 800d966:	6812      	ldr	r2, [r2, #0]
 800d968:	3b04      	subs	r3, #4
 800d96a:	2a00      	cmp	r2, #0
 800d96c:	d1f0      	bne.n	800d950 <quorem+0xf0>
 800d96e:	3c01      	subs	r4, #1
 800d970:	e7eb      	b.n	800d94a <quorem+0xea>
 800d972:	2000      	movs	r0, #0
 800d974:	e7ee      	b.n	800d954 <quorem+0xf4>
	...

0800d978 <_dtoa_r>:
 800d978:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d97c:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800d97e:	b099      	sub	sp, #100	; 0x64
 800d980:	4616      	mov	r6, r2
 800d982:	461f      	mov	r7, r3
 800d984:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800d988:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 800d98c:	4605      	mov	r5, r0
 800d98e:	b974      	cbnz	r4, 800d9ae <_dtoa_r+0x36>
 800d990:	2010      	movs	r0, #16
 800d992:	f000 feb7 	bl	800e704 <malloc>
 800d996:	4602      	mov	r2, r0
 800d998:	6268      	str	r0, [r5, #36]	; 0x24
 800d99a:	b920      	cbnz	r0, 800d9a6 <_dtoa_r+0x2e>
 800d99c:	4ba8      	ldr	r3, [pc, #672]	; (800dc40 <_dtoa_r+0x2c8>)
 800d99e:	21ea      	movs	r1, #234	; 0xea
 800d9a0:	48a8      	ldr	r0, [pc, #672]	; (800dc44 <_dtoa_r+0x2cc>)
 800d9a2:	f001 fc0b 	bl	800f1bc <__assert_func>
 800d9a6:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d9aa:	6004      	str	r4, [r0, #0]
 800d9ac:	60c4      	str	r4, [r0, #12]
 800d9ae:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800d9b0:	6819      	ldr	r1, [r3, #0]
 800d9b2:	b151      	cbz	r1, 800d9ca <_dtoa_r+0x52>
 800d9b4:	685a      	ldr	r2, [r3, #4]
 800d9b6:	604a      	str	r2, [r1, #4]
 800d9b8:	2301      	movs	r3, #1
 800d9ba:	4093      	lsls	r3, r2
 800d9bc:	608b      	str	r3, [r1, #8]
 800d9be:	4628      	mov	r0, r5
 800d9c0:	f000 fef4 	bl	800e7ac <_Bfree>
 800d9c4:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800d9c6:	2200      	movs	r2, #0
 800d9c8:	601a      	str	r2, [r3, #0]
 800d9ca:	1e3b      	subs	r3, r7, #0
 800d9cc:	bfb9      	ittee	lt
 800d9ce:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800d9d2:	9305      	strlt	r3, [sp, #20]
 800d9d4:	2300      	movge	r3, #0
 800d9d6:	f8c8 3000 	strge.w	r3, [r8]
 800d9da:	f8dd 9014 	ldr.w	r9, [sp, #20]
 800d9de:	4b9a      	ldr	r3, [pc, #616]	; (800dc48 <_dtoa_r+0x2d0>)
 800d9e0:	bfbc      	itt	lt
 800d9e2:	2201      	movlt	r2, #1
 800d9e4:	f8c8 2000 	strlt.w	r2, [r8]
 800d9e8:	ea33 0309 	bics.w	r3, r3, r9
 800d9ec:	d119      	bne.n	800da22 <_dtoa_r+0xaa>
 800d9ee:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800d9f0:	f242 730f 	movw	r3, #9999	; 0x270f
 800d9f4:	6013      	str	r3, [r2, #0]
 800d9f6:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800d9fa:	4333      	orrs	r3, r6
 800d9fc:	f000 8581 	beq.w	800e502 <_dtoa_r+0xb8a>
 800da00:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800da02:	b953      	cbnz	r3, 800da1a <_dtoa_r+0xa2>
 800da04:	4b91      	ldr	r3, [pc, #580]	; (800dc4c <_dtoa_r+0x2d4>)
 800da06:	e022      	b.n	800da4e <_dtoa_r+0xd6>
 800da08:	4b91      	ldr	r3, [pc, #580]	; (800dc50 <_dtoa_r+0x2d8>)
 800da0a:	9308      	str	r3, [sp, #32]
 800da0c:	3308      	adds	r3, #8
 800da0e:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800da10:	6013      	str	r3, [r2, #0]
 800da12:	9808      	ldr	r0, [sp, #32]
 800da14:	b019      	add	sp, #100	; 0x64
 800da16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800da1a:	4b8c      	ldr	r3, [pc, #560]	; (800dc4c <_dtoa_r+0x2d4>)
 800da1c:	9308      	str	r3, [sp, #32]
 800da1e:	3303      	adds	r3, #3
 800da20:	e7f5      	b.n	800da0e <_dtoa_r+0x96>
 800da22:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800da26:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 800da2a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800da2e:	2200      	movs	r2, #0
 800da30:	2300      	movs	r3, #0
 800da32:	f7f3 f821 	bl	8000a78 <__aeabi_dcmpeq>
 800da36:	4680      	mov	r8, r0
 800da38:	b158      	cbz	r0, 800da52 <_dtoa_r+0xda>
 800da3a:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800da3c:	2301      	movs	r3, #1
 800da3e:	6013      	str	r3, [r2, #0]
 800da40:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800da42:	2b00      	cmp	r3, #0
 800da44:	f000 855a 	beq.w	800e4fc <_dtoa_r+0xb84>
 800da48:	4882      	ldr	r0, [pc, #520]	; (800dc54 <_dtoa_r+0x2dc>)
 800da4a:	6018      	str	r0, [r3, #0]
 800da4c:	1e43      	subs	r3, r0, #1
 800da4e:	9308      	str	r3, [sp, #32]
 800da50:	e7df      	b.n	800da12 <_dtoa_r+0x9a>
 800da52:	ab16      	add	r3, sp, #88	; 0x58
 800da54:	9301      	str	r3, [sp, #4]
 800da56:	ab17      	add	r3, sp, #92	; 0x5c
 800da58:	9300      	str	r3, [sp, #0]
 800da5a:	4628      	mov	r0, r5
 800da5c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800da60:	f001 f986 	bl	800ed70 <__d2b>
 800da64:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800da68:	4682      	mov	sl, r0
 800da6a:	2c00      	cmp	r4, #0
 800da6c:	d07e      	beq.n	800db6c <_dtoa_r+0x1f4>
 800da6e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800da70:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 800da74:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800da78:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800da7c:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 800da80:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800da84:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 800da88:	4b73      	ldr	r3, [pc, #460]	; (800dc58 <_dtoa_r+0x2e0>)
 800da8a:	2200      	movs	r2, #0
 800da8c:	f7f2 fbd4 	bl	8000238 <__aeabi_dsub>
 800da90:	a365      	add	r3, pc, #404	; (adr r3, 800dc28 <_dtoa_r+0x2b0>)
 800da92:	e9d3 2300 	ldrd	r2, r3, [r3]
 800da96:	f7f2 fd87 	bl	80005a8 <__aeabi_dmul>
 800da9a:	a365      	add	r3, pc, #404	; (adr r3, 800dc30 <_dtoa_r+0x2b8>)
 800da9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800daa0:	f7f2 fbcc 	bl	800023c <__adddf3>
 800daa4:	4606      	mov	r6, r0
 800daa6:	4620      	mov	r0, r4
 800daa8:	460f      	mov	r7, r1
 800daaa:	f7f2 fd13 	bl	80004d4 <__aeabi_i2d>
 800daae:	a362      	add	r3, pc, #392	; (adr r3, 800dc38 <_dtoa_r+0x2c0>)
 800dab0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dab4:	f7f2 fd78 	bl	80005a8 <__aeabi_dmul>
 800dab8:	4602      	mov	r2, r0
 800daba:	460b      	mov	r3, r1
 800dabc:	4630      	mov	r0, r6
 800dabe:	4639      	mov	r1, r7
 800dac0:	f7f2 fbbc 	bl	800023c <__adddf3>
 800dac4:	4606      	mov	r6, r0
 800dac6:	460f      	mov	r7, r1
 800dac8:	f7f3 f81e 	bl	8000b08 <__aeabi_d2iz>
 800dacc:	2200      	movs	r2, #0
 800dace:	4681      	mov	r9, r0
 800dad0:	2300      	movs	r3, #0
 800dad2:	4630      	mov	r0, r6
 800dad4:	4639      	mov	r1, r7
 800dad6:	f7f2 ffd9 	bl	8000a8c <__aeabi_dcmplt>
 800dada:	b148      	cbz	r0, 800daf0 <_dtoa_r+0x178>
 800dadc:	4648      	mov	r0, r9
 800dade:	f7f2 fcf9 	bl	80004d4 <__aeabi_i2d>
 800dae2:	4632      	mov	r2, r6
 800dae4:	463b      	mov	r3, r7
 800dae6:	f7f2 ffc7 	bl	8000a78 <__aeabi_dcmpeq>
 800daea:	b908      	cbnz	r0, 800daf0 <_dtoa_r+0x178>
 800daec:	f109 39ff 	add.w	r9, r9, #4294967295
 800daf0:	f1b9 0f16 	cmp.w	r9, #22
 800daf4:	d857      	bhi.n	800dba6 <_dtoa_r+0x22e>
 800daf6:	4b59      	ldr	r3, [pc, #356]	; (800dc5c <_dtoa_r+0x2e4>)
 800daf8:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 800dafc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800db00:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800db04:	f7f2 ffc2 	bl	8000a8c <__aeabi_dcmplt>
 800db08:	2800      	cmp	r0, #0
 800db0a:	d04e      	beq.n	800dbaa <_dtoa_r+0x232>
 800db0c:	f109 39ff 	add.w	r9, r9, #4294967295
 800db10:	2300      	movs	r3, #0
 800db12:	930f      	str	r3, [sp, #60]	; 0x3c
 800db14:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800db16:	1b1c      	subs	r4, r3, r4
 800db18:	1e63      	subs	r3, r4, #1
 800db1a:	9309      	str	r3, [sp, #36]	; 0x24
 800db1c:	bf45      	ittet	mi
 800db1e:	f1c4 0301 	rsbmi	r3, r4, #1
 800db22:	9306      	strmi	r3, [sp, #24]
 800db24:	2300      	movpl	r3, #0
 800db26:	2300      	movmi	r3, #0
 800db28:	bf4c      	ite	mi
 800db2a:	9309      	strmi	r3, [sp, #36]	; 0x24
 800db2c:	9306      	strpl	r3, [sp, #24]
 800db2e:	f1b9 0f00 	cmp.w	r9, #0
 800db32:	db3c      	blt.n	800dbae <_dtoa_r+0x236>
 800db34:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800db36:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800db3a:	444b      	add	r3, r9
 800db3c:	9309      	str	r3, [sp, #36]	; 0x24
 800db3e:	2300      	movs	r3, #0
 800db40:	930a      	str	r3, [sp, #40]	; 0x28
 800db42:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800db44:	2b09      	cmp	r3, #9
 800db46:	f200 808d 	bhi.w	800dc64 <_dtoa_r+0x2ec>
 800db4a:	2b05      	cmp	r3, #5
 800db4c:	bfc4      	itt	gt
 800db4e:	3b04      	subgt	r3, #4
 800db50:	9322      	strgt	r3, [sp, #136]	; 0x88
 800db52:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800db54:	f1a3 0302 	sub.w	r3, r3, #2
 800db58:	bfcc      	ite	gt
 800db5a:	2400      	movgt	r4, #0
 800db5c:	2401      	movle	r4, #1
 800db5e:	2b03      	cmp	r3, #3
 800db60:	f200 808c 	bhi.w	800dc7c <_dtoa_r+0x304>
 800db64:	e8df f003 	tbb	[pc, r3]
 800db68:	5b4d4f2d 	.word	0x5b4d4f2d
 800db6c:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 800db70:	441c      	add	r4, r3
 800db72:	f204 4332 	addw	r3, r4, #1074	; 0x432
 800db76:	2b20      	cmp	r3, #32
 800db78:	bfc3      	ittte	gt
 800db7a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800db7e:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 800db82:	fa09 f303 	lslgt.w	r3, r9, r3
 800db86:	f1c3 0320 	rsble	r3, r3, #32
 800db8a:	bfc6      	itte	gt
 800db8c:	fa26 f000 	lsrgt.w	r0, r6, r0
 800db90:	4318      	orrgt	r0, r3
 800db92:	fa06 f003 	lslle.w	r0, r6, r3
 800db96:	f7f2 fc8d 	bl	80004b4 <__aeabi_ui2d>
 800db9a:	2301      	movs	r3, #1
 800db9c:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 800dba0:	3c01      	subs	r4, #1
 800dba2:	9313      	str	r3, [sp, #76]	; 0x4c
 800dba4:	e770      	b.n	800da88 <_dtoa_r+0x110>
 800dba6:	2301      	movs	r3, #1
 800dba8:	e7b3      	b.n	800db12 <_dtoa_r+0x19a>
 800dbaa:	900f      	str	r0, [sp, #60]	; 0x3c
 800dbac:	e7b2      	b.n	800db14 <_dtoa_r+0x19c>
 800dbae:	9b06      	ldr	r3, [sp, #24]
 800dbb0:	eba3 0309 	sub.w	r3, r3, r9
 800dbb4:	9306      	str	r3, [sp, #24]
 800dbb6:	f1c9 0300 	rsb	r3, r9, #0
 800dbba:	930a      	str	r3, [sp, #40]	; 0x28
 800dbbc:	2300      	movs	r3, #0
 800dbbe:	930e      	str	r3, [sp, #56]	; 0x38
 800dbc0:	e7bf      	b.n	800db42 <_dtoa_r+0x1ca>
 800dbc2:	2300      	movs	r3, #0
 800dbc4:	930b      	str	r3, [sp, #44]	; 0x2c
 800dbc6:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800dbc8:	2b00      	cmp	r3, #0
 800dbca:	dc5a      	bgt.n	800dc82 <_dtoa_r+0x30a>
 800dbcc:	f04f 0b01 	mov.w	fp, #1
 800dbd0:	f8cd b008 	str.w	fp, [sp, #8]
 800dbd4:	465b      	mov	r3, fp
 800dbd6:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 800dbda:	6a68      	ldr	r0, [r5, #36]	; 0x24
 800dbdc:	2200      	movs	r2, #0
 800dbde:	6042      	str	r2, [r0, #4]
 800dbe0:	2204      	movs	r2, #4
 800dbe2:	f102 0614 	add.w	r6, r2, #20
 800dbe6:	429e      	cmp	r6, r3
 800dbe8:	6841      	ldr	r1, [r0, #4]
 800dbea:	d950      	bls.n	800dc8e <_dtoa_r+0x316>
 800dbec:	4628      	mov	r0, r5
 800dbee:	f000 fd9d 	bl	800e72c <_Balloc>
 800dbf2:	9008      	str	r0, [sp, #32]
 800dbf4:	2800      	cmp	r0, #0
 800dbf6:	d14e      	bne.n	800dc96 <_dtoa_r+0x31e>
 800dbf8:	4b19      	ldr	r3, [pc, #100]	; (800dc60 <_dtoa_r+0x2e8>)
 800dbfa:	4602      	mov	r2, r0
 800dbfc:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800dc00:	e6ce      	b.n	800d9a0 <_dtoa_r+0x28>
 800dc02:	2301      	movs	r3, #1
 800dc04:	e7de      	b.n	800dbc4 <_dtoa_r+0x24c>
 800dc06:	2300      	movs	r3, #0
 800dc08:	930b      	str	r3, [sp, #44]	; 0x2c
 800dc0a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800dc0c:	eb09 0b03 	add.w	fp, r9, r3
 800dc10:	f10b 0301 	add.w	r3, fp, #1
 800dc14:	2b01      	cmp	r3, #1
 800dc16:	9302      	str	r3, [sp, #8]
 800dc18:	bfb8      	it	lt
 800dc1a:	2301      	movlt	r3, #1
 800dc1c:	e7dd      	b.n	800dbda <_dtoa_r+0x262>
 800dc1e:	2301      	movs	r3, #1
 800dc20:	e7f2      	b.n	800dc08 <_dtoa_r+0x290>
 800dc22:	bf00      	nop
 800dc24:	f3af 8000 	nop.w
 800dc28:	636f4361 	.word	0x636f4361
 800dc2c:	3fd287a7 	.word	0x3fd287a7
 800dc30:	8b60c8b3 	.word	0x8b60c8b3
 800dc34:	3fc68a28 	.word	0x3fc68a28
 800dc38:	509f79fb 	.word	0x509f79fb
 800dc3c:	3fd34413 	.word	0x3fd34413
 800dc40:	08010046 	.word	0x08010046
 800dc44:	0801005d 	.word	0x0801005d
 800dc48:	7ff00000 	.word	0x7ff00000
 800dc4c:	08010042 	.word	0x08010042
 800dc50:	08010039 	.word	0x08010039
 800dc54:	0800ff15 	.word	0x0800ff15
 800dc58:	3ff80000 	.word	0x3ff80000
 800dc5c:	08010158 	.word	0x08010158
 800dc60:	080100bc 	.word	0x080100bc
 800dc64:	2401      	movs	r4, #1
 800dc66:	2300      	movs	r3, #0
 800dc68:	9322      	str	r3, [sp, #136]	; 0x88
 800dc6a:	940b      	str	r4, [sp, #44]	; 0x2c
 800dc6c:	f04f 3bff 	mov.w	fp, #4294967295
 800dc70:	2200      	movs	r2, #0
 800dc72:	f8cd b008 	str.w	fp, [sp, #8]
 800dc76:	2312      	movs	r3, #18
 800dc78:	9223      	str	r2, [sp, #140]	; 0x8c
 800dc7a:	e7ae      	b.n	800dbda <_dtoa_r+0x262>
 800dc7c:	2301      	movs	r3, #1
 800dc7e:	930b      	str	r3, [sp, #44]	; 0x2c
 800dc80:	e7f4      	b.n	800dc6c <_dtoa_r+0x2f4>
 800dc82:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 800dc86:	f8cd b008 	str.w	fp, [sp, #8]
 800dc8a:	465b      	mov	r3, fp
 800dc8c:	e7a5      	b.n	800dbda <_dtoa_r+0x262>
 800dc8e:	3101      	adds	r1, #1
 800dc90:	6041      	str	r1, [r0, #4]
 800dc92:	0052      	lsls	r2, r2, #1
 800dc94:	e7a5      	b.n	800dbe2 <_dtoa_r+0x26a>
 800dc96:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800dc98:	9a08      	ldr	r2, [sp, #32]
 800dc9a:	601a      	str	r2, [r3, #0]
 800dc9c:	9b02      	ldr	r3, [sp, #8]
 800dc9e:	2b0e      	cmp	r3, #14
 800dca0:	f200 80a8 	bhi.w	800ddf4 <_dtoa_r+0x47c>
 800dca4:	2c00      	cmp	r4, #0
 800dca6:	f000 80a5 	beq.w	800ddf4 <_dtoa_r+0x47c>
 800dcaa:	f1b9 0f00 	cmp.w	r9, #0
 800dcae:	dd34      	ble.n	800dd1a <_dtoa_r+0x3a2>
 800dcb0:	4a9a      	ldr	r2, [pc, #616]	; (800df1c <_dtoa_r+0x5a4>)
 800dcb2:	f009 030f 	and.w	r3, r9, #15
 800dcb6:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800dcba:	e9d3 3400 	ldrd	r3, r4, [r3]
 800dcbe:	f419 7f80 	tst.w	r9, #256	; 0x100
 800dcc2:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800dcc6:	ea4f 1429 	mov.w	r4, r9, asr #4
 800dcca:	d016      	beq.n	800dcfa <_dtoa_r+0x382>
 800dccc:	4b94      	ldr	r3, [pc, #592]	; (800df20 <_dtoa_r+0x5a8>)
 800dcce:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800dcd2:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800dcd6:	f7f2 fd91 	bl	80007fc <__aeabi_ddiv>
 800dcda:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800dcde:	f004 040f 	and.w	r4, r4, #15
 800dce2:	2703      	movs	r7, #3
 800dce4:	4e8e      	ldr	r6, [pc, #568]	; (800df20 <_dtoa_r+0x5a8>)
 800dce6:	b954      	cbnz	r4, 800dcfe <_dtoa_r+0x386>
 800dce8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800dcec:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800dcf0:	f7f2 fd84 	bl	80007fc <__aeabi_ddiv>
 800dcf4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800dcf8:	e029      	b.n	800dd4e <_dtoa_r+0x3d6>
 800dcfa:	2702      	movs	r7, #2
 800dcfc:	e7f2      	b.n	800dce4 <_dtoa_r+0x36c>
 800dcfe:	07e1      	lsls	r1, r4, #31
 800dd00:	d508      	bpl.n	800dd14 <_dtoa_r+0x39c>
 800dd02:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800dd06:	e9d6 2300 	ldrd	r2, r3, [r6]
 800dd0a:	f7f2 fc4d 	bl	80005a8 <__aeabi_dmul>
 800dd0e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800dd12:	3701      	adds	r7, #1
 800dd14:	1064      	asrs	r4, r4, #1
 800dd16:	3608      	adds	r6, #8
 800dd18:	e7e5      	b.n	800dce6 <_dtoa_r+0x36e>
 800dd1a:	f000 80a5 	beq.w	800de68 <_dtoa_r+0x4f0>
 800dd1e:	f1c9 0400 	rsb	r4, r9, #0
 800dd22:	4b7e      	ldr	r3, [pc, #504]	; (800df1c <_dtoa_r+0x5a4>)
 800dd24:	4e7e      	ldr	r6, [pc, #504]	; (800df20 <_dtoa_r+0x5a8>)
 800dd26:	f004 020f 	and.w	r2, r4, #15
 800dd2a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800dd2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd32:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800dd36:	f7f2 fc37 	bl	80005a8 <__aeabi_dmul>
 800dd3a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800dd3e:	1124      	asrs	r4, r4, #4
 800dd40:	2300      	movs	r3, #0
 800dd42:	2702      	movs	r7, #2
 800dd44:	2c00      	cmp	r4, #0
 800dd46:	f040 8084 	bne.w	800de52 <_dtoa_r+0x4da>
 800dd4a:	2b00      	cmp	r3, #0
 800dd4c:	d1d2      	bne.n	800dcf4 <_dtoa_r+0x37c>
 800dd4e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800dd50:	2b00      	cmp	r3, #0
 800dd52:	f000 808b 	beq.w	800de6c <_dtoa_r+0x4f4>
 800dd56:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800dd5a:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800dd5e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800dd62:	4b70      	ldr	r3, [pc, #448]	; (800df24 <_dtoa_r+0x5ac>)
 800dd64:	2200      	movs	r2, #0
 800dd66:	f7f2 fe91 	bl	8000a8c <__aeabi_dcmplt>
 800dd6a:	2800      	cmp	r0, #0
 800dd6c:	d07e      	beq.n	800de6c <_dtoa_r+0x4f4>
 800dd6e:	9b02      	ldr	r3, [sp, #8]
 800dd70:	2b00      	cmp	r3, #0
 800dd72:	d07b      	beq.n	800de6c <_dtoa_r+0x4f4>
 800dd74:	f1bb 0f00 	cmp.w	fp, #0
 800dd78:	dd38      	ble.n	800ddec <_dtoa_r+0x474>
 800dd7a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800dd7e:	4b6a      	ldr	r3, [pc, #424]	; (800df28 <_dtoa_r+0x5b0>)
 800dd80:	2200      	movs	r2, #0
 800dd82:	f7f2 fc11 	bl	80005a8 <__aeabi_dmul>
 800dd86:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800dd8a:	f109 38ff 	add.w	r8, r9, #4294967295
 800dd8e:	3701      	adds	r7, #1
 800dd90:	465c      	mov	r4, fp
 800dd92:	4638      	mov	r0, r7
 800dd94:	f7f2 fb9e 	bl	80004d4 <__aeabi_i2d>
 800dd98:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800dd9c:	f7f2 fc04 	bl	80005a8 <__aeabi_dmul>
 800dda0:	4b62      	ldr	r3, [pc, #392]	; (800df2c <_dtoa_r+0x5b4>)
 800dda2:	2200      	movs	r2, #0
 800dda4:	f7f2 fa4a 	bl	800023c <__adddf3>
 800dda8:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800ddac:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800ddb0:	9611      	str	r6, [sp, #68]	; 0x44
 800ddb2:	2c00      	cmp	r4, #0
 800ddb4:	d15d      	bne.n	800de72 <_dtoa_r+0x4fa>
 800ddb6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ddba:	4b5d      	ldr	r3, [pc, #372]	; (800df30 <_dtoa_r+0x5b8>)
 800ddbc:	2200      	movs	r2, #0
 800ddbe:	f7f2 fa3b 	bl	8000238 <__aeabi_dsub>
 800ddc2:	4602      	mov	r2, r0
 800ddc4:	460b      	mov	r3, r1
 800ddc6:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800ddca:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800ddcc:	4633      	mov	r3, r6
 800ddce:	f7f2 fe7b 	bl	8000ac8 <__aeabi_dcmpgt>
 800ddd2:	2800      	cmp	r0, #0
 800ddd4:	f040 829e 	bne.w	800e314 <_dtoa_r+0x99c>
 800ddd8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800dddc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800ddde:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800dde2:	f7f2 fe53 	bl	8000a8c <__aeabi_dcmplt>
 800dde6:	2800      	cmp	r0, #0
 800dde8:	f040 8292 	bne.w	800e310 <_dtoa_r+0x998>
 800ddec:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 800ddf0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800ddf4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800ddf6:	2b00      	cmp	r3, #0
 800ddf8:	f2c0 8153 	blt.w	800e0a2 <_dtoa_r+0x72a>
 800ddfc:	f1b9 0f0e 	cmp.w	r9, #14
 800de00:	f300 814f 	bgt.w	800e0a2 <_dtoa_r+0x72a>
 800de04:	4b45      	ldr	r3, [pc, #276]	; (800df1c <_dtoa_r+0x5a4>)
 800de06:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 800de0a:	e9d3 3400 	ldrd	r3, r4, [r3]
 800de0e:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800de12:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800de14:	2b00      	cmp	r3, #0
 800de16:	f280 80db 	bge.w	800dfd0 <_dtoa_r+0x658>
 800de1a:	9b02      	ldr	r3, [sp, #8]
 800de1c:	2b00      	cmp	r3, #0
 800de1e:	f300 80d7 	bgt.w	800dfd0 <_dtoa_r+0x658>
 800de22:	f040 8274 	bne.w	800e30e <_dtoa_r+0x996>
 800de26:	4b42      	ldr	r3, [pc, #264]	; (800df30 <_dtoa_r+0x5b8>)
 800de28:	2200      	movs	r2, #0
 800de2a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800de2e:	f7f2 fbbb 	bl	80005a8 <__aeabi_dmul>
 800de32:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800de36:	f7f2 fe3d 	bl	8000ab4 <__aeabi_dcmpge>
 800de3a:	9c02      	ldr	r4, [sp, #8]
 800de3c:	4626      	mov	r6, r4
 800de3e:	2800      	cmp	r0, #0
 800de40:	f040 824a 	bne.w	800e2d8 <_dtoa_r+0x960>
 800de44:	9f08      	ldr	r7, [sp, #32]
 800de46:	2331      	movs	r3, #49	; 0x31
 800de48:	f807 3b01 	strb.w	r3, [r7], #1
 800de4c:	f109 0901 	add.w	r9, r9, #1
 800de50:	e246      	b.n	800e2e0 <_dtoa_r+0x968>
 800de52:	07e2      	lsls	r2, r4, #31
 800de54:	d505      	bpl.n	800de62 <_dtoa_r+0x4ea>
 800de56:	e9d6 2300 	ldrd	r2, r3, [r6]
 800de5a:	f7f2 fba5 	bl	80005a8 <__aeabi_dmul>
 800de5e:	3701      	adds	r7, #1
 800de60:	2301      	movs	r3, #1
 800de62:	1064      	asrs	r4, r4, #1
 800de64:	3608      	adds	r6, #8
 800de66:	e76d      	b.n	800dd44 <_dtoa_r+0x3cc>
 800de68:	2702      	movs	r7, #2
 800de6a:	e770      	b.n	800dd4e <_dtoa_r+0x3d6>
 800de6c:	9c02      	ldr	r4, [sp, #8]
 800de6e:	46c8      	mov	r8, r9
 800de70:	e78f      	b.n	800dd92 <_dtoa_r+0x41a>
 800de72:	9908      	ldr	r1, [sp, #32]
 800de74:	4b29      	ldr	r3, [pc, #164]	; (800df1c <_dtoa_r+0x5a4>)
 800de76:	4421      	add	r1, r4
 800de78:	9112      	str	r1, [sp, #72]	; 0x48
 800de7a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800de7c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800de80:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800de84:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800de88:	2900      	cmp	r1, #0
 800de8a:	d055      	beq.n	800df38 <_dtoa_r+0x5c0>
 800de8c:	4929      	ldr	r1, [pc, #164]	; (800df34 <_dtoa_r+0x5bc>)
 800de8e:	2000      	movs	r0, #0
 800de90:	f7f2 fcb4 	bl	80007fc <__aeabi_ddiv>
 800de94:	463b      	mov	r3, r7
 800de96:	4632      	mov	r2, r6
 800de98:	f7f2 f9ce 	bl	8000238 <__aeabi_dsub>
 800de9c:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800dea0:	9f08      	ldr	r7, [sp, #32]
 800dea2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800dea6:	f7f2 fe2f 	bl	8000b08 <__aeabi_d2iz>
 800deaa:	4604      	mov	r4, r0
 800deac:	f7f2 fb12 	bl	80004d4 <__aeabi_i2d>
 800deb0:	4602      	mov	r2, r0
 800deb2:	460b      	mov	r3, r1
 800deb4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800deb8:	f7f2 f9be 	bl	8000238 <__aeabi_dsub>
 800debc:	3430      	adds	r4, #48	; 0x30
 800debe:	4602      	mov	r2, r0
 800dec0:	460b      	mov	r3, r1
 800dec2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800dec6:	f807 4b01 	strb.w	r4, [r7], #1
 800deca:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800dece:	f7f2 fddd 	bl	8000a8c <__aeabi_dcmplt>
 800ded2:	2800      	cmp	r0, #0
 800ded4:	d174      	bne.n	800dfc0 <_dtoa_r+0x648>
 800ded6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800deda:	4912      	ldr	r1, [pc, #72]	; (800df24 <_dtoa_r+0x5ac>)
 800dedc:	2000      	movs	r0, #0
 800dede:	f7f2 f9ab 	bl	8000238 <__aeabi_dsub>
 800dee2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800dee6:	f7f2 fdd1 	bl	8000a8c <__aeabi_dcmplt>
 800deea:	2800      	cmp	r0, #0
 800deec:	f040 80b6 	bne.w	800e05c <_dtoa_r+0x6e4>
 800def0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800def2:	429f      	cmp	r7, r3
 800def4:	f43f af7a 	beq.w	800ddec <_dtoa_r+0x474>
 800def8:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800defc:	4b0a      	ldr	r3, [pc, #40]	; (800df28 <_dtoa_r+0x5b0>)
 800defe:	2200      	movs	r2, #0
 800df00:	f7f2 fb52 	bl	80005a8 <__aeabi_dmul>
 800df04:	4b08      	ldr	r3, [pc, #32]	; (800df28 <_dtoa_r+0x5b0>)
 800df06:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800df0a:	2200      	movs	r2, #0
 800df0c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800df10:	f7f2 fb4a 	bl	80005a8 <__aeabi_dmul>
 800df14:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800df18:	e7c3      	b.n	800dea2 <_dtoa_r+0x52a>
 800df1a:	bf00      	nop
 800df1c:	08010158 	.word	0x08010158
 800df20:	08010130 	.word	0x08010130
 800df24:	3ff00000 	.word	0x3ff00000
 800df28:	40240000 	.word	0x40240000
 800df2c:	401c0000 	.word	0x401c0000
 800df30:	40140000 	.word	0x40140000
 800df34:	3fe00000 	.word	0x3fe00000
 800df38:	4630      	mov	r0, r6
 800df3a:	4639      	mov	r1, r7
 800df3c:	f7f2 fb34 	bl	80005a8 <__aeabi_dmul>
 800df40:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800df44:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800df46:	9c08      	ldr	r4, [sp, #32]
 800df48:	9314      	str	r3, [sp, #80]	; 0x50
 800df4a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800df4e:	f7f2 fddb 	bl	8000b08 <__aeabi_d2iz>
 800df52:	9015      	str	r0, [sp, #84]	; 0x54
 800df54:	f7f2 fabe 	bl	80004d4 <__aeabi_i2d>
 800df58:	4602      	mov	r2, r0
 800df5a:	460b      	mov	r3, r1
 800df5c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800df60:	f7f2 f96a 	bl	8000238 <__aeabi_dsub>
 800df64:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800df66:	3330      	adds	r3, #48	; 0x30
 800df68:	f804 3b01 	strb.w	r3, [r4], #1
 800df6c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800df6e:	429c      	cmp	r4, r3
 800df70:	4606      	mov	r6, r0
 800df72:	460f      	mov	r7, r1
 800df74:	f04f 0200 	mov.w	r2, #0
 800df78:	d124      	bne.n	800dfc4 <_dtoa_r+0x64c>
 800df7a:	4bb2      	ldr	r3, [pc, #712]	; (800e244 <_dtoa_r+0x8cc>)
 800df7c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800df80:	f7f2 f95c 	bl	800023c <__adddf3>
 800df84:	4602      	mov	r2, r0
 800df86:	460b      	mov	r3, r1
 800df88:	4630      	mov	r0, r6
 800df8a:	4639      	mov	r1, r7
 800df8c:	f7f2 fd9c 	bl	8000ac8 <__aeabi_dcmpgt>
 800df90:	2800      	cmp	r0, #0
 800df92:	d162      	bne.n	800e05a <_dtoa_r+0x6e2>
 800df94:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800df98:	49aa      	ldr	r1, [pc, #680]	; (800e244 <_dtoa_r+0x8cc>)
 800df9a:	2000      	movs	r0, #0
 800df9c:	f7f2 f94c 	bl	8000238 <__aeabi_dsub>
 800dfa0:	4602      	mov	r2, r0
 800dfa2:	460b      	mov	r3, r1
 800dfa4:	4630      	mov	r0, r6
 800dfa6:	4639      	mov	r1, r7
 800dfa8:	f7f2 fd70 	bl	8000a8c <__aeabi_dcmplt>
 800dfac:	2800      	cmp	r0, #0
 800dfae:	f43f af1d 	beq.w	800ddec <_dtoa_r+0x474>
 800dfb2:	9f14      	ldr	r7, [sp, #80]	; 0x50
 800dfb4:	1e7b      	subs	r3, r7, #1
 800dfb6:	9314      	str	r3, [sp, #80]	; 0x50
 800dfb8:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 800dfbc:	2b30      	cmp	r3, #48	; 0x30
 800dfbe:	d0f8      	beq.n	800dfb2 <_dtoa_r+0x63a>
 800dfc0:	46c1      	mov	r9, r8
 800dfc2:	e03a      	b.n	800e03a <_dtoa_r+0x6c2>
 800dfc4:	4ba0      	ldr	r3, [pc, #640]	; (800e248 <_dtoa_r+0x8d0>)
 800dfc6:	f7f2 faef 	bl	80005a8 <__aeabi_dmul>
 800dfca:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800dfce:	e7bc      	b.n	800df4a <_dtoa_r+0x5d2>
 800dfd0:	9f08      	ldr	r7, [sp, #32]
 800dfd2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800dfd6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800dfda:	f7f2 fc0f 	bl	80007fc <__aeabi_ddiv>
 800dfde:	f7f2 fd93 	bl	8000b08 <__aeabi_d2iz>
 800dfe2:	4604      	mov	r4, r0
 800dfe4:	f7f2 fa76 	bl	80004d4 <__aeabi_i2d>
 800dfe8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800dfec:	f7f2 fadc 	bl	80005a8 <__aeabi_dmul>
 800dff0:	f104 0630 	add.w	r6, r4, #48	; 0x30
 800dff4:	460b      	mov	r3, r1
 800dff6:	4602      	mov	r2, r0
 800dff8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800dffc:	f7f2 f91c 	bl	8000238 <__aeabi_dsub>
 800e000:	f807 6b01 	strb.w	r6, [r7], #1
 800e004:	9e08      	ldr	r6, [sp, #32]
 800e006:	9b02      	ldr	r3, [sp, #8]
 800e008:	1bbe      	subs	r6, r7, r6
 800e00a:	42b3      	cmp	r3, r6
 800e00c:	d13a      	bne.n	800e084 <_dtoa_r+0x70c>
 800e00e:	4602      	mov	r2, r0
 800e010:	460b      	mov	r3, r1
 800e012:	f7f2 f913 	bl	800023c <__adddf3>
 800e016:	4602      	mov	r2, r0
 800e018:	460b      	mov	r3, r1
 800e01a:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800e01e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800e022:	f7f2 fd51 	bl	8000ac8 <__aeabi_dcmpgt>
 800e026:	bb58      	cbnz	r0, 800e080 <_dtoa_r+0x708>
 800e028:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800e02c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e030:	f7f2 fd22 	bl	8000a78 <__aeabi_dcmpeq>
 800e034:	b108      	cbz	r0, 800e03a <_dtoa_r+0x6c2>
 800e036:	07e1      	lsls	r1, r4, #31
 800e038:	d422      	bmi.n	800e080 <_dtoa_r+0x708>
 800e03a:	4628      	mov	r0, r5
 800e03c:	4651      	mov	r1, sl
 800e03e:	f000 fbb5 	bl	800e7ac <_Bfree>
 800e042:	2300      	movs	r3, #0
 800e044:	703b      	strb	r3, [r7, #0]
 800e046:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800e048:	f109 0001 	add.w	r0, r9, #1
 800e04c:	6018      	str	r0, [r3, #0]
 800e04e:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800e050:	2b00      	cmp	r3, #0
 800e052:	f43f acde 	beq.w	800da12 <_dtoa_r+0x9a>
 800e056:	601f      	str	r7, [r3, #0]
 800e058:	e4db      	b.n	800da12 <_dtoa_r+0x9a>
 800e05a:	4627      	mov	r7, r4
 800e05c:	463b      	mov	r3, r7
 800e05e:	461f      	mov	r7, r3
 800e060:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e064:	2a39      	cmp	r2, #57	; 0x39
 800e066:	d107      	bne.n	800e078 <_dtoa_r+0x700>
 800e068:	9a08      	ldr	r2, [sp, #32]
 800e06a:	429a      	cmp	r2, r3
 800e06c:	d1f7      	bne.n	800e05e <_dtoa_r+0x6e6>
 800e06e:	9908      	ldr	r1, [sp, #32]
 800e070:	2230      	movs	r2, #48	; 0x30
 800e072:	f108 0801 	add.w	r8, r8, #1
 800e076:	700a      	strb	r2, [r1, #0]
 800e078:	781a      	ldrb	r2, [r3, #0]
 800e07a:	3201      	adds	r2, #1
 800e07c:	701a      	strb	r2, [r3, #0]
 800e07e:	e79f      	b.n	800dfc0 <_dtoa_r+0x648>
 800e080:	46c8      	mov	r8, r9
 800e082:	e7eb      	b.n	800e05c <_dtoa_r+0x6e4>
 800e084:	4b70      	ldr	r3, [pc, #448]	; (800e248 <_dtoa_r+0x8d0>)
 800e086:	2200      	movs	r2, #0
 800e088:	f7f2 fa8e 	bl	80005a8 <__aeabi_dmul>
 800e08c:	4602      	mov	r2, r0
 800e08e:	460b      	mov	r3, r1
 800e090:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800e094:	2200      	movs	r2, #0
 800e096:	2300      	movs	r3, #0
 800e098:	f7f2 fcee 	bl	8000a78 <__aeabi_dcmpeq>
 800e09c:	2800      	cmp	r0, #0
 800e09e:	d098      	beq.n	800dfd2 <_dtoa_r+0x65a>
 800e0a0:	e7cb      	b.n	800e03a <_dtoa_r+0x6c2>
 800e0a2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800e0a4:	2a00      	cmp	r2, #0
 800e0a6:	f000 80d1 	beq.w	800e24c <_dtoa_r+0x8d4>
 800e0aa:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800e0ac:	2a01      	cmp	r2, #1
 800e0ae:	f300 80af 	bgt.w	800e210 <_dtoa_r+0x898>
 800e0b2:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800e0b4:	2a00      	cmp	r2, #0
 800e0b6:	f000 80a7 	beq.w	800e208 <_dtoa_r+0x890>
 800e0ba:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800e0be:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800e0c0:	9f06      	ldr	r7, [sp, #24]
 800e0c2:	9a06      	ldr	r2, [sp, #24]
 800e0c4:	441a      	add	r2, r3
 800e0c6:	9206      	str	r2, [sp, #24]
 800e0c8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e0ca:	2101      	movs	r1, #1
 800e0cc:	441a      	add	r2, r3
 800e0ce:	4628      	mov	r0, r5
 800e0d0:	9209      	str	r2, [sp, #36]	; 0x24
 800e0d2:	f000 fc25 	bl	800e920 <__i2b>
 800e0d6:	4606      	mov	r6, r0
 800e0d8:	2f00      	cmp	r7, #0
 800e0da:	dd0c      	ble.n	800e0f6 <_dtoa_r+0x77e>
 800e0dc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e0de:	2b00      	cmp	r3, #0
 800e0e0:	dd09      	ble.n	800e0f6 <_dtoa_r+0x77e>
 800e0e2:	42bb      	cmp	r3, r7
 800e0e4:	9a06      	ldr	r2, [sp, #24]
 800e0e6:	bfa8      	it	ge
 800e0e8:	463b      	movge	r3, r7
 800e0ea:	1ad2      	subs	r2, r2, r3
 800e0ec:	9206      	str	r2, [sp, #24]
 800e0ee:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e0f0:	1aff      	subs	r7, r7, r3
 800e0f2:	1ad3      	subs	r3, r2, r3
 800e0f4:	9309      	str	r3, [sp, #36]	; 0x24
 800e0f6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e0f8:	b1f3      	cbz	r3, 800e138 <_dtoa_r+0x7c0>
 800e0fa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e0fc:	2b00      	cmp	r3, #0
 800e0fe:	f000 80a9 	beq.w	800e254 <_dtoa_r+0x8dc>
 800e102:	2c00      	cmp	r4, #0
 800e104:	dd10      	ble.n	800e128 <_dtoa_r+0x7b0>
 800e106:	4631      	mov	r1, r6
 800e108:	4622      	mov	r2, r4
 800e10a:	4628      	mov	r0, r5
 800e10c:	f000 fcc4 	bl	800ea98 <__pow5mult>
 800e110:	4652      	mov	r2, sl
 800e112:	4601      	mov	r1, r0
 800e114:	4606      	mov	r6, r0
 800e116:	4628      	mov	r0, r5
 800e118:	f000 fc18 	bl	800e94c <__multiply>
 800e11c:	4651      	mov	r1, sl
 800e11e:	4680      	mov	r8, r0
 800e120:	4628      	mov	r0, r5
 800e122:	f000 fb43 	bl	800e7ac <_Bfree>
 800e126:	46c2      	mov	sl, r8
 800e128:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e12a:	1b1a      	subs	r2, r3, r4
 800e12c:	d004      	beq.n	800e138 <_dtoa_r+0x7c0>
 800e12e:	4651      	mov	r1, sl
 800e130:	4628      	mov	r0, r5
 800e132:	f000 fcb1 	bl	800ea98 <__pow5mult>
 800e136:	4682      	mov	sl, r0
 800e138:	2101      	movs	r1, #1
 800e13a:	4628      	mov	r0, r5
 800e13c:	f000 fbf0 	bl	800e920 <__i2b>
 800e140:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e142:	2b00      	cmp	r3, #0
 800e144:	4604      	mov	r4, r0
 800e146:	f340 8087 	ble.w	800e258 <_dtoa_r+0x8e0>
 800e14a:	461a      	mov	r2, r3
 800e14c:	4601      	mov	r1, r0
 800e14e:	4628      	mov	r0, r5
 800e150:	f000 fca2 	bl	800ea98 <__pow5mult>
 800e154:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800e156:	2b01      	cmp	r3, #1
 800e158:	4604      	mov	r4, r0
 800e15a:	f340 8080 	ble.w	800e25e <_dtoa_r+0x8e6>
 800e15e:	f04f 0800 	mov.w	r8, #0
 800e162:	6923      	ldr	r3, [r4, #16]
 800e164:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800e168:	6918      	ldr	r0, [r3, #16]
 800e16a:	f000 fb8b 	bl	800e884 <__hi0bits>
 800e16e:	f1c0 0020 	rsb	r0, r0, #32
 800e172:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e174:	4418      	add	r0, r3
 800e176:	f010 001f 	ands.w	r0, r0, #31
 800e17a:	f000 8092 	beq.w	800e2a2 <_dtoa_r+0x92a>
 800e17e:	f1c0 0320 	rsb	r3, r0, #32
 800e182:	2b04      	cmp	r3, #4
 800e184:	f340 808a 	ble.w	800e29c <_dtoa_r+0x924>
 800e188:	f1c0 001c 	rsb	r0, r0, #28
 800e18c:	9b06      	ldr	r3, [sp, #24]
 800e18e:	4403      	add	r3, r0
 800e190:	9306      	str	r3, [sp, #24]
 800e192:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e194:	4403      	add	r3, r0
 800e196:	4407      	add	r7, r0
 800e198:	9309      	str	r3, [sp, #36]	; 0x24
 800e19a:	9b06      	ldr	r3, [sp, #24]
 800e19c:	2b00      	cmp	r3, #0
 800e19e:	dd05      	ble.n	800e1ac <_dtoa_r+0x834>
 800e1a0:	4651      	mov	r1, sl
 800e1a2:	461a      	mov	r2, r3
 800e1a4:	4628      	mov	r0, r5
 800e1a6:	f000 fcd1 	bl	800eb4c <__lshift>
 800e1aa:	4682      	mov	sl, r0
 800e1ac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e1ae:	2b00      	cmp	r3, #0
 800e1b0:	dd05      	ble.n	800e1be <_dtoa_r+0x846>
 800e1b2:	4621      	mov	r1, r4
 800e1b4:	461a      	mov	r2, r3
 800e1b6:	4628      	mov	r0, r5
 800e1b8:	f000 fcc8 	bl	800eb4c <__lshift>
 800e1bc:	4604      	mov	r4, r0
 800e1be:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800e1c0:	2b00      	cmp	r3, #0
 800e1c2:	d070      	beq.n	800e2a6 <_dtoa_r+0x92e>
 800e1c4:	4621      	mov	r1, r4
 800e1c6:	4650      	mov	r0, sl
 800e1c8:	f000 fd2c 	bl	800ec24 <__mcmp>
 800e1cc:	2800      	cmp	r0, #0
 800e1ce:	da6a      	bge.n	800e2a6 <_dtoa_r+0x92e>
 800e1d0:	2300      	movs	r3, #0
 800e1d2:	4651      	mov	r1, sl
 800e1d4:	220a      	movs	r2, #10
 800e1d6:	4628      	mov	r0, r5
 800e1d8:	f000 fb0a 	bl	800e7f0 <__multadd>
 800e1dc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e1de:	f109 39ff 	add.w	r9, r9, #4294967295
 800e1e2:	4682      	mov	sl, r0
 800e1e4:	2b00      	cmp	r3, #0
 800e1e6:	f000 8193 	beq.w	800e510 <_dtoa_r+0xb98>
 800e1ea:	4631      	mov	r1, r6
 800e1ec:	2300      	movs	r3, #0
 800e1ee:	220a      	movs	r2, #10
 800e1f0:	4628      	mov	r0, r5
 800e1f2:	f000 fafd 	bl	800e7f0 <__multadd>
 800e1f6:	f1bb 0f00 	cmp.w	fp, #0
 800e1fa:	4606      	mov	r6, r0
 800e1fc:	f300 8093 	bgt.w	800e326 <_dtoa_r+0x9ae>
 800e200:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800e202:	2b02      	cmp	r3, #2
 800e204:	dc57      	bgt.n	800e2b6 <_dtoa_r+0x93e>
 800e206:	e08e      	b.n	800e326 <_dtoa_r+0x9ae>
 800e208:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800e20a:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800e20e:	e756      	b.n	800e0be <_dtoa_r+0x746>
 800e210:	9b02      	ldr	r3, [sp, #8]
 800e212:	1e5c      	subs	r4, r3, #1
 800e214:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e216:	42a3      	cmp	r3, r4
 800e218:	bfbf      	itttt	lt
 800e21a:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800e21c:	940a      	strlt	r4, [sp, #40]	; 0x28
 800e21e:	1ae2      	sublt	r2, r4, r3
 800e220:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800e222:	bfb6      	itet	lt
 800e224:	189b      	addlt	r3, r3, r2
 800e226:	1b1c      	subge	r4, r3, r4
 800e228:	930e      	strlt	r3, [sp, #56]	; 0x38
 800e22a:	9b02      	ldr	r3, [sp, #8]
 800e22c:	bfb8      	it	lt
 800e22e:	2400      	movlt	r4, #0
 800e230:	2b00      	cmp	r3, #0
 800e232:	bfb9      	ittee	lt
 800e234:	9b06      	ldrlt	r3, [sp, #24]
 800e236:	9a02      	ldrlt	r2, [sp, #8]
 800e238:	9f06      	ldrge	r7, [sp, #24]
 800e23a:	9b02      	ldrge	r3, [sp, #8]
 800e23c:	bfbc      	itt	lt
 800e23e:	1a9f      	sublt	r7, r3, r2
 800e240:	2300      	movlt	r3, #0
 800e242:	e73e      	b.n	800e0c2 <_dtoa_r+0x74a>
 800e244:	3fe00000 	.word	0x3fe00000
 800e248:	40240000 	.word	0x40240000
 800e24c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800e24e:	9f06      	ldr	r7, [sp, #24]
 800e250:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 800e252:	e741      	b.n	800e0d8 <_dtoa_r+0x760>
 800e254:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e256:	e76a      	b.n	800e12e <_dtoa_r+0x7b6>
 800e258:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800e25a:	2b01      	cmp	r3, #1
 800e25c:	dc19      	bgt.n	800e292 <_dtoa_r+0x91a>
 800e25e:	9b04      	ldr	r3, [sp, #16]
 800e260:	b9bb      	cbnz	r3, 800e292 <_dtoa_r+0x91a>
 800e262:	9b05      	ldr	r3, [sp, #20]
 800e264:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e268:	b99b      	cbnz	r3, 800e292 <_dtoa_r+0x91a>
 800e26a:	9b05      	ldr	r3, [sp, #20]
 800e26c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800e270:	0d1b      	lsrs	r3, r3, #20
 800e272:	051b      	lsls	r3, r3, #20
 800e274:	b183      	cbz	r3, 800e298 <_dtoa_r+0x920>
 800e276:	9b06      	ldr	r3, [sp, #24]
 800e278:	3301      	adds	r3, #1
 800e27a:	9306      	str	r3, [sp, #24]
 800e27c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e27e:	3301      	adds	r3, #1
 800e280:	9309      	str	r3, [sp, #36]	; 0x24
 800e282:	f04f 0801 	mov.w	r8, #1
 800e286:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e288:	2b00      	cmp	r3, #0
 800e28a:	f47f af6a 	bne.w	800e162 <_dtoa_r+0x7ea>
 800e28e:	2001      	movs	r0, #1
 800e290:	e76f      	b.n	800e172 <_dtoa_r+0x7fa>
 800e292:	f04f 0800 	mov.w	r8, #0
 800e296:	e7f6      	b.n	800e286 <_dtoa_r+0x90e>
 800e298:	4698      	mov	r8, r3
 800e29a:	e7f4      	b.n	800e286 <_dtoa_r+0x90e>
 800e29c:	f43f af7d 	beq.w	800e19a <_dtoa_r+0x822>
 800e2a0:	4618      	mov	r0, r3
 800e2a2:	301c      	adds	r0, #28
 800e2a4:	e772      	b.n	800e18c <_dtoa_r+0x814>
 800e2a6:	9b02      	ldr	r3, [sp, #8]
 800e2a8:	2b00      	cmp	r3, #0
 800e2aa:	dc36      	bgt.n	800e31a <_dtoa_r+0x9a2>
 800e2ac:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800e2ae:	2b02      	cmp	r3, #2
 800e2b0:	dd33      	ble.n	800e31a <_dtoa_r+0x9a2>
 800e2b2:	f8dd b008 	ldr.w	fp, [sp, #8]
 800e2b6:	f1bb 0f00 	cmp.w	fp, #0
 800e2ba:	d10d      	bne.n	800e2d8 <_dtoa_r+0x960>
 800e2bc:	4621      	mov	r1, r4
 800e2be:	465b      	mov	r3, fp
 800e2c0:	2205      	movs	r2, #5
 800e2c2:	4628      	mov	r0, r5
 800e2c4:	f000 fa94 	bl	800e7f0 <__multadd>
 800e2c8:	4601      	mov	r1, r0
 800e2ca:	4604      	mov	r4, r0
 800e2cc:	4650      	mov	r0, sl
 800e2ce:	f000 fca9 	bl	800ec24 <__mcmp>
 800e2d2:	2800      	cmp	r0, #0
 800e2d4:	f73f adb6 	bgt.w	800de44 <_dtoa_r+0x4cc>
 800e2d8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800e2da:	9f08      	ldr	r7, [sp, #32]
 800e2dc:	ea6f 0903 	mvn.w	r9, r3
 800e2e0:	f04f 0800 	mov.w	r8, #0
 800e2e4:	4621      	mov	r1, r4
 800e2e6:	4628      	mov	r0, r5
 800e2e8:	f000 fa60 	bl	800e7ac <_Bfree>
 800e2ec:	2e00      	cmp	r6, #0
 800e2ee:	f43f aea4 	beq.w	800e03a <_dtoa_r+0x6c2>
 800e2f2:	f1b8 0f00 	cmp.w	r8, #0
 800e2f6:	d005      	beq.n	800e304 <_dtoa_r+0x98c>
 800e2f8:	45b0      	cmp	r8, r6
 800e2fa:	d003      	beq.n	800e304 <_dtoa_r+0x98c>
 800e2fc:	4641      	mov	r1, r8
 800e2fe:	4628      	mov	r0, r5
 800e300:	f000 fa54 	bl	800e7ac <_Bfree>
 800e304:	4631      	mov	r1, r6
 800e306:	4628      	mov	r0, r5
 800e308:	f000 fa50 	bl	800e7ac <_Bfree>
 800e30c:	e695      	b.n	800e03a <_dtoa_r+0x6c2>
 800e30e:	2400      	movs	r4, #0
 800e310:	4626      	mov	r6, r4
 800e312:	e7e1      	b.n	800e2d8 <_dtoa_r+0x960>
 800e314:	46c1      	mov	r9, r8
 800e316:	4626      	mov	r6, r4
 800e318:	e594      	b.n	800de44 <_dtoa_r+0x4cc>
 800e31a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e31c:	f8dd b008 	ldr.w	fp, [sp, #8]
 800e320:	2b00      	cmp	r3, #0
 800e322:	f000 80fc 	beq.w	800e51e <_dtoa_r+0xba6>
 800e326:	2f00      	cmp	r7, #0
 800e328:	dd05      	ble.n	800e336 <_dtoa_r+0x9be>
 800e32a:	4631      	mov	r1, r6
 800e32c:	463a      	mov	r2, r7
 800e32e:	4628      	mov	r0, r5
 800e330:	f000 fc0c 	bl	800eb4c <__lshift>
 800e334:	4606      	mov	r6, r0
 800e336:	f1b8 0f00 	cmp.w	r8, #0
 800e33a:	d05c      	beq.n	800e3f6 <_dtoa_r+0xa7e>
 800e33c:	6871      	ldr	r1, [r6, #4]
 800e33e:	4628      	mov	r0, r5
 800e340:	f000 f9f4 	bl	800e72c <_Balloc>
 800e344:	4607      	mov	r7, r0
 800e346:	b928      	cbnz	r0, 800e354 <_dtoa_r+0x9dc>
 800e348:	4b7f      	ldr	r3, [pc, #508]	; (800e548 <_dtoa_r+0xbd0>)
 800e34a:	4602      	mov	r2, r0
 800e34c:	f240 21ea 	movw	r1, #746	; 0x2ea
 800e350:	f7ff bb26 	b.w	800d9a0 <_dtoa_r+0x28>
 800e354:	6932      	ldr	r2, [r6, #16]
 800e356:	3202      	adds	r2, #2
 800e358:	0092      	lsls	r2, r2, #2
 800e35a:	f106 010c 	add.w	r1, r6, #12
 800e35e:	300c      	adds	r0, #12
 800e360:	f7fe fbd9 	bl	800cb16 <memcpy>
 800e364:	2201      	movs	r2, #1
 800e366:	4639      	mov	r1, r7
 800e368:	4628      	mov	r0, r5
 800e36a:	f000 fbef 	bl	800eb4c <__lshift>
 800e36e:	9b08      	ldr	r3, [sp, #32]
 800e370:	3301      	adds	r3, #1
 800e372:	9302      	str	r3, [sp, #8]
 800e374:	9b08      	ldr	r3, [sp, #32]
 800e376:	445b      	add	r3, fp
 800e378:	930a      	str	r3, [sp, #40]	; 0x28
 800e37a:	9b04      	ldr	r3, [sp, #16]
 800e37c:	f003 0301 	and.w	r3, r3, #1
 800e380:	46b0      	mov	r8, r6
 800e382:	9309      	str	r3, [sp, #36]	; 0x24
 800e384:	4606      	mov	r6, r0
 800e386:	9b02      	ldr	r3, [sp, #8]
 800e388:	4621      	mov	r1, r4
 800e38a:	4650      	mov	r0, sl
 800e38c:	f103 3bff 	add.w	fp, r3, #4294967295
 800e390:	f7ff fa66 	bl	800d860 <quorem>
 800e394:	4603      	mov	r3, r0
 800e396:	3330      	adds	r3, #48	; 0x30
 800e398:	9004      	str	r0, [sp, #16]
 800e39a:	4641      	mov	r1, r8
 800e39c:	4650      	mov	r0, sl
 800e39e:	930b      	str	r3, [sp, #44]	; 0x2c
 800e3a0:	f000 fc40 	bl	800ec24 <__mcmp>
 800e3a4:	4632      	mov	r2, r6
 800e3a6:	9006      	str	r0, [sp, #24]
 800e3a8:	4621      	mov	r1, r4
 800e3aa:	4628      	mov	r0, r5
 800e3ac:	f000 fc56 	bl	800ec5c <__mdiff>
 800e3b0:	68c2      	ldr	r2, [r0, #12]
 800e3b2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e3b4:	4607      	mov	r7, r0
 800e3b6:	bb02      	cbnz	r2, 800e3fa <_dtoa_r+0xa82>
 800e3b8:	4601      	mov	r1, r0
 800e3ba:	4650      	mov	r0, sl
 800e3bc:	f000 fc32 	bl	800ec24 <__mcmp>
 800e3c0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e3c2:	4602      	mov	r2, r0
 800e3c4:	4639      	mov	r1, r7
 800e3c6:	4628      	mov	r0, r5
 800e3c8:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 800e3cc:	f000 f9ee 	bl	800e7ac <_Bfree>
 800e3d0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800e3d2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800e3d4:	9f02      	ldr	r7, [sp, #8]
 800e3d6:	ea43 0102 	orr.w	r1, r3, r2
 800e3da:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e3dc:	430b      	orrs	r3, r1
 800e3de:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e3e0:	d10d      	bne.n	800e3fe <_dtoa_r+0xa86>
 800e3e2:	2b39      	cmp	r3, #57	; 0x39
 800e3e4:	d027      	beq.n	800e436 <_dtoa_r+0xabe>
 800e3e6:	9a06      	ldr	r2, [sp, #24]
 800e3e8:	2a00      	cmp	r2, #0
 800e3ea:	dd01      	ble.n	800e3f0 <_dtoa_r+0xa78>
 800e3ec:	9b04      	ldr	r3, [sp, #16]
 800e3ee:	3331      	adds	r3, #49	; 0x31
 800e3f0:	f88b 3000 	strb.w	r3, [fp]
 800e3f4:	e776      	b.n	800e2e4 <_dtoa_r+0x96c>
 800e3f6:	4630      	mov	r0, r6
 800e3f8:	e7b9      	b.n	800e36e <_dtoa_r+0x9f6>
 800e3fa:	2201      	movs	r2, #1
 800e3fc:	e7e2      	b.n	800e3c4 <_dtoa_r+0xa4c>
 800e3fe:	9906      	ldr	r1, [sp, #24]
 800e400:	2900      	cmp	r1, #0
 800e402:	db04      	blt.n	800e40e <_dtoa_r+0xa96>
 800e404:	9822      	ldr	r0, [sp, #136]	; 0x88
 800e406:	4301      	orrs	r1, r0
 800e408:	9809      	ldr	r0, [sp, #36]	; 0x24
 800e40a:	4301      	orrs	r1, r0
 800e40c:	d120      	bne.n	800e450 <_dtoa_r+0xad8>
 800e40e:	2a00      	cmp	r2, #0
 800e410:	ddee      	ble.n	800e3f0 <_dtoa_r+0xa78>
 800e412:	4651      	mov	r1, sl
 800e414:	2201      	movs	r2, #1
 800e416:	4628      	mov	r0, r5
 800e418:	9302      	str	r3, [sp, #8]
 800e41a:	f000 fb97 	bl	800eb4c <__lshift>
 800e41e:	4621      	mov	r1, r4
 800e420:	4682      	mov	sl, r0
 800e422:	f000 fbff 	bl	800ec24 <__mcmp>
 800e426:	2800      	cmp	r0, #0
 800e428:	9b02      	ldr	r3, [sp, #8]
 800e42a:	dc02      	bgt.n	800e432 <_dtoa_r+0xaba>
 800e42c:	d1e0      	bne.n	800e3f0 <_dtoa_r+0xa78>
 800e42e:	07da      	lsls	r2, r3, #31
 800e430:	d5de      	bpl.n	800e3f0 <_dtoa_r+0xa78>
 800e432:	2b39      	cmp	r3, #57	; 0x39
 800e434:	d1da      	bne.n	800e3ec <_dtoa_r+0xa74>
 800e436:	2339      	movs	r3, #57	; 0x39
 800e438:	f88b 3000 	strb.w	r3, [fp]
 800e43c:	463b      	mov	r3, r7
 800e43e:	461f      	mov	r7, r3
 800e440:	3b01      	subs	r3, #1
 800e442:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 800e446:	2a39      	cmp	r2, #57	; 0x39
 800e448:	d050      	beq.n	800e4ec <_dtoa_r+0xb74>
 800e44a:	3201      	adds	r2, #1
 800e44c:	701a      	strb	r2, [r3, #0]
 800e44e:	e749      	b.n	800e2e4 <_dtoa_r+0x96c>
 800e450:	2a00      	cmp	r2, #0
 800e452:	dd03      	ble.n	800e45c <_dtoa_r+0xae4>
 800e454:	2b39      	cmp	r3, #57	; 0x39
 800e456:	d0ee      	beq.n	800e436 <_dtoa_r+0xabe>
 800e458:	3301      	adds	r3, #1
 800e45a:	e7c9      	b.n	800e3f0 <_dtoa_r+0xa78>
 800e45c:	9a02      	ldr	r2, [sp, #8]
 800e45e:	990a      	ldr	r1, [sp, #40]	; 0x28
 800e460:	f802 3c01 	strb.w	r3, [r2, #-1]
 800e464:	428a      	cmp	r2, r1
 800e466:	d02a      	beq.n	800e4be <_dtoa_r+0xb46>
 800e468:	4651      	mov	r1, sl
 800e46a:	2300      	movs	r3, #0
 800e46c:	220a      	movs	r2, #10
 800e46e:	4628      	mov	r0, r5
 800e470:	f000 f9be 	bl	800e7f0 <__multadd>
 800e474:	45b0      	cmp	r8, r6
 800e476:	4682      	mov	sl, r0
 800e478:	f04f 0300 	mov.w	r3, #0
 800e47c:	f04f 020a 	mov.w	r2, #10
 800e480:	4641      	mov	r1, r8
 800e482:	4628      	mov	r0, r5
 800e484:	d107      	bne.n	800e496 <_dtoa_r+0xb1e>
 800e486:	f000 f9b3 	bl	800e7f0 <__multadd>
 800e48a:	4680      	mov	r8, r0
 800e48c:	4606      	mov	r6, r0
 800e48e:	9b02      	ldr	r3, [sp, #8]
 800e490:	3301      	adds	r3, #1
 800e492:	9302      	str	r3, [sp, #8]
 800e494:	e777      	b.n	800e386 <_dtoa_r+0xa0e>
 800e496:	f000 f9ab 	bl	800e7f0 <__multadd>
 800e49a:	4631      	mov	r1, r6
 800e49c:	4680      	mov	r8, r0
 800e49e:	2300      	movs	r3, #0
 800e4a0:	220a      	movs	r2, #10
 800e4a2:	4628      	mov	r0, r5
 800e4a4:	f000 f9a4 	bl	800e7f0 <__multadd>
 800e4a8:	4606      	mov	r6, r0
 800e4aa:	e7f0      	b.n	800e48e <_dtoa_r+0xb16>
 800e4ac:	f1bb 0f00 	cmp.w	fp, #0
 800e4b0:	9a08      	ldr	r2, [sp, #32]
 800e4b2:	bfcc      	ite	gt
 800e4b4:	465f      	movgt	r7, fp
 800e4b6:	2701      	movle	r7, #1
 800e4b8:	4417      	add	r7, r2
 800e4ba:	f04f 0800 	mov.w	r8, #0
 800e4be:	4651      	mov	r1, sl
 800e4c0:	2201      	movs	r2, #1
 800e4c2:	4628      	mov	r0, r5
 800e4c4:	9302      	str	r3, [sp, #8]
 800e4c6:	f000 fb41 	bl	800eb4c <__lshift>
 800e4ca:	4621      	mov	r1, r4
 800e4cc:	4682      	mov	sl, r0
 800e4ce:	f000 fba9 	bl	800ec24 <__mcmp>
 800e4d2:	2800      	cmp	r0, #0
 800e4d4:	dcb2      	bgt.n	800e43c <_dtoa_r+0xac4>
 800e4d6:	d102      	bne.n	800e4de <_dtoa_r+0xb66>
 800e4d8:	9b02      	ldr	r3, [sp, #8]
 800e4da:	07db      	lsls	r3, r3, #31
 800e4dc:	d4ae      	bmi.n	800e43c <_dtoa_r+0xac4>
 800e4de:	463b      	mov	r3, r7
 800e4e0:	461f      	mov	r7, r3
 800e4e2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e4e6:	2a30      	cmp	r2, #48	; 0x30
 800e4e8:	d0fa      	beq.n	800e4e0 <_dtoa_r+0xb68>
 800e4ea:	e6fb      	b.n	800e2e4 <_dtoa_r+0x96c>
 800e4ec:	9a08      	ldr	r2, [sp, #32]
 800e4ee:	429a      	cmp	r2, r3
 800e4f0:	d1a5      	bne.n	800e43e <_dtoa_r+0xac6>
 800e4f2:	2331      	movs	r3, #49	; 0x31
 800e4f4:	f109 0901 	add.w	r9, r9, #1
 800e4f8:	7013      	strb	r3, [r2, #0]
 800e4fa:	e6f3      	b.n	800e2e4 <_dtoa_r+0x96c>
 800e4fc:	4b13      	ldr	r3, [pc, #76]	; (800e54c <_dtoa_r+0xbd4>)
 800e4fe:	f7ff baa6 	b.w	800da4e <_dtoa_r+0xd6>
 800e502:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800e504:	2b00      	cmp	r3, #0
 800e506:	f47f aa7f 	bne.w	800da08 <_dtoa_r+0x90>
 800e50a:	4b11      	ldr	r3, [pc, #68]	; (800e550 <_dtoa_r+0xbd8>)
 800e50c:	f7ff ba9f 	b.w	800da4e <_dtoa_r+0xd6>
 800e510:	f1bb 0f00 	cmp.w	fp, #0
 800e514:	dc03      	bgt.n	800e51e <_dtoa_r+0xba6>
 800e516:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800e518:	2b02      	cmp	r3, #2
 800e51a:	f73f aecc 	bgt.w	800e2b6 <_dtoa_r+0x93e>
 800e51e:	9f08      	ldr	r7, [sp, #32]
 800e520:	4621      	mov	r1, r4
 800e522:	4650      	mov	r0, sl
 800e524:	f7ff f99c 	bl	800d860 <quorem>
 800e528:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800e52c:	f807 3b01 	strb.w	r3, [r7], #1
 800e530:	9a08      	ldr	r2, [sp, #32]
 800e532:	1aba      	subs	r2, r7, r2
 800e534:	4593      	cmp	fp, r2
 800e536:	ddb9      	ble.n	800e4ac <_dtoa_r+0xb34>
 800e538:	4651      	mov	r1, sl
 800e53a:	2300      	movs	r3, #0
 800e53c:	220a      	movs	r2, #10
 800e53e:	4628      	mov	r0, r5
 800e540:	f000 f956 	bl	800e7f0 <__multadd>
 800e544:	4682      	mov	sl, r0
 800e546:	e7eb      	b.n	800e520 <_dtoa_r+0xba8>
 800e548:	080100bc 	.word	0x080100bc
 800e54c:	0800ff14 	.word	0x0800ff14
 800e550:	08010039 	.word	0x08010039

0800e554 <__sflush_r>:
 800e554:	898a      	ldrh	r2, [r1, #12]
 800e556:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e55a:	4605      	mov	r5, r0
 800e55c:	0710      	lsls	r0, r2, #28
 800e55e:	460c      	mov	r4, r1
 800e560:	d458      	bmi.n	800e614 <__sflush_r+0xc0>
 800e562:	684b      	ldr	r3, [r1, #4]
 800e564:	2b00      	cmp	r3, #0
 800e566:	dc05      	bgt.n	800e574 <__sflush_r+0x20>
 800e568:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800e56a:	2b00      	cmp	r3, #0
 800e56c:	dc02      	bgt.n	800e574 <__sflush_r+0x20>
 800e56e:	2000      	movs	r0, #0
 800e570:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e574:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800e576:	2e00      	cmp	r6, #0
 800e578:	d0f9      	beq.n	800e56e <__sflush_r+0x1a>
 800e57a:	2300      	movs	r3, #0
 800e57c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800e580:	682f      	ldr	r7, [r5, #0]
 800e582:	602b      	str	r3, [r5, #0]
 800e584:	d032      	beq.n	800e5ec <__sflush_r+0x98>
 800e586:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800e588:	89a3      	ldrh	r3, [r4, #12]
 800e58a:	075a      	lsls	r2, r3, #29
 800e58c:	d505      	bpl.n	800e59a <__sflush_r+0x46>
 800e58e:	6863      	ldr	r3, [r4, #4]
 800e590:	1ac0      	subs	r0, r0, r3
 800e592:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800e594:	b10b      	cbz	r3, 800e59a <__sflush_r+0x46>
 800e596:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800e598:	1ac0      	subs	r0, r0, r3
 800e59a:	2300      	movs	r3, #0
 800e59c:	4602      	mov	r2, r0
 800e59e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800e5a0:	6a21      	ldr	r1, [r4, #32]
 800e5a2:	4628      	mov	r0, r5
 800e5a4:	47b0      	blx	r6
 800e5a6:	1c43      	adds	r3, r0, #1
 800e5a8:	89a3      	ldrh	r3, [r4, #12]
 800e5aa:	d106      	bne.n	800e5ba <__sflush_r+0x66>
 800e5ac:	6829      	ldr	r1, [r5, #0]
 800e5ae:	291d      	cmp	r1, #29
 800e5b0:	d82c      	bhi.n	800e60c <__sflush_r+0xb8>
 800e5b2:	4a2a      	ldr	r2, [pc, #168]	; (800e65c <__sflush_r+0x108>)
 800e5b4:	40ca      	lsrs	r2, r1
 800e5b6:	07d6      	lsls	r6, r2, #31
 800e5b8:	d528      	bpl.n	800e60c <__sflush_r+0xb8>
 800e5ba:	2200      	movs	r2, #0
 800e5bc:	6062      	str	r2, [r4, #4]
 800e5be:	04d9      	lsls	r1, r3, #19
 800e5c0:	6922      	ldr	r2, [r4, #16]
 800e5c2:	6022      	str	r2, [r4, #0]
 800e5c4:	d504      	bpl.n	800e5d0 <__sflush_r+0x7c>
 800e5c6:	1c42      	adds	r2, r0, #1
 800e5c8:	d101      	bne.n	800e5ce <__sflush_r+0x7a>
 800e5ca:	682b      	ldr	r3, [r5, #0]
 800e5cc:	b903      	cbnz	r3, 800e5d0 <__sflush_r+0x7c>
 800e5ce:	6560      	str	r0, [r4, #84]	; 0x54
 800e5d0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800e5d2:	602f      	str	r7, [r5, #0]
 800e5d4:	2900      	cmp	r1, #0
 800e5d6:	d0ca      	beq.n	800e56e <__sflush_r+0x1a>
 800e5d8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800e5dc:	4299      	cmp	r1, r3
 800e5de:	d002      	beq.n	800e5e6 <__sflush_r+0x92>
 800e5e0:	4628      	mov	r0, r5
 800e5e2:	f000 fc2f 	bl	800ee44 <_free_r>
 800e5e6:	2000      	movs	r0, #0
 800e5e8:	6360      	str	r0, [r4, #52]	; 0x34
 800e5ea:	e7c1      	b.n	800e570 <__sflush_r+0x1c>
 800e5ec:	6a21      	ldr	r1, [r4, #32]
 800e5ee:	2301      	movs	r3, #1
 800e5f0:	4628      	mov	r0, r5
 800e5f2:	47b0      	blx	r6
 800e5f4:	1c41      	adds	r1, r0, #1
 800e5f6:	d1c7      	bne.n	800e588 <__sflush_r+0x34>
 800e5f8:	682b      	ldr	r3, [r5, #0]
 800e5fa:	2b00      	cmp	r3, #0
 800e5fc:	d0c4      	beq.n	800e588 <__sflush_r+0x34>
 800e5fe:	2b1d      	cmp	r3, #29
 800e600:	d001      	beq.n	800e606 <__sflush_r+0xb2>
 800e602:	2b16      	cmp	r3, #22
 800e604:	d101      	bne.n	800e60a <__sflush_r+0xb6>
 800e606:	602f      	str	r7, [r5, #0]
 800e608:	e7b1      	b.n	800e56e <__sflush_r+0x1a>
 800e60a:	89a3      	ldrh	r3, [r4, #12]
 800e60c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e610:	81a3      	strh	r3, [r4, #12]
 800e612:	e7ad      	b.n	800e570 <__sflush_r+0x1c>
 800e614:	690f      	ldr	r7, [r1, #16]
 800e616:	2f00      	cmp	r7, #0
 800e618:	d0a9      	beq.n	800e56e <__sflush_r+0x1a>
 800e61a:	0793      	lsls	r3, r2, #30
 800e61c:	680e      	ldr	r6, [r1, #0]
 800e61e:	bf08      	it	eq
 800e620:	694b      	ldreq	r3, [r1, #20]
 800e622:	600f      	str	r7, [r1, #0]
 800e624:	bf18      	it	ne
 800e626:	2300      	movne	r3, #0
 800e628:	eba6 0807 	sub.w	r8, r6, r7
 800e62c:	608b      	str	r3, [r1, #8]
 800e62e:	f1b8 0f00 	cmp.w	r8, #0
 800e632:	dd9c      	ble.n	800e56e <__sflush_r+0x1a>
 800e634:	6a21      	ldr	r1, [r4, #32]
 800e636:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800e638:	4643      	mov	r3, r8
 800e63a:	463a      	mov	r2, r7
 800e63c:	4628      	mov	r0, r5
 800e63e:	47b0      	blx	r6
 800e640:	2800      	cmp	r0, #0
 800e642:	dc06      	bgt.n	800e652 <__sflush_r+0xfe>
 800e644:	89a3      	ldrh	r3, [r4, #12]
 800e646:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e64a:	81a3      	strh	r3, [r4, #12]
 800e64c:	f04f 30ff 	mov.w	r0, #4294967295
 800e650:	e78e      	b.n	800e570 <__sflush_r+0x1c>
 800e652:	4407      	add	r7, r0
 800e654:	eba8 0800 	sub.w	r8, r8, r0
 800e658:	e7e9      	b.n	800e62e <__sflush_r+0xda>
 800e65a:	bf00      	nop
 800e65c:	20400001 	.word	0x20400001

0800e660 <_fflush_r>:
 800e660:	b538      	push	{r3, r4, r5, lr}
 800e662:	690b      	ldr	r3, [r1, #16]
 800e664:	4605      	mov	r5, r0
 800e666:	460c      	mov	r4, r1
 800e668:	b913      	cbnz	r3, 800e670 <_fflush_r+0x10>
 800e66a:	2500      	movs	r5, #0
 800e66c:	4628      	mov	r0, r5
 800e66e:	bd38      	pop	{r3, r4, r5, pc}
 800e670:	b118      	cbz	r0, 800e67a <_fflush_r+0x1a>
 800e672:	6983      	ldr	r3, [r0, #24]
 800e674:	b90b      	cbnz	r3, 800e67a <_fflush_r+0x1a>
 800e676:	f7fe f989 	bl	800c98c <__sinit>
 800e67a:	4b14      	ldr	r3, [pc, #80]	; (800e6cc <_fflush_r+0x6c>)
 800e67c:	429c      	cmp	r4, r3
 800e67e:	d11b      	bne.n	800e6b8 <_fflush_r+0x58>
 800e680:	686c      	ldr	r4, [r5, #4]
 800e682:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e686:	2b00      	cmp	r3, #0
 800e688:	d0ef      	beq.n	800e66a <_fflush_r+0xa>
 800e68a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800e68c:	07d0      	lsls	r0, r2, #31
 800e68e:	d404      	bmi.n	800e69a <_fflush_r+0x3a>
 800e690:	0599      	lsls	r1, r3, #22
 800e692:	d402      	bmi.n	800e69a <_fflush_r+0x3a>
 800e694:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e696:	f7fe fa3c 	bl	800cb12 <__retarget_lock_acquire_recursive>
 800e69a:	4628      	mov	r0, r5
 800e69c:	4621      	mov	r1, r4
 800e69e:	f7ff ff59 	bl	800e554 <__sflush_r>
 800e6a2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800e6a4:	07da      	lsls	r2, r3, #31
 800e6a6:	4605      	mov	r5, r0
 800e6a8:	d4e0      	bmi.n	800e66c <_fflush_r+0xc>
 800e6aa:	89a3      	ldrh	r3, [r4, #12]
 800e6ac:	059b      	lsls	r3, r3, #22
 800e6ae:	d4dd      	bmi.n	800e66c <_fflush_r+0xc>
 800e6b0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e6b2:	f7fe fa2f 	bl	800cb14 <__retarget_lock_release_recursive>
 800e6b6:	e7d9      	b.n	800e66c <_fflush_r+0xc>
 800e6b8:	4b05      	ldr	r3, [pc, #20]	; (800e6d0 <_fflush_r+0x70>)
 800e6ba:	429c      	cmp	r4, r3
 800e6bc:	d101      	bne.n	800e6c2 <_fflush_r+0x62>
 800e6be:	68ac      	ldr	r4, [r5, #8]
 800e6c0:	e7df      	b.n	800e682 <_fflush_r+0x22>
 800e6c2:	4b04      	ldr	r3, [pc, #16]	; (800e6d4 <_fflush_r+0x74>)
 800e6c4:	429c      	cmp	r4, r3
 800e6c6:	bf08      	it	eq
 800e6c8:	68ec      	ldreq	r4, [r5, #12]
 800e6ca:	e7da      	b.n	800e682 <_fflush_r+0x22>
 800e6cc:	0800fec0 	.word	0x0800fec0
 800e6d0:	0800fee0 	.word	0x0800fee0
 800e6d4:	0800fea0 	.word	0x0800fea0

0800e6d8 <_localeconv_r>:
 800e6d8:	4800      	ldr	r0, [pc, #0]	; (800e6dc <_localeconv_r+0x4>)
 800e6da:	4770      	bx	lr
 800e6dc:	200001c8 	.word	0x200001c8

0800e6e0 <_lseek_r>:
 800e6e0:	b538      	push	{r3, r4, r5, lr}
 800e6e2:	4d07      	ldr	r5, [pc, #28]	; (800e700 <_lseek_r+0x20>)
 800e6e4:	4604      	mov	r4, r0
 800e6e6:	4608      	mov	r0, r1
 800e6e8:	4611      	mov	r1, r2
 800e6ea:	2200      	movs	r2, #0
 800e6ec:	602a      	str	r2, [r5, #0]
 800e6ee:	461a      	mov	r2, r3
 800e6f0:	f7f2 fe45 	bl	800137e <_lseek>
 800e6f4:	1c43      	adds	r3, r0, #1
 800e6f6:	d102      	bne.n	800e6fe <_lseek_r+0x1e>
 800e6f8:	682b      	ldr	r3, [r5, #0]
 800e6fa:	b103      	cbz	r3, 800e6fe <_lseek_r+0x1e>
 800e6fc:	6023      	str	r3, [r4, #0]
 800e6fe:	bd38      	pop	{r3, r4, r5, pc}
 800e700:	20002858 	.word	0x20002858

0800e704 <malloc>:
 800e704:	4b02      	ldr	r3, [pc, #8]	; (800e710 <malloc+0xc>)
 800e706:	4601      	mov	r1, r0
 800e708:	6818      	ldr	r0, [r3, #0]
 800e70a:	f7fe ba1b 	b.w	800cb44 <_malloc_r>
 800e70e:	bf00      	nop
 800e710:	20000074 	.word	0x20000074

0800e714 <__malloc_lock>:
 800e714:	4801      	ldr	r0, [pc, #4]	; (800e71c <__malloc_lock+0x8>)
 800e716:	f7fe b9fc 	b.w	800cb12 <__retarget_lock_acquire_recursive>
 800e71a:	bf00      	nop
 800e71c:	20002850 	.word	0x20002850

0800e720 <__malloc_unlock>:
 800e720:	4801      	ldr	r0, [pc, #4]	; (800e728 <__malloc_unlock+0x8>)
 800e722:	f7fe b9f7 	b.w	800cb14 <__retarget_lock_release_recursive>
 800e726:	bf00      	nop
 800e728:	20002850 	.word	0x20002850

0800e72c <_Balloc>:
 800e72c:	b570      	push	{r4, r5, r6, lr}
 800e72e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800e730:	4604      	mov	r4, r0
 800e732:	460d      	mov	r5, r1
 800e734:	b976      	cbnz	r6, 800e754 <_Balloc+0x28>
 800e736:	2010      	movs	r0, #16
 800e738:	f7ff ffe4 	bl	800e704 <malloc>
 800e73c:	4602      	mov	r2, r0
 800e73e:	6260      	str	r0, [r4, #36]	; 0x24
 800e740:	b920      	cbnz	r0, 800e74c <_Balloc+0x20>
 800e742:	4b18      	ldr	r3, [pc, #96]	; (800e7a4 <_Balloc+0x78>)
 800e744:	4818      	ldr	r0, [pc, #96]	; (800e7a8 <_Balloc+0x7c>)
 800e746:	2166      	movs	r1, #102	; 0x66
 800e748:	f000 fd38 	bl	800f1bc <__assert_func>
 800e74c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e750:	6006      	str	r6, [r0, #0]
 800e752:	60c6      	str	r6, [r0, #12]
 800e754:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800e756:	68f3      	ldr	r3, [r6, #12]
 800e758:	b183      	cbz	r3, 800e77c <_Balloc+0x50>
 800e75a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e75c:	68db      	ldr	r3, [r3, #12]
 800e75e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800e762:	b9b8      	cbnz	r0, 800e794 <_Balloc+0x68>
 800e764:	2101      	movs	r1, #1
 800e766:	fa01 f605 	lsl.w	r6, r1, r5
 800e76a:	1d72      	adds	r2, r6, #5
 800e76c:	0092      	lsls	r2, r2, #2
 800e76e:	4620      	mov	r0, r4
 800e770:	f000 fb5a 	bl	800ee28 <_calloc_r>
 800e774:	b160      	cbz	r0, 800e790 <_Balloc+0x64>
 800e776:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800e77a:	e00e      	b.n	800e79a <_Balloc+0x6e>
 800e77c:	2221      	movs	r2, #33	; 0x21
 800e77e:	2104      	movs	r1, #4
 800e780:	4620      	mov	r0, r4
 800e782:	f000 fb51 	bl	800ee28 <_calloc_r>
 800e786:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e788:	60f0      	str	r0, [r6, #12]
 800e78a:	68db      	ldr	r3, [r3, #12]
 800e78c:	2b00      	cmp	r3, #0
 800e78e:	d1e4      	bne.n	800e75a <_Balloc+0x2e>
 800e790:	2000      	movs	r0, #0
 800e792:	bd70      	pop	{r4, r5, r6, pc}
 800e794:	6802      	ldr	r2, [r0, #0]
 800e796:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800e79a:	2300      	movs	r3, #0
 800e79c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800e7a0:	e7f7      	b.n	800e792 <_Balloc+0x66>
 800e7a2:	bf00      	nop
 800e7a4:	08010046 	.word	0x08010046
 800e7a8:	080100cd 	.word	0x080100cd

0800e7ac <_Bfree>:
 800e7ac:	b570      	push	{r4, r5, r6, lr}
 800e7ae:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800e7b0:	4605      	mov	r5, r0
 800e7b2:	460c      	mov	r4, r1
 800e7b4:	b976      	cbnz	r6, 800e7d4 <_Bfree+0x28>
 800e7b6:	2010      	movs	r0, #16
 800e7b8:	f7ff ffa4 	bl	800e704 <malloc>
 800e7bc:	4602      	mov	r2, r0
 800e7be:	6268      	str	r0, [r5, #36]	; 0x24
 800e7c0:	b920      	cbnz	r0, 800e7cc <_Bfree+0x20>
 800e7c2:	4b09      	ldr	r3, [pc, #36]	; (800e7e8 <_Bfree+0x3c>)
 800e7c4:	4809      	ldr	r0, [pc, #36]	; (800e7ec <_Bfree+0x40>)
 800e7c6:	218a      	movs	r1, #138	; 0x8a
 800e7c8:	f000 fcf8 	bl	800f1bc <__assert_func>
 800e7cc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e7d0:	6006      	str	r6, [r0, #0]
 800e7d2:	60c6      	str	r6, [r0, #12]
 800e7d4:	b13c      	cbz	r4, 800e7e6 <_Bfree+0x3a>
 800e7d6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800e7d8:	6862      	ldr	r2, [r4, #4]
 800e7da:	68db      	ldr	r3, [r3, #12]
 800e7dc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800e7e0:	6021      	str	r1, [r4, #0]
 800e7e2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800e7e6:	bd70      	pop	{r4, r5, r6, pc}
 800e7e8:	08010046 	.word	0x08010046
 800e7ec:	080100cd 	.word	0x080100cd

0800e7f0 <__multadd>:
 800e7f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e7f4:	690e      	ldr	r6, [r1, #16]
 800e7f6:	4607      	mov	r7, r0
 800e7f8:	4698      	mov	r8, r3
 800e7fa:	460c      	mov	r4, r1
 800e7fc:	f101 0014 	add.w	r0, r1, #20
 800e800:	2300      	movs	r3, #0
 800e802:	6805      	ldr	r5, [r0, #0]
 800e804:	b2a9      	uxth	r1, r5
 800e806:	fb02 8101 	mla	r1, r2, r1, r8
 800e80a:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800e80e:	0c2d      	lsrs	r5, r5, #16
 800e810:	fb02 c505 	mla	r5, r2, r5, ip
 800e814:	b289      	uxth	r1, r1
 800e816:	3301      	adds	r3, #1
 800e818:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 800e81c:	429e      	cmp	r6, r3
 800e81e:	f840 1b04 	str.w	r1, [r0], #4
 800e822:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800e826:	dcec      	bgt.n	800e802 <__multadd+0x12>
 800e828:	f1b8 0f00 	cmp.w	r8, #0
 800e82c:	d022      	beq.n	800e874 <__multadd+0x84>
 800e82e:	68a3      	ldr	r3, [r4, #8]
 800e830:	42b3      	cmp	r3, r6
 800e832:	dc19      	bgt.n	800e868 <__multadd+0x78>
 800e834:	6861      	ldr	r1, [r4, #4]
 800e836:	4638      	mov	r0, r7
 800e838:	3101      	adds	r1, #1
 800e83a:	f7ff ff77 	bl	800e72c <_Balloc>
 800e83e:	4605      	mov	r5, r0
 800e840:	b928      	cbnz	r0, 800e84e <__multadd+0x5e>
 800e842:	4602      	mov	r2, r0
 800e844:	4b0d      	ldr	r3, [pc, #52]	; (800e87c <__multadd+0x8c>)
 800e846:	480e      	ldr	r0, [pc, #56]	; (800e880 <__multadd+0x90>)
 800e848:	21b5      	movs	r1, #181	; 0xb5
 800e84a:	f000 fcb7 	bl	800f1bc <__assert_func>
 800e84e:	6922      	ldr	r2, [r4, #16]
 800e850:	3202      	adds	r2, #2
 800e852:	f104 010c 	add.w	r1, r4, #12
 800e856:	0092      	lsls	r2, r2, #2
 800e858:	300c      	adds	r0, #12
 800e85a:	f7fe f95c 	bl	800cb16 <memcpy>
 800e85e:	4621      	mov	r1, r4
 800e860:	4638      	mov	r0, r7
 800e862:	f7ff ffa3 	bl	800e7ac <_Bfree>
 800e866:	462c      	mov	r4, r5
 800e868:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 800e86c:	3601      	adds	r6, #1
 800e86e:	f8c3 8014 	str.w	r8, [r3, #20]
 800e872:	6126      	str	r6, [r4, #16]
 800e874:	4620      	mov	r0, r4
 800e876:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e87a:	bf00      	nop
 800e87c:	080100bc 	.word	0x080100bc
 800e880:	080100cd 	.word	0x080100cd

0800e884 <__hi0bits>:
 800e884:	0c02      	lsrs	r2, r0, #16
 800e886:	0412      	lsls	r2, r2, #16
 800e888:	4603      	mov	r3, r0
 800e88a:	b9ca      	cbnz	r2, 800e8c0 <__hi0bits+0x3c>
 800e88c:	0403      	lsls	r3, r0, #16
 800e88e:	2010      	movs	r0, #16
 800e890:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800e894:	bf04      	itt	eq
 800e896:	021b      	lsleq	r3, r3, #8
 800e898:	3008      	addeq	r0, #8
 800e89a:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800e89e:	bf04      	itt	eq
 800e8a0:	011b      	lsleq	r3, r3, #4
 800e8a2:	3004      	addeq	r0, #4
 800e8a4:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800e8a8:	bf04      	itt	eq
 800e8aa:	009b      	lsleq	r3, r3, #2
 800e8ac:	3002      	addeq	r0, #2
 800e8ae:	2b00      	cmp	r3, #0
 800e8b0:	db05      	blt.n	800e8be <__hi0bits+0x3a>
 800e8b2:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 800e8b6:	f100 0001 	add.w	r0, r0, #1
 800e8ba:	bf08      	it	eq
 800e8bc:	2020      	moveq	r0, #32
 800e8be:	4770      	bx	lr
 800e8c0:	2000      	movs	r0, #0
 800e8c2:	e7e5      	b.n	800e890 <__hi0bits+0xc>

0800e8c4 <__lo0bits>:
 800e8c4:	6803      	ldr	r3, [r0, #0]
 800e8c6:	4602      	mov	r2, r0
 800e8c8:	f013 0007 	ands.w	r0, r3, #7
 800e8cc:	d00b      	beq.n	800e8e6 <__lo0bits+0x22>
 800e8ce:	07d9      	lsls	r1, r3, #31
 800e8d0:	d422      	bmi.n	800e918 <__lo0bits+0x54>
 800e8d2:	0798      	lsls	r0, r3, #30
 800e8d4:	bf49      	itett	mi
 800e8d6:	085b      	lsrmi	r3, r3, #1
 800e8d8:	089b      	lsrpl	r3, r3, #2
 800e8da:	2001      	movmi	r0, #1
 800e8dc:	6013      	strmi	r3, [r2, #0]
 800e8de:	bf5c      	itt	pl
 800e8e0:	6013      	strpl	r3, [r2, #0]
 800e8e2:	2002      	movpl	r0, #2
 800e8e4:	4770      	bx	lr
 800e8e6:	b299      	uxth	r1, r3
 800e8e8:	b909      	cbnz	r1, 800e8ee <__lo0bits+0x2a>
 800e8ea:	0c1b      	lsrs	r3, r3, #16
 800e8ec:	2010      	movs	r0, #16
 800e8ee:	f013 0fff 	tst.w	r3, #255	; 0xff
 800e8f2:	bf04      	itt	eq
 800e8f4:	0a1b      	lsreq	r3, r3, #8
 800e8f6:	3008      	addeq	r0, #8
 800e8f8:	0719      	lsls	r1, r3, #28
 800e8fa:	bf04      	itt	eq
 800e8fc:	091b      	lsreq	r3, r3, #4
 800e8fe:	3004      	addeq	r0, #4
 800e900:	0799      	lsls	r1, r3, #30
 800e902:	bf04      	itt	eq
 800e904:	089b      	lsreq	r3, r3, #2
 800e906:	3002      	addeq	r0, #2
 800e908:	07d9      	lsls	r1, r3, #31
 800e90a:	d403      	bmi.n	800e914 <__lo0bits+0x50>
 800e90c:	085b      	lsrs	r3, r3, #1
 800e90e:	f100 0001 	add.w	r0, r0, #1
 800e912:	d003      	beq.n	800e91c <__lo0bits+0x58>
 800e914:	6013      	str	r3, [r2, #0]
 800e916:	4770      	bx	lr
 800e918:	2000      	movs	r0, #0
 800e91a:	4770      	bx	lr
 800e91c:	2020      	movs	r0, #32
 800e91e:	4770      	bx	lr

0800e920 <__i2b>:
 800e920:	b510      	push	{r4, lr}
 800e922:	460c      	mov	r4, r1
 800e924:	2101      	movs	r1, #1
 800e926:	f7ff ff01 	bl	800e72c <_Balloc>
 800e92a:	4602      	mov	r2, r0
 800e92c:	b928      	cbnz	r0, 800e93a <__i2b+0x1a>
 800e92e:	4b05      	ldr	r3, [pc, #20]	; (800e944 <__i2b+0x24>)
 800e930:	4805      	ldr	r0, [pc, #20]	; (800e948 <__i2b+0x28>)
 800e932:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800e936:	f000 fc41 	bl	800f1bc <__assert_func>
 800e93a:	2301      	movs	r3, #1
 800e93c:	6144      	str	r4, [r0, #20]
 800e93e:	6103      	str	r3, [r0, #16]
 800e940:	bd10      	pop	{r4, pc}
 800e942:	bf00      	nop
 800e944:	080100bc 	.word	0x080100bc
 800e948:	080100cd 	.word	0x080100cd

0800e94c <__multiply>:
 800e94c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e950:	4614      	mov	r4, r2
 800e952:	690a      	ldr	r2, [r1, #16]
 800e954:	6923      	ldr	r3, [r4, #16]
 800e956:	429a      	cmp	r2, r3
 800e958:	bfb8      	it	lt
 800e95a:	460b      	movlt	r3, r1
 800e95c:	460d      	mov	r5, r1
 800e95e:	bfbc      	itt	lt
 800e960:	4625      	movlt	r5, r4
 800e962:	461c      	movlt	r4, r3
 800e964:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800e968:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800e96c:	68ab      	ldr	r3, [r5, #8]
 800e96e:	6869      	ldr	r1, [r5, #4]
 800e970:	eb0a 0709 	add.w	r7, sl, r9
 800e974:	42bb      	cmp	r3, r7
 800e976:	b085      	sub	sp, #20
 800e978:	bfb8      	it	lt
 800e97a:	3101      	addlt	r1, #1
 800e97c:	f7ff fed6 	bl	800e72c <_Balloc>
 800e980:	b930      	cbnz	r0, 800e990 <__multiply+0x44>
 800e982:	4602      	mov	r2, r0
 800e984:	4b42      	ldr	r3, [pc, #264]	; (800ea90 <__multiply+0x144>)
 800e986:	4843      	ldr	r0, [pc, #268]	; (800ea94 <__multiply+0x148>)
 800e988:	f240 115d 	movw	r1, #349	; 0x15d
 800e98c:	f000 fc16 	bl	800f1bc <__assert_func>
 800e990:	f100 0614 	add.w	r6, r0, #20
 800e994:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800e998:	4633      	mov	r3, r6
 800e99a:	2200      	movs	r2, #0
 800e99c:	4543      	cmp	r3, r8
 800e99e:	d31e      	bcc.n	800e9de <__multiply+0x92>
 800e9a0:	f105 0c14 	add.w	ip, r5, #20
 800e9a4:	f104 0314 	add.w	r3, r4, #20
 800e9a8:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800e9ac:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800e9b0:	9202      	str	r2, [sp, #8]
 800e9b2:	ebac 0205 	sub.w	r2, ip, r5
 800e9b6:	3a15      	subs	r2, #21
 800e9b8:	f022 0203 	bic.w	r2, r2, #3
 800e9bc:	3204      	adds	r2, #4
 800e9be:	f105 0115 	add.w	r1, r5, #21
 800e9c2:	458c      	cmp	ip, r1
 800e9c4:	bf38      	it	cc
 800e9c6:	2204      	movcc	r2, #4
 800e9c8:	9201      	str	r2, [sp, #4]
 800e9ca:	9a02      	ldr	r2, [sp, #8]
 800e9cc:	9303      	str	r3, [sp, #12]
 800e9ce:	429a      	cmp	r2, r3
 800e9d0:	d808      	bhi.n	800e9e4 <__multiply+0x98>
 800e9d2:	2f00      	cmp	r7, #0
 800e9d4:	dc55      	bgt.n	800ea82 <__multiply+0x136>
 800e9d6:	6107      	str	r7, [r0, #16]
 800e9d8:	b005      	add	sp, #20
 800e9da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e9de:	f843 2b04 	str.w	r2, [r3], #4
 800e9e2:	e7db      	b.n	800e99c <__multiply+0x50>
 800e9e4:	f8b3 a000 	ldrh.w	sl, [r3]
 800e9e8:	f1ba 0f00 	cmp.w	sl, #0
 800e9ec:	d020      	beq.n	800ea30 <__multiply+0xe4>
 800e9ee:	f105 0e14 	add.w	lr, r5, #20
 800e9f2:	46b1      	mov	r9, r6
 800e9f4:	2200      	movs	r2, #0
 800e9f6:	f85e 4b04 	ldr.w	r4, [lr], #4
 800e9fa:	f8d9 b000 	ldr.w	fp, [r9]
 800e9fe:	b2a1      	uxth	r1, r4
 800ea00:	fa1f fb8b 	uxth.w	fp, fp
 800ea04:	fb0a b101 	mla	r1, sl, r1, fp
 800ea08:	4411      	add	r1, r2
 800ea0a:	f8d9 2000 	ldr.w	r2, [r9]
 800ea0e:	0c24      	lsrs	r4, r4, #16
 800ea10:	0c12      	lsrs	r2, r2, #16
 800ea12:	fb0a 2404 	mla	r4, sl, r4, r2
 800ea16:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800ea1a:	b289      	uxth	r1, r1
 800ea1c:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800ea20:	45f4      	cmp	ip, lr
 800ea22:	f849 1b04 	str.w	r1, [r9], #4
 800ea26:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800ea2a:	d8e4      	bhi.n	800e9f6 <__multiply+0xaa>
 800ea2c:	9901      	ldr	r1, [sp, #4]
 800ea2e:	5072      	str	r2, [r6, r1]
 800ea30:	9a03      	ldr	r2, [sp, #12]
 800ea32:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800ea36:	3304      	adds	r3, #4
 800ea38:	f1b9 0f00 	cmp.w	r9, #0
 800ea3c:	d01f      	beq.n	800ea7e <__multiply+0x132>
 800ea3e:	6834      	ldr	r4, [r6, #0]
 800ea40:	f105 0114 	add.w	r1, r5, #20
 800ea44:	46b6      	mov	lr, r6
 800ea46:	f04f 0a00 	mov.w	sl, #0
 800ea4a:	880a      	ldrh	r2, [r1, #0]
 800ea4c:	f8be b002 	ldrh.w	fp, [lr, #2]
 800ea50:	fb09 b202 	mla	r2, r9, r2, fp
 800ea54:	4492      	add	sl, r2
 800ea56:	b2a4      	uxth	r4, r4
 800ea58:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800ea5c:	f84e 4b04 	str.w	r4, [lr], #4
 800ea60:	f851 4b04 	ldr.w	r4, [r1], #4
 800ea64:	f8be 2000 	ldrh.w	r2, [lr]
 800ea68:	0c24      	lsrs	r4, r4, #16
 800ea6a:	fb09 2404 	mla	r4, r9, r4, r2
 800ea6e:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800ea72:	458c      	cmp	ip, r1
 800ea74:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800ea78:	d8e7      	bhi.n	800ea4a <__multiply+0xfe>
 800ea7a:	9a01      	ldr	r2, [sp, #4]
 800ea7c:	50b4      	str	r4, [r6, r2]
 800ea7e:	3604      	adds	r6, #4
 800ea80:	e7a3      	b.n	800e9ca <__multiply+0x7e>
 800ea82:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800ea86:	2b00      	cmp	r3, #0
 800ea88:	d1a5      	bne.n	800e9d6 <__multiply+0x8a>
 800ea8a:	3f01      	subs	r7, #1
 800ea8c:	e7a1      	b.n	800e9d2 <__multiply+0x86>
 800ea8e:	bf00      	nop
 800ea90:	080100bc 	.word	0x080100bc
 800ea94:	080100cd 	.word	0x080100cd

0800ea98 <__pow5mult>:
 800ea98:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ea9c:	4615      	mov	r5, r2
 800ea9e:	f012 0203 	ands.w	r2, r2, #3
 800eaa2:	4606      	mov	r6, r0
 800eaa4:	460f      	mov	r7, r1
 800eaa6:	d007      	beq.n	800eab8 <__pow5mult+0x20>
 800eaa8:	4c25      	ldr	r4, [pc, #148]	; (800eb40 <__pow5mult+0xa8>)
 800eaaa:	3a01      	subs	r2, #1
 800eaac:	2300      	movs	r3, #0
 800eaae:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800eab2:	f7ff fe9d 	bl	800e7f0 <__multadd>
 800eab6:	4607      	mov	r7, r0
 800eab8:	10ad      	asrs	r5, r5, #2
 800eaba:	d03d      	beq.n	800eb38 <__pow5mult+0xa0>
 800eabc:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800eabe:	b97c      	cbnz	r4, 800eae0 <__pow5mult+0x48>
 800eac0:	2010      	movs	r0, #16
 800eac2:	f7ff fe1f 	bl	800e704 <malloc>
 800eac6:	4602      	mov	r2, r0
 800eac8:	6270      	str	r0, [r6, #36]	; 0x24
 800eaca:	b928      	cbnz	r0, 800ead8 <__pow5mult+0x40>
 800eacc:	4b1d      	ldr	r3, [pc, #116]	; (800eb44 <__pow5mult+0xac>)
 800eace:	481e      	ldr	r0, [pc, #120]	; (800eb48 <__pow5mult+0xb0>)
 800ead0:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800ead4:	f000 fb72 	bl	800f1bc <__assert_func>
 800ead8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800eadc:	6004      	str	r4, [r0, #0]
 800eade:	60c4      	str	r4, [r0, #12]
 800eae0:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800eae4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800eae8:	b94c      	cbnz	r4, 800eafe <__pow5mult+0x66>
 800eaea:	f240 2171 	movw	r1, #625	; 0x271
 800eaee:	4630      	mov	r0, r6
 800eaf0:	f7ff ff16 	bl	800e920 <__i2b>
 800eaf4:	2300      	movs	r3, #0
 800eaf6:	f8c8 0008 	str.w	r0, [r8, #8]
 800eafa:	4604      	mov	r4, r0
 800eafc:	6003      	str	r3, [r0, #0]
 800eafe:	f04f 0900 	mov.w	r9, #0
 800eb02:	07eb      	lsls	r3, r5, #31
 800eb04:	d50a      	bpl.n	800eb1c <__pow5mult+0x84>
 800eb06:	4639      	mov	r1, r7
 800eb08:	4622      	mov	r2, r4
 800eb0a:	4630      	mov	r0, r6
 800eb0c:	f7ff ff1e 	bl	800e94c <__multiply>
 800eb10:	4639      	mov	r1, r7
 800eb12:	4680      	mov	r8, r0
 800eb14:	4630      	mov	r0, r6
 800eb16:	f7ff fe49 	bl	800e7ac <_Bfree>
 800eb1a:	4647      	mov	r7, r8
 800eb1c:	106d      	asrs	r5, r5, #1
 800eb1e:	d00b      	beq.n	800eb38 <__pow5mult+0xa0>
 800eb20:	6820      	ldr	r0, [r4, #0]
 800eb22:	b938      	cbnz	r0, 800eb34 <__pow5mult+0x9c>
 800eb24:	4622      	mov	r2, r4
 800eb26:	4621      	mov	r1, r4
 800eb28:	4630      	mov	r0, r6
 800eb2a:	f7ff ff0f 	bl	800e94c <__multiply>
 800eb2e:	6020      	str	r0, [r4, #0]
 800eb30:	f8c0 9000 	str.w	r9, [r0]
 800eb34:	4604      	mov	r4, r0
 800eb36:	e7e4      	b.n	800eb02 <__pow5mult+0x6a>
 800eb38:	4638      	mov	r0, r7
 800eb3a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800eb3e:	bf00      	nop
 800eb40:	08010220 	.word	0x08010220
 800eb44:	08010046 	.word	0x08010046
 800eb48:	080100cd 	.word	0x080100cd

0800eb4c <__lshift>:
 800eb4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800eb50:	460c      	mov	r4, r1
 800eb52:	6849      	ldr	r1, [r1, #4]
 800eb54:	6923      	ldr	r3, [r4, #16]
 800eb56:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800eb5a:	68a3      	ldr	r3, [r4, #8]
 800eb5c:	4607      	mov	r7, r0
 800eb5e:	4691      	mov	r9, r2
 800eb60:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800eb64:	f108 0601 	add.w	r6, r8, #1
 800eb68:	42b3      	cmp	r3, r6
 800eb6a:	db0b      	blt.n	800eb84 <__lshift+0x38>
 800eb6c:	4638      	mov	r0, r7
 800eb6e:	f7ff fddd 	bl	800e72c <_Balloc>
 800eb72:	4605      	mov	r5, r0
 800eb74:	b948      	cbnz	r0, 800eb8a <__lshift+0x3e>
 800eb76:	4602      	mov	r2, r0
 800eb78:	4b28      	ldr	r3, [pc, #160]	; (800ec1c <__lshift+0xd0>)
 800eb7a:	4829      	ldr	r0, [pc, #164]	; (800ec20 <__lshift+0xd4>)
 800eb7c:	f240 11d9 	movw	r1, #473	; 0x1d9
 800eb80:	f000 fb1c 	bl	800f1bc <__assert_func>
 800eb84:	3101      	adds	r1, #1
 800eb86:	005b      	lsls	r3, r3, #1
 800eb88:	e7ee      	b.n	800eb68 <__lshift+0x1c>
 800eb8a:	2300      	movs	r3, #0
 800eb8c:	f100 0114 	add.w	r1, r0, #20
 800eb90:	f100 0210 	add.w	r2, r0, #16
 800eb94:	4618      	mov	r0, r3
 800eb96:	4553      	cmp	r3, sl
 800eb98:	db33      	blt.n	800ec02 <__lshift+0xb6>
 800eb9a:	6920      	ldr	r0, [r4, #16]
 800eb9c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800eba0:	f104 0314 	add.w	r3, r4, #20
 800eba4:	f019 091f 	ands.w	r9, r9, #31
 800eba8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800ebac:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800ebb0:	d02b      	beq.n	800ec0a <__lshift+0xbe>
 800ebb2:	f1c9 0e20 	rsb	lr, r9, #32
 800ebb6:	468a      	mov	sl, r1
 800ebb8:	2200      	movs	r2, #0
 800ebba:	6818      	ldr	r0, [r3, #0]
 800ebbc:	fa00 f009 	lsl.w	r0, r0, r9
 800ebc0:	4302      	orrs	r2, r0
 800ebc2:	f84a 2b04 	str.w	r2, [sl], #4
 800ebc6:	f853 2b04 	ldr.w	r2, [r3], #4
 800ebca:	459c      	cmp	ip, r3
 800ebcc:	fa22 f20e 	lsr.w	r2, r2, lr
 800ebd0:	d8f3      	bhi.n	800ebba <__lshift+0x6e>
 800ebd2:	ebac 0304 	sub.w	r3, ip, r4
 800ebd6:	3b15      	subs	r3, #21
 800ebd8:	f023 0303 	bic.w	r3, r3, #3
 800ebdc:	3304      	adds	r3, #4
 800ebde:	f104 0015 	add.w	r0, r4, #21
 800ebe2:	4584      	cmp	ip, r0
 800ebe4:	bf38      	it	cc
 800ebe6:	2304      	movcc	r3, #4
 800ebe8:	50ca      	str	r2, [r1, r3]
 800ebea:	b10a      	cbz	r2, 800ebf0 <__lshift+0xa4>
 800ebec:	f108 0602 	add.w	r6, r8, #2
 800ebf0:	3e01      	subs	r6, #1
 800ebf2:	4638      	mov	r0, r7
 800ebf4:	612e      	str	r6, [r5, #16]
 800ebf6:	4621      	mov	r1, r4
 800ebf8:	f7ff fdd8 	bl	800e7ac <_Bfree>
 800ebfc:	4628      	mov	r0, r5
 800ebfe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ec02:	f842 0f04 	str.w	r0, [r2, #4]!
 800ec06:	3301      	adds	r3, #1
 800ec08:	e7c5      	b.n	800eb96 <__lshift+0x4a>
 800ec0a:	3904      	subs	r1, #4
 800ec0c:	f853 2b04 	ldr.w	r2, [r3], #4
 800ec10:	f841 2f04 	str.w	r2, [r1, #4]!
 800ec14:	459c      	cmp	ip, r3
 800ec16:	d8f9      	bhi.n	800ec0c <__lshift+0xc0>
 800ec18:	e7ea      	b.n	800ebf0 <__lshift+0xa4>
 800ec1a:	bf00      	nop
 800ec1c:	080100bc 	.word	0x080100bc
 800ec20:	080100cd 	.word	0x080100cd

0800ec24 <__mcmp>:
 800ec24:	690a      	ldr	r2, [r1, #16]
 800ec26:	4603      	mov	r3, r0
 800ec28:	6900      	ldr	r0, [r0, #16]
 800ec2a:	1a80      	subs	r0, r0, r2
 800ec2c:	b530      	push	{r4, r5, lr}
 800ec2e:	d10d      	bne.n	800ec4c <__mcmp+0x28>
 800ec30:	3314      	adds	r3, #20
 800ec32:	3114      	adds	r1, #20
 800ec34:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800ec38:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800ec3c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800ec40:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800ec44:	4295      	cmp	r5, r2
 800ec46:	d002      	beq.n	800ec4e <__mcmp+0x2a>
 800ec48:	d304      	bcc.n	800ec54 <__mcmp+0x30>
 800ec4a:	2001      	movs	r0, #1
 800ec4c:	bd30      	pop	{r4, r5, pc}
 800ec4e:	42a3      	cmp	r3, r4
 800ec50:	d3f4      	bcc.n	800ec3c <__mcmp+0x18>
 800ec52:	e7fb      	b.n	800ec4c <__mcmp+0x28>
 800ec54:	f04f 30ff 	mov.w	r0, #4294967295
 800ec58:	e7f8      	b.n	800ec4c <__mcmp+0x28>
	...

0800ec5c <__mdiff>:
 800ec5c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ec60:	460c      	mov	r4, r1
 800ec62:	4606      	mov	r6, r0
 800ec64:	4611      	mov	r1, r2
 800ec66:	4620      	mov	r0, r4
 800ec68:	4617      	mov	r7, r2
 800ec6a:	f7ff ffdb 	bl	800ec24 <__mcmp>
 800ec6e:	1e05      	subs	r5, r0, #0
 800ec70:	d111      	bne.n	800ec96 <__mdiff+0x3a>
 800ec72:	4629      	mov	r1, r5
 800ec74:	4630      	mov	r0, r6
 800ec76:	f7ff fd59 	bl	800e72c <_Balloc>
 800ec7a:	4602      	mov	r2, r0
 800ec7c:	b928      	cbnz	r0, 800ec8a <__mdiff+0x2e>
 800ec7e:	4b3a      	ldr	r3, [pc, #232]	; (800ed68 <__mdiff+0x10c>)
 800ec80:	f240 2132 	movw	r1, #562	; 0x232
 800ec84:	4839      	ldr	r0, [pc, #228]	; (800ed6c <__mdiff+0x110>)
 800ec86:	f000 fa99 	bl	800f1bc <__assert_func>
 800ec8a:	2301      	movs	r3, #1
 800ec8c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800ec90:	4610      	mov	r0, r2
 800ec92:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ec96:	bfa4      	itt	ge
 800ec98:	463b      	movge	r3, r7
 800ec9a:	4627      	movge	r7, r4
 800ec9c:	4630      	mov	r0, r6
 800ec9e:	6879      	ldr	r1, [r7, #4]
 800eca0:	bfa6      	itte	ge
 800eca2:	461c      	movge	r4, r3
 800eca4:	2500      	movge	r5, #0
 800eca6:	2501      	movlt	r5, #1
 800eca8:	f7ff fd40 	bl	800e72c <_Balloc>
 800ecac:	4602      	mov	r2, r0
 800ecae:	b918      	cbnz	r0, 800ecb8 <__mdiff+0x5c>
 800ecb0:	4b2d      	ldr	r3, [pc, #180]	; (800ed68 <__mdiff+0x10c>)
 800ecb2:	f44f 7110 	mov.w	r1, #576	; 0x240
 800ecb6:	e7e5      	b.n	800ec84 <__mdiff+0x28>
 800ecb8:	693e      	ldr	r6, [r7, #16]
 800ecba:	60c5      	str	r5, [r0, #12]
 800ecbc:	6925      	ldr	r5, [r4, #16]
 800ecbe:	f107 0114 	add.w	r1, r7, #20
 800ecc2:	f100 0e14 	add.w	lr, r0, #20
 800ecc6:	f104 0914 	add.w	r9, r4, #20
 800ecca:	f107 0010 	add.w	r0, r7, #16
 800ecce:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 800ecd2:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 800ecd6:	46f2      	mov	sl, lr
 800ecd8:	2700      	movs	r7, #0
 800ecda:	f859 3b04 	ldr.w	r3, [r9], #4
 800ecde:	f850 bf04 	ldr.w	fp, [r0, #4]!
 800ece2:	fa1f f883 	uxth.w	r8, r3
 800ece6:	fa17 f78b 	uxtah	r7, r7, fp
 800ecea:	0c1b      	lsrs	r3, r3, #16
 800ecec:	eba7 0808 	sub.w	r8, r7, r8
 800ecf0:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800ecf4:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800ecf8:	fa1f f888 	uxth.w	r8, r8
 800ecfc:	141f      	asrs	r7, r3, #16
 800ecfe:	454d      	cmp	r5, r9
 800ed00:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800ed04:	f84a 3b04 	str.w	r3, [sl], #4
 800ed08:	d8e7      	bhi.n	800ecda <__mdiff+0x7e>
 800ed0a:	1b2b      	subs	r3, r5, r4
 800ed0c:	3b15      	subs	r3, #21
 800ed0e:	f023 0303 	bic.w	r3, r3, #3
 800ed12:	3304      	adds	r3, #4
 800ed14:	3415      	adds	r4, #21
 800ed16:	42a5      	cmp	r5, r4
 800ed18:	bf38      	it	cc
 800ed1a:	2304      	movcc	r3, #4
 800ed1c:	4419      	add	r1, r3
 800ed1e:	4473      	add	r3, lr
 800ed20:	469e      	mov	lr, r3
 800ed22:	460d      	mov	r5, r1
 800ed24:	4565      	cmp	r5, ip
 800ed26:	d30e      	bcc.n	800ed46 <__mdiff+0xea>
 800ed28:	f10c 0003 	add.w	r0, ip, #3
 800ed2c:	1a40      	subs	r0, r0, r1
 800ed2e:	f020 0003 	bic.w	r0, r0, #3
 800ed32:	3903      	subs	r1, #3
 800ed34:	458c      	cmp	ip, r1
 800ed36:	bf38      	it	cc
 800ed38:	2000      	movcc	r0, #0
 800ed3a:	4418      	add	r0, r3
 800ed3c:	f850 3d04 	ldr.w	r3, [r0, #-4]!
 800ed40:	b17b      	cbz	r3, 800ed62 <__mdiff+0x106>
 800ed42:	6116      	str	r6, [r2, #16]
 800ed44:	e7a4      	b.n	800ec90 <__mdiff+0x34>
 800ed46:	f855 8b04 	ldr.w	r8, [r5], #4
 800ed4a:	fa17 f488 	uxtah	r4, r7, r8
 800ed4e:	1420      	asrs	r0, r4, #16
 800ed50:	eb00 4018 	add.w	r0, r0, r8, lsr #16
 800ed54:	b2a4      	uxth	r4, r4
 800ed56:	ea44 4400 	orr.w	r4, r4, r0, lsl #16
 800ed5a:	f84e 4b04 	str.w	r4, [lr], #4
 800ed5e:	1407      	asrs	r7, r0, #16
 800ed60:	e7e0      	b.n	800ed24 <__mdiff+0xc8>
 800ed62:	3e01      	subs	r6, #1
 800ed64:	e7ea      	b.n	800ed3c <__mdiff+0xe0>
 800ed66:	bf00      	nop
 800ed68:	080100bc 	.word	0x080100bc
 800ed6c:	080100cd 	.word	0x080100cd

0800ed70 <__d2b>:
 800ed70:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800ed74:	2101      	movs	r1, #1
 800ed76:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 800ed7a:	4690      	mov	r8, r2
 800ed7c:	461d      	mov	r5, r3
 800ed7e:	f7ff fcd5 	bl	800e72c <_Balloc>
 800ed82:	4604      	mov	r4, r0
 800ed84:	b930      	cbnz	r0, 800ed94 <__d2b+0x24>
 800ed86:	4602      	mov	r2, r0
 800ed88:	4b25      	ldr	r3, [pc, #148]	; (800ee20 <__d2b+0xb0>)
 800ed8a:	4826      	ldr	r0, [pc, #152]	; (800ee24 <__d2b+0xb4>)
 800ed8c:	f240 310a 	movw	r1, #778	; 0x30a
 800ed90:	f000 fa14 	bl	800f1bc <__assert_func>
 800ed94:	f3c5 0313 	ubfx	r3, r5, #0, #20
 800ed98:	f3c5 550a 	ubfx	r5, r5, #20, #11
 800ed9c:	bb2d      	cbnz	r5, 800edea <__d2b+0x7a>
 800ed9e:	9301      	str	r3, [sp, #4]
 800eda0:	f1b8 0300 	subs.w	r3, r8, #0
 800eda4:	d026      	beq.n	800edf4 <__d2b+0x84>
 800eda6:	4668      	mov	r0, sp
 800eda8:	9300      	str	r3, [sp, #0]
 800edaa:	f7ff fd8b 	bl	800e8c4 <__lo0bits>
 800edae:	9900      	ldr	r1, [sp, #0]
 800edb0:	b1f0      	cbz	r0, 800edf0 <__d2b+0x80>
 800edb2:	9a01      	ldr	r2, [sp, #4]
 800edb4:	f1c0 0320 	rsb	r3, r0, #32
 800edb8:	fa02 f303 	lsl.w	r3, r2, r3
 800edbc:	430b      	orrs	r3, r1
 800edbe:	40c2      	lsrs	r2, r0
 800edc0:	6163      	str	r3, [r4, #20]
 800edc2:	9201      	str	r2, [sp, #4]
 800edc4:	9b01      	ldr	r3, [sp, #4]
 800edc6:	61a3      	str	r3, [r4, #24]
 800edc8:	2b00      	cmp	r3, #0
 800edca:	bf14      	ite	ne
 800edcc:	2102      	movne	r1, #2
 800edce:	2101      	moveq	r1, #1
 800edd0:	6121      	str	r1, [r4, #16]
 800edd2:	b1c5      	cbz	r5, 800ee06 <__d2b+0x96>
 800edd4:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800edd8:	4405      	add	r5, r0
 800edda:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800edde:	603d      	str	r5, [r7, #0]
 800ede0:	6030      	str	r0, [r6, #0]
 800ede2:	4620      	mov	r0, r4
 800ede4:	b002      	add	sp, #8
 800ede6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800edea:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800edee:	e7d6      	b.n	800ed9e <__d2b+0x2e>
 800edf0:	6161      	str	r1, [r4, #20]
 800edf2:	e7e7      	b.n	800edc4 <__d2b+0x54>
 800edf4:	a801      	add	r0, sp, #4
 800edf6:	f7ff fd65 	bl	800e8c4 <__lo0bits>
 800edfa:	9b01      	ldr	r3, [sp, #4]
 800edfc:	6163      	str	r3, [r4, #20]
 800edfe:	2101      	movs	r1, #1
 800ee00:	6121      	str	r1, [r4, #16]
 800ee02:	3020      	adds	r0, #32
 800ee04:	e7e5      	b.n	800edd2 <__d2b+0x62>
 800ee06:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 800ee0a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800ee0e:	6038      	str	r0, [r7, #0]
 800ee10:	6918      	ldr	r0, [r3, #16]
 800ee12:	f7ff fd37 	bl	800e884 <__hi0bits>
 800ee16:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 800ee1a:	6031      	str	r1, [r6, #0]
 800ee1c:	e7e1      	b.n	800ede2 <__d2b+0x72>
 800ee1e:	bf00      	nop
 800ee20:	080100bc 	.word	0x080100bc
 800ee24:	080100cd 	.word	0x080100cd

0800ee28 <_calloc_r>:
 800ee28:	b538      	push	{r3, r4, r5, lr}
 800ee2a:	fb02 f501 	mul.w	r5, r2, r1
 800ee2e:	4629      	mov	r1, r5
 800ee30:	f7fd fe88 	bl	800cb44 <_malloc_r>
 800ee34:	4604      	mov	r4, r0
 800ee36:	b118      	cbz	r0, 800ee40 <_calloc_r+0x18>
 800ee38:	462a      	mov	r2, r5
 800ee3a:	2100      	movs	r1, #0
 800ee3c:	f7fd fe79 	bl	800cb32 <memset>
 800ee40:	4620      	mov	r0, r4
 800ee42:	bd38      	pop	{r3, r4, r5, pc}

0800ee44 <_free_r>:
 800ee44:	b538      	push	{r3, r4, r5, lr}
 800ee46:	4605      	mov	r5, r0
 800ee48:	2900      	cmp	r1, #0
 800ee4a:	d045      	beq.n	800eed8 <_free_r+0x94>
 800ee4c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ee50:	1f0c      	subs	r4, r1, #4
 800ee52:	2b00      	cmp	r3, #0
 800ee54:	bfb8      	it	lt
 800ee56:	18e4      	addlt	r4, r4, r3
 800ee58:	f7ff fc5c 	bl	800e714 <__malloc_lock>
 800ee5c:	4a1f      	ldr	r2, [pc, #124]	; (800eedc <_free_r+0x98>)
 800ee5e:	6813      	ldr	r3, [r2, #0]
 800ee60:	4610      	mov	r0, r2
 800ee62:	b933      	cbnz	r3, 800ee72 <_free_r+0x2e>
 800ee64:	6063      	str	r3, [r4, #4]
 800ee66:	6014      	str	r4, [r2, #0]
 800ee68:	4628      	mov	r0, r5
 800ee6a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ee6e:	f7ff bc57 	b.w	800e720 <__malloc_unlock>
 800ee72:	42a3      	cmp	r3, r4
 800ee74:	d90b      	bls.n	800ee8e <_free_r+0x4a>
 800ee76:	6821      	ldr	r1, [r4, #0]
 800ee78:	1862      	adds	r2, r4, r1
 800ee7a:	4293      	cmp	r3, r2
 800ee7c:	bf04      	itt	eq
 800ee7e:	681a      	ldreq	r2, [r3, #0]
 800ee80:	685b      	ldreq	r3, [r3, #4]
 800ee82:	6063      	str	r3, [r4, #4]
 800ee84:	bf04      	itt	eq
 800ee86:	1852      	addeq	r2, r2, r1
 800ee88:	6022      	streq	r2, [r4, #0]
 800ee8a:	6004      	str	r4, [r0, #0]
 800ee8c:	e7ec      	b.n	800ee68 <_free_r+0x24>
 800ee8e:	461a      	mov	r2, r3
 800ee90:	685b      	ldr	r3, [r3, #4]
 800ee92:	b10b      	cbz	r3, 800ee98 <_free_r+0x54>
 800ee94:	42a3      	cmp	r3, r4
 800ee96:	d9fa      	bls.n	800ee8e <_free_r+0x4a>
 800ee98:	6811      	ldr	r1, [r2, #0]
 800ee9a:	1850      	adds	r0, r2, r1
 800ee9c:	42a0      	cmp	r0, r4
 800ee9e:	d10b      	bne.n	800eeb8 <_free_r+0x74>
 800eea0:	6820      	ldr	r0, [r4, #0]
 800eea2:	4401      	add	r1, r0
 800eea4:	1850      	adds	r0, r2, r1
 800eea6:	4283      	cmp	r3, r0
 800eea8:	6011      	str	r1, [r2, #0]
 800eeaa:	d1dd      	bne.n	800ee68 <_free_r+0x24>
 800eeac:	6818      	ldr	r0, [r3, #0]
 800eeae:	685b      	ldr	r3, [r3, #4]
 800eeb0:	6053      	str	r3, [r2, #4]
 800eeb2:	4401      	add	r1, r0
 800eeb4:	6011      	str	r1, [r2, #0]
 800eeb6:	e7d7      	b.n	800ee68 <_free_r+0x24>
 800eeb8:	d902      	bls.n	800eec0 <_free_r+0x7c>
 800eeba:	230c      	movs	r3, #12
 800eebc:	602b      	str	r3, [r5, #0]
 800eebe:	e7d3      	b.n	800ee68 <_free_r+0x24>
 800eec0:	6820      	ldr	r0, [r4, #0]
 800eec2:	1821      	adds	r1, r4, r0
 800eec4:	428b      	cmp	r3, r1
 800eec6:	bf04      	itt	eq
 800eec8:	6819      	ldreq	r1, [r3, #0]
 800eeca:	685b      	ldreq	r3, [r3, #4]
 800eecc:	6063      	str	r3, [r4, #4]
 800eece:	bf04      	itt	eq
 800eed0:	1809      	addeq	r1, r1, r0
 800eed2:	6021      	streq	r1, [r4, #0]
 800eed4:	6054      	str	r4, [r2, #4]
 800eed6:	e7c7      	b.n	800ee68 <_free_r+0x24>
 800eed8:	bd38      	pop	{r3, r4, r5, pc}
 800eeda:	bf00      	nop
 800eedc:	20002688 	.word	0x20002688

0800eee0 <__ssputs_r>:
 800eee0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800eee4:	688e      	ldr	r6, [r1, #8]
 800eee6:	429e      	cmp	r6, r3
 800eee8:	4682      	mov	sl, r0
 800eeea:	460c      	mov	r4, r1
 800eeec:	4690      	mov	r8, r2
 800eeee:	461f      	mov	r7, r3
 800eef0:	d838      	bhi.n	800ef64 <__ssputs_r+0x84>
 800eef2:	898a      	ldrh	r2, [r1, #12]
 800eef4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800eef8:	d032      	beq.n	800ef60 <__ssputs_r+0x80>
 800eefa:	6825      	ldr	r5, [r4, #0]
 800eefc:	6909      	ldr	r1, [r1, #16]
 800eefe:	eba5 0901 	sub.w	r9, r5, r1
 800ef02:	6965      	ldr	r5, [r4, #20]
 800ef04:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800ef08:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800ef0c:	3301      	adds	r3, #1
 800ef0e:	444b      	add	r3, r9
 800ef10:	106d      	asrs	r5, r5, #1
 800ef12:	429d      	cmp	r5, r3
 800ef14:	bf38      	it	cc
 800ef16:	461d      	movcc	r5, r3
 800ef18:	0553      	lsls	r3, r2, #21
 800ef1a:	d531      	bpl.n	800ef80 <__ssputs_r+0xa0>
 800ef1c:	4629      	mov	r1, r5
 800ef1e:	f7fd fe11 	bl	800cb44 <_malloc_r>
 800ef22:	4606      	mov	r6, r0
 800ef24:	b950      	cbnz	r0, 800ef3c <__ssputs_r+0x5c>
 800ef26:	230c      	movs	r3, #12
 800ef28:	f8ca 3000 	str.w	r3, [sl]
 800ef2c:	89a3      	ldrh	r3, [r4, #12]
 800ef2e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ef32:	81a3      	strh	r3, [r4, #12]
 800ef34:	f04f 30ff 	mov.w	r0, #4294967295
 800ef38:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ef3c:	6921      	ldr	r1, [r4, #16]
 800ef3e:	464a      	mov	r2, r9
 800ef40:	f7fd fde9 	bl	800cb16 <memcpy>
 800ef44:	89a3      	ldrh	r3, [r4, #12]
 800ef46:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800ef4a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ef4e:	81a3      	strh	r3, [r4, #12]
 800ef50:	6126      	str	r6, [r4, #16]
 800ef52:	6165      	str	r5, [r4, #20]
 800ef54:	444e      	add	r6, r9
 800ef56:	eba5 0509 	sub.w	r5, r5, r9
 800ef5a:	6026      	str	r6, [r4, #0]
 800ef5c:	60a5      	str	r5, [r4, #8]
 800ef5e:	463e      	mov	r6, r7
 800ef60:	42be      	cmp	r6, r7
 800ef62:	d900      	bls.n	800ef66 <__ssputs_r+0x86>
 800ef64:	463e      	mov	r6, r7
 800ef66:	4632      	mov	r2, r6
 800ef68:	6820      	ldr	r0, [r4, #0]
 800ef6a:	4641      	mov	r1, r8
 800ef6c:	f000 f968 	bl	800f240 <memmove>
 800ef70:	68a3      	ldr	r3, [r4, #8]
 800ef72:	6822      	ldr	r2, [r4, #0]
 800ef74:	1b9b      	subs	r3, r3, r6
 800ef76:	4432      	add	r2, r6
 800ef78:	60a3      	str	r3, [r4, #8]
 800ef7a:	6022      	str	r2, [r4, #0]
 800ef7c:	2000      	movs	r0, #0
 800ef7e:	e7db      	b.n	800ef38 <__ssputs_r+0x58>
 800ef80:	462a      	mov	r2, r5
 800ef82:	f000 f977 	bl	800f274 <_realloc_r>
 800ef86:	4606      	mov	r6, r0
 800ef88:	2800      	cmp	r0, #0
 800ef8a:	d1e1      	bne.n	800ef50 <__ssputs_r+0x70>
 800ef8c:	6921      	ldr	r1, [r4, #16]
 800ef8e:	4650      	mov	r0, sl
 800ef90:	f7ff ff58 	bl	800ee44 <_free_r>
 800ef94:	e7c7      	b.n	800ef26 <__ssputs_r+0x46>
	...

0800ef98 <_svfiprintf_r>:
 800ef98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ef9c:	4698      	mov	r8, r3
 800ef9e:	898b      	ldrh	r3, [r1, #12]
 800efa0:	061b      	lsls	r3, r3, #24
 800efa2:	b09d      	sub	sp, #116	; 0x74
 800efa4:	4607      	mov	r7, r0
 800efa6:	460d      	mov	r5, r1
 800efa8:	4614      	mov	r4, r2
 800efaa:	d50e      	bpl.n	800efca <_svfiprintf_r+0x32>
 800efac:	690b      	ldr	r3, [r1, #16]
 800efae:	b963      	cbnz	r3, 800efca <_svfiprintf_r+0x32>
 800efb0:	2140      	movs	r1, #64	; 0x40
 800efb2:	f7fd fdc7 	bl	800cb44 <_malloc_r>
 800efb6:	6028      	str	r0, [r5, #0]
 800efb8:	6128      	str	r0, [r5, #16]
 800efba:	b920      	cbnz	r0, 800efc6 <_svfiprintf_r+0x2e>
 800efbc:	230c      	movs	r3, #12
 800efbe:	603b      	str	r3, [r7, #0]
 800efc0:	f04f 30ff 	mov.w	r0, #4294967295
 800efc4:	e0d1      	b.n	800f16a <_svfiprintf_r+0x1d2>
 800efc6:	2340      	movs	r3, #64	; 0x40
 800efc8:	616b      	str	r3, [r5, #20]
 800efca:	2300      	movs	r3, #0
 800efcc:	9309      	str	r3, [sp, #36]	; 0x24
 800efce:	2320      	movs	r3, #32
 800efd0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800efd4:	f8cd 800c 	str.w	r8, [sp, #12]
 800efd8:	2330      	movs	r3, #48	; 0x30
 800efda:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800f184 <_svfiprintf_r+0x1ec>
 800efde:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800efe2:	f04f 0901 	mov.w	r9, #1
 800efe6:	4623      	mov	r3, r4
 800efe8:	469a      	mov	sl, r3
 800efea:	f813 2b01 	ldrb.w	r2, [r3], #1
 800efee:	b10a      	cbz	r2, 800eff4 <_svfiprintf_r+0x5c>
 800eff0:	2a25      	cmp	r2, #37	; 0x25
 800eff2:	d1f9      	bne.n	800efe8 <_svfiprintf_r+0x50>
 800eff4:	ebba 0b04 	subs.w	fp, sl, r4
 800eff8:	d00b      	beq.n	800f012 <_svfiprintf_r+0x7a>
 800effa:	465b      	mov	r3, fp
 800effc:	4622      	mov	r2, r4
 800effe:	4629      	mov	r1, r5
 800f000:	4638      	mov	r0, r7
 800f002:	f7ff ff6d 	bl	800eee0 <__ssputs_r>
 800f006:	3001      	adds	r0, #1
 800f008:	f000 80aa 	beq.w	800f160 <_svfiprintf_r+0x1c8>
 800f00c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f00e:	445a      	add	r2, fp
 800f010:	9209      	str	r2, [sp, #36]	; 0x24
 800f012:	f89a 3000 	ldrb.w	r3, [sl]
 800f016:	2b00      	cmp	r3, #0
 800f018:	f000 80a2 	beq.w	800f160 <_svfiprintf_r+0x1c8>
 800f01c:	2300      	movs	r3, #0
 800f01e:	f04f 32ff 	mov.w	r2, #4294967295
 800f022:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f026:	f10a 0a01 	add.w	sl, sl, #1
 800f02a:	9304      	str	r3, [sp, #16]
 800f02c:	9307      	str	r3, [sp, #28]
 800f02e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800f032:	931a      	str	r3, [sp, #104]	; 0x68
 800f034:	4654      	mov	r4, sl
 800f036:	2205      	movs	r2, #5
 800f038:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f03c:	4851      	ldr	r0, [pc, #324]	; (800f184 <_svfiprintf_r+0x1ec>)
 800f03e:	f7f1 f8a7 	bl	8000190 <memchr>
 800f042:	9a04      	ldr	r2, [sp, #16]
 800f044:	b9d8      	cbnz	r0, 800f07e <_svfiprintf_r+0xe6>
 800f046:	06d0      	lsls	r0, r2, #27
 800f048:	bf44      	itt	mi
 800f04a:	2320      	movmi	r3, #32
 800f04c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f050:	0711      	lsls	r1, r2, #28
 800f052:	bf44      	itt	mi
 800f054:	232b      	movmi	r3, #43	; 0x2b
 800f056:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f05a:	f89a 3000 	ldrb.w	r3, [sl]
 800f05e:	2b2a      	cmp	r3, #42	; 0x2a
 800f060:	d015      	beq.n	800f08e <_svfiprintf_r+0xf6>
 800f062:	9a07      	ldr	r2, [sp, #28]
 800f064:	4654      	mov	r4, sl
 800f066:	2000      	movs	r0, #0
 800f068:	f04f 0c0a 	mov.w	ip, #10
 800f06c:	4621      	mov	r1, r4
 800f06e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f072:	3b30      	subs	r3, #48	; 0x30
 800f074:	2b09      	cmp	r3, #9
 800f076:	d94e      	bls.n	800f116 <_svfiprintf_r+0x17e>
 800f078:	b1b0      	cbz	r0, 800f0a8 <_svfiprintf_r+0x110>
 800f07a:	9207      	str	r2, [sp, #28]
 800f07c:	e014      	b.n	800f0a8 <_svfiprintf_r+0x110>
 800f07e:	eba0 0308 	sub.w	r3, r0, r8
 800f082:	fa09 f303 	lsl.w	r3, r9, r3
 800f086:	4313      	orrs	r3, r2
 800f088:	9304      	str	r3, [sp, #16]
 800f08a:	46a2      	mov	sl, r4
 800f08c:	e7d2      	b.n	800f034 <_svfiprintf_r+0x9c>
 800f08e:	9b03      	ldr	r3, [sp, #12]
 800f090:	1d19      	adds	r1, r3, #4
 800f092:	681b      	ldr	r3, [r3, #0]
 800f094:	9103      	str	r1, [sp, #12]
 800f096:	2b00      	cmp	r3, #0
 800f098:	bfbb      	ittet	lt
 800f09a:	425b      	neglt	r3, r3
 800f09c:	f042 0202 	orrlt.w	r2, r2, #2
 800f0a0:	9307      	strge	r3, [sp, #28]
 800f0a2:	9307      	strlt	r3, [sp, #28]
 800f0a4:	bfb8      	it	lt
 800f0a6:	9204      	strlt	r2, [sp, #16]
 800f0a8:	7823      	ldrb	r3, [r4, #0]
 800f0aa:	2b2e      	cmp	r3, #46	; 0x2e
 800f0ac:	d10c      	bne.n	800f0c8 <_svfiprintf_r+0x130>
 800f0ae:	7863      	ldrb	r3, [r4, #1]
 800f0b0:	2b2a      	cmp	r3, #42	; 0x2a
 800f0b2:	d135      	bne.n	800f120 <_svfiprintf_r+0x188>
 800f0b4:	9b03      	ldr	r3, [sp, #12]
 800f0b6:	1d1a      	adds	r2, r3, #4
 800f0b8:	681b      	ldr	r3, [r3, #0]
 800f0ba:	9203      	str	r2, [sp, #12]
 800f0bc:	2b00      	cmp	r3, #0
 800f0be:	bfb8      	it	lt
 800f0c0:	f04f 33ff 	movlt.w	r3, #4294967295
 800f0c4:	3402      	adds	r4, #2
 800f0c6:	9305      	str	r3, [sp, #20]
 800f0c8:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800f194 <_svfiprintf_r+0x1fc>
 800f0cc:	7821      	ldrb	r1, [r4, #0]
 800f0ce:	2203      	movs	r2, #3
 800f0d0:	4650      	mov	r0, sl
 800f0d2:	f7f1 f85d 	bl	8000190 <memchr>
 800f0d6:	b140      	cbz	r0, 800f0ea <_svfiprintf_r+0x152>
 800f0d8:	2340      	movs	r3, #64	; 0x40
 800f0da:	eba0 000a 	sub.w	r0, r0, sl
 800f0de:	fa03 f000 	lsl.w	r0, r3, r0
 800f0e2:	9b04      	ldr	r3, [sp, #16]
 800f0e4:	4303      	orrs	r3, r0
 800f0e6:	3401      	adds	r4, #1
 800f0e8:	9304      	str	r3, [sp, #16]
 800f0ea:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f0ee:	4826      	ldr	r0, [pc, #152]	; (800f188 <_svfiprintf_r+0x1f0>)
 800f0f0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800f0f4:	2206      	movs	r2, #6
 800f0f6:	f7f1 f84b 	bl	8000190 <memchr>
 800f0fa:	2800      	cmp	r0, #0
 800f0fc:	d038      	beq.n	800f170 <_svfiprintf_r+0x1d8>
 800f0fe:	4b23      	ldr	r3, [pc, #140]	; (800f18c <_svfiprintf_r+0x1f4>)
 800f100:	bb1b      	cbnz	r3, 800f14a <_svfiprintf_r+0x1b2>
 800f102:	9b03      	ldr	r3, [sp, #12]
 800f104:	3307      	adds	r3, #7
 800f106:	f023 0307 	bic.w	r3, r3, #7
 800f10a:	3308      	adds	r3, #8
 800f10c:	9303      	str	r3, [sp, #12]
 800f10e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f110:	4433      	add	r3, r6
 800f112:	9309      	str	r3, [sp, #36]	; 0x24
 800f114:	e767      	b.n	800efe6 <_svfiprintf_r+0x4e>
 800f116:	fb0c 3202 	mla	r2, ip, r2, r3
 800f11a:	460c      	mov	r4, r1
 800f11c:	2001      	movs	r0, #1
 800f11e:	e7a5      	b.n	800f06c <_svfiprintf_r+0xd4>
 800f120:	2300      	movs	r3, #0
 800f122:	3401      	adds	r4, #1
 800f124:	9305      	str	r3, [sp, #20]
 800f126:	4619      	mov	r1, r3
 800f128:	f04f 0c0a 	mov.w	ip, #10
 800f12c:	4620      	mov	r0, r4
 800f12e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f132:	3a30      	subs	r2, #48	; 0x30
 800f134:	2a09      	cmp	r2, #9
 800f136:	d903      	bls.n	800f140 <_svfiprintf_r+0x1a8>
 800f138:	2b00      	cmp	r3, #0
 800f13a:	d0c5      	beq.n	800f0c8 <_svfiprintf_r+0x130>
 800f13c:	9105      	str	r1, [sp, #20]
 800f13e:	e7c3      	b.n	800f0c8 <_svfiprintf_r+0x130>
 800f140:	fb0c 2101 	mla	r1, ip, r1, r2
 800f144:	4604      	mov	r4, r0
 800f146:	2301      	movs	r3, #1
 800f148:	e7f0      	b.n	800f12c <_svfiprintf_r+0x194>
 800f14a:	ab03      	add	r3, sp, #12
 800f14c:	9300      	str	r3, [sp, #0]
 800f14e:	462a      	mov	r2, r5
 800f150:	4b0f      	ldr	r3, [pc, #60]	; (800f190 <_svfiprintf_r+0x1f8>)
 800f152:	a904      	add	r1, sp, #16
 800f154:	4638      	mov	r0, r7
 800f156:	f7fd fded 	bl	800cd34 <_printf_float>
 800f15a:	1c42      	adds	r2, r0, #1
 800f15c:	4606      	mov	r6, r0
 800f15e:	d1d6      	bne.n	800f10e <_svfiprintf_r+0x176>
 800f160:	89ab      	ldrh	r3, [r5, #12]
 800f162:	065b      	lsls	r3, r3, #25
 800f164:	f53f af2c 	bmi.w	800efc0 <_svfiprintf_r+0x28>
 800f168:	9809      	ldr	r0, [sp, #36]	; 0x24
 800f16a:	b01d      	add	sp, #116	; 0x74
 800f16c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f170:	ab03      	add	r3, sp, #12
 800f172:	9300      	str	r3, [sp, #0]
 800f174:	462a      	mov	r2, r5
 800f176:	4b06      	ldr	r3, [pc, #24]	; (800f190 <_svfiprintf_r+0x1f8>)
 800f178:	a904      	add	r1, sp, #16
 800f17a:	4638      	mov	r0, r7
 800f17c:	f7fe f872 	bl	800d264 <_printf_i>
 800f180:	e7eb      	b.n	800f15a <_svfiprintf_r+0x1c2>
 800f182:	bf00      	nop
 800f184:	0801022c 	.word	0x0801022c
 800f188:	08010236 	.word	0x08010236
 800f18c:	0800cd35 	.word	0x0800cd35
 800f190:	0800eee1 	.word	0x0800eee1
 800f194:	08010232 	.word	0x08010232

0800f198 <_read_r>:
 800f198:	b538      	push	{r3, r4, r5, lr}
 800f19a:	4d07      	ldr	r5, [pc, #28]	; (800f1b8 <_read_r+0x20>)
 800f19c:	4604      	mov	r4, r0
 800f19e:	4608      	mov	r0, r1
 800f1a0:	4611      	mov	r1, r2
 800f1a2:	2200      	movs	r2, #0
 800f1a4:	602a      	str	r2, [r5, #0]
 800f1a6:	461a      	mov	r2, r3
 800f1a8:	f7f2 f88c 	bl	80012c4 <_read>
 800f1ac:	1c43      	adds	r3, r0, #1
 800f1ae:	d102      	bne.n	800f1b6 <_read_r+0x1e>
 800f1b0:	682b      	ldr	r3, [r5, #0]
 800f1b2:	b103      	cbz	r3, 800f1b6 <_read_r+0x1e>
 800f1b4:	6023      	str	r3, [r4, #0]
 800f1b6:	bd38      	pop	{r3, r4, r5, pc}
 800f1b8:	20002858 	.word	0x20002858

0800f1bc <__assert_func>:
 800f1bc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800f1be:	4614      	mov	r4, r2
 800f1c0:	461a      	mov	r2, r3
 800f1c2:	4b09      	ldr	r3, [pc, #36]	; (800f1e8 <__assert_func+0x2c>)
 800f1c4:	681b      	ldr	r3, [r3, #0]
 800f1c6:	4605      	mov	r5, r0
 800f1c8:	68d8      	ldr	r0, [r3, #12]
 800f1ca:	b14c      	cbz	r4, 800f1e0 <__assert_func+0x24>
 800f1cc:	4b07      	ldr	r3, [pc, #28]	; (800f1ec <__assert_func+0x30>)
 800f1ce:	9100      	str	r1, [sp, #0]
 800f1d0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800f1d4:	4906      	ldr	r1, [pc, #24]	; (800f1f0 <__assert_func+0x34>)
 800f1d6:	462b      	mov	r3, r5
 800f1d8:	f000 f80e 	bl	800f1f8 <fiprintf>
 800f1dc:	f000 fa96 	bl	800f70c <abort>
 800f1e0:	4b04      	ldr	r3, [pc, #16]	; (800f1f4 <__assert_func+0x38>)
 800f1e2:	461c      	mov	r4, r3
 800f1e4:	e7f3      	b.n	800f1ce <__assert_func+0x12>
 800f1e6:	bf00      	nop
 800f1e8:	20000074 	.word	0x20000074
 800f1ec:	0801023d 	.word	0x0801023d
 800f1f0:	0801024a 	.word	0x0801024a
 800f1f4:	08010278 	.word	0x08010278

0800f1f8 <fiprintf>:
 800f1f8:	b40e      	push	{r1, r2, r3}
 800f1fa:	b503      	push	{r0, r1, lr}
 800f1fc:	4601      	mov	r1, r0
 800f1fe:	ab03      	add	r3, sp, #12
 800f200:	4805      	ldr	r0, [pc, #20]	; (800f218 <fiprintf+0x20>)
 800f202:	f853 2b04 	ldr.w	r2, [r3], #4
 800f206:	6800      	ldr	r0, [r0, #0]
 800f208:	9301      	str	r3, [sp, #4]
 800f20a:	f000 f881 	bl	800f310 <_vfiprintf_r>
 800f20e:	b002      	add	sp, #8
 800f210:	f85d eb04 	ldr.w	lr, [sp], #4
 800f214:	b003      	add	sp, #12
 800f216:	4770      	bx	lr
 800f218:	20000074 	.word	0x20000074

0800f21c <__ascii_mbtowc>:
 800f21c:	b082      	sub	sp, #8
 800f21e:	b901      	cbnz	r1, 800f222 <__ascii_mbtowc+0x6>
 800f220:	a901      	add	r1, sp, #4
 800f222:	b142      	cbz	r2, 800f236 <__ascii_mbtowc+0x1a>
 800f224:	b14b      	cbz	r3, 800f23a <__ascii_mbtowc+0x1e>
 800f226:	7813      	ldrb	r3, [r2, #0]
 800f228:	600b      	str	r3, [r1, #0]
 800f22a:	7812      	ldrb	r2, [r2, #0]
 800f22c:	1e10      	subs	r0, r2, #0
 800f22e:	bf18      	it	ne
 800f230:	2001      	movne	r0, #1
 800f232:	b002      	add	sp, #8
 800f234:	4770      	bx	lr
 800f236:	4610      	mov	r0, r2
 800f238:	e7fb      	b.n	800f232 <__ascii_mbtowc+0x16>
 800f23a:	f06f 0001 	mvn.w	r0, #1
 800f23e:	e7f8      	b.n	800f232 <__ascii_mbtowc+0x16>

0800f240 <memmove>:
 800f240:	4288      	cmp	r0, r1
 800f242:	b510      	push	{r4, lr}
 800f244:	eb01 0402 	add.w	r4, r1, r2
 800f248:	d902      	bls.n	800f250 <memmove+0x10>
 800f24a:	4284      	cmp	r4, r0
 800f24c:	4623      	mov	r3, r4
 800f24e:	d807      	bhi.n	800f260 <memmove+0x20>
 800f250:	1e43      	subs	r3, r0, #1
 800f252:	42a1      	cmp	r1, r4
 800f254:	d008      	beq.n	800f268 <memmove+0x28>
 800f256:	f811 2b01 	ldrb.w	r2, [r1], #1
 800f25a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800f25e:	e7f8      	b.n	800f252 <memmove+0x12>
 800f260:	4402      	add	r2, r0
 800f262:	4601      	mov	r1, r0
 800f264:	428a      	cmp	r2, r1
 800f266:	d100      	bne.n	800f26a <memmove+0x2a>
 800f268:	bd10      	pop	{r4, pc}
 800f26a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800f26e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800f272:	e7f7      	b.n	800f264 <memmove+0x24>

0800f274 <_realloc_r>:
 800f274:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f276:	4607      	mov	r7, r0
 800f278:	4614      	mov	r4, r2
 800f27a:	460e      	mov	r6, r1
 800f27c:	b921      	cbnz	r1, 800f288 <_realloc_r+0x14>
 800f27e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800f282:	4611      	mov	r1, r2
 800f284:	f7fd bc5e 	b.w	800cb44 <_malloc_r>
 800f288:	b922      	cbnz	r2, 800f294 <_realloc_r+0x20>
 800f28a:	f7ff fddb 	bl	800ee44 <_free_r>
 800f28e:	4625      	mov	r5, r4
 800f290:	4628      	mov	r0, r5
 800f292:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f294:	f000 faa6 	bl	800f7e4 <_malloc_usable_size_r>
 800f298:	42a0      	cmp	r0, r4
 800f29a:	d20f      	bcs.n	800f2bc <_realloc_r+0x48>
 800f29c:	4621      	mov	r1, r4
 800f29e:	4638      	mov	r0, r7
 800f2a0:	f7fd fc50 	bl	800cb44 <_malloc_r>
 800f2a4:	4605      	mov	r5, r0
 800f2a6:	2800      	cmp	r0, #0
 800f2a8:	d0f2      	beq.n	800f290 <_realloc_r+0x1c>
 800f2aa:	4631      	mov	r1, r6
 800f2ac:	4622      	mov	r2, r4
 800f2ae:	f7fd fc32 	bl	800cb16 <memcpy>
 800f2b2:	4631      	mov	r1, r6
 800f2b4:	4638      	mov	r0, r7
 800f2b6:	f7ff fdc5 	bl	800ee44 <_free_r>
 800f2ba:	e7e9      	b.n	800f290 <_realloc_r+0x1c>
 800f2bc:	4635      	mov	r5, r6
 800f2be:	e7e7      	b.n	800f290 <_realloc_r+0x1c>

0800f2c0 <__sfputc_r>:
 800f2c0:	6893      	ldr	r3, [r2, #8]
 800f2c2:	3b01      	subs	r3, #1
 800f2c4:	2b00      	cmp	r3, #0
 800f2c6:	b410      	push	{r4}
 800f2c8:	6093      	str	r3, [r2, #8]
 800f2ca:	da07      	bge.n	800f2dc <__sfputc_r+0x1c>
 800f2cc:	6994      	ldr	r4, [r2, #24]
 800f2ce:	42a3      	cmp	r3, r4
 800f2d0:	db01      	blt.n	800f2d6 <__sfputc_r+0x16>
 800f2d2:	290a      	cmp	r1, #10
 800f2d4:	d102      	bne.n	800f2dc <__sfputc_r+0x1c>
 800f2d6:	bc10      	pop	{r4}
 800f2d8:	f000 b94a 	b.w	800f570 <__swbuf_r>
 800f2dc:	6813      	ldr	r3, [r2, #0]
 800f2de:	1c58      	adds	r0, r3, #1
 800f2e0:	6010      	str	r0, [r2, #0]
 800f2e2:	7019      	strb	r1, [r3, #0]
 800f2e4:	4608      	mov	r0, r1
 800f2e6:	bc10      	pop	{r4}
 800f2e8:	4770      	bx	lr

0800f2ea <__sfputs_r>:
 800f2ea:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f2ec:	4606      	mov	r6, r0
 800f2ee:	460f      	mov	r7, r1
 800f2f0:	4614      	mov	r4, r2
 800f2f2:	18d5      	adds	r5, r2, r3
 800f2f4:	42ac      	cmp	r4, r5
 800f2f6:	d101      	bne.n	800f2fc <__sfputs_r+0x12>
 800f2f8:	2000      	movs	r0, #0
 800f2fa:	e007      	b.n	800f30c <__sfputs_r+0x22>
 800f2fc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f300:	463a      	mov	r2, r7
 800f302:	4630      	mov	r0, r6
 800f304:	f7ff ffdc 	bl	800f2c0 <__sfputc_r>
 800f308:	1c43      	adds	r3, r0, #1
 800f30a:	d1f3      	bne.n	800f2f4 <__sfputs_r+0xa>
 800f30c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800f310 <_vfiprintf_r>:
 800f310:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f314:	460d      	mov	r5, r1
 800f316:	b09d      	sub	sp, #116	; 0x74
 800f318:	4614      	mov	r4, r2
 800f31a:	4698      	mov	r8, r3
 800f31c:	4606      	mov	r6, r0
 800f31e:	b118      	cbz	r0, 800f328 <_vfiprintf_r+0x18>
 800f320:	6983      	ldr	r3, [r0, #24]
 800f322:	b90b      	cbnz	r3, 800f328 <_vfiprintf_r+0x18>
 800f324:	f7fd fb32 	bl	800c98c <__sinit>
 800f328:	4b89      	ldr	r3, [pc, #548]	; (800f550 <_vfiprintf_r+0x240>)
 800f32a:	429d      	cmp	r5, r3
 800f32c:	d11b      	bne.n	800f366 <_vfiprintf_r+0x56>
 800f32e:	6875      	ldr	r5, [r6, #4]
 800f330:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800f332:	07d9      	lsls	r1, r3, #31
 800f334:	d405      	bmi.n	800f342 <_vfiprintf_r+0x32>
 800f336:	89ab      	ldrh	r3, [r5, #12]
 800f338:	059a      	lsls	r2, r3, #22
 800f33a:	d402      	bmi.n	800f342 <_vfiprintf_r+0x32>
 800f33c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800f33e:	f7fd fbe8 	bl	800cb12 <__retarget_lock_acquire_recursive>
 800f342:	89ab      	ldrh	r3, [r5, #12]
 800f344:	071b      	lsls	r3, r3, #28
 800f346:	d501      	bpl.n	800f34c <_vfiprintf_r+0x3c>
 800f348:	692b      	ldr	r3, [r5, #16]
 800f34a:	b9eb      	cbnz	r3, 800f388 <_vfiprintf_r+0x78>
 800f34c:	4629      	mov	r1, r5
 800f34e:	4630      	mov	r0, r6
 800f350:	f000 f96e 	bl	800f630 <__swsetup_r>
 800f354:	b1c0      	cbz	r0, 800f388 <_vfiprintf_r+0x78>
 800f356:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800f358:	07dc      	lsls	r4, r3, #31
 800f35a:	d50e      	bpl.n	800f37a <_vfiprintf_r+0x6a>
 800f35c:	f04f 30ff 	mov.w	r0, #4294967295
 800f360:	b01d      	add	sp, #116	; 0x74
 800f362:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f366:	4b7b      	ldr	r3, [pc, #492]	; (800f554 <_vfiprintf_r+0x244>)
 800f368:	429d      	cmp	r5, r3
 800f36a:	d101      	bne.n	800f370 <_vfiprintf_r+0x60>
 800f36c:	68b5      	ldr	r5, [r6, #8]
 800f36e:	e7df      	b.n	800f330 <_vfiprintf_r+0x20>
 800f370:	4b79      	ldr	r3, [pc, #484]	; (800f558 <_vfiprintf_r+0x248>)
 800f372:	429d      	cmp	r5, r3
 800f374:	bf08      	it	eq
 800f376:	68f5      	ldreq	r5, [r6, #12]
 800f378:	e7da      	b.n	800f330 <_vfiprintf_r+0x20>
 800f37a:	89ab      	ldrh	r3, [r5, #12]
 800f37c:	0598      	lsls	r0, r3, #22
 800f37e:	d4ed      	bmi.n	800f35c <_vfiprintf_r+0x4c>
 800f380:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800f382:	f7fd fbc7 	bl	800cb14 <__retarget_lock_release_recursive>
 800f386:	e7e9      	b.n	800f35c <_vfiprintf_r+0x4c>
 800f388:	2300      	movs	r3, #0
 800f38a:	9309      	str	r3, [sp, #36]	; 0x24
 800f38c:	2320      	movs	r3, #32
 800f38e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800f392:	f8cd 800c 	str.w	r8, [sp, #12]
 800f396:	2330      	movs	r3, #48	; 0x30
 800f398:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800f55c <_vfiprintf_r+0x24c>
 800f39c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800f3a0:	f04f 0901 	mov.w	r9, #1
 800f3a4:	4623      	mov	r3, r4
 800f3a6:	469a      	mov	sl, r3
 800f3a8:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f3ac:	b10a      	cbz	r2, 800f3b2 <_vfiprintf_r+0xa2>
 800f3ae:	2a25      	cmp	r2, #37	; 0x25
 800f3b0:	d1f9      	bne.n	800f3a6 <_vfiprintf_r+0x96>
 800f3b2:	ebba 0b04 	subs.w	fp, sl, r4
 800f3b6:	d00b      	beq.n	800f3d0 <_vfiprintf_r+0xc0>
 800f3b8:	465b      	mov	r3, fp
 800f3ba:	4622      	mov	r2, r4
 800f3bc:	4629      	mov	r1, r5
 800f3be:	4630      	mov	r0, r6
 800f3c0:	f7ff ff93 	bl	800f2ea <__sfputs_r>
 800f3c4:	3001      	adds	r0, #1
 800f3c6:	f000 80aa 	beq.w	800f51e <_vfiprintf_r+0x20e>
 800f3ca:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f3cc:	445a      	add	r2, fp
 800f3ce:	9209      	str	r2, [sp, #36]	; 0x24
 800f3d0:	f89a 3000 	ldrb.w	r3, [sl]
 800f3d4:	2b00      	cmp	r3, #0
 800f3d6:	f000 80a2 	beq.w	800f51e <_vfiprintf_r+0x20e>
 800f3da:	2300      	movs	r3, #0
 800f3dc:	f04f 32ff 	mov.w	r2, #4294967295
 800f3e0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f3e4:	f10a 0a01 	add.w	sl, sl, #1
 800f3e8:	9304      	str	r3, [sp, #16]
 800f3ea:	9307      	str	r3, [sp, #28]
 800f3ec:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800f3f0:	931a      	str	r3, [sp, #104]	; 0x68
 800f3f2:	4654      	mov	r4, sl
 800f3f4:	2205      	movs	r2, #5
 800f3f6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f3fa:	4858      	ldr	r0, [pc, #352]	; (800f55c <_vfiprintf_r+0x24c>)
 800f3fc:	f7f0 fec8 	bl	8000190 <memchr>
 800f400:	9a04      	ldr	r2, [sp, #16]
 800f402:	b9d8      	cbnz	r0, 800f43c <_vfiprintf_r+0x12c>
 800f404:	06d1      	lsls	r1, r2, #27
 800f406:	bf44      	itt	mi
 800f408:	2320      	movmi	r3, #32
 800f40a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f40e:	0713      	lsls	r3, r2, #28
 800f410:	bf44      	itt	mi
 800f412:	232b      	movmi	r3, #43	; 0x2b
 800f414:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f418:	f89a 3000 	ldrb.w	r3, [sl]
 800f41c:	2b2a      	cmp	r3, #42	; 0x2a
 800f41e:	d015      	beq.n	800f44c <_vfiprintf_r+0x13c>
 800f420:	9a07      	ldr	r2, [sp, #28]
 800f422:	4654      	mov	r4, sl
 800f424:	2000      	movs	r0, #0
 800f426:	f04f 0c0a 	mov.w	ip, #10
 800f42a:	4621      	mov	r1, r4
 800f42c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f430:	3b30      	subs	r3, #48	; 0x30
 800f432:	2b09      	cmp	r3, #9
 800f434:	d94e      	bls.n	800f4d4 <_vfiprintf_r+0x1c4>
 800f436:	b1b0      	cbz	r0, 800f466 <_vfiprintf_r+0x156>
 800f438:	9207      	str	r2, [sp, #28]
 800f43a:	e014      	b.n	800f466 <_vfiprintf_r+0x156>
 800f43c:	eba0 0308 	sub.w	r3, r0, r8
 800f440:	fa09 f303 	lsl.w	r3, r9, r3
 800f444:	4313      	orrs	r3, r2
 800f446:	9304      	str	r3, [sp, #16]
 800f448:	46a2      	mov	sl, r4
 800f44a:	e7d2      	b.n	800f3f2 <_vfiprintf_r+0xe2>
 800f44c:	9b03      	ldr	r3, [sp, #12]
 800f44e:	1d19      	adds	r1, r3, #4
 800f450:	681b      	ldr	r3, [r3, #0]
 800f452:	9103      	str	r1, [sp, #12]
 800f454:	2b00      	cmp	r3, #0
 800f456:	bfbb      	ittet	lt
 800f458:	425b      	neglt	r3, r3
 800f45a:	f042 0202 	orrlt.w	r2, r2, #2
 800f45e:	9307      	strge	r3, [sp, #28]
 800f460:	9307      	strlt	r3, [sp, #28]
 800f462:	bfb8      	it	lt
 800f464:	9204      	strlt	r2, [sp, #16]
 800f466:	7823      	ldrb	r3, [r4, #0]
 800f468:	2b2e      	cmp	r3, #46	; 0x2e
 800f46a:	d10c      	bne.n	800f486 <_vfiprintf_r+0x176>
 800f46c:	7863      	ldrb	r3, [r4, #1]
 800f46e:	2b2a      	cmp	r3, #42	; 0x2a
 800f470:	d135      	bne.n	800f4de <_vfiprintf_r+0x1ce>
 800f472:	9b03      	ldr	r3, [sp, #12]
 800f474:	1d1a      	adds	r2, r3, #4
 800f476:	681b      	ldr	r3, [r3, #0]
 800f478:	9203      	str	r2, [sp, #12]
 800f47a:	2b00      	cmp	r3, #0
 800f47c:	bfb8      	it	lt
 800f47e:	f04f 33ff 	movlt.w	r3, #4294967295
 800f482:	3402      	adds	r4, #2
 800f484:	9305      	str	r3, [sp, #20]
 800f486:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800f56c <_vfiprintf_r+0x25c>
 800f48a:	7821      	ldrb	r1, [r4, #0]
 800f48c:	2203      	movs	r2, #3
 800f48e:	4650      	mov	r0, sl
 800f490:	f7f0 fe7e 	bl	8000190 <memchr>
 800f494:	b140      	cbz	r0, 800f4a8 <_vfiprintf_r+0x198>
 800f496:	2340      	movs	r3, #64	; 0x40
 800f498:	eba0 000a 	sub.w	r0, r0, sl
 800f49c:	fa03 f000 	lsl.w	r0, r3, r0
 800f4a0:	9b04      	ldr	r3, [sp, #16]
 800f4a2:	4303      	orrs	r3, r0
 800f4a4:	3401      	adds	r4, #1
 800f4a6:	9304      	str	r3, [sp, #16]
 800f4a8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f4ac:	482c      	ldr	r0, [pc, #176]	; (800f560 <_vfiprintf_r+0x250>)
 800f4ae:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800f4b2:	2206      	movs	r2, #6
 800f4b4:	f7f0 fe6c 	bl	8000190 <memchr>
 800f4b8:	2800      	cmp	r0, #0
 800f4ba:	d03f      	beq.n	800f53c <_vfiprintf_r+0x22c>
 800f4bc:	4b29      	ldr	r3, [pc, #164]	; (800f564 <_vfiprintf_r+0x254>)
 800f4be:	bb1b      	cbnz	r3, 800f508 <_vfiprintf_r+0x1f8>
 800f4c0:	9b03      	ldr	r3, [sp, #12]
 800f4c2:	3307      	adds	r3, #7
 800f4c4:	f023 0307 	bic.w	r3, r3, #7
 800f4c8:	3308      	adds	r3, #8
 800f4ca:	9303      	str	r3, [sp, #12]
 800f4cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f4ce:	443b      	add	r3, r7
 800f4d0:	9309      	str	r3, [sp, #36]	; 0x24
 800f4d2:	e767      	b.n	800f3a4 <_vfiprintf_r+0x94>
 800f4d4:	fb0c 3202 	mla	r2, ip, r2, r3
 800f4d8:	460c      	mov	r4, r1
 800f4da:	2001      	movs	r0, #1
 800f4dc:	e7a5      	b.n	800f42a <_vfiprintf_r+0x11a>
 800f4de:	2300      	movs	r3, #0
 800f4e0:	3401      	adds	r4, #1
 800f4e2:	9305      	str	r3, [sp, #20]
 800f4e4:	4619      	mov	r1, r3
 800f4e6:	f04f 0c0a 	mov.w	ip, #10
 800f4ea:	4620      	mov	r0, r4
 800f4ec:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f4f0:	3a30      	subs	r2, #48	; 0x30
 800f4f2:	2a09      	cmp	r2, #9
 800f4f4:	d903      	bls.n	800f4fe <_vfiprintf_r+0x1ee>
 800f4f6:	2b00      	cmp	r3, #0
 800f4f8:	d0c5      	beq.n	800f486 <_vfiprintf_r+0x176>
 800f4fa:	9105      	str	r1, [sp, #20]
 800f4fc:	e7c3      	b.n	800f486 <_vfiprintf_r+0x176>
 800f4fe:	fb0c 2101 	mla	r1, ip, r1, r2
 800f502:	4604      	mov	r4, r0
 800f504:	2301      	movs	r3, #1
 800f506:	e7f0      	b.n	800f4ea <_vfiprintf_r+0x1da>
 800f508:	ab03      	add	r3, sp, #12
 800f50a:	9300      	str	r3, [sp, #0]
 800f50c:	462a      	mov	r2, r5
 800f50e:	4b16      	ldr	r3, [pc, #88]	; (800f568 <_vfiprintf_r+0x258>)
 800f510:	a904      	add	r1, sp, #16
 800f512:	4630      	mov	r0, r6
 800f514:	f7fd fc0e 	bl	800cd34 <_printf_float>
 800f518:	4607      	mov	r7, r0
 800f51a:	1c78      	adds	r0, r7, #1
 800f51c:	d1d6      	bne.n	800f4cc <_vfiprintf_r+0x1bc>
 800f51e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800f520:	07d9      	lsls	r1, r3, #31
 800f522:	d405      	bmi.n	800f530 <_vfiprintf_r+0x220>
 800f524:	89ab      	ldrh	r3, [r5, #12]
 800f526:	059a      	lsls	r2, r3, #22
 800f528:	d402      	bmi.n	800f530 <_vfiprintf_r+0x220>
 800f52a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800f52c:	f7fd faf2 	bl	800cb14 <__retarget_lock_release_recursive>
 800f530:	89ab      	ldrh	r3, [r5, #12]
 800f532:	065b      	lsls	r3, r3, #25
 800f534:	f53f af12 	bmi.w	800f35c <_vfiprintf_r+0x4c>
 800f538:	9809      	ldr	r0, [sp, #36]	; 0x24
 800f53a:	e711      	b.n	800f360 <_vfiprintf_r+0x50>
 800f53c:	ab03      	add	r3, sp, #12
 800f53e:	9300      	str	r3, [sp, #0]
 800f540:	462a      	mov	r2, r5
 800f542:	4b09      	ldr	r3, [pc, #36]	; (800f568 <_vfiprintf_r+0x258>)
 800f544:	a904      	add	r1, sp, #16
 800f546:	4630      	mov	r0, r6
 800f548:	f7fd fe8c 	bl	800d264 <_printf_i>
 800f54c:	e7e4      	b.n	800f518 <_vfiprintf_r+0x208>
 800f54e:	bf00      	nop
 800f550:	0800fec0 	.word	0x0800fec0
 800f554:	0800fee0 	.word	0x0800fee0
 800f558:	0800fea0 	.word	0x0800fea0
 800f55c:	0801022c 	.word	0x0801022c
 800f560:	08010236 	.word	0x08010236
 800f564:	0800cd35 	.word	0x0800cd35
 800f568:	0800f2eb 	.word	0x0800f2eb
 800f56c:	08010232 	.word	0x08010232

0800f570 <__swbuf_r>:
 800f570:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f572:	460e      	mov	r6, r1
 800f574:	4614      	mov	r4, r2
 800f576:	4605      	mov	r5, r0
 800f578:	b118      	cbz	r0, 800f582 <__swbuf_r+0x12>
 800f57a:	6983      	ldr	r3, [r0, #24]
 800f57c:	b90b      	cbnz	r3, 800f582 <__swbuf_r+0x12>
 800f57e:	f7fd fa05 	bl	800c98c <__sinit>
 800f582:	4b21      	ldr	r3, [pc, #132]	; (800f608 <__swbuf_r+0x98>)
 800f584:	429c      	cmp	r4, r3
 800f586:	d12b      	bne.n	800f5e0 <__swbuf_r+0x70>
 800f588:	686c      	ldr	r4, [r5, #4]
 800f58a:	69a3      	ldr	r3, [r4, #24]
 800f58c:	60a3      	str	r3, [r4, #8]
 800f58e:	89a3      	ldrh	r3, [r4, #12]
 800f590:	071a      	lsls	r2, r3, #28
 800f592:	d52f      	bpl.n	800f5f4 <__swbuf_r+0x84>
 800f594:	6923      	ldr	r3, [r4, #16]
 800f596:	b36b      	cbz	r3, 800f5f4 <__swbuf_r+0x84>
 800f598:	6923      	ldr	r3, [r4, #16]
 800f59a:	6820      	ldr	r0, [r4, #0]
 800f59c:	1ac0      	subs	r0, r0, r3
 800f59e:	6963      	ldr	r3, [r4, #20]
 800f5a0:	b2f6      	uxtb	r6, r6
 800f5a2:	4283      	cmp	r3, r0
 800f5a4:	4637      	mov	r7, r6
 800f5a6:	dc04      	bgt.n	800f5b2 <__swbuf_r+0x42>
 800f5a8:	4621      	mov	r1, r4
 800f5aa:	4628      	mov	r0, r5
 800f5ac:	f7ff f858 	bl	800e660 <_fflush_r>
 800f5b0:	bb30      	cbnz	r0, 800f600 <__swbuf_r+0x90>
 800f5b2:	68a3      	ldr	r3, [r4, #8]
 800f5b4:	3b01      	subs	r3, #1
 800f5b6:	60a3      	str	r3, [r4, #8]
 800f5b8:	6823      	ldr	r3, [r4, #0]
 800f5ba:	1c5a      	adds	r2, r3, #1
 800f5bc:	6022      	str	r2, [r4, #0]
 800f5be:	701e      	strb	r6, [r3, #0]
 800f5c0:	6963      	ldr	r3, [r4, #20]
 800f5c2:	3001      	adds	r0, #1
 800f5c4:	4283      	cmp	r3, r0
 800f5c6:	d004      	beq.n	800f5d2 <__swbuf_r+0x62>
 800f5c8:	89a3      	ldrh	r3, [r4, #12]
 800f5ca:	07db      	lsls	r3, r3, #31
 800f5cc:	d506      	bpl.n	800f5dc <__swbuf_r+0x6c>
 800f5ce:	2e0a      	cmp	r6, #10
 800f5d0:	d104      	bne.n	800f5dc <__swbuf_r+0x6c>
 800f5d2:	4621      	mov	r1, r4
 800f5d4:	4628      	mov	r0, r5
 800f5d6:	f7ff f843 	bl	800e660 <_fflush_r>
 800f5da:	b988      	cbnz	r0, 800f600 <__swbuf_r+0x90>
 800f5dc:	4638      	mov	r0, r7
 800f5de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f5e0:	4b0a      	ldr	r3, [pc, #40]	; (800f60c <__swbuf_r+0x9c>)
 800f5e2:	429c      	cmp	r4, r3
 800f5e4:	d101      	bne.n	800f5ea <__swbuf_r+0x7a>
 800f5e6:	68ac      	ldr	r4, [r5, #8]
 800f5e8:	e7cf      	b.n	800f58a <__swbuf_r+0x1a>
 800f5ea:	4b09      	ldr	r3, [pc, #36]	; (800f610 <__swbuf_r+0xa0>)
 800f5ec:	429c      	cmp	r4, r3
 800f5ee:	bf08      	it	eq
 800f5f0:	68ec      	ldreq	r4, [r5, #12]
 800f5f2:	e7ca      	b.n	800f58a <__swbuf_r+0x1a>
 800f5f4:	4621      	mov	r1, r4
 800f5f6:	4628      	mov	r0, r5
 800f5f8:	f000 f81a 	bl	800f630 <__swsetup_r>
 800f5fc:	2800      	cmp	r0, #0
 800f5fe:	d0cb      	beq.n	800f598 <__swbuf_r+0x28>
 800f600:	f04f 37ff 	mov.w	r7, #4294967295
 800f604:	e7ea      	b.n	800f5dc <__swbuf_r+0x6c>
 800f606:	bf00      	nop
 800f608:	0800fec0 	.word	0x0800fec0
 800f60c:	0800fee0 	.word	0x0800fee0
 800f610:	0800fea0 	.word	0x0800fea0

0800f614 <__ascii_wctomb>:
 800f614:	4603      	mov	r3, r0
 800f616:	4608      	mov	r0, r1
 800f618:	b141      	cbz	r1, 800f62c <__ascii_wctomb+0x18>
 800f61a:	2aff      	cmp	r2, #255	; 0xff
 800f61c:	d904      	bls.n	800f628 <__ascii_wctomb+0x14>
 800f61e:	228a      	movs	r2, #138	; 0x8a
 800f620:	601a      	str	r2, [r3, #0]
 800f622:	f04f 30ff 	mov.w	r0, #4294967295
 800f626:	4770      	bx	lr
 800f628:	700a      	strb	r2, [r1, #0]
 800f62a:	2001      	movs	r0, #1
 800f62c:	4770      	bx	lr
	...

0800f630 <__swsetup_r>:
 800f630:	4b32      	ldr	r3, [pc, #200]	; (800f6fc <__swsetup_r+0xcc>)
 800f632:	b570      	push	{r4, r5, r6, lr}
 800f634:	681d      	ldr	r5, [r3, #0]
 800f636:	4606      	mov	r6, r0
 800f638:	460c      	mov	r4, r1
 800f63a:	b125      	cbz	r5, 800f646 <__swsetup_r+0x16>
 800f63c:	69ab      	ldr	r3, [r5, #24]
 800f63e:	b913      	cbnz	r3, 800f646 <__swsetup_r+0x16>
 800f640:	4628      	mov	r0, r5
 800f642:	f7fd f9a3 	bl	800c98c <__sinit>
 800f646:	4b2e      	ldr	r3, [pc, #184]	; (800f700 <__swsetup_r+0xd0>)
 800f648:	429c      	cmp	r4, r3
 800f64a:	d10f      	bne.n	800f66c <__swsetup_r+0x3c>
 800f64c:	686c      	ldr	r4, [r5, #4]
 800f64e:	89a3      	ldrh	r3, [r4, #12]
 800f650:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800f654:	0719      	lsls	r1, r3, #28
 800f656:	d42c      	bmi.n	800f6b2 <__swsetup_r+0x82>
 800f658:	06dd      	lsls	r5, r3, #27
 800f65a:	d411      	bmi.n	800f680 <__swsetup_r+0x50>
 800f65c:	2309      	movs	r3, #9
 800f65e:	6033      	str	r3, [r6, #0]
 800f660:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800f664:	81a3      	strh	r3, [r4, #12]
 800f666:	f04f 30ff 	mov.w	r0, #4294967295
 800f66a:	e03e      	b.n	800f6ea <__swsetup_r+0xba>
 800f66c:	4b25      	ldr	r3, [pc, #148]	; (800f704 <__swsetup_r+0xd4>)
 800f66e:	429c      	cmp	r4, r3
 800f670:	d101      	bne.n	800f676 <__swsetup_r+0x46>
 800f672:	68ac      	ldr	r4, [r5, #8]
 800f674:	e7eb      	b.n	800f64e <__swsetup_r+0x1e>
 800f676:	4b24      	ldr	r3, [pc, #144]	; (800f708 <__swsetup_r+0xd8>)
 800f678:	429c      	cmp	r4, r3
 800f67a:	bf08      	it	eq
 800f67c:	68ec      	ldreq	r4, [r5, #12]
 800f67e:	e7e6      	b.n	800f64e <__swsetup_r+0x1e>
 800f680:	0758      	lsls	r0, r3, #29
 800f682:	d512      	bpl.n	800f6aa <__swsetup_r+0x7a>
 800f684:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800f686:	b141      	cbz	r1, 800f69a <__swsetup_r+0x6a>
 800f688:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800f68c:	4299      	cmp	r1, r3
 800f68e:	d002      	beq.n	800f696 <__swsetup_r+0x66>
 800f690:	4630      	mov	r0, r6
 800f692:	f7ff fbd7 	bl	800ee44 <_free_r>
 800f696:	2300      	movs	r3, #0
 800f698:	6363      	str	r3, [r4, #52]	; 0x34
 800f69a:	89a3      	ldrh	r3, [r4, #12]
 800f69c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800f6a0:	81a3      	strh	r3, [r4, #12]
 800f6a2:	2300      	movs	r3, #0
 800f6a4:	6063      	str	r3, [r4, #4]
 800f6a6:	6923      	ldr	r3, [r4, #16]
 800f6a8:	6023      	str	r3, [r4, #0]
 800f6aa:	89a3      	ldrh	r3, [r4, #12]
 800f6ac:	f043 0308 	orr.w	r3, r3, #8
 800f6b0:	81a3      	strh	r3, [r4, #12]
 800f6b2:	6923      	ldr	r3, [r4, #16]
 800f6b4:	b94b      	cbnz	r3, 800f6ca <__swsetup_r+0x9a>
 800f6b6:	89a3      	ldrh	r3, [r4, #12]
 800f6b8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800f6bc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800f6c0:	d003      	beq.n	800f6ca <__swsetup_r+0x9a>
 800f6c2:	4621      	mov	r1, r4
 800f6c4:	4630      	mov	r0, r6
 800f6c6:	f000 f84d 	bl	800f764 <__smakebuf_r>
 800f6ca:	89a0      	ldrh	r0, [r4, #12]
 800f6cc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800f6d0:	f010 0301 	ands.w	r3, r0, #1
 800f6d4:	d00a      	beq.n	800f6ec <__swsetup_r+0xbc>
 800f6d6:	2300      	movs	r3, #0
 800f6d8:	60a3      	str	r3, [r4, #8]
 800f6da:	6963      	ldr	r3, [r4, #20]
 800f6dc:	425b      	negs	r3, r3
 800f6de:	61a3      	str	r3, [r4, #24]
 800f6e0:	6923      	ldr	r3, [r4, #16]
 800f6e2:	b943      	cbnz	r3, 800f6f6 <__swsetup_r+0xc6>
 800f6e4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800f6e8:	d1ba      	bne.n	800f660 <__swsetup_r+0x30>
 800f6ea:	bd70      	pop	{r4, r5, r6, pc}
 800f6ec:	0781      	lsls	r1, r0, #30
 800f6ee:	bf58      	it	pl
 800f6f0:	6963      	ldrpl	r3, [r4, #20]
 800f6f2:	60a3      	str	r3, [r4, #8]
 800f6f4:	e7f4      	b.n	800f6e0 <__swsetup_r+0xb0>
 800f6f6:	2000      	movs	r0, #0
 800f6f8:	e7f7      	b.n	800f6ea <__swsetup_r+0xba>
 800f6fa:	bf00      	nop
 800f6fc:	20000074 	.word	0x20000074
 800f700:	0800fec0 	.word	0x0800fec0
 800f704:	0800fee0 	.word	0x0800fee0
 800f708:	0800fea0 	.word	0x0800fea0

0800f70c <abort>:
 800f70c:	b508      	push	{r3, lr}
 800f70e:	2006      	movs	r0, #6
 800f710:	f000 f898 	bl	800f844 <raise>
 800f714:	2001      	movs	r0, #1
 800f716:	f7f1 fdcb 	bl	80012b0 <_exit>

0800f71a <__swhatbuf_r>:
 800f71a:	b570      	push	{r4, r5, r6, lr}
 800f71c:	460e      	mov	r6, r1
 800f71e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f722:	2900      	cmp	r1, #0
 800f724:	b096      	sub	sp, #88	; 0x58
 800f726:	4614      	mov	r4, r2
 800f728:	461d      	mov	r5, r3
 800f72a:	da07      	bge.n	800f73c <__swhatbuf_r+0x22>
 800f72c:	2300      	movs	r3, #0
 800f72e:	602b      	str	r3, [r5, #0]
 800f730:	89b3      	ldrh	r3, [r6, #12]
 800f732:	061a      	lsls	r2, r3, #24
 800f734:	d410      	bmi.n	800f758 <__swhatbuf_r+0x3e>
 800f736:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800f73a:	e00e      	b.n	800f75a <__swhatbuf_r+0x40>
 800f73c:	466a      	mov	r2, sp
 800f73e:	f000 f89d 	bl	800f87c <_fstat_r>
 800f742:	2800      	cmp	r0, #0
 800f744:	dbf2      	blt.n	800f72c <__swhatbuf_r+0x12>
 800f746:	9a01      	ldr	r2, [sp, #4]
 800f748:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800f74c:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800f750:	425a      	negs	r2, r3
 800f752:	415a      	adcs	r2, r3
 800f754:	602a      	str	r2, [r5, #0]
 800f756:	e7ee      	b.n	800f736 <__swhatbuf_r+0x1c>
 800f758:	2340      	movs	r3, #64	; 0x40
 800f75a:	2000      	movs	r0, #0
 800f75c:	6023      	str	r3, [r4, #0]
 800f75e:	b016      	add	sp, #88	; 0x58
 800f760:	bd70      	pop	{r4, r5, r6, pc}
	...

0800f764 <__smakebuf_r>:
 800f764:	898b      	ldrh	r3, [r1, #12]
 800f766:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800f768:	079d      	lsls	r5, r3, #30
 800f76a:	4606      	mov	r6, r0
 800f76c:	460c      	mov	r4, r1
 800f76e:	d507      	bpl.n	800f780 <__smakebuf_r+0x1c>
 800f770:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800f774:	6023      	str	r3, [r4, #0]
 800f776:	6123      	str	r3, [r4, #16]
 800f778:	2301      	movs	r3, #1
 800f77a:	6163      	str	r3, [r4, #20]
 800f77c:	b002      	add	sp, #8
 800f77e:	bd70      	pop	{r4, r5, r6, pc}
 800f780:	ab01      	add	r3, sp, #4
 800f782:	466a      	mov	r2, sp
 800f784:	f7ff ffc9 	bl	800f71a <__swhatbuf_r>
 800f788:	9900      	ldr	r1, [sp, #0]
 800f78a:	4605      	mov	r5, r0
 800f78c:	4630      	mov	r0, r6
 800f78e:	f7fd f9d9 	bl	800cb44 <_malloc_r>
 800f792:	b948      	cbnz	r0, 800f7a8 <__smakebuf_r+0x44>
 800f794:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f798:	059a      	lsls	r2, r3, #22
 800f79a:	d4ef      	bmi.n	800f77c <__smakebuf_r+0x18>
 800f79c:	f023 0303 	bic.w	r3, r3, #3
 800f7a0:	f043 0302 	orr.w	r3, r3, #2
 800f7a4:	81a3      	strh	r3, [r4, #12]
 800f7a6:	e7e3      	b.n	800f770 <__smakebuf_r+0xc>
 800f7a8:	4b0d      	ldr	r3, [pc, #52]	; (800f7e0 <__smakebuf_r+0x7c>)
 800f7aa:	62b3      	str	r3, [r6, #40]	; 0x28
 800f7ac:	89a3      	ldrh	r3, [r4, #12]
 800f7ae:	6020      	str	r0, [r4, #0]
 800f7b0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f7b4:	81a3      	strh	r3, [r4, #12]
 800f7b6:	9b00      	ldr	r3, [sp, #0]
 800f7b8:	6163      	str	r3, [r4, #20]
 800f7ba:	9b01      	ldr	r3, [sp, #4]
 800f7bc:	6120      	str	r0, [r4, #16]
 800f7be:	b15b      	cbz	r3, 800f7d8 <__smakebuf_r+0x74>
 800f7c0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f7c4:	4630      	mov	r0, r6
 800f7c6:	f000 f86b 	bl	800f8a0 <_isatty_r>
 800f7ca:	b128      	cbz	r0, 800f7d8 <__smakebuf_r+0x74>
 800f7cc:	89a3      	ldrh	r3, [r4, #12]
 800f7ce:	f023 0303 	bic.w	r3, r3, #3
 800f7d2:	f043 0301 	orr.w	r3, r3, #1
 800f7d6:	81a3      	strh	r3, [r4, #12]
 800f7d8:	89a0      	ldrh	r0, [r4, #12]
 800f7da:	4305      	orrs	r5, r0
 800f7dc:	81a5      	strh	r5, [r4, #12]
 800f7de:	e7cd      	b.n	800f77c <__smakebuf_r+0x18>
 800f7e0:	0800c925 	.word	0x0800c925

0800f7e4 <_malloc_usable_size_r>:
 800f7e4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f7e8:	1f18      	subs	r0, r3, #4
 800f7ea:	2b00      	cmp	r3, #0
 800f7ec:	bfbc      	itt	lt
 800f7ee:	580b      	ldrlt	r3, [r1, r0]
 800f7f0:	18c0      	addlt	r0, r0, r3
 800f7f2:	4770      	bx	lr

0800f7f4 <_raise_r>:
 800f7f4:	291f      	cmp	r1, #31
 800f7f6:	b538      	push	{r3, r4, r5, lr}
 800f7f8:	4604      	mov	r4, r0
 800f7fa:	460d      	mov	r5, r1
 800f7fc:	d904      	bls.n	800f808 <_raise_r+0x14>
 800f7fe:	2316      	movs	r3, #22
 800f800:	6003      	str	r3, [r0, #0]
 800f802:	f04f 30ff 	mov.w	r0, #4294967295
 800f806:	bd38      	pop	{r3, r4, r5, pc}
 800f808:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800f80a:	b112      	cbz	r2, 800f812 <_raise_r+0x1e>
 800f80c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800f810:	b94b      	cbnz	r3, 800f826 <_raise_r+0x32>
 800f812:	4620      	mov	r0, r4
 800f814:	f000 f830 	bl	800f878 <_getpid_r>
 800f818:	462a      	mov	r2, r5
 800f81a:	4601      	mov	r1, r0
 800f81c:	4620      	mov	r0, r4
 800f81e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f822:	f000 b817 	b.w	800f854 <_kill_r>
 800f826:	2b01      	cmp	r3, #1
 800f828:	d00a      	beq.n	800f840 <_raise_r+0x4c>
 800f82a:	1c59      	adds	r1, r3, #1
 800f82c:	d103      	bne.n	800f836 <_raise_r+0x42>
 800f82e:	2316      	movs	r3, #22
 800f830:	6003      	str	r3, [r0, #0]
 800f832:	2001      	movs	r0, #1
 800f834:	e7e7      	b.n	800f806 <_raise_r+0x12>
 800f836:	2400      	movs	r4, #0
 800f838:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800f83c:	4628      	mov	r0, r5
 800f83e:	4798      	blx	r3
 800f840:	2000      	movs	r0, #0
 800f842:	e7e0      	b.n	800f806 <_raise_r+0x12>

0800f844 <raise>:
 800f844:	4b02      	ldr	r3, [pc, #8]	; (800f850 <raise+0xc>)
 800f846:	4601      	mov	r1, r0
 800f848:	6818      	ldr	r0, [r3, #0]
 800f84a:	f7ff bfd3 	b.w	800f7f4 <_raise_r>
 800f84e:	bf00      	nop
 800f850:	20000074 	.word	0x20000074

0800f854 <_kill_r>:
 800f854:	b538      	push	{r3, r4, r5, lr}
 800f856:	4d07      	ldr	r5, [pc, #28]	; (800f874 <_kill_r+0x20>)
 800f858:	2300      	movs	r3, #0
 800f85a:	4604      	mov	r4, r0
 800f85c:	4608      	mov	r0, r1
 800f85e:	4611      	mov	r1, r2
 800f860:	602b      	str	r3, [r5, #0]
 800f862:	f7f1 fd15 	bl	8001290 <_kill>
 800f866:	1c43      	adds	r3, r0, #1
 800f868:	d102      	bne.n	800f870 <_kill_r+0x1c>
 800f86a:	682b      	ldr	r3, [r5, #0]
 800f86c:	b103      	cbz	r3, 800f870 <_kill_r+0x1c>
 800f86e:	6023      	str	r3, [r4, #0]
 800f870:	bd38      	pop	{r3, r4, r5, pc}
 800f872:	bf00      	nop
 800f874:	20002858 	.word	0x20002858

0800f878 <_getpid_r>:
 800f878:	f7f1 bd03 	b.w	8001282 <_getpid>

0800f87c <_fstat_r>:
 800f87c:	b538      	push	{r3, r4, r5, lr}
 800f87e:	4d07      	ldr	r5, [pc, #28]	; (800f89c <_fstat_r+0x20>)
 800f880:	2300      	movs	r3, #0
 800f882:	4604      	mov	r4, r0
 800f884:	4608      	mov	r0, r1
 800f886:	4611      	mov	r1, r2
 800f888:	602b      	str	r3, [r5, #0]
 800f88a:	f7f1 fd5f 	bl	800134c <_fstat>
 800f88e:	1c43      	adds	r3, r0, #1
 800f890:	d102      	bne.n	800f898 <_fstat_r+0x1c>
 800f892:	682b      	ldr	r3, [r5, #0]
 800f894:	b103      	cbz	r3, 800f898 <_fstat_r+0x1c>
 800f896:	6023      	str	r3, [r4, #0]
 800f898:	bd38      	pop	{r3, r4, r5, pc}
 800f89a:	bf00      	nop
 800f89c:	20002858 	.word	0x20002858

0800f8a0 <_isatty_r>:
 800f8a0:	b538      	push	{r3, r4, r5, lr}
 800f8a2:	4d06      	ldr	r5, [pc, #24]	; (800f8bc <_isatty_r+0x1c>)
 800f8a4:	2300      	movs	r3, #0
 800f8a6:	4604      	mov	r4, r0
 800f8a8:	4608      	mov	r0, r1
 800f8aa:	602b      	str	r3, [r5, #0]
 800f8ac:	f7f1 fd5d 	bl	800136a <_isatty>
 800f8b0:	1c43      	adds	r3, r0, #1
 800f8b2:	d102      	bne.n	800f8ba <_isatty_r+0x1a>
 800f8b4:	682b      	ldr	r3, [r5, #0]
 800f8b6:	b103      	cbz	r3, 800f8ba <_isatty_r+0x1a>
 800f8b8:	6023      	str	r3, [r4, #0]
 800f8ba:	bd38      	pop	{r3, r4, r5, pc}
 800f8bc:	20002858 	.word	0x20002858

0800f8c0 <_init>:
 800f8c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f8c2:	bf00      	nop
 800f8c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f8c6:	bc08      	pop	{r3}
 800f8c8:	469e      	mov	lr, r3
 800f8ca:	4770      	bx	lr

0800f8cc <_fini>:
 800f8cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f8ce:	bf00      	nop
 800f8d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f8d2:	bc08      	pop	{r3}
 800f8d4:	469e      	mov	lr, r3
 800f8d6:	4770      	bx	lr
