#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Fri Dec 20 21:12:20 2024
# Process ID: 8184
# Current directory: D:/Users/Mine/d/crc8
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7632 D:\Users\Mine\d\crc8\crc8.xpr
# Log file: D:/Users/Mine/d/crc8/vivado.log
# Journal file: D:/Users/Mine/d/crc8\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Users/Mine/d/crc8/crc8.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/Users/Mine/d/crc8/crc8.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1117.531 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_crc8_dvb_s2'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Mine/d/crc8/crc8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'F:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_crc8_dvb_s2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/Mine/d/crc8/crc8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_crc8_dvb_s2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Mine/d/crc8/crc8.srcs/sources_1/new/crc8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc8_dvb_s2
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Users/Mine/d/crc8/crc8.srcs/sources_1/new/crc8.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Mine/d/crc8/crc8.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_crc8_dvb_s2
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [D:/Users/Mine/d/crc8/crc8.srcs/sim_1/new/tb.v:46]
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [D:/Users/Mine/d/crc8/crc8.srcs/sim_1/new/tb.v:52]
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [D:/Users/Mine/d/crc8/crc8.srcs/sim_1/new/tb.v:38]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Mine/d/crc8/crc8.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Mine/d/crc8/crc8.sim/sim_1/behav/xsim'
"xelab -wto fba66c392229497ba27c23b0e0e9c71c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_crc8_dvb_s2_behav xil_defaultlib.tb_crc8_dvb_s2 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto fba66c392229497ba27c23b0e0e9c71c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_crc8_dvb_s2_behav xil_defaultlib.tb_crc8_dvb_s2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Users/Mine/d/crc8/crc8.srcs/sources_1/new/crc8.v:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.crc8_dvb_s2
Compiling module xil_defaultlib.tb_crc8_dvb_s2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_crc8_dvb_s2_behav

****** Webtalk v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source D:/Users/Mine/d/crc8/crc8.sim/sim_1/behav/xsim/xsim.dir/tb_crc8_dvb_s2_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Dec 20 21:15:04 2024...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1117.531 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Users/Mine/d/crc8/crc8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_crc8_dvb_s2_behav -key {Behavioral:sim_1:Functional:tb_crc8_dvb_s2} -tclbatch {tb_crc8_dvb_s2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_crc8_dvb_s2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time: 430000, line: 10111101101001011010010110100101, crc: 11111101
Time: 860000, line: 11011111101000110100010001011001, crc: 11111011
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_crc8_dvb_s2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1117.531 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_crc8_dvb_s2'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Mine/d/crc8/crc8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'F:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_crc8_dvb_s2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/Mine/d/crc8/crc8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_crc8_dvb_s2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Mine/d/crc8/crc8.srcs/sources_1/new/crc8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc8_dvb_s2
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Users/Mine/d/crc8/crc8.srcs/sources_1/new/crc8.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Mine/d/crc8/crc8.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_crc8_dvb_s2
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [D:/Users/Mine/d/crc8/crc8.srcs/sim_1/new/tb.v:46]
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [D:/Users/Mine/d/crc8/crc8.srcs/sim_1/new/tb.v:52]
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [D:/Users/Mine/d/crc8/crc8.srcs/sim_1/new/tb.v:38]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_crc8_dvb_s2'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Mine/d/crc8/crc8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Mine/d/crc8/crc8.sim/sim_1/behav/xsim'
"xelab -wto fba66c392229497ba27c23b0e0e9c71c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_crc8_dvb_s2_behav xil_defaultlib.tb_crc8_dvb_s2 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto fba66c392229497ba27c23b0e0e9c71c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_crc8_dvb_s2_behav xil_defaultlib.tb_crc8_dvb_s2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Users/Mine/d/crc8/crc8.srcs/sources_1/new/crc8.v:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.crc8_dvb_s2
Compiling module xil_defaultlib.tb_crc8_dvb_s2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_crc8_dvb_s2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Time: 430000, line: 10111101101001011010010110100101, crc: 11111101
Time: 860000, line: 11011111101000110100010001011001, crc: 11111011
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1117.531 ; gain = 0.000
run 10 s
Time: 1290000, line: 11011011100110011100001010101011, crc: 11010011
Time: 1720000, line: 10101011001100111110001100001011, crc: 10101101
Time: 2150000, line: 11010111011011100110101111000000, crc: 00011111
Time: 2580000, line: 10110001111001001011111101100010, crc: 11101001
Time: 3010000, line: 11101000001000100111011100111011, crc: 11010011
Time: 3440000, line: 11001011111101010010011001001010, crc: 01110111
Time: 3870000, line: 10011100100110100001010110101011, crc: 11111001
Time: 4300000, line: 11101100110011101011001011111110, crc: 10011101
$finish called at time : 4310 ns : File "D:/Users/Mine/d/crc8/crc8.srcs/sim_1/new/tb.v" Line 60
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_crc8_dvb_s2'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Mine/d/crc8/crc8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'F:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_crc8_dvb_s2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/Mine/d/crc8/crc8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_crc8_dvb_s2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Mine/d/crc8/crc8.srcs/sources_1/new/crc8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc8_dvb_s2
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Users/Mine/d/crc8/crc8.srcs/sources_1/new/crc8.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Mine/d/crc8/crc8.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_crc8_dvb_s2
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [D:/Users/Mine/d/crc8/crc8.srcs/sim_1/new/tb.v:46]
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [D:/Users/Mine/d/crc8/crc8.srcs/sim_1/new/tb.v:52]
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [D:/Users/Mine/d/crc8/crc8.srcs/sim_1/new/tb.v:38]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_crc8_dvb_s2'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Mine/d/crc8/crc8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Mine/d/crc8/crc8.sim/sim_1/behav/xsim'
"xelab -wto fba66c392229497ba27c23b0e0e9c71c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_crc8_dvb_s2_behav xil_defaultlib.tb_crc8_dvb_s2 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto fba66c392229497ba27c23b0e0e9c71c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_crc8_dvb_s2_behav xil_defaultlib.tb_crc8_dvb_s2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Users/Mine/d/crc8/crc8.srcs/sources_1/new/crc8.v:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.crc8_dvb_s2
Compiling module xil_defaultlib.tb_crc8_dvb_s2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_crc8_dvb_s2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Time: 430000, line: 10100101101001011010010110100101, crc: 00001011
Time: 860000, line: 11011111101000110100010001011001, crc: 11111011
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1117.531 ; gain = 0.000
run 10 s
Time: 1290000, line: 11011011100110011100001010101011, crc: 11010011
Time: 1720000, line: 10101011001100111110001100001011, crc: 10101101
Time: 2150000, line: 11010111011011100110101111000000, crc: 00011111
Time: 2580000, line: 10110001111001001011111101100010, crc: 11101001
Time: 3010000, line: 11101000001000100111011100111011, crc: 11010011
Time: 3440000, line: 11001011111101010010011001001010, crc: 01110111
Time: 3870000, line: 10011100100110100001010110101011, crc: 11111001
Time: 4300000, line: 11101100110011101011001011111110, crc: 10011101
$finish called at time : 4310 ns : File "D:/Users/Mine/d/crc8/crc8.srcs/sim_1/new/tb.v" Line 60
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_crc8_dvb_s2'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Mine/d/crc8/crc8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'F:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_crc8_dvb_s2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/Mine/d/crc8/crc8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_crc8_dvb_s2_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_crc8_dvb_s2'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Mine/d/crc8/crc8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Mine/d/crc8/crc8.sim/sim_1/behav/xsim'
"xelab -wto fba66c392229497ba27c23b0e0e9c71c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_crc8_dvb_s2_behav xil_defaultlib.tb_crc8_dvb_s2 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto fba66c392229497ba27c23b0e0e9c71c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_crc8_dvb_s2_behav xil_defaultlib.tb_crc8_dvb_s2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Users/Mine/d/crc8/crc8.srcs/sources_1/new/crc8.v:33]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Time: 430000, line: 10100101101001011010010110100101, crc: 00001011
Time: 860000, line: 11011111101000110100010001011001, crc: 11111011
run 10 s
Time: 1290000, line: 11011011100110011100001010101011, crc: 11010011
Time: 1720000, line: 10101011001100111110001100001011, crc: 10101101
Time: 2150000, line: 11010111011011100110101111000000, crc: 00011111
Time: 2580000, line: 10110001111001001011111101100010, crc: 11101001
Time: 3010000, line: 11101000001000100111011100111011, crc: 11010011
Time: 3440000, line: 11001011111101010010011001001010, crc: 01110111
Time: 3870000, line: 10011100100110100001010110101011, crc: 11111001
Time: 4300000, line: 11101100110011101011001011111110, crc: 10011101
$finish called at time : 4310 ns : File "D:/Users/Mine/d/crc8/crc8.srcs/sim_1/new/tb.v" Line 60
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_crc8_dvb_s2'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Mine/d/crc8/crc8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'F:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_crc8_dvb_s2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/Mine/d/crc8/crc8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_crc8_dvb_s2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Mine/d/crc8/crc8.srcs/sources_1/new/crc8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc8_dvb_s2
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Users/Mine/d/crc8/crc8.srcs/sources_1/new/crc8.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Mine/d/crc8/crc8.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_crc8_dvb_s2
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [D:/Users/Mine/d/crc8/crc8.srcs/sim_1/new/tb.v:46]
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [D:/Users/Mine/d/crc8/crc8.srcs/sim_1/new/tb.v:52]
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [D:/Users/Mine/d/crc8/crc8.srcs/sim_1/new/tb.v:38]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_crc8_dvb_s2'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Mine/d/crc8/crc8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Mine/d/crc8/crc8.sim/sim_1/behav/xsim'
"xelab -wto fba66c392229497ba27c23b0e0e9c71c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_crc8_dvb_s2_behav xil_defaultlib.tb_crc8_dvb_s2 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto fba66c392229497ba27c23b0e0e9c71c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_crc8_dvb_s2_behav xil_defaultlib.tb_crc8_dvb_s2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Users/Mine/d/crc8/crc8.srcs/sources_1/new/crc8.v:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.crc8_dvb_s2
Compiling module xil_defaultlib.tb_crc8_dvb_s2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_crc8_dvb_s2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
Time: 435000, line: 10100101101001011010010110100101, crc: 00001011
Time: 870000, line: 11011111101000110100010001011001, crc: 11111101
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_crc8_dvb_s2'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Mine/d/crc8/crc8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'F:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_crc8_dvb_s2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/Mine/d/crc8/crc8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_crc8_dvb_s2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Mine/d/crc8/crc8.srcs/sources_1/new/crc8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc8_dvb_s2
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Users/Mine/d/crc8/crc8.srcs/sources_1/new/crc8.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Mine/d/crc8/crc8.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_crc8_dvb_s2
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [D:/Users/Mine/d/crc8/crc8.srcs/sim_1/new/tb.v:46]
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [D:/Users/Mine/d/crc8/crc8.srcs/sim_1/new/tb.v:52]
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [D:/Users/Mine/d/crc8/crc8.srcs/sim_1/new/tb.v:38]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_crc8_dvb_s2'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Mine/d/crc8/crc8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Mine/d/crc8/crc8.sim/sim_1/behav/xsim'
"xelab -wto fba66c392229497ba27c23b0e0e9c71c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_crc8_dvb_s2_behav xil_defaultlib.tb_crc8_dvb_s2 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto fba66c392229497ba27c23b0e0e9c71c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_crc8_dvb_s2_behav xil_defaultlib.tb_crc8_dvb_s2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Users/Mine/d/crc8/crc8.srcs/sources_1/new/crc8.v:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.crc8_dvb_s2
Compiling module xil_defaultlib.tb_crc8_dvb_s2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_crc8_dvb_s2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Time: 440000, line: 10100101101001011010010110100101, crc: 00000101
Time: 880000, line: 11011111101000110100010001011001, crc: 11111101
run 10 s
Time: 1320000, line: 11011011100110011100001010101011, crc: 01101001
Time: 1760000, line: 10101011001100111110001100001011, crc: 11010110
Time: 2200000, line: 11010111011011100110101111000000, crc: 00001111
Time: 2640000, line: 10110001111001001011111101100010, crc: 01110100
Time: 3080000, line: 11101000001000100111011100111011, crc: 11101001
Time: 3520000, line: 11001011111101010010011001001010, crc: 00111011
Time: 3960000, line: 10011100100110100001010110101011, crc: 11111100
Time: 4400000, line: 11101100110011101011001011111110, crc: 11001110
$finish called at time : 4410 ns : File "D:/Users/Mine/d/crc8/crc8.srcs/sim_1/new/tb.v" Line 60
run 10 s
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_crc8_dvb_s2'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Mine/d/crc8/crc8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'F:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_crc8_dvb_s2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/Mine/d/crc8/crc8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_crc8_dvb_s2_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_crc8_dvb_s2'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Mine/d/crc8/crc8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Mine/d/crc8/crc8.sim/sim_1/behav/xsim'
"xelab -wto fba66c392229497ba27c23b0e0e9c71c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_crc8_dvb_s2_behav xil_defaultlib.tb_crc8_dvb_s2 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto fba66c392229497ba27c23b0e0e9c71c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_crc8_dvb_s2_behav xil_defaultlib.tb_crc8_dvb_s2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Users/Mine/d/crc8/crc8.srcs/sources_1/new/crc8.v:33]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Time: 440000, line: 10100101101001011010010110100101, crc: 00000101
Time: 880000, line: 11011111101000110100010001011001, crc: 11111101
run 10 s
Time: 1320000, line: 11011011100110011100001010101011, crc: 01101001
Time: 1760000, line: 10101011001100111110001100001011, crc: 11010110
Time: 2200000, line: 11010111011011100110101111000000, crc: 00001111
Time: 2640000, line: 10110001111001001011111101100010, crc: 01110100
Time: 3080000, line: 11101000001000100111011100111011, crc: 11101001
Time: 3520000, line: 11001011111101010010011001001010, crc: 00111011
Time: 3960000, line: 10011100100110100001010110101011, crc: 11111100
Time: 4400000, line: 11101100110011101011001011111110, crc: 11001110
$finish called at time : 4410 ns : File "D:/Users/Mine/d/crc8/crc8.srcs/sim_1/new/tb.v" Line 60
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_crc8_dvb_s2'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Mine/d/crc8/crc8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'F:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_crc8_dvb_s2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/Mine/d/crc8/crc8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_crc8_dvb_s2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Mine/d/crc8/crc8.srcs/sources_1/new/crc8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc8_dvb_s2
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Users/Mine/d/crc8/crc8.srcs/sources_1/new/crc8.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Mine/d/crc8/crc8.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_crc8_dvb_s2
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [D:/Users/Mine/d/crc8/crc8.srcs/sim_1/new/tb.v:46]
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [D:/Users/Mine/d/crc8/crc8.srcs/sim_1/new/tb.v:52]
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [D:/Users/Mine/d/crc8/crc8.srcs/sim_1/new/tb.v:38]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_crc8_dvb_s2'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Mine/d/crc8/crc8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Mine/d/crc8/crc8.sim/sim_1/behav/xsim'
"xelab -wto fba66c392229497ba27c23b0e0e9c71c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_crc8_dvb_s2_behav xil_defaultlib.tb_crc8_dvb_s2 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto fba66c392229497ba27c23b0e0e9c71c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_crc8_dvb_s2_behav xil_defaultlib.tb_crc8_dvb_s2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Users/Mine/d/crc8/crc8.srcs/sources_1/new/crc8.v:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.crc8_dvb_s2
Compiling module xil_defaultlib.tb_crc8_dvb_s2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_crc8_dvb_s2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Time: 200000, line: 10100101101001011010010110100101, crc: 01100000
Time: 400000, line: 11011111101000110100010001011001, crc: 11101011
Time: 600000, line: 11011011100110011100001010101011, crc: 00001011
Time: 800000, line: 10101011001100111110001100001011, crc: 00100000
Time: 1000000, line: 11010111011011100110101111000000, crc: 10101010
