`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: USTC ESLAB 
// Engineer: Wu Yuzhang
// 
// Design Name: RISCV-Pipline CPU
// Module Name: EXSegReg
// Target Devices: Nexys4
// Tool Versions: Vivado 2017.4.1
// Description: ID-EX Segment Register
//////////////////////////////////////////////////////////////////////////////////
//åŠŸèƒ½è¯´æ˜
    //æœ¬æ¨¡å—æ˜¯æ”¯æŒåŒæ­¥æ¸…é›¶çš„æ®µå¯„å­˜å™¨ï¼Œå½“EN==0æ—¶å¯„å­˜å™¨çŠ¶æ?ä¿æŒä¸å˜ï¼ˆä¹Ÿä¸ä¼šæ‰§è¡Œæ¸…é›¶ï¼‰
//å®éªŒè¦æ±‚  
    //æ— éœ€ä¿®æ”¹

module EXSegReg(
    input wire clk,
    input wire en,
    input wire clear,
    //Data Signals
    input wire [31:0] PCD,
    output reg [31:0] PCE, 
    input wire [31:0] JalNPC,
    output reg [31:0] BrNPC, 
    input wire [31:0] ImmD,
    output reg [31:0] ImmE,
    input wire [4:0] RdD,
    output reg [4:0] RdE,
    input wire [4:0] Rs1D,
    output reg [4:0] Rs1E,
    input wire [4:0] Rs2D,
    output reg [4:0] Rs2E,
    input wire [31:0] RegOut1D,
    output reg [31:0] RegOut1E,
    input wire [31:0] RegOut2D,
    output reg [31:0] RegOut2E,
    //Control Signals
    input wire JalrD,
    output reg JalrE,
    input wire [2:0] RegWriteD,
    output reg [2:0] RegWriteE,
    input wire MemToRegD,
    output reg MemToRegE,
    input wire [3:0] MemWriteD,
    output reg [3:0] MemWriteE,
    input wire LoadNpcD,
    output reg LoadNpcE,
    input wire [1:0] RegReadD,
    output reg [1:0] RegReadE, 
    input wire [2:0] BranchTypeD,
    output reg [2:0] BranchTypeE,
    input wire [4:0] AluContrlD,
    output reg [4:0] AluContrlE,
    input wire AluSrc1D,
    output reg AluSrc1E,
    input wire [1:0] AluSrc2D,
    output reg [1:0] AluSrc2E,
    //CSR
    input wire op1_csr_ID,
    output reg op1_csr_EX,
    input wire [31:0] csr_Reg_1_ID,
    input wire [31:0] csr_Reg_2_ID,
    output reg [31:0] csr_Reg_1_EX,
    output reg [31:0] csr_Reg_2_EX,
    input wire [4:0] csr_dest_ID,  
    output reg [4:0]csr_dest_EX,
    input wire csr_write_enID,
    output reg csr_write_enEX,
    input wire [1:0] csr_AluFun_ID,
    output reg [1:0] csr_AluFun_EX,
    input wire csr_imm_ID,
    output reg csr_imm_EX,
    input wire [4:0] csr_op_ID_1,
    output reg [4:0] csr_op_EX_1,
    //BTB
	input wire BranchPredictedD,
	output reg BranchPredictedE,
	//BHT
	input wire BranchPredictedTakenD,
	output reg BranchPredictedTakenE
    );
    initial begin
        PCE        = 32'b0; 
        BrNPC      = 32'b0; 
        ImmE       = 32'b0;
        RdE        = 32'b0;
        Rs1E       = 5'b0;
        Rs2E       = 5'b0;
        RegOut1E   = 32'b0;
        RegOut2E   = 32'b0;
        JalrE      = 1'b0;
        RegWriteE  = 1'b0;
        MemToRegE  = 1'b0;
        MemWriteE  = 1'b0;
        LoadNpcE   = 1'b0;
        RegReadE   = 2'b00;
        BranchTypeE = 3'b0;
        AluContrlE = 5'b0;
        AluSrc1E   = 1'b0; 
        AluSrc2E   = 2'b0;
        //CSR
        csr_op_EX_1=5'b0;
        op1_csr_EX=1'b0;   
        csr_Reg_1_EX=32'b0;
        csr_Reg_2_EX=32'b0;     
        csr_dest_EX=5'b0;     
        csr_write_enEX=1'b0;      
        csr_AluFun_EX=2'b0;
        csr_imm_EX=1'b0; 
        //BTB
        BranchPredictedE = 1'b0;
        //BHT
        BranchPredictedTakenE = 1'b0;
    end
    //
    always@(posedge clk) begin
        if(en)
            if(clear)
                begin
                PCE<=32'b0; 
                BrNPC<=32'b0; 
                ImmE<=32'b0;
                RdE<=32'b0;
                Rs1E<=5'b0;
                Rs2E<=5'b0;
                RegOut1E<=32'b0;
                RegOut2E<=32'b0;
                JalrE<=1'b0;
                RegWriteE<=1'b0;
                MemToRegE<=1'b0;
                MemWriteE<=1'b0;
                LoadNpcE<=1'b0;
                RegReadE<=2'b00;
                BranchTypeE = 3'b0;
                AluContrlE<=5'b0;
                AluSrc1E<=1'b0; 
                AluSrc2E<=2'b0;
                //CSR
                op1_csr_EX<=1'b0;   
                csr_Reg_1_EX<=32'b0;
                csr_Reg_2_EX<=32'b0;     
                csr_dest_EX<=5'b0;     
                csr_write_enEX<=1'b0;      
                csr_AluFun_EX<=2'b0;
                csr_imm_EX<=1'b0; 
                csr_op_EX_1<=5'b0;
                //BTB
                BranchPredictedE<=1'b0;
                //BHT
                BranchPredictedTakenE <= 1'b0;    
            end else begin
                PCE<=PCD; 
                BrNPC<=JalNPC; 
                ImmE<=ImmD;
                RdE<=RdD;
                Rs1E<=Rs1D;
                Rs2E<=Rs2D;
                RegOut1E<=RegOut1D;
                RegOut2E<=RegOut2D;
                JalrE<=JalrD;
                RegWriteE=RegWriteD;
                MemToRegE<=MemToRegD;
                MemWriteE<=MemWriteD;
                LoadNpcE<=LoadNpcD;
                RegReadE<=RegReadD;
                BranchTypeE = BranchTypeD;
                AluContrlE<=AluContrlD;
                AluSrc1E<=AluSrc1D;
                AluSrc2E<=AluSrc2D;
                //CSR
                op1_csr_EX<=op1_csr_ID;   
                csr_Reg_1_EX<=csr_Reg_1_ID;
                csr_Reg_2_EX<=csr_Reg_2_ID;     
                csr_dest_EX<=csr_dest_ID;     
                csr_write_enEX<=csr_write_enID;      
                csr_AluFun_EX<=csr_AluFun_ID;  
                csr_imm_EX<=csr_imm_ID; 
                csr_op_EX_1<=csr_op_ID_1;
                //BTB
                BranchPredictedE<=BranchPredictedD;
                //BHT
                BranchPredictedTakenE<=BranchPredictedTakenD;          
            end
        end
    
endmodule
