Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon May 19 17:24:42 2025
| Host         : DefconeONE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file C:/Users/Thies/xillinx/BScThesis/results/des_decrypt_timing.rpt -quiet
| Design       : des_decrypt_bd_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                   Violations  
---------  --------  ----------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert  4           
TIMING-16  Warning   Large setup violation         128         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -11.735    -1391.624                    128                11356        0.050        0.000                      0                11356        8.750        0.000                       0                  4190  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0        -11.735    -1391.624                    128                11228        0.050        0.000                      0                11228        8.750        0.000                       0                  4190  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              16.487        0.000                      0                  128        0.614        0.000                      0                  128  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :          128  Failing Endpoints,  Worst Slack      -11.735ns,  Total Violation    -1391.624ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -11.735ns  (required time - arrival time)
  Source:                 des_decrypt_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[90]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            des_decrypt_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        31.354ns  (logic 4.734ns (15.099%)  route 26.620ns (84.901%))
  Logic Levels:           34  (LUT2=1 LUT3=5 LUT4=4 LUT5=5 LUT6=19)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.745ns = ( 22.746 - 20.000 ) 
    Source Clock Delay      (SCD):    3.131ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  des_decrypt_bd_i/zynqcore/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    des_decrypt_bd_i/zynqcore/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  des_decrypt_bd_i/zynqcore/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4192, routed)        1.837     3.131    des_decrypt_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X4Y4           FDRE                                         r  des_decrypt_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y4           FDRE (Prop_fdre_C_Q)         0.518     3.649 r  des_decrypt_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[90]/Q
                         net (fo=13, routed)          0.520     4.169    des_decrypt_bd_i/des_decrypt_0/s_axis_tdata[90]
    SLICE_X7Y4           LUT2 (Prop_lut2_I0_O)        0.124     4.293 r  des_decrypt_bd_i/des_decrypt_0/m_axis_tdata[33]_INST_0_i_34/O
                         net (fo=4, routed)           1.239     5.532    des_decrypt_bd_i/des_decrypt_0/inst/des_decrypt_instance/u0[0].round_instance/inp[31]
    SLICE_X8Y3           LUT6 (Prop_lut6_I0_O)        0.124     5.656 r  des_decrypt_bd_i/des_decrypt_0/m_axis_tdata[31]_INST_0_i_6/O
                         net (fo=9, routed)           0.742     6.398    des_decrypt_bd_i/des_decrypt_0/inst/des_decrypt_instance/u0[0].round_instance/substituted[20]
    SLICE_X8Y6           LUT3 (Prop_lut3_I2_O)        0.124     6.522 r  des_decrypt_bd_i/des_decrypt_0/m_axis_tdata[50]_INST_0_i_37/O
                         net (fo=4, routed)           0.968     7.491    des_decrypt_bd_i/des_decrypt_0/inst/des_decrypt_instance/u0[1].round_instance/inp[4]
    SLICE_X5Y9           LUT6 (Prop_lut6_I3_O)        0.124     7.615 r  des_decrypt_bd_i/des_decrypt_0/m_axis_tdata[2]_INST_0_i_6/O
                         net (fo=9, routed)           0.531     8.145    des_decrypt_bd_i/des_decrypt_0/inst/des_decrypt_instance/u0[1].round_instance/substituted[1]
    SLICE_X5Y8           LUT3 (Prop_lut3_I2_O)        0.124     8.269 r  des_decrypt_bd_i/des_decrypt_0/m_axis_tdata[27]_INST_0_i_43/O
                         net (fo=4, routed)           1.197     9.466    des_decrypt_bd_i/des_decrypt_0/inst/des_decrypt_instance/u0[2].round_instance/inp[23]
    SLICE_X9Y7           LUT6 (Prop_lut6_I3_O)        0.124     9.590 r  des_decrypt_bd_i/des_decrypt_0/m_axis_tdata[27]_INST_0_i_13/O
                         net (fo=7, routed)           0.740    10.330    des_decrypt_bd_i/des_decrypt_0/inst/des_decrypt_instance/u0[2].round_instance/substituted[13]
    SLICE_X16Y1          LUT4 (Prop_lut4_I3_O)        0.124    10.454 r  des_decrypt_bd_i/des_decrypt_0/m_axis_tdata[32]_INST_0_i_44/O
                         net (fo=4, routed)           1.018    11.472    des_decrypt_bd_i/des_decrypt_0/inst/des_decrypt_instance/u0[3].round_instance/inp[30]
    SLICE_X12Y0          LUT6 (Prop_lut6_I5_O)        0.124    11.596 r  des_decrypt_bd_i/des_decrypt_0/m_axis_tdata[18]_INST_0_i_7/O
                         net (fo=4, routed)           0.333    11.929    des_decrypt_bd_i/des_decrypt_0/inst/des_decrypt_instance/u0[3].round_instance/substituted[23]
    SLICE_X11Y0          LUT4 (Prop_lut4_I3_O)        0.124    12.053 r  des_decrypt_bd_i/des_decrypt_0/m_axis_tdata[63]_INST_0_i_48/O
                         net (fo=4, routed)           1.195    13.249    des_decrypt_bd_i/des_decrypt_0/inst/des_decrypt_instance/u0[4].round_instance/inp[27]
    SLICE_X6Y10          LUT6 (Prop_lut6_I2_O)        0.124    13.373 r  des_decrypt_bd_i/des_decrypt_0/m_axis_tdata[1]_INST_0_i_8/O
                         net (fo=5, routed)           0.673    14.046    des_decrypt_bd_i/des_decrypt_0/inst/des_decrypt_instance/u0[4].round_instance/substituted[18]
    SLICE_X7Y4           LUT5 (Prop_lut5_I4_O)        0.124    14.170 r  des_decrypt_bd_i/des_decrypt_0/m_axis_tdata[56]_INST_0_i_46/O
                         net (fo=4, routed)           1.053    15.223    des_decrypt_bd_i/des_decrypt_0/inst/des_decrypt_instance/u0[5].round_instance/inp[37]
    SLICE_X11Y4          LUT6 (Prop_lut6_I0_O)        0.124    15.347 r  des_decrypt_bd_i/des_decrypt_0/m_axis_tdata[56]_INST_0_i_14/O
                         net (fo=5, routed)           0.469    15.816    des_decrypt_bd_i/des_decrypt_0/inst/des_decrypt_instance/u0[5].round_instance/substituted[24]
    SLICE_X11Y7          LUT5 (Prop_lut5_I4_O)        0.124    15.940 r  des_decrypt_bd_i/des_decrypt_0/m_axis_tdata[51]_INST_0_i_56/O
                         net (fo=4, routed)           1.039    16.979    des_decrypt_bd_i/des_decrypt_0/inst/des_decrypt_instance/u0[6].round_instance/inp[0]
    SLICE_X13Y12         LUT6 (Prop_lut6_I4_O)        0.124    17.103 r  des_decrypt_bd_i/des_decrypt_0/m_axis_tdata[5]_INST_0_i_9/O
                         net (fo=3, routed)           0.905    18.008    des_decrypt_bd_i/des_decrypt_0/inst/des_decrypt_instance/u0[6].round_instance/substituted[0]
    SLICE_X23Y5          LUT6 (Prop_lut6_I5_O)        0.124    18.132 r  des_decrypt_bd_i/des_decrypt_0/m_axis_tdata[36]_INST_0_i_57/O
                         net (fo=4, routed)           0.882    19.014    des_decrypt_bd_i/des_decrypt_0/inst/des_decrypt_instance/u0[7].round_instance/inp[11]
    SLICE_X23Y5          LUT6 (Prop_lut6_I3_O)        0.124    19.138 r  des_decrypt_bd_i/des_decrypt_0/m_axis_tdata[24]_INST_0_i_9/O
                         net (fo=3, routed)           0.508    19.646    des_decrypt_bd_i/des_decrypt_0/inst/des_decrypt_instance/u0[7].round_instance/substituted[5]
    SLICE_X21Y5          LUT6 (Prop_lut6_I5_O)        0.124    19.770 r  des_decrypt_bd_i/des_decrypt_0/m_axis_tdata[57]_INST_0_i_9/O
                         net (fo=4, routed)           1.264    21.034    des_decrypt_bd_i/des_decrypt_0/inst/des_decrypt_instance/u0[8].round_instance/inp[40]
    SLICE_X21Y9          LUT6 (Prop_lut6_I3_O)        0.124    21.158 r  des_decrypt_bd_i/des_decrypt_0/m_axis_tdata[57]_INST_0_i_1/O
                         net (fo=9, routed)           0.397    21.555    des_decrypt_bd_i/des_decrypt_0/inst/des_decrypt_instance/u0[8].round_instance/substituted[24]
    SLICE_X20Y9          LUT3 (Prop_lut3_I2_O)        0.124    21.679 r  des_decrypt_bd_i/des_decrypt_0/m_axis_tdata[52]_INST_0_i_10/O
                         net (fo=4, routed)           0.951    22.630    des_decrypt_bd_i/des_decrypt_0/inst/des_decrypt_instance/u0[9].round_instance/inp[46]
    SLICE_X19Y11         LUT6 (Prop_lut6_I4_O)        0.124    22.754 r  des_decrypt_bd_i/des_decrypt_0/m_axis_tdata[16]_INST_0_i_1/O
                         net (fo=4, routed)           0.534    23.288    des_decrypt_bd_i/des_decrypt_0/inst/des_decrypt_instance/u0[9].round_instance/substituted[29]
    SLICE_X18Y16         LUT3 (Prop_lut3_I2_O)        0.124    23.412 r  des_decrypt_bd_i/des_decrypt_0/m_axis_tdata[57]_INST_0_i_18/O
                         net (fo=4, routed)           1.144    24.556    des_decrypt_bd_i/des_decrypt_0/inst/des_decrypt_instance/u0[10].round_instance/inp[39]
    SLICE_X20Y14         LUT6 (Prop_lut6_I2_O)        0.124    24.680 r  des_decrypt_bd_i/des_decrypt_0/m_axis_tdata[57]_INST_0_i_3/O
                         net (fo=7, routed)           0.630    25.311    des_decrypt_bd_i/des_decrypt_0/inst/des_decrypt_instance/u0[10].round_instance/substituted[24]
    SLICE_X21Y15         LUT4 (Prop_lut4_I3_O)        0.124    25.435 r  des_decrypt_bd_i/des_decrypt_0/m_axis_tdata[50]_INST_0_i_20/O
                         net (fo=4, routed)           0.651    26.086    des_decrypt_bd_i/des_decrypt_0/inst/des_decrypt_instance/u0[11].round_instance/inp[0]
    SLICE_X23Y15         LUT6 (Prop_lut6_I4_O)        0.124    26.210 r  des_decrypt_bd_i/des_decrypt_0/m_axis_tdata[2]_INST_0_i_3/O
                         net (fo=6, routed)           0.759    26.969    des_decrypt_bd_i/des_decrypt_0/inst/des_decrypt_instance/u0[11].round_instance/substituted[1]
    SLICE_X28Y11         LUT4 (Prop_lut4_I3_O)        0.124    27.093 r  des_decrypt_bd_i/des_decrypt_0/m_axis_tdata[27]_INST_0_i_25/O
                         net (fo=4, routed)           1.140    28.232    des_decrypt_bd_i/des_decrypt_0/inst/des_decrypt_instance/u0[12].round_instance/inp[23]
    SLICE_X22Y18         LUT6 (Prop_lut6_I3_O)        0.124    28.356 r  des_decrypt_bd_i/des_decrypt_0/m_axis_tdata[27]_INST_0_i_4/O
                         net (fo=5, routed)           0.585    28.942    des_decrypt_bd_i/des_decrypt_0/inst/des_decrypt_instance/u0[12].round_instance/substituted[13]
    SLICE_X24Y17         LUT5 (Prop_lut5_I4_O)        0.124    29.066 r  des_decrypt_bd_i/des_decrypt_0/m_axis_tdata[32]_INST_0_i_26/O
                         net (fo=4, routed)           0.837    29.903    des_decrypt_bd_i/des_decrypt_0/inst/des_decrypt_instance/u0[13].round_instance/inp[30]
    SLICE_X21Y19         LUT6 (Prop_lut6_I4_O)        0.124    30.027 r  des_decrypt_bd_i/des_decrypt_0/m_axis_tdata[30]_INST_0_i_4/O
                         net (fo=4, routed)           0.789    30.816    des_decrypt_bd_i/des_decrypt_0/inst/des_decrypt_instance/u0[13].round_instance/substituted[20]
    SLICE_X27Y13         LUT5 (Prop_lut5_I4_O)        0.124    30.940 r  des_decrypt_bd_i/des_decrypt_0/m_axis_tdata[37]_INST_0_i_32/O
                         net (fo=5, routed)           1.059    31.999    des_decrypt_bd_i/des_decrypt_0/inst/des_decrypt_instance/u0[14].round_instance/inp[6]
    SLICE_X28Y15         LUT6 (Prop_lut6_I4_O)        0.124    32.123 r  des_decrypt_bd_i/des_decrypt_0/m_axis_tdata[25]_INST_0_i_5/O
                         net (fo=3, routed)           0.324    32.448    des_decrypt_bd_i/des_decrypt_0/inst/des_decrypt_instance/u0[14].round_instance/substituted[5]
    SLICE_X31Y16         LUT6 (Prop_lut6_I5_O)        0.124    32.572 r  des_decrypt_bd_i/des_decrypt_0/m_axis_tdata[52]_INST_0_i_33/O
                         net (fo=4, routed)           0.812    33.384    des_decrypt_bd_i/des_decrypt_0/inst/des_decrypt_instance/u0[15].round_instance/inp[42]
    SLICE_X29Y13         LUT6 (Prop_lut6_I5_O)        0.124    33.508 r  des_decrypt_bd_i/des_decrypt_0/m_axis_tdata[52]_INST_0_i_5/O
                         net (fo=1, routed)           0.304    33.812    des_decrypt_bd_i/des_decrypt_0/inst/des_decrypt_instance/u0[15].round_instance/substituted[30]
    SLICE_X31Y14         LUT5 (Prop_lut5_I4_O)        0.124    33.936 r  des_decrypt_bd_i/des_decrypt_0/m_axis_tdata[52]_INST_0/O
                         net (fo=2, routed)           0.425    34.361    des_decrypt_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/s_axis_s2mm_tdata[52]
    SLICE_X30Y13         LUT3 (Prop_lut3_I0_O)        0.124    34.485 r  des_decrypt_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out[52]_i_1__0/O
                         net (fo=1, routed)           0.000    34.485    des_decrypt_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_mux_out[52]
    SLICE_X30Y13         FDRE                                         r  des_decrypt_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  des_decrypt_bd_i/zynqcore/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    des_decrypt_bd_i/zynqcore/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  des_decrypt_bd_i/zynqcore/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4192, routed)        1.566    22.746    des_decrypt_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X30Y13         FDRE                                         r  des_decrypt_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[52]/C
                         clock pessimism              0.230    22.975    
                         clock uncertainty           -0.302    22.673    
    SLICE_X30Y13         FDRE (Setup_fdre_C_D)        0.077    22.750    des_decrypt_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[52]
  -------------------------------------------------------------------
                         required time                         22.750    
                         arrival time                         -34.485    
  -------------------------------------------------------------------
                         slack                                -11.735    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 des_decrypt_bd_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_length_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            des_decrypt_bd_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.128ns (40.227%)  route 0.190ns (59.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  des_decrypt_bd_i/zynqcore/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    des_decrypt_bd_i/zynqcore/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  des_decrypt_bd_i/zynqcore/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4192, routed)        0.545     0.881    des_decrypt_bd_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s_axi_lite_aclk
    SLICE_X49Y71         FDRE                                         r  des_decrypt_bd_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_length_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.128     1.009 r  des_decrypt_bd_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_length_i_reg[9]/Q
                         net (fo=2, routed)           0.190     1.199    des_decrypt_bd_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/Q[9]
    SLICE_X50Y70         FDRE                                         r  des_decrypt_bd_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  des_decrypt_bd_i/zynqcore/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    des_decrypt_bd_i/zynqcore/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  des_decrypt_bd_i/zynqcore/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4192, routed)        0.809     1.175    des_decrypt_bd_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s_axi_lite_aclk
    SLICE_X50Y70         FDRE                                         r  des_decrypt_bd_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[9]/C
                         clock pessimism             -0.035     1.140    
    SLICE_X50Y70         FDRE (Hold_fdre_C_D)         0.009     1.149    des_decrypt_bd_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.149    
                         arrival time                           1.199    
  -------------------------------------------------------------------
                         slack                                  0.050    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { des_decrypt_bd_i/zynqcore/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y2   des_decrypt_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y54  des_decrypt_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y54  des_decrypt_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       16.487ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.614ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.487ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.786ns  (logic 0.773ns (27.751%)  route 2.013ns (72.249%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 22.757 - 20.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  des_decrypt_bd_i/zynqcore/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    des_decrypt_bd_i/zynqcore/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  des_decrypt_bd_i/zynqcore/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4192, routed)        1.757     3.051    <hidden>
    SLICE_X14Y45         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y45         FDPE (Prop_fdpe_C_Q)         0.478     3.529 f  <hidden>
                         net (fo=3, routed)           0.885     4.414    <hidden>
    SLICE_X14Y45         LUT3 (Prop_lut3_I2_O)        0.295     4.709 f  <hidden>
                         net (fo=32, routed)          1.128     5.837    <hidden>
    SLICE_X22Y44         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  des_decrypt_bd_i/zynqcore/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    des_decrypt_bd_i/zynqcore/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  des_decrypt_bd_i/zynqcore/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4192, routed)        1.578    22.757    <hidden>
    SLICE_X22Y44         FDCE                                         r  <hidden>
                         clock pessimism              0.230    22.987    
                         clock uncertainty           -0.302    22.685    
    SLICE_X22Y44         FDCE (Recov_fdce_C_CLR)     -0.361    22.324    <hidden>
  -------------------------------------------------------------------
                         required time                         22.324    
                         arrival time                          -5.837    
  -------------------------------------------------------------------
                         slack                                 16.487    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.614ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.227ns (40.934%)  route 0.328ns (59.066%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  des_decrypt_bd_i/zynqcore/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    des_decrypt_bd_i/zynqcore/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  des_decrypt_bd_i/zynqcore/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4192, routed)        0.561     0.897    <hidden>
    SLICE_X27Y76         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y76         FDPE (Prop_fdpe_C_Q)         0.128     1.025 f  <hidden>
                         net (fo=3, routed)           0.144     1.168    <hidden>
    SLICE_X28Y77         LUT3 (Prop_lut3_I2_O)        0.099     1.267 f  <hidden>
                         net (fo=32, routed)          0.184     1.451    <hidden>
    SLICE_X28Y77         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  des_decrypt_bd_i/zynqcore/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    des_decrypt_bd_i/zynqcore/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  des_decrypt_bd_i/zynqcore/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4192, routed)        0.831     1.197    <hidden>
    SLICE_X28Y77         FDPE                                         r  <hidden>
                         clock pessimism             -0.264     0.933    
    SLICE_X28Y77         FDPE (Remov_fdpe_C_PRE)     -0.095     0.838    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.838    
                         arrival time                           1.451    
  -------------------------------------------------------------------
                         slack                                  0.614    





