;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-122
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 0, @0
	SUB @1, 0
	MOV -7, <-20
	SPL 100, #2
	SUB 410, -0
	SUB 410, -0
	ADD @-146, 100
	SUB 1, 20
	SUB 1, 20
	SUB @1, 0
	ADD @-146, 100
	SUB @1, 0
	SUB @121, 103
	SUB @121, 103
	MOV -1, <-20
	SUB 410, -0
	SUB 410, -0
	ADD 30, 9
	CMP 1, 20
	SUB @121, 104
	ADD 30, 9
	SUB @127, 106
	SPL 0, <402
	SPL 0, <402
	SPL 0, <402
	SLT @14, 10
	ADD 410, -0
	SPL 0, <402
	ADD 30, 9
	ADD @-146, 100
	ADD 30, 9
	SPL 0, <402
	SPL 0, <402
	SPL 0, <402
	SPL 0, <402
	CMP -207, <-122
	CMP -207, <-122
	MOV -1, <-20
	MOV -7, <-20
	MOV -7, <-20
	CMP -207, <-122
	CMP -207, <-122
	SPL 0, <402
	CMP -207, <-122
	CMP -207, <-122
	MOV -1, <-20
	JMP @12, #200
	MOV -7, <-20
	DJN -1, @-20
	SUB 0, @0
	SUB @1, 0
