;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 216, 10
	SUB #72, @76
	DJN -1, @-20
	SUB @121, 101
	SPL <27, 106
	SUB <0, @12
	SUB <0, @12
	DJN -1, @-20
	SUB @127, 106
	SUB #300, <285
	CMP <12, @10
	ADD #300, <285
	ADD #300, <285
	JMZ @0, #82
	SUB @-127, 100
	DJN -1, @-20
	JMZ @0, #82
	SUB @-127, 100
	SUB -7, <-7
	JMZ @12, <10
	JMZ <-121, 103
	DJN -1, @-126
	MOV -7, <20
	DJN -1, @-126
	ADD 30, 9
	SUB 300, 96
	SUB @121, 101
	ADD 30, 9
	SPL 0, <402
	SUB #72, @76
	MOV @-121, 103
	SPL 0, <402
	SPL 0, <402
	SUB @127, 106
	JMN <0, <922
	SUB #72, @76
	MOV #0, -0
	SPL 0, <402
	MOV #0, -0
	SPL 0, <402
	ADD #300, <285
	SUB @127, 106
	MOV #0, -0
	SPL 0, <402
	ADD #300, <285
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 216, 10
	SUB #72, @76
	DJN -1, @-20
