# Dataflow Units

## Directory Map

`VHDL`: VHDL implementations of the dataflow units.

`Verilog`: Verilog implementations of the dataflow units.

`ip_vhdl`: VHDL implementations of the wrappers.

`ip_verilog`: Verilog implementations of the wrappers.

`tcl`: tcl scripts that should be sourced before running synthesis.

`components/gen_xil_ip`: generate wrappers for the floating point units used in
Vivado HLS (v2019.1.1), we add custom wrappers to make the ip elastic.


