// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="ecal_cosmic_hls_ecal_cosmic_hls,hls_ip_2023_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7vx550t-ffg1927-1,HLS_INPUT_CLOCK=32.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=20.335500,HLS_SYN_LAT=1,HLS_SYN_TPT=1,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=92,HLS_SYN_LUT=3480,HLS_VERSION=2023_2}" *)

module ecal_cosmic_hls (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        s_fadc_hits_vxs_dout,
        s_fadc_hits_vxs_empty_n,
        s_fadc_hits_vxs_read,
        s_trigger_t_din,
        s_trigger_t_full_n,
        s_trigger_t_write,
        hit_width,
        row_threshold
);

parameter    ap_ST_iter0_fsm_state1 = 1'd1;
parameter    ap_ST_iter1_fsm_state2 = 2'd2;
parameter    ap_ST_iter1_fsm_state0 = 2'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [159:0] s_fadc_hits_vxs_dout;
input   s_fadc_hits_vxs_empty_n;
output   s_fadc_hits_vxs_read;
output  [7:0] s_trigger_t_din;
input   s_trigger_t_full_n;
output   s_trigger_t_write;
input  [2:0] hit_width;
input  [3:0] row_threshold;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg s_fadc_hits_vxs_read;
reg s_trigger_t_write;

reg   [0:0] ap_CS_iter0_fsm;
wire    ap_CS_iter0_fsm_state1;
reg   [1:0] ap_CS_iter1_fsm;
wire    ap_CS_iter1_fsm_state0;
reg    ap_block_state1_pp0_stage0_iter0;
reg    ap_block_state2_pp0_stage0_iter1;
wire    ap_CS_iter1_fsm_state2;
reg   [7:0] ecal_cosmic_hls_ap_uint_ap_uint_stream_stream_fadc_hits_stream_9;
reg   [7:0] ecal_cosmic_hls_ap_uint_ap_uint_stream_stream_fadc_hits_stream_8;
reg   [7:0] ecal_cosmic_hls_ap_uint_ap_uint_stream_stream_fadc_hits_stream_7;
reg   [7:0] ecal_cosmic_hls_ap_uint_ap_uint_stream_stream_fadc_hits_stream_6;
reg   [7:0] ecal_cosmic_hls_ap_uint_ap_uint_stream_stream_fadc_hits_stream_5;
reg   [7:0] ecal_cosmic_hls_ap_uint_ap_uint_stream_stream_fadc_hits_stream_4;
reg   [7:0] ecal_cosmic_hls_ap_uint_ap_uint_stream_stream_fadc_hits_stream_3;
reg   [7:0] ecal_cosmic_hls_ap_uint_ap_uint_stream_stream_fadc_hits_stream_2;
reg   [7:0] ecal_cosmic_hls_ap_uint_ap_uint_stream_stream_fadc_hits_stream_1;
reg   [7:0] ecal_cosmic_hls_ap_uint_ap_uint_stream_stream_fadc_hits_stream;
reg   [0:0] lastT;
reg    s_fadc_hits_vxs_blk_n;
reg    s_trigger_t_blk_n;
wire   [0:0] icmp_ln143_fu_6481_p2;
reg   [0:0] icmp_ln143_reg_7006;
wire   [0:0] icmp_ln143_1_fu_6491_p2;
reg   [0:0] icmp_ln143_1_reg_7011;
wire   [0:0] icmp_ln143_2_fu_6501_p2;
reg   [0:0] icmp_ln143_2_reg_7016;
wire   [0:0] icmp_ln143_3_fu_6511_p2;
reg   [0:0] icmp_ln143_3_reg_7021;
wire   [0:0] icmp_ln143_4_fu_6521_p2;
reg   [0:0] icmp_ln143_4_reg_7026;
wire   [0:0] icmp_ln143_5_fu_6531_p2;
reg   [0:0] icmp_ln143_5_reg_7031;
wire   [0:0] icmp_ln143_6_fu_6541_p2;
reg   [0:0] icmp_ln143_6_reg_7036;
wire   [0:0] icmp_ln143_7_fu_6559_p2;
reg   [0:0] icmp_ln143_7_reg_7041;
wire   [0:0] xor_ln143_7_fu_6760_p2;
wire   [15:0] zext_ln58_fu_449_p1;
wire   [2:0] fadc_hits_t_fu_255_p4;
wire   [12:0] fadc_hits_e_fu_251_p1;
wire   [0:0] cmp_i_i72_fu_461_p2;
wire   [0:0] bit_select_i_fu_453_p3;
wire   [0:0] xor_ln60_fu_467_p2;
wire   [31:0] zext_ln61_fu_479_p1;
wire   [0:0] or_ln60_fu_473_p2;
reg   [15:0] tmp_fu_487_p4;
wire   [0:0] icmp_ln60_fu_505_p2;
wire   [0:0] and_ln60_fu_511_p2;
wire   [0:0] xor_ln60_1_fu_517_p2;
wire   [3:0] zext_ln61_1_fu_483_p1;
wire   [3:0] add_ln61_fu_529_p2;
wire   [15:0] select_ln60_fu_497_p3;
wire   [31:0] zext_ln61_2_fu_535_p1;
wire   [0:0] or_ln60_1_fu_523_p2;
reg   [15:0] tmp_1_fu_539_p4;
wire   [1:0] tmp_2_fu_557_p4;
wire   [0:0] icmp_ln60_1_fu_567_p2;
wire   [0:0] and_ln60_1_fu_573_p2;
wire   [0:0] xor_ln60_2_fu_579_p2;
wire   [3:0] add_ln61_1_fu_591_p2;
wire   [15:0] select_ln60_1_fu_549_p3;
wire   [31:0] zext_ln61_3_fu_597_p1;
wire   [0:0] or_ln60_2_fu_585_p2;
reg   [15:0] tmp_3_fu_601_p4;
wire   [0:0] icmp_ln60_2_fu_619_p2;
wire   [0:0] and_ln60_2_fu_625_p2;
wire   [0:0] xor_ln60_3_fu_631_p2;
wire   [3:0] add_ln61_2_fu_643_p2;
wire   [15:0] select_ln60_2_fu_611_p3;
wire   [31:0] zext_ln61_4_fu_649_p1;
wire   [0:0] or_ln60_3_fu_637_p2;
reg   [15:0] tmp_4_fu_653_p4;
wire   [0:0] tmp_5_fu_671_p3;
wire   [0:0] and_ln60_3_fu_679_p2;
wire   [0:0] xor_ln60_4_fu_685_p2;
wire   [3:0] add_ln61_3_fu_697_p2;
wire   [15:0] select_ln60_3_fu_663_p3;
wire   [31:0] zext_ln61_5_fu_703_p1;
wire   [0:0] or_ln60_4_fu_691_p2;
reg   [15:0] tmp_6_fu_707_p4;
wire   [0:0] icmp_ln60_3_fu_725_p2;
wire   [0:0] and_ln60_4_fu_731_p2;
wire   [0:0] xor_ln60_5_fu_737_p2;
wire   [3:0] add_ln61_4_fu_749_p2;
wire   [15:0] select_ln60_4_fu_717_p3;
wire   [31:0] zext_ln61_6_fu_755_p1;
wire   [0:0] or_ln60_5_fu_743_p2;
reg   [15:0] tmp_7_fu_759_p4;
wire   [0:0] icmp_ln60_4_fu_777_p2;
wire   [0:0] and_ln60_5_fu_783_p2;
wire   [0:0] xor_ln60_6_fu_789_p2;
wire   [3:0] add_ln61_5_fu_801_p2;
wire   [15:0] select_ln60_5_fu_769_p3;
wire   [31:0] zext_ln61_7_fu_807_p1;
wire   [0:0] or_ln60_6_fu_795_p2;
reg   [15:0] tmp_8_fu_811_p4;
wire   [0:0] icmp_ln60_5_fu_829_p2;
wire   [0:0] and_ln60_6_fu_835_p2;
wire   [0:0] xor_ln60_7_fu_841_p2;
wire   [3:0] add_ln61_6_fu_853_p2;
wire   [15:0] select_ln60_6_fu_821_p3;
wire   [31:0] zext_ln61_9_fu_859_p1;
wire   [0:0] or_ln60_7_fu_847_p2;
reg   [15:0] tmp_9_fu_863_p4;
wire   [15:0] zext_ln58_1_fu_885_p1;
wire   [2:0] fadc_hits_t_10_fu_275_p4;
wire   [12:0] fadc_hits_e_1_fu_265_p4;
wire   [0:0] cmp_i_i72_1_fu_897_p2;
wire   [0:0] bit_select_i_1_fu_889_p3;
wire   [0:0] xor_ln60_8_fu_903_p2;
wire   [31:0] zext_ln61_8_fu_915_p1;
wire   [0:0] or_ln60_8_fu_909_p2;
reg   [15:0] tmp_10_fu_923_p4;
wire   [0:0] and_ln60_7_fu_941_p2;
wire   [0:0] xor_ln60_9_fu_947_p2;
wire   [3:0] zext_ln61_10_fu_919_p1;
wire   [3:0] add_ln61_7_fu_959_p2;
wire   [15:0] select_ln60_8_fu_933_p3;
wire   [31:0] zext_ln61_11_fu_965_p1;
wire   [0:0] or_ln60_9_fu_953_p2;
reg   [15:0] tmp_11_fu_969_p4;
wire   [0:0] and_ln60_8_fu_987_p2;
wire   [0:0] xor_ln60_10_fu_993_p2;
wire   [3:0] add_ln61_8_fu_1005_p2;
wire   [15:0] select_ln60_9_fu_979_p3;
wire   [31:0] zext_ln61_12_fu_1011_p1;
wire   [0:0] or_ln60_10_fu_999_p2;
reg   [15:0] tmp_12_fu_1015_p4;
wire   [0:0] and_ln60_9_fu_1033_p2;
wire   [0:0] xor_ln60_11_fu_1039_p2;
wire   [3:0] add_ln61_9_fu_1051_p2;
wire   [15:0] select_ln60_10_fu_1025_p3;
wire   [31:0] zext_ln61_13_fu_1057_p1;
wire   [0:0] or_ln60_11_fu_1045_p2;
reg   [15:0] tmp_13_fu_1061_p4;
wire   [0:0] and_ln60_10_fu_1079_p2;
wire   [0:0] xor_ln60_12_fu_1085_p2;
wire   [3:0] add_ln61_10_fu_1097_p2;
wire   [15:0] select_ln60_11_fu_1071_p3;
wire   [31:0] zext_ln61_14_fu_1103_p1;
wire   [0:0] or_ln60_12_fu_1091_p2;
reg   [15:0] tmp_14_fu_1107_p4;
wire   [0:0] and_ln60_11_fu_1125_p2;
wire   [0:0] xor_ln60_13_fu_1131_p2;
wire   [3:0] add_ln61_11_fu_1143_p2;
wire   [15:0] select_ln60_12_fu_1117_p3;
wire   [31:0] zext_ln61_15_fu_1149_p1;
wire   [0:0] or_ln60_13_fu_1137_p2;
reg   [15:0] tmp_15_fu_1153_p4;
wire   [0:0] and_ln60_12_fu_1171_p2;
wire   [0:0] xor_ln60_14_fu_1177_p2;
wire   [3:0] add_ln61_12_fu_1189_p2;
wire   [15:0] select_ln60_13_fu_1163_p3;
wire   [31:0] zext_ln61_17_fu_1195_p1;
wire   [0:0] or_ln60_14_fu_1183_p2;
reg   [15:0] tmp_16_fu_1199_p4;
wire   [0:0] and_ln60_13_fu_1217_p2;
wire   [0:0] xor_ln60_15_fu_1223_p2;
wire   [3:0] add_ln61_13_fu_1235_p2;
wire   [15:0] select_ln60_14_fu_1209_p3;
wire   [31:0] zext_ln61_18_fu_1241_p1;
wire   [0:0] or_ln60_15_fu_1229_p2;
reg   [15:0] tmp_17_fu_1245_p4;
wire   [15:0] select_ln60_15_fu_1255_p3;
wire   [15:0] zext_ln58_2_fu_1299_p1;
wire   [2:0] fadc_hits_t_11_fu_295_p4;
wire   [12:0] fadc_hits_e_2_fu_285_p4;
wire   [0:0] cmp_i_i72_2_fu_1311_p2;
wire   [0:0] bit_select_i_2_fu_1303_p3;
wire   [0:0] xor_ln60_16_fu_1317_p2;
wire   [31:0] zext_ln61_16_fu_1329_p1;
wire   [0:0] or_ln60_16_fu_1323_p2;
reg   [15:0] tmp_18_fu_1337_p4;
wire   [0:0] and_ln60_14_fu_1355_p2;
wire   [0:0] xor_ln60_17_fu_1361_p2;
wire   [3:0] zext_ln61_19_fu_1333_p1;
wire   [3:0] add_ln61_14_fu_1373_p2;
wire   [15:0] select_ln60_16_fu_1347_p3;
wire   [31:0] zext_ln61_20_fu_1379_p1;
wire   [0:0] or_ln60_17_fu_1367_p2;
reg   [15:0] tmp_19_fu_1383_p4;
wire   [0:0] and_ln60_15_fu_1401_p2;
wire   [0:0] xor_ln60_18_fu_1407_p2;
wire   [3:0] add_ln61_15_fu_1419_p2;
wire   [15:0] select_ln60_17_fu_1393_p3;
wire   [31:0] zext_ln61_21_fu_1425_p1;
wire   [0:0] or_ln60_18_fu_1413_p2;
reg   [15:0] tmp_20_fu_1429_p4;
wire   [0:0] and_ln60_16_fu_1447_p2;
wire   [0:0] xor_ln60_19_fu_1453_p2;
wire   [3:0] add_ln61_16_fu_1465_p2;
wire   [15:0] select_ln60_18_fu_1439_p3;
wire   [31:0] zext_ln61_22_fu_1471_p1;
wire   [0:0] or_ln60_19_fu_1459_p2;
reg   [15:0] tmp_21_fu_1475_p4;
wire   [0:0] and_ln60_17_fu_1493_p2;
wire   [0:0] xor_ln60_20_fu_1499_p2;
wire   [3:0] add_ln61_17_fu_1511_p2;
wire   [15:0] select_ln60_19_fu_1485_p3;
wire   [31:0] zext_ln61_23_fu_1517_p1;
wire   [0:0] or_ln60_20_fu_1505_p2;
reg   [15:0] tmp_22_fu_1521_p4;
wire   [0:0] and_ln60_18_fu_1539_p2;
wire   [0:0] xor_ln60_21_fu_1545_p2;
wire   [3:0] add_ln61_18_fu_1557_p2;
wire   [15:0] select_ln60_20_fu_1531_p3;
wire   [31:0] zext_ln61_25_fu_1563_p1;
wire   [0:0] or_ln60_21_fu_1551_p2;
reg   [15:0] tmp_23_fu_1567_p4;
wire   [0:0] and_ln60_19_fu_1585_p2;
wire   [0:0] xor_ln60_22_fu_1591_p2;
wire   [3:0] add_ln61_19_fu_1603_p2;
wire   [15:0] select_ln60_21_fu_1577_p3;
wire   [31:0] zext_ln61_26_fu_1609_p1;
wire   [0:0] or_ln60_22_fu_1597_p2;
reg   [15:0] tmp_24_fu_1613_p4;
wire   [0:0] and_ln60_20_fu_1631_p2;
wire   [0:0] xor_ln60_23_fu_1637_p2;
wire   [3:0] add_ln61_20_fu_1649_p2;
wire   [15:0] select_ln60_22_fu_1623_p3;
wire   [31:0] zext_ln61_27_fu_1655_p1;
wire   [0:0] or_ln60_23_fu_1643_p2;
reg   [15:0] tmp_25_fu_1659_p4;
wire   [15:0] select_ln60_23_fu_1669_p3;
wire   [15:0] zext_ln58_3_fu_1713_p1;
wire   [2:0] fadc_hits_t_12_fu_315_p4;
wire   [12:0] fadc_hits_e_3_fu_305_p4;
wire   [0:0] cmp_i_i72_3_fu_1725_p2;
wire   [0:0] bit_select_i_3_fu_1717_p3;
wire   [0:0] xor_ln60_24_fu_1731_p2;
wire   [31:0] zext_ln61_24_fu_1743_p1;
wire   [0:0] or_ln60_24_fu_1737_p2;
reg   [15:0] tmp_26_fu_1751_p4;
wire   [0:0] and_ln60_21_fu_1769_p2;
wire   [0:0] xor_ln60_25_fu_1775_p2;
wire   [3:0] zext_ln61_28_fu_1747_p1;
wire   [3:0] add_ln61_21_fu_1787_p2;
wire   [15:0] select_ln60_24_fu_1761_p3;
wire   [31:0] zext_ln61_29_fu_1793_p1;
wire   [0:0] or_ln60_25_fu_1781_p2;
reg   [15:0] tmp_27_fu_1797_p4;
wire   [0:0] and_ln60_22_fu_1815_p2;
wire   [0:0] xor_ln60_26_fu_1821_p2;
wire   [3:0] add_ln61_22_fu_1833_p2;
wire   [15:0] select_ln60_25_fu_1807_p3;
wire   [31:0] zext_ln61_30_fu_1839_p1;
wire   [0:0] or_ln60_26_fu_1827_p2;
reg   [15:0] tmp_28_fu_1843_p4;
wire   [0:0] and_ln60_23_fu_1861_p2;
wire   [0:0] xor_ln60_27_fu_1867_p2;
wire   [3:0] add_ln61_23_fu_1879_p2;
wire   [15:0] select_ln60_26_fu_1853_p3;
wire   [31:0] zext_ln61_31_fu_1885_p1;
wire   [0:0] or_ln60_27_fu_1873_p2;
reg   [15:0] tmp_29_fu_1889_p4;
wire   [0:0] and_ln60_24_fu_1907_p2;
wire   [0:0] xor_ln60_28_fu_1913_p2;
wire   [3:0] add_ln61_24_fu_1925_p2;
wire   [15:0] select_ln60_27_fu_1899_p3;
wire   [31:0] zext_ln61_33_fu_1931_p1;
wire   [0:0] or_ln60_28_fu_1919_p2;
reg   [15:0] tmp_30_fu_1935_p4;
wire   [0:0] and_ln60_25_fu_1953_p2;
wire   [0:0] xor_ln60_29_fu_1959_p2;
wire   [3:0] add_ln61_25_fu_1971_p2;
wire   [15:0] select_ln60_28_fu_1945_p3;
wire   [31:0] zext_ln61_34_fu_1977_p1;
wire   [0:0] or_ln60_29_fu_1965_p2;
reg   [15:0] tmp_31_fu_1981_p4;
wire   [0:0] and_ln60_26_fu_1999_p2;
wire   [0:0] xor_ln60_30_fu_2005_p2;
wire   [3:0] add_ln61_26_fu_2017_p2;
wire   [15:0] select_ln60_29_fu_1991_p3;
wire   [31:0] zext_ln61_35_fu_2023_p1;
wire   [0:0] or_ln60_30_fu_2011_p2;
reg   [15:0] tmp_32_fu_2027_p4;
wire   [0:0] and_ln60_27_fu_2045_p2;
wire   [0:0] xor_ln60_31_fu_2051_p2;
wire   [3:0] add_ln61_27_fu_2063_p2;
wire   [15:0] select_ln60_30_fu_2037_p3;
wire   [31:0] zext_ln61_36_fu_2069_p1;
wire   [0:0] or_ln60_31_fu_2057_p2;
reg   [15:0] tmp_33_fu_2073_p4;
wire   [15:0] select_ln60_31_fu_2083_p3;
wire   [15:0] zext_ln58_4_fu_2127_p1;
wire   [2:0] fadc_hits_t_13_fu_335_p4;
wire   [12:0] fadc_hits_e_4_fu_325_p4;
wire   [0:0] cmp_i_i72_4_fu_2139_p2;
wire   [0:0] bit_select_i_4_fu_2131_p3;
wire   [0:0] xor_ln60_32_fu_2145_p2;
wire   [31:0] zext_ln61_32_fu_2157_p1;
wire   [0:0] or_ln60_32_fu_2151_p2;
reg   [15:0] tmp_34_fu_2165_p4;
wire   [0:0] and_ln60_28_fu_2183_p2;
wire   [0:0] xor_ln60_33_fu_2189_p2;
wire   [3:0] zext_ln61_37_fu_2161_p1;
wire   [3:0] add_ln61_28_fu_2201_p2;
wire   [15:0] select_ln60_32_fu_2175_p3;
wire   [31:0] zext_ln61_38_fu_2207_p1;
wire   [0:0] or_ln60_33_fu_2195_p2;
reg   [15:0] tmp_35_fu_2211_p4;
wire   [0:0] and_ln60_29_fu_2229_p2;
wire   [0:0] xor_ln60_34_fu_2235_p2;
wire   [3:0] add_ln61_29_fu_2247_p2;
wire   [15:0] select_ln60_33_fu_2221_p3;
wire   [31:0] zext_ln61_39_fu_2253_p1;
wire   [0:0] or_ln60_34_fu_2241_p2;
reg   [15:0] tmp_36_fu_2257_p4;
wire   [0:0] and_ln60_30_fu_2275_p2;
wire   [0:0] xor_ln60_35_fu_2281_p2;
wire   [3:0] add_ln61_30_fu_2293_p2;
wire   [15:0] select_ln60_34_fu_2267_p3;
wire   [31:0] zext_ln61_41_fu_2299_p1;
wire   [0:0] or_ln60_35_fu_2287_p2;
reg   [15:0] tmp_37_fu_2303_p4;
wire   [0:0] and_ln60_31_fu_2321_p2;
wire   [0:0] xor_ln60_36_fu_2327_p2;
wire   [3:0] add_ln61_31_fu_2339_p2;
wire   [15:0] select_ln60_35_fu_2313_p3;
wire   [31:0] zext_ln61_42_fu_2345_p1;
wire   [0:0] or_ln60_36_fu_2333_p2;
reg   [15:0] tmp_38_fu_2349_p4;
wire   [0:0] and_ln60_32_fu_2367_p2;
wire   [0:0] xor_ln60_37_fu_2373_p2;
wire   [3:0] add_ln61_32_fu_2385_p2;
wire   [15:0] select_ln60_36_fu_2359_p3;
wire   [31:0] zext_ln61_43_fu_2391_p1;
wire   [0:0] or_ln60_37_fu_2379_p2;
reg   [15:0] tmp_39_fu_2395_p4;
wire   [0:0] and_ln60_33_fu_2413_p2;
wire   [0:0] xor_ln60_38_fu_2419_p2;
wire   [3:0] add_ln61_33_fu_2431_p2;
wire   [15:0] select_ln60_37_fu_2405_p3;
wire   [31:0] zext_ln61_44_fu_2437_p1;
wire   [0:0] or_ln60_38_fu_2425_p2;
reg   [15:0] tmp_40_fu_2441_p4;
wire   [0:0] and_ln60_34_fu_2459_p2;
wire   [0:0] xor_ln60_39_fu_2465_p2;
wire   [3:0] add_ln61_34_fu_2477_p2;
wire   [15:0] select_ln60_38_fu_2451_p3;
wire   [31:0] zext_ln61_45_fu_2483_p1;
wire   [0:0] or_ln60_39_fu_2471_p2;
reg   [15:0] tmp_41_fu_2487_p4;
wire   [15:0] select_ln60_39_fu_2497_p3;
wire   [15:0] zext_ln58_5_fu_2541_p1;
wire   [2:0] fadc_hits_t_14_fu_355_p4;
wire   [12:0] fadc_hits_e_5_fu_345_p4;
wire   [0:0] cmp_i_i72_5_fu_2553_p2;
wire   [0:0] bit_select_i_5_fu_2545_p3;
wire   [0:0] xor_ln60_40_fu_2559_p2;
wire   [31:0] zext_ln61_40_fu_2571_p1;
wire   [0:0] or_ln60_40_fu_2565_p2;
reg   [15:0] tmp_42_fu_2579_p4;
wire   [0:0] and_ln60_35_fu_2597_p2;
wire   [0:0] xor_ln60_41_fu_2603_p2;
wire   [3:0] zext_ln61_46_fu_2575_p1;
wire   [3:0] add_ln61_35_fu_2615_p2;
wire   [15:0] select_ln60_40_fu_2589_p3;
wire   [31:0] zext_ln61_47_fu_2621_p1;
wire   [0:0] or_ln60_41_fu_2609_p2;
reg   [15:0] tmp_43_fu_2625_p4;
wire   [0:0] and_ln60_36_fu_2643_p2;
wire   [0:0] xor_ln60_42_fu_2649_p2;
wire   [3:0] add_ln61_36_fu_2661_p2;
wire   [15:0] select_ln60_41_fu_2635_p3;
wire   [31:0] zext_ln61_49_fu_2667_p1;
wire   [0:0] or_ln60_42_fu_2655_p2;
reg   [15:0] tmp_44_fu_2671_p4;
wire   [0:0] and_ln60_37_fu_2689_p2;
wire   [0:0] xor_ln60_43_fu_2695_p2;
wire   [3:0] add_ln61_37_fu_2707_p2;
wire   [15:0] select_ln60_42_fu_2681_p3;
wire   [31:0] zext_ln61_50_fu_2713_p1;
wire   [0:0] or_ln60_43_fu_2701_p2;
reg   [15:0] tmp_45_fu_2717_p4;
wire   [0:0] and_ln60_38_fu_2735_p2;
wire   [0:0] xor_ln60_44_fu_2741_p2;
wire   [3:0] add_ln61_38_fu_2753_p2;
wire   [15:0] select_ln60_43_fu_2727_p3;
wire   [31:0] zext_ln61_51_fu_2759_p1;
wire   [0:0] or_ln60_44_fu_2747_p2;
reg   [15:0] tmp_46_fu_2763_p4;
wire   [0:0] and_ln60_39_fu_2781_p2;
wire   [0:0] xor_ln60_45_fu_2787_p2;
wire   [3:0] add_ln61_39_fu_2799_p2;
wire   [15:0] select_ln60_44_fu_2773_p3;
wire   [31:0] zext_ln61_52_fu_2805_p1;
wire   [0:0] or_ln60_45_fu_2793_p2;
reg   [15:0] tmp_47_fu_2809_p4;
wire   [0:0] and_ln60_40_fu_2827_p2;
wire   [0:0] xor_ln60_46_fu_2833_p2;
wire   [3:0] add_ln61_40_fu_2845_p2;
wire   [15:0] select_ln60_45_fu_2819_p3;
wire   [31:0] zext_ln61_53_fu_2851_p1;
wire   [0:0] or_ln60_46_fu_2839_p2;
reg   [15:0] tmp_48_fu_2855_p4;
wire   [0:0] and_ln60_41_fu_2873_p2;
wire   [0:0] xor_ln60_47_fu_2879_p2;
wire   [3:0] add_ln61_41_fu_2891_p2;
wire   [15:0] select_ln60_46_fu_2865_p3;
wire   [31:0] zext_ln61_54_fu_2897_p1;
wire   [0:0] or_ln60_47_fu_2885_p2;
reg   [15:0] tmp_49_fu_2901_p4;
wire   [15:0] select_ln60_47_fu_2911_p3;
wire   [15:0] zext_ln58_6_fu_2955_p1;
wire   [2:0] fadc_hits_t_15_fu_375_p4;
wire   [12:0] fadc_hits_e_6_fu_365_p4;
wire   [0:0] cmp_i_i72_6_fu_2967_p2;
wire   [0:0] bit_select_i_6_fu_2959_p3;
wire   [0:0] xor_ln60_48_fu_2973_p2;
wire   [31:0] zext_ln61_48_fu_2985_p1;
wire   [0:0] or_ln60_48_fu_2979_p2;
reg   [15:0] tmp_50_fu_2993_p4;
wire   [0:0] and_ln60_42_fu_3011_p2;
wire   [0:0] xor_ln60_49_fu_3017_p2;
wire   [3:0] zext_ln61_55_fu_2989_p1;
wire   [3:0] add_ln61_42_fu_3029_p2;
wire   [15:0] select_ln60_48_fu_3003_p3;
wire   [31:0] zext_ln61_57_fu_3035_p1;
wire   [0:0] or_ln60_49_fu_3023_p2;
reg   [15:0] tmp_51_fu_3039_p4;
wire   [0:0] and_ln60_43_fu_3057_p2;
wire   [0:0] xor_ln60_50_fu_3063_p2;
wire   [3:0] add_ln61_43_fu_3075_p2;
wire   [15:0] select_ln60_49_fu_3049_p3;
wire   [31:0] zext_ln61_58_fu_3081_p1;
wire   [0:0] or_ln60_50_fu_3069_p2;
reg   [15:0] tmp_52_fu_3085_p4;
wire   [0:0] and_ln60_44_fu_3103_p2;
wire   [0:0] xor_ln60_51_fu_3109_p2;
wire   [3:0] add_ln61_44_fu_3121_p2;
wire   [15:0] select_ln60_50_fu_3095_p3;
wire   [31:0] zext_ln61_59_fu_3127_p1;
wire   [0:0] or_ln60_51_fu_3115_p2;
reg   [15:0] tmp_53_fu_3131_p4;
wire   [0:0] and_ln60_45_fu_3149_p2;
wire   [0:0] xor_ln60_52_fu_3155_p2;
wire   [3:0] add_ln61_45_fu_3167_p2;
wire   [15:0] select_ln60_51_fu_3141_p3;
wire   [31:0] zext_ln61_60_fu_3173_p1;
wire   [0:0] or_ln60_52_fu_3161_p2;
reg   [15:0] tmp_54_fu_3177_p4;
wire   [0:0] and_ln60_46_fu_3195_p2;
wire   [0:0] xor_ln60_53_fu_3201_p2;
wire   [3:0] add_ln61_46_fu_3213_p2;
wire   [15:0] select_ln60_52_fu_3187_p3;
wire   [31:0] zext_ln61_61_fu_3219_p1;
wire   [0:0] or_ln60_53_fu_3207_p2;
reg   [15:0] tmp_55_fu_3223_p4;
wire   [0:0] and_ln60_47_fu_3241_p2;
wire   [0:0] xor_ln60_54_fu_3247_p2;
wire   [3:0] add_ln61_47_fu_3259_p2;
wire   [15:0] select_ln60_53_fu_3233_p3;
wire   [31:0] zext_ln61_62_fu_3265_p1;
wire   [0:0] or_ln60_54_fu_3253_p2;
reg   [15:0] tmp_56_fu_3269_p4;
wire   [0:0] and_ln60_48_fu_3287_p2;
wire   [0:0] xor_ln60_55_fu_3293_p2;
wire   [3:0] add_ln61_48_fu_3305_p2;
wire   [15:0] select_ln60_54_fu_3279_p3;
wire   [31:0] zext_ln61_63_fu_3311_p1;
wire   [0:0] or_ln60_55_fu_3299_p2;
reg   [15:0] tmp_57_fu_3315_p4;
wire   [15:0] select_ln60_55_fu_3325_p3;
wire   [15:0] zext_ln58_7_fu_3369_p1;
wire   [2:0] fadc_hits_t_16_fu_395_p4;
wire   [12:0] fadc_hits_e_7_fu_385_p4;
wire   [0:0] cmp_i_i72_7_fu_3381_p2;
wire   [0:0] bit_select_i_7_fu_3373_p3;
wire   [0:0] xor_ln60_56_fu_3387_p2;
wire   [31:0] zext_ln61_56_fu_3399_p1;
wire   [0:0] or_ln60_56_fu_3393_p2;
reg   [15:0] tmp_58_fu_3407_p4;
wire   [0:0] and_ln60_49_fu_3425_p2;
wire   [0:0] xor_ln60_57_fu_3431_p2;
wire   [3:0] zext_ln61_65_fu_3403_p1;
wire   [3:0] add_ln61_49_fu_3443_p2;
wire   [15:0] select_ln60_56_fu_3417_p3;
wire   [31:0] zext_ln61_66_fu_3449_p1;
wire   [0:0] or_ln60_57_fu_3437_p2;
reg   [15:0] tmp_59_fu_3453_p4;
wire   [0:0] and_ln60_50_fu_3471_p2;
wire   [0:0] xor_ln60_58_fu_3477_p2;
wire   [3:0] add_ln61_50_fu_3489_p2;
wire   [15:0] select_ln60_57_fu_3463_p3;
wire   [31:0] zext_ln61_67_fu_3495_p1;
wire   [0:0] or_ln60_58_fu_3483_p2;
reg   [15:0] tmp_60_fu_3499_p4;
wire   [0:0] and_ln60_51_fu_3517_p2;
wire   [0:0] xor_ln60_59_fu_3523_p2;
wire   [3:0] add_ln61_51_fu_3535_p2;
wire   [15:0] select_ln60_58_fu_3509_p3;
wire   [31:0] zext_ln61_68_fu_3541_p1;
wire   [0:0] or_ln60_59_fu_3529_p2;
reg   [15:0] tmp_61_fu_3545_p4;
wire   [0:0] and_ln60_52_fu_3563_p2;
wire   [0:0] xor_ln60_60_fu_3569_p2;
wire   [3:0] add_ln61_52_fu_3581_p2;
wire   [15:0] select_ln60_59_fu_3555_p3;
wire   [31:0] zext_ln61_69_fu_3587_p1;
wire   [0:0] or_ln60_60_fu_3575_p2;
reg   [15:0] tmp_62_fu_3591_p4;
wire   [0:0] and_ln60_53_fu_3609_p2;
wire   [0:0] xor_ln60_61_fu_3615_p2;
wire   [3:0] add_ln61_53_fu_3627_p2;
wire   [15:0] select_ln60_60_fu_3601_p3;
wire   [31:0] zext_ln61_70_fu_3633_p1;
wire   [0:0] or_ln60_61_fu_3621_p2;
reg   [15:0] tmp_63_fu_3637_p4;
wire   [0:0] and_ln60_54_fu_3655_p2;
wire   [0:0] xor_ln60_62_fu_3661_p2;
wire   [3:0] add_ln61_54_fu_3673_p2;
wire   [15:0] select_ln60_61_fu_3647_p3;
wire   [31:0] zext_ln61_71_fu_3679_p1;
wire   [0:0] or_ln60_62_fu_3667_p2;
reg   [15:0] tmp_64_fu_3683_p4;
wire   [0:0] and_ln60_55_fu_3701_p2;
wire   [0:0] xor_ln60_63_fu_3707_p2;
wire   [3:0] add_ln61_55_fu_3719_p2;
wire   [15:0] select_ln60_62_fu_3693_p3;
wire   [31:0] zext_ln61_73_fu_3725_p1;
wire   [0:0] or_ln60_63_fu_3713_p2;
reg   [15:0] tmp_65_fu_3729_p4;
wire   [15:0] select_ln60_63_fu_3739_p3;
wire   [15:0] zext_ln58_8_fu_3783_p1;
wire   [2:0] fadc_hits_t_17_fu_415_p4;
wire   [12:0] fadc_hits_e_8_fu_405_p4;
wire   [0:0] cmp_i_i72_8_fu_3795_p2;
wire   [0:0] bit_select_i_8_fu_3787_p3;
wire   [0:0] xor_ln60_64_fu_3801_p2;
wire   [31:0] zext_ln61_64_fu_3813_p1;
wire   [0:0] or_ln60_64_fu_3807_p2;
reg   [15:0] tmp_66_fu_3821_p4;
wire   [0:0] and_ln60_56_fu_3839_p2;
wire   [0:0] xor_ln60_65_fu_3845_p2;
wire   [3:0] zext_ln61_74_fu_3817_p1;
wire   [3:0] add_ln61_56_fu_3857_p2;
wire   [15:0] select_ln60_64_fu_3831_p3;
wire   [31:0] zext_ln61_75_fu_3863_p1;
wire   [0:0] or_ln60_65_fu_3851_p2;
reg   [15:0] tmp_67_fu_3867_p4;
wire   [0:0] and_ln60_57_fu_3885_p2;
wire   [0:0] xor_ln60_66_fu_3891_p2;
wire   [3:0] add_ln61_57_fu_3903_p2;
wire   [15:0] select_ln60_65_fu_3877_p3;
wire   [31:0] zext_ln61_76_fu_3909_p1;
wire   [0:0] or_ln60_66_fu_3897_p2;
reg   [15:0] tmp_68_fu_3913_p4;
wire   [0:0] and_ln60_58_fu_3931_p2;
wire   [0:0] xor_ln60_67_fu_3937_p2;
wire   [3:0] add_ln61_58_fu_3949_p2;
wire   [15:0] select_ln60_66_fu_3923_p3;
wire   [31:0] zext_ln61_77_fu_3955_p1;
wire   [0:0] or_ln60_67_fu_3943_p2;
reg   [15:0] tmp_69_fu_3959_p4;
wire   [0:0] and_ln60_59_fu_3977_p2;
wire   [0:0] xor_ln60_68_fu_3983_p2;
wire   [3:0] add_ln61_59_fu_3995_p2;
wire   [15:0] select_ln60_67_fu_3969_p3;
wire   [31:0] zext_ln61_78_fu_4001_p1;
wire   [0:0] or_ln60_68_fu_3989_p2;
reg   [15:0] tmp_70_fu_4005_p4;
wire   [0:0] and_ln60_60_fu_4023_p2;
wire   [0:0] xor_ln60_69_fu_4029_p2;
wire   [3:0] add_ln61_60_fu_4041_p2;
wire   [15:0] select_ln60_68_fu_4015_p3;
wire   [31:0] zext_ln61_79_fu_4047_p1;
wire   [0:0] or_ln60_69_fu_4035_p2;
reg   [15:0] tmp_71_fu_4051_p4;
wire   [0:0] and_ln60_61_fu_4069_p2;
wire   [0:0] xor_ln60_70_fu_4075_p2;
wire   [3:0] add_ln61_61_fu_4087_p2;
wire   [15:0] select_ln60_69_fu_4061_p3;
wire   [31:0] zext_ln61_80_fu_4093_p1;
wire   [0:0] or_ln60_70_fu_4081_p2;
reg   [15:0] tmp_72_fu_4097_p4;
wire   [0:0] and_ln60_62_fu_4115_p2;
wire   [0:0] xor_ln60_71_fu_4121_p2;
wire   [3:0] add_ln61_62_fu_4133_p2;
wire   [15:0] select_ln60_70_fu_4107_p3;
wire   [31:0] zext_ln61_81_fu_4139_p1;
wire   [0:0] or_ln60_71_fu_4127_p2;
reg   [15:0] tmp_73_fu_4143_p4;
wire   [15:0] select_ln60_71_fu_4153_p3;
wire   [15:0] zext_ln58_9_fu_4197_p1;
wire   [2:0] fadc_hits_t_18_fu_435_p4;
wire   [12:0] fadc_hits_e_9_fu_425_p4;
wire   [0:0] cmp_i_i72_9_fu_4209_p2;
wire   [0:0] bit_select_i_9_fu_4201_p3;
wire   [0:0] xor_ln60_72_fu_4215_p2;
wire   [31:0] zext_ln61_72_fu_4227_p1;
wire   [0:0] or_ln60_72_fu_4221_p2;
reg   [15:0] tmp_74_fu_4235_p4;
wire   [0:0] and_ln60_63_fu_4253_p2;
wire   [0:0] xor_ln60_73_fu_4259_p2;
wire   [3:0] zext_ln61_82_fu_4231_p1;
wire   [3:0] add_ln61_63_fu_4271_p2;
wire   [15:0] select_ln60_72_fu_4245_p3;
wire   [31:0] zext_ln61_83_fu_4277_p1;
wire   [0:0] or_ln60_73_fu_4265_p2;
reg   [15:0] tmp_75_fu_4281_p4;
wire   [0:0] and_ln60_64_fu_4299_p2;
wire   [0:0] xor_ln60_74_fu_4305_p2;
wire   [3:0] add_ln61_64_fu_4317_p2;
wire   [15:0] select_ln60_73_fu_4291_p3;
wire   [31:0] zext_ln61_84_fu_4323_p1;
wire   [0:0] or_ln60_74_fu_4311_p2;
reg   [15:0] tmp_76_fu_4327_p4;
wire   [0:0] and_ln60_65_fu_4345_p2;
wire   [0:0] xor_ln60_75_fu_4351_p2;
wire   [3:0] add_ln61_65_fu_4363_p2;
wire   [15:0] select_ln60_74_fu_4337_p3;
wire   [31:0] zext_ln61_85_fu_4369_p1;
wire   [0:0] or_ln60_75_fu_4357_p2;
reg   [15:0] tmp_77_fu_4373_p4;
wire   [0:0] and_ln60_66_fu_4391_p2;
wire   [0:0] xor_ln60_76_fu_4397_p2;
wire   [3:0] add_ln61_66_fu_4409_p2;
wire   [15:0] select_ln60_75_fu_4383_p3;
wire   [31:0] zext_ln61_86_fu_4415_p1;
wire   [0:0] or_ln60_76_fu_4403_p2;
reg   [15:0] tmp_78_fu_4419_p4;
wire   [0:0] and_ln60_67_fu_4437_p2;
wire   [0:0] xor_ln60_77_fu_4443_p2;
wire   [3:0] add_ln61_67_fu_4455_p2;
wire   [15:0] select_ln60_76_fu_4429_p3;
wire   [31:0] zext_ln61_87_fu_4461_p1;
wire   [0:0] or_ln60_77_fu_4449_p2;
reg   [15:0] tmp_142_fu_4465_p4;
wire   [0:0] and_ln60_68_fu_4483_p2;
wire   [0:0] xor_ln60_78_fu_4489_p2;
wire   [3:0] add_ln61_68_fu_4501_p2;
wire   [15:0] select_ln60_77_fu_4475_p3;
wire   [31:0] zext_ln61_88_fu_4507_p1;
wire   [0:0] or_ln60_78_fu_4495_p2;
reg   [15:0] tmp_143_fu_4511_p4;
wire   [0:0] and_ln60_69_fu_4529_p2;
wire   [0:0] xor_ln60_79_fu_4535_p2;
wire   [3:0] add_ln61_69_fu_4547_p2;
wire   [15:0] select_ln60_78_fu_4521_p3;
wire   [31:0] zext_ln61_89_fu_4553_p1;
wire   [0:0] or_ln60_79_fu_4541_p2;
reg   [15:0] tmp_144_fu_4557_p4;
wire   [15:0] select_ln60_79_fu_4567_p3;
wire   [15:0] select_ln60_7_fu_873_p3;
wire   [0:0] trunc_ln57_55_fu_3775_p1;
wire   [0:0] trunc_ln57_63_fu_4189_p1;
wire   [0:0] trunc_ln57_39_fu_2947_p1;
wire   [0:0] trunc_ln57_31_fu_2533_p1;
wire   [0:0] or_ln71_1_fu_4617_p2;
wire   [0:0] trunc_ln57_47_fu_3361_p1;
wire   [0:0] or_ln71_2_fu_4623_p2;
wire   [0:0] or_ln71_fu_4611_p2;
wire   [0:0] trunc_ln57_7_fu_1291_p1;
wire   [0:0] trunc_ln71_8_fu_4607_p1;
wire   [0:0] trunc_ln57_15_fu_1705_p1;
wire   [0:0] trunc_ln71_7_fu_4603_p1;
wire   [0:0] or_ln71_5_fu_4641_p2;
wire   [0:0] trunc_ln57_23_fu_2119_p1;
wire   [0:0] or_ln71_6_fu_4647_p2;
wire   [0:0] or_ln71_4_fu_4635_p2;
wire   [0:0] or_ln71_7_fu_4653_p2;
wire   [0:0] or_ln71_3_fu_4629_p2;
wire   [0:0] tmp_145_fu_4665_p3;
wire   [0:0] tot_hits_fu_4659_p2;
wire   [1:0] tmp_s_fu_4673_p3;
wire   [1:0] trunc_ln57_6_fu_1287_p1;
wire   [1:0] or_ln71_9_fu_4681_p2;
wire   [0:0] tmp_146_fu_4687_p3;
wire   [1:0] tmp_79_fu_4695_p3;
wire   [1:0] trunc_ln57_14_fu_1701_p1;
wire   [1:0] or_ln71_10_fu_4703_p2;
wire   [0:0] tmp_147_fu_4709_p3;
wire   [1:0] tmp_80_fu_4717_p3;
wire   [1:0] trunc_ln57_22_fu_2115_p1;
wire   [1:0] or_ln71_11_fu_4725_p2;
wire   [0:0] tmp_148_fu_4731_p3;
wire   [1:0] tmp_81_fu_4739_p3;
wire   [1:0] trunc_ln57_30_fu_2529_p1;
wire   [1:0] or_ln71_12_fu_4747_p2;
wire   [0:0] tmp_149_fu_4753_p3;
wire   [1:0] tmp_82_fu_4761_p3;
wire   [1:0] trunc_ln57_38_fu_2943_p1;
wire   [1:0] or_ln71_13_fu_4769_p2;
wire   [0:0] tmp_150_fu_4775_p3;
wire   [1:0] tmp_83_fu_4783_p3;
wire   [1:0] trunc_ln57_46_fu_3357_p1;
wire   [1:0] or_ln71_14_fu_4791_p2;
wire   [0:0] tmp_151_fu_4797_p3;
wire   [1:0] tmp_84_fu_4805_p3;
wire   [1:0] trunc_ln57_54_fu_3771_p1;
wire   [1:0] or_ln71_15_fu_4813_p2;
wire   [0:0] tmp_152_fu_4819_p3;
wire   [1:0] tmp_85_fu_4827_p3;
wire   [1:0] trunc_ln57_62_fu_4185_p1;
wire   [1:0] or_ln71_16_fu_4835_p2;
wire   [0:0] tmp_153_fu_4841_p3;
wire   [1:0] tmp_86_fu_4849_p3;
wire   [1:0] trunc_ln71_6_fu_4599_p1;
wire   [1:0] or_ln71_17_fu_4857_p2;
wire   [0:0] tmp_155_fu_4871_p3;
wire   [0:0] tot_hits_1_fu_4863_p3;
wire   [2:0] tmp_87_fu_4879_p4;
wire   [2:0] trunc_ln57_5_fu_1283_p1;
wire   [2:0] or_ln71_18_fu_4889_p2;
wire   [0:0] tmp_156_fu_4895_p3;
wire   [2:0] tmp_88_fu_4903_p4;
wire   [2:0] trunc_ln57_13_fu_1697_p1;
wire   [2:0] or_ln71_19_fu_4913_p2;
wire   [0:0] tmp_157_fu_4919_p3;
wire   [2:0] tmp_89_fu_4927_p4;
wire   [2:0] trunc_ln57_21_fu_2111_p1;
wire   [2:0] or_ln71_20_fu_4937_p2;
wire   [0:0] tmp_158_fu_4943_p3;
wire   [2:0] tmp_90_fu_4951_p4;
wire   [2:0] trunc_ln57_29_fu_2525_p1;
wire   [2:0] or_ln71_21_fu_4961_p2;
wire   [0:0] tmp_159_fu_4967_p3;
wire   [2:0] tmp_91_fu_4975_p4;
wire   [2:0] trunc_ln57_37_fu_2939_p1;
wire   [2:0] or_ln71_22_fu_4985_p2;
wire   [0:0] tmp_160_fu_4991_p3;
wire   [2:0] tmp_92_fu_4999_p4;
wire   [2:0] trunc_ln57_45_fu_3353_p1;
wire   [2:0] or_ln71_23_fu_5009_p2;
wire   [0:0] tmp_161_fu_5015_p3;
wire   [2:0] tmp_93_fu_5023_p4;
wire   [2:0] trunc_ln57_53_fu_3767_p1;
wire   [2:0] or_ln71_24_fu_5033_p2;
wire   [0:0] tmp_162_fu_5039_p3;
wire   [2:0] tmp_94_fu_5047_p4;
wire   [2:0] trunc_ln57_61_fu_4181_p1;
wire   [2:0] or_ln71_25_fu_5057_p2;
wire   [0:0] tmp_163_fu_5063_p3;
wire   [2:0] tmp_95_fu_5071_p4;
wire   [2:0] trunc_ln71_5_fu_4595_p1;
wire   [2:0] or_ln71_26_fu_5081_p2;
wire   [0:0] tmp_165_fu_5095_p3;
wire   [0:0] tot_hits_2_fu_5087_p3;
wire   [3:0] tmp_96_fu_5103_p5;
wire   [3:0] trunc_ln57_4_fu_1279_p1;
wire   [3:0] or_ln71_27_fu_5115_p2;
wire   [0:0] tmp_166_fu_5121_p3;
wire   [3:0] tmp_97_fu_5129_p5;
wire   [3:0] trunc_ln57_12_fu_1693_p1;
wire   [3:0] or_ln71_28_fu_5141_p2;
wire   [0:0] tmp_167_fu_5147_p3;
wire   [3:0] tmp_98_fu_5155_p5;
wire   [3:0] trunc_ln57_20_fu_2107_p1;
wire   [3:0] or_ln71_29_fu_5167_p2;
wire   [0:0] tmp_168_fu_5173_p3;
wire   [3:0] tmp_99_fu_5181_p5;
wire   [3:0] trunc_ln57_28_fu_2521_p1;
wire   [3:0] or_ln71_30_fu_5193_p2;
wire   [0:0] tmp_169_fu_5199_p3;
wire   [3:0] tmp_100_fu_5207_p5;
wire   [3:0] trunc_ln57_36_fu_2935_p1;
wire   [3:0] or_ln71_31_fu_5219_p2;
wire   [0:0] tmp_170_fu_5225_p3;
wire   [3:0] tmp_101_fu_5233_p5;
wire   [3:0] trunc_ln57_44_fu_3349_p1;
wire   [3:0] or_ln71_32_fu_5245_p2;
wire   [0:0] tmp_171_fu_5251_p3;
wire   [3:0] tmp_102_fu_5259_p5;
wire   [3:0] trunc_ln57_52_fu_3763_p1;
wire   [3:0] or_ln71_33_fu_5271_p2;
wire   [0:0] tmp_172_fu_5277_p3;
wire   [3:0] tmp_103_fu_5285_p5;
wire   [3:0] trunc_ln57_60_fu_4177_p1;
wire   [3:0] or_ln71_34_fu_5297_p2;
wire   [0:0] tmp_173_fu_5303_p3;
wire   [3:0] tmp_104_fu_5311_p5;
wire   [3:0] trunc_ln71_4_fu_4591_p1;
wire   [3:0] or_ln71_35_fu_5323_p2;
wire   [0:0] tmp_175_fu_5337_p3;
wire   [0:0] tot_hits_3_fu_5329_p3;
wire   [4:0] tmp_105_fu_5345_p6;
wire   [4:0] trunc_ln57_3_fu_1275_p1;
wire   [4:0] or_ln71_36_fu_5359_p2;
wire   [0:0] tmp_176_fu_5365_p3;
wire   [4:0] tmp_106_fu_5373_p6;
wire   [4:0] trunc_ln57_11_fu_1689_p1;
wire   [4:0] or_ln71_37_fu_5387_p2;
wire   [0:0] tmp_177_fu_5393_p3;
wire   [4:0] tmp_107_fu_5401_p6;
wire   [4:0] trunc_ln57_19_fu_2103_p1;
wire   [4:0] or_ln71_38_fu_5415_p2;
wire   [0:0] tmp_178_fu_5421_p3;
wire   [4:0] tmp_108_fu_5429_p6;
wire   [4:0] trunc_ln57_27_fu_2517_p1;
wire   [4:0] or_ln71_39_fu_5443_p2;
wire   [0:0] tmp_179_fu_5449_p3;
wire   [4:0] tmp_109_fu_5457_p6;
wire   [4:0] trunc_ln57_35_fu_2931_p1;
wire   [4:0] or_ln71_40_fu_5471_p2;
wire   [0:0] tmp_180_fu_5477_p3;
wire   [4:0] tmp_110_fu_5485_p6;
wire   [4:0] trunc_ln57_43_fu_3345_p1;
wire   [4:0] or_ln71_41_fu_5499_p2;
wire   [0:0] tmp_181_fu_5505_p3;
wire   [4:0] tmp_111_fu_5513_p6;
wire   [4:0] trunc_ln57_51_fu_3759_p1;
wire   [4:0] or_ln71_42_fu_5527_p2;
wire   [0:0] tmp_182_fu_5533_p3;
wire   [4:0] tmp_112_fu_5541_p6;
wire   [4:0] trunc_ln57_59_fu_4173_p1;
wire   [4:0] or_ln71_43_fu_5555_p2;
wire   [0:0] tmp_183_fu_5561_p3;
wire   [4:0] tmp_113_fu_5569_p6;
wire   [4:0] trunc_ln71_3_fu_4587_p1;
wire   [4:0] or_ln71_44_fu_5583_p2;
wire   [0:0] tmp_185_fu_5597_p3;
wire   [0:0] tot_hits_4_fu_5589_p3;
wire   [5:0] tmp_114_fu_5605_p7;
wire   [5:0] trunc_ln57_2_fu_1271_p1;
wire   [5:0] or_ln71_45_fu_5621_p2;
wire   [0:0] tmp_186_fu_5627_p3;
wire   [5:0] tmp_115_fu_5635_p7;
wire   [5:0] trunc_ln57_10_fu_1685_p1;
wire   [5:0] or_ln71_46_fu_5651_p2;
wire   [0:0] tmp_187_fu_5657_p3;
wire   [5:0] tmp_116_fu_5665_p7;
wire   [5:0] trunc_ln57_18_fu_2099_p1;
wire   [5:0] or_ln71_47_fu_5681_p2;
wire   [0:0] tmp_188_fu_5687_p3;
wire   [5:0] tmp_117_fu_5695_p7;
wire   [5:0] trunc_ln57_26_fu_2513_p1;
wire   [5:0] or_ln71_48_fu_5711_p2;
wire   [0:0] tmp_189_fu_5717_p3;
wire   [5:0] tmp_118_fu_5725_p7;
wire   [5:0] trunc_ln57_34_fu_2927_p1;
wire   [5:0] or_ln71_49_fu_5741_p2;
wire   [0:0] tmp_190_fu_5747_p3;
wire   [5:0] tmp_119_fu_5755_p7;
wire   [5:0] trunc_ln57_42_fu_3341_p1;
wire   [5:0] or_ln71_50_fu_5771_p2;
wire   [0:0] tmp_191_fu_5777_p3;
wire   [5:0] tmp_120_fu_5785_p7;
wire   [5:0] trunc_ln57_50_fu_3755_p1;
wire   [5:0] or_ln71_51_fu_5801_p2;
wire   [0:0] tmp_192_fu_5807_p3;
wire   [5:0] tmp_121_fu_5815_p7;
wire   [5:0] trunc_ln57_58_fu_4169_p1;
wire   [5:0] or_ln71_52_fu_5831_p2;
wire   [0:0] tmp_193_fu_5837_p3;
wire   [5:0] tmp_122_fu_5845_p7;
wire   [5:0] trunc_ln71_2_fu_4583_p1;
wire   [5:0] or_ln71_53_fu_5861_p2;
wire   [0:0] tmp_195_fu_5875_p3;
wire   [0:0] tot_hits_5_fu_5867_p3;
wire   [6:0] tmp_123_fu_5883_p8;
wire   [6:0] trunc_ln57_1_fu_1267_p1;
wire   [6:0] or_ln71_54_fu_5901_p2;
wire   [0:0] tmp_196_fu_5907_p3;
wire   [6:0] tmp_124_fu_5915_p8;
wire   [6:0] trunc_ln57_9_fu_1681_p1;
wire   [6:0] or_ln71_55_fu_5933_p2;
wire   [0:0] tmp_197_fu_5939_p3;
wire   [6:0] tmp_125_fu_5947_p8;
wire   [6:0] trunc_ln57_17_fu_2095_p1;
wire   [6:0] or_ln71_56_fu_5965_p2;
wire   [0:0] tmp_198_fu_5971_p3;
wire   [6:0] tmp_126_fu_5979_p8;
wire   [6:0] trunc_ln57_25_fu_2509_p1;
wire   [6:0] or_ln71_57_fu_5997_p2;
wire   [0:0] tmp_199_fu_6003_p3;
wire   [6:0] tmp_127_fu_6011_p8;
wire   [6:0] trunc_ln57_33_fu_2923_p1;
wire   [6:0] or_ln71_58_fu_6029_p2;
wire   [0:0] tmp_200_fu_6035_p3;
wire   [6:0] tmp_128_fu_6043_p8;
wire   [6:0] trunc_ln57_41_fu_3337_p1;
wire   [6:0] or_ln71_59_fu_6061_p2;
wire   [0:0] tmp_201_fu_6067_p3;
wire   [6:0] tmp_129_fu_6075_p8;
wire   [6:0] trunc_ln57_49_fu_3751_p1;
wire   [6:0] or_ln71_60_fu_6093_p2;
wire   [0:0] tmp_202_fu_6099_p3;
wire   [6:0] tmp_130_fu_6107_p8;
wire   [6:0] trunc_ln57_57_fu_4165_p1;
wire   [6:0] or_ln71_61_fu_6125_p2;
wire   [0:0] tmp_203_fu_6131_p3;
wire   [6:0] tmp_131_fu_6139_p8;
wire   [6:0] trunc_ln71_1_fu_4579_p1;
wire   [6:0] or_ln71_62_fu_6157_p2;
wire   [0:0] tmp_205_fu_6171_p3;
wire   [0:0] tot_hits_6_fu_6163_p3;
wire   [7:0] tmp_132_fu_6179_p9;
wire   [7:0] trunc_ln57_fu_1263_p1;
wire   [7:0] or_ln71_63_fu_6199_p2;
wire   [0:0] tmp_206_fu_6205_p3;
wire   [7:0] tmp_133_fu_6213_p9;
wire   [7:0] trunc_ln57_8_fu_1677_p1;
wire   [7:0] or_ln71_64_fu_6233_p2;
wire   [0:0] tmp_207_fu_6239_p3;
wire   [7:0] tmp_134_fu_6247_p9;
wire   [7:0] trunc_ln57_16_fu_2091_p1;
wire   [7:0] or_ln71_65_fu_6267_p2;
wire   [0:0] tmp_208_fu_6273_p3;
wire   [7:0] tmp_135_fu_6281_p9;
wire   [7:0] trunc_ln57_24_fu_2505_p1;
wire   [7:0] or_ln71_66_fu_6301_p2;
wire   [0:0] tmp_209_fu_6307_p3;
wire   [7:0] tmp_136_fu_6315_p9;
wire   [7:0] trunc_ln57_32_fu_2919_p1;
wire   [7:0] or_ln71_67_fu_6335_p2;
wire   [0:0] tmp_210_fu_6341_p3;
wire   [7:0] tmp_137_fu_6349_p9;
wire   [7:0] trunc_ln57_40_fu_3333_p1;
wire   [7:0] or_ln71_68_fu_6369_p2;
wire   [0:0] tmp_211_fu_6375_p3;
wire   [7:0] tmp_138_fu_6383_p9;
wire   [7:0] trunc_ln57_48_fu_3747_p1;
wire   [7:0] or_ln71_69_fu_6403_p2;
wire   [0:0] tmp_212_fu_6409_p3;
wire   [7:0] tmp_139_fu_6417_p9;
wire   [7:0] trunc_ln57_56_fu_4161_p1;
wire   [7:0] or_ln71_70_fu_6437_p2;
wire   [0:0] tmp_213_fu_6443_p3;
wire   [7:0] tmp_140_fu_6451_p9;
wire   [7:0] trunc_ln71_fu_4575_p1;
wire   [3:0] zext_ln121_fu_6477_p1;
wire   [3:0] zext_ln121_1_fu_6487_p1;
wire   [3:0] zext_ln121_2_fu_6497_p1;
wire   [3:0] zext_ln141_fu_6507_p1;
wire   [3:0] zext_ln121_3_fu_6517_p1;
wire   [3:0] zext_ln121_4_fu_6527_p1;
wire   [3:0] zext_ln121_5_fu_6537_p1;
wire   [7:0] or_ln71_71_fu_6471_p2;
wire   [0:0] tmp_214_fu_6547_p3;
wire   [3:0] zext_ln141_1_fu_6555_p1;
wire   [0:0] xor_ln143_fu_6725_p2;
wire   [0:0] xor_ln189_fu_6769_p2;
wire   [0:0] and_ln189_fu_6775_p2;
wire   [0:0] xor_ln143_1_fu_6730_p2;
wire   [0:0] xor_ln189_1_fu_6785_p2;
wire   [0:0] and_ln189_1_fu_6791_p2;
wire   [1:0] zext_ln189_1_fu_6797_p3;
wire   [1:0] zext_ln189_fu_6781_p1;
wire   [1:0] select_ln189_fu_6805_p3;
wire   [0:0] xor_ln143_2_fu_6735_p2;
wire   [0:0] xor_ln189_2_fu_6817_p2;
wire   [0:0] and_ln189_2_fu_6823_p2;
wire   [2:0] zext_ln189_3_fu_6829_p3;
wire   [2:0] zext_ln189_2_fu_6813_p1;
wire   [2:0] select_ln189_1_fu_6837_p3;
wire   [0:0] xor_ln143_3_fu_6740_p2;
wire   [0:0] xor_ln189_3_fu_6849_p2;
wire   [7:0] zext_ln189_4_fu_6845_p1;
wire   [0:0] and_ln189_3_fu_6855_p2;
wire   [7:0] tmp_215_fu_6861_p4;
wire   [0:0] xor_ln143_4_fu_6745_p2;
wire   [0:0] xor_ln189_4_fu_6879_p2;
wire   [7:0] select_ln189_2_fu_6871_p3;
wire   [0:0] and_ln189_4_fu_6885_p2;
wire   [7:0] tmp_216_fu_6891_p4;
wire   [0:0] xor_ln143_5_fu_6750_p2;
wire   [0:0] xor_ln189_5_fu_6909_p2;
wire   [7:0] select_ln189_3_fu_6901_p3;
wire   [0:0] and_ln189_5_fu_6915_p2;
wire   [7:0] tmp_217_fu_6921_p4;
wire   [0:0] xor_ln143_6_fu_6755_p2;
wire   [0:0] xor_ln189_6_fu_6939_p2;
wire   [7:0] select_ln189_4_fu_6931_p3;
wire   [0:0] and_ln189_6_fu_6945_p2;
wire   [7:0] tmp_218_fu_6951_p4;
wire   [0:0] xor_ln189_7_fu_6969_p2;
wire   [7:0] select_ln189_5_fu_6961_p3;
wire   [0:0] and_ln189_7_fu_6975_p2;
wire   [7:0] tmp_219_fu_6981_p4;
reg   [0:0] ap_NS_iter0_fsm;
reg   [1:0] ap_NS_iter1_fsm;
reg    ap_ST_iter0_fsm_state1_blk;
reg    ap_ST_iter1_fsm_state2_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_iter0_fsm = 1'd1;
#0 ap_CS_iter1_fsm = 2'd1;
#0 ecal_cosmic_hls_ap_uint_ap_uint_stream_stream_fadc_hits_stream_9 = 8'd0;
#0 ecal_cosmic_hls_ap_uint_ap_uint_stream_stream_fadc_hits_stream_8 = 8'd0;
#0 ecal_cosmic_hls_ap_uint_ap_uint_stream_stream_fadc_hits_stream_7 = 8'd0;
#0 ecal_cosmic_hls_ap_uint_ap_uint_stream_stream_fadc_hits_stream_6 = 8'd0;
#0 ecal_cosmic_hls_ap_uint_ap_uint_stream_stream_fadc_hits_stream_5 = 8'd0;
#0 ecal_cosmic_hls_ap_uint_ap_uint_stream_stream_fadc_hits_stream_4 = 8'd0;
#0 ecal_cosmic_hls_ap_uint_ap_uint_stream_stream_fadc_hits_stream_3 = 8'd0;
#0 ecal_cosmic_hls_ap_uint_ap_uint_stream_stream_fadc_hits_stream_2 = 8'd0;
#0 ecal_cosmic_hls_ap_uint_ap_uint_stream_stream_fadc_hits_stream_1 = 8'd0;
#0 ecal_cosmic_hls_ap_uint_ap_uint_stream_stream_fadc_hits_stream = 8'd0;
#0 lastT = 1'd0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter0_fsm <= ap_ST_iter0_fsm_state1;
    end else begin
        ap_CS_iter0_fsm <= ap_NS_iter0_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter1_fsm <= ap_ST_iter1_fsm_state0;
    end else begin
        ap_CS_iter1_fsm <= ap_NS_iter1_fsm;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_block_state1_pp0_stage0_iter0) | ((1'b1 == ap_CS_iter1_fsm_state2) & (1'b1 == ap_block_state2_pp0_stage0_iter1))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ecal_cosmic_hls_ap_uint_ap_uint_stream_stream_fadc_hits_stream <= {{select_ln60_79_fu_4567_p3[15:8]}};
        ecal_cosmic_hls_ap_uint_ap_uint_stream_stream_fadc_hits_stream_1 <= {{select_ln60_71_fu_4153_p3[15:8]}};
        ecal_cosmic_hls_ap_uint_ap_uint_stream_stream_fadc_hits_stream_2 <= {{select_ln60_63_fu_3739_p3[15:8]}};
        ecal_cosmic_hls_ap_uint_ap_uint_stream_stream_fadc_hits_stream_3 <= {{select_ln60_55_fu_3325_p3[15:8]}};
        ecal_cosmic_hls_ap_uint_ap_uint_stream_stream_fadc_hits_stream_4 <= {{select_ln60_47_fu_2911_p3[15:8]}};
        ecal_cosmic_hls_ap_uint_ap_uint_stream_stream_fadc_hits_stream_5 <= {{select_ln60_39_fu_2497_p3[15:8]}};
        ecal_cosmic_hls_ap_uint_ap_uint_stream_stream_fadc_hits_stream_6 <= {{select_ln60_31_fu_2083_p3[15:8]}};
        ecal_cosmic_hls_ap_uint_ap_uint_stream_stream_fadc_hits_stream_7 <= {{select_ln60_23_fu_1669_p3[15:8]}};
        ecal_cosmic_hls_ap_uint_ap_uint_stream_stream_fadc_hits_stream_8 <= {{select_ln60_15_fu_1255_p3[15:8]}};
        ecal_cosmic_hls_ap_uint_ap_uint_stream_stream_fadc_hits_stream_9 <= {{select_ln60_7_fu_873_p3[15:8]}};
        icmp_ln143_1_reg_7011 <= icmp_ln143_1_fu_6491_p2;
        icmp_ln143_2_reg_7016 <= icmp_ln143_2_fu_6501_p2;
        icmp_ln143_3_reg_7021 <= icmp_ln143_3_fu_6511_p2;
        icmp_ln143_4_reg_7026 <= icmp_ln143_4_fu_6521_p2;
        icmp_ln143_5_reg_7031 <= icmp_ln143_5_fu_6531_p2;
        icmp_ln143_6_reg_7036 <= icmp_ln143_6_fu_6541_p2;
        icmp_ln143_7_reg_7041 <= icmp_ln143_7_fu_6559_p2;
        icmp_ln143_reg_7006 <= icmp_ln143_fu_6481_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_iter1_fsm_state2) & (1'b0 == ap_block_state2_pp0_stage0_iter1))) begin
        lastT <= xor_ln143_7_fu_6760_p2;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state1_pp0_stage0_iter0)) begin
        ap_ST_iter0_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_iter0_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state2_pp0_stage0_iter1)) begin
        ap_ST_iter1_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_iter1_fsm_state2_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter1_fsm_state2) & (1'b0 == ap_block_state2_pp0_stage0_iter1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_iter1_fsm_state0) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_block_state1_pp0_stage0_iter0) | ((1'b1 == ap_CS_iter1_fsm_state2) & (1'b1 == ap_block_state2_pp0_stage0_iter1))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        s_fadc_hits_vxs_blk_n = s_fadc_hits_vxs_empty_n;
    end else begin
        s_fadc_hits_vxs_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_block_state1_pp0_stage0_iter0) | ((1'b1 == ap_CS_iter1_fsm_state2) & (1'b1 == ap_block_state2_pp0_stage0_iter1))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        s_fadc_hits_vxs_read = 1'b1;
    end else begin
        s_fadc_hits_vxs_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_iter1_fsm_state2)) begin
        s_trigger_t_blk_n = s_trigger_t_full_n;
    end else begin
        s_trigger_t_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter1_fsm_state2) & (1'b0 == ap_block_state2_pp0_stage0_iter1))) begin
        s_trigger_t_write = 1'b1;
    end else begin
        s_trigger_t_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_iter0_fsm)
        ap_ST_iter0_fsm_state1 : begin
            ap_NS_iter0_fsm = ap_ST_iter0_fsm_state1;
        end
        default : begin
            ap_NS_iter0_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter1_fsm)
        ap_ST_iter1_fsm_state2 : begin
            if (((1'b1 == ap_CS_iter0_fsm_state1) & (1'b0 == ap_block_state2_pp0_stage0_iter1) & (1'b0 == ap_block_state1_pp0_stage0_iter0))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state2;
            end else if (((1'b0 == ap_block_state2_pp0_stage0_iter1) & ((1'b0 == ap_CS_iter0_fsm_state1) | ((1'b1 == ap_CS_iter0_fsm_state1) & (1'b1 == ap_block_state1_pp0_stage0_iter0))))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state0;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state2;
            end
        end
        ap_ST_iter1_fsm_state0 : begin
            if ((~((1'b1 == ap_block_state1_pp0_stage0_iter0) | ((1'b1 == ap_CS_iter1_fsm_state2) & (1'b1 == ap_block_state2_pp0_stage0_iter1))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state2;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter1_fsm = 'bx;
        end
    endcase
end

assign add_ln61_10_fu_1097_p2 = (zext_ln61_10_fu_919_p1 + 4'd4);

assign add_ln61_11_fu_1143_p2 = (zext_ln61_10_fu_919_p1 + 4'd5);

assign add_ln61_12_fu_1189_p2 = (zext_ln61_10_fu_919_p1 + 4'd6);

assign add_ln61_13_fu_1235_p2 = (zext_ln61_10_fu_919_p1 + 4'd7);

assign add_ln61_14_fu_1373_p2 = (zext_ln61_19_fu_1333_p1 + 4'd1);

assign add_ln61_15_fu_1419_p2 = (zext_ln61_19_fu_1333_p1 + 4'd2);

assign add_ln61_16_fu_1465_p2 = (zext_ln61_19_fu_1333_p1 + 4'd3);

assign add_ln61_17_fu_1511_p2 = (zext_ln61_19_fu_1333_p1 + 4'd4);

assign add_ln61_18_fu_1557_p2 = (zext_ln61_19_fu_1333_p1 + 4'd5);

assign add_ln61_19_fu_1603_p2 = (zext_ln61_19_fu_1333_p1 + 4'd6);

assign add_ln61_1_fu_591_p2 = (zext_ln61_1_fu_483_p1 + 4'd2);

assign add_ln61_20_fu_1649_p2 = (zext_ln61_19_fu_1333_p1 + 4'd7);

assign add_ln61_21_fu_1787_p2 = (zext_ln61_28_fu_1747_p1 + 4'd1);

assign add_ln61_22_fu_1833_p2 = (zext_ln61_28_fu_1747_p1 + 4'd2);

assign add_ln61_23_fu_1879_p2 = (zext_ln61_28_fu_1747_p1 + 4'd3);

assign add_ln61_24_fu_1925_p2 = (zext_ln61_28_fu_1747_p1 + 4'd4);

assign add_ln61_25_fu_1971_p2 = (zext_ln61_28_fu_1747_p1 + 4'd5);

assign add_ln61_26_fu_2017_p2 = (zext_ln61_28_fu_1747_p1 + 4'd6);

assign add_ln61_27_fu_2063_p2 = (zext_ln61_28_fu_1747_p1 + 4'd7);

assign add_ln61_28_fu_2201_p2 = (zext_ln61_37_fu_2161_p1 + 4'd1);

assign add_ln61_29_fu_2247_p2 = (zext_ln61_37_fu_2161_p1 + 4'd2);

assign add_ln61_2_fu_643_p2 = (zext_ln61_1_fu_483_p1 + 4'd3);

assign add_ln61_30_fu_2293_p2 = (zext_ln61_37_fu_2161_p1 + 4'd3);

assign add_ln61_31_fu_2339_p2 = (zext_ln61_37_fu_2161_p1 + 4'd4);

assign add_ln61_32_fu_2385_p2 = (zext_ln61_37_fu_2161_p1 + 4'd5);

assign add_ln61_33_fu_2431_p2 = (zext_ln61_37_fu_2161_p1 + 4'd6);

assign add_ln61_34_fu_2477_p2 = (zext_ln61_37_fu_2161_p1 + 4'd7);

assign add_ln61_35_fu_2615_p2 = (zext_ln61_46_fu_2575_p1 + 4'd1);

assign add_ln61_36_fu_2661_p2 = (zext_ln61_46_fu_2575_p1 + 4'd2);

assign add_ln61_37_fu_2707_p2 = (zext_ln61_46_fu_2575_p1 + 4'd3);

assign add_ln61_38_fu_2753_p2 = (zext_ln61_46_fu_2575_p1 + 4'd4);

assign add_ln61_39_fu_2799_p2 = (zext_ln61_46_fu_2575_p1 + 4'd5);

assign add_ln61_3_fu_697_p2 = (zext_ln61_1_fu_483_p1 + 4'd4);

assign add_ln61_40_fu_2845_p2 = (zext_ln61_46_fu_2575_p1 + 4'd6);

assign add_ln61_41_fu_2891_p2 = (zext_ln61_46_fu_2575_p1 + 4'd7);

assign add_ln61_42_fu_3029_p2 = (zext_ln61_55_fu_2989_p1 + 4'd1);

assign add_ln61_43_fu_3075_p2 = (zext_ln61_55_fu_2989_p1 + 4'd2);

assign add_ln61_44_fu_3121_p2 = (zext_ln61_55_fu_2989_p1 + 4'd3);

assign add_ln61_45_fu_3167_p2 = (zext_ln61_55_fu_2989_p1 + 4'd4);

assign add_ln61_46_fu_3213_p2 = (zext_ln61_55_fu_2989_p1 + 4'd5);

assign add_ln61_47_fu_3259_p2 = (zext_ln61_55_fu_2989_p1 + 4'd6);

assign add_ln61_48_fu_3305_p2 = (zext_ln61_55_fu_2989_p1 + 4'd7);

assign add_ln61_49_fu_3443_p2 = (zext_ln61_65_fu_3403_p1 + 4'd1);

assign add_ln61_4_fu_749_p2 = (zext_ln61_1_fu_483_p1 + 4'd5);

assign add_ln61_50_fu_3489_p2 = (zext_ln61_65_fu_3403_p1 + 4'd2);

assign add_ln61_51_fu_3535_p2 = (zext_ln61_65_fu_3403_p1 + 4'd3);

assign add_ln61_52_fu_3581_p2 = (zext_ln61_65_fu_3403_p1 + 4'd4);

assign add_ln61_53_fu_3627_p2 = (zext_ln61_65_fu_3403_p1 + 4'd5);

assign add_ln61_54_fu_3673_p2 = (zext_ln61_65_fu_3403_p1 + 4'd6);

assign add_ln61_55_fu_3719_p2 = (zext_ln61_65_fu_3403_p1 + 4'd7);

assign add_ln61_56_fu_3857_p2 = (zext_ln61_74_fu_3817_p1 + 4'd1);

assign add_ln61_57_fu_3903_p2 = (zext_ln61_74_fu_3817_p1 + 4'd2);

assign add_ln61_58_fu_3949_p2 = (zext_ln61_74_fu_3817_p1 + 4'd3);

assign add_ln61_59_fu_3995_p2 = (zext_ln61_74_fu_3817_p1 + 4'd4);

assign add_ln61_5_fu_801_p2 = (zext_ln61_1_fu_483_p1 + 4'd6);

assign add_ln61_60_fu_4041_p2 = (zext_ln61_74_fu_3817_p1 + 4'd5);

assign add_ln61_61_fu_4087_p2 = (zext_ln61_74_fu_3817_p1 + 4'd6);

assign add_ln61_62_fu_4133_p2 = (zext_ln61_74_fu_3817_p1 + 4'd7);

assign add_ln61_63_fu_4271_p2 = (zext_ln61_82_fu_4231_p1 + 4'd1);

assign add_ln61_64_fu_4317_p2 = (zext_ln61_82_fu_4231_p1 + 4'd2);

assign add_ln61_65_fu_4363_p2 = (zext_ln61_82_fu_4231_p1 + 4'd3);

assign add_ln61_66_fu_4409_p2 = (zext_ln61_82_fu_4231_p1 + 4'd4);

assign add_ln61_67_fu_4455_p2 = (zext_ln61_82_fu_4231_p1 + 4'd5);

assign add_ln61_68_fu_4501_p2 = (zext_ln61_82_fu_4231_p1 + 4'd6);

assign add_ln61_69_fu_4547_p2 = (zext_ln61_82_fu_4231_p1 + 4'd7);

assign add_ln61_6_fu_853_p2 = (zext_ln61_1_fu_483_p1 + 4'd7);

assign add_ln61_7_fu_959_p2 = (zext_ln61_10_fu_919_p1 + 4'd1);

assign add_ln61_8_fu_1005_p2 = (zext_ln61_10_fu_919_p1 + 4'd2);

assign add_ln61_9_fu_1051_p2 = (zext_ln61_10_fu_919_p1 + 4'd3);

assign add_ln61_fu_529_p2 = (zext_ln61_1_fu_483_p1 + 4'd1);

assign and_ln189_1_fu_6791_p2 = (xor_ln189_1_fu_6785_p2 & xor_ln143_1_fu_6730_p2);

assign and_ln189_2_fu_6823_p2 = (xor_ln189_2_fu_6817_p2 & xor_ln143_2_fu_6735_p2);

assign and_ln189_3_fu_6855_p2 = (xor_ln189_3_fu_6849_p2 & xor_ln143_3_fu_6740_p2);

assign and_ln189_4_fu_6885_p2 = (xor_ln189_4_fu_6879_p2 & xor_ln143_4_fu_6745_p2);

assign and_ln189_5_fu_6915_p2 = (xor_ln189_5_fu_6909_p2 & xor_ln143_5_fu_6750_p2);

assign and_ln189_6_fu_6945_p2 = (xor_ln189_6_fu_6939_p2 & xor_ln143_6_fu_6755_p2);

assign and_ln189_7_fu_6975_p2 = (xor_ln189_7_fu_6969_p2 & xor_ln143_7_fu_6760_p2);

assign and_ln189_fu_6775_p2 = (xor_ln189_fu_6769_p2 & xor_ln143_fu_6725_p2);

assign and_ln60_10_fu_1079_p2 = (tmp_5_fu_671_p3 & cmp_i_i72_1_fu_897_p2);

assign and_ln60_11_fu_1125_p2 = (icmp_ln60_3_fu_725_p2 & cmp_i_i72_1_fu_897_p2);

assign and_ln60_12_fu_1171_p2 = (icmp_ln60_4_fu_777_p2 & cmp_i_i72_1_fu_897_p2);

assign and_ln60_13_fu_1217_p2 = (icmp_ln60_5_fu_829_p2 & cmp_i_i72_1_fu_897_p2);

assign and_ln60_14_fu_1355_p2 = (icmp_ln60_fu_505_p2 & cmp_i_i72_2_fu_1311_p2);

assign and_ln60_15_fu_1401_p2 = (icmp_ln60_1_fu_567_p2 & cmp_i_i72_2_fu_1311_p2);

assign and_ln60_16_fu_1447_p2 = (icmp_ln60_2_fu_619_p2 & cmp_i_i72_2_fu_1311_p2);

assign and_ln60_17_fu_1493_p2 = (tmp_5_fu_671_p3 & cmp_i_i72_2_fu_1311_p2);

assign and_ln60_18_fu_1539_p2 = (icmp_ln60_3_fu_725_p2 & cmp_i_i72_2_fu_1311_p2);

assign and_ln60_19_fu_1585_p2 = (icmp_ln60_4_fu_777_p2 & cmp_i_i72_2_fu_1311_p2);

assign and_ln60_1_fu_573_p2 = (icmp_ln60_1_fu_567_p2 & cmp_i_i72_fu_461_p2);

assign and_ln60_20_fu_1631_p2 = (icmp_ln60_5_fu_829_p2 & cmp_i_i72_2_fu_1311_p2);

assign and_ln60_21_fu_1769_p2 = (icmp_ln60_fu_505_p2 & cmp_i_i72_3_fu_1725_p2);

assign and_ln60_22_fu_1815_p2 = (icmp_ln60_1_fu_567_p2 & cmp_i_i72_3_fu_1725_p2);

assign and_ln60_23_fu_1861_p2 = (icmp_ln60_2_fu_619_p2 & cmp_i_i72_3_fu_1725_p2);

assign and_ln60_24_fu_1907_p2 = (tmp_5_fu_671_p3 & cmp_i_i72_3_fu_1725_p2);

assign and_ln60_25_fu_1953_p2 = (icmp_ln60_3_fu_725_p2 & cmp_i_i72_3_fu_1725_p2);

assign and_ln60_26_fu_1999_p2 = (icmp_ln60_4_fu_777_p2 & cmp_i_i72_3_fu_1725_p2);

assign and_ln60_27_fu_2045_p2 = (icmp_ln60_5_fu_829_p2 & cmp_i_i72_3_fu_1725_p2);

assign and_ln60_28_fu_2183_p2 = (icmp_ln60_fu_505_p2 & cmp_i_i72_4_fu_2139_p2);

assign and_ln60_29_fu_2229_p2 = (icmp_ln60_1_fu_567_p2 & cmp_i_i72_4_fu_2139_p2);

assign and_ln60_2_fu_625_p2 = (icmp_ln60_2_fu_619_p2 & cmp_i_i72_fu_461_p2);

assign and_ln60_30_fu_2275_p2 = (icmp_ln60_2_fu_619_p2 & cmp_i_i72_4_fu_2139_p2);

assign and_ln60_31_fu_2321_p2 = (tmp_5_fu_671_p3 & cmp_i_i72_4_fu_2139_p2);

assign and_ln60_32_fu_2367_p2 = (icmp_ln60_3_fu_725_p2 & cmp_i_i72_4_fu_2139_p2);

assign and_ln60_33_fu_2413_p2 = (icmp_ln60_4_fu_777_p2 & cmp_i_i72_4_fu_2139_p2);

assign and_ln60_34_fu_2459_p2 = (icmp_ln60_5_fu_829_p2 & cmp_i_i72_4_fu_2139_p2);

assign and_ln60_35_fu_2597_p2 = (icmp_ln60_fu_505_p2 & cmp_i_i72_5_fu_2553_p2);

assign and_ln60_36_fu_2643_p2 = (icmp_ln60_1_fu_567_p2 & cmp_i_i72_5_fu_2553_p2);

assign and_ln60_37_fu_2689_p2 = (icmp_ln60_2_fu_619_p2 & cmp_i_i72_5_fu_2553_p2);

assign and_ln60_38_fu_2735_p2 = (tmp_5_fu_671_p3 & cmp_i_i72_5_fu_2553_p2);

assign and_ln60_39_fu_2781_p2 = (icmp_ln60_3_fu_725_p2 & cmp_i_i72_5_fu_2553_p2);

assign and_ln60_3_fu_679_p2 = (tmp_5_fu_671_p3 & cmp_i_i72_fu_461_p2);

assign and_ln60_40_fu_2827_p2 = (icmp_ln60_4_fu_777_p2 & cmp_i_i72_5_fu_2553_p2);

assign and_ln60_41_fu_2873_p2 = (icmp_ln60_5_fu_829_p2 & cmp_i_i72_5_fu_2553_p2);

assign and_ln60_42_fu_3011_p2 = (icmp_ln60_fu_505_p2 & cmp_i_i72_6_fu_2967_p2);

assign and_ln60_43_fu_3057_p2 = (icmp_ln60_1_fu_567_p2 & cmp_i_i72_6_fu_2967_p2);

assign and_ln60_44_fu_3103_p2 = (icmp_ln60_2_fu_619_p2 & cmp_i_i72_6_fu_2967_p2);

assign and_ln60_45_fu_3149_p2 = (tmp_5_fu_671_p3 & cmp_i_i72_6_fu_2967_p2);

assign and_ln60_46_fu_3195_p2 = (icmp_ln60_3_fu_725_p2 & cmp_i_i72_6_fu_2967_p2);

assign and_ln60_47_fu_3241_p2 = (icmp_ln60_4_fu_777_p2 & cmp_i_i72_6_fu_2967_p2);

assign and_ln60_48_fu_3287_p2 = (icmp_ln60_5_fu_829_p2 & cmp_i_i72_6_fu_2967_p2);

assign and_ln60_49_fu_3425_p2 = (icmp_ln60_fu_505_p2 & cmp_i_i72_7_fu_3381_p2);

assign and_ln60_4_fu_731_p2 = (icmp_ln60_3_fu_725_p2 & cmp_i_i72_fu_461_p2);

assign and_ln60_50_fu_3471_p2 = (icmp_ln60_1_fu_567_p2 & cmp_i_i72_7_fu_3381_p2);

assign and_ln60_51_fu_3517_p2 = (icmp_ln60_2_fu_619_p2 & cmp_i_i72_7_fu_3381_p2);

assign and_ln60_52_fu_3563_p2 = (tmp_5_fu_671_p3 & cmp_i_i72_7_fu_3381_p2);

assign and_ln60_53_fu_3609_p2 = (icmp_ln60_3_fu_725_p2 & cmp_i_i72_7_fu_3381_p2);

assign and_ln60_54_fu_3655_p2 = (icmp_ln60_4_fu_777_p2 & cmp_i_i72_7_fu_3381_p2);

assign and_ln60_55_fu_3701_p2 = (icmp_ln60_5_fu_829_p2 & cmp_i_i72_7_fu_3381_p2);

assign and_ln60_56_fu_3839_p2 = (icmp_ln60_fu_505_p2 & cmp_i_i72_8_fu_3795_p2);

assign and_ln60_57_fu_3885_p2 = (icmp_ln60_1_fu_567_p2 & cmp_i_i72_8_fu_3795_p2);

assign and_ln60_58_fu_3931_p2 = (icmp_ln60_2_fu_619_p2 & cmp_i_i72_8_fu_3795_p2);

assign and_ln60_59_fu_3977_p2 = (tmp_5_fu_671_p3 & cmp_i_i72_8_fu_3795_p2);

assign and_ln60_5_fu_783_p2 = (icmp_ln60_4_fu_777_p2 & cmp_i_i72_fu_461_p2);

assign and_ln60_60_fu_4023_p2 = (icmp_ln60_3_fu_725_p2 & cmp_i_i72_8_fu_3795_p2);

assign and_ln60_61_fu_4069_p2 = (icmp_ln60_4_fu_777_p2 & cmp_i_i72_8_fu_3795_p2);

assign and_ln60_62_fu_4115_p2 = (icmp_ln60_5_fu_829_p2 & cmp_i_i72_8_fu_3795_p2);

assign and_ln60_63_fu_4253_p2 = (icmp_ln60_fu_505_p2 & cmp_i_i72_9_fu_4209_p2);

assign and_ln60_64_fu_4299_p2 = (icmp_ln60_1_fu_567_p2 & cmp_i_i72_9_fu_4209_p2);

assign and_ln60_65_fu_4345_p2 = (icmp_ln60_2_fu_619_p2 & cmp_i_i72_9_fu_4209_p2);

assign and_ln60_66_fu_4391_p2 = (tmp_5_fu_671_p3 & cmp_i_i72_9_fu_4209_p2);

assign and_ln60_67_fu_4437_p2 = (icmp_ln60_3_fu_725_p2 & cmp_i_i72_9_fu_4209_p2);

assign and_ln60_68_fu_4483_p2 = (icmp_ln60_4_fu_777_p2 & cmp_i_i72_9_fu_4209_p2);

assign and_ln60_69_fu_4529_p2 = (icmp_ln60_5_fu_829_p2 & cmp_i_i72_9_fu_4209_p2);

assign and_ln60_6_fu_835_p2 = (icmp_ln60_5_fu_829_p2 & cmp_i_i72_fu_461_p2);

assign and_ln60_7_fu_941_p2 = (icmp_ln60_fu_505_p2 & cmp_i_i72_1_fu_897_p2);

assign and_ln60_8_fu_987_p2 = (icmp_ln60_1_fu_567_p2 & cmp_i_i72_1_fu_897_p2);

assign and_ln60_9_fu_1033_p2 = (icmp_ln60_2_fu_619_p2 & cmp_i_i72_1_fu_897_p2);

assign and_ln60_fu_511_p2 = (icmp_ln60_fu_505_p2 & cmp_i_i72_fu_461_p2);

assign ap_CS_iter0_fsm_state1 = ap_CS_iter0_fsm[32'd0];

assign ap_CS_iter1_fsm_state0 = ap_CS_iter1_fsm[32'd0];

assign ap_CS_iter1_fsm_state2 = ap_CS_iter1_fsm[32'd1];

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_start == 1'b0) | (s_fadc_hits_vxs_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = (s_trigger_t_full_n == 1'b0);
end

assign bit_select_i_1_fu_889_p3 = zext_ln58_1_fu_885_p1[fadc_hits_t_10_fu_275_p4];

assign bit_select_i_2_fu_1303_p3 = zext_ln58_2_fu_1299_p1[fadc_hits_t_11_fu_295_p4];

assign bit_select_i_3_fu_1717_p3 = zext_ln58_3_fu_1713_p1[fadc_hits_t_12_fu_315_p4];

assign bit_select_i_4_fu_2131_p3 = zext_ln58_4_fu_2127_p1[fadc_hits_t_13_fu_335_p4];

assign bit_select_i_5_fu_2545_p3 = zext_ln58_5_fu_2541_p1[fadc_hits_t_14_fu_355_p4];

assign bit_select_i_6_fu_2959_p3 = zext_ln58_6_fu_2955_p1[fadc_hits_t_15_fu_375_p4];

assign bit_select_i_7_fu_3373_p3 = zext_ln58_7_fu_3369_p1[fadc_hits_t_16_fu_395_p4];

assign bit_select_i_8_fu_3787_p3 = zext_ln58_8_fu_3783_p1[fadc_hits_t_17_fu_415_p4];

assign bit_select_i_9_fu_4201_p3 = zext_ln58_9_fu_4197_p1[fadc_hits_t_18_fu_435_p4];

assign bit_select_i_fu_453_p3 = zext_ln58_fu_449_p1[fadc_hits_t_fu_255_p4];

assign cmp_i_i72_1_fu_897_p2 = ((fadc_hits_e_1_fu_265_p4 != 13'd0) ? 1'b1 : 1'b0);

assign cmp_i_i72_2_fu_1311_p2 = ((fadc_hits_e_2_fu_285_p4 != 13'd0) ? 1'b1 : 1'b0);

assign cmp_i_i72_3_fu_1725_p2 = ((fadc_hits_e_3_fu_305_p4 != 13'd0) ? 1'b1 : 1'b0);

assign cmp_i_i72_4_fu_2139_p2 = ((fadc_hits_e_4_fu_325_p4 != 13'd0) ? 1'b1 : 1'b0);

assign cmp_i_i72_5_fu_2553_p2 = ((fadc_hits_e_5_fu_345_p4 != 13'd0) ? 1'b1 : 1'b0);

assign cmp_i_i72_6_fu_2967_p2 = ((fadc_hits_e_6_fu_365_p4 != 13'd0) ? 1'b1 : 1'b0);

assign cmp_i_i72_7_fu_3381_p2 = ((fadc_hits_e_7_fu_385_p4 != 13'd0) ? 1'b1 : 1'b0);

assign cmp_i_i72_8_fu_3795_p2 = ((fadc_hits_e_8_fu_405_p4 != 13'd0) ? 1'b1 : 1'b0);

assign cmp_i_i72_9_fu_4209_p2 = ((fadc_hits_e_9_fu_425_p4 != 13'd0) ? 1'b1 : 1'b0);

assign cmp_i_i72_fu_461_p2 = ((fadc_hits_e_fu_251_p1 != 13'd0) ? 1'b1 : 1'b0);

assign fadc_hits_e_1_fu_265_p4 = {{s_fadc_hits_vxs_dout[28:16]}};

assign fadc_hits_e_2_fu_285_p4 = {{s_fadc_hits_vxs_dout[44:32]}};

assign fadc_hits_e_3_fu_305_p4 = {{s_fadc_hits_vxs_dout[60:48]}};

assign fadc_hits_e_4_fu_325_p4 = {{s_fadc_hits_vxs_dout[76:64]}};

assign fadc_hits_e_5_fu_345_p4 = {{s_fadc_hits_vxs_dout[92:80]}};

assign fadc_hits_e_6_fu_365_p4 = {{s_fadc_hits_vxs_dout[108:96]}};

assign fadc_hits_e_7_fu_385_p4 = {{s_fadc_hits_vxs_dout[124:112]}};

assign fadc_hits_e_8_fu_405_p4 = {{s_fadc_hits_vxs_dout[140:128]}};

assign fadc_hits_e_9_fu_425_p4 = {{s_fadc_hits_vxs_dout[156:144]}};

assign fadc_hits_e_fu_251_p1 = s_fadc_hits_vxs_dout[12:0];

assign fadc_hits_t_10_fu_275_p4 = {{s_fadc_hits_vxs_dout[31:29]}};

assign fadc_hits_t_11_fu_295_p4 = {{s_fadc_hits_vxs_dout[47:45]}};

assign fadc_hits_t_12_fu_315_p4 = {{s_fadc_hits_vxs_dout[63:61]}};

assign fadc_hits_t_13_fu_335_p4 = {{s_fadc_hits_vxs_dout[79:77]}};

assign fadc_hits_t_14_fu_355_p4 = {{s_fadc_hits_vxs_dout[95:93]}};

assign fadc_hits_t_15_fu_375_p4 = {{s_fadc_hits_vxs_dout[111:109]}};

assign fadc_hits_t_16_fu_395_p4 = {{s_fadc_hits_vxs_dout[127:125]}};

assign fadc_hits_t_17_fu_415_p4 = {{s_fadc_hits_vxs_dout[143:141]}};

assign fadc_hits_t_18_fu_435_p4 = {{s_fadc_hits_vxs_dout[159:157]}};

assign fadc_hits_t_fu_255_p4 = {{s_fadc_hits_vxs_dout[15:13]}};

assign icmp_ln143_1_fu_6491_p2 = ((zext_ln121_1_fu_6487_p1 < row_threshold) ? 1'b1 : 1'b0);

assign icmp_ln143_2_fu_6501_p2 = ((zext_ln121_2_fu_6497_p1 < row_threshold) ? 1'b1 : 1'b0);

assign icmp_ln143_3_fu_6511_p2 = ((zext_ln141_fu_6507_p1 < row_threshold) ? 1'b1 : 1'b0);

assign icmp_ln143_4_fu_6521_p2 = ((zext_ln121_3_fu_6517_p1 < row_threshold) ? 1'b1 : 1'b0);

assign icmp_ln143_5_fu_6531_p2 = ((zext_ln121_4_fu_6527_p1 < row_threshold) ? 1'b1 : 1'b0);

assign icmp_ln143_6_fu_6541_p2 = ((zext_ln121_5_fu_6537_p1 < row_threshold) ? 1'b1 : 1'b0);

assign icmp_ln143_7_fu_6559_p2 = ((zext_ln141_1_fu_6555_p1 < row_threshold) ? 1'b1 : 1'b0);

assign icmp_ln143_fu_6481_p2 = ((zext_ln121_fu_6477_p1 < row_threshold) ? 1'b1 : 1'b0);

assign icmp_ln60_1_fu_567_p2 = ((tmp_2_fu_557_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln60_2_fu_619_p2 = ((hit_width > 3'd2) ? 1'b1 : 1'b0);

assign icmp_ln60_3_fu_725_p2 = ((hit_width > 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln60_4_fu_777_p2 = ((hit_width > 3'd5) ? 1'b1 : 1'b0);

assign icmp_ln60_5_fu_829_p2 = ((hit_width == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln60_fu_505_p2 = ((hit_width != 3'd0) ? 1'b1 : 1'b0);

assign or_ln60_10_fu_999_p2 = (xor_ln60_10_fu_993_p2 | bit_select_i_1_fu_889_p3);

assign or_ln60_11_fu_1045_p2 = (xor_ln60_11_fu_1039_p2 | bit_select_i_1_fu_889_p3);

assign or_ln60_12_fu_1091_p2 = (xor_ln60_12_fu_1085_p2 | bit_select_i_1_fu_889_p3);

assign or_ln60_13_fu_1137_p2 = (xor_ln60_13_fu_1131_p2 | bit_select_i_1_fu_889_p3);

assign or_ln60_14_fu_1183_p2 = (xor_ln60_14_fu_1177_p2 | bit_select_i_1_fu_889_p3);

assign or_ln60_15_fu_1229_p2 = (xor_ln60_15_fu_1223_p2 | bit_select_i_1_fu_889_p3);

assign or_ln60_16_fu_1323_p2 = (xor_ln60_16_fu_1317_p2 | bit_select_i_2_fu_1303_p3);

assign or_ln60_17_fu_1367_p2 = (xor_ln60_17_fu_1361_p2 | bit_select_i_2_fu_1303_p3);

assign or_ln60_18_fu_1413_p2 = (xor_ln60_18_fu_1407_p2 | bit_select_i_2_fu_1303_p3);

assign or_ln60_19_fu_1459_p2 = (xor_ln60_19_fu_1453_p2 | bit_select_i_2_fu_1303_p3);

assign or_ln60_1_fu_523_p2 = (xor_ln60_1_fu_517_p2 | bit_select_i_fu_453_p3);

assign or_ln60_20_fu_1505_p2 = (xor_ln60_20_fu_1499_p2 | bit_select_i_2_fu_1303_p3);

assign or_ln60_21_fu_1551_p2 = (xor_ln60_21_fu_1545_p2 | bit_select_i_2_fu_1303_p3);

assign or_ln60_22_fu_1597_p2 = (xor_ln60_22_fu_1591_p2 | bit_select_i_2_fu_1303_p3);

assign or_ln60_23_fu_1643_p2 = (xor_ln60_23_fu_1637_p2 | bit_select_i_2_fu_1303_p3);

assign or_ln60_24_fu_1737_p2 = (xor_ln60_24_fu_1731_p2 | bit_select_i_3_fu_1717_p3);

assign or_ln60_25_fu_1781_p2 = (xor_ln60_25_fu_1775_p2 | bit_select_i_3_fu_1717_p3);

assign or_ln60_26_fu_1827_p2 = (xor_ln60_26_fu_1821_p2 | bit_select_i_3_fu_1717_p3);

assign or_ln60_27_fu_1873_p2 = (xor_ln60_27_fu_1867_p2 | bit_select_i_3_fu_1717_p3);

assign or_ln60_28_fu_1919_p2 = (xor_ln60_28_fu_1913_p2 | bit_select_i_3_fu_1717_p3);

assign or_ln60_29_fu_1965_p2 = (xor_ln60_29_fu_1959_p2 | bit_select_i_3_fu_1717_p3);

assign or_ln60_2_fu_585_p2 = (xor_ln60_2_fu_579_p2 | bit_select_i_fu_453_p3);

assign or_ln60_30_fu_2011_p2 = (xor_ln60_30_fu_2005_p2 | bit_select_i_3_fu_1717_p3);

assign or_ln60_31_fu_2057_p2 = (xor_ln60_31_fu_2051_p2 | bit_select_i_3_fu_1717_p3);

assign or_ln60_32_fu_2151_p2 = (xor_ln60_32_fu_2145_p2 | bit_select_i_4_fu_2131_p3);

assign or_ln60_33_fu_2195_p2 = (xor_ln60_33_fu_2189_p2 | bit_select_i_4_fu_2131_p3);

assign or_ln60_34_fu_2241_p2 = (xor_ln60_34_fu_2235_p2 | bit_select_i_4_fu_2131_p3);

assign or_ln60_35_fu_2287_p2 = (xor_ln60_35_fu_2281_p2 | bit_select_i_4_fu_2131_p3);

assign or_ln60_36_fu_2333_p2 = (xor_ln60_36_fu_2327_p2 | bit_select_i_4_fu_2131_p3);

assign or_ln60_37_fu_2379_p2 = (xor_ln60_37_fu_2373_p2 | bit_select_i_4_fu_2131_p3);

assign or_ln60_38_fu_2425_p2 = (xor_ln60_38_fu_2419_p2 | bit_select_i_4_fu_2131_p3);

assign or_ln60_39_fu_2471_p2 = (xor_ln60_39_fu_2465_p2 | bit_select_i_4_fu_2131_p3);

assign or_ln60_3_fu_637_p2 = (xor_ln60_3_fu_631_p2 | bit_select_i_fu_453_p3);

assign or_ln60_40_fu_2565_p2 = (xor_ln60_40_fu_2559_p2 | bit_select_i_5_fu_2545_p3);

assign or_ln60_41_fu_2609_p2 = (xor_ln60_41_fu_2603_p2 | bit_select_i_5_fu_2545_p3);

assign or_ln60_42_fu_2655_p2 = (xor_ln60_42_fu_2649_p2 | bit_select_i_5_fu_2545_p3);

assign or_ln60_43_fu_2701_p2 = (xor_ln60_43_fu_2695_p2 | bit_select_i_5_fu_2545_p3);

assign or_ln60_44_fu_2747_p2 = (xor_ln60_44_fu_2741_p2 | bit_select_i_5_fu_2545_p3);

assign or_ln60_45_fu_2793_p2 = (xor_ln60_45_fu_2787_p2 | bit_select_i_5_fu_2545_p3);

assign or_ln60_46_fu_2839_p2 = (xor_ln60_46_fu_2833_p2 | bit_select_i_5_fu_2545_p3);

assign or_ln60_47_fu_2885_p2 = (xor_ln60_47_fu_2879_p2 | bit_select_i_5_fu_2545_p3);

assign or_ln60_48_fu_2979_p2 = (xor_ln60_48_fu_2973_p2 | bit_select_i_6_fu_2959_p3);

assign or_ln60_49_fu_3023_p2 = (xor_ln60_49_fu_3017_p2 | bit_select_i_6_fu_2959_p3);

assign or_ln60_4_fu_691_p2 = (xor_ln60_4_fu_685_p2 | bit_select_i_fu_453_p3);

assign or_ln60_50_fu_3069_p2 = (xor_ln60_50_fu_3063_p2 | bit_select_i_6_fu_2959_p3);

assign or_ln60_51_fu_3115_p2 = (xor_ln60_51_fu_3109_p2 | bit_select_i_6_fu_2959_p3);

assign or_ln60_52_fu_3161_p2 = (xor_ln60_52_fu_3155_p2 | bit_select_i_6_fu_2959_p3);

assign or_ln60_53_fu_3207_p2 = (xor_ln60_53_fu_3201_p2 | bit_select_i_6_fu_2959_p3);

assign or_ln60_54_fu_3253_p2 = (xor_ln60_54_fu_3247_p2 | bit_select_i_6_fu_2959_p3);

assign or_ln60_55_fu_3299_p2 = (xor_ln60_55_fu_3293_p2 | bit_select_i_6_fu_2959_p3);

assign or_ln60_56_fu_3393_p2 = (xor_ln60_56_fu_3387_p2 | bit_select_i_7_fu_3373_p3);

assign or_ln60_57_fu_3437_p2 = (xor_ln60_57_fu_3431_p2 | bit_select_i_7_fu_3373_p3);

assign or_ln60_58_fu_3483_p2 = (xor_ln60_58_fu_3477_p2 | bit_select_i_7_fu_3373_p3);

assign or_ln60_59_fu_3529_p2 = (xor_ln60_59_fu_3523_p2 | bit_select_i_7_fu_3373_p3);

assign or_ln60_5_fu_743_p2 = (xor_ln60_5_fu_737_p2 | bit_select_i_fu_453_p3);

assign or_ln60_60_fu_3575_p2 = (xor_ln60_60_fu_3569_p2 | bit_select_i_7_fu_3373_p3);

assign or_ln60_61_fu_3621_p2 = (xor_ln60_61_fu_3615_p2 | bit_select_i_7_fu_3373_p3);

assign or_ln60_62_fu_3667_p2 = (xor_ln60_62_fu_3661_p2 | bit_select_i_7_fu_3373_p3);

assign or_ln60_63_fu_3713_p2 = (xor_ln60_63_fu_3707_p2 | bit_select_i_7_fu_3373_p3);

assign or_ln60_64_fu_3807_p2 = (xor_ln60_64_fu_3801_p2 | bit_select_i_8_fu_3787_p3);

assign or_ln60_65_fu_3851_p2 = (xor_ln60_65_fu_3845_p2 | bit_select_i_8_fu_3787_p3);

assign or_ln60_66_fu_3897_p2 = (xor_ln60_66_fu_3891_p2 | bit_select_i_8_fu_3787_p3);

assign or_ln60_67_fu_3943_p2 = (xor_ln60_67_fu_3937_p2 | bit_select_i_8_fu_3787_p3);

assign or_ln60_68_fu_3989_p2 = (xor_ln60_68_fu_3983_p2 | bit_select_i_8_fu_3787_p3);

assign or_ln60_69_fu_4035_p2 = (xor_ln60_69_fu_4029_p2 | bit_select_i_8_fu_3787_p3);

assign or_ln60_6_fu_795_p2 = (xor_ln60_6_fu_789_p2 | bit_select_i_fu_453_p3);

assign or_ln60_70_fu_4081_p2 = (xor_ln60_70_fu_4075_p2 | bit_select_i_8_fu_3787_p3);

assign or_ln60_71_fu_4127_p2 = (xor_ln60_71_fu_4121_p2 | bit_select_i_8_fu_3787_p3);

assign or_ln60_72_fu_4221_p2 = (xor_ln60_72_fu_4215_p2 | bit_select_i_9_fu_4201_p3);

assign or_ln60_73_fu_4265_p2 = (xor_ln60_73_fu_4259_p2 | bit_select_i_9_fu_4201_p3);

assign or_ln60_74_fu_4311_p2 = (xor_ln60_74_fu_4305_p2 | bit_select_i_9_fu_4201_p3);

assign or_ln60_75_fu_4357_p2 = (xor_ln60_75_fu_4351_p2 | bit_select_i_9_fu_4201_p3);

assign or_ln60_76_fu_4403_p2 = (xor_ln60_76_fu_4397_p2 | bit_select_i_9_fu_4201_p3);

assign or_ln60_77_fu_4449_p2 = (xor_ln60_77_fu_4443_p2 | bit_select_i_9_fu_4201_p3);

assign or_ln60_78_fu_4495_p2 = (xor_ln60_78_fu_4489_p2 | bit_select_i_9_fu_4201_p3);

assign or_ln60_79_fu_4541_p2 = (xor_ln60_79_fu_4535_p2 | bit_select_i_9_fu_4201_p3);

assign or_ln60_7_fu_847_p2 = (xor_ln60_7_fu_841_p2 | bit_select_i_fu_453_p3);

assign or_ln60_8_fu_909_p2 = (xor_ln60_8_fu_903_p2 | bit_select_i_1_fu_889_p3);

assign or_ln60_9_fu_953_p2 = (xor_ln60_9_fu_947_p2 | bit_select_i_1_fu_889_p3);

assign or_ln60_fu_473_p2 = (xor_ln60_fu_467_p2 | bit_select_i_fu_453_p3);

assign or_ln71_10_fu_4703_p2 = (trunc_ln57_14_fu_1701_p1 | tmp_79_fu_4695_p3);

assign or_ln71_11_fu_4725_p2 = (trunc_ln57_22_fu_2115_p1 | tmp_80_fu_4717_p3);

assign or_ln71_12_fu_4747_p2 = (trunc_ln57_30_fu_2529_p1 | tmp_81_fu_4739_p3);

assign or_ln71_13_fu_4769_p2 = (trunc_ln57_38_fu_2943_p1 | tmp_82_fu_4761_p3);

assign or_ln71_14_fu_4791_p2 = (trunc_ln57_46_fu_3357_p1 | tmp_83_fu_4783_p3);

assign or_ln71_15_fu_4813_p2 = (trunc_ln57_54_fu_3771_p1 | tmp_84_fu_4805_p3);

assign or_ln71_16_fu_4835_p2 = (trunc_ln57_62_fu_4185_p1 | tmp_85_fu_4827_p3);

assign or_ln71_17_fu_4857_p2 = (trunc_ln71_6_fu_4599_p1 | tmp_86_fu_4849_p3);

assign or_ln71_18_fu_4889_p2 = (trunc_ln57_5_fu_1283_p1 | tmp_87_fu_4879_p4);

assign or_ln71_19_fu_4913_p2 = (trunc_ln57_13_fu_1697_p1 | tmp_88_fu_4903_p4);

assign or_ln71_1_fu_4617_p2 = (trunc_ln57_39_fu_2947_p1 | trunc_ln57_31_fu_2533_p1);

assign or_ln71_20_fu_4937_p2 = (trunc_ln57_21_fu_2111_p1 | tmp_89_fu_4927_p4);

assign or_ln71_21_fu_4961_p2 = (trunc_ln57_29_fu_2525_p1 | tmp_90_fu_4951_p4);

assign or_ln71_22_fu_4985_p2 = (trunc_ln57_37_fu_2939_p1 | tmp_91_fu_4975_p4);

assign or_ln71_23_fu_5009_p2 = (trunc_ln57_45_fu_3353_p1 | tmp_92_fu_4999_p4);

assign or_ln71_24_fu_5033_p2 = (trunc_ln57_53_fu_3767_p1 | tmp_93_fu_5023_p4);

assign or_ln71_25_fu_5057_p2 = (trunc_ln57_61_fu_4181_p1 | tmp_94_fu_5047_p4);

assign or_ln71_26_fu_5081_p2 = (trunc_ln71_5_fu_4595_p1 | tmp_95_fu_5071_p4);

assign or_ln71_27_fu_5115_p2 = (trunc_ln57_4_fu_1279_p1 | tmp_96_fu_5103_p5);

assign or_ln71_28_fu_5141_p2 = (trunc_ln57_12_fu_1693_p1 | tmp_97_fu_5129_p5);

assign or_ln71_29_fu_5167_p2 = (trunc_ln57_20_fu_2107_p1 | tmp_98_fu_5155_p5);

assign or_ln71_2_fu_4623_p2 = (trunc_ln57_47_fu_3361_p1 | or_ln71_1_fu_4617_p2);

assign or_ln71_30_fu_5193_p2 = (trunc_ln57_28_fu_2521_p1 | tmp_99_fu_5181_p5);

assign or_ln71_31_fu_5219_p2 = (trunc_ln57_36_fu_2935_p1 | tmp_100_fu_5207_p5);

assign or_ln71_32_fu_5245_p2 = (trunc_ln57_44_fu_3349_p1 | tmp_101_fu_5233_p5);

assign or_ln71_33_fu_5271_p2 = (trunc_ln57_52_fu_3763_p1 | tmp_102_fu_5259_p5);

assign or_ln71_34_fu_5297_p2 = (trunc_ln57_60_fu_4177_p1 | tmp_103_fu_5285_p5);

assign or_ln71_35_fu_5323_p2 = (trunc_ln71_4_fu_4591_p1 | tmp_104_fu_5311_p5);

assign or_ln71_36_fu_5359_p2 = (trunc_ln57_3_fu_1275_p1 | tmp_105_fu_5345_p6);

assign or_ln71_37_fu_5387_p2 = (trunc_ln57_11_fu_1689_p1 | tmp_106_fu_5373_p6);

assign or_ln71_38_fu_5415_p2 = (trunc_ln57_19_fu_2103_p1 | tmp_107_fu_5401_p6);

assign or_ln71_39_fu_5443_p2 = (trunc_ln57_27_fu_2517_p1 | tmp_108_fu_5429_p6);

assign or_ln71_3_fu_4629_p2 = (or_ln71_fu_4611_p2 | or_ln71_2_fu_4623_p2);

assign or_ln71_40_fu_5471_p2 = (trunc_ln57_35_fu_2931_p1 | tmp_109_fu_5457_p6);

assign or_ln71_41_fu_5499_p2 = (trunc_ln57_43_fu_3345_p1 | tmp_110_fu_5485_p6);

assign or_ln71_42_fu_5527_p2 = (trunc_ln57_51_fu_3759_p1 | tmp_111_fu_5513_p6);

assign or_ln71_43_fu_5555_p2 = (trunc_ln57_59_fu_4173_p1 | tmp_112_fu_5541_p6);

assign or_ln71_44_fu_5583_p2 = (trunc_ln71_3_fu_4587_p1 | tmp_113_fu_5569_p6);

assign or_ln71_45_fu_5621_p2 = (trunc_ln57_2_fu_1271_p1 | tmp_114_fu_5605_p7);

assign or_ln71_46_fu_5651_p2 = (trunc_ln57_10_fu_1685_p1 | tmp_115_fu_5635_p7);

assign or_ln71_47_fu_5681_p2 = (trunc_ln57_18_fu_2099_p1 | tmp_116_fu_5665_p7);

assign or_ln71_48_fu_5711_p2 = (trunc_ln57_26_fu_2513_p1 | tmp_117_fu_5695_p7);

assign or_ln71_49_fu_5741_p2 = (trunc_ln57_34_fu_2927_p1 | tmp_118_fu_5725_p7);

assign or_ln71_4_fu_4635_p2 = (trunc_ln71_8_fu_4607_p1 | trunc_ln57_7_fu_1291_p1);

assign or_ln71_50_fu_5771_p2 = (trunc_ln57_42_fu_3341_p1 | tmp_119_fu_5755_p7);

assign or_ln71_51_fu_5801_p2 = (trunc_ln57_50_fu_3755_p1 | tmp_120_fu_5785_p7);

assign or_ln71_52_fu_5831_p2 = (trunc_ln57_58_fu_4169_p1 | tmp_121_fu_5815_p7);

assign or_ln71_53_fu_5861_p2 = (trunc_ln71_2_fu_4583_p1 | tmp_122_fu_5845_p7);

assign or_ln71_54_fu_5901_p2 = (trunc_ln57_1_fu_1267_p1 | tmp_123_fu_5883_p8);

assign or_ln71_55_fu_5933_p2 = (trunc_ln57_9_fu_1681_p1 | tmp_124_fu_5915_p8);

assign or_ln71_56_fu_5965_p2 = (trunc_ln57_17_fu_2095_p1 | tmp_125_fu_5947_p8);

assign or_ln71_57_fu_5997_p2 = (trunc_ln57_25_fu_2509_p1 | tmp_126_fu_5979_p8);

assign or_ln71_58_fu_6029_p2 = (trunc_ln57_33_fu_2923_p1 | tmp_127_fu_6011_p8);

assign or_ln71_59_fu_6061_p2 = (trunc_ln57_41_fu_3337_p1 | tmp_128_fu_6043_p8);

assign or_ln71_5_fu_4641_p2 = (trunc_ln71_7_fu_4603_p1 | trunc_ln57_15_fu_1705_p1);

assign or_ln71_60_fu_6093_p2 = (trunc_ln57_49_fu_3751_p1 | tmp_129_fu_6075_p8);

assign or_ln71_61_fu_6125_p2 = (trunc_ln57_57_fu_4165_p1 | tmp_130_fu_6107_p8);

assign or_ln71_62_fu_6157_p2 = (trunc_ln71_1_fu_4579_p1 | tmp_131_fu_6139_p8);

assign or_ln71_63_fu_6199_p2 = (trunc_ln57_fu_1263_p1 | tmp_132_fu_6179_p9);

assign or_ln71_64_fu_6233_p2 = (trunc_ln57_8_fu_1677_p1 | tmp_133_fu_6213_p9);

assign or_ln71_65_fu_6267_p2 = (trunc_ln57_16_fu_2091_p1 | tmp_134_fu_6247_p9);

assign or_ln71_66_fu_6301_p2 = (trunc_ln57_24_fu_2505_p1 | tmp_135_fu_6281_p9);

assign or_ln71_67_fu_6335_p2 = (trunc_ln57_32_fu_2919_p1 | tmp_136_fu_6315_p9);

assign or_ln71_68_fu_6369_p2 = (trunc_ln57_40_fu_3333_p1 | tmp_137_fu_6349_p9);

assign or_ln71_69_fu_6403_p2 = (trunc_ln57_48_fu_3747_p1 | tmp_138_fu_6383_p9);

assign or_ln71_6_fu_4647_p2 = (trunc_ln57_23_fu_2119_p1 | or_ln71_5_fu_4641_p2);

assign or_ln71_70_fu_6437_p2 = (trunc_ln57_56_fu_4161_p1 | tmp_139_fu_6417_p9);

assign or_ln71_71_fu_6471_p2 = (trunc_ln71_fu_4575_p1 | tmp_140_fu_6451_p9);

assign or_ln71_7_fu_4653_p2 = (or_ln71_6_fu_4647_p2 | or_ln71_4_fu_4635_p2);

assign or_ln71_9_fu_4681_p2 = (trunc_ln57_6_fu_1287_p1 | tmp_s_fu_4673_p3);

assign or_ln71_fu_4611_p2 = (trunc_ln57_63_fu_4189_p1 | trunc_ln57_55_fu_3775_p1);

assign s_trigger_t_din = ((and_ln189_7_fu_6975_p2[0:0] == 1'b1) ? tmp_219_fu_6981_p4 : select_ln189_5_fu_6961_p3);

assign select_ln189_1_fu_6837_p3 = ((and_ln189_2_fu_6823_p2[0:0] == 1'b1) ? zext_ln189_3_fu_6829_p3 : zext_ln189_2_fu_6813_p1);

assign select_ln189_2_fu_6871_p3 = ((and_ln189_3_fu_6855_p2[0:0] == 1'b1) ? tmp_215_fu_6861_p4 : zext_ln189_4_fu_6845_p1);

assign select_ln189_3_fu_6901_p3 = ((and_ln189_4_fu_6885_p2[0:0] == 1'b1) ? tmp_216_fu_6891_p4 : select_ln189_2_fu_6871_p3);

assign select_ln189_4_fu_6931_p3 = ((and_ln189_5_fu_6915_p2[0:0] == 1'b1) ? tmp_217_fu_6921_p4 : select_ln189_3_fu_6901_p3);

assign select_ln189_5_fu_6961_p3 = ((and_ln189_6_fu_6945_p2[0:0] == 1'b1) ? tmp_218_fu_6951_p4 : select_ln189_4_fu_6931_p3);

assign select_ln189_fu_6805_p3 = ((and_ln189_1_fu_6791_p2[0:0] == 1'b1) ? zext_ln189_1_fu_6797_p3 : zext_ln189_fu_6781_p1);

assign select_ln60_10_fu_1025_p3 = ((or_ln60_10_fu_999_p2[0:0] == 1'b1) ? select_ln60_9_fu_979_p3 : tmp_12_fu_1015_p4);

assign select_ln60_11_fu_1071_p3 = ((or_ln60_11_fu_1045_p2[0:0] == 1'b1) ? select_ln60_10_fu_1025_p3 : tmp_13_fu_1061_p4);

assign select_ln60_12_fu_1117_p3 = ((or_ln60_12_fu_1091_p2[0:0] == 1'b1) ? select_ln60_11_fu_1071_p3 : tmp_14_fu_1107_p4);

assign select_ln60_13_fu_1163_p3 = ((or_ln60_13_fu_1137_p2[0:0] == 1'b1) ? select_ln60_12_fu_1117_p3 : tmp_15_fu_1153_p4);

assign select_ln60_14_fu_1209_p3 = ((or_ln60_14_fu_1183_p2[0:0] == 1'b1) ? select_ln60_13_fu_1163_p3 : tmp_16_fu_1199_p4);

assign select_ln60_15_fu_1255_p3 = ((or_ln60_15_fu_1229_p2[0:0] == 1'b1) ? select_ln60_14_fu_1209_p3 : tmp_17_fu_1245_p4);

assign select_ln60_16_fu_1347_p3 = ((or_ln60_16_fu_1323_p2[0:0] == 1'b1) ? zext_ln58_2_fu_1299_p1 : tmp_18_fu_1337_p4);

assign select_ln60_17_fu_1393_p3 = ((or_ln60_17_fu_1367_p2[0:0] == 1'b1) ? select_ln60_16_fu_1347_p3 : tmp_19_fu_1383_p4);

assign select_ln60_18_fu_1439_p3 = ((or_ln60_18_fu_1413_p2[0:0] == 1'b1) ? select_ln60_17_fu_1393_p3 : tmp_20_fu_1429_p4);

assign select_ln60_19_fu_1485_p3 = ((or_ln60_19_fu_1459_p2[0:0] == 1'b1) ? select_ln60_18_fu_1439_p3 : tmp_21_fu_1475_p4);

assign select_ln60_1_fu_549_p3 = ((or_ln60_1_fu_523_p2[0:0] == 1'b1) ? select_ln60_fu_497_p3 : tmp_1_fu_539_p4);

assign select_ln60_20_fu_1531_p3 = ((or_ln60_20_fu_1505_p2[0:0] == 1'b1) ? select_ln60_19_fu_1485_p3 : tmp_22_fu_1521_p4);

assign select_ln60_21_fu_1577_p3 = ((or_ln60_21_fu_1551_p2[0:0] == 1'b1) ? select_ln60_20_fu_1531_p3 : tmp_23_fu_1567_p4);

assign select_ln60_22_fu_1623_p3 = ((or_ln60_22_fu_1597_p2[0:0] == 1'b1) ? select_ln60_21_fu_1577_p3 : tmp_24_fu_1613_p4);

assign select_ln60_23_fu_1669_p3 = ((or_ln60_23_fu_1643_p2[0:0] == 1'b1) ? select_ln60_22_fu_1623_p3 : tmp_25_fu_1659_p4);

assign select_ln60_24_fu_1761_p3 = ((or_ln60_24_fu_1737_p2[0:0] == 1'b1) ? zext_ln58_3_fu_1713_p1 : tmp_26_fu_1751_p4);

assign select_ln60_25_fu_1807_p3 = ((or_ln60_25_fu_1781_p2[0:0] == 1'b1) ? select_ln60_24_fu_1761_p3 : tmp_27_fu_1797_p4);

assign select_ln60_26_fu_1853_p3 = ((or_ln60_26_fu_1827_p2[0:0] == 1'b1) ? select_ln60_25_fu_1807_p3 : tmp_28_fu_1843_p4);

assign select_ln60_27_fu_1899_p3 = ((or_ln60_27_fu_1873_p2[0:0] == 1'b1) ? select_ln60_26_fu_1853_p3 : tmp_29_fu_1889_p4);

assign select_ln60_28_fu_1945_p3 = ((or_ln60_28_fu_1919_p2[0:0] == 1'b1) ? select_ln60_27_fu_1899_p3 : tmp_30_fu_1935_p4);

assign select_ln60_29_fu_1991_p3 = ((or_ln60_29_fu_1965_p2[0:0] == 1'b1) ? select_ln60_28_fu_1945_p3 : tmp_31_fu_1981_p4);

assign select_ln60_2_fu_611_p3 = ((or_ln60_2_fu_585_p2[0:0] == 1'b1) ? select_ln60_1_fu_549_p3 : tmp_3_fu_601_p4);

assign select_ln60_30_fu_2037_p3 = ((or_ln60_30_fu_2011_p2[0:0] == 1'b1) ? select_ln60_29_fu_1991_p3 : tmp_32_fu_2027_p4);

assign select_ln60_31_fu_2083_p3 = ((or_ln60_31_fu_2057_p2[0:0] == 1'b1) ? select_ln60_30_fu_2037_p3 : tmp_33_fu_2073_p4);

assign select_ln60_32_fu_2175_p3 = ((or_ln60_32_fu_2151_p2[0:0] == 1'b1) ? zext_ln58_4_fu_2127_p1 : tmp_34_fu_2165_p4);

assign select_ln60_33_fu_2221_p3 = ((or_ln60_33_fu_2195_p2[0:0] == 1'b1) ? select_ln60_32_fu_2175_p3 : tmp_35_fu_2211_p4);

assign select_ln60_34_fu_2267_p3 = ((or_ln60_34_fu_2241_p2[0:0] == 1'b1) ? select_ln60_33_fu_2221_p3 : tmp_36_fu_2257_p4);

assign select_ln60_35_fu_2313_p3 = ((or_ln60_35_fu_2287_p2[0:0] == 1'b1) ? select_ln60_34_fu_2267_p3 : tmp_37_fu_2303_p4);

assign select_ln60_36_fu_2359_p3 = ((or_ln60_36_fu_2333_p2[0:0] == 1'b1) ? select_ln60_35_fu_2313_p3 : tmp_38_fu_2349_p4);

assign select_ln60_37_fu_2405_p3 = ((or_ln60_37_fu_2379_p2[0:0] == 1'b1) ? select_ln60_36_fu_2359_p3 : tmp_39_fu_2395_p4);

assign select_ln60_38_fu_2451_p3 = ((or_ln60_38_fu_2425_p2[0:0] == 1'b1) ? select_ln60_37_fu_2405_p3 : tmp_40_fu_2441_p4);

assign select_ln60_39_fu_2497_p3 = ((or_ln60_39_fu_2471_p2[0:0] == 1'b1) ? select_ln60_38_fu_2451_p3 : tmp_41_fu_2487_p4);

assign select_ln60_3_fu_663_p3 = ((or_ln60_3_fu_637_p2[0:0] == 1'b1) ? select_ln60_2_fu_611_p3 : tmp_4_fu_653_p4);

assign select_ln60_40_fu_2589_p3 = ((or_ln60_40_fu_2565_p2[0:0] == 1'b1) ? zext_ln58_5_fu_2541_p1 : tmp_42_fu_2579_p4);

assign select_ln60_41_fu_2635_p3 = ((or_ln60_41_fu_2609_p2[0:0] == 1'b1) ? select_ln60_40_fu_2589_p3 : tmp_43_fu_2625_p4);

assign select_ln60_42_fu_2681_p3 = ((or_ln60_42_fu_2655_p2[0:0] == 1'b1) ? select_ln60_41_fu_2635_p3 : tmp_44_fu_2671_p4);

assign select_ln60_43_fu_2727_p3 = ((or_ln60_43_fu_2701_p2[0:0] == 1'b1) ? select_ln60_42_fu_2681_p3 : tmp_45_fu_2717_p4);

assign select_ln60_44_fu_2773_p3 = ((or_ln60_44_fu_2747_p2[0:0] == 1'b1) ? select_ln60_43_fu_2727_p3 : tmp_46_fu_2763_p4);

assign select_ln60_45_fu_2819_p3 = ((or_ln60_45_fu_2793_p2[0:0] == 1'b1) ? select_ln60_44_fu_2773_p3 : tmp_47_fu_2809_p4);

assign select_ln60_46_fu_2865_p3 = ((or_ln60_46_fu_2839_p2[0:0] == 1'b1) ? select_ln60_45_fu_2819_p3 : tmp_48_fu_2855_p4);

assign select_ln60_47_fu_2911_p3 = ((or_ln60_47_fu_2885_p2[0:0] == 1'b1) ? select_ln60_46_fu_2865_p3 : tmp_49_fu_2901_p4);

assign select_ln60_48_fu_3003_p3 = ((or_ln60_48_fu_2979_p2[0:0] == 1'b1) ? zext_ln58_6_fu_2955_p1 : tmp_50_fu_2993_p4);

assign select_ln60_49_fu_3049_p3 = ((or_ln60_49_fu_3023_p2[0:0] == 1'b1) ? select_ln60_48_fu_3003_p3 : tmp_51_fu_3039_p4);

assign select_ln60_4_fu_717_p3 = ((or_ln60_4_fu_691_p2[0:0] == 1'b1) ? select_ln60_3_fu_663_p3 : tmp_6_fu_707_p4);

assign select_ln60_50_fu_3095_p3 = ((or_ln60_50_fu_3069_p2[0:0] == 1'b1) ? select_ln60_49_fu_3049_p3 : tmp_52_fu_3085_p4);

assign select_ln60_51_fu_3141_p3 = ((or_ln60_51_fu_3115_p2[0:0] == 1'b1) ? select_ln60_50_fu_3095_p3 : tmp_53_fu_3131_p4);

assign select_ln60_52_fu_3187_p3 = ((or_ln60_52_fu_3161_p2[0:0] == 1'b1) ? select_ln60_51_fu_3141_p3 : tmp_54_fu_3177_p4);

assign select_ln60_53_fu_3233_p3 = ((or_ln60_53_fu_3207_p2[0:0] == 1'b1) ? select_ln60_52_fu_3187_p3 : tmp_55_fu_3223_p4);

assign select_ln60_54_fu_3279_p3 = ((or_ln60_54_fu_3253_p2[0:0] == 1'b1) ? select_ln60_53_fu_3233_p3 : tmp_56_fu_3269_p4);

assign select_ln60_55_fu_3325_p3 = ((or_ln60_55_fu_3299_p2[0:0] == 1'b1) ? select_ln60_54_fu_3279_p3 : tmp_57_fu_3315_p4);

assign select_ln60_56_fu_3417_p3 = ((or_ln60_56_fu_3393_p2[0:0] == 1'b1) ? zext_ln58_7_fu_3369_p1 : tmp_58_fu_3407_p4);

assign select_ln60_57_fu_3463_p3 = ((or_ln60_57_fu_3437_p2[0:0] == 1'b1) ? select_ln60_56_fu_3417_p3 : tmp_59_fu_3453_p4);

assign select_ln60_58_fu_3509_p3 = ((or_ln60_58_fu_3483_p2[0:0] == 1'b1) ? select_ln60_57_fu_3463_p3 : tmp_60_fu_3499_p4);

assign select_ln60_59_fu_3555_p3 = ((or_ln60_59_fu_3529_p2[0:0] == 1'b1) ? select_ln60_58_fu_3509_p3 : tmp_61_fu_3545_p4);

assign select_ln60_5_fu_769_p3 = ((or_ln60_5_fu_743_p2[0:0] == 1'b1) ? select_ln60_4_fu_717_p3 : tmp_7_fu_759_p4);

assign select_ln60_60_fu_3601_p3 = ((or_ln60_60_fu_3575_p2[0:0] == 1'b1) ? select_ln60_59_fu_3555_p3 : tmp_62_fu_3591_p4);

assign select_ln60_61_fu_3647_p3 = ((or_ln60_61_fu_3621_p2[0:0] == 1'b1) ? select_ln60_60_fu_3601_p3 : tmp_63_fu_3637_p4);

assign select_ln60_62_fu_3693_p3 = ((or_ln60_62_fu_3667_p2[0:0] == 1'b1) ? select_ln60_61_fu_3647_p3 : tmp_64_fu_3683_p4);

assign select_ln60_63_fu_3739_p3 = ((or_ln60_63_fu_3713_p2[0:0] == 1'b1) ? select_ln60_62_fu_3693_p3 : tmp_65_fu_3729_p4);

assign select_ln60_64_fu_3831_p3 = ((or_ln60_64_fu_3807_p2[0:0] == 1'b1) ? zext_ln58_8_fu_3783_p1 : tmp_66_fu_3821_p4);

assign select_ln60_65_fu_3877_p3 = ((or_ln60_65_fu_3851_p2[0:0] == 1'b1) ? select_ln60_64_fu_3831_p3 : tmp_67_fu_3867_p4);

assign select_ln60_66_fu_3923_p3 = ((or_ln60_66_fu_3897_p2[0:0] == 1'b1) ? select_ln60_65_fu_3877_p3 : tmp_68_fu_3913_p4);

assign select_ln60_67_fu_3969_p3 = ((or_ln60_67_fu_3943_p2[0:0] == 1'b1) ? select_ln60_66_fu_3923_p3 : tmp_69_fu_3959_p4);

assign select_ln60_68_fu_4015_p3 = ((or_ln60_68_fu_3989_p2[0:0] == 1'b1) ? select_ln60_67_fu_3969_p3 : tmp_70_fu_4005_p4);

assign select_ln60_69_fu_4061_p3 = ((or_ln60_69_fu_4035_p2[0:0] == 1'b1) ? select_ln60_68_fu_4015_p3 : tmp_71_fu_4051_p4);

assign select_ln60_6_fu_821_p3 = ((or_ln60_6_fu_795_p2[0:0] == 1'b1) ? select_ln60_5_fu_769_p3 : tmp_8_fu_811_p4);

assign select_ln60_70_fu_4107_p3 = ((or_ln60_70_fu_4081_p2[0:0] == 1'b1) ? select_ln60_69_fu_4061_p3 : tmp_72_fu_4097_p4);

assign select_ln60_71_fu_4153_p3 = ((or_ln60_71_fu_4127_p2[0:0] == 1'b1) ? select_ln60_70_fu_4107_p3 : tmp_73_fu_4143_p4);

assign select_ln60_72_fu_4245_p3 = ((or_ln60_72_fu_4221_p2[0:0] == 1'b1) ? zext_ln58_9_fu_4197_p1 : tmp_74_fu_4235_p4);

assign select_ln60_73_fu_4291_p3 = ((or_ln60_73_fu_4265_p2[0:0] == 1'b1) ? select_ln60_72_fu_4245_p3 : tmp_75_fu_4281_p4);

assign select_ln60_74_fu_4337_p3 = ((or_ln60_74_fu_4311_p2[0:0] == 1'b1) ? select_ln60_73_fu_4291_p3 : tmp_76_fu_4327_p4);

assign select_ln60_75_fu_4383_p3 = ((or_ln60_75_fu_4357_p2[0:0] == 1'b1) ? select_ln60_74_fu_4337_p3 : tmp_77_fu_4373_p4);

assign select_ln60_76_fu_4429_p3 = ((or_ln60_76_fu_4403_p2[0:0] == 1'b1) ? select_ln60_75_fu_4383_p3 : tmp_78_fu_4419_p4);

assign select_ln60_77_fu_4475_p3 = ((or_ln60_77_fu_4449_p2[0:0] == 1'b1) ? select_ln60_76_fu_4429_p3 : tmp_142_fu_4465_p4);

assign select_ln60_78_fu_4521_p3 = ((or_ln60_78_fu_4495_p2[0:0] == 1'b1) ? select_ln60_77_fu_4475_p3 : tmp_143_fu_4511_p4);

assign select_ln60_79_fu_4567_p3 = ((or_ln60_79_fu_4541_p2[0:0] == 1'b1) ? select_ln60_78_fu_4521_p3 : tmp_144_fu_4557_p4);

assign select_ln60_7_fu_873_p3 = ((or_ln60_7_fu_847_p2[0:0] == 1'b1) ? select_ln60_6_fu_821_p3 : tmp_9_fu_863_p4);

assign select_ln60_8_fu_933_p3 = ((or_ln60_8_fu_909_p2[0:0] == 1'b1) ? zext_ln58_1_fu_885_p1 : tmp_10_fu_923_p4);

assign select_ln60_9_fu_979_p3 = ((or_ln60_9_fu_953_p2[0:0] == 1'b1) ? select_ln60_8_fu_933_p3 : tmp_11_fu_969_p4);

assign select_ln60_fu_497_p3 = ((or_ln60_fu_473_p2[0:0] == 1'b1) ? zext_ln58_fu_449_p1 : tmp_fu_487_p4);

assign tmp_100_fu_5207_p5 = {{{{tmp_169_fu_5199_p3}, {tot_hits_2_fu_5087_p3}}, {tot_hits_1_fu_4863_p3}}, {tot_hits_fu_4659_p2}};

assign tmp_101_fu_5233_p5 = {{{{tmp_170_fu_5225_p3}, {tot_hits_2_fu_5087_p3}}, {tot_hits_1_fu_4863_p3}}, {tot_hits_fu_4659_p2}};

assign tmp_102_fu_5259_p5 = {{{{tmp_171_fu_5251_p3}, {tot_hits_2_fu_5087_p3}}, {tot_hits_1_fu_4863_p3}}, {tot_hits_fu_4659_p2}};

assign tmp_103_fu_5285_p5 = {{{{tmp_172_fu_5277_p3}, {tot_hits_2_fu_5087_p3}}, {tot_hits_1_fu_4863_p3}}, {tot_hits_fu_4659_p2}};

assign tmp_104_fu_5311_p5 = {{{{tmp_173_fu_5303_p3}, {tot_hits_2_fu_5087_p3}}, {tot_hits_1_fu_4863_p3}}, {tot_hits_fu_4659_p2}};

assign tmp_105_fu_5345_p6 = {{{{{tmp_175_fu_5337_p3}, {tot_hits_3_fu_5329_p3}}, {tot_hits_2_fu_5087_p3}}, {tot_hits_1_fu_4863_p3}}, {tot_hits_fu_4659_p2}};

assign tmp_106_fu_5373_p6 = {{{{{tmp_176_fu_5365_p3}, {tot_hits_3_fu_5329_p3}}, {tot_hits_2_fu_5087_p3}}, {tot_hits_1_fu_4863_p3}}, {tot_hits_fu_4659_p2}};

assign tmp_107_fu_5401_p6 = {{{{{tmp_177_fu_5393_p3}, {tot_hits_3_fu_5329_p3}}, {tot_hits_2_fu_5087_p3}}, {tot_hits_1_fu_4863_p3}}, {tot_hits_fu_4659_p2}};

assign tmp_108_fu_5429_p6 = {{{{{tmp_178_fu_5421_p3}, {tot_hits_3_fu_5329_p3}}, {tot_hits_2_fu_5087_p3}}, {tot_hits_1_fu_4863_p3}}, {tot_hits_fu_4659_p2}};

assign tmp_109_fu_5457_p6 = {{{{{tmp_179_fu_5449_p3}, {tot_hits_3_fu_5329_p3}}, {tot_hits_2_fu_5087_p3}}, {tot_hits_1_fu_4863_p3}}, {tot_hits_fu_4659_p2}};

always @ (*) begin
    tmp_10_fu_923_p4 = zext_ln58_1_fu_885_p1;
    tmp_10_fu_923_p4[zext_ln61_8_fu_915_p1] = |(1'd1);
end

assign tmp_110_fu_5485_p6 = {{{{{tmp_180_fu_5477_p3}, {tot_hits_3_fu_5329_p3}}, {tot_hits_2_fu_5087_p3}}, {tot_hits_1_fu_4863_p3}}, {tot_hits_fu_4659_p2}};

assign tmp_111_fu_5513_p6 = {{{{{tmp_181_fu_5505_p3}, {tot_hits_3_fu_5329_p3}}, {tot_hits_2_fu_5087_p3}}, {tot_hits_1_fu_4863_p3}}, {tot_hits_fu_4659_p2}};

assign tmp_112_fu_5541_p6 = {{{{{tmp_182_fu_5533_p3}, {tot_hits_3_fu_5329_p3}}, {tot_hits_2_fu_5087_p3}}, {tot_hits_1_fu_4863_p3}}, {tot_hits_fu_4659_p2}};

assign tmp_113_fu_5569_p6 = {{{{{tmp_183_fu_5561_p3}, {tot_hits_3_fu_5329_p3}}, {tot_hits_2_fu_5087_p3}}, {tot_hits_1_fu_4863_p3}}, {tot_hits_fu_4659_p2}};

assign tmp_114_fu_5605_p7 = {{{{{{tmp_185_fu_5597_p3}, {tot_hits_4_fu_5589_p3}}, {tot_hits_3_fu_5329_p3}}, {tot_hits_2_fu_5087_p3}}, {tot_hits_1_fu_4863_p3}}, {tot_hits_fu_4659_p2}};

assign tmp_115_fu_5635_p7 = {{{{{{tmp_186_fu_5627_p3}, {tot_hits_4_fu_5589_p3}}, {tot_hits_3_fu_5329_p3}}, {tot_hits_2_fu_5087_p3}}, {tot_hits_1_fu_4863_p3}}, {tot_hits_fu_4659_p2}};

assign tmp_116_fu_5665_p7 = {{{{{{tmp_187_fu_5657_p3}, {tot_hits_4_fu_5589_p3}}, {tot_hits_3_fu_5329_p3}}, {tot_hits_2_fu_5087_p3}}, {tot_hits_1_fu_4863_p3}}, {tot_hits_fu_4659_p2}};

assign tmp_117_fu_5695_p7 = {{{{{{tmp_188_fu_5687_p3}, {tot_hits_4_fu_5589_p3}}, {tot_hits_3_fu_5329_p3}}, {tot_hits_2_fu_5087_p3}}, {tot_hits_1_fu_4863_p3}}, {tot_hits_fu_4659_p2}};

assign tmp_118_fu_5725_p7 = {{{{{{tmp_189_fu_5717_p3}, {tot_hits_4_fu_5589_p3}}, {tot_hits_3_fu_5329_p3}}, {tot_hits_2_fu_5087_p3}}, {tot_hits_1_fu_4863_p3}}, {tot_hits_fu_4659_p2}};

assign tmp_119_fu_5755_p7 = {{{{{{tmp_190_fu_5747_p3}, {tot_hits_4_fu_5589_p3}}, {tot_hits_3_fu_5329_p3}}, {tot_hits_2_fu_5087_p3}}, {tot_hits_1_fu_4863_p3}}, {tot_hits_fu_4659_p2}};

always @ (*) begin
    tmp_11_fu_969_p4 = select_ln60_8_fu_933_p3;
    tmp_11_fu_969_p4[zext_ln61_11_fu_965_p1] = |(1'd1);
end

assign tmp_120_fu_5785_p7 = {{{{{{tmp_191_fu_5777_p3}, {tot_hits_4_fu_5589_p3}}, {tot_hits_3_fu_5329_p3}}, {tot_hits_2_fu_5087_p3}}, {tot_hits_1_fu_4863_p3}}, {tot_hits_fu_4659_p2}};

assign tmp_121_fu_5815_p7 = {{{{{{tmp_192_fu_5807_p3}, {tot_hits_4_fu_5589_p3}}, {tot_hits_3_fu_5329_p3}}, {tot_hits_2_fu_5087_p3}}, {tot_hits_1_fu_4863_p3}}, {tot_hits_fu_4659_p2}};

assign tmp_122_fu_5845_p7 = {{{{{{tmp_193_fu_5837_p3}, {tot_hits_4_fu_5589_p3}}, {tot_hits_3_fu_5329_p3}}, {tot_hits_2_fu_5087_p3}}, {tot_hits_1_fu_4863_p3}}, {tot_hits_fu_4659_p2}};

assign tmp_123_fu_5883_p8 = {{{{{{{tmp_195_fu_5875_p3}, {tot_hits_5_fu_5867_p3}}, {tot_hits_4_fu_5589_p3}}, {tot_hits_3_fu_5329_p3}}, {tot_hits_2_fu_5087_p3}}, {tot_hits_1_fu_4863_p3}}, {tot_hits_fu_4659_p2}};

assign tmp_124_fu_5915_p8 = {{{{{{{tmp_196_fu_5907_p3}, {tot_hits_5_fu_5867_p3}}, {tot_hits_4_fu_5589_p3}}, {tot_hits_3_fu_5329_p3}}, {tot_hits_2_fu_5087_p3}}, {tot_hits_1_fu_4863_p3}}, {tot_hits_fu_4659_p2}};

assign tmp_125_fu_5947_p8 = {{{{{{{tmp_197_fu_5939_p3}, {tot_hits_5_fu_5867_p3}}, {tot_hits_4_fu_5589_p3}}, {tot_hits_3_fu_5329_p3}}, {tot_hits_2_fu_5087_p3}}, {tot_hits_1_fu_4863_p3}}, {tot_hits_fu_4659_p2}};

assign tmp_126_fu_5979_p8 = {{{{{{{tmp_198_fu_5971_p3}, {tot_hits_5_fu_5867_p3}}, {tot_hits_4_fu_5589_p3}}, {tot_hits_3_fu_5329_p3}}, {tot_hits_2_fu_5087_p3}}, {tot_hits_1_fu_4863_p3}}, {tot_hits_fu_4659_p2}};

assign tmp_127_fu_6011_p8 = {{{{{{{tmp_199_fu_6003_p3}, {tot_hits_5_fu_5867_p3}}, {tot_hits_4_fu_5589_p3}}, {tot_hits_3_fu_5329_p3}}, {tot_hits_2_fu_5087_p3}}, {tot_hits_1_fu_4863_p3}}, {tot_hits_fu_4659_p2}};

assign tmp_128_fu_6043_p8 = {{{{{{{tmp_200_fu_6035_p3}, {tot_hits_5_fu_5867_p3}}, {tot_hits_4_fu_5589_p3}}, {tot_hits_3_fu_5329_p3}}, {tot_hits_2_fu_5087_p3}}, {tot_hits_1_fu_4863_p3}}, {tot_hits_fu_4659_p2}};

assign tmp_129_fu_6075_p8 = {{{{{{{tmp_201_fu_6067_p3}, {tot_hits_5_fu_5867_p3}}, {tot_hits_4_fu_5589_p3}}, {tot_hits_3_fu_5329_p3}}, {tot_hits_2_fu_5087_p3}}, {tot_hits_1_fu_4863_p3}}, {tot_hits_fu_4659_p2}};

always @ (*) begin
    tmp_12_fu_1015_p4 = select_ln60_9_fu_979_p3;
    tmp_12_fu_1015_p4[zext_ln61_12_fu_1011_p1] = |(1'd1);
end

assign tmp_130_fu_6107_p8 = {{{{{{{tmp_202_fu_6099_p3}, {tot_hits_5_fu_5867_p3}}, {tot_hits_4_fu_5589_p3}}, {tot_hits_3_fu_5329_p3}}, {tot_hits_2_fu_5087_p3}}, {tot_hits_1_fu_4863_p3}}, {tot_hits_fu_4659_p2}};

assign tmp_131_fu_6139_p8 = {{{{{{{tmp_203_fu_6131_p3}, {tot_hits_5_fu_5867_p3}}, {tot_hits_4_fu_5589_p3}}, {tot_hits_3_fu_5329_p3}}, {tot_hits_2_fu_5087_p3}}, {tot_hits_1_fu_4863_p3}}, {tot_hits_fu_4659_p2}};

assign tmp_132_fu_6179_p9 = {{{{{{{{tmp_205_fu_6171_p3}, {tot_hits_6_fu_6163_p3}}, {tot_hits_5_fu_5867_p3}}, {tot_hits_4_fu_5589_p3}}, {tot_hits_3_fu_5329_p3}}, {tot_hits_2_fu_5087_p3}}, {tot_hits_1_fu_4863_p3}}, {tot_hits_fu_4659_p2}};

assign tmp_133_fu_6213_p9 = {{{{{{{{tmp_206_fu_6205_p3}, {tot_hits_6_fu_6163_p3}}, {tot_hits_5_fu_5867_p3}}, {tot_hits_4_fu_5589_p3}}, {tot_hits_3_fu_5329_p3}}, {tot_hits_2_fu_5087_p3}}, {tot_hits_1_fu_4863_p3}}, {tot_hits_fu_4659_p2}};

assign tmp_134_fu_6247_p9 = {{{{{{{{tmp_207_fu_6239_p3}, {tot_hits_6_fu_6163_p3}}, {tot_hits_5_fu_5867_p3}}, {tot_hits_4_fu_5589_p3}}, {tot_hits_3_fu_5329_p3}}, {tot_hits_2_fu_5087_p3}}, {tot_hits_1_fu_4863_p3}}, {tot_hits_fu_4659_p2}};

assign tmp_135_fu_6281_p9 = {{{{{{{{tmp_208_fu_6273_p3}, {tot_hits_6_fu_6163_p3}}, {tot_hits_5_fu_5867_p3}}, {tot_hits_4_fu_5589_p3}}, {tot_hits_3_fu_5329_p3}}, {tot_hits_2_fu_5087_p3}}, {tot_hits_1_fu_4863_p3}}, {tot_hits_fu_4659_p2}};

assign tmp_136_fu_6315_p9 = {{{{{{{{tmp_209_fu_6307_p3}, {tot_hits_6_fu_6163_p3}}, {tot_hits_5_fu_5867_p3}}, {tot_hits_4_fu_5589_p3}}, {tot_hits_3_fu_5329_p3}}, {tot_hits_2_fu_5087_p3}}, {tot_hits_1_fu_4863_p3}}, {tot_hits_fu_4659_p2}};

assign tmp_137_fu_6349_p9 = {{{{{{{{tmp_210_fu_6341_p3}, {tot_hits_6_fu_6163_p3}}, {tot_hits_5_fu_5867_p3}}, {tot_hits_4_fu_5589_p3}}, {tot_hits_3_fu_5329_p3}}, {tot_hits_2_fu_5087_p3}}, {tot_hits_1_fu_4863_p3}}, {tot_hits_fu_4659_p2}};

assign tmp_138_fu_6383_p9 = {{{{{{{{tmp_211_fu_6375_p3}, {tot_hits_6_fu_6163_p3}}, {tot_hits_5_fu_5867_p3}}, {tot_hits_4_fu_5589_p3}}, {tot_hits_3_fu_5329_p3}}, {tot_hits_2_fu_5087_p3}}, {tot_hits_1_fu_4863_p3}}, {tot_hits_fu_4659_p2}};

assign tmp_139_fu_6417_p9 = {{{{{{{{tmp_212_fu_6409_p3}, {tot_hits_6_fu_6163_p3}}, {tot_hits_5_fu_5867_p3}}, {tot_hits_4_fu_5589_p3}}, {tot_hits_3_fu_5329_p3}}, {tot_hits_2_fu_5087_p3}}, {tot_hits_1_fu_4863_p3}}, {tot_hits_fu_4659_p2}};

always @ (*) begin
    tmp_13_fu_1061_p4 = select_ln60_10_fu_1025_p3;
    tmp_13_fu_1061_p4[zext_ln61_13_fu_1057_p1] = |(1'd1);
end

assign tmp_140_fu_6451_p9 = {{{{{{{{tmp_213_fu_6443_p3}, {tot_hits_6_fu_6163_p3}}, {tot_hits_5_fu_5867_p3}}, {tot_hits_4_fu_5589_p3}}, {tot_hits_3_fu_5329_p3}}, {tot_hits_2_fu_5087_p3}}, {tot_hits_1_fu_4863_p3}}, {tot_hits_fu_4659_p2}};

always @ (*) begin
    tmp_142_fu_4465_p4 = select_ln60_76_fu_4429_p3;
    tmp_142_fu_4465_p4[zext_ln61_87_fu_4461_p1] = |(1'd1);
end

always @ (*) begin
    tmp_143_fu_4511_p4 = select_ln60_77_fu_4475_p3;
    tmp_143_fu_4511_p4[zext_ln61_88_fu_4507_p1] = |(1'd1);
end

always @ (*) begin
    tmp_144_fu_4557_p4 = select_ln60_78_fu_4521_p3;
    tmp_144_fu_4557_p4[zext_ln61_89_fu_4553_p1] = |(1'd1);
end

assign tmp_145_fu_4665_p3 = select_ln60_7_fu_873_p3[32'd1];

assign tmp_146_fu_4687_p3 = or_ln71_9_fu_4681_p2[32'd1];

assign tmp_147_fu_4709_p3 = or_ln71_10_fu_4703_p2[32'd1];

assign tmp_148_fu_4731_p3 = or_ln71_11_fu_4725_p2[32'd1];

assign tmp_149_fu_4753_p3 = or_ln71_12_fu_4747_p2[32'd1];

always @ (*) begin
    tmp_14_fu_1107_p4 = select_ln60_11_fu_1071_p3;
    tmp_14_fu_1107_p4[zext_ln61_14_fu_1103_p1] = |(1'd1);
end

assign tmp_150_fu_4775_p3 = or_ln71_13_fu_4769_p2[32'd1];

assign tmp_151_fu_4797_p3 = or_ln71_14_fu_4791_p2[32'd1];

assign tmp_152_fu_4819_p3 = or_ln71_15_fu_4813_p2[32'd1];

assign tmp_153_fu_4841_p3 = or_ln71_16_fu_4835_p2[32'd1];

assign tmp_155_fu_4871_p3 = select_ln60_7_fu_873_p3[32'd2];

assign tmp_156_fu_4895_p3 = or_ln71_18_fu_4889_p2[32'd2];

assign tmp_157_fu_4919_p3 = or_ln71_19_fu_4913_p2[32'd2];

assign tmp_158_fu_4943_p3 = or_ln71_20_fu_4937_p2[32'd2];

assign tmp_159_fu_4967_p3 = or_ln71_21_fu_4961_p2[32'd2];

always @ (*) begin
    tmp_15_fu_1153_p4 = select_ln60_12_fu_1117_p3;
    tmp_15_fu_1153_p4[zext_ln61_15_fu_1149_p1] = |(1'd1);
end

assign tmp_160_fu_4991_p3 = or_ln71_22_fu_4985_p2[32'd2];

assign tmp_161_fu_5015_p3 = or_ln71_23_fu_5009_p2[32'd2];

assign tmp_162_fu_5039_p3 = or_ln71_24_fu_5033_p2[32'd2];

assign tmp_163_fu_5063_p3 = or_ln71_25_fu_5057_p2[32'd2];

assign tmp_165_fu_5095_p3 = select_ln60_7_fu_873_p3[32'd3];

assign tmp_166_fu_5121_p3 = or_ln71_27_fu_5115_p2[32'd3];

assign tmp_167_fu_5147_p3 = or_ln71_28_fu_5141_p2[32'd3];

assign tmp_168_fu_5173_p3 = or_ln71_29_fu_5167_p2[32'd3];

assign tmp_169_fu_5199_p3 = or_ln71_30_fu_5193_p2[32'd3];

always @ (*) begin
    tmp_16_fu_1199_p4 = select_ln60_13_fu_1163_p3;
    tmp_16_fu_1199_p4[zext_ln61_17_fu_1195_p1] = |(1'd1);
end

assign tmp_170_fu_5225_p3 = or_ln71_31_fu_5219_p2[32'd3];

assign tmp_171_fu_5251_p3 = or_ln71_32_fu_5245_p2[32'd3];

assign tmp_172_fu_5277_p3 = or_ln71_33_fu_5271_p2[32'd3];

assign tmp_173_fu_5303_p3 = or_ln71_34_fu_5297_p2[32'd3];

assign tmp_175_fu_5337_p3 = select_ln60_7_fu_873_p3[32'd4];

assign tmp_176_fu_5365_p3 = or_ln71_36_fu_5359_p2[32'd4];

assign tmp_177_fu_5393_p3 = or_ln71_37_fu_5387_p2[32'd4];

assign tmp_178_fu_5421_p3 = or_ln71_38_fu_5415_p2[32'd4];

assign tmp_179_fu_5449_p3 = or_ln71_39_fu_5443_p2[32'd4];

always @ (*) begin
    tmp_17_fu_1245_p4 = select_ln60_14_fu_1209_p3;
    tmp_17_fu_1245_p4[zext_ln61_18_fu_1241_p1] = |(1'd1);
end

assign tmp_180_fu_5477_p3 = or_ln71_40_fu_5471_p2[32'd4];

assign tmp_181_fu_5505_p3 = or_ln71_41_fu_5499_p2[32'd4];

assign tmp_182_fu_5533_p3 = or_ln71_42_fu_5527_p2[32'd4];

assign tmp_183_fu_5561_p3 = or_ln71_43_fu_5555_p2[32'd4];

assign tmp_185_fu_5597_p3 = select_ln60_7_fu_873_p3[32'd5];

assign tmp_186_fu_5627_p3 = or_ln71_45_fu_5621_p2[32'd5];

assign tmp_187_fu_5657_p3 = or_ln71_46_fu_5651_p2[32'd5];

assign tmp_188_fu_5687_p3 = or_ln71_47_fu_5681_p2[32'd5];

assign tmp_189_fu_5717_p3 = or_ln71_48_fu_5711_p2[32'd5];

always @ (*) begin
    tmp_18_fu_1337_p4 = zext_ln58_2_fu_1299_p1;
    tmp_18_fu_1337_p4[zext_ln61_16_fu_1329_p1] = |(1'd1);
end

assign tmp_190_fu_5747_p3 = or_ln71_49_fu_5741_p2[32'd5];

assign tmp_191_fu_5777_p3 = or_ln71_50_fu_5771_p2[32'd5];

assign tmp_192_fu_5807_p3 = or_ln71_51_fu_5801_p2[32'd5];

assign tmp_193_fu_5837_p3 = or_ln71_52_fu_5831_p2[32'd5];

assign tmp_195_fu_5875_p3 = select_ln60_7_fu_873_p3[32'd6];

assign tmp_196_fu_5907_p3 = or_ln71_54_fu_5901_p2[32'd6];

assign tmp_197_fu_5939_p3 = or_ln71_55_fu_5933_p2[32'd6];

assign tmp_198_fu_5971_p3 = or_ln71_56_fu_5965_p2[32'd6];

assign tmp_199_fu_6003_p3 = or_ln71_57_fu_5997_p2[32'd6];

always @ (*) begin
    tmp_19_fu_1383_p4 = select_ln60_16_fu_1347_p3;
    tmp_19_fu_1383_p4[zext_ln61_20_fu_1379_p1] = |(1'd1);
end

always @ (*) begin
    tmp_1_fu_539_p4 = select_ln60_fu_497_p3;
    tmp_1_fu_539_p4[zext_ln61_2_fu_535_p1] = |(1'd1);
end

assign tmp_200_fu_6035_p3 = or_ln71_58_fu_6029_p2[32'd6];

assign tmp_201_fu_6067_p3 = or_ln71_59_fu_6061_p2[32'd6];

assign tmp_202_fu_6099_p3 = or_ln71_60_fu_6093_p2[32'd6];

assign tmp_203_fu_6131_p3 = or_ln71_61_fu_6125_p2[32'd6];

assign tmp_205_fu_6171_p3 = select_ln60_7_fu_873_p3[32'd7];

assign tmp_206_fu_6205_p3 = or_ln71_63_fu_6199_p2[32'd7];

assign tmp_207_fu_6239_p3 = or_ln71_64_fu_6233_p2[32'd7];

assign tmp_208_fu_6273_p3 = or_ln71_65_fu_6267_p2[32'd7];

assign tmp_209_fu_6307_p3 = or_ln71_66_fu_6301_p2[32'd7];

always @ (*) begin
    tmp_20_fu_1429_p4 = select_ln60_17_fu_1393_p3;
    tmp_20_fu_1429_p4[zext_ln61_21_fu_1425_p1] = |(1'd1);
end

assign tmp_210_fu_6341_p3 = or_ln71_67_fu_6335_p2[32'd7];

assign tmp_211_fu_6375_p3 = or_ln71_68_fu_6369_p2[32'd7];

assign tmp_212_fu_6409_p3 = or_ln71_69_fu_6403_p2[32'd7];

assign tmp_213_fu_6443_p3 = or_ln71_70_fu_6437_p2[32'd7];

assign tmp_214_fu_6547_p3 = or_ln71_71_fu_6471_p2[32'd7];

assign tmp_215_fu_6861_p4 = {zext_ln189_4_fu_6845_p1[8 - 1:4], |(1'd1), zext_ln189_4_fu_6845_p1[2:0]};

assign tmp_216_fu_6891_p4 = {select_ln189_2_fu_6871_p3[8 - 1:5], |(1'd1), select_ln189_2_fu_6871_p3[3:0]};

assign tmp_217_fu_6921_p4 = {select_ln189_3_fu_6901_p3[8 - 1:6], |(1'd1), select_ln189_3_fu_6901_p3[4:0]};

assign tmp_218_fu_6951_p4 = {select_ln189_4_fu_6931_p3[8 - 1:7], |(1'd1), select_ln189_4_fu_6931_p3[5:0]};

assign tmp_219_fu_6981_p4 = {|(1'd1), select_ln189_5_fu_6961_p3[7 - 1:0]};

always @ (*) begin
    tmp_21_fu_1475_p4 = select_ln60_18_fu_1439_p3;
    tmp_21_fu_1475_p4[zext_ln61_22_fu_1471_p1] = |(1'd1);
end

always @ (*) begin
    tmp_22_fu_1521_p4 = select_ln60_19_fu_1485_p3;
    tmp_22_fu_1521_p4[zext_ln61_23_fu_1517_p1] = |(1'd1);
end

always @ (*) begin
    tmp_23_fu_1567_p4 = select_ln60_20_fu_1531_p3;
    tmp_23_fu_1567_p4[zext_ln61_25_fu_1563_p1] = |(1'd1);
end

always @ (*) begin
    tmp_24_fu_1613_p4 = select_ln60_21_fu_1577_p3;
    tmp_24_fu_1613_p4[zext_ln61_26_fu_1609_p1] = |(1'd1);
end

always @ (*) begin
    tmp_25_fu_1659_p4 = select_ln60_22_fu_1623_p3;
    tmp_25_fu_1659_p4[zext_ln61_27_fu_1655_p1] = |(1'd1);
end

always @ (*) begin
    tmp_26_fu_1751_p4 = zext_ln58_3_fu_1713_p1;
    tmp_26_fu_1751_p4[zext_ln61_24_fu_1743_p1] = |(1'd1);
end

always @ (*) begin
    tmp_27_fu_1797_p4 = select_ln60_24_fu_1761_p3;
    tmp_27_fu_1797_p4[zext_ln61_29_fu_1793_p1] = |(1'd1);
end

always @ (*) begin
    tmp_28_fu_1843_p4 = select_ln60_25_fu_1807_p3;
    tmp_28_fu_1843_p4[zext_ln61_30_fu_1839_p1] = |(1'd1);
end

always @ (*) begin
    tmp_29_fu_1889_p4 = select_ln60_26_fu_1853_p3;
    tmp_29_fu_1889_p4[zext_ln61_31_fu_1885_p1] = |(1'd1);
end

assign tmp_2_fu_557_p4 = {{hit_width[2:1]}};

always @ (*) begin
    tmp_30_fu_1935_p4 = select_ln60_27_fu_1899_p3;
    tmp_30_fu_1935_p4[zext_ln61_33_fu_1931_p1] = |(1'd1);
end

always @ (*) begin
    tmp_31_fu_1981_p4 = select_ln60_28_fu_1945_p3;
    tmp_31_fu_1981_p4[zext_ln61_34_fu_1977_p1] = |(1'd1);
end

always @ (*) begin
    tmp_32_fu_2027_p4 = select_ln60_29_fu_1991_p3;
    tmp_32_fu_2027_p4[zext_ln61_35_fu_2023_p1] = |(1'd1);
end

always @ (*) begin
    tmp_33_fu_2073_p4 = select_ln60_30_fu_2037_p3;
    tmp_33_fu_2073_p4[zext_ln61_36_fu_2069_p1] = |(1'd1);
end

always @ (*) begin
    tmp_34_fu_2165_p4 = zext_ln58_4_fu_2127_p1;
    tmp_34_fu_2165_p4[zext_ln61_32_fu_2157_p1] = |(1'd1);
end

always @ (*) begin
    tmp_35_fu_2211_p4 = select_ln60_32_fu_2175_p3;
    tmp_35_fu_2211_p4[zext_ln61_38_fu_2207_p1] = |(1'd1);
end

always @ (*) begin
    tmp_36_fu_2257_p4 = select_ln60_33_fu_2221_p3;
    tmp_36_fu_2257_p4[zext_ln61_39_fu_2253_p1] = |(1'd1);
end

always @ (*) begin
    tmp_37_fu_2303_p4 = select_ln60_34_fu_2267_p3;
    tmp_37_fu_2303_p4[zext_ln61_41_fu_2299_p1] = |(1'd1);
end

always @ (*) begin
    tmp_38_fu_2349_p4 = select_ln60_35_fu_2313_p3;
    tmp_38_fu_2349_p4[zext_ln61_42_fu_2345_p1] = |(1'd1);
end

always @ (*) begin
    tmp_39_fu_2395_p4 = select_ln60_36_fu_2359_p3;
    tmp_39_fu_2395_p4[zext_ln61_43_fu_2391_p1] = |(1'd1);
end

always @ (*) begin
    tmp_3_fu_601_p4 = select_ln60_1_fu_549_p3;
    tmp_3_fu_601_p4[zext_ln61_3_fu_597_p1] = |(1'd1);
end

always @ (*) begin
    tmp_40_fu_2441_p4 = select_ln60_37_fu_2405_p3;
    tmp_40_fu_2441_p4[zext_ln61_44_fu_2437_p1] = |(1'd1);
end

always @ (*) begin
    tmp_41_fu_2487_p4 = select_ln60_38_fu_2451_p3;
    tmp_41_fu_2487_p4[zext_ln61_45_fu_2483_p1] = |(1'd1);
end

always @ (*) begin
    tmp_42_fu_2579_p4 = zext_ln58_5_fu_2541_p1;
    tmp_42_fu_2579_p4[zext_ln61_40_fu_2571_p1] = |(1'd1);
end

always @ (*) begin
    tmp_43_fu_2625_p4 = select_ln60_40_fu_2589_p3;
    tmp_43_fu_2625_p4[zext_ln61_47_fu_2621_p1] = |(1'd1);
end

always @ (*) begin
    tmp_44_fu_2671_p4 = select_ln60_41_fu_2635_p3;
    tmp_44_fu_2671_p4[zext_ln61_49_fu_2667_p1] = |(1'd1);
end

always @ (*) begin
    tmp_45_fu_2717_p4 = select_ln60_42_fu_2681_p3;
    tmp_45_fu_2717_p4[zext_ln61_50_fu_2713_p1] = |(1'd1);
end

always @ (*) begin
    tmp_46_fu_2763_p4 = select_ln60_43_fu_2727_p3;
    tmp_46_fu_2763_p4[zext_ln61_51_fu_2759_p1] = |(1'd1);
end

always @ (*) begin
    tmp_47_fu_2809_p4 = select_ln60_44_fu_2773_p3;
    tmp_47_fu_2809_p4[zext_ln61_52_fu_2805_p1] = |(1'd1);
end

always @ (*) begin
    tmp_48_fu_2855_p4 = select_ln60_45_fu_2819_p3;
    tmp_48_fu_2855_p4[zext_ln61_53_fu_2851_p1] = |(1'd1);
end

always @ (*) begin
    tmp_49_fu_2901_p4 = select_ln60_46_fu_2865_p3;
    tmp_49_fu_2901_p4[zext_ln61_54_fu_2897_p1] = |(1'd1);
end

always @ (*) begin
    tmp_4_fu_653_p4 = select_ln60_2_fu_611_p3;
    tmp_4_fu_653_p4[zext_ln61_4_fu_649_p1] = |(1'd1);
end

always @ (*) begin
    tmp_50_fu_2993_p4 = zext_ln58_6_fu_2955_p1;
    tmp_50_fu_2993_p4[zext_ln61_48_fu_2985_p1] = |(1'd1);
end

always @ (*) begin
    tmp_51_fu_3039_p4 = select_ln60_48_fu_3003_p3;
    tmp_51_fu_3039_p4[zext_ln61_57_fu_3035_p1] = |(1'd1);
end

always @ (*) begin
    tmp_52_fu_3085_p4 = select_ln60_49_fu_3049_p3;
    tmp_52_fu_3085_p4[zext_ln61_58_fu_3081_p1] = |(1'd1);
end

always @ (*) begin
    tmp_53_fu_3131_p4 = select_ln60_50_fu_3095_p3;
    tmp_53_fu_3131_p4[zext_ln61_59_fu_3127_p1] = |(1'd1);
end

always @ (*) begin
    tmp_54_fu_3177_p4 = select_ln60_51_fu_3141_p3;
    tmp_54_fu_3177_p4[zext_ln61_60_fu_3173_p1] = |(1'd1);
end

always @ (*) begin
    tmp_55_fu_3223_p4 = select_ln60_52_fu_3187_p3;
    tmp_55_fu_3223_p4[zext_ln61_61_fu_3219_p1] = |(1'd1);
end

always @ (*) begin
    tmp_56_fu_3269_p4 = select_ln60_53_fu_3233_p3;
    tmp_56_fu_3269_p4[zext_ln61_62_fu_3265_p1] = |(1'd1);
end

always @ (*) begin
    tmp_57_fu_3315_p4 = select_ln60_54_fu_3279_p3;
    tmp_57_fu_3315_p4[zext_ln61_63_fu_3311_p1] = |(1'd1);
end

always @ (*) begin
    tmp_58_fu_3407_p4 = zext_ln58_7_fu_3369_p1;
    tmp_58_fu_3407_p4[zext_ln61_56_fu_3399_p1] = |(1'd1);
end

always @ (*) begin
    tmp_59_fu_3453_p4 = select_ln60_56_fu_3417_p3;
    tmp_59_fu_3453_p4[zext_ln61_66_fu_3449_p1] = |(1'd1);
end

assign tmp_5_fu_671_p3 = hit_width[32'd2];

always @ (*) begin
    tmp_60_fu_3499_p4 = select_ln60_57_fu_3463_p3;
    tmp_60_fu_3499_p4[zext_ln61_67_fu_3495_p1] = |(1'd1);
end

always @ (*) begin
    tmp_61_fu_3545_p4 = select_ln60_58_fu_3509_p3;
    tmp_61_fu_3545_p4[zext_ln61_68_fu_3541_p1] = |(1'd1);
end

always @ (*) begin
    tmp_62_fu_3591_p4 = select_ln60_59_fu_3555_p3;
    tmp_62_fu_3591_p4[zext_ln61_69_fu_3587_p1] = |(1'd1);
end

always @ (*) begin
    tmp_63_fu_3637_p4 = select_ln60_60_fu_3601_p3;
    tmp_63_fu_3637_p4[zext_ln61_70_fu_3633_p1] = |(1'd1);
end

always @ (*) begin
    tmp_64_fu_3683_p4 = select_ln60_61_fu_3647_p3;
    tmp_64_fu_3683_p4[zext_ln61_71_fu_3679_p1] = |(1'd1);
end

always @ (*) begin
    tmp_65_fu_3729_p4 = select_ln60_62_fu_3693_p3;
    tmp_65_fu_3729_p4[zext_ln61_73_fu_3725_p1] = |(1'd1);
end

always @ (*) begin
    tmp_66_fu_3821_p4 = zext_ln58_8_fu_3783_p1;
    tmp_66_fu_3821_p4[zext_ln61_64_fu_3813_p1] = |(1'd1);
end

always @ (*) begin
    tmp_67_fu_3867_p4 = select_ln60_64_fu_3831_p3;
    tmp_67_fu_3867_p4[zext_ln61_75_fu_3863_p1] = |(1'd1);
end

always @ (*) begin
    tmp_68_fu_3913_p4 = select_ln60_65_fu_3877_p3;
    tmp_68_fu_3913_p4[zext_ln61_76_fu_3909_p1] = |(1'd1);
end

always @ (*) begin
    tmp_69_fu_3959_p4 = select_ln60_66_fu_3923_p3;
    tmp_69_fu_3959_p4[zext_ln61_77_fu_3955_p1] = |(1'd1);
end

always @ (*) begin
    tmp_6_fu_707_p4 = select_ln60_3_fu_663_p3;
    tmp_6_fu_707_p4[zext_ln61_5_fu_703_p1] = |(1'd1);
end

always @ (*) begin
    tmp_70_fu_4005_p4 = select_ln60_67_fu_3969_p3;
    tmp_70_fu_4005_p4[zext_ln61_78_fu_4001_p1] = |(1'd1);
end

always @ (*) begin
    tmp_71_fu_4051_p4 = select_ln60_68_fu_4015_p3;
    tmp_71_fu_4051_p4[zext_ln61_79_fu_4047_p1] = |(1'd1);
end

always @ (*) begin
    tmp_72_fu_4097_p4 = select_ln60_69_fu_4061_p3;
    tmp_72_fu_4097_p4[zext_ln61_80_fu_4093_p1] = |(1'd1);
end

always @ (*) begin
    tmp_73_fu_4143_p4 = select_ln60_70_fu_4107_p3;
    tmp_73_fu_4143_p4[zext_ln61_81_fu_4139_p1] = |(1'd1);
end

always @ (*) begin
    tmp_74_fu_4235_p4 = zext_ln58_9_fu_4197_p1;
    tmp_74_fu_4235_p4[zext_ln61_72_fu_4227_p1] = |(1'd1);
end

always @ (*) begin
    tmp_75_fu_4281_p4 = select_ln60_72_fu_4245_p3;
    tmp_75_fu_4281_p4[zext_ln61_83_fu_4277_p1] = |(1'd1);
end

always @ (*) begin
    tmp_76_fu_4327_p4 = select_ln60_73_fu_4291_p3;
    tmp_76_fu_4327_p4[zext_ln61_84_fu_4323_p1] = |(1'd1);
end

always @ (*) begin
    tmp_77_fu_4373_p4 = select_ln60_74_fu_4337_p3;
    tmp_77_fu_4373_p4[zext_ln61_85_fu_4369_p1] = |(1'd1);
end

always @ (*) begin
    tmp_78_fu_4419_p4 = select_ln60_75_fu_4383_p3;
    tmp_78_fu_4419_p4[zext_ln61_86_fu_4415_p1] = |(1'd1);
end

assign tmp_79_fu_4695_p3 = {{tmp_146_fu_4687_p3}, {tot_hits_fu_4659_p2}};

always @ (*) begin
    tmp_7_fu_759_p4 = select_ln60_4_fu_717_p3;
    tmp_7_fu_759_p4[zext_ln61_6_fu_755_p1] = |(1'd1);
end

assign tmp_80_fu_4717_p3 = {{tmp_147_fu_4709_p3}, {tot_hits_fu_4659_p2}};

assign tmp_81_fu_4739_p3 = {{tmp_148_fu_4731_p3}, {tot_hits_fu_4659_p2}};

assign tmp_82_fu_4761_p3 = {{tmp_149_fu_4753_p3}, {tot_hits_fu_4659_p2}};

assign tmp_83_fu_4783_p3 = {{tmp_150_fu_4775_p3}, {tot_hits_fu_4659_p2}};

assign tmp_84_fu_4805_p3 = {{tmp_151_fu_4797_p3}, {tot_hits_fu_4659_p2}};

assign tmp_85_fu_4827_p3 = {{tmp_152_fu_4819_p3}, {tot_hits_fu_4659_p2}};

assign tmp_86_fu_4849_p3 = {{tmp_153_fu_4841_p3}, {tot_hits_fu_4659_p2}};

assign tmp_87_fu_4879_p4 = {{{tmp_155_fu_4871_p3}, {tot_hits_1_fu_4863_p3}}, {tot_hits_fu_4659_p2}};

assign tmp_88_fu_4903_p4 = {{{tmp_156_fu_4895_p3}, {tot_hits_1_fu_4863_p3}}, {tot_hits_fu_4659_p2}};

assign tmp_89_fu_4927_p4 = {{{tmp_157_fu_4919_p3}, {tot_hits_1_fu_4863_p3}}, {tot_hits_fu_4659_p2}};

always @ (*) begin
    tmp_8_fu_811_p4 = select_ln60_5_fu_769_p3;
    tmp_8_fu_811_p4[zext_ln61_7_fu_807_p1] = |(1'd1);
end

assign tmp_90_fu_4951_p4 = {{{tmp_158_fu_4943_p3}, {tot_hits_1_fu_4863_p3}}, {tot_hits_fu_4659_p2}};

assign tmp_91_fu_4975_p4 = {{{tmp_159_fu_4967_p3}, {tot_hits_1_fu_4863_p3}}, {tot_hits_fu_4659_p2}};

assign tmp_92_fu_4999_p4 = {{{tmp_160_fu_4991_p3}, {tot_hits_1_fu_4863_p3}}, {tot_hits_fu_4659_p2}};

assign tmp_93_fu_5023_p4 = {{{tmp_161_fu_5015_p3}, {tot_hits_1_fu_4863_p3}}, {tot_hits_fu_4659_p2}};

assign tmp_94_fu_5047_p4 = {{{tmp_162_fu_5039_p3}, {tot_hits_1_fu_4863_p3}}, {tot_hits_fu_4659_p2}};

assign tmp_95_fu_5071_p4 = {{{tmp_163_fu_5063_p3}, {tot_hits_1_fu_4863_p3}}, {tot_hits_fu_4659_p2}};

assign tmp_96_fu_5103_p5 = {{{{tmp_165_fu_5095_p3}, {tot_hits_2_fu_5087_p3}}, {tot_hits_1_fu_4863_p3}}, {tot_hits_fu_4659_p2}};

assign tmp_97_fu_5129_p5 = {{{{tmp_166_fu_5121_p3}, {tot_hits_2_fu_5087_p3}}, {tot_hits_1_fu_4863_p3}}, {tot_hits_fu_4659_p2}};

assign tmp_98_fu_5155_p5 = {{{{tmp_167_fu_5147_p3}, {tot_hits_2_fu_5087_p3}}, {tot_hits_1_fu_4863_p3}}, {tot_hits_fu_4659_p2}};

assign tmp_99_fu_5181_p5 = {{{{tmp_168_fu_5173_p3}, {tot_hits_2_fu_5087_p3}}, {tot_hits_1_fu_4863_p3}}, {tot_hits_fu_4659_p2}};

always @ (*) begin
    tmp_9_fu_863_p4 = select_ln60_6_fu_821_p3;
    tmp_9_fu_863_p4[zext_ln61_9_fu_859_p1] = |(1'd1);
end

always @ (*) begin
    tmp_fu_487_p4 = zext_ln58_fu_449_p1;
    tmp_fu_487_p4[zext_ln61_fu_479_p1] = |(1'd1);
end

assign tmp_s_fu_4673_p3 = {{tmp_145_fu_4665_p3}, {tot_hits_fu_4659_p2}};

assign tot_hits_1_fu_4863_p3 = or_ln71_17_fu_4857_p2[32'd1];

assign tot_hits_2_fu_5087_p3 = or_ln71_26_fu_5081_p2[32'd2];

assign tot_hits_3_fu_5329_p3 = or_ln71_35_fu_5323_p2[32'd3];

assign tot_hits_4_fu_5589_p3 = or_ln71_44_fu_5583_p2[32'd4];

assign tot_hits_5_fu_5867_p3 = or_ln71_53_fu_5861_p2[32'd5];

assign tot_hits_6_fu_6163_p3 = or_ln71_62_fu_6157_p2[32'd6];

assign tot_hits_fu_4659_p2 = (or_ln71_7_fu_4653_p2 | or_ln71_3_fu_4629_p2);

assign trunc_ln57_10_fu_1685_p1 = select_ln60_23_fu_1669_p3[5:0];

assign trunc_ln57_11_fu_1689_p1 = select_ln60_23_fu_1669_p3[4:0];

assign trunc_ln57_12_fu_1693_p1 = select_ln60_23_fu_1669_p3[3:0];

assign trunc_ln57_13_fu_1697_p1 = select_ln60_23_fu_1669_p3[2:0];

assign trunc_ln57_14_fu_1701_p1 = select_ln60_23_fu_1669_p3[1:0];

assign trunc_ln57_15_fu_1705_p1 = select_ln60_23_fu_1669_p3[0:0];

assign trunc_ln57_16_fu_2091_p1 = select_ln60_31_fu_2083_p3[7:0];

assign trunc_ln57_17_fu_2095_p1 = select_ln60_31_fu_2083_p3[6:0];

assign trunc_ln57_18_fu_2099_p1 = select_ln60_31_fu_2083_p3[5:0];

assign trunc_ln57_19_fu_2103_p1 = select_ln60_31_fu_2083_p3[4:0];

assign trunc_ln57_1_fu_1267_p1 = select_ln60_15_fu_1255_p3[6:0];

assign trunc_ln57_20_fu_2107_p1 = select_ln60_31_fu_2083_p3[3:0];

assign trunc_ln57_21_fu_2111_p1 = select_ln60_31_fu_2083_p3[2:0];

assign trunc_ln57_22_fu_2115_p1 = select_ln60_31_fu_2083_p3[1:0];

assign trunc_ln57_23_fu_2119_p1 = select_ln60_31_fu_2083_p3[0:0];

assign trunc_ln57_24_fu_2505_p1 = select_ln60_39_fu_2497_p3[7:0];

assign trunc_ln57_25_fu_2509_p1 = select_ln60_39_fu_2497_p3[6:0];

assign trunc_ln57_26_fu_2513_p1 = select_ln60_39_fu_2497_p3[5:0];

assign trunc_ln57_27_fu_2517_p1 = select_ln60_39_fu_2497_p3[4:0];

assign trunc_ln57_28_fu_2521_p1 = select_ln60_39_fu_2497_p3[3:0];

assign trunc_ln57_29_fu_2525_p1 = select_ln60_39_fu_2497_p3[2:0];

assign trunc_ln57_2_fu_1271_p1 = select_ln60_15_fu_1255_p3[5:0];

assign trunc_ln57_30_fu_2529_p1 = select_ln60_39_fu_2497_p3[1:0];

assign trunc_ln57_31_fu_2533_p1 = select_ln60_39_fu_2497_p3[0:0];

assign trunc_ln57_32_fu_2919_p1 = select_ln60_47_fu_2911_p3[7:0];

assign trunc_ln57_33_fu_2923_p1 = select_ln60_47_fu_2911_p3[6:0];

assign trunc_ln57_34_fu_2927_p1 = select_ln60_47_fu_2911_p3[5:0];

assign trunc_ln57_35_fu_2931_p1 = select_ln60_47_fu_2911_p3[4:0];

assign trunc_ln57_36_fu_2935_p1 = select_ln60_47_fu_2911_p3[3:0];

assign trunc_ln57_37_fu_2939_p1 = select_ln60_47_fu_2911_p3[2:0];

assign trunc_ln57_38_fu_2943_p1 = select_ln60_47_fu_2911_p3[1:0];

assign trunc_ln57_39_fu_2947_p1 = select_ln60_47_fu_2911_p3[0:0];

assign trunc_ln57_3_fu_1275_p1 = select_ln60_15_fu_1255_p3[4:0];

assign trunc_ln57_40_fu_3333_p1 = select_ln60_55_fu_3325_p3[7:0];

assign trunc_ln57_41_fu_3337_p1 = select_ln60_55_fu_3325_p3[6:0];

assign trunc_ln57_42_fu_3341_p1 = select_ln60_55_fu_3325_p3[5:0];

assign trunc_ln57_43_fu_3345_p1 = select_ln60_55_fu_3325_p3[4:0];

assign trunc_ln57_44_fu_3349_p1 = select_ln60_55_fu_3325_p3[3:0];

assign trunc_ln57_45_fu_3353_p1 = select_ln60_55_fu_3325_p3[2:0];

assign trunc_ln57_46_fu_3357_p1 = select_ln60_55_fu_3325_p3[1:0];

assign trunc_ln57_47_fu_3361_p1 = select_ln60_55_fu_3325_p3[0:0];

assign trunc_ln57_48_fu_3747_p1 = select_ln60_63_fu_3739_p3[7:0];

assign trunc_ln57_49_fu_3751_p1 = select_ln60_63_fu_3739_p3[6:0];

assign trunc_ln57_4_fu_1279_p1 = select_ln60_15_fu_1255_p3[3:0];

assign trunc_ln57_50_fu_3755_p1 = select_ln60_63_fu_3739_p3[5:0];

assign trunc_ln57_51_fu_3759_p1 = select_ln60_63_fu_3739_p3[4:0];

assign trunc_ln57_52_fu_3763_p1 = select_ln60_63_fu_3739_p3[3:0];

assign trunc_ln57_53_fu_3767_p1 = select_ln60_63_fu_3739_p3[2:0];

assign trunc_ln57_54_fu_3771_p1 = select_ln60_63_fu_3739_p3[1:0];

assign trunc_ln57_55_fu_3775_p1 = select_ln60_63_fu_3739_p3[0:0];

assign trunc_ln57_56_fu_4161_p1 = select_ln60_71_fu_4153_p3[7:0];

assign trunc_ln57_57_fu_4165_p1 = select_ln60_71_fu_4153_p3[6:0];

assign trunc_ln57_58_fu_4169_p1 = select_ln60_71_fu_4153_p3[5:0];

assign trunc_ln57_59_fu_4173_p1 = select_ln60_71_fu_4153_p3[4:0];

assign trunc_ln57_5_fu_1283_p1 = select_ln60_15_fu_1255_p3[2:0];

assign trunc_ln57_60_fu_4177_p1 = select_ln60_71_fu_4153_p3[3:0];

assign trunc_ln57_61_fu_4181_p1 = select_ln60_71_fu_4153_p3[2:0];

assign trunc_ln57_62_fu_4185_p1 = select_ln60_71_fu_4153_p3[1:0];

assign trunc_ln57_63_fu_4189_p1 = select_ln60_71_fu_4153_p3[0:0];

assign trunc_ln57_6_fu_1287_p1 = select_ln60_15_fu_1255_p3[1:0];

assign trunc_ln57_7_fu_1291_p1 = select_ln60_15_fu_1255_p3[0:0];

assign trunc_ln57_8_fu_1677_p1 = select_ln60_23_fu_1669_p3[7:0];

assign trunc_ln57_9_fu_1681_p1 = select_ln60_23_fu_1669_p3[6:0];

assign trunc_ln57_fu_1263_p1 = select_ln60_15_fu_1255_p3[7:0];

assign trunc_ln71_1_fu_4579_p1 = select_ln60_79_fu_4567_p3[6:0];

assign trunc_ln71_2_fu_4583_p1 = select_ln60_79_fu_4567_p3[5:0];

assign trunc_ln71_3_fu_4587_p1 = select_ln60_79_fu_4567_p3[4:0];

assign trunc_ln71_4_fu_4591_p1 = select_ln60_79_fu_4567_p3[3:0];

assign trunc_ln71_5_fu_4595_p1 = select_ln60_79_fu_4567_p3[2:0];

assign trunc_ln71_6_fu_4599_p1 = select_ln60_79_fu_4567_p3[1:0];

assign trunc_ln71_7_fu_4603_p1 = select_ln60_79_fu_4567_p3[0:0];

assign trunc_ln71_8_fu_4607_p1 = select_ln60_7_fu_873_p3[0:0];

assign trunc_ln71_fu_4575_p1 = select_ln60_79_fu_4567_p3[7:0];

assign xor_ln143_1_fu_6730_p2 = (icmp_ln143_1_reg_7011 ^ 1'd1);

assign xor_ln143_2_fu_6735_p2 = (icmp_ln143_2_reg_7016 ^ 1'd1);

assign xor_ln143_3_fu_6740_p2 = (icmp_ln143_3_reg_7021 ^ 1'd1);

assign xor_ln143_4_fu_6745_p2 = (icmp_ln143_4_reg_7026 ^ 1'd1);

assign xor_ln143_5_fu_6750_p2 = (icmp_ln143_5_reg_7031 ^ 1'd1);

assign xor_ln143_6_fu_6755_p2 = (icmp_ln143_6_reg_7036 ^ 1'd1);

assign xor_ln143_7_fu_6760_p2 = (icmp_ln143_7_reg_7041 ^ 1'd1);

assign xor_ln143_fu_6725_p2 = (icmp_ln143_reg_7006 ^ 1'd1);

assign xor_ln189_1_fu_6785_p2 = (xor_ln143_fu_6725_p2 ^ 1'd1);

assign xor_ln189_2_fu_6817_p2 = (xor_ln143_1_fu_6730_p2 ^ 1'd1);

assign xor_ln189_3_fu_6849_p2 = (xor_ln143_2_fu_6735_p2 ^ 1'd1);

assign xor_ln189_4_fu_6879_p2 = (xor_ln143_3_fu_6740_p2 ^ 1'd1);

assign xor_ln189_5_fu_6909_p2 = (xor_ln143_4_fu_6745_p2 ^ 1'd1);

assign xor_ln189_6_fu_6939_p2 = (xor_ln143_5_fu_6750_p2 ^ 1'd1);

assign xor_ln189_7_fu_6969_p2 = (xor_ln143_6_fu_6755_p2 ^ 1'd1);

assign xor_ln189_fu_6769_p2 = (lastT ^ 1'd1);

assign xor_ln60_10_fu_993_p2 = (1'd1 ^ and_ln60_8_fu_987_p2);

assign xor_ln60_11_fu_1039_p2 = (1'd1 ^ and_ln60_9_fu_1033_p2);

assign xor_ln60_12_fu_1085_p2 = (1'd1 ^ and_ln60_10_fu_1079_p2);

assign xor_ln60_13_fu_1131_p2 = (1'd1 ^ and_ln60_11_fu_1125_p2);

assign xor_ln60_14_fu_1177_p2 = (1'd1 ^ and_ln60_12_fu_1171_p2);

assign xor_ln60_15_fu_1223_p2 = (1'd1 ^ and_ln60_13_fu_1217_p2);

assign xor_ln60_16_fu_1317_p2 = (cmp_i_i72_2_fu_1311_p2 ^ 1'd1);

assign xor_ln60_17_fu_1361_p2 = (1'd1 ^ and_ln60_14_fu_1355_p2);

assign xor_ln60_18_fu_1407_p2 = (1'd1 ^ and_ln60_15_fu_1401_p2);

assign xor_ln60_19_fu_1453_p2 = (1'd1 ^ and_ln60_16_fu_1447_p2);

assign xor_ln60_1_fu_517_p2 = (1'd1 ^ and_ln60_fu_511_p2);

assign xor_ln60_20_fu_1499_p2 = (1'd1 ^ and_ln60_17_fu_1493_p2);

assign xor_ln60_21_fu_1545_p2 = (1'd1 ^ and_ln60_18_fu_1539_p2);

assign xor_ln60_22_fu_1591_p2 = (1'd1 ^ and_ln60_19_fu_1585_p2);

assign xor_ln60_23_fu_1637_p2 = (1'd1 ^ and_ln60_20_fu_1631_p2);

assign xor_ln60_24_fu_1731_p2 = (cmp_i_i72_3_fu_1725_p2 ^ 1'd1);

assign xor_ln60_25_fu_1775_p2 = (1'd1 ^ and_ln60_21_fu_1769_p2);

assign xor_ln60_26_fu_1821_p2 = (1'd1 ^ and_ln60_22_fu_1815_p2);

assign xor_ln60_27_fu_1867_p2 = (1'd1 ^ and_ln60_23_fu_1861_p2);

assign xor_ln60_28_fu_1913_p2 = (1'd1 ^ and_ln60_24_fu_1907_p2);

assign xor_ln60_29_fu_1959_p2 = (1'd1 ^ and_ln60_25_fu_1953_p2);

assign xor_ln60_2_fu_579_p2 = (1'd1 ^ and_ln60_1_fu_573_p2);

assign xor_ln60_30_fu_2005_p2 = (1'd1 ^ and_ln60_26_fu_1999_p2);

assign xor_ln60_31_fu_2051_p2 = (1'd1 ^ and_ln60_27_fu_2045_p2);

assign xor_ln60_32_fu_2145_p2 = (cmp_i_i72_4_fu_2139_p2 ^ 1'd1);

assign xor_ln60_33_fu_2189_p2 = (1'd1 ^ and_ln60_28_fu_2183_p2);

assign xor_ln60_34_fu_2235_p2 = (1'd1 ^ and_ln60_29_fu_2229_p2);

assign xor_ln60_35_fu_2281_p2 = (1'd1 ^ and_ln60_30_fu_2275_p2);

assign xor_ln60_36_fu_2327_p2 = (1'd1 ^ and_ln60_31_fu_2321_p2);

assign xor_ln60_37_fu_2373_p2 = (1'd1 ^ and_ln60_32_fu_2367_p2);

assign xor_ln60_38_fu_2419_p2 = (1'd1 ^ and_ln60_33_fu_2413_p2);

assign xor_ln60_39_fu_2465_p2 = (1'd1 ^ and_ln60_34_fu_2459_p2);

assign xor_ln60_3_fu_631_p2 = (1'd1 ^ and_ln60_2_fu_625_p2);

assign xor_ln60_40_fu_2559_p2 = (cmp_i_i72_5_fu_2553_p2 ^ 1'd1);

assign xor_ln60_41_fu_2603_p2 = (1'd1 ^ and_ln60_35_fu_2597_p2);

assign xor_ln60_42_fu_2649_p2 = (1'd1 ^ and_ln60_36_fu_2643_p2);

assign xor_ln60_43_fu_2695_p2 = (1'd1 ^ and_ln60_37_fu_2689_p2);

assign xor_ln60_44_fu_2741_p2 = (1'd1 ^ and_ln60_38_fu_2735_p2);

assign xor_ln60_45_fu_2787_p2 = (1'd1 ^ and_ln60_39_fu_2781_p2);

assign xor_ln60_46_fu_2833_p2 = (1'd1 ^ and_ln60_40_fu_2827_p2);

assign xor_ln60_47_fu_2879_p2 = (1'd1 ^ and_ln60_41_fu_2873_p2);

assign xor_ln60_48_fu_2973_p2 = (cmp_i_i72_6_fu_2967_p2 ^ 1'd1);

assign xor_ln60_49_fu_3017_p2 = (1'd1 ^ and_ln60_42_fu_3011_p2);

assign xor_ln60_4_fu_685_p2 = (1'd1 ^ and_ln60_3_fu_679_p2);

assign xor_ln60_50_fu_3063_p2 = (1'd1 ^ and_ln60_43_fu_3057_p2);

assign xor_ln60_51_fu_3109_p2 = (1'd1 ^ and_ln60_44_fu_3103_p2);

assign xor_ln60_52_fu_3155_p2 = (1'd1 ^ and_ln60_45_fu_3149_p2);

assign xor_ln60_53_fu_3201_p2 = (1'd1 ^ and_ln60_46_fu_3195_p2);

assign xor_ln60_54_fu_3247_p2 = (1'd1 ^ and_ln60_47_fu_3241_p2);

assign xor_ln60_55_fu_3293_p2 = (1'd1 ^ and_ln60_48_fu_3287_p2);

assign xor_ln60_56_fu_3387_p2 = (cmp_i_i72_7_fu_3381_p2 ^ 1'd1);

assign xor_ln60_57_fu_3431_p2 = (1'd1 ^ and_ln60_49_fu_3425_p2);

assign xor_ln60_58_fu_3477_p2 = (1'd1 ^ and_ln60_50_fu_3471_p2);

assign xor_ln60_59_fu_3523_p2 = (1'd1 ^ and_ln60_51_fu_3517_p2);

assign xor_ln60_5_fu_737_p2 = (1'd1 ^ and_ln60_4_fu_731_p2);

assign xor_ln60_60_fu_3569_p2 = (1'd1 ^ and_ln60_52_fu_3563_p2);

assign xor_ln60_61_fu_3615_p2 = (1'd1 ^ and_ln60_53_fu_3609_p2);

assign xor_ln60_62_fu_3661_p2 = (1'd1 ^ and_ln60_54_fu_3655_p2);

assign xor_ln60_63_fu_3707_p2 = (1'd1 ^ and_ln60_55_fu_3701_p2);

assign xor_ln60_64_fu_3801_p2 = (cmp_i_i72_8_fu_3795_p2 ^ 1'd1);

assign xor_ln60_65_fu_3845_p2 = (1'd1 ^ and_ln60_56_fu_3839_p2);

assign xor_ln60_66_fu_3891_p2 = (1'd1 ^ and_ln60_57_fu_3885_p2);

assign xor_ln60_67_fu_3937_p2 = (1'd1 ^ and_ln60_58_fu_3931_p2);

assign xor_ln60_68_fu_3983_p2 = (1'd1 ^ and_ln60_59_fu_3977_p2);

assign xor_ln60_69_fu_4029_p2 = (1'd1 ^ and_ln60_60_fu_4023_p2);

assign xor_ln60_6_fu_789_p2 = (1'd1 ^ and_ln60_5_fu_783_p2);

assign xor_ln60_70_fu_4075_p2 = (1'd1 ^ and_ln60_61_fu_4069_p2);

assign xor_ln60_71_fu_4121_p2 = (1'd1 ^ and_ln60_62_fu_4115_p2);

assign xor_ln60_72_fu_4215_p2 = (cmp_i_i72_9_fu_4209_p2 ^ 1'd1);

assign xor_ln60_73_fu_4259_p2 = (1'd1 ^ and_ln60_63_fu_4253_p2);

assign xor_ln60_74_fu_4305_p2 = (1'd1 ^ and_ln60_64_fu_4299_p2);

assign xor_ln60_75_fu_4351_p2 = (1'd1 ^ and_ln60_65_fu_4345_p2);

assign xor_ln60_76_fu_4397_p2 = (1'd1 ^ and_ln60_66_fu_4391_p2);

assign xor_ln60_77_fu_4443_p2 = (1'd1 ^ and_ln60_67_fu_4437_p2);

assign xor_ln60_78_fu_4489_p2 = (1'd1 ^ and_ln60_68_fu_4483_p2);

assign xor_ln60_79_fu_4535_p2 = (1'd1 ^ and_ln60_69_fu_4529_p2);

assign xor_ln60_7_fu_841_p2 = (1'd1 ^ and_ln60_6_fu_835_p2);

assign xor_ln60_8_fu_903_p2 = (cmp_i_i72_1_fu_897_p2 ^ 1'd1);

assign xor_ln60_9_fu_947_p2 = (1'd1 ^ and_ln60_7_fu_941_p2);

assign xor_ln60_fu_467_p2 = (cmp_i_i72_fu_461_p2 ^ 1'd1);

assign zext_ln121_1_fu_6487_p1 = tot_hits_1_fu_4863_p3;

assign zext_ln121_2_fu_6497_p1 = tot_hits_2_fu_5087_p3;

assign zext_ln121_3_fu_6517_p1 = tot_hits_4_fu_5589_p3;

assign zext_ln121_4_fu_6527_p1 = tot_hits_5_fu_5867_p3;

assign zext_ln121_5_fu_6537_p1 = tot_hits_6_fu_6163_p3;

assign zext_ln121_fu_6477_p1 = tot_hits_fu_4659_p2;

assign zext_ln141_1_fu_6555_p1 = tmp_214_fu_6547_p3;

assign zext_ln141_fu_6507_p1 = tot_hits_3_fu_5329_p3;

assign zext_ln189_1_fu_6797_p3 = {{1'd1}, {and_ln189_fu_6775_p2}};

assign zext_ln189_2_fu_6813_p1 = select_ln189_fu_6805_p3;

assign zext_ln189_3_fu_6829_p3 = {{1'd1}, {select_ln189_fu_6805_p3}};

assign zext_ln189_4_fu_6845_p1 = select_ln189_1_fu_6837_p3;

assign zext_ln189_fu_6781_p1 = and_ln189_fu_6775_p2;

assign zext_ln58_1_fu_885_p1 = ecal_cosmic_hls_ap_uint_ap_uint_stream_stream_fadc_hits_stream_8;

assign zext_ln58_2_fu_1299_p1 = ecal_cosmic_hls_ap_uint_ap_uint_stream_stream_fadc_hits_stream_7;

assign zext_ln58_3_fu_1713_p1 = ecal_cosmic_hls_ap_uint_ap_uint_stream_stream_fadc_hits_stream_6;

assign zext_ln58_4_fu_2127_p1 = ecal_cosmic_hls_ap_uint_ap_uint_stream_stream_fadc_hits_stream_5;

assign zext_ln58_5_fu_2541_p1 = ecal_cosmic_hls_ap_uint_ap_uint_stream_stream_fadc_hits_stream_4;

assign zext_ln58_6_fu_2955_p1 = ecal_cosmic_hls_ap_uint_ap_uint_stream_stream_fadc_hits_stream_3;

assign zext_ln58_7_fu_3369_p1 = ecal_cosmic_hls_ap_uint_ap_uint_stream_stream_fadc_hits_stream_2;

assign zext_ln58_8_fu_3783_p1 = ecal_cosmic_hls_ap_uint_ap_uint_stream_stream_fadc_hits_stream_1;

assign zext_ln58_9_fu_4197_p1 = ecal_cosmic_hls_ap_uint_ap_uint_stream_stream_fadc_hits_stream;

assign zext_ln58_fu_449_p1 = ecal_cosmic_hls_ap_uint_ap_uint_stream_stream_fadc_hits_stream_9;

assign zext_ln61_10_fu_919_p1 = fadc_hits_t_10_fu_275_p4;

assign zext_ln61_11_fu_965_p1 = add_ln61_7_fu_959_p2;

assign zext_ln61_12_fu_1011_p1 = add_ln61_8_fu_1005_p2;

assign zext_ln61_13_fu_1057_p1 = add_ln61_9_fu_1051_p2;

assign zext_ln61_14_fu_1103_p1 = add_ln61_10_fu_1097_p2;

assign zext_ln61_15_fu_1149_p1 = add_ln61_11_fu_1143_p2;

assign zext_ln61_16_fu_1329_p1 = fadc_hits_t_11_fu_295_p4;

assign zext_ln61_17_fu_1195_p1 = add_ln61_12_fu_1189_p2;

assign zext_ln61_18_fu_1241_p1 = add_ln61_13_fu_1235_p2;

assign zext_ln61_19_fu_1333_p1 = fadc_hits_t_11_fu_295_p4;

assign zext_ln61_1_fu_483_p1 = fadc_hits_t_fu_255_p4;

assign zext_ln61_20_fu_1379_p1 = add_ln61_14_fu_1373_p2;

assign zext_ln61_21_fu_1425_p1 = add_ln61_15_fu_1419_p2;

assign zext_ln61_22_fu_1471_p1 = add_ln61_16_fu_1465_p2;

assign zext_ln61_23_fu_1517_p1 = add_ln61_17_fu_1511_p2;

assign zext_ln61_24_fu_1743_p1 = fadc_hits_t_12_fu_315_p4;

assign zext_ln61_25_fu_1563_p1 = add_ln61_18_fu_1557_p2;

assign zext_ln61_26_fu_1609_p1 = add_ln61_19_fu_1603_p2;

assign zext_ln61_27_fu_1655_p1 = add_ln61_20_fu_1649_p2;

assign zext_ln61_28_fu_1747_p1 = fadc_hits_t_12_fu_315_p4;

assign zext_ln61_29_fu_1793_p1 = add_ln61_21_fu_1787_p2;

assign zext_ln61_2_fu_535_p1 = add_ln61_fu_529_p2;

assign zext_ln61_30_fu_1839_p1 = add_ln61_22_fu_1833_p2;

assign zext_ln61_31_fu_1885_p1 = add_ln61_23_fu_1879_p2;

assign zext_ln61_32_fu_2157_p1 = fadc_hits_t_13_fu_335_p4;

assign zext_ln61_33_fu_1931_p1 = add_ln61_24_fu_1925_p2;

assign zext_ln61_34_fu_1977_p1 = add_ln61_25_fu_1971_p2;

assign zext_ln61_35_fu_2023_p1 = add_ln61_26_fu_2017_p2;

assign zext_ln61_36_fu_2069_p1 = add_ln61_27_fu_2063_p2;

assign zext_ln61_37_fu_2161_p1 = fadc_hits_t_13_fu_335_p4;

assign zext_ln61_38_fu_2207_p1 = add_ln61_28_fu_2201_p2;

assign zext_ln61_39_fu_2253_p1 = add_ln61_29_fu_2247_p2;

assign zext_ln61_3_fu_597_p1 = add_ln61_1_fu_591_p2;

assign zext_ln61_40_fu_2571_p1 = fadc_hits_t_14_fu_355_p4;

assign zext_ln61_41_fu_2299_p1 = add_ln61_30_fu_2293_p2;

assign zext_ln61_42_fu_2345_p1 = add_ln61_31_fu_2339_p2;

assign zext_ln61_43_fu_2391_p1 = add_ln61_32_fu_2385_p2;

assign zext_ln61_44_fu_2437_p1 = add_ln61_33_fu_2431_p2;

assign zext_ln61_45_fu_2483_p1 = add_ln61_34_fu_2477_p2;

assign zext_ln61_46_fu_2575_p1 = fadc_hits_t_14_fu_355_p4;

assign zext_ln61_47_fu_2621_p1 = add_ln61_35_fu_2615_p2;

assign zext_ln61_48_fu_2985_p1 = fadc_hits_t_15_fu_375_p4;

assign zext_ln61_49_fu_2667_p1 = add_ln61_36_fu_2661_p2;

assign zext_ln61_4_fu_649_p1 = add_ln61_2_fu_643_p2;

assign zext_ln61_50_fu_2713_p1 = add_ln61_37_fu_2707_p2;

assign zext_ln61_51_fu_2759_p1 = add_ln61_38_fu_2753_p2;

assign zext_ln61_52_fu_2805_p1 = add_ln61_39_fu_2799_p2;

assign zext_ln61_53_fu_2851_p1 = add_ln61_40_fu_2845_p2;

assign zext_ln61_54_fu_2897_p1 = add_ln61_41_fu_2891_p2;

assign zext_ln61_55_fu_2989_p1 = fadc_hits_t_15_fu_375_p4;

assign zext_ln61_56_fu_3399_p1 = fadc_hits_t_16_fu_395_p4;

assign zext_ln61_57_fu_3035_p1 = add_ln61_42_fu_3029_p2;

assign zext_ln61_58_fu_3081_p1 = add_ln61_43_fu_3075_p2;

assign zext_ln61_59_fu_3127_p1 = add_ln61_44_fu_3121_p2;

assign zext_ln61_5_fu_703_p1 = add_ln61_3_fu_697_p2;

assign zext_ln61_60_fu_3173_p1 = add_ln61_45_fu_3167_p2;

assign zext_ln61_61_fu_3219_p1 = add_ln61_46_fu_3213_p2;

assign zext_ln61_62_fu_3265_p1 = add_ln61_47_fu_3259_p2;

assign zext_ln61_63_fu_3311_p1 = add_ln61_48_fu_3305_p2;

assign zext_ln61_64_fu_3813_p1 = fadc_hits_t_17_fu_415_p4;

assign zext_ln61_65_fu_3403_p1 = fadc_hits_t_16_fu_395_p4;

assign zext_ln61_66_fu_3449_p1 = add_ln61_49_fu_3443_p2;

assign zext_ln61_67_fu_3495_p1 = add_ln61_50_fu_3489_p2;

assign zext_ln61_68_fu_3541_p1 = add_ln61_51_fu_3535_p2;

assign zext_ln61_69_fu_3587_p1 = add_ln61_52_fu_3581_p2;

assign zext_ln61_6_fu_755_p1 = add_ln61_4_fu_749_p2;

assign zext_ln61_70_fu_3633_p1 = add_ln61_53_fu_3627_p2;

assign zext_ln61_71_fu_3679_p1 = add_ln61_54_fu_3673_p2;

assign zext_ln61_72_fu_4227_p1 = fadc_hits_t_18_fu_435_p4;

assign zext_ln61_73_fu_3725_p1 = add_ln61_55_fu_3719_p2;

assign zext_ln61_74_fu_3817_p1 = fadc_hits_t_17_fu_415_p4;

assign zext_ln61_75_fu_3863_p1 = add_ln61_56_fu_3857_p2;

assign zext_ln61_76_fu_3909_p1 = add_ln61_57_fu_3903_p2;

assign zext_ln61_77_fu_3955_p1 = add_ln61_58_fu_3949_p2;

assign zext_ln61_78_fu_4001_p1 = add_ln61_59_fu_3995_p2;

assign zext_ln61_79_fu_4047_p1 = add_ln61_60_fu_4041_p2;

assign zext_ln61_7_fu_807_p1 = add_ln61_5_fu_801_p2;

assign zext_ln61_80_fu_4093_p1 = add_ln61_61_fu_4087_p2;

assign zext_ln61_81_fu_4139_p1 = add_ln61_62_fu_4133_p2;

assign zext_ln61_82_fu_4231_p1 = fadc_hits_t_18_fu_435_p4;

assign zext_ln61_83_fu_4277_p1 = add_ln61_63_fu_4271_p2;

assign zext_ln61_84_fu_4323_p1 = add_ln61_64_fu_4317_p2;

assign zext_ln61_85_fu_4369_p1 = add_ln61_65_fu_4363_p2;

assign zext_ln61_86_fu_4415_p1 = add_ln61_66_fu_4409_p2;

assign zext_ln61_87_fu_4461_p1 = add_ln61_67_fu_4455_p2;

assign zext_ln61_88_fu_4507_p1 = add_ln61_68_fu_4501_p2;

assign zext_ln61_89_fu_4553_p1 = add_ln61_69_fu_4547_p2;

assign zext_ln61_8_fu_915_p1 = fadc_hits_t_10_fu_275_p4;

assign zext_ln61_9_fu_859_p1 = add_ln61_6_fu_853_p2;

assign zext_ln61_fu_479_p1 = fadc_hits_t_fu_255_p4;

endmodule //ecal_cosmic_hls
