// Seed: 3915990251
module module_0 (
    input tri0 id_0,
    input tri id_1,
    output wor id_2,
    output wire id_3,
    input wire id_4,
    input supply1 id_5,
    output tri0 id_6,
    input tri id_7
);
  assign id_3 = -1'b0 ? 1 == "" : id_7 ^ id_5;
endmodule
module module_1 #(
    parameter id_0 = 32'd37
) (
    output uwire _id_0,
    input supply1 id_1,
    output wire id_2,
    input wire id_3
);
  logic [1 : 1  ^  id_0  <  -1 'b0] id_5 = -1;
  or primCall (id_2, id_5, id_1, id_3);
  module_0 modCall_1 (
      id_3,
      id_3,
      id_2,
      id_2,
      id_3,
      id_1,
      id_2,
      id_1
  );
  assign modCall_1.id_3 = 0;
endmodule
