
14-ADC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00006b5c  00400000  00400000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00406b5c  00406b5c  0000eb5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     00000884  20000000  00406b64  00010000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          000004d8  20000884  004073e8  00010884  2**2
                  ALLOC
  4 .stack        00003004  20000d5c  004078c0  00010884  2**0
                  ALLOC
  5 .ARM.attributes 0000002a  00000000  00000000  00010884  2**0
                  CONTENTS, READONLY
  6 .comment      0000005b  00000000  00000000  000108ae  2**0
                  CONTENTS, READONLY
  7 .debug_info   0000cd16  00000000  00000000  00010909  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001d48  00000000  00000000  0001d61f  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00005a27  00000000  00000000  0001f367  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 000009a0  00000000  00000000  00024d8e  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000978  00000000  00000000  0002572e  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  00013c68  00000000  00000000  000260a6  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000a7bf  00000000  00000000  00039d0e  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00058c4c  00000000  00000000  000444cd  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00001f8c  00000000  00000000  0009d11c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <_sfixed>:
  400000:	20003d60 	.word	0x20003d60
  400004:	00401115 	.word	0x00401115
  400008:	00401111 	.word	0x00401111
  40000c:	00401111 	.word	0x00401111
  400010:	00401111 	.word	0x00401111
  400014:	00401111 	.word	0x00401111
  400018:	00401111 	.word	0x00401111
	...
  40002c:	00401111 	.word	0x00401111
  400030:	00401111 	.word	0x00401111
  400034:	00000000 	.word	0x00000000
  400038:	00401111 	.word	0x00401111
  40003c:	00401111 	.word	0x00401111
  400040:	00401111 	.word	0x00401111
  400044:	00401111 	.word	0x00401111
  400048:	00401111 	.word	0x00401111
  40004c:	00401111 	.word	0x00401111
  400050:	00401111 	.word	0x00401111
  400054:	00401111 	.word	0x00401111
  400058:	00401111 	.word	0x00401111
  40005c:	00401111 	.word	0x00401111
  400060:	00401111 	.word	0x00401111
  400064:	00401111 	.word	0x00401111
  400068:	00000000 	.word	0x00000000
  40006c:	00400f95 	.word	0x00400f95
  400070:	00400fa9 	.word	0x00400fa9
  400074:	00400fbd 	.word	0x00400fbd
  400078:	00401111 	.word	0x00401111
  40007c:	00401111 	.word	0x00401111
	...
  400088:	00401111 	.word	0x00401111
  40008c:	00401111 	.word	0x00401111
  400090:	00401111 	.word	0x00401111
  400094:	00401111 	.word	0x00401111
  400098:	00401111 	.word	0x00401111
  40009c:	00401429 	.word	0x00401429
  4000a0:	00401111 	.word	0x00401111
  4000a4:	00401111 	.word	0x00401111
  4000a8:	00401111 	.word	0x00401111
  4000ac:	00401111 	.word	0x00401111
  4000b0:	00401111 	.word	0x00401111
  4000b4:	004013b9 	.word	0x004013b9
  4000b8:	00401111 	.word	0x00401111
  4000bc:	00401111 	.word	0x00401111
  4000c0:	00401111 	.word	0x00401111
  4000c4:	00401111 	.word	0x00401111
  4000c8:	00401111 	.word	0x00401111

004000cc <__do_global_dtors_aux>:
  4000cc:	b510      	push	{r4, lr}
  4000ce:	4c05      	ldr	r4, [pc, #20]	; (4000e4 <__do_global_dtors_aux+0x18>)
  4000d0:	7823      	ldrb	r3, [r4, #0]
  4000d2:	b933      	cbnz	r3, 4000e2 <__do_global_dtors_aux+0x16>
  4000d4:	4b04      	ldr	r3, [pc, #16]	; (4000e8 <__do_global_dtors_aux+0x1c>)
  4000d6:	b113      	cbz	r3, 4000de <__do_global_dtors_aux+0x12>
  4000d8:	4804      	ldr	r0, [pc, #16]	; (4000ec <__do_global_dtors_aux+0x20>)
  4000da:	f3af 8000 	nop.w
  4000de:	2301      	movs	r3, #1
  4000e0:	7023      	strb	r3, [r4, #0]
  4000e2:	bd10      	pop	{r4, pc}
  4000e4:	20000884 	.word	0x20000884
  4000e8:	00000000 	.word	0x00000000
  4000ec:	00406b64 	.word	0x00406b64

004000f0 <frame_dummy>:
  4000f0:	4b08      	ldr	r3, [pc, #32]	; (400114 <frame_dummy+0x24>)
  4000f2:	b510      	push	{r4, lr}
  4000f4:	b11b      	cbz	r3, 4000fe <frame_dummy+0xe>
  4000f6:	4808      	ldr	r0, [pc, #32]	; (400118 <frame_dummy+0x28>)
  4000f8:	4908      	ldr	r1, [pc, #32]	; (40011c <frame_dummy+0x2c>)
  4000fa:	f3af 8000 	nop.w
  4000fe:	4808      	ldr	r0, [pc, #32]	; (400120 <frame_dummy+0x30>)
  400100:	6803      	ldr	r3, [r0, #0]
  400102:	b903      	cbnz	r3, 400106 <frame_dummy+0x16>
  400104:	bd10      	pop	{r4, pc}
  400106:	4b07      	ldr	r3, [pc, #28]	; (400124 <frame_dummy+0x34>)
  400108:	2b00      	cmp	r3, #0
  40010a:	d0fb      	beq.n	400104 <frame_dummy+0x14>
  40010c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400110:	4718      	bx	r3
  400112:	bf00      	nop
  400114:	00000000 	.word	0x00000000
  400118:	00406b64 	.word	0x00406b64
  40011c:	20000888 	.word	0x20000888
  400120:	00406b64 	.word	0x00406b64
  400124:	00000000 	.word	0x00000000

00400128 <adc_init>:
 *
 * \return 0 on success.
 */
uint32_t adc_init(Adc *p_adc, const uint32_t ul_mck,
		const uint32_t ul_adc_clock, const enum adc_startup_time startup)
{
  400128:	b430      	push	{r4, r5}
	uint32_t ul_prescal;

	/*  Reset the controller. */
	p_adc->ADC_CR = ADC_CR_SWRST;
  40012a:	2401      	movs	r4, #1
  40012c:	6004      	str	r4, [r0, #0]

	/* Reset Mode Register. */
	p_adc->ADC_MR = 0;
  40012e:	2400      	movs	r4, #0
  400130:	6044      	str	r4, [r0, #4]

	/* Reset PDC transfer. */
	p_adc->ADC_PTCR = (ADC_PTCR_RXTDIS | ADC_PTCR_TXTDIS);
  400132:	f240 2502 	movw	r5, #514	; 0x202
  400136:	f8c0 5120 	str.w	r5, [r0, #288]	; 0x120
	p_adc->ADC_RCR = 0;
  40013a:	f8c0 4104 	str.w	r4, [r0, #260]	; 0x104
	p_adc->ADC_RNCR = 0;
  40013e:	f8c0 4114 	str.w	r4, [r0, #276]	; 0x114

	ul_prescal = ul_mck / (2 * ul_adc_clock) - 1;
	p_adc->ADC_MR |= ADC_MR_PRESCAL(ul_prescal) | startup;
  400142:	6845      	ldr	r5, [r0, #4]
  400144:	432b      	orrs	r3, r5
	/* Reset PDC transfer. */
	p_adc->ADC_PTCR = (ADC_PTCR_RXTDIS | ADC_PTCR_TXTDIS);
	p_adc->ADC_RCR = 0;
	p_adc->ADC_RNCR = 0;

	ul_prescal = ul_mck / (2 * ul_adc_clock) - 1;
  400146:	0052      	lsls	r2, r2, #1
  400148:	fbb1 f1f2 	udiv	r1, r1, r2
  40014c:	1e4a      	subs	r2, r1, #1
	p_adc->ADC_MR |= ADC_MR_PRESCAL(ul_prescal) | startup;
  40014e:	0212      	lsls	r2, r2, #8
  400150:	b292      	uxth	r2, r2
  400152:	4313      	orrs	r3, r2
  400154:	6043      	str	r3, [r0, #4]
	return 0;
}
  400156:	4620      	mov	r0, r4
  400158:	bc30      	pop	{r4, r5}
  40015a:	4770      	bx	lr

0040015c <adc_configure_trigger>:
 *
 */
void adc_configure_trigger(Adc *p_adc, const enum adc_trigger_t trigger,
		uint8_t uc_freerun)
{
	p_adc->ADC_MR |= trigger | ((uc_freerun << 7) & ADC_MR_FREERUN);
  40015c:	6843      	ldr	r3, [r0, #4]
  40015e:	4319      	orrs	r1, r3
  400160:	01d2      	lsls	r2, r2, #7
  400162:	b2d2      	uxtb	r2, r2
  400164:	4311      	orrs	r1, r2
  400166:	6041      	str	r1, [r0, #4]
  400168:	4770      	bx	lr
  40016a:	bf00      	nop

0040016c <adc_configure_timing>:
 * \param uc_settling Analog settling time = (uc_settling + 1) / ADC clock.
 * \param uc_transfer Data transfer time = (uc_transfer * 2 + 3) / ADC clock.
 */
void adc_configure_timing(Adc *p_adc, const uint8_t uc_tracking,
		const enum adc_settling_time_t settling,const uint8_t uc_transfer)
{
  40016c:	b410      	push	{r4}
	p_adc->ADC_MR |= ADC_MR_TRANSFER(uc_transfer)
  40016e:	6844      	ldr	r4, [r0, #4]
  400170:	4322      	orrs	r2, r4
			| settling | ADC_MR_TRACKTIM(uc_tracking);
  400172:	0609      	lsls	r1, r1, #24
  400174:	f001 6170 	and.w	r1, r1, #251658240	; 0xf000000
  400178:	430a      	orrs	r2, r1
 * \param uc_transfer Data transfer time = (uc_transfer * 2 + 3) / ADC clock.
 */
void adc_configure_timing(Adc *p_adc, const uint8_t uc_tracking,
		const enum adc_settling_time_t settling,const uint8_t uc_transfer)
{
	p_adc->ADC_MR |= ADC_MR_TRANSFER(uc_transfer)
  40017a:	071b      	lsls	r3, r3, #28
  40017c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
  400180:	4313      	orrs	r3, r2
  400182:	6043      	str	r3, [r0, #4]
			| settling | ADC_MR_TRACKTIM(uc_tracking);
}
  400184:	f85d 4b04 	ldr.w	r4, [sp], #4
  400188:	4770      	bx	lr
  40018a:	bf00      	nop

0040018c <adc_start>:
 * \param p_adc Pointer to an ADC instance.
 */

void adc_start(Adc *p_adc)
{
	p_adc->ADC_CR = ADC_CR_START;
  40018c:	2302      	movs	r3, #2
  40018e:	6003      	str	r3, [r0, #0]
  400190:	4770      	bx	lr
  400192:	bf00      	nop

00400194 <adc_enable_channel>:
 * \param p_adc Pointer to an ADC instance.
 * \param adc_ch ADC channel number.
 */
void adc_enable_channel(Adc *p_adc, const enum adc_channel_num_t adc_ch)
{
	p_adc->ADC_CHER = 1 << adc_ch;
  400194:	2301      	movs	r3, #1
  400196:	408b      	lsls	r3, r1
  400198:	6103      	str	r3, [r0, #16]
  40019a:	4770      	bx	lr

0040019c <adc_get_channel_value>:
 */
uint32_t adc_get_channel_value(const Adc *p_adc, const enum adc_channel_num_t adc_ch)
{
	uint32_t ul_data = 0;

	if (15 >= adc_ch) {
  40019c:	290f      	cmp	r1, #15
		ul_data = *(p_adc->ADC_CDR + adc_ch);
  40019e:	bf9a      	itte	ls
  4001a0:	3114      	addls	r1, #20
  4001a2:	f850 0021 	ldrls.w	r0, [r0, r1, lsl #2]
 *
 * \return ADC value of the specified channel.
 */
uint32_t adc_get_channel_value(const Adc *p_adc, const enum adc_channel_num_t adc_ch)
{
	uint32_t ul_data = 0;
  4001a6:	2000      	movhi	r0, #0
	if (15 >= adc_ch) {
		ul_data = *(p_adc->ADC_CDR + adc_ch);
	}

	return ul_data;
}
  4001a8:	4770      	bx	lr
  4001aa:	bf00      	nop

004001ac <adc_enable_interrupt>:
 * \param p_adc Pointer to an ADC instance.
 * \param ul_source Interrupts to be enabled.
 */
void adc_enable_interrupt(Adc *p_adc, const uint32_t ul_source)
{
	p_adc->ADC_IER = ul_source;
  4001ac:	6241      	str	r1, [r0, #36]	; 0x24
  4001ae:	4770      	bx	lr

004001b0 <adc_get_status>:
 *
 * \return ADC status structure.
 */
uint32_t adc_get_status(const Adc *p_adc)
{
	return p_adc->ADC_ISR;
  4001b0:	6b00      	ldr	r0, [r0, #48]	; 0x30
}
  4001b2:	4770      	bx	lr

004001b4 <adc_enable_ts>:
 *
 * \param p_adc Pointer to an ADC instance.
 */
void adc_enable_ts(Adc *p_adc)
{
	p_adc->ADC_ACR |= ADC_ACR_TSON;
  4001b4:	f8d0 3094 	ldr.w	r3, [r0, #148]	; 0x94
  4001b8:	f043 0310 	orr.w	r3, r3, #16
  4001bc:	f8c0 3094 	str.w	r3, [r0, #148]	; 0x94
  4001c0:	4770      	bx	lr
  4001c2:	bf00      	nop

004001c4 <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
  4001c4:	b410      	push	{r4}
  4001c6:	0189      	lsls	r1, r1, #6
  4001c8:	1843      	adds	r3, r0, r1
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  4001ca:	2402      	movs	r4, #2
  4001cc:	5044      	str	r4, [r0, r1]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
  4001ce:	f04f 31ff 	mov.w	r1, #4294967295
  4001d2:	6299      	str	r1, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
  4001d4:	6a19      	ldr	r1, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
  4001d6:	605a      	str	r2, [r3, #4]
}
  4001d8:	f85d 4b04 	ldr.w	r4, [sp], #4
  4001dc:	4770      	bx	lr
  4001de:	bf00      	nop

004001e0 <tc_start>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
  4001e0:	0189      	lsls	r1, r1, #6
  4001e2:	2305      	movs	r3, #5
  4001e4:	5043      	str	r3, [r0, r1]
  4001e6:	4770      	bx	lr

004001e8 <tc_write_rc>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
  4001e8:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  4001ec:	61ca      	str	r2, [r1, #28]
  4001ee:	4770      	bx	lr

004001f0 <tc_enable_interrupt>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
	tc_channel->TC_IER = ul_sources;
  4001f0:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  4001f4:	624a      	str	r2, [r1, #36]	; 0x24
  4001f6:	4770      	bx	lr

004001f8 <tc_get_status>:
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
	return tc_channel->TC_SR;
  4001f8:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  4001fc:	6a08      	ldr	r0, [r1, #32]
}
  4001fe:	4770      	bx	lr

00400200 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400200:	b510      	push	{r4, lr}
	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  400202:	480e      	ldr	r0, [pc, #56]	; (40023c <sysclk_init+0x3c>)
  400204:	4b0e      	ldr	r3, [pc, #56]	; (400240 <sysclk_init+0x40>)
  400206:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400208:	2000      	movs	r0, #0
  40020a:	213e      	movs	r1, #62	; 0x3e
  40020c:	4b0d      	ldr	r3, [pc, #52]	; (400244 <sysclk_init+0x44>)
  40020e:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  400210:	4c0d      	ldr	r4, [pc, #52]	; (400248 <sysclk_init+0x48>)
  400212:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  400214:	2800      	cmp	r0, #0
  400216:	d0fc      	beq.n	400212 <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  400218:	4b0c      	ldr	r3, [pc, #48]	; (40024c <sysclk_init+0x4c>)
  40021a:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  40021c:	4a0c      	ldr	r2, [pc, #48]	; (400250 <sysclk_init+0x50>)
  40021e:	4b0d      	ldr	r3, [pc, #52]	; (400254 <sysclk_init+0x54>)
  400220:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
  400222:	4c0d      	ldr	r4, [pc, #52]	; (400258 <sysclk_init+0x58>)
  400224:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  400226:	2800      	cmp	r0, #0
  400228:	d0fc      	beq.n	400224 <sysclk_init+0x24>

		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  40022a:	2010      	movs	r0, #16
  40022c:	4b0b      	ldr	r3, [pc, #44]	; (40025c <sysclk_init+0x5c>)
  40022e:	4798      	blx	r3
		pmc_switch_mck_to_pllbck(CONFIG_SYSCLK_PRES);
	}
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  400230:	4b0b      	ldr	r3, [pc, #44]	; (400260 <sysclk_init+0x60>)
  400232:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  400234:	4801      	ldr	r0, [pc, #4]	; (40023c <sysclk_init+0x3c>)
  400236:	4b02      	ldr	r3, [pc, #8]	; (400240 <sysclk_init+0x40>)
  400238:	4798      	blx	r3
  40023a:	bd10      	pop	{r4, pc}
  40023c:	07270e00 	.word	0x07270e00
  400240:	004012d9 	.word	0x004012d9
  400244:	00401039 	.word	0x00401039
  400248:	0040108d 	.word	0x0040108d
  40024c:	0040109d 	.word	0x0040109d
  400250:	20133f01 	.word	0x20133f01
  400254:	400e0400 	.word	0x400e0400
  400258:	004010ad 	.word	0x004010ad
  40025c:	00400fd1 	.word	0x00400fd1
  400260:	004011c5 	.word	0x004011c5

00400264 <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
  400264:	b538      	push	{r3, r4, r5, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  400266:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40026a:	4b24      	ldr	r3, [pc, #144]	; (4002fc <board_init+0x98>)
  40026c:	605a      	str	r2, [r3, #4]
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  40026e:	200b      	movs	r0, #11
  400270:	4c23      	ldr	r4, [pc, #140]	; (400300 <board_init+0x9c>)
  400272:	47a0      	blx	r4
  400274:	200c      	movs	r0, #12
  400276:	47a0      	blx	r4
  400278:	200d      	movs	r0, #13
  40027a:	47a0      	blx	r4
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();

	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
  40027c:	2013      	movs	r0, #19
  40027e:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  400282:	4c20      	ldr	r4, [pc, #128]	; (400304 <board_init+0xa0>)
  400284:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
  400286:	2014      	movs	r0, #20
  400288:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  40028c:	47a0      	blx	r4

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
  40028e:	2023      	movs	r0, #35	; 0x23
  400290:	491d      	ldr	r1, [pc, #116]	; (400308 <board_init+0xa4>)
  400292:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
  400294:	204c      	movs	r0, #76	; 0x4c
  400296:	491d      	ldr	r1, [pc, #116]	; (40030c <board_init+0xa8>)
  400298:	47a0      	blx	r4

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART0_PIO, PINS_UART0, PINS_UART0_FLAGS);
  40029a:	481d      	ldr	r0, [pc, #116]	; (400310 <board_init+0xac>)
  40029c:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  4002a0:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  4002a4:	4b1b      	ldr	r3, [pc, #108]	; (400314 <board_init+0xb0>)
  4002a6:	4798      	blx	r3
	gpio_set_pin_low(PIN_RE_IDX);
#endif

#if defined(CONF_BOARD_ILI9325) || defined(CONF_BOARD_ILI93XX)
	/* Configure LCD EBI pins */
	gpio_configure_pin(PIN_EBI_DATA_BUS_D0, PIN_EBI_DATA_BUS_FLAGS);
  4002a8:	4d1b      	ldr	r5, [pc, #108]	; (400318 <board_init+0xb4>)
  4002aa:	2040      	movs	r0, #64	; 0x40
  4002ac:	4629      	mov	r1, r5
  4002ae:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D1, PIN_EBI_DATA_BUS_FLAGS);
  4002b0:	2041      	movs	r0, #65	; 0x41
  4002b2:	4629      	mov	r1, r5
  4002b4:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D2, PIN_EBI_DATA_BUS_FLAGS);
  4002b6:	2042      	movs	r0, #66	; 0x42
  4002b8:	4629      	mov	r1, r5
  4002ba:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D3, PIN_EBI_DATA_BUS_FLAGS);
  4002bc:	2043      	movs	r0, #67	; 0x43
  4002be:	4629      	mov	r1, r5
  4002c0:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D4, PIN_EBI_DATA_BUS_FLAGS);
  4002c2:	2044      	movs	r0, #68	; 0x44
  4002c4:	4629      	mov	r1, r5
  4002c6:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D5, PIN_EBI_DATA_BUS_FLAGS);
  4002c8:	2045      	movs	r0, #69	; 0x45
  4002ca:	4629      	mov	r1, r5
  4002cc:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D6, PIN_EBI_DATA_BUS_FLAGS);
  4002ce:	2046      	movs	r0, #70	; 0x46
  4002d0:	4629      	mov	r1, r5
  4002d2:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D7, PIN_EBI_DATA_BUS_FLAGS);
  4002d4:	2047      	movs	r0, #71	; 0x47
  4002d6:	4629      	mov	r1, r5
  4002d8:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_NRD, PIN_EBI_NRD_FLAGS);
  4002da:	204b      	movs	r0, #75	; 0x4b
  4002dc:	4629      	mov	r1, r5
  4002de:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_NWE, PIN_EBI_NWE_FLAGS);
  4002e0:	2048      	movs	r0, #72	; 0x48
  4002e2:	4629      	mov	r1, r5
  4002e4:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_NCS1, PIN_EBI_NCS1_FLAGS);
  4002e6:	204f      	movs	r0, #79	; 0x4f
  4002e8:	4629      	mov	r1, r5
  4002ea:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_LCD_RS, PIN_EBI_LCD_RS_FLAGS);
  4002ec:	2053      	movs	r0, #83	; 0x53
  4002ee:	4629      	mov	r1, r5
  4002f0:	47a0      	blx	r4
#endif

#ifdef CONF_BOARD_AAT3155
	/* Configure Backlight control pin */
	gpio_configure_pin(BOARD_AAT31XX_SET_GPIO, BOARD_AAT31XX_SET_FLAGS);
  4002f2:	204d      	movs	r0, #77	; 0x4d
  4002f4:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  4002f8:	47a0      	blx	r4
  4002fa:	bd38      	pop	{r3, r4, r5, pc}
  4002fc:	400e1450 	.word	0x400e1450
  400300:	004010bd 	.word	0x004010bd
  400304:	00400ced 	.word	0x00400ced
  400308:	28000079 	.word	0x28000079
  40030c:	28000059 	.word	0x28000059
  400310:	400e0e00 	.word	0x400e0e00
  400314:	00400e11 	.word	0x00400e11
  400318:	08000001 	.word	0x08000001

0040031c <aat31xx_set_backlight>:
 * \param ul_level backlight level.
 *
 * \note pin BOARD_AAT31XX_SET_GPIO must be configured before calling aat31xx_set_backlight.
 */
void aat31xx_set_backlight(uint32_t ul_level)
{
  40031c:	b470      	push	{r4, r5, r6}
  40031e:	b083      	sub	sp, #12
	volatile uint32_t ul_delay;
	uint32_t i;

#ifdef CONF_BOARD_AAT3155
	ul_level = AAT31XX_MAX_BACKLIGHT_LEVEL - ul_level + 1;
  400320:	f1c0 0011 	rsb	r0, r0, #17
#ifdef CONF_BOARD_AAT3193
	ul_level = AAT31XX_MAX_BACKLIGHT_LEVEL - ul_level + 1;
#endif

	/* Ensure valid level */
	ul_level = (ul_level > AAT31XX_MAX_BACKLIGHT_LEVEL) ? AAT31XX_MAX_BACKLIGHT_LEVEL : ul_level;
  400324:	2810      	cmp	r0, #16
  400326:	bf28      	it	cs
  400328:	2010      	movcs	r0, #16
	ul_level = (ul_level < AAT31XX_MIN_BACKLIGHT_LEVEL) ? AAT31XX_MIN_BACKLIGHT_LEVEL : ul_level;
  40032a:	2800      	cmp	r0, #0
  40032c:	bf08      	it	eq
  40032e:	2001      	moveq	r0, #1
 * \param ul_level backlight level.
 *
 * \note pin BOARD_AAT31XX_SET_GPIO must be configured before calling aat31xx_set_backlight.
 */
void aat31xx_set_backlight(uint32_t ul_level)
{
  400330:	2100      	movs	r1, #0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  400332:	4e10      	ldr	r6, [pc, #64]	; (400374 <aat31xx_set_backlight+0x58>)
  400334:	f44f 5500 	mov.w	r5, #8192	; 0x2000
	ul_level = (ul_level < AAT31XX_MIN_BACKLIGHT_LEVEL) ? AAT31XX_MIN_BACKLIGHT_LEVEL : ul_level;

	/* Set new backlight level */
	for (i = 0; i < ul_level; i++) {
		ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_LOW);
		ul_delay = DELAY_PULSE;
  400338:	2418      	movs	r4, #24
  40033a:	6375      	str	r5, [r6, #52]	; 0x34
  40033c:	9401      	str	r4, [sp, #4]
		while (ul_delay--) {
  40033e:	9b01      	ldr	r3, [sp, #4]
  400340:	1e5a      	subs	r2, r3, #1
  400342:	9201      	str	r2, [sp, #4]
  400344:	2b00      	cmp	r3, #0
  400346:	d1fa      	bne.n	40033e <aat31xx_set_backlight+0x22>
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400348:	6335      	str	r5, [r6, #48]	; 0x30
		}

		ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_HIGH);

		ul_delay = DELAY_PULSE;
  40034a:	9401      	str	r4, [sp, #4]
		while (ul_delay--) {
  40034c:	9b01      	ldr	r3, [sp, #4]
  40034e:	1e5a      	subs	r2, r3, #1
  400350:	9201      	str	r2, [sp, #4]
  400352:	2b00      	cmp	r3, #0
  400354:	d1fa      	bne.n	40034c <aat31xx_set_backlight+0x30>
	/* Ensure valid level */
	ul_level = (ul_level > AAT31XX_MAX_BACKLIGHT_LEVEL) ? AAT31XX_MAX_BACKLIGHT_LEVEL : ul_level;
	ul_level = (ul_level < AAT31XX_MIN_BACKLIGHT_LEVEL) ? AAT31XX_MIN_BACKLIGHT_LEVEL : ul_level;

	/* Set new backlight level */
	for (i = 0; i < ul_level; i++) {
  400356:	3101      	adds	r1, #1
  400358:	4281      	cmp	r1, r0
  40035a:	d3ee      	bcc.n	40033a <aat31xx_set_backlight+0x1e>
		ul_delay = DELAY_PULSE;
		while (ul_delay--) {
		}
	}

	ul_delay = DELAY_ENABLE;
  40035c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
  400360:	9301      	str	r3, [sp, #4]
	while (ul_delay--) {
  400362:	9b01      	ldr	r3, [sp, #4]
  400364:	1e5a      	subs	r2, r3, #1
  400366:	9201      	str	r2, [sp, #4]
  400368:	2b00      	cmp	r3, #0
  40036a:	d1fa      	bne.n	400362 <aat31xx_set_backlight+0x46>
	}
}
  40036c:	b003      	add	sp, #12
  40036e:	bc70      	pop	{r4, r5, r6}
  400370:	4770      	bx	lr
  400372:	bf00      	nop
  400374:	400e1200 	.word	0x400e1200

00400378 <aat31xx_disable_backlight>:

/**
 * \brief Switch off backlight.
 */
void aat31xx_disable_backlight(void)
{
  400378:	b082      	sub	sp, #8
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  40037a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  40037e:	4b06      	ldr	r3, [pc, #24]	; (400398 <aat31xx_disable_backlight+0x20>)
  400380:	635a      	str	r2, [r3, #52]	; 0x34
	volatile uint32_t ul_delay;

	ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_LOW);

	ul_delay = DELAY_DISABLE;
  400382:	f44f 3300 	mov.w	r3, #131072	; 0x20000
  400386:	9301      	str	r3, [sp, #4]
	while (ul_delay--) {
  400388:	9b01      	ldr	r3, [sp, #4]
  40038a:	1e5a      	subs	r2, r3, #1
  40038c:	9201      	str	r2, [sp, #4]
  40038e:	2b00      	cmp	r3, #0
  400390:	d1fa      	bne.n	400388 <aat31xx_disable_backlight+0x10>
	}
}
  400392:	b002      	add	sp, #8
  400394:	4770      	bx	lr
  400396:	bf00      	nop
  400398:	400e1200 	.word	0x400e1200

0040039c <ili93xx_write_ram_prepare>:
/**
 * \brief Prepare to write GRAM data for ili93xx.
 */
static void ili93xx_write_ram_prepare(void)
{
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  40039c:	4b0a      	ldr	r3, [pc, #40]	; (4003c8 <ili93xx_write_ram_prepare+0x2c>)
  40039e:	781b      	ldrb	r3, [r3, #0]
  4003a0:	2b01      	cmp	r3, #1
  4003a2:	d106      	bne.n	4003b2 <ili93xx_write_ram_prepare+0x16>
/** Define EBI access for ILI93xx 8-bit System Interface.*/
#if defined(BOARD_ILI93XX_ADDR) && defined (BOARD_ILI93XX_RS)
static inline void LCD_IR(uint8_t lcd_index)
{
	/** ILI93XX index register address */
	*((volatile uint8_t *)(BOARD_ILI93XX_ADDR)) = lcd_index;
  4003a4:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  4003a8:	2200      	movs	r2, #0
  4003aa:	701a      	strb	r2, [r3, #0]
  4003ac:	2222      	movs	r2, #34	; 0x22
  4003ae:	701a      	strb	r2, [r3, #0]
  4003b0:	4770      	bx	lr
		/** Write Data to GRAM (R22h) */
		LCD_IR(0);
		LCD_IR(ILI9325_GRAM_DATA_REG);
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  4003b2:	2b02      	cmp	r3, #2
  4003b4:	d107      	bne.n	4003c6 <ili93xx_write_ram_prepare+0x2a>
  4003b6:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  4003ba:	222c      	movs	r2, #44	; 0x2c
  4003bc:	701a      	strb	r2, [r3, #0]
  4003be:	2200      	movs	r2, #0
  4003c0:	701a      	strb	r2, [r3, #0]
  4003c2:	223c      	movs	r2, #60	; 0x3c
  4003c4:	701a      	strb	r2, [r3, #0]
  4003c6:	4770      	bx	lr
  4003c8:	20000c60 	.word	0x20000c60

004003cc <ili93xx_write_ram>:
 *
 * \param ul_color 24-bits RGB color.
 */
static void ili93xx_write_ram(ili93xx_color_t ul_color)
{
	LCD_WD((ul_color >> 16) & 0xFF);
  4003cc:	f3c0 4207 	ubfx	r2, r0, #16, #8
}

static inline void LCD_WD(uint8_t lcd_data)
{
	*((volatile uint8_t *)((BOARD_ILI93XX_ADDR) | (BOARD_ILI93XX_RS))) =
  4003d0:	4b03      	ldr	r3, [pc, #12]	; (4003e0 <ili93xx_write_ram+0x14>)
  4003d2:	701a      	strb	r2, [r3, #0]
	LCD_WD((ul_color >> 8) & 0xFF);
  4003d4:	f3c0 2207 	ubfx	r2, r0, #8, #8
  4003d8:	701a      	strb	r2, [r3, #0]
	LCD_WD(ul_color & 0xFF);
  4003da:	b2c0      	uxtb	r0, r0
  4003dc:	7018      	strb	r0, [r3, #0]
  4003de:	4770      	bx	lr
  4003e0:	61000002 	.word	0x61000002

004003e4 <ili93xx_write_ram_buffer>:
 * \param p_ul_buf data buffer.
 * \param ul_size size in pixels.
 */
static void ili93xx_write_ram_buffer(const ili93xx_color_t *p_ul_buf,
		uint32_t ul_size)
{
  4003e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4003e8:	4607      	mov	r7, r0
  4003ea:	4688      	mov	r8, r1
	uint32_t ul_addr;
	for (ul_addr = 0; ul_addr < (ul_size - ul_size % 8); ul_addr += 8) {
  4003ec:	f031 0907 	bics.w	r9, r1, #7
  4003f0:	d018      	beq.n	400424 <ili93xx_write_ram_buffer+0x40>
  4003f2:	4604      	mov	r4, r0
  4003f4:	2600      	movs	r6, #0
		ili93xx_write_ram(p_ul_buf[ul_addr]);
  4003f6:	4d12      	ldr	r5, [pc, #72]	; (400440 <ili93xx_write_ram_buffer+0x5c>)
  4003f8:	f857 0026 	ldr.w	r0, [r7, r6, lsl #2]
  4003fc:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 1]);
  4003fe:	6860      	ldr	r0, [r4, #4]
  400400:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 2]);
  400402:	68a0      	ldr	r0, [r4, #8]
  400404:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 3]);
  400406:	68e0      	ldr	r0, [r4, #12]
  400408:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 4]);
  40040a:	6920      	ldr	r0, [r4, #16]
  40040c:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 5]);
  40040e:	6960      	ldr	r0, [r4, #20]
  400410:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 6]);
  400412:	69a0      	ldr	r0, [r4, #24]
  400414:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 7]);
  400416:	69e0      	ldr	r0, [r4, #28]
  400418:	47a8      	blx	r5
 */
static void ili93xx_write_ram_buffer(const ili93xx_color_t *p_ul_buf,
		uint32_t ul_size)
{
	uint32_t ul_addr;
	for (ul_addr = 0; ul_addr < (ul_size - ul_size % 8); ul_addr += 8) {
  40041a:	3608      	adds	r6, #8
  40041c:	3420      	adds	r4, #32
  40041e:	454e      	cmp	r6, r9
  400420:	d3ea      	bcc.n	4003f8 <ili93xx_write_ram_buffer+0x14>
  400422:	e000      	b.n	400426 <ili93xx_write_ram_buffer+0x42>
  400424:	2600      	movs	r6, #0
		ili93xx_write_ram(p_ul_buf[ul_addr + 4]);
		ili93xx_write_ram(p_ul_buf[ul_addr + 5]);
		ili93xx_write_ram(p_ul_buf[ul_addr + 6]);
		ili93xx_write_ram(p_ul_buf[ul_addr + 7]);
	}
	for (; ul_addr < ul_size; ul_addr++) {
  400426:	45b0      	cmp	r8, r6
  400428:	d908      	bls.n	40043c <ili93xx_write_ram_buffer+0x58>
  40042a:	eb07 0486 	add.w	r4, r7, r6, lsl #2
		ili93xx_write_ram(p_ul_buf[ul_addr]);
  40042e:	4d04      	ldr	r5, [pc, #16]	; (400440 <ili93xx_write_ram_buffer+0x5c>)
  400430:	f854 0b04 	ldr.w	r0, [r4], #4
  400434:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 4]);
		ili93xx_write_ram(p_ul_buf[ul_addr + 5]);
		ili93xx_write_ram(p_ul_buf[ul_addr + 6]);
		ili93xx_write_ram(p_ul_buf[ul_addr + 7]);
	}
	for (; ul_addr < ul_size; ul_addr++) {
  400436:	3601      	adds	r6, #1
  400438:	45b0      	cmp	r8, r6
  40043a:	d8f9      	bhi.n	400430 <ili93xx_write_ram_buffer+0x4c>
  40043c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  400440:	004003cd 	.word	0x004003cd

00400444 <ili93xx_write_register_word>:
/** Define EBI access for ILI93xx 8-bit System Interface.*/
#if defined(BOARD_ILI93XX_ADDR) && defined (BOARD_ILI93XX_RS)
static inline void LCD_IR(uint8_t lcd_index)
{
	/** ILI93XX index register address */
	*((volatile uint8_t *)(BOARD_ILI93XX_ADDR)) = lcd_index;
  400444:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  400448:	2200      	movs	r2, #0
  40044a:	701a      	strb	r2, [r3, #0]
  40044c:	7018      	strb	r0, [r3, #0]
 */
static void ili93xx_write_register_word(uint8_t uc_reg, uint16_t us_data)
{
	LCD_IR(0);
	LCD_IR(uc_reg);
	LCD_WD((us_data >> 8) & 0xFF);
  40044e:	0a0a      	lsrs	r2, r1, #8
}

static inline void LCD_WD(uint8_t lcd_data)
{
	*((volatile uint8_t *)((BOARD_ILI93XX_ADDR) | (BOARD_ILI93XX_RS))) =
  400450:	3302      	adds	r3, #2
  400452:	701a      	strb	r2, [r3, #0]
	LCD_WD(us_data & 0xFF);
  400454:	b2c9      	uxtb	r1, r1
  400456:	7019      	strb	r1, [r3, #0]
  400458:	4770      	bx	lr
  40045a:	bf00      	nop

0040045c <ili93xx_write_register>:
 * \param uc_reg register address.
 * \param us_data data to be written.
 */
static void ili93xx_write_register(uint8_t uc_reg, uint8_t *p_data,
		uint8_t uc_datacnt)
{
  40045c:	b410      	push	{r4}
/** Define EBI access for ILI93xx 8-bit System Interface.*/
#if defined(BOARD_ILI93XX_ADDR) && defined (BOARD_ILI93XX_RS)
static inline void LCD_IR(uint8_t lcd_index)
{
	/** ILI93XX index register address */
	*((volatile uint8_t *)(BOARD_ILI93XX_ADDR)) = lcd_index;
  40045e:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  400462:	2400      	movs	r4, #0
  400464:	701c      	strb	r4, [r3, #0]
  400466:	7018      	strb	r0, [r3, #0]
	LCD_IR(0);
	LCD_IR(uc_reg);
	for (uint8_t i = 0; i < uc_datacnt; i++) {
  400468:	b14a      	cbz	r2, 40047e <ili93xx_write_register+0x22>
  40046a:	1e4b      	subs	r3, r1, #1
  40046c:	1e50      	subs	r0, r2, #1
  40046e:	fa51 f180 	uxtab	r1, r1, r0
}

static inline void LCD_WD(uint8_t lcd_data)
{
	*((volatile uint8_t *)((BOARD_ILI93XX_ADDR) | (BOARD_ILI93XX_RS))) =
  400472:	4804      	ldr	r0, [pc, #16]	; (400484 <ili93xx_write_register+0x28>)
		LCD_WD(p_data[i]);
  400474:	f813 2f01 	ldrb.w	r2, [r3, #1]!
  400478:	7002      	strb	r2, [r0, #0]
static void ili93xx_write_register(uint8_t uc_reg, uint8_t *p_data,
		uint8_t uc_datacnt)
{
	LCD_IR(0);
	LCD_IR(uc_reg);
	for (uint8_t i = 0; i < uc_datacnt; i++) {
  40047a:	428b      	cmp	r3, r1
  40047c:	d1fa      	bne.n	400474 <ili93xx_write_register+0x18>
		LCD_WD(p_data[i]);
	}
}
  40047e:	f85d 4b04 	ldr.w	r4, [sp], #4
  400482:	4770      	bx	lr
  400484:	61000002 	.word	0x61000002

00400488 <ili93xx_delay>:

/**
 * \brief Delay function.
 */
static void ili93xx_delay(uint32_t ul_ms)
{
  400488:	b082      	sub	sp, #8
	volatile uint32_t i;

	for (i = 0; i < ul_ms; i++) {
  40048a:	2300      	movs	r3, #0
  40048c:	9301      	str	r3, [sp, #4]
  40048e:	9b01      	ldr	r3, [sp, #4]
  400490:	4298      	cmp	r0, r3
  400492:	d911      	bls.n	4004b8 <ili93xx_delay+0x30>
		for (i = 0; i < 100000; i++) {
  400494:	2100      	movs	r1, #0
  400496:	4a09      	ldr	r2, [pc, #36]	; (4004bc <ili93xx_delay+0x34>)
  400498:	9101      	str	r1, [sp, #4]
  40049a:	9b01      	ldr	r3, [sp, #4]
  40049c:	4293      	cmp	r3, r2
  40049e:	d805      	bhi.n	4004ac <ili93xx_delay+0x24>
  4004a0:	9b01      	ldr	r3, [sp, #4]
  4004a2:	3301      	adds	r3, #1
  4004a4:	9301      	str	r3, [sp, #4]
  4004a6:	9b01      	ldr	r3, [sp, #4]
  4004a8:	4293      	cmp	r3, r2
  4004aa:	d9f9      	bls.n	4004a0 <ili93xx_delay+0x18>
 */
static void ili93xx_delay(uint32_t ul_ms)
{
	volatile uint32_t i;

	for (i = 0; i < ul_ms; i++) {
  4004ac:	9b01      	ldr	r3, [sp, #4]
  4004ae:	3301      	adds	r3, #1
  4004b0:	9301      	str	r3, [sp, #4]
  4004b2:	9b01      	ldr	r3, [sp, #4]
  4004b4:	4283      	cmp	r3, r0
  4004b6:	d3ef      	bcc.n	400498 <ili93xx_delay+0x10>
		for (i = 0; i < 100000; i++) {
		}
	}
}
  4004b8:	b002      	add	sp, #8
  4004ba:	4770      	bx	lr
  4004bc:	0001869f 	.word	0x0001869f

004004c0 <ili93xx_check_box_coordinates>:
 * \param p_ul_x2 X coordinate of lower-right corner on LCD.
 * \param p_ul_y2 Y coordinate of lower-right corner on LCD.
 */
static void ili93xx_check_box_coordinates(uint32_t *p_ul_x1, uint32_t *p_ul_y1,
		uint32_t *p_ul_x2, uint32_t *p_ul_y2)
{
  4004c0:	b430      	push	{r4, r5}
	uint32_t dw;

	if (*p_ul_x1 >= g_ul_lcd_x_length) {
  4004c2:	4c15      	ldr	r4, [pc, #84]	; (400518 <ili93xx_check_box_coordinates+0x58>)
  4004c4:	6824      	ldr	r4, [r4, #0]
  4004c6:	6805      	ldr	r5, [r0, #0]
  4004c8:	42a5      	cmp	r5, r4
		*p_ul_x1 = g_ul_lcd_x_length - 1;
  4004ca:	bf24      	itt	cs
  4004cc:	f104 35ff 	addcs.w	r5, r4, #4294967295
  4004d0:	6005      	strcs	r5, [r0, #0]
	}

	if (*p_ul_x2 >= g_ul_lcd_x_length) {
  4004d2:	6815      	ldr	r5, [r2, #0]
  4004d4:	42ac      	cmp	r4, r5
		*p_ul_x2 = g_ul_lcd_x_length - 1;
  4004d6:	bf9c      	itt	ls
  4004d8:	f104 34ff 	addls.w	r4, r4, #4294967295
  4004dc:	6014      	strls	r4, [r2, #0]
	}

	if (*p_ul_y1 >= g_ul_lcd_y_length) {
  4004de:	4c0f      	ldr	r4, [pc, #60]	; (40051c <ili93xx_check_box_coordinates+0x5c>)
  4004e0:	6824      	ldr	r4, [r4, #0]
  4004e2:	680d      	ldr	r5, [r1, #0]
  4004e4:	42a5      	cmp	r5, r4
		*p_ul_y1 = g_ul_lcd_y_length - 1;
  4004e6:	bf24      	itt	cs
  4004e8:	f104 35ff 	addcs.w	r5, r4, #4294967295
  4004ec:	600d      	strcs	r5, [r1, #0]
	}

	if (*p_ul_y2 >= g_ul_lcd_y_length) {
  4004ee:	681d      	ldr	r5, [r3, #0]
  4004f0:	42ac      	cmp	r4, r5
		*p_ul_y2 = g_ul_lcd_y_length - 1;
  4004f2:	bf9c      	itt	ls
  4004f4:	f104 34ff 	addls.w	r4, r4, #4294967295
  4004f8:	601c      	strls	r4, [r3, #0]
	}

	if (*p_ul_x1 > *p_ul_x2) {
  4004fa:	6804      	ldr	r4, [r0, #0]
  4004fc:	6815      	ldr	r5, [r2, #0]
  4004fe:	42ac      	cmp	r4, r5
		dw = *p_ul_x1;
		*p_ul_x1 = *p_ul_x2;
  400500:	bf84      	itt	hi
  400502:	6005      	strhi	r5, [r0, #0]
		*p_ul_x2 = dw;
  400504:	6014      	strhi	r4, [r2, #0]
	}

	if (*p_ul_y1 > *p_ul_y2) {
  400506:	680a      	ldr	r2, [r1, #0]
  400508:	6818      	ldr	r0, [r3, #0]
  40050a:	4282      	cmp	r2, r0
		dw = *p_ul_y1;
		*p_ul_y1 = *p_ul_y2;
  40050c:	bf84      	itt	hi
  40050e:	6008      	strhi	r0, [r1, #0]
		*p_ul_y2 = dw;
  400510:	601a      	strhi	r2, [r3, #0]
	}
}
  400512:	bc30      	pop	{r4, r5}
  400514:	4770      	bx	lr
  400516:	bf00      	nop
  400518:	20000000 	.word	0x20000000
  40051c:	20000004 	.word	0x20000004

00400520 <ili93xx_device_type_identify>:
 *        ILI9341 device ID locates in Read ID4 (RD3h) register.
 *
 * \return 0 if secceed in identifying device; otherwise fails.
 */
uint8_t ili93xx_device_type_identify(void)
{
  400520:	b082      	sub	sp, #8
/** Define EBI access for ILI93xx 8-bit System Interface.*/
#if defined(BOARD_ILI93XX_ADDR) && defined (BOARD_ILI93XX_RS)
static inline void LCD_IR(uint8_t lcd_index)
{
	/** ILI93XX index register address */
	*((volatile uint8_t *)(BOARD_ILI93XX_ADDR)) = lcd_index;
  400522:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  400526:	2200      	movs	r2, #0
  400528:	701a      	strb	r2, [r3, #0]
  40052a:	22d3      	movs	r2, #211	; 0xd3
  40052c:	701a      	strb	r2, [r3, #0]
																lcd_data;
}

static inline uint8_t LCD_RD(void)
{
	return *((volatile uint8_t *)((BOARD_ILI93XX_ADDR) |(BOARD_ILI93XX_RS)));
  40052e:	3302      	adds	r3, #2
  400530:	781a      	ldrb	r2, [r3, #0]
{
	LCD_IR(0);
	LCD_IR(uc_reg);

	for (uint8_t i = 0; i < uc_datacnt; i++) {
		p_data[i] = LCD_RD();
  400532:	f88d 2000 	strb.w	r2, [sp]
  400536:	781a      	ldrb	r2, [r3, #0]
  400538:	f88d 2001 	strb.w	r2, [sp, #1]
  40053c:	781a      	ldrb	r2, [r3, #0]
  40053e:	f88d 2002 	strb.w	r2, [sp, #2]
  400542:	781b      	ldrb	r3, [r3, #0]
  400544:	b2db      	uxtb	r3, r3
  400546:	f88d 3003 	strb.w	r3, [sp, #3]
	uint8_t paratable[6];
	uint16_t chipid;

	/** Read ID4 (RD4h) register to get device code for ILI9341*/
	ili93xx_read_register(ILI9341_CMD_READ_ID4, paratable, 4);
	chipid = ((uint16_t)paratable[2] << 8) + paratable[3];
  40054a:	b2d2      	uxtb	r2, r2
  40054c:	eb03 2302 	add.w	r3, r3, r2, lsl #8

	if (chipid == ILI9341_DEVICE_CODE) {
  400550:	b29b      	uxth	r3, r3
  400552:	f249 3241 	movw	r2, #37697	; 0x9341
  400556:	4293      	cmp	r3, r2
  400558:	d104      	bne.n	400564 <ili93xx_device_type_identify+0x44>
		g_uc_device_type = DEVICE_TYPE_ILI9341;
  40055a:	2202      	movs	r2, #2
  40055c:	4b0e      	ldr	r3, [pc, #56]	; (400598 <ili93xx_device_type_identify+0x78>)
  40055e:	701a      	strb	r2, [r3, #0]
		return 0;
  400560:	2000      	movs	r0, #0
  400562:	e017      	b.n	400594 <ili93xx_device_type_identify+0x74>
/** Define EBI access for ILI93xx 8-bit System Interface.*/
#if defined(BOARD_ILI93XX_ADDR) && defined (BOARD_ILI93XX_RS)
static inline void LCD_IR(uint8_t lcd_index)
{
	/** ILI93XX index register address */
	*((volatile uint8_t *)(BOARD_ILI93XX_ADDR)) = lcd_index;
  400564:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  400568:	2200      	movs	r2, #0
  40056a:	701a      	strb	r2, [r3, #0]
  40056c:	701a      	strb	r2, [r3, #0]
																lcd_data;
}

static inline uint8_t LCD_RD(void)
{
	return *((volatile uint8_t *)((BOARD_ILI93XX_ADDR) |(BOARD_ILI93XX_RS)));
  40056e:	3302      	adds	r3, #2
  400570:	781a      	ldrb	r2, [r3, #0]
{
	LCD_IR(0);
	LCD_IR(uc_reg);

	for (uint8_t i = 0; i < uc_datacnt; i++) {
		p_data[i] = LCD_RD();
  400572:	f88d 2000 	strb.w	r2, [sp]
  400576:	781b      	ldrb	r3, [r3, #0]
		return 0;
	}

	/** Driver Code Read (R00h) for ILI9325*/
	ili93xx_read_register(ILI9325_DEVICE_CODE_REG, paratable, 2);
	chipid = ((uint16_t)paratable[0] << 8) + paratable[1];
  400578:	b2d2      	uxtb	r2, r2
  40057a:	eb03 2302 	add.w	r3, r3, r2, lsl #8
	if (chipid == ILI9325_DEVICE_CODE) {
  40057e:	b29b      	uxth	r3, r3
  400580:	f249 3225 	movw	r2, #37669	; 0x9325
  400584:	4293      	cmp	r3, r2
  400586:	d104      	bne.n	400592 <ili93xx_device_type_identify+0x72>
		g_uc_device_type = DEVICE_TYPE_ILI9325;
  400588:	2201      	movs	r2, #1
  40058a:	4b03      	ldr	r3, [pc, #12]	; (400598 <ili93xx_device_type_identify+0x78>)
  40058c:	701a      	strb	r2, [r3, #0]
		return 0;
  40058e:	2000      	movs	r0, #0
  400590:	e000      	b.n	400594 <ili93xx_device_type_identify+0x74>
	}

	return 1;
  400592:	2001      	movs	r0, #1
}
  400594:	b002      	add	sp, #8
  400596:	4770      	bx	lr
  400598:	20000c60 	.word	0x20000c60

0040059c <ili93xx_display_on>:

/**
 * \brief Turn on the LCD.
 */
void ili93xx_display_on(void)
{
  40059c:	b508      	push	{r3, lr}
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  40059e:	4b09      	ldr	r3, [pc, #36]	; (4005c4 <ili93xx_display_on+0x28>)
  4005a0:	781b      	ldrb	r3, [r3, #0]
  4005a2:	2b01      	cmp	r3, #1
  4005a4:	d105      	bne.n	4005b2 <ili93xx_display_on+0x16>
		ili93xx_write_register_word(ILI9325_DISP_CTRL1,
  4005a6:	2007      	movs	r0, #7
  4005a8:	f240 1133 	movw	r1, #307	; 0x133
  4005ac:	4b06      	ldr	r3, [pc, #24]	; (4005c8 <ili93xx_display_on+0x2c>)
  4005ae:	4798      	blx	r3
  4005b0:	bd08      	pop	{r3, pc}
				ILI9325_DISP_CTRL1_BASEE |
				ILI9325_DISP_CTRL1_GON |
				ILI9325_DISP_CTRL1_DTE |
				ILI9325_DISP_CTRL1_D(0x03));
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  4005b2:	2b02      	cmp	r3, #2
  4005b4:	d104      	bne.n	4005c0 <ili93xx_display_on+0x24>
		ili93xx_write_register(ILI9341_CMD_DISPLAY_ON, NULL, 0);
  4005b6:	2029      	movs	r0, #41	; 0x29
  4005b8:	2100      	movs	r1, #0
  4005ba:	460a      	mov	r2, r1
  4005bc:	4b03      	ldr	r3, [pc, #12]	; (4005cc <ili93xx_display_on+0x30>)
  4005be:	4798      	blx	r3
  4005c0:	bd08      	pop	{r3, pc}
  4005c2:	bf00      	nop
  4005c4:	20000c60 	.word	0x20000c60
  4005c8:	00400445 	.word	0x00400445
  4005cc:	0040045d 	.word	0x0040045d

004005d0 <ili93xx_set_foreground_color>:
 * \brief Set foreground color.
 *
 * \param ul_color foreground color.
 */
void ili93xx_set_foreground_color(ili93xx_color_t ul_color)
{
  4005d0:	4a04      	ldr	r2, [pc, #16]	; (4005e4 <ili93xx_set_foreground_color+0x14>)
  4005d2:	1f13      	subs	r3, r2, #4
  4005d4:	f502 726f 	add.w	r2, r2, #956	; 0x3bc
	uint32_t i;

	/** Fill the cache with selected color */
	for (i = 0; i < LCD_DATA_CACHE_SIZE; ++i) {
		g_ul_pixel_cache[i] = ul_color;
  4005d8:	f843 0f04 	str.w	r0, [r3, #4]!
void ili93xx_set_foreground_color(ili93xx_color_t ul_color)
{
	uint32_t i;

	/** Fill the cache with selected color */
	for (i = 0; i < LCD_DATA_CACHE_SIZE; ++i) {
  4005dc:	4293      	cmp	r3, r2
  4005de:	d1fb      	bne.n	4005d8 <ili93xx_set_foreground_color+0x8>
		g_ul_pixel_cache[i] = ul_color;
	}
}
  4005e0:	4770      	bx	lr
  4005e2:	bf00      	nop
  4005e4:	200008a0 	.word	0x200008a0

004005e8 <ili93xx_set_window>:
 * \param ul_width The width of the window.
 * \param ul_height The height of the window.
 */
void ili93xx_set_window(uint32_t ul_x, uint32_t ul_y, uint32_t ul_width,
		uint32_t ul_height)
{
  4005e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4005ec:	b082      	sub	sp, #8
  4005ee:	460c      	mov	r4, r1
  4005f0:	4617      	mov	r7, r2
  4005f2:	461e      	mov	r6, r3
	Assert(ul_x <= (g_ul_lcd_x_length - 1));
	Assert(ul_y <= (g_ul_lcd_y_length - 1));
	Assert(ul_width <= (g_ul_lcd_x_length - ul_x));
	Assert(ul_height <= (g_ul_lcd_y_length - ul_y));
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  4005f4:	4b22      	ldr	r3, [pc, #136]	; (400680 <ili93xx_set_window+0x98>)
  4005f6:	781b      	ldrb	r3, [r3, #0]
  4005f8:	2b01      	cmp	r3, #1
  4005fa:	d114      	bne.n	400626 <ili93xx_set_window+0x3e>
		/** Set Horizontal Address Start Position */
		ili93xx_write_register_word(ILI9325_HORIZONTAL_ADDR_START,
  4005fc:	b285      	uxth	r5, r0
  4005fe:	2050      	movs	r0, #80	; 0x50
  400600:	4629      	mov	r1, r5
  400602:	f8df 8084 	ldr.w	r8, [pc, #132]	; 400688 <ili93xx_set_window+0xa0>
  400606:	47c0      	blx	r8
  400608:	1e79      	subs	r1, r7, #1
				(uint16_t)ul_x);

		/** Set Horizontal Address End Position */
		ili93xx_write_register_word(ILI9325_HORIZONTAL_ADDR_END,
  40060a:	4429      	add	r1, r5
  40060c:	2051      	movs	r0, #81	; 0x51
  40060e:	b289      	uxth	r1, r1
  400610:	47c0      	blx	r8
				(uint16_t)(ul_x + ul_width - 1));

		/** Set Vertical Address Start Position */
		ili93xx_write_register_word(ILI9325_VERTICAL_ADDR_START,
  400612:	b2a4      	uxth	r4, r4
  400614:	2052      	movs	r0, #82	; 0x52
  400616:	4621      	mov	r1, r4
  400618:	47c0      	blx	r8
  40061a:	1e71      	subs	r1, r6, #1
				(uint16_t)ul_y);

		/** Set Vertical Address End Position */
		ili93xx_write_register_word(ILI9325_VERTICAL_ADDR_END,
  40061c:	4421      	add	r1, r4
  40061e:	2053      	movs	r0, #83	; 0x53
  400620:	b289      	uxth	r1, r1
  400622:	47c0      	blx	r8
  400624:	e028      	b.n	400678 <ili93xx_set_window+0x90>
				(uint16_t)(ul_y + ul_height - 1));
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  400626:	2b02      	cmp	r3, #2
  400628:	d126      	bne.n	400678 <ili93xx_set_window+0x90>
		uint8_t paratable[4];

		/** Set Column Address Position */
		paratable[0] = (ul_x >> 8) & 0xFF;
  40062a:	0a03      	lsrs	r3, r0, #8
  40062c:	f88d 3004 	strb.w	r3, [sp, #4]
		paratable[1] = ul_x & 0xFF;
  400630:	b2c3      	uxtb	r3, r0
  400632:	f88d 3005 	strb.w	r3, [sp, #5]
  400636:	3a01      	subs	r2, #1
		paratable[2] = ((ul_x + ul_width - 1) >> 8) & 0xFF;
  400638:	4410      	add	r0, r2
  40063a:	0a00      	lsrs	r0, r0, #8
  40063c:	f88d 0006 	strb.w	r0, [sp, #6]
  400640:	4617      	mov	r7, r2
		paratable[3] = (ul_x + ul_width - 1) & 0xFF;
  400642:	441f      	add	r7, r3
  400644:	f88d 7007 	strb.w	r7, [sp, #7]
		ili93xx_write_register(ILI9341_CMD_COLUMN_ADDRESS_SET,
  400648:	202a      	movs	r0, #42	; 0x2a
  40064a:	a901      	add	r1, sp, #4
  40064c:	2204      	movs	r2, #4
  40064e:	4d0d      	ldr	r5, [pc, #52]	; (400684 <ili93xx_set_window+0x9c>)
  400650:	47a8      	blx	r5
				paratable, 4);

		/** Set Page Address Position */
		paratable[0] = (ul_y >> 8) & 0xFF;
  400652:	0a23      	lsrs	r3, r4, #8
  400654:	f88d 3004 	strb.w	r3, [sp, #4]
		paratable[1] = ul_y & 0xFF;
  400658:	b2e3      	uxtb	r3, r4
  40065a:	f88d 3005 	strb.w	r3, [sp, #5]
  40065e:	1e72      	subs	r2, r6, #1
		paratable[2] = ((ul_y + ul_height - 1) >> 8) & 0xFF;
  400660:	4414      	add	r4, r2
  400662:	0a24      	lsrs	r4, r4, #8
  400664:	f88d 4006 	strb.w	r4, [sp, #6]
  400668:	4616      	mov	r6, r2
		paratable[3] = (ul_y + ul_height - 1) & 0xFF;
  40066a:	441e      	add	r6, r3
  40066c:	f88d 6007 	strb.w	r6, [sp, #7]
		ili93xx_write_register(ILI9341_CMD_PAGE_ADDRESS_SET,
  400670:	202b      	movs	r0, #43	; 0x2b
  400672:	a901      	add	r1, sp, #4
  400674:	2204      	movs	r2, #4
  400676:	47a8      	blx	r5
				       paratable, 4);
	}
}
  400678:	b002      	add	sp, #8
  40067a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40067e:	bf00      	nop
  400680:	20000c60 	.word	0x20000c60
  400684:	0040045d 	.word	0x0040045d
  400688:	00400445 	.word	0x00400445

0040068c <ili93xx_set_cursor_position>:
 *
 * \param us_x X coordinate of upper-left corner on LCD.
 * \param us_y Y coordinate of upper-left corner on LCD.
 */
void ili93xx_set_cursor_position(uint16_t us_x, uint16_t us_y)
{
  40068c:	b538      	push	{r3, r4, r5, lr}
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  40068e:	4b06      	ldr	r3, [pc, #24]	; (4006a8 <ili93xx_set_cursor_position+0x1c>)
  400690:	781b      	ldrb	r3, [r3, #0]
  400692:	2b01      	cmp	r3, #1
  400694:	d107      	bne.n	4006a6 <ili93xx_set_cursor_position+0x1a>
  400696:	460c      	mov	r4, r1
  400698:	4601      	mov	r1, r0
		/** GRAM Horizontal/Vertical Address Set (R20h, R21h) */
		ili93xx_write_register_word(ILI9325_HORIZONTAL_GRAM_ADDR_SET, us_x);
  40069a:	2020      	movs	r0, #32
  40069c:	4d03      	ldr	r5, [pc, #12]	; (4006ac <ili93xx_set_cursor_position+0x20>)
  40069e:	47a8      	blx	r5
		ili93xx_write_register_word(ILI9325_VERTICAL_GRAM_ADDR_SET, us_y);
  4006a0:	2021      	movs	r0, #33	; 0x21
  4006a2:	4621      	mov	r1, r4
  4006a4:	47a8      	blx	r5
  4006a6:	bd38      	pop	{r3, r4, r5, pc}
  4006a8:	20000c60 	.word	0x20000c60
  4006ac:	00400445 	.word	0x00400445

004006b0 <ili93xx_init>:
 * \param p_opt pointer to ILI93xx option structure.
 *
 * \return 0 if initialization succeeds, otherwise fails.
 */
uint32_t ili93xx_init(struct ili93xx_opt_t *p_opt)
{
  4006b0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  4006b4:	b083      	sub	sp, #12
  4006b6:	4606      	mov	r6, r0
	uint8_t paratable[6];

	/** Identify the LCD driver device*/
	if (ili93xx_device_type_identify() != 0) {
  4006b8:	4bac      	ldr	r3, [pc, #688]	; (40096c <ili93xx_init+0x2bc>)
  4006ba:	4798      	blx	r3
  4006bc:	2800      	cmp	r0, #0
  4006be:	f040 814f 	bne.w	400960 <ili93xx_init+0x2b0>
		return 1;
	}

	g_ul_lcd_x_length = ILI93XX_LCD_WIDTH;
  4006c2:	22f0      	movs	r2, #240	; 0xf0
  4006c4:	4baa      	ldr	r3, [pc, #680]	; (400970 <ili93xx_init+0x2c0>)
  4006c6:	601a      	str	r2, [r3, #0]
	g_ul_lcd_y_length = ILI93XX_LCD_HEIGHT;
  4006c8:	f44f 72a0 	mov.w	r2, #320	; 0x140
  4006cc:	4ba9      	ldr	r3, [pc, #676]	; (400974 <ili93xx_init+0x2c4>)
  4006ce:	601a      	str	r2, [r3, #0]

	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  4006d0:	4ba9      	ldr	r3, [pc, #676]	; (400978 <ili93xx_init+0x2c8>)
  4006d2:	781b      	ldrb	r3, [r3, #0]
  4006d4:	2b01      	cmp	r3, #1
  4006d6:	f040 80b1 	bne.w	40083c <ili93xx_init+0x18c>
		/** Turn off LCD */
		ili93xx_write_register_word(ILI9325_DISP_CTRL1, ILI9325_DISP_CTRL1_GON |
  4006da:	2007      	movs	r0, #7
  4006dc:	2133      	movs	r1, #51	; 0x33
  4006de:	4ca7      	ldr	r4, [pc, #668]	; (40097c <ili93xx_init+0x2cc>)
  4006e0:	47a0      	blx	r4
				ILI9325_DISP_CTRL1_DTE | ILI9325_DISP_CTRL1_D(0x03));

		/** Start initial sequence */
		/** Disable sleep and standby mode*/
		ili93xx_write_register_word(ILI9325_POWER_CTRL1, 0x0000);
  4006e2:	2010      	movs	r0, #16
  4006e4:	2100      	movs	r1, #0
  4006e6:	47a0      	blx	r4
		/** Start internal OSC */
		ili93xx_write_register_word(ILI9325_START_OSC_CTRL,
  4006e8:	2000      	movs	r0, #0
  4006ea:	2101      	movs	r1, #1
  4006ec:	47a0      	blx	r4
				ILI9325_START_OSC_CTRL_EN);
		/** Set SS bit and direction output from S720 to S1 */
		ili93xx_write_register_word(ILI9325_DRIVER_OUTPUT_CTRL1,
  4006ee:	2001      	movs	r0, #1
  4006f0:	f44f 7180 	mov.w	r1, #256	; 0x100
  4006f4:	47a0      	blx	r4
				ILI9325_DRIVER_OUTPUT_CTRL1_SS);
		/** Set 1 line inversion */
		ili93xx_write_register_word(ILI9325_LCD_DRIVING_CTRL,
  4006f6:	2002      	movs	r0, #2
  4006f8:	f44f 61e0 	mov.w	r1, #1792	; 0x700
  4006fc:	47a0      	blx	r4
				ILI9325_LCD_DRIVING_CTRL_BIT10 | ILI9325_LCD_DRIVING_CTRL_EOR
				| ILI9325_LCD_DRIVING_CTRL_BC0);
		/** Disable resizing feature */
		ili93xx_write_register_word(ILI9325_RESIZE_CTRL, 0x0000);
  4006fe:	2004      	movs	r0, #4
  400700:	2100      	movs	r1, #0
  400702:	47a0      	blx	r4
		/** Set the back porch and front porch */
		ili93xx_write_register_word(ILI9325_DISP_CTRL2,
  400704:	2008      	movs	r0, #8
  400706:	f240 2107 	movw	r1, #519	; 0x207
  40070a:	47a0      	blx	r4
				ILI9325_DISP_CTRL2_BP(
				0x07) | ILI9325_DISP_CTRL2_FP(0x02));
		/** Set non-display area refresh cycle ISC[3:0] */
		ili93xx_write_register_word(ILI9325_DISP_CTRL3, 0x0000);
  40070c:	2009      	movs	r0, #9
  40070e:	2100      	movs	r1, #0
  400710:	47a0      	blx	r4
		/** Disable FMARK function */
		ili93xx_write_register_word(ILI9325_DISP_CTRL4, 0x0000);
  400712:	200a      	movs	r0, #10
  400714:	2100      	movs	r1, #0
  400716:	47a0      	blx	r4
		/** 18-bit RGB interface and writing display data by system
		 *interface */
		ili93xx_write_register_word(ILI9325_RGB_DISP_INTERFACE_CTRL1,
  400718:	200c      	movs	r0, #12
  40071a:	2100      	movs	r1, #0
  40071c:	47a0      	blx	r4
				0x0000);
		/** Set the output position of frame cycle */
		ili93xx_write_register_word(ILI9325_FRAME_MAKER_POS, 0x0000);
  40071e:	200d      	movs	r0, #13
  400720:	2100      	movs	r1, #0
  400722:	47a0      	blx	r4
		/** RGB interface polarity */
		ili93xx_write_register_word(ILI9325_RGB_DISP_INTERFACE_CTRL2,
  400724:	200f      	movs	r0, #15
  400726:	2100      	movs	r1, #0
  400728:	47a0      	blx	r4
				0x0000);

		/** Power on sequence */
		/** Disable sleep and standby mode */
		ili93xx_write_register_word(ILI9325_POWER_CTRL1, 0x0000);
  40072a:	2010      	movs	r0, #16
  40072c:	2100      	movs	r1, #0
  40072e:	47a0      	blx	r4

		/**
		 * Selects the operating frequency of the step-up circuit 1,2
		 * and Sets the ratio factor of Vci.
		 */
		ili93xx_write_register_word(ILI9325_POWER_CTRL2, 0x0000);
  400730:	2011      	movs	r0, #17
  400732:	2100      	movs	r1, #0
  400734:	47a0      	blx	r4
		/** Set VREG1OUT voltage */
		ili93xx_write_register_word(ILI9325_POWER_CTRL3, 0x0000);
  400736:	2012      	movs	r0, #18
  400738:	2100      	movs	r1, #0
  40073a:	47a0      	blx	r4
		/** Set VCOM amplitude */
		ili93xx_write_register_word(ILI9325_POWER_CTRL4, 0x0000);
  40073c:	2013      	movs	r0, #19
  40073e:	2100      	movs	r1, #0
  400740:	47a0      	blx	r4
		ili93xx_delay(200);
  400742:	20c8      	movs	r0, #200	; 0xc8
  400744:	4d8e      	ldr	r5, [pc, #568]	; (400980 <ili93xx_init+0x2d0>)
  400746:	47a8      	blx	r5

		/**
		 * Adjusts the constant current and Sets the factor used
		 * in the step-up circuits.
		 */
		ili93xx_write_register_word(ILI9325_POWER_CTRL1,
  400748:	2010      	movs	r0, #16
  40074a:	f241 2190 	movw	r1, #4752	; 0x1290
  40074e:	47a0      	blx	r4

		/**
		 * Select the operating frequency of the step-up circuit 1,2 and
		 * Sets the ratio factor of Vci
		 */
		ili93xx_write_register_word(ILI9325_POWER_CTRL2,
  400750:	2011      	movs	r0, #17
  400752:	f240 2127 	movw	r1, #551	; 0x227
  400756:	47a0      	blx	r4
				ILI9325_POWER_CTRL2_DC1(0x02) |
				ILI9325_POWER_CTRL2_DC0(0x02) | ILI9325_POWER_CTRL2_VC(0x07));
		ili93xx_delay(50);
  400758:	2032      	movs	r0, #50	; 0x32
  40075a:	47a8      	blx	r5
		/** Internal reference voltage= Vci */
		ili93xx_write_register_word(ILI9325_POWER_CTRL3,
  40075c:	2012      	movs	r0, #18
  40075e:	211b      	movs	r1, #27
  400760:	47a0      	blx	r4
				ILI9325_POWER_CTRL3_PON | ILI9325_POWER_CTRL3_VRH(0x0B));
		ili93xx_delay(50);
  400762:	2032      	movs	r0, #50	; 0x32
  400764:	47a8      	blx	r5
		/** Set VDV[4:0] for VCOM amplitude */
		ili93xx_write_register_word(ILI9325_POWER_CTRL4,
  400766:	2013      	movs	r0, #19
  400768:	f44f 5188 	mov.w	r1, #4352	; 0x1100
  40076c:	47a0      	blx	r4
				ILI9325_POWER_CTRL4_VDV(0x11));
		/** Set VCM[5:0] for VCOMH */
		ili93xx_write_register_word(ILI9325_POWER_CTRL7,
  40076e:	2029      	movs	r0, #41	; 0x29
  400770:	2119      	movs	r1, #25
  400772:	47a0      	blx	r4
				ILI9325_POWER_CTRL7_VCM(0x19));
		/** Set Frame Rate */
		ili93xx_write_register_word(ILI9325_FRAME_RATE_AND_COLOR_CTRL,
  400774:	202b      	movs	r0, #43	; 0x2b
  400776:	210d      	movs	r1, #13
  400778:	47a0      	blx	r4
				ILI9325_FRAME_RATE_AND_COLOR_CTRL_FRS(0x0D));
		ili93xx_delay(50);
  40077a:	2032      	movs	r0, #50	; 0x32
  40077c:	47a8      	blx	r5

		/** Adjust the Gamma Curve */
		ili93xx_write_register_word(ILI9325_GAMMA_CTL1, 0x0000);
  40077e:	2030      	movs	r0, #48	; 0x30
  400780:	2100      	movs	r1, #0
  400782:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_GAMMA_CTL2,
  400784:	2031      	movs	r0, #49	; 0x31
  400786:	f44f 7101 	mov.w	r1, #516	; 0x204
  40078a:	47a0      	blx	r4
				ILI9325_GAMMA_CTL2_KP3(0x02) |
				ILI9325_GAMMA_CTL2_KP2(0x04));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL3,
  40078c:	2032      	movs	r0, #50	; 0x32
  40078e:	f44f 7100 	mov.w	r1, #512	; 0x200
  400792:	47a0      	blx	r4
				ILI9325_GAMMA_CTL3_KP5(0x02) |
				ILI9325_GAMMA_CTL3_KP4(0x00));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL4,
  400794:	2035      	movs	r0, #53	; 0x35
  400796:	2107      	movs	r1, #7
  400798:	47a0      	blx	r4
				ILI9325_GAMMA_CTL4_RP1(0x00) |
				ILI9325_GAMMA_CTL4_RP0(0x07));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL5,
  40079a:	2036      	movs	r0, #54	; 0x36
  40079c:	f241 4104 	movw	r1, #5124	; 0x1404
  4007a0:	47a0      	blx	r4
				ILI9325_GAMMA_CTL5_VRP1(0x14) |
				ILI9325_GAMMA_CTL5_VRP0(0x04));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL6,
  4007a2:	2037      	movs	r0, #55	; 0x37
  4007a4:	f240 7105 	movw	r1, #1797	; 0x705
  4007a8:	47a0      	blx	r4
				ILI9325_GAMMA_CTL6_KN1(0x07) |
				ILI9325_GAMMA_CTL6_KN0(0x05));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL7,
  4007aa:	2038      	movs	r0, #56	; 0x38
  4007ac:	f240 3105 	movw	r1, #773	; 0x305
  4007b0:	47a0      	blx	r4
				ILI9325_GAMMA_CTL7_KN3(0x03) |
				ILI9325_GAMMA_CTL7_KN2(0x05));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL8,
  4007b2:	2039      	movs	r0, #57	; 0x39
  4007b4:	f240 7107 	movw	r1, #1799	; 0x707
  4007b8:	47a0      	blx	r4
				ILI9325_GAMMA_CTL8_KN5(0x07) |
				ILI9325_GAMMA_CTL8_KN4(0x07));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL9,
  4007ba:	203c      	movs	r0, #60	; 0x3c
  4007bc:	f240 7101 	movw	r1, #1793	; 0x701
  4007c0:	47a0      	blx	r4
				ILI9325_GAMMA_CTL9_RN1(0x07) |
				ILI9325_GAMMA_CTL9_RN0(0x01));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL10,
  4007c2:	203d      	movs	r0, #61	; 0x3d
  4007c4:	210e      	movs	r1, #14
  4007c6:	47a0      	blx	r4
		 * DFM Set the mode of transferring data to the internal RAM
		 * when TRI = 1.
		 * I/D[1:0] = 11 Horizontal : increment Vertical : increment,
		 * AM=0:Horizontal
		 */
		ili93xx_write_register_word(ILI9325_ENTRY_MODE,
  4007c8:	2003      	movs	r0, #3
  4007ca:	f24d 0110 	movw	r1, #53264	; 0xd010
  4007ce:	47a0      	blx	r4
				ILI9325_ENTRY_MODE_ID(0x01) | ILI9325_ENTRY_MODE_BGR);
		/**
		 * Sets the number of lines to drive the LCD at an interval of 8
		 * lines. The scan direction is from G320 to G1
		 */
		ili93xx_write_register_word(ILI9325_DRIVER_OUTPUT_CTRL2,
  4007d0:	2060      	movs	r0, #96	; 0x60
  4007d2:	f44f 4127 	mov.w	r1, #42752	; 0xa700
  4007d6:	47a0      	blx	r4
				ILI9325_DRIVER_OUTPUT_CTRL2_GS |
				ILI9325_DRIVER_OUTPUT_CTRL2_NL(0x27));

		/** Vertical Scrolling */
		/** Disable scrolling and enable the grayscale inversion */
		ili93xx_write_register_word(ILI9325_BASE_IMG_DISP_CTRL,
  4007d8:	2061      	movs	r0, #97	; 0x61
  4007da:	2101      	movs	r1, #1
  4007dc:	47a0      	blx	r4
				ILI9325_BASE_IMG_DISP_CTRL_REV);
		ili93xx_write_register_word(ILI9325_VERTICAL_SCROLL_CTRL,
  4007de:	206a      	movs	r0, #106	; 0x6a
  4007e0:	2100      	movs	r1, #0
  4007e2:	47a0      	blx	r4
				0x0000);

		/** Disable Partial Display */
		ili93xx_write_register_word(ILI9325_PARTIAL_IMG1_DISP_POS,
  4007e4:	2080      	movs	r0, #128	; 0x80
  4007e6:	2100      	movs	r1, #0
  4007e8:	47a0      	blx	r4
				0x0000);
		ili93xx_write_register_word(
  4007ea:	2081      	movs	r0, #129	; 0x81
  4007ec:	2100      	movs	r1, #0
  4007ee:	47a0      	blx	r4
				ILI9325_PARTIAL_IMG1_AREA_START_LINE,
				0x0000);
		ili93xx_write_register_word(ILI9325_PARTIAL_IMG1_AREA_END_LINE,
  4007f0:	2082      	movs	r0, #130	; 0x82
  4007f2:	2100      	movs	r1, #0
  4007f4:	47a0      	blx	r4
				0x0000);
		ili93xx_write_register_word(ILI9325_PARTIAL_IMG2_DISP_POS,
  4007f6:	2083      	movs	r0, #131	; 0x83
  4007f8:	2100      	movs	r1, #0
  4007fa:	47a0      	blx	r4
				0x0000);
		ili93xx_write_register_word(
  4007fc:	2084      	movs	r0, #132	; 0x84
  4007fe:	2100      	movs	r1, #0
  400800:	47a0      	blx	r4
				ILI9325_PARTIAL_IMG2_AREA_START_LINE,
				0x0000);
		ili93xx_write_register_word(ILI9325_PARTIAL_IMG2_AREA_END_LINE,
  400802:	2085      	movs	r0, #133	; 0x85
  400804:	2100      	movs	r1, #0
  400806:	47a0      	blx	r4
				0x0000);

		/** Panel Control */
		ili93xx_write_register_word(ILI9325_PANEL_INTERFACE_CTRL1,
  400808:	2090      	movs	r0, #144	; 0x90
  40080a:	2110      	movs	r1, #16
  40080c:	47a0      	blx	r4
				ILI9325_PANEL_INTERFACE_CTRL1_RTNI(0x10));
		ili93xx_write_register_word(ILI9325_PANEL_INTERFACE_CTRL2,
  40080e:	2092      	movs	r0, #146	; 0x92
  400810:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  400814:	47a0      	blx	r4
				ILI9325_PANEL_INTERFACE_CTRL2_NOWI(0x06));
		ili93xx_write_register_word(ILI9325_PANEL_INTERFACE_CTRL4,
  400816:	2095      	movs	r0, #149	; 0x95
  400818:	f44f 7188 	mov.w	r1, #272	; 0x110
  40081c:	47a0      	blx	r4
				ILI9325_PANEL_INTERFACE_CTRL4_DIVE(0x01) |
				ILI9325_PANEL_INTERFACE_CTRL4_RTNE(0x10));

		ili93xx_set_window(0, 0, p_opt->ul_width, p_opt->ul_height);
  40081e:	2000      	movs	r0, #0
  400820:	4601      	mov	r1, r0
  400822:	6832      	ldr	r2, [r6, #0]
  400824:	6873      	ldr	r3, [r6, #4]
  400826:	4c57      	ldr	r4, [pc, #348]	; (400984 <ili93xx_init+0x2d4>)
  400828:	47a0      	blx	r4
		ili93xx_set_foreground_color(p_opt->foreground_color);
  40082a:	68b0      	ldr	r0, [r6, #8]
  40082c:	4b56      	ldr	r3, [pc, #344]	; (400988 <ili93xx_init+0x2d8>)
  40082e:	4798      	blx	r3
		ili93xx_set_cursor_position(0, 0);
  400830:	2000      	movs	r0, #0
  400832:	4601      	mov	r1, r0
  400834:	4b55      	ldr	r3, [pc, #340]	; (40098c <ili93xx_init+0x2dc>)
  400836:	4798      	blx	r3
	} else {
		/** exit with return value 1 if device type is not supported.*/
		return 1;
	}

	return 0;
  400838:	2000      	movs	r0, #0
  40083a:	e094      	b.n	400966 <ili93xx_init+0x2b6>
				ILI9325_PANEL_INTERFACE_CTRL4_RTNE(0x10));

		ili93xx_set_window(0, 0, p_opt->ul_width, p_opt->ul_height);
		ili93xx_set_foreground_color(p_opt->foreground_color);
		ili93xx_set_cursor_position(0, 0);
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  40083c:	2b02      	cmp	r3, #2
  40083e:	f040 8091 	bne.w	400964 <ili93xx_init+0x2b4>
		/** init for ILI9341 **/
		/** power control A configuration*/
		paratable[0] = 0x39;
  400842:	2339      	movs	r3, #57	; 0x39
  400844:	f88d 3000 	strb.w	r3, [sp]
		paratable[1] = 0x2C;
  400848:	232c      	movs	r3, #44	; 0x2c
  40084a:	f88d 3001 	strb.w	r3, [sp, #1]
		paratable[2] = 0x00;
  40084e:	2400      	movs	r4, #0
  400850:	f88d 4002 	strb.w	r4, [sp, #2]
		paratable[3] = 0x34;
  400854:	2334      	movs	r3, #52	; 0x34
  400856:	f88d 3003 	strb.w	r3, [sp, #3]
		paratable[4] = 0x02;
  40085a:	2702      	movs	r7, #2
  40085c:	f88d 7004 	strb.w	r7, [sp, #4]
		ili93xx_write_register(ILI9341_CMD_POWER_CONTROL_A, paratable, 5);
  400860:	20cb      	movs	r0, #203	; 0xcb
  400862:	4669      	mov	r1, sp
  400864:	2205      	movs	r2, #5
  400866:	4d4a      	ldr	r5, [pc, #296]	; (400990 <ili93xx_init+0x2e0>)
  400868:	47a8      	blx	r5

		/** power control B configuration */
		paratable[0] = 0;
  40086a:	f88d 4000 	strb.w	r4, [sp]
		paratable[1] = 0xAA;
  40086e:	23aa      	movs	r3, #170	; 0xaa
  400870:	f88d 3001 	strb.w	r3, [sp, #1]
		paratable[2] = 0xB0;
  400874:	23b0      	movs	r3, #176	; 0xb0
  400876:	f88d 3002 	strb.w	r3, [sp, #2]
		ili93xx_write_register(ILI9341_CMD_POWER_CONTROL_B, paratable, 3);
  40087a:	20cf      	movs	r0, #207	; 0xcf
  40087c:	4669      	mov	r1, sp
  40087e:	2203      	movs	r2, #3
  400880:	47a8      	blx	r5

		/** Pump Ratio Control configuration */
		paratable[0] = 0x30;
  400882:	2330      	movs	r3, #48	; 0x30
  400884:	f88d 3000 	strb.w	r3, [sp]
		ili93xx_write_register(ILI9341_CMD_PUMP_RATIO_CONTROL,
  400888:	20f7      	movs	r0, #247	; 0xf7
  40088a:	4669      	mov	r1, sp
  40088c:	2201      	movs	r2, #1
  40088e:	47a8      	blx	r5
				paratable, 1);

		/** Power Control 1 configuration*/
		paratable[0] = 0x25;
  400890:	2325      	movs	r3, #37	; 0x25
  400892:	f88d 3000 	strb.w	r3, [sp]
		ili93xx_write_register(ILI9341_CMD_POWER_CONTROL_1, paratable, 1);
  400896:	20c0      	movs	r0, #192	; 0xc0
  400898:	4669      	mov	r1, sp
  40089a:	2201      	movs	r2, #1
  40089c:	47a8      	blx	r5

		/** Power Control 2 configuration*/
		paratable[0] = 0x11;
  40089e:	f04f 0911 	mov.w	r9, #17
  4008a2:	f88d 9000 	strb.w	r9, [sp]
		ili93xx_write_register(ILI9341_CMD_POWER_CONTROL_2, paratable, 1);
  4008a6:	20c1      	movs	r0, #193	; 0xc1
  4008a8:	4669      	mov	r1, sp
  4008aa:	2201      	movs	r2, #1
  4008ac:	47a8      	blx	r5

		/** VOM Control 1 configuration*/
		paratable[0] = 0x5C;
  4008ae:	235c      	movs	r3, #92	; 0x5c
  4008b0:	f88d 3000 	strb.w	r3, [sp]
		paratable[1] = 0x4C;
  4008b4:	234c      	movs	r3, #76	; 0x4c
  4008b6:	f88d 3001 	strb.w	r3, [sp, #1]
		ili93xx_write_register(ILI9341_CMD_VCOM_CONTROL_1, paratable, 2);
  4008ba:	20c5      	movs	r0, #197	; 0xc5
  4008bc:	4669      	mov	r1, sp
  4008be:	463a      	mov	r2, r7
  4008c0:	47a8      	blx	r5

		/** VOM control 2 configuration*/
		paratable[0] = 0x94;
  4008c2:	2394      	movs	r3, #148	; 0x94
  4008c4:	f88d 3000 	strb.w	r3, [sp]
		ili93xx_write_register(ILI9341_CMD_VCOM_CONTROL_2, paratable, 1);
  4008c8:	20c7      	movs	r0, #199	; 0xc7
  4008ca:	4669      	mov	r1, sp
  4008cc:	2201      	movs	r2, #1
  4008ce:	47a8      	blx	r5

		/** Driver Timing Control A configuration*/
		paratable[0] = 0x85;
  4008d0:	2385      	movs	r3, #133	; 0x85
  4008d2:	f88d 3000 	strb.w	r3, [sp]
		paratable[1] = 0x01;
  4008d6:	f04f 0801 	mov.w	r8, #1
  4008da:	f88d 8001 	strb.w	r8, [sp, #1]
		paratable[2] = 0x78;
  4008de:	2378      	movs	r3, #120	; 0x78
  4008e0:	f88d 3002 	strb.w	r3, [sp, #2]
		ili93xx_write_register(ILI9341_CMD_DRIVER_TIMING_CTL_A, paratable, 3);
  4008e4:	20e8      	movs	r0, #232	; 0xe8
  4008e6:	4669      	mov	r1, sp
  4008e8:	2203      	movs	r2, #3
  4008ea:	47a8      	blx	r5

		/** Driver Timing Control B configuration*/
		paratable[0] = 0x00;
  4008ec:	f88d 4000 	strb.w	r4, [sp]
		paratable[1] = 0x00;
  4008f0:	f88d 4001 	strb.w	r4, [sp, #1]
		ili93xx_write_register(ILI9341_CMD_DRIVER_TIMING_CTL_B, paratable, 2);
  4008f4:	20ea      	movs	r0, #234	; 0xea
  4008f6:	4669      	mov	r1, sp
  4008f8:	463a      	mov	r2, r7
  4008fa:	47a8      	blx	r5

		/** Memory Access Control configuration*/
		paratable[0] = ILI9341_CMD_MEMORY_ACCESS_CONTROL_MX |
  4008fc:	2348      	movs	r3, #72	; 0x48
  4008fe:	f88d 3000 	strb.w	r3, [sp]
				ILI9341_CMD_MEMORY_ACCESS_CONTROL_BGR;
		ili93xx_write_register(ILI9341_CMD_MEMORY_ACCESS_CONTROL,
  400902:	2036      	movs	r0, #54	; 0x36
  400904:	4669      	mov	r1, sp
  400906:	4642      	mov	r2, r8
  400908:	47a8      	blx	r5
				paratable, 1);

		/** Colmod Pixel Format Set configuation*/
		paratable[0] = 0x06;
  40090a:	2306      	movs	r3, #6
  40090c:	f88d 3000 	strb.w	r3, [sp]
		ili93xx_write_register(ILI9341_CMD_PIXEL_FORMAT_SET, paratable, 1);
  400910:	203a      	movs	r0, #58	; 0x3a
  400912:	4669      	mov	r1, sp
  400914:	4642      	mov	r2, r8
  400916:	47a8      	blx	r5

		/** Display Function Control */
		paratable[0] = 0x02;
  400918:	f88d 7000 	strb.w	r7, [sp]
		paratable[1] = 0x82;
  40091c:	2382      	movs	r3, #130	; 0x82
  40091e:	f88d 3001 	strb.w	r3, [sp, #1]
		paratable[2] = 0x27;
  400922:	2327      	movs	r3, #39	; 0x27
  400924:	f88d 3002 	strb.w	r3, [sp, #2]
		paratable[3] = 0x00;
  400928:	f88d 4003 	strb.w	r4, [sp, #3]
		ili93xx_write_register(ILI9341_CMD_DISPLAY_FUNCTION_CTL, paratable, 4);
  40092c:	20b6      	movs	r0, #182	; 0xb6
  40092e:	4669      	mov	r1, sp
  400930:	2204      	movs	r2, #4
  400932:	47a8      	blx	r5
		
		/** set window area*/
		ili93xx_set_window(0, 0, p_opt->ul_width, p_opt->ul_height);
  400934:	4620      	mov	r0, r4
  400936:	4621      	mov	r1, r4
  400938:	6832      	ldr	r2, [r6, #0]
  40093a:	6873      	ldr	r3, [r6, #4]
  40093c:	4f11      	ldr	r7, [pc, #68]	; (400984 <ili93xx_init+0x2d4>)
  40093e:	47b8      	blx	r7
		ili93xx_set_foreground_color(p_opt->foreground_color);
  400940:	68b0      	ldr	r0, [r6, #8]
  400942:	4b11      	ldr	r3, [pc, #68]	; (400988 <ili93xx_init+0x2d8>)
  400944:	4798      	blx	r3
		/** Leave sleep mode*/
		ili93xx_write_register(ILI9341_CMD_SLEEP_OUT, paratable, 0);
  400946:	4648      	mov	r0, r9
  400948:	4669      	mov	r1, sp
  40094a:	4622      	mov	r2, r4
  40094c:	47a8      	blx	r5
		ili93xx_delay(10);
  40094e:	200a      	movs	r0, #10
  400950:	4b0b      	ldr	r3, [pc, #44]	; (400980 <ili93xx_init+0x2d0>)
  400952:	4798      	blx	r3
		/** Display on*/
		ili93xx_write_register(ILI9341_CMD_DISPLAY_ON, paratable, 0);
  400954:	2029      	movs	r0, #41	; 0x29
  400956:	4669      	mov	r1, sp
  400958:	4622      	mov	r2, r4
  40095a:	47a8      	blx	r5
	} else {
		/** exit with return value 1 if device type is not supported.*/
		return 1;
	}

	return 0;
  40095c:	4620      	mov	r0, r4
  40095e:	e002      	b.n	400966 <ili93xx_init+0x2b6>
{
	uint8_t paratable[6];

	/** Identify the LCD driver device*/
	if (ili93xx_device_type_identify() != 0) {
		return 1;
  400960:	2001      	movs	r0, #1
  400962:	e000      	b.n	400966 <ili93xx_init+0x2b6>
		ili93xx_delay(10);
		/** Display on*/
		ili93xx_write_register(ILI9341_CMD_DISPLAY_ON, paratable, 0);
	} else {
		/** exit with return value 1 if device type is not supported.*/
		return 1;
  400964:	2001      	movs	r0, #1
	}

	return 0;
}
  400966:	b003      	add	sp, #12
  400968:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40096c:	00400521 	.word	0x00400521
  400970:	20000000 	.word	0x20000000
  400974:	20000004 	.word	0x20000004
  400978:	20000c60 	.word	0x20000c60
  40097c:	00400445 	.word	0x00400445
  400980:	00400489 	.word	0x00400489
  400984:	004005e9 	.word	0x004005e9
  400988:	004005d1 	.word	0x004005d1
  40098c:	0040068d 	.word	0x0040068d
  400990:	0040045d 	.word	0x0040045d

00400994 <ili93xx_draw_pixel>:
 * \param ul_y Y coordinate of pixel.
 *
 * \return 0 if succeeds, otherwise fails.
 */
uint32_t ili93xx_draw_pixel(uint32_t ul_x, uint32_t ul_y)
{
  400994:	b510      	push	{r4, lr}
	if ((ul_x >= g_ul_lcd_x_length) || (ul_y >= g_ul_lcd_y_length)) {
  400996:	4b16      	ldr	r3, [pc, #88]	; (4009f0 <ili93xx_draw_pixel+0x5c>)
  400998:	681b      	ldr	r3, [r3, #0]
  40099a:	4283      	cmp	r3, r0
  40099c:	d921      	bls.n	4009e2 <ili93xx_draw_pixel+0x4e>
  40099e:	4b15      	ldr	r3, [pc, #84]	; (4009f4 <ili93xx_draw_pixel+0x60>)
  4009a0:	681b      	ldr	r3, [r3, #0]
  4009a2:	428b      	cmp	r3, r1
  4009a4:	d91f      	bls.n	4009e6 <ili93xx_draw_pixel+0x52>
		return 1;
	}

	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  4009a6:	4b14      	ldr	r3, [pc, #80]	; (4009f8 <ili93xx_draw_pixel+0x64>)
  4009a8:	781b      	ldrb	r3, [r3, #0]
  4009aa:	2b01      	cmp	r3, #1
  4009ac:	d10b      	bne.n	4009c6 <ili93xx_draw_pixel+0x32>
		/** Set cursor */
		ili93xx_set_cursor_position(ul_x, ul_y);
  4009ae:	b280      	uxth	r0, r0
  4009b0:	b289      	uxth	r1, r1
  4009b2:	4b12      	ldr	r3, [pc, #72]	; (4009fc <ili93xx_draw_pixel+0x68>)
  4009b4:	4798      	blx	r3
		/** Prepare to write in GRAM */
		ili93xx_write_ram_prepare();
  4009b6:	4b12      	ldr	r3, [pc, #72]	; (400a00 <ili93xx_draw_pixel+0x6c>)
  4009b8:	4798      	blx	r3
		ili93xx_write_ram(*g_ul_pixel_cache);
  4009ba:	4b12      	ldr	r3, [pc, #72]	; (400a04 <ili93xx_draw_pixel+0x70>)
  4009bc:	6818      	ldr	r0, [r3, #0]
  4009be:	4b12      	ldr	r3, [pc, #72]	; (400a08 <ili93xx_draw_pixel+0x74>)
  4009c0:	4798      	blx	r3
		/** Prepare to write in GRAM */
		ili93xx_write_ram_prepare();
		ili93xx_write_ram(*g_ul_pixel_cache);
	}

	return 0;
  4009c2:	2000      	movs	r0, #0
  4009c4:	bd10      	pop	{r4, pc}
		/** Set cursor */
		ili93xx_set_cursor_position(ul_x, ul_y);
		/** Prepare to write in GRAM */
		ili93xx_write_ram_prepare();
		ili93xx_write_ram(*g_ul_pixel_cache);
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  4009c6:	2b02      	cmp	r3, #2
  4009c8:	d10f      	bne.n	4009ea <ili93xx_draw_pixel+0x56>
		ili93xx_set_window(ul_x, ul_y, 0, 0);
  4009ca:	2200      	movs	r2, #0
  4009cc:	4613      	mov	r3, r2
  4009ce:	4c0f      	ldr	r4, [pc, #60]	; (400a0c <ili93xx_draw_pixel+0x78>)
  4009d0:	47a0      	blx	r4
		/** Prepare to write in GRAM */
		ili93xx_write_ram_prepare();
  4009d2:	4b0b      	ldr	r3, [pc, #44]	; (400a00 <ili93xx_draw_pixel+0x6c>)
  4009d4:	4798      	blx	r3
		ili93xx_write_ram(*g_ul_pixel_cache);
  4009d6:	4b0b      	ldr	r3, [pc, #44]	; (400a04 <ili93xx_draw_pixel+0x70>)
  4009d8:	6818      	ldr	r0, [r3, #0]
  4009da:	4b0b      	ldr	r3, [pc, #44]	; (400a08 <ili93xx_draw_pixel+0x74>)
  4009dc:	4798      	blx	r3
	}

	return 0;
  4009de:	2000      	movs	r0, #0
  4009e0:	bd10      	pop	{r4, pc}
 * \return 0 if succeeds, otherwise fails.
 */
uint32_t ili93xx_draw_pixel(uint32_t ul_x, uint32_t ul_y)
{
	if ((ul_x >= g_ul_lcd_x_length) || (ul_y >= g_ul_lcd_y_length)) {
		return 1;
  4009e2:	2001      	movs	r0, #1
  4009e4:	bd10      	pop	{r4, pc}
  4009e6:	2001      	movs	r0, #1
  4009e8:	bd10      	pop	{r4, pc}
		/** Prepare to write in GRAM */
		ili93xx_write_ram_prepare();
		ili93xx_write_ram(*g_ul_pixel_cache);
	}

	return 0;
  4009ea:	2000      	movs	r0, #0
}
  4009ec:	bd10      	pop	{r4, pc}
  4009ee:	bf00      	nop
  4009f0:	20000000 	.word	0x20000000
  4009f4:	20000004 	.word	0x20000004
  4009f8:	20000c60 	.word	0x20000c60
  4009fc:	0040068d 	.word	0x0040068d
  400a00:	0040039d 	.word	0x0040039d
  400a04:	200008a0 	.word	0x200008a0
  400a08:	004003cd 	.word	0x004003cd
  400a0c:	004005e9 	.word	0x004005e9

00400a10 <ili93xx_draw_filled_rectangle>:
 * \param ul_x2 X coordinate of lower-right corner on LCD.
 * \param ul_y2 Y coordinate of lower-right corner on LCD.
 */
void ili93xx_draw_filled_rectangle(uint32_t ul_x1, uint32_t ul_y1,
		uint32_t ul_x2, uint32_t ul_y2)
{
  400a10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400a14:	b084      	sub	sp, #16
  400a16:	9003      	str	r0, [sp, #12]
  400a18:	9102      	str	r1, [sp, #8]
  400a1a:	9201      	str	r2, [sp, #4]
  400a1c:	9300      	str	r3, [sp, #0]
	uint32_t size, blocks;

	/** Swap coordinates if necessary */
	ili93xx_check_box_coordinates(&ul_x1, &ul_y1, &ul_x2, &ul_y2);
  400a1e:	a803      	add	r0, sp, #12
  400a20:	a902      	add	r1, sp, #8
  400a22:	aa01      	add	r2, sp, #4
  400a24:	466b      	mov	r3, sp
  400a26:	4c22      	ldr	r4, [pc, #136]	; (400ab0 <ili93xx_draw_filled_rectangle+0xa0>)
  400a28:	47a0      	blx	r4

	/** Determine the refresh window area */
	ili93xx_set_window(ul_x1, ul_y1, (ul_x2 - ul_x1) + 1,
  400a2a:	9d03      	ldr	r5, [sp, #12]
			(ul_y2 - ul_y1) + 1);
  400a2c:	9c02      	ldr	r4, [sp, #8]
  400a2e:	9901      	ldr	r1, [sp, #4]
  400a30:	1c4a      	adds	r2, r1, #1
  400a32:	9900      	ldr	r1, [sp, #0]
  400a34:	1c4b      	adds	r3, r1, #1

	/** Swap coordinates if necessary */
	ili93xx_check_box_coordinates(&ul_x1, &ul_y1, &ul_x2, &ul_y2);

	/** Determine the refresh window area */
	ili93xx_set_window(ul_x1, ul_y1, (ul_x2 - ul_x1) + 1,
  400a36:	4628      	mov	r0, r5
  400a38:	4621      	mov	r1, r4
  400a3a:	1b52      	subs	r2, r2, r5
  400a3c:	1b1b      	subs	r3, r3, r4
  400a3e:	4c1d      	ldr	r4, [pc, #116]	; (400ab4 <ili93xx_draw_filled_rectangle+0xa4>)
  400a40:	47a0      	blx	r4
			(ul_y2 - ul_y1) + 1);

	/** Set cursor */
	ili93xx_set_cursor_position(ul_x1, ul_y1);
  400a42:	f8bd 000c 	ldrh.w	r0, [sp, #12]
  400a46:	f8bd 1008 	ldrh.w	r1, [sp, #8]
  400a4a:	4b1b      	ldr	r3, [pc, #108]	; (400ab8 <ili93xx_draw_filled_rectangle+0xa8>)
  400a4c:	4798      	blx	r3

	/** Prepare to write in Graphic RAM */
	ili93xx_write_ram_prepare();
  400a4e:	4b1b      	ldr	r3, [pc, #108]	; (400abc <ili93xx_draw_filled_rectangle+0xac>)
  400a50:	4798      	blx	r3

	size = (ul_x2 - ul_x1 + 1) * (ul_y2 - ul_y1 + 1);
  400a52:	9a02      	ldr	r2, [sp, #8]
  400a54:	9b00      	ldr	r3, [sp, #0]
  400a56:	1a9a      	subs	r2, r3, r2
  400a58:	9b01      	ldr	r3, [sp, #4]
  400a5a:	f103 0801 	add.w	r8, r3, #1
  400a5e:	9b03      	ldr	r3, [sp, #12]
  400a60:	ebc3 0808 	rsb	r8, r3, r8
  400a64:	fb02 8808 	mla	r8, r2, r8, r8

	/** Send pixels blocks => one SPI IT / block */
	blocks = size / LCD_DATA_CACHE_SIZE;
  400a68:	4c15      	ldr	r4, [pc, #84]	; (400ac0 <ili93xx_draw_filled_rectangle+0xb0>)
  400a6a:	fba4 3408 	umull	r3, r4, r4, r8
	while (blocks--) {
  400a6e:	09e4      	lsrs	r4, r4, #7
  400a70:	d007      	beq.n	400a82 <ili93xx_draw_filled_rectangle+0x72>
		ili93xx_write_ram_buffer(g_ul_pixel_cache,
  400a72:	4f14      	ldr	r7, [pc, #80]	; (400ac4 <ili93xx_draw_filled_rectangle+0xb4>)
  400a74:	26f0      	movs	r6, #240	; 0xf0
  400a76:	4d14      	ldr	r5, [pc, #80]	; (400ac8 <ili93xx_draw_filled_rectangle+0xb8>)
  400a78:	4638      	mov	r0, r7
  400a7a:	4631      	mov	r1, r6
  400a7c:	47a8      	blx	r5

	size = (ul_x2 - ul_x1 + 1) * (ul_y2 - ul_y1 + 1);

	/** Send pixels blocks => one SPI IT / block */
	blocks = size / LCD_DATA_CACHE_SIZE;
	while (blocks--) {
  400a7e:	3c01      	subs	r4, #1
  400a80:	d1fa      	bne.n	400a78 <ili93xx_draw_filled_rectangle+0x68>
		ili93xx_write_ram_buffer(g_ul_pixel_cache,
								LCD_DATA_CACHE_SIZE);
	}

	/** Send remaining pixels */
	ili93xx_write_ram_buffer(g_ul_pixel_cache,
  400a82:	490f      	ldr	r1, [pc, #60]	; (400ac0 <ili93xx_draw_filled_rectangle+0xb0>)
  400a84:	fba1 3108 	umull	r3, r1, r1, r8
  400a88:	09c9      	lsrs	r1, r1, #7
  400a8a:	ebc1 1101 	rsb	r1, r1, r1, lsl #4
  400a8e:	480d      	ldr	r0, [pc, #52]	; (400ac4 <ili93xx_draw_filled_rectangle+0xb4>)
  400a90:	eba8 1101 	sub.w	r1, r8, r1, lsl #4
  400a94:	4b0c      	ldr	r3, [pc, #48]	; (400ac8 <ili93xx_draw_filled_rectangle+0xb8>)
  400a96:	4798      	blx	r3
					size % LCD_DATA_CACHE_SIZE);

	/** Reset the refresh window area */
	ili93xx_set_window(0, 0, g_ul_lcd_x_length, g_ul_lcd_y_length);
  400a98:	2000      	movs	r0, #0
  400a9a:	4601      	mov	r1, r0
  400a9c:	4b0b      	ldr	r3, [pc, #44]	; (400acc <ili93xx_draw_filled_rectangle+0xbc>)
  400a9e:	681a      	ldr	r2, [r3, #0]
  400aa0:	4b0b      	ldr	r3, [pc, #44]	; (400ad0 <ili93xx_draw_filled_rectangle+0xc0>)
  400aa2:	681b      	ldr	r3, [r3, #0]
  400aa4:	4c03      	ldr	r4, [pc, #12]	; (400ab4 <ili93xx_draw_filled_rectangle+0xa4>)
  400aa6:	47a0      	blx	r4
}
  400aa8:	b004      	add	sp, #16
  400aaa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400aae:	bf00      	nop
  400ab0:	004004c1 	.word	0x004004c1
  400ab4:	004005e9 	.word	0x004005e9
  400ab8:	0040068d 	.word	0x0040068d
  400abc:	0040039d 	.word	0x0040039d
  400ac0:	88888889 	.word	0x88888889
  400ac4:	200008a0 	.word	0x200008a0
  400ac8:	004003e5 	.word	0x004003e5
  400acc:	20000000 	.word	0x20000000
  400ad0:	20000004 	.word	0x20000004

00400ad4 <ili93xx_draw_string>:
 * \param ul_x X coordinate of string top-left corner.
 * \param ul_y Y coordinate of string top-left corner.
 * \param p_str String to display.
 */
void ili93xx_draw_string(uint32_t ul_x, uint32_t ul_y, const uint8_t *p_str)
{
  400ad4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400ad8:	b085      	sub	sp, #20
  400ada:	9003      	str	r0, [sp, #12]
  400adc:	9202      	str	r2, [sp, #8]
	uint32_t xorg = ul_x;

	while (*p_str != 0) {
  400ade:	7813      	ldrb	r3, [r2, #0]
  400ae0:	2b00      	cmp	r3, #0
  400ae2:	d046      	beq.n	400b72 <ili93xx_draw_string+0x9e>
  400ae4:	468b      	mov	fp, r1
  400ae6:	9001      	str	r0, [sp, #4]
		 * Draw pixel on screen depending on the corresponding bit value
		 * from the charset
		 */
		for (row = 0; row < 8; row++) {
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
				ili93xx_draw_pixel(ul_x + col, ul_y + row);
  400ae8:	f8df 9090 	ldr.w	r9, [pc, #144]	; 400b7c <ili93xx_draw_string+0xa8>
{
	uint32_t xorg = ul_x;

	while (*p_str != 0) {
		/** If newline, jump to the next line (font height + 2) */
		if (*p_str == '\n') {
  400aec:	2b0a      	cmp	r3, #10
  400aee:	d104      	bne.n	400afa <ili93xx_draw_string+0x26>
			ul_y += gfont.height + 2;
  400af0:	f10b 0b10 	add.w	fp, fp, #16
			ul_x = xorg;
  400af4:	9b03      	ldr	r3, [sp, #12]
  400af6:	9301      	str	r3, [sp, #4]
  400af8:	e035      	b.n	400b66 <ili93xx_draw_string+0x92>

	/**
	 * Compute offset according of the specified ASCII character
	 *  Note: the first 32 characters of the ASCII table are not handled
	 */
	offset = ((uint32_t)uc_c - 0x20) * 20;
  400afa:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  400afe:	4e1e      	ldr	r6, [pc, #120]	; (400b78 <ili93xx_draw_string+0xa4>)
  400b00:	eb06 0383 	add.w	r3, r6, r3, lsl #2
  400b04:	f2a3 267f 	subw	r6, r3, #639	; 0x27f
  400b08:	9a01      	ldr	r2, [sp, #4]
  400b0a:	4613      	mov	r3, r2
  400b0c:	330a      	adds	r3, #10
  400b0e:	9300      	str	r3, [sp, #0]
  400b10:	4690      	mov	r8, r2
  400b12:	2407      	movs	r4, #7
  400b14:	4637      	mov	r7, r6
  400b16:	eb0b 0a04 	add.w	sl, fp, r4
  400b1a:	463d      	mov	r5, r7
		/**
		 * Draw pixel on screen depending on the corresponding bit value
		 * from the charset
		 */
		for (row = 0; row < 8; row++) {
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
  400b1c:	f816 3c01 	ldrb.w	r3, [r6, #-1]
  400b20:	4123      	asrs	r3, r4
  400b22:	f013 0f01 	tst.w	r3, #1
  400b26:	d003      	beq.n	400b30 <ili93xx_draw_string+0x5c>
				ili93xx_draw_pixel(ul_x + col, ul_y + row);
  400b28:	4640      	mov	r0, r8
  400b2a:	ebc4 010a 	rsb	r1, r4, sl
  400b2e:	47c8      	blx	r9
  400b30:	3c01      	subs	r4, #1

		/**
		 * Draw pixel on screen depending on the corresponding bit value
		 * from the charset
		 */
		for (row = 0; row < 8; row++) {
  400b32:	f1b4 3fff 	cmp.w	r4, #4294967295
  400b36:	d1f0      	bne.n	400b1a <ili93xx_draw_string+0x46>
  400b38:	2407      	movs	r4, #7
  400b3a:	f10b 070f 	add.w	r7, fp, #15
				ili93xx_draw_pixel(ul_x + col, ul_y + row);
			}
		}

		for (row = 0; row < 6; row++) {
			if ((p_uc_charset10x14[offset1] >> (7 - row)) & 0x1) {
  400b3e:	782b      	ldrb	r3, [r5, #0]
  400b40:	4123      	asrs	r3, r4
  400b42:	f013 0f01 	tst.w	r3, #1
  400b46:	d002      	beq.n	400b4e <ili93xx_draw_string+0x7a>
				ili93xx_draw_pixel(ul_x + col, ul_y + row + 8);
  400b48:	4640      	mov	r0, r8
  400b4a:	1b39      	subs	r1, r7, r4
  400b4c:	47c8      	blx	r9
  400b4e:	3c01      	subs	r4, #1
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
				ili93xx_draw_pixel(ul_x + col, ul_y + row);
			}
		}

		for (row = 0; row < 6; row++) {
  400b50:	2c01      	cmp	r4, #1
  400b52:	d1f4      	bne.n	400b3e <ili93xx_draw_string+0x6a>
  400b54:	3602      	adds	r6, #2
  400b56:	f108 0801 	add.w	r8, r8, #1
	 * Compute offset according of the specified ASCII character
	 *  Note: the first 32 characters of the ASCII table are not handled
	 */
	offset = ((uint32_t)uc_c - 0x20) * 20;

	for (col = 0; col < 10; col++) {
  400b5a:	9b00      	ldr	r3, [sp, #0]
  400b5c:	4598      	cmp	r8, r3
  400b5e:	d1d8      	bne.n	400b12 <ili93xx_draw_string+0x3e>
			/**
			 * Draw the character and place cursor right after (font
			 * width + 2)
			 */
			ili93xx_draw_char(ul_x, ul_y, *p_str);
			ul_x += gfont.width + 2;
  400b60:	9b01      	ldr	r3, [sp, #4]
  400b62:	330c      	adds	r3, #12
  400b64:	9301      	str	r3, [sp, #4]
 */
void ili93xx_draw_string(uint32_t ul_x, uint32_t ul_y, const uint8_t *p_str)
{
	uint32_t xorg = ul_x;

	while (*p_str != 0) {
  400b66:	9a02      	ldr	r2, [sp, #8]
  400b68:	f812 3f01 	ldrb.w	r3, [r2, #1]!
  400b6c:	9202      	str	r2, [sp, #8]
  400b6e:	2b00      	cmp	r3, #0
  400b70:	d1bc      	bne.n	400aec <ili93xx_draw_string+0x18>
			ul_x += gfont.width + 2;
		}

		p_str++;
	}
}
  400b72:	b005      	add	sp, #20
  400b74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  400b78:	00406214 	.word	0x00406214
  400b7c:	00400995 	.word	0x00400995

00400b80 <smc_set_setup_timing>:
 * \param ul_setup_timing Setup timing for NWE, NCS, NRD.
 */
void smc_set_setup_timing(Smc *p_smc, uint32_t ul_cs,
		uint32_t ul_setup_timing)
{
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_SETUP = ul_setup_timing;
  400b80:	0109      	lsls	r1, r1, #4
  400b82:	5042      	str	r2, [r0, r1]
  400b84:	4770      	bx	lr
  400b86:	bf00      	nop

00400b88 <smc_set_pulse_timing>:
 * \param ul_pulse_timing Pulse timing for NWE,NCS,NRD.
 */
void smc_set_pulse_timing(Smc *p_smc, uint32_t ul_cs,
		uint32_t ul_pulse_timing)
{
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_PULSE = ul_pulse_timing;
  400b88:	eb00 1101 	add.w	r1, r0, r1, lsl #4
  400b8c:	604a      	str	r2, [r1, #4]
  400b8e:	4770      	bx	lr

00400b90 <smc_set_cycle_timing>:
 * \param ul_cycle_timing Cycle timing for NWE and NRD.
 */
void smc_set_cycle_timing(Smc *p_smc, uint32_t ul_cs,
		uint32_t ul_cycle_timing)
{
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_CYCLE = ul_cycle_timing;
  400b90:	eb00 1101 	add.w	r1, r0, r1, lsl #4
  400b94:	608a      	str	r2, [r1, #8]
  400b96:	4770      	bx	lr

00400b98 <smc_set_mode>:
 * \param ul_cs Chip select number to be set.
 * \param ul_mode SMC mode.
 */
void smc_set_mode(Smc *p_smc, uint32_t ul_cs, uint32_t ul_mode)
{
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_MODE = ul_mode;
  400b98:	eb00 1101 	add.w	r1, r0, r1, lsl #4
  400b9c:	60ca      	str	r2, [r1, #12]
  400b9e:	4770      	bx	lr

00400ba0 <pio_set_debounce_filter>:
void pio_set_debounce_filter(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_cut_off)
{
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Set Debouncing, 0 bit field no effect */
	p_pio->PIO_IFSCER = ul_mask;
  400ba0:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
	/*
	 * The debouncing filter can filter a pulse of less than 1/2 Period of a
	 * programmable Divided Slow Clock:
	 * Tdiv_slclk = ((DIV+1)*2).Tslow_clock
	 */
	p_pio->PIO_SCDR = PIO_SCDR_DIV((FREQ_SLOW_CLOCK_EXT /
  400ba4:	0052      	lsls	r2, r2, #1
  400ba6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400baa:	fbb3 f2f2 	udiv	r2, r3, r2
  400bae:	3a01      	subs	r2, #1
  400bb0:	f3c2 020d 	ubfx	r2, r2, #0, #14
  400bb4:	f8c0 208c 	str.w	r2, [r0, #140]	; 0x8c
  400bb8:	4770      	bx	lr
  400bba:	bf00      	nop

00400bbc <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  400bbc:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  400bbe:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400bc2:	d02f      	beq.n	400c24 <pio_set_peripheral+0x68>
  400bc4:	d807      	bhi.n	400bd6 <pio_set_peripheral+0x1a>
  400bc6:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400bca:	d014      	beq.n	400bf6 <pio_set_peripheral+0x3a>
  400bcc:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400bd0:	d01e      	beq.n	400c10 <pio_set_peripheral+0x54>
  400bd2:	b939      	cbnz	r1, 400be4 <pio_set_peripheral+0x28>
  400bd4:	4770      	bx	lr
  400bd6:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400bda:	d037      	beq.n	400c4c <pio_set_peripheral+0x90>
  400bdc:	d804      	bhi.n	400be8 <pio_set_peripheral+0x2c>
  400bde:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  400be2:	d029      	beq.n	400c38 <pio_set_peripheral+0x7c>
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  400be4:	6042      	str	r2, [r0, #4]
  400be6:	4770      	bx	lr

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  400be8:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400bec:	d02e      	beq.n	400c4c <pio_set_peripheral+0x90>
  400bee:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400bf2:	d02b      	beq.n	400c4c <pio_set_peripheral+0x90>
  400bf4:	e7f6      	b.n	400be4 <pio_set_peripheral+0x28>
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  400bf6:	b410      	push	{r4}
	p_pio->PIO_IDR = ul_mask;

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400bf8:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400bfa:	6f04      	ldr	r4, [r0, #112]	; 0x70
  400bfc:	43d3      	mvns	r3, r2
  400bfe:	4021      	ands	r1, r4
  400c00:	4019      	ands	r1, r3
  400c02:	6701      	str	r1, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400c04:	6f41      	ldr	r1, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400c06:	6f44      	ldr	r4, [r0, #116]	; 0x74
  400c08:	4021      	ands	r1, r4
  400c0a:	400b      	ands	r3, r1
  400c0c:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400c0e:	e01a      	b.n	400c46 <pio_set_peripheral+0x8a>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400c10:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400c12:	4313      	orrs	r3, r2
  400c14:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400c16:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400c18:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400c1a:	400b      	ands	r3, r1
  400c1c:	ea23 0302 	bic.w	r3, r3, r2
  400c20:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400c22:	e7df      	b.n	400be4 <pio_set_peripheral+0x28>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400c24:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400c26:	6f01      	ldr	r1, [r0, #112]	; 0x70
  400c28:	400b      	ands	r3, r1
  400c2a:	ea23 0302 	bic.w	r3, r3, r2
  400c2e:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400c30:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400c32:	4313      	orrs	r3, r2
  400c34:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400c36:	e7d5      	b.n	400be4 <pio_set_peripheral+0x28>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400c38:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400c3a:	4313      	orrs	r3, r2
  400c3c:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400c3e:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400c40:	4313      	orrs	r3, r2
  400c42:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400c44:	e7ce      	b.n	400be4 <pio_set_peripheral+0x28>
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  400c46:	6042      	str	r2, [r0, #4]
}
  400c48:	f85d 4b04 	ldr.w	r4, [sp], #4
  400c4c:	4770      	bx	lr
  400c4e:	bf00      	nop

00400c50 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  400c50:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400c52:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
  400c56:	bf14      	ite	ne
  400c58:	6641      	strne	r1, [r0, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400c5a:	6601      	streq	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  400c5c:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
  400c60:	bf14      	ite	ne
  400c62:	6201      	strne	r1, [r0, #32]
	} else {
		p_pio->PIO_IFDR = ul_mask;
  400c64:	6241      	streq	r1, [r0, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  400c66:	f012 0f02 	tst.w	r2, #2
  400c6a:	d002      	beq.n	400c72 <pio_set_input+0x22>
		p_pio->PIO_IFSCDR = ul_mask;
  400c6c:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
  400c70:	e004      	b.n	400c7c <pio_set_input+0x2c>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  400c72:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_IFSCER = ul_mask;
  400c76:	bf18      	it	ne
  400c78:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  400c7c:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  400c7e:	6001      	str	r1, [r0, #0]
  400c80:	4770      	bx	lr
  400c82:	bf00      	nop

00400c84 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  400c84:	b410      	push	{r4}
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  400c86:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400c88:	9c01      	ldr	r4, [sp, #4]
  400c8a:	b10c      	cbz	r4, 400c90 <pio_set_output+0xc>
		p_pio->PIO_PUER = ul_mask;
  400c8c:	6641      	str	r1, [r0, #100]	; 0x64
  400c8e:	e000      	b.n	400c92 <pio_set_output+0xe>
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400c90:	6601      	str	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  400c92:	b10b      	cbz	r3, 400c98 <pio_set_output+0x14>
		p_pio->PIO_MDER = ul_mask;
  400c94:	6501      	str	r1, [r0, #80]	; 0x50
  400c96:	e000      	b.n	400c9a <pio_set_output+0x16>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  400c98:	6541      	str	r1, [r0, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  400c9a:	b10a      	cbz	r2, 400ca0 <pio_set_output+0x1c>
		p_pio->PIO_SODR = ul_mask;
  400c9c:	6301      	str	r1, [r0, #48]	; 0x30
  400c9e:	e000      	b.n	400ca2 <pio_set_output+0x1e>
	} else {
		p_pio->PIO_CODR = ul_mask;
  400ca0:	6341      	str	r1, [r0, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  400ca2:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  400ca4:	6001      	str	r1, [r0, #0]
}
  400ca6:	f85d 4b04 	ldr.w	r4, [sp], #4
  400caa:	4770      	bx	lr

00400cac <pio_configure_interrupt>:
 */
void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attr)
{
	/* Configure additional interrupt mode registers. */
	if (ul_attr & PIO_IT_AIME) {
  400cac:	f012 0f10 	tst.w	r2, #16
  400cb0:	d010      	beq.n	400cd4 <pio_configure_interrupt+0x28>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
  400cb2:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0

		/* If bit field of the selected pin is 1, set as
		   Rising Edge/High level detection event. */
		if (ul_attr & PIO_IT_RE_OR_HL) {
  400cb6:	f012 0f20 	tst.w	r2, #32
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
  400cba:	bf14      	ite	ne
  400cbc:	f8c0 10d4 	strne.w	r1, [r0, #212]	; 0xd4
		} else {
			/* Falling Edge or Low Level */
			p_pio->PIO_FELLSR = ul_mask;
  400cc0:	f8c0 10d0 	streq.w	r1, [r0, #208]	; 0xd0
		}

		/* If bit field of the selected pin is 1, set as
		   edge detection source. */
		if (ul_attr & PIO_IT_EDGE) {
  400cc4:	f012 0f40 	tst.w	r2, #64	; 0x40
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
  400cc8:	bf14      	ite	ne
  400cca:	f8c0 10c0 	strne.w	r1, [r0, #192]	; 0xc0
		} else {
			/* Level select */
			p_pio->PIO_LSR = ul_mask;
  400cce:	f8c0 10c4 	streq.w	r1, [r0, #196]	; 0xc4
  400cd2:	4770      	bx	lr
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
  400cd4:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
  400cd8:	4770      	bx	lr
  400cda:	bf00      	nop

00400cdc <pio_enable_interrupt>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_ISR;
  400cdc:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
	p_pio->PIO_IER = ul_mask;
  400cde:	6401      	str	r1, [r0, #64]	; 0x40
  400ce0:	4770      	bx	lr
  400ce2:	bf00      	nop

00400ce4 <pio_get_interrupt_status>:
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  400ce4:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  400ce6:	4770      	bx	lr

00400ce8 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  400ce8:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  400cea:	4770      	bx	lr

00400cec <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
  400cec:	b570      	push	{r4, r5, r6, lr}
  400cee:	b082      	sub	sp, #8
  400cf0:	460d      	mov	r5, r1
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  400cf2:	0943      	lsrs	r3, r0, #5
  400cf4:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  400cf8:	f203 7307 	addw	r3, r3, #1799	; 0x707
  400cfc:	025c      	lsls	r4, r3, #9
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  400cfe:	f001 43f0 	and.w	r3, r1, #2013265920	; 0x78000000
  400d02:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  400d06:	d047      	beq.n	400d98 <pio_configure_pin+0xac>
  400d08:	d809      	bhi.n	400d1e <pio_configure_pin+0x32>
  400d0a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  400d0e:	d021      	beq.n	400d54 <pio_configure_pin+0x68>
  400d10:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  400d14:	d02f      	beq.n	400d76 <pio_configure_pin+0x8a>
  400d16:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  400d1a:	d16f      	bne.n	400dfc <pio_configure_pin+0x110>
  400d1c:	e009      	b.n	400d32 <pio_configure_pin+0x46>
  400d1e:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  400d22:	d055      	beq.n	400dd0 <pio_configure_pin+0xe4>
  400d24:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  400d28:	d052      	beq.n	400dd0 <pio_configure_pin+0xe4>
  400d2a:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  400d2e:	d044      	beq.n	400dba <pio_configure_pin+0xce>
  400d30:	e064      	b.n	400dfc <pio_configure_pin+0x110>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
  400d32:	f000 001f 	and.w	r0, r0, #31
  400d36:	2601      	movs	r6, #1
  400d38:	4086      	lsls	r6, r0
  400d3a:	4620      	mov	r0, r4
  400d3c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400d40:	4632      	mov	r2, r6
  400d42:	4b30      	ldr	r3, [pc, #192]	; (400e04 <pio_configure_pin+0x118>)
  400d44:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400d46:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400d4a:	bf14      	ite	ne
  400d4c:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400d4e:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400d50:	2001      	movs	r0, #1
  400d52:	e054      	b.n	400dfe <pio_configure_pin+0x112>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  400d54:	f000 001f 	and.w	r0, r0, #31
  400d58:	2601      	movs	r6, #1
  400d5a:	4086      	lsls	r6, r0
  400d5c:	4620      	mov	r0, r4
  400d5e:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400d62:	4632      	mov	r2, r6
  400d64:	4b27      	ldr	r3, [pc, #156]	; (400e04 <pio_configure_pin+0x118>)
  400d66:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400d68:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400d6c:	bf14      	ite	ne
  400d6e:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400d70:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400d72:	2001      	movs	r0, #1
  400d74:	e043      	b.n	400dfe <pio_configure_pin+0x112>
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
  400d76:	f000 001f 	and.w	r0, r0, #31
  400d7a:	2601      	movs	r6, #1
  400d7c:	4086      	lsls	r6, r0
  400d7e:	4620      	mov	r0, r4
  400d80:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  400d84:	4632      	mov	r2, r6
  400d86:	4b1f      	ldr	r3, [pc, #124]	; (400e04 <pio_configure_pin+0x118>)
  400d88:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400d8a:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400d8e:	bf14      	ite	ne
  400d90:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400d92:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400d94:	2001      	movs	r0, #1
  400d96:	e032      	b.n	400dfe <pio_configure_pin+0x112>
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
  400d98:	f000 001f 	and.w	r0, r0, #31
  400d9c:	2601      	movs	r6, #1
  400d9e:	4086      	lsls	r6, r0
  400da0:	4620      	mov	r0, r4
  400da2:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  400da6:	4632      	mov	r2, r6
  400da8:	4b16      	ldr	r3, [pc, #88]	; (400e04 <pio_configure_pin+0x118>)
  400daa:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400dac:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400db0:	bf14      	ite	ne
  400db2:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400db4:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400db6:	2001      	movs	r0, #1
  400db8:	e021      	b.n	400dfe <pio_configure_pin+0x112>
				(ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  400dba:	f000 031f 	and.w	r3, r0, #31
  400dbe:	2601      	movs	r6, #1
  400dc0:	4620      	mov	r0, r4
  400dc2:	fa06 f103 	lsl.w	r1, r6, r3
  400dc6:	462a      	mov	r2, r5
  400dc8:	4b0f      	ldr	r3, [pc, #60]	; (400e08 <pio_configure_pin+0x11c>)
  400dca:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
  400dcc:	4630      	mov	r0, r6
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;
  400dce:	e016      	b.n	400dfe <pio_configure_pin+0x112>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  400dd0:	f000 031f 	and.w	r3, r0, #31
  400dd4:	2601      	movs	r6, #1
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  400dd6:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  400dda:	ea05 0106 	and.w	r1, r5, r6
  400dde:	9100      	str	r1, [sp, #0]
  400de0:	4620      	mov	r0, r4
  400de2:	fa06 f103 	lsl.w	r1, r6, r3
  400de6:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  400dea:	bf14      	ite	ne
  400dec:	2200      	movne	r2, #0
  400dee:	2201      	moveq	r2, #1
  400df0:	f3c5 0380 	ubfx	r3, r5, #2, #1
  400df4:	4c05      	ldr	r4, [pc, #20]	; (400e0c <pio_configure_pin+0x120>)
  400df6:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
  400df8:	4630      	mov	r0, r6
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  400dfa:	e000      	b.n	400dfe <pio_configure_pin+0x112>

	default:
		return 0;
  400dfc:	2000      	movs	r0, #0
	}

	return 1;
}
  400dfe:	b002      	add	sp, #8
  400e00:	bd70      	pop	{r4, r5, r6, pc}
  400e02:	bf00      	nop
  400e04:	00400bbd 	.word	0x00400bbd
  400e08:	00400c51 	.word	0x00400c51
  400e0c:	00400c85 	.word	0x00400c85

00400e10 <pio_configure_pin_group>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
  400e10:	b570      	push	{r4, r5, r6, lr}
  400e12:	b082      	sub	sp, #8
  400e14:	4606      	mov	r6, r0
  400e16:	460d      	mov	r5, r1
  400e18:	4614      	mov	r4, r2
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  400e1a:	f002 43f0 	and.w	r3, r2, #2013265920	; 0x78000000
  400e1e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  400e22:	d038      	beq.n	400e96 <pio_configure_pin_group+0x86>
  400e24:	d809      	bhi.n	400e3a <pio_configure_pin_group+0x2a>
  400e26:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  400e2a:	d01c      	beq.n	400e66 <pio_configure_pin_group+0x56>
  400e2c:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  400e30:	d025      	beq.n	400e7e <pio_configure_pin_group+0x6e>
  400e32:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  400e36:	d150      	bne.n	400eda <pio_configure_pin_group+0xca>
  400e38:	e009      	b.n	400e4e <pio_configure_pin_group+0x3e>
  400e3a:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  400e3e:	d03a      	beq.n	400eb6 <pio_configure_pin_group+0xa6>
  400e40:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  400e44:	d037      	beq.n	400eb6 <pio_configure_pin_group+0xa6>
  400e46:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  400e4a:	d030      	beq.n	400eae <pio_configure_pin_group+0x9e>
  400e4c:	e045      	b.n	400eda <pio_configure_pin_group+0xca>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
  400e4e:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400e52:	462a      	mov	r2, r5
  400e54:	4b22      	ldr	r3, [pc, #136]	; (400ee0 <pio_configure_pin_group+0xd0>)
  400e56:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400e58:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  400e5c:	bf14      	ite	ne
  400e5e:	6675      	strne	r5, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400e60:	6635      	streq	r5, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400e62:	2001      	movs	r0, #1
  400e64:	e03a      	b.n	400edc <pio_configure_pin_group+0xcc>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
  400e66:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400e6a:	462a      	mov	r2, r5
  400e6c:	4b1c      	ldr	r3, [pc, #112]	; (400ee0 <pio_configure_pin_group+0xd0>)
  400e6e:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400e70:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  400e74:	bf14      	ite	ne
  400e76:	6675      	strne	r5, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400e78:	6635      	streq	r5, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400e7a:	2001      	movs	r0, #1
  400e7c:	e02e      	b.n	400edc <pio_configure_pin_group+0xcc>
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
  400e7e:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  400e82:	462a      	mov	r2, r5
  400e84:	4b16      	ldr	r3, [pc, #88]	; (400ee0 <pio_configure_pin_group+0xd0>)
  400e86:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400e88:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  400e8c:	bf14      	ite	ne
  400e8e:	6675      	strne	r5, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400e90:	6635      	streq	r5, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400e92:	2001      	movs	r0, #1
  400e94:	e022      	b.n	400edc <pio_configure_pin_group+0xcc>
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, ul_mask);
  400e96:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  400e9a:	462a      	mov	r2, r5
  400e9c:	4b10      	ldr	r3, [pc, #64]	; (400ee0 <pio_configure_pin_group+0xd0>)
  400e9e:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400ea0:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  400ea4:	bf14      	ite	ne
  400ea6:	6675      	strne	r5, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400ea8:	6635      	streq	r5, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400eaa:	2001      	movs	r0, #1
  400eac:	e016      	b.n	400edc <pio_configure_pin_group+0xcc>
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
  400eae:	4b0d      	ldr	r3, [pc, #52]	; (400ee4 <pio_configure_pin_group+0xd4>)
  400eb0:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
  400eb2:	2001      	movs	r0, #1
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;
  400eb4:	e012      	b.n	400edc <pio_configure_pin_group+0xcc>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  400eb6:	f004 5260 	and.w	r2, r4, #939524096	; 0x38000000
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
  400eba:	f004 0301 	and.w	r3, r4, #1
  400ebe:	9300      	str	r3, [sp, #0]
  400ec0:	4630      	mov	r0, r6
  400ec2:	4629      	mov	r1, r5
  400ec4:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  400ec8:	bf14      	ite	ne
  400eca:	2200      	movne	r2, #0
  400ecc:	2201      	moveq	r2, #1
  400ece:	f3c4 0380 	ubfx	r3, r4, #2, #1
  400ed2:	4c05      	ldr	r4, [pc, #20]	; (400ee8 <pio_configure_pin_group+0xd8>)
  400ed4:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
  400ed6:	2001      	movs	r0, #1
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  400ed8:	e000      	b.n	400edc <pio_configure_pin_group+0xcc>

	default:
		return 0;
  400eda:	2000      	movs	r0, #0
	}

	return 1;
}
  400edc:	b002      	add	sp, #8
  400ede:	bd70      	pop	{r4, r5, r6, pc}
  400ee0:	00400bbd 	.word	0x00400bbd
  400ee4:	00400c51 	.word	0x00400c51
  400ee8:	00400c85 	.word	0x00400c85

00400eec <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  400eec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  400ef0:	4681      	mov	r9, r0
  400ef2:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400ef4:	4b12      	ldr	r3, [pc, #72]	; (400f40 <pio_handler_process+0x54>)
  400ef6:	4798      	blx	r3
  400ef8:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  400efa:	4648      	mov	r0, r9
  400efc:	4b11      	ldr	r3, [pc, #68]	; (400f44 <pio_handler_process+0x58>)
  400efe:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  400f00:	4005      	ands	r5, r0
  400f02:	d013      	beq.n	400f2c <pio_handler_process+0x40>
  400f04:	4c10      	ldr	r4, [pc, #64]	; (400f48 <pio_handler_process+0x5c>)
  400f06:	f104 0660 	add.w	r6, r4, #96	; 0x60
		/* Find triggering source */
		i = 0;
		while (status != 0) {
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  400f0a:	6823      	ldr	r3, [r4, #0]
  400f0c:	4543      	cmp	r3, r8
  400f0e:	d108      	bne.n	400f22 <pio_handler_process+0x36>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  400f10:	6861      	ldr	r1, [r4, #4]
  400f12:	4229      	tst	r1, r5
  400f14:	d005      	beq.n	400f22 <pio_handler_process+0x36>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  400f16:	68e3      	ldr	r3, [r4, #12]
  400f18:	4640      	mov	r0, r8
  400f1a:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  400f1c:	6863      	ldr	r3, [r4, #4]
  400f1e:	ea25 0503 	bic.w	r5, r5, r3
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  400f22:	42b4      	cmp	r4, r6
  400f24:	d002      	beq.n	400f2c <pio_handler_process+0x40>
  400f26:	3410      	adds	r4, #16

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
  400f28:	2d00      	cmp	r5, #0
  400f2a:	d1ee      	bne.n	400f0a <pio_handler_process+0x1e>
		}
	}

	/* Check capture events */
#if (SAM3S || SAM4S || SAM4E)
	if (pio_capture_enable_flag) {
  400f2c:	4b07      	ldr	r3, [pc, #28]	; (400f4c <pio_handler_process+0x60>)
  400f2e:	681b      	ldr	r3, [r3, #0]
  400f30:	b123      	cbz	r3, 400f3c <pio_handler_process+0x50>
		if (pio_capture_handler) {
  400f32:	4b07      	ldr	r3, [pc, #28]	; (400f50 <pio_handler_process+0x64>)
  400f34:	681b      	ldr	r3, [r3, #0]
  400f36:	b10b      	cbz	r3, 400f3c <pio_handler_process+0x50>
			pio_capture_handler(p_pio);
  400f38:	4648      	mov	r0, r9
  400f3a:	4798      	blx	r3
  400f3c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  400f40:	00400ce5 	.word	0x00400ce5
  400f44:	00400ce9 	.word	0x00400ce9
  400f48:	20000c6c 	.word	0x20000c6c
  400f4c:	20000d18 	.word	0x20000d18
  400f50:	20000c68 	.word	0x20000c68

00400f54 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  400f54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  400f56:	4c0c      	ldr	r4, [pc, #48]	; (400f88 <pio_handler_set+0x34>)
  400f58:	6824      	ldr	r4, [r4, #0]
  400f5a:	2c06      	cmp	r4, #6
  400f5c:	d811      	bhi.n	400f82 <pio_handler_set+0x2e>
  400f5e:	4615      	mov	r5, r2
		return 1;

	/* Define new source */
	pSource = &(gs_interrupt_sources[gs_ul_nb_sources]);
	pSource->id = ul_id;
  400f60:	4f0a      	ldr	r7, [pc, #40]	; (400f8c <pio_handler_set+0x38>)
  400f62:	0122      	lsls	r2, r4, #4
  400f64:	18be      	adds	r6, r7, r2
  400f66:	50b9      	str	r1, [r7, r2]
	pSource->mask = ul_mask;
  400f68:	6075      	str	r5, [r6, #4]
	pSource->attr = ul_attr;
  400f6a:	60b3      	str	r3, [r6, #8]
	pSource->handler = p_handler;
  400f6c:	9a06      	ldr	r2, [sp, #24]
  400f6e:	60f2      	str	r2, [r6, #12]
	gs_ul_nb_sources++;
  400f70:	3401      	adds	r4, #1
  400f72:	4a05      	ldr	r2, [pc, #20]	; (400f88 <pio_handler_set+0x34>)
  400f74:	6014      	str	r4, [r2, #0]

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  400f76:	4629      	mov	r1, r5
  400f78:	461a      	mov	r2, r3
  400f7a:	4b05      	ldr	r3, [pc, #20]	; (400f90 <pio_handler_set+0x3c>)
  400f7c:	4798      	blx	r3

	return 0;
  400f7e:	2000      	movs	r0, #0
  400f80:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
		return 1;
  400f82:	2001      	movs	r0, #1

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);

	return 0;
}
  400f84:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400f86:	bf00      	nop
  400f88:	20000c64 	.word	0x20000c64
  400f8c:	20000c6c 	.word	0x20000c6c
  400f90:	00400cad 	.word	0x00400cad

00400f94 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  400f94:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  400f96:	4802      	ldr	r0, [pc, #8]	; (400fa0 <PIOA_Handler+0xc>)
  400f98:	210b      	movs	r1, #11
  400f9a:	4b02      	ldr	r3, [pc, #8]	; (400fa4 <PIOA_Handler+0x10>)
  400f9c:	4798      	blx	r3
  400f9e:	bd08      	pop	{r3, pc}
  400fa0:	400e0e00 	.word	0x400e0e00
  400fa4:	00400eed 	.word	0x00400eed

00400fa8 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  400fa8:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  400faa:	4802      	ldr	r0, [pc, #8]	; (400fb4 <PIOB_Handler+0xc>)
  400fac:	210c      	movs	r1, #12
  400fae:	4b02      	ldr	r3, [pc, #8]	; (400fb8 <PIOB_Handler+0x10>)
  400fb0:	4798      	blx	r3
  400fb2:	bd08      	pop	{r3, pc}
  400fb4:	400e1000 	.word	0x400e1000
  400fb8:	00400eed 	.word	0x00400eed

00400fbc <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  400fbc:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  400fbe:	4802      	ldr	r0, [pc, #8]	; (400fc8 <PIOC_Handler+0xc>)
  400fc0:	210d      	movs	r1, #13
  400fc2:	4b02      	ldr	r3, [pc, #8]	; (400fcc <PIOC_Handler+0x10>)
  400fc4:	4798      	blx	r3
  400fc6:	bd08      	pop	{r3, pc}
  400fc8:	400e1200 	.word	0x400e1200
  400fcc:	00400eed 	.word	0x00400eed

00400fd0 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400fd0:	4a18      	ldr	r2, [pc, #96]	; (401034 <pmc_switch_mck_to_pllack+0x64>)
  400fd2:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400fd4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  400fd8:	4318      	orrs	r0, r3
  400fda:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400fdc:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400fde:	f013 0f08 	tst.w	r3, #8
  400fe2:	d003      	beq.n	400fec <pmc_switch_mck_to_pllack+0x1c>
  400fe4:	e009      	b.n	400ffa <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400fe6:	3b01      	subs	r3, #1
  400fe8:	d103      	bne.n	400ff2 <pmc_switch_mck_to_pllack+0x22>
  400fea:	e01e      	b.n	40102a <pmc_switch_mck_to_pllack+0x5a>
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400fec:	f44f 6300 	mov.w	r3, #2048	; 0x800
  400ff0:	4910      	ldr	r1, [pc, #64]	; (401034 <pmc_switch_mck_to_pllack+0x64>)
  400ff2:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400ff4:	f012 0f08 	tst.w	r2, #8
  400ff8:	d0f5      	beq.n	400fe6 <pmc_switch_mck_to_pllack+0x16>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  400ffa:	4a0e      	ldr	r2, [pc, #56]	; (401034 <pmc_switch_mck_to_pllack+0x64>)
  400ffc:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400ffe:	f023 0303 	bic.w	r3, r3, #3
  401002:	f043 0302 	orr.w	r3, r3, #2
  401006:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401008:	6e90      	ldr	r0, [r2, #104]	; 0x68
  40100a:	f010 0008 	ands.w	r0, r0, #8
  40100e:	d004      	beq.n	40101a <pmc_switch_mck_to_pllack+0x4a>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
  401010:	2000      	movs	r0, #0
  401012:	4770      	bx	lr
	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
  401014:	3b01      	subs	r3, #1
  401016:	d103      	bne.n	401020 <pmc_switch_mck_to_pllack+0x50>
  401018:	e009      	b.n	40102e <pmc_switch_mck_to_pllack+0x5e>
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  40101a:	f44f 6300 	mov.w	r3, #2048	; 0x800
  40101e:	4905      	ldr	r1, [pc, #20]	; (401034 <pmc_switch_mck_to_pllack+0x64>)
  401020:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  401022:	f012 0f08 	tst.w	r2, #8
  401026:	d0f5      	beq.n	401014 <pmc_switch_mck_to_pllack+0x44>
  401028:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  40102a:	2001      	movs	r0, #1
  40102c:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  40102e:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  401030:	4770      	bx	lr
  401032:	bf00      	nop
  401034:	400e0400 	.word	0x400e0400

00401038 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  401038:	b138      	cbz	r0, 40104a <pmc_switch_mainck_to_xtal+0x12>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  40103a:	4911      	ldr	r1, [pc, #68]	; (401080 <pmc_switch_mainck_to_xtal+0x48>)
  40103c:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  40103e:	4a11      	ldr	r2, [pc, #68]	; (401084 <pmc_switch_mainck_to_xtal+0x4c>)
  401040:	401a      	ands	r2, r3
  401042:	4b11      	ldr	r3, [pc, #68]	; (401088 <pmc_switch_mainck_to_xtal+0x50>)
  401044:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401046:	620b      	str	r3, [r1, #32]
  401048:	4770      	bx	lr
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  40104a:	4a0d      	ldr	r2, [pc, #52]	; (401080 <pmc_switch_mainck_to_xtal+0x48>)
  40104c:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  40104e:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  401052:	f023 0303 	bic.w	r3, r3, #3
  401056:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  40105a:	f043 0301 	orr.w	r3, r3, #1
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  40105e:	0209      	lsls	r1, r1, #8
  401060:	b289      	uxth	r1, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  401062:	430b      	orrs	r3, r1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401064:	6213      	str	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  401066:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401068:	f013 0f01 	tst.w	r3, #1
  40106c:	d0fb      	beq.n	401066 <pmc_switch_mainck_to_xtal+0x2e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  40106e:	4a04      	ldr	r2, [pc, #16]	; (401080 <pmc_switch_mainck_to_xtal+0x48>)
  401070:	6a13      	ldr	r3, [r2, #32]
  401072:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  401076:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  40107a:	6213      	str	r3, [r2, #32]
  40107c:	4770      	bx	lr
  40107e:	bf00      	nop
  401080:	400e0400 	.word	0x400e0400
  401084:	fec8fffc 	.word	0xfec8fffc
  401088:	01370002 	.word	0x01370002

0040108c <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  40108c:	4b02      	ldr	r3, [pc, #8]	; (401098 <pmc_osc_is_ready_mainck+0xc>)
  40108e:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  401090:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  401094:	4770      	bx	lr
  401096:	bf00      	nop
  401098:	400e0400 	.word	0x400e0400

0040109c <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  40109c:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  4010a0:	4b01      	ldr	r3, [pc, #4]	; (4010a8 <pmc_disable_pllack+0xc>)
  4010a2:	629a      	str	r2, [r3, #40]	; 0x28
  4010a4:	4770      	bx	lr
  4010a6:	bf00      	nop
  4010a8:	400e0400 	.word	0x400e0400

004010ac <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  4010ac:	4b02      	ldr	r3, [pc, #8]	; (4010b8 <pmc_is_locked_pllack+0xc>)
  4010ae:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  4010b0:	f000 0002 	and.w	r0, r0, #2
  4010b4:	4770      	bx	lr
  4010b6:	bf00      	nop
  4010b8:	400e0400 	.word	0x400e0400

004010bc <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  4010bc:	2822      	cmp	r0, #34	; 0x22
  4010be:	d81e      	bhi.n	4010fe <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  4010c0:	281f      	cmp	r0, #31
  4010c2:	d80c      	bhi.n	4010de <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  4010c4:	4b11      	ldr	r3, [pc, #68]	; (40110c <pmc_enable_periph_clk+0x50>)
  4010c6:	699a      	ldr	r2, [r3, #24]
  4010c8:	2301      	movs	r3, #1
  4010ca:	4083      	lsls	r3, r0
  4010cc:	401a      	ands	r2, r3
  4010ce:	4293      	cmp	r3, r2
  4010d0:	d017      	beq.n	401102 <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  4010d2:	2301      	movs	r3, #1
  4010d4:	4083      	lsls	r3, r0
  4010d6:	4a0d      	ldr	r2, [pc, #52]	; (40110c <pmc_enable_periph_clk+0x50>)
  4010d8:	6113      	str	r3, [r2, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  4010da:	2000      	movs	r0, #0
  4010dc:	4770      	bx	lr
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  4010de:	4b0b      	ldr	r3, [pc, #44]	; (40110c <pmc_enable_periph_clk+0x50>)
  4010e0:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  4010e4:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  4010e6:	2301      	movs	r3, #1
  4010e8:	4083      	lsls	r3, r0
  4010ea:	401a      	ands	r2, r3
  4010ec:	4293      	cmp	r3, r2
  4010ee:	d00a      	beq.n	401106 <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  4010f0:	2301      	movs	r3, #1
  4010f2:	4083      	lsls	r3, r0
  4010f4:	4a05      	ldr	r2, [pc, #20]	; (40110c <pmc_enable_periph_clk+0x50>)
  4010f6:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
  4010fa:	2000      	movs	r0, #0
  4010fc:	4770      	bx	lr
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
  4010fe:	2001      	movs	r0, #1
  401100:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  401102:	2000      	movs	r0, #0
  401104:	4770      	bx	lr
  401106:	2000      	movs	r0, #0
}
  401108:	4770      	bx	lr
  40110a:	bf00      	nop
  40110c:	400e0400 	.word	0x400e0400

00401110 <Dummy_Handler>:
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
	while (1) {
	}
  401110:	e7fe      	b.n	401110 <Dummy_Handler>
  401112:	bf00      	nop

00401114 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  401114:	b508      	push	{r3, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc > pDest) {
  401116:	4b20      	ldr	r3, [pc, #128]	; (401198 <Reset_Handler+0x84>)
  401118:	4a20      	ldr	r2, [pc, #128]	; (40119c <Reset_Handler+0x88>)
  40111a:	429a      	cmp	r2, r3
  40111c:	d913      	bls.n	401146 <Reset_Handler+0x32>
		for (; pDest < &_erelocate;) {
  40111e:	4b20      	ldr	r3, [pc, #128]	; (4011a0 <Reset_Handler+0x8c>)
  401120:	4a1d      	ldr	r2, [pc, #116]	; (401198 <Reset_Handler+0x84>)
  401122:	429a      	cmp	r2, r3
  401124:	d21f      	bcs.n	401166 <Reset_Handler+0x52>
  401126:	4611      	mov	r1, r2
  401128:	3204      	adds	r2, #4
  40112a:	3303      	adds	r3, #3
  40112c:	1a9b      	subs	r3, r3, r2
  40112e:	f023 0303 	bic.w	r3, r3, #3
  401132:	3304      	adds	r3, #4
  401134:	4a19      	ldr	r2, [pc, #100]	; (40119c <Reset_Handler+0x88>)
  401136:	4413      	add	r3, r2
			*pDest++ = *pSrc++;
  401138:	f852 0b04 	ldr.w	r0, [r2], #4
  40113c:	f841 0b04 	str.w	r0, [r1], #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc > pDest) {
		for (; pDest < &_erelocate;) {
  401140:	429a      	cmp	r2, r3
  401142:	d1f9      	bne.n	401138 <Reset_Handler+0x24>
  401144:	e00f      	b.n	401166 <Reset_Handler+0x52>
			*pDest++ = *pSrc++;
		}
	} else if (pSrc < pDest) {
  401146:	4b14      	ldr	r3, [pc, #80]	; (401198 <Reset_Handler+0x84>)
  401148:	4a14      	ldr	r2, [pc, #80]	; (40119c <Reset_Handler+0x88>)
  40114a:	429a      	cmp	r2, r3
  40114c:	d20b      	bcs.n	401166 <Reset_Handler+0x52>
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
  40114e:	4b14      	ldr	r3, [pc, #80]	; (4011a0 <Reset_Handler+0x8c>)
  401150:	4a11      	ldr	r2, [pc, #68]	; (401198 <Reset_Handler+0x84>)
  401152:	1a9a      	subs	r2, r3, r2
  401154:	4813      	ldr	r0, [pc, #76]	; (4011a4 <Reset_Handler+0x90>)
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
  401156:	1881      	adds	r1, r0, r2
		pDest = (uint32_t*)((uint32_t)pDest + nb_bytes) - 1;
		for (;nb_bytes;nb_bytes -= 4) {
  401158:	b12a      	cbz	r2, 401166 <Reset_Handler+0x52>
			*pDest-- = *pSrc--;
  40115a:	f851 2904 	ldr.w	r2, [r1], #-4
  40115e:	f843 2d04 	str.w	r2, [r3, #-4]!
		}
	} else if (pSrc < pDest) {
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
		pDest = (uint32_t*)((uint32_t)pDest + nb_bytes) - 1;
		for (;nb_bytes;nb_bytes -= 4) {
  401162:	4281      	cmp	r1, r0
  401164:	d1f9      	bne.n	40115a <Reset_Handler+0x46>

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
  401166:	bf00      	nop
		}
	}
	__NOP();

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  401168:	4b0f      	ldr	r3, [pc, #60]	; (4011a8 <Reset_Handler+0x94>)
  40116a:	4a10      	ldr	r2, [pc, #64]	; (4011ac <Reset_Handler+0x98>)
  40116c:	429a      	cmp	r2, r3
  40116e:	d20b      	bcs.n	401188 <Reset_Handler+0x74>
  401170:	1d13      	adds	r3, r2, #4
  401172:	4a0f      	ldr	r2, [pc, #60]	; (4011b0 <Reset_Handler+0x9c>)
  401174:	1ad2      	subs	r2, r2, r3
  401176:	f022 0203 	bic.w	r2, r2, #3
  40117a:	441a      	add	r2, r3
  40117c:	3b04      	subs	r3, #4
		*pDest++ = 0;
  40117e:	2100      	movs	r1, #0
  401180:	f843 1b04 	str.w	r1, [r3], #4
		}
	}
	__NOP();

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  401184:	4293      	cmp	r3, r2
  401186:	d1fb      	bne.n	401180 <Reset_Handler+0x6c>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc);
  401188:	4b0a      	ldr	r3, [pc, #40]	; (4011b4 <Reset_Handler+0xa0>)
  40118a:	4a0b      	ldr	r2, [pc, #44]	; (4011b8 <Reset_Handler+0xa4>)
  40118c:	609a      	str	r2, [r3, #8]

	/* Initialize the C library */
	__libc_init_array();
  40118e:	4b0b      	ldr	r3, [pc, #44]	; (4011bc <Reset_Handler+0xa8>)
  401190:	4798      	blx	r3

	/* Branch to main function */
	main();
  401192:	4b0b      	ldr	r3, [pc, #44]	; (4011c0 <Reset_Handler+0xac>)
  401194:	4798      	blx	r3

	/* Infinite loop */
	while (1);
  401196:	e7fe      	b.n	401196 <Reset_Handler+0x82>
  401198:	20000000 	.word	0x20000000
  40119c:	00406b64 	.word	0x00406b64
  4011a0:	20000884 	.word	0x20000884
  4011a4:	00406b60 	.word	0x00406b60
  4011a8:	20000d5c 	.word	0x20000d5c
  4011ac:	20000884 	.word	0x20000884
  4011b0:	20000d5f 	.word	0x20000d5f
  4011b4:	e000ed00 	.word	0xe000ed00
  4011b8:	00400000 	.word	0x00400000
  4011bc:	00401ec9 	.word	0x00401ec9
  4011c0:	00401609 	.word	0x00401609

004011c4 <SystemCoreClockUpdate>:
 * \brief Get Core Clock Frequency.
 */
void SystemCoreClockUpdate( void )
{
	/* Determine clock frequency according to clock register values */
	switch ( PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk ) {
  4011c4:	4b3d      	ldr	r3, [pc, #244]	; (4012bc <SystemCoreClockUpdate+0xf8>)
  4011c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4011c8:	f003 0303 	and.w	r3, r3, #3
  4011cc:	2b03      	cmp	r3, #3
  4011ce:	d85d      	bhi.n	40128c <SystemCoreClockUpdate+0xc8>
  4011d0:	e8df f003 	tbb	[pc, r3]
  4011d4:	2b2b0e02 	.word	0x2b2b0e02
	case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
			if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL ) {
  4011d8:	4b39      	ldr	r3, [pc, #228]	; (4012c0 <SystemCoreClockUpdate+0xfc>)
  4011da:	695b      	ldr	r3, [r3, #20]
  4011dc:	f013 0f80 	tst.w	r3, #128	; 0x80
				SystemCoreClock = CHIP_FREQ_XTAL_32K;
  4011e0:	bf14      	ite	ne
  4011e2:	f44f 4200 	movne.w	r2, #32768	; 0x8000
			} else {
				SystemCoreClock = CHIP_FREQ_SLCK_RC;
  4011e6:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  4011ea:	4b36      	ldr	r3, [pc, #216]	; (4012c4 <SystemCoreClockUpdate+0x100>)
  4011ec:	601a      	str	r2, [r3, #0]
  4011ee:	e04d      	b.n	40128c <SystemCoreClockUpdate+0xc8>
			}
		break;
		
	case PMC_MCKR_CSS_MAIN_CLK: /* Main clock */
		if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  4011f0:	4b32      	ldr	r3, [pc, #200]	; (4012bc <SystemCoreClockUpdate+0xf8>)
  4011f2:	6a1b      	ldr	r3, [r3, #32]
  4011f4:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4011f8:	d003      	beq.n	401202 <SystemCoreClockUpdate+0x3e>
			SystemCoreClock = CHIP_FREQ_XTAL;
  4011fa:	4a33      	ldr	r2, [pc, #204]	; (4012c8 <SystemCoreClockUpdate+0x104>)
  4011fc:	4b31      	ldr	r3, [pc, #196]	; (4012c4 <SystemCoreClockUpdate+0x100>)
  4011fe:	601a      	str	r2, [r3, #0]
  401200:	e044      	b.n	40128c <SystemCoreClockUpdate+0xc8>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401202:	4a32      	ldr	r2, [pc, #200]	; (4012cc <SystemCoreClockUpdate+0x108>)
  401204:	4b2f      	ldr	r3, [pc, #188]	; (4012c4 <SystemCoreClockUpdate+0x100>)
  401206:	601a      	str	r2, [r3, #0]
			
			switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  401208:	4b2c      	ldr	r3, [pc, #176]	; (4012bc <SystemCoreClockUpdate+0xf8>)
  40120a:	6a1b      	ldr	r3, [r3, #32]
  40120c:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401210:	2b10      	cmp	r3, #16
  401212:	d002      	beq.n	40121a <SystemCoreClockUpdate+0x56>
  401214:	2b20      	cmp	r3, #32
  401216:	d004      	beq.n	401222 <SystemCoreClockUpdate+0x5e>
  401218:	e038      	b.n	40128c <SystemCoreClockUpdate+0xc8>
			case CKGR_MOR_MOSCRCF_4_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
			break;
			
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  40121a:	4a2d      	ldr	r2, [pc, #180]	; (4012d0 <SystemCoreClockUpdate+0x10c>)
  40121c:	4b29      	ldr	r3, [pc, #164]	; (4012c4 <SystemCoreClockUpdate+0x100>)
  40121e:	601a      	str	r2, [r3, #0]
			break;
  401220:	e034      	b.n	40128c <SystemCoreClockUpdate+0xc8>
			
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  401222:	4a29      	ldr	r2, [pc, #164]	; (4012c8 <SystemCoreClockUpdate+0x104>)
  401224:	4b27      	ldr	r3, [pc, #156]	; (4012c4 <SystemCoreClockUpdate+0x100>)
  401226:	601a      	str	r2, [r3, #0]
			break;
  401228:	e030      	b.n	40128c <SystemCoreClockUpdate+0xc8>
		}
		break;
		
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_PLLB_CLK:	/* PLLB clock */
			if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  40122a:	4b24      	ldr	r3, [pc, #144]	; (4012bc <SystemCoreClockUpdate+0xf8>)
  40122c:	6a1b      	ldr	r3, [r3, #32]
  40122e:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  401232:	d003      	beq.n	40123c <SystemCoreClockUpdate+0x78>
				SystemCoreClock = CHIP_FREQ_XTAL;
  401234:	4a24      	ldr	r2, [pc, #144]	; (4012c8 <SystemCoreClockUpdate+0x104>)
  401236:	4b23      	ldr	r3, [pc, #140]	; (4012c4 <SystemCoreClockUpdate+0x100>)
  401238:	601a      	str	r2, [r3, #0]
  40123a:	e012      	b.n	401262 <SystemCoreClockUpdate+0x9e>
			} else {
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40123c:	4a23      	ldr	r2, [pc, #140]	; (4012cc <SystemCoreClockUpdate+0x108>)
  40123e:	4b21      	ldr	r3, [pc, #132]	; (4012c4 <SystemCoreClockUpdate+0x100>)
  401240:	601a      	str	r2, [r3, #0]
				
				switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  401242:	4b1e      	ldr	r3, [pc, #120]	; (4012bc <SystemCoreClockUpdate+0xf8>)
  401244:	6a1b      	ldr	r3, [r3, #32]
  401246:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40124a:	2b10      	cmp	r3, #16
  40124c:	d002      	beq.n	401254 <SystemCoreClockUpdate+0x90>
  40124e:	2b20      	cmp	r3, #32
  401250:	d004      	beq.n	40125c <SystemCoreClockUpdate+0x98>
  401252:	e006      	b.n	401262 <SystemCoreClockUpdate+0x9e>
				case CKGR_MOR_MOSCRCF_4_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
					break;
				
				case CKGR_MOR_MOSCRCF_8_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  401254:	4a1e      	ldr	r2, [pc, #120]	; (4012d0 <SystemCoreClockUpdate+0x10c>)
  401256:	4b1b      	ldr	r3, [pc, #108]	; (4012c4 <SystemCoreClockUpdate+0x100>)
  401258:	601a      	str	r2, [r3, #0]
					break;
  40125a:	e002      	b.n	401262 <SystemCoreClockUpdate+0x9e>
				
				case CKGR_MOR_MOSCRCF_12_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  40125c:	4a1a      	ldr	r2, [pc, #104]	; (4012c8 <SystemCoreClockUpdate+0x104>)
  40125e:	4b19      	ldr	r3, [pc, #100]	; (4012c4 <SystemCoreClockUpdate+0x100>)
  401260:	601a      	str	r2, [r3, #0]
				default:
					break;
				}
			}
			
			if ( (uint32_t)(PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) ==
  401262:	4b16      	ldr	r3, [pc, #88]	; (4012bc <SystemCoreClockUpdate+0xf8>)
  401264:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401266:	f003 0303 	and.w	r3, r3, #3
  40126a:	2b02      	cmp	r3, #2
					PMC_MCKR_CSS_PLLA_CLK ) {
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
  40126c:	4a13      	ldr	r2, [pc, #76]	; (4012bc <SystemCoreClockUpdate+0xf8>)
  40126e:	bf07      	ittee	eq
  401270:	6a93      	ldreq	r3, [r2, #40]	; 0x28
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
  401272:	6a92      	ldreq	r2, [r2, #40]	; 0x28
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  401274:	6ad3      	ldrne	r3, [r2, #44]	; 0x2c
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  401276:	6ad2      	ldrne	r2, [r2, #44]	; 0x2c
  401278:	4812      	ldr	r0, [pc, #72]	; (4012c4 <SystemCoreClockUpdate+0x100>)
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
						>> CKGR_PLLBR_MULB_Pos) + 1U);
  40127a:	f3c3 410a 	ubfx	r1, r3, #16, #11
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  40127e:	6803      	ldr	r3, [r0, #0]
  401280:	fb01 3303 	mla	r3, r1, r3, r3
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
						>> CKGR_PLLBR_DIVB_Pos));
  401284:	b2d2      	uxtb	r2, r2
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  401286:	fbb3 f3f2 	udiv	r3, r3, r2
  40128a:	6003      	str	r3, [r0, #0]
		
	default:
		break;
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
  40128c:	4b0b      	ldr	r3, [pc, #44]	; (4012bc <SystemCoreClockUpdate+0xf8>)
  40128e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401290:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401294:	2b70      	cmp	r3, #112	; 0x70
  401296:	d107      	bne.n	4012a8 <SystemCoreClockUpdate+0xe4>
		SystemCoreClock /= 3U;
  401298:	4a0a      	ldr	r2, [pc, #40]	; (4012c4 <SystemCoreClockUpdate+0x100>)
  40129a:	6813      	ldr	r3, [r2, #0]
  40129c:	490d      	ldr	r1, [pc, #52]	; (4012d4 <SystemCoreClockUpdate+0x110>)
  40129e:	fba1 1303 	umull	r1, r3, r1, r3
  4012a2:	085b      	lsrs	r3, r3, #1
  4012a4:	6013      	str	r3, [r2, #0]
  4012a6:	4770      	bx	lr
	} else {
		SystemCoreClock >>=
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  4012a8:	4b04      	ldr	r3, [pc, #16]	; (4012bc <SystemCoreClockUpdate+0xf8>)
  4012aa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>=
  4012ac:	4905      	ldr	r1, [pc, #20]	; (4012c4 <SystemCoreClockUpdate+0x100>)
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  4012ae:	f3c2 1202 	ubfx	r2, r2, #4, #3
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>=
  4012b2:	680b      	ldr	r3, [r1, #0]
  4012b4:	40d3      	lsrs	r3, r2
  4012b6:	600b      	str	r3, [r1, #0]
  4012b8:	4770      	bx	lr
  4012ba:	bf00      	nop
  4012bc:	400e0400 	.word	0x400e0400
  4012c0:	400e1410 	.word	0x400e1410
  4012c4:	20000008 	.word	0x20000008
  4012c8:	00b71b00 	.word	0x00b71b00
  4012cc:	003d0900 	.word	0x003d0900
  4012d0:	007a1200 	.word	0x007a1200
  4012d4:	aaaaaaab 	.word	0xaaaaaaab

004012d8 <system_init_flash>:
				}
			}
		}
	}
#else
	if ( ul_clk < CHIP_FREQ_FWS_0 ) {
  4012d8:	4b1a      	ldr	r3, [pc, #104]	; (401344 <system_init_flash+0x6c>)
  4012da:	4298      	cmp	r0, r3
  4012dc:	d807      	bhi.n	4012ee <system_init_flash+0x16>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  4012de:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  4012e2:	4a19      	ldr	r2, [pc, #100]	; (401348 <system_init_flash+0x70>)
  4012e4:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  4012e6:	f502 7200 	add.w	r2, r2, #512	; 0x200
  4012ea:	6013      	str	r3, [r2, #0]
  4012ec:	4770      	bx	lr
	} else {
		if ( ul_clk < CHIP_FREQ_FWS_1 ) {
  4012ee:	4b17      	ldr	r3, [pc, #92]	; (40134c <system_init_flash+0x74>)
  4012f0:	4298      	cmp	r0, r3
  4012f2:	d806      	bhi.n	401302 <system_init_flash+0x2a>
			EFC0->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  4012f4:	4b16      	ldr	r3, [pc, #88]	; (401350 <system_init_flash+0x78>)
  4012f6:	4a14      	ldr	r2, [pc, #80]	; (401348 <system_init_flash+0x70>)
  4012f8:	6013      	str	r3, [r2, #0]
			EFC1->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  4012fa:	f502 7200 	add.w	r2, r2, #512	; 0x200
  4012fe:	6013      	str	r3, [r2, #0]
  401300:	4770      	bx	lr
		} else {
			if ( ul_clk < CHIP_FREQ_FWS_2 ) {
  401302:	4b14      	ldr	r3, [pc, #80]	; (401354 <system_init_flash+0x7c>)
  401304:	4298      	cmp	r0, r3
  401306:	d806      	bhi.n	401316 <system_init_flash+0x3e>
				EFC0->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  401308:	4b13      	ldr	r3, [pc, #76]	; (401358 <system_init_flash+0x80>)
  40130a:	4a0f      	ldr	r2, [pc, #60]	; (401348 <system_init_flash+0x70>)
  40130c:	6013      	str	r3, [r2, #0]
				EFC1->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  40130e:	f502 7200 	add.w	r2, r2, #512	; 0x200
  401312:	6013      	str	r3, [r2, #0]
  401314:	4770      	bx	lr
			} else {
				if ( ul_clk < CHIP_FREQ_FWS_3 ) {
  401316:	4b11      	ldr	r3, [pc, #68]	; (40135c <system_init_flash+0x84>)
  401318:	4298      	cmp	r0, r3
  40131a:	d806      	bhi.n	40132a <system_init_flash+0x52>
					EFC0->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  40131c:	4b10      	ldr	r3, [pc, #64]	; (401360 <system_init_flash+0x88>)
  40131e:	4a0a      	ldr	r2, [pc, #40]	; (401348 <system_init_flash+0x70>)
  401320:	6013      	str	r3, [r2, #0]
					EFC1->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  401322:	f502 7200 	add.w	r2, r2, #512	; 0x200
  401326:	6013      	str	r3, [r2, #0]
  401328:	4770      	bx	lr
				} else {
					if ( ul_clk < CHIP_FREQ_FWS_4 ) {
  40132a:	4b0e      	ldr	r3, [pc, #56]	; (401364 <system_init_flash+0x8c>)
  40132c:	4298      	cmp	r0, r3
						EFC0->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  40132e:	bf94      	ite	ls
  401330:	f04f 2304 	movls.w	r3, #67109888	; 0x4000400
						EFC1->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
					} else {
						EFC0->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  401334:	4b0c      	ldrhi	r3, [pc, #48]	; (401368 <system_init_flash+0x90>)
  401336:	4a04      	ldr	r2, [pc, #16]	; (401348 <system_init_flash+0x70>)
  401338:	6013      	str	r3, [r2, #0]
						EFC1->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  40133a:	f502 7200 	add.w	r2, r2, #512	; 0x200
  40133e:	6013      	str	r3, [r2, #0]
  401340:	4770      	bx	lr
  401342:	bf00      	nop
  401344:	01312cff 	.word	0x01312cff
  401348:	400e0a00 	.word	0x400e0a00
  40134c:	026259ff 	.word	0x026259ff
  401350:	04000100 	.word	0x04000100
  401354:	039386ff 	.word	0x039386ff
  401358:	04000200 	.word	0x04000200
  40135c:	04c4b3ff 	.word	0x04c4b3ff
  401360:	04000300 	.word	0x04000300
  401364:	05f5e0ff 	.word	0x05f5e0ff
  401368:	04000500 	.word	0x04000500

0040136c <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  40136c:	4b09      	ldr	r3, [pc, #36]	; (401394 <_sbrk+0x28>)
  40136e:	681b      	ldr	r3, [r3, #0]
  401370:	b913      	cbnz	r3, 401378 <_sbrk+0xc>
		heap = (unsigned char *)&_end;
  401372:	4a09      	ldr	r2, [pc, #36]	; (401398 <_sbrk+0x2c>)
  401374:	4b07      	ldr	r3, [pc, #28]	; (401394 <_sbrk+0x28>)
  401376:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  401378:	4b06      	ldr	r3, [pc, #24]	; (401394 <_sbrk+0x28>)
  40137a:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  40137c:	181a      	adds	r2, r3, r0
  40137e:	4907      	ldr	r1, [pc, #28]	; (40139c <_sbrk+0x30>)
  401380:	4291      	cmp	r1, r2
  401382:	db04      	blt.n	40138e <_sbrk+0x22>
		return (caddr_t) -1;	
	}

	heap += incr;
  401384:	4610      	mov	r0, r2
  401386:	4a03      	ldr	r2, [pc, #12]	; (401394 <_sbrk+0x28>)
  401388:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  40138a:	4618      	mov	r0, r3
  40138c:	4770      	bx	lr
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;

	if (((int)prev_heap + incr) > ramend) {
		return (caddr_t) -1;	
  40138e:	f04f 30ff 	mov.w	r0, #4294967295
	}

	heap += incr;

	return (caddr_t) prev_heap;
}
  401392:	4770      	bx	lr
  401394:	20000cdc 	.word	0x20000cdc
  401398:	20003d60 	.word	0x20003d60
  40139c:	20027ffc 	.word	0x20027ffc

004013a0 <push_button_handle>:
/************************************************************************/
/* HANDLER                                                              */
/************************************************************************/

static void push_button_handle(uint32_t id, uint32_t mask)
{
  4013a0:	b508      	push	{r3, lr}
	adc_start(ADC);
  4013a2:	4802      	ldr	r0, [pc, #8]	; (4013ac <push_button_handle+0xc>)
  4013a4:	4b02      	ldr	r3, [pc, #8]	; (4013b0 <push_button_handle+0x10>)
  4013a6:	4798      	blx	r3
  4013a8:	bd08      	pop	{r3, pc}
  4013aa:	bf00      	nop
  4013ac:	40038000 	.word	0x40038000
  4013b0:	0040018d 	.word	0x0040018d
  4013b4:	00000000 	.word	0x00000000

004013b8 <ADC_Handler>:

/**
* \brief ADC interrupt handler.
*/
void ADC_Handler(void)
{
  4013b8:	b510      	push	{r4, lr}
	int res=0;
	uint32_t tmp;
	uint32_t status ;

	status = adc_get_status(ADC);
  4013ba:	4811      	ldr	r0, [pc, #68]	; (401400 <ADC_Handler+0x48>)
  4013bc:	4b11      	ldr	r3, [pc, #68]	; (401404 <ADC_Handler+0x4c>)
  4013be:	4798      	blx	r3
	
	/* Checa se a interrupo  devido ao canal 5 */
	if ((status & ADC_ISR_EOC5)) {
  4013c0:	f010 0f20 	tst.w	r0, #32
  4013c4:	d00e      	beq.n	4013e4 <ADC_Handler+0x2c>
		tmp = adc_get_channel_value(ADC, ADC_POT_CHANNEL);
  4013c6:	480e      	ldr	r0, [pc, #56]	; (401400 <ADC_Handler+0x48>)
  4013c8:	2105      	movs	r1, #5
  4013ca:	4b0f      	ldr	r3, [pc, #60]	; (401408 <ADC_Handler+0x50>)
  4013cc:	4798      	blx	r3
		res=2.4421*tmp;
  4013ce:	4b0f      	ldr	r3, [pc, #60]	; (40140c <ADC_Handler+0x54>)
  4013d0:	4798      	blx	r3
  4013d2:	a309      	add	r3, pc, #36	; (adr r3, 4013f8 <ADC_Handler+0x40>)
  4013d4:	e9d3 2300 	ldrd	r2, r3, [r3]
  4013d8:	4c0d      	ldr	r4, [pc, #52]	; (401410 <ADC_Handler+0x58>)
  4013da:	47a0      	blx	r4
  4013dc:	4b0d      	ldr	r3, [pc, #52]	; (401414 <ADC_Handler+0x5c>)
  4013de:	4798      	blx	r3
  4013e0:	4602      	mov	r2, r0
  4013e2:	e000      	b.n	4013e6 <ADC_Handler+0x2e>
/**
* \brief ADC interrupt handler.
*/
void ADC_Handler(void)
{
	int res=0;
  4013e4:	2200      	movs	r2, #0
		tmp = adc_get_channel_value(ADC, ADC_POT_CHANNEL);
		res=2.4421*tmp;

	}

	sprintf(valorAD, "Resistencia: %d", res);
  4013e6:	480c      	ldr	r0, [pc, #48]	; (401418 <ADC_Handler+0x60>)
  4013e8:	490c      	ldr	r1, [pc, #48]	; (40141c <ADC_Handler+0x64>)
  4013ea:	4b0d      	ldr	r3, [pc, #52]	; (401420 <ADC_Handler+0x68>)
  4013ec:	4798      	blx	r3
	flagn = 1;
  4013ee:	2201      	movs	r2, #1
  4013f0:	4b0c      	ldr	r3, [pc, #48]	; (401424 <ADC_Handler+0x6c>)
  4013f2:	601a      	str	r2, [r3, #0]
  4013f4:	bd10      	pop	{r4, pc}
  4013f6:	bf00      	nop
  4013f8:	b98c7e28 	.word	0xb98c7e28
  4013fc:	4003896b 	.word	0x4003896b
  401400:	40038000 	.word	0x40038000
  401404:	004001b1 	.word	0x004001b1
  401408:	0040019d 	.word	0x0040019d
  40140c:	00401969 	.word	0x00401969
  401410:	00401a55 	.word	0x00401a55
  401414:	00401e79 	.word	0x00401e79
  401418:	20000d1c 	.word	0x20000d1c
  40141c:	00406994 	.word	0x00406994
  401420:	00401fb5 	.word	0x00401fb5
  401424:	20000ce0 	.word	0x20000ce0

00401428 <TC0_Handler>:
}


void TC0_Handler(void)
{
  401428:	b500      	push	{lr}
  40142a:	b083      	sub	sp, #12
	volatile uint32_t ul_dummy;

    /****************************************************************
	* Devemos indicar ao TC que a interrupo foi satisfeita.
    ******************************************************************/
	ul_dummy = tc_get_status(TC0,0);
  40142c:	4805      	ldr	r0, [pc, #20]	; (401444 <TC0_Handler+0x1c>)
  40142e:	2100      	movs	r1, #0
  401430:	4b05      	ldr	r3, [pc, #20]	; (401448 <TC0_Handler+0x20>)
  401432:	4798      	blx	r3
  401434:	9001      	str	r0, [sp, #4]

	/* Avoid compiler warning */
	UNUSED(ul_dummy);
  401436:	9b01      	ldr	r3, [sp, #4]

	adc_start(ADC);
  401438:	4804      	ldr	r0, [pc, #16]	; (40144c <TC0_Handler+0x24>)
  40143a:	4b05      	ldr	r3, [pc, #20]	; (401450 <TC0_Handler+0x28>)
  40143c:	4798      	blx	r3

}
  40143e:	b003      	add	sp, #12
  401440:	f85d fb04 	ldr.w	pc, [sp], #4
  401444:	40010000 	.word	0x40010000
  401448:	004001f9 	.word	0x004001f9
  40144c:	40038000 	.word	0x40038000
  401450:	0040018d 	.word	0x0040018d

00401454 <configure_lcd>:
/************************************************************************/
/* CONFIGs                                                              */
/************************************************************************/

void configure_lcd()
{
  401454:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	/** Enable peripheral clock */
	pmc_enable_periph_clk(ID_SMC);
  401458:	200a      	movs	r0, #10
  40145a:	4b1e      	ldr	r3, [pc, #120]	; (4014d4 <configure_lcd+0x80>)
  40145c:	4798      	blx	r3

	/** Configure SMC interface for Lcd */
	smc_set_setup_timing(SMC, ILI93XX_LCD_CS, SMC_SETUP_NWE_SETUP(2)
  40145e:	4c1e      	ldr	r4, [pc, #120]	; (4014d8 <configure_lcd+0x84>)
  401460:	4620      	mov	r0, r4
  401462:	2101      	movs	r1, #1
  401464:	f04f 3202 	mov.w	r2, #33686018	; 0x2020202
  401468:	4b1c      	ldr	r3, [pc, #112]	; (4014dc <configure_lcd+0x88>)
  40146a:	4798      	blx	r3
	| SMC_SETUP_NCS_WR_SETUP(2)
	| SMC_SETUP_NRD_SETUP(2)
	| SMC_SETUP_NCS_RD_SETUP(2));
	smc_set_pulse_timing(SMC, ILI93XX_LCD_CS, SMC_PULSE_NWE_PULSE(4)
  40146c:	4620      	mov	r0, r4
  40146e:	2101      	movs	r1, #1
  401470:	4a1b      	ldr	r2, [pc, #108]	; (4014e0 <configure_lcd+0x8c>)
  401472:	4b1c      	ldr	r3, [pc, #112]	; (4014e4 <configure_lcd+0x90>)
  401474:	4798      	blx	r3
	| SMC_PULSE_NCS_WR_PULSE(4)
	| SMC_PULSE_NRD_PULSE(10)
	| SMC_PULSE_NCS_RD_PULSE(10));
	smc_set_cycle_timing(SMC, ILI93XX_LCD_CS, SMC_CYCLE_NWE_CYCLE(10)
  401476:	4620      	mov	r0, r4
  401478:	2101      	movs	r1, #1
  40147a:	4a1b      	ldr	r2, [pc, #108]	; (4014e8 <configure_lcd+0x94>)
  40147c:	4b1b      	ldr	r3, [pc, #108]	; (4014ec <configure_lcd+0x98>)
  40147e:	4798      	blx	r3
	#if ((!defined(SAM4S)) && (!defined(SAM4E)))
	smc_set_mode(SMC, ILI93XX_LCD_CS, SMC_MODE_READ_MODE
	| SMC_MODE_WRITE_MODE
	| SMC_MODE_DBW_8_BIT);
	#else
	smc_set_mode(SMC, ILI93XX_LCD_CS, SMC_MODE_READ_MODE
  401480:	4620      	mov	r0, r4
  401482:	2101      	movs	r1, #1
  401484:	2203      	movs	r2, #3
  401486:	4b1a      	ldr	r3, [pc, #104]	; (4014f0 <configure_lcd+0x9c>)
  401488:	4798      	blx	r3
	| SMC_MODE_WRITE_MODE);
	#endif
	/** Initialize display parameter */
	g_ili93xx_display_opt.ul_width = ILI93XX_LCD_WIDTH;
  40148a:	4d1a      	ldr	r5, [pc, #104]	; (4014f4 <configure_lcd+0xa0>)
  40148c:	27f0      	movs	r7, #240	; 0xf0
  40148e:	602f      	str	r7, [r5, #0]
	g_ili93xx_display_opt.ul_height = ILI93XX_LCD_HEIGHT;
  401490:	f44f 76a0 	mov.w	r6, #320	; 0x140
  401494:	606e      	str	r6, [r5, #4]
	g_ili93xx_display_opt.foreground_color = COLOR_BLACK;
  401496:	2400      	movs	r4, #0
  401498:	60ac      	str	r4, [r5, #8]
	g_ili93xx_display_opt.background_color = COLOR_WHITE;
  40149a:	f06f 487f 	mvn.w	r8, #4278190080	; 0xff000000
  40149e:	f8c5 800c 	str.w	r8, [r5, #12]

	/** Switch off backlight */
	aat31xx_disable_backlight();
  4014a2:	4b15      	ldr	r3, [pc, #84]	; (4014f8 <configure_lcd+0xa4>)
  4014a4:	4798      	blx	r3

	/** Initialize LCD */
	ili93xx_init(&g_ili93xx_display_opt);
  4014a6:	4628      	mov	r0, r5
  4014a8:	4b14      	ldr	r3, [pc, #80]	; (4014fc <configure_lcd+0xa8>)
  4014aa:	4798      	blx	r3

	/** Set backlight level */
	aat31xx_set_backlight(AAT31XX_AVG_BACKLIGHT_LEVEL);
  4014ac:	2008      	movs	r0, #8
  4014ae:	4b14      	ldr	r3, [pc, #80]	; (401500 <configure_lcd+0xac>)
  4014b0:	4798      	blx	r3

	ili93xx_set_foreground_color(COLOR_WHITE);
  4014b2:	4640      	mov	r0, r8
  4014b4:	4b13      	ldr	r3, [pc, #76]	; (401504 <configure_lcd+0xb0>)
  4014b6:	4798      	blx	r3
	ili93xx_draw_filled_rectangle(0, 0, ILI93XX_LCD_WIDTH,
  4014b8:	4620      	mov	r0, r4
  4014ba:	4621      	mov	r1, r4
  4014bc:	463a      	mov	r2, r7
  4014be:	4633      	mov	r3, r6
  4014c0:	4d11      	ldr	r5, [pc, #68]	; (401508 <configure_lcd+0xb4>)
  4014c2:	47a8      	blx	r5
	ILI93XX_LCD_HEIGHT);
	/** Turn on LCD */
	ili93xx_display_on();
  4014c4:	4b11      	ldr	r3, [pc, #68]	; (40150c <configure_lcd+0xb8>)
  4014c6:	4798      	blx	r3
	ili93xx_set_cursor_position(0, 0);
  4014c8:	4620      	mov	r0, r4
  4014ca:	4621      	mov	r1, r4
  4014cc:	4b10      	ldr	r3, [pc, #64]	; (401510 <configure_lcd+0xbc>)
  4014ce:	4798      	blx	r3
  4014d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4014d4:	004010bd 	.word	0x004010bd
  4014d8:	400e0000 	.word	0x400e0000
  4014dc:	00400b81 	.word	0x00400b81
  4014e0:	0a0a0404 	.word	0x0a0a0404
  4014e4:	00400b89 	.word	0x00400b89
  4014e8:	0016000a 	.word	0x0016000a
  4014ec:	00400b91 	.word	0x00400b91
  4014f0:	00400b99 	.word	0x00400b99
  4014f4:	20000d48 	.word	0x20000d48
  4014f8:	00400379 	.word	0x00400379
  4014fc:	004006b1 	.word	0x004006b1
  401500:	0040031d 	.word	0x0040031d
  401504:	004005d1 	.word	0x004005d1
  401508:	00400a11 	.word	0x00400a11
  40150c:	0040059d 	.word	0x0040059d
  401510:	0040068d 	.word	0x0040068d

00401514 <configure_botao>:
}

void configure_botao(void)
{
  401514:	b530      	push	{r4, r5, lr}
  401516:	b083      	sub	sp, #12
	pmc_enable_periph_clk(PIN_PUSHBUTTON_1_ID);
  401518:	200c      	movs	r0, #12
  40151a:	4b11      	ldr	r3, [pc, #68]	; (401560 <configure_botao+0x4c>)
  40151c:	4798      	blx	r3
	pio_set_input(PIN_PUSHBUTTON_1_PIO, PIN_PUSHBUTTON_1_MASK, PIN_PUSHBUTTON_1_ATTR);
  40151e:	4c11      	ldr	r4, [pc, #68]	; (401564 <configure_botao+0x50>)
  401520:	4620      	mov	r0, r4
  401522:	2108      	movs	r1, #8
  401524:	2259      	movs	r2, #89	; 0x59
  401526:	4b10      	ldr	r3, [pc, #64]	; (401568 <configure_botao+0x54>)
  401528:	4798      	blx	r3
	pio_set_debounce_filter(PIN_PUSHBUTTON_1_PIO, PIN_PUSHBUTTON_1_MASK, 10);
  40152a:	4620      	mov	r0, r4
  40152c:	2108      	movs	r1, #8
  40152e:	220a      	movs	r2, #10
  401530:	4b0e      	ldr	r3, [pc, #56]	; (40156c <configure_botao+0x58>)
  401532:	4798      	blx	r3
	pio_handler_set(PIN_PUSHBUTTON_1_PIO, PIN_PUSHBUTTON_1_ID,PIN_PUSHBUTTON_1_MASK, PIN_PUSHBUTTON_1_ATTR ,push_button_handle);
  401534:	4b0e      	ldr	r3, [pc, #56]	; (401570 <configure_botao+0x5c>)
  401536:	9300      	str	r3, [sp, #0]
  401538:	4620      	mov	r0, r4
  40153a:	210c      	movs	r1, #12
  40153c:	2208      	movs	r2, #8
  40153e:	2359      	movs	r3, #89	; 0x59
  401540:	4d0c      	ldr	r5, [pc, #48]	; (401574 <configure_botao+0x60>)
  401542:	47a8      	blx	r5
	pio_enable_interrupt(PIN_PUSHBUTTON_1_PIO, PIN_PUSHBUTTON_1_MASK);
  401544:	4620      	mov	r0, r4
  401546:	2108      	movs	r1, #8
  401548:	4b0b      	ldr	r3, [pc, #44]	; (401578 <configure_botao+0x64>)
  40154a:	4798      	blx	r3
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  40154c:	4b0b      	ldr	r3, [pc, #44]	; (40157c <configure_botao+0x68>)
  40154e:	2200      	movs	r2, #0
  401550:	f883 230c 	strb.w	r2, [r3, #780]	; 0x30c
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  401554:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  401558:	601a      	str	r2, [r3, #0]
	NVIC_SetPriority((IRQn_Type) PIN_PUSHBUTTON_1_ID, 0);
	NVIC_EnableIRQ((IRQn_Type) PIN_PUSHBUTTON_1_ID);
}
  40155a:	b003      	add	sp, #12
  40155c:	bd30      	pop	{r4, r5, pc}
  40155e:	bf00      	nop
  401560:	004010bd 	.word	0x004010bd
  401564:	400e1000 	.word	0x400e1000
  401568:	00400c51 	.word	0x00400c51
  40156c:	00400ba1 	.word	0x00400ba1
  401570:	004013a1 	.word	0x004013a1
  401574:	00400f55 	.word	0x00400f55
  401578:	00400cdd 	.word	0x00400cdd
  40157c:	e000e100 	.word	0xe000e100

00401580 <configure_adc>:
	NVIC_EnableIRQ(ID_TC0);
	tc_start(TC0,0);
}

void configure_adc(void)
{
  401580:	b538      	push	{r3, r4, r5, lr}
	/* Enable peripheral clock. */
	pmc_enable_periph_clk(ID_ADC);
  401582:	201d      	movs	r0, #29
  401584:	4b14      	ldr	r3, [pc, #80]	; (4015d8 <configure_adc+0x58>)
  401586:	4798      	blx	r3
	*/
	/* Formula:
	*     Startup  Time = startup value / ADCClock
	*     Startup time = 64 / 6.4MHz = 10 us
	*/
	adc_init(ADC, sysclk_get_cpu_hz(), 6400000, STARTUP_TIME);
  401588:	4c14      	ldr	r4, [pc, #80]	; (4015dc <configure_adc+0x5c>)
  40158a:	4620      	mov	r0, r4
  40158c:	4914      	ldr	r1, [pc, #80]	; (4015e0 <configure_adc+0x60>)
  40158e:	4a15      	ldr	r2, [pc, #84]	; (4015e4 <configure_adc+0x64>)
  401590:	f44f 2380 	mov.w	r3, #262144	; 0x40000
  401594:	4d14      	ldr	r5, [pc, #80]	; (4015e8 <configure_adc+0x68>)
  401596:	47a8      	blx	r5
	*
	*     Transfer Time = (1 * 2 + 3) / 6.4MHz = 781 ns
	*     Tracking Time = (1 + 1) / 6.4MHz = 312 ns
	*     Settling Time = 3 / 6.4MHz = 469 ns
	*/
	adc_configure_timing(ADC, TRACKING_TIME	, ADC_SETTLING_TIME_3, TRANSFER_PERIOD);
  401598:	4620      	mov	r0, r4
  40159a:	2101      	movs	r1, #1
  40159c:	f44f 1240 	mov.w	r2, #3145728	; 0x300000
  4015a0:	460b      	mov	r3, r1
  4015a2:	4d12      	ldr	r5, [pc, #72]	; (4015ec <configure_adc+0x6c>)
  4015a4:	47a8      	blx	r5

	adc_configure_trigger(ADC, ADC_TRIG_SW, 0);
  4015a6:	4620      	mov	r0, r4
  4015a8:	2100      	movs	r1, #0
  4015aa:	460a      	mov	r2, r1
  4015ac:	4b10      	ldr	r3, [pc, #64]	; (4015f0 <configure_adc+0x70>)
  4015ae:	4798      	blx	r3

	//adc_check(ADC, sysclk_get_cpu_hz());

	/* Enable channel for potentiometer. */
	adc_enable_channel(ADC, ADC_POT_CHANNEL);
  4015b0:	4620      	mov	r0, r4
  4015b2:	2105      	movs	r1, #5
  4015b4:	4b0f      	ldr	r3, [pc, #60]	; (4015f4 <configure_adc+0x74>)
  4015b6:	4798      	blx	r3

	/* Enable the temperature sensor. */
	adc_enable_ts(ADC);
  4015b8:	4620      	mov	r0, r4
  4015ba:	4b0f      	ldr	r3, [pc, #60]	; (4015f8 <configure_adc+0x78>)
  4015bc:	4798      	blx	r3
  4015be:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  4015c2:	4b0e      	ldr	r3, [pc, #56]	; (4015fc <configure_adc+0x7c>)
  4015c4:	601a      	str	r2, [r3, #0]

	/* Enable ADC interrupt. */
	NVIC_EnableIRQ(ADC_IRQn);

	/* Start conversion. */
	adc_start(ADC);
  4015c6:	4620      	mov	r0, r4
  4015c8:	4b0d      	ldr	r3, [pc, #52]	; (401600 <configure_adc+0x80>)
  4015ca:	4798      	blx	r3
	//adc_read_buffer(ADC, gs_s_adc_values, BUFFER_SIZE);

	//adc_get_channel_value(ADC, ADC_POT_CHANNEL);

	/* Enable PDC channel interrupt. */
	adc_enable_interrupt(ADC, ADC_ISR_EOC5);
  4015cc:	4620      	mov	r0, r4
  4015ce:	2120      	movs	r1, #32
  4015d0:	4b0c      	ldr	r3, [pc, #48]	; (401604 <configure_adc+0x84>)
  4015d2:	4798      	blx	r3
  4015d4:	bd38      	pop	{r3, r4, r5, pc}
  4015d6:	bf00      	nop
  4015d8:	004010bd 	.word	0x004010bd
  4015dc:	40038000 	.word	0x40038000
  4015e0:	07270e00 	.word	0x07270e00
  4015e4:	0061a800 	.word	0x0061a800
  4015e8:	00400129 	.word	0x00400129
  4015ec:	0040016d 	.word	0x0040016d
  4015f0:	0040015d 	.word	0x0040015d
  4015f4:	00400195 	.word	0x00400195
  4015f8:	004001b5 	.word	0x004001b5
  4015fc:	e000e100 	.word	0xe000e100
  401600:	0040018d 	.word	0x0040018d
  401604:	004001ad 	.word	0x004001ad

00401608 <main>:
/************************************************************************/
/* MAIN                                                                 */
/************************************************************************/

int main(void)
{
  401608:	b508      	push	{r3, lr}
	sysclk_init();
  40160a:	4b24      	ldr	r3, [pc, #144]	; (40169c <main+0x94>)
  40160c:	4798      	blx	r3
	board_init();
  40160e:	4b24      	ldr	r3, [pc, #144]	; (4016a0 <main+0x98>)
  401610:	4798      	blx	r3

	configure_lcd();
  401612:	4b24      	ldr	r3, [pc, #144]	; (4016a4 <main+0x9c>)
  401614:	4798      	blx	r3
	configure_botao();
  401616:	4b24      	ldr	r3, [pc, #144]	; (4016a8 <main+0xa0>)
  401618:	4798      	blx	r3
	configure_adc();
  40161a:	4b24      	ldr	r3, [pc, #144]	; (4016ac <main+0xa4>)
  40161c:	4798      	blx	r3
}

static void configure_tc(void)
{
	uint32_t ul_sysclk = sysclk_get_cpu_hz();
	pmc_enable_periph_clk(ID_TC0);
  40161e:	2017      	movs	r0, #23
  401620:	4b23      	ldr	r3, [pc, #140]	; (4016b0 <main+0xa8>)
  401622:	4798      	blx	r3
	tc_init(TC0,0,TC_CMR_TCCLKS_TIMER_CLOCK5 |TC_CMR_CPCTRG);
  401624:	4c23      	ldr	r4, [pc, #140]	; (4016b4 <main+0xac>)
  401626:	4620      	mov	r0, r4
  401628:	2100      	movs	r1, #0
  40162a:	f244 0204 	movw	r2, #16388	; 0x4004
  40162e:	4b22      	ldr	r3, [pc, #136]	; (4016b8 <main+0xb0>)
  401630:	4798      	blx	r3
	tc_write_rc(TC0,0,32000);
  401632:	4620      	mov	r0, r4
  401634:	2100      	movs	r1, #0
  401636:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
  40163a:	4b20      	ldr	r3, [pc, #128]	; (4016bc <main+0xb4>)
  40163c:	4798      	blx	r3
	tc_enable_interrupt(TC0,0,TC_IER_CPCS);
  40163e:	4620      	mov	r0, r4
  401640:	2100      	movs	r1, #0
  401642:	2210      	movs	r2, #16
  401644:	4b1e      	ldr	r3, [pc, #120]	; (4016c0 <main+0xb8>)
  401646:	4798      	blx	r3
  401648:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
  40164c:	4b1d      	ldr	r3, [pc, #116]	; (4016c4 <main+0xbc>)
  40164e:	601a      	str	r2, [r3, #0]
	NVIC_EnableIRQ(ID_TC0);
	tc_start(TC0,0);
  401650:	4620      	mov	r0, r4
  401652:	2100      	movs	r1, #0
  401654:	4b1c      	ldr	r3, [pc, #112]	; (4016c8 <main+0xc0>)
  401656:	4798      	blx	r3
	configure_botao();
	configure_adc();
	configure_tc();

	/** Draw text, image and basic shapes on the LCD */
	ili93xx_set_foreground_color(COLOR_BLACK);
  401658:	2000      	movs	r0, #0
  40165a:	4b1c      	ldr	r3, [pc, #112]	; (4016cc <main+0xc4>)
  40165c:	4798      	blx	r3
	ili93xx_draw_string(10, 20, (uint8_t *)"14 - ADC");
  40165e:	200a      	movs	r0, #10
  401660:	2114      	movs	r1, #20
  401662:	4a1b      	ldr	r2, [pc, #108]	; (4016d0 <main+0xc8>)
  401664:	4b1b      	ldr	r3, [pc, #108]	; (4016d4 <main+0xcc>)
  401666:	4798      	blx	r3

	while (1) {
		if(flagn==1)
  401668:	4d1b      	ldr	r5, [pc, #108]	; (4016d8 <main+0xd0>)
		{
			ili93xx_set_foreground_color(COLOR_WHITE);
  40166a:	4c18      	ldr	r4, [pc, #96]	; (4016cc <main+0xc4>)
			ili93xx_draw_filled_rectangle(0,95,240,130);
  40166c:	4e1b      	ldr	r6, [pc, #108]	; (4016dc <main+0xd4>)
	/** Draw text, image and basic shapes on the LCD */
	ili93xx_set_foreground_color(COLOR_BLACK);
	ili93xx_draw_string(10, 20, (uint8_t *)"14 - ADC");

	while (1) {
		if(flagn==1)
  40166e:	682b      	ldr	r3, [r5, #0]
  401670:	2b01      	cmp	r3, #1
  401672:	d1fd      	bne.n	401670 <main+0x68>
		{
			ili93xx_set_foreground_color(COLOR_WHITE);
  401674:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
  401678:	47a0      	blx	r4
			ili93xx_draw_filled_rectangle(0,95,240,130);
  40167a:	2000      	movs	r0, #0
  40167c:	215f      	movs	r1, #95	; 0x5f
  40167e:	22f0      	movs	r2, #240	; 0xf0
  401680:	2382      	movs	r3, #130	; 0x82
  401682:	47b0      	blx	r6
			
			ili93xx_set_foreground_color(COLOR_RED);
  401684:	f44f 007f 	mov.w	r0, #16711680	; 0xff0000
  401688:	47a0      	blx	r4
			ili93xx_draw_string(10, 110, valorAD);
  40168a:	200a      	movs	r0, #10
  40168c:	216e      	movs	r1, #110	; 0x6e
  40168e:	4a14      	ldr	r2, [pc, #80]	; (4016e0 <main+0xd8>)
  401690:	4b10      	ldr	r3, [pc, #64]	; (4016d4 <main+0xcc>)
  401692:	4798      	blx	r3
			flagn = 0;
  401694:	2300      	movs	r3, #0
  401696:	602b      	str	r3, [r5, #0]
  401698:	e7e9      	b.n	40166e <main+0x66>
  40169a:	bf00      	nop
  40169c:	00400201 	.word	0x00400201
  4016a0:	00400265 	.word	0x00400265
  4016a4:	00401455 	.word	0x00401455
  4016a8:	00401515 	.word	0x00401515
  4016ac:	00401581 	.word	0x00401581
  4016b0:	004010bd 	.word	0x004010bd
  4016b4:	40010000 	.word	0x40010000
  4016b8:	004001c5 	.word	0x004001c5
  4016bc:	004001e9 	.word	0x004001e9
  4016c0:	004001f1 	.word	0x004001f1
  4016c4:	e000e100 	.word	0xe000e100
  4016c8:	004001e1 	.word	0x004001e1
  4016cc:	004005d1 	.word	0x004005d1
  4016d0:	004069a4 	.word	0x004069a4
  4016d4:	00400ad5 	.word	0x00400ad5
  4016d8:	20000ce0 	.word	0x20000ce0
  4016dc:	00400a11 	.word	0x00400a11
  4016e0:	20000d1c 	.word	0x20000d1c

004016e4 <__aeabi_drsub>:
  4016e4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  4016e8:	e002      	b.n	4016f0 <__adddf3>
  4016ea:	bf00      	nop

004016ec <__aeabi_dsub>:
  4016ec:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

004016f0 <__adddf3>:
  4016f0:	b530      	push	{r4, r5, lr}
  4016f2:	ea4f 0441 	mov.w	r4, r1, lsl #1
  4016f6:	ea4f 0543 	mov.w	r5, r3, lsl #1
  4016fa:	ea94 0f05 	teq	r4, r5
  4016fe:	bf08      	it	eq
  401700:	ea90 0f02 	teqeq	r0, r2
  401704:	bf1f      	itttt	ne
  401706:	ea54 0c00 	orrsne.w	ip, r4, r0
  40170a:	ea55 0c02 	orrsne.w	ip, r5, r2
  40170e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  401712:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  401716:	f000 80e2 	beq.w	4018de <__adddf3+0x1ee>
  40171a:	ea4f 5454 	mov.w	r4, r4, lsr #21
  40171e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  401722:	bfb8      	it	lt
  401724:	426d      	neglt	r5, r5
  401726:	dd0c      	ble.n	401742 <__adddf3+0x52>
  401728:	442c      	add	r4, r5
  40172a:	ea80 0202 	eor.w	r2, r0, r2
  40172e:	ea81 0303 	eor.w	r3, r1, r3
  401732:	ea82 0000 	eor.w	r0, r2, r0
  401736:	ea83 0101 	eor.w	r1, r3, r1
  40173a:	ea80 0202 	eor.w	r2, r0, r2
  40173e:	ea81 0303 	eor.w	r3, r1, r3
  401742:	2d36      	cmp	r5, #54	; 0x36
  401744:	bf88      	it	hi
  401746:	bd30      	pophi	{r4, r5, pc}
  401748:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  40174c:	ea4f 3101 	mov.w	r1, r1, lsl #12
  401750:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  401754:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  401758:	d002      	beq.n	401760 <__adddf3+0x70>
  40175a:	4240      	negs	r0, r0
  40175c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  401760:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  401764:	ea4f 3303 	mov.w	r3, r3, lsl #12
  401768:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  40176c:	d002      	beq.n	401774 <__adddf3+0x84>
  40176e:	4252      	negs	r2, r2
  401770:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  401774:	ea94 0f05 	teq	r4, r5
  401778:	f000 80a7 	beq.w	4018ca <__adddf3+0x1da>
  40177c:	f1a4 0401 	sub.w	r4, r4, #1
  401780:	f1d5 0e20 	rsbs	lr, r5, #32
  401784:	db0d      	blt.n	4017a2 <__adddf3+0xb2>
  401786:	fa02 fc0e 	lsl.w	ip, r2, lr
  40178a:	fa22 f205 	lsr.w	r2, r2, r5
  40178e:	1880      	adds	r0, r0, r2
  401790:	f141 0100 	adc.w	r1, r1, #0
  401794:	fa03 f20e 	lsl.w	r2, r3, lr
  401798:	1880      	adds	r0, r0, r2
  40179a:	fa43 f305 	asr.w	r3, r3, r5
  40179e:	4159      	adcs	r1, r3
  4017a0:	e00e      	b.n	4017c0 <__adddf3+0xd0>
  4017a2:	f1a5 0520 	sub.w	r5, r5, #32
  4017a6:	f10e 0e20 	add.w	lr, lr, #32
  4017aa:	2a01      	cmp	r2, #1
  4017ac:	fa03 fc0e 	lsl.w	ip, r3, lr
  4017b0:	bf28      	it	cs
  4017b2:	f04c 0c02 	orrcs.w	ip, ip, #2
  4017b6:	fa43 f305 	asr.w	r3, r3, r5
  4017ba:	18c0      	adds	r0, r0, r3
  4017bc:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  4017c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4017c4:	d507      	bpl.n	4017d6 <__adddf3+0xe6>
  4017c6:	f04f 0e00 	mov.w	lr, #0
  4017ca:	f1dc 0c00 	rsbs	ip, ip, #0
  4017ce:	eb7e 0000 	sbcs.w	r0, lr, r0
  4017d2:	eb6e 0101 	sbc.w	r1, lr, r1
  4017d6:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  4017da:	d31b      	bcc.n	401814 <__adddf3+0x124>
  4017dc:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  4017e0:	d30c      	bcc.n	4017fc <__adddf3+0x10c>
  4017e2:	0849      	lsrs	r1, r1, #1
  4017e4:	ea5f 0030 	movs.w	r0, r0, rrx
  4017e8:	ea4f 0c3c 	mov.w	ip, ip, rrx
  4017ec:	f104 0401 	add.w	r4, r4, #1
  4017f0:	ea4f 5244 	mov.w	r2, r4, lsl #21
  4017f4:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  4017f8:	f080 809a 	bcs.w	401930 <__adddf3+0x240>
  4017fc:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  401800:	bf08      	it	eq
  401802:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  401806:	f150 0000 	adcs.w	r0, r0, #0
  40180a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40180e:	ea41 0105 	orr.w	r1, r1, r5
  401812:	bd30      	pop	{r4, r5, pc}
  401814:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  401818:	4140      	adcs	r0, r0
  40181a:	eb41 0101 	adc.w	r1, r1, r1
  40181e:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  401822:	f1a4 0401 	sub.w	r4, r4, #1
  401826:	d1e9      	bne.n	4017fc <__adddf3+0x10c>
  401828:	f091 0f00 	teq	r1, #0
  40182c:	bf04      	itt	eq
  40182e:	4601      	moveq	r1, r0
  401830:	2000      	moveq	r0, #0
  401832:	fab1 f381 	clz	r3, r1
  401836:	bf08      	it	eq
  401838:	3320      	addeq	r3, #32
  40183a:	f1a3 030b 	sub.w	r3, r3, #11
  40183e:	f1b3 0220 	subs.w	r2, r3, #32
  401842:	da0c      	bge.n	40185e <__adddf3+0x16e>
  401844:	320c      	adds	r2, #12
  401846:	dd08      	ble.n	40185a <__adddf3+0x16a>
  401848:	f102 0c14 	add.w	ip, r2, #20
  40184c:	f1c2 020c 	rsb	r2, r2, #12
  401850:	fa01 f00c 	lsl.w	r0, r1, ip
  401854:	fa21 f102 	lsr.w	r1, r1, r2
  401858:	e00c      	b.n	401874 <__adddf3+0x184>
  40185a:	f102 0214 	add.w	r2, r2, #20
  40185e:	bfd8      	it	le
  401860:	f1c2 0c20 	rsble	ip, r2, #32
  401864:	fa01 f102 	lsl.w	r1, r1, r2
  401868:	fa20 fc0c 	lsr.w	ip, r0, ip
  40186c:	bfdc      	itt	le
  40186e:	ea41 010c 	orrle.w	r1, r1, ip
  401872:	4090      	lslle	r0, r2
  401874:	1ae4      	subs	r4, r4, r3
  401876:	bfa2      	ittt	ge
  401878:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  40187c:	4329      	orrge	r1, r5
  40187e:	bd30      	popge	{r4, r5, pc}
  401880:	ea6f 0404 	mvn.w	r4, r4
  401884:	3c1f      	subs	r4, #31
  401886:	da1c      	bge.n	4018c2 <__adddf3+0x1d2>
  401888:	340c      	adds	r4, #12
  40188a:	dc0e      	bgt.n	4018aa <__adddf3+0x1ba>
  40188c:	f104 0414 	add.w	r4, r4, #20
  401890:	f1c4 0220 	rsb	r2, r4, #32
  401894:	fa20 f004 	lsr.w	r0, r0, r4
  401898:	fa01 f302 	lsl.w	r3, r1, r2
  40189c:	ea40 0003 	orr.w	r0, r0, r3
  4018a0:	fa21 f304 	lsr.w	r3, r1, r4
  4018a4:	ea45 0103 	orr.w	r1, r5, r3
  4018a8:	bd30      	pop	{r4, r5, pc}
  4018aa:	f1c4 040c 	rsb	r4, r4, #12
  4018ae:	f1c4 0220 	rsb	r2, r4, #32
  4018b2:	fa20 f002 	lsr.w	r0, r0, r2
  4018b6:	fa01 f304 	lsl.w	r3, r1, r4
  4018ba:	ea40 0003 	orr.w	r0, r0, r3
  4018be:	4629      	mov	r1, r5
  4018c0:	bd30      	pop	{r4, r5, pc}
  4018c2:	fa21 f004 	lsr.w	r0, r1, r4
  4018c6:	4629      	mov	r1, r5
  4018c8:	bd30      	pop	{r4, r5, pc}
  4018ca:	f094 0f00 	teq	r4, #0
  4018ce:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  4018d2:	bf06      	itte	eq
  4018d4:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  4018d8:	3401      	addeq	r4, #1
  4018da:	3d01      	subne	r5, #1
  4018dc:	e74e      	b.n	40177c <__adddf3+0x8c>
  4018de:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  4018e2:	bf18      	it	ne
  4018e4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  4018e8:	d029      	beq.n	40193e <__adddf3+0x24e>
  4018ea:	ea94 0f05 	teq	r4, r5
  4018ee:	bf08      	it	eq
  4018f0:	ea90 0f02 	teqeq	r0, r2
  4018f4:	d005      	beq.n	401902 <__adddf3+0x212>
  4018f6:	ea54 0c00 	orrs.w	ip, r4, r0
  4018fa:	bf04      	itt	eq
  4018fc:	4619      	moveq	r1, r3
  4018fe:	4610      	moveq	r0, r2
  401900:	bd30      	pop	{r4, r5, pc}
  401902:	ea91 0f03 	teq	r1, r3
  401906:	bf1e      	ittt	ne
  401908:	2100      	movne	r1, #0
  40190a:	2000      	movne	r0, #0
  40190c:	bd30      	popne	{r4, r5, pc}
  40190e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  401912:	d105      	bne.n	401920 <__adddf3+0x230>
  401914:	0040      	lsls	r0, r0, #1
  401916:	4149      	adcs	r1, r1
  401918:	bf28      	it	cs
  40191a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  40191e:	bd30      	pop	{r4, r5, pc}
  401920:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  401924:	bf3c      	itt	cc
  401926:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  40192a:	bd30      	popcc	{r4, r5, pc}
  40192c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  401930:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  401934:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  401938:	f04f 0000 	mov.w	r0, #0
  40193c:	bd30      	pop	{r4, r5, pc}
  40193e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  401942:	bf1a      	itte	ne
  401944:	4619      	movne	r1, r3
  401946:	4610      	movne	r0, r2
  401948:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  40194c:	bf1c      	itt	ne
  40194e:	460b      	movne	r3, r1
  401950:	4602      	movne	r2, r0
  401952:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  401956:	bf06      	itte	eq
  401958:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  40195c:	ea91 0f03 	teqeq	r1, r3
  401960:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  401964:	bd30      	pop	{r4, r5, pc}
  401966:	bf00      	nop

00401968 <__aeabi_ui2d>:
  401968:	f090 0f00 	teq	r0, #0
  40196c:	bf04      	itt	eq
  40196e:	2100      	moveq	r1, #0
  401970:	4770      	bxeq	lr
  401972:	b530      	push	{r4, r5, lr}
  401974:	f44f 6480 	mov.w	r4, #1024	; 0x400
  401978:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40197c:	f04f 0500 	mov.w	r5, #0
  401980:	f04f 0100 	mov.w	r1, #0
  401984:	e750      	b.n	401828 <__adddf3+0x138>
  401986:	bf00      	nop

00401988 <__aeabi_i2d>:
  401988:	f090 0f00 	teq	r0, #0
  40198c:	bf04      	itt	eq
  40198e:	2100      	moveq	r1, #0
  401990:	4770      	bxeq	lr
  401992:	b530      	push	{r4, r5, lr}
  401994:	f44f 6480 	mov.w	r4, #1024	; 0x400
  401998:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40199c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  4019a0:	bf48      	it	mi
  4019a2:	4240      	negmi	r0, r0
  4019a4:	f04f 0100 	mov.w	r1, #0
  4019a8:	e73e      	b.n	401828 <__adddf3+0x138>
  4019aa:	bf00      	nop

004019ac <__aeabi_f2d>:
  4019ac:	0042      	lsls	r2, r0, #1
  4019ae:	ea4f 01e2 	mov.w	r1, r2, asr #3
  4019b2:	ea4f 0131 	mov.w	r1, r1, rrx
  4019b6:	ea4f 7002 	mov.w	r0, r2, lsl #28
  4019ba:	bf1f      	itttt	ne
  4019bc:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  4019c0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  4019c4:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  4019c8:	4770      	bxne	lr
  4019ca:	f092 0f00 	teq	r2, #0
  4019ce:	bf14      	ite	ne
  4019d0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  4019d4:	4770      	bxeq	lr
  4019d6:	b530      	push	{r4, r5, lr}
  4019d8:	f44f 7460 	mov.w	r4, #896	; 0x380
  4019dc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4019e0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  4019e4:	e720      	b.n	401828 <__adddf3+0x138>
  4019e6:	bf00      	nop

004019e8 <__aeabi_ul2d>:
  4019e8:	ea50 0201 	orrs.w	r2, r0, r1
  4019ec:	bf08      	it	eq
  4019ee:	4770      	bxeq	lr
  4019f0:	b530      	push	{r4, r5, lr}
  4019f2:	f04f 0500 	mov.w	r5, #0
  4019f6:	e00a      	b.n	401a0e <__aeabi_l2d+0x16>

004019f8 <__aeabi_l2d>:
  4019f8:	ea50 0201 	orrs.w	r2, r0, r1
  4019fc:	bf08      	it	eq
  4019fe:	4770      	bxeq	lr
  401a00:	b530      	push	{r4, r5, lr}
  401a02:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  401a06:	d502      	bpl.n	401a0e <__aeabi_l2d+0x16>
  401a08:	4240      	negs	r0, r0
  401a0a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  401a0e:	f44f 6480 	mov.w	r4, #1024	; 0x400
  401a12:	f104 0432 	add.w	r4, r4, #50	; 0x32
  401a16:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  401a1a:	f43f aedc 	beq.w	4017d6 <__adddf3+0xe6>
  401a1e:	f04f 0203 	mov.w	r2, #3
  401a22:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  401a26:	bf18      	it	ne
  401a28:	3203      	addne	r2, #3
  401a2a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  401a2e:	bf18      	it	ne
  401a30:	3203      	addne	r2, #3
  401a32:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  401a36:	f1c2 0320 	rsb	r3, r2, #32
  401a3a:	fa00 fc03 	lsl.w	ip, r0, r3
  401a3e:	fa20 f002 	lsr.w	r0, r0, r2
  401a42:	fa01 fe03 	lsl.w	lr, r1, r3
  401a46:	ea40 000e 	orr.w	r0, r0, lr
  401a4a:	fa21 f102 	lsr.w	r1, r1, r2
  401a4e:	4414      	add	r4, r2
  401a50:	e6c1      	b.n	4017d6 <__adddf3+0xe6>
  401a52:	bf00      	nop

00401a54 <__aeabi_dmul>:
  401a54:	b570      	push	{r4, r5, r6, lr}
  401a56:	f04f 0cff 	mov.w	ip, #255	; 0xff
  401a5a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  401a5e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  401a62:	bf1d      	ittte	ne
  401a64:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  401a68:	ea94 0f0c 	teqne	r4, ip
  401a6c:	ea95 0f0c 	teqne	r5, ip
  401a70:	f000 f8de 	bleq	401c30 <__aeabi_dmul+0x1dc>
  401a74:	442c      	add	r4, r5
  401a76:	ea81 0603 	eor.w	r6, r1, r3
  401a7a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  401a7e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  401a82:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  401a86:	bf18      	it	ne
  401a88:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  401a8c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  401a90:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  401a94:	d038      	beq.n	401b08 <__aeabi_dmul+0xb4>
  401a96:	fba0 ce02 	umull	ip, lr, r0, r2
  401a9a:	f04f 0500 	mov.w	r5, #0
  401a9e:	fbe1 e502 	umlal	lr, r5, r1, r2
  401aa2:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  401aa6:	fbe0 e503 	umlal	lr, r5, r0, r3
  401aaa:	f04f 0600 	mov.w	r6, #0
  401aae:	fbe1 5603 	umlal	r5, r6, r1, r3
  401ab2:	f09c 0f00 	teq	ip, #0
  401ab6:	bf18      	it	ne
  401ab8:	f04e 0e01 	orrne.w	lr, lr, #1
  401abc:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  401ac0:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  401ac4:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  401ac8:	d204      	bcs.n	401ad4 <__aeabi_dmul+0x80>
  401aca:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  401ace:	416d      	adcs	r5, r5
  401ad0:	eb46 0606 	adc.w	r6, r6, r6
  401ad4:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  401ad8:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  401adc:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  401ae0:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  401ae4:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  401ae8:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  401aec:	bf88      	it	hi
  401aee:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  401af2:	d81e      	bhi.n	401b32 <__aeabi_dmul+0xde>
  401af4:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  401af8:	bf08      	it	eq
  401afa:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  401afe:	f150 0000 	adcs.w	r0, r0, #0
  401b02:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  401b06:	bd70      	pop	{r4, r5, r6, pc}
  401b08:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  401b0c:	ea46 0101 	orr.w	r1, r6, r1
  401b10:	ea40 0002 	orr.w	r0, r0, r2
  401b14:	ea81 0103 	eor.w	r1, r1, r3
  401b18:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  401b1c:	bfc2      	ittt	gt
  401b1e:	ebd4 050c 	rsbsgt	r5, r4, ip
  401b22:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  401b26:	bd70      	popgt	{r4, r5, r6, pc}
  401b28:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  401b2c:	f04f 0e00 	mov.w	lr, #0
  401b30:	3c01      	subs	r4, #1
  401b32:	f300 80ab 	bgt.w	401c8c <__aeabi_dmul+0x238>
  401b36:	f114 0f36 	cmn.w	r4, #54	; 0x36
  401b3a:	bfde      	ittt	le
  401b3c:	2000      	movle	r0, #0
  401b3e:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  401b42:	bd70      	pople	{r4, r5, r6, pc}
  401b44:	f1c4 0400 	rsb	r4, r4, #0
  401b48:	3c20      	subs	r4, #32
  401b4a:	da35      	bge.n	401bb8 <__aeabi_dmul+0x164>
  401b4c:	340c      	adds	r4, #12
  401b4e:	dc1b      	bgt.n	401b88 <__aeabi_dmul+0x134>
  401b50:	f104 0414 	add.w	r4, r4, #20
  401b54:	f1c4 0520 	rsb	r5, r4, #32
  401b58:	fa00 f305 	lsl.w	r3, r0, r5
  401b5c:	fa20 f004 	lsr.w	r0, r0, r4
  401b60:	fa01 f205 	lsl.w	r2, r1, r5
  401b64:	ea40 0002 	orr.w	r0, r0, r2
  401b68:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  401b6c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  401b70:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  401b74:	fa21 f604 	lsr.w	r6, r1, r4
  401b78:	eb42 0106 	adc.w	r1, r2, r6
  401b7c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  401b80:	bf08      	it	eq
  401b82:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  401b86:	bd70      	pop	{r4, r5, r6, pc}
  401b88:	f1c4 040c 	rsb	r4, r4, #12
  401b8c:	f1c4 0520 	rsb	r5, r4, #32
  401b90:	fa00 f304 	lsl.w	r3, r0, r4
  401b94:	fa20 f005 	lsr.w	r0, r0, r5
  401b98:	fa01 f204 	lsl.w	r2, r1, r4
  401b9c:	ea40 0002 	orr.w	r0, r0, r2
  401ba0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  401ba4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  401ba8:	f141 0100 	adc.w	r1, r1, #0
  401bac:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  401bb0:	bf08      	it	eq
  401bb2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  401bb6:	bd70      	pop	{r4, r5, r6, pc}
  401bb8:	f1c4 0520 	rsb	r5, r4, #32
  401bbc:	fa00 f205 	lsl.w	r2, r0, r5
  401bc0:	ea4e 0e02 	orr.w	lr, lr, r2
  401bc4:	fa20 f304 	lsr.w	r3, r0, r4
  401bc8:	fa01 f205 	lsl.w	r2, r1, r5
  401bcc:	ea43 0302 	orr.w	r3, r3, r2
  401bd0:	fa21 f004 	lsr.w	r0, r1, r4
  401bd4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  401bd8:	fa21 f204 	lsr.w	r2, r1, r4
  401bdc:	ea20 0002 	bic.w	r0, r0, r2
  401be0:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  401be4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  401be8:	bf08      	it	eq
  401bea:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  401bee:	bd70      	pop	{r4, r5, r6, pc}
  401bf0:	f094 0f00 	teq	r4, #0
  401bf4:	d10f      	bne.n	401c16 <__aeabi_dmul+0x1c2>
  401bf6:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  401bfa:	0040      	lsls	r0, r0, #1
  401bfc:	eb41 0101 	adc.w	r1, r1, r1
  401c00:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  401c04:	bf08      	it	eq
  401c06:	3c01      	subeq	r4, #1
  401c08:	d0f7      	beq.n	401bfa <__aeabi_dmul+0x1a6>
  401c0a:	ea41 0106 	orr.w	r1, r1, r6
  401c0e:	f095 0f00 	teq	r5, #0
  401c12:	bf18      	it	ne
  401c14:	4770      	bxne	lr
  401c16:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  401c1a:	0052      	lsls	r2, r2, #1
  401c1c:	eb43 0303 	adc.w	r3, r3, r3
  401c20:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  401c24:	bf08      	it	eq
  401c26:	3d01      	subeq	r5, #1
  401c28:	d0f7      	beq.n	401c1a <__aeabi_dmul+0x1c6>
  401c2a:	ea43 0306 	orr.w	r3, r3, r6
  401c2e:	4770      	bx	lr
  401c30:	ea94 0f0c 	teq	r4, ip
  401c34:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  401c38:	bf18      	it	ne
  401c3a:	ea95 0f0c 	teqne	r5, ip
  401c3e:	d00c      	beq.n	401c5a <__aeabi_dmul+0x206>
  401c40:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  401c44:	bf18      	it	ne
  401c46:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  401c4a:	d1d1      	bne.n	401bf0 <__aeabi_dmul+0x19c>
  401c4c:	ea81 0103 	eor.w	r1, r1, r3
  401c50:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  401c54:	f04f 0000 	mov.w	r0, #0
  401c58:	bd70      	pop	{r4, r5, r6, pc}
  401c5a:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  401c5e:	bf06      	itte	eq
  401c60:	4610      	moveq	r0, r2
  401c62:	4619      	moveq	r1, r3
  401c64:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  401c68:	d019      	beq.n	401c9e <__aeabi_dmul+0x24a>
  401c6a:	ea94 0f0c 	teq	r4, ip
  401c6e:	d102      	bne.n	401c76 <__aeabi_dmul+0x222>
  401c70:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  401c74:	d113      	bne.n	401c9e <__aeabi_dmul+0x24a>
  401c76:	ea95 0f0c 	teq	r5, ip
  401c7a:	d105      	bne.n	401c88 <__aeabi_dmul+0x234>
  401c7c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  401c80:	bf1c      	itt	ne
  401c82:	4610      	movne	r0, r2
  401c84:	4619      	movne	r1, r3
  401c86:	d10a      	bne.n	401c9e <__aeabi_dmul+0x24a>
  401c88:	ea81 0103 	eor.w	r1, r1, r3
  401c8c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  401c90:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  401c94:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  401c98:	f04f 0000 	mov.w	r0, #0
  401c9c:	bd70      	pop	{r4, r5, r6, pc}
  401c9e:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  401ca2:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  401ca6:	bd70      	pop	{r4, r5, r6, pc}

00401ca8 <__aeabi_ddiv>:
  401ca8:	b570      	push	{r4, r5, r6, lr}
  401caa:	f04f 0cff 	mov.w	ip, #255	; 0xff
  401cae:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  401cb2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  401cb6:	bf1d      	ittte	ne
  401cb8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  401cbc:	ea94 0f0c 	teqne	r4, ip
  401cc0:	ea95 0f0c 	teqne	r5, ip
  401cc4:	f000 f8a7 	bleq	401e16 <__aeabi_ddiv+0x16e>
  401cc8:	eba4 0405 	sub.w	r4, r4, r5
  401ccc:	ea81 0e03 	eor.w	lr, r1, r3
  401cd0:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  401cd4:	ea4f 3101 	mov.w	r1, r1, lsl #12
  401cd8:	f000 8088 	beq.w	401dec <__aeabi_ddiv+0x144>
  401cdc:	ea4f 3303 	mov.w	r3, r3, lsl #12
  401ce0:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  401ce4:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  401ce8:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  401cec:	ea4f 2202 	mov.w	r2, r2, lsl #8
  401cf0:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  401cf4:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  401cf8:	ea4f 2600 	mov.w	r6, r0, lsl #8
  401cfc:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  401d00:	429d      	cmp	r5, r3
  401d02:	bf08      	it	eq
  401d04:	4296      	cmpeq	r6, r2
  401d06:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  401d0a:	f504 7440 	add.w	r4, r4, #768	; 0x300
  401d0e:	d202      	bcs.n	401d16 <__aeabi_ddiv+0x6e>
  401d10:	085b      	lsrs	r3, r3, #1
  401d12:	ea4f 0232 	mov.w	r2, r2, rrx
  401d16:	1ab6      	subs	r6, r6, r2
  401d18:	eb65 0503 	sbc.w	r5, r5, r3
  401d1c:	085b      	lsrs	r3, r3, #1
  401d1e:	ea4f 0232 	mov.w	r2, r2, rrx
  401d22:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  401d26:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  401d2a:	ebb6 0e02 	subs.w	lr, r6, r2
  401d2e:	eb75 0e03 	sbcs.w	lr, r5, r3
  401d32:	bf22      	ittt	cs
  401d34:	1ab6      	subcs	r6, r6, r2
  401d36:	4675      	movcs	r5, lr
  401d38:	ea40 000c 	orrcs.w	r0, r0, ip
  401d3c:	085b      	lsrs	r3, r3, #1
  401d3e:	ea4f 0232 	mov.w	r2, r2, rrx
  401d42:	ebb6 0e02 	subs.w	lr, r6, r2
  401d46:	eb75 0e03 	sbcs.w	lr, r5, r3
  401d4a:	bf22      	ittt	cs
  401d4c:	1ab6      	subcs	r6, r6, r2
  401d4e:	4675      	movcs	r5, lr
  401d50:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  401d54:	085b      	lsrs	r3, r3, #1
  401d56:	ea4f 0232 	mov.w	r2, r2, rrx
  401d5a:	ebb6 0e02 	subs.w	lr, r6, r2
  401d5e:	eb75 0e03 	sbcs.w	lr, r5, r3
  401d62:	bf22      	ittt	cs
  401d64:	1ab6      	subcs	r6, r6, r2
  401d66:	4675      	movcs	r5, lr
  401d68:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  401d6c:	085b      	lsrs	r3, r3, #1
  401d6e:	ea4f 0232 	mov.w	r2, r2, rrx
  401d72:	ebb6 0e02 	subs.w	lr, r6, r2
  401d76:	eb75 0e03 	sbcs.w	lr, r5, r3
  401d7a:	bf22      	ittt	cs
  401d7c:	1ab6      	subcs	r6, r6, r2
  401d7e:	4675      	movcs	r5, lr
  401d80:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  401d84:	ea55 0e06 	orrs.w	lr, r5, r6
  401d88:	d018      	beq.n	401dbc <__aeabi_ddiv+0x114>
  401d8a:	ea4f 1505 	mov.w	r5, r5, lsl #4
  401d8e:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  401d92:	ea4f 1606 	mov.w	r6, r6, lsl #4
  401d96:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  401d9a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  401d9e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  401da2:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  401da6:	d1c0      	bne.n	401d2a <__aeabi_ddiv+0x82>
  401da8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  401dac:	d10b      	bne.n	401dc6 <__aeabi_ddiv+0x11e>
  401dae:	ea41 0100 	orr.w	r1, r1, r0
  401db2:	f04f 0000 	mov.w	r0, #0
  401db6:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  401dba:	e7b6      	b.n	401d2a <__aeabi_ddiv+0x82>
  401dbc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  401dc0:	bf04      	itt	eq
  401dc2:	4301      	orreq	r1, r0
  401dc4:	2000      	moveq	r0, #0
  401dc6:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  401dca:	bf88      	it	hi
  401dcc:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  401dd0:	f63f aeaf 	bhi.w	401b32 <__aeabi_dmul+0xde>
  401dd4:	ebb5 0c03 	subs.w	ip, r5, r3
  401dd8:	bf04      	itt	eq
  401dda:	ebb6 0c02 	subseq.w	ip, r6, r2
  401dde:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  401de2:	f150 0000 	adcs.w	r0, r0, #0
  401de6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  401dea:	bd70      	pop	{r4, r5, r6, pc}
  401dec:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  401df0:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  401df4:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  401df8:	bfc2      	ittt	gt
  401dfa:	ebd4 050c 	rsbsgt	r5, r4, ip
  401dfe:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  401e02:	bd70      	popgt	{r4, r5, r6, pc}
  401e04:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  401e08:	f04f 0e00 	mov.w	lr, #0
  401e0c:	3c01      	subs	r4, #1
  401e0e:	e690      	b.n	401b32 <__aeabi_dmul+0xde>
  401e10:	ea45 0e06 	orr.w	lr, r5, r6
  401e14:	e68d      	b.n	401b32 <__aeabi_dmul+0xde>
  401e16:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  401e1a:	ea94 0f0c 	teq	r4, ip
  401e1e:	bf08      	it	eq
  401e20:	ea95 0f0c 	teqeq	r5, ip
  401e24:	f43f af3b 	beq.w	401c9e <__aeabi_dmul+0x24a>
  401e28:	ea94 0f0c 	teq	r4, ip
  401e2c:	d10a      	bne.n	401e44 <__aeabi_ddiv+0x19c>
  401e2e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  401e32:	f47f af34 	bne.w	401c9e <__aeabi_dmul+0x24a>
  401e36:	ea95 0f0c 	teq	r5, ip
  401e3a:	f47f af25 	bne.w	401c88 <__aeabi_dmul+0x234>
  401e3e:	4610      	mov	r0, r2
  401e40:	4619      	mov	r1, r3
  401e42:	e72c      	b.n	401c9e <__aeabi_dmul+0x24a>
  401e44:	ea95 0f0c 	teq	r5, ip
  401e48:	d106      	bne.n	401e58 <__aeabi_ddiv+0x1b0>
  401e4a:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  401e4e:	f43f aefd 	beq.w	401c4c <__aeabi_dmul+0x1f8>
  401e52:	4610      	mov	r0, r2
  401e54:	4619      	mov	r1, r3
  401e56:	e722      	b.n	401c9e <__aeabi_dmul+0x24a>
  401e58:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  401e5c:	bf18      	it	ne
  401e5e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  401e62:	f47f aec5 	bne.w	401bf0 <__aeabi_dmul+0x19c>
  401e66:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  401e6a:	f47f af0d 	bne.w	401c88 <__aeabi_dmul+0x234>
  401e6e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  401e72:	f47f aeeb 	bne.w	401c4c <__aeabi_dmul+0x1f8>
  401e76:	e712      	b.n	401c9e <__aeabi_dmul+0x24a>

00401e78 <__aeabi_d2iz>:
  401e78:	ea4f 0241 	mov.w	r2, r1, lsl #1
  401e7c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  401e80:	d215      	bcs.n	401eae <__aeabi_d2iz+0x36>
  401e82:	d511      	bpl.n	401ea8 <__aeabi_d2iz+0x30>
  401e84:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  401e88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  401e8c:	d912      	bls.n	401eb4 <__aeabi_d2iz+0x3c>
  401e8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  401e92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  401e96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  401e9a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  401e9e:	fa23 f002 	lsr.w	r0, r3, r2
  401ea2:	bf18      	it	ne
  401ea4:	4240      	negne	r0, r0
  401ea6:	4770      	bx	lr
  401ea8:	f04f 0000 	mov.w	r0, #0
  401eac:	4770      	bx	lr
  401eae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  401eb2:	d105      	bne.n	401ec0 <__aeabi_d2iz+0x48>
  401eb4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  401eb8:	bf08      	it	eq
  401eba:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  401ebe:	4770      	bx	lr
  401ec0:	f04f 0000 	mov.w	r0, #0
  401ec4:	4770      	bx	lr
  401ec6:	bf00      	nop

00401ec8 <__libc_init_array>:
  401ec8:	b570      	push	{r4, r5, r6, lr}
  401eca:	4e0f      	ldr	r6, [pc, #60]	; (401f08 <__libc_init_array+0x40>)
  401ecc:	4d0f      	ldr	r5, [pc, #60]	; (401f0c <__libc_init_array+0x44>)
  401ece:	1b76      	subs	r6, r6, r5
  401ed0:	10b6      	asrs	r6, r6, #2
  401ed2:	bf18      	it	ne
  401ed4:	2400      	movne	r4, #0
  401ed6:	d005      	beq.n	401ee4 <__libc_init_array+0x1c>
  401ed8:	3401      	adds	r4, #1
  401eda:	f855 3b04 	ldr.w	r3, [r5], #4
  401ede:	4798      	blx	r3
  401ee0:	42a6      	cmp	r6, r4
  401ee2:	d1f9      	bne.n	401ed8 <__libc_init_array+0x10>
  401ee4:	4e0a      	ldr	r6, [pc, #40]	; (401f10 <__libc_init_array+0x48>)
  401ee6:	4d0b      	ldr	r5, [pc, #44]	; (401f14 <__libc_init_array+0x4c>)
  401ee8:	1b76      	subs	r6, r6, r5
  401eea:	f004 fe25 	bl	406b38 <_init>
  401eee:	10b6      	asrs	r6, r6, #2
  401ef0:	bf18      	it	ne
  401ef2:	2400      	movne	r4, #0
  401ef4:	d006      	beq.n	401f04 <__libc_init_array+0x3c>
  401ef6:	3401      	adds	r4, #1
  401ef8:	f855 3b04 	ldr.w	r3, [r5], #4
  401efc:	4798      	blx	r3
  401efe:	42a6      	cmp	r6, r4
  401f00:	d1f9      	bne.n	401ef6 <__libc_init_array+0x2e>
  401f02:	bd70      	pop	{r4, r5, r6, pc}
  401f04:	bd70      	pop	{r4, r5, r6, pc}
  401f06:	bf00      	nop
  401f08:	00406b44 	.word	0x00406b44
  401f0c:	00406b44 	.word	0x00406b44
  401f10:	00406b4c 	.word	0x00406b4c
  401f14:	00406b44 	.word	0x00406b44

00401f18 <memset>:
  401f18:	b470      	push	{r4, r5, r6}
  401f1a:	0784      	lsls	r4, r0, #30
  401f1c:	d046      	beq.n	401fac <memset+0x94>
  401f1e:	1e54      	subs	r4, r2, #1
  401f20:	2a00      	cmp	r2, #0
  401f22:	d041      	beq.n	401fa8 <memset+0x90>
  401f24:	b2cd      	uxtb	r5, r1
  401f26:	4603      	mov	r3, r0
  401f28:	e002      	b.n	401f30 <memset+0x18>
  401f2a:	1e62      	subs	r2, r4, #1
  401f2c:	b3e4      	cbz	r4, 401fa8 <memset+0x90>
  401f2e:	4614      	mov	r4, r2
  401f30:	f803 5b01 	strb.w	r5, [r3], #1
  401f34:	079a      	lsls	r2, r3, #30
  401f36:	d1f8      	bne.n	401f2a <memset+0x12>
  401f38:	2c03      	cmp	r4, #3
  401f3a:	d92e      	bls.n	401f9a <memset+0x82>
  401f3c:	b2cd      	uxtb	r5, r1
  401f3e:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  401f42:	2c0f      	cmp	r4, #15
  401f44:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  401f48:	d919      	bls.n	401f7e <memset+0x66>
  401f4a:	f103 0210 	add.w	r2, r3, #16
  401f4e:	4626      	mov	r6, r4
  401f50:	3e10      	subs	r6, #16
  401f52:	2e0f      	cmp	r6, #15
  401f54:	f842 5c10 	str.w	r5, [r2, #-16]
  401f58:	f842 5c0c 	str.w	r5, [r2, #-12]
  401f5c:	f842 5c08 	str.w	r5, [r2, #-8]
  401f60:	f842 5c04 	str.w	r5, [r2, #-4]
  401f64:	f102 0210 	add.w	r2, r2, #16
  401f68:	d8f2      	bhi.n	401f50 <memset+0x38>
  401f6a:	f1a4 0210 	sub.w	r2, r4, #16
  401f6e:	f022 020f 	bic.w	r2, r2, #15
  401f72:	f004 040f 	and.w	r4, r4, #15
  401f76:	3210      	adds	r2, #16
  401f78:	2c03      	cmp	r4, #3
  401f7a:	4413      	add	r3, r2
  401f7c:	d90d      	bls.n	401f9a <memset+0x82>
  401f7e:	461e      	mov	r6, r3
  401f80:	4622      	mov	r2, r4
  401f82:	3a04      	subs	r2, #4
  401f84:	2a03      	cmp	r2, #3
  401f86:	f846 5b04 	str.w	r5, [r6], #4
  401f8a:	d8fa      	bhi.n	401f82 <memset+0x6a>
  401f8c:	1f22      	subs	r2, r4, #4
  401f8e:	f022 0203 	bic.w	r2, r2, #3
  401f92:	3204      	adds	r2, #4
  401f94:	4413      	add	r3, r2
  401f96:	f004 0403 	and.w	r4, r4, #3
  401f9a:	b12c      	cbz	r4, 401fa8 <memset+0x90>
  401f9c:	b2c9      	uxtb	r1, r1
  401f9e:	441c      	add	r4, r3
  401fa0:	f803 1b01 	strb.w	r1, [r3], #1
  401fa4:	42a3      	cmp	r3, r4
  401fa6:	d1fb      	bne.n	401fa0 <memset+0x88>
  401fa8:	bc70      	pop	{r4, r5, r6}
  401faa:	4770      	bx	lr
  401fac:	4614      	mov	r4, r2
  401fae:	4603      	mov	r3, r0
  401fb0:	e7c2      	b.n	401f38 <memset+0x20>
  401fb2:	bf00      	nop

00401fb4 <sprintf>:
  401fb4:	b40e      	push	{r1, r2, r3}
  401fb6:	b5f0      	push	{r4, r5, r6, r7, lr}
  401fb8:	b09c      	sub	sp, #112	; 0x70
  401fba:	ab21      	add	r3, sp, #132	; 0x84
  401fbc:	490f      	ldr	r1, [pc, #60]	; (401ffc <sprintf+0x48>)
  401fbe:	f853 2b04 	ldr.w	r2, [r3], #4
  401fc2:	9301      	str	r3, [sp, #4]
  401fc4:	4605      	mov	r5, r0
  401fc6:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  401fca:	6808      	ldr	r0, [r1, #0]
  401fcc:	9502      	str	r5, [sp, #8]
  401fce:	f44f 7702 	mov.w	r7, #520	; 0x208
  401fd2:	f64f 76ff 	movw	r6, #65535	; 0xffff
  401fd6:	a902      	add	r1, sp, #8
  401fd8:	9506      	str	r5, [sp, #24]
  401fda:	f8ad 7014 	strh.w	r7, [sp, #20]
  401fde:	9404      	str	r4, [sp, #16]
  401fe0:	9407      	str	r4, [sp, #28]
  401fe2:	f8ad 6016 	strh.w	r6, [sp, #22]
  401fe6:	f000 f839 	bl	40205c <_svfprintf_r>
  401fea:	9b02      	ldr	r3, [sp, #8]
  401fec:	2200      	movs	r2, #0
  401fee:	701a      	strb	r2, [r3, #0]
  401ff0:	b01c      	add	sp, #112	; 0x70
  401ff2:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  401ff6:	b003      	add	sp, #12
  401ff8:	4770      	bx	lr
  401ffa:	bf00      	nop
  401ffc:	20000438 	.word	0x20000438

00402000 <strlen>:
  402000:	f020 0103 	bic.w	r1, r0, #3
  402004:	f010 0003 	ands.w	r0, r0, #3
  402008:	f1c0 0000 	rsb	r0, r0, #0
  40200c:	f851 3b04 	ldr.w	r3, [r1], #4
  402010:	f100 0c04 	add.w	ip, r0, #4
  402014:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
  402018:	f06f 0200 	mvn.w	r2, #0
  40201c:	bf1c      	itt	ne
  40201e:	fa22 f20c 	lsrne.w	r2, r2, ip
  402022:	4313      	orrne	r3, r2
  402024:	f04f 0c01 	mov.w	ip, #1
  402028:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
  40202c:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
  402030:	eba3 020c 	sub.w	r2, r3, ip
  402034:	ea22 0203 	bic.w	r2, r2, r3
  402038:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
  40203c:	bf04      	itt	eq
  40203e:	f851 3b04 	ldreq.w	r3, [r1], #4
  402042:	3004      	addeq	r0, #4
  402044:	d0f4      	beq.n	402030 <strlen+0x30>
  402046:	f1c2 0100 	rsb	r1, r2, #0
  40204a:	ea02 0201 	and.w	r2, r2, r1
  40204e:	fab2 f282 	clz	r2, r2
  402052:	f1c2 021f 	rsb	r2, r2, #31
  402056:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  40205a:	4770      	bx	lr

0040205c <_svfprintf_r>:
  40205c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402060:	b0c1      	sub	sp, #260	; 0x104
  402062:	4689      	mov	r9, r1
  402064:	920a      	str	r2, [sp, #40]	; 0x28
  402066:	930e      	str	r3, [sp, #56]	; 0x38
  402068:	9008      	str	r0, [sp, #32]
  40206a:	f002 fb6f 	bl	40474c <_localeconv_r>
  40206e:	6803      	ldr	r3, [r0, #0]
  402070:	9317      	str	r3, [sp, #92]	; 0x5c
  402072:	4618      	mov	r0, r3
  402074:	f7ff ffc4 	bl	402000 <strlen>
  402078:	f8b9 300c 	ldrh.w	r3, [r9, #12]
  40207c:	9018      	str	r0, [sp, #96]	; 0x60
  40207e:	061a      	lsls	r2, r3, #24
  402080:	d504      	bpl.n	40208c <_svfprintf_r+0x30>
  402082:	f8d9 3010 	ldr.w	r3, [r9, #16]
  402086:	2b00      	cmp	r3, #0
  402088:	f001 808c 	beq.w	4031a4 <_svfprintf_r+0x1148>
  40208c:	2300      	movs	r3, #0
  40208e:	af30      	add	r7, sp, #192	; 0xc0
  402090:	9313      	str	r3, [sp, #76]	; 0x4c
  402092:	9325      	str	r3, [sp, #148]	; 0x94
  402094:	9324      	str	r3, [sp, #144]	; 0x90
  402096:	9316      	str	r3, [sp, #88]	; 0x58
  402098:	9319      	str	r3, [sp, #100]	; 0x64
  40209a:	930b      	str	r3, [sp, #44]	; 0x2c
  40209c:	9723      	str	r7, [sp, #140]	; 0x8c
  40209e:	9314      	str	r3, [sp, #80]	; 0x50
  4020a0:	9315      	str	r3, [sp, #84]	; 0x54
  4020a2:	463c      	mov	r4, r7
  4020a4:	464e      	mov	r6, r9
  4020a6:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  4020a8:	782b      	ldrb	r3, [r5, #0]
  4020aa:	2b00      	cmp	r3, #0
  4020ac:	f000 80a9 	beq.w	402202 <_svfprintf_r+0x1a6>
  4020b0:	2b25      	cmp	r3, #37	; 0x25
  4020b2:	d102      	bne.n	4020ba <_svfprintf_r+0x5e>
  4020b4:	e0a5      	b.n	402202 <_svfprintf_r+0x1a6>
  4020b6:	2b25      	cmp	r3, #37	; 0x25
  4020b8:	d003      	beq.n	4020c2 <_svfprintf_r+0x66>
  4020ba:	f815 3f01 	ldrb.w	r3, [r5, #1]!
  4020be:	2b00      	cmp	r3, #0
  4020c0:	d1f9      	bne.n	4020b6 <_svfprintf_r+0x5a>
  4020c2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4020c4:	1aeb      	subs	r3, r5, r3
  4020c6:	b173      	cbz	r3, 4020e6 <_svfprintf_r+0x8a>
  4020c8:	9a24      	ldr	r2, [sp, #144]	; 0x90
  4020ca:	9925      	ldr	r1, [sp, #148]	; 0x94
  4020cc:	980a      	ldr	r0, [sp, #40]	; 0x28
  4020ce:	6020      	str	r0, [r4, #0]
  4020d0:	3201      	adds	r2, #1
  4020d2:	4419      	add	r1, r3
  4020d4:	2a07      	cmp	r2, #7
  4020d6:	6063      	str	r3, [r4, #4]
  4020d8:	9125      	str	r1, [sp, #148]	; 0x94
  4020da:	9224      	str	r2, [sp, #144]	; 0x90
  4020dc:	dc72      	bgt.n	4021c4 <_svfprintf_r+0x168>
  4020de:	3408      	adds	r4, #8
  4020e0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  4020e2:	441a      	add	r2, r3
  4020e4:	920b      	str	r2, [sp, #44]	; 0x2c
  4020e6:	782b      	ldrb	r3, [r5, #0]
  4020e8:	2b00      	cmp	r3, #0
  4020ea:	f000 87b5 	beq.w	403058 <_svfprintf_r+0xffc>
  4020ee:	2300      	movs	r3, #0
  4020f0:	1c69      	adds	r1, r5, #1
  4020f2:	786d      	ldrb	r5, [r5, #1]
  4020f4:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  4020f8:	461a      	mov	r2, r3
  4020fa:	930c      	str	r3, [sp, #48]	; 0x30
  4020fc:	9307      	str	r3, [sp, #28]
  4020fe:	f04f 3aff 	mov.w	sl, #4294967295
  402102:	1c4b      	adds	r3, r1, #1
  402104:	f1a5 0120 	sub.w	r1, r5, #32
  402108:	2958      	cmp	r1, #88	; 0x58
  40210a:	f200 83d9 	bhi.w	4028c0 <_svfprintf_r+0x864>
  40210e:	e8df f011 	tbh	[pc, r1, lsl #1]
  402112:	0270      	.short	0x0270
  402114:	03d703d7 	.word	0x03d703d7
  402118:	03d70374 	.word	0x03d70374
  40211c:	03d703d7 	.word	0x03d703d7
  402120:	03d703d7 	.word	0x03d703d7
  402124:	02f003d7 	.word	0x02f003d7
  402128:	03d7020d 	.word	0x03d7020d
  40212c:	021101f4 	.word	0x021101f4
  402130:	037b03d7 	.word	0x037b03d7
  402134:	02ba02ba 	.word	0x02ba02ba
  402138:	02ba02ba 	.word	0x02ba02ba
  40213c:	02ba02ba 	.word	0x02ba02ba
  402140:	02ba02ba 	.word	0x02ba02ba
  402144:	03d702ba 	.word	0x03d702ba
  402148:	03d703d7 	.word	0x03d703d7
  40214c:	03d703d7 	.word	0x03d703d7
  402150:	03d703d7 	.word	0x03d703d7
  402154:	03d703d7 	.word	0x03d703d7
  402158:	02c903d7 	.word	0x02c903d7
  40215c:	03d7038b 	.word	0x03d7038b
  402160:	03d7038b 	.word	0x03d7038b
  402164:	03d703d7 	.word	0x03d703d7
  402168:	036d03d7 	.word	0x036d03d7
  40216c:	03d703d7 	.word	0x03d703d7
  402170:	03d70305 	.word	0x03d70305
  402174:	03d703d7 	.word	0x03d703d7
  402178:	03d703d7 	.word	0x03d703d7
  40217c:	03d70323 	.word	0x03d70323
  402180:	033d03d7 	.word	0x033d03d7
  402184:	03d703d7 	.word	0x03d703d7
  402188:	03d703d7 	.word	0x03d703d7
  40218c:	03d703d7 	.word	0x03d703d7
  402190:	03d703d7 	.word	0x03d703d7
  402194:	03d703d7 	.word	0x03d703d7
  402198:	022c0358 	.word	0x022c0358
  40219c:	038b038b 	.word	0x038b038b
  4021a0:	02fe038b 	.word	0x02fe038b
  4021a4:	03d7022c 	.word	0x03d7022c
  4021a8:	02e603d7 	.word	0x02e603d7
  4021ac:	027e03d7 	.word	0x027e03d7
  4021b0:	03c001fb 	.word	0x03c001fb
  4021b4:	03d70277 	.word	0x03d70277
  4021b8:	03d70292 	.word	0x03d70292
  4021bc:	03d7007a 	.word	0x03d7007a
  4021c0:	024a03d7 	.word	0x024a03d7
  4021c4:	9808      	ldr	r0, [sp, #32]
  4021c6:	9307      	str	r3, [sp, #28]
  4021c8:	4631      	mov	r1, r6
  4021ca:	aa23      	add	r2, sp, #140	; 0x8c
  4021cc:	f003 fbc8 	bl	405960 <__ssprint_r>
  4021d0:	b950      	cbnz	r0, 4021e8 <_svfprintf_r+0x18c>
  4021d2:	463c      	mov	r4, r7
  4021d4:	9b07      	ldr	r3, [sp, #28]
  4021d6:	e783      	b.n	4020e0 <_svfprintf_r+0x84>
  4021d8:	9808      	ldr	r0, [sp, #32]
  4021da:	4631      	mov	r1, r6
  4021dc:	aa23      	add	r2, sp, #140	; 0x8c
  4021de:	f003 fbbf 	bl	405960 <__ssprint_r>
  4021e2:	2800      	cmp	r0, #0
  4021e4:	f000 8185 	beq.w	4024f2 <_svfprintf_r+0x496>
  4021e8:	46b1      	mov	r9, r6
  4021ea:	f8b9 300c 	ldrh.w	r3, [r9, #12]
  4021ee:	f013 0f40 	tst.w	r3, #64	; 0x40
  4021f2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4021f4:	bf18      	it	ne
  4021f6:	f04f 33ff 	movne.w	r3, #4294967295
  4021fa:	4618      	mov	r0, r3
  4021fc:	b041      	add	sp, #260	; 0x104
  4021fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402202:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  402204:	e76f      	b.n	4020e6 <_svfprintf_r+0x8a>
  402206:	930a      	str	r3, [sp, #40]	; 0x28
  402208:	9b07      	ldr	r3, [sp, #28]
  40220a:	0698      	lsls	r0, r3, #26
  40220c:	f140 82ad 	bpl.w	40276a <_svfprintf_r+0x70e>
  402210:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  402212:	f103 0907 	add.w	r9, r3, #7
  402216:	f029 0307 	bic.w	r3, r9, #7
  40221a:	f103 0208 	add.w	r2, r3, #8
  40221e:	e9d3 8900 	ldrd	r8, r9, [r3]
  402222:	920e      	str	r2, [sp, #56]	; 0x38
  402224:	2301      	movs	r3, #1
  402226:	f04f 0c00 	mov.w	ip, #0
  40222a:	f88d c06f 	strb.w	ip, [sp, #111]	; 0x6f
  40222e:	f8cd a044 	str.w	sl, [sp, #68]	; 0x44
  402232:	f1ba 0f00 	cmp.w	sl, #0
  402236:	db03      	blt.n	402240 <_svfprintf_r+0x1e4>
  402238:	9a07      	ldr	r2, [sp, #28]
  40223a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
  40223e:	9207      	str	r2, [sp, #28]
  402240:	ea58 0209 	orrs.w	r2, r8, r9
  402244:	f040 834c 	bne.w	4028e0 <_svfprintf_r+0x884>
  402248:	f1ba 0f00 	cmp.w	sl, #0
  40224c:	f000 8451 	beq.w	402af2 <_svfprintf_r+0xa96>
  402250:	2b01      	cmp	r3, #1
  402252:	f000 834f 	beq.w	4028f4 <_svfprintf_r+0x898>
  402256:	2b02      	cmp	r3, #2
  402258:	f000 8490 	beq.w	402b7c <_svfprintf_r+0xb20>
  40225c:	4639      	mov	r1, r7
  40225e:	ea4f 02d8 	mov.w	r2, r8, lsr #3
  402262:	ea42 7249 	orr.w	r2, r2, r9, lsl #29
  402266:	ea4f 00d9 	mov.w	r0, r9, lsr #3
  40226a:	f008 0307 	and.w	r3, r8, #7
  40226e:	4681      	mov	r9, r0
  402270:	4690      	mov	r8, r2
  402272:	3330      	adds	r3, #48	; 0x30
  402274:	ea58 0209 	orrs.w	r2, r8, r9
  402278:	f801 3d01 	strb.w	r3, [r1, #-1]!
  40227c:	d1ef      	bne.n	40225e <_svfprintf_r+0x202>
  40227e:	9a07      	ldr	r2, [sp, #28]
  402280:	9110      	str	r1, [sp, #64]	; 0x40
  402282:	07d2      	lsls	r2, r2, #31
  402284:	f100 8544 	bmi.w	402d10 <_svfprintf_r+0xcb4>
  402288:	1a7b      	subs	r3, r7, r1
  40228a:	930d      	str	r3, [sp, #52]	; 0x34
  40228c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  40228e:	4592      	cmp	sl, r2
  402290:	4653      	mov	r3, sl
  402292:	bfb8      	it	lt
  402294:	4613      	movlt	r3, r2
  402296:	9309      	str	r3, [sp, #36]	; 0x24
  402298:	2300      	movs	r3, #0
  40229a:	9312      	str	r3, [sp, #72]	; 0x48
  40229c:	f1bc 0f00 	cmp.w	ip, #0
  4022a0:	d002      	beq.n	4022a8 <_svfprintf_r+0x24c>
  4022a2:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4022a4:	3301      	adds	r3, #1
  4022a6:	9309      	str	r3, [sp, #36]	; 0x24
  4022a8:	9b07      	ldr	r3, [sp, #28]
  4022aa:	f013 0302 	ands.w	r3, r3, #2
  4022ae:	930f      	str	r3, [sp, #60]	; 0x3c
  4022b0:	d002      	beq.n	4022b8 <_svfprintf_r+0x25c>
  4022b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4022b4:	3302      	adds	r3, #2
  4022b6:	9309      	str	r3, [sp, #36]	; 0x24
  4022b8:	9b07      	ldr	r3, [sp, #28]
  4022ba:	f013 0984 	ands.w	r9, r3, #132	; 0x84
  4022be:	f040 830c 	bne.w	4028da <_svfprintf_r+0x87e>
  4022c2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4022c4:	9a09      	ldr	r2, [sp, #36]	; 0x24
  4022c6:	ebc2 0803 	rsb	r8, r2, r3
  4022ca:	f1b8 0f00 	cmp.w	r8, #0
  4022ce:	f340 8304 	ble.w	4028da <_svfprintf_r+0x87e>
  4022d2:	f1b8 0f10 	cmp.w	r8, #16
  4022d6:	9925      	ldr	r1, [sp, #148]	; 0x94
  4022d8:	9a24      	ldr	r2, [sp, #144]	; 0x90
  4022da:	f8df a544 	ldr.w	sl, [pc, #1348]	; 402820 <_svfprintf_r+0x7c4>
  4022de:	dd29      	ble.n	402334 <_svfprintf_r+0x2d8>
  4022e0:	4653      	mov	r3, sl
  4022e2:	f04f 0b10 	mov.w	fp, #16
  4022e6:	46c2      	mov	sl, r8
  4022e8:	46a8      	mov	r8, r5
  4022ea:	461d      	mov	r5, r3
  4022ec:	e006      	b.n	4022fc <_svfprintf_r+0x2a0>
  4022ee:	f1aa 0a10 	sub.w	sl, sl, #16
  4022f2:	f1ba 0f10 	cmp.w	sl, #16
  4022f6:	f104 0408 	add.w	r4, r4, #8
  4022fa:	dd17      	ble.n	40232c <_svfprintf_r+0x2d0>
  4022fc:	3201      	adds	r2, #1
  4022fe:	3110      	adds	r1, #16
  402300:	2a07      	cmp	r2, #7
  402302:	9125      	str	r1, [sp, #148]	; 0x94
  402304:	9224      	str	r2, [sp, #144]	; 0x90
  402306:	e884 0820 	stmia.w	r4, {r5, fp}
  40230a:	ddf0      	ble.n	4022ee <_svfprintf_r+0x292>
  40230c:	9808      	ldr	r0, [sp, #32]
  40230e:	4631      	mov	r1, r6
  402310:	aa23      	add	r2, sp, #140	; 0x8c
  402312:	f003 fb25 	bl	405960 <__ssprint_r>
  402316:	2800      	cmp	r0, #0
  402318:	f47f af66 	bne.w	4021e8 <_svfprintf_r+0x18c>
  40231c:	f1aa 0a10 	sub.w	sl, sl, #16
  402320:	f1ba 0f10 	cmp.w	sl, #16
  402324:	9925      	ldr	r1, [sp, #148]	; 0x94
  402326:	9a24      	ldr	r2, [sp, #144]	; 0x90
  402328:	463c      	mov	r4, r7
  40232a:	dce7      	bgt.n	4022fc <_svfprintf_r+0x2a0>
  40232c:	462b      	mov	r3, r5
  40232e:	4645      	mov	r5, r8
  402330:	46d0      	mov	r8, sl
  402332:	469a      	mov	sl, r3
  402334:	3201      	adds	r2, #1
  402336:	eb08 0b01 	add.w	fp, r8, r1
  40233a:	2a07      	cmp	r2, #7
  40233c:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  402340:	9224      	str	r2, [sp, #144]	; 0x90
  402342:	f8c4 a000 	str.w	sl, [r4]
  402346:	f8c4 8004 	str.w	r8, [r4, #4]
  40234a:	f300 847b 	bgt.w	402c44 <_svfprintf_r+0xbe8>
  40234e:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  402352:	3408      	adds	r4, #8
  402354:	f1bc 0f00 	cmp.w	ip, #0
  402358:	d00f      	beq.n	40237a <_svfprintf_r+0x31e>
  40235a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40235c:	3301      	adds	r3, #1
  40235e:	f10b 0b01 	add.w	fp, fp, #1
  402362:	f10d 016f 	add.w	r1, sp, #111	; 0x6f
  402366:	2201      	movs	r2, #1
  402368:	2b07      	cmp	r3, #7
  40236a:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  40236e:	9324      	str	r3, [sp, #144]	; 0x90
  402370:	e884 0006 	stmia.w	r4, {r1, r2}
  402374:	f300 83da 	bgt.w	402b2c <_svfprintf_r+0xad0>
  402378:	3408      	adds	r4, #8
  40237a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40237c:	b173      	cbz	r3, 40239c <_svfprintf_r+0x340>
  40237e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402380:	3301      	adds	r3, #1
  402382:	f10b 0b02 	add.w	fp, fp, #2
  402386:	a91c      	add	r1, sp, #112	; 0x70
  402388:	2202      	movs	r2, #2
  40238a:	2b07      	cmp	r3, #7
  40238c:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  402390:	9324      	str	r3, [sp, #144]	; 0x90
  402392:	e884 0006 	stmia.w	r4, {r1, r2}
  402396:	f300 83d5 	bgt.w	402b44 <_svfprintf_r+0xae8>
  40239a:	3408      	adds	r4, #8
  40239c:	f1b9 0f80 	cmp.w	r9, #128	; 0x80
  4023a0:	f000 8311 	beq.w	4029c6 <_svfprintf_r+0x96a>
  4023a4:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4023a6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  4023a8:	ebc2 0a03 	rsb	sl, r2, r3
  4023ac:	f1ba 0f00 	cmp.w	sl, #0
  4023b0:	dd3c      	ble.n	40242c <_svfprintf_r+0x3d0>
  4023b2:	f1ba 0f10 	cmp.w	sl, #16
  4023b6:	9a24      	ldr	r2, [sp, #144]	; 0x90
  4023b8:	f8df 9468 	ldr.w	r9, [pc, #1128]	; 402824 <_svfprintf_r+0x7c8>
  4023bc:	dd2b      	ble.n	402416 <_svfprintf_r+0x3ba>
  4023be:	4649      	mov	r1, r9
  4023c0:	465b      	mov	r3, fp
  4023c2:	46a9      	mov	r9, r5
  4023c4:	f04f 0810 	mov.w	r8, #16
  4023c8:	f8dd b020 	ldr.w	fp, [sp, #32]
  4023cc:	460d      	mov	r5, r1
  4023ce:	e006      	b.n	4023de <_svfprintf_r+0x382>
  4023d0:	f1aa 0a10 	sub.w	sl, sl, #16
  4023d4:	f1ba 0f10 	cmp.w	sl, #16
  4023d8:	f104 0408 	add.w	r4, r4, #8
  4023dc:	dd17      	ble.n	40240e <_svfprintf_r+0x3b2>
  4023de:	3201      	adds	r2, #1
  4023e0:	3310      	adds	r3, #16
  4023e2:	2a07      	cmp	r2, #7
  4023e4:	9325      	str	r3, [sp, #148]	; 0x94
  4023e6:	9224      	str	r2, [sp, #144]	; 0x90
  4023e8:	e884 0120 	stmia.w	r4, {r5, r8}
  4023ec:	ddf0      	ble.n	4023d0 <_svfprintf_r+0x374>
  4023ee:	4658      	mov	r0, fp
  4023f0:	4631      	mov	r1, r6
  4023f2:	aa23      	add	r2, sp, #140	; 0x8c
  4023f4:	f003 fab4 	bl	405960 <__ssprint_r>
  4023f8:	2800      	cmp	r0, #0
  4023fa:	f47f aef5 	bne.w	4021e8 <_svfprintf_r+0x18c>
  4023fe:	f1aa 0a10 	sub.w	sl, sl, #16
  402402:	f1ba 0f10 	cmp.w	sl, #16
  402406:	9b25      	ldr	r3, [sp, #148]	; 0x94
  402408:	9a24      	ldr	r2, [sp, #144]	; 0x90
  40240a:	463c      	mov	r4, r7
  40240c:	dce7      	bgt.n	4023de <_svfprintf_r+0x382>
  40240e:	469b      	mov	fp, r3
  402410:	462b      	mov	r3, r5
  402412:	464d      	mov	r5, r9
  402414:	4699      	mov	r9, r3
  402416:	3201      	adds	r2, #1
  402418:	44d3      	add	fp, sl
  40241a:	2a07      	cmp	r2, #7
  40241c:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  402420:	9224      	str	r2, [sp, #144]	; 0x90
  402422:	e884 0600 	stmia.w	r4, {r9, sl}
  402426:	f300 8375 	bgt.w	402b14 <_svfprintf_r+0xab8>
  40242a:	3408      	adds	r4, #8
  40242c:	9b07      	ldr	r3, [sp, #28]
  40242e:	05d9      	lsls	r1, r3, #23
  402430:	f100 826c 	bmi.w	40290c <_svfprintf_r+0x8b0>
  402434:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402436:	990d      	ldr	r1, [sp, #52]	; 0x34
  402438:	9a10      	ldr	r2, [sp, #64]	; 0x40
  40243a:	6022      	str	r2, [r4, #0]
  40243c:	3301      	adds	r3, #1
  40243e:	448b      	add	fp, r1
  402440:	2b07      	cmp	r3, #7
  402442:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  402446:	6061      	str	r1, [r4, #4]
  402448:	9324      	str	r3, [sp, #144]	; 0x90
  40244a:	f300 8346 	bgt.w	402ada <_svfprintf_r+0xa7e>
  40244e:	3408      	adds	r4, #8
  402450:	9b07      	ldr	r3, [sp, #28]
  402452:	075a      	lsls	r2, r3, #29
  402454:	d541      	bpl.n	4024da <_svfprintf_r+0x47e>
  402456:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  402458:	9a09      	ldr	r2, [sp, #36]	; 0x24
  40245a:	1a9d      	subs	r5, r3, r2
  40245c:	2d00      	cmp	r5, #0
  40245e:	dd3c      	ble.n	4024da <_svfprintf_r+0x47e>
  402460:	2d10      	cmp	r5, #16
  402462:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402464:	f8df a3b8 	ldr.w	sl, [pc, #952]	; 402820 <_svfprintf_r+0x7c4>
  402468:	dd23      	ble.n	4024b2 <_svfprintf_r+0x456>
  40246a:	f04f 0810 	mov.w	r8, #16
  40246e:	465a      	mov	r2, fp
  402470:	f8dd 9020 	ldr.w	r9, [sp, #32]
  402474:	e004      	b.n	402480 <_svfprintf_r+0x424>
  402476:	3d10      	subs	r5, #16
  402478:	2d10      	cmp	r5, #16
  40247a:	f104 0408 	add.w	r4, r4, #8
  40247e:	dd17      	ble.n	4024b0 <_svfprintf_r+0x454>
  402480:	3301      	adds	r3, #1
  402482:	3210      	adds	r2, #16
  402484:	2b07      	cmp	r3, #7
  402486:	9225      	str	r2, [sp, #148]	; 0x94
  402488:	9324      	str	r3, [sp, #144]	; 0x90
  40248a:	f8c4 a000 	str.w	sl, [r4]
  40248e:	f8c4 8004 	str.w	r8, [r4, #4]
  402492:	ddf0      	ble.n	402476 <_svfprintf_r+0x41a>
  402494:	4648      	mov	r0, r9
  402496:	4631      	mov	r1, r6
  402498:	aa23      	add	r2, sp, #140	; 0x8c
  40249a:	f003 fa61 	bl	405960 <__ssprint_r>
  40249e:	2800      	cmp	r0, #0
  4024a0:	f47f aea2 	bne.w	4021e8 <_svfprintf_r+0x18c>
  4024a4:	3d10      	subs	r5, #16
  4024a6:	2d10      	cmp	r5, #16
  4024a8:	9a25      	ldr	r2, [sp, #148]	; 0x94
  4024aa:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4024ac:	463c      	mov	r4, r7
  4024ae:	dce7      	bgt.n	402480 <_svfprintf_r+0x424>
  4024b0:	4693      	mov	fp, r2
  4024b2:	3301      	adds	r3, #1
  4024b4:	44ab      	add	fp, r5
  4024b6:	2b07      	cmp	r3, #7
  4024b8:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  4024bc:	9324      	str	r3, [sp, #144]	; 0x90
  4024be:	f8c4 a000 	str.w	sl, [r4]
  4024c2:	6065      	str	r5, [r4, #4]
  4024c4:	dd09      	ble.n	4024da <_svfprintf_r+0x47e>
  4024c6:	9808      	ldr	r0, [sp, #32]
  4024c8:	4631      	mov	r1, r6
  4024ca:	aa23      	add	r2, sp, #140	; 0x8c
  4024cc:	f003 fa48 	bl	405960 <__ssprint_r>
  4024d0:	2800      	cmp	r0, #0
  4024d2:	f47f ae89 	bne.w	4021e8 <_svfprintf_r+0x18c>
  4024d6:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  4024da:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4024dc:	9a09      	ldr	r2, [sp, #36]	; 0x24
  4024de:	990c      	ldr	r1, [sp, #48]	; 0x30
  4024e0:	428a      	cmp	r2, r1
  4024e2:	bfac      	ite	ge
  4024e4:	189b      	addge	r3, r3, r2
  4024e6:	185b      	addlt	r3, r3, r1
  4024e8:	930b      	str	r3, [sp, #44]	; 0x2c
  4024ea:	f1bb 0f00 	cmp.w	fp, #0
  4024ee:	f47f ae73 	bne.w	4021d8 <_svfprintf_r+0x17c>
  4024f2:	2300      	movs	r3, #0
  4024f4:	9324      	str	r3, [sp, #144]	; 0x90
  4024f6:	463c      	mov	r4, r7
  4024f8:	e5d5      	b.n	4020a6 <_svfprintf_r+0x4a>
  4024fa:	4619      	mov	r1, r3
  4024fc:	9807      	ldr	r0, [sp, #28]
  4024fe:	781d      	ldrb	r5, [r3, #0]
  402500:	f040 0004 	orr.w	r0, r0, #4
  402504:	9007      	str	r0, [sp, #28]
  402506:	e5fc      	b.n	402102 <_svfprintf_r+0xa6>
  402508:	930a      	str	r3, [sp, #40]	; 0x28
  40250a:	9b07      	ldr	r3, [sp, #28]
  40250c:	f013 0320 	ands.w	r3, r3, #32
  402510:	f000 810e 	beq.w	402730 <_svfprintf_r+0x6d4>
  402514:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  402516:	f103 0907 	add.w	r9, r3, #7
  40251a:	f029 0307 	bic.w	r3, r9, #7
  40251e:	f103 0208 	add.w	r2, r3, #8
  402522:	e9d3 8900 	ldrd	r8, r9, [r3]
  402526:	920e      	str	r2, [sp, #56]	; 0x38
  402528:	2300      	movs	r3, #0
  40252a:	e67c      	b.n	402226 <_svfprintf_r+0x1ca>
  40252c:	781d      	ldrb	r5, [r3, #0]
  40252e:	4619      	mov	r1, r3
  402530:	222b      	movs	r2, #43	; 0x2b
  402532:	e5e6      	b.n	402102 <_svfprintf_r+0xa6>
  402534:	781d      	ldrb	r5, [r3, #0]
  402536:	2d2a      	cmp	r5, #42	; 0x2a
  402538:	f103 0101 	add.w	r1, r3, #1
  40253c:	f000 87ad 	beq.w	40349a <_svfprintf_r+0x143e>
  402540:	f1a5 0030 	sub.w	r0, r5, #48	; 0x30
  402544:	2809      	cmp	r0, #9
  402546:	460b      	mov	r3, r1
  402548:	f04f 0a00 	mov.w	sl, #0
  40254c:	f63f adda 	bhi.w	402104 <_svfprintf_r+0xa8>
  402550:	f813 5b01 	ldrb.w	r5, [r3], #1
  402554:	eb0a 0a8a 	add.w	sl, sl, sl, lsl #2
  402558:	eb00 0a4a 	add.w	sl, r0, sl, lsl #1
  40255c:	f1a5 0030 	sub.w	r0, r5, #48	; 0x30
  402560:	2809      	cmp	r0, #9
  402562:	d9f5      	bls.n	402550 <_svfprintf_r+0x4f4>
  402564:	ea4a 7aea 	orr.w	sl, sl, sl, asr #31
  402568:	e5cc      	b.n	402104 <_svfprintf_r+0xa8>
  40256a:	930a      	str	r3, [sp, #40]	; 0x28
  40256c:	9b07      	ldr	r3, [sp, #28]
  40256e:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  402572:	069b      	lsls	r3, r3, #26
  402574:	f140 80a1 	bpl.w	4026ba <_svfprintf_r+0x65e>
  402578:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40257a:	f103 0907 	add.w	r9, r3, #7
  40257e:	f029 0907 	bic.w	r9, r9, #7
  402582:	e9d9 2300 	ldrd	r2, r3, [r9]
  402586:	f109 0108 	add.w	r1, r9, #8
  40258a:	910e      	str	r1, [sp, #56]	; 0x38
  40258c:	4690      	mov	r8, r2
  40258e:	4699      	mov	r9, r3
  402590:	2a00      	cmp	r2, #0
  402592:	f173 0300 	sbcs.w	r3, r3, #0
  402596:	f2c0 840b 	blt.w	402db0 <_svfprintf_r+0xd54>
  40259a:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  40259e:	f8cd a044 	str.w	sl, [sp, #68]	; 0x44
  4025a2:	2301      	movs	r3, #1
  4025a4:	e645      	b.n	402232 <_svfprintf_r+0x1d6>
  4025a6:	930a      	str	r3, [sp, #40]	; 0x28
  4025a8:	4b9b      	ldr	r3, [pc, #620]	; (402818 <_svfprintf_r+0x7bc>)
  4025aa:	9316      	str	r3, [sp, #88]	; 0x58
  4025ac:	9b07      	ldr	r3, [sp, #28]
  4025ae:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  4025b2:	069b      	lsls	r3, r3, #26
  4025b4:	f140 80f3 	bpl.w	40279e <_svfprintf_r+0x742>
  4025b8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4025ba:	f103 0907 	add.w	r9, r3, #7
  4025be:	f029 0307 	bic.w	r3, r9, #7
  4025c2:	e9d3 8900 	ldrd	r8, r9, [r3]
  4025c6:	f103 0208 	add.w	r2, r3, #8
  4025ca:	920e      	str	r2, [sp, #56]	; 0x38
  4025cc:	9b07      	ldr	r3, [sp, #28]
  4025ce:	07d9      	lsls	r1, r3, #31
  4025d0:	f140 80f5 	bpl.w	4027be <_svfprintf_r+0x762>
  4025d4:	ea58 0309 	orrs.w	r3, r8, r9
  4025d8:	f000 80f1 	beq.w	4027be <_svfprintf_r+0x762>
  4025dc:	9a07      	ldr	r2, [sp, #28]
  4025de:	f88d 5071 	strb.w	r5, [sp, #113]	; 0x71
  4025e2:	2330      	movs	r3, #48	; 0x30
  4025e4:	f042 0202 	orr.w	r2, r2, #2
  4025e8:	f88d 3070 	strb.w	r3, [sp, #112]	; 0x70
  4025ec:	9207      	str	r2, [sp, #28]
  4025ee:	2302      	movs	r3, #2
  4025f0:	e619      	b.n	402226 <_svfprintf_r+0x1ca>
  4025f2:	781d      	ldrb	r5, [r3, #0]
  4025f4:	4619      	mov	r1, r3
  4025f6:	2a00      	cmp	r2, #0
  4025f8:	f47f ad83 	bne.w	402102 <_svfprintf_r+0xa6>
  4025fc:	2220      	movs	r2, #32
  4025fe:	e580      	b.n	402102 <_svfprintf_r+0xa6>
  402600:	9907      	ldr	r1, [sp, #28]
  402602:	f041 0120 	orr.w	r1, r1, #32
  402606:	9107      	str	r1, [sp, #28]
  402608:	781d      	ldrb	r5, [r3, #0]
  40260a:	4619      	mov	r1, r3
  40260c:	e579      	b.n	402102 <_svfprintf_r+0xa6>
  40260e:	930a      	str	r3, [sp, #40]	; 0x28
  402610:	9b07      	ldr	r3, [sp, #28]
  402612:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  402616:	069a      	lsls	r2, r3, #26
  402618:	f140 84a1 	bpl.w	402f5e <_svfprintf_r+0xf02>
  40261c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40261e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  402620:	ea4f 79e1 	mov.w	r9, r1, asr #31
  402624:	6813      	ldr	r3, [r2, #0]
  402626:	4608      	mov	r0, r1
  402628:	4688      	mov	r8, r1
  40262a:	3204      	adds	r2, #4
  40262c:	4649      	mov	r1, r9
  40262e:	920e      	str	r2, [sp, #56]	; 0x38
  402630:	e9c3 0100 	strd	r0, r1, [r3]
  402634:	e537      	b.n	4020a6 <_svfprintf_r+0x4a>
  402636:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  402638:	930a      	str	r3, [sp, #40]	; 0x28
  40263a:	6813      	ldr	r3, [r2, #0]
  40263c:	9310      	str	r3, [sp, #64]	; 0x40
  40263e:	f04f 0b00 	mov.w	fp, #0
  402642:	f88d b06f 	strb.w	fp, [sp, #111]	; 0x6f
  402646:	f102 0904 	add.w	r9, r2, #4
  40264a:	2b00      	cmp	r3, #0
  40264c:	f000 863b 	beq.w	4032c6 <_svfprintf_r+0x126a>
  402650:	f1ba 0f00 	cmp.w	sl, #0
  402654:	9810      	ldr	r0, [sp, #64]	; 0x40
  402656:	f2c0 85e9 	blt.w	40322c <_svfprintf_r+0x11d0>
  40265a:	4659      	mov	r1, fp
  40265c:	4652      	mov	r2, sl
  40265e:	f002 fb0b 	bl	404c78 <memchr>
  402662:	2800      	cmp	r0, #0
  402664:	f000 866c 	beq.w	403340 <_svfprintf_r+0x12e4>
  402668:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40266a:	f8cd b044 	str.w	fp, [sp, #68]	; 0x44
  40266e:	1ac3      	subs	r3, r0, r3
  402670:	930d      	str	r3, [sp, #52]	; 0x34
  402672:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
  402676:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40267a:	9309      	str	r3, [sp, #36]	; 0x24
  40267c:	f8cd b048 	str.w	fp, [sp, #72]	; 0x48
  402680:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  402684:	e60a      	b.n	40229c <_svfprintf_r+0x240>
  402686:	f1a5 0030 	sub.w	r0, r5, #48	; 0x30
  40268a:	2100      	movs	r1, #0
  40268c:	f813 5b01 	ldrb.w	r5, [r3], #1
  402690:	eb01 0181 	add.w	r1, r1, r1, lsl #2
  402694:	eb00 0141 	add.w	r1, r0, r1, lsl #1
  402698:	f1a5 0030 	sub.w	r0, r5, #48	; 0x30
  40269c:	2809      	cmp	r0, #9
  40269e:	d9f5      	bls.n	40268c <_svfprintf_r+0x630>
  4026a0:	910c      	str	r1, [sp, #48]	; 0x30
  4026a2:	e52f      	b.n	402104 <_svfprintf_r+0xa8>
  4026a4:	930a      	str	r3, [sp, #40]	; 0x28
  4026a6:	9b07      	ldr	r3, [sp, #28]
  4026a8:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  4026ac:	f043 0310 	orr.w	r3, r3, #16
  4026b0:	9307      	str	r3, [sp, #28]
  4026b2:	9b07      	ldr	r3, [sp, #28]
  4026b4:	069b      	lsls	r3, r3, #26
  4026b6:	f53f af5f 	bmi.w	402578 <_svfprintf_r+0x51c>
  4026ba:	9b07      	ldr	r3, [sp, #28]
  4026bc:	06d8      	lsls	r0, r3, #27
  4026be:	f100 8368 	bmi.w	402d92 <_svfprintf_r+0xd36>
  4026c2:	9b07      	ldr	r3, [sp, #28]
  4026c4:	0659      	lsls	r1, r3, #25
  4026c6:	f140 8364 	bpl.w	402d92 <_svfprintf_r+0xd36>
  4026ca:	990e      	ldr	r1, [sp, #56]	; 0x38
  4026cc:	f9b1 8000 	ldrsh.w	r8, [r1]
  4026d0:	3104      	adds	r1, #4
  4026d2:	ea4f 79e8 	mov.w	r9, r8, asr #31
  4026d6:	4642      	mov	r2, r8
  4026d8:	464b      	mov	r3, r9
  4026da:	910e      	str	r1, [sp, #56]	; 0x38
  4026dc:	e758      	b.n	402590 <_svfprintf_r+0x534>
  4026de:	781d      	ldrb	r5, [r3, #0]
  4026e0:	9907      	ldr	r1, [sp, #28]
  4026e2:	2d6c      	cmp	r5, #108	; 0x6c
  4026e4:	f000 84cb 	beq.w	40307e <_svfprintf_r+0x1022>
  4026e8:	f041 0110 	orr.w	r1, r1, #16
  4026ec:	9107      	str	r1, [sp, #28]
  4026ee:	4619      	mov	r1, r3
  4026f0:	e507      	b.n	402102 <_svfprintf_r+0xa6>
  4026f2:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  4026f4:	6829      	ldr	r1, [r5, #0]
  4026f6:	910c      	str	r1, [sp, #48]	; 0x30
  4026f8:	4608      	mov	r0, r1
  4026fa:	2800      	cmp	r0, #0
  4026fc:	4629      	mov	r1, r5
  4026fe:	f101 0104 	add.w	r1, r1, #4
  402702:	f2c0 84b5 	blt.w	403070 <_svfprintf_r+0x1014>
  402706:	910e      	str	r1, [sp, #56]	; 0x38
  402708:	781d      	ldrb	r5, [r3, #0]
  40270a:	4619      	mov	r1, r3
  40270c:	e4f9      	b.n	402102 <_svfprintf_r+0xa6>
  40270e:	9907      	ldr	r1, [sp, #28]
  402710:	f041 0140 	orr.w	r1, r1, #64	; 0x40
  402714:	9107      	str	r1, [sp, #28]
  402716:	781d      	ldrb	r5, [r3, #0]
  402718:	4619      	mov	r1, r3
  40271a:	e4f2      	b.n	402102 <_svfprintf_r+0xa6>
  40271c:	930a      	str	r3, [sp, #40]	; 0x28
  40271e:	9b07      	ldr	r3, [sp, #28]
  402720:	f043 0310 	orr.w	r3, r3, #16
  402724:	9307      	str	r3, [sp, #28]
  402726:	9b07      	ldr	r3, [sp, #28]
  402728:	f013 0320 	ands.w	r3, r3, #32
  40272c:	f47f aef2 	bne.w	402514 <_svfprintf_r+0x4b8>
  402730:	9a07      	ldr	r2, [sp, #28]
  402732:	f012 0210 	ands.w	r2, r2, #16
  402736:	f040 8319 	bne.w	402d6c <_svfprintf_r+0xd10>
  40273a:	9b07      	ldr	r3, [sp, #28]
  40273c:	f013 0340 	ands.w	r3, r3, #64	; 0x40
  402740:	f000 8314 	beq.w	402d6c <_svfprintf_r+0xd10>
  402744:	990e      	ldr	r1, [sp, #56]	; 0x38
  402746:	4613      	mov	r3, r2
  402748:	460a      	mov	r2, r1
  40274a:	3204      	adds	r2, #4
  40274c:	f8b1 8000 	ldrh.w	r8, [r1]
  402750:	920e      	str	r2, [sp, #56]	; 0x38
  402752:	f04f 0900 	mov.w	r9, #0
  402756:	e566      	b.n	402226 <_svfprintf_r+0x1ca>
  402758:	930a      	str	r3, [sp, #40]	; 0x28
  40275a:	9b07      	ldr	r3, [sp, #28]
  40275c:	f043 0310 	orr.w	r3, r3, #16
  402760:	9307      	str	r3, [sp, #28]
  402762:	9b07      	ldr	r3, [sp, #28]
  402764:	0698      	lsls	r0, r3, #26
  402766:	f53f ad53 	bmi.w	402210 <_svfprintf_r+0x1b4>
  40276a:	9b07      	ldr	r3, [sp, #28]
  40276c:	06d9      	lsls	r1, r3, #27
  40276e:	f100 8306 	bmi.w	402d7e <_svfprintf_r+0xd22>
  402772:	9b07      	ldr	r3, [sp, #28]
  402774:	065a      	lsls	r2, r3, #25
  402776:	f140 8302 	bpl.w	402d7e <_svfprintf_r+0xd22>
  40277a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40277c:	f8b2 8000 	ldrh.w	r8, [r2]
  402780:	3204      	adds	r2, #4
  402782:	f04f 0900 	mov.w	r9, #0
  402786:	2301      	movs	r3, #1
  402788:	920e      	str	r2, [sp, #56]	; 0x38
  40278a:	e54c      	b.n	402226 <_svfprintf_r+0x1ca>
  40278c:	930a      	str	r3, [sp, #40]	; 0x28
  40278e:	4b23      	ldr	r3, [pc, #140]	; (40281c <_svfprintf_r+0x7c0>)
  402790:	9316      	str	r3, [sp, #88]	; 0x58
  402792:	9b07      	ldr	r3, [sp, #28]
  402794:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  402798:	069b      	lsls	r3, r3, #26
  40279a:	f53f af0d 	bmi.w	4025b8 <_svfprintf_r+0x55c>
  40279e:	9b07      	ldr	r3, [sp, #28]
  4027a0:	06d8      	lsls	r0, r3, #27
  4027a2:	f140 83cd 	bpl.w	402f40 <_svfprintf_r+0xee4>
  4027a6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4027a8:	4613      	mov	r3, r2
  4027aa:	681b      	ldr	r3, [r3, #0]
  4027ac:	4698      	mov	r8, r3
  4027ae:	9b07      	ldr	r3, [sp, #28]
  4027b0:	3204      	adds	r2, #4
  4027b2:	07d9      	lsls	r1, r3, #31
  4027b4:	920e      	str	r2, [sp, #56]	; 0x38
  4027b6:	f04f 0900 	mov.w	r9, #0
  4027ba:	f53f af0b 	bmi.w	4025d4 <_svfprintf_r+0x578>
  4027be:	2302      	movs	r3, #2
  4027c0:	e531      	b.n	402226 <_svfprintf_r+0x1ca>
  4027c2:	990e      	ldr	r1, [sp, #56]	; 0x38
  4027c4:	930a      	str	r3, [sp, #40]	; 0x28
  4027c6:	680a      	ldr	r2, [r1, #0]
  4027c8:	f88d 2098 	strb.w	r2, [sp, #152]	; 0x98
  4027cc:	2300      	movs	r3, #0
  4027ce:	2201      	movs	r2, #1
  4027d0:	3104      	adds	r1, #4
  4027d2:	469c      	mov	ip, r3
  4027d4:	9209      	str	r2, [sp, #36]	; 0x24
  4027d6:	910e      	str	r1, [sp, #56]	; 0x38
  4027d8:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  4027dc:	ab26      	add	r3, sp, #152	; 0x98
  4027de:	f8cd c044 	str.w	ip, [sp, #68]	; 0x44
  4027e2:	f8cd c048 	str.w	ip, [sp, #72]	; 0x48
  4027e6:	920d      	str	r2, [sp, #52]	; 0x34
  4027e8:	9310      	str	r3, [sp, #64]	; 0x40
  4027ea:	e55d      	b.n	4022a8 <_svfprintf_r+0x24c>
  4027ec:	9907      	ldr	r1, [sp, #28]
  4027ee:	f041 0108 	orr.w	r1, r1, #8
  4027f2:	9107      	str	r1, [sp, #28]
  4027f4:	781d      	ldrb	r5, [r3, #0]
  4027f6:	4619      	mov	r1, r3
  4027f8:	e483      	b.n	402102 <_svfprintf_r+0xa6>
  4027fa:	9907      	ldr	r1, [sp, #28]
  4027fc:	f041 0101 	orr.w	r1, r1, #1
  402800:	9107      	str	r1, [sp, #28]
  402802:	781d      	ldrb	r5, [r3, #0]
  402804:	4619      	mov	r1, r3
  402806:	e47c      	b.n	402102 <_svfprintf_r+0xa6>
  402808:	9907      	ldr	r1, [sp, #28]
  40280a:	f041 0180 	orr.w	r1, r1, #128	; 0x80
  40280e:	9107      	str	r1, [sp, #28]
  402810:	781d      	ldrb	r5, [r3, #0]
  402812:	4619      	mov	r1, r3
  402814:	e475      	b.n	402102 <_svfprintf_r+0xa6>
  402816:	bf00      	nop
  402818:	004069fc 	.word	0x004069fc
  40281c:	004069e8 	.word	0x004069e8
  402820:	004069c8 	.word	0x004069c8
  402824:	004069b8 	.word	0x004069b8
  402828:	930a      	str	r3, [sp, #40]	; 0x28
  40282a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40282c:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  402830:	f103 0907 	add.w	r9, r3, #7
  402834:	f029 0307 	bic.w	r3, r9, #7
  402838:	f103 0208 	add.w	r2, r3, #8
  40283c:	920e      	str	r2, [sp, #56]	; 0x38
  40283e:	681a      	ldr	r2, [r3, #0]
  402840:	9214      	str	r2, [sp, #80]	; 0x50
  402842:	685b      	ldr	r3, [r3, #4]
  402844:	9315      	str	r3, [sp, #84]	; 0x54
  402846:	9915      	ldr	r1, [sp, #84]	; 0x54
  402848:	9814      	ldr	r0, [sp, #80]	; 0x50
  40284a:	f003 f84b 	bl	4058e4 <__fpclassifyd>
  40284e:	2801      	cmp	r0, #1
  402850:	46d3      	mov	fp, sl
  402852:	9814      	ldr	r0, [sp, #80]	; 0x50
  402854:	9915      	ldr	r1, [sp, #84]	; 0x54
  402856:	f040 8359 	bne.w	402f0c <_svfprintf_r+0xeb0>
  40285a:	2200      	movs	r2, #0
  40285c:	2300      	movs	r3, #0
  40285e:	f003 f9e3 	bl	405c28 <__aeabi_dcmplt>
  402862:	2800      	cmp	r0, #0
  402864:	f040 8564 	bne.w	403330 <_svfprintf_r+0x12d4>
  402868:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  40286c:	9b07      	ldr	r3, [sp, #28]
  40286e:	4abe      	ldr	r2, [pc, #760]	; (402b68 <_svfprintf_r+0xb0c>)
  402870:	f8df e300 	ldr.w	lr, [pc, #768]	; 402b74 <_svfprintf_r+0xb18>
  402874:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  402878:	9307      	str	r3, [sp, #28]
  40287a:	4613      	mov	r3, r2
  40287c:	2103      	movs	r1, #3
  40287e:	2000      	movs	r0, #0
  402880:	2d47      	cmp	r5, #71	; 0x47
  402882:	bfd8      	it	le
  402884:	4673      	movle	r3, lr
  402886:	9109      	str	r1, [sp, #36]	; 0x24
  402888:	9011      	str	r0, [sp, #68]	; 0x44
  40288a:	9310      	str	r3, [sp, #64]	; 0x40
  40288c:	910d      	str	r1, [sp, #52]	; 0x34
  40288e:	9012      	str	r0, [sp, #72]	; 0x48
  402890:	e504      	b.n	40229c <_svfprintf_r+0x240>
  402892:	980e      	ldr	r0, [sp, #56]	; 0x38
  402894:	9907      	ldr	r1, [sp, #28]
  402896:	930a      	str	r3, [sp, #40]	; 0x28
  402898:	2230      	movs	r2, #48	; 0x30
  40289a:	6803      	ldr	r3, [r0, #0]
  40289c:	f88d 2070 	strb.w	r2, [sp, #112]	; 0x70
  4028a0:	4602      	mov	r2, r0
  4028a2:	2578      	movs	r5, #120	; 0x78
  4028a4:	f041 0102 	orr.w	r1, r1, #2
  4028a8:	3204      	adds	r2, #4
  4028aa:	4698      	mov	r8, r3
  4028ac:	4baf      	ldr	r3, [pc, #700]	; (402b6c <_svfprintf_r+0xb10>)
  4028ae:	9316      	str	r3, [sp, #88]	; 0x58
  4028b0:	9107      	str	r1, [sp, #28]
  4028b2:	920e      	str	r2, [sp, #56]	; 0x38
  4028b4:	f04f 0900 	mov.w	r9, #0
  4028b8:	f88d 5071 	strb.w	r5, [sp, #113]	; 0x71
  4028bc:	2302      	movs	r3, #2
  4028be:	e4b2      	b.n	402226 <_svfprintf_r+0x1ca>
  4028c0:	930a      	str	r3, [sp, #40]	; 0x28
  4028c2:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  4028c6:	2d00      	cmp	r5, #0
  4028c8:	f000 83c6 	beq.w	403058 <_svfprintf_r+0xffc>
  4028cc:	2300      	movs	r3, #0
  4028ce:	2201      	movs	r2, #1
  4028d0:	469c      	mov	ip, r3
  4028d2:	9209      	str	r2, [sp, #36]	; 0x24
  4028d4:	f88d 5098 	strb.w	r5, [sp, #152]	; 0x98
  4028d8:	e77e      	b.n	4027d8 <_svfprintf_r+0x77c>
  4028da:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  4028de:	e539      	b.n	402354 <_svfprintf_r+0x2f8>
  4028e0:	2b01      	cmp	r3, #1
  4028e2:	f47f acb8 	bne.w	402256 <_svfprintf_r+0x1fa>
  4028e6:	f1b9 0f00 	cmp.w	r9, #0
  4028ea:	bf08      	it	eq
  4028ec:	f1b8 0f0a 	cmpeq.w	r8, #10
  4028f0:	f080 821c 	bcs.w	402d2c <_svfprintf_r+0xcd0>
  4028f4:	f50d 7b80 	add.w	fp, sp, #256	; 0x100
  4028f8:	f108 0830 	add.w	r8, r8, #48	; 0x30
  4028fc:	f80b 8d41 	strb.w	r8, [fp, #-65]!
  402900:	ebcb 0307 	rsb	r3, fp, r7
  402904:	930d      	str	r3, [sp, #52]	; 0x34
  402906:	f8cd b040 	str.w	fp, [sp, #64]	; 0x40
  40290a:	e4bf      	b.n	40228c <_svfprintf_r+0x230>
  40290c:	2d65      	cmp	r5, #101	; 0x65
  40290e:	f340 80a0 	ble.w	402a52 <_svfprintf_r+0x9f6>
  402912:	9814      	ldr	r0, [sp, #80]	; 0x50
  402914:	9915      	ldr	r1, [sp, #84]	; 0x54
  402916:	2200      	movs	r2, #0
  402918:	2300      	movs	r3, #0
  40291a:	f003 f97b 	bl	405c14 <__aeabi_dcmpeq>
  40291e:	2800      	cmp	r0, #0
  402920:	f000 8145 	beq.w	402bae <_svfprintf_r+0xb52>
  402924:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402926:	4a92      	ldr	r2, [pc, #584]	; (402b70 <_svfprintf_r+0xb14>)
  402928:	6022      	str	r2, [r4, #0]
  40292a:	3301      	adds	r3, #1
  40292c:	f10b 0b01 	add.w	fp, fp, #1
  402930:	2201      	movs	r2, #1
  402932:	2b07      	cmp	r3, #7
  402934:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  402938:	9324      	str	r3, [sp, #144]	; 0x90
  40293a:	6062      	str	r2, [r4, #4]
  40293c:	f300 8334 	bgt.w	402fa8 <_svfprintf_r+0xf4c>
  402940:	3408      	adds	r4, #8
  402942:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  402944:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  402946:	4293      	cmp	r3, r2
  402948:	db03      	blt.n	402952 <_svfprintf_r+0x8f6>
  40294a:	9b07      	ldr	r3, [sp, #28]
  40294c:	07da      	lsls	r2, r3, #31
  40294e:	f57f ad7f 	bpl.w	402450 <_svfprintf_r+0x3f4>
  402952:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402954:	9918      	ldr	r1, [sp, #96]	; 0x60
  402956:	9a17      	ldr	r2, [sp, #92]	; 0x5c
  402958:	6022      	str	r2, [r4, #0]
  40295a:	3301      	adds	r3, #1
  40295c:	448b      	add	fp, r1
  40295e:	2b07      	cmp	r3, #7
  402960:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  402964:	6061      	str	r1, [r4, #4]
  402966:	9324      	str	r3, [sp, #144]	; 0x90
  402968:	f300 8390 	bgt.w	40308c <_svfprintf_r+0x1030>
  40296c:	3408      	adds	r4, #8
  40296e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402970:	1e5d      	subs	r5, r3, #1
  402972:	2d00      	cmp	r5, #0
  402974:	f77f ad6c 	ble.w	402450 <_svfprintf_r+0x3f4>
  402978:	2d10      	cmp	r5, #16
  40297a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40297c:	f8df 91f8 	ldr.w	r9, [pc, #504]	; 402b78 <_svfprintf_r+0xb1c>
  402980:	f340 81ba 	ble.w	402cf8 <_svfprintf_r+0xc9c>
  402984:	f04f 0810 	mov.w	r8, #16
  402988:	465a      	mov	r2, fp
  40298a:	f8dd a020 	ldr.w	sl, [sp, #32]
  40298e:	e004      	b.n	40299a <_svfprintf_r+0x93e>
  402990:	3408      	adds	r4, #8
  402992:	3d10      	subs	r5, #16
  402994:	2d10      	cmp	r5, #16
  402996:	f340 81ae 	ble.w	402cf6 <_svfprintf_r+0xc9a>
  40299a:	3301      	adds	r3, #1
  40299c:	3210      	adds	r2, #16
  40299e:	2b07      	cmp	r3, #7
  4029a0:	9225      	str	r2, [sp, #148]	; 0x94
  4029a2:	9324      	str	r3, [sp, #144]	; 0x90
  4029a4:	f8c4 9000 	str.w	r9, [r4]
  4029a8:	f8c4 8004 	str.w	r8, [r4, #4]
  4029ac:	ddf0      	ble.n	402990 <_svfprintf_r+0x934>
  4029ae:	4650      	mov	r0, sl
  4029b0:	4631      	mov	r1, r6
  4029b2:	aa23      	add	r2, sp, #140	; 0x8c
  4029b4:	f002 ffd4 	bl	405960 <__ssprint_r>
  4029b8:	2800      	cmp	r0, #0
  4029ba:	f47f ac15 	bne.w	4021e8 <_svfprintf_r+0x18c>
  4029be:	9a25      	ldr	r2, [sp, #148]	; 0x94
  4029c0:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4029c2:	463c      	mov	r4, r7
  4029c4:	e7e5      	b.n	402992 <_svfprintf_r+0x936>
  4029c6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4029c8:	9a09      	ldr	r2, [sp, #36]	; 0x24
  4029ca:	ebc2 0a03 	rsb	sl, r2, r3
  4029ce:	f1ba 0f00 	cmp.w	sl, #0
  4029d2:	f77f ace7 	ble.w	4023a4 <_svfprintf_r+0x348>
  4029d6:	f1ba 0f10 	cmp.w	sl, #16
  4029da:	9a24      	ldr	r2, [sp, #144]	; 0x90
  4029dc:	f8df 9198 	ldr.w	r9, [pc, #408]	; 402b78 <_svfprintf_r+0xb1c>
  4029e0:	dd2b      	ble.n	402a3a <_svfprintf_r+0x9de>
  4029e2:	4649      	mov	r1, r9
  4029e4:	465b      	mov	r3, fp
  4029e6:	46a9      	mov	r9, r5
  4029e8:	f04f 0810 	mov.w	r8, #16
  4029ec:	f8dd b020 	ldr.w	fp, [sp, #32]
  4029f0:	460d      	mov	r5, r1
  4029f2:	e006      	b.n	402a02 <_svfprintf_r+0x9a6>
  4029f4:	f1aa 0a10 	sub.w	sl, sl, #16
  4029f8:	f1ba 0f10 	cmp.w	sl, #16
  4029fc:	f104 0408 	add.w	r4, r4, #8
  402a00:	dd17      	ble.n	402a32 <_svfprintf_r+0x9d6>
  402a02:	3201      	adds	r2, #1
  402a04:	3310      	adds	r3, #16
  402a06:	2a07      	cmp	r2, #7
  402a08:	9325      	str	r3, [sp, #148]	; 0x94
  402a0a:	9224      	str	r2, [sp, #144]	; 0x90
  402a0c:	e884 0120 	stmia.w	r4, {r5, r8}
  402a10:	ddf0      	ble.n	4029f4 <_svfprintf_r+0x998>
  402a12:	4658      	mov	r0, fp
  402a14:	4631      	mov	r1, r6
  402a16:	aa23      	add	r2, sp, #140	; 0x8c
  402a18:	f002 ffa2 	bl	405960 <__ssprint_r>
  402a1c:	2800      	cmp	r0, #0
  402a1e:	f47f abe3 	bne.w	4021e8 <_svfprintf_r+0x18c>
  402a22:	f1aa 0a10 	sub.w	sl, sl, #16
  402a26:	f1ba 0f10 	cmp.w	sl, #16
  402a2a:	9b25      	ldr	r3, [sp, #148]	; 0x94
  402a2c:	9a24      	ldr	r2, [sp, #144]	; 0x90
  402a2e:	463c      	mov	r4, r7
  402a30:	dce7      	bgt.n	402a02 <_svfprintf_r+0x9a6>
  402a32:	469b      	mov	fp, r3
  402a34:	462b      	mov	r3, r5
  402a36:	464d      	mov	r5, r9
  402a38:	4699      	mov	r9, r3
  402a3a:	3201      	adds	r2, #1
  402a3c:	44d3      	add	fp, sl
  402a3e:	2a07      	cmp	r2, #7
  402a40:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  402a44:	9224      	str	r2, [sp, #144]	; 0x90
  402a46:	e884 0600 	stmia.w	r4, {r9, sl}
  402a4a:	f300 8252 	bgt.w	402ef2 <_svfprintf_r+0xe96>
  402a4e:	3408      	adds	r4, #8
  402a50:	e4a8      	b.n	4023a4 <_svfprintf_r+0x348>
  402a52:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402a54:	9d24      	ldr	r5, [sp, #144]	; 0x90
  402a56:	2b01      	cmp	r3, #1
  402a58:	f340 8220 	ble.w	402e9c <_svfprintf_r+0xe40>
  402a5c:	9b10      	ldr	r3, [sp, #64]	; 0x40
  402a5e:	6023      	str	r3, [r4, #0]
  402a60:	3501      	adds	r5, #1
  402a62:	f10b 0301 	add.w	r3, fp, #1
  402a66:	2201      	movs	r2, #1
  402a68:	2d07      	cmp	r5, #7
  402a6a:	9325      	str	r3, [sp, #148]	; 0x94
  402a6c:	9524      	str	r5, [sp, #144]	; 0x90
  402a6e:	6062      	str	r2, [r4, #4]
  402a70:	f300 8226 	bgt.w	402ec0 <_svfprintf_r+0xe64>
  402a74:	3408      	adds	r4, #8
  402a76:	9918      	ldr	r1, [sp, #96]	; 0x60
  402a78:	6061      	str	r1, [r4, #4]
  402a7a:	3501      	adds	r5, #1
  402a7c:	eb03 0b01 	add.w	fp, r3, r1
  402a80:	2d07      	cmp	r5, #7
  402a82:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  402a84:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  402a88:	9524      	str	r5, [sp, #144]	; 0x90
  402a8a:	6023      	str	r3, [r4, #0]
  402a8c:	f300 8224 	bgt.w	402ed8 <_svfprintf_r+0xe7c>
  402a90:	3408      	adds	r4, #8
  402a92:	2300      	movs	r3, #0
  402a94:	9814      	ldr	r0, [sp, #80]	; 0x50
  402a96:	9915      	ldr	r1, [sp, #84]	; 0x54
  402a98:	2200      	movs	r2, #0
  402a9a:	f003 f8bb 	bl	405c14 <__aeabi_dcmpeq>
  402a9e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402aa0:	2800      	cmp	r0, #0
  402aa2:	f040 80de 	bne.w	402c62 <_svfprintf_r+0xc06>
  402aa6:	9a10      	ldr	r2, [sp, #64]	; 0x40
  402aa8:	3b01      	subs	r3, #1
  402aaa:	3501      	adds	r5, #1
  402aac:	3201      	adds	r2, #1
  402aae:	449b      	add	fp, r3
  402ab0:	2d07      	cmp	r5, #7
  402ab2:	9524      	str	r5, [sp, #144]	; 0x90
  402ab4:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  402ab8:	6022      	str	r2, [r4, #0]
  402aba:	6063      	str	r3, [r4, #4]
  402abc:	f300 810e 	bgt.w	402cdc <_svfprintf_r+0xc80>
  402ac0:	3408      	adds	r4, #8
  402ac2:	9a19      	ldr	r2, [sp, #100]	; 0x64
  402ac4:	6062      	str	r2, [r4, #4]
  402ac6:	3501      	adds	r5, #1
  402ac8:	4493      	add	fp, r2
  402aca:	ab1f      	add	r3, sp, #124	; 0x7c
  402acc:	2d07      	cmp	r5, #7
  402ace:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  402ad2:	9524      	str	r5, [sp, #144]	; 0x90
  402ad4:	6023      	str	r3, [r4, #0]
  402ad6:	f77f acba 	ble.w	40244e <_svfprintf_r+0x3f2>
  402ada:	9808      	ldr	r0, [sp, #32]
  402adc:	4631      	mov	r1, r6
  402ade:	aa23      	add	r2, sp, #140	; 0x8c
  402ae0:	f002 ff3e 	bl	405960 <__ssprint_r>
  402ae4:	2800      	cmp	r0, #0
  402ae6:	f47f ab7f 	bne.w	4021e8 <_svfprintf_r+0x18c>
  402aea:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  402aee:	463c      	mov	r4, r7
  402af0:	e4ae      	b.n	402450 <_svfprintf_r+0x3f4>
  402af2:	2b00      	cmp	r3, #0
  402af4:	d132      	bne.n	402b5c <_svfprintf_r+0xb00>
  402af6:	9b07      	ldr	r3, [sp, #28]
  402af8:	07d8      	lsls	r0, r3, #31
  402afa:	d52f      	bpl.n	402b5c <_svfprintf_r+0xb00>
  402afc:	f50d 7b80 	add.w	fp, sp, #256	; 0x100
  402b00:	2330      	movs	r3, #48	; 0x30
  402b02:	f80b 3d41 	strb.w	r3, [fp, #-65]!
  402b06:	ebcb 0307 	rsb	r3, fp, r7
  402b0a:	930d      	str	r3, [sp, #52]	; 0x34
  402b0c:	f8cd b040 	str.w	fp, [sp, #64]	; 0x40
  402b10:	f7ff bbbc 	b.w	40228c <_svfprintf_r+0x230>
  402b14:	9808      	ldr	r0, [sp, #32]
  402b16:	4631      	mov	r1, r6
  402b18:	aa23      	add	r2, sp, #140	; 0x8c
  402b1a:	f002 ff21 	bl	405960 <__ssprint_r>
  402b1e:	2800      	cmp	r0, #0
  402b20:	f47f ab62 	bne.w	4021e8 <_svfprintf_r+0x18c>
  402b24:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  402b28:	463c      	mov	r4, r7
  402b2a:	e47f      	b.n	40242c <_svfprintf_r+0x3d0>
  402b2c:	9808      	ldr	r0, [sp, #32]
  402b2e:	4631      	mov	r1, r6
  402b30:	aa23      	add	r2, sp, #140	; 0x8c
  402b32:	f002 ff15 	bl	405960 <__ssprint_r>
  402b36:	2800      	cmp	r0, #0
  402b38:	f47f ab56 	bne.w	4021e8 <_svfprintf_r+0x18c>
  402b3c:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  402b40:	463c      	mov	r4, r7
  402b42:	e41a      	b.n	40237a <_svfprintf_r+0x31e>
  402b44:	9808      	ldr	r0, [sp, #32]
  402b46:	4631      	mov	r1, r6
  402b48:	aa23      	add	r2, sp, #140	; 0x8c
  402b4a:	f002 ff09 	bl	405960 <__ssprint_r>
  402b4e:	2800      	cmp	r0, #0
  402b50:	f47f ab4a 	bne.w	4021e8 <_svfprintf_r+0x18c>
  402b54:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  402b58:	463c      	mov	r4, r7
  402b5a:	e41f      	b.n	40239c <_svfprintf_r+0x340>
  402b5c:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
  402b60:	9710      	str	r7, [sp, #64]	; 0x40
  402b62:	f7ff bb93 	b.w	40228c <_svfprintf_r+0x230>
  402b66:	bf00      	nop
  402b68:	004069dc 	.word	0x004069dc
  402b6c:	004069fc 	.word	0x004069fc
  402b70:	00406a18 	.word	0x00406a18
  402b74:	004069d8 	.word	0x004069d8
  402b78:	004069b8 	.word	0x004069b8
  402b7c:	9816      	ldr	r0, [sp, #88]	; 0x58
  402b7e:	46bb      	mov	fp, r7
  402b80:	ea4f 1318 	mov.w	r3, r8, lsr #4
  402b84:	f008 010f 	and.w	r1, r8, #15
  402b88:	ea43 7309 	orr.w	r3, r3, r9, lsl #28
  402b8c:	ea4f 1219 	mov.w	r2, r9, lsr #4
  402b90:	4698      	mov	r8, r3
  402b92:	4691      	mov	r9, r2
  402b94:	5c43      	ldrb	r3, [r0, r1]
  402b96:	f80b 3d01 	strb.w	r3, [fp, #-1]!
  402b9a:	ea58 0309 	orrs.w	r3, r8, r9
  402b9e:	d1ef      	bne.n	402b80 <_svfprintf_r+0xb24>
  402ba0:	465b      	mov	r3, fp
  402ba2:	f8cd b040 	str.w	fp, [sp, #64]	; 0x40
  402ba6:	1afb      	subs	r3, r7, r3
  402ba8:	930d      	str	r3, [sp, #52]	; 0x34
  402baa:	f7ff bb6f 	b.w	40228c <_svfprintf_r+0x230>
  402bae:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  402bb0:	2d00      	cmp	r5, #0
  402bb2:	f340 8205 	ble.w	402fc0 <_svfprintf_r+0xf64>
  402bb6:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  402bb8:	9912      	ldr	r1, [sp, #72]	; 0x48
  402bba:	428a      	cmp	r2, r1
  402bbc:	4613      	mov	r3, r2
  402bbe:	bfa8      	it	ge
  402bc0:	460b      	movge	r3, r1
  402bc2:	461d      	mov	r5, r3
  402bc4:	9910      	ldr	r1, [sp, #64]	; 0x40
  402bc6:	2d00      	cmp	r5, #0
  402bc8:	eb01 0a02 	add.w	sl, r1, r2
  402bcc:	dd0b      	ble.n	402be6 <_svfprintf_r+0xb8a>
  402bce:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402bd0:	6021      	str	r1, [r4, #0]
  402bd2:	3301      	adds	r3, #1
  402bd4:	44ab      	add	fp, r5
  402bd6:	2b07      	cmp	r3, #7
  402bd8:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  402bdc:	6065      	str	r5, [r4, #4]
  402bde:	9324      	str	r3, [sp, #144]	; 0x90
  402be0:	f300 834d 	bgt.w	40327e <_svfprintf_r+0x1222>
  402be4:	3408      	adds	r4, #8
  402be6:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402be8:	2d00      	cmp	r5, #0
  402bea:	bfa8      	it	ge
  402bec:	1b5b      	subge	r3, r3, r5
  402bee:	2b00      	cmp	r3, #0
  402bf0:	461d      	mov	r5, r3
  402bf2:	f340 80f5 	ble.w	402de0 <_svfprintf_r+0xd84>
  402bf6:	2d10      	cmp	r5, #16
  402bf8:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402bfa:	f8df 95f4 	ldr.w	r9, [pc, #1524]	; 4031f0 <_svfprintf_r+0x1194>
  402bfe:	f340 81c6 	ble.w	402f8e <_svfprintf_r+0xf32>
  402c02:	465a      	mov	r2, fp
  402c04:	f04f 0810 	mov.w	r8, #16
  402c08:	f8dd b020 	ldr.w	fp, [sp, #32]
  402c0c:	e004      	b.n	402c18 <_svfprintf_r+0xbbc>
  402c0e:	3408      	adds	r4, #8
  402c10:	3d10      	subs	r5, #16
  402c12:	2d10      	cmp	r5, #16
  402c14:	f340 81ba 	ble.w	402f8c <_svfprintf_r+0xf30>
  402c18:	3301      	adds	r3, #1
  402c1a:	3210      	adds	r2, #16
  402c1c:	2b07      	cmp	r3, #7
  402c1e:	9225      	str	r2, [sp, #148]	; 0x94
  402c20:	9324      	str	r3, [sp, #144]	; 0x90
  402c22:	f8c4 9000 	str.w	r9, [r4]
  402c26:	f8c4 8004 	str.w	r8, [r4, #4]
  402c2a:	ddf0      	ble.n	402c0e <_svfprintf_r+0xbb2>
  402c2c:	4658      	mov	r0, fp
  402c2e:	4631      	mov	r1, r6
  402c30:	aa23      	add	r2, sp, #140	; 0x8c
  402c32:	f002 fe95 	bl	405960 <__ssprint_r>
  402c36:	2800      	cmp	r0, #0
  402c38:	f47f aad6 	bne.w	4021e8 <_svfprintf_r+0x18c>
  402c3c:	9a25      	ldr	r2, [sp, #148]	; 0x94
  402c3e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402c40:	463c      	mov	r4, r7
  402c42:	e7e5      	b.n	402c10 <_svfprintf_r+0xbb4>
  402c44:	9808      	ldr	r0, [sp, #32]
  402c46:	4631      	mov	r1, r6
  402c48:	aa23      	add	r2, sp, #140	; 0x8c
  402c4a:	f002 fe89 	bl	405960 <__ssprint_r>
  402c4e:	2800      	cmp	r0, #0
  402c50:	f47f aaca 	bne.w	4021e8 <_svfprintf_r+0x18c>
  402c54:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  402c58:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  402c5c:	463c      	mov	r4, r7
  402c5e:	f7ff bb79 	b.w	402354 <_svfprintf_r+0x2f8>
  402c62:	f103 38ff 	add.w	r8, r3, #4294967295
  402c66:	f1b8 0f00 	cmp.w	r8, #0
  402c6a:	f77f af2a 	ble.w	402ac2 <_svfprintf_r+0xa66>
  402c6e:	f1b8 0f10 	cmp.w	r8, #16
  402c72:	f8df 957c 	ldr.w	r9, [pc, #1404]	; 4031f0 <_svfprintf_r+0x1194>
  402c76:	dd25      	ble.n	402cc4 <_svfprintf_r+0xc68>
  402c78:	465b      	mov	r3, fp
  402c7a:	f04f 0a10 	mov.w	sl, #16
  402c7e:	f8dd b020 	ldr.w	fp, [sp, #32]
  402c82:	e006      	b.n	402c92 <_svfprintf_r+0xc36>
  402c84:	f1a8 0810 	sub.w	r8, r8, #16
  402c88:	f1b8 0f10 	cmp.w	r8, #16
  402c8c:	f104 0408 	add.w	r4, r4, #8
  402c90:	dd17      	ble.n	402cc2 <_svfprintf_r+0xc66>
  402c92:	3501      	adds	r5, #1
  402c94:	3310      	adds	r3, #16
  402c96:	2d07      	cmp	r5, #7
  402c98:	9325      	str	r3, [sp, #148]	; 0x94
  402c9a:	9524      	str	r5, [sp, #144]	; 0x90
  402c9c:	e884 0600 	stmia.w	r4, {r9, sl}
  402ca0:	ddf0      	ble.n	402c84 <_svfprintf_r+0xc28>
  402ca2:	4658      	mov	r0, fp
  402ca4:	4631      	mov	r1, r6
  402ca6:	aa23      	add	r2, sp, #140	; 0x8c
  402ca8:	f002 fe5a 	bl	405960 <__ssprint_r>
  402cac:	2800      	cmp	r0, #0
  402cae:	f47f aa9b 	bne.w	4021e8 <_svfprintf_r+0x18c>
  402cb2:	f1a8 0810 	sub.w	r8, r8, #16
  402cb6:	f1b8 0f10 	cmp.w	r8, #16
  402cba:	9b25      	ldr	r3, [sp, #148]	; 0x94
  402cbc:	9d24      	ldr	r5, [sp, #144]	; 0x90
  402cbe:	463c      	mov	r4, r7
  402cc0:	dce7      	bgt.n	402c92 <_svfprintf_r+0xc36>
  402cc2:	469b      	mov	fp, r3
  402cc4:	3501      	adds	r5, #1
  402cc6:	44c3      	add	fp, r8
  402cc8:	2d07      	cmp	r5, #7
  402cca:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  402cce:	9524      	str	r5, [sp, #144]	; 0x90
  402cd0:	f8c4 9000 	str.w	r9, [r4]
  402cd4:	f8c4 8004 	str.w	r8, [r4, #4]
  402cd8:	f77f aef2 	ble.w	402ac0 <_svfprintf_r+0xa64>
  402cdc:	9808      	ldr	r0, [sp, #32]
  402cde:	4631      	mov	r1, r6
  402ce0:	aa23      	add	r2, sp, #140	; 0x8c
  402ce2:	f002 fe3d 	bl	405960 <__ssprint_r>
  402ce6:	2800      	cmp	r0, #0
  402ce8:	f47f aa7e 	bne.w	4021e8 <_svfprintf_r+0x18c>
  402cec:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  402cf0:	9d24      	ldr	r5, [sp, #144]	; 0x90
  402cf2:	463c      	mov	r4, r7
  402cf4:	e6e5      	b.n	402ac2 <_svfprintf_r+0xa66>
  402cf6:	4693      	mov	fp, r2
  402cf8:	3301      	adds	r3, #1
  402cfa:	44ab      	add	fp, r5
  402cfc:	2b07      	cmp	r3, #7
  402cfe:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  402d02:	9324      	str	r3, [sp, #144]	; 0x90
  402d04:	f8c4 9000 	str.w	r9, [r4]
  402d08:	6065      	str	r5, [r4, #4]
  402d0a:	f77f aba0 	ble.w	40244e <_svfprintf_r+0x3f2>
  402d0e:	e6e4      	b.n	402ada <_svfprintf_r+0xa7e>
  402d10:	2b30      	cmp	r3, #48	; 0x30
  402d12:	9b10      	ldr	r3, [sp, #64]	; 0x40
  402d14:	f43f af47 	beq.w	402ba6 <_svfprintf_r+0xb4a>
  402d18:	3b01      	subs	r3, #1
  402d1a:	461a      	mov	r2, r3
  402d1c:	9310      	str	r3, [sp, #64]	; 0x40
  402d1e:	1aba      	subs	r2, r7, r2
  402d20:	2330      	movs	r3, #48	; 0x30
  402d22:	920d      	str	r2, [sp, #52]	; 0x34
  402d24:	f801 3c01 	strb.w	r3, [r1, #-1]
  402d28:	f7ff bab0 	b.w	40228c <_svfprintf_r+0x230>
  402d2c:	46bb      	mov	fp, r7
  402d2e:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  402d32:	4640      	mov	r0, r8
  402d34:	4649      	mov	r1, r9
  402d36:	220a      	movs	r2, #10
  402d38:	2300      	movs	r3, #0
  402d3a:	f002 ff9d 	bl	405c78 <__aeabi_uldivmod>
  402d3e:	3230      	adds	r2, #48	; 0x30
  402d40:	4640      	mov	r0, r8
  402d42:	4649      	mov	r1, r9
  402d44:	f80b 2d01 	strb.w	r2, [fp, #-1]!
  402d48:	2300      	movs	r3, #0
  402d4a:	220a      	movs	r2, #10
  402d4c:	f002 ff94 	bl	405c78 <__aeabi_uldivmod>
  402d50:	4680      	mov	r8, r0
  402d52:	4689      	mov	r9, r1
  402d54:	ea58 0309 	orrs.w	r3, r8, r9
  402d58:	d1eb      	bne.n	402d32 <_svfprintf_r+0xcd6>
  402d5a:	465b      	mov	r3, fp
  402d5c:	1afb      	subs	r3, r7, r3
  402d5e:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  402d62:	f8cd b040 	str.w	fp, [sp, #64]	; 0x40
  402d66:	930d      	str	r3, [sp, #52]	; 0x34
  402d68:	f7ff ba90 	b.w	40228c <_svfprintf_r+0x230>
  402d6c:	990e      	ldr	r1, [sp, #56]	; 0x38
  402d6e:	680a      	ldr	r2, [r1, #0]
  402d70:	3104      	adds	r1, #4
  402d72:	910e      	str	r1, [sp, #56]	; 0x38
  402d74:	4690      	mov	r8, r2
  402d76:	f04f 0900 	mov.w	r9, #0
  402d7a:	f7ff ba54 	b.w	402226 <_svfprintf_r+0x1ca>
  402d7e:	990e      	ldr	r1, [sp, #56]	; 0x38
  402d80:	680a      	ldr	r2, [r1, #0]
  402d82:	3104      	adds	r1, #4
  402d84:	2301      	movs	r3, #1
  402d86:	910e      	str	r1, [sp, #56]	; 0x38
  402d88:	4690      	mov	r8, r2
  402d8a:	f04f 0900 	mov.w	r9, #0
  402d8e:	f7ff ba4a 	b.w	402226 <_svfprintf_r+0x1ca>
  402d92:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  402d94:	6813      	ldr	r3, [r2, #0]
  402d96:	4698      	mov	r8, r3
  402d98:	ea4f 79e3 	mov.w	r9, r3, asr #31
  402d9c:	4613      	mov	r3, r2
  402d9e:	3304      	adds	r3, #4
  402da0:	4642      	mov	r2, r8
  402da2:	930e      	str	r3, [sp, #56]	; 0x38
  402da4:	2a00      	cmp	r2, #0
  402da6:	464b      	mov	r3, r9
  402da8:	f173 0300 	sbcs.w	r3, r3, #0
  402dac:	f6bf abf5 	bge.w	40259a <_svfprintf_r+0x53e>
  402db0:	f04f 0c2d 	mov.w	ip, #45	; 0x2d
  402db4:	f1d8 0800 	rsbs	r8, r8, #0
  402db8:	eb69 0949 	sbc.w	r9, r9, r9, lsl #1
  402dbc:	f88d c06f 	strb.w	ip, [sp, #111]	; 0x6f
  402dc0:	f8cd a044 	str.w	sl, [sp, #68]	; 0x44
  402dc4:	2301      	movs	r3, #1
  402dc6:	f7ff ba34 	b.w	402232 <_svfprintf_r+0x1d6>
  402dca:	9808      	ldr	r0, [sp, #32]
  402dcc:	4631      	mov	r1, r6
  402dce:	aa23      	add	r2, sp, #140	; 0x8c
  402dd0:	f002 fdc6 	bl	405960 <__ssprint_r>
  402dd4:	2800      	cmp	r0, #0
  402dd6:	f47f aa07 	bne.w	4021e8 <_svfprintf_r+0x18c>
  402dda:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  402dde:	463c      	mov	r4, r7
  402de0:	9a10      	ldr	r2, [sp, #64]	; 0x40
  402de2:	9912      	ldr	r1, [sp, #72]	; 0x48
  402de4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  402de6:	440a      	add	r2, r1
  402de8:	4690      	mov	r8, r2
  402dea:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  402dec:	4293      	cmp	r3, r2
  402dee:	db46      	blt.n	402e7e <_svfprintf_r+0xe22>
  402df0:	9a07      	ldr	r2, [sp, #28]
  402df2:	07d0      	lsls	r0, r2, #31
  402df4:	d443      	bmi.n	402e7e <_svfprintf_r+0xe22>
  402df6:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  402df8:	ebc8 050a 	rsb	r5, r8, sl
  402dfc:	1ad3      	subs	r3, r2, r3
  402dfe:	429d      	cmp	r5, r3
  402e00:	bfa8      	it	ge
  402e02:	461d      	movge	r5, r3
  402e04:	2d00      	cmp	r5, #0
  402e06:	dd0c      	ble.n	402e22 <_svfprintf_r+0xdc6>
  402e08:	9a24      	ldr	r2, [sp, #144]	; 0x90
  402e0a:	f8c4 8000 	str.w	r8, [r4]
  402e0e:	3201      	adds	r2, #1
  402e10:	44ab      	add	fp, r5
  402e12:	2a07      	cmp	r2, #7
  402e14:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  402e18:	6065      	str	r5, [r4, #4]
  402e1a:	9224      	str	r2, [sp, #144]	; 0x90
  402e1c:	f300 8267 	bgt.w	4032ee <_svfprintf_r+0x1292>
  402e20:	3408      	adds	r4, #8
  402e22:	2d00      	cmp	r5, #0
  402e24:	bfac      	ite	ge
  402e26:	1b5d      	subge	r5, r3, r5
  402e28:	461d      	movlt	r5, r3
  402e2a:	2d00      	cmp	r5, #0
  402e2c:	f77f ab10 	ble.w	402450 <_svfprintf_r+0x3f4>
  402e30:	2d10      	cmp	r5, #16
  402e32:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402e34:	f8df 93b8 	ldr.w	r9, [pc, #952]	; 4031f0 <_svfprintf_r+0x1194>
  402e38:	f77f af5e 	ble.w	402cf8 <_svfprintf_r+0xc9c>
  402e3c:	f04f 0810 	mov.w	r8, #16
  402e40:	465a      	mov	r2, fp
  402e42:	f8dd a020 	ldr.w	sl, [sp, #32]
  402e46:	e004      	b.n	402e52 <_svfprintf_r+0xdf6>
  402e48:	3408      	adds	r4, #8
  402e4a:	3d10      	subs	r5, #16
  402e4c:	2d10      	cmp	r5, #16
  402e4e:	f77f af52 	ble.w	402cf6 <_svfprintf_r+0xc9a>
  402e52:	3301      	adds	r3, #1
  402e54:	3210      	adds	r2, #16
  402e56:	2b07      	cmp	r3, #7
  402e58:	9225      	str	r2, [sp, #148]	; 0x94
  402e5a:	9324      	str	r3, [sp, #144]	; 0x90
  402e5c:	f8c4 9000 	str.w	r9, [r4]
  402e60:	f8c4 8004 	str.w	r8, [r4, #4]
  402e64:	ddf0      	ble.n	402e48 <_svfprintf_r+0xdec>
  402e66:	4650      	mov	r0, sl
  402e68:	4631      	mov	r1, r6
  402e6a:	aa23      	add	r2, sp, #140	; 0x8c
  402e6c:	f002 fd78 	bl	405960 <__ssprint_r>
  402e70:	2800      	cmp	r0, #0
  402e72:	f47f a9b9 	bne.w	4021e8 <_svfprintf_r+0x18c>
  402e76:	9a25      	ldr	r2, [sp, #148]	; 0x94
  402e78:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402e7a:	463c      	mov	r4, r7
  402e7c:	e7e5      	b.n	402e4a <_svfprintf_r+0xdee>
  402e7e:	9a24      	ldr	r2, [sp, #144]	; 0x90
  402e80:	9818      	ldr	r0, [sp, #96]	; 0x60
  402e82:	9917      	ldr	r1, [sp, #92]	; 0x5c
  402e84:	6021      	str	r1, [r4, #0]
  402e86:	3201      	adds	r2, #1
  402e88:	4483      	add	fp, r0
  402e8a:	2a07      	cmp	r2, #7
  402e8c:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  402e90:	6060      	str	r0, [r4, #4]
  402e92:	9224      	str	r2, [sp, #144]	; 0x90
  402e94:	f300 820a 	bgt.w	4032ac <_svfprintf_r+0x1250>
  402e98:	3408      	adds	r4, #8
  402e9a:	e7ac      	b.n	402df6 <_svfprintf_r+0xd9a>
  402e9c:	9b07      	ldr	r3, [sp, #28]
  402e9e:	07d9      	lsls	r1, r3, #31
  402ea0:	f53f addc 	bmi.w	402a5c <_svfprintf_r+0xa00>
  402ea4:	9b10      	ldr	r3, [sp, #64]	; 0x40
  402ea6:	6023      	str	r3, [r4, #0]
  402ea8:	3501      	adds	r5, #1
  402eaa:	f10b 0b01 	add.w	fp, fp, #1
  402eae:	2301      	movs	r3, #1
  402eb0:	2d07      	cmp	r5, #7
  402eb2:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  402eb6:	9524      	str	r5, [sp, #144]	; 0x90
  402eb8:	6063      	str	r3, [r4, #4]
  402eba:	f77f ae01 	ble.w	402ac0 <_svfprintf_r+0xa64>
  402ebe:	e70d      	b.n	402cdc <_svfprintf_r+0xc80>
  402ec0:	9808      	ldr	r0, [sp, #32]
  402ec2:	4631      	mov	r1, r6
  402ec4:	aa23      	add	r2, sp, #140	; 0x8c
  402ec6:	f002 fd4b 	bl	405960 <__ssprint_r>
  402eca:	2800      	cmp	r0, #0
  402ecc:	f47f a98c 	bne.w	4021e8 <_svfprintf_r+0x18c>
  402ed0:	9b25      	ldr	r3, [sp, #148]	; 0x94
  402ed2:	9d24      	ldr	r5, [sp, #144]	; 0x90
  402ed4:	463c      	mov	r4, r7
  402ed6:	e5ce      	b.n	402a76 <_svfprintf_r+0xa1a>
  402ed8:	9808      	ldr	r0, [sp, #32]
  402eda:	4631      	mov	r1, r6
  402edc:	aa23      	add	r2, sp, #140	; 0x8c
  402ede:	f002 fd3f 	bl	405960 <__ssprint_r>
  402ee2:	2800      	cmp	r0, #0
  402ee4:	f47f a980 	bne.w	4021e8 <_svfprintf_r+0x18c>
  402ee8:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  402eec:	9d24      	ldr	r5, [sp, #144]	; 0x90
  402eee:	463c      	mov	r4, r7
  402ef0:	e5cf      	b.n	402a92 <_svfprintf_r+0xa36>
  402ef2:	9808      	ldr	r0, [sp, #32]
  402ef4:	4631      	mov	r1, r6
  402ef6:	aa23      	add	r2, sp, #140	; 0x8c
  402ef8:	f002 fd32 	bl	405960 <__ssprint_r>
  402efc:	2800      	cmp	r0, #0
  402efe:	f47f a973 	bne.w	4021e8 <_svfprintf_r+0x18c>
  402f02:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  402f06:	463c      	mov	r4, r7
  402f08:	f7ff ba4c 	b.w	4023a4 <_svfprintf_r+0x348>
  402f0c:	f002 fcea 	bl	4058e4 <__fpclassifyd>
  402f10:	2800      	cmp	r0, #0
  402f12:	f040 80c7 	bne.w	4030a4 <_svfprintf_r+0x1048>
  402f16:	4686      	mov	lr, r0
  402f18:	4ab2      	ldr	r2, [pc, #712]	; (4031e4 <_svfprintf_r+0x1188>)
  402f1a:	4bb3      	ldr	r3, [pc, #716]	; (4031e8 <_svfprintf_r+0x118c>)
  402f1c:	9011      	str	r0, [sp, #68]	; 0x44
  402f1e:	9807      	ldr	r0, [sp, #28]
  402f20:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  402f24:	f8cd e048 	str.w	lr, [sp, #72]	; 0x48
  402f28:	2103      	movs	r1, #3
  402f2a:	f020 0080 	bic.w	r0, r0, #128	; 0x80
  402f2e:	2d47      	cmp	r5, #71	; 0x47
  402f30:	bfd8      	it	le
  402f32:	461a      	movle	r2, r3
  402f34:	9109      	str	r1, [sp, #36]	; 0x24
  402f36:	9007      	str	r0, [sp, #28]
  402f38:	9210      	str	r2, [sp, #64]	; 0x40
  402f3a:	910d      	str	r1, [sp, #52]	; 0x34
  402f3c:	f7ff b9ae 	b.w	40229c <_svfprintf_r+0x240>
  402f40:	9b07      	ldr	r3, [sp, #28]
  402f42:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  402f44:	f013 0f40 	tst.w	r3, #64	; 0x40
  402f48:	4613      	mov	r3, r2
  402f4a:	f43f ac2e 	beq.w	4027aa <_svfprintf_r+0x74e>
  402f4e:	3304      	adds	r3, #4
  402f50:	f8b2 8000 	ldrh.w	r8, [r2]
  402f54:	930e      	str	r3, [sp, #56]	; 0x38
  402f56:	f04f 0900 	mov.w	r9, #0
  402f5a:	f7ff bb37 	b.w	4025cc <_svfprintf_r+0x570>
  402f5e:	9b07      	ldr	r3, [sp, #28]
  402f60:	06db      	lsls	r3, r3, #27
  402f62:	d40b      	bmi.n	402f7c <_svfprintf_r+0xf20>
  402f64:	9b07      	ldr	r3, [sp, #28]
  402f66:	065d      	lsls	r5, r3, #25
  402f68:	d508      	bpl.n	402f7c <_svfprintf_r+0xf20>
  402f6a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  402f6c:	6813      	ldr	r3, [r2, #0]
  402f6e:	3204      	adds	r2, #4
  402f70:	920e      	str	r2, [sp, #56]	; 0x38
  402f72:	f8bd 202c 	ldrh.w	r2, [sp, #44]	; 0x2c
  402f76:	801a      	strh	r2, [r3, #0]
  402f78:	f7ff b895 	b.w	4020a6 <_svfprintf_r+0x4a>
  402f7c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  402f7e:	6813      	ldr	r3, [r2, #0]
  402f80:	3204      	adds	r2, #4
  402f82:	920e      	str	r2, [sp, #56]	; 0x38
  402f84:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  402f86:	601a      	str	r2, [r3, #0]
  402f88:	f7ff b88d 	b.w	4020a6 <_svfprintf_r+0x4a>
  402f8c:	4693      	mov	fp, r2
  402f8e:	3301      	adds	r3, #1
  402f90:	44ab      	add	fp, r5
  402f92:	2b07      	cmp	r3, #7
  402f94:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  402f98:	9324      	str	r3, [sp, #144]	; 0x90
  402f9a:	f8c4 9000 	str.w	r9, [r4]
  402f9e:	6065      	str	r5, [r4, #4]
  402fa0:	f73f af13 	bgt.w	402dca <_svfprintf_r+0xd6e>
  402fa4:	3408      	adds	r4, #8
  402fa6:	e71b      	b.n	402de0 <_svfprintf_r+0xd84>
  402fa8:	9808      	ldr	r0, [sp, #32]
  402faa:	4631      	mov	r1, r6
  402fac:	aa23      	add	r2, sp, #140	; 0x8c
  402fae:	f002 fcd7 	bl	405960 <__ssprint_r>
  402fb2:	2800      	cmp	r0, #0
  402fb4:	f47f a918 	bne.w	4021e8 <_svfprintf_r+0x18c>
  402fb8:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  402fbc:	463c      	mov	r4, r7
  402fbe:	e4c0      	b.n	402942 <_svfprintf_r+0x8e6>
  402fc0:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402fc2:	4a8a      	ldr	r2, [pc, #552]	; (4031ec <_svfprintf_r+0x1190>)
  402fc4:	6022      	str	r2, [r4, #0]
  402fc6:	3301      	adds	r3, #1
  402fc8:	f10b 0b01 	add.w	fp, fp, #1
  402fcc:	2201      	movs	r2, #1
  402fce:	2b07      	cmp	r3, #7
  402fd0:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  402fd4:	9324      	str	r3, [sp, #144]	; 0x90
  402fd6:	6062      	str	r2, [r4, #4]
  402fd8:	f300 80f4 	bgt.w	4031c4 <_svfprintf_r+0x1168>
  402fdc:	3408      	adds	r4, #8
  402fde:	b92d      	cbnz	r5, 402fec <_svfprintf_r+0xf90>
  402fe0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402fe2:	b91b      	cbnz	r3, 402fec <_svfprintf_r+0xf90>
  402fe4:	9b07      	ldr	r3, [sp, #28]
  402fe6:	07db      	lsls	r3, r3, #31
  402fe8:	f57f aa32 	bpl.w	402450 <_svfprintf_r+0x3f4>
  402fec:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402fee:	9818      	ldr	r0, [sp, #96]	; 0x60
  402ff0:	9a17      	ldr	r2, [sp, #92]	; 0x5c
  402ff2:	6022      	str	r2, [r4, #0]
  402ff4:	3301      	adds	r3, #1
  402ff6:	eb0b 0100 	add.w	r1, fp, r0
  402ffa:	2b07      	cmp	r3, #7
  402ffc:	9125      	str	r1, [sp, #148]	; 0x94
  402ffe:	6060      	str	r0, [r4, #4]
  403000:	9324      	str	r3, [sp, #144]	; 0x90
  403002:	f300 81f3 	bgt.w	4033ec <_svfprintf_r+0x1390>
  403006:	f104 0208 	add.w	r2, r4, #8
  40300a:	426d      	negs	r5, r5
  40300c:	2d00      	cmp	r5, #0
  40300e:	f340 80fc 	ble.w	40320a <_svfprintf_r+0x11ae>
  403012:	2d10      	cmp	r5, #16
  403014:	f8df 91d8 	ldr.w	r9, [pc, #472]	; 4031f0 <_svfprintf_r+0x1194>
  403018:	f340 813d 	ble.w	403296 <_svfprintf_r+0x123a>
  40301c:	2410      	movs	r4, #16
  40301e:	f8dd 8020 	ldr.w	r8, [sp, #32]
  403022:	e004      	b.n	40302e <_svfprintf_r+0xfd2>
  403024:	3208      	adds	r2, #8
  403026:	3d10      	subs	r5, #16
  403028:	2d10      	cmp	r5, #16
  40302a:	f340 8134 	ble.w	403296 <_svfprintf_r+0x123a>
  40302e:	3301      	adds	r3, #1
  403030:	3110      	adds	r1, #16
  403032:	2b07      	cmp	r3, #7
  403034:	9125      	str	r1, [sp, #148]	; 0x94
  403036:	9324      	str	r3, [sp, #144]	; 0x90
  403038:	f8c2 9000 	str.w	r9, [r2]
  40303c:	6054      	str	r4, [r2, #4]
  40303e:	ddf1      	ble.n	403024 <_svfprintf_r+0xfc8>
  403040:	4640      	mov	r0, r8
  403042:	4631      	mov	r1, r6
  403044:	aa23      	add	r2, sp, #140	; 0x8c
  403046:	f002 fc8b 	bl	405960 <__ssprint_r>
  40304a:	2800      	cmp	r0, #0
  40304c:	f47f a8cc 	bne.w	4021e8 <_svfprintf_r+0x18c>
  403050:	9925      	ldr	r1, [sp, #148]	; 0x94
  403052:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403054:	463a      	mov	r2, r7
  403056:	e7e6      	b.n	403026 <_svfprintf_r+0xfca>
  403058:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40305a:	46b1      	mov	r9, r6
  40305c:	2b00      	cmp	r3, #0
  40305e:	f43f a8c4 	beq.w	4021ea <_svfprintf_r+0x18e>
  403062:	9808      	ldr	r0, [sp, #32]
  403064:	4631      	mov	r1, r6
  403066:	aa23      	add	r2, sp, #140	; 0x8c
  403068:	f002 fc7a 	bl	405960 <__ssprint_r>
  40306c:	f7ff b8bd 	b.w	4021ea <_svfprintf_r+0x18e>
  403070:	980c      	ldr	r0, [sp, #48]	; 0x30
  403072:	910e      	str	r1, [sp, #56]	; 0x38
  403074:	4240      	negs	r0, r0
  403076:	900c      	str	r0, [sp, #48]	; 0x30
  403078:	4619      	mov	r1, r3
  40307a:	f7ff ba3f 	b.w	4024fc <_svfprintf_r+0x4a0>
  40307e:	f041 0120 	orr.w	r1, r1, #32
  403082:	9107      	str	r1, [sp, #28]
  403084:	785d      	ldrb	r5, [r3, #1]
  403086:	1c59      	adds	r1, r3, #1
  403088:	f7ff b83b 	b.w	402102 <_svfprintf_r+0xa6>
  40308c:	9808      	ldr	r0, [sp, #32]
  40308e:	4631      	mov	r1, r6
  403090:	aa23      	add	r2, sp, #140	; 0x8c
  403092:	f002 fc65 	bl	405960 <__ssprint_r>
  403096:	2800      	cmp	r0, #0
  403098:	f47f a8a6 	bne.w	4021e8 <_svfprintf_r+0x18c>
  40309c:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  4030a0:	463c      	mov	r4, r7
  4030a2:	e464      	b.n	40296e <_svfprintf_r+0x912>
  4030a4:	f025 0320 	bic.w	r3, r5, #32
  4030a8:	f1ba 3fff 	cmp.w	sl, #4294967295
  4030ac:	930d      	str	r3, [sp, #52]	; 0x34
  4030ae:	f000 8096 	beq.w	4031de <_svfprintf_r+0x1182>
  4030b2:	2b47      	cmp	r3, #71	; 0x47
  4030b4:	d105      	bne.n	4030c2 <_svfprintf_r+0x1066>
  4030b6:	f1ba 0f00 	cmp.w	sl, #0
  4030ba:	bf14      	ite	ne
  4030bc:	46d3      	movne	fp, sl
  4030be:	f04f 0b01 	moveq.w	fp, #1
  4030c2:	9b07      	ldr	r3, [sp, #28]
  4030c4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  4030c8:	9311      	str	r3, [sp, #68]	; 0x44
  4030ca:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4030cc:	f1b3 0a00 	subs.w	sl, r3, #0
  4030d0:	9b14      	ldr	r3, [sp, #80]	; 0x50
  4030d2:	9309      	str	r3, [sp, #36]	; 0x24
  4030d4:	bfbb      	ittet	lt
  4030d6:	4653      	movlt	r3, sl
  4030d8:	f103 4a00 	addlt.w	sl, r3, #2147483648	; 0x80000000
  4030dc:	2300      	movge	r3, #0
  4030de:	232d      	movlt	r3, #45	; 0x2d
  4030e0:	2d66      	cmp	r5, #102	; 0x66
  4030e2:	930f      	str	r3, [sp, #60]	; 0x3c
  4030e4:	f000 80ac 	beq.w	403240 <_svfprintf_r+0x11e4>
  4030e8:	2d46      	cmp	r5, #70	; 0x46
  4030ea:	f000 80a9 	beq.w	403240 <_svfprintf_r+0x11e4>
  4030ee:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4030f0:	9a09      	ldr	r2, [sp, #36]	; 0x24
  4030f2:	2b45      	cmp	r3, #69	; 0x45
  4030f4:	bf0c      	ite	eq
  4030f6:	f10b 0901 	addeq.w	r9, fp, #1
  4030fa:	46d9      	movne	r9, fp
  4030fc:	2002      	movs	r0, #2
  4030fe:	a91d      	add	r1, sp, #116	; 0x74
  403100:	e88d 0201 	stmia.w	sp, {r0, r9}
  403104:	9102      	str	r1, [sp, #8]
  403106:	a81e      	add	r0, sp, #120	; 0x78
  403108:	a921      	add	r1, sp, #132	; 0x84
  40310a:	9003      	str	r0, [sp, #12]
  40310c:	4653      	mov	r3, sl
  40310e:	9104      	str	r1, [sp, #16]
  403110:	9808      	ldr	r0, [sp, #32]
  403112:	f000 fa95 	bl	403640 <_dtoa_r>
  403116:	2d67      	cmp	r5, #103	; 0x67
  403118:	9010      	str	r0, [sp, #64]	; 0x40
  40311a:	d002      	beq.n	403122 <_svfprintf_r+0x10c6>
  40311c:	2d47      	cmp	r5, #71	; 0x47
  40311e:	f040 809f 	bne.w	403260 <_svfprintf_r+0x1204>
  403122:	9b07      	ldr	r3, [sp, #28]
  403124:	07db      	lsls	r3, r3, #31
  403126:	f140 8189 	bpl.w	40343c <_svfprintf_r+0x13e0>
  40312a:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40312c:	eb03 0809 	add.w	r8, r3, r9
  403130:	9809      	ldr	r0, [sp, #36]	; 0x24
  403132:	4651      	mov	r1, sl
  403134:	2200      	movs	r2, #0
  403136:	2300      	movs	r3, #0
  403138:	f002 fd6c 	bl	405c14 <__aeabi_dcmpeq>
  40313c:	2800      	cmp	r0, #0
  40313e:	f040 80fd 	bne.w	40333c <_svfprintf_r+0x12e0>
  403142:	9b21      	ldr	r3, [sp, #132]	; 0x84
  403144:	4598      	cmp	r8, r3
  403146:	d906      	bls.n	403156 <_svfprintf_r+0x10fa>
  403148:	2130      	movs	r1, #48	; 0x30
  40314a:	1c5a      	adds	r2, r3, #1
  40314c:	9221      	str	r2, [sp, #132]	; 0x84
  40314e:	7019      	strb	r1, [r3, #0]
  403150:	9b21      	ldr	r3, [sp, #132]	; 0x84
  403152:	4598      	cmp	r8, r3
  403154:	d8f9      	bhi.n	40314a <_svfprintf_r+0x10ee>
  403156:	9a10      	ldr	r2, [sp, #64]	; 0x40
  403158:	1a9b      	subs	r3, r3, r2
  40315a:	9313      	str	r3, [sp, #76]	; 0x4c
  40315c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40315e:	2b47      	cmp	r3, #71	; 0x47
  403160:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  403162:	f000 80de 	beq.w	403322 <_svfprintf_r+0x12c6>
  403166:	2d65      	cmp	r5, #101	; 0x65
  403168:	f340 80f8 	ble.w	40335c <_svfprintf_r+0x1300>
  40316c:	2d66      	cmp	r5, #102	; 0x66
  40316e:	9312      	str	r3, [sp, #72]	; 0x48
  403170:	f000 8157 	beq.w	403422 <_svfprintf_r+0x13c6>
  403174:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403176:	9a12      	ldr	r2, [sp, #72]	; 0x48
  403178:	4293      	cmp	r3, r2
  40317a:	f300 8144 	bgt.w	403406 <_svfprintf_r+0x13aa>
  40317e:	9b07      	ldr	r3, [sp, #28]
  403180:	07d9      	lsls	r1, r3, #31
  403182:	f100 8173 	bmi.w	40346c <_svfprintf_r+0x1410>
  403186:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  40318a:	920d      	str	r2, [sp, #52]	; 0x34
  40318c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40318e:	2a00      	cmp	r2, #0
  403190:	f040 80bc 	bne.w	40330c <_svfprintf_r+0x12b0>
  403194:	9309      	str	r3, [sp, #36]	; 0x24
  403196:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403198:	9307      	str	r3, [sp, #28]
  40319a:	9211      	str	r2, [sp, #68]	; 0x44
  40319c:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  4031a0:	f7ff b87c 	b.w	40229c <_svfprintf_r+0x240>
  4031a4:	9808      	ldr	r0, [sp, #32]
  4031a6:	2140      	movs	r1, #64	; 0x40
  4031a8:	f001 fad4 	bl	404754 <_malloc_r>
  4031ac:	f8c9 0000 	str.w	r0, [r9]
  4031b0:	f8c9 0010 	str.w	r0, [r9, #16]
  4031b4:	2800      	cmp	r0, #0
  4031b6:	f000 818c 	beq.w	4034d2 <_svfprintf_r+0x1476>
  4031ba:	2340      	movs	r3, #64	; 0x40
  4031bc:	f8c9 3014 	str.w	r3, [r9, #20]
  4031c0:	f7fe bf64 	b.w	40208c <_svfprintf_r+0x30>
  4031c4:	9808      	ldr	r0, [sp, #32]
  4031c6:	4631      	mov	r1, r6
  4031c8:	aa23      	add	r2, sp, #140	; 0x8c
  4031ca:	f002 fbc9 	bl	405960 <__ssprint_r>
  4031ce:	2800      	cmp	r0, #0
  4031d0:	f47f a80a 	bne.w	4021e8 <_svfprintf_r+0x18c>
  4031d4:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  4031d6:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  4031da:	463c      	mov	r4, r7
  4031dc:	e6ff      	b.n	402fde <_svfprintf_r+0xf82>
  4031de:	f04f 0b06 	mov.w	fp, #6
  4031e2:	e76e      	b.n	4030c2 <_svfprintf_r+0x1066>
  4031e4:	004069e4 	.word	0x004069e4
  4031e8:	004069e0 	.word	0x004069e0
  4031ec:	00406a18 	.word	0x00406a18
  4031f0:	004069b8 	.word	0x004069b8
  4031f4:	9808      	ldr	r0, [sp, #32]
  4031f6:	4631      	mov	r1, r6
  4031f8:	aa23      	add	r2, sp, #140	; 0x8c
  4031fa:	f002 fbb1 	bl	405960 <__ssprint_r>
  4031fe:	2800      	cmp	r0, #0
  403200:	f47e aff2 	bne.w	4021e8 <_svfprintf_r+0x18c>
  403204:	9925      	ldr	r1, [sp, #148]	; 0x94
  403206:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403208:	463a      	mov	r2, r7
  40320a:	9c13      	ldr	r4, [sp, #76]	; 0x4c
  40320c:	6054      	str	r4, [r2, #4]
  40320e:	3301      	adds	r3, #1
  403210:	eb01 0b04 	add.w	fp, r1, r4
  403214:	2b07      	cmp	r3, #7
  403216:	9910      	ldr	r1, [sp, #64]	; 0x40
  403218:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  40321c:	9324      	str	r3, [sp, #144]	; 0x90
  40321e:	6011      	str	r1, [r2, #0]
  403220:	f73f ac5b 	bgt.w	402ada <_svfprintf_r+0xa7e>
  403224:	f102 0408 	add.w	r4, r2, #8
  403228:	f7ff b912 	b.w	402450 <_svfprintf_r+0x3f4>
  40322c:	f8cd b044 	str.w	fp, [sp, #68]	; 0x44
  403230:	f7fe fee6 	bl	402000 <strlen>
  403234:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
  403238:	900d      	str	r0, [sp, #52]	; 0x34
  40323a:	4603      	mov	r3, r0
  40323c:	f7ff ba1b 	b.w	402676 <_svfprintf_r+0x61a>
  403240:	2003      	movs	r0, #3
  403242:	a91d      	add	r1, sp, #116	; 0x74
  403244:	e88d 0801 	stmia.w	sp, {r0, fp}
  403248:	9102      	str	r1, [sp, #8]
  40324a:	a81e      	add	r0, sp, #120	; 0x78
  40324c:	a921      	add	r1, sp, #132	; 0x84
  40324e:	9003      	str	r0, [sp, #12]
  403250:	9a09      	ldr	r2, [sp, #36]	; 0x24
  403252:	9104      	str	r1, [sp, #16]
  403254:	4653      	mov	r3, sl
  403256:	9808      	ldr	r0, [sp, #32]
  403258:	f000 f9f2 	bl	403640 <_dtoa_r>
  40325c:	46d9      	mov	r9, fp
  40325e:	9010      	str	r0, [sp, #64]	; 0x40
  403260:	9b10      	ldr	r3, [sp, #64]	; 0x40
  403262:	eb03 0809 	add.w	r8, r3, r9
  403266:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403268:	2b46      	cmp	r3, #70	; 0x46
  40326a:	f47f af61 	bne.w	403130 <_svfprintf_r+0x10d4>
  40326e:	9b10      	ldr	r3, [sp, #64]	; 0x40
  403270:	781b      	ldrb	r3, [r3, #0]
  403272:	2b30      	cmp	r3, #48	; 0x30
  403274:	f000 80e4 	beq.w	403440 <_svfprintf_r+0x13e4>
  403278:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  40327a:	4498      	add	r8, r3
  40327c:	e758      	b.n	403130 <_svfprintf_r+0x10d4>
  40327e:	9808      	ldr	r0, [sp, #32]
  403280:	4631      	mov	r1, r6
  403282:	aa23      	add	r2, sp, #140	; 0x8c
  403284:	f002 fb6c 	bl	405960 <__ssprint_r>
  403288:	2800      	cmp	r0, #0
  40328a:	f47e afad 	bne.w	4021e8 <_svfprintf_r+0x18c>
  40328e:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  403292:	463c      	mov	r4, r7
  403294:	e4a7      	b.n	402be6 <_svfprintf_r+0xb8a>
  403296:	3301      	adds	r3, #1
  403298:	4429      	add	r1, r5
  40329a:	2b07      	cmp	r3, #7
  40329c:	9125      	str	r1, [sp, #148]	; 0x94
  40329e:	9324      	str	r3, [sp, #144]	; 0x90
  4032a0:	f8c2 9000 	str.w	r9, [r2]
  4032a4:	6055      	str	r5, [r2, #4]
  4032a6:	dca5      	bgt.n	4031f4 <_svfprintf_r+0x1198>
  4032a8:	3208      	adds	r2, #8
  4032aa:	e7ae      	b.n	40320a <_svfprintf_r+0x11ae>
  4032ac:	9808      	ldr	r0, [sp, #32]
  4032ae:	4631      	mov	r1, r6
  4032b0:	aa23      	add	r2, sp, #140	; 0x8c
  4032b2:	f002 fb55 	bl	405960 <__ssprint_r>
  4032b6:	2800      	cmp	r0, #0
  4032b8:	f47e af96 	bne.w	4021e8 <_svfprintf_r+0x18c>
  4032bc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  4032be:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  4032c2:	463c      	mov	r4, r7
  4032c4:	e597      	b.n	402df6 <_svfprintf_r+0xd9a>
  4032c6:	4653      	mov	r3, sl
  4032c8:	2b06      	cmp	r3, #6
  4032ca:	bf28      	it	cs
  4032cc:	2306      	movcs	r3, #6
  4032ce:	930d      	str	r3, [sp, #52]	; 0x34
  4032d0:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4032d4:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  4032d8:	9309      	str	r3, [sp, #36]	; 0x24
  4032da:	4b83      	ldr	r3, [pc, #524]	; (4034e8 <_svfprintf_r+0x148c>)
  4032dc:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
  4032e0:	f8cd c044 	str.w	ip, [sp, #68]	; 0x44
  4032e4:	f8cd c048 	str.w	ip, [sp, #72]	; 0x48
  4032e8:	9310      	str	r3, [sp, #64]	; 0x40
  4032ea:	f7fe bfd7 	b.w	40229c <_svfprintf_r+0x240>
  4032ee:	9808      	ldr	r0, [sp, #32]
  4032f0:	4631      	mov	r1, r6
  4032f2:	aa23      	add	r2, sp, #140	; 0x8c
  4032f4:	f002 fb34 	bl	405960 <__ssprint_r>
  4032f8:	2800      	cmp	r0, #0
  4032fa:	f47e af75 	bne.w	4021e8 <_svfprintf_r+0x18c>
  4032fe:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  403300:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  403302:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  403306:	1ad3      	subs	r3, r2, r3
  403308:	463c      	mov	r4, r7
  40330a:	e58a      	b.n	402e22 <_svfprintf_r+0xdc6>
  40330c:	9309      	str	r3, [sp, #36]	; 0x24
  40330e:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403310:	9307      	str	r3, [sp, #28]
  403312:	f04f 0c2d 	mov.w	ip, #45	; 0x2d
  403316:	2300      	movs	r3, #0
  403318:	f88d c06f 	strb.w	ip, [sp, #111]	; 0x6f
  40331c:	9311      	str	r3, [sp, #68]	; 0x44
  40331e:	f7fe bfc0 	b.w	4022a2 <_svfprintf_r+0x246>
  403322:	1cda      	adds	r2, r3, #3
  403324:	db19      	blt.n	40335a <_svfprintf_r+0x12fe>
  403326:	459b      	cmp	fp, r3
  403328:	db17      	blt.n	40335a <_svfprintf_r+0x12fe>
  40332a:	9312      	str	r3, [sp, #72]	; 0x48
  40332c:	2567      	movs	r5, #103	; 0x67
  40332e:	e721      	b.n	403174 <_svfprintf_r+0x1118>
  403330:	f04f 0c2d 	mov.w	ip, #45	; 0x2d
  403334:	f88d c06f 	strb.w	ip, [sp, #111]	; 0x6f
  403338:	f7ff ba98 	b.w	40286c <_svfprintf_r+0x810>
  40333c:	4643      	mov	r3, r8
  40333e:	e70a      	b.n	403156 <_svfprintf_r+0x10fa>
  403340:	ea2a 73ea 	bic.w	r3, sl, sl, asr #31
  403344:	9011      	str	r0, [sp, #68]	; 0x44
  403346:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
  40334a:	9012      	str	r0, [sp, #72]	; 0x48
  40334c:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  403350:	9309      	str	r3, [sp, #36]	; 0x24
  403352:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
  403356:	f7fe bfa1 	b.w	40229c <_svfprintf_r+0x240>
  40335a:	3d02      	subs	r5, #2
  40335c:	3b01      	subs	r3, #1
  40335e:	2b00      	cmp	r3, #0
  403360:	931d      	str	r3, [sp, #116]	; 0x74
  403362:	bfba      	itte	lt
  403364:	425b      	neglt	r3, r3
  403366:	222d      	movlt	r2, #45	; 0x2d
  403368:	222b      	movge	r2, #43	; 0x2b
  40336a:	2b09      	cmp	r3, #9
  40336c:	f88d 507c 	strb.w	r5, [sp, #124]	; 0x7c
  403370:	f88d 207d 	strb.w	r2, [sp, #125]	; 0x7d
  403374:	dd72      	ble.n	40345c <_svfprintf_r+0x1400>
  403376:	f10d 0e8b 	add.w	lr, sp, #139	; 0x8b
  40337a:	4670      	mov	r0, lr
  40337c:	4a5b      	ldr	r2, [pc, #364]	; (4034ec <_svfprintf_r+0x1490>)
  40337e:	fb82 2103 	smull	r2, r1, r2, r3
  403382:	17da      	asrs	r2, r3, #31
  403384:	ebc2 02a1 	rsb	r2, r2, r1, asr #2
  403388:	eb02 0182 	add.w	r1, r2, r2, lsl #2
  40338c:	eba3 0341 	sub.w	r3, r3, r1, lsl #1
  403390:	f103 0130 	add.w	r1, r3, #48	; 0x30
  403394:	2a09      	cmp	r2, #9
  403396:	4613      	mov	r3, r2
  403398:	f800 1d01 	strb.w	r1, [r0, #-1]!
  40339c:	dcee      	bgt.n	40337c <_svfprintf_r+0x1320>
  40339e:	4602      	mov	r2, r0
  4033a0:	3330      	adds	r3, #48	; 0x30
  4033a2:	b2d9      	uxtb	r1, r3
  4033a4:	f802 1d01 	strb.w	r1, [r2, #-1]!
  4033a8:	4596      	cmp	lr, r2
  4033aa:	f240 8099 	bls.w	4034e0 <_svfprintf_r+0x1484>
  4033ae:	f10d 027e 	add.w	r2, sp, #126	; 0x7e
  4033b2:	4603      	mov	r3, r0
  4033b4:	e001      	b.n	4033ba <_svfprintf_r+0x135e>
  4033b6:	f813 1b01 	ldrb.w	r1, [r3], #1
  4033ba:	f802 1b01 	strb.w	r1, [r2], #1
  4033be:	4573      	cmp	r3, lr
  4033c0:	d1f9      	bne.n	4033b6 <_svfprintf_r+0x135a>
  4033c2:	ab23      	add	r3, sp, #140	; 0x8c
  4033c4:	1a1b      	subs	r3, r3, r0
  4033c6:	f10d 027e 	add.w	r2, sp, #126	; 0x7e
  4033ca:	4413      	add	r3, r2
  4033cc:	aa1f      	add	r2, sp, #124	; 0x7c
  4033ce:	1a9b      	subs	r3, r3, r2
  4033d0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  4033d2:	9319      	str	r3, [sp, #100]	; 0x64
  4033d4:	2a01      	cmp	r2, #1
  4033d6:	4413      	add	r3, r2
  4033d8:	930d      	str	r3, [sp, #52]	; 0x34
  4033da:	dd6b      	ble.n	4034b4 <_svfprintf_r+0x1458>
  4033dc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4033de:	2200      	movs	r2, #0
  4033e0:	3301      	adds	r3, #1
  4033e2:	930d      	str	r3, [sp, #52]	; 0x34
  4033e4:	9212      	str	r2, [sp, #72]	; 0x48
  4033e6:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4033ea:	e6cf      	b.n	40318c <_svfprintf_r+0x1130>
  4033ec:	9808      	ldr	r0, [sp, #32]
  4033ee:	4631      	mov	r1, r6
  4033f0:	aa23      	add	r2, sp, #140	; 0x8c
  4033f2:	f002 fab5 	bl	405960 <__ssprint_r>
  4033f6:	2800      	cmp	r0, #0
  4033f8:	f47e aef6 	bne.w	4021e8 <_svfprintf_r+0x18c>
  4033fc:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  4033fe:	9925      	ldr	r1, [sp, #148]	; 0x94
  403400:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403402:	463a      	mov	r2, r7
  403404:	e601      	b.n	40300a <_svfprintf_r+0xfae>
  403406:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403408:	2b00      	cmp	r3, #0
  40340a:	bfd8      	it	le
  40340c:	f1c3 0802 	rsble	r8, r3, #2
  403410:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403412:	bfc8      	it	gt
  403414:	f04f 0801 	movgt.w	r8, #1
  403418:	4443      	add	r3, r8
  40341a:	930d      	str	r3, [sp, #52]	; 0x34
  40341c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  403420:	e6b4      	b.n	40318c <_svfprintf_r+0x1130>
  403422:	2b00      	cmp	r3, #0
  403424:	dd30      	ble.n	403488 <_svfprintf_r+0x142c>
  403426:	f1bb 0f00 	cmp.w	fp, #0
  40342a:	d125      	bne.n	403478 <_svfprintf_r+0x141c>
  40342c:	9b07      	ldr	r3, [sp, #28]
  40342e:	07db      	lsls	r3, r3, #31
  403430:	d422      	bmi.n	403478 <_svfprintf_r+0x141c>
  403432:	9a12      	ldr	r2, [sp, #72]	; 0x48
  403434:	920d      	str	r2, [sp, #52]	; 0x34
  403436:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  40343a:	e6a7      	b.n	40318c <_svfprintf_r+0x1130>
  40343c:	9b21      	ldr	r3, [sp, #132]	; 0x84
  40343e:	e68a      	b.n	403156 <_svfprintf_r+0x10fa>
  403440:	9809      	ldr	r0, [sp, #36]	; 0x24
  403442:	4651      	mov	r1, sl
  403444:	2200      	movs	r2, #0
  403446:	2300      	movs	r3, #0
  403448:	f002 fbe4 	bl	405c14 <__aeabi_dcmpeq>
  40344c:	2800      	cmp	r0, #0
  40344e:	f47f af13 	bne.w	403278 <_svfprintf_r+0x121c>
  403452:	f1c9 0301 	rsb	r3, r9, #1
  403456:	931d      	str	r3, [sp, #116]	; 0x74
  403458:	4498      	add	r8, r3
  40345a:	e669      	b.n	403130 <_svfprintf_r+0x10d4>
  40345c:	3330      	adds	r3, #48	; 0x30
  40345e:	2230      	movs	r2, #48	; 0x30
  403460:	f88d 307f 	strb.w	r3, [sp, #127]	; 0x7f
  403464:	f88d 207e 	strb.w	r2, [sp, #126]	; 0x7e
  403468:	ab20      	add	r3, sp, #128	; 0x80
  40346a:	e7af      	b.n	4033cc <_svfprintf_r+0x1370>
  40346c:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40346e:	3301      	adds	r3, #1
  403470:	930d      	str	r3, [sp, #52]	; 0x34
  403472:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  403476:	e689      	b.n	40318c <_svfprintf_r+0x1130>
  403478:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40347a:	f10b 0801 	add.w	r8, fp, #1
  40347e:	4443      	add	r3, r8
  403480:	930d      	str	r3, [sp, #52]	; 0x34
  403482:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  403486:	e681      	b.n	40318c <_svfprintf_r+0x1130>
  403488:	f1bb 0f00 	cmp.w	fp, #0
  40348c:	d11b      	bne.n	4034c6 <_svfprintf_r+0x146a>
  40348e:	9b07      	ldr	r3, [sp, #28]
  403490:	07d8      	lsls	r0, r3, #31
  403492:	d418      	bmi.n	4034c6 <_svfprintf_r+0x146a>
  403494:	2301      	movs	r3, #1
  403496:	930d      	str	r3, [sp, #52]	; 0x34
  403498:	e678      	b.n	40318c <_svfprintf_r+0x1130>
  40349a:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  40349c:	f8d5 a000 	ldr.w	sl, [r5]
  4034a0:	4628      	mov	r0, r5
  4034a2:	3004      	adds	r0, #4
  4034a4:	f1ba 0f00 	cmp.w	sl, #0
  4034a8:	785d      	ldrb	r5, [r3, #1]
  4034aa:	900e      	str	r0, [sp, #56]	; 0x38
  4034ac:	f6be ae29 	bge.w	402102 <_svfprintf_r+0xa6>
  4034b0:	f7fe be25 	b.w	4020fe <_svfprintf_r+0xa2>
  4034b4:	9b07      	ldr	r3, [sp, #28]
  4034b6:	f013 0301 	ands.w	r3, r3, #1
  4034ba:	d18f      	bne.n	4033dc <_svfprintf_r+0x1380>
  4034bc:	9312      	str	r3, [sp, #72]	; 0x48
  4034be:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4034c0:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4034c4:	e662      	b.n	40318c <_svfprintf_r+0x1130>
  4034c6:	f10b 0302 	add.w	r3, fp, #2
  4034ca:	930d      	str	r3, [sp, #52]	; 0x34
  4034cc:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4034d0:	e65c      	b.n	40318c <_svfprintf_r+0x1130>
  4034d2:	9a08      	ldr	r2, [sp, #32]
  4034d4:	230c      	movs	r3, #12
  4034d6:	6013      	str	r3, [r2, #0]
  4034d8:	f04f 30ff 	mov.w	r0, #4294967295
  4034dc:	f7fe be8e 	b.w	4021fc <_svfprintf_r+0x1a0>
  4034e0:	f10d 037e 	add.w	r3, sp, #126	; 0x7e
  4034e4:	e772      	b.n	4033cc <_svfprintf_r+0x1370>
  4034e6:	bf00      	nop
  4034e8:	00406a10 	.word	0x00406a10
  4034ec:	66666667 	.word	0x66666667

004034f0 <register_fini>:
  4034f0:	4b02      	ldr	r3, [pc, #8]	; (4034fc <register_fini+0xc>)
  4034f2:	b113      	cbz	r3, 4034fa <register_fini+0xa>
  4034f4:	4802      	ldr	r0, [pc, #8]	; (403500 <register_fini+0x10>)
  4034f6:	f000 b805 	b.w	403504 <atexit>
  4034fa:	4770      	bx	lr
  4034fc:	00000000 	.word	0x00000000
  403500:	004044d5 	.word	0x004044d5

00403504 <atexit>:
  403504:	4601      	mov	r1, r0
  403506:	2000      	movs	r0, #0
  403508:	4602      	mov	r2, r0
  40350a:	4603      	mov	r3, r0
  40350c:	f002 baaa 	b.w	405a64 <__register_exitproc>

00403510 <quorem>:
  403510:	6902      	ldr	r2, [r0, #16]
  403512:	690b      	ldr	r3, [r1, #16]
  403514:	4293      	cmp	r3, r2
  403516:	f300 808f 	bgt.w	403638 <quorem+0x128>
  40351a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40351e:	f103 38ff 	add.w	r8, r3, #4294967295
  403522:	f101 0714 	add.w	r7, r1, #20
  403526:	f100 0b14 	add.w	fp, r0, #20
  40352a:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  40352e:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  403532:	ea4f 0488 	mov.w	r4, r8, lsl #2
  403536:	b083      	sub	sp, #12
  403538:	3201      	adds	r2, #1
  40353a:	fbb3 f9f2 	udiv	r9, r3, r2
  40353e:	eb0b 0304 	add.w	r3, fp, r4
  403542:	9400      	str	r4, [sp, #0]
  403544:	eb07 0a04 	add.w	sl, r7, r4
  403548:	9301      	str	r3, [sp, #4]
  40354a:	f1b9 0f00 	cmp.w	r9, #0
  40354e:	d03b      	beq.n	4035c8 <quorem+0xb8>
  403550:	2600      	movs	r6, #0
  403552:	4632      	mov	r2, r6
  403554:	46bc      	mov	ip, r7
  403556:	46de      	mov	lr, fp
  403558:	4634      	mov	r4, r6
  40355a:	f85c 6b04 	ldr.w	r6, [ip], #4
  40355e:	f8de 5000 	ldr.w	r5, [lr]
  403562:	b2b3      	uxth	r3, r6
  403564:	0c36      	lsrs	r6, r6, #16
  403566:	fb03 4409 	mla	r4, r3, r9, r4
  40356a:	fb06 f609 	mul.w	r6, r6, r9
  40356e:	eb06 4614 	add.w	r6, r6, r4, lsr #16
  403572:	b2a3      	uxth	r3, r4
  403574:	1ad3      	subs	r3, r2, r3
  403576:	b2b4      	uxth	r4, r6
  403578:	fa13 f385 	uxtah	r3, r3, r5
  40357c:	ebc4 4415 	rsb	r4, r4, r5, lsr #16
  403580:	eb04 4423 	add.w	r4, r4, r3, asr #16
  403584:	b29b      	uxth	r3, r3
  403586:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
  40358a:	45e2      	cmp	sl, ip
  40358c:	ea4f 4224 	mov.w	r2, r4, asr #16
  403590:	f84e 3b04 	str.w	r3, [lr], #4
  403594:	ea4f 4416 	mov.w	r4, r6, lsr #16
  403598:	d2df      	bcs.n	40355a <quorem+0x4a>
  40359a:	9b00      	ldr	r3, [sp, #0]
  40359c:	f85b 3003 	ldr.w	r3, [fp, r3]
  4035a0:	b993      	cbnz	r3, 4035c8 <quorem+0xb8>
  4035a2:	9c01      	ldr	r4, [sp, #4]
  4035a4:	1f23      	subs	r3, r4, #4
  4035a6:	459b      	cmp	fp, r3
  4035a8:	d20c      	bcs.n	4035c4 <quorem+0xb4>
  4035aa:	f854 3c04 	ldr.w	r3, [r4, #-4]
  4035ae:	b94b      	cbnz	r3, 4035c4 <quorem+0xb4>
  4035b0:	f1a4 0308 	sub.w	r3, r4, #8
  4035b4:	e002      	b.n	4035bc <quorem+0xac>
  4035b6:	681a      	ldr	r2, [r3, #0]
  4035b8:	3b04      	subs	r3, #4
  4035ba:	b91a      	cbnz	r2, 4035c4 <quorem+0xb4>
  4035bc:	459b      	cmp	fp, r3
  4035be:	f108 38ff 	add.w	r8, r8, #4294967295
  4035c2:	d3f8      	bcc.n	4035b6 <quorem+0xa6>
  4035c4:	f8c0 8010 	str.w	r8, [r0, #16]
  4035c8:	4604      	mov	r4, r0
  4035ca:	f001 feab 	bl	405324 <__mcmp>
  4035ce:	2800      	cmp	r0, #0
  4035d0:	db2e      	blt.n	403630 <quorem+0x120>
  4035d2:	f109 0901 	add.w	r9, r9, #1
  4035d6:	465d      	mov	r5, fp
  4035d8:	2300      	movs	r3, #0
  4035da:	f857 1b04 	ldr.w	r1, [r7], #4
  4035de:	6828      	ldr	r0, [r5, #0]
  4035e0:	b28a      	uxth	r2, r1
  4035e2:	1a9a      	subs	r2, r3, r2
  4035e4:	0c09      	lsrs	r1, r1, #16
  4035e6:	fa12 f280 	uxtah	r2, r2, r0
  4035ea:	ebc1 4310 	rsb	r3, r1, r0, lsr #16
  4035ee:	eb03 4322 	add.w	r3, r3, r2, asr #16
  4035f2:	b291      	uxth	r1, r2
  4035f4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
  4035f8:	45ba      	cmp	sl, r7
  4035fa:	f845 1b04 	str.w	r1, [r5], #4
  4035fe:	ea4f 4323 	mov.w	r3, r3, asr #16
  403602:	d2ea      	bcs.n	4035da <quorem+0xca>
  403604:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  403608:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  40360c:	b982      	cbnz	r2, 403630 <quorem+0x120>
  40360e:	1f1a      	subs	r2, r3, #4
  403610:	4593      	cmp	fp, r2
  403612:	d20b      	bcs.n	40362c <quorem+0x11c>
  403614:	f853 2c04 	ldr.w	r2, [r3, #-4]
  403618:	b942      	cbnz	r2, 40362c <quorem+0x11c>
  40361a:	3b08      	subs	r3, #8
  40361c:	e002      	b.n	403624 <quorem+0x114>
  40361e:	681a      	ldr	r2, [r3, #0]
  403620:	3b04      	subs	r3, #4
  403622:	b91a      	cbnz	r2, 40362c <quorem+0x11c>
  403624:	459b      	cmp	fp, r3
  403626:	f108 38ff 	add.w	r8, r8, #4294967295
  40362a:	d3f8      	bcc.n	40361e <quorem+0x10e>
  40362c:	f8c4 8010 	str.w	r8, [r4, #16]
  403630:	4648      	mov	r0, r9
  403632:	b003      	add	sp, #12
  403634:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403638:	2000      	movs	r0, #0
  40363a:	4770      	bx	lr
  40363c:	0000      	movs	r0, r0
	...

00403640 <_dtoa_r>:
  403640:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403644:	6c01      	ldr	r1, [r0, #64]	; 0x40
  403646:	b097      	sub	sp, #92	; 0x5c
  403648:	4604      	mov	r4, r0
  40364a:	9d23      	ldr	r5, [sp, #140]	; 0x8c
  40364c:	e9cd 2302 	strd	r2, r3, [sp, #8]
  403650:	b141      	cbz	r1, 403664 <_dtoa_r+0x24>
  403652:	6c42      	ldr	r2, [r0, #68]	; 0x44
  403654:	604a      	str	r2, [r1, #4]
  403656:	2301      	movs	r3, #1
  403658:	4093      	lsls	r3, r2
  40365a:	608b      	str	r3, [r1, #8]
  40365c:	f001 fc7e 	bl	404f5c <_Bfree>
  403660:	2300      	movs	r3, #0
  403662:	6423      	str	r3, [r4, #64]	; 0x40
  403664:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  403668:	2b00      	cmp	r3, #0
  40366a:	4699      	mov	r9, r3
  40366c:	db36      	blt.n	4036dc <_dtoa_r+0x9c>
  40366e:	2300      	movs	r3, #0
  403670:	602b      	str	r3, [r5, #0]
  403672:	4ba5      	ldr	r3, [pc, #660]	; (403908 <_dtoa_r+0x2c8>)
  403674:	461a      	mov	r2, r3
  403676:	ea09 0303 	and.w	r3, r9, r3
  40367a:	4293      	cmp	r3, r2
  40367c:	d017      	beq.n	4036ae <_dtoa_r+0x6e>
  40367e:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
  403682:	2200      	movs	r2, #0
  403684:	4630      	mov	r0, r6
  403686:	4639      	mov	r1, r7
  403688:	2300      	movs	r3, #0
  40368a:	f002 fac3 	bl	405c14 <__aeabi_dcmpeq>
  40368e:	4680      	mov	r8, r0
  403690:	2800      	cmp	r0, #0
  403692:	d02b      	beq.n	4036ec <_dtoa_r+0xac>
  403694:	9a22      	ldr	r2, [sp, #136]	; 0x88
  403696:	2301      	movs	r3, #1
  403698:	6013      	str	r3, [r2, #0]
  40369a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40369c:	2b00      	cmp	r3, #0
  40369e:	f000 80cb 	beq.w	403838 <_dtoa_r+0x1f8>
  4036a2:	489a      	ldr	r0, [pc, #616]	; (40390c <_dtoa_r+0x2cc>)
  4036a4:	6018      	str	r0, [r3, #0]
  4036a6:	3801      	subs	r0, #1
  4036a8:	b017      	add	sp, #92	; 0x5c
  4036aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4036ae:	9a22      	ldr	r2, [sp, #136]	; 0x88
  4036b0:	f242 730f 	movw	r3, #9999	; 0x270f
  4036b4:	6013      	str	r3, [r2, #0]
  4036b6:	9b02      	ldr	r3, [sp, #8]
  4036b8:	2b00      	cmp	r3, #0
  4036ba:	f000 80a6 	beq.w	40380a <_dtoa_r+0x1ca>
  4036be:	4894      	ldr	r0, [pc, #592]	; (403910 <_dtoa_r+0x2d0>)
  4036c0:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4036c2:	2b00      	cmp	r3, #0
  4036c4:	d0f0      	beq.n	4036a8 <_dtoa_r+0x68>
  4036c6:	78c3      	ldrb	r3, [r0, #3]
  4036c8:	2b00      	cmp	r3, #0
  4036ca:	f000 80b7 	beq.w	40383c <_dtoa_r+0x1fc>
  4036ce:	f100 0308 	add.w	r3, r0, #8
  4036d2:	9a24      	ldr	r2, [sp, #144]	; 0x90
  4036d4:	6013      	str	r3, [r2, #0]
  4036d6:	b017      	add	sp, #92	; 0x5c
  4036d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4036dc:	9a03      	ldr	r2, [sp, #12]
  4036de:	2301      	movs	r3, #1
  4036e0:	f022 4900 	bic.w	r9, r2, #2147483648	; 0x80000000
  4036e4:	602b      	str	r3, [r5, #0]
  4036e6:	f8cd 900c 	str.w	r9, [sp, #12]
  4036ea:	e7c2      	b.n	403672 <_dtoa_r+0x32>
  4036ec:	aa15      	add	r2, sp, #84	; 0x54
  4036ee:	ab14      	add	r3, sp, #80	; 0x50
  4036f0:	e88d 000c 	stmia.w	sp, {r2, r3}
  4036f4:	4620      	mov	r0, r4
  4036f6:	4632      	mov	r2, r6
  4036f8:	463b      	mov	r3, r7
  4036fa:	f001 fea1 	bl	405440 <__d2b>
  4036fe:	ea5f 5519 	movs.w	r5, r9, lsr #20
  403702:	4683      	mov	fp, r0
  403704:	f040 808a 	bne.w	40381c <_dtoa_r+0x1dc>
  403708:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
  40370c:	9d15      	ldr	r5, [sp, #84]	; 0x54
  40370e:	f46f 6382 	mvn.w	r3, #1040	; 0x410
  403712:	4445      	add	r5, r8
  403714:	429d      	cmp	r5, r3
  403716:	f2c0 8297 	blt.w	403c48 <_dtoa_r+0x608>
  40371a:	4a7e      	ldr	r2, [pc, #504]	; (403914 <_dtoa_r+0x2d4>)
  40371c:	1b52      	subs	r2, r2, r5
  40371e:	fa09 f902 	lsl.w	r9, r9, r2
  403722:	9a02      	ldr	r2, [sp, #8]
  403724:	f205 4312 	addw	r3, r5, #1042	; 0x412
  403728:	fa22 f003 	lsr.w	r0, r2, r3
  40372c:	ea49 0000 	orr.w	r0, r9, r0
  403730:	f7fe f91a 	bl	401968 <__aeabi_ui2d>
  403734:	2301      	movs	r3, #1
  403736:	3d01      	subs	r5, #1
  403738:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  40373c:	930d      	str	r3, [sp, #52]	; 0x34
  40373e:	2200      	movs	r2, #0
  403740:	4b75      	ldr	r3, [pc, #468]	; (403918 <_dtoa_r+0x2d8>)
  403742:	f7fd ffd3 	bl	4016ec <__aeabi_dsub>
  403746:	a36a      	add	r3, pc, #424	; (adr r3, 4038f0 <_dtoa_r+0x2b0>)
  403748:	e9d3 2300 	ldrd	r2, r3, [r3]
  40374c:	f7fe f982 	bl	401a54 <__aeabi_dmul>
  403750:	a369      	add	r3, pc, #420	; (adr r3, 4038f8 <_dtoa_r+0x2b8>)
  403752:	e9d3 2300 	ldrd	r2, r3, [r3]
  403756:	f7fd ffcb 	bl	4016f0 <__adddf3>
  40375a:	4606      	mov	r6, r0
  40375c:	4628      	mov	r0, r5
  40375e:	460f      	mov	r7, r1
  403760:	f7fe f912 	bl	401988 <__aeabi_i2d>
  403764:	a366      	add	r3, pc, #408	; (adr r3, 403900 <_dtoa_r+0x2c0>)
  403766:	e9d3 2300 	ldrd	r2, r3, [r3]
  40376a:	f7fe f973 	bl	401a54 <__aeabi_dmul>
  40376e:	4602      	mov	r2, r0
  403770:	460b      	mov	r3, r1
  403772:	4630      	mov	r0, r6
  403774:	4639      	mov	r1, r7
  403776:	f7fd ffbb 	bl	4016f0 <__adddf3>
  40377a:	4606      	mov	r6, r0
  40377c:	460f      	mov	r7, r1
  40377e:	f7fe fb7b 	bl	401e78 <__aeabi_d2iz>
  403782:	4639      	mov	r1, r7
  403784:	9004      	str	r0, [sp, #16]
  403786:	2200      	movs	r2, #0
  403788:	4630      	mov	r0, r6
  40378a:	2300      	movs	r3, #0
  40378c:	f002 fa4c 	bl	405c28 <__aeabi_dcmplt>
  403790:	2800      	cmp	r0, #0
  403792:	f040 81a6 	bne.w	403ae2 <_dtoa_r+0x4a2>
  403796:	9b04      	ldr	r3, [sp, #16]
  403798:	2b16      	cmp	r3, #22
  40379a:	f200 819f 	bhi.w	403adc <_dtoa_r+0x49c>
  40379e:	9a04      	ldr	r2, [sp, #16]
  4037a0:	4b5e      	ldr	r3, [pc, #376]	; (40391c <_dtoa_r+0x2dc>)
  4037a2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4037a6:	e9d3 0100 	ldrd	r0, r1, [r3]
  4037aa:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  4037ae:	f002 fa59 	bl	405c64 <__aeabi_dcmpgt>
  4037b2:	2800      	cmp	r0, #0
  4037b4:	f000 824e 	beq.w	403c54 <_dtoa_r+0x614>
  4037b8:	9b04      	ldr	r3, [sp, #16]
  4037ba:	3b01      	subs	r3, #1
  4037bc:	9304      	str	r3, [sp, #16]
  4037be:	2300      	movs	r3, #0
  4037c0:	930b      	str	r3, [sp, #44]	; 0x2c
  4037c2:	ebc5 0508 	rsb	r5, r5, r8
  4037c6:	f1b5 0a01 	subs.w	sl, r5, #1
  4037ca:	f100 81a1 	bmi.w	403b10 <_dtoa_r+0x4d0>
  4037ce:	2300      	movs	r3, #0
  4037d0:	9305      	str	r3, [sp, #20]
  4037d2:	9b04      	ldr	r3, [sp, #16]
  4037d4:	2b00      	cmp	r3, #0
  4037d6:	f2c0 8192 	blt.w	403afe <_dtoa_r+0x4be>
  4037da:	449a      	add	sl, r3
  4037dc:	930a      	str	r3, [sp, #40]	; 0x28
  4037de:	2300      	movs	r3, #0
  4037e0:	9308      	str	r3, [sp, #32]
  4037e2:	9b20      	ldr	r3, [sp, #128]	; 0x80
  4037e4:	2b09      	cmp	r3, #9
  4037e6:	d82b      	bhi.n	403840 <_dtoa_r+0x200>
  4037e8:	2b05      	cmp	r3, #5
  4037ea:	f340 8670 	ble.w	4044ce <_dtoa_r+0xe8e>
  4037ee:	3b04      	subs	r3, #4
  4037f0:	9320      	str	r3, [sp, #128]	; 0x80
  4037f2:	2500      	movs	r5, #0
  4037f4:	9b20      	ldr	r3, [sp, #128]	; 0x80
  4037f6:	3b02      	subs	r3, #2
  4037f8:	2b03      	cmp	r3, #3
  4037fa:	f200 864e 	bhi.w	40449a <_dtoa_r+0xe5a>
  4037fe:	e8df f013 	tbh	[pc, r3, lsl #1]
  403802:	03cc      	.short	0x03cc
  403804:	02b203be 	.word	0x02b203be
  403808:	0663      	.short	0x0663
  40380a:	4b41      	ldr	r3, [pc, #260]	; (403910 <_dtoa_r+0x2d0>)
  40380c:	4a44      	ldr	r2, [pc, #272]	; (403920 <_dtoa_r+0x2e0>)
  40380e:	f3c9 0013 	ubfx	r0, r9, #0, #20
  403812:	2800      	cmp	r0, #0
  403814:	bf14      	ite	ne
  403816:	4618      	movne	r0, r3
  403818:	4610      	moveq	r0, r2
  40381a:	e751      	b.n	4036c0 <_dtoa_r+0x80>
  40381c:	f3c7 0313 	ubfx	r3, r7, #0, #20
  403820:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
  403824:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
  403828:	4630      	mov	r0, r6
  40382a:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
  40382e:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  403832:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
  403836:	e782      	b.n	40373e <_dtoa_r+0xfe>
  403838:	483a      	ldr	r0, [pc, #232]	; (403924 <_dtoa_r+0x2e4>)
  40383a:	e735      	b.n	4036a8 <_dtoa_r+0x68>
  40383c:	1cc3      	adds	r3, r0, #3
  40383e:	e748      	b.n	4036d2 <_dtoa_r+0x92>
  403840:	2100      	movs	r1, #0
  403842:	6461      	str	r1, [r4, #68]	; 0x44
  403844:	4620      	mov	r0, r4
  403846:	9120      	str	r1, [sp, #128]	; 0x80
  403848:	f001 fb62 	bl	404f10 <_Balloc>
  40384c:	f04f 33ff 	mov.w	r3, #4294967295
  403850:	9306      	str	r3, [sp, #24]
  403852:	9a20      	ldr	r2, [sp, #128]	; 0x80
  403854:	930c      	str	r3, [sp, #48]	; 0x30
  403856:	2301      	movs	r3, #1
  403858:	9007      	str	r0, [sp, #28]
  40385a:	9221      	str	r2, [sp, #132]	; 0x84
  40385c:	6420      	str	r0, [r4, #64]	; 0x40
  40385e:	9309      	str	r3, [sp, #36]	; 0x24
  403860:	9b15      	ldr	r3, [sp, #84]	; 0x54
  403862:	2b00      	cmp	r3, #0
  403864:	f2c0 80d2 	blt.w	403a0c <_dtoa_r+0x3cc>
  403868:	9a04      	ldr	r2, [sp, #16]
  40386a:	2a0e      	cmp	r2, #14
  40386c:	f300 80ce 	bgt.w	403a0c <_dtoa_r+0x3cc>
  403870:	4b2a      	ldr	r3, [pc, #168]	; (40391c <_dtoa_r+0x2dc>)
  403872:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  403876:	e9d3 8900 	ldrd	r8, r9, [r3]
  40387a:	9b21      	ldr	r3, [sp, #132]	; 0x84
  40387c:	2b00      	cmp	r3, #0
  40387e:	f2c0 838f 	blt.w	403fa0 <_dtoa_r+0x960>
  403882:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
  403886:	4642      	mov	r2, r8
  403888:	464b      	mov	r3, r9
  40388a:	4630      	mov	r0, r6
  40388c:	4639      	mov	r1, r7
  40388e:	f7fe fa0b 	bl	401ca8 <__aeabi_ddiv>
  403892:	f7fe faf1 	bl	401e78 <__aeabi_d2iz>
  403896:	4682      	mov	sl, r0
  403898:	f7fe f876 	bl	401988 <__aeabi_i2d>
  40389c:	4642      	mov	r2, r8
  40389e:	464b      	mov	r3, r9
  4038a0:	f7fe f8d8 	bl	401a54 <__aeabi_dmul>
  4038a4:	460b      	mov	r3, r1
  4038a6:	4602      	mov	r2, r0
  4038a8:	4639      	mov	r1, r7
  4038aa:	4630      	mov	r0, r6
  4038ac:	f7fd ff1e 	bl	4016ec <__aeabi_dsub>
  4038b0:	9d07      	ldr	r5, [sp, #28]
  4038b2:	f10a 0330 	add.w	r3, sl, #48	; 0x30
  4038b6:	702b      	strb	r3, [r5, #0]
  4038b8:	9b06      	ldr	r3, [sp, #24]
  4038ba:	2b01      	cmp	r3, #1
  4038bc:	4606      	mov	r6, r0
  4038be:	460f      	mov	r7, r1
  4038c0:	f105 0501 	add.w	r5, r5, #1
  4038c4:	d062      	beq.n	40398c <_dtoa_r+0x34c>
  4038c6:	2200      	movs	r2, #0
  4038c8:	4b17      	ldr	r3, [pc, #92]	; (403928 <_dtoa_r+0x2e8>)
  4038ca:	f7fe f8c3 	bl	401a54 <__aeabi_dmul>
  4038ce:	2200      	movs	r2, #0
  4038d0:	2300      	movs	r3, #0
  4038d2:	4606      	mov	r6, r0
  4038d4:	460f      	mov	r7, r1
  4038d6:	f002 f99d 	bl	405c14 <__aeabi_dcmpeq>
  4038da:	2800      	cmp	r0, #0
  4038dc:	f040 8083 	bne.w	4039e6 <_dtoa_r+0x3a6>
  4038e0:	f8cd b008 	str.w	fp, [sp, #8]
  4038e4:	9405      	str	r4, [sp, #20]
  4038e6:	f8dd b01c 	ldr.w	fp, [sp, #28]
  4038ea:	9c06      	ldr	r4, [sp, #24]
  4038ec:	e029      	b.n	403942 <_dtoa_r+0x302>
  4038ee:	bf00      	nop
  4038f0:	636f4361 	.word	0x636f4361
  4038f4:	3fd287a7 	.word	0x3fd287a7
  4038f8:	8b60c8b3 	.word	0x8b60c8b3
  4038fc:	3fc68a28 	.word	0x3fc68a28
  403900:	509f79fb 	.word	0x509f79fb
  403904:	3fd34413 	.word	0x3fd34413
  403908:	7ff00000 	.word	0x7ff00000
  40390c:	00406a19 	.word	0x00406a19
  403910:	00406a28 	.word	0x00406a28
  403914:	fffffc0e 	.word	0xfffffc0e
  403918:	3ff80000 	.word	0x3ff80000
  40391c:	00406a38 	.word	0x00406a38
  403920:	00406a1c 	.word	0x00406a1c
  403924:	00406a18 	.word	0x00406a18
  403928:	40240000 	.word	0x40240000
  40392c:	f7fe f892 	bl	401a54 <__aeabi_dmul>
  403930:	2200      	movs	r2, #0
  403932:	2300      	movs	r3, #0
  403934:	4606      	mov	r6, r0
  403936:	460f      	mov	r7, r1
  403938:	f002 f96c 	bl	405c14 <__aeabi_dcmpeq>
  40393c:	2800      	cmp	r0, #0
  40393e:	f040 83de 	bne.w	4040fe <_dtoa_r+0xabe>
  403942:	4642      	mov	r2, r8
  403944:	464b      	mov	r3, r9
  403946:	4630      	mov	r0, r6
  403948:	4639      	mov	r1, r7
  40394a:	f7fe f9ad 	bl	401ca8 <__aeabi_ddiv>
  40394e:	f7fe fa93 	bl	401e78 <__aeabi_d2iz>
  403952:	4682      	mov	sl, r0
  403954:	f7fe f818 	bl	401988 <__aeabi_i2d>
  403958:	4642      	mov	r2, r8
  40395a:	464b      	mov	r3, r9
  40395c:	f7fe f87a 	bl	401a54 <__aeabi_dmul>
  403960:	4602      	mov	r2, r0
  403962:	460b      	mov	r3, r1
  403964:	4630      	mov	r0, r6
  403966:	4639      	mov	r1, r7
  403968:	f7fd fec0 	bl	4016ec <__aeabi_dsub>
  40396c:	f10a 0e30 	add.w	lr, sl, #48	; 0x30
  403970:	f805 eb01 	strb.w	lr, [r5], #1
  403974:	ebcb 0e05 	rsb	lr, fp, r5
  403978:	4574      	cmp	r4, lr
  40397a:	4606      	mov	r6, r0
  40397c:	460f      	mov	r7, r1
  40397e:	f04f 0200 	mov.w	r2, #0
  403982:	4bb5      	ldr	r3, [pc, #724]	; (403c58 <_dtoa_r+0x618>)
  403984:	d1d2      	bne.n	40392c <_dtoa_r+0x2ec>
  403986:	f8dd b008 	ldr.w	fp, [sp, #8]
  40398a:	9c05      	ldr	r4, [sp, #20]
  40398c:	4632      	mov	r2, r6
  40398e:	463b      	mov	r3, r7
  403990:	4630      	mov	r0, r6
  403992:	4639      	mov	r1, r7
  403994:	f7fd feac 	bl	4016f0 <__adddf3>
  403998:	4606      	mov	r6, r0
  40399a:	460f      	mov	r7, r1
  40399c:	4640      	mov	r0, r8
  40399e:	4649      	mov	r1, r9
  4039a0:	4632      	mov	r2, r6
  4039a2:	463b      	mov	r3, r7
  4039a4:	f002 f940 	bl	405c28 <__aeabi_dcmplt>
  4039a8:	b948      	cbnz	r0, 4039be <_dtoa_r+0x37e>
  4039aa:	4640      	mov	r0, r8
  4039ac:	4649      	mov	r1, r9
  4039ae:	4632      	mov	r2, r6
  4039b0:	463b      	mov	r3, r7
  4039b2:	f002 f92f 	bl	405c14 <__aeabi_dcmpeq>
  4039b6:	b1b0      	cbz	r0, 4039e6 <_dtoa_r+0x3a6>
  4039b8:	f01a 0f01 	tst.w	sl, #1
  4039bc:	d013      	beq.n	4039e6 <_dtoa_r+0x3a6>
  4039be:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  4039c2:	9907      	ldr	r1, [sp, #28]
  4039c4:	1e6b      	subs	r3, r5, #1
  4039c6:	e004      	b.n	4039d2 <_dtoa_r+0x392>
  4039c8:	428b      	cmp	r3, r1
  4039ca:	f000 8440 	beq.w	40424e <_dtoa_r+0xc0e>
  4039ce:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
  4039d2:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
  4039d6:	f103 0501 	add.w	r5, r3, #1
  4039da:	461a      	mov	r2, r3
  4039dc:	d0f4      	beq.n	4039c8 <_dtoa_r+0x388>
  4039de:	f108 0301 	add.w	r3, r8, #1
  4039e2:	b2db      	uxtb	r3, r3
  4039e4:	7013      	strb	r3, [r2, #0]
  4039e6:	4620      	mov	r0, r4
  4039e8:	4659      	mov	r1, fp
  4039ea:	f001 fab7 	bl	404f5c <_Bfree>
  4039ee:	2200      	movs	r2, #0
  4039f0:	9b04      	ldr	r3, [sp, #16]
  4039f2:	702a      	strb	r2, [r5, #0]
  4039f4:	9a22      	ldr	r2, [sp, #136]	; 0x88
  4039f6:	3301      	adds	r3, #1
  4039f8:	6013      	str	r3, [r2, #0]
  4039fa:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4039fc:	2b00      	cmp	r3, #0
  4039fe:	f000 8345 	beq.w	40408c <_dtoa_r+0xa4c>
  403a02:	9807      	ldr	r0, [sp, #28]
  403a04:	601d      	str	r5, [r3, #0]
  403a06:	b017      	add	sp, #92	; 0x5c
  403a08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403a0c:	9a09      	ldr	r2, [sp, #36]	; 0x24
  403a0e:	2a00      	cmp	r2, #0
  403a10:	f000 8084 	beq.w	403b1c <_dtoa_r+0x4dc>
  403a14:	9a20      	ldr	r2, [sp, #128]	; 0x80
  403a16:	2a01      	cmp	r2, #1
  403a18:	f340 8304 	ble.w	404024 <_dtoa_r+0x9e4>
  403a1c:	9b06      	ldr	r3, [sp, #24]
  403a1e:	1e5f      	subs	r7, r3, #1
  403a20:	9b08      	ldr	r3, [sp, #32]
  403a22:	42bb      	cmp	r3, r7
  403a24:	f2c0 83a9 	blt.w	40417a <_dtoa_r+0xb3a>
  403a28:	1bdf      	subs	r7, r3, r7
  403a2a:	9b06      	ldr	r3, [sp, #24]
  403a2c:	2b00      	cmp	r3, #0
  403a2e:	f2c0 849c 	blt.w	40436a <_dtoa_r+0xd2a>
  403a32:	9d05      	ldr	r5, [sp, #20]
  403a34:	9b06      	ldr	r3, [sp, #24]
  403a36:	9a05      	ldr	r2, [sp, #20]
  403a38:	4620      	mov	r0, r4
  403a3a:	441a      	add	r2, r3
  403a3c:	2101      	movs	r1, #1
  403a3e:	9205      	str	r2, [sp, #20]
  403a40:	449a      	add	sl, r3
  403a42:	f001 fb25 	bl	405090 <__i2b>
  403a46:	4606      	mov	r6, r0
  403a48:	b165      	cbz	r5, 403a64 <_dtoa_r+0x424>
  403a4a:	f1ba 0f00 	cmp.w	sl, #0
  403a4e:	dd09      	ble.n	403a64 <_dtoa_r+0x424>
  403a50:	45aa      	cmp	sl, r5
  403a52:	9a05      	ldr	r2, [sp, #20]
  403a54:	4653      	mov	r3, sl
  403a56:	bfa8      	it	ge
  403a58:	462b      	movge	r3, r5
  403a5a:	1ad2      	subs	r2, r2, r3
  403a5c:	9205      	str	r2, [sp, #20]
  403a5e:	1aed      	subs	r5, r5, r3
  403a60:	ebc3 0a0a 	rsb	sl, r3, sl
  403a64:	9b08      	ldr	r3, [sp, #32]
  403a66:	2b00      	cmp	r3, #0
  403a68:	dd1a      	ble.n	403aa0 <_dtoa_r+0x460>
  403a6a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  403a6c:	2b00      	cmp	r3, #0
  403a6e:	f000 837d 	beq.w	40416c <_dtoa_r+0xb2c>
  403a72:	2f00      	cmp	r7, #0
  403a74:	dd10      	ble.n	403a98 <_dtoa_r+0x458>
  403a76:	4631      	mov	r1, r6
  403a78:	463a      	mov	r2, r7
  403a7a:	4620      	mov	r0, r4
  403a7c:	f001 fbac 	bl	4051d8 <__pow5mult>
  403a80:	4606      	mov	r6, r0
  403a82:	465a      	mov	r2, fp
  403a84:	4631      	mov	r1, r6
  403a86:	4620      	mov	r0, r4
  403a88:	f001 fb0c 	bl	4050a4 <__multiply>
  403a8c:	4659      	mov	r1, fp
  403a8e:	4680      	mov	r8, r0
  403a90:	4620      	mov	r0, r4
  403a92:	f001 fa63 	bl	404f5c <_Bfree>
  403a96:	46c3      	mov	fp, r8
  403a98:	9b08      	ldr	r3, [sp, #32]
  403a9a:	1bda      	subs	r2, r3, r7
  403a9c:	f040 82a2 	bne.w	403fe4 <_dtoa_r+0x9a4>
  403aa0:	4620      	mov	r0, r4
  403aa2:	2101      	movs	r1, #1
  403aa4:	f001 faf4 	bl	405090 <__i2b>
  403aa8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403aaa:	2b00      	cmp	r3, #0
  403aac:	4680      	mov	r8, r0
  403aae:	dd39      	ble.n	403b24 <_dtoa_r+0x4e4>
  403ab0:	4601      	mov	r1, r0
  403ab2:	461a      	mov	r2, r3
  403ab4:	4620      	mov	r0, r4
  403ab6:	f001 fb8f 	bl	4051d8 <__pow5mult>
  403aba:	9b20      	ldr	r3, [sp, #128]	; 0x80
  403abc:	2b01      	cmp	r3, #1
  403abe:	4680      	mov	r8, r0
  403ac0:	f340 8296 	ble.w	403ff0 <_dtoa_r+0x9b0>
  403ac4:	f04f 0900 	mov.w	r9, #0
  403ac8:	f8d8 3010 	ldr.w	r3, [r8, #16]
  403acc:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  403ad0:	6918      	ldr	r0, [r3, #16]
  403ad2:	f001 fa8f 	bl	404ff4 <__hi0bits>
  403ad6:	f1c0 0020 	rsb	r0, r0, #32
  403ada:	e02d      	b.n	403b38 <_dtoa_r+0x4f8>
  403adc:	2301      	movs	r3, #1
  403ade:	930b      	str	r3, [sp, #44]	; 0x2c
  403ae0:	e66f      	b.n	4037c2 <_dtoa_r+0x182>
  403ae2:	9804      	ldr	r0, [sp, #16]
  403ae4:	f7fd ff50 	bl	401988 <__aeabi_i2d>
  403ae8:	4632      	mov	r2, r6
  403aea:	463b      	mov	r3, r7
  403aec:	f002 f892 	bl	405c14 <__aeabi_dcmpeq>
  403af0:	2800      	cmp	r0, #0
  403af2:	f47f ae50 	bne.w	403796 <_dtoa_r+0x156>
  403af6:	9b04      	ldr	r3, [sp, #16]
  403af8:	3b01      	subs	r3, #1
  403afa:	9304      	str	r3, [sp, #16]
  403afc:	e64b      	b.n	403796 <_dtoa_r+0x156>
  403afe:	9a05      	ldr	r2, [sp, #20]
  403b00:	9b04      	ldr	r3, [sp, #16]
  403b02:	1ad2      	subs	r2, r2, r3
  403b04:	425b      	negs	r3, r3
  403b06:	9308      	str	r3, [sp, #32]
  403b08:	2300      	movs	r3, #0
  403b0a:	9205      	str	r2, [sp, #20]
  403b0c:	930a      	str	r3, [sp, #40]	; 0x28
  403b0e:	e668      	b.n	4037e2 <_dtoa_r+0x1a2>
  403b10:	f1ca 0300 	rsb	r3, sl, #0
  403b14:	9305      	str	r3, [sp, #20]
  403b16:	f04f 0a00 	mov.w	sl, #0
  403b1a:	e65a      	b.n	4037d2 <_dtoa_r+0x192>
  403b1c:	9f08      	ldr	r7, [sp, #32]
  403b1e:	9d05      	ldr	r5, [sp, #20]
  403b20:	9e09      	ldr	r6, [sp, #36]	; 0x24
  403b22:	e791      	b.n	403a48 <_dtoa_r+0x408>
  403b24:	9b20      	ldr	r3, [sp, #128]	; 0x80
  403b26:	2b01      	cmp	r3, #1
  403b28:	f340 82b3 	ble.w	404092 <_dtoa_r+0xa52>
  403b2c:	f04f 0900 	mov.w	r9, #0
  403b30:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403b32:	2b00      	cmp	r3, #0
  403b34:	d1c8      	bne.n	403ac8 <_dtoa_r+0x488>
  403b36:	2001      	movs	r0, #1
  403b38:	4450      	add	r0, sl
  403b3a:	f010 001f 	ands.w	r0, r0, #31
  403b3e:	f000 8081 	beq.w	403c44 <_dtoa_r+0x604>
  403b42:	f1c0 0320 	rsb	r3, r0, #32
  403b46:	2b04      	cmp	r3, #4
  403b48:	f340 84b8 	ble.w	4044bc <_dtoa_r+0xe7c>
  403b4c:	f1c0 001c 	rsb	r0, r0, #28
  403b50:	9b05      	ldr	r3, [sp, #20]
  403b52:	4403      	add	r3, r0
  403b54:	9305      	str	r3, [sp, #20]
  403b56:	4405      	add	r5, r0
  403b58:	4482      	add	sl, r0
  403b5a:	9b05      	ldr	r3, [sp, #20]
  403b5c:	2b00      	cmp	r3, #0
  403b5e:	dd05      	ble.n	403b6c <_dtoa_r+0x52c>
  403b60:	4659      	mov	r1, fp
  403b62:	461a      	mov	r2, r3
  403b64:	4620      	mov	r0, r4
  403b66:	f001 fb87 	bl	405278 <__lshift>
  403b6a:	4683      	mov	fp, r0
  403b6c:	f1ba 0f00 	cmp.w	sl, #0
  403b70:	dd05      	ble.n	403b7e <_dtoa_r+0x53e>
  403b72:	4641      	mov	r1, r8
  403b74:	4652      	mov	r2, sl
  403b76:	4620      	mov	r0, r4
  403b78:	f001 fb7e 	bl	405278 <__lshift>
  403b7c:	4680      	mov	r8, r0
  403b7e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403b80:	2b00      	cmp	r3, #0
  403b82:	f040 8268 	bne.w	404056 <_dtoa_r+0xa16>
  403b86:	9b06      	ldr	r3, [sp, #24]
  403b88:	2b00      	cmp	r3, #0
  403b8a:	f340 8295 	ble.w	4040b8 <_dtoa_r+0xa78>
  403b8e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  403b90:	2b00      	cmp	r3, #0
  403b92:	d171      	bne.n	403c78 <_dtoa_r+0x638>
  403b94:	f8dd 901c 	ldr.w	r9, [sp, #28]
  403b98:	9f06      	ldr	r7, [sp, #24]
  403b9a:	464d      	mov	r5, r9
  403b9c:	e002      	b.n	403ba4 <_dtoa_r+0x564>
  403b9e:	f001 f9e7 	bl	404f70 <__multadd>
  403ba2:	4683      	mov	fp, r0
  403ba4:	4641      	mov	r1, r8
  403ba6:	4658      	mov	r0, fp
  403ba8:	f7ff fcb2 	bl	403510 <quorem>
  403bac:	f100 0c30 	add.w	ip, r0, #48	; 0x30
  403bb0:	f805 cb01 	strb.w	ip, [r5], #1
  403bb4:	ebc9 0305 	rsb	r3, r9, r5
  403bb8:	42bb      	cmp	r3, r7
  403bba:	4620      	mov	r0, r4
  403bbc:	4659      	mov	r1, fp
  403bbe:	f04f 020a 	mov.w	r2, #10
  403bc2:	f04f 0300 	mov.w	r3, #0
  403bc6:	dbea      	blt.n	403b9e <_dtoa_r+0x55e>
  403bc8:	9b07      	ldr	r3, [sp, #28]
  403bca:	9a06      	ldr	r2, [sp, #24]
  403bcc:	2a01      	cmp	r2, #1
  403bce:	bfac      	ite	ge
  403bd0:	189b      	addge	r3, r3, r2
  403bd2:	3301      	addlt	r3, #1
  403bd4:	461d      	mov	r5, r3
  403bd6:	f04f 0a00 	mov.w	sl, #0
  403bda:	4659      	mov	r1, fp
  403bdc:	2201      	movs	r2, #1
  403bde:	4620      	mov	r0, r4
  403be0:	f8cd c008 	str.w	ip, [sp, #8]
  403be4:	f001 fb48 	bl	405278 <__lshift>
  403be8:	4641      	mov	r1, r8
  403bea:	4683      	mov	fp, r0
  403bec:	f001 fb9a 	bl	405324 <__mcmp>
  403bf0:	2800      	cmp	r0, #0
  403bf2:	f8dd c008 	ldr.w	ip, [sp, #8]
  403bf6:	f340 82f6 	ble.w	4041e6 <_dtoa_r+0xba6>
  403bfa:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  403bfe:	9907      	ldr	r1, [sp, #28]
  403c00:	1e6b      	subs	r3, r5, #1
  403c02:	e004      	b.n	403c0e <_dtoa_r+0x5ce>
  403c04:	428b      	cmp	r3, r1
  403c06:	f000 8273 	beq.w	4040f0 <_dtoa_r+0xab0>
  403c0a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  403c0e:	2a39      	cmp	r2, #57	; 0x39
  403c10:	f103 0501 	add.w	r5, r3, #1
  403c14:	d0f6      	beq.n	403c04 <_dtoa_r+0x5c4>
  403c16:	3201      	adds	r2, #1
  403c18:	701a      	strb	r2, [r3, #0]
  403c1a:	4641      	mov	r1, r8
  403c1c:	4620      	mov	r0, r4
  403c1e:	f001 f99d 	bl	404f5c <_Bfree>
  403c22:	2e00      	cmp	r6, #0
  403c24:	f43f aedf 	beq.w	4039e6 <_dtoa_r+0x3a6>
  403c28:	f1ba 0f00 	cmp.w	sl, #0
  403c2c:	d005      	beq.n	403c3a <_dtoa_r+0x5fa>
  403c2e:	45b2      	cmp	sl, r6
  403c30:	d003      	beq.n	403c3a <_dtoa_r+0x5fa>
  403c32:	4651      	mov	r1, sl
  403c34:	4620      	mov	r0, r4
  403c36:	f001 f991 	bl	404f5c <_Bfree>
  403c3a:	4631      	mov	r1, r6
  403c3c:	4620      	mov	r0, r4
  403c3e:	f001 f98d 	bl	404f5c <_Bfree>
  403c42:	e6d0      	b.n	4039e6 <_dtoa_r+0x3a6>
  403c44:	201c      	movs	r0, #28
  403c46:	e783      	b.n	403b50 <_dtoa_r+0x510>
  403c48:	4b04      	ldr	r3, [pc, #16]	; (403c5c <_dtoa_r+0x61c>)
  403c4a:	9a02      	ldr	r2, [sp, #8]
  403c4c:	1b5b      	subs	r3, r3, r5
  403c4e:	fa02 f003 	lsl.w	r0, r2, r3
  403c52:	e56d      	b.n	403730 <_dtoa_r+0xf0>
  403c54:	900b      	str	r0, [sp, #44]	; 0x2c
  403c56:	e5b4      	b.n	4037c2 <_dtoa_r+0x182>
  403c58:	40240000 	.word	0x40240000
  403c5c:	fffffbee 	.word	0xfffffbee
  403c60:	4631      	mov	r1, r6
  403c62:	2300      	movs	r3, #0
  403c64:	4620      	mov	r0, r4
  403c66:	220a      	movs	r2, #10
  403c68:	f001 f982 	bl	404f70 <__multadd>
  403c6c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403c6e:	2b00      	cmp	r3, #0
  403c70:	4606      	mov	r6, r0
  403c72:	f340 840c 	ble.w	40448e <_dtoa_r+0xe4e>
  403c76:	9306      	str	r3, [sp, #24]
  403c78:	2d00      	cmp	r5, #0
  403c7a:	dd05      	ble.n	403c88 <_dtoa_r+0x648>
  403c7c:	4631      	mov	r1, r6
  403c7e:	462a      	mov	r2, r5
  403c80:	4620      	mov	r0, r4
  403c82:	f001 faf9 	bl	405278 <__lshift>
  403c86:	4606      	mov	r6, r0
  403c88:	f1b9 0f00 	cmp.w	r9, #0
  403c8c:	f040 82e9 	bne.w	404262 <_dtoa_r+0xc22>
  403c90:	46b1      	mov	r9, r6
  403c92:	9b06      	ldr	r3, [sp, #24]
  403c94:	9a07      	ldr	r2, [sp, #28]
  403c96:	3b01      	subs	r3, #1
  403c98:	18d3      	adds	r3, r2, r3
  403c9a:	9308      	str	r3, [sp, #32]
  403c9c:	9b02      	ldr	r3, [sp, #8]
  403c9e:	f003 0301 	and.w	r3, r3, #1
  403ca2:	9309      	str	r3, [sp, #36]	; 0x24
  403ca4:	4617      	mov	r7, r2
  403ca6:	4641      	mov	r1, r8
  403ca8:	4658      	mov	r0, fp
  403caa:	f7ff fc31 	bl	403510 <quorem>
  403cae:	4631      	mov	r1, r6
  403cb0:	4605      	mov	r5, r0
  403cb2:	4658      	mov	r0, fp
  403cb4:	f001 fb36 	bl	405324 <__mcmp>
  403cb8:	464a      	mov	r2, r9
  403cba:	4682      	mov	sl, r0
  403cbc:	4641      	mov	r1, r8
  403cbe:	4620      	mov	r0, r4
  403cc0:	f001 fb54 	bl	40536c <__mdiff>
  403cc4:	68c2      	ldr	r2, [r0, #12]
  403cc6:	4603      	mov	r3, r0
  403cc8:	f105 0c30 	add.w	ip, r5, #48	; 0x30
  403ccc:	2a00      	cmp	r2, #0
  403cce:	f040 81b8 	bne.w	404042 <_dtoa_r+0xa02>
  403cd2:	4619      	mov	r1, r3
  403cd4:	4658      	mov	r0, fp
  403cd6:	f8cd c018 	str.w	ip, [sp, #24]
  403cda:	9305      	str	r3, [sp, #20]
  403cdc:	f001 fb22 	bl	405324 <__mcmp>
  403ce0:	9b05      	ldr	r3, [sp, #20]
  403ce2:	9002      	str	r0, [sp, #8]
  403ce4:	4619      	mov	r1, r3
  403ce6:	4620      	mov	r0, r4
  403ce8:	f001 f938 	bl	404f5c <_Bfree>
  403cec:	9a02      	ldr	r2, [sp, #8]
  403cee:	f8dd c018 	ldr.w	ip, [sp, #24]
  403cf2:	b92a      	cbnz	r2, 403d00 <_dtoa_r+0x6c0>
  403cf4:	9b20      	ldr	r3, [sp, #128]	; 0x80
  403cf6:	b91b      	cbnz	r3, 403d00 <_dtoa_r+0x6c0>
  403cf8:	9b09      	ldr	r3, [sp, #36]	; 0x24
  403cfa:	2b00      	cmp	r3, #0
  403cfc:	f000 83a7 	beq.w	40444e <_dtoa_r+0xe0e>
  403d00:	f1ba 0f00 	cmp.w	sl, #0
  403d04:	f2c0 8251 	blt.w	4041aa <_dtoa_r+0xb6a>
  403d08:	d105      	bne.n	403d16 <_dtoa_r+0x6d6>
  403d0a:	9b20      	ldr	r3, [sp, #128]	; 0x80
  403d0c:	b91b      	cbnz	r3, 403d16 <_dtoa_r+0x6d6>
  403d0e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  403d10:	2b00      	cmp	r3, #0
  403d12:	f000 824a 	beq.w	4041aa <_dtoa_r+0xb6a>
  403d16:	2a00      	cmp	r2, #0
  403d18:	f300 82b7 	bgt.w	40428a <_dtoa_r+0xc4a>
  403d1c:	9b08      	ldr	r3, [sp, #32]
  403d1e:	f887 c000 	strb.w	ip, [r7]
  403d22:	f107 0a01 	add.w	sl, r7, #1
  403d26:	429f      	cmp	r7, r3
  403d28:	4655      	mov	r5, sl
  403d2a:	f000 82ba 	beq.w	4042a2 <_dtoa_r+0xc62>
  403d2e:	4659      	mov	r1, fp
  403d30:	220a      	movs	r2, #10
  403d32:	2300      	movs	r3, #0
  403d34:	4620      	mov	r0, r4
  403d36:	f001 f91b 	bl	404f70 <__multadd>
  403d3a:	454e      	cmp	r6, r9
  403d3c:	4683      	mov	fp, r0
  403d3e:	4631      	mov	r1, r6
  403d40:	4620      	mov	r0, r4
  403d42:	f04f 020a 	mov.w	r2, #10
  403d46:	f04f 0300 	mov.w	r3, #0
  403d4a:	f000 8174 	beq.w	404036 <_dtoa_r+0x9f6>
  403d4e:	f001 f90f 	bl	404f70 <__multadd>
  403d52:	4649      	mov	r1, r9
  403d54:	4606      	mov	r6, r0
  403d56:	220a      	movs	r2, #10
  403d58:	4620      	mov	r0, r4
  403d5a:	2300      	movs	r3, #0
  403d5c:	f001 f908 	bl	404f70 <__multadd>
  403d60:	4657      	mov	r7, sl
  403d62:	4681      	mov	r9, r0
  403d64:	e79f      	b.n	403ca6 <_dtoa_r+0x666>
  403d66:	2301      	movs	r3, #1
  403d68:	9309      	str	r3, [sp, #36]	; 0x24
  403d6a:	9b21      	ldr	r3, [sp, #132]	; 0x84
  403d6c:	2b00      	cmp	r3, #0
  403d6e:	f340 8213 	ble.w	404198 <_dtoa_r+0xb58>
  403d72:	461f      	mov	r7, r3
  403d74:	461e      	mov	r6, r3
  403d76:	930c      	str	r3, [sp, #48]	; 0x30
  403d78:	9306      	str	r3, [sp, #24]
  403d7a:	2100      	movs	r1, #0
  403d7c:	2f17      	cmp	r7, #23
  403d7e:	6461      	str	r1, [r4, #68]	; 0x44
  403d80:	d90a      	bls.n	403d98 <_dtoa_r+0x758>
  403d82:	2201      	movs	r2, #1
  403d84:	2304      	movs	r3, #4
  403d86:	005b      	lsls	r3, r3, #1
  403d88:	f103 0014 	add.w	r0, r3, #20
  403d8c:	4287      	cmp	r7, r0
  403d8e:	4611      	mov	r1, r2
  403d90:	f102 0201 	add.w	r2, r2, #1
  403d94:	d2f7      	bcs.n	403d86 <_dtoa_r+0x746>
  403d96:	6461      	str	r1, [r4, #68]	; 0x44
  403d98:	4620      	mov	r0, r4
  403d9a:	f001 f8b9 	bl	404f10 <_Balloc>
  403d9e:	2e0e      	cmp	r6, #14
  403da0:	9007      	str	r0, [sp, #28]
  403da2:	6420      	str	r0, [r4, #64]	; 0x40
  403da4:	f63f ad5c 	bhi.w	403860 <_dtoa_r+0x220>
  403da8:	2d00      	cmp	r5, #0
  403daa:	f43f ad59 	beq.w	403860 <_dtoa_r+0x220>
  403dae:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  403db2:	9904      	ldr	r1, [sp, #16]
  403db4:	2900      	cmp	r1, #0
  403db6:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
  403dba:	f340 8221 	ble.w	404200 <_dtoa_r+0xbc0>
  403dbe:	4bb7      	ldr	r3, [pc, #732]	; (40409c <_dtoa_r+0xa5c>)
  403dc0:	f001 020f 	and.w	r2, r1, #15
  403dc4:	110d      	asrs	r5, r1, #4
  403dc6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  403dca:	06e9      	lsls	r1, r5, #27
  403dcc:	e9d3 6700 	ldrd	r6, r7, [r3]
  403dd0:	f140 81db 	bpl.w	40418a <_dtoa_r+0xb4a>
  403dd4:	4bb2      	ldr	r3, [pc, #712]	; (4040a0 <_dtoa_r+0xa60>)
  403dd6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
  403dda:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  403dde:	f7fd ff63 	bl	401ca8 <__aeabi_ddiv>
  403de2:	e9cd 0102 	strd	r0, r1, [sp, #8]
  403de6:	f005 050f 	and.w	r5, r5, #15
  403dea:	f04f 0803 	mov.w	r8, #3
  403dee:	b18d      	cbz	r5, 403e14 <_dtoa_r+0x7d4>
  403df0:	f8df 92ac 	ldr.w	r9, [pc, #684]	; 4040a0 <_dtoa_r+0xa60>
  403df4:	4630      	mov	r0, r6
  403df6:	4639      	mov	r1, r7
  403df8:	07ea      	lsls	r2, r5, #31
  403dfa:	d505      	bpl.n	403e08 <_dtoa_r+0x7c8>
  403dfc:	e9d9 2300 	ldrd	r2, r3, [r9]
  403e00:	f108 0801 	add.w	r8, r8, #1
  403e04:	f7fd fe26 	bl	401a54 <__aeabi_dmul>
  403e08:	106d      	asrs	r5, r5, #1
  403e0a:	f109 0908 	add.w	r9, r9, #8
  403e0e:	d1f3      	bne.n	403df8 <_dtoa_r+0x7b8>
  403e10:	4606      	mov	r6, r0
  403e12:	460f      	mov	r7, r1
  403e14:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  403e18:	4632      	mov	r2, r6
  403e1a:	463b      	mov	r3, r7
  403e1c:	f7fd ff44 	bl	401ca8 <__aeabi_ddiv>
  403e20:	e9cd 0102 	strd	r0, r1, [sp, #8]
  403e24:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403e26:	b143      	cbz	r3, 403e3a <_dtoa_r+0x7fa>
  403e28:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  403e2c:	2200      	movs	r2, #0
  403e2e:	4b9d      	ldr	r3, [pc, #628]	; (4040a4 <_dtoa_r+0xa64>)
  403e30:	f001 fefa 	bl	405c28 <__aeabi_dcmplt>
  403e34:	2800      	cmp	r0, #0
  403e36:	f040 82ac 	bne.w	404392 <_dtoa_r+0xd52>
  403e3a:	4640      	mov	r0, r8
  403e3c:	f7fd fda4 	bl	401988 <__aeabi_i2d>
  403e40:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  403e44:	f7fd fe06 	bl	401a54 <__aeabi_dmul>
  403e48:	4b97      	ldr	r3, [pc, #604]	; (4040a8 <_dtoa_r+0xa68>)
  403e4a:	2200      	movs	r2, #0
  403e4c:	f7fd fc50 	bl	4016f0 <__adddf3>
  403e50:	9b06      	ldr	r3, [sp, #24]
  403e52:	4606      	mov	r6, r0
  403e54:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
  403e58:	2b00      	cmp	r3, #0
  403e5a:	f000 8162 	beq.w	404122 <_dtoa_r+0xae2>
  403e5e:	9b04      	ldr	r3, [sp, #16]
  403e60:	f8dd 9018 	ldr.w	r9, [sp, #24]
  403e64:	9312      	str	r3, [sp, #72]	; 0x48
  403e66:	9b09      	ldr	r3, [sp, #36]	; 0x24
  403e68:	2b00      	cmp	r3, #0
  403e6a:	f000 8221 	beq.w	4042b0 <_dtoa_r+0xc70>
  403e6e:	4b8b      	ldr	r3, [pc, #556]	; (40409c <_dtoa_r+0xa5c>)
  403e70:	498e      	ldr	r1, [pc, #568]	; (4040ac <_dtoa_r+0xa6c>)
  403e72:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
  403e76:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  403e7a:	2000      	movs	r0, #0
  403e7c:	f7fd ff14 	bl	401ca8 <__aeabi_ddiv>
  403e80:	4632      	mov	r2, r6
  403e82:	463b      	mov	r3, r7
  403e84:	f7fd fc32 	bl	4016ec <__aeabi_dsub>
  403e88:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
  403e8c:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
  403e90:	4639      	mov	r1, r7
  403e92:	4630      	mov	r0, r6
  403e94:	f7fd fff0 	bl	401e78 <__aeabi_d2iz>
  403e98:	4605      	mov	r5, r0
  403e9a:	f7fd fd75 	bl	401988 <__aeabi_i2d>
  403e9e:	3530      	adds	r5, #48	; 0x30
  403ea0:	4602      	mov	r2, r0
  403ea2:	460b      	mov	r3, r1
  403ea4:	4630      	mov	r0, r6
  403ea6:	4639      	mov	r1, r7
  403ea8:	f7fd fc20 	bl	4016ec <__aeabi_dsub>
  403eac:	fa5f f885 	uxtb.w	r8, r5
  403eb0:	9d07      	ldr	r5, [sp, #28]
  403eb2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  403eb6:	f885 8000 	strb.w	r8, [r5]
  403eba:	4606      	mov	r6, r0
  403ebc:	460f      	mov	r7, r1
  403ebe:	3501      	adds	r5, #1
  403ec0:	f001 feb2 	bl	405c28 <__aeabi_dcmplt>
  403ec4:	2800      	cmp	r0, #0
  403ec6:	f040 82b2 	bne.w	40442e <_dtoa_r+0xdee>
  403eca:	4632      	mov	r2, r6
  403ecc:	463b      	mov	r3, r7
  403ece:	2000      	movs	r0, #0
  403ed0:	4974      	ldr	r1, [pc, #464]	; (4040a4 <_dtoa_r+0xa64>)
  403ed2:	f7fd fc0b 	bl	4016ec <__aeabi_dsub>
  403ed6:	4602      	mov	r2, r0
  403ed8:	460b      	mov	r3, r1
  403eda:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  403ede:	f001 fec1 	bl	405c64 <__aeabi_dcmpgt>
  403ee2:	2800      	cmp	r0, #0
  403ee4:	f040 82ac 	bne.w	404440 <_dtoa_r+0xe00>
  403ee8:	f1b9 0f01 	cmp.w	r9, #1
  403eec:	f340 8138 	ble.w	404160 <_dtoa_r+0xb20>
  403ef0:	9b07      	ldr	r3, [sp, #28]
  403ef2:	f8cd a04c 	str.w	sl, [sp, #76]	; 0x4c
  403ef6:	f8cd b008 	str.w	fp, [sp, #8]
  403efa:	4499      	add	r9, r3
  403efc:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
  403f00:	46a0      	mov	r8, r4
  403f02:	e00d      	b.n	403f20 <_dtoa_r+0x8e0>
  403f04:	2000      	movs	r0, #0
  403f06:	4967      	ldr	r1, [pc, #412]	; (4040a4 <_dtoa_r+0xa64>)
  403f08:	f7fd fbf0 	bl	4016ec <__aeabi_dsub>
  403f0c:	4652      	mov	r2, sl
  403f0e:	465b      	mov	r3, fp
  403f10:	f001 fe8a 	bl	405c28 <__aeabi_dcmplt>
  403f14:	2800      	cmp	r0, #0
  403f16:	f040 828e 	bne.w	404436 <_dtoa_r+0xdf6>
  403f1a:	454d      	cmp	r5, r9
  403f1c:	f000 811b 	beq.w	404156 <_dtoa_r+0xb16>
  403f20:	4650      	mov	r0, sl
  403f22:	4659      	mov	r1, fp
  403f24:	2200      	movs	r2, #0
  403f26:	4b62      	ldr	r3, [pc, #392]	; (4040b0 <_dtoa_r+0xa70>)
  403f28:	f7fd fd94 	bl	401a54 <__aeabi_dmul>
  403f2c:	2200      	movs	r2, #0
  403f2e:	4b60      	ldr	r3, [pc, #384]	; (4040b0 <_dtoa_r+0xa70>)
  403f30:	4682      	mov	sl, r0
  403f32:	468b      	mov	fp, r1
  403f34:	4630      	mov	r0, r6
  403f36:	4639      	mov	r1, r7
  403f38:	f7fd fd8c 	bl	401a54 <__aeabi_dmul>
  403f3c:	460f      	mov	r7, r1
  403f3e:	4606      	mov	r6, r0
  403f40:	f7fd ff9a 	bl	401e78 <__aeabi_d2iz>
  403f44:	4604      	mov	r4, r0
  403f46:	f7fd fd1f 	bl	401988 <__aeabi_i2d>
  403f4a:	4602      	mov	r2, r0
  403f4c:	460b      	mov	r3, r1
  403f4e:	4630      	mov	r0, r6
  403f50:	4639      	mov	r1, r7
  403f52:	f7fd fbcb 	bl	4016ec <__aeabi_dsub>
  403f56:	3430      	adds	r4, #48	; 0x30
  403f58:	b2e4      	uxtb	r4, r4
  403f5a:	4652      	mov	r2, sl
  403f5c:	465b      	mov	r3, fp
  403f5e:	f805 4b01 	strb.w	r4, [r5], #1
  403f62:	4606      	mov	r6, r0
  403f64:	460f      	mov	r7, r1
  403f66:	f001 fe5f 	bl	405c28 <__aeabi_dcmplt>
  403f6a:	4632      	mov	r2, r6
  403f6c:	463b      	mov	r3, r7
  403f6e:	2800      	cmp	r0, #0
  403f70:	d0c8      	beq.n	403f04 <_dtoa_r+0x8c4>
  403f72:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403f74:	f8dd b008 	ldr.w	fp, [sp, #8]
  403f78:	9304      	str	r3, [sp, #16]
  403f7a:	4644      	mov	r4, r8
  403f7c:	e533      	b.n	4039e6 <_dtoa_r+0x3a6>
  403f7e:	2300      	movs	r3, #0
  403f80:	9309      	str	r3, [sp, #36]	; 0x24
  403f82:	9b21      	ldr	r3, [sp, #132]	; 0x84
  403f84:	9a04      	ldr	r2, [sp, #16]
  403f86:	4413      	add	r3, r2
  403f88:	930c      	str	r3, [sp, #48]	; 0x30
  403f8a:	3301      	adds	r3, #1
  403f8c:	2b00      	cmp	r3, #0
  403f8e:	9306      	str	r3, [sp, #24]
  403f90:	f340 8109 	ble.w	4041a6 <_dtoa_r+0xb66>
  403f94:	9e06      	ldr	r6, [sp, #24]
  403f96:	4637      	mov	r7, r6
  403f98:	e6ef      	b.n	403d7a <_dtoa_r+0x73a>
  403f9a:	2300      	movs	r3, #0
  403f9c:	9309      	str	r3, [sp, #36]	; 0x24
  403f9e:	e6e4      	b.n	403d6a <_dtoa_r+0x72a>
  403fa0:	9b06      	ldr	r3, [sp, #24]
  403fa2:	2b00      	cmp	r3, #0
  403fa4:	f73f ac6d 	bgt.w	403882 <_dtoa_r+0x242>
  403fa8:	f040 8262 	bne.w	404470 <_dtoa_r+0xe30>
  403fac:	4640      	mov	r0, r8
  403fae:	2200      	movs	r2, #0
  403fb0:	4b40      	ldr	r3, [pc, #256]	; (4040b4 <_dtoa_r+0xa74>)
  403fb2:	4649      	mov	r1, r9
  403fb4:	f7fd fd4e 	bl	401a54 <__aeabi_dmul>
  403fb8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  403fbc:	f001 fe48 	bl	405c50 <__aeabi_dcmpge>
  403fc0:	f8dd 8018 	ldr.w	r8, [sp, #24]
  403fc4:	4646      	mov	r6, r8
  403fc6:	2800      	cmp	r0, #0
  403fc8:	f000 808a 	beq.w	4040e0 <_dtoa_r+0xaa0>
  403fcc:	9b21      	ldr	r3, [sp, #132]	; 0x84
  403fce:	9d07      	ldr	r5, [sp, #28]
  403fd0:	43db      	mvns	r3, r3
  403fd2:	9304      	str	r3, [sp, #16]
  403fd4:	4641      	mov	r1, r8
  403fd6:	4620      	mov	r0, r4
  403fd8:	f000 ffc0 	bl	404f5c <_Bfree>
  403fdc:	2e00      	cmp	r6, #0
  403fde:	f47f ae2c 	bne.w	403c3a <_dtoa_r+0x5fa>
  403fe2:	e500      	b.n	4039e6 <_dtoa_r+0x3a6>
  403fe4:	4659      	mov	r1, fp
  403fe6:	4620      	mov	r0, r4
  403fe8:	f001 f8f6 	bl	4051d8 <__pow5mult>
  403fec:	4683      	mov	fp, r0
  403fee:	e557      	b.n	403aa0 <_dtoa_r+0x460>
  403ff0:	9b02      	ldr	r3, [sp, #8]
  403ff2:	2b00      	cmp	r3, #0
  403ff4:	f47f ad66 	bne.w	403ac4 <_dtoa_r+0x484>
  403ff8:	9b03      	ldr	r3, [sp, #12]
  403ffa:	f3c3 0313 	ubfx	r3, r3, #0, #20
  403ffe:	2b00      	cmp	r3, #0
  404000:	f47f ad94 	bne.w	403b2c <_dtoa_r+0x4ec>
  404004:	9b03      	ldr	r3, [sp, #12]
  404006:	f023 4700 	bic.w	r7, r3, #2147483648	; 0x80000000
  40400a:	0d3f      	lsrs	r7, r7, #20
  40400c:	053f      	lsls	r7, r7, #20
  40400e:	2f00      	cmp	r7, #0
  404010:	f000 821a 	beq.w	404448 <_dtoa_r+0xe08>
  404014:	9b05      	ldr	r3, [sp, #20]
  404016:	3301      	adds	r3, #1
  404018:	9305      	str	r3, [sp, #20]
  40401a:	f10a 0a01 	add.w	sl, sl, #1
  40401e:	f04f 0901 	mov.w	r9, #1
  404022:	e585      	b.n	403b30 <_dtoa_r+0x4f0>
  404024:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  404026:	2a00      	cmp	r2, #0
  404028:	f000 81a5 	beq.w	404376 <_dtoa_r+0xd36>
  40402c:	f203 4333 	addw	r3, r3, #1075	; 0x433
  404030:	9f08      	ldr	r7, [sp, #32]
  404032:	9d05      	ldr	r5, [sp, #20]
  404034:	e4ff      	b.n	403a36 <_dtoa_r+0x3f6>
  404036:	f000 ff9b 	bl	404f70 <__multadd>
  40403a:	4657      	mov	r7, sl
  40403c:	4606      	mov	r6, r0
  40403e:	4681      	mov	r9, r0
  404040:	e631      	b.n	403ca6 <_dtoa_r+0x666>
  404042:	4601      	mov	r1, r0
  404044:	4620      	mov	r0, r4
  404046:	f8cd c008 	str.w	ip, [sp, #8]
  40404a:	f000 ff87 	bl	404f5c <_Bfree>
  40404e:	2201      	movs	r2, #1
  404050:	f8dd c008 	ldr.w	ip, [sp, #8]
  404054:	e654      	b.n	403d00 <_dtoa_r+0x6c0>
  404056:	4658      	mov	r0, fp
  404058:	4641      	mov	r1, r8
  40405a:	f001 f963 	bl	405324 <__mcmp>
  40405e:	2800      	cmp	r0, #0
  404060:	f6bf ad91 	bge.w	403b86 <_dtoa_r+0x546>
  404064:	9f04      	ldr	r7, [sp, #16]
  404066:	4659      	mov	r1, fp
  404068:	2300      	movs	r3, #0
  40406a:	4620      	mov	r0, r4
  40406c:	220a      	movs	r2, #10
  40406e:	3f01      	subs	r7, #1
  404070:	9704      	str	r7, [sp, #16]
  404072:	f000 ff7d 	bl	404f70 <__multadd>
  404076:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404078:	4683      	mov	fp, r0
  40407a:	2b00      	cmp	r3, #0
  40407c:	f47f adf0 	bne.w	403c60 <_dtoa_r+0x620>
  404080:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  404082:	2b00      	cmp	r3, #0
  404084:	f340 81f8 	ble.w	404478 <_dtoa_r+0xe38>
  404088:	9306      	str	r3, [sp, #24]
  40408a:	e583      	b.n	403b94 <_dtoa_r+0x554>
  40408c:	9807      	ldr	r0, [sp, #28]
  40408e:	f7ff bb0b 	b.w	4036a8 <_dtoa_r+0x68>
  404092:	9b02      	ldr	r3, [sp, #8]
  404094:	2b00      	cmp	r3, #0
  404096:	f47f ad49 	bne.w	403b2c <_dtoa_r+0x4ec>
  40409a:	e7ad      	b.n	403ff8 <_dtoa_r+0x9b8>
  40409c:	00406a38 	.word	0x00406a38
  4040a0:	00406b10 	.word	0x00406b10
  4040a4:	3ff00000 	.word	0x3ff00000
  4040a8:	401c0000 	.word	0x401c0000
  4040ac:	3fe00000 	.word	0x3fe00000
  4040b0:	40240000 	.word	0x40240000
  4040b4:	40140000 	.word	0x40140000
  4040b8:	9b20      	ldr	r3, [sp, #128]	; 0x80
  4040ba:	2b02      	cmp	r3, #2
  4040bc:	f77f ad67 	ble.w	403b8e <_dtoa_r+0x54e>
  4040c0:	9b06      	ldr	r3, [sp, #24]
  4040c2:	2b00      	cmp	r3, #0
  4040c4:	d182      	bne.n	403fcc <_dtoa_r+0x98c>
  4040c6:	4641      	mov	r1, r8
  4040c8:	2205      	movs	r2, #5
  4040ca:	4620      	mov	r0, r4
  4040cc:	f000 ff50 	bl	404f70 <__multadd>
  4040d0:	4680      	mov	r8, r0
  4040d2:	4641      	mov	r1, r8
  4040d4:	4658      	mov	r0, fp
  4040d6:	f001 f925 	bl	405324 <__mcmp>
  4040da:	2800      	cmp	r0, #0
  4040dc:	f77f af76 	ble.w	403fcc <_dtoa_r+0x98c>
  4040e0:	9a04      	ldr	r2, [sp, #16]
  4040e2:	9907      	ldr	r1, [sp, #28]
  4040e4:	2331      	movs	r3, #49	; 0x31
  4040e6:	3201      	adds	r2, #1
  4040e8:	9204      	str	r2, [sp, #16]
  4040ea:	700b      	strb	r3, [r1, #0]
  4040ec:	1c4d      	adds	r5, r1, #1
  4040ee:	e771      	b.n	403fd4 <_dtoa_r+0x994>
  4040f0:	9a04      	ldr	r2, [sp, #16]
  4040f2:	3201      	adds	r2, #1
  4040f4:	9204      	str	r2, [sp, #16]
  4040f6:	9a07      	ldr	r2, [sp, #28]
  4040f8:	2331      	movs	r3, #49	; 0x31
  4040fa:	7013      	strb	r3, [r2, #0]
  4040fc:	e58d      	b.n	403c1a <_dtoa_r+0x5da>
  4040fe:	f8dd b008 	ldr.w	fp, [sp, #8]
  404102:	9c05      	ldr	r4, [sp, #20]
  404104:	e46f      	b.n	4039e6 <_dtoa_r+0x3a6>
  404106:	4640      	mov	r0, r8
  404108:	f7fd fc3e 	bl	401988 <__aeabi_i2d>
  40410c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  404110:	f7fd fca0 	bl	401a54 <__aeabi_dmul>
  404114:	2200      	movs	r2, #0
  404116:	4bbc      	ldr	r3, [pc, #752]	; (404408 <_dtoa_r+0xdc8>)
  404118:	f7fd faea 	bl	4016f0 <__adddf3>
  40411c:	4606      	mov	r6, r0
  40411e:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
  404122:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  404126:	2200      	movs	r2, #0
  404128:	4bb8      	ldr	r3, [pc, #736]	; (40440c <_dtoa_r+0xdcc>)
  40412a:	f7fd fadf 	bl	4016ec <__aeabi_dsub>
  40412e:	4632      	mov	r2, r6
  404130:	463b      	mov	r3, r7
  404132:	e9cd 0102 	strd	r0, r1, [sp, #8]
  404136:	f001 fd95 	bl	405c64 <__aeabi_dcmpgt>
  40413a:	4680      	mov	r8, r0
  40413c:	2800      	cmp	r0, #0
  40413e:	f040 80b3 	bne.w	4042a8 <_dtoa_r+0xc68>
  404142:	4632      	mov	r2, r6
  404144:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
  404148:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40414c:	f001 fd6c 	bl	405c28 <__aeabi_dcmplt>
  404150:	b130      	cbz	r0, 404160 <_dtoa_r+0xb20>
  404152:	4646      	mov	r6, r8
  404154:	e73a      	b.n	403fcc <_dtoa_r+0x98c>
  404156:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
  40415a:	f8dd b008 	ldr.w	fp, [sp, #8]
  40415e:	4644      	mov	r4, r8
  404160:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
  404164:	e9cd 2302 	strd	r2, r3, [sp, #8]
  404168:	f7ff bb7a 	b.w	403860 <_dtoa_r+0x220>
  40416c:	4659      	mov	r1, fp
  40416e:	9a08      	ldr	r2, [sp, #32]
  404170:	4620      	mov	r0, r4
  404172:	f001 f831 	bl	4051d8 <__pow5mult>
  404176:	4683      	mov	fp, r0
  404178:	e492      	b.n	403aa0 <_dtoa_r+0x460>
  40417a:	9b08      	ldr	r3, [sp, #32]
  40417c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40417e:	9708      	str	r7, [sp, #32]
  404180:	1afb      	subs	r3, r7, r3
  404182:	441a      	add	r2, r3
  404184:	920a      	str	r2, [sp, #40]	; 0x28
  404186:	2700      	movs	r7, #0
  404188:	e44f      	b.n	403a2a <_dtoa_r+0x3ea>
  40418a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
  40418e:	f04f 0802 	mov.w	r8, #2
  404192:	e9cd 2302 	strd	r2, r3, [sp, #8]
  404196:	e62a      	b.n	403dee <_dtoa_r+0x7ae>
  404198:	2601      	movs	r6, #1
  40419a:	9621      	str	r6, [sp, #132]	; 0x84
  40419c:	960c      	str	r6, [sp, #48]	; 0x30
  40419e:	9606      	str	r6, [sp, #24]
  4041a0:	2100      	movs	r1, #0
  4041a2:	6461      	str	r1, [r4, #68]	; 0x44
  4041a4:	e5f8      	b.n	403d98 <_dtoa_r+0x758>
  4041a6:	461e      	mov	r6, r3
  4041a8:	e7fa      	b.n	4041a0 <_dtoa_r+0xb60>
  4041aa:	2a00      	cmp	r2, #0
  4041ac:	dd15      	ble.n	4041da <_dtoa_r+0xb9a>
  4041ae:	4659      	mov	r1, fp
  4041b0:	2201      	movs	r2, #1
  4041b2:	4620      	mov	r0, r4
  4041b4:	f8cd c008 	str.w	ip, [sp, #8]
  4041b8:	f001 f85e 	bl	405278 <__lshift>
  4041bc:	4641      	mov	r1, r8
  4041be:	4683      	mov	fp, r0
  4041c0:	f001 f8b0 	bl	405324 <__mcmp>
  4041c4:	2800      	cmp	r0, #0
  4041c6:	f8dd c008 	ldr.w	ip, [sp, #8]
  4041ca:	f340 814a 	ble.w	404462 <_dtoa_r+0xe22>
  4041ce:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
  4041d2:	f000 8106 	beq.w	4043e2 <_dtoa_r+0xda2>
  4041d6:	f10c 0c01 	add.w	ip, ip, #1
  4041da:	46b2      	mov	sl, r6
  4041dc:	f887 c000 	strb.w	ip, [r7]
  4041e0:	1c7d      	adds	r5, r7, #1
  4041e2:	464e      	mov	r6, r9
  4041e4:	e519      	b.n	403c1a <_dtoa_r+0x5da>
  4041e6:	d104      	bne.n	4041f2 <_dtoa_r+0xbb2>
  4041e8:	f01c 0f01 	tst.w	ip, #1
  4041ec:	d001      	beq.n	4041f2 <_dtoa_r+0xbb2>
  4041ee:	e504      	b.n	403bfa <_dtoa_r+0x5ba>
  4041f0:	4615      	mov	r5, r2
  4041f2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  4041f6:	2b30      	cmp	r3, #48	; 0x30
  4041f8:	f105 32ff 	add.w	r2, r5, #4294967295
  4041fc:	d0f8      	beq.n	4041f0 <_dtoa_r+0xbb0>
  4041fe:	e50c      	b.n	403c1a <_dtoa_r+0x5da>
  404200:	9b04      	ldr	r3, [sp, #16]
  404202:	425d      	negs	r5, r3
  404204:	2d00      	cmp	r5, #0
  404206:	f000 80bd 	beq.w	404384 <_dtoa_r+0xd44>
  40420a:	4b81      	ldr	r3, [pc, #516]	; (404410 <_dtoa_r+0xdd0>)
  40420c:	f005 020f 	and.w	r2, r5, #15
  404210:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  404214:	e9d3 2300 	ldrd	r2, r3, [r3]
  404218:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
  40421c:	f7fd fc1a 	bl	401a54 <__aeabi_dmul>
  404220:	112d      	asrs	r5, r5, #4
  404222:	e9cd 0102 	strd	r0, r1, [sp, #8]
  404226:	f000 812c 	beq.w	404482 <_dtoa_r+0xe42>
  40422a:	4e7a      	ldr	r6, [pc, #488]	; (404414 <_dtoa_r+0xdd4>)
  40422c:	f04f 0802 	mov.w	r8, #2
  404230:	07eb      	lsls	r3, r5, #31
  404232:	d505      	bpl.n	404240 <_dtoa_r+0xc00>
  404234:	e9d6 2300 	ldrd	r2, r3, [r6]
  404238:	f108 0801 	add.w	r8, r8, #1
  40423c:	f7fd fc0a 	bl	401a54 <__aeabi_dmul>
  404240:	106d      	asrs	r5, r5, #1
  404242:	f106 0608 	add.w	r6, r6, #8
  404246:	d1f3      	bne.n	404230 <_dtoa_r+0xbf0>
  404248:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40424c:	e5ea      	b.n	403e24 <_dtoa_r+0x7e4>
  40424e:	9a04      	ldr	r2, [sp, #16]
  404250:	3201      	adds	r2, #1
  404252:	9204      	str	r2, [sp, #16]
  404254:	9a07      	ldr	r2, [sp, #28]
  404256:	2330      	movs	r3, #48	; 0x30
  404258:	7013      	strb	r3, [r2, #0]
  40425a:	2331      	movs	r3, #49	; 0x31
  40425c:	7013      	strb	r3, [r2, #0]
  40425e:	f7ff bbc2 	b.w	4039e6 <_dtoa_r+0x3a6>
  404262:	6871      	ldr	r1, [r6, #4]
  404264:	4620      	mov	r0, r4
  404266:	f000 fe53 	bl	404f10 <_Balloc>
  40426a:	6933      	ldr	r3, [r6, #16]
  40426c:	1c9a      	adds	r2, r3, #2
  40426e:	4605      	mov	r5, r0
  404270:	0092      	lsls	r2, r2, #2
  404272:	f106 010c 	add.w	r1, r6, #12
  404276:	300c      	adds	r0, #12
  404278:	f000 fd48 	bl	404d0c <memcpy>
  40427c:	4620      	mov	r0, r4
  40427e:	4629      	mov	r1, r5
  404280:	2201      	movs	r2, #1
  404282:	f000 fff9 	bl	405278 <__lshift>
  404286:	4681      	mov	r9, r0
  404288:	e503      	b.n	403c92 <_dtoa_r+0x652>
  40428a:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
  40428e:	f000 80a8 	beq.w	4043e2 <_dtoa_r+0xda2>
  404292:	f10c 0c01 	add.w	ip, ip, #1
  404296:	46b2      	mov	sl, r6
  404298:	f887 c000 	strb.w	ip, [r7]
  40429c:	1c7d      	adds	r5, r7, #1
  40429e:	464e      	mov	r6, r9
  4042a0:	e4bb      	b.n	403c1a <_dtoa_r+0x5da>
  4042a2:	46b2      	mov	sl, r6
  4042a4:	464e      	mov	r6, r9
  4042a6:	e498      	b.n	403bda <_dtoa_r+0x59a>
  4042a8:	f04f 0800 	mov.w	r8, #0
  4042ac:	4646      	mov	r6, r8
  4042ae:	e717      	b.n	4040e0 <_dtoa_r+0xaa0>
  4042b0:	4957      	ldr	r1, [pc, #348]	; (404410 <_dtoa_r+0xdd0>)
  4042b2:	f109 33ff 	add.w	r3, r9, #4294967295
  4042b6:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  4042ba:	4632      	mov	r2, r6
  4042bc:	9313      	str	r3, [sp, #76]	; 0x4c
  4042be:	e9d1 0100 	ldrd	r0, r1, [r1]
  4042c2:	463b      	mov	r3, r7
  4042c4:	f7fd fbc6 	bl	401a54 <__aeabi_dmul>
  4042c8:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
  4042cc:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
  4042d0:	4639      	mov	r1, r7
  4042d2:	4630      	mov	r0, r6
  4042d4:	f7fd fdd0 	bl	401e78 <__aeabi_d2iz>
  4042d8:	4605      	mov	r5, r0
  4042da:	f7fd fb55 	bl	401988 <__aeabi_i2d>
  4042de:	4602      	mov	r2, r0
  4042e0:	460b      	mov	r3, r1
  4042e2:	4630      	mov	r0, r6
  4042e4:	4639      	mov	r1, r7
  4042e6:	f7fd fa01 	bl	4016ec <__aeabi_dsub>
  4042ea:	9a07      	ldr	r2, [sp, #28]
  4042ec:	3530      	adds	r5, #48	; 0x30
  4042ee:	f1b9 0f01 	cmp.w	r9, #1
  4042f2:	7015      	strb	r5, [r2, #0]
  4042f4:	4606      	mov	r6, r0
  4042f6:	460f      	mov	r7, r1
  4042f8:	f102 0501 	add.w	r5, r2, #1
  4042fc:	d023      	beq.n	404346 <_dtoa_r+0xd06>
  4042fe:	9b07      	ldr	r3, [sp, #28]
  404300:	f8cd a008 	str.w	sl, [sp, #8]
  404304:	444b      	add	r3, r9
  404306:	465e      	mov	r6, fp
  404308:	469a      	mov	sl, r3
  40430a:	46ab      	mov	fp, r5
  40430c:	2200      	movs	r2, #0
  40430e:	4b42      	ldr	r3, [pc, #264]	; (404418 <_dtoa_r+0xdd8>)
  404310:	f7fd fba0 	bl	401a54 <__aeabi_dmul>
  404314:	4689      	mov	r9, r1
  404316:	4680      	mov	r8, r0
  404318:	f7fd fdae 	bl	401e78 <__aeabi_d2iz>
  40431c:	4607      	mov	r7, r0
  40431e:	f7fd fb33 	bl	401988 <__aeabi_i2d>
  404322:	3730      	adds	r7, #48	; 0x30
  404324:	4602      	mov	r2, r0
  404326:	460b      	mov	r3, r1
  404328:	4640      	mov	r0, r8
  40432a:	4649      	mov	r1, r9
  40432c:	f7fd f9de 	bl	4016ec <__aeabi_dsub>
  404330:	f80b 7b01 	strb.w	r7, [fp], #1
  404334:	45d3      	cmp	fp, sl
  404336:	d1e9      	bne.n	40430c <_dtoa_r+0xccc>
  404338:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40433a:	f8dd a008 	ldr.w	sl, [sp, #8]
  40433e:	46b3      	mov	fp, r6
  404340:	460f      	mov	r7, r1
  404342:	4606      	mov	r6, r0
  404344:	441d      	add	r5, r3
  404346:	2200      	movs	r2, #0
  404348:	4b34      	ldr	r3, [pc, #208]	; (40441c <_dtoa_r+0xddc>)
  40434a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  40434e:	f7fd f9cf 	bl	4016f0 <__adddf3>
  404352:	4632      	mov	r2, r6
  404354:	463b      	mov	r3, r7
  404356:	f001 fc67 	bl	405c28 <__aeabi_dcmplt>
  40435a:	2800      	cmp	r0, #0
  40435c:	d047      	beq.n	4043ee <_dtoa_r+0xdae>
  40435e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404360:	9304      	str	r3, [sp, #16]
  404362:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  404366:	f7ff bb2c 	b.w	4039c2 <_dtoa_r+0x382>
  40436a:	9b05      	ldr	r3, [sp, #20]
  40436c:	9a06      	ldr	r2, [sp, #24]
  40436e:	1a9d      	subs	r5, r3, r2
  404370:	2300      	movs	r3, #0
  404372:	f7ff bb60 	b.w	403a36 <_dtoa_r+0x3f6>
  404376:	9b14      	ldr	r3, [sp, #80]	; 0x50
  404378:	9f08      	ldr	r7, [sp, #32]
  40437a:	9d05      	ldr	r5, [sp, #20]
  40437c:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  404380:	f7ff bb59 	b.w	403a36 <_dtoa_r+0x3f6>
  404384:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
  404388:	f04f 0802 	mov.w	r8, #2
  40438c:	e9cd 2302 	strd	r2, r3, [sp, #8]
  404390:	e548      	b.n	403e24 <_dtoa_r+0x7e4>
  404392:	9b06      	ldr	r3, [sp, #24]
  404394:	2b00      	cmp	r3, #0
  404396:	f43f aeb6 	beq.w	404106 <_dtoa_r+0xac6>
  40439a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  40439c:	2d00      	cmp	r5, #0
  40439e:	f77f aedf 	ble.w	404160 <_dtoa_r+0xb20>
  4043a2:	2200      	movs	r2, #0
  4043a4:	4b1c      	ldr	r3, [pc, #112]	; (404418 <_dtoa_r+0xdd8>)
  4043a6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  4043aa:	f7fd fb53 	bl	401a54 <__aeabi_dmul>
  4043ae:	4606      	mov	r6, r0
  4043b0:	460f      	mov	r7, r1
  4043b2:	f108 0001 	add.w	r0, r8, #1
  4043b6:	e9cd 6702 	strd	r6, r7, [sp, #8]
  4043ba:	f7fd fae5 	bl	401988 <__aeabi_i2d>
  4043be:	4602      	mov	r2, r0
  4043c0:	460b      	mov	r3, r1
  4043c2:	4630      	mov	r0, r6
  4043c4:	4639      	mov	r1, r7
  4043c6:	f7fd fb45 	bl	401a54 <__aeabi_dmul>
  4043ca:	4b0f      	ldr	r3, [pc, #60]	; (404408 <_dtoa_r+0xdc8>)
  4043cc:	2200      	movs	r2, #0
  4043ce:	f7fd f98f 	bl	4016f0 <__adddf3>
  4043d2:	9b04      	ldr	r3, [sp, #16]
  4043d4:	3b01      	subs	r3, #1
  4043d6:	4606      	mov	r6, r0
  4043d8:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
  4043dc:	9312      	str	r3, [sp, #72]	; 0x48
  4043de:	46a9      	mov	r9, r5
  4043e0:	e541      	b.n	403e66 <_dtoa_r+0x826>
  4043e2:	2239      	movs	r2, #57	; 0x39
  4043e4:	46b2      	mov	sl, r6
  4043e6:	703a      	strb	r2, [r7, #0]
  4043e8:	464e      	mov	r6, r9
  4043ea:	1c7d      	adds	r5, r7, #1
  4043ec:	e407      	b.n	403bfe <_dtoa_r+0x5be>
  4043ee:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  4043f2:	2000      	movs	r0, #0
  4043f4:	4909      	ldr	r1, [pc, #36]	; (40441c <_dtoa_r+0xddc>)
  4043f6:	f7fd f979 	bl	4016ec <__aeabi_dsub>
  4043fa:	4632      	mov	r2, r6
  4043fc:	463b      	mov	r3, r7
  4043fe:	f001 fc31 	bl	405c64 <__aeabi_dcmpgt>
  404402:	b970      	cbnz	r0, 404422 <_dtoa_r+0xde2>
  404404:	e6ac      	b.n	404160 <_dtoa_r+0xb20>
  404406:	bf00      	nop
  404408:	401c0000 	.word	0x401c0000
  40440c:	40140000 	.word	0x40140000
  404410:	00406a38 	.word	0x00406a38
  404414:	00406b10 	.word	0x00406b10
  404418:	40240000 	.word	0x40240000
  40441c:	3fe00000 	.word	0x3fe00000
  404420:	4615      	mov	r5, r2
  404422:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  404426:	2b30      	cmp	r3, #48	; 0x30
  404428:	f105 32ff 	add.w	r2, r5, #4294967295
  40442c:	d0f8      	beq.n	404420 <_dtoa_r+0xde0>
  40442e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404430:	9304      	str	r3, [sp, #16]
  404432:	f7ff bad8 	b.w	4039e6 <_dtoa_r+0x3a6>
  404436:	4643      	mov	r3, r8
  404438:	f8dd b008 	ldr.w	fp, [sp, #8]
  40443c:	46a0      	mov	r8, r4
  40443e:	461c      	mov	r4, r3
  404440:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404442:	9304      	str	r3, [sp, #16]
  404444:	f7ff babd 	b.w	4039c2 <_dtoa_r+0x382>
  404448:	46b9      	mov	r9, r7
  40444a:	f7ff bb71 	b.w	403b30 <_dtoa_r+0x4f0>
  40444e:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
  404452:	d0c6      	beq.n	4043e2 <_dtoa_r+0xda2>
  404454:	f1ba 0f00 	cmp.w	sl, #0
  404458:	f77f aebf 	ble.w	4041da <_dtoa_r+0xb9a>
  40445c:	f105 0c31 	add.w	ip, r5, #49	; 0x31
  404460:	e6bb      	b.n	4041da <_dtoa_r+0xb9a>
  404462:	f47f aeba 	bne.w	4041da <_dtoa_r+0xb9a>
  404466:	f01c 0f01 	tst.w	ip, #1
  40446a:	f43f aeb6 	beq.w	4041da <_dtoa_r+0xb9a>
  40446e:	e6ae      	b.n	4041ce <_dtoa_r+0xb8e>
  404470:	f04f 0800 	mov.w	r8, #0
  404474:	4646      	mov	r6, r8
  404476:	e5a9      	b.n	403fcc <_dtoa_r+0x98c>
  404478:	9b20      	ldr	r3, [sp, #128]	; 0x80
  40447a:	2b02      	cmp	r3, #2
  40447c:	dc04      	bgt.n	404488 <_dtoa_r+0xe48>
  40447e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  404480:	e602      	b.n	404088 <_dtoa_r+0xa48>
  404482:	f04f 0802 	mov.w	r8, #2
  404486:	e4cd      	b.n	403e24 <_dtoa_r+0x7e4>
  404488:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40448a:	9306      	str	r3, [sp, #24]
  40448c:	e618      	b.n	4040c0 <_dtoa_r+0xa80>
  40448e:	9b20      	ldr	r3, [sp, #128]	; 0x80
  404490:	2b02      	cmp	r3, #2
  404492:	dcf9      	bgt.n	404488 <_dtoa_r+0xe48>
  404494:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  404496:	f7ff bbee 	b.w	403c76 <_dtoa_r+0x636>
  40449a:	2500      	movs	r5, #0
  40449c:	6465      	str	r5, [r4, #68]	; 0x44
  40449e:	4629      	mov	r1, r5
  4044a0:	4620      	mov	r0, r4
  4044a2:	f000 fd35 	bl	404f10 <_Balloc>
  4044a6:	f04f 33ff 	mov.w	r3, #4294967295
  4044aa:	9306      	str	r3, [sp, #24]
  4044ac:	930c      	str	r3, [sp, #48]	; 0x30
  4044ae:	2301      	movs	r3, #1
  4044b0:	9007      	str	r0, [sp, #28]
  4044b2:	9521      	str	r5, [sp, #132]	; 0x84
  4044b4:	6420      	str	r0, [r4, #64]	; 0x40
  4044b6:	9309      	str	r3, [sp, #36]	; 0x24
  4044b8:	f7ff b9d2 	b.w	403860 <_dtoa_r+0x220>
  4044bc:	f43f ab4d 	beq.w	403b5a <_dtoa_r+0x51a>
  4044c0:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  4044c4:	f7ff bb44 	b.w	403b50 <_dtoa_r+0x510>
  4044c8:	2301      	movs	r3, #1
  4044ca:	9309      	str	r3, [sp, #36]	; 0x24
  4044cc:	e559      	b.n	403f82 <_dtoa_r+0x942>
  4044ce:	2501      	movs	r5, #1
  4044d0:	f7ff b990 	b.w	4037f4 <_dtoa_r+0x1b4>

004044d4 <__libc_fini_array>:
  4044d4:	b538      	push	{r3, r4, r5, lr}
  4044d6:	4b08      	ldr	r3, [pc, #32]	; (4044f8 <__libc_fini_array+0x24>)
  4044d8:	4d08      	ldr	r5, [pc, #32]	; (4044fc <__libc_fini_array+0x28>)
  4044da:	1aed      	subs	r5, r5, r3
  4044dc:	10ac      	asrs	r4, r5, #2
  4044de:	bf18      	it	ne
  4044e0:	18ed      	addne	r5, r5, r3
  4044e2:	d005      	beq.n	4044f0 <__libc_fini_array+0x1c>
  4044e4:	3c01      	subs	r4, #1
  4044e6:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  4044ea:	4798      	blx	r3
  4044ec:	2c00      	cmp	r4, #0
  4044ee:	d1f9      	bne.n	4044e4 <__libc_fini_array+0x10>
  4044f0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  4044f4:	f002 bb2a 	b.w	406b4c <_fini>
  4044f8:	00406b58 	.word	0x00406b58
  4044fc:	00406b5c 	.word	0x00406b5c

00404500 <_malloc_trim_r>:
  404500:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  404502:	4f23      	ldr	r7, [pc, #140]	; (404590 <_malloc_trim_r+0x90>)
  404504:	460c      	mov	r4, r1
  404506:	4606      	mov	r6, r0
  404508:	f000 fcfe 	bl	404f08 <__malloc_lock>
  40450c:	68bb      	ldr	r3, [r7, #8]
  40450e:	685d      	ldr	r5, [r3, #4]
  404510:	f025 0503 	bic.w	r5, r5, #3
  404514:	1b29      	subs	r1, r5, r4
  404516:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
  40451a:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  40451e:	f021 010f 	bic.w	r1, r1, #15
  404522:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  404526:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  40452a:	db07      	blt.n	40453c <_malloc_trim_r+0x3c>
  40452c:	4630      	mov	r0, r6
  40452e:	2100      	movs	r1, #0
  404530:	f001 fa04 	bl	40593c <_sbrk_r>
  404534:	68bb      	ldr	r3, [r7, #8]
  404536:	442b      	add	r3, r5
  404538:	4298      	cmp	r0, r3
  40453a:	d004      	beq.n	404546 <_malloc_trim_r+0x46>
  40453c:	4630      	mov	r0, r6
  40453e:	f000 fce5 	bl	404f0c <__malloc_unlock>
  404542:	2000      	movs	r0, #0
  404544:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404546:	4630      	mov	r0, r6
  404548:	4261      	negs	r1, r4
  40454a:	f001 f9f7 	bl	40593c <_sbrk_r>
  40454e:	3001      	adds	r0, #1
  404550:	d00d      	beq.n	40456e <_malloc_trim_r+0x6e>
  404552:	4b10      	ldr	r3, [pc, #64]	; (404594 <_malloc_trim_r+0x94>)
  404554:	68ba      	ldr	r2, [r7, #8]
  404556:	6819      	ldr	r1, [r3, #0]
  404558:	1b2d      	subs	r5, r5, r4
  40455a:	f045 0501 	orr.w	r5, r5, #1
  40455e:	4630      	mov	r0, r6
  404560:	1b09      	subs	r1, r1, r4
  404562:	6055      	str	r5, [r2, #4]
  404564:	6019      	str	r1, [r3, #0]
  404566:	f000 fcd1 	bl	404f0c <__malloc_unlock>
  40456a:	2001      	movs	r0, #1
  40456c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40456e:	4630      	mov	r0, r6
  404570:	2100      	movs	r1, #0
  404572:	f001 f9e3 	bl	40593c <_sbrk_r>
  404576:	68ba      	ldr	r2, [r7, #8]
  404578:	1a83      	subs	r3, r0, r2
  40457a:	2b0f      	cmp	r3, #15
  40457c:	ddde      	ble.n	40453c <_malloc_trim_r+0x3c>
  40457e:	4c06      	ldr	r4, [pc, #24]	; (404598 <_malloc_trim_r+0x98>)
  404580:	4904      	ldr	r1, [pc, #16]	; (404594 <_malloc_trim_r+0x94>)
  404582:	6824      	ldr	r4, [r4, #0]
  404584:	f043 0301 	orr.w	r3, r3, #1
  404588:	1b00      	subs	r0, r0, r4
  40458a:	6053      	str	r3, [r2, #4]
  40458c:	6008      	str	r0, [r1, #0]
  40458e:	e7d5      	b.n	40453c <_malloc_trim_r+0x3c>
  404590:	20000474 	.word	0x20000474
  404594:	20000cf0 	.word	0x20000cf0
  404598:	20000880 	.word	0x20000880

0040459c <_free_r>:
  40459c:	2900      	cmp	r1, #0
  40459e:	d04e      	beq.n	40463e <_free_r+0xa2>
  4045a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4045a4:	460c      	mov	r4, r1
  4045a6:	4680      	mov	r8, r0
  4045a8:	f000 fcae 	bl	404f08 <__malloc_lock>
  4045ac:	f854 7c04 	ldr.w	r7, [r4, #-4]
  4045b0:	4962      	ldr	r1, [pc, #392]	; (40473c <_free_r+0x1a0>)
  4045b2:	f027 0201 	bic.w	r2, r7, #1
  4045b6:	f1a4 0508 	sub.w	r5, r4, #8
  4045ba:	18ab      	adds	r3, r5, r2
  4045bc:	688e      	ldr	r6, [r1, #8]
  4045be:	6858      	ldr	r0, [r3, #4]
  4045c0:	429e      	cmp	r6, r3
  4045c2:	f020 0003 	bic.w	r0, r0, #3
  4045c6:	d05a      	beq.n	40467e <_free_r+0xe2>
  4045c8:	07fe      	lsls	r6, r7, #31
  4045ca:	6058      	str	r0, [r3, #4]
  4045cc:	d40b      	bmi.n	4045e6 <_free_r+0x4a>
  4045ce:	f854 7c08 	ldr.w	r7, [r4, #-8]
  4045d2:	1bed      	subs	r5, r5, r7
  4045d4:	f101 0e08 	add.w	lr, r1, #8
  4045d8:	68ac      	ldr	r4, [r5, #8]
  4045da:	4574      	cmp	r4, lr
  4045dc:	443a      	add	r2, r7
  4045de:	d067      	beq.n	4046b0 <_free_r+0x114>
  4045e0:	68ef      	ldr	r7, [r5, #12]
  4045e2:	60e7      	str	r7, [r4, #12]
  4045e4:	60bc      	str	r4, [r7, #8]
  4045e6:	181c      	adds	r4, r3, r0
  4045e8:	6864      	ldr	r4, [r4, #4]
  4045ea:	07e4      	lsls	r4, r4, #31
  4045ec:	d40c      	bmi.n	404608 <_free_r+0x6c>
  4045ee:	4f54      	ldr	r7, [pc, #336]	; (404740 <_free_r+0x1a4>)
  4045f0:	689c      	ldr	r4, [r3, #8]
  4045f2:	42bc      	cmp	r4, r7
  4045f4:	4402      	add	r2, r0
  4045f6:	d07c      	beq.n	4046f2 <_free_r+0x156>
  4045f8:	68d8      	ldr	r0, [r3, #12]
  4045fa:	60e0      	str	r0, [r4, #12]
  4045fc:	f042 0301 	orr.w	r3, r2, #1
  404600:	6084      	str	r4, [r0, #8]
  404602:	606b      	str	r3, [r5, #4]
  404604:	50aa      	str	r2, [r5, r2]
  404606:	e003      	b.n	404610 <_free_r+0x74>
  404608:	f042 0301 	orr.w	r3, r2, #1
  40460c:	606b      	str	r3, [r5, #4]
  40460e:	50aa      	str	r2, [r5, r2]
  404610:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  404614:	d214      	bcs.n	404640 <_free_r+0xa4>
  404616:	08d2      	lsrs	r2, r2, #3
  404618:	eb01 03c2 	add.w	r3, r1, r2, lsl #3
  40461c:	6848      	ldr	r0, [r1, #4]
  40461e:	689f      	ldr	r7, [r3, #8]
  404620:	60af      	str	r7, [r5, #8]
  404622:	1092      	asrs	r2, r2, #2
  404624:	2401      	movs	r4, #1
  404626:	fa04 f202 	lsl.w	r2, r4, r2
  40462a:	4310      	orrs	r0, r2
  40462c:	60eb      	str	r3, [r5, #12]
  40462e:	6048      	str	r0, [r1, #4]
  404630:	609d      	str	r5, [r3, #8]
  404632:	60fd      	str	r5, [r7, #12]
  404634:	4640      	mov	r0, r8
  404636:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40463a:	f000 bc67 	b.w	404f0c <__malloc_unlock>
  40463e:	4770      	bx	lr
  404640:	0a53      	lsrs	r3, r2, #9
  404642:	2b04      	cmp	r3, #4
  404644:	d847      	bhi.n	4046d6 <_free_r+0x13a>
  404646:	0993      	lsrs	r3, r2, #6
  404648:	f103 0438 	add.w	r4, r3, #56	; 0x38
  40464c:	0060      	lsls	r0, r4, #1
  40464e:	eb01 0080 	add.w	r0, r1, r0, lsl #2
  404652:	493a      	ldr	r1, [pc, #232]	; (40473c <_free_r+0x1a0>)
  404654:	6883      	ldr	r3, [r0, #8]
  404656:	4283      	cmp	r3, r0
  404658:	d043      	beq.n	4046e2 <_free_r+0x146>
  40465a:	6859      	ldr	r1, [r3, #4]
  40465c:	f021 0103 	bic.w	r1, r1, #3
  404660:	4291      	cmp	r1, r2
  404662:	d902      	bls.n	40466a <_free_r+0xce>
  404664:	689b      	ldr	r3, [r3, #8]
  404666:	4298      	cmp	r0, r3
  404668:	d1f7      	bne.n	40465a <_free_r+0xbe>
  40466a:	68da      	ldr	r2, [r3, #12]
  40466c:	60ea      	str	r2, [r5, #12]
  40466e:	60ab      	str	r3, [r5, #8]
  404670:	4640      	mov	r0, r8
  404672:	6095      	str	r5, [r2, #8]
  404674:	60dd      	str	r5, [r3, #12]
  404676:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40467a:	f000 bc47 	b.w	404f0c <__malloc_unlock>
  40467e:	07ff      	lsls	r7, r7, #31
  404680:	4402      	add	r2, r0
  404682:	d407      	bmi.n	404694 <_free_r+0xf8>
  404684:	f854 3c08 	ldr.w	r3, [r4, #-8]
  404688:	1aed      	subs	r5, r5, r3
  40468a:	441a      	add	r2, r3
  40468c:	68a8      	ldr	r0, [r5, #8]
  40468e:	68eb      	ldr	r3, [r5, #12]
  404690:	60c3      	str	r3, [r0, #12]
  404692:	6098      	str	r0, [r3, #8]
  404694:	4b2b      	ldr	r3, [pc, #172]	; (404744 <_free_r+0x1a8>)
  404696:	681b      	ldr	r3, [r3, #0]
  404698:	f042 0001 	orr.w	r0, r2, #1
  40469c:	429a      	cmp	r2, r3
  40469e:	6068      	str	r0, [r5, #4]
  4046a0:	608d      	str	r5, [r1, #8]
  4046a2:	d3c7      	bcc.n	404634 <_free_r+0x98>
  4046a4:	4b28      	ldr	r3, [pc, #160]	; (404748 <_free_r+0x1ac>)
  4046a6:	4640      	mov	r0, r8
  4046a8:	6819      	ldr	r1, [r3, #0]
  4046aa:	f7ff ff29 	bl	404500 <_malloc_trim_r>
  4046ae:	e7c1      	b.n	404634 <_free_r+0x98>
  4046b0:	1819      	adds	r1, r3, r0
  4046b2:	6849      	ldr	r1, [r1, #4]
  4046b4:	07c9      	lsls	r1, r1, #31
  4046b6:	d409      	bmi.n	4046cc <_free_r+0x130>
  4046b8:	68d9      	ldr	r1, [r3, #12]
  4046ba:	689b      	ldr	r3, [r3, #8]
  4046bc:	4402      	add	r2, r0
  4046be:	f042 0001 	orr.w	r0, r2, #1
  4046c2:	60d9      	str	r1, [r3, #12]
  4046c4:	608b      	str	r3, [r1, #8]
  4046c6:	6068      	str	r0, [r5, #4]
  4046c8:	50aa      	str	r2, [r5, r2]
  4046ca:	e7b3      	b.n	404634 <_free_r+0x98>
  4046cc:	f042 0301 	orr.w	r3, r2, #1
  4046d0:	606b      	str	r3, [r5, #4]
  4046d2:	50aa      	str	r2, [r5, r2]
  4046d4:	e7ae      	b.n	404634 <_free_r+0x98>
  4046d6:	2b14      	cmp	r3, #20
  4046d8:	d814      	bhi.n	404704 <_free_r+0x168>
  4046da:	f103 045b 	add.w	r4, r3, #91	; 0x5b
  4046de:	0060      	lsls	r0, r4, #1
  4046e0:	e7b5      	b.n	40464e <_free_r+0xb2>
  4046e2:	684a      	ldr	r2, [r1, #4]
  4046e4:	10a4      	asrs	r4, r4, #2
  4046e6:	2001      	movs	r0, #1
  4046e8:	40a0      	lsls	r0, r4
  4046ea:	4302      	orrs	r2, r0
  4046ec:	604a      	str	r2, [r1, #4]
  4046ee:	461a      	mov	r2, r3
  4046f0:	e7bc      	b.n	40466c <_free_r+0xd0>
  4046f2:	f042 0301 	orr.w	r3, r2, #1
  4046f6:	614d      	str	r5, [r1, #20]
  4046f8:	610d      	str	r5, [r1, #16]
  4046fa:	60ec      	str	r4, [r5, #12]
  4046fc:	60ac      	str	r4, [r5, #8]
  4046fe:	606b      	str	r3, [r5, #4]
  404700:	50aa      	str	r2, [r5, r2]
  404702:	e797      	b.n	404634 <_free_r+0x98>
  404704:	2b54      	cmp	r3, #84	; 0x54
  404706:	d804      	bhi.n	404712 <_free_r+0x176>
  404708:	0b13      	lsrs	r3, r2, #12
  40470a:	f103 046e 	add.w	r4, r3, #110	; 0x6e
  40470e:	0060      	lsls	r0, r4, #1
  404710:	e79d      	b.n	40464e <_free_r+0xb2>
  404712:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  404716:	d804      	bhi.n	404722 <_free_r+0x186>
  404718:	0bd3      	lsrs	r3, r2, #15
  40471a:	f103 0477 	add.w	r4, r3, #119	; 0x77
  40471e:	0060      	lsls	r0, r4, #1
  404720:	e795      	b.n	40464e <_free_r+0xb2>
  404722:	f240 5054 	movw	r0, #1364	; 0x554
  404726:	4283      	cmp	r3, r0
  404728:	d804      	bhi.n	404734 <_free_r+0x198>
  40472a:	0c93      	lsrs	r3, r2, #18
  40472c:	f103 047c 	add.w	r4, r3, #124	; 0x7c
  404730:	0060      	lsls	r0, r4, #1
  404732:	e78c      	b.n	40464e <_free_r+0xb2>
  404734:	20fc      	movs	r0, #252	; 0xfc
  404736:	247e      	movs	r4, #126	; 0x7e
  404738:	e789      	b.n	40464e <_free_r+0xb2>
  40473a:	bf00      	nop
  40473c:	20000474 	.word	0x20000474
  404740:	2000047c 	.word	0x2000047c
  404744:	2000087c 	.word	0x2000087c
  404748:	20000cec 	.word	0x20000cec

0040474c <_localeconv_r>:
  40474c:	4800      	ldr	r0, [pc, #0]	; (404750 <_localeconv_r+0x4>)
  40474e:	4770      	bx	lr
  404750:	2000043c 	.word	0x2000043c

00404754 <_malloc_r>:
  404754:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404758:	f101 050b 	add.w	r5, r1, #11
  40475c:	2d16      	cmp	r5, #22
  40475e:	b083      	sub	sp, #12
  404760:	4606      	mov	r6, r0
  404762:	d927      	bls.n	4047b4 <_malloc_r+0x60>
  404764:	f035 0507 	bics.w	r5, r5, #7
  404768:	f100 80b6 	bmi.w	4048d8 <_malloc_r+0x184>
  40476c:	42a9      	cmp	r1, r5
  40476e:	f200 80b3 	bhi.w	4048d8 <_malloc_r+0x184>
  404772:	f000 fbc9 	bl	404f08 <__malloc_lock>
  404776:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
  40477a:	d222      	bcs.n	4047c2 <_malloc_r+0x6e>
  40477c:	4fc2      	ldr	r7, [pc, #776]	; (404a88 <_malloc_r+0x334>)
  40477e:	08e8      	lsrs	r0, r5, #3
  404780:	eb07 03c0 	add.w	r3, r7, r0, lsl #3
  404784:	68dc      	ldr	r4, [r3, #12]
  404786:	429c      	cmp	r4, r3
  404788:	f000 81c8 	beq.w	404b1c <_malloc_r+0x3c8>
  40478c:	6863      	ldr	r3, [r4, #4]
  40478e:	68e1      	ldr	r1, [r4, #12]
  404790:	68a5      	ldr	r5, [r4, #8]
  404792:	f023 0303 	bic.w	r3, r3, #3
  404796:	4423      	add	r3, r4
  404798:	4630      	mov	r0, r6
  40479a:	685a      	ldr	r2, [r3, #4]
  40479c:	60e9      	str	r1, [r5, #12]
  40479e:	f042 0201 	orr.w	r2, r2, #1
  4047a2:	608d      	str	r5, [r1, #8]
  4047a4:	605a      	str	r2, [r3, #4]
  4047a6:	f000 fbb1 	bl	404f0c <__malloc_unlock>
  4047aa:	3408      	adds	r4, #8
  4047ac:	4620      	mov	r0, r4
  4047ae:	b003      	add	sp, #12
  4047b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4047b4:	2910      	cmp	r1, #16
  4047b6:	f200 808f 	bhi.w	4048d8 <_malloc_r+0x184>
  4047ba:	f000 fba5 	bl	404f08 <__malloc_lock>
  4047be:	2510      	movs	r5, #16
  4047c0:	e7dc      	b.n	40477c <_malloc_r+0x28>
  4047c2:	0a68      	lsrs	r0, r5, #9
  4047c4:	f000 808f 	beq.w	4048e6 <_malloc_r+0x192>
  4047c8:	2804      	cmp	r0, #4
  4047ca:	f200 8154 	bhi.w	404a76 <_malloc_r+0x322>
  4047ce:	09a8      	lsrs	r0, r5, #6
  4047d0:	3038      	adds	r0, #56	; 0x38
  4047d2:	0041      	lsls	r1, r0, #1
  4047d4:	4fac      	ldr	r7, [pc, #688]	; (404a88 <_malloc_r+0x334>)
  4047d6:	eb07 0181 	add.w	r1, r7, r1, lsl #2
  4047da:	68cc      	ldr	r4, [r1, #12]
  4047dc:	42a1      	cmp	r1, r4
  4047de:	d106      	bne.n	4047ee <_malloc_r+0x9a>
  4047e0:	e00c      	b.n	4047fc <_malloc_r+0xa8>
  4047e2:	2a00      	cmp	r2, #0
  4047e4:	f280 8082 	bge.w	4048ec <_malloc_r+0x198>
  4047e8:	68e4      	ldr	r4, [r4, #12]
  4047ea:	42a1      	cmp	r1, r4
  4047ec:	d006      	beq.n	4047fc <_malloc_r+0xa8>
  4047ee:	6863      	ldr	r3, [r4, #4]
  4047f0:	f023 0303 	bic.w	r3, r3, #3
  4047f4:	1b5a      	subs	r2, r3, r5
  4047f6:	2a0f      	cmp	r2, #15
  4047f8:	ddf3      	ble.n	4047e2 <_malloc_r+0x8e>
  4047fa:	3801      	subs	r0, #1
  4047fc:	3001      	adds	r0, #1
  4047fe:	49a2      	ldr	r1, [pc, #648]	; (404a88 <_malloc_r+0x334>)
  404800:	693c      	ldr	r4, [r7, #16]
  404802:	f101 0e08 	add.w	lr, r1, #8
  404806:	4574      	cmp	r4, lr
  404808:	f000 817d 	beq.w	404b06 <_malloc_r+0x3b2>
  40480c:	6863      	ldr	r3, [r4, #4]
  40480e:	f023 0303 	bic.w	r3, r3, #3
  404812:	1b5a      	subs	r2, r3, r5
  404814:	2a0f      	cmp	r2, #15
  404816:	f300 8163 	bgt.w	404ae0 <_malloc_r+0x38c>
  40481a:	2a00      	cmp	r2, #0
  40481c:	f8c1 e014 	str.w	lr, [r1, #20]
  404820:	f8c1 e010 	str.w	lr, [r1, #16]
  404824:	da73      	bge.n	40490e <_malloc_r+0x1ba>
  404826:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  40482a:	f080 8139 	bcs.w	404aa0 <_malloc_r+0x34c>
  40482e:	08db      	lsrs	r3, r3, #3
  404830:	eb01 08c3 	add.w	r8, r1, r3, lsl #3
  404834:	ea4f 0ca3 	mov.w	ip, r3, asr #2
  404838:	684a      	ldr	r2, [r1, #4]
  40483a:	f8d8 9008 	ldr.w	r9, [r8, #8]
  40483e:	f8c4 9008 	str.w	r9, [r4, #8]
  404842:	2301      	movs	r3, #1
  404844:	fa03 f30c 	lsl.w	r3, r3, ip
  404848:	4313      	orrs	r3, r2
  40484a:	f8c4 800c 	str.w	r8, [r4, #12]
  40484e:	604b      	str	r3, [r1, #4]
  404850:	f8c8 4008 	str.w	r4, [r8, #8]
  404854:	f8c9 400c 	str.w	r4, [r9, #12]
  404858:	1082      	asrs	r2, r0, #2
  40485a:	2401      	movs	r4, #1
  40485c:	4094      	lsls	r4, r2
  40485e:	429c      	cmp	r4, r3
  404860:	d862      	bhi.n	404928 <_malloc_r+0x1d4>
  404862:	4223      	tst	r3, r4
  404864:	d106      	bne.n	404874 <_malloc_r+0x120>
  404866:	f020 0003 	bic.w	r0, r0, #3
  40486a:	0064      	lsls	r4, r4, #1
  40486c:	4223      	tst	r3, r4
  40486e:	f100 0004 	add.w	r0, r0, #4
  404872:	d0fa      	beq.n	40486a <_malloc_r+0x116>
  404874:	eb07 08c0 	add.w	r8, r7, r0, lsl #3
  404878:	46c4      	mov	ip, r8
  40487a:	4681      	mov	r9, r0
  40487c:	f8dc 300c 	ldr.w	r3, [ip, #12]
  404880:	459c      	cmp	ip, r3
  404882:	d107      	bne.n	404894 <_malloc_r+0x140>
  404884:	e141      	b.n	404b0a <_malloc_r+0x3b6>
  404886:	2900      	cmp	r1, #0
  404888:	f280 8151 	bge.w	404b2e <_malloc_r+0x3da>
  40488c:	68db      	ldr	r3, [r3, #12]
  40488e:	459c      	cmp	ip, r3
  404890:	f000 813b 	beq.w	404b0a <_malloc_r+0x3b6>
  404894:	685a      	ldr	r2, [r3, #4]
  404896:	f022 0203 	bic.w	r2, r2, #3
  40489a:	1b51      	subs	r1, r2, r5
  40489c:	290f      	cmp	r1, #15
  40489e:	ddf2      	ble.n	404886 <_malloc_r+0x132>
  4048a0:	461c      	mov	r4, r3
  4048a2:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  4048a6:	f854 8f08 	ldr.w	r8, [r4, #8]!
  4048aa:	195a      	adds	r2, r3, r5
  4048ac:	f045 0901 	orr.w	r9, r5, #1
  4048b0:	f041 0501 	orr.w	r5, r1, #1
  4048b4:	f8c3 9004 	str.w	r9, [r3, #4]
  4048b8:	4630      	mov	r0, r6
  4048ba:	f8c8 c00c 	str.w	ip, [r8, #12]
  4048be:	f8cc 8008 	str.w	r8, [ip, #8]
  4048c2:	617a      	str	r2, [r7, #20]
  4048c4:	613a      	str	r2, [r7, #16]
  4048c6:	f8c2 e00c 	str.w	lr, [r2, #12]
  4048ca:	f8c2 e008 	str.w	lr, [r2, #8]
  4048ce:	6055      	str	r5, [r2, #4]
  4048d0:	5051      	str	r1, [r2, r1]
  4048d2:	f000 fb1b 	bl	404f0c <__malloc_unlock>
  4048d6:	e769      	b.n	4047ac <_malloc_r+0x58>
  4048d8:	2400      	movs	r4, #0
  4048da:	230c      	movs	r3, #12
  4048dc:	4620      	mov	r0, r4
  4048de:	6033      	str	r3, [r6, #0]
  4048e0:	b003      	add	sp, #12
  4048e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4048e6:	217e      	movs	r1, #126	; 0x7e
  4048e8:	203f      	movs	r0, #63	; 0x3f
  4048ea:	e773      	b.n	4047d4 <_malloc_r+0x80>
  4048ec:	4423      	add	r3, r4
  4048ee:	68e1      	ldr	r1, [r4, #12]
  4048f0:	685a      	ldr	r2, [r3, #4]
  4048f2:	68a5      	ldr	r5, [r4, #8]
  4048f4:	f042 0201 	orr.w	r2, r2, #1
  4048f8:	60e9      	str	r1, [r5, #12]
  4048fa:	4630      	mov	r0, r6
  4048fc:	608d      	str	r5, [r1, #8]
  4048fe:	605a      	str	r2, [r3, #4]
  404900:	f000 fb04 	bl	404f0c <__malloc_unlock>
  404904:	3408      	adds	r4, #8
  404906:	4620      	mov	r0, r4
  404908:	b003      	add	sp, #12
  40490a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40490e:	4423      	add	r3, r4
  404910:	4630      	mov	r0, r6
  404912:	685a      	ldr	r2, [r3, #4]
  404914:	f042 0201 	orr.w	r2, r2, #1
  404918:	605a      	str	r2, [r3, #4]
  40491a:	f000 faf7 	bl	404f0c <__malloc_unlock>
  40491e:	3408      	adds	r4, #8
  404920:	4620      	mov	r0, r4
  404922:	b003      	add	sp, #12
  404924:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404928:	68bc      	ldr	r4, [r7, #8]
  40492a:	6863      	ldr	r3, [r4, #4]
  40492c:	f023 0803 	bic.w	r8, r3, #3
  404930:	4545      	cmp	r5, r8
  404932:	d804      	bhi.n	40493e <_malloc_r+0x1ea>
  404934:	ebc5 0308 	rsb	r3, r5, r8
  404938:	2b0f      	cmp	r3, #15
  40493a:	f300 808c 	bgt.w	404a56 <_malloc_r+0x302>
  40493e:	4b53      	ldr	r3, [pc, #332]	; (404a8c <_malloc_r+0x338>)
  404940:	f8df a158 	ldr.w	sl, [pc, #344]	; 404a9c <_malloc_r+0x348>
  404944:	681a      	ldr	r2, [r3, #0]
  404946:	f8da 3000 	ldr.w	r3, [sl]
  40494a:	3301      	adds	r3, #1
  40494c:	442a      	add	r2, r5
  40494e:	eb04 0b08 	add.w	fp, r4, r8
  404952:	f000 8150 	beq.w	404bf6 <_malloc_r+0x4a2>
  404956:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
  40495a:	320f      	adds	r2, #15
  40495c:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
  404960:	f022 020f 	bic.w	r2, r2, #15
  404964:	4611      	mov	r1, r2
  404966:	4630      	mov	r0, r6
  404968:	9201      	str	r2, [sp, #4]
  40496a:	f000 ffe7 	bl	40593c <_sbrk_r>
  40496e:	f1b0 3fff 	cmp.w	r0, #4294967295
  404972:	4681      	mov	r9, r0
  404974:	9a01      	ldr	r2, [sp, #4]
  404976:	f000 8147 	beq.w	404c08 <_malloc_r+0x4b4>
  40497a:	4583      	cmp	fp, r0
  40497c:	f200 80ee 	bhi.w	404b5c <_malloc_r+0x408>
  404980:	4b43      	ldr	r3, [pc, #268]	; (404a90 <_malloc_r+0x33c>)
  404982:	6819      	ldr	r1, [r3, #0]
  404984:	45cb      	cmp	fp, r9
  404986:	4411      	add	r1, r2
  404988:	6019      	str	r1, [r3, #0]
  40498a:	f000 8142 	beq.w	404c12 <_malloc_r+0x4be>
  40498e:	f8da 0000 	ldr.w	r0, [sl]
  404992:	f8df e108 	ldr.w	lr, [pc, #264]	; 404a9c <_malloc_r+0x348>
  404996:	3001      	adds	r0, #1
  404998:	bf1b      	ittet	ne
  40499a:	ebcb 0b09 	rsbne	fp, fp, r9
  40499e:	4459      	addne	r1, fp
  4049a0:	f8ce 9000 	streq.w	r9, [lr]
  4049a4:	6019      	strne	r1, [r3, #0]
  4049a6:	f019 0107 	ands.w	r1, r9, #7
  4049aa:	f000 8107 	beq.w	404bbc <_malloc_r+0x468>
  4049ae:	f1c1 0008 	rsb	r0, r1, #8
  4049b2:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  4049b6:	4481      	add	r9, r0
  4049b8:	3108      	adds	r1, #8
  4049ba:	444a      	add	r2, r9
  4049bc:	f3c2 020b 	ubfx	r2, r2, #0, #12
  4049c0:	ebc2 0a01 	rsb	sl, r2, r1
  4049c4:	4651      	mov	r1, sl
  4049c6:	4630      	mov	r0, r6
  4049c8:	9301      	str	r3, [sp, #4]
  4049ca:	f000 ffb7 	bl	40593c <_sbrk_r>
  4049ce:	1c43      	adds	r3, r0, #1
  4049d0:	9b01      	ldr	r3, [sp, #4]
  4049d2:	f000 812c 	beq.w	404c2e <_malloc_r+0x4da>
  4049d6:	ebc9 0200 	rsb	r2, r9, r0
  4049da:	4452      	add	r2, sl
  4049dc:	f042 0201 	orr.w	r2, r2, #1
  4049e0:	6819      	ldr	r1, [r3, #0]
  4049e2:	f8c7 9008 	str.w	r9, [r7, #8]
  4049e6:	4451      	add	r1, sl
  4049e8:	42bc      	cmp	r4, r7
  4049ea:	f8c9 2004 	str.w	r2, [r9, #4]
  4049ee:	6019      	str	r1, [r3, #0]
  4049f0:	f8df a09c 	ldr.w	sl, [pc, #156]	; 404a90 <_malloc_r+0x33c>
  4049f4:	d016      	beq.n	404a24 <_malloc_r+0x2d0>
  4049f6:	f1b8 0f0f 	cmp.w	r8, #15
  4049fa:	f240 80ee 	bls.w	404bda <_malloc_r+0x486>
  4049fe:	6862      	ldr	r2, [r4, #4]
  404a00:	f1a8 030c 	sub.w	r3, r8, #12
  404a04:	f023 0307 	bic.w	r3, r3, #7
  404a08:	18e0      	adds	r0, r4, r3
  404a0a:	f002 0201 	and.w	r2, r2, #1
  404a0e:	f04f 0e05 	mov.w	lr, #5
  404a12:	431a      	orrs	r2, r3
  404a14:	2b0f      	cmp	r3, #15
  404a16:	6062      	str	r2, [r4, #4]
  404a18:	f8c0 e004 	str.w	lr, [r0, #4]
  404a1c:	f8c0 e008 	str.w	lr, [r0, #8]
  404a20:	f200 8109 	bhi.w	404c36 <_malloc_r+0x4e2>
  404a24:	4b1b      	ldr	r3, [pc, #108]	; (404a94 <_malloc_r+0x340>)
  404a26:	68bc      	ldr	r4, [r7, #8]
  404a28:	681a      	ldr	r2, [r3, #0]
  404a2a:	4291      	cmp	r1, r2
  404a2c:	bf88      	it	hi
  404a2e:	6019      	strhi	r1, [r3, #0]
  404a30:	4b19      	ldr	r3, [pc, #100]	; (404a98 <_malloc_r+0x344>)
  404a32:	681a      	ldr	r2, [r3, #0]
  404a34:	4291      	cmp	r1, r2
  404a36:	6862      	ldr	r2, [r4, #4]
  404a38:	bf88      	it	hi
  404a3a:	6019      	strhi	r1, [r3, #0]
  404a3c:	f022 0203 	bic.w	r2, r2, #3
  404a40:	4295      	cmp	r5, r2
  404a42:	eba2 0305 	sub.w	r3, r2, r5
  404a46:	d801      	bhi.n	404a4c <_malloc_r+0x2f8>
  404a48:	2b0f      	cmp	r3, #15
  404a4a:	dc04      	bgt.n	404a56 <_malloc_r+0x302>
  404a4c:	4630      	mov	r0, r6
  404a4e:	f000 fa5d 	bl	404f0c <__malloc_unlock>
  404a52:	2400      	movs	r4, #0
  404a54:	e6aa      	b.n	4047ac <_malloc_r+0x58>
  404a56:	1962      	adds	r2, r4, r5
  404a58:	f043 0301 	orr.w	r3, r3, #1
  404a5c:	f045 0501 	orr.w	r5, r5, #1
  404a60:	6065      	str	r5, [r4, #4]
  404a62:	4630      	mov	r0, r6
  404a64:	60ba      	str	r2, [r7, #8]
  404a66:	6053      	str	r3, [r2, #4]
  404a68:	f000 fa50 	bl	404f0c <__malloc_unlock>
  404a6c:	3408      	adds	r4, #8
  404a6e:	4620      	mov	r0, r4
  404a70:	b003      	add	sp, #12
  404a72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404a76:	2814      	cmp	r0, #20
  404a78:	d968      	bls.n	404b4c <_malloc_r+0x3f8>
  404a7a:	2854      	cmp	r0, #84	; 0x54
  404a7c:	f200 8097 	bhi.w	404bae <_malloc_r+0x45a>
  404a80:	0b28      	lsrs	r0, r5, #12
  404a82:	306e      	adds	r0, #110	; 0x6e
  404a84:	0041      	lsls	r1, r0, #1
  404a86:	e6a5      	b.n	4047d4 <_malloc_r+0x80>
  404a88:	20000474 	.word	0x20000474
  404a8c:	20000cec 	.word	0x20000cec
  404a90:	20000cf0 	.word	0x20000cf0
  404a94:	20000ce8 	.word	0x20000ce8
  404a98:	20000ce4 	.word	0x20000ce4
  404a9c:	20000880 	.word	0x20000880
  404aa0:	0a5a      	lsrs	r2, r3, #9
  404aa2:	2a04      	cmp	r2, #4
  404aa4:	d955      	bls.n	404b52 <_malloc_r+0x3fe>
  404aa6:	2a14      	cmp	r2, #20
  404aa8:	f200 80a7 	bhi.w	404bfa <_malloc_r+0x4a6>
  404aac:	325b      	adds	r2, #91	; 0x5b
  404aae:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  404ab2:	eb07 0c8c 	add.w	ip, r7, ip, lsl #2
  404ab6:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 404c74 <_malloc_r+0x520>
  404aba:	f8dc 1008 	ldr.w	r1, [ip, #8]
  404abe:	4561      	cmp	r1, ip
  404ac0:	d07f      	beq.n	404bc2 <_malloc_r+0x46e>
  404ac2:	684a      	ldr	r2, [r1, #4]
  404ac4:	f022 0203 	bic.w	r2, r2, #3
  404ac8:	4293      	cmp	r3, r2
  404aca:	d202      	bcs.n	404ad2 <_malloc_r+0x37e>
  404acc:	6889      	ldr	r1, [r1, #8]
  404ace:	458c      	cmp	ip, r1
  404ad0:	d1f7      	bne.n	404ac2 <_malloc_r+0x36e>
  404ad2:	68ca      	ldr	r2, [r1, #12]
  404ad4:	687b      	ldr	r3, [r7, #4]
  404ad6:	60e2      	str	r2, [r4, #12]
  404ad8:	60a1      	str	r1, [r4, #8]
  404ada:	6094      	str	r4, [r2, #8]
  404adc:	60cc      	str	r4, [r1, #12]
  404ade:	e6bb      	b.n	404858 <_malloc_r+0x104>
  404ae0:	1963      	adds	r3, r4, r5
  404ae2:	f042 0701 	orr.w	r7, r2, #1
  404ae6:	f045 0501 	orr.w	r5, r5, #1
  404aea:	6065      	str	r5, [r4, #4]
  404aec:	4630      	mov	r0, r6
  404aee:	614b      	str	r3, [r1, #20]
  404af0:	610b      	str	r3, [r1, #16]
  404af2:	f8c3 e00c 	str.w	lr, [r3, #12]
  404af6:	f8c3 e008 	str.w	lr, [r3, #8]
  404afa:	605f      	str	r7, [r3, #4]
  404afc:	509a      	str	r2, [r3, r2]
  404afe:	3408      	adds	r4, #8
  404b00:	f000 fa04 	bl	404f0c <__malloc_unlock>
  404b04:	e652      	b.n	4047ac <_malloc_r+0x58>
  404b06:	684b      	ldr	r3, [r1, #4]
  404b08:	e6a6      	b.n	404858 <_malloc_r+0x104>
  404b0a:	f109 0901 	add.w	r9, r9, #1
  404b0e:	f019 0f03 	tst.w	r9, #3
  404b12:	f10c 0c08 	add.w	ip, ip, #8
  404b16:	f47f aeb1 	bne.w	40487c <_malloc_r+0x128>
  404b1a:	e02c      	b.n	404b76 <_malloc_r+0x422>
  404b1c:	f104 0308 	add.w	r3, r4, #8
  404b20:	6964      	ldr	r4, [r4, #20]
  404b22:	42a3      	cmp	r3, r4
  404b24:	bf08      	it	eq
  404b26:	3002      	addeq	r0, #2
  404b28:	f43f ae69 	beq.w	4047fe <_malloc_r+0xaa>
  404b2c:	e62e      	b.n	40478c <_malloc_r+0x38>
  404b2e:	441a      	add	r2, r3
  404b30:	461c      	mov	r4, r3
  404b32:	6851      	ldr	r1, [r2, #4]
  404b34:	68db      	ldr	r3, [r3, #12]
  404b36:	f854 5f08 	ldr.w	r5, [r4, #8]!
  404b3a:	f041 0101 	orr.w	r1, r1, #1
  404b3e:	6051      	str	r1, [r2, #4]
  404b40:	4630      	mov	r0, r6
  404b42:	60eb      	str	r3, [r5, #12]
  404b44:	609d      	str	r5, [r3, #8]
  404b46:	f000 f9e1 	bl	404f0c <__malloc_unlock>
  404b4a:	e62f      	b.n	4047ac <_malloc_r+0x58>
  404b4c:	305b      	adds	r0, #91	; 0x5b
  404b4e:	0041      	lsls	r1, r0, #1
  404b50:	e640      	b.n	4047d4 <_malloc_r+0x80>
  404b52:	099a      	lsrs	r2, r3, #6
  404b54:	3238      	adds	r2, #56	; 0x38
  404b56:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  404b5a:	e7aa      	b.n	404ab2 <_malloc_r+0x35e>
  404b5c:	42bc      	cmp	r4, r7
  404b5e:	4b45      	ldr	r3, [pc, #276]	; (404c74 <_malloc_r+0x520>)
  404b60:	f43f af0e 	beq.w	404980 <_malloc_r+0x22c>
  404b64:	689c      	ldr	r4, [r3, #8]
  404b66:	6862      	ldr	r2, [r4, #4]
  404b68:	f022 0203 	bic.w	r2, r2, #3
  404b6c:	e768      	b.n	404a40 <_malloc_r+0x2ec>
  404b6e:	f8d8 8000 	ldr.w	r8, [r8]
  404b72:	4598      	cmp	r8, r3
  404b74:	d17c      	bne.n	404c70 <_malloc_r+0x51c>
  404b76:	f010 0f03 	tst.w	r0, #3
  404b7a:	f1a8 0308 	sub.w	r3, r8, #8
  404b7e:	f100 30ff 	add.w	r0, r0, #4294967295
  404b82:	d1f4      	bne.n	404b6e <_malloc_r+0x41a>
  404b84:	687b      	ldr	r3, [r7, #4]
  404b86:	ea23 0304 	bic.w	r3, r3, r4
  404b8a:	607b      	str	r3, [r7, #4]
  404b8c:	0064      	lsls	r4, r4, #1
  404b8e:	429c      	cmp	r4, r3
  404b90:	f63f aeca 	bhi.w	404928 <_malloc_r+0x1d4>
  404b94:	2c00      	cmp	r4, #0
  404b96:	f43f aec7 	beq.w	404928 <_malloc_r+0x1d4>
  404b9a:	4223      	tst	r3, r4
  404b9c:	4648      	mov	r0, r9
  404b9e:	f47f ae69 	bne.w	404874 <_malloc_r+0x120>
  404ba2:	0064      	lsls	r4, r4, #1
  404ba4:	4223      	tst	r3, r4
  404ba6:	f100 0004 	add.w	r0, r0, #4
  404baa:	d0fa      	beq.n	404ba2 <_malloc_r+0x44e>
  404bac:	e662      	b.n	404874 <_malloc_r+0x120>
  404bae:	f5b0 7faa 	cmp.w	r0, #340	; 0x154
  404bb2:	d818      	bhi.n	404be6 <_malloc_r+0x492>
  404bb4:	0be8      	lsrs	r0, r5, #15
  404bb6:	3077      	adds	r0, #119	; 0x77
  404bb8:	0041      	lsls	r1, r0, #1
  404bba:	e60b      	b.n	4047d4 <_malloc_r+0x80>
  404bbc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  404bc0:	e6fb      	b.n	4049ba <_malloc_r+0x266>
  404bc2:	f8d8 3004 	ldr.w	r3, [r8, #4]
  404bc6:	1092      	asrs	r2, r2, #2
  404bc8:	f04f 0c01 	mov.w	ip, #1
  404bcc:	fa0c f202 	lsl.w	r2, ip, r2
  404bd0:	4313      	orrs	r3, r2
  404bd2:	f8c8 3004 	str.w	r3, [r8, #4]
  404bd6:	460a      	mov	r2, r1
  404bd8:	e77d      	b.n	404ad6 <_malloc_r+0x382>
  404bda:	2301      	movs	r3, #1
  404bdc:	f8c9 3004 	str.w	r3, [r9, #4]
  404be0:	464c      	mov	r4, r9
  404be2:	2200      	movs	r2, #0
  404be4:	e72c      	b.n	404a40 <_malloc_r+0x2ec>
  404be6:	f240 5354 	movw	r3, #1364	; 0x554
  404bea:	4298      	cmp	r0, r3
  404bec:	d81c      	bhi.n	404c28 <_malloc_r+0x4d4>
  404bee:	0ca8      	lsrs	r0, r5, #18
  404bf0:	307c      	adds	r0, #124	; 0x7c
  404bf2:	0041      	lsls	r1, r0, #1
  404bf4:	e5ee      	b.n	4047d4 <_malloc_r+0x80>
  404bf6:	3210      	adds	r2, #16
  404bf8:	e6b4      	b.n	404964 <_malloc_r+0x210>
  404bfa:	2a54      	cmp	r2, #84	; 0x54
  404bfc:	d823      	bhi.n	404c46 <_malloc_r+0x4f2>
  404bfe:	0b1a      	lsrs	r2, r3, #12
  404c00:	326e      	adds	r2, #110	; 0x6e
  404c02:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  404c06:	e754      	b.n	404ab2 <_malloc_r+0x35e>
  404c08:	68bc      	ldr	r4, [r7, #8]
  404c0a:	6862      	ldr	r2, [r4, #4]
  404c0c:	f022 0203 	bic.w	r2, r2, #3
  404c10:	e716      	b.n	404a40 <_malloc_r+0x2ec>
  404c12:	f3cb 000b 	ubfx	r0, fp, #0, #12
  404c16:	2800      	cmp	r0, #0
  404c18:	f47f aeb9 	bne.w	40498e <_malloc_r+0x23a>
  404c1c:	4442      	add	r2, r8
  404c1e:	68bb      	ldr	r3, [r7, #8]
  404c20:	f042 0201 	orr.w	r2, r2, #1
  404c24:	605a      	str	r2, [r3, #4]
  404c26:	e6fd      	b.n	404a24 <_malloc_r+0x2d0>
  404c28:	21fc      	movs	r1, #252	; 0xfc
  404c2a:	207e      	movs	r0, #126	; 0x7e
  404c2c:	e5d2      	b.n	4047d4 <_malloc_r+0x80>
  404c2e:	2201      	movs	r2, #1
  404c30:	f04f 0a00 	mov.w	sl, #0
  404c34:	e6d4      	b.n	4049e0 <_malloc_r+0x28c>
  404c36:	f104 0108 	add.w	r1, r4, #8
  404c3a:	4630      	mov	r0, r6
  404c3c:	f7ff fcae 	bl	40459c <_free_r>
  404c40:	f8da 1000 	ldr.w	r1, [sl]
  404c44:	e6ee      	b.n	404a24 <_malloc_r+0x2d0>
  404c46:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  404c4a:	d804      	bhi.n	404c56 <_malloc_r+0x502>
  404c4c:	0bda      	lsrs	r2, r3, #15
  404c4e:	3277      	adds	r2, #119	; 0x77
  404c50:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  404c54:	e72d      	b.n	404ab2 <_malloc_r+0x35e>
  404c56:	f240 5154 	movw	r1, #1364	; 0x554
  404c5a:	428a      	cmp	r2, r1
  404c5c:	d804      	bhi.n	404c68 <_malloc_r+0x514>
  404c5e:	0c9a      	lsrs	r2, r3, #18
  404c60:	327c      	adds	r2, #124	; 0x7c
  404c62:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  404c66:	e724      	b.n	404ab2 <_malloc_r+0x35e>
  404c68:	f04f 0cfc 	mov.w	ip, #252	; 0xfc
  404c6c:	227e      	movs	r2, #126	; 0x7e
  404c6e:	e720      	b.n	404ab2 <_malloc_r+0x35e>
  404c70:	687b      	ldr	r3, [r7, #4]
  404c72:	e78b      	b.n	404b8c <_malloc_r+0x438>
  404c74:	20000474 	.word	0x20000474

00404c78 <memchr>:
  404c78:	0783      	lsls	r3, r0, #30
  404c7a:	b470      	push	{r4, r5, r6}
  404c7c:	b2c9      	uxtb	r1, r1
  404c7e:	d040      	beq.n	404d02 <memchr+0x8a>
  404c80:	1e54      	subs	r4, r2, #1
  404c82:	2a00      	cmp	r2, #0
  404c84:	d03f      	beq.n	404d06 <memchr+0x8e>
  404c86:	7803      	ldrb	r3, [r0, #0]
  404c88:	428b      	cmp	r3, r1
  404c8a:	bf18      	it	ne
  404c8c:	1c43      	addne	r3, r0, #1
  404c8e:	d106      	bne.n	404c9e <memchr+0x26>
  404c90:	e01d      	b.n	404cce <memchr+0x56>
  404c92:	b1f4      	cbz	r4, 404cd2 <memchr+0x5a>
  404c94:	7802      	ldrb	r2, [r0, #0]
  404c96:	428a      	cmp	r2, r1
  404c98:	f104 34ff 	add.w	r4, r4, #4294967295
  404c9c:	d017      	beq.n	404cce <memchr+0x56>
  404c9e:	f013 0f03 	tst.w	r3, #3
  404ca2:	4618      	mov	r0, r3
  404ca4:	f103 0301 	add.w	r3, r3, #1
  404ca8:	d1f3      	bne.n	404c92 <memchr+0x1a>
  404caa:	2c03      	cmp	r4, #3
  404cac:	d814      	bhi.n	404cd8 <memchr+0x60>
  404cae:	b184      	cbz	r4, 404cd2 <memchr+0x5a>
  404cb0:	7803      	ldrb	r3, [r0, #0]
  404cb2:	428b      	cmp	r3, r1
  404cb4:	d00b      	beq.n	404cce <memchr+0x56>
  404cb6:	1905      	adds	r5, r0, r4
  404cb8:	1c43      	adds	r3, r0, #1
  404cba:	e002      	b.n	404cc2 <memchr+0x4a>
  404cbc:	7802      	ldrb	r2, [r0, #0]
  404cbe:	428a      	cmp	r2, r1
  404cc0:	d005      	beq.n	404cce <memchr+0x56>
  404cc2:	42ab      	cmp	r3, r5
  404cc4:	4618      	mov	r0, r3
  404cc6:	f103 0301 	add.w	r3, r3, #1
  404cca:	d1f7      	bne.n	404cbc <memchr+0x44>
  404ccc:	2000      	movs	r0, #0
  404cce:	bc70      	pop	{r4, r5, r6}
  404cd0:	4770      	bx	lr
  404cd2:	4620      	mov	r0, r4
  404cd4:	bc70      	pop	{r4, r5, r6}
  404cd6:	4770      	bx	lr
  404cd8:	ea41 2601 	orr.w	r6, r1, r1, lsl #8
  404cdc:	4602      	mov	r2, r0
  404cde:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
  404ce2:	4610      	mov	r0, r2
  404ce4:	3204      	adds	r2, #4
  404ce6:	6803      	ldr	r3, [r0, #0]
  404ce8:	4073      	eors	r3, r6
  404cea:	f1a3 3501 	sub.w	r5, r3, #16843009	; 0x1010101
  404cee:	ea25 0303 	bic.w	r3, r5, r3
  404cf2:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
  404cf6:	d1da      	bne.n	404cae <memchr+0x36>
  404cf8:	3c04      	subs	r4, #4
  404cfa:	2c03      	cmp	r4, #3
  404cfc:	4610      	mov	r0, r2
  404cfe:	d8f0      	bhi.n	404ce2 <memchr+0x6a>
  404d00:	e7d5      	b.n	404cae <memchr+0x36>
  404d02:	4614      	mov	r4, r2
  404d04:	e7d1      	b.n	404caa <memchr+0x32>
  404d06:	4610      	mov	r0, r2
  404d08:	e7e1      	b.n	404cce <memchr+0x56>
  404d0a:	bf00      	nop

00404d0c <memcpy>:
  404d0c:	4684      	mov	ip, r0
  404d0e:	ea41 0300 	orr.w	r3, r1, r0
  404d12:	f013 0303 	ands.w	r3, r3, #3
  404d16:	d16d      	bne.n	404df4 <memcpy+0xe8>
  404d18:	3a40      	subs	r2, #64	; 0x40
  404d1a:	d341      	bcc.n	404da0 <memcpy+0x94>
  404d1c:	f851 3b04 	ldr.w	r3, [r1], #4
  404d20:	f840 3b04 	str.w	r3, [r0], #4
  404d24:	f851 3b04 	ldr.w	r3, [r1], #4
  404d28:	f840 3b04 	str.w	r3, [r0], #4
  404d2c:	f851 3b04 	ldr.w	r3, [r1], #4
  404d30:	f840 3b04 	str.w	r3, [r0], #4
  404d34:	f851 3b04 	ldr.w	r3, [r1], #4
  404d38:	f840 3b04 	str.w	r3, [r0], #4
  404d3c:	f851 3b04 	ldr.w	r3, [r1], #4
  404d40:	f840 3b04 	str.w	r3, [r0], #4
  404d44:	f851 3b04 	ldr.w	r3, [r1], #4
  404d48:	f840 3b04 	str.w	r3, [r0], #4
  404d4c:	f851 3b04 	ldr.w	r3, [r1], #4
  404d50:	f840 3b04 	str.w	r3, [r0], #4
  404d54:	f851 3b04 	ldr.w	r3, [r1], #4
  404d58:	f840 3b04 	str.w	r3, [r0], #4
  404d5c:	f851 3b04 	ldr.w	r3, [r1], #4
  404d60:	f840 3b04 	str.w	r3, [r0], #4
  404d64:	f851 3b04 	ldr.w	r3, [r1], #4
  404d68:	f840 3b04 	str.w	r3, [r0], #4
  404d6c:	f851 3b04 	ldr.w	r3, [r1], #4
  404d70:	f840 3b04 	str.w	r3, [r0], #4
  404d74:	f851 3b04 	ldr.w	r3, [r1], #4
  404d78:	f840 3b04 	str.w	r3, [r0], #4
  404d7c:	f851 3b04 	ldr.w	r3, [r1], #4
  404d80:	f840 3b04 	str.w	r3, [r0], #4
  404d84:	f851 3b04 	ldr.w	r3, [r1], #4
  404d88:	f840 3b04 	str.w	r3, [r0], #4
  404d8c:	f851 3b04 	ldr.w	r3, [r1], #4
  404d90:	f840 3b04 	str.w	r3, [r0], #4
  404d94:	f851 3b04 	ldr.w	r3, [r1], #4
  404d98:	f840 3b04 	str.w	r3, [r0], #4
  404d9c:	3a40      	subs	r2, #64	; 0x40
  404d9e:	d2bd      	bcs.n	404d1c <memcpy+0x10>
  404da0:	3230      	adds	r2, #48	; 0x30
  404da2:	d311      	bcc.n	404dc8 <memcpy+0xbc>
  404da4:	f851 3b04 	ldr.w	r3, [r1], #4
  404da8:	f840 3b04 	str.w	r3, [r0], #4
  404dac:	f851 3b04 	ldr.w	r3, [r1], #4
  404db0:	f840 3b04 	str.w	r3, [r0], #4
  404db4:	f851 3b04 	ldr.w	r3, [r1], #4
  404db8:	f840 3b04 	str.w	r3, [r0], #4
  404dbc:	f851 3b04 	ldr.w	r3, [r1], #4
  404dc0:	f840 3b04 	str.w	r3, [r0], #4
  404dc4:	3a10      	subs	r2, #16
  404dc6:	d2ed      	bcs.n	404da4 <memcpy+0x98>
  404dc8:	320c      	adds	r2, #12
  404dca:	d305      	bcc.n	404dd8 <memcpy+0xcc>
  404dcc:	f851 3b04 	ldr.w	r3, [r1], #4
  404dd0:	f840 3b04 	str.w	r3, [r0], #4
  404dd4:	3a04      	subs	r2, #4
  404dd6:	d2f9      	bcs.n	404dcc <memcpy+0xc0>
  404dd8:	3204      	adds	r2, #4
  404dda:	d008      	beq.n	404dee <memcpy+0xe2>
  404ddc:	07d2      	lsls	r2, r2, #31
  404dde:	bf1c      	itt	ne
  404de0:	f811 3b01 	ldrbne.w	r3, [r1], #1
  404de4:	f800 3b01 	strbne.w	r3, [r0], #1
  404de8:	d301      	bcc.n	404dee <memcpy+0xe2>
  404dea:	880b      	ldrh	r3, [r1, #0]
  404dec:	8003      	strh	r3, [r0, #0]
  404dee:	4660      	mov	r0, ip
  404df0:	4770      	bx	lr
  404df2:	bf00      	nop
  404df4:	2a08      	cmp	r2, #8
  404df6:	d313      	bcc.n	404e20 <memcpy+0x114>
  404df8:	078b      	lsls	r3, r1, #30
  404dfa:	d08d      	beq.n	404d18 <memcpy+0xc>
  404dfc:	f010 0303 	ands.w	r3, r0, #3
  404e00:	d08a      	beq.n	404d18 <memcpy+0xc>
  404e02:	f1c3 0304 	rsb	r3, r3, #4
  404e06:	1ad2      	subs	r2, r2, r3
  404e08:	07db      	lsls	r3, r3, #31
  404e0a:	bf1c      	itt	ne
  404e0c:	f811 3b01 	ldrbne.w	r3, [r1], #1
  404e10:	f800 3b01 	strbne.w	r3, [r0], #1
  404e14:	d380      	bcc.n	404d18 <memcpy+0xc>
  404e16:	f831 3b02 	ldrh.w	r3, [r1], #2
  404e1a:	f820 3b02 	strh.w	r3, [r0], #2
  404e1e:	e77b      	b.n	404d18 <memcpy+0xc>
  404e20:	3a04      	subs	r2, #4
  404e22:	d3d9      	bcc.n	404dd8 <memcpy+0xcc>
  404e24:	3a01      	subs	r2, #1
  404e26:	f811 3b01 	ldrb.w	r3, [r1], #1
  404e2a:	f800 3b01 	strb.w	r3, [r0], #1
  404e2e:	d2f9      	bcs.n	404e24 <memcpy+0x118>
  404e30:	780b      	ldrb	r3, [r1, #0]
  404e32:	7003      	strb	r3, [r0, #0]
  404e34:	784b      	ldrb	r3, [r1, #1]
  404e36:	7043      	strb	r3, [r0, #1]
  404e38:	788b      	ldrb	r3, [r1, #2]
  404e3a:	7083      	strb	r3, [r0, #2]
  404e3c:	4660      	mov	r0, ip
  404e3e:	4770      	bx	lr

00404e40 <memmove>:
  404e40:	4288      	cmp	r0, r1
  404e42:	b5f0      	push	{r4, r5, r6, r7, lr}
  404e44:	d90d      	bls.n	404e62 <memmove+0x22>
  404e46:	188b      	adds	r3, r1, r2
  404e48:	4298      	cmp	r0, r3
  404e4a:	d20a      	bcs.n	404e62 <memmove+0x22>
  404e4c:	1881      	adds	r1, r0, r2
  404e4e:	2a00      	cmp	r2, #0
  404e50:	d054      	beq.n	404efc <memmove+0xbc>
  404e52:	1a9a      	subs	r2, r3, r2
  404e54:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  404e58:	f801 4d01 	strb.w	r4, [r1, #-1]!
  404e5c:	4293      	cmp	r3, r2
  404e5e:	d1f9      	bne.n	404e54 <memmove+0x14>
  404e60:	bdf0      	pop	{r4, r5, r6, r7, pc}
  404e62:	2a0f      	cmp	r2, #15
  404e64:	d948      	bls.n	404ef8 <memmove+0xb8>
  404e66:	ea40 0301 	orr.w	r3, r0, r1
  404e6a:	079b      	lsls	r3, r3, #30
  404e6c:	d147      	bne.n	404efe <memmove+0xbe>
  404e6e:	f100 0410 	add.w	r4, r0, #16
  404e72:	f101 0310 	add.w	r3, r1, #16
  404e76:	4615      	mov	r5, r2
  404e78:	f853 6c10 	ldr.w	r6, [r3, #-16]
  404e7c:	f844 6c10 	str.w	r6, [r4, #-16]
  404e80:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  404e84:	f844 6c0c 	str.w	r6, [r4, #-12]
  404e88:	f853 6c08 	ldr.w	r6, [r3, #-8]
  404e8c:	f844 6c08 	str.w	r6, [r4, #-8]
  404e90:	3d10      	subs	r5, #16
  404e92:	f853 6c04 	ldr.w	r6, [r3, #-4]
  404e96:	f844 6c04 	str.w	r6, [r4, #-4]
  404e9a:	2d0f      	cmp	r5, #15
  404e9c:	f103 0310 	add.w	r3, r3, #16
  404ea0:	f104 0410 	add.w	r4, r4, #16
  404ea4:	d8e8      	bhi.n	404e78 <memmove+0x38>
  404ea6:	f1a2 0310 	sub.w	r3, r2, #16
  404eaa:	f023 030f 	bic.w	r3, r3, #15
  404eae:	f002 0e0f 	and.w	lr, r2, #15
  404eb2:	3310      	adds	r3, #16
  404eb4:	f1be 0f03 	cmp.w	lr, #3
  404eb8:	4419      	add	r1, r3
  404eba:	4403      	add	r3, r0
  404ebc:	d921      	bls.n	404f02 <memmove+0xc2>
  404ebe:	1f1e      	subs	r6, r3, #4
  404ec0:	460d      	mov	r5, r1
  404ec2:	4674      	mov	r4, lr
  404ec4:	3c04      	subs	r4, #4
  404ec6:	f855 7b04 	ldr.w	r7, [r5], #4
  404eca:	f846 7f04 	str.w	r7, [r6, #4]!
  404ece:	2c03      	cmp	r4, #3
  404ed0:	d8f8      	bhi.n	404ec4 <memmove+0x84>
  404ed2:	f1ae 0404 	sub.w	r4, lr, #4
  404ed6:	f024 0403 	bic.w	r4, r4, #3
  404eda:	3404      	adds	r4, #4
  404edc:	4423      	add	r3, r4
  404ede:	4421      	add	r1, r4
  404ee0:	f002 0203 	and.w	r2, r2, #3
  404ee4:	b152      	cbz	r2, 404efc <memmove+0xbc>
  404ee6:	3b01      	subs	r3, #1
  404ee8:	440a      	add	r2, r1
  404eea:	f811 4b01 	ldrb.w	r4, [r1], #1
  404eee:	f803 4f01 	strb.w	r4, [r3, #1]!
  404ef2:	4291      	cmp	r1, r2
  404ef4:	d1f9      	bne.n	404eea <memmove+0xaa>
  404ef6:	bdf0      	pop	{r4, r5, r6, r7, pc}
  404ef8:	4603      	mov	r3, r0
  404efa:	e7f3      	b.n	404ee4 <memmove+0xa4>
  404efc:	bdf0      	pop	{r4, r5, r6, r7, pc}
  404efe:	4603      	mov	r3, r0
  404f00:	e7f1      	b.n	404ee6 <memmove+0xa6>
  404f02:	4672      	mov	r2, lr
  404f04:	e7ee      	b.n	404ee4 <memmove+0xa4>
  404f06:	bf00      	nop

00404f08 <__malloc_lock>:
  404f08:	4770      	bx	lr
  404f0a:	bf00      	nop

00404f0c <__malloc_unlock>:
  404f0c:	4770      	bx	lr
  404f0e:	bf00      	nop

00404f10 <_Balloc>:
  404f10:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  404f12:	b570      	push	{r4, r5, r6, lr}
  404f14:	4605      	mov	r5, r0
  404f16:	460c      	mov	r4, r1
  404f18:	b14b      	cbz	r3, 404f2e <_Balloc+0x1e>
  404f1a:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  404f1e:	b180      	cbz	r0, 404f42 <_Balloc+0x32>
  404f20:	6802      	ldr	r2, [r0, #0]
  404f22:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  404f26:	2300      	movs	r3, #0
  404f28:	6103      	str	r3, [r0, #16]
  404f2a:	60c3      	str	r3, [r0, #12]
  404f2c:	bd70      	pop	{r4, r5, r6, pc}
  404f2e:	2104      	movs	r1, #4
  404f30:	2221      	movs	r2, #33	; 0x21
  404f32:	f000 fde9 	bl	405b08 <_calloc_r>
  404f36:	64e8      	str	r0, [r5, #76]	; 0x4c
  404f38:	4603      	mov	r3, r0
  404f3a:	2800      	cmp	r0, #0
  404f3c:	d1ed      	bne.n	404f1a <_Balloc+0xa>
  404f3e:	2000      	movs	r0, #0
  404f40:	bd70      	pop	{r4, r5, r6, pc}
  404f42:	2101      	movs	r1, #1
  404f44:	fa01 f604 	lsl.w	r6, r1, r4
  404f48:	1d72      	adds	r2, r6, #5
  404f4a:	4628      	mov	r0, r5
  404f4c:	0092      	lsls	r2, r2, #2
  404f4e:	f000 fddb 	bl	405b08 <_calloc_r>
  404f52:	2800      	cmp	r0, #0
  404f54:	d0f3      	beq.n	404f3e <_Balloc+0x2e>
  404f56:	6044      	str	r4, [r0, #4]
  404f58:	6086      	str	r6, [r0, #8]
  404f5a:	e7e4      	b.n	404f26 <_Balloc+0x16>

00404f5c <_Bfree>:
  404f5c:	b131      	cbz	r1, 404f6c <_Bfree+0x10>
  404f5e:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  404f60:	684a      	ldr	r2, [r1, #4]
  404f62:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  404f66:	6008      	str	r0, [r1, #0]
  404f68:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  404f6c:	4770      	bx	lr
  404f6e:	bf00      	nop

00404f70 <__multadd>:
  404f70:	b5f0      	push	{r4, r5, r6, r7, lr}
  404f72:	690c      	ldr	r4, [r1, #16]
  404f74:	b083      	sub	sp, #12
  404f76:	460d      	mov	r5, r1
  404f78:	4606      	mov	r6, r0
  404f7a:	f101 0e14 	add.w	lr, r1, #20
  404f7e:	2700      	movs	r7, #0
  404f80:	f8de 1000 	ldr.w	r1, [lr]
  404f84:	b288      	uxth	r0, r1
  404f86:	0c09      	lsrs	r1, r1, #16
  404f88:	fb02 3300 	mla	r3, r2, r0, r3
  404f8c:	fb02 f101 	mul.w	r1, r2, r1
  404f90:	eb01 4113 	add.w	r1, r1, r3, lsr #16
  404f94:	3701      	adds	r7, #1
  404f96:	b29b      	uxth	r3, r3
  404f98:	eb03 4301 	add.w	r3, r3, r1, lsl #16
  404f9c:	42bc      	cmp	r4, r7
  404f9e:	f84e 3b04 	str.w	r3, [lr], #4
  404fa2:	ea4f 4311 	mov.w	r3, r1, lsr #16
  404fa6:	dceb      	bgt.n	404f80 <__multadd+0x10>
  404fa8:	b13b      	cbz	r3, 404fba <__multadd+0x4a>
  404faa:	68aa      	ldr	r2, [r5, #8]
  404fac:	4294      	cmp	r4, r2
  404fae:	da07      	bge.n	404fc0 <__multadd+0x50>
  404fb0:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  404fb4:	3401      	adds	r4, #1
  404fb6:	6153      	str	r3, [r2, #20]
  404fb8:	612c      	str	r4, [r5, #16]
  404fba:	4628      	mov	r0, r5
  404fbc:	b003      	add	sp, #12
  404fbe:	bdf0      	pop	{r4, r5, r6, r7, pc}
  404fc0:	6869      	ldr	r1, [r5, #4]
  404fc2:	9301      	str	r3, [sp, #4]
  404fc4:	3101      	adds	r1, #1
  404fc6:	4630      	mov	r0, r6
  404fc8:	f7ff ffa2 	bl	404f10 <_Balloc>
  404fcc:	692a      	ldr	r2, [r5, #16]
  404fce:	3202      	adds	r2, #2
  404fd0:	f105 010c 	add.w	r1, r5, #12
  404fd4:	4607      	mov	r7, r0
  404fd6:	0092      	lsls	r2, r2, #2
  404fd8:	300c      	adds	r0, #12
  404fda:	f7ff fe97 	bl	404d0c <memcpy>
  404fde:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  404fe0:	6869      	ldr	r1, [r5, #4]
  404fe2:	9b01      	ldr	r3, [sp, #4]
  404fe4:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  404fe8:	6028      	str	r0, [r5, #0]
  404fea:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  404fee:	463d      	mov	r5, r7
  404ff0:	e7de      	b.n	404fb0 <__multadd+0x40>
  404ff2:	bf00      	nop

00404ff4 <__hi0bits>:
  404ff4:	0c03      	lsrs	r3, r0, #16
  404ff6:	041b      	lsls	r3, r3, #16
  404ff8:	b9b3      	cbnz	r3, 405028 <__hi0bits+0x34>
  404ffa:	0400      	lsls	r0, r0, #16
  404ffc:	2310      	movs	r3, #16
  404ffe:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
  405002:	bf04      	itt	eq
  405004:	0200      	lsleq	r0, r0, #8
  405006:	3308      	addeq	r3, #8
  405008:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
  40500c:	bf04      	itt	eq
  40500e:	0100      	lsleq	r0, r0, #4
  405010:	3304      	addeq	r3, #4
  405012:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
  405016:	bf04      	itt	eq
  405018:	0080      	lsleq	r0, r0, #2
  40501a:	3302      	addeq	r3, #2
  40501c:	2800      	cmp	r0, #0
  40501e:	db07      	blt.n	405030 <__hi0bits+0x3c>
  405020:	0042      	lsls	r2, r0, #1
  405022:	d403      	bmi.n	40502c <__hi0bits+0x38>
  405024:	2020      	movs	r0, #32
  405026:	4770      	bx	lr
  405028:	2300      	movs	r3, #0
  40502a:	e7e8      	b.n	404ffe <__hi0bits+0xa>
  40502c:	1c58      	adds	r0, r3, #1
  40502e:	4770      	bx	lr
  405030:	4618      	mov	r0, r3
  405032:	4770      	bx	lr

00405034 <__lo0bits>:
  405034:	6803      	ldr	r3, [r0, #0]
  405036:	f013 0207 	ands.w	r2, r3, #7
  40503a:	d007      	beq.n	40504c <__lo0bits+0x18>
  40503c:	07d9      	lsls	r1, r3, #31
  40503e:	d420      	bmi.n	405082 <__lo0bits+0x4e>
  405040:	079a      	lsls	r2, r3, #30
  405042:	d420      	bmi.n	405086 <__lo0bits+0x52>
  405044:	089b      	lsrs	r3, r3, #2
  405046:	6003      	str	r3, [r0, #0]
  405048:	2002      	movs	r0, #2
  40504a:	4770      	bx	lr
  40504c:	b299      	uxth	r1, r3
  40504e:	b909      	cbnz	r1, 405054 <__lo0bits+0x20>
  405050:	0c1b      	lsrs	r3, r3, #16
  405052:	2210      	movs	r2, #16
  405054:	f013 0fff 	tst.w	r3, #255	; 0xff
  405058:	bf04      	itt	eq
  40505a:	0a1b      	lsreq	r3, r3, #8
  40505c:	3208      	addeq	r2, #8
  40505e:	0719      	lsls	r1, r3, #28
  405060:	bf04      	itt	eq
  405062:	091b      	lsreq	r3, r3, #4
  405064:	3204      	addeq	r2, #4
  405066:	0799      	lsls	r1, r3, #30
  405068:	bf04      	itt	eq
  40506a:	089b      	lsreq	r3, r3, #2
  40506c:	3202      	addeq	r2, #2
  40506e:	07d9      	lsls	r1, r3, #31
  405070:	d404      	bmi.n	40507c <__lo0bits+0x48>
  405072:	085b      	lsrs	r3, r3, #1
  405074:	d101      	bne.n	40507a <__lo0bits+0x46>
  405076:	2020      	movs	r0, #32
  405078:	4770      	bx	lr
  40507a:	3201      	adds	r2, #1
  40507c:	6003      	str	r3, [r0, #0]
  40507e:	4610      	mov	r0, r2
  405080:	4770      	bx	lr
  405082:	2000      	movs	r0, #0
  405084:	4770      	bx	lr
  405086:	085b      	lsrs	r3, r3, #1
  405088:	6003      	str	r3, [r0, #0]
  40508a:	2001      	movs	r0, #1
  40508c:	4770      	bx	lr
  40508e:	bf00      	nop

00405090 <__i2b>:
  405090:	b510      	push	{r4, lr}
  405092:	460c      	mov	r4, r1
  405094:	2101      	movs	r1, #1
  405096:	f7ff ff3b 	bl	404f10 <_Balloc>
  40509a:	2201      	movs	r2, #1
  40509c:	6144      	str	r4, [r0, #20]
  40509e:	6102      	str	r2, [r0, #16]
  4050a0:	bd10      	pop	{r4, pc}
  4050a2:	bf00      	nop

004050a4 <__multiply>:
  4050a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4050a8:	690f      	ldr	r7, [r1, #16]
  4050aa:	6916      	ldr	r6, [r2, #16]
  4050ac:	42b7      	cmp	r7, r6
  4050ae:	b083      	sub	sp, #12
  4050b0:	460d      	mov	r5, r1
  4050b2:	4614      	mov	r4, r2
  4050b4:	f2c0 808d 	blt.w	4051d2 <__multiply+0x12e>
  4050b8:	4633      	mov	r3, r6
  4050ba:	463e      	mov	r6, r7
  4050bc:	461f      	mov	r7, r3
  4050be:	68ab      	ldr	r3, [r5, #8]
  4050c0:	6869      	ldr	r1, [r5, #4]
  4050c2:	eb06 0807 	add.w	r8, r6, r7
  4050c6:	4598      	cmp	r8, r3
  4050c8:	bfc8      	it	gt
  4050ca:	3101      	addgt	r1, #1
  4050cc:	f7ff ff20 	bl	404f10 <_Balloc>
  4050d0:	f100 0c14 	add.w	ip, r0, #20
  4050d4:	eb0c 0988 	add.w	r9, ip, r8, lsl #2
  4050d8:	45cc      	cmp	ip, r9
  4050da:	9000      	str	r0, [sp, #0]
  4050dc:	d205      	bcs.n	4050ea <__multiply+0x46>
  4050de:	4663      	mov	r3, ip
  4050e0:	2100      	movs	r1, #0
  4050e2:	f843 1b04 	str.w	r1, [r3], #4
  4050e6:	4599      	cmp	r9, r3
  4050e8:	d8fb      	bhi.n	4050e2 <__multiply+0x3e>
  4050ea:	f104 0214 	add.w	r2, r4, #20
  4050ee:	eb02 0a87 	add.w	sl, r2, r7, lsl #2
  4050f2:	f105 0314 	add.w	r3, r5, #20
  4050f6:	4552      	cmp	r2, sl
  4050f8:	eb03 0e86 	add.w	lr, r3, r6, lsl #2
  4050fc:	d254      	bcs.n	4051a8 <__multiply+0x104>
  4050fe:	f8cd 9004 	str.w	r9, [sp, #4]
  405102:	4699      	mov	r9, r3
  405104:	f852 3b04 	ldr.w	r3, [r2], #4
  405108:	fa1f fb83 	uxth.w	fp, r3
  40510c:	f1bb 0f00 	cmp.w	fp, #0
  405110:	d020      	beq.n	405154 <__multiply+0xb0>
  405112:	2000      	movs	r0, #0
  405114:	464f      	mov	r7, r9
  405116:	4666      	mov	r6, ip
  405118:	4605      	mov	r5, r0
  40511a:	e000      	b.n	40511e <__multiply+0x7a>
  40511c:	461e      	mov	r6, r3
  40511e:	f857 4b04 	ldr.w	r4, [r7], #4
  405122:	6830      	ldr	r0, [r6, #0]
  405124:	b2a1      	uxth	r1, r4
  405126:	b283      	uxth	r3, r0
  405128:	fb0b 3101 	mla	r1, fp, r1, r3
  40512c:	0c24      	lsrs	r4, r4, #16
  40512e:	0c00      	lsrs	r0, r0, #16
  405130:	194b      	adds	r3, r1, r5
  405132:	fb0b 0004 	mla	r0, fp, r4, r0
  405136:	eb00 4013 	add.w	r0, r0, r3, lsr #16
  40513a:	b299      	uxth	r1, r3
  40513c:	4633      	mov	r3, r6
  40513e:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
  405142:	45be      	cmp	lr, r7
  405144:	ea4f 4510 	mov.w	r5, r0, lsr #16
  405148:	f843 1b04 	str.w	r1, [r3], #4
  40514c:	d8e6      	bhi.n	40511c <__multiply+0x78>
  40514e:	6075      	str	r5, [r6, #4]
  405150:	f852 3c04 	ldr.w	r3, [r2, #-4]
  405154:	ea5f 4b13 	movs.w	fp, r3, lsr #16
  405158:	d020      	beq.n	40519c <__multiply+0xf8>
  40515a:	f8dc 3000 	ldr.w	r3, [ip]
  40515e:	4667      	mov	r7, ip
  405160:	4618      	mov	r0, r3
  405162:	464d      	mov	r5, r9
  405164:	2100      	movs	r1, #0
  405166:	e000      	b.n	40516a <__multiply+0xc6>
  405168:	4637      	mov	r7, r6
  40516a:	882c      	ldrh	r4, [r5, #0]
  40516c:	0c00      	lsrs	r0, r0, #16
  40516e:	fb0b 0004 	mla	r0, fp, r4, r0
  405172:	4401      	add	r1, r0
  405174:	b29c      	uxth	r4, r3
  405176:	463e      	mov	r6, r7
  405178:	ea44 4301 	orr.w	r3, r4, r1, lsl #16
  40517c:	f846 3b04 	str.w	r3, [r6], #4
  405180:	6878      	ldr	r0, [r7, #4]
  405182:	f855 4b04 	ldr.w	r4, [r5], #4
  405186:	b283      	uxth	r3, r0
  405188:	0c24      	lsrs	r4, r4, #16
  40518a:	fb0b 3404 	mla	r4, fp, r4, r3
  40518e:	eb04 4311 	add.w	r3, r4, r1, lsr #16
  405192:	45ae      	cmp	lr, r5
  405194:	ea4f 4113 	mov.w	r1, r3, lsr #16
  405198:	d8e6      	bhi.n	405168 <__multiply+0xc4>
  40519a:	607b      	str	r3, [r7, #4]
  40519c:	4592      	cmp	sl, r2
  40519e:	f10c 0c04 	add.w	ip, ip, #4
  4051a2:	d8af      	bhi.n	405104 <__multiply+0x60>
  4051a4:	f8dd 9004 	ldr.w	r9, [sp, #4]
  4051a8:	f1b8 0f00 	cmp.w	r8, #0
  4051ac:	dd0b      	ble.n	4051c6 <__multiply+0x122>
  4051ae:	f859 3c04 	ldr.w	r3, [r9, #-4]
  4051b2:	f1a9 0904 	sub.w	r9, r9, #4
  4051b6:	b11b      	cbz	r3, 4051c0 <__multiply+0x11c>
  4051b8:	e005      	b.n	4051c6 <__multiply+0x122>
  4051ba:	f859 3d04 	ldr.w	r3, [r9, #-4]!
  4051be:	b913      	cbnz	r3, 4051c6 <__multiply+0x122>
  4051c0:	f1b8 0801 	subs.w	r8, r8, #1
  4051c4:	d1f9      	bne.n	4051ba <__multiply+0x116>
  4051c6:	9800      	ldr	r0, [sp, #0]
  4051c8:	f8c0 8010 	str.w	r8, [r0, #16]
  4051cc:	b003      	add	sp, #12
  4051ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4051d2:	4615      	mov	r5, r2
  4051d4:	460c      	mov	r4, r1
  4051d6:	e772      	b.n	4050be <__multiply+0x1a>

004051d8 <__pow5mult>:
  4051d8:	f012 0303 	ands.w	r3, r2, #3
  4051dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4051e0:	4614      	mov	r4, r2
  4051e2:	4607      	mov	r7, r0
  4051e4:	460e      	mov	r6, r1
  4051e6:	d12d      	bne.n	405244 <__pow5mult+0x6c>
  4051e8:	10a4      	asrs	r4, r4, #2
  4051ea:	d01c      	beq.n	405226 <__pow5mult+0x4e>
  4051ec:	6cbd      	ldr	r5, [r7, #72]	; 0x48
  4051ee:	b395      	cbz	r5, 405256 <__pow5mult+0x7e>
  4051f0:	07e3      	lsls	r3, r4, #31
  4051f2:	f04f 0800 	mov.w	r8, #0
  4051f6:	d406      	bmi.n	405206 <__pow5mult+0x2e>
  4051f8:	1064      	asrs	r4, r4, #1
  4051fa:	d014      	beq.n	405226 <__pow5mult+0x4e>
  4051fc:	6828      	ldr	r0, [r5, #0]
  4051fe:	b1a8      	cbz	r0, 40522c <__pow5mult+0x54>
  405200:	4605      	mov	r5, r0
  405202:	07e3      	lsls	r3, r4, #31
  405204:	d5f8      	bpl.n	4051f8 <__pow5mult+0x20>
  405206:	4638      	mov	r0, r7
  405208:	4631      	mov	r1, r6
  40520a:	462a      	mov	r2, r5
  40520c:	f7ff ff4a 	bl	4050a4 <__multiply>
  405210:	b1b6      	cbz	r6, 405240 <__pow5mult+0x68>
  405212:	6872      	ldr	r2, [r6, #4]
  405214:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  405216:	1064      	asrs	r4, r4, #1
  405218:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  40521c:	6031      	str	r1, [r6, #0]
  40521e:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  405222:	4606      	mov	r6, r0
  405224:	d1ea      	bne.n	4051fc <__pow5mult+0x24>
  405226:	4630      	mov	r0, r6
  405228:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40522c:	4629      	mov	r1, r5
  40522e:	462a      	mov	r2, r5
  405230:	4638      	mov	r0, r7
  405232:	f7ff ff37 	bl	4050a4 <__multiply>
  405236:	6028      	str	r0, [r5, #0]
  405238:	f8c0 8000 	str.w	r8, [r0]
  40523c:	4605      	mov	r5, r0
  40523e:	e7e0      	b.n	405202 <__pow5mult+0x2a>
  405240:	4606      	mov	r6, r0
  405242:	e7d9      	b.n	4051f8 <__pow5mult+0x20>
  405244:	1e5a      	subs	r2, r3, #1
  405246:	4d0b      	ldr	r5, [pc, #44]	; (405274 <__pow5mult+0x9c>)
  405248:	2300      	movs	r3, #0
  40524a:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  40524e:	f7ff fe8f 	bl	404f70 <__multadd>
  405252:	4606      	mov	r6, r0
  405254:	e7c8      	b.n	4051e8 <__pow5mult+0x10>
  405256:	2101      	movs	r1, #1
  405258:	4638      	mov	r0, r7
  40525a:	f7ff fe59 	bl	404f10 <_Balloc>
  40525e:	f240 2171 	movw	r1, #625	; 0x271
  405262:	2201      	movs	r2, #1
  405264:	2300      	movs	r3, #0
  405266:	6141      	str	r1, [r0, #20]
  405268:	6102      	str	r2, [r0, #16]
  40526a:	4605      	mov	r5, r0
  40526c:	64b8      	str	r0, [r7, #72]	; 0x48
  40526e:	6003      	str	r3, [r0, #0]
  405270:	e7be      	b.n	4051f0 <__pow5mult+0x18>
  405272:	bf00      	nop
  405274:	00406b00 	.word	0x00406b00

00405278 <__lshift>:
  405278:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40527c:	690f      	ldr	r7, [r1, #16]
  40527e:	688b      	ldr	r3, [r1, #8]
  405280:	ea4f 1962 	mov.w	r9, r2, asr #5
  405284:	444f      	add	r7, r9
  405286:	1c7d      	adds	r5, r7, #1
  405288:	429d      	cmp	r5, r3
  40528a:	460e      	mov	r6, r1
  40528c:	4614      	mov	r4, r2
  40528e:	6849      	ldr	r1, [r1, #4]
  405290:	4680      	mov	r8, r0
  405292:	dd04      	ble.n	40529e <__lshift+0x26>
  405294:	005b      	lsls	r3, r3, #1
  405296:	429d      	cmp	r5, r3
  405298:	f101 0101 	add.w	r1, r1, #1
  40529c:	dcfa      	bgt.n	405294 <__lshift+0x1c>
  40529e:	4640      	mov	r0, r8
  4052a0:	f7ff fe36 	bl	404f10 <_Balloc>
  4052a4:	f1b9 0f00 	cmp.w	r9, #0
  4052a8:	f100 0114 	add.w	r1, r0, #20
  4052ac:	dd09      	ble.n	4052c2 <__lshift+0x4a>
  4052ae:	2300      	movs	r3, #0
  4052b0:	469e      	mov	lr, r3
  4052b2:	460a      	mov	r2, r1
  4052b4:	3301      	adds	r3, #1
  4052b6:	454b      	cmp	r3, r9
  4052b8:	f842 eb04 	str.w	lr, [r2], #4
  4052bc:	d1fa      	bne.n	4052b4 <__lshift+0x3c>
  4052be:	eb01 0183 	add.w	r1, r1, r3, lsl #2
  4052c2:	6932      	ldr	r2, [r6, #16]
  4052c4:	f106 0314 	add.w	r3, r6, #20
  4052c8:	f014 0c1f 	ands.w	ip, r4, #31
  4052cc:	eb03 0e82 	add.w	lr, r3, r2, lsl #2
  4052d0:	d01f      	beq.n	405312 <__lshift+0x9a>
  4052d2:	f1cc 0920 	rsb	r9, ip, #32
  4052d6:	2200      	movs	r2, #0
  4052d8:	681c      	ldr	r4, [r3, #0]
  4052da:	fa04 f40c 	lsl.w	r4, r4, ip
  4052de:	4314      	orrs	r4, r2
  4052e0:	468a      	mov	sl, r1
  4052e2:	f841 4b04 	str.w	r4, [r1], #4
  4052e6:	f853 4b04 	ldr.w	r4, [r3], #4
  4052ea:	459e      	cmp	lr, r3
  4052ec:	fa24 f209 	lsr.w	r2, r4, r9
  4052f0:	d8f2      	bhi.n	4052d8 <__lshift+0x60>
  4052f2:	f8ca 2004 	str.w	r2, [sl, #4]
  4052f6:	b102      	cbz	r2, 4052fa <__lshift+0x82>
  4052f8:	1cbd      	adds	r5, r7, #2
  4052fa:	f8d8 304c 	ldr.w	r3, [r8, #76]	; 0x4c
  4052fe:	6872      	ldr	r2, [r6, #4]
  405300:	3d01      	subs	r5, #1
  405302:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  405306:	6105      	str	r5, [r0, #16]
  405308:	6031      	str	r1, [r6, #0]
  40530a:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  40530e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405312:	3904      	subs	r1, #4
  405314:	f853 2b04 	ldr.w	r2, [r3], #4
  405318:	f841 2f04 	str.w	r2, [r1, #4]!
  40531c:	459e      	cmp	lr, r3
  40531e:	d8f9      	bhi.n	405314 <__lshift+0x9c>
  405320:	e7eb      	b.n	4052fa <__lshift+0x82>
  405322:	bf00      	nop

00405324 <__mcmp>:
  405324:	6902      	ldr	r2, [r0, #16]
  405326:	690b      	ldr	r3, [r1, #16]
  405328:	1ad2      	subs	r2, r2, r3
  40532a:	d113      	bne.n	405354 <__mcmp+0x30>
  40532c:	009b      	lsls	r3, r3, #2
  40532e:	3014      	adds	r0, #20
  405330:	3114      	adds	r1, #20
  405332:	4419      	add	r1, r3
  405334:	b410      	push	{r4}
  405336:	4403      	add	r3, r0
  405338:	e001      	b.n	40533e <__mcmp+0x1a>
  40533a:	4298      	cmp	r0, r3
  40533c:	d20c      	bcs.n	405358 <__mcmp+0x34>
  40533e:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  405342:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  405346:	4294      	cmp	r4, r2
  405348:	d0f7      	beq.n	40533a <__mcmp+0x16>
  40534a:	d309      	bcc.n	405360 <__mcmp+0x3c>
  40534c:	2001      	movs	r0, #1
  40534e:	f85d 4b04 	ldr.w	r4, [sp], #4
  405352:	4770      	bx	lr
  405354:	4610      	mov	r0, r2
  405356:	4770      	bx	lr
  405358:	2000      	movs	r0, #0
  40535a:	f85d 4b04 	ldr.w	r4, [sp], #4
  40535e:	4770      	bx	lr
  405360:	f04f 30ff 	mov.w	r0, #4294967295
  405364:	f85d 4b04 	ldr.w	r4, [sp], #4
  405368:	4770      	bx	lr
  40536a:	bf00      	nop

0040536c <__mdiff>:
  40536c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405370:	460e      	mov	r6, r1
  405372:	4605      	mov	r5, r0
  405374:	4611      	mov	r1, r2
  405376:	4630      	mov	r0, r6
  405378:	4614      	mov	r4, r2
  40537a:	f7ff ffd3 	bl	405324 <__mcmp>
  40537e:	1e07      	subs	r7, r0, #0
  405380:	d054      	beq.n	40542c <__mdiff+0xc0>
  405382:	db4d      	blt.n	405420 <__mdiff+0xb4>
  405384:	f04f 0800 	mov.w	r8, #0
  405388:	6871      	ldr	r1, [r6, #4]
  40538a:	4628      	mov	r0, r5
  40538c:	f7ff fdc0 	bl	404f10 <_Balloc>
  405390:	6937      	ldr	r7, [r6, #16]
  405392:	6923      	ldr	r3, [r4, #16]
  405394:	f8c0 800c 	str.w	r8, [r0, #12]
  405398:	3614      	adds	r6, #20
  40539a:	f104 0214 	add.w	r2, r4, #20
  40539e:	eb02 0c83 	add.w	ip, r2, r3, lsl #2
  4053a2:	f100 0514 	add.w	r5, r0, #20
  4053a6:	eb06 0e87 	add.w	lr, r6, r7, lsl #2
  4053aa:	2300      	movs	r3, #0
  4053ac:	f856 8b04 	ldr.w	r8, [r6], #4
  4053b0:	f852 4b04 	ldr.w	r4, [r2], #4
  4053b4:	fa13 f388 	uxtah	r3, r3, r8
  4053b8:	b2a1      	uxth	r1, r4
  4053ba:	0c24      	lsrs	r4, r4, #16
  4053bc:	1a59      	subs	r1, r3, r1
  4053be:	ebc4 4318 	rsb	r3, r4, r8, lsr #16
  4053c2:	eb03 4321 	add.w	r3, r3, r1, asr #16
  4053c6:	b289      	uxth	r1, r1
  4053c8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
  4053cc:	4594      	cmp	ip, r2
  4053ce:	f845 1b04 	str.w	r1, [r5], #4
  4053d2:	ea4f 4323 	mov.w	r3, r3, asr #16
  4053d6:	4634      	mov	r4, r6
  4053d8:	d8e8      	bhi.n	4053ac <__mdiff+0x40>
  4053da:	45b6      	cmp	lr, r6
  4053dc:	46ac      	mov	ip, r5
  4053de:	d915      	bls.n	40540c <__mdiff+0xa0>
  4053e0:	f854 2b04 	ldr.w	r2, [r4], #4
  4053e4:	fa13 f182 	uxtah	r1, r3, r2
  4053e8:	0c13      	lsrs	r3, r2, #16
  4053ea:	eb03 4321 	add.w	r3, r3, r1, asr #16
  4053ee:	b289      	uxth	r1, r1
  4053f0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
  4053f4:	45a6      	cmp	lr, r4
  4053f6:	f845 1b04 	str.w	r1, [r5], #4
  4053fa:	ea4f 4323 	mov.w	r3, r3, asr #16
  4053fe:	d8ef      	bhi.n	4053e0 <__mdiff+0x74>
  405400:	43f6      	mvns	r6, r6
  405402:	4476      	add	r6, lr
  405404:	f026 0503 	bic.w	r5, r6, #3
  405408:	3504      	adds	r5, #4
  40540a:	4465      	add	r5, ip
  40540c:	3d04      	subs	r5, #4
  40540e:	b921      	cbnz	r1, 40541a <__mdiff+0xae>
  405410:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  405414:	3f01      	subs	r7, #1
  405416:	2b00      	cmp	r3, #0
  405418:	d0fa      	beq.n	405410 <__mdiff+0xa4>
  40541a:	6107      	str	r7, [r0, #16]
  40541c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405420:	4633      	mov	r3, r6
  405422:	f04f 0801 	mov.w	r8, #1
  405426:	4626      	mov	r6, r4
  405428:	461c      	mov	r4, r3
  40542a:	e7ad      	b.n	405388 <__mdiff+0x1c>
  40542c:	4628      	mov	r0, r5
  40542e:	4639      	mov	r1, r7
  405430:	f7ff fd6e 	bl	404f10 <_Balloc>
  405434:	2301      	movs	r3, #1
  405436:	6147      	str	r7, [r0, #20]
  405438:	6103      	str	r3, [r0, #16]
  40543a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40543e:	bf00      	nop

00405440 <__d2b>:
  405440:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405444:	b082      	sub	sp, #8
  405446:	2101      	movs	r1, #1
  405448:	461c      	mov	r4, r3
  40544a:	f3c3 570a 	ubfx	r7, r3, #20, #11
  40544e:	4615      	mov	r5, r2
  405450:	9e08      	ldr	r6, [sp, #32]
  405452:	f7ff fd5d 	bl	404f10 <_Balloc>
  405456:	f3c4 0413 	ubfx	r4, r4, #0, #20
  40545a:	4680      	mov	r8, r0
  40545c:	b10f      	cbz	r7, 405462 <__d2b+0x22>
  40545e:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  405462:	9401      	str	r4, [sp, #4]
  405464:	b31d      	cbz	r5, 4054ae <__d2b+0x6e>
  405466:	a802      	add	r0, sp, #8
  405468:	f840 5d08 	str.w	r5, [r0, #-8]!
  40546c:	f7ff fde2 	bl	405034 <__lo0bits>
  405470:	2800      	cmp	r0, #0
  405472:	d134      	bne.n	4054de <__d2b+0x9e>
  405474:	e89d 000c 	ldmia.w	sp, {r2, r3}
  405478:	f8c8 2014 	str.w	r2, [r8, #20]
  40547c:	2b00      	cmp	r3, #0
  40547e:	bf14      	ite	ne
  405480:	2402      	movne	r4, #2
  405482:	2401      	moveq	r4, #1
  405484:	f8c8 3018 	str.w	r3, [r8, #24]
  405488:	f8c8 4010 	str.w	r4, [r8, #16]
  40548c:	b9df      	cbnz	r7, 4054c6 <__d2b+0x86>
  40548e:	eb08 0384 	add.w	r3, r8, r4, lsl #2
  405492:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  405496:	6030      	str	r0, [r6, #0]
  405498:	6918      	ldr	r0, [r3, #16]
  40549a:	f7ff fdab 	bl	404ff4 <__hi0bits>
  40549e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4054a0:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
  4054a4:	6018      	str	r0, [r3, #0]
  4054a6:	4640      	mov	r0, r8
  4054a8:	b002      	add	sp, #8
  4054aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4054ae:	a801      	add	r0, sp, #4
  4054b0:	f7ff fdc0 	bl	405034 <__lo0bits>
  4054b4:	2401      	movs	r4, #1
  4054b6:	9b01      	ldr	r3, [sp, #4]
  4054b8:	f8c8 3014 	str.w	r3, [r8, #20]
  4054bc:	3020      	adds	r0, #32
  4054be:	f8c8 4010 	str.w	r4, [r8, #16]
  4054c2:	2f00      	cmp	r7, #0
  4054c4:	d0e3      	beq.n	40548e <__d2b+0x4e>
  4054c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4054c8:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  4054cc:	4407      	add	r7, r0
  4054ce:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  4054d2:	6037      	str	r7, [r6, #0]
  4054d4:	6018      	str	r0, [r3, #0]
  4054d6:	4640      	mov	r0, r8
  4054d8:	b002      	add	sp, #8
  4054da:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4054de:	e89d 000c 	ldmia.w	sp, {r2, r3}
  4054e2:	f1c0 0120 	rsb	r1, r0, #32
  4054e6:	fa03 f101 	lsl.w	r1, r3, r1
  4054ea:	430a      	orrs	r2, r1
  4054ec:	40c3      	lsrs	r3, r0
  4054ee:	9301      	str	r3, [sp, #4]
  4054f0:	f8c8 2014 	str.w	r2, [r8, #20]
  4054f4:	e7c2      	b.n	40547c <__d2b+0x3c>
  4054f6:	bf00      	nop

004054f8 <_realloc_r>:
  4054f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4054fc:	4617      	mov	r7, r2
  4054fe:	b083      	sub	sp, #12
  405500:	460e      	mov	r6, r1
  405502:	2900      	cmp	r1, #0
  405504:	f000 80e7 	beq.w	4056d6 <_realloc_r+0x1de>
  405508:	4681      	mov	r9, r0
  40550a:	f107 050b 	add.w	r5, r7, #11
  40550e:	f7ff fcfb 	bl	404f08 <__malloc_lock>
  405512:	f856 3c04 	ldr.w	r3, [r6, #-4]
  405516:	2d16      	cmp	r5, #22
  405518:	f023 0403 	bic.w	r4, r3, #3
  40551c:	f1a6 0808 	sub.w	r8, r6, #8
  405520:	d84c      	bhi.n	4055bc <_realloc_r+0xc4>
  405522:	2210      	movs	r2, #16
  405524:	4615      	mov	r5, r2
  405526:	42af      	cmp	r7, r5
  405528:	d84d      	bhi.n	4055c6 <_realloc_r+0xce>
  40552a:	4294      	cmp	r4, r2
  40552c:	f280 8084 	bge.w	405638 <_realloc_r+0x140>
  405530:	f8df b3ac 	ldr.w	fp, [pc, #940]	; 4058e0 <_realloc_r+0x3e8>
  405534:	f8db 0008 	ldr.w	r0, [fp, #8]
  405538:	eb08 0104 	add.w	r1, r8, r4
  40553c:	4288      	cmp	r0, r1
  40553e:	f000 80d6 	beq.w	4056ee <_realloc_r+0x1f6>
  405542:	6848      	ldr	r0, [r1, #4]
  405544:	f020 0e01 	bic.w	lr, r0, #1
  405548:	448e      	add	lr, r1
  40554a:	f8de e004 	ldr.w	lr, [lr, #4]
  40554e:	f01e 0f01 	tst.w	lr, #1
  405552:	d13f      	bne.n	4055d4 <_realloc_r+0xdc>
  405554:	f020 0003 	bic.w	r0, r0, #3
  405558:	4420      	add	r0, r4
  40555a:	4290      	cmp	r0, r2
  40555c:	f280 80c1 	bge.w	4056e2 <_realloc_r+0x1ea>
  405560:	07db      	lsls	r3, r3, #31
  405562:	f100 808f 	bmi.w	405684 <_realloc_r+0x18c>
  405566:	f856 3c08 	ldr.w	r3, [r6, #-8]
  40556a:	ebc3 0a08 	rsb	sl, r3, r8
  40556e:	f8da 3004 	ldr.w	r3, [sl, #4]
  405572:	f023 0303 	bic.w	r3, r3, #3
  405576:	eb00 0e03 	add.w	lr, r0, r3
  40557a:	4596      	cmp	lr, r2
  40557c:	db34      	blt.n	4055e8 <_realloc_r+0xf0>
  40557e:	68cb      	ldr	r3, [r1, #12]
  405580:	688a      	ldr	r2, [r1, #8]
  405582:	4657      	mov	r7, sl
  405584:	60d3      	str	r3, [r2, #12]
  405586:	609a      	str	r2, [r3, #8]
  405588:	f857 1f08 	ldr.w	r1, [r7, #8]!
  40558c:	f8da 300c 	ldr.w	r3, [sl, #12]
  405590:	60cb      	str	r3, [r1, #12]
  405592:	1f22      	subs	r2, r4, #4
  405594:	2a24      	cmp	r2, #36	; 0x24
  405596:	6099      	str	r1, [r3, #8]
  405598:	f200 8136 	bhi.w	405808 <_realloc_r+0x310>
  40559c:	2a13      	cmp	r2, #19
  40559e:	f240 80fd 	bls.w	40579c <_realloc_r+0x2a4>
  4055a2:	6833      	ldr	r3, [r6, #0]
  4055a4:	f8ca 3008 	str.w	r3, [sl, #8]
  4055a8:	6873      	ldr	r3, [r6, #4]
  4055aa:	f8ca 300c 	str.w	r3, [sl, #12]
  4055ae:	2a1b      	cmp	r2, #27
  4055b0:	f200 8140 	bhi.w	405834 <_realloc_r+0x33c>
  4055b4:	3608      	adds	r6, #8
  4055b6:	f10a 0310 	add.w	r3, sl, #16
  4055ba:	e0f0      	b.n	40579e <_realloc_r+0x2a6>
  4055bc:	f025 0507 	bic.w	r5, r5, #7
  4055c0:	2d00      	cmp	r5, #0
  4055c2:	462a      	mov	r2, r5
  4055c4:	daaf      	bge.n	405526 <_realloc_r+0x2e>
  4055c6:	230c      	movs	r3, #12
  4055c8:	2000      	movs	r0, #0
  4055ca:	f8c9 3000 	str.w	r3, [r9]
  4055ce:	b003      	add	sp, #12
  4055d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4055d4:	07d9      	lsls	r1, r3, #31
  4055d6:	d455      	bmi.n	405684 <_realloc_r+0x18c>
  4055d8:	f856 3c08 	ldr.w	r3, [r6, #-8]
  4055dc:	ebc3 0a08 	rsb	sl, r3, r8
  4055e0:	f8da 3004 	ldr.w	r3, [sl, #4]
  4055e4:	f023 0303 	bic.w	r3, r3, #3
  4055e8:	4423      	add	r3, r4
  4055ea:	4293      	cmp	r3, r2
  4055ec:	db4a      	blt.n	405684 <_realloc_r+0x18c>
  4055ee:	4657      	mov	r7, sl
  4055f0:	f8da 100c 	ldr.w	r1, [sl, #12]
  4055f4:	f857 0f08 	ldr.w	r0, [r7, #8]!
  4055f8:	1f22      	subs	r2, r4, #4
  4055fa:	2a24      	cmp	r2, #36	; 0x24
  4055fc:	60c1      	str	r1, [r0, #12]
  4055fe:	6088      	str	r0, [r1, #8]
  405600:	f200 810e 	bhi.w	405820 <_realloc_r+0x328>
  405604:	2a13      	cmp	r2, #19
  405606:	f240 8109 	bls.w	40581c <_realloc_r+0x324>
  40560a:	6831      	ldr	r1, [r6, #0]
  40560c:	f8ca 1008 	str.w	r1, [sl, #8]
  405610:	6871      	ldr	r1, [r6, #4]
  405612:	f8ca 100c 	str.w	r1, [sl, #12]
  405616:	2a1b      	cmp	r2, #27
  405618:	f200 8121 	bhi.w	40585e <_realloc_r+0x366>
  40561c:	3608      	adds	r6, #8
  40561e:	f10a 0210 	add.w	r2, sl, #16
  405622:	6831      	ldr	r1, [r6, #0]
  405624:	6011      	str	r1, [r2, #0]
  405626:	6871      	ldr	r1, [r6, #4]
  405628:	6051      	str	r1, [r2, #4]
  40562a:	68b1      	ldr	r1, [r6, #8]
  40562c:	6091      	str	r1, [r2, #8]
  40562e:	461c      	mov	r4, r3
  405630:	f8da 3004 	ldr.w	r3, [sl, #4]
  405634:	463e      	mov	r6, r7
  405636:	46d0      	mov	r8, sl
  405638:	1b62      	subs	r2, r4, r5
  40563a:	2a0f      	cmp	r2, #15
  40563c:	f003 0301 	and.w	r3, r3, #1
  405640:	d80e      	bhi.n	405660 <_realloc_r+0x168>
  405642:	4323      	orrs	r3, r4
  405644:	4444      	add	r4, r8
  405646:	f8c8 3004 	str.w	r3, [r8, #4]
  40564a:	6863      	ldr	r3, [r4, #4]
  40564c:	f043 0301 	orr.w	r3, r3, #1
  405650:	6063      	str	r3, [r4, #4]
  405652:	4648      	mov	r0, r9
  405654:	f7ff fc5a 	bl	404f0c <__malloc_unlock>
  405658:	4630      	mov	r0, r6
  40565a:	b003      	add	sp, #12
  40565c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405660:	eb08 0105 	add.w	r1, r8, r5
  405664:	431d      	orrs	r5, r3
  405666:	f042 0301 	orr.w	r3, r2, #1
  40566a:	440a      	add	r2, r1
  40566c:	f8c8 5004 	str.w	r5, [r8, #4]
  405670:	604b      	str	r3, [r1, #4]
  405672:	6853      	ldr	r3, [r2, #4]
  405674:	f043 0301 	orr.w	r3, r3, #1
  405678:	3108      	adds	r1, #8
  40567a:	6053      	str	r3, [r2, #4]
  40567c:	4648      	mov	r0, r9
  40567e:	f7fe ff8d 	bl	40459c <_free_r>
  405682:	e7e6      	b.n	405652 <_realloc_r+0x15a>
  405684:	4639      	mov	r1, r7
  405686:	4648      	mov	r0, r9
  405688:	f7ff f864 	bl	404754 <_malloc_r>
  40568c:	4607      	mov	r7, r0
  40568e:	b1d8      	cbz	r0, 4056c8 <_realloc_r+0x1d0>
  405690:	f856 3c04 	ldr.w	r3, [r6, #-4]
  405694:	f023 0201 	bic.w	r2, r3, #1
  405698:	4442      	add	r2, r8
  40569a:	f1a0 0108 	sub.w	r1, r0, #8
  40569e:	4291      	cmp	r1, r2
  4056a0:	f000 80ac 	beq.w	4057fc <_realloc_r+0x304>
  4056a4:	1f22      	subs	r2, r4, #4
  4056a6:	2a24      	cmp	r2, #36	; 0x24
  4056a8:	f200 8099 	bhi.w	4057de <_realloc_r+0x2e6>
  4056ac:	2a13      	cmp	r2, #19
  4056ae:	d86a      	bhi.n	405786 <_realloc_r+0x28e>
  4056b0:	4603      	mov	r3, r0
  4056b2:	4632      	mov	r2, r6
  4056b4:	6811      	ldr	r1, [r2, #0]
  4056b6:	6019      	str	r1, [r3, #0]
  4056b8:	6851      	ldr	r1, [r2, #4]
  4056ba:	6059      	str	r1, [r3, #4]
  4056bc:	6892      	ldr	r2, [r2, #8]
  4056be:	609a      	str	r2, [r3, #8]
  4056c0:	4631      	mov	r1, r6
  4056c2:	4648      	mov	r0, r9
  4056c4:	f7fe ff6a 	bl	40459c <_free_r>
  4056c8:	4648      	mov	r0, r9
  4056ca:	f7ff fc1f 	bl	404f0c <__malloc_unlock>
  4056ce:	4638      	mov	r0, r7
  4056d0:	b003      	add	sp, #12
  4056d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4056d6:	4611      	mov	r1, r2
  4056d8:	b003      	add	sp, #12
  4056da:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4056de:	f7ff b839 	b.w	404754 <_malloc_r>
  4056e2:	68ca      	ldr	r2, [r1, #12]
  4056e4:	6889      	ldr	r1, [r1, #8]
  4056e6:	4604      	mov	r4, r0
  4056e8:	60ca      	str	r2, [r1, #12]
  4056ea:	6091      	str	r1, [r2, #8]
  4056ec:	e7a4      	b.n	405638 <_realloc_r+0x140>
  4056ee:	6841      	ldr	r1, [r0, #4]
  4056f0:	f021 0103 	bic.w	r1, r1, #3
  4056f4:	4421      	add	r1, r4
  4056f6:	f105 0010 	add.w	r0, r5, #16
  4056fa:	4281      	cmp	r1, r0
  4056fc:	da5b      	bge.n	4057b6 <_realloc_r+0x2be>
  4056fe:	07db      	lsls	r3, r3, #31
  405700:	d4c0      	bmi.n	405684 <_realloc_r+0x18c>
  405702:	f856 3c08 	ldr.w	r3, [r6, #-8]
  405706:	ebc3 0a08 	rsb	sl, r3, r8
  40570a:	f8da 3004 	ldr.w	r3, [sl, #4]
  40570e:	f023 0303 	bic.w	r3, r3, #3
  405712:	eb01 0c03 	add.w	ip, r1, r3
  405716:	4560      	cmp	r0, ip
  405718:	f73f af66 	bgt.w	4055e8 <_realloc_r+0xf0>
  40571c:	4657      	mov	r7, sl
  40571e:	f8da 300c 	ldr.w	r3, [sl, #12]
  405722:	f857 1f08 	ldr.w	r1, [r7, #8]!
  405726:	1f22      	subs	r2, r4, #4
  405728:	2a24      	cmp	r2, #36	; 0x24
  40572a:	60cb      	str	r3, [r1, #12]
  40572c:	6099      	str	r1, [r3, #8]
  40572e:	f200 80b8 	bhi.w	4058a2 <_realloc_r+0x3aa>
  405732:	2a13      	cmp	r2, #19
  405734:	f240 80a9 	bls.w	40588a <_realloc_r+0x392>
  405738:	6833      	ldr	r3, [r6, #0]
  40573a:	f8ca 3008 	str.w	r3, [sl, #8]
  40573e:	6873      	ldr	r3, [r6, #4]
  405740:	f8ca 300c 	str.w	r3, [sl, #12]
  405744:	2a1b      	cmp	r2, #27
  405746:	f200 80b5 	bhi.w	4058b4 <_realloc_r+0x3bc>
  40574a:	3608      	adds	r6, #8
  40574c:	f10a 0310 	add.w	r3, sl, #16
  405750:	6832      	ldr	r2, [r6, #0]
  405752:	601a      	str	r2, [r3, #0]
  405754:	6872      	ldr	r2, [r6, #4]
  405756:	605a      	str	r2, [r3, #4]
  405758:	68b2      	ldr	r2, [r6, #8]
  40575a:	609a      	str	r2, [r3, #8]
  40575c:	eb0a 0205 	add.w	r2, sl, r5
  405760:	ebc5 030c 	rsb	r3, r5, ip
  405764:	f043 0301 	orr.w	r3, r3, #1
  405768:	f8cb 2008 	str.w	r2, [fp, #8]
  40576c:	6053      	str	r3, [r2, #4]
  40576e:	f8da 3004 	ldr.w	r3, [sl, #4]
  405772:	f003 0301 	and.w	r3, r3, #1
  405776:	431d      	orrs	r5, r3
  405778:	4648      	mov	r0, r9
  40577a:	f8ca 5004 	str.w	r5, [sl, #4]
  40577e:	f7ff fbc5 	bl	404f0c <__malloc_unlock>
  405782:	4638      	mov	r0, r7
  405784:	e769      	b.n	40565a <_realloc_r+0x162>
  405786:	6833      	ldr	r3, [r6, #0]
  405788:	6003      	str	r3, [r0, #0]
  40578a:	6873      	ldr	r3, [r6, #4]
  40578c:	6043      	str	r3, [r0, #4]
  40578e:	2a1b      	cmp	r2, #27
  405790:	d829      	bhi.n	4057e6 <_realloc_r+0x2ee>
  405792:	f100 0308 	add.w	r3, r0, #8
  405796:	f106 0208 	add.w	r2, r6, #8
  40579a:	e78b      	b.n	4056b4 <_realloc_r+0x1bc>
  40579c:	463b      	mov	r3, r7
  40579e:	6832      	ldr	r2, [r6, #0]
  4057a0:	601a      	str	r2, [r3, #0]
  4057a2:	6872      	ldr	r2, [r6, #4]
  4057a4:	605a      	str	r2, [r3, #4]
  4057a6:	68b2      	ldr	r2, [r6, #8]
  4057a8:	609a      	str	r2, [r3, #8]
  4057aa:	463e      	mov	r6, r7
  4057ac:	4674      	mov	r4, lr
  4057ae:	f8da 3004 	ldr.w	r3, [sl, #4]
  4057b2:	46d0      	mov	r8, sl
  4057b4:	e740      	b.n	405638 <_realloc_r+0x140>
  4057b6:	eb08 0205 	add.w	r2, r8, r5
  4057ba:	1b4b      	subs	r3, r1, r5
  4057bc:	f043 0301 	orr.w	r3, r3, #1
  4057c0:	f8cb 2008 	str.w	r2, [fp, #8]
  4057c4:	6053      	str	r3, [r2, #4]
  4057c6:	f856 3c04 	ldr.w	r3, [r6, #-4]
  4057ca:	f003 0301 	and.w	r3, r3, #1
  4057ce:	431d      	orrs	r5, r3
  4057d0:	4648      	mov	r0, r9
  4057d2:	f846 5c04 	str.w	r5, [r6, #-4]
  4057d6:	f7ff fb99 	bl	404f0c <__malloc_unlock>
  4057da:	4630      	mov	r0, r6
  4057dc:	e73d      	b.n	40565a <_realloc_r+0x162>
  4057de:	4631      	mov	r1, r6
  4057e0:	f7ff fb2e 	bl	404e40 <memmove>
  4057e4:	e76c      	b.n	4056c0 <_realloc_r+0x1c8>
  4057e6:	68b3      	ldr	r3, [r6, #8]
  4057e8:	6083      	str	r3, [r0, #8]
  4057ea:	68f3      	ldr	r3, [r6, #12]
  4057ec:	60c3      	str	r3, [r0, #12]
  4057ee:	2a24      	cmp	r2, #36	; 0x24
  4057f0:	d02c      	beq.n	40584c <_realloc_r+0x354>
  4057f2:	f100 0310 	add.w	r3, r0, #16
  4057f6:	f106 0210 	add.w	r2, r6, #16
  4057fa:	e75b      	b.n	4056b4 <_realloc_r+0x1bc>
  4057fc:	f850 2c04 	ldr.w	r2, [r0, #-4]
  405800:	f022 0203 	bic.w	r2, r2, #3
  405804:	4414      	add	r4, r2
  405806:	e717      	b.n	405638 <_realloc_r+0x140>
  405808:	4631      	mov	r1, r6
  40580a:	4638      	mov	r0, r7
  40580c:	4674      	mov	r4, lr
  40580e:	463e      	mov	r6, r7
  405810:	f7ff fb16 	bl	404e40 <memmove>
  405814:	46d0      	mov	r8, sl
  405816:	f8da 3004 	ldr.w	r3, [sl, #4]
  40581a:	e70d      	b.n	405638 <_realloc_r+0x140>
  40581c:	463a      	mov	r2, r7
  40581e:	e700      	b.n	405622 <_realloc_r+0x12a>
  405820:	4631      	mov	r1, r6
  405822:	4638      	mov	r0, r7
  405824:	461c      	mov	r4, r3
  405826:	463e      	mov	r6, r7
  405828:	f7ff fb0a 	bl	404e40 <memmove>
  40582c:	46d0      	mov	r8, sl
  40582e:	f8da 3004 	ldr.w	r3, [sl, #4]
  405832:	e701      	b.n	405638 <_realloc_r+0x140>
  405834:	68b3      	ldr	r3, [r6, #8]
  405836:	f8ca 3010 	str.w	r3, [sl, #16]
  40583a:	68f3      	ldr	r3, [r6, #12]
  40583c:	f8ca 3014 	str.w	r3, [sl, #20]
  405840:	2a24      	cmp	r2, #36	; 0x24
  405842:	d018      	beq.n	405876 <_realloc_r+0x37e>
  405844:	3610      	adds	r6, #16
  405846:	f10a 0318 	add.w	r3, sl, #24
  40584a:	e7a8      	b.n	40579e <_realloc_r+0x2a6>
  40584c:	6933      	ldr	r3, [r6, #16]
  40584e:	6103      	str	r3, [r0, #16]
  405850:	6973      	ldr	r3, [r6, #20]
  405852:	6143      	str	r3, [r0, #20]
  405854:	f106 0218 	add.w	r2, r6, #24
  405858:	f100 0318 	add.w	r3, r0, #24
  40585c:	e72a      	b.n	4056b4 <_realloc_r+0x1bc>
  40585e:	68b1      	ldr	r1, [r6, #8]
  405860:	f8ca 1010 	str.w	r1, [sl, #16]
  405864:	68f1      	ldr	r1, [r6, #12]
  405866:	f8ca 1014 	str.w	r1, [sl, #20]
  40586a:	2a24      	cmp	r2, #36	; 0x24
  40586c:	d00f      	beq.n	40588e <_realloc_r+0x396>
  40586e:	3610      	adds	r6, #16
  405870:	f10a 0218 	add.w	r2, sl, #24
  405874:	e6d5      	b.n	405622 <_realloc_r+0x12a>
  405876:	6933      	ldr	r3, [r6, #16]
  405878:	f8ca 3018 	str.w	r3, [sl, #24]
  40587c:	6973      	ldr	r3, [r6, #20]
  40587e:	f8ca 301c 	str.w	r3, [sl, #28]
  405882:	3618      	adds	r6, #24
  405884:	f10a 0320 	add.w	r3, sl, #32
  405888:	e789      	b.n	40579e <_realloc_r+0x2a6>
  40588a:	463b      	mov	r3, r7
  40588c:	e760      	b.n	405750 <_realloc_r+0x258>
  40588e:	6932      	ldr	r2, [r6, #16]
  405890:	f8ca 2018 	str.w	r2, [sl, #24]
  405894:	6972      	ldr	r2, [r6, #20]
  405896:	f8ca 201c 	str.w	r2, [sl, #28]
  40589a:	3618      	adds	r6, #24
  40589c:	f10a 0220 	add.w	r2, sl, #32
  4058a0:	e6bf      	b.n	405622 <_realloc_r+0x12a>
  4058a2:	4631      	mov	r1, r6
  4058a4:	4638      	mov	r0, r7
  4058a6:	f8cd c004 	str.w	ip, [sp, #4]
  4058aa:	f7ff fac9 	bl	404e40 <memmove>
  4058ae:	f8dd c004 	ldr.w	ip, [sp, #4]
  4058b2:	e753      	b.n	40575c <_realloc_r+0x264>
  4058b4:	68b3      	ldr	r3, [r6, #8]
  4058b6:	f8ca 3010 	str.w	r3, [sl, #16]
  4058ba:	68f3      	ldr	r3, [r6, #12]
  4058bc:	f8ca 3014 	str.w	r3, [sl, #20]
  4058c0:	2a24      	cmp	r2, #36	; 0x24
  4058c2:	d003      	beq.n	4058cc <_realloc_r+0x3d4>
  4058c4:	3610      	adds	r6, #16
  4058c6:	f10a 0318 	add.w	r3, sl, #24
  4058ca:	e741      	b.n	405750 <_realloc_r+0x258>
  4058cc:	6933      	ldr	r3, [r6, #16]
  4058ce:	f8ca 3018 	str.w	r3, [sl, #24]
  4058d2:	6973      	ldr	r3, [r6, #20]
  4058d4:	f8ca 301c 	str.w	r3, [sl, #28]
  4058d8:	3618      	adds	r6, #24
  4058da:	f10a 0320 	add.w	r3, sl, #32
  4058de:	e737      	b.n	405750 <_realloc_r+0x258>
  4058e0:	20000474 	.word	0x20000474

004058e4 <__fpclassifyd>:
  4058e4:	b410      	push	{r4}
  4058e6:	f031 4400 	bics.w	r4, r1, #2147483648	; 0x80000000
  4058ea:	d008      	beq.n	4058fe <__fpclassifyd+0x1a>
  4058ec:	4b11      	ldr	r3, [pc, #68]	; (405934 <__fpclassifyd+0x50>)
  4058ee:	f5a1 1280 	sub.w	r2, r1, #1048576	; 0x100000
  4058f2:	429a      	cmp	r2, r3
  4058f4:	d808      	bhi.n	405908 <__fpclassifyd+0x24>
  4058f6:	2004      	movs	r0, #4
  4058f8:	f85d 4b04 	ldr.w	r4, [sp], #4
  4058fc:	4770      	bx	lr
  4058fe:	b918      	cbnz	r0, 405908 <__fpclassifyd+0x24>
  405900:	2002      	movs	r0, #2
  405902:	f85d 4b04 	ldr.w	r4, [sp], #4
  405906:	4770      	bx	lr
  405908:	f101 41ff 	add.w	r1, r1, #2139095040	; 0x7f800000
  40590c:	4b09      	ldr	r3, [pc, #36]	; (405934 <__fpclassifyd+0x50>)
  40590e:	f501 01e0 	add.w	r1, r1, #7340032	; 0x700000
  405912:	4299      	cmp	r1, r3
  405914:	d9ef      	bls.n	4058f6 <__fpclassifyd+0x12>
  405916:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
  40591a:	d201      	bcs.n	405920 <__fpclassifyd+0x3c>
  40591c:	2003      	movs	r0, #3
  40591e:	e7eb      	b.n	4058f8 <__fpclassifyd+0x14>
  405920:	4b05      	ldr	r3, [pc, #20]	; (405938 <__fpclassifyd+0x54>)
  405922:	429c      	cmp	r4, r3
  405924:	d001      	beq.n	40592a <__fpclassifyd+0x46>
  405926:	2000      	movs	r0, #0
  405928:	e7e6      	b.n	4058f8 <__fpclassifyd+0x14>
  40592a:	fab0 f080 	clz	r0, r0
  40592e:	0940      	lsrs	r0, r0, #5
  405930:	e7e2      	b.n	4058f8 <__fpclassifyd+0x14>
  405932:	bf00      	nop
  405934:	7fdfffff 	.word	0x7fdfffff
  405938:	7ff00000 	.word	0x7ff00000

0040593c <_sbrk_r>:
  40593c:	b538      	push	{r3, r4, r5, lr}
  40593e:	4c07      	ldr	r4, [pc, #28]	; (40595c <_sbrk_r+0x20>)
  405940:	2300      	movs	r3, #0
  405942:	4605      	mov	r5, r0
  405944:	4608      	mov	r0, r1
  405946:	6023      	str	r3, [r4, #0]
  405948:	f7fb fd10 	bl	40136c <_sbrk>
  40594c:	1c43      	adds	r3, r0, #1
  40594e:	d000      	beq.n	405952 <_sbrk_r+0x16>
  405950:	bd38      	pop	{r3, r4, r5, pc}
  405952:	6823      	ldr	r3, [r4, #0]
  405954:	2b00      	cmp	r3, #0
  405956:	d0fb      	beq.n	405950 <_sbrk_r+0x14>
  405958:	602b      	str	r3, [r5, #0]
  40595a:	bd38      	pop	{r3, r4, r5, pc}
  40595c:	20000d58 	.word	0x20000d58

00405960 <__ssprint_r>:
  405960:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405964:	6893      	ldr	r3, [r2, #8]
  405966:	f8d2 8000 	ldr.w	r8, [r2]
  40596a:	b083      	sub	sp, #12
  40596c:	4691      	mov	r9, r2
  40596e:	2b00      	cmp	r3, #0
  405970:	d072      	beq.n	405a58 <__ssprint_r+0xf8>
  405972:	4607      	mov	r7, r0
  405974:	f04f 0b00 	mov.w	fp, #0
  405978:	6808      	ldr	r0, [r1, #0]
  40597a:	688b      	ldr	r3, [r1, #8]
  40597c:	460d      	mov	r5, r1
  40597e:	465c      	mov	r4, fp
  405980:	2c00      	cmp	r4, #0
  405982:	d045      	beq.n	405a10 <__ssprint_r+0xb0>
  405984:	429c      	cmp	r4, r3
  405986:	461e      	mov	r6, r3
  405988:	469a      	mov	sl, r3
  40598a:	d348      	bcc.n	405a1e <__ssprint_r+0xbe>
  40598c:	89ab      	ldrh	r3, [r5, #12]
  40598e:	f413 6f90 	tst.w	r3, #1152	; 0x480
  405992:	d02d      	beq.n	4059f0 <__ssprint_r+0x90>
  405994:	696e      	ldr	r6, [r5, #20]
  405996:	6929      	ldr	r1, [r5, #16]
  405998:	eb06 0646 	add.w	r6, r6, r6, lsl #1
  40599c:	ebc1 0a00 	rsb	sl, r1, r0
  4059a0:	eb06 76d6 	add.w	r6, r6, r6, lsr #31
  4059a4:	1c60      	adds	r0, r4, #1
  4059a6:	1076      	asrs	r6, r6, #1
  4059a8:	4450      	add	r0, sl
  4059aa:	4286      	cmp	r6, r0
  4059ac:	4632      	mov	r2, r6
  4059ae:	bf3c      	itt	cc
  4059b0:	4606      	movcc	r6, r0
  4059b2:	4632      	movcc	r2, r6
  4059b4:	055b      	lsls	r3, r3, #21
  4059b6:	d535      	bpl.n	405a24 <__ssprint_r+0xc4>
  4059b8:	4611      	mov	r1, r2
  4059ba:	4638      	mov	r0, r7
  4059bc:	f7fe feca 	bl	404754 <_malloc_r>
  4059c0:	2800      	cmp	r0, #0
  4059c2:	d039      	beq.n	405a38 <__ssprint_r+0xd8>
  4059c4:	4652      	mov	r2, sl
  4059c6:	6929      	ldr	r1, [r5, #16]
  4059c8:	9001      	str	r0, [sp, #4]
  4059ca:	f7ff f99f 	bl	404d0c <memcpy>
  4059ce:	89aa      	ldrh	r2, [r5, #12]
  4059d0:	9b01      	ldr	r3, [sp, #4]
  4059d2:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  4059d6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  4059da:	81aa      	strh	r2, [r5, #12]
  4059dc:	ebca 0206 	rsb	r2, sl, r6
  4059e0:	eb03 000a 	add.w	r0, r3, sl
  4059e4:	616e      	str	r6, [r5, #20]
  4059e6:	612b      	str	r3, [r5, #16]
  4059e8:	6028      	str	r0, [r5, #0]
  4059ea:	60aa      	str	r2, [r5, #8]
  4059ec:	4626      	mov	r6, r4
  4059ee:	46a2      	mov	sl, r4
  4059f0:	4652      	mov	r2, sl
  4059f2:	4659      	mov	r1, fp
  4059f4:	f7ff fa24 	bl	404e40 <memmove>
  4059f8:	f8d9 2008 	ldr.w	r2, [r9, #8]
  4059fc:	68ab      	ldr	r3, [r5, #8]
  4059fe:	6828      	ldr	r0, [r5, #0]
  405a00:	1b9b      	subs	r3, r3, r6
  405a02:	4450      	add	r0, sl
  405a04:	1b14      	subs	r4, r2, r4
  405a06:	60ab      	str	r3, [r5, #8]
  405a08:	6028      	str	r0, [r5, #0]
  405a0a:	f8c9 4008 	str.w	r4, [r9, #8]
  405a0e:	b31c      	cbz	r4, 405a58 <__ssprint_r+0xf8>
  405a10:	f8d8 b000 	ldr.w	fp, [r8]
  405a14:	f8d8 4004 	ldr.w	r4, [r8, #4]
  405a18:	f108 0808 	add.w	r8, r8, #8
  405a1c:	e7b0      	b.n	405980 <__ssprint_r+0x20>
  405a1e:	4626      	mov	r6, r4
  405a20:	46a2      	mov	sl, r4
  405a22:	e7e5      	b.n	4059f0 <__ssprint_r+0x90>
  405a24:	4638      	mov	r0, r7
  405a26:	f7ff fd67 	bl	4054f8 <_realloc_r>
  405a2a:	4603      	mov	r3, r0
  405a2c:	2800      	cmp	r0, #0
  405a2e:	d1d5      	bne.n	4059dc <__ssprint_r+0x7c>
  405a30:	4638      	mov	r0, r7
  405a32:	6929      	ldr	r1, [r5, #16]
  405a34:	f7fe fdb2 	bl	40459c <_free_r>
  405a38:	230c      	movs	r3, #12
  405a3a:	603b      	str	r3, [r7, #0]
  405a3c:	89ab      	ldrh	r3, [r5, #12]
  405a3e:	2200      	movs	r2, #0
  405a40:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405a44:	f04f 30ff 	mov.w	r0, #4294967295
  405a48:	81ab      	strh	r3, [r5, #12]
  405a4a:	f8c9 2008 	str.w	r2, [r9, #8]
  405a4e:	f8c9 2004 	str.w	r2, [r9, #4]
  405a52:	b003      	add	sp, #12
  405a54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405a58:	2000      	movs	r0, #0
  405a5a:	f8c9 0004 	str.w	r0, [r9, #4]
  405a5e:	b003      	add	sp, #12
  405a60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00405a64 <__register_exitproc>:
  405a64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  405a68:	4c25      	ldr	r4, [pc, #148]	; (405b00 <__register_exitproc+0x9c>)
  405a6a:	6825      	ldr	r5, [r4, #0]
  405a6c:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
  405a70:	4606      	mov	r6, r0
  405a72:	4688      	mov	r8, r1
  405a74:	4692      	mov	sl, r2
  405a76:	4699      	mov	r9, r3
  405a78:	b3cc      	cbz	r4, 405aee <__register_exitproc+0x8a>
  405a7a:	6860      	ldr	r0, [r4, #4]
  405a7c:	281f      	cmp	r0, #31
  405a7e:	dc18      	bgt.n	405ab2 <__register_exitproc+0x4e>
  405a80:	1c43      	adds	r3, r0, #1
  405a82:	b17e      	cbz	r6, 405aa4 <__register_exitproc+0x40>
  405a84:	eb04 0580 	add.w	r5, r4, r0, lsl #2
  405a88:	2101      	movs	r1, #1
  405a8a:	f8c5 a088 	str.w	sl, [r5, #136]	; 0x88
  405a8e:	f8d4 7188 	ldr.w	r7, [r4, #392]	; 0x188
  405a92:	fa01 f200 	lsl.w	r2, r1, r0
  405a96:	4317      	orrs	r7, r2
  405a98:	2e02      	cmp	r6, #2
  405a9a:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  405a9e:	f8c5 9108 	str.w	r9, [r5, #264]	; 0x108
  405aa2:	d01e      	beq.n	405ae2 <__register_exitproc+0x7e>
  405aa4:	3002      	adds	r0, #2
  405aa6:	6063      	str	r3, [r4, #4]
  405aa8:	f844 8020 	str.w	r8, [r4, r0, lsl #2]
  405aac:	2000      	movs	r0, #0
  405aae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405ab2:	4b14      	ldr	r3, [pc, #80]	; (405b04 <__register_exitproc+0xa0>)
  405ab4:	b303      	cbz	r3, 405af8 <__register_exitproc+0x94>
  405ab6:	f44f 70c8 	mov.w	r0, #400	; 0x190
  405aba:	f3af 8000 	nop.w
  405abe:	4604      	mov	r4, r0
  405ac0:	b1d0      	cbz	r0, 405af8 <__register_exitproc+0x94>
  405ac2:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
  405ac6:	2700      	movs	r7, #0
  405ac8:	e880 0088 	stmia.w	r0, {r3, r7}
  405acc:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  405ad0:	4638      	mov	r0, r7
  405ad2:	2301      	movs	r3, #1
  405ad4:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  405ad8:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
  405adc:	2e00      	cmp	r6, #0
  405ade:	d0e1      	beq.n	405aa4 <__register_exitproc+0x40>
  405ae0:	e7d0      	b.n	405a84 <__register_exitproc+0x20>
  405ae2:	f8d4 118c 	ldr.w	r1, [r4, #396]	; 0x18c
  405ae6:	430a      	orrs	r2, r1
  405ae8:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
  405aec:	e7da      	b.n	405aa4 <__register_exitproc+0x40>
  405aee:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
  405af2:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  405af6:	e7c0      	b.n	405a7a <__register_exitproc+0x16>
  405af8:	f04f 30ff 	mov.w	r0, #4294967295
  405afc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405b00:	004069b4 	.word	0x004069b4
  405b04:	00000000 	.word	0x00000000

00405b08 <_calloc_r>:
  405b08:	b510      	push	{r4, lr}
  405b0a:	fb02 f101 	mul.w	r1, r2, r1
  405b0e:	f7fe fe21 	bl	404754 <_malloc_r>
  405b12:	4604      	mov	r4, r0
  405b14:	b168      	cbz	r0, 405b32 <_calloc_r+0x2a>
  405b16:	f850 2c04 	ldr.w	r2, [r0, #-4]
  405b1a:	f022 0203 	bic.w	r2, r2, #3
  405b1e:	3a04      	subs	r2, #4
  405b20:	2a24      	cmp	r2, #36	; 0x24
  405b22:	d818      	bhi.n	405b56 <_calloc_r+0x4e>
  405b24:	2a13      	cmp	r2, #19
  405b26:	d806      	bhi.n	405b36 <_calloc_r+0x2e>
  405b28:	4603      	mov	r3, r0
  405b2a:	2200      	movs	r2, #0
  405b2c:	601a      	str	r2, [r3, #0]
  405b2e:	605a      	str	r2, [r3, #4]
  405b30:	609a      	str	r2, [r3, #8]
  405b32:	4620      	mov	r0, r4
  405b34:	bd10      	pop	{r4, pc}
  405b36:	2300      	movs	r3, #0
  405b38:	2a1b      	cmp	r2, #27
  405b3a:	6003      	str	r3, [r0, #0]
  405b3c:	6043      	str	r3, [r0, #4]
  405b3e:	d90f      	bls.n	405b60 <_calloc_r+0x58>
  405b40:	2a24      	cmp	r2, #36	; 0x24
  405b42:	6083      	str	r3, [r0, #8]
  405b44:	60c3      	str	r3, [r0, #12]
  405b46:	bf05      	ittet	eq
  405b48:	6103      	streq	r3, [r0, #16]
  405b4a:	6143      	streq	r3, [r0, #20]
  405b4c:	f100 0310 	addne.w	r3, r0, #16
  405b50:	f100 0318 	addeq.w	r3, r0, #24
  405b54:	e7e9      	b.n	405b2a <_calloc_r+0x22>
  405b56:	2100      	movs	r1, #0
  405b58:	f7fc f9de 	bl	401f18 <memset>
  405b5c:	4620      	mov	r0, r4
  405b5e:	bd10      	pop	{r4, pc}
  405b60:	f100 0308 	add.w	r3, r0, #8
  405b64:	e7e1      	b.n	405b2a <_calloc_r+0x22>
  405b66:	bf00      	nop

00405b68 <__gedf2>:
  405b68:	f04f 3cff 	mov.w	ip, #4294967295
  405b6c:	e006      	b.n	405b7c <__cmpdf2+0x4>
  405b6e:	bf00      	nop

00405b70 <__ledf2>:
  405b70:	f04f 0c01 	mov.w	ip, #1
  405b74:	e002      	b.n	405b7c <__cmpdf2+0x4>
  405b76:	bf00      	nop

00405b78 <__cmpdf2>:
  405b78:	f04f 0c01 	mov.w	ip, #1
  405b7c:	f84d cd04 	str.w	ip, [sp, #-4]!
  405b80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  405b84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  405b88:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  405b8c:	bf18      	it	ne
  405b8e:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  405b92:	d01b      	beq.n	405bcc <__cmpdf2+0x54>
  405b94:	b001      	add	sp, #4
  405b96:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  405b9a:	bf0c      	ite	eq
  405b9c:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  405ba0:	ea91 0f03 	teqne	r1, r3
  405ba4:	bf02      	ittt	eq
  405ba6:	ea90 0f02 	teqeq	r0, r2
  405baa:	2000      	moveq	r0, #0
  405bac:	4770      	bxeq	lr
  405bae:	f110 0f00 	cmn.w	r0, #0
  405bb2:	ea91 0f03 	teq	r1, r3
  405bb6:	bf58      	it	pl
  405bb8:	4299      	cmppl	r1, r3
  405bba:	bf08      	it	eq
  405bbc:	4290      	cmpeq	r0, r2
  405bbe:	bf2c      	ite	cs
  405bc0:	17d8      	asrcs	r0, r3, #31
  405bc2:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  405bc6:	f040 0001 	orr.w	r0, r0, #1
  405bca:	4770      	bx	lr
  405bcc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  405bd0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  405bd4:	d102      	bne.n	405bdc <__cmpdf2+0x64>
  405bd6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  405bda:	d107      	bne.n	405bec <__cmpdf2+0x74>
  405bdc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  405be0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  405be4:	d1d6      	bne.n	405b94 <__cmpdf2+0x1c>
  405be6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  405bea:	d0d3      	beq.n	405b94 <__cmpdf2+0x1c>
  405bec:	f85d 0b04 	ldr.w	r0, [sp], #4
  405bf0:	4770      	bx	lr
  405bf2:	bf00      	nop

00405bf4 <__aeabi_cdrcmple>:
  405bf4:	4684      	mov	ip, r0
  405bf6:	4610      	mov	r0, r2
  405bf8:	4662      	mov	r2, ip
  405bfa:	468c      	mov	ip, r1
  405bfc:	4619      	mov	r1, r3
  405bfe:	4663      	mov	r3, ip
  405c00:	e000      	b.n	405c04 <__aeabi_cdcmpeq>
  405c02:	bf00      	nop

00405c04 <__aeabi_cdcmpeq>:
  405c04:	b501      	push	{r0, lr}
  405c06:	f7ff ffb7 	bl	405b78 <__cmpdf2>
  405c0a:	2800      	cmp	r0, #0
  405c0c:	bf48      	it	mi
  405c0e:	f110 0f00 	cmnmi.w	r0, #0
  405c12:	bd01      	pop	{r0, pc}

00405c14 <__aeabi_dcmpeq>:
  405c14:	f84d ed08 	str.w	lr, [sp, #-8]!
  405c18:	f7ff fff4 	bl	405c04 <__aeabi_cdcmpeq>
  405c1c:	bf0c      	ite	eq
  405c1e:	2001      	moveq	r0, #1
  405c20:	2000      	movne	r0, #0
  405c22:	f85d fb08 	ldr.w	pc, [sp], #8
  405c26:	bf00      	nop

00405c28 <__aeabi_dcmplt>:
  405c28:	f84d ed08 	str.w	lr, [sp, #-8]!
  405c2c:	f7ff ffea 	bl	405c04 <__aeabi_cdcmpeq>
  405c30:	bf34      	ite	cc
  405c32:	2001      	movcc	r0, #1
  405c34:	2000      	movcs	r0, #0
  405c36:	f85d fb08 	ldr.w	pc, [sp], #8
  405c3a:	bf00      	nop

00405c3c <__aeabi_dcmple>:
  405c3c:	f84d ed08 	str.w	lr, [sp, #-8]!
  405c40:	f7ff ffe0 	bl	405c04 <__aeabi_cdcmpeq>
  405c44:	bf94      	ite	ls
  405c46:	2001      	movls	r0, #1
  405c48:	2000      	movhi	r0, #0
  405c4a:	f85d fb08 	ldr.w	pc, [sp], #8
  405c4e:	bf00      	nop

00405c50 <__aeabi_dcmpge>:
  405c50:	f84d ed08 	str.w	lr, [sp, #-8]!
  405c54:	f7ff ffce 	bl	405bf4 <__aeabi_cdrcmple>
  405c58:	bf94      	ite	ls
  405c5a:	2001      	movls	r0, #1
  405c5c:	2000      	movhi	r0, #0
  405c5e:	f85d fb08 	ldr.w	pc, [sp], #8
  405c62:	bf00      	nop

00405c64 <__aeabi_dcmpgt>:
  405c64:	f84d ed08 	str.w	lr, [sp, #-8]!
  405c68:	f7ff ffc4 	bl	405bf4 <__aeabi_cdrcmple>
  405c6c:	bf34      	ite	cc
  405c6e:	2001      	movcc	r0, #1
  405c70:	2000      	movcs	r0, #0
  405c72:	f85d fb08 	ldr.w	pc, [sp], #8
  405c76:	bf00      	nop

00405c78 <__aeabi_uldivmod>:
  405c78:	b953      	cbnz	r3, 405c90 <__aeabi_uldivmod+0x18>
  405c7a:	b94a      	cbnz	r2, 405c90 <__aeabi_uldivmod+0x18>
  405c7c:	2900      	cmp	r1, #0
  405c7e:	bf08      	it	eq
  405c80:	2800      	cmpeq	r0, #0
  405c82:	bf1c      	itt	ne
  405c84:	f04f 31ff 	movne.w	r1, #4294967295
  405c88:	f04f 30ff 	movne.w	r0, #4294967295
  405c8c:	f000 b83c 	b.w	405d08 <__aeabi_idiv0>
  405c90:	b082      	sub	sp, #8
  405c92:	46ec      	mov	ip, sp
  405c94:	e92d 5000 	stmdb	sp!, {ip, lr}
  405c98:	f000 f81e 	bl	405cd8 <__gnu_uldivmod_helper>
  405c9c:	f8dd e004 	ldr.w	lr, [sp, #4]
  405ca0:	b002      	add	sp, #8
  405ca2:	bc0c      	pop	{r2, r3}
  405ca4:	4770      	bx	lr
  405ca6:	bf00      	nop

00405ca8 <__gnu_ldivmod_helper>:
  405ca8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405cac:	9c06      	ldr	r4, [sp, #24]
  405cae:	4615      	mov	r5, r2
  405cb0:	4606      	mov	r6, r0
  405cb2:	460f      	mov	r7, r1
  405cb4:	4698      	mov	r8, r3
  405cb6:	f000 f829 	bl	405d0c <__divdi3>
  405cba:	fb05 f301 	mul.w	r3, r5, r1
  405cbe:	fb00 3808 	mla	r8, r0, r8, r3
  405cc2:	fba5 2300 	umull	r2, r3, r5, r0
  405cc6:	1ab2      	subs	r2, r6, r2
  405cc8:	4443      	add	r3, r8
  405cca:	eb67 0303 	sbc.w	r3, r7, r3
  405cce:	e9c4 2300 	strd	r2, r3, [r4]
  405cd2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405cd6:	bf00      	nop

00405cd8 <__gnu_uldivmod_helper>:
  405cd8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405cdc:	9c06      	ldr	r4, [sp, #24]
  405cde:	4690      	mov	r8, r2
  405ce0:	4606      	mov	r6, r0
  405ce2:	460f      	mov	r7, r1
  405ce4:	461d      	mov	r5, r3
  405ce6:	f000 f95f 	bl	405fa8 <__udivdi3>
  405cea:	fb00 f505 	mul.w	r5, r0, r5
  405cee:	fba0 2308 	umull	r2, r3, r0, r8
  405cf2:	fb08 5501 	mla	r5, r8, r1, r5
  405cf6:	1ab2      	subs	r2, r6, r2
  405cf8:	442b      	add	r3, r5
  405cfa:	eb67 0303 	sbc.w	r3, r7, r3
  405cfe:	e9c4 2300 	strd	r2, r3, [r4]
  405d02:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405d06:	bf00      	nop

00405d08 <__aeabi_idiv0>:
  405d08:	4770      	bx	lr
  405d0a:	bf00      	nop

00405d0c <__divdi3>:
  405d0c:	2900      	cmp	r1, #0
  405d0e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  405d12:	f2c0 80a6 	blt.w	405e62 <__divdi3+0x156>
  405d16:	2600      	movs	r6, #0
  405d18:	2b00      	cmp	r3, #0
  405d1a:	f2c0 809c 	blt.w	405e56 <__divdi3+0x14a>
  405d1e:	4688      	mov	r8, r1
  405d20:	4694      	mov	ip, r2
  405d22:	469e      	mov	lr, r3
  405d24:	4615      	mov	r5, r2
  405d26:	4604      	mov	r4, r0
  405d28:	460f      	mov	r7, r1
  405d2a:	2b00      	cmp	r3, #0
  405d2c:	d13d      	bne.n	405daa <__divdi3+0x9e>
  405d2e:	428a      	cmp	r2, r1
  405d30:	d959      	bls.n	405de6 <__divdi3+0xda>
  405d32:	fab2 f382 	clz	r3, r2
  405d36:	b13b      	cbz	r3, 405d48 <__divdi3+0x3c>
  405d38:	f1c3 0220 	rsb	r2, r3, #32
  405d3c:	409f      	lsls	r7, r3
  405d3e:	fa20 f202 	lsr.w	r2, r0, r2
  405d42:	409d      	lsls	r5, r3
  405d44:	4317      	orrs	r7, r2
  405d46:	409c      	lsls	r4, r3
  405d48:	0c29      	lsrs	r1, r5, #16
  405d4a:	0c22      	lsrs	r2, r4, #16
  405d4c:	fbb7 fef1 	udiv	lr, r7, r1
  405d50:	b2a8      	uxth	r0, r5
  405d52:	fb01 771e 	mls	r7, r1, lr, r7
  405d56:	ea42 4707 	orr.w	r7, r2, r7, lsl #16
  405d5a:	fb00 f30e 	mul.w	r3, r0, lr
  405d5e:	42bb      	cmp	r3, r7
  405d60:	d90a      	bls.n	405d78 <__divdi3+0x6c>
  405d62:	197f      	adds	r7, r7, r5
  405d64:	f10e 32ff 	add.w	r2, lr, #4294967295
  405d68:	f080 8105 	bcs.w	405f76 <__divdi3+0x26a>
  405d6c:	42bb      	cmp	r3, r7
  405d6e:	f240 8102 	bls.w	405f76 <__divdi3+0x26a>
  405d72:	f1ae 0e02 	sub.w	lr, lr, #2
  405d76:	442f      	add	r7, r5
  405d78:	1aff      	subs	r7, r7, r3
  405d7a:	b2a4      	uxth	r4, r4
  405d7c:	fbb7 f3f1 	udiv	r3, r7, r1
  405d80:	fb01 7713 	mls	r7, r1, r3, r7
  405d84:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
  405d88:	fb00 f003 	mul.w	r0, r0, r3
  405d8c:	42b8      	cmp	r0, r7
  405d8e:	d908      	bls.n	405da2 <__divdi3+0x96>
  405d90:	197f      	adds	r7, r7, r5
  405d92:	f103 32ff 	add.w	r2, r3, #4294967295
  405d96:	f080 80f0 	bcs.w	405f7a <__divdi3+0x26e>
  405d9a:	42b8      	cmp	r0, r7
  405d9c:	f240 80ed 	bls.w	405f7a <__divdi3+0x26e>
  405da0:	3b02      	subs	r3, #2
  405da2:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
  405da6:	2200      	movs	r2, #0
  405da8:	e003      	b.n	405db2 <__divdi3+0xa6>
  405daa:	428b      	cmp	r3, r1
  405dac:	d90f      	bls.n	405dce <__divdi3+0xc2>
  405dae:	2200      	movs	r2, #0
  405db0:	4613      	mov	r3, r2
  405db2:	1c34      	adds	r4, r6, #0
  405db4:	bf18      	it	ne
  405db6:	2401      	movne	r4, #1
  405db8:	4260      	negs	r0, r4
  405dba:	f04f 0500 	mov.w	r5, #0
  405dbe:	eb65 0145 	sbc.w	r1, r5, r5, lsl #1
  405dc2:	4058      	eors	r0, r3
  405dc4:	4051      	eors	r1, r2
  405dc6:	1900      	adds	r0, r0, r4
  405dc8:	4169      	adcs	r1, r5
  405dca:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  405dce:	fab3 f283 	clz	r2, r3
  405dd2:	2a00      	cmp	r2, #0
  405dd4:	f040 8086 	bne.w	405ee4 <__divdi3+0x1d8>
  405dd8:	428b      	cmp	r3, r1
  405dda:	d302      	bcc.n	405de2 <__divdi3+0xd6>
  405ddc:	4584      	cmp	ip, r0
  405dde:	f200 80db 	bhi.w	405f98 <__divdi3+0x28c>
  405de2:	2301      	movs	r3, #1
  405de4:	e7e5      	b.n	405db2 <__divdi3+0xa6>
  405de6:	b912      	cbnz	r2, 405dee <__divdi3+0xe2>
  405de8:	2301      	movs	r3, #1
  405dea:	fbb3 f5f2 	udiv	r5, r3, r2
  405dee:	fab5 f085 	clz	r0, r5
  405df2:	2800      	cmp	r0, #0
  405df4:	d13b      	bne.n	405e6e <__divdi3+0x162>
  405df6:	1b78      	subs	r0, r7, r5
  405df8:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  405dfc:	fa1f fc85 	uxth.w	ip, r5
  405e00:	2201      	movs	r2, #1
  405e02:	fbb0 f8fe 	udiv	r8, r0, lr
  405e06:	0c21      	lsrs	r1, r4, #16
  405e08:	fb0e 0718 	mls	r7, lr, r8, r0
  405e0c:	ea41 4707 	orr.w	r7, r1, r7, lsl #16
  405e10:	fb0c f308 	mul.w	r3, ip, r8
  405e14:	42bb      	cmp	r3, r7
  405e16:	d907      	bls.n	405e28 <__divdi3+0x11c>
  405e18:	197f      	adds	r7, r7, r5
  405e1a:	f108 31ff 	add.w	r1, r8, #4294967295
  405e1e:	d202      	bcs.n	405e26 <__divdi3+0x11a>
  405e20:	42bb      	cmp	r3, r7
  405e22:	f200 80bd 	bhi.w	405fa0 <__divdi3+0x294>
  405e26:	4688      	mov	r8, r1
  405e28:	1aff      	subs	r7, r7, r3
  405e2a:	b2a4      	uxth	r4, r4
  405e2c:	fbb7 f3fe 	udiv	r3, r7, lr
  405e30:	fb0e 7713 	mls	r7, lr, r3, r7
  405e34:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
  405e38:	fb0c fc03 	mul.w	ip, ip, r3
  405e3c:	45bc      	cmp	ip, r7
  405e3e:	d907      	bls.n	405e50 <__divdi3+0x144>
  405e40:	197f      	adds	r7, r7, r5
  405e42:	f103 31ff 	add.w	r1, r3, #4294967295
  405e46:	d202      	bcs.n	405e4e <__divdi3+0x142>
  405e48:	45bc      	cmp	ip, r7
  405e4a:	f200 80a7 	bhi.w	405f9c <__divdi3+0x290>
  405e4e:	460b      	mov	r3, r1
  405e50:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
  405e54:	e7ad      	b.n	405db2 <__divdi3+0xa6>
  405e56:	4252      	negs	r2, r2
  405e58:	ea6f 0606 	mvn.w	r6, r6
  405e5c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  405e60:	e75d      	b.n	405d1e <__divdi3+0x12>
  405e62:	4240      	negs	r0, r0
  405e64:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  405e68:	f04f 36ff 	mov.w	r6, #4294967295
  405e6c:	e754      	b.n	405d18 <__divdi3+0xc>
  405e6e:	f1c0 0220 	rsb	r2, r0, #32
  405e72:	fa24 f102 	lsr.w	r1, r4, r2
  405e76:	fa07 f300 	lsl.w	r3, r7, r0
  405e7a:	4085      	lsls	r5, r0
  405e7c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  405e80:	40d7      	lsrs	r7, r2
  405e82:	4319      	orrs	r1, r3
  405e84:	fbb7 f2fe 	udiv	r2, r7, lr
  405e88:	0c0b      	lsrs	r3, r1, #16
  405e8a:	fb0e 7712 	mls	r7, lr, r2, r7
  405e8e:	fa1f fc85 	uxth.w	ip, r5
  405e92:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
  405e96:	fb0c f702 	mul.w	r7, ip, r2
  405e9a:	429f      	cmp	r7, r3
  405e9c:	fa04 f400 	lsl.w	r4, r4, r0
  405ea0:	d907      	bls.n	405eb2 <__divdi3+0x1a6>
  405ea2:	195b      	adds	r3, r3, r5
  405ea4:	f102 30ff 	add.w	r0, r2, #4294967295
  405ea8:	d274      	bcs.n	405f94 <__divdi3+0x288>
  405eaa:	429f      	cmp	r7, r3
  405eac:	d972      	bls.n	405f94 <__divdi3+0x288>
  405eae:	3a02      	subs	r2, #2
  405eb0:	442b      	add	r3, r5
  405eb2:	1bdf      	subs	r7, r3, r7
  405eb4:	b289      	uxth	r1, r1
  405eb6:	fbb7 f8fe 	udiv	r8, r7, lr
  405eba:	fb0e 7318 	mls	r3, lr, r8, r7
  405ebe:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
  405ec2:	fb0c f708 	mul.w	r7, ip, r8
  405ec6:	429f      	cmp	r7, r3
  405ec8:	d908      	bls.n	405edc <__divdi3+0x1d0>
  405eca:	195b      	adds	r3, r3, r5
  405ecc:	f108 31ff 	add.w	r1, r8, #4294967295
  405ed0:	d25c      	bcs.n	405f8c <__divdi3+0x280>
  405ed2:	429f      	cmp	r7, r3
  405ed4:	d95a      	bls.n	405f8c <__divdi3+0x280>
  405ed6:	f1a8 0802 	sub.w	r8, r8, #2
  405eda:	442b      	add	r3, r5
  405edc:	1bd8      	subs	r0, r3, r7
  405ede:	ea48 4202 	orr.w	r2, r8, r2, lsl #16
  405ee2:	e78e      	b.n	405e02 <__divdi3+0xf6>
  405ee4:	f1c2 0320 	rsb	r3, r2, #32
  405ee8:	fa2c f103 	lsr.w	r1, ip, r3
  405eec:	fa0e fe02 	lsl.w	lr, lr, r2
  405ef0:	fa20 f703 	lsr.w	r7, r0, r3
  405ef4:	ea41 0e0e 	orr.w	lr, r1, lr
  405ef8:	fa08 f002 	lsl.w	r0, r8, r2
  405efc:	fa28 f103 	lsr.w	r1, r8, r3
  405f00:	ea4f 451e 	mov.w	r5, lr, lsr #16
  405f04:	4338      	orrs	r0, r7
  405f06:	fbb1 f8f5 	udiv	r8, r1, r5
  405f0a:	0c03      	lsrs	r3, r0, #16
  405f0c:	fb05 1118 	mls	r1, r5, r8, r1
  405f10:	fa1f f78e 	uxth.w	r7, lr
  405f14:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
  405f18:	fb07 f308 	mul.w	r3, r7, r8
  405f1c:	428b      	cmp	r3, r1
  405f1e:	fa0c fc02 	lsl.w	ip, ip, r2
  405f22:	d909      	bls.n	405f38 <__divdi3+0x22c>
  405f24:	eb11 010e 	adds.w	r1, r1, lr
  405f28:	f108 39ff 	add.w	r9, r8, #4294967295
  405f2c:	d230      	bcs.n	405f90 <__divdi3+0x284>
  405f2e:	428b      	cmp	r3, r1
  405f30:	d92e      	bls.n	405f90 <__divdi3+0x284>
  405f32:	f1a8 0802 	sub.w	r8, r8, #2
  405f36:	4471      	add	r1, lr
  405f38:	1ac9      	subs	r1, r1, r3
  405f3a:	b280      	uxth	r0, r0
  405f3c:	fbb1 f3f5 	udiv	r3, r1, r5
  405f40:	fb05 1113 	mls	r1, r5, r3, r1
  405f44:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  405f48:	fb07 f703 	mul.w	r7, r7, r3
  405f4c:	428f      	cmp	r7, r1
  405f4e:	d908      	bls.n	405f62 <__divdi3+0x256>
  405f50:	eb11 010e 	adds.w	r1, r1, lr
  405f54:	f103 30ff 	add.w	r0, r3, #4294967295
  405f58:	d216      	bcs.n	405f88 <__divdi3+0x27c>
  405f5a:	428f      	cmp	r7, r1
  405f5c:	d914      	bls.n	405f88 <__divdi3+0x27c>
  405f5e:	3b02      	subs	r3, #2
  405f60:	4471      	add	r1, lr
  405f62:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
  405f66:	1bc9      	subs	r1, r1, r7
  405f68:	fba3 890c 	umull	r8, r9, r3, ip
  405f6c:	4549      	cmp	r1, r9
  405f6e:	d309      	bcc.n	405f84 <__divdi3+0x278>
  405f70:	d005      	beq.n	405f7e <__divdi3+0x272>
  405f72:	2200      	movs	r2, #0
  405f74:	e71d      	b.n	405db2 <__divdi3+0xa6>
  405f76:	4696      	mov	lr, r2
  405f78:	e6fe      	b.n	405d78 <__divdi3+0x6c>
  405f7a:	4613      	mov	r3, r2
  405f7c:	e711      	b.n	405da2 <__divdi3+0x96>
  405f7e:	4094      	lsls	r4, r2
  405f80:	4544      	cmp	r4, r8
  405f82:	d2f6      	bcs.n	405f72 <__divdi3+0x266>
  405f84:	3b01      	subs	r3, #1
  405f86:	e7f4      	b.n	405f72 <__divdi3+0x266>
  405f88:	4603      	mov	r3, r0
  405f8a:	e7ea      	b.n	405f62 <__divdi3+0x256>
  405f8c:	4688      	mov	r8, r1
  405f8e:	e7a5      	b.n	405edc <__divdi3+0x1d0>
  405f90:	46c8      	mov	r8, r9
  405f92:	e7d1      	b.n	405f38 <__divdi3+0x22c>
  405f94:	4602      	mov	r2, r0
  405f96:	e78c      	b.n	405eb2 <__divdi3+0x1a6>
  405f98:	4613      	mov	r3, r2
  405f9a:	e70a      	b.n	405db2 <__divdi3+0xa6>
  405f9c:	3b02      	subs	r3, #2
  405f9e:	e757      	b.n	405e50 <__divdi3+0x144>
  405fa0:	f1a8 0802 	sub.w	r8, r8, #2
  405fa4:	442f      	add	r7, r5
  405fa6:	e73f      	b.n	405e28 <__divdi3+0x11c>

00405fa8 <__udivdi3>:
  405fa8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405fac:	2b00      	cmp	r3, #0
  405fae:	d144      	bne.n	40603a <__udivdi3+0x92>
  405fb0:	428a      	cmp	r2, r1
  405fb2:	4615      	mov	r5, r2
  405fb4:	4604      	mov	r4, r0
  405fb6:	d94f      	bls.n	406058 <__udivdi3+0xb0>
  405fb8:	fab2 f782 	clz	r7, r2
  405fbc:	460e      	mov	r6, r1
  405fbe:	b14f      	cbz	r7, 405fd4 <__udivdi3+0x2c>
  405fc0:	f1c7 0320 	rsb	r3, r7, #32
  405fc4:	40b9      	lsls	r1, r7
  405fc6:	fa20 f603 	lsr.w	r6, r0, r3
  405fca:	fa02 f507 	lsl.w	r5, r2, r7
  405fce:	430e      	orrs	r6, r1
  405fd0:	fa00 f407 	lsl.w	r4, r0, r7
  405fd4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  405fd8:	0c23      	lsrs	r3, r4, #16
  405fda:	fbb6 f0fe 	udiv	r0, r6, lr
  405fde:	b2af      	uxth	r7, r5
  405fe0:	fb0e 6110 	mls	r1, lr, r0, r6
  405fe4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  405fe8:	fb07 f100 	mul.w	r1, r7, r0
  405fec:	4299      	cmp	r1, r3
  405fee:	d909      	bls.n	406004 <__udivdi3+0x5c>
  405ff0:	195b      	adds	r3, r3, r5
  405ff2:	f100 32ff 	add.w	r2, r0, #4294967295
  405ff6:	f080 80ec 	bcs.w	4061d2 <__udivdi3+0x22a>
  405ffa:	4299      	cmp	r1, r3
  405ffc:	f240 80e9 	bls.w	4061d2 <__udivdi3+0x22a>
  406000:	3802      	subs	r0, #2
  406002:	442b      	add	r3, r5
  406004:	1a5a      	subs	r2, r3, r1
  406006:	b2a4      	uxth	r4, r4
  406008:	fbb2 f3fe 	udiv	r3, r2, lr
  40600c:	fb0e 2213 	mls	r2, lr, r3, r2
  406010:	ea44 4202 	orr.w	r2, r4, r2, lsl #16
  406014:	fb07 f703 	mul.w	r7, r7, r3
  406018:	4297      	cmp	r7, r2
  40601a:	d908      	bls.n	40602e <__udivdi3+0x86>
  40601c:	1952      	adds	r2, r2, r5
  40601e:	f103 31ff 	add.w	r1, r3, #4294967295
  406022:	f080 80d8 	bcs.w	4061d6 <__udivdi3+0x22e>
  406026:	4297      	cmp	r7, r2
  406028:	f240 80d5 	bls.w	4061d6 <__udivdi3+0x22e>
  40602c:	3b02      	subs	r3, #2
  40602e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  406032:	2600      	movs	r6, #0
  406034:	4631      	mov	r1, r6
  406036:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40603a:	428b      	cmp	r3, r1
  40603c:	d847      	bhi.n	4060ce <__udivdi3+0x126>
  40603e:	fab3 f683 	clz	r6, r3
  406042:	2e00      	cmp	r6, #0
  406044:	d148      	bne.n	4060d8 <__udivdi3+0x130>
  406046:	428b      	cmp	r3, r1
  406048:	d302      	bcc.n	406050 <__udivdi3+0xa8>
  40604a:	4282      	cmp	r2, r0
  40604c:	f200 80cd 	bhi.w	4061ea <__udivdi3+0x242>
  406050:	2001      	movs	r0, #1
  406052:	4631      	mov	r1, r6
  406054:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406058:	b912      	cbnz	r2, 406060 <__udivdi3+0xb8>
  40605a:	2501      	movs	r5, #1
  40605c:	fbb5 f5f2 	udiv	r5, r5, r2
  406060:	fab5 f885 	clz	r8, r5
  406064:	f1b8 0f00 	cmp.w	r8, #0
  406068:	d177      	bne.n	40615a <__udivdi3+0x1b2>
  40606a:	1b4a      	subs	r2, r1, r5
  40606c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  406070:	b2af      	uxth	r7, r5
  406072:	2601      	movs	r6, #1
  406074:	fbb2 f0fe 	udiv	r0, r2, lr
  406078:	0c23      	lsrs	r3, r4, #16
  40607a:	fb0e 2110 	mls	r1, lr, r0, r2
  40607e:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
  406082:	fb07 f300 	mul.w	r3, r7, r0
  406086:	428b      	cmp	r3, r1
  406088:	d907      	bls.n	40609a <__udivdi3+0xf2>
  40608a:	1949      	adds	r1, r1, r5
  40608c:	f100 32ff 	add.w	r2, r0, #4294967295
  406090:	d202      	bcs.n	406098 <__udivdi3+0xf0>
  406092:	428b      	cmp	r3, r1
  406094:	f200 80ba 	bhi.w	40620c <__udivdi3+0x264>
  406098:	4610      	mov	r0, r2
  40609a:	1ac9      	subs	r1, r1, r3
  40609c:	b2a4      	uxth	r4, r4
  40609e:	fbb1 f3fe 	udiv	r3, r1, lr
  4060a2:	fb0e 1113 	mls	r1, lr, r3, r1
  4060a6:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
  4060aa:	fb07 f703 	mul.w	r7, r7, r3
  4060ae:	42a7      	cmp	r7, r4
  4060b0:	d908      	bls.n	4060c4 <__udivdi3+0x11c>
  4060b2:	1964      	adds	r4, r4, r5
  4060b4:	f103 32ff 	add.w	r2, r3, #4294967295
  4060b8:	f080 808f 	bcs.w	4061da <__udivdi3+0x232>
  4060bc:	42a7      	cmp	r7, r4
  4060be:	f240 808c 	bls.w	4061da <__udivdi3+0x232>
  4060c2:	3b02      	subs	r3, #2
  4060c4:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  4060c8:	4631      	mov	r1, r6
  4060ca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4060ce:	2600      	movs	r6, #0
  4060d0:	4630      	mov	r0, r6
  4060d2:	4631      	mov	r1, r6
  4060d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4060d8:	f1c6 0420 	rsb	r4, r6, #32
  4060dc:	fa22 f504 	lsr.w	r5, r2, r4
  4060e0:	40b3      	lsls	r3, r6
  4060e2:	432b      	orrs	r3, r5
  4060e4:	fa20 fc04 	lsr.w	ip, r0, r4
  4060e8:	fa01 f706 	lsl.w	r7, r1, r6
  4060ec:	fa21 f504 	lsr.w	r5, r1, r4
  4060f0:	ea4f 4e13 	mov.w	lr, r3, lsr #16
  4060f4:	ea4c 0707 	orr.w	r7, ip, r7
  4060f8:	fbb5 f8fe 	udiv	r8, r5, lr
  4060fc:	0c39      	lsrs	r1, r7, #16
  4060fe:	fb0e 5518 	mls	r5, lr, r8, r5
  406102:	fa1f fc83 	uxth.w	ip, r3
  406106:	ea41 4505 	orr.w	r5, r1, r5, lsl #16
  40610a:	fb0c f108 	mul.w	r1, ip, r8
  40610e:	42a9      	cmp	r1, r5
  406110:	fa02 f206 	lsl.w	r2, r2, r6
  406114:	d904      	bls.n	406120 <__udivdi3+0x178>
  406116:	18ed      	adds	r5, r5, r3
  406118:	f108 34ff 	add.w	r4, r8, #4294967295
  40611c:	d367      	bcc.n	4061ee <__udivdi3+0x246>
  40611e:	46a0      	mov	r8, r4
  406120:	1a6d      	subs	r5, r5, r1
  406122:	b2bf      	uxth	r7, r7
  406124:	fbb5 f4fe 	udiv	r4, r5, lr
  406128:	fb0e 5514 	mls	r5, lr, r4, r5
  40612c:	ea47 4105 	orr.w	r1, r7, r5, lsl #16
  406130:	fb0c fc04 	mul.w	ip, ip, r4
  406134:	458c      	cmp	ip, r1
  406136:	d904      	bls.n	406142 <__udivdi3+0x19a>
  406138:	18c9      	adds	r1, r1, r3
  40613a:	f104 35ff 	add.w	r5, r4, #4294967295
  40613e:	d35c      	bcc.n	4061fa <__udivdi3+0x252>
  406140:	462c      	mov	r4, r5
  406142:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
  406146:	ebcc 0101 	rsb	r1, ip, r1
  40614a:	fba4 2302 	umull	r2, r3, r4, r2
  40614e:	4299      	cmp	r1, r3
  406150:	d348      	bcc.n	4061e4 <__udivdi3+0x23c>
  406152:	d044      	beq.n	4061de <__udivdi3+0x236>
  406154:	4620      	mov	r0, r4
  406156:	2600      	movs	r6, #0
  406158:	e76c      	b.n	406034 <__udivdi3+0x8c>
  40615a:	f1c8 0420 	rsb	r4, r8, #32
  40615e:	fa01 f308 	lsl.w	r3, r1, r8
  406162:	fa05 f508 	lsl.w	r5, r5, r8
  406166:	fa20 f704 	lsr.w	r7, r0, r4
  40616a:	40e1      	lsrs	r1, r4
  40616c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  406170:	431f      	orrs	r7, r3
  406172:	fbb1 f6fe 	udiv	r6, r1, lr
  406176:	0c3a      	lsrs	r2, r7, #16
  406178:	fb0e 1116 	mls	r1, lr, r6, r1
  40617c:	fa1f fc85 	uxth.w	ip, r5
  406180:	ea42 4301 	orr.w	r3, r2, r1, lsl #16
  406184:	fb0c f206 	mul.w	r2, ip, r6
  406188:	429a      	cmp	r2, r3
  40618a:	fa00 f408 	lsl.w	r4, r0, r8
  40618e:	d907      	bls.n	4061a0 <__udivdi3+0x1f8>
  406190:	195b      	adds	r3, r3, r5
  406192:	f106 31ff 	add.w	r1, r6, #4294967295
  406196:	d237      	bcs.n	406208 <__udivdi3+0x260>
  406198:	429a      	cmp	r2, r3
  40619a:	d935      	bls.n	406208 <__udivdi3+0x260>
  40619c:	3e02      	subs	r6, #2
  40619e:	442b      	add	r3, r5
  4061a0:	1a9b      	subs	r3, r3, r2
  4061a2:	b2bf      	uxth	r7, r7
  4061a4:	fbb3 f0fe 	udiv	r0, r3, lr
  4061a8:	fb0e 3310 	mls	r3, lr, r0, r3
  4061ac:	ea47 4303 	orr.w	r3, r7, r3, lsl #16
  4061b0:	fb0c f100 	mul.w	r1, ip, r0
  4061b4:	4299      	cmp	r1, r3
  4061b6:	d907      	bls.n	4061c8 <__udivdi3+0x220>
  4061b8:	195b      	adds	r3, r3, r5
  4061ba:	f100 32ff 	add.w	r2, r0, #4294967295
  4061be:	d221      	bcs.n	406204 <__udivdi3+0x25c>
  4061c0:	4299      	cmp	r1, r3
  4061c2:	d91f      	bls.n	406204 <__udivdi3+0x25c>
  4061c4:	3802      	subs	r0, #2
  4061c6:	442b      	add	r3, r5
  4061c8:	1a5a      	subs	r2, r3, r1
  4061ca:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
  4061ce:	4667      	mov	r7, ip
  4061d0:	e750      	b.n	406074 <__udivdi3+0xcc>
  4061d2:	4610      	mov	r0, r2
  4061d4:	e716      	b.n	406004 <__udivdi3+0x5c>
  4061d6:	460b      	mov	r3, r1
  4061d8:	e729      	b.n	40602e <__udivdi3+0x86>
  4061da:	4613      	mov	r3, r2
  4061dc:	e772      	b.n	4060c4 <__udivdi3+0x11c>
  4061de:	40b0      	lsls	r0, r6
  4061e0:	4290      	cmp	r0, r2
  4061e2:	d2b7      	bcs.n	406154 <__udivdi3+0x1ac>
  4061e4:	1e60      	subs	r0, r4, #1
  4061e6:	2600      	movs	r6, #0
  4061e8:	e724      	b.n	406034 <__udivdi3+0x8c>
  4061ea:	4630      	mov	r0, r6
  4061ec:	e722      	b.n	406034 <__udivdi3+0x8c>
  4061ee:	42a9      	cmp	r1, r5
  4061f0:	d995      	bls.n	40611e <__udivdi3+0x176>
  4061f2:	f1a8 0802 	sub.w	r8, r8, #2
  4061f6:	441d      	add	r5, r3
  4061f8:	e792      	b.n	406120 <__udivdi3+0x178>
  4061fa:	458c      	cmp	ip, r1
  4061fc:	d9a0      	bls.n	406140 <__udivdi3+0x198>
  4061fe:	3c02      	subs	r4, #2
  406200:	4419      	add	r1, r3
  406202:	e79e      	b.n	406142 <__udivdi3+0x19a>
  406204:	4610      	mov	r0, r2
  406206:	e7df      	b.n	4061c8 <__udivdi3+0x220>
  406208:	460e      	mov	r6, r1
  40620a:	e7c9      	b.n	4061a0 <__udivdi3+0x1f8>
  40620c:	3802      	subs	r0, #2
  40620e:	4429      	add	r1, r5
  406210:	e743      	b.n	40609a <__udivdi3+0xf2>
  406212:	bf00      	nop

00406214 <p_uc_charset10x14>:
	...
  406230:	ccff ccff 0000 0000 0000 0000 0000 0000     ................
  406240:	00f0 00f0 0000 0000 00f0 00f0 0000 0000     ................
  406250:	c00c c00c fcff fcff c00c c00c fcff fcff     ................
  406260:	c00c c00c 600c 701e 303f 3033 fcff fcff     .....`.p?030....
  406270:	3033 f033 e039 c018 0060 0cf0 3cf0 f060     303.9...`....<`.
  406280:	c003 000f 183c 3cf0 3cc0 1800 f03c f87f     ....<..<.<..<...
  406290:	1cc3 8cc7 cccf ecdc 7878 3030 fc00 cc00     ........xx00....
  4062a0:	0000 0000 0000 0044 00ec 00f8 0070 0000     ......D.....p...
	...
  4062b8:	c00f f03f 7878 1860 0cc0 0cc0 0000 0000     ..?.xx`.........
  4062c8:	0000 0000 0cc0 0cc0 1860 7878 f03f c00f     ........`.xx?...
  4062d8:	0000 0000 600c e00e c007 8003 f83f f83f     .....`......?.?.
  4062e8:	8003 c007 e00e 600c 0003 0003 0003 0003     .......`........
  4062f8:	f03f f03f 0003 0003 0003 0003 4400 ec00     ?.?..........D..
  406308:	f800 7000 0000 0000 0000 0000 0000 0000     ...p............
  406318:	0003 0003 0003 0003 0003 0003 0003 0003     ................
  406328:	0003 0003 1800 3c00 3c00 1800 0000 0000     .......<.<......
	...
  406340:	0000 0c00 3c00 f000 c003 000f 003c 00f0     .....<......<...
  406350:	00c0 0000 f03f f87f fce0 ccc1 8cc3 0cc7     ....?...........
  406360:	0cce 1cfc f87f f03f 0000 0000 0c30 0c70     ......?.....0.p.
  406370:	fcff fcff 0c00 0c00 0000 0000 0c30 1c70     ............0.p.
  406380:	3ce0 7cc0 ecc0 ccc1 8cc3 0ce7 0c7e 0c3c     .<.|........~.<.
  406390:	3030 3870 1ce0 0cc0 0cc0 0cc3 0cc3 1ce3     00p8............
  4063a0:	f87f f03c c003 c007 c00e c01c c038 c070     ..<.........8.p.
  4063b0:	fcff fcff c000 c000 30fc 38fc 1ccc 0ccc     .........0.8....
  4063c0:	0ccc 0ccc 0ccc 1cce f8c7 f0c3 f03f f87f     ............?...
  4063d0:	1ce3 0cc3 0cc3 0cc3 0cc3 9ce3 f871 f030     ............q.0.
  4063e0:	00c0 00c0 00c0 00c0 fcc3 fcc7 00ce 00dc     ................
  4063f0:	00f8 00f0 f03c f87f 9ce7 0cc3 0cc3 0cc3     ....<...........
  406400:	0cc3 9ce7 f87f f03c 003c 007e 0ce7 0cc3     ......<.<.~.....
  406410:	1cc3 38c3 70c3 e0e7 c07f 803f 0000 0000     ...8.p....?.....
  406420:	0000 6018 f03c f03c 6018 0000 0000 0000     ...`<.<..`......
  406430:	0000 0000 0000 4418 ec3c f83c 7018 0000     .......D<.<..p..
  406440:	0000 0000 0000 0003 8007 c00f e01c 7038     ..............8p
  406450:	3870 1ce0 0cc0 0000 c00c c00c c00c c00c     p8..............
  406460:	c00c c00c c00c c00c c00c c00c 0000 0cc0     ................
  406470:	1ce0 3870 7038 e01c c00f 8007 0003 0000     ..p88p..........
  406480:	0030 0070 00e0 00c0 ecc1 ecc3 00c3 00e6     0.p.............
  406490:	007e 003c f030 f871 9ce3 0cc3 fcc3 fcc3     ~.<.0.q.........
  4064a0:	0cc0 1ce0 f87f f03f fc3f fc7f c0e0 c0c0     ......?.?.......
  4064b0:	c0c0 c0c0 c0c0 c0e0 fc7f fc3f fcff fcff     ..........?.....
  4064c0:	0cc3 0cc3 0cc3 0cc3 0cc3 9ce7 f87f f03c     ..............<.
  4064d0:	f03f f87f 1ce0 0cc0 0cc0 0cc0 0cc0 1ce0     ?...............
  4064e0:	3870 3030 fcff fcff 0cc0 0cc0 0cc0 0cc0     p800............
  4064f0:	0cc0 1ce0 f87f f03f fcff fcff 0cc3 0cc3     ......?.........
  406500:	0cc3 0cc3 0cc3 0cc3 0cc0 0cc0 fcff fcff     ................
  406510:	00c3 00c3 00c3 00c3 00c3 00c3 00c0 00c0     ................
  406520:	f03f f87f 1ce0 0cc0 0cc0 0cc3 0cc3 1ce3     ?...............
  406530:	f873 f033 fcff fcff 0003 0003 0003 0003     s.3.............
  406540:	0003 0003 fcff fcff 0000 0000 0cc0 0cc0     ................
  406550:	fcff fcff 0cc0 0cc0 0000 0000 3000 3800     .............0.8
  406560:	1cc0 0cc0 0cc0 1cc0 f8ff f0ff 00c0 00c0     ................
  406570:	fcff fcff 8007 8007 c00f e01c 7038 3870     ............8pp8
  406580:	1ce0 0cc0 fcff fcff 0c00 0c00 0c00 0c00     ................
  406590:	0c00 0c00 0c00 0c00 fcff fcff 0070 0038     ............p.8.
  4065a0:	001f 001f 0038 0070 fcff fcff fcff fcff     ....8.p.........
  4065b0:	001c 000e 0007 8003 c001 e000 fcff fcff     ................
  4065c0:	f03f f87f 1ce0 0cc0 0cc0 0cc0 0cc0 1ce0     ?...............
  4065d0:	f87f f03f fcff fcff 00c3 00c3 00c3 00c3     ..?.............
  4065e0:	00c3 00e7 007e 003c f03f f87f 1ce0 0cc0     ....~.<.?.......
  4065f0:	ccc0 ecc0 7cc0 38e0 fc7f ec3f fcff fcff     .....|.8..?.....
  406600:	00c3 80c3 80c3 c0c3 c0c3 70e7 3c7e 1c3c     ...........p~<<.
  406610:	183c 1c7e 0ce7 0cc3 0cc3 0cc3 0cc3 9cc3     <.~.............
  406620:	f8e1 f060 00c0 00c0 00c0 00c0 fcff fcff     ..`.............
  406630:	00c0 00c0 00c0 00c0 f0ff f8ff 1c00 0c00     ................
  406640:	0c00 0c00 0c00 1c00 f8ff f0ff c0ff e0ff     ................
  406650:	7000 3800 1c00 1c00 3800 7000 e0ff c0ff     .p.8.....8.p....
  406660:	f0ff f8ff 1c00 3c00 f800 f800 3c00 1c00     .......<.....<..
  406670:	f8ff f0ff 3cf0 7cf8 e01c c00f 8007 8007     .....<.|........
  406680:	c00f e01c 7cf8 3cf0 00fc 00fe 0007 8003     .....|.<........
  406690:	fc01 fc01 8003 0007 00fe 00fc 3cc0 7cc0     .............<.|
  4066a0:	ecc0 ccc1 8cc3 0cc7 0cce 0cdc 0cf8 0cf0     ................
  4066b0:	0000 0000 fcff fcff 0cc0 0cc0 0cc0 0000     ................
  4066c0:	0000 0000 0030 0030 000c 000c 0003 0003     ....0.0.........
  4066d0:	c000 c000 3000 3000 0000 0000 0cc0 0cc0     .....0.0........
  4066e0:	0cc0 fcff fcff 0000 0000 0000 000c 001c     ................
  4066f0:	0038 0070 00e0 00e0 0070 0038 001c 000c     8.p.....p.8.....
  406700:	0c00 0c00 0c00 0c00 0c00 0c00 0c00 0c00     ................
  406710:	0c00 0c00 0000 0000 00c0 00e0 0070 0038     ............p.8.
  406720:	0018 0000 0000 0000 3000 7806 fc0e cc0c     .........0.x....
  406730:	cc0c cc0c cc0c cc0e fc07 f803 fcff fcff     ................
  406740:	0c03 0c03 0c03 0c03 0c03 9c03 f801 f000     ................
  406750:	f003 f807 1c0e 0c0c 0c0c 0c0c 0c0c 1c0e     ................
  406760:	3807 3003 f000 f801 9c03 0c03 0c03 0c03     .8.0............
  406770:	0c03 0c03 fcff fcff f003 f807 dc0e cc0c     ................
  406780:	cc0c cc0c cc0c dc0e d807 9003 0000 0003     ................
  406790:	fc3f fc7f 00e3 00e3 0070 0030 0000 0000     ?.......p.0.....
  4067a0:	1803 9c07 cc0f cc0c cc0c cc0c cc0c dc0c     ................
  4067b0:	f80f f007 fcff fcff 0003 0003 0003 0003     ................
  4067c0:	8003 fc01 fc00 0000 0000 0000 0000 0000     ................
  4067d0:	fc1b fc1b 0000 0000 0000 0000 0000 3000     ...............0
  4067e0:	3800 1c00 0c00 0c00 1c00 f8cf f0cf 0000     .8..............
  4067f0:	0000 fcff fcff e000 e001 f003 3807 1c0e     .............8..
  406800:	0c0c 0000 0000 0000 0cc0 0cc0 fcff fcff     ................
  406810:	0c00 0c00 0000 0000 fc0f fc0f 000e 0007     ................
  406820:	c003 c003 0007 000e fc0f fc0f fc0f fc0f     ................
  406830:	0003 0007 000e 000c 000c 000e fc07 fc03     ................
  406840:	f003 f807 1c0e 0c0c 0c0c 0c0c 0c0c 1c0e     ................
  406850:	f807 f003 fc0f fc0f c00c c00c c00c c00c     ................
  406860:	c00c c00f 8007 0003 0003 8007 c00f c00c     ................
  406870:	c00c c00c c00c c00c fc0f fc0f fc0f fc0f     ................
  406880:	8003 0007 000e 000c 000c 000e 0007 0003     ................
  406890:	1803 9c07 cc0f cc0c cc0c cc0c cc0c fc0c     ................
  4068a0:	780e 3006 0000 000c 000c f0ff f8ff 1c0c     .x.0............
  4068b0:	1c0c 380c 300c 0000 f00f f80f 1c00 0c00     ...8.0..........
  4068c0:	0c00 0c00 0c00 1c00 f80f f00f c00f e00f     ................
  4068d0:	7000 3800 1c00 1c00 3800 7000 e00f c00f     .p.8.....8.p....
  4068e0:	f00f f80f 1c00 1c00 f800 f800 1c00 1c00     ................
  4068f0:	f80f f00f 0c0c 1c0e 3807 f003 e001 e001     .........8......
  406900:	f003 3807 1c0e 0c0c 000c 000e 0c07 9c03     ...8............
  406910:	f801 f001 8003 0007 000e 000c 0c0c 1c0c     ................
  406920:	3c0c 7c0c ec0c cc0d 8c0f 0c0f 0c0e 0c0c     .<.|............
  406930:	0000 0003 8007 f03f f87c 1ce0 0cc0 0cc0     ......?.|.......
  406940:	0cc0 0000 0c03 0c03 fc3f fc7f 0ce3 0cc3     ........?.......
  406950:	0cc0 0ce0 0c70 0c30 0000 0cc0 0cc0 0cc0     ....p.0.........
  406960:	1ce0 f87c f03f 8007 0003 0000 00c0 00c0     ..|.?...........
  406970:	00c0 00c0 00c0 00c0 00c0 00c0 00c0 00c0     ................
  406980:	fcff fcff fcff fcff fcff fcff fcff fcff     ................
  406990:	fcff fcff 6552 6973 7473 6e65 6963 3a61     ....Resistencia:
  4069a0:	2520 0064 3431 2d20 4120 4344 0000 0000      %d.14 - ADC....
  4069b0:	0043 0000                                   C...

004069b4 <_global_impure_ptr>:
  4069b4:	0010 2000                                   ... 

004069b8 <zeroes.6911>:
  4069b8:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000

004069c8 <blanks.6910>:
  4069c8:	2020 2020 2020 2020 2020 2020 2020 2020                     
  4069d8:	4e49 0046 6e69 0066 414e 004e 616e 006e     INF.inf.NAN.nan.
  4069e8:	3130 3332 3534 3736 3938 4241 4443 4645     0123456789ABCDEF
  4069f8:	0000 0000 3130 3332 3534 3736 3938 6261     ....0123456789ab
  406a08:	6463 6665 0000 0000 6e28 6c75 296c 0000     cdef....(null)..
  406a18:	0030 0000 6e49 6966 696e 7974 0000 0000     0...Infinity....
  406a28:	614e 004e 4f50 4953 0058 0000 002e 0000     NaN.POSIX.......

00406a38 <__mprec_tens>:
  406a38:	0000 0000 0000 3ff0 0000 0000 0000 4024     .......?......$@
  406a48:	0000 0000 0000 4059 0000 0000 4000 408f     ......Y@.....@.@
  406a58:	0000 0000 8800 40c3 0000 0000 6a00 40f8     .......@.....j.@
  406a68:	0000 0000 8480 412e 0000 0000 12d0 4163     .......A......cA
  406a78:	0000 0000 d784 4197 0000 0000 cd65 41cd     .......A....e..A
  406a88:	0000 2000 a05f 4202 0000 e800 4876 4237     ... _..B....vH7B
  406a98:	0000 a200 1a94 426d 0000 e540 309c 42a2     ......mB..@..0.B
  406aa8:	0000 1e90 bcc4 42d6 0000 2634 6bf5 430c     .......B..4&.k.C
  406ab8:	8000 37e0 c379 4341 a000 85d8 3457 4376     ...7y.AC....W4vC
  406ac8:	c800 674e c16d 43ab 3d00 6091 58e4 43e1     ..Ngm..C.=.`.X.C
  406ad8:	8c40 78b5 af1d 4415 ef50 d6e2 1ae4 444b     @..x...DP.....KD
  406ae8:	d592 064d f0cf 4480 4af6 c7e1 2d02 44b5     ..M....D.J...-.D
  406af8:	9db4 79d9 7843 44ea                         ...yCx.D

00406b00 <p05.5302>:
  406b00:	0005 0000 0019 0000 007d 0000 0000 0000     ........}.......

00406b10 <__mprec_bigtens>:
  406b10:	8000 37e0 c379 4341 6e17 b505 b8b5 4693     ...7y.AC.n.....F
  406b20:	f9f5 e93f 4f03 4d38 1d32 f930 7748 5a82     ..?..O8M2.0.Hw.Z
  406b30:	bf3c 7f73 4fdd 7515                         <.s..O.u

00406b38 <_init>:
  406b38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  406b3a:	bf00      	nop
  406b3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
  406b3e:	bc08      	pop	{r3}
  406b40:	469e      	mov	lr, r3
  406b42:	4770      	bx	lr

00406b44 <__init_array_start>:
  406b44:	004034f1 	.word	0x004034f1

00406b48 <__frame_dummy_init_array_entry>:
  406b48:	004000f1                                ..@.

00406b4c <_fini>:
  406b4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  406b4e:	bf00      	nop
  406b50:	bcf8      	pop	{r3, r4, r5, r6, r7}
  406b52:	bc08      	pop	{r3}
  406b54:	469e      	mov	lr, r3
  406b56:	4770      	bx	lr

00406b58 <__fini_array_start>:
  406b58:	004000cd 	.word	0x004000cd
