{
  "design": {
    "design_info": {
      "boundary_crc": "0x7F3BD7141409DBC5",
      "device": "xcku15p-ffva1760-2-e",
      "name": "c2cSlave",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2020.2",
      "validated": "true"
    },
    "design_tree": {
      "sys_reseter": "",
      "K_C2C": "",
      "K_C2C_PHY": "",
      "K_C2CB": "",
      "K_C2CB_PHY": "",
      "JTAG_AXI_Master": "",
      "slave_interconnect": {
        "xbar": "",
        "s00_couplers": {
          "auto_pc": ""
        },
        "s01_couplers": {},
        "s02_couplers": {
          "auto_pc": ""
        },
        "m00_couplers": {},
        "m01_couplers": {},
        "m02_couplers": {},
        "m03_couplers": {},
        "m04_couplers": {},
        "m05_couplers": {},
        "m06_couplers": {},
        "m07_couplers": {}
      },
      "KINTEX_SYS_MGMT": "",
      "CM1_PB_UART": ""
    },
    "interface_ports": {
      "K_C2C_PHY_DRP": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:drp_rtl:1.0"
      },
      "K_C2C_PHY_refclk": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "200000000"
          }
        }
      },
      "K_C2C_PHY_Rx": {
        "mode": "Slave",
        "vlnv": "xilinx.com:display_aurora:GT_Serial_Transceiver_Pins_RX_rtl:1.0"
      },
      "K_C2C_PHY_Tx": {
        "mode": "Master",
        "vlnv": "xilinx.com:display_aurora:GT_Serial_Transceiver_Pins_TX_rtl:1.0"
      },
      "K_C2C_PHY_DEBUG": {
        "mode": "Master",
        "vlnv": "xilinx.com:display_aurora:transceiver_debug_rtl:1.0"
      },
      "K_C2CB_PHY_DRP": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:drp_rtl:1.0"
      },
      "K_C2CB_PHY_Rx": {
        "mode": "Slave",
        "vlnv": "xilinx.com:display_aurora:GT_Serial_Transceiver_Pins_RX_rtl:1.0"
      },
      "K_C2CB_PHY_Tx": {
        "mode": "Master",
        "vlnv": "xilinx.com:display_aurora:GT_Serial_Transceiver_Pins_TX_rtl:1.0"
      },
      "K_C2CB_PHY_DEBUG": {
        "mode": "Master",
        "vlnv": "xilinx.com:display_aurora:transceiver_debug_rtl:1.0"
      },
      "FW_INFO": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "memory_map_ref": "FW_INFO",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "32"
          },
          "ARUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "AWUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "BUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "c2cSlave_AXI_CLK",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "FREQ_HZ": {
            "value": "50000000"
          },
          "HAS_BRESP": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_BURST": {
            "value": "0"
          },
          "HAS_CACHE": {
            "value": "0"
          },
          "HAS_LOCK": {
            "value": "0"
          },
          "HAS_PROT": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_QOS": {
            "value": "0"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_RRESP": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_WSTRB": {
            "value": "1",
            "value_src": "const_prop"
          },
          "ID_WIDTH": {
            "value": "0",
            "value_src": "auto_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "1",
            "value_src": "ip_prop"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_READ_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_WRITE_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE",
            "value_src": "default"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "RUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "WUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          }
        }
      },
      "FM": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "memory_map_ref": "FM",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "32"
          },
          "ARUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "AWUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "BUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "c2cSlave_AXI_CLK",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "FREQ_HZ": {
            "value": "50000000"
          },
          "HAS_BRESP": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_BURST": {
            "value": "0"
          },
          "HAS_CACHE": {
            "value": "0"
          },
          "HAS_LOCK": {
            "value": "0"
          },
          "HAS_PROT": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_QOS": {
            "value": "0"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_RRESP": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_WSTRB": {
            "value": "1",
            "value_src": "const_prop"
          },
          "ID_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "1",
            "value_src": "ip_prop"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_READ_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_WRITE_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE",
            "value_src": "default"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "RUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "WUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          }
        }
      },
      "C2C_INTFS": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "memory_map_ref": "C2C_INTFS",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "32"
          },
          "ARUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "AWUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "BUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "c2cSlave_AXI_CLK",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "FREQ_HZ": {
            "value": "50000000"
          },
          "HAS_BRESP": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_BURST": {
            "value": "0"
          },
          "HAS_CACHE": {
            "value": "0"
          },
          "HAS_LOCK": {
            "value": "0"
          },
          "HAS_PROT": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_QOS": {
            "value": "0"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_RRESP": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_WSTRB": {
            "value": "1",
            "value_src": "const_prop"
          },
          "ID_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "1",
            "value_src": "ip_prop"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_READ_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_WRITE_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE",
            "value_src": "default"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "RUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "WUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          }
        }
      },
      "CM1_PB_UART": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:uart_rtl:1.0"
      },
      "HOG": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "memory_map_ref": "HOG",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "32"
          },
          "ARUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "AWUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "BUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "c2cSlave_AXI_CLK",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "FREQ_HZ": {
            "value": "50000000"
          },
          "HAS_BRESP": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_BURST": {
            "value": "0"
          },
          "HAS_CACHE": {
            "value": "0"
          },
          "HAS_LOCK": {
            "value": "0"
          },
          "HAS_PROT": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_QOS": {
            "value": "0"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_RRESP": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_WSTRB": {
            "value": "1",
            "value_src": "const_prop"
          },
          "ID_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "1",
            "value_src": "ip_prop"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_READ_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_WRITE_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE",
            "value_src": "default"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "RUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "WUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          }
        }
      },
      "HAL_CORE": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "memory_map_ref": "HAL_CORE",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "32"
          },
          "ARUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "AWUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "BUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "c2cSlave_AXI_CLK",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "FREQ_HZ": {
            "value": "50000000"
          },
          "HAS_BRESP": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_BURST": {
            "value": "0"
          },
          "HAS_CACHE": {
            "value": "0"
          },
          "HAS_LOCK": {
            "value": "0"
          },
          "HAS_PROT": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_QOS": {
            "value": "0"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_RRESP": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_WSTRB": {
            "value": "1",
            "value_src": "const_prop"
          },
          "ID_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "1",
            "value_src": "ip_prop"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_READ_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_WRITE_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE",
            "value_src": "default"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "RUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "WUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          }
        }
      },
      "HAL": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "memory_map_ref": "HAL",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "32"
          },
          "ARUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "AWUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "BUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "c2cSlave_AXI_CLK",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "FREQ_HZ": {
            "value": "50000000"
          },
          "HAS_BRESP": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_BURST": {
            "value": "0"
          },
          "HAS_CACHE": {
            "value": "0"
          },
          "HAS_LOCK": {
            "value": "0"
          },
          "HAS_PROT": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_QOS": {
            "value": "0"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_RRESP": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_WSTRB": {
            "value": "1",
            "value_src": "const_prop"
          },
          "ID_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "1",
            "value_src": "ip_prop"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_READ_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_WRITE_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE",
            "value_src": "default"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "RUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "WUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          }
        }
      }
    },
    "ports": {
      "clk50Mhz": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "c2cSlave_clk50Mhz",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "50000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "reset_n": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "AXI_CLK": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "HAL:FW_INFO:FM:C2C_INTFS:HOG:HAL_CORE"
          },
          "CLK_DOMAIN": {
            "value": "c2cSlave_AXI_CLK",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "50000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "AXI_RST_N": {
        "type": "rst",
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "const_prop"
          }
        }
      },
      "K_C2C_aurora_pma_init_in": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "K_C2C_aurora_do_cc": {
        "direction": "O"
      },
      "K_C2C_axi_c2c_config_error_out": {
        "direction": "O"
      },
      "K_C2C_axi_c2c_link_status_out": {
        "direction": "O"
      },
      "K_C2C_axi_c2c_multi_bit_error_out": {
        "direction": "O"
      },
      "K_C2C_PHY_gt_refclk1_out": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "c2cSlave_K_C2C_PHY_0_gt_refclk1_out",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "200000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0",
            "value_src": "ip_prop"
          }
        }
      },
      "K_C2C_PHY_power_down": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "K_C2C_PHY_gt_pll_lock": {
        "direction": "O"
      },
      "K_C2C_PHY_hard_err": {
        "direction": "O"
      },
      "K_C2C_PHY_soft_err": {
        "direction": "O"
      },
      "K_C2C_PHY_lane_up": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "K_C2C_PHY_mmcm_not_locked_out": {
        "direction": "O"
      },
      "K_C2C_PHY_link_reset_out": {
        "type": "rst",
        "direction": "O",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH",
            "value_src": "const_prop"
          }
        }
      },
      "K_C2C_PHY_channel_up": {
        "direction": "O"
      },
      "K_C2C_PHY_CLK": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "c2cSlave_K_C2C_PHY_0_user_clk_out",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "78125000",
            "value_src": "user_prop"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0",
            "value_src": "default_prop"
          }
        }
      },
      "K_C2CB_aurora_pma_init_in": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "K_C2CB_aurora_do_cc": {
        "direction": "O"
      },
      "K_C2CB_axi_c2c_config_error_out": {
        "direction": "O"
      },
      "K_C2CB_axi_c2c_link_status_out": {
        "direction": "O"
      },
      "K_C2CB_axi_c2c_multi_bit_error_out": {
        "direction": "O"
      },
      "K_C2CB_PHY_power_down": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "K_C2CB_PHY_gt_pll_lock": {
        "direction": "O"
      },
      "K_C2CB_PHY_hard_err": {
        "direction": "O"
      },
      "K_C2CB_PHY_soft_err": {
        "direction": "O"
      },
      "K_C2CB_PHY_lane_up": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "K_C2CB_PHY_link_reset_out": {
        "type": "rst",
        "direction": "O",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH",
            "value_src": "const_prop"
          }
        }
      },
      "K_C2CB_PHY_channel_up": {
        "direction": "O"
      },
      "KINTEX_SYS_MGMT_alarm": {
        "direction": "O"
      },
      "KINTEX_SYS_MGMT_vccint_alarm": {
        "direction": "O"
      },
      "KINTEX_SYS_MGMT_vccaux_alarm": {
        "direction": "O"
      },
      "KINTEX_SYS_MGMT_overtemp_alarm": {
        "direction": "O"
      }
    },
    "components": {
      "sys_reseter": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "c2cSlave_sys_reseter_0",
        "xci_path": "ip/c2cSlave_sys_reseter_0/c2cSlave_sys_reseter_0.xci",
        "inst_hier_path": "sys_reseter"
      },
      "K_C2C": {
        "vlnv": "xilinx.com:ip:axi_chip2chip:5.0",
        "xci_name": "c2cSlave_K_C2C_0",
        "xci_path": "ip/c2cSlave_K_C2C_0/c2cSlave_K_C2C_0.xci",
        "inst_hier_path": "K_C2C",
        "parameters": {
          "C_AXI_DATA_WIDTH": {
            "value": "32"
          },
          "C_AXI_STB_WIDTH": {
            "value": "4"
          },
          "C_EN_AXI_LINK_HNDLR": {
            "value": "false"
          },
          "C_INCLUDE_AXILITE": {
            "value": "2"
          },
          "C_INTERFACE_MODE": {
            "value": "0"
          },
          "C_INTERFACE_TYPE": {
            "value": "2"
          },
          "C_MASTER_FPGA": {
            "value": "0"
          },
          "C_M_AXI_ID_WIDTH": {
            "value": "0"
          },
          "C_M_AXI_WUSER_WIDTH": {
            "value": "0"
          }
        },
        "addressing": {
          "address_spaces": {
            "MAXI-Lite": {
              "range": "4G",
              "width": "32"
            },
            "MAXI": {
              "range": "4G",
              "width": "32"
            }
          }
        },
        "interface_ports": {
          "m_axi": {
            "mode": "Master",
            "address_space_ref": "MAXI",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          },
          "m_axi_lite": {
            "mode": "Master",
            "address_space_ref": "MAXI-Lite",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          }
        }
      },
      "K_C2C_PHY": {
        "vlnv": "xilinx.com:ip:aurora_64b66b:12.0",
        "xci_name": "c2cSlave_K_C2C_PHY_0",
        "xci_path": "ip/c2cSlave_K_C2C_PHY_0/c2cSlave_K_C2C_PHY_0.xci",
        "inst_hier_path": "K_C2C_PHY",
        "parameters": {
          "C_AURORA_LANES": {
            "value": "1"
          },
          "C_LINE_RATE": {
            "value": "5"
          },
          "C_REFCLK_FREQUENCY": {
            "value": "200"
          },
          "C_USE_CHIPSCOPE": {
            "value": "true"
          },
          "SINGLEEND_GTREFCLK": {
            "value": "False"
          },
          "SupportLevel": {
            "value": "1"
          },
          "TransceiverControl": {
            "value": "true"
          },
          "drp_mode": {
            "value": "Native"
          },
          "interface_mode": {
            "value": "Streaming"
          }
        }
      },
      "K_C2CB": {
        "vlnv": "xilinx.com:ip:axi_chip2chip:5.0",
        "xci_name": "c2cSlave_K_C2CB_0",
        "xci_path": "ip/c2cSlave_K_C2CB_0/c2cSlave_K_C2CB_0.xci",
        "inst_hier_path": "K_C2CB",
        "parameters": {
          "C_AXI_DATA_WIDTH": {
            "value": "32"
          },
          "C_AXI_STB_WIDTH": {
            "value": "4"
          },
          "C_EN_AXI_LINK_HNDLR": {
            "value": "false"
          },
          "C_INCLUDE_AXILITE": {
            "value": "2"
          },
          "C_INTERFACE_MODE": {
            "value": "0"
          },
          "C_INTERFACE_TYPE": {
            "value": "2"
          },
          "C_MASTER_FPGA": {
            "value": "0"
          },
          "C_M_AXI_ID_WIDTH": {
            "value": "0"
          },
          "C_M_AXI_WUSER_WIDTH": {
            "value": "0"
          }
        },
        "addressing": {
          "address_spaces": {
            "MAXI-Lite": {
              "range": "4G",
              "width": "32"
            },
            "MAXI": {
              "range": "4G",
              "width": "32"
            }
          }
        },
        "interface_ports": {
          "m_axi": {
            "mode": "Master",
            "address_space_ref": "MAXI",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          },
          "m_axi_lite": {
            "mode": "Master",
            "address_space_ref": "MAXI-Lite",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          }
        }
      },
      "K_C2CB_PHY": {
        "vlnv": "xilinx.com:ip:aurora_64b66b:12.0",
        "xci_name": "c2cSlave_K_C2CB_PHY_0",
        "xci_path": "ip/c2cSlave_K_C2CB_PHY_0/c2cSlave_K_C2CB_PHY_0.xci",
        "inst_hier_path": "K_C2CB_PHY",
        "parameters": {
          "C_AURORA_LANES": {
            "value": "1"
          },
          "C_LINE_RATE": {
            "value": "5"
          },
          "C_REFCLK_FREQUENCY": {
            "value": "200"
          },
          "C_USE_CHIPSCOPE": {
            "value": "true"
          },
          "SupportLevel": {
            "value": "0"
          },
          "TransceiverControl": {
            "value": "true"
          },
          "drp_mode": {
            "value": "Native"
          },
          "interface_mode": {
            "value": "Streaming"
          }
        }
      },
      "JTAG_AXI_Master": {
        "vlnv": "xilinx.com:ip:jtag_axi:1.2",
        "xci_name": "c2cSlave_JTAG_AXI_Master_0",
        "xci_path": "ip/c2cSlave_JTAG_AXI_Master_0/c2cSlave_JTAG_AXI_Master_0.xci",
        "inst_hier_path": "JTAG_AXI_Master",
        "addressing": {
          "address_spaces": {
            "Data": {
              "range": "4G",
              "width": "32"
            }
          }
        },
        "interface_ports": {
          "M_AXI": {
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          }
        }
      },
      "slave_interconnect": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip/c2cSlave_slave_interconnect_0/c2cSlave_slave_interconnect_0.xci",
        "inst_hier_path": "slave_interconnect",
        "xci_name": "c2cSlave_slave_interconnect_0",
        "parameters": {
          "NUM_MI": {
            "value": "8"
          },
          "NUM_SI": {
            "value": "3"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S01_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S02_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M05_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M06_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M07_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S01_ARESETN"
              }
            }
          },
          "S01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S02_ARESETN"
              }
            }
          },
          "S02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M03_ARESETN"
              }
            }
          },
          "M03_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M04_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M04_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M04_ARESETN"
              }
            }
          },
          "M04_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M05_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M05_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M05_ARESETN"
              }
            }
          },
          "M05_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M06_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M06_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M06_ARESETN"
              }
            }
          },
          "M06_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M07_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M07_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M07_ARESETN"
              }
            }
          },
          "M07_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "c2cSlave_xbar_0",
            "xci_path": "ip/c2cSlave_xbar_0/c2cSlave_xbar_0.xci",
            "inst_hier_path": "slave_interconnect/xbar",
            "parameters": {
              "NUM_MI": {
                "value": "8"
              },
              "NUM_SI": {
                "value": "3"
              },
              "STRATEGY": {
                "value": "0"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI",
                  "M03_AXI",
                  "M04_AXI",
                  "M05_AXI",
                  "M06_AXI",
                  "M07_AXI"
                ]
              },
              "S01_AXI": {
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI",
                  "M03_AXI",
                  "M04_AXI",
                  "M05_AXI",
                  "M06_AXI",
                  "M07_AXI"
                ]
              },
              "S02_AXI": {
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI",
                  "M03_AXI",
                  "M04_AXI",
                  "M05_AXI",
                  "M06_AXI",
                  "M07_AXI"
                ]
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "c2cSlave_auto_pc_0",
                "xci_path": "ip/c2cSlave_auto_pc_0/c2cSlave_auto_pc_0.xci",
                "inst_hier_path": "slave_interconnect/s00_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "s00_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "s01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s01_couplers_to_s01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "s02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "c2cSlave_auto_pc_1",
                "xci_path": "ip/c2cSlave_auto_pc_1/c2cSlave_auto_pc_1.xci",
                "inst_hier_path": "slave_interconnect/s02_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_s02_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "s02_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m02_couplers_to_m02_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m03_couplers_to_m03_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m04_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m04_couplers_to_m04_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m05_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m05_couplers_to_m05_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m06_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m06_couplers_to_m06_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m07_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m07_couplers_to_m07_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "m00_couplers_to_slave_interconnect": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "m04_couplers_to_slave_interconnect": {
            "interface_ports": [
              "M04_AXI",
              "m04_couplers/M_AXI"
            ]
          },
          "xbar_to_m03_couplers": {
            "interface_ports": [
              "xbar/M03_AXI",
              "m03_couplers/S_AXI"
            ]
          },
          "m05_couplers_to_slave_interconnect": {
            "interface_ports": [
              "M05_AXI",
              "m05_couplers/M_AXI"
            ]
          },
          "m07_couplers_to_slave_interconnect": {
            "interface_ports": [
              "M07_AXI",
              "m07_couplers/M_AXI"
            ]
          },
          "slave_interconnect_to_s01_couplers": {
            "interface_ports": [
              "S01_AXI",
              "s01_couplers/S_AXI"
            ]
          },
          "xbar_to_m05_couplers": {
            "interface_ports": [
              "xbar/M05_AXI",
              "m05_couplers/S_AXI"
            ]
          },
          "s02_couplers_to_xbar": {
            "interface_ports": [
              "s02_couplers/M_AXI",
              "xbar/S02_AXI"
            ]
          },
          "slave_interconnect_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "m02_couplers_to_slave_interconnect": {
            "interface_ports": [
              "M02_AXI",
              "m02_couplers/M_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "m03_couplers_to_slave_interconnect": {
            "interface_ports": [
              "M03_AXI",
              "m03_couplers/M_AXI"
            ]
          },
          "m06_couplers_to_slave_interconnect": {
            "interface_ports": [
              "M06_AXI",
              "m06_couplers/M_AXI"
            ]
          },
          "slave_interconnect_to_s02_couplers": {
            "interface_ports": [
              "S02_AXI",
              "s02_couplers/S_AXI"
            ]
          },
          "xbar_to_m06_couplers": {
            "interface_ports": [
              "xbar/M06_AXI",
              "m06_couplers/S_AXI"
            ]
          },
          "m01_couplers_to_slave_interconnect": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "s01_couplers_to_xbar": {
            "interface_ports": [
              "s01_couplers/M_AXI",
              "xbar/S01_AXI"
            ]
          },
          "xbar_to_m04_couplers": {
            "interface_ports": [
              "xbar/M04_AXI",
              "m04_couplers/S_AXI"
            ]
          },
          "xbar_to_m07_couplers": {
            "interface_ports": [
              "xbar/M07_AXI",
              "m07_couplers/S_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          }
        },
        "nets": {
          "slave_interconnect_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/S_ACLK",
              "s01_couplers/S_ACLK",
              "s02_couplers/S_ACLK",
              "s00_couplers/M_ACLK",
              "s01_couplers/M_ACLK",
              "s02_couplers/M_ACLK",
              "m00_couplers/M_ACLK",
              "m01_couplers/M_ACLK",
              "m02_couplers/M_ACLK",
              "m03_couplers/M_ACLK",
              "m04_couplers/M_ACLK",
              "m05_couplers/M_ACLK",
              "m06_couplers/M_ACLK",
              "m07_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK",
              "m03_couplers/S_ACLK",
              "m04_couplers/S_ACLK",
              "m05_couplers/S_ACLK",
              "m06_couplers/S_ACLK",
              "m07_couplers/S_ACLK"
            ]
          },
          "slave_interconnect_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/S_ARESETN",
              "s01_couplers/S_ARESETN",
              "s02_couplers/S_ARESETN",
              "s00_couplers/M_ARESETN",
              "s01_couplers/M_ARESETN",
              "s02_couplers/M_ARESETN",
              "m00_couplers/M_ARESETN",
              "m01_couplers/M_ARESETN",
              "m02_couplers/M_ARESETN",
              "m03_couplers/M_ARESETN",
              "m04_couplers/M_ARESETN",
              "m05_couplers/M_ARESETN",
              "m06_couplers/M_ARESETN",
              "m07_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN",
              "m03_couplers/S_ARESETN",
              "m04_couplers/S_ARESETN",
              "m05_couplers/S_ARESETN",
              "m06_couplers/S_ARESETN",
              "m07_couplers/S_ARESETN"
            ]
          }
        }
      },
      "KINTEX_SYS_MGMT": {
        "vlnv": "xilinx.com:ip:system_management_wiz:1.3",
        "xci_name": "c2cSlave_KINTEX_SYS_MGMT_0",
        "xci_path": "ip/c2cSlave_KINTEX_SYS_MGMT_0/c2cSlave_KINTEX_SYS_MGMT_0.xci",
        "inst_hier_path": "KINTEX_SYS_MGMT",
        "parameters": {
          "USER_TEMP_ALARM": {
            "value": "false"
          }
        }
      },
      "CM1_PB_UART": {
        "vlnv": "xilinx.com:ip:axi_uartlite:2.0",
        "xci_name": "c2cSlave_CM1_PB_UART_0",
        "xci_path": "ip/c2cSlave_CM1_PB_UART_0/c2cSlave_CM1_PB_UART_0.xci",
        "inst_hier_path": "CM1_PB_UART",
        "parameters": {
          "C_BAUDRATE": {
            "value": "115200"
          }
        }
      }
    },
    "interface_nets": {
      "K_C2C_PHY_USER_DATA_M_AXIS_RX": {
        "interface_ports": [
          "K_C2C_PHY/USER_DATA_M_AXIS_RX",
          "K_C2C/AXIS_RX"
        ]
      },
      "K_C2C_AXIS_TX": {
        "interface_ports": [
          "K_C2C/AXIS_TX",
          "K_C2C_PHY/USER_DATA_S_AXIS_TX"
        ]
      },
      "slave_interconnect_M06_AXI": {
        "interface_ports": [
          "HAL_CORE",
          "slave_interconnect/M06_AXI"
        ]
      },
      "K_C2CB_PHY_GT_SERIAL_TX": {
        "interface_ports": [
          "K_C2CB_PHY_Tx",
          "K_C2CB_PHY/GT_SERIAL_TX"
        ]
      },
      "K_C2CB_PHY_TRANSCEIVER_DEBUG": {
        "interface_ports": [
          "K_C2CB_PHY_DEBUG",
          "K_C2CB_PHY/TRANSCEIVER_DEBUG"
        ]
      },
      "K_C2C_PHY_Rx_1": {
        "interface_ports": [
          "K_C2C_PHY_Rx",
          "K_C2C_PHY/GT_SERIAL_RX"
        ]
      },
      "slave_interconnect_M00_AXI": {
        "interface_ports": [
          "KINTEX_SYS_MGMT/S_AXI_LITE",
          "slave_interconnect/M00_AXI"
        ]
      },
      "K_C2C_PHY_GT_SERIAL_TX": {
        "interface_ports": [
          "K_C2C_PHY_Tx",
          "K_C2C_PHY/GT_SERIAL_TX"
        ]
      },
      "CM1_PB_UART_UART": {
        "interface_ports": [
          "CM1_PB_UART",
          "CM1_PB_UART/UART"
        ]
      },
      "slave_interconnect_M01_AXI": {
        "interface_ports": [
          "FW_INFO",
          "slave_interconnect/M01_AXI"
        ]
      },
      "K_C2CB_PHY_DRP_1": {
        "interface_ports": [
          "K_C2CB_PHY_DRP",
          "K_C2CB_PHY/GT0_DRP"
        ]
      },
      "K_C2CB_PHY_Rx_1": {
        "interface_ports": [
          "K_C2CB_PHY_Rx",
          "K_C2CB_PHY/GT_SERIAL_RX"
        ]
      },
      "K_C2CB_AXIS_TX": {
        "interface_ports": [
          "K_C2CB/AXIS_TX",
          "K_C2CB_PHY/USER_DATA_S_AXIS_TX"
        ]
      },
      "K_C2CB_PHY_USER_DATA_M_AXIS_RX": {
        "interface_ports": [
          "K_C2CB_PHY/USER_DATA_M_AXIS_RX",
          "K_C2CB/AXIS_RX"
        ]
      },
      "slave_interconnect_M02_AXI": {
        "interface_ports": [
          "FM",
          "slave_interconnect/M02_AXI"
        ]
      },
      "slave_interconnect_M07_AXI": {
        "interface_ports": [
          "HAL",
          "slave_interconnect/M07_AXI"
        ]
      },
      "slave_interconnect_M03_AXI": {
        "interface_ports": [
          "C2C_INTFS",
          "slave_interconnect/M03_AXI"
        ]
      },
      "slave_interconnect_M04_AXI": {
        "interface_ports": [
          "CM1_PB_UART/S_AXI",
          "slave_interconnect/M04_AXI"
        ]
      },
      "slave_interconnect_M05_AXI": {
        "interface_ports": [
          "HOG",
          "slave_interconnect/M05_AXI"
        ]
      },
      "K_C2C_m_axi": {
        "interface_ports": [
          "K_C2C/m_axi",
          "slave_interconnect/S00_AXI"
        ]
      },
      "K_C2CB_m_axi_lite": {
        "interface_ports": [
          "K_C2CB/m_axi_lite",
          "slave_interconnect/S01_AXI"
        ]
      },
      "JTAG_AXI_Master_M_AXI": {
        "interface_ports": [
          "JTAG_AXI_Master/M_AXI",
          "slave_interconnect/S02_AXI"
        ]
      },
      "K_C2C_PHY_DRP_1": {
        "interface_ports": [
          "K_C2C_PHY_DRP",
          "K_C2C_PHY/GT0_DRP"
        ]
      },
      "K_C2C_PHY_TRANSCEIVER_DEBUG": {
        "interface_ports": [
          "K_C2C_PHY_DEBUG",
          "K_C2C_PHY/TRANSCEIVER_DEBUG"
        ]
      },
      "K_C2C_PHY_refclk_1": {
        "interface_ports": [
          "K_C2C_PHY_refclk",
          "K_C2C_PHY/GT_DIFF_REFCLK1"
        ]
      }
    },
    "nets": {
      "reset_n_1": {
        "ports": [
          "reset_n",
          "sys_reseter/ext_reset_in"
        ]
      },
      "AXI_CLK_1": {
        "ports": [
          "AXI_CLK",
          "sys_reseter/slowest_sync_clk",
          "K_C2C/m_aclk",
          "K_C2C/m_axi_lite_aclk",
          "K_C2CB/m_aclk",
          "K_C2CB/m_axi_lite_aclk",
          "JTAG_AXI_Master/aclk",
          "slave_interconnect/ACLK",
          "slave_interconnect/S00_ACLK",
          "slave_interconnect/S01_ACLK",
          "slave_interconnect/S02_ACLK",
          "slave_interconnect/M00_ACLK",
          "KINTEX_SYS_MGMT/s_axi_aclk",
          "slave_interconnect/M01_ACLK",
          "slave_interconnect/M02_ACLK",
          "slave_interconnect/M03_ACLK",
          "slave_interconnect/M04_ACLK",
          "CM1_PB_UART/s_axi_aclk",
          "slave_interconnect/M05_ACLK",
          "slave_interconnect/M06_ACLK",
          "slave_interconnect/M07_ACLK"
        ]
      },
      "sys_reseter_interconnect_aresetn": {
        "ports": [
          "sys_reseter/interconnect_aresetn",
          "AXI_RST_N",
          "K_C2C/m_aresetn",
          "K_C2CB/m_aresetn",
          "JTAG_AXI_Master/aresetn",
          "slave_interconnect/ARESETN",
          "slave_interconnect/S00_ARESETN",
          "slave_interconnect/S01_ARESETN",
          "slave_interconnect/S02_ARESETN",
          "slave_interconnect/M00_ARESETN",
          "KINTEX_SYS_MGMT/s_axi_aresetn",
          "slave_interconnect/M01_ARESETN",
          "slave_interconnect/M02_ARESETN",
          "slave_interconnect/M03_ARESETN",
          "slave_interconnect/M04_ARESETN",
          "CM1_PB_UART/s_axi_aresetn",
          "slave_interconnect/M05_ARESETN",
          "slave_interconnect/M06_ARESETN",
          "slave_interconnect/M07_ARESETN"
        ]
      },
      "K_C2C_aurora_pma_init_in_1": {
        "ports": [
          "K_C2C_aurora_pma_init_in",
          "K_C2C/aurora_pma_init_in"
        ]
      },
      "K_C2C_aurora_do_cc1": {
        "ports": [
          "K_C2C/aurora_do_cc",
          "K_C2C_aurora_do_cc"
        ]
      },
      "K_C2C_axi_c2c_config_error_out1": {
        "ports": [
          "K_C2C/axi_c2c_config_error_out",
          "K_C2C_axi_c2c_config_error_out"
        ]
      },
      "K_C2C_axi_c2c_link_status_out1": {
        "ports": [
          "K_C2C/axi_c2c_link_status_out",
          "K_C2C_axi_c2c_link_status_out"
        ]
      },
      "K_C2C_axi_c2c_multi_bit_error_out1": {
        "ports": [
          "K_C2C/axi_c2c_multi_bit_error_out",
          "K_C2C_axi_c2c_multi_bit_error_out"
        ]
      },
      "K_C2C_PHY_gt_refclk1_out1": {
        "ports": [
          "K_C2C_PHY/gt_refclk1_out",
          "K_C2C_PHY_gt_refclk1_out",
          "K_C2CB_PHY/refclk1_in"
        ]
      },
      "K_C2C_PHY_power_down_1": {
        "ports": [
          "K_C2C_PHY_power_down",
          "K_C2C_PHY/power_down"
        ]
      },
      "K_C2C_PHY_gt_pll_lock1": {
        "ports": [
          "K_C2C_PHY/gt_pll_lock",
          "K_C2C_PHY_gt_pll_lock"
        ]
      },
      "K_C2C_PHY_hard_err1": {
        "ports": [
          "K_C2C_PHY/hard_err",
          "K_C2C_PHY_hard_err"
        ]
      },
      "K_C2C_PHY_soft_err1": {
        "ports": [
          "K_C2C_PHY/soft_err",
          "K_C2C_PHY_soft_err"
        ]
      },
      "K_C2C_PHY_lane_up1": {
        "ports": [
          "K_C2C_PHY/lane_up",
          "K_C2C_PHY_lane_up"
        ]
      },
      "K_C2C_PHY_mmcm_not_locked_out1": {
        "ports": [
          "K_C2C_PHY/mmcm_not_locked_out",
          "K_C2C_PHY_mmcm_not_locked_out",
          "K_C2C/aurora_mmcm_not_locked",
          "K_C2CB/aurora_mmcm_not_locked"
        ]
      },
      "K_C2C_PHY_link_reset_out1": {
        "ports": [
          "K_C2C_PHY/link_reset_out",
          "K_C2C_PHY_link_reset_out"
        ]
      },
      "K_C2C_PHY_channel_up1": {
        "ports": [
          "K_C2C_PHY/channel_up",
          "K_C2C_PHY_channel_up",
          "K_C2C/axi_c2c_aurora_channel_up"
        ]
      },
      "K_C2C_aurora_pma_init_out": {
        "ports": [
          "K_C2C/aurora_pma_init_out",
          "K_C2C_PHY/pma_init"
        ]
      },
      "K_C2C_aurora_reset_pb": {
        "ports": [
          "K_C2C/aurora_reset_pb",
          "K_C2C_PHY/reset_pb"
        ]
      },
      "K_C2C_PHY_user_clk_out": {
        "ports": [
          "K_C2C_PHY/user_clk_out",
          "K_C2C/axi_c2c_phy_clk",
          "K_C2C_PHY_CLK",
          "K_C2CB_PHY/user_clk",
          "K_C2CB/axi_c2c_phy_clk"
        ]
      },
      "clk50Mhz_1": {
        "ports": [
          "clk50Mhz",
          "K_C2C_PHY/init_clk",
          "K_C2C/aurora_init_clk",
          "K_C2CB_PHY/init_clk",
          "K_C2CB/aurora_init_clk"
        ]
      },
      "K_C2CB_aurora_pma_init_in_1": {
        "ports": [
          "K_C2CB_aurora_pma_init_in",
          "K_C2CB/aurora_pma_init_in"
        ]
      },
      "K_C2CB_aurora_do_cc1": {
        "ports": [
          "K_C2CB/aurora_do_cc",
          "K_C2CB_aurora_do_cc"
        ]
      },
      "K_C2CB_axi_c2c_config_error_out1": {
        "ports": [
          "K_C2CB/axi_c2c_config_error_out",
          "K_C2CB_axi_c2c_config_error_out"
        ]
      },
      "K_C2CB_axi_c2c_link_status_out1": {
        "ports": [
          "K_C2CB/axi_c2c_link_status_out",
          "K_C2CB_axi_c2c_link_status_out"
        ]
      },
      "K_C2CB_axi_c2c_multi_bit_error_out1": {
        "ports": [
          "K_C2CB/axi_c2c_multi_bit_error_out",
          "K_C2CB_axi_c2c_multi_bit_error_out"
        ]
      },
      "K_C2CB_PHY_power_down_1": {
        "ports": [
          "K_C2CB_PHY_power_down",
          "K_C2CB_PHY/power_down"
        ]
      },
      "K_C2CB_PHY_gt_pll_lock1": {
        "ports": [
          "K_C2CB_PHY/gt_pll_lock",
          "K_C2CB_PHY_gt_pll_lock"
        ]
      },
      "K_C2CB_PHY_hard_err1": {
        "ports": [
          "K_C2CB_PHY/hard_err",
          "K_C2CB_PHY_hard_err"
        ]
      },
      "K_C2CB_PHY_soft_err1": {
        "ports": [
          "K_C2CB_PHY/soft_err",
          "K_C2CB_PHY_soft_err"
        ]
      },
      "K_C2CB_PHY_lane_up1": {
        "ports": [
          "K_C2CB_PHY/lane_up",
          "K_C2CB_PHY_lane_up"
        ]
      },
      "K_C2CB_PHY_link_reset_out1": {
        "ports": [
          "K_C2CB_PHY/link_reset_out",
          "K_C2CB_PHY_link_reset_out"
        ]
      },
      "K_C2CB_PHY_channel_up1": {
        "ports": [
          "K_C2CB_PHY/channel_up",
          "K_C2CB_PHY_channel_up",
          "K_C2CB/axi_c2c_aurora_channel_up"
        ]
      },
      "K_C2CB_aurora_pma_init_out": {
        "ports": [
          "K_C2CB/aurora_pma_init_out",
          "K_C2CB_PHY/pma_init"
        ]
      },
      "K_C2CB_aurora_reset_pb": {
        "ports": [
          "K_C2CB/aurora_reset_pb",
          "K_C2CB_PHY/reset_pb"
        ]
      },
      "K_C2C_PHY_sync_clk_out": {
        "ports": [
          "K_C2C_PHY/sync_clk_out",
          "K_C2CB_PHY/sync_clk"
        ]
      },
      "KINTEX_SYS_MGMT_alarm_out": {
        "ports": [
          "KINTEX_SYS_MGMT/alarm_out",
          "KINTEX_SYS_MGMT_alarm"
        ]
      },
      "KINTEX_SYS_MGMT_vccint_alarm_out": {
        "ports": [
          "KINTEX_SYS_MGMT/vccint_alarm_out",
          "KINTEX_SYS_MGMT_vccint_alarm"
        ]
      },
      "KINTEX_SYS_MGMT_vccaux_alarm_out": {
        "ports": [
          "KINTEX_SYS_MGMT/vccaux_alarm_out",
          "KINTEX_SYS_MGMT_vccaux_alarm"
        ]
      },
      "KINTEX_SYS_MGMT_ot_out": {
        "ports": [
          "KINTEX_SYS_MGMT/ot_out",
          "KINTEX_SYS_MGMT_overtemp_alarm"
        ]
      },
      "CM1_PB_UART_interrupt": {
        "ports": [
          "CM1_PB_UART/interrupt",
          "K_C2CB/axi_c2c_s2m_intr_in"
        ]
      }
    },
    "addressing": {
      "/": {
        "memory_maps": {
          "FW_INFO": {
            "address_blocks": {
              "Reg": {
                "base_address": "0",
                "range": "64K",
                "width": "16",
                "usage": "register"
              }
            }
          },
          "FM": {
            "address_blocks": {
              "Reg": {
                "base_address": "0",
                "range": "64K",
                "width": "16",
                "usage": "register"
              }
            }
          },
          "C2C_INTFS": {
            "address_blocks": {
              "Reg": {
                "base_address": "0",
                "range": "64K",
                "width": "16",
                "usage": "register"
              }
            }
          },
          "HOG": {
            "address_blocks": {
              "Reg": {
                "base_address": "0",
                "range": "64K",
                "width": "16",
                "usage": "register"
              }
            }
          },
          "HAL_CORE": {
            "address_blocks": {
              "Reg": {
                "base_address": "0",
                "range": "64K",
                "width": "16",
                "usage": "register"
              }
            }
          },
          "HAL": {
            "address_blocks": {
              "Reg": {
                "base_address": "0",
                "range": "64K",
                "width": "16",
                "usage": "register"
              }
            }
          }
        }
      },
      "/K_C2C": {
        "address_spaces": {
          "MAXI": {
            "segments": {
              "SEG_C2C_INTFS_Reg": {
                "address_block": "/C2C_INTFS/Reg",
                "offset": "0x81010000",
                "range": "64K"
              },
              "SEG_CM1_PB_UART_Reg": {
                "address_block": "/CM1_PB_UART/S_AXI/Reg",
                "offset": "0x81008000",
                "range": "4K"
              },
              "SEG_FM_Reg": {
                "address_block": "/FM/Reg",
                "offset": "0x80000000",
                "range": "16M"
              },
              "SEG_FW_INFO_Reg": {
                "address_block": "/FW_INFO/Reg",
                "offset": "0x81003000",
                "range": "4K"
              },
              "SEG_HAL_CORE_Reg": {
                "address_block": "/HAL_CORE/Reg",
                "offset": "0x81004000",
                "range": "4K"
              },
              "SEG_HAL_Reg": {
                "address_block": "/HAL/Reg",
                "offset": "0x81005000",
                "range": "4K"
              },
              "SEG_HOG_Reg": {
                "address_block": "/HOG/Reg",
                "offset": "0x81030000",
                "range": "64K"
              },
              "SEG_KINTEX_SYS_MGMT_Reg": {
                "address_block": "/KINTEX_SYS_MGMT/S_AXI_LITE/Reg",
                "offset": "0x81001000",
                "range": "4K"
              }
            }
          }
        }
      },
      "/K_C2CB": {
        "address_spaces": {
          "MAXI-Lite": {
            "segments": {
              "SEG_C2C_INTFS_Reg": {
                "address_block": "/C2C_INTFS/Reg",
                "offset": "0x81010000",
                "range": "64K"
              },
              "SEG_CM1_PB_UART_Reg": {
                "address_block": "/CM1_PB_UART/S_AXI/Reg",
                "offset": "0x81008000",
                "range": "4K"
              },
              "SEG_FM_Reg": {
                "address_block": "/FM/Reg",
                "offset": "0x80000000",
                "range": "16M"
              },
              "SEG_FW_INFO_Reg": {
                "address_block": "/FW_INFO/Reg",
                "offset": "0x81003000",
                "range": "4K"
              },
              "SEG_HAL_CORE_Reg": {
                "address_block": "/HAL_CORE/Reg",
                "offset": "0x81004000",
                "range": "4K"
              },
              "SEG_HAL_Reg": {
                "address_block": "/HAL/Reg",
                "offset": "0x81005000",
                "range": "4K"
              },
              "SEG_HOG_Reg": {
                "address_block": "/HOG/Reg",
                "offset": "0x81030000",
                "range": "64K"
              },
              "SEG_KINTEX_SYS_MGMT_Reg": {
                "address_block": "/KINTEX_SYS_MGMT/S_AXI_LITE/Reg",
                "offset": "0x81001000",
                "range": "4K"
              }
            }
          }
        }
      },
      "/JTAG_AXI_Master": {
        "address_spaces": {
          "Data": {
            "segments": {
              "SEG_C2C_INTFS_Reg": {
                "address_block": "/C2C_INTFS/Reg",
                "offset": "0x81010000",
                "range": "64K"
              },
              "SEG_CM1_PB_UART_Reg": {
                "address_block": "/CM1_PB_UART/S_AXI/Reg",
                "offset": "0x81008000",
                "range": "4K"
              },
              "SEG_FM_Reg": {
                "address_block": "/FM/Reg",
                "offset": "0x80000000",
                "range": "16M"
              },
              "SEG_FW_INFO_Reg": {
                "address_block": "/FW_INFO/Reg",
                "offset": "0x81003000",
                "range": "4K"
              },
              "SEG_HAL_CORE_Reg": {
                "address_block": "/HAL_CORE/Reg",
                "offset": "0x81004000",
                "range": "4K"
              },
              "SEG_HAL_Reg": {
                "address_block": "/HAL/Reg",
                "offset": "0x81005000",
                "range": "4K"
              },
              "SEG_HOG_Reg": {
                "address_block": "/HOG/Reg",
                "offset": "0x81030000",
                "range": "64K"
              },
              "SEG_KINTEX_SYS_MGMT_Reg": {
                "address_block": "/KINTEX_SYS_MGMT/S_AXI_LITE/Reg",
                "offset": "0x81001000",
                "range": "4K"
              }
            }
          }
        }
      }
    }
  }
}