library ieee;
use ieee.std_logic_1164.all;

entity mux is
port(in0 : in std_logic;
     in1 : in std_logic;
	  in2 : in std_logic;
	  in3 : in std_logic;
	  ctrl : in std_logic_vector(1 downto 0);
	  output : out std_logic
);
end mux;

architecture behavior of mux is

-- signals
begin
end behavior;
