0.7
2020.2
Oct 14 2022
05:20:55
C:/Users/realk/Desktop/ece385/ECE385/Lab3/Lab3.sim/sim_1/behav/xsim/glbl.v,1726797534,verilog,,,,glbl,,uvm,,,,,,
C:/Users/realk/Desktop/ece385/ECE385/Lab3/design_source/adder_toplevel.sv,1727740324,systemVerilog,C:/Users/realk/Desktop/ece385/ECE385/Lab3/design_source/hex_driver.sv;C:/Users/realk/Desktop/ece385/ECE385/Lab3/design_source/load_reg.sv;C:/Users/realk/Desktop/ece385/ECE385/Lab3/design_source/negedge_detector.sv;C:/Users/realk/Desktop/ece385/ECE385/Lab3/design_source/select_adder.sv;C:/Users/realk/Desktop/ece385/ECE385/Lab3/design_source/sync_debounce.sv;C:/Users/realk/Desktop/ece385/ECE385/lab2.2/lab2.2.srcs/sim_1/imports/sim_sources/testbench_8.sv,C:/Users/realk/Desktop/ece385/ECE385/Lab3/design_source/hex_driver.sv,,$unit_adder_toplevel_sv_1691399463;adder_toplevel,,uvm,,,,,,
C:/Users/realk/Desktop/ece385/ECE385/Lab3/design_source/hex_driver.sv,1726797534,systemVerilog,,C:/Users/realk/Desktop/ece385/ECE385/Lab3/design_source/load_reg.sv,,hex_driver,,uvm,,,,,,
C:/Users/realk/Desktop/ece385/ECE385/Lab3/design_source/load_reg.sv,1726797534,systemVerilog,,C:/Users/realk/Desktop/ece385/ECE385/Lab3/design_source/negedge_detector.sv,,load_reg,,uvm,,,,,,
C:/Users/realk/Desktop/ece385/ECE385/Lab3/design_source/lookahead_adder.sv,1726797534,systemVerilog,,C:/Users/realk/Desktop/ece385/ECE385/Lab3/design_source/negedge_detector.sv,,la;la_4;lookahead_adder,,uvm,,,,,,
C:/Users/realk/Desktop/ece385/ECE385/Lab3/design_source/negedge_detector.sv,1726797534,systemVerilog,,C:/Users/realk/Desktop/ece385/ECE385/Lab3/design_source/select_adder.sv,,negedge_detector,,uvm,,,,,,
,,,,,,,,,,,,,,
,,,,C:/Users/realk/Desktop/ece385/ECE385/Lab3/design_source/sync_debounce.sv,,fa;ripple_adder_4;select_adder;select_adder_4,,,,,,,,
C:/Users/realk/Desktop/ece385/ECE385/Lab3/design_source/sync_debounce.sv,1726797534,systemVerilog,,C:/Users/realk/Desktop/ece385/ECE385/lab2.2/lab2.2.srcs/sim_1/imports/sim_sources/testbench_8.sv,,sync_debounce,,uvm,,,,,,
C:/Users/realk/Desktop/ece385/ECE385/lab2.2/lab2.2.srcs/sim_1/imports/sim_sources/testbench_8.sv,1726797535,systemVerilog,,,,testbench8,,uvm,,,,,,
