Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot conv_maxpool_module_tb_behav xil_defaultlib.conv_maxpool_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul_default
Compiling module xil_defaultlib.adder_tree
Compiling module xil_defaultlib.mac
Compiling module xil_defaultlib.mac_array
Compiling module xil_defaultlib.conv_maxpool_module
Compiling module xil_defaultlib.conv_maxpool_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot conv_maxpool_module_tb_behav
