Return-Path: <qemu-riscv-bounces+qemu-riscv=archiver.kernel.org@nongnu.org>
X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on
	aws-us-west-2-korg-lkml-1.web.codeaurora.org
Received: from lists1p.gnu.org (lists1p.gnu.org [209.51.188.17])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.lore.kernel.org (Postfix) with ESMTPS id B216BC982D2
	for <qemu-riscv@archiver.kernel.org>; Fri, 18 Sep 2026 00:43:43 +0000 (UTC)
Received: from localhost ([::1] helo=lists1p.gnu.org)
	by lists1p.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-riscv-bounces@nongnu.org>)
	id 1x7Mgd-0006Vr-61; Thu, 17 Sep 2026 20:42:43 -0400
Received: from eggs.gnu.org ([2001:470:142:3::10])
 by lists1p.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <luoyonggang@gmail.com>)
 id 1x7Mga-0006Q9-UP
 for qemu-riscv@nongnu.org; Thu, 17 Sep 2026 20:42:40 -0400
Received: from mail-pj2-x10.google.com ([2607:f8b0:4864:39::10])
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)
 (Exim 4.90_1) (envelope-from <luoyonggang@gmail.com>)
 id 1x7MgY-0001O4-Se
 for qemu-riscv@nongnu.org; Thu, 17 Sep 2026 20:42:40 -0400
Received: by mail-pj2-x10.google.com with SMTP id
 98e67ed59e1d1-39b9184fa80so189965a91.2
 for <qemu-riscv@nongnu.org>; Thu, 17 Sep 2026 17:42:38 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=gmail.com; s=20251104; t=1789692157; x=1790296957; darn=nongnu.org;
 h=content-transfer-encoding:mime-version:content-type:message-id:date
 :subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to
 :content-type; bh=90/FusH3Z8KQc7ISP6ygzwWI/+WeHsR+O58sQAvgyZs=;
 b=IqPWeC+Md+bT1tkI8FKAGOfeYlRZ+rl4F/quqoLrUhm4OZydYrkUVqU6L8Rx66QYsC
 Bf5MtE85lPho1LR7umQRboLWOCdEP23vNInTgUjcTa+rFlLqI+19Z9L/YsTonL+IVQUL
 qpk/MP3oT7Ei8Gyv4f1hUNmyl+pAHVLGIErIMfxFjbTsJghL9A185dfZHvsVpGV2T4pY
 Rl5NMfS48ilvvSdBtrfzFl8BIpX9J8pQsaytPYKMuxvQsQBwjiBmK3PQjc9sMju4vrge
 dvY3eQtEgh5sVQFcP914hw4LrLpAla+Yc2Y8ThK/0sU1KqCTibnt+Y9ddSUPpdGV2+W/
 3hEQ==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20260707; t=1789692157; x=1790296957;
 h=content-transfer-encoding:mime-version:content-type:message-id:date
 :subject:cc:to:from:x-gm-gg:x-gm-message-state:from:to:cc:subject
 :date:message-id:reply-to:content-type;
 bh=90/FusH3Z8KQc7ISP6ygzwWI/+WeHsR+O58sQAvgyZs=;
 b=lBKIsyDXwXKhWc2xv8Aj5Wju8Edc0IyoXxmzIymTu6wcWN0LgMCuDamdF+mtbn9ISn
 +3PEh+AGP+b8CREilM0G/0SSl/jJ1FWDBGsSPNehza6F1unjulMEedfC+oXbWvg4FQrM
 ojUx6ZD4ce/4Zdb8ADsUALjDHm8nM+cTcLeP9aFcXHjMlRmbBwDOsBmcWhHWpDmFMLZw
 zahWOoBcR49zSUKK6ZXXnxGQ1N1IrxpxEh3oBlUgcxFptwFCCIL3Fu7mmxDlv2wTHMix
 YQcGYtCdy4QUqF/3/lmAFvizn+bttqL98Wdq9nC6myp1ykcppyJIjEVxzNu0ykWV+MVJ
 LT4Q==
X-Forwarded-Encrypted: i=1;
 AKwUvBwR0CtAQlKIAG2TaNw8ovp85limoEHS0ATzNlKUWFRop038Iq4kLMHAvE2KpQ1Q7Sovv2OHpD4zlORv@nongnu.org
X-Gm-Message-State: AFuF++lAFkj32u+vRqEwb9Yh1JE/uWGq8qlsvSKHT0rDntcKnczRGUUR
 jsTYQeTUKW6j3aBPdtL0U26+RT7v/ZlekSZ+PnhTNyPRZFxY/xNKGlJN
X-Gm-Gg: AYBFou30/b4N/n0A2iQ6kHPt5kkFZAwFWoWk5tCYMkFTYNRQkuHSSkjcFuvIl5hoJrD
 n0+MKPx4obQQMuVy+UDPYTDGD+mnr1PZP8gaRKQU30YZohGmubHNUaObWVrZ9Px9HQhy+dLMD0J
 f1Z6p3KW3dOtOQY7liuoqIY4dUE7NCWBi9IlT0BIIsZ2hTWsrbaxgo4r5ee6eLJX2RUU/A2dKjC
 K/3DENVUuz5wdlbAH+tx2Qz+DFLapt+w1rggIOQb5kkFx6H8BGc5KTZp7D8jyAPaN+SkwhyDMp7
 58s2yQ1LT62k91wY54VM7+IdmtaCIU56z6s4PsN1B5Qo/hNUxUDzD45dJBP2MUdNKXfn5si+H3T
 sK7VVaTrBhAO2HIfi+zSdXHfXN34XdXRbY6j+pGXDYGY1AMwqiHw9uiZRYAl8IwzuoBNhcIJ3If
 47V1scXNvlbTgXe7fphNWYw5NCoYoz5FLsj+6hcX+wFY+rt1DwxkiLKqH+6979J3hSYxmzMZ7rC
 3QvmM6rGcArTpHMpI+OG1NrI0xy1fQ3GQ==
X-Received: by 2002:a17:90b:4a03:b0:36d:9e0b:3801 with SMTP id
 98e67ed59e1d1-39e54d38c48mr2685938a91.8.1789692157337; 
 Thu, 17 Sep 2026 17:42:37 -0700 (PDT)
Received: from WIN-BH9M8FJACR9 ([103.94.185.75])
 by smtp.googlemail.com with ESMTPSA id
 a92af1059eb24-144cdfc3df2sm600286c88.5.2026.09.17.17.42.29
 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);
 Thu, 17 Sep 2026 17:42:36 -0700 (PDT)
From: Yonggang Luo <luoyonggang@gmail.com>
To: qemu-devel@nongnu.org
Cc: Xianglai Li <lixianglai@loongson.cn>, qemu-s390x@nongnu.org,
 David Hildenbrand <david@kernel.org>,
 Richard Henderson <richard.henderson@linaro.org>, qemu-ppc@nongnu.org,
 Laurent Vivier <laurent@vivier.eu>,
 Yoshinori Sato <yoshinori.sato@nifty.com>,
 Nicholas Piggin <npiggin@gmail.com>, Jiaxun Yang <jiaxun.yang@flygoat.com>,
 Stafford Horne <shorne@gmail.com>, Weiwei Li <liwei1518@gmail.com>,
 Cornelia Huck <cohuck@redhat.com>,
 Daniel Henrique Barboza <daniel.barboza@oss.qualcomm.com>,
 Alistair Francis <alistair.francis@wdc.com>,
 Chinmay Rath <rathc@linux.ibm.com>,
 Harsh Prateek Bora <harshpb@linux.ibm.com>,
 "Edgar E. Iglesias" <edgar.iglesias@gmail.com>,
 Liu Zhiwei <zhiwei_liu@linux.alibaba.com>,
 Aleksandar Rikalo <arikalo@gmail.com>,
 Brian Cain <brian.cain@oss.qualcomm.com>,
 Artyom Tarasenko <atar4qemu@gmail.com>, Max Filippov <jcmvbkbc@gmail.com>,
 Eric Farman <farman@linux.ibm.com>,
 Pierrick Bouvier <pierrick.bouvier@oss.qualcomm.com>,
 Michael Rolnik <mrolnik@gmail.com>, Aurelien Jarno <aurelien@aurel32.net>,
 qemu-arm@nongnu.org, Bibo Mao <maobibo@loongson.cn>,
 Chao Liu <chao.liu@processmission.com>,
 =?UTF-8?q?Philippe=20Mathieu-Daud=C3=A9?= <philmd@oss.qualcomm.com>,
 Ilya Leoshkevich <iii@linux.ibm.com>, Helge Deller <deller@gmx.de>,
 Glenn Miles <milesg@linux.ibm.com>, Zhao Liu <zhao1.liu@intel.com>,
 Philippe Mathieu-Daude <philmd@mailo.com>,
 Mark Cave-Ayland <mark.cave-ayland@ilande.co.uk>,
 Paolo Bonzini <pbonzini@redhat.com>,
 Peter Maydell <peter.maydell@linaro.org>,
 Palmer Dabbelt <palmer@dabbelt.com>, qemu-riscv@nongnu.org,
 Song Gao <17746591750@163.com>, Matthew Rosato <mjrosato@linux.ibm.com>
Subject: [PATCH 00/21] accel/tcg: share raise_excp across TCG targets
Date: Fri, 18 Sep 2026 08:42:02 +0800
Message-ID: <20260918004225.827-1-luoyonggang@gmail.com>
X-Mailer: git-send-email 2.52.0.windows.1
Content-Type: text/plain; charset="utf-8"
MIME-Version: 1.0
Content-Transfer-Encoding: 8bit
Received-SPF: pass client-ip=2607:f8b0:4864:39::10;
 envelope-from=luoyonggang@gmail.com; helo=mail-pj2-x10.google.com
X-Spam_score_int: -20
X-Spam_score: -2.1
X-Spam_bar: --
X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,
 DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, FREEMAIL_FROM=0.001,
 RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,
 SPF_PASS=-0.001 autolearn=unavailable autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-riscv@nongnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: <qemu-riscv.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-riscv>,
 <mailto:qemu-riscv-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-riscv>
List-Post: <mailto:qemu-riscv@nongnu.org>
List-Help: <mailto:qemu-riscv-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-riscv>,
 <mailto:qemu-riscv-request@nongnu.org?subject=subscribe>
Errors-To: qemu-riscv-bounces+qemu-riscv=archiver.kernel.org@nongnu.org
Sender: qemu-riscv-bounces+qemu-riscv=archiver.kernel.org@nongnu.org

Many TCG targets copy the same two-line raise: set
cs->exception_index and call cpu_loop_exit_restore. They also copy
DEF_HELPER_2(raise_exception, ...). helper_raise_exception is a
global C symbol, so a unified binary cannot keep that name on more
than one target.

This series adds a shared C exit and a shared TCG helper, then
converts one target per commit. Joiners call gen_helper_raise_excp
and drop the copied DEF. Leftover TCG helpers that still do extra
work take an arch prefix. C wrappers keep the short name as
static inline where that is enough. The shared helper only touches
CPUState. Translate may store arch state (error_code, PC) first.
Guest trap numbers stay below 0x10000. TCG loop codes such as
EXCP_INTERRUPT start at 0x10000.

- Add cpu_loop_exit_excp next to cpu_loop_exit_restore. Set
  cpu->exception_index then restore and exit. host_pc == 0 skips
  restore.
- Move helper_info_* extern into each gen_helper_* body so a
  comment on DEF_HELPER attaches to gen_helper_*, not helper_info_*.
- Add TCG raise_excp (env, exception, restore). restore 1 exits
  with GETPC(); restore 0 skips unwind.
- Convert RX and SH4: name guest traps RX_EXCP_* / SH4_EXCP_*.
  Join privilege, illegal, BRK, and INT on RX, and illegal /
  FPU-disable on SH4. Prefix leftover rx_wait. Keep SH4 sleep,
  trapa, and exclusive.
- Convert the remaining joiners one arch per commit: m68k, or1k,
  microblaze, sparc, loongarch, hppa, alpha, s390x, xtensa, avr,
  arm exception_internal, mips, and ppc. Store error_code or PC
  in translate where needed, then call the shared helper.
- Prefix leftover TCG helpers that still do extra work:
  i386_raise_exception, riscv_raise_exception, and
  hexagon_raise_exception. Prefix leftover wait as mips_wait and
  hexagon_wait. Tricore raise_exception_sync does not join.

Yonggang Luo (21):
  accel/tcg: add cpu_loop_exit_excp
  helper-gen: move helper_info extern into gen_helper
  accel/tcg: add helper raise_excp
  target/rx: convert raises to raise_excp
  target/sh4: convert raises to raise_excp
  target/m68k: convert raises to raise_excp
  target/or1k: convert exception to raise_excp
  target/microblaze: convert raise_exception to raise_excp
  target/sparc: convert raise_exception to raise_excp
  target/loongarch: convert raise_exception to raise_excp
  target/hexagon: convert raise_exception to hexagon_raise_exception
  target/hppa: convert excp to raise_excp
  target/alpha: convert excp to raise_excp
  target/s390x: convert exception to raise_excp
  target/xtensa: convert exception to raise_excp
  target/avr: convert debug/break/sleep to raise_excp
  target/arm: convert exception_internal to raise_excp
  target/riscv: convert raise_exception to riscv_raise_exception
  target/mips: convert raise_exception to raise_excp
  target/ppc: convert raise_exception to raise_excp
  target/i386: convert raise_exception to i386_raise_exception

 accel/tcg/cpu-exec-common.c                   |  6 ++
 accel/tcg/tcg-runtime.c                       |  6 ++
 accel/tcg/tcg-runtime.h                       | 11 +++
 include/accel/tcg/cpu-loop.h                  | 13 +++
 include/exec/helper-gen.h.inc                 | 24 ++++--
 target/alpha/helper.c                         | 11 ---
 target/alpha/helper.h                         |  1 -
 target/alpha/translate.c                      |  9 +-
 target/arm/internals.h                        | 27 ++++--
 target/arm/tcg-stubs.c                        |  4 +-
 target/arm/tcg/helper-defs.h                  |  1 -
 target/arm/tcg/m_helper.c                     |  3 +-
 target/arm/tcg/op_helper.c                    | 43 +++-------
 target/arm/tcg/translate.c                    |  2 +-
 target/avr/helper.c                           | 24 ------
 target/avr/helper.h                           |  3 -
 target/avr/translate.c                        |  6 +-
 target/hexagon/cpu.c                          | 13 +--
 target/hexagon/cpu.h                          |  2 +-
 target/hexagon/gen_tcg_sys.h                  |  2 +-
 target/hexagon/helper.h                       |  5 +-
 target/hexagon/internal.h                     |  5 --
 target/hexagon/macros.h                       |  2 +-
 target/hexagon/op_helper.c                    | 37 ++++-----
 target/hexagon/translate.c                    | 11 +--
 target/hppa/helper.h                          |  2 -
 target/hppa/op_helper.c                       | 15 +---
 target/hppa/sys_helper.c                      |  4 +-
 target/hppa/translate.c                       |  3 +-
 target/i386/helper.h                          |  2 +-
 target/i386/tcg/excp_helper.c                 | 18 ++--
 target/i386/tcg/helper-tcg.h                  | 42 ++++++++--
 target/i386/tcg/translate.c                   |  2 +-
 target/loongarch/tcg/helper.h                 |  2 -
 target/loongarch/tcg/op_helper.c              |  6 --
 target/loongarch/tcg/tcg_cpu.c                |  4 +-
 target/loongarch/tcg/translate.c              |  3 +-
 target/m68k/helper.c                          | 12 +--
 target/m68k/helper.h                          |  1 -
 target/m68k/op_helper.c                       | 19 -----
 target/m68k/translate.c                       |  2 +-
 target/microblaze/helper.c                    |  3 +-
 target/microblaze/helper.h                    |  2 -
 target/microblaze/op_helper.c                 | 22 +----
 target/microblaze/translate.c                 |  3 +-
 target/mips/helper.h                          |  6 +-
 target/mips/tcg/exception.c                   | 22 +----
 target/mips/tcg/fpu_helper.c                  |  6 +-
 target/mips/tcg/translate.c                   | 13 ++-
 target/or1k/exception.c                       | 31 -------
 target/or1k/exception.h                       |  7 +-
 target/or1k/exception_helper.c                | 13 +--
 target/or1k/helper.h                          |  1 -
 target/or1k/meson.build                       |  1 -
 target/or1k/translate.c                       |  2 +-
 target/ppc/cpu.h                              |  3 -
 target/ppc/helper.h                           |  2 -
 target/ppc/internal.h                         |  9 ++
 target/ppc/misc_helper.c                      |  1 +
 target/ppc/tcg-excp_helper.c                  | 21 -----
 target/ppc/timebase_helper.c                  |  1 +
 target/ppc/translate.c                        | 23 +++---
 target/riscv/helper.h                         |  2 +-
 target/riscv/tcg/insn_trans/trans_rvi.c.inc   |  6 +-
 .../tcg/insn_trans/trans_rvzicfiss.c.inc      |  3 +-
 target/riscv/tcg/op_helper.c                  |  5 +-
 target/riscv/tcg/translate.c                  | 10 ++-
 target/rx/cpu.h                               | 13 +++
 target/rx/helper.c                            | 16 ++--
 target/rx/helper.h                            |  7 +-
 target/rx/op_helper.c                         | 46 +----------
 target/rx/translate.c                         | 19 +++--
 target/s390x/helper.h                         |  1 -
 target/s390x/tcg/mem_helper.c                 |  2 +-
 target/s390x/tcg/misc_helper.c                | 10 ---
 target/s390x/tcg/translate.c                  |  2 +-
 target/sh4/cpu.h                              | 24 ++++++
 target/sh4/helper.c                           | 82 ++++++++++---------
 target/sh4/helper.h                           |  4 -
 target/sh4/op_helper.c                        | 43 ++--------
 target/sh4/translate.c                        | 17 +++-
 target/sparc/helper.c                         | 21 +----
 target/sparc/helper.h                         |  2 -
 target/sparc/translate.c                      |  7 +-
 target/xtensa/cpu.h                           |  1 +
 target/xtensa/exc_helper.c                    | 13 ++-
 target/xtensa/helper.h                        |  1 -
 target/xtensa/translate.c                     |  7 +-
 target/xtensa/win_helper.c                    | 12 +--
 89 files changed, 399 insertions(+), 577 deletions(-)
 delete mode 100644 target/or1k/exception.c

-- 
2.52.0.windows.1


