#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sun Jan  7 01:16:20 2024
# Process ID: 20328
# Current directory: D:/Coding/Vivado/Snake-VGA/Grigorev_VGA/Grigorev_VGA.runs/design_1_AXIS2VGA_IP_0_0_synth_1
# Command line: vivado.exe -log design_1_AXIS2VGA_IP_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_AXIS2VGA_IP_0_0.tcl
# Log file: D:/Coding/Vivado/Snake-VGA/Grigorev_VGA/Grigorev_VGA.runs/design_1_AXIS2VGA_IP_0_0_synth_1/design_1_AXIS2VGA_IP_0_0.vds
# Journal file: D:/Coding/Vivado/Snake-VGA/Grigorev_VGA/Grigorev_VGA.runs/design_1_AXIS2VGA_IP_0_0_synth_1\vivado.jou
# Running On: grigorev-mp, OS: Windows, CPU Frequency: 3302 MHz, CPU Physical cores: 4, Host memory: 16856 MB
#-----------------------------------------------------------
source design_1_AXIS2VGA_IP_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1000.625 ; gain = 116.043
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Coding/Vivado/Snake-VGA/Snake_AXIS2VGA'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Coding/Vivado/Snake-VGA/SnakeGame2Axis'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_AXIS2VGA_IP_0_0
Command: synth_design -top design_1_AXIS2VGA_IP_0_0 -part xc7z020clg484-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1732
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1852.109 ; gain = 408.152
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_AXIS2VGA_IP_0_0' [d:/Coding/Vivado/Snake-VGA/Grigorev_VGA/Grigorev_VGA.gen/sources_1/bd/design_1/ip/design_1_AXIS2VGA_IP_0_0/synth/design_1_AXIS2VGA_IP_0_0.vhd:73]
	Parameter HAV bound to: 640 - type: integer 
	Parameter HFP bound to: 16 - type: integer 
	Parameter HSP bound to: 96 - type: integer 
	Parameter HBP bound to: 48 - type: integer 
	Parameter VAV bound to: 480 - type: integer 
	Parameter VFP bound to: 10 - type: integer 
	Parameter VSP bound to: 2 - type: integer 
	Parameter VBP bound to: 33 - type: integer 
	Parameter HPL bound to: 1'b0 
	Parameter VPL bound to: 1'b0 
	Parameter INT_REQ bound to: 2048 - type: integer 
INFO: [Synth 8-3491] module 'AXIS2VGA_IP' declared at 'd:/Coding/Vivado/Snake-VGA/Grigorev_VGA/Grigorev_VGA.gen/sources_1/bd/design_1/ipshared/eae1/sources_1/new/AXIS2VGA_IP.vhd:25' bound to instance 'U0' of component 'AXIS2VGA_IP' [d:/Coding/Vivado/Snake-VGA/Grigorev_VGA/Grigorev_VGA.gen/sources_1/bd/design_1/ip/design_1_AXIS2VGA_IP_0_0/synth/design_1_AXIS2VGA_IP_0_0.vhd:124]
INFO: [Synth 8-638] synthesizing module 'AXIS2VGA_IP' [d:/Coding/Vivado/Snake-VGA/Grigorev_VGA/Grigorev_VGA.gen/sources_1/bd/design_1/ipshared/eae1/sources_1/new/AXIS2VGA_IP.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'AXIS2VGA_IP' (0#1) [d:/Coding/Vivado/Snake-VGA/Grigorev_VGA/Grigorev_VGA.gen/sources_1/bd/design_1/ipshared/eae1/sources_1/new/AXIS2VGA_IP.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'design_1_AXIS2VGA_IP_0_0' (0#1) [d:/Coding/Vivado/Snake-VGA/Grigorev_VGA/Grigorev_VGA.gen/sources_1/bd/design_1/ip/design_1_AXIS2VGA_IP_0_0/synth/design_1_AXIS2VGA_IP_0_0.vhd:73]
WARNING: [Synth 8-7129] Port axis_data[15] in module AXIS2VGA_IP is either unconnected or has no load
WARNING: [Synth 8-7129] Port axis_data[14] in module AXIS2VGA_IP is either unconnected or has no load
WARNING: [Synth 8-7129] Port axis_data[12] in module AXIS2VGA_IP is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_data_c[31] in module AXIS2VGA_IP is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1947.684 ; gain = 503.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1947.684 ; gain = 503.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1947.684 ; gain = 503.727
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1947.684 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2021.559 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 2021.559 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:23 . Memory (MB): peak = 2021.559 ; gain = 577.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:23 . Memory (MB): peak = 2021.559 ; gain = 577.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:23 . Memory (MB): peak = 2021.559 ; gain = 577.602
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'AXIS2VGA_IP'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0001 |                               00
                    skip |                             0010 |                               01
                 wait_av |                             0100 |                               10
                    send |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'AXIS2VGA_IP'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:23 . Memory (MB): peak = 2021.559 ; gain = 577.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 6     
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port axis_data[15] in module design_1_AXIS2VGA_IP_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axis_data[14] in module design_1_AXIS2VGA_IP_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axis_data[12] in module design_1_AXIS2VGA_IP_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_data_c[31] in module design_1_AXIS2VGA_IP_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:26 . Memory (MB): peak = 2021.559 ; gain = 577.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:33 . Memory (MB): peak = 2021.559 ; gain = 577.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:33 . Memory (MB): peak = 2021.559 ; gain = 577.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:33 . Memory (MB): peak = 2021.559 ; gain = 577.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:40 . Memory (MB): peak = 2021.559 ; gain = 577.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:40 . Memory (MB): peak = 2021.559 ; gain = 577.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:40 . Memory (MB): peak = 2021.559 ; gain = 577.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:40 . Memory (MB): peak = 2021.559 ; gain = 577.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:40 . Memory (MB): peak = 2021.559 ; gain = 577.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:40 . Memory (MB): peak = 2021.559 ; gain = 577.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     3|
|2     |LUT1   |     4|
|3     |LUT2   |    16|
|4     |LUT3   |    17|
|5     |LUT4   |     8|
|6     |LUT5   |    13|
|7     |LUT6   |    14|
|8     |FDRE   |    24|
|9     |FDSE   |     1|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:40 . Memory (MB): peak = 2021.559 ; gain = 577.602
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:38 . Memory (MB): peak = 2021.559 ; gain = 503.727
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:40 . Memory (MB): peak = 2021.559 ; gain = 577.602
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2021.559 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2021.559 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: b62941e7
INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:48 . Memory (MB): peak = 2021.559 ; gain = 978.086
INFO: [Common 17-1381] The checkpoint 'D:/Coding/Vivado/Snake-VGA/Grigorev_VGA/Grigorev_VGA.runs/design_1_AXIS2VGA_IP_0_0_synth_1/design_1_AXIS2VGA_IP_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_AXIS2VGA_IP_0_0, cache-ID = 3e1989ac4d7356c1
INFO: [Common 17-1381] The checkpoint 'D:/Coding/Vivado/Snake-VGA/Grigorev_VGA/Grigorev_VGA.runs/design_1_AXIS2VGA_IP_0_0_synth_1/design_1_AXIS2VGA_IP_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_AXIS2VGA_IP_0_0_utilization_synth.rpt -pb design_1_AXIS2VGA_IP_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jan  7 01:17:23 2024...
