,clone_url,created_at,description,forks_count,full_name,id,language,name,size,stargazers_count,updated_at,topics,license_url
0,https://github.com/zach0zhang/Single_instruction_cycle_OpenMIPS.git,2017-12-27 14:30:42+00:00,通过学习《自己动手写CPU》，将书中实现的兼容MIPS32指令集架构的处理器——OpenMIPS（五级流水线结构），简化成单指令周期实现的处理器,45,zach0zhang/Single_instruction_cycle_OpenMIPS,115529178,Verilog,Single_instruction_cycle_OpenMIPS,3583,183,2024-02-15 07:19:15+00:00,[],None
1,https://github.com/Evensgn/RISC-V-CPU.git,2017-12-06 14:30:29+00:00,"RISC-V CPU with 5-stage pipeline, implemented in Verilog HDL.",35,Evensgn/RISC-V-CPU,113326804,Verilog,RISC-V-CPU,5632,177,2024-04-08 07:24:55+00:00,[],None
2,https://github.com/ZipCPU/vgasim.git,2017-12-27 20:33:58+00:00,A Video display simulator,15,ZipCPU/vgasim,115555467,Verilog,vgasim,4326,147,2024-03-18 07:48:52+00:00,"['verilog', 'video', 'gplv3', 'fpga', 'gtkmm', 'video-simulator', 'verilator', 'vga']",None
3,https://github.com/taoyilee/clacc.git,2017-11-20 10:03:54+00:00,Deep Learning Accelerator (Convolution Neural Networks),52,taoyilee/clacc,111393021,Verilog,clacc,970,145,2024-03-22 07:22:13+00:00,"['eyeriss', 'cnn', 'dla', 'bit-serial']",https://api.github.com/licenses/mit
4,https://github.com/kunalg123/vsdflow.git,2017-12-11 07:34:16+00:00,"VSDFLOW  is  an  automated  solution  to  programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft their ideas in RTL language, and convert the design to hardware using VSD (RTL-to-GDS) FLOW. VSDFLOW  is  completely  build  using OPHW tools, where the user gives input RTL in verilog. From here on the VSDFLOW takes control, RTL is synthesized (using Yosys). The synthesized netlist is given to PNR tool (Qflow) and finally Sign-off is done with STA tool (using Opentimer). The output of the flow is GDSII layout and performance & area metrics of your design. VSDFLOW also provide hooks at all stages for users working at different levels of design flow. It is tested for 30k instance count design like ARM Cortex-M0, and can be further tested for multi-million instance count using hierarchical or glue logic.",55,kunalg123/vsdflow,113827339,Verilog,vsdflow,13711,139,2024-03-19 07:51:23+00:00,[],https://api.github.com/licenses/apache-2.0
5,https://github.com/dukelec/cdbus.git,2017-12-28 09:22:25+00:00,CDBUS (Controller Distributed Bus) Protocol and IP Core,50,dukelec/cdbus,115606964,Verilog,cdbus,2587,131,2024-03-30 01:22:49+00:00,"['cdbus', 'rs485', 'rs-485']",None
6,https://github.com/alangarf/apple-one.git,2018-01-01 13:23:12+00:00,An attempt at a small Verilog implementation of the original Apple 1 on an FPGA,33,alangarf/apple-one,115920613,Verilog,apple-one,5958,122,2024-04-09 11:22:18+00:00,"['apple', 'apple1', 'retrocomputing', 'verilog', 'ice40', 'terasic-de0', 'ice40hx8k', 'upduino', 'icoboard', 'tinyfpga']",https://api.github.com/licenses/apache-2.0
7,https://github.com/TimRudy/ice-chips-verilog.git,2017-12-31 02:34:34+00:00,IceChips is a library of all common discrete logic devices in Verilog,18,TimRudy/ice-chips-verilog,115837888,Verilog,ice-chips-verilog,1476,117,2024-02-26 20:53:11+00:00,"['7400', 'verilog-components', 'eda', 'logic-circuit', 'fpga', 'iverilog', 'open-hardware', 'digital-logic', 'icestorm']",https://api.github.com/licenses/gpl-3.0
8,https://github.com/z4yx/NaiveMIPS-HDL.git,2017-11-14 05:17:43+00:00,Naïve MIPS32 SoC implementation,35,z4yx/NaiveMIPS-HDL,110644031,Verilog,NaiveMIPS-HDL,311954,108,2024-04-11 05:51:32+00:00,"['mips', 'cpu', 'verilog']",None
9,https://github.com/drandyhaas/Haasoscope.git,2017-12-04 01:07:24+00:00,"Docs, design, firmware, and software for the Haasoscope",37,drandyhaas/Haasoscope,112978342,Verilog,Haasoscope,85546,108,2024-03-08 07:05:54+00:00,"['open-hardware', 'open-source', 'data-acquisition', 'oscilloscope', 'python', 'eagle', 'altera', 'fpga', 'verilog']",https://api.github.com/licenses/mit
10,https://github.com/MiSTer-devel/Gameboy_MiSTer.git,2017-12-02 23:34:57+00:00,Gameboy for MiSTer,44,MiSTer-devel/Gameboy_MiSTer,112885573,Verilog,Gameboy_MiSTer,64057,97,2024-04-05 16:48:22+00:00,[],None
11,https://github.com/ZipCPU/dpll.git,2017-12-04 18:25:21+00:00,A collection of phase locked loop (PLL) related projects,25,ZipCPU/dpll,113078990,Verilog,dpll,707,87,2024-03-13 00:46:56+00:00,"['verilog', 'pll', 'verilator', 'fpga', 'gplv3']",None
12,https://github.com/lmxyy/Computer-Architecture-Task-2.git,2017-12-11 09:37:47+00:00,Riscv32 CPU Project,16,lmxyy/Computer-Architecture-Task-2,113839829,Verilog,Computer-Architecture-Task-2,150123,76,2024-04-08 02:51:11+00:00,"['risc-v', 'cpu', 'pipeline']",https://api.github.com/licenses/mit
13,https://github.com/sergicuen/collection-iPxs.git,2017-11-03 12:40:16+00:00,Icestudio Pixel Stream collection,3,sergicuen/collection-iPxs,109394014,Verilog,collection-iPxs,17390,53,2023-11-17 17:54:05+00:00,[],https://api.github.com/licenses/gpl-2.0
14,https://github.com/manish-kj/Posit-HDL-Arithmetic.git,2017-11-27 09:39:16+00:00,Universal number Posit HDL Arithmetic Architecture generator,12,manish-kj/Posit-HDL-Arithmetic,112176817,Verilog,Posit-HDL-Arithmetic,1085,47,2024-03-28 04:35:33+00:00,"['posit', 'flotaing-point-arithmetic', 'posit-arithmetic', 'posit-adder', 'posit-arithmetic-generator', 'posit-multiplier', 'posit-fp-converter', 'fp-posit-converter']",https://api.github.com/licenses/bsd-3-clause
15,https://github.com/marqs85/snes_dejitter.git,2018-01-03 18:20:05+00:00,NES/SNES 240p de-jitter mod,9,marqs85/snes_dejitter,116168206,Verilog,snes_dejitter,6384,41,2024-02-03 13:13:20+00:00,[],https://api.github.com/licenses/mit
16,https://github.com/romulus0914/CNN_VGG19_verilog.git,2018-01-03 15:20:05+00:00,Convolution Neural Network of vgg19 model in verilog,14,romulus0914/CNN_VGG19_verilog,116151439,Verilog,CNN_VGG19_verilog,1425,40,2023-11-28 12:44:37+00:00,[],None
17,https://github.com/marceluda/rp_lock-in_pid.git,2017-12-07 13:35:17+00:00,Lock-in and PID application for RedPitaya enviroment,22,marceluda/rp_lock-in_pid,113454857,Verilog,rp_lock-in_pid,79773,37,2024-04-08 10:37:34+00:00,[],https://api.github.com/licenses/gpl-3.0
18,https://github.com/stevenbell/csirx.git,2018-01-04 21:14:33+00:00,Open-source CSI-2 receiver for Xilinx UltraScale parts ,13,stevenbell/csirx,116308238,Verilog,csirx,12186,34,2024-01-15 08:13:26+00:00,"['mipi-camera', 'csi2', 'xilinx-fpga', 'ultrascale']",https://api.github.com/licenses/lgpl-3.0
19,https://github.com/rongcuid/riscv-megaproject.git,2017-12-17 00:12:15+00:00,A series of (practise) projects of RISC-V cores. All cores will support at least the I instruction set. Expect bugs/limitations for earlier ones,2,rongcuid/riscv-megaproject,114498561,Verilog,riscv-megaproject,1879,30,2023-02-02 03:17:07+00:00,[],https://api.github.com/licenses/bsd-3-clause
20,https://github.com/jiaowushuang/fpga_cmos_design.git,2017-11-11 03:09:09+00:00,这是使用FPGA开发CMOS的两个真实项目，之前的fpga_design仅是一个未完善的版本，同时也删除了一些与项目无关的东西,16,jiaowushuang/fpga_cmos_design,110313671,Verilog,fpga_cmos_design,74529,30,2024-01-21 09:26:46+00:00,[],None
21,https://github.com/NingHeChuan/Open-FPGA.git,2017-12-19 11:23:47+00:00,Devotes to open source FPGA,9,NingHeChuan/Open-FPGA,114756795,Verilog,Open-FPGA,44144,28,2023-08-02 07:25:03+00:00,[],None
22,https://github.com/Elrori/FMCW_Radar.git,2017-12-15 12:27:31+00:00,FMCW Radar verilog project,9,Elrori/FMCW_Radar,114368294,Verilog,FMCW_Radar,107,25,2024-03-25 15:03:31+00:00,[],None
23,https://github.com/daveshah1/up5k-demos.git,2017-11-19 12:11:41+00:00,ice40 UltraPlus demos,17,daveshah1/up5k-demos,111291704,Verilog,up5k-demos,179,23,2023-10-10 07:06:33+00:00,[],None
24,https://github.com/Johnny-Zou/FPGA-Mnist.git,2017-11-21 16:23:18+00:00,Hand written number classification done in hardware (De1-SoC board) using neural networks,8,Johnny-Zou/FPGA-Mnist,111573184,Verilog,FPGA-Mnist,52078,23,2024-04-03 13:06:09+00:00,[],None
25,https://github.com/YanB25/Tomasulo.git,2017-12-29 12:59:53+00:00,"An out-of-order execution algorithm for pipeline CPU, implemented by verilog",10,YanB25/Tomasulo,115722735,Verilog,Tomasulo,7835,22,2024-04-09 04:50:46+00:00,[],None
26,https://github.com/MIPSfpga/digital-design-lab-manual.git,2017-11-09 18:26:21+00:00,Digital Design Labs,17,MIPSfpga/digital-design-lab-manual,110151336,Verilog,digital-design-lab-manual,44928,21,2024-02-13 19:34:09+00:00,[],https://api.github.com/licenses/mit
27,https://github.com/secworks/blake2s.git,2017-12-11 20:20:15+00:00,Verilog implementation of the 32-bit version of the Blake2 hash function,8,secworks/blake2s,113904439,Verilog,blake2s,589,21,2024-03-17 16:38:54+00:00,[],https://api.github.com/licenses/bsd-2-clause
28,https://github.com/hedgeberg/VerilogCommon.git,2017-10-29 02:15:17+00:00,A repo of basic Verilog/SystemVerilog modules useful in other circuits. ,1,hedgeberg/VerilogCommon,108698528,Verilog,VerilogCommon,11,20,2022-09-22 06:56:12+00:00,[],https://api.github.com/licenses/isc
29,https://github.com/hedgeberg/UART2NAND.git,2017-11-17 01:28:39+00:00,Interface for exposing raw NAND i/o over UART to enable pc-side modification.,1,hedgeberg/UART2NAND,111042295,Verilog,UART2NAND,22,20,2021-11-10 15:03:26+00:00,[],https://api.github.com/licenses/mit
30,https://github.com/siamumar/tinyAES.git,2017-11-24 09:42:06+00:00,,8,siamumar/tinyAES,111901713,Verilog,tinyAES,798,18,2024-03-25 16:31:01+00:00,"['aes', 'verilog', 'fpga', 'sbox']",https://api.github.com/licenses/apache-2.0
31,https://github.com/siamumar/BIST_PUF_TRNG.git,2017-11-23 12:17:19+00:00,A Built-in-Self-Test Scheme for Online Evaluation of Physical Unclonable Functions and True Random Number Generators,5,siamumar/BIST_PUF_TRNG,111805740,Verilog,BIST_PUF_TRNG,44244,17,2024-02-27 00:41:22+00:00,"['trng', 'puf', 'nist', 'bist']",None
32,https://github.com/alangarf/tm1638-verilog.git,2017-12-22 09:35:27+00:00,A basic verilog driver for the TM1638 LED and key matrix chip,1,alangarf/tm1638-verilog,115100568,Verilog,tm1638-verilog,1370,16,2024-04-07 01:48:23+00:00,"['tm1638', 'verilog', 'yosys', 'arachne-pnr', 'icestorm', 'ice40']",https://api.github.com/licenses/apache-2.0
33,https://github.com/igor-m/UPduino-Mecrisp-Ice-15kB.git,2017-12-11 17:53:19+00:00,Mecrisp-Ice Forth running on 16bit j1a processor (iCE40UP5k based UPduino board) with full 15kB of bram and 48bit Floating Point Library.,3,igor-m/UPduino-Mecrisp-Ice-15kB,113890540,Verilog,UPduino-Mecrisp-Ice-15kB,710,15,2023-11-20 05:51:36+00:00,[],https://api.github.com/licenses/bsd-3-clause
34,https://github.com/akzare/HardORB.git,2017-12-30 03:35:45+00:00,TCP/IP and UDP/IP protocol stack off-loading,1,akzare/HardORB,115771353,Verilog,HardORB,61,15,2023-12-04 16:34:34+00:00,"['fpga-accelerator', 'tcpip-offloading', 'soc-verification']",https://api.github.com/licenses/mit
35,https://github.com/dqi/ed25519_fpga.git,2017-11-23 12:02:43+00:00,Exploring the Ed25519 (FPGA) design space.,6,dqi/ed25519_fpga,111804481,Verilog,ed25519_fpga,976,15,2023-11-14 07:17:36+00:00,"['curve25519', 'verilog', 'hsm', 'ed25519', 'fpga']",None
36,https://github.com/kzoacn/RISCV-CPU.git,2017-12-15 06:21:51+00:00,SJTU Computer Architecture(1) Hw,0,kzoacn/RISCV-CPU,114334639,Verilog,RISCV-CPU,11813,14,2023-03-10 05:55:43+00:00,[],None
37,https://github.com/delhatch/Red_Tracker.git,2017-12-11 02:54:15+00:00,"Uses the D8M camera module, then processes the image to detect red objects, and then overlay an x,y crosshair on the largest red object. See the video. Pure Verilog. (No soft-core processor.)",2,delhatch/Red_Tracker,113804876,Verilog,Red_Tracker,15254,13,2023-12-03 11:26:55+00:00,"['fpga', 'verilog', 'altera', 'de2-115', 'vga', 'vga-controller', 'image-processing']",None
38,https://github.com/shrut1996/Cache-Implementation.git,2017-12-04 14:14:50+00:00,Implementation of a cache memory in verilog,4,shrut1996/Cache-Implementation,113051235,Verilog,Cache-Implementation,10,13,2023-12-11 17:44:23+00:00,[],None
39,https://github.com/Starrynightzyq/Traffic-lights-ce.git,2018-01-06 10:16:53+00:00,基于FPGA的交通灯,1,Starrynightzyq/Traffic-lights-ce,116473298,Verilog,Traffic-lights-ce,1233,12,2024-04-11 14:45:03+00:00,[],https://api.github.com/licenses/gpl-3.0
40,https://github.com/zhongguanggong/ggz.git,2017-11-03 09:37:22+00:00,使用FPGA实现CNN模型,5,zhongguanggong/ggz,109378024,Verilog,ggz,65,12,2024-03-10 07:51:35+00:00,[],None
41,https://github.com/ZipCPU/videozip.git,2017-11-23 13:21:40+00:00,A ZipCPU SoC for the Nexys Video board supporting video functionality,1,ZipCPU/videozip,111812080,Verilog,videozip,1361,12,2023-07-15 23:05:25+00:00,"['zipcpu', 'hdmi', 'verilator', 'verilog', 'gplv3', 'soc', 'system-on-chip', 'fpga', 'nexys-video']",None
42,https://github.com/zebmehring/Processor-Cache.git,2017-12-29 21:25:32+00:00,A Verilog implementation of a processor cache.,4,zebmehring/Processor-Cache,115755036,Verilog,Processor-Cache,336,12,2024-04-11 10:32:17+00:00,[],None
43,https://github.com/YanB25/SingleCycleCPU.git,2017-11-17 08:46:09+00:00,计组实验课单周期CPU，基于MIPS指令集,3,YanB25/SingleCycleCPU,111080073,Verilog,SingleCycleCPU,547,10,2024-03-06 05:16:43+00:00,[],None
44,https://github.com/nickyc975/Y86-PIPE-CPU.git,2017-12-20 14:32:32+00:00,This is an implementation of Y86 instruction set in Verilog HDL.,3,nickyc975/Y86-PIPE-CPU,114896735,Verilog,Y86-PIPE-CPU,491,10,2024-01-20 08:39:06+00:00,[],https://api.github.com/licenses/mit
45,https://github.com/sadeghriazi/MPCircuits.git,2017-11-18 19:28:04+00:00,Optimized Circuit Generation for Secure Multiparty Computation,2,sadeghriazi/MPCircuits,111232951,Verilog,MPCircuits,113942,10,2023-10-25 00:37:25+00:00,[],None
46,https://github.com/jjchico/curso-verilog.v.git,2017-11-20 16:12:27+00:00,,3,jjchico/curso-verilog.v,111433415,Verilog,curso-verilog.v,116,10,2023-01-28 20:35:40+00:00,[],https://api.github.com/licenses/gpl-3.0
47,https://github.com/bruce311/CSGO-fpga-Edition.git,2017-12-03 22:01:47+00:00,FPGA Verilog HDL design project (DE1-SoC),2,bruce311/CSGO-fpga-Edition,112967454,Verilog,CSGO-fpga-Edition,40937,10,2024-01-17 06:58:20+00:00,"['fpga', 'verilog', 'hdl', 'de1-soc', 'counter-strike']",None
48,https://github.com/yutxie/cpu-riscv.git,2017-12-15 03:41:01+00:00,ACM Class 2017 Computer Architecture,1,yutxie/cpu-riscv,114324064,Verilog,cpu-riscv,68,10,2023-01-28 16:28:57+00:00,[],https://api.github.com/licenses/mit
49,https://github.com/vignesh-raghavan/AES128.git,2017-11-02 07:56:53+00:00,Hardware Accelerator for AES 128-bit Encryption and Decryption implemented (in Verilog) in Altera's FPGA board.,3,vignesh-raghavan/AES128,109234459,Verilog,AES128,168,10,2024-03-25 13:57:28+00:00,"['aes-128', 'verilog', 'altera', 'fpga']",None
50,https://github.com/jjchico/verilog-examples.git,2017-12-06 15:07:03+00:00,"Various, hopefully useful, Verilog examples.",1,jjchico/verilog-examples,113330705,Verilog,verilog-examples,26,9,2024-04-05 10:48:59+00:00,[],None
51,https://github.com/daveshah1/pmods.git,2018-01-01 22:00:15+00:00,PMODs primarily for demo usage with icestorm,4,daveshah1/pmods,115950961,Verilog,pmods,283,9,2024-04-04 22:17:22+00:00,[],None
52,https://github.com/linfenghuaster/Regex-FPGA.git,2017-11-25 04:39:10+00:00,Accelerating the regular expression matching on FPGA for applications in Networking and Bioinformatics.,8,linfenghuaster/Regex-FPGA,111976815,Verilog,Regex-FPGA,1850,9,2024-03-11 19:38:26+00:00,[],None
53,https://github.com/Danishazmi29/Verilog-Code-of-Synchronus-FIFO-Design-with-verilog-test-code.git,2017-11-05 17:31:00+00:00,A FIFO or Queue is an array of memory commonly used in hardware to transfer transfer data between two circuits with different clocks. There are many other use of FIFO also. FIFO uses a dual port memory and there will be two pointers to point read and write addresses. Here is a generalized block diagram of FIFO.,4,Danishazmi29/Verilog-Code-of-Synchronus-FIFO-Design-with-verilog-test-code,109600679,Verilog,Verilog-Code-of-Synchronus-FIFO-Design-with-verilog-test-code,113,9,2024-04-02 08:48:38+00:00,[],None
54,https://github.com/jhol/otl-icoboard-pmodoledrgb-demo.git,2017-11-21 04:34:58+00:00,A demo project that uses the IcoBoard to render graphics on a PmodOLEDrgb display,4,jhol/otl-icoboard-pmodoledrgb-demo,111499712,Verilog,otl-icoboard-pmodoledrgb-demo,347,8,2021-02-19 14:45:10+00:00,[],https://api.github.com/licenses/bsd-3-clause
55,https://github.com/mohamedel3attar/Mips-Pipeline-Verilog-Design.git,2017-11-28 17:02:00+00:00,,10,mohamedel3attar/Mips-Pipeline-Verilog-Design,112363962,Verilog,Mips-Pipeline-Verilog-Design,3480,8,2023-11-16 08:37:18+00:00,[],None
56,https://github.com/ChrisPVille/VGA-CharGen.git,2017-11-25 03:38:19+00:00,Pipelined VGA text/character generator controller in Verilog,0,ChrisPVille/VGA-CharGen,111973973,Verilog,VGA-CharGen,948,8,2024-01-05 12:42:11+00:00,"['verilog', 'fpga', 'vga']",https://api.github.com/licenses/apache-2.0
57,https://github.com/TimerChen/CPU_RISC-V.git,2017-12-13 07:56:42+00:00,My simple CPU designed on Basys3 with RISC-V standard.,3,TimerChen/CPU_RISC-V,114091260,Verilog,CPU_RISC-V,12919,8,2024-02-27 20:22:58+00:00,[],https://api.github.com/licenses/mit
58,https://github.com/hanchenye/fft-kernel.git,2017-12-17 02:38:39+00:00,64b FFT IP in verilog for FPGA,2,hanchenye/fft-kernel,114504428,Verilog,fft-kernel,17,8,2023-09-07 01:51:49+00:00,[],None
59,https://github.com/MiSTer-devel/Arcade-BurgerTime_MiSTer.git,2017-12-29 20:33:15+00:00,Arcade: Burger Time for MiSTer,12,MiSTer-devel/Arcade-BurgerTime_MiSTer,115752279,Verilog,Arcade-BurgerTime_MiSTer,10002,7,2023-10-24 20:05:41+00:00,[],None
60,https://github.com/HoshinoTouko/MultiCycleCPU_MIPS.git,2017-12-22 03:49:05+00:00,,2,HoshinoTouko/MultiCycleCPU_MIPS,115074071,Verilog,MultiCycleCPU_MIPS,3718,7,2024-01-09 23:25:24+00:00,[],https://api.github.com/licenses/gpl-3.0
61,https://github.com/cudnn/USBtoMIPI.git,2017-12-09 10:15:14+00:00,- Use FPGA to implement MIPI interface; - Get command from PC through USB communication; - Decode command in FPGA,10,cudnn/USBtoMIPI,113660309,Verilog,USBtoMIPI,4374,7,2024-03-11 13:05:31+00:00,[],None
62,https://github.com/shreytdoshi/tcp-ip.git,2017-12-24 07:32:20+00:00,A simplified version of TCP/IP protocol using Triple Speed Ethernet on NIOS II System over FPGAs,1,shreytdoshi/tcp-ip,115247408,Verilog,tcp-ip,46664,6,2023-09-19 20:47:46+00:00,[],None
63,https://github.com/dillonhuff/VerilogToCoreIR.git,2017-12-19 21:12:03+00:00,Experimenting with yosys verilog frontend to coreir,2,dillonhuff/VerilogToCoreIR,114811571,Verilog,VerilogToCoreIR,327,6,2023-10-17 07:06:18+00:00,[],https://api.github.com/licenses/bsd-3-clause
64,https://github.com/egienvalue/MIPS_R10K_Processor.git,2018-01-05 15:54:12+00:00,2-core MIPS R10K OoO Processor with Snooping MSI and Pipeline Bus,4,egienvalue/MIPS_R10K_Processor,116401527,Verilog,MIPS_R10K_Processor,11288,6,2024-02-17 21:46:52+00:00,[],None
65,https://github.com/HoshinoTouko/MonocycleCPU_MIPS.git,2017-11-19 02:37:19+00:00,,0,HoshinoTouko/MonocycleCPU_MIPS,111258339,Verilog,MonocycleCPU_MIPS,4043,6,2020-08-10 00:46:14+00:00,[],https://api.github.com/licenses/agpl-3.0
66,https://github.com/delhatch/Pure_Mandel.git,2017-11-09 19:24:34+00:00,"FPGA paramatized mandelbrot generator. I have tested instantiating 4, 8, and 12 calculating engines. It has a built-in VGA controller (at 640x480) with internal dual-port RAM as the frame buffer. With 4 engines it runs at 100 MHz (5 frames/sec). With 12 engines, at 112 MHz, it hits 20.5 frames/sec.",1,delhatch/Pure_Mandel,110156887,Verilog,Pure_Mandel,40532,6,2023-07-16 23:35:46+00:00,"['mandelbrot', 'de2-115', 'verilog', 'altera', 'fpga', 'vga', 'mandel', 'vga-controller']",None
67,https://github.com/libertyeagle/fpga_snake.git,2017-12-15 14:10:17+00:00,FPGA Implementation of Snake Game on Nexys3,2,libertyeagle/fpga_snake,114377610,Verilog,fpga_snake,38322,6,2021-12-29 08:05:49+00:00,[],None
68,https://github.com/RealDigitalOrg/VivadoIP.git,2017-11-12 18:40:55+00:00,Real Digital Vivado IP Library,5,RealDigitalOrg/VivadoIP,110458775,Verilog,VivadoIP,199,6,2023-12-10 15:56:55+00:00,[],https://api.github.com/licenses/bsd-3-clause
69,https://github.com/DOOKNET/Pingpang_RAM.git,2017-11-16 17:38:38+00:00,use RAM(true Dual-RAM) to Pingpang,1,DOOKNET/Pingpang_RAM,111002506,Verilog,Pingpang_RAM,17060,6,2023-12-05 06:17:22+00:00,[],None
70,https://github.com/sanketny8/Processor_32bit_RISC_verilog.git,2017-12-18 13:12:47+00:00,Single cycle processor in verilog.,3,sanketny8/Processor_32bit_RISC_verilog,114642856,Verilog,Processor_32bit_RISC_verilog,762,6,2023-12-07 16:59:47+00:00,"['processor', 'verilog', 'register', 'simplerisc-assembly-language']",None
71,https://github.com/yuzai/melp_matlab.git,2017-10-31 01:26:38+00:00,melp matlab code,0,yuzai/melp_matlab,108928559,Verilog,melp_matlab,1663,6,2023-10-17 02:20:39+00:00,[],None
72,https://github.com/Goshik92/fsearch.git,2017-11-23 15:25:51+00:00,FastSearch is a project intended to increase the speed of string searching by using the FPGA technology,3,Goshik92/fsearch,111824850,Verilog,fsearch,29379,6,2024-01-05 22:17:31+00:00,"['fpga', 'fpga-soc', 'bitap', 'vivado', 'zynq', 'verilog', 'zedboard']",None
73,https://github.com/kdurant/sata_controller.git,2017-12-01 03:24:10+00:00,try write sata controller,3,kdurant/sata_controller,112690229,Verilog,sata_controller,1809,6,2023-11-17 12:02:19+00:00,[],None
74,https://github.com/yahniukov/FIFO_Verilog.git,2017-10-30 18:27:48+00:00,Async Write/Read FIFO Implementation on the Verilog with custom Depth/Width,0,yahniukov/FIFO_Verilog,108891607,Verilog,FIFO_Verilog,60,6,2022-11-04 03:23:30+00:00,[],https://api.github.com/licenses/apache-2.0
75,https://github.com/RayCiel/RISCV_CPU.git,2017-12-23 01:45:55+00:00,A simple CPU designed on Basys3 with RISC-V standard.,0,RayCiel/RISCV_CPU,115162999,Verilog,RISCV_CPU,967,6,2024-02-11 10:21:14+00:00,[],https://api.github.com/licenses/mit
76,https://github.com/mattstock/fpgalib.git,2017-11-27 04:25:07+00:00,A common core of Verilog that can be used for multiple projects.,1,mattstock/fpgalib,112146921,Verilog,fpgalib,1243,6,2023-05-03 17:54:46+00:00,[],None
77,https://github.com/devKyanon/1G_CML_OpenFlow.git,2017-12-22 02:22:28+00:00,OpenFlow switch for NetFPGA 1G CML,6,devKyanon/1G_CML_OpenFlow,115067157,Verilog,1G_CML_OpenFlow,18721,5,2023-10-31 02:58:48+00:00,[],None
78,https://github.com/sveinse/de0-nano-soc.git,2017-11-19 14:29:42+00:00,Framework for compiling FPGA for Terasic DE0-Nano-Soc / Atlas-SoC,1,sveinse/de0-nano-soc,111302527,Verilog,de0-nano-soc,185,5,2023-12-29 19:29:29+00:00,[],None
79,https://github.com/UniversityOfMoratuwa/RISCV.git,2017-11-10 09:16:54+00:00,,0,UniversityOfMoratuwa/RISCV,110227439,Verilog,RISCV,4729,5,2018-12-15 20:19:15+00:00,[],
80,https://github.com/Anprivate/al422-bam.git,2018-01-01 11:07:51+00:00,Led panel FPGA controller with BAM,0,Anprivate/al422-bam,115914109,Verilog,al422-bam,3586,5,2024-01-07 10:40:31+00:00,[],None
81,https://github.com/Jinglei-Cheng-THU/AES_ASIC.git,2017-12-27 07:40:32+00:00,,2,Jinglei-Cheng-THU/AES_ASIC,115495459,Verilog,AES_ASIC,2595,5,2023-03-10 09:39:03+00:00,[],None
82,https://github.com/sbg2133/kidPy.git,2017-11-13 19:57:04+00:00,A Python TUI for ROACH2-based MKID readout,2,sbg2133/kidPy,110595049,Verilog,kidPy,24252,5,2022-08-02 14:21:47+00:00,[],None
83,https://github.com/alexskp/MIPS-Core.git,2017-11-24 20:00:23+00:00,Simple implementation of MIPS core in Verilog ,2,alexskp/MIPS-Core,111951821,Verilog,MIPS-Core,233,5,2024-01-16 22:48:12+00:00,[],None
84,https://github.com/kuanwoo/SYMPL64_FloatingPoint_RISC-.git,2017-12-24 01:26:03+00:00," SYMPLYON 64-bit GP-GPU Compute Unit ISA and synthesizable Verilog RTL model for IEEE754-2008 Compute applications.  This is a single floating-point compute unit with four, interleaving threads.  It features FloPoCo-generated floating-point operators.",1,kuanwoo/SYMPL64_FloatingPoint_RISC-,115232359,Verilog,SYMPL64_FloatingPoint_RISC-,1752,5,2022-06-05 08:17:12+00:00,[],None
85,https://github.com/samuelcomeau6/uart_hub.git,2017-11-05 06:30:37+00:00,Verilog code for the TinyFPGA-B-Series to create a UART hub.,0,samuelcomeau6/uart_hub,109557153,Verilog,uart_hub,29,5,2023-02-28 18:43:19+00:00,[],None
86,https://github.com/IDMIPPM/Functional_ECO.git,2017-11-15 11:09:42+00:00,Python tool for functional ECO patch generation,3,IDMIPPM/Functional_ECO,110823112,Verilog,Functional_ECO,7655,5,2023-06-21 21:16:25+00:00,[],None
87,https://github.com/DOOKNET/FFT_IP_Core.git,2017-11-04 18:37:16+00:00,Fast Fourier Transform v9.0,1,DOOKNET/FFT_IP_Core,109520499,Verilog,FFT_IP_Core,244277,5,2023-10-30 08:24:01+00:00,[],None
88,https://github.com/pvgupta24/Von-Neumann-Architecture-CPU.git,2017-10-30 14:11:28+00:00,Implementation of 8-Bit CPU based on Von-Neumann Architechture in HDL ,1,pvgupta24/Von-Neumann-Architecture-CPU,108860014,Verilog,Von-Neumann-Architecture-CPU,209,5,2023-07-01 10:59:07+00:00,"['verilog', 'verilog-hdl', 'cpu', 'cpu-simulator', 'von-neumann']",None
89,https://github.com/YoussephAhmed/Pipeline-MIPS-Processor.git,2017-11-26 11:53:51+00:00,Implement a Verilog code to simulate the MIPS Processor and using Python GUI assembler.,4,YoussephAhmed/Pipeline-MIPS-Processor,112078499,Verilog,Pipeline-MIPS-Processor,258,5,2022-05-30 14:29:23+00:00,[],None
90,https://github.com/tuura/sync-models.git,2017-11-06 14:17:06+00:00,Tool for creating synchronous models and behavioral specifications for asynchronous circuits,0,tuura/sync-models,109704429,Verilog,sync-models,556,5,2024-02-04 12:43:51+00:00,"['digital-logic', 'asynchronous-circuits', 'formal-verification', 'model-checking', 'verilog']",None
91,https://github.com/ironsteel/sump2-olimex-fpga.git,2017-11-01 14:56:00+00:00,Black Mesa SUMP2 logic analyzer ported to Olimex 8K fpga and synthesized with ICEStorm open toolchain ,2,ironsteel/sump2-olimex-fpga,109144919,Verilog,sump2-olimex-fpga,49,4,2022-03-16 07:06:12+00:00,[],None
92,https://github.com/baislsl/arch.git,2017-10-31 08:09:10+00:00,体系结构实验 ZJU 2017 Fall,2,baislsl/arch,108964530,Verilog,arch,105,4,2023-08-18 00:37:32+00:00,[],None
93,https://github.com/MiSTer-devel/Arcade-Pengo_MiSTer.git,2017-11-09 15:46:00+00:00,Arcade: Pengo for MiSTer,9,MiSTer-devel/Arcade-Pengo_MiSTer,110134462,Verilog,Arcade-Pengo_MiSTer,9478,4,2022-06-14 21:16:05+00:00,[],None
94,https://github.com/alangarf/tm1637-verilog.git,2017-12-06 17:07:56+00:00,A basic verilog driver for the TM1637 LED driver chip,1,alangarf/tm1637-verilog,113344787,Verilog,tm1637-verilog,29,4,2022-12-14 04:16:31+00:00,[],https://api.github.com/licenses/apache-2.0
95,https://github.com/mattvenn/nco.git,2017-12-17 19:10:50+00:00,numerically controlled oscillator,0,mattvenn/nco,114561667,Verilog,nco,2,4,2023-11-15 16:04:59+00:00,[],None
96,https://github.com/zfkuang/YaoPad.git,2017-11-14 09:54:40+00:00,MO Yao,0,zfkuang/YaoPad,110672240,Verilog,YaoPad,65673,4,2023-02-02 20:33:41+00:00,[],None
97,https://github.com/satvik007/Tic-tac-toe.git,2017-11-18 16:38:53+00:00,FPGA based project,0,satvik007/Tic-tac-toe,111221436,Verilog,Tic-tac-toe,1512,4,2023-03-07 13:46:42+00:00,[],https://api.github.com/licenses/mit
98,https://github.com/shushantkumar/Encryption-Decryption-Model.git,2017-11-12 04:50:40+00:00,A completely functional encryption decryption model with specially generated Asymmetric key verification,4,shushantkumar/Encryption-Decryption-Model,110405731,Verilog,Encryption-Decryption-Model,570,4,2023-11-06 08:31:36+00:00,"['verilog-hdl', 'verilog', 'logisim', 'gtkwave']",None
99,https://github.com/pankajk1997/1x3_Router.git,2018-01-06 11:37:26+00:00,A secure 1x3 mini Router designed in Verilog,2,pankajk1997/1x3_Router,116478018,Verilog,1x3_Router,20,4,2024-02-01 07:32:57+00:00,[],https://api.github.com/licenses/gpl-3.0
100,https://github.com/kamat900/puf-1.git,2017-12-31 02:32:15+00:00,Hardware PUF FPGA implementation,2,kamat900/puf-1,115837791,Verilog,puf-1,32787,4,2023-04-23 23:53:02+00:00,[],None
101,https://github.com/connorjan/cjg_risc.git,2017-11-02 04:06:33+00:00,The final version of my custom 32-bit RISC CPU,0,connorjan/cjg_risc,109216392,Verilog,cjg_risc,12,4,2021-07-26 21:05:06+00:00,[],https://api.github.com/licenses/mit
102,https://github.com/regttycomit/PS2_CXD9731_HDD_ADAPTOR.git,2017-12-09 08:37:14+00:00,Hardware rebuild partial function of the CXD9731 chip,0,regttycomit/PS2_CXD9731_HDD_ADAPTOR,113654920,Verilog,PS2_CXD9731_HDD_ADAPTOR,87,4,2023-12-07 11:42:29+00:00,[],https://api.github.com/licenses/gpl-3.0
103,https://github.com/cerkit/FPGAForFun.git,2017-12-10 14:28:38+00:00,FPGA Projects,3,cerkit/FPGAForFun,113756623,Verilog,FPGAForFun,1361,4,2020-10-22 11:41:05+00:00,[],https://api.github.com/licenses/mit
104,https://github.com/davidkebo/isc2v.git,2017-11-12 17:32:28+00:00,The following program converts file in the ISCAS85 format (.isc) to Verilog format (.v),0,davidkebo/isc2v,110453661,Verilog,isc2v,659,4,2023-12-05 07:01:00+00:00,[],None
105,https://github.com/leibohan/MIPS-MULTICYCLE.git,2017-12-30 19:30:30+00:00,A Homework to write a simple multicyle CPU for MIPS structure under cerilog language,0,leibohan/MIPS-MULTICYCLE,115818580,Verilog,MIPS-MULTICYCLE,158,3,2019-01-03 12:46:18+00:00,[],None
106,https://github.com/chandrasekharm92/cnn_fpga.git,2017-11-11 00:13:18+00:00,,3,chandrasekharm92/cnn_fpga,110304650,Verilog,cnn_fpga,100,3,2022-01-10 01:41:16+00:00,[],None
107,https://github.com/zqzten/Pipelined-MIPS-CPU.git,2017-12-17 17:01:37+00:00,A Verilog implementation of a simplified pipelined MIPS CPU.,0,zqzten/Pipelined-MIPS-CPU,114553631,Verilog,Pipelined-MIPS-CPU,1102,3,2024-02-24 04:19:55+00:00,"['verilog', 'pipeline-processor', 'mips']",https://api.github.com/licenses/mit
108,https://github.com/reedjosh/Bluetooth_Project.git,2017-12-08 19:17:31+00:00,Bluetooth via an HC-05 on the DE0-Nano,0,reedjosh/Bluetooth_Project,113609096,Verilog,Bluetooth_Project,166,3,2024-03-23 04:45:30+00:00,[],None
109,https://github.com/ryutakashino/MtxMul8_DigilentLinux_on_ZYBO.git,2018-01-06 15:20:07+00:00,8x8の行列積をFPGAで解く,0,ryutakashino/MtxMul8_DigilentLinux_on_ZYBO,116493102,Verilog,MtxMul8_DigilentLinux_on_ZYBO,832,3,2022-07-26 01:08:47+00:00,[],None
110,https://github.com/kingstacker/second_counter.git,2017-12-07 12:43:23+00:00,数字秒表的FPGA实现,2,kingstacker/second_counter,113449723,Verilog,second_counter,8,3,2023-11-15 12:52:53+00:00,[],None
111,https://github.com/MiSTer-devel/Arcade-TimePilot_MiSTer.git,2017-11-05 18:17:31+00:00,Arcade: Time Pilot for MiSTer,9,MiSTer-devel/Arcade-TimePilot_MiSTer,109604044,Verilog,Arcade-TimePilot_MiSTer,12780,3,2021-12-26 17:53:23+00:00,[],None
112,https://github.com/peterpengwei/smem_pipeline.git,2017-11-28 03:27:04+00:00,,1,peterpengwei/smem_pipeline,112280667,Verilog,smem_pipeline,704,3,2019-12-04 21:17:15+00:00,[],None
113,https://github.com/viktor-prutyanov/fpga-crypto.git,2017-10-30 21:11:30+00:00,GOST 28147-89 (Magma) on FPGA,1,viktor-prutyanov/fpga-crypto,108908995,Verilog,fpga-crypto,17,3,2023-05-14 10:12:47+00:00,[],https://api.github.com/licenses/mit
114,https://github.com/ikwzm/nli_sha256_test.git,2017-11-30 03:30:32+00:00,Neon Light SHA256 and AXI Master Test Bench,0,ikwzm/nli_sha256_test,112560088,Verilog,nli_sha256_test,88,3,2022-09-02 16:06:58+00:00,[],None
115,https://github.com/JonathanGWesterfield/ECEN350.git,2017-12-23 06:52:08+00:00,,4,JonathanGWesterfield/ECEN350,115177032,Verilog,ECEN350,1221,3,2022-09-21 22:15:49+00:00,[],None
116,https://github.com/gousaiyang/SE345-digital-design.git,2017-11-26 06:20:31+00:00,Projects of SE345 course (Digital Logic Design of Computer Components).,1,gousaiyang/SE345-digital-design,112060699,Verilog,SE345-digital-design,3272,3,2022-12-15 03:26:36+00:00,[],None
117,https://github.com/ucb-hls/csp-hls.git,2017-11-02 21:25:23+00:00,,0,ucb-hls/csp-hls,109320486,Verilog,csp-hls,3962,3,2019-08-29 20:59:31+00:00,"['csp', 'hls']",None
118,https://github.com/lab85-ru/sdram_cntrl.git,2017-11-10 12:38:33+00:00,,5,lab85-ru/sdram_cntrl,110245490,Verilog,sdram_cntrl,223,3,2021-11-16 12:26:09+00:00,[],None
119,https://github.com/Hzfengsy/RISC-V.git,2017-12-20 07:27:07+00:00,,0,Hzfengsy/RISC-V,114856850,Verilog,RISC-V,470,3,2020-02-01 04:01:04+00:00,[],None
120,https://github.com/Anprivate/led_fpga_al422.git,2017-11-22 10:50:52+00:00,LED panel controller based on AL422B fifo buffer and MAX3000A CPLD,0,Anprivate/led_fpga_al422,111672154,Verilog,led_fpga_al422,3079,3,2024-01-07 10:55:42+00:00,[],None
121,https://github.com/aschwenn/ECEN350-Processor.git,2017-12-19 06:11:31+00:00,Simple ARMv8 processor implemented using Verilog (single cycle and pipelined),3,aschwenn/ECEN350-Processor,114726217,Verilog,ECEN350-Processor,21,3,2021-11-05 14:33:24+00:00,[],None
122,https://github.com/tom66/fpgascope.git,2017-12-21 00:16:57+00:00,A very basic FPGA oscilloscope for the DE1-SoC Altera FPGA Development Board,5,tom66/fpgascope,114943225,Verilog,fpgascope,215,3,2021-12-13 01:25:58+00:00,[],https://api.github.com/licenses/mit
123,https://github.com/ChuxMan/icestudio-i2c.git,2017-11-07 16:38:17+00:00,Módulo bidireccional I2C,0,ChuxMan/icestudio-i2c,109862797,Verilog,icestudio-i2c,65,3,2022-02-16 12:50:23+00:00,[],https://api.github.com/licenses/gpl-3.0
124,https://github.com/LastWhisperPZW/UVM_SPI_verify.git,2017-10-29 14:37:34+00:00,,3,LastWhisperPZW/UVM_SPI_verify,108742096,Verilog,UVM_SPI_verify,1578,3,2023-10-15 20:18:31+00:00,[],None
125,https://github.com/KurodaKanbei/System-Architecture.git,2017-12-15 12:48:43+00:00,A CPU with Tomasulo Algorithm,1,KurodaKanbei/System-Architecture,114370065,Verilog,System-Architecture,5206,3,2021-01-30 11:59:46+00:00,[],None
126,https://github.com/EatonL/gaussfilter_FPGA.git,2017-11-05 12:11:31+00:00,verilog实现自适应高斯滤波器。,0,EatonL/gaussfilter_FPGA,109576355,Verilog,gaussfilter_FPGA,10605,3,2022-10-27 13:50:06+00:00,[],None
127,https://github.com/bqia0/Laser-Pointer-Paint.git,2017-12-24 01:34:39+00:00,ECE385 Final Project,0,bqia0/Laser-Pointer-Paint,115232675,Verilog,Laser-Pointer-Paint,8970,3,2023-12-17 09:56:21+00:00,[],None
128,https://github.com/fords/Design_of_Computer_Systems.git,2017-12-20 07:15:28+00:00,Designing Pipelined RISC Processor,0,fords/Design_of_Computer_Systems,114855717,Verilog,Design_of_Computer_Systems,4793,3,2022-05-23 03:39:24+00:00,"['fpga', 'verilog', 'cpu', 'cache']",None
129,https://github.com/miss5plus0/MIPS-pipeline.git,2017-12-13 15:12:36+00:00,a simulation of MIPS-pipeline by using verilog in modelsim,1,miss5plus0/MIPS-pipeline,114135565,Verilog,MIPS-pipeline,1137,3,2022-12-15 03:22:53+00:00,[],None
130,https://github.com/dreamtalen/HEVC_ME.git,2017-12-28 08:09:01+00:00,,3,dreamtalen/HEVC_ME,115600795,Verilog,HEVC_ME,876,3,2020-09-06 08:28:34+00:00,[],None
131,https://github.com/Ariskumar/Lorentz-attractor.git,2017-12-20 06:26:37+00:00,,0,Ariskumar/Lorentz-attractor,114851253,Verilog,Lorentz-attractor,172,2,2023-03-22 07:46:41+00:00,[],None
132,https://github.com/marsohod4you/hdmi_leds_seg7.git,2017-11-06 05:49:55+00:00,"FPGA project which implements ""virtual LEDs"" and ""virtual 7-segment indicator"", displaying them on HDMI output of Marsohod3 board.",2,marsohod4you/hdmi_leds_seg7,109653101,Verilog,hdmi_leds_seg7,25,2,2022-06-06 02:15:16+00:00,[],None
133,https://github.com/ionicsolutions/fecs.git,2017-12-18 16:38:35+00:00, FPGA-based high-resolution pulse sequencer for an ionic quantum network,2,ionicsolutions/fecs,114664169,Verilog,fecs,8,2,2023-12-27 11:45:22+00:00,[],https://api.github.com/licenses/apache-2.0
134,https://github.com/varmil/uart-verilog.git,2017-11-15 10:42:09+00:00,the UART module with Quartus Prime,2,varmil/uart-verilog,110820591,Verilog,uart-verilog,29,2,2022-11-21 12:51:41+00:00,[],None
135,https://github.com/taoyilee/mock_ram.git,2017-12-13 02:19:39+00:00,Mocking RAM/ROM Generator,1,taoyilee/mock_ram,114062587,Verilog,mock_ram,373,2,2023-03-05 01:14:57+00:00,[],None
136,https://github.com/oaxelou/ce232.git,2018-01-05 17:06:42+00:00,Computer Organization and Design (2nd year - 3rd semester),1,oaxelou/ce232,116408160,Verilog,ce232,33539,2,2022-03-31 18:00:55+00:00,"['verilog', 'assembly', 'mips-assembly', 'mips-architecture', 'cache-control']",None
137,https://github.com/mipscache/or1200_rtl2gds.git,2017-12-03 12:12:11+00:00,,0,mipscache/or1200_rtl2gds,112924952,Verilog,or1200_rtl2gds,3625,2,2021-07-16 05:06:46+00:00,[],None
138,https://github.com/SymbiFlow/prjxray-experiments-archive-2017.git,2017-12-16 00:24:56+00:00,These are experiments which we conducted in 2017 as part of Project X-Ray.,1,SymbiFlow/prjxray-experiments-archive-2017,114421971,Verilog,prjxray-experiments-archive-2017,83,2,2023-01-28 21:19:07+00:00,[],https://api.github.com/licenses/isc
139,https://github.com/olofk/reset_test.git,2017-11-22 08:37:16+00:00,Reset demo for blog post,0,olofk/reset_test,111657613,Verilog,reset_test,2,2,2022-01-30 00:11:32+00:00,[],None
140,https://github.com/DrCarlLuo/Mips-32-CPU.git,2017-12-27 03:21:13+00:00,A nearly holistic CPU with MIPS architecture implementing 50+ instructions together with cache and TLB.,1,DrCarlLuo/Mips-32-CPU,115476825,Verilog,Mips-32-CPU,99,2,2019-11-26 20:33:11+00:00,"['verilog', 'hardware-designs', 'cpu', 'mips-architecture']",None
141,https://github.com/Jackwin/hdmi.git,2017-11-13 13:26:55+00:00,Based on Stratix-V,1,Jackwin/hdmi,110551499,Verilog,hdmi,21936,2,2020-03-27 10:23:04+00:00,[],None
142,https://github.com/Linglingyu/RISC_SPM.git,2017-11-12 06:07:03+00:00,一个简单的RISC机,0,Linglingyu/RISC_SPM,110409522,Verilog,RISC_SPM,1027,2,2022-04-16 23:45:48+00:00,"['risc', 'verilog']",None
143,https://github.com/fttftt1426/ahb_arbiter.git,2017-12-03 02:23:40+00:00,,3,fttftt1426/ahb_arbiter,112893591,Verilog,ahb_arbiter,3,2,2022-08-17 06:33:55+00:00,[],None
144,https://github.com/techcentaur/COL216-Lab-Assignments.git,2018-01-05 05:34:11+00:00,Computer Architecture - COL216 Lab Assigments,0,techcentaur/COL216-Lab-Assignments,116346235,Verilog,COL216-Lab-Assignments,141,2,2018-05-14 12:31:09+00:00,['computer-architecture'],None
145,https://github.com/awygle/spirit.git,2017-12-02 19:51:41+00:00,Formally Verified IP Cores + Infrastructure,1,awygle/spirit,112872197,Verilog,spirit,19,2,2024-03-13 07:20:09+00:00,[],None
146,https://github.com/sofifon/QoS_Module_PCIe.git,2017-10-30 15:17:44+00:00,,0,sofifon/QoS_Module_PCIe,108868867,Verilog,QoS_Module_PCIe,100,2,2022-11-14 12:52:55+00:00,[],None
147,https://github.com/hanliutong/Digital-logic-experiment.git,2017-12-28 08:23:25+00:00,,0,hanliutong/Digital-logic-experiment,115601998,Verilog,Digital-logic-experiment,25030,2,2021-11-24 11:35:16+00:00,[],None
148,https://github.com/MirariFang/Basys3_Enigma_Machine.git,2017-11-17 04:31:31+00:00,A naive implementation of an enigma machine on Basys3.,2,MirariFang/Basys3_Enigma_Machine,111058089,Verilog,Basys3_Enigma_Machine,24,2,2023-03-09 10:31:12+00:00,"['basys3', 'verilog', 'fpga']",None
149,https://github.com/jasperzhong/TankWar.git,2017-12-19 14:53:30+00:00,Final project of  Fall 2017 Digital Logic at Tongji Univ.,1,jasperzhong/TankWar,114777635,Verilog,TankWar,1474,2,2021-03-22 03:40:21+00:00,[],None
150,https://github.com/evamgilotra/VLIW.git,2017-12-28 11:32:30+00:00,,2,evamgilotra/VLIW,115617082,Verilog,VLIW,443,2,2019-12-02 08:38:11+00:00,[],None
151,https://github.com/thtitech/Verilog.git,2017-12-23 08:22:44+00:00,verilogでプロセッサー,2,thtitech/Verilog,115181943,Verilog,Verilog,9,2,2018-09-24 12:36:47+00:00,[],None
152,https://github.com/ExperimentalPhysics/I2C.git,2017-12-23 14:40:24+00:00,Custom i2c modules and ip cores,0,ExperimentalPhysics/I2C,115201418,Verilog,I2C,15,2,2019-01-04 19:02:25+00:00,"['i2c', 'i2c-bus', 'i2c-interface', 'i2c-master', 'i2c-slave']",https://api.github.com/licenses/gpl-3.0
153,https://github.com/dreamATD/TomRiVer-CPU.git,2017-12-22 13:31:52+00:00,A cpu using Tomasulo‘s algorithm and risc-v instruction set.,0,dreamATD/TomRiVer-CPU,115117976,Verilog,TomRiVer-CPU,143,2,2022-06-06 08:42:40+00:00,[],None
154,https://github.com/ponniranjan11/SV.git,2017-11-01 00:26:08+00:00,Divider Circuits (Sequential and Computational),0,ponniranjan11/SV,109066752,Verilog,SV,4,2,2021-12-23 01:41:07+00:00,[],None
155,https://github.com/Jamesits/verilog-basic-blocks.git,2017-12-30 06:09:39+00:00,数电作业,1,Jamesits/verilog-basic-blocks,115777728,Verilog,verilog-basic-blocks,123,2,2023-11-29 09:51:44+00:00,"['verilog', 'verilog-components', 'xilinx-ise']",None
156,https://github.com/pomonam/Rock-Paper-Scissors-Arcade-Machine.git,2017-12-10 20:19:12+00:00,"Arcade game for ""Rock, Paper, Scissor"" in Verilog.",0,pomonam/Rock-Paper-Scissors-Arcade-Machine,113780415,Verilog,Rock-Paper-Scissors-Arcade-Machine,333,2,2024-04-09 17:47:03+00:00,[],https://api.github.com/licenses/mit
157,https://github.com/reda-i/digital_timer.git,2017-11-03 17:39:49+00:00,A Quartus prime project that implements a 0 to 99 counter on 7 segment display using Altera DE10-Lite board,0,reda-i/digital_timer,109425347,Verilog,digital_timer,10519,2,2020-07-17 23:45:39+00:00,"['verilog', 'quartus-prime']",None
158,https://github.com/redfast00/SADFPGA.git,2017-11-09 16:44:39+00:00,SAD but true,1,redfast00/SADFPGA,110141128,Verilog,SADFPGA,2,2,2017-11-15 22:17:38+00:00,[],None
159,https://github.com/shikhar1729/ADVD-Digital-Project.git,2017-12-16 14:18:59+00:00, Designed a half-adder using Pass-transistor logic style in MicroWind. Also designed a multiplier accumulator unit for a stream of two 8-bit data in Verilog.,0,shikhar1729/ADVD-Digital-Project,114466144,Verilog,ADVD-Digital-Project,1279,2,2022-04-13 12:11:49+00:00,[],None
160,https://github.com/AbdallahReda/MIPSProcessor.git,2017-11-25 17:47:20+00:00,Verilog Description for a 32bit MIPS Processor,1,AbdallahReda/MIPSProcessor,112023184,Verilog,MIPSProcessor,9262,2,2024-03-29 23:10:05+00:00,"['mips32cpu', 'mips-processor', 'mips-assembly', 'mips-architecture']",None
161,https://github.com/tabokie/vtracer.git,2017-12-13 11:58:58+00:00,A 3D fps game in verilog on FPGA.,0,tabokie/vtracer,114115421,Verilog,vtracer,2549,2,2022-09-03 13:12:03+00:00,[],None
162,https://github.com/mzandrew/hdl.git,2017-12-21 18:31:29+00:00,hardware description language,0,mzandrew/hdl,115035459,Verilog,hdl,1401,2,2022-12-14 22:46:45+00:00,[],https://api.github.com/licenses/gpl-3.0
163,https://github.com/miRoox/HIT-DigitalElectronicTechnology.git,2017-12-08 14:20:19+00:00,哈工大《数字电子技术基础》+《数字电子技术基础实验》,2,miRoox/HIT-DigitalElectronicTechnology,113582216,Verilog,HIT-DigitalElectronicTechnology,722,2,2023-10-05 16:06:27+00:00,"['harbin-institute-of-technology', 'digital-electronics']",https://api.github.com/licenses/unlicense
164,https://github.com/EatonL/DIV.git,2017-12-20 09:04:21+00:00,verilog实现定点数（小数）除法器,0,EatonL/DIV,114865958,Verilog,DIV,24,2,2022-10-27 13:50:05+00:00,[],None
165,https://github.com/fishbaoz/lpc_lattice_sample.git,2017-11-10 15:48:36+00:00,,0,fishbaoz/lpc_lattice_sample,110264244,Verilog,lpc_lattice_sample,18,2,2020-09-17 21:52:06+00:00,[],None
166,https://github.com/ARIES-Embedded/mcv.git,2017-11-02 14:36:43+00:00,FPGA example projects for MCV module (Cyclone V SoC FPGA),1,ARIES-Embedded/mcv,109276576,Verilog,mcv,979,2,2020-01-16 15:23:28+00:00,[],https://api.github.com/licenses/mit
167,https://github.com/afqueiruga/fpga-finite-differences.git,2017-12-06 01:38:15+00:00,1D Finite Difference Solver in Verilog,1,afqueiruga/fpga-finite-differences,113253827,Verilog,fpga-finite-differences,5,2,2023-04-18 17:55:52+00:00,[],None
168,https://github.com/dremofly/vending_machine.git,2017-11-09 12:38:29+00:00,,0,dremofly/vending_machine,110113611,Verilog,vending_machine,8,2,2019-09-11 02:33:24+00:00,[],None
169,https://github.com/lab85-ru/ethernet_tx_paket.git,2017-11-09 16:58:15+00:00,,1,lab85-ru/ethernet_tx_paket,110142635,Verilog,ethernet_tx_paket,1498,2,2023-06-20 19:02:26+00:00,[],None
170,https://github.com/mmsmhh/Piano-using-virtual-keyboard.git,2017-12-29 16:19:04+00:00,,2,mmsmhh/Piano-using-virtual-keyboard,115736895,Verilog,Piano-using-virtual-keyboard,12,1,2017-12-31 21:28:03+00:00,[],None
171,https://github.com/louisja1/CPU-RISCV.git,2017-12-18 13:18:58+00:00,Implement a CPU of riscv by HDL,0,louisja1/CPU-RISCV,114643454,Verilog,CPU-RISCV,6260,1,2022-05-02 21:56:52+00:00,[],https://api.github.com/licenses/mit
172,https://github.com/New-bottle/riscv-cpu.git,2018-01-04 08:28:41+00:00,Computer architecture homework for ACM Class,0,New-bottle/riscv-cpu,116234952,Verilog,riscv-cpu,46,1,2021-04-27 12:28:12+00:00,[],None
173,https://github.com/kokko-jul07/Basys3-vga.git,2017-11-12 14:27:38+00:00,,0,kokko-jul07/Basys3-vga,110439129,Verilog,Basys3-vga,5,1,2019-03-25 01:10:17+00:00,[],None
174,https://github.com/cetola/ece571-project.git,2017-11-03 13:43:42+00:00,ECE 571 Final Project,1,cetola/ece571-project,109400221,Verilog,ece571-project,26217,1,2019-04-02 20:49:21+00:00,[],https://api.github.com/licenses/mit
175,https://github.com/techjam96/UW-ECE751-SHA256-Hardware-Optimization.git,2017-11-03 00:21:11+00:00,Open Source RTL for a SHA256 accelerator for ECE 751 - Embedded Computing Systems,0,techjam96/UW-ECE751-SHA256-Hardware-Optimization,109332572,Verilog,UW-ECE751-SHA256-Hardware-Optimization,9,1,2019-05-18 15:41:00+00:00,[],None
176,https://github.com/EndlessFork/ice40hx8k_template.git,2017-11-05 16:13:13+00:00,,1,EndlessFork/ice40hx8k_template,109594910,Verilog,ice40hx8k_template,793,1,2018-05-13 04:37:18+00:00,[],https://api.github.com/licenses/gpl-3.0
177,https://github.com/raghavakumar8/stereo-cam-src.git,2017-11-02 02:46:42+00:00,A low-cost stereo vision camera implemented on the DE1-SoC,1,raghavakumar8/stereo-cam-src,109209652,Verilog,stereo-cam-src,59809,1,2022-09-29 13:34:44+00:00,[],https://api.github.com/licenses/gpl-3.0
178,https://github.com/yoshietao/Hand-Written-Number-Classification-by-Hardware-Neural-Network.git,2017-12-02 21:55:28+00:00,NN model: 1 layer perceptron,0,yoshietao/Hand-Written-Number-Classification-by-Hardware-Neural-Network,112879835,Verilog,Hand-Written-Number-Classification-by-Hardware-Neural-Network,205,1,2019-03-03 13:29:44+00:00,[],None
179,https://github.com/avchikar97/digital_stopwatch.git,2017-12-10 21:16:31+00:00,,0,avchikar97/digital_stopwatch,113784208,Verilog,digital_stopwatch,22,1,2020-09-27 20:29:06+00:00,[],None
180,https://github.com/xihuai18/Stream-multiprocessor-design.git,2017-12-28 14:52:04+00:00,,4,xihuai18/Stream-multiprocessor-design,115632823,Verilog,Stream-multiprocessor-design,59314,1,2023-01-28 20:44:54+00:00,[],https://api.github.com/licenses/mit
181,https://github.com/FPGA-Bot-Yang/Dark_Matter_BE.git,2017-12-13 02:03:34+00:00,,1,FPGA-Bot-Yang/Dark_Matter_BE,114061103,Verilog,Dark_Matter_BE,2064,1,2018-12-04 19:20:14+00:00,[],None
182,https://github.com/Pinin25/Hybrid-Clock.git,2017-12-20 23:08:31+00:00,Design a hybrid clock with PicoBlaze on Xilinx Basys 3 board,0,Pinin25/Hybrid-Clock,114939391,Verilog,Hybrid-Clock,680,1,2018-06-05 16:19:59+00:00,[],None
183,https://github.com/aadhil-kh/VerilogExamples.git,2017-12-31 11:53:46+00:00,Basic verilog programs using icarus iverilog and GtkWave,0,aadhil-kh/VerilogExamples,115860252,Verilog,VerilogExamples,10,1,2021-09-30 08:33:16+00:00,[],None
184,https://github.com/HarborYuan/MIPS-single-cycle-CPU.git,2017-11-19 10:26:31+00:00,,0,HarborYuan/MIPS-single-cycle-CPU,111285134,Verilog,MIPS-single-cycle-CPU,755,1,2019-03-07 15:17:47+00:00,[],https://api.github.com/licenses/mit
185,https://github.com/zolution/CA2017_Project.git,2017-12-03 14:13:15+00:00,2017 Fall NTU CSIE - Computer Architecture - Projects,0,zolution/CA2017_Project,112933560,Verilog,CA2017_Project,124,1,2018-03-02 18:06:54+00:00,[],None
186,https://github.com/tahmidk/MiniCPU.git,2017-10-29 01:07:14+00:00,,0,tahmidk/MiniCPU,108695521,Verilog,MiniCPU,3278,1,2020-07-19 18:44:58+00:00,[],None
187,https://github.com/TommyX12/fpga-neuroevolution.git,2017-11-21 20:23:19+00:00,,0,TommyX12/fpga-neuroevolution,111597375,Verilog,fpga-neuroevolution,292,1,2019-01-13 21:20:14+00:00,[],None
188,https://github.com/Zclarkwilliams/Drone2_LS_Capstone.git,2017-12-19 03:21:59+00:00,"Drone2 is an evolution of the SoC demonstration platform developed by another team as part of PSU's Capstone for the 2016-2017 school year. This will utilize sensor fusion to increase stabalization, and possibly add more features. This teaming is working closely with Lattice Semiconductor and their MachX03 development board.",1,Zclarkwilliams/Drone2_LS_Capstone,114714167,Verilog,Drone2_LS_Capstone,83724,1,2019-01-21 18:09:00+00:00,[],https://api.github.com/licenses/gpl-3.0
189,https://github.com/0x544D/MIPS_Core.git,2017-12-21 14:00:14+00:00,Pipelined MIPS Processor,0,0x544D/MIPS_Core,115011686,Verilog,MIPS_Core,504,1,2018-12-13 08:29:37+00:00,[],None
190,https://github.com/mcfallcl/Chip8.git,2017-12-07 03:03:55+00:00,Chip-8 Emulator in Verilog,1,mcfallcl/Chip8,113395786,Verilog,Chip8,116,1,2022-10-22 05:41:40+00:00,[],None
191,https://github.com/harshthakkar01/pipelined-processor.git,2017-12-23 12:59:24+00:00,"A five stage pipelined processor with is able to execute arithmetic, memory access, jump and logical instructions with data forwarding.",0,harshthakkar01/pipelined-processor,115195678,Verilog,pipelined-processor,34,1,2021-01-08 00:36:55+00:00,[],None
192,https://github.com/zjjzby/gf_mul.git,2017-12-07 23:33:50+00:00,gf_mul,0,zjjzby/gf_mul,113509220,Verilog,gf_mul,9436,1,2018-07-06 00:18:12+00:00,[],None
193,https://github.com/isuckatdrifting/Thor.git,2017-12-15 14:34:45+00:00,"An FPGA based BJT test program, including FPGA RTL programs and MATLAB GUI.",0,isuckatdrifting/Thor,114379717,Verilog,Thor,32189,1,2021-07-23 05:43:23+00:00,"['verilog', 'fpga', 'bjt', 'matlab-gui']",https://api.github.com/licenses/apache-2.0
194,https://github.com/mattvenn/memrd-problem.git,2017-11-17 18:08:07+00:00,,0,mattvenn/memrd-problem,111135494,Verilog,memrd-problem,3,1,2022-03-17 00:23:07+00:00,[],None
195,https://github.com/liamjg/Verilog-PWM-Fan-Controller.git,2018-01-04 08:16:20+00:00,"Verilog PWM fan controller implementing a 1602 LCD, a temperature sensor, and a potentiometer",1,liamjg/Verilog-PWM-Fan-Controller,116233724,Verilog,Verilog-PWM-Fan-Controller,921,1,2020-11-30 02:38:14+00:00,[],None
196,https://github.com/boyoffreedom/FPGA_float_operation.git,2017-11-25 17:06:13+00:00,FPGA流水线浮点运算,1,boyoffreedom/FPGA_float_operation,112020472,Verilog,FPGA_float_operation,50,1,2018-05-21 11:45:11+00:00,[],None
197,https://github.com/laoj2/bicubic-interpolation-fpga.git,2017-11-25 14:22:08+00:00,,2,laoj2/bicubic-interpolation-fpga,112009352,Verilog,bicubic-interpolation-fpga,66263,1,2022-04-11 09:43:35+00:00,[],None
198,https://github.com/wwyf/CPU_multi_cycle.git,2017-12-10 07:46:54+00:00,,0,wwyf/CPU_multi_cycle,113732442,Verilog,CPU_multi_cycle,91874,1,2019-11-29 04:14:14+00:00,[],None
199,https://github.com/dynamicheart/dld-labs.git,2017-12-03 13:24:34+00:00,,0,dynamicheart/dld-labs,112929945,Verilog,dld-labs,1038,1,2019-11-01 06:55:01+00:00,[],None
200,https://github.com/keremayoz/TheBattleshipGame.git,2017-11-15 22:06:49+00:00,The classic Battleship game that is implemented with System Verilog on the Basys3 also using RGB 8x8 led matrix for the display. ,0,keremayoz/TheBattleshipGame,110892043,Verilog,TheBattleshipGame,2368,1,2021-02-22 06:30:18+00:00,[],None
201,https://github.com/isuckatdrifting/Gigantes.git,2017-12-15 14:46:00+00:00,A greedy snake game running on Cyclone IV FPGA. Array LEDs Required.,1,isuckatdrifting/Gigantes,114380772,Verilog,Gigantes,7210,1,2021-05-12 21:05:56+00:00,"['verilog', 'fpga', 'fpga-game']",https://api.github.com/licenses/apache-2.0
202,https://github.com/bhimanbaghel/ASIP_MAX_MIN_AVG.git,2017-11-30 15:12:22+00:00,,0,bhimanbaghel/ASIP_MAX_MIN_AVG,112625827,Verilog,ASIP_MAX_MIN_AVG,829,1,2023-12-24 19:57:21+00:00,[],None
203,https://github.com/liamcohen/ProjectedPiano.git,2017-11-01 16:46:01+00:00,6.111 Final Project - Projected Piano,2,liamcohen/ProjectedPiano,109157219,Verilog,ProjectedPiano,38852,1,2023-08-19 16:19:15+00:00,[],None
204,https://github.com/ARC-Lab-UF/HardwareSec.git,2017-11-08 16:49:51+00:00,Repo for development related to hardware security,1,ARC-Lab-UF/HardwareSec,110003784,Verilog,HardwareSec,28,1,2018-10-20 05:34:21+00:00,[],None
205,https://github.com/tom01h/float_test.git,2017-12-16 12:14:50+00:00,,0,tom01h/float_test,114458126,Verilog,float_test,5,1,2017-12-20 06:31:23+00:00,[],None
206,https://github.com/zhxiaoq9/WeChat.git,2017-12-28 02:03:25+00:00,Store The Article For We Chat,0,zhxiaoq9/WeChat,115574322,Verilog,WeChat,2740,1,2022-04-11 19:25:27+00:00,[],None
207,https://github.com/YunFeng0817/myY-86.git,2017-12-20 12:03:15+00:00,"基于Y-86指令集实现一个流水线cpu,计算机系统课的大作业",0,YunFeng0817/myY-86,114882688,Verilog,myY-86,4148,1,2018-02-27 11:08:17+00:00,[],https://api.github.com/licenses/mit
208,https://github.com/SuperMoudy/MIPS_Processor_Design.git,2017-11-30 15:15:50+00:00,Academic Project based on digital design of MIPS processor as a hardware using verilog as a hardware description language,1,SuperMoudy/MIPS_Processor_Design,112626266,Verilog,MIPS_Processor_Design,327,1,2019-10-09 06:59:07+00:00,[],https://api.github.com/licenses/mit
209,https://github.com/derekmulcahy/image_nx4.git,2017-12-01 03:39:26+00:00,,0,derekmulcahy/image_nx4,112691474,Verilog,image_nx4,43,1,2018-06-04 18:05:29+00:00,[],None
210,https://github.com/ChenJianyunp/Unum_32bit_3_multiply_adder.git,2017-11-20 19:44:57+00:00,A hardware multiply-adder of the universal number (Unum) type-III,1,ChenJianyunp/Unum_32bit_3_multiply_adder,111455282,Verilog,Unum_32bit_3_multiply_adder,8612,1,2018-01-23 09:44:59+00:00,[],None
211,https://github.com/Ideasay/Course-FundamentalsOfDigitalLogic-ImplementCertainFormula.git,2017-12-13 15:42:56+00:00,收录本学期数字逻辑基础课程pj_3(FDU) 使用一个alu完成y = (a + 2) xor (a +b);,0,Ideasay/Course-FundamentalsOfDigitalLogic-ImplementCertainFormula,114138785,Verilog,Course-FundamentalsOfDigitalLogic-ImplementCertainFormula,213,1,2021-07-06 07:13:41+00:00,[],None
212,https://github.com/mvxe/agc.git,2017-11-27 07:05:48+00:00,,0,mvxe/agc,112160522,Verilog,agc,3450,1,2022-11-14 18:42:43+00:00,[],
213,https://github.com/timothyhollabaugh/DE0FlippyBit.git,2017-11-18 21:06:27+00:00,Flippy Bit on a DE0 for Intro to Digital final project,0,timothyhollabaugh/DE0FlippyBit,111239368,Verilog,DE0FlippyBit,83,1,2017-11-30 21:47:32+00:00,[],None
214,https://github.com/stephcue/Verilog-Ripple-Carry-Adder.git,2017-10-30 22:10:17+00:00,Verilog Ripple Carry Adder using Full Adder and Half Adder modules,1,stephcue/Verilog-Ripple-Carry-Adder,108914006,Verilog,Verilog-Ripple-Carry-Adder,2,1,2023-11-20 08:30:01+00:00,[],None
215,https://github.com/DOOKNET/FIFO_IP_Core.git,2017-11-22 10:45:36+00:00,use FIFO and uart,1,DOOKNET/FIFO_IP_Core,111671606,Verilog,FIFO_IP_Core,17846,1,2022-11-08 09:33:57+00:00,[],None
216,https://github.com/0xa71a5/Minisys-SOC.git,2017-12-26 10:53:30+00:00,This is my Minisys-SOC based on MIPS Instruction Set.,1,0xa71a5/Minisys-SOC,115413992,Verilog,Minisys-SOC,110069,1,2020-12-05 11:36:39+00:00,[],None
217,https://github.com/oreaga/Superscalar-Processor.git,2017-12-31 20:03:30+00:00,Implementation of a superscalar processor that makes use of a simplified Tomasulo's algorithm. Allows for out-of-order execution and ensures dependencies are maintained.,2,oreaga/Superscalar-Processor,115882982,Verilog,Superscalar-Processor,21,1,2018-04-29 03:13:42+00:00,[],None
218,https://github.com/minhnn-tiny/trafficLight.git,2017-12-06 04:27:50+00:00,den giao thong,0,minhnn-tiny/trafficLight,113268713,Verilog,trafficLight,25,1,2024-03-14 10:23:04+00:00,[],None
219,https://github.com/xihuai18/Multi-cycle-CPU.git,2017-12-07 04:50:25+00:00,,0,xihuai18/Multi-cycle-CPU,113404219,Verilog,Multi-cycle-CPU,191797,1,2023-01-28 20:44:54+00:00,[],None
220,https://github.com/Xuzhiqian/Tetris.git,2017-12-14 09:03:23+00:00,Simple Verilog Tetris,0,Xuzhiqian/Tetris,114227189,Verilog,Tetris,13,1,2017-12-29 16:08:37+00:00,[],None
221,https://github.com/saryazdi/Gate_Level_Custom_CPU_32-bit.git,2017-12-04 11:51:21+00:00,Gate level 32 bit CPU design and implementation for custom instructions in Verilog,1,saryazdi/Gate_Level_Custom_CPU_32-bit,113036182,Verilog,Gate_Level_Custom_CPU_32-bit,20,1,2018-06-06 19:45:02+00:00,[],https://api.github.com/licenses/mit
222,https://github.com/ckyrkou/AdvancedVerilogTutorial.git,2017-11-07 09:11:55+00:00,These short tutorial includes small tips for hardware design using Verilog HDL ®. The concepts discussed assume that you have some familiarity with Verilog design.,2,ckyrkou/AdvancedVerilogTutorial,109812182,Verilog,AdvancedVerilogTutorial,70,1,2021-11-16 12:44:04+00:00,[],None
223,https://github.com/AbhishekAradhyaP/DES-ALGORITHM.git,2017-11-16 16:32:14+00:00,Standard DES Algorithm(64 bit plain text using 56 bit cipher text.,0,AbhishekAradhyaP/DES-ALGORITHM,110995685,Verilog,DES-ALGORITHM,1000,1,2018-12-08 15:51:31+00:00,[],None
224,https://github.com/delhatch/Flipdot_video.git,2017-12-21 01:04:20+00:00,Video streaming from a camera to a 58x24 pixel flipdot display. See the two flipdot_display*.mp4 videos.  All processing in Verilog RTL (no softcore uP).,1,delhatch/Flipdot_video,114946212,Verilog,Flipdot_video,19718,1,2018-12-12 20:07:03+00:00,"['de2-115', 'fpga', 'verilog', 'flipdots', 'flipdot', 'altera']",None
225,https://github.com/adriankaisinclair/modified_xps_library_and_base.git,2017-12-20 22:55:07+00:00,Contains the latest modifications to the casper xps base and library,0,adriankaisinclair/modified_xps_library_and_base,114938569,Verilog,modified_xps_library_and_base,8036,1,2022-04-10 12:15:25+00:00,[],None
226,https://github.com/henry2423/CO_HW_2017.git,2017-12-27 17:51:11+00:00,Computer Organization HW,0,henry2423/CO_HW_2017,115544742,Verilog,CO_HW_2017,9670,1,2018-07-09 05:30:30+00:00,[],None
227,https://github.com/26prajval98/Verilog-COA-Assignment.git,2017-10-31 19:21:21+00:00,,0,26prajval98/Verilog-COA-Assignment,109042329,Verilog,Verilog-COA-Assignment,203,1,2018-11-25 11:35:28+00:00,[],None
228,https://github.com/malejaroti/Proyecto_Digital2_Cris.git,2017-11-03 17:16:14+00:00,,0,malejaroti/Proyecto_Digital2_Cris,109423035,Verilog,Proyecto_Digital2_Cris,2519,1,2017-11-07 16:19:11+00:00,[],None
229,https://github.com/kmomuphnie/THE_SPACE_ODYSSEY.git,2017-11-18 05:17:29+00:00,The project of a game which is built in Verilog,0,kmomuphnie/THE_SPACE_ODYSSEY,111178795,Verilog,THE_SPACE_ODYSSEY,122218,1,2022-05-02 18:45:30+00:00,[],None
230,https://github.com/andrew-javier/formal-verification.git,2017-11-30 07:56:32+00:00,For use with Dr. Bindal's CMPE 200 and 240 classes,0,andrew-javier/formal-verification,112582414,Verilog,formal-verification,420,1,2022-03-08 17:55:11+00:00,[],None
231,https://github.com/AlexBarker97/FPGA-VHDL-Game.git,2017-11-29 14:57:53+00:00,University project to create a game using a HDL (Verilog).,0,AlexBarker97/FPGA-VHDL-Game,112488904,Verilog,FPGA-VHDL-Game,43,1,2022-02-28 19:10:23+00:00,[],None
232,https://github.com/GuzTech/smash_noc.git,2017-12-29 22:27:29+00:00,Smash NoC,0,GuzTech/smash_noc,115758297,Verilog,smash_noc,8,1,2019-08-30 04:56:47+00:00,[],None
233,https://github.com/zebmehring/Pipelined-Processor.git,2017-12-29 21:17:16+00:00,A Verilog implementation of a 5-stage scalar pipelined processor.,0,zebmehring/Pipelined-Processor,115754588,Verilog,Pipelined-Processor,396,1,2022-06-28 08:26:15+00:00,[],None
234,https://github.com/clemencegoh/MojoLucidWAM.git,2017-12-05 07:39:54+00:00,Whack a mole code for mojo FPGA written in Lucid,0,clemencegoh/MojoLucidWAM,113149274,Verilog,MojoLucidWAM,611,1,2022-01-20 16:10:58+00:00,[],None
235,https://github.com/magnitudespace/beta_modem.git,2017-11-30 18:47:41+00:00,beta modem firmware,0,magnitudespace/beta_modem,112647667,Verilog,beta_modem,302,1,2023-02-08 12:49:15+00:00,[],None
236,https://github.com/danholcomb/supply-chain-security.git,2017-12-19 02:57:32+00:00,public data associated with supply chain security project,1,danholcomb/supply-chain-security,114712078,Verilog,supply-chain-security,20715502,1,2023-05-15 23:28:39+00:00,[],None
237,https://github.com/jennieyang/ultrasound-breast-imaging.git,2017-12-16 12:10:14+00:00,,0,jennieyang/ultrasound-breast-imaging,114457808,Verilog,ultrasound-breast-imaging,84,1,2022-11-20 11:32:40+00:00,[],None
238,https://github.com/l-iberty/Single_Circle_CPU.git,2018-01-02 08:36:23+00:00,单周期CPU设计与实现,0,l-iberty/Single_Circle_CPU,115993420,Verilog,Single_Circle_CPU,1386,1,2020-12-10 03:32:46+00:00,[],None
239,https://github.com/secworks/ubbefpga.git,2017-12-30 08:29:07+00:00,Very simple HW design to test FPGA development using the Terasic DE0-Nano board,0,secworks/ubbefpga,115784205,Verilog,ubbefpga,6,1,2022-01-29 23:23:46+00:00,[],https://api.github.com/licenses/bsd-2-clause
240,https://github.com/TimMagoun/ELE206_SimonProject.git,2017-11-18 22:34:58+00:00,"Short project for ELE 206, Fall 2017",0,TimMagoun/ELE206_SimonProject,111244838,Verilog,ELE206_SimonProject,3044,1,2018-03-30 04:09:04+00:00,[],None
241,https://github.com/Sanjeeet/Processor.git,2017-11-01 02:28:09+00:00,Designed and Implemented a Processor in Verilog using DE1-SoC Board ,0,Sanjeeet/Processor,109076690,Verilog,Processor,473,1,2024-01-19 04:54:38+00:00,[],None
242,https://github.com/GTU-Undergraduate-Works/MIPS-Single-Cycle-Processor.git,2018-01-04 14:03:24+00:00,,1,GTU-Undergraduate-Works/MIPS-Single-Cycle-Processor,116266634,Verilog,MIPS-Single-Cycle-Processor,446,1,2021-12-11 14:16:10+00:00,[],https://api.github.com/licenses/gpl-3.0
243,https://github.com/megrxu/lab_pipeline_cpu.git,2017-12-11 08:40:14+00:00,Computer Organization Exp. In verilog.,0,megrxu/lab_pipeline_cpu,113833804,Verilog,lab_pipeline_cpu,22,1,2023-09-11 15:19:02+00:00,[],None
244,https://github.com/karszawa/fpga-tetris.git,2017-12-07 07:51:49+00:00,Tetris implemented on FPGA; Developed as school work,0,karszawa/fpga-tetris,113419909,Verilog,fpga-tetris,64895,1,2022-05-25 05:57:29+00:00,[],None
245,https://github.com/harvard-cns/NetFPGA-SUME.git,2017-11-11 17:31:17+00:00,,1,harvard-cns/NetFPGA-SUME,110365549,Verilog,NetFPGA-SUME,12623,1,2022-08-16 03:43:07+00:00,[],
246,https://github.com/CalPlug/Microsemi_SmartFusion2_RISCV_ObjectTracker.git,2017-12-10 04:42:44+00:00,Example RISC-V implementation that tracks objects.  Implemented on a Microsemi SmartFusion2.,0,CalPlug/Microsemi_SmartFusion2_RISCV_ObjectTracker,113723508,Verilog,Microsemi_SmartFusion2_RISCV_ObjectTracker,194193,1,2020-01-24 18:25:49+00:00,"['risc-v', 'microsemi', 'smartfusion2']",None
247,https://github.com/ehsaneam/Advanced-Computer-Architecture.git,2017-11-23 08:39:21+00:00,"simulation of pipe-lined architecture,cache added,super-scalar,branch prediction,...",1,ehsaneam/Advanced-Computer-Architecture,111784315,Verilog,Advanced-Computer-Architecture,21,1,2018-11-25 02:02:34+00:00,[],None
248,https://github.com/lukevolpatti/FPGAEncryption.git,2017-11-08 16:44:46+00:00,Verilog implementation of Tiny Encryption Algorithm and accompanying I/O,0,lukevolpatti/FPGAEncryption,110003202,Verilog,FPGAEncryption,561,1,2018-09-20 03:24:03+00:00,[],None
249,https://github.com/nFal/Verilog.git,2017-11-29 04:21:15+00:00,HDL/HVL codes. Primarily in Verilog or SystemVerilog.,0,nFal/Verilog,112425963,Verilog,Verilog,16,1,2024-02-07 04:23:43+00:00,[],None
250,https://github.com/hashiting/5-step-CUP-hazard-cache.git,2017-12-31 14:50:50+00:00,,0,hashiting/5-step-CUP-hazard-cache,115868620,Verilog,5-step-CUP-hazard-cache,26,1,2022-03-29 02:50:32+00:00,[],None
251,https://github.com/TimMagoun/ELE206_PUNC.git,2017-12-12 20:31:33+00:00,,0,TimMagoun/ELE206_PUNC,114036219,Verilog,ELE206_PUNC,7097,1,2018-03-30 04:08:59+00:00,[],None
252,https://github.com/justin-daniel-forman/765_p5.git,2017-11-28 16:17:52+00:00,18765 F17 Project 5,0,justin-daniel-forman/765_p5,112359063,Verilog,765_p5,16921,1,2022-04-29 23:10:06+00:00,[],None
253,https://github.com/wouterdevinck/lamp-fpga.git,2017-12-02 17:19:14+00:00,Verilog code for the iCE40 FPGA in project lamp.,0,wouterdevinck/lamp-fpga,112861503,Verilog,lamp-fpga,62,1,2018-02-16 15:48:16+00:00,"['fpga', 'verilog', 'lamp', 'leds', 'lattice', 'ice40']",https://api.github.com/licenses/apache-2.0
254,https://github.com/MiSTer-devel/Arcade-BurningRubber_MiSTer.git,2017-12-29 20:34:38+00:00,Arcade: Burning Rubber for MiSTer,11,MiSTer-devel/Arcade-BurningRubber_MiSTer,115752349,Verilog,Arcade-BurningRubber_MiSTer,8695,1,2021-11-19 22:58:02+00:00,[],None
255,https://github.com/delkov/FPGA.git,2018-01-03 14:54:48+00:00,,1,delkov/FPGA,116148801,Verilog,FPGA,189963,1,2023-11-23 22:39:54+00:00,[],None
256,https://github.com/pman42/verilog_minesweeper.git,2017-12-11 08:12:43+00:00,"Minesweeper game implemented entirely in verilog, played on a DE1-SoC board. ",0,pman42/verilog_minesweeper,113830977,Verilog,verilog_minesweeper,20,1,2024-04-09 17:46:14+00:00,[],None
257,https://github.com/denporras/CE3201-FinalProject.git,2017-11-01 06:31:48+00:00,Proyecto Final: Sistemas digitales avanzados,1,denporras/CE3201-FinalProject,109095791,Verilog,CE3201-FinalProject,1370,1,2022-07-28 14:19:04+00:00,"['verilog', 'digital-systems', 'processor', 'arm']",None
258,https://github.com/MaT1g3R/csc258_final_project.git,2017-11-19 19:06:25+00:00,CSC258 final project,0,MaT1g3R/csc258_final_project,111323723,Verilog,csc258_final_project,503,1,2018-11-01 21:00:08+00:00,['verilog'],https://api.github.com/licenses/gpl-3.0
259,https://github.com/shahin-imtiaz/CSC258.git,2017-11-15 07:02:00+00:00,CSC258,3,shahin-imtiaz/CSC258,110796708,Verilog,CSC258,40401,1,2022-09-14 12:24:15+00:00,[],None
260,https://github.com/ShivamAgarwal345/VLIW_Pipeline.git,2017-11-24 14:41:26+00:00,,1,ShivamAgarwal345/VLIW_Pipeline,111928193,Verilog,VLIW_Pipeline,37,1,2018-03-13 18:55:49+00:00,[],None
261,https://github.com/streetdogg/hardware-designs.git,2017-12-25 16:42:19+00:00,Verilog Implementation for various Hardware on Lattice FPGA using the Open-source Yosys toolchain.,0,streetdogg/hardware-designs,115351337,Verilog,hardware-designs,26,1,2023-05-28 03:09:53+00:00,"['fpga', 'hardware', 'verilog', 'rtl', 'lattice', 'ice40', 'yosys', 'alchitry-cu', 'icestick']",https://api.github.com/licenses/mit
262,https://github.com/pankajk1997/RISC_CPU.git,2018-01-06 11:19:56+00:00,Designing 8-bit mini RISC Processor in Verilog,0,pankajk1997/RISC_CPU,116476954,Verilog,RISC_CPU,667,1,2022-04-29 18:11:22+00:00,[],https://api.github.com/licenses/gpl-3.0
263,https://github.com/ss031/Embedded-Final-Project.git,2017-11-20 15:52:33+00:00,Spider project,0,ss031/Embedded-Final-Project,111431150,Verilog,Embedded-Final-Project,114075,1,2017-12-07 17:34:46+00:00,[],None
264,https://github.com/ben-j-c/VGA-Text-Writer.git,2017-11-20 17:57:09+00:00,Write characters to a VGA display in Verilog.,1,ben-j-c/VGA-Text-Writer,111444421,Verilog,VGA-Text-Writer,37,1,2017-12-02 07:30:07+00:00,[],None
265,https://github.com/shreyasnbhat/vliw-architecture.git,2017-11-20 16:54:32+00:00,,0,shreyasnbhat/vliw-architecture,111438085,Verilog,vliw-architecture,61,1,2018-10-22 15:03:24+00:00,[],None
266,https://github.com/abhilashtuse/RISC_CPU.git,2017-11-12 11:06:40+00:00,Five-stage 32-bit pipelined RISC CPU implementation,0,abhilashtuse/RISC_CPU,110425574,Verilog,RISC_CPU,24,1,2018-11-07 05:45:34+00:00,[],None
267,https://github.com/Vignesh-Sairaj/Pipelined-Processor.git,2017-11-24 08:58:15+00:00,A fully pipelined MIPS-inspired 32-bit processor with branch detection and forwarding. Supports 32-bit IEEE-754 floating point instructions.,0,Vignesh-Sairaj/Pipelined-Processor,111897281,Verilog,Pipelined-Processor,1319,1,2018-10-07 06:30:10+00:00,[],None
268,https://github.com/JarryShaw/Verilog.git,2017-12-10 13:45:39+00:00,Verilog Assignment of DSD (SJTU),4,JarryShaw/Verilog,113753423,Verilog,Verilog,16496,1,2023-01-28 18:42:31+00:00,[],https://api.github.com/licenses/unlicense
269,https://github.com/aneels3/ECEproj.git,2018-01-03 16:07:18+00:00,,0,aneels3/ECEproj,116156286,Verilog,ECEproj,5,1,2018-06-12 17:58:16+00:00,[],None
270,https://github.com/wside/2bit-Computer.git,2018-01-06 22:18:29+00:00,,0,wside/2bit-Computer,116519648,Verilog,2bit-Computer,2220,1,2021-12-06 06:09:13+00:00,[],None
271,https://github.com/marsohod4you/m2rpi_first.git,2017-11-26 16:06:29+00:00,"First FPGA project for Marsohod2RPI board, which is connected to Raspberry Pi3 via GPIO socket",1,marsohod4you/m2rpi_first,112096712,Verilog,m2rpi_first,92,1,2019-08-27 21:37:47+00:00,[],None
272,https://github.com/JamesG321/FPGA-Pixel-Processing-Unit.git,2017-11-20 12:19:24+00:00,,1,JamesG321/FPGA-Pixel-Processing-Unit,111406810,Verilog,FPGA-Pixel-Processing-Unit,148,1,2022-01-16 22:50:27+00:00,[],None
273,https://github.com/anisaqazi/Verification_MESI.git,2017-10-31 05:05:38+00:00,,0,anisaqazi/Verification_MESI,108947809,Verilog,Verification_MESI,1724,1,2020-05-13 06:28:03+00:00,[],None
274,https://github.com/vamshireddy08/sdram.git,2017-11-30 19:33:57+00:00,verilog code,1,vamshireddy08/sdram,112651945,Verilog,sdram,9,1,2019-01-26 07:42:22+00:00,[],None
275,https://github.com/mmicko/sandbox.git,2017-12-31 08:47:50+00:00,,0,mmicko/sandbox,115852809,Verilog,sandbox,49,1,2022-03-18 00:09:21+00:00,[],https://api.github.com/licenses/mit
276,https://github.com/donghwe90/Calculator.git,2017-11-16 19:10:51+00:00,FPGA verilog,0,donghwe90/Calculator,111011444,Verilog,Calculator,24,1,2020-11-10 10:42:26+00:00,[],None
277,https://github.com/ortizcapetta/SPARC_V8.git,2017-11-17 03:05:10+00:00,Building a SPARC V8 in Verilog for Computer Architecture II,0,ortizcapetta/SPARC_V8,111050789,Verilog,SPARC_V8,11,1,2018-11-10 04:24:09+00:00,[],None
278,https://github.com/joaosoares/montgomery_hw.git,2017-11-08 17:12:12+00:00,KU Leuven DDP - Montgomery hardware project Group 12,1,joaosoares/montgomery_hw,110006199,Verilog,montgomery_hw,3119,1,2023-09-11 07:11:44+00:00,[],None
279,https://github.com/abhimohta/VLIW-Processor.git,2017-11-07 19:10:17+00:00,VLIW Pipelined processor for given set of instructions,1,abhimohta/VLIW-Processor,109878993,Verilog,VLIW-Processor,10,1,2018-04-29 00:21:21+00:00,[],None
280,https://github.com/Jigar29/VLSI_Hardware_for_NN.git,2017-11-16 17:25:49+00:00,The project is an implementation of the Neural Network on the VLSI Chip having fixed weights. ,0,Jigar29/VLSI_Hardware_for_NN,111001236,Verilog,VLSI_Hardware_for_NN,7734,1,2019-12-07 19:49:00+00:00,[],None
281,https://github.com/ybharatu/BitcoinMiner.git,2017-10-31 22:03:32+00:00,,1,ybharatu/BitcoinMiner,109056935,Verilog,BitcoinMiner,6781,1,2019-09-16 11:36:34+00:00,[],None
282,https://github.com/Ma1iciousL0af/instruction_fetch.git,2017-11-30 20:28:11+00:00,Instruction Fetch MIPS processor simulator,4,Ma1iciousL0af/instruction_fetch,112656977,Verilog,instruction_fetch,11,1,2023-01-27 22:28:07+00:00,[],None
283,https://github.com/vic-c137/fpga-asteroids.git,2017-12-04 06:15:14+00:00,Asteroids game on a DE0 FPGA board in Verilog,0,vic-c137/fpga-asteroids,113002755,Verilog,fpga-asteroids,21031,1,2019-11-04 18:54:35+00:00,[],https://api.github.com/licenses/apache-2.0
284,https://github.com/JamesBond0014/Tuner.git,2017-12-03 04:38:03+00:00,DE1-SOC Board Tuner using verilog,1,JamesBond0014/Tuner,112900296,Verilog,Tuner,45,1,2019-02-07 03:48:06+00:00,[],None
285,https://github.com/djlovell/MiniS08.git,2017-11-21 00:36:30+00:00,From-scratch implementation of an HCS08 Microcontroller,1,djlovell/MiniS08,111478720,Verilog,MiniS08,18800,1,2019-11-02 21:49:17+00:00,[],None
286,https://github.com/KirKur/chipscope_project_generator.git,2017-11-14 08:15:13+00:00,Generates project for Xilinx Chipscope analyzer from Verilog source,0,KirKur/chipscope_project_generator,110660324,Verilog,chipscope_project_generator,46,1,2022-09-08 00:15:20+00:00,[],None
287,https://github.com/greensprin/SCALER.git,2017-11-03 10:42:20+00:00,,0,greensprin/SCALER,109384154,Verilog,SCALER,560,1,2017-11-30 12:09:15+00:00,[],None
288,https://github.com/domen111/Computer-Architecture-Project1.git,2017-12-01 03:02:25+00:00,Group Projects for NTU CSIE Computer Architecture Class,0,domen111/Computer-Architecture-Project1,112688301,Verilog,Computer-Architecture-Project1,95,1,2022-11-02 06:47:42+00:00,[],None
289,https://github.com/sarofim/theremin-hero.git,2017-11-11 23:03:07+00:00,guitar hero style game with theremin as input (light sensor input) ,1,sarofim/theremin-hero,110387463,Verilog,theremin-hero,597,1,2018-05-01 20:49:36+00:00,[],None
290,https://github.com/xingxuanli/Piano_Bit_by_Bit.git,2017-12-08 19:04:59+00:00,Computation Struncture (1D game),0,xingxuanli/Piano_Bit_by_Bit,113608091,Verilog,Piano_Bit_by_Bit,7058,1,2018-11-12 18:09:26+00:00,"['fpga', 'lucid', 'verilog', 'mojo']",None
291,https://github.com/huangxf14/Communication-Experiment.git,2017-11-08 08:26:09+00:00,code for communication experiment,0,huangxf14/Communication-Experiment,109947986,Verilog,Communication-Experiment,3660,1,2018-10-19 11:26:57+00:00,[],None
292,https://github.com/abhimohta/Cache-Design.git,2017-11-07 19:04:57+00:00,"Write Through, FIFO, Way Prediction cache of 512B with associativity 2",0,abhimohta/Cache-Design,109878443,Verilog,Cache-Design,6,1,2018-01-12 05:08:22+00:00,[],None
293,https://github.com/copperdong/anlogic-picorv32.git,2017-11-21 12:12:58+00:00,Optimized picorv32 core for anlogic FPGA,4,copperdong/anlogic-picorv32,111544708,Verilog,anlogic-picorv32,202,1,2023-11-12 07:19:30+00:00,[],None
294,https://github.com/sharanyakamath/Fastest-Finger-First-Project.git,2017-10-31 11:30:11+00:00,Digital Electronics project based on the buzzer rounds of quiz shows.,1,sharanyakamath/Fastest-Finger-First-Project,108986287,Verilog,Fastest-Finger-First-Project,754,1,2024-04-06 03:12:08+00:00,[],None
295,https://github.com/threebullets/FastCorrection_verilog.git,2017-12-23 03:11:16+00:00,FastCorrection project in vivado,0,threebullets/FastCorrection_verilog,115166729,Verilog,FastCorrection_verilog,1774,0,2017-12-23 03:11:29+00:00,[],None
296,https://github.com/hsinghvi05/computer-Architecture-verilog.git,2017-12-23 17:41:39+00:00,,0,hsinghvi05/computer-Architecture-verilog,115211807,Verilog,computer-Architecture-verilog,15,0,2017-12-23 17:42:16+00:00,[],None
297,https://github.com/danieltangdx/classicDigitalCircuit.git,2017-12-20 03:11:41+00:00,,0,danieltangdx/classicDigitalCircuit,114837240,Verilog,classicDigitalCircuit,13,0,2017-12-20 08:43:35+00:00,[],None
298,https://github.com/StruggleBuz/ECEN-350.git,2017-12-21 09:17:43+00:00,Computer Architecture and Design,2,StruggleBuz/ECEN-350,114986721,Verilog,ECEN-350,37,0,2020-06-19 01:10:37+00:00,[],None
299,https://github.com/sasdf/ca-project-2017.git,2017-12-05 12:46:45+00:00,Computer Architecture Homework @ NTU ,0,sasdf/ca-project-2017,113181180,Verilog,ca-project-2017,743,0,2023-01-28 20:54:45+00:00,[],None
300,https://github.com/mike84265/Computer-Architecture.git,2017-12-07 13:48:55+00:00,,0,mike84265/Computer-Architecture,113456280,Verilog,Computer-Architecture,5119,0,2018-04-27 13:05:10+00:00,[],None
301,https://github.com/anujvaishnav/MU0.git,2017-12-07 09:24:10+00:00,,0,anujvaishnav/MU0,113429439,Verilog,MU0,97,0,2017-12-07 09:31:11+00:00,[],None
302,https://github.com/TibbsLips/Lab7.git,2017-12-06 15:16:54+00:00,,0,TibbsLips/Lab7,113331813,Verilog,Lab7,966,0,2017-12-06 15:17:35+00:00,[],None
303,https://github.com/thalesmonteiro/Toaster-FPGA.git,2017-12-19 13:15:25+00:00,,0,thalesmonteiro/Toaster-FPGA,114767046,Verilog,Toaster-FPGA,14,0,2020-03-04 23:25:04+00:00,[],None
304,https://github.com/Chungchhay/CS152A.git,2018-01-04 01:55:34+00:00,Introductory Digital Design Laboratory,0,Chungchhay/CS152A,116201876,Verilog,CS152A,11840,0,2018-01-04 01:56:46+00:00,[],None
305,https://github.com/akasiniak/EE371.git,2018-01-03 23:43:32+00:00,,0,akasiniak/EE371,116192987,Verilog,EE371,77549,0,2018-01-09 20:57:31+00:00,[],None
306,https://github.com/kevinleung987/VGA-Hex-Display.git,2017-12-21 20:01:14+00:00,32-bit VGA Hex Display driver module that displays 4 Hexadecimal numbers by rendering images.,0,kevinleung987/VGA-Hex-Display,115042397,Verilog,VGA-Hex-Display,7,0,2018-10-11 16:56:47+00:00,[],https://api.github.com/licenses/mit
307,https://github.com/harrychy8/Verilog-project.git,2017-12-27 02:41:07+00:00,"ECE 241 Final project, we (me and Zoe) made a ""Throwing master"" game by coding with Verilog. The game is basically letting the user select an angle and a strength with the key input on the DE1_SoC board, then response to the user if the target is being hit. ",0,harrychy8/Verilog-project,115473567,Verilog,Verilog-project,12366,0,2018-01-21 04:40:23+00:00,[],None
308,https://github.com/rigel314/mojoTest.git,2017-11-25 21:09:13+00:00,Playing with mojov3 and mojo-ide,0,rigel314/mojoTest,112034627,Verilog,mojoTest,8781,0,2017-11-25 21:10:13+00:00,[],https://api.github.com/licenses/gpl-3.0
309,https://github.com/iamjoseph331/CA2017_project1.git,2017-11-28 07:12:36+00:00,CA2017_project1 11282017,0,iamjoseph331/CA2017_project1,112299770,Verilog,CA2017_project1,660,0,2017-11-28 07:19:40+00:00,[],None
310,https://github.com/rohame/Light-Control-Self-adjusting-Curtain-based-on-FPGA.git,2017-11-20 15:07:34+00:00,,0,rohame/Light-Control-Self-adjusting-Curtain-based-on-FPGA,111425437,Verilog,Light-Control-Self-adjusting-Curtain-based-on-FPGA,6,0,2017-11-20 15:19:44+00:00,[],None
311,https://github.com/benghaun/RestrictedRPS.git,2017-11-20 10:44:19+00:00,Mojo implementation for restricted rock paper scissors game,1,benghaun/RestrictedRPS,111397326,Verilog,RestrictedRPS,617,0,2017-11-20 10:45:18+00:00,[],None
312,https://github.com/dragosciopeica/Digital-Clock-in-Verilog.git,2017-11-14 09:02:58+00:00,,0,dragosciopeica/Digital-Clock-in-Verilog,110666101,Verilog,Digital-Clock-in-Verilog,25,0,2017-11-14 09:03:43+00:00,[],None
313,https://github.com/hanie-gh/MCs_Fault.git,2017-12-08 15:52:55+00:00,,1,hanie-gh/MCs_Fault,113591144,Verilog,MCs_Fault,6,0,2018-12-22 13:57:23+00:00,[],None
314,https://github.com/chenwenshu/nuclear-fallout.git,2017-12-09 08:14:15+00:00,SUTD 50.002 1D Project,0,chenwenshu/nuclear-fallout,113653657,Verilog,nuclear-fallout,720,0,2017-12-10 05:29:19+00:00,[],None
315,https://github.com/LuidDuarte/LabCD-porta-giratoria.git,2017-12-13 03:21:44+00:00,Porta Giratória com detector de metal,0,LuidDuarte/LabCD-porta-giratoria,114068540,Verilog,LabCD-porta-giratoria,1,0,2017-12-13 03:21:49+00:00,[],None
316,https://github.com/SaadIqbalEE/TLC-on-FPGA.git,2017-12-10 04:29:53+00:00,Traffic Light Control on FPGA [vertex-5 ML-507 Board],0,SaadIqbalEE/TLC-on-FPGA,113722935,Verilog,TLC-on-FPGA,871,0,2017-12-10 04:30:52+00:00,[],None
317,https://github.com/alexaldec/aquarius.git,2017-12-08 04:04:58+00:00,,0,alexaldec/aquarius,113529998,Verilog,aquarius,95,0,2017-12-08 04:08:52+00:00,[],None
318,https://github.com/pevenc12/Computer-Architecture-class.git,2017-12-11 12:19:19+00:00,homeworks,0,pevenc12/Computer-Architecture-class,113855390,Verilog,Computer-Architecture-class,15,0,2017-12-11 12:22:57+00:00,[],None
319,https://github.com/xiantongma/cs61c_riscv.git,2017-12-11 11:25:45+00:00, risc-v  design following cs61c,1,xiantongma/cs61c_riscv,113850614,Verilog,cs61c_riscv,34,0,2017-12-14 01:00:56+00:00,[],None
320,https://github.com/Visual-e/microblaze.git,2017-12-13 19:13:40+00:00,Использование MicroBlaze на примере отладочной платы VE-XC6SLX9.,0,Visual-e/microblaze,114159262,Verilog,microblaze,1736,0,2017-12-13 19:16:28+00:00,[],None
321,https://github.com/BevisGX/fsk_shiyan.git,2017-11-23 01:59:12+00:00,none,0,BevisGX/fsk_shiyan,111751512,Verilog,fsk_shiyan,85,0,2017-11-23 02:18:41+00:00,[],None
322,https://github.com/pochahs/VendingMachine.git,2017-12-05 05:25:59+00:00,,0,pochahs/VendingMachine,113136774,Verilog,VendingMachine,489,0,2017-12-05 05:32:09+00:00,[],None
323,https://github.com/NotZombieFood/DE2i-150Riffa.git,2017-11-14 13:29:28+00:00,,1,NotZombieFood/DE2i-150Riffa,110693880,Verilog,DE2i-150Riffa,7334,0,2017-11-14 13:38:04+00:00,[],None
324,https://github.com/ChenJianyunp/Unum_32bit_3_adder.git,2017-11-13 00:27:56+00:00,A hardware adder of the universal number (Unum) type-III,1,ChenJianyunp/Unum_32bit_3_adder,110481359,Verilog,Unum_32bit_3_adder,17579,0,2017-11-13 00:28:29+00:00,[],None
325,https://github.com/JingY1024/VE370-p2.git,2017-11-23 08:48:56+00:00,All right reserved by JingY1024,0,JingY1024/VE370-p2,111785320,Verilog,VE370-p2,440,0,2018-10-14 07:00:09+00:00,[],None
326,https://github.com/anisaqazi/Dependable_project.git,2017-11-23 05:19:53+00:00,,0,anisaqazi/Dependable_project,111766531,Verilog,Dependable_project,17,0,2017-11-23 05:55:04+00:00,[],None
327,https://github.com/andrew-javier/Memory-Transfer.git,2017-11-01 01:15:05+00:00,,0,andrew-javier/Memory-Transfer,109070196,Verilog,Memory-Transfer,451,0,2018-07-25 01:46:58+00:00,[],None
328,https://github.com/enriqueter/Examen2_EnriqueTeran.git,2017-11-02 14:05:21+00:00,,0,enriqueter/Examen2_EnriqueTeran,109272588,Verilog,Examen2_EnriqueTeran,3898,0,2017-11-02 14:16:34+00:00,[],None
329,https://github.com/fondachau/cpen311lab3.git,2017-10-29 05:49:56+00:00,,0,fondachau/cpen311lab3,108708820,Verilog,cpen311lab3,82,0,2017-10-31 05:52:17+00:00,[],None
330,https://github.com/pilith/fpga.git,2017-10-29 20:25:09+00:00,Programming stuff for go board,0,pilith/fpga,108768464,Verilog,fpga,42,0,2017-11-20 22:32:59+00:00,[],None
331,https://github.com/KozlovaES/SPDS.git,2017-10-30 17:33:58+00:00,,0,KozlovaES/SPDS,108885476,Verilog,SPDS,38563,0,2017-10-30 17:41:53+00:00,[],
332,https://github.com/TJLW/SpiderRobot.git,2017-11-06 03:57:19+00:00,Repo for Spider Robot Applications,0,TJLW/SpiderRobot,109645488,Verilog,SpiderRobot,131412,0,2017-11-06 04:04:05+00:00,[],None
333,https://github.com/Clark-Minor/MorseNeuralNetwork.git,2017-11-04 07:36:05+00:00,A system to decode an input Morse code bitstream ,0,Clark-Minor/MorseNeuralNetwork,109476234,Verilog,MorseNeuralNetwork,498,0,2017-11-04 07:51:02+00:00,[],None
334,https://github.com/ChenJianyunp/Unum_32bit_3_multiplier.git,2017-11-02 16:28:39+00:00,A hardware multiplier of the universal number (Unum) type-III,1,ChenJianyunp/Unum_32bit_3_multiplier,109291098,Verilog,Unum_32bit_3_multiplier,9942,0,2017-11-13 00:29:38+00:00,[],None
335,https://github.com/Boskin/b-risc.git,2017-11-08 06:23:59+00:00,,0,Boskin/b-risc,109936328,Verilog,b-risc,128,0,2019-03-25 18:44:37+00:00,[],https://api.github.com/licenses/gpl-3.0
336,https://github.com/fernandeznico/ArqTP3.git,2017-11-08 21:15:07+00:00,,0,fernandeznico/ArqTP3,110031255,Verilog,ArqTP3,13,0,2017-11-08 21:28:45+00:00,[],None
337,https://github.com/llylly/SammingCPU.git,2017-11-05 04:14:30+00:00,Naive MIPS-32 CPU implemented by Verilog,0,llylly/SammingCPU,109551025,Verilog,SammingCPU,2609,0,2017-11-05 04:18:12+00:00,[],None
338,https://github.com/thesuperhorse/digitalsystem.git,2017-10-31 00:41:23+00:00,,0,thesuperhorse/digitalsystem,108924808,Verilog,digitalsystem,584,0,2017-10-31 00:42:23+00:00,[],None
339,https://github.com/quentintruong/UCLA-M16-F17.git,2017-10-30 06:34:40+00:00,,0,quentintruong/UCLA-M16-F17,108811233,Verilog,UCLA-M16-F17,36679,0,2018-03-24 09:17:58+00:00,[],None
340,https://github.com/vt-ece4530-f17/hw5-ece4530-f17-samplesolution.git,2017-10-30 01:25:21+00:00,,0,vt-ece4530-f17/hw5-ece4530-f17-samplesolution,108786824,Verilog,hw5-ece4530-f17-samplesolution,448,0,2017-10-30 01:27:13+00:00,[],None
341,https://github.com/karimnajjar/ece385.git,2017-11-02 03:22:11+00:00,,1,karimnajjar/ece385,109212829,Verilog,ece385,10676,0,2019-07-06 03:30:00+00:00,[],None
342,https://github.com/Jeangh95/Proyecto-2-Estructura-de-microprocesadores.git,2017-12-05 00:40:55+00:00,,0,Jeangh95/Proyecto-2-Estructura-de-microprocesadores,113111813,Verilog,Proyecto-2-Estructura-de-microprocesadores,312,0,2017-12-05 00:51:48+00:00,[],None
343,https://github.com/petersonev/project3.git,2017-12-05 03:27:05+00:00,,0,petersonev/project3,113127084,Verilog,project3,209,0,2017-12-05 03:27:23+00:00,[],None
344,https://github.com/MC-EECE/PWM_Hardware_Dings.git,2017-12-05 18:53:24+00:00,Lab 5,0,MC-EECE/PWM_Hardware_Dings,113220656,Verilog,PWM_Hardware_Dings,18,0,2017-12-05 19:02:33+00:00,[],None
345,https://github.com/adelmaek/Pipelined-MIPS-processor.git,2017-12-06 18:11:40+00:00,Implementing 5 stages pipelined MIPS processor,1,adelmaek/Pipelined-MIPS-processor,113351214,Verilog,Pipelined-MIPS-processor,720,0,2018-11-28 10:03:12+00:00,[],None
346,https://github.com/MC-EECE/pwm_peanutbutter27.git,2017-12-07 16:29:08+00:00,,0,MC-EECE/pwm_peanutbutter27,113474066,Verilog,pwm_peanutbutter27,12,0,2017-12-07 16:32:59+00:00,[],None
347,https://github.com/bgcorreia/projeto_cl2.git,2017-11-24 01:12:41+00:00,,0,bgcorreia/projeto_cl2,111862687,Verilog,projeto_cl2,9496,0,2017-11-24 01:16:06+00:00,[],None
348,https://github.com/jilimm/50.0021D.git,2017-11-26 04:10:28+00:00,,1,jilimm/50.0021D,112054845,Verilog,50.0021D,1600,0,2017-12-06 11:36:04+00:00,[],None
349,https://github.com/adelmaek/CO-project.git,2017-11-26 13:55:05+00:00,,0,adelmaek/CO-project,112086703,Verilog,CO-project,255,0,2017-11-29 18:49:33+00:00,[],None
350,https://github.com/npiscitello/tictactoe.git,2017-11-21 15:14:55+00:00,WIT ELEC2275 Final Project,0,npiscitello/tictactoe,111565180,Verilog,tictactoe,37,0,2017-11-21 15:37:24+00:00,[],None
351,https://github.com/joel-huang/pype.git,2017-11-18 20:33:48+00:00,Can you make the smrtest moves?,2,joel-huang/pype,111237246,Verilog,pype,24005,0,2018-03-07 17:22:24+00:00,"['verilog', 'fpga', 'puzzle-game']",None
352,https://github.com/xingxuanli/ISTD_Term4_50.002.git,2017-12-08 17:45:21+00:00,"Computation Structure (Jsim, 2D)",0,xingxuanli/ISTD_Term4_50.002,113601482,Verilog,ISTD_Term4_50.002,4153,0,2018-12-26 14:30:13+00:00,"['lucid', 'mojo', 'fpga']",None
353,https://github.com/JamesDurkin/PWM_QSYS_LAB-6_Gold_Team.git,2017-12-08 02:23:34+00:00,Attempt at Lab #6,0,JamesDurkin/PWM_QSYS_LAB-6_Gold_Team,113521187,Verilog,PWM_QSYS_LAB-6_Gold_Team,26,0,2017-12-08 02:26:44+00:00,[],None
354,https://github.com/Moslem2179/FI-mor1kx.git,2017-11-28 20:20:43+00:00,,0,Moslem2179/FI-mor1kx,112384758,Verilog,FI-mor1kx,3476,0,2017-11-28 20:22:38+00:00,[],None
355,https://github.com/MatthewDeKoning/DependableProject.git,2017-11-28 16:14:42+00:00,Fail safe adder,1,MatthewDeKoning/DependableProject,112358660,Verilog,DependableProject,51,0,2017-11-28 16:51:45+00:00,[],None
356,https://github.com/BrendanBehr/VerilogSchoolWork.git,2017-12-04 18:27:46+00:00,,0,BrendanBehr/VerilogSchoolWork,113079235,Verilog,VerilogSchoolWork,94,0,2017-12-04 18:34:15+00:00,[],None
357,https://github.com/ivanknapp/Verilog-Solutions.git,2017-12-02 06:46:25+00:00,Some solutions with Cyclone II and Max II,0,ivanknapp/Verilog-Solutions,112819662,Verilog,Verilog-Solutions,19,0,2017-12-02 06:50:53+00:00,[],None
358,https://github.com/syiyuli/final_project_lightbike.git,2017-11-29 01:26:09+00:00,,0,syiyuli/final_project_lightbike,112410065,Verilog,final_project_lightbike,10576,0,2017-11-29 01:28:11+00:00,[],None
359,https://github.com/pillumina/ee216a_project.git,2017-11-14 01:24:49+00:00,ee216a,1,pillumina/ee216a_project,110623682,Verilog,ee216a_project,216,0,2017-11-14 01:26:39+00:00,[],None
360,https://github.com/noeldiviney/ND_P5LP_USB_Audio_lib.git,2017-12-20 04:22:40+00:00,,1,noeldiviney/ND_P5LP_USB_Audio_lib,114842363,Verilog,ND_P5LP_USB_Audio_lib,63,0,2017-12-20 06:33:45+00:00,[],https://api.github.com/licenses/bsd-3-clause
361,https://github.com/HarborYuan/MIPS-Multi-Cycle-CPU.git,2017-12-26 08:43:31+00:00,It's just a homework.,0,HarborYuan/MIPS-Multi-Cycle-CPU,115403704,Verilog,MIPS-Multi-Cycle-CPU,204,0,2017-12-26 08:46:24+00:00,[],https://api.github.com/licenses/mit
362,https://github.com/captainalmond/testing.git,2017-12-21 17:16:42+00:00,,0,captainalmond/testing,115029686,Verilog,testing,2,0,2020-03-12 04:23:17+00:00,[],None
363,https://github.com/HarveyWang97/M152A.git,2017-12-27 08:36:30+00:00,,0,HarveyWang97/M152A,115500085,Verilog,M152A,13670,0,2017-12-27 08:39:41+00:00,[],None
364,https://github.com/MC-EECE/Qsys_lab6_peanutbutter27.git,2017-12-14 22:49:52+00:00,,0,MC-EECE/Qsys_lab6_peanutbutter27,114303728,Verilog,Qsys_lab6_peanutbutter27,2633,0,2017-12-14 22:57:22+00:00,[],None
365,https://github.com/quocduy1003/risc_core.git,2017-12-18 15:31:20+00:00,,0,quocduy1003/risc_core,114657262,Verilog,risc_core,5472,0,2022-06-16 05:30:16+00:00,[],None
366,https://github.com/jimlinntu/CA.git,2017-12-19 01:19:20+00:00,2017 CSIE Computer Architecture ,0,jimlinntu/CA,114704339,Verilog,CA,779,0,2019-07-05 10:43:42+00:00,"['computer-architecture', 'csie']",None
367,https://github.com/sidarthgiddu/HeartRateMonitor.git,2017-12-19 00:23:06+00:00,,0,sidarthgiddu/HeartRateMonitor,114700867,Verilog,HeartRateMonitor,938,0,2017-12-19 00:26:18+00:00,[],None
368,https://github.com/bcrafton/fpga.git,2017-12-28 20:15:47+00:00,,0,bcrafton/fpga,115656375,Verilog,fpga,1,0,2017-12-28 20:17:36+00:00,[],None
369,https://github.com/bloaryth/cpu-risc-v.git,2017-12-16 12:32:03+00:00,My risc-v cpu for Computer Architecture class ,0,bloaryth/cpu-risc-v,114459345,Verilog,cpu-risc-v,84390,0,2018-03-29 11:58:12+00:00,[],https://api.github.com/licenses/mit
370,https://github.com/JoelWaterworth/blinky.git,2017-12-25 18:25:07+00:00,ICEstick example with icestorm,0,JoelWaterworth/blinky,115356168,Verilog,blinky,0,0,2017-12-25 18:29:57+00:00,[],None
371,https://github.com/Marakato/Marakato.github.io.git,2017-12-27 06:03:09+00:00,HMX的博客,0,Marakato/Marakato.github.io,115487336,Verilog,Marakato.github.io,116,0,2024-03-12 05:56:47+00:00,[],https://api.github.com/licenses/mit
372,https://github.com/ValMarchenko/verilog.git,2017-11-03 18:32:16+00:00,,0,ValMarchenko/verilog,109430051,Verilog,verilog,39,0,2018-05-28 17:35:03+00:00,[],None
373,https://github.com/behzad-ost/MIPS_MultiCycle.git,2017-11-02 06:03:47+00:00,Computer Architecture Course Assignment,0,behzad-ost/MIPS_MultiCycle,109224019,Verilog,MIPS_MultiCycle,110,0,2017-11-02 06:05:12+00:00,[],None
374,https://github.com/matthewwalk/2021-Lab-Reports.git,2017-11-05 22:42:50+00:00,"Holds Lab Reports, assembly (RISC-V) and verilog files from my 2021 course",0,matthewwalk/2021-Lab-Reports,109623020,Verilog,2021-Lab-Reports,1787,0,2017-11-06 22:56:18+00:00,"['assembly', 'verilog', 'risc-v']",None
375,https://github.com/SounakRay1997/Reaction-Timer.git,2017-11-09 12:16:35+00:00,,0,SounakRay1997/Reaction-Timer,110111420,Verilog,Reaction-Timer,3,0,2017-11-09 12:17:16+00:00,[],None
376,https://github.com/lan0o0/blinear2.git,2017-11-11 10:05:52+00:00,开启Github之旅,0,lan0o0/blinear2,110335496,Verilog,blinear2,1996,0,2017-11-11 10:11:51+00:00,[],None
377,https://github.com/andyclee/simpleElevatorControl.git,2017-11-11 02:04:07+00:00,A simple elevator controller designed to be implemented on an FPGA,0,andyclee/simpleElevatorControl,110310308,Verilog,simpleElevatorControl,354,0,2017-11-11 02:48:41+00:00,[],None
378,https://github.com/lydiary/MasterGraduation.git,2017-11-09 13:08:17+00:00,,1,lydiary/MasterGraduation,110116604,Verilog,MasterGraduation,11258,0,2019-07-20 00:27:55+00:00,[],None
379,https://github.com/XiangyangYe/FPGA.git,2017-11-08 06:09:18+00:00,FPGA about Quartus/ISE/Libero,0,XiangyangYe/FPGA,109934964,Verilog,FPGA,48835,0,2017-11-08 06:23:37+00:00,[],None
380,https://github.com/iaindonnelly/369A_datapath.git,2017-11-08 21:59:10+00:00,,0,iaindonnelly/369A_datapath,110035305,Verilog,369A_datapath,84,0,2017-11-08 22:08:31+00:00,[],None
381,https://github.com/shoter/VerilogProjekt.git,2017-11-07 14:29:39+00:00,"Verilog Project from academic course ""Języki Opisu Sprzętu"" (Hardware Description Languages)",0,shoter/VerilogProjekt,109846502,Verilog,VerilogProjekt,76,0,2017-11-07 14:53:18+00:00,[],https://api.github.com/licenses/gpl-3.0
382,https://github.com/kwwakaba/Coen-122-Datapath.git,2017-11-07 17:45:02+00:00,,0,kwwakaba/Coen-122-Datapath,109870233,Verilog,Coen-122-Datapath,415,0,2018-04-12 00:43:17+00:00,[],None
383,https://github.com/caeliin/Piano-Tiles.git,2017-11-09 21:13:41+00:00,Verilog implementation of Piano Tiles game,2,caeliin/Piano-Tiles,110166936,Verilog,Piano-Tiles,271,0,2022-01-12 09:21:14+00:00,[],None
384,https://github.com/danielrioshuerta/audio1.git,2017-11-14 01:35:27+00:00,,0,danielrioshuerta/audio1,110624558,Verilog,audio1,1532,0,2018-10-16 03:45:00+00:00,[],None
385,https://github.com/marshcs/multi_decoder.git,2017-11-19 08:58:10+00:00,,0,marshcs/multi_decoder,111279501,Verilog,multi_decoder,13,0,2017-11-19 08:58:40+00:00,[],None
386,https://github.com/AKamazima/ECE-287-Final-Project.git,2017-11-30 19:04:31+00:00,,0,AKamazima/ECE-287-Final-Project,112649260,Verilog,ECE-287-Final-Project,1433,0,2017-12-07 15:11:17+00:00,[],None
387,https://github.com/mjmetzler/3dq5_b.git,2017-11-24 00:18:12+00:00,,0,mjmetzler/3dq5_b,111859997,Verilog,3dq5_b,55,0,2017-11-24 00:21:26+00:00,[],None
388,https://github.com/MennaAbdallah/MIPS-Processor.git,2017-11-22 16:34:32+00:00,,2,MennaAbdallah/MIPS-Processor,111708381,Verilog,MIPS-Processor,589,0,2018-06-28 01:40:25+00:00,[],None
389,https://github.com/jehelmich/Etch_a_Sketch.git,2017-11-23 15:39:19+00:00,A quartus project implementing an etch a sketch on Terasic DE1-SOC using a simple 32 bit RISCV processor. Implementation done in C and Assembly.,0,jehelmich/Etch_a_Sketch,111826174,Verilog,Etch_a_Sketch,39138,0,2017-11-23 15:56:31+00:00,[],None
390,https://github.com/b04902012/ComputerArchitecture.git,2017-11-18 13:11:58+00:00,,0,b04902012/ComputerArchitecture,111206622,Verilog,ComputerArchitecture,2766,0,2017-11-18 13:12:30+00:00,[],None
391,https://github.com/DOOKNET/DDS.git,2017-11-18 20:58:54+00:00,sin make square,0,DOOKNET/DDS,111238878,Verilog,DDS,14999,0,2017-11-18 20:59:30+00:00,[],None
392,https://github.com/bha159/Space-Shooter.git,2017-12-03 18:46:36+00:00,A game made using Verilog and implemented on FPGA.,0,bha159/Space-Shooter,112953785,Verilog,Space-Shooter,11,0,2018-05-06 20:00:02+00:00,"['fpga', 'game-2d']",None
393,https://github.com/shrutika6/FILES.git,2017-11-30 22:29:46+00:00,,2,shrutika6/FILES,112668023,Verilog,FILES,101,0,2017-11-30 23:25:19+00:00,[],None
394,https://github.com/kingstacker/uart.git,2017-12-04 07:01:51+00:00,Uart portocol ,0,kingstacker/uart,113007238,Verilog,uart,4,0,2017-12-04 07:53:39+00:00,[],None
395,https://github.com/Sanjeeet/Digital-Logic-Multipliers.git,2017-10-30 23:30:50+00:00,Implementations of 3 types of Digital Logic Multipliers,0,Sanjeeet/Digital-Logic-Multipliers,108919962,Verilog,Digital-Logic-Multipliers,14,0,2018-01-31 17:02:36+00:00,[],None
396,https://github.com/x2mercy/ec605_lab.git,2017-11-01 20:58:00+00:00,,1,x2mercy/ec605_lab,109183178,Verilog,ec605_lab,6862,0,2017-11-01 21:00:03+00:00,[],None
397,https://github.com/DOOKNET/2017_10_30_PWM.git,2017-10-30 16:46:28+00:00,Control steering engine,0,DOOKNET/2017_10_30_PWM,108879996,Verilog,2017_10_30_PWM,5984,0,2017-11-04 17:40:45+00:00,[],None
398,https://github.com/kkangle/Adder.git,2017-11-03 01:59:41+00:00,,0,kkangle/Adder,109339900,Verilog,Adder,2,0,2017-11-03 02:16:22+00:00,[],None
399,https://github.com/seungharoh/dneuron.git,2017-11-27 10:49:56+00:00,Optimize a digital neuron at transistor level,0,seungharoh/dneuron,112184172,Verilog,dneuron,1,0,2017-11-27 11:26:22+00:00,[],None
400,https://github.com/orinoflow/HX100.git,2017-11-26 12:04:22+00:00,This is my first github project,0,orinoflow/HX100,112079163,Verilog,HX100,714,0,2017-11-26 12:04:43+00:00,[],None
401,https://github.com/nightcat33/PipelineAES.git,2017-12-19 23:22:47+00:00,,0,nightcat33/PipelineAES,114821012,Verilog,PipelineAES,11757,0,2017-12-19 23:24:25+00:00,[],None
402,https://github.com/Palette25/Digital_Circuit_Experiment.git,2017-12-18 05:38:05+00:00,The Verilog Codes written in the Digital Circuit Design Lesson.,0,Palette25/Digital_Circuit_Experiment,114599929,Verilog,Digital_Circuit_Experiment,4277,0,2017-12-18 06:00:04+00:00,[],None
403,https://github.com/ReconfigureIO/smi.git,2017-12-20 16:27:41+00:00,Scalable Multiprotocol Infrastructure (SMI) Core Library,1,ReconfigureIO/smi,114908237,Verilog,smi,629,0,2023-01-31 16:55:34+00:00,[],https://api.github.com/licenses/apache-2.0
404,https://github.com/renukaraj95/Basement_Monitoring_System.git,2017-12-22 05:43:21+00:00,,0,renukaraj95/Basement_Monitoring_System,115080886,Verilog,Basement_Monitoring_System,1842,0,2017-12-22 06:15:02+00:00,[],None
405,https://github.com/quocduy1003/FFT.git,2017-12-06 15:15:58+00:00,,0,quocduy1003/FFT,113331690,Verilog,FFT,25,0,2017-12-06 15:18:22+00:00,[],None
406,https://github.com/vikasak27/sample_project.git,2017-12-07 06:48:21+00:00,To get familiar with github platform,0,vikasak27/sample_project,113413765,Verilog,sample_project,0,0,2020-07-12 16:45:31+00:00,[],None
407,https://github.com/MC-EECE/PWM_Qsys_something.git,2017-12-05 16:28:17+00:00,,0,MC-EECE/PWM_Qsys_something,113206302,Verilog,PWM_Qsys_something,159,0,2017-12-07 18:21:02+00:00,[],None
408,https://github.com/kennykpaul/CNN-simulator.git,2017-12-27 19:28:58+00:00,This is the RTL for a simplified version of CNN hardware,1,kennykpaul/CNN-simulator,115551209,Verilog,CNN-simulator,808,0,2017-12-27 19:37:36+00:00,[],None
409,https://github.com/davidbongiorno/Advanced-Processors-Final-Project.git,2017-12-15 02:42:04+00:00,MIPS Single Cycle Datapath,0,davidbongiorno/Advanced-Processors-Final-Project,114319094,Verilog,Advanced-Processors-Final-Project,2646,0,2017-12-15 02:48:35+00:00,[],None
410,https://github.com/farabbi/mycpu_rtl.git,2017-12-14 07:39:00+00:00,,0,farabbi/mycpu_rtl,114218242,Verilog,mycpu_rtl,32,0,2017-12-14 07:39:09+00:00,[],None
411,https://github.com/Moogert/makeup-350-final-project.git,2017-12-14 17:06:14+00:00,disaster. ,0,Moogert/makeup-350-final-project,114276352,Verilog,makeup-350-final-project,2768,0,2017-12-14 17:41:44+00:00,[],None
412,https://github.com/uivil/uart.git,2017-12-19 13:17:06+00:00,,0,uivil/uart,114767215,Verilog,uart,2030,0,2017-12-19 13:17:52+00:00,[],None
413,https://github.com/pieterjanbuntinx/PipelinedARMv8.git,2017-12-18 11:06:42+00:00,,0,pieterjanbuntinx/PipelinedARMv8,114631316,Verilog,PipelinedARMv8,25640,0,2019-08-28 11:51:28+00:00,[],None
414,https://github.com/flublight/FPGA_tetris.git,2017-12-08 17:17:01+00:00,,0,flublight/FPGA_tetris,113599171,Verilog,FPGA_tetris,8067,0,2019-02-12 03:58:02+00:00,[],None
415,https://github.com/germw/Sorting.git,2017-12-08 07:56:05+00:00,,0,germw/Sorting,113547820,Verilog,Sorting,9,0,2019-10-24 16:30:45+00:00,[],None
416,https://github.com/quocduy1003/synth.git,2017-12-11 15:22:06+00:00,,0,quocduy1003/synth,113874960,Verilog,synth,7,0,2017-12-11 15:24:03+00:00,[],None
417,https://github.com/meiwenzi/RTL.git,2018-01-03 13:37:58+00:00,,0,meiwenzi/RTL,116140820,Verilog,RTL,1,0,2018-04-12 00:19:11+00:00,[],None
418,https://github.com/Pratheek-RM/Guy.git,2018-01-04 20:55:00+00:00,A side scrolling platformer that's playable on a DE2-115 FPGA board,0,Pratheek-RM/Guy,116306674,Verilog,Guy,2583,0,2018-08-22 18:40:08+00:00,"['game', 'game-2d', 'systemverilog', 'c', 'school-project', 'final-project']",None
419,https://github.com/KhoiDinh/CS147DV-Processor.git,2018-01-02 20:04:31+00:00,"Implemented a processor that can complete a variety of MIPS Assembly operations. Evey part of the processor was implemented by hand, from the logic gates to the control unit and data path.",0,KhoiDinh/CS147DV-Processor,116052361,Verilog,CS147DV-Processor,569,0,2018-01-02 20:06:50+00:00,[],None
420,https://github.com/katie-chiang/Home_Run.git,2018-01-05 22:40:05+00:00,Verilog Baseball Game,0,katie-chiang/Home_Run,116434091,Verilog,Home_Run,38,0,2018-10-02 04:09:12+00:00,[],None
421,https://github.com/Javaneh/Master_Thesis.git,2017-11-19 23:12:58+00:00,,0,Javaneh/Master_Thesis,111339837,Verilog,Master_Thesis,26,0,2017-11-19 23:22:09+00:00,[],None
422,https://github.com/firen777/CS147Prj3.git,2017-11-26 07:30:36+00:00,CS147Prj3,0,firen777/CS147Prj3,112064230,Verilog,CS147Prj3,258,0,2017-11-26 07:38:47+00:00,[],None
423,https://github.com/yue82/RTLDesignStyleGuide_AntiPattern.git,2017-12-03 06:01:45+00:00,,0,yue82/RTLDesignStyleGuide_AntiPattern,112904379,Verilog,RTLDesignStyleGuide_AntiPattern,12,0,2017-12-05 13:18:10+00:00,[],None
424,https://github.com/robkegeenen/5SIA0.git,2017-11-23 15:39:26+00:00,,0,robkegeenen/5SIA0,111826188,Verilog,5SIA0,389336,0,2017-12-14 18:20:01+00:00,[],None
425,https://github.com/seuguocheng/calculator-verilog.git,2017-11-22 07:45:04+00:00,,0,seuguocheng/calculator-verilog,111652135,Verilog,calculator-verilog,2,0,2017-11-22 07:59:27+00:00,[],None
426,https://github.com/zhou-mh/CPU_LAB.git,2017-12-10 04:12:04+00:00,组原实验,0,zhou-mh/CPU_LAB,113722058,Verilog,CPU_LAB,463371,0,2018-04-08 13:58:15+00:00,[],None
427,https://github.com/vixadd/ALU_FPGA-Board.git,2017-12-09 21:36:53+00:00,This is the FPGA Code for an ALU-based Verilog project. Operation to rely on a Baysys Board.,1,vixadd/ALU_FPGA-Board,113702920,Verilog,ALU_FPGA-Board,14,0,2017-12-09 21:38:58+00:00,[],None
428,https://github.com/tatulyan/bitcoin.git,2017-12-10 09:42:34+00:00,,1,tatulyan/bitcoin,113738654,Verilog,bitcoin,31230,0,2017-12-10 09:42:37+00:00,[],None
429,https://github.com/CreeperLin/RISCV32.git,2017-12-03 23:05:45+00:00,RISCV32 ISA in Verilog,0,CreeperLin/RISCV32,112971479,Verilog,RISCV32,170,0,2017-12-09 09:15:47+00:00,[],None
430,https://github.com/danwwagner/miniS08Report.git,2017-12-06 17:15:00+00:00,"LaTeX report for MiniS08 project, ECE 643 in Fall 2017.",0,danwwagner/miniS08Report,113345509,Verilog,miniS08Report,18474,0,2021-09-14 00:12:11+00:00,[],None
431,https://github.com/jhou98/RISC-Machine-CPEN.git,2017-11-09 06:51:36+00:00,,0,jhou98/RISC-Machine-CPEN,110078614,Verilog,RISC-Machine-CPEN,36,0,2023-01-28 21:32:21+00:00,[],None
432,https://github.com/JLReitz/Vivado_IP_Repo.git,2017-11-03 05:27:24+00:00,Repository for all the Vivado IP that I create,0,JLReitz/Vivado_IP_Repo,109355733,Verilog,Vivado_IP_Repo,100,0,2017-12-01 01:00:53+00:00,[],None
433,https://github.com/stbn199650/ComputerOrganization_Hw4.git,2017-11-11 11:00:50+00:00,,0,stbn199650/ComputerOrganization_Hw4,110338555,Verilog,ComputerOrganization_Hw4,3516,0,2017-11-11 11:05:38+00:00,[],None
434,https://github.com/ByteChen/useful_Verilog_modules.git,2017-11-07 13:18:52+00:00,,0,ByteChen/useful_Verilog_modules,109838141,Verilog,useful_Verilog_modules,64,0,2017-11-07 13:34:06+00:00,[],None
435,https://github.com/Moslem2179/Test.git,2017-11-07 00:49:11+00:00,,0,Moslem2179/Test,109767567,Verilog,Test,82,0,2017-11-07 00:50:13+00:00,[],None
436,https://github.com/BitConjurer/SysVerUvm.git,2017-11-07 02:32:09+00:00,System Verilog UVM,0,BitConjurer/SysVerUvm,109776668,Verilog,SysVerUvm,1,0,2017-11-07 02:33:08+00:00,[],None
437,https://github.com/mccormickms/CMPE-125.git,2017-11-08 01:08:19+00:00,,1,mccormickms/CMPE-125,109910151,Verilog,CMPE-125,30,0,2017-11-08 03:44:44+00:00,[],None
438,https://github.com/kmonsalvo/Multicycle-Datapath.git,2017-11-13 21:48:27+00:00,Verilog: 16-Bit Byte Addressable Multi-Cycle Datapath,0,kmonsalvo/Multicycle-Datapath,110606336,Verilog,Multicycle-Datapath,15,0,2017-12-22 01:32:47+00:00,[],None
439,https://github.com/slcz/fpga_experiment.git,2017-11-15 07:37:01+00:00,,0,slcz/fpga_experiment,110800406,Verilog,fpga_experiment,6,0,2017-11-15 07:40:02+00:00,[],None
440,https://github.com/cianod101/CalculatorProject_Verilog.git,2017-11-03 16:52:08+00:00,Verilog Calculator Project EE4407,0,cianod101/CalculatorProject_Verilog,109420630,Verilog,CalculatorProject_Verilog,3,0,2017-11-03 16:52:32+00:00,[],None
441,https://github.com/HanByulKim/Cache_CPU.git,2017-11-05 09:44:52+00:00,2017 CO,0,HanByulKim/Cache_CPU,109563993,Verilog,Cache_CPU,11,0,2017-11-05 09:45:12+00:00,[],None
442,https://github.com/pockemon/DDS-LAB.git,2017-11-14 16:07:41+00:00,verilog programs of software lab-design of digital systems,0,pockemon/DDS-LAB,110713094,Verilog,DDS-LAB,392,0,2017-11-14 16:11:55+00:00,[],None
443,https://github.com/Chanartip/VGA_Ping_Pong_Game.git,2017-12-15 18:41:59+00:00,,0,Chanartip/VGA_Ping_Pong_Game,114401022,Verilog,VGA_Ping_Pong_Game,9,0,2017-12-15 18:44:11+00:00,[],None
444,https://github.com/YanB25/multiCycleCPU.git,2017-12-14 13:23:49+00:00,多周期CPU，计算机组成原理实验,0,YanB25/multiCycleCPU,114253510,Verilog,multiCycleCPU,11,0,2021-03-22 10:46:18+00:00,[],None
445,https://github.com/DaanMoura/StateMachineLABCD.git,2017-12-15 14:23:20+00:00,,0,DaanMoura/StateMachineLABCD,114378753,Verilog,StateMachineLABCD,14,0,2017-12-15 14:25:32+00:00,[],None
446,https://github.com/ChrisGeorgakidis/LCD-Controller-Implementation.git,2017-12-22 18:36:23+00:00,This is a Verilog Implementation of LCD Controller.,0,ChrisGeorgakidis/LCD-Controller-Implementation,115141190,Verilog,LCD-Controller-Implementation,92,0,2017-12-22 18:42:29+00:00,[],https://api.github.com/licenses/mit
447,https://github.com/Mark860617/intersection.git,2017-12-18 13:12:25+00:00,"A simulation of traffic lights with Verilog, LEDs, popsicle sticks and some toy cars.",0,Mark860617/intersection,114642806,Verilog,intersection,3380,0,2021-06-09 20:53:59+00:00,[],https://api.github.com/licenses/mit
448,https://github.com/Origen-SDK/example_rtl.git,2017-12-18 14:49:26+00:00,Contains some example RTL code that is used for testing OrigenSim and other plugins,0,Origen-SDK/example_rtl,114652687,Verilog,example_rtl,18,0,2020-12-31 13:01:17+00:00,[],https://api.github.com/licenses/lgpl-3.0
449,https://github.com/OliverPan/multicycle-cpu.git,2017-12-26 06:05:59+00:00,,0,OliverPan/multicycle-cpu,115391093,Verilog,multicycle-cpu,266,0,2017-12-26 06:09:02+00:00,[],None
450,https://github.com/shubham-k7/Courses.git,2017-10-31 15:40:15+00:00,,0,shubham-k7/Courses,109016894,Verilog,Courses,35109,0,2020-01-17 10:15:51+00:00,[],None
451,https://github.com/NikTRSK/Hardware_Password_Cracker.git,2017-11-04 17:14:53+00:00,,0,NikTRSK/Hardware_Password_Cracker,109514382,Verilog,Hardware_Password_Cracker,188,0,2018-12-08 16:20:27+00:00,[],None
452,https://github.com/LoveZJT/RISC-V-single-cycle-cpu.git,2017-10-31 07:55:26+00:00,使用verilog实现RISC-V29个指令,0,LoveZJT/RISC-V-single-cycle-cpu,108962948,Verilog,RISC-V-single-cycle-cpu,295,0,2017-10-31 08:01:25+00:00,[],None
453,https://github.com/stephcue/Verilog-8-to-1-Mux.git,2017-10-30 22:19:47+00:00,Verilog 8 to 1 Mux using 4 to 1 Mux and 2 to 1 Mux,0,stephcue/Verilog-8-to-1-Mux,108914750,Verilog,Verilog-8-to-1-Mux,1,0,2017-10-30 22:20:28+00:00,[],None
454,https://github.com/Sanjeeet/Bresenhams-Line-Drawing-Algorithm.git,2017-10-30 23:20:18+00:00,Implemented a logic circuit using Algorithmic State Machine Charts to draw line segments using Bresenham's line drawing algorithm along with DE1-SoC board and VGA ,0,Sanjeeet/Bresenhams-Line-Drawing-Algorithm,108919217,Verilog,Bresenhams-Line-Drawing-Algorithm,33,0,2017-10-30 23:24:39+00:00,[],None
455,https://github.com/sankalpsaoji98/Microprocessor.git,2017-11-01 13:48:50+00:00,,0,sankalpsaoji98/Microprocessor,109137070,Verilog,Microprocessor,13,0,2017-11-07 12:41:25+00:00,[],None
456,https://github.com/kaushikilango/Floating-Point-ALU.git,2017-11-04 15:25:16+00:00,This is my first official project at my institute for the course Design Of Digital Systems.,0,kaushikilango/Floating-Point-ALU,109506234,Verilog,Floating-Point-ALU,18,0,2018-06-03 06:59:09+00:00,[],https://api.github.com/licenses/gpl-3.0
457,https://github.com/ericchuong/Pong_Game.git,2017-11-02 22:02:12+00:00,,0,ericchuong/Pong_Game,109323458,Verilog,Pong_Game,1895,0,2017-11-14 01:59:57+00:00,[],None
458,https://github.com/omiqurat/SPI_Design.git,2017-12-05 21:15:44+00:00,Design of a Serial Peripheral Interface (SPI) Master ,0,omiqurat/SPI_Design,113233832,Verilog,SPI_Design,4538,0,2017-12-05 22:50:02+00:00,[],None
459,https://github.com/LuidDuarte/Lab-de-Circuitos-Digitais.git,2017-12-07 03:35:59+00:00,5º Relatório Lab Circuitos Digitais | Maquina de Estados de um Portão,0,LuidDuarte/Lab-de-Circuitos-Digitais,113398809,Verilog,Lab-de-Circuitos-Digitais,2,0,2017-12-07 03:36:05+00:00,[],None
460,https://github.com/jilimm/50-002Class2Group61D.git,2017-12-08 06:26:27+00:00,GitHub repo for submission,0,jilimm/50-002Class2Group61D,113539939,Verilog,50-002Class2Group61D,5357,0,2017-12-08 06:26:40+00:00,[],None
461,https://github.com/cr1901/triport-test.git,2018-01-02 17:55:56+00:00,Test for Triple-port RAM synthesis/semantics in Verilog.,0,cr1901/triport-test,116042199,Verilog,triport-test,5,0,2018-01-02 17:56:09+00:00,[],None
462,https://github.com/mehnazyunus/xor-data-encryption.git,2018-01-03 17:57:55+00:00,"Course project for Design of Digital Systems CO202, Semester III",0,mehnazyunus/xor-data-encryption,116166415,Verilog,xor-data-encryption,72,0,2018-09-29 06:36:25+00:00,[],None
463,https://github.com/XuandongZhao/ComputerOrganization.git,2018-01-03 07:55:56+00:00,,0,XuandongZhao/ComputerOrganization,116108907,Verilog,ComputerOrganization,50394,0,2018-01-03 08:11:55+00:00,[],None
464,https://github.com/semir-t/verilog-fet.git,2017-12-31 08:26:00+00:00,,0,semir-t/verilog-fet,115851902,Verilog,verilog-fet,3624,0,2021-01-29 10:13:53+00:00,[],None
465,https://github.com/stbn199650/ComputerOrganization_Hw3.git,2017-11-11 10:56:00+00:00,,0,stbn199650/ComputerOrganization_Hw3,110338316,Verilog,ComputerOrganization_Hw3,1403,0,2017-11-11 11:00:02+00:00,[],None
466,https://github.com/stbn199650/ComputerOrganization_Hw2.git,2017-11-11 10:25:17+00:00,,0,stbn199650/ComputerOrganization_Hw2,110336527,Verilog,ComputerOrganization_Hw2,2710,0,2017-11-11 11:00:24+00:00,[],None
467,https://github.com/muneebmahmed/lab5-fpga-processor.git,2017-11-12 18:15:06+00:00,ECE274 Lab 5,0,muneebmahmed/lab5-fpga-processor,110456796,Verilog,lab5-fpga-processor,742,0,2019-01-15 18:08:15+00:00,[],None
468,https://github.com/amaguri3/jikkenhard.git,2017-11-09 04:08:54+00:00,,0,amaguri3/jikkenhard,110065975,Verilog,jikkenhard,58947,0,2017-11-09 05:06:04+00:00,[],None
469,https://github.com/RT-Anthony/SimpleCPU.git,2017-11-13 11:09:20+00:00,,0,RT-Anthony/SimpleCPU,110538019,Verilog,SimpleCPU,4,0,2020-05-26 15:50:06+00:00,[],None
470,https://github.com/Eng-MohamedHussien/testing.git,2017-11-27 15:33:01+00:00,,0,Eng-MohamedHussien/testing,112214056,Verilog,testing,1,0,2017-11-27 15:52:01+00:00,[],None
471,https://github.com/cytseng1821/CA_project1.git,2017-12-01 05:53:33+00:00,,0,cytseng1821/CA_project1,112700625,Verilog,CA_project1,697,0,2020-11-19 15:50:51+00:00,[],None
472,https://github.com/jwasag/Classes.git,2017-12-01 01:45:53+00:00,,0,jwasag/Classes,112681592,Verilog,Classes,30,0,2017-12-01 01:47:45+00:00,[],None
473,https://github.com/e-elements-xup/Digital_Design_Lab.git,2017-11-17 10:53:45+00:00,,0,e-elements-xup/Digital_Design_Lab,111093052,Verilog,Digital_Design_Lab,121,0,2017-11-17 11:03:39+00:00,[],None
474,https://github.com/shinytang6/DSD.git,2017-12-14 09:58:29+00:00,,0,shinytang6/DSD,114233485,Verilog,DSD,490,0,2017-12-14 14:14:40+00:00,[],None
475,https://github.com/JamesDurkin/PWM_Gold_Team.git,2017-11-14 17:58:27+00:00,,0,JamesDurkin/PWM_Gold_Team,110725619,Verilog,PWM_Gold_Team,35,0,2017-11-14 18:07:56+00:00,[],None
476,https://github.com/fsotosan/fpga.git,2017-11-24 00:13:08+00:00,FPGA experiments,0,fsotosan/fpga,111859727,Verilog,fpga,44,0,2017-11-26 02:11:02+00:00,[],None
477,https://github.com/karszawa/supreme-telegram.git,2017-11-27 06:50:19+00:00,Tetris written in Verilog,0,karszawa/supreme-telegram,112159052,Verilog,supreme-telegram,19130,0,2017-11-27 06:57:35+00:00,[],None
478,https://github.com/david810113/fix_adaptive.git,2017-11-27 09:23:06+00:00,,0,david810113/fix_adaptive,112174889,Verilog,fix_adaptive,24,0,2017-11-27 09:25:09+00:00,[],None
479,https://github.com/mrkhan2/ISA.git,2017-11-15 23:01:26+00:00,,0,mrkhan2/ISA,110896611,Verilog,ISA,4297,0,2017-11-16 00:32:26+00:00,[],None
480,https://github.com/khanguyen07/UTD-CS4341-Project.git,2017-12-01 14:18:52+00:00,CS 4341 - Digital Logic and Computer Design ,0,khanguyen07/UTD-CS4341-Project,112747985,Verilog,UTD-CS4341-Project,691,0,2017-12-03 22:23:24+00:00,[],None
481,https://github.com/tarunky1/32bit_tree_adder.git,2017-12-02 07:25:43+00:00,Tree adder for fast addition ,0,tarunky1/32bit_tree_adder,112821891,Verilog,32bit_tree_adder,15,0,2017-12-02 15:30:38+00:00,"['verilog', 'adders', 'fpga']",None
482,https://github.com/J-Raphael/Cl_Project.git,2017-11-23 14:00:06+00:00,,0,J-Raphael/Cl_Project,111816086,Verilog,Cl_Project,12,0,2017-11-23 14:03:27+00:00,[],None
483,https://github.com/sahithi-rv/viola_jones.git,2017-10-29 06:33:18+00:00,,0,sahithi-rv/viola_jones,108711022,Verilog,viola_jones,2485,0,2017-11-30 15:49:08+00:00,[],None
484,https://github.com/firestar888/hello-world.git,2017-10-30 18:52:54+00:00,my test 001,0,firestar888/hello-world,108894578,Verilog,hello-world,5,0,2017-10-30 18:55:23+00:00,[],None
485,https://github.com/behzad-ost/MIPS_Pipeline.git,2017-11-02 06:01:42+00:00,Computer Architecture Course Assignment ,0,behzad-ost/MIPS_Pipeline,109223868,Verilog,MIPS_Pipeline,228,0,2017-11-02 06:02:41+00:00,[],None
486,https://github.com/glomguo/Hardware-Neural-Network.git,2017-11-07 22:00:37+00:00,,0,glomguo/Hardware-Neural-Network,109896017,Verilog,Hardware-Neural-Network,1290,0,2017-12-04 09:17:10+00:00,[],None
487,https://github.com/Nie13/L-R-ROTATE.git,2017-11-08 06:03:09+00:00,,0,Nie13/L-R-ROTATE,109934451,Verilog,L-R-ROTATE,1393,0,2017-11-08 06:04:43+00:00,[],None
488,https://github.com/MariaWatters/GoneFishing.git,2017-11-09 02:54:03+00:00,I developed an FPGA-based video game that utilized RTL hierarchy. ,0,MariaWatters/GoneFishing,110059498,Verilog,GoneFishing,5,0,2017-11-09 02:57:56+00:00,[],None
489,https://github.com/HanByulKim/DMA_CPU.git,2017-11-05 09:47:54+00:00,Verilog implementation of CPU operations,0,HanByulKim/DMA_CPU,109564162,Verilog,DMA_CPU,291,0,2022-10-24 18:15:05+00:00,"['mips', 'verilog']",None
490,https://github.com/spacemonkeydelivers/verilator_example.git,2017-11-19 16:47:02+00:00,Simple verilog design being verilated to be used in C++ code,0,spacemonkeydelivers/verilator_example,111313696,Verilog,verilator_example,36,0,2017-11-23 16:18:17+00:00,[],None
491,https://github.com/edlin0249/NTUCourse.git,2017-11-20 13:24:44+00:00,Course materials @ NTUCSIE,0,edlin0249/NTUCourse,111413508,Verilog,NTUCourse,96668,0,2018-05-13 16:58:37+00:00,[],None
492,https://github.com/rebecamedeiros/Projeto-CL2.git,2017-11-09 16:11:09+00:00,Projeto - CI SmartLift,0,rebecamedeiros/Projeto-CL2,110137375,Verilog,Projeto-CL2,2462,0,2018-04-23 15:57:37+00:00,[],None
493,https://github.com/Aj163/Design-of-Digital-Systems.git,2017-11-11 04:26:29+00:00,Logisim and Verilog codes,0,Aj163/Design-of-Digital-Systems,110317772,Verilog,Design-of-Digital-Systems,1181,0,2017-11-11 04:28:08+00:00,[],None
494,https://github.com/Thinmindt/SpiderController.git,2017-11-17 19:02:53+00:00,Android app to control a spider robot though Bluetooth,3,Thinmindt/SpiderController,111140517,Verilog,SpiderController,113406,0,2023-09-08 17:32:44+00:00,[],None
495,https://github.com/Tomo59/advent_of_code_2017.git,2017-12-10 10:36:51+00:00,http://adventofcode.com/2017/,0,Tomo59/advent_of_code_2017,113741511,Verilog,advent_of_code_2017,151,0,2017-12-10 10:46:31+00:00,[],None
496,https://github.com/laekov/zhxpu.git,2017-11-13 12:00:34+00:00,cpu big homework,0,laekov/zhxpu,110542823,Verilog,zhxpu,894,0,2017-11-27 05:56:35+00:00,[],None
497,https://github.com/tarunky1/integer_multiplier.git,2017-12-03 16:46:18+00:00,,0,tarunky1/integer_multiplier,112945311,Verilog,integer_multiplier,7,0,2017-12-08 10:35:50+00:00,[],None
498,https://github.com/OliverPan/monocycle-cpu.git,2017-12-04 10:20:08+00:00,,0,OliverPan/monocycle-cpu,113027942,Verilog,monocycle-cpu,5,0,2017-12-04 10:23:02+00:00,[],None
499,https://github.com/brandonw-Aldec/blackjack.git,2017-12-06 18:23:02+00:00,,0,brandonw-Aldec/blackjack,113352231,Verilog,blackjack,22,0,2017-12-07 23:40:28+00:00,[],None
500,https://github.com/brianaly1/Pipeline_processor.git,2017-11-27 05:41:03+00:00,"ECE352 Project - Given the skeleton for a multi-cycle processor, implement a 5 stage pipeline processor.",0,brianaly1/Pipeline_processor,112152503,Verilog,Pipeline_processor,1128,0,2017-12-22 22:38:39+00:00,[],None
501,https://github.com/bowenkylet/CS120a.git,2017-11-27 21:05:32+00:00,Files for 120a,0,bowenkylet/CS120a,112248607,Verilog,CS120a,4,0,2017-11-27 21:11:33+00:00,[],None
502,https://github.com/yuchuanchuang/Multiplier.git,2017-11-28 02:48:45+00:00,,0,yuchuanchuang/Multiplier,112276828,Verilog,Multiplier,7,0,2017-11-28 02:54:27+00:00,[],None
503,https://github.com/etb10/processor550.git,2017-11-26 20:33:03+00:00,Processor 550 Final Project,0,etb10/processor550,112114507,Verilog,processor550,195,0,2017-11-26 20:44:55+00:00,[],None
504,https://github.com/mtshepherd/ese461-final-project-shepherd-pollak-greer.git,2017-11-30 04:36:13+00:00,"The final project for ESE 461. By Matthew Shepherd, Daniel Pollak, and Michael Greer",0,mtshepherd/ese461-final-project-shepherd-pollak-greer,112565077,Verilog,ese461-final-project-shepherd-pollak-greer,62414,0,2017-12-13 06:11:54+00:00,[],None
505,https://github.com/KennySoh/Comp-structure-Game-Bear-Bear.git,2017-12-08 00:42:54+00:00,,0,KennySoh/Comp-structure-Game-Bear-Bear,113513419,Verilog,Comp-structure-Game-Bear-Bear,521,0,2017-12-08 01:06:08+00:00,[],None
506,https://github.com/Dante319/verilog.git,2017-12-10 08:19:25+00:00,Verilog code for digital lab projects,0,Dante319/verilog,113734003,Verilog,verilog,2,0,2017-12-10 08:22:15+00:00,[],None
507,https://github.com/SaadIqbalEE/Adder-on-FPGA.git,2017-12-10 04:27:50+00:00,Design a 4-bit Ripple Carry Adder on FPGA [vertex-5 ML-507 board],0,SaadIqbalEE/Adder-on-FPGA,113722830,Verilog,Adder-on-FPGA,425,0,2017-12-10 04:29:03+00:00,[],None
508,https://github.com/redwanislamarnob/4-bit-add.git,2017-12-23 08:16:17+00:00,4 bit adder in verilog,0,redwanislamarnob/4-bit-add,115181561,Verilog,4-bit-add,24,0,2017-12-23 08:16:28+00:00,[],None
509,https://github.com/spencervoiss/objectmemorymanagement.git,2017-11-22 08:11:19+00:00,,0,spencervoiss/objectmemorymanagement,111654908,Verilog,objectmemorymanagement,13,0,2017-11-22 08:19:49+00:00,[],None
510,https://github.com/victomteng1997/Lab-5.git,2017-11-28 07:23:04+00:00,dsl lab 5 pong game,0,victomteng1997/Lab-5,112300781,Verilog,Lab-5,1063,0,2017-11-28 07:23:20+00:00,[],None
511,https://github.com/Kirsten-Tsai/Hourglass.git,2017-12-26 15:51:30+00:00,a relaxing game,0,Kirsten-Tsai/Hourglass,115435263,Verilog,Hourglass,41,0,2017-12-26 15:54:30+00:00,[],None
512,https://github.com/junwoo93s/MIPS-CPU.git,2017-12-16 23:11:08+00:00,,0,junwoo93s/MIPS-CPU,114496012,Verilog,MIPS-CPU,31,0,2017-12-27 02:46:13+00:00,[],None
513,https://github.com/kennych418/FPGA-Calculator.git,2017-12-26 22:55:54+00:00,"Using terasic's DE-10Lite FPGA, this verilog code acts as a calculator, summing together two 4-bit binary numbers and displaying the sum on a 7-segment number display in decimal.",1,kennych418/FPGA-Calculator,115460574,Verilog,FPGA-Calculator,5,0,2017-12-26 23:02:58+00:00,[],None
514,https://github.com/kadauber/pacman-extreme.git,2017-12-18 23:03:07+00:00,A two-player version of pacman with powerups and a level builder. Digital Electronics Lab final project with Rachael Devlin.,1,kadauber/pacman-extreme,114696294,Verilog,pacman-extreme,67578,0,2017-12-18 23:06:39+00:00,[],None
515,https://github.com/flipk/verilog_repacketizer.git,2018-01-05 20:12:33+00:00,,0,flipk/verilog_repacketizer,116422897,Verilog,verilog_repacketizer,423,0,2018-01-05 20:12:51+00:00,[],None
516,https://github.com/trungd/simple-ps.git,2017-11-23 02:57:45+00:00,,0,trungd/simple-ps,111756254,Verilog,simple-ps,207,0,2017-11-23 03:00:37+00:00,[],None
517,https://github.com/lalitaban/LogicProject210.git,2017-12-07 14:04:05+00:00,,0,lalitaban/LogicProject210,113457937,Verilog,LogicProject210,194,0,2017-12-07 15:14:05+00:00,[],None
518,https://github.com/bermudaix/FPGALibs.git,2017-12-17 19:09:08+00:00,A set of modules to help in the use of an FPGA with various peripherals along with a soft processor for MIPS.,0,bermudaix/FPGALibs,114561571,Verilog,FPGALibs,14,0,2020-03-02 04:29:22+00:00,[],None
519,https://github.com/billyshin/Verilog-Basketball-Free-Throw-Game.git,2018-01-01 08:02:41+00:00,Simple video game that displays via VGA written in Verilog ,1,billyshin/Verilog-Basketball-Free-Throw-Game,115906700,Verilog,Verilog-Basketball-Free-Throw-Game,14,0,2018-12-25 09:11:47+00:00,[],None
520,https://github.com/jonathanchu78/EE-M16-UCLA.git,2017-12-12 05:37:27+00:00,"Logic Design of Digital Systems. All Problem Sets, Labs, and the midterm with solutions. Taken with Professor Ankur Mehta Fall 2017.",1,jonathanchu78/EE-M16-UCLA,113948139,Verilog,EE-M16-UCLA,78705,0,2018-03-04 07:13:23+00:00,[],None
521,https://github.com/stefanstancu/fpga_asteroids.git,2017-11-21 00:51:11+00:00,,0,stefanstancu/fpga_asteroids,111479726,Verilog,fpga_asteroids,118,0,2017-12-04 18:35:41+00:00,[],None
522,https://github.com/diesisfox/ECE241-proj.git,2017-11-20 19:33:09+00:00,2017 ECE241 project,0,diesisfox/ECE241-proj,111454097,Verilog,ECE241-proj,106,0,2017-11-20 19:52:56+00:00,[],None
523,https://github.com/andy920262/CA2017.git,2017-11-28 10:49:24+00:00,NTU CSIE Computer Architecture 2017,0,andy920262/CA2017,112323041,Verilog,CA2017,504,0,2018-06-01 10:08:10+00:00,[],None
524,https://github.com/KaitlynKeil/InterconNetwork.git,2017-11-27 23:40:53+00:00,"Computer Architecture Final Project, Fall 2017",0,KaitlynKeil/InterconNetwork,112261764,Verilog,InterconNetwork,2529,0,2017-12-08 17:12:24+00:00,[],None
525,https://github.com/koko1996/Computer-Orgnisation-EECS2021.git,2017-12-26 19:27:47+00:00,,0,koko1996/Computer-Orgnisation-EECS2021,115449230,Verilog,Computer-Orgnisation-EECS2021,28,0,2017-12-26 19:28:01+00:00,[],None
526,https://github.com/Vincentcent1/BitFighter.git,2017-12-07 17:14:41+00:00,,0,Vincentcent1/BitFighter,113478629,Verilog,BitFighter,1427,0,2017-12-08 03:03:26+00:00,[],None
527,https://github.com/kervynj/ENGR468_processor.git,2017-11-12 00:44:01+00:00,16bit RISC embedded processor developed for ENGR468 using verilog HDL,0,kervynj/ENGR468_processor,110392391,Verilog,ENGR468_processor,188,0,2018-04-30 01:44:49+00:00,[],None
528,https://github.com/MinaMourice/MIPS_Processor.git,2017-11-25 17:19:46+00:00,Implementation Of MIPS Processor using verilog description language,0,MinaMourice/MIPS_Processor,112021374,Verilog,MIPS_Processor,32,0,2018-10-31 06:06:08+00:00,[],None
529,https://github.com/EvelynEZ/Bi-Directional-Chatting-Using-FPGA.git,2017-11-15 19:04:19+00:00,The project creates a communication system composed of a FPGA design with embedded NIOS II microprocessor and software defined MAC logic that provides a bi-directional chatting application.,0,EvelynEZ/Bi-Directional-Chatting-Using-FPGA,110874458,Verilog,Bi-Directional-Chatting-Using-FPGA,61457,0,2017-11-15 19:11:18+00:00,[],None
530,https://github.com/huntercbx/fpga-examples.git,2017-11-10 10:08:27+00:00,,0,huntercbx/fpga-examples,110233047,Verilog,fpga-examples,5,0,2017-11-10 10:24:08+00:00,[],None
531,https://github.com/shraddharp92/Assignment.git,2017-11-04 01:33:35+00:00,,0,shraddharp92/Assignment,109457776,Verilog,Assignment,1,0,2017-11-04 01:40:24+00:00,[],None
532,https://github.com/smarty1palak/dds-mini-project.git,2017-11-03 17:41:14+00:00,contains the verilog code for my B.Tech 2nd year digital design mini project,0,smarty1palak/dds-mini-project,109425495,Verilog,dds-mini-project,8,0,2017-11-28 03:30:21+00:00,[],None
533,https://github.com/penghiang/50.002_game.git,2017-12-05 09:58:45+00:00,,0,penghiang/50.002_game,113164817,Verilog,50.002_game,18,0,2017-12-06 13:06:07+00:00,[],None
534,https://github.com/hgpurswani/spi_adc_interface.git,2017-11-15 21:48:10+00:00,,0,hgpurswani/spi_adc_interface,110890345,Verilog,spi_adc_interface,8,0,2017-11-15 21:52:02+00:00,[],None
535,https://github.com/moemenahmed/MIPS-VERILOG.git,2017-11-22 23:37:05+00:00,,0,moemenahmed/MIPS-VERILOG,111742723,Verilog,MIPS-VERILOG,6,0,2019-02-27 13:08:03+00:00,[],None
536,https://github.com/spratiman/CSC258_Project.git,2017-11-09 02:24:18+00:00,CSC258 (Computer Organization) Project ,0,spratiman/CSC258_Project,110056451,Verilog,CSC258_Project,8193,0,2017-11-22 22:01:40+00:00,[],https://api.github.com/licenses/mit
537,https://github.com/ckeshava/Mini-Project-DDS.git,2017-11-04 18:52:50+00:00,This repo contains code for the mini-project in one of my courses DDS(Design of Digital Systems),0,ckeshava/Mini-Project-DDS,109521636,Verilog,Mini-Project-DDS,7,0,2017-11-04 18:58:04+00:00,[],None
538,https://github.com/thereisnoaddress/breakoutfpga.git,2017-11-19 19:47:38+00:00,breakout in fpga,0,thereisnoaddress/breakoutfpga,111326651,Verilog,breakoutfpga,71,0,2017-11-19 19:48:54+00:00,[],None
539,https://github.com/turenar/microprocessor-experiment.git,2017-11-21 05:20:27+00:00,マイクロプロセッサ,0,turenar/microprocessor-experiment,111502990,Verilog,microprocessor-experiment,171,0,2018-01-30 17:14:00+00:00,[],https://api.github.com/licenses/mit
540,https://github.com/jskinner65/Verilog.git,2017-11-09 15:46:00+00:00,,0,jskinner65/Verilog,110134461,Verilog,Verilog,116,0,2017-11-09 15:46:11+00:00,[],None
541,https://github.com/wachag/logsyslinux.git,2017-12-28 08:17:57+00:00,,0,wachag/logsyslinux,115601547,Verilog,logsyslinux,14542,0,2018-01-25 10:16:24+00:00,[],None
542,https://github.com/baoyuxu/yCPU.git,2017-10-29 10:22:07+00:00,MIPS following <自己动手写CPU>,0,baoyuxu/yCPU,108724137,Verilog,yCPU,67,0,2023-01-28 13:35:36+00:00,[],None
543,https://github.com/sonderswag/Verilog-Markov-Decision-Process.git,2017-11-21 20:09:18+00:00,,0,sonderswag/Verilog-Markov-Decision-Process,111596082,Verilog,Verilog-Markov-Decision-Process,1433,0,2017-11-21 20:09:25+00:00,[],None
544,https://github.com/brandon-busby/Simon_Says.git,2017-12-21 23:52:00+00:00,,0,brandon-busby/Simon_Says,115057381,Verilog,Simon_Says,815,0,2017-12-21 23:53:30+00:00,[],None
545,https://github.com/jessyec-s/memory_FPGAme.git,2017-12-23 20:16:02+00:00,A pattern recognition challenge ran on a FPGA board,0,jessyec-s/memory_FPGAme,115219533,Verilog,memory_FPGAme,534,0,2017-12-23 20:37:25+00:00,[],None
546,https://github.com/pevenc12/IC-Lab.git,2017-12-11 15:36:21+00:00,ic design-lab,0,pevenc12/IC-Lab,113876583,Verilog,IC-Lab,7,0,2017-12-11 15:39:22+00:00,[],None
547,https://github.com/pedrohenriquecordeiro/unicycle-processor.git,2017-12-19 20:06:13+00:00,MIPS unicycle processor written in Verilog. The function of the processor is to indicate the largest value in a list of numbers.,0,pedrohenriquecordeiro/unicycle-processor,114806411,Verilog,unicycle-processor,851,0,2019-07-29 23:23:21+00:00,[],None
548,https://github.com/OmarElSeadawy/Digital-Design-I-Final-Project.git,2017-12-11 23:07:15+00:00,Piano Using FPGA and PS2 Keybaord,0,OmarElSeadawy/Digital-Design-I-Final-Project,113918302,Verilog,Digital-Design-I-Final-Project,463,0,2020-05-27 16:57:03+00:00,[],None
549,https://github.com/oreaga/Interrupt-Processor.git,2017-11-11 23:44:59+00:00,Reduced Instruction Set Processor with interrupts and virtual memory,0,oreaga/Interrupt-Processor,110389589,Verilog,Interrupt-Processor,53,0,2017-12-31 19:58:34+00:00,[],None
550,https://github.com/chrisgeogeek/SOLTA.git,2017-11-16 00:51:26+00:00,My code for The SOLTA Project,0,chrisgeogeek/SOLTA,110904241,Verilog,SOLTA,37,0,2017-11-16 00:55:31+00:00,[],None
551,https://github.com/danthinnee/class-DigitalDesignF17.git,2017-11-16 01:48:07+00:00,"DLD HW, Classwork",0,danthinnee/class-DigitalDesignF17,110908766,Verilog,class-DigitalDesignF17,76,0,2021-01-16 23:48:23+00:00,[],None
552,https://github.com/prateekgiiit/FFT_Butterfly_Pipelined.git,2017-11-15 13:30:11+00:00,,1,prateekgiiit/FFT_Butterfly_Pipelined,110837039,Verilog,FFT_Butterfly_Pipelined,3,0,2017-11-15 13:33:34+00:00,[],None
553,https://github.com/palandepranavbits/computer-architecture-project.git,2017-11-15 15:51:49+00:00,,0,palandepranavbits/computer-architecture-project,110854003,Verilog,computer-architecture-project,74,0,2017-12-05 07:45:21+00:00,[],None
554,https://github.com/Yefaaaaa/Verilog-module.git,2017-12-12 07:09:33+00:00,,0,Yefaaaaa/Verilog-module,113956132,Verilog,Verilog-module,8,0,2019-03-19 03:59:53+00:00,[],None
555,https://github.com/kelayamatoz/FringeSW.git,2017-12-10 23:41:23+00:00,This repo tracks changes in Fringe SW interface for arria10,0,kelayamatoz/FringeSW,113792298,Verilog,FringeSW,113589,0,2017-12-10 23:42:22+00:00,[],None
556,https://github.com/CPE-0644/verilog.git,2017-12-13 12:04:59+00:00,,0,CPE-0644/verilog,114115949,Verilog,verilog,2580,0,2017-12-13 12:07:05+00:00,[],None
557,https://github.com/miss5plus0/multicycle-simulation.git,2017-12-13 15:58:27+00:00,using verilog in modelsim,0,miss5plus0/multicycle-simulation,114140546,Verilog,multicycle-simulation,1371,0,2018-07-16 12:33:00+00:00,[],None
558,https://github.com/weiaik0602/BAME2044.git,2017-12-21 07:29:12+00:00,,1,weiaik0602/BAME2044,114976196,Verilog,BAME2044,2537,0,2017-12-21 07:30:01+00:00,[],None
559,https://github.com/NegarMirgati/CA_Project3.git,2017-12-18 19:51:40+00:00,,0,NegarMirgati/CA_Project3,114681730,Verilog,CA_Project3,3,0,2017-12-18 19:53:09+00:00,[],None
560,https://github.com/peterbj95/KRP_verilog.git,2017-12-15 04:45:38+00:00,KAIST EE312 KRP design in verilog HDL,0,peterbj95/KRP_verilog,114328202,Verilog,KRP_verilog,2,0,2017-12-15 06:09:41+00:00,[],None
561,https://github.com/Bounce00/useful.git,2017-12-14 11:40:04+00:00,Common grammar in all language,0,Bounce00/useful,114243405,Verilog,useful,1,0,2017-12-14 11:44:31+00:00,[],None
562,https://github.com/jchang12345/Morse-Code-Decoder-.git,2017-12-24 21:50:44+00:00,EE89H Final Project,1,jchang12345/Morse-Code-Decoder-,115288857,Verilog,Morse-Code-Decoder-,1289,0,2017-12-24 21:54:08+00:00,"['verilog-hdl', 'basys3', 'fpga', 'datapath', 'controller', 'sequential-logic', 'combinational-logic', 'neural-network']",None
563,https://github.com/evamgilotra/CompArch-Labs.git,2017-12-28 13:05:40+00:00,,0,evamgilotra/CompArch-Labs,115624166,Verilog,CompArch-Labs,20,0,2017-12-28 13:21:05+00:00,[],None
564,https://github.com/icemioi/74LS160.git,2017-12-19 08:59:11+00:00,IP package 74LS160,0,icemioi/74LS160,114742368,Verilog,74LS160,16,0,2017-12-19 08:59:19+00:00,[],None
565,https://github.com/lthengchun97/enhancedProcessor.git,2018-01-03 11:49:17+00:00,,0,lthengchun97/enhancedProcessor,116131061,Verilog,enhancedProcessor,1539,0,2018-01-03 11:50:52+00:00,[],None
566,https://github.com/cr1901/icestick-multi.git,2017-12-30 20:31:08+00:00,SB_WARMBOOT primitive test w/ Meson,0,cr1901/icestick-multi,115822066,Verilog,icestick-multi,1,0,2017-12-30 20:31:20+00:00,[],None
567,https://github.com/danielfu11/reaction-timer.git,2018-01-04 00:26:01+00:00,"The goal of this project is to create a reaction timer that would test the reaction of the user, and be able to store the fastest reaction it has recorded. This will be done through the use of verilog and a DE10 Lite board.",0,danielfu11/reaction-timer,116195294,Verilog,reaction-timer,6,0,2018-01-04 00:28:48+00:00,[],None
568,https://github.com/SUMUKHA-PK/Mini-Project-SEM3.git,2017-11-29 03:03:58+00:00,16 bit single cycle mips processor,0,SUMUKHA-PK/Mini-Project-SEM3,112419260,Verilog,Mini-Project-SEM3,650,0,2017-11-29 04:18:40+00:00,[],None
569,https://github.com/mohamedel3attar/Mips-processor-with-verilog.git,2017-11-28 19:49:03+00:00,,0,mohamedel3attar/Mips-processor-with-verilog,112381604,Verilog,Mips-processor-with-verilog,2,0,2017-11-28 19:50:31+00:00,[],None
570,https://github.com/djs12/ese461project.git,2017-11-29 01:34:56+00:00,final project,0,djs12/ese461project,112410829,Verilog,ese461project,25020,0,2017-11-30 04:46:27+00:00,[],None
571,https://github.com/chrispricciardi/ESE488_FinalProject.git,2017-12-01 00:36:28+00:00,,0,chrispricciardi/ESE488_FinalProject,112676444,Verilog,ESE488_FinalProject,94173,0,2017-12-10 22:24:25+00:00,[],None
572,https://github.com/DrunkFishes/Lab-8.git,2017-11-30 00:28:31+00:00,,0,DrunkFishes/Lab-8,112543737,Verilog,Lab-8,115,0,2017-11-30 00:30:22+00:00,[],None
573,https://github.com/LGKev/DLogic-Project-2.git,2017-11-30 16:17:44+00:00,Digital Logic project 2: focus is the statemachine,0,LGKev/DLogic-Project-2,112632894,Verilog,DLogic-Project-2,7496,0,2017-11-30 16:20:10+00:00,[],None
574,https://github.com/cjva226/EE480A5.git,2017-11-13 15:59:36+00:00,,0,cjva226/EE480A5,110569426,Verilog,EE480A5,233,0,2017-12-03 23:23:01+00:00,[],None
575,https://github.com/Sujasen/DP.git,2017-11-17 22:49:18+00:00,,0,Sujasen/DP,111158020,Verilog,DP,6,0,2022-11-15 01:15:06+00:00,[],None
576,https://github.com/jonolds/teamg.git,2017-11-18 12:57:07+00:00,,0,jonolds/teamg,111205621,Verilog,teamg,52449,0,2017-11-18 15:03:35+00:00,[],None
577,https://github.com/kingstacker/debounce.git,2017-12-07 13:55:13+00:00,,0,kingstacker/debounce,113456946,Verilog,debounce,1,0,2017-12-07 13:59:55+00:00,[],None
578,https://github.com/seifhussam/Robotic-Vehicle-.git,2017-12-08 13:23:47+00:00,,0,seifhussam/Robotic-Vehicle-,113576857,Verilog,Robotic-Vehicle-,5,0,2017-12-08 13:25:16+00:00,[],None
579,https://github.com/BACompton/CSCE611.git,2017-12-06 21:23:58+00:00,Verilog VLSI CPU,1,BACompton/CSCE611,113368718,Verilog,CSCE611,235,0,2017-12-06 21:35:28+00:00,[],None
580,https://github.com/Douglas-Yamamoto/EE324.git,2017-12-01 18:42:53+00:00,Introduction to Digital Systems - Verilog HDL,0,Douglas-Yamamoto/EE324,112774546,Verilog,EE324,10,0,2017-12-01 19:00:08+00:00,[],None
581,https://github.com/Leekwanmeng/50002-1D-FPGA.git,2017-12-07 17:59:49+00:00,Mojo Lucid code for Bomb Squad game on FPGA. For 50.002 1D project.,1,Leekwanmeng/50002-1D-FPGA,113482477,Verilog,50002-1D-FPGA,2801,0,2017-12-07 18:10:16+00:00,[],None
582,https://github.com/quocduy1003/vr.git,2017-11-29 13:12:03+00:00,,0,quocduy1003/vr,112477116,Verilog,vr,17743,0,2017-11-29 13:14:12+00:00,[],None
583,https://github.com/AdityaPawar5/Battle-Tanks-Arcade-Game.git,2017-12-04 18:36:55+00:00,,0,AdityaPawar5/Battle-Tanks-Arcade-Game,113080189,Verilog,Battle-Tanks-Arcade-Game,666,0,2017-12-04 18:42:46+00:00,[],None
584,https://github.com/in1gma/forth-cpu-rns-verilog-try-to.git,2017-11-26 17:09:12+00:00,,0,in1gma/forth-cpu-rns-verilog-try-to,112101089,Verilog,forth-cpu-rns-verilog-try-to,2,0,2017-11-26 17:09:52+00:00,[],None
585,https://github.com/capkay/unit_converter_asic.git,2017-11-12 17:12:49+00:00,ASIC : Imperial/Metric unit converter in verilog,0,capkay/unit_converter_asic,110452177,Verilog,unit_converter_asic,257,0,2017-11-12 17:14:25+00:00,[],None
586,https://github.com/zxhero/Unified_cache.git,2017-11-01 02:37:54+00:00,,0,zxhero/Unified_cache,109077630,Verilog,Unified_cache,19,0,2018-01-26 08:10:31+00:00,"['verilog', 'unified-cache']",None
587,https://github.com/dillonhuff/harris_sim.git,2017-11-02 00:23:06+00:00,,0,dillonhuff/harris_sim,109198363,Verilog,harris_sim,31,0,2017-11-02 00:23:24+00:00,[],None
588,https://github.com/imchildnumber3/5StagePipeLine.git,2017-11-05 20:16:35+00:00,,0,imchildnumber3/5StagePipeLine,109612797,Verilog,5StagePipeLine,48,0,2017-11-05 20:28:37+00:00,[],None
589,https://github.com/vichitr/DDS-Project.git,2017-11-07 10:20:47+00:00,This is my mini project for Digital Design of Systems,1,vichitr/DDS-Project,109819943,Verilog,DDS-Project,1227,0,2017-11-07 10:27:08+00:00,[],None
590,https://github.com/DrunkFishes/Lab-6.git,2017-11-04 21:10:28+00:00,,0,DrunkFishes/Lab-6,109530460,Verilog,Lab-6,42,0,2017-11-05 18:31:46+00:00,[],None
591,https://github.com/haaguileraa/lm32_i2c.git,2017-11-03 12:56:12+00:00,,0,haaguileraa/lm32_i2c,109395535,Verilog,lm32_i2c,288,0,2019-03-27 22:28:55+00:00,[],None
592,https://github.com/KrisYWL/IC-guys.git,2017-11-02 10:10:23+00:00,Tubiegongke,0,KrisYWL/IC-guys,109248326,Verilog,IC-guys,5,0,2017-11-03 01:30:31+00:00,[],None
593,https://github.com/jawahar-vasanth/microprocessor.git,2017-11-08 16:21:12+00:00,"Couse project of making an 8 bit microprocessor which can use loops, and further updates",0,jawahar-vasanth/microprocessor,110000195,Verilog,microprocessor,61,0,2024-01-14 14:29:18+00:00,[],None
594,https://github.com/132lilinwei/sneks-on-a-plane-mk-ii.git,2017-11-09 12:32:37+00:00,,0,132lilinwei/sneks-on-a-plane-mk-ii,110113032,Verilog,sneks-on-a-plane-mk-ii,7752,0,2017-11-09 12:32:40+00:00,[],None
595,https://github.com/SantSou/practica3.git,2017-11-10 13:13:04+00:00,,0,SantSou/practica3,110248499,Verilog,practica3,3939,0,2017-11-10 13:14:31+00:00,[],None
596,https://github.com/toshichi/mips-CPU.git,2017-11-16 21:47:10+00:00,,0,toshichi/mips-CPU,111026006,Verilog,mips-CPU,24,0,2017-11-19 19:19:28+00:00,[],None
597,https://github.com/DrunkFishes/Lab-7.git,2017-11-20 04:27:56+00:00,,0,DrunkFishes/Lab-7,111361634,Verilog,Lab-7,54,0,2017-11-25 08:55:27+00:00,[],None
598,https://github.com/Everybody0523/Barbeque_Hero.git,2017-11-21 17:44:27+00:00,A CSC258 Final Project,0,Everybody0523/Barbeque_Hero,111581995,Verilog,Barbeque_Hero,59,0,2018-02-25 21:44:10+00:00,"['hardware', 'verilog', 'de2-board']",None
599,https://github.com/pak-laura/ALU.git,2017-11-16 22:02:23+00:00,,0,pak-laura/ALU,111027241,Verilog,ALU,152,0,2017-11-16 22:07:29+00:00,[],None
600,https://github.com/TokinRing/analog.git,2017-11-07 05:25:45+00:00,Simple and Inexpensive FPGA-based Fast Multichannel Acquisition Board,0,TokinRing/analog,109790584,Verilog,analog,1236,0,2017-11-07 05:31:12+00:00,[],None
601,https://github.com/guyfleeman/CS3220-fall17-project2.git,2017-11-07 03:00:56+00:00,CS3220 - Fall 17 - Project 2,0,guyfleeman/CS3220-fall17-project2,109779603,Verilog,CS3220-fall17-project2,62866,0,2017-11-07 03:03:22+00:00,[],None
602,https://github.com/trusslab/Ditio_companion_proof.git,2017-11-06 18:18:55+00:00,,0,trusslab/Ditio_companion_proof,109732438,Verilog,Ditio_companion_proof,72,0,2018-03-23 00:25:46+00:00,[],None
603,https://github.com/akshaymanjeri/MIPS-SingleCycleImplementation-RtypeAndItypeInstructions-VerilogCode.git,2017-11-08 14:32:59+00:00,"The Verilog code to implement a MIPS Single Cycle Processor where the instructions are given in a 12-bit binary format. The Code, Datapath Diagram, Dataflow Diagram and Instruction Set is provided.",0,akshaymanjeri/MIPS-SingleCycleImplementation-RtypeAndItypeInstructions-VerilogCode,109986973,Verilog,MIPS-SingleCycleImplementation-RtypeAndItypeInstructions-VerilogCode,235,0,2017-11-08 14:49:20+00:00,[],None
604,https://github.com/GRocha1/ProjetoCL2.git,2017-11-23 17:55:04+00:00,,0,GRocha1/ProjetoCL2,111837566,Verilog,ProjetoCL2,3170,0,2017-11-23 17:55:22+00:00,[],None
605,https://github.com/JustinMei/Atalanta.git,2017-11-30 02:57:29+00:00,,0,JustinMei/Atalanta,112556926,Verilog,Atalanta,34710,0,2018-05-25 06:07:07+00:00,[],None
606,https://github.com/gaeunkkk/matrix_multiplication.git,2017-11-29 05:02:30+00:00,,0,gaeunkkk/matrix_multiplication,112428924,Verilog,matrix_multiplication,148,0,2017-11-29 05:03:03+00:00,[],None
607,https://github.com/zakmit/CA2017_Project.git,2017-11-28 11:15:53+00:00,NTU Computer Architecture 2017 Project,0,zakmit/CA2017_Project,112325518,Verilog,CA2017_Project,843,0,2018-03-03 11:19:18+00:00,[],None
608,https://github.com/sharathsatyan/Gates.git,2017-11-28 01:30:13+00:00,Basic gates in verilog including test benches,0,sharathsatyan/Gates,112269699,Verilog,Gates,48,0,2017-11-28 01:33:37+00:00,[],None
609,https://github.com/oonyoontong/minefield.git,2017-12-08 05:55:17+00:00,,0,oonyoontong/minefield,113537519,Verilog,minefield,2241,0,2017-12-08 06:45:26+00:00,[],None
610,https://github.com/cwkd/engimabreaker.git,2017-12-07 20:10:22+00:00,,0,cwkd/engimabreaker,113493855,Verilog,engimabreaker,217,0,2017-12-08 13:38:13+00:00,[],None
611,https://github.com/MihneaGheorghiu/VerilogSources.git,2018-01-05 10:23:19+00:00,"Some verilog homeworks I did in college, sorry if they don't have description or comments too much, it would mean reinstalling Verilog and running them again to see what they do/",0,MihneaGheorghiu/VerilogSources,116372721,Verilog,VerilogSources,8,0,2018-01-05 10:30:08+00:00,[],None
612,https://github.com/JaneIllario/Memory-FPGAme.git,2017-12-24 20:01:01+00:00,Verilog code run on FPGA board,0,JaneIllario/Memory-FPGAme,115284592,Verilog,Memory-FPGAme,537,0,2017-12-24 20:19:47+00:00,[],None
613,https://github.com/kaajoldhana/Stopwatch.git,2017-12-22 06:19:19+00:00,,0,kaajoldhana/Stopwatch,115083618,Verilog,Stopwatch,723,0,2017-12-22 06:22:23+00:00,[],None
614,https://github.com/SaadIqbalEE/FPGA-Tester-with-8051.git,2017-12-10 04:35:38+00:00,Development of FPGA [vertex-5 ML-507 board] tester using 8051 micro-controller.,0,SaadIqbalEE/FPGA-Tester-with-8051,113723197,Verilog,FPGA-Tester-with-8051,658,0,2017-12-10 17:27:16+00:00,[],None
615,https://github.com/lzs685/stream.git,2017-12-10 11:04:54+00:00,stream,0,lzs685/stream,113743063,Verilog,stream,8,0,2017-12-10 11:35:52+00:00,[],None
616,https://github.com/Mahmoud-Megawer/Piplined-Mips-processor-2017.git,2017-12-09 20:01:35+00:00,this an implementation to a piplined mips procesor using verilog language.,1,Mahmoud-Megawer/Piplined-Mips-processor-2017,113697492,Verilog,Piplined-Mips-processor-2017,1856,0,2021-07-14 06:40:24+00:00,[],None
617,https://github.com/gabrieloandco/UARTDataPath.git,2017-12-05 23:31:24+00:00,Final project forthe Digital Circuits class in Universidad Simon Bolivar. Final result: https://www.youtube.com/edit?o=U&video_id=6QuUYZd7kA4,0,gabrieloandco/UARTDataPath,113244441,Verilog,UARTDataPath,7,0,2017-12-05 23:32:15+00:00,[],None
618,https://github.com/ashiswin/Mojo-Saboteur.git,2017-12-07 03:39:24+00:00,,0,ashiswin/Mojo-Saboteur,113399090,Verilog,Mojo-Saboteur,26186,0,2017-12-07 03:40:29+00:00,[],None
619,https://github.com/devrimakinci/CSE331-PROJECTS.git,2017-10-29 11:19:54+00:00,CSE331 Computer Organization Projects,0,devrimakinci/CSE331-PROJECTS,108727710,Verilog,CSE331-PROJECTS,42,0,2018-01-07 17:33:36+00:00,[],None
620,https://github.com/baradoid/polden-motorControl-cyc4.git,2017-10-31 21:13:54+00:00,,0,baradoid/polden-motorControl-cyc4,109052925,Verilog,polden-motorControl-cyc4,12,0,2019-01-24 01:35:32+00:00,[],None
621,https://github.com/pritak/processor-design-game.git,2017-11-01 22:58:17+00:00,"Final project for an advanced course in computer architecture, involving a full processor design and assembly code to run a game of Tic-Tac-Toe",0,pritak/processor-design-game,109192798,Verilog,processor-design-game,1434,0,2020-10-22 18:13:37+00:00,"['verilog', 'fsm', 'game', 'assembly', 'mips-assembly']",None
622,https://github.com/aytung94/vlsi1_project.git,2017-11-01 22:38:09+00:00,,0,aytung94/vlsi1_project,109191389,Verilog,vlsi1_project,40418,0,2017-12-01 22:44:37+00:00,[],None
623,https://github.com/viatorzh/sc_model.git,2017-11-02 08:25:06+00:00,sc matlab model,0,viatorzh/sc_model,109237162,Verilog,sc_model,2,0,2017-11-02 08:28:39+00:00,[],None
624,https://github.com/redwan-mahmud/Cpen311-Lab3.git,2017-11-02 09:34:25+00:00,Simple Ipod with volume implementation ,2,redwan-mahmud/Cpen311-Lab3,109244542,Verilog,Cpen311-Lab3,433,0,2023-06-22 20:26:56+00:00,[],None
625,https://github.com/rishi307/My_MicroProcessor.git,2017-11-05 11:52:07+00:00,,0,rishi307/My_MicroProcessor,109574967,Verilog,My_MicroProcessor,1541,0,2018-06-20 07:45:16+00:00,[],None
626,https://github.com/forest150030/alu-verilog.git,2017-11-16 00:23:56+00:00,verilog simulating ALU for Digital Logic,0,forest150030/alu-verilog,110902367,Verilog,alu-verilog,4,0,2017-11-16 23:32:02+00:00,[],None
627,https://github.com/kidkishore/DuckHunt-FPGA.git,2017-12-12 22:21:22+00:00,"Final Project for ECE 385 at the University of Illinois. A take of the classic NES game Duck Hunt, implemented on the Altera DE2-115 FPGA board using System Verilog.",0,kidkishore/DuckHunt-FPGA,114045190,Verilog,DuckHunt-FPGA,45036,0,2017-12-13 06:37:52+00:00,[],None
628,https://github.com/VikTheStick/EE480HW5.git,2017-11-26 23:23:57+00:00,Verilog for log operations,0,VikTheStick/EE480HW5,112124994,Verilog,EE480HW5,1,0,2017-11-26 23:25:11+00:00,[],None
629,https://github.com/tom01h/yosys_try.git,2017-12-16 05:01:26+00:00,,0,tom01h/yosys_try,114434982,Verilog,yosys_try,16,0,2017-12-16 05:02:44+00:00,[],
630,https://github.com/brianrwillis/FPGA_ArcadeGame.git,2017-10-30 00:41:26+00:00,FPGA-based arcade game written in Verilog. ,0,brianrwillis/FPGA_ArcadeGame,108783935,Verilog,FPGA_ArcadeGame,1449,0,2017-10-30 00:48:53+00:00,[],None
631,https://github.com/M10512001/DE2-115.git,2017-11-01 08:42:50+00:00,"Quartus Prime 15.1, Verilog HDL, Qsys, Nios II, C",0,M10512001/DE2-115,109107659,Verilog,DE2-115,381886,0,2018-12-18 04:42:29+00:00,[],None
632,https://github.com/MilesWT/ECE533-32bit-Arithmetic-Calculator.git,2017-10-31 14:25:56+00:00,ECE 533 - VLSI (Very Large Scale Integration). Fall 2017.,0,MilesWT/ECE533-32bit-Arithmetic-Calculator,109007130,Verilog,ECE533-32bit-Arithmetic-Calculator,1053,0,2017-10-31 16:37:10+00:00,[],None
633,https://github.com/TannerW/EE480-Team-Project2-single-cycle.git,2017-10-30 20:24:04+00:00,,0,TannerW/EE480-Team-Project2-single-cycle,108904337,Verilog,EE480-Team-Project2-single-cycle,208,0,2017-10-30 20:41:05+00:00,[],None
634,https://github.com/sa-akhavani/mips.git,2017-11-10 10:32:01+00:00,A Complete MIPS CPU With Caching and Hazard Detection. Written in Verilog For Computer Architecture Lab Course.,0,sa-akhavani/mips,110235193,Verilog,mips,948,0,2017-11-10 10:46:33+00:00,[],None
635,https://github.com/manobabool/Samples_vlsi_verilog.git,2017-11-09 14:39:47+00:00,,0,manobabool/Samples_vlsi_verilog,110126767,Verilog,Samples_vlsi_verilog,1,0,2017-11-09 15:04:37+00:00,[],None
636,https://github.com/amaguri3/hard.git,2017-11-09 08:26:16+00:00,,0,amaguri3/hard,110087711,Verilog,hard,117601,0,2017-11-09 08:48:45+00:00,[],None
637,https://github.com/Nie13/6463processor.git,2017-11-28 16:16:34+00:00,,1,Nie13/6463processor,112358892,Verilog,6463processor,15548,0,2017-12-11 20:56:24+00:00,[],None
638,https://github.com/hsishengmei/MFA.git,2017-12-15 16:00:45+00:00,,0,hsishengmei/MFA,114387795,Verilog,MFA,2491,0,2018-01-14 18:15:00+00:00,[],None
639,https://github.com/JammyJims/USB_Research.git,2017-12-14 02:20:04+00:00,,0,JammyJims/USB_Research,114191522,Verilog,USB_Research,36240,0,2018-02-14 04:33:49+00:00,[],None
640,https://github.com/naveenvignesh/SPI_class.git,2017-12-23 06:20:16+00:00,,0,naveenvignesh/SPI_class,115175331,Verilog,SPI_class,3,0,2017-12-23 06:21:01+00:00,[],None
641,https://github.com/parthkalgaonkar/mult_8_bit.git,2017-12-18 12:22:45+00:00,,0,parthkalgaonkar/mult_8_bit,114638016,Verilog,mult_8_bit,4,0,2017-12-18 16:00:34+00:00,[],None
642,https://github.com/28Ritu/ALU.git,2017-12-24 07:20:52+00:00,An ALU Design in Verilog,0,28Ritu/ALU,115246932,Verilog,ALU,92,0,2017-12-24 07:30:34+00:00,"['verilog', 'alu', 'waveform']",None
643,https://github.com/dsiddharth96/Single-Cycle-MIPS-processor.git,2017-12-27 19:45:12+00:00,Verilog design of Single Cycle MIPS processor,0,dsiddharth96/Single-Cycle-MIPS-processor,115552283,Verilog,Single-Cycle-MIPS-processor,7,0,2017-12-29 07:00:35+00:00,[],None
644,https://github.com/yuesibihe/Serial_to_parallel_HC595.git,2017-12-29 11:54:53+00:00,Serial to parallel,0,yuesibihe/Serial_to_parallel_HC595,115718641,Verilog,Serial_to_parallel_HC595,6,0,2017-12-29 11:56:29+00:00,[],None
645,https://github.com/yuesibihe/HC595_SCAN.git,2017-12-31 09:12:44+00:00,"Serial to parallel, dynamic scanning",0,yuesibihe/HC595_SCAN,115853776,Verilog,HC595_SCAN,6,0,2017-12-31 09:13:38+00:00,[],None
646,https://github.com/jovan-djukic/VLSICPU.git,2017-12-29 17:17:50+00:00,School project.,0,jovan-djukic/VLSICPU,115740794,Verilog,VLSICPU,1371,0,2017-12-29 17:18:51+00:00,[],None
647,https://github.com/bharathrao64/FunctionGeneratorFPGA.git,2018-01-05 20:09:49+00:00,,0,bharathrao64/FunctionGeneratorFPGA,116422695,Verilog,FunctionGeneratorFPGA,3,0,2018-01-05 20:11:08+00:00,[],None
648,https://github.com/david-nader/co-project-2.git,2017-12-04 11:12:24+00:00,,1,david-nader/co-project-2,113032843,Verilog,co-project-2,60,0,2017-12-04 11:27:49+00:00,[],None
649,https://github.com/Lingrui98/CA_P6_Go.git,2017-11-27 16:18:16+00:00,Add support for AXI Bus,1,Lingrui98/CA_P6_Go,112219256,Verilog,CA_P6_Go,7178,0,2019-01-07 06:13:31+00:00,[],https://api.github.com/licenses/gpl-3.0
650,https://github.com/persja40/HDL_bor_jec.git,2017-11-22 09:27:41+00:00,,0,persja40/HDL_bor_jec,111663297,Verilog,HDL_bor_jec,2140,0,2017-11-30 18:31:16+00:00,[],None
651,https://github.com/ksws0397788/pumpkin_armv8.git,2017-11-22 02:51:48+00:00,,0,ksws0397788/pumpkin_armv8,111628564,Verilog,pumpkin_armv8,1689,0,2018-03-26 11:49:45+00:00,[],None
652,https://github.com/kohga/learn-verilog.git,2017-11-11 14:44:07+00:00,,0,kohga/learn-verilog,110353045,Verilog,learn-verilog,12,0,2017-11-11 14:47:26+00:00,[],None
653,https://github.com/MC-EECE/PWMqsys_Blooming_Bakers.git,2017-11-21 19:15:19+00:00,PWM Qsys Component,2,MC-EECE/PWMqsys_Blooming_Bakers,111590853,Verilog,PWMqsys_Blooming_Bakers,130,0,2017-11-21 19:16:50+00:00,[],None
654,https://github.com/bhargav191098/Stopwatch-HDL-Verilog.git,2017-11-17 14:01:37+00:00,The project uses HDL to simulate a stop watch! :D,0,bhargav191098/Stopwatch-HDL-Verilog,111109798,Verilog,Stopwatch-HDL-Verilog,1,0,2017-11-17 14:38:59+00:00,[],None
655,https://github.com/floraliu1011/YASUHATI-.git,2017-11-22 21:08:51+00:00,A repository for final project for Computer Organization ,0,floraliu1011/YASUHATI-,111732531,Verilog,YASUHATI-,10248,0,2017-11-22 21:13:00+00:00,[],None
656,https://github.com/guru-irl/EMDS-stable.git,2017-12-24 13:04:28+00:00,Hardware design for a Private Key encrypted communcation system.,1,guru-irl/EMDS-stable,115263281,Verilog,EMDS-stable,1447,0,2018-04-05 17:54:26+00:00,[],https://api.github.com/licenses/mit
657,https://github.com/zhongethan/test.git,2017-12-19 08:54:41+00:00,new here to test,0,zhongethan/test,114741880,Verilog,test,92,0,2020-07-31 12:07:12+00:00,[],None
658,https://github.com/Dmitriy-Fedorov/Elliptic-curve-and-PRNG.git,2017-12-29 14:03:01+00:00,,0,Dmitriy-Fedorov/Elliptic-curve-and-PRNG,115726905,Verilog,Elliptic-curve-and-PRNG,4586,0,2020-08-05 07:43:22+00:00,[],None
659,https://github.com/shivas97/ec413.git,2018-01-03 04:49:53+00:00,Computer Architecture course at BU,0,shivas97/ec413,116092706,Verilog,ec413,9,0,2018-01-03 04:52:18+00:00,[],None
660,https://github.com/YilunTang/ee454lab6.git,2017-12-01 01:55:29+00:00,,0,YilunTang/ee454lab6,112682352,Verilog,ee454lab6,120,0,2017-12-01 01:56:16+00:00,[],None
661,https://github.com/jilimm/50-002PropogateRAnd.git,2017-12-04 16:49:26+00:00,,0,jilimm/50-002PropogateRAnd,113069059,Verilog,50-002PropogateRAnd,1993,0,2017-12-04 16:56:49+00:00,[],None
662,https://github.com/truenyl/CPU_FPGA.git,2017-12-06 09:07:26+00:00,,0,truenyl/CPU_FPGA,113293679,Verilog,CPU_FPGA,2,0,2017-12-06 09:07:57+00:00,[],None
663,https://github.com/S-Hanest/FPGA_VerilogHDL.git,2017-12-06 04:27:45+00:00,FPGA Verilog HDL,0,S-Hanest/FPGA_VerilogHDL,113268705,Verilog,FPGA_VerilogHDL,23,0,2017-12-06 05:00:19+00:00,[],https://api.github.com/licenses/gpl-3.0
664,https://github.com/qnlzgl/50002_1D_mojo_project.git,2017-12-06 15:26:25+00:00,,0,qnlzgl/50002_1D_mojo_project,113333010,Verilog,50002_1D_mojo_project,4239,0,2017-12-08 18:06:40+00:00,[],None
665,https://github.com/quinnwerks/Whiteboard.git,2017-12-12 00:52:29+00:00,,0,quinnwerks/Whiteboard,113925223,Verilog,Whiteboard,8,0,2018-12-23 00:22:15+00:00,[],None
666,https://github.com/OpenSourceSilicon/32-bit-MIPS-CPU.git,2017-12-20 10:53:39+00:00,An implementation of a 32-bit DLX(a derivative of MIPS) architecture based RISC processor in verilog,0,OpenSourceSilicon/32-bit-MIPS-CPU,114876606,Verilog,32-bit-MIPS-CPU,16,0,2017-12-23 16:01:50+00:00,"['32-bit', 'mips', 'dlx', 'processor-architecture', 'processor', 'computer-architecture', 'risc-processor', 'risc']",None
667,https://github.com/FrederickBernkastel/CS_1D_MOJO.git,2017-12-07 12:44:13+00:00,CS 1D MOJO final,0,FrederickBernkastel/CS_1D_MOJO,113449800,Verilog,CS_1D_MOJO,680,0,2017-12-07 12:47:06+00:00,[],None
668,https://github.com/lets-make-something/clash-stepper-motor.git,2017-11-21 00:45:39+00:00,,0,lets-make-something/clash-stepper-motor,111479322,Verilog,clash-stepper-motor,28,0,2017-11-27 13:48:49+00:00,[],None
669,https://github.com/Milind-Blaze/8-bit-microprocessor.git,2017-11-22 04:56:20+00:00,8 bit microprocessor with Assembler,0,Milind-Blaze/8-bit-microprocessor,111638094,Verilog,8-bit-microprocessor,116,0,2020-08-28 06:08:09+00:00,[],None
670,https://github.com/MC-EECE/Verilog_PWM_something.git,2017-11-17 17:11:10+00:00,,0,MC-EECE/Verilog_PWM_something,111130154,Verilog,Verilog_PWM_something,3226,0,2017-11-17 17:13:13+00:00,[],None
671,https://github.com/JoshVanL/DesignVerification_Assessment2.git,2017-12-09 20:17:15+00:00,Testbench for the second assignment of Design Verification COMS31700,0,JoshVanL/DesignVerification_Assessment2,113698432,Verilog,DesignVerification_Assessment2,2181,0,2018-06-06 23:02:51+00:00,[],None
672,https://github.com/athgokhale/verilog-whackAMole.git,2017-11-30 04:50:26+00:00,,0,athgokhale/verilog-whackAMole,112566011,Verilog,verilog-whackAMole,20,0,2017-11-30 04:53:18+00:00,[],None
673,https://github.com/TianleCao/Greedy-Snake.git,2017-11-29 13:37:29+00:00,An implementaion of Greedy Snake on FPGA,0,TianleCao/Greedy-Snake,112479705,Verilog,Greedy-Snake,1028,0,2017-11-29 14:21:59+00:00,[],None
674,https://github.com/Siluriformes/CompStruc1D-Game.git,2017-12-07 22:10:09+00:00,FPGA Game coded in Lucid HDL for MojoFPGA - CompStruc1DProect,0,Siluriformes/CompStruc1D-Game,113503526,Verilog,CompStruc1D-Game,1170,0,2017-12-07 22:10:27+00:00,[],None
675,https://github.com/artigupt/Electronic-Lock.git,2017-11-07 14:44:18+00:00,Designed an electronic combined lock. It is a device bulit on BASYS2 FPGA board that takes 4 digit pass code as input to unlock. A four digit can be entered by using the pushbuttons and slider switches. As the number should be displayed on the seven segment display. ,0,artigupt/Electronic-Lock,109848317,Verilog,Electronic-Lock,10,0,2017-11-07 14:45:04+00:00,[],None
676,https://github.com/daveho/vga_clock.git,2017-11-11 21:24:32+00:00,Experimenting with Mojo FPGA board,0,daveho/vga_clock,110381502,Verilog,vga_clock,69,0,2017-11-11 21:28:30+00:00,[],https://api.github.com/licenses/mit
677,https://github.com/MC-EECE/PWM-Blooming_Bakers.git,2017-11-10 18:20:51+00:00,,0,MC-EECE/PWM-Blooming_Bakers,110278939,Verilog,PWM-Blooming_Bakers,27,0,2017-11-10 20:14:24+00:00,[],None
678,https://github.com/zaddan/verilog_files_on_big.git,2017-10-30 18:11:36+00:00,,0,zaddan/verilog_files_on_big,108889721,Verilog,verilog_files_on_big,278957,0,2017-10-30 18:27:27+00:00,[],None
679,https://github.com/yiweigaoeva/CSC258_project.git,2017-11-13 23:42:27+00:00,,0,yiweigaoeva/CSC258_project,110615548,Verilog,CSC258_project,5,0,2017-11-13 23:43:34+00:00,[],None
680,https://github.com/iaindonnelly/369Comp.git,2017-11-14 00:00:57+00:00,,0,iaindonnelly/369Comp,110616893,Verilog,369Comp,23,0,2017-11-14 00:10:50+00:00,[],None
681,https://github.com/abunimeh/general-cores.git,2017-11-13 16:35:43+00:00,,0,abunimeh/general-cores,110573487,Verilog,general-cores,10052,0,2017-11-13 16:37:48+00:00,[],None
682,https://github.com/sasoripathos/GoBang.git,2017-11-05 19:16:45+00:00,A simple GoBang game.,0,sasoripathos/GoBang,109608368,Verilog,GoBang,118,0,2018-10-03 17:37:11+00:00,[],https://api.github.com/licenses/gpl-3.0
683,https://github.com/jjoe0303/MineSweeper-Verilog-.git,2017-11-05 18:26:05+00:00,MineSweeper Game that we made on our digital system course (Verilog & FPGA(DE0-CV)),0,jjoe0303/MineSweeper-Verilog-,109604675,Verilog,MineSweeper-Verilog-,16244,0,2017-11-05 18:39:01+00:00,[],None
684,https://github.com/liki102004/comepnsatedivider.git,2017-11-06 05:59:14+00:00,,0,liki102004/comepnsatedivider,109653858,Verilog,comepnsatedivider,12,0,2017-11-07 07:27:11+00:00,[],None
685,https://github.com/etherandrius/ECAD.git,2017-11-05 21:06:35+00:00,,0,etherandrius/ECAD,109616349,Verilog,ECAD,50978,0,2019-12-09 20:42:47+00:00,[],None
686,https://github.com/loya775/Examen_2.git,2017-11-02 13:56:57+00:00,Examen numero 2,0,loya775/Examen_2,109271570,Verilog,Examen_2,14,0,2017-11-02 14:11:28+00:00,[],None
687,https://github.com/New-bottle/system.git,2017-11-01 14:03:12+00:00,Computer system (architecture ) homework ,0,New-bottle/system,109138665,Verilog,system,417,0,2017-11-01 14:07:37+00:00,[],None
688,https://github.com/mjmetzler/3DQ5.git,2017-11-23 23:51:53+00:00,project,1,mjmetzler/3DQ5,111858592,Verilog,3DQ5,16,0,2017-11-23 23:56:37+00:00,[],None
689,https://github.com/Pritheesh/MIPSInstructionPipelineStage.git,2017-11-15 23:29:18+00:00,,2,Pritheesh/MIPSInstructionPipelineStage,110898763,Verilog,MIPSInstructionPipelineStage,2708,0,2019-07-14 17:47:30+00:00,[],None
690,https://github.com/ryankirkpatrick97/ece156ahw5.git,2017-11-27 05:14:06+00:00,,0,ryankirkpatrick97/ece156ahw5,112150433,Verilog,ece156ahw5,563,0,2017-11-27 05:22:08+00:00,[],None
691,https://github.com/xxodarap/single_cycle_CPU.git,2017-12-04 04:19:55+00:00,,0,xxodarap/single_cycle_CPU,112993970,Verilog,single_cycle_CPU,23,0,2017-12-04 04:24:07+00:00,[],None
692,https://github.com/GTucker2/ECE385_ChessGame.git,2017-11-09 16:55:18+00:00,,1,GTucker2/ECE385_ChessGame,110142320,Verilog,ECE385_ChessGame,90968,0,2024-01-13 21:01:25+00:00,[],None
693,https://github.com/mnlife/logical_RTL.git,2017-11-05 01:35:34+00:00,,0,mnlife/logical_RTL,109543346,Verilog,logical_RTL,13080,0,2017-11-05 01:48:19+00:00,[],None
694,https://github.com/Havallon/MI-Sistemas-Digitais.git,2017-11-06 00:58:38+00:00,,0,Havallon/MI-Sistemas-Digitais,109630462,Verilog,MI-Sistemas-Digitais,149447,0,2017-11-16 03:56:50+00:00,[],None
695,https://github.com/ajudd96/Lab15-17.git,2017-11-01 21:03:54+00:00,An undergraduate Computer Architecture course assignment created during the Fall 2017 semester.,0,ajudd96/Lab15-17,109183706,Verilog,Lab15-17,38,0,2023-01-27 22:14:13+00:00,[],None
696,https://github.com/HanByulKim/PipelinedCPU.git,2017-11-05 09:42:02+00:00,2017 CO,0,HanByulKim/PipelinedCPU,109563847,Verilog,PipelinedCPU,9,0,2017-11-05 09:42:38+00:00,[],None
697,https://github.com/Chana030102/Barrel_Shifter.git,2017-10-30 00:56:34+00:00,,0,Chana030102/Barrel_Shifter,108784823,Verilog,Barrel_Shifter,13,0,2018-05-21 21:02:15+00:00,[],None
698,https://github.com/jasonmeijianjun/or1200_cpu_verilog.git,2017-11-04 01:29:18+00:00,The book of leisilei's source code,1,jasonmeijianjun/or1200_cpu_verilog,109457587,Verilog,or1200_cpu_verilog,4943,0,2020-03-11 10:12:29+00:00,[],None
699,https://github.com/carsonljc/fpga_speed_typer.git,2017-11-25 16:43:02+00:00,ECE241 project. Implemented for DE1-SOC. Game involves the user attempting to type words which get sequentially longer in a time frame. The user has to meet a certain CPM (Character per Minute) to be able to pass each level.,1,carsonljc/fpga_speed_typer,112019033,Verilog,fpga_speed_typer,31586,0,2019-06-30 01:30:59+00:00,[],None
700,https://github.com/Chopstickbro/H0P_SK1P_JMP.git,2017-11-27 03:44:01+00:00,50-002 1D H0P_SK1P_JMP,0,Chopstickbro/H0P_SK1P_JMP,112143864,Verilog,H0P_SK1P_JMP,7880,0,2017-12-07 17:15:11+00:00,[],None
701,https://github.com/luciferinux/sm3_hardware.git,2017-12-09 12:14:41+00:00,,0,luciferinux/sm3_hardware,113666791,Verilog,sm3_hardware,11,0,2017-12-09 12:21:01+00:00,[],None
702,https://github.com/tthoge/wp_project.git,2017-12-16 09:13:52+00:00,プロジェクトやで,0,tthoge/wp_project,114448146,Verilog,wp_project,0,0,2017-12-16 09:26:23+00:00,[],None
703,https://github.com/MuhammedSabry/Processor.git,2017-12-14 17:23:28+00:00,,0,MuhammedSabry/Processor,114277904,Verilog,Processor,9,0,2023-01-28 21:20:53+00:00,[],None
704,https://github.com/hanzazz/Homebrew-Computer.git,2017-12-16 18:03:37+00:00,Project-II,0,hanzazz/Homebrew-Computer,114480454,Verilog,Homebrew-Computer,1,0,2017-12-16 18:11:45+00:00,[],None
705,https://github.com/KentonJack/Computer-Organization.git,2017-12-26 08:56:38+00:00,A single-cycle CPU,0,KentonJack/Computer-Organization,115404823,Verilog,Computer-Organization,40,0,2017-12-26 09:09:30+00:00,[],None
706,https://github.com/HimanshuThakkar/VLSI_Projects.git,2018-01-03 23:19:31+00:00,,0,HimanshuThakkar/VLSI_Projects,116191612,Verilog,VLSI_Projects,9,0,2018-01-03 23:20:45+00:00,[],None
707,https://github.com/t0ddpar0dy/Handmade_Pacman.git,2018-01-02 19:17:38+00:00,,0,t0ddpar0dy/Handmade_Pacman,116048589,Verilog,Handmade_Pacman,9131,0,2018-01-02 19:19:46+00:00,[],https://api.github.com/licenses/mit
708,https://github.com/lyalfred/Freeze-Tag-in-Verilog.git,2018-01-06 08:56:02+00:00,Freeze Tag game written in Verilog to be used with any FPGA,0,lyalfred/Freeze-Tag-in-Verilog,116468596,Verilog,Freeze-Tag-in-Verilog,21,0,2018-01-06 08:59:11+00:00,[],https://api.github.com/licenses/mit
709,https://github.com/dvtranmit/bobateam.git,2017-11-12 16:53:25+00:00,6.111 Final Project,0,dvtranmit/bobateam,110450777,Verilog,bobateam,150949,0,2017-11-14 04:47:42+00:00,[],None
710,https://github.com/brian-murphy/proc-design-processor.git,2017-11-11 03:53:21+00:00,,0,brian-murphy/proc-design-processor,110316197,Verilog,proc-design-processor,84491,0,2017-12-18 19:43:17+00:00,[],None
711,https://github.com/Akash-peaceout/VLSI-64bit-singlecore-processor.git,2017-12-09 16:25:52+00:00,processor using verilog,0,Akash-peaceout/VLSI-64bit-singlecore-processor,113683548,Verilog,VLSI-64bit-singlecore-processor,2556,0,2017-12-09 16:33:49+00:00,[],None
712,https://github.com/ychen381/Party_Hard.git,2017-12-10 19:32:44+00:00, Final Project,0,ychen381/Party_Hard,113777435,Verilog,Party_Hard,35313,0,2017-12-11 02:28:40+00:00,[],None
713,https://github.com/rsuwa/ComputerArchitectureA.git,2017-12-04 06:26:07+00:00,Simulation files of Computer Architecture A,0,rsuwa/ComputerArchitectureA,113003767,Verilog,ComputerArchitectureA,17,0,2017-12-04 07:04:33+00:00,[],None
714,https://github.com/yufeilim3/ws2812.git,2017-12-08 00:30:44+00:00,repo for brickeater game,0,yufeilim3/ws2812,113512643,Verilog,ws2812,5253,0,2017-12-08 00:31:00+00:00,[],None
715,https://github.com/El-Moghazy/Digital-Systems-Design-Project.git,2017-12-08 20:03:13+00:00,,0,El-Moghazy/Digital-Systems-Design-Project,113612651,Verilog,Digital-Systems-Design-Project,4,0,2018-02-04 11:28:31+00:00,[],None
716,https://github.com/shubham-goel/Skolem_Benchmarks.git,2017-12-08 20:35:35+00:00,,0,shubham-goel/Skolem_Benchmarks,113615039,Verilog,Skolem_Benchmarks,278262,0,2018-05-18 01:13:43+00:00,[],None
717,https://github.com/kingstacker/spi.git,2017-12-07 13:52:15+00:00,,0,kingstacker/spi,113456629,Verilog,spi,2,0,2017-12-07 13:54:31+00:00,[],None
718,https://github.com/DOOKNET/FFT_FIFO_UART.git,2017-11-23 17:52:39+00:00,,0,DOOKNET/FFT_FIFO_UART,111837391,Verilog,FFT_FIFO_UART,283035,0,2017-11-23 18:04:13+00:00,[],None
719,https://github.com/apostonaut/lock_project.git,2017-11-23 00:57:02+00:00,,0,apostonaut/lock_project,111747110,Verilog,lock_project,389,0,2017-11-23 01:00:10+00:00,[],None
720,https://github.com/bothaynahazem/CO_II_Proj2.git,2017-11-29 11:24:06+00:00,,0,bothaynahazem/CO_II_Proj2,112466732,Verilog,CO_II_Proj2,40,0,2017-11-29 11:27:09+00:00,[],None
721,https://github.com/soreana/CAL-F96.git,2017-11-15 12:59:24+00:00,,0,soreana/CAL-F96,110833663,Verilog,CAL-F96,119,0,2017-11-15 13:07:23+00:00,[],None
722,https://github.com/tsukker/cpu_experiment.git,2017-11-20 06:49:11+00:00,,0,tsukker/cpu_experiment,111372721,Verilog,cpu_experiment,64,0,2017-11-28 07:10:48+00:00,[],None
723,https://github.com/nabilnegm/pipelined-mips-processor-verilog-.git,2017-12-01 19:53:07+00:00,,1,nabilnegm/pipelined-mips-processor-verilog-,112780762,Verilog,pipelined-mips-processor-verilog-,167,0,2019-05-01 00:24:32+00:00,[],None
724,https://github.com/paroque28/pong.git,2017-11-09 06:22:00+00:00,Pong develop on ARM on top of Nexys3,0,paroque28/pong,110075931,Verilog,pong,13,0,2017-11-09 06:25:51+00:00,[],None
725,https://github.com/Keyril/EECS-2021.git,2017-11-10 15:06:28+00:00,Code from EECS 2021 Labs,0,Keyril/EECS-2021,110259856,Verilog,EECS-2021,56,0,2017-11-10 16:22:04+00:00,[],None
726,https://github.com/LeyingChen/CA_code.git,2017-11-09 09:38:21+00:00,,0,LeyingChen/CA_code,110095626,Verilog,CA_code,2006,0,2017-11-09 09:38:30+00:00,[],None
727,https://github.com/MC-EECE/PWM_Quartus.git,2017-11-10 19:20:03+00:00,,0,MC-EECE/PWM_Quartus,110284050,Verilog,PWM_Quartus,30,0,2017-11-10 19:24:20+00:00,[],None
728,https://github.com/xyyimian/rhythm-master.git,2017-11-01 09:27:12+00:00,,0,xyyimian/rhythm-master,109112136,Verilog,rhythm-master,1964,0,2018-02-13 05:59:18+00:00,[],None
729,https://github.com/dillonhuff/sim_conv_3_1.git,2017-10-31 17:57:52+00:00,,0,dillonhuff/sim_conv_3_1,109033338,Verilog,sim_conv_3_1,12,0,2017-10-31 17:58:07+00:00,[],None
730,https://github.com/nsidn98/Microprocessor-Verilog.git,2017-10-30 09:23:47+00:00,,0,nsidn98/Microprocessor-Verilog,108828492,Verilog,Microprocessor-Verilog,29,0,2017-11-02 18:59:32+00:00,[],None
731,https://github.com/ConradNiedzwiedzki/VHDL-GF-operations.git,2017-10-30 10:25:10+00:00,"Quick, simple project made in Quartus which aim was to get acquainted with VHDL programming. It computes addition, opposite element, multiplication and reverse element in the expanded body GF(). The polynomial that generates the elemnets of GF is G(x) = x^2 + x + 2.",0,ConradNiedzwiedzki/VHDL-GF-operations,108835171,Verilog,VHDL-GF-operations,141,0,2017-10-30 10:29:37+00:00,[],None
732,https://github.com/psanch/COEN122.git,2017-10-29 23:46:56+00:00,Labs for Computer Architecture under Moe Amouzgar,0,psanch/COEN122,108780963,Verilog,COEN122,978,0,2017-11-26 19:46:40+00:00,[],None
733,https://github.com/patrickmjoseph/lab_5_460M.git,2017-10-30 23:34:21+00:00,keyboard+display,0,patrickmjoseph/lab_5_460M,108920190,Verilog,lab_5_460M,15,0,2017-11-02 04:37:19+00:00,[],None
734,https://github.com/ryanchr/ryanchr.github.io.git,2017-11-02 07:26:45+00:00,,0,ryanchr/ryanchr.github.io,109231608,Verilog,ryanchr.github.io,50577,0,2017-11-02 07:34:09+00:00,[],https://api.github.com/licenses/apache-2.0
735,https://github.com/TibbsLips/Lab5.git,2017-11-02 17:26:15+00:00,,0,TibbsLips/Lab5,109297118,Verilog,Lab5,41,0,2017-11-02 22:40:38+00:00,[],None
736,https://github.com/akw68/flicker-master.git,2017-11-02 23:09:27+00:00,,0,akw68/flicker-master,109328189,Verilog,flicker-master,229238,0,2017-11-02 23:12:19+00:00,[],None
737,https://github.com/TBurchfield/logic-hw-6.git,2017-11-03 07:31:55+00:00,The code for hw6 problem 4,0,TBurchfield/logic-hw-6,109365950,Verilog,logic-hw-6,1,0,2017-11-03 22:22:34+00:00,[],None
738,https://github.com/npiscitello/clock.git,2017-11-12 17:00:09+00:00,WIT ELEC2275 - implement a digital clock in Verilog. I think I'm going to enjoy this project too much to risk losing it.,0,npiscitello/clock,110451268,Verilog,clock,101,0,2017-11-12 17:00:46+00:00,[],None
739,https://github.com/wwyf/CPU_single_cycle.git,2017-11-13 10:49:48+00:00,,0,wwyf/CPU_single_cycle,110536150,Verilog,CPU_single_cycle,41826,0,2018-05-20 11:24:22+00:00,[],None
740,https://github.com/lzjia/Lab28.git,2017-12-18 08:10:13+00:00,ISEE,0,lzjia/Lab28,114613256,Verilog,Lab28,21,0,2017-12-18 08:14:41+00:00,[],None
741,https://github.com/PinYuan/k-NN-Accelerator.git,2017-12-16 15:26:38+00:00,,0,PinYuan/k-NN-Accelerator,114470406,Verilog,k-NN-Accelerator,28195,0,2017-12-16 15:30:58+00:00,[],None
742,https://github.com/laa6202/logic_wzkf1.git,2017-11-19 00:44:33+00:00,,0,laa6202/logic_wzkf1,111252098,Verilog,logic_wzkf1,69277,0,2019-01-17 16:10:10+00:00,[],None
743,https://github.com/romanmashta/mini186_SoC.git,2017-11-19 01:26:50+00:00,,2,romanmashta/mini186_SoC,111254545,Verilog,mini186_SoC,317,0,2017-11-19 12:45:28+00:00,"['fpga', 'fpga-soc', 'minispartan6', 'hdmi']",None
744,https://github.com/jelsaoverlandfrost/1d-game-design.git,2017-12-07 22:08:34+00:00,1d game design group 3-11,1,jelsaoverlandfrost/1d-game-design,113503400,Verilog,1d-game-design,1320,0,2017-12-07 22:09:58+00:00,[],None
745,https://github.com/kingstacker/dual_io.git,2017-12-07 13:10:03+00:00,,0,kingstacker/dual_io,113452253,Verilog,dual_io,0,0,2017-12-07 13:14:49+00:00,[],None
746,https://github.com/arthurannebicque/BIE-APS.git,2017-12-11 18:00:10+00:00,,0,arthurannebicque/BIE-APS,113891176,Verilog,BIE-APS,6,0,2017-12-11 18:04:49+00:00,[],None
747,https://github.com/pevenc12/Integrated-Circuit-Design-Class.git,2017-12-11 14:21:11+00:00,homeworks,0,pevenc12/Integrated-Circuit-Design-Class,113867949,Verilog,Integrated-Circuit-Design-Class,8,0,2017-12-11 14:46:07+00:00,[],None
748,https://github.com/immextea/learngit.git,2017-12-11 07:02:19+00:00,,0,immextea/learngit,113824462,Verilog,learngit,7,0,2018-07-13 06:29:23+00:00,[],None
749,https://github.com/DOOKNET/FSM.git,2017-12-08 16:50:44+00:00,detect '0101',0,DOOKNET/FSM,113596836,Verilog,FSM,154,0,2017-12-08 16:50:55+00:00,[],None
750,https://github.com/amosem/file.git,2017-12-08 23:06:53+00:00,,0,amosem/file,113625145,Verilog,file,11,0,2017-12-08 23:08:40+00:00,[],None
751,https://github.com/bearichan/VLSI_project.git,2017-12-13 16:34:26+00:00,,0,bearichan/VLSI_project,114144380,Verilog,VLSI_project,168,0,2017-12-13 16:40:29+00:00,[],None
752,https://github.com/sashanksridhar/Traffic-signal.git,2017-12-21 16:43:55+00:00,Creating a simulation of a traffic signal using iverilog,0,sashanksridhar/Traffic-signal,115027015,Verilog,Traffic-signal,3,0,2017-12-21 16:46:19+00:00,[],None
753,https://github.com/SRimbaud/GPU-FPGA_project.git,2017-11-29 07:29:38+00:00,Projet de troisième année SICOM ,0,SRimbaud/GPU-FPGA_project,112441965,Verilog,GPU-FPGA_project,60210,0,2017-11-29 10:03:37+00:00,[],None
754,https://github.com/rengav13/ufg-iniciacao-cientifica.git,2017-12-19 21:48:06+00:00,Sistema para monitoramento de presença de uma criança em veículo.,0,rengav13/ufg-iniciacao-cientifica,114814262,Verilog,ufg-iniciacao-cientifica,64016,0,2018-03-19 00:56:36+00:00,"['verilog', 'fpga', 'android', 'android-application', 'java']",https://api.github.com/licenses/gpl-3.0
755,https://github.com/KrzysztofNawara/uni_verilog_project.git,2017-11-13 13:23:40+00:00,,0,KrzysztofNawara/uni_verilog_project,110551151,Verilog,uni_verilog_project,250,0,2017-11-13 13:24:00+00:00,[],None
756,https://github.com/markmmt/Pipeline-implementation.git,2017-11-30 00:36:51+00:00,,0,markmmt/Pipeline-implementation,112544356,Verilog,Pipeline-implementation,6,0,2018-06-14 14:45:54+00:00,[],None
757,https://github.com/monotone-RK/Hardware_Merge_Sorter.git,2017-11-25 09:51:11+00:00,,0,monotone-RK/Hardware_Merge_Sorter,111993107,Verilog,Hardware_Merge_Sorter,19,0,2018-04-05 22:56:25+00:00,[],https://api.github.com/licenses/mit
758,https://github.com/DavidIbrahim/CO-project.git,2017-11-26 16:55:00+00:00,,2,DavidIbrahim/CO-project,112100106,Verilog,CO-project,2328,0,2018-03-22 09:43:26+00:00,[],None
759,https://github.com/awygle/fondue-testing.git,2017-11-26 19:44:37+00:00,"Test repository, please ignore",0,awygle/fondue-testing,112111397,Verilog,fondue-testing,1,0,2017-11-26 19:50:11+00:00,[],None
760,https://github.com/cmybiubiu/reversi.git,2017-11-23 04:16:03+00:00,258 project ,0,cmybiubiu/reversi,111762408,Verilog,reversi,198,0,2017-11-23 04:21:50+00:00,[],None
761,https://github.com/fondachau/cpen311lab5.git,2017-11-24 18:55:57+00:00,,0,fondachau/cpen311lab5,111947955,Verilog,cpen311lab5,49,0,2017-11-24 18:56:45+00:00,[],None
762,https://github.com/isvallrod/ProtocoloPS2.git,2017-12-02 02:45:43+00:00,,0,isvallrod/ProtocoloPS2,112807018,Verilog,ProtocoloPS2,275,0,2017-12-02 02:47:13+00:00,[],None
763,https://github.com/mccokseyj/311Project.git,2017-12-03 01:14:12+00:00,,1,mccokseyj/311Project,112890410,Verilog,311Project,2507,0,2017-12-03 03:46:33+00:00,[],None
764,https://github.com/bjorn-goriatcheff/Datapath-Design.git,2017-11-28 15:04:54+00:00,CPU DESIGN - Pipelined Datapath (Fetch/Decode/Ex/Mem/WB stages) Hazards + Forwading Units not working properly - Paper design included,0,bjorn-goriatcheff/Datapath-Design,112350247,Verilog,Datapath-Design,8740,0,2018-01-31 17:14:01+00:00,[],None
765,https://github.com/jayaJT/subtract-square.git,2017-12-26 00:01:25+00:00,,0,jayaJT/subtract-square,115369599,Verilog,subtract-square,16,0,2017-12-26 00:02:07+00:00,[],None
766,https://github.com/Layso/CSE331-Homeworks.git,2018-01-02 22:40:39+00:00,"This repository contains all homeworks of the Computer Organization (Architecture) course, Fall 2017",0,Layso/CSE331-Homeworks,116064576,Verilog,CSE331-Homeworks,1739,0,2018-01-13 12:00:11+00:00,[],None
767,https://github.com/brjohnson61/ece156a.git,2018-01-04 23:24:49+00:00,,0,brjohnson61/ece156a,116317425,Verilog,ece156a,3792,0,2018-01-04 23:54:36+00:00,[],None
768,https://github.com/KrishnaMohanReddyKatha/VerilogCoding.git,2018-01-01 08:15:34+00:00,"Developed a product ‘Dexterous Dog’ as a part of Product Development Course. Using FPGA, Xilinx ISE and Verilog Coding",0,KrishnaMohanReddyKatha/VerilogCoding,115907215,Verilog,VerilogCoding,993,0,2018-01-01 08:53:03+00:00,[],None
769,https://github.com/AnnaPersh/verilog_project.git,2017-12-30 06:21:08+00:00,,1,AnnaPersh/verilog_project,115778249,Verilog,verilog_project,1,0,2017-12-30 07:51:52+00:00,[],None
770,https://github.com/SonsOfDlaiton/MESI-MultiProcessor.git,2017-11-15 12:31:45+00:00,,0,SonsOfDlaiton/MESI-MultiProcessor,110830969,Verilog,MESI-MultiProcessor,23,0,2017-11-15 12:32:38+00:00,[],None
771,https://github.com/auroraka/misledom-ran_uart.git,2017-12-02 10:17:07+00:00,,0,auroraka/misledom-ran_uart,112832352,Verilog,misledom-ran_uart,45,0,2017-12-02 10:17:29+00:00,[],None
772,https://github.com/gaeunkkk/matrix_multiplication-1.git,2017-11-29 05:26:48+00:00,verilog,0,gaeunkkk/matrix_multiplication-1,112430800,Verilog,matrix_multiplication-1,10,0,2018-04-14 01:02:57+00:00,[],None
773,https://github.com/jarjingx/cpu.git,2017-11-28 21:02:14+00:00,,0,jarjingx/cpu,112388762,Verilog,cpu,6,0,2017-11-28 21:05:50+00:00,[],None
774,https://github.com/ailuropoda0/BitcoinMiningAlgorithm.git,2017-12-08 16:06:54+00:00,,0,ailuropoda0/BitcoinMiningAlgorithm,113592577,Verilog,BitcoinMiningAlgorithm,673,0,2017-12-12 13:49:10+00:00,[],None
775,https://github.com/Yilong94/50.002-1D-game-design.git,2017-12-08 03:26:18+00:00,1D game design project for 50.002 module in SUTD. Written in Lucid,0,Yilong94/50.002-1D-game-design,113526669,Verilog,50.002-1D-game-design,8575,0,2018-08-22 16:05:55+00:00,[],None
776,https://github.com/sharonfeldman/keyboard_controller.git,2017-12-20 22:21:05+00:00,,0,sharonfeldman/keyboard_controller,114936496,Verilog,keyboard_controller,44,0,2017-12-20 22:41:20+00:00,[],None
777,https://github.com/Mir-nahal/MIPS-on-Altera-CAL-UT-.git,2017-11-21 14:48:29+00:00,,0,Mir-nahal/MIPS-on-Altera-CAL-UT-,111561916,Verilog,MIPS-on-Altera-CAL-UT-,401,0,2017-11-21 14:52:05+00:00,[],None
778,https://github.com/jcmsm/miniProjs.git,2017-11-11 19:07:48+00:00,,0,jcmsm/miniProjs,110372367,Verilog,miniProjs,2,0,2017-11-11 19:09:50+00:00,[],https://api.github.com/licenses/mit
779,https://github.com/yahniukov-verilog/IPs.git,2017-11-09 17:10:39+00:00,General-purpose IPs on the Verilog,0,yahniukov-verilog/IPs,110143902,Verilog,IPs,80,0,2017-11-09 17:46:21+00:00,[],https://api.github.com/licenses/apache-2.0
780,https://github.com/jerry990/VLSI_HW3.git,2017-11-16 07:49:57+00:00,,0,jerry990/VLSI_HW3,110940291,Verilog,VLSI_HW3,1587,0,2017-11-16 07:51:39+00:00,[],None
781,https://github.com/tonylee1252016/soc2017.git,2017-11-18 08:12:40+00:00,,0,tonylee1252016/soc2017,111188136,Verilog,soc2017,1,0,2017-11-18 08:15:47+00:00,[],None
782,https://github.com/aobatake/verilog.git,2017-12-11 22:48:53+00:00,,0,aobatake/verilog,113916966,Verilog,verilog,119,0,2017-12-11 22:49:37+00:00,[],None
783,https://github.com/NegarMirgati/Neuron-Verilog.git,2017-12-17 22:36:00+00:00,,1,NegarMirgati/Neuron-Verilog,114573780,Verilog,Neuron-Verilog,32,0,2018-09-09 20:37:41+00:00,[],None
784,https://github.com/chandrikatgcn/Digital-Electronics-project.git,2017-12-21 17:34:09+00:00,This is a project which mainly includes logisim and Verilog code for automated entry and exit of vehicles in parking system which is done on a very small scale but can be applied on a larger scale,0,chandrikatgcn/Digital-Electronics-project,115031076,Verilog,Digital-Electronics-project,724,0,2017-12-21 17:53:11+00:00,[],None
785,https://github.com/VegeWong/CA.git,2017-12-16 13:37:57+00:00,,0,VegeWong/CA,114463567,Verilog,CA,400,0,2017-12-19 11:47:44+00:00,[],None
786,https://github.com/monotone-RK/merge_sorter_tree.git,2017-12-07 16:07:12+00:00,,0,monotone-RK/merge_sorter_tree,113471686,Verilog,merge_sorter_tree,40,0,2018-04-07 21:54:17+00:00,[],https://api.github.com/licenses/mit
787,https://github.com/anktsngh/freq_meter.git,2017-12-24 12:05:21+00:00,Verilog code for a frequency meter based on Xilinx Zybo FPGA,0,anktsngh/freq_meter,115260319,Verilog,freq_meter,5,0,2018-03-27 19:10:41+00:00,[],https://api.github.com/licenses/mit
788,https://github.com/AbdallahReda/Verilog-Design-of-a-Digital-Clock.git,2017-12-23 08:51:56+00:00,Verilog,1,AbdallahReda/Verilog-Design-of-a-Digital-Clock,115183408,Verilog,Verilog-Design-of-a-Digital-Clock,5,0,2021-03-08 00:46:33+00:00,[],https://api.github.com/licenses/mit
789,https://github.com/cwangCharlie/Mush-Jump.git,2018-01-06 03:45:17+00:00,A voice controlled Jumping game using Verilog,0,cwangCharlie/Mush-Jump,116450935,Verilog,Mush-Jump,11121,0,2018-01-06 04:05:33+00:00,[],None
790,https://github.com/israelrgaribay/EE178_Xilinx_FPGA_Code.git,2018-01-03 23:15:34+00:00,,0,israelrgaribay/EE178_Xilinx_FPGA_Code,116191411,Verilog,EE178_Xilinx_FPGA_Code,12,0,2018-01-03 23:23:34+00:00,[],None
791,https://github.com/moonhorn/DACSCAN_PCHB.git,2017-12-26 13:55:20+00:00,"Tetramax Parser for PCHB testing, required Synopsys Tetramax",0,moonhorn/DACSCAN_PCHB,115426513,Verilog,DACSCAN_PCHB,565,0,2017-12-27 20:03:13+00:00,[],None
792,https://github.com/bblanke/nerualnet.git,2017-11-06 16:16:45+00:00,,0,bblanke/nerualnet,109719165,Verilog,nerualnet,532,0,2017-11-12 14:20:14+00:00,[],None
793,https://github.com/brian-murphy/proc-design-midterm.git,2017-11-01 17:16:07+00:00,,0,brian-murphy/proc-design-midterm,109160356,Verilog,proc-design-midterm,87,0,2017-12-18 19:41:53+00:00,[],None
794,https://github.com/lmrodval/Examen.git,2017-11-02 14:26:33+00:00,,0,lmrodval/Examen,109275330,Verilog,Examen,14,0,2017-11-02 14:27:22+00:00,[],None
795,https://github.com/canbyjiaoxun/dac2018.git,2017-11-08 19:50:18+00:00,,0,canbyjiaoxun/dac2018,110023126,Verilog,dac2018,21771,0,2017-11-08 20:00:00+00:00,[],None
796,https://github.com/destrooooyer/DES_16_cpp_verilog.git,2017-11-12 03:25:01+00:00,"simplified DES, data 16 bits, keys 12 bits x2, implemented by c++ and verilog, pipelined",0,destrooooyer/DES_16_cpp_verilog,110401378,Verilog,DES_16_cpp_verilog,4470,0,2017-11-12 03:25:52+00:00,[],None
797,https://github.com/sumeetshirgure/stack-cpu.git,2017-11-09 18:37:41+00:00,Verilog encoding for a stack based CPU.,0,sumeetshirgure/stack-cpu,110152442,Verilog,stack-cpu,16,0,2018-07-22 17:43:55+00:00,"['cpu', 'verilog']",None
798,https://github.com/bsenevir/chip_1217.git,2017-11-22 23:21:05+00:00,,1,bsenevir/chip_1217,111741786,Verilog,chip_1217,204,0,2017-11-22 23:22:02+00:00,[],None
799,https://github.com/kingstacker/vga.git,2017-12-07 13:42:46+00:00,,0,kingstacker/vga,113455583,Verilog,vga,46,0,2017-12-07 13:45:52+00:00,[],None
800,https://github.com/hoonqt/pypepypper.git,2017-12-08 01:33:52+00:00,,0,hoonqt/pypepypper,113517065,Verilog,pypepypper,18497,0,2017-12-08 02:13:57+00:00,[],None
801,https://github.com/chengyulin/ca.git,2017-12-08 08:38:17+00:00,,0,chengyulin/ca,113551778,Verilog,ca,758,0,2017-12-08 08:46:02+00:00,[],None
802,https://github.com/Fady-Saeed/MIPS-Pipelining.git,2017-11-23 12:19:30+00:00,Implementing MIPS Pipelined Processor using Verilog,0,Fady-Saeed/MIPS-Pipelining,111805918,Verilog,MIPS-Pipelining,840,0,2018-02-22 16:03:54+00:00,[],None
803,https://github.com/derekmulcahy/simple_nx4.git,2017-11-22 02:02:08+00:00,Simple test program for Barco NX4 led panels.,0,derekmulcahy/simple_nx4,111624068,Verilog,simple_nx4,40,0,2017-11-26 20:45:01+00:00,"['fpga', 'xilinx', 'led-matrix-displays', 'verilog', 'barco', 'tlc5941', 'ise']",None
804,https://github.com/zaddan/verilog_files_on_local_drive.git,2017-10-30 18:28:44+00:00,,0,zaddan/verilog_files_on_local_drive,108891705,Verilog,verilog_files_on_local_drive,268553,0,2017-10-30 18:34:50+00:00,[],None
805,https://github.com/AhmedEssa/ASIC-ZMDI-Micorcontroller-Design-.git,2017-10-30 12:45:57+00:00,"ASIC implementation for ZMDI Microcontroller using Verilog including RTL Description, Verification, Synthesis and Layout",0,AhmedEssa/ASIC-ZMDI-Micorcontroller-Design-,108849701,Verilog,ASIC-ZMDI-Micorcontroller-Design-,116,0,2017-10-30 12:50:12+00:00,[],None
806,https://github.com/VasiliosRallis/VERI_LAB_EE2.git,2017-12-06 14:46:43+00:00,Verilog Lab. EE2 Imperial College,0,VasiliosRallis/VERI_LAB_EE2,113328495,Verilog,VERI_LAB_EE2,51142,0,2018-06-28 20:52:52+00:00,[],None
807,https://github.com/darshimo/pipeline.git,2017-12-05 04:03:34+00:00,eeic マイクロプロセッサ実験,0,darshimo/pipeline,113130625,Verilog,pipeline,865,0,2019-09-24 04:29:48+00:00,[],None
808,https://github.com/CA2017-SqueezeTheToothpaste/Project1.git,2017-11-28 13:41:27+00:00,,0,CA2017-SqueezeTheToothpaste/Project1,112340357,Verilog,Project1,1129,0,2017-11-28 13:48:30+00:00,[],None
809,https://github.com/amanchhajed/Computer-Architecture.git,2017-11-28 17:03:40+00:00,,0,amanchhajed/Computer-Architecture,112364139,Verilog,Computer-Architecture,22,0,2017-11-28 17:06:57+00:00,[],None
810,https://github.com/TibbsLips/MegaLab6.git,2017-11-21 20:35:29+00:00,,0,TibbsLips/MegaLab6,111598528,Verilog,MegaLab6,19,0,2017-11-21 20:37:13+00:00,[],None
811,https://github.com/G-Mustang/CQP_Git.git,2017-11-30 02:47:48+00:00,CQP git develop test mode,0,G-Mustang/CQP_Git,112556058,Verilog,CQP_Git,3,0,2017-11-30 03:24:06+00:00,[],None
812,https://github.com/PuaChris/Fruit-Ninja-Verilog.git,2017-12-04 03:19:46+00:00,"An imitation of the mobile game app ""Fruit Ninja"" coded through Verilog and using a DE1-SoC FPGA",0,PuaChris/Fruit-Ninja-Verilog,112989328,Verilog,Fruit-Ninja-Verilog,5591,0,2020-04-04 03:23:56+00:00,[],None
813,https://github.com/dasanjan1296/Verilog_Codes.git,2017-12-23 03:13:35+00:00,"This repository contains verilog codes which are a part of the course ""Computer Architecture"" taught at BITS Pilani.",0,dasanjan1296/Verilog_Codes,115166838,Verilog,Verilog_Codes,4018,0,2017-12-23 03:25:55+00:00,[],None
814,https://github.com/bharathrao64/RS232.git,2018-01-05 20:12:00+00:00,,0,bharathrao64/RS232,116422858,Verilog,RS232,86,0,2018-01-05 20:28:16+00:00,[],None
815,https://github.com/yaoyaoding/risc-v.git,2017-12-12 08:16:29+00:00,The homework of architecture course.,0,yaoyaoding/risc-v,113962532,Verilog,risc-v,10445,0,2018-10-12 10:22:29+00:00,[],https://api.github.com/licenses/mit
816,https://github.com/alejandroVasquez812/ArquiDia.git,2017-12-11 12:52:49+00:00,Diagram for Arqui,1,alejandroVasquez812/ArquiDia,113858713,Verilog,ArquiDia,2749,0,2017-12-28 19:58:36+00:00,[],None
817,https://github.com/CA2017-SqueezeTheToothpaste/Project2.git,2017-12-18 06:57:56+00:00,,0,CA2017-SqueezeTheToothpaste/Project2,114606524,Verilog,Project2,464,0,2017-12-18 07:02:20+00:00,[],None
818,https://github.com/fjyrin/knowles32.git,2017-12-17 07:57:59+00:00,"Structural, parameterized general model of 32-bit knowles adder implementing CMOS optimizations.",0,fjyrin/knowles32,114519317,Verilog,knowles32,32,0,2017-12-17 08:46:12+00:00,[],https://api.github.com/licenses/mit
819,https://github.com/BruceOu0614/Logic-Design-final-project.git,2018-01-01 07:21:39+00:00,,0,BruceOu0614/Logic-Design-final-project,115905120,Verilog,Logic-Design-final-project,99,0,2018-01-01 08:20:56+00:00,[],None
820,https://github.com/paulshih85/CA2017.git,2018-01-01 06:09:14+00:00,,0,paulshih85/CA2017,115902576,Verilog,CA2017,31,0,2020-11-24 09:59:11+00:00,[],None
821,https://github.com/hengenkaosu/FPGALibs.git,2017-12-16 03:04:11+00:00,A set of modules to help in the use of an FPGA with various peripherals along with a soft processor for MIPS.,0,hengenkaosu/FPGALibs,114429261,Verilog,FPGALibs,31,0,2023-01-28 15:36:03+00:00,[],None
822,https://github.com/pochyn/ComputerOrganization.git,2018-01-01 20:32:32+00:00,,0,pochyn/ComputerOrganization,115945910,Verilog,ComputerOrganization,4890,0,2019-08-03 18:01:07+00:00,[],None
823,https://github.com/mcejp/VS2_RTL.git,2017-11-10 13:08:44+00:00,VStation 2 Verilog Source Code,0,mcejp/VS2_RTL,110248108,Verilog,VS2_RTL,26,0,2019-02-24 17:40:26+00:00,[],None
824,https://github.com/ChrisGeorgakidis/VGA-Controller-Implementation.git,2017-11-16 20:57:59+00:00,A VGA Controller Implementation in Verilog,0,ChrisGeorgakidis/VGA-Controller-Implementation,111021593,Verilog,VGA-Controller-Implementation,16,0,2017-11-18 15:26:42+00:00,[],https://api.github.com/licenses/mit
825,https://github.com/TannerW/EE480-Project---Log-Number-System-Processor.git,2017-11-15 16:27:39+00:00,,1,TannerW/EE480-Project---Log-Number-System-Processor,110858193,Verilog,EE480-Project---Log-Number-System-Processor,82,0,2017-11-15 16:29:08+00:00,[],None
826,https://github.com/MaheshHada/Computer-Architecture-Project.git,2017-11-15 18:40:23+00:00,,1,MaheshHada/Computer-Architecture-Project,110872055,Verilog,Computer-Architecture-Project,21,0,2017-11-15 18:46:24+00:00,[],None
827,https://github.com/cwbullivant/274_processor.git,2017-11-16 00:19:18+00:00,Lab 5 for ECE 274a,0,cwbullivant/274_processor,110902044,Verilog,274_processor,32,0,2017-11-16 00:59:07+00:00,[],None
828,https://github.com/d3vnu1l/Verilog-Platforming-Game.git,2017-11-02 20:51:49+00:00,A platforming game developed as final project for ECE415 Digital Design Course,0,d3vnu1l/Verilog-Platforming-Game,109317611,Verilog,Verilog-Platforming-Game,6096,0,2017-11-12 20:59:48+00:00,[],None
829,https://github.com/nathanielknopf/rbot.git,2017-11-07 19:50:44+00:00,6.111 Fall 2017 Final Project - Rubik's Cube Solving Robot,1,nathanielknopf/rbot,109883405,Verilog,rbot,447,0,2017-12-01 08:06:25+00:00,[],None
830,https://github.com/TeamHomieStreet/ECN-341-Verilog.git,2017-11-26 11:36:25+00:00,,0,TeamHomieStreet/ECN-341-Verilog,112077423,Verilog,ECN-341-Verilog,636,0,2017-11-26 11:44:09+00:00,[],None
831,https://github.com/hsiangchiyang/Verilog-.git,2017-11-03 23:44:07+00:00,projects mainly from csc258 ,1,hsiangchiyang/Verilog-,109452369,Verilog,Verilog-,9636,0,2019-05-07 19:35:06+00:00,[],None
832,https://github.com/samuelfreiberg/Five-Stage-Pipeline-Processor.git,2017-10-30 22:54:09+00:00,,1,samuelfreiberg/Five-Stage-Pipeline-Processor,108917272,Verilog,Five-Stage-Pipeline-Processor,22,0,2018-09-11 00:14:18+00:00,[],None
833,https://github.com/MaoLongfei/FPGA_Praktikum.git,2017-11-27 19:01:01+00:00,tasks and solutions for a inside-university practicum ,0,MaoLongfei/FPGA_Praktikum,112236025,Verilog,FPGA_Praktikum,820,0,2017-11-27 19:03:47+00:00,[],None
834,https://github.com/YILINQ/YASUHATI.git,2017-11-30 07:27:29+00:00,,0,YILINQ/YASUHATI,112579441,Verilog,YASUHATI,11679,0,2017-11-30 07:30:14+00:00,[],None
835,https://github.com/jiawen456/InSync.git,2017-12-05 06:45:36+00:00,,0,jiawen456/InSync,113144152,Verilog,InSync,4397,0,2017-12-05 06:46:28+00:00,[],None
836,https://github.com/chandra-gummaluru/Sound-Board.git,2017-12-04 17:19:21+00:00,Verilog implementation of sound-board processing code.,2,chandra-gummaluru/Sound-Board,113072359,Verilog,Sound-Board,3382,0,2021-02-22 06:16:58+00:00,"['music', 'fpga']",None
837,https://github.com/jeasonwill/fusion.git,2017-12-03 07:00:43+00:00,,0,jeasonwill/fusion,112907343,Verilog,fusion,17,0,2017-12-03 07:01:37+00:00,[],None
838,https://github.com/horeuben/3Butt.git,2017-12-06 11:40:40+00:00,button sync for 1d 50.002,1,horeuben/3Butt,113308888,Verilog,3Butt,335,0,2017-12-06 11:40:53+00:00,[],None
839,https://github.com/duydvu/Assignment-Verilog.git,2017-12-05 13:35:08+00:00,,1,duydvu/Assignment-Verilog,113186404,Verilog,Assignment-Verilog,52,0,2017-12-05 13:37:56+00:00,[],None
840,https://github.com/EdwardAlchikha/3DQ5-Project.git,2017-11-21 03:32:57+00:00,,0,EdwardAlchikha/3DQ5-Project,111494526,Verilog,3DQ5-Project,1221,0,2017-11-21 03:34:30+00:00,[],None
841,https://github.com/leschultz/Verilog_Second_StopWatch.git,2017-12-12 21:48:34+00:00,Verilog script of a stopwatch to count from 00.00 to 99.99 seconds.,0,leschultz/Verilog_Second_StopWatch,114042600,Verilog,Verilog_Second_StopWatch,33,0,2017-12-12 22:33:45+00:00,[],None
842,https://github.com/nikmosyl/hamming_control.git,2017-12-24 12:58:47+00:00,"ДЗ по курсу ""Системотехника"" МГТУ им Н.Э. Баумана 11 семестр ИУ4",0,nikmosyl/hamming_control,115262955,Verilog,hamming_control,0,0,2017-12-24 13:03:07+00:00,[],None
843,https://github.com/kubotak-fpga/de10_lite_sdram.git,2017-12-22 06:13:41+00:00,,0,kubotak-fpga/de10_lite_sdram,115083142,Verilog,de10_lite_sdram,39,0,2017-12-22 06:16:10+00:00,[],None
844,https://github.com/EdwardAlchikha/Test-DQ5.git,2017-11-27 13:09:01+00:00,,0,EdwardAlchikha/Test-DQ5,112197600,Verilog,Test-DQ5,22562,0,2017-11-27 13:09:49+00:00,[],None
845,https://github.com/yuesibihe/1227_key_filter_flash_1.git,2017-12-27 02:34:49+00:00,Key filter and according to the key length control light flashing,0,yuesibihe/1227_key_filter_flash_1,115473092,Verilog,1227_key_filter_flash_1,6,0,2017-12-27 02:38:51+00:00,[],None
846,https://github.com/kubotak-fpga/de10_lite_sdram_axi.git,2017-12-27 02:26:00+00:00,,0,kubotak-fpga/de10_lite_sdram_axi,115472450,Verilog,de10_lite_sdram_axi,46,0,2017-12-27 02:29:12+00:00,[],None
847,https://github.com/StruggleBuz/ECEN-LU-350.git,2017-12-21 09:24:37+00:00,,0,StruggleBuz/ECEN-LU-350,114987448,Verilog,ECEN-LU-350,20,0,2017-12-21 09:37:47+00:00,[],None
848,https://github.com/fengh16/EDA_Game.git,2017-12-31 10:20:56+00:00,A EDA game,0,fengh16/EDA_Game,115856449,Verilog,EDA_Game,51,0,2017-12-31 10:22:39+00:00,[],None
849,https://github.com/denniskkkk/test1270.git,2018-01-06 12:03:12+00:00,random pattern testing altera 1270 io,0,denniskkkk/test1270,116479551,Verilog,test1270,226,0,2018-01-06 12:05:24+00:00,[],None
850,https://github.com/flipk/verilog_proc1.git,2018-01-05 20:09:43+00:00,,0,flipk/verilog_proc1,116422691,Verilog,verilog_proc1,8781,0,2018-01-05 20:10:16+00:00,[],None
851,https://github.com/ZLAllen/507_course_proj.git,2018-01-04 23:28:23+00:00,,0,ZLAllen/507_course_proj,116317679,Verilog,507_course_proj,13543,0,2018-01-04 23:30:33+00:00,[],None
852,https://github.com/yaoyaoding/adder-verilog.git,2017-10-29 11:05:05+00:00,Some homework and practice codes of verilog.,0,yaoyaoding/adder-verilog,108726819,Verilog,adder-verilog,3,0,2023-01-28 03:21:06+00:00,[],None
853,https://github.com/caamartin35/ComputerArchitecture.git,2017-11-15 02:06:51+00:00,Computer architecture course,0,caamartin35/ComputerArchitecture,110770702,Verilog,ComputerArchitecture,37488,0,2017-11-15 02:09:01+00:00,[],None
854,https://github.com/Mxilee/DSP_fft8point.git,2017-11-14 12:21:23+00:00,,0,Mxilee/DSP_fft8point,110686789,Verilog,DSP_fft8point,8,0,2017-11-14 12:27:24+00:00,[],None
855,https://github.com/shengwenliang/vector_norm_processor.git,2017-11-16 13:27:20+00:00,Verilog Implementation of a Vector L2 Norm Processor,2,shengwenliang/vector_norm_processor,110974657,Verilog,vector_norm_processor,244,0,2017-11-16 13:27:22+00:00,[],None
856,https://github.com/shinijoker/Sistemas-Digitais.git,2017-11-21 17:38:56+00:00,trabalhos de sistemas digitais,0,shinijoker/Sistemas-Digitais,111581479,Verilog,Sistemas-Digitais,5,0,2017-12-15 14:09:00+00:00,[],None
857,https://github.com/TibbsLips/Lab6Ryan.git,2017-11-21 20:20:01+00:00,,0,TibbsLips/Lab6Ryan,111597081,Verilog,Lab6Ryan,3,0,2017-11-21 20:25:52+00:00,[],None
858,https://github.com/lmrodval/Practica_3.git,2017-11-09 23:49:34+00:00,,0,lmrodval/Practica_3,110179254,Verilog,Practica_3,43,0,2017-11-10 17:09:45+00:00,[],None
859,https://github.com/malejaroti/pH-y-teclado.git,2017-11-10 19:22:00+00:00,"Aquí podrá encontrar la descripción, instrucciones y especificaciones de los módulos de teclado y medición de pH por reconocimiento de imagen del Autoaquarium.",0,malejaroti/pH-y-teclado,110284222,Verilog,pH-y-teclado,23475,0,2020-10-14 11:51:43+00:00,[],None
860,https://github.com/pshunshao/Design-Verification.git,2017-12-07 19:57:56+00:00,,0,pshunshao/Design-Verification,113492818,Verilog,Design-Verification,22148,0,2017-12-07 20:00:26+00:00,[],None
861,https://github.com/arthurpavlov/Minesweeper.git,2017-12-07 23:33:44+00:00,,0,arthurpavlov/Minesweeper,113509215,Verilog,Minesweeper,23,0,2018-03-28 03:24:41+00:00,[],None
862,https://github.com/isaacmarcus/The-Colour-Theory.git,2017-12-08 00:54:16+00:00,,0,isaacmarcus/The-Colour-Theory,113514174,Verilog,The-Colour-Theory,1477,0,2017-12-08 01:02:49+00:00,[],None
863,https://github.com/esharp054/test.git,2017-12-09 02:24:20+00:00,,0,esharp054/test,113635161,Verilog,test,0,0,2017-12-09 02:25:54+00:00,[],None
864,https://github.com/barbara-x/FPGA.git,2017-12-15 15:02:14+00:00,,0,barbara-x/FPGA,114382257,Verilog,FPGA,64196,0,2017-12-24 09:00:22+00:00,[],None
865,https://github.com/husseinadell/Verilog-pipelined-Cpu.git,2017-12-03 09:26:36+00:00,Mips pipelined processor design using verilog ,0,husseinadell/Verilog-pipelined-Cpu,112915368,Verilog,Verilog-pipelined-Cpu,281,0,2019-01-19 09:05:14+00:00,[],None
866,https://github.com/HenryLeinen/LedPanelFPGA.git,2017-12-02 07:53:03+00:00,Components for driving LED Panels using FPGAs,0,HenryLeinen/LedPanelFPGA,112823543,Verilog,LedPanelFPGA,190,0,2017-12-02 08:59:29+00:00,[],https://api.github.com/licenses/gpl-3.0
867,https://github.com/prushik/fpga_code.git,2017-12-02 17:26:08+00:00,Repository for keeping all my verilog FPGA code and related data.,0,prushik/fpga_code,112861986,Verilog,fpga_code,9,0,2017-12-02 22:35:52+00:00,[],https://api.github.com/licenses/mit
868,https://github.com/jiawen456/InSyncCreate.git,2017-12-08 03:22:06+00:00,,0,jiawen456/InSyncCreate,113526310,Verilog,InSyncCreate,8587,0,2017-12-08 03:23:46+00:00,[],None
869,https://github.com/geethangreets/ref_cache.git,2017-10-29 16:21:02+00:00,,0,geethangreets/ref_cache,108750248,Verilog,ref_cache,123,0,2017-10-29 16:21:45+00:00,[],None
870,https://github.com/dracepj/keypad_lock.git,2017-10-31 03:21:02+00:00,Keypad program written in verilog for the Basys3 board. ,0,dracepj/keypad_lock,108939569,Verilog,keypad_lock,5,0,2019-06-18 06:42:19+00:00,[],None
871,https://github.com/david810113/adaptive-filter_32-order.git,2017-11-02 02:33:31+00:00,,1,david810113/adaptive-filter_32-order,109208463,Verilog,adaptive-filter_32-order,37,0,2017-11-02 02:34:47+00:00,[],None
872,https://github.com/ritik99/AES.git,2017-11-05 19:03:25+00:00,,0,ritik99/AES,109607407,Verilog,AES,9,0,2017-11-05 19:18:20+00:00,[],None
873,https://github.com/Nie13/xam_mdt.git,2017-10-30 16:47:02+00:00,,0,Nie13/xam_mdt,108880069,Verilog,xam_mdt,638,0,2017-10-30 16:49:00+00:00,[],None
874,https://github.com/ericchuong/Superboy_FPGA.git,2017-11-09 11:42:13+00:00,,0,ericchuong/Superboy_FPGA,110108193,Verilog,Superboy_FPGA,9964,0,2017-11-09 11:45:32+00:00,[],None
