$date
	Fri Apr 14 19:48:43 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mux21_tb $end
$var wire 1 ! y $end
$var reg 1 " i0 $end
$var reg 1 # i1 $end
$var reg 1 $ sel $end
$scope module mux21_tb_i $end
$var wire 1 % i0 $end
$var wire 1 & i1 $end
$var wire 1 ' sel $end
$var wire 1 ( w1 $end
$var wire 1 ) w2 $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#10
1!
1(
1"
1%
#20
0!
0(
0"
0%
1#
1&
#30
1!
1(
1"
1%
#40
0!
0(
0"
0%
0#
0&
1$
1'
#50
1"
1%
#60
1!
1)
0"
0%
1#
1&
#70
1"
1%
#80
0!
0)
0"
0%
0#
0&
0$
0'
#90
1!
1(
1"
1%
#100
0!
0(
0"
0%
1#
1&
#110
1!
1(
1"
1%
#120
0!
0(
0"
0%
0#
0&
1$
1'
#130
1"
1%
#140
1!
1)
0"
0%
1#
1&
#150
1"
1%
#400
