module 1to4mux(Y0,Y1,Y2,Y3,D,S0,S1);
input D,S0,S1;
output Y0,Y1,Y2,Y3;
wire (S0bar,S1bar);
not(S0bar,S0),(S1bar,S1);
and(Y0,D,S1bar,S0bar);
and(Y1,D,S0bar,S1);
and(Y2,D,S0,S1bar);
and(Y3,D,S0,S1);
end module
