Release 14.6 - xst P.68d (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Reading design: test_cam.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "test_cam.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "test_cam"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : test_cam
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\Julian Pulido\Documents\GitHub\work04-proyectofinal-grupo-01-1\hdl\src\VGA_driver.v" into library work
Parsing module <VGA_Driver640x480>.
Analyzing Verilog file "C:\Users\Julian Pulido\Documents\GitHub\work04-proyectofinal-grupo-01-1\hdl\src\PLL\clk24_25_nexys4.v" into library work
Parsing module <clk24_25_nexys4>.
Analyzing Verilog file "C:\Users\Julian Pulido\Documents\GitHub\work04-proyectofinal-grupo-01-1\hdl\src\cam_read.v" into library work
Parsing module <cam_read>.
Analyzing Verilog file "C:\Users\Julian Pulido\Documents\GitHub\work04-proyectofinal-grupo-01-1\hdl\src\buffer_ram_dp.v" into library work
Parsing module <buffer_ram_dp>.
Analyzing Verilog file "C:\Users\Julian Pulido\Documents\GitHub\work04-proyectofinal-grupo-01-1\hdl\src\test_cam.v" into library work
Parsing module <test_cam>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "C:\Users\Julian Pulido\Documents\GitHub\work04-proyectofinal-grupo-01-1\hdl\src\test_cam.v" Line 109: Port LOCKED is not connected to this instance

Elaborating module <test_cam>.

Elaborating module <clk24_25_nexys4>.

Elaborating module <BUFG>.

Elaborating module <MMCME2_ADV(BANDWIDTH="OPTIMIZED",CLKOUT4_CASCADE="FALSE",COMPENSATION="ZHOLD",STARTUP_WAIT="FALSE",DIVCLK_DIVIDE=1,CLKFBOUT_MULT_F=12.0,CLKFBOUT_PHASE=0.0,CLKFBOUT_USE_FINE_PS="FALSE",CLKOUT0_DIVIDE_F=48.0,CLKOUT0_PHASE=0.0,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT0_USE_FINE_PS="FALSE",CLKOUT1_DIVIDE=50,CLKOUT1_PHASE=0.0,CLKOUT1_DUTY_CYCLE=0.5,CLKOUT1_USE_FINE_PS="FALSE",CLKIN1_PERIOD=10.0,REF_JITTER1=0.01)>.
WARNING:HDLCompiler:1127 - "C:\Users\Julian Pulido\Documents\GitHub\work04-proyectofinal-grupo-01-1\hdl\src\PLL\clk24_25_nexys4.v" Line 132: Assignment to clkfboutb_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Julian Pulido\Documents\GitHub\work04-proyectofinal-grupo-01-1\hdl\src\PLL\clk24_25_nexys4.v" Line 134: Assignment to clkout0b_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Julian Pulido\Documents\GitHub\work04-proyectofinal-grupo-01-1\hdl\src\PLL\clk24_25_nexys4.v" Line 136: Assignment to clkout1b_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Julian Pulido\Documents\GitHub\work04-proyectofinal-grupo-01-1\hdl\src\PLL\clk24_25_nexys4.v" Line 137: Assignment to clkout2_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Julian Pulido\Documents\GitHub\work04-proyectofinal-grupo-01-1\hdl\src\PLL\clk24_25_nexys4.v" Line 138: Assignment to clkout2b_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Julian Pulido\Documents\GitHub\work04-proyectofinal-grupo-01-1\hdl\src\PLL\clk24_25_nexys4.v" Line 139: Assignment to clkout3_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Julian Pulido\Documents\GitHub\work04-proyectofinal-grupo-01-1\hdl\src\PLL\clk24_25_nexys4.v" Line 140: Assignment to clkout3b_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Julian Pulido\Documents\GitHub\work04-proyectofinal-grupo-01-1\hdl\src\PLL\clk24_25_nexys4.v" Line 141: Assignment to clkout4_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Julian Pulido\Documents\GitHub\work04-proyectofinal-grupo-01-1\hdl\src\PLL\clk24_25_nexys4.v" Line 142: Assignment to clkout5_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Julian Pulido\Documents\GitHub\work04-proyectofinal-grupo-01-1\hdl\src\PLL\clk24_25_nexys4.v" Line 143: Assignment to clkout6_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Julian Pulido\Documents\GitHub\work04-proyectofinal-grupo-01-1\hdl\src\PLL\clk24_25_nexys4.v" Line 155: Assignment to do_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Julian Pulido\Documents\GitHub\work04-proyectofinal-grupo-01-1\hdl\src\PLL\clk24_25_nexys4.v" Line 156: Assignment to drdy_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Julian Pulido\Documents\GitHub\work04-proyectofinal-grupo-01-1\hdl\src\PLL\clk24_25_nexys4.v" Line 162: Assignment to psdone_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Julian Pulido\Documents\GitHub\work04-proyectofinal-grupo-01-1\hdl\src\PLL\clk24_25_nexys4.v" Line 165: Assignment to clkinstopped_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Julian Pulido\Documents\GitHub\work04-proyectofinal-grupo-01-1\hdl\src\PLL\clk24_25_nexys4.v" Line 166: Assignment to clkfbstopped_unused ignored, since the identifier is never used

Elaborating module <buffer_ram_dp(AW=15,DW=8)>.
Reading initialization file \"src/image.men\".
WARNING:HDLCompiler:1670 - "C:\Users\Julian Pulido\Documents\GitHub\work04-proyectofinal-grupo-01-1\hdl\src\buffer_ram_dp.v" Line 53: Signal <ram> in initial block is partially initialized.

Elaborating module <VGA_Driver640x480>.
WARNING:HDLCompiler:413 - "C:\Users\Julian Pulido\Documents\GitHub\work04-proyectofinal-grupo-01-1\hdl\src\VGA_driver.v" Line 68: Result of 10-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Julian Pulido\Documents\GitHub\work04-proyectofinal-grupo-01-1\hdl\src\VGA_driver.v" Line 72: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Julian Pulido\Documents\GitHub\work04-proyectofinal-grupo-01-1\hdl\src\test_cam.v" Line 162: Result of 18-bit expression is truncated to fit in 15-bit target.

Elaborating module <cam_read(AW=15)>.
WARNING:HDLCompiler:413 - "C:\Users\Julian Pulido\Documents\GitHub\work04-proyectofinal-grupo-01-1\hdl\src\cam_read.v" Line 69: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Julian Pulido\Documents\GitHub\work04-proyectofinal-grupo-01-1\hdl\src\cam_read.v" Line 81: Result of 16-bit expression is truncated to fit in 15-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Julian Pulido\Documents\GitHub\work04-proyectofinal-grupo-01-1\hdl\src\cam_read.v" Line 83: Result of 2-bit expression is truncated to fit in 1-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <test_cam>.
    Related source file is "C:\Users\Julian Pulido\Documents\GitHub\work04-proyectofinal-grupo-01-1\hdl\src\test_cam.v".
        CAM_SCREEN_X = 160
        CAM_SCREEN_Y = 120
INFO:Xst:3210 - "C:\Users\Julian Pulido\Documents\GitHub\work04-proyectofinal-grupo-01-1\hdl\src\test_cam.v" line 110: Output port <LOCKED> of the instance <clk25_24> is unconnected or connected to loadless signal.
    Found 17-bit adder for signal <n0023> created at line 162.
    Found 9x8-bit multiplier for signal <n0029> created at line 162.
    Found 10-bit comparator greater for signal <GND_1_o_VGA_posX[9]_LessThan_4_o> created at line 159
    Found 9-bit comparator greater for signal <GND_1_o_VGA_posY[8]_LessThan_5_o> created at line 159
    Summary:
	inferred   1 Multiplier(s).
	inferred   1 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <test_cam> synthesized.

Synthesizing Unit <clk24_25_nexys4>.
    Related source file is "C:\Users\Julian Pulido\Documents\GitHub\work04-proyectofinal-grupo-01-1\hdl\src\PLL\clk24_25_nexys4.v".
    Summary:
	no macro.
Unit <clk24_25_nexys4> synthesized.

Synthesizing Unit <buffer_ram_dp>.
    Related source file is "C:\Users\Julian Pulido\Documents\GitHub\work04-proyectofinal-grupo-01-1\hdl\src\buffer_ram_dp.v".
        AW = 15
        DW = 8
        imageFILE = "src/image.men"
    Found 32768x8-bit dual-port RAM <Mram_ram> for signal <ram>.
    Found 8-bit register for signal <data_out>.
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
Unit <buffer_ram_dp> synthesized.

Synthesizing Unit <VGA_Driver640x480>.
    Related source file is "C:\Users\Julian Pulido\Documents\GitHub\work04-proyectofinal-grupo-01-1\hdl\src\VGA_driver.v".
    Found 9-bit register for signal <countY>.
    Found 10-bit register for signal <countX>.
    Found 9-bit adder for signal <countY[8]_GND_6_o_add_10_OUT> created at line 68.
    Found 10-bit adder for signal <countX[9]_GND_6_o_add_11_OUT> created at line 72.
    Found 10-bit comparator greater for signal <countX[9]_PWR_6_o_LessThan_3_o> created at line 50
    Found 10-bit comparator lessequal for signal <n0004> created at line 52
    Found 10-bit comparator greater for signal <countX[9]_PWR_6_o_LessThan_6_o> created at line 52
    Found 9-bit comparator lessequal for signal <n0009> created at line 53
    Found 9-bit comparator greater for signal <countY[8]_PWR_6_o_LessThan_8_o> created at line 53
    Found 10-bit comparator greater for signal <n0014> created at line 62
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  19 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <VGA_Driver640x480> synthesized.

Synthesizing Unit <cam_read>.
    Related source file is "C:\Users\Julian Pulido\Documents\GitHub\work04-proyectofinal-grupo-01-1\hdl\src\cam_read.v".
        AW = 15
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <mem_px_data<6>>.
    Found 1-bit register for signal <mem_px_data<5>>.
    Found 1-bit register for signal <mem_px_data<4>>.
    Found 1-bit register for signal <mem_px_data<3>>.
    Found 1-bit register for signal <mem_px_data<2>>.
    Found 1-bit register for signal <mem_px_data<1>>.
    Found 1-bit register for signal <mem_px_data<0>>.
    Found 15-bit register for signal <mem_px_addr>.
    Found 15-bit register for signal <addr>.
    Found 2-bit register for signal <cs>.
    Found 1-bit register for signal <contador>.
    Found 1-bit register for signal <px_wr>.
    Found 1-bit register for signal <ovsync>.
    Found 1-bit register for signal <mem_px_data<7>>.
    Found finite state machine <FSM_0> for signal <cs>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 10                                             |
    | Inputs             | 4                                              |
    | Outputs            | 3                                              |
    | Clock              | pclk (rising_edge)                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 15-bit adder for signal <addr[14]_GND_8_o_add_7_OUT> created at line 81.
    Found 1-bit adder for signal <contador_PWR_7_o_add_8_OUT<0>> created at line 83.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  41 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <cam_read> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 32768x8-bit dual-port RAM                             : 1
# Multipliers                                          : 1
 9x8-bit multiplier                                    : 1
# Adders/Subtractors                                   : 5
 1-bit adder                                           : 1
 10-bit adder                                          : 1
 15-bit adder                                          : 1
 17-bit adder                                          : 1
 9-bit adder                                           : 1
# Registers                                            : 16
 1-bit register                                        : 11
 10-bit register                                       : 1
 15-bit register                                       : 2
 8-bit register                                        : 1
 9-bit register                                        : 1
# Comparators                                          : 8
 10-bit comparator greater                             : 4
 10-bit comparator lessequal                           : 1
 9-bit comparator greater                              : 2
 9-bit comparator lessequal                            : 1
# Multiplexers                                         : 4
 15-bit 2-to-1 multiplexer                             : 3
 8-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <VGA_Driver640x480>.
The following registers are absorbed into counter <countX>: 1 register on signal <countX>.
The following registers are absorbed into counter <countY>: 1 register on signal <countY>.
Unit <VGA_Driver640x480> synthesized (advanced).

Synthesizing (advanced) Unit <cam_read>.
The following registers are absorbed into counter <addr>: 1 register on signal <addr>.
The following registers are absorbed into counter <contador>: 1 register on signal <contador>.
Unit <cam_read> synthesized (advanced).

Synthesizing (advanced) Unit <test_cam>.
	Multiplier <Mmult_n0029> in block <test_cam> and adder/subtractor <Madd_n0023_Madd> in block <test_cam> are combined into a MAC<Maddsub_n0029>.
INFO:Xst:3226 - The RAM <DP_RAM/Mram_ram> will be implemented as a BLOCK RAM, absorbing the following register(s): <DP_RAM/data_out>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32768-word x 8-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <CAM_pclk>      | rise     |
    |     weA            | connected to signal <DP_RAM_regW>   | high     |
    |     addrA          | connected to signal <DP_RAM_addr_in> |          |
    |     diA            | connected to signal <DP_RAM_data_in> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32768-word x 8-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk25M>        | rise     |
    |     addrB          | connected to signal <DP_RAM_addr_out> |          |
    |     doB            | connected to signal <data_mem>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <test_cam> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 32768x8-bit dual-port block RAM                       : 1
# MACs                                                 : 1
 9x8-to-15-bit MAC                                     : 1
# Counters                                             : 4
 1-bit up counter                                      : 1
 10-bit up counter                                     : 1
 15-bit up counter                                     : 1
 9-bit up counter                                      : 1
# Registers                                            : 25
 Flip-Flops                                            : 25
# Comparators                                          : 8
 10-bit comparator greater                             : 4
 10-bit comparator lessequal                           : 1
 9-bit comparator greater                              : 2
 9-bit comparator lessequal                            : 1
# Multiplexers                                         : 3
 15-bit 2-to-1 multiplexer                             : 2
 8-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <cs[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
-------------------

Optimizing unit <test_cam> ...

Optimizing unit <VGA_Driver640x480> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block test_cam, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 62
 Flip-Flops                                            : 62

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : test_cam.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 218
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 22
#      LUT2                        : 67
#      LUT3                        : 5
#      LUT4                        : 11
#      LUT5                        : 2
#      LUT6                        : 7
#      MUXCY                       : 47
#      VCC                         : 1
#      XORCY                       : 52
# FlipFlops/Latches                : 62
#      FD                          : 11
#      FDE                         : 40
#      FDRE                        : 5
#      FDS                         : 2
#      FDSE                        : 4
# RAMS                             : 8
#      RAMB36E1                    : 8
# Clock Buffers                    : 5
#      BUFG                        : 4
#      BUFGP                       : 1
# IO Buffers                       : 29
#      IBUF                        : 11
#      IBUFG                       : 1
#      OBUF                        : 17
# Others                           : 1
#      MMCME2_ADV                  : 1

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              62  out of  126800     0%  
 Number of Slice LUTs:                  117  out of  63400     0%  
    Number used as Logic:               117  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    127
   Number with an unused Flip Flop:      65  out of    127    51%  
   Number with an unused LUT:            10  out of    127     7%  
   Number of fully used LUT-FF pairs:    52  out of    127    40%  
   Number of unique control sets:         9

IO Utilization: 
 Number of IOs:                          30
 Number of bonded IOBs:                  30  out of    210    14%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                8  out of    135     5%  
    Number using Block RAM only:          8
 Number of BUFG/BUFGCTRLs:                5  out of     32    15%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CAM_pclk                           | BUFGP                  | 51    |
clk25_24/clkout0                   | BUFG                   | 27    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.079ns (Maximum Frequency: 481.047MHz)
   Minimum input arrival time before clock: 1.367ns
   Maximum output required time after clock: 1.744ns
   Maximum combinational path delay: 0.340ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CAM_pclk'
  Clock period: 1.891ns (frequency: 528.823MHz)
  Total number of paths / destination ports: 420 / 82
-------------------------------------------------------------------------
Delay:               1.891ns (Levels of Logic = 16)
  Source:            ov7076_565_to_332/cs_FSM_FFd1 (FF)
  Destination:       ov7076_565_to_332/addr_14 (FF)
  Source Clock:      CAM_pclk rising
  Destination Clock: CAM_pclk rising

  Data Path: ov7076_565_to_332/cs_FSM_FFd1 to ov7076_565_to_332/addr_14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              38   0.361   0.403  ov7076_565_to_332/cs_FSM_FFd1 (ov7076_565_to_332/cs_FSM_FFd1)
     LUT2:I1->O            1   0.097   0.000  ov7076_565_to_332/Mcount_addr_lut<0> (ov7076_565_to_332/Mcount_addr_lut<0>)
     MUXCY:S->O            1   0.353   0.000  ov7076_565_to_332/Mcount_addr_cy<0> (ov7076_565_to_332/Mcount_addr_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  ov7076_565_to_332/Mcount_addr_cy<1> (ov7076_565_to_332/Mcount_addr_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  ov7076_565_to_332/Mcount_addr_cy<2> (ov7076_565_to_332/Mcount_addr_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ov7076_565_to_332/Mcount_addr_cy<3> (ov7076_565_to_332/Mcount_addr_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  ov7076_565_to_332/Mcount_addr_cy<4> (ov7076_565_to_332/Mcount_addr_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  ov7076_565_to_332/Mcount_addr_cy<5> (ov7076_565_to_332/Mcount_addr_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  ov7076_565_to_332/Mcount_addr_cy<6> (ov7076_565_to_332/Mcount_addr_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  ov7076_565_to_332/Mcount_addr_cy<7> (ov7076_565_to_332/Mcount_addr_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  ov7076_565_to_332/Mcount_addr_cy<8> (ov7076_565_to_332/Mcount_addr_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  ov7076_565_to_332/Mcount_addr_cy<9> (ov7076_565_to_332/Mcount_addr_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  ov7076_565_to_332/Mcount_addr_cy<10> (ov7076_565_to_332/Mcount_addr_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  ov7076_565_to_332/Mcount_addr_cy<11> (ov7076_565_to_332/Mcount_addr_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  ov7076_565_to_332/Mcount_addr_cy<12> (ov7076_565_to_332/Mcount_addr_cy<12>)
     MUXCY:CI->O           0   0.023   0.000  ov7076_565_to_332/Mcount_addr_cy<13> (ov7076_565_to_332/Mcount_addr_cy<13>)
     XORCY:CI->O           1   0.370   0.000  ov7076_565_to_332/Mcount_addr_xor<14> (ov7076_565_to_332/Mcount_addr14)
     FDE:D                     0.008          ov7076_565_to_332/addr_14
    ----------------------------------------
    Total                      1.891ns (1.488ns logic, 0.403ns route)
                                       (78.7% logic, 21.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk25_24/clkout0'
  Clock period: 2.079ns (frequency: 481.047MHz)
  Total number of paths / destination ports: 291 / 28
-------------------------------------------------------------------------
Delay:               2.079ns (Levels of Logic = 3)
  Source:            VGA640x480/countX_3 (FF)
  Destination:       VGA640x480/countX_9 (FF)
  Source Clock:      clk25_24/clkout0 rising
  Destination Clock: clk25_24/clkout0 rising

  Data Path: VGA640x480/countX_3 to VGA640x480/countX_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.361   0.693  VGA640x480/countX_3 (VGA640x480/countX_3)
     LUT5:I0->O            3   0.097   0.305  VGA640x480/Mcount_countX_val13_SW0 (N9)
     LUT6:I5->O           10   0.097   0.421  VGA640x480/Mcount_countX_val13 (VGA640x480/Mcount_countX_val1)
     LUT3:I1->O            1   0.097   0.000  VGA640x480/countX_7_glue_rst (VGA640x480/countX_7_glue_rst)
     FDS:D                     0.008          VGA640x480/countX_7
    ----------------------------------------
    Total                      2.079ns (0.660ns logic, 1.419ns route)
                                       (31.7% logic, 68.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CAM_pclk'
  Total number of paths / destination ports: 20 / 19
-------------------------------------------------------------------------
Offset:              0.801ns (Levels of Logic = 2)
  Source:            CAM_href (PAD)
  Destination:       ov7076_565_to_332/mem_px_data_7 (FF)
  Destination Clock: CAM_pclk rising

  Data Path: CAM_href to ov7076_565_to_332/mem_px_data_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.001   0.305  CAM_href_IBUF (CAM_href_IBUF)
     LUT4:I3->O            6   0.097   0.302  ov7076_565_to_332/_n0119_inv1 (ov7076_565_to_332/_n0119_inv)
     FDE:CE                    0.095          ov7076_565_to_332/mem_px_data_7
    ----------------------------------------
    Total                      0.801ns (0.193ns logic, 0.607ns route)
                                       (24.1% logic, 75.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk25_24/clkout0'
  Total number of paths / destination ports: 21 / 21
-------------------------------------------------------------------------
Offset:              1.367ns (Levels of Logic = 3)
  Source:            rst (PAD)
  Destination:       VGA640x480/countX_8 (FF)
  Destination Clock: clk25_24/clkout0 rising

  Data Path: rst to VGA640x480/countX_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            14   0.001   0.753  rst_IBUF (rst_IBUF)
     LUT6:I0->O            8   0.097   0.412  VGA640x480/Mcount_countX_val2 (VGA640x480/Mcount_countX_val)
     LUT2:I0->O            1   0.097   0.000  VGA640x480/countX_8_rstpot (VGA640x480/countX_8_rstpot)
     FD:D                      0.008          VGA640x480/countX_8
    ----------------------------------------
    Total                      1.367ns (0.203ns logic, 1.164ns route)
                                       (14.8% logic, 85.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk25_24/clkout0'
  Total number of paths / destination ports: 38 / 10
-------------------------------------------------------------------------
Offset:              1.744ns (Levels of Logic = 3)
  Source:            VGA640x480/countY_6 (FF)
  Destination:       VGA_Vsync_n (PAD)
  Source Clock:      clk25_24/clkout0 rising

  Data Path: VGA640x480/countY_6 to VGA_Vsync_n
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDSE:C->Q             5   0.361   0.530  VGA640x480/countY_6 (VGA640x480/countY_6)
     LUT3:I0->O            1   0.097   0.379  VGA640x480/Vsync_n_SW0 (N7)
     LUT6:I4->O            1   0.097   0.279  VGA640x480/Vsync_n (VGA_Vsync_n_OBUF)
     OBUF:I->O                 0.000          VGA_Vsync_n_OBUF (VGA_Vsync_n)
    ----------------------------------------
    Total                      1.744ns (0.555ns logic, 1.189ns route)
                                       (31.8% logic, 68.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               0.340ns (Levels of Logic = 1)
  Source:            rst (PAD)
  Destination:       clk25_24/mmcm_adv_inst:RST (PAD)

  Data Path: rst to clk25_24/mmcm_adv_inst:RST
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            14   0.001   0.339  rst_IBUF (rst_IBUF)
    MMCME2_ADV:RST             0.000          clk25_24/mmcm_adv_inst
    ----------------------------------------
    Total                      0.340ns (0.001ns logic, 0.339ns route)
                                       (0.3% logic, 99.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CAM_pclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CAM_pclk       |    1.891|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk25_24/clkout0
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
clk25_24/clkout0|    2.079|         |         |         |
----------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 14.00 secs
Total CPU time to Xst completion: 14.19 secs
 
--> 

Total memory usage is 354684 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   24 (   0 filtered)
Number of infos    :    2 (   0 filtered)

