[connectivity]

nk=irsgu:1:irsgu_1
nk=ssink:1:ssink_1
nk=rng_instance:1:rng_instance_1
nk=ring_manager:1:ring_manager_1
nk=step_loader:1:step_loader_1
nk=step_update:1:step_update_1
nk=cal_sample_index:1:cal_sample_index_1
nk=fetch_next:1:fetch_next_1
nk=get_curr_v:1:get_curr_v_1
nk=step_counter:1:step_counter_1
nk=vcache_mem:1:vcache_mem_1
nk=vcache_duplicate:1:vcache_duplicate_1
nk=vertex_loader:1:vertex_loader_1
nk=vcache_vd:1:vcache_vd_1
nk=vcache_update:1:vcache_update_1
nk=fetch_next_mem:1:fetch_next_mem_1


stream_connect=irsgu_1.out:rng_instance_1.s_in
stream_connect=rng_instance_1.s_out:ssink_1.input
stream_connect=rng_instance_1.r_out:cal_sample_index_1.rng


stream_connect=step_loader_1.new_query:ring_manager_1.new_query:64
stream_connect=ring_manager_1.out:step_counter_1.in
stream_connect=step_counter_1.out:get_curr_v_1.in

stream_connect=get_curr_v_1.curr_v:vertex_loader_1.input

stream_connect=vertex_loader_1.vertex_cmd:vcache_mem_1.in_cmd:16
stream_connect=vertex_loader_1.output:vcache_duplicate_1.in_vds:512
stream_connect=vcache_mem_1.out_data:vcache_duplicate_1.in_data:16
stream_connect=vcache_duplicate_1.out_vds_1:vcache_vd_1.in_vds
stream_connect=vcache_duplicate_1.out_data_1:vcache_vd_1.in_data
stream_connect=vcache_duplicate_1.out_vds_2:vcache_update_1.in_vds
stream_connect=vcache_duplicate_1.out_data_2:vcache_update_1.in_data
stream_connect=vcache_update_1.cache_update:vertex_loader_1.cache_update:512

stream_connect=vcache_vd_1.out_vd:cal_sample_index_1.input:512


stream_connect=get_curr_v_1.origin:step_update_1.origin:512

stream_connect=cal_sample_index_1.output:fetch_next_1.input
stream_connect=fetch_next_1.vertex_cmd:fetch_next_mem_1.in_cmd
stream_connect=fetch_next_mem_1.out_data:fetch_next_1.in_data
stream_connect=fetch_next_1.output:step_update_1.update

stream_connect=step_update_1.new_query:ring_manager_1.old_query

slr=irsgu_1:SLR0
slr=ssink_1:SLR0
slr=rng_instance_1:SLR0
slr=ring_manager_1:SLR0
slr=step_loader_1:SLR0
slr=step_update_1:SLR0
slr=cal_sample_index_1:SLR0
slr=fetch_next_1:SLR0
slr=fetch_next_mem_1:SLR0
slr=get_curr_v_1:SLR0
slr=step_counter_1:SLR0
slr=vcache_mem_1:SLR0
slr=vcache_duplicate_1:SLR0
slr=vertex_loader_1:SLR0
slr=vcache_vd_1:SLR0
slr=vcache_update_1:SLR0

sp = step_loader_1.mem:HBM[0]
sp = vcache_mem_1.data:HBM[2]
sp = fetch_next_mem_1.data:HBM[3]
sp = step_counter_1.mem:HBM[0]



[vivado]
prop=run.impl_1.STEPS.OPT_DESIGN.ARGS.DIRECTIVE=Explore
prop=run.impl_1.STEPS.PLACE_DESIGN.ARGS.DIRECTIVE=Explore
prop=run.impl_1.STEPS.PHYS_OPT_DESIGN.IS_ENABLED=true
prop=run.impl_1.STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE=Explore
prop=run.impl_1.STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE=Explore
