-intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "C:/Users/kariu/Documents/Spring 2022/CDA4203L/Computer-System-Design-Verilog/BCD Counter/bcd_count_tb_example_isim_beh.exe" -prj "C:/Users/kariu/Documents/Spring 2022/CDA4203L/Computer-System-Design-Verilog/BCD Counter/bcd_count_tb_example_beh.prj" "work.bcd_count_tb_example" "work.glbl" 
