ISim log file
Running: C:\Users\Kirti\Documents\verilog\generateShiftReg\test_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb C:/Users/Kirti/Documents/verilog/generateShiftReg/test_isim_beh.wdb 
ISim P.28xd (signature 0xa0883be4)
This is a Full version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
data_in:0, data_out:0
data_in:0, data_out:0
data_in:0, data_out:0
data_in:0, data_out:0
data_in:0, data_out:0
data_in:1, data_out:0
data_in:1, data_out:0
data_in:1, data_out:0
data_in:1, data_out:1
data_in:1, data_out:1
data_in:1, data_out:1
data_in:1, data_out:1
data_in:1, data_out:1
data_in:1, data_out:1
data_in:1, data_out:1
data_in:0, data_out:1
data_in:0, data_out:1
data_in:0, data_out:1
data_in:0, data_out:0
data_in:0, data_out:0
data_in:0, data_out:0
data_in:0, data_out:0
data_in:0, data_out:0
data_in:0, data_out:0
data_in:0, data_out:0
Stopped at time : 501 ns : File "C:/Users/Kirti/Documents/verilog/generateShiftReg/test.v" Line 53
