	; Module start
	.compiler_version	"TASKING VX-toolset for TriCore: C compiler v6.3r1 Build 19041558 SN 99547867"
	.compiler_invocation	"ctc --dep-file=Libraries\\seekfree_peripheral\\.SEEKFREE_MT9V03X.o.d --fp-model=c,f,l,n,r,S,T,z -D__CPU__=tc26x -D__CPU_TC26X__ --core=tc1.6.x --iso=99 -ID:\\learngit-master\\Run_Test1 -ID:\\learngit-master\\Run_Test1\\CODE -ID:\\learngit-master\\Run_Test1\\Libraries -ID:\\learngit-master\\Run_Test1\\Libraries\\BaseSw -ID:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\iLLD -ID:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\iLLD\\TC26B -ID:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore -ID:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\_Build -ID:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\_Impl -ID:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\_Lib -ID:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\_Lib\\DataHandling -ID:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\_Lib\\InternalMux -ID:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\_PinMap -ID:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Asclin -ID:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Asclin\\Asc -ID:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Asclin\\Lin -ID:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Asclin\\Spi -ID:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Asclin\\Std -ID:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Ccu6 -ID:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Ccu6\\Icu -ID:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Ccu6\\PwmBc -ID:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Ccu6\\PwmHl -ID:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Ccu6\\Std -ID:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Ccu6\\Timer -ID:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Ccu6\\TimerWithTrigger -ID:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Ccu6\\TPwm -ID:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Cif -ID:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Cif\\Cam -ID:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Cif\\Std -ID:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Cpu -ID:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Cpu\\CStart -ID:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Cpu\\Irq -ID:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Cpu\\Std -ID:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Cpu\\Trap -ID:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Dma -ID:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Dma\\Dma -ID:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Dma\\Std -ID:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Dsadc -ID:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Dsadc\\Dsadc -ID:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Dsadc\\Rdc -ID:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Dsadc\\Std -ID:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Dts -ID:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Dts\\Dts -ID:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Dts\\Std -ID:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Emem -ID:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Emem\\Std -ID:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Eray -ID:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Eray\\Eray -ID:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Eray\\Std -ID:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Eth -ID:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Eth\\Phy_Pef7071 -ID:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Eth\\Std -ID:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Fce -ID:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Fce\\Crc -ID:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Fce\\Std -ID:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Fft -ID:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Fft\\Fft -ID:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Fft\\Std -ID:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Flash -ID:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Flash\\Std -ID:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Gpt12 -ID:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Gpt12\\IncrEnc -ID:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Gpt12\\Std -ID:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Gtm -ID:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Gtm\\Atom -ID:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Gtm\\Atom\\Pwm -ID:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Gtm\\Atom\\PwmHl -ID:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Gtm\\Atom\\Timer -ID:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Gtm\\Std -ID:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Gtm\\Tim -ID:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Gtm\\Tim\\In -ID:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Gtm\\Tom -ID:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Gtm\\Tom\\Pwm -ID:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Gtm\\Tom\\PwmHl -ID:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Gtm\\Tom\\Timer -ID:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Gtm\\Trig -ID:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Hssl -ID:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Hssl\\Hssl -ID:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Hssl\\Std -ID:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\I2c -ID:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\I2c\\I2c -ID:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\I2c\\Std -ID:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Iom -ID:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Iom\\Driver -ID:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Iom\\Std -ID:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Msc -ID:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Msc\\Msc -ID:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Msc\\Std -ID:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Mtu -ID:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Mtu\\Std -ID:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Multican -ID:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Multican\\Can -ID:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Multican\\Std -ID:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Port -ID:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Port\\Io -ID:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Port\\Std -ID:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Psi5 -ID:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Psi5\\Psi5 -ID:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Psi5\\Std -ID:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Psi5s -ID:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Psi5s\\Psi5s -ID:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Psi5s\\Std -ID:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Qspi -ID:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Qspi\\SpiMaster -ID:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Qspi\\SpiSlave -ID:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Qspi\\Std -ID:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Scu -ID:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Scu\\Std -ID:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Sent -ID:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Sent\\Sent -ID:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Sent\\Std -ID:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Smu -ID:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Smu\\Std -ID:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Src -ID:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Src\\Std -ID:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Stm -ID:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Stm\\Std -ID:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Stm\\Timer -ID:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Vadc -ID:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Vadc\\Adc -ID:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Vadc\\Std -ID:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\Infra -ID:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\Infra\\Platform -ID:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\Infra\\Platform\\Tricore -ID:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\Infra\\Platform\\Tricore\\Compilers -ID:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\Infra\\Sfr -ID:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\Infra\\Sfr\\TC26B -ID:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\Infra\\Sfr\\TC26B\\_Reg -ID:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\Service -ID:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\Service\\CpuGeneric -ID:\\learngit-master\\Run_Test1\\Libraries\\seekfree_libraries -ID:\\learngit-master\\Run_Test1\\Libraries\\seekfree_libraries\\common -ID:\\learngit-master\\Run_Test1\\Libraries\\seekfree_peripheral -ID:\\learngit-master\\Run_Test1\\USER -g2 --make-target=Libraries\\seekfree_peripheral\\SEEKFREE_MT9V03X.o -t0 --language=-gcc,-volatile,+strings,-kanji --default-near-size=0 -O0 --default-a1-size=0 --default-a0-size=0 --source --align=0 --switch=auto --error-limit=42 -o Libraries\\seekfree_peripheral\\SEEKFREE_MT9V03X.src ..\\Libraries\\seekfree_peripheral\\SEEKFREE_MT9V03X.c"
	.compiler_name		"ctc"
	;source	'..\\Libraries\\seekfree_peripheral\\SEEKFREE_MT9V03X.c'

	
$TC16X
	
	.sdecl	'.text.SEEKFREE_MT9V03X.mt9v03x_uart_callback',code,cluster('mt9v03x_uart_callback')
	.sect	'.text.SEEKFREE_MT9V03X.mt9v03x_uart_callback'
	.align	2
	
	.global	mt9v03x_uart_callback

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	     1  /*********************************************************************************************************************
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	     2   * COPYRIGHT NOTICE
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	     3   * Copyright (c) 2020,逐飞科技
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	     4   * All rights reserved.
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	     5   * 技术讨论QQ群：三群：824575535
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	     6   *
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	     7   * 以下所有内容版权均属逐飞科技所有，未经允许不得用于商业用途，
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	     8   * 欢迎各位使用并传播本程序，修改内容时必须保留逐飞科技的版权声明。
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	     9   *
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    10   * @file       		总钻风
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    11   * @company	   		成都逐飞科技有限公司
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    12   * @author     		逐飞科技(QQ3184284598)
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    13   * @version    		查看doc内version文件 版本说明
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    14   * @Software 		tasking v6.3r1
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    15   * @Target core		TC264D
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    16   * @Taobao   		https://seekfree.taobao.com/
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    17   * @date       		2020-3-23
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    18   * @note		
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    19  					接线定义：
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    20  					------------------------------------ 
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    21  					模块管脚            			单片机管脚
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    22  					SDA(51的RX)         		查看SEEKFREE_MT9V03X.h文件中的MT9V03X_COF_UART_TX宏定义
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    23  					SCL(51的TX)         		查看SEEKFREE_MT9V03X.h文件中的MT9V03X_COF_UART_RX宏定义
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    24  					场中断(VSY)         		查看SEEKFREE_MT9V03X.h文件中的MT9V03X_VSYNC_PIN宏定义
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    25  					行中断(HREF)				程序没有使用，因此不连接
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    26  					像素中断(PCLK)      		查看SEEKFREE_MT9V03X.h文件中的MT9V03X_PCLK_PIN宏定义
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    27  					数据口(D0-D7)			查看SEEKFREE_MT9V03X.h文件中的MT9V03X_DATA_PIN宏定义
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    28  					------------------------------------ 
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    29  	
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    30  					默认分辨率是           			188*120
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    31  					默认FPS                 50帧
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    32   ********************************************************************************************************************/
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    33  
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    34  
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    35  #include "IfxDma.h"
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    36  #include "IfxScuEru.h"
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    37  #include "zf_stm_systick.h"
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    38  #include "zf_gpio.h"
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    39  #include "zf_eru.h"
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    40  #include "zf_eru_dma.h"
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    41  #include "SEEKFREE_MT9V03X.h"
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    42  
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    43  
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    44  //必须4字节对齐
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    45  IFX_ALIGN(4) uint8 mt9v03x_image[MT9V03X_H][MT9V03X_W];
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    46  
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    47  uint8   receive[3];
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    48  uint8   receive_num = 0;
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    49  vuint8  uart_receive_flag;
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    50  uint8 image_half[ROW/2][COL/2];//压缩后图像
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    51  uint8   link_list_num;
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    52  
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    53  //需要配置到摄像头的数据
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    54  int16 MT9V03X_CFG[CONFIG_FINISH][2]=
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    55  {
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    56      {AUTO_EXP,          0},   //自动曝光设置      范围1-63 0为关闭 如果自动曝光开启  EXP_TIME命令设置的数据将会变为最大曝光时间，也就是自动曝光时间的上限
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    57                                //一般情况是不需要开启这个功能，因为比赛场地光线一般都比较均匀，如果遇到光线非常不均匀的情况可以尝试设置该值，增加图像稳定性
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    58      {EXP_TIME,          450}, //曝光时间          摄像头收到后会自动计算出最大曝光时间，如果设置过大则设置为计算出来的最大曝光值
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    59      {FPS,               50},  //图像帧率          摄像头收到后会自动计算出最大FPS，如果过大则设置为计算出来的最大FPS
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    60      {SET_COL,           MT9V03X_W}, //图像列数量        范围1-752     K60采集不允许超过188
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    61      {SET_ROW,           MT9V03X_H}, //图像行数量        范围1-480
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    62      {LR_OFFSET,         0},   //图像左右偏移量    正值 右偏移   负值 左偏移  列为188 376 752时无法设置偏移    摄像头收偏移数据后会自动计算最大偏移，如果超出则设置计算出来的最大偏移
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    63      {UD_OFFSET,         0},   //图像上下偏移量    正值 上偏移   负值 下偏移  行为120 240 480时无法设置偏移    摄像头收偏移数据后会自动计算最大偏移，如果超出则设置计算出来的最大偏移
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    64      {GAIN,              32},  //图像增益          范围16-64     增益可以在曝光时间固定的情况下改变图像亮暗程度
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    65  
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    66      
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    67      {INIT,              0}    //摄像头开始初始化
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    68  };
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    69  
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    70  //从摄像头内部获取到的配置数据
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    71  int16 GET_CFG[CONFIG_FINISH-1][2]=
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    72  {
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    73      {AUTO_EXP,          0},   //自动曝光设置      
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    74      {EXP_TIME,          0},   //曝光时间          
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    75      {FPS,               0},   //图像帧率          
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    76      {SET_COL,           0},   //图像列数量        
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    77      {SET_ROW,           0},   //图像行数量        
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    78      {LR_OFFSET,         0},   //图像左右偏移量    
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    79      {UD_OFFSET,         0},   //图像上下偏移量    
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    80      {GAIN,              0},   //图像增益          
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    81  };
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    82  
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    83  
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    84  //-------------------------------------------------------------------------------------------------------------------
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    85  //  @brief      MT9V03X摄像头串口中断函数
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    86  //  @param      NULL
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    87  //  @return     void					
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    88  //  @since      v1.0
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    89  //  Sample usage:	
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    90  //  @note       此函数在isr.c中 被串口中断函数调用
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    91  //-------------------------------------------------------------------------------------------------------------------
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    92  void mt9v03x_uart_callback(void)
; Function mt9v03x_uart_callback
.L63:
mt9v03x_uart_callback:	.type	func

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    93  {
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    94  	while(uart_query(MT9V03X_COF_UART, &receive[receive_num]))
	j	.L2
.L3:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    95  	{
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    96  		receive_num++;
	movh.a	a15,#@his(receive_num)
	lea	a15,[a15]@los(receive_num)
	movh.a	a2,#@his(receive_num)
	lea	a2,[a2]@los(receive_num)
	ld.bu	d15,[a2]
.L405:
	add	d15,#1
	st.b	[a15],d15
.L406:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    97  
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    98          if(1==receive_num && 0XA5!=receive[0])  receive_num = 0;
	movh.a	a15,#@his(receive_num)
	lea	a15,[a15]@los(receive_num)
	ld.bu	d15,[a15]
.L407:
	jne	d15,#1,.L4
.L408:
	movh.a	a15,#@his(receive)
	lea	a15,[a15]@los(receive)
.L409:
	ld.bu	d0,[a15]
.L410:
	mov	d15,#165
.L411:
	jeq	d15,d0,.L5
.L412:
	movh.a	a15,#@his(receive_num)
	lea	a15,[a15]@los(receive_num)
.L413:
	mov	d15,#0
.L414:
	st.b	[a15],d15
.L5:
.L4:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    99          if(3 == receive_num)
	movh.a	a15,#@his(receive_num)
	lea	a15,[a15]@los(receive_num)
	ld.bu	d15,[a15]
.L415:
	jne	d15,#3,.L6
.L416:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   100          {
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   101              receive_num = 0;
	movh.a	a15,#@his(receive_num)
	lea	a15,[a15]@los(receive_num)
.L417:
	mov	d15,#0
.L418:
	st.b	[a15],d15
.L419:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   102              uart_receive_flag = 1;
	movh.a	a15,#@his(uart_receive_flag)
	lea	a15,[a15]@los(uart_receive_flag)
.L420:
	mov	d15,#1
.L421:
	st.b	[a15],d15
.L6:
.L2:
	mov	d4,#1
.L422:
	movh.a	a15,#@his(receive_num)
	lea	a15,[a15]@los(receive_num)
	ld.bu	d15,[a15]
.L423:
	movh.a	a15,#@his(receive)
	lea	a15,[a15]@los(receive)
.L424:
	addsc.a	a4,a15,d15,#0
	call	uart_query
.L425:
	jne	d2,#0,.L3
.L426:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   103          }
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   104  
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   105  	}
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   106  }
	ret
.L181:
	
__mt9v03x_uart_callback_function_end:
	.size	mt9v03x_uart_callback,__mt9v03x_uart_callback_function_end-mt9v03x_uart_callback
.L96:
	; End of function
	
	.sdecl	'.text.SEEKFREE_MT9V03X.set_config',code,cluster('set_config')
	.sect	'.text.SEEKFREE_MT9V03X.set_config'
	.align	2
	
	.global	set_config

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   107  
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   108  //-------------------------------------------------------------------------------------------------------------------
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   109  //  @brief      配置摄像头内部配置信息
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   110  //  @param      uartn       选择使用的串口
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   111  //  @param      buff        发送配置信息的地址
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   112  //  @return     void
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   113  //  @since      v1.0
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   114  //  Sample usage:           调用该函数前请先初始化串口
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   115  //-------------------------------------------------------------------------------------------------------------------
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   116  void set_config(UARTN_enum uartn, int16 buff[CONFIG_FINISH-1][2])
; Function set_config
.L65:
set_config:	.type	func
	sub.a	a10,#8
.L314:
	mov	d8,d4
.L315:
	mov.aa	a12,a4
.L316:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   117  {
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   118  	uint16 temp, i;
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   119      uint8  send_buffer[4];
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   120  
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   121      uart_receive_flag = 0;
	movh.a	a15,#@his(uart_receive_flag)
	lea	a15,[a15]@los(uart_receive_flag)
.L431:
	mov	d15,#0
.L432:
	st.b	[a15],d15
.L433:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   122      
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   123      //设置参数  具体请参看问题锦集手册
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   124      //开始配置摄像头并重新初始化
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   125      for(i=0; i<CONFIG_FINISH; i++)
	mov	d9,#0
.L317:
	j	.L7
.L8:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   126      {
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   127          send_buffer[0] = 0xA5;
	mov	d15,#165
.L434:
	st.b	[a10],d15
.L435:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   128          send_buffer[1] = (uint8)buff[i][0];
	mul	d15,d9,#4
	addsc.a	a15,a12,d15,#0
.L436:
	ld.h	d15,[a15]
.L437:
	st.b	[a10]1,d15
.L438:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   129          temp = buff[i][1];
	mul	d15,d9,#4
	addsc.a	a15,a12,d15,#0
.L439:
	ld.h	d15,[a15]2
	extr.u	d15,d15,#0,#16
.L318:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   130          send_buffer[2] = temp>>8;
	sha	d0,d15,#-8
.L440:
	st.b	[a10]2,d0
.L441:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   131          send_buffer[3] = (uint8)temp;
	st.b	[a10]3,d15
.L442:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   132          
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   133          uart_putbuff(uartn,send_buffer,4);
	lea	a4,[a10]0
.L443:
	mov	d5,#4
	mov	d4,d8
.L319:
	call	uart_putbuff
.L320:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   134          systick_delay_ms(STM0, 2);
	mov	d4,#0
	mov	d5,#15625
	sh	d5,#7
	call	systick_delay
.L444:
	add	d9,#1
.L7:
	jlt.u	d9,#9,.L8
.L445:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   135      }
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   136      //等待摄像头初始化成功
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   137      while(!uart_receive_flag);
	j	.L9
.L10:
.L9:
	movh.a	a15,#@his(uart_receive_flag)
	lea	a15,[a15]@los(uart_receive_flag)
	ld.bu	d15,[a15]
	jeq	d15,#0,.L10
.L446:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   138      uart_receive_flag = 0;
	movh.a	a15,#@his(uart_receive_flag)
	lea	a15,[a15]@los(uart_receive_flag)
.L447:
	mov	d15,#0
.L448:
	st.b	[a15],d15
.L449:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   139      while((0xff != receive[1]) || (0xff != receive[2]));
	j	.L11
.L12:
.L13:
.L11:
	movh.a	a15,#@his(receive)
	lea	a15,[a15]@los(receive)
.L450:
	ld.bu	d15,[a15]1
.L451:
	mov	d0,#255
.L452:
	jne	d15,d0,.L13
.L453:
	movh.a	a15,#@his(receive)
	lea	a15,[a15]@los(receive)
.L454:
	ld.bu	d15,[a15]2
.L455:
	mov	d0,#255
.L456:
	jne	d15,d0,.L12
.L457:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   140      //以上部分对摄像头配置的数据全部都会保存在摄像头上51单片机的eeprom中
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   141      //利用set_exposure_time函数单独配置的曝光数据不存储在eeprom中
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   142  }
	ret
.L182:
	
__set_config_function_end:
	.size	set_config,__set_config_function_end-set_config
.L101:
	; End of function
	
	.sdecl	'.text.SEEKFREE_MT9V03X.get_config',code,cluster('get_config')
	.sect	'.text.SEEKFREE_MT9V03X.get_config'
	.align	2
	
	.global	get_config

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   143  
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   144  
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   145  //-------------------------------------------------------------------------------------------------------------------
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   146  //  @brief      获取摄像头内部配置信息
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   147  //  @param      uartn       选择使用的串口
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   148  //  @param      buff        接收配置信息的地址
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   149  //  @return     void
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   150  //  @since      v1.0
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   151  //  Sample usage:           调用该函数前请先初始化串口
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   152  //-------------------------------------------------------------------------------------------------------------------
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   153  void get_config(UARTN_enum uartn, int16 buff[CONFIG_FINISH-1][2])
; Function get_config
.L67:
get_config:	.type	func
	sub.a	a10,#8
.L321:
	mov	d8,d4
.L322:
	mov.aa	a12,a4
.L323:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   154  {
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   155  	uint16 temp, i;
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   156      uint8  send_buffer[4];
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   157      
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   158      for(i=0; i<CONFIG_FINISH-1; i++)
	mov	d9,#0
.L324:
	j	.L14
.L15:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   159      {
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   160          send_buffer[0] = 0xA5;
	mov	d15,#165
.L462:
	st.b	[a10],d15
.L463:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   161          send_buffer[1] = GET_STATUS;
	mov	d15,#241
.L464:
	st.b	[a10]1,d15
.L465:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   162          temp = buff[i][0];
	mul	d15,d9,#4
	addsc.a	a15,a12,d15,#0
.L466:
	ld.h	d15,[a15]
	extr.u	d15,d15,#0,#16
.L325:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   163          send_buffer[2] = temp>>8;
	sha	d0,d15,#-8
.L467:
	st.b	[a10]2,d0
.L468:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   164          send_buffer[3] = (uint8)temp;
	st.b	[a10]3,d15
.L469:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   165          
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   166          uart_putbuff(uartn,send_buffer,4);
	lea	a4,[a10]0
.L470:
	mov	d5,#4
	mov	d4,d8
.L326:
	call	uart_putbuff
.L327:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   167          
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   168          //等待接受回传数据
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   169          while(!uart_receive_flag);
	j	.L16
.L17:
.L16:
	movh.a	a15,#@his(uart_receive_flag)
	lea	a15,[a15]@los(uart_receive_flag)
	ld.bu	d15,[a15]
	jeq	d15,#0,.L17
.L471:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   170          uart_receive_flag = 0;
	movh.a	a15,#@his(uart_receive_flag)
	lea	a15,[a15]@los(uart_receive_flag)
.L472:
	mov	d15,#0
.L473:
	st.b	[a15],d15
.L474:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   171          
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   172          buff[i][1] = receive[1]<<8 | receive[2];
	mul	d15,d9,#4
	addsc.a	a2,a12,d15,#0
.L475:
	movh.a	a15,#@his(receive)
	lea	a15,[a15]@los(receive)
.L476:
	ld.bu	d15,[a15]1
.L477:
	sha	d0,d15,#8
.L478:
	movh.a	a15,#@his(receive)
	lea	a15,[a15]@los(receive)
.L479:
	ld.bu	d15,[a15]2
.L480:
	or	d0,d15
.L481:
	st.h	[a2]2,d0
.L482:
	add	d9,#1
.L14:
	mov	d15,#8
.L483:
	jlt	d9,d15,.L15
.L484:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   173      }
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   174  }
	ret
.L192:
	
__get_config_function_end:
	.size	get_config,__get_config_function_end-get_config
.L106:
	; End of function
	
	.sdecl	'.text.SEEKFREE_MT9V03X.get_version',code,cluster('get_version')
	.sect	'.text.SEEKFREE_MT9V03X.get_version'
	.align	2
	
	.global	get_version

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   175  
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   176  //-------------------------------------------------------------------------------------------------------------------
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   177  //  @brief      获取摄像头固件版本
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   178  //  @param      uartn       选择使用的串口
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   179  //  @return     void
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   180  //  @since      v1.0
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   181  //  Sample usage:           调用该函数前请先初始化串口
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   182  //-------------------------------------------------------------------------------------------------------------------
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   183  uint16 get_version(UARTN_enum uartn)
; Function get_version
.L69:
get_version:	.type	func
	sub.a	a10,#8
.L328:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   184  {
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   185      uint16 temp;
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   186      uint8  send_buffer[4];
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   187      send_buffer[0] = 0xA5;
	mov	d15,#165
.L489:
	st.b	[a10],d15
.L490:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   188      send_buffer[1] = GET_STATUS;
	mov	d15,#241
.L491:
	st.b	[a10]1,d15
.L492:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   189      temp = GET_VERSION;
	mov	d15,#242
.L330:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   190      send_buffer[2] = temp>>8;
	sha	d0,d15,#-8
.L493:
	st.b	[a10]2,d0
.L494:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   191      send_buffer[3] = (uint8)temp;
	st.b	[a10]3,d15
.L495:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   192      
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   193      uart_putbuff(uartn,send_buffer,4);
	lea	a4,[a10]0
.L496:
	mov	d5,#4
	call	uart_putbuff
.L329:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   194          
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   195      //等待接受回传数据
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   196      while(!uart_receive_flag);
	j	.L18
.L19:
.L18:
	movh.a	a15,#@his(uart_receive_flag)
	lea	a15,[a15]@los(uart_receive_flag)
	ld.bu	d15,[a15]
	jeq	d15,#0,.L19
.L497:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   197      uart_receive_flag = 0;
	movh.a	a15,#@his(uart_receive_flag)
	lea	a15,[a15]@los(uart_receive_flag)
.L498:
	mov	d15,#0
.L499:
	st.b	[a15],d15
.L500:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   198      
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   199      return ((uint16)(receive[1]<<8) | receive[2]);
	movh.a	a15,#@his(receive)
	lea	a15,[a15]@los(receive)
.L501:
	ld.bu	d15,[a15]1
.L502:
	sha	d2,d15,#8
.L503:
	movh.a	a15,#@his(receive)
	lea	a15,[a15]@los(receive)
.L504:
	ld.bu	d15,[a15]2
.L505:
	or	d2,d15
.L506:
	j	.L20

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   200  }
.L20:
	ret
.L198:
	
__get_version_function_end:
	.size	get_version,__get_version_function_end-get_version
.L111:
	; End of function
	
	.sdecl	'.text.SEEKFREE_MT9V03X.set_exposure_time',code,cluster('set_exposure_time')
	.sect	'.text.SEEKFREE_MT9V03X.set_exposure_time'
	.align	2
	
	.global	set_exposure_time

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   201  
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   202  //-------------------------------------------------------------------------------------------------------------------
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   203  //  @brief      单独设置摄像头曝光时间
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   204  //  @param      uartn       选择使用的串口
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   205  //  @param      light       设置曝光时间越大图像越亮，摄像头收到后会根据分辨率及FPS计算最大曝光时间如果设置的数据过大，那么摄像头将会设置这个最大值
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   206  //  @return     uint16      当前曝光值，用于确认是否正确写入
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   207  //  @since      v1.0
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   208  //  Sample usage:           调用该函数前请先初始化串口
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   209  //-------------------------------------------------------------------------------------------------------------------
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   210  uint16 set_exposure_time(UARTN_enum uartn, uint16 light)
; Function set_exposure_time
.L71:
set_exposure_time:	.type	func
	sub.a	a10,#8
.L331:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   211  {
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   212  	uint16 temp;
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   213      uint8  send_buffer[4];
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   214  
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   215      send_buffer[0] = 0xA5;
	mov	d15,#165
.L511:
	st.b	[a10],d15
.L512:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   216      send_buffer[1] = SET_EXP_TIME;
	mov	d15,#240
.L513:
	st.b	[a10]1,d15
.L514:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   217      temp = light;
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   218      send_buffer[2] = temp>>8;
	sha	d15,d5,#-8
.L515:
	st.b	[a10]2,d15
.L516:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   219      send_buffer[3] = (uint8)temp;
	st.b	[a10]3,d5
.L517:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   220      
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   221      uart_putbuff(uartn,send_buffer,4);
	lea	a4,[a10]0
.L518:
	mov	d5,#4
.L332:
	call	uart_putbuff
.L333:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   222      
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   223      //等待接受回传数据
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   224      while(!uart_receive_flag);
	j	.L21
.L22:
.L21:
	movh.a	a15,#@his(uart_receive_flag)
	lea	a15,[a15]@los(uart_receive_flag)
	ld.bu	d15,[a15]
	jeq	d15,#0,.L22
.L519:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   225      uart_receive_flag = 0;
	movh.a	a15,#@his(uart_receive_flag)
	lea	a15,[a15]@los(uart_receive_flag)
.L520:
	mov	d15,#0
.L521:
	st.b	[a15],d15
.L522:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   226      
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   227      temp = receive[1]<<8 | receive[2];
	movh.a	a15,#@his(receive)
	lea	a15,[a15]@los(receive)
.L523:
	ld.bu	d15,[a15]1
.L524:
	sha	d2,d15,#8
.L525:
	movh.a	a15,#@his(receive)
	lea	a15,[a15]@los(receive)
.L526:
	ld.bu	d15,[a15]2
.L334:
	or	d2,d15
.L527:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   228      return temp;
	j	.L23

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   229  
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   230  }
.L23:
	ret
.L202:
	
__set_exposure_time_function_end:
	.size	set_exposure_time,__set_exposure_time_function_end-set_exposure_time
.L116:
	; End of function
	
	.sdecl	'.text.SEEKFREE_MT9V03X.set_mt9v03x_reg',code,cluster('set_mt9v03x_reg')
	.sect	'.text.SEEKFREE_MT9V03X.set_mt9v03x_reg'
	.align	2
	
	.global	set_mt9v03x_reg

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   231  
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   232  
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   233  //-------------------------------------------------------------------------------------------------------------------
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   234  //  @brief      对摄像头内部寄存器进行写操作
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   235  //  @param      uartn       选择使用的串口
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   236  //  @param      addr        摄像头内部寄存器地址
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   237  //  @param      data        需要写入的数据
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   238  //  @return     uint16      寄存器当前数据，用于确认是否写入成功
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   239  //  @since      v1.0
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   240  //  Sample usage:			调用该函数前请先初始化串口
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   241  //-------------------------------------------------------------------------------------------------------------------
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   242  uint16 set_mt9v03x_reg(UARTN_enum uartn, uint8 addr, uint16 data)
; Function set_mt9v03x_reg
.L73:
set_mt9v03x_reg:	.type	func
	sub.a	a10,#8
.L335:
	mov	e8,d6,d4
.L678:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   243  {
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   244  	uint16 temp;
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   245      uint8  send_buffer[4];
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   246      
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   247      send_buffer[0] = 0xA5;
	mov	d15,#165
.L679:
	st.b	[a10],d15
.L680:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   248      send_buffer[1] = SET_ADDR;
	mov	d15,#254
.L681:
	st.b	[a10]1,d15
.L682:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   249      temp = addr;
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   250      send_buffer[2] = temp>>8;
	sha	d15,d5,#-8
.L683:
	st.b	[a10]2,d15
.L684:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   251      send_buffer[3] = (uint8)temp;
	st.b	[a10]3,d5
.L685:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   252      
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   253      uart_putbuff(uartn,send_buffer,4);
	lea	a4,[a10]0
.L686:
	mov	d5,#4
.L336:
	mov	d4,d8
.L338:
	call	uart_putbuff
.L337:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   254      systick_delay_ms(STM0, 10);
	mov	d4,#0
	mov.u	d5,#38528
	addih	d5,d5,#152
	call	systick_delay
.L687:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   255      
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   256      send_buffer[0] = 0xA5;
	mov	d15,#165
.L688:
	st.b	[a10],d15
.L689:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   257      send_buffer[1] = SET_DATA;
	mov	d15,#255
.L690:
	st.b	[a10]1,d15
.L339:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   258      temp = data;
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   259      send_buffer[2] = temp>>8;
	sha	d15,d9,#-8
.L340:
	st.b	[a10]2,d15
.L341:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   260      send_buffer[3] = (uint8)temp;
	st.b	[a10]3,d9
.L342:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   261      
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   262      uart_putbuff(uartn,send_buffer,4);
	lea	a4,[a10]0
.L691:
	mov	d5,#4
.L343:
	mov	d4,d8
.L344:
	call	uart_putbuff
.L345:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   263      
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   264      //等待接受回传数据
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   265      while(!uart_receive_flag);
	j	.L24
.L25:
.L24:
	movh.a	a15,#@his(uart_receive_flag)
	lea	a15,[a15]@los(uart_receive_flag)
	ld.bu	d15,[a15]
	jeq	d15,#0,.L25
.L692:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   266      uart_receive_flag = 0;
	movh.a	a15,#@his(uart_receive_flag)
	lea	a15,[a15]@los(uart_receive_flag)
.L693:
	mov	d15,#0
.L694:
	st.b	[a15],d15
.L695:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   267      
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   268      temp = receive[1]<<8 | receive[2];
	movh.a	a15,#@his(receive)
	lea	a15,[a15]@los(receive)
.L696:
	ld.bu	d15,[a15]1
.L697:
	sha	d2,d15,#8
.L698:
	movh.a	a15,#@his(receive)
	lea	a15,[a15]@los(receive)
.L699:
	ld.bu	d15,[a15]2
.L346:
	or	d2,d15
.L700:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   269      return temp;
	j	.L26

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   270  
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   271  }
.L26:
	ret
.L302:
	
__set_mt9v03x_reg_function_end:
	.size	set_mt9v03x_reg,__set_mt9v03x_reg_function_end-set_mt9v03x_reg
.L156:
	; End of function
	
	.sdecl	'.text.SEEKFREE_MT9V03X.mt9v03x_init',code,cluster('mt9v03x_init')
	.sect	'.text.SEEKFREE_MT9V03X.mt9v03x_init'
	.align	2
	
	.global	mt9v03x_init

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   272  
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   273  //-------------------------------------------------------------------------------------------------------------------
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   274  //  @brief      MT9V03X摄像头初始化
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   275  //  @param      NULL
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   276  //  @return     void					
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   277  //  @since      v1.0
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   278  //  Sample usage:	使用FLEXIO接口采集摄像头	
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   279  //-------------------------------------------------------------------------------------------------------------------
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   280  void mt9v03x_init(void)
; Function mt9v03x_init
.L75:
mt9v03x_init:	.type	func

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   281  {
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   282  	uint8 i;
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   283      camera_type = 1;//设置连接摄像头类型
	movh.a	a15,#@his(camera_type)
	lea	a15,[a15]@los(camera_type)
.L532:
	mov	d15,#1
.L533:
	st.b	[a15],d15
.L210:

; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     1  /**
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     2   * \file IfxCpu.h
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     3   * \brief CPU  basic functionality
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     4   * \ingroup IfxLld_Cpu
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     5   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     6   * \version iLLD_1_0_1_11_0
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     7   * \copyright Copyright (c) 2019 Infineon Technologies AG. All rights reserved.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     8   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     9   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    10   *                                 IMPORTANT NOTICE
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    11   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    12   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    13   * Use of this file is subject to the terms of use agreed between (i) you or 
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    14   * the company in which ordinary course of business you are acting and (ii) 
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    15   * Infineon Technologies AG or its licensees. If and as long as no such 
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    16   * terms of use are agreed, use of this file is subject to following:
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    17  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    18  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    19   * Boost Software License - Version 1.0 - August 17th, 2003
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    20  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    21   * Permission is hereby granted, free of charge, to any person or 
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    22   * organization obtaining a copy of the software and accompanying 
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    23   * documentation covered by this license (the "Software") to use, reproduce,
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    24   * display, distribute, execute, and transmit the Software, and to prepare
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    25   * derivative works of the Software, and to permit third-parties to whom the 
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    26   * Software is furnished to do so, all subject to the following:
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    27  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    28   * The copyright notices in the Software and this entire statement, including
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    29   * the above license grant, this restriction and the following disclaimer, must
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    30   * be included in all copies of the Software, in whole or in part, and all
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    31   * derivative works of the Software, unless such copies or derivative works are
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    32   * solely in the form of machine-executable object code generated by a source
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    33   * language processor.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    34  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    35   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    36   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    37   * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    38   * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    39   * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    40   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    41   * DEALINGS IN THE SOFTWARE.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    42  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    43   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    44   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    45   * \defgroup IfxLld_Cpu_Std_Core Cpu Core Functions
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    46   * \ingroup IfxLld_Cpu_Std
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    47   * \defgroup IfxLld_Cpu_Std_Interrupt Interrupt Utility Functions
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    48   * \ingroup IfxLld_Cpu_Std
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    49   * \defgroup IfxLld_Cpu_Std_Cache Cache Management Functions
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    50   * \ingroup IfxLld_Cpu_Std
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    51   * \defgroup IfxLld_Cpu_Std_PerformanceCounter Performance Counter Functions
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    52   * \ingroup IfxLld_Cpu_Std
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    53   * \defgroup IfxLld_Cpu_Std_Synchronization Synchronization Functions
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    54   * \ingroup IfxLld_Cpu_Std
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    55   * \defgroup IfxLld_Cpu_Std_Utility Cpu Utility Functions
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    56   * \ingroup IfxLld_Cpu_Std
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    57   * \defgroup IfxLld_Cpu_Std_Enum Enumerations
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    58   * \ingroup IfxLld_Cpu_Std
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    59   * \defgroup IfxLld_Cpu_Std_DataStructures Data Structures
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    60   * \ingroup IfxLld_Cpu_Std
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    61   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    62  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    63  #ifndef IFXCPU_H
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    64  #define IFXCPU_H 1
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    65  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    66  /******************************************************************************/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    67  /*----------------------------------Includes----------------------------------*/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    68  /******************************************************************************/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    69  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    70  #include "_Impl/IfxCpu_cfg.h"
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    71  #include "IfxSrc_reg.h"
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    72  #include "IfxScu_reg.h"
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    73  #include "IfxStm_reg.h"
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    74  #include "_Impl/IfxScu_cfg.h"
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    75  #include "_Utilities/Ifx_Assert.h"
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    76  #include "Scu/Std/IfxScuWdt.h"
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    77  #include "Scu/Std/IfxScuCcu.h"
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    78  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    79  /******************************************************************************/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    80  /*-----------------------------------Macros-----------------------------------*/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    81  /******************************************************************************/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    82  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    83  /** \brief Convert local DSPR address to global DSPR address which can be accessed from the SRI bus.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    84   * Use this macro to convert a local DSPR address (in segment 0xd00.....) to
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    85   * a global DSPR address (in segment 0x700....., 0x600....., 0x500..... downwards) depending on
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    86   * the CPU number.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    87   * Example usage:
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    88   *  \code
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    89   *     dmaChConfig.sourceAddress      = IFXCPU_GLB_ADDR_DSPR(IfxCpu_getCoreId(), &sourceBuffer[i][0]);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    90   *     dmaChConfig.destinationAddress = IFXCPU_GLB_ADDR_DSPR(IfxCpu_getCoreId(), &destinationBuffer[i][0]);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    91   *  \endcode
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    92   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    93  #define IFXCPU_GLB_ADDR_DSPR(cpu, address) ((((((unsigned)(address) & 0xF0000000) == 0xD0000000) ? ((((unsigned)(address) & 0x000fffff) | 0x70000000) - ((cpu) * 0x10000000)) : (unsigned)(address))))
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    94  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    95  /** \brief Convert local PSPR address to global PSPR address which can be accessed from the SRI bus.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    96   * Use this macro to convert a local PSPR address (in segment 0xc......) to
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    97   * a global PSPR address (in segment 0x701....., 0x601....., 0x501..... downwards) depending on
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    98   * the CPU number.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    99   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   100   *   Example usage:
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   101   *   \code
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   102   *     dmaChConfig.sourceAddress      = IFXCPU_GLB_ADDR_PSPR(IfxCpu_getCoreId(), &sourceBufferInPsprMemory);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   103   *     dmaChConfig.destinationAddress = IFXCPU_GLB_ADDR_PSPR(IfxCpu_getCoreId(), &destinationBufferInPsprMemory);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   104   *   \endcode
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   105   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   106  #define IFXCPU_GLB_ADDR_PSPR(cpu, address) ((((unsigned)(address) & 0x000fffff) | 0x70100000) - ((cpu) * 0x10000000))
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   107  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   108  /******************************************************************************/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   109  /*------------------------------Type Definitions------------------------------*/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   110  /******************************************************************************/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   111  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   112  /** \brief Lock type Spin lock
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   113   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   114  typedef unsigned int IfxCpu_spinLock;
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   115  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   116  /** \brief Lock type Mutex lock
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   117   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   118  typedef unsigned int IfxCpu_mutexLock;
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   119  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   120  /** \brief Event used for synchronisation.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   121   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   122  typedef unsigned int IfxCpu_syncEvent;
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   123  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   124  /******************************************************************************/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   125  /*--------------------------------Enumerations--------------------------------*/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   126  /******************************************************************************/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   127  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   128  /** \addtogroup IfxLld_Cpu_Std_Enum
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   129   * \{ */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   130  /** \brief Enumeration for the Cpu mode
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   131   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   132  typedef enum
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   133  {
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   134      IfxCpu_CoreMode_halt,
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   135      IfxCpu_CoreMode_run,
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   136      IfxCpu_CoreMode_idle,
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   137      IfxCpu_CoreMode_sleep,
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   138      IfxCpu_CoreMode_stby,
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   139      IfxCpu_CoreMode_unknown
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   140  } IfxCpu_CoreMode;
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   141  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   142  /** \brief Performance conunter modes
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   143   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   144  typedef enum
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   145  {
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   146      IfxCpu_CounterMode_normal = 0,  /**< \brief Normal counter mode:the counter increments on their respective triggers */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   147      IfxCpu_CounterMode_task   = 1   /**< \brief Normal counter mode:additional gating control from the debug unit which allows the data gathered in the performance counters to be filtered by some specific criteria */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   148  } IfxCpu_CounterMode;
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   149  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   150  /** \} */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   151  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   152  /******************************************************************************/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   153  /*-----------------------------Data Structures--------------------------------*/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   154  /******************************************************************************/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   155  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   156  /** \addtogroup IfxLld_Cpu_Std_DataStructures
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   157   * \{ */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   158  /** \brief counter
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   159   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   160  typedef struct
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   161  {
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   162      uint32  counter;        /**< \brief Counter value */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   163      boolean overlfow;       /**< \brief sticky overlfow */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   164  } IfxCpu_Counter;
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   165  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   166  /** \} */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   167  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   168  /** \addtogroup IfxLld_Cpu_Std_DataStructures
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   169   * \{ */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   170  /** \brief Performance counter result
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   171   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   172  typedef struct
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   173  {
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   174      IfxCpu_Counter instruction;       /**< \brief Instruction counter */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   175      IfxCpu_Counter clock;             /**< \brief CPU clock counter */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   176      IfxCpu_Counter counter1;          /**< \brief Multi counter 1 */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   177      IfxCpu_Counter counter2;          /**< \brief Multi counter 2 */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   178      IfxCpu_Counter counter3;          /**< \brief Multi counter 3 */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   179  } IfxCpu_Perf;
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   180  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   181  /** \} */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   182  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   183  /** \addtogroup IfxLld_Cpu_Std_Core
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   184   * \{ */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   185  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   186  /******************************************************************************/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   187  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   188  /******************************************************************************/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   189  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   190  /** \brief API to get the address for CPU HW module register memory map
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   191   * \param cpu Resource index of the CPU
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   192   * \return CPU module register address
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   193   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   194  IFX_INLINE Ifx_CPU *IfxCpu_getAddress(IfxCpu_ResourceCpu cpu);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   195  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   196  /** \brief API to get core id of the CPU of the caller.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   197   * Caution: Core id of the cpu's may not be continguous and shouldn't be used to index cpu.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   198   * Use IfxCpu_getCoreIndex() to get cpu no.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   199   * \return Resource index of the CPU.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   200   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   201  IFX_INLINE IfxCpu_Id IfxCpu_getCoreId(void);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   202  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   203  /** \brief API to get cpu index of the caller CPU.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   204   * Note: This api can be used whereever cpu no/index is needed.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   205   * \return Resource index of the CPU.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   206   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   207  IFX_INLINE IfxCpu_ResourceCpu IfxCpu_getCoreIndex(void);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   208  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   209  /** \brief API to initialize the context save area of the CPU where this is called.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   210   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   211   * This API can initialize the CSA of the host CPU where this API is called. This API
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   212   * shall not be used to initialize the CSA of another CPU
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   213   * \param csaBegin Pointer to start of context save area
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   214   * \param csaEnd Pointer to end of context save area
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   215   * \return None
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   216   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   217  IFX_INLINE void IfxCpu_initCSA(uint32 *csaBegin, uint32 *csaEnd);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   218  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   219  /** \brief Set/Clear safety task identifier (PSW.S) on current CPU
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   220   * \return None
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   221   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   222  IFX_INLINE void IfxCpu_setSafetyTaskIdentifier(boolean safetyId);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   223  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   224  /** \brief Triggers Software Reset
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   225   * \return None
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   226   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   227  IFX_INLINE void IfxCpu_triggerSwReset(void);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   228  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   229  /******************************************************************************/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   230  /*-------------------------Global Function Prototypes-------------------------*/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   231  /******************************************************************************/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   232  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   233  /** \brief API to get current mode of CPU
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   234   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   235   * \return Current mode of the CPU
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   236   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   237  IFX_EXTERN IfxCpu_CoreMode IfxCpu_getCoreMode(Ifx_CPU *cpu);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   238  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   239  /** \brief API to get current mode of CPU
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   240   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   241   * \return Resource index of the CPU
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   242   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   243  IFX_EXTERN IfxCpu_ResourceCpu IfxCpu_getIndex(Ifx_CPU *cpu);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   244  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   245  /** \brief API to set mode of the CPU
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   246   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   247   * \param mode CPU mode to be set by this API
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   248   * \return Success status of the activity (setting the core mode).
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   249   * \retval TRUE: If the activity successfully be performed.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   250   * \retval FALSE: If the activity can't be performed.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   251   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   252  IFX_EXTERN boolean IfxCpu_setCoreMode(Ifx_CPU *cpu, IfxCpu_CoreMode mode);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   253  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   254  /** \brief API to set the program counter for the CPU specified.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   255   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   256   * \param programCounter Program counter value to be set
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   257   * \return success status of the activity (setting program counter value).
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   258   * \retval TRUE: If the activity successfully be performed.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   259   * \retval FALSE: If the activity can't be performed
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   260   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   261  IFX_EXTERN boolean IfxCpu_setProgramCounter(Ifx_CPU *cpu, uint32 programCounter);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   262  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   263  /** \brief API to set the program counter for the CPU specified and start the CPU
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   264   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   265   * \param programCounter Program counter value to start the CPU
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   266   * \return success status of the activity (setting program counter value).
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   267   * \retval TRUE: If the activity successfully be performed.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   268   * \retval FALSE: If the activity can't be performed
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   269   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   270  IFX_EXTERN boolean IfxCpu_startCore(Ifx_CPU *cpu, uint32 programCounter);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   271  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   272  /** \} */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   273  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   274  /** \addtogroup IfxLld_Cpu_Std_Interrupt
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   275   * \{ */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   276  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   277  /******************************************************************************/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   278  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   279  /******************************************************************************/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   280  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   281  /** \brief API to get the status of global interrupt enable (ICR.IE) for the CPU which calls this API
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   282   * This API provides the status of CPU where this API is called
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   283   * \return Status of global interrupt enable bit.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   284   * \retval TRUE: Global interrupts enabled.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   285   * \retval FALSE: Global interrupts disabled
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   286   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   287  IFX_INLINE boolean IfxCpu_areInterruptsEnabled(void);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   288  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   289  /** \brief API to disable global interrupt and return the previous status.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   290   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   291   * This API can be used only to disable the global interrupts of caller CPU. It cannot be
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   292   * used for this activity towards other CPUs
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   293   * \return Previous status of global interrupt enable bit.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   294   * \retval TRUE: Previously, global interrupts enabled.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   295   * \retval FALSE: Previously, global interrupts disabled
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   296   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   297  IFX_INLINE boolean IfxCpu_disableInterrupts(void);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   298  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   299  /** \brief API to enable global interrupt.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   300   * This API simply enables the global interrupt.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   301   * \return None
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   302   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   303  IFX_INLINE void IfxCpu_enableInterrupts(void);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   304  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   305  /** \brief Disable the Global Interrupt
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   306   * \return None
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   307   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   308  IFX_INLINE void IfxCpu_forceDisableInterrupts(void);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   309  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   310  /** \brief API to restore global interrupt with that of the passed parameter.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   311   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   312   * This API can be used only to disable the global interrupts of caller CPU. It cannot be
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   313   * used for this activity towards other CPUs
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   314   * \param enabled Previous status of the global interrupt enable bit
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   315   * \return None
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   316   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   317  IFX_INLINE void IfxCpu_restoreInterrupts(boolean enabled);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   318  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   319  /** \} */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   320  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   321  /** \addtogroup IfxLld_Cpu_Std_Cache
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   322   * \{ */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   323  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   324  /******************************************************************************/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   325  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   326  /******************************************************************************/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   327  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   328  /** \brief API to enable/ disable the data cacheability for selected segments
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   329   * With this API cacheability for one or more segment can be enabled/disabled for the CPU core where this API is called.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   330   * \Note This API is to be called only if the PCACHE or DCACHE are not enabled before
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   331   * \param segmentNumberMask Mask where bitfield 0 represents segment 0 and bitfield 16 represent segment F.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   332   * \param enable TRUE: to enable the cacheability for selected segment, FALSE: to disable.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   333   * \return None
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   334   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   335  IFX_INLINE void IfxCpu_enableSegmentSpecificDataAccessCacheability(uint16 segmentNumberMask, boolean enable);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   336  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   337  /** \brief API to enable/ disable the instruction cacheability for selected segments
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   338   * With this API cacheability for one or more segment can be enabled/disabled for the CPU core where this API is called.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   339   * \Note This API is to be called only if the PCACHE or DCACHE are not enabled before
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   340   * \param segmentNumberMask Mask where bitfield 0 represents segment 0 and bitfield 16 represent segment F.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   341   * \param enable TRUE: to enable the cacheability for selected segment, FALSE: to disable.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   342   * \return None
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   343   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   344  IFX_INLINE void IfxCpu_enableSegmentSpecificInstructionAccessCacheability(uint16 segmentNumberMask, boolean enable);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   345  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   346  /** \brief API to invalidate the program cache
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   347   * \return None
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   348   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   349  IFX_INLINE void IfxCpu_invalidateProgramCache(void);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   350  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   351  /** \brief API to determine if an address is in a cachable or non-cachable Flash/LMU section
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   352   * \param address Address
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   353   * \return Status TRUE/FALSE
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   354   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   355  IFX_INLINE boolean IfxCpu_isAddressCachable(void *address);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   356  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   357  /** \brief API to enable or bypass the data cache for the CPU which calls this API.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   358   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   359   * This API can be used only to enable or bypass the data cache of caller CPU. It cannot be
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   360   * used for this activity towards other CPUs
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   361   * \param enable Command to enable or bypass the data cache
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   362   * TRUE: Enable the data cache.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   363   * FALSE: Bypass the data cache.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   364   * \return None
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   365   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   366  IFX_INLINE void IfxCpu_setDataCache(boolean enable);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   367  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   368  /** \brief API to enable or bypass the program cache for the CPU which calls this API.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   369   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   370   * This API can be used only to enable or bypass the program cache of caller CPU. It cannot be
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   371   * used for this activity towards other CPUs
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   372   * \param enable Command to enable or bypass the program cache.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   373   * TRUE: Enable the program cache.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   374   * FALSE: Bypass the program cache
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   375   * \return None
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   376   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   377  IFX_INLINE void IfxCpu_setProgramCache(boolean enable);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   378  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   379  /** \} */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   380  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   381  /** \addtogroup IfxLld_Cpu_Std_PerformanceCounter
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   382   * \{ */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   383  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   384  /******************************************************************************/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   385  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   386  /******************************************************************************/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   387  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   388  /** \brief API to read the clock counter for the CPU which calls this API.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   389   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   390   * This API can be used to read clock counter of only the caller CPU. It cannot be
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   391   * used for this activity towards other CPUs.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   392   * \return Counter value. 0 to 0x7FFFFFFF.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   393   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   394  IFX_INLINE uint32 IfxCpu_getClockCounter(void);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   395  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   396  /** \brief API to get sticky overflow bit of clock counter for the CPU, which calls this API.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   397   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   398   * This API can be used to get sticky overflow bit of clock counter of only the caller CPU.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   399   * It cannot be used for this activity towards other CPUs.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   400   * This API also clears the sticky overflow after the read. While reading the sticky bit this API disables
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   401   * the counter for short time. (otherwise sticky bit cannot be cleared). This API shall be used after
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   402   * reading the counter
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   403   * \return Status of sticky overflow bit.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   404   * \retval TRUE: Sticky overflow bit is set.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   405   * \retval FALSE: Sticky overflow bit is reset
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   406   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   407  IFX_INLINE boolean IfxCpu_getClockCounterStickyOverflow(void);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   408  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   409  /** \brief API to read the instruction counter for the CPU which calls this API.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   410   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   411   * This API can be used to read instruction counter of only the caller CPU. It cannot be
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   412   * used for this activity towards other CPUs
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   413   * \return Counter value. 0 to 0x7FFFFFFF.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   414   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   415  IFX_INLINE uint32 IfxCpu_getInstructionCounter(void);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   416  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   417  /** \brief API to get sticky overflow bit of Instruction counter for the CPU, which calls this API.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   418   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   419   * This API can be used to get sticky overflow bit of Instruction counter of only the caller CPU.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   420   * It cannot be used for this activity towards other CPUs.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   421   * This API also clears the sticky overflow after the read. While reading the sticky bit this API disables
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   422   * the counter for short time. (otherwise sticky bit cannot be cleared). This API shall be used after
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   423   * reading the counter
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   424   * \return Status of sticky overflow bit.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   425   * \retval TRUE: Sticky overflow bit is set.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   426   * \retval FALSE: Sticky overflow bit is reset
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   427   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   428  IFX_INLINE boolean IfxCpu_getInstructionCounterStickyOverflow(void);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   429  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   430  /** \brief API to read the performance counter for the CPU which calls this API.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   431   * \param address Address
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   432   * \return counter value
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   433   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   434  IFX_INLINE uint32 IfxCpu_getPerformanceCounter(uint16 address);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   435  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   436  /** \brief API to get sticky overflow bit of performance counter for the CPU, which calls this API.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   437   * This is generic function to get sticky overflow bit of any performance counters
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   438   * \param address Address
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   439   * \return Status
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   440   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   441  IFX_INLINE boolean IfxCpu_getPerformanceCounterStickyOverflow(uint16 address);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   442  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   443  /** \brief Reset and start instruction, clock and multi counters
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   444   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   445   * Reset and start CCNT, ICNT, M1CNT, M2CNT, M3CNT. the overflow bits are cleared.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   446   * \param mode Counter mode
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   447   * \return None
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   448   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   449  IFX_INLINE void IfxCpu_resetAndStartCounters(IfxCpu_CounterMode mode);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   450  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   451  /** \brief API to enable or disable performance counter for the CPU which calls this API.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   452   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   453   * This API can be used to enable or disable performance counter of only the caller CPU. It cannot be
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   454   * used for this activity towards other CPUs.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   455   * \param enable enable Command to enable or disable the performance counter.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   456   * TRUE: Enable the performance counter.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   457   * FALSE: Disable the performance counter
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   458   * \return None
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   459   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   460  IFX_INLINE void IfxCpu_setPerformanceCountersEnableBit(uint32 enable);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   461  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   462  #if !((defined(__cplusplus)) && (defined(__TASKING__)))
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   463  /** \brief Stop instruction and clock counters, return their values
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   464   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   465   * Stop CCNT, ICNT, M1CNT, M2CNT, M3CNT and return their values;
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   466   *  \Note The CCTRL is reset to 0, for more accurate measurements and has to be initialized again before strating the next performance measurement.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   467   * \return Performance counter result
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   468   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   469  IFX_INLINE IfxCpu_Perf IfxCpu_stopCounters(void);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   470  #endif
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   471  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   472  /** \brief API to update clock counter for the CPU which calls this API.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   473   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   474   * This API can be used to update clock counter of only the caller CPU. It cannot be
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   475   * used for this activity towards other CPUs.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   476   * \param count Counter value to be updated. 0 to 0x7FFFFFFF
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   477   * \return None
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   478   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   479  IFX_INLINE void IfxCpu_updateClockCounter(uint32 count);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   480  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   481  /** \brief API to update Instruction counter for the CPU which calls this API.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   482   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   483   * This API can be used to update Instruction counter of only the caller CPU. It cannot be
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   484   * used for this activity towards other CPUs.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   485   * \param count Counter value to be updated. 0 to 0x7FFFFFFF
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   486   * \return None
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   487   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   488  IFX_INLINE void IfxCpu_updateInstructionCounter(uint32 count);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   489  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   490  /** \brief API to update performance counter for the CPU which calls this API.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   491   * This is generic function to update any of the performance counters
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   492   * \param address Address
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   493   * \param count Count
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   494   * \return None
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   495   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   496  IFX_INLINE void IfxCpu_updatePerformanceCounter(uint32 address, uint32 count);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   497  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   498  /** \} */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   499  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   500  /** \addtogroup IfxLld_Cpu_Std_Synchronization
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   501   * \{ */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   502  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   503  /******************************************************************************/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   504  /*-------------------------Global Function Prototypes-------------------------*/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   505  /******************************************************************************/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   506  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   507  /** \brief API to acquire the mutex (binary semaphore).
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   508   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   509   * This API can be used to acquire/get the mutex.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   510   * \param lock lock pointer
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   511   * \return TRUE : lock acquired successfully. FALSE: Failed to acquire the lock
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   512   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   513   * \code
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   514   *    IfxCpu_mutexLock resourceLock;
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   515   *    boolean flag = IfxCpu_acquireMutex(&resourceLock);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   516   *    if (flag){
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   517   *      // critical section
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   518   *      IfxCpu_releaseMutex(&resourceLock);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   519   *    }
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   520   * \endcode
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   521   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   522   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   523  IFX_EXTERN boolean IfxCpu_acquireMutex(IfxCpu_mutexLock *lock);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   524  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   525  /** \brief API to unlock the mutex .
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   526   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   527   * This API can be used to unlock the previously acquired mutex
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   528   * \param lock lock pointer
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   529   * \return None
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   530   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   531   * \code
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   532   *    IfxCpu_mutexLock resourceLock;
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   533   *    boolean flag = IfxCpu_acquireMutex(&resourceLock);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   534   *    if (flag){
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   535   *      // critical section
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   536   *      IfxCpu_releaseMutex(&resourceLock);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   537   *    }
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   538   * \endcode
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   539   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   540   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   541  IFX_EXTERN void IfxCpu_releaseMutex(IfxCpu_mutexLock *lock);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   542  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   543  /** \brief API to unlock the resource .
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   544   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   545   * This API can be used to unlock the previously acquired lock
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   546   * \param lock lock pointer
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   547   * \return None
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   548   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   549  IFX_EXTERN void IfxCpu_resetSpinLock(IfxCpu_spinLock *lock);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   550  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   551  /** \brief API to lock the resource in spin mode with the given timeout.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   552   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   553   * This API can be used to spin lock for the lock for the given timeout period.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   554   * \param lock lock pointer
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   555   * \param timeoutCount loop counter value used for timeout to acquire lock
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   556   * \return TRUE : lock acquired successfully. FALSE: Failed to acquire the lock
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   557   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   558   * \code
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   559   *    IfxCpu_spinLock resourceLock;
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   560   *    boolean flag = IfxCpu_setSpinLock(&resourceLock, 0xFFFF);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   561   *    if (flag){
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   562   *      // critical section
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   563   *      IfxCpu_resetSpinLock(&resourceLock);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   564   *    }
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   565   * \endcode
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   566   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   567   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   568  IFX_EXTERN boolean IfxCpu_setSpinLock(IfxCpu_spinLock *lock, uint32 timeoutCount);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   569  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   570  /** \} */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   571  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   572  /** \addtogroup IfxLld_Cpu_Std_Utility
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   573   * \{ */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   574  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   575  /******************************************************************************/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   576  /*-------------------------Global Function Prototypes-------------------------*/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   577  /******************************************************************************/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   578  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   579  /** \brief API to get random value
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   580   * \param seed Pointer to seed value
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   581   * \return random value
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   582   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   583  IFX_EXTERN uint32 IfxCpu_getRandomValue(uint32 *seed);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   584  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   585  /** \brief API to get random value with in the range
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   586   * \param seed Pointer to seed value
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   587   * \param min minimum range value
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   588   * \param max maximum range value
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   589   * \return random value
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   590   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   591  IFX_EXTERN uint32 IfxCpu_getRandomValueWithinRange(uint32 *seed, uint32 min, uint32 max);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   592  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   593  /** \brief This function waits till all the cores have set their corresponding bits in the event. This function along with
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   594   * IfxCpu_emitEvent() are used to achieve the synchronisation between the configured cores. By default
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   595   * "IFXCPU_CFG_ALLCORE_DONE" macro defined for all the cores. In case the user wants to check for
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   596   * synchronisation among the required cores, the macro can be redefined with the value accroing to the
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   597   * CORE_ID register.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   598   * The IfxCpu_emitEvent() is to be used in the Main functions of the Cores where the user wants to check for synchronisation.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   599   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   600   * e.g:
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   601   * 1. Check for synchronisation between core 0 and core 5
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   602   * # define 0x41U
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   603   * 2. Check for synchronisation between core 0 to core 5
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   604   * # define 0x5FU
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   605   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   606   * Note:
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   607   * Core id values read from CORE_ID register will be as shown below. The value indicates the position of the bit needs to be set while building the macro.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   608   * Core 0: 0
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   609   * Core 1: 1
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   610   * Core 2: 2
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   611   * Core 3: 3
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   612   * Core 4: 4
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   613   * Core 5: 6
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   614   * \param event Synchronous Event
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   615   * \param timeoutMilliSec timeout in millisec
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   616   * \return Error condition
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   617   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   618   * The functions IfxCpu_waitEvent and IfxCpu_emitEvent are used to achieve synchronisation between all cores (i.e individual cores wait till all cores have reached the synchronisation point). The IfxCpu_waitEvent returns 1 incase a timeout occurs.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   619   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   620   * \code
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   621   * // Global variable. preferably located in  shared memory.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   622   * IfxCpu_syncEvent event;
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   623   * boolean errorVal;
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   624   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   625   * // Below code should be repeated in Each core
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   626   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   627   * // Upon reaching Synchonisation point
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   628   * IfxCpu_emitEvent(&event);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   629   * errorVal = IfxCpu_waitEvent(&event, timeoutMilliSec); // timeoutMilliSec is timeout value to wait
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   630   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   631   * \endcode
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   632   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   633   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   634  IFX_EXTERN boolean IfxCpu_waitEvent(IfxCpu_syncEvent *event, uint32 timeoutMilliSec);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   635  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   636  /** \brief This function sets a bit corresponding to the core in the event.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   637   * \param event Synchronous Event
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   638   * \return None
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   639   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   640   * A coding example can be found in \ref IfxCpu_waitEvent
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   641   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   642   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   643  IFX_EXTERN void IfxCpu_emitEvent(IfxCpu_syncEvent *event);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   644  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   645  /** \} */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   646  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   647  /******************************************************************************/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   648  /*---------------------Inline Function Implementations------------------------*/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   649  /******************************************************************************/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   650  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   651  IFX_INLINE boolean IfxCpu_areInterruptsEnabled(void)
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   652  {
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   653      Ifx_CPU_ICR reg;
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   654      reg.U = __mfcr(CPU_ICR);
	mfcr	d15,#65068
.L347:

; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   655      return reg.B.IE != 0;
	extr.u	d15,d15,#15,#1
.L348:
	ne	d15,d15,#0
.L349:

; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   655      return reg.B.IE != 0;      (inlined)
	j	.L27

; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   656  }      (inlined)
.L27:

; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   656  }
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   657  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   658  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   659  IFX_INLINE boolean IfxCpu_disableInterrupts(void)
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   660  {
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   661      boolean enabled;
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   662      enabled = IfxCpu_areInterruptsEnabled();
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   663      __disable();
	disable
.L534:

; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   664      __nop();
	nop
.L535:

; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   665      return enabled;      (inlined)
	j	.L28

; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   666  }      (inlined)
.L28:

; D:\learngit-master\Run_Test1\Libraries\BaseSw\Service\CpuGeneric\SysSe\Bsp\Bsp.h	   110      return IfxCpu_disableInterrupts();      (inlined)
	j	.L29

; D:\learngit-master\Run_Test1\Libraries\BaseSw\Service\CpuGeneric\SysSe\Bsp\Bsp.h	   111  }      (inlined)
.L29:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   284  MT9V03X_COF_UART, 9600, MT9V03X_COF_UART_TX, MT9V03X_COF_UART_RX);	//初始换串口 配置摄像头
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   285      enableInterrupts();//开启中断
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   286  
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   287      //等待摄像头上电初始化成功 方式有两种：延时或者通过获取配置的方式 二选一
	mov	d4,#1
.L536:
	mov	d5,#9600
.L537:
	mov	d6,#6
.L538:
	mov	d7,#16
	call	uart_init
.L222:

; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     1  /**
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     2   * \file IfxCpu.h
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     3   * \brief CPU  basic functionality
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     4   * \ingroup IfxLld_Cpu
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     5   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     6   * \version iLLD_1_0_1_11_0
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     7   * \copyright Copyright (c) 2019 Infineon Technologies AG. All rights reserved.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     8   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     9   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    10   *                                 IMPORTANT NOTICE
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    11   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    12   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    13   * Use of this file is subject to the terms of use agreed between (i) you or 
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    14   * the company in which ordinary course of business you are acting and (ii) 
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    15   * Infineon Technologies AG or its licensees. If and as long as no such 
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    16   * terms of use are agreed, use of this file is subject to following:
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    17  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    18  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    19   * Boost Software License - Version 1.0 - August 17th, 2003
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    20  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    21   * Permission is hereby granted, free of charge, to any person or 
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    22   * organization obtaining a copy of the software and accompanying 
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    23   * documentation covered by this license (the "Software") to use, reproduce,
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    24   * display, distribute, execute, and transmit the Software, and to prepare
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    25   * derivative works of the Software, and to permit third-parties to whom the 
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    26   * Software is furnished to do so, all subject to the following:
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    27  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    28   * The copyright notices in the Software and this entire statement, including
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    29   * the above license grant, this restriction and the following disclaimer, must
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    30   * be included in all copies of the Software, in whole or in part, and all
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    31   * derivative works of the Software, unless such copies or derivative works are
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    32   * solely in the form of machine-executable object code generated by a source
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    33   * language processor.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    34  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    35   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    36   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    37   * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    38   * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    39   * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    40   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    41   * DEALINGS IN THE SOFTWARE.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    42  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    43   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    44   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    45   * \defgroup IfxLld_Cpu_Std_Core Cpu Core Functions
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    46   * \ingroup IfxLld_Cpu_Std
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    47   * \defgroup IfxLld_Cpu_Std_Interrupt Interrupt Utility Functions
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    48   * \ingroup IfxLld_Cpu_Std
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    49   * \defgroup IfxLld_Cpu_Std_Cache Cache Management Functions
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    50   * \ingroup IfxLld_Cpu_Std
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    51   * \defgroup IfxLld_Cpu_Std_PerformanceCounter Performance Counter Functions
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    52   * \ingroup IfxLld_Cpu_Std
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    53   * \defgroup IfxLld_Cpu_Std_Synchronization Synchronization Functions
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    54   * \ingroup IfxLld_Cpu_Std
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    55   * \defgroup IfxLld_Cpu_Std_Utility Cpu Utility Functions
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    56   * \ingroup IfxLld_Cpu_Std
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    57   * \defgroup IfxLld_Cpu_Std_Enum Enumerations
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    58   * \ingroup IfxLld_Cpu_Std
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    59   * \defgroup IfxLld_Cpu_Std_DataStructures Data Structures
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    60   * \ingroup IfxLld_Cpu_Std
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    61   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    62  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    63  #ifndef IFXCPU_H
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    64  #define IFXCPU_H 1
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    65  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    66  /******************************************************************************/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    67  /*----------------------------------Includes----------------------------------*/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    68  /******************************************************************************/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    69  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    70  #include "_Impl/IfxCpu_cfg.h"
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    71  #include "IfxSrc_reg.h"
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    72  #include "IfxScu_reg.h"
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    73  #include "IfxStm_reg.h"
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    74  #include "_Impl/IfxScu_cfg.h"
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    75  #include "_Utilities/Ifx_Assert.h"
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    76  #include "Scu/Std/IfxScuWdt.h"
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    77  #include "Scu/Std/IfxScuCcu.h"
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    78  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    79  /******************************************************************************/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    80  /*-----------------------------------Macros-----------------------------------*/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    81  /******************************************************************************/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    82  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    83  /** \brief Convert local DSPR address to global DSPR address which can be accessed from the SRI bus.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    84   * Use this macro to convert a local DSPR address (in segment 0xd00.....) to
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    85   * a global DSPR address (in segment 0x700....., 0x600....., 0x500..... downwards) depending on
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    86   * the CPU number.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    87   * Example usage:
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    88   *  \code
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    89   *     dmaChConfig.sourceAddress      = IFXCPU_GLB_ADDR_DSPR(IfxCpu_getCoreId(), &sourceBuffer[i][0]);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    90   *     dmaChConfig.destinationAddress = IFXCPU_GLB_ADDR_DSPR(IfxCpu_getCoreId(), &destinationBuffer[i][0]);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    91   *  \endcode
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    92   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    93  #define IFXCPU_GLB_ADDR_DSPR(cpu, address) ((((((unsigned)(address) & 0xF0000000) == 0xD0000000) ? ((((unsigned)(address) & 0x000fffff) | 0x70000000) - ((cpu) * 0x10000000)) : (unsigned)(address))))
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    94  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    95  /** \brief Convert local PSPR address to global PSPR address which can be accessed from the SRI bus.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    96   * Use this macro to convert a local PSPR address (in segment 0xc......) to
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    97   * a global PSPR address (in segment 0x701....., 0x601....., 0x501..... downwards) depending on
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    98   * the CPU number.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    99   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   100   *   Example usage:
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   101   *   \code
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   102   *     dmaChConfig.sourceAddress      = IFXCPU_GLB_ADDR_PSPR(IfxCpu_getCoreId(), &sourceBufferInPsprMemory);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   103   *     dmaChConfig.destinationAddress = IFXCPU_GLB_ADDR_PSPR(IfxCpu_getCoreId(), &destinationBufferInPsprMemory);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   104   *   \endcode
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   105   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   106  #define IFXCPU_GLB_ADDR_PSPR(cpu, address) ((((unsigned)(address) & 0x000fffff) | 0x70100000) - ((cpu) * 0x10000000))
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   107  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   108  /******************************************************************************/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   109  /*------------------------------Type Definitions------------------------------*/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   110  /******************************************************************************/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   111  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   112  /** \brief Lock type Spin lock
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   113   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   114  typedef unsigned int IfxCpu_spinLock;
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   115  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   116  /** \brief Lock type Mutex lock
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   117   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   118  typedef unsigned int IfxCpu_mutexLock;
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   119  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   120  /** \brief Event used for synchronisation.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   121   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   122  typedef unsigned int IfxCpu_syncEvent;
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   123  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   124  /******************************************************************************/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   125  /*--------------------------------Enumerations--------------------------------*/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   126  /******************************************************************************/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   127  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   128  /** \addtogroup IfxLld_Cpu_Std_Enum
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   129   * \{ */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   130  /** \brief Enumeration for the Cpu mode
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   131   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   132  typedef enum
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   133  {
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   134      IfxCpu_CoreMode_halt,
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   135      IfxCpu_CoreMode_run,
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   136      IfxCpu_CoreMode_idle,
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   137      IfxCpu_CoreMode_sleep,
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   138      IfxCpu_CoreMode_stby,
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   139      IfxCpu_CoreMode_unknown
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   140  } IfxCpu_CoreMode;
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   141  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   142  /** \brief Performance conunter modes
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   143   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   144  typedef enum
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   145  {
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   146      IfxCpu_CounterMode_normal = 0,  /**< \brief Normal counter mode:the counter increments on their respective triggers */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   147      IfxCpu_CounterMode_task   = 1   /**< \brief Normal counter mode:additional gating control from the debug unit which allows the data gathered in the performance counters to be filtered by some specific criteria */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   148  } IfxCpu_CounterMode;
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   149  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   150  /** \} */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   151  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   152  /******************************************************************************/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   153  /*-----------------------------Data Structures--------------------------------*/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   154  /******************************************************************************/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   155  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   156  /** \addtogroup IfxLld_Cpu_Std_DataStructures
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   157   * \{ */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   158  /** \brief counter
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   159   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   160  typedef struct
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   161  {
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   162      uint32  counter;        /**< \brief Counter value */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   163      boolean overlfow;       /**< \brief sticky overlfow */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   164  } IfxCpu_Counter;
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   165  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   166  /** \} */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   167  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   168  /** \addtogroup IfxLld_Cpu_Std_DataStructures
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   169   * \{ */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   170  /** \brief Performance counter result
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   171   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   172  typedef struct
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   173  {
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   174      IfxCpu_Counter instruction;       /**< \brief Instruction counter */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   175      IfxCpu_Counter clock;             /**< \brief CPU clock counter */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   176      IfxCpu_Counter counter1;          /**< \brief Multi counter 1 */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   177      IfxCpu_Counter counter2;          /**< \brief Multi counter 2 */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   178      IfxCpu_Counter counter3;          /**< \brief Multi counter 3 */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   179  } IfxCpu_Perf;
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   180  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   181  /** \} */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   182  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   183  /** \addtogroup IfxLld_Cpu_Std_Core
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   184   * \{ */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   185  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   186  /******************************************************************************/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   187  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   188  /******************************************************************************/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   189  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   190  /** \brief API to get the address for CPU HW module register memory map
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   191   * \param cpu Resource index of the CPU
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   192   * \return CPU module register address
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   193   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   194  IFX_INLINE Ifx_CPU *IfxCpu_getAddress(IfxCpu_ResourceCpu cpu);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   195  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   196  /** \brief API to get core id of the CPU of the caller.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   197   * Caution: Core id of the cpu's may not be continguous and shouldn't be used to index cpu.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   198   * Use IfxCpu_getCoreIndex() to get cpu no.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   199   * \return Resource index of the CPU.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   200   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   201  IFX_INLINE IfxCpu_Id IfxCpu_getCoreId(void);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   202  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   203  /** \brief API to get cpu index of the caller CPU.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   204   * Note: This api can be used whereever cpu no/index is needed.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   205   * \return Resource index of the CPU.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   206   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   207  IFX_INLINE IfxCpu_ResourceCpu IfxCpu_getCoreIndex(void);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   208  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   209  /** \brief API to initialize the context save area of the CPU where this is called.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   210   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   211   * This API can initialize the CSA of the host CPU where this API is called. This API
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   212   * shall not be used to initialize the CSA of another CPU
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   213   * \param csaBegin Pointer to start of context save area
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   214   * \param csaEnd Pointer to end of context save area
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   215   * \return None
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   216   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   217  IFX_INLINE void IfxCpu_initCSA(uint32 *csaBegin, uint32 *csaEnd);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   218  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   219  /** \brief Set/Clear safety task identifier (PSW.S) on current CPU
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   220   * \return None
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   221   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   222  IFX_INLINE void IfxCpu_setSafetyTaskIdentifier(boolean safetyId);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   223  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   224  /** \brief Triggers Software Reset
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   225   * \return None
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   226   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   227  IFX_INLINE void IfxCpu_triggerSwReset(void);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   228  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   229  /******************************************************************************/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   230  /*-------------------------Global Function Prototypes-------------------------*/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   231  /******************************************************************************/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   232  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   233  /** \brief API to get current mode of CPU
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   234   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   235   * \return Current mode of the CPU
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   236   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   237  IFX_EXTERN IfxCpu_CoreMode IfxCpu_getCoreMode(Ifx_CPU *cpu);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   238  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   239  /** \brief API to get current mode of CPU
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   240   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   241   * \return Resource index of the CPU
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   242   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   243  IFX_EXTERN IfxCpu_ResourceCpu IfxCpu_getIndex(Ifx_CPU *cpu);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   244  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   245  /** \brief API to set mode of the CPU
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   246   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   247   * \param mode CPU mode to be set by this API
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   248   * \return Success status of the activity (setting the core mode).
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   249   * \retval TRUE: If the activity successfully be performed.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   250   * \retval FALSE: If the activity can't be performed.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   251   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   252  IFX_EXTERN boolean IfxCpu_setCoreMode(Ifx_CPU *cpu, IfxCpu_CoreMode mode);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   253  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   254  /** \brief API to set the program counter for the CPU specified.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   255   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   256   * \param programCounter Program counter value to be set
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   257   * \return success status of the activity (setting program counter value).
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   258   * \retval TRUE: If the activity successfully be performed.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   259   * \retval FALSE: If the activity can't be performed
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   260   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   261  IFX_EXTERN boolean IfxCpu_setProgramCounter(Ifx_CPU *cpu, uint32 programCounter);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   262  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   263  /** \brief API to set the program counter for the CPU specified and start the CPU
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   264   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   265   * \param programCounter Program counter value to start the CPU
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   266   * \return success status of the activity (setting program counter value).
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   267   * \retval TRUE: If the activity successfully be performed.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   268   * \retval FALSE: If the activity can't be performed
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   269   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   270  IFX_EXTERN boolean IfxCpu_startCore(Ifx_CPU *cpu, uint32 programCounter);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   271  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   272  /** \} */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   273  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   274  /** \addtogroup IfxLld_Cpu_Std_Interrupt
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   275   * \{ */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   276  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   277  /******************************************************************************/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   278  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   279  /******************************************************************************/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   280  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   281  /** \brief API to get the status of global interrupt enable (ICR.IE) for the CPU which calls this API
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   282   * This API provides the status of CPU where this API is called
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   283   * \return Status of global interrupt enable bit.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   284   * \retval TRUE: Global interrupts enabled.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   285   * \retval FALSE: Global interrupts disabled
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   286   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   287  IFX_INLINE boolean IfxCpu_areInterruptsEnabled(void);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   288  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   289  /** \brief API to disable global interrupt and return the previous status.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   290   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   291   * This API can be used only to disable the global interrupts of caller CPU. It cannot be
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   292   * used for this activity towards other CPUs
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   293   * \return Previous status of global interrupt enable bit.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   294   * \retval TRUE: Previously, global interrupts enabled.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   295   * \retval FALSE: Previously, global interrupts disabled
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   296   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   297  IFX_INLINE boolean IfxCpu_disableInterrupts(void);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   298  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   299  /** \brief API to enable global interrupt.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   300   * This API simply enables the global interrupt.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   301   * \return None
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   302   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   303  IFX_INLINE void IfxCpu_enableInterrupts(void);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   304  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   305  /** \brief Disable the Global Interrupt
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   306   * \return None
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   307   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   308  IFX_INLINE void IfxCpu_forceDisableInterrupts(void);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   309  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   310  /** \brief API to restore global interrupt with that of the passed parameter.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   311   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   312   * This API can be used only to disable the global interrupts of caller CPU. It cannot be
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   313   * used for this activity towards other CPUs
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   314   * \param enabled Previous status of the global interrupt enable bit
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   315   * \return None
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   316   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   317  IFX_INLINE void IfxCpu_restoreInterrupts(boolean enabled);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   318  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   319  /** \} */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   320  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   321  /** \addtogroup IfxLld_Cpu_Std_Cache
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   322   * \{ */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   323  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   324  /******************************************************************************/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   325  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   326  /******************************************************************************/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   327  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   328  /** \brief API to enable/ disable the data cacheability for selected segments
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   329   * With this API cacheability for one or more segment can be enabled/disabled for the CPU core where this API is called.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   330   * \Note This API is to be called only if the PCACHE or DCACHE are not enabled before
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   331   * \param segmentNumberMask Mask where bitfield 0 represents segment 0 and bitfield 16 represent segment F.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   332   * \param enable TRUE: to enable the cacheability for selected segment, FALSE: to disable.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   333   * \return None
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   334   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   335  IFX_INLINE void IfxCpu_enableSegmentSpecificDataAccessCacheability(uint16 segmentNumberMask, boolean enable);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   336  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   337  /** \brief API to enable/ disable the instruction cacheability for selected segments
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   338   * With this API cacheability for one or more segment can be enabled/disabled for the CPU core where this API is called.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   339   * \Note This API is to be called only if the PCACHE or DCACHE are not enabled before
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   340   * \param segmentNumberMask Mask where bitfield 0 represents segment 0 and bitfield 16 represent segment F.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   341   * \param enable TRUE: to enable the cacheability for selected segment, FALSE: to disable.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   342   * \return None
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   343   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   344  IFX_INLINE void IfxCpu_enableSegmentSpecificInstructionAccessCacheability(uint16 segmentNumberMask, boolean enable);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   345  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   346  /** \brief API to invalidate the program cache
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   347   * \return None
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   348   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   349  IFX_INLINE void IfxCpu_invalidateProgramCache(void);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   350  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   351  /** \brief API to determine if an address is in a cachable or non-cachable Flash/LMU section
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   352   * \param address Address
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   353   * \return Status TRUE/FALSE
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   354   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   355  IFX_INLINE boolean IfxCpu_isAddressCachable(void *address);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   356  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   357  /** \brief API to enable or bypass the data cache for the CPU which calls this API.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   358   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   359   * This API can be used only to enable or bypass the data cache of caller CPU. It cannot be
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   360   * used for this activity towards other CPUs
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   361   * \param enable Command to enable or bypass the data cache
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   362   * TRUE: Enable the data cache.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   363   * FALSE: Bypass the data cache.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   364   * \return None
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   365   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   366  IFX_INLINE void IfxCpu_setDataCache(boolean enable);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   367  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   368  /** \brief API to enable or bypass the program cache for the CPU which calls this API.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   369   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   370   * This API can be used only to enable or bypass the program cache of caller CPU. It cannot be
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   371   * used for this activity towards other CPUs
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   372   * \param enable Command to enable or bypass the program cache.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   373   * TRUE: Enable the program cache.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   374   * FALSE: Bypass the program cache
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   375   * \return None
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   376   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   377  IFX_INLINE void IfxCpu_setProgramCache(boolean enable);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   378  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   379  /** \} */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   380  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   381  /** \addtogroup IfxLld_Cpu_Std_PerformanceCounter
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   382   * \{ */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   383  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   384  /******************************************************************************/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   385  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   386  /******************************************************************************/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   387  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   388  /** \brief API to read the clock counter for the CPU which calls this API.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   389   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   390   * This API can be used to read clock counter of only the caller CPU. It cannot be
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   391   * used for this activity towards other CPUs.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   392   * \return Counter value. 0 to 0x7FFFFFFF.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   393   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   394  IFX_INLINE uint32 IfxCpu_getClockCounter(void);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   395  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   396  /** \brief API to get sticky overflow bit of clock counter for the CPU, which calls this API.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   397   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   398   * This API can be used to get sticky overflow bit of clock counter of only the caller CPU.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   399   * It cannot be used for this activity towards other CPUs.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   400   * This API also clears the sticky overflow after the read. While reading the sticky bit this API disables
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   401   * the counter for short time. (otherwise sticky bit cannot be cleared). This API shall be used after
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   402   * reading the counter
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   403   * \return Status of sticky overflow bit.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   404   * \retval TRUE: Sticky overflow bit is set.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   405   * \retval FALSE: Sticky overflow bit is reset
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   406   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   407  IFX_INLINE boolean IfxCpu_getClockCounterStickyOverflow(void);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   408  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   409  /** \brief API to read the instruction counter for the CPU which calls this API.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   410   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   411   * This API can be used to read instruction counter of only the caller CPU. It cannot be
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   412   * used for this activity towards other CPUs
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   413   * \return Counter value. 0 to 0x7FFFFFFF.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   414   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   415  IFX_INLINE uint32 IfxCpu_getInstructionCounter(void);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   416  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   417  /** \brief API to get sticky overflow bit of Instruction counter for the CPU, which calls this API.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   418   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   419   * This API can be used to get sticky overflow bit of Instruction counter of only the caller CPU.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   420   * It cannot be used for this activity towards other CPUs.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   421   * This API also clears the sticky overflow after the read. While reading the sticky bit this API disables
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   422   * the counter for short time. (otherwise sticky bit cannot be cleared). This API shall be used after
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   423   * reading the counter
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   424   * \return Status of sticky overflow bit.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   425   * \retval TRUE: Sticky overflow bit is set.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   426   * \retval FALSE: Sticky overflow bit is reset
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   427   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   428  IFX_INLINE boolean IfxCpu_getInstructionCounterStickyOverflow(void);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   429  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   430  /** \brief API to read the performance counter for the CPU which calls this API.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   431   * \param address Address
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   432   * \return counter value
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   433   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   434  IFX_INLINE uint32 IfxCpu_getPerformanceCounter(uint16 address);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   435  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   436  /** \brief API to get sticky overflow bit of performance counter for the CPU, which calls this API.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   437   * This is generic function to get sticky overflow bit of any performance counters
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   438   * \param address Address
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   439   * \return Status
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   440   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   441  IFX_INLINE boolean IfxCpu_getPerformanceCounterStickyOverflow(uint16 address);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   442  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   443  /** \brief Reset and start instruction, clock and multi counters
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   444   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   445   * Reset and start CCNT, ICNT, M1CNT, M2CNT, M3CNT. the overflow bits are cleared.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   446   * \param mode Counter mode
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   447   * \return None
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   448   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   449  IFX_INLINE void IfxCpu_resetAndStartCounters(IfxCpu_CounterMode mode);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   450  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   451  /** \brief API to enable or disable performance counter for the CPU which calls this API.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   452   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   453   * This API can be used to enable or disable performance counter of only the caller CPU. It cannot be
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   454   * used for this activity towards other CPUs.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   455   * \param enable enable Command to enable or disable the performance counter.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   456   * TRUE: Enable the performance counter.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   457   * FALSE: Disable the performance counter
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   458   * \return None
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   459   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   460  IFX_INLINE void IfxCpu_setPerformanceCountersEnableBit(uint32 enable);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   461  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   462  #if !((defined(__cplusplus)) && (defined(__TASKING__)))
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   463  /** \brief Stop instruction and clock counters, return their values
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   464   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   465   * Stop CCNT, ICNT, M1CNT, M2CNT, M3CNT and return their values;
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   466   *  \Note The CCTRL is reset to 0, for more accurate measurements and has to be initialized again before strating the next performance measurement.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   467   * \return Performance counter result
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   468   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   469  IFX_INLINE IfxCpu_Perf IfxCpu_stopCounters(void);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   470  #endif
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   471  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   472  /** \brief API to update clock counter for the CPU which calls this API.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   473   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   474   * This API can be used to update clock counter of only the caller CPU. It cannot be
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   475   * used for this activity towards other CPUs.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   476   * \param count Counter value to be updated. 0 to 0x7FFFFFFF
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   477   * \return None
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   478   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   479  IFX_INLINE void IfxCpu_updateClockCounter(uint32 count);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   480  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   481  /** \brief API to update Instruction counter for the CPU which calls this API.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   482   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   483   * This API can be used to update Instruction counter of only the caller CPU. It cannot be
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   484   * used for this activity towards other CPUs.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   485   * \param count Counter value to be updated. 0 to 0x7FFFFFFF
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   486   * \return None
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   487   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   488  IFX_INLINE void IfxCpu_updateInstructionCounter(uint32 count);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   489  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   490  /** \brief API to update performance counter for the CPU which calls this API.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   491   * This is generic function to update any of the performance counters
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   492   * \param address Address
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   493   * \param count Count
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   494   * \return None
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   495   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   496  IFX_INLINE void IfxCpu_updatePerformanceCounter(uint32 address, uint32 count);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   497  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   498  /** \} */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   499  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   500  /** \addtogroup IfxLld_Cpu_Std_Synchronization
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   501   * \{ */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   502  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   503  /******************************************************************************/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   504  /*-------------------------Global Function Prototypes-------------------------*/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   505  /******************************************************************************/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   506  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   507  /** \brief API to acquire the mutex (binary semaphore).
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   508   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   509   * This API can be used to acquire/get the mutex.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   510   * \param lock lock pointer
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   511   * \return TRUE : lock acquired successfully. FALSE: Failed to acquire the lock
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   512   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   513   * \code
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   514   *    IfxCpu_mutexLock resourceLock;
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   515   *    boolean flag = IfxCpu_acquireMutex(&resourceLock);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   516   *    if (flag){
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   517   *      // critical section
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   518   *      IfxCpu_releaseMutex(&resourceLock);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   519   *    }
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   520   * \endcode
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   521   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   522   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   523  IFX_EXTERN boolean IfxCpu_acquireMutex(IfxCpu_mutexLock *lock);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   524  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   525  /** \brief API to unlock the mutex .
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   526   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   527   * This API can be used to unlock the previously acquired mutex
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   528   * \param lock lock pointer
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   529   * \return None
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   530   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   531   * \code
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   532   *    IfxCpu_mutexLock resourceLock;
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   533   *    boolean flag = IfxCpu_acquireMutex(&resourceLock);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   534   *    if (flag){
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   535   *      // critical section
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   536   *      IfxCpu_releaseMutex(&resourceLock);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   537   *    }
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   538   * \endcode
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   539   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   540   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   541  IFX_EXTERN void IfxCpu_releaseMutex(IfxCpu_mutexLock *lock);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   542  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   543  /** \brief API to unlock the resource .
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   544   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   545   * This API can be used to unlock the previously acquired lock
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   546   * \param lock lock pointer
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   547   * \return None
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   548   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   549  IFX_EXTERN void IfxCpu_resetSpinLock(IfxCpu_spinLock *lock);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   550  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   551  /** \brief API to lock the resource in spin mode with the given timeout.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   552   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   553   * This API can be used to spin lock for the lock for the given timeout period.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   554   * \param lock lock pointer
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   555   * \param timeoutCount loop counter value used for timeout to acquire lock
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   556   * \return TRUE : lock acquired successfully. FALSE: Failed to acquire the lock
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   557   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   558   * \code
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   559   *    IfxCpu_spinLock resourceLock;
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   560   *    boolean flag = IfxCpu_setSpinLock(&resourceLock, 0xFFFF);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   561   *    if (flag){
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   562   *      // critical section
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   563   *      IfxCpu_resetSpinLock(&resourceLock);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   564   *    }
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   565   * \endcode
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   566   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   567   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   568  IFX_EXTERN boolean IfxCpu_setSpinLock(IfxCpu_spinLock *lock, uint32 timeoutCount);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   569  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   570  /** \} */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   571  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   572  /** \addtogroup IfxLld_Cpu_Std_Utility
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   573   * \{ */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   574  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   575  /******************************************************************************/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   576  /*-------------------------Global Function Prototypes-------------------------*/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   577  /******************************************************************************/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   578  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   579  /** \brief API to get random value
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   580   * \param seed Pointer to seed value
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   581   * \return random value
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   582   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   583  IFX_EXTERN uint32 IfxCpu_getRandomValue(uint32 *seed);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   584  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   585  /** \brief API to get random value with in the range
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   586   * \param seed Pointer to seed value
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   587   * \param min minimum range value
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   588   * \param max maximum range value
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   589   * \return random value
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   590   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   591  IFX_EXTERN uint32 IfxCpu_getRandomValueWithinRange(uint32 *seed, uint32 min, uint32 max);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   592  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   593  /** \brief This function waits till all the cores have set their corresponding bits in the event. This function along with
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   594   * IfxCpu_emitEvent() are used to achieve the synchronisation between the configured cores. By default
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   595   * "IFXCPU_CFG_ALLCORE_DONE" macro defined for all the cores. In case the user wants to check for
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   596   * synchronisation among the required cores, the macro can be redefined with the value accroing to the
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   597   * CORE_ID register.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   598   * The IfxCpu_emitEvent() is to be used in the Main functions of the Cores where the user wants to check for synchronisation.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   599   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   600   * e.g:
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   601   * 1. Check for synchronisation between core 0 and core 5
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   602   * # define 0x41U
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   603   * 2. Check for synchronisation between core 0 to core 5
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   604   * # define 0x5FU
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   605   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   606   * Note:
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   607   * Core id values read from CORE_ID register will be as shown below. The value indicates the position of the bit needs to be set while building the macro.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   608   * Core 0: 0
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   609   * Core 1: 1
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   610   * Core 2: 2
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   611   * Core 3: 3
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   612   * Core 4: 4
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   613   * Core 5: 6
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   614   * \param event Synchronous Event
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   615   * \param timeoutMilliSec timeout in millisec
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   616   * \return Error condition
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   617   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   618   * The functions IfxCpu_waitEvent and IfxCpu_emitEvent are used to achieve synchronisation between all cores (i.e individual cores wait till all cores have reached the synchronisation point). The IfxCpu_waitEvent returns 1 incase a timeout occurs.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   619   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   620   * \code
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   621   * // Global variable. preferably located in  shared memory.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   622   * IfxCpu_syncEvent event;
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   623   * boolean errorVal;
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   624   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   625   * // Below code should be repeated in Each core
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   626   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   627   * // Upon reaching Synchonisation point
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   628   * IfxCpu_emitEvent(&event);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   629   * errorVal = IfxCpu_waitEvent(&event, timeoutMilliSec); // timeoutMilliSec is timeout value to wait
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   630   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   631   * \endcode
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   632   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   633   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   634  IFX_EXTERN boolean IfxCpu_waitEvent(IfxCpu_syncEvent *event, uint32 timeoutMilliSec);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   635  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   636  /** \brief This function sets a bit corresponding to the core in the event.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   637   * \param event Synchronous Event
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   638   * \return None
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   639   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   640   * A coding example can be found in \ref IfxCpu_waitEvent
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   641   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   642   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   643  IFX_EXTERN void IfxCpu_emitEvent(IfxCpu_syncEvent *event);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   644  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   645  /** \} */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   646  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   647  /******************************************************************************/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   648  /*---------------------Inline Function Implementations------------------------*/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   649  /******************************************************************************/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   650  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   651  IFX_INLINE boolean IfxCpu_areInterruptsEnabled(void)
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   652  {
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   653      Ifx_CPU_ICR reg;
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   654      reg.U = __mfcr(CPU_ICR);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   655      return reg.B.IE != 0;
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   656  }
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   657  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   658  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   659  IFX_INLINE boolean IfxCpu_disableInterrupts(void)
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   660  {
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   661      boolean enabled;
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   662      enabled = IfxCpu_areInterruptsEnabled();
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   663      __disable();
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   664      __nop();
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   665      return enabled;
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   666  }
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   667  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   668  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   669  IFX_INLINE void IfxCpu_enableInterrupts(void)
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   670  {
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   671      __enable();
	enable
.L223:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   288  //systick_delay_ms(STM0, 1000);//延时方式
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   289      get_config(MT9V03X_COF_UART, GET_CFG);//获取配置的方式
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   290  
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   291      uart_receive_flag = 0;
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   292      set_config(MT9V03X_COF_UART, MT9V03X_CFG);
	mov	d4,#1
.L539:
	movh.a	a4,#@his(GET_CFG)
	lea	a4,[a4]@los(GET_CFG)
	call	get_config
.L540:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   293  
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   294      //获取配置便于查看配置是否正确
	movh.a	a15,#@his(uart_receive_flag)
	lea	a15,[a15]@los(uart_receive_flag)
.L541:
	mov	d0,#0
.L542:
	st.b	[a15],d0
.L543:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   295      get_config(MT9V03X_COF_UART, GET_CFG);
	mov	d4,#1
.L544:
	movh.a	a4,#@his(MT9V03X_CFG)
	lea	a4,[a4]@los(MT9V03X_CFG)
	call	set_config
.L545:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   296  
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   297      disableInterrupts();
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   298  
	mov	d4,#1
.L546:
	movh.a	a4,#@his(GET_CFG)
	lea	a4,[a4]@los(GET_CFG)
	call	get_config
.L227:

; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     1  /**
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     2   * \file IfxCpu.h
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     3   * \brief CPU  basic functionality
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     4   * \ingroup IfxLld_Cpu
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     5   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     6   * \version iLLD_1_0_1_11_0
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     7   * \copyright Copyright (c) 2019 Infineon Technologies AG. All rights reserved.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     8   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     9   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    10   *                                 IMPORTANT NOTICE
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    11   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    12   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    13   * Use of this file is subject to the terms of use agreed between (i) you or 
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    14   * the company in which ordinary course of business you are acting and (ii) 
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    15   * Infineon Technologies AG or its licensees. If and as long as no such 
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    16   * terms of use are agreed, use of this file is subject to following:
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    17  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    18  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    19   * Boost Software License - Version 1.0 - August 17th, 2003
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    20  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    21   * Permission is hereby granted, free of charge, to any person or 
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    22   * organization obtaining a copy of the software and accompanying 
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    23   * documentation covered by this license (the "Software") to use, reproduce,
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    24   * display, distribute, execute, and transmit the Software, and to prepare
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    25   * derivative works of the Software, and to permit third-parties to whom the 
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    26   * Software is furnished to do so, all subject to the following:
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    27  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    28   * The copyright notices in the Software and this entire statement, including
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    29   * the above license grant, this restriction and the following disclaimer, must
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    30   * be included in all copies of the Software, in whole or in part, and all
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    31   * derivative works of the Software, unless such copies or derivative works are
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    32   * solely in the form of machine-executable object code generated by a source
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    33   * language processor.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    34  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    35   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    36   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    37   * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    38   * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    39   * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    40   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    41   * DEALINGS IN THE SOFTWARE.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    42  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    43   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    44   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    45   * \defgroup IfxLld_Cpu_Std_Core Cpu Core Functions
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    46   * \ingroup IfxLld_Cpu_Std
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    47   * \defgroup IfxLld_Cpu_Std_Interrupt Interrupt Utility Functions
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    48   * \ingroup IfxLld_Cpu_Std
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    49   * \defgroup IfxLld_Cpu_Std_Cache Cache Management Functions
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    50   * \ingroup IfxLld_Cpu_Std
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    51   * \defgroup IfxLld_Cpu_Std_PerformanceCounter Performance Counter Functions
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    52   * \ingroup IfxLld_Cpu_Std
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    53   * \defgroup IfxLld_Cpu_Std_Synchronization Synchronization Functions
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    54   * \ingroup IfxLld_Cpu_Std
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    55   * \defgroup IfxLld_Cpu_Std_Utility Cpu Utility Functions
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    56   * \ingroup IfxLld_Cpu_Std
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    57   * \defgroup IfxLld_Cpu_Std_Enum Enumerations
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    58   * \ingroup IfxLld_Cpu_Std
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    59   * \defgroup IfxLld_Cpu_Std_DataStructures Data Structures
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    60   * \ingroup IfxLld_Cpu_Std
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    61   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    62  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    63  #ifndef IFXCPU_H
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    64  #define IFXCPU_H 1
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    65  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    66  /******************************************************************************/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    67  /*----------------------------------Includes----------------------------------*/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    68  /******************************************************************************/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    69  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    70  #include "_Impl/IfxCpu_cfg.h"
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    71  #include "IfxSrc_reg.h"
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    72  #include "IfxScu_reg.h"
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    73  #include "IfxStm_reg.h"
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    74  #include "_Impl/IfxScu_cfg.h"
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    75  #include "_Utilities/Ifx_Assert.h"
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    76  #include "Scu/Std/IfxScuWdt.h"
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    77  #include "Scu/Std/IfxScuCcu.h"
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    78  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    79  /******************************************************************************/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    80  /*-----------------------------------Macros-----------------------------------*/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    81  /******************************************************************************/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    82  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    83  /** \brief Convert local DSPR address to global DSPR address which can be accessed from the SRI bus.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    84   * Use this macro to convert a local DSPR address (in segment 0xd00.....) to
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    85   * a global DSPR address (in segment 0x700....., 0x600....., 0x500..... downwards) depending on
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    86   * the CPU number.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    87   * Example usage:
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    88   *  \code
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    89   *     dmaChConfig.sourceAddress      = IFXCPU_GLB_ADDR_DSPR(IfxCpu_getCoreId(), &sourceBuffer[i][0]);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    90   *     dmaChConfig.destinationAddress = IFXCPU_GLB_ADDR_DSPR(IfxCpu_getCoreId(), &destinationBuffer[i][0]);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    91   *  \endcode
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    92   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    93  #define IFXCPU_GLB_ADDR_DSPR(cpu, address) ((((((unsigned)(address) & 0xF0000000) == 0xD0000000) ? ((((unsigned)(address) & 0x000fffff) | 0x70000000) - ((cpu) * 0x10000000)) : (unsigned)(address))))
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    94  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    95  /** \brief Convert local PSPR address to global PSPR address which can be accessed from the SRI bus.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    96   * Use this macro to convert a local PSPR address (in segment 0xc......) to
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    97   * a global PSPR address (in segment 0x701....., 0x601....., 0x501..... downwards) depending on
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    98   * the CPU number.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    99   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   100   *   Example usage:
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   101   *   \code
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   102   *     dmaChConfig.sourceAddress      = IFXCPU_GLB_ADDR_PSPR(IfxCpu_getCoreId(), &sourceBufferInPsprMemory);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   103   *     dmaChConfig.destinationAddress = IFXCPU_GLB_ADDR_PSPR(IfxCpu_getCoreId(), &destinationBufferInPsprMemory);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   104   *   \endcode
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   105   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   106  #define IFXCPU_GLB_ADDR_PSPR(cpu, address) ((((unsigned)(address) & 0x000fffff) | 0x70100000) - ((cpu) * 0x10000000))
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   107  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   108  /******************************************************************************/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   109  /*------------------------------Type Definitions------------------------------*/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   110  /******************************************************************************/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   111  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   112  /** \brief Lock type Spin lock
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   113   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   114  typedef unsigned int IfxCpu_spinLock;
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   115  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   116  /** \brief Lock type Mutex lock
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   117   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   118  typedef unsigned int IfxCpu_mutexLock;
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   119  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   120  /** \brief Event used for synchronisation.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   121   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   122  typedef unsigned int IfxCpu_syncEvent;
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   123  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   124  /******************************************************************************/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   125  /*--------------------------------Enumerations--------------------------------*/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   126  /******************************************************************************/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   127  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   128  /** \addtogroup IfxLld_Cpu_Std_Enum
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   129   * \{ */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   130  /** \brief Enumeration for the Cpu mode
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   131   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   132  typedef enum
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   133  {
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   134      IfxCpu_CoreMode_halt,
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   135      IfxCpu_CoreMode_run,
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   136      IfxCpu_CoreMode_idle,
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   137      IfxCpu_CoreMode_sleep,
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   138      IfxCpu_CoreMode_stby,
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   139      IfxCpu_CoreMode_unknown
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   140  } IfxCpu_CoreMode;
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   141  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   142  /** \brief Performance conunter modes
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   143   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   144  typedef enum
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   145  {
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   146      IfxCpu_CounterMode_normal = 0,  /**< \brief Normal counter mode:the counter increments on their respective triggers */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   147      IfxCpu_CounterMode_task   = 1   /**< \brief Normal counter mode:additional gating control from the debug unit which allows the data gathered in the performance counters to be filtered by some specific criteria */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   148  } IfxCpu_CounterMode;
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   149  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   150  /** \} */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   151  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   152  /******************************************************************************/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   153  /*-----------------------------Data Structures--------------------------------*/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   154  /******************************************************************************/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   155  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   156  /** \addtogroup IfxLld_Cpu_Std_DataStructures
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   157   * \{ */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   158  /** \brief counter
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   159   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   160  typedef struct
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   161  {
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   162      uint32  counter;        /**< \brief Counter value */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   163      boolean overlfow;       /**< \brief sticky overlfow */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   164  } IfxCpu_Counter;
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   165  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   166  /** \} */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   167  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   168  /** \addtogroup IfxLld_Cpu_Std_DataStructures
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   169   * \{ */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   170  /** \brief Performance counter result
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   171   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   172  typedef struct
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   173  {
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   174      IfxCpu_Counter instruction;       /**< \brief Instruction counter */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   175      IfxCpu_Counter clock;             /**< \brief CPU clock counter */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   176      IfxCpu_Counter counter1;          /**< \brief Multi counter 1 */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   177      IfxCpu_Counter counter2;          /**< \brief Multi counter 2 */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   178      IfxCpu_Counter counter3;          /**< \brief Multi counter 3 */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   179  } IfxCpu_Perf;
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   180  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   181  /** \} */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   182  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   183  /** \addtogroup IfxLld_Cpu_Std_Core
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   184   * \{ */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   185  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   186  /******************************************************************************/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   187  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   188  /******************************************************************************/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   189  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   190  /** \brief API to get the address for CPU HW module register memory map
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   191   * \param cpu Resource index of the CPU
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   192   * \return CPU module register address
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   193   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   194  IFX_INLINE Ifx_CPU *IfxCpu_getAddress(IfxCpu_ResourceCpu cpu);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   195  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   196  /** \brief API to get core id of the CPU of the caller.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   197   * Caution: Core id of the cpu's may not be continguous and shouldn't be used to index cpu.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   198   * Use IfxCpu_getCoreIndex() to get cpu no.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   199   * \return Resource index of the CPU.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   200   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   201  IFX_INLINE IfxCpu_Id IfxCpu_getCoreId(void);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   202  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   203  /** \brief API to get cpu index of the caller CPU.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   204   * Note: This api can be used whereever cpu no/index is needed.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   205   * \return Resource index of the CPU.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   206   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   207  IFX_INLINE IfxCpu_ResourceCpu IfxCpu_getCoreIndex(void);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   208  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   209  /** \brief API to initialize the context save area of the CPU where this is called.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   210   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   211   * This API can initialize the CSA of the host CPU where this API is called. This API
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   212   * shall not be used to initialize the CSA of another CPU
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   213   * \param csaBegin Pointer to start of context save area
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   214   * \param csaEnd Pointer to end of context save area
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   215   * \return None
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   216   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   217  IFX_INLINE void IfxCpu_initCSA(uint32 *csaBegin, uint32 *csaEnd);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   218  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   219  /** \brief Set/Clear safety task identifier (PSW.S) on current CPU
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   220   * \return None
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   221   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   222  IFX_INLINE void IfxCpu_setSafetyTaskIdentifier(boolean safetyId);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   223  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   224  /** \brief Triggers Software Reset
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   225   * \return None
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   226   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   227  IFX_INLINE void IfxCpu_triggerSwReset(void);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   228  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   229  /******************************************************************************/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   230  /*-------------------------Global Function Prototypes-------------------------*/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   231  /******************************************************************************/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   232  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   233  /** \brief API to get current mode of CPU
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   234   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   235   * \return Current mode of the CPU
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   236   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   237  IFX_EXTERN IfxCpu_CoreMode IfxCpu_getCoreMode(Ifx_CPU *cpu);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   238  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   239  /** \brief API to get current mode of CPU
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   240   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   241   * \return Resource index of the CPU
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   242   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   243  IFX_EXTERN IfxCpu_ResourceCpu IfxCpu_getIndex(Ifx_CPU *cpu);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   244  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   245  /** \brief API to set mode of the CPU
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   246   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   247   * \param mode CPU mode to be set by this API
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   248   * \return Success status of the activity (setting the core mode).
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   249   * \retval TRUE: If the activity successfully be performed.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   250   * \retval FALSE: If the activity can't be performed.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   251   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   252  IFX_EXTERN boolean IfxCpu_setCoreMode(Ifx_CPU *cpu, IfxCpu_CoreMode mode);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   253  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   254  /** \brief API to set the program counter for the CPU specified.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   255   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   256   * \param programCounter Program counter value to be set
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   257   * \return success status of the activity (setting program counter value).
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   258   * \retval TRUE: If the activity successfully be performed.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   259   * \retval FALSE: If the activity can't be performed
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   260   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   261  IFX_EXTERN boolean IfxCpu_setProgramCounter(Ifx_CPU *cpu, uint32 programCounter);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   262  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   263  /** \brief API to set the program counter for the CPU specified and start the CPU
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   264   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   265   * \param programCounter Program counter value to start the CPU
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   266   * \return success status of the activity (setting program counter value).
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   267   * \retval TRUE: If the activity successfully be performed.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   268   * \retval FALSE: If the activity can't be performed
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   269   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   270  IFX_EXTERN boolean IfxCpu_startCore(Ifx_CPU *cpu, uint32 programCounter);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   271  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   272  /** \} */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   273  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   274  /** \addtogroup IfxLld_Cpu_Std_Interrupt
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   275   * \{ */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   276  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   277  /******************************************************************************/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   278  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   279  /******************************************************************************/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   280  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   281  /** \brief API to get the status of global interrupt enable (ICR.IE) for the CPU which calls this API
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   282   * This API provides the status of CPU where this API is called
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   283   * \return Status of global interrupt enable bit.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   284   * \retval TRUE: Global interrupts enabled.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   285   * \retval FALSE: Global interrupts disabled
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   286   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   287  IFX_INLINE boolean IfxCpu_areInterruptsEnabled(void);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   288  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   289  /** \brief API to disable global interrupt and return the previous status.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   290   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   291   * This API can be used only to disable the global interrupts of caller CPU. It cannot be
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   292   * used for this activity towards other CPUs
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   293   * \return Previous status of global interrupt enable bit.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   294   * \retval TRUE: Previously, global interrupts enabled.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   295   * \retval FALSE: Previously, global interrupts disabled
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   296   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   297  IFX_INLINE boolean IfxCpu_disableInterrupts(void);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   298  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   299  /** \brief API to enable global interrupt.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   300   * This API simply enables the global interrupt.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   301   * \return None
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   302   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   303  IFX_INLINE void IfxCpu_enableInterrupts(void);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   304  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   305  /** \brief Disable the Global Interrupt
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   306   * \return None
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   307   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   308  IFX_INLINE void IfxCpu_forceDisableInterrupts(void);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   309  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   310  /** \brief API to restore global interrupt with that of the passed parameter.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   311   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   312   * This API can be used only to disable the global interrupts of caller CPU. It cannot be
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   313   * used for this activity towards other CPUs
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   314   * \param enabled Previous status of the global interrupt enable bit
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   315   * \return None
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   316   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   317  IFX_INLINE void IfxCpu_restoreInterrupts(boolean enabled);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   318  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   319  /** \} */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   320  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   321  /** \addtogroup IfxLld_Cpu_Std_Cache
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   322   * \{ */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   323  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   324  /******************************************************************************/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   325  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   326  /******************************************************************************/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   327  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   328  /** \brief API to enable/ disable the data cacheability for selected segments
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   329   * With this API cacheability for one or more segment can be enabled/disabled for the CPU core where this API is called.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   330   * \Note This API is to be called only if the PCACHE or DCACHE are not enabled before
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   331   * \param segmentNumberMask Mask where bitfield 0 represents segment 0 and bitfield 16 represent segment F.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   332   * \param enable TRUE: to enable the cacheability for selected segment, FALSE: to disable.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   333   * \return None
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   334   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   335  IFX_INLINE void IfxCpu_enableSegmentSpecificDataAccessCacheability(uint16 segmentNumberMask, boolean enable);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   336  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   337  /** \brief API to enable/ disable the instruction cacheability for selected segments
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   338   * With this API cacheability for one or more segment can be enabled/disabled for the CPU core where this API is called.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   339   * \Note This API is to be called only if the PCACHE or DCACHE are not enabled before
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   340   * \param segmentNumberMask Mask where bitfield 0 represents segment 0 and bitfield 16 represent segment F.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   341   * \param enable TRUE: to enable the cacheability for selected segment, FALSE: to disable.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   342   * \return None
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   343   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   344  IFX_INLINE void IfxCpu_enableSegmentSpecificInstructionAccessCacheability(uint16 segmentNumberMask, boolean enable);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   345  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   346  /** \brief API to invalidate the program cache
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   347   * \return None
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   348   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   349  IFX_INLINE void IfxCpu_invalidateProgramCache(void);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   350  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   351  /** \brief API to determine if an address is in a cachable or non-cachable Flash/LMU section
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   352   * \param address Address
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   353   * \return Status TRUE/FALSE
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   354   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   355  IFX_INLINE boolean IfxCpu_isAddressCachable(void *address);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   356  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   357  /** \brief API to enable or bypass the data cache for the CPU which calls this API.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   358   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   359   * This API can be used only to enable or bypass the data cache of caller CPU. It cannot be
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   360   * used for this activity towards other CPUs
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   361   * \param enable Command to enable or bypass the data cache
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   362   * TRUE: Enable the data cache.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   363   * FALSE: Bypass the data cache.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   364   * \return None
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   365   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   366  IFX_INLINE void IfxCpu_setDataCache(boolean enable);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   367  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   368  /** \brief API to enable or bypass the program cache for the CPU which calls this API.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   369   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   370   * This API can be used only to enable or bypass the program cache of caller CPU. It cannot be
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   371   * used for this activity towards other CPUs
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   372   * \param enable Command to enable or bypass the program cache.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   373   * TRUE: Enable the program cache.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   374   * FALSE: Bypass the program cache
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   375   * \return None
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   376   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   377  IFX_INLINE void IfxCpu_setProgramCache(boolean enable);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   378  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   379  /** \} */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   380  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   381  /** \addtogroup IfxLld_Cpu_Std_PerformanceCounter
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   382   * \{ */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   383  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   384  /******************************************************************************/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   385  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   386  /******************************************************************************/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   387  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   388  /** \brief API to read the clock counter for the CPU which calls this API.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   389   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   390   * This API can be used to read clock counter of only the caller CPU. It cannot be
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   391   * used for this activity towards other CPUs.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   392   * \return Counter value. 0 to 0x7FFFFFFF.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   393   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   394  IFX_INLINE uint32 IfxCpu_getClockCounter(void);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   395  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   396  /** \brief API to get sticky overflow bit of clock counter for the CPU, which calls this API.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   397   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   398   * This API can be used to get sticky overflow bit of clock counter of only the caller CPU.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   399   * It cannot be used for this activity towards other CPUs.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   400   * This API also clears the sticky overflow after the read. While reading the sticky bit this API disables
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   401   * the counter for short time. (otherwise sticky bit cannot be cleared). This API shall be used after
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   402   * reading the counter
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   403   * \return Status of sticky overflow bit.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   404   * \retval TRUE: Sticky overflow bit is set.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   405   * \retval FALSE: Sticky overflow bit is reset
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   406   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   407  IFX_INLINE boolean IfxCpu_getClockCounterStickyOverflow(void);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   408  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   409  /** \brief API to read the instruction counter for the CPU which calls this API.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   410   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   411   * This API can be used to read instruction counter of only the caller CPU. It cannot be
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   412   * used for this activity towards other CPUs
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   413   * \return Counter value. 0 to 0x7FFFFFFF.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   414   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   415  IFX_INLINE uint32 IfxCpu_getInstructionCounter(void);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   416  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   417  /** \brief API to get sticky overflow bit of Instruction counter for the CPU, which calls this API.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   418   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   419   * This API can be used to get sticky overflow bit of Instruction counter of only the caller CPU.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   420   * It cannot be used for this activity towards other CPUs.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   421   * This API also clears the sticky overflow after the read. While reading the sticky bit this API disables
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   422   * the counter for short time. (otherwise sticky bit cannot be cleared). This API shall be used after
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   423   * reading the counter
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   424   * \return Status of sticky overflow bit.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   425   * \retval TRUE: Sticky overflow bit is set.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   426   * \retval FALSE: Sticky overflow bit is reset
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   427   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   428  IFX_INLINE boolean IfxCpu_getInstructionCounterStickyOverflow(void);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   429  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   430  /** \brief API to read the performance counter for the CPU which calls this API.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   431   * \param address Address
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   432   * \return counter value
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   433   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   434  IFX_INLINE uint32 IfxCpu_getPerformanceCounter(uint16 address);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   435  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   436  /** \brief API to get sticky overflow bit of performance counter for the CPU, which calls this API.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   437   * This is generic function to get sticky overflow bit of any performance counters
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   438   * \param address Address
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   439   * \return Status
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   440   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   441  IFX_INLINE boolean IfxCpu_getPerformanceCounterStickyOverflow(uint16 address);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   442  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   443  /** \brief Reset and start instruction, clock and multi counters
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   444   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   445   * Reset and start CCNT, ICNT, M1CNT, M2CNT, M3CNT. the overflow bits are cleared.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   446   * \param mode Counter mode
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   447   * \return None
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   448   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   449  IFX_INLINE void IfxCpu_resetAndStartCounters(IfxCpu_CounterMode mode);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   450  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   451  /** \brief API to enable or disable performance counter for the CPU which calls this API.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   452   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   453   * This API can be used to enable or disable performance counter of only the caller CPU. It cannot be
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   454   * used for this activity towards other CPUs.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   455   * \param enable enable Command to enable or disable the performance counter.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   456   * TRUE: Enable the performance counter.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   457   * FALSE: Disable the performance counter
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   458   * \return None
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   459   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   460  IFX_INLINE void IfxCpu_setPerformanceCountersEnableBit(uint32 enable);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   461  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   462  #if !((defined(__cplusplus)) && (defined(__TASKING__)))
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   463  /** \brief Stop instruction and clock counters, return their values
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   464   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   465   * Stop CCNT, ICNT, M1CNT, M2CNT, M3CNT and return their values;
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   466   *  \Note The CCTRL is reset to 0, for more accurate measurements and has to be initialized again before strating the next performance measurement.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   467   * \return Performance counter result
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   468   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   469  IFX_INLINE IfxCpu_Perf IfxCpu_stopCounters(void);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   470  #endif
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   471  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   472  /** \brief API to update clock counter for the CPU which calls this API.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   473   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   474   * This API can be used to update clock counter of only the caller CPU. It cannot be
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   475   * used for this activity towards other CPUs.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   476   * \param count Counter value to be updated. 0 to 0x7FFFFFFF
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   477   * \return None
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   478   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   479  IFX_INLINE void IfxCpu_updateClockCounter(uint32 count);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   480  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   481  /** \brief API to update Instruction counter for the CPU which calls this API.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   482   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   483   * This API can be used to update Instruction counter of only the caller CPU. It cannot be
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   484   * used for this activity towards other CPUs.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   485   * \param count Counter value to be updated. 0 to 0x7FFFFFFF
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   486   * \return None
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   487   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   488  IFX_INLINE void IfxCpu_updateInstructionCounter(uint32 count);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   489  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   490  /** \brief API to update performance counter for the CPU which calls this API.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   491   * This is generic function to update any of the performance counters
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   492   * \param address Address
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   493   * \param count Count
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   494   * \return None
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   495   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   496  IFX_INLINE void IfxCpu_updatePerformanceCounter(uint32 address, uint32 count);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   497  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   498  /** \} */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   499  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   500  /** \addtogroup IfxLld_Cpu_Std_Synchronization
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   501   * \{ */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   502  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   503  /******************************************************************************/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   504  /*-------------------------Global Function Prototypes-------------------------*/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   505  /******************************************************************************/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   506  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   507  /** \brief API to acquire the mutex (binary semaphore).
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   508   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   509   * This API can be used to acquire/get the mutex.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   510   * \param lock lock pointer
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   511   * \return TRUE : lock acquired successfully. FALSE: Failed to acquire the lock
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   512   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   513   * \code
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   514   *    IfxCpu_mutexLock resourceLock;
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   515   *    boolean flag = IfxCpu_acquireMutex(&resourceLock);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   516   *    if (flag){
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   517   *      // critical section
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   518   *      IfxCpu_releaseMutex(&resourceLock);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   519   *    }
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   520   * \endcode
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   521   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   522   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   523  IFX_EXTERN boolean IfxCpu_acquireMutex(IfxCpu_mutexLock *lock);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   524  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   525  /** \brief API to unlock the mutex .
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   526   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   527   * This API can be used to unlock the previously acquired mutex
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   528   * \param lock lock pointer
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   529   * \return None
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   530   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   531   * \code
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   532   *    IfxCpu_mutexLock resourceLock;
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   533   *    boolean flag = IfxCpu_acquireMutex(&resourceLock);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   534   *    if (flag){
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   535   *      // critical section
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   536   *      IfxCpu_releaseMutex(&resourceLock);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   537   *    }
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   538   * \endcode
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   539   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   540   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   541  IFX_EXTERN void IfxCpu_releaseMutex(IfxCpu_mutexLock *lock);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   542  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   543  /** \brief API to unlock the resource .
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   544   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   545   * This API can be used to unlock the previously acquired lock
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   546   * \param lock lock pointer
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   547   * \return None
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   548   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   549  IFX_EXTERN void IfxCpu_resetSpinLock(IfxCpu_spinLock *lock);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   550  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   551  /** \brief API to lock the resource in spin mode with the given timeout.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   552   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   553   * This API can be used to spin lock for the lock for the given timeout period.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   554   * \param lock lock pointer
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   555   * \param timeoutCount loop counter value used for timeout to acquire lock
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   556   * \return TRUE : lock acquired successfully. FALSE: Failed to acquire the lock
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   557   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   558   * \code
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   559   *    IfxCpu_spinLock resourceLock;
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   560   *    boolean flag = IfxCpu_setSpinLock(&resourceLock, 0xFFFF);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   561   *    if (flag){
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   562   *      // critical section
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   563   *      IfxCpu_resetSpinLock(&resourceLock);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   564   *    }
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   565   * \endcode
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   566   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   567   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   568  IFX_EXTERN boolean IfxCpu_setSpinLock(IfxCpu_spinLock *lock, uint32 timeoutCount);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   569  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   570  /** \} */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   571  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   572  /** \addtogroup IfxLld_Cpu_Std_Utility
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   573   * \{ */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   574  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   575  /******************************************************************************/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   576  /*-------------------------Global Function Prototypes-------------------------*/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   577  /******************************************************************************/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   578  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   579  /** \brief API to get random value
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   580   * \param seed Pointer to seed value
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   581   * \return random value
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   582   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   583  IFX_EXTERN uint32 IfxCpu_getRandomValue(uint32 *seed);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   584  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   585  /** \brief API to get random value with in the range
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   586   * \param seed Pointer to seed value
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   587   * \param min minimum range value
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   588   * \param max maximum range value
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   589   * \return random value
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   590   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   591  IFX_EXTERN uint32 IfxCpu_getRandomValueWithinRange(uint32 *seed, uint32 min, uint32 max);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   592  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   593  /** \brief This function waits till all the cores have set their corresponding bits in the event. This function along with
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   594   * IfxCpu_emitEvent() are used to achieve the synchronisation between the configured cores. By default
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   595   * "IFXCPU_CFG_ALLCORE_DONE" macro defined for all the cores. In case the user wants to check for
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   596   * synchronisation among the required cores, the macro can be redefined with the value accroing to the
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   597   * CORE_ID register.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   598   * The IfxCpu_emitEvent() is to be used in the Main functions of the Cores where the user wants to check for synchronisation.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   599   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   600   * e.g:
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   601   * 1. Check for synchronisation between core 0 and core 5
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   602   * # define 0x41U
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   603   * 2. Check for synchronisation between core 0 to core 5
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   604   * # define 0x5FU
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   605   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   606   * Note:
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   607   * Core id values read from CORE_ID register will be as shown below. The value indicates the position of the bit needs to be set while building the macro.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   608   * Core 0: 0
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   609   * Core 1: 1
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   610   * Core 2: 2
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   611   * Core 3: 3
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   612   * Core 4: 4
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   613   * Core 5: 6
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   614   * \param event Synchronous Event
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   615   * \param timeoutMilliSec timeout in millisec
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   616   * \return Error condition
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   617   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   618   * The functions IfxCpu_waitEvent and IfxCpu_emitEvent are used to achieve synchronisation between all cores (i.e individual cores wait till all cores have reached the synchronisation point). The IfxCpu_waitEvent returns 1 incase a timeout occurs.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   619   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   620   * \code
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   621   * // Global variable. preferably located in  shared memory.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   622   * IfxCpu_syncEvent event;
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   623   * boolean errorVal;
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   624   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   625   * // Below code should be repeated in Each core
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   626   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   627   * // Upon reaching Synchonisation point
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   628   * IfxCpu_emitEvent(&event);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   629   * errorVal = IfxCpu_waitEvent(&event, timeoutMilliSec); // timeoutMilliSec is timeout value to wait
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   630   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   631   * \endcode
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   632   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   633   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   634  IFX_EXTERN boolean IfxCpu_waitEvent(IfxCpu_syncEvent *event, uint32 timeoutMilliSec);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   635  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   636  /** \brief This function sets a bit corresponding to the core in the event.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   637   * \param event Synchronous Event
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   638   * \return None
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   639   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   640   * A coding example can be found in \ref IfxCpu_waitEvent
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   641   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   642   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   643  IFX_EXTERN void IfxCpu_emitEvent(IfxCpu_syncEvent *event);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   644  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   645  /** \} */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   646  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   647  /******************************************************************************/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   648  /*---------------------Inline Function Implementations------------------------*/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   649  /******************************************************************************/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   650  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   651  IFX_INLINE boolean IfxCpu_areInterruptsEnabled(void)
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   652  {
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   653      Ifx_CPU_ICR reg;
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   654      reg.U = __mfcr(CPU_ICR);
	mfcr	d0,#65068
.L350:

; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   655      return reg.B.IE != 0;      (inlined)
	j	.L30

; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   656  }      (inlined)
.L30:

; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   655      return reg.B.IE != 0;
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   656  }
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   657  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   658  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   659  IFX_INLINE boolean IfxCpu_disableInterrupts(void)
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   660  {
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   661      boolean enabled;
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   662      enabled = IfxCpu_areInterruptsEnabled();
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   663      __disable();
	disable
.L547:

; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   664      __nop();
	nop
.L548:

; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   665      return enabled;      (inlined)
	j	.L31

; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   666  }      (inlined)
.L31:

; D:\learngit-master\Run_Test1\Libraries\BaseSw\Service\CpuGeneric\SysSe\Bsp\Bsp.h	   110      return IfxCpu_disableInterrupts();      (inlined)
	j	.L32

; D:\learngit-master\Run_Test1\Libraries\BaseSw\Service\CpuGeneric\SysSe\Bsp\Bsp.h	   111  }      (inlined)
.L32:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   299  集初始化
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   300  	//初始化 数据引脚
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   301  	for(i=0; i<8; i++)
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   302  	{
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   303  		gpio_init((PIN_enum)(MT9V03X_DATA_PIN+i), GPI, 0, PULLUP);
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   304  	}
	mov	d8,#0
.L351:
	j	.L33
.L34:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   305  
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   306      link_list_num = eru_dma_init(MT9V03X_DMA_CH, GET_PORT_IN_ADDR(MT9V03X_DATA_PIN), mt9v03x_image[0], MT9V03X_PCLK_PIN, RISING, MT9V03X_W*MT9V03X_H);
	mov	d5,#0
.L549:
	mov	d6,#0
.L550:
	mov	d7,#1
	mov	d4,d8
.L352:
	call	gpio_init
.L353:
	add	d8,#1
.L33:
	jlt.u	d8,#8,.L34
.L551:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   307  
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   308      eru_init(MT9V03X_VSYNC_PIN, FALLING);	//初始化场中断，并设置为下降沿触发中断
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   309      restoreInterrupts(interrupt_state);
	mov	d4,#0
	call	IfxPort_getAddress
	lea	a4,[a2]36
.L552:
	movh.a	a15,#@his(link_list_num)
	lea	a15,[a15]@los(link_list_num)
.L553:
	mov	d4,#5
.L554:
	movh.a	a5,#@his(mt9v03x_image)
	lea	a5,[a5]@los(mt9v03x_image)
.L555:
	mov	d5,#7
.L556:
	mov	d6,#0
.L557:
	mov	d7,#22560
	call	eru_dma_init
.L558:
	st.b	[a15],d2
.L559:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   310  }
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   311  
	mov	d4,#9
.L560:
	mov	d5,#1
	call	eru_init
.L231:

; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   938      if (enabled != FALSE)      (inlined)
	jeq	d15,#0,.L35
.L561:

; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     1  /**
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     2   * \file IfxCpu.h
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     3   * \brief CPU  basic functionality
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     4   * \ingroup IfxLld_Cpu
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     5   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     6   * \version iLLD_1_0_1_11_0
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     7   * \copyright Copyright (c) 2019 Infineon Technologies AG. All rights reserved.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     8   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     9   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    10   *                                 IMPORTANT NOTICE
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    11   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    12   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    13   * Use of this file is subject to the terms of use agreed between (i) you or 
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    14   * the company in which ordinary course of business you are acting and (ii) 
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    15   * Infineon Technologies AG or its licensees. If and as long as no such 
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    16   * terms of use are agreed, use of this file is subject to following:
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    17  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    18  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    19   * Boost Software License - Version 1.0 - August 17th, 2003
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    20  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    21   * Permission is hereby granted, free of charge, to any person or 
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    22   * organization obtaining a copy of the software and accompanying 
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    23   * documentation covered by this license (the "Software") to use, reproduce,
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    24   * display, distribute, execute, and transmit the Software, and to prepare
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    25   * derivative works of the Software, and to permit third-parties to whom the 
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    26   * Software is furnished to do so, all subject to the following:
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    27  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    28   * The copyright notices in the Software and this entire statement, including
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    29   * the above license grant, this restriction and the following disclaimer, must
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    30   * be included in all copies of the Software, in whole or in part, and all
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    31   * derivative works of the Software, unless such copies or derivative works are
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    32   * solely in the form of machine-executable object code generated by a source
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    33   * language processor.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    34  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    35   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    36   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    37   * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    38   * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    39   * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    40   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    41   * DEALINGS IN THE SOFTWARE.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    42  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    43   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    44   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    45   * \defgroup IfxLld_Cpu_Std_Core Cpu Core Functions
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    46   * \ingroup IfxLld_Cpu_Std
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    47   * \defgroup IfxLld_Cpu_Std_Interrupt Interrupt Utility Functions
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    48   * \ingroup IfxLld_Cpu_Std
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    49   * \defgroup IfxLld_Cpu_Std_Cache Cache Management Functions
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    50   * \ingroup IfxLld_Cpu_Std
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    51   * \defgroup IfxLld_Cpu_Std_PerformanceCounter Performance Counter Functions
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    52   * \ingroup IfxLld_Cpu_Std
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    53   * \defgroup IfxLld_Cpu_Std_Synchronization Synchronization Functions
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    54   * \ingroup IfxLld_Cpu_Std
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    55   * \defgroup IfxLld_Cpu_Std_Utility Cpu Utility Functions
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    56   * \ingroup IfxLld_Cpu_Std
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    57   * \defgroup IfxLld_Cpu_Std_Enum Enumerations
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    58   * \ingroup IfxLld_Cpu_Std
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    59   * \defgroup IfxLld_Cpu_Std_DataStructures Data Structures
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    60   * \ingroup IfxLld_Cpu_Std
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    61   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    62  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    63  #ifndef IFXCPU_H
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    64  #define IFXCPU_H 1
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    65  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    66  /******************************************************************************/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    67  /*----------------------------------Includes----------------------------------*/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    68  /******************************************************************************/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    69  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    70  #include "_Impl/IfxCpu_cfg.h"
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    71  #include "IfxSrc_reg.h"
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    72  #include "IfxScu_reg.h"
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    73  #include "IfxStm_reg.h"
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    74  #include "_Impl/IfxScu_cfg.h"
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    75  #include "_Utilities/Ifx_Assert.h"
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    76  #include "Scu/Std/IfxScuWdt.h"
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    77  #include "Scu/Std/IfxScuCcu.h"
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    78  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    79  /******************************************************************************/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    80  /*-----------------------------------Macros-----------------------------------*/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    81  /******************************************************************************/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    82  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    83  /** \brief Convert local DSPR address to global DSPR address which can be accessed from the SRI bus.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    84   * Use this macro to convert a local DSPR address (in segment 0xd00.....) to
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    85   * a global DSPR address (in segment 0x700....., 0x600....., 0x500..... downwards) depending on
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    86   * the CPU number.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    87   * Example usage:
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    88   *  \code
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    89   *     dmaChConfig.sourceAddress      = IFXCPU_GLB_ADDR_DSPR(IfxCpu_getCoreId(), &sourceBuffer[i][0]);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    90   *     dmaChConfig.destinationAddress = IFXCPU_GLB_ADDR_DSPR(IfxCpu_getCoreId(), &destinationBuffer[i][0]);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    91   *  \endcode
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    92   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    93  #define IFXCPU_GLB_ADDR_DSPR(cpu, address) ((((((unsigned)(address) & 0xF0000000) == 0xD0000000) ? ((((unsigned)(address) & 0x000fffff) | 0x70000000) - ((cpu) * 0x10000000)) : (unsigned)(address))))
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    94  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    95  /** \brief Convert local PSPR address to global PSPR address which can be accessed from the SRI bus.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    96   * Use this macro to convert a local PSPR address (in segment 0xc......) to
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    97   * a global PSPR address (in segment 0x701....., 0x601....., 0x501..... downwards) depending on
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    98   * the CPU number.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    99   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   100   *   Example usage:
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   101   *   \code
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   102   *     dmaChConfig.sourceAddress      = IFXCPU_GLB_ADDR_PSPR(IfxCpu_getCoreId(), &sourceBufferInPsprMemory);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   103   *     dmaChConfig.destinationAddress = IFXCPU_GLB_ADDR_PSPR(IfxCpu_getCoreId(), &destinationBufferInPsprMemory);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   104   *   \endcode
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   105   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   106  #define IFXCPU_GLB_ADDR_PSPR(cpu, address) ((((unsigned)(address) & 0x000fffff) | 0x70100000) - ((cpu) * 0x10000000))
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   107  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   108  /******************************************************************************/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   109  /*------------------------------Type Definitions------------------------------*/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   110  /******************************************************************************/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   111  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   112  /** \brief Lock type Spin lock
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   113   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   114  typedef unsigned int IfxCpu_spinLock;
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   115  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   116  /** \brief Lock type Mutex lock
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   117   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   118  typedef unsigned int IfxCpu_mutexLock;
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   119  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   120  /** \brief Event used for synchronisation.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   121   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   122  typedef unsigned int IfxCpu_syncEvent;
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   123  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   124  /******************************************************************************/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   125  /*--------------------------------Enumerations--------------------------------*/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   126  /******************************************************************************/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   127  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   128  /** \addtogroup IfxLld_Cpu_Std_Enum
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   129   * \{ */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   130  /** \brief Enumeration for the Cpu mode
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   131   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   132  typedef enum
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   133  {
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   134      IfxCpu_CoreMode_halt,
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   135      IfxCpu_CoreMode_run,
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   136      IfxCpu_CoreMode_idle,
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   137      IfxCpu_CoreMode_sleep,
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   138      IfxCpu_CoreMode_stby,
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   139      IfxCpu_CoreMode_unknown
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   140  } IfxCpu_CoreMode;
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   141  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   142  /** \brief Performance conunter modes
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   143   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   144  typedef enum
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   145  {
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   146      IfxCpu_CounterMode_normal = 0,  /**< \brief Normal counter mode:the counter increments on their respective triggers */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   147      IfxCpu_CounterMode_task   = 1   /**< \brief Normal counter mode:additional gating control from the debug unit which allows the data gathered in the performance counters to be filtered by some specific criteria */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   148  } IfxCpu_CounterMode;
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   149  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   150  /** \} */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   151  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   152  /******************************************************************************/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   153  /*-----------------------------Data Structures--------------------------------*/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   154  /******************************************************************************/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   155  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   156  /** \addtogroup IfxLld_Cpu_Std_DataStructures
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   157   * \{ */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   158  /** \brief counter
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   159   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   160  typedef struct
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   161  {
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   162      uint32  counter;        /**< \brief Counter value */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   163      boolean overlfow;       /**< \brief sticky overlfow */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   164  } IfxCpu_Counter;
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   165  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   166  /** \} */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   167  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   168  /** \addtogroup IfxLld_Cpu_Std_DataStructures
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   169   * \{ */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   170  /** \brief Performance counter result
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   171   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   172  typedef struct
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   173  {
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   174      IfxCpu_Counter instruction;       /**< \brief Instruction counter */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   175      IfxCpu_Counter clock;             /**< \brief CPU clock counter */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   176      IfxCpu_Counter counter1;          /**< \brief Multi counter 1 */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   177      IfxCpu_Counter counter2;          /**< \brief Multi counter 2 */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   178      IfxCpu_Counter counter3;          /**< \brief Multi counter 3 */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   179  } IfxCpu_Perf;
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   180  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   181  /** \} */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   182  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   183  /** \addtogroup IfxLld_Cpu_Std_Core
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   184   * \{ */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   185  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   186  /******************************************************************************/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   187  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   188  /******************************************************************************/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   189  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   190  /** \brief API to get the address for CPU HW module register memory map
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   191   * \param cpu Resource index of the CPU
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   192   * \return CPU module register address
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   193   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   194  IFX_INLINE Ifx_CPU *IfxCpu_getAddress(IfxCpu_ResourceCpu cpu);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   195  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   196  /** \brief API to get core id of the CPU of the caller.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   197   * Caution: Core id of the cpu's may not be continguous and shouldn't be used to index cpu.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   198   * Use IfxCpu_getCoreIndex() to get cpu no.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   199   * \return Resource index of the CPU.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   200   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   201  IFX_INLINE IfxCpu_Id IfxCpu_getCoreId(void);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   202  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   203  /** \brief API to get cpu index of the caller CPU.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   204   * Note: This api can be used whereever cpu no/index is needed.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   205   * \return Resource index of the CPU.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   206   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   207  IFX_INLINE IfxCpu_ResourceCpu IfxCpu_getCoreIndex(void);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   208  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   209  /** \brief API to initialize the context save area of the CPU where this is called.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   210   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   211   * This API can initialize the CSA of the host CPU where this API is called. This API
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   212   * shall not be used to initialize the CSA of another CPU
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   213   * \param csaBegin Pointer to start of context save area
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   214   * \param csaEnd Pointer to end of context save area
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   215   * \return None
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   216   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   217  IFX_INLINE void IfxCpu_initCSA(uint32 *csaBegin, uint32 *csaEnd);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   218  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   219  /** \brief Set/Clear safety task identifier (PSW.S) on current CPU
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   220   * \return None
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   221   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   222  IFX_INLINE void IfxCpu_setSafetyTaskIdentifier(boolean safetyId);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   223  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   224  /** \brief Triggers Software Reset
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   225   * \return None
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   226   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   227  IFX_INLINE void IfxCpu_triggerSwReset(void);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   228  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   229  /******************************************************************************/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   230  /*-------------------------Global Function Prototypes-------------------------*/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   231  /******************************************************************************/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   232  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   233  /** \brief API to get current mode of CPU
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   234   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   235   * \return Current mode of the CPU
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   236   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   237  IFX_EXTERN IfxCpu_CoreMode IfxCpu_getCoreMode(Ifx_CPU *cpu);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   238  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   239  /** \brief API to get current mode of CPU
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   240   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   241   * \return Resource index of the CPU
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   242   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   243  IFX_EXTERN IfxCpu_ResourceCpu IfxCpu_getIndex(Ifx_CPU *cpu);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   244  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   245  /** \brief API to set mode of the CPU
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   246   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   247   * \param mode CPU mode to be set by this API
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   248   * \return Success status of the activity (setting the core mode).
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   249   * \retval TRUE: If the activity successfully be performed.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   250   * \retval FALSE: If the activity can't be performed.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   251   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   252  IFX_EXTERN boolean IfxCpu_setCoreMode(Ifx_CPU *cpu, IfxCpu_CoreMode mode);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   253  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   254  /** \brief API to set the program counter for the CPU specified.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   255   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   256   * \param programCounter Program counter value to be set
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   257   * \return success status of the activity (setting program counter value).
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   258   * \retval TRUE: If the activity successfully be performed.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   259   * \retval FALSE: If the activity can't be performed
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   260   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   261  IFX_EXTERN boolean IfxCpu_setProgramCounter(Ifx_CPU *cpu, uint32 programCounter);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   262  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   263  /** \brief API to set the program counter for the CPU specified and start the CPU
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   264   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   265   * \param programCounter Program counter value to start the CPU
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   266   * \return success status of the activity (setting program counter value).
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   267   * \retval TRUE: If the activity successfully be performed.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   268   * \retval FALSE: If the activity can't be performed
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   269   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   270  IFX_EXTERN boolean IfxCpu_startCore(Ifx_CPU *cpu, uint32 programCounter);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   271  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   272  /** \} */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   273  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   274  /** \addtogroup IfxLld_Cpu_Std_Interrupt
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   275   * \{ */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   276  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   277  /******************************************************************************/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   278  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   279  /******************************************************************************/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   280  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   281  /** \brief API to get the status of global interrupt enable (ICR.IE) for the CPU which calls this API
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   282   * This API provides the status of CPU where this API is called
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   283   * \return Status of global interrupt enable bit.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   284   * \retval TRUE: Global interrupts enabled.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   285   * \retval FALSE: Global interrupts disabled
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   286   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   287  IFX_INLINE boolean IfxCpu_areInterruptsEnabled(void);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   288  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   289  /** \brief API to disable global interrupt and return the previous status.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   290   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   291   * This API can be used only to disable the global interrupts of caller CPU. It cannot be
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   292   * used for this activity towards other CPUs
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   293   * \return Previous status of global interrupt enable bit.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   294   * \retval TRUE: Previously, global interrupts enabled.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   295   * \retval FALSE: Previously, global interrupts disabled
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   296   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   297  IFX_INLINE boolean IfxCpu_disableInterrupts(void);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   298  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   299  /** \brief API to enable global interrupt.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   300   * This API simply enables the global interrupt.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   301   * \return None
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   302   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   303  IFX_INLINE void IfxCpu_enableInterrupts(void);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   304  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   305  /** \brief Disable the Global Interrupt
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   306   * \return None
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   307   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   308  IFX_INLINE void IfxCpu_forceDisableInterrupts(void);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   309  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   310  /** \brief API to restore global interrupt with that of the passed parameter.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   311   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   312   * This API can be used only to disable the global interrupts of caller CPU. It cannot be
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   313   * used for this activity towards other CPUs
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   314   * \param enabled Previous status of the global interrupt enable bit
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   315   * \return None
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   316   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   317  IFX_INLINE void IfxCpu_restoreInterrupts(boolean enabled);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   318  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   319  /** \} */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   320  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   321  /** \addtogroup IfxLld_Cpu_Std_Cache
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   322   * \{ */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   323  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   324  /******************************************************************************/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   325  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   326  /******************************************************************************/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   327  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   328  /** \brief API to enable/ disable the data cacheability for selected segments
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   329   * With this API cacheability for one or more segment can be enabled/disabled for the CPU core where this API is called.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   330   * \Note This API is to be called only if the PCACHE or DCACHE are not enabled before
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   331   * \param segmentNumberMask Mask where bitfield 0 represents segment 0 and bitfield 16 represent segment F.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   332   * \param enable TRUE: to enable the cacheability for selected segment, FALSE: to disable.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   333   * \return None
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   334   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   335  IFX_INLINE void IfxCpu_enableSegmentSpecificDataAccessCacheability(uint16 segmentNumberMask, boolean enable);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   336  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   337  /** \brief API to enable/ disable the instruction cacheability for selected segments
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   338   * With this API cacheability for one or more segment can be enabled/disabled for the CPU core where this API is called.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   339   * \Note This API is to be called only if the PCACHE or DCACHE are not enabled before
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   340   * \param segmentNumberMask Mask where bitfield 0 represents segment 0 and bitfield 16 represent segment F.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   341   * \param enable TRUE: to enable the cacheability for selected segment, FALSE: to disable.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   342   * \return None
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   343   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   344  IFX_INLINE void IfxCpu_enableSegmentSpecificInstructionAccessCacheability(uint16 segmentNumberMask, boolean enable);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   345  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   346  /** \brief API to invalidate the program cache
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   347   * \return None
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   348   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   349  IFX_INLINE void IfxCpu_invalidateProgramCache(void);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   350  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   351  /** \brief API to determine if an address is in a cachable or non-cachable Flash/LMU section
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   352   * \param address Address
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   353   * \return Status TRUE/FALSE
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   354   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   355  IFX_INLINE boolean IfxCpu_isAddressCachable(void *address);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   356  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   357  /** \brief API to enable or bypass the data cache for the CPU which calls this API.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   358   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   359   * This API can be used only to enable or bypass the data cache of caller CPU. It cannot be
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   360   * used for this activity towards other CPUs
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   361   * \param enable Command to enable or bypass the data cache
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   362   * TRUE: Enable the data cache.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   363   * FALSE: Bypass the data cache.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   364   * \return None
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   365   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   366  IFX_INLINE void IfxCpu_setDataCache(boolean enable);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   367  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   368  /** \brief API to enable or bypass the program cache for the CPU which calls this API.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   369   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   370   * This API can be used only to enable or bypass the program cache of caller CPU. It cannot be
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   371   * used for this activity towards other CPUs
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   372   * \param enable Command to enable or bypass the program cache.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   373   * TRUE: Enable the program cache.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   374   * FALSE: Bypass the program cache
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   375   * \return None
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   376   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   377  IFX_INLINE void IfxCpu_setProgramCache(boolean enable);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   378  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   379  /** \} */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   380  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   381  /** \addtogroup IfxLld_Cpu_Std_PerformanceCounter
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   382   * \{ */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   383  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   384  /******************************************************************************/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   385  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   386  /******************************************************************************/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   387  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   388  /** \brief API to read the clock counter for the CPU which calls this API.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   389   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   390   * This API can be used to read clock counter of only the caller CPU. It cannot be
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   391   * used for this activity towards other CPUs.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   392   * \return Counter value. 0 to 0x7FFFFFFF.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   393   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   394  IFX_INLINE uint32 IfxCpu_getClockCounter(void);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   395  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   396  /** \brief API to get sticky overflow bit of clock counter for the CPU, which calls this API.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   397   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   398   * This API can be used to get sticky overflow bit of clock counter of only the caller CPU.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   399   * It cannot be used for this activity towards other CPUs.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   400   * This API also clears the sticky overflow after the read. While reading the sticky bit this API disables
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   401   * the counter for short time. (otherwise sticky bit cannot be cleared). This API shall be used after
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   402   * reading the counter
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   403   * \return Status of sticky overflow bit.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   404   * \retval TRUE: Sticky overflow bit is set.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   405   * \retval FALSE: Sticky overflow bit is reset
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   406   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   407  IFX_INLINE boolean IfxCpu_getClockCounterStickyOverflow(void);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   408  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   409  /** \brief API to read the instruction counter for the CPU which calls this API.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   410   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   411   * This API can be used to read instruction counter of only the caller CPU. It cannot be
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   412   * used for this activity towards other CPUs
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   413   * \return Counter value. 0 to 0x7FFFFFFF.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   414   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   415  IFX_INLINE uint32 IfxCpu_getInstructionCounter(void);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   416  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   417  /** \brief API to get sticky overflow bit of Instruction counter for the CPU, which calls this API.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   418   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   419   * This API can be used to get sticky overflow bit of Instruction counter of only the caller CPU.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   420   * It cannot be used for this activity towards other CPUs.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   421   * This API also clears the sticky overflow after the read. While reading the sticky bit this API disables
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   422   * the counter for short time. (otherwise sticky bit cannot be cleared). This API shall be used after
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   423   * reading the counter
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   424   * \return Status of sticky overflow bit.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   425   * \retval TRUE: Sticky overflow bit is set.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   426   * \retval FALSE: Sticky overflow bit is reset
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   427   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   428  IFX_INLINE boolean IfxCpu_getInstructionCounterStickyOverflow(void);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   429  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   430  /** \brief API to read the performance counter for the CPU which calls this API.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   431   * \param address Address
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   432   * \return counter value
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   433   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   434  IFX_INLINE uint32 IfxCpu_getPerformanceCounter(uint16 address);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   435  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   436  /** \brief API to get sticky overflow bit of performance counter for the CPU, which calls this API.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   437   * This is generic function to get sticky overflow bit of any performance counters
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   438   * \param address Address
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   439   * \return Status
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   440   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   441  IFX_INLINE boolean IfxCpu_getPerformanceCounterStickyOverflow(uint16 address);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   442  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   443  /** \brief Reset and start instruction, clock and multi counters
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   444   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   445   * Reset and start CCNT, ICNT, M1CNT, M2CNT, M3CNT. the overflow bits are cleared.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   446   * \param mode Counter mode
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   447   * \return None
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   448   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   449  IFX_INLINE void IfxCpu_resetAndStartCounters(IfxCpu_CounterMode mode);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   450  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   451  /** \brief API to enable or disable performance counter for the CPU which calls this API.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   452   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   453   * This API can be used to enable or disable performance counter of only the caller CPU. It cannot be
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   454   * used for this activity towards other CPUs.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   455   * \param enable enable Command to enable or disable the performance counter.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   456   * TRUE: Enable the performance counter.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   457   * FALSE: Disable the performance counter
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   458   * \return None
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   459   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   460  IFX_INLINE void IfxCpu_setPerformanceCountersEnableBit(uint32 enable);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   461  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   462  #if !((defined(__cplusplus)) && (defined(__TASKING__)))
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   463  /** \brief Stop instruction and clock counters, return their values
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   464   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   465   * Stop CCNT, ICNT, M1CNT, M2CNT, M3CNT and return their values;
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   466   *  \Note The CCTRL is reset to 0, for more accurate measurements and has to be initialized again before strating the next performance measurement.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   467   * \return Performance counter result
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   468   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   469  IFX_INLINE IfxCpu_Perf IfxCpu_stopCounters(void);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   470  #endif
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   471  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   472  /** \brief API to update clock counter for the CPU which calls this API.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   473   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   474   * This API can be used to update clock counter of only the caller CPU. It cannot be
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   475   * used for this activity towards other CPUs.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   476   * \param count Counter value to be updated. 0 to 0x7FFFFFFF
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   477   * \return None
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   478   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   479  IFX_INLINE void IfxCpu_updateClockCounter(uint32 count);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   480  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   481  /** \brief API to update Instruction counter for the CPU which calls this API.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   482   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   483   * This API can be used to update Instruction counter of only the caller CPU. It cannot be
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   484   * used for this activity towards other CPUs.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   485   * \param count Counter value to be updated. 0 to 0x7FFFFFFF
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   486   * \return None
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   487   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   488  IFX_INLINE void IfxCpu_updateInstructionCounter(uint32 count);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   489  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   490  /** \brief API to update performance counter for the CPU which calls this API.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   491   * This is generic function to update any of the performance counters
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   492   * \param address Address
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   493   * \param count Count
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   494   * \return None
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   495   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   496  IFX_INLINE void IfxCpu_updatePerformanceCounter(uint32 address, uint32 count);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   497  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   498  /** \} */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   499  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   500  /** \addtogroup IfxLld_Cpu_Std_Synchronization
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   501   * \{ */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   502  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   503  /******************************************************************************/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   504  /*-------------------------Global Function Prototypes-------------------------*/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   505  /******************************************************************************/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   506  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   507  /** \brief API to acquire the mutex (binary semaphore).
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   508   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   509   * This API can be used to acquire/get the mutex.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   510   * \param lock lock pointer
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   511   * \return TRUE : lock acquired successfully. FALSE: Failed to acquire the lock
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   512   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   513   * \code
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   514   *    IfxCpu_mutexLock resourceLock;
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   515   *    boolean flag = IfxCpu_acquireMutex(&resourceLock);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   516   *    if (flag){
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   517   *      // critical section
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   518   *      IfxCpu_releaseMutex(&resourceLock);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   519   *    }
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   520   * \endcode
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   521   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   522   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   523  IFX_EXTERN boolean IfxCpu_acquireMutex(IfxCpu_mutexLock *lock);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   524  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   525  /** \brief API to unlock the mutex .
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   526   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   527   * This API can be used to unlock the previously acquired mutex
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   528   * \param lock lock pointer
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   529   * \return None
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   530   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   531   * \code
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   532   *    IfxCpu_mutexLock resourceLock;
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   533   *    boolean flag = IfxCpu_acquireMutex(&resourceLock);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   534   *    if (flag){
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   535   *      // critical section
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   536   *      IfxCpu_releaseMutex(&resourceLock);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   537   *    }
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   538   * \endcode
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   539   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   540   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   541  IFX_EXTERN void IfxCpu_releaseMutex(IfxCpu_mutexLock *lock);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   542  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   543  /** \brief API to unlock the resource .
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   544   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   545   * This API can be used to unlock the previously acquired lock
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   546   * \param lock lock pointer
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   547   * \return None
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   548   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   549  IFX_EXTERN void IfxCpu_resetSpinLock(IfxCpu_spinLock *lock);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   550  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   551  /** \brief API to lock the resource in spin mode with the given timeout.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   552   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   553   * This API can be used to spin lock for the lock for the given timeout period.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   554   * \param lock lock pointer
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   555   * \param timeoutCount loop counter value used for timeout to acquire lock
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   556   * \return TRUE : lock acquired successfully. FALSE: Failed to acquire the lock
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   557   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   558   * \code
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   559   *    IfxCpu_spinLock resourceLock;
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   560   *    boolean flag = IfxCpu_setSpinLock(&resourceLock, 0xFFFF);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   561   *    if (flag){
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   562   *      // critical section
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   563   *      IfxCpu_resetSpinLock(&resourceLock);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   564   *    }
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   565   * \endcode
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   566   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   567   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   568  IFX_EXTERN boolean IfxCpu_setSpinLock(IfxCpu_spinLock *lock, uint32 timeoutCount);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   569  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   570  /** \} */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   571  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   572  /** \addtogroup IfxLld_Cpu_Std_Utility
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   573   * \{ */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   574  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   575  /******************************************************************************/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   576  /*-------------------------Global Function Prototypes-------------------------*/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   577  /******************************************************************************/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   578  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   579  /** \brief API to get random value
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   580   * \param seed Pointer to seed value
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   581   * \return random value
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   582   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   583  IFX_EXTERN uint32 IfxCpu_getRandomValue(uint32 *seed);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   584  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   585  /** \brief API to get random value with in the range
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   586   * \param seed Pointer to seed value
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   587   * \param min minimum range value
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   588   * \param max maximum range value
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   589   * \return random value
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   590   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   591  IFX_EXTERN uint32 IfxCpu_getRandomValueWithinRange(uint32 *seed, uint32 min, uint32 max);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   592  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   593  /** \brief This function waits till all the cores have set their corresponding bits in the event. This function along with
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   594   * IfxCpu_emitEvent() are used to achieve the synchronisation between the configured cores. By default
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   595   * "IFXCPU_CFG_ALLCORE_DONE" macro defined for all the cores. In case the user wants to check for
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   596   * synchronisation among the required cores, the macro can be redefined with the value accroing to the
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   597   * CORE_ID register.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   598   * The IfxCpu_emitEvent() is to be used in the Main functions of the Cores where the user wants to check for synchronisation.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   599   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   600   * e.g:
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   601   * 1. Check for synchronisation between core 0 and core 5
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   602   * # define 0x41U
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   603   * 2. Check for synchronisation between core 0 to core 5
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   604   * # define 0x5FU
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   605   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   606   * Note:
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   607   * Core id values read from CORE_ID register will be as shown below. The value indicates the position of the bit needs to be set while building the macro.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   608   * Core 0: 0
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   609   * Core 1: 1
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   610   * Core 2: 2
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   611   * Core 3: 3
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   612   * Core 4: 4
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   613   * Core 5: 6
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   614   * \param event Synchronous Event
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   615   * \param timeoutMilliSec timeout in millisec
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   616   * \return Error condition
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   617   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   618   * The functions IfxCpu_waitEvent and IfxCpu_emitEvent are used to achieve synchronisation between all cores (i.e individual cores wait till all cores have reached the synchronisation point). The IfxCpu_waitEvent returns 1 incase a timeout occurs.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   619   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   620   * \code
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   621   * // Global variable. preferably located in  shared memory.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   622   * IfxCpu_syncEvent event;
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   623   * boolean errorVal;
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   624   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   625   * // Below code should be repeated in Each core
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   626   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   627   * // Upon reaching Synchonisation point
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   628   * IfxCpu_emitEvent(&event);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   629   * errorVal = IfxCpu_waitEvent(&event, timeoutMilliSec); // timeoutMilliSec is timeout value to wait
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   630   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   631   * \endcode
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   632   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   633   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   634  IFX_EXTERN boolean IfxCpu_waitEvent(IfxCpu_syncEvent *event, uint32 timeoutMilliSec);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   635  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   636  /** \brief This function sets a bit corresponding to the core in the event.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   637   * \param event Synchronous Event
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   638   * \return None
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   639   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   640   * A coding example can be found in \ref IfxCpu_waitEvent
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   641   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   642   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   643  IFX_EXTERN void IfxCpu_emitEvent(IfxCpu_syncEvent *event);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   644  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   645  /** \} */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   646  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   647  /******************************************************************************/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   648  /*---------------------Inline Function Implementations------------------------*/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   649  /******************************************************************************/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   650  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   651  IFX_INLINE boolean IfxCpu_areInterruptsEnabled(void)
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   652  {
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   653      Ifx_CPU_ICR reg;
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   654      reg.U = __mfcr(CPU_ICR);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   655      return reg.B.IE != 0;
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   656  }
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   657  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   658  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   659  IFX_INLINE boolean IfxCpu_disableInterrupts(void)
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   660  {
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   661      boolean enabled;
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   662      enabled = IfxCpu_areInterruptsEnabled();
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   663      __disable();
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   664      __nop();
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   665      return enabled;
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   666  }
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   667  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   668  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   669  IFX_INLINE void IfxCpu_enableInterrupts(void)
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   670  {
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   671      __enable();
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   672  }
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   673  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   674  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   675  IFX_INLINE void IfxCpu_enableSegmentSpecificDataAccessCacheability(uint16 segmentNumberMask, boolean enable)
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   676  {
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   677      uint32 cpu_pmaVal;
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   678      uint16 checkRestrictionMask;
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   679      uint32 coreIndex   = IfxCpu_getCoreIndex();
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   680      uint16 wdtPassword = IfxScuWdt_getCpuWatchdogPasswordInline(&MODULE_SCU.WDTCPU[coreIndex]);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   681  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   682      /*resolve the restrictions*/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   683      /*In PMA0 Segment-C and Segment[7-CoreID] must have the same value */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   684      checkRestrictionMask = ((uint16)1 << (7 - coreIndex)) | ((uint16)1 << 0xC);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   685  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   686      if ((segmentNumberMask & checkRestrictionMask) != 0)
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   687      {
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   688          segmentNumberMask |= checkRestrictionMask;
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   689      }
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   690  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   691      cpu_pmaVal = __mfcr(CPU_PMA0);                                                              /* Read the CPU_PMA0 */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   692  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   693      cpu_pmaVal = enable ? (cpu_pmaVal | segmentNumberMask) : (cpu_pmaVal & ~segmentNumberMask); /* enable or disable the corresponding bitfield */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   694  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   695      /*The CPU_PMA registers are ENDINIT protected*/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   696      IfxScuWdt_clearCpuEndinitInline(&MODULE_SCU.WDTCPU[coreIndex], wdtPassword);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   697      /*When changing the value of the CPU_PMAx registers both the instruction and data caches should be invalidated*/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   698      /*Write to PMA0 register for selecting the cacheability for data cache*/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   699      __dsync();      /* DSYNC instruction should be executed immediately prior to the MTCR*/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   700      __mtcr(CPU_PMA0, cpu_pmaVal);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   701      __isync();      /* ISYNC instruction executed immediately following MTCR */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   702      IfxScuWdt_setCpuEndinitInline(&MODULE_SCU.WDTCPU[coreIndex], wdtPassword);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   703  }
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   704  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   705  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   706  IFX_INLINE void IfxCpu_enableSegmentSpecificInstructionAccessCacheability(uint16 segmentNumberMask, boolean enable)
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   707  {
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   708      uint32 cpu_pmaVal;
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   709      uint16 checkRestrictionMask;
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   710      uint32 coreIndex   = IfxCpu_getCoreIndex();
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   711      uint16 wdtPassword = IfxScuWdt_getCpuWatchdogPasswordInline(&MODULE_SCU.WDTCPU[coreIndex]);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   712  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   713      /*resolve the restrictions*/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   714      /*In PMA1 Segment-D and Segment[7-CoreID] must have the same value */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   715      checkRestrictionMask = ((uint16)1 << (7 - coreIndex)) | ((uint16)1 << 0xD);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   716  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   717      if ((segmentNumberMask & checkRestrictionMask) != 0)
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   718      {
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   719          segmentNumberMask |= checkRestrictionMask;
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   720      }
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   721  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   722      cpu_pmaVal = __mfcr(CPU_PMA1);                                                              /* Read the CPU_PMA1 */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   723  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   724      cpu_pmaVal = enable ? (cpu_pmaVal | segmentNumberMask) : (cpu_pmaVal & ~segmentNumberMask); /* enable or disable the corresponding bitfield */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   725  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   726      /*The CPU_PMA registers are ENDINIT protected*/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   727      IfxScuWdt_clearCpuEndinitInline(&MODULE_SCU.WDTCPU[coreIndex], wdtPassword);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   728      /*When changing the value of the CPU_PMAx registers both the instruction and data caches should be invalidated*/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   729      /*Write to PMA1 register for selecting the cacheability for data cache*/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   730      __dsync();      /* DSYNC instruction should be executed immediately prior to the MTCR */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   731      __mtcr(CPU_PMA1, cpu_pmaVal);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   732      __isync();      /* ISYNC instruction executed immediately following MTCR */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   733      IfxScuWdt_setCpuEndinitInline(&MODULE_SCU.WDTCPU[coreIndex], wdtPassword);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   734  }
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   735  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   736  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   737  IFX_INLINE void IfxCpu_forceDisableInterrupts(void)
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   738  {
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   739      __disable();
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   740      __nop();
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   741  }
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   742  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   743  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   744  IFX_INLINE Ifx_CPU *IfxCpu_getAddress(IfxCpu_ResourceCpu cpu)
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   745  {
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   746      Ifx_CPU *module;
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   747  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   748      if (cpu < IfxCpu_ResourceCpu_none)
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   749      {
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   750          module = (Ifx_CPU *)IfxCpu_cfg_indexMap[cpu].module;
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   751      }
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   752      else
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   753      {
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   754          module = NULL_PTR;
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   755      }
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   756  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   757      return module;
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   758  }
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   759  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   760  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   761  IFX_INLINE uint32 IfxCpu_getClockCounter(void)
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   762  {
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   763      return IfxCpu_getPerformanceCounter(CPU_CCNT);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   764  }
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   765  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   766  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   767  IFX_INLINE boolean IfxCpu_getClockCounterStickyOverflow(void)
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   768  {
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   769      return IfxCpu_getPerformanceCounterStickyOverflow(CPU_CCNT);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   770  }
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   771  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   772  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   773  IFX_INLINE IfxCpu_Id IfxCpu_getCoreId(void)
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   774  {
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   775      Ifx_CPU_CORE_ID reg;
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   776      reg.U = __mfcr(CPU_CORE_ID);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   777      return (IfxCpu_Id)reg.B.CORE_ID;
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   778  }
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   779  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   780  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   781  IFX_INLINE IfxCpu_ResourceCpu IfxCpu_getCoreIndex(void)
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   782  {
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   783      Ifx_CPU_CORE_ID reg;
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   784      reg.U = __mfcr(CPU_CORE_ID);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   785      return (IfxCpu_ResourceCpu)reg.B.CORE_ID;
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   786  }
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   787  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   788  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   789  IFX_INLINE uint32 IfxCpu_getInstructionCounter(void)
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   790  {
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   791      return IfxCpu_getPerformanceCounter(CPU_ICNT);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   792  }
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   793  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   794  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   795  IFX_INLINE boolean IfxCpu_getInstructionCounterStickyOverflow(void)
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   796  {
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   797      return IfxCpu_getPerformanceCounterStickyOverflow(CPU_ICNT);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   798  }
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   799  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   800  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   801  IFX_INLINE uint32 IfxCpu_getPerformanceCounter(uint16 address)
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   802  {
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   803      Ifx_CPU_CCNT ccnt;
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   804  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   805      if (address == CPU_CCNT)
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   806      {
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   807          ccnt.U = __mfcr(CPU_CCNT);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   808      }
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   809      else if (address == CPU_ICNT)
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   810      {
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   811          ccnt.U = __mfcr(CPU_ICNT);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   812      }
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   813      else if (address == CPU_M1CNT)
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   814      {
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   815          ccnt.U = __mfcr(CPU_M1CNT);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   816      }
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   817      else if (address == CPU_M2CNT)
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   818      {
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   819          ccnt.U = __mfcr(CPU_M2CNT);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   820      }
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   821      else if (address == CPU_M3CNT)
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   822      {
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   823          ccnt.U = __mfcr(CPU_M3CNT);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   824      }
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   825  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   826      return ccnt.B.CountValue;
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   827  }
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   828  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   829  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   830  IFX_INLINE boolean IfxCpu_getPerformanceCounterStickyOverflow(uint16 address)
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   831  {
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   832      Ifx_CPU_CCNT ccnt;
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   833  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   834      if (address == CPU_CCNT)
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   835      {
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   836          ccnt.U = __mfcr(CPU_CCNT);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   837      }
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   838      else if (address == CPU_ICNT)
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   839      {
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   840          ccnt.U = __mfcr(CPU_ICNT);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   841      }
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   842      else if (address == CPU_M1CNT)
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   843      {
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   844          ccnt.U = __mfcr(CPU_M1CNT);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   845      }
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   846      else if (address == CPU_M2CNT)
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   847      {
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   848          ccnt.U = __mfcr(CPU_M2CNT);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   849      }
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   850      else if (address == CPU_M3CNT)
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   851      {
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   852          ccnt.U = __mfcr(CPU_M3CNT);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   853      }
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   854  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   855      return ccnt.B.SOvf;
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   856  }
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   857  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   858  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   859  IFX_INLINE void IfxCpu_initCSA(uint32 *csaBegin, uint32 *csaEnd)
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   860  {
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   861      uint32  k;
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   862      uint32  nxt_cxi_val = 0;
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   863      uint32 *prvCsa      = 0U;
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   864      uint32 *nxtCsa      = csaBegin;
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   865      uint32  numOfCsa    = (((uint32)csaEnd - (uint32)csaBegin) / 64U);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   866  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   867      for (k = 0; k < numOfCsa; k++)
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   868      {
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   869          nxt_cxi_val = ((uint32)nxtCsa & (0XFU << 28)) >> 12 | ((uint32)nxtCsa & (0XFFFFU << 6)) >> 6;
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   870  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   871          if (k == 0)
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   872          {
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   873              __mtcr(CPU_FCX, nxt_cxi_val);   /* store the new pcxi value to LCX */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   874          }
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   875          else
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   876          {
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   877              *prvCsa = nxt_cxi_val;  /* Store null pointer in last CSA (= very first time!) */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   878          }
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   879  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   880          if (k == (numOfCsa - 3U))
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   881          {
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   882              __mtcr(CPU_LCX, nxt_cxi_val);   /* Last but 2 context save area is pointed in LCX to know if there is CSA depletion */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   883          }
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   884  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   885          prvCsa  = (uint32 *)nxtCsa;
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   886          nxtCsa += 16;           /* next CSA */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   887      }
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   888  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   889      *prvCsa = 0;
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   890  }
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   891  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   892  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   893  IFX_INLINE void IfxCpu_invalidateProgramCache(void)
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   894  {
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   895      uint16 cpuWdtPassword = IfxScuWdt_getCpuWatchdogPassword();
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   896      {
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   897          IfxScuWdt_clearCpuEndinit(cpuWdtPassword);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   898          Ifx_CPU_PCON1 pcon1;
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   899          pcon1.U       = __mfcr(CPU_PCON1);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   900          pcon1.B.PCINV = 1;
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   901          __mtcr(CPU_PCON1, pcon1.U);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   902          IfxScuWdt_setCpuEndinit(cpuWdtPassword);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   903      }
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   904  }
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   905  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   906  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   907  IFX_INLINE boolean IfxCpu_isAddressCachable(void *address)
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   908  {
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   909      uint8 segment = (uint32)address >> 24;
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   910      return ((segment == IFXCPU_CACHABLE_FLASH_SEGMENT) || (segment == IFXCPU_CACHABLE_LMU_SEGMENT)) ? TRUE : FALSE;
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   911  }
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   912  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   913  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   914  IFX_INLINE void IfxCpu_resetAndStartCounters(IfxCpu_CounterMode mode)
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   915  {
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   916      Ifx_CPU_CCTRL cctrl;
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   917      cctrl.U    = __mfcr(CPU_CCTRL);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   918      /*Disable the counters */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   919      cctrl.B.CE = 0;
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   920      __mtcr(CPU_CCTRL, cctrl.U);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   921  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   922      /* reset the counters */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   923      __mtcr(CPU_CCNT, 0);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   924      __mtcr(CPU_ICNT, 0);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   925      __mtcr(CPU_M1CNT, 0);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   926      __mtcr(CPU_M2CNT, 0);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   927      __mtcr(CPU_M3CNT, 0);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   928  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   929      /*Enable the counters, set the counter mode */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   930      cctrl.B.CE = 1;
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   931      cctrl.B.CM = mode;
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   932      __mtcr(CPU_CCTRL, cctrl.U);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   933  }
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   934  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   935  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   936  IFX_INLINE void IfxCpu_restoreInterrupts(boolean enabled)
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   937  {
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   938      if (enabled != FALSE)
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   939      {
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   940          __enable();
	enable

; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   938      if (enabled != FALSE)      (inlined)
.L35:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   312  03x_finish_flag = 0;    //一场图像采集完成标志位
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   313  //-------------------------------------------------------------------------------------------------------------------
	ret
.L207:
	
__mt9v03x_init_function_end:
	.size	mt9v03x_init,__mt9v03x_init_function_end-mt9v03x_init
.L121:
	; End of function
	
	.sdecl	'.text.SEEKFREE_MT9V03X.mt9v03x_vsync',code,cluster('mt9v03x_vsync')
	.sect	'.text.SEEKFREE_MT9V03X.mt9v03x_vsync'
	.align	2
	
	.global	mt9v03x_vsync

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   314  //  @brief      MT9V03X摄像头场中断
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   315  //  @param      NULL
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   316  //  @return     void			
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   317  //  @since      v1.0
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   318  //  Sample usage:				此函数在isr.c中被eru（GPIO中断）中断调用
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   319  //-------------------------------------------------------------------------------------------------------------------
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   320  void mt9v03x_vsync(void)
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   321  {
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   322  	CLEAR_GPIO_FLAG(MT9V03X_VSYNC_PIN);
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   323  
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   324  	if(!mt9v03x_finish_flag)//查看图像数组是否使用完毕，如果未使用完毕则不开始采集，避免出现访问冲突
; Function mt9v03x_vsync
.L77:
mt9v03x_vsync:	.type	func

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   325  	{
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   326  		dma_start(MT9V03X_DMA_CH);
	mov	d4,#3
	call	IfxScuEru_clearEventFlag
.L566:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   327  	}
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   328  
	movh.a	a15,#@his(mt9v03x_finish_flag)
	lea	a15,[a15]@los(mt9v03x_finish_flag)
	ld.bu	d15,[a15]
	jne	d15,#0,.L36
.L567:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   329  }
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   330  
	mov	d4,#5
	call	dma_start
.L36:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   331  uint8	mt9v03x_dma_int_num;	//当前DMA中断次数
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   332  //-------------------------------------------------------------------------------------------------------------------
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   333  //  @brief      MT9V03X摄像头DMA完成中断
	ret
.L239:
	
__mt9v03x_vsync_function_end:
	.size	mt9v03x_vsync,__mt9v03x_vsync_function_end-mt9v03x_vsync
.L126:
	; End of function
	
	.sdecl	'.text.SEEKFREE_MT9V03X.mt9v03x_dma',code,cluster('mt9v03x_dma')
	.sect	'.text.SEEKFREE_MT9V03X.mt9v03x_dma'
	.align	2
	
	.global	mt9v03x_dma

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   334  //  @param      NULL
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   335  //  @return     void			
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   336  //  @since      v1.0
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   337  //  Sample usage:				此函数在isr.c中被dma中断调用
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   338  //-------------------------------------------------------------------------------------------------------------------
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   339  void mt9v03x_dma(void)
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   340  {
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   341  	CLEAR_DMA_FLAG(MT9V03X_DMA_CH);
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   342  	mt9v03x_dma_int_num++;
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   343  
; Function mt9v03x_dma
.L79:
mt9v03x_dma:	.type	func

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   344  	if(mt9v03x_dma_int_num >= link_list_num)
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   345  	{
	movh.a	a15,#61441
	mov	d0,#5
.L242:

; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	     1  /**
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	     2   * \file IfxDma.h
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	     3   * \brief DMA  basic functionality
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	     4   * \ingroup IfxLld_Dma
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	     5   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	     6   * \version iLLD_1_0_1_11_0
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	     7   * \copyright Copyright (c) 2019 Infineon Technologies AG. All rights reserved.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	     8   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	     9   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    10   *                                 IMPORTANT NOTICE
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    11   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    12   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    13   * Use of this file is subject to the terms of use agreed between (i) you or 
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    14   * the company in which ordinary course of business you are acting and (ii) 
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    15   * Infineon Technologies AG or its licensees. If and as long as no such 
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    16   * terms of use are agreed, use of this file is subject to following:
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    17  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    18  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    19   * Boost Software License - Version 1.0 - August 17th, 2003
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    20  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    21   * Permission is hereby granted, free of charge, to any person or 
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    22   * organization obtaining a copy of the software and accompanying 
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    23   * documentation covered by this license (the "Software") to use, reproduce,
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    24   * display, distribute, execute, and transmit the Software, and to prepare
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    25   * derivative works of the Software, and to permit third-parties to whom the 
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    26   * Software is furnished to do so, all subject to the following:
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    27  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    28   * The copyright notices in the Software and this entire statement, including
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    29   * the above license grant, this restriction and the following disclaimer, must
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    30   * be included in all copies of the Software, in whole or in part, and all
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    31   * derivative works of the Software, unless such copies or derivative works are
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    32   * solely in the form of machine-executable object code generated by a source
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    33   * language processor.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    34  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    35   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    36   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    37   * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    38   * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    39   * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    40   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    41   * DEALINGS IN THE SOFTWARE.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    42  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    43   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    44   * \defgroup IfxLld_Dma_Std_Enum Enumerations
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    45   * \ingroup IfxLld_Dma_Std
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    46   * \defgroup IfxLld_Dma_Std_Reset Reset Functions
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    47   * \ingroup IfxLld_Dma_Std
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    48   * \defgroup IfxLld_Dma_Std_Channel_Transaction Channel Transaction Functions
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    49   * \ingroup IfxLld_Dma_Std
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    50   * \defgroup IfxLld_Dma_Std_Move_Engine Move Engine functions
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    51   * \ingroup IfxLld_Dma_Std
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    52   * \defgroup IfxLld_Dma_Std_Channel_Configure Channel configuration Functions
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    53   * \ingroup IfxLld_Dma_Std
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    54   * \defgroup IfxLld_Dma_Std_Channel_Halt Channel Halt Functions
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    55   * \ingroup IfxLld_Dma_Std
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    56   * \defgroup IfxLld_Dma_Std_Double_Buffer Double Buffer functions
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    57   * \ingroup IfxLld_Dma_Std
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    58   * \defgroup IfxLld_Dma_Std_Interrupts Interrupt functions
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    59   * \ingroup IfxLld_Dma_Std
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    60   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    61  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    62  #ifndef IFXDMA_H
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    63  #define IFXDMA_H 1
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    64  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    65  /******************************************************************************/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    66  /*----------------------------------Includes----------------------------------*/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    67  /******************************************************************************/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    68  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    69  #include "_Impl/IfxDma_cfg.h"
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    70  #include "IfxDma_bf.h"
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    71  #include "Cpu/Std/IfxCpu_Intrinsics.h"
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    72  #include "IfxDma_reg.h"
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    73  #include "Src/Std/IfxSrc.h"
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    74  #include "Scu/Std/IfxScuWdt.h"
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    75  #include "Scu/Std/IfxScuCcu.h"
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    76  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    77  /******************************************************************************/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    78  /*--------------------------------Enumerations--------------------------------*/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    79  /******************************************************************************/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    80  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    81  /** \addtogroup IfxLld_Dma_Std_Enum
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    82   * \{ */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    83  /** \brief Bus Master Mode definition
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    84   * Definition in Ifx_DMA.MODE[4].B.MODE
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    85   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    86  typedef enum
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    87  {
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    88      IfxDma_BusMasterMode_user       = 0, /**< \brief Selected hardware resource performs Bus access in user mode */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    89      IfxDma_BusMasterMode_supervisor = 1  /**< \brief Selected hardware resource performs Bus access in supervisor mode */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    90  } IfxDma_BusMasterMode;
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    91  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    92  /** \brief Channel Bus Priority definition
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    93   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    94  typedef enum
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    95  {
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    96      IfxDma_ChannelBusPriority_low    = 0,  /**< \brief low priority */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    97      IfxDma_ChannelBusPriority_medium = 1,  /**< \brief medium priority */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    98      IfxDma_ChannelBusPriority_high   = 2   /**< \brief high priority */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    99  } IfxDma_ChannelBusPriority;
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   100  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   101  /** \brief DMA circular buffer (wrap around) definition
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   102   * Definition in Ifx_DMA.CH[64].ADICR.B.CBLS and Ifx_DMA.CH[64].ADICR.B.CBLD
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   103   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   104  typedef enum
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   105  {
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   106      IfxDma_ChannelIncrementCircular_none  = 0,   /**< \brief no circular buffer operation */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   107      IfxDma_ChannelIncrementCircular_2     = 1,   /**< \brief circular buffer size is 2 byte */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   108      IfxDma_ChannelIncrementCircular_4     = 2,   /**< \brief circular buffer size is 4 byte */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   109      IfxDma_ChannelIncrementCircular_8     = 3,   /**< \brief circular buffer size is 8 byte */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   110      IfxDma_ChannelIncrementCircular_16    = 4,   /**< \brief circular buffer size is 16 byte */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   111      IfxDma_ChannelIncrementCircular_32    = 5,   /**< \brief circular buffer size is 32 byte */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   112      IfxDma_ChannelIncrementCircular_64    = 6,   /**< \brief circular buffer size is 64 byte */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   113      IfxDma_ChannelIncrementCircular_128   = 7,   /**< \brief circular buffer size is 128 byte */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   114      IfxDma_ChannelIncrementCircular_256   = 8,   /**< \brief circular buffer size is 256 byte */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   115      IfxDma_ChannelIncrementCircular_512   = 9,   /**< \brief circular buffer size is 512 byte */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   116      IfxDma_ChannelIncrementCircular_1024  = 10,  /**< \brief circular buffer size is 1024 byte */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   117      IfxDma_ChannelIncrementCircular_2048  = 11,  /**< \brief circular buffer size is 2048 byte */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   118      IfxDma_ChannelIncrementCircular_4096  = 12,  /**< \brief circular buffer size is 4096 byte */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   119      IfxDma_ChannelIncrementCircular_8192  = 13,  /**< \brief circular buffer size is 8192 byte */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   120      IfxDma_ChannelIncrementCircular_16384 = 14,  /**< \brief circular buffer size is 16384 byte */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   121      IfxDma_ChannelIncrementCircular_32768 = 15   /**< \brief circular buffer size is 32768 byte */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   122  } IfxDma_ChannelIncrementCircular;
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   123  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   124  /** \brief DMA incrementation direction definition
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   125   * Definition in Ifx_DMA.CH[64].ADICR.B.INCS
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   126   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   127  typedef enum
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   128  {
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   129      IfxDma_ChannelIncrementDirection_negative = 0,  /**< \brief pointer is decremented */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   130      IfxDma_ChannelIncrementDirection_positive = 1   /**< \brief pointer is incremented */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   131  } IfxDma_ChannelIncrementDirection;
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   132  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   133  /** \brief DMA incrementation definition
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   134   * Definition in Ifx_DMA.CH[64].ADICR.B.SMF
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   135   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   136  typedef enum
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   137  {
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   138      IfxDma_ChannelIncrementStep_1   = 0, /**< \brief increment by 1 width */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   139      IfxDma_ChannelIncrementStep_2   = 1, /**< \brief increment by 2 width */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   140      IfxDma_ChannelIncrementStep_4   = 2, /**< \brief increment by 4 width */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   141      IfxDma_ChannelIncrementStep_8   = 3, /**< \brief increment by 8 width */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   142      IfxDma_ChannelIncrementStep_16  = 4, /**< \brief increment by 16 width */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   143      IfxDma_ChannelIncrementStep_32  = 5, /**< \brief increment by 32 width */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   144      IfxDma_ChannelIncrementStep_64  = 6, /**< \brief increment by 64 width */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   145      IfxDma_ChannelIncrementStep_128 = 7  /**< \brief increment by 128 width */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   146  } IfxDma_ChannelIncrementStep;
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   147  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   148  /** \brief Channel Transfer Interrupt generation mechanism.
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   149   * Definition in Ifx_DMA.CH[64].ADICR.B.INTCT (bit 0)
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   150   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   151  typedef enum
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   152  {
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   153      IfxDma_ChannelInterruptControl_thresholdLimitMatch      = 0, /**< \brief interrupt when transfer count (TCOUNT) equals the threshold limit (IRDV) */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   154      IfxDma_ChannelInterruptControl_transferCountDecremented = 1  /**< \brief interrupt when transfer count (TCOUNT) is decremented */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   155  } IfxDma_ChannelInterruptControl;
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   156  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   157  /** \brief DMA transfer definition
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   158   * Definition in Ifx_DMA.BLK0.ME.CHCR.B.BLKM and Ifx_DMA.BLK1.ME.CHCR.B.BLKM
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   159   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   160  typedef enum
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   161  {
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   162      IfxDma_ChannelMove_1  = 0,  /**< \brief 1 DMA move per DMA transfer */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   163      IfxDma_ChannelMove_2  = 1,  /**< \brief 2 DMA move per DMA transfer */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   164      IfxDma_ChannelMove_4  = 2,  /**< \brief 4 DMA move per DMA transfer */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   165      IfxDma_ChannelMove_8  = 3,  /**< \brief 8 DMA move per DMA transfer */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   166      IfxDma_ChannelMove_16 = 4,  /**< \brief 16 DMA move per DMA transfer */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   167      IfxDma_ChannelMove_3  = 5,  /**< \brief 3 DMA move per DMA transfer */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   168      IfxDma_ChannelMove_5  = 6,  /**< \brief 5 DMA move per DMA transfer */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   169      IfxDma_ChannelMove_9  = 7   /**< \brief 9 DMA move per DMA transfer */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   170  } IfxDma_ChannelMove;
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   171  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   172  /** \brief DMA move size definition
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   173   * Definition in Ifx_DMA.BLK0.ME.CHCR.B.CHDW and Ifx_DMA.BLK1.ME.CHCR.B.CHDW
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   174   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   175  typedef enum
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   176  {
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   177      IfxDma_ChannelMoveSize_8bit   = 0,  /**< \brief 1 DMA move is 8 bit wide */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   178      IfxDma_ChannelMoveSize_16bit  = 1,  /**< \brief 1 DMA move is 16 bit wide */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   179      IfxDma_ChannelMoveSize_32bit  = 2,  /**< \brief 1 DMA move is 32 bit wide */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   180      IfxDma_ChannelMoveSize_64bit  = 3,  /**< \brief 1 DMA move is 64 bit wide */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   181      IfxDma_ChannelMoveSize_128bit = 4,  /**< \brief 1 DMA move is 128 bit wide */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   182      IfxDma_ChannelMoveSize_256bit = 5   /**< \brief 1 DMA move is 256 bit wide */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   183  } IfxDma_ChannelMoveSize;
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   184  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   185  /** \brief DMA operation mode
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   186   * Definition in Ifx_DMA.BLK0.ME.CHCR.B.CHMODE and Ifx_DMA.BLK1.ME.CHCR.B.CHMODE
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   187   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   188  typedef enum
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   189  {
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   190      IfxDma_ChannelOperationMode_single     = 0, /**< \brief channel disabled after transaction */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   191      IfxDma_ChannelOperationMode_continuous = 1  /**< \brief channel stays enabled after transaction */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   192  } IfxDma_ChannelOperationMode;
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   193  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   194  /** \brief Pattern detection selection
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   195   * Definition in Ifx_DMA.BLK0.ME.CHCR.B.PATSEL and Ifx_DMA.BLK1.ME.CHCR.B.PATSEL
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   196   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   197  typedef enum
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   198  {
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   199      IfxDma_ChannelPattern_0_disable = 0,  /**< \brief Pattern detect 0 disabled */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   200      IfxDma_ChannelPattern_0_mode1   = 1,  /**< \brief Compare match configuration 1 : pattern compare of MExR.RD[0] to PAT0[0] masked by PAT0[2] */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   201      IfxDma_ChannelPattern_0_mode2   = 2,  /**< \brief Compare match configuration 2 : pattern compare of MExR.RD[0] to PAT0[1] masked by PAT0[3] */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   202      IfxDma_ChannelPattern_0_mode3   = 3,  /**< \brief Compare match configuration 3 : pattern compare of MExR.RD[0] to PAT0[0] masked by PAT0[2] of actual DMA read move and pattern compare of MExR.RD[0] to PAT0[1] masked by PAT0[3] of previous DMA read move */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   203      IfxDma_ChannelPattern_1_disable = 4,  /**< \brief Pattern detect 1 disabled */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   204      IfxDma_ChannelPattern_1_mode1   = 5,  /**< \brief Compare match configuration 1 : pattern compare of MExR.RD[0] to PAT1[0] masked by PAT1[2] */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   205      IfxDma_ChannelPattern_1_mode2   = 6,  /**< \brief Compare match configuration 2 : pattern compare of MExR.RD[0] to PAT1[1] masked by PAT1[3] */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   206      IfxDma_ChannelPattern_1_mode3   = 7   /**< \brief Compare match configuration 3 : pattern compare of MExR.RD[0] to PAT1[0] masked by PAT1[2] of actual DMA read move and pattern compare of MExR.RD[0] to PAT1[1] masked by PAT1[3] of previous DMA read move */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   207  } IfxDma_ChannelPattern;
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   208  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   209  /** \brief Channel Priority definition
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   210   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   211  typedef enum
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   212  {
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   213      IfxDma_ChannelPriority_low    = 0,  /**< \brief low priority */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   214      IfxDma_ChannelPriority_medium = 1,  /**< \brief medium priority */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   215      IfxDma_ChannelPriority_high   = 2   /**< \brief high priority */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   216  } IfxDma_ChannelPriority;
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   217  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   218  /** \brief DMA request mode
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   219   * Definition in Ifx_DMA.BLK0.ME.CHCR.B.RROAT and Ifx_DMA.BLK1.ME.CHCR.B.RROAT
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   220   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   221  typedef enum
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   222  {
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   223      IfxDma_ChannelRequestMode_oneTransferPerRequest         = 0, /**< \brief a request initiates a single transfer */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   224      IfxDma_ChannelRequestMode_completeTransactionPerRequest = 1  /**< \brief a request initiates a complete transaction */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   225  } IfxDma_ChannelRequestMode;
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   226  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   227  /** \brief DMA request selection
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   228   * Definition in Ifx_DMA.BLK0.ME.CHCR.B.PRSEL and Ifx_DMA.BLK1.ME.CHCR.B.PRSEL
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   229   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   230  typedef enum
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   231  {
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   232      IfxDma_ChannelRequestSource_peripheral = 0,  /**< \brief Transfer Request via Hardware Trigger */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   233      IfxDma_ChannelRequestSource_daisyChain = 1   /**< \brief Transfer Request via next (higher priority) channel */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   234  } IfxDma_ChannelRequestSource;
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   235  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   236  /** \brief shadow definition definition
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   237   * Definition in Ifx_DMA.CH[64].ADICR.B.SHCT
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   238   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   239  typedef enum
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   240  {
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   241      IfxDma_ChannelShadow_none                                 = 0,   /**< \brief shadow address register not used. Source and destination address register are written directly */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   242      IfxDma_ChannelShadow_src                                  = 1,   /**< \brief Shadow address register used for source address buffering. When writing to SADRmx, the address is buffered in SHADRmx and transferred to SADRmx with the start of the next DMA transaction */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   243      IfxDma_ChannelShadow_dst                                  = 2,   /**< \brief Shadow address register used for destination address buffering. When writing to DADRmx, the address is buffered in SHADRmx and transferred to DADRmx with the start of the next DMA transaction */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   244      IfxDma_ChannelShadow_srcDirectWrite                       = 5,   /**< \brief Shadow address used for source buffering. When writing to SADRz, the address is buffered in SHADRz and transferred to SADRz with the start of the next DMA transaction */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   245      IfxDma_ChannelShadow_dstDirectWrite                       = 6,   /**< \brief Shadow address used for destination buffering. When writing to DADRz, the address is buffered in SHADRz and transferred to DADRz with the start of the next DMA transaction */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   246      IfxDma_ChannelShadow_doubleSourceBufferingSwSwitch        = 8,   /**< \brief Software switch only. Shadow address used for double buffering */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   247      IfxDma_ChannelShadow_doubleSourceBufferingHwSwSwitch      = 9,   /**< \brief Automatic Hardware and Software switch. Shadow address used for double buffering */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   248      IfxDma_ChannelShadow_doubleDestinationBufferingSwSwitch   = 10,  /**< \brief Software switch only. Shadow address used for double buffering */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   249      IfxDma_ChannelShadow_doubleDestinationBufferingHwSwSwitch = 11,  /**< \brief Automatic Hardware and Software switch. Shadow address used for double buffering */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   250      IfxDma_ChannelShadow_linkedList                           = 12,  /**< \brief The DMA controller reads a DMA channel transaction control set and overwrites 8 X words in the corresponding DMARAM channel z */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   251      IfxDma_ChannelShadow_accumulatedLinkedList                = 13,  /**< \brief The DMA controller reads a DMA channel transaction control set and overwrites 6 X words in the corresponding DMARAM channel z */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   252      IfxDma_ChannelShadow_safeLinkedList                       = 14,  /**< \brief The DMA controller reads a DMA channel transaction control set. The Linked List only proceeds with the next DMA transaction if the existing SDCRC checksum matches the expected SDCRC checksum in the loaded from the new DMA transaction control set */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   253      IfxDma_ChannelShadow_conditionalLinkedList                = 15   /**< \brief Shadow address register (MExSHADR) and source and destination address CRC register (MExSDCRC) are used as address pointers to a Linked List. The selection of the address pointer is determined by DMA channel pattern detection conditions */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   254  } IfxDma_ChannelShadow;
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   255  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   256  typedef enum
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   257  {
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   258      IfxDma_HardwareResourcePartition_0 = 0,      /**< \brief "Set of DMA channels are associated with hardware resource partition " + str(x)  */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   259      IfxDma_HardwareResourcePartition_1,          /**< \brief "Set of DMA channels are associated with hardware resource partition " + str(x)  */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   260      IfxDma_HardwareResourcePartition_2,          /**< \brief "Set of DMA channels are associated with hardware resource partition " + str(x)  */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   261      IfxDma_HardwareResourcePartition_3           /**< \brief "Set of DMA channels are associated with hardware resource partition " + str(x)  */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   262  } IfxDma_HardwareResourcePartition;
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   263  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   264  /** \brief DMA move engine definition
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   265   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   266  typedef enum
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   267  {
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   268      IfxDma_MoveEngine_0 = 0,  /**< \brief first move engine */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   269      IfxDma_MoveEngine_1 = 1   /**< \brief second move engine */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   270  } IfxDma_MoveEngine;
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   271  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   272  /** \brief Enable/disable the sensitivity of the module to sleep signal\n
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   273   * Definition in Ifx_DMA.CLC.B.EDIS
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   274   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   275  typedef enum
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   276  {
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   277      IfxDma_SleepMode_enable  = 0, /**< \brief enables sleep mode */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   278      IfxDma_SleepMode_disable = 1  /**< \brief disables sleep mode */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   279  } IfxDma_SleepMode;
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   280  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   281  /** \} */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   282  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   283  /** \addtogroup IfxLld_Dma_Std_Reset
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   284   * \{ */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   285  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   286  /******************************************************************************/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   287  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   288  /******************************************************************************/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   289  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   290  /** \brief Return the status of a DMA channel (reset / not reset)
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   291   * This API needs to be used after the IfxDma_resetChannel()
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   292   * \param dma pointer to DMA module
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   293   * \param channelId DMA channel number
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   294   * \return TRUE if the channel is reset
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   295   * FALSE if the channel is not reset
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   296   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   297   * \code
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   298   *      // check whether the channel is reset or not and also the hardware trigger disabled
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   299   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   300   *      if (IfxDma_isChannelReset(chn[0].dma, chn[0].channelId) &&
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   301   *              (!IfxDma_isChannelTransactionEnabled(chn[0].dma, chn[0].channelId))) {
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   302   *              // Dma is out of RESET and there is no hardware request enabled
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   303   *              IfxDma_Dma_startChannelTransaction(&chn[0]);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   304   *      }
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   305   * \endcode
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   306   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   307   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   308  IFX_INLINE boolean IfxDma_isChannelReset(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   309  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   310  /** \brief Reset the channel
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   311   * \param dma pointer to DMA module
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   312   * \param channelId DMA channel number
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   313   * \return None
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   314   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   315   * \code
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   316   *      // Apply reset to the channel
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   317   *      IfxDma_resetChannel(chn[0].dma, chn[0].channelId);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   318   * \endcode
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   319   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   320   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   321  IFX_INLINE void IfxDma_resetChannel(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   322  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   323  /** \} */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   324  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   325  /** \addtogroup IfxLld_Dma_Std_Channel_Transaction
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   326   * \{ */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   327  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   328  /******************************************************************************/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   329  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   330  /******************************************************************************/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   331  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   332  /** \brief Clear the channel transaction request lost flag status
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   333   * \param dma pointer to DMA module
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   334   * \param channelId DMA channel number
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   335   * \return None
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   336   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   337   * \code
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   338   *      // Clear the channel transaction request lost flag status
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   339   *      IfxDma_clearChannelTransactionRequestLost(chn[0].dma, chn[0].channelId);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   340   * \endcode
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   341   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   342   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   343  IFX_INLINE void IfxDma_clearChannelTransactionRequestLost(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   344  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   345  /** \brief Disable a DMA channel hardware transaction request
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   346   * \param dma pointer to DMA module
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   347   * \param channelId DMA channel number
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   348   * \return None
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   349   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   350   * A coding example can be found in \ref IfxDma_enableChannelTransaction
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   351   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   352   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   353  IFX_INLINE void IfxDma_disableChannelTransaction(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   354  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   355  /** \brief Disable the generation of a channel transaction lost error interrupt
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   356   * \param dma pointer to DMA module
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   357   * \param channelId DMA channel number
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   358   * \return None
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   359   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   360   * \code
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   361   *      // Disable the transaction request lost interrupt for given channel
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   362   *      IfxDma_disableChannelTransactionLostError(chn[0].dma, chn[0].channelId);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   363   * \endcode
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   364   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   365   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   366  IFX_INLINE void IfxDma_disableChannelTransactionLostError(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   367  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   368  /** \brief Enable a DMA channel hardware transaction request
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   369   * \param dma pointer to DMA module
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   370   * \param channelId DMA channel number
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   371   * \return None
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   372   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   373   * \code
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   374   *      unsigned *src = (unsigned *)((unsigned)&SRC_DMACH0.U + 4*NUM_CHANNELS);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   375   *      for(int chn=0; chn<NUM_CHANNELS; ++chn, ++src) {
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   376   *              IfxSrc_setRequest(src);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   377   *      }
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   378   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   379   *      // Do not restrict the hardware triggering to only one transaction
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   380   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   381   *      IfxDma_setChannelContinuousMode(chn[0].dma, chn[0].channelId);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   382   *      IfxDma_setChannelContinuousMode(chn[1].dma, chn[1].channelId);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   383   *      IfxDma_setChannelContinuousMode(chn[2].dma, chn[2].channelId);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   384   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   385   *      // Check for end of transaction
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   386   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   387   *      while(!(IfxDma_getAndClearChannelInterrupt(chn[0].dma, chn[0].channelId)));
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   388   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   389   *      // Enable the hardware trigger for channel 3
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   390   *      IfxDma_enableChannelTransaction(chn[3].dma, chn[3].channelId);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   391   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   392   *      // Disable the hardware trigger for channel 2
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   393   *      IfxDma_disableChannelTransaction(chn[2].dma, chn[2].channelId);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   394   *      // Hardware triggers for second time
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   395   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   396   *      unsigned *SRc = (unsigned *)((unsigned)&SRC_DMACH0.U + 4*NUM_CHANNELS);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   397   *      for(int chn=0; chn<NUM_CHANNELS; ++chn, ++src) {
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   398   *              IfxSrc_setRequest(src);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   399   *      }
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   400   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   401   *      // Restrict the hardware triggering to only one transaction
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   402   *      IfxDma_setChannelSingleMode(chn[0].dma, chn[0].channelId);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   403   *      IfxDma_setChannelSingleMode(chn[1].dma, chn[1].channelId);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   404   * \endcode
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   405   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   406   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   407  IFX_INLINE void IfxDma_enableChannelTransaction(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   408  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   409  /** \brief Enable the generation of  a channel transaction lost error interrupt
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   410   * \param dma pointer to DMA module
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   411   * \param channelId DMA channel number
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   412   * \return None
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   413   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   414   * \code
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   415   *      // Enable the transaction request lost interrupt for given channel
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   416   *      IfxDma_enableChannelTransactionLostError(chn[0].dma, chn[0].channelId);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   417   * \endcode
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   418   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   419   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   420  IFX_INLINE void IfxDma_enableChannelTransactionLostError(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   421  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   422  /** \brief Check the channel transaction request lost flag status
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   423   * \param dma pointer to DMA module
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   424   * \param channelId DMA channel number
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   425   * \return TRUE if the TRL is set
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   426   * FALSE if the TRL is not set
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   427   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   428   * \code
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   429   *      boolean trlFlag;
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   430   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   431   *      // Check whether the channel transaction request lost flag is set or not
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   432   *      trlFlag = IfxDma_getChannelTransactionRequestLost(chn[0].dma, chn[0].channelId));
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   433   * \endcode
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   434   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   435   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   436  IFX_INLINE boolean IfxDma_getChannelTransactionRequestLost(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   437  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   438  /** \brief Converts DMA circular range to circular code
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   439   * \param range DMA circular range
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   440   * \return DMA circular code
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   441   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   442  IFX_INLINE IfxDma_ChannelIncrementCircular IfxDma_getCircularRangeCode(uint16 range);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   443  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   444  /** \brief Return the hardware transaction request status of a DMA channel
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   445   * \param dma pointer to DMA module
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   446   * \param channelId DMA channel number
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   447   * \return TRUE if the hardware transaction request is enabled
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   448   * FALSE if the hardware transaction request is disabled
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   449   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   450   * A coding example can be found in \ref IfxDma_isChannelReset
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   451   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   452   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   453  IFX_INLINE boolean IfxDma_isChannelTransactionEnabled(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   454  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   455  /** \brief Return the status of a DMA channel (transaction pending)
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   456   * \param dma pointer to DMA module
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   457   * \param channelId DMA channel number
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   458   * \return TRUE if a transaction request for the given channel is pending
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   459   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   460   * \code
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   461   *      // check for the channel request pending with the channel
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   462   *      if (IfxDma_isChannelTransactionPending(chn[0].dma, chn[0].channelId) == TRUE) {
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   463   *              // There is channel request pending for channel 0
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   464   *              result |= 0;
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   465   *      }
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   466   * \endcode
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   467   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   468   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   469  IFX_INLINE boolean IfxDma_isChannelTransactionPending(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   470  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   471  /** \brief Sets the sensitivity of the module to sleep signal
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   472   * \param dma pointer to DMA registers
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   473   * \param mode mode selection (enable/disable)
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   474   * \return None
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   475   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   476  IFX_INLINE void IfxDma_setSleepMode(Ifx_DMA *dma, IfxDma_SleepMode mode);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   477  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   478  /** \brief Request a DMA channel transaction
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   479   * \param dma pointer to DMA module
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   480   * \param channelId DMA channel number
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   481   * \return None
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   482   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   483   * A coding example can be found in \ref IfxDma_Dma_startChannelTransaction
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   484   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   485   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   486  IFX_INLINE void IfxDma_startChannelTransaction(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   487  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   488  /** \} */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   489  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   490  /** \addtogroup IfxLld_Dma_Std_Move_Engine
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   491   * \{ */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   492  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   493  /******************************************************************************/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   494  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   495  /******************************************************************************/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   496  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   497  /** \brief Clear the DMA error status flags
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   498   * \param dma pointer to DMA module
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   499   * \param moveEngine pointer to the DMA move engine
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   500   * \param mask value holds the bits to clear or mask
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   501   * \return None
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   502   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   503   * \code
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   504   *      // Clear the status of the error flags (as defined in _Impl/IfxDma_cfg.h)
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   505   *      IfxDma_clearErrorFlags(chn[0].dma,IfxDma_MoveEngine_1,
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   506   *                                                  IFXDMA_ERROR_S |    // move engine source error
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   507   *                                                  IFXDMA_ERROR_D |    // move engine destination error
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   508   *                                                  IFXDMA_ERROR_SPB |  // bus error on SPB
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   509   *                                                  IFXDMA_ERROR_SRI |  // bus error on SRI
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   510   *                                                  IFXDMA_ERROR_RAM |  // RAM error
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   511   *                                                  IFXDMA_ERROR_SLL |  // safe linked list CRC checksum error
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   512   *                                                  IFXDMA_ERROR_DLL);  // failed linked list load error
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   513   * \endcode
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   514   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   515   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   516  IFX_INLINE void IfxDma_clearErrorFlags(Ifx_DMA *dma, IfxDma_MoveEngine moveEngine, uint32 mask);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   517  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   518  /** \brief Disable the generation of a Move engine destination error interrupt
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   519   * \param dma pointer to DMA module
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   520   * \param moveEngine pointer to the DMA move engine
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   521   * \return None
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   522   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   523   * A coding example can be found in \ref IfxDma_disableMoveEngineSourceError
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   524   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   525   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   526  IFX_INLINE void IfxDma_disableMoveEngineDestinationError(Ifx_DMA *dma, IfxDma_MoveEngine moveEngine);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   527  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   528  /** \brief Disable the generation of a Move engine source error interrupt
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   529   * \param dma pointer to DMA module
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   530   * \param moveEngine pointer to the DMA move engine
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   531   * \return None
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   532   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   533   * \code
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   534   *      // Disable the move engine source and destination move errors
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   535   *      IfxDma_disableMoveEngineSourceError(chn[0].dma,IfxDma_MoveEngine_1);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   536   *      IfxDma_disableMoveEngineDestinationError(chn[0].dma,IfxDma_MoveEngine_1);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   537   * \endcode
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   538   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   539   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   540  IFX_INLINE void IfxDma_disableMoveEngineSourceError(Ifx_DMA *dma, IfxDma_MoveEngine moveEngine);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   541  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   542  /** \brief Enable the generation of a Move engine destination error interrupt
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   543   * \param dma pointer to DMA module
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   544   * \param moveEngine pointer to the DMA move engine
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   545   * \return None
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   546   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   547   * A coding example can be found in \ref IfxDma_enableMoveEngineSourceError
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   548   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   549   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   550  IFX_INLINE void IfxDma_enableMoveEngineDestinationError(Ifx_DMA *dma, IfxDma_MoveEngine moveEngine);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   551  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   552  /** \brief Enable the generation of a Move engine source error interrupt
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   553   * \param dma pointer to DMA module
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   554   * \param moveEngine pointer to the DMA move engine
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   555   * \return None
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   556   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   557   * \code
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   558   *      // Enable the move engine source and destination move errors
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   559   *      IfxDma_enableMoveEngineSourceError(chn[0].dma,IfxDma_MoveEngine_1);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   560   *      IfxDma_enableMoveEngineDestinationError(chn[0].dma,IfxDma_MoveEngine_1);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   561   * \endcode
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   562   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   563   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   564  IFX_INLINE void IfxDma_enableMoveEngineSourceError(Ifx_DMA *dma, IfxDma_MoveEngine moveEngine);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   565  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   566  /** \brief Return the DMA error status flags
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   567   * \param dma pointer to DMA module
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   568   * \param moveEngine pointer to the DMA move engine
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   569   * \return the content of the DMA.ERRSR register
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   570   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   571   * \code
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   572   *      uint32 errorFlags = 0;
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   573   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   574   *      // Get the status of the error flags of move engine
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   575   *      errorFlags = IfxDma_getErrorFlags(chn[0].dma,IfxDma_MoveEngine_1);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   576   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   577   *      if( errorFlags & IFXDMA_ERROR_S ) {   // move engine source error
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   578   *              }
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   579   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   580   *      if( errorFlags & IFXDMA_ERROR_D ) {   // move engine destination error
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   581   *           // ...
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   582   *           }
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   583   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   584   *      if( errorFlags & IFXDMA_ERROR_SPB ) { // bus error on SPB
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   585   *           // ...
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   586   *           }
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   587   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   588   *      if( errorFlags & IFXDMA_ERROR_SRI ) { // bus error on SRI
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   589   *           // ...
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   590   *           }
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   591   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   592   *      if( errorFlags & IFXDMA_ERROR_RAM ) { // RAM error
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   593   *           // ...
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   594   *           }
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   595   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   596   *      if( errorFlags & IFXDMA_ERROR_SLL ) { // safe linked list CRC checksum error
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   597   *           // ...
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   598   *           }
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   599   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   600   *      if( errorFlags & IFXDMA_ERROR_DLL ) { // failed linked list load error
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   601   *           // ...
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   602   *           }
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   603   * \endcode
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   604   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   605   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   606  IFX_INLINE uint32 IfxDma_getErrorFlags(Ifx_DMA *dma, IfxDma_MoveEngine moveEngine);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   607  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   608  /** \} */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   609  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   610  /** \addtogroup IfxLld_Dma_Std_Channel_Configure
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   611   * \{ */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   612  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   613  /******************************************************************************/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   614  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   615  /******************************************************************************/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   616  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   617  /** \brief Get a channel source address
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   618   * \param dma pointer to DMA module
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   619   * \param channelId DMA channel number
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   620   * \return Actual channel destination address
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   621   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   622   * \code
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   623   *      uint32 destAddr = IfxDma_getChannelDestinationAddress(chn[2].dma, chn[2].channelId);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   624   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   625   * \endcode
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   626   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   627   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   628  IFX_INLINE uint32 IfxDma_getChannelDestinationAddress(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   629  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   630  /** \brief Get a channel source address
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   631   * \param dma pointer to DMA module
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   632   * \param channelId DMA channel number
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   633   * \return Actual channel source address
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   634   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   635   * \code
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   636   *      uint32 sourceAddr = IfxDma_getChannelSourceAddress(chn[2].dma, chn[2].channelId);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   637   * \endcode
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   638   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   639   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   640  IFX_INLINE uint32 IfxDma_getChannelSourceAddress(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   641  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   642  /** \brief Return the DMA channel suspend Mode status
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   643   * \param dma pointer to DMA module
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   644   * \param channelId DMA channel number
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   645   * \return Channel Suspend Mode or Frozen State Active status (1- DMA channel is in channel suspend mode or frozen state)
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   646   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   647  IFX_INLINE boolean IfxDma_getChannelSuspendModeStatus(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   648  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   649  /** \brief Return remaining DMA transfer count
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   650   * \param dma pointer to DMA module
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   651   * \param channelId DMA channel number
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   652   * \return Remaining DMA transfer count
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   653   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   654   * \code
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   655   *      // Wait till transfer count (TCOUNT) becomes 0
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   656   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   657   *      bool notFinished;
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   658   *      do {
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   659   *              notFinished = false;
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   660   *                      if( IfxDma_getChannelTransferCount(chn[0].dma, chn[0].channelId) ) {
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   661   *                              notFinished = true;
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   662   *                              break;
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   663   *                      }
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   664   *      } while( notFinished );
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   665   * \endcode
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   666   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   667   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   668  IFX_INLINE uint32 IfxDma_getChannelTransferCount(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   669  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   670  /** \brief get the time stamp
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   671   * \param dma pointer to DMA module
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   672   * \return the current time stamp
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   673   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   674   * \code
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   675   *      uint32 timestamp = IfxDma_getTimestamp(chn[0].dma);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   676   * \endcode
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   677   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   678   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   679  IFX_INLINE uint32 IfxDma_getTimestamp(Ifx_DMA *dma);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   680  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   681  /** \brief Configure the move count for each DMA channel transfer
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   682   * \param dma pointer to DMA module
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   683   * \param channelId DMA channel number
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   684   * \param blockMode value holds the number of moves with in a DMA transfer
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   685   * \return None
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   686   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   687   * A coding example can be found in \ref IfxDma_setChannelTransferCount
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   688   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   689   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   690  IFX_INLINE void IfxDma_setChannelBlockMode(Ifx_DMA *dma, IfxDma_ChannelId channelId, IfxDma_ChannelMove blockMode);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   691  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   692  /** \brief Configure a DMA channel to "continous transaction mode"
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   693   * After a transaction, the hardware request transaction remain enabled
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   694   * \param dma pointer to DMA module
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   695   * \param channelId DMA channel number
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   696   * \return None
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   697   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   698   * A coding example can be found in \ref IfxDma_enableChannelTransaction
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   699   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   700   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   701  IFX_INLINE void IfxDma_setChannelContinuousMode(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   702  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   703  /** \brief Configure the destination address
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   704   * \param dma pointer to DMA module
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   705   * \param channelId DMA channel number
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   706   * \param address is the Initial address of the destination pointer
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   707   * \return None
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   708   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   709   * A coding example can be found in \ref IfxDma_setChannelSourceAddress
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   710   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   711   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   712  IFX_INLINE void IfxDma_setChannelDestinationAddress(Ifx_DMA *dma, IfxDma_ChannelId channelId, void *address);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   713  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   714  /** \brief Configure a DMA channel destination pointer
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   715   * \param dma pointer to DMA module
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   716   * \param channelId DMA channel number
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   717   * \param incStep Specifies the pointer incrementation step
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   718   * \param direction Specifies the incrementation direction
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   719   * \param size Specifies the size of the circular buffer
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   720   * \return None
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   721   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   722   * A coding example can be found in \ref IfxDma_setChannelSourceIncrementStep
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   723   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   724   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   725  IFX_INLINE void IfxDma_setChannelDestinationIncrementStep(Ifx_DMA *dma, IfxDma_ChannelId channelId, IfxDma_ChannelIncrementStep incStep, IfxDma_ChannelIncrementDirection direction, IfxDma_ChannelIncrementCircular size);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   726  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   727  /** \brief Configure a DMA channel move
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   728   * \param dma pointer to DMA module
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   729   * \param channelId DMA channel number
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   730   * \param moveSize value holds the opcode or size of data of individual moves with in a DMA transfer
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   731   * \return None
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   732   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   733   * A coding example can be found in \ref IfxDma_setChannelTransferCount
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   734   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   735   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   736  IFX_INLINE void IfxDma_setChannelMoveSize(Ifx_DMA *dma, IfxDma_ChannelId channelId, IfxDma_ChannelMoveSize moveSize);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   737  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   738  /** \brief Configure a DMA channel shadow pointer
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   739   * \param dma pointer to DMA module
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   740   * \param channelId DMA channel number
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   741   * \param shadow Specifies the shadow pointer
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   742   * \return None
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   743   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   744   * \code
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   745   *      // Push the shadow mode into double buffer
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   746   *      IfxDma_setChannelShadow(chn[0].dma, chn[0].channelId,
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   747   *      IfxDma_ChannelShadow_doubleSourceBufferingSwSwitch);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   748   * \endcode
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   749   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   750   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   751  IFX_INLINE void IfxDma_setChannelShadow(Ifx_DMA *dma, IfxDma_ChannelId channelId, IfxDma_ChannelShadow shadow);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   752  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   753  /** \brief Configure a DMA channel to "single transaction mode"
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   754   * After a transaction, the hardware request transaction is disabled, and must be set by software again
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   755   * \param dma pointer to DMA module
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   756   * \param channelId DMA channel number
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   757   * \return None
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   758   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   759   * A coding example can be found in \ref IfxDma_enableChannelTransaction
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   760   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   761   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   762  IFX_INLINE void IfxDma_setChannelSingleMode(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   763  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   764  /** \brief Configure a DMA channel to "single transaction mode"
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   765   * One transfer request starts a complete DMA transaction
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   766   * \param dma pointer to DMA module
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   767   * \param channelId DMA channel number
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   768   * \return None
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   769   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   770   * A coding example can be found in \ref IfxDma_setChannelTransferCount
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   771   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   772   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   773  IFX_INLINE void IfxDma_setChannelSingleTransaction(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   774  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   775  /** \brief Configure a DMA channel to "single transfer mode"
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   776   * A transfer request is required for each transfer
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   777   * \param dma pointer to DMA module
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   778   * \param channelId DMA channel number
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   779   * \return None
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   780   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   781   * A coding example can be found in \ref IfxDma_setChannelTransferCount
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   782   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   783   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   784  IFX_INLINE void IfxDma_setChannelSingleTransfer(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   785  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   786  /** \brief Configure the source address
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   787   * \param dma pointer to DMA module
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   788   * \param channelId DMA channel number
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   789   * \param address is the Initial address of the source pointer
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   790   * \return None
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   791   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   792   * \code
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   793   *      // Check for the end of current transaction and before trigger the channel request for
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   794   *      // for another channel, re configure the source and destination addresses
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   795   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   796   *      while(!(IfxDma_getAndClearChannelInterrupt(chn[1].dma, chn[1].channelId)));
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   797   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   798   *      // Re-Program the source address for the channel 2
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   799   *      IfxDma_setChannelSourceAddress(chn[2].dma, chn[2].channelId,Sadr);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   800   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   801   *      // Re-Program the destination address for channel 2
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   802   *      IfxDma_setChannelDestinationAddress(chn[2].dma, chn[2].channelId,Dadr);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   803   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   804   *      // Start DMA transaction for channel 2
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   805   *      IfxDma_Dma_startChannelTransaction(&chn[2]);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   806   * \endcode
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   807   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   808   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   809  IFX_INLINE void IfxDma_setChannelSourceAddress(Ifx_DMA *dma, IfxDma_ChannelId channelId, const void *address);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   810  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   811  /** \brief Configure a DMA channel source pointer
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   812   * \param dma pointer to DMA module
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   813   * \param channelId DMA channel number
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   814   * \param incStep Specifies the pointer incrementation step
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   815   * \param direction Specifies the incrementation direction
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   816   * \param size Specifies the size of the circular buffer
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   817   * \return None
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   818   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   819   * \code
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   820   *      // Re-program the source and destination circular buffer control fields
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   821   *      IfxDma_setChannelSourceIncrementStep(chn[0].dma,  chn[0].channelId, IfxDma_ChannelIncrementStep_2, IfxDma_ChannelIncrementDirection_negative, IfxDma_ChannelIncrementCircular_16);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   822   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   823   *      IfxDma_setChannelDestinationIncrementStep(chn[0].dma, chn[0].channelId, IfxDma_ChannelIncrementStep_2, IfxDma_ChannelIncrementDirection_negative, IfxDma_ChannelIncrementCircular_16);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   824   * \endcode
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   825   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   826   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   827  IFX_INLINE void IfxDma_setChannelSourceIncrementStep(Ifx_DMA *dma, IfxDma_ChannelId channelId, IfxDma_ChannelIncrementStep incStep, IfxDma_ChannelIncrementDirection direction, IfxDma_ChannelIncrementCircular size);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   828  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   829  /** \brief Configure a DMA channel suspend enable
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   830   * \param dma pointer to DMA module
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   831   * \param channelId DMA channel number
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   832   * \param enable enable (1) / disable (0)
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   833   * \return None
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   834   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   835  IFX_INLINE void IfxDma_setChannelSuspendEnable(Ifx_DMA *dma, IfxDma_ChannelId channelId, boolean enable);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   836  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   837  /** \brief Configure the move count of a DMA channel transaction
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   838   * \param dma pointer to DMA module
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   839   * \param channelId DMA channel number
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   840   * \param transferCount value holds the DMA transfers within a transaction (1..16383; 0 handled like 1 transaction)
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   841   * \return None
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   842   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   843   * \code
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   844   *      // Start DMA transaction
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   845   *      IfxDma_Dma_startChannelTransaction(&chn[0]);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   846   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   847   *      // Wait till end of transaction
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   848   *      while(!(IfxDma_getAndClearChannelInterrupt(chn[0].dma, chn[0].channelId)));
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   849   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   850   *      // Change the TREL configuration for channel 1
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   851   *      IfxDma_setChannelTransferCount(chn[1].dma, chn[1].channelId,0x6);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   852   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   853   *      // Change the BLKM configuration for channel 1
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   854   *      IfxDma_setChannelBlockMode(chn[1].dma, chn[1].channelId,IfxDma_ChannelMove_3);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   855   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   856   *      // Change the Move size configuration for channel 1
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   857   *      IfxDma_setChannelMoveSize(chn[1].dma, chn[1].channelId,IfxDma_ChannelMoveSize_64bit);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   858   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   859   *      // Pull down the channel pending request after the first transfer is initiated
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   860   *      IfxDma_setChannelSingleTransfer(chn[1].dma, chn[1].channelId);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   861   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   862   *      // Pull down the channel pending request after the transaction gets over
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   863   *      IfxDma_setChannelSingleTransaction(chn[2].dma, chn[2].channelId);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   864   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   865   *      // Start DMA transaction
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   866   *      IfxDma_Dma_startChannelTransaction(&chn[1]);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   867   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   868   *      // Start DMA transaction
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   869   *      IfxDma_Dma_startChannelTransaction(&chn[2]);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   870   * \endcode
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   871   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   872   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   873  IFX_INLINE void IfxDma_setChannelTransferCount(Ifx_DMA *dma, IfxDma_ChannelId channelId, uint32 transferCount);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   874  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   875  /** \brief Configure the shadow pointer register to read only
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   876   * \param dma pointer to DMA module
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   877   * \param channelId DMA channel number
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   878   * \return None
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   879   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   880   * \code
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   881   *      // Disable the shadow mode to come out of double buffer mode
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   882   *      IfxDma_writeChannelShadowDisable(chn[0].dma, chn[0].channelId);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   883   * \endcode
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   884   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   885   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   886  IFX_INLINE void IfxDma_writeChannelShadowDisable(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   887  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   888  /** \brief Configure the shadow pointer register to write-able
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   889   * \param dma pointer to DMA module
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   890   * \param channelId DMA channel number
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   891   * \return None
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   892   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   893   * \code
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   894   *      // Enable the shadow mode to come out of double buffer mode
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   895   *      IfxDma_writeChannelShadowEnable(chn[0].dma, chn[0].channelId);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   896   * \endcode
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   897   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   898   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   899  IFX_INLINE void IfxDma_writeChannelShadowEnable(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   900  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   901  /** \} */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   902  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   903  /** \addtogroup IfxLld_Dma_Std_Channel_Halt
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   904   * \{ */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   905  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   906  /******************************************************************************/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   907  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   908  /******************************************************************************/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   909  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   910  /** \brief Clear channel halt request and aknowledgement
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   911   * \param dma pointer to DMA module
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   912   * \param channelId DMA channel number
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   913   * \return None
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   914   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   915   * \code
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   916   *      // Quit the halt mode of operation
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   917   *      IfxDma_clearChannelHalt(chn[0].dma, chn[0].channelId);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   918   * \endcode
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   919   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   920   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   921  IFX_INLINE void IfxDma_clearChannelHalt(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   922  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   923  /** \brief Get channel halt aknowledgement
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   924   * \param dma pointer to DMA module
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   925   * \param channelId DMA channel number
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   926   * \return halt aknowledgement
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   927   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   928   * \code
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   929   *      // Check for the channel halt aknowledgement
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   930   *      while(!(IfxDma_getChannelHalt(chn[0].dma, chn[0].channelId)));
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   931   * \endcode
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   932   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   933   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   934  IFX_INLINE boolean IfxDma_getChannelHalt(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   935  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   936  /** \brief setting channel halt request
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   937   * \param dma pointer to DMA module
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   938   * \param channelId DMA channel number
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   939   * \return None
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   940   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   941   * \code
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   942   *      // Halt the channel processing
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   943   *      IfxDma_setChannelHalt(chn[0].dma,chn[0].channelId);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   944   * \endcode
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   945   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   946   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   947  IFX_INLINE void IfxDma_setChannelHalt(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   948  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   949  /** \} */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   950  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   951  /** \addtogroup IfxLld_Dma_Std_Double_Buffer
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   952   * \{ */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   953  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   954  /******************************************************************************/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   955  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   956  /******************************************************************************/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   957  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   958  /** \brief get information on buffer being read by software and clear the notification flag
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   959   * \param dma pointer to DMA module
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   960   * \param channelId DMA channel number
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   961   * \return TRUE  if one of the buffers is being read by software
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   962   * FALSE if one of the buffers is already read by software
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   963   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   964   * \code
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   965   *      // Check the buffer being read (Double buffer operation mode)
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   966   *      while(!(IfxDma_getDoubleBufferRead(chn[0].dma, chn[0].channelId)));
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   967   * \endcode
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   968   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   969   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   970  IFX_INLINE boolean IfxDma_getDoubleBufferRead(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   971  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   972  /** \brief get Double buffer selection
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   973   * \param dma pointer to DMA module
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   974   * \param channelId channelId DMA channel number
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   975   * \return TRUE if buffer 1 is being filled
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   976   * FALSE if buffer 0 is being filled
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   977   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   978   * \code
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   979   *      boolean buffer_being_filled;
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   980   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   981   *      // Check the buffer being filled (Double buffer operation mode)
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   982   *      buffer_being_filled = IfxDma_getDoubleBufferSelection(chn[0].dma, chn[0].channelId));
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   983   * \endcode
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   984   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   985   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   986  IFX_INLINE boolean IfxDma_getDoubleBufferSelection(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   987  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   988  /** \brief keeps the double buffer active
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   989   * \param dma pointer to DMA module
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   990   * \param channelId DMA channel number
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   991   * \return None
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   992   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   993   * \code
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   994   *      IfxDma_keepDoubleBufferActive(chn[0].dma, chn[0].channelId);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   995   * \endcode
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   996   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   997   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   998  IFX_INLINE void IfxDma_keepDoubleBufferActive(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   999  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1000  /** \brief Double buffer switch application
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1001   * \param dma pointer to DMA module
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1002   * \param channelId DMA channel number
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1003   * \return None
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1004   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1005   * \code
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1006   *      // Apply software buffer switch
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1007   *      IfxDma_switchDoubleBuffer(chn[0].dma, chn[0].channelId);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1008   * \endcode
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1009   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1010   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1011  IFX_INLINE void IfxDma_switchDoubleBuffer(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1012  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1013  /** \} */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1014  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1015  /** \addtogroup IfxLld_Dma_Std_Interrupts
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1016   * \{ */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1017  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1018  /******************************************************************************/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1019  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1020  /******************************************************************************/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1021  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1022  /** \brief Clear a channel transfer interrupt flag
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1023   * \param dma pointer to DMA module
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1024   * \param channelId channel for which the interrupt flag should be cleared
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1025   * \return None
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1026   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1027   * see Dma.INTSR
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1028   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1029   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1030  IFX_INLINE void IfxDma_clearChannelInterrupt(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1031  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1032  /** \brief Disable channel interrupt trigger
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1033   * \param dma pointer to DMA module
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1034   * \param channelId DMA channel number
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1035   * \return None
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1036   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1037   * \code
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1038   * IfxDma_disableChannelInterrupt(chn[0].dma, chn[0].channelId);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1039   * \endcode
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1040   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1041   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1042  IFX_INLINE void IfxDma_disableChannelInterrupt(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1043  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1044  /** \brief Enable channel interrupt trigger
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1045   * \param dma pointer to DMA module
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1046   * \param channelId DMA channel number
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1047   * \return None
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1048   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1049   * \code
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1050   * IfxDma_enableChannelInterrupt(chn[0].dma, chn[0].channelId);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1051   * \endcode
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1052   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1053   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1054  IFX_INLINE void IfxDma_enableChannelInterrupt(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1055  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1056  /** \brief Return and clear a channel transfer interrupt flag
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1057   * The flag is automatically cleared with the call to this function
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1058   * \param dma pointer to DMA module
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1059   * \param channelId DMA channel number
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1060   * \return TRUE if the interrupt flag is set
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1061   * FALSE if the interrupt flag is not set
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1062   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1063   * \code
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1064   *      // wait for the end of transaction for intended channel by checking the channel interrupt flag
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1065   *      // and clear it once it is set and checked
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1066   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1067   *      // Wait till end of the transaction
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1068   *      while(!(IfxDma_getAndClearChannelInterrupt(chn[2].dma, chn[2].channelId)));
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1069   * \endcode
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1070   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1071   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1072  IFX_INLINE boolean IfxDma_getAndClearChannelInterrupt(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1073  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1074  /** \brief Returns and clears the pattern detection interrupt flag
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1075   * \param dma pointer to DMA module
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1076   * \param channelId DMA channel number
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1077   * \return TRUE  if pattern detection for a given channel is found
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1078   * FALSE if pattern detection for a given channel is not found
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1079   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1080   * \code
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1081   *      // wait till pattern match is found for given channel
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1082   *      // and clear it once it is set and checked
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1083   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1084   *      // Wait for the pattern detection
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1085   *      while(!(IfxDma_getAndClearChannelPatternDetectionInterrupt(chn[0].dma, chn[0].channelId)));
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1086   * \endcode
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1087   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1088   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1089  IFX_INLINE boolean IfxDma_getAndClearChannelPatternDetectionInterrupt(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1090  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1091  /** \brief Returns and clears the status of channel wrap destination buffer interrupt trigger flag
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1092   * \param dma pointer to DMA module
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1093   * \param channelId DMA channel number
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1094   * \return TRUE  if wrap destination buffer interrupt trigger flag is set
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1095   * FALSE if wrap destination buffer interrupt trigger flag is not set or get cleared already
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1096   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1097   * \code
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1098   *      // wait for the destination buffer wrap interrupt flag
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1099   *      // and clear it once it is set and checked
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1100   *      boolean destinationWrapFlag;
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1101   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1102   *      destinationWrapFlag = IfxDma_getAndClearChannelWrapDestinationBufferInterrupt(chn[0].dma, chn[0].channelId);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1103   * \endcode
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1104   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1105   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1106  IFX_INLINE boolean IfxDma_getAndClearChannelWrapDestinationBufferInterrupt(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1107  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1108  /** \brief Returns and clears the status of channel wrap source buffer interrupt trigger flag
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1109   * \param dma pointer to DMA module
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1110   * \param channelId DMA channel number
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1111   * \return TRUE  if wrap source buffer interrupt trigger flag is set
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1112   * FALSE if wrap source buffer interrupt trigger flag is not set or get cleared already
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1113   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1114   * \code
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1115   *      // wait for the source buffer wrap interrupt flag
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1116   *      // and clear it once it is set and checked
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1117   *      boolean sourceWrapFlag;
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1118   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1119   *      sourceWrapFlag = IfxDma_getAndClearChannelWrapSourceBufferInterrupt(chn[0].dma, chn[0].channelId);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1120   * \endcode
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1121   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1122   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1123  IFX_INLINE boolean IfxDma_getAndClearChannelWrapSourceBufferInterrupt(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1124  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1125  /** \brief Return a channel transfer interrupt flag
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1126   * \param dma pointer to DMA module
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1127   * \param channelId channel for which the interrupt flag should be returned
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1128   * \return TRUE if the interrupt flag is set
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1129   * FALSE if the interrupt flag is not set
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1130   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1131   * see Dma.INTSR
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1132   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1133   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1134  IFX_INLINE boolean IfxDma_getChannelInterrupt(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1135  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1136  /** \brief Returns whether the old value of pattern detection corresponding pattern comparison operation found a pattern match in previous DMA * read move or not
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1137   * \param dma pointer to DMA module
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1138   * \param channelId DMA channel number
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1139   * \return TRUE if corresponding pattern comparison operation found a pattern match in previous DMA read move or not
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1140   * FALSE if corresponding pattern comparison operation did not find a pattern match in previous DMA read move
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1141   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1142   * \code
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1143   *      boolean patternDetectOldVal;
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1144   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1145   *      // Check the old value of the pattern detection
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1146   *      patternDetectOldVal = IfxDma_getChannelPatternDetectionOldValue(chn[0].dma, chn[0].channelId);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1147   * \endcode
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1148   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1149   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1150  IFX_INLINE boolean IfxDma_getChannelPatternDetectionOldValue(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1151  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1152  /** \brief Returns the SRC pointer for given DMA channel
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1153   * \param dma pointer to DMA module
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1154   * \param channelId DMA channel number
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1155   * \return SRC pointer for given DMA channel
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1156   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1157   * \code
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1158   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1159   * \endcode
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1160   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1161   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1162  IFX_INLINE volatile Ifx_SRC_SRCR *IfxDma_getSrcPointer(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1163  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1164  /** \brief Setting of channel interrupt service request by software
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1165   * \param dma pointer to DMA module
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1166   * \param channelId DMA channel number
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1167   * \return None
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1168   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1169   * \code
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1170   *      // Set the channel interrupt service request through software
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1171   *      IfxDma_setChannelInterruptServiceRequest(chn[0].dma, chn[0].channelId);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1172   * \endcode
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1173   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1174   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1175  IFX_INLINE void IfxDma_setChannelInterruptServiceRequest(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1176  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1177  /** \} */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1178  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1179  /******************************************************************************/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1180  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1181  /******************************************************************************/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1182  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1183  /** \brief Configure the hardware resource partition
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1184   * \param dma pointer to DMA module
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1185   * \param channelId DMA channel number
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1186   * \param resourcePartition Hardware resource partition
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1187   * \return None
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1188   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1189   * \code
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1190   *      // Set the required hardware resource partition
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1191   *      IfxDma_setChannelHardwareResourcePartition(chn[0].dma, chn[0].channelId,setChannelHardwareResourcePartition);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1192   * \endcode
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1193   *
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1194   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1195  IFX_INLINE void IfxDma_setChannelHardwareResourcePartition(Ifx_DMA *dma, IfxDma_ChannelId channelId, IfxDma_HardwareResourcePartition resourcePartition);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1196  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1197  /** \brief Sets the Interrupt control value
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1198   * \param dma pointer to DMA module
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1199   * \param channelId DMA channel number
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1200   * \param value Interrupt control value
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1201   * \return None
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1202   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1203  IFX_INLINE void IfxDma_setInterruptControlValue(Ifx_DMA *dma, IfxDma_ChannelId channelId, uint8 value);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1204  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1205  /** \brief Sets the Circular Buffer Destination Length
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1206   * \param dma pointer to DMA module
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1207   * \param channelId DMA channel number
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1208   * \param length Circular Buffer Destination Length
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1209   * \return None
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1210   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1211  IFX_INLINE void IfxDma_setCircularBufferDestinationLength(Ifx_DMA *dma, IfxDma_ChannelId channelId, uint16 length);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1212  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1213  /** \brief Sets the Circular Buffer Source Length
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1214   * \param dma pointer to DMA module
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1215   * \param channelId DMA channel number
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1216   * \param length Circular Buffer Source Length
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1217   * \return None
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1218   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1219  IFX_INLINE void IfxDma_setCircularBufferSourceLength(Ifx_DMA *dma, IfxDma_ChannelId channelId, uint16 length);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1220  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1221  /** \brief Enable the Source Circular Buffer
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1222   * \param dma pointer to DMA module
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1223   * \param channelId DMA channel number
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1224   * \return None
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1225   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1226  IFX_INLINE void IfxDma_enableSourceCircularBuffer(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1227  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1228  /** \brief Enable the Destination Circular Buffer
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1229   * \param dma pointer to DMA module
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1230   * \param channelId DMA channel number
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1231   * \return None
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1232   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1233  IFX_INLINE void IfxDma_enableDestinationCircularBuffer(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1234  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1235  /** \brief Returns the Data CRC
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1236   * \param dma pointer to DMA module
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1237   * \param channelId DMA channel number
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1238   * \return The Data CRC value
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1239   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1240  IFX_INLINE uint32 IfxDma_getDataCRC(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1241  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1242  /** \brief Returns the Source and Destination CRC
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1243   * \param dma pointer to DMA module
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1244   * \param channelId DMA channel number
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1245   * \return The source and destination CRC values
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1246   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1247  IFX_INLINE uint32 IfxDma_getSourceAndDestinationCRC(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1248  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1249  /** \brief Returns the ERR pointer
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1250   * \param dma pointer to DMA module
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1251   * \return ERR pointer for given DMA
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1252   */
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1253  IFX_INLINE volatile Ifx_SRC_SRCR *IfxDma_getErrPointer(Ifx_DMA *dma);
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1254  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1255  /******************************************************************************/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1256  /*---------------------Inline Function Implementations------------------------*/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1257  /******************************************************************************/
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1258  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1259  IFX_INLINE void IfxDma_clearChannelHalt(Ifx_DMA *dma, IfxDma_ChannelId channelId)
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1260  {
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1261      dma->TSR[channelId].B.HLTCLR = 1;
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1262  }
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1263  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1264  
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1265  IFX_INLINE void IfxDma_clearChannelInterrupt(Ifx_DMA *dma, IfxDma_ChannelId channelId)
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1266  {
; D:\learngit-master\Run_Test1\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1267      dma->CH[channelId].CHCSR.B.CICH = 1;
	mul	d15,d0,#32
	addsc.a	a2,a15,d15,#0
	mul	d15,d0,#32
	addsc.a	a15,a15,d15,#0
.L572:
	ld.bu	d15,[a15]8223
.L573:
	or	d15,#4
	st.b	[a2]8223,d15
.L243:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   346   = 0;
	movh.a	a15,#@his(mt9v03x_dma_int_num)
	lea	a15,[a15]@los(mt9v03x_dma_int_num)
	movh.a	a2,#@his(mt9v03x_dma_int_num)
	lea	a2,[a2]@los(mt9v03x_dma_int_num)
	ld.bu	d15,[a2]
.L574:
	add	d15,#1
	st.b	[a15],d15
.L575:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   347  		mt9v03x_finish_flag = 1;//一副图像从采集开始到采集结束耗时3.8MS左右(50FPS、188*120分辨率)
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   348  		dma_stop(MT9V03X_DMA_CH);
	movh.a	a15,#@his(mt9v03x_dma_int_num)
	lea	a15,[a15]@los(mt9v03x_dma_int_num)
	ld.bu	d15,[a15]
.L576:
	movh.a	a15,#@his(link_list_num)
	lea	a15,[a15]@los(link_list_num)
	ld.bu	d0,[a15]
.L577:
	jlt.u	d15,d0,.L37
.L578:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   349  
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   350  	}
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   351  }
	movh.a	a15,#@his(mt9v03x_dma_int_num)
	lea	a15,[a15]@los(mt9v03x_dma_int_num)
.L579:
	mov	d15,#0
.L580:
	st.b	[a15],d15
.L581:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   352  
	movh.a	a15,#@his(mt9v03x_finish_flag)
	lea	a15,[a15]@los(mt9v03x_finish_flag)
.L582:
	mov	d15,#1
.L583:
	st.b	[a15],d15
.L584:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   353  
	mov	d4,#5
	call	dma_stop
.L37:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   354  
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   355  //-------------------------------------------------------------------------------------------------------------------
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   356  //  @brief      总钻风摄像头图像发送至上位机查看图像
	ret
.L240:
	
__mt9v03x_dma_function_end:
	.size	mt9v03x_dma,__mt9v03x_dma_function_end-mt9v03x_dma
.L131:
	; End of function
	
	.sdecl	'.text.SEEKFREE_MT9V03X.seekfree_sendimg_03x',code,cluster('seekfree_sendimg_03x')
	.sect	'.text.SEEKFREE_MT9V03X.seekfree_sendimg_03x'
	.align	2
	
	.global	seekfree_sendimg_03x

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   357  //  @param      uartn			使用的串口号
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   358  //  @param      image			需要发送的图像地址
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   359  //  @param      width			图像的列
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   360  //  @param      height			图像的行
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   361  //  @return     void			
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   362  //  @since      v1.0
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   363  //  Sample usage:				
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   364  //-------------------------------------------------------------------------------------------------------------------
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   365  void seekfree_sendimg_03x(UARTN_enum uartn, uint8 *image, uint16 width, uint16 height)
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   366  {
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   367  	uart_putchar(uartn,0x00);uart_putchar(uartn,0xff);uart_putchar(uartn,0x01);uart_putchar(uartn,0x01);//发送命令
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   368      uart_putbuff(uartn, image, width*height);  //发送图像
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   369  }
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   370  /***************************************************************
; Function seekfree_sendimg_03x
.L81:
seekfree_sendimg_03x:	.type	func
	mov	d15,d4
.L356:
	mov.aa	a15,a4
.L357:
	mov	e8,d6,d5
.L589:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   371  简化大津法  1.01ms  计算量大时 1.5ms    计算量小时0.7ms
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   372  
	mov	d5,#0
.L355:
	mov	d4,d15
	call	uart_putchar
.L354:
	mov	d5,#255
	mov	d4,d15
.L358:
	call	uart_putchar
.L359:
	mov	d5,#1
	mov	d4,d15
.L360:
	call	uart_putchar
.L361:
	mov	d5,#1
	mov	d4,d15
.L362:
	call	uart_putchar
.L363:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   373  * 函数名称：uint8 otsuThreshold(uint8 Image[ROW][COL], uint16 col, uint16 row)
	mul	d5,d8,d9
.L364:
	mov	d4,d15
.L365:
	mov.aa	a4,a15
.L367:
	call	uart_putbuff
.L366:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   374  * 功能说明：获取图像的灰度信息 取最佳阈值
	ret
.L249:
	
__seekfree_sendimg_03x_function_end:
	.size	seekfree_sendimg_03x,__seekfree_sendimg_03x_function_end-seekfree_sendimg_03x
.L136:
	; End of function
	
	.sdecl	'.text.SEEKFREE_MT9V03X.adapt_otsuThreshold',code,cluster('adapt_otsuThreshold')
	.sect	'.text.SEEKFREE_MT9V03X.adapt_otsuThreshold'
	.align	2
	
	.global	adapt_otsuThreshold

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   375  * 参数说明：
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   376  * 函数返回：void uint8 threshold
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   377  * 修改时间：2018年3月7日
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   378  * 备 注：
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   379  ***************************************************************/
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   380  unsigned char adapt_otsuThreshold(uint8 *image, uint16 col, uint16 row, unsigned char *threshold)   //注意计算阈值的一定要是原图像
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   381  {
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   382         #define GrayScale 256
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   383         uint16 width = col;
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   384         uint16 height = row;
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   385         int pixelCount[GrayScale];  //每个像素点的个数
; Function adapt_otsuThreshold
.L83:
adapt_otsuThreshold:	.type	func
	lea	a10,[a10]-2056
.L368:
	mov.aa	a12,a5
.L369:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   386         float pixelPro[GrayScale];  //每个像素点占总像素点的比例
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   387         int i, j, pixelSum = width * height/4;
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   388         //uint8 threshold = 0;
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   389         uint8* data = image;  //指向像素数据的指针
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   390         for (i = 0; i < GrayScale; i++)
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   391         {
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   392  	      pixelCount[i] = 0;
	mul	d0,d4,d5
.L594:
	ge	d15,d0,#0
.L370:
	caddn	d0,d15,#3
	sha	d0,#-2
	st.w	[a10]2048,d0
.L372:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   393  	      pixelPro[i] = 0;
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   394         }
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   395  
	mov	d0,#0
.L371:
	j	.L38
.L39:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   396         uint32 gray_sum=0;
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   397         //统计灰度级中每个像素在整幅图像中的个数
	mul	d15,d0,#4
	addsc.a	a15,a10,d15,#0
.L595:
	mov	d15,#0
.L596:
	st.w	[a15],d15
.L597:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   398         for (i = 0; i < height; i+=2)
	mul	d15,d0,#4
	addsc.a	a15,a10,d15,#0
.L598:
	mov	d15,#0
.L599:
	st.w	[a15]1024,d15
.L600:
	add	d0,#1
.L38:
	mov	d15,#256
.L601:
	jlt	d0,d15,.L39
.L272:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   399         {
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   400  	      for (j = 0; j < width; j+=2)
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   401  	      {
	mov	d8,#0
.L373:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   402  		     pixelCount[(int)data[i * width + j]]++;  //将当前的点的像素值作为计数数组的下标
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   403  		     gray_sum+=(int)data[i * width + j];       //灰度值总和
	mov	d0,#0
.L602:
	j	.L40
.L41:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   404  	      }
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   405         }
	mov	d1,#0
.L374:
	j	.L42
.L43:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   406  
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   407         //计算每个像素值的点在整幅图像中的比例
	madd	d15,d1,d0,d4
.L603:
	addsc.a	a15,a4,d15,#0
	ld.bu	d15,[a15]
.L604:
	mul	d15,d15,#4
	addsc.a	a15,a10,d15,#0
.L605:
	madd	d15,d1,d0,d4
.L606:
	addsc.a	a2,a4,d15,#0
	ld.bu	d15,[a2]
.L607:
	mul	d15,d15,#4
	addsc.a	a2,a10,d15,#0
	ld.w	d15,[a2]
.L608:
	add	d15,#1
	st.w	[a15],d15
.L609:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   408  
	madd	d15,d1,d0,d4
.L610:
	addsc.a	a15,a4,d15,#0
	ld.bu	d15,[a15]
.L611:
	add	d8,d15
.L612:
	add	d1,#2
.L42:
	jlt	d1,d4,.L43
.L613:
	add	d0,#2
.L40:
	jlt	d0,d5,.L41
.L614:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   409         for (i = 0; i < GrayScale; i++)
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   410         {
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   411  	      pixelPro[i] = (float)pixelCount[i] / pixelSum;
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   412  
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   413         }
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   414  
	mov	d0,#0
.L615:
	j	.L44
.L45:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   415         //遍历灰度级[0,255]
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   416         float w0, w1, u0tmp, u1tmp, u0, u1, u, deltaTmp, deltaMax = 0;
	mul	d15,d0,#4
	addsc.a	a15,a10,d15,#0
.L616:
	mul	d15,d0,#4
	addsc.a	a2,a10,d15,#0
	ld.w	d15,[a2]
.L617:
	itof	d15,d15
.L618:
	ld.w	d1,[a10]2048
.L375:
	itof	d1,d1
.L376:
	div.f	d15,d15,d1
.L619:
	st.w	[a15]1024,d15
.L620:
	add	d0,#1
.L44:
	mov	d15,#256
.L621:
	jlt	d0,d15,.L45
.L275:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   417  
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   418  
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   419  
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   420         w0 = w1 = u0tmp = u1tmp = u0 = u1 = u = deltaTmp = 0;
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   421         for (j = 0; j < GrayScale; j++)
	mov	d9,#0
.L377:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   422         {
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   423  
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   424  	      w0 += pixelPro[j];  //背景部分每个灰度值的像素点所占比例之和   即背景部分的比例
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   425  	      u0tmp += j * pixelPro[j];  //背景部分 每个灰度值的点的比例 *灰度值
	mov	d10,#0
.L378:
	mov	d11,d10
.L379:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   426  
	mov	d12,#0
.L380:
	j	.L46
.L47:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   427  	      w1=1-w0;
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   428  	      u1tmp=gray_sum/pixelSum-u0tmp;
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   429  
	mul	d15,d12,#4
	addsc.a	a15,a10,d15,#0
	ld.w	d15,[a15]1024
.L622:
	add.f	d11,d11,d15
.L623:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   430  	      u0 = u0tmp / w0;              //背景平均灰度
	itof	d0,d12
.L624:
	mul	d15,d12,#4
	addsc.a	a15,a10,d15,#0
	ld.w	d15,[a15]1024
.L381:
	madd.f	d10,d10,d0,d15
.L625:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   431  	      u1 = u1tmp / w1;              //前景平均灰度
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   432  	      u = u0tmp + u1tmp;            //全局平均灰度
	movh	d15,#16256
.L626:
	sub.f	d13,d15,d11
.L383:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   433  	      deltaTmp = w0 * pow((u0 - u), 2) + w1 * pow((u1 - u), 2);
	ld.w	d15,[a10]2048
.L385:
	div.u	e0,d8,d15
	utof	d15,d0
.L386:
	sub.f	d15,d15,d10
.L387:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   434  	      if (deltaTmp > deltaMax)
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   435  	      {
	div.f	d14,d10,d11
.L388:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   436  		     deltaMax = deltaTmp;
	div.f	d0,d15,d13
.L389:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   437  		     *threshold = j;
	add.f	d15,d10,d15
.L382:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   438  	      }
	sub.f	d4,d0,d15
.L627:
	movh	d5,#16384
	call	pow
.L390:
	mul.f	d13,d13,d2
.L384:
	sub.f	d4,d14,d15
.L628:
	movh	d5,#16384
	call	pow
.L629:
	madd.f	d0,d13,d11,d2
.L392:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   439  	      if (deltaTmp < deltaMax)
	cmp.f	d15,d0,d9
.L391:
	extr.u	d15,d15,#2,#1
.L630:
	jeq	d15,#0,.L48
.L631:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   440  	      {
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   441  		     *threshold+=0;
	mov	d9,d0
.L632:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   442  		     break;
	st.b	[a12],d12
.L48:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   443  	      }
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   444         }
	cmp.f	d15,d0,d9
	extr.u	d15,d15,#0,#1
.L633:
	jeq	d15,#0,.L49
.L634:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   445         return *threshold;
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   446  }
	ld.bu	d15,[a12]
.L635:
	st.b	[a12],d15
.L636:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   447  /*----------------------------------------------------------------------------------------------------------------
	j	.L50
.L49:
	add	d12,#1
.L46:
	mov	d15,#256
.L637:
	jlt	d12,d15,.L47

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   448  *  @brief  	图像减半函数  数据量减少3/4
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   449  *  @param  	*p 图像数组地址
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   450  *		*p1 转换图像地址
.L50:
	ld.bu	d2,[a12]
.L638:
	j	.L51

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   451  *		row图像行
.L51:
	ret
.L255:
	
__adapt_otsuThreshold_function_end:
	.size	adapt_otsuThreshold,__adapt_otsuThreshold_function_end-adapt_otsuThreshold
.L141:
	; End of function
	
	.sdecl	'.text.SEEKFREE_MT9V03X.halve_image',code,cluster('halve_image')
	.sect	'.text.SEEKFREE_MT9V03X.halve_image'
	.align	2
	
	.global	halve_image

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   452  *                  col图像列
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   453  *  @return	void
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   454  *  @since	v1.0
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   455  *  Sample usage:      halve_image(image_buff[0],image[0],ROW,COL);    //输出image[0]
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   456  //-----------------------------------------------------------------------------------------------------------------*/
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   457  void halve_image(unsigned char *p_in,unsigned char  *p_out,unsigned char row,unsigned char col) //图像减半
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   458  {
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   459         int i, j;
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   460         for (i = 0; i<row/2; i++)
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   461         {
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   462  	      for (j = 0;j<col/2; j++)
; Function halve_image
.L85:
halve_image:	.type	func

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   463  	      {
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   464  		     *(p_out+i*col/2+j)=*(p_in+i*2*col+j*2);
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   465  	      }
	mov	d0,#0
.L393:
	j	.L52
.L53:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   466         }
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   467  
	mov	d1,#0
.L394:
	j	.L54
.L55:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   468  }
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   469  
	mul	d2,d0,d5
.L643:
	ge	d15,d2,#0
	caddn	d2,d15,#1
	sha	d2,#-1
.L644:
	addsc.a	a15,a5,d2,#0
.L645:
	addsc.a	a15,a15,d1,#0
.L646:
	mul	d15,d1,#2
.L647:
	mul	d2,d0,#2
.L648:
	mul	d2,d5
.L649:
	addsc.a	a2,a4,d2,#0
.L650:
	addsc.a	a2,a2,d15,#0
.L651:
	ld.bu	d15,[a2]
.L652:
	st.b	[a15],d15
.L653:
	add	d1,#1
.L54:
	ge	d15,d5,#0
	caddn	d15,d15,d5,#1
	sha	d15,#-1
.L654:
	jlt	d1,d15,.L55
.L655:
	add	d0,#1
.L52:
	ge	d15,d4,#0
	caddn	d15,d15,d4,#1
	sha	d15,#-1
.L656:
	jlt	d0,d15,.L53
.L657:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   470  /********************************
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   471               全局二值化
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   472  ********************************/
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   473  uint8 BinaryImage[ROW][COL];
	ret
.L286:
	
__halve_image_function_end:
	.size	halve_image,__halve_image_function_end-halve_image
.L146:
	; End of function
	
	.sdecl	'.text.SEEKFREE_MT9V03X.Image_Binary',code,cluster('Image_Binary')
	.sect	'.text.SEEKFREE_MT9V03X.Image_Binary'
	.align	2
	
	.global	Image_Binary

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   474  uint8 threshold;
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   475  void Image_Binary(uint8 Image[ROW][COL], uint8 Binary_Image[ROW][COL], int GateValue)
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   476  {
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   477      for(int i = 0; i < ROW; i++)
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   478      {
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   479        for(int j = 0; j < COL; j++)
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   480        {
; Function Image_Binary
.L87:
Image_Binary:	.type	func

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   481          if(Image[i][j] > GateValue)
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   482          {
	mov	d0,#0
.L395:
	j	.L56
.L57:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   483            Binary_Image[i][j] = 255;
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   484          }
	mov	d1,#0
.L396:
	j	.L58
.L59:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   485          else
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   486          {
	mul	d15,d0,#188
	addsc.a	a15,a4,d15,#0
.L662:
	addsc.a	a15,a15,d1,#0
	ld.bu	d15,[a15]
.L663:
	jge	d4,d15,.L60
.L664:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   487            Binary_Image[i][j] = 0;
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   488          }
	mul	d15,d0,#188
	addsc.a	a15,a5,d15,#0
.L665:
	addsc.a	a15,a15,d1,#0
.L666:
	mov	d15,#255
.L667:
	st.b	[a15],d15
.L668:
	j	.L61
.L60:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   489        }
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   490      }
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   491  }
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   492  
	mul	d15,d0,#188
	addsc.a	a15,a5,d15,#0
.L669:
	addsc.a	a15,a15,d1,#0
.L670:
	mov	d15,#0
.L671:
	st.b	[a15],d15
.L61:
	add	d1,#1
.L58:
	mov	d15,#188
.L672:
	jlt	d1,d15,.L59
.L300:
	add	d0,#1
.L56:
	mov	d15,#120
.L673:
	jlt	d0,d15,.L57
.L298:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   493  
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   494  
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   495  

	ret
.L293:
	
__Image_Binary_function_end:
	.size	Image_Binary,__Image_Binary_function_end-Image_Binary
.L151:
	; End of function
	
	.sdecl	'.bss.SEEKFREE_MT9V03X.mt9v03x_image',data,cluster('mt9v03x_image')
	.sect	'.bss.SEEKFREE_MT9V03X.mt9v03x_image'
	.global	mt9v03x_image
	.align	4
mt9v03x_image:	.type	object
	.size	mt9v03x_image,22560
	.space	22560
	.sdecl	'.bss.SEEKFREE_MT9V03X.receive',data,cluster('receive')
	.sect	'.bss.SEEKFREE_MT9V03X.receive'
	.global	receive
receive:	.type	object
	.size	receive,3
	.space	3
	.sdecl	'.data.SEEKFREE_MT9V03X.receive_num',data,cluster('receive_num')
	.sect	'.data.SEEKFREE_MT9V03X.receive_num'
	.global	receive_num
receive_num:	.type	object
	.size	receive_num,1
	.space	1
	.sdecl	'.bss.SEEKFREE_MT9V03X.uart_receive_flag',data,cluster('uart_receive_flag')
	.sect	'.bss.SEEKFREE_MT9V03X.uart_receive_flag'
	.global	uart_receive_flag
uart_receive_flag:	.type	object
	.size	uart_receive_flag,1
	.space	1
	.sdecl	'.bss.SEEKFREE_MT9V03X.image_half',data,cluster('image_half')
	.sect	'.bss.SEEKFREE_MT9V03X.image_half'
	.global	image_half
image_half:	.type	object
	.size	image_half,5640
	.space	5640
	.sdecl	'.bss.SEEKFREE_MT9V03X.link_list_num',data,cluster('link_list_num')
	.sect	'.bss.SEEKFREE_MT9V03X.link_list_num'
	.global	link_list_num
link_list_num:	.type	object
	.size	link_list_num,1
	.space	1
	.sdecl	'.data.SEEKFREE_MT9V03X.MT9V03X_CFG',data,cluster('MT9V03X_CFG')
	.sect	'.data.SEEKFREE_MT9V03X.MT9V03X_CFG'
	.global	MT9V03X_CFG
	.align	2
MT9V03X_CFG:	.type	object
	.size	MT9V03X_CFG,36
	.half	1
	.space	2
	.half	2,450,3,50
	.half	4,188,5,120
	.half	6
	.space	2
	.half	7
	.space	2
	.half	8,32
	.space	4
	.sdecl	'.data.SEEKFREE_MT9V03X.GET_CFG',data,cluster('GET_CFG')
	.sect	'.data.SEEKFREE_MT9V03X.GET_CFG'
	.global	GET_CFG
	.align	2
GET_CFG:	.type	object
	.size	GET_CFG,32
	.half	1
	.space	2
	.half	2
	.space	2
	.half	3
	.space	2
	.half	4
	.space	2
	.half	5
	.space	2
	.half	6
	.space	2
	.half	7
	.space	2
	.half	8
	.space	2
	.sdecl	'.data.SEEKFREE_MT9V03X.mt9v03x_finish_flag',data,cluster('mt9v03x_finish_flag')
	.sect	'.data.SEEKFREE_MT9V03X.mt9v03x_finish_flag'
	.global	mt9v03x_finish_flag
mt9v03x_finish_flag:	.type	object
	.size	mt9v03x_finish_flag,1
	.space	1
	.sdecl	'.bss.SEEKFREE_MT9V03X.mt9v03x_dma_int_num',data,cluster('mt9v03x_dma_int_num')
	.sect	'.bss.SEEKFREE_MT9V03X.mt9v03x_dma_int_num'
	.global	mt9v03x_dma_int_num
mt9v03x_dma_int_num:	.type	object
	.size	mt9v03x_dma_int_num,1
	.space	1
	.sdecl	'.bss.SEEKFREE_MT9V03X.BinaryImage',data,cluster('BinaryImage')
	.sect	'.bss.SEEKFREE_MT9V03X.BinaryImage'
	.global	BinaryImage
BinaryImage:	.type	object
	.size	BinaryImage,22560
	.space	22560
	.sdecl	'.bss.SEEKFREE_MT9V03X.threshold',data,cluster('threshold')
	.sect	'.bss.SEEKFREE_MT9V03X.threshold'
	.global	threshold
threshold:	.type	object
	.size	threshold,1
	.space	1
	.calls	'mt9v03x_uart_callback','uart_query'
	.calls	'set_config','uart_putbuff'
	.calls	'set_config','systick_delay'
	.calls	'get_config','uart_putbuff'
	.calls	'get_version','uart_putbuff'
	.calls	'set_exposure_time','uart_putbuff'
	.calls	'set_mt9v03x_reg','uart_putbuff'
	.calls	'set_mt9v03x_reg','systick_delay'
	.calls	'mt9v03x_init','uart_init'
	.calls	'mt9v03x_init','get_config'
	.calls	'mt9v03x_init','set_config'
	.calls	'mt9v03x_init','gpio_init'
	.calls	'mt9v03x_init','IfxPort_getAddress'
	.calls	'mt9v03x_init','eru_dma_init'
	.calls	'mt9v03x_init','eru_init'
	.calls	'mt9v03x_vsync','IfxScuEru_clearEventFlag'
	.calls	'mt9v03x_vsync','dma_start'
	.calls	'mt9v03x_dma','dma_stop'
	.calls	'seekfree_sendimg_03x','uart_putchar'
	.calls	'seekfree_sendimg_03x','uart_putbuff'
	.calls	'adapt_otsuThreshold','pow'
	.calls	'mt9v03x_uart_callback','',0
	.calls	'set_config','',8
	.calls	'get_config','',8
	.calls	'get_version','',8
	.calls	'set_exposure_time','',8
	.calls	'set_mt9v03x_reg','',8
	.calls	'mt9v03x_init','',0
	.calls	'mt9v03x_vsync','',0
	.calls	'mt9v03x_dma','',0
	.calls	'seekfree_sendimg_03x','',0
	.calls	'adapt_otsuThreshold','',2056
	.calls	'halve_image','',0
	.extern	IfxPort_getAddress
	.extern	IfxScuEru_clearEventFlag
	.extern	pow
	.extern	camera_type
	.extern	systick_delay
	.extern	gpio_init
	.extern	eru_init
	.extern	eru_dma_init
	.extern	dma_stop
	.extern	dma_start
	.extern	uart_init
	.extern	uart_putchar
	.extern	uart_putbuff
	.extern	uart_query
	.calls	'Image_Binary','',0
	.sdecl	'.debug_info',debug
	.sect	'.debug_info'
.L89:
	.word	122379
	.half	3
	.word	.L90
	.byte	4
.L88:
	.byte	1
	.byte	'..\\Libraries\\seekfree_peripheral\\SEEKFREE_MT9V03X.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\learngit-master\\Run_Test1\\Debug\\',0,12,1
	.word	.L91
	.byte	2,1,1,3
	.word	149
	.byte	4
	.byte	'Ifx__jump_and_link',0,3,1,61,17,1,1,5
	.byte	'fun',0,1,61,43
	.word	152
	.byte	6,0,7
	.byte	'__fract',0,4,128,1
.L276:
	.byte	7
	.byte	'float',0,4,4,8
	.byte	'Ifx__float_to_fract',0,3,1,152,2,18
	.word	197
	.byte	1,1,5
	.byte	'a',0,1,152,2,44
	.word	209
	.byte	6,0,4
	.byte	'Ifx__stopPerfCounters',0,3,1,172,2,17,1,1,6,0,7
	.byte	'unsigned long long int',0,8,7,9
	.byte	'void',0,3
	.word	321
	.byte	8
	.byte	'__ld64',0,3,2,135,1,19
	.word	295
	.byte	1,1,5
	.byte	'addr',0,2,135,1,32
	.word	327
	.byte	6,0,4
	.byte	'__st64',0,3,2,143,1,17,1,1,5
	.byte	'addr',0,2,143,1,30
	.word	327
	.byte	5
	.byte	'value',0,2,143,1,43
	.word	295
	.byte	6,0,7
	.byte	'unsigned int',0,4,7
.L267:
	.byte	7
	.byte	'int',0,4,5
.L208:
	.byte	7
	.byte	'unsigned char',0,1,8,10
	.byte	'_Ifx_SRC_SRCR_Bits',0,4,45,16,4,11
	.byte	'SRPN',0,1
	.word	436
	.byte	8,0,2,35,0,11
	.byte	'reserved_8',0,1
	.word	436
	.byte	2,6,2,35,1,11
	.byte	'SRE',0,1
	.word	436
	.byte	1,5,2,35,1,11
	.byte	'TOS',0,1
	.word	436
	.byte	2,3,2,35,1,11
	.byte	'reserved_13',0,1
	.word	436
	.byte	3,0,2,35,1,11
	.byte	'ECC',0,1
	.word	436
	.byte	6,2,2,35,2,11
	.byte	'reserved_22',0,1
	.word	436
	.byte	2,0,2,35,2,11
	.byte	'SRR',0,1
	.word	436
	.byte	1,7,2,35,3,11
	.byte	'CLRR',0,1
	.word	436
	.byte	1,6,2,35,3,11
	.byte	'SETR',0,1
	.word	436
	.byte	1,5,2,35,3,11
	.byte	'IOV',0,1
	.word	436
	.byte	1,4,2,35,3,11
	.byte	'IOVCLR',0,1
	.word	436
	.byte	1,3,2,35,3,11
	.byte	'SWS',0,1
	.word	436
	.byte	1,2,2,35,3,11
	.byte	'SWSCLR',0,1
	.word	436
	.byte	1,1,2,35,3,11
	.byte	'reserved_31',0,1
	.word	436
	.byte	1,0,2,35,3,0,12,4,70,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	453
	.byte	4,2,35,0,0,14
	.word	743
	.byte	3
	.word	782
	.byte	4
	.byte	'IfxSrc_clearRequest',0,3,3,250,1,17,1,1,5
	.byte	'src',0,3,250,1,60
	.word	787
	.byte	6,0,7
	.byte	'unsigned int',0,4,7,10
	.byte	'_Ifx_SCU_WDTCPU_CON0_Bits',0,6,241,8,16,4,11
	.byte	'ENDINIT',0,4
	.word	835
	.byte	1,31,2,35,0,11
	.byte	'LCK',0,4
	.word	835
	.byte	1,30,2,35,0,11
	.byte	'PW',0,4
	.word	835
	.byte	14,16,2,35,0,11
	.byte	'REL',0,4
	.word	835
	.byte	16,0,2,35,0,0,12,6,247,14,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	851
	.byte	4,2,35,0,0
.L187:
	.byte	7
	.byte	'unsigned short int',0,2,7,10
	.byte	'_Ifx_SCU_WDTCPU_CON1_Bits',0,6,250,8,16,4,11
	.byte	'reserved_0',0,1
	.word	436
	.byte	2,6,2,35,0,11
	.byte	'IR0',0,1
	.word	436
	.byte	1,5,2,35,0,11
	.byte	'DR',0,1
	.word	436
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,1
	.word	436
	.byte	1,3,2,35,0,11
	.byte	'IR1',0,1
	.word	436
	.byte	1,2,2,35,0,11
	.byte	'UR',0,1
	.word	436
	.byte	1,1,2,35,0,11
	.byte	'PAR',0,1
	.word	436
	.byte	1,0,2,35,0,11
	.byte	'TCR',0,1
	.word	436
	.byte	1,7,2,35,1,11
	.byte	'TCTR',0,1
	.word	436
	.byte	7,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	987
	.byte	16,0,2,35,2,0,12,6,255,14,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	1009
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SCU_WDTCPU_SR_Bits',0,6,137,9,16,4,11
	.byte	'AE',0,1
	.word	436
	.byte	1,7,2,35,0,11
	.byte	'OE',0,1
	.word	436
	.byte	1,6,2,35,0,11
	.byte	'IS0',0,1
	.word	436
	.byte	1,5,2,35,0,11
	.byte	'DS',0,1
	.word	436
	.byte	1,4,2,35,0,11
	.byte	'TO',0,1
	.word	436
	.byte	1,3,2,35,0,11
	.byte	'IS1',0,1
	.word	436
	.byte	1,2,2,35,0,11
	.byte	'US',0,1
	.word	436
	.byte	1,1,2,35,0,11
	.byte	'PAS',0,1
	.word	436
	.byte	1,0,2,35,0,11
	.byte	'TCS',0,1
	.word	436
	.byte	1,7,2,35,1,11
	.byte	'TCT',0,1
	.word	436
	.byte	7,0,2,35,1,11
	.byte	'TIM',0,2
	.word	987
	.byte	16,0,2,35,2,0,12,6,135,15,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	1253
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SCU_WDTCPU',0,6,175,15,25,12,13
	.byte	'CON0',0
	.word	947
	.byte	4,2,35,0,13
	.byte	'CON1',0
	.word	1213
	.byte	4,2,35,4,13
	.byte	'SR',0
	.word	1444
	.byte	4,2,35,8,0,14
	.word	1484
	.byte	3
	.word	1547
	.byte	4
	.byte	'IfxScuWdt_clearCpuEndinitInline',0,3,5,181,3,17,1,1,5
	.byte	'watchdog',0,5,181,3,65
	.word	1552
	.byte	5
	.byte	'password',0,5,181,3,82
	.word	987
	.byte	6,0,4
	.byte	'IfxScuWdt_clearSafetyEndinitInline',0,3,5,204,3,17,1,1,5
	.byte	'password',0,5,204,3,59
	.word	987
	.byte	6,0,4
	.byte	'IfxScuWdt_setCpuEndinitInline',0,3,5,140,4,17,1,1,5
	.byte	'watchdog',0,5,140,4,63
	.word	1552
	.byte	5
	.byte	'password',0,5,140,4,80
	.word	987
	.byte	6,0,4
	.byte	'IfxScuWdt_setSafetyEndinitInline',0,3,5,163,4,17,1,1,5
	.byte	'password',0,5,163,4,57
	.word	987
	.byte	6,0,8
	.byte	'IfxScuWdt_getCpuWatchdogPasswordInline',0,3,5,227,3,19
	.word	987
	.byte	1,1,5
	.byte	'watchdog',0,5,227,3,74
	.word	1552
	.byte	6,0,8
	.byte	'IfxScuWdt_getSafetyWatchdogPasswordInline',0,3,5,253,3,19
	.word	987
	.byte	1,1,6,0,15,8,156,1,9,1,16
	.byte	'IfxCpu_ResourceCpu_0',0,0,16
	.byte	'IfxCpu_ResourceCpu_1',0,1,16
	.byte	'IfxCpu_ResourceCpu_none',0,2,0,8
	.byte	'IfxCpu_getCoreIndex',0,3,7,141,6,31
	.word	1962
	.byte	1,1,6,0
.L217:
	.byte	8
	.byte	'IfxCpu_areInterruptsEnabled',0,3,7,139,5,20
	.word	436
	.byte	1,1
.L218:
	.byte	6,0
.L214:
	.byte	8
	.byte	'IfxCpu_disableInterrupts',0,3,7,147,5,20
	.word	436
	.byte	1,1
.L215:
	.byte	17,6,0,0
.L225:
	.byte	4
	.byte	'IfxCpu_enableInterrupts',0,3,7,157,5,17,1,1
.L226:
	.byte	6,0,4
	.byte	'IfxCpu_forceDisableInterrupts',0,3,7,225,5,17,1,1,6,0
.L235:
	.byte	4
	.byte	'IfxCpu_restoreInterrupts',0,3,7,168,7,17,1,1
.L236:
	.byte	5
	.byte	'enabled',0,7,168,7,50
	.word	436
.L238:
	.byte	6,0
.L273:
	.byte	7
	.byte	'unsigned long int',0,4,7,8
	.byte	'IfxCpu_getPerformanceCounter',0,3,7,161,6,19
	.word	2284
	.byte	1,1,5
	.byte	'address',0,7,161,6,55
	.word	987
	.byte	6,0,8
	.byte	'IfxCpu_getPerformanceCounterStickyOverflow',0,3,7,190,6,20
	.word	436
	.byte	1,1,5
	.byte	'address',0,7,190,6,70
	.word	987
	.byte	6,0,4
	.byte	'IfxCpu_updatePerformanceCounter',0,3,7,172,8,17,1,1,5
	.byte	'address',0,7,172,8,56
	.word	2284
	.byte	5
	.byte	'count',0,7,172,8,72
	.word	2284
	.byte	17,6,0,0,10
	.byte	'_Ifx_P_OUT_Bits',0,10,143,3,16,4,11
	.byte	'P0',0,1
	.word	436
	.byte	1,7,2,35,0,11
	.byte	'P1',0,1
	.word	436
	.byte	1,6,2,35,0,11
	.byte	'P2',0,1
	.word	436
	.byte	1,5,2,35,0,11
	.byte	'P3',0,1
	.word	436
	.byte	1,4,2,35,0,11
	.byte	'P4',0,1
	.word	436
	.byte	1,3,2,35,0,11
	.byte	'P5',0,1
	.word	436
	.byte	1,2,2,35,0,11
	.byte	'P6',0,1
	.word	436
	.byte	1,1,2,35,0,11
	.byte	'P7',0,1
	.word	436
	.byte	1,0,2,35,0,11
	.byte	'P8',0,1
	.word	436
	.byte	1,7,2,35,1,11
	.byte	'P9',0,1
	.word	436
	.byte	1,6,2,35,1,11
	.byte	'P10',0,1
	.word	436
	.byte	1,5,2,35,1,11
	.byte	'P11',0,1
	.word	436
	.byte	1,4,2,35,1,11
	.byte	'P12',0,1
	.word	436
	.byte	1,3,2,35,1,11
	.byte	'P13',0,1
	.word	436
	.byte	1,2,2,35,1,11
	.byte	'P14',0,1
	.word	436
	.byte	1,1,2,35,1,11
	.byte	'P15',0,1
	.word	436
	.byte	1,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	987
	.byte	16,0,2,35,2,0,12,10,181,5,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	2515
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_OMR_Bits',0,10,169,2,16,4,11
	.byte	'PS0',0,1
	.word	436
	.byte	1,7,2,35,0,11
	.byte	'PS1',0,1
	.word	436
	.byte	1,6,2,35,0,11
	.byte	'PS2',0,1
	.word	436
	.byte	1,5,2,35,0,11
	.byte	'PS3',0,1
	.word	436
	.byte	1,4,2,35,0,11
	.byte	'PS4',0,1
	.word	436
	.byte	1,3,2,35,0,11
	.byte	'PS5',0,1
	.word	436
	.byte	1,2,2,35,0,11
	.byte	'PS6',0,1
	.word	436
	.byte	1,1,2,35,0,11
	.byte	'PS7',0,1
	.word	436
	.byte	1,0,2,35,0,11
	.byte	'PS8',0,1
	.word	436
	.byte	1,7,2,35,1,11
	.byte	'PS9',0,1
	.word	436
	.byte	1,6,2,35,1,11
	.byte	'PS10',0,1
	.word	436
	.byte	1,5,2,35,1,11
	.byte	'PS11',0,1
	.word	436
	.byte	1,4,2,35,1,11
	.byte	'PS12',0,1
	.word	436
	.byte	1,3,2,35,1,11
	.byte	'PS13',0,1
	.word	436
	.byte	1,2,2,35,1,11
	.byte	'PS14',0,1
	.word	436
	.byte	1,1,2,35,1,11
	.byte	'PS15',0,1
	.word	436
	.byte	1,0,2,35,1,11
	.byte	'PCL0',0,1
	.word	436
	.byte	1,7,2,35,2,11
	.byte	'PCL1',0,1
	.word	436
	.byte	1,6,2,35,2,11
	.byte	'PCL2',0,1
	.word	436
	.byte	1,5,2,35,2,11
	.byte	'PCL3',0,1
	.word	436
	.byte	1,4,2,35,2,11
	.byte	'PCL4',0,1
	.word	436
	.byte	1,3,2,35,2,11
	.byte	'PCL5',0,1
	.word	436
	.byte	1,2,2,35,2,11
	.byte	'PCL6',0,1
	.word	436
	.byte	1,1,2,35,2,11
	.byte	'PCL7',0,1
	.word	436
	.byte	1,0,2,35,2,11
	.byte	'PCL8',0,1
	.word	436
	.byte	1,7,2,35,3,11
	.byte	'PCL9',0,1
	.word	436
	.byte	1,6,2,35,3,11
	.byte	'PCL10',0,1
	.word	436
	.byte	1,5,2,35,3,11
	.byte	'PCL11',0,1
	.word	436
	.byte	1,4,2,35,3,11
	.byte	'PCL12',0,1
	.word	436
	.byte	1,3,2,35,3,11
	.byte	'PCL13',0,1
	.word	436
	.byte	1,2,2,35,3,11
	.byte	'PCL14',0,1
	.word	436
	.byte	1,1,2,35,3,11
	.byte	'PCL15',0,1
	.word	436
	.byte	1,0,2,35,3,0,12,10,133,5,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	2831
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_ID_Bits',0,10,110,16,4,11
	.byte	'MODREV',0,1
	.word	436
	.byte	8,0,2,35,0,11
	.byte	'MODTYPE',0,1
	.word	436
	.byte	8,0,2,35,1,11
	.byte	'MODNUMBER',0,2
	.word	987
	.byte	16,0,2,35,2,0,12,10,148,4,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	3402
	.byte	4,2,35,0,0,18,4
	.word	436
	.byte	19,3,0,10
	.byte	'_Ifx_P_IOCR0_Bits',0,10,140,1,16,4,11
	.byte	'reserved_0',0,1
	.word	436
	.byte	3,5,2,35,0,11
	.byte	'PC0',0,1
	.word	436
	.byte	5,0,2,35,0,11
	.byte	'reserved_8',0,1
	.word	436
	.byte	3,5,2,35,1,11
	.byte	'PC1',0,1
	.word	436
	.byte	5,0,2,35,1,11
	.byte	'reserved_16',0,1
	.word	436
	.byte	3,5,2,35,2,11
	.byte	'PC2',0,1
	.word	436
	.byte	5,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	436
	.byte	3,5,2,35,3,11
	.byte	'PC3',0,1
	.word	436
	.byte	5,0,2,35,3,0,12,10,164,4,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	3530
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_IOCR4_Bits',0,10,166,1,16,4,11
	.byte	'reserved_0',0,1
	.word	436
	.byte	3,5,2,35,0,11
	.byte	'PC4',0,1
	.word	436
	.byte	5,0,2,35,0,11
	.byte	'reserved_8',0,1
	.word	436
	.byte	3,5,2,35,1,11
	.byte	'PC5',0,1
	.word	436
	.byte	5,0,2,35,1,11
	.byte	'reserved_16',0,1
	.word	436
	.byte	3,5,2,35,2,11
	.byte	'PC6',0,1
	.word	436
	.byte	5,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	436
	.byte	3,5,2,35,3,11
	.byte	'PC7',0,1
	.word	436
	.byte	5,0,2,35,3,0,12,10,180,4,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	3745
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_IOCR8_Bits',0,10,179,1,16,4,11
	.byte	'reserved_0',0,1
	.word	436
	.byte	3,5,2,35,0,11
	.byte	'PC8',0,1
	.word	436
	.byte	5,0,2,35,0,11
	.byte	'reserved_8',0,1
	.word	436
	.byte	3,5,2,35,1,11
	.byte	'PC9',0,1
	.word	436
	.byte	5,0,2,35,1,11
	.byte	'reserved_16',0,1
	.word	436
	.byte	3,5,2,35,2,11
	.byte	'PC10',0,1
	.word	436
	.byte	5,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	436
	.byte	3,5,2,35,3,11
	.byte	'PC11',0,1
	.word	436
	.byte	5,0,2,35,3,0,12,10,188,4,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	3960
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_IOCR12_Bits',0,10,153,1,16,4,11
	.byte	'reserved_0',0,1
	.word	436
	.byte	3,5,2,35,0,11
	.byte	'PC12',0,1
	.word	436
	.byte	5,0,2,35,0,11
	.byte	'reserved_8',0,1
	.word	436
	.byte	3,5,2,35,1,11
	.byte	'PC13',0,1
	.word	436
	.byte	5,0,2,35,1,11
	.byte	'reserved_16',0,1
	.word	436
	.byte	3,5,2,35,2,11
	.byte	'PC14',0,1
	.word	436
	.byte	5,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	436
	.byte	3,5,2,35,3,11
	.byte	'PC15',0,1
	.word	436
	.byte	5,0,2,35,3,0,12,10,172,4,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	4177
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_IN_Bits',0,10,118,16,4,11
	.byte	'P0',0,1
	.word	436
	.byte	1,7,2,35,0,11
	.byte	'P1',0,1
	.word	436
	.byte	1,6,2,35,0,11
	.byte	'P2',0,1
	.word	436
	.byte	1,5,2,35,0,11
	.byte	'P3',0,1
	.word	436
	.byte	1,4,2,35,0,11
	.byte	'P4',0,1
	.word	436
	.byte	1,3,2,35,0,11
	.byte	'P5',0,1
	.word	436
	.byte	1,2,2,35,0,11
	.byte	'P6',0,1
	.word	436
	.byte	1,1,2,35,0,11
	.byte	'P7',0,1
	.word	436
	.byte	1,0,2,35,0,11
	.byte	'P8',0,1
	.word	436
	.byte	1,7,2,35,1,11
	.byte	'P9',0,1
	.word	436
	.byte	1,6,2,35,1,11
	.byte	'P10',0,1
	.word	436
	.byte	1,5,2,35,1,11
	.byte	'P11',0,1
	.word	436
	.byte	1,4,2,35,1,11
	.byte	'P12',0,1
	.word	436
	.byte	1,3,2,35,1,11
	.byte	'P13',0,1
	.word	436
	.byte	1,2,2,35,1,11
	.byte	'P14',0,1
	.word	436
	.byte	1,1,2,35,1,11
	.byte	'P15',0,1
	.word	436
	.byte	1,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	987
	.byte	16,0,2,35,2,0,12,10,156,4,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	4397
	.byte	4,2,35,0,0,18,24
	.word	436
	.byte	19,23,0,10
	.byte	'_Ifx_P_PDR0_Bits',0,10,205,3,16,4,11
	.byte	'PD0',0,1
	.word	436
	.byte	3,5,2,35,0,11
	.byte	'PL0',0,1
	.word	436
	.byte	1,4,2,35,0,11
	.byte	'PD1',0,1
	.word	436
	.byte	3,1,2,35,0,11
	.byte	'PL1',0,1
	.word	436
	.byte	1,0,2,35,0,11
	.byte	'PD2',0,1
	.word	436
	.byte	3,5,2,35,1,11
	.byte	'PL2',0,1
	.word	436
	.byte	1,4,2,35,1,11
	.byte	'PD3',0,1
	.word	436
	.byte	3,1,2,35,1,11
	.byte	'PL3',0,1
	.word	436
	.byte	1,0,2,35,1,11
	.byte	'PD4',0,1
	.word	436
	.byte	3,5,2,35,2,11
	.byte	'PL4',0,1
	.word	436
	.byte	1,4,2,35,2,11
	.byte	'PD5',0,1
	.word	436
	.byte	3,1,2,35,2,11
	.byte	'PL5',0,1
	.word	436
	.byte	1,0,2,35,2,11
	.byte	'PD6',0,1
	.word	436
	.byte	3,5,2,35,3,11
	.byte	'PL6',0,1
	.word	436
	.byte	1,4,2,35,3,11
	.byte	'PD7',0,1
	.word	436
	.byte	3,1,2,35,3,11
	.byte	'PL7',0,1
	.word	436
	.byte	1,0,2,35,3,0,12,10,205,5,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	4720
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_PDR1_Bits',0,10,226,3,16,4,11
	.byte	'PD8',0,1
	.word	436
	.byte	3,5,2,35,0,11
	.byte	'PL8',0,1
	.word	436
	.byte	1,4,2,35,0,11
	.byte	'PD9',0,1
	.word	436
	.byte	3,1,2,35,0,11
	.byte	'PL9',0,1
	.word	436
	.byte	1,0,2,35,0,11
	.byte	'PD10',0,1
	.word	436
	.byte	3,5,2,35,1,11
	.byte	'PL10',0,1
	.word	436
	.byte	1,4,2,35,1,11
	.byte	'PD11',0,1
	.word	436
	.byte	3,1,2,35,1,11
	.byte	'PL11',0,1
	.word	436
	.byte	1,0,2,35,1,11
	.byte	'PD12',0,1
	.word	436
	.byte	3,5,2,35,2,11
	.byte	'PL12',0,1
	.word	436
	.byte	1,4,2,35,2,11
	.byte	'PD13',0,1
	.word	436
	.byte	3,1,2,35,2,11
	.byte	'PL13',0,1
	.word	436
	.byte	1,0,2,35,2,11
	.byte	'PD14',0,1
	.word	436
	.byte	3,5,2,35,3,11
	.byte	'PL14',0,1
	.word	436
	.byte	1,4,2,35,3,11
	.byte	'PD15',0,1
	.word	436
	.byte	3,1,2,35,3,11
	.byte	'PL15',0,1
	.word	436
	.byte	1,0,2,35,3,0,12,10,213,5,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	5024
	.byte	4,2,35,0,0,18,8
	.word	436
	.byte	19,7,0,10
	.byte	'_Ifx_P_ESR_Bits',0,10,88,16,4,11
	.byte	'EN0',0,1
	.word	436
	.byte	1,7,2,35,0,11
	.byte	'EN1',0,1
	.word	436
	.byte	1,6,2,35,0,11
	.byte	'EN2',0,1
	.word	436
	.byte	1,5,2,35,0,11
	.byte	'EN3',0,1
	.word	436
	.byte	1,4,2,35,0,11
	.byte	'EN4',0,1
	.word	436
	.byte	1,3,2,35,0,11
	.byte	'EN5',0,1
	.word	436
	.byte	1,2,2,35,0,11
	.byte	'EN6',0,1
	.word	436
	.byte	1,1,2,35,0,11
	.byte	'EN7',0,1
	.word	436
	.byte	1,0,2,35,0,11
	.byte	'EN8',0,1
	.word	436
	.byte	1,7,2,35,1,11
	.byte	'EN9',0,1
	.word	436
	.byte	1,6,2,35,1,11
	.byte	'EN10',0,1
	.word	436
	.byte	1,5,2,35,1,11
	.byte	'EN11',0,1
	.word	436
	.byte	1,4,2,35,1,11
	.byte	'EN12',0,1
	.word	436
	.byte	1,3,2,35,1,11
	.byte	'EN13',0,1
	.word	436
	.byte	1,2,2,35,1,11
	.byte	'EN14',0,1
	.word	436
	.byte	1,1,2,35,1,11
	.byte	'EN15',0,1
	.word	436
	.byte	1,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	987
	.byte	16,0,2,35,2,0,12,10,140,4,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	5349
	.byte	4,2,35,0,0,18,12
	.word	436
	.byte	19,11,0,10
	.byte	'_Ifx_P_PDISC_Bits',0,10,183,3,16,4,11
	.byte	'PDIS0',0,1
	.word	436
	.byte	1,7,2,35,0,11
	.byte	'PDIS1',0,1
	.word	436
	.byte	1,6,2,35,0,11
	.byte	'PDIS2',0,1
	.word	436
	.byte	1,5,2,35,0,11
	.byte	'PDIS3',0,1
	.word	436
	.byte	1,4,2,35,0,11
	.byte	'PDIS4',0,1
	.word	436
	.byte	1,3,2,35,0,11
	.byte	'PDIS5',0,1
	.word	436
	.byte	1,2,2,35,0,11
	.byte	'PDIS6',0,1
	.word	436
	.byte	1,1,2,35,0,11
	.byte	'PDIS7',0,1
	.word	436
	.byte	1,0,2,35,0,11
	.byte	'PDIS8',0,1
	.word	436
	.byte	1,7,2,35,1,11
	.byte	'PDIS9',0,1
	.word	436
	.byte	1,6,2,35,1,11
	.byte	'PDIS10',0,1
	.word	436
	.byte	1,5,2,35,1,11
	.byte	'PDIS11',0,1
	.word	436
	.byte	1,4,2,35,1,11
	.byte	'PDIS12',0,1
	.word	436
	.byte	1,3,2,35,1,11
	.byte	'PDIS13',0,1
	.word	436
	.byte	1,2,2,35,1,11
	.byte	'PDIS14',0,1
	.word	436
	.byte	1,1,2,35,1,11
	.byte	'PDIS15',0,1
	.word	436
	.byte	1,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	987
	.byte	16,0,2,35,2,0,12,10,197,5,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	5689
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_PCSR_Bits',0,10,165,3,16,4,11
	.byte	'SEL0',0,1
	.word	436
	.byte	1,7,2,35,0,11
	.byte	'SEL1',0,1
	.word	436
	.byte	1,6,2,35,0,11
	.byte	'SEL2',0,1
	.word	436
	.byte	1,5,2,35,0,11
	.byte	'SEL3',0,1
	.word	436
	.byte	1,4,2,35,0,11
	.byte	'SEL4',0,1
	.word	436
	.byte	1,3,2,35,0,11
	.byte	'SEL5',0,1
	.word	436
	.byte	1,2,2,35,0,11
	.byte	'SEL6',0,1
	.word	436
	.byte	1,1,2,35,0,11
	.byte	'SEL7',0,1
	.word	436
	.byte	1,0,2,35,0,11
	.byte	'reserved_8',0,1
	.word	436
	.byte	2,6,2,35,1,11
	.byte	'SEL10',0,1
	.word	436
	.byte	1,5,2,35,1,11
	.byte	'SEL11',0,1
	.word	436
	.byte	1,4,2,35,1,11
	.byte	'reserved_12',0,4
	.word	413
	.byte	19,1,2,35,0,11
	.byte	'LCK',0,1
	.word	436
	.byte	1,0,2,35,3,0,12,10,189,5,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	6055
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_OMSR0_Bits',0,10,206,2,16,4,11
	.byte	'PS0',0,1
	.word	436
	.byte	1,7,2,35,0,11
	.byte	'PS1',0,1
	.word	436
	.byte	1,6,2,35,0,11
	.byte	'PS2',0,1
	.word	436
	.byte	1,5,2,35,0,11
	.byte	'PS3',0,1
	.word	436
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,4
	.word	413
	.byte	28,0,2,35,0,0,12,10,149,5,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	6341
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_OMSR4_Bits',0,10,227,2,16,4,11
	.byte	'reserved_0',0,1
	.word	436
	.byte	4,4,2,35,0,11
	.byte	'PS4',0,1
	.word	436
	.byte	1,3,2,35,0,11
	.byte	'PS5',0,1
	.word	436
	.byte	1,2,2,35,0,11
	.byte	'PS6',0,1
	.word	436
	.byte	1,1,2,35,0,11
	.byte	'PS7',0,1
	.word	436
	.byte	1,0,2,35,0,11
	.byte	'reserved_8',0,4
	.word	413
	.byte	24,0,2,35,0,0,12,10,165,5,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	6488
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_OMSR8_Bits',0,10,238,2,16,4,11
	.byte	'reserved_0',0,1
	.word	436
	.byte	8,0,2,35,0,11
	.byte	'PS8',0,1
	.word	436
	.byte	1,7,2,35,1,11
	.byte	'PS9',0,1
	.word	436
	.byte	1,6,2,35,1,11
	.byte	'PS10',0,1
	.word	436
	.byte	1,5,2,35,1,11
	.byte	'PS11',0,1
	.word	436
	.byte	1,4,2,35,1,11
	.byte	'reserved_12',0,4
	.word	413
	.byte	20,0,2,35,0,0,12,10,173,5,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	6657
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_OMSR12_Bits',0,10,216,2,16,4,11
	.byte	'reserved_0',0,2
	.word	987
	.byte	12,4,2,35,0,11
	.byte	'PS12',0,1
	.word	436
	.byte	1,3,2,35,1,11
	.byte	'PS13',0,1
	.word	436
	.byte	1,2,2,35,1,11
	.byte	'PS14',0,1
	.word	436
	.byte	1,1,2,35,1,11
	.byte	'PS15',0,1
	.word	436
	.byte	1,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	987
	.byte	16,0,2,35,2,0,12,10,157,5,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	6829
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_OMCR0_Bits',0,10,232,1,16,4,11
	.byte	'reserved_0',0,2
	.word	987
	.byte	16,0,2,35,0,11
	.byte	'PCL0',0,1
	.word	436
	.byte	1,7,2,35,2,11
	.byte	'PCL1',0,1
	.word	436
	.byte	1,6,2,35,2,11
	.byte	'PCL2',0,1
	.word	436
	.byte	1,5,2,35,2,11
	.byte	'PCL3',0,1
	.word	436
	.byte	1,4,2,35,2,11
	.byte	'reserved_20',0,2
	.word	987
	.byte	12,0,2,35,2,0,12,10,229,4,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	7004
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_OMCR4_Bits',0,10,253,1,16,4,11
	.byte	'reserved_0',0,4
	.word	413
	.byte	20,12,2,35,0,11
	.byte	'PCL4',0,1
	.word	436
	.byte	1,3,2,35,2,11
	.byte	'PCL5',0,1
	.word	436
	.byte	1,2,2,35,2,11
	.byte	'PCL6',0,1
	.word	436
	.byte	1,1,2,35,2,11
	.byte	'PCL7',0,1
	.word	436
	.byte	1,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	436
	.byte	8,0,2,35,3,0,12,10,245,4,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	7178
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_OMCR8_Bits',0,10,136,2,16,4,11
	.byte	'reserved_0',0,4
	.word	413
	.byte	24,8,2,35,0,11
	.byte	'PCL8',0,1
	.word	436
	.byte	1,7,2,35,3,11
	.byte	'PCL9',0,1
	.word	436
	.byte	1,6,2,35,3,11
	.byte	'PCL10',0,1
	.word	436
	.byte	1,5,2,35,3,11
	.byte	'PCL11',0,1
	.word	436
	.byte	1,4,2,35,3,11
	.byte	'reserved_28',0,1
	.word	436
	.byte	4,0,2,35,3,0,12,10,253,4,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	7352
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_OMCR12_Bits',0,10,243,1,16,4,11
	.byte	'reserved_0',0,4
	.word	413
	.byte	28,4,2,35,0,11
	.byte	'PCL12',0,1
	.word	436
	.byte	1,3,2,35,3,11
	.byte	'PCL13',0,1
	.word	436
	.byte	1,2,2,35,3,11
	.byte	'PCL14',0,1
	.word	436
	.byte	1,1,2,35,3,11
	.byte	'PCL15',0,1
	.word	436
	.byte	1,0,2,35,3,0,12,10,237,4,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	7528
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_OMSR_Bits',0,10,249,2,16,4,11
	.byte	'PS0',0,1
	.word	436
	.byte	1,7,2,35,0,11
	.byte	'PS1',0,1
	.word	436
	.byte	1,6,2,35,0,11
	.byte	'PS2',0,1
	.word	436
	.byte	1,5,2,35,0,11
	.byte	'PS3',0,1
	.word	436
	.byte	1,4,2,35,0,11
	.byte	'PS4',0,1
	.word	436
	.byte	1,3,2,35,0,11
	.byte	'PS5',0,1
	.word	436
	.byte	1,2,2,35,0,11
	.byte	'PS6',0,1
	.word	436
	.byte	1,1,2,35,0,11
	.byte	'PS7',0,1
	.word	436
	.byte	1,0,2,35,0,11
	.byte	'PS8',0,1
	.word	436
	.byte	1,7,2,35,1,11
	.byte	'PS9',0,1
	.word	436
	.byte	1,6,2,35,1,11
	.byte	'PS10',0,1
	.word	436
	.byte	1,5,2,35,1,11
	.byte	'PS11',0,1
	.word	436
	.byte	1,4,2,35,1,11
	.byte	'PS12',0,1
	.word	436
	.byte	1,3,2,35,1,11
	.byte	'PS13',0,1
	.word	436
	.byte	1,2,2,35,1,11
	.byte	'PS14',0,1
	.word	436
	.byte	1,1,2,35,1,11
	.byte	'PS15',0,1
	.word	436
	.byte	1,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	987
	.byte	16,0,2,35,2,0,12,10,141,5,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	7684
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_OMCR_Bits',0,10,147,2,16,4,11
	.byte	'reserved_0',0,2
	.word	987
	.byte	16,0,2,35,0,11
	.byte	'PCL0',0,1
	.word	436
	.byte	1,7,2,35,2,11
	.byte	'PCL1',0,1
	.word	436
	.byte	1,6,2,35,2,11
	.byte	'PCL2',0,1
	.word	436
	.byte	1,5,2,35,2,11
	.byte	'PCL3',0,1
	.word	436
	.byte	1,4,2,35,2,11
	.byte	'PCL4',0,1
	.word	436
	.byte	1,3,2,35,2,11
	.byte	'PCL5',0,1
	.word	436
	.byte	1,2,2,35,2,11
	.byte	'PCL6',0,1
	.word	436
	.byte	1,1,2,35,2,11
	.byte	'PCL7',0,1
	.word	436
	.byte	1,0,2,35,2,11
	.byte	'PCL8',0,1
	.word	436
	.byte	1,7,2,35,3,11
	.byte	'PCL9',0,1
	.word	436
	.byte	1,6,2,35,3,11
	.byte	'PCL10',0,1
	.word	436
	.byte	1,5,2,35,3,11
	.byte	'PCL11',0,1
	.word	436
	.byte	1,4,2,35,3,11
	.byte	'PCL12',0,1
	.word	436
	.byte	1,3,2,35,3,11
	.byte	'PCL13',0,1
	.word	436
	.byte	1,2,2,35,3,11
	.byte	'PCL14',0,1
	.word	436
	.byte	1,1,2,35,3,11
	.byte	'PCL15',0,1
	.word	436
	.byte	1,0,2,35,3,0,12,10,221,4,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	8017
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_LPCR0_Bits',0,10,192,1,16,4,11
	.byte	'reserved_0',0,1
	.word	436
	.byte	1,7,2,35,0,11
	.byte	'PS1',0,1
	.word	436
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,4
	.word	413
	.byte	30,0,2,35,0,0,12,10,196,4,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	8365
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_LPCR1_Bits',0,10,200,1,16,4,11
	.byte	'reserved_0',0,1
	.word	436
	.byte	1,7,2,35,0,11
	.byte	'PS1',0,1
	.word	436
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,4
	.word	413
	.byte	30,0,2,35,0,0,10
	.byte	'_Ifx_P_LPCR1_P21_Bits',0,10,208,1,16,4,11
	.byte	'RDIS_CTRL',0,1
	.word	436
	.byte	1,7,2,35,0,11
	.byte	'RX_DIS',0,1
	.word	436
	.byte	1,6,2,35,0,11
	.byte	'TERM',0,1
	.word	436
	.byte	1,5,2,35,0,11
	.byte	'LRXTERM',0,1
	.word	436
	.byte	5,0,2,35,0,11
	.byte	'reserved_8',0,4
	.word	413
	.byte	24,0,2,35,0,0,12,10,204,4,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	8489
	.byte	4,2,35,0,13
	.byte	'B_P21',0
	.word	8573
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_LPCR2_Bits',0,10,218,1,16,4,11
	.byte	'reserved_0',0,1
	.word	436
	.byte	8,0,2,35,0,11
	.byte	'LVDSR',0,1
	.word	436
	.byte	1,7,2,35,1,11
	.byte	'LVDSRL',0,1
	.word	436
	.byte	1,6,2,35,1,11
	.byte	'reserved_10',0,1
	.word	436
	.byte	2,4,2,35,1,11
	.byte	'TDIS_CTRL',0,1
	.word	436
	.byte	1,3,2,35,1,11
	.byte	'TX_DIS',0,1
	.word	436
	.byte	1,2,2,35,1,11
	.byte	'TX_PD',0,1
	.word	436
	.byte	1,1,2,35,1,11
	.byte	'TX_PWDPD',0,1
	.word	436
	.byte	1,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	987
	.byte	16,0,2,35,2,0,12,10,213,4,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	8753
	.byte	4,2,35,0,0,18,76
	.word	436
	.byte	19,75,0,10
	.byte	'_Ifx_P_ACCEN1_Bits',0,10,82,16,4,11
	.byte	'reserved_0',0,4
	.word	413
	.byte	32,0,2,35,0,0,12,10,132,4,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	9006
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_ACCEN0_Bits',0,10,45,16,4,11
	.byte	'EN0',0,1
	.word	436
	.byte	1,7,2,35,0,11
	.byte	'EN1',0,1
	.word	436
	.byte	1,6,2,35,0,11
	.byte	'EN2',0,1
	.word	436
	.byte	1,5,2,35,0,11
	.byte	'EN3',0,1
	.word	436
	.byte	1,4,2,35,0,11
	.byte	'EN4',0,1
	.word	436
	.byte	1,3,2,35,0,11
	.byte	'EN5',0,1
	.word	436
	.byte	1,2,2,35,0,11
	.byte	'EN6',0,1
	.word	436
	.byte	1,1,2,35,0,11
	.byte	'EN7',0,1
	.word	436
	.byte	1,0,2,35,0,11
	.byte	'EN8',0,1
	.word	436
	.byte	1,7,2,35,1,11
	.byte	'EN9',0,1
	.word	436
	.byte	1,6,2,35,1,11
	.byte	'EN10',0,1
	.word	436
	.byte	1,5,2,35,1,11
	.byte	'EN11',0,1
	.word	436
	.byte	1,4,2,35,1,11
	.byte	'EN12',0,1
	.word	436
	.byte	1,3,2,35,1,11
	.byte	'EN13',0,1
	.word	436
	.byte	1,2,2,35,1,11
	.byte	'EN14',0,1
	.word	436
	.byte	1,1,2,35,1,11
	.byte	'EN15',0,1
	.word	436
	.byte	1,0,2,35,1,11
	.byte	'EN16',0,1
	.word	436
	.byte	1,7,2,35,2,11
	.byte	'EN17',0,1
	.word	436
	.byte	1,6,2,35,2,11
	.byte	'EN18',0,1
	.word	436
	.byte	1,5,2,35,2,11
	.byte	'EN19',0,1
	.word	436
	.byte	1,4,2,35,2,11
	.byte	'EN20',0,1
	.word	436
	.byte	1,3,2,35,2,11
	.byte	'EN21',0,1
	.word	436
	.byte	1,2,2,35,2,11
	.byte	'EN22',0,1
	.word	436
	.byte	1,1,2,35,2,11
	.byte	'EN23',0,1
	.word	436
	.byte	1,0,2,35,2,11
	.byte	'EN24',0,1
	.word	436
	.byte	1,7,2,35,3,11
	.byte	'EN25',0,1
	.word	436
	.byte	1,6,2,35,3,11
	.byte	'EN26',0,1
	.word	436
	.byte	1,5,2,35,3,11
	.byte	'EN27',0,1
	.word	436
	.byte	1,4,2,35,3,11
	.byte	'EN28',0,1
	.word	436
	.byte	1,3,2,35,3,11
	.byte	'EN29',0,1
	.word	436
	.byte	1,2,2,35,3,11
	.byte	'EN30',0,1
	.word	436
	.byte	1,1,2,35,3,11
	.byte	'EN31',0,1
	.word	436
	.byte	1,0,2,35,3,0,12,10,252,3,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	9093
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P',0,10,229,5,25,128,2,13
	.byte	'OUT',0
	.word	2791
	.byte	4,2,35,0,13
	.byte	'OMR',0
	.word	3362
	.byte	4,2,35,4,13
	.byte	'ID',0
	.word	3481
	.byte	4,2,35,8,13
	.byte	'reserved_C',0
	.word	3521
	.byte	4,2,35,12,13
	.byte	'IOCR0',0
	.word	3705
	.byte	4,2,35,16,13
	.byte	'IOCR4',0
	.word	3920
	.byte	4,2,35,20,13
	.byte	'IOCR8',0
	.word	4137
	.byte	4,2,35,24,13
	.byte	'IOCR12',0
	.word	4357
	.byte	4,2,35,28,13
	.byte	'reserved_20',0
	.word	3521
	.byte	4,2,35,32,13
	.byte	'IN',0
	.word	4671
	.byte	4,2,35,36,13
	.byte	'reserved_28',0
	.word	4711
	.byte	24,2,35,40,13
	.byte	'PDR0',0
	.word	4984
	.byte	4,2,35,64,13
	.byte	'PDR1',0
	.word	5300
	.byte	4,2,35,68,13
	.byte	'reserved_48',0
	.word	5340
	.byte	8,2,35,72,13
	.byte	'ESR',0
	.word	5640
	.byte	4,2,35,80,13
	.byte	'reserved_54',0
	.word	5680
	.byte	12,2,35,84,13
	.byte	'PDISC',0
	.word	6015
	.byte	4,2,35,96,13
	.byte	'PCSR',0
	.word	6301
	.byte	4,2,35,100,13
	.byte	'reserved_68',0
	.word	5340
	.byte	8,2,35,104,13
	.byte	'OMSR0',0
	.word	6448
	.byte	4,2,35,112,13
	.byte	'OMSR4',0
	.word	6617
	.byte	4,2,35,116,13
	.byte	'OMSR8',0
	.word	6789
	.byte	4,2,35,120,13
	.byte	'OMSR12',0
	.word	6964
	.byte	4,2,35,124,13
	.byte	'OMCR0',0
	.word	7138
	.byte	4,3,35,128,1,13
	.byte	'OMCR4',0
	.word	7312
	.byte	4,3,35,132,1,13
	.byte	'OMCR8',0
	.word	7488
	.byte	4,3,35,136,1,13
	.byte	'OMCR12',0
	.word	7644
	.byte	4,3,35,140,1,13
	.byte	'OMSR',0
	.word	7977
	.byte	4,3,35,144,1,13
	.byte	'OMCR',0
	.word	8325
	.byte	4,3,35,148,1,13
	.byte	'reserved_98',0
	.word	5340
	.byte	8,3,35,152,1,13
	.byte	'LPCR0',0
	.word	8449
	.byte	4,3,35,160,1,13
	.byte	'LPCR1',0
	.word	8698
	.byte	4,3,35,164,1,13
	.byte	'LPCR2',0
	.word	8957
	.byte	4,3,35,168,1,13
	.byte	'reserved_A4',0
	.word	8997
	.byte	76,3,35,172,1,13
	.byte	'ACCEN1',0
	.word	9053
	.byte	4,3,35,248,1,13
	.byte	'ACCEN0',0
	.word	9620
	.byte	4,3,35,252,1,0,14
	.word	9660
	.byte	3
	.word	10263
	.byte	15,9,83,9,1,16
	.byte	'IfxPort_InputMode_undefined',0,127,16
	.byte	'IfxPort_InputMode_noPullDevice',0,0,16
	.byte	'IfxPort_InputMode_pullDown',0,8,16
	.byte	'IfxPort_InputMode_pullUp',0,16,0,4
	.byte	'IfxPort_setPinModeInput',0,3,9,196,4,17,1,1,5
	.byte	'port',0,9,196,4,48
	.word	10268
	.byte	5
	.byte	'pinIndex',0,9,196,4,60
	.word	436
	.byte	5
	.byte	'mode',0,9,196,4,88
	.word	10273
	.byte	6,0,15,9,134,1,9,1,16
	.byte	'IfxPort_OutputMode_pushPull',0,128,1,16
	.byte	'IfxPort_OutputMode_openDrain',0,192,1,0,15,9,120,9,1,16
	.byte	'IfxPort_OutputIdx_general',0,128,1,16
	.byte	'IfxPort_OutputIdx_alt1',0,136,1,16
	.byte	'IfxPort_OutputIdx_alt2',0,144,1,16
	.byte	'IfxPort_OutputIdx_alt3',0,152,1,16
	.byte	'IfxPort_OutputIdx_alt4',0,160,1,16
	.byte	'IfxPort_OutputIdx_alt5',0,168,1,16
	.byte	'IfxPort_OutputIdx_alt6',0,176,1,16
	.byte	'IfxPort_OutputIdx_alt7',0,184,1,0,4
	.byte	'IfxPort_setPinModeOutput',0,3,9,202,4,17,1,1,5
	.byte	'port',0,9,202,4,49
	.word	10268
	.byte	5
	.byte	'pinIndex',0,9,202,4,61
	.word	436
	.byte	5
	.byte	'mode',0,9,202,4,90
	.word	10478
	.byte	5
	.byte	'index',0,9,202,4,114
	.word	10548
	.byte	6,0,15,9,172,1,9,4,16
	.byte	'IfxPort_State_notChanged',0,0,16
	.byte	'IfxPort_State_high',0,1,16
	.byte	'IfxPort_State_low',0,128,128,4,16
	.byte	'IfxPort_State_toggled',0,129,128,4,0,4
	.byte	'IfxPort_setPinState',0,3,9,208,4,17,1,1,5
	.byte	'port',0,9,208,4,44
	.word	10268
	.byte	5
	.byte	'pinIndex',0,9,208,4,56
	.word	436
	.byte	5
	.byte	'action',0,9,208,4,80
	.word	10861
	.byte	6,0,8
	.byte	'IfxScuCcu_getStmFrequency',0,3,11,226,8,20
	.word	209
	.byte	1,1,6,0,10
	.byte	'_Ifx_DMA_CLC_Bits',0,13,131,4,16,4,11
	.byte	'DISR',0,1
	.word	436
	.byte	1,7,2,35,0,11
	.byte	'DISS',0,1
	.word	436
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	436
	.byte	1,5,2,35,0,11
	.byte	'EDIS',0,1
	.word	436
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,4
	.word	413
	.byte	28,0,2,35,0,0,12,13,160,7,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	11082
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_ID_Bits',0,13,155,4,16,4,11
	.byte	'MODREV',0,1
	.word	436
	.byte	8,0,2,35,0,11
	.byte	'MODTYPE',0,1
	.word	436
	.byte	8,0,2,35,1,11
	.byte	'MODNUMBER',0,2
	.word	987
	.byte	16,0,2,35,2,0,12,13,184,7,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	11239
	.byte	4,2,35,0,0,18,20
	.word	436
	.byte	19,19,0,10
	.byte	'_Ifx_DMA_MEMCON_Bits',0,13,163,4,16,4,11
	.byte	'reserved_0',0,4
	.word	835
	.byte	2,30,2,35,0,11
	.byte	'INTERR',0,4
	.word	835
	.byte	1,29,2,35,0,11
	.byte	'reserved_3',0,4
	.word	835
	.byte	1,28,2,35,0,11
	.byte	'RMWERR',0,4
	.word	835
	.byte	1,27,2,35,0,11
	.byte	'reserved_5',0,4
	.word	835
	.byte	1,26,2,35,0,11
	.byte	'DATAERR',0,4
	.word	835
	.byte	1,25,2,35,0,11
	.byte	'reserved_7',0,4
	.word	835
	.byte	1,24,2,35,0,11
	.byte	'PMIC',0,4
	.word	835
	.byte	1,23,2,35,0,11
	.byte	'ERRDIS',0,4
	.word	835
	.byte	1,22,2,35,0,11
	.byte	'reserved_10',0,4
	.word	835
	.byte	22,0,2,35,0,0,12,13,192,7,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	11370
	.byte	4,2,35,0,0,18,28
	.word	436
	.byte	19,27,0,10
	.byte	'_Ifx_DMA_ACCEN00_Bits',0,13,45,16,4,11
	.byte	'EN0',0,1
	.word	436
	.byte	1,7,2,35,0,11
	.byte	'EN1',0,1
	.word	436
	.byte	1,6,2,35,0,11
	.byte	'EN2',0,1
	.word	436
	.byte	1,5,2,35,0,11
	.byte	'EN3',0,1
	.word	436
	.byte	1,4,2,35,0,11
	.byte	'EN4',0,1
	.word	436
	.byte	1,3,2,35,0,11
	.byte	'EN5',0,1
	.word	436
	.byte	1,2,2,35,0,11
	.byte	'EN6',0,1
	.word	436
	.byte	1,1,2,35,0,11
	.byte	'EN7',0,1
	.word	436
	.byte	1,0,2,35,0,11
	.byte	'EN8',0,1
	.word	436
	.byte	1,7,2,35,1,11
	.byte	'EN9',0,1
	.word	436
	.byte	1,6,2,35,1,11
	.byte	'EN10',0,1
	.word	436
	.byte	1,5,2,35,1,11
	.byte	'EN11',0,1
	.word	436
	.byte	1,4,2,35,1,11
	.byte	'EN12',0,1
	.word	436
	.byte	1,3,2,35,1,11
	.byte	'EN13',0,1
	.word	436
	.byte	1,2,2,35,1,11
	.byte	'EN14',0,1
	.word	436
	.byte	1,1,2,35,1,11
	.byte	'EN15',0,1
	.word	436
	.byte	1,0,2,35,1,11
	.byte	'EN16',0,1
	.word	436
	.byte	1,7,2,35,2,11
	.byte	'EN17',0,1
	.word	436
	.byte	1,6,2,35,2,11
	.byte	'EN18',0,1
	.word	436
	.byte	1,5,2,35,2,11
	.byte	'EN19',0,1
	.word	436
	.byte	1,4,2,35,2,11
	.byte	'EN20',0,1
	.word	436
	.byte	1,3,2,35,2,11
	.byte	'EN21',0,1
	.word	436
	.byte	1,2,2,35,2,11
	.byte	'EN22',0,1
	.word	436
	.byte	1,1,2,35,2,11
	.byte	'EN23',0,1
	.word	436
	.byte	1,0,2,35,2,11
	.byte	'EN24',0,1
	.word	436
	.byte	1,7,2,35,3,11
	.byte	'EN25',0,1
	.word	436
	.byte	1,6,2,35,3,11
	.byte	'EN26',0,1
	.word	436
	.byte	1,5,2,35,3,11
	.byte	'EN27',0,1
	.word	436
	.byte	1,4,2,35,3,11
	.byte	'EN28',0,1
	.word	436
	.byte	1,3,2,35,3,11
	.byte	'EN29',0,1
	.word	436
	.byte	1,2,2,35,3,11
	.byte	'EN30',0,1
	.word	436
	.byte	1,1,2,35,3,11
	.byte	'EN31',0,1
	.word	436
	.byte	1,0,2,35,3,0,12,13,128,5,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	11647
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_ACCEN01_Bits',0,13,82,16,4,11
	.byte	'reserved_0',0,4
	.word	413
	.byte	32,0,2,35,0,0,12,13,136,5,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	12217
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_ACCEN10_Bits',0,13,88,16,4,11
	.byte	'EN0',0,1
	.word	436
	.byte	1,7,2,35,0,11
	.byte	'EN1',0,1
	.word	436
	.byte	1,6,2,35,0,11
	.byte	'EN2',0,1
	.word	436
	.byte	1,5,2,35,0,11
	.byte	'EN3',0,1
	.word	436
	.byte	1,4,2,35,0,11
	.byte	'EN4',0,1
	.word	436
	.byte	1,3,2,35,0,11
	.byte	'EN5',0,1
	.word	436
	.byte	1,2,2,35,0,11
	.byte	'EN6',0,1
	.word	436
	.byte	1,1,2,35,0,11
	.byte	'EN7',0,1
	.word	436
	.byte	1,0,2,35,0,11
	.byte	'EN8',0,1
	.word	436
	.byte	1,7,2,35,1,11
	.byte	'EN9',0,1
	.word	436
	.byte	1,6,2,35,1,11
	.byte	'EN10',0,1
	.word	436
	.byte	1,5,2,35,1,11
	.byte	'EN11',0,1
	.word	436
	.byte	1,4,2,35,1,11
	.byte	'EN12',0,1
	.word	436
	.byte	1,3,2,35,1,11
	.byte	'EN13',0,1
	.word	436
	.byte	1,2,2,35,1,11
	.byte	'EN14',0,1
	.word	436
	.byte	1,1,2,35,1,11
	.byte	'EN15',0,1
	.word	436
	.byte	1,0,2,35,1,11
	.byte	'EN16',0,1
	.word	436
	.byte	1,7,2,35,2,11
	.byte	'EN17',0,1
	.word	436
	.byte	1,6,2,35,2,11
	.byte	'EN18',0,1
	.word	436
	.byte	1,5,2,35,2,11
	.byte	'EN19',0,1
	.word	436
	.byte	1,4,2,35,2,11
	.byte	'EN20',0,1
	.word	436
	.byte	1,3,2,35,2,11
	.byte	'EN21',0,1
	.word	436
	.byte	1,2,2,35,2,11
	.byte	'EN22',0,1
	.word	436
	.byte	1,1,2,35,2,11
	.byte	'EN23',0,1
	.word	436
	.byte	1,0,2,35,2,11
	.byte	'EN24',0,1
	.word	436
	.byte	1,7,2,35,3,11
	.byte	'EN25',0,1
	.word	436
	.byte	1,6,2,35,3,11
	.byte	'EN26',0,1
	.word	436
	.byte	1,5,2,35,3,11
	.byte	'EN27',0,1
	.word	436
	.byte	1,4,2,35,3,11
	.byte	'EN28',0,1
	.word	436
	.byte	1,3,2,35,3,11
	.byte	'EN29',0,1
	.word	436
	.byte	1,2,2,35,3,11
	.byte	'EN30',0,1
	.word	436
	.byte	1,1,2,35,3,11
	.byte	'EN31',0,1
	.word	436
	.byte	1,0,2,35,3,0,12,13,144,5,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	12307
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_ACCEN11_Bits',0,13,125,16,4,11
	.byte	'reserved_0',0,4
	.word	413
	.byte	32,0,2,35,0,0,12,13,152,5,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	12877
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_ACCEN20_Bits',0,13,131,1,16,4,11
	.byte	'EN0',0,1
	.word	436
	.byte	1,7,2,35,0,11
	.byte	'EN1',0,1
	.word	436
	.byte	1,6,2,35,0,11
	.byte	'EN2',0,1
	.word	436
	.byte	1,5,2,35,0,11
	.byte	'EN3',0,1
	.word	436
	.byte	1,4,2,35,0,11
	.byte	'EN4',0,1
	.word	436
	.byte	1,3,2,35,0,11
	.byte	'EN5',0,1
	.word	436
	.byte	1,2,2,35,0,11
	.byte	'EN6',0,1
	.word	436
	.byte	1,1,2,35,0,11
	.byte	'EN7',0,1
	.word	436
	.byte	1,0,2,35,0,11
	.byte	'EN8',0,1
	.word	436
	.byte	1,7,2,35,1,11
	.byte	'EN9',0,1
	.word	436
	.byte	1,6,2,35,1,11
	.byte	'EN10',0,1
	.word	436
	.byte	1,5,2,35,1,11
	.byte	'EN11',0,1
	.word	436
	.byte	1,4,2,35,1,11
	.byte	'EN12',0,1
	.word	436
	.byte	1,3,2,35,1,11
	.byte	'EN13',0,1
	.word	436
	.byte	1,2,2,35,1,11
	.byte	'EN14',0,1
	.word	436
	.byte	1,1,2,35,1,11
	.byte	'EN15',0,1
	.word	436
	.byte	1,0,2,35,1,11
	.byte	'EN16',0,1
	.word	436
	.byte	1,7,2,35,2,11
	.byte	'EN17',0,1
	.word	436
	.byte	1,6,2,35,2,11
	.byte	'EN18',0,1
	.word	436
	.byte	1,5,2,35,2,11
	.byte	'EN19',0,1
	.word	436
	.byte	1,4,2,35,2,11
	.byte	'EN20',0,1
	.word	436
	.byte	1,3,2,35,2,11
	.byte	'EN21',0,1
	.word	436
	.byte	1,2,2,35,2,11
	.byte	'EN22',0,1
	.word	436
	.byte	1,1,2,35,2,11
	.byte	'EN23',0,1
	.word	436
	.byte	1,0,2,35,2,11
	.byte	'EN24',0,1
	.word	436
	.byte	1,7,2,35,3,11
	.byte	'EN25',0,1
	.word	436
	.byte	1,6,2,35,3,11
	.byte	'EN26',0,1
	.word	436
	.byte	1,5,2,35,3,11
	.byte	'EN27',0,1
	.word	436
	.byte	1,4,2,35,3,11
	.byte	'EN28',0,1
	.word	436
	.byte	1,3,2,35,3,11
	.byte	'EN29',0,1
	.word	436
	.byte	1,2,2,35,3,11
	.byte	'EN30',0,1
	.word	436
	.byte	1,1,2,35,3,11
	.byte	'EN31',0,1
	.word	436
	.byte	1,0,2,35,3,0,12,13,160,5,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	12967
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_ACCEN21_Bits',0,13,168,1,16,4,11
	.byte	'reserved_0',0,4
	.word	413
	.byte	32,0,2,35,0,0,12,13,168,5,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	13538
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_ACCEN30_Bits',0,13,174,1,16,4,11
	.byte	'EN0',0,1
	.word	436
	.byte	1,7,2,35,0,11
	.byte	'EN1',0,1
	.word	436
	.byte	1,6,2,35,0,11
	.byte	'EN2',0,1
	.word	436
	.byte	1,5,2,35,0,11
	.byte	'EN3',0,1
	.word	436
	.byte	1,4,2,35,0,11
	.byte	'EN4',0,1
	.word	436
	.byte	1,3,2,35,0,11
	.byte	'EN5',0,1
	.word	436
	.byte	1,2,2,35,0,11
	.byte	'EN6',0,1
	.word	436
	.byte	1,1,2,35,0,11
	.byte	'EN7',0,1
	.word	436
	.byte	1,0,2,35,0,11
	.byte	'EN8',0,1
	.word	436
	.byte	1,7,2,35,1,11
	.byte	'EN9',0,1
	.word	436
	.byte	1,6,2,35,1,11
	.byte	'EN10',0,1
	.word	436
	.byte	1,5,2,35,1,11
	.byte	'EN11',0,1
	.word	436
	.byte	1,4,2,35,1,11
	.byte	'EN12',0,1
	.word	436
	.byte	1,3,2,35,1,11
	.byte	'EN13',0,1
	.word	436
	.byte	1,2,2,35,1,11
	.byte	'EN14',0,1
	.word	436
	.byte	1,1,2,35,1,11
	.byte	'EN15',0,1
	.word	436
	.byte	1,0,2,35,1,11
	.byte	'EN16',0,1
	.word	436
	.byte	1,7,2,35,2,11
	.byte	'EN17',0,1
	.word	436
	.byte	1,6,2,35,2,11
	.byte	'EN18',0,1
	.word	436
	.byte	1,5,2,35,2,11
	.byte	'EN19',0,1
	.word	436
	.byte	1,4,2,35,2,11
	.byte	'EN20',0,1
	.word	436
	.byte	1,3,2,35,2,11
	.byte	'EN21',0,1
	.word	436
	.byte	1,2,2,35,2,11
	.byte	'EN22',0,1
	.word	436
	.byte	1,1,2,35,2,11
	.byte	'EN23',0,1
	.word	436
	.byte	1,0,2,35,2,11
	.byte	'EN24',0,1
	.word	436
	.byte	1,7,2,35,3,11
	.byte	'EN25',0,1
	.word	436
	.byte	1,6,2,35,3,11
	.byte	'EN26',0,1
	.word	436
	.byte	1,5,2,35,3,11
	.byte	'EN27',0,1
	.word	436
	.byte	1,4,2,35,3,11
	.byte	'EN28',0,1
	.word	436
	.byte	1,3,2,35,3,11
	.byte	'EN29',0,1
	.word	436
	.byte	1,2,2,35,3,11
	.byte	'EN30',0,1
	.word	436
	.byte	1,1,2,35,3,11
	.byte	'EN31',0,1
	.word	436
	.byte	1,0,2,35,3,0,12,13,176,5,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	13629
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_ACCEN31_Bits',0,13,211,1,16,4,11
	.byte	'reserved_0',0,4
	.word	413
	.byte	32,0,2,35,0,0,12,13,184,5,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	14200
	.byte	4,2,35,0,0,18,192,1
	.word	436
	.byte	19,191,1,0,10
	.byte	'_Ifx_DMA_BLK_EER_Bits',0,13,233,1,16,4,11
	.byte	'reserved_0',0,2
	.word	987
	.byte	16,0,2,35,0,11
	.byte	'ESER',0,1
	.word	436
	.byte	1,7,2,35,2,11
	.byte	'EDER',0,1
	.word	436
	.byte	1,6,2,35,2,11
	.byte	'reserved_18',0,1
	.word	436
	.byte	6,0,2,35,2,11
	.byte	'ERER',0,1
	.word	436
	.byte	1,7,2,35,3,11
	.byte	'reserved_25',0,1
	.word	436
	.byte	1,6,2,35,3,11
	.byte	'ELER',0,1
	.word	436
	.byte	1,5,2,35,3,11
	.byte	'reserved_27',0,1
	.word	436
	.byte	5,0,2,35,3,0,12,13,200,5,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	14302
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_BLK_ERRSR_Bits',0,13,246,1,16,4,11
	.byte	'LEC',0,1
	.word	436
	.byte	7,1,2,35,0,11
	.byte	'reserved_7',0,2
	.word	987
	.byte	9,0,2,35,0,11
	.byte	'SER',0,1
	.word	436
	.byte	1,7,2,35,2,11
	.byte	'DER',0,1
	.word	436
	.byte	1,6,2,35,2,11
	.byte	'reserved_18',0,1
	.word	436
	.byte	2,4,2,35,2,11
	.byte	'SPBER',0,1
	.word	436
	.byte	1,3,2,35,2,11
	.byte	'SRIER',0,1
	.word	436
	.byte	1,2,2,35,2,11
	.byte	'reserved_22',0,1
	.word	436
	.byte	2,0,2,35,2,11
	.byte	'RAMER',0,1
	.word	436
	.byte	1,7,2,35,3,11
	.byte	'SLLER',0,1
	.word	436
	.byte	1,6,2,35,3,11
	.byte	'DLLER',0,1
	.word	436
	.byte	1,5,2,35,3,11
	.byte	'reserved_27',0,1
	.word	436
	.byte	5,0,2,35,3,0,12,13,208,5,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	14526
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_BLK_CLRE_Bits',0,13,217,1,16,4,11
	.byte	'reserved_0',0,2
	.word	987
	.byte	16,0,2,35,0,11
	.byte	'CSER',0,1
	.word	436
	.byte	1,7,2,35,2,11
	.byte	'CDER',0,1
	.word	436
	.byte	1,6,2,35,2,11
	.byte	'reserved_18',0,1
	.word	436
	.byte	2,4,2,35,2,11
	.byte	'CSPBER',0,1
	.word	436
	.byte	1,3,2,35,2,11
	.byte	'CSRIER',0,1
	.word	436
	.byte	1,2,2,35,2,11
	.byte	'reserved_22',0,1
	.word	436
	.byte	2,0,2,35,2,11
	.byte	'CRAMER',0,1
	.word	436
	.byte	1,7,2,35,3,11
	.byte	'CSLLER',0,1
	.word	436
	.byte	1,6,2,35,3,11
	.byte	'CDLLER',0,1
	.word	436
	.byte	1,5,2,35,3,11
	.byte	'reserved_27',0,1
	.word	436
	.byte	5,0,2,35,3,0,12,13,192,5,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	14818
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_BLK_ME_SR_Bits',0,13,161,3,16,4,11
	.byte	'RS',0,1
	.word	436
	.byte	1,7,2,35,0,11
	.byte	'reserved_1',0,1
	.word	436
	.byte	3,4,2,35,0,11
	.byte	'WS',0,1
	.word	436
	.byte	1,3,2,35,0,11
	.byte	'reserved_5',0,2
	.word	987
	.byte	11,0,2,35,0,11
	.byte	'CH',0,1
	.word	436
	.byte	7,1,2,35,2,11
	.byte	'reserved_23',0,2
	.word	987
	.byte	9,0,2,35,2,0,12,13,216,6,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	15101
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_BLK_ME_R0_Bits',0,13,193,2,16,4,11
	.byte	'RD00',0,1
	.word	436
	.byte	8,0,2,35,0,11
	.byte	'RD01',0,1
	.word	436
	.byte	8,0,2,35,1,11
	.byte	'RD02',0,1
	.word	436
	.byte	8,0,2,35,2,11
	.byte	'RD03',0,1
	.word	436
	.byte	8,0,2,35,3,0,12,13,248,5,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	15281
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_BLK_ME_R1_Bits',0,13,202,2,16,4,11
	.byte	'RD10',0,1
	.word	436
	.byte	8,0,2,35,0,11
	.byte	'RD11',0,1
	.word	436
	.byte	8,0,2,35,1,11
	.byte	'RD12',0,1
	.word	436
	.byte	8,0,2,35,2,11
	.byte	'RD13',0,1
	.word	436
	.byte	8,0,2,35,3,0,12,13,128,6,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	15416
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_BLK_ME_R2_Bits',0,13,211,2,16,4,11
	.byte	'RD20',0,1
	.word	436
	.byte	8,0,2,35,0,11
	.byte	'RD21',0,1
	.word	436
	.byte	8,0,2,35,1,11
	.byte	'RD22',0,1
	.word	436
	.byte	8,0,2,35,2,11
	.byte	'RD23',0,1
	.word	436
	.byte	8,0,2,35,3,0,12,13,136,6,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	15551
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_BLK_ME_R3_Bits',0,13,220,2,16,4,11
	.byte	'RD30',0,1
	.word	436
	.byte	8,0,2,35,0,11
	.byte	'RD31',0,1
	.word	436
	.byte	8,0,2,35,1,11
	.byte	'RD32',0,1
	.word	436
	.byte	8,0,2,35,2,11
	.byte	'RD33',0,1
	.word	436
	.byte	8,0,2,35,3,0,12,13,144,6,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	15686
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_BLK_ME_R4_Bits',0,13,229,2,16,4,11
	.byte	'RD40',0,1
	.word	436
	.byte	8,0,2,35,0,11
	.byte	'RD41',0,1
	.word	436
	.byte	8,0,2,35,1,11
	.byte	'RD42',0,1
	.word	436
	.byte	8,0,2,35,2,11
	.byte	'RD43',0,1
	.word	436
	.byte	8,0,2,35,3,0,12,13,152,6,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	15821
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_BLK_ME_R5_Bits',0,13,238,2,16,4,11
	.byte	'RD50',0,1
	.word	436
	.byte	8,0,2,35,0,11
	.byte	'RD51',0,1
	.word	436
	.byte	8,0,2,35,1,11
	.byte	'RD52',0,1
	.word	436
	.byte	8,0,2,35,2,11
	.byte	'RD53',0,1
	.word	436
	.byte	8,0,2,35,3,0,12,13,160,6,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	15956
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_BLK_ME_R6_Bits',0,13,247,2,16,4,11
	.byte	'RD60',0,1
	.word	436
	.byte	8,0,2,35,0,11
	.byte	'RD61',0,1
	.word	436
	.byte	8,0,2,35,1,11
	.byte	'RD62',0,1
	.word	436
	.byte	8,0,2,35,2,11
	.byte	'RD63',0,1
	.word	436
	.byte	8,0,2,35,3,0,12,13,168,6,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	16091
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_BLK_ME_R7_Bits',0,13,128,3,16,4,11
	.byte	'RD70',0,1
	.word	436
	.byte	8,0,2,35,0,11
	.byte	'RD71',0,1
	.word	436
	.byte	8,0,2,35,1,11
	.byte	'RD72',0,1
	.word	436
	.byte	8,0,2,35,2,11
	.byte	'RD73',0,1
	.word	436
	.byte	8,0,2,35,3,0,12,13,176,6,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	16226
	.byte	4,2,35,0,0,18,32
	.word	436
	.byte	19,31,0,10
	.byte	'_Ifx_DMA_BLK_ME_RDCRC_Bits',0,13,137,3,16,4,11
	.byte	'RDCRC',0,4
	.word	413
	.byte	32,0,2,35,0,0,12,13,184,6,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	16370
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_BLK_ME_SDCRC_Bits',0,13,149,3,16,4,11
	.byte	'SDCRC',0,4
	.word	413
	.byte	32,0,2,35,0,0,12,13,200,6,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	16461
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_BLK_ME_SADR_Bits',0,13,143,3,16,4,11
	.byte	'SADR',0,4
	.word	413
	.byte	32,0,2,35,0,0,12,13,192,6,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	16552
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_BLK_ME_DADR_Bits',0,13,187,2,16,4,11
	.byte	'DADR',0,4
	.word	413
	.byte	32,0,2,35,0,0,12,13,240,5,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	16641
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_BLK_ME_ADICR_Bits',0,13,135,2,16,4,11
	.byte	'SMF',0,1
	.word	436
	.byte	3,5,2,35,0,11
	.byte	'INCS',0,1
	.word	436
	.byte	1,4,2,35,0,11
	.byte	'DMF',0,1
	.word	436
	.byte	3,1,2,35,0,11
	.byte	'INCD',0,1
	.word	436
	.byte	1,0,2,35,0,11
	.byte	'CBLS',0,1
	.word	436
	.byte	4,4,2,35,1,11
	.byte	'CBLD',0,1
	.word	436
	.byte	4,0,2,35,1,11
	.byte	'SHCT',0,1
	.word	436
	.byte	4,4,2,35,2,11
	.byte	'SCBE',0,1
	.word	436
	.byte	1,3,2,35,2,11
	.byte	'DCBE',0,1
	.word	436
	.byte	1,2,2,35,2,11
	.byte	'STAMP',0,1
	.word	436
	.byte	1,1,2,35,2,11
	.byte	'ETRL',0,1
	.word	436
	.byte	1,0,2,35,2,11
	.byte	'WRPSE',0,1
	.word	436
	.byte	1,7,2,35,3,11
	.byte	'WRPDE',0,1
	.word	436
	.byte	1,6,2,35,3,11
	.byte	'INTCT',0,1
	.word	436
	.byte	2,4,2,35,3,11
	.byte	'IRDV',0,1
	.word	436
	.byte	4,0,2,35,3,0,12,13,216,5,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	16730
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_BLK_ME_CHCR_Bits',0,13,155,2,16,4,11
	.byte	'TREL',0,2
	.word	987
	.byte	14,2,2,35,0,11
	.byte	'reserved_14',0,1
	.word	436
	.byte	2,0,2,35,1,11
	.byte	'BLKM',0,1
	.word	436
	.byte	3,5,2,35,2,11
	.byte	'RROAT',0,1
	.word	436
	.byte	1,4,2,35,2,11
	.byte	'CHMODE',0,1
	.word	436
	.byte	1,3,2,35,2,11
	.byte	'CHDW',0,1
	.word	436
	.byte	3,0,2,35,2,11
	.byte	'PATSEL',0,1
	.word	436
	.byte	3,5,2,35,3,11
	.byte	'reserved_27',0,1
	.word	436
	.byte	1,4,2,35,3,11
	.byte	'PRSEL',0,1
	.word	436
	.byte	1,3,2,35,3,11
	.byte	'reserved_29',0,1
	.word	436
	.byte	1,2,2,35,3,11
	.byte	'DMAPRIO',0,1
	.word	436
	.byte	2,0,2,35,3,0,12,13,224,5,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	17046
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_BLK_ME_SHADR_Bits',0,13,155,3,16,4,11
	.byte	'SHADR',0,4
	.word	413
	.byte	32,0,2,35,0,0,12,13,208,6,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	17325
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_BLK_ME_CHSR_Bits',0,13,171,2,16,4,11
	.byte	'TCOUNT',0,2
	.word	987
	.byte	14,2,2,35,0,11
	.byte	'reserved_14',0,1
	.word	436
	.byte	1,1,2,35,1,11
	.byte	'LXO',0,1
	.word	436
	.byte	1,0,2,35,1,11
	.byte	'WRPS',0,1
	.word	436
	.byte	1,7,2,35,2,11
	.byte	'WRPD',0,1
	.word	436
	.byte	1,6,2,35,2,11
	.byte	'ICH',0,1
	.word	436
	.byte	1,5,2,35,2,11
	.byte	'IPM',0,1
	.word	436
	.byte	1,4,2,35,2,11
	.byte	'reserved_20',0,1
	.word	436
	.byte	2,2,2,35,2,11
	.byte	'BUFFER',0,1
	.word	436
	.byte	1,1,2,35,2,11
	.byte	'FROZEN',0,1
	.word	436
	.byte	1,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	436
	.byte	8,0,2,35,3,0,12,13,232,5,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	17416
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_BLK_ME',0,13,144,8,25,112,13
	.byte	'SR',0
	.word	15241
	.byte	4,2,35,0,13
	.byte	'reserved_4',0
	.word	5680
	.byte	12,2,35,4,13
	.byte	'R0',0
	.word	15376
	.byte	4,2,35,16,13
	.byte	'R1',0
	.word	15511
	.byte	4,2,35,20,13
	.byte	'R2',0
	.word	15646
	.byte	4,2,35,24,13
	.byte	'R3',0
	.word	15781
	.byte	4,2,35,28,13
	.byte	'R4',0
	.word	15916
	.byte	4,2,35,32,13
	.byte	'R5',0
	.word	16051
	.byte	4,2,35,36,13
	.byte	'R6',0
	.word	16186
	.byte	4,2,35,40,13
	.byte	'R7',0
	.word	16321
	.byte	4,2,35,44,13
	.byte	'reserved_30',0
	.word	16361
	.byte	32,2,35,48,13
	.byte	'RDCRC',0
	.word	16421
	.byte	4,2,35,80,13
	.byte	'SDCRC',0
	.word	16512
	.byte	4,2,35,84,13
	.byte	'SADR',0
	.word	16601
	.byte	4,2,35,88,13
	.byte	'DADR',0
	.word	16690
	.byte	4,2,35,92,13
	.byte	'ADICR',0
	.word	17006
	.byte	4,2,35,96,13
	.byte	'CHCR',0
	.word	17285
	.byte	4,2,35,100,13
	.byte	'SHADR',0
	.word	17376
	.byte	4,2,35,104,13
	.byte	'CHSR',0
	.word	17649
	.byte	4,2,35,108,0,14
	.word	17689
	.byte	10
	.byte	'_Ifx_DMA_BLK',0,13,178,8,25,128,1,13
	.byte	'EER',0
	.word	14486
	.byte	4,2,35,0,13
	.byte	'ERRSR',0
	.word	14778
	.byte	4,2,35,4,13
	.byte	'CLRE',0
	.word	15061
	.byte	4,2,35,8,13
	.byte	'reserved_C',0
	.word	3521
	.byte	4,2,35,12,13
	.byte	'ME',0
	.word	17977
	.byte	112,2,35,16,0,14
	.word	17982
	.byte	18,128,31
	.word	436
	.byte	19,255,30,0,14
	.word	17982
	.byte	18,96
	.word	436
	.byte	19,95,0,10
	.byte	'_Ifx_DMA_OTSS_Bits',0,13,185,4,16,4,11
	.byte	'TGS',0,1
	.word	436
	.byte	4,4,2,35,0,11
	.byte	'reserved_4',0,1
	.word	436
	.byte	3,1,2,35,0,11
	.byte	'BS',0,1
	.word	436
	.byte	1,0,2,35,0,11
	.byte	'reserved_8',0,4
	.word	413
	.byte	24,0,2,35,0,0,12,13,208,7,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	18107
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_ERRINTR_Bits',0,13,141,4,16,4,11
	.byte	'SIT',0,1
	.word	436
	.byte	1,7,2,35,0,11
	.byte	'reserved_1',0,4
	.word	413
	.byte	31,0,2,35,0,0,12,13,168,7,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	18246
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_PRR0_Bits',0,13,194,4,16,4,11
	.byte	'PAT00',0,1
	.word	436
	.byte	8,0,2,35,0,11
	.byte	'PAT01',0,1
	.word	436
	.byte	8,0,2,35,1,11
	.byte	'PAT02',0,1
	.word	436
	.byte	8,0,2,35,2,11
	.byte	'PAT03',0,1
	.word	436
	.byte	8,0,2,35,3,0,12,13,216,7,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	18352
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_PRR1_Bits',0,13,203,4,16,4,11
	.byte	'PAT10',0,1
	.word	436
	.byte	8,0,2,35,0,11
	.byte	'PAT11',0,1
	.word	436
	.byte	8,0,2,35,1,11
	.byte	'PAT12',0,1
	.word	436
	.byte	8,0,2,35,2,11
	.byte	'PAT13',0,1
	.word	436
	.byte	8,0,2,35,3,0,12,13,224,7,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	18486
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_TIME_Bits',0,13,226,4,16,4,11
	.byte	'COUNT',0,4
	.word	413
	.byte	32,0,2,35,0,0,12,13,248,7,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	18620
	.byte	4,2,35,0,0,18,236,1
	.word	436
	.byte	19,235,1,0,10
	.byte	'_Ifx_DMA_MODE_Bits',0,13,178,4,16,4,11
	.byte	'MODE',0,1
	.word	436
	.byte	1,7,2,35,0,11
	.byte	'reserved_1',0,4
	.word	413
	.byte	31,0,2,35,0,0,12,13,200,7,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	18714
	.byte	4,2,35,0,0,18,16
	.word	18778
	.byte	19,3,0,18,240,9
	.word	436
	.byte	19,239,9,0,10
	.byte	'_Ifx_DMA_HRR_Bits',0,13,148,4,16,4,11
	.byte	'HRP',0,1
	.word	436
	.byte	2,6,2,35,0,11
	.byte	'reserved_2',0,4
	.word	413
	.byte	30,0,2,35,0,0,12,13,176,7,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	18838
	.byte	4,2,35,0,0,18,192,1
	.word	18900
	.byte	19,47,0,18,192,2
	.word	436
	.byte	19,191,2,0,10
	.byte	'_Ifx_DMA_SUSENR_Bits',0,13,219,4,16,4,11
	.byte	'SUSEN',0,1
	.word	436
	.byte	1,7,2,35,0,11
	.byte	'reserved_1',0,4
	.word	413
	.byte	31,0,2,35,0,0,12,13,240,7,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	18961
	.byte	4,2,35,0,0,18,192,1
	.word	19028
	.byte	19,47,0,10
	.byte	'_Ifx_DMA_SUSACR_Bits',0,13,212,4,16,4,11
	.byte	'SUSAC',0,1
	.word	436
	.byte	1,7,2,35,0,11
	.byte	'reserved_1',0,4
	.word	413
	.byte	31,0,2,35,0,0,12,13,232,7,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	19078
	.byte	4,2,35,0,0,18,192,1
	.word	19145
	.byte	19,47,0,10
	.byte	'_Ifx_DMA_TSR_Bits',0,13,232,4,16,4,11
	.byte	'RST',0,1
	.word	436
	.byte	1,7,2,35,0,11
	.byte	'HTRE',0,1
	.word	436
	.byte	1,6,2,35,0,11
	.byte	'TRL',0,1
	.word	436
	.byte	1,5,2,35,0,11
	.byte	'CH',0,1
	.word	436
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,1
	.word	436
	.byte	4,0,2,35,0,11
	.byte	'HLTREQ',0,1
	.word	436
	.byte	1,7,2,35,1,11
	.byte	'HLTACK',0,1
	.word	436
	.byte	1,6,2,35,1,11
	.byte	'reserved_10',0,1
	.word	436
	.byte	6,0,2,35,1,11
	.byte	'ECH',0,1
	.word	436
	.byte	1,7,2,35,2,11
	.byte	'DCH',0,1
	.word	436
	.byte	1,6,2,35,2,11
	.byte	'CTL',0,1
	.word	436
	.byte	1,5,2,35,2,11
	.byte	'reserved_19',0,1
	.word	436
	.byte	5,0,2,35,2,11
	.byte	'HLTCLR',0,1
	.word	436
	.byte	1,7,2,35,3,11
	.byte	'reserved_25',0,1
	.word	436
	.byte	7,0,2,35,3,0,12,13,128,8,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	19195
	.byte	4,2,35,0,0,18,192,1
	.word	19470
	.byte	19,47,0,10
	.byte	'_Ifx_DMA_CH_RDCRCR_Bits',0,13,235,3,16,4,11
	.byte	'RDCRC',0,4
	.word	413
	.byte	32,0,2,35,0,0,12,13,128,7,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	19520
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_CH_SDCRCR_Bits',0,13,247,3,16,4,11
	.byte	'SDCRC',0,4
	.word	413
	.byte	32,0,2,35,0,0,12,13,144,7,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	19608
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_CH_SADR_Bits',0,13,241,3,16,4,11
	.byte	'SADR',0,4
	.word	413
	.byte	32,0,2,35,0,0,12,13,136,7,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	19696
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_CH_DADR_Bits',0,13,229,3,16,4,11
	.byte	'DADR',0,4
	.word	413
	.byte	32,0,2,35,0,0,12,13,248,6,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	19781
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_CH_ADICR_Bits',0,13,172,3,16,4,11
	.byte	'SMF',0,1
	.word	436
	.byte	3,5,2,35,0,11
	.byte	'INCS',0,1
	.word	436
	.byte	1,4,2,35,0,11
	.byte	'DMF',0,1
	.word	436
	.byte	3,1,2,35,0,11
	.byte	'INCD',0,1
	.word	436
	.byte	1,0,2,35,0,11
	.byte	'CBLS',0,1
	.word	436
	.byte	4,4,2,35,1,11
	.byte	'CBLD',0,1
	.word	436
	.byte	4,0,2,35,1,11
	.byte	'SHCT',0,1
	.word	436
	.byte	4,4,2,35,2,11
	.byte	'SCBE',0,1
	.word	436
	.byte	1,3,2,35,2,11
	.byte	'DCBE',0,1
	.word	436
	.byte	1,2,2,35,2,11
	.byte	'STAMP',0,1
	.word	436
	.byte	1,1,2,35,2,11
	.byte	'ETRL',0,1
	.word	436
	.byte	1,0,2,35,2,11
	.byte	'WRPSE',0,1
	.word	436
	.byte	1,7,2,35,3,11
	.byte	'WRPDE',0,1
	.word	436
	.byte	1,6,2,35,3,11
	.byte	'INTCT',0,1
	.word	436
	.byte	2,4,2,35,3,11
	.byte	'IRDV',0,1
	.word	436
	.byte	4,0,2,35,3,0,12,13,224,6,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	19866
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_CH_CHCFGR_Bits',0,13,192,3,16,4,11
	.byte	'TREL',0,2
	.word	987
	.byte	14,2,2,35,0,11
	.byte	'reserved_14',0,1
	.word	436
	.byte	2,0,2,35,1,11
	.byte	'BLKM',0,1
	.word	436
	.byte	3,5,2,35,2,11
	.byte	'RROAT',0,1
	.word	436
	.byte	1,4,2,35,2,11
	.byte	'CHMODE',0,1
	.word	436
	.byte	1,3,2,35,2,11
	.byte	'CHDW',0,1
	.word	436
	.byte	3,0,2,35,2,11
	.byte	'PATSEL',0,1
	.word	436
	.byte	3,5,2,35,3,11
	.byte	'reserved_27',0,1
	.word	436
	.byte	1,4,2,35,3,11
	.byte	'PRSEL',0,1
	.word	436
	.byte	1,3,2,35,3,11
	.byte	'reserved_29',0,1
	.word	436
	.byte	1,2,2,35,3,11
	.byte	'DMAPRIO',0,1
	.word	436
	.byte	2,0,2,35,3,0,12,13,232,6,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	20178
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_CH_SHADR_Bits',0,13,253,3,16,4,11
	.byte	'SHADR',0,4
	.word	413
	.byte	32,0,2,35,0,0,12,13,152,7,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	20455
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_CH_CHCSR_Bits',0,13,208,3,16,4,11
	.byte	'TCOUNT',0,2
	.word	987
	.byte	14,2,2,35,0,11
	.byte	'reserved_14',0,1
	.word	436
	.byte	1,1,2,35,1,11
	.byte	'LXO',0,1
	.word	436
	.byte	1,0,2,35,1,11
	.byte	'WRPS',0,1
	.word	436
	.byte	1,7,2,35,2,11
	.byte	'WRPD',0,1
	.word	436
	.byte	1,6,2,35,2,11
	.byte	'ICH',0,1
	.word	436
	.byte	1,5,2,35,2,11
	.byte	'IPM',0,1
	.word	436
	.byte	1,4,2,35,2,11
	.byte	'reserved_20',0,1
	.word	436
	.byte	2,2,2,35,2,11
	.byte	'BUFFER',0,1
	.word	436
	.byte	1,1,2,35,2,11
	.byte	'FROZEN',0,1
	.word	436
	.byte	1,0,2,35,2,11
	.byte	'SWB',0,1
	.word	436
	.byte	1,7,2,35,3,11
	.byte	'CWRP',0,1
	.word	436
	.byte	1,6,2,35,3,11
	.byte	'CICH',0,1
	.word	436
	.byte	1,5,2,35,3,11
	.byte	'SIT',0,1
	.word	436
	.byte	1,4,2,35,3,11
	.byte	'reserved_28',0,1
	.word	436
	.byte	3,1,2,35,3,11
	.byte	'SCH',0,1
	.word	436
	.byte	1,0,2,35,3,0,12,13,240,6,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	20542
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_CH',0,13,188,8,25,32,13
	.byte	'RDCRCR',0
	.word	19568
	.byte	4,2,35,0,13
	.byte	'SDCRCR',0
	.word	19656
	.byte	4,2,35,4,13
	.byte	'SADR',0
	.word	19741
	.byte	4,2,35,8,13
	.byte	'DADR',0
	.word	19826
	.byte	4,2,35,12,13
	.byte	'ADICR',0
	.word	20138
	.byte	4,2,35,16,13
	.byte	'CHCFGR',0
	.word	20415
	.byte	4,2,35,20,13
	.byte	'SHADR',0
	.word	20502
	.byte	4,2,35,24,13
	.byte	'CHCSR',0
	.word	20849
	.byte	4,2,35,28,0,18,128,12
	.word	20889
	.byte	19,47,0,14
	.word	21029
	.byte	18,128,52
	.word	436
	.byte	19,255,51,0,10
	.byte	'_Ifx_DMA',0,13,211,8,25,128,128,1,13
	.byte	'CLC',0
	.word	11199
	.byte	4,2,35,0,13
	.byte	'reserved_4',0
	.word	3521
	.byte	4,2,35,4,13
	.byte	'ID',0
	.word	11321
	.byte	4,2,35,8,13
	.byte	'reserved_C',0
	.word	11361
	.byte	20,2,35,12,13
	.byte	'MEMCON',0
	.word	11598
	.byte	4,2,35,32,13
	.byte	'reserved_24',0
	.word	11638
	.byte	28,2,35,36,13
	.byte	'ACCEN00',0
	.word	12177
	.byte	4,2,35,64,13
	.byte	'ACCEN01',0
	.word	12267
	.byte	4,2,35,68,13
	.byte	'ACCEN10',0
	.word	12837
	.byte	4,2,35,72,13
	.byte	'ACCEN11',0
	.word	12927
	.byte	4,2,35,76,13
	.byte	'ACCEN20',0
	.word	13498
	.byte	4,2,35,80,13
	.byte	'ACCEN21',0
	.word	13589
	.byte	4,2,35,84,13
	.byte	'ACCEN30',0
	.word	14160
	.byte	4,2,35,88,13
	.byte	'ACCEN31',0
	.word	14251
	.byte	4,2,35,92,13
	.byte	'reserved_60',0
	.word	14291
	.byte	192,1,2,35,96,13
	.byte	'BLK0',0
	.word	18077
	.byte	128,1,3,35,160,2,13
	.byte	'reserved_1A0',0
	.word	18082
	.byte	128,31,3,35,160,3,13
	.byte	'BLK1',0
	.word	18093
	.byte	128,1,3,35,160,34,13
	.byte	'reserved_11A0',0
	.word	18098
	.byte	96,3,35,160,35,13
	.byte	'OTSS',0
	.word	18206
	.byte	4,3,35,128,36,13
	.byte	'ERRINTR',0
	.word	18312
	.byte	4,3,35,132,36,13
	.byte	'PRR0',0
	.word	18446
	.byte	4,3,35,136,36,13
	.byte	'PRR1',0
	.word	18580
	.byte	4,3,35,140,36,13
	.byte	'TIME',0
	.word	18663
	.byte	4,3,35,144,36,13
	.byte	'reserved_1214',0
	.word	18703
	.byte	236,1,3,35,148,36,13
	.byte	'MODE',0
	.word	18818
	.byte	16,3,35,128,38,13
	.byte	'reserved_1310',0
	.word	18827
	.byte	240,9,3,35,144,38,13
	.byte	'HRR',0
	.word	18940
	.byte	192,1,3,35,128,48,13
	.byte	'reserved_18C0',0
	.word	18950
	.byte	192,2,3,35,192,49,13
	.byte	'SUSENR',0
	.word	19068
	.byte	192,1,3,35,128,52,13
	.byte	'reserved_1AC0',0
	.word	18950
	.byte	192,2,3,35,192,53,13
	.byte	'SUSACR',0
	.word	19185
	.byte	192,1,3,35,128,56,13
	.byte	'reserved_1CC0',0
	.word	18950
	.byte	192,2,3,35,192,57,13
	.byte	'TSR',0
	.word	19510
	.byte	192,1,3,35,128,60,13
	.byte	'reserved_1EC0',0
	.word	18950
	.byte	192,2,3,35,192,61,13
	.byte	'CH',0
	.word	21039
	.byte	128,12,3,35,128,64,13
	.byte	'reserved_2600',0
	.word	21044
	.byte	128,52,3,35,128,76,0,14
	.word	21055
	.byte	3
	.word	21761
	.byte	15,14,105,9,1,16
	.byte	'IfxDma_ChannelId_none',0,127,16
	.byte	'IfxDma_ChannelId_0',0,0,16
	.byte	'IfxDma_ChannelId_1',0,1,16
	.byte	'IfxDma_ChannelId_2',0,2,16
	.byte	'IfxDma_ChannelId_3',0,3,16
	.byte	'IfxDma_ChannelId_4',0,4,16
	.byte	'IfxDma_ChannelId_5',0,5,16
	.byte	'IfxDma_ChannelId_6',0,6,16
	.byte	'IfxDma_ChannelId_7',0,7,16
	.byte	'IfxDma_ChannelId_8',0,8,16
	.byte	'IfxDma_ChannelId_9',0,9,16
	.byte	'IfxDma_ChannelId_10',0,10,16
	.byte	'IfxDma_ChannelId_11',0,11,16
	.byte	'IfxDma_ChannelId_12',0,12,16
	.byte	'IfxDma_ChannelId_13',0,13,16
	.byte	'IfxDma_ChannelId_14',0,14,16
	.byte	'IfxDma_ChannelId_15',0,15,16
	.byte	'IfxDma_ChannelId_16',0,16,16
	.byte	'IfxDma_ChannelId_17',0,17,16
	.byte	'IfxDma_ChannelId_18',0,18,16
	.byte	'IfxDma_ChannelId_19',0,19,16
	.byte	'IfxDma_ChannelId_20',0,20,16
	.byte	'IfxDma_ChannelId_21',0,21,16
	.byte	'IfxDma_ChannelId_22',0,22,16
	.byte	'IfxDma_ChannelId_23',0,23,16
	.byte	'IfxDma_ChannelId_24',0,24,16
	.byte	'IfxDma_ChannelId_25',0,25,16
	.byte	'IfxDma_ChannelId_26',0,26,16
	.byte	'IfxDma_ChannelId_27',0,27,16
	.byte	'IfxDma_ChannelId_28',0,28,16
	.byte	'IfxDma_ChannelId_29',0,29,16
	.byte	'IfxDma_ChannelId_30',0,30,16
	.byte	'IfxDma_ChannelId_31',0,31,16
	.byte	'IfxDma_ChannelId_32',0,32,16
	.byte	'IfxDma_ChannelId_33',0,33,16
	.byte	'IfxDma_ChannelId_34',0,34,16
	.byte	'IfxDma_ChannelId_35',0,35,16
	.byte	'IfxDma_ChannelId_36',0,36,16
	.byte	'IfxDma_ChannelId_37',0,37,16
	.byte	'IfxDma_ChannelId_38',0,38,16
	.byte	'IfxDma_ChannelId_39',0,39,16
	.byte	'IfxDma_ChannelId_40',0,40,16
	.byte	'IfxDma_ChannelId_41',0,41,16
	.byte	'IfxDma_ChannelId_42',0,42,16
	.byte	'IfxDma_ChannelId_43',0,43,16
	.byte	'IfxDma_ChannelId_44',0,44,16
	.byte	'IfxDma_ChannelId_45',0,45,16
	.byte	'IfxDma_ChannelId_46',0,46,16
	.byte	'IfxDma_ChannelId_47',0,47,0
.L241:
	.byte	4
	.byte	'IfxDma_clearChannelInterrupt',0,3,12,241,9,17,1,1
.L244:
	.byte	5
	.byte	'dma',0,12,241,9,55
	.word	21766
.L246:
	.byte	5
	.byte	'channelId',0,12,241,9,77
	.word	21771
.L248:
	.byte	6,0,10
	.byte	'_Ifx_ASCLIN_CLC_Bits',0,16,118,16,4,11
	.byte	'DISR',0,1
	.word	436
	.byte	1,7,2,35,0,11
	.byte	'DISS',0,1
	.word	436
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	436
	.byte	1,5,2,35,0,11
	.byte	'EDIS',0,1
	.word	436
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,4
	.word	413
	.byte	28,0,2,35,0,0,12,16,207,3,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	22918
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_ASCLIN_IOCR_Bits',0,16,169,2,16,4,11
	.byte	'ALTI',0,1
	.word	436
	.byte	3,5,2,35,0,11
	.byte	'reserved_3',0,1
	.word	436
	.byte	1,4,2,35,0,11
	.byte	'DEPTH',0,2
	.word	987
	.byte	6,6,2,35,0,11
	.byte	'reserved_10',0,1
	.word	436
	.byte	6,0,2,35,1,11
	.byte	'CTS',0,1
	.word	436
	.byte	2,6,2,35,2,11
	.byte	'reserved_18',0,2
	.word	987
	.byte	7,7,2,35,2,11
	.byte	'RCPOL',0,1
	.word	436
	.byte	1,6,2,35,3,11
	.byte	'CPOL',0,1
	.word	436
	.byte	1,5,2,35,3,11
	.byte	'SPOL',0,1
	.word	436
	.byte	1,4,2,35,3,11
	.byte	'LB',0,1
	.word	436
	.byte	1,3,2,35,3,11
	.byte	'CTSEN',0,1
	.word	436
	.byte	1,2,2,35,3,11
	.byte	'RXM',0,1
	.word	436
	.byte	1,1,2,35,3,11
	.byte	'TXM',0,1
	.word	436
	.byte	1,0,2,35,3,0,12,16,151,4,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	23077
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_ASCLIN_ID_Bits',0,16,161,2,16,4,11
	.byte	'MODREV',0,1
	.word	436
	.byte	8,0,2,35,0,11
	.byte	'MODTYPE',0,1
	.word	436
	.byte	8,0,2,35,1,11
	.byte	'MODNUMBER',0,2
	.word	987
	.byte	16,0,2,35,2,0,12,16,143,4,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	23372
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_ASCLIN_TXFIFOCON_Bits',0,16,149,3,16,4,11
	.byte	'FLUSH',0,1
	.word	436
	.byte	1,7,2,35,0,11
	.byte	'ENO',0,1
	.word	436
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	436
	.byte	4,2,2,35,0,11
	.byte	'INW',0,1
	.word	436
	.byte	2,0,2,35,0,11
	.byte	'INTLEVEL',0,1
	.word	436
	.byte	4,4,2,35,1,11
	.byte	'reserved_12',0,1
	.word	436
	.byte	4,0,2,35,1,11
	.byte	'FILL',0,1
	.word	436
	.byte	5,3,2,35,2,11
	.byte	'reserved_21',0,2
	.word	987
	.byte	11,0,2,35,2,0,12,16,247,4,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	23497
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_ASCLIN_RXFIFOCON_Bits',0,16,129,3,16,4,11
	.byte	'FLUSH',0,1
	.word	436
	.byte	1,7,2,35,0,11
	.byte	'ENI',0,1
	.word	436
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	436
	.byte	4,2,2,35,0,11
	.byte	'OUTW',0,1
	.word	436
	.byte	2,0,2,35,0,11
	.byte	'INTLEVEL',0,1
	.word	436
	.byte	4,4,2,35,1,11
	.byte	'reserved_12',0,1
	.word	436
	.byte	4,0,2,35,1,11
	.byte	'FILL',0,1
	.word	436
	.byte	5,3,2,35,2,11
	.byte	'reserved_21',0,2
	.word	987
	.byte	10,1,2,35,2,11
	.byte	'BUF',0,1
	.word	436
	.byte	1,0,2,35,3,0,12,16,231,4,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	23722
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_ASCLIN_BITCON_Bits',0,16,88,16,4,11
	.byte	'PRESCALER',0,2
	.word	987
	.byte	12,4,2,35,0,11
	.byte	'reserved_12',0,1
	.word	436
	.byte	4,0,2,35,1,11
	.byte	'OVERSAMPLING',0,1
	.word	436
	.byte	4,4,2,35,2,11
	.byte	'reserved_20',0,1
	.word	436
	.byte	4,0,2,35,2,11
	.byte	'SAMPLEPOINT',0,1
	.word	436
	.byte	4,4,2,35,3,11
	.byte	'reserved_28',0,1
	.word	436
	.byte	3,1,2,35,3,11
	.byte	'SM',0,1
	.word	436
	.byte	1,0,2,35,3,0,12,16,183,3,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	23963
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_ASCLIN_FRAMECON_Bits',0,16,145,2,16,4,11
	.byte	'reserved_0',0,1
	.word	436
	.byte	6,2,2,35,0,11
	.byte	'IDLE',0,2
	.word	987
	.byte	3,7,2,35,0,11
	.byte	'STOP',0,1
	.word	436
	.byte	3,4,2,35,1,11
	.byte	'LEAD',0,1
	.word	436
	.byte	3,1,2,35,1,11
	.byte	'reserved_15',0,1
	.word	436
	.byte	1,0,2,35,1,11
	.byte	'MODE',0,1
	.word	436
	.byte	2,6,2,35,2,11
	.byte	'reserved_18',0,2
	.word	987
	.byte	10,4,2,35,2,11
	.byte	'MSB',0,1
	.word	436
	.byte	1,3,2,35,3,11
	.byte	'CEN',0,1
	.word	436
	.byte	1,2,2,35,3,11
	.byte	'PEN',0,1
	.word	436
	.byte	1,1,2,35,3,11
	.byte	'ODD',0,1
	.word	436
	.byte	1,0,2,35,3,0,12,16,135,4,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	24184
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_ASCLIN_DATCON_Bits',0,16,136,1,16,4,11
	.byte	'DATLEN',0,1
	.word	436
	.byte	4,4,2,35,0,11
	.byte	'reserved_4',0,2
	.word	987
	.byte	9,3,2,35,0,11
	.byte	'HO',0,1
	.word	436
	.byte	1,2,2,35,1,11
	.byte	'RM',0,1
	.word	436
	.byte	1,1,2,35,1,11
	.byte	'CSM',0,1
	.word	436
	.byte	1,0,2,35,1,11
	.byte	'RESPONSE',0,1
	.word	436
	.byte	8,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	436
	.byte	8,0,2,35,3,0,12,16,223,3,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	24449
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_ASCLIN_BRG_Bits',0,16,109,16,4,11
	.byte	'DENOMINATOR',0,2
	.word	987
	.byte	12,4,2,35,0,11
	.byte	'reserved_12',0,1
	.word	436
	.byte	4,0,2,35,1,11
	.byte	'NUMERATOR',0,2
	.word	987
	.byte	12,4,2,35,2,11
	.byte	'reserved_28',0,1
	.word	436
	.byte	4,0,2,35,3,0,12,16,199,3,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	24646
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_ASCLIN_BRD_Bits',0,16,100,16,4,11
	.byte	'LOWERLIMIT',0,1
	.word	436
	.byte	8,0,2,35,0,11
	.byte	'UPPERLIMIT',0,1
	.word	436
	.byte	8,0,2,35,1,11
	.byte	'MEASURED',0,2
	.word	987
	.byte	12,4,2,35,2,11
	.byte	'reserved_28',0,1
	.word	436
	.byte	4,0,2,35,3,0,12,16,191,3,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	24803
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_ASCLIN_LIN_CON_Bits',0,16,216,2,16,4,11
	.byte	'reserved_0',0,4
	.word	413
	.byte	23,9,2,35,0,11
	.byte	'CSI',0,1
	.word	436
	.byte	1,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	436
	.byte	1,7,2,35,3,11
	.byte	'CSEN',0,1
	.word	436
	.byte	1,6,2,35,3,11
	.byte	'MS',0,1
	.word	436
	.byte	1,5,2,35,3,11
	.byte	'ABD',0,1
	.word	436
	.byte	1,4,2,35,3,11
	.byte	'reserved_28',0,1
	.word	436
	.byte	4,0,2,35,3,0,12,16,191,4,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	24957
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_ASCLIN_LIN_BTIMER_Bits',0,16,209,2,16,4,11
	.byte	'BREAK',0,1
	.word	436
	.byte	6,2,2,35,0,11
	.byte	'reserved_6',0,4
	.word	413
	.byte	26,0,2,35,0,0,12,16,183,4,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	25157
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_ASCLIN_LIN_HTIMER_Bits',0,16,228,2,16,4,11
	.byte	'HEADER',0,1
	.word	436
	.byte	8,0,2,35,0,11
	.byte	'reserved_8',0,4
	.word	413
	.byte	24,0,2,35,0,0,12,16,199,4,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	25271
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_ASCLIN_LIN',0,16,135,5,25,12,13
	.byte	'CON',0
	.word	25117
	.byte	4,2,35,0,13
	.byte	'BTIMER',0
	.word	25231
	.byte	4,2,35,4,13
	.byte	'HTIMER',0
	.word	25346
	.byte	4,2,35,8,0,14
	.word	25386
	.byte	10
	.byte	'_Ifx_ASCLIN_FLAGS_Bits',0,16,148,1,16,4,11
	.byte	'TH',0,1
	.word	436
	.byte	1,7,2,35,0,11
	.byte	'TR',0,1
	.word	436
	.byte	1,6,2,35,0,11
	.byte	'RH',0,1
	.word	436
	.byte	1,5,2,35,0,11
	.byte	'RR',0,1
	.word	436
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,1
	.word	436
	.byte	1,3,2,35,0,11
	.byte	'FED',0,1
	.word	436
	.byte	1,2,2,35,0,11
	.byte	'RED',0,1
	.word	436
	.byte	1,1,2,35,0,11
	.byte	'reserved_7',0,2
	.word	987
	.byte	6,3,2,35,0,11
	.byte	'TWRQ',0,1
	.word	436
	.byte	1,2,2,35,1,11
	.byte	'THRQ',0,1
	.word	436
	.byte	1,1,2,35,1,11
	.byte	'TRRQ',0,1
	.word	436
	.byte	1,0,2,35,1,11
	.byte	'PE',0,1
	.word	436
	.byte	1,7,2,35,2,11
	.byte	'TC',0,1
	.word	436
	.byte	1,6,2,35,2,11
	.byte	'FE',0,1
	.word	436
	.byte	1,5,2,35,2,11
	.byte	'HT',0,1
	.word	436
	.byte	1,4,2,35,2,11
	.byte	'RT',0,1
	.word	436
	.byte	1,3,2,35,2,11
	.byte	'BD',0,1
	.word	436
	.byte	1,2,2,35,2,11
	.byte	'LP',0,1
	.word	436
	.byte	1,1,2,35,2,11
	.byte	'LA',0,1
	.word	436
	.byte	1,0,2,35,2,11
	.byte	'LC',0,1
	.word	436
	.byte	1,7,2,35,3,11
	.byte	'CE',0,1
	.word	436
	.byte	1,6,2,35,3,11
	.byte	'RFO',0,1
	.word	436
	.byte	1,5,2,35,3,11
	.byte	'RFU',0,1
	.word	436
	.byte	1,4,2,35,3,11
	.byte	'RFL',0,1
	.word	436
	.byte	1,3,2,35,3,11
	.byte	'reserved_29',0,1
	.word	436
	.byte	1,2,2,35,3,11
	.byte	'TFO',0,1
	.word	436
	.byte	1,1,2,35,3,11
	.byte	'TFL',0,1
	.word	436
	.byte	1,0,2,35,3,0,12,16,231,3,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	25459
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_ASCLIN_FLAGSSET_Bits',0,16,241,1,16,4,11
	.byte	'THS',0,1
	.word	436
	.byte	1,7,2,35,0,11
	.byte	'TRS',0,1
	.word	436
	.byte	1,6,2,35,0,11
	.byte	'RHS',0,1
	.word	436
	.byte	1,5,2,35,0,11
	.byte	'RRS',0,1
	.word	436
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,1
	.word	436
	.byte	1,3,2,35,0,11
	.byte	'FEDS',0,1
	.word	436
	.byte	1,2,2,35,0,11
	.byte	'REDS',0,1
	.word	436
	.byte	1,1,2,35,0,11
	.byte	'reserved_7',0,2
	.word	987
	.byte	6,3,2,35,0,11
	.byte	'TWRQS',0,1
	.word	436
	.byte	1,2,2,35,1,11
	.byte	'THRQS',0,1
	.word	436
	.byte	1,1,2,35,1,11
	.byte	'TRRQS',0,1
	.word	436
	.byte	1,0,2,35,1,11
	.byte	'PES',0,1
	.word	436
	.byte	1,7,2,35,2,11
	.byte	'TCS',0,1
	.word	436
	.byte	1,6,2,35,2,11
	.byte	'FES',0,1
	.word	436
	.byte	1,5,2,35,2,11
	.byte	'HTS',0,1
	.word	436
	.byte	1,4,2,35,2,11
	.byte	'RTS',0,1
	.word	436
	.byte	1,3,2,35,2,11
	.byte	'BDS',0,1
	.word	436
	.byte	1,2,2,35,2,11
	.byte	'LPS',0,1
	.word	436
	.byte	1,1,2,35,2,11
	.byte	'LAS',0,1
	.word	436
	.byte	1,0,2,35,2,11
	.byte	'LCS',0,1
	.word	436
	.byte	1,7,2,35,3,11
	.byte	'CES',0,1
	.word	436
	.byte	1,6,2,35,3,11
	.byte	'RFOS',0,1
	.word	436
	.byte	1,5,2,35,3,11
	.byte	'RFUS',0,1
	.word	436
	.byte	1,4,2,35,3,11
	.byte	'RFLS',0,1
	.word	436
	.byte	1,3,2,35,3,11
	.byte	'reserved_29',0,1
	.word	436
	.byte	1,2,2,35,3,11
	.byte	'TFOS',0,1
	.word	436
	.byte	1,1,2,35,3,11
	.byte	'TFLS',0,1
	.word	436
	.byte	1,0,2,35,3,0,12,16,255,3,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	25945
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_ASCLIN_FLAGSCLEAR_Bits',0,16,180,1,16,4,11
	.byte	'THC',0,1
	.word	436
	.byte	1,7,2,35,0,11
	.byte	'TRC',0,1
	.word	436
	.byte	1,6,2,35,0,11
	.byte	'RHC',0,1
	.word	436
	.byte	1,5,2,35,0,11
	.byte	'RRC',0,1
	.word	436
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,1
	.word	436
	.byte	1,3,2,35,0,11
	.byte	'FEDC',0,1
	.word	436
	.byte	1,2,2,35,0,11
	.byte	'REDC',0,1
	.word	436
	.byte	1,1,2,35,0,11
	.byte	'reserved_7',0,2
	.word	987
	.byte	6,3,2,35,0,11
	.byte	'TWRQC',0,1
	.word	436
	.byte	1,2,2,35,1,11
	.byte	'THRQC',0,1
	.word	436
	.byte	1,1,2,35,1,11
	.byte	'TRRQC',0,1
	.word	436
	.byte	1,0,2,35,1,11
	.byte	'PEC',0,1
	.word	436
	.byte	1,7,2,35,2,11
	.byte	'TCC',0,1
	.word	436
	.byte	1,6,2,35,2,11
	.byte	'FEC',0,1
	.word	436
	.byte	1,5,2,35,2,11
	.byte	'HTC',0,1
	.word	436
	.byte	1,4,2,35,2,11
	.byte	'RTC',0,1
	.word	436
	.byte	1,3,2,35,2,11
	.byte	'BDC',0,1
	.word	436
	.byte	1,2,2,35,2,11
	.byte	'LPC',0,1
	.word	436
	.byte	1,1,2,35,2,11
	.byte	'LAC',0,1
	.word	436
	.byte	1,0,2,35,2,11
	.byte	'LCC',0,1
	.word	436
	.byte	1,7,2,35,3,11
	.byte	'CEC',0,1
	.word	436
	.byte	1,6,2,35,3,11
	.byte	'RFOC',0,1
	.word	436
	.byte	1,5,2,35,3,11
	.byte	'RFUC',0,1
	.word	436
	.byte	1,4,2,35,3,11
	.byte	'RFLC',0,1
	.word	436
	.byte	1,3,2,35,3,11
	.byte	'reserved_29',0,1
	.word	436
	.byte	1,2,2,35,3,11
	.byte	'TFOC',0,1
	.word	436
	.byte	1,1,2,35,3,11
	.byte	'TFLC',0,1
	.word	436
	.byte	1,0,2,35,3,0,12,16,239,3,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	26458
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_ASCLIN_FLAGSENABLE_Bits',0,16,212,1,16,4,11
	.byte	'THE',0,1
	.word	436
	.byte	1,7,2,35,0,11
	.byte	'TRE',0,1
	.word	436
	.byte	1,6,2,35,0,11
	.byte	'RHE',0,1
	.word	436
	.byte	1,5,2,35,0,11
	.byte	'RRE',0,1
	.word	436
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,1
	.word	436
	.byte	1,3,2,35,0,11
	.byte	'FEDE',0,1
	.word	436
	.byte	1,2,2,35,0,11
	.byte	'REDE',0,1
	.word	436
	.byte	1,1,2,35,0,11
	.byte	'reserved_7',0,2
	.word	987
	.byte	9,0,2,35,0,11
	.byte	'PEE',0,1
	.word	436
	.byte	1,7,2,35,2,11
	.byte	'TCE',0,1
	.word	436
	.byte	1,6,2,35,2,11
	.byte	'FEE',0,1
	.word	436
	.byte	1,5,2,35,2,11
	.byte	'HTE',0,1
	.word	436
	.byte	1,4,2,35,2,11
	.byte	'RTE',0,1
	.word	436
	.byte	1,3,2,35,2,11
	.byte	'BDE',0,1
	.word	436
	.byte	1,2,2,35,2,11
	.byte	'LPE',0,1
	.word	436
	.byte	1,1,2,35,2,11
	.byte	'ABE',0,1
	.word	436
	.byte	1,0,2,35,2,11
	.byte	'LCE',0,1
	.word	436
	.byte	1,7,2,35,3,11
	.byte	'CEE',0,1
	.word	436
	.byte	1,6,2,35,3,11
	.byte	'RFOE',0,1
	.word	436
	.byte	1,5,2,35,3,11
	.byte	'RFUE',0,1
	.word	436
	.byte	1,4,2,35,3,11
	.byte	'RFLE',0,1
	.word	436
	.byte	1,3,2,35,3,11
	.byte	'reserved_29',0,1
	.word	436
	.byte	1,2,2,35,3,11
	.byte	'TFOE',0,1
	.word	436
	.byte	1,1,2,35,3,11
	.byte	'TFLE',0,1
	.word	436
	.byte	1,0,2,35,3,0,12,16,247,3,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	26973
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_ASCLIN_TXDATA_Bits',0,16,143,3,16,4,11
	.byte	'DATA',0,4
	.word	413
	.byte	32,0,2,35,0,0,12,16,239,4,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	27438
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_ASCLIN_RXDATA_Bits',0,16,245,2,16,4,11
	.byte	'DATA',0,4
	.word	413
	.byte	32,0,2,35,0,0,12,16,215,4,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	27525
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_ASCLIN_CSR_Bits',0,16,128,1,16,4,11
	.byte	'CLKSEL',0,1
	.word	436
	.byte	5,3,2,35,0,11
	.byte	'reserved_5',0,4
	.word	413
	.byte	26,1,2,35,0,11
	.byte	'CON',0,1
	.word	436
	.byte	1,0,2,35,3,0,12,16,215,3,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	27612
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_ASCLIN_RXDATAD_Bits',0,16,251,2,16,4,11
	.byte	'DATA',0,4
	.word	413
	.byte	32,0,2,35,0,0,12,16,223,4,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	27735
	.byte	4,2,35,0,0,18,148,1
	.word	436
	.byte	19,147,1,0,10
	.byte	'_Ifx_ASCLIN_OCS_Bits',0,16,235,2,16,4,11
	.byte	'reserved_0',0,4
	.word	413
	.byte	24,8,2,35,0,11
	.byte	'SUS',0,1
	.word	436
	.byte	4,4,2,35,3,11
	.byte	'SUS_P',0,1
	.word	436
	.byte	1,3,2,35,3,11
	.byte	'SUSSTA',0,1
	.word	436
	.byte	1,2,2,35,3,11
	.byte	'reserved_30',0,1
	.word	436
	.byte	2,0,2,35,3,0,12,16,207,4,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	27834
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_ASCLIN_KRSTCLR_Bits',0,16,202,2,16,4,11
	.byte	'CLR',0,1
	.word	436
	.byte	1,7,2,35,0,11
	.byte	'reserved_1',0,4
	.word	413
	.byte	31,0,2,35,0,0,12,16,175,4,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	27997
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_ASCLIN_KRST1_Bits',0,16,195,2,16,4,11
	.byte	'RST',0,1
	.word	436
	.byte	1,7,2,35,0,11
	.byte	'reserved_1',0,4
	.word	413
	.byte	31,0,2,35,0,0,12,16,167,4,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	28106
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_ASCLIN_KRST0_Bits',0,16,187,2,16,4,11
	.byte	'RST',0,1
	.word	436
	.byte	1,7,2,35,0,11
	.byte	'RSTSTAT',0,1
	.word	436
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,4
	.word	413
	.byte	30,0,2,35,0,0,12,16,159,4,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	28213
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_ASCLIN_ACCEN1_Bits',0,16,82,16,4,11
	.byte	'reserved_0',0,4
	.word	413
	.byte	32,0,2,35,0,0,12,16,175,3,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	28339
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_ASCLIN_ACCEN0_Bits',0,16,45,16,4,11
	.byte	'EN0',0,1
	.word	436
	.byte	1,7,2,35,0,11
	.byte	'EN1',0,1
	.word	436
	.byte	1,6,2,35,0,11
	.byte	'EN2',0,1
	.word	436
	.byte	1,5,2,35,0,11
	.byte	'EN3',0,1
	.word	436
	.byte	1,4,2,35,0,11
	.byte	'EN4',0,1
	.word	436
	.byte	1,3,2,35,0,11
	.byte	'EN5',0,1
	.word	436
	.byte	1,2,2,35,0,11
	.byte	'EN6',0,1
	.word	436
	.byte	1,1,2,35,0,11
	.byte	'EN7',0,1
	.word	436
	.byte	1,0,2,35,0,11
	.byte	'EN8',0,1
	.word	436
	.byte	1,7,2,35,1,11
	.byte	'EN9',0,1
	.word	436
	.byte	1,6,2,35,1,11
	.byte	'EN10',0,1
	.word	436
	.byte	1,5,2,35,1,11
	.byte	'EN11',0,1
	.word	436
	.byte	1,4,2,35,1,11
	.byte	'EN12',0,1
	.word	436
	.byte	1,3,2,35,1,11
	.byte	'EN13',0,1
	.word	436
	.byte	1,2,2,35,1,11
	.byte	'EN14',0,1
	.word	436
	.byte	1,1,2,35,1,11
	.byte	'EN15',0,1
	.word	436
	.byte	1,0,2,35,1,11
	.byte	'EN16',0,1
	.word	436
	.byte	1,7,2,35,2,11
	.byte	'EN17',0,1
	.word	436
	.byte	1,6,2,35,2,11
	.byte	'EN18',0,1
	.word	436
	.byte	1,5,2,35,2,11
	.byte	'EN19',0,1
	.word	436
	.byte	1,4,2,35,2,11
	.byte	'EN20',0,1
	.word	436
	.byte	1,3,2,35,2,11
	.byte	'EN21',0,1
	.word	436
	.byte	1,2,2,35,2,11
	.byte	'EN22',0,1
	.word	436
	.byte	1,1,2,35,2,11
	.byte	'EN23',0,1
	.word	436
	.byte	1,0,2,35,2,11
	.byte	'EN24',0,1
	.word	436
	.byte	1,7,2,35,3,11
	.byte	'EN25',0,1
	.word	436
	.byte	1,6,2,35,3,11
	.byte	'EN26',0,1
	.word	436
	.byte	1,5,2,35,3,11
	.byte	'EN27',0,1
	.word	436
	.byte	1,4,2,35,3,11
	.byte	'EN28',0,1
	.word	436
	.byte	1,3,2,35,3,11
	.byte	'EN29',0,1
	.word	436
	.byte	1,2,2,35,3,11
	.byte	'EN30',0,1
	.word	436
	.byte	1,1,2,35,3,11
	.byte	'EN31',0,1
	.word	436
	.byte	1,0,2,35,3,0,12,16,167,3,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	28431
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_ASCLIN',0,16,153,5,25,128,2,13
	.byte	'CLC',0
	.word	23037
	.byte	4,2,35,0,13
	.byte	'IOCR',0
	.word	23332
	.byte	4,2,35,4,13
	.byte	'ID',0
	.word	23457
	.byte	4,2,35,8,13
	.byte	'TXFIFOCON',0
	.word	23682
	.byte	4,2,35,12,13
	.byte	'RXFIFOCON',0
	.word	23923
	.byte	4,2,35,16,13
	.byte	'BITCON',0
	.word	24144
	.byte	4,2,35,20,13
	.byte	'FRAMECON',0
	.word	24409
	.byte	4,2,35,24,13
	.byte	'DATCON',0
	.word	24606
	.byte	4,2,35,28,13
	.byte	'BRG',0
	.word	24763
	.byte	4,2,35,32,13
	.byte	'BRD',0
	.word	24917
	.byte	4,2,35,36,13
	.byte	'LIN',0
	.word	25454
	.byte	12,2,35,40,13
	.byte	'FLAGS',0
	.word	25905
	.byte	4,2,35,52,13
	.byte	'FLAGSSET',0
	.word	26418
	.byte	4,2,35,56,13
	.byte	'FLAGSCLEAR',0
	.word	26933
	.byte	4,2,35,60,13
	.byte	'FLAGSENABLE',0
	.word	27398
	.byte	4,2,35,64,13
	.byte	'TXDATA',0
	.word	27485
	.byte	4,2,35,68,13
	.byte	'RXDATA',0
	.word	27572
	.byte	4,2,35,72,13
	.byte	'CSR',0
	.word	27695
	.byte	4,2,35,76,13
	.byte	'RXDATAD',0
	.word	27783
	.byte	4,2,35,80,13
	.byte	'reserved_54',0
	.word	27823
	.byte	148,1,2,35,84,13
	.byte	'OCS',0
	.word	27957
	.byte	4,3,35,232,1,13
	.byte	'KRSTCLR',0
	.word	28066
	.byte	4,3,35,236,1,13
	.byte	'KRST1',0
	.word	28173
	.byte	4,3,35,240,1,13
	.byte	'KRST0',0
	.word	28299
	.byte	4,3,35,244,1,13
	.byte	'ACCEN1',0
	.word	28391
	.byte	4,3,35,248,1,13
	.byte	'ACCEN0',0
	.word	28963
	.byte	4,3,35,252,1,0,14
	.word	29003
	.byte	3
	.word	29445
	.byte	4
	.byte	'IfxAsclin_enableCts',0,3,15,228,13,17,1,1,5
	.byte	'asclin',0,15,228,13,49
	.word	29450
	.byte	5
	.byte	'enable',0,15,228,13,65
	.word	436
	.byte	6,0,15,15,123,9,1,16
	.byte	'IfxAsclin_CtsInputSelect_0',0,0,16
	.byte	'IfxAsclin_CtsInputSelect_1',0,1,16
	.byte	'IfxAsclin_CtsInputSelect_2',0,2,16
	.byte	'IfxAsclin_CtsInputSelect_3',0,3,0,4
	.byte	'IfxAsclin_setCtsInput',0,3,15,169,17,17,1,1,5
	.byte	'asclin',0,15,169,17,51
	.word	29450
	.byte	5
	.byte	'ctsi',0,15,169,17,84
	.word	29517
	.byte	6,0,15,15,181,2,9,1,16
	.byte	'IfxAsclin_RxInputSelect_0',0,0,16
	.byte	'IfxAsclin_RxInputSelect_1',0,1,16
	.byte	'IfxAsclin_RxInputSelect_2',0,2,16
	.byte	'IfxAsclin_RxInputSelect_3',0,3,16
	.byte	'IfxAsclin_RxInputSelect_4',0,4,16
	.byte	'IfxAsclin_RxInputSelect_5',0,5,16
	.byte	'IfxAsclin_RxInputSelect_6',0,6,16
	.byte	'IfxAsclin_RxInputSelect_7',0,7,0,4
	.byte	'IfxAsclin_setRxInput',0,3,15,191,18,17,1,1,5
	.byte	'asclin',0,15,191,18,50
	.word	29450
	.byte	5
	.byte	'alti',0,15,191,18,82
	.word	29701
	.byte	6,0,7
	.byte	'short int',0,2,5,7
	.byte	'long int',0,4,5,20,17,60,9,12,13
	.byte	'count',0
	.word	29993
	.byte	2,2,35,0,13
	.byte	'readerWaitx',0
	.word	30006
	.byte	4,2,35,2,13
	.byte	'writerWaitx',0
	.word	30006
	.byte	4,2,35,6,13
	.byte	'maxcount',0
	.word	29993
	.byte	2,2,35,10,0,14
	.word	436
	.byte	14
	.word	436
	.byte	10
	.byte	'_Fifo',0,17,73,16,28,13
	.byte	'buffer',0
	.word	327
	.byte	4,2,35,0,13
	.byte	'shared',0
	.word	30018
	.byte	12,2,35,4,13
	.byte	'startIndex',0
	.word	29993
	.byte	2,2,35,16,13
	.byte	'endIndex',0
	.word	29993
	.byte	2,2,35,18,13
	.byte	'size',0
	.word	29993
	.byte	2,2,35,20,13
	.byte	'elementSize',0
	.word	29993
	.byte	2,2,35,22,13
	.byte	'eventReader',0
	.word	30099
	.byte	1,2,35,24,13
	.byte	'eventWriter',0
	.word	30104
	.byte	1,2,35,25,0,3
	.word	30109
	.byte	8
	.byte	'Ifx_Fifo_readCount',0,3,17,206,1,22
	.word	29993
	.byte	1,1,5
	.byte	'fifo',0,17,206,1,51
	.word	30268
	.byte	6,0,10
	.byte	'_Ifx_STM_CLC_Bits',0,19,100,16,4,11
	.byte	'DISR',0,1
	.word	436
	.byte	1,7,2,35,0,11
	.byte	'DISS',0,1
	.word	436
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	436
	.byte	1,5,2,35,0,11
	.byte	'EDIS',0,1
	.word	436
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,4
	.word	413
	.byte	28,0,2,35,0,0,12,19,149,2,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	30320
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_STM_ID_Bits',0,19,142,1,16,4,11
	.byte	'MODREV',0,1
	.word	436
	.byte	8,0,2,35,0,11
	.byte	'MODTYPE',0,1
	.word	436
	.byte	8,0,2,35,1,11
	.byte	'MODNUMBER',0,2
	.word	987
	.byte	16,0,2,35,2,0,12,19,181,2,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	30476
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_STM_TIM0_Bits',0,19,192,1,16,4,11
	.byte	'STM31_0',0,4
	.word	413
	.byte	32,0,2,35,0,0,12,19,229,2,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	30598
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_STM_TIM1_Bits',0,19,204,1,16,4,11
	.byte	'STM35_4',0,4
	.word	413
	.byte	32,0,2,35,0,0,12,19,245,2,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	30683
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_STM_TIM2_Bits',0,19,210,1,16,4,11
	.byte	'STM39_8',0,4
	.word	413
	.byte	32,0,2,35,0,0,12,19,253,2,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	30768
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_STM_TIM3_Bits',0,19,216,1,16,4,11
	.byte	'STM43_12',0,4
	.word	413
	.byte	32,0,2,35,0,0,12,19,133,3,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	30853
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_STM_TIM4_Bits',0,19,222,1,16,4,11
	.byte	'STM47_16',0,4
	.word	413
	.byte	32,0,2,35,0,0,12,19,141,3,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	30939
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_STM_TIM5_Bits',0,19,228,1,16,4,11
	.byte	'STM51_20',0,4
	.word	413
	.byte	32,0,2,35,0,0,12,19,149,3,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	31025
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_STM_TIM6_Bits',0,19,234,1,16,4,11
	.byte	'STM63_32',0,4
	.word	413
	.byte	32,0,2,35,0,0,12,19,157,3,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	31111
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_STM_CAP_Bits',0,19,88,16,4,11
	.byte	'STMCAP63_32',0,4
	.word	413
	.byte	32,0,2,35,0,0,12,19,133,2,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	31197
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_STM_CMP_Bits',0,19,123,16,4,11
	.byte	'CMPVAL',0,4
	.word	413
	.byte	32,0,2,35,0,0,12,19,165,2,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	31284
	.byte	4,2,35,0,0,18,8
	.word	31326
	.byte	19,1,0,10
	.byte	'_Ifx_STM_CMCON_Bits',0,19,110,16,4,11
	.byte	'MSIZE0',0,1
	.word	436
	.byte	5,3,2,35,0,11
	.byte	'reserved_5',0,1
	.word	436
	.byte	3,0,2,35,0,11
	.byte	'MSTART0',0,1
	.word	436
	.byte	5,3,2,35,1,11
	.byte	'reserved_13',0,1
	.word	436
	.byte	3,0,2,35,1,11
	.byte	'MSIZE1',0,1
	.word	436
	.byte	5,3,2,35,2,11
	.byte	'reserved_21',0,1
	.word	436
	.byte	3,0,2,35,2,11
	.byte	'MSTART1',0,1
	.word	436
	.byte	5,3,2,35,3,11
	.byte	'reserved_29',0,1
	.word	436
	.byte	3,0,2,35,3,0,12,19,157,2,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	31375
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_STM_ICR_Bits',0,19,129,1,16,4,11
	.byte	'CMP0EN',0,1
	.word	436
	.byte	1,7,2,35,0,11
	.byte	'CMP0IR',0,1
	.word	436
	.byte	1,6,2,35,0,11
	.byte	'CMP0OS',0,1
	.word	436
	.byte	1,5,2,35,0,11
	.byte	'reserved_3',0,1
	.word	436
	.byte	1,4,2,35,0,11
	.byte	'CMP1EN',0,1
	.word	436
	.byte	1,3,2,35,0,11
	.byte	'CMP1IR',0,1
	.word	436
	.byte	1,2,2,35,0,11
	.byte	'CMP1OS',0,1
	.word	436
	.byte	1,1,2,35,0,11
	.byte	'reserved_7',0,4
	.word	413
	.byte	25,0,2,35,0,0,12,19,173,2,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	31606
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_STM_ISCR_Bits',0,19,150,1,16,4,11
	.byte	'CMP0IRR',0,1
	.word	436
	.byte	1,7,2,35,0,11
	.byte	'CMP0IRS',0,1
	.word	436
	.byte	1,6,2,35,0,11
	.byte	'CMP1IRR',0,1
	.word	436
	.byte	1,5,2,35,0,11
	.byte	'CMP1IRS',0,1
	.word	436
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,4
	.word	413
	.byte	28,0,2,35,0,0,12,19,189,2,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	31823
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_STM_TIM0SV_Bits',0,19,198,1,16,4,11
	.byte	'STM31_0',0,4
	.word	413
	.byte	32,0,2,35,0,0,12,19,237,2,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	31987
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_STM_CAPSV_Bits',0,19,94,16,4,11
	.byte	'STMCAP63_32',0,4
	.word	413
	.byte	32,0,2,35,0,0,12,19,141,2,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	32074
	.byte	4,2,35,0,0,18,144,1
	.word	436
	.byte	19,143,1,0,10
	.byte	'_Ifx_STM_OCS_Bits',0,19,182,1,16,4,11
	.byte	'reserved_0',0,4
	.word	413
	.byte	24,8,2,35,0,11
	.byte	'SUS',0,1
	.word	436
	.byte	4,4,2,35,3,11
	.byte	'SUS_P',0,1
	.word	436
	.byte	1,3,2,35,3,11
	.byte	'SUSSTA',0,1
	.word	436
	.byte	1,2,2,35,3,11
	.byte	'reserved_30',0,1
	.word	436
	.byte	2,0,2,35,3,0,12,19,221,2,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	32174
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_STM_KRSTCLR_Bits',0,19,175,1,16,4,11
	.byte	'CLR',0,1
	.word	436
	.byte	1,7,2,35,0,11
	.byte	'reserved_1',0,4
	.word	413
	.byte	31,0,2,35,0,0,12,19,213,2,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	32334
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_STM_KRST1_Bits',0,19,168,1,16,4,11
	.byte	'RST',0,1
	.word	436
	.byte	1,7,2,35,0,11
	.byte	'reserved_1',0,4
	.word	413
	.byte	31,0,2,35,0,0,12,19,205,2,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	32440
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_STM_KRST0_Bits',0,19,160,1,16,4,11
	.byte	'RST',0,1
	.word	436
	.byte	1,7,2,35,0,11
	.byte	'RSTSTAT',0,1
	.word	436
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,4
	.word	413
	.byte	30,0,2,35,0,0,12,19,197,2,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	32544
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_STM_ACCEN1_Bits',0,19,82,16,4,11
	.byte	'reserved_0',0,4
	.word	413
	.byte	32,0,2,35,0,0,12,19,253,1,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	32667
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_STM_ACCEN0_Bits',0,19,45,16,4,11
	.byte	'EN0',0,1
	.word	436
	.byte	1,7,2,35,0,11
	.byte	'EN1',0,1
	.word	436
	.byte	1,6,2,35,0,11
	.byte	'EN2',0,1
	.word	436
	.byte	1,5,2,35,0,11
	.byte	'EN3',0,1
	.word	436
	.byte	1,4,2,35,0,11
	.byte	'EN4',0,1
	.word	436
	.byte	1,3,2,35,0,11
	.byte	'EN5',0,1
	.word	436
	.byte	1,2,2,35,0,11
	.byte	'EN6',0,1
	.word	436
	.byte	1,1,2,35,0,11
	.byte	'EN7',0,1
	.word	436
	.byte	1,0,2,35,0,11
	.byte	'EN8',0,1
	.word	436
	.byte	1,7,2,35,1,11
	.byte	'EN9',0,1
	.word	436
	.byte	1,6,2,35,1,11
	.byte	'EN10',0,1
	.word	436
	.byte	1,5,2,35,1,11
	.byte	'EN11',0,1
	.word	436
	.byte	1,4,2,35,1,11
	.byte	'EN12',0,1
	.word	436
	.byte	1,3,2,35,1,11
	.byte	'EN13',0,1
	.word	436
	.byte	1,2,2,35,1,11
	.byte	'EN14',0,1
	.word	436
	.byte	1,1,2,35,1,11
	.byte	'EN15',0,1
	.word	436
	.byte	1,0,2,35,1,11
	.byte	'EN16',0,1
	.word	436
	.byte	1,7,2,35,2,11
	.byte	'EN17',0,1
	.word	436
	.byte	1,6,2,35,2,11
	.byte	'EN18',0,1
	.word	436
	.byte	1,5,2,35,2,11
	.byte	'EN19',0,1
	.word	436
	.byte	1,4,2,35,2,11
	.byte	'EN20',0,1
	.word	436
	.byte	1,3,2,35,2,11
	.byte	'EN21',0,1
	.word	436
	.byte	1,2,2,35,2,11
	.byte	'EN22',0,1
	.word	436
	.byte	1,1,2,35,2,11
	.byte	'EN23',0,1
	.word	436
	.byte	1,0,2,35,2,11
	.byte	'EN24',0,1
	.word	436
	.byte	1,7,2,35,3,11
	.byte	'EN25',0,1
	.word	436
	.byte	1,6,2,35,3,11
	.byte	'EN26',0,1
	.word	436
	.byte	1,5,2,35,3,11
	.byte	'EN27',0,1
	.word	436
	.byte	1,4,2,35,3,11
	.byte	'EN28',0,1
	.word	436
	.byte	1,3,2,35,3,11
	.byte	'EN29',0,1
	.word	436
	.byte	1,2,2,35,3,11
	.byte	'EN30',0,1
	.word	436
	.byte	1,1,2,35,3,11
	.byte	'EN31',0,1
	.word	436
	.byte	1,0,2,35,3,0,12,19,245,1,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	32756
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_STM',0,19,173,3,25,128,2,13
	.byte	'CLC',0
	.word	30436
	.byte	4,2,35,0,13
	.byte	'reserved_4',0
	.word	3521
	.byte	4,2,35,4,13
	.byte	'ID',0
	.word	30558
	.byte	4,2,35,8,13
	.byte	'reserved_C',0
	.word	3521
	.byte	4,2,35,12,13
	.byte	'TIM0',0
	.word	30643
	.byte	4,2,35,16,13
	.byte	'TIM1',0
	.word	30728
	.byte	4,2,35,20,13
	.byte	'TIM2',0
	.word	30813
	.byte	4,2,35,24,13
	.byte	'TIM3',0
	.word	30899
	.byte	4,2,35,28,13
	.byte	'TIM4',0
	.word	30985
	.byte	4,2,35,32,13
	.byte	'TIM5',0
	.word	31071
	.byte	4,2,35,36,13
	.byte	'TIM6',0
	.word	31157
	.byte	4,2,35,40,13
	.byte	'CAP',0
	.word	31244
	.byte	4,2,35,44,13
	.byte	'CMP',0
	.word	31366
	.byte	8,2,35,48,13
	.byte	'CMCON',0
	.word	31566
	.byte	4,2,35,56,13
	.byte	'ICR',0
	.word	31783
	.byte	4,2,35,60,13
	.byte	'ISCR',0
	.word	31947
	.byte	4,2,35,64,13
	.byte	'reserved_44',0
	.word	5680
	.byte	12,2,35,68,13
	.byte	'TIM0SV',0
	.word	32034
	.byte	4,2,35,80,13
	.byte	'CAPSV',0
	.word	32123
	.byte	4,2,35,84,13
	.byte	'reserved_58',0
	.word	32163
	.byte	144,1,2,35,88,13
	.byte	'OCS',0
	.word	32294
	.byte	4,3,35,232,1,13
	.byte	'KRSTCLR',0
	.word	32400
	.byte	4,3,35,236,1,13
	.byte	'KRST1',0
	.word	32504
	.byte	4,3,35,240,1,13
	.byte	'KRST0',0
	.word	32627
	.byte	4,3,35,244,1,13
	.byte	'ACCEN1',0
	.word	32716
	.byte	4,3,35,248,1,13
	.byte	'ACCEN0',0
	.word	33285
	.byte	4,3,35,252,1,0,14
	.word	33325
	.byte	3
	.word	33745
	.byte	8
	.byte	'IfxStm_get',0,3,18,162,4,19
	.word	295
	.byte	1,1,5
	.byte	'stm',0,18,162,4,39
	.word	33750
	.byte	6,0,8
	.byte	'IfxStm_getFrequency',0,3,18,179,4,20
	.word	209
	.byte	1,1,5
	.byte	'stm',0,18,179,4,49
	.word	33750
	.byte	17,6,6,0,0,8
	.byte	'IfxStm_getLower',0,3,18,190,4,19
	.word	2284
	.byte	1,1,5
	.byte	'stm',0,18,190,4,44
	.word	33750
	.byte	6,0
.L212:
	.byte	8
	.byte	'disableInterrupts',0,3,20,108,20
	.word	436
	.byte	1,1
.L213:
	.byte	17,6,0,0
.L221:
	.byte	4
	.byte	'enableInterrupts',0,3,20,128,1,17,1,1
.L224:
	.byte	17,6,0,0
.L230:
	.byte	4
	.byte	'restoreInterrupts',0,3,20,142,1,17,1,1
.L232:
	.byte	5
	.byte	'enabled',0,20,142,1,43
	.word	436
.L234:
	.byte	17,6,0,0,7
	.byte	'long long int',0,8,5,8
	.byte	'getDeadLine',0,3,20,164,2,25
	.word	33995
	.byte	1,1,5
	.byte	'timeout',0,20,164,2,50
	.word	33995
	.byte	17,6,0,0,8
	.byte	'isDeadLine',0,3,20,211,2,20
	.word	436
	.byte	1,1,5
	.byte	'deadLine',0,20,211,2,44
	.word	33995
	.byte	17,6,0,0,8
	.byte	'now',0,3,20,221,1,25
	.word	33995
	.byte	1,1,17,6,6,6,0,0,8
	.byte	'nowWithoutCriticalSection',0,3,20,240,1,25
	.word	33995
	.byte	1,1,17,6,0,0,21
	.word	429
	.byte	22
	.byte	'__c11_atomic_thread_fence',0,1,1,1,1,23
	.word	34166
	.byte	0,14
	.word	413
	.byte	3
	.word	413
	.byte	24
	.byte	'__cmpswapw',0
	.word	34208
	.byte	1,1,1,1,25
	.byte	'p',0
	.word	34213
	.byte	25
	.byte	'value',0
	.word	413
	.byte	25
	.byte	'compare',0
	.word	413
	.byte	0,14
	.word	429
	.byte	24
	.byte	'__mfcr',0
	.word	34270
	.byte	1,1,1,1,23
	.word	429
	.byte	0,26
	.byte	'__nop',0,1,1,1,1,26
	.byte	'__disable',0,1,1,1,1,26
	.byte	'__enable',0,1,1,1,1,27
	.word	157
	.byte	28
	.word	183
	.byte	6,0,27
	.word	218
	.byte	28
	.word	250
	.byte	6,0,27
	.word	263
	.byte	6,0,27
	.word	332
	.byte	28
	.word	351
	.byte	6,0,27
	.word	367
	.byte	28
	.word	382
	.byte	28
	.word	396
	.byte	6,0,27
	.word	792
	.byte	28
	.word	820
	.byte	6,0,27
	.word	1557
	.byte	28
	.word	1597
	.byte	28
	.word	1615
	.byte	6,0,27
	.word	1635
	.byte	28
	.word	1678
	.byte	6,0,27
	.word	1698
	.byte	28
	.word	1736
	.byte	28
	.word	1754
	.byte	6,0,27
	.word	1774
	.byte	28
	.word	1815
	.byte	6,0,27
	.word	1835
	.byte	28
	.word	1886
	.byte	6,0,27
	.word	1906
	.byte	6,0,27
	.word	2041
	.byte	6,0,27
	.word	2075
	.byte	6,0,27
	.word	2117
	.byte	17,29
	.word	2075
	.byte	30
	.word	2115
	.byte	0,6,0,0,27
	.word	2158
	.byte	6,0,27
	.word	2192
	.byte	6,0,27
	.word	2232
	.byte	28
	.word	2265
	.byte	6,0,27
	.word	2305
	.byte	28
	.word	2346
	.byte	6,0,27
	.word	2365
	.byte	28
	.word	2420
	.byte	6,0,27
	.word	2439
	.byte	28
	.word	2479
	.byte	28
	.word	2496
	.byte	17,6,0,0,27
	.word	10398
	.byte	28
	.word	10430
	.byte	28
	.word	10444
	.byte	28
	.word	10462
	.byte	6,0,27
	.word	10765
	.byte	28
	.word	10798
	.byte	28
	.word	10812
	.byte	28
	.word	10830
	.byte	28
	.word	10844
	.byte	6,0,27
	.word	10964
	.byte	28
	.word	10992
	.byte	28
	.word	11006
	.byte	28
	.word	11024
	.byte	6,0,15,21,79,9,1,16
	.byte	'IfxPort_Index_none',0,127,16
	.byte	'IfxPort_Index_00',0,0,16
	.byte	'IfxPort_Index_02',0,2,16
	.byte	'IfxPort_Index_10',0,10,16
	.byte	'IfxPort_Index_11',0,11,16
	.byte	'IfxPort_Index_13',0,13,16
	.byte	'IfxPort_Index_14',0,14,16
	.byte	'IfxPort_Index_15',0,15,16
	.byte	'IfxPort_Index_20',0,20,16
	.byte	'IfxPort_Index_21',0,21,16
	.byte	'IfxPort_Index_22',0,22,16
	.byte	'IfxPort_Index_23',0,23,16
	.byte	'IfxPort_Index_32',0,32,16
	.byte	'IfxPort_Index_33',0,33,0,31
	.byte	'IfxPort_getAddress',0,9,187,3,19
	.word	10268
	.byte	1,1,1,1,5
	.byte	'port',0,9,187,3,52
	.word	34660
	.byte	0,27
	.word	11042
	.byte	6,0,27
	.word	22847
	.byte	28
	.word	22884
	.byte	28
	.word	22897
	.byte	6,0,15,22,92,9,1,16
	.byte	'IfxScuEru_InputChannel_0',0,0,16
	.byte	'IfxScuEru_InputChannel_1',0,1,16
	.byte	'IfxScuEru_InputChannel_2',0,2,16
	.byte	'IfxScuEru_InputChannel_3',0,3,16
	.byte	'IfxScuEru_InputChannel_4',0,4,16
	.byte	'IfxScuEru_InputChannel_5',0,5,16
	.byte	'IfxScuEru_InputChannel_6',0,6,16
	.byte	'IfxScuEru_InputChannel_7',0,7,0,32
	.byte	'IfxScuEru_clearEventFlag',0,22,189,1,17,1,1,1,1,5
	.byte	'inputChannel',0,22,189,1,65
	.word	35005
	.byte	0,31
	.byte	'pow',0,23,180,1,25
	.word	209
	.byte	1,1,1,1,33,23,180,1,43
	.word	209
	.byte	33,23,180,1,51
	.word	209
	.byte	0,15,24,27,9,1,16
	.byte	'STM0',0,0,16
	.byte	'STM1',0,1,0,32
	.byte	'systick_delay',0,24,34,6,1,1,1,1,5
	.byte	'stmn',0,24,34,30
	.word	35320
	.byte	5
	.byte	'time',0,24,34,43
	.word	2284
	.byte	0,15,26,49,9,2,16
	.byte	'P00_0',0,0,16
	.byte	'P00_1',0,1,16
	.byte	'P00_2',0,2,16
	.byte	'P00_3',0,3,16
	.byte	'P00_4',0,4,16
	.byte	'P00_5',0,5,16
	.byte	'P00_6',0,6,16
	.byte	'P00_7',0,7,16
	.byte	'P00_8',0,8,16
	.byte	'P00_9',0,9,16
	.byte	'P00_10',0,10,16
	.byte	'P00_11',0,11,16
	.byte	'P00_12',0,12,16
	.byte	'P00_13',0,13,16
	.byte	'P00_14',0,14,16
	.byte	'P00_15',0,15,16
	.byte	'P02_0',0,192,0,16
	.byte	'P02_1',0,193,0,16
	.byte	'P02_2',0,194,0,16
	.byte	'P02_3',0,195,0,16
	.byte	'P02_4',0,196,0,16
	.byte	'P02_5',0,197,0,16
	.byte	'P02_6',0,198,0,16
	.byte	'P02_7',0,199,0,16
	.byte	'P02_8',0,200,0,16
	.byte	'P02_9',0,201,0,16
	.byte	'P02_10',0,202,0,16
	.byte	'P02_11',0,203,0,16
	.byte	'P02_12',0,204,0,16
	.byte	'P02_13',0,205,0,16
	.byte	'P02_14',0,206,0,16
	.byte	'P02_15',0,207,0,16
	.byte	'P10_0',0,192,2,16
	.byte	'P10_1',0,193,2,16
	.byte	'P10_2',0,194,2,16
	.byte	'P10_3',0,195,2,16
	.byte	'P10_4',0,196,2,16
	.byte	'P10_5',0,197,2,16
	.byte	'P10_6',0,198,2,16
	.byte	'P10_7',0,199,2,16
	.byte	'P10_8',0,200,2,16
	.byte	'P10_9',0,201,2,16
	.byte	'P10_10',0,202,2,16
	.byte	'P10_11',0,203,2,16
	.byte	'P10_12',0,204,2,16
	.byte	'P10_13',0,205,2,16
	.byte	'P10_14',0,206,2,16
	.byte	'P10_15',0,207,2,16
	.byte	'P11_0',0,224,2,16
	.byte	'P11_1',0,225,2,16
	.byte	'P11_2',0,226,2,16
	.byte	'P11_3',0,227,2,16
	.byte	'P11_4',0,228,2,16
	.byte	'P11_5',0,229,2,16
	.byte	'P11_6',0,230,2,16
	.byte	'P11_7',0,231,2,16
	.byte	'P11_8',0,232,2,16
	.byte	'P11_9',0,233,2,16
	.byte	'P11_10',0,234,2,16
	.byte	'P11_11',0,235,2,16
	.byte	'P11_12',0,236,2,16
	.byte	'P11_13',0,237,2,16
	.byte	'P11_14',0,238,2,16
	.byte	'P11_15',0,239,2,16
	.byte	'P13_0',0,160,3,16
	.byte	'P13_1',0,161,3,16
	.byte	'P13_2',0,162,3,16
	.byte	'P13_3',0,163,3,16
	.byte	'P13_4',0,164,3,16
	.byte	'P13_5',0,165,3,16
	.byte	'P13_6',0,166,3,16
	.byte	'P13_7',0,167,3,16
	.byte	'P13_8',0,168,3,16
	.byte	'P13_9',0,169,3,16
	.byte	'P13_10',0,170,3,16
	.byte	'P13_11',0,171,3,16
	.byte	'P13_12',0,172,3,16
	.byte	'P13_13',0,173,3,16
	.byte	'P13_14',0,174,3,16
	.byte	'P13_15',0,175,3,16
	.byte	'P14_0',0,192,3,16
	.byte	'P14_1',0,193,3,16
	.byte	'P14_2',0,194,3,16
	.byte	'P14_3',0,195,3,16
	.byte	'P14_4',0,196,3,16
	.byte	'P14_5',0,197,3,16
	.byte	'P14_6',0,198,3,16
	.byte	'P14_7',0,199,3,16
	.byte	'P14_8',0,200,3,16
	.byte	'P14_9',0,201,3,16
	.byte	'P14_10',0,202,3,16
	.byte	'P14_11',0,203,3,16
	.byte	'P14_12',0,204,3,16
	.byte	'P14_13',0,205,3,16
	.byte	'P14_14',0,206,3,16
	.byte	'P14_15',0,207,3,16
	.byte	'P15_0',0,224,3,16
	.byte	'P15_1',0,225,3,16
	.byte	'P15_2',0,226,3,16
	.byte	'P15_3',0,227,3,16
	.byte	'P15_4',0,228,3,16
	.byte	'P15_5',0,229,3,16
	.byte	'P15_6',0,230,3,16
	.byte	'P15_7',0,231,3,16
	.byte	'P15_8',0,232,3,16
	.byte	'P15_9',0,233,3,16
	.byte	'P15_10',0,234,3,16
	.byte	'P15_11',0,235,3,16
	.byte	'P15_12',0,236,3,16
	.byte	'P15_13',0,237,3,16
	.byte	'P15_14',0,238,3,16
	.byte	'P15_15',0,239,3,16
	.byte	'P20_0',0,128,5,16
	.byte	'P20_1',0,129,5,16
	.byte	'P20_2',0,130,5,16
	.byte	'P20_3',0,131,5,16
	.byte	'P20_4',0,132,5,16
	.byte	'P20_5',0,133,5,16
	.byte	'P20_6',0,134,5,16
	.byte	'P20_7',0,135,5,16
	.byte	'P20_8',0,136,5,16
	.byte	'P20_9',0,137,5,16
	.byte	'P20_10',0,138,5,16
	.byte	'P20_11',0,139,5,16
	.byte	'P20_12',0,140,5,16
	.byte	'P20_13',0,141,5,16
	.byte	'P20_14',0,142,5,16
	.byte	'P20_15',0,143,5,16
	.byte	'P21_0',0,160,5,16
	.byte	'P21_1',0,161,5,16
	.byte	'P21_2',0,162,5,16
	.byte	'P21_3',0,163,5,16
	.byte	'P21_4',0,164,5,16
	.byte	'P21_5',0,165,5,16
	.byte	'P21_6',0,166,5,16
	.byte	'P21_7',0,167,5,16
	.byte	'P21_8',0,168,5,16
	.byte	'P21_9',0,169,5,16
	.byte	'P21_10',0,170,5,16
	.byte	'P21_11',0,171,5,16
	.byte	'P21_12',0,172,5,16
	.byte	'P21_13',0,173,5,16
	.byte	'P21_14',0,174,5,16
	.byte	'P21_15',0,175,5,16
	.byte	'P22_0',0,192,5,16
	.byte	'P22_1',0,193,5,16
	.byte	'P22_2',0,194,5,16
	.byte	'P22_3',0,195,5,16
	.byte	'P22_4',0,196,5,16
	.byte	'P22_5',0,197,5,16
	.byte	'P22_6',0,198,5,16
	.byte	'P22_7',0,199,5,16
	.byte	'P22_8',0,200,5,16
	.byte	'P22_9',0,201,5,16
	.byte	'P22_10',0,202,5,16
	.byte	'P22_11',0,203,5,16
	.byte	'P22_12',0,204,5,16
	.byte	'P22_13',0,205,5,16
	.byte	'P22_14',0,206,5,16
	.byte	'P22_15',0,207,5,16
	.byte	'P23_0',0,224,5,16
	.byte	'P23_1',0,225,5,16
	.byte	'P23_2',0,226,5,16
	.byte	'P23_3',0,227,5,16
	.byte	'P23_4',0,228,5,16
	.byte	'P23_5',0,229,5,16
	.byte	'P23_6',0,230,5,16
	.byte	'P23_7',0,231,5,16
	.byte	'P23_8',0,232,5,16
	.byte	'P23_9',0,233,5,16
	.byte	'P23_10',0,234,5,16
	.byte	'P23_11',0,235,5,16
	.byte	'P23_12',0,236,5,16
	.byte	'P23_13',0,237,5,16
	.byte	'P23_14',0,238,5,16
	.byte	'P23_15',0,239,5,16
	.byte	'P32_0',0,128,8,16
	.byte	'P32_1',0,129,8,16
	.byte	'P32_2',0,130,8,16
	.byte	'P32_3',0,131,8,16
	.byte	'P32_4',0,132,8,16
	.byte	'P32_5',0,133,8,16
	.byte	'P32_6',0,134,8,16
	.byte	'P32_7',0,135,8,16
	.byte	'P32_8',0,136,8,16
	.byte	'P32_9',0,137,8,16
	.byte	'P32_10',0,138,8,16
	.byte	'P32_11',0,139,8,16
	.byte	'P32_12',0,140,8,16
	.byte	'P32_13',0,141,8,16
	.byte	'P32_14',0,142,8,16
	.byte	'P32_15',0,143,8,16
	.byte	'P33_0',0,160,8,16
	.byte	'P33_1',0,161,8,16
	.byte	'P33_2',0,162,8,16
	.byte	'P33_3',0,163,8,16
	.byte	'P33_4',0,164,8,16
	.byte	'P33_5',0,165,8,16
	.byte	'P33_6',0,166,8,16
	.byte	'P33_7',0,167,8,16
	.byte	'P33_8',0,168,8,16
	.byte	'P33_9',0,169,8,16
	.byte	'P33_10',0,170,8,16
	.byte	'P33_11',0,171,8,16
	.byte	'P33_12',0,172,8,16
	.byte	'P33_13',0,173,8,16
	.byte	'P33_14',0,174,8,16
	.byte	'P33_15',0,175,8,0,15,26,95,9,1,16
	.byte	'GPI',0,0,16
	.byte	'GPO',0,1,0,15,25,29,9,1,16
	.byte	'NO_PULL',0,0,16
	.byte	'PULLUP',0,1,16
	.byte	'PULLDOWN',0,2,16
	.byte	'PUSHPULL',0,3,16
	.byte	'OPENDRAIN',0,4,0,32
	.byte	'gpio_init',0,25,52,6,1,1,1,1,5
	.byte	'pin',0,25,52,25
	.word	35389
	.byte	5
	.byte	'dir',0,25,52,43
	.word	37329
	.byte	5
	.byte	'dat',0,25,52,54
	.word	436
	.byte	5
	.byte	'pinconf',0,25,52,73
	.word	37347
	.byte	0,15,27,34,9,1,16
	.byte	'ERU_CH0_REQ4_P10_7',0,0,16
	.byte	'ERU_CH0_REQ0_P15_4',0,1,16
	.byte	'ERU_CH1_REQ5_P10_8',0,3,16
	.byte	'ERU_CH1_REQ10_P14_3',0,4,16
	.byte	'ERU_CH2_REQ7_P00_4',0,6,16
	.byte	'ERU_CH2_REQ14_P02_1',0,7,16
	.byte	'ERU_CH2_REQ2_P10_2',0,8,16
	.byte	'ERU_CH3_REQ6_P02_0',0,9,16
	.byte	'ERU_CH3_REQ3_P10_3',0,10,16
	.byte	'ERU_CH3_REQ15_P14_1',0,11,16
	.byte	'ERU_CH4_REQ13_P15_5',0,12,16
	.byte	'ERU_CH4_REQ8_P33_7',0,13,16
	.byte	'ERU_CH5_REQ1_P15_8',0,15,16
	.byte	'ERU_CH6_REQ12_P11_10',0,18,16
	.byte	'ERU_CH6_REQ9_P20_0',0,19,16
	.byte	'ERU_CH7_REQ16_P15_1',0,21,16
	.byte	'ERU_CH7_REQ11_P20_9',0,22,0,15,27,27,9,1,16
	.byte	'RISING',0,0,16
	.byte	'FALLING',0,1,16
	.byte	'BOTH',0,2,0,32
	.byte	'eru_init',0,27,70,6,1,1,1,1,5
	.byte	'eru_pin',0,27,70,28
	.word	37477
	.byte	5
	.byte	'trigger',0,27,70,50
	.word	37848
	.byte	0
.L251:
	.byte	3
	.word	436
	.byte	31
	.byte	'eru_dma_init',0,28,34,7
	.word	436
	.byte	1,1,1,1,5
	.byte	'dma_ch',0,28,34,37
	.word	21771
	.byte	5
	.byte	'source_addr',0,28,34,52
	.word	37930
	.byte	5
	.byte	'destination_addr',0,28,34,72
	.word	37930
	.byte	5
	.byte	'eru_pin',0,28,34,103
	.word	37477
	.byte	5
	.byte	'trigger',0,28,34,125
	.word	37848
	.byte	5
	.byte	'dma_count',0,28,34,141,1
	.word	987
	.byte	0,32
	.byte	'dma_stop',0,28,35,6,1,1,1,1,5
	.byte	'dma_ch',0,28,35,32
	.word	21771
	.byte	0,32
	.byte	'dma_start',0,28,36,6,1,1,1,1,5
	.byte	'dma_ch',0,28,36,33
	.word	21771
	.byte	0,27
	.word	29455
	.byte	28
	.word	29483
	.byte	28
	.word	29499
	.byte	6,0,27
	.word	29639
	.byte	28
	.word	29669
	.byte	28
	.word	29685
	.byte	6,0,27
	.word	29932
	.byte	28
	.word	29961
	.byte	28
	.word	29977
	.byte	6,0,27
	.word	30273
	.byte	28
	.word	30304
	.byte	6,0,27
	.word	33755
	.byte	28
	.word	33778
	.byte	6,0,27
	.word	33793
	.byte	28
	.word	33825
	.byte	17,17,29
	.word	11042
	.byte	30
	.word	11080
	.byte	0,0,6,0,0,27
	.word	33843
	.byte	28
	.word	33871
	.byte	6,0,27
	.word	33886
	.byte	17,29
	.word	2117
	.byte	34
	.word	2154
	.byte	29
	.word	2075
	.byte	30
	.word	2115
	.byte	0,30
	.word	2155
	.byte	0,0,6,0,0,27
	.word	33919
	.byte	17,29
	.word	2158
	.byte	30
	.word	2190
	.byte	0,6,0,0,27
	.word	33948
	.byte	28
	.word	33974
	.byte	17,29
	.word	2232
	.byte	28
	.word	2265
	.byte	30
	.word	2282
	.byte	0,6,0,0,27
	.word	34012
	.byte	28
	.word	34036
	.byte	17,29
	.word	34102
	.byte	34
	.word	34118
	.byte	29
	.word	33886
	.byte	34
	.word	33915
	.byte	29
	.word	2117
	.byte	34
	.word	2154
	.byte	29
	.word	2075
	.byte	30
	.word	2115
	.byte	0,30
	.word	2155
	.byte	0,0,30
	.word	33916
	.byte	0,0,30
	.word	34119
	.byte	29
	.word	33948
	.byte	28
	.word	33974
	.byte	34
	.word	33991
	.byte	29
	.word	2232
	.byte	28
	.word	2265
	.byte	30
	.word	2282
	.byte	0,30
	.word	33992
	.byte	0,0,30
	.word	34120
	.byte	29
	.word	33755
	.byte	28
	.word	33778
	.byte	30
	.word	33791
	.byte	0,30
	.word	34121
	.byte	0,0,6,0,0,27
	.word	34057
	.byte	28
	.word	34080
	.byte	17,29
	.word	34102
	.byte	34
	.word	34118
	.byte	29
	.word	33886
	.byte	34
	.word	33915
	.byte	29
	.word	2117
	.byte	34
	.word	2154
	.byte	29
	.word	2075
	.byte	30
	.word	2115
	.byte	0,30
	.word	2155
	.byte	0,0,30
	.word	33916
	.byte	0,0,30
	.word	34119
	.byte	29
	.word	33948
	.byte	28
	.word	33974
	.byte	34
	.word	33991
	.byte	29
	.word	2232
	.byte	28
	.word	2265
	.byte	30
	.word	2282
	.byte	0,30
	.word	33992
	.byte	0,0,30
	.word	34120
	.byte	29
	.word	33755
	.byte	28
	.word	33778
	.byte	30
	.word	33791
	.byte	0,30
	.word	34121
	.byte	0,0,6,0,0,27
	.word	34102
	.byte	17,29
	.word	33886
	.byte	34
	.word	33915
	.byte	29
	.word	2117
	.byte	34
	.word	2154
	.byte	29
	.word	2075
	.byte	30
	.word	2115
	.byte	0,30
	.word	2155
	.byte	0,0,30
	.word	33916
	.byte	0,0,6,29
	.word	33948
	.byte	28
	.word	33974
	.byte	34
	.word	33991
	.byte	29
	.word	2232
	.byte	28
	.word	2265
	.byte	30
	.word	2282
	.byte	0,30
	.word	33992
	.byte	0,0,6,29
	.word	33755
	.byte	28
	.word	33778
	.byte	30
	.word	33791
	.byte	0,6,0,0,27
	.word	34124
	.byte	17,29
	.word	33755
	.byte	28
	.word	33778
	.byte	30
	.word	33791
	.byte	0,6,0,0
.L183:
	.byte	15,29,44,9,1,16
	.byte	'UART_0',0,0,16
	.byte	'UART_1',0,1,16
	.byte	'UART_2',0,2,16
	.byte	'UART_3',0,3,0,15,29,54,9,1,16
	.byte	'UART0_TX_P14_0',0,0,16
	.byte	'UART0_TX_P14_1',0,1,16
	.byte	'UART0_TX_P15_2',0,2,16
	.byte	'UART0_TX_P15_3',0,3,16
	.byte	'UART0_RX_P14_1',0,4,16
	.byte	'UART0_RX_P15_3',0,5,16
	.byte	'UART1_TX_P02_2',0,6,16
	.byte	'UART1_TX_P11_12',0,7,16
	.byte	'UART1_TX_P14_10',0,8,16
	.byte	'UART1_TX_P15_0',0,9,16
	.byte	'UART1_TX_P15_1',0,10,16
	.byte	'UART1_TX_P15_4',0,11,16
	.byte	'UART1_TX_P15_5',0,12,16
	.byte	'UART1_TX_P20_10',0,13,16
	.byte	'UART1_TX_P33_12',0,14,16
	.byte	'UART1_TX_P33_13',0,15,16
	.byte	'UART1_RX_P02_3',0,16,16
	.byte	'UART1_RX_P11_10',0,17,16
	.byte	'UART1_RX_P14_8',0,18,16
	.byte	'UART1_RX_P15_1',0,19,16
	.byte	'UART1_RX_P15_5',0,20,16
	.byte	'UART1_RX_P20_9',0,21,16
	.byte	'UART1_RX_P33_13',0,22,16
	.byte	'UART2_TX_P02_0',0,23,16
	.byte	'UART2_TX_P10_5',0,24,16
	.byte	'UART2_TX_P14_2',0,25,16
	.byte	'UART2_TX_P14_3',0,26,16
	.byte	'UART2_TX_P33_8',0,27,16
	.byte	'UART2_TX_P33_9',0,28,16
	.byte	'UART2_RX_P02_0',0,29,16
	.byte	'UART2_RX_P02_1',0,30,16
	.byte	'UART2_RX_P10_6',0,31,16
	.byte	'UART2_RX_P14_3',0,32,16
	.byte	'UART2_RX_P33_8',0,33,16
	.byte	'UART3_TX_P00_0',0,34,16
	.byte	'UART3_TX_P00_1',0,35,16
	.byte	'UART3_TX_P15_6',0,36,16
	.byte	'UART3_TX_P15_7',0,37,16
	.byte	'UART3_TX_P20_0',0,38,16
	.byte	'UART3_TX_P20_3',0,39,16
	.byte	'UART3_TX_P21_7',0,40,16
	.byte	'UART3_TX_P32_2',0,41,16
	.byte	'UART3_TX_P32_3',0,42,16
	.byte	'UART3_RX_P00_1',0,43,16
	.byte	'UART3_RX_P15_7',0,44,16
	.byte	'UART3_RX_P20_3',0,45,16
	.byte	'UART3_RX_P21_6',0,46,16
	.byte	'UART3_RX_P32_2',0,47,0,32
	.byte	'uart_init',0,29,87,6,1,1,1,1,5
	.byte	'uartn',0,29,87,27
	.word	38755
	.byte	5
	.byte	'baud',0,29,87,41
	.word	2284
	.byte	5
	.byte	'tx_pin',0,29,87,61
	.word	38797
	.byte	5
	.byte	'rx_pin',0,29,87,83
	.word	38797
	.byte	0,32
	.byte	'uart_putchar',0,29,88,6,1,1,1,1,5
	.byte	'uartn',0,29,88,30
	.word	38755
	.byte	5
	.byte	'dat',0,29,88,43
	.word	436
	.byte	0,32
	.byte	'uart_putbuff',0,29,89,6,1,1,1,1,5
	.byte	'uartn',0,29,89,30
	.word	38755
	.byte	5
	.byte	'buff',0,29,89,44
	.word	37930
	.byte	5
	.byte	'len',0,29,89,57
	.word	2284
	.byte	0,31
	.byte	'uart_query',0,29,92,7
	.word	436
	.byte	1,1,1,1,5
	.byte	'uartn',0,29,92,29
	.word	38755
	.byte	5
	.byte	'dat',0,29,92,43
	.word	37930
	.byte	0,18,4
	.word	29993
	.byte	19,1,0
.L185:
	.byte	3
	.word	39861
.L190:
	.byte	18,4
	.word	436
	.byte	19,3,0,10
	.byte	'_Ifx_CPU_ICR_Bits',0,30,246,2,16,4,11
	.byte	'CCPN',0,4
	.word	835
	.byte	10,22,2,35,0,11
	.byte	'reserved_10',0,4
	.word	835
	.byte	5,17,2,35,0,11
	.byte	'IE',0,4
	.word	835
	.byte	1,16,2,35,0,11
	.byte	'PIPN',0,4
	.word	835
	.byte	10,6,2,35,0,11
	.byte	'reserved_26',0,4
	.word	835
	.byte	6,0,2,35,0,0
.L219:
	.byte	12,30,223,7,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	39884
	.byte	4,2,35,0,0
.L259:
	.byte	3
	.word	436
.L263:
	.byte	18,128,8
	.word	429
	.byte	19,255,1,0
.L265:
	.byte	18,128,8
	.word	209
	.byte	19,255,1,0,18,188,1
	.word	436
	.byte	19,187,1,0
.L294:
	.byte	3
	.word	40068
	.byte	35
	.byte	'__wchar_t',0,31,1,1
	.word	29993
	.byte	35
	.byte	'__size_t',0,31,1,1
	.word	413
	.byte	35
	.byte	'__ptrdiff_t',0,31,1,1
	.word	429
	.byte	36,1,3
	.word	40139
	.byte	35
	.byte	'__codeptr',0,31,1,1
	.word	40141
	.byte	35
	.byte	'boolean',0,32,101,29
	.word	436
	.byte	35
	.byte	'uint8',0,32,105,29
	.word	436
	.byte	35
	.byte	'uint16',0,32,109,29
	.word	987
	.byte	35
	.byte	'uint32',0,32,113,29
	.word	2284
	.byte	35
	.byte	'uint64',0,32,118,29
	.word	295
	.byte	35
	.byte	'sint16',0,32,126,29
	.word	29993
	.byte	35
	.byte	'sint32',0,32,131,1,29
	.word	30006
	.byte	35
	.byte	'sint64',0,32,138,1,29
	.word	33995
	.byte	35
	.byte	'float32',0,32,167,1,29
	.word	209
	.byte	35
	.byte	'pvoid',0,33,57,28
	.word	327
	.byte	35
	.byte	'Ifx_TickTime',0,33,79,28
	.word	33995
	.byte	35
	.byte	'Ifx_SizeT',0,33,92,16
	.word	29993
	.byte	35
	.byte	'Ifx_Priority',0,33,103,16
	.word	987
	.byte	15,33,130,1,9,1,16
	.byte	'Ifx_RxSel_a',0,0,16
	.byte	'Ifx_RxSel_b',0,1,16
	.byte	'Ifx_RxSel_c',0,2,16
	.byte	'Ifx_RxSel_d',0,3,16
	.byte	'Ifx_RxSel_e',0,4,16
	.byte	'Ifx_RxSel_f',0,5,16
	.byte	'Ifx_RxSel_g',0,6,16
	.byte	'Ifx_RxSel_h',0,7,0,35
	.byte	'Ifx_RxSel',0,33,140,1,3
	.word	40377
	.byte	15,33,164,1,9,1,16
	.byte	'Ifx_DataBufferMode_normal',0,0,16
	.byte	'Ifx_DataBufferMode_timeStampSingle',0,1,0,35
	.byte	'Ifx_DataBufferMode',0,33,169,1,2
	.word	40515
	.byte	35
	.byte	'IfxDma_ChannelId',0,14,156,1,3
	.word	21771
	.byte	35
	.byte	'Ifx_DMA_ACCEN00_Bits',0,13,79,3
	.word	11647
	.byte	35
	.byte	'Ifx_DMA_ACCEN01_Bits',0,13,85,3
	.word	12217
	.byte	35
	.byte	'Ifx_DMA_ACCEN10_Bits',0,13,122,3
	.word	12307
	.byte	35
	.byte	'Ifx_DMA_ACCEN11_Bits',0,13,128,1,3
	.word	12877
	.byte	35
	.byte	'Ifx_DMA_ACCEN20_Bits',0,13,165,1,3
	.word	12967
	.byte	35
	.byte	'Ifx_DMA_ACCEN21_Bits',0,13,171,1,3
	.word	13538
	.byte	35
	.byte	'Ifx_DMA_ACCEN30_Bits',0,13,208,1,3
	.word	13629
	.byte	35
	.byte	'Ifx_DMA_ACCEN31_Bits',0,13,214,1,3
	.word	14200
	.byte	35
	.byte	'Ifx_DMA_BLK_CLRE_Bits',0,13,230,1,3
	.word	14818
	.byte	35
	.byte	'Ifx_DMA_BLK_EER_Bits',0,13,243,1,3
	.word	14302
	.byte	35
	.byte	'Ifx_DMA_BLK_ERRSR_Bits',0,13,132,2,3
	.word	14526
	.byte	35
	.byte	'Ifx_DMA_BLK_ME_ADICR_Bits',0,13,152,2,3
	.word	16730
	.byte	35
	.byte	'Ifx_DMA_BLK_ME_CHCR_Bits',0,13,168,2,3
	.word	17046
	.byte	35
	.byte	'Ifx_DMA_BLK_ME_CHSR_Bits',0,13,184,2,3
	.word	17416
	.byte	35
	.byte	'Ifx_DMA_BLK_ME_DADR_Bits',0,13,190,2,3
	.word	16641
	.byte	35
	.byte	'Ifx_DMA_BLK_ME_R0_Bits',0,13,199,2,3
	.word	15281
	.byte	35
	.byte	'Ifx_DMA_BLK_ME_R1_Bits',0,13,208,2,3
	.word	15416
	.byte	35
	.byte	'Ifx_DMA_BLK_ME_R2_Bits',0,13,217,2,3
	.word	15551
	.byte	35
	.byte	'Ifx_DMA_BLK_ME_R3_Bits',0,13,226,2,3
	.word	15686
	.byte	35
	.byte	'Ifx_DMA_BLK_ME_R4_Bits',0,13,235,2,3
	.word	15821
	.byte	35
	.byte	'Ifx_DMA_BLK_ME_R5_Bits',0,13,244,2,3
	.word	15956
	.byte	35
	.byte	'Ifx_DMA_BLK_ME_R6_Bits',0,13,253,2,3
	.word	16091
	.byte	35
	.byte	'Ifx_DMA_BLK_ME_R7_Bits',0,13,134,3,3
	.word	16226
	.byte	35
	.byte	'Ifx_DMA_BLK_ME_RDCRC_Bits',0,13,140,3,3
	.word	16370
	.byte	35
	.byte	'Ifx_DMA_BLK_ME_SADR_Bits',0,13,146,3,3
	.word	16552
	.byte	35
	.byte	'Ifx_DMA_BLK_ME_SDCRC_Bits',0,13,152,3,3
	.word	16461
	.byte	35
	.byte	'Ifx_DMA_BLK_ME_SHADR_Bits',0,13,158,3,3
	.word	17325
	.byte	35
	.byte	'Ifx_DMA_BLK_ME_SR_Bits',0,13,169,3,3
	.word	15101
	.byte	35
	.byte	'Ifx_DMA_CH_ADICR_Bits',0,13,189,3,3
	.word	19866
	.byte	35
	.byte	'Ifx_DMA_CH_CHCFGR_Bits',0,13,205,3,3
	.word	20178
	.byte	35
	.byte	'Ifx_DMA_CH_CHCSR_Bits',0,13,226,3,3
	.word	20542
	.byte	35
	.byte	'Ifx_DMA_CH_DADR_Bits',0,13,232,3,3
	.word	19781
	.byte	35
	.byte	'Ifx_DMA_CH_RDCRCR_Bits',0,13,238,3,3
	.word	19520
	.byte	35
	.byte	'Ifx_DMA_CH_SADR_Bits',0,13,244,3,3
	.word	19696
	.byte	35
	.byte	'Ifx_DMA_CH_SDCRCR_Bits',0,13,250,3,3
	.word	19608
	.byte	35
	.byte	'Ifx_DMA_CH_SHADR_Bits',0,13,128,4,3
	.word	20455
	.byte	35
	.byte	'Ifx_DMA_CLC_Bits',0,13,138,4,3
	.word	11082
	.byte	35
	.byte	'Ifx_DMA_ERRINTR_Bits',0,13,145,4,3
	.word	18246
	.byte	35
	.byte	'Ifx_DMA_HRR_Bits',0,13,152,4,3
	.word	18838
	.byte	35
	.byte	'Ifx_DMA_ID_Bits',0,13,160,4,3
	.word	11239
	.byte	35
	.byte	'Ifx_DMA_MEMCON_Bits',0,13,175,4,3
	.word	11370
	.byte	35
	.byte	'Ifx_DMA_MODE_Bits',0,13,182,4,3
	.word	18714
	.byte	35
	.byte	'Ifx_DMA_OTSS_Bits',0,13,191,4,3
	.word	18107
	.byte	35
	.byte	'Ifx_DMA_PRR0_Bits',0,13,200,4,3
	.word	18352
	.byte	35
	.byte	'Ifx_DMA_PRR1_Bits',0,13,209,4,3
	.word	18486
	.byte	35
	.byte	'Ifx_DMA_SUSACR_Bits',0,13,216,4,3
	.word	19078
	.byte	35
	.byte	'Ifx_DMA_SUSENR_Bits',0,13,223,4,3
	.word	18961
	.byte	35
	.byte	'Ifx_DMA_TIME_Bits',0,13,229,4,3
	.word	18620
	.byte	35
	.byte	'Ifx_DMA_TSR_Bits',0,13,248,4,3
	.word	19195
	.byte	35
	.byte	'Ifx_DMA_ACCEN00',0,13,133,5,3
	.word	12177
	.byte	35
	.byte	'Ifx_DMA_ACCEN01',0,13,141,5,3
	.word	12267
	.byte	35
	.byte	'Ifx_DMA_ACCEN10',0,13,149,5,3
	.word	12837
	.byte	35
	.byte	'Ifx_DMA_ACCEN11',0,13,157,5,3
	.word	12927
	.byte	35
	.byte	'Ifx_DMA_ACCEN20',0,13,165,5,3
	.word	13498
	.byte	35
	.byte	'Ifx_DMA_ACCEN21',0,13,173,5,3
	.word	13589
	.byte	35
	.byte	'Ifx_DMA_ACCEN30',0,13,181,5,3
	.word	14160
	.byte	35
	.byte	'Ifx_DMA_ACCEN31',0,13,189,5,3
	.word	14251
	.byte	35
	.byte	'Ifx_DMA_BLK_CLRE',0,13,197,5,3
	.word	15061
	.byte	35
	.byte	'Ifx_DMA_BLK_EER',0,13,205,5,3
	.word	14486
	.byte	35
	.byte	'Ifx_DMA_BLK_ERRSR',0,13,213,5,3
	.word	14778
	.byte	35
	.byte	'Ifx_DMA_BLK_ME_ADICR',0,13,221,5,3
	.word	17006
	.byte	35
	.byte	'Ifx_DMA_BLK_ME_CHCR',0,13,229,5,3
	.word	17285
	.byte	35
	.byte	'Ifx_DMA_BLK_ME_CHSR',0,13,237,5,3
	.word	17649
	.byte	35
	.byte	'Ifx_DMA_BLK_ME_DADR',0,13,245,5,3
	.word	16690
	.byte	35
	.byte	'Ifx_DMA_BLK_ME_R0',0,13,253,5,3
	.word	15376
	.byte	35
	.byte	'Ifx_DMA_BLK_ME_R1',0,13,133,6,3
	.word	15511
	.byte	35
	.byte	'Ifx_DMA_BLK_ME_R2',0,13,141,6,3
	.word	15646
	.byte	35
	.byte	'Ifx_DMA_BLK_ME_R3',0,13,149,6,3
	.word	15781
	.byte	35
	.byte	'Ifx_DMA_BLK_ME_R4',0,13,157,6,3
	.word	15916
	.byte	35
	.byte	'Ifx_DMA_BLK_ME_R5',0,13,165,6,3
	.word	16051
	.byte	35
	.byte	'Ifx_DMA_BLK_ME_R6',0,13,173,6,3
	.word	16186
	.byte	35
	.byte	'Ifx_DMA_BLK_ME_R7',0,13,181,6,3
	.word	16321
	.byte	35
	.byte	'Ifx_DMA_BLK_ME_RDCRC',0,13,189,6,3
	.word	16421
	.byte	35
	.byte	'Ifx_DMA_BLK_ME_SADR',0,13,197,6,3
	.word	16601
	.byte	35
	.byte	'Ifx_DMA_BLK_ME_SDCRC',0,13,205,6,3
	.word	16512
	.byte	35
	.byte	'Ifx_DMA_BLK_ME_SHADR',0,13,213,6,3
	.word	17376
	.byte	35
	.byte	'Ifx_DMA_BLK_ME_SR',0,13,221,6,3
	.word	15241
	.byte	35
	.byte	'Ifx_DMA_CH_ADICR',0,13,229,6,3
	.word	20138
	.byte	35
	.byte	'Ifx_DMA_CH_CHCFGR',0,13,237,6,3
	.word	20415
	.byte	35
	.byte	'Ifx_DMA_CH_CHCSR',0,13,245,6,3
	.word	20849
	.byte	35
	.byte	'Ifx_DMA_CH_DADR',0,13,253,6,3
	.word	19826
	.byte	35
	.byte	'Ifx_DMA_CH_RDCRCR',0,13,133,7,3
	.word	19568
	.byte	35
	.byte	'Ifx_DMA_CH_SADR',0,13,141,7,3
	.word	19741
	.byte	35
	.byte	'Ifx_DMA_CH_SDCRCR',0,13,149,7,3
	.word	19656
	.byte	35
	.byte	'Ifx_DMA_CH_SHADR',0,13,157,7,3
	.word	20502
	.byte	35
	.byte	'Ifx_DMA_CLC',0,13,165,7,3
	.word	11199
	.byte	35
	.byte	'Ifx_DMA_ERRINTR',0,13,173,7,3
	.word	18312
	.byte	35
	.byte	'Ifx_DMA_HRR',0,13,181,7,3
	.word	18900
	.byte	35
	.byte	'Ifx_DMA_ID',0,13,189,7,3
	.word	11321
	.byte	35
	.byte	'Ifx_DMA_MEMCON',0,13,197,7,3
	.word	11598
	.byte	35
	.byte	'Ifx_DMA_MODE',0,13,205,7,3
	.word	18778
	.byte	35
	.byte	'Ifx_DMA_OTSS',0,13,213,7,3
	.word	18206
	.byte	35
	.byte	'Ifx_DMA_PRR0',0,13,221,7,3
	.word	18446
	.byte	35
	.byte	'Ifx_DMA_PRR1',0,13,229,7,3
	.word	18580
	.byte	35
	.byte	'Ifx_DMA_SUSACR',0,13,237,7,3
	.word	19145
	.byte	35
	.byte	'Ifx_DMA_SUSENR',0,13,245,7,3
	.word	19028
	.byte	35
	.byte	'Ifx_DMA_TIME',0,13,253,7,3
	.word	18663
	.byte	35
	.byte	'Ifx_DMA_TSR',0,13,133,8,3
	.word	19470
	.byte	14
	.word	17689
	.byte	35
	.byte	'Ifx_DMA_BLK_ME',0,13,165,8,3
	.word	43395
	.byte	14
	.word	17982
	.byte	35
	.byte	'Ifx_DMA_BLK',0,13,185,8,3
	.word	43424
	.byte	14
	.word	20889
	.byte	35
	.byte	'Ifx_DMA_CH',0,13,198,8,3
	.word	43450
	.byte	14
	.word	21055
	.byte	35
	.byte	'Ifx_DMA',0,13,250,8,3
	.word	43475
	.byte	15,34,69,9,1,16
	.byte	'IfxSrc_Tos_cpu0',0,0,16
	.byte	'IfxSrc_Tos_cpu1',0,1,16
	.byte	'IfxSrc_Tos_dma',0,3,0,35
	.byte	'IfxSrc_Tos',0,34,74,3
	.word	43497
	.byte	35
	.byte	'Ifx_SRC_SRCR_Bits',0,4,62,3
	.word	453
	.byte	35
	.byte	'Ifx_SRC_SRCR',0,4,75,3
	.word	743
	.byte	10
	.byte	'_Ifx_SRC_AGBT',0,4,86,25,4,13
	.byte	'SR',0
	.word	743
	.byte	4,2,35,0,0,14
	.word	43622
	.byte	35
	.byte	'Ifx_SRC_AGBT',0,4,89,3
	.word	43654
	.byte	10
	.byte	'_Ifx_SRC_ASCLIN',0,4,92,25,12,13
	.byte	'TX',0
	.word	743
	.byte	4,2,35,0,13
	.byte	'RX',0
	.word	743
	.byte	4,2,35,4,13
	.byte	'ERR',0
	.word	743
	.byte	4,2,35,8,0,14
	.word	43680
	.byte	35
	.byte	'Ifx_SRC_ASCLIN',0,4,97,3
	.word	43739
	.byte	10
	.byte	'_Ifx_SRC_BCUSPB',0,4,100,25,4,13
	.byte	'SBSRC',0
	.word	743
	.byte	4,2,35,0,0,14
	.word	43767
	.byte	35
	.byte	'Ifx_SRC_BCUSPB',0,4,103,3
	.word	43804
	.byte	18,64
	.word	743
	.byte	19,15,0,10
	.byte	'_Ifx_SRC_CAN',0,4,106,25,64,13
	.byte	'INT',0
	.word	43832
	.byte	64,2,35,0,0,14
	.word	43841
	.byte	35
	.byte	'Ifx_SRC_CAN',0,4,109,3
	.word	43873
	.byte	10
	.byte	'_Ifx_SRC_CCU6',0,4,112,25,16,13
	.byte	'SR0',0
	.word	743
	.byte	4,2,35,0,13
	.byte	'SR1',0
	.word	743
	.byte	4,2,35,4,13
	.byte	'SR2',0
	.word	743
	.byte	4,2,35,8,13
	.byte	'SR3',0
	.word	743
	.byte	4,2,35,12,0,14
	.word	43898
	.byte	35
	.byte	'Ifx_SRC_CCU6',0,4,118,3
	.word	43970
	.byte	18,8
	.word	743
	.byte	19,1,0,10
	.byte	'_Ifx_SRC_CERBERUS',0,4,121,25,8,13
	.byte	'SR',0
	.word	43996
	.byte	8,2,35,0,0,14
	.word	44005
	.byte	35
	.byte	'Ifx_SRC_CERBERUS',0,4,124,3
	.word	44041
	.byte	10
	.byte	'_Ifx_SRC_CIF',0,4,127,25,16,13
	.byte	'MI',0
	.word	743
	.byte	4,2,35,0,13
	.byte	'MIEP',0
	.word	743
	.byte	4,2,35,4,13
	.byte	'ISP',0
	.word	743
	.byte	4,2,35,8,13
	.byte	'MJPEG',0
	.word	743
	.byte	4,2,35,12,0,14
	.word	44071
	.byte	35
	.byte	'Ifx_SRC_CIF',0,4,133,1,3
	.word	44144
	.byte	10
	.byte	'_Ifx_SRC_CPU',0,4,136,1,25,4,13
	.byte	'SBSRC',0
	.word	743
	.byte	4,2,35,0,0,14
	.word	44170
	.byte	35
	.byte	'Ifx_SRC_CPU',0,4,139,1,3
	.word	44205
	.byte	18,192,1
	.word	743
	.byte	19,47,0,10
	.byte	'_Ifx_SRC_DMA',0,4,142,1,25,208,1,13
	.byte	'ERR',0
	.word	743
	.byte	4,2,35,0,13
	.byte	'reserved_4',0
	.word	5680
	.byte	12,2,35,4,13
	.byte	'CH',0
	.word	44231
	.byte	192,1,2,35,16,0,14
	.word	44241
	.byte	35
	.byte	'Ifx_SRC_DMA',0,4,147,1,3
	.word	44308
	.byte	10
	.byte	'_Ifx_SRC_DSADC',0,4,150,1,25,8,13
	.byte	'SRM',0
	.word	743
	.byte	4,2,35,0,13
	.byte	'SRA',0
	.word	743
	.byte	4,2,35,4,0,14
	.word	44334
	.byte	35
	.byte	'Ifx_SRC_DSADC',0,4,154,1,3
	.word	44382
	.byte	10
	.byte	'_Ifx_SRC_EMEM',0,4,157,1,25,4,13
	.byte	'SR',0
	.word	743
	.byte	4,2,35,0,0,14
	.word	44410
	.byte	35
	.byte	'Ifx_SRC_EMEM',0,4,160,1,3
	.word	44443
	.byte	18,40
	.word	436
	.byte	19,39,0,10
	.byte	'_Ifx_SRC_ERAY',0,4,163,1,25,80,13
	.byte	'INT',0
	.word	43996
	.byte	8,2,35,0,13
	.byte	'TINT',0
	.word	43996
	.byte	8,2,35,8,13
	.byte	'NDAT',0
	.word	43996
	.byte	8,2,35,16,13
	.byte	'MBSC',0
	.word	43996
	.byte	8,2,35,24,13
	.byte	'OBUSY',0
	.word	743
	.byte	4,2,35,32,13
	.byte	'IBUSY',0
	.word	743
	.byte	4,2,35,36,13
	.byte	'reserved_28',0
	.word	44470
	.byte	40,2,35,40,0,14
	.word	44479
	.byte	35
	.byte	'Ifx_SRC_ERAY',0,4,172,1,3
	.word	44606
	.byte	10
	.byte	'_Ifx_SRC_ETH',0,4,175,1,25,4,13
	.byte	'SR',0
	.word	743
	.byte	4,2,35,0,0,14
	.word	44633
	.byte	35
	.byte	'Ifx_SRC_ETH',0,4,178,1,3
	.word	44665
	.byte	10
	.byte	'_Ifx_SRC_FCE',0,4,181,1,25,4,13
	.byte	'SR',0
	.word	743
	.byte	4,2,35,0,0,14
	.word	44691
	.byte	35
	.byte	'Ifx_SRC_FCE',0,4,184,1,3
	.word	44723
	.byte	10
	.byte	'_Ifx_SRC_FFT',0,4,187,1,25,12,13
	.byte	'DONE',0
	.word	743
	.byte	4,2,35,0,13
	.byte	'ERR',0
	.word	743
	.byte	4,2,35,4,13
	.byte	'RFS',0
	.word	743
	.byte	4,2,35,8,0,14
	.word	44749
	.byte	35
	.byte	'Ifx_SRC_FFT',0,4,192,1,3
	.word	44809
	.byte	18,16
	.word	436
	.byte	19,15,0,10
	.byte	'_Ifx_SRC_GPSR',0,4,195,1,25,32,13
	.byte	'SR0',0
	.word	743
	.byte	4,2,35,0,13
	.byte	'SR1',0
	.word	743
	.byte	4,2,35,4,13
	.byte	'SR2',0
	.word	743
	.byte	4,2,35,8,13
	.byte	'SR3',0
	.word	743
	.byte	4,2,35,12,13
	.byte	'reserved_10',0
	.word	44835
	.byte	16,2,35,16,0,14
	.word	44844
	.byte	35
	.byte	'Ifx_SRC_GPSR',0,4,202,1,3
	.word	44938
	.byte	10
	.byte	'_Ifx_SRC_GPT12',0,4,205,1,25,48,13
	.byte	'CIRQ',0
	.word	743
	.byte	4,2,35,0,13
	.byte	'T2',0
	.word	743
	.byte	4,2,35,4,13
	.byte	'T3',0
	.word	743
	.byte	4,2,35,8,13
	.byte	'T4',0
	.word	743
	.byte	4,2,35,12,13
	.byte	'T5',0
	.word	743
	.byte	4,2,35,16,13
	.byte	'T6',0
	.word	743
	.byte	4,2,35,20,13
	.byte	'reserved_18',0
	.word	4711
	.byte	24,2,35,24,0,14
	.word	44965
	.byte	35
	.byte	'Ifx_SRC_GPT12',0,4,214,1,3
	.word	45082
	.byte	18,12
	.word	743
	.byte	19,2,0,18,32
	.word	743
	.byte	19,7,0,18,32
	.word	45119
	.byte	19,0,0,18,88
	.word	436
	.byte	19,87,0,18,108
	.word	743
	.byte	19,26,0,18,96
	.word	45119
	.byte	19,2,0,18,160,3
	.word	436
	.byte	19,159,3,0,18,64
	.word	45119
	.byte	19,1,0,18,192,3
	.word	436
	.byte	19,191,3,0,18,16
	.word	743
	.byte	19,3,0,18,64
	.word	45195
	.byte	19,3,0,18,52
	.word	436
	.byte	19,51,0,10
	.byte	'_Ifx_SRC_GTM',0,4,217,1,25,204,18,13
	.byte	'AEIIRQ',0
	.word	743
	.byte	4,2,35,0,13
	.byte	'ARUIRQ',0
	.word	45110
	.byte	12,2,35,4,13
	.byte	'reserved_10',0
	.word	3521
	.byte	4,2,35,16,13
	.byte	'BRCIRQ',0
	.word	743
	.byte	4,2,35,20,13
	.byte	'CMPIRQ',0
	.word	743
	.byte	4,2,35,24,13
	.byte	'SPEIRQ',0
	.word	43996
	.byte	8,2,35,28,13
	.byte	'reserved_24',0
	.word	5340
	.byte	8,2,35,36,13
	.byte	'PSM',0
	.word	45128
	.byte	32,2,35,44,13
	.byte	'reserved_4C',0
	.word	45137
	.byte	88,2,35,76,13
	.byte	'DPLL',0
	.word	45146
	.byte	108,3,35,164,1,13
	.byte	'reserved_110',0
	.word	18098
	.byte	96,3,35,144,2,13
	.byte	'ERR',0
	.word	743
	.byte	4,3,35,240,2,13
	.byte	'reserved_174',0
	.word	5680
	.byte	12,3,35,244,2,13
	.byte	'TIM',0
	.word	45155
	.byte	96,3,35,128,3,13
	.byte	'reserved_1E0',0
	.word	45164
	.byte	160,3,3,35,224,3,13
	.byte	'MCS',0
	.word	45155
	.byte	96,3,35,128,7,13
	.byte	'reserved_3E0',0
	.word	45164
	.byte	160,3,3,35,224,7,13
	.byte	'TOM',0
	.word	45175
	.byte	64,3,35,128,11,13
	.byte	'reserved_5C0',0
	.word	45184
	.byte	192,3,3,35,192,11,13
	.byte	'ATOM',0
	.word	45204
	.byte	64,3,35,128,15,13
	.byte	'reserved_7C0',0
	.word	18950
	.byte	192,2,3,35,192,15,13
	.byte	'MCSW0',0
	.word	45110
	.byte	12,3,35,128,18,13
	.byte	'reserved_90C',0
	.word	45213
	.byte	52,3,35,140,18,13
	.byte	'MCSW1',0
	.word	45110
	.byte	12,3,35,192,18,0,14
	.word	45222
	.byte	35
	.byte	'Ifx_SRC_GTM',0,4,243,1,3
	.word	45682
	.byte	10
	.byte	'_Ifx_SRC_HSCT',0,4,246,1,25,4,13
	.byte	'SR',0
	.word	743
	.byte	4,2,35,0,0,14
	.word	45708
	.byte	35
	.byte	'Ifx_SRC_HSCT',0,4,249,1,3
	.word	45741
	.byte	10
	.byte	'_Ifx_SRC_HSSL',0,4,252,1,25,16,13
	.byte	'COK',0
	.word	743
	.byte	4,2,35,0,13
	.byte	'RDI',0
	.word	743
	.byte	4,2,35,4,13
	.byte	'ERR',0
	.word	743
	.byte	4,2,35,8,13
	.byte	'TRG',0
	.word	743
	.byte	4,2,35,12,0,14
	.word	45768
	.byte	35
	.byte	'Ifx_SRC_HSSL',0,4,130,2,3
	.word	45841
	.byte	18,56
	.word	436
	.byte	19,55,0,10
	.byte	'_Ifx_SRC_I2C',0,4,133,2,25,80,13
	.byte	'BREQ',0
	.word	743
	.byte	4,2,35,0,13
	.byte	'LBREQ',0
	.word	743
	.byte	4,2,35,4,13
	.byte	'SREQ',0
	.word	743
	.byte	4,2,35,8,13
	.byte	'LSREQ',0
	.word	743
	.byte	4,2,35,12,13
	.byte	'ERR',0
	.word	743
	.byte	4,2,35,16,13
	.byte	'P',0
	.word	743
	.byte	4,2,35,20,13
	.byte	'reserved_18',0
	.word	45868
	.byte	56,2,35,24,0,14
	.word	45877
	.byte	35
	.byte	'Ifx_SRC_I2C',0,4,142,2,3
	.word	46000
	.byte	10
	.byte	'_Ifx_SRC_LMU',0,4,145,2,25,4,13
	.byte	'SR',0
	.word	743
	.byte	4,2,35,0,0,14
	.word	46026
	.byte	35
	.byte	'Ifx_SRC_LMU',0,4,148,2,3
	.word	46058
	.byte	10
	.byte	'_Ifx_SRC_MSC',0,4,151,2,25,20,13
	.byte	'SR0',0
	.word	743
	.byte	4,2,35,0,13
	.byte	'SR1',0
	.word	743
	.byte	4,2,35,4,13
	.byte	'SR2',0
	.word	743
	.byte	4,2,35,8,13
	.byte	'SR3',0
	.word	743
	.byte	4,2,35,12,13
	.byte	'SR4',0
	.word	743
	.byte	4,2,35,16,0,14
	.word	46084
	.byte	35
	.byte	'Ifx_SRC_MSC',0,4,158,2,3
	.word	46169
	.byte	10
	.byte	'_Ifx_SRC_PMU',0,4,161,2,25,4,13
	.byte	'SR',0
	.word	743
	.byte	4,2,35,0,0,14
	.word	46195
	.byte	35
	.byte	'Ifx_SRC_PMU',0,4,164,2,3
	.word	46227
	.byte	10
	.byte	'_Ifx_SRC_PSI5',0,4,167,2,25,32,13
	.byte	'SR',0
	.word	45119
	.byte	32,2,35,0,0,14
	.word	46253
	.byte	35
	.byte	'Ifx_SRC_PSI5',0,4,170,2,3
	.word	46286
	.byte	10
	.byte	'_Ifx_SRC_PSI5S',0,4,173,2,25,32,13
	.byte	'SR',0
	.word	45119
	.byte	32,2,35,0,0,14
	.word	46313
	.byte	35
	.byte	'Ifx_SRC_PSI5S',0,4,176,2,3
	.word	46347
	.byte	10
	.byte	'_Ifx_SRC_QSPI',0,4,179,2,25,24,13
	.byte	'TX',0
	.word	743
	.byte	4,2,35,0,13
	.byte	'RX',0
	.word	743
	.byte	4,2,35,4,13
	.byte	'ERR',0
	.word	743
	.byte	4,2,35,8,13
	.byte	'PT',0
	.word	743
	.byte	4,2,35,12,13
	.byte	'HC',0
	.word	743
	.byte	4,2,35,16,13
	.byte	'U',0
	.word	743
	.byte	4,2,35,20,0,14
	.word	46375
	.byte	35
	.byte	'Ifx_SRC_QSPI',0,4,187,2,3
	.word	46468
	.byte	10
	.byte	'_Ifx_SRC_SCR',0,4,190,2,25,4,13
	.byte	'SR',0
	.word	743
	.byte	4,2,35,0,0,14
	.word	46495
	.byte	35
	.byte	'Ifx_SRC_SCR',0,4,193,2,3
	.word	46527
	.byte	10
	.byte	'_Ifx_SRC_SCU',0,4,196,2,25,20,13
	.byte	'DTS',0
	.word	743
	.byte	4,2,35,0,13
	.byte	'ERU',0
	.word	45195
	.byte	16,2,35,4,0,14
	.word	46553
	.byte	35
	.byte	'Ifx_SRC_SCU',0,4,200,2,3
	.word	46599
	.byte	18,24
	.word	743
	.byte	19,5,0,10
	.byte	'_Ifx_SRC_SENT',0,4,203,2,25,24,13
	.byte	'SR',0
	.word	46625
	.byte	24,2,35,0,0,14
	.word	46634
	.byte	35
	.byte	'Ifx_SRC_SENT',0,4,206,2,3
	.word	46667
	.byte	10
	.byte	'_Ifx_SRC_SMU',0,4,209,2,25,12,13
	.byte	'SR',0
	.word	45110
	.byte	12,2,35,0,0,14
	.word	46694
	.byte	35
	.byte	'Ifx_SRC_SMU',0,4,212,2,3
	.word	46726
	.byte	10
	.byte	'_Ifx_SRC_STM',0,4,215,2,25,8,13
	.byte	'SR0',0
	.word	743
	.byte	4,2,35,0,13
	.byte	'SR1',0
	.word	743
	.byte	4,2,35,4,0,14
	.word	46752
	.byte	35
	.byte	'Ifx_SRC_STM',0,4,219,2,3
	.word	46798
	.byte	10
	.byte	'_Ifx_SRC_VADCCG',0,4,222,2,25,16,13
	.byte	'SR0',0
	.word	743
	.byte	4,2,35,0,13
	.byte	'SR1',0
	.word	743
	.byte	4,2,35,4,13
	.byte	'SR2',0
	.word	743
	.byte	4,2,35,8,13
	.byte	'SR3',0
	.word	743
	.byte	4,2,35,12,0,14
	.word	46824
	.byte	35
	.byte	'Ifx_SRC_VADCCG',0,4,228,2,3
	.word	46899
	.byte	10
	.byte	'_Ifx_SRC_VADCG',0,4,231,2,25,16,13
	.byte	'SR0',0
	.word	743
	.byte	4,2,35,0,13
	.byte	'SR1',0
	.word	743
	.byte	4,2,35,4,13
	.byte	'SR2',0
	.word	743
	.byte	4,2,35,8,13
	.byte	'SR3',0
	.word	743
	.byte	4,2,35,12,0,14
	.word	46928
	.byte	35
	.byte	'Ifx_SRC_VADCG',0,4,237,2,3
	.word	47002
	.byte	10
	.byte	'_Ifx_SRC_XBAR',0,4,240,2,25,4,13
	.byte	'SRC',0
	.word	743
	.byte	4,2,35,0,0,14
	.word	47030
	.byte	35
	.byte	'Ifx_SRC_XBAR',0,4,243,2,3
	.word	47064
	.byte	18,4
	.word	43622
	.byte	19,0,0,14
	.word	47091
	.byte	10
	.byte	'_Ifx_SRC_GAGBT',0,4,128,3,25,4,13
	.byte	'AGBT',0
	.word	47100
	.byte	4,2,35,0,0,14
	.word	47105
	.byte	35
	.byte	'Ifx_SRC_GAGBT',0,4,131,3,3
	.word	47141
	.byte	18,48
	.word	43680
	.byte	19,3,0,14
	.word	47169
	.byte	10
	.byte	'_Ifx_SRC_GASCLIN',0,4,134,3,25,48,13
	.byte	'ASCLIN',0
	.word	47178
	.byte	48,2,35,0,0,14
	.word	47183
	.byte	35
	.byte	'Ifx_SRC_GASCLIN',0,4,137,3,3
	.word	47223
	.byte	14
	.word	43767
	.byte	10
	.byte	'_Ifx_SRC_GBCU',0,4,140,3,25,4,13
	.byte	'SPB',0
	.word	47253
	.byte	4,2,35,0,0,14
	.word	47258
	.byte	35
	.byte	'Ifx_SRC_GBCU',0,4,143,3,3
	.word	47292
	.byte	18,64
	.word	43841
	.byte	19,0,0,14
	.word	47319
	.byte	10
	.byte	'_Ifx_SRC_GCAN',0,4,146,3,25,64,13
	.byte	'CAN',0
	.word	47328
	.byte	64,2,35,0,0,14
	.word	47333
	.byte	35
	.byte	'Ifx_SRC_GCAN',0,4,149,3,3
	.word	47367
	.byte	18,32
	.word	43898
	.byte	19,1,0,14
	.word	47394
	.byte	10
	.byte	'_Ifx_SRC_GCCU6',0,4,152,3,25,32,13
	.byte	'CCU6',0
	.word	47403
	.byte	32,2,35,0,0,14
	.word	47408
	.byte	35
	.byte	'Ifx_SRC_GCCU6',0,4,155,3,3
	.word	47444
	.byte	14
	.word	44005
	.byte	10
	.byte	'_Ifx_SRC_GCERBERUS',0,4,158,3,25,8,13
	.byte	'CERBERUS',0
	.word	47472
	.byte	8,2,35,0,0,14
	.word	47477
	.byte	35
	.byte	'Ifx_SRC_GCERBERUS',0,4,161,3,3
	.word	47521
	.byte	18,16
	.word	44071
	.byte	19,0,0,14
	.word	47553
	.byte	10
	.byte	'_Ifx_SRC_GCIF',0,4,164,3,25,16,13
	.byte	'CIF',0
	.word	47562
	.byte	16,2,35,0,0,14
	.word	47567
	.byte	35
	.byte	'Ifx_SRC_GCIF',0,4,167,3,3
	.word	47601
	.byte	18,8
	.word	44170
	.byte	19,1,0,14
	.word	47628
	.byte	10
	.byte	'_Ifx_SRC_GCPU',0,4,170,3,25,8,13
	.byte	'CPU',0
	.word	47637
	.byte	8,2,35,0,0,14
	.word	47642
	.byte	35
	.byte	'Ifx_SRC_GCPU',0,4,173,3,3
	.word	47676
	.byte	18,208,1
	.word	44241
	.byte	19,0,0,14
	.word	47703
	.byte	10
	.byte	'_Ifx_SRC_GDMA',0,4,176,3,25,208,1,13
	.byte	'DMA',0
	.word	47713
	.byte	208,1,2,35,0,0,14
	.word	47718
	.byte	35
	.byte	'Ifx_SRC_GDMA',0,4,179,3,3
	.word	47754
	.byte	14
	.word	44334
	.byte	14
	.word	44334
	.byte	14
	.word	44334
	.byte	10
	.byte	'_Ifx_SRC_GDSADC',0,4,182,3,25,32,13
	.byte	'DSADC0',0
	.word	47781
	.byte	8,2,35,0,13
	.byte	'reserved_8',0
	.word	5340
	.byte	8,2,35,8,13
	.byte	'DSADC2',0
	.word	47786
	.byte	8,2,35,16,13
	.byte	'DSADC3',0
	.word	47791
	.byte	8,2,35,24,0,14
	.word	47796
	.byte	35
	.byte	'Ifx_SRC_GDSADC',0,4,188,3,3
	.word	47887
	.byte	18,4
	.word	44410
	.byte	19,0,0,14
	.word	47916
	.byte	10
	.byte	'_Ifx_SRC_GEMEM',0,4,191,3,25,4,13
	.byte	'EMEM',0
	.word	47925
	.byte	4,2,35,0,0,14
	.word	47930
	.byte	35
	.byte	'Ifx_SRC_GEMEM',0,4,194,3,3
	.word	47966
	.byte	18,80
	.word	44479
	.byte	19,0,0,14
	.word	47994
	.byte	10
	.byte	'_Ifx_SRC_GERAY',0,4,197,3,25,80,13
	.byte	'ERAY',0
	.word	48003
	.byte	80,2,35,0,0,14
	.word	48008
	.byte	35
	.byte	'Ifx_SRC_GERAY',0,4,200,3,3
	.word	48044
	.byte	18,4
	.word	44633
	.byte	19,0,0,14
	.word	48072
	.byte	10
	.byte	'_Ifx_SRC_GETH',0,4,203,3,25,4,13
	.byte	'ETH',0
	.word	48081
	.byte	4,2,35,0,0,14
	.word	48086
	.byte	35
	.byte	'Ifx_SRC_GETH',0,4,206,3,3
	.word	48120
	.byte	18,4
	.word	44691
	.byte	19,0,0,14
	.word	48147
	.byte	10
	.byte	'_Ifx_SRC_GFCE',0,4,209,3,25,4,13
	.byte	'FCE',0
	.word	48156
	.byte	4,2,35,0,0,14
	.word	48161
	.byte	35
	.byte	'Ifx_SRC_GFCE',0,4,212,3,3
	.word	48195
	.byte	18,12
	.word	44749
	.byte	19,0,0,14
	.word	48222
	.byte	10
	.byte	'_Ifx_SRC_GFFT',0,4,215,3,25,12,13
	.byte	'FFT',0
	.word	48231
	.byte	12,2,35,0,0,14
	.word	48236
	.byte	35
	.byte	'Ifx_SRC_GFFT',0,4,218,3,3
	.word	48270
	.byte	18,64
	.word	44844
	.byte	19,1,0,14
	.word	48297
	.byte	10
	.byte	'_Ifx_SRC_GGPSR',0,4,221,3,25,64,13
	.byte	'GPSR',0
	.word	48306
	.byte	64,2,35,0,0,14
	.word	48311
	.byte	35
	.byte	'Ifx_SRC_GGPSR',0,4,224,3,3
	.word	48347
	.byte	18,48
	.word	44965
	.byte	19,0,0,14
	.word	48375
	.byte	10
	.byte	'_Ifx_SRC_GGPT12',0,4,227,3,25,48,13
	.byte	'GPT12',0
	.word	48384
	.byte	48,2,35,0,0,14
	.word	48389
	.byte	35
	.byte	'Ifx_SRC_GGPT12',0,4,230,3,3
	.word	48427
	.byte	18,204,18
	.word	45222
	.byte	19,0,0,14
	.word	48456
	.byte	10
	.byte	'_Ifx_SRC_GGTM',0,4,233,3,25,204,18,13
	.byte	'GTM',0
	.word	48466
	.byte	204,18,2,35,0,0,14
	.word	48471
	.byte	35
	.byte	'Ifx_SRC_GGTM',0,4,236,3,3
	.word	48507
	.byte	18,4
	.word	45708
	.byte	19,0,0,14
	.word	48534
	.byte	10
	.byte	'_Ifx_SRC_GHSCT',0,4,239,3,25,4,13
	.byte	'HSCT',0
	.word	48543
	.byte	4,2,35,0,0,14
	.word	48548
	.byte	35
	.byte	'Ifx_SRC_GHSCT',0,4,242,3,3
	.word	48584
	.byte	18,64
	.word	45768
	.byte	19,3,0,14
	.word	48612
	.byte	10
	.byte	'_Ifx_SRC_GHSSL',0,4,245,3,25,68,13
	.byte	'HSSL',0
	.word	48621
	.byte	64,2,35,0,13
	.byte	'EXI',0
	.word	743
	.byte	4,2,35,64,0,14
	.word	48626
	.byte	35
	.byte	'Ifx_SRC_GHSSL',0,4,249,3,3
	.word	48675
	.byte	18,80
	.word	45877
	.byte	19,0,0,14
	.word	48703
	.byte	10
	.byte	'_Ifx_SRC_GI2C',0,4,252,3,25,80,13
	.byte	'I2C',0
	.word	48712
	.byte	80,2,35,0,0,14
	.word	48717
	.byte	35
	.byte	'Ifx_SRC_GI2C',0,4,255,3,3
	.word	48751
	.byte	18,4
	.word	46026
	.byte	19,0,0,14
	.word	48778
	.byte	10
	.byte	'_Ifx_SRC_GLMU',0,4,130,4,25,4,13
	.byte	'LMU',0
	.word	48787
	.byte	4,2,35,0,0,14
	.word	48792
	.byte	35
	.byte	'Ifx_SRC_GLMU',0,4,133,4,3
	.word	48826
	.byte	18,40
	.word	46084
	.byte	19,1,0,14
	.word	48853
	.byte	10
	.byte	'_Ifx_SRC_GMSC',0,4,136,4,25,40,13
	.byte	'MSC',0
	.word	48862
	.byte	40,2,35,0,0,14
	.word	48867
	.byte	35
	.byte	'Ifx_SRC_GMSC',0,4,139,4,3
	.word	48901
	.byte	18,8
	.word	46195
	.byte	19,1,0,14
	.word	48928
	.byte	10
	.byte	'_Ifx_SRC_GPMU',0,4,142,4,25,8,13
	.byte	'PMU',0
	.word	48937
	.byte	8,2,35,0,0,14
	.word	48942
	.byte	35
	.byte	'Ifx_SRC_GPMU',0,4,145,4,3
	.word	48976
	.byte	18,32
	.word	46253
	.byte	19,0,0,14
	.word	49003
	.byte	10
	.byte	'_Ifx_SRC_GPSI5',0,4,148,4,25,32,13
	.byte	'PSI5',0
	.word	49012
	.byte	32,2,35,0,0,14
	.word	49017
	.byte	35
	.byte	'Ifx_SRC_GPSI5',0,4,151,4,3
	.word	49053
	.byte	18,32
	.word	46313
	.byte	19,0,0,14
	.word	49081
	.byte	10
	.byte	'_Ifx_SRC_GPSI5S',0,4,154,4,25,32,13
	.byte	'PSI5S',0
	.word	49090
	.byte	32,2,35,0,0,14
	.word	49095
	.byte	35
	.byte	'Ifx_SRC_GPSI5S',0,4,157,4,3
	.word	49133
	.byte	18,96
	.word	46375
	.byte	19,3,0,14
	.word	49162
	.byte	10
	.byte	'_Ifx_SRC_GQSPI',0,4,160,4,25,96,13
	.byte	'QSPI',0
	.word	49171
	.byte	96,2,35,0,0,14
	.word	49176
	.byte	35
	.byte	'Ifx_SRC_GQSPI',0,4,163,4,3
	.word	49212
	.byte	18,4
	.word	46495
	.byte	19,0,0,14
	.word	49240
	.byte	10
	.byte	'_Ifx_SRC_GSCR',0,4,166,4,25,4,13
	.byte	'SCR',0
	.word	49249
	.byte	4,2,35,0,0,14
	.word	49254
	.byte	35
	.byte	'Ifx_SRC_GSCR',0,4,169,4,3
	.word	49288
	.byte	14
	.word	46553
	.byte	10
	.byte	'_Ifx_SRC_GSCU',0,4,172,4,25,20,13
	.byte	'SCU',0
	.word	49315
	.byte	20,2,35,0,0,14
	.word	49320
	.byte	35
	.byte	'Ifx_SRC_GSCU',0,4,175,4,3
	.word	49354
	.byte	18,24
	.word	46634
	.byte	19,0,0,14
	.word	49381
	.byte	10
	.byte	'_Ifx_SRC_GSENT',0,4,178,4,25,24,13
	.byte	'SENT',0
	.word	49390
	.byte	24,2,35,0,0,14
	.word	49395
	.byte	35
	.byte	'Ifx_SRC_GSENT',0,4,181,4,3
	.word	49431
	.byte	18,12
	.word	46694
	.byte	19,0,0,14
	.word	49459
	.byte	10
	.byte	'_Ifx_SRC_GSMU',0,4,184,4,25,12,13
	.byte	'SMU',0
	.word	49468
	.byte	12,2,35,0,0,14
	.word	49473
	.byte	35
	.byte	'Ifx_SRC_GSMU',0,4,187,4,3
	.word	49507
	.byte	18,16
	.word	46752
	.byte	19,1,0,14
	.word	49534
	.byte	10
	.byte	'_Ifx_SRC_GSTM',0,4,190,4,25,16,13
	.byte	'STM',0
	.word	49543
	.byte	16,2,35,0,0,14
	.word	49548
	.byte	35
	.byte	'Ifx_SRC_GSTM',0,4,193,4,3
	.word	49582
	.byte	18,64
	.word	46928
	.byte	19,3,0,14
	.word	49609
	.byte	18,224,1
	.word	436
	.byte	19,223,1,0,18,32
	.word	46824
	.byte	19,1,0,14
	.word	49634
	.byte	10
	.byte	'_Ifx_SRC_GVADC',0,4,196,4,25,192,2,13
	.byte	'G',0
	.word	49618
	.byte	64,2,35,0,13
	.byte	'reserved_40',0
	.word	49623
	.byte	224,1,2,35,64,13
	.byte	'CG',0
	.word	49643
	.byte	32,3,35,160,2,0,14
	.word	49648
	.byte	35
	.byte	'Ifx_SRC_GVADC',0,4,201,4,3
	.word	49717
	.byte	14
	.word	47030
	.byte	10
	.byte	'_Ifx_SRC_GXBAR',0,4,204,4,25,4,13
	.byte	'XBAR',0
	.word	49745
	.byte	4,2,35,0,0,14
	.word	49750
	.byte	35
	.byte	'Ifx_SRC_GXBAR',0,4,207,4,3
	.word	49786
	.byte	15,35,240,10,9,1,16
	.byte	'IfxScu_CCUCON0_CLKSEL_fBack',0,0,16
	.byte	'IfxScu_CCUCON0_CLKSEL_fPll',0,1,0,35
	.byte	'IfxScu_CCUCON0_CLKSEL',0,35,244,10,3
	.word	49814
	.byte	15,35,254,10,9,1,16
	.byte	'IfxScu_WDTCON1_IR_divBy16384',0,0,16
	.byte	'IfxScu_WDTCON1_IR_divBy256',0,1,16
	.byte	'IfxScu_WDTCON1_IR_divBy64',0,2,0,35
	.byte	'IfxScu_WDTCON1_IR',0,35,131,11,3
	.word	49911
	.byte	10
	.byte	'_Ifx_SCU_ACCEN0_Bits',0,6,45,16,4,11
	.byte	'EN0',0,1
	.word	436
	.byte	1,7,2,35,0,11
	.byte	'EN1',0,1
	.word	436
	.byte	1,6,2,35,0,11
	.byte	'EN2',0,1
	.word	436
	.byte	1,5,2,35,0,11
	.byte	'EN3',0,1
	.word	436
	.byte	1,4,2,35,0,11
	.byte	'EN4',0,1
	.word	436
	.byte	1,3,2,35,0,11
	.byte	'EN5',0,1
	.word	436
	.byte	1,2,2,35,0,11
	.byte	'EN6',0,1
	.word	436
	.byte	1,1,2,35,0,11
	.byte	'EN7',0,1
	.word	436
	.byte	1,0,2,35,0,11
	.byte	'EN8',0,1
	.word	436
	.byte	1,7,2,35,1,11
	.byte	'EN9',0,1
	.word	436
	.byte	1,6,2,35,1,11
	.byte	'EN10',0,1
	.word	436
	.byte	1,5,2,35,1,11
	.byte	'EN11',0,1
	.word	436
	.byte	1,4,2,35,1,11
	.byte	'EN12',0,1
	.word	436
	.byte	1,3,2,35,1,11
	.byte	'EN13',0,1
	.word	436
	.byte	1,2,2,35,1,11
	.byte	'EN14',0,1
	.word	436
	.byte	1,1,2,35,1,11
	.byte	'EN15',0,1
	.word	436
	.byte	1,0,2,35,1,11
	.byte	'EN16',0,1
	.word	436
	.byte	1,7,2,35,2,11
	.byte	'EN17',0,1
	.word	436
	.byte	1,6,2,35,2,11
	.byte	'EN18',0,1
	.word	436
	.byte	1,5,2,35,2,11
	.byte	'EN19',0,1
	.word	436
	.byte	1,4,2,35,2,11
	.byte	'EN20',0,1
	.word	436
	.byte	1,3,2,35,2,11
	.byte	'EN21',0,1
	.word	436
	.byte	1,2,2,35,2,11
	.byte	'EN22',0,1
	.word	436
	.byte	1,1,2,35,2,11
	.byte	'EN23',0,1
	.word	436
	.byte	1,0,2,35,2,11
	.byte	'EN24',0,1
	.word	436
	.byte	1,7,2,35,3,11
	.byte	'EN25',0,1
	.word	436
	.byte	1,6,2,35,3,11
	.byte	'EN26',0,1
	.word	436
	.byte	1,5,2,35,3,11
	.byte	'EN27',0,1
	.word	436
	.byte	1,4,2,35,3,11
	.byte	'EN28',0,1
	.word	436
	.byte	1,3,2,35,3,11
	.byte	'EN29',0,1
	.word	436
	.byte	1,2,2,35,3,11
	.byte	'EN30',0,1
	.word	436
	.byte	1,1,2,35,3,11
	.byte	'EN31',0,1
	.word	436
	.byte	1,0,2,35,3,0,35
	.byte	'Ifx_SCU_ACCEN0_Bits',0,6,79,3
	.word	50033
	.byte	10
	.byte	'_Ifx_SCU_ACCEN1_Bits',0,6,82,16,4,11
	.byte	'reserved_0',0,4
	.word	413
	.byte	32,0,2,35,0,0,35
	.byte	'Ifx_SCU_ACCEN1_Bits',0,6,85,3
	.word	50590
	.byte	10
	.byte	'_Ifx_SCU_ARSTDIS_Bits',0,6,88,16,4,11
	.byte	'STM0DIS',0,1
	.word	436
	.byte	1,7,2,35,0,11
	.byte	'STM1DIS',0,1
	.word	436
	.byte	1,6,2,35,0,11
	.byte	'STM2DIS',0,1
	.word	436
	.byte	1,5,2,35,0,11
	.byte	'reserved_3',0,4
	.word	413
	.byte	29,0,2,35,0,0,35
	.byte	'Ifx_SCU_ARSTDIS_Bits',0,6,94,3
	.word	50667
	.byte	10
	.byte	'_Ifx_SCU_CCUCON0_Bits',0,6,97,16,4,11
	.byte	'BAUD1DIV',0,1
	.word	436
	.byte	4,4,2,35,0,11
	.byte	'BAUD2DIV',0,1
	.word	436
	.byte	4,0,2,35,0,11
	.byte	'SRIDIV',0,1
	.word	436
	.byte	4,4,2,35,1,11
	.byte	'LPDIV',0,1
	.word	436
	.byte	4,0,2,35,1,11
	.byte	'SPBDIV',0,1
	.word	436
	.byte	4,4,2,35,2,11
	.byte	'FSI2DIV',0,1
	.word	436
	.byte	2,2,2,35,2,11
	.byte	'reserved_22',0,1
	.word	436
	.byte	2,0,2,35,2,11
	.byte	'FSIDIV',0,1
	.word	436
	.byte	2,6,2,35,3,11
	.byte	'reserved_26',0,1
	.word	436
	.byte	2,4,2,35,3,11
	.byte	'CLKSEL',0,1
	.word	436
	.byte	2,2,2,35,3,11
	.byte	'UP',0,1
	.word	436
	.byte	1,1,2,35,3,11
	.byte	'LCK',0,1
	.word	436
	.byte	1,0,2,35,3,0,35
	.byte	'Ifx_SCU_CCUCON0_Bits',0,6,111,3
	.word	50803
	.byte	10
	.byte	'_Ifx_SCU_CCUCON1_Bits',0,6,114,16,4,11
	.byte	'CANDIV',0,1
	.word	436
	.byte	4,4,2,35,0,11
	.byte	'ERAYDIV',0,1
	.word	436
	.byte	4,0,2,35,0,11
	.byte	'STMDIV',0,1
	.word	436
	.byte	4,4,2,35,1,11
	.byte	'GTMDIV',0,1
	.word	436
	.byte	4,0,2,35,1,11
	.byte	'ETHDIV',0,1
	.word	436
	.byte	4,4,2,35,2,11
	.byte	'ASCLINFDIV',0,1
	.word	436
	.byte	4,0,2,35,2,11
	.byte	'ASCLINSDIV',0,1
	.word	436
	.byte	4,4,2,35,3,11
	.byte	'INSEL',0,1
	.word	436
	.byte	2,2,2,35,3,11
	.byte	'UP',0,1
	.word	436
	.byte	1,1,2,35,3,11
	.byte	'LCK',0,1
	.word	436
	.byte	1,0,2,35,3,0,35
	.byte	'Ifx_SCU_CCUCON1_Bits',0,6,126,3
	.word	51083
	.byte	10
	.byte	'_Ifx_SCU_CCUCON2_Bits',0,6,129,1,16,4,11
	.byte	'BBBDIV',0,1
	.word	436
	.byte	4,4,2,35,0,11
	.byte	'reserved_4',0,4
	.word	413
	.byte	26,2,2,35,0,11
	.byte	'UP',0,1
	.word	436
	.byte	1,1,2,35,3,11
	.byte	'LCK',0,1
	.word	436
	.byte	1,0,2,35,3,0,35
	.byte	'Ifx_SCU_CCUCON2_Bits',0,6,135,1,3
	.word	51321
	.byte	10
	.byte	'_Ifx_SCU_CCUCON3_Bits',0,6,138,1,16,4,11
	.byte	'PLLDIV',0,1
	.word	436
	.byte	6,2,2,35,0,11
	.byte	'PLLSEL',0,1
	.word	436
	.byte	2,0,2,35,0,11
	.byte	'PLLERAYDIV',0,1
	.word	436
	.byte	6,2,2,35,1,11
	.byte	'PLLERAYSEL',0,1
	.word	436
	.byte	2,0,2,35,1,11
	.byte	'SRIDIV',0,1
	.word	436
	.byte	6,2,2,35,2,11
	.byte	'SRISEL',0,1
	.word	436
	.byte	2,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	436
	.byte	5,3,2,35,3,11
	.byte	'SLCK',0,1
	.word	436
	.byte	1,2,2,35,3,11
	.byte	'UP',0,1
	.word	436
	.byte	1,1,2,35,3,11
	.byte	'LCK',0,1
	.word	436
	.byte	1,0,2,35,3,0,35
	.byte	'Ifx_SCU_CCUCON3_Bits',0,6,150,1,3
	.word	51449
	.byte	10
	.byte	'_Ifx_SCU_CCUCON4_Bits',0,6,153,1,16,4,11
	.byte	'SPBDIV',0,1
	.word	436
	.byte	6,2,2,35,0,11
	.byte	'SPBSEL',0,1
	.word	436
	.byte	2,0,2,35,0,11
	.byte	'GTMDIV',0,1
	.word	436
	.byte	6,2,2,35,1,11
	.byte	'GTMSEL',0,1
	.word	436
	.byte	2,0,2,35,1,11
	.byte	'STMDIV',0,1
	.word	436
	.byte	6,2,2,35,2,11
	.byte	'STMSEL',0,1
	.word	436
	.byte	2,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	436
	.byte	5,3,2,35,3,11
	.byte	'SLCK',0,1
	.word	436
	.byte	1,2,2,35,3,11
	.byte	'UP',0,1
	.word	436
	.byte	1,1,2,35,3,11
	.byte	'LCK',0,1
	.word	436
	.byte	1,0,2,35,3,0,35
	.byte	'Ifx_SCU_CCUCON4_Bits',0,6,165,1,3
	.word	51692
	.byte	10
	.byte	'_Ifx_SCU_CCUCON5_Bits',0,6,168,1,16,4,11
	.byte	'MAXDIV',0,1
	.word	436
	.byte	4,4,2,35,0,11
	.byte	'reserved_4',0,4
	.word	413
	.byte	26,2,2,35,0,11
	.byte	'UP',0,1
	.word	436
	.byte	1,1,2,35,3,11
	.byte	'LCK',0,1
	.word	436
	.byte	1,0,2,35,3,0,35
	.byte	'Ifx_SCU_CCUCON5_Bits',0,6,174,1,3
	.word	51927
	.byte	10
	.byte	'_Ifx_SCU_CCUCON6_Bits',0,6,177,1,16,4,11
	.byte	'CPU0DIV',0,1
	.word	436
	.byte	6,2,2,35,0,11
	.byte	'reserved_6',0,4
	.word	413
	.byte	26,0,2,35,0,0,35
	.byte	'Ifx_SCU_CCUCON6_Bits',0,6,181,1,3
	.word	52055
	.byte	10
	.byte	'_Ifx_SCU_CCUCON7_Bits',0,6,184,1,16,4,11
	.byte	'CPU1DIV',0,1
	.word	436
	.byte	6,2,2,35,0,11
	.byte	'reserved_6',0,4
	.word	413
	.byte	26,0,2,35,0,0,35
	.byte	'Ifx_SCU_CCUCON7_Bits',0,6,188,1,3
	.word	52155
	.byte	10
	.byte	'_Ifx_SCU_CHIPID_Bits',0,6,191,1,16,4,11
	.byte	'CHREV',0,1
	.word	436
	.byte	6,2,2,35,0,11
	.byte	'CHTEC',0,1
	.word	436
	.byte	2,0,2,35,0,11
	.byte	'CHID',0,1
	.word	436
	.byte	8,0,2,35,1,11
	.byte	'EEA',0,1
	.word	436
	.byte	1,7,2,35,2,11
	.byte	'UCODE',0,1
	.word	436
	.byte	7,0,2,35,2,11
	.byte	'FSIZE',0,1
	.word	436
	.byte	4,4,2,35,3,11
	.byte	'SP',0,1
	.word	436
	.byte	2,2,2,35,3,11
	.byte	'SEC',0,1
	.word	436
	.byte	1,1,2,35,3,11
	.byte	'reserved_31',0,1
	.word	436
	.byte	1,0,2,35,3,0,35
	.byte	'Ifx_SCU_CHIPID_Bits',0,6,202,1,3
	.word	52255
	.byte	10
	.byte	'_Ifx_SCU_DTSCON_Bits',0,6,205,1,16,4,11
	.byte	'PWD',0,1
	.word	436
	.byte	1,7,2,35,0,11
	.byte	'START',0,1
	.word	436
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	436
	.byte	2,4,2,35,0,11
	.byte	'CAL',0,4
	.word	413
	.byte	20,8,2,35,0,11
	.byte	'reserved_24',0,1
	.word	436
	.byte	7,1,2,35,3,11
	.byte	'SLCK',0,1
	.word	436
	.byte	1,0,2,35,3,0,35
	.byte	'Ifx_SCU_DTSCON_Bits',0,6,213,1,3
	.word	52463
	.byte	10
	.byte	'_Ifx_SCU_DTSLIM_Bits',0,6,216,1,16,4,11
	.byte	'LOWER',0,2
	.word	987
	.byte	10,6,2,35,0,11
	.byte	'reserved_10',0,1
	.word	436
	.byte	5,1,2,35,1,11
	.byte	'LLU',0,1
	.word	436
	.byte	1,0,2,35,1,11
	.byte	'UPPER',0,2
	.word	987
	.byte	10,6,2,35,2,11
	.byte	'reserved_26',0,1
	.word	436
	.byte	4,2,2,35,3,11
	.byte	'SLCK',0,1
	.word	436
	.byte	1,1,2,35,3,11
	.byte	'UOF',0,1
	.word	436
	.byte	1,0,2,35,3,0,35
	.byte	'Ifx_SCU_DTSLIM_Bits',0,6,225,1,3
	.word	52628
	.byte	10
	.byte	'_Ifx_SCU_DTSSTAT_Bits',0,6,228,1,16,4,11
	.byte	'RESULT',0,2
	.word	987
	.byte	10,6,2,35,0,11
	.byte	'reserved_10',0,1
	.word	436
	.byte	4,2,2,35,1,11
	.byte	'RDY',0,1
	.word	436
	.byte	1,1,2,35,1,11
	.byte	'BUSY',0,1
	.word	436
	.byte	1,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	987
	.byte	16,0,2,35,2,0,35
	.byte	'Ifx_SCU_DTSSTAT_Bits',0,6,235,1,3
	.word	52811
	.byte	10
	.byte	'_Ifx_SCU_EICR_Bits',0,6,238,1,16,4,11
	.byte	'reserved_0',0,1
	.word	436
	.byte	4,4,2,35,0,11
	.byte	'EXIS0',0,1
	.word	436
	.byte	3,1,2,35,0,11
	.byte	'reserved_7',0,1
	.word	436
	.byte	1,0,2,35,0,11
	.byte	'FEN0',0,1
	.word	436
	.byte	1,7,2,35,1,11
	.byte	'REN0',0,1
	.word	436
	.byte	1,6,2,35,1,11
	.byte	'LDEN0',0,1
	.word	436
	.byte	1,5,2,35,1,11
	.byte	'EIEN0',0,1
	.word	436
	.byte	1,4,2,35,1,11
	.byte	'INP0',0,1
	.word	436
	.byte	3,1,2,35,1,11
	.byte	'reserved_15',0,4
	.word	413
	.byte	5,12,2,35,0,11
	.byte	'EXIS1',0,1
	.word	436
	.byte	3,1,2,35,2,11
	.byte	'reserved_23',0,1
	.word	436
	.byte	1,0,2,35,2,11
	.byte	'FEN1',0,1
	.word	436
	.byte	1,7,2,35,3,11
	.byte	'REN1',0,1
	.word	436
	.byte	1,6,2,35,3,11
	.byte	'LDEN1',0,1
	.word	436
	.byte	1,5,2,35,3,11
	.byte	'EIEN1',0,1
	.word	436
	.byte	1,4,2,35,3,11
	.byte	'INP1',0,1
	.word	436
	.byte	3,1,2,35,3,11
	.byte	'reserved_31',0,1
	.word	436
	.byte	1,0,2,35,3,0,35
	.byte	'Ifx_SCU_EICR_Bits',0,6,129,2,3
	.word	52965
	.byte	10
	.byte	'_Ifx_SCU_EIFR_Bits',0,6,132,2,16,4,11
	.byte	'INTF0',0,1
	.word	436
	.byte	1,7,2,35,0,11
	.byte	'INTF1',0,1
	.word	436
	.byte	1,6,2,35,0,11
	.byte	'INTF2',0,1
	.word	436
	.byte	1,5,2,35,0,11
	.byte	'INTF3',0,1
	.word	436
	.byte	1,4,2,35,0,11
	.byte	'INTF4',0,1
	.word	436
	.byte	1,3,2,35,0,11
	.byte	'INTF5',0,1
	.word	436
	.byte	1,2,2,35,0,11
	.byte	'INTF6',0,1
	.word	436
	.byte	1,1,2,35,0,11
	.byte	'INTF7',0,1
	.word	436
	.byte	1,0,2,35,0,11
	.byte	'reserved_8',0,4
	.word	413
	.byte	24,0,2,35,0,0,35
	.byte	'Ifx_SCU_EIFR_Bits',0,6,143,2,3
	.word	53329
	.byte	10
	.byte	'_Ifx_SCU_EMSR_Bits',0,6,146,2,16,4,11
	.byte	'POL',0,1
	.word	436
	.byte	1,7,2,35,0,11
	.byte	'MODE',0,1
	.word	436
	.byte	1,6,2,35,0,11
	.byte	'ENON',0,1
	.word	436
	.byte	1,5,2,35,0,11
	.byte	'PSEL',0,1
	.word	436
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,2
	.word	987
	.byte	12,0,2,35,0,11
	.byte	'EMSF',0,1
	.word	436
	.byte	1,7,2,35,2,11
	.byte	'SEMSF',0,1
	.word	436
	.byte	1,6,2,35,2,11
	.byte	'reserved_18',0,1
	.word	436
	.byte	6,0,2,35,2,11
	.byte	'EMSFM',0,1
	.word	436
	.byte	2,6,2,35,3,11
	.byte	'SEMSFM',0,1
	.word	436
	.byte	2,4,2,35,3,11
	.byte	'reserved_28',0,1
	.word	436
	.byte	4,0,2,35,3,0,35
	.byte	'Ifx_SCU_EMSR_Bits',0,6,159,2,3
	.word	53540
	.byte	10
	.byte	'_Ifx_SCU_ESRCFG_Bits',0,6,162,2,16,4,11
	.byte	'reserved_0',0,1
	.word	436
	.byte	7,1,2,35,0,11
	.byte	'EDCON',0,2
	.word	987
	.byte	2,7,2,35,0,11
	.byte	'reserved_9',0,4
	.word	413
	.byte	23,0,2,35,0,0,35
	.byte	'Ifx_SCU_ESRCFG_Bits',0,6,167,2,3
	.word	53792
	.byte	10
	.byte	'_Ifx_SCU_ESROCFG_Bits',0,6,170,2,16,4,11
	.byte	'ARI',0,1
	.word	436
	.byte	1,7,2,35,0,11
	.byte	'ARC',0,1
	.word	436
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,4
	.word	413
	.byte	30,0,2,35,0,0,35
	.byte	'Ifx_SCU_ESROCFG_Bits',0,6,175,2,3
	.word	53910
	.byte	10
	.byte	'_Ifx_SCU_EVR13CON_Bits',0,6,178,2,16,4,11
	.byte	'reserved_0',0,4
	.word	413
	.byte	28,4,2,35,0,11
	.byte	'EVR13OFF',0,1
	.word	436
	.byte	1,3,2,35,3,11
	.byte	'BPEVR13OFF',0,1
	.word	436
	.byte	1,2,2,35,3,11
	.byte	'reserved_30',0,1
	.word	436
	.byte	1,1,2,35,3,11
	.byte	'LCK',0,1
	.word	436
	.byte	1,0,2,35,3,0,35
	.byte	'Ifx_SCU_EVR13CON_Bits',0,6,185,2,3
	.word	54021
	.byte	10
	.byte	'_Ifx_SCU_EVR33CON_Bits',0,6,188,2,16,4,11
	.byte	'reserved_0',0,4
	.word	413
	.byte	28,4,2,35,0,11
	.byte	'EVR33OFF',0,1
	.word	436
	.byte	1,3,2,35,3,11
	.byte	'BPEVR33OFF',0,1
	.word	436
	.byte	1,2,2,35,3,11
	.byte	'reserved_30',0,1
	.word	436
	.byte	1,1,2,35,3,11
	.byte	'LCK',0,1
	.word	436
	.byte	1,0,2,35,3,0,35
	.byte	'Ifx_SCU_EVR33CON_Bits',0,6,195,2,3
	.word	54184
	.byte	10
	.byte	'_Ifx_SCU_EVRADCSTAT_Bits',0,6,198,2,16,4,11
	.byte	'ADC13V',0,1
	.word	436
	.byte	8,0,2,35,0,11
	.byte	'ADC33V',0,1
	.word	436
	.byte	8,0,2,35,1,11
	.byte	'ADCSWDV',0,1
	.word	436
	.byte	8,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	436
	.byte	7,1,2,35,3,11
	.byte	'VAL',0,1
	.word	436
	.byte	1,0,2,35,3,0,35
	.byte	'Ifx_SCU_EVRADCSTAT_Bits',0,6,205,2,3
	.word	54347
	.byte	10
	.byte	'_Ifx_SCU_EVRDVSTAT_Bits',0,6,208,2,16,4,11
	.byte	'DVS13TRIM',0,1
	.word	436
	.byte	8,0,2,35,0,11
	.byte	'reserved_8',0,1
	.word	436
	.byte	8,0,2,35,1,11
	.byte	'DVS33TRIM',0,1
	.word	436
	.byte	8,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	436
	.byte	7,1,2,35,3,11
	.byte	'VAL',0,1
	.word	436
	.byte	1,0,2,35,3,0,35
	.byte	'Ifx_SCU_EVRDVSTAT_Bits',0,6,215,2,3
	.word	54505
	.byte	10
	.byte	'_Ifx_SCU_EVRMONCTRL_Bits',0,6,218,2,16,4,11
	.byte	'EVR13OVMOD',0,1
	.word	436
	.byte	2,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	436
	.byte	2,4,2,35,0,11
	.byte	'EVR13UVMOD',0,1
	.word	436
	.byte	2,2,2,35,0,11
	.byte	'reserved_6',0,1
	.word	436
	.byte	2,0,2,35,0,11
	.byte	'EVR33OVMOD',0,1
	.word	436
	.byte	2,6,2,35,1,11
	.byte	'reserved_10',0,1
	.word	436
	.byte	2,4,2,35,1,11
	.byte	'EVR33UVMOD',0,1
	.word	436
	.byte	2,2,2,35,1,11
	.byte	'reserved_14',0,1
	.word	436
	.byte	2,0,2,35,1,11
	.byte	'SWDOVMOD',0,1
	.word	436
	.byte	2,6,2,35,2,11
	.byte	'reserved_18',0,1
	.word	436
	.byte	2,4,2,35,2,11
	.byte	'SWDUVMOD',0,1
	.word	436
	.byte	2,2,2,35,2,11
	.byte	'reserved_22',0,2
	.word	987
	.byte	10,0,2,35,2,0,35
	.byte	'Ifx_SCU_EVRMONCTRL_Bits',0,6,232,2,3
	.word	54670
	.byte	10
	.byte	'_Ifx_SCU_EVROSCCTRL_Bits',0,6,235,2,16,4,11
	.byte	'OSCTRIM',0,2
	.word	987
	.byte	10,6,2,35,0,11
	.byte	'OSCPTAT',0,1
	.word	436
	.byte	6,0,2,35,1,11
	.byte	'OSCANASEL',0,1
	.word	436
	.byte	4,4,2,35,2,11
	.byte	'HPBGTRIM',0,2
	.word	987
	.byte	7,5,2,35,2,11
	.byte	'HPBGCLKEN',0,1
	.word	436
	.byte	1,4,2,35,3,11
	.byte	'OSC3V3',0,1
	.word	436
	.byte	1,3,2,35,3,11
	.byte	'reserved_29',0,1
	.word	436
	.byte	2,1,2,35,3,11
	.byte	'LCK',0,1
	.word	436
	.byte	1,0,2,35,3,0,35
	.byte	'Ifx_SCU_EVROSCCTRL_Bits',0,6,245,2,3
	.word	54999
	.byte	10
	.byte	'_Ifx_SCU_EVROVMON_Bits',0,6,248,2,16,4,11
	.byte	'EVR13OVVAL',0,1
	.word	436
	.byte	8,0,2,35,0,11
	.byte	'EVR33OVVAL',0,1
	.word	436
	.byte	8,0,2,35,1,11
	.byte	'SWDOVVAL',0,1
	.word	436
	.byte	8,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	436
	.byte	7,1,2,35,3,11
	.byte	'LCK',0,1
	.word	436
	.byte	1,0,2,35,3,0,35
	.byte	'Ifx_SCU_EVROVMON_Bits',0,6,255,2,3
	.word	55220
	.byte	10
	.byte	'_Ifx_SCU_EVRRSTCON_Bits',0,6,130,3,16,4,11
	.byte	'RST13TRIM',0,1
	.word	436
	.byte	8,0,2,35,0,11
	.byte	'reserved_8',0,4
	.word	413
	.byte	16,8,2,35,0,11
	.byte	'RST13OFF',0,1
	.word	436
	.byte	1,7,2,35,3,11
	.byte	'BPRST13OFF',0,1
	.word	436
	.byte	1,6,2,35,3,11
	.byte	'RST33OFF',0,1
	.word	436
	.byte	1,5,2,35,3,11
	.byte	'BPRST33OFF',0,1
	.word	436
	.byte	1,4,2,35,3,11
	.byte	'RSTSWDOFF',0,1
	.word	436
	.byte	1,3,2,35,3,11
	.byte	'BPRSTSWDOFF',0,1
	.word	436
	.byte	1,2,2,35,3,11
	.byte	'reserved_30',0,1
	.word	436
	.byte	1,1,2,35,3,11
	.byte	'LCK',0,1
	.word	436
	.byte	1,0,2,35,3,0,35
	.byte	'Ifx_SCU_EVRRSTCON_Bits',0,6,142,3,3
	.word	55383
	.byte	10
	.byte	'_Ifx_SCU_EVRSDCOEFF1_Bits',0,6,145,3,16,4,11
	.byte	'SD5P',0,1
	.word	436
	.byte	8,0,2,35,0,11
	.byte	'SD5I',0,1
	.word	436
	.byte	8,0,2,35,1,11
	.byte	'SD5D',0,1
	.word	436
	.byte	8,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	436
	.byte	7,1,2,35,3,11
	.byte	'LCK',0,1
	.word	436
	.byte	1,0,2,35,3,0,35
	.byte	'Ifx_SCU_EVRSDCOEFF1_Bits',0,6,152,3,3
	.word	55655
	.byte	10
	.byte	'_Ifx_SCU_EVRSDCOEFF2_Bits',0,6,155,3,16,4,11
	.byte	'SD33P',0,1
	.word	436
	.byte	8,0,2,35,0,11
	.byte	'SD33I',0,1
	.word	436
	.byte	8,0,2,35,1,11
	.byte	'SD33D',0,1
	.word	436
	.byte	8,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	436
	.byte	7,1,2,35,3,11
	.byte	'LCK',0,1
	.word	436
	.byte	1,0,2,35,3,0,35
	.byte	'Ifx_SCU_EVRSDCOEFF2_Bits',0,6,162,3,3
	.word	55808
	.byte	10
	.byte	'_Ifx_SCU_EVRSDCOEFF3_Bits',0,6,165,3,16,4,11
	.byte	'CT5REG0',0,1
	.word	436
	.byte	8,0,2,35,0,11
	.byte	'CT5REG1',0,1
	.word	436
	.byte	8,0,2,35,1,11
	.byte	'CT5REG2',0,1
	.word	436
	.byte	8,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	436
	.byte	7,1,2,35,3,11
	.byte	'LCK',0,1
	.word	436
	.byte	1,0,2,35,3,0,35
	.byte	'Ifx_SCU_EVRSDCOEFF3_Bits',0,6,172,3,3
	.word	55964
	.byte	10
	.byte	'_Ifx_SCU_EVRSDCOEFF4_Bits',0,6,175,3,16,4,11
	.byte	'CT5REG3',0,1
	.word	436
	.byte	8,0,2,35,0,11
	.byte	'CT5REG4',0,1
	.word	436
	.byte	8,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	987
	.byte	15,1,2,35,2,11
	.byte	'LCK',0,1
	.word	436
	.byte	1,0,2,35,3,0,35
	.byte	'Ifx_SCU_EVRSDCOEFF4_Bits',0,6,181,3,3
	.word	56126
	.byte	10
	.byte	'_Ifx_SCU_EVRSDCOEFF5_Bits',0,6,184,3,16,4,11
	.byte	'CT33REG0',0,1
	.word	436
	.byte	8,0,2,35,0,11
	.byte	'CT33REG1',0,1
	.word	436
	.byte	8,0,2,35,1,11
	.byte	'CT33REG2',0,1
	.word	436
	.byte	8,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	436
	.byte	7,1,2,35,3,11
	.byte	'LCK',0,1
	.word	436
	.byte	1,0,2,35,3,0,35
	.byte	'Ifx_SCU_EVRSDCOEFF5_Bits',0,6,191,3,3
	.word	56269
	.byte	10
	.byte	'_Ifx_SCU_EVRSDCOEFF6_Bits',0,6,194,3,16,4,11
	.byte	'CT33REG3',0,1
	.word	436
	.byte	8,0,2,35,0,11
	.byte	'CT33REG4',0,1
	.word	436
	.byte	8,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	987
	.byte	15,1,2,35,2,11
	.byte	'LCK',0,1
	.word	436
	.byte	1,0,2,35,3,0,35
	.byte	'Ifx_SCU_EVRSDCOEFF6_Bits',0,6,200,3,3
	.word	56434
	.byte	10
	.byte	'_Ifx_SCU_EVRSDCTRL1_Bits',0,6,203,3,16,4,11
	.byte	'SDFREQSPRD',0,2
	.word	987
	.byte	16,0,2,35,0,11
	.byte	'SDFREQ',0,1
	.word	436
	.byte	8,0,2,35,2,11
	.byte	'SDSTEP',0,1
	.word	436
	.byte	4,4,2,35,3,11
	.byte	'reserved_28',0,1
	.word	436
	.byte	2,2,2,35,3,11
	.byte	'SDSAMPLE',0,1
	.word	436
	.byte	1,1,2,35,3,11
	.byte	'LCK',0,1
	.word	436
	.byte	1,0,2,35,3,0,35
	.byte	'Ifx_SCU_EVRSDCTRL1_Bits',0,6,211,3,3
	.word	56579
	.byte	10
	.byte	'_Ifx_SCU_EVRSDCTRL2_Bits',0,6,214,3,16,4,11
	.byte	'DRVP',0,1
	.word	436
	.byte	8,0,2,35,0,11
	.byte	'SDMINMAXDC',0,1
	.word	436
	.byte	8,0,2,35,1,11
	.byte	'DRVN',0,1
	.word	436
	.byte	8,0,2,35,2,11
	.byte	'SDLUT',0,1
	.word	436
	.byte	6,2,2,35,3,11
	.byte	'reserved_30',0,1
	.word	436
	.byte	1,1,2,35,3,11
	.byte	'LCK',0,1
	.word	436
	.byte	1,0,2,35,3,0,35
	.byte	'Ifx_SCU_EVRSDCTRL2_Bits',0,6,222,3,3
	.word	56760
	.byte	10
	.byte	'_Ifx_SCU_EVRSDCTRL3_Bits',0,6,225,3,16,4,11
	.byte	'SDPWMPRE',0,1
	.word	436
	.byte	8,0,2,35,0,11
	.byte	'SDPID',0,1
	.word	436
	.byte	8,0,2,35,1,11
	.byte	'SDVOKLVL',0,1
	.word	436
	.byte	8,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	436
	.byte	7,1,2,35,3,11
	.byte	'LCK',0,1
	.word	436
	.byte	1,0,2,35,3,0,35
	.byte	'Ifx_SCU_EVRSDCTRL3_Bits',0,6,232,3,3
	.word	56934
	.byte	10
	.byte	'_Ifx_SCU_EVRSDCTRL4_Bits',0,6,235,3,16,4,11
	.byte	'reserved_0',0,1
	.word	436
	.byte	8,0,2,35,0,11
	.byte	'SYNCDIV',0,1
	.word	436
	.byte	3,5,2,35,1,11
	.byte	'reserved_11',0,4
	.word	413
	.byte	20,1,2,35,0,11
	.byte	'LCK',0,1
	.word	436
	.byte	1,0,2,35,3,0,35
	.byte	'Ifx_SCU_EVRSDCTRL4_Bits',0,6,241,3,3
	.word	57094
	.byte	10
	.byte	'_Ifx_SCU_EVRSTAT_Bits',0,6,244,3,16,4,11
	.byte	'EVR13',0,1
	.word	436
	.byte	1,7,2,35,0,11
	.byte	'OV13',0,1
	.word	436
	.byte	1,6,2,35,0,11
	.byte	'EVR33',0,1
	.word	436
	.byte	1,5,2,35,0,11
	.byte	'OV33',0,1
	.word	436
	.byte	1,4,2,35,0,11
	.byte	'OVSWD',0,1
	.word	436
	.byte	1,3,2,35,0,11
	.byte	'UV13',0,1
	.word	436
	.byte	1,2,2,35,0,11
	.byte	'UV33',0,1
	.word	436
	.byte	1,1,2,35,0,11
	.byte	'UVSWD',0,1
	.word	436
	.byte	1,0,2,35,0,11
	.byte	'EXTPASS13',0,1
	.word	436
	.byte	1,7,2,35,1,11
	.byte	'EXTPASS33',0,1
	.word	436
	.byte	1,6,2,35,1,11
	.byte	'BGPROK',0,1
	.word	436
	.byte	1,5,2,35,1,11
	.byte	'reserved_11',0,4
	.word	413
	.byte	21,0,2,35,0,0,35
	.byte	'Ifx_SCU_EVRSTAT_Bits',0,6,130,4,3
	.word	57238
	.byte	10
	.byte	'_Ifx_SCU_EVRTRIM_Bits',0,6,133,4,16,4,11
	.byte	'EVR13TRIM',0,1
	.word	436
	.byte	8,0,2,35,0,11
	.byte	'SDVOUTSEL',0,1
	.word	436
	.byte	8,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	987
	.byte	15,1,2,35,2,11
	.byte	'LCK',0,1
	.word	436
	.byte	1,0,2,35,3,0,35
	.byte	'Ifx_SCU_EVRTRIM_Bits',0,6,139,4,3
	.word	57512
	.byte	10
	.byte	'_Ifx_SCU_EVRUVMON_Bits',0,6,142,4,16,4,11
	.byte	'EVR13UVVAL',0,1
	.word	436
	.byte	8,0,2,35,0,11
	.byte	'EVR33UVVAL',0,1
	.word	436
	.byte	8,0,2,35,1,11
	.byte	'SWDUVVAL',0,1
	.word	436
	.byte	8,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	436
	.byte	7,1,2,35,3,11
	.byte	'LCK',0,1
	.word	436
	.byte	1,0,2,35,3,0,35
	.byte	'Ifx_SCU_EVRUVMON_Bits',0,6,149,4,3
	.word	57651
	.byte	10
	.byte	'_Ifx_SCU_EXTCON_Bits',0,6,152,4,16,4,11
	.byte	'EN0',0,1
	.word	436
	.byte	1,7,2,35,0,11
	.byte	'reserved_1',0,1
	.word	436
	.byte	1,6,2,35,0,11
	.byte	'SEL0',0,1
	.word	436
	.byte	4,2,2,35,0,11
	.byte	'reserved_6',0,2
	.word	987
	.byte	10,0,2,35,0,11
	.byte	'EN1',0,1
	.word	436
	.byte	1,7,2,35,2,11
	.byte	'NSEL',0,1
	.word	436
	.byte	1,6,2,35,2,11
	.byte	'SEL1',0,1
	.word	436
	.byte	4,2,2,35,2,11
	.byte	'reserved_22',0,1
	.word	436
	.byte	2,0,2,35,2,11
	.byte	'DIV1',0,1
	.word	436
	.byte	8,0,2,35,3,0,35
	.byte	'Ifx_SCU_EXTCON_Bits',0,6,163,4,3
	.word	57814
	.byte	10
	.byte	'_Ifx_SCU_FDR_Bits',0,6,166,4,16,4,11
	.byte	'STEP',0,2
	.word	987
	.byte	10,6,2,35,0,11
	.byte	'reserved_10',0,1
	.word	436
	.byte	4,2,2,35,1,11
	.byte	'DM',0,1
	.word	436
	.byte	2,0,2,35,1,11
	.byte	'RESULT',0,2
	.word	987
	.byte	10,6,2,35,2,11
	.byte	'reserved_26',0,1
	.word	436
	.byte	5,1,2,35,3,11
	.byte	'DISCLK',0,1
	.word	436
	.byte	1,0,2,35,3,0,35
	.byte	'Ifx_SCU_FDR_Bits',0,6,174,4,3
	.word	58032
	.byte	10
	.byte	'_Ifx_SCU_FMR_Bits',0,6,177,4,16,4,11
	.byte	'FS0',0,1
	.word	436
	.byte	1,7,2,35,0,11
	.byte	'FS1',0,1
	.word	436
	.byte	1,6,2,35,0,11
	.byte	'FS2',0,1
	.word	436
	.byte	1,5,2,35,0,11
	.byte	'FS3',0,1
	.word	436
	.byte	1,4,2,35,0,11
	.byte	'FS4',0,1
	.word	436
	.byte	1,3,2,35,0,11
	.byte	'FS5',0,1
	.word	436
	.byte	1,2,2,35,0,11
	.byte	'FS6',0,1
	.word	436
	.byte	1,1,2,35,0,11
	.byte	'FS7',0,1
	.word	436
	.byte	1,0,2,35,0,11
	.byte	'reserved_8',0,1
	.word	436
	.byte	8,0,2,35,1,11
	.byte	'FC0',0,1
	.word	436
	.byte	1,7,2,35,2,11
	.byte	'FC1',0,1
	.word	436
	.byte	1,6,2,35,2,11
	.byte	'FC2',0,1
	.word	436
	.byte	1,5,2,35,2,11
	.byte	'FC3',0,1
	.word	436
	.byte	1,4,2,35,2,11
	.byte	'FC4',0,1
	.word	436
	.byte	1,3,2,35,2,11
	.byte	'FC5',0,1
	.word	436
	.byte	1,2,2,35,2,11
	.byte	'FC6',0,1
	.word	436
	.byte	1,1,2,35,2,11
	.byte	'FC7',0,1
	.word	436
	.byte	1,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	436
	.byte	8,0,2,35,3,0,35
	.byte	'Ifx_SCU_FMR_Bits',0,6,197,4,3
	.word	58195
	.byte	10
	.byte	'_Ifx_SCU_ID_Bits',0,6,200,4,16,4,11
	.byte	'MODREV',0,1
	.word	436
	.byte	8,0,2,35,0,11
	.byte	'MODTYPE',0,1
	.word	436
	.byte	8,0,2,35,1,11
	.byte	'MODNUMBER',0,2
	.word	987
	.byte	16,0,2,35,2,0,35
	.byte	'Ifx_SCU_ID_Bits',0,6,205,4,3
	.word	58531
	.byte	10
	.byte	'_Ifx_SCU_IGCR_Bits',0,6,208,4,16,4,11
	.byte	'IPEN00',0,1
	.word	436
	.byte	1,7,2,35,0,11
	.byte	'IPEN01',0,1
	.word	436
	.byte	1,6,2,35,0,11
	.byte	'IPEN02',0,1
	.word	436
	.byte	1,5,2,35,0,11
	.byte	'IPEN03',0,1
	.word	436
	.byte	1,4,2,35,0,11
	.byte	'IPEN04',0,1
	.word	436
	.byte	1,3,2,35,0,11
	.byte	'IPEN05',0,1
	.word	436
	.byte	1,2,2,35,0,11
	.byte	'IPEN06',0,1
	.word	436
	.byte	1,1,2,35,0,11
	.byte	'IPEN07',0,1
	.word	436
	.byte	1,0,2,35,0,11
	.byte	'reserved_8',0,1
	.word	436
	.byte	5,3,2,35,1,11
	.byte	'GEEN0',0,1
	.word	436
	.byte	1,2,2,35,1,11
	.byte	'IGP0',0,1
	.word	436
	.byte	2,0,2,35,1,11
	.byte	'IPEN10',0,1
	.word	436
	.byte	1,7,2,35,2,11
	.byte	'IPEN11',0,1
	.word	436
	.byte	1,6,2,35,2,11
	.byte	'IPEN12',0,1
	.word	436
	.byte	1,5,2,35,2,11
	.byte	'IPEN13',0,1
	.word	436
	.byte	1,4,2,35,2,11
	.byte	'IPEN14',0,1
	.word	436
	.byte	1,3,2,35,2,11
	.byte	'IPEN15',0,1
	.word	436
	.byte	1,2,2,35,2,11
	.byte	'IPEN16',0,1
	.word	436
	.byte	1,1,2,35,2,11
	.byte	'IPEN17',0,1
	.word	436
	.byte	1,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	436
	.byte	5,3,2,35,3,11
	.byte	'GEEN1',0,1
	.word	436
	.byte	1,2,2,35,3,11
	.byte	'IGP1',0,1
	.word	436
	.byte	2,0,2,35,3,0,35
	.byte	'Ifx_SCU_IGCR_Bits',0,6,232,4,3
	.word	58638
	.byte	10
	.byte	'_Ifx_SCU_IN_Bits',0,6,235,4,16,4,11
	.byte	'P0',0,1
	.word	436
	.byte	1,7,2,35,0,11
	.byte	'P1',0,1
	.word	436
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,4
	.word	413
	.byte	30,0,2,35,0,0,35
	.byte	'Ifx_SCU_IN_Bits',0,6,240,4,3
	.word	59090
	.byte	10
	.byte	'_Ifx_SCU_IOCR_Bits',0,6,243,4,16,4,11
	.byte	'reserved_0',0,1
	.word	436
	.byte	4,4,2,35,0,11
	.byte	'PC0',0,1
	.word	436
	.byte	4,0,2,35,0,11
	.byte	'reserved_8',0,1
	.word	436
	.byte	4,4,2,35,1,11
	.byte	'PC1',0,1
	.word	436
	.byte	4,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	987
	.byte	16,0,2,35,2,0,35
	.byte	'Ifx_SCU_IOCR_Bits',0,6,250,4,3
	.word	59189
	.byte	10
	.byte	'_Ifx_SCU_LBISTCTRL0_Bits',0,6,253,4,16,4,11
	.byte	'LBISTREQ',0,1
	.word	436
	.byte	1,7,2,35,0,11
	.byte	'LBISTREQP',0,1
	.word	436
	.byte	1,6,2,35,0,11
	.byte	'PATTERNS',0,2
	.word	987
	.byte	14,0,2,35,0,11
	.byte	'reserved_16',0,2
	.word	987
	.byte	16,0,2,35,2,0,35
	.byte	'Ifx_SCU_LBISTCTRL0_Bits',0,6,131,5,3
	.word	59339
	.byte	10
	.byte	'_Ifx_SCU_LBISTCTRL1_Bits',0,6,134,5,16,4,11
	.byte	'SEED',0,4
	.word	413
	.byte	23,9,2,35,0,11
	.byte	'reserved_23',0,1
	.word	436
	.byte	1,0,2,35,2,11
	.byte	'SPLITSH',0,1
	.word	436
	.byte	3,5,2,35,3,11
	.byte	'BODY',0,1
	.word	436
	.byte	1,4,2,35,3,11
	.byte	'LBISTFREQU',0,1
	.word	436
	.byte	4,0,2,35,3,0,35
	.byte	'Ifx_SCU_LBISTCTRL1_Bits',0,6,141,5,3
	.word	59488
	.byte	10
	.byte	'_Ifx_SCU_LBISTCTRL2_Bits',0,6,144,5,16,4,11
	.byte	'SIGNATURE',0,4
	.word	413
	.byte	24,8,2,35,0,11
	.byte	'reserved_24',0,1
	.word	436
	.byte	7,1,2,35,3,11
	.byte	'LBISTDONE',0,1
	.word	436
	.byte	1,0,2,35,3,0,35
	.byte	'Ifx_SCU_LBISTCTRL2_Bits',0,6,149,5,3
	.word	59649
	.byte	10
	.byte	'_Ifx_SCU_LCLCON_Bits',0,6,152,5,16,4,11
	.byte	'reserved_0',0,2
	.word	987
	.byte	16,0,2,35,0,11
	.byte	'LS',0,1
	.word	436
	.byte	1,7,2,35,2,11
	.byte	'reserved_17',0,2
	.word	987
	.byte	14,1,2,35,2,11
	.byte	'LSEN',0,1
	.word	436
	.byte	1,0,2,35,3,0,35
	.byte	'Ifx_SCU_LCLCON_Bits',0,6,158,5,3
	.word	59779
	.byte	10
	.byte	'_Ifx_SCU_LCLTEST_Bits',0,6,161,5,16,4,11
	.byte	'LCLT0',0,1
	.word	436
	.byte	1,7,2,35,0,11
	.byte	'LCLT1',0,1
	.word	436
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,4
	.word	413
	.byte	30,0,2,35,0,0,35
	.byte	'Ifx_SCU_LCLTEST_Bits',0,6,166,5,3
	.word	59911
	.byte	10
	.byte	'_Ifx_SCU_MANID_Bits',0,6,169,5,16,4,11
	.byte	'DEPT',0,1
	.word	436
	.byte	5,3,2,35,0,11
	.byte	'MANUF',0,2
	.word	987
	.byte	11,0,2,35,0,11
	.byte	'reserved_16',0,2
	.word	987
	.byte	16,0,2,35,2,0,35
	.byte	'Ifx_SCU_MANID_Bits',0,6,174,5,3
	.word	60026
	.byte	10
	.byte	'_Ifx_SCU_OMR_Bits',0,6,177,5,16,4,11
	.byte	'PS0',0,1
	.word	436
	.byte	1,7,2,35,0,11
	.byte	'PS1',0,1
	.word	436
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,2
	.word	987
	.byte	14,0,2,35,0,11
	.byte	'PCL0',0,1
	.word	436
	.byte	1,7,2,35,2,11
	.byte	'PCL1',0,1
	.word	436
	.byte	1,6,2,35,2,11
	.byte	'reserved_18',0,2
	.word	987
	.byte	14,0,2,35,2,0,35
	.byte	'Ifx_SCU_OMR_Bits',0,6,185,5,3
	.word	60137
	.byte	10
	.byte	'_Ifx_SCU_OSCCON_Bits',0,6,188,5,16,4,11
	.byte	'reserved_0',0,1
	.word	436
	.byte	1,7,2,35,0,11
	.byte	'PLLLV',0,1
	.word	436
	.byte	1,6,2,35,0,11
	.byte	'OSCRES',0,1
	.word	436
	.byte	1,5,2,35,0,11
	.byte	'GAINSEL',0,1
	.word	436
	.byte	2,3,2,35,0,11
	.byte	'MODE',0,1
	.word	436
	.byte	2,1,2,35,0,11
	.byte	'SHBY',0,1
	.word	436
	.byte	1,0,2,35,0,11
	.byte	'PLLHV',0,1
	.word	436
	.byte	1,7,2,35,1,11
	.byte	'reserved_9',0,1
	.word	436
	.byte	1,6,2,35,1,11
	.byte	'X1D',0,1
	.word	436
	.byte	1,5,2,35,1,11
	.byte	'X1DEN',0,1
	.word	436
	.byte	1,4,2,35,1,11
	.byte	'reserved_12',0,1
	.word	436
	.byte	4,0,2,35,1,11
	.byte	'OSCVAL',0,1
	.word	436
	.byte	5,3,2,35,2,11
	.byte	'reserved_21',0,1
	.word	436
	.byte	2,1,2,35,2,11
	.byte	'APREN',0,1
	.word	436
	.byte	1,0,2,35,2,11
	.byte	'CAP0EN',0,1
	.word	436
	.byte	1,7,2,35,3,11
	.byte	'CAP1EN',0,1
	.word	436
	.byte	1,6,2,35,3,11
	.byte	'CAP2EN',0,1
	.word	436
	.byte	1,5,2,35,3,11
	.byte	'CAP3EN',0,1
	.word	436
	.byte	1,4,2,35,3,11
	.byte	'reserved_28',0,1
	.word	436
	.byte	4,0,2,35,3,0,35
	.byte	'Ifx_SCU_OSCCON_Bits',0,6,209,5,3
	.word	60295
	.byte	10
	.byte	'_Ifx_SCU_OUT_Bits',0,6,212,5,16,4,11
	.byte	'P0',0,1
	.word	436
	.byte	1,7,2,35,0,11
	.byte	'P1',0,1
	.word	436
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,4
	.word	413
	.byte	30,0,2,35,0,0,35
	.byte	'Ifx_SCU_OUT_Bits',0,6,217,5,3
	.word	60707
	.byte	10
	.byte	'_Ifx_SCU_OVCCON_Bits',0,6,220,5,16,4,11
	.byte	'CSEL0',0,1
	.word	436
	.byte	1,7,2,35,0,11
	.byte	'CSEL1',0,1
	.word	436
	.byte	1,6,2,35,0,11
	.byte	'CSEL2',0,1
	.word	436
	.byte	1,5,2,35,0,11
	.byte	'reserved_3',0,2
	.word	987
	.byte	13,0,2,35,0,11
	.byte	'OVSTRT',0,1
	.word	436
	.byte	1,7,2,35,2,11
	.byte	'OVSTP',0,1
	.word	436
	.byte	1,6,2,35,2,11
	.byte	'DCINVAL',0,1
	.word	436
	.byte	1,5,2,35,2,11
	.byte	'reserved_19',0,1
	.word	436
	.byte	5,0,2,35,2,11
	.byte	'OVCONF',0,1
	.word	436
	.byte	1,7,2,35,3,11
	.byte	'POVCONF',0,1
	.word	436
	.byte	1,6,2,35,3,11
	.byte	'reserved_26',0,1
	.word	436
	.byte	6,0,2,35,3,0,35
	.byte	'Ifx_SCU_OVCCON_Bits',0,6,233,5,3
	.word	60808
	.byte	10
	.byte	'_Ifx_SCU_OVCENABLE_Bits',0,6,236,5,16,4,11
	.byte	'OVEN0',0,1
	.word	436
	.byte	1,7,2,35,0,11
	.byte	'OVEN1',0,1
	.word	436
	.byte	1,6,2,35,0,11
	.byte	'OVEN2',0,1
	.word	436
	.byte	1,5,2,35,0,11
	.byte	'reserved_3',0,4
	.word	413
	.byte	29,0,2,35,0,0,35
	.byte	'Ifx_SCU_OVCENABLE_Bits',0,6,242,5,3
	.word	61075
	.byte	10
	.byte	'_Ifx_SCU_PDISC_Bits',0,6,245,5,16,4,11
	.byte	'PDIS0',0,1
	.word	436
	.byte	1,7,2,35,0,11
	.byte	'PDIS1',0,1
	.word	436
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,4
	.word	413
	.byte	30,0,2,35,0,0,35
	.byte	'Ifx_SCU_PDISC_Bits',0,6,250,5,3
	.word	61211
	.byte	10
	.byte	'_Ifx_SCU_PDR_Bits',0,6,253,5,16,4,11
	.byte	'PD0',0,1
	.word	436
	.byte	3,5,2,35,0,11
	.byte	'PL0',0,1
	.word	436
	.byte	1,4,2,35,0,11
	.byte	'PD1',0,1
	.word	436
	.byte	3,1,2,35,0,11
	.byte	'PL1',0,1
	.word	436
	.byte	1,0,2,35,0,11
	.byte	'reserved_8',0,4
	.word	413
	.byte	24,0,2,35,0,0,35
	.byte	'Ifx_SCU_PDR_Bits',0,6,132,6,3
	.word	61322
	.byte	10
	.byte	'_Ifx_SCU_PDRR_Bits',0,6,135,6,16,4,11
	.byte	'PDR0',0,1
	.word	436
	.byte	1,7,2,35,0,11
	.byte	'PDR1',0,1
	.word	436
	.byte	1,6,2,35,0,11
	.byte	'PDR2',0,1
	.word	436
	.byte	1,5,2,35,0,11
	.byte	'PDR3',0,1
	.word	436
	.byte	1,4,2,35,0,11
	.byte	'PDR4',0,1
	.word	436
	.byte	1,3,2,35,0,11
	.byte	'PDR5',0,1
	.word	436
	.byte	1,2,2,35,0,11
	.byte	'PDR6',0,1
	.word	436
	.byte	1,1,2,35,0,11
	.byte	'PDR7',0,1
	.word	436
	.byte	1,0,2,35,0,11
	.byte	'reserved_8',0,4
	.word	413
	.byte	24,0,2,35,0,0,35
	.byte	'Ifx_SCU_PDRR_Bits',0,6,146,6,3
	.word	61455
	.byte	10
	.byte	'_Ifx_SCU_PLLCON0_Bits',0,6,149,6,16,4,11
	.byte	'VCOBYP',0,1
	.word	436
	.byte	1,7,2,35,0,11
	.byte	'VCOPWD',0,1
	.word	436
	.byte	1,6,2,35,0,11
	.byte	'MODEN',0,1
	.word	436
	.byte	1,5,2,35,0,11
	.byte	'reserved_3',0,1
	.word	436
	.byte	1,4,2,35,0,11
	.byte	'SETFINDIS',0,1
	.word	436
	.byte	1,3,2,35,0,11
	.byte	'CLRFINDIS',0,1
	.word	436
	.byte	1,2,2,35,0,11
	.byte	'OSCDISCDIS',0,1
	.word	436
	.byte	1,1,2,35,0,11
	.byte	'reserved_7',0,2
	.word	987
	.byte	2,7,2,35,0,11
	.byte	'NDIV',0,1
	.word	436
	.byte	7,0,2,35,1,11
	.byte	'PLLPWD',0,1
	.word	436
	.byte	1,7,2,35,2,11
	.byte	'reserved_17',0,1
	.word	436
	.byte	1,6,2,35,2,11
	.byte	'RESLD',0,1
	.word	436
	.byte	1,5,2,35,2,11
	.byte	'reserved_19',0,1
	.word	436
	.byte	5,0,2,35,2,11
	.byte	'PDIV',0,1
	.word	436
	.byte	4,4,2,35,3,11
	.byte	'reserved_28',0,1
	.word	436
	.byte	4,0,2,35,3,0,35
	.byte	'Ifx_SCU_PLLCON0_Bits',0,6,166,6,3
	.word	61658
	.byte	10
	.byte	'_Ifx_SCU_PLLCON1_Bits',0,6,169,6,16,4,11
	.byte	'K2DIV',0,1
	.word	436
	.byte	7,1,2,35,0,11
	.byte	'reserved_7',0,1
	.word	436
	.byte	1,0,2,35,0,11
	.byte	'K3DIV',0,1
	.word	436
	.byte	7,1,2,35,1,11
	.byte	'reserved_15',0,1
	.word	436
	.byte	1,0,2,35,1,11
	.byte	'K1DIV',0,1
	.word	436
	.byte	7,1,2,35,2,11
	.byte	'reserved_23',0,2
	.word	987
	.byte	9,0,2,35,2,0,35
	.byte	'Ifx_SCU_PLLCON1_Bits',0,6,177,6,3
	.word	62014
	.byte	10
	.byte	'_Ifx_SCU_PLLCON2_Bits',0,6,180,6,16,4,11
	.byte	'MODCFG',0,2
	.word	987
	.byte	16,0,2,35,0,11
	.byte	'reserved_16',0,2
	.word	987
	.byte	16,0,2,35,2,0,35
	.byte	'Ifx_SCU_PLLCON2_Bits',0,6,184,6,3
	.word	62192
	.byte	10
	.byte	'_Ifx_SCU_PLLERAYCON0_Bits',0,6,187,6,16,4,11
	.byte	'VCOBYP',0,1
	.word	436
	.byte	1,7,2,35,0,11
	.byte	'VCOPWD',0,1
	.word	436
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	436
	.byte	2,4,2,35,0,11
	.byte	'SETFINDIS',0,1
	.word	436
	.byte	1,3,2,35,0,11
	.byte	'CLRFINDIS',0,1
	.word	436
	.byte	1,2,2,35,0,11
	.byte	'OSCDISCDIS',0,1
	.word	436
	.byte	1,1,2,35,0,11
	.byte	'reserved_7',0,2
	.word	987
	.byte	2,7,2,35,0,11
	.byte	'NDIV',0,1
	.word	436
	.byte	5,2,2,35,1,11
	.byte	'reserved_14',0,1
	.word	436
	.byte	2,0,2,35,1,11
	.byte	'PLLPWD',0,1
	.word	436
	.byte	1,7,2,35,2,11
	.byte	'reserved_17',0,1
	.word	436
	.byte	1,6,2,35,2,11
	.byte	'RESLD',0,1
	.word	436
	.byte	1,5,2,35,2,11
	.byte	'reserved_19',0,1
	.word	436
	.byte	5,0,2,35,2,11
	.byte	'PDIV',0,1
	.word	436
	.byte	4,4,2,35,3,11
	.byte	'reserved_28',0,1
	.word	436
	.byte	4,0,2,35,3,0,35
	.byte	'Ifx_SCU_PLLERAYCON0_Bits',0,6,204,6,3
	.word	62292
	.byte	10
	.byte	'_Ifx_SCU_PLLERAYCON1_Bits',0,6,207,6,16,4,11
	.byte	'K2DIV',0,1
	.word	436
	.byte	7,1,2,35,0,11
	.byte	'reserved_7',0,1
	.word	436
	.byte	1,0,2,35,0,11
	.byte	'K3DIV',0,1
	.word	436
	.byte	4,4,2,35,1,11
	.byte	'reserved_12',0,1
	.word	436
	.byte	4,0,2,35,1,11
	.byte	'K1DIV',0,1
	.word	436
	.byte	7,1,2,35,2,11
	.byte	'reserved_23',0,2
	.word	987
	.byte	9,0,2,35,2,0,35
	.byte	'Ifx_SCU_PLLERAYCON1_Bits',0,6,215,6,3
	.word	62662
	.byte	10
	.byte	'_Ifx_SCU_PLLERAYSTAT_Bits',0,6,218,6,16,4,11
	.byte	'VCOBYST',0,1
	.word	436
	.byte	1,7,2,35,0,11
	.byte	'PWDSTAT',0,1
	.word	436
	.byte	1,6,2,35,0,11
	.byte	'VCOLOCK',0,1
	.word	436
	.byte	1,5,2,35,0,11
	.byte	'FINDIS',0,1
	.word	436
	.byte	1,4,2,35,0,11
	.byte	'K1RDY',0,1
	.word	436
	.byte	1,3,2,35,0,11
	.byte	'K2RDY',0,1
	.word	436
	.byte	1,2,2,35,0,11
	.byte	'reserved_6',0,4
	.word	413
	.byte	26,0,2,35,0,0,35
	.byte	'Ifx_SCU_PLLERAYSTAT_Bits',0,6,227,6,3
	.word	62848
	.byte	10
	.byte	'_Ifx_SCU_PLLSTAT_Bits',0,6,230,6,16,4,11
	.byte	'VCOBYST',0,1
	.word	436
	.byte	1,7,2,35,0,11
	.byte	'reserved_1',0,1
	.word	436
	.byte	1,6,2,35,0,11
	.byte	'VCOLOCK',0,1
	.word	436
	.byte	1,5,2,35,0,11
	.byte	'FINDIS',0,1
	.word	436
	.byte	1,4,2,35,0,11
	.byte	'K1RDY',0,1
	.word	436
	.byte	1,3,2,35,0,11
	.byte	'K2RDY',0,1
	.word	436
	.byte	1,2,2,35,0,11
	.byte	'reserved_6',0,1
	.word	436
	.byte	1,1,2,35,0,11
	.byte	'MODRUN',0,1
	.word	436
	.byte	1,0,2,35,0,11
	.byte	'reserved_8',0,4
	.word	413
	.byte	24,0,2,35,0,0,35
	.byte	'Ifx_SCU_PLLSTAT_Bits',0,6,241,6,3
	.word	63046
	.byte	10
	.byte	'_Ifx_SCU_PMCSR_Bits',0,6,244,6,16,4,11
	.byte	'REQSLP',0,1
	.word	436
	.byte	2,6,2,35,0,11
	.byte	'SMUSLP',0,1
	.word	436
	.byte	1,5,2,35,0,11
	.byte	'reserved_3',0,1
	.word	436
	.byte	5,0,2,35,0,11
	.byte	'PMST',0,1
	.word	436
	.byte	3,5,2,35,1,11
	.byte	'reserved_11',0,4
	.word	413
	.byte	21,0,2,35,0,0,35
	.byte	'Ifx_SCU_PMCSR_Bits',0,6,251,6,3
	.word	63279
	.byte	10
	.byte	'_Ifx_SCU_PMSWCR0_Bits',0,6,254,6,16,4,11
	.byte	'reserved_0',0,1
	.word	436
	.byte	1,7,2,35,0,11
	.byte	'ESR1WKEN',0,1
	.word	436
	.byte	1,6,2,35,0,11
	.byte	'PINAWKEN',0,1
	.word	436
	.byte	1,5,2,35,0,11
	.byte	'PINBWKEN',0,1
	.word	436
	.byte	1,4,2,35,0,11
	.byte	'ESR0DFEN',0,1
	.word	436
	.byte	1,3,2,35,0,11
	.byte	'ESR0EDCON',0,1
	.word	436
	.byte	2,1,2,35,0,11
	.byte	'ESR1DFEN',0,1
	.word	436
	.byte	1,0,2,35,0,11
	.byte	'ESR1EDCON',0,1
	.word	436
	.byte	2,6,2,35,1,11
	.byte	'PINADFEN',0,1
	.word	436
	.byte	1,5,2,35,1,11
	.byte	'PINAEDCON',0,1
	.word	436
	.byte	2,3,2,35,1,11
	.byte	'PINBDFEN',0,1
	.word	436
	.byte	1,2,2,35,1,11
	.byte	'PINBEDCON',0,1
	.word	436
	.byte	2,0,2,35,1,11
	.byte	'SCREN',0,1
	.word	436
	.byte	1,7,2,35,2,11
	.byte	'STBYRAMSEL',0,1
	.word	436
	.byte	2,5,2,35,2,11
	.byte	'SCRCLKSEL',0,1
	.word	436
	.byte	1,4,2,35,2,11
	.byte	'SCRWKEN',0,1
	.word	436
	.byte	1,3,2,35,2,11
	.byte	'TRISTEN',0,1
	.word	436
	.byte	1,2,2,35,2,11
	.byte	'TRISTREQ',0,1
	.word	436
	.byte	1,1,2,35,2,11
	.byte	'PORSTDF',0,1
	.word	436
	.byte	1,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	436
	.byte	1,7,2,35,3,11
	.byte	'DCDCSYNC',0,1
	.word	436
	.byte	1,6,2,35,3,11
	.byte	'reserved_26',0,1
	.word	436
	.byte	3,3,2,35,3,11
	.byte	'ESR0TRIST',0,1
	.word	436
	.byte	1,2,2,35,3,11
	.byte	'reserved_30',0,1
	.word	436
	.byte	1,1,2,35,3,11
	.byte	'LCK',0,1
	.word	436
	.byte	1,0,2,35,3,0,35
	.byte	'Ifx_SCU_PMSWCR0_Bits',0,6,153,7,3
	.word	63431
	.byte	10
	.byte	'_Ifx_SCU_PMSWCR1_Bits',0,6,156,7,16,4,11
	.byte	'SCRSTEN',0,1
	.word	436
	.byte	1,7,2,35,0,11
	.byte	'SCRSTREQ',0,1
	.word	436
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	436
	.byte	6,0,2,35,0,11
	.byte	'CPUIDLSEL',0,1
	.word	436
	.byte	3,5,2,35,1,11
	.byte	'reserved_11',0,1
	.word	436
	.byte	1,4,2,35,1,11
	.byte	'IRADIS',0,1
	.word	436
	.byte	1,3,2,35,1,11
	.byte	'reserved_13',0,1
	.word	436
	.byte	3,0,2,35,1,11
	.byte	'SCRCFG',0,1
	.word	436
	.byte	8,0,2,35,2,11
	.byte	'CPUSEL',0,1
	.word	436
	.byte	3,5,2,35,3,11
	.byte	'STBYEVEN',0,1
	.word	436
	.byte	1,4,2,35,3,11
	.byte	'STBYEV',0,1
	.word	436
	.byte	3,1,2,35,3,11
	.byte	'LCK',0,1
	.word	436
	.byte	1,0,2,35,3,0,35
	.byte	'Ifx_SCU_PMSWCR1_Bits',0,6,170,7,3
	.word	63998
	.byte	10
	.byte	'_Ifx_SCU_PMSWCR2_Bits',0,6,173,7,16,4,11
	.byte	'SCRINT',0,1
	.word	436
	.byte	8,0,2,35,0,11
	.byte	'BUSY',0,1
	.word	436
	.byte	1,7,2,35,1,11
	.byte	'SCRECC',0,1
	.word	436
	.byte	1,6,2,35,1,11
	.byte	'SCRWDT',0,1
	.word	436
	.byte	1,5,2,35,1,11
	.byte	'SCRRST',0,1
	.word	436
	.byte	1,4,2,35,1,11
	.byte	'reserved_12',0,1
	.word	436
	.byte	4,0,2,35,1,11
	.byte	'TCINT',0,1
	.word	436
	.byte	8,0,2,35,2,11
	.byte	'TCINTREQ',0,1
	.word	436
	.byte	1,7,2,35,3,11
	.byte	'SMURST',0,1
	.word	436
	.byte	1,6,2,35,3,11
	.byte	'RST',0,1
	.word	436
	.byte	1,5,2,35,3,11
	.byte	'reserved_27',0,1
	.word	436
	.byte	4,1,2,35,3,11
	.byte	'LCK',0,1
	.word	436
	.byte	1,0,2,35,3,0,35
	.byte	'Ifx_SCU_PMSWCR2_Bits',0,6,187,7,3
	.word	64292
	.byte	10
	.byte	'_Ifx_SCU_PMSWSTAT_Bits',0,6,190,7,16,4,11
	.byte	'reserved_0',0,1
	.word	436
	.byte	2,6,2,35,0,11
	.byte	'ESR1WKP',0,1
	.word	436
	.byte	1,5,2,35,0,11
	.byte	'ESR1OVRUN',0,1
	.word	436
	.byte	1,4,2,35,0,11
	.byte	'PINAWKP',0,1
	.word	436
	.byte	1,3,2,35,0,11
	.byte	'PINAOVRUN',0,1
	.word	436
	.byte	1,2,2,35,0,11
	.byte	'PINBWKP',0,1
	.word	436
	.byte	1,1,2,35,0,11
	.byte	'PINBOVRUN',0,1
	.word	436
	.byte	1,0,2,35,0,11
	.byte	'reserved_8',0,1
	.word	436
	.byte	1,7,2,35,1,11
	.byte	'PORSTDF',0,1
	.word	436
	.byte	1,6,2,35,1,11
	.byte	'HWCFGEVR',0,1
	.word	436
	.byte	3,3,2,35,1,11
	.byte	'STBYRAM',0,1
	.word	436
	.byte	2,1,2,35,1,11
	.byte	'TRIST',0,1
	.word	436
	.byte	1,0,2,35,1,11
	.byte	'SCRST',0,1
	.word	436
	.byte	1,7,2,35,2,11
	.byte	'SCRWKP',0,1
	.word	436
	.byte	1,6,2,35,2,11
	.byte	'SCR',0,1
	.word	436
	.byte	1,5,2,35,2,11
	.byte	'SCRWKEN',0,1
	.word	436
	.byte	1,4,2,35,2,11
	.byte	'ESR1WKEN',0,1
	.word	436
	.byte	1,3,2,35,2,11
	.byte	'PINAWKEN',0,1
	.word	436
	.byte	1,2,2,35,2,11
	.byte	'PINBWKEN',0,1
	.word	436
	.byte	1,1,2,35,2,11
	.byte	'reserved_23',0,2
	.word	987
	.byte	4,5,2,35,2,11
	.byte	'ESR0TRIST',0,1
	.word	436
	.byte	1,4,2,35,3,11
	.byte	'reserved_28',0,1
	.word	436
	.byte	4,0,2,35,3,0,35
	.byte	'Ifx_SCU_PMSWSTAT_Bits',0,6,214,7,3
	.word	64570
	.byte	10
	.byte	'_Ifx_SCU_PMSWSTATCLR_Bits',0,6,217,7,16,4,11
	.byte	'reserved_0',0,1
	.word	436
	.byte	2,6,2,35,0,11
	.byte	'ESR1WKPCLR',0,1
	.word	436
	.byte	1,5,2,35,0,11
	.byte	'ESR1OVRUNCLR',0,1
	.word	436
	.byte	1,4,2,35,0,11
	.byte	'PINAWKPCLR',0,1
	.word	436
	.byte	1,3,2,35,0,11
	.byte	'PINAOVRUNCLR',0,1
	.word	436
	.byte	1,2,2,35,0,11
	.byte	'PINBWKPCLR',0,1
	.word	436
	.byte	1,1,2,35,0,11
	.byte	'PINBOVRUNCLR',0,1
	.word	436
	.byte	1,0,2,35,0,11
	.byte	'reserved_8',0,1
	.word	436
	.byte	8,0,2,35,1,11
	.byte	'SCRSTCLR',0,1
	.word	436
	.byte	1,7,2,35,2,11
	.byte	'SCRWKPCLR',0,1
	.word	436
	.byte	1,6,2,35,2,11
	.byte	'reserved_18',0,2
	.word	987
	.byte	14,0,2,35,2,0,35
	.byte	'Ifx_SCU_PMSWSTATCLR_Bits',0,6,230,7,3
	.word	65066
	.byte	10
	.byte	'_Ifx_SCU_RSTCON2_Bits',0,6,233,7,16,4,11
	.byte	'reserved_0',0,1
	.word	436
	.byte	1,7,2,35,0,11
	.byte	'CLRC',0,1
	.word	436
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,2
	.word	987
	.byte	10,4,2,35,0,11
	.byte	'CSS0',0,1
	.word	436
	.byte	1,3,2,35,1,11
	.byte	'CSS1',0,1
	.word	436
	.byte	1,2,2,35,1,11
	.byte	'CSS2',0,1
	.word	436
	.byte	1,1,2,35,1,11
	.byte	'reserved_15',0,1
	.word	436
	.byte	1,0,2,35,1,11
	.byte	'USRINFO',0,2
	.word	987
	.byte	16,0,2,35,2,0,35
	.byte	'Ifx_SCU_RSTCON2_Bits',0,6,243,7,3
	.word	65379
	.byte	10
	.byte	'_Ifx_SCU_RSTCON_Bits',0,6,246,7,16,4,11
	.byte	'ESR0',0,1
	.word	436
	.byte	2,6,2,35,0,11
	.byte	'ESR1',0,1
	.word	436
	.byte	2,4,2,35,0,11
	.byte	'reserved_4',0,1
	.word	436
	.byte	2,2,2,35,0,11
	.byte	'SMU',0,1
	.word	436
	.byte	2,0,2,35,0,11
	.byte	'SW',0,1
	.word	436
	.byte	2,6,2,35,1,11
	.byte	'STM0',0,1
	.word	436
	.byte	2,4,2,35,1,11
	.byte	'STM1',0,1
	.word	436
	.byte	2,2,2,35,1,11
	.byte	'STM2',0,1
	.word	436
	.byte	2,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	987
	.byte	16,0,2,35,2,0,35
	.byte	'Ifx_SCU_RSTCON_Bits',0,6,129,8,3
	.word	65588
	.byte	10
	.byte	'_Ifx_SCU_RSTSTAT_Bits',0,6,132,8,16,4,11
	.byte	'ESR0',0,1
	.word	436
	.byte	1,7,2,35,0,11
	.byte	'ESR1',0,1
	.word	436
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	436
	.byte	1,5,2,35,0,11
	.byte	'SMU',0,1
	.word	436
	.byte	1,4,2,35,0,11
	.byte	'SW',0,1
	.word	436
	.byte	1,3,2,35,0,11
	.byte	'STM0',0,1
	.word	436
	.byte	1,2,2,35,0,11
	.byte	'STM1',0,1
	.word	436
	.byte	1,1,2,35,0,11
	.byte	'STM2',0,1
	.word	436
	.byte	1,0,2,35,0,11
	.byte	'reserved_8',0,1
	.word	436
	.byte	8,0,2,35,1,11
	.byte	'PORST',0,1
	.word	436
	.byte	1,7,2,35,2,11
	.byte	'reserved_17',0,1
	.word	436
	.byte	1,6,2,35,2,11
	.byte	'CB0',0,1
	.word	436
	.byte	1,5,2,35,2,11
	.byte	'CB1',0,1
	.word	436
	.byte	1,4,2,35,2,11
	.byte	'CB3',0,1
	.word	436
	.byte	1,3,2,35,2,11
	.byte	'reserved_21',0,1
	.word	436
	.byte	2,1,2,35,2,11
	.byte	'EVR13',0,1
	.word	436
	.byte	1,0,2,35,2,11
	.byte	'EVR33',0,1
	.word	436
	.byte	1,7,2,35,3,11
	.byte	'SWD',0,1
	.word	436
	.byte	1,6,2,35,3,11
	.byte	'reserved_26',0,1
	.word	436
	.byte	2,4,2,35,3,11
	.byte	'STBYR',0,1
	.word	436
	.byte	1,3,2,35,3,11
	.byte	'reserved_29',0,1
	.word	436
	.byte	3,0,2,35,3,0,35
	.byte	'Ifx_SCU_RSTSTAT_Bits',0,6,155,8,3
	.word	65799
	.byte	10
	.byte	'_Ifx_SCU_SAFECON_Bits',0,6,158,8,16,4,11
	.byte	'HBT',0,1
	.word	436
	.byte	1,7,2,35,0,11
	.byte	'reserved_1',0,4
	.word	413
	.byte	31,0,2,35,0,0,35
	.byte	'Ifx_SCU_SAFECON_Bits',0,6,162,8,3
	.word	66231
	.byte	10
	.byte	'_Ifx_SCU_STSTAT_Bits',0,6,165,8,16,4,11
	.byte	'HWCFG',0,1
	.word	436
	.byte	8,0,2,35,0,11
	.byte	'FTM',0,1
	.word	436
	.byte	7,1,2,35,1,11
	.byte	'MODE',0,1
	.word	436
	.byte	1,0,2,35,1,11
	.byte	'FCBAE',0,1
	.word	436
	.byte	1,7,2,35,2,11
	.byte	'LUDIS',0,1
	.word	436
	.byte	1,6,2,35,2,11
	.byte	'reserved_18',0,1
	.word	436
	.byte	1,5,2,35,2,11
	.byte	'TRSTL',0,1
	.word	436
	.byte	1,4,2,35,2,11
	.byte	'SPDEN',0,1
	.word	436
	.byte	1,3,2,35,2,11
	.byte	'reserved_21',0,1
	.word	436
	.byte	3,0,2,35,2,11
	.byte	'RAMINT',0,1
	.word	436
	.byte	1,7,2,35,3,11
	.byte	'reserved_25',0,1
	.word	436
	.byte	7,0,2,35,3,0,35
	.byte	'Ifx_SCU_STSTAT_Bits',0,6,178,8,3
	.word	66327
	.byte	10
	.byte	'_Ifx_SCU_SWRSTCON_Bits',0,6,181,8,16,4,11
	.byte	'reserved_0',0,1
	.word	436
	.byte	1,7,2,35,0,11
	.byte	'SWRSTREQ',0,1
	.word	436
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,4
	.word	413
	.byte	30,0,2,35,0,0,35
	.byte	'Ifx_SCU_SWRSTCON_Bits',0,6,186,8,3
	.word	66587
	.byte	10
	.byte	'_Ifx_SCU_SYSCON_Bits',0,6,189,8,16,4,11
	.byte	'CCTRIG0',0,1
	.word	436
	.byte	1,7,2,35,0,11
	.byte	'reserved_1',0,1
	.word	436
	.byte	1,6,2,35,0,11
	.byte	'RAMINTM',0,1
	.word	436
	.byte	2,4,2,35,0,11
	.byte	'SETLUDIS',0,1
	.word	436
	.byte	1,3,2,35,0,11
	.byte	'reserved_5',0,1
	.word	436
	.byte	3,0,2,35,0,11
	.byte	'DATM',0,1
	.word	436
	.byte	1,7,2,35,1,11
	.byte	'reserved_9',0,4
	.word	413
	.byte	23,0,2,35,0,0,35
	.byte	'Ifx_SCU_SYSCON_Bits',0,6,198,8,3
	.word	66712
	.byte	10
	.byte	'_Ifx_SCU_TRAPCLR_Bits',0,6,201,8,16,4,11
	.byte	'ESR0T',0,1
	.word	436
	.byte	1,7,2,35,0,11
	.byte	'ESR1T',0,1
	.word	436
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	436
	.byte	1,5,2,35,0,11
	.byte	'SMUT',0,1
	.word	436
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,4
	.word	413
	.byte	28,0,2,35,0,0,35
	.byte	'Ifx_SCU_TRAPCLR_Bits',0,6,208,8,3
	.word	66909
	.byte	10
	.byte	'_Ifx_SCU_TRAPDIS_Bits',0,6,211,8,16,4,11
	.byte	'ESR0T',0,1
	.word	436
	.byte	1,7,2,35,0,11
	.byte	'ESR1T',0,1
	.word	436
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	436
	.byte	1,5,2,35,0,11
	.byte	'SMUT',0,1
	.word	436
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,4
	.word	413
	.byte	28,0,2,35,0,0,35
	.byte	'Ifx_SCU_TRAPDIS_Bits',0,6,218,8,3
	.word	67062
	.byte	10
	.byte	'_Ifx_SCU_TRAPSET_Bits',0,6,221,8,16,4,11
	.byte	'ESR0T',0,1
	.word	436
	.byte	1,7,2,35,0,11
	.byte	'ESR1T',0,1
	.word	436
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	436
	.byte	1,5,2,35,0,11
	.byte	'SMUT',0,1
	.word	436
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,4
	.word	413
	.byte	28,0,2,35,0,0,35
	.byte	'Ifx_SCU_TRAPSET_Bits',0,6,228,8,3
	.word	67215
	.byte	10
	.byte	'_Ifx_SCU_TRAPSTAT_Bits',0,6,231,8,16,4,11
	.byte	'ESR0T',0,1
	.word	436
	.byte	1,7,2,35,0,11
	.byte	'ESR1T',0,1
	.word	436
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	436
	.byte	1,5,2,35,0,11
	.byte	'SMUT',0,1
	.word	436
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,4
	.word	413
	.byte	28,0,2,35,0,0,35
	.byte	'Ifx_SCU_TRAPSTAT_Bits',0,6,238,8,3
	.word	67368
	.byte	35
	.byte	'Ifx_SCU_WDTCPU_CON0_Bits',0,6,247,8,3
	.word	851
	.byte	35
	.byte	'Ifx_SCU_WDTCPU_CON1_Bits',0,6,134,9,3
	.word	1009
	.byte	35
	.byte	'Ifx_SCU_WDTCPU_SR_Bits',0,6,150,9,3
	.word	1253
	.byte	10
	.byte	'_Ifx_SCU_WDTS_CON0_Bits',0,6,153,9,16,4,11
	.byte	'ENDINIT',0,4
	.word	835
	.byte	1,31,2,35,0,11
	.byte	'LCK',0,4
	.word	835
	.byte	1,30,2,35,0,11
	.byte	'PW',0,4
	.word	835
	.byte	14,16,2,35,0,11
	.byte	'REL',0,4
	.word	835
	.byte	16,0,2,35,0,0,35
	.byte	'Ifx_SCU_WDTS_CON0_Bits',0,6,159,9,3
	.word	67623
	.byte	10
	.byte	'_Ifx_SCU_WDTS_CON1_Bits',0,6,162,9,16,4,11
	.byte	'CLRIRF',0,1
	.word	436
	.byte	1,7,2,35,0,11
	.byte	'reserved_1',0,1
	.word	436
	.byte	1,6,2,35,0,11
	.byte	'IR0',0,1
	.word	436
	.byte	1,5,2,35,0,11
	.byte	'DR',0,1
	.word	436
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,1
	.word	436
	.byte	1,3,2,35,0,11
	.byte	'IR1',0,1
	.word	436
	.byte	1,2,2,35,0,11
	.byte	'UR',0,1
	.word	436
	.byte	1,1,2,35,0,11
	.byte	'PAR',0,1
	.word	436
	.byte	1,0,2,35,0,11
	.byte	'TCR',0,1
	.word	436
	.byte	1,7,2,35,1,11
	.byte	'TCTR',0,1
	.word	436
	.byte	7,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	987
	.byte	16,0,2,35,2,0,35
	.byte	'Ifx_SCU_WDTS_CON1_Bits',0,6,175,9,3
	.word	67749
	.byte	10
	.byte	'_Ifx_SCU_WDTS_SR_Bits',0,6,178,9,16,4,11
	.byte	'AE',0,1
	.word	436
	.byte	1,7,2,35,0,11
	.byte	'OE',0,1
	.word	436
	.byte	1,6,2,35,0,11
	.byte	'IS0',0,1
	.word	436
	.byte	1,5,2,35,0,11
	.byte	'DS',0,1
	.word	436
	.byte	1,4,2,35,0,11
	.byte	'TO',0,1
	.word	436
	.byte	1,3,2,35,0,11
	.byte	'IS1',0,1
	.word	436
	.byte	1,2,2,35,0,11
	.byte	'US',0,1
	.word	436
	.byte	1,1,2,35,0,11
	.byte	'PAS',0,1
	.word	436
	.byte	1,0,2,35,0,11
	.byte	'TCS',0,1
	.word	436
	.byte	1,7,2,35,1,11
	.byte	'TCT',0,1
	.word	436
	.byte	7,0,2,35,1,11
	.byte	'TIM',0,2
	.word	987
	.byte	16,0,2,35,2,0,35
	.byte	'Ifx_SCU_WDTS_SR_Bits',0,6,191,9,3
	.word	68001
	.byte	12,6,199,9,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	50033
	.byte	4,2,35,0,0,35
	.byte	'Ifx_SCU_ACCEN0',0,6,204,9,3
	.word	68220
	.byte	12,6,207,9,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	50590
	.byte	4,2,35,0,0,35
	.byte	'Ifx_SCU_ACCEN1',0,6,212,9,3
	.word	68284
	.byte	12,6,215,9,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	50667
	.byte	4,2,35,0,0,35
	.byte	'Ifx_SCU_ARSTDIS',0,6,220,9,3
	.word	68348
	.byte	12,6,223,9,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	50803
	.byte	4,2,35,0,0,35
	.byte	'Ifx_SCU_CCUCON0',0,6,228,9,3
	.word	68413
	.byte	12,6,231,9,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	51083
	.byte	4,2,35,0,0,35
	.byte	'Ifx_SCU_CCUCON1',0,6,236,9,3
	.word	68478
	.byte	12,6,239,9,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	51321
	.byte	4,2,35,0,0,35
	.byte	'Ifx_SCU_CCUCON2',0,6,244,9,3
	.word	68543
	.byte	12,6,247,9,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	51449
	.byte	4,2,35,0,0,35
	.byte	'Ifx_SCU_CCUCON3',0,6,252,9,3
	.word	68608
	.byte	12,6,255,9,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	51692
	.byte	4,2,35,0,0,35
	.byte	'Ifx_SCU_CCUCON4',0,6,132,10,3
	.word	68673
	.byte	12,6,135,10,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	51927
	.byte	4,2,35,0,0,35
	.byte	'Ifx_SCU_CCUCON5',0,6,140,10,3
	.word	68738
	.byte	12,6,143,10,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	52055
	.byte	4,2,35,0,0,35
	.byte	'Ifx_SCU_CCUCON6',0,6,148,10,3
	.word	68803
	.byte	12,6,151,10,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	52155
	.byte	4,2,35,0,0,35
	.byte	'Ifx_SCU_CCUCON7',0,6,156,10,3
	.word	68868
	.byte	12,6,159,10,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	52255
	.byte	4,2,35,0,0,35
	.byte	'Ifx_SCU_CHIPID',0,6,164,10,3
	.word	68933
	.byte	12,6,167,10,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	52463
	.byte	4,2,35,0,0,35
	.byte	'Ifx_SCU_DTSCON',0,6,172,10,3
	.word	68997
	.byte	12,6,175,10,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	52628
	.byte	4,2,35,0,0,35
	.byte	'Ifx_SCU_DTSLIM',0,6,180,10,3
	.word	69061
	.byte	12,6,183,10,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	52811
	.byte	4,2,35,0,0,35
	.byte	'Ifx_SCU_DTSSTAT',0,6,188,10,3
	.word	69125
	.byte	12,6,191,10,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	52965
	.byte	4,2,35,0,0,35
	.byte	'Ifx_SCU_EICR',0,6,196,10,3
	.word	69190
	.byte	12,6,199,10,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	53329
	.byte	4,2,35,0,0,35
	.byte	'Ifx_SCU_EIFR',0,6,204,10,3
	.word	69252
	.byte	12,6,207,10,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	53540
	.byte	4,2,35,0,0,35
	.byte	'Ifx_SCU_EMSR',0,6,212,10,3
	.word	69314
	.byte	12,6,215,10,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	53792
	.byte	4,2,35,0,0,35
	.byte	'Ifx_SCU_ESRCFG',0,6,220,10,3
	.word	69376
	.byte	12,6,223,10,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	53910
	.byte	4,2,35,0,0,35
	.byte	'Ifx_SCU_ESROCFG',0,6,228,10,3
	.word	69440
	.byte	12,6,231,10,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	54021
	.byte	4,2,35,0,0,35
	.byte	'Ifx_SCU_EVR13CON',0,6,236,10,3
	.word	69505
	.byte	12,6,239,10,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	54184
	.byte	4,2,35,0,0,35
	.byte	'Ifx_SCU_EVR33CON',0,6,244,10,3
	.word	69571
	.byte	12,6,247,10,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	54347
	.byte	4,2,35,0,0,35
	.byte	'Ifx_SCU_EVRADCSTAT',0,6,252,10,3
	.word	69637
	.byte	12,6,255,10,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	54505
	.byte	4,2,35,0,0,35
	.byte	'Ifx_SCU_EVRDVSTAT',0,6,132,11,3
	.word	69705
	.byte	12,6,135,11,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	54670
	.byte	4,2,35,0,0,35
	.byte	'Ifx_SCU_EVRMONCTRL',0,6,140,11,3
	.word	69772
	.byte	12,6,143,11,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	54999
	.byte	4,2,35,0,0,35
	.byte	'Ifx_SCU_EVROSCCTRL',0,6,148,11,3
	.word	69840
	.byte	12,6,151,11,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	55220
	.byte	4,2,35,0,0,35
	.byte	'Ifx_SCU_EVROVMON',0,6,156,11,3
	.word	69908
	.byte	12,6,159,11,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	55383
	.byte	4,2,35,0,0,35
	.byte	'Ifx_SCU_EVRRSTCON',0,6,164,11,3
	.word	69974
	.byte	12,6,167,11,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	55655
	.byte	4,2,35,0,0,35
	.byte	'Ifx_SCU_EVRSDCOEFF1',0,6,172,11,3
	.word	70041
	.byte	12,6,175,11,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	55808
	.byte	4,2,35,0,0,35
	.byte	'Ifx_SCU_EVRSDCOEFF2',0,6,180,11,3
	.word	70110
	.byte	12,6,183,11,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	55964
	.byte	4,2,35,0,0,35
	.byte	'Ifx_SCU_EVRSDCOEFF3',0,6,188,11,3
	.word	70179
	.byte	12,6,191,11,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	56126
	.byte	4,2,35,0,0,35
	.byte	'Ifx_SCU_EVRSDCOEFF4',0,6,196,11,3
	.word	70248
	.byte	12,6,199,11,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	56269
	.byte	4,2,35,0,0,35
	.byte	'Ifx_SCU_EVRSDCOEFF5',0,6,204,11,3
	.word	70317
	.byte	12,6,207,11,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	56434
	.byte	4,2,35,0,0,35
	.byte	'Ifx_SCU_EVRSDCOEFF6',0,6,212,11,3
	.word	70386
	.byte	12,6,215,11,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	56579
	.byte	4,2,35,0,0,35
	.byte	'Ifx_SCU_EVRSDCTRL1',0,6,220,11,3
	.word	70455
	.byte	12,6,223,11,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	56760
	.byte	4,2,35,0,0,35
	.byte	'Ifx_SCU_EVRSDCTRL2',0,6,228,11,3
	.word	70523
	.byte	12,6,231,11,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	56934
	.byte	4,2,35,0,0,35
	.byte	'Ifx_SCU_EVRSDCTRL3',0,6,236,11,3
	.word	70591
	.byte	12,6,239,11,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	57094
	.byte	4,2,35,0,0,35
	.byte	'Ifx_SCU_EVRSDCTRL4',0,6,244,11,3
	.word	70659
	.byte	12,6,247,11,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	57238
	.byte	4,2,35,0,0,35
	.byte	'Ifx_SCU_EVRSTAT',0,6,252,11,3
	.word	70727
	.byte	12,6,255,11,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	57512
	.byte	4,2,35,0,0,35
	.byte	'Ifx_SCU_EVRTRIM',0,6,132,12,3
	.word	70792
	.byte	12,6,135,12,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	57651
	.byte	4,2,35,0,0,35
	.byte	'Ifx_SCU_EVRUVMON',0,6,140,12,3
	.word	70857
	.byte	12,6,143,12,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	57814
	.byte	4,2,35,0,0,35
	.byte	'Ifx_SCU_EXTCON',0,6,148,12,3
	.word	70923
	.byte	12,6,151,12,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	58032
	.byte	4,2,35,0,0,35
	.byte	'Ifx_SCU_FDR',0,6,156,12,3
	.word	70987
	.byte	12,6,159,12,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	58195
	.byte	4,2,35,0,0,35
	.byte	'Ifx_SCU_FMR',0,6,164,12,3
	.word	71048
	.byte	12,6,167,12,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	58531
	.byte	4,2,35,0,0,35
	.byte	'Ifx_SCU_ID',0,6,172,12,3
	.word	71109
	.byte	12,6,175,12,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	58638
	.byte	4,2,35,0,0,35
	.byte	'Ifx_SCU_IGCR',0,6,180,12,3
	.word	71169
	.byte	12,6,183,12,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	59090
	.byte	4,2,35,0,0,35
	.byte	'Ifx_SCU_IN',0,6,188,12,3
	.word	71231
	.byte	12,6,191,12,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	59189
	.byte	4,2,35,0,0,35
	.byte	'Ifx_SCU_IOCR',0,6,196,12,3
	.word	71291
	.byte	12,6,199,12,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	59339
	.byte	4,2,35,0,0,35
	.byte	'Ifx_SCU_LBISTCTRL0',0,6,204,12,3
	.word	71353
	.byte	12,6,207,12,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	59488
	.byte	4,2,35,0,0,35
	.byte	'Ifx_SCU_LBISTCTRL1',0,6,212,12,3
	.word	71421
	.byte	12,6,215,12,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	59649
	.byte	4,2,35,0,0,35
	.byte	'Ifx_SCU_LBISTCTRL2',0,6,220,12,3
	.word	71489
	.byte	12,6,223,12,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	59779
	.byte	4,2,35,0,0,35
	.byte	'Ifx_SCU_LCLCON',0,6,228,12,3
	.word	71557
	.byte	12,6,231,12,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	59911
	.byte	4,2,35,0,0,35
	.byte	'Ifx_SCU_LCLTEST',0,6,236,12,3
	.word	71621
	.byte	12,6,239,12,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	60026
	.byte	4,2,35,0,0,35
	.byte	'Ifx_SCU_MANID',0,6,244,12,3
	.word	71686
	.byte	12,6,247,12,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	60137
	.byte	4,2,35,0,0,35
	.byte	'Ifx_SCU_OMR',0,6,252,12,3
	.word	71749
	.byte	12,6,255,12,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	60295
	.byte	4,2,35,0,0,35
	.byte	'Ifx_SCU_OSCCON',0,6,132,13,3
	.word	71810
	.byte	12,6,135,13,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	60707
	.byte	4,2,35,0,0,35
	.byte	'Ifx_SCU_OUT',0,6,140,13,3
	.word	71874
	.byte	12,6,143,13,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	60808
	.byte	4,2,35,0,0,35
	.byte	'Ifx_SCU_OVCCON',0,6,148,13,3
	.word	71935
	.byte	12,6,151,13,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	61075
	.byte	4,2,35,0,0,35
	.byte	'Ifx_SCU_OVCENABLE',0,6,156,13,3
	.word	71999
	.byte	12,6,159,13,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	61211
	.byte	4,2,35,0,0,35
	.byte	'Ifx_SCU_PDISC',0,6,164,13,3
	.word	72066
	.byte	12,6,167,13,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	61322
	.byte	4,2,35,0,0,35
	.byte	'Ifx_SCU_PDR',0,6,172,13,3
	.word	72129
	.byte	12,6,175,13,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	61455
	.byte	4,2,35,0,0,35
	.byte	'Ifx_SCU_PDRR',0,6,180,13,3
	.word	72190
	.byte	12,6,183,13,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	61658
	.byte	4,2,35,0,0,35
	.byte	'Ifx_SCU_PLLCON0',0,6,188,13,3
	.word	72252
	.byte	12,6,191,13,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	62014
	.byte	4,2,35,0,0,35
	.byte	'Ifx_SCU_PLLCON1',0,6,196,13,3
	.word	72317
	.byte	12,6,199,13,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	62192
	.byte	4,2,35,0,0,35
	.byte	'Ifx_SCU_PLLCON2',0,6,204,13,3
	.word	72382
	.byte	12,6,207,13,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	62292
	.byte	4,2,35,0,0,35
	.byte	'Ifx_SCU_PLLERAYCON0',0,6,212,13,3
	.word	72447
	.byte	12,6,215,13,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	62662
	.byte	4,2,35,0,0,35
	.byte	'Ifx_SCU_PLLERAYCON1',0,6,220,13,3
	.word	72516
	.byte	12,6,223,13,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	62848
	.byte	4,2,35,0,0,35
	.byte	'Ifx_SCU_PLLERAYSTAT',0,6,228,13,3
	.word	72585
	.byte	12,6,231,13,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	63046
	.byte	4,2,35,0,0,35
	.byte	'Ifx_SCU_PLLSTAT',0,6,236,13,3
	.word	72654
	.byte	12,6,239,13,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	63279
	.byte	4,2,35,0,0,35
	.byte	'Ifx_SCU_PMCSR',0,6,244,13,3
	.word	72719
	.byte	12,6,247,13,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	63431
	.byte	4,2,35,0,0,35
	.byte	'Ifx_SCU_PMSWCR0',0,6,252,13,3
	.word	72782
	.byte	12,6,255,13,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	63998
	.byte	4,2,35,0,0,35
	.byte	'Ifx_SCU_PMSWCR1',0,6,132,14,3
	.word	72847
	.byte	12,6,135,14,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	64292
	.byte	4,2,35,0,0,35
	.byte	'Ifx_SCU_PMSWCR2',0,6,140,14,3
	.word	72912
	.byte	12,6,143,14,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	64570
	.byte	4,2,35,0,0,35
	.byte	'Ifx_SCU_PMSWSTAT',0,6,148,14,3
	.word	72977
	.byte	12,6,151,14,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	65066
	.byte	4,2,35,0,0,35
	.byte	'Ifx_SCU_PMSWSTATCLR',0,6,156,14,3
	.word	73043
	.byte	12,6,159,14,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	65588
	.byte	4,2,35,0,0,35
	.byte	'Ifx_SCU_RSTCON',0,6,164,14,3
	.word	73112
	.byte	12,6,167,14,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	65379
	.byte	4,2,35,0,0,35
	.byte	'Ifx_SCU_RSTCON2',0,6,172,14,3
	.word	73176
	.byte	12,6,175,14,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	65799
	.byte	4,2,35,0,0,35
	.byte	'Ifx_SCU_RSTSTAT',0,6,180,14,3
	.word	73241
	.byte	12,6,183,14,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	66231
	.byte	4,2,35,0,0,35
	.byte	'Ifx_SCU_SAFECON',0,6,188,14,3
	.word	73306
	.byte	12,6,191,14,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	66327
	.byte	4,2,35,0,0,35
	.byte	'Ifx_SCU_STSTAT',0,6,196,14,3
	.word	73371
	.byte	12,6,199,14,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	66587
	.byte	4,2,35,0,0,35
	.byte	'Ifx_SCU_SWRSTCON',0,6,204,14,3
	.word	73435
	.byte	12,6,207,14,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	66712
	.byte	4,2,35,0,0,35
	.byte	'Ifx_SCU_SYSCON',0,6,212,14,3
	.word	73501
	.byte	12,6,215,14,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	66909
	.byte	4,2,35,0,0,35
	.byte	'Ifx_SCU_TRAPCLR',0,6,220,14,3
	.word	73565
	.byte	12,6,223,14,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	67062
	.byte	4,2,35,0,0,35
	.byte	'Ifx_SCU_TRAPDIS',0,6,228,14,3
	.word	73630
	.byte	12,6,231,14,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	67215
	.byte	4,2,35,0,0,35
	.byte	'Ifx_SCU_TRAPSET',0,6,236,14,3
	.word	73695
	.byte	12,6,239,14,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	67368
	.byte	4,2,35,0,0,35
	.byte	'Ifx_SCU_TRAPSTAT',0,6,244,14,3
	.word	73760
	.byte	35
	.byte	'Ifx_SCU_WDTCPU_CON0',0,6,252,14,3
	.word	947
	.byte	35
	.byte	'Ifx_SCU_WDTCPU_CON1',0,6,132,15,3
	.word	1213
	.byte	35
	.byte	'Ifx_SCU_WDTCPU_SR',0,6,140,15,3
	.word	1444
	.byte	12,6,143,15,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	67623
	.byte	4,2,35,0,0,35
	.byte	'Ifx_SCU_WDTS_CON0',0,6,148,15,3
	.word	73911
	.byte	12,6,151,15,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	67749
	.byte	4,2,35,0,0,35
	.byte	'Ifx_SCU_WDTS_CON1',0,6,156,15,3
	.word	73978
	.byte	12,6,159,15,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	68001
	.byte	4,2,35,0,0,35
	.byte	'Ifx_SCU_WDTS_SR',0,6,164,15,3
	.word	74045
	.byte	14
	.word	1484
	.byte	35
	.byte	'Ifx_SCU_WDTCPU',0,6,180,15,3
	.word	74110
	.byte	10
	.byte	'_Ifx_SCU_WDTS',0,6,183,15,25,12,13
	.byte	'CON0',0
	.word	73911
	.byte	4,2,35,0,13
	.byte	'CON1',0
	.word	73978
	.byte	4,2,35,4,13
	.byte	'SR',0
	.word	74045
	.byte	4,2,35,8,0,14
	.word	74139
	.byte	35
	.byte	'Ifx_SCU_WDTS',0,6,188,15,3
	.word	74200
	.byte	18,8
	.word	69376
	.byte	19,1,0,18,8
	.word	72719
	.byte	19,1,0,14
	.word	74139
	.byte	18,24
	.word	1484
	.byte	19,1,0,14
	.word	74250
	.byte	18,16
	.word	69190
	.byte	19,3,0,18,16
	.word	71169
	.byte	19,3,0,18,180,3
	.word	436
	.byte	19,179,3,0,10
	.byte	'_Ifx_SCU',0,6,201,15,25,128,8,13
	.byte	'reserved_0',0
	.word	5340
	.byte	8,2,35,0,13
	.byte	'ID',0
	.word	71109
	.byte	4,2,35,8,13
	.byte	'reserved_C',0
	.word	3521
	.byte	4,2,35,12,13
	.byte	'OSCCON',0
	.word	71810
	.byte	4,2,35,16,13
	.byte	'PLLSTAT',0
	.word	72654
	.byte	4,2,35,20,13
	.byte	'PLLCON0',0
	.word	72252
	.byte	4,2,35,24,13
	.byte	'PLLCON1',0
	.word	72317
	.byte	4,2,35,28,13
	.byte	'PLLCON2',0
	.word	72382
	.byte	4,2,35,32,13
	.byte	'PLLERAYSTAT',0
	.word	72585
	.byte	4,2,35,36,13
	.byte	'PLLERAYCON0',0
	.word	72447
	.byte	4,2,35,40,13
	.byte	'PLLERAYCON1',0
	.word	72516
	.byte	4,2,35,44,13
	.byte	'CCUCON0',0
	.word	68413
	.byte	4,2,35,48,13
	.byte	'CCUCON1',0
	.word	68478
	.byte	4,2,35,52,13
	.byte	'FDR',0
	.word	70987
	.byte	4,2,35,56,13
	.byte	'EXTCON',0
	.word	70923
	.byte	4,2,35,60,13
	.byte	'CCUCON2',0
	.word	68543
	.byte	4,2,35,64,13
	.byte	'CCUCON3',0
	.word	68608
	.byte	4,2,35,68,13
	.byte	'CCUCON4',0
	.word	68673
	.byte	4,2,35,72,13
	.byte	'CCUCON5',0
	.word	68738
	.byte	4,2,35,76,13
	.byte	'RSTSTAT',0
	.word	73241
	.byte	4,2,35,80,13
	.byte	'reserved_54',0
	.word	3521
	.byte	4,2,35,84,13
	.byte	'RSTCON',0
	.word	73112
	.byte	4,2,35,88,13
	.byte	'ARSTDIS',0
	.word	68348
	.byte	4,2,35,92,13
	.byte	'SWRSTCON',0
	.word	73435
	.byte	4,2,35,96,13
	.byte	'RSTCON2',0
	.word	73176
	.byte	4,2,35,100,13
	.byte	'reserved_68',0
	.word	3521
	.byte	4,2,35,104,13
	.byte	'EVRRSTCON',0
	.word	69974
	.byte	4,2,35,108,13
	.byte	'ESRCFG',0
	.word	74227
	.byte	8,2,35,112,13
	.byte	'ESROCFG',0
	.word	69440
	.byte	4,2,35,120,13
	.byte	'SYSCON',0
	.word	73501
	.byte	4,2,35,124,13
	.byte	'CCUCON6',0
	.word	68803
	.byte	4,3,35,128,1,13
	.byte	'CCUCON7',0
	.word	68868
	.byte	4,3,35,132,1,13
	.byte	'reserved_88',0
	.word	11361
	.byte	20,3,35,136,1,13
	.byte	'PDR',0
	.word	72129
	.byte	4,3,35,156,1,13
	.byte	'IOCR',0
	.word	71291
	.byte	4,3,35,160,1,13
	.byte	'OUT',0
	.word	71874
	.byte	4,3,35,164,1,13
	.byte	'OMR',0
	.word	71749
	.byte	4,3,35,168,1,13
	.byte	'IN',0
	.word	71231
	.byte	4,3,35,172,1,13
	.byte	'EVRSTAT',0
	.word	70727
	.byte	4,3,35,176,1,13
	.byte	'EVRDVSTAT',0
	.word	69705
	.byte	4,3,35,180,1,13
	.byte	'EVR13CON',0
	.word	69505
	.byte	4,3,35,184,1,13
	.byte	'EVR33CON',0
	.word	69571
	.byte	4,3,35,188,1,13
	.byte	'STSTAT',0
	.word	73371
	.byte	4,3,35,192,1,13
	.byte	'reserved_C4',0
	.word	3521
	.byte	4,3,35,196,1,13
	.byte	'PMSWCR0',0
	.word	72782
	.byte	4,3,35,200,1,13
	.byte	'PMSWSTAT',0
	.word	72977
	.byte	4,3,35,204,1,13
	.byte	'PMSWSTATCLR',0
	.word	73043
	.byte	4,3,35,208,1,13
	.byte	'PMCSR',0
	.word	74236
	.byte	8,3,35,212,1,13
	.byte	'reserved_DC',0
	.word	3521
	.byte	4,3,35,220,1,13
	.byte	'DTSSTAT',0
	.word	69125
	.byte	4,3,35,224,1,13
	.byte	'DTSCON',0
	.word	68997
	.byte	4,3,35,228,1,13
	.byte	'PMSWCR1',0
	.word	72847
	.byte	4,3,35,232,1,13
	.byte	'PMSWCR2',0
	.word	72912
	.byte	4,3,35,236,1,13
	.byte	'WDTS',0
	.word	74245
	.byte	12,3,35,240,1,13
	.byte	'EMSR',0
	.word	69314
	.byte	4,3,35,252,1,13
	.byte	'WDTCPU',0
	.word	74259
	.byte	24,3,35,128,2,13
	.byte	'reserved_118',0
	.word	5680
	.byte	12,3,35,152,2,13
	.byte	'TRAPSTAT',0
	.word	73760
	.byte	4,3,35,164,2,13
	.byte	'TRAPSET',0
	.word	73695
	.byte	4,3,35,168,2,13
	.byte	'TRAPCLR',0
	.word	73565
	.byte	4,3,35,172,2,13
	.byte	'TRAPDIS',0
	.word	73630
	.byte	4,3,35,176,2,13
	.byte	'reserved_134',0
	.word	3521
	.byte	4,3,35,180,2,13
	.byte	'LCLCON1',0
	.word	71557
	.byte	4,3,35,184,2,13
	.byte	'LCLTEST',0
	.word	71621
	.byte	4,3,35,188,2,13
	.byte	'CHIPID',0
	.word	68933
	.byte	4,3,35,192,2,13
	.byte	'MANID',0
	.word	71686
	.byte	4,3,35,196,2,13
	.byte	'reserved_148',0
	.word	5340
	.byte	8,3,35,200,2,13
	.byte	'SAFECON',0
	.word	73306
	.byte	4,3,35,208,2,13
	.byte	'reserved_154',0
	.word	44835
	.byte	16,3,35,212,2,13
	.byte	'LBISTCTRL0',0
	.word	71353
	.byte	4,3,35,228,2,13
	.byte	'LBISTCTRL1',0
	.word	71421
	.byte	4,3,35,232,2,13
	.byte	'LBISTCTRL2',0
	.word	71489
	.byte	4,3,35,236,2,13
	.byte	'reserved_170',0
	.word	11638
	.byte	28,3,35,240,2,13
	.byte	'PDISC',0
	.word	72066
	.byte	4,3,35,140,3,13
	.byte	'reserved_190',0
	.word	5340
	.byte	8,3,35,144,3,13
	.byte	'EVRTRIM',0
	.word	70792
	.byte	4,3,35,152,3,13
	.byte	'EVRADCSTAT',0
	.word	69637
	.byte	4,3,35,156,3,13
	.byte	'EVRUVMON',0
	.word	70857
	.byte	4,3,35,160,3,13
	.byte	'EVROVMON',0
	.word	69908
	.byte	4,3,35,164,3,13
	.byte	'EVRMONCTRL',0
	.word	69772
	.byte	4,3,35,168,3,13
	.byte	'reserved_1AC',0
	.word	3521
	.byte	4,3,35,172,3,13
	.byte	'EVRSDCTRL1',0
	.word	70455
	.byte	4,3,35,176,3,13
	.byte	'EVRSDCTRL2',0
	.word	70523
	.byte	4,3,35,180,3,13
	.byte	'EVRSDCTRL3',0
	.word	70591
	.byte	4,3,35,184,3,13
	.byte	'EVRSDCTRL4',0
	.word	70659
	.byte	4,3,35,188,3,13
	.byte	'EVRSDCOEFF1',0
	.word	70041
	.byte	4,3,35,192,3,13
	.byte	'EVRSDCOEFF2',0
	.word	70110
	.byte	4,3,35,196,3,13
	.byte	'EVRSDCOEFF3',0
	.word	70179
	.byte	4,3,35,200,3,13
	.byte	'EVRSDCOEFF4',0
	.word	70248
	.byte	4,3,35,204,3,13
	.byte	'EVRSDCOEFF5',0
	.word	70317
	.byte	4,3,35,208,3,13
	.byte	'EVRSDCOEFF6',0
	.word	70386
	.byte	4,3,35,212,3,13
	.byte	'EVROSCCTRL',0
	.word	69840
	.byte	4,3,35,216,3,13
	.byte	'reserved_1DC',0
	.word	3521
	.byte	4,3,35,220,3,13
	.byte	'OVCENABLE',0
	.word	71999
	.byte	4,3,35,224,3,13
	.byte	'OVCCON',0
	.word	71935
	.byte	4,3,35,228,3,13
	.byte	'reserved_1E8',0
	.word	44470
	.byte	40,3,35,232,3,13
	.byte	'EICR',0
	.word	74264
	.byte	16,3,35,144,4,13
	.byte	'EIFR',0
	.word	69252
	.byte	4,3,35,160,4,13
	.byte	'FMR',0
	.word	71048
	.byte	4,3,35,164,4,13
	.byte	'PDRR',0
	.word	72190
	.byte	4,3,35,168,4,13
	.byte	'IGCR',0
	.word	74273
	.byte	16,3,35,172,4,13
	.byte	'reserved_23C',0
	.word	3521
	.byte	4,3,35,188,4,13
	.byte	'DTSLIM',0
	.word	69061
	.byte	4,3,35,192,4,13
	.byte	'reserved_244',0
	.word	74282
	.byte	180,3,3,35,196,4,13
	.byte	'ACCEN1',0
	.word	68284
	.byte	4,3,35,248,7,13
	.byte	'ACCEN0',0
	.word	68220
	.byte	4,3,35,252,7,0,14
	.word	74293
	.byte	35
	.byte	'Ifx_SCU',0,6,181,16,3
	.word	76283
	.byte	10
	.byte	'_Ifx_CPU_A_Bits',0,30,45,16,4,11
	.byte	'ADDR',0,4
	.word	835
	.byte	32,0,2,35,0,0,35
	.byte	'Ifx_CPU_A_Bits',0,30,48,3
	.word	76305
	.byte	10
	.byte	'_Ifx_CPU_BIV_Bits',0,30,51,16,4,11
	.byte	'VSS',0,4
	.word	835
	.byte	1,31,2,35,0,11
	.byte	'BIV',0,4
	.word	835
	.byte	31,0,2,35,0,0,35
	.byte	'Ifx_CPU_BIV_Bits',0,30,55,3
	.word	76366
	.byte	10
	.byte	'_Ifx_CPU_BTV_Bits',0,30,58,16,4,11
	.byte	'reserved_0',0,4
	.word	835
	.byte	1,31,2,35,0,11
	.byte	'BTV',0,4
	.word	835
	.byte	31,0,2,35,0,0,35
	.byte	'Ifx_CPU_BTV_Bits',0,30,62,3
	.word	76445
	.byte	10
	.byte	'_Ifx_CPU_CCNT_Bits',0,30,65,16,4,11
	.byte	'CountValue',0,4
	.word	835
	.byte	31,1,2,35,0,11
	.byte	'SOvf',0,4
	.word	835
	.byte	1,0,2,35,0,0,35
	.byte	'Ifx_CPU_CCNT_Bits',0,30,69,3
	.word	76531
	.byte	10
	.byte	'_Ifx_CPU_CCTRL_Bits',0,30,72,16,4,11
	.byte	'CM',0,4
	.word	835
	.byte	1,31,2,35,0,11
	.byte	'CE',0,4
	.word	835
	.byte	1,30,2,35,0,11
	.byte	'M1',0,4
	.word	835
	.byte	3,27,2,35,0,11
	.byte	'M2',0,4
	.word	835
	.byte	3,24,2,35,0,11
	.byte	'M3',0,4
	.word	835
	.byte	3,21,2,35,0,11
	.byte	'reserved_11',0,4
	.word	835
	.byte	21,0,2,35,0,0,35
	.byte	'Ifx_CPU_CCTRL_Bits',0,30,80,3
	.word	76620
	.byte	10
	.byte	'_Ifx_CPU_COMPAT_Bits',0,30,83,16,4,11
	.byte	'reserved_0',0,4
	.word	835
	.byte	3,29,2,35,0,11
	.byte	'RM',0,4
	.word	835
	.byte	1,28,2,35,0,11
	.byte	'SP',0,4
	.word	835
	.byte	1,27,2,35,0,11
	.byte	'reserved_5',0,4
	.word	835
	.byte	27,0,2,35,0,0,35
	.byte	'Ifx_CPU_COMPAT_Bits',0,30,89,3
	.word	76766
	.byte	10
	.byte	'_Ifx_CPU_CORE_ID_Bits',0,30,92,16,4,11
	.byte	'CORE_ID',0,4
	.word	835
	.byte	3,29,2,35,0,11
	.byte	'reserved_3',0,4
	.word	835
	.byte	29,0,2,35,0,0,35
	.byte	'Ifx_CPU_CORE_ID_Bits',0,30,96,3
	.word	76893
	.byte	10
	.byte	'_Ifx_CPU_CPR_L_Bits',0,30,99,16,4,11
	.byte	'reserved_0',0,4
	.word	835
	.byte	3,29,2,35,0,11
	.byte	'LOWBND',0,4
	.word	835
	.byte	29,0,2,35,0,0,35
	.byte	'Ifx_CPU_CPR_L_Bits',0,30,103,3
	.word	76991
	.byte	10
	.byte	'_Ifx_CPU_CPR_U_Bits',0,30,106,16,4,11
	.byte	'reserved_0',0,4
	.word	835
	.byte	3,29,2,35,0,11
	.byte	'UPPBND',0,4
	.word	835
	.byte	29,0,2,35,0,0,35
	.byte	'Ifx_CPU_CPR_U_Bits',0,30,110,3
	.word	77084
	.byte	10
	.byte	'_Ifx_CPU_CPU_ID_Bits',0,30,113,16,4,11
	.byte	'MODREV',0,4
	.word	835
	.byte	8,24,2,35,0,11
	.byte	'MOD_32B',0,4
	.word	835
	.byte	8,16,2,35,0,11
	.byte	'MOD',0,4
	.word	835
	.byte	16,0,2,35,0,0,35
	.byte	'Ifx_CPU_CPU_ID_Bits',0,30,118,3
	.word	77177
	.byte	10
	.byte	'_Ifx_CPU_CPXE_Bits',0,30,121,16,4,11
	.byte	'XE',0,4
	.word	835
	.byte	8,24,2,35,0,11
	.byte	'reserved_8',0,4
	.word	835
	.byte	24,0,2,35,0,0,35
	.byte	'Ifx_CPU_CPXE_Bits',0,30,125,3
	.word	77284
	.byte	10
	.byte	'_Ifx_CPU_CREVT_Bits',0,30,128,1,16,4,11
	.byte	'EVTA',0,4
	.word	835
	.byte	3,29,2,35,0,11
	.byte	'BBM',0,4
	.word	835
	.byte	1,28,2,35,0,11
	.byte	'BOD',0,4
	.word	835
	.byte	1,27,2,35,0,11
	.byte	'SUSP',0,4
	.word	835
	.byte	1,26,2,35,0,11
	.byte	'CNT',0,4
	.word	835
	.byte	2,24,2,35,0,11
	.byte	'reserved_8',0,4
	.word	835
	.byte	24,0,2,35,0,0,35
	.byte	'Ifx_CPU_CREVT_Bits',0,30,136,1,3
	.word	77371
	.byte	10
	.byte	'_Ifx_CPU_CUS_ID_Bits',0,30,139,1,16,4,11
	.byte	'CID',0,4
	.word	835
	.byte	3,29,2,35,0,11
	.byte	'reserved_3',0,4
	.word	835
	.byte	29,0,2,35,0,0,35
	.byte	'Ifx_CPU_CUS_ID_Bits',0,30,143,1,3
	.word	77525
	.byte	10
	.byte	'_Ifx_CPU_D_Bits',0,30,146,1,16,4,11
	.byte	'DATA',0,4
	.word	835
	.byte	32,0,2,35,0,0,35
	.byte	'Ifx_CPU_D_Bits',0,30,149,1,3
	.word	77619
	.byte	10
	.byte	'_Ifx_CPU_DATR_Bits',0,30,152,1,16,4,11
	.byte	'reserved_0',0,4
	.word	835
	.byte	3,29,2,35,0,11
	.byte	'SBE',0,4
	.word	835
	.byte	1,28,2,35,0,11
	.byte	'reserved_4',0,4
	.word	835
	.byte	5,23,2,35,0,11
	.byte	'CWE',0,4
	.word	835
	.byte	1,22,2,35,0,11
	.byte	'CFE',0,4
	.word	835
	.byte	1,21,2,35,0,11
	.byte	'reserved_11',0,4
	.word	835
	.byte	3,18,2,35,0,11
	.byte	'SOE',0,4
	.word	835
	.byte	1,17,2,35,0,11
	.byte	'SME',0,4
	.word	835
	.byte	1,16,2,35,0,11
	.byte	'reserved_16',0,4
	.word	835
	.byte	16,0,2,35,0,0,35
	.byte	'Ifx_CPU_DATR_Bits',0,30,163,1,3
	.word	77682
	.byte	10
	.byte	'_Ifx_CPU_DBGSR_Bits',0,30,166,1,16,4,11
	.byte	'DE',0,4
	.word	835
	.byte	1,31,2,35,0,11
	.byte	'HALT',0,4
	.word	835
	.byte	2,29,2,35,0,11
	.byte	'SIH',0,4
	.word	835
	.byte	1,28,2,35,0,11
	.byte	'SUSP',0,4
	.word	835
	.byte	1,27,2,35,0,11
	.byte	'reserved_5',0,4
	.word	835
	.byte	1,26,2,35,0,11
	.byte	'PREVSUSP',0,4
	.word	835
	.byte	1,25,2,35,0,11
	.byte	'PEVT',0,4
	.word	835
	.byte	1,24,2,35,0,11
	.byte	'EVTSRC',0,4
	.word	835
	.byte	5,19,2,35,0,11
	.byte	'reserved_13',0,4
	.word	835
	.byte	19,0,2,35,0,0,35
	.byte	'Ifx_CPU_DBGSR_Bits',0,30,177,1,3
	.word	77900
	.byte	10
	.byte	'_Ifx_CPU_DBGTCR_Bits',0,30,180,1,16,4,11
	.byte	'DTA',0,4
	.word	835
	.byte	1,31,2,35,0,11
	.byte	'reserved_1',0,4
	.word	835
	.byte	31,0,2,35,0,0,35
	.byte	'Ifx_CPU_DBGTCR_Bits',0,30,184,1,3
	.word	78115
	.byte	10
	.byte	'_Ifx_CPU_DCON0_Bits',0,30,187,1,16,4,11
	.byte	'reserved_0',0,4
	.word	835
	.byte	1,31,2,35,0,11
	.byte	'DCBYP',0,4
	.word	835
	.byte	1,30,2,35,0,11
	.byte	'reserved_2',0,4
	.word	835
	.byte	30,0,2,35,0,0,35
	.byte	'Ifx_CPU_DCON0_Bits',0,30,192,1,3
	.word	78209
	.byte	10
	.byte	'_Ifx_CPU_DCON2_Bits',0,30,195,1,16,4,11
	.byte	'DCACHE_SZE',0,4
	.word	835
	.byte	16,16,2,35,0,11
	.byte	'DSCRATCH_SZE',0,4
	.word	835
	.byte	16,0,2,35,0,0,35
	.byte	'Ifx_CPU_DCON2_Bits',0,30,199,1,3
	.word	78325
	.byte	10
	.byte	'_Ifx_CPU_DCX_Bits',0,30,202,1,16,4,11
	.byte	'reserved_0',0,4
	.word	835
	.byte	6,26,2,35,0,11
	.byte	'DCXValue',0,4
	.word	835
	.byte	26,0,2,35,0,0,35
	.byte	'Ifx_CPU_DCX_Bits',0,30,206,1,3
	.word	78426
	.byte	10
	.byte	'_Ifx_CPU_DEADD_Bits',0,30,209,1,16,4,11
	.byte	'ERROR_ADDRESS',0,4
	.word	835
	.byte	32,0,2,35,0,0,35
	.byte	'Ifx_CPU_DEADD_Bits',0,30,212,1,3
	.word	78519
	.byte	10
	.byte	'_Ifx_CPU_DIEAR_Bits',0,30,215,1,16,4,11
	.byte	'TA',0,4
	.word	835
	.byte	32,0,2,35,0,0,35
	.byte	'Ifx_CPU_DIEAR_Bits',0,30,218,1,3
	.word	78599
	.byte	10
	.byte	'_Ifx_CPU_DIETR_Bits',0,30,221,1,16,4,11
	.byte	'IED',0,4
	.word	835
	.byte	1,31,2,35,0,11
	.byte	'IE_T',0,4
	.word	835
	.byte	1,30,2,35,0,11
	.byte	'IE_C',0,4
	.word	835
	.byte	1,29,2,35,0,11
	.byte	'IE_S',0,4
	.word	835
	.byte	1,28,2,35,0,11
	.byte	'IE_BI',0,4
	.word	835
	.byte	1,27,2,35,0,11
	.byte	'E_INFO',0,4
	.word	835
	.byte	6,21,2,35,0,11
	.byte	'IE_DUAL',0,4
	.word	835
	.byte	1,20,2,35,0,11
	.byte	'IE_SP',0,4
	.word	835
	.byte	1,19,2,35,0,11
	.byte	'IE_BS',0,4
	.word	835
	.byte	1,18,2,35,0,11
	.byte	'reserved_14',0,4
	.word	835
	.byte	18,0,2,35,0,0,35
	.byte	'Ifx_CPU_DIETR_Bits',0,30,233,1,3
	.word	78668
	.byte	10
	.byte	'_Ifx_CPU_DMS_Bits',0,30,236,1,16,4,11
	.byte	'reserved_0',0,4
	.word	835
	.byte	1,31,2,35,0,11
	.byte	'DMSValue',0,4
	.word	835
	.byte	31,0,2,35,0,0,35
	.byte	'Ifx_CPU_DMS_Bits',0,30,240,1,3
	.word	78897
	.byte	10
	.byte	'_Ifx_CPU_DPR_L_Bits',0,30,243,1,16,4,11
	.byte	'reserved_0',0,4
	.word	835
	.byte	3,29,2,35,0,11
	.byte	'LOWBND',0,4
	.word	835
	.byte	29,0,2,35,0,0,35
	.byte	'Ifx_CPU_DPR_L_Bits',0,30,247,1,3
	.word	78990
	.byte	10
	.byte	'_Ifx_CPU_DPR_U_Bits',0,30,250,1,16,4,11
	.byte	'reserved_0',0,4
	.word	835
	.byte	3,29,2,35,0,11
	.byte	'UPPBND',0,4
	.word	835
	.byte	29,0,2,35,0,0,35
	.byte	'Ifx_CPU_DPR_U_Bits',0,30,254,1,3
	.word	79085
	.byte	10
	.byte	'_Ifx_CPU_DPRE_Bits',0,30,129,2,16,4,11
	.byte	'RE',0,4
	.word	835
	.byte	16,16,2,35,0,11
	.byte	'reserved_16',0,4
	.word	835
	.byte	16,0,2,35,0,0,35
	.byte	'Ifx_CPU_DPRE_Bits',0,30,133,2,3
	.word	79180
	.byte	10
	.byte	'_Ifx_CPU_DPWE_Bits',0,30,136,2,16,4,11
	.byte	'WE',0,4
	.word	835
	.byte	16,16,2,35,0,11
	.byte	'reserved_16',0,4
	.word	835
	.byte	16,0,2,35,0,0,35
	.byte	'Ifx_CPU_DPWE_Bits',0,30,140,2,3
	.word	79270
	.byte	10
	.byte	'_Ifx_CPU_DSTR_Bits',0,30,143,2,16,4,11
	.byte	'SRE',0,4
	.word	835
	.byte	1,31,2,35,0,11
	.byte	'GAE',0,4
	.word	835
	.byte	1,30,2,35,0,11
	.byte	'LBE',0,4
	.word	835
	.byte	1,29,2,35,0,11
	.byte	'reserved_3',0,4
	.word	835
	.byte	3,26,2,35,0,11
	.byte	'CRE',0,4
	.word	835
	.byte	1,25,2,35,0,11
	.byte	'reserved_7',0,4
	.word	835
	.byte	7,18,2,35,0,11
	.byte	'DTME',0,4
	.word	835
	.byte	1,17,2,35,0,11
	.byte	'LOE',0,4
	.word	835
	.byte	1,16,2,35,0,11
	.byte	'SDE',0,4
	.word	835
	.byte	1,15,2,35,0,11
	.byte	'SCE',0,4
	.word	835
	.byte	1,14,2,35,0,11
	.byte	'CAC',0,4
	.word	835
	.byte	1,13,2,35,0,11
	.byte	'MPE',0,4
	.word	835
	.byte	1,12,2,35,0,11
	.byte	'CLE',0,4
	.word	835
	.byte	1,11,2,35,0,11
	.byte	'reserved_21',0,4
	.word	835
	.byte	3,8,2,35,0,11
	.byte	'ALN',0,4
	.word	835
	.byte	1,7,2,35,0,11
	.byte	'reserved_25',0,4
	.word	835
	.byte	7,0,2,35,0,0,35
	.byte	'Ifx_CPU_DSTR_Bits',0,30,161,2,3
	.word	79360
	.byte	10
	.byte	'_Ifx_CPU_EXEVT_Bits',0,30,164,2,16,4,11
	.byte	'EVTA',0,4
	.word	835
	.byte	3,29,2,35,0,11
	.byte	'BBM',0,4
	.word	835
	.byte	1,28,2,35,0,11
	.byte	'BOD',0,4
	.word	835
	.byte	1,27,2,35,0,11
	.byte	'SUSP',0,4
	.word	835
	.byte	1,26,2,35,0,11
	.byte	'CNT',0,4
	.word	835
	.byte	2,24,2,35,0,11
	.byte	'reserved_8',0,4
	.word	835
	.byte	24,0,2,35,0,0,35
	.byte	'Ifx_CPU_EXEVT_Bits',0,30,172,2,3
	.word	79684
	.byte	10
	.byte	'_Ifx_CPU_FCX_Bits',0,30,175,2,16,4,11
	.byte	'FCXO',0,4
	.word	835
	.byte	16,16,2,35,0,11
	.byte	'FCXS',0,4
	.word	835
	.byte	4,12,2,35,0,11
	.byte	'reserved_20',0,4
	.word	835
	.byte	12,0,2,35,0,0,35
	.byte	'Ifx_CPU_FCX_Bits',0,30,180,2,3
	.word	79838
	.byte	10
	.byte	'_Ifx_CPU_FPU_TRAP_CON_Bits',0,30,183,2,16,4,11
	.byte	'TST',0,4
	.word	835
	.byte	1,31,2,35,0,11
	.byte	'TCL',0,4
	.word	835
	.byte	1,30,2,35,0,11
	.byte	'reserved_2',0,4
	.word	835
	.byte	6,24,2,35,0,11
	.byte	'RM',0,4
	.word	835
	.byte	2,22,2,35,0,11
	.byte	'reserved_10',0,4
	.word	835
	.byte	8,14,2,35,0,11
	.byte	'FXE',0,4
	.word	835
	.byte	1,13,2,35,0,11
	.byte	'FUE',0,4
	.word	835
	.byte	1,12,2,35,0,11
	.byte	'FZE',0,4
	.word	835
	.byte	1,11,2,35,0,11
	.byte	'FVE',0,4
	.word	835
	.byte	1,10,2,35,0,11
	.byte	'FIE',0,4
	.word	835
	.byte	1,9,2,35,0,11
	.byte	'reserved_23',0,4
	.word	835
	.byte	3,6,2,35,0,11
	.byte	'FX',0,4
	.word	835
	.byte	1,5,2,35,0,11
	.byte	'FU',0,4
	.word	835
	.byte	1,4,2,35,0,11
	.byte	'FZ',0,4
	.word	835
	.byte	1,3,2,35,0,11
	.byte	'FV',0,4
	.word	835
	.byte	1,2,2,35,0,11
	.byte	'FI',0,4
	.word	835
	.byte	1,1,2,35,0,11
	.byte	'reserved_31',0,4
	.word	835
	.byte	1,0,2,35,0,0,35
	.byte	'Ifx_CPU_FPU_TRAP_CON_Bits',0,30,202,2,3
	.word	79944
	.byte	10
	.byte	'_Ifx_CPU_FPU_TRAP_OPC_Bits',0,30,205,2,16,4,11
	.byte	'OPC',0,4
	.word	835
	.byte	8,24,2,35,0,11
	.byte	'FMT',0,4
	.word	835
	.byte	1,23,2,35,0,11
	.byte	'reserved_9',0,4
	.word	835
	.byte	7,16,2,35,0,11
	.byte	'DREG',0,4
	.word	835
	.byte	4,12,2,35,0,11
	.byte	'reserved_20',0,4
	.word	835
	.byte	12,0,2,35,0,0,35
	.byte	'Ifx_CPU_FPU_TRAP_OPC_Bits',0,30,212,2,3
	.word	80293
	.byte	10
	.byte	'_Ifx_CPU_FPU_TRAP_PC_Bits',0,30,215,2,16,4,11
	.byte	'PC',0,4
	.word	835
	.byte	32,0,2,35,0,0,35
	.byte	'Ifx_CPU_FPU_TRAP_PC_Bits',0,30,218,2,3
	.word	80453
	.byte	10
	.byte	'_Ifx_CPU_FPU_TRAP_SRC1_Bits',0,30,221,2,16,4,11
	.byte	'SRC1',0,4
	.word	835
	.byte	32,0,2,35,0,0,35
	.byte	'Ifx_CPU_FPU_TRAP_SRC1_Bits',0,30,224,2,3
	.word	80534
	.byte	10
	.byte	'_Ifx_CPU_FPU_TRAP_SRC2_Bits',0,30,227,2,16,4,11
	.byte	'SRC2',0,4
	.word	835
	.byte	32,0,2,35,0,0,35
	.byte	'Ifx_CPU_FPU_TRAP_SRC2_Bits',0,30,230,2,3
	.word	80621
	.byte	10
	.byte	'_Ifx_CPU_FPU_TRAP_SRC3_Bits',0,30,233,2,16,4,11
	.byte	'SRC3',0,4
	.word	835
	.byte	32,0,2,35,0,0,35
	.byte	'Ifx_CPU_FPU_TRAP_SRC3_Bits',0,30,236,2,3
	.word	80708
	.byte	10
	.byte	'_Ifx_CPU_ICNT_Bits',0,30,239,2,16,4,11
	.byte	'CountValue',0,4
	.word	835
	.byte	31,1,2,35,0,11
	.byte	'SOvf',0,4
	.word	835
	.byte	1,0,2,35,0,0,35
	.byte	'Ifx_CPU_ICNT_Bits',0,30,243,2,3
	.word	80795
	.byte	35
	.byte	'Ifx_CPU_ICR_Bits',0,30,253,2,3
	.word	39884
	.byte	10
	.byte	'_Ifx_CPU_ISP_Bits',0,30,128,3,16,4,11
	.byte	'ISP',0,4
	.word	835
	.byte	32,0,2,35,0,0,35
	.byte	'Ifx_CPU_ISP_Bits',0,30,131,3,3
	.word	80912
	.byte	10
	.byte	'_Ifx_CPU_LCX_Bits',0,30,134,3,16,4,11
	.byte	'LCXO',0,4
	.word	835
	.byte	16,16,2,35,0,11
	.byte	'LCXS',0,4
	.word	835
	.byte	4,12,2,35,0,11
	.byte	'reserved_20',0,4
	.word	835
	.byte	12,0,2,35,0,0,35
	.byte	'Ifx_CPU_LCX_Bits',0,30,139,3,3
	.word	80978
	.byte	10
	.byte	'_Ifx_CPU_M1CNT_Bits',0,30,142,3,16,4,11
	.byte	'CountValue',0,4
	.word	835
	.byte	31,1,2,35,0,11
	.byte	'SOvf',0,4
	.word	835
	.byte	1,0,2,35,0,0,35
	.byte	'Ifx_CPU_M1CNT_Bits',0,30,146,3,3
	.word	81084
	.byte	10
	.byte	'_Ifx_CPU_M2CNT_Bits',0,30,149,3,16,4,11
	.byte	'CountValue',0,4
	.word	835
	.byte	31,1,2,35,0,11
	.byte	'SOvf',0,4
	.word	835
	.byte	1,0,2,35,0,0,35
	.byte	'Ifx_CPU_M2CNT_Bits',0,30,153,3,3
	.word	81177
	.byte	10
	.byte	'_Ifx_CPU_M3CNT_Bits',0,30,156,3,16,4,11
	.byte	'CountValue',0,4
	.word	835
	.byte	31,1,2,35,0,11
	.byte	'SOvf',0,4
	.word	835
	.byte	1,0,2,35,0,0,35
	.byte	'Ifx_CPU_M3CNT_Bits',0,30,160,3,3
	.word	81270
	.byte	10
	.byte	'_Ifx_CPU_PC_Bits',0,30,163,3,16,4,11
	.byte	'reserved_0',0,4
	.word	835
	.byte	1,31,2,35,0,11
	.byte	'PC',0,4
	.word	835
	.byte	31,0,2,35,0,0,35
	.byte	'Ifx_CPU_PC_Bits',0,30,167,3,3
	.word	81363
	.byte	10
	.byte	'_Ifx_CPU_PCON0_Bits',0,30,170,3,16,4,11
	.byte	'reserved_0',0,4
	.word	835
	.byte	1,31,2,35,0,11
	.byte	'PCBYP',0,4
	.word	835
	.byte	1,30,2,35,0,11
	.byte	'reserved_2',0,4
	.word	835
	.byte	30,0,2,35,0,0,35
	.byte	'Ifx_CPU_PCON0_Bits',0,30,175,3,3
	.word	81448
	.byte	10
	.byte	'_Ifx_CPU_PCON1_Bits',0,30,178,3,16,4,11
	.byte	'PCINV',0,4
	.word	835
	.byte	1,31,2,35,0,11
	.byte	'PBINV',0,4
	.word	835
	.byte	1,30,2,35,0,11
	.byte	'reserved_2',0,4
	.word	835
	.byte	30,0,2,35,0,0,35
	.byte	'Ifx_CPU_PCON1_Bits',0,30,183,3,3
	.word	81564
	.byte	10
	.byte	'_Ifx_CPU_PCON2_Bits',0,30,186,3,16,4,11
	.byte	'PCACHE_SZE',0,4
	.word	835
	.byte	16,16,2,35,0,11
	.byte	'PSCRATCH_SZE',0,4
	.word	835
	.byte	16,0,2,35,0,0,35
	.byte	'Ifx_CPU_PCON2_Bits',0,30,190,3,3
	.word	81675
	.byte	10
	.byte	'_Ifx_CPU_PCXI_Bits',0,30,193,3,16,4,11
	.byte	'PCXO',0,4
	.word	835
	.byte	16,16,2,35,0,11
	.byte	'PCXS',0,4
	.word	835
	.byte	4,12,2,35,0,11
	.byte	'UL',0,4
	.word	835
	.byte	1,11,2,35,0,11
	.byte	'PIE',0,4
	.word	835
	.byte	1,10,2,35,0,11
	.byte	'PCPN',0,4
	.word	835
	.byte	10,0,2,35,0,0,35
	.byte	'Ifx_CPU_PCXI_Bits',0,30,200,3,3
	.word	81776
	.byte	10
	.byte	'_Ifx_CPU_PIEAR_Bits',0,30,203,3,16,4,11
	.byte	'TA',0,4
	.word	835
	.byte	32,0,2,35,0,0,35
	.byte	'Ifx_CPU_PIEAR_Bits',0,30,206,3,3
	.word	81906
	.byte	10
	.byte	'_Ifx_CPU_PIETR_Bits',0,30,209,3,16,4,11
	.byte	'IED',0,4
	.word	835
	.byte	1,31,2,35,0,11
	.byte	'IE_T',0,4
	.word	835
	.byte	1,30,2,35,0,11
	.byte	'IE_C',0,4
	.word	835
	.byte	1,29,2,35,0,11
	.byte	'IE_S',0,4
	.word	835
	.byte	1,28,2,35,0,11
	.byte	'IE_BI',0,4
	.word	835
	.byte	1,27,2,35,0,11
	.byte	'E_INFO',0,4
	.word	835
	.byte	6,21,2,35,0,11
	.byte	'IE_DUAL',0,4
	.word	835
	.byte	1,20,2,35,0,11
	.byte	'IE_SP',0,4
	.word	835
	.byte	1,19,2,35,0,11
	.byte	'IE_BS',0,4
	.word	835
	.byte	1,18,2,35,0,11
	.byte	'reserved_14',0,4
	.word	835
	.byte	18,0,2,35,0,0,35
	.byte	'Ifx_CPU_PIETR_Bits',0,30,221,3,3
	.word	81975
	.byte	10
	.byte	'_Ifx_CPU_PMA0_Bits',0,30,224,3,16,4,11
	.byte	'reserved_0',0,4
	.word	835
	.byte	13,19,2,35,0,11
	.byte	'DAC',0,4
	.word	835
	.byte	3,16,2,35,0,11
	.byte	'reserved_16',0,4
	.word	835
	.byte	16,0,2,35,0,0,35
	.byte	'Ifx_CPU_PMA0_Bits',0,30,229,3,3
	.word	82204
	.byte	10
	.byte	'_Ifx_CPU_PMA1_Bits',0,30,232,3,16,4,11
	.byte	'reserved_0',0,4
	.word	835
	.byte	14,18,2,35,0,11
	.byte	'CAC',0,4
	.word	835
	.byte	2,16,2,35,0,11
	.byte	'reserved_16',0,4
	.word	835
	.byte	16,0,2,35,0,0,35
	.byte	'Ifx_CPU_PMA1_Bits',0,30,237,3,3
	.word	82317
	.byte	10
	.byte	'_Ifx_CPU_PMA2_Bits',0,30,240,3,16,4,11
	.byte	'PSI',0,4
	.word	835
	.byte	16,16,2,35,0,11
	.byte	'reserved_16',0,4
	.word	835
	.byte	16,0,2,35,0,0,35
	.byte	'Ifx_CPU_PMA2_Bits',0,30,244,3,3
	.word	82430
	.byte	10
	.byte	'_Ifx_CPU_PSTR_Bits',0,30,247,3,16,4,11
	.byte	'FRE',0,4
	.word	835
	.byte	1,31,2,35,0,11
	.byte	'reserved_1',0,4
	.word	835
	.byte	1,30,2,35,0,11
	.byte	'FBE',0,4
	.word	835
	.byte	1,29,2,35,0,11
	.byte	'reserved_3',0,4
	.word	835
	.byte	9,20,2,35,0,11
	.byte	'FPE',0,4
	.word	835
	.byte	1,19,2,35,0,11
	.byte	'reserved_13',0,4
	.word	835
	.byte	1,18,2,35,0,11
	.byte	'FME',0,4
	.word	835
	.byte	1,17,2,35,0,11
	.byte	'reserved_15',0,4
	.word	835
	.byte	17,0,2,35,0,0,35
	.byte	'Ifx_CPU_PSTR_Bits',0,30,129,4,3
	.word	82521
	.byte	10
	.byte	'_Ifx_CPU_PSW_Bits',0,30,132,4,16,4,11
	.byte	'CDC',0,4
	.word	835
	.byte	7,25,2,35,0,11
	.byte	'CDE',0,4
	.word	835
	.byte	1,24,2,35,0,11
	.byte	'GW',0,4
	.word	835
	.byte	1,23,2,35,0,11
	.byte	'IS',0,4
	.word	835
	.byte	1,22,2,35,0,11
	.byte	'IO',0,4
	.word	835
	.byte	2,20,2,35,0,11
	.byte	'PRS',0,4
	.word	835
	.byte	2,18,2,35,0,11
	.byte	'S',0,4
	.word	835
	.byte	1,17,2,35,0,11
	.byte	'reserved_15',0,4
	.word	835
	.byte	12,5,2,35,0,11
	.byte	'SAV',0,4
	.word	835
	.byte	1,4,2,35,0,11
	.byte	'AV',0,4
	.word	835
	.byte	1,3,2,35,0,11
	.byte	'SV',0,4
	.word	835
	.byte	1,2,2,35,0,11
	.byte	'V',0,4
	.word	835
	.byte	1,1,2,35,0,11
	.byte	'C',0,4
	.word	835
	.byte	1,0,2,35,0,0,35
	.byte	'Ifx_CPU_PSW_Bits',0,30,147,4,3
	.word	82724
	.byte	10
	.byte	'_Ifx_CPU_SEGEN_Bits',0,30,150,4,16,4,11
	.byte	'ADFLIP',0,4
	.word	835
	.byte	8,24,2,35,0,11
	.byte	'ADTYPE',0,4
	.word	835
	.byte	2,22,2,35,0,11
	.byte	'reserved_10',0,4
	.word	835
	.byte	21,1,2,35,0,11
	.byte	'AE',0,4
	.word	835
	.byte	1,0,2,35,0,0,35
	.byte	'Ifx_CPU_SEGEN_Bits',0,30,156,4,3
	.word	82967
	.byte	10
	.byte	'_Ifx_CPU_SMACON_Bits',0,30,159,4,16,4,11
	.byte	'PC',0,4
	.word	835
	.byte	1,31,2,35,0,11
	.byte	'reserved_1',0,4
	.word	835
	.byte	1,30,2,35,0,11
	.byte	'PT',0,4
	.word	835
	.byte	1,29,2,35,0,11
	.byte	'reserved_3',0,4
	.word	835
	.byte	5,24,2,35,0,11
	.byte	'DC',0,4
	.word	835
	.byte	1,23,2,35,0,11
	.byte	'reserved_9',0,4
	.word	835
	.byte	1,22,2,35,0,11
	.byte	'DT',0,4
	.word	835
	.byte	1,21,2,35,0,11
	.byte	'reserved_11',0,4
	.word	835
	.byte	13,8,2,35,0,11
	.byte	'IODT',0,4
	.word	835
	.byte	1,7,2,35,0,11
	.byte	'reserved_25',0,4
	.word	835
	.byte	7,0,2,35,0,0,35
	.byte	'Ifx_CPU_SMACON_Bits',0,30,171,4,3
	.word	83095
	.byte	10
	.byte	'_Ifx_CPU_SPROT_ACCENA_Bits',0,30,174,4,16,4,11
	.byte	'EN',0,4
	.word	413
	.byte	32,0,2,35,0,0,35
	.byte	'Ifx_CPU_SPROT_ACCENA_Bits',0,30,177,4,3
	.word	83336
	.byte	10
	.byte	'_Ifx_CPU_SPROT_ACCENB_Bits',0,30,180,4,16,4,11
	.byte	'reserved_0',0,4
	.word	413
	.byte	32,0,2,35,0,0,35
	.byte	'Ifx_CPU_SPROT_ACCENB_Bits',0,30,183,4,3
	.word	83419
	.byte	10
	.byte	'_Ifx_CPU_SPROT_RGN_ACCENA_Bits',0,30,186,4,16,4,11
	.byte	'EN',0,4
	.word	413
	.byte	32,0,2,35,0,0,35
	.byte	'Ifx_CPU_SPROT_RGN_ACCENA_Bits',0,30,189,4,3
	.word	83510
	.byte	10
	.byte	'_Ifx_CPU_SPROT_RGN_ACCENB_Bits',0,30,192,4,16,4,11
	.byte	'reserved_0',0,4
	.word	413
	.byte	32,0,2,35,0,0,35
	.byte	'Ifx_CPU_SPROT_RGN_ACCENB_Bits',0,30,195,4,3
	.word	83601
	.byte	10
	.byte	'_Ifx_CPU_SPROT_RGN_LA_Bits',0,30,198,4,16,4,11
	.byte	'reserved_0',0,1
	.word	436
	.byte	5,3,2,35,0,11
	.byte	'ADDR',0,4
	.word	413
	.byte	27,0,2,35,0,0,35
	.byte	'Ifx_CPU_SPROT_RGN_LA_Bits',0,30,202,4,3
	.word	83700
	.byte	10
	.byte	'_Ifx_CPU_SPROT_RGN_UA_Bits',0,30,205,4,16,4,11
	.byte	'reserved_0',0,1
	.word	436
	.byte	5,3,2,35,0,11
	.byte	'ADDR',0,4
	.word	413
	.byte	27,0,2,35,0,0,35
	.byte	'Ifx_CPU_SPROT_RGN_UA_Bits',0,30,209,4,3
	.word	83807
	.byte	10
	.byte	'_Ifx_CPU_SWEVT_Bits',0,30,212,4,16,4,11
	.byte	'EVTA',0,4
	.word	835
	.byte	3,29,2,35,0,11
	.byte	'BBM',0,4
	.word	835
	.byte	1,28,2,35,0,11
	.byte	'BOD',0,4
	.word	835
	.byte	1,27,2,35,0,11
	.byte	'SUSP',0,4
	.word	835
	.byte	1,26,2,35,0,11
	.byte	'CNT',0,4
	.word	835
	.byte	2,24,2,35,0,11
	.byte	'reserved_8',0,4
	.word	835
	.byte	24,0,2,35,0,0,35
	.byte	'Ifx_CPU_SWEVT_Bits',0,30,220,4,3
	.word	83914
	.byte	10
	.byte	'_Ifx_CPU_SYSCON_Bits',0,30,223,4,16,4,11
	.byte	'FCDSF',0,4
	.word	835
	.byte	1,31,2,35,0,11
	.byte	'PROTEN',0,4
	.word	835
	.byte	1,30,2,35,0,11
	.byte	'TPROTEN',0,4
	.word	835
	.byte	1,29,2,35,0,11
	.byte	'IS',0,4
	.word	835
	.byte	1,28,2,35,0,11
	.byte	'IT',0,4
	.word	835
	.byte	1,27,2,35,0,11
	.byte	'reserved_5',0,4
	.word	835
	.byte	27,0,2,35,0,0,35
	.byte	'Ifx_CPU_SYSCON_Bits',0,30,231,4,3
	.word	84068
	.byte	10
	.byte	'_Ifx_CPU_TASK_ASI_Bits',0,30,234,4,16,4,11
	.byte	'ASI',0,4
	.word	835
	.byte	5,27,2,35,0,11
	.byte	'reserved_5',0,4
	.word	835
	.byte	27,0,2,35,0,0,35
	.byte	'Ifx_CPU_TASK_ASI_Bits',0,30,238,4,3
	.word	84229
	.byte	10
	.byte	'_Ifx_CPU_TPS_CON_Bits',0,30,241,4,16,4,11
	.byte	'TEXP0',0,4
	.word	835
	.byte	1,31,2,35,0,11
	.byte	'TEXP1',0,4
	.word	835
	.byte	1,30,2,35,0,11
	.byte	'TEXP2',0,4
	.word	835
	.byte	1,29,2,35,0,11
	.byte	'reserved_3',0,4
	.word	835
	.byte	13,16,2,35,0,11
	.byte	'TTRAP',0,4
	.word	835
	.byte	1,15,2,35,0,11
	.byte	'reserved_17',0,4
	.word	835
	.byte	15,0,2,35,0,0,35
	.byte	'Ifx_CPU_TPS_CON_Bits',0,30,249,4,3
	.word	84327
	.byte	10
	.byte	'_Ifx_CPU_TPS_TIMER_Bits',0,30,252,4,16,4,11
	.byte	'Timer',0,4
	.word	835
	.byte	32,0,2,35,0,0,35
	.byte	'Ifx_CPU_TPS_TIMER_Bits',0,30,255,4,3
	.word	84499
	.byte	10
	.byte	'_Ifx_CPU_TR_ADR_Bits',0,30,130,5,16,4,11
	.byte	'ADDR',0,4
	.word	835
	.byte	32,0,2,35,0,0,35
	.byte	'Ifx_CPU_TR_ADR_Bits',0,30,133,5,3
	.word	84579
	.byte	10
	.byte	'_Ifx_CPU_TR_EVT_Bits',0,30,136,5,16,4,11
	.byte	'EVTA',0,4
	.word	835
	.byte	3,29,2,35,0,11
	.byte	'BBM',0,4
	.word	835
	.byte	1,28,2,35,0,11
	.byte	'BOD',0,4
	.word	835
	.byte	1,27,2,35,0,11
	.byte	'SUSP',0,4
	.word	835
	.byte	1,26,2,35,0,11
	.byte	'CNT',0,4
	.word	835
	.byte	2,24,2,35,0,11
	.byte	'reserved_8',0,4
	.word	835
	.byte	4,20,2,35,0,11
	.byte	'TYP',0,4
	.word	835
	.byte	1,19,2,35,0,11
	.byte	'RNG',0,4
	.word	835
	.byte	1,18,2,35,0,11
	.byte	'reserved_14',0,4
	.word	835
	.byte	1,17,2,35,0,11
	.byte	'ASI_EN',0,4
	.word	835
	.byte	1,16,2,35,0,11
	.byte	'ASI',0,4
	.word	835
	.byte	5,11,2,35,0,11
	.byte	'reserved_21',0,4
	.word	835
	.byte	6,5,2,35,0,11
	.byte	'AST',0,4
	.word	835
	.byte	1,4,2,35,0,11
	.byte	'ALD',0,4
	.word	835
	.byte	1,3,2,35,0,11
	.byte	'reserved_29',0,4
	.word	835
	.byte	3,0,2,35,0,0,35
	.byte	'Ifx_CPU_TR_EVT_Bits',0,30,153,5,3
	.word	84652
	.byte	10
	.byte	'_Ifx_CPU_TRIG_ACC_Bits',0,30,156,5,16,4,11
	.byte	'T0',0,4
	.word	835
	.byte	1,31,2,35,0,11
	.byte	'T1',0,4
	.word	835
	.byte	1,30,2,35,0,11
	.byte	'T2',0,4
	.word	835
	.byte	1,29,2,35,0,11
	.byte	'T3',0,4
	.word	835
	.byte	1,28,2,35,0,11
	.byte	'T4',0,4
	.word	835
	.byte	1,27,2,35,0,11
	.byte	'T5',0,4
	.word	835
	.byte	1,26,2,35,0,11
	.byte	'T6',0,4
	.word	835
	.byte	1,25,2,35,0,11
	.byte	'T7',0,4
	.word	835
	.byte	1,24,2,35,0,11
	.byte	'reserved_8',0,4
	.word	835
	.byte	24,0,2,35,0,0,35
	.byte	'Ifx_CPU_TRIG_ACC_Bits',0,30,167,5,3
	.word	84970
	.byte	12,30,175,5,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	76305
	.byte	4,2,35,0,0,35
	.byte	'Ifx_CPU_A',0,30,180,5,3
	.word	85165
	.byte	12,30,183,5,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	76366
	.byte	4,2,35,0,0,35
	.byte	'Ifx_CPU_BIV',0,30,188,5,3
	.word	85224
	.byte	12,30,191,5,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	76445
	.byte	4,2,35,0,0,35
	.byte	'Ifx_CPU_BTV',0,30,196,5,3
	.word	85285
	.byte	12,30,199,5,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	76531
	.byte	4,2,35,0,0,35
	.byte	'Ifx_CPU_CCNT',0,30,204,5,3
	.word	85346
	.byte	12,30,207,5,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	76620
	.byte	4,2,35,0,0,35
	.byte	'Ifx_CPU_CCTRL',0,30,212,5,3
	.word	85408
	.byte	12,30,215,5,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	76766
	.byte	4,2,35,0,0,35
	.byte	'Ifx_CPU_COMPAT',0,30,220,5,3
	.word	85471
	.byte	12,30,223,5,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	76893
	.byte	4,2,35,0,0,35
	.byte	'Ifx_CPU_CORE_ID',0,30,228,5,3
	.word	85535
	.byte	12,30,231,5,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	76991
	.byte	4,2,35,0,0,35
	.byte	'Ifx_CPU_CPR_L',0,30,236,5,3
	.word	85600
	.byte	12,30,239,5,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	77084
	.byte	4,2,35,0,0,35
	.byte	'Ifx_CPU_CPR_U',0,30,244,5,3
	.word	85663
	.byte	12,30,247,5,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	77177
	.byte	4,2,35,0,0,35
	.byte	'Ifx_CPU_CPU_ID',0,30,252,5,3
	.word	85726
	.byte	12,30,255,5,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	77284
	.byte	4,2,35,0,0,35
	.byte	'Ifx_CPU_CPXE',0,30,132,6,3
	.word	85790
	.byte	12,30,135,6,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	77371
	.byte	4,2,35,0,0,35
	.byte	'Ifx_CPU_CREVT',0,30,140,6,3
	.word	85852
	.byte	12,30,143,6,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	77525
	.byte	4,2,35,0,0,35
	.byte	'Ifx_CPU_CUS_ID',0,30,148,6,3
	.word	85915
	.byte	12,30,151,6,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	77619
	.byte	4,2,35,0,0,35
	.byte	'Ifx_CPU_D',0,30,156,6,3
	.word	85979
	.byte	12,30,159,6,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	77682
	.byte	4,2,35,0,0,35
	.byte	'Ifx_CPU_DATR',0,30,164,6,3
	.word	86038
	.byte	12,30,167,6,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	77900
	.byte	4,2,35,0,0,35
	.byte	'Ifx_CPU_DBGSR',0,30,172,6,3
	.word	86100
	.byte	12,30,175,6,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	78115
	.byte	4,2,35,0,0,35
	.byte	'Ifx_CPU_DBGTCR',0,30,180,6,3
	.word	86163
	.byte	12,30,183,6,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	78209
	.byte	4,2,35,0,0,35
	.byte	'Ifx_CPU_DCON0',0,30,188,6,3
	.word	86227
	.byte	12,30,191,6,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	78325
	.byte	4,2,35,0,0,35
	.byte	'Ifx_CPU_DCON2',0,30,196,6,3
	.word	86290
	.byte	12,30,199,6,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	78426
	.byte	4,2,35,0,0,35
	.byte	'Ifx_CPU_DCX',0,30,204,6,3
	.word	86353
	.byte	12,30,207,6,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	78519
	.byte	4,2,35,0,0,35
	.byte	'Ifx_CPU_DEADD',0,30,212,6,3
	.word	86414
	.byte	12,30,215,6,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	78599
	.byte	4,2,35,0,0,35
	.byte	'Ifx_CPU_DIEAR',0,30,220,6,3
	.word	86477
	.byte	12,30,223,6,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	78668
	.byte	4,2,35,0,0,35
	.byte	'Ifx_CPU_DIETR',0,30,228,6,3
	.word	86540
	.byte	12,30,231,6,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	78897
	.byte	4,2,35,0,0,35
	.byte	'Ifx_CPU_DMS',0,30,236,6,3
	.word	86603
	.byte	12,30,239,6,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	78990
	.byte	4,2,35,0,0,35
	.byte	'Ifx_CPU_DPR_L',0,30,244,6,3
	.word	86664
	.byte	12,30,247,6,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	79085
	.byte	4,2,35,0,0,35
	.byte	'Ifx_CPU_DPR_U',0,30,252,6,3
	.word	86727
	.byte	12,30,255,6,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	79180
	.byte	4,2,35,0,0,35
	.byte	'Ifx_CPU_DPRE',0,30,132,7,3
	.word	86790
	.byte	12,30,135,7,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	79270
	.byte	4,2,35,0,0,35
	.byte	'Ifx_CPU_DPWE',0,30,140,7,3
	.word	86852
	.byte	12,30,143,7,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	79360
	.byte	4,2,35,0,0,35
	.byte	'Ifx_CPU_DSTR',0,30,148,7,3
	.word	86914
	.byte	12,30,151,7,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	79684
	.byte	4,2,35,0,0,35
	.byte	'Ifx_CPU_EXEVT',0,30,156,7,3
	.word	86976
	.byte	12,30,159,7,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	79838
	.byte	4,2,35,0,0,35
	.byte	'Ifx_CPU_FCX',0,30,164,7,3
	.word	87039
	.byte	12,30,167,7,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	79944
	.byte	4,2,35,0,0,35
	.byte	'Ifx_CPU_FPU_TRAP_CON',0,30,172,7,3
	.word	87100
	.byte	12,30,175,7,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	80293
	.byte	4,2,35,0,0,35
	.byte	'Ifx_CPU_FPU_TRAP_OPC',0,30,180,7,3
	.word	87170
	.byte	12,30,183,7,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	80453
	.byte	4,2,35,0,0,35
	.byte	'Ifx_CPU_FPU_TRAP_PC',0,30,188,7,3
	.word	87240
	.byte	12,30,191,7,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	80534
	.byte	4,2,35,0,0,35
	.byte	'Ifx_CPU_FPU_TRAP_SRC1',0,30,196,7,3
	.word	87309
	.byte	12,30,199,7,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	80621
	.byte	4,2,35,0,0,35
	.byte	'Ifx_CPU_FPU_TRAP_SRC2',0,30,204,7,3
	.word	87380
	.byte	12,30,207,7,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	80708
	.byte	4,2,35,0,0,35
	.byte	'Ifx_CPU_FPU_TRAP_SRC3',0,30,212,7,3
	.word	87451
	.byte	12,30,215,7,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	80795
	.byte	4,2,35,0,0,35
	.byte	'Ifx_CPU_ICNT',0,30,220,7,3
	.word	87522
	.byte	35
	.byte	'Ifx_CPU_ICR',0,30,228,7,3
	.word	40001
	.byte	12,30,231,7,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	80912
	.byte	4,2,35,0,0,35
	.byte	'Ifx_CPU_ISP',0,30,236,7,3
	.word	87605
	.byte	12,30,239,7,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	80978
	.byte	4,2,35,0,0,35
	.byte	'Ifx_CPU_LCX',0,30,244,7,3
	.word	87666
	.byte	12,30,247,7,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	81084
	.byte	4,2,35,0,0,35
	.byte	'Ifx_CPU_M1CNT',0,30,252,7,3
	.word	87727
	.byte	12,30,255,7,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	81177
	.byte	4,2,35,0,0,35
	.byte	'Ifx_CPU_M2CNT',0,30,132,8,3
	.word	87790
	.byte	12,30,135,8,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	81270
	.byte	4,2,35,0,0,35
	.byte	'Ifx_CPU_M3CNT',0,30,140,8,3
	.word	87853
	.byte	12,30,143,8,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	81363
	.byte	4,2,35,0,0,35
	.byte	'Ifx_CPU_PC',0,30,148,8,3
	.word	87916
	.byte	12,30,151,8,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	81448
	.byte	4,2,35,0,0,35
	.byte	'Ifx_CPU_PCON0',0,30,156,8,3
	.word	87976
	.byte	12,30,159,8,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	81564
	.byte	4,2,35,0,0,35
	.byte	'Ifx_CPU_PCON1',0,30,164,8,3
	.word	88039
	.byte	12,30,167,8,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	81675
	.byte	4,2,35,0,0,35
	.byte	'Ifx_CPU_PCON2',0,30,172,8,3
	.word	88102
	.byte	12,30,175,8,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	81776
	.byte	4,2,35,0,0,35
	.byte	'Ifx_CPU_PCXI',0,30,180,8,3
	.word	88165
	.byte	12,30,183,8,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	81906
	.byte	4,2,35,0,0,35
	.byte	'Ifx_CPU_PIEAR',0,30,188,8,3
	.word	88227
	.byte	12,30,191,8,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	81975
	.byte	4,2,35,0,0,35
	.byte	'Ifx_CPU_PIETR',0,30,196,8,3
	.word	88290
	.byte	12,30,199,8,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	82204
	.byte	4,2,35,0,0,35
	.byte	'Ifx_CPU_PMA0',0,30,204,8,3
	.word	88353
	.byte	12,30,207,8,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	82317
	.byte	4,2,35,0,0,35
	.byte	'Ifx_CPU_PMA1',0,30,212,8,3
	.word	88415
	.byte	12,30,215,8,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	82430
	.byte	4,2,35,0,0,35
	.byte	'Ifx_CPU_PMA2',0,30,220,8,3
	.word	88477
	.byte	12,30,223,8,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	82521
	.byte	4,2,35,0,0,35
	.byte	'Ifx_CPU_PSTR',0,30,228,8,3
	.word	88539
	.byte	12,30,231,8,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	82724
	.byte	4,2,35,0,0,35
	.byte	'Ifx_CPU_PSW',0,30,236,8,3
	.word	88601
	.byte	12,30,239,8,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	82967
	.byte	4,2,35,0,0,35
	.byte	'Ifx_CPU_SEGEN',0,30,244,8,3
	.word	88662
	.byte	12,30,247,8,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	83095
	.byte	4,2,35,0,0,35
	.byte	'Ifx_CPU_SMACON',0,30,252,8,3
	.word	88725
	.byte	12,30,255,8,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	83336
	.byte	4,2,35,0,0,35
	.byte	'Ifx_CPU_SPROT_ACCENA',0,30,132,9,3
	.word	88789
	.byte	12,30,135,9,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	83419
	.byte	4,2,35,0,0,35
	.byte	'Ifx_CPU_SPROT_ACCENB',0,30,140,9,3
	.word	88859
	.byte	12,30,143,9,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	83510
	.byte	4,2,35,0,0,35
	.byte	'Ifx_CPU_SPROT_RGN_ACCENA',0,30,148,9,3
	.word	88929
	.byte	12,30,151,9,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	83601
	.byte	4,2,35,0,0,35
	.byte	'Ifx_CPU_SPROT_RGN_ACCENB',0,30,156,9,3
	.word	89003
	.byte	12,30,159,9,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	83700
	.byte	4,2,35,0,0,35
	.byte	'Ifx_CPU_SPROT_RGN_LA',0,30,164,9,3
	.word	89077
	.byte	12,30,167,9,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	83807
	.byte	4,2,35,0,0,35
	.byte	'Ifx_CPU_SPROT_RGN_UA',0,30,172,9,3
	.word	89147
	.byte	12,30,175,9,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	83914
	.byte	4,2,35,0,0,35
	.byte	'Ifx_CPU_SWEVT',0,30,180,9,3
	.word	89217
	.byte	12,30,183,9,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	84068
	.byte	4,2,35,0,0,35
	.byte	'Ifx_CPU_SYSCON',0,30,188,9,3
	.word	89280
	.byte	12,30,191,9,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	84229
	.byte	4,2,35,0,0,35
	.byte	'Ifx_CPU_TASK_ASI',0,30,196,9,3
	.word	89344
	.byte	12,30,199,9,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	84327
	.byte	4,2,35,0,0,35
	.byte	'Ifx_CPU_TPS_CON',0,30,204,9,3
	.word	89410
	.byte	12,30,207,9,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	84499
	.byte	4,2,35,0,0,35
	.byte	'Ifx_CPU_TPS_TIMER',0,30,212,9,3
	.word	89475
	.byte	12,30,215,9,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	84579
	.byte	4,2,35,0,0,35
	.byte	'Ifx_CPU_TR_ADR',0,30,220,9,3
	.word	89542
	.byte	12,30,223,9,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	84652
	.byte	4,2,35,0,0,35
	.byte	'Ifx_CPU_TR_EVT',0,30,228,9,3
	.word	89606
	.byte	12,30,231,9,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	84970
	.byte	4,2,35,0,0,35
	.byte	'Ifx_CPU_TRIG_ACC',0,30,236,9,3
	.word	89670
	.byte	10
	.byte	'_Ifx_CPU_CPR',0,30,247,9,25,8,13
	.byte	'L',0
	.word	85600
	.byte	4,2,35,0,13
	.byte	'U',0
	.word	85663
	.byte	4,2,35,4,0,14
	.word	89736
	.byte	35
	.byte	'Ifx_CPU_CPR',0,30,251,9,3
	.word	89778
	.byte	10
	.byte	'_Ifx_CPU_DPR',0,30,254,9,25,8,13
	.byte	'L',0
	.word	86664
	.byte	4,2,35,0,13
	.byte	'U',0
	.word	86727
	.byte	4,2,35,4,0,14
	.word	89804
	.byte	35
	.byte	'Ifx_CPU_DPR',0,30,130,10,3
	.word	89846
	.byte	10
	.byte	'_Ifx_CPU_SPROT_RGN',0,30,133,10,25,16,13
	.byte	'LA',0
	.word	89077
	.byte	4,2,35,0,13
	.byte	'UA',0
	.word	89147
	.byte	4,2,35,4,13
	.byte	'ACCENA',0
	.word	88929
	.byte	4,2,35,8,13
	.byte	'ACCENB',0
	.word	89003
	.byte	4,2,35,12,0,14
	.word	89872
	.byte	35
	.byte	'Ifx_CPU_SPROT_RGN',0,30,139,10,3
	.word	89954
	.byte	18,12
	.word	89475
	.byte	19,2,0,10
	.byte	'_Ifx_CPU_TPS',0,30,142,10,25,16,13
	.byte	'CON',0
	.word	89410
	.byte	4,2,35,0,13
	.byte	'TIMER',0
	.word	89986
	.byte	12,2,35,4,0,14
	.word	89995
	.byte	35
	.byte	'Ifx_CPU_TPS',0,30,146,10,3
	.word	90043
	.byte	10
	.byte	'_Ifx_CPU_TR',0,30,149,10,25,8,13
	.byte	'EVT',0
	.word	89606
	.byte	4,2,35,0,13
	.byte	'ADR',0
	.word	89542
	.byte	4,2,35,4,0,14
	.word	90069
	.byte	35
	.byte	'Ifx_CPU_TR',0,30,153,10,3
	.word	90114
	.byte	18,176,32
	.word	436
	.byte	19,175,32,0,18,208,223,1
	.word	436
	.byte	19,207,223,1,0,18,248,1
	.word	436
	.byte	19,247,1,0,18,244,29
	.word	436
	.byte	19,243,29,0,18,188,3
	.word	436
	.byte	19,187,3,0,18,232,3
	.word	436
	.byte	19,231,3,0,18,252,23
	.word	436
	.byte	19,251,23,0,18,228,63
	.word	436
	.byte	19,227,63,0,18,128,1
	.word	89804
	.byte	19,15,0,14
	.word	90229
	.byte	18,64
	.word	89736
	.byte	19,7,0,14
	.word	90244
	.byte	18,192,31
	.word	436
	.byte	19,191,31,0,18,16
	.word	85790
	.byte	19,3,0,18,16
	.word	86790
	.byte	19,3,0,18,16
	.word	86852
	.byte	19,3,0,18,208,7
	.word	436
	.byte	19,207,7,0,14
	.word	89995
	.byte	18,240,23
	.word	436
	.byte	19,239,23,0,18,64
	.word	90069
	.byte	19,7,0,14
	.word	90323
	.byte	18,192,23
	.word	436
	.byte	19,191,23,0,18,232,1
	.word	436
	.byte	19,231,1,0,18,180,1
	.word	436
	.byte	19,179,1,0,18,172,1
	.word	436
	.byte	19,171,1,0,18,64
	.word	85979
	.byte	19,15,0,18,64
	.word	436
	.byte	19,63,0,18,64
	.word	85165
	.byte	19,15,0,10
	.byte	'_Ifx_CPU',0,30,166,10,25,128,128,4,13
	.byte	'reserved_0',0
	.word	90139
	.byte	176,32,2,35,0,13
	.byte	'SEGEN',0
	.word	88662
	.byte	4,3,35,176,32,13
	.byte	'reserved_1034',0
	.word	90150
	.byte	208,223,1,3,35,180,32,13
	.byte	'TASK_ASI',0
	.word	89344
	.byte	4,4,35,132,128,2,13
	.byte	'reserved_8008',0
	.word	90163
	.byte	248,1,4,35,136,128,2,13
	.byte	'PMA0',0
	.word	88353
	.byte	4,4,35,128,130,2,13
	.byte	'PMA1',0
	.word	88415
	.byte	4,4,35,132,130,2,13
	.byte	'PMA2',0
	.word	88477
	.byte	4,4,35,136,130,2,13
	.byte	'reserved_810C',0
	.word	90174
	.byte	244,29,4,35,140,130,2,13
	.byte	'DCON2',0
	.word	86290
	.byte	4,4,35,128,160,2,13
	.byte	'reserved_9004',0
	.word	5340
	.byte	8,4,35,132,160,2,13
	.byte	'SMACON',0
	.word	88725
	.byte	4,4,35,140,160,2,13
	.byte	'DSTR',0
	.word	86914
	.byte	4,4,35,144,160,2,13
	.byte	'reserved_9014',0
	.word	3521
	.byte	4,4,35,148,160,2,13
	.byte	'DATR',0
	.word	86038
	.byte	4,4,35,152,160,2,13
	.byte	'DEADD',0
	.word	86414
	.byte	4,4,35,156,160,2,13
	.byte	'DIEAR',0
	.word	86477
	.byte	4,4,35,160,160,2,13
	.byte	'DIETR',0
	.word	86540
	.byte	4,4,35,164,160,2,13
	.byte	'reserved_9028',0
	.word	4711
	.byte	24,4,35,168,160,2,13
	.byte	'DCON0',0
	.word	86227
	.byte	4,4,35,192,160,2,13
	.byte	'reserved_9044',0
	.word	90185
	.byte	188,3,4,35,196,160,2,13
	.byte	'PSTR',0
	.word	88539
	.byte	4,4,35,128,164,2,13
	.byte	'PCON1',0
	.word	88039
	.byte	4,4,35,132,164,2,13
	.byte	'PCON2',0
	.word	88102
	.byte	4,4,35,136,164,2,13
	.byte	'PCON0',0
	.word	87976
	.byte	4,4,35,140,164,2,13
	.byte	'PIEAR',0
	.word	88227
	.byte	4,4,35,144,164,2,13
	.byte	'PIETR',0
	.word	88290
	.byte	4,4,35,148,164,2,13
	.byte	'reserved_9218',0
	.word	90196
	.byte	232,3,4,35,152,164,2,13
	.byte	'COMPAT',0
	.word	85471
	.byte	4,4,35,128,168,2,13
	.byte	'reserved_9404',0
	.word	90207
	.byte	252,23,4,35,132,168,2,13
	.byte	'FPU_TRAP_CON',0
	.word	87100
	.byte	4,4,35,128,192,2,13
	.byte	'FPU_TRAP_PC',0
	.word	87240
	.byte	4,4,35,132,192,2,13
	.byte	'FPU_TRAP_OPC',0
	.word	87170
	.byte	4,4,35,136,192,2,13
	.byte	'reserved_A00C',0
	.word	3521
	.byte	4,4,35,140,192,2,13
	.byte	'FPU_TRAP_SRC1',0
	.word	87309
	.byte	4,4,35,144,192,2,13
	.byte	'FPU_TRAP_SRC2',0
	.word	87380
	.byte	4,4,35,148,192,2,13
	.byte	'FPU_TRAP_SRC3',0
	.word	87451
	.byte	4,4,35,152,192,2,13
	.byte	'reserved_A01C',0
	.word	90218
	.byte	228,63,4,35,156,192,2,13
	.byte	'DPR',0
	.word	90239
	.byte	128,1,4,35,128,128,3,13
	.byte	'reserved_C080',0
	.word	18082
	.byte	128,31,4,35,128,129,3,13
	.byte	'CPR',0
	.word	90253
	.byte	64,4,35,128,160,3,13
	.byte	'reserved_D040',0
	.word	90258
	.byte	192,31,4,35,192,160,3,13
	.byte	'CPXE',0
	.word	90269
	.byte	16,4,35,128,192,3,13
	.byte	'DPRE',0
	.word	90278
	.byte	16,4,35,144,192,3,13
	.byte	'DPWE',0
	.word	90287
	.byte	16,4,35,160,192,3,13
	.byte	'reserved_E030',0
	.word	90296
	.byte	208,7,4,35,176,192,3,13
	.byte	'TPS',0
	.word	90307
	.byte	16,4,35,128,200,3,13
	.byte	'reserved_E410',0
	.word	90312
	.byte	240,23,4,35,144,200,3,13
	.byte	'TR',0
	.word	90332
	.byte	64,4,35,128,224,3,13
	.byte	'reserved_F040',0
	.word	90337
	.byte	192,23,4,35,192,224,3,13
	.byte	'CCTRL',0
	.word	85408
	.byte	4,4,35,128,248,3,13
	.byte	'CCNT',0
	.word	85346
	.byte	4,4,35,132,248,3,13
	.byte	'ICNT',0
	.word	87522
	.byte	4,4,35,136,248,3,13
	.byte	'M1CNT',0
	.word	87727
	.byte	4,4,35,140,248,3,13
	.byte	'M2CNT',0
	.word	87790
	.byte	4,4,35,144,248,3,13
	.byte	'M3CNT',0
	.word	87853
	.byte	4,4,35,148,248,3,13
	.byte	'reserved_FC18',0
	.word	90348
	.byte	232,1,4,35,152,248,3,13
	.byte	'DBGSR',0
	.word	86100
	.byte	4,4,35,128,250,3,13
	.byte	'reserved_FD04',0
	.word	3521
	.byte	4,4,35,132,250,3,13
	.byte	'EXEVT',0
	.word	86976
	.byte	4,4,35,136,250,3,13
	.byte	'CREVT',0
	.word	85852
	.byte	4,4,35,140,250,3,13
	.byte	'SWEVT',0
	.word	89217
	.byte	4,4,35,144,250,3,13
	.byte	'reserved_FD14',0
	.word	11638
	.byte	28,4,35,148,250,3,13
	.byte	'TRIG_ACC',0
	.word	89670
	.byte	4,4,35,176,250,3,13
	.byte	'reserved_FD34',0
	.word	5680
	.byte	12,4,35,180,250,3,13
	.byte	'DMS',0
	.word	86603
	.byte	4,4,35,192,250,3,13
	.byte	'DCX',0
	.word	86353
	.byte	4,4,35,196,250,3,13
	.byte	'DBGTCR',0
	.word	86163
	.byte	4,4,35,200,250,3,13
	.byte	'reserved_FD4C',0
	.word	90359
	.byte	180,1,4,35,204,250,3,13
	.byte	'PCXI',0
	.word	88165
	.byte	4,4,35,128,252,3,13
	.byte	'PSW',0
	.word	88601
	.byte	4,4,35,132,252,3,13
	.byte	'PC',0
	.word	87916
	.byte	4,4,35,136,252,3,13
	.byte	'reserved_FE0C',0
	.word	5340
	.byte	8,4,35,140,252,3,13
	.byte	'SYSCON',0
	.word	89280
	.byte	4,4,35,148,252,3,13
	.byte	'CPU_ID',0
	.word	85726
	.byte	4,4,35,152,252,3,13
	.byte	'CORE_ID',0
	.word	85535
	.byte	4,4,35,156,252,3,13
	.byte	'BIV',0
	.word	85224
	.byte	4,4,35,160,252,3,13
	.byte	'BTV',0
	.word	85285
	.byte	4,4,35,164,252,3,13
	.byte	'ISP',0
	.word	87605
	.byte	4,4,35,168,252,3,13
	.byte	'ICR',0
	.word	40001
	.byte	4,4,35,172,252,3,13
	.byte	'reserved_FE30',0
	.word	5340
	.byte	8,4,35,176,252,3,13
	.byte	'FCX',0
	.word	87039
	.byte	4,4,35,184,252,3,13
	.byte	'LCX',0
	.word	87666
	.byte	4,4,35,188,252,3,13
	.byte	'reserved_FE40',0
	.word	44835
	.byte	16,4,35,192,252,3,13
	.byte	'CUS_ID',0
	.word	85915
	.byte	4,4,35,208,252,3,13
	.byte	'reserved_FE54',0
	.word	90370
	.byte	172,1,4,35,212,252,3,13
	.byte	'D',0
	.word	90381
	.byte	64,4,35,128,254,3,13
	.byte	'reserved_FF40',0
	.word	90390
	.byte	64,4,35,192,254,3,13
	.byte	'A',0
	.word	90399
	.byte	64,4,35,128,255,3,13
	.byte	'reserved_FFC0',0
	.word	90390
	.byte	64,4,35,192,255,3,0,14
	.word	90408
	.byte	35
	.byte	'Ifx_CPU',0,30,130,11,3
	.word	92199
	.byte	15,8,127,9,1,16
	.byte	'IfxCpu_Id_0',0,0,16
	.byte	'IfxCpu_Id_1',0,1,16
	.byte	'IfxCpu_Id_none',0,2,0,35
	.byte	'IfxCpu_Id',0,8,132,1,3
	.word	92221
	.byte	35
	.byte	'IfxCpu_ResourceCpu',0,8,161,1,3
	.word	1962
	.byte	35
	.byte	'Ifx_STM_ACCEN0_Bits',0,19,79,3
	.word	32756
	.byte	35
	.byte	'Ifx_STM_ACCEN1_Bits',0,19,85,3
	.word	32667
	.byte	35
	.byte	'Ifx_STM_CAP_Bits',0,19,91,3
	.word	31197
	.byte	35
	.byte	'Ifx_STM_CAPSV_Bits',0,19,97,3
	.word	32074
	.byte	35
	.byte	'Ifx_STM_CLC_Bits',0,19,107,3
	.word	30320
	.byte	35
	.byte	'Ifx_STM_CMCON_Bits',0,19,120,3
	.word	31375
	.byte	35
	.byte	'Ifx_STM_CMP_Bits',0,19,126,3
	.word	31284
	.byte	35
	.byte	'Ifx_STM_ICR_Bits',0,19,139,1,3
	.word	31606
	.byte	35
	.byte	'Ifx_STM_ID_Bits',0,19,147,1,3
	.word	30476
	.byte	35
	.byte	'Ifx_STM_ISCR_Bits',0,19,157,1,3
	.word	31823
	.byte	35
	.byte	'Ifx_STM_KRST0_Bits',0,19,165,1,3
	.word	32544
	.byte	35
	.byte	'Ifx_STM_KRST1_Bits',0,19,172,1,3
	.word	32440
	.byte	35
	.byte	'Ifx_STM_KRSTCLR_Bits',0,19,179,1,3
	.word	32334
	.byte	35
	.byte	'Ifx_STM_OCS_Bits',0,19,189,1,3
	.word	32174
	.byte	35
	.byte	'Ifx_STM_TIM0_Bits',0,19,195,1,3
	.word	30598
	.byte	35
	.byte	'Ifx_STM_TIM0SV_Bits',0,19,201,1,3
	.word	31987
	.byte	35
	.byte	'Ifx_STM_TIM1_Bits',0,19,207,1,3
	.word	30683
	.byte	35
	.byte	'Ifx_STM_TIM2_Bits',0,19,213,1,3
	.word	30768
	.byte	35
	.byte	'Ifx_STM_TIM3_Bits',0,19,219,1,3
	.word	30853
	.byte	35
	.byte	'Ifx_STM_TIM4_Bits',0,19,225,1,3
	.word	30939
	.byte	35
	.byte	'Ifx_STM_TIM5_Bits',0,19,231,1,3
	.word	31025
	.byte	35
	.byte	'Ifx_STM_TIM6_Bits',0,19,237,1,3
	.word	31111
	.byte	35
	.byte	'Ifx_STM_ACCEN0',0,19,250,1,3
	.word	33285
	.byte	35
	.byte	'Ifx_STM_ACCEN1',0,19,130,2,3
	.word	32716
	.byte	35
	.byte	'Ifx_STM_CAP',0,19,138,2,3
	.word	31244
	.byte	35
	.byte	'Ifx_STM_CAPSV',0,19,146,2,3
	.word	32123
	.byte	35
	.byte	'Ifx_STM_CLC',0,19,154,2,3
	.word	30436
	.byte	35
	.byte	'Ifx_STM_CMCON',0,19,162,2,3
	.word	31566
	.byte	35
	.byte	'Ifx_STM_CMP',0,19,170,2,3
	.word	31326
	.byte	35
	.byte	'Ifx_STM_ICR',0,19,178,2,3
	.word	31783
	.byte	35
	.byte	'Ifx_STM_ID',0,19,186,2,3
	.word	30558
	.byte	35
	.byte	'Ifx_STM_ISCR',0,19,194,2,3
	.word	31947
	.byte	35
	.byte	'Ifx_STM_KRST0',0,19,202,2,3
	.word	32627
	.byte	35
	.byte	'Ifx_STM_KRST1',0,19,210,2,3
	.word	32504
	.byte	35
	.byte	'Ifx_STM_KRSTCLR',0,19,218,2,3
	.word	32400
	.byte	35
	.byte	'Ifx_STM_OCS',0,19,226,2,3
	.word	32294
	.byte	35
	.byte	'Ifx_STM_TIM0',0,19,234,2,3
	.word	30643
	.byte	35
	.byte	'Ifx_STM_TIM0SV',0,19,242,2,3
	.word	32034
	.byte	35
	.byte	'Ifx_STM_TIM1',0,19,250,2,3
	.word	30728
	.byte	35
	.byte	'Ifx_STM_TIM2',0,19,130,3,3
	.word	30813
	.byte	35
	.byte	'Ifx_STM_TIM3',0,19,138,3,3
	.word	30899
	.byte	35
	.byte	'Ifx_STM_TIM4',0,19,146,3,3
	.word	30985
	.byte	35
	.byte	'Ifx_STM_TIM5',0,19,154,3,3
	.word	31071
	.byte	35
	.byte	'Ifx_STM_TIM6',0,19,162,3,3
	.word	31157
	.byte	14
	.word	33325
	.byte	35
	.byte	'Ifx_STM',0,19,201,3,3
	.word	93402
	.byte	15,7,144,1,9,1,16
	.byte	'IfxCpu_CounterMode_normal',0,0,16
	.byte	'IfxCpu_CounterMode_task',0,1,0,35
	.byte	'IfxCpu_CounterMode',0,7,148,1,3
	.word	93424
	.byte	20,7,160,1,9,6,13
	.byte	'counter',0
	.word	2284
	.byte	4,2,35,0,13
	.byte	'overlfow',0
	.word	436
	.byte	1,2,35,4,0,35
	.byte	'IfxCpu_Counter',0,7,164,1,3
	.word	93513
	.byte	20,7,172,1,9,32,13
	.byte	'instruction',0
	.word	93513
	.byte	6,2,35,0,13
	.byte	'clock',0
	.word	93513
	.byte	6,2,35,6,13
	.byte	'counter1',0
	.word	93513
	.byte	6,2,35,12,13
	.byte	'counter2',0
	.word	93513
	.byte	6,2,35,18,13
	.byte	'counter3',0
	.word	93513
	.byte	6,2,35,24,0,35
	.byte	'IfxCpu_Perf',0,7,179,1,3
	.word	93579
	.byte	10
	.byte	'_Ifx_FLASH_ACCEN0_Bits',0,36,45,16,4,11
	.byte	'EN0',0,1
	.word	436
	.byte	1,7,2,35,0,11
	.byte	'EN1',0,1
	.word	436
	.byte	1,6,2,35,0,11
	.byte	'EN2',0,1
	.word	436
	.byte	1,5,2,35,0,11
	.byte	'EN3',0,1
	.word	436
	.byte	1,4,2,35,0,11
	.byte	'EN4',0,1
	.word	436
	.byte	1,3,2,35,0,11
	.byte	'EN5',0,1
	.word	436
	.byte	1,2,2,35,0,11
	.byte	'EN6',0,1
	.word	436
	.byte	1,1,2,35,0,11
	.byte	'EN7',0,1
	.word	436
	.byte	1,0,2,35,0,11
	.byte	'EN8',0,1
	.word	436
	.byte	1,7,2,35,1,11
	.byte	'EN9',0,1
	.word	436
	.byte	1,6,2,35,1,11
	.byte	'EN10',0,1
	.word	436
	.byte	1,5,2,35,1,11
	.byte	'EN11',0,1
	.word	436
	.byte	1,4,2,35,1,11
	.byte	'EN12',0,1
	.word	436
	.byte	1,3,2,35,1,11
	.byte	'EN13',0,1
	.word	436
	.byte	1,2,2,35,1,11
	.byte	'EN14',0,1
	.word	436
	.byte	1,1,2,35,1,11
	.byte	'EN15',0,1
	.word	436
	.byte	1,0,2,35,1,11
	.byte	'EN16',0,1
	.word	436
	.byte	1,7,2,35,2,11
	.byte	'EN17',0,1
	.word	436
	.byte	1,6,2,35,2,11
	.byte	'EN18',0,1
	.word	436
	.byte	1,5,2,35,2,11
	.byte	'EN19',0,1
	.word	436
	.byte	1,4,2,35,2,11
	.byte	'EN20',0,1
	.word	436
	.byte	1,3,2,35,2,11
	.byte	'EN21',0,1
	.word	436
	.byte	1,2,2,35,2,11
	.byte	'EN22',0,1
	.word	436
	.byte	1,1,2,35,2,11
	.byte	'EN23',0,1
	.word	436
	.byte	1,0,2,35,2,11
	.byte	'EN24',0,1
	.word	436
	.byte	1,7,2,35,3,11
	.byte	'EN25',0,1
	.word	436
	.byte	1,6,2,35,3,11
	.byte	'EN26',0,1
	.word	436
	.byte	1,5,2,35,3,11
	.byte	'EN27',0,1
	.word	436
	.byte	1,4,2,35,3,11
	.byte	'EN28',0,1
	.word	436
	.byte	1,3,2,35,3,11
	.byte	'EN29',0,1
	.word	436
	.byte	1,2,2,35,3,11
	.byte	'EN30',0,1
	.word	436
	.byte	1,1,2,35,3,11
	.byte	'EN31',0,1
	.word	436
	.byte	1,0,2,35,3,0,35
	.byte	'Ifx_FLASH_ACCEN0_Bits',0,36,79,3
	.word	93697
	.byte	10
	.byte	'_Ifx_FLASH_ACCEN1_Bits',0,36,82,16,4,11
	.byte	'reserved_0',0,4
	.word	413
	.byte	32,0,2,35,0,0,35
	.byte	'Ifx_FLASH_ACCEN1_Bits',0,36,85,3
	.word	94258
	.byte	10
	.byte	'_Ifx_FLASH_CBAB_CFG_Bits',0,36,88,16,4,11
	.byte	'SEL',0,1
	.word	436
	.byte	6,2,2,35,0,11
	.byte	'reserved_6',0,1
	.word	436
	.byte	2,0,2,35,0,11
	.byte	'CLR',0,1
	.word	436
	.byte	1,7,2,35,1,11
	.byte	'DIS',0,1
	.word	436
	.byte	1,6,2,35,1,11
	.byte	'reserved_10',0,4
	.word	413
	.byte	22,0,2,35,0,0,35
	.byte	'Ifx_FLASH_CBAB_CFG_Bits',0,36,95,3
	.word	94339
	.byte	10
	.byte	'_Ifx_FLASH_CBAB_STAT_Bits',0,36,98,16,4,11
	.byte	'VLD0',0,1
	.word	436
	.byte	1,7,2,35,0,11
	.byte	'VLD1',0,1
	.word	436
	.byte	1,6,2,35,0,11
	.byte	'VLD2',0,1
	.word	436
	.byte	1,5,2,35,0,11
	.byte	'VLD3',0,1
	.word	436
	.byte	1,4,2,35,0,11
	.byte	'VLD4',0,1
	.word	436
	.byte	1,3,2,35,0,11
	.byte	'VLD5',0,1
	.word	436
	.byte	1,2,2,35,0,11
	.byte	'VLD6',0,1
	.word	436
	.byte	1,1,2,35,0,11
	.byte	'VLD7',0,1
	.word	436
	.byte	1,0,2,35,0,11
	.byte	'VLD8',0,1
	.word	436
	.byte	1,7,2,35,1,11
	.byte	'VLD9',0,1
	.word	436
	.byte	1,6,2,35,1,11
	.byte	'reserved_10',0,4
	.word	413
	.byte	22,0,2,35,0,0,35
	.byte	'Ifx_FLASH_CBAB_STAT_Bits',0,36,111,3
	.word	94492
	.byte	10
	.byte	'_Ifx_FLASH_CBAB_TOP_Bits',0,36,114,16,4,11
	.byte	'reserved_0',0,1
	.word	436
	.byte	5,3,2,35,0,11
	.byte	'ADDR',0,4
	.word	413
	.byte	19,8,2,35,0,11
	.byte	'ERR',0,1
	.word	436
	.byte	6,2,2,35,3,11
	.byte	'VLD',0,1
	.word	436
	.byte	1,1,2,35,3,11
	.byte	'CLR',0,1
	.word	436
	.byte	1,0,2,35,3,0,35
	.byte	'Ifx_FLASH_CBAB_TOP_Bits',0,36,121,3
	.word	94740
	.byte	10
	.byte	'_Ifx_FLASH_COMM0_Bits',0,36,124,16,4,11
	.byte	'STATUS',0,1
	.word	436
	.byte	8,0,2,35,0,11
	.byte	'reserved_8',0,4
	.word	413
	.byte	24,0,2,35,0,0,35
	.byte	'Ifx_FLASH_COMM0_Bits',0,36,128,1,3
	.word	94886
	.byte	10
	.byte	'_Ifx_FLASH_COMM1_Bits',0,36,131,1,16,4,11
	.byte	'STATUS',0,1
	.word	436
	.byte	8,0,2,35,0,11
	.byte	'DATA',0,1
	.word	436
	.byte	8,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	987
	.byte	16,0,2,35,2,0,35
	.byte	'Ifx_FLASH_COMM1_Bits',0,36,136,1,3
	.word	94984
	.byte	10
	.byte	'_Ifx_FLASH_COMM2_Bits',0,36,139,1,16,4,11
	.byte	'STATUS',0,1
	.word	436
	.byte	8,0,2,35,0,11
	.byte	'DATA',0,1
	.word	436
	.byte	8,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	987
	.byte	16,0,2,35,2,0,35
	.byte	'Ifx_FLASH_COMM2_Bits',0,36,144,1,3
	.word	95100
	.byte	10
	.byte	'_Ifx_FLASH_ECCRD_Bits',0,36,147,1,16,4,11
	.byte	'RCODE',0,4
	.word	413
	.byte	22,10,2,35,0,11
	.byte	'reserved_22',0,2
	.word	987
	.byte	8,2,2,35,2,11
	.byte	'EDCERRINJ',0,1
	.word	436
	.byte	1,1,2,35,3,11
	.byte	'ECCORDIS',0,1
	.word	436
	.byte	1,0,2,35,3,0,35
	.byte	'Ifx_FLASH_ECCRD_Bits',0,36,153,1,3
	.word	95216
	.byte	10
	.byte	'_Ifx_FLASH_ECCRP_Bits',0,36,156,1,16,4,11
	.byte	'RCODE',0,4
	.word	413
	.byte	22,10,2,35,0,11
	.byte	'reserved_22',0,2
	.word	987
	.byte	8,2,2,35,2,11
	.byte	'EDCERRINJ',0,1
	.word	436
	.byte	1,1,2,35,3,11
	.byte	'ECCORDIS',0,1
	.word	436
	.byte	1,0,2,35,3,0,35
	.byte	'Ifx_FLASH_ECCRP_Bits',0,36,162,1,3
	.word	95356
	.byte	10
	.byte	'_Ifx_FLASH_ECCW_Bits',0,36,165,1,16,4,11
	.byte	'WCODE',0,4
	.word	413
	.byte	22,10,2,35,0,11
	.byte	'reserved_22',0,2
	.word	987
	.byte	8,2,2,35,2,11
	.byte	'DECENCDIS',0,1
	.word	436
	.byte	1,1,2,35,3,11
	.byte	'PECENCDIS',0,1
	.word	436
	.byte	1,0,2,35,3,0,35
	.byte	'Ifx_FLASH_ECCW_Bits',0,36,171,1,3
	.word	95496
	.byte	10
	.byte	'_Ifx_FLASH_FCON_Bits',0,36,174,1,16,4,11
	.byte	'WSPFLASH',0,1
	.word	436
	.byte	4,4,2,35,0,11
	.byte	'WSECPF',0,1
	.word	436
	.byte	2,2,2,35,0,11
	.byte	'WSDFLASH',0,2
	.word	987
	.byte	6,4,2,35,0,11
	.byte	'WSECDF',0,1
	.word	436
	.byte	3,1,2,35,1,11
	.byte	'IDLE',0,1
	.word	436
	.byte	1,0,2,35,1,11
	.byte	'ESLDIS',0,1
	.word	436
	.byte	1,7,2,35,2,11
	.byte	'SLEEP',0,1
	.word	436
	.byte	1,6,2,35,2,11
	.byte	'NSAFECC',0,1
	.word	436
	.byte	1,5,2,35,2,11
	.byte	'STALL',0,1
	.word	436
	.byte	1,4,2,35,2,11
	.byte	'RES21',0,1
	.word	436
	.byte	2,2,2,35,2,11
	.byte	'RES23',0,1
	.word	436
	.byte	2,0,2,35,2,11
	.byte	'VOPERM',0,1
	.word	436
	.byte	1,7,2,35,3,11
	.byte	'SQERM',0,1
	.word	436
	.byte	1,6,2,35,3,11
	.byte	'PROERM',0,1
	.word	436
	.byte	1,5,2,35,3,11
	.byte	'reserved_27',0,1
	.word	436
	.byte	3,2,2,35,3,11
	.byte	'PR5V',0,1
	.word	436
	.byte	1,1,2,35,3,11
	.byte	'EOBM',0,1
	.word	436
	.byte	1,0,2,35,3,0,35
	.byte	'Ifx_FLASH_FCON_Bits',0,36,193,1,3
	.word	95635
	.byte	10
	.byte	'_Ifx_FLASH_FPRO_Bits',0,36,196,1,16,4,11
	.byte	'PROINP',0,1
	.word	436
	.byte	1,7,2,35,0,11
	.byte	'PRODISP',0,1
	.word	436
	.byte	1,6,2,35,0,11
	.byte	'PROIND',0,1
	.word	436
	.byte	1,5,2,35,0,11
	.byte	'PRODISD',0,1
	.word	436
	.byte	1,4,2,35,0,11
	.byte	'PROINHSMCOTP',0,1
	.word	436
	.byte	1,3,2,35,0,11
	.byte	'RES5',0,1
	.word	436
	.byte	1,2,2,35,0,11
	.byte	'PROINOTP',0,1
	.word	436
	.byte	1,1,2,35,0,11
	.byte	'RES7',0,1
	.word	436
	.byte	1,0,2,35,0,11
	.byte	'PROINDBG',0,1
	.word	436
	.byte	1,7,2,35,1,11
	.byte	'PRODISDBG',0,1
	.word	436
	.byte	1,6,2,35,1,11
	.byte	'PROINHSM',0,1
	.word	436
	.byte	1,5,2,35,1,11
	.byte	'reserved_11',0,1
	.word	436
	.byte	5,0,2,35,1,11
	.byte	'DCFP',0,1
	.word	436
	.byte	1,7,2,35,2,11
	.byte	'DDFP',0,1
	.word	436
	.byte	1,6,2,35,2,11
	.byte	'DDFPX',0,1
	.word	436
	.byte	1,5,2,35,2,11
	.byte	'reserved_19',0,1
	.word	436
	.byte	1,4,2,35,2,11
	.byte	'DDFD',0,1
	.word	436
	.byte	1,3,2,35,2,11
	.byte	'reserved_21',0,1
	.word	436
	.byte	1,2,2,35,2,11
	.byte	'ENPE',0,1
	.word	436
	.byte	2,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	436
	.byte	8,0,2,35,3,0,35
	.byte	'Ifx_FLASH_FPRO_Bits',0,36,218,1,3
	.word	95997
	.byte	10
	.byte	'_Ifx_FLASH_FSR_Bits',0,36,221,1,16,4,11
	.byte	'FABUSY',0,1
	.word	436
	.byte	1,7,2,35,0,11
	.byte	'D0BUSY',0,1
	.word	436
	.byte	1,6,2,35,0,11
	.byte	'RES1',0,1
	.word	436
	.byte	1,5,2,35,0,11
	.byte	'P0BUSY',0,1
	.word	436
	.byte	1,4,2,35,0,11
	.byte	'P1BUSY',0,1
	.word	436
	.byte	1,3,2,35,0,11
	.byte	'RES5',0,1
	.word	436
	.byte	1,2,2,35,0,11
	.byte	'RES6',0,1
	.word	436
	.byte	1,1,2,35,0,11
	.byte	'PROG',0,1
	.word	436
	.byte	1,0,2,35,0,11
	.byte	'ERASE',0,1
	.word	436
	.byte	1,7,2,35,1,11
	.byte	'PFPAGE',0,1
	.word	436
	.byte	1,6,2,35,1,11
	.byte	'DFPAGE',0,1
	.word	436
	.byte	1,5,2,35,1,11
	.byte	'OPER',0,1
	.word	436
	.byte	1,4,2,35,1,11
	.byte	'SQER',0,1
	.word	436
	.byte	1,3,2,35,1,11
	.byte	'PROER',0,1
	.word	436
	.byte	1,2,2,35,1,11
	.byte	'PFSBER',0,1
	.word	436
	.byte	1,1,2,35,1,11
	.byte	'PFDBER',0,1
	.word	436
	.byte	1,0,2,35,1,11
	.byte	'PFMBER',0,1
	.word	436
	.byte	1,7,2,35,2,11
	.byte	'RES17',0,1
	.word	436
	.byte	1,6,2,35,2,11
	.byte	'DFSBER',0,1
	.word	436
	.byte	1,5,2,35,2,11
	.byte	'DFDBER',0,1
	.word	436
	.byte	1,4,2,35,2,11
	.byte	'DFTBER',0,1
	.word	436
	.byte	1,3,2,35,2,11
	.byte	'DFMBER',0,1
	.word	436
	.byte	1,2,2,35,2,11
	.byte	'SRIADDERR',0,1
	.word	436
	.byte	1,1,2,35,2,11
	.byte	'reserved_23',0,2
	.word	987
	.byte	2,7,2,35,2,11
	.byte	'PVER',0,1
	.word	436
	.byte	1,6,2,35,3,11
	.byte	'EVER',0,1
	.word	436
	.byte	1,5,2,35,3,11
	.byte	'SPND',0,1
	.word	436
	.byte	1,4,2,35,3,11
	.byte	'SLM',0,1
	.word	436
	.byte	1,3,2,35,3,11
	.byte	'reserved_29',0,1
	.word	436
	.byte	1,2,2,35,3,11
	.byte	'ORIER',0,1
	.word	436
	.byte	1,1,2,35,3,11
	.byte	'reserved_31',0,1
	.word	436
	.byte	1,0,2,35,3,0,35
	.byte	'Ifx_FLASH_FSR_Bits',0,36,254,1,3
	.word	96438
	.byte	10
	.byte	'_Ifx_FLASH_ID_Bits',0,36,129,2,16,4,11
	.byte	'MODREV',0,1
	.word	436
	.byte	8,0,2,35,0,11
	.byte	'MODTYPE',0,1
	.word	436
	.byte	8,0,2,35,1,11
	.byte	'MODNUMBER',0,2
	.word	987
	.byte	16,0,2,35,2,0,35
	.byte	'Ifx_FLASH_ID_Bits',0,36,134,2,3
	.word	97044
	.byte	10
	.byte	'_Ifx_FLASH_MARD_Bits',0,36,137,2,16,4,11
	.byte	'HMARGIN',0,1
	.word	436
	.byte	1,7,2,35,0,11
	.byte	'SELD0',0,1
	.word	436
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	436
	.byte	1,5,2,35,0,11
	.byte	'SPND',0,1
	.word	436
	.byte	1,4,2,35,0,11
	.byte	'SPNDERR',0,1
	.word	436
	.byte	1,3,2,35,0,11
	.byte	'reserved_5',0,2
	.word	987
	.byte	10,1,2,35,0,11
	.byte	'TRAPDIS',0,1
	.word	436
	.byte	1,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	987
	.byte	16,0,2,35,2,0,35
	.byte	'Ifx_FLASH_MARD_Bits',0,36,147,2,3
	.word	97155
	.byte	10
	.byte	'_Ifx_FLASH_MARP_Bits',0,36,150,2,16,4,11
	.byte	'SELP0',0,1
	.word	436
	.byte	1,7,2,35,0,11
	.byte	'SELP1',0,1
	.word	436
	.byte	1,6,2,35,0,11
	.byte	'RES2',0,1
	.word	436
	.byte	1,5,2,35,0,11
	.byte	'RES3',0,1
	.word	436
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,2
	.word	987
	.byte	11,1,2,35,0,11
	.byte	'TRAPDIS',0,1
	.word	436
	.byte	1,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	987
	.byte	16,0,2,35,2,0,35
	.byte	'Ifx_FLASH_MARP_Bits',0,36,159,2,3
	.word	97369
	.byte	10
	.byte	'_Ifx_FLASH_PROCOND_Bits',0,36,162,2,16,4,11
	.byte	'L',0,1
	.word	436
	.byte	1,7,2,35,0,11
	.byte	'NSAFECC',0,1
	.word	436
	.byte	1,6,2,35,0,11
	.byte	'RAMIN',0,1
	.word	436
	.byte	2,4,2,35,0,11
	.byte	'RAMINSEL',0,1
	.word	436
	.byte	4,0,2,35,0,11
	.byte	'OSCCFG',0,1
	.word	436
	.byte	1,7,2,35,1,11
	.byte	'MODE',0,1
	.word	436
	.byte	2,5,2,35,1,11
	.byte	'APREN',0,1
	.word	436
	.byte	1,4,2,35,1,11
	.byte	'CAP0EN',0,1
	.word	436
	.byte	1,3,2,35,1,11
	.byte	'CAP1EN',0,1
	.word	436
	.byte	1,2,2,35,1,11
	.byte	'CAP2EN',0,1
	.word	436
	.byte	1,1,2,35,1,11
	.byte	'CAP3EN',0,1
	.word	436
	.byte	1,0,2,35,1,11
	.byte	'ESR0CNT',0,2
	.word	987
	.byte	12,4,2,35,2,11
	.byte	'RES29',0,1
	.word	436
	.byte	2,2,2,35,3,11
	.byte	'RES30',0,1
	.word	436
	.byte	1,1,2,35,3,11
	.byte	'RPRO',0,1
	.word	436
	.byte	1,0,2,35,3,0,35
	.byte	'Ifx_FLASH_PROCOND_Bits',0,36,179,2,3
	.word	97556
	.byte	10
	.byte	'_Ifx_FLASH_PROCONDBG_Bits',0,36,182,2,16,4,11
	.byte	'OCDSDIS',0,1
	.word	436
	.byte	1,7,2,35,0,11
	.byte	'DBGIFLCK',0,1
	.word	436
	.byte	1,6,2,35,0,11
	.byte	'EDM',0,1
	.word	436
	.byte	2,4,2,35,0,11
	.byte	'reserved_4',0,4
	.word	413
	.byte	28,0,2,35,0,0,35
	.byte	'Ifx_FLASH_PROCONDBG_Bits',0,36,188,2,3
	.word	97880
	.byte	10
	.byte	'_Ifx_FLASH_PROCONHSM_Bits',0,36,191,2,16,4,11
	.byte	'HSMDBGDIS',0,1
	.word	436
	.byte	1,7,2,35,0,11
	.byte	'DBGIFLCK',0,1
	.word	436
	.byte	1,6,2,35,0,11
	.byte	'TSTIFLCK',0,1
	.word	436
	.byte	1,5,2,35,0,11
	.byte	'HSMTSTDIS',0,1
	.word	436
	.byte	1,4,2,35,0,11
	.byte	'RES15',0,2
	.word	987
	.byte	12,0,2,35,0,11
	.byte	'reserved_16',0,2
	.word	987
	.byte	16,0,2,35,2,0,35
	.byte	'Ifx_FLASH_PROCONHSM_Bits',0,36,199,2,3
	.word	98023
	.byte	10
	.byte	'_Ifx_FLASH_PROCONHSMCOTP_Bits',0,36,202,2,16,4,11
	.byte	'HSMBOOTEN',0,1
	.word	436
	.byte	1,7,2,35,0,11
	.byte	'SSWWAIT',0,1
	.word	436
	.byte	1,6,2,35,0,11
	.byte	'HSMDX',0,1
	.word	436
	.byte	1,5,2,35,0,11
	.byte	'HSM6X',0,1
	.word	436
	.byte	1,4,2,35,0,11
	.byte	'HSM16X',0,1
	.word	436
	.byte	1,3,2,35,0,11
	.byte	'HSM17X',0,1
	.word	436
	.byte	1,2,2,35,0,11
	.byte	'S6ROM',0,1
	.word	436
	.byte	1,1,2,35,0,11
	.byte	'HSMENPINS',0,2
	.word	987
	.byte	2,7,2,35,0,11
	.byte	'HSMENRES',0,1
	.word	436
	.byte	2,5,2,35,1,11
	.byte	'DESTDBG',0,1
	.word	436
	.byte	2,3,2,35,1,11
	.byte	'BLKFLAN',0,1
	.word	436
	.byte	1,2,2,35,1,11
	.byte	'reserved_14',0,1
	.word	436
	.byte	2,0,2,35,1,11
	.byte	'S16ROM',0,1
	.word	436
	.byte	1,7,2,35,2,11
	.byte	'S17ROM',0,1
	.word	436
	.byte	1,6,2,35,2,11
	.byte	'reserved_18',0,2
	.word	987
	.byte	14,0,2,35,2,0,35
	.byte	'Ifx_FLASH_PROCONHSMCOTP_Bits',0,36,219,2,3
	.word	98212
	.byte	10
	.byte	'_Ifx_FLASH_PROCONOTP_Bits',0,36,222,2,16,4,11
	.byte	'S0ROM',0,1
	.word	436
	.byte	1,7,2,35,0,11
	.byte	'S1ROM',0,1
	.word	436
	.byte	1,6,2,35,0,11
	.byte	'S2ROM',0,1
	.word	436
	.byte	1,5,2,35,0,11
	.byte	'S3ROM',0,1
	.word	436
	.byte	1,4,2,35,0,11
	.byte	'S4ROM',0,1
	.word	436
	.byte	1,3,2,35,0,11
	.byte	'S5ROM',0,1
	.word	436
	.byte	1,2,2,35,0,11
	.byte	'S6ROM',0,1
	.word	436
	.byte	1,1,2,35,0,11
	.byte	'S7ROM',0,1
	.word	436
	.byte	1,0,2,35,0,11
	.byte	'S8ROM',0,1
	.word	436
	.byte	1,7,2,35,1,11
	.byte	'S9ROM',0,1
	.word	436
	.byte	1,6,2,35,1,11
	.byte	'S10ROM',0,1
	.word	436
	.byte	1,5,2,35,1,11
	.byte	'S11ROM',0,1
	.word	436
	.byte	1,4,2,35,1,11
	.byte	'S12ROM',0,1
	.word	436
	.byte	1,3,2,35,1,11
	.byte	'S13ROM',0,1
	.word	436
	.byte	1,2,2,35,1,11
	.byte	'S14ROM',0,1
	.word	436
	.byte	1,1,2,35,1,11
	.byte	'S15ROM',0,1
	.word	436
	.byte	1,0,2,35,1,11
	.byte	'S16ROM',0,1
	.word	436
	.byte	1,7,2,35,2,11
	.byte	'S17ROM',0,1
	.word	436
	.byte	1,6,2,35,2,11
	.byte	'S18ROM',0,1
	.word	436
	.byte	1,5,2,35,2,11
	.byte	'S19ROM',0,1
	.word	436
	.byte	1,4,2,35,2,11
	.byte	'S20ROM',0,1
	.word	436
	.byte	1,3,2,35,2,11
	.byte	'S21ROM',0,1
	.word	436
	.byte	1,2,2,35,2,11
	.byte	'S22ROM',0,1
	.word	436
	.byte	1,1,2,35,2,11
	.byte	'S23ROM',0,1
	.word	436
	.byte	1,0,2,35,2,11
	.byte	'S24ROM',0,1
	.word	436
	.byte	1,7,2,35,3,11
	.byte	'S25ROM',0,1
	.word	436
	.byte	1,6,2,35,3,11
	.byte	'S26ROM',0,1
	.word	436
	.byte	1,5,2,35,3,11
	.byte	'reserved_27',0,1
	.word	436
	.byte	2,3,2,35,3,11
	.byte	'BML',0,1
	.word	436
	.byte	2,1,2,35,3,11
	.byte	'TP',0,1
	.word	436
	.byte	1,0,2,35,3,0,35
	.byte	'Ifx_FLASH_PROCONOTP_Bits',0,36,254,2,3
	.word	98575
	.byte	10
	.byte	'_Ifx_FLASH_PROCONP_Bits',0,36,129,3,16,4,11
	.byte	'S0L',0,1
	.word	436
	.byte	1,7,2,35,0,11
	.byte	'S1L',0,1
	.word	436
	.byte	1,6,2,35,0,11
	.byte	'S2L',0,1
	.word	436
	.byte	1,5,2,35,0,11
	.byte	'S3L',0,1
	.word	436
	.byte	1,4,2,35,0,11
	.byte	'S4L',0,1
	.word	436
	.byte	1,3,2,35,0,11
	.byte	'S5L',0,1
	.word	436
	.byte	1,2,2,35,0,11
	.byte	'S6L',0,1
	.word	436
	.byte	1,1,2,35,0,11
	.byte	'S7L',0,1
	.word	436
	.byte	1,0,2,35,0,11
	.byte	'S8L',0,1
	.word	436
	.byte	1,7,2,35,1,11
	.byte	'S9L',0,1
	.word	436
	.byte	1,6,2,35,1,11
	.byte	'S10L',0,1
	.word	436
	.byte	1,5,2,35,1,11
	.byte	'S11L',0,1
	.word	436
	.byte	1,4,2,35,1,11
	.byte	'S12L',0,1
	.word	436
	.byte	1,3,2,35,1,11
	.byte	'S13L',0,1
	.word	436
	.byte	1,2,2,35,1,11
	.byte	'S14L',0,1
	.word	436
	.byte	1,1,2,35,1,11
	.byte	'S15L',0,1
	.word	436
	.byte	1,0,2,35,1,11
	.byte	'S16L',0,1
	.word	436
	.byte	1,7,2,35,2,11
	.byte	'S17L',0,1
	.word	436
	.byte	1,6,2,35,2,11
	.byte	'S18L',0,1
	.word	436
	.byte	1,5,2,35,2,11
	.byte	'S19L',0,1
	.word	436
	.byte	1,4,2,35,2,11
	.byte	'S20L',0,1
	.word	436
	.byte	1,3,2,35,2,11
	.byte	'S21L',0,1
	.word	436
	.byte	1,2,2,35,2,11
	.byte	'S22L',0,1
	.word	436
	.byte	1,1,2,35,2,11
	.byte	'S23L',0,1
	.word	436
	.byte	1,0,2,35,2,11
	.byte	'S24L',0,1
	.word	436
	.byte	1,7,2,35,3,11
	.byte	'S25L',0,1
	.word	436
	.byte	1,6,2,35,3,11
	.byte	'S26L',0,1
	.word	436
	.byte	1,5,2,35,3,11
	.byte	'reserved_27',0,1
	.word	436
	.byte	4,1,2,35,3,11
	.byte	'RPRO',0,1
	.word	436
	.byte	1,0,2,35,3,0,35
	.byte	'Ifx_FLASH_PROCONP_Bits',0,36,160,3,3
	.word	99170
	.byte	10
	.byte	'_Ifx_FLASH_PROCONWOP_Bits',0,36,163,3,16,4,11
	.byte	'S0WOP',0,1
	.word	436
	.byte	1,7,2,35,0,11
	.byte	'S1WOP',0,1
	.word	436
	.byte	1,6,2,35,0,11
	.byte	'S2WOP',0,1
	.word	436
	.byte	1,5,2,35,0,11
	.byte	'S3WOP',0,1
	.word	436
	.byte	1,4,2,35,0,11
	.byte	'S4WOP',0,1
	.word	436
	.byte	1,3,2,35,0,11
	.byte	'S5WOP',0,1
	.word	436
	.byte	1,2,2,35,0,11
	.byte	'S6WOP',0,1
	.word	436
	.byte	1,1,2,35,0,11
	.byte	'S7WOP',0,1
	.word	436
	.byte	1,0,2,35,0,11
	.byte	'S8WOP',0,1
	.word	436
	.byte	1,7,2,35,1,11
	.byte	'S9WOP',0,1
	.word	436
	.byte	1,6,2,35,1,11
	.byte	'S10WOP',0,1
	.word	436
	.byte	1,5,2,35,1,11
	.byte	'S11WOP',0,1
	.word	436
	.byte	1,4,2,35,1,11
	.byte	'S12WOP',0,1
	.word	436
	.byte	1,3,2,35,1,11
	.byte	'S13WOP',0,1
	.word	436
	.byte	1,2,2,35,1,11
	.byte	'S14WOP',0,1
	.word	436
	.byte	1,1,2,35,1,11
	.byte	'S15WOP',0,1
	.word	436
	.byte	1,0,2,35,1,11
	.byte	'S16WOP',0,1
	.word	436
	.byte	1,7,2,35,2,11
	.byte	'S17WOP',0,1
	.word	436
	.byte	1,6,2,35,2,11
	.byte	'S18WOP',0,1
	.word	436
	.byte	1,5,2,35,2,11
	.byte	'S19WOP',0,1
	.word	436
	.byte	1,4,2,35,2,11
	.byte	'S20WOP',0,1
	.word	436
	.byte	1,3,2,35,2,11
	.byte	'S21WOP',0,1
	.word	436
	.byte	1,2,2,35,2,11
	.byte	'S22WOP',0,1
	.word	436
	.byte	1,1,2,35,2,11
	.byte	'S23WOP',0,1
	.word	436
	.byte	1,0,2,35,2,11
	.byte	'S24WOP',0,1
	.word	436
	.byte	1,7,2,35,3,11
	.byte	'S25WOP',0,1
	.word	436
	.byte	1,6,2,35,3,11
	.byte	'S26WOP',0,1
	.word	436
	.byte	1,5,2,35,3,11
	.byte	'reserved_27',0,1
	.word	436
	.byte	4,1,2,35,3,11
	.byte	'DATM',0,1
	.word	436
	.byte	1,0,2,35,3,0,35
	.byte	'Ifx_FLASH_PROCONWOP_Bits',0,36,194,3,3
	.word	99694
	.byte	10
	.byte	'_Ifx_FLASH_RDB_CFG0_Bits',0,36,197,3,16,4,11
	.byte	'TAG',0,1
	.word	436
	.byte	6,2,2,35,0,11
	.byte	'reserved_6',0,4
	.word	413
	.byte	26,0,2,35,0,0,35
	.byte	'Ifx_FLASH_RDB_CFG0_Bits',0,36,201,3,3
	.word	100276
	.byte	10
	.byte	'_Ifx_FLASH_RDB_CFG1_Bits',0,36,204,3,16,4,11
	.byte	'TAG',0,1
	.word	436
	.byte	6,2,2,35,0,11
	.byte	'reserved_6',0,4
	.word	413
	.byte	26,0,2,35,0,0,35
	.byte	'Ifx_FLASH_RDB_CFG1_Bits',0,36,208,3,3
	.word	100378
	.byte	10
	.byte	'_Ifx_FLASH_RDB_CFG2_Bits',0,36,211,3,16,4,11
	.byte	'TAG',0,1
	.word	436
	.byte	6,2,2,35,0,11
	.byte	'reserved_6',0,4
	.word	413
	.byte	26,0,2,35,0,0,35
	.byte	'Ifx_FLASH_RDB_CFG2_Bits',0,36,215,3,3
	.word	100480
	.byte	10
	.byte	'_Ifx_FLASH_RRAD_Bits',0,36,218,3,16,4,11
	.byte	'reserved_0',0,1
	.word	436
	.byte	3,5,2,35,0,11
	.byte	'ADD',0,4
	.word	413
	.byte	29,0,2,35,0,0,35
	.byte	'Ifx_FLASH_RRAD_Bits',0,36,222,3,3
	.word	100582
	.byte	10
	.byte	'_Ifx_FLASH_RRCT_Bits',0,36,225,3,16,4,11
	.byte	'STRT',0,1
	.word	436
	.byte	1,7,2,35,0,11
	.byte	'STP',0,1
	.word	436
	.byte	1,6,2,35,0,11
	.byte	'BUSY',0,1
	.word	436
	.byte	1,5,2,35,0,11
	.byte	'DONE',0,1
	.word	436
	.byte	1,4,2,35,0,11
	.byte	'ERR',0,1
	.word	436
	.byte	1,3,2,35,0,11
	.byte	'reserved_5',0,1
	.word	436
	.byte	3,0,2,35,0,11
	.byte	'EOBM',0,1
	.word	436
	.byte	1,7,2,35,1,11
	.byte	'reserved_9',0,1
	.word	436
	.byte	7,0,2,35,1,11
	.byte	'CNT',0,2
	.word	987
	.byte	16,0,2,35,2,0,35
	.byte	'Ifx_FLASH_RRCT_Bits',0,36,236,3,3
	.word	100676
	.byte	10
	.byte	'_Ifx_FLASH_RRD0_Bits',0,36,239,3,16,4,11
	.byte	'DATA',0,4
	.word	413
	.byte	32,0,2,35,0,0,35
	.byte	'Ifx_FLASH_RRD0_Bits',0,36,242,3,3
	.word	100886
	.byte	10
	.byte	'_Ifx_FLASH_RRD1_Bits',0,36,245,3,16,4,11
	.byte	'DATA',0,4
	.word	413
	.byte	32,0,2,35,0,0,35
	.byte	'Ifx_FLASH_RRD1_Bits',0,36,248,3,3
	.word	100959
	.byte	10
	.byte	'_Ifx_FLASH_UBAB_CFG_Bits',0,36,251,3,16,4,11
	.byte	'SEL',0,1
	.word	436
	.byte	6,2,2,35,0,11
	.byte	'reserved_6',0,1
	.word	436
	.byte	2,0,2,35,0,11
	.byte	'CLR',0,1
	.word	436
	.byte	1,7,2,35,1,11
	.byte	'DIS',0,1
	.word	436
	.byte	1,6,2,35,1,11
	.byte	'reserved_10',0,4
	.word	413
	.byte	22,0,2,35,0,0,35
	.byte	'Ifx_FLASH_UBAB_CFG_Bits',0,36,130,4,3
	.word	101032
	.byte	10
	.byte	'_Ifx_FLASH_UBAB_STAT_Bits',0,36,133,4,16,4,11
	.byte	'VLD0',0,1
	.word	436
	.byte	1,7,2,35,0,11
	.byte	'reserved_1',0,4
	.word	413
	.byte	31,0,2,35,0,0,35
	.byte	'Ifx_FLASH_UBAB_STAT_Bits',0,36,137,4,3
	.word	101187
	.byte	10
	.byte	'_Ifx_FLASH_UBAB_TOP_Bits',0,36,140,4,16,4,11
	.byte	'reserved_0',0,1
	.word	436
	.byte	5,3,2,35,0,11
	.byte	'ADDR',0,4
	.word	413
	.byte	19,8,2,35,0,11
	.byte	'ERR',0,1
	.word	436
	.byte	6,2,2,35,3,11
	.byte	'VLD',0,1
	.word	436
	.byte	1,1,2,35,3,11
	.byte	'CLR',0,1
	.word	436
	.byte	1,0,2,35,3,0,35
	.byte	'Ifx_FLASH_UBAB_TOP_Bits',0,36,147,4,3
	.word	101292
	.byte	12,36,155,4,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	93697
	.byte	4,2,35,0,0,35
	.byte	'Ifx_FLASH_ACCEN0',0,36,160,4,3
	.word	101440
	.byte	12,36,163,4,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	94258
	.byte	4,2,35,0,0,35
	.byte	'Ifx_FLASH_ACCEN1',0,36,168,4,3
	.word	101506
	.byte	12,36,171,4,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	94339
	.byte	4,2,35,0,0,35
	.byte	'Ifx_FLASH_CBAB_CFG',0,36,176,4,3
	.word	101572
	.byte	12,36,179,4,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	94492
	.byte	4,2,35,0,0,35
	.byte	'Ifx_FLASH_CBAB_STAT',0,36,184,4,3
	.word	101640
	.byte	12,36,187,4,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	94740
	.byte	4,2,35,0,0,35
	.byte	'Ifx_FLASH_CBAB_TOP',0,36,192,4,3
	.word	101709
	.byte	12,36,195,4,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	94886
	.byte	4,2,35,0,0,35
	.byte	'Ifx_FLASH_COMM0',0,36,200,4,3
	.word	101777
	.byte	12,36,203,4,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	94984
	.byte	4,2,35,0,0,35
	.byte	'Ifx_FLASH_COMM1',0,36,208,4,3
	.word	101842
	.byte	12,36,211,4,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	95100
	.byte	4,2,35,0,0,35
	.byte	'Ifx_FLASH_COMM2',0,36,216,4,3
	.word	101907
	.byte	12,36,219,4,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	95216
	.byte	4,2,35,0,0,35
	.byte	'Ifx_FLASH_ECCRD',0,36,224,4,3
	.word	101972
	.byte	12,36,227,4,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	95356
	.byte	4,2,35,0,0,35
	.byte	'Ifx_FLASH_ECCRP',0,36,232,4,3
	.word	102037
	.byte	12,36,235,4,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	95496
	.byte	4,2,35,0,0,35
	.byte	'Ifx_FLASH_ECCW',0,36,240,4,3
	.word	102102
	.byte	12,36,243,4,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	95635
	.byte	4,2,35,0,0,35
	.byte	'Ifx_FLASH_FCON',0,36,248,4,3
	.word	102166
	.byte	12,36,251,4,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	95997
	.byte	4,2,35,0,0,35
	.byte	'Ifx_FLASH_FPRO',0,36,128,5,3
	.word	102230
	.byte	12,36,131,5,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	96438
	.byte	4,2,35,0,0,35
	.byte	'Ifx_FLASH_FSR',0,36,136,5,3
	.word	102294
	.byte	12,36,139,5,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	97044
	.byte	4,2,35,0,0,35
	.byte	'Ifx_FLASH_ID',0,36,144,5,3
	.word	102357
	.byte	12,36,147,5,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	97155
	.byte	4,2,35,0,0,35
	.byte	'Ifx_FLASH_MARD',0,36,152,5,3
	.word	102419
	.byte	12,36,155,5,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	97369
	.byte	4,2,35,0,0,35
	.byte	'Ifx_FLASH_MARP',0,36,160,5,3
	.word	102483
	.byte	12,36,163,5,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	97556
	.byte	4,2,35,0,0,35
	.byte	'Ifx_FLASH_PROCOND',0,36,168,5,3
	.word	102547
	.byte	12,36,171,5,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	97880
	.byte	4,2,35,0,0,35
	.byte	'Ifx_FLASH_PROCONDBG',0,36,176,5,3
	.word	102614
	.byte	12,36,179,5,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	98023
	.byte	4,2,35,0,0,35
	.byte	'Ifx_FLASH_PROCONHSM',0,36,184,5,3
	.word	102683
	.byte	12,36,187,5,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	98212
	.byte	4,2,35,0,0,35
	.byte	'Ifx_FLASH_PROCONHSMCOTP',0,36,192,5,3
	.word	102752
	.byte	12,36,195,5,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	98575
	.byte	4,2,35,0,0,35
	.byte	'Ifx_FLASH_PROCONOTP',0,36,200,5,3
	.word	102825
	.byte	12,36,203,5,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	99170
	.byte	4,2,35,0,0,35
	.byte	'Ifx_FLASH_PROCONP',0,36,208,5,3
	.word	102894
	.byte	12,36,211,5,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	99694
	.byte	4,2,35,0,0,35
	.byte	'Ifx_FLASH_PROCONWOP',0,36,216,5,3
	.word	102961
	.byte	12,36,219,5,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	100276
	.byte	4,2,35,0,0,35
	.byte	'Ifx_FLASH_RDB_CFG0',0,36,224,5,3
	.word	103030
	.byte	12,36,227,5,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	100378
	.byte	4,2,35,0,0,35
	.byte	'Ifx_FLASH_RDB_CFG1',0,36,232,5,3
	.word	103098
	.byte	12,36,235,5,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	100480
	.byte	4,2,35,0,0,35
	.byte	'Ifx_FLASH_RDB_CFG2',0,36,240,5,3
	.word	103166
	.byte	12,36,243,5,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	100582
	.byte	4,2,35,0,0,35
	.byte	'Ifx_FLASH_RRAD',0,36,248,5,3
	.word	103234
	.byte	12,36,251,5,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	100676
	.byte	4,2,35,0,0,35
	.byte	'Ifx_FLASH_RRCT',0,36,128,6,3
	.word	103298
	.byte	12,36,131,6,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	100886
	.byte	4,2,35,0,0,35
	.byte	'Ifx_FLASH_RRD0',0,36,136,6,3
	.word	103362
	.byte	12,36,139,6,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	100959
	.byte	4,2,35,0,0,35
	.byte	'Ifx_FLASH_RRD1',0,36,144,6,3
	.word	103426
	.byte	12,36,147,6,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	101032
	.byte	4,2,35,0,0,35
	.byte	'Ifx_FLASH_UBAB_CFG',0,36,152,6,3
	.word	103490
	.byte	12,36,155,6,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	101187
	.byte	4,2,35,0,0,35
	.byte	'Ifx_FLASH_UBAB_STAT',0,36,160,6,3
	.word	103558
	.byte	12,36,163,6,9,4,13
	.byte	'U',0
	.word	413
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	429
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	101292
	.byte	4,2,35,0,0,35
	.byte	'Ifx_FLASH_UBAB_TOP',0,36,168,6,3
	.word	103627
	.byte	10
	.byte	'_Ifx_FLASH_CBAB',0,36,179,6,25,12,13
	.byte	'CFG',0
	.word	101572
	.byte	4,2,35,0,13
	.byte	'STAT',0
	.word	101640
	.byte	4,2,35,4,13
	.byte	'TOP',0
	.word	101709
	.byte	4,2,35,8,0,14
	.word	103695
	.byte	35
	.byte	'Ifx_FLASH_CBAB',0,36,184,6,3
	.word	103758
	.byte	10
	.byte	'_Ifx_FLASH_RDB',0,36,187,6,25,12,13
	.byte	'CFG0',0
	.word	103030
	.byte	4,2,35,0,13
	.byte	'CFG1',0
	.word	103098
	.byte	4,2,35,4,13
	.byte	'CFG2',0
	.word	103166
	.byte	4,2,35,8,0,14
	.word	103787
	.byte	35
	.byte	'Ifx_FLASH_RDB',0,36,192,6,3
	.word	103851
	.byte	10
	.byte	'_Ifx_FLASH_UBAB',0,36,195,6,25,12,13
	.byte	'CFG',0
	.word	103490
	.byte	4,2,35,0,13
	.byte	'STAT',0
	.word	103558
	.byte	4,2,35,4,13
	.byte	'TOP',0
	.word	103627
	.byte	4,2,35,8,0,14
	.word	103879
	.byte	35
	.byte	'Ifx_FLASH_UBAB',0,36,200,6,3
	.word	103942
	.byte	35
	.byte	'Ifx_P_ACCEN0_Bits',0,10,79,3
	.word	9093
	.byte	35
	.byte	'Ifx_P_ACCEN1_Bits',0,10,85,3
	.word	9006
	.byte	35
	.byte	'Ifx_P_ESR_Bits',0,10,107,3
	.word	5349
	.byte	35
	.byte	'Ifx_P_ID_Bits',0,10,115,3
	.word	3402
	.byte	35
	.byte	'Ifx_P_IN_Bits',0,10,137,1,3
	.word	4397
	.byte	35
	.byte	'Ifx_P_IOCR0_Bits',0,10,150,1,3
	.word	3530
	.byte	35
	.byte	'Ifx_P_IOCR12_Bits',0,10,163,1,3
	.word	4177
	.byte	35
	.byte	'Ifx_P_IOCR4_Bits',0,10,176,1,3
	.word	3745
	.byte	35
	.byte	'Ifx_P_IOCR8_Bits',0,10,189,1,3
	.word	3960
	.byte	35
	.byte	'Ifx_P_LPCR0_Bits',0,10,197,1,3
	.word	8365
	.byte	35
	.byte	'Ifx_P_LPCR1_Bits',0,10,205,1,3
	.word	8489
	.byte	35
	.byte	'Ifx_P_LPCR1_P21_Bits',0,10,215,1,3
	.word	8573
	.byte	35
	.byte	'Ifx_P_LPCR2_Bits',0,10,229,1,3
	.word	8753
	.byte	35
	.byte	'Ifx_P_OMCR0_Bits',0,10,240,1,3
	.word	7004
	.byte	35
	.byte	'Ifx_P_OMCR12_Bits',0,10,250,1,3
	.word	7528
	.byte	35
	.byte	'Ifx_P_OMCR4_Bits',0,10,133,2,3
	.word	7178
	.byte	35
	.byte	'Ifx_P_OMCR8_Bits',0,10,144,2,3
	.word	7352
	.byte	35
	.byte	'Ifx_P_OMCR_Bits',0,10,166,2,3
	.word	8017
	.byte	35
	.byte	'Ifx_P_OMR_Bits',0,10,203,2,3
	.word	2831
	.byte	35
	.byte	'Ifx_P_OMSR0_Bits',0,10,213,2,3
	.word	6341
	.byte	35
	.byte	'Ifx_P_OMSR12_Bits',0,10,224,2,3
	.word	6829
	.byte	35
	.byte	'Ifx_P_OMSR4_Bits',0,10,235,2,3
	.word	6488
	.byte	35
	.byte	'Ifx_P_OMSR8_Bits',0,10,246,2,3
	.word	6657
	.byte	35
	.byte	'Ifx_P_OMSR_Bits',0,10,140,3,3
	.word	7684
	.byte	35
	.byte	'Ifx_P_OUT_Bits',0,10,162,3,3
	.word	2515
	.byte	35
	.byte	'Ifx_P_PCSR_Bits',0,10,180,3,3
	.word	6055
	.byte	35
	.byte	'Ifx_P_PDISC_Bits',0,10,202,3,3
	.word	5689
	.byte	35
	.byte	'Ifx_P_PDR0_Bits',0,10,223,3,3
	.word	4720
	.byte	35
	.byte	'Ifx_P_PDR1_Bits',0,10,244,3,3
	.word	5024
	.byte	35
	.byte	'Ifx_P_ACCEN0',0,10,129,4,3
	.word	9620
	.byte	35
	.byte	'Ifx_P_ACCEN1',0,10,137,4,3
	.word	9053
	.byte	35
	.byte	'Ifx_P_ESR',0,10,145,4,3
	.word	5640
	.byte	35
	.byte	'Ifx_P_ID',0,10,153,4,3
	.word	3481
	.byte	35
	.byte	'Ifx_P_IN',0,10,161,4,3
	.word	4671
	.byte	35
	.byte	'Ifx_P_IOCR0',0,10,169,4,3
	.word	3705
	.byte	35
	.byte	'Ifx_P_IOCR12',0,10,177,4,3
	.word	4357
	.byte	35
	.byte	'Ifx_P_IOCR4',0,10,185,4,3
	.word	3920
	.byte	35
	.byte	'Ifx_P_IOCR8',0,10,193,4,3
	.word	4137
	.byte	35
	.byte	'Ifx_P_LPCR0',0,10,201,4,3
	.word	8449
	.byte	35
	.byte	'Ifx_P_LPCR1',0,10,210,4,3
	.word	8698
	.byte	35
	.byte	'Ifx_P_LPCR2',0,10,218,4,3
	.word	8957
	.byte	35
	.byte	'Ifx_P_OMCR',0,10,226,4,3
	.word	8325
	.byte	35
	.byte	'Ifx_P_OMCR0',0,10,234,4,3
	.word	7138
	.byte	35
	.byte	'Ifx_P_OMCR12',0,10,242,4,3
	.word	7644
	.byte	35
	.byte	'Ifx_P_OMCR4',0,10,250,4,3
	.word	7312
	.byte	35
	.byte	'Ifx_P_OMCR8',0,10,130,5,3
	.word	7488
	.byte	35
	.byte	'Ifx_P_OMR',0,10,138,5,3
	.word	3362
	.byte	35
	.byte	'Ifx_P_OMSR',0,10,146,5,3
	.word	7977
	.byte	35
	.byte	'Ifx_P_OMSR0',0,10,154,5,3
	.word	6448
	.byte	35
	.byte	'Ifx_P_OMSR12',0,10,162,5,3
	.word	6964
	.byte	35
	.byte	'Ifx_P_OMSR4',0,10,170,5,3
	.word	6617
	.byte	35
	.byte	'Ifx_P_OMSR8',0,10,178,5,3
	.word	6789
	.byte	35
	.byte	'Ifx_P_OUT',0,10,186,5,3
	.word	2791
	.byte	35
	.byte	'Ifx_P_PCSR',0,10,194,5,3
	.word	6301
	.byte	35
	.byte	'Ifx_P_PDISC',0,10,202,5,3
	.word	6015
	.byte	35
	.byte	'Ifx_P_PDR0',0,10,210,5,3
	.word	4984
	.byte	35
	.byte	'Ifx_P_PDR1',0,10,218,5,3
	.word	5300
	.byte	14
	.word	9660
	.byte	35
	.byte	'Ifx_P',0,10,139,6,3
	.word	105289
	.byte	35
	.byte	'IfxPort_Index',0,21,95,3
	.word	34660
	.byte	35
	.byte	'IfxPort_InputMode',0,9,89,3
	.word	10273
	.byte	35
	.byte	'IfxPort_OutputIdx',0,9,130,1,3
	.word	10548
	.byte	35
	.byte	'IfxPort_OutputMode',0,9,138,1,3
	.word	10478
	.byte	15,9,144,1,9,1,16
	.byte	'IfxPort_PadDriver_cmosAutomotiveSpeed1',0,0,16
	.byte	'IfxPort_PadDriver_cmosAutomotiveSpeed2',0,1,16
	.byte	'IfxPort_PadDriver_cmosAutomotiveSpeed3',0,2,16
	.byte	'IfxPort_PadDriver_cmosAutomotiveSpeed4',0,3,16
	.byte	'IfxPort_PadDriver_lvdsSpeed1',0,4,16
	.byte	'IfxPort_PadDriver_lvdsSpeed2',0,5,16
	.byte	'IfxPort_PadDriver_lvdsSpeed3',0,6,16
	.byte	'IfxPort_PadDriver_lvdsSpeed4',0,7,16
	.byte	'IfxPort_PadDriver_ttlSpeed1',0,8,16
	.byte	'IfxPort_PadDriver_ttlSpeed2',0,9,16
	.byte	'IfxPort_PadDriver_ttlSpeed3',0,10,16
	.byte	'IfxPort_PadDriver_ttlSpeed4',0,11,0,35
	.byte	'IfxPort_PadDriver',0,9,158,1,3
	.word	105412
	.byte	35
	.byte	'IfxPort_State',0,9,178,1,3
	.word	10861
	.byte	20,9,190,1,9,8,13
	.byte	'port',0
	.word	10268
	.byte	4,2,35,0,13
	.byte	'pinIndex',0
	.word	436
	.byte	1,2,35,4,0,35
	.byte	'IfxPort_Pin',0,9,194,1,3
	.word	105877
	.byte	14
	.word	74293
	.byte	3
	.word	105937
	.byte	20,37,74,15,20,13
	.byte	'module',0
	.word	105942
	.byte	4,2,35,0,13
	.byte	'channelId',0
	.word	436
	.byte	1,2,35,4,13
	.byte	'pin',0
	.word	105877
	.byte	8,2,35,8,13
	.byte	'select',0
	.word	40377
	.byte	1,2,35,16,0,21
	.word	105947
	.byte	35
	.byte	'IfxScu_Req_In',0,37,80,3
	.word	106017
	.byte	35
	.byte	'IfxScuCcu_PllStepsFunctionHook',0,11,148,1,16
	.word	152
	.byte	20,11,212,5,9,8,13
	.byte	'value',0
	.word	2284
	.byte	4,2,35,0,13
	.byte	'mask',0
	.word	2284
	.byte	4,2,35,4,0,35
	.byte	'IfxScuCcu_CcuconRegConfig',0,11,216,5,3
	.word	106084
	.byte	20,11,221,5,9,8,13
	.byte	'pDivider',0
	.word	436
	.byte	1,2,35,0,13
	.byte	'nDivider',0
	.word	436
	.byte	1,2,35,1,13
	.byte	'k2Initial',0
	.word	436
	.byte	1,2,35,2,13
	.byte	'waitTime',0
	.word	209
	.byte	4,2,35,4,0,35
	.byte	'IfxScuCcu_InitialStepConfig',0,11,227,5,3
	.word	106155
	.byte	20,11,231,5,9,12,13
	.byte	'k2Step',0
	.word	436
	.byte	1,2,35,0,13
	.byte	'waitTime',0
	.word	209
	.byte	4,2,35,2,13
	.byte	'hookFunction',0
	.word	106044
	.byte	4,2,35,8,0,35
	.byte	'IfxScuCcu_PllStepsConfig',0,11,236,5,3
	.word	106272
	.byte	3
	.word	149
	.byte	20,11,244,5,9,48,13
	.byte	'ccucon0',0
	.word	106084
	.byte	8,2,35,0,13
	.byte	'ccucon1',0
	.word	106084
	.byte	8,2,35,8,13
	.byte	'ccucon2',0
	.word	106084
	.byte	8,2,35,16,13
	.byte	'ccucon5',0
	.word	106084
	.byte	8,2,35,24,13
	.byte	'ccucon6',0
	.word	106084
	.byte	8,2,35,32,13
	.byte	'ccucon7',0
	.word	106084
	.byte	8,2,35,40,0,35
	.byte	'IfxScuCcu_ClockDistributionConfig',0,11,252,5,3
	.word	106374
	.byte	20,11,128,6,9,8,13
	.byte	'value',0
	.word	2284
	.byte	4,2,35,0,13
	.byte	'mask',0
	.word	2284
	.byte	4,2,35,4,0,35
	.byte	'IfxScuCcu_FlashWaitstateConfig',0,11,132,6,3
	.word	106526
	.byte	3
	.word	106272
	.byte	20,11,137,6,9,16,13
	.byte	'numOfPllDividerSteps',0
	.word	436
	.byte	1,2,35,0,13
	.byte	'pllDividerStep',0
	.word	106602
	.byte	4,2,35,4,13
	.byte	'pllInitialStep',0
	.word	106155
	.byte	8,2,35,8,0,35
	.byte	'IfxScuCcu_SysPllConfig',0,11,142,6,3
	.word	106607
	.byte	15,12,104,9,1,16
	.byte	'IfxDma_ChannelIncrementCircular_none',0,0,16
	.byte	'IfxDma_ChannelIncrementCircular_2',0,1,16
	.byte	'IfxDma_ChannelIncrementCircular_4',0,2,16
	.byte	'IfxDma_ChannelIncrementCircular_8',0,3,16
	.byte	'IfxDma_ChannelIncrementCircular_16',0,4,16
	.byte	'IfxDma_ChannelIncrementCircular_32',0,5,16
	.byte	'IfxDma_ChannelIncrementCircular_64',0,6,16
	.byte	'IfxDma_ChannelIncrementCircular_128',0,7,16
	.byte	'IfxDma_ChannelIncrementCircular_256',0,8,16
	.byte	'IfxDma_ChannelIncrementCircular_512',0,9,16
	.byte	'IfxDma_ChannelIncrementCircular_1024',0,10,16
	.byte	'IfxDma_ChannelIncrementCircular_2048',0,11,16
	.byte	'IfxDma_ChannelIncrementCircular_4096',0,12,16
	.byte	'IfxDma_ChannelIncrementCircular_8192',0,13,16
	.byte	'IfxDma_ChannelIncrementCircular_16384',0,14,16
	.byte	'IfxDma_ChannelIncrementCircular_32768',0,15,0,35
	.byte	'IfxDma_ChannelIncrementCircular',0,12,122,3
	.word	106724
	.byte	15,12,127,9,1,16
	.byte	'IfxDma_ChannelIncrementDirection_negative',0,0,16
	.byte	'IfxDma_ChannelIncrementDirection_positive',0,1,0,35
	.byte	'IfxDma_ChannelIncrementDirection',0,12,131,1,3
	.word	107378
	.byte	15,12,136,1,9,1,16
	.byte	'IfxDma_ChannelIncrementStep_1',0,0,16
	.byte	'IfxDma_ChannelIncrementStep_2',0,1,16
	.byte	'IfxDma_ChannelIncrementStep_4',0,2,16
	.byte	'IfxDma_ChannelIncrementStep_8',0,3,16
	.byte	'IfxDma_ChannelIncrementStep_16',0,4,16
	.byte	'IfxDma_ChannelIncrementStep_32',0,5,16
	.byte	'IfxDma_ChannelIncrementStep_64',0,6,16
	.byte	'IfxDma_ChannelIncrementStep_128',0,7,0,35
	.byte	'IfxDma_ChannelIncrementStep',0,12,146,1,3
	.word	107514
	.byte	15,12,160,1,9,1,16
	.byte	'IfxDma_ChannelMove_1',0,0,16
	.byte	'IfxDma_ChannelMove_2',0,1,16
	.byte	'IfxDma_ChannelMove_4',0,2,16
	.byte	'IfxDma_ChannelMove_8',0,3,16
	.byte	'IfxDma_ChannelMove_16',0,4,16
	.byte	'IfxDma_ChannelMove_3',0,5,16
	.byte	'IfxDma_ChannelMove_5',0,6,16
	.byte	'IfxDma_ChannelMove_9',0,7,0,35
	.byte	'IfxDma_ChannelMove',0,12,170,1,3
	.word	107819
	.byte	15,12,175,1,9,1,16
	.byte	'IfxDma_ChannelMoveSize_8bit',0,0,16
	.byte	'IfxDma_ChannelMoveSize_16bit',0,1,16
	.byte	'IfxDma_ChannelMoveSize_32bit',0,2,16
	.byte	'IfxDma_ChannelMoveSize_64bit',0,3,16
	.byte	'IfxDma_ChannelMoveSize_128bit',0,4,16
	.byte	'IfxDma_ChannelMoveSize_256bit',0,5,0,35
	.byte	'IfxDma_ChannelMoveSize',0,12,183,1,3
	.word	108039
	.byte	15,12,239,1,9,1,16
	.byte	'IfxDma_ChannelShadow_none',0,0,16
	.byte	'IfxDma_ChannelShadow_src',0,1,16
	.byte	'IfxDma_ChannelShadow_dst',0,2,16
	.byte	'IfxDma_ChannelShadow_srcDirectWrite',0,5,16
	.byte	'IfxDma_ChannelShadow_dstDirectWrite',0,6,16
	.byte	'IfxDma_ChannelShadow_doubleSourceBufferingSwSwitch',0,8,16
	.byte	'IfxDma_ChannelShadow_doubleSourceBufferingHwSwSwitch',0,9,16
	.byte	'IfxDma_ChannelShadow_doubleDestinationBufferingSwSwitch',0,10,16
	.byte	'IfxDma_ChannelShadow_doubleDestinationBufferingHwSwSwitch',0,11,16
	.byte	'IfxDma_ChannelShadow_linkedList',0,12,16
	.byte	'IfxDma_ChannelShadow_accumulatedLinkedList',0,13,16
	.byte	'IfxDma_ChannelShadow_safeLinkedList',0,14,16
	.byte	'IfxDma_ChannelShadow_conditionalLinkedList',0,15,0,35
	.byte	'IfxDma_ChannelShadow',0,12,254,1,3
	.word	108265
	.byte	15,12,128,2,9,1,16
	.byte	'IfxDma_HardwareResourcePartition_0',0,0,16
	.byte	'IfxDma_HardwareResourcePartition_1',0,1,16
	.byte	'IfxDma_HardwareResourcePartition_2',0,2,16
	.byte	'IfxDma_HardwareResourcePartition_3',0,3,0,35
	.byte	'IfxDma_HardwareResourcePartition',0,12,134,2,3
	.word	108848
	.byte	15,12,138,2,9,1,16
	.byte	'IfxDma_MoveEngine_0',0,0,16
	.byte	'IfxDma_MoveEngine_1',0,1,0,35
	.byte	'IfxDma_MoveEngine',0,12,142,2,3
	.word	109045
	.byte	15,12,147,2,9,1,16
	.byte	'IfxDma_SleepMode_enable',0,0,16
	.byte	'IfxDma_SleepMode_disable',0,1,0,35
	.byte	'IfxDma_SleepMode',0,12,151,2,3
	.word	109123
	.byte	35
	.byte	'IfxScuEru_InputChannel',0,22,102,3
	.word	35005
	.byte	7
	.byte	'char',0,1,6,35
	.byte	'int8',0,26,33,29
	.word	109240
	.byte	35
	.byte	'int16',0,26,34,29
	.word	29993
	.byte	35
	.byte	'int32',0,26,35,29
	.word	30006
	.byte	35
	.byte	'int64',0,26,36,29
	.word	33995
	.byte	14
	.word	436
	.byte	35
	.byte	'vuint8',0,26,43,29
	.word	109303
	.byte	35
	.byte	'PIN_enum',0,26,91,2
	.word	35389
	.byte	35
	.byte	'GPIODIR_enum',0,26,99,2
	.word	37329
	.byte	37
	.byte	'camera_type',0,26,114,14
	.word	436
	.byte	1,1,35
	.byte	'STMN_enum',0,24,31,2
	.word	35320
	.byte	35
	.byte	'GPIOMODE_enum',0,25,36,2
	.word	37347
	.byte	35
	.byte	'TRIGGER_enum',0,27,32,2
	.word	37848
	.byte	35
	.byte	'ERU_PIN_enum',0,27,53,2
	.word	37477
	.byte	35
	.byte	'Ifx_ASCLIN_ACCEN0_Bits',0,16,79,3
	.word	28431
	.byte	35
	.byte	'Ifx_ASCLIN_ACCEN1_Bits',0,16,85,3
	.word	28339
	.byte	35
	.byte	'Ifx_ASCLIN_BITCON_Bits',0,16,97,3
	.word	23963
	.byte	35
	.byte	'Ifx_ASCLIN_BRD_Bits',0,16,106,3
	.word	24803
	.byte	35
	.byte	'Ifx_ASCLIN_BRG_Bits',0,16,115,3
	.word	24646
	.byte	35
	.byte	'Ifx_ASCLIN_CLC_Bits',0,16,125,3
	.word	22918
	.byte	35
	.byte	'Ifx_ASCLIN_CSR_Bits',0,16,133,1,3
	.word	27612
	.byte	35
	.byte	'Ifx_ASCLIN_DATCON_Bits',0,16,145,1,3
	.word	24449
	.byte	35
	.byte	'Ifx_ASCLIN_FLAGS_Bits',0,16,177,1,3
	.word	25459
	.byte	35
	.byte	'Ifx_ASCLIN_FLAGSCLEAR_Bits',0,16,209,1,3
	.word	26458
	.byte	35
	.byte	'Ifx_ASCLIN_FLAGSENABLE_Bits',0,16,238,1,3
	.word	26973
	.byte	35
	.byte	'Ifx_ASCLIN_FLAGSSET_Bits',0,16,142,2,3
	.word	25945
	.byte	35
	.byte	'Ifx_ASCLIN_FRAMECON_Bits',0,16,158,2,3
	.word	24184
	.byte	35
	.byte	'Ifx_ASCLIN_ID_Bits',0,16,166,2,3
	.word	23372
	.byte	35
	.byte	'Ifx_ASCLIN_IOCR_Bits',0,16,184,2,3
	.word	23077
	.byte	35
	.byte	'Ifx_ASCLIN_KRST0_Bits',0,16,192,2,3
	.word	28213
	.byte	35
	.byte	'Ifx_ASCLIN_KRST1_Bits',0,16,199,2,3
	.word	28106
	.byte	35
	.byte	'Ifx_ASCLIN_KRSTCLR_Bits',0,16,206,2,3
	.word	27997
	.byte	35
	.byte	'Ifx_ASCLIN_LIN_BTIMER_Bits',0,16,213,2,3
	.word	25157
	.byte	35
	.byte	'Ifx_ASCLIN_LIN_CON_Bits',0,16,225,2,3
	.word	24957
	.byte	35
	.byte	'Ifx_ASCLIN_LIN_HTIMER_Bits',0,16,232,2,3
	.word	25271
	.byte	35
	.byte	'Ifx_ASCLIN_OCS_Bits',0,16,242,2,3
	.word	27834
	.byte	35
	.byte	'Ifx_ASCLIN_RXDATA_Bits',0,16,248,2,3
	.word	27525
	.byte	35
	.byte	'Ifx_ASCLIN_RXDATAD_Bits',0,16,254,2,3
	.word	27735
	.byte	35
	.byte	'Ifx_ASCLIN_RXFIFOCON_Bits',0,16,140,3,3
	.word	23722
	.byte	35
	.byte	'Ifx_ASCLIN_TXDATA_Bits',0,16,146,3,3
	.word	27438
	.byte	35
	.byte	'Ifx_ASCLIN_TXFIFOCON_Bits',0,16,159,3,3
	.word	23497
	.byte	35
	.byte	'Ifx_ASCLIN_ACCEN0',0,16,172,3,3
	.word	28963
	.byte	35
	.byte	'Ifx_ASCLIN_ACCEN1',0,16,180,3,3
	.word	28391
	.byte	35
	.byte	'Ifx_ASCLIN_BITCON',0,16,188,3,3
	.word	24144
	.byte	35
	.byte	'Ifx_ASCLIN_BRD',0,16,196,3,3
	.word	24917
	.byte	35
	.byte	'Ifx_ASCLIN_BRG',0,16,204,3,3
	.word	24763
	.byte	35
	.byte	'Ifx_ASCLIN_CLC',0,16,212,3,3
	.word	23037
	.byte	35
	.byte	'Ifx_ASCLIN_CSR',0,16,220,3,3
	.word	27695
	.byte	35
	.byte	'Ifx_ASCLIN_DATCON',0,16,228,3,3
	.word	24606
	.byte	35
	.byte	'Ifx_ASCLIN_FLAGS',0,16,236,3,3
	.word	25905
	.byte	35
	.byte	'Ifx_ASCLIN_FLAGSCLEAR',0,16,244,3,3
	.word	26933
	.byte	35
	.byte	'Ifx_ASCLIN_FLAGSENABLE',0,16,252,3,3
	.word	27398
	.byte	35
	.byte	'Ifx_ASCLIN_FLAGSSET',0,16,132,4,3
	.word	26418
	.byte	35
	.byte	'Ifx_ASCLIN_FRAMECON',0,16,140,4,3
	.word	24409
	.byte	35
	.byte	'Ifx_ASCLIN_ID',0,16,148,4,3
	.word	23457
	.byte	35
	.byte	'Ifx_ASCLIN_IOCR',0,16,156,4,3
	.word	23332
	.byte	35
	.byte	'Ifx_ASCLIN_KRST0',0,16,164,4,3
	.word	28299
	.byte	35
	.byte	'Ifx_ASCLIN_KRST1',0,16,172,4,3
	.word	28173
	.byte	35
	.byte	'Ifx_ASCLIN_KRSTCLR',0,16,180,4,3
	.word	28066
	.byte	35
	.byte	'Ifx_ASCLIN_LIN_BTIMER',0,16,188,4,3
	.word	25231
	.byte	35
	.byte	'Ifx_ASCLIN_LIN_CON',0,16,196,4,3
	.word	25117
	.byte	35
	.byte	'Ifx_ASCLIN_LIN_HTIMER',0,16,204,4,3
	.word	25346
	.byte	35
	.byte	'Ifx_ASCLIN_OCS',0,16,212,4,3
	.word	27957
	.byte	35
	.byte	'Ifx_ASCLIN_RXDATA',0,16,220,4,3
	.word	27572
	.byte	35
	.byte	'Ifx_ASCLIN_RXDATAD',0,16,228,4,3
	.word	27783
	.byte	35
	.byte	'Ifx_ASCLIN_RXFIFOCON',0,16,236,4,3
	.word	23923
	.byte	35
	.byte	'Ifx_ASCLIN_TXDATA',0,16,244,4,3
	.word	27485
	.byte	35
	.byte	'Ifx_ASCLIN_TXFIFOCON',0,16,252,4,3
	.word	23682
	.byte	14
	.word	25386
	.byte	35
	.byte	'Ifx_ASCLIN_LIN',0,16,140,5,3
	.word	111064
	.byte	14
	.word	29003
	.byte	35
	.byte	'Ifx_ASCLIN',0,16,181,5,3
	.word	111093
	.byte	20,38,59,15,16,13
	.byte	'module',0
	.word	29450
	.byte	4,2,35,0,13
	.byte	'pin',0
	.word	105877
	.byte	8,2,35,4,13
	.byte	'select',0
	.word	40377
	.byte	1,2,35,12,0,21
	.word	111118
	.byte	35
	.byte	'IfxAsclin_Cts_In',0,38,64,3
	.word	111169
	.byte	20,38,67,15,16,13
	.byte	'module',0
	.word	29450
	.byte	4,2,35,0,13
	.byte	'pin',0
	.word	105877
	.byte	8,2,35,4,13
	.byte	'select',0
	.word	40377
	.byte	1,2,35,12,0,21
	.word	111199
	.byte	35
	.byte	'IfxAsclin_Rx_In',0,38,72,3
	.word	111250
	.byte	20,38,75,15,16,13
	.byte	'module',0
	.word	29450
	.byte	4,2,35,0,13
	.byte	'pin',0
	.word	105877
	.byte	8,2,35,4,13
	.byte	'select',0
	.word	10548
	.byte	1,2,35,12,0,21
	.word	111279
	.byte	35
	.byte	'IfxAsclin_Rts_Out',0,38,80,3
	.word	111330
	.byte	20,38,83,15,16,13
	.byte	'module',0
	.word	29450
	.byte	4,2,35,0,13
	.byte	'pin',0
	.word	105877
	.byte	8,2,35,4,13
	.byte	'select',0
	.word	10548
	.byte	1,2,35,12,0,21
	.word	111361
	.byte	35
	.byte	'IfxAsclin_Sclk_Out',0,38,88,3
	.word	111412
	.byte	20,38,91,15,16,13
	.byte	'module',0
	.word	29450
	.byte	4,2,35,0,13
	.byte	'pin',0
	.word	105877
	.byte	8,2,35,4,13
	.byte	'select',0
	.word	10548
	.byte	1,2,35,12,0,21
	.word	111444
	.byte	35
	.byte	'IfxAsclin_Slso_Out',0,38,96,3
	.word	111495
	.byte	20,38,99,15,16,13
	.byte	'module',0
	.word	29450
	.byte	4,2,35,0,13
	.byte	'pin',0
	.word	105877
	.byte	8,2,35,4,13
	.byte	'select',0
	.word	10548
	.byte	1,2,35,12,0,21
	.word	111527
	.byte	35
	.byte	'IfxAsclin_Tx_Out',0,38,104,3
	.word	111578
	.byte	15,15,82,9,1,16
	.byte	'IfxAsclin_Checksum_classic',0,0,16
	.byte	'IfxAsclin_Checksum_enhanced',0,1,0,35
	.byte	'IfxAsclin_Checksum',0,15,86,3
	.word	111608
	.byte	15,15,91,9,1,16
	.byte	'IfxAsclin_ChecksumInjection_notWritten',0,0,16
	.byte	'IfxAsclin_ChecksumInjection_written',0,1,0,35
	.byte	'IfxAsclin_ChecksumInjection',0,15,95,3
	.word	111700
	.byte	15,15,101,9,1,16
	.byte	'IfxAsclin_ClockPolarity_idleLow',0,0,16
	.byte	'IfxAsclin_ClockPolarity_idleHigh',0,1,0,35
	.byte	'IfxAsclin_ClockPolarity',0,15,105,3
	.word	111821
	.byte	15,15,110,9,1,16
	.byte	'IfxAsclin_ClockSource_noClock',0,0,16
	.byte	'IfxAsclin_ClockSource_kernelClock',0,1,16
	.byte	'IfxAsclin_ClockSource_oscillatorClock',0,2,16
	.byte	'IfxAsclin_ClockSource_flexRayClock',0,4,16
	.byte	'IfxAsclin_ClockSource_ascFastClock',0,8,16
	.byte	'IfxAsclin_ClockSource_ascSlowClock',0,16,0,35
	.byte	'IfxAsclin_ClockSource',0,15,118,3
	.word	111928
	.byte	35
	.byte	'IfxAsclin_CtsInputSelect',0,15,129,1,3
	.word	29517
	.byte	15,15,134,1,9,1,16
	.byte	'IfxAsclin_DataLength_1',0,0,16
	.byte	'IfxAsclin_DataLength_2',0,1,16
	.byte	'IfxAsclin_DataLength_3',0,2,16
	.byte	'IfxAsclin_DataLength_4',0,3,16
	.byte	'IfxAsclin_DataLength_5',0,4,16
	.byte	'IfxAsclin_DataLength_6',0,5,16
	.byte	'IfxAsclin_DataLength_7',0,6,16
	.byte	'IfxAsclin_DataLength_8',0,7,16
	.byte	'IfxAsclin_DataLength_9',0,8,16
	.byte	'IfxAsclin_DataLength_10',0,9,16
	.byte	'IfxAsclin_DataLength_11',0,10,16
	.byte	'IfxAsclin_DataLength_12',0,11,16
	.byte	'IfxAsclin_DataLength_13',0,12,16
	.byte	'IfxAsclin_DataLength_14',0,13,16
	.byte	'IfxAsclin_DataLength_15',0,14,16
	.byte	'IfxAsclin_DataLength_16',0,15,0,35
	.byte	'IfxAsclin_DataLength',0,15,152,1,3
	.word	112217
	.byte	15,15,157,1,9,1,16
	.byte	'IfxAsclin_FrameMode_initialise',0,0,16
	.byte	'IfxAsclin_FrameMode_asc',0,1,16
	.byte	'IfxAsclin_FrameMode_spi',0,2,16
	.byte	'IfxAsclin_FrameMode_lin',0,3,0,35
	.byte	'IfxAsclin_FrameMode',0,15,163,1,3
	.word	112661
	.byte	15,15,168,1,9,1,16
	.byte	'IfxAsclin_HeaderResponseSelect_headerAndResponse',0,0,16
	.byte	'IfxAsclin_HeaderResponseSelect_headerOnly',0,1,0,35
	.byte	'IfxAsclin_HeaderResponseSelect',0,15,172,1,3
	.word	112808
	.byte	15,15,179,1,9,1,16
	.byte	'IfxAsclin_IdleDelay_0',0,0,16
	.byte	'IfxAsclin_IdleDelay_1',0,1,16
	.byte	'IfxAsclin_IdleDelay_2',0,2,16
	.byte	'IfxAsclin_IdleDelay_3',0,3,16
	.byte	'IfxAsclin_IdleDelay_4',0,4,16
	.byte	'IfxAsclin_IdleDelay_5',0,5,16
	.byte	'IfxAsclin_IdleDelay_6',0,6,16
	.byte	'IfxAsclin_IdleDelay_7',0,7,0,35
	.byte	'IfxAsclin_IdleDelay',0,15,189,1,3
	.word	112950
	.byte	15,15,195,1,9,1,16
	.byte	'IfxAsclin_LeadDelay_0',0,0,16
	.byte	'IfxAsclin_LeadDelay_1',0,1,16
	.byte	'IfxAsclin_LeadDelay_2',0,2,16
	.byte	'IfxAsclin_LeadDelay_3',0,3,16
	.byte	'IfxAsclin_LeadDelay_4',0,4,16
	.byte	'IfxAsclin_LeadDelay_5',0,5,16
	.byte	'IfxAsclin_LeadDelay_6',0,6,16
	.byte	'IfxAsclin_LeadDelay_7',0,7,0,35
	.byte	'IfxAsclin_LeadDelay',0,15,205,1,3
	.word	113178
	.byte	15,15,210,1,9,1,16
	.byte	'IfxAsclin_LinMode_slave',0,0,16
	.byte	'IfxAsclin_LinMode_master',0,1,0,35
	.byte	'IfxAsclin_LinMode',0,15,214,1,3
	.word	113406
	.byte	15,15,219,1,9,1,16
	.byte	'IfxAsclin_LinResponseTimeoutMode_frameTimeout',0,0,16
	.byte	'IfxAsclin_LinResponseTimeoutMode_responseTimeout',0,1,0,35
	.byte	'IfxAsclin_LinResponseTimeoutMode',0,15,223,1,3
	.word	113493
	.byte	15,15,228,1,9,1,16
	.byte	'IfxAsclin_OversamplingFactor_4',0,3,16
	.byte	'IfxAsclin_OversamplingFactor_5',0,4,16
	.byte	'IfxAsclin_OversamplingFactor_6',0,5,16
	.byte	'IfxAsclin_OversamplingFactor_7',0,6,16
	.byte	'IfxAsclin_OversamplingFactor_8',0,7,16
	.byte	'IfxAsclin_OversamplingFactor_9',0,8,16
	.byte	'IfxAsclin_OversamplingFactor_10',0,9,16
	.byte	'IfxAsclin_OversamplingFactor_11',0,10,16
	.byte	'IfxAsclin_OversamplingFactor_12',0,11,16
	.byte	'IfxAsclin_OversamplingFactor_13',0,12,16
	.byte	'IfxAsclin_OversamplingFactor_14',0,13,16
	.byte	'IfxAsclin_OversamplingFactor_15',0,14,16
	.byte	'IfxAsclin_OversamplingFactor_16',0,15,0,35
	.byte	'IfxAsclin_OversamplingFactor',0,15,243,1,3
	.word	113641
	.byte	15,15,248,1,9,1,16
	.byte	'IfxAsclin_ParityType_even',0,0,16
	.byte	'IfxAsclin_ParityType_odd',0,1,0,35
	.byte	'IfxAsclin_ParityType',0,15,252,1,3
	.word	114122
	.byte	15,15,129,2,9,1,16
	.byte	'IfxAsclin_ReceiveBufferMode_rxFifo',0,0,16
	.byte	'IfxAsclin_ReceiveBufferMode_rxBuffer',0,1,0,35
	.byte	'IfxAsclin_ReceiveBufferMode',0,15,133,2,3
	.word	114214
	.byte	15,15,138,2,9,1,16
	.byte	'IfxAsclin_RtsCtsPolarity_activeHigh',0,0,16
	.byte	'IfxAsclin_RtsCtsPolarity_activeLow',0,1,0,35
	.byte	'IfxAsclin_RtsCtsPolarity',0,15,142,2,3
	.word	114334
	.byte	15,15,147,2,9,1,16
	.byte	'IfxAsclin_RxFifoInterruptLevel_1',0,0,16
	.byte	'IfxAsclin_RxFifoInterruptLevel_2',0,1,16
	.byte	'IfxAsclin_RxFifoInterruptLevel_3',0,2,16
	.byte	'IfxAsclin_RxFifoInterruptLevel_4',0,3,16
	.byte	'IfxAsclin_RxFifoInterruptLevel_5',0,4,16
	.byte	'IfxAsclin_RxFifoInterruptLevel_6',0,5,16
	.byte	'IfxAsclin_RxFifoInterruptLevel_7',0,6,16
	.byte	'IfxAsclin_RxFifoInterruptLevel_8',0,7,16
	.byte	'IfxAsclin_RxFifoInterruptLevel_9',0,8,16
	.byte	'IfxAsclin_RxFifoInterruptLevel_10',0,9,16
	.byte	'IfxAsclin_RxFifoInterruptLevel_11',0,10,16
	.byte	'IfxAsclin_RxFifoInterruptLevel_12',0,11,16
	.byte	'IfxAsclin_RxFifoInterruptLevel_13',0,12,16
	.byte	'IfxAsclin_RxFifoInterruptLevel_14',0,13,16
	.byte	'IfxAsclin_RxFifoInterruptLevel_15',0,14,16
	.byte	'IfxAsclin_RxFifoInterruptLevel_16',0,15,0,35
	.byte	'IfxAsclin_RxFifoInterruptLevel',0,15,165,2,3
	.word	114450
	.byte	15,15,170,2,9,1,16
	.byte	'IfxAsclin_RxFifoOutletWidth_0',0,0,16
	.byte	'IfxAsclin_RxFifoOutletWidth_1',0,1,16
	.byte	'IfxAsclin_RxFifoOutletWidth_2',0,2,16
	.byte	'IfxAsclin_RxFifoOutletWidth_3',0,3,0,35
	.byte	'IfxAsclin_RxFifoOutletWidth',0,15,176,2,3
	.word	115064
	.byte	35
	.byte	'IfxAsclin_RxInputSelect',0,15,191,2,3
	.word	29701
	.byte	15,15,196,2,9,1,16
	.byte	'IfxAsclin_SamplePointPosition_1',0,1,16
	.byte	'IfxAsclin_SamplePointPosition_2',0,2,16
	.byte	'IfxAsclin_SamplePointPosition_3',0,3,16
	.byte	'IfxAsclin_SamplePointPosition_4',0,4,16
	.byte	'IfxAsclin_SamplePointPosition_5',0,5,16
	.byte	'IfxAsclin_SamplePointPosition_6',0,6,16
	.byte	'IfxAsclin_SamplePointPosition_7',0,7,16
	.byte	'IfxAsclin_SamplePointPosition_8',0,8,16
	.byte	'IfxAsclin_SamplePointPosition_9',0,9,16
	.byte	'IfxAsclin_SamplePointPosition_10',0,10,16
	.byte	'IfxAsclin_SamplePointPosition_11',0,11,16
	.byte	'IfxAsclin_SamplePointPosition_12',0,12,16
	.byte	'IfxAsclin_SamplePointPosition_13',0,13,16
	.byte	'IfxAsclin_SamplePointPosition_14',0,14,16
	.byte	'IfxAsclin_SamplePointPosition_15',0,15,0,35
	.byte	'IfxAsclin_SamplePointPosition',0,15,213,2,3
	.word	115269
	.byte	15,15,218,2,9,1,16
	.byte	'IfxAsclin_SamplesPerBit_one',0,0,16
	.byte	'IfxAsclin_SamplesPerBit_three',0,1,0,35
	.byte	'IfxAsclin_SamplesPerBit',0,15,222,2,3
	.word	115831
	.byte	15,15,228,2,9,1,16
	.byte	'IfxAsclin_ShiftDirection_lsbFirst',0,0,16
	.byte	'IfxAsclin_ShiftDirection_msbFirst',0,1,0,35
	.byte	'IfxAsclin_ShiftDirection',0,15,232,2,3
	.word	115933
	.byte	15,15,238,2,9,1,16
	.byte	'IfxAsclin_SlavePolarity_idleLow',0,0,16
	.byte	'IfxAsclin_SlavePolarity_idlehigh',0,1,0,35
	.byte	'IfxAsclin_SlavePolarity',0,15,242,2,3
	.word	116046
	.byte	15,15,247,2,9,1,16
	.byte	'IfxAsclin_SleepMode_enable',0,0,16
	.byte	'IfxAsclin_SleepMode_disable',0,1,0,35
	.byte	'IfxAsclin_SleepMode',0,15,251,2,3
	.word	116155
	.byte	15,15,136,3,9,1,16
	.byte	'IfxAsclin_StopBit_0',0,0,16
	.byte	'IfxAsclin_StopBit_1',0,1,16
	.byte	'IfxAsclin_StopBit_2',0,2,16
	.byte	'IfxAsclin_StopBit_3',0,3,16
	.byte	'IfxAsclin_StopBit_4',0,4,16
	.byte	'IfxAsclin_StopBit_5',0,5,16
	.byte	'IfxAsclin_StopBit_6',0,6,16
	.byte	'IfxAsclin_StopBit_7',0,7,0,35
	.byte	'IfxAsclin_StopBit',0,15,146,3,3
	.word	116250
	.byte	15,15,150,3,9,1,16
	.byte	'IfxAsclin_SuspendMode_none',0,0,16
	.byte	'IfxAsclin_SuspendMode_hard',0,1,16
	.byte	'IfxAsclin_SuspendMode_soft',0,2,0,35
	.byte	'IfxAsclin_SuspendMode',0,15,155,3,3
	.word	116460
	.byte	15,15,160,3,9,1,16
	.byte	'IfxAsclin_TxFifoInletWidth_0',0,0,16
	.byte	'IfxAsclin_TxFifoInletWidth_1',0,1,16
	.byte	'IfxAsclin_TxFifoInletWidth_2',0,2,16
	.byte	'IfxAsclin_TxFifoInletWidth_3',0,3,0,35
	.byte	'IfxAsclin_TxFifoInletWidth',0,15,166,3,3
	.word	116585
	.byte	15,15,171,3,9,1,16
	.byte	'IfxAsclin_TxFifoInterruptLevel_0',0,0,16
	.byte	'IfxAsclin_TxFifoInterruptLevel_1',0,1,16
	.byte	'IfxAsclin_TxFifoInterruptLevel_2',0,2,16
	.byte	'IfxAsclin_TxFifoInterruptLevel_3',0,3,16
	.byte	'IfxAsclin_TxFifoInterruptLevel_4',0,4,16
	.byte	'IfxAsclin_TxFifoInterruptLevel_5',0,5,16
	.byte	'IfxAsclin_TxFifoInterruptLevel_6',0,6,16
	.byte	'IfxAsclin_TxFifoInterruptLevel_7',0,7,16
	.byte	'IfxAsclin_TxFifoInterruptLevel_8',0,8,16
	.byte	'IfxAsclin_TxFifoInterruptLevel_9',0,9,16
	.byte	'IfxAsclin_TxFifoInterruptLevel_10',0,10,16
	.byte	'IfxAsclin_TxFifoInterruptLevel_11',0,11,16
	.byte	'IfxAsclin_TxFifoInterruptLevel_12',0,12,16
	.byte	'IfxAsclin_TxFifoInterruptLevel_13',0,13,16
	.byte	'IfxAsclin_TxFifoInterruptLevel_14',0,14,16
	.byte	'IfxAsclin_TxFifoInterruptLevel_15',0,15,0,35
	.byte	'IfxAsclin_TxFifoInterruptLevel',0,15,189,3,3
	.word	116752
	.byte	35
	.byte	'Ifx_Fifo_Shared',0,17,66,3
	.word	30018
	.byte	35
	.byte	'Ifx_Fifo',0,17,83,3
	.word	30109
	.byte	15,18,151,1,9,1,16
	.byte	'IfxStm_Comparator_0',0,0,16
	.byte	'IfxStm_Comparator_1',0,1,0,35
	.byte	'IfxStm_Comparator',0,18,155,1,3
	.word	117406
	.byte	15,18,159,1,9,1,16
	.byte	'IfxStm_ComparatorInterrupt_ir0',0,0,16
	.byte	'IfxStm_ComparatorInterrupt_ir1',0,1,0,35
	.byte	'IfxStm_ComparatorInterrupt',0,18,163,1,3
	.word	117484
	.byte	15,18,167,1,9,1,16
	.byte	'IfxStm_ComparatorOffset_0',0,0,16
	.byte	'IfxStm_ComparatorOffset_1',0,1,16
	.byte	'IfxStm_ComparatorOffset_2',0,2,16
	.byte	'IfxStm_ComparatorOffset_3',0,3,16
	.byte	'IfxStm_ComparatorOffset_4',0,4,16
	.byte	'IfxStm_ComparatorOffset_5',0,5,16
	.byte	'IfxStm_ComparatorOffset_6',0,6,16
	.byte	'IfxStm_ComparatorOffset_7',0,7,16
	.byte	'IfxStm_ComparatorOffset_8',0,8,16
	.byte	'IfxStm_ComparatorOffset_9',0,9,16
	.byte	'IfxStm_ComparatorOffset_10',0,10,16
	.byte	'IfxStm_ComparatorOffset_11',0,11,16
	.byte	'IfxStm_ComparatorOffset_12',0,12,16
	.byte	'IfxStm_ComparatorOffset_13',0,13,16
	.byte	'IfxStm_ComparatorOffset_14',0,14,16
	.byte	'IfxStm_ComparatorOffset_15',0,15,16
	.byte	'IfxStm_ComparatorOffset_16',0,16,16
	.byte	'IfxStm_ComparatorOffset_17',0,17,16
	.byte	'IfxStm_ComparatorOffset_18',0,18,16
	.byte	'IfxStm_ComparatorOffset_19',0,19,16
	.byte	'IfxStm_ComparatorOffset_20',0,20,16
	.byte	'IfxStm_ComparatorOffset_21',0,21,16
	.byte	'IfxStm_ComparatorOffset_22',0,22,16
	.byte	'IfxStm_ComparatorOffset_23',0,23,16
	.byte	'IfxStm_ComparatorOffset_24',0,24,16
	.byte	'IfxStm_ComparatorOffset_25',0,25,16
	.byte	'IfxStm_ComparatorOffset_26',0,26,16
	.byte	'IfxStm_ComparatorOffset_27',0,27,16
	.byte	'IfxStm_ComparatorOffset_28',0,28,16
	.byte	'IfxStm_ComparatorOffset_29',0,29,16
	.byte	'IfxStm_ComparatorOffset_30',0,30,16
	.byte	'IfxStm_ComparatorOffset_31',0,31,0,35
	.byte	'IfxStm_ComparatorOffset',0,18,201,1,3
	.word	117593
	.byte	15,18,205,1,9,1,16
	.byte	'IfxStm_ComparatorSize_1Bit',0,0,16
	.byte	'IfxStm_ComparatorSize_2Bits',0,1,16
	.byte	'IfxStm_ComparatorSize_3Bits',0,2,16
	.byte	'IfxStm_ComparatorSize_4Bits',0,3,16
	.byte	'IfxStm_ComparatorSize_5Bits',0,4,16
	.byte	'IfxStm_ComparatorSize_6Bits',0,5,16
	.byte	'IfxStm_ComparatorSize_7Bits',0,6,16
	.byte	'IfxStm_ComparatorSize_8Bits',0,7,16
	.byte	'IfxStm_ComparatorSize_9Bits',0,8,16
	.byte	'IfxStm_ComparatorSize_10Bits',0,9,16
	.byte	'IfxStm_ComparatorSize_11Bits',0,10,16
	.byte	'IfxStm_ComparatorSize_12Bits',0,11,16
	.byte	'IfxStm_ComparatorSize_13Bits',0,12,16
	.byte	'IfxStm_ComparatorSize_14Bits',0,13,16
	.byte	'IfxStm_ComparatorSize_15Bits',0,14,16
	.byte	'IfxStm_ComparatorSize_16Bits',0,15,16
	.byte	'IfxStm_ComparatorSize_17Bits',0,16,16
	.byte	'IfxStm_ComparatorSize_18Bits',0,17,16
	.byte	'IfxStm_ComparatorSize_19Bits',0,18,16
	.byte	'IfxStm_ComparatorSize_20Bits',0,19,16
	.byte	'IfxStm_ComparatorSize_21Bits',0,20,16
	.byte	'IfxStm_ComparatorSize_22Bits',0,21,16
	.byte	'IfxStm_ComparatorSize_23Bits',0,22,16
	.byte	'IfxStm_ComparatorSize_24Bits',0,23,16
	.byte	'IfxStm_ComparatorSize_25Bits',0,24,16
	.byte	'IfxStm_ComparatorSize_26Bits',0,25,16
	.byte	'IfxStm_ComparatorSize_27Bits',0,26,16
	.byte	'IfxStm_ComparatorSize_28Bits',0,27,16
	.byte	'IfxStm_ComparatorSize_29Bits',0,28,16
	.byte	'IfxStm_ComparatorSize_30Bits',0,29,16
	.byte	'IfxStm_ComparatorSize_31Bits',0,30,16
	.byte	'IfxStm_ComparatorSize_32Bits',0,31,0,35
	.byte	'IfxStm_ComparatorSize',0,18,239,1,3
	.word	118551
	.byte	15,18,244,1,9,1,16
	.byte	'IfxStm_SleepMode_enable',0,0,16
	.byte	'IfxStm_SleepMode_disable',0,1,0,35
	.byte	'IfxStm_SleepMode',0,18,248,1,3
	.word	119571
	.byte	15,18,252,1,9,1,16
	.byte	'IfxStm_SuspendMode_none',0,0,16
	.byte	'IfxStm_SuspendMode_hard',0,1,16
	.byte	'IfxStm_SuspendMode_soft',0,2,0,35
	.byte	'IfxStm_SuspendMode',0,18,129,2,3
	.word	119657
	.byte	35
	.byte	'IfxStdIf_InterfaceDriver',0,39,118,15
	.word	327
	.byte	3
	.word	29993
	.byte	38
	.word	436
	.byte	1,1,23
	.word	327
	.byte	23
	.word	327
	.byte	23
	.word	119803
	.byte	23
	.word	33995
	.byte	0,3
	.word	119808
	.byte	35
	.byte	'IfxStdIf_DPipe_Write',0,40,92,19
	.word	119836
	.byte	35
	.byte	'IfxStdIf_DPipe_Read',0,40,107,19
	.word	119836
	.byte	38
	.word	30006
	.byte	1,1,23
	.word	327
	.byte	0,3
	.word	119898
	.byte	35
	.byte	'IfxStdIf_DPipe_GetReadCount',0,40,115,18
	.word	119911
	.byte	14
	.word	436
	.byte	3
	.word	119952
	.byte	38
	.word	119957
	.byte	1,1,23
	.word	327
	.byte	0,3
	.word	119962
	.byte	35
	.byte	'IfxStdIf_DPipe_GetReadEvent',0,40,123,36
	.word	119975
	.byte	35
	.byte	'IfxStdIf_DPipe_GetWriteCount',0,40,147,1,18
	.word	119911
	.byte	3
	.word	119962
	.byte	35
	.byte	'IfxStdIf_DPipe_GetWriteEvent',0,40,155,1,37
	.word	120054
	.byte	38
	.word	436
	.byte	1,1,23
	.word	327
	.byte	23
	.word	29993
	.byte	23
	.word	33995
	.byte	0,3
	.word	120097
	.byte	35
	.byte	'IfxStdIf_DPipe_CanReadCount',0,40,166,1,19
	.word	120120
	.byte	35
	.byte	'IfxStdIf_DPipe_CanWriteCount',0,40,177,1,19
	.word	120120
	.byte	38
	.word	436
	.byte	1,1,23
	.word	327
	.byte	23
	.word	33995
	.byte	0,3
	.word	120200
	.byte	35
	.byte	'IfxStdIf_DPipe_FlushTx',0,40,186,1,19
	.word	120218
	.byte	39,1,1,23
	.word	327
	.byte	0,3
	.word	120255
	.byte	35
	.byte	'IfxStdIf_DPipe_ClearTx',0,40,200,1,16
	.word	120264
	.byte	35
	.byte	'IfxStdIf_DPipe_ClearRx',0,40,193,1,16
	.word	120264
	.byte	35
	.byte	'IfxStdIf_DPipe_OnReceive',0,40,208,1,16
	.word	120264
	.byte	35
	.byte	'IfxStdIf_DPipe_OnTransmit',0,40,215,1,16
	.word	120264
	.byte	35
	.byte	'IfxStdIf_DPipe_OnError',0,40,222,1,16
	.word	120264
	.byte	38
	.word	2284
	.byte	1,1,23
	.word	327
	.byte	0,3
	.word	120434
	.byte	35
	.byte	'IfxStdIf_DPipe_GetSendCount',0,40,131,1,18
	.word	120447
	.byte	38
	.word	33995
	.byte	1,1,23
	.word	327
	.byte	0,3
	.word	120489
	.byte	35
	.byte	'IfxStdIf_DPipe_GetTxTimeStamp',0,40,139,1,24
	.word	120502
	.byte	35
	.byte	'IfxStdIf_DPipe_ResetSendCount',0,40,229,1,16
	.word	120264
	.byte	10
	.byte	'IfxStdIf_DPipe_',0,40,233,1,8,76,13
	.byte	'driver',0
	.word	119770
	.byte	4,2,35,0,13
	.byte	'txDisabled',0
	.word	436
	.byte	1,2,35,4,13
	.byte	'write',0
	.word	119841
	.byte	4,2,35,8,13
	.byte	'read',0
	.word	119870
	.byte	4,2,35,12,13
	.byte	'getReadCount',0
	.word	119916
	.byte	4,2,35,16,13
	.byte	'getReadEvent',0
	.word	119980
	.byte	4,2,35,20,13
	.byte	'getWriteCount',0
	.word	120016
	.byte	4,2,35,24,13
	.byte	'getWriteEvent',0
	.word	120059
	.byte	4,2,35,28,13
	.byte	'canReadCount',0
	.word	120125
	.byte	4,2,35,32,13
	.byte	'canWriteCount',0
	.word	120162
	.byte	4,2,35,36,13
	.byte	'flushTx',0
	.word	120223
	.byte	4,2,35,40,13
	.byte	'clearTx',0
	.word	120269
	.byte	4,2,35,44,13
	.byte	'clearRx',0
	.word	120301
	.byte	4,2,35,48,13
	.byte	'onReceive',0
	.word	120333
	.byte	4,2,35,52,13
	.byte	'onTransmit',0
	.word	120367
	.byte	4,2,35,56,13
	.byte	'onError',0
	.word	120402
	.byte	4,2,35,60,13
	.byte	'getSendCount',0
	.word	120452
	.byte	4,2,35,64,13
	.byte	'getTxTimeStamp',0
	.word	120507
	.byte	4,2,35,68,13
	.byte	'resetSendCount',0
	.word	120546
	.byte	4,2,35,72,0,35
	.byte	'IfxStdIf_DPipe',0,40,71,32
	.word	120585
	.byte	3
	.word	321
	.byte	3
	.word	119808
	.byte	3
	.word	119808
	.byte	3
	.word	119898
	.byte	3
	.word	119962
	.byte	3
	.word	119898
	.byte	3
	.word	119962
	.byte	3
	.word	120097
	.byte	3
	.word	120097
	.byte	3
	.word	120200
	.byte	3
	.word	120255
	.byte	3
	.word	120255
	.byte	3
	.word	120255
	.byte	3
	.word	120255
	.byte	3
	.word	120255
	.byte	3
	.word	120434
	.byte	3
	.word	120489
	.byte	3
	.word	120255
	.byte	14
	.word	436
	.byte	3
	.word	121098
	.byte	35
	.byte	'IfxStdIf_DPipe_WriteEvent',0,40,73,32
	.word	121103
	.byte	35
	.byte	'IfxStdIf_DPipe_ReadEvent',0,40,74,32
	.word	121103
	.byte	20,41,252,1,9,1,11
	.byte	'parityError',0,1
	.word	436
	.byte	1,7,2,35,0,11
	.byte	'frameError',0,1
	.word	436
	.byte	1,6,2,35,0,11
	.byte	'rxFifoOverflow',0,1
	.word	436
	.byte	1,5,2,35,0,11
	.byte	'rxFifoUnderflow',0,1
	.word	436
	.byte	1,4,2,35,0,11
	.byte	'txFifoOverflow',0,1
	.word	436
	.byte	1,3,2,35,0,0,35
	.byte	'IfxAsclin_Asc_ErrorFlags',0,41,131,2,3
	.word	121175
	.byte	20,41,137,2,9,8,13
	.byte	'baudrate',0
	.word	209
	.byte	4,2,35,0,13
	.byte	'prescaler',0
	.word	987
	.byte	2,2,35,4,13
	.byte	'oversampling',0
	.word	113641
	.byte	1,2,35,6,0,35
	.byte	'IfxAsclin_Asc_BaudRate',0,41,142,2,3
	.word	121340
	.byte	20,41,146,2,9,2,13
	.byte	'medianFilter',0
	.word	115831
	.byte	1,2,35,0,13
	.byte	'samplePointPosition',0
	.word	115269
	.byte	1,2,35,1,0,35
	.byte	'IfxAsclin_Asc_BitTimingControl',0,41,150,2,3
	.word	121438
	.byte	20,41,154,2,9,6,13
	.byte	'inWidth',0
	.word	116585
	.byte	1,2,35,0,13
	.byte	'outWidth',0
	.word	115064
	.byte	1,2,35,1,13
	.byte	'txFifoInterruptLevel',0
	.word	116752
	.byte	1,2,35,2,13
	.byte	'rxFifoInterruptLevel',0
	.word	114450
	.byte	1,2,35,3,13
	.byte	'buffMode',0
	.word	114214
	.byte	1,2,35,4,0,35
	.byte	'IfxAsclin_Asc_FifoControl',0,41,161,2,3
	.word	121536
	.byte	20,41,165,2,9,8,13
	.byte	'idleDelay',0
	.word	112950
	.byte	1,2,35,0,13
	.byte	'stopBit',0
	.word	116250
	.byte	1,2,35,1,13
	.byte	'frameMode',0
	.word	112661
	.byte	1,2,35,2,13
	.byte	'shiftDir',0
	.word	115933
	.byte	1,2,35,3,13
	.byte	'parityType',0
	.word	114122
	.byte	1,2,35,4,13
	.byte	'dataLength',0
	.word	112217
	.byte	1,2,35,5,13
	.byte	'parityBit',0
	.word	436
	.byte	1,2,35,6,0,35
	.byte	'IfxAsclin_Asc_FrameControl',0,41,174,2,3
	.word	121691
	.byte	20,41,178,2,9,8,13
	.byte	'txPriority',0
	.word	987
	.byte	2,2,35,0,13
	.byte	'rxPriority',0
	.word	987
	.byte	2,2,35,2,13
	.byte	'erPriority',0
	.word	987
	.byte	2,2,35,4,13
	.byte	'typeOfService',0
	.word	43497
	.byte	1,2,35,6,0,35
	.byte	'IfxAsclin_Asc_InterruptConfig',0,41,184,2,3
	.word	121866
	.byte	21
	.word	111118
	.byte	3
	.word	121995
	.byte	21
	.word	111199
	.byte	3
	.word	122005
	.byte	21
	.word	111279
	.byte	3
	.word	122015
	.byte	21
	.word	111527
	.byte	3
	.word	122025
	.byte	20,41,188,2,9,32,13
	.byte	'cts',0
	.word	122000
	.byte	4,2,35,0,13
	.byte	'ctsMode',0
	.word	10273
	.byte	1,2,35,4,13
	.byte	'rx',0
	.word	122010
	.byte	4,2,35,8,13
	.byte	'rxMode',0
	.word	10273
	.byte	1,2,35,12,13
	.byte	'rts',0
	.word	122020
	.byte	4,2,35,16,13
	.byte	'rtsMode',0
	.word	10478
	.byte	1,2,35,20,13
	.byte	'tx',0
	.word	122030
	.byte	4,2,35,24,13
	.byte	'txMode',0
	.word	10478
	.byte	1,2,35,28,13
	.byte	'pinDriver',0
	.word	105412
	.byte	1,2,35,29,0,35
	.byte	'IfxAsclin_Asc_Pins',0,41,199,2,3
	.word	122035
	.byte	12,41,205,2,9,1,13
	.byte	'ALL',0
	.word	436
	.byte	1,2,35,0,13
	.byte	'flags',0
	.word	121175
	.byte	1,2,35,0,0,35
	.byte	'IfxAsclin_Asc_ErrorFlagsUnion',0,41,209,2,3
	.word	122205
	.byte	35
	.byte	'UARTN_enum',0,29,50,2
	.word	38755
	.byte	35
	.byte	'UART_PIN_enum',0,29,77,2
	.word	38797
.L308:
	.byte	18,3
	.word	436
	.byte	19,2,0
.L309:
	.byte	14
	.word	436
	.byte	18,94
	.word	436
	.byte	19,93,0
.L310:
	.byte	18,136,44
	.word	122334
	.byte	19,59,0
.L311:
	.byte	18,160,176,1
	.word	40068
	.byte	19,119,0
.L312:
	.byte	18,36
	.word	39861
	.byte	19,8,0
.L313:
	.byte	18,32
	.word	39861
	.byte	19,7,0,0
	.sdecl	'.debug_abbrev',debug
	.sect	'.debug_abbrev'
.L90:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,16,6,0,0,2,21,0,54,15,39,12,0,0,3,15,0,73,19,0,0,4,46,1,3,8,32,13
	.byte	58,15,59,15,57,15,54,15,39,12,0,0,5,5,0,3,8,58,15,59,15,57,15,73,19,0,0,6,11,0,0,0,7,36,0,3,8,11,15,62
	.byte	15,0,0,8,46,1,3,8,32,13,58,15,59,15,57,15,73,19,54,15,39,12,0,0,9,59,0,3,8,0,0,10,19,1,3,8,58,15,59,15
	.byte	57,15,11,15,0,0,11,13,0,3,8,11,15,73,19,13,15,12,15,56,9,0,0,12,23,1,58,15,59,15,57,15,11,15,0,0,13,13
	.byte	0,3,8,73,19,11,15,56,9,0,0,14,53,0,73,19,0,0,15,4,1,58,15,59,15,57,15,11,15,0,0,16,40,0,3,8,28,13,0,0
	.byte	17,11,1,0,0,18,1,1,11,15,73,19,0,0,19,33,0,47,15,0,0,20,19,1,58,15,59,15,57,15,11,15,0,0,21,38,0,73,19
	.byte	0,0,22,46,1,3,8,54,15,39,12,63,12,60,12,0,0,23,5,0,73,19,0,0,24,46,1,3,8,73,19,54,15,39,12,63,12,60,12
	.byte	0,0,25,5,0,3,8,73,19,0,0,26,46,0,3,8,54,15,39,12,63,12,60,12,0,0,27,46,1,49,19,0,0,28,5,0,49,19,0,0,29
	.byte	29,1,49,19,0,0,30,11,0,49,19,0,0,31,46,1,3,8,58,15,59,15,57,15,73,19,54,15,39,12,63,12,60,12,0,0,32,46
	.byte	1,3,8,58,15,59,15,57,15,54,15,39,12,63,12,60,12,0,0,33,5,0,58,15,59,15,57,15,73,19,0,0,34,11,1,49,19,0
	.byte	0,35,22,0,3,8,58,15,59,15,57,15,73,19,0,0,36,21,0,54,15,0,0,37,52,0,3,8,58,15,59,15,57,15,73,19,63,12
	.byte	60,12,0,0,38,21,1,73,19,54,15,39,12,0,0,39,21,1,54,15,39,12,0,0,0
	.sdecl	'.debug_line',debug
	.sect	'.debug_line'
.L91:
	.word	.L398-.L397
.L397:
	.half	3
	.word	.L400-.L399
.L399:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1
	.byte	'D:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Cpu\\Std',0
	.byte	'D:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Src\\Std',0
	.byte	'D:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\Infra\\Sfr\\TC26B\\_Reg',0
	.byte	'D:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Scu\\Std',0
	.byte	'D:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\_Impl',0
	.byte	'D:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Port\\Std',0
	.byte	'D:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Dma\\Std',0
	.byte	'D:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Asclin\\Std',0
	.byte	'D:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\_Lib\\DataHandling',0
	.byte	'D:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Stm\\Std',0
	.byte	'C:\\Program Files\\TASKING\\TriCore v6.3r1\\ctc\\include\\',0
	.byte	'D:\\learngit-master\\Run_Test1\\Libraries\\seekfree_libraries',0
	.byte	'D:\\learngit-master\\Run_Test1\\Libraries\\seekfree_libraries\\common',0
	.byte	'D:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\_PinMap',0
	.byte	'D:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Asclin\\Asc',0,0
	.byte	'IfxCpu_IntrinsicsTasking.h',0,1,0,0
	.byte	'IfxCpu_Intrinsics.h',0,1,0,0
	.byte	'IfxSrc.h',0,2,0,0
	.byte	'IfxSrc_regdef.h',0,3,0,0
	.byte	'IfxScuWdt.h',0,4,0,0
	.byte	'IfxScu_regdef.h',0,3,0,0
	.byte	'IfxCpu.h',0,1,0,0
	.byte	'IfxCpu_cfg.h',0,5,0,0
	.byte	'IfxPort.h',0,6,0,0
	.byte	'IfxPort_regdef.h',0,3,0,0
	.byte	'IfxScuCcu.h',0,4,0,0
	.byte	'IfxDma.h',0,7,0,0
	.byte	'IfxDma_regdef.h',0,3,0,0
	.byte	'IfxDma_cfg.h',0,5,0,0
	.byte	'IfxAsclin.h',0,8,0,0
	.byte	'IfxAsclin_regdef.h',0,3,0,0
	.byte	'Ifx_Fifo.h',0,9,0,0
	.byte	'IfxStm.h',0,10,0,0
	.byte	'IfxStm_regdef.h',0,3,0,0
	.byte	'D:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\Service\\CpuGeneric\\SysSe\\Bsp\\Bsp.h',0,0,0,0
	.byte	'IfxPort_cfg.h',0,5,0,0
	.byte	'IfxScuEru.h',0,4,0,0
	.byte	'math.h',0,11,0,0
	.byte	'zf_stm_systick.h',0,12,0,0
	.byte	'zf_gpio.h',0,12,0,0
	.byte	'common.h',0,13,0,0
	.byte	'zf_eru.h',0,12,0,0
	.byte	'zf_eru_dma.h',0,12,0,0
	.byte	'zf_uart.h',0,12,0,0
	.byte	'IfxCpu_regdef.h',0,3,0,0
	.byte	'..\\Libraries\\seekfree_peripheral\\SEEKFREE_MT9V03X.c',0,0,0,0
	.byte	'Platform_Types.h',0,1,0,0
	.byte	'Ifx_Types.h',0,1,0,0
	.byte	'IfxSrc_cfg.h',0,5,0,0
	.byte	'IfxScu_cfg.h',0,5,0,0
	.byte	'IfxFlash_regdef.h',0,3,0,0
	.byte	'IfxScu_PinMap.h',0,14,0,0
	.byte	'IfxAsclin_PinMap.h',0,14,0,0
	.byte	'D:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\Service\\CpuGeneric\\StdIf\\IfxStdIf.h',0,0,0,0
	.byte	'D:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\Service\\CpuGeneric\\StdIf\\IfxStdIf_DPipe.h',0,0
	.byte	0,0
	.byte	'ifxAsclin_Asc.h',0,15,0,0,0
.L400:
.L398:
	.sdecl	'.debug_info',debug,cluster('mt9v03x_uart_callback')
	.sect	'.debug_info'
.L92:
	.word	206
	.half	3
	.word	.L93
	.byte	4,1
	.byte	'..\\Libraries\\seekfree_peripheral\\SEEKFREE_MT9V03X.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\learngit-master\\Run_Test1\\Debug\\',0,12,1
	.word	.L95,.L94
	.byte	2
	.word	.L88
	.byte	3
	.byte	'mt9v03x_uart_callback',0,1,92,6,1,1,1
	.word	.L63,.L181,.L62
	.byte	4
	.word	.L63,.L181
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('mt9v03x_uart_callback')
	.sect	'.debug_abbrev'
.L93:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,11,0,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('mt9v03x_uart_callback')
	.sect	'.debug_line'
.L94:
	.word	.L402-.L401
.L401:
	.half	3
	.word	.L404-.L403
.L403:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Libraries\\seekfree_peripheral\\SEEKFREE_MT9V03X.c',0,0,0,0,0
.L404:
	.byte	5,59,7,0,5,2
	.word	.L63
	.byte	3,221,0,1,5,3,9
	.half	.L3-.L63
	.byte	3,2,1,5,14,9
	.half	.L405-.L3
	.byte	1,5,15,9
	.half	.L406-.L405
	.byte	3,2,1,5,12,9
	.half	.L407-.L406
	.byte	1,5,36,7,9
	.half	.L408-.L407
	.byte	1,5,43,9
	.half	.L409-.L408
	.byte	1,5,30,9
	.half	.L410-.L409
	.byte	1,5,34,9
	.half	.L411-.L410
	.byte	1,5,49,7,9
	.half	.L412-.L411
	.byte	1,5,63,9
	.half	.L413-.L412
	.byte	1,5,61,9
	.half	.L414-.L413
	.byte	1,5,17,9
	.half	.L4-.L414
	.byte	3,1,1,5,9,9
	.half	.L415-.L4
	.byte	1,5,13,7,9
	.half	.L416-.L415
	.byte	3,2,1,5,27,9
	.half	.L417-.L416
	.byte	1,5,25,9
	.half	.L418-.L417
	.byte	1,5,13,9
	.half	.L419-.L418
	.byte	3,1,1,5,33,9
	.half	.L420-.L419
	.byte	1,5,31,9
	.half	.L421-.L420
	.byte	1,5,19,9
	.half	.L2-.L421
	.byte	3,120,1,5,46,9
	.half	.L422-.L2
	.byte	1,5,38,9
	.half	.L423-.L422
	.byte	1,5,45,9
	.half	.L424-.L423
	.byte	1,5,59,9
	.half	.L425-.L424
	.byte	1,5,1,7,9
	.half	.L426-.L425
	.byte	3,12,1,7,9
	.half	.L96-.L426
	.byte	0,1,1
.L402:
	.sdecl	'.debug_ranges',debug,cluster('mt9v03x_uart_callback')
	.sect	'.debug_ranges'
.L95:
	.word	-1,.L63,0,.L96-.L63,0,0
	.sdecl	'.debug_info',debug,cluster('set_config')
	.sect	'.debug_info'
.L97:
	.word	286
	.half	3
	.word	.L98
	.byte	4,1
	.byte	'..\\Libraries\\seekfree_peripheral\\SEEKFREE_MT9V03X.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\learngit-master\\Run_Test1\\Debug\\',0,12,1
	.word	.L100,.L99
	.byte	2
	.word	.L88
	.byte	3
	.byte	'set_config',0,1,116,6,1,1,1
	.word	.L65,.L182,.L64
	.byte	4
	.byte	'uartn',0,1,116,28
	.word	.L183,.L184
	.byte	4
	.byte	'buff',0,1,116,41
	.word	.L185,.L186
	.byte	5
	.word	.L65,.L182
	.byte	6
	.byte	'temp',0,1,118,9
	.word	.L187,.L188
	.byte	6
	.byte	'i',0,1,118,15
	.word	.L187,.L189
	.byte	6
	.byte	'send_buffer',0,1,119,12
	.word	.L190,.L191
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('set_config')
	.sect	'.debug_abbrev'
.L98:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('set_config')
	.sect	'.debug_line'
.L99:
	.word	.L428-.L427
.L427:
	.half	3
	.word	.L430-.L429
.L429:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Libraries\\seekfree_peripheral\\SEEKFREE_MT9V03X.c',0,0,0,0,0
.L430:
	.byte	5,6,7,0,5,2
	.word	.L65
	.byte	3,243,0,1,5,5,9
	.half	.L316-.L65
	.byte	3,5,1,5,25,9
	.half	.L431-.L316
	.byte	1,5,23,9
	.half	.L432-.L431
	.byte	1,5,10,9
	.half	.L433-.L432
	.byte	3,4,1,5,29,9
	.half	.L317-.L433
	.byte	1,5,26,9
	.half	.L8-.L317
	.byte	3,2,1,5,24,9
	.half	.L434-.L8
	.byte	1,5,37,9
	.half	.L435-.L434
	.byte	3,1,1,5,40,9
	.half	.L436-.L435
	.byte	1,5,24,9
	.half	.L437-.L436
	.byte	1,5,20,9
	.half	.L438-.L437
	.byte	3,1,1,5,23,9
	.half	.L439-.L438
	.byte	1,5,30,9
	.half	.L318-.L439
	.byte	3,1,1,5,24,9
	.half	.L440-.L318
	.byte	1,9
	.half	.L441-.L440
	.byte	3,1,1,5,28,9
	.half	.L442-.L441
	.byte	3,2,1,5,40,9
	.half	.L443-.L442
	.byte	1,5,9,9
	.half	.L320-.L443
	.byte	3,1,1,5,32,9
	.half	.L444-.L320
	.byte	3,119,1,5,29,9
	.half	.L7-.L444
	.byte	1,7,9
	.half	.L445-.L7
	.byte	3,12,1,5,12,9
	.half	.L9-.L445
	.byte	1,5,5,9
	.half	.L446-.L9
	.byte	3,1,1,5,25,9
	.half	.L447-.L446
	.byte	1,5,23,9
	.half	.L448-.L447
	.byte	1,5,55,9
	.half	.L449-.L448
	.byte	3,1,1,5,20,9
	.half	.L11-.L449
	.byte	1,5,27,9
	.half	.L450-.L11
	.byte	1,5,12,9
	.half	.L451-.L450
	.byte	1,5,11,9
	.half	.L452-.L451
	.byte	1,5,44,7,9
	.half	.L453-.L452
	.byte	1,5,51,9
	.half	.L454-.L453
	.byte	1,5,36,9
	.half	.L455-.L454
	.byte	1,5,41,9
	.half	.L456-.L455
	.byte	1,5,1,7,9
	.half	.L457-.L456
	.byte	3,3,1,7,9
	.half	.L101-.L457
	.byte	0,1,1
.L428:
	.sdecl	'.debug_ranges',debug,cluster('set_config')
	.sect	'.debug_ranges'
.L100:
	.word	-1,.L65,0,.L101-.L65,0,0
	.sdecl	'.debug_info',debug,cluster('get_config')
	.sect	'.debug_info'
.L102:
	.word	292
	.half	3
	.word	.L103
	.byte	4,1
	.byte	'..\\Libraries\\seekfree_peripheral\\SEEKFREE_MT9V03X.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\learngit-master\\Run_Test1\\Debug\\',0,12,1
	.word	.L105,.L104
	.byte	2
	.word	.L88
	.byte	3
	.byte	'get_config',0,1,153,1,6,1,1,1
	.word	.L67,.L192,.L66
	.byte	4
	.byte	'uartn',0,1,153,1,28
	.word	.L183,.L193
	.byte	4
	.byte	'buff',0,1,153,1,41
	.word	.L185,.L194
	.byte	5
	.word	.L67,.L192
	.byte	6
	.byte	'temp',0,1,155,1,9
	.word	.L187,.L195
	.byte	6
	.byte	'i',0,1,155,1,15
	.word	.L187,.L196
	.byte	6
	.byte	'send_buffer',0,1,156,1,12
	.word	.L190,.L197
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('get_config')
	.sect	'.debug_abbrev'
.L103:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('get_config')
	.sect	'.debug_line'
.L104:
	.word	.L459-.L458
.L458:
	.half	3
	.word	.L461-.L460
.L460:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Libraries\\seekfree_peripheral\\SEEKFREE_MT9V03X.c',0,0,0,0,0
.L461:
	.byte	5,6,7,0,5,2
	.word	.L67
	.byte	3,152,1,1,5,10,9
	.half	.L323-.L67
	.byte	3,5,1,5,31,9
	.half	.L324-.L323
	.byte	1,5,26,9
	.half	.L15-.L324
	.byte	3,2,1,5,24,9
	.half	.L462-.L15
	.byte	1,5,26,9
	.half	.L463-.L462
	.byte	3,1,1,5,24,9
	.half	.L464-.L463
	.byte	1,5,20,9
	.half	.L465-.L464
	.byte	3,1,1,5,23,9
	.half	.L466-.L465
	.byte	1,5,30,9
	.half	.L325-.L466
	.byte	3,1,1,5,24,9
	.half	.L467-.L325
	.byte	1,9
	.half	.L468-.L467
	.byte	3,1,1,5,28,9
	.half	.L469-.L468
	.byte	3,2,1,5,40,9
	.half	.L470-.L469
	.byte	1,5,33,9
	.half	.L327-.L470
	.byte	3,3,1,5,16,9
	.half	.L16-.L327
	.byte	1,5,9,9
	.half	.L471-.L16
	.byte	3,1,1,5,29,9
	.half	.L472-.L471
	.byte	1,5,27,9
	.half	.L473-.L472
	.byte	1,5,13,9
	.half	.L474-.L473
	.byte	3,2,1,5,22,9
	.half	.L475-.L474
	.byte	1,5,29,9
	.half	.L476-.L475
	.byte	1,5,32,9
	.half	.L477-.L476
	.byte	1,5,38,9
	.half	.L478-.L477
	.byte	1,5,45,9
	.half	.L479-.L478
	.byte	1,5,36,9
	.half	.L480-.L479
	.byte	1,5,20,9
	.half	.L481-.L480
	.byte	1,5,34,9
	.half	.L482-.L481
	.byte	3,114,1,5,29,9
	.half	.L14-.L482
	.byte	1,5,31,9
	.half	.L483-.L14
	.byte	1,5,1,7,9
	.half	.L484-.L483
	.byte	3,16,1,7,9
	.half	.L106-.L484
	.byte	0,1,1
.L459:
	.sdecl	'.debug_ranges',debug,cluster('get_config')
	.sect	'.debug_ranges'
.L105:
	.word	-1,.L67,0,.L106-.L67,0,0
	.sdecl	'.debug_info',debug,cluster('get_version')
	.sect	'.debug_info'
.L107:
	.word	264
	.half	3
	.word	.L108
	.byte	4,1
	.byte	'..\\Libraries\\seekfree_peripheral\\SEEKFREE_MT9V03X.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\learngit-master\\Run_Test1\\Debug\\',0,12,1
	.word	.L110,.L109
	.byte	2
	.word	.L88
	.byte	3
	.byte	'get_version',0,1,183,1,8
	.word	.L187
	.byte	1,1,1
	.word	.L69,.L198,.L68
	.byte	4
	.byte	'uartn',0,1,183,1,31
	.word	.L183,.L199
	.byte	5
	.word	.L69,.L198
	.byte	6
	.byte	'temp',0,1,185,1,12
	.word	.L187,.L200
	.byte	6
	.byte	'send_buffer',0,1,186,1,12
	.word	.L190,.L201
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('get_version')
	.sect	'.debug_abbrev'
.L108:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6
	.byte	52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('get_version')
	.sect	'.debug_line'
.L109:
	.word	.L486-.L485
.L485:
	.half	3
	.word	.L488-.L487
.L487:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Libraries\\seekfree_peripheral\\SEEKFREE_MT9V03X.c',0,0,0,0,0
.L488:
	.byte	5,8,7,0,5,2
	.word	.L69
	.byte	3,182,1,1,5,22,9
	.half	.L328-.L69
	.byte	3,4,1,5,20,9
	.half	.L489-.L328
	.byte	1,5,22,9
	.half	.L490-.L489
	.byte	3,1,1,5,20,9
	.half	.L491-.L490
	.byte	1,5,10,9
	.half	.L492-.L491
	.byte	3,1,1,5,26,9
	.half	.L330-.L492
	.byte	3,1,1,5,20,9
	.half	.L493-.L330
	.byte	1,9
	.half	.L494-.L493
	.byte	3,1,1,5,24,9
	.half	.L495-.L494
	.byte	3,2,1,5,36,9
	.half	.L496-.L495
	.byte	1,5,29,9
	.half	.L329-.L496
	.byte	3,3,1,5,12,9
	.half	.L18-.L329
	.byte	1,5,5,9
	.half	.L497-.L18
	.byte	3,1,1,5,25,9
	.half	.L498-.L497
	.byte	1,5,23,9
	.half	.L499-.L498
	.byte	1,5,22,9
	.half	.L500-.L499
	.byte	3,2,1,5,29,9
	.half	.L501-.L500
	.byte	1,5,32,9
	.half	.L502-.L501
	.byte	1,5,39,9
	.half	.L503-.L502
	.byte	1,5,46,9
	.half	.L504-.L503
	.byte	1,5,37,9
	.half	.L505-.L504
	.byte	1,5,5,9
	.half	.L506-.L505
	.byte	1,5,1,9
	.half	.L20-.L506
	.byte	3,1,1,7,9
	.half	.L111-.L20
	.byte	0,1,1
.L486:
	.sdecl	'.debug_ranges',debug,cluster('get_version')
	.sect	'.debug_ranges'
.L110:
	.word	-1,.L69,0,.L111-.L69,0,0
	.sdecl	'.debug_info',debug,cluster('set_exposure_time')
	.sect	'.debug_info'
.L112:
	.word	289
	.half	3
	.word	.L113
	.byte	4,1
	.byte	'..\\Libraries\\seekfree_peripheral\\SEEKFREE_MT9V03X.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\learngit-master\\Run_Test1\\Debug\\',0,12,1
	.word	.L115,.L114
	.byte	2
	.word	.L88
	.byte	3
	.byte	'set_exposure_time',0,1,210,1,8
	.word	.L187
	.byte	1,1,1
	.word	.L71,.L202,.L70
	.byte	4
	.byte	'uartn',0,1,210,1,37
	.word	.L183,.L203
	.byte	4
	.byte	'light',0,1,210,1,51
	.word	.L187,.L204
	.byte	5
	.word	.L71,.L202
	.byte	6
	.byte	'temp',0,1,212,1,9
	.word	.L187,.L205
	.byte	6
	.byte	'send_buffer',0,1,213,1,12
	.word	.L190,.L206
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('set_exposure_time')
	.sect	'.debug_abbrev'
.L113:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6
	.byte	52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('set_exposure_time')
	.sect	'.debug_line'
.L114:
	.word	.L508-.L507
.L507:
	.half	3
	.word	.L510-.L509
.L509:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Libraries\\seekfree_peripheral\\SEEKFREE_MT9V03X.c',0,0,0,0,0
.L510:
	.byte	5,8,7,0,5,2
	.word	.L71
	.byte	3,209,1,1,5,22,9
	.half	.L331-.L71
	.byte	3,5,1,5,20,9
	.half	.L511-.L331
	.byte	1,5,22,9
	.half	.L512-.L511
	.byte	3,1,1,5,20,9
	.half	.L513-.L512
	.byte	1,5,26,9
	.half	.L514-.L513
	.byte	3,2,1,5,20,9
	.half	.L515-.L514
	.byte	1,9
	.half	.L516-.L515
	.byte	3,1,1,5,24,9
	.half	.L517-.L516
	.byte	3,2,1,5,36,9
	.half	.L518-.L517
	.byte	1,5,29,9
	.half	.L333-.L518
	.byte	3,3,1,5,12,9
	.half	.L21-.L333
	.byte	1,5,5,9
	.half	.L519-.L21
	.byte	3,1,1,5,25,9
	.half	.L520-.L519
	.byte	1,5,23,9
	.half	.L521-.L520
	.byte	1,5,12,9
	.half	.L522-.L521
	.byte	3,2,1,5,19,9
	.half	.L523-.L522
	.byte	1,5,22,9
	.half	.L524-.L523
	.byte	1,5,28,9
	.half	.L525-.L524
	.byte	1,5,35,9
	.half	.L526-.L525
	.byte	1,5,26,9
	.half	.L334-.L526
	.byte	1,5,5,9
	.half	.L527-.L334
	.byte	3,1,1,5,1,9
	.half	.L23-.L527
	.byte	3,2,1,7,9
	.half	.L116-.L23
	.byte	0,1,1
.L508:
	.sdecl	'.debug_ranges',debug,cluster('set_exposure_time')
	.sect	'.debug_ranges'
.L115:
	.word	-1,.L71,0,.L116-.L71,0,0
	.sdecl	'.debug_info',debug,cluster('mt9v03x_init')
	.sect	'.debug_info'
.L117:
	.word	625
	.half	3
	.word	.L118
	.byte	4,1
	.byte	'..\\Libraries\\seekfree_peripheral\\SEEKFREE_MT9V03X.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\learngit-master\\Run_Test1\\Debug\\',0,12,1
	.word	.L120,.L119
	.byte	2
	.word	.L88
	.byte	3
	.byte	'mt9v03x_init',0,1,152,2,6,1,1,1
	.word	.L75,.L207,.L74
	.byte	4
	.word	.L75,.L207
	.byte	5
	.byte	'i',0,1,154,2,8
	.word	.L208,.L209
	.byte	4
	.word	.L210,.L207
	.byte	5
	.byte	'interrupt_state',0,1,157,2,13
	.word	.L208,.L211
	.byte	6
	.word	.L212,.L210,.L29
	.byte	7
	.word	.L213,.L210,.L29
	.byte	6
	.word	.L214,.L210,.L28
	.byte	7
	.word	.L215,.L210,.L28
	.byte	5
	.byte	'enabled',0,2,149,5,13
	.word	.L208,.L216
	.byte	6
	.word	.L217,.L210,.L27
	.byte	7
	.word	.L218,.L210,.L27
	.byte	5
	.byte	'reg',0,2,141,5,17
	.word	.L219,.L220
	.byte	0,0,0,0,0,0,6
	.word	.L221,.L222,.L223
	.byte	7
	.word	.L224,.L222,.L223
	.byte	6
	.word	.L225,.L222,.L223
	.byte	8
	.word	.L226,.L222,.L223
	.byte	0,0,0,6
	.word	.L212,.L227,.L32
	.byte	7
	.word	.L213,.L227,.L32
	.byte	6
	.word	.L214,.L227,.L31
	.byte	7
	.word	.L215,.L227,.L31
	.byte	5
	.byte	'enabled',0,2,149,5,13
	.word	.L208,.L228
	.byte	6
	.word	.L217,.L227,.L30
	.byte	7
	.word	.L218,.L227,.L30
	.byte	5
	.byte	'reg',0,2,141,5,17
	.word	.L219,.L229
	.byte	0,0,0,0,0,0,6
	.word	.L230,.L231,.L35
	.byte	9
	.word	.L232,.L233
	.byte	7
	.word	.L234,.L231,.L35
	.byte	6
	.word	.L235,.L231,.L35
	.byte	9
	.word	.L236,.L237
	.byte	8
	.word	.L238,.L231,.L35
	.byte	0,0,0,0,0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('mt9v03x_init')
	.sect	'.debug_abbrev'
.L118:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,11,1,17,1,18,1,0,0,5,52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,6,29,1
	.byte	49,16,17,1,18,1,0,0,7,11,1,49,16,17,1,18,1,0,0,8,11,0,49,16,17,1,18,1,0,0,9,5,0,49,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('mt9v03x_init')
	.sect	'.debug_line'
.L119:
	.word	.L529-.L528
.L528:
	.half	3
	.word	.L531-.L530
.L530:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1
	.byte	'D:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Cpu\\Std',0,0
	.byte	'..\\Libraries\\seekfree_peripheral\\SEEKFREE_MT9V03X.c',0,0,0,0
	.byte	'IfxCpu.h',0,1,0,0
	.byte	'D:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\Service\\CpuGeneric\\SysSe\\Bsp\\Bsp.h',0,0,0,0,0
.L531:
	.byte	5,5,7,0,5,2
	.word	.L75
	.byte	3,154,2,1,5,19,9
	.half	.L532-.L75
	.byte	1,5,17,9
	.half	.L533-.L532
	.byte	1,4,2,5,19,9
	.half	.L210-.L533
	.byte	3,243,2,1,5,17,9
	.half	.L347-.L210
	.byte	3,1,1,5,21,9
	.half	.L348-.L347
	.byte	1,5,5,9
	.half	.L349-.L348
	.byte	1,5,14,9
	.half	.L27-.L349
	.byte	3,8,1,5,10,9
	.half	.L534-.L27
	.byte	3,1,1,5,5,9
	.half	.L535-.L534
	.byte	3,1,1,4,3,9
	.half	.L28-.L535
	.byte	3,213,123,1,4,1,5,16,9
	.half	.L29-.L28
	.byte	3,177,1,1,5,34,9
	.half	.L536-.L29
	.byte	1,5,40,9
	.half	.L537-.L536
	.byte	1,5,61,9
	.half	.L538-.L537
	.byte	1,4,2,5,13,9
	.half	.L222-.L538
	.byte	3,128,3,1,4,1,5,16,9
	.half	.L223-.L222
	.byte	3,133,125,1,5,34,9
	.half	.L539-.L223
	.byte	1,5,5,9
	.half	.L540-.L539
	.byte	3,2,1,5,25,9
	.half	.L541-.L540
	.byte	1,5,23,9
	.half	.L542-.L541
	.byte	1,5,16,9
	.half	.L543-.L542
	.byte	3,1,1,5,34,9
	.half	.L544-.L543
	.byte	1,5,16,9
	.half	.L545-.L544
	.byte	3,3,1,5,34,9
	.half	.L546-.L545
	.byte	1,4,2,5,19,9
	.half	.L227-.L546
	.byte	3,228,2,1,5,5,9
	.half	.L350-.L227
	.byte	3,1,1,5,14,9
	.half	.L30-.L350
	.byte	3,8,1,5,10,9
	.half	.L547-.L30
	.byte	3,1,1,5,5,9
	.half	.L548-.L547
	.byte	3,1,1,4,3,9
	.half	.L31-.L548
	.byte	3,213,123,1,4,1,5,7,9
	.half	.L32-.L31
	.byte	3,194,1,1,5,14,9
	.half	.L351-.L32
	.byte	1,5,45,9
	.half	.L34-.L351
	.byte	3,2,1,5,50,9
	.half	.L549-.L34
	.byte	1,5,53,9
	.half	.L550-.L549
	.byte	1,5,17,9
	.half	.L353-.L550
	.byte	3,126,1,5,14,9
	.half	.L33-.L353
	.byte	1,5,50,7,9
	.half	.L551-.L33
	.byte	3,5,1,5,5,9
	.half	.L552-.L551
	.byte	1,5,34,9
	.half	.L553-.L552
	.byte	1,5,86,9
	.half	.L554-.L553
	.byte	1,5,104,9
	.half	.L555-.L554
	.byte	1,5,122,9
	.half	.L556-.L555
	.byte	1,5,139,1,9
	.half	.L557-.L556
	.byte	1,5,19,9
	.half	.L558-.L557
	.byte	1,5,14,9
	.half	.L559-.L558
	.byte	3,2,1,5,33,9
	.half	.L560-.L559
	.byte	1,4,2,5,5,9
	.half	.L231-.L560
	.byte	3,243,4,1,5,17,7,9
	.half	.L561-.L231
	.byte	3,2,1,4,1,5,1,9
	.half	.L35-.L561
	.byte	3,141,123,1,7,9
	.half	.L121-.L35
	.byte	0,1,1
.L529:
	.sdecl	'.debug_ranges',debug,cluster('mt9v03x_init')
	.sect	'.debug_ranges'
.L120:
	.word	-1,.L75,0,.L121-.L75,0,0
	.sdecl	'.debug_info',debug,cluster('mt9v03x_vsync')
	.sect	'.debug_info'
.L122:
	.word	199
	.half	3
	.word	.L123
	.byte	4,1
	.byte	'..\\Libraries\\seekfree_peripheral\\SEEKFREE_MT9V03X.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\learngit-master\\Run_Test1\\Debug\\',0,12,1
	.word	.L125,.L124
	.byte	2
	.word	.L88
	.byte	3
	.byte	'mt9v03x_vsync',0,1,196,2,6,1,1,1
	.word	.L77,.L239,.L76
	.byte	4
	.word	.L77,.L239
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('mt9v03x_vsync')
	.sect	'.debug_abbrev'
.L123:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,11,0,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('mt9v03x_vsync')
	.sect	'.debug_line'
.L124:
	.word	.L563-.L562
.L562:
	.half	3
	.word	.L565-.L564
.L564:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Libraries\\seekfree_peripheral\\SEEKFREE_MT9V03X.c',0,0,0,0,0
.L565:
	.byte	5,2,7,0,5,2
	.word	.L77
	.byte	3,197,2,1,5,6,9
	.half	.L566-.L77
	.byte	3,2,1,5,13,9
	.half	.L567-.L566
	.byte	3,2,1,5,1,9
	.half	.L36-.L567
	.byte	3,3,1,7,9
	.half	.L126-.L36
	.byte	0,1,1
.L563:
	.sdecl	'.debug_ranges',debug,cluster('mt9v03x_vsync')
	.sect	'.debug_ranges'
.L125:
	.word	-1,.L77,0,.L126-.L77,0,0
	.sdecl	'.debug_info',debug,cluster('mt9v03x_dma')
	.sect	'.debug_info'
.L127:
	.word	243
	.half	3
	.word	.L128
	.byte	4,1
	.byte	'..\\Libraries\\seekfree_peripheral\\SEEKFREE_MT9V03X.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\learngit-master\\Run_Test1\\Debug\\',0,12,1
	.word	.L130,.L129
	.byte	2
	.word	.L88
	.byte	3
	.byte	'mt9v03x_dma',0,1,215,2,6,1,1,1
	.word	.L79,.L240,.L78
	.byte	4
	.word	.L79,.L240
	.byte	5
	.word	.L241,.L242,.L243
	.byte	6
	.word	.L244,.L245
	.byte	6
	.word	.L246,.L247
	.byte	7
	.word	.L248,.L242,.L243
	.byte	0,0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('mt9v03x_dma')
	.sect	'.debug_abbrev'
.L128:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,11,1,17,1,18,1,0,0,5,29,1,49,16,17,1,18,1,0,0,6,5,0,49,16,2,6,0,0,7,11
	.byte	0,49,16,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('mt9v03x_dma')
	.sect	'.debug_line'
.L129:
	.word	.L569-.L568
.L568:
	.half	3
	.word	.L571-.L570
.L570:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1
	.byte	'D:\\learngit-master\\Run_Test1\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Dma\\Std',0,0
	.byte	'..\\Libraries\\seekfree_peripheral\\SEEKFREE_MT9V03X.c',0,0,0,0
	.byte	'IfxDma.h',0,1,0,0,0
.L571:
	.byte	5,2,7,0,5,2
	.word	.L79
	.byte	3,216,2,1,4,2,5,12,9
	.half	.L242-.L79
	.byte	3,154,7,1,5,31,9
	.half	.L572-.L242
	.byte	1,5,37,9
	.half	.L573-.L572
	.byte	1,4,1,5,2,9
	.half	.L243-.L573
	.byte	3,231,120,1,5,21,9
	.half	.L574-.L243
	.byte	1,5,5,9
	.half	.L575-.L574
	.byte	3,2,1,5,28,9
	.half	.L576-.L575
	.byte	1,5,2,9
	.half	.L577-.L576
	.byte	1,5,3,7,9
	.half	.L578-.L577
	.byte	3,3,1,5,25,9
	.half	.L579-.L578
	.byte	1,5,23,9
	.half	.L580-.L579
	.byte	1,5,3,9
	.half	.L581-.L580
	.byte	3,1,1,5,25,9
	.half	.L582-.L581
	.byte	1,5,23,9
	.half	.L583-.L582
	.byte	1,5,12,9
	.half	.L584-.L583
	.byte	3,1,1,5,1,9
	.half	.L37-.L584
	.byte	3,3,1,7,9
	.half	.L131-.L37
	.byte	0,1,1
.L569:
	.sdecl	'.debug_ranges',debug,cluster('mt9v03x_dma')
	.sect	'.debug_ranges'
.L130:
	.word	-1,.L79,0,.L131-.L79,0,0
	.sdecl	'.debug_info',debug,cluster('seekfree_sendimg_03x')
	.sect	'.debug_info'
.L132:
	.word	283
	.half	3
	.word	.L133
	.byte	4,1
	.byte	'..\\Libraries\\seekfree_peripheral\\SEEKFREE_MT9V03X.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\learngit-master\\Run_Test1\\Debug\\',0,12,1
	.word	.L135,.L134
	.byte	2
	.word	.L88
	.byte	3
	.byte	'seekfree_sendimg_03x',0,1,242,2,6,1,1,1
	.word	.L81,.L249,.L80
	.byte	4
	.byte	'uartn',0,1,242,2,38
	.word	.L183,.L250
	.byte	4
	.byte	'image',0,1,242,2,52
	.word	.L251,.L252
	.byte	4
	.byte	'width',0,1,242,2,66
	.word	.L187,.L253
	.byte	4
	.byte	'height',0,1,242,2,80
	.word	.L187,.L254
	.byte	5
	.word	.L81,.L249
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('seekfree_sendimg_03x')
	.sect	'.debug_abbrev'
.L133:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,0,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('seekfree_sendimg_03x')
	.sect	'.debug_line'
.L134:
	.word	.L586-.L585
.L585:
	.half	3
	.word	.L588-.L587
.L587:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Libraries\\seekfree_peripheral\\SEEKFREE_MT9V03X.c',0,0,0,0,0
.L588:
	.byte	5,6,7,0,5,2
	.word	.L81
	.byte	3,241,2,1,5,21,9
	.half	.L589-.L81
	.byte	3,2,1,5,46,9
	.half	.L354-.L589
	.byte	1,5,71,9
	.half	.L359-.L354
	.byte	1,5,96,9
	.half	.L361-.L359
	.byte	1,5,37,9
	.half	.L363-.L361
	.byte	3,1,1,5,1,9
	.half	.L366-.L363
	.byte	3,1,1,7,9
	.half	.L136-.L366
	.byte	0,1,1
.L586:
	.sdecl	'.debug_ranges',debug,cluster('seekfree_sendimg_03x')
	.sect	'.debug_ranges'
.L135:
	.word	-1,.L81,0,.L136-.L81,0,0
	.sdecl	'.debug_info',debug,cluster('adapt_otsuThreshold')
	.sect	'.debug_info'
.L137:
	.word	644
	.half	3
	.word	.L138
	.byte	4,1
	.byte	'..\\Libraries\\seekfree_peripheral\\SEEKFREE_MT9V03X.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\learngit-master\\Run_Test1\\Debug\\',0,12,1
	.word	.L140,.L139
	.byte	2
	.word	.L88
	.byte	3
	.byte	'adapt_otsuThreshold',0,1,129,3,15
	.word	.L208
	.byte	1,1,1
	.word	.L83,.L255,.L82
	.byte	4
	.byte	'image',0,1,129,3,42
	.word	.L251,.L256
	.byte	4
	.byte	'col',0,1,129,3,56
	.word	.L187,.L257
	.byte	4
	.byte	'row',0,1,129,3,68
	.word	.L187,.L258
	.byte	4
	.byte	'threshold',0,1,129,3,88
	.word	.L259,.L260
	.byte	5
	.word	.L83,.L255
	.byte	6
	.byte	'width',0,1,132,3,15
	.word	.L187,.L261
	.byte	6
	.byte	'height',0,1,133,3,15
	.word	.L187,.L262
	.byte	6
	.byte	'pixelCount',0,1,134,3,12
	.word	.L263,.L264
	.byte	6
	.byte	'pixelPro',0,1,135,3,14
	.word	.L265,.L266
	.byte	6
	.byte	'i',0,1,136,3,12
	.word	.L267,.L268
	.byte	6
	.byte	'j',0,1,136,3,15
	.word	.L267,.L269
	.byte	6
	.byte	'pixelSum',0,1,136,3,18
	.word	.L267,.L270
	.byte	6
	.byte	'data',0,1,138,3,15
	.word	.L251,.L271
	.byte	5
	.word	.L272,.L255
	.byte	6
	.byte	'gray_sum',0,1,145,3,15
	.word	.L273,.L274
	.byte	5
	.word	.L275,.L255
	.byte	6
	.byte	'w0',0,1,165,3,14
	.word	.L276,.L277
	.byte	6
	.byte	'w1',0,1,165,3,18
	.word	.L276,.L278
	.byte	6
	.byte	'u0tmp',0,1,165,3,22
	.word	.L276,.L279
	.byte	6
	.byte	'u1tmp',0,1,165,3,29
	.word	.L276,.L280
	.byte	6
	.byte	'u0',0,1,165,3,36
	.word	.L276,.L281
	.byte	6
	.byte	'u1',0,1,165,3,40
	.word	.L276,.L282
	.byte	6
	.byte	'u',0,1,165,3,44
	.word	.L276,.L283
	.byte	6
	.byte	'deltaTmp',0,1,165,3,47
	.word	.L276,.L284
	.byte	6
	.byte	'deltaMax',0,1,165,3,57
	.word	.L276,.L285
	.byte	0,0,0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('adapt_otsuThreshold')
	.sect	'.debug_abbrev'
.L138:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6
	.byte	52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('adapt_otsuThreshold')
	.sect	'.debug_line'
.L139:
	.word	.L591-.L590
.L590:
	.half	3
	.word	.L593-.L592
.L592:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Libraries\\seekfree_peripheral\\SEEKFREE_MT9V03X.c',0,0,0,0,0
.L593:
	.byte	5,15,7,0,5,2
	.word	.L83
	.byte	3,128,3,1,5,35,9
	.half	.L369-.L83
	.byte	3,7,1,5,43,9
	.half	.L594-.L369
	.byte	1,5,15,9
	.half	.L372-.L594
	.byte	3,3,1,5,33,9
	.half	.L371-.L372
	.byte	1,5,18,9
	.half	.L39-.L371
	.byte	3,2,1,5,24,9
	.half	.L595-.L39
	.byte	1,5,22,9
	.half	.L596-.L595
	.byte	1,5,16,9
	.half	.L597-.L596
	.byte	3,1,1,5,22,9
	.half	.L598-.L597
	.byte	1,5,20,9
	.half	.L599-.L598
	.byte	1,5,36,9
	.half	.L600-.L599
	.byte	3,125,1,5,24,9
	.half	.L38-.L600
	.byte	1,5,33,9
	.half	.L601-.L38
	.byte	1,5,23,7,9
	.half	.L272-.L601
	.byte	3,6,1,5,15,9
	.half	.L373-.L272
	.byte	3,2,1,5,30,9
	.half	.L602-.L373
	.byte	1,5,15,9
	.half	.L41-.L602
	.byte	3,2,1,5,29,9
	.half	.L374-.L41
	.byte	1,5,39,9
	.half	.L43-.L374
	.byte	3,2,1,5,28,9
	.half	.L603-.L43
	.byte	1,5,18,9
	.half	.L604-.L603
	.byte	1,5,39,9
	.half	.L605-.L604
	.byte	1,5,28,9
	.half	.L606-.L605
	.byte	1,5,18,9
	.half	.L607-.L606
	.byte	1,5,44,9
	.half	.L608-.L607
	.byte	1,5,38,9
	.half	.L609-.L608
	.byte	3,1,1,5,27,9
	.half	.L610-.L609
	.byte	1,5,16,9
	.half	.L611-.L610
	.byte	1,5,32,9
	.half	.L612-.L611
	.byte	3,125,1,5,29,9
	.half	.L42-.L612
	.byte	1,5,33,7,9
	.half	.L613-.L42
	.byte	3,126,1,5,30,9
	.half	.L40-.L613
	.byte	1,5,15,7,9
	.half	.L614-.L40
	.byte	3,11,1,5,33,9
	.half	.L615-.L614
	.byte	1,5,16,9
	.half	.L45-.L615
	.byte	3,2,1,5,39,9
	.half	.L616-.L45
	.byte	1,5,22,9
	.half	.L617-.L616
	.byte	1,5,45,9
	.half	.L618-.L617
	.byte	1,5,43,9
	.half	.L376-.L618
	.byte	1,5,20,9
	.half	.L619-.L376
	.byte	1,5,36,9
	.half	.L620-.L619
	.byte	3,126,1,5,24,9
	.half	.L44-.L620
	.byte	1,5,33,9
	.half	.L621-.L44
	.byte	1,5,66,7,9
	.half	.L275-.L621
	.byte	3,7,1,5,46,9
	.half	.L377-.L275
	.byte	3,4,1,5,11,9
	.half	.L378-.L377
	.byte	1,5,15,9
	.half	.L379-.L378
	.byte	3,1,1,5,33,9
	.half	.L380-.L379
	.byte	1,5,22,9
	.half	.L47-.L380
	.byte	3,3,1,5,11,9
	.half	.L622-.L47
	.byte	1,5,17,9
	.half	.L623-.L622
	.byte	3,1,1,5,29,9
	.half	.L624-.L623
	.byte	1,5,14,9
	.half	.L381-.L624
	.byte	1,5,11,9
	.half	.L625-.L381
	.byte	3,2,1,5,12,9
	.half	.L626-.L625
	.byte	1,5,22,9
	.half	.L383-.L626
	.byte	3,1,1,5,31,9
	.half	.L386-.L383
	.byte	1,5,19,9
	.half	.L387-.L386
	.byte	3,2,1,9
	.half	.L388-.L387
	.byte	3,1,1,5,18,9
	.half	.L389-.L388
	.byte	3,1,1,5,56,9
	.half	.L382-.L389
	.byte	3,1,1,5,62,9
	.half	.L627-.L382
	.byte	1,5,46,9
	.half	.L390-.L627
	.byte	1,5,32,9
	.half	.L384-.L390
	.byte	1,5,38,9
	.half	.L628-.L384
	.byte	1,5,41,9
	.half	.L629-.L628
	.byte	1,5,21,9
	.half	.L392-.L629
	.byte	3,1,1,5,8,9
	.half	.L630-.L392
	.byte	1,5,17,7,9
	.half	.L631-.L630
	.byte	3,2,1,5,19,9
	.half	.L632-.L631
	.byte	3,1,1,5,21,9
	.half	.L48-.L632
	.byte	3,2,1,5,8,9
	.half	.L633-.L48
	.byte	1,5,9,7,9
	.half	.L634-.L633
	.byte	3,2,1,5,18,9
	.half	.L635-.L634
	.byte	1,5,8,9
	.half	.L636-.L635
	.byte	3,1,1,5,36,9
	.half	.L49-.L636
	.byte	3,107,1,5,24,9
	.half	.L46-.L49
	.byte	1,5,33,9
	.half	.L637-.L46
	.byte	1,5,15,7,9
	.half	.L50-.L637
	.byte	3,24,1,5,8,9
	.half	.L638-.L50
	.byte	1,5,1,9
	.half	.L51-.L638
	.byte	3,1,1,7,9
	.half	.L141-.L51
	.byte	0,1,1
.L591:
	.sdecl	'.debug_ranges',debug,cluster('adapt_otsuThreshold')
	.sect	'.debug_ranges'
.L140:
	.word	-1,.L83,0,.L141-.L83,0,0
	.sdecl	'.debug_info',debug,cluster('halve_image')
	.sect	'.debug_info'
.L142:
	.word	299
	.half	3
	.word	.L143
	.byte	4,1
	.byte	'..\\Libraries\\seekfree_peripheral\\SEEKFREE_MT9V03X.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\learngit-master\\Run_Test1\\Debug\\',0,12,1
	.word	.L145,.L144
	.byte	2
	.word	.L88
	.byte	3
	.byte	'halve_image',0,1,206,3,6,1,1,1
	.word	.L85,.L286,.L84
	.byte	4
	.byte	'p_in',0,1,206,3,33
	.word	.L259,.L287
	.byte	4
	.byte	'p_out',0,1,206,3,54
	.word	.L259,.L288
	.byte	4
	.byte	'row',0,1,206,3,74
	.word	.L208,.L289
	.byte	4
	.byte	'col',0,1,206,3,92
	.word	.L208,.L290
	.byte	5
	.word	.L85,.L286
	.byte	6
	.byte	'i',0,1,208,3,12
	.word	.L267,.L291
	.byte	6
	.byte	'j',0,1,208,3,15
	.word	.L267,.L292
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('halve_image')
	.sect	'.debug_abbrev'
.L143:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('halve_image')
	.sect	'.debug_line'
.L144:
	.word	.L640-.L639
.L639:
	.half	3
	.word	.L642-.L641
.L641:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Libraries\\seekfree_peripheral\\SEEKFREE_MT9V03X.c',0,0,0,0,0
.L642:
	.byte	5,15,7,0,5,2
	.word	.L85
	.byte	3,208,3,1,5,27,9
	.half	.L393-.L85
	.byte	1,5,15,9
	.half	.L53-.L393
	.byte	3,2,1,5,26,9
	.half	.L394-.L53
	.byte	1,5,17,9
	.half	.L55-.L394
	.byte	3,2,1,5,21,9
	.half	.L643-.L55
	.byte	1,5,15,9
	.half	.L644-.L643
	.byte	1,5,23,9
	.half	.L645-.L644
	.byte	1,5,43,9
	.half	.L646-.L645
	.byte	1,5,35,9
	.half	.L647-.L646
	.byte	1,5,37,9
	.half	.L648-.L647
	.byte	1,5,33,9
	.half	.L649-.L648
	.byte	1,5,41,9
	.half	.L650-.L649
	.byte	1,5,27,9
	.half	.L651-.L650
	.byte	1,5,26,9
	.half	.L652-.L651
	.byte	1,5,29,9
	.half	.L653-.L652
	.byte	3,126,1,5,24,9
	.half	.L54-.L653
	.byte	1,5,26,9
	.half	.L654-.L54
	.byte	1,5,30,7,9
	.half	.L655-.L654
	.byte	3,126,1,5,25,9
	.half	.L52-.L655
	.byte	1,5,27,9
	.half	.L656-.L52
	.byte	1,5,1,7,9
	.half	.L657-.L656
	.byte	3,8,1,7,9
	.half	.L146-.L657
	.byte	0,1,1
.L640:
	.sdecl	'.debug_ranges',debug,cluster('halve_image')
	.sect	'.debug_ranges'
.L145:
	.word	-1,.L85,0,.L146-.L85,0,0
	.sdecl	'.debug_info',debug,cluster('Image_Binary')
	.sect	'.debug_info'
.L147:
	.word	317
	.half	3
	.word	.L148
	.byte	4,1
	.byte	'..\\Libraries\\seekfree_peripheral\\SEEKFREE_MT9V03X.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\learngit-master\\Run_Test1\\Debug\\',0,12,1
	.word	.L150,.L149
	.byte	2
	.word	.L88
	.byte	3
	.byte	'Image_Binary',0,1,224,3,6,1,1,1
	.word	.L87,.L293,.L86
	.byte	4
	.byte	'Image',0,1,224,3,25
	.word	.L294,.L295
	.byte	4
	.byte	'Binary_Image',0,1,224,3,48
	.word	.L294,.L296
	.byte	4
	.byte	'GateValue',0,1,224,3,76
	.word	.L267,.L297
	.byte	5
	.word	.L87,.L293
	.byte	5
	.word	.L87,.L298
	.byte	6
	.byte	'i',0,1,226,3,13
	.word	.L267,.L299
	.byte	5
	.word	.L57,.L300
	.byte	6
	.byte	'j',0,1,228,3,15
	.word	.L267,.L301
	.byte	0,0,0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('Image_Binary')
	.sect	'.debug_abbrev'
.L148:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('Image_Binary')
	.sect	'.debug_line'
.L149:
	.word	.L659-.L658
.L658:
	.half	3
	.word	.L661-.L660
.L660:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Libraries\\seekfree_peripheral\\SEEKFREE_MT9V03X.c',0,0,0,0,0
.L661:
	.byte	5,15,7,0,5,2
	.word	.L87
	.byte	3,225,3,1,5,27,9
	.half	.L395-.L87
	.byte	1,5,17,9
	.half	.L57-.L395
	.byte	3,2,1,5,29,9
	.half	.L396-.L57
	.byte	1,5,17,9
	.half	.L59-.L396
	.byte	3,2,1,5,20,9
	.half	.L662-.L59
	.byte	1,5,9,9
	.half	.L663-.L662
	.byte	1,5,23,7,9
	.half	.L664-.L663
	.byte	3,2,1,5,26,9
	.half	.L665-.L664
	.byte	1,5,32,9
	.half	.L666-.L665
	.byte	1,5,30,9
	.half	.L667-.L666
	.byte	1,5,35,9
	.half	.L668-.L667
	.byte	1,5,23,9
	.half	.L60-.L668
	.byte	3,4,1,5,26,9
	.half	.L669-.L60
	.byte	1,5,32,9
	.half	.L670-.L669
	.byte	1,5,30,9
	.half	.L671-.L670
	.byte	1,5,32,9
	.half	.L61-.L671
	.byte	3,120,1,5,26,9
	.half	.L58-.L61
	.byte	1,5,29,9
	.half	.L672-.L58
	.byte	1,5,30,7,9
	.half	.L300-.L672
	.byte	3,126,1,5,24,9
	.half	.L56-.L300
	.byte	1,5,27,9
	.half	.L673-.L56
	.byte	1,5,1,7,9
	.half	.L298-.L673
	.byte	3,14,1,7,9
	.half	.L151-.L298
	.byte	0,1,1
.L659:
	.sdecl	'.debug_ranges',debug,cluster('Image_Binary')
	.sect	'.debug_ranges'
.L150:
	.word	-1,.L87,0,.L151-.L87,0,0
	.sdecl	'.debug_info',debug,cluster('set_mt9v03x_reg')
	.sect	'.debug_info'
.L152:
	.word	304
	.half	3
	.word	.L153
	.byte	4,1
	.byte	'..\\Libraries\\seekfree_peripheral\\SEEKFREE_MT9V03X.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\learngit-master\\Run_Test1\\Debug\\',0,12,1
	.word	.L155,.L154
	.byte	2
	.word	.L88
	.byte	3
	.byte	'set_mt9v03x_reg',0,1,242,1,8
	.word	.L187
	.byte	1,1,1
	.word	.L73,.L302,.L72
	.byte	4
	.byte	'uartn',0,1,242,1,35
	.word	.L183,.L303
	.byte	4
	.byte	'addr',0,1,242,1,48
	.word	.L208,.L304
	.byte	4
	.byte	'data',0,1,242,1,61
	.word	.L187,.L305
	.byte	5
	.word	.L73,.L302
	.byte	6
	.byte	'temp',0,1,244,1,9
	.word	.L187,.L306
	.byte	6
	.byte	'send_buffer',0,1,245,1,12
	.word	.L190,.L307
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('set_mt9v03x_reg')
	.sect	'.debug_abbrev'
.L153:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6
	.byte	52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('set_mt9v03x_reg')
	.sect	'.debug_line'
.L154:
	.word	.L675-.L674
.L674:
	.half	3
	.word	.L677-.L676
.L676:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Libraries\\seekfree_peripheral\\SEEKFREE_MT9V03X.c',0,0,0,0,0
.L677:
	.byte	5,8,7,0,5,2
	.word	.L73
	.byte	3,241,1,1,5,22,9
	.half	.L678-.L73
	.byte	3,5,1,5,20,9
	.half	.L679-.L678
	.byte	1,5,22,9
	.half	.L680-.L679
	.byte	3,1,1,5,20,9
	.half	.L681-.L680
	.byte	1,5,26,9
	.half	.L682-.L681
	.byte	3,2,1,5,20,9
	.half	.L683-.L682
	.byte	1,9
	.half	.L684-.L683
	.byte	3,1,1,5,24,9
	.half	.L685-.L684
	.byte	3,2,1,5,36,9
	.half	.L686-.L685
	.byte	1,5,5,9
	.half	.L337-.L686
	.byte	3,1,1,5,22,9
	.half	.L687-.L337
	.byte	3,2,1,5,20,9
	.half	.L688-.L687
	.byte	1,5,22,9
	.half	.L689-.L688
	.byte	3,1,1,5,20,9
	.half	.L690-.L689
	.byte	1,5,26,9
	.half	.L339-.L690
	.byte	3,2,1,5,20,9
	.half	.L340-.L339
	.byte	1,9
	.half	.L341-.L340
	.byte	3,1,1,5,24,9
	.half	.L342-.L341
	.byte	3,2,1,5,36,9
	.half	.L691-.L342
	.byte	1,5,29,9
	.half	.L345-.L691
	.byte	3,3,1,5,12,9
	.half	.L24-.L345
	.byte	1,5,5,9
	.half	.L692-.L24
	.byte	3,1,1,5,25,9
	.half	.L693-.L692
	.byte	1,5,23,9
	.half	.L694-.L693
	.byte	1,5,12,9
	.half	.L695-.L694
	.byte	3,2,1,5,19,9
	.half	.L696-.L695
	.byte	1,5,22,9
	.half	.L697-.L696
	.byte	1,5,28,9
	.half	.L698-.L697
	.byte	1,5,35,9
	.half	.L699-.L698
	.byte	1,5,26,9
	.half	.L346-.L699
	.byte	1,5,5,9
	.half	.L700-.L346
	.byte	3,1,1,5,1,9
	.half	.L26-.L700
	.byte	3,2,1,7,9
	.half	.L156-.L26
	.byte	0,1,1
.L675:
	.sdecl	'.debug_ranges',debug,cluster('set_mt9v03x_reg')
	.sect	'.debug_ranges'
.L155:
	.word	-1,.L73,0,.L156-.L73,0,0
	.sdecl	'.debug_info',debug,cluster('receive')
	.sect	'.debug_info'
.L157:
	.word	170
	.half	3
	.word	.L158
	.byte	4,1
	.byte	'..\\Libraries\\seekfree_peripheral\\SEEKFREE_MT9V03X.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\learngit-master\\Run_Test1\\Debug\\',0,12,1,2
	.word	.L88
	.byte	3
	.byte	'receive',0,31,47,9
	.word	.L308
	.byte	1,5,3
	.word	receive
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('receive')
	.sect	'.debug_abbrev'
.L158:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,63,12,2,9
	.byte	0,0,0
	.sdecl	'.debug_info',debug,cluster('receive_num')
	.sect	'.debug_info'
.L159:
	.word	174
	.half	3
	.word	.L160
	.byte	4,1
	.byte	'..\\Libraries\\seekfree_peripheral\\SEEKFREE_MT9V03X.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\learngit-master\\Run_Test1\\Debug\\',0,12,1,2
	.word	.L88
	.byte	3
	.byte	'receive_num',0,31,48,9
	.word	.L208
	.byte	1,5,3
	.word	receive_num
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('receive_num')
	.sect	'.debug_abbrev'
.L160:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,63,12,2,9
	.byte	0,0,0
	.sdecl	'.debug_info',debug,cluster('uart_receive_flag')
	.sect	'.debug_info'
.L161:
	.word	180
	.half	3
	.word	.L162
	.byte	4,1
	.byte	'..\\Libraries\\seekfree_peripheral\\SEEKFREE_MT9V03X.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\learngit-master\\Run_Test1\\Debug\\',0,12,1,2
	.word	.L88
	.byte	3
	.byte	'uart_receive_flag',0,31,49,9
	.word	.L309
	.byte	1,5,3
	.word	uart_receive_flag
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('uart_receive_flag')
	.sect	'.debug_abbrev'
.L162:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,63,12,2,9
	.byte	0,0,0
	.sdecl	'.debug_info',debug,cluster('image_half')
	.sect	'.debug_info'
.L163:
	.word	173
	.half	3
	.word	.L164
	.byte	4,1
	.byte	'..\\Libraries\\seekfree_peripheral\\SEEKFREE_MT9V03X.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\learngit-master\\Run_Test1\\Debug\\',0,12,1,2
	.word	.L88
	.byte	3
	.byte	'image_half',0,31,50,7
	.word	.L310
	.byte	1,5,3
	.word	image_half
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('image_half')
	.sect	'.debug_abbrev'
.L164:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,63,12,2,9
	.byte	0,0,0
	.sdecl	'.debug_info',debug,cluster('mt9v03x_finish_flag')
	.sect	'.debug_info'
.L165:
	.word	183
	.half	3
	.word	.L166
	.byte	4,1
	.byte	'..\\Libraries\\seekfree_peripheral\\SEEKFREE_MT9V03X.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\learngit-master\\Run_Test1\\Debug\\',0,12,1,2
	.word	.L88
	.byte	3
	.byte	'mt9v03x_finish_flag',0,31,188,2,9
	.word	.L208
	.byte	1,5,3
	.word	mt9v03x_finish_flag
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('mt9v03x_finish_flag')
	.sect	'.debug_abbrev'
.L166:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,63,12,2,9
	.byte	0,0,0
	.sdecl	'.debug_info',debug,cluster('mt9v03x_image')
	.sect	'.debug_info'
.L167:
	.word	176
	.half	3
	.word	.L168
	.byte	4,1
	.byte	'..\\Libraries\\seekfree_peripheral\\SEEKFREE_MT9V03X.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\learngit-master\\Run_Test1\\Debug\\',0,12,1,2
	.word	.L88
	.byte	3
	.byte	'mt9v03x_image',0,31,45,20
	.word	.L311
	.byte	1,5,3
	.word	mt9v03x_image
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('mt9v03x_image')
	.sect	'.debug_abbrev'
.L168:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,63,12,2,9
	.byte	0,0,0
	.sdecl	'.debug_info',debug,cluster('BinaryImage')
	.sect	'.debug_info'
.L169:
	.word	175
	.half	3
	.word	.L170
	.byte	4,1
	.byte	'..\\Libraries\\seekfree_peripheral\\SEEKFREE_MT9V03X.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\learngit-master\\Run_Test1\\Debug\\',0,12,1,2
	.word	.L88
	.byte	3
	.byte	'BinaryImage',0,31,222,3,7
	.word	.L311
	.byte	1,5,3
	.word	BinaryImage
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('BinaryImage')
	.sect	'.debug_abbrev'
.L170:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,63,12,2,9
	.byte	0,0,0
	.sdecl	'.debug_info',debug,cluster('link_list_num')
	.sect	'.debug_info'
.L171:
	.word	176
	.half	3
	.word	.L172
	.byte	4,1
	.byte	'..\\Libraries\\seekfree_peripheral\\SEEKFREE_MT9V03X.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\learngit-master\\Run_Test1\\Debug\\',0,12,1,2
	.word	.L88
	.byte	3
	.byte	'link_list_num',0,31,51,9
	.word	.L208
	.byte	1,5,3
	.word	link_list_num
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('link_list_num')
	.sect	'.debug_abbrev'
.L172:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,63,12,2,9
	.byte	0,0,0
	.sdecl	'.debug_info',debug,cluster('MT9V03X_CFG')
	.sect	'.debug_info'
.L173:
	.word	174
	.half	3
	.word	.L174
	.byte	4,1
	.byte	'..\\Libraries\\seekfree_peripheral\\SEEKFREE_MT9V03X.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\learngit-master\\Run_Test1\\Debug\\',0,12,1,2
	.word	.L88
	.byte	3
	.byte	'MT9V03X_CFG',0,31,54,7
	.word	.L312
	.byte	1,5,3
	.word	MT9V03X_CFG
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('MT9V03X_CFG')
	.sect	'.debug_abbrev'
.L174:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,63,12,2,9
	.byte	0,0,0
	.sdecl	'.debug_info',debug,cluster('GET_CFG')
	.sect	'.debug_info'
.L175:
	.word	170
	.half	3
	.word	.L176
	.byte	4,1
	.byte	'..\\Libraries\\seekfree_peripheral\\SEEKFREE_MT9V03X.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\learngit-master\\Run_Test1\\Debug\\',0,12,1,2
	.word	.L88
	.byte	3
	.byte	'GET_CFG',0,31,71,7
	.word	.L313
	.byte	1,5,3
	.word	GET_CFG
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('GET_CFG')
	.sect	'.debug_abbrev'
.L176:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,63,12,2,9
	.byte	0,0,0
	.sdecl	'.debug_info',debug,cluster('mt9v03x_dma_int_num')
	.sect	'.debug_info'
.L177:
	.word	183
	.half	3
	.word	.L178
	.byte	4,1
	.byte	'..\\Libraries\\seekfree_peripheral\\SEEKFREE_MT9V03X.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\learngit-master\\Run_Test1\\Debug\\',0,12,1,2
	.word	.L88
	.byte	3
	.byte	'mt9v03x_dma_int_num',0,31,207,2,7
	.word	.L208
	.byte	1,5,3
	.word	mt9v03x_dma_int_num
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('mt9v03x_dma_int_num')
	.sect	'.debug_abbrev'
.L178:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,63,12,2,9
	.byte	0,0,0
	.sdecl	'.debug_info',debug,cluster('threshold')
	.sect	'.debug_info'
.L179:
	.word	173
	.half	3
	.word	.L180
	.byte	4,1
	.byte	'..\\Libraries\\seekfree_peripheral\\SEEKFREE_MT9V03X.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\learngit-master\\Run_Test1\\Debug\\',0,12,1,2
	.word	.L88
	.byte	3
	.byte	'threshold',0,31,223,3,7
	.word	.L208
	.byte	1,5,3
	.word	threshold
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('threshold')
	.sect	'.debug_abbrev'
.L180:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,63,12,2,9
	.byte	0,0,0
	.sdecl	'.debug_loc',debug,cluster('Image_Binary')
	.sect	'.debug_loc'
.L296:
	.word	-1,.L87,0,.L293-.L87
	.half	1
	.byte	101
	.word	0,0
.L297:
	.word	-1,.L87,0,.L293-.L87
	.half	1
	.byte	84
	.word	0,0
.L295:
	.word	-1,.L87,0,.L293-.L87
	.half	1
	.byte	100
	.word	0,0
.L86:
	.word	-1,.L87,0,.L293-.L87
	.half	2
	.byte	138,0
	.word	0,0
.L299:
	.word	-1,.L87,.L395-.L87,.L293-.L87
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L301:
	.word	-1,.L87,.L396-.L87,.L56-.L87
	.half	1
	.byte	81
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('adapt_otsuThreshold')
	.sect	'.debug_loc'
.L82:
	.word	-1,.L83,0,.L368-.L83
	.half	2
	.byte	138,0
	.word	.L368-.L83,.L255-.L83
	.half	3
	.byte	138,136,16
	.word	.L255-.L83,.L255-.L83
	.half	2
	.byte	138,0
	.word	0,0
.L257:
	.word	-1,.L83,0,.L47-.L83
	.half	1
	.byte	84
	.word	0,0
.L271:
	.word	0,0
.L285:
	.word	-1,.L83,.L377-.L83,.L255-.L83
	.half	1
	.byte	89
	.word	0,0
.L284:
	.word	-1,.L83,.L392-.L83,.L46-.L83
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L274:
	.word	-1,.L83,.L373-.L83,.L255-.L83
	.half	1
	.byte	88
	.word	0,0
.L262:
	.word	0,0
.L268:
	.word	-1,.L83,.L371-.L83,.L47-.L83
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L256:
	.word	-1,.L83,0,.L47-.L83
	.half	1
	.byte	100
	.word	0,0
.L269:
	.word	-1,.L83,.L374-.L83,.L40-.L83
	.half	1
	.byte	81
	.word	.L380-.L83,.L255-.L83
	.half	1
	.byte	92
	.word	0,0
.L264:
	.word	-1,.L83,0,.L255-.L83
	.half	3
	.byte	145,248,111
	.word	0,0
.L266:
	.word	-1,.L83,0,.L255-.L83
	.half	3
	.byte	145,248,119
	.word	0,0
.L270:
	.word	-1,.L83,.L370-.L83,.L371-.L83
	.half	5
	.byte	144,32,157,32,0
	.word	.L372-.L83,.L255-.L83
	.half	2
	.byte	145,120
	.word	.L375-.L83,.L376-.L83
	.half	1
	.byte	81
	.word	.L385-.L83,.L386-.L83
	.half	1
	.byte	95
	.word	0,0
.L258:
	.word	-1,.L83,0,.L47-.L83
	.half	1
	.byte	85
	.word	0,0
.L260:
	.word	-1,.L83,0,.L47-.L83
	.half	1
	.byte	101
	.word	.L369-.L83,.L255-.L83
	.half	1
	.byte	108
	.word	0,0
.L283:
	.word	-1,.L83,.L378-.L83,.L47-.L83
	.half	1
	.byte	90
	.word	.L381-.L83,.L382-.L83
	.half	1
	.byte	90
	.word	.L382-.L83,.L391-.L83
	.half	1
	.byte	95
	.word	0,0
.L281:
	.word	-1,.L83,.L388-.L83,.L46-.L83
	.half	1
	.byte	94
	.word	0,0
.L279:
	.word	0,0
.L282:
	.word	-1,.L83,.L389-.L83,.L390-.L83
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L280:
	.word	-1,.L83,.L387-.L83,.L382-.L83
	.half	1
	.byte	95
	.word	0,0
.L277:
	.word	-1,.L83,.L379-.L83,.L255-.L83
	.half	1
	.byte	91
	.word	0,0
.L278:
	.word	-1,.L83,.L383-.L83,.L384-.L83
	.half	1
	.byte	93
	.word	0,0
.L261:
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('get_config')
	.sect	'.debug_loc'
.L194:
	.word	-1,.L67,0,.L15-.L67
	.half	1
	.byte	100
	.word	.L323-.L67,.L192-.L67
	.half	1
	.byte	108
	.word	0,0
.L66:
	.word	-1,.L67,0,.L321-.L67
	.half	2
	.byte	138,0
	.word	.L321-.L67,.L192-.L67
	.half	2
	.byte	138,8
	.word	.L192-.L67,.L192-.L67
	.half	2
	.byte	138,0
	.word	0,0
.L196:
	.word	-1,.L67,.L324-.L67,.L192-.L67
	.half	1
	.byte	89
	.word	0,0
.L197:
	.word	-1,.L67,0,.L192-.L67
	.half	2
	.byte	145,120
	.word	0,0
.L195:
	.word	-1,.L67,.L325-.L67,.L16-.L67
	.half	1
	.byte	95
	.word	0,0
.L193:
	.word	-1,.L67,0,.L15-.L67
	.half	1
	.byte	84
	.word	.L322-.L67,.L192-.L67
	.half	1
	.byte	88
	.word	.L326-.L67,.L327-.L67
	.half	1
	.byte	84
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('get_version')
	.sect	'.debug_loc'
.L68:
	.word	-1,.L69,0,.L328-.L69
	.half	2
	.byte	138,0
	.word	.L328-.L69,.L198-.L69
	.half	2
	.byte	138,8
	.word	.L198-.L69,.L198-.L69
	.half	2
	.byte	138,0
	.word	0,0
.L201:
	.word	-1,.L69,0,.L198-.L69
	.half	2
	.byte	145,120
	.word	0,0
.L200:
	.word	-1,.L69,.L330-.L69,.L18-.L69
	.half	1
	.byte	95
	.word	0,0
.L199:
	.word	-1,.L69,0,.L329-.L69
	.half	1
	.byte	84
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('halve_image')
	.sect	'.debug_loc'
.L290:
	.word	-1,.L85,0,.L286-.L85
	.half	1
	.byte	85
	.word	0,0
.L84:
	.word	-1,.L85,0,.L286-.L85
	.half	2
	.byte	138,0
	.word	0,0
.L291:
	.word	-1,.L85,.L393-.L85,.L286-.L85
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L292:
	.word	-1,.L85,.L394-.L85,.L52-.L85
	.half	1
	.byte	81
	.word	0,0
.L287:
	.word	-1,.L85,0,.L286-.L85
	.half	1
	.byte	100
	.word	0,0
.L288:
	.word	-1,.L85,0,.L286-.L85
	.half	1
	.byte	101
	.word	0,0
.L289:
	.word	-1,.L85,0,.L286-.L85
	.half	1
	.byte	84
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('mt9v03x_dma')
	.sect	'.debug_loc'
.L247:
	.word	0,0
.L245:
	.word	0,0
.L78:
	.word	-1,.L79,0,.L240-.L79
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('mt9v03x_init')
	.sect	'.debug_loc'
.L233:
	.word	0,0
.L216:
	.word	0,0
.L228:
	.word	0,0
.L237:
	.word	0,0
.L209:
	.word	-1,.L75,.L351-.L75,.L207-.L75
	.half	1
	.byte	88
	.word	.L352-.L75,.L353-.L75
	.half	1
	.byte	84
	.word	0,0
.L211:
	.word	-1,.L75,.L349-.L75,.L207-.L75
	.half	1
	.byte	95
	.word	0,0
.L74:
	.word	-1,.L75,0,.L207-.L75
	.half	2
	.byte	138,0
	.word	0,0
.L220:
	.word	-1,.L75,.L347-.L75,.L348-.L75
	.half	1
	.byte	95
	.word	0,0
.L229:
	.word	-1,.L75,.L350-.L75,.L34-.L75
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('mt9v03x_uart_callback')
	.sect	'.debug_loc'
.L62:
	.word	-1,.L63,0,.L181-.L63
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('mt9v03x_vsync')
	.sect	'.debug_loc'
.L76:
	.word	-1,.L77,0,.L239-.L77
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('seekfree_sendimg_03x')
	.sect	'.debug_loc'
.L254:
	.word	-1,.L81,0,.L354-.L81
	.half	1
	.byte	86
	.word	.L363-.L81,.L364-.L81
	.half	1
	.byte	89
	.word	0,0
.L252:
	.word	-1,.L81,0,.L354-.L81
	.half	1
	.byte	100
	.word	.L357-.L81,.L249-.L81
	.half	1
	.byte	111
	.word	.L367-.L81,.L366-.L81
	.half	1
	.byte	100
	.word	0,0
.L80:
	.word	-1,.L81,0,.L249-.L81
	.half	2
	.byte	138,0
	.word	0,0
.L250:
	.word	-1,.L81,0,.L354-.L81
	.half	1
	.byte	84
	.word	.L356-.L81,.L249-.L81
	.half	1
	.byte	95
	.word	.L358-.L81,.L359-.L81
	.half	1
	.byte	84
	.word	.L360-.L81,.L361-.L81
	.half	1
	.byte	84
	.word	.L362-.L81,.L363-.L81
	.half	1
	.byte	84
	.word	.L365-.L81,.L366-.L81
	.half	1
	.byte	84
	.word	0,0
.L253:
	.word	-1,.L81,0,.L355-.L81
	.half	1
	.byte	85
	.word	.L363-.L81,.L364-.L81
	.half	1
	.byte	88
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('set_config')
	.sect	'.debug_loc'
.L186:
	.word	-1,.L65,0,.L8-.L65
	.half	1
	.byte	100
	.word	.L316-.L65,.L182-.L65
	.half	1
	.byte	108
	.word	0,0
.L189:
	.word	-1,.L65,.L317-.L65,.L182-.L65
	.half	1
	.byte	89
	.word	0,0
.L191:
	.word	-1,.L65,0,.L182-.L65
	.half	2
	.byte	145,120
	.word	0,0
.L64:
	.word	-1,.L65,0,.L314-.L65
	.half	2
	.byte	138,0
	.word	.L314-.L65,.L182-.L65
	.half	2
	.byte	138,8
	.word	.L182-.L65,.L182-.L65
	.half	2
	.byte	138,0
	.word	0,0
.L188:
	.word	-1,.L65,.L318-.L65,.L7-.L65
	.half	1
	.byte	95
	.word	0,0
.L184:
	.word	-1,.L65,0,.L8-.L65
	.half	1
	.byte	84
	.word	.L315-.L65,.L182-.L65
	.half	1
	.byte	88
	.word	.L319-.L65,.L320-.L65
	.half	1
	.byte	84
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('set_exposure_time')
	.sect	'.debug_loc'
.L204:
	.word	-1,.L71,0,.L332-.L71
	.half	1
	.byte	85
	.word	0,0
.L206:
	.word	-1,.L71,0,.L202-.L71
	.half	2
	.byte	145,120
	.word	0,0
.L70:
	.word	-1,.L71,0,.L331-.L71
	.half	2
	.byte	138,0
	.word	.L331-.L71,.L202-.L71
	.half	2
	.byte	138,8
	.word	.L202-.L71,.L202-.L71
	.half	2
	.byte	138,0
	.word	0,0
.L205:
	.word	-1,.L71,.L334-.L71,.L202-.L71
	.half	1
	.byte	82
	.word	0,0
.L203:
	.word	-1,.L71,0,.L333-.L71
	.half	1
	.byte	84
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('set_mt9v03x_reg')
	.sect	'.debug_loc'
.L304:
	.word	-1,.L73,0,.L336-.L73
	.half	1
	.byte	85
	.word	0,0
.L305:
	.word	-1,.L73,0,.L337-.L73
	.half	1
	.byte	86
	.word	.L339-.L73,.L340-.L73
	.half	1
	.byte	89
	.word	.L341-.L73,.L342-.L73
	.half	1
	.byte	89
	.word	0,0
.L307:
	.word	-1,.L73,0,.L302-.L73
	.half	2
	.byte	145,120
	.word	0,0
.L72:
	.word	-1,.L73,0,.L335-.L73
	.half	2
	.byte	138,0
	.word	.L335-.L73,.L302-.L73
	.half	2
	.byte	138,8
	.word	.L302-.L73,.L302-.L73
	.half	2
	.byte	138,0
	.word	0,0
.L306:
	.word	-1,.L73,.L346-.L73,.L302-.L73
	.half	1
	.byte	82
	.word	0,0
.L303:
	.word	-1,.L73,0,.L337-.L73
	.half	1
	.byte	84
	.word	.L336-.L73,.L338-.L73
	.half	1
	.byte	88
	.word	.L343-.L73,.L344-.L73
	.half	1
	.byte	88
	.word	.L344-.L73,.L345-.L73
	.half	1
	.byte	84
	.word	0,0
	.sdecl	'.debug_frame',debug
	.sect	'.debug_frame'
.L701:
	.word	48
	.word	-1
	.byte	3,0,2,1,27,12,26,0,8,27,8,26,8,28,8,29,8,30,8,31,8,34,8,35,8,32,8,33,8,16,8,17,8,24,8,25,8,36,8,37,8,38
	.byte	8,39
	.sdecl	'.debug_frame',debug,cluster('mt9v03x_uart_callback')
	.sect	'.debug_frame'
	.word	12
	.word	.L701,.L63,.L181-.L63
	.sdecl	'.debug_frame',debug,cluster('set_config')
	.sect	'.debug_frame'
	.word	36
	.word	.L701,.L65,.L182-.L65
	.byte	4
	.word	(.L314-.L65)/2
	.byte	19,8,22,26,3,19,138,8,4
	.word	(.L182-.L314)/2
	.byte	19,0,8,26,0,0
	.sdecl	'.debug_frame',debug,cluster('get_config')
	.sect	'.debug_frame'
	.word	36
	.word	.L701,.L67,.L192-.L67
	.byte	4
	.word	(.L321-.L67)/2
	.byte	19,8,22,26,3,19,138,8,4
	.word	(.L192-.L321)/2
	.byte	19,0,8,26,0,0
	.sdecl	'.debug_frame',debug,cluster('get_version')
	.sect	'.debug_frame'
	.word	36
	.word	.L701,.L69,.L198-.L69
	.byte	4
	.word	(.L328-.L69)/2
	.byte	19,8,22,26,3,19,138,8,4
	.word	(.L198-.L328)/2
	.byte	19,0,8,26,0,0
	.sdecl	'.debug_frame',debug,cluster('set_exposure_time')
	.sect	'.debug_frame'
	.word	36
	.word	.L701,.L71,.L202-.L71
	.byte	4
	.word	(.L331-.L71)/2
	.byte	19,8,22,26,3,19,138,8,4
	.word	(.L202-.L331)/2
	.byte	19,0,8,26,0,0
	.sdecl	'.debug_frame',debug,cluster('set_mt9v03x_reg')
	.sect	'.debug_frame'
	.word	36
	.word	.L701,.L73,.L302-.L73
	.byte	4
	.word	(.L335-.L73)/2
	.byte	19,8,22,26,3,19,138,8,4
	.word	(.L302-.L335)/2
	.byte	19,0,8,26,0,0
	.sdecl	'.debug_frame',debug,cluster('mt9v03x_init')
	.sect	'.debug_frame'
	.word	12
	.word	.L701,.L75,.L207-.L75
	.sdecl	'.debug_frame',debug,cluster('mt9v03x_vsync')
	.sect	'.debug_frame'
	.word	12
	.word	.L701,.L77,.L239-.L77
	.sdecl	'.debug_frame',debug,cluster('mt9v03x_dma')
	.sect	'.debug_frame'
	.word	12
	.word	.L701,.L79,.L240-.L79
	.sdecl	'.debug_frame',debug,cluster('seekfree_sendimg_03x')
	.sect	'.debug_frame'
	.word	12
	.word	.L701,.L81,.L249-.L81
	.sdecl	'.debug_frame',debug,cluster('adapt_otsuThreshold')
	.sect	'.debug_frame'
	.word	36
	.word	.L701,.L83,.L255-.L83
	.byte	4
	.word	(.L368-.L83)/2
	.byte	19,136,16,22,26,4,19,138,136,16,4
	.word	(.L255-.L368)/2
	.byte	19,0,8,26
	.sdecl	'.debug_frame',debug,cluster('halve_image')
	.sect	'.debug_frame'
	.word	20
	.word	.L701,.L85,.L286-.L85
	.byte	8,19,8,22,8,23,0,0
	.sdecl	'.debug_frame',debug,cluster('Image_Binary')
	.sect	'.debug_frame'
	.word	20
	.word	.L701,.L87,.L293-.L87
	.byte	8,18,8,19,8,22,8,23


	; Module end
