# Noise & Supply Measurements â€“ AMNVOLT MiniATS V3S

Supply voltages and noise behavior of the AMNVOLT MiniATS V3S were checked, focusing on the **JFET input stage (High-Z circuit)**.

Two alternative supply sources were tested:  
- From the **SI4732 VDD_RF (pin10)**  
- From the **main power switch output**  

The JFET under test is marked **K31G** in SOT-23 package.  

ğŸ‘‰ Measurements were taken at the **Source pin (pin 2)**.

---

## âš™ï¸ Oscilloscope Settings

- **Probe**: Ã—10, ground spring lead
- **Coupling**:  
  - DC (for bias voltage)
  - AC (for ripple/noise)
- **Bandwidth Limit**: 20 MHz ON
- **Vertical Scale**:
  - DC: 1 V/div
  - AC: 10â€“20 mV/div
- **Timebase**:
  - Fast noise/spikes: 1â€“10 Âµs/div
  - Slow ripple/PWM: 1â€“10 ms/div
- **Measurements enabled**: Vpp, RMS, Frequency
- **Persistence**: ~1 s (to catch sporadic spikes)

---

## ğŸ”‹ Initial DC Measurements

| Test Point             | Voltage Range | Mean Voltage | Notes |
|-------------------------|---------------|--------------|-------|
| **VBAT (battery rail)** | 3.84 â€“ 3.92 V | ~3.87 V | Battery rail, small variation (â‰ˆ80 mV window). |
| **JFET Source (pin 2)** | ~3.28 â€“ 3.32 V | ~3.30 V | Stable bias at Source of K31G JFET. |
| **SI4732 VDD_RF (pin10)** | 3.84 â€“ 3.92 V | ~3.88 V | Close to battery rail. |

ğŸ“· Screenshots:  
- ![VBAT rail](./images/SDS00001.png)  
- ![JFET Source bias](./images/SDS00002.png)  
- ![SI pin10 bias](./images/SDS00003.png)  

---

## ğŸ“Š Ripple / Noise Measurements

| Test Point             | Pkâ€“Pk Noise | RMS Noise | Dominant Frequency | Observations |
|-------------------------|-------------|-----------|--------------------|--------------|
| **JFET Source (pin 2)** | ~17.6 mVpp  | ~1.4 mV   | ~9.3 Hz (PWM spur) | Cleanest line, minimal ripple, best candidate for Hi-Z stage supply. |
| **SI4732 VDD_RF (pin10)** | ~63 mVpp   | ~10 mV    | ~9.7 Hz (PWM), plus higher harmonics | Appears visually flat due to local decoupling, but periodic dips from display PWM raise overall noise. |
| **ON/OFF switch output** | ~72 mVpp   | ~12 mV    | ~9.8 Hz (PWM backlight) | Noisiest, shows direct impact of IPS backlight PWM and ESP32 activity. |

ğŸ“· Screenshots:  
- ![ON/OFF ripple](./images/SDS00010.png)  
- ![JFET Source ripple](./images/SDS00011.png)  
- ![SI pin10 ripple](./images/SDS00012.png)  

---

## âœ… Conclusion

- The **JFET Source supply** is the cleanest option and the most suitable for powering the Hi-Z input stage.  
- The **SI4732 pin10** supply is acceptable but carries periodic PWM artifacts from the display.  
- The **ON/OFF switch output** is the noisiest and should be avoided for sensitive analog/RF stages.

