
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.093524                       # Number of seconds simulated
sim_ticks                                 93523881381                       # Number of ticks simulated
final_tick                               606133084269                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 172898                       # Simulator instruction rate (inst/s)
host_op_rate                                   217264                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1895633                       # Simulator tick rate (ticks/s)
host_mem_usage                               67335132                       # Number of bytes of host memory used
host_seconds                                 49336.50                       # Real time elapsed on the host
sim_insts                                  8530186766                       # Number of instructions simulated
sim_ops                                   10719025107                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2686208                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2468224                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1561472                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1156224                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data      2436480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data      1154816                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data      1142912                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data      1145600                       # Number of bytes read from this memory
system.physmem.bytes_read::total             13793280                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           41344                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      4766336                       # Number of bytes written to this memory
system.physmem.bytes_written::total           4766336                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        20986                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        19283                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        12199                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         9033                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data        19035                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data         9022                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data         8929                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data         8950                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                107760                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           37237                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                37237                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        52008                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     28722161                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        54745                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     26391377                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        52008                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     16695971                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        54745                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     12362874                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst        53377                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     26051956                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst        58851                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     12347819                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst        57483                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     12220536                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst        58851                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     12249278                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               147484041                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        52008                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        54745                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        52008                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        54745                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst        53377                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst        58851                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst        57483                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst        58851                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             442069                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          50963839                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               50963839                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          50963839                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        52008                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     28722161                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        54745                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     26391377                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        52008                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     16695971                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        54745                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     12362874                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst        53377                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     26051956                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst        58851                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     12347819                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst        57483                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     12220536                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst        58851                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     12249278                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              198447880                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  23                       # Number of system calls
system.switch_cpus0.numCycles               224277894                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        17522170                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     15812775                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       918522                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      6597129                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         6265578                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          970071                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        40794                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    185753438                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             110273578                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           17522170                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      7235649                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             21804828                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        2877421                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4026229                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         10662398                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       923370                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    213520475                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.605908                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.934465                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       191715647     89.79%     89.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          778051      0.36%     90.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1594188      0.75%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          663207      0.31%     91.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3626363      1.70%     92.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         3223234      1.51%     94.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          627190      0.29%     94.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1307704      0.61%     95.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         9984891      4.68%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    213520475                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.078127                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.491683                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       184756143                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5034760                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         21725559                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        68512                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       1935495                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      1536311                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          485                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     129313667                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         2704                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       1935495                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       184940914                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        3510731                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       942494                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         21619057                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       571778                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     129247513                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          105                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        241570                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       209108                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         2830                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    151740388                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    608804637                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    608804637                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    134722847                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        17017524                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        14989                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         7555                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          1451085                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     30505577                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     15435609                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       139372                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       746776                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         128997833                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        15034                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        124099410                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        62536                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      9846715                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     23515896                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           55                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    213520475                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.581206                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.378980                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    169473343     79.37%     79.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     13149705      6.16%     85.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     10837602      5.08%     90.61% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      4679543      2.19%     92.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      5933440      2.78%     95.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      5760038      2.70%     98.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3267489      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       257532      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       161783      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    213520475                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         314055     11.07%     11.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead       2452183     86.43%     97.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        71081      2.51%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     77844125     62.73%     62.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1083793      0.87%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         7432      0.01%     63.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     63.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     29760394     23.98%     87.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite     15403666     12.41%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     124099410                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.553329                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            2837319                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.022863                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    464619150                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    138862752                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    123046037                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     126936729                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       223021                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      1157534                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          492                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         3176                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        90273                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads        11007                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       1935495                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        3191729                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       160106                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    129012936                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         1391                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     30505577                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     15435609                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         7556                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        109742                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           60                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         3176                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       535724                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       541523                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1077247                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    123231600                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     29659501                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       867810                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                   69                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            45062017                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        16144251                       # Number of branches executed
system.switch_cpus0.iew.exec_stores          15402516                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.549459                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             123049911                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            123046037                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         66445742                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        130886391                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.548632                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.507660                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    117516368                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     11509077                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        14979                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       938639                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    211584980                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.555410                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.379287                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    169000272     79.87%     79.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     15516775      7.33%     87.21% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      7287865      3.44%     90.65% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      7215122      3.41%     94.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      1958967      0.93%     94.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      8398529      3.97%     98.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       626146      0.30%     99.25% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       457324      0.22%     99.47% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1123980      0.53%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    211584980                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     117516368                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              44693368                       # Number of memory references committed
system.switch_cpus0.commit.loads             29348035                       # Number of loads committed
system.switch_cpus0.commit.membars               7478                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          15518718                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        104500046                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1138202                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      1123980                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           339486146                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          259986594                       # The number of ROB writes
system.switch_cpus0.timesIdled                4078471                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               10757419                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            117516368                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.242779                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.242779                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.445875                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.445875                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       609256468                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      142886197                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      154018470                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         14956                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  45                       # Number of system calls
system.switch_cpus1.numCycles               224277894                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        18263651                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     14935945                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1784550                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      7641345                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         7214188                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1880185                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        79310                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    177344088                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             103606875                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           18263651                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      9094373                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             21723911                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5176744                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3008384                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         10904765                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1798688                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    205429441                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.616347                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.967630                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       183705530     89.43%     89.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1181273      0.58%     90.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1862322      0.91%     90.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2964685      1.44%     92.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1227148      0.60%     92.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1374936      0.67%     93.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1461103      0.71%     94.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          953557      0.46%     94.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        10698887      5.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    205429441                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.081433                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.461958                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       175745023                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4620351                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         21656440                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        55012                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3352612                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      2994953                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          448                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     126538503                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         2855                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3352612                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       176011470                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1478115                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2382117                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         21448294                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       756830                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     126467896                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        16293                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        216623                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       287332                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents        26793                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    175581384                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    588310242                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    588310242                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    149998700                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        25582681                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        32317                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17811                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2304855                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     12059631                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      6478323                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       195895                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1474588                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         126297754                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        32396                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        119578249                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       147570                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     15966758                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     35440101                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         3148                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    205429441                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.582089                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.273941                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    155010984     75.46%     75.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     20238615      9.85%     85.31% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11063615      5.39%     90.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7541985      3.67%     94.37% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7054875      3.43%     97.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2027678      0.99%     98.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1583710      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       537533      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       370446      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    205429441                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          27880     12.52%     12.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         85941     38.60%     51.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       108824     48.88%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    100173385     83.77%     83.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1889214      1.58%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        14502      0.01%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     11054180      9.24%     94.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      6446968      5.39%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     119578249                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.533170                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             222645                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001862                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    444956154                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    142298205                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    117650848                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     119800894                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       358709                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2159712                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          269                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation         1328                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       185027                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads         7478                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3352612                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1015779                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       107132                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    126330275                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        48049                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     12059631                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      6478323                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17786                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         78927                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           28                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents         1328                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1043898                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1016709                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2060607                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    117871621                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     10394851                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1706628                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                  125                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            16840215                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        16586246                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           6445364                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.525561                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             117651793                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            117650848                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         68790689                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        179730886                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.524576                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.382743                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     88110019                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    107999575                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     18330731                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        29248                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1822353                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    202076828                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.534448                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.387986                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    158227002     78.30%     78.30% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     21236798     10.51%     88.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8269574      4.09%     92.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4454907      2.20%     95.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3335118      1.65%     96.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1861666      0.92%     97.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1148371      0.57%     98.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1027256      0.51%     98.75% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2516136      1.25%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    202076828                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     88110019                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     107999575                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              16193215                       # Number of memory references committed
system.switch_cpus1.commit.loads              9899919                       # Number of loads committed
system.switch_cpus1.commit.membars              14592                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          15503039                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         97315388                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2193900                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2516136                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           325890413                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          256013606                       # The number of ROB writes
system.switch_cpus1.timesIdled                2857699                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               18848453                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           88110019                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            107999575                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     88110019                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.545430                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.545430                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.392861                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.392861                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       531550934                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      163085139                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      118012082                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         29222                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  46                       # Number of system calls
system.switch_cpus2.numCycles               224277894                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        18353735                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     15049544                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1799112                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      7738134                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         7179676                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         1883418                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        80795                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    175202488                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             104252356                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           18353735                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      9063094                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             22940655                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        5092702                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5218797                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         10792429                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1785000                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    206627576                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.617050                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.968482                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       183686921     88.90%     88.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2484948      1.20%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2868275      1.39%     91.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         1581382      0.77%     92.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1839824      0.89%     93.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1007726      0.49%     93.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          676810      0.33%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1778315      0.86%     94.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        10703375      5.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    206627576                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.081835                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.464836                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       173804393                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6644138                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         22759917                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       170345                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3248780                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      2980390                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        16857                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     127292637                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        84006                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3248780                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       174071050                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        2442171                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      3447360                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         22674890                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       743322                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     127213796                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          171                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        195307                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       345937                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    176773331                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    592320568                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    592320568                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    151090048                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        25683278                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        33546                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        18791                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          1995642                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     12164291                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      6617776                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       172959                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1462027                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         127027790                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        33624                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        120093359                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       169932                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     15795857                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     36465503                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         3947                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    206627576                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.581207                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.270478                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    156022783     75.51%     75.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     20354476      9.85%     85.36% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     10944144      5.30%     90.66% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7559656      3.66%     94.32% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      6614566      3.20%     97.52% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3397747      1.64%     99.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       810441      0.39%     99.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       528122      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       395641      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    206627576                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          31642     12.07%     12.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     12.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     12.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     12.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     12.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     12.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     12.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     12.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     12.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     12.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     12.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     12.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     12.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     12.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     12.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     12.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     12.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     12.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     12.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     12.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     12.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     12.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     12.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     12.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     12.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     12.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     12.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     12.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        113281     43.23%     55.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       117143     44.70%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    100522324     83.70%     83.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1876332      1.56%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        14713      0.01%     85.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     11109786      9.25%     94.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      6570204      5.47%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     120093359                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.535467                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             262066                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002182                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    447246292                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    142858423                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    118106217                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     120355425                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       303519                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2153148                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          721                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation         1155                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       140354                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads         7358                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3248780                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        2004964                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       130055                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    127061522                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        47477                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     12164291                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      6617776                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        18799                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         91681                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            3                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents         1155                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1042658                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1010178                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2052836                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    118329485                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     10433295                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1763874                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                  108                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            17001994                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        16561583                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           6568699                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.527602                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             118108148                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            118106217                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         70199698                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        183878038                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.526607                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.381773                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     88724578                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    108853277                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     18209544                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        29677                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1809465                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    203378796                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.535224                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.354415                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    158915943     78.14%     78.14% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     20618499     10.14%     88.28% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8638935      4.25%     92.52% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5190822      2.55%     95.08% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3597802      1.77%     96.84% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2320726      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1204277      0.59%     98.58% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       970394      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      1921398      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    203378796                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     88724578                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     108853277                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              16488562                       # Number of memory references committed
system.switch_cpus2.commit.loads             10011140                       # Number of loads committed
system.switch_cpus2.commit.membars              14806                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          15578426                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         98135822                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2214568                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      1921398                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           328519621                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          257374492                       # The number of ROB writes
system.switch_cpus2.timesIdled                2684489                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               17650318                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           88724578                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            108853277                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     88724578                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.527799                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.527799                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.395601                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.395601                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       533785387                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      163916442                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      118785274                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         29650                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  48                       # Number of system calls
system.switch_cpus3.numCycles               224277894                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        18565563                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     15191013                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1812162                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      7758984                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         7317089                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         1919161                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        82761                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    178810201                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             103787373                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           18565563                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      9236250                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             21674754                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        4934347                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       3826502                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         10937651                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1813860                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    207410042                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.614574                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.957149                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       185735288     89.55%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1012925      0.49%     90.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         1606674      0.77%     90.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2175092      1.05%     91.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2235699      1.08%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         1893528      0.91%     93.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1063901      0.51%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1571973      0.76%     95.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        10114962      4.88%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    207410042                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.082779                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.462762                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       176994312                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      5657539                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         21636642                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        23318                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3098228                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3055533                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          360                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     127374328                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1887                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3098228                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       177480204                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1197449                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      3349154                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         21180353                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      1104651                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     127328964                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          144                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        148927                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       482678                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    177663277                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    592354894                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    592354894                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    154179059                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        23484200                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        31786                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        16627                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          3289213                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     11926294                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      6460736                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        75897                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1544957                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         127178304                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        31901                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        120829942                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        16498                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     13978258                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     33390708                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         1332                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    207410042                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.582566                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.273161                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    156263023     75.34%     75.34% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     21044797     10.15%     85.49% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     10653332      5.14%     90.62% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8028979      3.87%     94.49% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      6312895      3.04%     97.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      2560336      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      1598378      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       838400      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       109902      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    207410042                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          23369     11.63%     11.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     11.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     11.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     11.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     11.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     11.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     11.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     11.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     11.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     11.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     11.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     11.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     11.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     11.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     11.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     11.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     11.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     11.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     11.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     11.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     11.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     11.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     11.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     11.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     11.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     11.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     11.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     11.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         74316     36.98%     48.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       103265     51.39%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    101622472     84.10%     84.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1802867      1.49%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        15154      0.01%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     10948792      9.06%     94.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      6440657      5.33%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     120829942                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.538751                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             200950                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.001663                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    449287374                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    141188960                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    119025879                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     121030892                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       245607                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      1910486                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          124                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          501                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        89072                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3098228                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         949001                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       106664                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    127210337                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        39318                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     11926294                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      6460736                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        16631                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         90142                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            6                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          501                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1054663                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1017941                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2072604                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    119170719                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     10303359                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1659223                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                  132                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            16743771                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        16935886                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           6440412                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.531353                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             119026085                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            119025879                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         68332724                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        184129086                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.530707                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.371113                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     89876106                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    110591120                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     16619219                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        30569                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      1835071                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    204311814                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.541286                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.390095                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    158940263     77.79%     77.79% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     22493500     11.01%     88.80% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      8490267      4.16%     92.96% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4049718      1.98%     94.94% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3418087      1.67%     96.61% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1956937      0.96%     97.57% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1709264      0.84%     98.41% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       774909      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2478869      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    204311814                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     89876106                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     110591120                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              16387460                       # Number of memory references committed
system.switch_cpus3.commit.loads             10015801                       # Number of loads committed
system.switch_cpus3.commit.membars              15250                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          15947278                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         99641345                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2277292                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2478869                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           329042660                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          257518981                       # The number of ROB writes
system.switch_cpus3.timesIdled                2706189                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               16867852                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           89876106                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            110591120                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     89876106                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.495412                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.495412                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.400735                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.400735                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       536367487                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      165801617                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      118071653                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         30542                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                  45                       # Number of system calls
system.switch_cpus4.numCycles               224277894                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups        18284378                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted     14952840                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect      1781645                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups      7529759                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits         7211359                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS         1880594                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect        79139                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles    177368419                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts             103786913                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches           18284378                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches      9091953                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles             21748018                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles        5185125                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles       3002761                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines         10905425                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes      1796113                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples    205483534                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.617116                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.969003                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0       183735516     89.42%     89.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1         1180441      0.57%     89.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2         1863726      0.91%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3         2966274      1.44%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4         1227873      0.60%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5         1367887      0.67%     93.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6         1465707      0.71%     94.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7          953520      0.46%     94.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8        10722590      5.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total    205483534                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.081526                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.462760                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles       175767442                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles      4616943                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles         21679916                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles        55335                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles       3363895                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved      2998730                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          445                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts     126727768                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         2838                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles       3363895                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles       176036176                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles        1470475                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles      2381771                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles         21470101                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles       761113                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts     126657411                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents        16132                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents        217506                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents       289421                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.FullRegisterEvents        26405                       # Number of times there has been no free registers
system.switch_cpus4.rename.RenamedOperands    175842350                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups    589221758                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups    589221758                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps    150092113                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps        25750233                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts        32219                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts        17703                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts          2316578                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads     12058966                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores      6487059                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads       195958                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores      1472650                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded         126485635                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded        32304                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued        119679965                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued       147263                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined     16091954                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined     35876127                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved         3036                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples    205483534                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.582431                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.274378                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0    155037459     75.45%     75.45% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1     20242088      9.85%     85.30% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2     11060415      5.38%     90.68% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3      7553556      3.68%     94.36% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4      7066176      3.44%     97.80% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5      2030678      0.99%     98.79% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6      1585085      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7       536841      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8       371236      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total    205483534                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu          27883     12.45%     12.45% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead         86876     38.80%     51.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite       109157     48.75%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu    100255317     83.77%     83.77% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult      1895255      1.58%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc        14511      0.01%     85.37% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead     11058889      9.24%     94.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite      6455993      5.39%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total     119679965                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.533624                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt             223916                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.001871                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads    445214643                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes    142611179                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses    117758953                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses     119903881                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads       359106                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads      2152918                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses          259                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation         1317                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores       189845                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads         7503                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles       3363895                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles        1014728                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles       106144                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts    126518059                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts        49930                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts     12058966                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts      6487059                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts        17684                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents         77960                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents           29                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents         1317                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect      1041068                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect      1016852                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts      2057920                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts    117979429                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts     10399395                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts      1700536                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                  120                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs            16853700                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches        16596450                       # Number of branches executed
system.switch_cpus4.iew.exec_stores           6454305                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.526041                       # Inst execution rate
system.switch_cpus4.iew.wb_sent             117759856                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count            117758953                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers         68851548                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers        179901474                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.525058                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.382718                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts     88164824                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps    108066725                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts     18451508                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls        29268                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts      1819458                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples    202119639                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.534667                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.388278                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0    158245401     78.29%     78.29% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1     21249005     10.51%     88.81% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2      8270928      4.09%     92.90% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3      4458833      2.21%     95.10% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4      3336569      1.65%     96.75% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5      1864307      0.92%     97.68% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6      1148450      0.57%     98.25% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7      1028314      0.51%     98.75% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8      2517832      1.25%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total    202119639                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts     88164824                       # Number of instructions committed
system.switch_cpus4.commit.committedOps     108066725                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs              16203261                       # Number of memory references committed
system.switch_cpus4.commit.loads              9906048                       # Number of loads committed
system.switch_cpus4.commit.membars              14602                       # Number of memory barriers committed
system.switch_cpus4.commit.branches          15512664                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts         97375901                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls      2195262                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events      2517832                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads           326119455                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes          256400555                       # The number of ROB writes
system.switch_cpus4.timesIdled                2856277                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles               18794360                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts           88164824                       # Number of Instructions Simulated
system.switch_cpus4.committedOps            108066725                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total     88164824                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.543848                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.543848                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.393105                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.393105                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads       532027390                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes      163232217                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads      118204501                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes         29242                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                  48                       # Number of system calls
system.switch_cpus5.numCycles               224277894                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups        18587295                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted     15210206                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect      1812332                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups      7639042                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits         7311199                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS         1914697                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect        82076                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles    178769873                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts             103948316                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches           18587295                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches      9225896                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles             21695314                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles        4956440                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles       3809563                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines         10938450                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes      1814453                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples    207395267                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.615518                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.958851                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0       185699953     89.54%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1         1011520      0.49%     90.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2         1605197      0.77%     90.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3         2174197      1.05%     91.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4         2239879      1.08%     92.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5         1892772      0.91%     93.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6         1057712      0.51%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7         1570859      0.76%     95.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8        10143178      4.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total    207395267                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.082876                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.463480                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles       176954665                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles      5639992                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles         21656088                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles        24363                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles       3120156                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved      3058427                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          362                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts     127560840                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1902                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles       3120156                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles       177441982                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles        1194219                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles      3333224                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles         21199249                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles      1106434                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts     127515574                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents          143                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents        149509                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents       483191                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands    177909660                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups    593236929                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups    593236929                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps    154142215                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps        23767445                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts        31456                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts        16301                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts          3296910                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads     11939668                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores      6465576                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads        76017                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores      1549798                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded         127355949                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded        31564                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued        120883017                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued        16467                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined     14176399                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined     34022127                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved         1003                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples    207395267                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.582863                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.273458                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0    156241790     75.34%     75.34% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1     21029835     10.14%     85.48% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2     10654543      5.14%     90.61% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3      8042195      3.88%     94.49% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4      6320390      3.05%     97.54% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5      2560676      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6      1598784      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7       836565      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8       110489      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total    207395267                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu          23047     11.33%     11.33% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead         77168     37.95%     49.29% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite       103119     50.71%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu    101669282     84.11%     84.11% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult      1807120      1.49%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc        15150      0.01%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead     10945325      9.05%     94.67% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite      6446140      5.33%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total     120883017                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.538988                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt             203334                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.001682                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads    449381102                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes    141564405                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses    119076350                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses     121086351                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads       248380                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads      1926237                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           95                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation          495                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores        95421                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles       3120156                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles         945716                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles       106593                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts    127387647                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts        47273                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts     11939668                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts      6465576                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts        16305                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents         90009                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            7                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents          495                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect      1050809                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect      1025252                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts      2076061                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts    119222189                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts     10301327                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts      1660828                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                  134                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs            16747215                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches        16941065                       # Number of branches executed
system.switch_cpus5.iew.exec_stores           6445888                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.531582                       # Inst execution rate
system.switch_cpus5.iew.wb_sent             119076558                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count            119076350                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers         68365464                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers        184255149                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.530932                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.371037                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts     89854619                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps    110564754                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts     16822931                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls        30561                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts      1835229                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples    204275111                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.541254                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.390176                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0    158916038     77.80%     77.80% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1     22490532     11.01%     88.81% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2      8487418      4.15%     92.96% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3      4043621      1.98%     94.94% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4      3419186      1.67%     96.61% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5      1950826      0.95%     97.57% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6      1713969      0.84%     98.41% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7       774333      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8      2479188      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total    204275111                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts     89854619                       # Number of instructions committed
system.switch_cpus5.commit.committedOps     110564754                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs              16383586                       # Number of memory references committed
system.switch_cpus5.commit.loads             10013431                       # Number of loads committed
system.switch_cpus5.commit.membars              15246                       # Number of memory barriers committed
system.switch_cpus5.commit.branches          15943473                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts         99617622                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls      2276765                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events      2479188                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads           329182984                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes          257895578                       # The number of ROB writes
system.switch_cpus5.timesIdled                2707198                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles               16882627                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts           89854619                       # Number of Instructions Simulated
system.switch_cpus5.committedOps            110564754                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total     89854619                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.496009                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.496009                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.400640                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.400640                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads       536551603                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes      165869725                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads      118235595                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes         30534                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                  48                       # Number of system calls
system.switch_cpus6.numCycles               224277894                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups        18578894                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted     15201114                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect      1810076                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups      7649232                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits         7311291                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS         1919690                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect        82537                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles    178838984                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts             103903840                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches           18578894                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches      9230981                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles             21680361                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles        4940101                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles       3818009                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines         10938205                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes      1812037                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples    207443768                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.615055                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.958036                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0       185763407     89.55%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1         1005683      0.48%     90.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2         1599868      0.77%     90.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3         2174515      1.05%     91.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4         2235101      1.08%     92.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5         1894966      0.91%     93.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6         1069179      0.52%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7         1578304      0.76%     95.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8        10122745      4.88%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total    207443768                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.082839                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.463282                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles       177021871                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles      5650484                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles         21642111                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles        23247                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles       3106052                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved      3058761                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          363                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts     127493576                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1916                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles       3106052                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles       177503634                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles        1198976                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles      3339802                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles         21189812                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles      1105489                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts     127454128                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents          153                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents        149306                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents       482908                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands    177837941                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups    592942095                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups    592942095                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps    154254620                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps        23583321                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts        31603                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts        16438                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts          3290089                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads     11921035                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores      6467677                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads        76132                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores      1549729                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded         127313718                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded        31716                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued        120918208                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued        16572                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined     14042025                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined     33632391                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved         1132                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples    207443768                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.582896                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.273576                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0    156272076     75.33%     75.33% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1     21049503     10.15%     85.48% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2     10650476      5.13%     90.61% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3      8036602      3.87%     94.49% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4      6324513      3.05%     97.54% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5      2563553      1.24%     98.77% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6      1598153      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7       837924      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8       110968      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total    207443768                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu          23431     11.71%     11.71% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead         73612     36.78%     48.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite       103076     51.51%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu    101694978     84.10%     84.10% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult      1807429      1.49%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc        15161      0.01%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead     10952936      9.06%     94.67% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite      6447704      5.33%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total     120918208                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.539145                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt             200119                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.001655                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads    449496875                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes    141387955                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses    119121204                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses     121118327                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads       247763                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads      1900309                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses          126                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation          498                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores        92902                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles       3106052                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles         949113                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles       106893                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts    127345568                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts         6595                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts     11921035                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts      6467677                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts        16442                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents         90453                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            9                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents          498                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect      1053759                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect      1017478                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts      2071237                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts    119264918                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts     10307367                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts      1653290                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                  134                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs            16754814                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches        16946227                       # Number of branches executed
system.switch_cpus6.iew.exec_stores           6447447                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.531773                       # Inst execution rate
system.switch_cpus6.iew.wb_sent             119121432                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count            119121204                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers         68374988                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers        184243226                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.531132                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.371113                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts     89920183                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps    110645380                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts     16700225                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls        30584                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts      1832990                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples    204337716                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.541483                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.390297                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0    158943658     77.78%     77.78% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1     22503084     11.01%     88.80% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2      8495566      4.16%     92.96% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3      4054498      1.98%     94.94% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4      3417766      1.67%     96.61% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5      1958197      0.96%     97.57% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6      1710071      0.84%     98.41% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7       773813      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8      2481063      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total    204337716                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts     89920183                       # Number of instructions committed
system.switch_cpus6.commit.committedOps     110645380                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs              16395501                       # Number of memory references committed
system.switch_cpus6.commit.loads             10020726                       # Number of loads committed
system.switch_cpus6.commit.membars              15258                       # Number of memory barriers committed
system.switch_cpus6.commit.branches          15955099                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts         99690261                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls      2278422                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events      2481063                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads           329201634                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes          257797312                       # The number of ROB writes
system.switch_cpus6.timesIdled                2705644                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles               16834126                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts           89920183                       # Number of Instructions Simulated
system.switch_cpus6.committedOps            110645380                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total     89920183                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.494189                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.494189                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.400932                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.400932                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads       536782888                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes      165926021                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads      118199187                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes         30556                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                  48                       # Number of system calls
system.switch_cpus7.numCycles               224277894                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups        18587244                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted     15209102                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect      1810114                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups      7670773                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits         7315422                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS         1917415                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect        82407                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles    178812118                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts             103948796                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches           18587244                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches      9232837                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles             21694682                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles        4945051                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles       3822617                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines         10937902                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes      1812267                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples    207440744                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.615359                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.958521                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0       185746062     89.54%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1         1009904      0.49%     90.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2         1604321      0.77%     90.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3         2174510      1.05%     91.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4         2239032      1.08%     92.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5         1894035      0.91%     93.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6         1064154      0.51%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7         1572541      0.76%     95.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8        10136185      4.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total    207440744                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.082876                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.463482                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles       176995030                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles      5654970                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles         21655772                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles        24001                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles       3110968                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved      3059332                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          361                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts     127555277                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1911                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles       3110968                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles       177481359                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles        1200416                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles      3340601                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles         21199627                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles      1107770                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts     127512022                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents          140                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents        149821                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents       483817                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands    177901955                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups    593226646                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups    593226646                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps    154228787                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps        23673166                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts        31521                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts        16360                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts          3294494                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads     11933628                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores      6468239                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads        75913                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores      1605576                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded         127358633                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded        31636                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued        120917483                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued        16501                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined     14119998                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined     33854752                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved         1059                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples    207440744                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.582901                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.273191                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0    156230809     75.31%     75.31% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1     21090541     10.17%     85.48% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2     10668249      5.14%     90.62% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3      8025325      3.87%     94.49% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4      6317788      3.05%     97.54% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5      2562980      1.24%     98.77% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6      1596766      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7       838467      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8       109819      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total    207440744                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu          23244     11.52%     11.52% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead         75392     37.37%     48.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite       103111     51.11%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu    101695664     84.10%     84.10% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult      1807818      1.50%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc        15159      0.01%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead     10950442      9.06%     94.67% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite      6448400      5.33%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total     120917483                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.539141                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt             201747                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.001668                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads    449493958                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes    141510768                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses    119119951                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses     121119230                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads       248648                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads      1914583                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses           99                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation          503                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores        94522                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles       3110968                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles         951323                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles       106779                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts    127390402                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts        35742                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts     11933628                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts      6468239                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts        16362                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents         90230                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            5                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents          503                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect      1050502                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect      1021252                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts      2071754                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts    119265112                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts     10307126                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts      1652371                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                  133                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs            16755280                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches        16945738                       # Number of branches executed
system.switch_cpus7.iew.exec_stores           6448154                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.531774                       # Inst execution rate
system.switch_cpus7.iew.wb_sent             119120177                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count            119119951                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers         68383392                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers        184285531                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.531127                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.371073                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts     89905088                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps    110626846                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts     16763591                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls        30577                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts      1833026                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples    204329776                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.541413                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.389666                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0    158912882     77.77%     77.77% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1     22532629     11.03%     88.80% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2      8488301      4.15%     92.95% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3      4049970      1.98%     94.94% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4      3440375      1.68%     96.62% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5      1955706      0.96%     97.58% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6      1698301      0.83%     98.41% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7       775027      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8      2476585      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total    204329776                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts     89905088                       # Number of instructions committed
system.switch_cpus7.commit.committedOps     110626846                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs              16392762                       # Number of memory references committed
system.switch_cpus7.commit.loads             10019045                       # Number of loads committed
system.switch_cpus7.commit.membars              15254                       # Number of memory barriers committed
system.switch_cpus7.commit.branches          15952457                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts         99673522                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls      2278036                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events      2476585                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads           329243004                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes          257891895                       # The number of ROB writes
system.switch_cpus7.timesIdled                2705797                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles               16837150                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts           89905088                       # Number of Instructions Simulated
system.switch_cpus7.committedOps            110626846                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total     89905088                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.494607                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.494607                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.400865                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.400865                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads       536771680                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes      165923486                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads      118243526                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes         30550                       # number of misc regfile writes
system.l2.replacements                         107780                       # number of replacements
system.l2.tagsinuse                      32764.175025                       # Cycle average of tags in use
system.l2.total_refs                          2477945                       # Total number of references to valid blocks.
system.l2.sampled_refs                         140548                       # Sample count of references to valid blocks.
system.l2.avg_refs                          17.630596                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           244.147620                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      9.419462                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   4767.736619                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     10.439859                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   3380.468172                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      8.718277                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   2714.358133                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     10.077007                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   2047.704094                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst     10.286314                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data   3301.390963                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst     11.186349                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data   2048.730425                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst     11.093708                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data   2034.638623                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst     10.876268                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data   2055.258096                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           1664.324484                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           1421.535144                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           1433.192573                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           1007.418609                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           1482.761784                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           1009.573326                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           1043.940000                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           1024.899115                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.007451                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000287                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.145500                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000319                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.103164                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000266                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.082836                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000308                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.062491                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000314                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.100750                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000341                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.062522                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000339                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.062092                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000332                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.062721                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.050791                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.043382                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.043738                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.030744                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.045250                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.030810                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.031859                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.031277                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999883                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data        50320                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        44856                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        36872                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        27318                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data        45059                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data        27313                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data        27431                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data        27402                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  286583                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            99376                       # number of Writeback hits
system.l2.Writeback_hits::total                 99376                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           69                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data          118                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data          138                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data          133                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data          120                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data          137                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data          133                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data          136                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   984                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data        50389                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        44974                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        37010                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        27451                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data        45179                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data        27450                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data        27564                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data        27538                       # number of demand (read+write) hits
system.l2.demand_hits::total                   287567                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data        50389                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        44974                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        37010                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        27451                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data        45179                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data        27450                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data        27564                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data        27538                       # number of overall hits
system.l2.overall_hits::total                  287567                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           38                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        20986                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        19284                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           38                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        12188                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         9033                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           39                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data        19035                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           43                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data         9022                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           42                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data         8929                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           43                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data         8950                       # number of ReadReq misses
system.l2.ReadReq_misses::total                107750                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus2.data           11                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  11                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        20986                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        19284                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        12199                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         9033                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           39                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data        19035                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           43                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data         9022                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           42                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data         8929                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           43                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data         8950                       # number of demand (read+write) misses
system.l2.demand_misses::total                 107761                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           38                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        20986                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        19284                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           38                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        12199                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         9033                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           39                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data        19035                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           43                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data         9022                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           42                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data         8929                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           43                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data         8950                       # number of overall misses
system.l2.overall_misses::total                107761                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      5559261                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   3373047086                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      6229315                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   3116409655                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      5718965                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   1978958348                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      6212370                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data   1462167412                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      5858102                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data   3075175166                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      6606047                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data   1457294857                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      6582085                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data   1440288336                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      6645764                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data   1443699011                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     17396451780                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data      1790600                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       1790600                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      5559261                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   3373047086                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      6229315                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   3116409655                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      5718965                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   1980748948                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      6212370                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data   1462167412                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      5858102                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data   3075175166                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      6606047                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data   1457294857                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      6582085                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data   1440288336                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      6645764                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data   1443699011                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      17398242380                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      5559261                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   3373047086                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      6229315                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   3116409655                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      5718965                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   1980748948                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      6212370                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data   1462167412                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      5858102                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data   3075175166                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      6606047                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data   1457294857                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      6582085                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data   1440288336                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      6645764                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data   1443699011                       # number of overall miss cycles
system.l2.overall_miss_latency::total     17398242380                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           39                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        71306                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           41                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        64140                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           39                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        49060                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           42                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        36351                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           40                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data        64094                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           45                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data        36335                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           44                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data        36360                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           45                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data        36352                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              394333                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        99376                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             99376                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           69                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data          118                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data          149                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data          133                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data          120                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data          137                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data          133                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data          136                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               995                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           39                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        71375                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           41                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        64258                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           39                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        49209                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           42                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        36484                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           40                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data        64214                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           45                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data        36472                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           44                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data        36493                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           45                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data        36488                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               395328                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           39                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        71375                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           41                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        64258                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           39                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        49209                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           42                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        36484                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           40                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data        64214                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           45                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data        36472                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           44                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data        36493                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           45                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data        36488                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              395328                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.974359                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.294309                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.975610                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.300655                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.974359                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.248430                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.952381                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.248494                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.975000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.296986                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.955556                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.248301                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.954545                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.245572                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.955556                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.246204                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.273246                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.073826                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.011055                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.974359                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.294025                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.975610                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.300103                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.974359                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.247902                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.952381                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.247588                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.975000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.296431                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.955556                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.247368                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.954545                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.244677                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.955556                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.245286                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.272586                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.974359                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.294025                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.975610                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.300103                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.974359                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.247902                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.952381                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.247588                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.975000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.296431                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.955556                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.247368                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.954545                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.244677                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.955556                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.245286                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.272586                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 146296.342105                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 160728.442104                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 155732.875000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 161605.976716                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 150499.078947                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 162369.408270                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 155309.250000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 161869.524189                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 150207.743590                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 161553.725558                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst       153629                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 161526.807471                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 156716.309524                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 161304.551014                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 154552.651163                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 161307.152067                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 161451.988677                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 162781.818182                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 162781.818182                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 146296.342105                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 160728.442104                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 155732.875000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 161605.976716                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 150499.078947                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 162369.780146                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 155309.250000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 161869.524189                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 150207.743590                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 161553.725558                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst       153629                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 161526.807471                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 156716.309524                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 161304.551014                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 154552.651163                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 161307.152067                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 161452.124423                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 146296.342105                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 160728.442104                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 155732.875000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 161605.976716                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 150499.078947                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 162369.780146                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 155309.250000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 161869.524189                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 150207.743590                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 161553.725558                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst       153629                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 161526.807471                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 156716.309524                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 161304.551014                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 154552.651163                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 161307.152067                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 161452.124423                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                37237                       # number of writebacks
system.l2.writebacks::total                     37237                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           38                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        20986                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        19284                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           38                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        12188                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         9033                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           39                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data        19035                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           43                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data         9022                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           42                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data         8929                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           43                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data         8950                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           107750                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data           11                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             11                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        20986                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        19284                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        12199                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         9033                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data        19035                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           43                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data         9022                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           42                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data         8929                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           43                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data         8950                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            107761                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        20986                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        19284                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        12199                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         9033                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data        19035                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           43                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data         9022                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           42                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data         8929                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           43                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data         8950                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           107761                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      3347175                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   2151054829                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      3901778                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   1993260166                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      3508452                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   1268940914                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      3885688                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    936088049                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      3586250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data   1966462953                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      4106376                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data    931794811                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      4140540                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data    920254628                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      4147651                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data    922391746                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  11120872006                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data      1148561                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      1148561                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      3347175                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   2151054829                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      3901778                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   1993260166                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      3508452                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   1270089475                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      3885688                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    936088049                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      3586250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data   1966462953                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      4106376                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data    931794811                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      4140540                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data    920254628                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      4147651                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data    922391746                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  11122020567                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      3347175                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   2151054829                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      3901778                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   1993260166                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      3508452                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   1270089475                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      3885688                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    936088049                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      3586250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data   1966462953                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      4106376                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data    931794811                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      4140540                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data    920254628                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      4147651                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data    922391746                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  11122020567                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.294309                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.975610                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.300655                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.248430                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.952381                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.248494                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.975000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.296986                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.955556                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.248301                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.954545                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.245572                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.955556                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.246204                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.273246                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.073826                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.011055                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.974359                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.294025                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.975610                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.300103                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.974359                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.247902                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.952381                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.247588                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.975000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.296431                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.955556                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.247368                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.954545                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.244677                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.955556                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.245286                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.272586                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.974359                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.294025                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.975610                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.300103                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.974359                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.247902                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.952381                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.247588                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.975000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.296431                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.955556                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.247368                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.954545                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.244677                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.955556                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.245286                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.272586                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 88083.552632                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 102499.515344                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 97544.450000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 103363.418689                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 92327.684211                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 104113.957499                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 97142.200000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 103629.807262                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 91955.128205                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 103307.746414                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 95497.116279                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 103280.293837                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 98584.285714                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 103063.571285                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst        96457                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 103060.530279                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 103209.949012                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 104414.636364                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 104414.636364                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 88083.552632                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 102499.515344                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 97544.450000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 103363.418689                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 92327.684211                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 104114.228625                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 97142.200000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 103629.807262                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 91955.128205                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 103307.746414                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 95497.116279                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 103280.293837                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 98584.285714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 103063.571285                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst        96457                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 103060.530279                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 103210.071983                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 88083.552632                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 102499.515344                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 97544.450000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 103363.418689                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 92327.684211                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 104114.228625                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 97142.200000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 103629.807262                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 91955.128205                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 103307.746414                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 95497.116279                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 103280.293837                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 98584.285714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 103063.571285                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst        96457                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 103060.530279                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 103210.071983                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     2                       # number of replacements
system.cpu0.icache.tagsinuse               578.349714                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1010670240                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   582                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1736546.804124                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    37.319909                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   541.029805                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.059808                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.867035                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.926842                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     10662350                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       10662350                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     10662350                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        10662350                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     10662350                       # number of overall hits
system.cpu0.icache.overall_hits::total       10662350                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           48                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           48                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           48                       # number of overall misses
system.cpu0.icache.overall_misses::total           48                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      7529033                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      7529033                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      7529033                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      7529033                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      7529033                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      7529033                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     10662398                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     10662398                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     10662398                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     10662398                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     10662398                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     10662398                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000005                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000005                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 156854.854167                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 156854.854167                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 156854.854167                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 156854.854167                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 156854.854167                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 156854.854167                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            9                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            9                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            9                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           39                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           39                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           39                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      6208778                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      6208778                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      6208778                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      6208778                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      6208778                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      6208778                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 159199.435897                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 159199.435897                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 159199.435897                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 159199.435897                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 159199.435897                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 159199.435897                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 71375                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               432110425                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 71631                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               6032.449987                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   111.876641                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data   144.123359                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.437018                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.562982                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     27996310                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       27996310                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data     15329923                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      15329923                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         7488                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         7488                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         7478                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         7478                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     43326233                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        43326233                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     43326233                       # number of overall hits
system.cpu0.dcache.overall_hits::total       43326233                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       249630                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       249630                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          228                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          228                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       249858                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        249858                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       249858                       # number of overall misses
system.cpu0.dcache.overall_misses::total       249858                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  27267894373                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  27267894373                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     19638742                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     19638742                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  27287533115                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  27287533115                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  27287533115                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  27287533115                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     28245940                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     28245940                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data     15330151                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     15330151                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         7488                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         7488                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         7478                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         7478                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     43576091                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     43576091                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     43576091                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     43576091                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008838                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008838                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000015                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000015                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005734                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005734                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005734                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005734                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 109233.242691                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 109233.242691                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 86134.833333                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 86134.833333                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 109212.164970                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 109212.164970                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 109212.164970                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 109212.164970                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        20998                       # number of writebacks
system.cpu0.dcache.writebacks::total            20998                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       178324                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       178324                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          159                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          159                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       178483                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       178483                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       178483                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       178483                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        71306                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        71306                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           69                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           69                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        71375                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        71375                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        71375                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        71375                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   7053705359                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   7053705359                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      4792367                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      4792367                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   7058497726                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   7058497726                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   7058497726                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   7058497726                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002524                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002524                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001638                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001638                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001638                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001638                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 98921.624534                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 98921.624534                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 69454.594203                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 69454.594203                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 98893.138018                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 98893.138018                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 98893.138018                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 98893.138018                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               529.867754                       # Cycle average of tags in use
system.cpu1.icache.total_refs               987008231                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   531                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1858772.563089                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    39.867754                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          490                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.063891                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.785256                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.849147                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     10904716                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       10904716                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     10904716                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        10904716                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     10904716                       # number of overall hits
system.cpu1.icache.overall_hits::total       10904716                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           49                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           49                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           49                       # number of overall misses
system.cpu1.icache.overall_misses::total           49                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      7968057                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      7968057                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      7968057                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      7968057                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      7968057                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      7968057                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     10904765                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     10904765                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     10904765                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     10904765                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     10904765                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     10904765                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 162613.408163                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 162613.408163                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 162613.408163                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 162613.408163                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 162613.408163                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 162613.408163                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            8                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            8                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            8                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           41                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           41                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           41                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      6690892                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      6690892                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      6690892                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      6690892                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      6690892                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      6690892                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 163192.487805                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 163192.487805                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 163192.487805                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 163192.487805                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 163192.487805                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 163192.487805                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 64257                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               175168092                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 64513                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2715.237115                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   234.301831                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    21.698169                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.915242                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.084758                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      7561181                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        7561181                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6263063                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6263063                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17612                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17612                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        14611                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        14611                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     13824244                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        13824244                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     13824244                       # number of overall hits
system.cpu1.dcache.overall_hits::total       13824244                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       163200                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       163200                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          715                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          715                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       163915                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        163915                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       163915                       # number of overall misses
system.cpu1.dcache.overall_misses::total       163915                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  18342910057                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  18342910057                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     60730945                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     60730945                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  18403641002                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  18403641002                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  18403641002                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  18403641002                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      7724381                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      7724381                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6263778                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6263778                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17612                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17612                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        14611                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        14611                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     13988159                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     13988159                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     13988159                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     13988159                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.021128                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.021128                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000114                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000114                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.011718                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.011718                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.011718                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.011718                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 112395.282212                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 112395.282212                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 84938.384615                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 84938.384615                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 112275.514761                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 112275.514761                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 112275.514761                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 112275.514761                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        12135                       # number of writebacks
system.cpu1.dcache.writebacks::total            12135                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        99060                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        99060                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          597                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          597                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        99657                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        99657                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        99657                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        99657                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        64140                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        64140                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data          118                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          118                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        64258                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        64258                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        64258                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        64258                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   6274650832                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   6274650832                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      7773710                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      7773710                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   6282424542                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   6282424542                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   6282424542                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   6282424542                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.008304                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.008304                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004594                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004594                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004594                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004594                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 97827.421765                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 97827.421765                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 65878.898305                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 65878.898305                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 97768.753182                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 97768.753182                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 97768.753182                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 97768.753182                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               519.539991                       # Cycle average of tags in use
system.cpu2.icache.total_refs               982471722                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   521                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1885742.268714                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    37.539991                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          482                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.060160                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.772436                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.832596                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     10792381                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       10792381                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     10792381                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        10792381                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     10792381                       # number of overall hits
system.cpu2.icache.overall_hits::total       10792381                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           48                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           48                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           48                       # number of overall misses
system.cpu2.icache.overall_misses::total           48                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      7538718                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      7538718                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      7538718                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      7538718                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      7538718                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      7538718                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     10792429                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     10792429                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     10792429                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     10792429                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     10792429                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     10792429                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 157056.625000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 157056.625000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 157056.625000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 157056.625000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 157056.625000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 157056.625000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            9                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            9                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            9                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           39                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           39                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           39                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      6210895                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      6210895                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      6210895                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      6210895                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      6210895                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      6210895                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 159253.717949                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 159253.717949                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 159253.717949                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 159253.717949                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 159253.717949                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 159253.717949                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 49209                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               166485967                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 49465                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               3365.732680                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   234.019823                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    21.980177                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.914140                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.085860                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      7617321                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        7617321                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6441957                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6441957                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        15970                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        15970                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        14825                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        14825                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     14059278                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        14059278                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     14059278                       # number of overall hits
system.cpu2.dcache.overall_hits::total       14059278                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       168908                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       168908                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         3753                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         3753                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       172661                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        172661                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       172661                       # number of overall misses
system.cpu2.dcache.overall_misses::total       172661                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  20099340866                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  20099340866                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data    475490852                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    475490852                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  20574831718                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  20574831718                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  20574831718                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  20574831718                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      7786229                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      7786229                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6445710                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6445710                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        15970                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        15970                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        14825                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        14825                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     14231939                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     14231939                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     14231939                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     14231939                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.021693                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.021693                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000582                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000582                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.012132                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.012132                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.012132                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.012132                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 118995.789815                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 118995.789815                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 126696.203570                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 126696.203570                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 119163.167814                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 119163.167814                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 119163.167814                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 119163.167814                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets         3143                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets         3143                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        19906                       # number of writebacks
system.cpu2.dcache.writebacks::total            19906                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       119848                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       119848                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data         3604                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         3604                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       123452                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       123452                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       123452                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       123452                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        49060                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        49060                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data          149                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total          149                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        49209                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        49209                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        49209                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        49209                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   4541982910                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   4541982910                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data     10950317                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     10950317                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   4552933227                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   4552933227                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   4552933227                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   4552933227                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006301                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006301                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.003458                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.003458                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.003458                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.003458                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 92580.165308                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 92580.165308                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 73492.060403                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 73492.060403                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 92522.368408                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 92522.368408                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 92522.368408                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 92522.368408                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               516.207200                       # Cycle average of tags in use
system.cpu3.icache.total_refs               981387963                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1898235.905222                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    41.207200                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          475                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.066037                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.761218                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.827255                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     10937601                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       10937601                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     10937601                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        10937601                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     10937601                       # number of overall hits
system.cpu3.icache.overall_hits::total       10937601                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           50                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           50                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           50                       # number of overall misses
system.cpu3.icache.overall_misses::total           50                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      9487720                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      9487720                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      9487720                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      9487720                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      9487720                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      9487720                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     10937651                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     10937651                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     10937651                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     10937651                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     10937651                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     10937651                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000005                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000005                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 189754.400000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 189754.400000                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 189754.400000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 189754.400000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 189754.400000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 189754.400000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            8                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            8                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            8                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           42                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           42                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           42                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      8145854                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      8145854                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      8145854                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      8145854                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      8145854                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      8145854                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 193948.904762                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 193948.904762                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 193948.904762                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 193948.904762                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 193948.904762                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 193948.904762                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 36484                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               160519794                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 36740                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               4369.074415                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.745590                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.254410                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.913069                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.086931                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      7535101                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        7535101                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      6341591                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       6341591                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        16514                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        16514                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        15271                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        15271                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     13876692                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        13876692                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     13876692                       # number of overall hits
system.cpu3.dcache.overall_hits::total       13876692                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       116617                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       116617                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          773                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          773                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       117390                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        117390                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       117390                       # number of overall misses
system.cpu3.dcache.overall_misses::total       117390                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  13253678169                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  13253678169                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     66131871                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     66131871                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  13319810040                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  13319810040                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  13319810040                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  13319810040                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      7651718                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      7651718                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      6342364                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      6342364                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        16514                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        16514                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        15271                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        15271                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     13994082                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     13994082                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     13994082                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     13994082                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.015241                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.015241                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000122                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000122                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008389                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008389                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008389                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008389                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 113651.338733                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 113651.338733                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 85552.226391                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 85552.226391                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 113466.309226                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 113466.309226                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 113466.309226                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 113466.309226                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         8603                       # number of writebacks
system.cpu3.dcache.writebacks::total             8603                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        80266                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        80266                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          640                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          640                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        80906                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        80906                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        80906                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        80906                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        36351                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        36351                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data          133                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          133                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        36484                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        36484                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        36484                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        36484                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   3350887902                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   3350887902                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      8848015                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      8848015                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   3359735917                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   3359735917                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   3359735917                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   3359735917                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004751                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004751                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002607                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002607                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002607                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002607                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 92181.450359                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 92181.450359                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 66526.428571                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 66526.428571                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 92087.926680                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 92087.926680                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 92087.926680                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 92087.926680                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               528.305588                       # Cycle average of tags in use
system.cpu4.icache.total_refs               987008889                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   530                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1862280.922642                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    38.305588                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          490                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.061387                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.785256                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.846644                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst     10905374                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       10905374                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst     10905374                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        10905374                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst     10905374                       # number of overall hits
system.cpu4.icache.overall_hits::total       10905374                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           51                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           51                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           51                       # number of overall misses
system.cpu4.icache.overall_misses::total           51                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      7583890                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      7583890                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      7583890                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      7583890                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      7583890                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      7583890                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst     10905425                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     10905425                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst     10905425                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     10905425                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst     10905425                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     10905425                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000005                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000005                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 148703.725490                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 148703.725490                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 148703.725490                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 148703.725490                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 148703.725490                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 148703.725490                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           11                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           11                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           11                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           40                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           40                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           40                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      6312502                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      6312502                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      6312502                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      6312502                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      6312502                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      6312502                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 157812.550000                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 157812.550000                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 157812.550000                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 157812.550000                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 157812.550000                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 157812.550000                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                 64214                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               175175254                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                 64470                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs               2717.159206                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   234.320457                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    21.679543                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.915314                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.084686                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data      7564555                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        7564555                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data      6266956                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       6266956                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data        17497                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total        17497                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data        14621                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total        14621                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data     13831511                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        13831511                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data     13831511                       # number of overall hits
system.cpu4.dcache.overall_hits::total       13831511                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data       162661                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       162661                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data          720                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          720                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data       163381                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        163381                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data       163381                       # number of overall misses
system.cpu4.dcache.overall_misses::total       163381                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data  18242351044                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total  18242351044                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data     60704682                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total     60704682                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data  18303055726                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  18303055726                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data  18303055726                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  18303055726                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data      7727216                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      7727216                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data      6267676                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      6267676                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data        17497                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total        17497                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data        14621                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total        14621                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data     13994892                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     13994892                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data     13994892                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     13994892                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.021050                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.021050                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000115                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000115                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.011674                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.011674                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.011674                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.011674                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 112149.507528                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 112149.507528                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 84312.058333                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 84312.058333                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 112026.831308                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 112026.831308                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 112026.831308                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 112026.831308                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks        12645                       # number of writebacks
system.cpu4.dcache.writebacks::total            12645                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data        98567                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total        98567                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data          600                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total          600                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data        99167                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total        99167                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data        99167                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total        99167                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data        64094                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        64094                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data          120                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total          120                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data        64214                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        64214                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data        64214                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        64214                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data   6245541424                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   6245541424                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data      7820773                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total      7820773                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data   6253362197                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   6253362197                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data   6253362197                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   6253362197                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.008295                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.008295                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.004588                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.004588                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.004588                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.004588                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 97443.464661                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 97443.464661                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 65173.108333                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 65173.108333                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 97383.159389                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 97383.159389                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 97383.159389                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 97383.159389                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               518.908652                       # Cycle average of tags in use
system.cpu5.icache.total_refs               981388761                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   520                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1887286.078846                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    43.908652                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          475                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.070366                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.761218                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.831584                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst     10938399                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       10938399                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst     10938399                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        10938399                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst     10938399                       # number of overall hits
system.cpu5.icache.overall_hits::total       10938399                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           51                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           51                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           51                       # number of overall misses
system.cpu5.icache.overall_misses::total           51                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      9814602                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      9814602                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      9814602                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      9814602                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      9814602                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      9814602                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst     10938450                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     10938450                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst     10938450                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     10938450                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst     10938450                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     10938450                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000005                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000005                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 192443.176471                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 192443.176471                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 192443.176471                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 192443.176471                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 192443.176471                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 192443.176471                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst            6                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst            6                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst            6                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           45                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           45                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           45                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      8634732                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      8634732                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      8634732                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      8634732                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      8634732                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      8634732                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 191882.933333                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 191882.933333                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 191882.933333                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 191882.933333                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 191882.933333                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 191882.933333                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                 36472                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               160514018                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                 36728                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs               4370.344642                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   233.745817                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    22.254183                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.913070                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.086930                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data      7531187                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        7531187                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data      6340067                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       6340067                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data        16180                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total        16180                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data        15267                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total        15267                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data     13871254                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        13871254                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data     13871254                       # number of overall hits
system.cpu5.dcache.overall_hits::total       13871254                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data       116631                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       116631                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          801                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          801                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data       117432                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        117432                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data       117432                       # number of overall misses
system.cpu5.dcache.overall_misses::total       117432                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data  13258623682                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total  13258623682                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data     68423932                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total     68423932                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data  13327047614                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total  13327047614                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data  13327047614                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total  13327047614                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data      7647818                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      7647818                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data      6340868                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      6340868                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data        16180                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total        16180                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data        15267                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total        15267                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data     13988686                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     13988686                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data     13988686                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     13988686                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.015250                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.015250                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000126                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000126                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.008395                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.008395                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.008395                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.008395                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 113680.099476                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 113680.099476                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 85423.136080                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 85423.136080                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 113487.359612                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 113487.359612                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 113487.359612                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 113487.359612                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         8461                       # number of writebacks
system.cpu5.dcache.writebacks::total             8461                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data        80296                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total        80296                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data          664                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total          664                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data        80960                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total        80960                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data        80960                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total        80960                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data        36335                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        36335                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data          137                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total          137                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data        36472                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        36472                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data        36472                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        36472                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data   3345617719                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   3345617719                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data      9022047                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total      9022047                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data   3354639766                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   3354639766                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data   3354639766                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   3354639766                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.004751                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.004751                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002607                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002607                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002607                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002607                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 92076.997908                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 92076.997908                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 65854.357664                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 65854.357664                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 91978.497642                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 91978.497642                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 91978.497642                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 91978.497642                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               518.061256                       # Cycle average of tags in use
system.cpu6.icache.total_refs               981388518                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   519                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs                   1890922                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    43.061256                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          475                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.069008                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.761218                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.830226                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst     10938156                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       10938156                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst     10938156                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        10938156                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst     10938156                       # number of overall hits
system.cpu6.icache.overall_hits::total       10938156                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           49                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           49                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           49                       # number of overall misses
system.cpu6.icache.overall_misses::total           49                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      9718189                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      9718189                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      9718189                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      9718189                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      9718189                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      9718189                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst     10938205                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     10938205                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst     10938205                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     10938205                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst     10938205                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     10938205                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 198330.387755                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 198330.387755                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 198330.387755                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 198330.387755                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 198330.387755                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 198330.387755                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst            5                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst            5                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst            5                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           44                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           44                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           44                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      8743445                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      8743445                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      8743445                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      8743445                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      8743445                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      8743445                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 198714.659091                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 198714.659091                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 198714.659091                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 198714.659091                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 198714.659091                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 198714.659091                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                 36493                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               160523454                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                 36749                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs               4368.104003                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   233.740951                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    22.259049                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.913051                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.086949                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data      7535847                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        7535847                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data      6344695                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       6344695                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data        16317                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total        16317                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data        15278                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total        15278                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data     13880542                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        13880542                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data     13880542                       # number of overall hits
system.cpu6.dcache.overall_hits::total       13880542                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data       116761                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       116761                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          772                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          772                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data       117533                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        117533                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data       117533                       # number of overall misses
system.cpu6.dcache.overall_misses::total       117533                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data  13228684726                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total  13228684726                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data     66164690                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total     66164690                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data  13294849416                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total  13294849416                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data  13294849416                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total  13294849416                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data      7652608                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      7652608                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data      6345467                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      6345467                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data        16317                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total        16317                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data        15278                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total        15278                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data     13998075                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     13998075                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data     13998075                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     13998075                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.015258                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.015258                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000122                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000122                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.008396                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.008396                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.008396                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.008396                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 113297.117411                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 113297.117411                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 85705.556995                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 85705.556995                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 113115.885887                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 113115.885887                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 113115.885887                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 113115.885887                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         8334                       # number of writebacks
system.cpu6.dcache.writebacks::total             8334                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data        80401                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total        80401                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data          639                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total          639                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data        81040                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total        81040                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data        81040                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total        81040                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data        36360                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total        36360                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data          133                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total          133                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data        36493                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total        36493                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data        36493                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total        36493                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data   3337516954                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total   3337516954                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data      8835607                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total      8835607                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data   3346352561                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   3346352561                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data   3346352561                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total   3346352561                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.004751                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.004751                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.002607                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.002607                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.002607                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.002607                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 91790.895325                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 91790.895325                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 66433.135338                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 66433.135338                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 91698.478092                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 91698.478092                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 91698.478092                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 91698.478092                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               519.059743                       # Cycle average of tags in use
system.cpu7.icache.total_refs               981388211                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   520                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1887285.021154                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    44.059743                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          475                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.070609                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.761218                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.831827                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst     10937849                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       10937849                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst     10937849                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        10937849                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst     10937849                       # number of overall hits
system.cpu7.icache.overall_hits::total       10937849                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           53                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           53                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           53                       # number of overall misses
system.cpu7.icache.overall_misses::total           53                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst     10349653                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     10349653                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst     10349653                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     10349653                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst     10349653                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     10349653                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst     10937902                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     10937902                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst     10937902                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     10937902                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst     10937902                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     10937902                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000005                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000005                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 195276.471698                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 195276.471698                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 195276.471698                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 195276.471698                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 195276.471698                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 195276.471698                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst            8                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst            8                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst            8                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           45                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           45                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           45                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      9094237                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      9094237                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      9094237                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      9094237                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      9094237                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      9094237                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 202094.155556                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 202094.155556                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 202094.155556                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 202094.155556                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 202094.155556                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 202094.155556                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                 36488                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               160521555                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                 36744                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs               4368.646718                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   233.740627                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    22.259373                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.913049                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.086951                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data      7535110                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        7535110                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data      6343615                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       6343615                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data        16238                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total        16238                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data        15275                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total        15275                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data     13878725                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        13878725                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data     13878725                       # number of overall hits
system.cpu7.dcache.overall_hits::total       13878725                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data       116829                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       116829                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data          799                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          799                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data       117628                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        117628                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data       117628                       # number of overall misses
system.cpu7.dcache.overall_misses::total       117628                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data  13230706531                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total  13230706531                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data     68711519                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total     68711519                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data  13299418050                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total  13299418050                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data  13299418050                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total  13299418050                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data      7651939                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      7651939                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data      6344414                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      6344414                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data        16238                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total        16238                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data        15275                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total        15275                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data     13996353                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     13996353                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data     13996353                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     13996353                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.015268                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.015268                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000126                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000126                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.008404                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.008404                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.008404                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.008404                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 113248.478811                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 113248.478811                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 85996.894869                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 85996.894869                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 113063.369691                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 113063.369691                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 113063.369691                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 113063.369691                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks         8294                       # number of writebacks
system.cpu7.dcache.writebacks::total             8294                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data        80477                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total        80477                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data          663                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total          663                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data        81140                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total        81140                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data        81140                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total        81140                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data        36352                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        36352                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data          136                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total          136                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data        36488                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        36488                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data        36488                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        36488                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data   3338367032                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   3338367032                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data      9058134                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      9058134                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data   3347425166                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   3347425166                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data   3347425166                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   3347425166                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.004751                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.004751                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002607                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002607                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002607                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002607                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 91834.480414                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 91834.480414                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 66603.926471                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 66603.926471                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 91740.439761                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 91740.439761                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 91740.439761                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 91740.439761                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
