;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	CMP #70, @206
	SUB #552, @300
	SUB #72, @200
	JMP @72, #200
	JMP @72, #200
	JMP 210
	SUB -12, <-10
	SUB @127, 106
	SUB #70, @206
	ADD 40, @10
	SUB -12, <-10
	JMP 210
	SUB #552, @300
	ADD 40, @10
	ADD 40, @10
	SUB -12, <-10
	SPL 0, <-2
	SUB #0, @60
	SLT 521, 0
	MOV -7, <-20
	SUB #552, @300
	SUB #552, @300
	MOV -7, <-20
	SUB @127, 106
	SUB -55, <-30
	SUB @0, @2
	SUB @127, 106
	SUB @127, 106
	SLT 20, @12
	SUB #70, @206
	SUB -207, <-120
	SPL 300, 90
	CMP -207, <-120
	CMP -210, -40
	SUB @127, 106
	SLT -1, 602
	ADD #270, <1
	CMP -207, <-120
	JMN 521, 4
	ADD #270, <1
	ADD #270, <1
	ADD #270, <1
	SUB 0, @0
	SUB -7, <-20
	CMP -207, <-120
	DAT <552, <300
	MOV -7, <-20
	SLT 521, 0
