version 3
C:/Documents and Settings/SL2aluno/Desktop/Nosso/TrabalhoFinalSL2/ttt2.vf
ttt2
VERILOG
VERILOG
C:/Documents and Settings/SL2aluno/Desktop/Nosso/TrabalhoFinalSL2/TestBenchWaveFormttt2.xwv
Clocked
-
-
10000000000
ns
GSR:true
PRLD:false
100000000
CLOCK_LIST_BEGIN
CLK
100000000
100000000
15000000
15000000
100000000
RISING
CLOCK_LIST_END
SIGNAL_LIST_BEGIN
A_Q
CLK
Addr_BUS
CLK
B_Q
CLK
CA
CLK
CB
CLK
CC
CLK
CD
CLK
CPC
CLK
CTMP
CLK
C_Q
CLK
DSP
CLK
D_Q
CLK
Data_Bus
CLK
IA
CLK
IB
CLK
IC
CLK
ID
CLK
INTR
CLK
IPC
CLK
ISP
CLK
ITMP
CLK
LDTMP
CLK
PCQ
CLK
QALU
CLK
QF
CLK
QIR
CLK
RA
CLK
RB
CLK
RBus
CLK
RC
CLK
RD
CLK
RDADD
CLK
RDAND
CLK
RDNOT
CLK
RDOR
CLK
RDXOR
CLK
RF
CLK
RIR
CLK
RMAR
CLK
RPC
CLK
RSP
CLK
RTMP
CLK
Reset
CLK
Rsignals
CLK
WA
CLK
WB
CLK
WC
CLK
WD
CLK
WF
CLK
WIR
CLK
WMAR
CLK
WPC
CLK
WSP
CLK
WTMP
CLK
ZA
CLK
ZB
CLK
ZC
CLK
ZD
CLK
ZPC
CLK
ZSP
CLK
ZTMP
CLK
SIGNAL_LIST_END
SIGNALS_NOT_ON_DISPLAY
A_Q_DIFF
Addr_BUS_DIFF
B_Q_DIFF
C_Q_DIFF
D_Q_DIFF
QALU_DIFF
QF_DIFF
QIR_DIFF
SIGNALS_NOT_ON_DISPLAY_END
MARKER_LIST_BEGIN
MARKER_LIST_END
MEASURE_LIST_BEGIN
MEASURE_LIST_END
SIGNAL_ORDER_BEGIN
CLK
CA
CB
CC
CD
CPC
CTMP
DSP
IA
IB
IC
ID
ISP
ITMP
LDTMP
RA
RB
RBus
RC
RD
RDADD
RDAND
RDNOT
RDOR
RDXOR
RF
RIR
RMAR
RSP
RTMP
Rsignals
WA
WB
WC
WD
WF
WIR
WPC
WSP
WTMP
ZA
ZB
ZC
ZD
ZSP
ZTMP
A_Q
Addr_BUS
B_Q
C_Q
D_Q
QALU
QF
QIR
Data_Bus
INTR
Reset
SIGNAL_ORDER_END
DIFFERENTIAL_CLKS_BEGIN
DIFFERENTIAL_CLKS_END
DIVIDERS_BEGIN
DIVIDERS_END
SIGPROPS_BEGIN
SIGPROPS_END
