Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Nov 19 18:56:26 2024
| Host         : Ryzen running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file shift_register_timing_summary_routed.rpt -pb shift_register_timing_summary_routed.pb -rpx shift_register_timing_summary_routed.rpx -warn_on_violation
| Design       : shift_register
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  5           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.221        0.000                      0                  103        0.222        0.000                      0                  103        4.500        0.000                       0                    41  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.221        0.000                      0                  103        0.222        0.000                      0                  103        4.500        0.000                       0                    41  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.221ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.222ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.221ns  (required time - arrival time)
  Source:                 debouncer/deb.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer/deb.count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.292ns  (logic 0.952ns (22.179%)  route 3.340ns (77.821%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.723     5.326    debouncer/CLK_IBUF_BUFG
    SLICE_X1Y89          FDRE                                         r  debouncer/deb.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  debouncer/deb.count_reg[0]/Q
                         net (fo=3, routed)           0.520     6.302    debouncer/deb.count_reg_n_0_[0]
    SLICE_X1Y89          LUT4 (Prop_lut4_I3_O)        0.124     6.426 f  debouncer/FSM_sequential_BTN_state[1]_i_7/O
                         net (fo=1, routed)           0.940     7.366    debouncer/FSM_sequential_BTN_state[1]_i_7_n_0
    SLICE_X1Y92          LUT6 (Prop_lut6_I3_O)        0.124     7.490 f  debouncer/FSM_sequential_BTN_state[1]_i_4/O
                         net (fo=1, routed)           0.635     8.124    debouncer/FSM_sequential_BTN_state[1]_i_4_n_0
    SLICE_X1Y94          LUT6 (Prop_lut6_I1_O)        0.124     8.248 f  debouncer/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=4, routed)           0.427     8.675    debouncer/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X1Y93          LUT3 (Prop_lut3_I2_O)        0.124     8.799 r  debouncer/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.819     9.618    debouncer/deb.count[31]_i_1_n_0
    SLICE_X0Y89          FDRE                                         r  debouncer/deb.count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.603    15.026    debouncer/CLK_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  debouncer/deb.count_reg[1]/C
                         clock pessimism              0.278    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X0Y89          FDRE (Setup_fdre_C_R)       -0.429    14.839    debouncer/deb.count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.839    
                         arrival time                          -9.618    
  -------------------------------------------------------------------
                         slack                                  5.221    

Slack (MET) :             5.221ns  (required time - arrival time)
  Source:                 debouncer/deb.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer/deb.count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.292ns  (logic 0.952ns (22.179%)  route 3.340ns (77.821%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.723     5.326    debouncer/CLK_IBUF_BUFG
    SLICE_X1Y89          FDRE                                         r  debouncer/deb.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  debouncer/deb.count_reg[0]/Q
                         net (fo=3, routed)           0.520     6.302    debouncer/deb.count_reg_n_0_[0]
    SLICE_X1Y89          LUT4 (Prop_lut4_I3_O)        0.124     6.426 f  debouncer/FSM_sequential_BTN_state[1]_i_7/O
                         net (fo=1, routed)           0.940     7.366    debouncer/FSM_sequential_BTN_state[1]_i_7_n_0
    SLICE_X1Y92          LUT6 (Prop_lut6_I3_O)        0.124     7.490 f  debouncer/FSM_sequential_BTN_state[1]_i_4/O
                         net (fo=1, routed)           0.635     8.124    debouncer/FSM_sequential_BTN_state[1]_i_4_n_0
    SLICE_X1Y94          LUT6 (Prop_lut6_I1_O)        0.124     8.248 f  debouncer/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=4, routed)           0.427     8.675    debouncer/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X1Y93          LUT3 (Prop_lut3_I2_O)        0.124     8.799 r  debouncer/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.819     9.618    debouncer/deb.count[31]_i_1_n_0
    SLICE_X0Y89          FDRE                                         r  debouncer/deb.count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.603    15.026    debouncer/CLK_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  debouncer/deb.count_reg[2]/C
                         clock pessimism              0.278    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X0Y89          FDRE (Setup_fdre_C_R)       -0.429    14.839    debouncer/deb.count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.839    
                         arrival time                          -9.618    
  -------------------------------------------------------------------
                         slack                                  5.221    

Slack (MET) :             5.221ns  (required time - arrival time)
  Source:                 debouncer/deb.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer/deb.count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.292ns  (logic 0.952ns (22.179%)  route 3.340ns (77.821%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.723     5.326    debouncer/CLK_IBUF_BUFG
    SLICE_X1Y89          FDRE                                         r  debouncer/deb.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  debouncer/deb.count_reg[0]/Q
                         net (fo=3, routed)           0.520     6.302    debouncer/deb.count_reg_n_0_[0]
    SLICE_X1Y89          LUT4 (Prop_lut4_I3_O)        0.124     6.426 f  debouncer/FSM_sequential_BTN_state[1]_i_7/O
                         net (fo=1, routed)           0.940     7.366    debouncer/FSM_sequential_BTN_state[1]_i_7_n_0
    SLICE_X1Y92          LUT6 (Prop_lut6_I3_O)        0.124     7.490 f  debouncer/FSM_sequential_BTN_state[1]_i_4/O
                         net (fo=1, routed)           0.635     8.124    debouncer/FSM_sequential_BTN_state[1]_i_4_n_0
    SLICE_X1Y94          LUT6 (Prop_lut6_I1_O)        0.124     8.248 f  debouncer/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=4, routed)           0.427     8.675    debouncer/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X1Y93          LUT3 (Prop_lut3_I2_O)        0.124     8.799 r  debouncer/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.819     9.618    debouncer/deb.count[31]_i_1_n_0
    SLICE_X0Y89          FDRE                                         r  debouncer/deb.count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.603    15.026    debouncer/CLK_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  debouncer/deb.count_reg[3]/C
                         clock pessimism              0.278    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X0Y89          FDRE (Setup_fdre_C_R)       -0.429    14.839    debouncer/deb.count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.839    
                         arrival time                          -9.618    
  -------------------------------------------------------------------
                         slack                                  5.221    

Slack (MET) :             5.221ns  (required time - arrival time)
  Source:                 debouncer/deb.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer/deb.count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.292ns  (logic 0.952ns (22.179%)  route 3.340ns (77.821%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.723     5.326    debouncer/CLK_IBUF_BUFG
    SLICE_X1Y89          FDRE                                         r  debouncer/deb.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  debouncer/deb.count_reg[0]/Q
                         net (fo=3, routed)           0.520     6.302    debouncer/deb.count_reg_n_0_[0]
    SLICE_X1Y89          LUT4 (Prop_lut4_I3_O)        0.124     6.426 f  debouncer/FSM_sequential_BTN_state[1]_i_7/O
                         net (fo=1, routed)           0.940     7.366    debouncer/FSM_sequential_BTN_state[1]_i_7_n_0
    SLICE_X1Y92          LUT6 (Prop_lut6_I3_O)        0.124     7.490 f  debouncer/FSM_sequential_BTN_state[1]_i_4/O
                         net (fo=1, routed)           0.635     8.124    debouncer/FSM_sequential_BTN_state[1]_i_4_n_0
    SLICE_X1Y94          LUT6 (Prop_lut6_I1_O)        0.124     8.248 f  debouncer/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=4, routed)           0.427     8.675    debouncer/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X1Y93          LUT3 (Prop_lut3_I2_O)        0.124     8.799 r  debouncer/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.819     9.618    debouncer/deb.count[31]_i_1_n_0
    SLICE_X0Y89          FDRE                                         r  debouncer/deb.count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.603    15.026    debouncer/CLK_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  debouncer/deb.count_reg[4]/C
                         clock pessimism              0.278    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X0Y89          FDRE (Setup_fdre_C_R)       -0.429    14.839    debouncer/deb.count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.839    
                         arrival time                          -9.618    
  -------------------------------------------------------------------
                         slack                                  5.221    

Slack (MET) :             5.232ns  (required time - arrival time)
  Source:                 debouncer/deb.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer/deb.count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.281ns  (logic 0.952ns (22.239%)  route 3.329ns (77.761%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.723     5.326    debouncer/CLK_IBUF_BUFG
    SLICE_X1Y89          FDRE                                         r  debouncer/deb.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  debouncer/deb.count_reg[0]/Q
                         net (fo=3, routed)           0.520     6.302    debouncer/deb.count_reg_n_0_[0]
    SLICE_X1Y89          LUT4 (Prop_lut4_I3_O)        0.124     6.426 f  debouncer/FSM_sequential_BTN_state[1]_i_7/O
                         net (fo=1, routed)           0.940     7.366    debouncer/FSM_sequential_BTN_state[1]_i_7_n_0
    SLICE_X1Y92          LUT6 (Prop_lut6_I3_O)        0.124     7.490 f  debouncer/FSM_sequential_BTN_state[1]_i_4/O
                         net (fo=1, routed)           0.635     8.124    debouncer/FSM_sequential_BTN_state[1]_i_4_n_0
    SLICE_X1Y94          LUT6 (Prop_lut6_I1_O)        0.124     8.248 f  debouncer/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=4, routed)           0.427     8.675    debouncer/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X1Y93          LUT3 (Prop_lut3_I2_O)        0.124     8.799 r  debouncer/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.807     9.606    debouncer/deb.count[31]_i_1_n_0
    SLICE_X0Y96          FDRE                                         r  debouncer/deb.count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.605    15.028    debouncer/CLK_IBUF_BUFG
    SLICE_X0Y96          FDRE                                         r  debouncer/deb.count_reg[29]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X0Y96          FDRE (Setup_fdre_C_R)       -0.429    14.838    debouncer/deb.count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                          -9.606    
  -------------------------------------------------------------------
                         slack                                  5.232    

Slack (MET) :             5.232ns  (required time - arrival time)
  Source:                 debouncer/deb.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer/deb.count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.281ns  (logic 0.952ns (22.239%)  route 3.329ns (77.761%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.723     5.326    debouncer/CLK_IBUF_BUFG
    SLICE_X1Y89          FDRE                                         r  debouncer/deb.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  debouncer/deb.count_reg[0]/Q
                         net (fo=3, routed)           0.520     6.302    debouncer/deb.count_reg_n_0_[0]
    SLICE_X1Y89          LUT4 (Prop_lut4_I3_O)        0.124     6.426 f  debouncer/FSM_sequential_BTN_state[1]_i_7/O
                         net (fo=1, routed)           0.940     7.366    debouncer/FSM_sequential_BTN_state[1]_i_7_n_0
    SLICE_X1Y92          LUT6 (Prop_lut6_I3_O)        0.124     7.490 f  debouncer/FSM_sequential_BTN_state[1]_i_4/O
                         net (fo=1, routed)           0.635     8.124    debouncer/FSM_sequential_BTN_state[1]_i_4_n_0
    SLICE_X1Y94          LUT6 (Prop_lut6_I1_O)        0.124     8.248 f  debouncer/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=4, routed)           0.427     8.675    debouncer/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X1Y93          LUT3 (Prop_lut3_I2_O)        0.124     8.799 r  debouncer/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.807     9.606    debouncer/deb.count[31]_i_1_n_0
    SLICE_X0Y96          FDRE                                         r  debouncer/deb.count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.605    15.028    debouncer/CLK_IBUF_BUFG
    SLICE_X0Y96          FDRE                                         r  debouncer/deb.count_reg[30]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X0Y96          FDRE (Setup_fdre_C_R)       -0.429    14.838    debouncer/deb.count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                          -9.606    
  -------------------------------------------------------------------
                         slack                                  5.232    

Slack (MET) :             5.232ns  (required time - arrival time)
  Source:                 debouncer/deb.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer/deb.count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.281ns  (logic 0.952ns (22.239%)  route 3.329ns (77.761%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.723     5.326    debouncer/CLK_IBUF_BUFG
    SLICE_X1Y89          FDRE                                         r  debouncer/deb.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  debouncer/deb.count_reg[0]/Q
                         net (fo=3, routed)           0.520     6.302    debouncer/deb.count_reg_n_0_[0]
    SLICE_X1Y89          LUT4 (Prop_lut4_I3_O)        0.124     6.426 f  debouncer/FSM_sequential_BTN_state[1]_i_7/O
                         net (fo=1, routed)           0.940     7.366    debouncer/FSM_sequential_BTN_state[1]_i_7_n_0
    SLICE_X1Y92          LUT6 (Prop_lut6_I3_O)        0.124     7.490 f  debouncer/FSM_sequential_BTN_state[1]_i_4/O
                         net (fo=1, routed)           0.635     8.124    debouncer/FSM_sequential_BTN_state[1]_i_4_n_0
    SLICE_X1Y94          LUT6 (Prop_lut6_I1_O)        0.124     8.248 f  debouncer/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=4, routed)           0.427     8.675    debouncer/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X1Y93          LUT3 (Prop_lut3_I2_O)        0.124     8.799 r  debouncer/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.807     9.606    debouncer/deb.count[31]_i_1_n_0
    SLICE_X0Y96          FDRE                                         r  debouncer/deb.count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.605    15.028    debouncer/CLK_IBUF_BUFG
    SLICE_X0Y96          FDRE                                         r  debouncer/deb.count_reg[31]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X0Y96          FDRE (Setup_fdre_C_R)       -0.429    14.838    debouncer/deb.count_reg[31]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                          -9.606    
  -------------------------------------------------------------------
                         slack                                  5.232    

Slack (MET) :             5.359ns  (required time - arrival time)
  Source:                 debouncer/deb.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer/deb.count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.151ns  (logic 0.952ns (22.932%)  route 3.199ns (77.068%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.723     5.326    debouncer/CLK_IBUF_BUFG
    SLICE_X1Y89          FDRE                                         r  debouncer/deb.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  debouncer/deb.count_reg[0]/Q
                         net (fo=3, routed)           0.520     6.302    debouncer/deb.count_reg_n_0_[0]
    SLICE_X1Y89          LUT4 (Prop_lut4_I3_O)        0.124     6.426 f  debouncer/FSM_sequential_BTN_state[1]_i_7/O
                         net (fo=1, routed)           0.940     7.366    debouncer/FSM_sequential_BTN_state[1]_i_7_n_0
    SLICE_X1Y92          LUT6 (Prop_lut6_I3_O)        0.124     7.490 f  debouncer/FSM_sequential_BTN_state[1]_i_4/O
                         net (fo=1, routed)           0.635     8.124    debouncer/FSM_sequential_BTN_state[1]_i_4_n_0
    SLICE_X1Y94          LUT6 (Prop_lut6_I1_O)        0.124     8.248 f  debouncer/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=4, routed)           0.427     8.675    debouncer/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X1Y93          LUT3 (Prop_lut3_I2_O)        0.124     8.799 r  debouncer/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.678     9.477    debouncer/deb.count[31]_i_1_n_0
    SLICE_X0Y90          FDRE                                         r  debouncer/deb.count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.603    15.026    debouncer/CLK_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  debouncer/deb.count_reg[5]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X0Y90          FDRE (Setup_fdre_C_R)       -0.429    14.836    debouncer/deb.count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                          -9.477    
  -------------------------------------------------------------------
                         slack                                  5.359    

Slack (MET) :             5.359ns  (required time - arrival time)
  Source:                 debouncer/deb.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer/deb.count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.151ns  (logic 0.952ns (22.932%)  route 3.199ns (77.068%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.723     5.326    debouncer/CLK_IBUF_BUFG
    SLICE_X1Y89          FDRE                                         r  debouncer/deb.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  debouncer/deb.count_reg[0]/Q
                         net (fo=3, routed)           0.520     6.302    debouncer/deb.count_reg_n_0_[0]
    SLICE_X1Y89          LUT4 (Prop_lut4_I3_O)        0.124     6.426 f  debouncer/FSM_sequential_BTN_state[1]_i_7/O
                         net (fo=1, routed)           0.940     7.366    debouncer/FSM_sequential_BTN_state[1]_i_7_n_0
    SLICE_X1Y92          LUT6 (Prop_lut6_I3_O)        0.124     7.490 f  debouncer/FSM_sequential_BTN_state[1]_i_4/O
                         net (fo=1, routed)           0.635     8.124    debouncer/FSM_sequential_BTN_state[1]_i_4_n_0
    SLICE_X1Y94          LUT6 (Prop_lut6_I1_O)        0.124     8.248 f  debouncer/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=4, routed)           0.427     8.675    debouncer/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X1Y93          LUT3 (Prop_lut3_I2_O)        0.124     8.799 r  debouncer/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.678     9.477    debouncer/deb.count[31]_i_1_n_0
    SLICE_X0Y90          FDRE                                         r  debouncer/deb.count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.603    15.026    debouncer/CLK_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  debouncer/deb.count_reg[6]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X0Y90          FDRE (Setup_fdre_C_R)       -0.429    14.836    debouncer/deb.count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                          -9.477    
  -------------------------------------------------------------------
                         slack                                  5.359    

Slack (MET) :             5.359ns  (required time - arrival time)
  Source:                 debouncer/deb.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer/deb.count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.151ns  (logic 0.952ns (22.932%)  route 3.199ns (77.068%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.723     5.326    debouncer/CLK_IBUF_BUFG
    SLICE_X1Y89          FDRE                                         r  debouncer/deb.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  debouncer/deb.count_reg[0]/Q
                         net (fo=3, routed)           0.520     6.302    debouncer/deb.count_reg_n_0_[0]
    SLICE_X1Y89          LUT4 (Prop_lut4_I3_O)        0.124     6.426 f  debouncer/FSM_sequential_BTN_state[1]_i_7/O
                         net (fo=1, routed)           0.940     7.366    debouncer/FSM_sequential_BTN_state[1]_i_7_n_0
    SLICE_X1Y92          LUT6 (Prop_lut6_I3_O)        0.124     7.490 f  debouncer/FSM_sequential_BTN_state[1]_i_4/O
                         net (fo=1, routed)           0.635     8.124    debouncer/FSM_sequential_BTN_state[1]_i_4_n_0
    SLICE_X1Y94          LUT6 (Prop_lut6_I1_O)        0.124     8.248 f  debouncer/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=4, routed)           0.427     8.675    debouncer/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X1Y93          LUT3 (Prop_lut3_I2_O)        0.124     8.799 r  debouncer/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.678     9.477    debouncer/deb.count[31]_i_1_n_0
    SLICE_X0Y90          FDRE                                         r  debouncer/deb.count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.603    15.026    debouncer/CLK_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  debouncer/deb.count_reg[7]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X0Y90          FDRE (Setup_fdre_C_R)       -0.429    14.836    debouncer/deb.count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                          -9.477    
  -------------------------------------------------------------------
                         slack                                  5.359    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 debouncer/CLEARED_BTN_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.209ns (64.017%)  route 0.117ns (35.983%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.604     1.523    debouncer/CLK_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  debouncer/CLEARED_BTN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.164     1.687 r  debouncer/CLEARED_BTN_reg/Q
                         net (fo=6, routed)           0.117     1.805    debouncer/cleared_en
    SLICE_X3Y93          LUT3 (Prop_lut3_I1_O)        0.045     1.850 r  debouncer/mem[1]_i_1/O
                         net (fo=1, routed)           0.000     1.850    debouncer_n_3
    SLICE_X3Y93          FDRE                                         r  mem_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.877     2.042    CLK_IBUF_BUFG
    SLICE_X3Y93          FDRE                                         r  mem_reg[1]/C
                         clock pessimism             -0.505     1.536    
    SLICE_X3Y93          FDRE (Hold_fdre_C_D)         0.091     1.627    mem_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 mem_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.604     1.523    CLK_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  mem_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.164     1.687 r  mem_reg[3]/Q
                         net (fo=2, routed)           0.149     1.837    debouncer/p_1_in
    SLICE_X2Y93          LUT4 (Prop_lut4_I3_O)        0.045     1.882 r  debouncer/mem[3]_i_1/O
                         net (fo=1, routed)           0.000     1.882    debouncer_n_1
    SLICE_X2Y93          FDRE                                         r  mem_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.877     2.042    CLK_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  mem_reg[3]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X2Y93          FDRE (Hold_fdre_C_D)         0.121     1.644    mem_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 debouncer/deb.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer/deb.count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.084%)  route 0.178ns (48.916%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.602     1.521    debouncer/CLK_IBUF_BUFG
    SLICE_X1Y89          FDRE                                         r  debouncer/deb.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  debouncer/deb.count_reg[0]/Q
                         net (fo=3, routed)           0.178     1.840    debouncer/deb.count_reg_n_0_[0]
    SLICE_X1Y89          LUT3 (Prop_lut3_I2_O)        0.045     1.885 r  debouncer/deb.count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.885    debouncer/deb.count[0]_i_1_n_0
    SLICE_X1Y89          FDRE                                         r  debouncer/deb.count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.875     2.040    debouncer/CLK_IBUF_BUFG
    SLICE_X1Y89          FDRE                                         r  debouncer/deb.count_reg[0]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X1Y89          FDRE (Hold_fdre_C_D)         0.091     1.612    debouncer/deb.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 debouncer/deb.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer/deb.count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.602     1.521    debouncer/CLK_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  debouncer/deb.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  debouncer/deb.count_reg[3]/Q
                         net (fo=2, routed)           0.133     1.795    debouncer/deb.count_reg_n_0_[3]
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.906 r  debouncer/deb.count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.906    debouncer/data0[3]
    SLICE_X0Y89          FDRE                                         r  debouncer/deb.count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.875     2.040    debouncer/CLK_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  debouncer/deb.count_reg[3]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X0Y89          FDRE (Hold_fdre_C_D)         0.105     1.626    debouncer/deb.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 debouncer/deb.count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer/deb.count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.603     1.522    debouncer/CLK_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  debouncer/deb.count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  debouncer/deb.count_reg[11]/Q
                         net (fo=2, routed)           0.133     1.796    debouncer/deb.count_reg_n_0_[11]
    SLICE_X0Y91          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.907 r  debouncer/deb.count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.907    debouncer/data0[11]
    SLICE_X0Y91          FDRE                                         r  debouncer/deb.count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.876     2.041    debouncer/CLK_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  debouncer/deb.count_reg[11]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X0Y91          FDRE (Hold_fdre_C_D)         0.105     1.627    debouncer/deb.count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 debouncer/deb.count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer/deb.count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.603     1.522    debouncer/CLK_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  debouncer/deb.count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  debouncer/deb.count_reg[15]/Q
                         net (fo=2, routed)           0.133     1.796    debouncer/deb.count_reg_n_0_[15]
    SLICE_X0Y92          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.907 r  debouncer/deb.count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.907    debouncer/data0[15]
    SLICE_X0Y92          FDRE                                         r  debouncer/deb.count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.876     2.041    debouncer/CLK_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  debouncer/deb.count_reg[15]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X0Y92          FDRE (Hold_fdre_C_D)         0.105     1.627    debouncer/deb.count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 debouncer/deb.count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer/deb.count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.603     1.522    debouncer/CLK_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  debouncer/deb.count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  debouncer/deb.count_reg[7]/Q
                         net (fo=2, routed)           0.133     1.796    debouncer/deb.count_reg_n_0_[7]
    SLICE_X0Y90          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.907 r  debouncer/deb.count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.907    debouncer/data0[7]
    SLICE_X0Y90          FDRE                                         r  debouncer/deb.count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.876     2.041    debouncer/CLK_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  debouncer/deb.count_reg[7]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X0Y90          FDRE (Hold_fdre_C_D)         0.105     1.627    debouncer/deb.count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 debouncer/deb.count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer/deb.count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.604     1.523    debouncer/CLK_IBUF_BUFG
    SLICE_X0Y94          FDRE                                         r  debouncer/deb.count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  debouncer/deb.count_reg[23]/Q
                         net (fo=2, routed)           0.133     1.797    debouncer/deb.count_reg_n_0_[23]
    SLICE_X0Y94          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.908 r  debouncer/deb.count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.908    debouncer/data0[23]
    SLICE_X0Y94          FDRE                                         r  debouncer/deb.count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.877     2.042    debouncer/CLK_IBUF_BUFG
    SLICE_X0Y94          FDRE                                         r  debouncer/deb.count_reg[23]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X0Y94          FDRE (Hold_fdre_C_D)         0.105     1.628    debouncer/deb.count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 debouncer/deb.count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer/deb.count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.604     1.523    debouncer/CLK_IBUF_BUFG
    SLICE_X0Y95          FDRE                                         r  debouncer/deb.count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  debouncer/deb.count_reg[27]/Q
                         net (fo=2, routed)           0.133     1.797    debouncer/deb.count_reg_n_0_[27]
    SLICE_X0Y95          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.908 r  debouncer/deb.count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.908    debouncer/data0[27]
    SLICE_X0Y95          FDRE                                         r  debouncer/deb.count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.877     2.042    debouncer/CLK_IBUF_BUFG
    SLICE_X0Y95          FDRE                                         r  debouncer/deb.count_reg[27]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X0Y95          FDRE (Hold_fdre_C_D)         0.105     1.628    debouncer/deb.count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 debouncer/deb.count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer/deb.count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.604     1.523    debouncer/CLK_IBUF_BUFG
    SLICE_X0Y93          FDRE                                         r  debouncer/deb.count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  debouncer/deb.count_reg[19]/Q
                         net (fo=2, routed)           0.134     1.798    debouncer/deb.count_reg_n_0_[19]
    SLICE_X0Y93          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.909 r  debouncer/deb.count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.909    debouncer/data0[19]
    SLICE_X0Y93          FDRE                                         r  debouncer/deb.count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.877     2.042    debouncer/CLK_IBUF_BUFG
    SLICE_X0Y93          FDRE                                         r  debouncer/deb.count_reg[19]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X0Y93          FDRE (Hold_fdre_C_D)         0.105     1.628    debouncer/deb.count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.281    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y93     mem_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y93     mem_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y93     mem_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y93     mem_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y93     o_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y93     debouncer/CLEARED_BTN_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y93     debouncer/FSM_sequential_BTN_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y93     debouncer/FSM_sequential_BTN_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y89     debouncer/deb.count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y93     mem_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y93     mem_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y93     mem_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y93     mem_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y93     mem_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y93     mem_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y93     mem_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y93     mem_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y93     o_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y93     o_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y93     mem_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y93     mem_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y93     mem_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y93     mem_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y93     mem_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y93     mem_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y93     mem_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y93     mem_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y93     o_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y93     o_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.278ns  (logic 3.976ns (63.334%)  route 2.302ns (36.666%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.725     5.328    CLK_IBUF_BUFG
    SLICE_X1Y93          FDRE                                         r  o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  o_reg/Q
                         net (fo=1, routed)           2.302     8.086    o_OBUF
    H17                  OBUF (Prop_obuf_I_O)         3.520    11.606 r  o_OBUF_inst/O
                         net (fo=0)                   0.000    11.606    o
    H17                                                               r  o (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.970ns  (logic 1.362ns (69.140%)  route 0.608ns (30.860%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.604     1.523    CLK_IBUF_BUFG
    SLICE_X1Y93          FDRE                                         r  o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  o_reg/Q
                         net (fo=1, routed)           0.608     2.272    o_OBUF
    H17                  OBUF (Prop_obuf_I_O)         1.221     3.494 r  o_OBUF_inst/O
                         net (fo=0)                   0.000     3.494    o
    H17                                                               r  o (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            70 Endpoints
Min Delay            70 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            debouncer/deb.count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.616ns  (logic 1.632ns (35.358%)  route 2.984ns (64.642%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  RST_IBUF_inst/O
                         net (fo=6, routed)           1.704     3.184    debouncer/RST_IBUF
    SLICE_X1Y93          LUT2 (Prop_lut2_I1_O)        0.152     3.336 r  debouncer/deb.count[31]_i_2/O
                         net (fo=31, routed)          1.280     4.616    debouncer/deb.count[31]_i_2_n_0
    SLICE_X0Y89          FDRE                                         r  debouncer/deb.count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.603     5.026    debouncer/CLK_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  debouncer/deb.count_reg[1]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            debouncer/deb.count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.616ns  (logic 1.632ns (35.358%)  route 2.984ns (64.642%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  RST_IBUF_inst/O
                         net (fo=6, routed)           1.704     3.184    debouncer/RST_IBUF
    SLICE_X1Y93          LUT2 (Prop_lut2_I1_O)        0.152     3.336 r  debouncer/deb.count[31]_i_2/O
                         net (fo=31, routed)          1.280     4.616    debouncer/deb.count[31]_i_2_n_0
    SLICE_X0Y89          FDRE                                         r  debouncer/deb.count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.603     5.026    debouncer/CLK_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  debouncer/deb.count_reg[2]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            debouncer/deb.count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.616ns  (logic 1.632ns (35.358%)  route 2.984ns (64.642%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  RST_IBUF_inst/O
                         net (fo=6, routed)           1.704     3.184    debouncer/RST_IBUF
    SLICE_X1Y93          LUT2 (Prop_lut2_I1_O)        0.152     3.336 r  debouncer/deb.count[31]_i_2/O
                         net (fo=31, routed)          1.280     4.616    debouncer/deb.count[31]_i_2_n_0
    SLICE_X0Y89          FDRE                                         r  debouncer/deb.count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.603     5.026    debouncer/CLK_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  debouncer/deb.count_reg[3]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            debouncer/deb.count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.616ns  (logic 1.632ns (35.358%)  route 2.984ns (64.642%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  RST_IBUF_inst/O
                         net (fo=6, routed)           1.704     3.184    debouncer/RST_IBUF
    SLICE_X1Y93          LUT2 (Prop_lut2_I1_O)        0.152     3.336 r  debouncer/deb.count[31]_i_2/O
                         net (fo=31, routed)          1.280     4.616    debouncer/deb.count[31]_i_2_n_0
    SLICE_X0Y89          FDRE                                         r  debouncer/deb.count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.603     5.026    debouncer/CLK_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  debouncer/deb.count_reg[4]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            debouncer/deb.count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.476ns  (logic 1.632ns (36.463%)  route 2.844ns (63.537%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  RST_IBUF_inst/O
                         net (fo=6, routed)           1.704     3.184    debouncer/RST_IBUF
    SLICE_X1Y93          LUT2 (Prop_lut2_I1_O)        0.152     3.336 r  debouncer/deb.count[31]_i_2/O
                         net (fo=31, routed)          1.140     4.476    debouncer/deb.count[31]_i_2_n_0
    SLICE_X0Y90          FDRE                                         r  debouncer/deb.count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.603     5.026    debouncer/CLK_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  debouncer/deb.count_reg[5]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            debouncer/deb.count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.476ns  (logic 1.632ns (36.463%)  route 2.844ns (63.537%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  RST_IBUF_inst/O
                         net (fo=6, routed)           1.704     3.184    debouncer/RST_IBUF
    SLICE_X1Y93          LUT2 (Prop_lut2_I1_O)        0.152     3.336 r  debouncer/deb.count[31]_i_2/O
                         net (fo=31, routed)          1.140     4.476    debouncer/deb.count[31]_i_2_n_0
    SLICE_X0Y90          FDRE                                         r  debouncer/deb.count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.603     5.026    debouncer/CLK_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  debouncer/deb.count_reg[6]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            debouncer/deb.count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.476ns  (logic 1.632ns (36.463%)  route 2.844ns (63.537%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  RST_IBUF_inst/O
                         net (fo=6, routed)           1.704     3.184    debouncer/RST_IBUF
    SLICE_X1Y93          LUT2 (Prop_lut2_I1_O)        0.152     3.336 r  debouncer/deb.count[31]_i_2/O
                         net (fo=31, routed)          1.140     4.476    debouncer/deb.count[31]_i_2_n_0
    SLICE_X0Y90          FDRE                                         r  debouncer/deb.count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.603     5.026    debouncer/CLK_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  debouncer/deb.count_reg[7]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            debouncer/deb.count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.476ns  (logic 1.632ns (36.463%)  route 2.844ns (63.537%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  RST_IBUF_inst/O
                         net (fo=6, routed)           1.704     3.184    debouncer/RST_IBUF
    SLICE_X1Y93          LUT2 (Prop_lut2_I1_O)        0.152     3.336 r  debouncer/deb.count[31]_i_2/O
                         net (fo=31, routed)          1.140     4.476    debouncer/deb.count[31]_i_2_n_0
    SLICE_X0Y90          FDRE                                         r  debouncer/deb.count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.603     5.026    debouncer/CLK_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  debouncer/deb.count_reg[8]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            debouncer/deb.count_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.326ns  (logic 1.632ns (37.725%)  route 2.694ns (62.275%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  RST_IBUF_inst/O
                         net (fo=6, routed)           1.704     3.184    debouncer/RST_IBUF
    SLICE_X1Y93          LUT2 (Prop_lut2_I1_O)        0.152     3.336 r  debouncer/deb.count[31]_i_2/O
                         net (fo=31, routed)          0.990     4.326    debouncer/deb.count[31]_i_2_n_0
    SLICE_X0Y91          FDRE                                         r  debouncer/deb.count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.604     5.027    debouncer/CLK_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  debouncer/deb.count_reg[10]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            debouncer/deb.count_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.326ns  (logic 1.632ns (37.725%)  route 2.694ns (62.275%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  RST_IBUF_inst/O
                         net (fo=6, routed)           1.704     3.184    debouncer/RST_IBUF
    SLICE_X1Y93          LUT2 (Prop_lut2_I1_O)        0.152     3.336 r  debouncer/deb.count[31]_i_2/O
                         net (fo=31, routed)          0.990     4.326    debouncer/deb.count[31]_i_2_n_0
    SLICE_X0Y91          FDRE                                         r  debouncer/deb.count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.604     5.027    debouncer/CLK_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  debouncer/deb.count_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Y
                            (input port)
  Destination:            mem_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.655ns  (logic 0.292ns (44.660%)  route 0.362ns (55.340%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  Y (IN)
                         net (fo=0)                   0.000     0.000    Y
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  Y_IBUF_inst/O
                         net (fo=3, routed)           0.362     0.610    debouncer/Y_IBUF
    SLICE_X2Y93          LUT4 (Prop_lut4_I2_O)        0.045     0.655 r  debouncer/mem[3]_i_1/O
                         net (fo=1, routed)           0.000     0.655    debouncer_n_1
    SLICE_X2Y93          FDRE                                         r  mem_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.877     2.042    CLK_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  mem_reg[3]/C

Slack:                    inf
  Source:                 Y
                            (input port)
  Destination:            mem_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.657ns  (logic 0.292ns (44.524%)  route 0.364ns (55.476%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  Y (IN)
                         net (fo=0)                   0.000     0.000    Y
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  Y_IBUF_inst/O
                         net (fo=3, routed)           0.364     0.612    debouncer/Y_IBUF
    SLICE_X2Y93          LUT5 (Prop_lut5_I1_O)        0.045     0.657 r  debouncer/mem[2]_i_1/O
                         net (fo=1, routed)           0.000     0.657    debouncer_n_2
    SLICE_X2Y93          FDRE                                         r  mem_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.877     2.042    CLK_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  mem_reg[2]/C

Slack:                    inf
  Source:                 i
                            (input port)
  Destination:            mem_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.697ns  (logic 0.245ns (35.194%)  route 0.452ns (64.806%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  i (IN)
                         net (fo=0)                   0.000     0.000    i
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  i_IBUF_inst/O
                         net (fo=2, routed)           0.452     0.697    i_IBUF
    SLICE_X1Y93          FDRE                                         r  mem_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.877     2.042    CLK_IBUF_BUFG
    SLICE_X1Y93          FDRE                                         r  mem_reg[0]/C

Slack:                    inf
  Source:                 Y
                            (input port)
  Destination:            o_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.698ns  (logic 0.292ns (41.906%)  route 0.405ns (58.094%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  Y (IN)
                         net (fo=0)                   0.000     0.000    Y
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  Y_IBUF_inst/O
                         net (fo=3, routed)           0.405     0.653    Y_IBUF
    SLICE_X1Y93          LUT3 (Prop_lut3_I2_O)        0.045     0.698 r  o_i_1/O
                         net (fo=1, routed)           0.000     0.698    o_i_1_n_0
    SLICE_X1Y93          FDRE                                         r  o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.877     2.042    CLK_IBUF_BUFG
    SLICE_X1Y93          FDRE                                         r  o_reg/C

Slack:                    inf
  Source:                 en
                            (input port)
  Destination:            debouncer/CLEARED_BTN_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.703ns  (logic 0.299ns (42.500%)  route 0.404ns (57.500%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  en (IN)
                         net (fo=0)                   0.000     0.000    en
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  en_IBUF_inst/O
                         net (fo=3, routed)           0.404     0.658    debouncer/en_IBUF
    SLICE_X2Y93          LUT6 (Prop_lut6_I3_O)        0.045     0.703 r  debouncer/CLEARED_BTN_i_1/O
                         net (fo=1, routed)           0.000     0.703    debouncer/CLEARED_BTN_i_1_n_0
    SLICE_X2Y93          FDRE                                         r  debouncer/CLEARED_BTN_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.877     2.042    debouncer/CLK_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  debouncer/CLEARED_BTN_reg/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            debouncer/deb.count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.766ns  (logic 0.293ns (38.209%)  route 0.474ns (61.791%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  RST_IBUF_inst/O
                         net (fo=6, routed)           0.474     0.721    debouncer/RST_IBUF
    SLICE_X1Y89          LUT3 (Prop_lut3_I0_O)        0.045     0.766 r  debouncer/deb.count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.766    debouncer/deb.count[0]_i_1_n_0
    SLICE_X1Y89          FDRE                                         r  debouncer/deb.count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.875     2.040    debouncer/CLK_IBUF_BUFG
    SLICE_X1Y89          FDRE                                         r  debouncer/deb.count_reg[0]/C

Slack:                    inf
  Source:                 en
                            (input port)
  Destination:            debouncer/FSM_sequential_BTN_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.777ns  (logic 0.297ns (38.192%)  route 0.480ns (61.808%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  en (IN)
                         net (fo=0)                   0.000     0.000    en
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  en_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.734    debouncer/en_IBUF
    SLICE_X2Y93          LUT5 (Prop_lut5_I0_O)        0.043     0.777 r  debouncer/FSM_sequential_BTN_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.777    debouncer/FSM_sequential_BTN_state[1]_i_1_n_0
    SLICE_X2Y93          FDRE                                         r  debouncer/FSM_sequential_BTN_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.877     2.042    debouncer/CLK_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  debouncer/FSM_sequential_BTN_state_reg[1]/C

Slack:                    inf
  Source:                 en
                            (input port)
  Destination:            debouncer/FSM_sequential_BTN_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.779ns  (logic 0.299ns (38.351%)  route 0.480ns (61.649%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  en (IN)
                         net (fo=0)                   0.000     0.000    en
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  en_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.734    debouncer/en_IBUF
    SLICE_X2Y93          LUT5 (Prop_lut5_I2_O)        0.045     0.779 r  debouncer/FSM_sequential_BTN_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.779    debouncer/FSM_sequential_BTN_state[0]_i_1_n_0
    SLICE_X2Y93          FDRE                                         r  debouncer/FSM_sequential_BTN_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.877     2.042    debouncer/CLK_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  debouncer/FSM_sequential_BTN_state_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            debouncer/deb.count_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.111ns  (logic 0.291ns (26.173%)  route 0.820ns (73.827%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 f  RST_IBUF_inst/O
                         net (fo=6, routed)           0.679     0.927    debouncer/RST_IBUF
    SLICE_X1Y93          LUT2 (Prop_lut2_I1_O)        0.043     0.970 r  debouncer/deb.count[31]_i_2/O
                         net (fo=31, routed)          0.141     1.111    debouncer/deb.count[31]_i_2_n_0
    SLICE_X0Y94          FDRE                                         r  debouncer/deb.count_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.877     2.042    debouncer/CLK_IBUF_BUFG
    SLICE_X0Y94          FDRE                                         r  debouncer/deb.count_reg[21]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            debouncer/deb.count_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.111ns  (logic 0.291ns (26.173%)  route 0.820ns (73.827%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 f  RST_IBUF_inst/O
                         net (fo=6, routed)           0.679     0.927    debouncer/RST_IBUF
    SLICE_X1Y93          LUT2 (Prop_lut2_I1_O)        0.043     0.970 r  debouncer/deb.count[31]_i_2/O
                         net (fo=31, routed)          0.141     1.111    debouncer/deb.count[31]_i_2_n_0
    SLICE_X0Y94          FDRE                                         r  debouncer/deb.count_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.877     2.042    debouncer/CLK_IBUF_BUFG
    SLICE_X0Y94          FDRE                                         r  debouncer/deb.count_reg[22]/C





