/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [4:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [14:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [2:0] celloutsig_0_17z;
  wire [4:0] celloutsig_0_18z;
  wire [16:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [5:0] celloutsig_0_22z;
  wire [7:0] celloutsig_0_23z;
  wire [2:0] celloutsig_0_24z;
  wire [7:0] celloutsig_0_25z;
  reg [25:0] celloutsig_0_26z;
  wire [9:0] celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire [4:0] celloutsig_0_31z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_3z;
  wire [23:0] celloutsig_0_44z;
  reg [6:0] celloutsig_0_5z;
  wire celloutsig_0_63z;
  wire [2:0] celloutsig_0_64z;
  wire celloutsig_0_6z;
  wire celloutsig_0_77z;
  wire celloutsig_0_78z;
  reg [6:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [7:0] celloutsig_1_0z;
  wire [3:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [14:0] celloutsig_1_13z;
  wire [2:0] celloutsig_1_14z;
  wire [4:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_77z = ~(celloutsig_0_26z[5] & celloutsig_0_64z[1]);
  assign celloutsig_0_37z = ~celloutsig_0_31z[0];
  assign celloutsig_1_8z = ~celloutsig_1_7z;
  assign celloutsig_0_36z = celloutsig_0_10z | ~(celloutsig_0_31z[4]);
  assign celloutsig_0_63z = celloutsig_0_36z | ~(celloutsig_0_36z);
  assign celloutsig_1_6z = in_data[185] | ~(in_data[120]);
  assign celloutsig_1_9z = celloutsig_1_8z | ~(celloutsig_1_7z);
  assign celloutsig_0_11z = celloutsig_0_8z | ~(celloutsig_0_6z);
  assign celloutsig_0_15z = celloutsig_0_0z | ~(celloutsig_0_8z);
  assign celloutsig_0_20z = celloutsig_0_12z[4] | ~(celloutsig_0_12z[3]);
  assign celloutsig_0_78z = celloutsig_0_0z ^ celloutsig_0_77z;
  assign celloutsig_1_3z = celloutsig_1_0z[1] ^ celloutsig_1_1z;
  assign celloutsig_0_2z = celloutsig_0_1z ^ celloutsig_0_0z;
  assign celloutsig_1_4z = { in_data[154:125], celloutsig_1_3z, celloutsig_1_3z } === { in_data[178:148], celloutsig_1_1z };
  assign celloutsig_1_5z = in_data[171:167] === { celloutsig_1_0z[5:2], celloutsig_1_1z };
  assign celloutsig_1_12z = { celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_9z } === { celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_0_8z = ! { celloutsig_0_5z[5:3], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_16z = { celloutsig_0_5z[5:3], celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_0z } < { celloutsig_0_5z[6:1], celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_13z, celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_1z };
  assign celloutsig_1_15z = { celloutsig_1_13z[4:2], celloutsig_1_8z, celloutsig_1_4z } % { 1'h1, celloutsig_1_10z[1:0], celloutsig_1_9z, celloutsig_1_12z };
  assign celloutsig_0_12z = in_data[63:59] % { 1'h1, celloutsig_0_5z[4:1] };
  assign celloutsig_0_14z = { celloutsig_0_12z[3:2], celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_0z } % { 1'h1, in_data[6:3], celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_1z };
  assign celloutsig_0_22z = { celloutsig_0_15z, celloutsig_0_20z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_13z } % { 1'h1, celloutsig_0_12z[3:1], celloutsig_0_9z, celloutsig_0_8z };
  assign celloutsig_0_23z = { celloutsig_0_17z[1], celloutsig_0_7z } % { 1'h1, celloutsig_0_22z[4:1], celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_13z };
  assign celloutsig_0_25z = { celloutsig_0_16z, celloutsig_0_5z } % { 1'h1, celloutsig_0_5z[0], celloutsig_0_18z, celloutsig_0_11z };
  assign celloutsig_0_27z = { in_data[75:67], celloutsig_0_16z } % { 1'h1, celloutsig_0_19z[14:8], celloutsig_0_13z, celloutsig_0_9z };
  assign celloutsig_0_44z = { celloutsig_0_19z[14:4], celloutsig_0_27z, celloutsig_0_24z } * { celloutsig_0_25z[2], celloutsig_0_7z, celloutsig_0_37z, celloutsig_0_14z };
  assign celloutsig_0_64z = { celloutsig_0_19z[5:4], celloutsig_0_6z } * { celloutsig_0_44z[18:17], celloutsig_0_63z };
  assign celloutsig_1_0z = in_data[140:133] * in_data[104:97];
  assign celloutsig_1_13z = { celloutsig_1_0z[7:3], celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_12z, celloutsig_1_4z } * { celloutsig_1_11z, celloutsig_1_10z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_0z };
  assign celloutsig_1_14z = { celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_3z } * celloutsig_1_0z[7:5];
  assign celloutsig_0_19z = { celloutsig_0_14z[6:1], celloutsig_0_17z, celloutsig_0_2z, celloutsig_0_7z } * { celloutsig_0_14z, celloutsig_0_1z, celloutsig_0_11z };
  assign celloutsig_0_31z = { celloutsig_0_25z[7:4], celloutsig_0_11z } * { celloutsig_0_23z[3:0], celloutsig_0_1z };
  assign celloutsig_0_18z = celloutsig_0_10z ? { celloutsig_0_14z[4:1], celloutsig_0_8z } : { celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_17z };
  assign celloutsig_1_19z = { celloutsig_1_0z[6], celloutsig_1_8z, celloutsig_1_1z } != { celloutsig_1_14z[1:0], celloutsig_1_2z };
  assign celloutsig_1_10z = - { celloutsig_1_0z[3:2], celloutsig_1_9z, celloutsig_1_6z };
  assign celloutsig_0_0z = in_data[51:46] !== in_data[37:32];
  assign celloutsig_1_1z = in_data[149:144] !== in_data[146:141];
  assign celloutsig_0_13z = { celloutsig_0_12z[4:3], celloutsig_0_2z } !== { celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_9z };
  assign celloutsig_0_9z = celloutsig_0_3z & in_data[37];
  assign celloutsig_0_3z = celloutsig_0_2z & celloutsig_0_0z;
  assign celloutsig_0_6z = | { celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_18z = | { celloutsig_1_15z[0], celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_5z };
  assign celloutsig_1_2z = ~^ { in_data[101:100], celloutsig_1_1z };
  assign celloutsig_1_7z = ~^ { in_data[136:125], celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_11z = ~^ { in_data[130:123], celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_9z };
  assign celloutsig_0_1z = ~^ { in_data[93:81], celloutsig_0_0z };
  assign celloutsig_0_10z = ^ in_data[25:17];
  assign celloutsig_0_17z = { celloutsig_0_14z[10:9], celloutsig_0_11z } >>> { celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_0_24z = celloutsig_0_17z ~^ { celloutsig_0_7z[2], celloutsig_0_10z, celloutsig_0_9z };
  always_latch
    if (clkin_data[0]) celloutsig_0_5z = 7'h00;
    else if (!celloutsig_1_19z) celloutsig_0_5z = { in_data[62:57], celloutsig_0_2z };
  always_latch
    if (!clkin_data[0]) celloutsig_0_7z = 7'h00;
    else if (celloutsig_1_19z) celloutsig_0_7z = { in_data[51:48], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_3z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_26z = 26'h0000000;
    else if (celloutsig_1_19z) celloutsig_0_26z = { in_data[57:37], celloutsig_0_18z };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_77z, celloutsig_0_78z };
endmodule
