
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001193                       # Number of seconds simulated
sim_ticks                                  1193133500                       # Number of ticks simulated
final_tick                               2262444294000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               32259224                       # Simulator instruction rate (inst/s)
host_op_rate                                 32259153                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              326486167                       # Simulator tick rate (ticks/s)
host_mem_usage                                 741908                       # Number of bytes of host memory used
host_seconds                                     3.65                       # Real time elapsed on the host
sim_insts                                   117889839                       # Number of instructions simulated
sim_ops                                     117889839                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst       179840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data       246016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst        73728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data       138240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst         4864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data         2560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst       241472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data       692480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1579200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst       179840                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst        73728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst         4864                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst       241472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        499904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       667776                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          667776                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst         2810                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data         3844                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst         1152                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data         2160                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst           76                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data           40                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst         3773                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data        10820                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               24675                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         10434                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              10434                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst    150729151                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data    206193188                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst     61793588                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data    115862978                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst      4076660                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data      2145611                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst    202384729                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data    580387693                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1323573598                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst    150729151                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst     61793588                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst      4076660                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst    202384729                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        418984129                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       559682550                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            559682550                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       559682550                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst    150729151                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data    206193188                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst     61793588                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data    115862978                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst      4076660                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data      2145611                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst    202384729                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data    580387693                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1883256149                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       24675                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      10434                       # Number of write requests accepted
system.mem_ctrls.readBursts                     24675                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    10434                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1575168                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    4032                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  666688                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1579200                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               667776                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     63                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           59                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1145                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1207                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1569                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               970                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1281                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1969                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1408                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1206                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1808                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1916                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1401                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1295                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1750                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2453                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1696                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1538                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               419                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               625                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               386                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               201                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               338                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               798                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               401                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               294                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               451                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               612                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              773                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              760                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1142                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1208                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1043                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              966                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    1192961000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 24675                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                10434                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   11437                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    6704                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3845                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2184                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     277                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      99                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      40                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         9199                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    243.414284                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   143.057112                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   293.666660                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4393     47.76%     47.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2209     24.01%     71.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          760      8.26%     80.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          377      4.10%     84.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          270      2.94%     87.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          178      1.93%     89.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          136      1.48%     90.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          109      1.18%     91.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          767      8.34%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         9199                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          645                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      38.156589                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     31.645788                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     25.957777                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15             39      6.05%      6.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23           188     29.15%     35.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31            99     15.35%     50.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            77     11.94%     62.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            75     11.63%     74.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            44      6.82%     80.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            38      5.89%     86.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            22      3.41%     90.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            16      2.48%     92.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            12      1.86%     94.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95            11      1.71%     96.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            4      0.62%     96.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            6      0.93%     97.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            3      0.47%     98.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            1      0.16%     98.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            3      0.47%     98.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            4      0.62%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            2      0.31%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::216-223            1      0.16%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           645                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          645                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.150388                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.141517                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.557852                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              597     92.56%     92.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                9      1.40%     93.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               29      4.50%     98.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               10      1.55%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           645                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    498819500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               960294500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  123060000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     20267.33                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                39017.33                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1320.19                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       558.77                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1323.57                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    559.68                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        14.68                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.31                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.37                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.92                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.83                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    18368                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    7452                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.63                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                71.42                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      33978.78                       # Average gap between requests
system.mem_ctrls.pageHitRate                    73.67                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 27594000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 15056250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                83818800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               22330080                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy             77809680                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            791010945                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             21064500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy             1038684255                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            871.703921                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     29923500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      39780000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1121866500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                 41942880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 22885500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               107944200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               45068400                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy             77809680                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            799450650                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             13661250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy             1108762560                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            930.516339                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     17858500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      39780000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1133931500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                       597                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     168     46.28%     46.28% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                      1      0.28%     46.56% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.28%     46.83% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    193     53.17%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                 363                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      168     49.85%     49.85% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                       1      0.30%     50.15% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.30%     50.45% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     167     49.55%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                  337                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0               495353000     88.38%     88.38% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                1007500      0.18%     88.56% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                1621000      0.29%     88.85% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31               62492500     11.15%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total           560474000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.865285                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.928375                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu0.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu0.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                     3                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    1      0.26%      0.26% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   12      3.08%      3.34% # number of callpals executed
system.cpu0.kern.callpal::tbi                       2      0.51%      3.86% # number of callpals executed
system.cpu0.kern.callpal::swpipl                  342     87.92%     91.77% # number of callpals executed
system.cpu0.kern.callpal::rdps                      2      0.51%     92.29% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.26%     92.54% # number of callpals executed
system.cpu0.kern.callpal::rti                      19      4.88%     97.43% # number of callpals executed
system.cpu0.kern.callpal::callsys                   9      2.31%     99.74% # number of callpals executed
system.cpu0.kern.callpal::imb                       1      0.26%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                   389                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel               32                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 17                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                 18                      
system.cpu0.kern.mode_good::user                   17                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.562500                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.714286                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel         241189000     73.68%     73.68% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user            86144500     26.32%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      12                       # number of times the context was actually changed
system.cpu0.dcache.tags.replacements             4855                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          504.876276                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              55841                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             4855                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            11.501751                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data    23.913869                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   480.962407                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.046707                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.939380                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.986086                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          500                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          491                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.976562                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           289555                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          289555                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        33047                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          33047                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        13572                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         13572                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          539                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          539                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          594                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          594                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data        46619                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           46619                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data        46619                       # number of overall hits
system.cpu0.dcache.overall_hits::total          46619                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         8718                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         8718                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data        14510                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        14510                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data          158                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          158                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           25                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           25                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        23228                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         23228                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        23228                       # number of overall misses
system.cpu0.dcache.overall_misses::total        23228                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    520050712                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    520050712                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data   1091363932                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1091363932                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::switch_cpus0.data     11059496                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     11059496                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::switch_cpus0.data       258505                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       258505                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1611414644                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1611414644                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1611414644                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1611414644                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        41765                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        41765                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        28082                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        28082                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          697                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          697                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          619                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          619                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data        69847                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        69847                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data        69847                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        69847                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.208739                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.208739                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.516701                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.516701                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.226686                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.226686                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.040388                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.040388                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.332555                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.332555                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.332555                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.332555                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 59652.524891                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 59652.524891                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 75214.605927                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 75214.605927                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::switch_cpus0.data 69996.810127                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 69996.810127                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::switch_cpus0.data 10340.200000                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 10340.200000                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 69373.800758                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 69373.800758                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 69373.800758                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 69373.800758                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs        94149                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          130                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             2022                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    46.562315                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    43.333333                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         2797                       # number of writebacks
system.cpu0.dcache.writebacks::total             2797                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         5927                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         5927                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data        12429                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        12429                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::switch_cpus0.data           56                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total           56                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        18356                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        18356                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        18356                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        18356                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         2791                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         2791                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data         2081                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         2081                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::switch_cpus0.data          102                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          102                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::switch_cpus0.data           25                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total           25                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         4872                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         4872                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         4872                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         4872                       # number of overall MSHR misses
system.cpu0.dcache.WriteReq_mshr_uncacheable::switch_cpus0.data            3                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total            3                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.overall_mshr_uncacheable_misses::switch_cpus0.data            3                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total            3                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    193363522                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    193363522                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data    173816781                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    173816781                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus0.data      7403003                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      7403003                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::switch_cpus0.data       220995                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       220995                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    367180303                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    367180303                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    367180303                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    367180303                       # number of overall MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus0.data       671000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total       671000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::switch_cpus0.data       671000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total       671000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.066826                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.066826                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.074104                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.074104                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus0.data     0.146341                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.146341                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::switch_cpus0.data     0.040388                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.040388                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.069752                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.069752                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.069752                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.069752                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 69281.089932                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 69281.089932                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 83525.603556                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 83525.603556                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus0.data 72578.460784                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 72578.460784                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus0.data  8839.800000                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  8839.800000                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 75365.415230                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 75365.415230                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 75365.415230                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 75365.415230                       # average overall mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 223666.666667                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total 223666.666667                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 223666.666667                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 223666.666667                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements             3503                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.675841                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             261029                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             3503                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            74.515844                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst    19.964575                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   491.711266                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.038993                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.960374                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999367                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          463                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           49                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses            86309                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses           86309                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst        37114                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total          37114                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst        37114                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total           37114                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst        37114                       # number of overall hits
system.cpu0.icache.overall_hits::total          37114                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         4286                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         4286                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         4286                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          4286                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         4286                       # number of overall misses
system.cpu0.icache.overall_misses::total         4286                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst    311881334                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    311881334                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst    311881334                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    311881334                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst    311881334                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    311881334                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst        41400                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total        41400                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst        41400                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total        41400                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst        41400                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total        41400                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.103527                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.103527                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.103527                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.103527                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.103527                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.103527                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 72767.460103                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 72767.460103                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 72767.460103                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 72767.460103                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 72767.460103                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 72767.460103                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1169                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               22                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    53.136364                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst          777                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          777                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst          777                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          777                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst          777                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          777                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst         3509                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         3509                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst         3509                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         3509                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst         3509                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         3509                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst    256348636                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    256348636                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst    256348636                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    256348636                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst    256348636                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    256348636                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.084758                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.084758                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.084758                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.084758                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.084758                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.084758                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 73054.612710                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 73054.612710                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 73054.612710                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 73054.612710                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 73054.612710                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 73054.612710                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                       819                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     105     45.45%     45.45% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                      1      0.43%     45.89% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      3      1.30%     47.19% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    122     52.81%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 231                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      105     49.30%     49.30% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                       1      0.47%     49.77% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       3      1.41%     51.17% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     104     48.83%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  213                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0               726456500     94.65%     94.65% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                 987000      0.13%     94.77% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                2474500      0.32%     95.10% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               37633500      4.90%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total           767551500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.852459                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.922078                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.33%      0.33% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   58     18.95%     19.28% # number of callpals executed
system.cpu1.kern.callpal::tbi                       5      1.63%     20.92% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  158     51.63%     72.55% # number of callpals executed
system.cpu1.kern.callpal::rdps                      3      0.98%     73.53% # number of callpals executed
system.cpu1.kern.callpal::rti                      70     22.88%     96.41% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      2.94%     99.35% # number of callpals executed
system.cpu1.kern.callpal::imb                       2      0.65%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   306                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              123                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  5                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 68                      
system.cpu1.kern.mode_good::user                   67                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.552846                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.200000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.697436                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         164320000     11.62%     11.62% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user            49910500      3.53%     15.15% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle          1200089500     84.85%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu1.dcache.tags.replacements             2864                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          459.608378                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              37182                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             2864                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            12.982542                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data    98.557494                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   361.050884                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.192495                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.705178                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.897673                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          458                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          450                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.894531                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           211071                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          211071                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        26716                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          26716                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data         9486                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total          9486                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          547                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          547                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          471                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          471                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data        36202                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           36202                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data        36202                       # number of overall hits
system.cpu1.dcache.overall_hits::total          36202                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         7152                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         7152                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         7506                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         7506                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data          109                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          109                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           28                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           28                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        14658                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         14658                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        14658                       # number of overall misses
system.cpu1.dcache.overall_misses::total        14658                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    364299877                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    364299877                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    557842111                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    557842111                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::switch_cpus1.data      7476747                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      7476747                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::switch_cpus1.data       202003                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       202003                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    922141988                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    922141988                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    922141988                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    922141988                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        33868                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        33868                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        16992                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        16992                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          656                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          656                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          499                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          499                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data        50860                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        50860                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data        50860                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        50860                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.211173                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.211173                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.441737                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.441737                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.166159                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.166159                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.056112                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.056112                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.288203                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.288203                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.288203                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.288203                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 50936.783697                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 50936.783697                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 74319.492539                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 74319.492539                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::switch_cpus1.data 68594.009174                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 68594.009174                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::switch_cpus1.data  7214.392857                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7214.392857                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 62910.491745                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 62910.491745                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 62910.491745                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 62910.491745                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs        62165                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          626                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs             1596                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              9                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    38.950501                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    69.555556                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1218                       # number of writebacks
system.cpu1.dcache.writebacks::total             1218                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         5179                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         5179                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         6473                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         6473                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::switch_cpus1.data           67                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           67                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        11652                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        11652                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        11652                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        11652                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         1973                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         1973                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data         1033                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         1033                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::switch_cpus1.data           42                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           42                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::switch_cpus1.data           28                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           28                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         3006                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         3006                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         3006                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         3006                       # number of overall MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::switch_cpus1.data            4                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total            4                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.overall_mshr_uncacheable_misses::switch_cpus1.data            4                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total            4                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    120561285                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    120561285                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data     88975212                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     88975212                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus1.data      2285753                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2285753                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::switch_cpus1.data       159997                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       159997                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    209536497                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    209536497                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    209536497                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    209536497                       # number of overall MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus1.data       897500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total       897500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::switch_cpus1.data       897500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total       897500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.058256                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.058256                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.060793                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.060793                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus1.data     0.064024                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.064024                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::switch_cpus1.data     0.056112                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.056112                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.059103                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.059103                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.059103                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.059103                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 61105.567663                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 61105.567663                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 86132.828654                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 86132.828654                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus1.data 54422.690476                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 54422.690476                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus1.data  5714.178571                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5714.178571                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 69706.086826                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 69706.086826                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 69706.086826                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 69706.086826                       # average overall mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data       224375                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total       224375                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus1.data       224375                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total       224375                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             2295                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.160455                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs              39287                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2295                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            17.118519                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   156.145876                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   355.014579                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.304972                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.693388                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.998360                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          481                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           29                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses            71562                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses           71562                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst        31944                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total          31944                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst        31944                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total           31944                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst        31944                       # number of overall hits
system.cpu1.icache.overall_hits::total          31944                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         2689                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2689                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         2689                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2689                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         2689                       # number of overall misses
system.cpu1.icache.overall_misses::total         2689                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst    147382594                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    147382594                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst    147382594                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    147382594                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst    147382594                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    147382594                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst        34633                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total        34633                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst        34633                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total        34633                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst        34633                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total        34633                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.077643                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.077643                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.077643                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.077643                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.077643                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.077643                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 54809.443659                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 54809.443659                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 54809.443659                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 54809.443659                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 54809.443659                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 54809.443659                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          511                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               19                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    26.894737                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst          393                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          393                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst          393                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          393                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst          393                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          393                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst         2296                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2296                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst         2296                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2296                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst         2296                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2296                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst    123424871                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    123424871                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst    123424871                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    123424871                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst    123424871                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    123424871                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.066295                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.066295                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.066295                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.066295                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.066295                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.066295                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 53756.476916                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 53756.476916                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 53756.476916                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 53756.476916                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 53756.476916                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 53756.476916                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                        21                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                       5     26.32%     26.32% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                      1      5.26%     31.58% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      5.26%     36.84% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                     12     63.16%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                  19                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                        5     45.45%     45.45% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                       1      9.09%     54.55% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      9.09%     63.64% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                       4     36.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                   11                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0               758637500     99.01%     99.01% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                 485000      0.06%     99.07% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 866500      0.11%     99.18% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31                6255500      0.82%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total           766244500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.578947                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.callpal::swpipl                   15     78.95%     78.95% # number of callpals executed
system.cpu2.kern.callpal::rdps                      2     10.53%     89.47% # number of callpals executed
system.cpu2.kern.callpal::rti                       2     10.53%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                    19                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel                2                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                  0                      
system.cpu2.kern.mode_good::user                    0                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu2.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu2.dcache.tags.replacements                7                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          342.383278                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                 42                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                7                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                    6                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   305.539704                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data    36.843574                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.596757                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.071960                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.668717                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          354                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           61                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          293                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.691406                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses             5225                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses            5225                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data          934                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total            934                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data          232                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total           232                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data           10                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total           10                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data            4                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data         1166                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total            1166                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data         1166                       # number of overall hits
system.cpu2.dcache.overall_hits::total           1166                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data           89                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total           89                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data            8                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total            8                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data            6                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            6                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data            6                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data           97                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total            97                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data           97                       # number of overall misses
system.cpu2.dcache.overall_misses::total           97                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data      6235978                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total      6235978                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data       478004                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total       478004                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::switch_cpus2.data       451249                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total       451249                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::switch_cpus2.data       124502                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       124502                       # number of StoreCondReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data      6713982                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total      6713982                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data      6713982                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total      6713982                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data         1023                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total         1023                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data          240                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total          240                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data           10                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total           10                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data         1263                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total         1263                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data         1263                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total         1263                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.086999                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.086999                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.033333                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.033333                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.375000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.375000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.600000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.600000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.076801                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.076801                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.076801                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.076801                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 70067.168539                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 70067.168539                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 59750.500000                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 59750.500000                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::switch_cpus2.data 75208.166667                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 75208.166667                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::switch_cpus2.data 20750.333333                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 20750.333333                       # average StoreCondReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 69216.309278                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 69216.309278                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 69216.309278                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 69216.309278                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs          271                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    90.333333                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks            6                       # number of writebacks
system.cpu2.dcache.writebacks::total                6                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data           27                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total           27                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data            1                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::switch_cpus2.data            1                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data           28                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total           28                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data           28                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total           28                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data           62                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total           62                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            7                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::switch_cpus2.data            5                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::switch_cpus2.data            6                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total            6                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data           69                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total           69                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data           69                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total           69                       # number of overall MSHR misses
system.cpu2.dcache.WriteReq_mshr_uncacheable::switch_cpus2.data            2                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total            2                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.overall_mshr_uncacheable_misses::switch_cpus2.data            2                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total            2                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data      4574271                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total      4574271                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       365746                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       365746                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus2.data       437751                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       437751                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::switch_cpus2.data       115498                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       115498                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data      4940017                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total      4940017                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data      4940017                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total      4940017                       # number of overall MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus2.data       448000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total       448000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::switch_cpus2.data       448000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total       448000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.060606                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.060606                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.029167                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.029167                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus2.data     0.312500                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.312500                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::switch_cpus2.data     0.600000                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.600000                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.054632                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.054632                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.054632                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.054632                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 73778.564516                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 73778.564516                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 52249.428571                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 52249.428571                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus2.data 87550.200000                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 87550.200000                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus2.data 19249.666667                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 19249.666667                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 71594.449275                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 71594.449275                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 71594.449275                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 71594.449275                       # average overall mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data       224000                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total       224000                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus2.data       224000                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total       224000                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements              163                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs              11708                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              163                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            71.828221                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst   422.501253                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst    89.498747                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.825198                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.174802                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          149                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          363                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses             2313                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses            2313                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst          866                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total            866                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst          866                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total             866                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst          866                       # number of overall hits
system.cpu2.icache.overall_hits::total            866                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst          209                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          209                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst          209                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           209                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst          209                       # number of overall misses
system.cpu2.icache.overall_misses::total          209                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     13275368                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     13275368                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     13275368                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     13275368                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     13275368                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     13275368                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst         1075                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total         1075                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst         1075                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total         1075                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst         1075                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total         1075                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.194419                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.194419                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.194419                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.194419                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.194419                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.194419                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 63518.507177                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 63518.507177                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 63518.507177                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 63518.507177                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 63518.507177                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 63518.507177                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          125                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          125                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           46                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           46                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           46                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           46                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           46                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           46                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst          163                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          163                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst          163                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          163                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst          163                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          163                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     10760343                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     10760343                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     10760343                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     10760343                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     10760343                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     10760343                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.151628                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.151628                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.151628                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.151628                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.151628                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.151628                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 66014.374233                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 66014.374233                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 66014.374233                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 66014.374233                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 66014.374233                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 66014.374233                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                      1223                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     252     49.32%     49.32% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                      1      0.20%     49.51% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      1      0.20%     49.71% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    257     50.29%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 511                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      250     49.90%     49.90% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                       1      0.20%     50.10% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       1      0.20%     50.30% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     249     49.70%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  501                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0              1353261000     96.85%     96.85% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                 658500      0.05%     96.89% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 494500      0.04%     96.93% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31               42895000      3.07%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total          1397309000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                 0.992063                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.968872                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.980431                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu3.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu3.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu3.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu3.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu3.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu3.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                    12                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                    3      0.51%      0.51% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   53      9.04%      9.56% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  408     69.62%     79.18% # number of callpals executed
system.cpu3.kern.callpal::rdps                      3      0.51%     79.69% # number of callpals executed
system.cpu3.kern.callpal::wrusp                     1      0.17%     79.86% # number of callpals executed
system.cpu3.kern.callpal::rti                     101     17.24%     97.10% # number of callpals executed
system.cpu3.kern.callpal::callsys                  15      2.56%     99.66% # number of callpals executed
system.cpu3.kern.callpal::imb                       2      0.34%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   586                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              153                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 97                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                 96                      
system.cpu3.kern.mode_good::user                   97                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.627451                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.772000                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel        1216557000     85.54%     85.54% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user           205723500     14.46%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu3.dcache.tags.replacements            12197                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          489.556470                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             130123                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            12197                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            10.668443                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   183.793101                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   305.763369                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.358971                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.597194                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.956165                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          101                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          353                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           58                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           775909                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          775909                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        84725                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          84725                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        35591                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         35591                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1250                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1250                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1267                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1267                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       120316                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          120316                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       120316                       # number of overall hits
system.cpu3.dcache.overall_hits::total         120316                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        16358                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        16358                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data        51477                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        51477                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data          212                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          212                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           22                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           22                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        67835                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         67835                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        67835                       # number of overall misses
system.cpu3.dcache.overall_misses::total        67835                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   1011065436                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   1011065436                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data   3982449483                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   3982449483                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::switch_cpus3.data     14156247                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     14156247                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::switch_cpus3.data       207004                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       207004                       # number of StoreCondReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   4993514919                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   4993514919                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   4993514919                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   4993514919                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       101083                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       101083                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        87068                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        87068                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1462                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1462                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1289                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1289                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       188151                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       188151                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       188151                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       188151                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.161827                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.161827                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.591228                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.591228                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.145007                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.145007                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.017067                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.017067                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.360535                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.360535                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.360535                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.360535                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 61808.621836                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 61808.621836                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 77363.666939                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 77363.666939                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::switch_cpus3.data 66774.750000                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 66774.750000                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::switch_cpus3.data  9409.272727                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  9409.272727                       # average StoreCondReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 73612.661885                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 73612.661885                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 73612.661885                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 73612.661885                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs       297314                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets          237                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs             5062                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    58.734492                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets           79                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         7602                       # number of writebacks
system.cpu3.dcache.writebacks::total             7602                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        10898                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        10898                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data        44697                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total        44697                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::switch_cpus3.data          105                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          105                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        55595                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        55595                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        55595                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        55595                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5460                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5460                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data         6780                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         6780                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::switch_cpus3.data          107                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          107                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::switch_cpus3.data           22                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total           22                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        12240                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        12240                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        12240                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        12240                       # number of overall MSHR misses
system.cpu3.dcache.WriteReq_mshr_uncacheable::switch_cpus3.data            5                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total            5                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.overall_mshr_uncacheable_misses::switch_cpus3.data            5                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total            5                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    387480275                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    387480275                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data    616868134                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    616868134                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus3.data      6861751                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      6861751                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::switch_cpus3.data       173996                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       173996                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   1004348409                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   1004348409                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   1004348409                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   1004348409                       # number of overall MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus3.data      1118500                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total      1118500                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::switch_cpus3.data      1118500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total      1118500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.054015                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.054015                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.077870                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.077870                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus3.data     0.073187                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.073187                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::switch_cpus3.data     0.017067                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.017067                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.065054                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.065054                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.065054                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.065054                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 70967.083333                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 70967.083333                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 90983.500590                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 90983.500590                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus3.data 64128.514019                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 64128.514019                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus3.data  7908.909091                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  7908.909091                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 82054.608578                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 82054.608578                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 82054.608578                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 82054.608578                       # average overall mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data       223700                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total       223700                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus3.data       223700                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total       223700                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             6056                       # number of replacements
system.cpu3.icache.tags.tagsinuse          511.232245                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             107760                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             6056                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            17.793923                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   212.336358                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   298.895887                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.414719                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.583781                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.998500                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           59                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          429                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           204494                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          204494                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst        91884                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total          91884                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst        91884                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total           91884                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst        91884                       # number of overall hits
system.cpu3.icache.overall_hits::total          91884                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         7333                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         7333                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         7333                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          7333                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         7333                       # number of overall misses
system.cpu3.icache.overall_misses::total         7333                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst    432405842                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    432405842                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst    432405842                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    432405842                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst    432405842                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    432405842                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst        99217                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total        99217                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst        99217                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total        99217                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst        99217                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total        99217                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.073909                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.073909                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.073909                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.073909                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.073909                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.073909                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 58967.113323                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 58967.113323                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 58967.113323                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 58967.113323                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 58967.113323                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 58967.113323                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         1965                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               32                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    61.406250                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst         1273                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1273                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst         1273                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1273                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst         1273                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1273                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst         6060                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         6060                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst         6060                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         6060                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst         6060                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         6060                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst    349313620                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    349313620                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst    349313620                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    349313620                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst    349313620                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    349313620                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.061078                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.061078                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.061078                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.061078                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.061078                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.061078                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 57642.511551                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 57642.511551                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 57642.511551                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 57642.511551                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 57642.511551                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 57642.511551                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                  14                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 14                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           28                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total           28                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                      28                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          112                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          112                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      112                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                28000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy               14000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     25739                       # number of replacements
system.l2.tags.tagsinuse                  2467.199299                       # Cycle average of tags in use
system.l2.tags.total_refs                        8093                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     25739                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.314426                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      950.496330                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst        52.686191                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data       146.223246                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst         0.448892                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst        24.753718                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data        16.632115                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst         7.346455                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data        10.785829                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst   226.732559                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data   143.404521                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst    95.044134                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data   104.342869                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst     6.926795                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data     3.905743                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst   319.382880                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data   358.087021                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.058014                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.003216                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.008925                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000027                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.001511                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.001015                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.000448                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.000658                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.013839                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.008753                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.005801                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.006369                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.000423                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.000238                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.019494                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.021856                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.150586                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2138                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          227                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          672                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1158                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           81                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.130493                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    729499                       # Number of tag accesses
system.l2.tags.data_accesses                   729499                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus0.inst          615                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data          538                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst         1075                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data          615                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst           42                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data           14                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst         2209                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         1113                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    6221                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            11622                       # number of Writeback hits
system.l2.Writeback_hits::total                 11622                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus0.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data            3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data            6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   11                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  2                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data          177                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           42                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data          242                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   461                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst          615                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data          715                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst         1075                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data          657                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst           42                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data           14                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst         2209                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         1355                       # number of demand (read+write) hits
system.l2.demand_hits::total                     6682                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst          615                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data          715                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst         1075                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data          657                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst           42                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data           14                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst         2209                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         1355                       # number of overall hits
system.l2.overall_hits::total                    6682                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst         2890                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         2049                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst         1221                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         1227                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst          121                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data           50                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst         3844                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         4350                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 15752                       # number of ReadReq misses
system.l2.Writeback_misses::writebacks              1                       # number of Writeback misses
system.l2.Writeback_misses::total                   1                       # number of Writeback misses
system.l2.UpgradeReq_misses::switch_cpus0.data           20                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data            9                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data            5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data            8                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 42                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               15                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data         1812                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data          952                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data         6485                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                9251                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst         2890                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         3861                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst         1221                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         2179                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst          121                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data           52                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst         3844                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data        10835                       # number of demand (read+write) misses
system.l2.demand_misses::total                  25003                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst         2890                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         3861                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst         1221                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         2179                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst          121                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data           52                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst         3844                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data        10835                       # number of overall misses
system.l2.overall_misses::total                 25003                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst    246293750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    191135000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst    109752250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    113645500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst     10133000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data      4768500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst    319958750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    375745500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1371432250                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus0.data        93498                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus1.data        61998                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus3.data       155995                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       311491                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus0.data        31499                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus1.data        62498                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus2.data        31499                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus3.data        31499                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       156995                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data    168832500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data     86908750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data       199750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data    606733248                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     862674248                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst    246293750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    359967500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst    109752250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    200554250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst     10133000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data      4968250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst    319958750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    982478748                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2234106498                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst    246293750                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    359967500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst    109752250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    200554250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst     10133000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data      4968250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst    319958750                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    982478748                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2234106498                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst         3505                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         2587                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst         2296                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         1842                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst          163                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data           64                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst         6053                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         5463                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               21973                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        11623                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             11623                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data           22                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data           12                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data           14                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               53                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             17                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data         1989                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data          994                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data            2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data         6727                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9712                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst         3505                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         4576                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         2296                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         2836                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst          163                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data           66                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst         6053                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        12190                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                31685                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst         3505                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         4576                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         2296                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         2836                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst          163                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data           66                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst         6053                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        12190                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               31685                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.824536                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.792037                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.531794                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.666124                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.742331                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.781250                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.635057                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.796266                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.716880                       # miss rate for ReadReq accesses
system.l2.Writeback_miss_rate::writebacks     0.000086                       # miss rate for Writeback accesses
system.l2.Writeback_miss_rate::total         0.000086                       # miss rate for Writeback accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.909091                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.750000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.571429                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.792453                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.833333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.882353                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.911011                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.957746                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.964026                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.952533                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.824536                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.843750                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.531794                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.768336                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.742331                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.787879                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.635057                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.888843                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.789112                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.824536                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.843750                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.531794                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.768336                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.742331                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.787879                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.635057                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.888843                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.789112                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 85222.750865                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 93282.088824                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 89887.182637                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 92620.619397                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 83743.801653                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data        95370                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 83235.887097                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 86378.275862                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 87064.007745                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus0.data  4674.900000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus1.data  6888.666667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus3.data 19499.375000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  7416.452381                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus0.data  6299.800000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus1.data 20832.666667                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus2.data 10499.666667                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus3.data  7874.750000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 10466.333333                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 93174.668874                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 91290.703782                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data        99875                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 93559.483115                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 93251.999568                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 85222.750865                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 93231.675732                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 89887.182637                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 92039.582377                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 83743.801653                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 95543.269231                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 83235.887097                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 90676.395754                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89353.537496                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 85222.750865                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 93231.675732                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 89887.182637                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 92039.582377                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 83743.801653                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 95543.269231                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 83235.887097                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 90676.395754                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89353.537496                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                10433                       # number of writebacks
system.l2.writebacks::total                     10433                       # number of writebacks
system.l2.ReadReq_mshr_hits::switch_cpus0.inst           80                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus0.data           16                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.inst           69                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.data           19                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.inst           45                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.data           12                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.inst           71                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.data           13                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                325                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.inst           80                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.data           16                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.inst           69                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.data           19                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.inst           45                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.data           12                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.inst           71                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.data           13                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 325                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.inst           80                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.data           16                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.inst           69                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.data           19                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.inst           45                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.data           12                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.inst           71                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.data           13                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                325                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus0.inst         2810                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         2033                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst         1152                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         1208                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           76                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data           38                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst         3773                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         4337                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            15427                       # number of ReadReq MSHR misses
system.l2.Writeback_mshr_misses::writebacks            1                       # number of Writeback MSHR misses
system.l2.Writeback_mshr_misses::total              1                       # number of Writeback MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus0.data           20                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus1.data            9                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus2.data            5                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus3.data            8                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            42                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus0.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus1.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus2.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus3.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           15                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data         1812                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data          952                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data         6485                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           9251                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst         2810                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         3845                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst         1152                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         2160                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           76                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst         3773                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data        10822                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             24678                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst         2810                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         3845                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst         1152                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         2160                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           76                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst         3773                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data        10822                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            24678                       # number of overall MSHR misses
system.l2.WriteReq_mshr_uncacheable::switch_cpus0.data            3                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus1.data            4                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus2.data            2                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus3.data            5                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total           14                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus0.data            3                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus1.data            4                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus2.data            2                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus3.data            5                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total           14                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst    204523000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    164300250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst     89525500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     96824250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      5922500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data      3330000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst    266734750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    320257500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1151417750                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus0.data       358017                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus1.data       166007                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus2.data        91003                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus3.data       143507                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       758534                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus0.data        89505                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus1.data        53003                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus2.data        57002                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus3.data        71004                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       270514                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data    146367500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data     75096750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data       174750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data    526647752                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    748286752                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst    204523000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    310667750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst     89525500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    171921000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      5922500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data      3504750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst    266734750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    846905252                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1899704502                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst    204523000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    310667750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst     89525500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    171921000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      5922500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data      3504750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst    266734750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    846905252                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1899704502                       # number of overall MSHR miss cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus0.data       632000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus1.data       845000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus2.data       421500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus3.data      1053500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total      2952000                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus0.data       632000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus1.data       845000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus2.data       421500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus3.data      1053500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total      2952000                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.801712                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.785852                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.501742                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.655809                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.466258                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.593750                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.623327                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.793886                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.702089                       # mshr miss rate for ReadReq accesses
system.l2.Writeback_mshr_miss_rate::writebacks     0.000086                       # mshr miss rate for Writeback accesses
system.l2.Writeback_mshr_miss_rate::total     0.000086                       # mshr miss rate for Writeback accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus0.data     0.909091                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus1.data     0.750000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus3.data     0.571429                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.792453                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus0.data     0.833333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus2.data     0.750000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.882353                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.911011                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.957746                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.964026                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.952533                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.801712                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.840253                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.501742                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.761636                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.466258                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.606061                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.623327                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.887777                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.778854                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.801712                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.840253                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.501742                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.761636                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.466258                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.606061                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.623327                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.887777                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.778854                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 72783.985765                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 80816.650271                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 77713.107639                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 80152.524834                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 77927.631579                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 87631.578947                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 70695.666578                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 73843.094305                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 74636.530110                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 17900.850000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 18445.222222                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 18200.600000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 17938.375000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 18060.333333                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus0.data        17901                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 17667.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 19000.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus3.data        17751                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 18034.266667                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 80776.766004                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 78883.140756                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data        87375                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 81210.139090                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 80887.120528                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 72783.985765                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 80797.854356                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 77713.107639                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 79593.055556                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 77927.631579                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 87618.750000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 70695.666578                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 78257.739050                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76979.678337                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 72783.985765                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 80797.854356                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 77713.107639                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 79593.055556                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 77927.631579                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 87618.750000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 70695.666578                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 78257.739050                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76979.678337                       # average overall mshr miss latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 210666.666667                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data       211250                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data       210750                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data       210700                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 210857.142857                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 210666.666667                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus1.data       211250                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus2.data       210750                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus3.data       210700                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 210857.142857                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq               15427                       # Transaction distribution
system.membus.trans_dist::ReadResp              15426                       # Transaction distribution
system.membus.trans_dist::WriteReq                 14                       # Transaction distribution
system.membus.trans_dist::WriteResp                14                       # Transaction distribution
system.membus.trans_dist::Writeback             10434                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              150                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             79                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              59                       # Transaction distribution
system.membus.trans_dist::ReadExReq              9251                       # Transaction distribution
system.membus.trans_dist::ReadExResp             9249                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave           28                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        60074                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        60104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  60104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave          112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2246976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      2247088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2247088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              172                       # Total snoops (count)
system.membus.snoop_fanout::samples             35355                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   35355    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               35355                       # Request fanout histogram
system.membus.reqLayer0.occupancy               31499                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            83581501                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               7.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          131102449                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization             11.0                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups          63958                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted        51357                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect         3926                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups        50453                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits          17730                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    35.141617                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS           4152                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect          197                       # Number of incorrect RAS predictions.
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits               54447                       # DTB read hits
system.switch_cpus0.dtb.read_misses               453                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses           11576                       # DTB read accesses
system.switch_cpus0.dtb.write_hits              31463                       # DTB write hits
system.switch_cpus0.dtb.write_misses               51                       # DTB write misses
system.switch_cpus0.dtb.write_acv                  23                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses           5535                       # DTB write accesses
system.switch_cpus0.dtb.data_hits               85910                       # DTB hits
system.switch_cpus0.dtb.data_misses               504                       # DTB misses
system.switch_cpus0.dtb.data_acv                   23                       # DTB access violations
system.switch_cpus0.dtb.data_accesses           17111                       # DTB accesses
system.switch_cpus0.itb.fetch_hits              13198                       # ITB hits
system.switch_cpus0.itb.fetch_misses              208                       # ITB misses
system.switch_cpus0.itb.fetch_acv                  14                       # ITB acv
system.switch_cpus0.itb.fetch_accesses          13406                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                  702218                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.fetch.icacheStallCycles       126548                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts                312192                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches              63958                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches        21882                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               286642                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles           9984                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.MiscStallCycles          146                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles         4469                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.PendingQuiesceStallCycles           53                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles           46                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.CacheLines            41400                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes         2718                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples       422896                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.738224                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.089284                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0          365303     86.38%     86.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1            4939      1.17%     87.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2            6349      1.50%     89.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3            3978      0.94%     89.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4            9787      2.31%     92.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5            2861      0.68%     92.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6            3350      0.79%     93.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7            1564      0.37%     94.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8           24765      5.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total       422896                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.091080                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.444580                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles           94516                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       277435                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles            40510                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         6079                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles          4355                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved         3860                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          648                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts        264200                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         2112                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles          4355                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles           98484                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          80215                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       127832                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles            42340                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        69669                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts        250332                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          734                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents          4120                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents          8984                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents         53034                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.RenamedOperands       169982                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups       313825                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups       313564                       # Number of integer rename lookups
system.switch_cpus0.rename.fp_rename_lookups          239                       # Number of floating rename lookups
system.switch_cpus0.rename.CommittedMaps       113120                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps           56862                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         5793                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          977                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            41080                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads        50894                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores        34458                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         8111                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores         4112                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded            226751                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         7089                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued           217450                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued          445                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined        68306                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined        34088                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         4781                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples       422896                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.514193                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.249231                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0       335737     79.39%     79.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1        33752      7.98%     87.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2        17541      4.15%     91.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3        13092      3.10%     94.61% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        12071      2.85%     97.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5         5689      1.35%     98.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6         3143      0.74%     99.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7         1215      0.29%     99.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8          656      0.16%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total       422896                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu            419      5.32%      5.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%      5.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%      5.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%      5.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%      5.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%      5.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%      5.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%      5.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%      5.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%      5.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%      5.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%      5.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%      5.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%      5.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%      5.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%      5.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%      5.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%      5.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%      5.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%      5.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%      5.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%      5.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%      5.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%      5.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%      5.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%      5.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%      5.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%      5.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          5052     64.19%     69.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         2399     30.48%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu       124332     57.18%     57.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult          181      0.08%     57.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     57.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd           43      0.02%     57.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     57.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     57.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     57.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     57.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     57.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     57.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     57.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     57.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     57.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     57.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     57.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     57.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     57.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     57.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     57.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     57.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead        57274     26.34%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite        32299     14.85%     98.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess         3321      1.53%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total        217450                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.309662                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt               7870                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.036192                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads       865363                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes       301996                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses       199511                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads          748                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes          486                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses          321                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses        224920                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses            400                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         2264                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        16171                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           49                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          347                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         5734                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked        11207                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles          4355                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          21402                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        48434                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts       238282                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         1333                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts        50894                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts        34458                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         5543                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents           196                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        48198                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          347                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect          920                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect         3320                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts         4240                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts       213331                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts        55055                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts         4119                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                 4442                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs               86632                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches           29213                       # Number of branches executed
system.switch_cpus0.iew.exec_stores             31577                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.303796                       # Inst execution rate
system.switch_cpus0.iew.wb_sent                201245                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count               199832                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers            95197                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers           123209                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.284573                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.772646                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitSquashedInsts        69185                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2308                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts         3886                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples       410503                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.410233                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.366673                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0       352144     85.78%     85.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1        26703      6.50%     92.29% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2         9853      2.40%     94.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3         4653      1.13%     95.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4         4253      1.04%     96.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5         2047      0.50%     97.36% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6         2199      0.54%     97.89% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7         1615      0.39%     98.29% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8         7036      1.71%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total       410503                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts       168402                       # Number of instructions committed
system.switch_cpus0.commit.committedOps        168402                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                 63447                       # Number of memory references committed
system.switch_cpus0.commit.loads                34723                       # Number of loads committed
system.switch_cpus0.commit.membars                976                       # Number of memory barriers committed
system.switch_cpus0.commit.branches             23054                       # Number of branches committed
system.switch_cpus0.commit.fp_insts               246                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts           162395                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls         2107                       # Number of function calls committed.
system.switch_cpus0.commit.op_class_0::No_OpClass         2869      1.70%      1.70% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu        97312     57.79%     59.49% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult          164      0.10%     59.59% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     59.59% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd           31      0.02%     59.60% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp            0      0.00%     59.60% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt            0      0.00%     59.60% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult            0      0.00%     59.60% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv            0      0.00%     59.60% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     59.60% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     59.60% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     59.60% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu            0      0.00%     59.60% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     59.60% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     59.60% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     59.60% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     59.60% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     59.60% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     59.60% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     59.60% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     59.60% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     59.60% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     59.60% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     59.60% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     59.60% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     59.60% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc            0      0.00%     59.60% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     59.60% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.60% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.60% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead        35699     21.20%     80.80% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite        29006     17.22%     98.03% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess         3321      1.97%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total       168402                       # Class of committed instruction
system.switch_cpus0.commit.bw_lim_events         7036                       # number cycles where commit BW limit reached
system.switch_cpus0.rob.rob_reads              638348                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes             487660                       # The number of ROB writes
system.switch_cpus0.timesIdled                   2558                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 279322                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.quiesceCycles              418046                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus0.committedInsts             165533                       # Number of Instructions Simulated
system.switch_cpus0.committedOps               165533                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      4.242163                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                4.242163                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.235729                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.235729                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads          276147                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes         139934                       # number of integer regfile writes
system.switch_cpus0.fp_regfile_reads              179                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes             105                       # number of floating regfile writes
system.switch_cpus0.misc_regfile_reads          12629                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2911                       # number of misc regfile writes
system.switch_cpus1.branchPred.lookups          54576                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted        45912                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect         2487                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups        39434                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits          17422                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    44.180149                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS           3088                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect          169                       # Number of incorrect RAS predictions.
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits               48825                       # DTB read hits
system.switch_cpus1.dtb.read_misses              1026                       # DTB read misses
system.switch_cpus1.dtb.read_acv                   18                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses            3507                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              18983                       # DTB write hits
system.switch_cpus1.dtb.write_misses              179                       # DTB write misses
system.switch_cpus1.dtb.write_acv                  21                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses           1223                       # DTB write accesses
system.switch_cpus1.dtb.data_hits               67808                       # DTB hits
system.switch_cpus1.dtb.data_misses              1205                       # DTB misses
system.switch_cpus1.dtb.data_acv                   39                       # DTB access violations
system.switch_cpus1.dtb.data_accesses            4730                       # DTB accesses
system.switch_cpus1.itb.fetch_hits               8409                       # ITB hits
system.switch_cpus1.itb.fetch_misses              355                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses           8764                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                  458856                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.fetch.icacheStallCycles        91043                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts                270888                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches              54576                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches        20510                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               231798                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles           8032                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.MiscStallCycles          159                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles         7014                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.PendingQuiesceStallCycles           53                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles           78                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.CacheLines            34634                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes         1545                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples       334161                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.810651                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.156963                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0          283895     84.96%     84.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1            2412      0.72%     85.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2            8138      2.44%     88.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3            2825      0.85%     88.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4            8539      2.56%     91.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5            1807      0.54%     92.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6            5297      1.59%     93.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7            1232      0.37%     94.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8           20016      5.99%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total       334161                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.118939                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.590355                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles           67518                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       222526                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles            35399                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         5028                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles          3689                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved         2288                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          338                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts        220135                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1104                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles          3689                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles           71012                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          52739                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       131345                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles            36894                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        38481                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts        205238                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           18                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents           549                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents          1615                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents         26444                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.RenamedOperands       140522                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups       245668                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups       245424                       # Number of integer rename lookups
system.switch_cpus1.rename.fp_rename_lookups          168                       # Number of floating rename lookups
system.switch_cpus1.rename.CommittedMaps       103632                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps           36890                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        10133                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          836                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            39572                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads        40408                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores        20909                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         6171                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores         2467                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded            184330                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         6842                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued           186331                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued          533                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined        45978                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined        23599                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         4790                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples       334161                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.557608                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.250991                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0       260102     77.84%     77.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1        24957      7.47%     85.31% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2        15159      4.54%     89.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        14468      4.33%     94.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        13816      4.13%     98.31% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5         2917      0.87%     99.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6         1787      0.53%     99.71% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7          559      0.17%     99.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8          396      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total       334161                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu            134      1.64%      1.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%      1.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%      1.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%      1.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%      1.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%      1.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%      1.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%      1.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%      1.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%      1.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%      1.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%      1.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%      1.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%      1.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%      1.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%      1.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%      1.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%      1.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%      1.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%      1.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%      1.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%      1.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%      1.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%      1.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%      1.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%      1.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%      1.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%      1.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%      1.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          5855     71.81%     73.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         2165     26.55%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            6      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu       107414     57.65%     57.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult          120      0.06%     57.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     57.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd           26      0.01%     57.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     57.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     57.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     57.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            3      0.00%     57.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     57.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     57.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     57.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     57.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     57.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     57.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     57.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     57.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     57.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     57.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     57.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     57.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead        52593     28.23%     85.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        19658     10.55%     96.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess         6511      3.49%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total        186331                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.406077                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt               8154                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.043761                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads       714829                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes       237059                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses       165496                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads          681                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes          342                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses          297                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses        194116                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses            363                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads          760                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        11726                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           14                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          254                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         3342                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked        15233                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles          3689                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          10546                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        37949                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts       195462                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         1484                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts        40408                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts        20909                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         5515                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents           157                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents        37780                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          254                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect          718                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect         2545                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts         3263                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts       183368                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts        50433                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts         2963                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                 4290                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs               69807                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches           25138                       # Number of branches executed
system.switch_cpus1.iew.exec_stores             19374                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.399620                       # Inst execution rate
system.switch_cpus1.iew.wb_sent                167836                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count               165793                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers            74692                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers            92511                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.361318                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.807385                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitSquashedInsts        45847                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         2052                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts         2979                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples       325628                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.454574                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.437016                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0       272018     83.54%     83.54% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1        25622      7.87%     91.40% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2        11637      3.57%     94.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3         2880      0.88%     95.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4         2178      0.67%     96.53% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5         1637      0.50%     97.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6         1375      0.42%     97.46% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7          909      0.28%     97.74% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8         7372      2.26%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total       325628                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts       148022                       # Number of instructions committed
system.switch_cpus1.commit.committedOps        148022                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                 46249                       # Number of memory references committed
system.switch_cpus1.commit.loads                28682                       # Number of loads committed
system.switch_cpus1.commit.membars               1088                       # Number of memory barriers committed
system.switch_cpus1.commit.branches             21118                       # Number of branches committed
system.switch_cpus1.commit.fp_insts               296                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts           142180                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls         1429                       # Number of function calls committed.
system.switch_cpus1.commit.op_class_0::No_OpClass         2835      1.92%      1.92% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu        91190     61.61%     63.52% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult          107      0.07%     63.59% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv            0      0.00%     63.59% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd           25      0.02%     63.61% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp            0      0.00%     63.61% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt            0      0.00%     63.61% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult            0      0.00%     63.61% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv            3      0.00%     63.61% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     63.61% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     63.61% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     63.61% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu            0      0.00%     63.61% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     63.61% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     63.61% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     63.61% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     63.61% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     63.61% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     63.61% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.61% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     63.61% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.61% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.61% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.61% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.61% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.61% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.61% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     63.61% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.61% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.61% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead        29770     20.11%     83.72% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite        17581     11.88%     95.60% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess         6511      4.40%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total       148022                       # Class of committed instruction
system.switch_cpus1.commit.bw_lim_events         7372                       # number cycles where commit BW limit reached
system.switch_cpus1.rob.rob_reads              505453                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes             396393                       # The number of ROB writes
system.switch_cpus1.timesIdled                   1316                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 124695                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.quiesceCycles              663507                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus1.committedInsts             145193                       # Number of Instructions Simulated
system.switch_cpus1.committedOps               145193                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      3.160318                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                3.160318                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.316424                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.316424                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads          227918                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes         119514                       # number of integer regfile writes
system.switch_cpus1.fp_regfile_reads              154                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes             155                       # number of floating regfile writes
system.switch_cpus1.misc_regfile_reads          15344                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          4458                       # number of misc regfile writes
system.switch_cpus2.branchPred.lookups           1762                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted         1261                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect          200                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups         1388                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits            126                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct     9.077810                       # BTB Hit Percentage
system.switch_cpus2.branchPred.usedRAS            184                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASInCorrect           23                       # Number of incorrect RAS predictions.
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits                1066                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 8                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses               8                       # DTB read accesses
system.switch_cpus2.dtb.write_hits                366                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.data_hits                1432                       # DTB hits
system.switch_cpus2.dtb.data_misses                 8                       # DTB misses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_accesses               8                       # DTB accesses
system.switch_cpus2.itb.fetch_hits                147                       # ITB hits
system.switch_cpus2.itb.fetch_misses                2                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses            149                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles                   19389                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.fetch.icacheStallCycles         5184                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts                  8205                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches               1762                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches          310                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles                 3333                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles            458                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.MiscStallCycles           22                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.PendingQuiesceStallCycles           27                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus2.fetch.CacheLines             1075                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes          155                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples         8813                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.931011                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.389882                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0            7481     84.89%     84.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1              58      0.66%     85.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2             101      1.15%     86.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3              73      0.83%     87.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4             161      1.83%     89.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5              78      0.89%     90.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6              80      0.91%     91.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7              36      0.41%     91.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8             745      8.45%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total         8813                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.090876                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.423178                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles            3262                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles         4297                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles              950                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles          108                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles           195                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved           97                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred           35                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts          6374                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts           82                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles           195                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles            3350                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles            668                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles         3379                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles              978                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles          242                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts          5854                       # Number of instructions processed by rename
system.switch_cpus2.rename.LQFullEvents           105                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents             4                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.RenamedOperands         4386                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups         6738                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups         6736                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps         1460                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps            2926                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts          165                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts           23                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts              651                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads         1448                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores          478                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads          280                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores           49                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded              4982                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded          268                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued             3973                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued           27                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined         3231                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined         1650                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          208                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples         8813                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.450811                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.132702                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0         7069     80.21%     80.21% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1          775      8.79%     89.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2          352      3.99%     93.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3          255      2.89%     95.89% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4          192      2.18%     98.07% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5           91      1.03%     99.10% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6           53      0.60%     99.70% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7           20      0.23%     99.93% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8            6      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total         8813                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu              2      1.56%      1.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%      1.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%      1.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%      1.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%      1.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%      1.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%      1.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%      1.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%      1.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%      1.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%      1.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%      1.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%      1.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%      1.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%      1.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%      1.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%      1.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%      1.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%      1.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%      1.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%      1.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%      1.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%      1.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%      1.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%      1.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%      1.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%      1.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%      1.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%      1.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead            93     72.66%     74.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite           33     25.78%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu         2308     58.09%     58.09% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult            7      0.18%     58.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     58.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     58.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     58.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     58.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     58.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     58.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     58.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     58.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     58.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     58.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     58.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     58.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     58.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     58.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     58.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     58.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     58.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     58.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     58.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     58.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     58.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     58.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     58.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     58.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     58.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     58.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     58.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead         1178     29.65%     87.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite          386      9.72%     97.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess           94      2.37%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total          3973                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.204910                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt                128                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.032217                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads        16914                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes         8491                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses         3556                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses          4101                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads           27                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads          997                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           11                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores          224                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles           195                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles            664                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles            4                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts         5299                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts           76                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts         1448                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts          478                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          217                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents             5                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           11                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect           35                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect          169                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts          204                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts         3775                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts         1074                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts          198                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                   49                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs                1443                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches             474                       # Number of branches executed
system.switch_cpus2.iew.exec_stores               369                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.194698                       # Inst execution rate
system.switch_cpus2.iew.wb_sent                  3619                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count                 3556                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers             1642                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers             2127                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.183403                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.771979                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitSquashedInsts         3270                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls           60                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts          187                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples         8216                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.247201                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     0.934686                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0         7311     88.98%     88.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1          476      5.79%     94.78% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2          173      2.11%     96.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3           93      1.13%     98.02% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4           48      0.58%     98.60% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5           38      0.46%     99.06% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6           24      0.29%     99.35% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7           20      0.24%     99.60% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8           33      0.40%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total         8216                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts         2031                       # Number of instructions committed
system.switch_cpus2.commit.committedOps          2031                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                   705                       # Number of memory references committed
system.switch_cpus2.commit.loads                  451                       # Number of loads committed
system.switch_cpus2.commit.membars                 25                       # Number of memory barriers committed
system.switch_cpus2.commit.branches               280                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts             1931                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls           42                       # Number of function calls committed.
system.switch_cpus2.commit.op_class_0::No_OpClass           13      0.64%      0.64% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntAlu         1189     58.54%     59.18% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntMult            5      0.25%     59.43% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntDiv            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatAdd            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCmp            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCvt            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMult            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatDiv            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatSqrt            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAdd            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAddAcc            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAlu            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCmp            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCvt            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMisc            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMult            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMultAcc            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShift            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShiftAcc            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSqrt            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAdd            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAlu            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCmp            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCvt            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatDiv            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMisc            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMult            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemRead          476     23.44%     82.87% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemWrite          254     12.51%     95.37% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IprAccess           94      4.63%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::total         2031                       # Class of committed instruction
system.switch_cpus2.commit.bw_lim_events           33                       # number cycles where commit BW limit reached
system.switch_cpus2.rob.rob_reads               13456                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes              11199                       # The number of ROB writes
system.switch_cpus2.timesIdled                    101                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                  10576                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.quiesceCycles             1100438                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus2.committedInsts               2018                       # Number of Instructions Simulated
system.switch_cpus2.committedOps                 2018                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      9.608028                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                9.608028                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.104080                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.104080                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads            4524                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes           2774                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads          10106                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes            73                       # number of misc regfile writes
system.switch_cpus3.branchPred.lookups         136647                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted       111904                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect         7402                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups        89038                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits          52954                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct    59.473483                       # BTB Hit Percentage
system.switch_cpus3.branchPred.usedRAS           8340                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASInCorrect          240                       # Number of incorrect RAS predictions.
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits              123436                       # DTB read hits
system.switch_cpus3.dtb.read_misses              1809                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    2                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses           47347                       # DTB read accesses
system.switch_cpus3.dtb.write_hits              94104                       # DTB write hits
system.switch_cpus3.dtb.write_misses              984                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses          18845                       # DTB write accesses
system.switch_cpus3.dtb.data_hits              217540                       # DTB hits
system.switch_cpus3.dtb.data_misses              2793                       # DTB misses
system.switch_cpus3.dtb.data_acv                   11                       # DTB access violations
system.switch_cpus3.dtb.data_accesses           66192                       # DTB accesses
system.switch_cpus3.itb.fetch_hits              38562                       # ITB hits
system.switch_cpus3.itb.fetch_misses              466                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   8                       # ITB acv
system.switch_cpus3.itb.fetch_accesses          39028                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles                 1479177                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.fetch.icacheStallCycles       253248                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts                776568                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches             136647                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches        61294                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               828257                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles          19334                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.MiscStallCycles          257                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles        13721                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.IcacheWaitRetryStallCycles          129                       # Number of stall cycles due to full MSHR
system.switch_cpus3.fetch.CacheLines            99218                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes         4553                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      1105279                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.702599                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.010136                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0          958067     86.68%     86.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1           10324      0.93%     87.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2           17038      1.54%     89.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3           12087      1.09%     90.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4           30059      2.72%     92.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5            6551      0.59%     93.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6           10251      0.93%     94.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7            5806      0.53%     95.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8           55096      4.98%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      1105279                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.092380                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.525000                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles          181862                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       801264                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles            88121                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        25160                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles          8871                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved         7701                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          822                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts        672222                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         2508                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles          8871                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles          194090                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         377583                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       253931                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles           100208                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       170595                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts        640816                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          931                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents         21088                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents          8839                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents        122162                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.RenamedOperands       425176                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups       845749                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups       842781                       # Number of integer rename lookups
system.switch_cpus3.rename.fp_rename_lookups         2639                       # Number of floating rename lookups
system.switch_cpus3.rename.CommittedMaps       293963                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps          131205                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        15572                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         1971                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           157516                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads       120799                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       101079                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        22957                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        13608                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded            589722                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        12775                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued           555619                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         1141                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       158735                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined        94447                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         8262                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      1105279                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.502696                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.232188                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0       881005     79.71%     79.71% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1        87809      7.94%     87.65% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2        44075      3.99%     91.64% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3        36714      3.32%     94.96% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        27056      2.45%     97.41% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5        16138      1.46%     98.87% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6         8244      0.75%     99.62% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7         2764      0.25%     99.87% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8         1474      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      1105279                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu            815      4.15%      4.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%      4.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%      4.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%      4.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%      4.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%      4.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%      4.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%      4.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%      4.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%      4.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%      4.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%      4.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%      4.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%      4.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%      4.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%      4.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%      4.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%      4.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%      4.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%      4.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%      4.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%      4.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%      4.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%      4.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%      4.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%      4.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%      4.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%      4.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         10461     53.27%     57.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         8362     42.58%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass          454      0.08%      0.08% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu       317163     57.08%     57.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult          536      0.10%     57.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     57.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd         1192      0.21%     57.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     57.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     57.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     57.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv          227      0.04%     57.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     57.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     57.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     57.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     57.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     57.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     57.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     57.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     57.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     57.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     57.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     57.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     57.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead       130846     23.55%     81.07% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        96137     17.30%     98.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess         9064      1.63%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total        555619                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.375627                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              19638                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.035344                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads      2229254                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes       757626                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses       517004                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads         8041                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes         4136                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses         3834                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses        570615                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses           4188                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         4928                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        36959                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           54                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          556                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        12614                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked        19526                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles          8871                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         134382                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       215818                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts       614212                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         2519                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts       120799                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       101079                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         9864                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          1087                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents       214325                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          556                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect         2303                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect         6448                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts         8751                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts       547500                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts       125754                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts         8118                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                11715                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs              221027                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches           73305                       # Number of branches executed
system.switch_cpus3.iew.exec_stores             95273                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.370138                       # Inst execution rate
system.switch_cpus3.iew.wb_sent                525833                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count               520838                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers           256646                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers           352257                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.352113                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.728576                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitSquashedInsts       154422                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         4513                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts         7829                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      1079144                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.419797                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.334239                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0       914949     84.78%     84.78% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1        74379      6.89%     91.68% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2        29108      2.70%     94.37% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3        13690      1.27%     95.64% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4        16507      1.53%     97.17% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5         5132      0.48%     97.65% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6         5516      0.51%     98.16% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7         4332      0.40%     98.56% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8        15531      1.44%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      1079144                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts       453021                       # Number of instructions committed
system.switch_cpus3.commit.committedOps        453021                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                172305                       # Number of memory references committed
system.switch_cpus3.commit.loads                83840                       # Number of loads committed
system.switch_cpus3.commit.membars               2366                       # Number of memory barriers committed
system.switch_cpus3.commit.branches             58833                       # Number of branches committed
system.switch_cpus3.commit.fp_insts              3618                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts           435428                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls         4291                       # Number of function calls committed.
system.switch_cpus3.commit.op_class_0::No_OpClass         9718      2.15%      2.15% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntAlu       257583     56.86%     59.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntMult          519      0.11%     59.12% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntDiv            0      0.00%     59.12% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatAdd         1172      0.26%     59.38% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCmp            0      0.00%     59.38% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCvt            0      0.00%     59.38% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMult            0      0.00%     59.38% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatDiv          227      0.05%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatSqrt            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAdd            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAddAcc            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAlu            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCmp            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCvt            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMisc            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMult            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMultAcc            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShift            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShiftAcc            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSqrt            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAdd            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAlu            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCmp            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCvt            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatDiv            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMisc            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMult            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemRead        86206     19.03%     78.46% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemWrite        88532     19.54%     98.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IprAccess         9064      2.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::total       453021                       # Class of committed instruction
system.switch_cpus3.commit.bw_lim_events        15531                       # number cycles where commit BW limit reached
system.switch_cpus3.rob.rob_reads             1662773                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes            1241281                       # The number of ROB writes
system.switch_cpus3.timesIdled                   4040                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 373898                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.quiesceCycles              907090                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus3.committedInsts             443757                       # Number of Instructions Simulated
system.switch_cpus3.committedOps               443757                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      3.333304                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                3.333304                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.300003                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.300003                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads          739908                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes         351708                       # number of integer regfile writes
system.switch_cpus3.fp_regfile_reads             2562                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes            2353                       # number of floating regfile writes
system.switch_cpus3.misc_regfile_reads          17966                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          7531                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq              22566                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             22565                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                14                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp               14                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            11623                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             159                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            81                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            240                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9747                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9747                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         7014                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        12407                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         4592                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side         7153                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side          326                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side          165                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        12113                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side        32189                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 75959                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       224320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side       471832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       146944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       259488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side        10432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side         4624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       387392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side      1266728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2771760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             798                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            44190                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   7                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                  44190    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              44190                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           33725499                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           5835364                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           7989744                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           3676628                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy           4903722                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy            271657                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy            119234                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           9862880                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy          20042236                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.7                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  2.730611                       # Number of seconds simulated
sim_ticks                                2730610972500                       # Number of ticks simulated
final_tick                               4994228754500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 218162                       # Simulator instruction rate (inst/s)
host_op_rate                                   218162                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              311272764                       # Simulator tick rate (ticks/s)
host_mem_usage                                 748052                       # Number of bytes of host memory used
host_seconds                                  8772.41                       # Real time elapsed on the host
sim_insts                                  1913808331                       # Number of instructions simulated
sim_ops                                    1913808331                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst      1408768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data       239680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst       670656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data       415104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst    141244352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data   1093835520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst       969664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data       142912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide          256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1238926912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst      1408768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst       670656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst    141244352                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst       969664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     144293440                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    198928000                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       198928000                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst        22012                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data         3745                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst        10479                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data         6486                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst      2206943                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data     17091180                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst        15151                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data         2233                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide             4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            19358233                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       3108250                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3108250                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst       515917                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data        87775                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst       245607                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data       152019                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst     51726282                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data    400582701                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst       355109                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data        52337                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide              94                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             453717840                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst       515917                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst       245607                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst     51726282                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst       355109                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         52842914                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        72851095                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             72851095                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        72851095                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst       515917                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data        87775                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst       245607                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data       152019                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst     51726282                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data    400582701                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst       355109                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data        52337                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide             94                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            526568935                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                    19358233                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3183322                       # Number of write requests accepted
system.mem_ctrls.readBursts                  19358233                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3183322                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM             1236668672                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2258240                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               200214016                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1238926912                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            203732608                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  35285                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 54982                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs        13511                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1007383                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1422074                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1845246                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1423059                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1009576                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1050834                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1235424                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1732392                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1101033                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1443023                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1107165                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           936735                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           999389                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           974408                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           922362                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1112845                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            183327                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            186369                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            184018                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            184398                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            182003                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            182068                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            199724                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            210657                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            186695                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            252087                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           187065                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           202250                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           224874                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           182604                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           182403                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           197802                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       336                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  2730610872000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              19358233                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3183322                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                15203361                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 3343694                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  538285                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  224527                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   11106                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    1574                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     290                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      83                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  57814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  62214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 163315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 175523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 179384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 182218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 182745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 182900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 183218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 183901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 184158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 192416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 186332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 186980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 192626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 186669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 185657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 184693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2068                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   3401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   3346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   4135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   4649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   4492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   4336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   4177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   3889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   3097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1952                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1357                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     12509954                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    114.859237                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    97.577527                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    97.953562                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      6531138     52.21%     52.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      5435560     43.45%     95.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       326373      2.61%     98.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        76857      0.61%     98.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        34863      0.28%     99.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        16979      0.14%     99.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        11138      0.09%     99.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         6211      0.05%     99.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        70835      0.57%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     12509954                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       186081                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     103.840897                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     58.175254                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           9703      5.21%      5.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31         19155     10.29%     15.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47          5885      3.16%     18.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63         11679      6.28%     24.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79         16593      8.92%     33.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95         19333     10.39%     44.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111        20366     10.94%     55.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127        19379     10.41%     65.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143        17380      9.34%     74.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159        14612      7.85%     82.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175        11255      6.05%     88.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191         7994      4.30%     93.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207         5348      2.87%     96.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223         3317      1.78%     97.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239         1897      1.02%     98.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255         1115      0.60%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271          547      0.29%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287          277      0.15%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-303          143      0.08%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::304-319           60      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-335           27      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::336-351           11      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-367            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-399            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        186081                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       186081                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.811733                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.708605                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      5.523248                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-31        185880     99.89%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-47           132      0.07%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-63            15      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-79             2      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-95             4      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-127            1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-143            5      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-159            4      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-175            9      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::176-191            2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-207            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::208-223            2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-271            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::272-287            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-303            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::304-319            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-335            3      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::336-351            2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-367            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::368-383            4      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::464-479            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::496-511            2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::528-543            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-559            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-655            2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-687            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::688-703            2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        186081                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 361130358255                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            723435633255                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                96614740000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     18689.20                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37439.20                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       452.89                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        73.32                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    453.72                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     74.61                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.11                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.54                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.57                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.22                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.14                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  8874292                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1067048                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 45.93                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                34.11                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     121136.76                       # Average gap between requests
system.mem_ctrls.pageHitRate                    44.28                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              53233498080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy              29046055500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             83835733800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             9853196400                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         178504560000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         1803600684675                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy          57678542250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           2215752270705                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            810.747655                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE  85744865938                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   91181220000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  2553688257812                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy              41481447840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy              22633726500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             67262270400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy            10550399040                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         178504560000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         1767707945415                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy          89163412500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           2177303761695                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            796.679273                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 138224770436                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   91181220000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  2501208545064                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                    2801                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                     55278                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                   11666     23.48%     23.48% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                      5      0.01%     23.49% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                   2797      5.63%     29.13% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.00%     29.13% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                  35206     70.87%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total               49675                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                    11666     44.64%     44.64% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                       5      0.02%     44.66% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                    2797     10.70%     55.36% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.00%     55.36% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                   11666     44.64%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                26135                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            2725979036000     99.81%     99.81% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                4677000      0.00%     99.81% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22             1276114500      0.05%     99.85% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                1237000      0.00%     99.85% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31             3975077500      0.15%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        2731236142000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.331364                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.526120                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.callpal::swpctx                    6      0.01%      0.01% # number of callpals executed
system.cpu0.kern.callpal::swpipl                44070     83.98%     83.99% # number of callpals executed
system.cpu0.kern.callpal::rdps                   5597     10.67%     94.66% # number of callpals executed
system.cpu0.kern.callpal::rti                    2802      5.34%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                 52475                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel             2809                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                  0                      
system.cpu0.kern.mode_good::user                    0                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu0.kern.swap_context                       6                       # number of times the context was actually changed
system.cpu0.dcache.tags.replacements             9265                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          501.056684                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             702321                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             9265                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            75.803670                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   501.056684                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.978626                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.978626                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          502                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          465                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.980469                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          8693416                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         8693416                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1391605                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1391605                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       706186                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        706186                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16966                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16966                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        15644                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        15644                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2097791                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2097791                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2097791                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2097791                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        22564                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        22564                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data        14440                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        14440                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data          705                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          705                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data         1630                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1630                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        37004                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         37004                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        37004                       # number of overall misses
system.cpu0.dcache.overall_misses::total        37004                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    665589660                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    665589660                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data    529325085                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    529325085                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::switch_cpus0.data     49066995                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     49066995                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::switch_cpus0.data     54078824                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     54078824                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1194914745                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1194914745                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1194914745                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1194914745                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1414169                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1414169                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       720626                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       720626                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17671                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17671                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        17274                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        17274                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2134795                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2134795                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2134795                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2134795                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.015956                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.015956                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.020038                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.020038                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.039896                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.039896                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.094361                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.094361                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.017334                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.017334                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.017334                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.017334                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 29497.857649                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 29497.857649                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 36656.861842                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 36656.861842                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::switch_cpus0.data 69598.574468                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 69598.574468                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::switch_cpus0.data 33177.192638                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 33177.192638                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 32291.502135                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 32291.502135                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 32291.502135                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 32291.502135                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs        15935                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         1282                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs              300                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             19                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    53.116667                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    67.473684                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         3518                       # number of writebacks
system.cpu0.dcache.writebacks::total             3518                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         9988                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         9988                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data         6893                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         6893                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::switch_cpus0.data           22                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total           22                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        16881                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        16881                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        16881                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        16881                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        12576                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        12576                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data         7547                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         7547                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::switch_cpus0.data          683                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          683                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::switch_cpus0.data         1630                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1630                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        20123                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        20123                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        20123                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        20123                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::switch_cpus0.data         1004                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total         1004                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::switch_cpus0.data         3145                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total         3145                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.overall_mshr_uncacheable_misses::switch_cpus0.data         4149                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total         4149                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    336999614                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    336999614                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data    268429269                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    268429269                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus0.data     46211754                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     46211754                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::switch_cpus0.data     51631176                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     51631176                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    605428883                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    605428883                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    605428883                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    605428883                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus0.data    225700000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total    225700000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus0.data    704233500                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total    704233500                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::switch_cpus0.data    929933500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total    929933500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008893                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008893                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.010473                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.010473                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus0.data     0.038651                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.038651                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::switch_cpus0.data     0.094361                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.094361                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.009426                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.009426                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.009426                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.009426                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 26797.043098                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 26797.043098                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 35567.678415                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 35567.678415                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus0.data 67659.961933                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 67659.961933                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus0.data 31675.568098                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 31675.568098                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 30086.412712                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 30086.412712                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 30086.412712                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 30086.412712                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 224800.796813                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 224800.796813                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 223921.621622                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total 223921.621622                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 224134.369728                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 224134.369728                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements            51871                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.284324                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             377632                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            51871                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.280214                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   511.284324                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.998602                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.998602                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           33                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           22                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          434                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          2651276                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         2651276                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1242924                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1242924                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1242924                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1242924                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1242924                       # number of overall hits
system.cpu0.icache.overall_hits::total        1242924                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst        56776                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        56776                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst        56776                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         56776                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst        56776                       # number of overall misses
system.cpu0.icache.overall_misses::total        56776                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst   3256885963                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   3256885963                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst   3256885963                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   3256885963                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst   3256885963                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   3256885963                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1299700                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1299700                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1299700                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1299700                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1299700                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1299700                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.043684                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.043684                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.043684                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.043684                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.043684                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.043684                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 57363.779819                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 57363.779819                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 57363.779819                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 57363.779819                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 57363.779819                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 57363.779819                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs           59                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    29.500000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst         4900                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         4900                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst         4900                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         4900                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst         4900                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         4900                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst        51876                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        51876                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst        51876                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        51876                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst        51876                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        51876                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst   2983996931                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   2983996931                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst   2983996931                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   2983996931                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst   2983996931                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   2983996931                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.039914                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.039914                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.039914                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.039914                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.039914                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.039914                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 57521.723552                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 57521.723552                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 57521.723552                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 57521.723552                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 57521.723552                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 57521.723552                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                    2798                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                     49463                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                   11407     26.19%     26.19% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                   2797      6.42%     32.61% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1      0.00%     32.61% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                  29350     67.39%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total               43555                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                    11407     44.54%     44.54% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                    2797     10.92%     55.46% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1      0.00%     55.46% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                   11406     44.54%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                25611                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            2726235233000     99.84%     99.84% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22             1243976000      0.05%     99.89% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                1257000      0.00%     99.89% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31             3045516000      0.11%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        2730525982000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.388620                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.588015                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.00%      0.00% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   20      0.04%      0.05% # number of callpals executed
system.cpu1.kern.callpal::tbi                       2      0.00%      0.05% # number of callpals executed
system.cpu1.kern.callpal::swpipl                37939     81.79%     81.84% # number of callpals executed
system.cpu1.kern.callpal::rdps                   5594     12.06%     93.90% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     1      0.00%     93.90% # number of callpals executed
system.cpu1.kern.callpal::rti                    2818      6.08%     99.98% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      0.02%    100.00% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.00%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                 46385                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel               38                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 20                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle               2801                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 24                      
system.cpu1.kern.mode_good::user                   20                      
system.cpu1.kern.mode_good::idle                    4                      
system.cpu1.kern.mode_switch_good::kernel     0.631579                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.001428                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.016789                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         285429000      0.02%      0.02% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user           116970000      0.01%      0.02% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle        1781887479000     99.98%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      20                       # number of times the context was actually changed
system.cpu1.dcache.tags.replacements             9118                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          499.773132                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             446133                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             9118                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            48.928822                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   499.773132                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.976119                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.976119                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          500                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          495                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.976562                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          6521298                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         6521298                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1021153                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1021153                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       539676                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        539676                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         9008                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         9008                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         8474                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         8474                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1560829                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1560829                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1560829                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1560829                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        29931                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        29931                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data        16697                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        16697                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data          197                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          197                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data          624                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          624                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        46628                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         46628                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        46628                       # number of overall misses
system.cpu1.dcache.overall_misses::total        46628                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   1183618936                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1183618936                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data   1120964738                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   1120964738                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::switch_cpus1.data     14088750                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     14088750                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::switch_cpus1.data     20453794                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     20453794                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   2304583674                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   2304583674                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   2304583674                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   2304583674                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1051084                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1051084                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       556373                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       556373                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         9205                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         9205                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         9098                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         9098                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1607457                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1607457                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1607457                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1607457                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.028476                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.028476                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.030010                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.030010                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.021401                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.021401                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.068587                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.068587                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.029007                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.029007                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.029007                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.029007                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 39544.917844                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 39544.917844                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 67135.697311                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 67135.697311                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::switch_cpus1.data 71516.497462                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 71516.497462                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::switch_cpus1.data 32778.516026                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 32778.516026                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 49424.887921                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 49424.887921                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 49424.887921                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 49424.887921                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs       111380                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          162                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs             3127                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              6                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    35.618804                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets           27                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         3119                       # number of writebacks
system.cpu1.dcache.writebacks::total             3119                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        14316                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        14316                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data        12367                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        12367                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::switch_cpus1.data           63                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           63                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        26683                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        26683                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        26683                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        26683                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        15615                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        15615                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data         4330                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         4330                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::switch_cpus1.data          134                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          134                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::switch_cpus1.data          624                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          624                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        19945                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        19945                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        19945                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        19945                       # number of overall MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::switch_cpus1.data         2799                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total         2799                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.overall_mshr_uncacheable_misses::switch_cpus1.data         2799                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total         2799                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    558182696                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    558182696                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data    264202842                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    264202842                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus1.data      9145000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      9145000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::switch_cpus1.data     19517206                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     19517206                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    822385538                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    822385538                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    822385538                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    822385538                       # number of overall MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus1.data    632543000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total    632543000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::switch_cpus1.data    632543000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total    632543000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.014856                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.014856                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.007783                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.007783                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus1.data     0.014557                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.014557                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::switch_cpus1.data     0.068587                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.068587                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.012408                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.012408                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.012408                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.012408                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 35746.570349                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 35746.570349                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 61016.822633                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 61016.822633                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus1.data 68246.268657                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 68246.268657                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus1.data 31277.573718                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 31277.573718                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 41232.666734                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 41232.666734                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 41232.666734                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 41232.666734                       # average overall mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data 225988.924616                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total 225988.924616                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 225988.924616                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total 225988.924616                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements            40876                       # number of replacements
system.cpu1.icache.tags.tagsinuse          509.843717                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             273865                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            40876                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             6.699897                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   509.843717                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.995789                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.995789                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          489                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          1702987                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         1702987                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       785566                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         785566                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       785566                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          785566                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       785566                       # number of overall hits
system.cpu1.icache.overall_hits::total         785566                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst        45487                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        45487                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst        45487                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         45487                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst        45487                       # number of overall misses
system.cpu1.icache.overall_misses::total        45487                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst   3373862071                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   3373862071                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst   3373862071                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   3373862071                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst   3373862071                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   3373862071                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       831053                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       831053                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       831053                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       831053                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       831053                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       831053                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.054734                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.054734                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.054734                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.054734                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.054734                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.054734                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 74172.006749                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 74172.006749                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 74172.006749                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 74172.006749                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 74172.006749                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 74172.006749                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          825                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               18                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    45.833333                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst         4607                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         4607                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst         4607                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         4607                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst         4607                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         4607                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst        40880                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        40880                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst        40880                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        40880                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst        40880                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        40880                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst   2983532586                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   2983532586                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst   2983532586                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   2983532586                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst   2983532586                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   2983532586                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.049191                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.049191                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.049191                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.049191                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.049191                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.049191                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 72982.695352                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 72982.695352                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 72982.695352                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 72982.695352                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 72982.695352                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 72982.695352                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                     187                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                  11813445                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                   25413     34.00%     34.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                     55      0.07%     34.07% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                   2797      3.74%     37.82% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      0.00%     37.82% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                  46477     62.18%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total               74743                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                    25412     47.34%     47.34% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                      55      0.10%     47.45% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                    2797      5.21%     52.66% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      0.00%     52.66% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                   25411     47.34%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                53676                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            2710364993500     99.24%     99.24% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21               64364500      0.00%     99.24% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22             2155549500      0.08%     99.32% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 386000      0.00%     99.32% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31            18652970000      0.68%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        2731238263500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.999961                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.546744                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.718141                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::3                       427     62.34%     62.34% # number of syscalls executed
system.cpu2.kern.syscall::4                        12      1.75%     64.09% # number of syscalls executed
system.cpu2.kern.syscall::6                         2      0.29%     64.38% # number of syscalls executed
system.cpu2.kern.syscall::17                      235     34.31%     98.69% # number of syscalls executed
system.cpu2.kern.syscall::45                        1      0.15%     98.83% # number of syscalls executed
system.cpu2.kern.syscall::48                        1      0.15%     98.98% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      0.15%     99.12% # number of syscalls executed
system.cpu2.kern.syscall::59                        1      0.15%     99.27% # number of syscalls executed
system.cpu2.kern.syscall::71                        2      0.29%     99.56% # number of syscalls executed
system.cpu2.kern.syscall::144                       1      0.15%     99.71% # number of syscalls executed
system.cpu2.kern.syscall::256                       1      0.15%     99.85% # number of syscalls executed
system.cpu2.kern.syscall::257                       1      0.15%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                   685                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                    4      0.00%      0.00% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  217      0.02%      0.02% # number of callpals executed
system.cpu2.kern.callpal::tbi                       5      0.00%      0.02% # number of callpals executed
system.cpu2.kern.callpal::swpipl                62991      4.82%      4.83% # number of callpals executed
system.cpu2.kern.callpal::rdps                   5865      0.45%      5.28% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     1      0.00%      5.28% # number of callpals executed
system.cpu2.kern.callpal::rti                    8899      0.68%      5.96% # number of callpals executed
system.cpu2.kern.callpal::callsys                 700      0.05%      6.02% # number of callpals executed
system.cpu2.kern.callpal::imb                       2      0.00%      6.02% # number of callpals executed
system.cpu2.kern.callpal::rdunique            1229298     93.98%    100.00% # number of callpals executed
system.cpu2.kern.callpal::wrunique                  1      0.00%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total               1307983                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel             9115                       # number of protection mode switches
system.cpu2.kern.mode_switch::user               8814                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel               8813                      
system.cpu2.kern.mode_good::user                 8814                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.966868                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.983156                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel       73203240000      2.68%      2.68% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user        2660048426500     97.32%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     217                       # number of times the context was actually changed
system.cpu2.dcache.tags.replacements         24386658                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          511.979326                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          544765074                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs         24386658                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            22.338652                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data     0.053058                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   511.926268                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.000104                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.999856                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999960                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           68                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          301                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          112                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses       2443017567                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses      2443017567                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data    389965471                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total      389965471                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data    142674441                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total     142674441                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data      6352978                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total      6352978                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data      6366579                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total      6366579                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data    532639912                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       532639912                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data    532639912                       # number of overall hits
system.cpu2.dcache.overall_hits::total      532639912                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data     51801848                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     51801848                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data      7440211                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      7440211                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data        55007                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        55007                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data          696                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          696                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data     59242059                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      59242059                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data     59242059                       # number of overall misses
system.cpu2.dcache.overall_misses::total     59242059                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data 3345647390062                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 3345647390062                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data 494401996273                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 494401996273                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::switch_cpus2.data   2366306249                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total   2366306249                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::switch_cpus2.data      7479027                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      7479027                       # number of StoreCondReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data 3840049386335                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 3840049386335                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data 3840049386335                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 3840049386335                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data    441767319                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    441767319                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data    150114652                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total    150114652                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data      6407985                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total      6407985                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data      6367275                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total      6367275                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data    591881971                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    591881971                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data    591881971                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    591881971                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.117260                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.117260                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.049564                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.049564                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.008584                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.008584                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.000109                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.000109                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.100091                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.100091                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.100091                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.100091                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 64585.483322                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 64585.483322                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 66449.996683                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 66449.996683                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::switch_cpus2.data 43018.274929                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 43018.274929                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::switch_cpus2.data 10745.728448                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 10745.728448                       # average StoreCondReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 64819.647581                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 64819.647581                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 64819.647581                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 64819.647581                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs     34136520                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        35937                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs           581666                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            364                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    58.687494                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    98.728022                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks      3757843                       # number of writebacks
system.cpu2.dcache.writebacks::total          3757843                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data     29047106                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total     29047106                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data      5850443                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total      5850443                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::switch_cpus2.data         8669                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total         8669                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data     34897549                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total     34897549                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data     34897549                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total     34897549                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data     22754742                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total     22754742                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data      1589768                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total      1589768                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::switch_cpus2.data        46338                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total        46338                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::switch_cpus2.data          695                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          695                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data     24344510                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total     24344510                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data     24344510                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total     24344510                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::switch_cpus2.data          560                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total          560                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::switch_cpus2.data         3743                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total         3743                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.overall_mshr_uncacheable_misses::switch_cpus2.data         4303                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total         4303                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data 1488022329838                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 1488022329838                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data 111373030356                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total 111373030356                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus2.data   1655258001                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total   1655258001                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::switch_cpus2.data      6436473                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      6436473                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data 1599395360194                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 1599395360194                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data 1599395360194                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 1599395360194                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus2.data     91609000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total     91609000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus2.data    780734000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total    780734000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::switch_cpus2.data    872343000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total    872343000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.051508                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.051508                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.010590                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.010590                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus2.data     0.007231                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.007231                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::switch_cpus2.data     0.000109                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.000109                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.041131                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.041131                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.041131                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.041131                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 65393.944253                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 65393.944253                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 70056.153071                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 70056.153071                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus2.data 35721.394989                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 35721.394989                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus2.data  9261.112230                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  9261.112230                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 65698.400181                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 65698.400181                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 65698.400181                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 65698.400181                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data 163587.500000                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total 163587.500000                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data 208585.092172                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total 208585.092172                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 202729.026261                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total 202729.026261                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements         20749427                       # number of replacements
system.cpu2.icache.tags.tagsinuse          511.801471                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          605090867                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs         20749427                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            29.161811                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst     0.039712                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   511.761759                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.000078                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.999535                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999612                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0          122                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          273                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           62                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses       1280522543                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses      1280522543                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst    608156235                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      608156235                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst    608156235                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       608156235                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst    608156235                       # number of overall hits
system.cpu2.icache.overall_hits::total      608156235                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst     21730178                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total     21730178                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst     21730178                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total      21730178                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst     21730178                       # number of overall misses
system.cpu2.icache.overall_misses::total     21730178                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst 464654789395                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total 464654789395                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst 464654789395                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total 464654789395                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst 464654789395                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total 464654789395                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst    629886413                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    629886413                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst    629886413                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    629886413                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst    629886413                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    629886413                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.034499                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.034499                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.034499                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.034499                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.034499                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.034499                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 21382.926058                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 21382.926058                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 21382.926058                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 21382.926058                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 21382.926058                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 21382.926058                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs        26712                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs              671                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    39.809240                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst       980461                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total       980461                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst       980461                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total       980461                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst       980461                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total       980461                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst     20749717                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total     20749717                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst     20749717                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total     20749717                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst     20749717                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total     20749717                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst 411323470507                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total 411323470507                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst 411323470507                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total 411323470507                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst 411323470507                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total 411323470507                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.032942                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.032942                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.032942                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.032942                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.032942                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.032942                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 19823.088214                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 19823.088214                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 19823.088214                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 19823.088214                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 19823.088214                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 19823.088214                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                    2802                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                     48916                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                   11285     26.06%     26.06% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                   2797      6.46%     32.52% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      3      0.01%     32.52% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                  29222     67.48%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total               43307                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                    11285     44.48%     44.48% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                    2797     11.03%     55.51% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       3      0.01%     55.52% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                   11284     44.48%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                25369                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            2726863310500     99.84%     99.84% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22             1243373500      0.05%     99.89% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                2245500      0.00%     99.89% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31             3041871000      0.11%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        2731150800500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.386147                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.585794                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.callpal::swpctx                    9      0.02%      0.02% # number of callpals executed
system.cpu3.kern.callpal::swpipl                37709     81.77%     81.79% # number of callpals executed
system.cpu3.kern.callpal::rdps                   5597     12.14%     93.93% # number of callpals executed
system.cpu3.kern.callpal::rti                    2799      6.07%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                 46114                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel             2808                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                  0                      
system.cpu3.kern.mode_good::user                    0                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu3.kern.swap_context                       9                       # number of times the context was actually changed
system.cpu3.dcache.tags.replacements             3812                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          486.500321                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             337358                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs             3812                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            88.498951                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   486.500321                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.950196                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.950196                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          494                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          490                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.964844                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses          6207049                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses         6207049                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       987728                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         987728                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       520125                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        520125                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         8529                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         8529                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         7903                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         7903                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1507853                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1507853                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1507853                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1507853                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        18815                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        18815                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         4567                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         4567                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data           61                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           61                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data          629                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          629                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        23382                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         23382                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        23382                       # number of overall misses
system.cpu3.dcache.overall_misses::total        23382                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    489012225                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    489012225                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    237963396                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    237963396                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::switch_cpus3.data      1918247                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      1918247                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::switch_cpus3.data     20327757                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     20327757                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::switch_cpus3.data        14500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total        14500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    726975621                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    726975621                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    726975621                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    726975621                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1006543                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1006543                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       524692                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       524692                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         8590                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         8590                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         8532                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         8532                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1531235                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1531235                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1531235                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1531235                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.018693                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.018693                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.008704                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.008704                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.007101                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.007101                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.073722                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.073722                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.015270                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.015270                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.015270                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.015270                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 25990.551422                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 25990.551422                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 52104.969564                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 52104.969564                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::switch_cpus3.data 31446.672131                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 31446.672131                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::switch_cpus3.data 32317.578696                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 32317.578696                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 31091.250577                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 31091.250577                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 31091.250577                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 31091.250577                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs        27527                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets          505                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs              235                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              8                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs   117.136170                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    63.125000                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          645                       # number of writebacks
system.cpu3.dcache.writebacks::total              645                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         6067                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         6067                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         1943                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         1943                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::switch_cpus3.data            6                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total            6                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         8010                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         8010                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         8010                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         8010                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        12748                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        12748                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data         2624                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         2624                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::switch_cpus3.data           55                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           55                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::switch_cpus3.data          628                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          628                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        15372                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        15372                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        15372                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        15372                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_uncacheable::switch_cpus3.data            4                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_uncacheable::total            4                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::switch_cpus3.data         2812                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total         2812                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.overall_mshr_uncacheable_misses::switch_cpus3.data         2816                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total         2816                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    321546647                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    321546647                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data    121213516                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    121213516                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus3.data      1701753                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      1701753                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::switch_cpus3.data     19385743                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     19385743                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus3.data        13000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total        13000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    442760163                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    442760163                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    442760163                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    442760163                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus3.data       618500                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total       618500                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus3.data    640253500                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total    640253500                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::switch_cpus3.data    640872000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total    640872000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.012665                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.012665                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.005001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.005001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus3.data     0.006403                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.006403                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::switch_cpus3.data     0.073605                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.073605                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.010039                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.010039                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.010039                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.010039                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 25223.301459                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 25223.301459                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 46194.175305                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 46194.175305                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus3.data 30940.963636                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 30940.963636                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus3.data 30869.017516                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 30869.017516                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 28803.029079                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 28803.029079                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 28803.029079                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 28803.029079                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus3.data       154625                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total       154625                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data 227686.166430                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total 227686.166430                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus3.data 227582.386364                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total 227582.386364                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements            39079                       # number of replacements
system.cpu3.icache.tags.tagsinuse          509.842659                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             205869                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            39079                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs             5.268021                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   509.842659                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.995786                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.995786                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          488                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          1598795                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         1598795                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       736686                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         736686                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       736686                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          736686                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       736686                       # number of overall hits
system.cpu3.icache.overall_hits::total         736686                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst        43171                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        43171                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst        43171                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         43171                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst        43171                       # number of overall misses
system.cpu3.icache.overall_misses::total        43171                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst   3188836991                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   3188836991                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst   3188836991                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   3188836991                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst   3188836991                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   3188836991                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       779857                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       779857                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       779857                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       779857                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       779857                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       779857                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.055358                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.055358                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.055358                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.055358                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.055358                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.055358                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 73865.256561                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 73865.256561                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 73865.256561                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 73865.256561                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 73865.256561                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 73865.256561                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          225                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                8                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    28.125000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst         4090                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         4090                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst         4090                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         4090                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst         4090                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         4090                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst        39081                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        39081                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst        39081                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        39081                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst        39081                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        39081                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst   2828313906                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   2828313906                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst   2828313906                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   2828313906                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst   2828313906                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   2828313906                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.050113                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.050113                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.050113                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.050113                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.050113                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.050113                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 72370.561296                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 72370.561296                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 72370.561296                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 72370.561296                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 72370.561296                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 72370.561296                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 583                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  4804608                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        590                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 1728                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1728                       # Transaction distribution
system.iobus.trans_dist::WriteReq               87571                       # Transaction distribution
system.iobus.trans_dist::WriteResp              12499                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp        75072                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio        22736                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           56                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           38                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         2664                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         2640                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        28134                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       150464                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       150464                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  178598                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        90944                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          224                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           54                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1332                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         1485                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        94039                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      4805888                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      4805888                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  4899927                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy             22676000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                42000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               33000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1670000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             2145000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           436668210                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy            15635000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            75394195                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                75232                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                75232                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               677088                       # Number of tag accesses
system.iocache.tags.data_accesses              677088                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide          160                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              160                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide        75072                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total        75072                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide          160                       # number of demand (read+write) misses
system.iocache.demand_misses::total               160                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide          160                       # number of overall misses
system.iocache.overall_misses::total              160                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide     20476956                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     20476956                       # number of ReadReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::tsunami.ide  16435118059                       # number of WriteInvalidateReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::total  16435118059                       # number of WriteInvalidateReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide     20476956                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     20476956                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide     20476956                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     20476956                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide          160                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            160                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        75072                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        75072                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide          160                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             160                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide          160                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            160                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 127980.975000                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 127980.975000                       # average ReadReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::tsunami.ide 218924.739703                       # average WriteInvalidateReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::total 218924.739703                       # average WriteInvalidateReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 127980.975000                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 127980.975000                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 127980.975000                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 127980.975000                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs        151668                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                23035                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     6.584241                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks           75072                       # number of writebacks
system.iocache.writebacks::total                75072                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide          160                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          160                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        75072                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        75072                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide          160                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          160                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide          160                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          160                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide     12048934                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     12048934                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide  12530962471                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total  12530962471                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide     12048934                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     12048934                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide     12048934                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     12048934                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 75305.837500                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 75305.837500                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 166919.257126                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 166919.257126                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 75305.837500                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 75305.837500                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 75305.837500                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 75305.837500                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                  19897777                       # number of replacements
system.l2.tags.tagsinuse                  5549.673794                       # Cycle average of tags in use
system.l2.tags.total_refs                    27507435                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  19897777                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.382438                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      560.338300                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst     4.875993                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data     0.895207                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst     2.012018                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data     1.024681                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst   233.285886                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data  4744.077477                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst     2.679708                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data     0.484524                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.034200                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.000298                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.000055                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.000123                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.000063                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.014239                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.289556                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.000164                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.000030                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.338725                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          6189                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          170                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          708                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1970                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3145                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          196                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.377747                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 806498937                       # Number of tag accesses
system.l2.tags.data_accesses                806498937                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus0.inst        21794                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         4391                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst        10322                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         1920                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst     18542264                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data      6912189                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst         9807                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         1313                       # number of ReadReq hits
system.l2.ReadReq_hits::total                25504000                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          3765125                       # number of Writeback hits
system.l2.Writeback_hits::total               3765125                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus0.data           10                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data            4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data          563                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data            7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  584                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data            5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data          418                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data            4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                429                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data           78                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data          306                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data       375734                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           76                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                376194                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst        21794                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         4469                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst        10322                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         2226                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst     18542264                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data      7287923                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst         9807                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         1389                       # number of demand (read+write) hits
system.l2.demand_hits::total                 25880194                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst        21794                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         4469                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst        10322                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         2226                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst     18542264                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data      7287923                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst         9807                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         1389                       # number of overall hits
system.l2.overall_hits::total                25880194                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst        30077                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         3246                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst        30549                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         5154                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst      2207138                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data     15879438                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst        29269                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         3264                       # number of ReadReq misses
system.l2.ReadReq_misses::total              18188135                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus0.data         6301                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data         1787                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data          813                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data         1766                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              10667                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data         1572                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data          597                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data           31                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data          592                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             2792                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data          565                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data         2003                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data      1211876                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data          337                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1214781                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst        30077                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         3811                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst        30549                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         7157                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst      2207138                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data     17091314                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst        29269                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         3601                       # number of demand (read+write) misses
system.l2.demand_misses::total               19402916                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst        30077                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         3811                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst        30549                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         7157                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst      2207138                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data     17091314                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst        29269                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         3601                       # number of overall misses
system.l2.overall_misses::total              19402916                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst   2695391250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    307583750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst   2826742000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    498262500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst 195820743036                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data 1393446111915                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst   2680521000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    278155750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total    1598553511201                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus0.data     17455987                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus1.data       312991                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus2.data     17051511                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus3.data        93497                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     34913986                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus0.data     17767527                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus1.data       125496                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus2.data       471485                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus3.data        30999                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     18395507                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data     59927249                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data    184165748                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data 105760152100                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data     31868750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  106036113847                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst   2695391250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    367510999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst   2826742000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    682428248                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst 195820743036                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data 1499206264015                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst   2680521000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    310024500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1704589625048                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst   2695391250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    367510999                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst   2826742000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    682428248                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst 195820743036                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data 1499206264015                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst   2680521000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    310024500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1704589625048                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst        51871                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         7637                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst        40871                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         7074                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst     20749402                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data     22791627                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst        39076                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         4577                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total            43692135                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      3765125                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           3765125                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data         6311                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data         1791                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data         1376                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data         1773                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            11251                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data         1577                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data          599                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data          449                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data          596                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           3221                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data          643                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data         2309                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data      1587610                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data          413                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1590975                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst        51871                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         8280                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst        40871                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         9383                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst     20749402                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data     24379237                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst        39076                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         4990                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             45283110                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst        51871                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         8280                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst        40871                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         9383                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst     20749402                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data     24379237                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst        39076                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         4990                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            45283110                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.579842                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.425036                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.747449                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.728584                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.106371                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.696722                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.749028                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.713131                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.416279                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.998415                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.997767                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.590843                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.996052                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.948094                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.996829                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.996661                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.069042                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.993289                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.866812                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.878694                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.867475                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.763334                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.815981                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.763545                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.579842                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.460266                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.747449                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.762762                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.106371                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.701060                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.749028                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.721643                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.428480                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.579842                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.460266                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.747449                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.762762                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.106371                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.701060                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.749028                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.721643                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.428480                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 89616.359677                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 94757.778805                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 92531.408557                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 96674.912689                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 88721.567494                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 87751.601279                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 91582.254262                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 85219.286152                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 87889.907965                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus0.data  2770.351849                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus1.data   175.148853                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus2.data 20973.568266                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus3.data    52.942809                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3273.083904                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus0.data 11302.498092                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus1.data   210.211055                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus2.data 15209.193548                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus3.data    52.363176                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  6588.648639                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 106065.927434                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 91944.956565                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 87269.780159                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 94566.023739                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 87288.255123                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 89616.359677                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 96434.268958                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 92531.408557                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 95351.159424                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 88721.567494                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 87717.437291                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 91582.254262                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 86094.001666                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87852.239583                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 89616.359677                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 96434.268958                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 92531.408557                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 95351.159424                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 88721.567494                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 87717.437291                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 91582.254262                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 86094.001666                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87852.239583                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              3033178                       # number of writebacks
system.l2.writebacks::total                   3033178                       # number of writebacks
system.l2.ReadReq_mshr_hits::switch_cpus0.inst         8065                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus0.data           65                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.inst        20070                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.data          668                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.inst          195                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.data           72                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.inst        14118                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.data         1367                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total              44620                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.inst         8065                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.data           65                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.inst        20070                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.data          668                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.inst          195                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.data           72                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.inst        14118                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.data         1367                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               44620                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.inst         8065                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.data           65                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.inst        20070                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.data          668                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.inst          195                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.data           72                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.inst        14118                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.data         1367                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              44620                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus0.inst        22012                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         3181                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst        10479                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         4486                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst      2206943                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data     15879366                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst        15151                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         1897                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total         18143515                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus0.data         6301                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus1.data         1787                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus2.data          813                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus3.data         1766                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         10667                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus0.data         1572                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus1.data          597                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus2.data           31                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus3.data          592                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         2792                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data          565                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data         2003                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data      1211876                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data          337                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1214781                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst        22012                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         3746                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst        10479                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         6489                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst      2206943                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data     17091242                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst        15151                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         2234                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          19358296                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst        22012                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         3746                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst        10479                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         6489                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst      2206943                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data     17091242                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst        15151                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         2234                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         19358296                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus0.data         1004                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus2.data          560                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus3.data            4                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total         1568                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus0.data         3145                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus1.data         2799                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus2.data         3743                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus3.data         2812                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total        12499                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus0.data         4149                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus1.data         2799                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus2.data         4303                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus3.data         2816                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total        14067                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst   1719178000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    262867750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst    835833750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    381835000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst 167844453714                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data 1193802517085                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst   1220783500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    160468250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total 1366227937049                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus0.data    116046994                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus1.data     34386228                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus2.data     14702677                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus3.data     33902235                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    199038134                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus0.data     28998823                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus1.data     11144794                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus2.data       570027                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus3.data     11082759                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     51796403                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data     52691251                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data    159218252                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data  90650870400                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data     27627250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  90890407153                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst   1719178000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    315559001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst    835833750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    541053252                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst 167844453714                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data 1284453387485                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst   1220783500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    188095500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1457118344202                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst   1719178000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    315559001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst    835833750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    541053252                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst 167844453714                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data 1284453387485                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst   1220783500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    188095500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1457118344202                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus0.data    211863500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus2.data     83769000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus3.data       562500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    296195000                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus0.data    663332500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus1.data    593006000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus2.data    732044500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus3.data    597769500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total   2586152500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus0.data    875196000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus1.data    593006000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus2.data    815813500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus3.data    598332000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total   2882347500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.424360                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.416525                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.256392                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.634153                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.106362                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.696719                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.387732                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.414464                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.415258                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus0.data     0.998415                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus1.data     0.997767                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus2.data     0.590843                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus3.data     0.996052                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.948094                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus0.data     0.996829                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus1.data     0.996661                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus2.data     0.069042                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus3.data     0.993289                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.866812                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.878694                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.867475                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.763334                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.815981                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.763545                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.424360                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.452415                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.256392                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.691570                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.106362                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.701057                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.387732                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.447695                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.427495                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.424360                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.452415                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.256392                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.691570                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.106362                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.701057                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.387732                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.447695                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.427495                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 78101.853534                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 82636.828041                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 79762.739765                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 85117.030762                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 76052.917413                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 75179.482423                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 80574.450531                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 84590.537691                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 75301.171633                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 18417.234407                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 19242.433128                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 18084.473555                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 19197.188562                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 18659.241961                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 18447.088422                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 18667.996650                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 18387.967742                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 18720.876689                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 18551.720272                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 93258.851327                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 79489.891163                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 74802.100545                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 81979.970326                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74820.405615                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 78101.853534                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 84238.921783                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 79762.739765                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 83380.066574                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 76052.917413                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 75152.723686                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 80574.450531                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 84196.732319                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75271.002376                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 78101.853534                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 84238.921783                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 79762.739765                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 83380.066574                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 76052.917413                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 75152.723686                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 80574.450531                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 84196.732319                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75271.002376                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 211019.422311                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data 149587.500000                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus3.data       140625                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 188899.872449                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 210916.534181                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data 211863.522687                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data 195576.943628                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data 212578.058321                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 206908.752700                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 210941.431670                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 211863.522687                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 189591.796421                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus3.data 212475.852273                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 204901.364897                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq            18145243                       # Transaction distribution
system.membus.trans_dist::ReadResp           18145242                       # Transaction distribution
system.membus.trans_dist::WriteReq              12499                       # Transaction distribution
system.membus.trans_dist::WriteResp             12499                       # Transaction distribution
system.membus.trans_dist::Writeback           3108250                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        75072                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        75072                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            11692                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           3147                       # Transaction distribution
system.membus.trans_dist::UpgradeResp           13511                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1214740                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1214729                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       225380                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       225380                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave        28134                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     41778011                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     41806147                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               42031527                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      9609472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      9609472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave        94039                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1433050048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1433144087                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1442753559                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1509                       # Total snoops (count)
system.membus.snoop_fanout::samples          22570979                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                22570979    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total            22570979                       # Request fanout histogram
system.membus.reqLayer0.occupancy            28429872                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         41041697214                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.5                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           76131805                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy       104992532723                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.8                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups        3296459                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted      2886895                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect        24792                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups      1269890                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits         490143                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    38.597280                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS         159635                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect         5645                       # Number of incorrect RAS predictions.
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits             1498688                       # DTB read hits
system.switch_cpus0.dtb.read_misses             11075                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses           11075                       # DTB read accesses
system.switch_cpus0.dtb.write_hits             824455                       # DTB write hits
system.switch_cpus0.dtb.write_misses             5508                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses           5508                       # DTB write accesses
system.switch_cpus0.dtb.data_hits             2323143                       # DTB hits
system.switch_cpus0.dtb.data_misses             16583                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses           16583                       # DTB accesses
system.switch_cpus0.itb.fetch_hits             320104                       # ITB hits
system.switch_cpus0.itb.fetch_misses                6                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses         320110                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                13342610                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.fetch.icacheStallCycles      3334960                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              10668858                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3296459                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches       649778                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              6311027                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         190200                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.MiscStallCycles        36844                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles           52                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.PendingQuiesceStallCycles        64419                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus0.fetch.CacheLines          1299700                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        25662                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      9842402                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.083969                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.512650                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         8011906     81.40%     81.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          124297      1.26%     82.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          139731      1.42%     84.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          154206      1.57%     85.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          243351      2.47%     88.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5           96420      0.98%     89.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           91744      0.93%     90.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           49463      0.50%     90.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8          931284      9.46%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      9842402                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.247063                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.799608                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         1983246                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6359230                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          1266493                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       141799                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles         91634                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved        93512                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         3466                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts       8019499                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        19915                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles         91634                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         2085804                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         541376                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      5398035                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          1308970                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       416583                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts       7466896                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           11                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         39807                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents         61701                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents           929                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.RenamedOperands      5099840                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups      9025989                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups      9022952                       # Number of integer rename lookups
system.switch_cpus0.rename.fp_rename_lookups          229                       # Number of floating rename lookups
system.switch_cpus0.rename.CommittedMaps      4406979                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps          692801                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts       364302                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        20158                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          1444014                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1599213                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       940269                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       388414                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       260572                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded           6782077                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded       517334                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued          6606050                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        44471                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      1324859                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined       598215                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved       396536                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      9842402                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.671183                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.382668                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      7049655     71.63%     71.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1219271     12.39%     84.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       573307      5.82%     89.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       353589      3.59%     93.43% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       338036      3.43%     96.87% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       139753      1.42%     98.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6        89016      0.90%     99.19% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        43807      0.45%     99.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        35968      0.37%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      9842402                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu           8679      4.09%      4.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%      4.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%      4.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%      4.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%      4.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%      4.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%      4.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%      4.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%      4.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%      4.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%      4.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%      4.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%      4.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%      4.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%      4.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%      4.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%      4.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%      4.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%      4.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%      4.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%      4.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%      4.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%      4.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%      4.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%      4.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%      4.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%      4.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%      4.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        118503     55.84%     59.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        85018     40.07%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu      3929215     59.48%     59.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        28712      0.43%     59.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     59.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd           12      0.00%     59.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     59.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     59.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     59.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     59.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     59.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     59.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     59.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     59.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     59.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     59.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     59.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     59.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     59.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     59.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     59.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     59.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1550904     23.48%     83.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       873221     13.22%     96.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess       223986      3.39%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total       6606050                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.495109                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             212200                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.032122                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     23310294                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes      8641504                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses      6447305                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads          879                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes          404                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses          402                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses       6817774                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses            476                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        64332                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       249588                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           17                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation        17654                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       196412                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads         1008                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked          747                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles         91634                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         506733                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        12527                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts      7378244                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         3309                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1599213                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       940269                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts       469899                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          2094                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         9632                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents        17654                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect         9515                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect        69137                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts        78652                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts      6508167                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1509818                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        97883                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                78833                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2342599                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches          879318                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            832781                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.487773                       # Inst execution rate
system.switch_cpus0.iew.wb_sent               6484226                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count              6447707                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          3231963                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers          4432654                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.483242                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.729126                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitSquashedInsts      1367214                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls       120797                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts        76604                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      9603235                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.625047                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.572051                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      7320642     76.23%     76.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1107422     11.53%     87.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       377456      3.93%     91.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       261611      2.72%     94.42% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       129550      1.35%     95.77% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5        92345      0.96%     96.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6        48278      0.50%     97.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        41736      0.43%     97.67% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       224195      2.33%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      9603235                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts      6002472                       # Number of instructions committed
system.switch_cpus0.commit.committedOps       6002472                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2093454                       # Number of memory references committed
system.switch_cpus0.commit.loads              1349606                       # Number of loads committed
system.switch_cpus0.commit.membars              37042                       # Number of memory barriers committed
system.switch_cpus0.commit.branches            819671                       # Number of branches committed
system.switch_cpus0.commit.fp_insts               402                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          5761225                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       140591                       # Number of function calls committed.
system.switch_cpus0.commit.op_class_0::No_OpClass        27999      0.47%      0.47% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu      3591318     59.83%     60.30% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult        23061      0.38%     60.68% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     60.68% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd           12      0.00%     60.68% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp            0      0.00%     60.68% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt            0      0.00%     60.68% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult            0      0.00%     60.68% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv            0      0.00%     60.68% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     60.68% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     60.68% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     60.68% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu            0      0.00%     60.68% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     60.68% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     60.68% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     60.68% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     60.68% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     60.68% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     60.68% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     60.68% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     60.68% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     60.68% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     60.68% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     60.68% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     60.68% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     60.68% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc            0      0.00%     60.68% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     60.68% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.68% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.68% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead      1386648     23.10%     83.78% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite       749448     12.49%     96.27% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess       223986      3.73%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total      6002472                       # Class of committed instruction
system.switch_cpus0.commit.bw_lim_events       224195                       # number cycles where commit BW limit reached
system.switch_cpus0.rob.rob_reads            16709484                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           14975835                       # The number of ROB writes
system.switch_cpus0.timesIdled                  36990                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                3500208                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.quiesceCycles          5449130682                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus0.committedInsts            5974473                       # Number of Instructions Simulated
system.switch_cpus0.committedOps              5974473                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      2.233270                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.233270                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.447774                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.447774                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads         8264722                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes        4765681                       # number of integer regfile writes
system.switch_cpus0.fp_regfile_reads              198                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes             204                       # number of floating regfile writes
system.switch_cpus0.misc_regfile_reads        1991359                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes        157053                       # number of misc regfile writes
system.switch_cpus1.branchPred.lookups        1375614                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted      1097496                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect        27668                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups       704061                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits         421757                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    59.903474                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS         106762                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect         5807                       # Number of incorrect RAS predictions.
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits             1125112                       # DTB read hits
system.switch_cpus1.dtb.read_misses             11654                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    2                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses           38208                       # DTB read accesses
system.switch_cpus1.dtb.write_hits             600098                       # DTB write hits
system.switch_cpus1.dtb.write_misses             5592                       # DTB write misses
system.switch_cpus1.dtb.write_acv                  30                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses          19716                       # DTB write accesses
system.switch_cpus1.dtb.data_hits             1725210                       # DTB hits
system.switch_cpus1.dtb.data_misses             17246                       # DTB misses
system.switch_cpus1.dtb.data_acv                   32                       # DTB access violations
system.switch_cpus1.dtb.data_accesses           57924                       # DTB accesses
system.switch_cpus1.itb.fetch_hits             135578                       # ITB hits
system.switch_cpus1.itb.fetch_misses            50122                       # ITB misses
system.switch_cpus1.itb.fetch_acv                  12                       # ITB acv
system.switch_cpus1.itb.fetch_accesses         185700                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                11554967                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.fetch.icacheStallCycles      2399458                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts               6505068                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            1375614                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches       528519                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              2592962                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         173366                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.TlbCycles               199                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus1.fetch.MiscStallCycles        36877                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles      2657125                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.PendingQuiesceStallCycles        64349                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles           36                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.CacheLines           831054                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        16071                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.ItlbSquashes              1                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      7837689                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.829973                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.188373                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         6653002     84.88%     84.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1           87193      1.11%     86.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          107115      1.37%     87.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3           94248      1.20%     88.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          192361      2.45%     91.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5           78536      1.00%     92.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           79960      1.02%     93.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           83175      1.06%     94.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8          462099      5.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      7837689                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.119050                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.562967                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         1716977                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4957844                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles           999354                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        80800                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles         82714                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved        70079                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         3983                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts       6061375                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        21625                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles         82714                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         1796388                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         170558                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      4396812                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          1002474                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       388743                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts       5738187                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          447                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         13946                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents         36085                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents         60086                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.RenamedOperands      3913321                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups      6866319                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups      6863019                       # Number of integer rename lookups
system.switch_cpus1.rename.fp_rename_lookups          470                       # Number of floating rename lookups
system.switch_cpus1.rename.CommittedMaps      3458286                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps          455037                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts       298904                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        12257                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          1075296                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1161696                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       663638                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       191704                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       107103                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded           5159586                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded       413723                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued          5096734                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        15453                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined       888529                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined       326308                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved       331070                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      7837689                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.650285                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.357787                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      5670364     72.35%     72.35% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1       948868     12.11%     84.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       446242      5.69%     90.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       281862      3.60%     93.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       247599      3.16%     96.90% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       116295      1.48%     98.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6        68524      0.87%     99.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        36699      0.47%     99.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        21236      0.27%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      7837689                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu           9035      6.75%      6.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%      6.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%      6.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%      6.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%      6.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%      6.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%      6.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%      6.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%      6.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%      6.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%      6.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%      6.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%      6.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%      6.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%      6.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%      6.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%      6.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%      6.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%      6.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%      6.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%      6.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%      6.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%      6.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%      6.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%      6.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%      6.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%      6.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%      6.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%      6.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         75215     56.16%     62.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        49679     37.09%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            6      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu      3090262     60.63%     60.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        20378      0.40%     61.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     61.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd           70      0.00%     61.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     61.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     61.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     61.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            3      0.00%     61.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     61.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     61.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     61.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     61.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     61.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     61.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     61.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     61.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     61.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     61.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     61.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     61.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     61.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     61.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     61.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     61.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     61.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     61.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     61.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1161547     22.79%     83.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       622522     12.21%     96.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess       201946      3.96%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total       5096734                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.441086                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             133929                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.026277                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     18178722                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes      6472902                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses      4983645                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads         1818                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes          941                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses          815                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses       5229678                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses            979                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        51203                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       139949                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           88                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation        12022                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        92549                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked        15094                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles         82714                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         104290                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        49793                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts      5656695                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         5962                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1161696                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       663638                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts       391066                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          1496                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents        47681                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents        12022                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect        10156                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect        65397                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts        75553                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts      5037175                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1136958                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        59560                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                83386                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             1745541                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches          674276                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            608583                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.435932                       # Inst execution rate
system.switch_cpus1.iew.wb_sent               5006027                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count              4984460                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          2464707                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers          3301951                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.431369                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.746440                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitSquashedInsts       931096                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        82653                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts        73162                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7670482                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.614823                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.544786                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      5858407     76.38%     76.38% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1       889131     11.59%     87.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       283873      3.70%     91.67% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       209298      2.73%     94.40% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       106314      1.39%     95.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5        89604      1.17%     96.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6        40701      0.53%     97.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        31498      0.41%     97.89% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       161656      2.11%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7670482                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      4715987                       # Number of instructions committed
system.switch_cpus1.commit.committedOps       4715987                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1592836                       # Number of memory references committed
system.switch_cpus1.commit.loads              1021747                       # Number of loads committed
system.switch_cpus1.commit.membars              18448                       # Number of memory barriers committed
system.switch_cpus1.commit.branches            631954                       # Number of branches committed
system.switch_cpus1.commit.fp_insts               763                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts          4521151                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls        94788                       # Number of function calls committed.
system.switch_cpus1.commit.op_class_0::No_OpClass        31209      0.66%      0.66% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu      2853673     60.51%     61.17% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult        17527      0.37%     61.54% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd           58      0.00%     61.55% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv            3      0.00%     61.55% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead      1040195     22.06%     83.60% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite       571376     12.12%     95.72% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess       201946      4.28%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total      4715987                       # Class of committed instruction
system.switch_cpus1.commit.bw_lim_events       161656                       # number cycles where commit BW limit reached
system.switch_cpus1.rob.rob_reads            13113097                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           11458695                       # The number of ROB writes
system.switch_cpus1.timesIdled                  31255                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                3717278                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.quiesceCycles          5449493277                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus1.committedInsts            4684784                       # Number of Instructions Simulated
system.switch_cpus1.committedOps              4684784                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      2.466489                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.466489                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.405435                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.405435                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads         6414061                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes        3692728                       # number of integer regfile writes
system.switch_cpus1.fp_regfile_reads              431                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes             362                       # number of floating regfile writes
system.switch_cpus1.misc_regfile_reads        1948102                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes        128962                       # number of misc regfile writes
system.switch_cpus2.branchPred.lookups     1290802346                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted    932749143                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect     28140728                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups    793754393                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits      638767699                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct    80.474225                       # BTB Hit Percentage
system.switch_cpus2.branchPred.usedRAS       90000783                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASInCorrect       142208                       # Number of incorrect RAS predictions.
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits           480089373                       # DTB read hits
system.switch_cpus2.dtb.read_misses          35082423                       # DTB read misses
system.switch_cpus2.dtb.read_acv                   36                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses       511070165                       # DTB read accesses
system.switch_cpus2.dtb.write_hits          189927768                       # DTB write hits
system.switch_cpus2.dtb.write_misses          1172607                       # DTB write misses
system.switch_cpus2.dtb.write_acv                  18                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses      183765499                       # DTB write accesses
system.switch_cpus2.dtb.data_hits           670017141                       # DTB hits
system.switch_cpus2.dtb.data_misses          36255030                       # DTB misses
system.switch_cpus2.dtb.data_acv                   54                       # DTB access violations
system.switch_cpus2.dtb.data_accesses       694835664                       # DTB accesses
system.switch_cpus2.itb.fetch_hits          626037177                       # ITB hits
system.switch_cpus2.itb.fetch_misses           332065                       # ITB misses
system.switch_cpus2.itb.fetch_acv                 567                       # ITB acv
system.switch_cpus2.itb.fetch_accesses      626369242                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles              5440858641                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.fetch.icacheStallCycles   1101838249                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts            4800500228                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches         1290802346                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches    728768482                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles           4000144216                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles      101218896                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.TlbCycles              2061                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus2.fetch.MiscStallCycles       475114                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles      3967393                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.PendingQuiesceStallCycles        24578                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles          881                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.CacheLines        629886413                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes     16593602                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.ItlbSquashes             12                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus2.fetch.rateDist::samples   5157061940                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.930860                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.169558                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0      4058951976     78.71%     78.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1       154435836      2.99%     81.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2       243815946      4.73%     86.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3       146750340      2.85%     89.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4        98143201      1.90%     91.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5        35706443      0.69%     91.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6        50847785      0.99%     92.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7       105293553      2.04%     94.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8       263116860      5.10%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total   5157061940                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.237242                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.882306                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       831636867                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles   3435470447                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles        753093287                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles     87005866                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles      49855473                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved    235842890                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred       765926                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts    4008820691                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts      1344584                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles      49855473                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       887222677                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles     1625666971                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles   1548505090                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles        774576220                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles    271235509                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts    3783645689                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents      5105435                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents      46433446                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents      41933377                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents      22399333                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.RenamedOperands   2300305542                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups   4095716713                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups   4094603546                       # Number of integer rename lookups
system.switch_cpus2.rename.fp_rename_lookups      1004129                       # Number of floating rename lookups
system.switch_cpus2.rename.CommittedMaps   1209063188                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps      1091242350                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts    144241265                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts      7358308                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts        461070586                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads    632831118                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores    204635773                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads     33353733                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores     25359601                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded        3148101185                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded    122882411                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued       2534004712                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued      1819895                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined   1490962854                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    959099050                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved    106440713                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples   5157061940                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.491366                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.199547                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0   4077840182     79.07%     79.07% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1    437287966      8.48%     87.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2    264578234      5.13%     92.68% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3    161336107      3.13%     95.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4     95057170      1.84%     97.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5     56533254      1.10%     98.75% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6     40991909      0.79%     99.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7     12791391      0.25%     99.79% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8     10645727      0.21%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total   5157061940                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        8660637     19.97%     19.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult            18      0.00%     19.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     19.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     19.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     19.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     19.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     19.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     19.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     19.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     19.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     19.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     19.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     19.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     19.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     19.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     19.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     19.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     19.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     19.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     19.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     19.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     19.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     19.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     19.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     19.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     19.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     19.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     19.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead      21937428     50.58%     70.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite     12773180     29.45%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass       200128      0.01%      0.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu   1696196366     66.94%     66.95% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       517622      0.02%     66.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     66.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd       663634      0.03%     66.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     66.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt       300175      0.01%     67.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            1      0.00%     67.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv       100060      0.00%     67.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     67.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     67.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     67.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     67.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     67.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     67.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     67.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     67.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     67.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     67.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     67.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     67.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     67.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     67.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     67.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     67.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     67.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     67.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     67.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead    537042443     21.19%     88.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite    192338709      7.59%     95.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess    106645574      4.21%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total    2534004712                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.465736                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt           43371263                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.017116                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads  10266844823                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes   4760354874                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses   2431278359                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads      3417699                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes      1750237                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses      1669929                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses    2575466485                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses        1709362                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads     34099618                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads    277501367                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses       149388                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation       163849                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores     48141184                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads       195415                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked       636832                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles      49855473                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles     1423871305                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles     63251669                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts   3529283156                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts     14179124                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts    632831118                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts    204635773                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts    113713317                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents      15339271                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents     44691633                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents       163849                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect     23102106                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect     24028155                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts     47130261                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts   2491902637                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts    517938571                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts     42102075                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop            258299560                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs           709043392                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches       594285373                       # Number of branches executed
system.switch_cpus2.iew.exec_stores         191104821                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.457998                       # Inst execution rate
system.switch_cpus2.iew.wb_sent            2476482623                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count           2432948288                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers        988049637                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers       1375531198                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.447163                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.718304                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitSquashedInsts   1363728588                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls     16441698                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts     39200198                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples   4950131299                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.391272                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.336495                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0   4271663213     86.29%     86.29% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1    322672060      6.52%     92.81% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2    101763735      2.06%     94.87% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3     55806200      1.13%     96.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4     51584995      1.04%     97.04% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5     28731569      0.58%     97.62% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6     14325544      0.29%     97.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7     21391355      0.43%     98.34% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8     82192628      1.66%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total   4950131299                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts   1936849728                       # Number of instructions committed
system.switch_cpus2.commit.committedOps    1936849728                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs             511824339                       # Number of memory references committed
system.switch_cpus2.commit.loads            355329750                       # Number of loads committed
system.switch_cpus2.commit.membars            8741650                       # Number of memory barriers committed
system.switch_cpus2.commit.branches         400762357                       # Number of branches committed
system.switch_cpus2.commit.fp_insts           1667821                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts       1701454226                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls     43929452                       # Number of function calls committed.
system.switch_cpus2.commit.op_class_0::No_OpClass    157029115      8.11%      8.11% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntAlu   1151031014     59.43%     67.54% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntMult       508990      0.03%     67.56% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntDiv            0      0.00%     67.56% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatAdd       662205      0.03%     67.60% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCmp            0      0.00%     67.60% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCvt       300173      0.02%     67.61% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMult            1      0.00%     67.61% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatDiv       100060      0.01%     67.62% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatSqrt            0      0.00%     67.62% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAdd            0      0.00%     67.62% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAddAcc            0      0.00%     67.62% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAlu            0      0.00%     67.62% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCmp            0      0.00%     67.62% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCvt            0      0.00%     67.62% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMisc            0      0.00%     67.62% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMult            0      0.00%     67.62% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMultAcc            0      0.00%     67.62% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShift            0      0.00%     67.62% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShiftAcc            0      0.00%     67.62% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSqrt            0      0.00%     67.62% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAdd            0      0.00%     67.62% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAlu            0      0.00%     67.62% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCmp            0      0.00%     67.62% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCvt            0      0.00%     67.62% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatDiv            0      0.00%     67.62% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMisc            0      0.00%     67.62% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMult            0      0.00%     67.62% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     67.62% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatSqrt            0      0.00%     67.62% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemRead    364071400     18.80%     86.41% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemWrite    156501211      8.08%     94.49% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IprAccess    106645559      5.51%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::total   1936849728                       # Class of committed instruction
system.switch_cpus2.commit.bw_lim_events     82192628                       # number cycles where commit BW limit reached
system.switch_cpus2.rob.rob_reads          8031942665                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes         6808929601                       # The number of ROB writes
system.switch_cpus2.timesIdled                9808675                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles              283796701                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.quiesceCycles            21618722                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus2.committedInsts         1780020736                       # Number of Instructions Simulated
system.switch_cpus2.committedOps           1780020736                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      3.056627                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                3.056627                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.327158                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.327158                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads      2951912047                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes     1675409871                       # number of integer regfile writes
system.switch_cpus2.fp_regfile_reads          1003983                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes         1003743                       # number of floating regfile writes
system.switch_cpus2.misc_regfile_reads       80206813                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes      57075570                       # number of misc regfile writes
system.switch_cpus3.branchPred.lookups        1331875                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted      1067334                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect        23522                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups       507720                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits         398031                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct    78.395769                       # BTB Hit Percentage
system.switch_cpus3.branchPred.usedRAS         102980                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASInCorrect         5703                       # Number of incorrect RAS predictions.
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits             1061887                       # DTB read hits
system.switch_cpus3.dtb.read_misses             11111                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses           11136                       # DTB read accesses
system.switch_cpus3.dtb.write_hits             564224                       # DTB write hits
system.switch_cpus3.dtb.write_misses             5517                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses           5517                       # DTB write accesses
system.switch_cpus3.dtb.data_hits             1626111                       # DTB hits
system.switch_cpus3.dtb.data_misses             16628                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses           16653                       # DTB accesses
system.switch_cpus3.itb.fetch_hits             112704                       # ITB hits
system.switch_cpus3.itb.fetch_misses            49603                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses         162307                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles                10994271                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.fetch.icacheStallCycles      2303483                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts               6155131                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            1331875                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches       501011                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              2341599                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles         163006                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.MiscStallCycles        36452                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles      2621301                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.PendingQuiesceStallCycles        64451                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus3.fetch.IcacheWaitRetryStallCycles           18                       # Number of stall cycles due to full MSHR
system.switch_cpus3.fetch.CacheLines           779858                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        13619                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      7448807                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.826324                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.186214                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         6331188     85.00%     85.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1           80398      1.08%     86.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          101651      1.36%     87.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3           88677      1.19%     88.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          179271      2.41%     91.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5           74650      1.00%     92.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6           74348      1.00%     93.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           80014      1.07%     94.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8          438610      5.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      7448807                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.121143                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.559849                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         1655015                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      4683361                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles           964259                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        68288                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles         77884                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved        64833                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred         3622                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts       5753368                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts        20624                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles         77884                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         1729159                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          91794                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      4284340                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles           960578                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       305052                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts       5434026                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           14                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents          1362                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents         25967                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents          5888                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.RenamedOperands      3701374                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups      6476809                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups      6473693                       # Number of integer rename lookups
system.switch_cpus3.rename.fp_rename_lookups          309                       # Number of floating rename lookups
system.switch_cpus3.rename.CommittedMaps      3317064                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps          384310                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts       294118                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        11424                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          1011630                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1101675                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       623936                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       186380                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       100624                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded           4882478                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded       408292                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued          4836558                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        14922                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       806857                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined       271812                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved       327668                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      7448807                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.649306                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.346686                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      5378965     72.21%     72.21% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1       907491     12.18%     84.40% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2       427214      5.74%     90.13% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       273430      3.67%     93.80% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       234377      3.15%     96.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       111147      1.49%     98.44% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6        66507      0.89%     99.33% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        35344      0.47%     99.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        14332      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      7448807                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu           7213      5.69%      5.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%      5.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%      5.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%      5.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%      5.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%      5.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%      5.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%      5.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%      5.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%      5.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%      5.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%      5.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%      5.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%      5.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%      5.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%      5.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%      5.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%      5.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%      5.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%      5.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%      5.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%      5.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%      5.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%      5.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%      5.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%      5.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%      5.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%      5.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         71683     56.51%     62.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        47964     37.81%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu      2937444     60.73%     60.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        20245      0.42%     61.15% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     61.15% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd           30      0.00%     61.15% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     61.15% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     61.15% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     61.15% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     61.15% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     61.15% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     61.15% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     61.15% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     61.15% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     61.15% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     61.15% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     61.15% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     61.15% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     61.15% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     61.15% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.15% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     61.15% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     61.15% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     61.15% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     61.15% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     61.15% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     61.15% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     61.15% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     61.15% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.15% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     61.15% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1095117     22.64%     83.80% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       585183     12.10%     95.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess       198539      4.10%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total       4836558                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.439916                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             126860                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.026229                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     17262408                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes      6108706                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses      4748048                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads         1297                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes          657                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses          593                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses       4962714                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses            704                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        46454                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       121569                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           22                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation        11747                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        85099                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            7                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          497                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles         77884                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          86473                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         3819                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts      5368406                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         2065                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1101675                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       623936                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts       387006                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents           248                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents         3533                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents        11747                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect         8786                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect        62064                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts        70850                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts      4782928                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1073049                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        53630                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                77636                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             1645621                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches          640738                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            572572                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.435038                       # Inst execution rate
system.switch_cpus3.iew.wb_sent               4767906                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count              4748641                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          2338974                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers          3132298                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.431920                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.746728                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitSquashedInsts       848961                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        80624                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts        68819                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7294610                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.618403                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.536340                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      5542533     75.98%     75.98% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1       863187     11.83%     87.81% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       273748      3.75%     91.57% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       207038      2.84%     94.41% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       103959      1.43%     95.83% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5        87534      1.20%     97.03% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6        39395      0.54%     97.57% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        28391      0.39%     97.96% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       148825      2.04%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7294610                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      4511010                       # Number of instructions committed
system.switch_cpus3.commit.committedOps       4511010                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1518943                       # Number of memory references committed
system.switch_cpus3.commit.loads               980106                       # Number of loads committed
system.switch_cpus3.commit.membars              17562                       # Number of memory barriers committed
system.switch_cpus3.commit.branches            604691                       # Number of branches committed
system.switch_cpus3.commit.fp_insts               543                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts          4323428                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls        92256                       # Number of function calls committed.
system.switch_cpus3.commit.op_class_0::No_OpClass        27097      0.60%      0.60% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntAlu      2731427     60.55%     61.15% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntMult        17408      0.39%     61.54% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntDiv            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatAdd           23      0.00%     61.54% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCmp            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCvt            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMult            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatDiv            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatSqrt            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAdd            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAddAcc            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAlu            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCmp            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCvt            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMisc            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMult            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMultAcc            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShift            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShiftAcc            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSqrt            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAdd            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAlu            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCmp            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCvt            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatDiv            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMisc            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMult            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemRead       997668     22.12%     83.65% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemWrite       538848     11.95%     95.60% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IprAccess       198539      4.40%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::total      4511010                       # Class of committed instruction
system.switch_cpus3.commit.bw_lim_events       148825                       # number cycles where commit BW limit reached
system.switch_cpus3.rob.rob_reads            12466531                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           10871392                       # The number of ROB writes
system.switch_cpus3.timesIdled                  30975                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                3545464                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.quiesceCycles          5451307330                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus3.committedInsts            4483913                       # Number of Instructions Simulated
system.switch_cpus3.committedOps              4483913                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      2.451937                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.451937                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.407841                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.407841                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads         6082030                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes        3524157                       # number of integer regfile writes
system.switch_cpus3.fp_regfile_reads              307                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes             272                       # number of floating regfile writes
system.switch_cpus3.misc_regfile_reads        1945861                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes        126182                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq           43726087                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          43725926                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq             12499                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp            12499                       # Transaction distribution
system.tol2bus.trans_dist::Writeback          3765125                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq        75286                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           12224                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          3576                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          15800                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1592173                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1592173                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       103747                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        50419                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        81752                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        41225                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side     41499119                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     52539054                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        78157                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side        29701                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              94423174                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      3319744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side       778876                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2615808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       822456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side   1327961728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side   1800798550                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      2500864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side       383052                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3139181078                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          110197                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         49186971                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            7.001534                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.039134                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7               49111525     99.85%     99.85% # Request fanout histogram
system.tol2bus.snoop_fanout::8                  75446      0.15%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              8                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           49186971                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        28327156461                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          84435069                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          28916184                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          69973663                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy          31177847                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy       31516149489                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       39190815429                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          65888843                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy          23906341                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.0                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.274631                       # Number of seconds simulated
sim_ticks                                274630529500                       # Number of ticks simulated
final_tick                               5268859284000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 806750                       # Simulator instruction rate (inst/s)
host_op_rate                                   806750                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               97732203                       # Simulator tick rate (ticks/s)
host_mem_usage                                 754196                       # Number of bytes of host memory used
host_seconds                                  2810.03                       # Real time elapsed on the host
sim_insts                                  2266992570                       # Number of instructions simulated
sim_ops                                    2266992570                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst      2523520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data     91462144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst      2118208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data     95976064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst      3008832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data     95741440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst      2174400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data     92562560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          385567168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst      2523520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst      2118208                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst      3008832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst      2174400                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       9824960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     23390720                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        23390720                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst        39430                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data      1429096                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst        33097                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data      1499626                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst        47013                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data      1495960                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst        33975                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data      1446290                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             6024487                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        365480                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             365480                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst      9188782                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data    333037060                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst      7712937                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data    349473397                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst     10955927                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data    348619071                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst      7917547                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data    337043956                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1403948675                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst      9188782                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst      7712937                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst     10955927                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst      7917547                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         35775192                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        85171594                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             85171594                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        85171594                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst      9188782                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data    333037060                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst      7712937                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data    349473397                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst     10955927                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data    348619071                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst      7917547                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data    337043956                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1489120269                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     6024487                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     365480                       # Number of write requests accepted
system.mem_ctrls.readBursts                   6024487                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   365480                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              385312448                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  254720                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                23388224                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               385567168                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             23390720                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   3980                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    42                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs         5823                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            325458                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            567038                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            393492                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            305527                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            330438                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            341854                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            418510                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            587306                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            369511                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            324198                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           370095                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           337312                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           335420                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           319292                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           355967                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           339089                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             18592                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             18977                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             17674                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             17156                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             27171                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             29891                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             18865                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             32346                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             20595                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             17695                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            23644                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            29269                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            24313                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            19648                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            23419                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            26186                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  274630559000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6024487                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               365480                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2443257                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2368476                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  933586                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  210035                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   40381                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   13272                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    5500                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    2628                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    1446                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     873                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    539                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    296                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    137                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     47                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  20001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  22255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  22626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  22792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  22825                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  22848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  22848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  22830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  22855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  22877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  22901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  22906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  22983                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  22873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  22870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  22643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5464506                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     74.791844                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    70.257991                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    45.791489                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      4853590     88.82%     88.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       550949     10.08%     98.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        37240      0.68%     99.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        10932      0.20%     99.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3960      0.07%     99.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2341      0.04%     99.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1564      0.03%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          810      0.01%     99.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         3120      0.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5464506                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        22600                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     266.395929                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    224.663839                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    137.024934                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31            404      1.79%      1.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63          1031      4.56%      6.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95           806      3.57%      9.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127         1007      4.46%     14.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159         1486      6.58%     20.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191         2045      9.05%     30.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223         2364     10.46%     40.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255         2426     10.73%     51.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287         2236      9.89%     61.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319         1904      8.42%     69.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351         1518      6.72%     76.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383         1322      5.85%     82.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415          959      4.24%     86.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447          803      3.55%     89.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479          599      2.65%     92.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511          455      2.01%     94.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543          391      1.73%     96.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575          258      1.14%     97.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607          195      0.86%     98.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639          114      0.50%     98.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671           85      0.38%     99.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703           62      0.27%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-735           45      0.20%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::736-767           39      0.17%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-799           17      0.08%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::800-831           11      0.05%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-863            8      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::864-895            5      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-927            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::928-959            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-991            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         22600                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        22600                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.169956                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.160565                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.573011                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            20560     90.97%     90.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              495      2.19%     93.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1332      5.89%     99.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              180      0.80%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               26      0.12%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                6      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         22600                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 186428600500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            299313106750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                30102535000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     30965.60                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                49715.60                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1403.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        85.16                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1403.95                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     85.17                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.63                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.96                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.67                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.50                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   818898                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  102550                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 13.60                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                28.06                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      42978.40                       # Average gap between requests
system.mem_ctrls.pageHitRate                    14.43                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              75399788520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy              41140757625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy            109338925800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy            11023950960                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         196441979760                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         1989058876605                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy          59773212000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           2482177491270                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            825.300955                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE   2472349000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    9170460000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  262988022750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy              60626890800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy              33080148750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             88718697600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy            11747702160                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         196441979760                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         1952930731050                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy          91464567750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           2435010717870                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            809.618441                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE   2811085000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    9170460000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  262647259500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     290                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                   1358096                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    3937     33.82%     33.82% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                    281      2.41%     36.23% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                    306      2.63%     38.86% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   7117     61.14%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total               11641                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     3937     47.96%     47.96% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                     281      3.42%     51.38% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                     306      3.73%     55.11% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    3685     44.89%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 8209                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            270210753500     98.49%     98.49% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22              224657500      0.08%     98.57% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30              170185500      0.06%     98.63% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31             3755949500      1.37%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        274361546000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.517774                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.705180                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::1                         8     88.89%     88.89% # number of syscalls executed
system.cpu0.kern.syscall::17                        1     11.11%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                     9                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                  227      0.56%      0.56% # number of callpals executed
system.cpu0.kern.callpal::swpctx                  772      1.92%      2.48% # number of callpals executed
system.cpu0.kern.callpal::swpipl                 9773     24.29%     26.78% # number of callpals executed
system.cpu0.kern.callpal::rdps                    571      1.42%     28.20% # number of callpals executed
system.cpu0.kern.callpal::rti                    1297      3.22%     31.42% # number of callpals executed
system.cpu0.kern.callpal::callsys                 716      1.78%     33.20% # number of callpals executed
system.cpu0.kern.callpal::rdunique              26871     66.80%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                 40227                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel             2068                       # number of protection mode switches
system.cpu0.kern.mode_switch::user               1000                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel               1000                      
system.cpu0.kern.mode_good::user                 1000                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.483559                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.651890                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel      2761372657000     91.87%     91.87% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user        244215222500      8.13%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                     772                       # number of times the context was actually changed
system.cpu0.dcache.tags.replacements          1823608                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          510.298871                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           16677944                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1823608                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             9.145575                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   510.298871                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.996677                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.996677                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          449                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          438                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.876953                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         74092851                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        74092851                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     12017086                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       12017086                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      3106656                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       3106656                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        53291                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        53291                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        50209                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        50209                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     15123742                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        15123742                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     15123742                       # number of overall hits
system.cpu0.dcache.overall_hits::total       15123742                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data      2758293                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2758293                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data        71470                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        71470                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data         3926                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         3926                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data         3415                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         3415                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data      2829763                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       2829763                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data      2829763                       # number of overall misses
system.cpu0.dcache.overall_misses::total      2829763                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data 227498140477                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 227498140477                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data   3880096007                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   3880096007                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::switch_cpus0.data    137620210                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    137620210                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::switch_cpus0.data     21234206                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     21234206                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::switch_cpus0.data       125001                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       125001                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data 231378236484                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 231378236484                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data 231378236484                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 231378236484                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     14775379                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     14775379                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      3178126                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      3178126                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        57217                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        57217                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        53624                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        53624                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17953505                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17953505                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17953505                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17953505                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.186682                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.186682                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.022488                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.022488                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.068616                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.068616                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.063684                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.063684                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.157616                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.157616                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.157616                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.157616                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 82477.873263                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 82477.873263                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 54289.855982                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 54289.855982                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::switch_cpus0.data 35053.543046                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 35053.543046                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::switch_cpus0.data  6217.922694                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6217.922694                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 81765.941700                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 81765.941700                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 81765.941700                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 81765.941700                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs       733908                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        13177                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            14705                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            165                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    49.908739                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    79.860606                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks       106532                       # number of writebacks
system.cpu0.dcache.writebacks::total           106532                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       943892                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       943892                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data        47638                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        47638                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::switch_cpus0.data          191                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          191                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       991530                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       991530                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       991530                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       991530                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data      1814401                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1814401                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data        23832                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        23832                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::switch_cpus0.data         3735                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         3735                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::switch_cpus0.data         3392                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         3392                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data      1838233                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1838233                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data      1838233                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1838233                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::switch_cpus0.data           70                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total           70                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::switch_cpus0.data          824                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total          824                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.overall_mshr_uncacheable_misses::switch_cpus0.data          894                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total          894                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data 148679417983                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 148679417983                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data   1231580801                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1231580801                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus0.data    124624780                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    124624780                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::switch_cpus0.data     16162294                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     16162294                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus0.data       108499                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       108499                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data 149910998784                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 149910998784                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data 149910998784                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 149910998784                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus0.data     15989000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total     15989000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus0.data    184751000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total    184751000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::switch_cpus0.data    200740000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total    200740000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.122799                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.122799                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.007499                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.007499                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus0.data     0.065278                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.065278                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::switch_cpus0.data     0.063255                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.063255                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.102389                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.102389                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.102389                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.102389                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 81944.078505                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 81944.078505                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 51677.609978                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 51677.609978                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus0.data 33366.741633                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 33366.741633                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus0.data  4764.827241                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4764.827241                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 81551.685115                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 81551.685115                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 81551.685115                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 81551.685115                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 228414.285714                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 228414.285714                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 224212.378641                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total 224212.378641                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 224541.387025                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 224541.387025                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements           166207                       # number of replacements
system.cpu0.icache.tags.tagsinuse          504.116130                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           34717832                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           166207                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           208.883092                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   504.116130                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.984602                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.984602                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          396                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          114                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         68377760                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        68377760                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     33932831                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       33932831                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     33932831                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        33932831                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     33932831                       # number of overall hits
system.cpu0.icache.overall_hits::total       33932831                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst       172900                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       172900                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst       172900                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        172900                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst       172900                       # number of overall misses
system.cpu0.icache.overall_misses::total       172900                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst   6318786775                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   6318786775                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst   6318786775                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   6318786775                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst   6318786775                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   6318786775                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     34105731                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     34105731                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     34105731                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     34105731                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     34105731                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     34105731                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.005070                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.005070                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.005070                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.005070                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.005070                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.005070                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 36545.903846                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 36545.903846                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 36545.903846                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 36545.903846                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 36545.903846                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 36545.903846                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1433                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               34                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    42.147059                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst         6602                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         6602                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst         6602                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         6602                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst         6602                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         6602                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst       166298                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       166298                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst       166298                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       166298                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst       166298                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       166298                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst   5756664827                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   5756664827                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst   5756664827                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   5756664827                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst   5756664827                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   5756664827                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.004876                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.004876                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.004876                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.004876                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.004876                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.004876                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 34616.560794                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 34616.560794                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 34616.560794                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 34616.560794                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 34616.560794                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 34616.560794                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                     250                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                   1426445                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                    4176     34.21%     34.21% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                    281      2.30%     36.51% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                    279      2.29%     38.79% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                   7472     61.21%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total               12208                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                     4176     48.12%     48.12% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                     281      3.24%     51.35% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                     279      3.21%     54.57% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                    3943     45.43%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                 8679                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            270740306000     98.65%     98.65% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22              225131000      0.08%     98.73% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30              142085500      0.05%     98.78% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31             3340181500      1.22%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        274447704000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.527703                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.710927                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::1                         8    100.00%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     8                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                  271      0.66%      0.66% # number of callpals executed
system.cpu1.kern.callpal::swpctx                  763      1.86%      2.53% # number of callpals executed
system.cpu1.kern.callpal::tbi                       1      0.00%      2.53% # number of callpals executed
system.cpu1.kern.callpal::swpipl                10349     25.28%     27.81% # number of callpals executed
system.cpu1.kern.callpal::rdps                    573      1.40%     29.21% # number of callpals executed
system.cpu1.kern.callpal::rti                    1302      3.18%     32.39% # number of callpals executed
system.cpu1.kern.callpal::callsys                 739      1.81%     34.20% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.00%     34.20% # number of callpals executed
system.cpu1.kern.callpal::rdunique              26936     65.80%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                 40935                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel             1588                       # number of protection mode switches
system.cpu1.kern.mode_switch::user               1045                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                477                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel               1248                      
system.cpu1.kern.mode_good::user                 1045                      
system.cpu1.kern.mode_good::idle                  203                      
system.cpu1.kern.mode_switch_good::kernel     0.785894                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.425577                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.802572                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel        4637350500      0.38%      0.38% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user        256589083500     20.99%     21.37% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle        961393097000     78.63%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                     763                       # number of times the context was actually changed
system.cpu1.dcache.tags.replacements          1911916                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          510.875027                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           17080096                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1911916                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.933497                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   510.875027                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.997803                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.997803                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          426                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          423                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.832031                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         77532295                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        77532295                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     12584616                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       12584616                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      3248710                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3248710                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        55625                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        55625                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        51367                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        51367                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     15833326                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15833326                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     15833326                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15833326                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data      2888741                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2888741                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data        65991                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        65991                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data         3454                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         3454                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data         3529                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         3529                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data      2954732                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2954732                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data      2954732                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2954732                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data 237969164488                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 237969164488                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data   3480039784                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   3480039784                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::switch_cpus1.data     80906963                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     80906963                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::switch_cpus1.data     21292179                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     21292179                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::switch_cpus1.data       135500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       135500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data 241449204272                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 241449204272                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data 241449204272                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 241449204272                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     15473357                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     15473357                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      3314701                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3314701                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        59079                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        59079                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        54896                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        54896                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     18788058                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     18788058                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     18788058                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     18788058                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.186691                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.186691                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.019909                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.019909                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.058464                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.058464                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.064285                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.064285                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.157266                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.157266                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.157266                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.157266                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 82378.158682                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 82378.158682                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 52735.066661                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 52735.066661                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::switch_cpus1.data 23424.135206                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 23424.135206                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::switch_cpus1.data  6033.487957                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6033.487957                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 81716.109709                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 81716.109709                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 81716.109709                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 81716.109709                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs       656562                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets         5659                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            13329                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             98                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    49.258159                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    57.744898                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks       107522                       # number of writebacks
system.cpu1.dcache.writebacks::total           107522                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       984009                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       984009                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data        42790                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        42790                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::switch_cpus1.data          234                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          234                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data      1026799                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1026799                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data      1026799                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1026799                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data      1904732                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1904732                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data        23201                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        23201                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::switch_cpus1.data         3220                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         3220                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::switch_cpus1.data         3513                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         3513                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data      1927933                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1927933                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data      1927933                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1927933                       # number of overall MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::switch_cpus1.data          828                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total          828                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.overall_mshr_uncacheable_misses::switch_cpus1.data          828                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total          828                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data 155827837152                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 155827837152                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data   1155646033                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1155646033                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus1.data     68979279                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     68979279                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::switch_cpus1.data     16039321                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     16039321                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus1.data       117500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       117500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data 156983483185                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 156983483185                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data 156983483185                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 156983483185                       # number of overall MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus1.data    185590000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total    185590000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::switch_cpus1.data    185590000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total    185590000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.123098                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.123098                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.006999                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.006999                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus1.data     0.054503                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.054503                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::switch_cpus1.data     0.063994                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.063994                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.102615                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.102615                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.102615                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.102615                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 81810.898936                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 81810.898936                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 49810.182018                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 49810.182018                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus1.data 21422.136335                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 21422.136335                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus1.data  4565.704811                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4565.704811                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 81425.798088                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 81425.798088                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 81425.798088                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 81425.798088                       # average overall mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data 224142.512077                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total 224142.512077                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 224142.512077                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total 224142.512077                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements           166380                       # number of replacements
system.cpu1.icache.tags.tagsinuse          504.069159                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           35686124                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           166380                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           214.485659                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   504.069159                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.984510                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.984510                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          382                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          110                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         71406613                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        71406613                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     35447403                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       35447403                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     35447403                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        35447403                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     35447403                       # number of overall hits
system.cpu1.icache.overall_hits::total       35447403                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst       172636                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       172636                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst       172636                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        172636                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst       172636                       # number of overall misses
system.cpu1.icache.overall_misses::total       172636                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst   5788905152                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   5788905152                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst   5788905152                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   5788905152                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst   5788905152                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   5788905152                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     35620039                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     35620039                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     35620039                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     35620039                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     35620039                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     35620039                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.004847                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.004847                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.004847                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.004847                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.004847                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.004847                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 33532.433282                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 33532.433282                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 33532.433282                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 33532.433282                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 33532.433282                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 33532.433282                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         1223                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               21                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    58.238095                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst         6101                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         6101                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst         6101                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         6101                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst         6101                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         6101                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst       166535                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       166535                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst       166535                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       166535                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst       166535                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       166535                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst   5271009292                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   5271009292                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst   5271009292                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   5271009292                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst   5271009292                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   5271009292                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.004675                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.004675                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.004675                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.004675                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.004675                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.004675                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 31651.060089                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 31651.060089                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 31651.060089                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 31651.060089                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 31651.060089                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 31651.060089                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                     238                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                   1411359                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                    4603     37.25%     37.25% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                    281      2.27%     39.52% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                    244      1.97%     41.50% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                   7229     58.50%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total               12357                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                     4603     48.41%     48.41% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                     281      2.96%     51.37% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                     244      2.57%     53.93% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                    4380     46.07%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                 9508                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            270890502000     98.64%     98.64% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22              231588500      0.08%     98.72% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30              113666000      0.04%     98.76% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31             3394163500      1.24%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        274629920000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.605893                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.769442                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::1                         8      7.69%      7.69% # number of syscalls executed
system.cpu2.kern.syscall::17                        1      0.96%      8.65% # number of syscalls executed
system.cpu2.kern.syscall::71                       33     31.73%     40.38% # number of syscalls executed
system.cpu2.kern.syscall::73                       29     27.88%     68.27% # number of syscalls executed
system.cpu2.kern.syscall::74                       33     31.73%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                   104                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                  361      0.87%      0.87% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  804      1.93%      2.80% # number of callpals executed
system.cpu2.kern.callpal::tbi                       1      0.00%      2.80% # number of callpals executed
system.cpu2.kern.callpal::swpipl                10430     25.09%     27.89% # number of callpals executed
system.cpu2.kern.callpal::rdps                    600      1.44%     29.33% # number of callpals executed
system.cpu2.kern.callpal::rti                    1407      3.38%     32.72% # number of callpals executed
system.cpu2.kern.callpal::callsys                 845      2.03%     34.75% # number of callpals executed
system.cpu2.kern.callpal::imb                       1      0.00%     34.75% # number of callpals executed
system.cpu2.kern.callpal::rdunique              27126     65.25%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                 41575                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel             2211                       # number of protection mode switches
system.cpu2.kern.mode_switch::user               1159                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel               1159                      
system.cpu2.kern.mode_good::user                 1159                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.524197                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.687834                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel       20989655000      7.64%      7.64% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user        253640265000     92.36%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     804                       # number of times the context was actually changed
system.cpu2.dcache.tags.replacements          1903200                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          510.584705                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           16432522                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1903200                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             8.634154                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   510.584705                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.997236                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.997236                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          162                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          273                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           77                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         77408659                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        77408659                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     12491023                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       12491023                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      3228393                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       3228393                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        57751                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        57751                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        53631                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        53631                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     15719416                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        15719416                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     15719416                       # number of overall hits
system.cpu2.dcache.overall_hits::total       15719416                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data      2885983                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      2885983                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data       148450                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       148450                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data         4262                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         4262                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data         3458                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         3458                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data      3034433                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       3034433                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data      3034433                       # number of overall misses
system.cpu2.dcache.overall_misses::total      3034433                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data 237847602990                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 237847602990                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data   9975512312                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   9975512312                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::switch_cpus2.data    139053945                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total    139053945                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::switch_cpus2.data     21790704                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     21790704                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::switch_cpus2.data        58501                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total        58501                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data 247823115302                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 247823115302                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data 247823115302                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 247823115302                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     15377006                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     15377006                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      3376843                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3376843                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        62013                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        62013                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        57089                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        57089                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     18753849                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     18753849                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     18753849                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     18753849                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.187682                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.187682                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.043961                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.043961                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.068728                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.068728                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.060572                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.060572                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.161803                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.161803                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.161803                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.161803                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 82414.762315                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 82414.762315                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 67197.792604                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 67197.792604                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::switch_cpus2.data 32626.453543                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 32626.453543                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::switch_cpus2.data  6301.533835                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  6301.533835                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 81670.320387                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 81670.320387                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 81670.320387                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 81670.320387                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      1023069                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets         7554                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            19333                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            109                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    52.918274                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    69.302752                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks       117614                       # number of writebacks
system.cpu2.dcache.writebacks::total           117614                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data      1000096                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1000096                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data       115458                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       115458                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::switch_cpus2.data          377                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          377                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data      1115554                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1115554                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data      1115554                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1115554                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data      1885887                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      1885887                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data        32992                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        32992                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::switch_cpus2.data         3885                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         3885                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::switch_cpus2.data         3450                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         3450                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data      1918879                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      1918879                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data      1918879                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      1918879                       # number of overall MSHR misses
system.cpu2.dcache.WriteReq_mshr_uncacheable::switch_cpus2.data          881                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total          881                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.overall_mshr_uncacheable_misses::switch_cpus2.data          881                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total          881                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data 154374284002                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 154374284002                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data   2148792084                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   2148792084                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus2.data    114872024                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total    114872024                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::switch_cpus2.data     16623796                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     16623796                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus2.data        47999                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total        47999                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data 156523076086                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 156523076086                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data 156523076086                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 156523076086                       # number of overall MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus2.data    197475500                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total    197475500                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::switch_cpus2.data    197475500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total    197475500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.122643                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.122643                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.009770                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.009770                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus2.data     0.062648                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.062648                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::switch_cpus2.data     0.060432                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.060432                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.102319                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.102319                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.102319                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.102319                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 81857.653190                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 81857.653190                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 65130.700897                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 65130.700897                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus2.data 29568.088546                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 29568.088546                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus2.data  4818.491594                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  4818.491594                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 81570.060481                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 81570.060481                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 81570.060481                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 81570.060481                       # average overall mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data 224149.262202                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total 224149.262202                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 224149.262202                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total 224149.262202                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements           193576                       # number of replacements
system.cpu2.icache.tags.tagsinuse          503.477684                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           38192506                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           193576                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           197.299800                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   503.477684                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.983355                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.983355                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          508                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          381                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           60                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         71082529                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        71082529                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     35242757                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       35242757                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     35242757                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        35242757                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     35242757                       # number of overall hits
system.cpu2.icache.overall_hits::total       35242757                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst       201673                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       201673                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst       201673                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        201673                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst       201673                       # number of overall misses
system.cpu2.icache.overall_misses::total       201673                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst   7360028543                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   7360028543                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst   7360028543                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   7360028543                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst   7360028543                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   7360028543                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     35444430                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     35444430                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     35444430                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     35444430                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     35444430                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     35444430                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.005690                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.005690                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.005690                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.005690                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.005690                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.005690                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 36494.863184                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 36494.863184                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 36494.863184                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 36494.863184                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 36494.863184                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 36494.863184                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          897                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               25                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    35.880000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst         8003                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         8003                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst         8003                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         8003                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst         8003                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         8003                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst       193670                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total       193670                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst       193670                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total       193670                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst       193670                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total       193670                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst   6706729078                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   6706729078                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst   6706729078                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   6706729078                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst   6706729078                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   6706729078                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.005464                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.005464                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.005464                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.005464                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.005464                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.005464                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 34629.674591                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 34629.674591                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 34629.674591                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 34629.674591                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 34629.674591                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 34629.674591                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                     274                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                   1374673                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                    3872     35.48%     35.48% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                    281      2.57%     38.06% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                    306      2.80%     40.86% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                   6454     59.14%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total               10913                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                     3872     47.85%     47.85% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                     281      3.47%     51.32% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                     306      3.78%     55.10% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                    3633     44.90%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                 8092                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            270947412500     98.72%     98.72% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22              221605500      0.08%     98.81% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30              152528000      0.06%     98.86% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31             3126970500      1.14%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        274448516500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.562907                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.741501                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::1                         8    100.00%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                     8                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                  234      0.59%      0.59% # number of callpals executed
system.cpu3.kern.callpal::swpctx                  770      1.94%      2.53% # number of callpals executed
system.cpu3.kern.callpal::swpipl                 9040     22.80%     25.33% # number of callpals executed
system.cpu3.kern.callpal::rdps                    577      1.46%     26.78% # number of callpals executed
system.cpu3.kern.callpal::rti                    1304      3.29%     30.07% # number of callpals executed
system.cpu3.kern.callpal::callsys                 727      1.83%     31.91% # number of callpals executed
system.cpu3.kern.callpal::rdunique              27002     68.09%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                 39654                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel             2074                       # number of protection mode switches
system.cpu3.kern.mode_switch::user               1022                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel               1022                      
system.cpu3.kern.mode_good::user                 1022                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.492768                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.660207                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel      2757911922000     91.76%     91.76% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user        247779954500      8.24%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                     770                       # number of times the context was actually changed
system.cpu3.dcache.tags.replacements          1840105                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          510.229911                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           16509691                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1840105                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             8.972146                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   510.229911                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.996543                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.996543                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          440                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          436                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.859375                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         74521590                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        74521590                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     12076491                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       12076491                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      3133091                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       3133091                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        53180                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        53180                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        48968                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        48968                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     15209582                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        15209582                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     15209582                       # number of overall hits
system.cpu3.dcache.overall_hits::total       15209582                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data      2784470                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2784470                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data        64086                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        64086                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data         3413                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         3413                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data         3430                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         3430                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data      2848556                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       2848556                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data      2848556                       # number of overall misses
system.cpu3.dcache.overall_misses::total      2848556                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data 230264741326                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 230264741326                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data   3546548633                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   3546548633                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::switch_cpus3.data     92863941                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     92863941                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::switch_cpus3.data     21543697                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     21543697                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::switch_cpus3.data       111500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       111500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data 233811289959                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 233811289959                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data 233811289959                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 233811289959                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     14860961                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     14860961                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      3197177                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      3197177                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        56593                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        56593                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        52398                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        52398                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     18058138                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     18058138                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     18058138                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     18058138                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.187368                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.187368                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.020045                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.020045                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.060308                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.060308                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.065461                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.065461                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.157744                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.157744                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.157744                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.157744                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 82696.075492                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 82696.075492                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 55340.458649                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 55340.458649                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::switch_cpus3.data 27208.889833                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 27208.889833                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::switch_cpus3.data  6280.961224                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6280.961224                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 82080.636631                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 82080.636631                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 82080.636631                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 82080.636631                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs       627492                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets         5506                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            12893                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            108                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    48.669200                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    50.981481                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks       102784                       # number of writebacks
system.cpu3.dcache.writebacks::total           102784                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data       950584                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       950584                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data        42103                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total        42103                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::switch_cpus3.data          234                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          234                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       992687                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       992687                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       992687                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       992687                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data      1833886                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      1833886                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data        21983                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        21983                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::switch_cpus3.data         3179                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         3179                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::switch_cpus3.data         3412                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         3412                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data      1855869                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      1855869                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data      1855869                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      1855869                       # number of overall MSHR misses
system.cpu3.dcache.WriteReq_mshr_uncacheable::switch_cpus3.data          803                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total          803                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.overall_mshr_uncacheable_misses::switch_cpus3.data          803                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total          803                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data 150538038933                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 150538038933                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data   1180144909                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   1180144909                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus3.data     79990280                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     79990280                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::switch_cpus3.data     16435303                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     16435303                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus3.data        99500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total        99500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data 151718183842                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 151718183842                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data 151718183842                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 151718183842                       # number of overall MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus3.data    179990500                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total    179990500                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::switch_cpus3.data    179990500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total    179990500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.123403                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.123403                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.006876                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.006876                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus3.data     0.056173                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.056173                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::switch_cpus3.data     0.065117                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.065117                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.102772                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.102772                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.102772                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.102772                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 82086.912127                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 82086.912127                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 53684.433835                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 53684.433835                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus3.data 25162.088707                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 25162.088707                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus3.data  4816.911782                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  4816.911782                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 81750.481226                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 81750.481226                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 81750.481226                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 81750.481226                       # average overall mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data 224147.571606                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total 224147.571606                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus3.data 224147.571606                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total 224147.571606                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements           168752                       # number of replacements
system.cpu3.icache.tags.tagsinuse          502.161489                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           34113346                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs           168752                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           202.150766                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   502.161489                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.980784                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.980784                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          390                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          118                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         68716785                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        68716785                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     34099261                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       34099261                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     34099261                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        34099261                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     34099261                       # number of overall hits
system.cpu3.icache.overall_hits::total       34099261                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst       174686                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total       174686                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst       174686                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total        174686                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst       174686                       # number of overall misses
system.cpu3.icache.overall_misses::total       174686                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst   5891417499                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   5891417499                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst   5891417499                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   5891417499                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst   5891417499                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   5891417499                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     34273947                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     34273947                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     34273947                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     34273947                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     34273947                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     34273947                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.005097                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.005097                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.005097                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.005097                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.005097                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.005097                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 33725.756495                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 33725.756495                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 33725.756495                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 33725.756495                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 33725.756495                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 33725.756495                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          479                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               11                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    43.545455                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst         5795                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         5795                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst         5795                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         5795                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst         5795                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         5795                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst       168891                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total       168891                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst       168891                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total       168891                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst       168891                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total       168891                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst   5379706409                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   5379706409                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst   5379706409                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   5379706409                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst   5379706409                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   5379706409                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.004928                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.004928                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.004928                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.004928                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.004928                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.004928                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 31853.126626                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 31853.126626                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 31853.126626                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 31853.126626                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 31853.126626                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 31853.126626                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                   70                       # Transaction distribution
system.iobus.trans_dist::ReadResp                  70                       # Transaction distribution
system.iobus.trans_dist::WriteReq                3336                       # Transaction distribution
system.iobus.trans_dist::WriteResp               3336                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         6620                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          190                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         6812                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    6812                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        26480                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio            1                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           95                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        26576                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    26576                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              6620000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy                2000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              120000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             3476000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   6189732                       # number of replacements
system.l2.tags.tagsinuse                 13193.190507                       # Cycle average of tags in use
system.l2.tags.total_refs                     2288795                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   6189732                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.369773                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      485.727909                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst    38.635739                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data  3043.066240                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst    29.206347                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data  3243.498277                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst    35.444434                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data  3192.364815                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst    25.195698                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data  3100.051048                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.029646                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.002358                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.185734                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.001783                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.197967                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.002163                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.194846                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.001538                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.189212                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.805248                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         13393                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          169                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1064                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2884                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         7719                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1557                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.817444                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 144154703                       # Number of tag accesses
system.l2.tags.data_accesses                144154703                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus0.inst       120619                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data       382915                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst       126450                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data       400127                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst       139638                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data       397363                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst       127973                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data       384257                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 2079342                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           434451                       # number of Writeback hits
system.l2.Writeback_hits::total                434451                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus0.data          834                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data          757                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data          664                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data          728                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 2983                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data          104                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data          140                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data          128                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data          157                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                529                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data         5582                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data         5106                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data         5061                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data         4734                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 20483                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst       120619                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data       388497                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst       126450                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data       405233                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst       139638                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data       402424                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst       127973                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data       388991                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2099825                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst       120619                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data       388497                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst       126450                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data       405233                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst       139638                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data       402424                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst       127973                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data       388991                       # number of overall hits
system.l2.overall_hits::total                 2099825                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst        45595                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data      1423649                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst        39944                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data      1495130                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst        53936                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data      1480444                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst        40778                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data      1441193                       # number of ReadReq misses
system.l2.ReadReq_misses::total               6020669                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus0.data         1397                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data         1234                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data         1164                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data         1097                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               4892                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data          225                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data          200                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data          228                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data          216                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              869                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data        10983                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data        10248                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data        21347                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data        10669                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               53247                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst        45595                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data      1434632                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst        39944                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data      1505378                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst        53936                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data      1501791                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst        40778                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data      1451862                       # number of demand (read+write) misses
system.l2.demand_misses::total                6073916                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst        45595                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data      1434632                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst        39944                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data      1505378                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst        53936                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data      1501791                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst        40778                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data      1451862                       # number of overall misses
system.l2.overall_misses::total               6073916                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst   4317876500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data 142898866750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst   3770557000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data 149720025500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst   5040582250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data 148349036250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst   3861039500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data 144678894750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total    602636878500                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus0.data      7401788                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus1.data      6214320                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus2.data      6601806                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus3.data      6038322                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     26256236                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus0.data      1948947                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus1.data      2006441                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus2.data      2172941                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus3.data      1759946                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      7888275                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data   1101577243                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data   1035226243                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data   2025091970                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data   1072241489                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    5234136945                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst   4317876500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data 144000443993                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst   3770557000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data 150755251743                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst   5040582250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data 150374128220                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst   3861039500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data 145751136239                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     607871015445                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst   4317876500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data 144000443993                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst   3770557000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data 150755251743                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst   5040582250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data 150374128220                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst   3861039500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data 145751136239                       # number of overall miss cycles
system.l2.overall_miss_latency::total    607871015445                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst       166214                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data      1806564                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst       166394                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data      1895257                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst       193574                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data      1877807                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst       168751                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data      1825450                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             8100011                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       434451                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            434451                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data         2231                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data         1991                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data         1828                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data         1825                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             7875                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data          329                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data          340                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data          356                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data          373                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1398                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data        16565                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data        15354                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data        26408                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data        15403                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             73730                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst       166214                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data      1823129                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst       166394                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data      1910611                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst       193574                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data      1904215                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst       168751                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data      1840853                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              8173741                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst       166214                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data      1823129                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst       166394                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data      1910611                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst       193574                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data      1904215                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst       168751                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data      1840853                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             8173741                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.274315                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.788042                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.240057                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.788880                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.278632                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.788390                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.241646                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.789500                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.743291                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.626177                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.619789                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.636761                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.601096                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.621206                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.683891                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.588235                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.640449                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.579088                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.621602                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.663024                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.667448                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.808354                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.692657                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.722189                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.274315                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.786906                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.240057                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.787904                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.278632                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.788667                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.241646                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.788690                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.743101                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.274315                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.786906                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.240057                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.787904                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.278632                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.788667                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.241646                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.788690                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.743101                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 94700.657967                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 100375.069101                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 94396.079511                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 100138.466555                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 93454.877077                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 100205.773572                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 94684.376379                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 100388.285781                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 100094.670293                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus0.data  5298.345025                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus1.data  5035.915721                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus2.data  5671.654639                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus3.data  5504.395624                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  5367.178250                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus0.data  8661.986667                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus1.data 10032.205000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus2.data  9530.442982                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus3.data  8147.898148                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  9077.416571                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 100298.392334                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 101017.392955                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 94865.412939                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 100500.655075                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98299.189532                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 94700.657967                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 100374.482092                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 94396.079511                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 100144.449928                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 93454.877077                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 100129.863756                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 94684.376379                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 100389.111526                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 100078.930207                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 94700.657967                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 100374.482092                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 94396.079511                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 100144.449928                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 93454.877077                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 100129.863756                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 94684.376379                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 100389.111526                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 100078.930207                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               365480                       # number of writebacks
system.l2.writebacks::total                    365480                       # number of writebacks
system.l2.ReadReq_mshr_hits::switch_cpus0.inst         6165                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus0.data         5526                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.inst         6847                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.data         5744                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.inst         6923                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.data         5797                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.inst         6803                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.data         5561                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total              49366                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.inst         6165                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.data         5526                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.inst         6847                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.data         5744                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.inst         6923                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.data         5797                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.inst         6803                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.data         5561                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               49366                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.inst         6165                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.data         5526                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.inst         6847                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.data         5744                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.inst         6923                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.data         5797                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.inst         6803                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.data         5561                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              49366                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus0.inst        39430                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data      1418123                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst        33097                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data      1489386                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst        47013                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data      1474647                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst        33975                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data      1435632                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total          5971303                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus0.data         1397                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus1.data         1234                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus2.data         1164                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus3.data         1097                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          4892                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus0.data          225                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus1.data          200                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus2.data          228                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus3.data          216                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          869                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data        10983                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data        10248                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data        21347                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data        10669                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          53247                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst        39430                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data      1429106                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst        33097                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data      1499634                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst        47013                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data      1495994                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst        33975                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data      1446301                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6024550                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst        39430                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data      1429106                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst        33097                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data      1499634                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst        47013                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data      1495994                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst        33975                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data      1446301                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          6024550                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus0.data           70                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total           70                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus0.data          824                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus1.data          828                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus2.data          881                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus3.data          803                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         3336                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus0.data          894                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus1.data          828                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus2.data          881                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus3.data          803                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         3406                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst   3327136750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data 124291584000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst   2793164250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data 130147066500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst   3890217500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data 128971683750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst   2885130750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data 125817892500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total 522123876000                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus0.data     25287273                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus1.data     22270134                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus2.data     21036066                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus3.data     19755013                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     88348486                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus0.data      4065706                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus1.data      3616678                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus2.data      4120206                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus3.data      3899700                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     15702290                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data    965009257                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data    907823757                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data   1760806530                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data    939496511                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   4573136055                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst   3327136750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data 125256593257                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst   2793164250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data 131054890257                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst   3890217500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data 130732490280                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst   2885130750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data 126757389011                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 526697012055                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst   3327136750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data 125256593257                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst   2793164250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data 131054890257                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst   3890217500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data 130732490280                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst   2885130750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data 126757389011                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 526697012055                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus0.data     14782500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total     14782500                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus0.data    173954500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus1.data    174745000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus2.data    185948000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus3.data    169478000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total    704125500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus0.data    188737000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus1.data    174745000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus2.data    185948000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus3.data    169478000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    718908000                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.237224                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.784984                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.198907                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.785849                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.242868                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.785303                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.201332                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.786454                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.737197                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus0.data     0.626177                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus1.data     0.619789                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus2.data     0.636761                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus3.data     0.601096                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.621206                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus0.data     0.683891                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus1.data     0.588235                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus2.data     0.640449                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus3.data     0.579088                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.621602                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.663024                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.667448                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.808354                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.692657                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.722189                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.237224                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.783875                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.198907                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.784898                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.242868                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.785622                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.201332                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.785669                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.737062                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.237224                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.783875                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.198907                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.784898                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.242868                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.785622                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.201332                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.785669                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.737062                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 84380.845803                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 87645.136564                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 84393.275826                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 87383.033344                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 82747.697445                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 87459.360613                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 84919.227373                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 87639.375899                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 87438.851453                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 18101.125984                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 18047.110211                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 18072.221649                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 18008.216044                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 18059.788635                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 18069.804444                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 18083.390000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 18071.078947                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 18054.166667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 18069.378596                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 87863.903942                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 88585.456382                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 82484.964164                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 88058.535102                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 85885.327906                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 84380.845803                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 87646.817841                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 84393.275826                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 87391.250303                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 82747.697445                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 87388.378750                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 84919.227373                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 87642.467931                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 87425.120890                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 84380.845803                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 87646.817841                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 84393.275826                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 87391.250303                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 82747.697445                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 87388.378750                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 84919.227373                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 87642.467931                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 87425.120890                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 211178.571429                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 211178.571429                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 211109.830097                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data 211044.685990                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data 211064.699205                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data 211056.039851                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 211068.794964                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 211115.212528                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 211044.685990                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 211064.699205                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus3.data 211056.039851                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 211071.051086                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq             5971373                       # Transaction distribution
system.membus.trans_dist::ReadResp            5971372                       # Transaction distribution
system.membus.trans_dist::WriteReq               3336                       # Transaction distribution
system.membus.trans_dist::WriteResp              3336                       # Transaction distribution
system.membus.trans_dist::Writeback            365480                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            22505                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          13200                       # Transaction distribution
system.membus.trans_dist::UpgradeResp            5823                       # Transaction distribution
system.membus.trans_dist::ReadExReq             53244                       # Transaction distribution
system.membus.trans_dist::ReadExResp            53185                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         6812                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     12456041                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     12462855                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               12462855                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave        26576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    408957888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    408984464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               408984464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            29941                       # Total snoops (count)
system.membus.snoop_fanout::samples           6429138                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                 6429138    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             6429138                       # Request fanout histogram
system.membus.reqLayer0.occupancy             7426488                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          9070782508                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               3.3                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy        33712481159                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization             12.3                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups       58085694                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted     49900241                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect       548048                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups     10008132                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits        8917386                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    89.101403                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS        1874535                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect         2743                       # Number of incorrect RAS predictions.
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits            16089179                       # DTB read hits
system.switch_cpus0.dtb.read_misses           2729020                       # DTB read misses
system.switch_cpus0.dtb.read_acv                   10                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses        18095070                       # DTB read accesses
system.switch_cpus0.dtb.write_hits            4789170                       # DTB write hits
system.switch_cpus0.dtb.write_misses           259800                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   3                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses        4667158                       # DTB write accesses
system.switch_cpus0.dtb.data_hits            20878349                       # DTB hits
system.switch_cpus0.dtb.data_misses           2988820                       # DTB misses
system.switch_cpus0.dtb.data_acv                   13                       # DTB access violations
system.switch_cpus0.dtb.data_accesses        22762228                       # DTB accesses
system.switch_cpus0.itb.fetch_hits           33649527                       # ITB hits
system.switch_cpus0.itb.fetch_misses              994                       # ITB misses
system.switch_cpus0.itb.fetch_acv                 492                       # ITB acv
system.switch_cpus0.itb.fetch_accesses       33650521                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles               499501871                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.fetch.icacheStallCycles     41248020                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             364368355                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           58085694                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10791921                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles            449542306                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6455560                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.TlbCycles              1099                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus0.fetch.MiscStallCycles        95951                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles        55864                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.PendingQuiesceStallCycles         6144                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles           58                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.CacheLines         34105731                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       355919                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.ItlbSquashes              6                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    494177222                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.737323                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.213622                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       440021731     89.04%     89.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1459480      0.30%     89.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2011640      0.41%     89.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2049080      0.41%     90.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         6803438      1.38%     91.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1879594      0.38%     91.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          910203      0.18%     92.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1671033      0.34%     92.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        37371023      7.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    494177222                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.116287                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.729463                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        27532530                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles    426462458                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         27816365                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles      9141938                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3223931                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      4603348                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         3888                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     258032053                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10747                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3223931                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        32219605                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles      250582095                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles    147010879                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         31388129                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles     29752583                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     237774878                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents      1180274                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       9568959                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents       2117263                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents         70566                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.RenamedOperands    169178937                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    266928623                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    189723240                       # Number of integer rename lookups
system.switch_cpus0.rename.fp_rename_lookups     77203353                       # Number of floating rename lookups
system.switch_cpus0.rename.CommittedMaps     67151997                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102027000                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts     16686373                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts       106311                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         62545906                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     29968419                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      6108634                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads     16279358                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1383018                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         194878490                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded     15351113                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        123850992                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        20817                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined    124262707                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    111746987                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved     14041384                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    494177222                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.250621                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     0.823886                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    431583422     87.33%     87.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     34136431      6.91%     94.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12276068      2.48%     96.73% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6165927      1.25%     97.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6259723      1.27%     99.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      1853225      0.38%     99.62% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1201226      0.24%     99.86% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       457329      0.09%     99.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       243871      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    494177222                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         221008     13.41%     13.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     13.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     13.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd        15414      0.94%     14.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            6      0.00%     14.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt           60      0.00%     14.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult          979      0.06%     14.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     14.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     14.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     14.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     14.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     14.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     14.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     14.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     14.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     14.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     14.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     14.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     14.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     14.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     14.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     14.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     14.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     14.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     14.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     14.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     14.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     14.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     14.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        983693     59.69%     74.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       426724     25.90%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     64608110     52.17%     52.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        15638      0.01%     52.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     52.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd     14879051     12.01%     64.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp       447185      0.36%     64.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt      4395393      3.55%     68.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult       617070      0.50%     68.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv       136764      0.11%     68.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     68.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     68.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     68.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     68.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     68.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     68.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     68.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     68.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     68.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     68.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     68.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     68.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     68.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     68.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     68.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     68.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     68.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     68.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     68.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     68.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     20411666     16.48%     85.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      5072843      4.10%     89.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess     13267272     10.71%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     123850992                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.247949                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1647884                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.013305                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    698290459                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    234094851                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     97689426                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads     45257448                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes    100401753                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses     22154126                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     102837264                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses       22661612                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads      1517027                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads     17883380                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         5688                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         4871                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2874750                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          111                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked        43521                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3223931                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles      234138933                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles      4657651                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    223135197                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       304327                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     29968419                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      6108634                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts     11367893                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents       3526474                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents      1121781                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         4871                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       231151                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1704642                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1935793                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    123222590                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     19117383                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       628402                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop             12905594                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            24169518                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        14428861                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           5052135                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.246691                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             122907163                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            119843552                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         63841763                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         78746047                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.239926                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.810730                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitSquashedInsts    121144939                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls      1309730                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1902295                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    476663189                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.195558                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     0.888085                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    438370289     91.97%     91.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     17812059      3.74%     95.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10175121      2.13%     97.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2329360      0.49%     98.33% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      2559232      0.54%     98.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1487307      0.31%     99.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       380405      0.08%     99.26% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       286231      0.06%     99.32% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3263185      0.68%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    476663189                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     93215371                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      93215371                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              15318951                       # Number of memory references committed
system.switch_cpus0.commit.loads             12085058                       # Number of loads committed
system.switch_cpus0.commit.membars            1211324                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           8302417                       # Number of branches committed
system.switch_cpus0.commit.fp_insts          20140565                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         67545214                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       718214                       # Number of function calls committed.
system.switch_cpus0.commit.op_class_0::No_OpClass      7248396      7.78%      7.78% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu     37115446     39.82%     47.59% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult        14345      0.02%     47.61% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     47.61% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd     13915649     14.93%     62.54% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp       346194      0.37%     62.91% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt      4191136      4.50%     67.40% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult       515378      0.55%     67.96% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv        69631      0.07%     68.03% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     68.03% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     68.03% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     68.03% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu            0      0.00%     68.03% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     68.03% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     68.03% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     68.03% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     68.03% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     68.03% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     68.03% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     68.03% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     68.03% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     68.03% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     68.03% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     68.03% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     68.03% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     68.03% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc            0      0.00%     68.03% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     68.03% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.03% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.03% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead     13296382     14.26%     82.30% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite      3235542      3.47%     85.77% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess     13267272     14.23%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total     93215371                       # Class of committed instruction
system.switch_cpus0.commit.bw_lim_events      3263185                       # number cycles where commit BW limit reached
system.switch_cpus0.rob.rob_reads           670627101                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          446238760                       # The number of ROB writes
system.switch_cpus0.timesIdled                  98274                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                5324649                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.quiesceCycles            49220214                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus0.committedInsts           85966975                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             85966975                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      5.810393                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                5.810393                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.172105                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.172105                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       123381897                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       73209258                       # number of integer regfile writes
system.switch_cpus0.fp_regfile_reads         28311181                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes        20990164                       # number of floating regfile writes
system.switch_cpus0.misc_regfile_reads       33094155                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes       5581136                       # number of misc regfile writes
system.switch_cpus1.branchPred.lookups       59250561                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     50735368                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect       573698                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups     10446533                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits        9286381                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    88.894382                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS        1943746                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect         2823                       # Number of incorrect RAS predictions.
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits            16847124                       # DTB read hits
system.switch_cpus1.dtb.read_misses           2891144                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    2                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses        19008180                       # DTB read accesses
system.switch_cpus1.dtb.write_hits            4999634                       # DTB write hits
system.switch_cpus1.dtb.write_misses           274184                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   2                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses        4875210                       # DTB write accesses
system.switch_cpus1.dtb.data_hits            21846758                       # DTB hits
system.switch_cpus1.dtb.data_misses           3165328                       # DTB misses
system.switch_cpus1.dtb.data_acv                    4                       # DTB access violations
system.switch_cpus1.dtb.data_accesses        23883390                       # DTB accesses
system.switch_cpus1.itb.fetch_hits           35143383                       # ITB hits
system.switch_cpus1.itb.fetch_misses            36819                       # ITB misses
system.switch_cpus1.itb.fetch_acv                 693                       # ITB acv
system.switch_cpus1.itb.fetch_accesses       35180202                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles               523229767                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.fetch.icacheStallCycles     42727604                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             381068100                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           59250561                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11230127                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles            468243061                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6779044                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.TlbCycles             30930                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus1.fetch.MiscStallCycles       100010                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles      3479663                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.PendingQuiesceStallCycles         5818                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles           28                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.CacheLines         35620039                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       355323                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.ItlbSquashes            266                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    517976636                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.735686                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.211629                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       461381146     89.07%     89.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1500420      0.29%     89.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2088637      0.40%     89.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2115100      0.41%     90.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         7129036      1.38%     91.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1963834      0.38%     91.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          971500      0.19%     92.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1734912      0.33%     92.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        39092051      7.55%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    517976636                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.113240                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.728300                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        28755130                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles    447166978                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         29078036                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles      9591171                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3385321                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4821064                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4219                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     270411543                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         8672                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3385321                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        33664193                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles      262545755                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles    154323943                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         32835801                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles     31221623                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     249323085                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents      1225657                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents      10057333                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents       2186480                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents         51636                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.RenamedOperands    177617022                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    280171461                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    198974575                       # Number of integer rename lookups
system.switch_cpus1.rename.fp_rename_lookups     81194852                       # Number of floating rename lookups
system.switch_cpus1.rename.CommittedMaps     70656137                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       106960885                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts     17525584                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts       110973                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         65562204                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     31456222                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      6365396                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads     17088199                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1437724                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         204492085                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded     15951025                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        129990807                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        19470                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined    130056427                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    117260377                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved     14576919                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    517976636                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.250959                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     0.824595                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    452304282     87.32%     87.32% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     35812004      6.91%     94.24% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12866520      2.48%     96.72% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      6465014      1.25%     97.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6590011      1.27%     99.24% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      1931147      0.37%     99.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1273597      0.25%     99.86% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       479128      0.09%     99.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       254933      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    517976636                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         231926     13.48%     13.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     13.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     13.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd        15441      0.90%     14.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp           13      0.00%     14.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt           39      0.00%     14.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult         1028      0.06%     14.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     14.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     14.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     14.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     14.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     14.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     14.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     14.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     14.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     14.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     14.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     14.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     14.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     14.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     14.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     14.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     14.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     14.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     14.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     14.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     14.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     14.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     14.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead       1025770     59.62%     74.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       446291     25.94%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            2      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     67765821     52.13%     52.13% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        14304      0.01%     52.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     52.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd     15653765     12.04%     64.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp       461576      0.36%     64.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt      4628705      3.56%     68.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult       666334      0.51%     68.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv       136206      0.10%     68.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     68.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     68.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     68.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     68.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     68.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     68.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     68.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     68.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     68.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     68.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     68.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     68.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     68.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     68.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     68.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     68.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     68.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     68.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     68.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     68.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     21417389     16.48%     85.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      5300082      4.08%     89.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess     13946623     10.73%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     129990807                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.248439                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1720508                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.013236                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    732121792                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    244985206                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    102483207                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads     47576436                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes    105517633                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses     23314844                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     107889883                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses       23821430                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads      1604938                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads     18759217                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         6394                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation         3774                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2993651                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads           14                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked        31541                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3385321                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles      245178255                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles      4897112                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    233995076                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       319478                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     31456222                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      6365396                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts     11769032                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents       3721008                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents      1168707                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents         3774                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       240898                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1788275                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2029173                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    129358895                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     20055766                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       631912                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop             13551966                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            25332728                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        15100209                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           5276962                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.247232                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             129042700                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            125798051                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         67087495                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         82771612                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.240426                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.810513                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitSquashedInsts    127067551                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls      1374106                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1995942                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    499607332                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.196168                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     0.890074                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    459397188     91.95%     91.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     18681181      3.74%     95.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     10692901      2.14%     97.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      2447856      0.49%     98.32% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2678502      0.54%     98.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1566859      0.31%     99.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       399565      0.08%     99.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       295652      0.06%     99.31% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3447628      0.69%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    499607332                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     98006832                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      98006832                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              16068750                       # Number of memory references committed
system.switch_cpus1.commit.loads             12697005                       # Number of loads committed
system.switch_cpus1.commit.membars            1273660                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           8701314                       # Number of branches committed
system.switch_cpus1.commit.fp_insts          21246523                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         70957519                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       750781                       # Number of function calls committed.
system.switch_cpus1.commit.op_class_0::No_OpClass      7620149      7.78%      7.78% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu     38991415     39.78%     47.56% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult        12986      0.01%     47.57% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv            0      0.00%     47.57% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd     14675990     14.97%     62.55% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp       362694      0.37%     62.92% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt      4420446      4.51%     67.43% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult       559297      0.57%     68.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv        73079      0.07%     68.07% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     68.07% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     68.07% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     68.07% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu            0      0.00%     68.07% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     68.07% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     68.07% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     68.07% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     68.07% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     68.07% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     68.07% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     68.07% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     68.07% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     68.07% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     68.07% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     68.07% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     68.07% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     68.07% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc            0      0.00%     68.07% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     68.07% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.07% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.07% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead     13970665     14.25%     82.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite      3373488      3.44%     85.77% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess     13946623     14.23%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total     98006832                       # Class of committed instruction
system.switch_cpus1.commit.bw_lim_events      3447628                       # number cycles where commit BW limit reached
system.switch_cpus1.rob.rob_reads           703220589                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          468522205                       # The number of ROB writes
system.switch_cpus1.timesIdled                  96978                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                5253131                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.quiesceCycles            25665643                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus1.committedInsts           90386683                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             90386683                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      5.788793                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                5.788793                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.172748                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.172748                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       129528487                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       76804220                       # number of integer regfile writes
system.switch_cpus1.fp_regfile_reads         29790813                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes        22118295                       # number of floating regfile writes
system.switch_cpus1.misc_regfile_reads       34845703                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes       5864946                       # number of misc regfile writes
system.switch_cpus2.branchPred.lookups       59874305                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     51353638                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect       574829                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     11500584                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits        9362306                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct    81.407222                       # BTB Hit Percentage
system.switch_cpus2.branchPred.usedRAS        1920210                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASInCorrect         2948                       # Number of incorrect RAS predictions.
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits            16733116                       # DTB read hits
system.switch_cpus2.dtb.read_misses           2885088                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    6                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses        18795263                       # DTB read accesses
system.switch_cpus2.dtb.write_hits            5037139                       # DTB write hits
system.switch_cpus2.dtb.write_misses           272643                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   4                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses        4824805                       # DTB write accesses
system.switch_cpus2.dtb.data_hits            21770255                       # DTB hits
system.switch_cpus2.dtb.data_misses           3157731                       # DTB misses
system.switch_cpus2.dtb.data_acv                   10                       # DTB access violations
system.switch_cpus2.dtb.data_accesses        23620068                       # DTB accesses
system.switch_cpus2.itb.fetch_hits           34903124                       # ITB hits
system.switch_cpus2.itb.fetch_misses             1667                       # ITB misses
system.switch_cpus2.itb.fetch_acv                 466                       # ITB acv
system.switch_cpus2.itb.fetch_accesses       34904791                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles               519854467                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.fetch.icacheStallCycles     43202813                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             378193309                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           59874305                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11282516                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles            467200611                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6717862                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.TlbCycles              1543                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus2.fetch.MiscStallCycles        80127                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles        81268                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.PendingQuiesceStallCycles         5709                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles           48                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.CacheLines         35444431                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       428868                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.ItlbSquashes             12                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    513931050                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.735883                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.211415                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       457648837     89.05%     89.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1563657      0.30%     89.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2141334      0.42%     89.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2105846      0.41%     90.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         7084944      1.38%     91.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1920572      0.37%     91.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          971538      0.19%     92.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1696994      0.33%     92.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        38797328      7.55%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    513931050                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.115175                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.727498                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        28931050                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles    443306592                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         28834619                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles      9504388                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3354401                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4762075                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         4572                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     267840622                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        11441                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3354401                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        33804099                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles      260224223                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles    152814561                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         32549050                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles     31184716                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     246818821                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents      1210157                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       9939727                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents       2254201                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents        274931                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.RenamedOperands    175536060                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    277030471                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    197138842                       # Number of integer rename lookups
system.switch_cpus2.rename.fp_rename_lookups     79889452                       # Number of floating rename lookups
system.switch_cpus2.rename.CommittedMaps     70022961                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       105513098                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts     17357055                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts       111880                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         65133478                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     31168918                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      6377067                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads     16864071                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1445875                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         202357651                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded     15918428                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        128972362                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        22246                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined    128484960                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    115554198                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved     14552472                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    513931050                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.250953                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     0.825281                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    448836673     87.33%     87.33% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     35480350      6.90%     94.24% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12752297      2.48%     96.72% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      6403350      1.25%     97.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      6513383      1.27%     99.23% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      1926696      0.37%     99.61% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      1283552      0.25%     99.86% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       488948      0.10%     99.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       245801      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    513931050                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         234568     13.61%     13.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     13.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     13.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd        15270      0.89%     14.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            1      0.00%     14.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt           31      0.00%     14.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult         1021      0.06%     14.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     14.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     14.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     14.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     14.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     14.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     14.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     14.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     14.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     14.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     14.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     14.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     14.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     14.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     14.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     14.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     14.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     14.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     14.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     14.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     14.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     14.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     14.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead       1017742     59.04%     73.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       455264     26.41%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            2      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     67340652     52.21%     52.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        15549      0.01%     52.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     52.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd     15410890     11.95%     64.17% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp       456417      0.35%     64.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt      4556001      3.53%     68.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult       648720      0.50%     68.56% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv       134343      0.10%     68.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     68.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     68.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     68.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     68.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     68.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     68.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     68.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     68.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     68.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     68.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     68.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     68.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     68.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     68.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     68.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     68.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     68.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     68.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     68.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     68.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     21284890     16.50%     85.17% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      5335203      4.14%     89.31% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess     13789695     10.69%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     128972362                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.248093                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1723897                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.013366                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    726821110                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    242928975                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    101850828                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads     46800807                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes    103835605                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses     22942451                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     107262479                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses       23433778                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads      1579296                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads     18541103                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         6296                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation         4160                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2940836                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            9                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked        37795                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3354401                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles      242831640                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles      4981917                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    231681568                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       310051                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     31168918                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      6377067                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts     11787379                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents       3657373                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents      1312038                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents         4160                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       241874                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1774292                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2016166                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    128343542                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     19933216                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       628820                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop             13405489                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            25246324                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        15089348                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           5313108                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.246884                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             128030884                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            124793279                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         66446023                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         81977989                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.240054                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.810535                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitSquashedInsts    125625255                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls      1365956                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1981658                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    495757109                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.196351                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     0.890438                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    455815923     91.94%     91.94% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     18565179      3.74%     95.69% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     10613084      2.14%     97.83% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      2425848      0.49%     98.32% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      2667611      0.54%     98.86% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1550613      0.31%     99.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       398914      0.08%     99.25% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       303014      0.06%     99.31% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3416923      0.69%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    495757109                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     97342366                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      97342366                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              16064047                       # Number of memory references committed
system.switch_cpus2.commit.loads             12627816                       # Number of loads committed
system.switch_cpus2.commit.membars            1262836                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           8759167                       # Number of branches committed
system.switch_cpus2.commit.fp_insts          20899745                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         70656188                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       744053                       # Number of function calls committed.
system.switch_cpus2.commit.op_class_0::No_OpClass      7551249      7.76%      7.76% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntAlu     38890452     39.95%     47.71% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntMult        14418      0.01%     47.72% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntDiv            0      0.00%     47.72% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatAdd     14442447     14.84%     62.56% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCmp       357260      0.37%     62.93% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCvt      4350988      4.47%     67.40% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMult       545416      0.56%     67.96% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatDiv        72167      0.07%     68.03% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatSqrt            0      0.00%     68.03% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAdd            0      0.00%     68.03% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAddAcc            0      0.00%     68.03% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAlu            0      0.00%     68.03% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCmp            0      0.00%     68.03% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCvt            0      0.00%     68.03% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMisc            0      0.00%     68.03% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMult            0      0.00%     68.03% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMultAcc            0      0.00%     68.03% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShift            0      0.00%     68.03% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShiftAcc            0      0.00%     68.03% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSqrt            0      0.00%     68.03% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAdd            0      0.00%     68.03% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAlu            0      0.00%     68.03% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCmp            0      0.00%     68.03% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCvt            0      0.00%     68.03% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatDiv            0      0.00%     68.03% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMisc            0      0.00%     68.03% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMult            0      0.00%     68.03% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.03% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.03% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemRead     13890652     14.27%     82.30% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemWrite      3437623      3.53%     85.83% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IprAccess     13789694     14.17%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::total     97342366                       # Class of committed instruction
system.switch_cpus2.commit.bw_lim_events      3416923                       # number cycles where commit BW limit reached
system.switch_cpus2.rob.rob_reads           697499853                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          464113699                       # The number of ROB writes
system.switch_cpus2.timesIdled                 107717                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                5923417                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.quiesceCycles            29406592                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus2.committedInsts           89791119                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             89791119                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      5.789598                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                5.789598                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.172724                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.172724                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       128669370                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       76207490                       # number of integer regfile writes
system.switch_cpus2.fp_regfile_reads         29324278                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes        21759851                       # number of floating regfile writes
system.switch_cpus2.misc_regfile_reads       34300020                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes       5806255                       # number of misc regfile writes
system.switch_cpus3.branchPred.lookups       56330108                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     48143201                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect       549180                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups      9913139                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits        9011556                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct    90.905171                       # BTB Hit Percentage
system.switch_cpus3.branchPred.usedRAS        1875395                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASInCorrect         2717                       # Number of incorrect RAS predictions.
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits            16180842                       # DTB read hits
system.switch_cpus3.dtb.read_misses           2799634                       # DTB read misses
system.switch_cpus3.dtb.read_acv                   15                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses        18326074                       # DTB read accesses
system.switch_cpus3.dtb.write_hits            4799098                       # DTB write hits
system.switch_cpus3.dtb.write_misses           265182                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   8                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses        4708611                       # DTB write accesses
system.switch_cpus3.dtb.data_hits            20979940                       # DTB hits
system.switch_cpus3.dtb.data_misses           3064816                       # DTB misses
system.switch_cpus3.dtb.data_acv                   23                       # DTB access violations
system.switch_cpus3.dtb.data_accesses        23034685                       # DTB accesses
system.switch_cpus3.itb.fetch_hits           33853994                       # ITB hits
system.switch_cpus3.itb.fetch_misses            53377                       # ITB misses
system.switch_cpus3.itb.fetch_acv                 442                       # ITB acv
system.switch_cpus3.itb.fetch_accesses       33907371                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles               505170497                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.fetch.icacheStallCycles     41346105                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             366041386                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           56330108                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     10886951                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles            450689504                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        6523402                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.TlbCycles             57728                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus3.fetch.MiscStallCycles        95561                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles      3937691                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.PendingQuiesceStallCycles         6064                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus3.fetch.IcacheWaitRetryStallCycles           39                       # Number of stall cycles due to full MSHR
system.switch_cpus3.fetch.CacheLines         34273947                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       337256                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.ItlbSquashes            479                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    499394393                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.732971                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.207478                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       444978670     89.10%     89.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1464786      0.29%     89.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         2011577      0.40%     89.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2045837      0.41%     90.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         6878029      1.38%     91.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         1884381      0.38%     91.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          928980      0.19%     92.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1709030      0.34%     92.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        37493103      7.51%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    499394393                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.111507                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.724590                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        27893925                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles    431005018                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         28009366                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles      9227806                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3258278                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      4656712                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred         3443                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     260243123                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         9539                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3258278                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        32603720                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles      253519856                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles    148276271                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         31629645                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles     30106623                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     240074011                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents      1195483                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       9704720                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents       2131639                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents         56510                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.RenamedOperands    171004628                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    269736811                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    191570397                       # Number of integer rename lookups
system.switch_cpus3.rename.fp_rename_lookups     78164368                       # Number of floating rename lookups
system.switch_cpus3.rename.CommittedMaps     68022849                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps       102981779                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts     16859593                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts       102276                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         62943456                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     30297015                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      6137978                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads     16481999                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1471527                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         196957502                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded     15285718                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        125114659                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        21699                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined    125203758                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    113035093                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved     13962720                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    499394393                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.250533                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     0.824172                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    436170801     87.34%     87.34% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     34516829      6.91%     94.25% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12365229      2.48%     96.73% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      6202348      1.24%     97.97% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      6334019      1.27%     99.24% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      1865255      0.37%     99.61% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      1227149      0.25%     99.86% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       467021      0.09%     99.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       245742      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    499394393                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         223372     13.40%     13.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     13.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     13.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd        15326      0.92%     14.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            8      0.00%     14.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt           36      0.00%     14.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult          983      0.06%     14.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     14.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     14.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     14.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     14.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     14.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     14.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     14.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     14.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     14.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     14.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     14.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     14.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     14.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     14.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     14.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     14.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     14.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     14.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     14.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     14.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     14.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     14.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        989107     59.34%     73.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       438043     26.28%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            5      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     65217435     52.13%     52.13% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        12286      0.01%     52.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     52.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd     15099927     12.07%     64.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp       449569      0.36%     64.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt      4458404      3.56%     68.13% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult       628570      0.50%     68.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv       130012      0.10%     68.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     68.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     68.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     68.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     68.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     68.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     68.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     68.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     68.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     68.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     68.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     68.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     68.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     68.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     68.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     68.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     68.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     68.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     68.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     68.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     68.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     20593733     16.46%     85.19% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      5088201      4.07%     89.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess     13436517     10.74%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     125114659                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.247668                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            1666875                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.013323                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    705501185                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    235882328                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     98614106                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads     45811100                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes    101567923                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses     22462499                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     103842610                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses       22938919                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads      1539263                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads     18077990                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         5994                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation         3784                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      2886284                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            8                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked        31030                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3258278                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles      236674424                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles      4680871                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    225313644                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       303931                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     30297015                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      6137978                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts     11254927                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents       3590527                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents      1083505                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents         3784                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       230271                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1722387                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      1952658                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    124517409                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     19283289                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       597250                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop             13070424                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            24350713                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        14569698                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           5067424                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.246486                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             124216991                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            121076605                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         64568002                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         79648982                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.239675                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.810657                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitSquashedInsts    122456795                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls      1322998                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      1920430                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    481696145                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.195950                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     0.889524                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    442972438     91.96%     91.96% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     17984135      3.73%     95.69% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2     10298244      2.14%     97.83% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      2357890      0.49%     98.32% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      2593146      0.54%     98.86% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1503990      0.31%     99.17% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       381777      0.08%     99.25% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       285523      0.06%     99.31% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3319002      0.69%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    481696145                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     94388166                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      94388166                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              15470719                       # Number of memory references committed
system.switch_cpus3.commit.loads             12219025                       # Number of loads committed
system.switch_cpus3.commit.membars            1227011                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           8388974                       # Number of branches committed
system.switch_cpus3.commit.fp_insts          20472819                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         68322684                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       723542                       # Number of function calls committed.
system.switch_cpus3.commit.op_class_0::No_OpClass      7348704      7.79%      7.79% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntAlu     37536792     39.77%     47.55% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntMult        11150      0.01%     47.57% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntDiv            0      0.00%     47.57% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatAdd     14144213     14.99%     62.55% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCmp       351627      0.37%     62.92% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCvt      4260539      4.51%     67.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMult       528941      0.56%     68.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatDiv        70912      0.08%     68.07% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatSqrt            0      0.00%     68.07% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAdd            0      0.00%     68.07% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAddAcc            0      0.00%     68.07% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAlu            0      0.00%     68.07% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCmp            0      0.00%     68.07% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCvt            0      0.00%     68.07% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMisc            0      0.00%     68.07% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMult            0      0.00%     68.07% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMultAcc            0      0.00%     68.07% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShift            0      0.00%     68.07% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShiftAcc            0      0.00%     68.07% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSqrt            0      0.00%     68.07% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAdd            0      0.00%     68.07% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAlu            0      0.00%     68.07% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCmp            0      0.00%     68.07% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCvt            0      0.00%     68.07% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatDiv            0      0.00%     68.07% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMisc            0      0.00%     68.07% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMult            0      0.00%     68.07% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.07% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.07% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemRead     13446036     14.25%     82.32% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemWrite      3252735      3.45%     85.76% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IprAccess     13436517     14.24%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::total     94388166                       # Class of committed instruction
system.switch_cpus3.commit.bw_lim_events      3319002                       # number cycles where commit BW limit reached
system.switch_cpus3.rob.rob_reads           677865999                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          451392233                       # The number of ROB writes
system.switch_cpus3.timesIdled                  99618                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                5776104                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.quiesceCycles            43726537                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus3.committedInsts           87039462                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             87039462                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      5.803925                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                5.803925                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.172297                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.172297                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       124577750                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       73882918                       # number of integer regfile writes
system.switch_cpus3.fp_regfile_reads         28719967                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes        21298476                       # number of floating regfile writes
system.switch_cpus3.misc_regfile_reads       33519905                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes       5647964                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq            8147714                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           8147713                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              3336                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             3336                       # Transaction distribution
system.tol2bus.trans_dist::Writeback           434451                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           25426                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         13729                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          39155                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           38                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           38                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            77272                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           77272                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       332512                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      3779373                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       332929                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3956787                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       387243                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      3951991                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       337642                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      3809909                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              16888386                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     10637696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    123504721                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     10649216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    129167136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side     12388672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    129404040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side     10800064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    124399192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              550950737                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           81095                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          8701966                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   7                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                8701966    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            8701966                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4787118966                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         258817422                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3049427124                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         258238208                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        3196397554                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy         301633422                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        3183917187                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy         261869091                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        3079653181                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.1                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.639545                       # Number of seconds simulated
sim_ticks                                639544961000                       # Number of ticks simulated
final_tick                               5908404245000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1565870                       # Simulator instruction rate (inst/s)
host_op_rate                                  1565870                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              413544104                       # Simulator tick rate (ticks/s)
host_mem_usage                                 755220                       # Number of bytes of host memory used
host_seconds                                  1546.50                       # Real time elapsed on the host
sim_insts                                  2421614227                       # Number of instructions simulated
sim_ops                                    2421614227                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst       514496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data       728064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst        77952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data        25536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst       652096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data    300442432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst       278464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data       142144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          302861184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst       514496                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst        77952                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst       652096                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst       278464                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1523008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     72735744                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        72735744                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst         8039                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data        11376                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst         1218                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data          399                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst        10189                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data      4694413                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst         4351                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data         2221                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4732206                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1136496                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1136496                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst       804472                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data      1138409                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst       121887                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data        39928                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst      1019625                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data    469775310                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst       435410                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data       222258                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             473557298                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst       804472                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst       121887                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst      1019625                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst       435410                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2381393                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       113730462                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            113730462                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       113730462                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst       804472                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data      1138409                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst       121887                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data        39928                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst      1019625                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data    469775310                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst       435410                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data       222258                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            587287761                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     4732206                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1137648                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4732206                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1137648                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              302388352                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  472832                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                72360576                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               302861184                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             72809472                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   7388                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  7009                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs         1965                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            263545                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            372735                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            363705                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            261112                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            263379                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            268084                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            353647                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            426592                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            268369                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            276331                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           269265                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           271949                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           265523                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           265147                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           268063                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           267372                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             68900                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             70308                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             69750                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             70198                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             68964                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             68386                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             71043                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             72911                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             71579                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             74904                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            71572                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            72155                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            70255                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            70331                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            69779                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            69599                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  639545032000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4732206                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1137648                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4340325                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  308377                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   51481                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   23494                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     848                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     189                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      70                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  13431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  16381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  61427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  67464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  68513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  68854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  68857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  68865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  68773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  68757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  68817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  69032                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  70291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  70839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  71610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  69924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  68989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  68564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      4358688                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     85.977197                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    76.927830                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    61.515014                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      3496343     80.22%     80.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       720154     16.52%     96.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       121037      2.78%     99.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         9976      0.23%     99.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3291      0.08%     99.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1371      0.03%     99.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          909      0.02%     99.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          487      0.01%     99.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         5120      0.12%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      4358688                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        68555                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      68.921406                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1245.567614                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095        68452     99.85%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191           22      0.03%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-12287           17      0.02%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-16383           10      0.01%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-20479            7      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-24575            7      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-28671            9      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28672-32767            7      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-36863            3      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36864-40959            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40960-45055            5      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::49152-53247            3      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::57344-61439            3      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::61440-65535            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::65536-69631            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::69632-73727            4      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::73728-77823            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::94208-98303            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         68555                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        68555                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.492364                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.466505                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.099260                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19         68265     99.58%     99.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23           286      0.42%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-91             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-163            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         68555                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 102911206500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            191501544000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                23624090000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     21780.99                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                40530.99                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       472.82                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       113.14                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    473.56                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    113.85                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.58                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.69                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.88                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      27.23                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  1422039                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   74721                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 30.10                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 6.61                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     108954.16                       # Average gap between requests
system.mem_ctrls.pageHitRate                    25.56                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              93123331560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy              50811341625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy            129406648800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy            14655725280                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         238214081040                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         2416309742430                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy          68719981500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           3011240852235                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            825.642199                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE  12482940000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   21355880000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  605706223500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy              75854976120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy              41389123875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy            105504960600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy            15442241760                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         238214081040                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         2376468262620                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         103668652500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           2956542298515                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            810.644582                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE  17919381500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   21355880000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  600271797500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     657                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                     14199                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    3044     25.00%     25.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                      3      0.02%     25.03% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                    655      5.38%     30.41% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.01%     30.41% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   8472     69.59%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total               12175                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     3042     45.12%     45.12% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                       3      0.04%     45.16% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                     655      9.72%     54.88% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.01%     54.89% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    3041     45.11%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 6742                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            638554739000     99.80%     99.80% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                2978500      0.00%     99.80% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22              297792500      0.05%     99.85% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 479500      0.00%     99.85% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31              956674500      0.15%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        639812664000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.999343                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.358947                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.553758                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu0.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu0.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu0.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu0.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu0.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu0.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                    12                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    3      0.02%      0.02% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   53      0.41%      0.43% # number of callpals executed
system.cpu0.kern.callpal::tbi                       1      0.01%      0.44% # number of callpals executed
system.cpu0.kern.callpal::swpipl                10758     83.36%     83.80% # number of callpals executed
system.cpu0.kern.callpal::rdps                   1314     10.18%     93.98% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     1      0.01%     93.99% # number of callpals executed
system.cpu0.kern.callpal::rti                     758      5.87%     99.86% # number of callpals executed
system.cpu0.kern.callpal::callsys                  15      0.12%     99.98% # number of callpals executed
system.cpu0.kern.callpal::imb                       3      0.02%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                 12906                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              810                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 98                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                 97                      
system.cpu0.kern.mode_good::user                   98                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.119753                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.214758                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel      639736604000     99.97%     99.97% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user           210337500      0.03%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu0.dcache.tags.replacements            13787                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          476.697252                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             637729                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            14299                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            44.599552                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   476.697252                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.931049                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.931049                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           99                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          356                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           57                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          2761062                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         2761062                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       404500                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         404500                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       197832                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        197832                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         5363                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         5363                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         5247                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         5247                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       602332                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          602332                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       602332                       # number of overall hits
system.cpu0.dcache.overall_hits::total         602332                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        19934                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        19934                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data        53136                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        53136                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data          402                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          402                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data          165                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          165                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        73070                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         73070                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        73070                       # number of overall misses
system.cpu0.dcache.overall_misses::total        73070                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1130339625                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1130339625                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data   3970955281                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   3970955281                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::switch_cpus0.data     23992496                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     23992496                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::switch_cpus0.data      3455584                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      3455584                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   5101294906                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   5101294906                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   5101294906                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   5101294906                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       424434                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       424434                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       250968                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       250968                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         5765                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         5765                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         5412                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         5412                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       675402                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       675402                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       675402                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       675402                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.046966                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.046966                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.211724                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.211724                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.069731                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.069731                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.030488                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.030488                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.108187                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.108187                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.108187                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.108187                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 56704.104796                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 56704.104796                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 74731.919621                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 74731.919621                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::switch_cpus0.data 59682.825871                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 59682.825871                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::switch_cpus0.data 20942.933333                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 20942.933333                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 69813.807390                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 69813.807390                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 69813.807390                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 69813.807390                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs       293185                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         2919                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             5152                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             28                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    56.907026                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   104.250000                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8207                       # number of writebacks
system.cpu0.dcache.writebacks::total             8207                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        12386                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        12386                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data        45173                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        45173                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::switch_cpus0.data          136                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          136                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        57559                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        57559                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        57559                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        57559                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         7548                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         7548                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data         7963                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         7963                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::switch_cpus0.data          266                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          266                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::switch_cpus0.data          163                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          163                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        15511                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        15511                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        15511                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        15511                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::switch_cpus0.data          378                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total          378                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::switch_cpus0.data          794                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total          794                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.overall_mshr_uncacheable_misses::switch_cpus0.data         1172                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total         1172                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    445121546                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    445121546                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data    639975804                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    639975804                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus0.data     13280254                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     13280254                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::switch_cpus0.data      3210916                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      3210916                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1085097350                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1085097350                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1085097350                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1085097350                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus0.data     85025500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total     85025500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus0.data    177727500                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total    177727500                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::switch_cpus0.data    262753000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total    262753000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.017784                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.017784                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.031729                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.031729                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus0.data     0.046141                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.046141                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::switch_cpus0.data     0.030118                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.030118                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.022966                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.022966                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.022966                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.022966                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 58972.117912                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 58972.117912                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 80368.680648                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 80368.680648                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus0.data 49925.766917                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 49925.766917                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus0.data 19698.871166                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 19698.871166                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 69956.634002                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 69956.634002                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 69956.634002                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 69956.634002                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 224935.185185                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 224935.185185                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 223838.161209                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total 223838.161209                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 224191.979522                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 224191.979522                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements            16752                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.000889                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             465212                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            17263                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            26.948503                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   511.000889                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.998049                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.998049                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          432                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           812845                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          812845                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       379126                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         379126                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       379126                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          379126                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       379126                       # number of overall hits
system.cpu0.icache.overall_hits::total         379126                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst        18918                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        18918                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst        18918                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         18918                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst        18918                       # number of overall misses
system.cpu0.icache.overall_misses::total        18918                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst   1084304559                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1084304559                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst   1084304559                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1084304559                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst   1084304559                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1084304559                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       398044                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       398044                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       398044                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       398044                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       398044                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       398044                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.047527                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.047527                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.047527                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.047527                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.047527                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.047527                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 57316.024897                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 57316.024897                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 57316.024897                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 57316.024897                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 57316.024897                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 57316.024897                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          736                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               17                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    43.294118                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst         2161                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         2161                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst         2161                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         2161                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst         2161                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         2161                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst        16757                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        16757                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst        16757                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        16757                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst        16757                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        16757                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst    960624990                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    960624990                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst    960624990                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    960624990                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst    960624990                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    960624990                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.042098                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.042098                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.042098                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.042098                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.042098                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.042098                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 57326.788208                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 57326.788208                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 57326.788208                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 57326.788208                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 57326.788208                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 57326.788208                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                     656                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                     11387                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                    2657     26.37%     26.37% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                    655      6.50%     32.87% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1      0.01%     32.88% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                   6764     67.12%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total               10077                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                     2657     44.51%     44.51% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                     655     10.97%     55.49% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1      0.02%     55.50% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                    2656     44.50%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                 5969                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            638649882500     99.85%     99.85% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22              287136000      0.04%     99.89% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                1348500      0.00%     99.89% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31              676818000      0.11%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        639615185000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.392667                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.592339                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.callpal::swpipl                 8765     81.68%     81.68% # number of callpals executed
system.cpu1.kern.callpal::rdps                   1310     12.21%     93.89% # number of callpals executed
system.cpu1.kern.callpal::rti                     656      6.11%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                 10731                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel                0                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                656                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                  0                      
system.cpu1.kern.mode_good::user                    0                      
system.cpu1.kern.mode_good::idle                    0                      
system.cpu1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle             0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu1.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu1.dcache.tags.replacements              557                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          463.397543                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             337836                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs              993                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           340.217523                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   463.397543                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.905073                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.905073                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          436                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          429                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.851562                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          1385155                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         1385155                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       222264                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         222264                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       115140                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        115140                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1992                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1992                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1894                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1894                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       337404                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          337404                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       337404                       # number of overall hits
system.cpu1.dcache.overall_hits::total         337404                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         3660                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         3660                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          575                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          575                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data           56                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           56                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data          132                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          132                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         4235                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          4235                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         4235                       # number of overall misses
system.cpu1.dcache.overall_misses::total         4235                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data     98914145                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total     98914145                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     26583939                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     26583939                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::switch_cpus1.data      1310246                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      1310246                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::switch_cpus1.data      3231058                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      3231058                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::switch_cpus1.data        14500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        14500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    125498084                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    125498084                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    125498084                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    125498084                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       225924                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       225924                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       115715                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       115715                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2048                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2048                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         2026                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         2026                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       341639                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       341639                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       341639                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       341639                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.016200                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.016200                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.004969                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.004969                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.027344                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.027344                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.065153                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.065153                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.012396                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.012396                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.012396                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.012396                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 27025.722678                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 27025.722678                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 46232.937391                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 46232.937391                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::switch_cpus1.data 23397.250000                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 23397.250000                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::switch_cpus1.data 24477.712121                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 24477.712121                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 29633.549941                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 29633.549941                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 29633.549941                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 29633.549941                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs          696                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          564                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs              135                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              8                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs     5.155556                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    70.500000                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks           43                       # number of writebacks
system.cpu1.dcache.writebacks::total               43                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         1523                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         1523                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          171                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          171                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::switch_cpus1.data            6                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total            6                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         1694                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         1694                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         1694                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         1694                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         2137                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         2137                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data          404                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          404                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::switch_cpus1.data           50                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           50                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::switch_cpus1.data          130                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          130                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         2541                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         2541                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         2541                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         2541                       # number of overall MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::switch_cpus1.data          656                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total          656                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.overall_mshr_uncacheable_misses::switch_cpus1.data          656                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total          656                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     48480294                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     48480294                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data     15549113                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     15549113                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus1.data       995003                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       995003                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::switch_cpus1.data      3037442                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      3037442                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus1.data        13000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        13000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     64029407                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     64029407                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     64029407                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     64029407                       # number of overall MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus1.data    148188500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total    148188500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::switch_cpus1.data    148188500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total    148188500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.009459                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.009459                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.003491                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.003491                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus1.data     0.024414                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.024414                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::switch_cpus1.data     0.064166                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.064166                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.007438                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.007438                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.007438                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.007438                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 22686.145999                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 22686.145999                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 38487.903465                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 38487.903465                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus1.data 19900.060000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 19900.060000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus1.data 23364.938462                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 23364.938462                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 25198.507281                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 25198.507281                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 25198.507281                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 25198.507281                       # average overall mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data 225897.103659                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total 225897.103659                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 225897.103659                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total 225897.103659                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             7540                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 510                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             480914                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             8050                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            59.740870                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst          510                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.996094                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.996094                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          486                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           357942                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          357942                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       166750                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         166750                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       166750                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          166750                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       166750                       # number of overall hits
system.cpu1.icache.overall_hits::total         166750                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         8451                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         8451                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         8451                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          8451                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         8451                       # number of overall misses
system.cpu1.icache.overall_misses::total         8451                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst    654683178                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    654683178                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst    654683178                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    654683178                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst    654683178                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    654683178                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       175201                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       175201                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       175201                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       175201                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       175201                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       175201                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.048236                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.048236                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.048236                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.048236                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.048236                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.048236                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 77468.131345                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 77468.131345                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 77468.131345                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 77468.131345                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 77468.131345                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 77468.131345                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst          911                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          911                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst          911                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          911                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst          911                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          911                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst         7540                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         7540                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst         7540                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         7540                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst         7540                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         7540                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst    575003139                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    575003139                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst    575003139                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    575003139                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst    575003139                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    575003139                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.043036                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.043036                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.043036                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.043036                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.043036                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.043036                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 76260.363263                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 76260.363263                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 76260.363263                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 76260.363263                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 76260.363263                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 76260.363263                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       8                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                   3095909                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                    8530     38.08%     38.08% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                      1      0.00%     38.09% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                    655      2.92%     41.01% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      0.00%     41.02% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                  13211     58.98%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total               22398                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                     8530     48.15%     48.15% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                       1      0.01%     48.15% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                     655      3.70%     51.85% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      0.01%     51.86% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                    8529     48.14%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                17716                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            636303303500     99.52%     99.52% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21                1130500      0.00%     99.52% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22              425868500      0.07%     99.59% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                1922500      0.00%     99.59% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31             2620034000      0.41%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        639352259000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.645598                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.790963                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::2                         1      9.09%      9.09% # number of syscalls executed
system.cpu2.kern.syscall::3                         1      9.09%     18.18% # number of syscalls executed
system.cpu2.kern.syscall::4                         5     45.45%     63.64% # number of syscalls executed
system.cpu2.kern.syscall::19                        1      9.09%     72.73% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      9.09%     81.82% # number of syscalls executed
system.cpu2.kern.syscall::71                        1      9.09%     90.91% # number of syscalls executed
system.cpu2.kern.syscall::73                        1      9.09%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                    11                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                    1      0.00%      0.00% # number of callpals executed
system.cpu2.kern.callpal::swpctx                   41      0.18%      0.18% # number of callpals executed
system.cpu2.kern.callpal::tbi                       2      0.01%      0.19% # number of callpals executed
system.cpu2.kern.callpal::swpipl                21041     90.82%     91.01% # number of callpals executed
system.cpu2.kern.callpal::rdps                   1315      5.68%     96.69% # number of callpals executed
system.cpu2.kern.callpal::rdusp                     1      0.00%     96.69% # number of callpals executed
system.cpu2.kern.callpal::rti                     700      3.02%     99.72% # number of callpals executed
system.cpu2.kern.callpal::callsys                  20      0.09%     99.80% # number of callpals executed
system.cpu2.kern.callpal::imb                       5      0.02%     99.82% # number of callpals executed
system.cpu2.kern.callpal::rdunique                 41      0.18%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                 23167                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel              742                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                694                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                695                      
system.cpu2.kern.mode_good::user                  694                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.936658                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.967270                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel        5463069000      0.86%      0.86% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user        633210545000     99.14%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                      41                       # number of times the context was actually changed
system.cpu2.dcache.tags.replacements          5543578                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          511.982484                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           32405542                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          5544072                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             5.845080                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   511.982484                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.999966                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999966                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          494                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          485                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.964844                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        165508222                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       165508222                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     19947453                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       19947453                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data     10078317                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      10078317                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data      1178512                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total      1178512                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data      1175646                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total      1175646                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     30025770                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        30025770                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     30025770                       # number of overall hits
system.cpu2.dcache.overall_hits::total       30025770                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data      7346650                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      7346650                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data        76544                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        76544                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data       187801                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total       187801                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data          148                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          148                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data      7423194                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       7423194                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data      7423194                       # number of overall misses
system.cpu2.dcache.overall_misses::total      7423194                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data 582129851414                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 582129851414                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data   5320979290                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   5320979290                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::switch_cpus2.data  15804433998                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total  15804433998                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::switch_cpus2.data      1462510                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1462510                       # number of StoreCondReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data 587450830704                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 587450830704                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data 587450830704                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 587450830704                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     27294103                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     27294103                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data     10154861                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     10154861                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data      1366313                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total      1366313                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data      1175794                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total      1175794                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     37448964                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     37448964                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     37448964                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     37448964                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.269166                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.269166                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.007538                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.007538                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.137451                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.137451                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.000126                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.000126                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.198222                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.198222                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.198222                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.198222                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 79237.455359                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 79237.455359                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 69515.302179                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 69515.302179                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::switch_cpus2.data 84155.217480                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 84155.217480                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::switch_cpus2.data  9881.824324                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  9881.824324                       # average StoreCondReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 79137.205724                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 79137.205724                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 79137.205724                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 79137.205724                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      3581982                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets         4128                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            80814                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets             30                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    44.323781                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   137.600000                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks      1177368                       # number of writebacks
system.cpu2.dcache.writebacks::total          1177368                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data      2039544                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      2039544                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data        26861                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total        26861                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::switch_cpus2.data          225                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          225                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data      2066405                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      2066405                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data      2066405                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      2066405                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data      5307106                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      5307106                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data        49683                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        49683                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::switch_cpus2.data       187576                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total       187576                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::switch_cpus2.data          148                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          148                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data      5356789                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      5356789                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data      5356789                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      5356789                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::switch_cpus2.data           10                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total           10                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::switch_cpus2.data          677                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total          677                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.overall_mshr_uncacheable_misses::switch_cpus2.data          687                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total          687                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data 422492897541                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 422492897541                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data   3541096059                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   3541096059                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus2.data  15430410252                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total  15430410252                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::switch_cpus2.data      1239490                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      1239490                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data 426033993600                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 426033993600                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data 426033993600                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 426033993600                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus2.data      1617500                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total      1617500                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus2.data    150423500                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total    150423500                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::switch_cpus2.data    152041000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total    152041000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.194441                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.194441                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.004893                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.004893                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus2.data     0.137286                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.137286                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::switch_cpus2.data     0.000126                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.000126                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.143042                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.143042                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.143042                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.143042                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 79608.905031                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 79608.905031                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 71273.797053                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 71273.797053                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus2.data 82262.177741                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 82262.177741                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus2.data  8374.932432                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  8374.932432                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 79531.598799                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 79531.598799                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 79531.598799                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 79531.598799                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data       161750                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total       161750                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data 222191.285081                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total 222191.285081                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 221311.499272                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total 221311.499272                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements            18614                       # number of replacements
system.cpu2.icache.tags.tagsinuse          511.997866                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           75835973                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            19126                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          3965.072310                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   511.997866                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.999996                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999996                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          439                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           73                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        151438208                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       151438208                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     75689167                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       75689167                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     75689167                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        75689167                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     75689167                       # number of overall hits
system.cpu2.icache.overall_hits::total       75689167                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst        20624                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        20624                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst        20624                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         20624                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst        20624                       # number of overall misses
system.cpu2.icache.overall_misses::total        20624                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst   1149828566                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1149828566                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst   1149828566                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1149828566                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst   1149828566                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1149828566                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     75709791                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     75709791                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     75709791                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     75709791                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     75709791                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     75709791                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000272                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000272                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000272                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000272                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000272                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000272                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 55751.966932                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 55751.966932                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 55751.966932                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 55751.966932                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 55751.966932                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 55751.966932                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         1161                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               30                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    38.700000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst         1999                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1999                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst         1999                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1999                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst         1999                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1999                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst        18625                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        18625                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst        18625                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        18625                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst        18625                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        18625                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst    999396429                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    999396429                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst    999396429                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    999396429                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst    999396429                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    999396429                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000246                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000246                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000246                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000246                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000246                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000246                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 53658.868671                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 53658.868671                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 53658.868671                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 53658.868671                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 53658.868671                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 53658.868671                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                     657                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                     12211                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                    2768     26.83%     26.83% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                    655      6.35%     33.18% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      3      0.03%     33.21% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                   6889     66.79%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total               10315                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                     2768     44.70%     44.70% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                     655     10.58%     55.27% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       3      0.05%     55.32% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                    2767     44.68%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                 6193                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            638610263000     99.84%     99.84% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22              287356000      0.04%     99.89% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                3237500      0.00%     99.89% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31              720331000      0.11%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        639621187500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.401655                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.600388                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu3.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu3.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                     3                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                    1      0.01%      0.01% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   58      0.53%      0.53% # number of callpals executed
system.cpu3.kern.callpal::tbi                       5      0.05%      0.58% # number of callpals executed
system.cpu3.kern.callpal::swpipl                 8934     80.89%     81.47% # number of callpals executed
system.cpu3.kern.callpal::rdps                   1311     11.87%     93.34% # number of callpals executed
system.cpu3.kern.callpal::rti                     724      6.56%     99.90% # number of callpals executed
system.cpu3.kern.callpal::callsys                   9      0.08%     99.98% # number of callpals executed
system.cpu3.kern.callpal::imb                       2      0.02%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                 11044                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              782                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                 67                      
system.cpu3.kern.mode_good::user                   67                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.085678                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.157833                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel      639111193000     99.99%     99.99% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user            50053000      0.01%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu3.dcache.tags.replacements             3019                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          468.513134                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             379846                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs             3486                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           108.963282                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   468.513134                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.915065                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.915065                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          467                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          457                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.912109                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses          1568540                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses         1568540                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       244554                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         244554                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       124682                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        124682                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         2532                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         2532                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         2416                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         2416                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       369236                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          369236                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       369236                       # number of overall hits
system.cpu3.dcache.overall_hits::total         369236                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         9377                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         9377                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         7047                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         7047                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data          154                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          154                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data          142                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          142                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        16424                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         16424                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        16424                       # number of overall misses
system.cpu3.dcache.overall_misses::total        16424                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    407207737                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    407207737                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    501075154                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    501075154                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::switch_cpus3.data      8644995                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      8644995                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::switch_cpus3.data      3245041                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      3245041                       # number of StoreCondReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    908282891                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    908282891                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    908282891                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    908282891                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       253931                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       253931                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       131729                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       131729                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         2686                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         2686                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         2558                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         2558                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       385660                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       385660                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       385660                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       385660                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.036927                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.036927                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.053496                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.053496                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.057334                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.057334                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.055512                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.055512                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.042587                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.042587                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.042587                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.042587                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 43426.227685                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 43426.227685                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 71104.747268                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 71104.747268                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::switch_cpus3.data 56136.331169                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 56136.331169                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::switch_cpus3.data 22852.401408                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 22852.401408                       # average StoreCondReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 55302.173100                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 55302.173100                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 55302.173100                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 55302.173100                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs        56215                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets          960                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs             1397                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             15                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    40.239800                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets           64                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1217                       # number of writebacks
system.cpu3.dcache.writebacks::total             1217                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         5531                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         5531                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         5755                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         5755                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::switch_cpus3.data           55                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           55                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        11286                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        11286                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        11286                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        11286                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         3846                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         3846                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data         1292                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         1292                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::switch_cpus3.data           99                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           99                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::switch_cpus3.data          142                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          142                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5138                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5138                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5138                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5138                       # number of overall MSHR misses
system.cpu3.dcache.WriteReq_mshr_uncacheable::switch_cpus3.data          658                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total          658                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.overall_mshr_uncacheable_misses::switch_cpus3.data          658                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total          658                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    151019644                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    151019644                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data     92158863                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     92158863                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus3.data      4365504                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      4365504                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::switch_cpus3.data      3031959                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      3031959                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    243178507                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    243178507                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    243178507                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    243178507                       # number of overall MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus3.data    149973500                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total    149973500                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::switch_cpus3.data    149973500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total    149973500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.015146                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.015146                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.009808                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.009808                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus3.data     0.036858                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.036858                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::switch_cpus3.data     0.055512                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.055512                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.013323                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.013323                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.013323                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.013323                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 39266.678107                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 39266.678107                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 71330.389319                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 71330.389319                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus3.data        44096                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total        44096                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus3.data 21351.823944                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 21351.823944                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 47329.409692                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 47329.409692                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 47329.409692                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 47329.409692                       # average overall mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data 227923.252280                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total 227923.252280                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus3.data 227923.252280                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total 227923.252280                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             9938                       # number of replacements
system.cpu3.icache.tags.tagsinuse          510.002958                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             714987                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            10450                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            68.419809                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   510.002958                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.996100                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.996100                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          486                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           26                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           410210                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          410210                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       188980                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         188980                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       188980                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          188980                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       188980                       # number of overall hits
system.cpu3.icache.overall_hits::total         188980                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst        11155                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        11155                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst        11155                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         11155                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst        11155                       # number of overall misses
system.cpu3.icache.overall_misses::total        11155                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst    800006260                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    800006260                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst    800006260                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    800006260                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst    800006260                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    800006260                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       200135                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       200135                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       200135                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       200135                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       200135                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       200135                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.055737                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.055737                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.055737                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.055737                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.055737                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.055737                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 71717.280143                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 71717.280143                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 71717.280143                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 71717.280143                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 71717.280143                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 71717.280143                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          277                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    69.250000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst         1215                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1215                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst         1215                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1215                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst         1215                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1215                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst         9940                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         9940                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst         9940                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         9940                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst         9940                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         9940                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst    699099803                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    699099803                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst    699099803                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    699099803                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst    699099803                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    699099803                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.049666                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.049666                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.049666                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.049666                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.049666                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.049666                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 70331.972133                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 70331.972133                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 70331.972133                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 70331.972133                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 70331.972133                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 70331.972133                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   9                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                    73728                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          9                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  391                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 391                       # Transaction distribution
system.iobus.trans_dist::WriteReq                3937                       # Transaction distribution
system.iobus.trans_dist::WriteResp               2785                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp         1152                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         5272                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           24                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1002                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         6346                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side         2310                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total         2310                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    8656                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        21088                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           33                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          501                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           27                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        21649                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        73752                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        73752                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    95401                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              5268000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               21000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              630000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy               39000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy             6735373                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             3561000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy             1158007                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                 1155                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                 1171                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                10395                       # Number of tag accesses
system.iocache.tags.data_accesses               10395                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide         1152                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total         1152                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide            3                       # number of demand (read+write) misses
system.iocache.demand_misses::total                 3                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide            3                       # number of overall misses
system.iocache.overall_misses::total                3                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide       369998                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       369998                       # number of ReadReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::tsunami.ide    248825368                       # number of WriteInvalidateReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::total    248825368                       # number of WriteInvalidateReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide       369998                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total       369998                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide       369998                       # number of overall miss cycles
system.iocache.overall_miss_latency::total       369998                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide         1152                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total         1152                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide            3                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total               3                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide            3                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total              3                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 123332.666667                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 123332.666667                       # average ReadReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::tsunami.ide 215994.243056                       # average WriteInvalidateReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::total 215994.243056                       # average WriteInvalidateReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 123332.666667                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 123332.666667                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 123332.666667                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 123332.666667                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs          2509                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                  424                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     5.917453                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks            1152                       # number of writebacks
system.iocache.writebacks::total                 1152                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide         1152                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total         1152                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide            3                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total            3                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide            3                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total            3                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide       212000                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       212000                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide    188909380                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total    188909380                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide       212000                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total       212000                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide       212000                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total       212000                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 70666.666667                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 70666.666667                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 163983.836806                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 163983.836806                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 70666.666667                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 70666.666667                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 70666.666667                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 70666.666667                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   5071641                       # number of replacements
system.l2.tags.tagsinuse                 14335.951462                       # Cycle average of tags in use
system.l2.tags.total_refs                     1671426                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5075910                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.329286                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1082.767041                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst     6.775526                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data    68.459256                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst     2.669811                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data    59.728284                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst    18.994201                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data 13027.187973                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst     4.331187                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data    65.038183                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.066087                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.000414                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.004178                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.000163                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.003646                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.001159                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.795116                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.000264                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.003970                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.874997                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4269                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          208                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          709                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1274                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2074                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.260559                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 113942103                       # Number of tag accesses
system.l2.tags.data_accesses                113942103                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus0.inst         6781                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         1841                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst         1798                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data          215                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst         8234                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data       844173                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst         2877                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data          838                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  866757                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          1186835                       # number of Writeback hits
system.l2.Writeback_hits::total               1186835                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus0.data            9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data           87                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data            4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  101                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data            4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data            6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data           60                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data            4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 74                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data          314                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           12                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data         3467                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           50                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3843                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst         6781                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         2155                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst         1798                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data          227                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst         8234                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data       847640                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst         2877                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data          888                       # number of demand (read+write) hits
system.l2.demand_hits::total                   870600                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst         6781                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         2155                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst         1798                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data          227                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst         8234                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data       847640                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst         2877                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data          888                       # number of overall hits
system.l2.overall_hits::total                  870600                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst         9972                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         4895                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst         5742                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          401                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst        10391                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data      4648687                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst         7063                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         1495                       # number of ReadReq misses
system.l2.ReadReq_misses::total               4688646                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus0.data          952                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data          265                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data          195                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data          272                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               1684                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data           92                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data           88                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data           11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data           87                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              278                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data         6511                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data           39                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data        45751                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data          858                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               53159                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst         9972                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        11406                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst         5742                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          440                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst        10391                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data      4694438                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst         7063                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         2353                       # number of demand (read+write) misses
system.l2.demand_misses::total                4741805                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst         9972                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        11406                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst         5742                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          440                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst        10391                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data      4694438                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst         7063                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         2353                       # number of overall misses
system.l2.overall_misses::total               4741805                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst    870848750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    427099750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst    547016000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     39509750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst    894022750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data 423502260000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst    657838000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    138717000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total    427077312000                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus0.data      4097458                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus1.data        94999                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus2.data      4402368                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus3.data       317497                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      8912322                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus0.data      2683922                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus2.data       249992                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      2933914                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data    597689499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data      4141500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data   3446541998                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data     77964000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    4126336997                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst    870848750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   1024789249                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst    547016000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     43651250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst    894022750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data 426948801998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst    657838000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    216681000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     431203648997                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst    870848750                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   1024789249                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst    547016000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     43651250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst    894022750                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data 426948801998                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst    657838000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    216681000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    431203648997                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst        16753                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         6736                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst         7540                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data          616                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst        18625                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data      5492860                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst         9940                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         2333                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             5555403                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      1186835                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           1186835                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data          961                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data          266                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data          282                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data          276                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1785                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data           96                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data           94                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data           71                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data           91                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            352                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data         6825                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           51                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data        49218                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data          908                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             57002                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst        16753                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        13561                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         7540                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data          667                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst        18625                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data      5542078                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst         9940                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         3241                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5612405                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst        16753                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        13561                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         7540                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data          667                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst        18625                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data      5542078                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst         9940                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         3241                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5612405                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.595237                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.726692                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.761538                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.650974                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.557906                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.846314                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.710563                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.640806                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.843979                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.990635                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.996241                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.691489                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.985507                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.943417                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.958333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.936170                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.154930                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.956044                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.789773                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.953993                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.764706                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.929558                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.944934                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.932581                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.595237                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.841088                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.761538                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.659670                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.557906                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.847054                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.710563                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.726010                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.844879                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.595237                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.841088                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.761538                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.659670                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.557906                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.847054                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.710563                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.726010                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.844879                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 87329.397312                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 87252.247191                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 95265.761059                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 98528.054863                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 86038.182081                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 91101.478762                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 93138.609656                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 92787.290970                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 91087.557474                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus0.data  4304.052521                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus1.data   358.486792                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus2.data 22576.246154                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus3.data  1167.268382                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  5292.352732                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus0.data 29173.065217                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus2.data 22726.545455                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 10553.647482                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 91796.882046                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 106192.307692                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 75332.604708                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 90867.132867                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77622.547396                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 87329.397312                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 89846.506137                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 95265.761059                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 99207.386364                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 86038.182081                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 90947.798650                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 93138.609656                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 92087.122822                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 90936.605153                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 87329.397312                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 89846.506137                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 95265.761059                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 99207.386364                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 86038.182081                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 90947.798650                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 93138.609656                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 92087.122822                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 90936.605153                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              1135344                       # number of writebacks
system.l2.writebacks::total                   1135344                       # number of writebacks
system.l2.ReadReq_mshr_hits::switch_cpus0.inst         1933                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus0.data           26                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.inst         4524                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.data           40                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.inst          202                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.data           22                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.inst         2712                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.data          131                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total               9590                       # number of ReadReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus1.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus3.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                2                       # number of ReadExReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.inst         1933                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.data           26                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.inst         4524                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.data           41                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.inst          202                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.data           22                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.inst         2712                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.data          132                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                9592                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.inst         1933                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.data           26                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.inst         4524                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.data           41                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.inst          202                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.data           22                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.inst         2712                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.data          132                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               9592                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus0.inst         8039                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         4869                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst         1218                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          361                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst        10189                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data      4648665                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst         4351                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         1364                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total          4679056                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus0.data          952                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus1.data          265                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus2.data          195                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus3.data          272                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          1684                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus0.data           92                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus1.data           88                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus2.data           11                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus3.data           87                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          278                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data         6511                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data           38                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data        45751                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data          857                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          53157                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst         8039                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        11380                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst         1218                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          399                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst        10189                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data      4694416                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst         4351                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         2221                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4732213                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst         8039                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        11380                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst         1218                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          399                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst        10189                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data      4694416                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst         4351                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         2221                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4732213                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus0.data          378                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus2.data           10                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          388                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus0.data          794                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus1.data          656                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus2.data          677                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus3.data          658                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         2785                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus0.data         1172                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus1.data          656                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus2.data          687                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus3.data          658                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         3173                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst    605557250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    364399750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst    102527750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     31318250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst    755003250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data 364480473000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst    351753250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    109845750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total 366800878250                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus0.data     17450774                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus1.data      5082133                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus2.data      3478682                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus3.data      5253119                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     31264708                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus0.data      1675584                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus1.data      1644558                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus2.data       194511                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus3.data      1648041                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      5162694                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data    517170501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data      3651000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data   2876019002                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data     67317500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3464158003                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst    605557250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    881570251                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst    102527750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     34969250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst    755003250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data 367356492002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst    351753250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    177163250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 370265036253                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst    605557250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    881570251                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst    102527750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     34969250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst    755003250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data 367356492002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst    351753250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    177163250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 370265036253                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus0.data     79733000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus2.data      1477500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total     81210500                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus0.data    167402000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus1.data    138908500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus2.data    141620000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus3.data    140017000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total    587947500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus0.data    247135000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus1.data    138908500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus2.data    143097500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus3.data    140017000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    669158000                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.479854                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.722833                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.161538                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.586039                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.547060                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.846310                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.437726                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.584655                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.842253                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus0.data     0.990635                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus1.data     0.996241                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus2.data     0.691489                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus3.data     0.985507                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.943417                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus0.data     0.958333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus1.data     0.936170                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus2.data     0.154930                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus3.data     0.956044                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.789773                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.953993                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.745098                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.929558                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.943833                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.932546                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.479854                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.839171                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.161538                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.598201                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.547060                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.847050                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.437726                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.685282                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.843170                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.479854                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.839171                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.161538                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.598201                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.547060                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.847050                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.437726                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.685282                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.843170                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 75327.435004                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 74840.778394                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 84177.134647                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 86754.155125                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 74099.838061                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 78405.407359                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 80844.231211                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 80532.074780                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 78392.068454                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 18330.644958                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 19177.860377                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 17839.394872                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 19312.937500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 18565.741093                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 18212.869565                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 18688.159091                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 17682.818182                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus3.data        18943                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 18570.841727                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 79430.272001                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 96078.947368                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 62862.429280                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 78550.175029                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65168.425664                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 75327.435004                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 77466.630141                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 84177.134647                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 87642.230576                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 74099.838061                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 78253.928072                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 80844.231211                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 79767.334534                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 78243.527131                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 75327.435004                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 77466.630141                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 84177.134647                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 87642.230576                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 74099.838061                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 78253.928072                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 80844.231211                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 79767.334534                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 78243.527131                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 210933.862434                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data       147750                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 209305.412371                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 210833.753149                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data 211750.762195                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data 209187.592319                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data 212791.793313                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 211112.208259                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 210866.040956                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 211750.762195                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 208293.304221                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus3.data 212791.793313                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 210891.270091                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq             4679447                       # Transaction distribution
system.membus.trans_dist::ReadResp            4679443                       # Transaction distribution
system.membus.trans_dist::WriteReq               2785                       # Transaction distribution
system.membus.trans_dist::WriteResp              2785                       # Transaction distribution
system.membus.trans_dist::Writeback           1136496                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq         1152                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp         1152                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1969                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            508                       # Transaction distribution
system.membus.trans_dist::UpgradeResp            1965                       # Transaction distribution
system.membus.trans_dist::ReadExReq             53171                       # Transaction distribution
system.membus.trans_dist::ReadExResp            53154                       # Transaction distribution
system.membus.trans_dist::BadAddressError            4                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port         3459                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total         3459                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         6346                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     10604215                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            8                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     10610569                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               10614028                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       147456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave        21649                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    375523200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    375544849                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               375692305                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              532                       # Total snoops (count)
system.membus.snoop_fanout::samples           5875528                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                 5875528    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             5875528                       # Request fanout histogram
system.membus.reqLayer0.occupancy             6358466                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         11815355144                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.8                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                5000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1173993                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy        26117623838                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.1                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups         902313                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted       782370                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect        12188                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups       372337                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits         175574                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    47.154594                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS          46001                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect         1517                       # Number of incorrect RAS predictions.
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits              469265                       # DTB read hits
system.switch_cpus0.dtb.read_misses              4266                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    5                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses           49355                       # DTB read accesses
system.switch_cpus0.dtb.write_hits             281167                       # DTB write hits
system.switch_cpus0.dtb.write_misses             2234                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   8                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses          20138                       # DTB write accesses
system.switch_cpus0.dtb.data_hits              750432                       # DTB hits
system.switch_cpus0.dtb.data_misses              6500                       # DTB misses
system.switch_cpus0.dtb.data_acv                   13                       # DTB access violations
system.switch_cpus0.dtb.data_accesses           69493                       # DTB accesses
system.switch_cpus0.itb.fetch_hits             113980                       # ITB hits
system.switch_cpus0.itb.fetch_misses              556                       # ITB misses
system.switch_cpus0.itb.fetch_acv                  11                       # ITB acv
system.switch_cpus0.itb.fetch_accesses         114536                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                 4483925                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.fetch.icacheStallCycles       994157                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts               3201157                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches             902313                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches       221575                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              2334929                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles          61948                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.TlbCycles                59                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus0.fetch.MiscStallCycles         8794                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles        18462                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.PendingQuiesceStallCycles        15112                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles           35                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.CacheLines           398046                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        10125                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      3402522                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.940819                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.336978                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         2830047     83.17%     83.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1           38735      1.14%     84.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2           59759      1.76%     86.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3           46944      1.38%     87.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4           87166      2.56%     90.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5           27625      0.81%     90.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           32720      0.96%     91.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           17245      0.51%     92.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8          262281      7.71%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      3402522                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.201233                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.713918                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles          611236                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      2324478                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles           379422                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        57835                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles         29551                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved        29000                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         1439                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts       2485639                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         6608                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles         29551                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles          647166                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         510238                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1530818                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles           401289                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       283460                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts       2326483                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          689                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         30944                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents         15614                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents        144551                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.RenamedOperands      1570240                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups      2862196                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups      2858554                       # Number of integer rename lookups
system.switch_cpus0.rename.fp_rename_lookups         2656                       # Number of floating rename lookups
system.switch_cpus0.rename.CommittedMaps      1290239                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps          279993                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts       101074                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         6721                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           494788                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads       486261                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       315158                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       116485                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        76146                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded           2120232                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded       134796                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued          2050893                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        11241                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined       455267                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined       230991                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved       101304                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      3402522                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.602757                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.322695                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2540472     74.66%     74.66% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1       369021     10.85%     85.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       177593      5.22%     90.73% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       113955      3.35%     94.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       105264      3.09%     97.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5        46187      1.36%     98.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6        27157      0.80%     99.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        13096      0.38%     99.71% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8         9777      0.29%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      3402522                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu           3100      4.52%      4.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         37911     55.29%     59.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        27557     40.19%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass          455      0.02%      0.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu      1196840     58.36%     58.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult         6978      0.34%     58.72% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     58.72% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd         1182      0.06%     58.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     58.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     58.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     58.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv          227      0.01%     58.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     58.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     58.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     58.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     58.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     58.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     58.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     58.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     58.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     58.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     58.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     58.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     58.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     58.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     58.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     58.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     58.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     58.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     58.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     58.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     58.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     58.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead       489133     23.85%     82.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       294447     14.36%     96.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess        61631      3.01%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total       2050893                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.457388                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              68568                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.033433                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads      7576096                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes      2710811                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses      1973932                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads         8020                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes         4104                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses         3823                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses       2114828                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses           4178                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        18841                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        91960                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           57                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         4652                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        57224                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          385                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked        23345                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles         29551                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         293209                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       189273                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts      2284700                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         3757                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts       486261                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       315158                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts       120233                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          1599                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents       186969                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         4652                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect         5286                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect        20919                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts        26205                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts      2020782                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts       474040                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        30110                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                29672                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs              758277                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches          274777                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            284237                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.450673                       # Inst execution rate
system.switch_cpus0.iew.wb_sent               1991486                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count              1977755                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers           984311                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers          1349088                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.441077                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.729612                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitSquashedInsts       460314                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33492                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts        24964                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      3322674                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.546440                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.482098                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2634932     79.30%     79.30% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1       328553      9.89%     89.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       119414      3.59%     92.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3        72845      2.19%     94.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4        44980      1.35%     96.33% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5        26339      0.79%     97.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6        16684      0.50%     97.62% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        13410      0.40%     98.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8        65517      1.97%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      3322674                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts      1815641                       # Number of instructions committed
system.switch_cpus0.commit.committedOps       1815641                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                652235                       # Number of memory references committed
system.switch_cpus0.commit.loads               394301                       # Number of loads committed
system.switch_cpus0.commit.membars              11621                       # Number of memory barriers committed
system.switch_cpus0.commit.branches            247819                       # Number of branches committed
system.switch_cpus0.commit.fp_insts              3618                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          1741403                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls        37404                       # Number of function calls committed.
system.switch_cpus0.commit.op_class_0::No_OpClass        16338      0.90%      0.90% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu      1065399     58.68%     59.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult         5641      0.31%     59.89% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     59.89% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd         1172      0.06%     59.95% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp            0      0.00%     59.95% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt            0      0.00%     59.95% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult            0      0.00%     59.95% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv          227      0.01%     59.97% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     59.97% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     59.97% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     59.97% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu            0      0.00%     59.97% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     59.97% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     59.97% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     59.97% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     59.97% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     59.97% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     59.97% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     59.97% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     59.97% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     59.97% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     59.97% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     59.97% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     59.97% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     59.97% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc            0      0.00%     59.97% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     59.97% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.97% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.97% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead       405922     22.36%     82.32% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite       259311     14.28%     96.61% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess        61631      3.39%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total      1815641                       # Class of committed instruction
system.switch_cpus0.commit.bw_lim_events        65517                       # number cycles where commit BW limit reached
system.switch_cpus0.rob.rob_reads             5515643                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes            4631368                       # The number of ROB writes
system.switch_cpus0.timesIdled                  11633                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1081403                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.quiesceCycles          1275144972                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus0.committedInsts            1799757                       # Number of Instructions Simulated
system.switch_cpus0.committedOps              1799757                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      2.491406                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.491406                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.401380                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.401380                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads         2593345                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes        1425021                       # number of integer regfile writes
system.switch_cpus0.fp_regfile_reads             2561                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes            2353                       # number of floating regfile writes
system.switch_cpus0.misc_regfile_reads         142044                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         44629                       # number of misc regfile writes
system.switch_cpus1.branchPred.lookups         343054                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted       284535                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect         5438                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups       129042                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits          92660                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    71.806079                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS          22699                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect         1307                       # Number of incorrect RAS predictions.
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits              237761                       # DTB read hits
system.switch_cpus1.dtb.read_misses              2600                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses            2600                       # DTB read accesses
system.switch_cpus1.dtb.write_hits             124094                       # DTB write hits
system.switch_cpus1.dtb.write_misses             1302                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses           1302                       # DTB write accesses
system.switch_cpus1.dtb.data_hits              361855                       # DTB hits
system.switch_cpus1.dtb.data_misses              3902                       # DTB misses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_accesses            3902                       # DTB accesses
system.switch_cpus1.itb.fetch_hits              29488                       # ITB hits
system.switch_cpus1.itb.fetch_misses            11500                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses          40988                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                 2375284                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.fetch.icacheStallCycles       487261                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts               1410953                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches             343054                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches       115359                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               544155                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles          37812                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.MiscStallCycles         8529                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles       586121                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.PendingQuiesceStallCycles        15088                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus1.fetch.CacheLines           175201                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes         3125                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      1660060                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.849941                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.216183                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         1403247     84.53%     84.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1           17838      1.07%     85.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2           28109      1.69%     87.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3           18902      1.14%     88.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4           39494      2.38%     90.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5           15371      0.93%     91.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           16564      1.00%     92.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           18304      1.10%     93.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8          102231      6.16%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      1660060                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.144427                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.594014                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles          330422                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      1079481                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles           213001                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        18994                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles         18162                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved        14487                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          744                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts       1287926                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4574                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles         18162                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles          348401                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          20444                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       990226                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles           214667                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        68160                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts       1198619                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents          1618                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents           775                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents          2085                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.RenamedOperands       807663                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups      1408995                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups      1408339                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps       724295                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps           83368                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        70998                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2713                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           252988                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads       244563                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       137563                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        40100                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores        22611                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded           1068438                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        97248                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued          1064345                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         3612                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined       181009                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined        55019                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved        78407                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      1660060                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.641149                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.332772                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      1195241     72.00%     72.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1       210020     12.65%     84.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2        98301      5.92%     90.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        57594      3.47%     94.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        51074      3.08%     97.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5        22423      1.35%     98.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6        13323      0.80%     99.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7         8080      0.49%     99.76% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8         4004      0.24%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      1660060                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu           1758      6.22%      6.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%      6.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%      6.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%      6.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%      6.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%      6.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%      6.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%      6.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%      6.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%      6.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%      6.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%      6.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%      6.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%      6.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%      6.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%      6.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%      6.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%      6.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%      6.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%      6.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%      6.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%      6.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%      6.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%      6.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%      6.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%      6.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%      6.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%      6.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%      6.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         15728     55.68%     61.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        10762     38.10%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu       639208     60.06%     60.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult         4446      0.42%     60.47% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     60.47% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     60.47% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     60.47% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     60.47% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     60.47% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     60.47% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     60.47% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     60.47% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     60.47% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     60.47% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     60.47% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     60.47% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     60.47% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     60.47% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     60.47% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     60.47% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     60.47% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     60.47% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     60.47% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     60.47% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     60.47% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     60.47% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     60.47% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     60.47% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     60.47% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.47% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     60.47% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead       245475     23.06%     83.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       129004     12.12%     95.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess        46212      4.34%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total       1064345                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.448092                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              28248                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.026540                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads      3820610                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes      1349373                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses      1041802                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses       1092593                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads         9355                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        24102                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation         2680                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        18507                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked          441                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles         18162                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          19537                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles          278                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts      1183266                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         1627                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts       244563                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       137563                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        92438                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents           153                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           52                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents         2680                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect         2255                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect        14231                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts        16486                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts      1049836                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts       240361                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        14509                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                17580                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs              366413                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches          142837                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            126052                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.441983                       # Inst execution rate
system.switch_cpus1.iew.wb_sent               1046268                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count              1041802                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers           509498                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers           681540                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.438601                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.747569                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitSquashedInsts       190464                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        18841                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts        16081                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      1622964                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.610517                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.514401                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      1231265     75.87%     75.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1       193934     11.95%     87.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2        65622      4.04%     91.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3        44389      2.74%     94.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4        22032      1.36%     95.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5        19509      1.20%     97.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6         8192      0.50%     97.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7         6491      0.40%     98.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8        31530      1.94%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      1622964                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts       990847                       # Number of instructions committed
system.switch_cpus1.commit.committedOps        990847                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                339517                       # Number of memory references committed
system.switch_cpus1.commit.loads               220461                       # Number of loads committed
system.switch_cpus1.commit.membars               4113                       # Number of memory barriers committed
system.switch_cpus1.commit.branches            134869                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts           947954                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls        20389                       # Number of function calls committed.
system.switch_cpus1.commit.op_class_0::No_OpClass         6170      0.62%      0.62% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu       591046     59.65%     60.27% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult         3789      0.38%     60.66% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv            0      0.00%     60.66% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd            0      0.00%     60.66% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp            0      0.00%     60.66% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt            0      0.00%     60.66% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult            0      0.00%     60.66% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv            0      0.00%     60.66% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     60.66% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     60.66% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     60.66% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu            0      0.00%     60.66% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     60.66% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     60.66% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     60.66% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     60.66% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     60.66% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     60.66% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     60.66% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     60.66% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     60.66% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     60.66% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     60.66% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     60.66% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     60.66% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc            0      0.00%     60.66% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     60.66% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.66% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.66% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead       224574     22.66%     83.32% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite       119056     12.02%     95.34% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess        46212      4.66%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total       990847                       # Class of committed instruction
system.switch_cpus1.commit.bw_lim_events        31530                       # number cycles where commit BW limit reached
system.switch_cpus1.rob.rob_reads             2763561                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes            2399064                       # The number of ROB writes
system.switch_cpus1.timesIdled                   5797                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 715224                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.quiesceCycles          1276855086                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus1.committedInsts             984677                       # Number of Instructions Simulated
system.switch_cpus1.committedOps               984677                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      2.412247                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.412247                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.414551                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.414551                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads         1321079                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes         769206                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads         122056                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         29477                       # number of misc regfile writes
system.switch_cpus2.branchPred.lookups      155175020                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted    132964276                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect      1095304                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     43432868                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits       37899786                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct    87.260611                       # BTB Hit Percentage
system.switch_cpus2.branchPred.usedRAS        4440574                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASInCorrect         2091                       # Number of incorrect RAS predictions.
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits            30351505                       # DTB read hits
system.switch_cpus2.dtb.read_misses           7279495                       # DTB read misses
system.switch_cpus2.dtb.read_acv                   10                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses        36638138                       # DTB read accesses
system.switch_cpus2.dtb.write_hits           13320716                       # DTB write hits
system.switch_cpus2.dtb.write_misses          2153661                       # DTB write misses
system.switch_cpus2.dtb.write_acv                  37                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses       14988694                       # DTB write accesses
system.switch_cpus2.dtb.data_hits            43672221                       # DTB hits
system.switch_cpus2.dtb.data_misses           9433156                       # DTB misses
system.switch_cpus2.dtb.data_acv                   47                       # DTB access violations
system.switch_cpus2.dtb.data_accesses        51626832                       # DTB accesses
system.switch_cpus2.itb.fetch_hits           75044065                       # ITB hits
system.switch_cpus2.itb.fetch_misses           135337                       # ITB misses
system.switch_cpus2.itb.fetch_acv                  49                       # ITB acv
system.switch_cpus2.itb.fetch_accesses       75179402                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles              1275586509                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.fetch.icacheStallCycles     82977302                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             764332866                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches          155175020                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     42340360                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles           1165042631                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       14547084                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.TlbCycles             15147                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus2.fetch.MiscStallCycles       212466                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles      5227512                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.PendingQuiesceStallCycles          519                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles           91                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.CacheLines         75709793                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       376258                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.ItlbSquashes            126                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus2.fetch.rateDist::samples   1260749210                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.606253                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.977788                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0      1133515202     89.91%     89.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         6488378      0.51%     90.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2        14961036      1.19%     91.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         9544162      0.76%     92.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         6982454      0.55%     92.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         8306936      0.66%     93.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         4618514      0.37%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         8545874      0.68%     94.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        67786654      5.38%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total   1260749210                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.121650                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.599201                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        55518241                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles   1115496981                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         63640594                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles     18821983                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       7271411                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved     13186354                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         2152                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     531299861                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         9642                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       7271411                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        65197264                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles      510286723                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles    547582606                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         70338252                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles     60072954                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     485666586                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents       226434                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents      17212616                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents        746173                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents         68518                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.RenamedOperands    307777127                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    507202986                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    430821502                       # Number of integer rename lookups
system.switch_cpus2.rename.fp_rename_lookups     76380383                       # Number of floating rename lookups
system.switch_cpus2.rename.CommittedMaps    100363494                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       207413638                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts     39587348                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts      1623983                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts        125717558                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     73500764                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     21403431                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads     37786740                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      6087223                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         389244778                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded     37077122                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        237018538                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        68189                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined    275606349                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    238369924                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved     33388312                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples   1260749210                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.187998                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     0.686435                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0   1125626955     89.28%     89.28% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     82027578      6.51%     95.79% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     30243043      2.40%     98.19% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3     10321265      0.82%     99.01% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      6086120      0.48%     99.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2235009      0.18%     99.67% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2432873      0.19%     99.86% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       786620      0.06%     99.92% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       989747      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total   1260749210                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         267107      6.81%      6.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             1      0.00%      6.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%      6.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%      6.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%      6.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%      6.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%      6.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%      6.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%      6.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%      6.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%      6.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%      6.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%      6.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%      6.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%      6.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%      6.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%      6.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%      6.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%      6.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%      6.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%      6.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%      6.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%      6.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%      6.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%      6.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%      6.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%      6.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%      6.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%      6.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead       2694795     68.65%     75.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       963240     24.54%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass          794      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    139883321     59.02%     59.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        22186      0.01%     59.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     59.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd      7705187      3.25%     62.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            3      0.00%     62.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt      2001224      0.84%     63.12% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            4      0.00%     63.12% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv          396      0.00%     63.12% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     63.12% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     63.12% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     63.12% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     63.12% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     63.12% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     63.12% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     63.12% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     63.12% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     63.12% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     63.12% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.12% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     63.12% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.12% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.12% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.12% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.12% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.12% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     63.12% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     63.12% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.12% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.12% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     40867954     17.24%     80.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite     15719295      6.63%     87.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess     30818174     13.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     237018538                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.185811                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            3925143                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.016560                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads   1719277443                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    591934868                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    215171690                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads     19502175                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes    110003749                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses      9688609                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     231191141                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses        9751746                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads      1253370                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads     48247017                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         1012                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation        10699                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores     10071395                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads          878                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked       903814                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       7271411                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles      485226972                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles      7357485                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    452506915                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts      1259230                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     73500764                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts     21403431                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts     27612686                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents       5530118                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents      1374860                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents        10699                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       555051                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      3732945                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      4287996                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    235930183                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     38120331                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1088355                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop             26185015                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            53600450                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        42467716                       # Number of branches executed
system.switch_cpus2.iew.exec_stores          15480119                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.184958                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             234437907                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            224860299                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         93746564                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        123174174                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.176280                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.761089                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitSquashedInsts    273522120                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls      3688810                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      4189082                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples   1221223237                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.133993                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     0.730776                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0   1145678889     93.81%     93.81% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     43438161      3.56%     97.37% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     17923917      1.47%     98.84% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      2147382      0.18%     99.01% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3134302      0.26%     99.27% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1127297      0.09%     99.36% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       308344      0.03%     99.39% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1836541      0.15%     99.54% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      5628404      0.46%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total   1221223237                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    163634917                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     163634917                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              36585783                       # Number of memory references committed
system.switch_cpus2.commit.loads             25253747                       # Number of loads committed
system.switch_cpus2.commit.membars            2488124                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          23809759                       # Number of branches committed
system.switch_cpus2.commit.fp_insts           8406665                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        136722045                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      1905563                       # Number of function calls committed.
system.switch_cpus2.commit.op_class_0::No_OpClass     12920154      7.90%      7.90% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntAlu     72397819     44.24%     52.14% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntMult        20952      0.01%     52.15% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntDiv            0      0.00%     52.15% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatAdd      6402054      3.91%     56.06% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCmp            2      0.00%     56.06% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCvt      2001147      1.22%     57.29% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMult            2      0.00%     57.29% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatDiv          396      0.00%     57.29% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatSqrt            0      0.00%     57.29% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAdd            0      0.00%     57.29% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAddAcc            0      0.00%     57.29% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAlu            0      0.00%     57.29% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCmp            0      0.00%     57.29% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCvt            0      0.00%     57.29% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMisc            0      0.00%     57.29% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMult            0      0.00%     57.29% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMultAcc            0      0.00%     57.29% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShift            0      0.00%     57.29% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShiftAcc            0      0.00%     57.29% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSqrt            0      0.00%     57.29% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAdd            0      0.00%     57.29% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAlu            0      0.00%     57.29% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCmp            0      0.00%     57.29% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCvt            0      0.00%     57.29% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatDiv            0      0.00%     57.29% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMisc            0      0.00%     57.29% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMult            0      0.00%     57.29% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.29% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.29% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemRead     27741871     16.95%     74.24% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemWrite     11332346      6.93%     81.17% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IprAccess     30818174     18.83%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::total    163634917                       # Class of committed instruction
system.switch_cpus2.commit.bw_lim_events      5628404                       # number cycles where commit BW limit reached
system.switch_cpus2.rob.rob_reads          1612805096                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          913840426                       # The number of ROB writes
system.switch_cpus2.timesIdled                 120845                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               14837299                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.quiesceCycles             3115961                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus2.committedInsts          150715557                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            150715557                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      8.463536                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                8.463536                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.118154                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.118154                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       254567567                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      146396278                       # number of integer regfile writes
system.switch_cpus2.fp_regfile_reads         13345138                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes         9679567                       # number of floating regfile writes
system.switch_cpus2.misc_regfile_reads       30406827                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes      14923574                       # number of misc regfile writes
system.switch_cpus3.branchPred.lookups         305761                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted       239562                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect         7148                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups       187987                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits         107498                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct    57.183741                       # BTB Hit Percentage
system.switch_cpus3.branchPred.usedRAS          25297                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASInCorrect         1438                       # Number of incorrect RAS predictions.
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits              279321                       # DTB read hits
system.switch_cpus3.dtb.read_misses              3683                       # DTB read misses
system.switch_cpus3.dtb.read_acv                   18                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses            6085                       # DTB read accesses
system.switch_cpus3.dtb.write_hits             141560                       # DTB write hits
system.switch_cpus3.dtb.write_misses             1513                       # DTB write misses
system.switch_cpus3.dtb.write_acv                  22                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses           2567                       # DTB write accesses
system.switch_cpus3.dtb.data_hits              420881                       # DTB hits
system.switch_cpus3.dtb.data_misses              5196                       # DTB misses
system.switch_cpus3.dtb.data_acv                   40                       # DTB access violations
system.switch_cpus3.dtb.data_accesses            8652                       # DTB accesses
system.switch_cpus3.itb.fetch_hits              30311                       # ITB hits
system.switch_cpus3.itb.fetch_misses            11985                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   7                       # ITB acv
system.switch_cpus3.itb.fetch_accesses          42296                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles                 2823719                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.fetch.icacheStallCycles       577138                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts               1551972                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches             305761                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches       132795                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               752796                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles          44290                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.TlbCycles                40                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus3.fetch.MiscStallCycles         8672                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles       605704                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.PendingQuiesceStallCycles        15098                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus3.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.switch_cpus3.fetch.CacheLines           200135                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes         4317                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      1981604                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.783190                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.122946                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         1693652     85.47%     85.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1           20579      1.04%     86.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2           32657      1.65%     88.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3           21354      1.08%     89.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4           47970      2.42%     91.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5           16929      0.85%     92.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6           21893      1.10%     93.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           18426      0.93%     94.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8          108144      5.46%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      1981604                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.108283                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.549620                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles          432590                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      1265913                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles           245933                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        15955                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles         21213                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved        16904                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          934                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts       1436496                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         5219                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles         21213                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles          452661                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          62200                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      1107653                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles           241918                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        95959                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts       1370556                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           20                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents           510                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents           467                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents         21723                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.RenamedOperands       928388                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups      1617267                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups      1616374                       # Number of integer rename lookups
system.switch_cpus3.rename.fp_rename_lookups          163                       # Number of floating rename lookups
system.switch_cpus3.rename.CommittedMaps       824443                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps          103945                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        75037                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         3534                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           253713                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads       277755                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       156600                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        46638                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        24390                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded           1229123                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        97946                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued          1228093                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         3487                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       205403                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined        74696                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved        76995                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      1981604                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.619747                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.312604                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      1453966     73.37%     73.37% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1       228738     11.54%     84.92% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2       109966      5.55%     90.47% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3        72466      3.66%     94.12% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        63580      3.21%     97.33% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5        25450      1.28%     98.62% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6        15324      0.77%     99.39% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7         8401      0.42%     99.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8         3713      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      1981604                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu           1520      4.31%      4.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%      4.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%      4.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%      4.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%      4.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%      4.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%      4.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%      4.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%      4.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%      4.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%      4.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%      4.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%      4.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%      4.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%      4.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%      4.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%      4.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%      4.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%      4.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%      4.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%      4.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%      4.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%      4.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%      4.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%      4.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%      4.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%      4.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%      4.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         21025     59.68%     63.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        12687     36.01%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            6      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu       733474     59.72%     59.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult         4562      0.37%     60.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     60.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd           25      0.00%     60.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     60.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     60.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     60.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            3      0.00%     60.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     60.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     60.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     60.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     60.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     60.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     60.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     60.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     60.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     60.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     60.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     60.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     60.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     60.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     60.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     60.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     60.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     60.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     60.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     60.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     60.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead       290246     23.63%     83.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       147044     11.97%     95.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess        52733      4.29%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total       1228093                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.434920                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              35232                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.028688                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads      4475830                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes      1535061                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses      1194003                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads          679                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes          327                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses          296                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses       1262957                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses            362                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         9938                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        33306                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           24                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation         2926                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        20925                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked        14326                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles         21213                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          20537                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        37302                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts      1348141                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         2358                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts       277755                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       156600                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        91840                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents           129                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents        37161                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents         2926                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect         3120                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect        15947                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts        19067                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts      1217957                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts       283577                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        10136                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                21072                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs              427505                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches          163855                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            143928                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.431331                       # Inst execution rate
system.switch_cpus3.iew.wb_sent               1200663                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count              1194299                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers           578456                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers           766258                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.422952                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.754910                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitSquashedInsts       214253                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        20951                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts        18427                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      1944270                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.581530                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.497670                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      1499746     77.14%     77.14% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1       223121     11.48%     88.61% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2        72966      3.75%     92.37% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3        47338      2.43%     94.80% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4        25004      1.29%     96.09% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5        21084      1.08%     97.17% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6         9361      0.48%     97.65% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7         7217      0.37%     98.02% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8        38433      1.98%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      1944270                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      1130652                       # Number of instructions committed
system.switch_cpus3.commit.committedOps       1130652                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                380124                       # Number of memory references committed
system.switch_cpus3.commit.loads               244449                       # Number of loads committed
system.switch_cpus3.commit.membars               5226                       # Number of memory barriers committed
system.switch_cpus3.commit.branches            152263                       # Number of branches committed
system.switch_cpus3.commit.fp_insts               295                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts          1081912                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls        21846                       # Number of function calls committed.
system.switch_cpus3.commit.op_class_0::No_OpClass         8992      0.80%      0.80% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntAlu       679645     60.11%     60.91% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntMult         3893      0.34%     61.25% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntDiv            0      0.00%     61.25% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatAdd           24      0.00%     61.25% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCmp            0      0.00%     61.25% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCvt            0      0.00%     61.25% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMult            0      0.00%     61.25% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatDiv            3      0.00%     61.25% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatSqrt            0      0.00%     61.25% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAdd            0      0.00%     61.25% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAddAcc            0      0.00%     61.25% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAlu            0      0.00%     61.25% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCmp            0      0.00%     61.25% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCvt            0      0.00%     61.25% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMisc            0      0.00%     61.25% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMult            0      0.00%     61.25% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMultAcc            0      0.00%     61.25% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShift            0      0.00%     61.25% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShiftAcc            0      0.00%     61.25% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSqrt            0      0.00%     61.25% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAdd            0      0.00%     61.25% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAlu            0      0.00%     61.25% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCmp            0      0.00%     61.25% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCvt            0      0.00%     61.25% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatDiv            0      0.00%     61.25% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMisc            0      0.00%     61.25% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMult            0      0.00%     61.25% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.25% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.25% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemRead       249675     22.08%     83.34% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemWrite       135687     12.00%     95.34% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IprAccess        52733      4.66%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::total      1130652                       # Class of committed instruction
system.switch_cpus3.commit.bw_lim_events        38433                       # number cycles where commit BW limit reached
system.switch_cpus3.rob.rob_reads             3234914                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes            2726590                       # The number of ROB writes
system.switch_cpus3.timesIdled                   7340                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 842115                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.quiesceCycles          1276418656                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus3.committedInsts            1121666                       # Number of Instructions Simulated
system.switch_cpus3.committedOps              1121666                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      2.517433                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.517433                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.397230                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.397230                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads         1531076                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes         880863                       # number of integer regfile writes
system.switch_cpus3.fp_regfile_reads              154                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes             155                       # number of floating regfile writes
system.switch_cpus3.misc_regfile_reads         127901                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         33999                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq            5561873                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           5561867                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              2785                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             2785                       # Transaction distribution
system.tol2bus.trans_dist::Writeback          1186835                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq         1152                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            2067                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           582                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           2649                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            57294                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           57294                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            4                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        33510                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        41110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        15080                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side         5106                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        37251                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     12265689                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        19880                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side        11524                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              12429150                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1072192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side      1398787                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       482560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side        50688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      1192064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    430049790                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       636160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side       290576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              435172817                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            8039                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          6812589                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            7.000170                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.013020                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                6811434     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::8                   1155      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              8                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            6812589                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4593947993                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          27312510                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          25209302                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          13033361                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy           4065145                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          29967069                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        9138584148                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          16574197                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy           8366012                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.0                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------
